

================================================================
== Vivado HLS Report for 'conv1'
================================================================
* Date:           Thu Oct 25 15:27:57 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        lenet
* Solution:       lenet
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  107274|  107274|  107274|  107274|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +--------------------------+---------------+-------+-------+-------+-------+---------+
        |                          |               |    Latency    |    Interval   | Pipeline|
        |         Instance         |     Module    |  min  |  max  |  min  |  max  |   Type  |
        +--------------------------+---------------+-------+-------+-------+-------+---------+
        |grp_convulution1_fu_142   |convulution1   |  61278|  61278|  61278|  61278|   none  |
        |grp_maxpool_2_fu_150      |maxpool_2      |  21349|  21349|  21349|  21349|   none  |
        |grp_relu_1_fu_156         |relu_1         |  14461|  14461|  14461|  14461|   none  |
        |grp_relu_2_fu_161         |relu_2         |   3709|   3709|   3709|   3709|   none  |
        |grp_store_weights_fu_166  |store_weights  |    583|    583|    583|    583|   none  |
        |grp_store_output_fu_175   |store_output   |   4129|   4129|   4129|   4129|   none  |
        |grp_store_input_fu_183    |store_input    |   2337|   2337|   2337|   2337|   none  |
        |grp_store_bias_fu_192     |store_bias     |     19|     19|     19|     19|   none  |
        +--------------------------+---------------+-------+-------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|      2|
|FIFO             |        -|      -|       -|      -|
|Instance         |        8|     10|    7801|   9236|
|Memory           |       24|      -|      64|      3|
|Multiplexer      |        -|      -|       -|    416|
|Register         |        -|      -|     140|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       32|     10|    8005|   9657|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       11|      4|       7|     18|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------+-------------------------+---------+-------+------+------+
    |          Instance         |          Module         | BRAM_18K| DSP48E|  FF  |  LUT |
    +---------------------------+-------------------------+---------+-------+------+------+
    |conv1_CTL_s_axi_U          |conv1_CTL_s_axi          |        0|      0|   220|   360|
    |conv1_DATA_BIAS_m_axi_U    |conv1_DATA_BIAS_m_axi    |        2|      0|   512|   580|
    |conv1_DATA_INPUT_m_axi_U   |conv1_DATA_INPUT_m_axi   |        2|      0|   512|   580|
    |conv1_DATA_OUTPUT_m_axi_U  |conv1_DATA_OUTPUT_m_axi  |        2|      0|   512|   580|
    |conv1_DATA_WEIGHT_m_axi_U  |conv1_DATA_WEIGHT_m_axi  |        2|      0|   512|   580|
    |grp_convulution1_fu_142    |convulution1             |        0|     10|  4307|  3736|
    |grp_maxpool_2_fu_150       |maxpool_2                |        0|      0|   247|   698|
    |grp_relu_1_fu_156          |relu_1                   |        0|      0|   163|   492|
    |grp_relu_2_fu_161          |relu_2                   |        0|      0|   156|   471|
    |grp_store_bias_fu_192      |store_bias               |        0|      0|    48|   106|
    |grp_store_input_fu_183     |store_input              |        0|      0|   153|   202|
    |grp_store_output_fu_175    |store_output             |        0|      0|   200|   433|
    |grp_store_weights_fu_166   |store_weights            |        0|      0|   259|   418|
    +---------------------------+-------------------------+---------+-------+------+------+
    |Total                      |                         |        8|     10|  7801|  9236|
    +---------------------------+-------------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    +----------------+--------------------+---------+----+----+------+-----+------+-------------+
    |     Memory     |       Module       | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------------+--------------------+---------+----+----+------+-----+------+-------------+
    |bias_oc_U       |conv1_bias_oc       |        0|  64|   3|     6|   32|     1|          192|
    |input_oc_0_U    |conv1_input_oc_0    |        2|   0|   0|  1024|   32|     1|        32768|
    |output1_oc_U    |conv1_output1_oc    |       16|   0|   0|  4704|   32|     1|       150528|
    |output2_oc_U    |conv1_output2_oc    |        4|   0|   0|  1176|   32|     1|        37632|
    |weights_oc_0_U  |conv1_weights_oc_0  |        2|   0|   0|   150|   32|     1|         4800|
    +----------------+--------------------+---------+----+----+------+-----+------+-------------+
    |Total           |                    |       24|  64|   3|  7060|  160|     5|       225920|
    +----------------+--------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |ap_block_state2_on_subcall_done  |    or    |      0|  0|   2|           1|           1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0|   2|           1|           1|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |DATA_BIAS_ARVALID      |   9|          2|    1|          2|
    |DATA_BIAS_RREADY       |   9|          2|    1|          2|
    |DATA_INPUT_ARVALID     |   9|          2|    1|          2|
    |DATA_INPUT_RREADY      |   9|          2|    1|          2|
    |DATA_OUTPUT_AWVALID    |   9|          2|    1|          2|
    |DATA_OUTPUT_BREADY     |   9|          2|    1|          2|
    |DATA_OUTPUT_WVALID     |   9|          2|    1|          2|
    |DATA_WEIGHT_ARVALID    |   9|          2|    1|          2|
    |DATA_WEIGHT_RREADY     |   9|          2|    1|          2|
    |ap_NS_fsm              |  56|         13|    1|         13|
    |bias_oc_address0       |  15|          3|    3|          9|
    |bias_oc_ce0            |  15|          3|    1|          3|
    |bias_oc_we0            |   9|          2|    1|          2|
    |input_oc_0_address0    |  15|          3|   10|         30|
    |input_oc_0_ce0         |  15|          3|    1|          3|
    |input_oc_0_ce1         |   9|          2|    1|          2|
    |input_oc_0_we0         |   9|          2|    1|          2|
    |output1_oc_address0    |  21|          4|   13|         52|
    |output1_oc_ce0         |  21|          4|    1|          4|
    |output1_oc_d0          |  15|          3|   32|         96|
    |output1_oc_we0         |  15|          3|    1|          3|
    |output2_oc_address0    |  21|          4|   11|         44|
    |output2_oc_ce0         |  21|          4|    1|          4|
    |output2_oc_d0          |  15|          3|   32|         96|
    |output2_oc_we0         |  15|          3|    1|          3|
    |weights_oc_0_address0  |  15|          3|    8|         24|
    |weights_oc_0_ce0       |  15|          3|    1|          3|
    |weights_oc_0_ce1       |   9|          2|    1|          2|
    |weights_oc_0_we0       |   9|          2|    1|          2|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 416|         87|  131|        415|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                              |  12|   0|   12|          0|
    |bias5_reg_249                          |  30|   0|   30|          0|
    |grp_convulution1_fu_142_ap_start_reg   |   1|   0|    1|          0|
    |grp_maxpool_2_fu_150_ap_start_reg      |   1|   0|    1|          0|
    |grp_relu_1_fu_156_ap_start_reg         |   1|   0|    1|          0|
    |grp_relu_2_fu_161_ap_start_reg         |   1|   0|    1|          0|
    |grp_store_bias_fu_192_ap_start_reg     |   1|   0|    1|          0|
    |grp_store_input_fu_183_ap_start_reg    |   1|   0|    1|          0|
    |grp_store_output_fu_175_ap_start_reg   |   1|   0|    1|          0|
    |grp_store_weights_fu_166_ap_start_reg  |   1|   0|    1|          0|
    |input1_reg_259                         |  30|   0|   30|          0|
    |output7_reg_244                        |  30|   0|   30|          0|
    |weights3_reg_254                       |  30|   0|   30|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  | 140|   0|  140|          0|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+--------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------------+-----+-----+------------+--------------+--------------+
|s_axi_CTL_AWVALID           |  in |    1|    s_axi   |      CTL     |    scalar    |
|s_axi_CTL_AWREADY           | out |    1|    s_axi   |      CTL     |    scalar    |
|s_axi_CTL_AWADDR            |  in |    6|    s_axi   |      CTL     |    scalar    |
|s_axi_CTL_WVALID            |  in |    1|    s_axi   |      CTL     |    scalar    |
|s_axi_CTL_WREADY            | out |    1|    s_axi   |      CTL     |    scalar    |
|s_axi_CTL_WDATA             |  in |   32|    s_axi   |      CTL     |    scalar    |
|s_axi_CTL_WSTRB             |  in |    4|    s_axi   |      CTL     |    scalar    |
|s_axi_CTL_ARVALID           |  in |    1|    s_axi   |      CTL     |    scalar    |
|s_axi_CTL_ARREADY           | out |    1|    s_axi   |      CTL     |    scalar    |
|s_axi_CTL_ARADDR            |  in |    6|    s_axi   |      CTL     |    scalar    |
|s_axi_CTL_RVALID            | out |    1|    s_axi   |      CTL     |    scalar    |
|s_axi_CTL_RREADY            |  in |    1|    s_axi   |      CTL     |    scalar    |
|s_axi_CTL_RDATA             | out |   32|    s_axi   |      CTL     |    scalar    |
|s_axi_CTL_RRESP             | out |    2|    s_axi   |      CTL     |    scalar    |
|s_axi_CTL_BVALID            | out |    1|    s_axi   |      CTL     |    scalar    |
|s_axi_CTL_BREADY            |  in |    1|    s_axi   |      CTL     |    scalar    |
|s_axi_CTL_BRESP             | out |    2|    s_axi   |      CTL     |    scalar    |
|ap_clk                      |  in |    1| ap_ctrl_hs |     conv1    | return value |
|ap_rst_n                    |  in |    1| ap_ctrl_hs |     conv1    | return value |
|interrupt                   | out |    1| ap_ctrl_hs |     conv1    | return value |
|m_axi_DATA_INPUT_AWVALID    | out |    1|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_AWREADY    |  in |    1|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_AWADDR     | out |   32|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_AWID       | out |    1|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_AWLEN      | out |    8|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_AWSIZE     | out |    3|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_AWBURST    | out |    2|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_AWLOCK     | out |    2|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_AWCACHE    | out |    4|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_AWPROT     | out |    3|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_AWQOS      | out |    4|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_AWREGION   | out |    4|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_AWUSER     | out |    1|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_WVALID     | out |    1|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_WREADY     |  in |    1|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_WDATA      | out |   32|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_WSTRB      | out |    4|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_WLAST      | out |    1|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_WID        | out |    1|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_WUSER      | out |    1|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_ARVALID    | out |    1|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_ARREADY    |  in |    1|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_ARADDR     | out |   32|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_ARID       | out |    1|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_ARLEN      | out |    8|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_ARSIZE     | out |    3|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_ARBURST    | out |    2|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_ARLOCK     | out |    2|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_ARCACHE    | out |    4|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_ARPROT     | out |    3|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_ARQOS      | out |    4|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_ARREGION   | out |    4|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_ARUSER     | out |    1|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_RVALID     |  in |    1|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_RREADY     | out |    1|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_RDATA      |  in |   32|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_RLAST      |  in |    1|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_RID        |  in |    1|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_RUSER      |  in |    1|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_RRESP      |  in |    2|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_BVALID     |  in |    1|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_BREADY     | out |    1|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_BRESP      |  in |    2|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_BID        |  in |    1|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_BUSER      |  in |    1|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_WEIGHT_AWVALID   | out |    1|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_AWREADY   |  in |    1|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_AWADDR    | out |   32|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_AWID      | out |    1|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_AWLEN     | out |    8|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_AWSIZE    | out |    3|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_AWBURST   | out |    2|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_AWLOCK    | out |    2|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_AWCACHE   | out |    4|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_AWPROT    | out |    3|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_AWQOS     | out |    4|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_AWREGION  | out |    4|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_AWUSER    | out |    1|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_WVALID    | out |    1|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_WREADY    |  in |    1|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_WDATA     | out |   32|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_WSTRB     | out |    4|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_WLAST     | out |    1|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_WID       | out |    1|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_WUSER     | out |    1|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_ARVALID   | out |    1|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_ARREADY   |  in |    1|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_ARADDR    | out |   32|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_ARID      | out |    1|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_ARLEN     | out |    8|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_ARSIZE    | out |    3|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_ARBURST   | out |    2|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_ARLOCK    | out |    2|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_ARCACHE   | out |    4|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_ARPROT    | out |    3|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_ARQOS     | out |    4|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_ARREGION  | out |    4|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_ARUSER    | out |    1|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_RVALID    |  in |    1|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_RREADY    | out |    1|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_RDATA     |  in |   32|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_RLAST     |  in |    1|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_RID       |  in |    1|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_RUSER     |  in |    1|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_RRESP     |  in |    2|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_BVALID    |  in |    1|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_BREADY    | out |    1|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_BRESP     |  in |    2|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_BID       |  in |    1|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_BUSER     |  in |    1|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_BIAS_AWVALID     | out |    1|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_AWREADY     |  in |    1|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_AWADDR      | out |   32|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_AWID        | out |    1|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_AWLEN       | out |    8|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_AWSIZE      | out |    3|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_AWBURST     | out |    2|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_AWLOCK      | out |    2|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_AWCACHE     | out |    4|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_AWPROT      | out |    3|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_AWQOS       | out |    4|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_AWREGION    | out |    4|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_AWUSER      | out |    1|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_WVALID      | out |    1|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_WREADY      |  in |    1|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_WDATA       | out |   32|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_WSTRB       | out |    4|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_WLAST       | out |    1|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_WID         | out |    1|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_WUSER       | out |    1|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_ARVALID     | out |    1|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_ARREADY     |  in |    1|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_ARADDR      | out |   32|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_ARID        | out |    1|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_ARLEN       | out |    8|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_ARSIZE      | out |    3|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_ARBURST     | out |    2|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_ARLOCK      | out |    2|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_ARCACHE     | out |    4|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_ARPROT      | out |    3|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_ARQOS       | out |    4|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_ARREGION    | out |    4|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_ARUSER      | out |    1|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_RVALID      |  in |    1|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_RREADY      | out |    1|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_RDATA       |  in |   32|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_RLAST       |  in |    1|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_RID         |  in |    1|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_RUSER       |  in |    1|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_RRESP       |  in |    2|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_BVALID      |  in |    1|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_BREADY      | out |    1|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_BRESP       |  in |    2|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_BID         |  in |    1|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_BUSER       |  in |    1|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_OUTPUT_AWVALID   | out |    1|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_AWREADY   |  in |    1|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_AWADDR    | out |   32|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_AWID      | out |    1|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_AWLEN     | out |    8|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_AWSIZE    | out |    3|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_AWBURST   | out |    2|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_AWLOCK    | out |    2|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_AWCACHE   | out |    4|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_AWPROT    | out |    3|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_AWQOS     | out |    4|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_AWREGION  | out |    4|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_AWUSER    | out |    1|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_WVALID    | out |    1|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_WREADY    |  in |    1|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_WDATA     | out |   32|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_WSTRB     | out |    4|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_WLAST     | out |    1|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_WID       | out |    1|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_WUSER     | out |    1|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_ARVALID   | out |    1|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_ARREADY   |  in |    1|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_ARADDR    | out |   32|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_ARID      | out |    1|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_ARLEN     | out |    8|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_ARSIZE    | out |    3|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_ARBURST   | out |    2|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_ARLOCK    | out |    2|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_ARCACHE   | out |    4|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_ARPROT    | out |    3|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_ARQOS     | out |    4|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_ARREGION  | out |    4|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_ARUSER    | out |    1|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_RVALID    |  in |    1|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_RREADY    | out |    1|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_RDATA     |  in |   32|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_RLAST     |  in |    1|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_RID       |  in |    1|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_RUSER     |  in |    1|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_RRESP     |  in |    2|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_BVALID    |  in |    1|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_BREADY    | out |    1|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_BRESP     |  in |    2|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_BID       |  in |    1|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_BUSER     |  in |    1|    m_axi   |  DATA_OUTPUT |    pointer   |
+----------------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 2
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 13 [1/1] (1.00ns)   --->   "%output_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %output_r)"   --->   Operation 13 'read' 'output_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 14 [1/1] (1.00ns)   --->   "%bias_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %bias)"   --->   Operation 14 'read' 'bias_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 15 [1/1] (1.00ns)   --->   "%weights_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %weights)"   --->   Operation 15 'read' 'weights_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 16 [1/1] (1.00ns)   --->   "%input_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %input_r)"   --->   Operation 16 'read' 'input_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%output7 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %output_read, i32 2, i32 31)"   --->   Operation 17 'partselect' 'output7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%bias5 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %bias_read, i32 2, i32 31)"   --->   Operation 18 'partselect' 'bias5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%weights3 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %weights_read, i32 2, i32 31)"   --->   Operation 19 'partselect' 'weights3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%input1 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %input_read, i32 2, i32 31)"   --->   Operation 20 'partselect' 'input1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (3.25ns)   --->   "%input_oc_0 = alloca [1024 x float], align 4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:114]   --->   Operation 21 'alloca' 'input_oc_0' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 22 [1/1] (3.25ns)   --->   "%weights_oc_0 = alloca [150 x float], align 4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:117]   --->   Operation 22 'alloca' 'weights_oc_0' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 23 [1/1] (2.32ns)   --->   "%bias_oc = alloca [6 x float], align 16" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:120]   --->   Operation 23 'alloca' 'bias_oc' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 24 [1/1] (3.25ns)   --->   "%output1_oc = alloca [4704 x float], align 4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:123]   --->   Operation 24 'alloca' 'output1_oc' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 25 [1/1] (3.25ns)   --->   "%output2_oc = alloca [1176 x float], align 4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:124]   --->   Operation 25 'alloca' 'output2_oc' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 26 [2/2] (0.00ns)   --->   "call fastcc void @store_input(float* %DATA_INPUT, i30 %input1, [1024 x float]* nocapture %input_oc_0)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:116]   --->   Operation 26 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 27 [2/2] (0.00ns)   --->   "call fastcc void @store_weights(float* %DATA_WEIGHT, i30 %weights3, [150 x float]* nocapture %weights_oc_0)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:119]   --->   Operation 27 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 28 [2/2] (0.00ns)   --->   "call fastcc void @store_bias(float* %DATA_BIAS, i30 %bias5, [6 x float]* nocapture %bias_oc)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:122]   --->   Operation 28 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 29 [1/2] (0.00ns)   --->   "call fastcc void @store_input(float* %DATA_INPUT, i30 %input1, [1024 x float]* nocapture %input_oc_0)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:116]   --->   Operation 29 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 30 [1/2] (0.00ns)   --->   "call fastcc void @store_weights(float* %DATA_WEIGHT, i30 %weights3, [150 x float]* nocapture %weights_oc_0)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:119]   --->   Operation 30 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 31 [1/2] (0.00ns)   --->   "call fastcc void @store_bias(float* %DATA_BIAS, i30 %bias5, [6 x float]* nocapture %bias_oc)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:122]   --->   Operation 31 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 32 [2/2] (0.00ns)   --->   "call fastcc void @convulution1([1024 x float]* %input_oc_0, [150 x float]* %weights_oc_0, [6 x float]* %bias_oc, [4704 x float]* %output1_oc) nounwind" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:127]   --->   Operation 32 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 33 [1/2] (0.00ns)   --->   "call fastcc void @convulution1([1024 x float]* %input_oc_0, [150 x float]* %weights_oc_0, [6 x float]* %bias_oc, [4704 x float]* %output1_oc) nounwind" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:127]   --->   Operation 33 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 34 [2/2] (0.00ns)   --->   "call fastcc void @relu_1([4704 x float]* %output1_oc) nounwind" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:128]   --->   Operation 34 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 35 [1/2] (0.00ns)   --->   "call fastcc void @relu_1([4704 x float]* %output1_oc) nounwind" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:128]   --->   Operation 35 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 36 [2/2] (0.00ns)   --->   "call fastcc void @maxpool_2([4704 x float]* %output1_oc, [1176 x float]* %output2_oc) nounwind" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:131]   --->   Operation 36 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 37 [1/2] (0.00ns)   --->   "call fastcc void @maxpool_2([4704 x float]* %output1_oc, [1176 x float]* %output2_oc) nounwind" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:131]   --->   Operation 37 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 38 [2/2] (0.00ns)   --->   "call fastcc void @relu_2([1176 x float]* %output2_oc) nounwind" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:132]   --->   Operation 38 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 39 [1/2] (0.00ns)   --->   "call fastcc void @relu_2([1176 x float]* %output2_oc) nounwind" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:132]   --->   Operation 39 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 40 [2/2] (0.00ns)   --->   "call fastcc void @store_output(float* %DATA_OUTPUT, i30 %output7, [1176 x float]* nocapture %output2_oc)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:134]   --->   Operation 40 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 41 [2/2] (0.00ns)   --->   "ret i32 0" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:135]   --->   Operation 41 'ret' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %DATA_OUTPUT), !map !79"   --->   Operation 42 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %DATA_BIAS), !map !86"   --->   Operation 43 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %DATA_WEIGHT), !map !91"   --->   Operation 44 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %DATA_INPUT), !map !97"   --->   Operation 45 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !103"   --->   Operation 46 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([6 x i8]* @conv1_str) nounwind"   --->   Operation 47 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %DATA_INPUT, [6 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 1024, [11 x i8]* @p_str5, [6 x i8]* @p_str6, [1 x i8]* @p_str2, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 48 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %input_r, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 1024, [1 x i8]* @bundle, [6 x i8]* @p_str6, [1 x i8]* @p_str2, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 49 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %DATA_WEIGHT, [6 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 150, [12 x i8]* @p_str7, [6 x i8]* @p_str6, [1 x i8]* @p_str2, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 50 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %weights, [10 x i8]* @mode18, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 150, [1 x i8]* @bundle19, [6 x i8]* @p_str6, [1 x i8]* @p_str2, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 51 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %DATA_BIAS, [6 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 6, [10 x i8]* @p_str8, [6 x i8]* @p_str6, [1 x i8]* @p_str2, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 52 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %bias, [10 x i8]* @mode20, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 6, [1 x i8]* @bundle21, [6 x i8]* @p_str6, [1 x i8]* @p_str2, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 53 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %DATA_OUTPUT, [6 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 4704, [12 x i8]* @p_str9, [6 x i8]* @p_str6, [1 x i8]* @p_str2, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 54 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %output_r, [10 x i8]* @mode22, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 4704, [1 x i8]* @bundle23, [6 x i8]* @p_str6, [1 x i8]* @p_str2, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 55 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str10, i32 1, i32 1, [1 x i8]* @p_str2, i32 0, i32 0, [4 x i8]* @p_str11, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:113]   --->   Operation 56 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 57 [1/2] (0.00ns)   --->   "call fastcc void @store_output(float* %DATA_OUTPUT, i30 %output7, [1176 x float]* nocapture %output2_oc)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:134]   --->   Operation 57 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 58 [1/2] (0.00ns)   --->   "ret i32 0" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:135]   --->   Operation 58 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 0; IO mode=ap_ctrl_hs:ce=0
Port [ DATA_INPUT]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ DATA_WEIGHT]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ DATA_BIAS]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ DATA_OUTPUT]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weights]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
output_read  (read         ) [ 0000000000000]
bias_read    (read         ) [ 0000000000000]
weights_read (read         ) [ 0000000000000]
input_read   (read         ) [ 0000000000000]
output7      (partselect   ) [ 0011111111111]
bias5        (partselect   ) [ 0010000000000]
weights3     (partselect   ) [ 0010000000000]
input1       (partselect   ) [ 0010000000000]
input_oc_0   (alloca       ) [ 0011100000000]
weights_oc_0 (alloca       ) [ 0011100000000]
bias_oc      (alloca       ) [ 0011100000000]
output1_oc   (alloca       ) [ 0011111110000]
output2_oc   (alloca       ) [ 0011111111111]
StgValue_29  (call         ) [ 0000000000000]
StgValue_30  (call         ) [ 0000000000000]
StgValue_31  (call         ) [ 0000000000000]
StgValue_33  (call         ) [ 0000000000000]
StgValue_35  (call         ) [ 0000000000000]
StgValue_37  (call         ) [ 0000000000000]
StgValue_39  (call         ) [ 0000000000000]
StgValue_42  (specbitsmap  ) [ 0000000000000]
StgValue_43  (specbitsmap  ) [ 0000000000000]
StgValue_44  (specbitsmap  ) [ 0000000000000]
StgValue_45  (specbitsmap  ) [ 0000000000000]
StgValue_46  (specbitsmap  ) [ 0000000000000]
StgValue_47  (spectopmodule) [ 0000000000000]
StgValue_48  (specinterface) [ 0000000000000]
StgValue_49  (specinterface) [ 0000000000000]
StgValue_50  (specinterface) [ 0000000000000]
StgValue_51  (specinterface) [ 0000000000000]
StgValue_52  (specinterface) [ 0000000000000]
StgValue_53  (specinterface) [ 0000000000000]
StgValue_54  (specinterface) [ 0000000000000]
StgValue_55  (specinterface) [ 0000000000000]
StgValue_56  (specinterface) [ 0000000000000]
StgValue_57  (call         ) [ 0000000000000]
StgValue_58  (ret          ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="DATA_INPUT">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DATA_INPUT"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="DATA_WEIGHT">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DATA_WEIGHT"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="DATA_BIAS">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DATA_BIAS"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="DATA_OUTPUT">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DATA_OUTPUT"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="input_r">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="weights">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="bias">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="output_r">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="store_input"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="store_weights"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="store_bias"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convulution1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="relu_1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="maxpool_2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="relu_2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="store_output"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode18"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle19"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode20"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle21"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode22"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle23"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="input_oc_0_alloca_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_oc_0/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="weights_oc_0_alloca_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weights_oc_0/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="bias_oc_alloca_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bias_oc/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="output1_oc_alloca_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output1_oc/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="output2_oc_alloca_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output2_oc/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="output_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="bias_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="weights_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="input_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_convulution1_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="0" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="145" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="146" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="147" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="148" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_32/3 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_maxpool_2_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="0" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="154" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_36/7 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_relu_1_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="0" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="159" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_34/5 "/>
</bind>
</comp>

<comp id="161" class="1004" name="grp_relu_2_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="0" slack="0"/>
<pin id="163" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="164" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_38/9 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_store_weights_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="0" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="0" index="2" bw="30" slack="0"/>
<pin id="170" dir="0" index="3" bw="32" slack="0"/>
<pin id="171" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_27/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="grp_store_output_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="0" slack="0"/>
<pin id="177" dir="0" index="1" bw="32" slack="0"/>
<pin id="178" dir="0" index="2" bw="30" slack="10"/>
<pin id="179" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="180" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_40/11 "/>
</bind>
</comp>

<comp id="183" class="1004" name="grp_store_input_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="0" slack="0"/>
<pin id="185" dir="0" index="1" bw="32" slack="0"/>
<pin id="186" dir="0" index="2" bw="30" slack="0"/>
<pin id="187" dir="0" index="3" bw="32" slack="0"/>
<pin id="188" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_26/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_store_bias_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="0" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="0"/>
<pin id="195" dir="0" index="2" bw="30" slack="0"/>
<pin id="196" dir="0" index="3" bw="32" slack="0"/>
<pin id="197" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_28/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="output7_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="30" slack="0"/>
<pin id="203" dir="0" index="1" bw="32" slack="0"/>
<pin id="204" dir="0" index="2" bw="3" slack="0"/>
<pin id="205" dir="0" index="3" bw="6" slack="0"/>
<pin id="206" dir="1" index="4" bw="30" slack="10"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="output7/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="bias5_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="30" slack="0"/>
<pin id="213" dir="0" index="1" bw="32" slack="0"/>
<pin id="214" dir="0" index="2" bw="3" slack="0"/>
<pin id="215" dir="0" index="3" bw="6" slack="0"/>
<pin id="216" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="bias5/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="weights3_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="30" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="0"/>
<pin id="225" dir="0" index="2" bw="3" slack="0"/>
<pin id="226" dir="0" index="3" bw="6" slack="0"/>
<pin id="227" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="weights3/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="input1_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="30" slack="0"/>
<pin id="235" dir="0" index="1" bw="32" slack="0"/>
<pin id="236" dir="0" index="2" bw="3" slack="0"/>
<pin id="237" dir="0" index="3" bw="6" slack="0"/>
<pin id="238" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="input1/1 "/>
</bind>
</comp>

<comp id="244" class="1005" name="output7_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="30" slack="10"/>
<pin id="246" dir="1" index="1" bw="30" slack="10"/>
</pin_list>
<bind>
<opset="output7 "/>
</bind>
</comp>

<comp id="249" class="1005" name="bias5_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="30" slack="1"/>
<pin id="251" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="bias5 "/>
</bind>
</comp>

<comp id="254" class="1005" name="weights3_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="30" slack="1"/>
<pin id="256" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="weights3 "/>
</bind>
</comp>

<comp id="259" class="1005" name="input1_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="30" slack="1"/>
<pin id="261" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="input1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="101"><net_src comp="24" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="24" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="24" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="24" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="24" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="122"><net_src comp="16" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="14" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="16" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="12" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="16" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="10" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="16" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="8" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="149"><net_src comp="32" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="155"><net_src comp="36" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="160"><net_src comp="34" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="165"><net_src comp="38" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="172"><net_src comp="28" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="2" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="174"><net_src comp="102" pin="1"/><net_sink comp="166" pin=3"/></net>

<net id="181"><net_src comp="40" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="182"><net_src comp="6" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="189"><net_src comp="26" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="190"><net_src comp="0" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="191"><net_src comp="98" pin="1"/><net_sink comp="183" pin=3"/></net>

<net id="198"><net_src comp="30" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="4" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="200"><net_src comp="106" pin="1"/><net_sink comp="192" pin=3"/></net>

<net id="207"><net_src comp="18" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="208"><net_src comp="118" pin="2"/><net_sink comp="201" pin=1"/></net>

<net id="209"><net_src comp="20" pin="0"/><net_sink comp="201" pin=2"/></net>

<net id="210"><net_src comp="22" pin="0"/><net_sink comp="201" pin=3"/></net>

<net id="217"><net_src comp="18" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="218"><net_src comp="124" pin="2"/><net_sink comp="211" pin=1"/></net>

<net id="219"><net_src comp="20" pin="0"/><net_sink comp="211" pin=2"/></net>

<net id="220"><net_src comp="22" pin="0"/><net_sink comp="211" pin=3"/></net>

<net id="221"><net_src comp="211" pin="4"/><net_sink comp="192" pin=2"/></net>

<net id="228"><net_src comp="18" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="130" pin="2"/><net_sink comp="222" pin=1"/></net>

<net id="230"><net_src comp="20" pin="0"/><net_sink comp="222" pin=2"/></net>

<net id="231"><net_src comp="22" pin="0"/><net_sink comp="222" pin=3"/></net>

<net id="232"><net_src comp="222" pin="4"/><net_sink comp="166" pin=2"/></net>

<net id="239"><net_src comp="18" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="240"><net_src comp="136" pin="2"/><net_sink comp="233" pin=1"/></net>

<net id="241"><net_src comp="20" pin="0"/><net_sink comp="233" pin=2"/></net>

<net id="242"><net_src comp="22" pin="0"/><net_sink comp="233" pin=3"/></net>

<net id="243"><net_src comp="233" pin="4"/><net_sink comp="183" pin=2"/></net>

<net id="247"><net_src comp="201" pin="4"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="252"><net_src comp="211" pin="4"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="257"><net_src comp="222" pin="4"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="262"><net_src comp="233" pin="4"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="183" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: DATA_OUTPUT | {11 12 }
 - Input state : 
	Port: conv1 : DATA_INPUT | {1 2 }
	Port: conv1 : DATA_WEIGHT | {1 2 }
	Port: conv1 : DATA_BIAS | {1 2 }
	Port: conv1 : input_r | {1 }
	Port: conv1 : weights | {1 }
	Port: conv1 : bias | {1 }
	Port: conv1 : output_r | {1 }
  - Chain level:
	State 1
		StgValue_26 : 1
		StgValue_27 : 1
		StgValue_28 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|---------|
| Operation|      Functional Unit     |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|---------|
|          |  grp_convulution1_fu_142 |    10   | 36.3527 |   3134  |   3021  |
|          |   grp_maxpool_2_fu_150   |    0    |  5.307  |   292   |   617   |
|          |     grp_relu_1_fu_156    |    0    |  1.769  |   161   |   422   |
|   call   |     grp_relu_2_fu_161    |    0    |  1.769  |   152   |   400   |
|          | grp_store_weights_fu_166 |    0    |    0    |   280   |   160   |
|          |  grp_store_output_fu_175 |    0    |  3.538  |   234   |   177   |
|          |  grp_store_input_fu_183  |    0    |  1.769  |   185   |   111   |
|          |   grp_store_bias_fu_192  |    0    |  3.538  |    70   |    39   |
|----------|--------------------------|---------|---------|---------|---------|
|          |  output_read_read_fu_118 |    0    |    0    |    0    |    0    |
|   read   |   bias_read_read_fu_124  |    0    |    0    |    0    |    0    |
|          | weights_read_read_fu_130 |    0    |    0    |    0    |    0    |
|          |  input_read_read_fu_136  |    0    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|---------|
|          |      output7_fu_201      |    0    |    0    |    0    |    0    |
|partselect|       bias5_fu_211       |    0    |    0    |    0    |    0    |
|          |      weights3_fu_222     |    0    |    0    |    0    |    0    |
|          |       input1_fu_233      |    0    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|---------|
|   Total  |                          |    10   | 54.0427 |   4508  |   4947  |
|----------|--------------------------|---------|---------|---------|---------|

Memories:
+------------+--------+--------+--------+
|            |  BRAM  |   FF   |   LUT  |
+------------+--------+--------+--------+
|   bias_oc  |    0   |   64   |    3   |
| input_oc_0 |    2   |    0   |    0   |
| output1_oc |   16   |    0   |    0   |
| output2_oc |    4   |    0   |    0   |
|weights_oc_0|    2   |    0   |    0   |
+------------+--------+--------+--------+
|    Total   |   24   |   64   |    3   |
+------------+--------+--------+--------+

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|  bias5_reg_249 |   30   |
| input1_reg_259 |   30   |
| output7_reg_244|   30   |
|weights3_reg_254|   30   |
+----------------+--------+
|      Total     |   120  |
+----------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
| grp_store_weights_fu_166 |  p2  |   2  |  30  |   60   ||    9    |
|  grp_store_input_fu_183  |  p2  |   2  |  30  |   60   ||    9    |
|   grp_store_bias_fu_192  |  p2  |   2  |  30  |   60   ||    9    |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |   180  ||  5.307  ||    27   |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   10   |   54   |  4508  |  4947  |
|   Memory  |   24   |    -   |    -   |   64   |    3   |
|Multiplexer|    -   |    -   |    5   |    -   |   27   |
|  Register |    -   |    -   |    -   |   120  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   24   |   10   |   59   |  4692  |  4977  |
+-----------+--------+--------+--------+--------+--------+
