Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Fri May 31 12:29:04 2019
| Host         : ibaipc running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Final_Optional_wrapper_timing_summary_routed.rpt -rpx Final_Optional_wrapper_timing_summary_routed.rpx
| Design       : Final_Optional_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 257 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     32.541        0.000                      0                  844        0.055        0.000                      0                  844        2.000        0.000                       0                   263  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                    ------------         ----------      --------------
clk                                      {0.000 4.000}        8.000           125.000         
  clk_out1_Final_Optional_clk_wiz_0_0    {0.000 20.000}       40.000          25.000          
  clkfbout_Final_Optional_clk_wiz_0_0    {0.000 4.000}        8.000           125.000         
sys_clk_pin                              {0.000 4.000}        8.000           125.000         
  clk_out1_Final_Optional_clk_wiz_0_0_1  {0.000 20.000}       40.000          25.000          
  clkfbout_Final_Optional_clk_wiz_0_0_1  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                                        2.000        0.000                       0                     1  
  clk_out1_Final_Optional_clk_wiz_0_0         32.541        0.000                      0                  844        0.145        0.000                      0                  844       19.500        0.000                       0                   259  
  clkfbout_Final_Optional_clk_wiz_0_0                                                                                                                                                      5.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                                2.000        0.000                       0                     1  
  clk_out1_Final_Optional_clk_wiz_0_0_1       32.543        0.000                      0                  844        0.145        0.000                      0                  844       19.500        0.000                       0                   259  
  clkfbout_Final_Optional_clk_wiz_0_0_1                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                             To Clock                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                             --------                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_Final_Optional_clk_wiz_0_0_1  clk_out1_Final_Optional_clk_wiz_0_0         32.541        0.000                      0                  844        0.055        0.000                      0                  844  
clk_out1_Final_Optional_clk_wiz_0_0    clk_out1_Final_Optional_clk_wiz_0_0_1       32.541        0.000                      0                  844        0.055        0.000                      0                  844  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Final_Optional_clk_wiz_0_0
  To Clock:  clk_out1_Final_Optional_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       32.541ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.541ns  (required time - arrival time)
  Source:                 Final_Optional_i/memory_bar_0/U0/FSM_sequential_st_write_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Final_Optional_clk_wiz_0_0 rise@40.000ns - clk_out1_Final_Optional_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.804ns  (logic 0.952ns (13.991%)  route 5.852ns (86.009%))
  Logic Levels:           4  (LUT2=2 LUT3=2)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 38.706 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         1.660    -0.699    Final_Optional_i/memory_bar_0/U0/clk_25
    SLICE_X33Y53         FDRE                                         r  Final_Optional_i/memory_bar_0/U0/FSM_sequential_st_write_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.243 f  Final_Optional_i/memory_bar_0/U0/FSM_sequential_st_write_reg[2]/Q
                         net (fo=37, routed)          2.544     2.301    Final_Optional_i/memory_bar_0/U0/st_write[2]
    SLICE_X30Y52         LUT3 (Prop_lut3_I1_O)        0.124     2.425 r  Final_Optional_i/memory_bar_0/U0/we__0/O
                         net (fo=1, routed)           0.466     2.891    Final_Optional_i/mux_control_0/U0/we_bar
    SLICE_X30Y52         LUT3 (Prop_lut3_I1_O)        0.124     3.015 r  Final_Optional_i/mux_control_0/U0/out_we0/O
                         net (fo=2, routed)           0.403     3.418    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/wea[0]
    SLICE_X31Y50         LUT2 (Prop_lut2_I1_O)        0.124     3.542 r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena/O
                         net (fo=6, routed)           1.554     5.096    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/ENA
    SLICE_X26Y38         LUT2 (Prop_lut2_I1_O)        0.124     5.220 r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_17/O
                         net (fo=1, routed)           0.886     6.106    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_9
    RAMB36_X1Y6          RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         1.538    38.706    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.473    39.179    
                         clock uncertainty           -0.090    39.089    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    38.646    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.646    
                         arrival time                          -6.106    
  -------------------------------------------------------------------
                         slack                                 32.541    

Slack (MET) :             32.889ns  (required time - arrival time)
  Source:                 Final_Optional_i/control_bar_0/U0/x_t_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/control_ball_0/U0/dir_x_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Final_Optional_clk_wiz_0_0 rise@40.000ns - clk_out1_Final_Optional_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.855ns  (logic 2.972ns (43.357%)  route 3.883ns (56.643%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 38.731 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         1.758    -0.601    Final_Optional_i/control_bar_0/U0/clk_25
    SLICE_X40Y47         FDRE                                         r  Final_Optional_i/control_bar_0/U0/x_t_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.145 r  Final_Optional_i/control_bar_0/U0/x_t_reg[2]/Q
                         net (fo=17, routed)          1.409     1.265    Final_Optional_i/control_ball_0/U0/bar_pos_x[2]
    SLICE_X32Y49         LUT2 (Prop_lut2_I1_O)        0.124     1.389 r  Final_Optional_i/control_ball_0/U0/i__carry_i_17/O
                         net (fo=1, routed)           0.000     1.389    Final_Optional_i/control_ball_0/U0/i__carry_i_17_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     2.032 r  Final_Optional_i/control_ball_0/U0/i__carry_i_10/O[3]
                         net (fo=2, routed)           0.884     2.916    Final_Optional_i/control_ball_0/U0/plusOp27[4]
    SLICE_X33Y50         LUT4 (Prop_lut4_I2_O)        0.307     3.223 r  Final_Optional_i/control_ball_0/U0/i__carry_i_7__4/O
                         net (fo=1, routed)           0.000     3.223    Final_Optional_i/control_ball_0/U0/i__carry_i_7__4_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.773 r  Final_Optional_i/control_ball_0/U0/leqOp_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.773    Final_Optional_i/control_ball_0/U0/leqOp_inferred__2/i__carry_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.044 r  Final_Optional_i/control_ball_0/U0/leqOp_inferred__2/i__carry__0/CO[0]
                         net (fo=1, routed)           0.470     4.514    Final_Optional_i/control_ball_0/U0/leqOp29_in
    SLICE_X34Y53         LUT4 (Prop_lut4_I3_O)        0.373     4.887 r  Final_Optional_i/control_ball_0/U0/dir_x_i_5/O
                         net (fo=2, routed)           0.816     5.703    Final_Optional_i/control_ball_0/U0/dir_x132_out
    SLICE_X36Y51         LUT5 (Prop_lut5_I3_O)        0.124     5.827 r  Final_Optional_i/control_ball_0/U0/dir_x_i_4/O
                         net (fo=1, routed)           0.303     6.130    Final_Optional_i/control_ball_0/U0/dir_x_i_4_n_0
    SLICE_X36Y52         LUT6 (Prop_lut6_I2_O)        0.124     6.254 r  Final_Optional_i/control_ball_0/U0/dir_x_i_1/O
                         net (fo=1, routed)           0.000     6.254    Final_Optional_i/control_ball_0/U0/dir_x_i_1_n_0
    SLICE_X36Y52         FDRE                                         r  Final_Optional_i/control_ball_0/U0/dir_x_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         1.563    38.731    Final_Optional_i/control_ball_0/U0/clk_25
    SLICE_X36Y52         FDRE                                         r  Final_Optional_i/control_ball_0/U0/dir_x_reg/C
                         clock pessimism              0.473    39.204    
                         clock uncertainty           -0.090    39.114    
    SLICE_X36Y52         FDRE (Setup_fdre_C_D)        0.029    39.143    Final_Optional_i/control_ball_0/U0/dir_x_reg
  -------------------------------------------------------------------
                         required time                         39.143    
                         arrival time                          -6.254    
  -------------------------------------------------------------------
                         slack                                 32.889    

Slack (MET) :             32.993ns  (required time - arrival time)
  Source:                 Final_Optional_i/memory_bar_0/U0/FSM_sequential_st_write_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Final_Optional_clk_wiz_0_0 rise@40.000ns - clk_out1_Final_Optional_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.353ns  (logic 1.153ns (18.150%)  route 5.200ns (81.850%))
  Logic Levels:           4  (LUT2=2 LUT3=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 38.707 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         1.660    -0.699    Final_Optional_i/memory_bar_0/U0/clk_25
    SLICE_X33Y53         FDRE                                         r  Final_Optional_i/memory_bar_0/U0/FSM_sequential_st_write_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.243 f  Final_Optional_i/memory_bar_0/U0/FSM_sequential_st_write_reg[2]/Q
                         net (fo=37, routed)          2.544     2.301    Final_Optional_i/memory_bar_0/U0/st_write[2]
    SLICE_X30Y52         LUT3 (Prop_lut3_I1_O)        0.124     2.425 r  Final_Optional_i/memory_bar_0/U0/we__0/O
                         net (fo=1, routed)           0.466     2.891    Final_Optional_i/mux_control_0/U0/we_bar
    SLICE_X30Y52         LUT3 (Prop_lut3_I1_O)        0.124     3.015 r  Final_Optional_i/mux_control_0/U0/out_we0/O
                         net (fo=2, routed)           0.403     3.418    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/wea[0]
    SLICE_X31Y50         LUT2 (Prop_lut2_I1_O)        0.117     3.535 r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena_inferred__0/i_/O
                         net (fo=6, routed)           0.909     4.444    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/ENA
    SLICE_X35Y38         LUT2 (Prop_lut2_I1_O)        0.332     4.776 r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_21/O
                         net (fo=1, routed)           0.878     5.654    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_11
    RAMB36_X2Y6          RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         1.539    38.707    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.473    39.180    
                         clock uncertainty           -0.090    39.090    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    38.647    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.647    
                         arrival time                          -5.654    
  -------------------------------------------------------------------
                         slack                                 32.993    

Slack (MET) :             33.068ns  (required time - arrival time)
  Source:                 Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Final_Optional_clk_wiz_0_0 rise@40.000ns - clk_out1_Final_Optional_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.154ns  (logic 0.954ns (15.501%)  route 5.200ns (84.499%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 38.706 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         1.660    -0.699    Final_Optional_i/mem_control_unit_0/U0/clk_25
    SLICE_X33Y53         FDRE                                         r  Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.243 r  Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/Q
                         net (fo=5, routed)           0.619     0.376    Final_Optional_i/mem_control_unit_0/U0/st[0]
    SLICE_X34Y53         LUT2 (Prop_lut2_I0_O)        0.150     0.526 r  Final_Optional_i/mem_control_unit_0/U0/sel[1]_INST_0/O
                         net (fo=21, routed)          1.270     1.796    Final_Optional_i/mux_control_0/U0/sel[1]
    SLICE_X31Y47         LUT4 (Prop_lut4_I2_O)        0.348     2.144 r  Final_Optional_i/mux_control_0/U0/out_addr[7]_INST_0/O
                         net (fo=12, routed)          3.311     5.456    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X1Y6          RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         1.538    38.706    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.473    39.179    
                         clock uncertainty           -0.090    39.089    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    38.523    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.523    
                         arrival time                          -5.456    
  -------------------------------------------------------------------
                         slack                                 33.068    

Slack (MET) :             33.143ns  (required time - arrival time)
  Source:                 Final_Optional_i/memory_bar_0/U0/FSM_sequential_st_write_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Final_Optional_clk_wiz_0_0 rise@40.000ns - clk_out1_Final_Optional_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.209ns  (logic 1.153ns (18.569%)  route 5.056ns (81.431%))
  Logic Levels:           4  (LUT2=2 LUT3=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 38.713 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         1.660    -0.699    Final_Optional_i/memory_bar_0/U0/clk_25
    SLICE_X33Y53         FDRE                                         r  Final_Optional_i/memory_bar_0/U0/FSM_sequential_st_write_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.243 f  Final_Optional_i/memory_bar_0/U0/FSM_sequential_st_write_reg[2]/Q
                         net (fo=37, routed)          2.544     2.301    Final_Optional_i/memory_bar_0/U0/st_write[2]
    SLICE_X30Y52         LUT3 (Prop_lut3_I1_O)        0.124     2.425 r  Final_Optional_i/memory_bar_0/U0/we__0/O
                         net (fo=1, routed)           0.466     2.891    Final_Optional_i/mux_control_0/U0/we_bar
    SLICE_X30Y52         LUT3 (Prop_lut3_I1_O)        0.124     3.015 r  Final_Optional_i/mux_control_0/U0/out_we0/O
                         net (fo=2, routed)           0.403     3.418    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/wea[0]
    SLICE_X31Y50         LUT2 (Prop_lut2_I1_O)        0.117     3.535 r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena_inferred__0/i_/O
                         net (fo=6, routed)           1.288     4.823    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/ENA
    SLICE_X26Y41         LUT2 (Prop_lut2_I1_O)        0.332     5.155 r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_23/O
                         net (fo=1, routed)           0.355     5.511    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_12
    RAMB36_X1Y8          RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         1.545    38.713    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.473    39.186    
                         clock uncertainty           -0.090    39.096    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    38.653    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.653    
                         arrival time                          -5.511    
  -------------------------------------------------------------------
                         slack                                 33.143    

Slack (MET) :             33.183ns  (required time - arrival time)
  Source:                 Final_Optional_i/control_ball_0/U0/new_sw_x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/control_ball_0/U0/vel_x_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Final_Optional_clk_wiz_0_0 rise@40.000ns - clk_out1_Final_Optional_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.774ns  (logic 2.213ns (32.670%)  route 4.561ns (67.330%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 38.731 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         1.661    -0.698    Final_Optional_i/control_ball_0/U0/clk_25
    SLICE_X35Y50         FDRE                                         r  Final_Optional_i/control_ball_0/U0/new_sw_x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.242 r  Final_Optional_i/control_ball_0/U0/new_sw_x_reg[3]/Q
                         net (fo=32, routed)          1.648     1.406    Final_Optional_i/control_ball_0/U0/new_sw_x[3]
    SLICE_X39Y47         LUT4 (Prop_lut4_I1_O)        0.152     1.558 f  Final_Optional_i/control_ball_0/U0/ltOp_carry_i_13/O
                         net (fo=2, routed)           0.566     2.124    Final_Optional_i/control_ball_0/U0/plusOp8[6]
    SLICE_X39Y46         LUT6 (Prop_lut6_I1_O)        0.332     2.456 r  Final_Optional_i/control_ball_0/U0/ltOp_carry_i_2/O
                         net (fo=1, routed)           0.514     2.971    Final_Optional_i/control_ball_0/U0/ltOp_carry_i_2_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     3.375 r  Final_Optional_i/control_ball_0/U0/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.375    Final_Optional_i/control_ball_0/U0/ltOp_carry_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.629 r  Final_Optional_i/control_ball_0/U0/ltOp_carry__0/CO[0]
                         net (fo=5, routed)           0.826     4.455    Final_Optional_i/control_ball_0/U0/ltOp_carry__0_n_3
    SLICE_X36Y50         LUT6 (Prop_lut6_I0_O)        0.367     4.822 r  Final_Optional_i/control_ball_0/U0/vel_x[2]_i_3/O
                         net (fo=1, routed)           0.279     5.101    Final_Optional_i/control_ball_0/U0/vel_x[2]_i_3_n_0
    SLICE_X36Y50         LUT5 (Prop_lut5_I0_O)        0.124     5.225 r  Final_Optional_i/control_ball_0/U0/vel_x[2]_i_2/O
                         net (fo=3, routed)           0.727     5.952    Final_Optional_i/control_ball_0/U0/vel_x
    SLICE_X37Y50         LUT2 (Prop_lut2_I0_O)        0.124     6.076 r  Final_Optional_i/control_ball_0/U0/vel_x[0]_i_1/O
                         net (fo=1, routed)           0.000     6.076    Final_Optional_i/control_ball_0/U0/vel_x[0]_i_1_n_0
    SLICE_X37Y50         FDRE                                         r  Final_Optional_i/control_ball_0/U0/vel_x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         1.563    38.731    Final_Optional_i/control_ball_0/U0/clk_25
    SLICE_X37Y50         FDRE                                         r  Final_Optional_i/control_ball_0/U0/vel_x_reg[0]/C
                         clock pessimism              0.588    39.318    
                         clock uncertainty           -0.090    39.228    
    SLICE_X37Y50         FDRE (Setup_fdre_C_D)        0.031    39.259    Final_Optional_i/control_ball_0/U0/vel_x_reg[0]
  -------------------------------------------------------------------
                         required time                         39.259    
                         arrival time                          -6.076    
  -------------------------------------------------------------------
                         slack                                 33.183    

Slack (MET) :             33.198ns  (required time - arrival time)
  Source:                 Final_Optional_i/control_ball_0/U0/new_sw_x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/control_ball_0/U0/vel_x_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Final_Optional_clk_wiz_0_0 rise@40.000ns - clk_out1_Final_Optional_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.803ns  (logic 2.242ns (32.957%)  route 4.561ns (67.043%))
  Logic Levels:           7  (CARRY4=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 38.731 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         1.661    -0.698    Final_Optional_i/control_ball_0/U0/clk_25
    SLICE_X35Y50         FDRE                                         r  Final_Optional_i/control_ball_0/U0/new_sw_x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.242 r  Final_Optional_i/control_ball_0/U0/new_sw_x_reg[3]/Q
                         net (fo=32, routed)          1.648     1.406    Final_Optional_i/control_ball_0/U0/new_sw_x[3]
    SLICE_X39Y47         LUT4 (Prop_lut4_I1_O)        0.152     1.558 f  Final_Optional_i/control_ball_0/U0/ltOp_carry_i_13/O
                         net (fo=2, routed)           0.566     2.124    Final_Optional_i/control_ball_0/U0/plusOp8[6]
    SLICE_X39Y46         LUT6 (Prop_lut6_I1_O)        0.332     2.456 r  Final_Optional_i/control_ball_0/U0/ltOp_carry_i_2/O
                         net (fo=1, routed)           0.514     2.971    Final_Optional_i/control_ball_0/U0/ltOp_carry_i_2_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     3.375 r  Final_Optional_i/control_ball_0/U0/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.375    Final_Optional_i/control_ball_0/U0/ltOp_carry_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.629 r  Final_Optional_i/control_ball_0/U0/ltOp_carry__0/CO[0]
                         net (fo=5, routed)           0.826     4.455    Final_Optional_i/control_ball_0/U0/ltOp_carry__0_n_3
    SLICE_X36Y50         LUT6 (Prop_lut6_I0_O)        0.367     4.822 r  Final_Optional_i/control_ball_0/U0/vel_x[2]_i_3/O
                         net (fo=1, routed)           0.279     5.101    Final_Optional_i/control_ball_0/U0/vel_x[2]_i_3_n_0
    SLICE_X36Y50         LUT5 (Prop_lut5_I0_O)        0.124     5.225 r  Final_Optional_i/control_ball_0/U0/vel_x[2]_i_2/O
                         net (fo=3, routed)           0.727     5.952    Final_Optional_i/control_ball_0/U0/vel_x
    SLICE_X37Y50         LUT5 (Prop_lut5_I3_O)        0.153     6.105 r  Final_Optional_i/control_ball_0/U0/vel_x[1]_i_1/O
                         net (fo=1, routed)           0.000     6.105    Final_Optional_i/control_ball_0/U0/vel_x[1]_i_1_n_0
    SLICE_X37Y50         FDRE                                         r  Final_Optional_i/control_ball_0/U0/vel_x_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         1.563    38.731    Final_Optional_i/control_ball_0/U0/clk_25
    SLICE_X37Y50         FDRE                                         r  Final_Optional_i/control_ball_0/U0/vel_x_reg[1]/C
                         clock pessimism              0.588    39.318    
                         clock uncertainty           -0.090    39.228    
    SLICE_X37Y50         FDRE (Setup_fdre_C_D)        0.075    39.303    Final_Optional_i/control_ball_0/U0/vel_x_reg[1]
  -------------------------------------------------------------------
                         required time                         39.303    
                         arrival time                          -6.105    
  -------------------------------------------------------------------
                         slack                                 33.198    

Slack (MET) :             33.234ns  (required time - arrival time)
  Source:                 Final_Optional_i/memory_bar_0/U0/FSM_sequential_st_write_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Final_Optional_clk_wiz_0_0 rise@40.000ns - clk_out1_Final_Optional_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.115ns  (logic 0.952ns (15.569%)  route 5.163ns (84.431%))
  Logic Levels:           4  (LUT2=2 LUT3=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.290ns = ( 38.710 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         1.660    -0.699    Final_Optional_i/memory_bar_0/U0/clk_25
    SLICE_X33Y53         FDRE                                         r  Final_Optional_i/memory_bar_0/U0/FSM_sequential_st_write_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.243 f  Final_Optional_i/memory_bar_0/U0/FSM_sequential_st_write_reg[2]/Q
                         net (fo=37, routed)          2.544     2.301    Final_Optional_i/memory_bar_0/U0/st_write[2]
    SLICE_X30Y52         LUT3 (Prop_lut3_I1_O)        0.124     2.425 r  Final_Optional_i/memory_bar_0/U0/we__0/O
                         net (fo=1, routed)           0.466     2.891    Final_Optional_i/mux_control_0/U0/we_bar
    SLICE_X30Y52         LUT3 (Prop_lut3_I1_O)        0.124     3.015 r  Final_Optional_i/mux_control_0/U0/out_we0/O
                         net (fo=2, routed)           0.403     3.418    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/wea[0]
    SLICE_X31Y50         LUT2 (Prop_lut2_I1_O)        0.124     3.542 r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena/O
                         net (fo=6, routed)           1.268     4.810    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/ENA
    SLICE_X26Y38         LUT2 (Prop_lut2_I1_O)        0.124     4.934 r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_gate_5/O
                         net (fo=1, routed)           0.482     5.416    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_sig_3
    RAMB36_X1Y7          RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         1.542    38.710    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.473    39.183    
                         clock uncertainty           -0.090    39.093    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    38.650    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.650    
                         arrival time                          -5.416    
  -------------------------------------------------------------------
                         slack                                 33.234    

Slack (MET) :             33.289ns  (required time - arrival time)
  Source:                 Final_Optional_i/control_ball_0/U0/new_sw_x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/control_ball_0/U0/vel_x_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Final_Optional_clk_wiz_0_0 rise@40.000ns - clk_out1_Final_Optional_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.669ns  (logic 2.213ns (33.183%)  route 4.456ns (66.817%))
  Logic Levels:           7  (CARRY4=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 38.731 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         1.661    -0.698    Final_Optional_i/control_ball_0/U0/clk_25
    SLICE_X35Y50         FDRE                                         r  Final_Optional_i/control_ball_0/U0/new_sw_x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.242 r  Final_Optional_i/control_ball_0/U0/new_sw_x_reg[3]/Q
                         net (fo=32, routed)          1.648     1.406    Final_Optional_i/control_ball_0/U0/new_sw_x[3]
    SLICE_X39Y47         LUT4 (Prop_lut4_I1_O)        0.152     1.558 f  Final_Optional_i/control_ball_0/U0/ltOp_carry_i_13/O
                         net (fo=2, routed)           0.566     2.124    Final_Optional_i/control_ball_0/U0/plusOp8[6]
    SLICE_X39Y46         LUT6 (Prop_lut6_I1_O)        0.332     2.456 r  Final_Optional_i/control_ball_0/U0/ltOp_carry_i_2/O
                         net (fo=1, routed)           0.514     2.971    Final_Optional_i/control_ball_0/U0/ltOp_carry_i_2_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     3.375 r  Final_Optional_i/control_ball_0/U0/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.375    Final_Optional_i/control_ball_0/U0/ltOp_carry_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.629 r  Final_Optional_i/control_ball_0/U0/ltOp_carry__0/CO[0]
                         net (fo=5, routed)           0.826     4.455    Final_Optional_i/control_ball_0/U0/ltOp_carry__0_n_3
    SLICE_X36Y50         LUT6 (Prop_lut6_I0_O)        0.367     4.822 r  Final_Optional_i/control_ball_0/U0/vel_x[2]_i_3/O
                         net (fo=1, routed)           0.279     5.101    Final_Optional_i/control_ball_0/U0/vel_x[2]_i_3_n_0
    SLICE_X36Y50         LUT5 (Prop_lut5_I0_O)        0.124     5.225 r  Final_Optional_i/control_ball_0/U0/vel_x[2]_i_2/O
                         net (fo=3, routed)           0.622     5.847    Final_Optional_i/control_ball_0/U0/vel_x
    SLICE_X37Y50         LUT6 (Prop_lut6_I4_O)        0.124     5.971 r  Final_Optional_i/control_ball_0/U0/vel_x[2]_i_1/O
                         net (fo=1, routed)           0.000     5.971    Final_Optional_i/control_ball_0/U0/vel_x[2]_i_1_n_0
    SLICE_X37Y50         FDRE                                         r  Final_Optional_i/control_ball_0/U0/vel_x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         1.563    38.731    Final_Optional_i/control_ball_0/U0/clk_25
    SLICE_X37Y50         FDRE                                         r  Final_Optional_i/control_ball_0/U0/vel_x_reg[2]/C
                         clock pessimism              0.588    39.318    
                         clock uncertainty           -0.090    39.228    
    SLICE_X37Y50         FDRE (Setup_fdre_C_D)        0.032    39.260    Final_Optional_i/control_ball_0/U0/vel_x_reg[2]
  -------------------------------------------------------------------
                         required time                         39.260    
                         arrival time                          -5.971    
  -------------------------------------------------------------------
                         slack                                 33.289    

Slack (MET) :             33.301ns  (required time - arrival time)
  Source:                 Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Final_Optional_clk_wiz_0_0 rise@40.000ns - clk_out1_Final_Optional_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.921ns  (logic 0.954ns (16.112%)  route 4.967ns (83.888%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 38.706 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         1.660    -0.699    Final_Optional_i/mem_control_unit_0/U0/clk_25
    SLICE_X33Y53         FDRE                                         r  Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.243 r  Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/Q
                         net (fo=5, routed)           0.619     0.376    Final_Optional_i/mem_control_unit_0/U0/st[0]
    SLICE_X34Y53         LUT2 (Prop_lut2_I0_O)        0.150     0.526 r  Final_Optional_i/mem_control_unit_0/U0/sel[1]_INST_0/O
                         net (fo=21, routed)          0.904     1.431    Final_Optional_i/mux_control_0/U0/sel[1]
    SLICE_X29Y48         LUT4 (Prop_lut4_I2_O)        0.348     1.779 r  Final_Optional_i/mux_control_0/U0/out_addr[12]_INST_0/O
                         net (fo=12, routed)          3.444     5.222    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[12]
    RAMB36_X1Y6          RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         1.538    38.706    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.473    39.179    
                         clock uncertainty           -0.090    39.089    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    38.523    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.523    
                         arrival time                          -5.222    
  -------------------------------------------------------------------
                         slack                                 33.301    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 Final_Optional_i/control_ball_0/U0/y_t_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/memory_ball_0/U0/address_t_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Final_Optional_clk_wiz_0_0 rise@0.000ns - clk_out1_Final_Optional_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.231ns (45.163%)  route 0.280ns (54.837%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         0.560    -0.501    Final_Optional_i/control_ball_0/U0/clk_25
    SLICE_X27Y50         FDRE                                         r  Final_Optional_i/control_ball_0/U0/y_t_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  Final_Optional_i/control_ball_0/U0/y_t_reg[8]/Q
                         net (fo=1, routed)           0.199    -0.161    Final_Optional_i/memory_ball_0/U0/y_t[8]
    SLICE_X27Y49         LUT5 (Prop_lut5_I4_O)        0.045    -0.116 r  Final_Optional_i/memory_ball_0/U0/address_t[16]_i_2/O
                         net (fo=1, routed)           0.082    -0.034    Final_Optional_i/memory_ball_0/U0/address_t[16]_i_2_n_0
    SLICE_X27Y49         LUT4 (Prop_lut4_I3_O)        0.045     0.011 r  Final_Optional_i/memory_ball_0/U0/address_t[16]_i_1/O
                         net (fo=1, routed)           0.000     0.011    Final_Optional_i/memory_ball_0/U0/address_t[16]_i_1_n_0
    SLICE_X27Y49         FDRE                                         r  Final_Optional_i/memory_ball_0/U0/address_t_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         0.834    -0.729    Final_Optional_i/memory_ball_0/U0/clk_25
    SLICE_X27Y49         FDRE                                         r  Final_Optional_i/memory_ball_0/U0/address_t_reg[16]/C
                         clock pessimism              0.503    -0.226    
    SLICE_X27Y49         FDRE (Hold_fdre_C_D)         0.092    -0.134    Final_Optional_i/memory_ball_0/U0/address_t_reg[16]
  -------------------------------------------------------------------
                         required time                          0.134    
                         arrival time                           0.011    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 Final_Optional_i/VGA_SYNC_0/U0/pixel_row_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Final_Optional_clk_wiz_0_0 rise@0.000ns - clk_out1_Final_Optional_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.882%)  route 0.252ns (64.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.689ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         0.564    -0.497    Final_Optional_i/VGA_SYNC_0/U0/clock_25Mhz
    SLICE_X26Y42         FDRE                                         r  Final_Optional_i/VGA_SYNC_0/U0/pixel_row_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  Final_Optional_i/VGA_SYNC_0/U0/pixel_row_reg[2]/Q
                         net (fo=12, routed)          0.252    -0.104    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X1Y8          RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         0.874    -0.689    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.250    -0.438    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.255    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 Final_Optional_i/control_ball_0/U0/old_sw_y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/control_ball_0/U0/y_t_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Final_Optional_clk_wiz_0_0 rise@0.000ns - clk_out1_Final_Optional_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.212%)  route 0.087ns (31.788%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         0.560    -0.501    Final_Optional_i/control_ball_0/U0/clk_25
    SLICE_X26Y50         FDRE                                         r  Final_Optional_i/control_ball_0/U0/old_sw_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  Final_Optional_i/control_ball_0/U0/old_sw_y_reg[3]/Q
                         net (fo=1, routed)           0.087    -0.273    Final_Optional_i/control_ball_0/U0/old_sw_y[3]
    SLICE_X27Y50         LUT3 (Prop_lut3_I0_O)        0.045    -0.228 r  Final_Optional_i/control_ball_0/U0/y_t[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.228    Final_Optional_i/control_ball_0/U0/y_t[3]_i_1_n_0
    SLICE_X27Y50         FDRE                                         r  Final_Optional_i/control_ball_0/U0/y_t_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         0.829    -0.734    Final_Optional_i/control_ball_0/U0/clk_25
    SLICE_X27Y50         FDRE                                         r  Final_Optional_i/control_ball_0/U0/y_t_reg[3]/C
                         clock pessimism              0.246    -0.488    
    SLICE_X27Y50         FDRE (Hold_fdre_C_D)         0.092    -0.396    Final_Optional_i/control_ball_0/U0/y_t_reg[3]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 Final_Optional_i/VGA_SYNC_0/U0/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/VGA_SYNC_0/U0/pixel_row_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Final_Optional_clk_wiz_0_0 rise@0.000ns - clk_out1_Final_Optional_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.394%)  route 0.092ns (39.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         0.564    -0.497    Final_Optional_i/VGA_SYNC_0/U0/clock_25Mhz
    SLICE_X27Y42         FDRE                                         r  Final_Optional_i/VGA_SYNC_0/U0/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  Final_Optional_i/VGA_SYNC_0/U0/v_count_reg[4]/Q
                         net (fo=6, routed)           0.092    -0.263    Final_Optional_i/VGA_SYNC_0/U0/v_count_reg__0[4]
    SLICE_X26Y42         FDRE                                         r  Final_Optional_i/VGA_SYNC_0/U0/pixel_row_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         0.832    -0.731    Final_Optional_i/VGA_SYNC_0/U0/clock_25Mhz
    SLICE_X26Y42         FDRE                                         r  Final_Optional_i/VGA_SYNC_0/U0/pixel_row_reg[4]/C
                         clock pessimism              0.247    -0.484    
    SLICE_X26Y42         FDRE (Hold_fdre_C_D)         0.047    -0.437    Final_Optional_i/VGA_SYNC_0/U0/pixel_row_reg[4]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 Final_Optional_i/control_bar_0/U0/old_sw_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/control_bar_0/U0/x_t_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Final_Optional_clk_wiz_0_0 rise@0.000ns - clk_out1_Final_Optional_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.187%)  route 0.095ns (33.813%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.699ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         0.595    -0.466    Final_Optional_i/control_bar_0/U0/clk_25
    SLICE_X41Y47         FDRE                                         r  Final_Optional_i/control_bar_0/U0/old_sw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.325 r  Final_Optional_i/control_bar_0/U0/old_sw_reg[9]/Q
                         net (fo=1, routed)           0.095    -0.230    Final_Optional_i/control_bar_0/U0/old_sw[9]
    SLICE_X40Y47         LUT5 (Prop_lut5_I0_O)        0.045    -0.185 r  Final_Optional_i/control_bar_0/U0/x_t[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.185    Final_Optional_i/control_bar_0/U0/p_1_in[8]
    SLICE_X40Y47         FDRE                                         r  Final_Optional_i/control_bar_0/U0/x_t_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         0.864    -0.699    Final_Optional_i/control_bar_0/U0/clk_25
    SLICE_X40Y47         FDRE                                         r  Final_Optional_i/control_bar_0/U0/x_t_reg[9]/C
                         clock pessimism              0.246    -0.453    
    SLICE_X40Y47         FDRE (Hold_fdre_C_D)         0.092    -0.361    Final_Optional_i/control_bar_0/U0/x_t_reg[9]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 Final_Optional_i/control_bar_0/U0/old_sw_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/control_bar_0/U0/x_t_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Final_Optional_clk_wiz_0_0 rise@0.000ns - clk_out1_Final_Optional_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.699ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         0.595    -0.466    Final_Optional_i/control_bar_0/U0/clk_25
    SLICE_X41Y47         FDRE                                         r  Final_Optional_i/control_bar_0/U0/old_sw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.325 r  Final_Optional_i/control_bar_0/U0/old_sw_reg[2]/Q
                         net (fo=1, routed)           0.097    -0.228    Final_Optional_i/control_bar_0/U0/old_sw[2]
    SLICE_X40Y47         LUT5 (Prop_lut5_I0_O)        0.045    -0.183 r  Final_Optional_i/control_bar_0/U0/x_t[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.183    Final_Optional_i/control_bar_0/U0/p_1_in[1]
    SLICE_X40Y47         FDRE                                         r  Final_Optional_i/control_bar_0/U0/x_t_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         0.864    -0.699    Final_Optional_i/control_bar_0/U0/clk_25
    SLICE_X40Y47         FDRE                                         r  Final_Optional_i/control_bar_0/U0/x_t_reg[2]/C
                         clock pessimism              0.246    -0.453    
    SLICE_X40Y47         FDRE (Hold_fdre_C_D)         0.091    -0.362    Final_Optional_i/control_bar_0/U0/x_t_reg[2]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 Final_Optional_i/VGA_SYNC_0/U0/v_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/VGA_SYNC_0/U0/pixel_row_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Final_Optional_clk_wiz_0_0 rise@0.000ns - clk_out1_Final_Optional_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.485%)  route 0.128ns (47.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         0.564    -0.497    Final_Optional_i/VGA_SYNC_0/U0/clock_25Mhz
    SLICE_X27Y42         FDRE                                         r  Final_Optional_i/VGA_SYNC_0/U0/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  Final_Optional_i/VGA_SYNC_0/U0/v_count_reg[7]/Q
                         net (fo=7, routed)           0.128    -0.228    Final_Optional_i/VGA_SYNC_0/U0/v_count_reg__0[7]
    SLICE_X26Y42         FDRE                                         r  Final_Optional_i/VGA_SYNC_0/U0/pixel_row_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         0.832    -0.731    Final_Optional_i/VGA_SYNC_0/U0/clock_25Mhz
    SLICE_X26Y42         FDRE                                         r  Final_Optional_i/VGA_SYNC_0/U0/pixel_row_reg[7]/C
                         clock pessimism              0.247    -0.484    
    SLICE_X26Y42         FDRE (Hold_fdre_C_D)         0.076    -0.408    Final_Optional_i/VGA_SYNC_0/U0/pixel_row_reg[7]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 Final_Optional_i/memory_bar_0/U0/j_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/memory_bar_0/U0/j_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Final_Optional_clk_wiz_0_0 rise@0.000ns - clk_out1_Final_Optional_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.606%)  route 0.102ns (35.394%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         0.586    -0.475    Final_Optional_i/memory_bar_0/U0/clk_25
    SLICE_X37Y55         FDRE                                         r  Final_Optional_i/memory_bar_0/U0/j_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  Final_Optional_i/memory_bar_0/U0/j_reg[2]/Q
                         net (fo=5, routed)           0.102    -0.232    Final_Optional_i/memory_bar_0/U0/j[2]
    SLICE_X36Y55         LUT6 (Prop_lut6_I5_O)        0.045    -0.187 r  Final_Optional_i/memory_bar_0/U0/j[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.187    Final_Optional_i/memory_bar_0/U0/j[4]_i_1_n_1
    SLICE_X36Y55         FDRE                                         r  Final_Optional_i/memory_bar_0/U0/j_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         0.856    -0.707    Final_Optional_i/memory_bar_0/U0/clk_25
    SLICE_X36Y55         FDRE                                         r  Final_Optional_i/memory_bar_0/U0/j_reg[4]/C
                         clock pessimism              0.245    -0.462    
    SLICE_X36Y55         FDRE (Hold_fdre_C_D)         0.092    -0.370    Final_Optional_i/memory_bar_0/U0/j_reg[4]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 Final_Optional_i/control_bar_0/U0/old_sw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/control_bar_0/U0/x_t_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Final_Optional_clk_wiz_0_0 rise@0.000ns - clk_out1_Final_Optional_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         0.592    -0.469    Final_Optional_i/control_bar_0/U0/clk_25
    SLICE_X38Y46         FDRE                                         r  Final_Optional_i/control_bar_0/U0/old_sw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.305 r  Final_Optional_i/control_bar_0/U0/old_sw_reg[3]/Q
                         net (fo=1, routed)           0.082    -0.223    Final_Optional_i/control_bar_0/U0/old_sw[3]
    SLICE_X39Y46         LUT5 (Prop_lut5_I0_O)        0.045    -0.178 r  Final_Optional_i/control_bar_0/U0/x_t[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.178    Final_Optional_i/control_bar_0/U0/p_1_in[2]
    SLICE_X39Y46         FDRE                                         r  Final_Optional_i/control_bar_0/U0/x_t_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         0.861    -0.702    Final_Optional_i/control_bar_0/U0/clk_25
    SLICE_X39Y46         FDRE                                         r  Final_Optional_i/control_bar_0/U0/x_t_reg[3]/C
                         clock pessimism              0.246    -0.456    
    SLICE_X39Y46         FDRE (Hold_fdre_C_D)         0.091    -0.365    Final_Optional_i/control_bar_0/U0/x_t_reg[3]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 Final_Optional_i/control_ball_0/U0/old_sw_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/control_ball_0/U0/y_t_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Final_Optional_clk_wiz_0_0 rise@0.000ns - clk_out1_Final_Optional_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         0.560    -0.501    Final_Optional_i/control_ball_0/U0/clk_25
    SLICE_X28Y50         FDRE                                         r  Final_Optional_i/control_ball_0/U0/old_sw_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.337 r  Final_Optional_i/control_ball_0/U0/old_sw_y_reg[4]/Q
                         net (fo=1, routed)           0.082    -0.255    Final_Optional_i/control_ball_0/U0/old_sw_y[4]
    SLICE_X29Y50         LUT3 (Prop_lut3_I0_O)        0.045    -0.210 r  Final_Optional_i/control_ball_0/U0/y_t[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    Final_Optional_i/control_ball_0/U0/y_t[4]_i_1_n_0
    SLICE_X29Y50         FDRE                                         r  Final_Optional_i/control_ball_0/U0/y_t_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         0.829    -0.734    Final_Optional_i/control_ball_0/U0/clk_25
    SLICE_X29Y50         FDRE                                         r  Final_Optional_i/control_ball_0/U0/y_t_reg[4]/C
                         clock pessimism              0.246    -0.488    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.091    -0.397    Final_Optional_i/control_ball_0/U0/y_t_reg[4]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.187    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_Final_Optional_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y11     Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y11     Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y10     Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y10     Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y11     Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y11     Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y8      Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y8      Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y9      Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y9      Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y1  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y45     Final_Optional_i/VGA_SYNC_0/U0/blue_out_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y45     Final_Optional_i/VGA_SYNC_0/U0/green_out_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y50     Final_Optional_i/control_ball_0/U0/FSM_onehot_st_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y51     Final_Optional_i/control_ball_0/U0/FSM_onehot_st_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y51     Final_Optional_i/control_ball_0/U0/FSM_onehot_st_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y51     Final_Optional_i/control_ball_0/U0/FSM_onehot_st_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y51     Final_Optional_i/control_ball_0/U0/FSM_onehot_st_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y51     Final_Optional_i/control_ball_0/U0/FSM_onehot_st_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y51     Final_Optional_i/control_ball_0/U0/FSM_onehot_st_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y51     Final_Optional_i/control_ball_0/U0/FSM_onehot_st_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y45     Final_Optional_i/VGA_SYNC_0/U0/blue_out_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y45     Final_Optional_i/VGA_SYNC_0/U0/green_out_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X30Y41     Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_25_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X32Y42     Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_32_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X24Y45     Final_Optional_i/VGA_SYNC_0/U0/h_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X24Y45     Final_Optional_i/VGA_SYNC_0/U0/h_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X24Y45     Final_Optional_i/VGA_SYNC_0/U0/h_count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X24Y45     Final_Optional_i/VGA_SYNC_0/U0/h_count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X24Y42     Final_Optional_i/VGA_SYNC_0/U0/h_count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X24Y42     Final_Optional_i/VGA_SYNC_0/U0/h_count_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_Final_Optional_clk_wiz_0_0
  To Clock:  clkfbout_Final_Optional_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_Final_Optional_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   Final_Optional_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Final_Optional_clk_wiz_0_0_1
  To Clock:  clk_out1_Final_Optional_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       32.543ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.543ns  (required time - arrival time)
  Source:                 Final_Optional_i/memory_bar_0/U0/FSM_sequential_st_write_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Final_Optional_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Final_Optional_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.804ns  (logic 0.952ns (13.991%)  route 5.852ns (86.009%))
  Logic Levels:           4  (LUT2=2 LUT3=2)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 38.706 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         1.660    -0.699    Final_Optional_i/memory_bar_0/U0/clk_25
    SLICE_X33Y53         FDRE                                         r  Final_Optional_i/memory_bar_0/U0/FSM_sequential_st_write_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.243 f  Final_Optional_i/memory_bar_0/U0/FSM_sequential_st_write_reg[2]/Q
                         net (fo=37, routed)          2.544     2.301    Final_Optional_i/memory_bar_0/U0/st_write[2]
    SLICE_X30Y52         LUT3 (Prop_lut3_I1_O)        0.124     2.425 r  Final_Optional_i/memory_bar_0/U0/we__0/O
                         net (fo=1, routed)           0.466     2.891    Final_Optional_i/mux_control_0/U0/we_bar
    SLICE_X30Y52         LUT3 (Prop_lut3_I1_O)        0.124     3.015 r  Final_Optional_i/mux_control_0/U0/out_we0/O
                         net (fo=2, routed)           0.403     3.418    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/wea[0]
    SLICE_X31Y50         LUT2 (Prop_lut2_I1_O)        0.124     3.542 r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena/O
                         net (fo=6, routed)           1.554     5.096    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/ENA
    SLICE_X26Y38         LUT2 (Prop_lut2_I1_O)        0.124     5.220 r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_17/O
                         net (fo=1, routed)           0.886     6.106    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_9
    RAMB36_X1Y6          RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         1.538    38.706    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.473    39.179    
                         clock uncertainty           -0.088    39.091    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    38.648    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.648    
                         arrival time                          -6.106    
  -------------------------------------------------------------------
                         slack                                 32.543    

Slack (MET) :             32.891ns  (required time - arrival time)
  Source:                 Final_Optional_i/control_bar_0/U0/x_t_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/control_ball_0/U0/dir_x_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Final_Optional_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Final_Optional_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.855ns  (logic 2.972ns (43.357%)  route 3.883ns (56.643%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 38.731 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         1.758    -0.601    Final_Optional_i/control_bar_0/U0/clk_25
    SLICE_X40Y47         FDRE                                         r  Final_Optional_i/control_bar_0/U0/x_t_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.145 r  Final_Optional_i/control_bar_0/U0/x_t_reg[2]/Q
                         net (fo=17, routed)          1.409     1.265    Final_Optional_i/control_ball_0/U0/bar_pos_x[2]
    SLICE_X32Y49         LUT2 (Prop_lut2_I1_O)        0.124     1.389 r  Final_Optional_i/control_ball_0/U0/i__carry_i_17/O
                         net (fo=1, routed)           0.000     1.389    Final_Optional_i/control_ball_0/U0/i__carry_i_17_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     2.032 r  Final_Optional_i/control_ball_0/U0/i__carry_i_10/O[3]
                         net (fo=2, routed)           0.884     2.916    Final_Optional_i/control_ball_0/U0/plusOp27[4]
    SLICE_X33Y50         LUT4 (Prop_lut4_I2_O)        0.307     3.223 r  Final_Optional_i/control_ball_0/U0/i__carry_i_7__4/O
                         net (fo=1, routed)           0.000     3.223    Final_Optional_i/control_ball_0/U0/i__carry_i_7__4_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.773 r  Final_Optional_i/control_ball_0/U0/leqOp_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.773    Final_Optional_i/control_ball_0/U0/leqOp_inferred__2/i__carry_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.044 r  Final_Optional_i/control_ball_0/U0/leqOp_inferred__2/i__carry__0/CO[0]
                         net (fo=1, routed)           0.470     4.514    Final_Optional_i/control_ball_0/U0/leqOp29_in
    SLICE_X34Y53         LUT4 (Prop_lut4_I3_O)        0.373     4.887 r  Final_Optional_i/control_ball_0/U0/dir_x_i_5/O
                         net (fo=2, routed)           0.816     5.703    Final_Optional_i/control_ball_0/U0/dir_x132_out
    SLICE_X36Y51         LUT5 (Prop_lut5_I3_O)        0.124     5.827 r  Final_Optional_i/control_ball_0/U0/dir_x_i_4/O
                         net (fo=1, routed)           0.303     6.130    Final_Optional_i/control_ball_0/U0/dir_x_i_4_n_0
    SLICE_X36Y52         LUT6 (Prop_lut6_I2_O)        0.124     6.254 r  Final_Optional_i/control_ball_0/U0/dir_x_i_1/O
                         net (fo=1, routed)           0.000     6.254    Final_Optional_i/control_ball_0/U0/dir_x_i_1_n_0
    SLICE_X36Y52         FDRE                                         r  Final_Optional_i/control_ball_0/U0/dir_x_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         1.563    38.731    Final_Optional_i/control_ball_0/U0/clk_25
    SLICE_X36Y52         FDRE                                         r  Final_Optional_i/control_ball_0/U0/dir_x_reg/C
                         clock pessimism              0.473    39.204    
                         clock uncertainty           -0.088    39.116    
    SLICE_X36Y52         FDRE (Setup_fdre_C_D)        0.029    39.145    Final_Optional_i/control_ball_0/U0/dir_x_reg
  -------------------------------------------------------------------
                         required time                         39.145    
                         arrival time                          -6.254    
  -------------------------------------------------------------------
                         slack                                 32.891    

Slack (MET) :             32.995ns  (required time - arrival time)
  Source:                 Final_Optional_i/memory_bar_0/U0/FSM_sequential_st_write_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Final_Optional_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Final_Optional_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.353ns  (logic 1.153ns (18.150%)  route 5.200ns (81.850%))
  Logic Levels:           4  (LUT2=2 LUT3=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 38.707 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         1.660    -0.699    Final_Optional_i/memory_bar_0/U0/clk_25
    SLICE_X33Y53         FDRE                                         r  Final_Optional_i/memory_bar_0/U0/FSM_sequential_st_write_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.243 f  Final_Optional_i/memory_bar_0/U0/FSM_sequential_st_write_reg[2]/Q
                         net (fo=37, routed)          2.544     2.301    Final_Optional_i/memory_bar_0/U0/st_write[2]
    SLICE_X30Y52         LUT3 (Prop_lut3_I1_O)        0.124     2.425 r  Final_Optional_i/memory_bar_0/U0/we__0/O
                         net (fo=1, routed)           0.466     2.891    Final_Optional_i/mux_control_0/U0/we_bar
    SLICE_X30Y52         LUT3 (Prop_lut3_I1_O)        0.124     3.015 r  Final_Optional_i/mux_control_0/U0/out_we0/O
                         net (fo=2, routed)           0.403     3.418    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/wea[0]
    SLICE_X31Y50         LUT2 (Prop_lut2_I1_O)        0.117     3.535 r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena_inferred__0/i_/O
                         net (fo=6, routed)           0.909     4.444    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/ENA
    SLICE_X35Y38         LUT2 (Prop_lut2_I1_O)        0.332     4.776 r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_21/O
                         net (fo=1, routed)           0.878     5.654    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_11
    RAMB36_X2Y6          RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         1.539    38.707    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.473    39.180    
                         clock uncertainty           -0.088    39.092    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    38.649    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.649    
                         arrival time                          -5.654    
  -------------------------------------------------------------------
                         slack                                 32.995    

Slack (MET) :             33.070ns  (required time - arrival time)
  Source:                 Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Final_Optional_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Final_Optional_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.154ns  (logic 0.954ns (15.501%)  route 5.200ns (84.499%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 38.706 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         1.660    -0.699    Final_Optional_i/mem_control_unit_0/U0/clk_25
    SLICE_X33Y53         FDRE                                         r  Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.243 r  Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/Q
                         net (fo=5, routed)           0.619     0.376    Final_Optional_i/mem_control_unit_0/U0/st[0]
    SLICE_X34Y53         LUT2 (Prop_lut2_I0_O)        0.150     0.526 r  Final_Optional_i/mem_control_unit_0/U0/sel[1]_INST_0/O
                         net (fo=21, routed)          1.270     1.796    Final_Optional_i/mux_control_0/U0/sel[1]
    SLICE_X31Y47         LUT4 (Prop_lut4_I2_O)        0.348     2.144 r  Final_Optional_i/mux_control_0/U0/out_addr[7]_INST_0/O
                         net (fo=12, routed)          3.311     5.456    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X1Y6          RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         1.538    38.706    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.473    39.179    
                         clock uncertainty           -0.088    39.091    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    38.525    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.525    
                         arrival time                          -5.456    
  -------------------------------------------------------------------
                         slack                                 33.070    

Slack (MET) :             33.145ns  (required time - arrival time)
  Source:                 Final_Optional_i/memory_bar_0/U0/FSM_sequential_st_write_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Final_Optional_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Final_Optional_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.209ns  (logic 1.153ns (18.569%)  route 5.056ns (81.431%))
  Logic Levels:           4  (LUT2=2 LUT3=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 38.713 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         1.660    -0.699    Final_Optional_i/memory_bar_0/U0/clk_25
    SLICE_X33Y53         FDRE                                         r  Final_Optional_i/memory_bar_0/U0/FSM_sequential_st_write_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.243 f  Final_Optional_i/memory_bar_0/U0/FSM_sequential_st_write_reg[2]/Q
                         net (fo=37, routed)          2.544     2.301    Final_Optional_i/memory_bar_0/U0/st_write[2]
    SLICE_X30Y52         LUT3 (Prop_lut3_I1_O)        0.124     2.425 r  Final_Optional_i/memory_bar_0/U0/we__0/O
                         net (fo=1, routed)           0.466     2.891    Final_Optional_i/mux_control_0/U0/we_bar
    SLICE_X30Y52         LUT3 (Prop_lut3_I1_O)        0.124     3.015 r  Final_Optional_i/mux_control_0/U0/out_we0/O
                         net (fo=2, routed)           0.403     3.418    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/wea[0]
    SLICE_X31Y50         LUT2 (Prop_lut2_I1_O)        0.117     3.535 r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena_inferred__0/i_/O
                         net (fo=6, routed)           1.288     4.823    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/ENA
    SLICE_X26Y41         LUT2 (Prop_lut2_I1_O)        0.332     5.155 r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_23/O
                         net (fo=1, routed)           0.355     5.511    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_12
    RAMB36_X1Y8          RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         1.545    38.713    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.473    39.186    
                         clock uncertainty           -0.088    39.098    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    38.655    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.655    
                         arrival time                          -5.511    
  -------------------------------------------------------------------
                         slack                                 33.145    

Slack (MET) :             33.185ns  (required time - arrival time)
  Source:                 Final_Optional_i/control_ball_0/U0/new_sw_x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/control_ball_0/U0/vel_x_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Final_Optional_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Final_Optional_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.774ns  (logic 2.213ns (32.670%)  route 4.561ns (67.330%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 38.731 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         1.661    -0.698    Final_Optional_i/control_ball_0/U0/clk_25
    SLICE_X35Y50         FDRE                                         r  Final_Optional_i/control_ball_0/U0/new_sw_x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.242 r  Final_Optional_i/control_ball_0/U0/new_sw_x_reg[3]/Q
                         net (fo=32, routed)          1.648     1.406    Final_Optional_i/control_ball_0/U0/new_sw_x[3]
    SLICE_X39Y47         LUT4 (Prop_lut4_I1_O)        0.152     1.558 f  Final_Optional_i/control_ball_0/U0/ltOp_carry_i_13/O
                         net (fo=2, routed)           0.566     2.124    Final_Optional_i/control_ball_0/U0/plusOp8[6]
    SLICE_X39Y46         LUT6 (Prop_lut6_I1_O)        0.332     2.456 r  Final_Optional_i/control_ball_0/U0/ltOp_carry_i_2/O
                         net (fo=1, routed)           0.514     2.971    Final_Optional_i/control_ball_0/U0/ltOp_carry_i_2_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     3.375 r  Final_Optional_i/control_ball_0/U0/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.375    Final_Optional_i/control_ball_0/U0/ltOp_carry_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.629 r  Final_Optional_i/control_ball_0/U0/ltOp_carry__0/CO[0]
                         net (fo=5, routed)           0.826     4.455    Final_Optional_i/control_ball_0/U0/ltOp_carry__0_n_3
    SLICE_X36Y50         LUT6 (Prop_lut6_I0_O)        0.367     4.822 r  Final_Optional_i/control_ball_0/U0/vel_x[2]_i_3/O
                         net (fo=1, routed)           0.279     5.101    Final_Optional_i/control_ball_0/U0/vel_x[2]_i_3_n_0
    SLICE_X36Y50         LUT5 (Prop_lut5_I0_O)        0.124     5.225 r  Final_Optional_i/control_ball_0/U0/vel_x[2]_i_2/O
                         net (fo=3, routed)           0.727     5.952    Final_Optional_i/control_ball_0/U0/vel_x
    SLICE_X37Y50         LUT2 (Prop_lut2_I0_O)        0.124     6.076 r  Final_Optional_i/control_ball_0/U0/vel_x[0]_i_1/O
                         net (fo=1, routed)           0.000     6.076    Final_Optional_i/control_ball_0/U0/vel_x[0]_i_1_n_0
    SLICE_X37Y50         FDRE                                         r  Final_Optional_i/control_ball_0/U0/vel_x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         1.563    38.731    Final_Optional_i/control_ball_0/U0/clk_25
    SLICE_X37Y50         FDRE                                         r  Final_Optional_i/control_ball_0/U0/vel_x_reg[0]/C
                         clock pessimism              0.588    39.318    
                         clock uncertainty           -0.088    39.230    
    SLICE_X37Y50         FDRE (Setup_fdre_C_D)        0.031    39.261    Final_Optional_i/control_ball_0/U0/vel_x_reg[0]
  -------------------------------------------------------------------
                         required time                         39.261    
                         arrival time                          -6.076    
  -------------------------------------------------------------------
                         slack                                 33.185    

Slack (MET) :             33.200ns  (required time - arrival time)
  Source:                 Final_Optional_i/control_ball_0/U0/new_sw_x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/control_ball_0/U0/vel_x_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Final_Optional_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Final_Optional_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.803ns  (logic 2.242ns (32.957%)  route 4.561ns (67.043%))
  Logic Levels:           7  (CARRY4=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 38.731 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         1.661    -0.698    Final_Optional_i/control_ball_0/U0/clk_25
    SLICE_X35Y50         FDRE                                         r  Final_Optional_i/control_ball_0/U0/new_sw_x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.242 r  Final_Optional_i/control_ball_0/U0/new_sw_x_reg[3]/Q
                         net (fo=32, routed)          1.648     1.406    Final_Optional_i/control_ball_0/U0/new_sw_x[3]
    SLICE_X39Y47         LUT4 (Prop_lut4_I1_O)        0.152     1.558 f  Final_Optional_i/control_ball_0/U0/ltOp_carry_i_13/O
                         net (fo=2, routed)           0.566     2.124    Final_Optional_i/control_ball_0/U0/plusOp8[6]
    SLICE_X39Y46         LUT6 (Prop_lut6_I1_O)        0.332     2.456 r  Final_Optional_i/control_ball_0/U0/ltOp_carry_i_2/O
                         net (fo=1, routed)           0.514     2.971    Final_Optional_i/control_ball_0/U0/ltOp_carry_i_2_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     3.375 r  Final_Optional_i/control_ball_0/U0/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.375    Final_Optional_i/control_ball_0/U0/ltOp_carry_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.629 r  Final_Optional_i/control_ball_0/U0/ltOp_carry__0/CO[0]
                         net (fo=5, routed)           0.826     4.455    Final_Optional_i/control_ball_0/U0/ltOp_carry__0_n_3
    SLICE_X36Y50         LUT6 (Prop_lut6_I0_O)        0.367     4.822 r  Final_Optional_i/control_ball_0/U0/vel_x[2]_i_3/O
                         net (fo=1, routed)           0.279     5.101    Final_Optional_i/control_ball_0/U0/vel_x[2]_i_3_n_0
    SLICE_X36Y50         LUT5 (Prop_lut5_I0_O)        0.124     5.225 r  Final_Optional_i/control_ball_0/U0/vel_x[2]_i_2/O
                         net (fo=3, routed)           0.727     5.952    Final_Optional_i/control_ball_0/U0/vel_x
    SLICE_X37Y50         LUT5 (Prop_lut5_I3_O)        0.153     6.105 r  Final_Optional_i/control_ball_0/U0/vel_x[1]_i_1/O
                         net (fo=1, routed)           0.000     6.105    Final_Optional_i/control_ball_0/U0/vel_x[1]_i_1_n_0
    SLICE_X37Y50         FDRE                                         r  Final_Optional_i/control_ball_0/U0/vel_x_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         1.563    38.731    Final_Optional_i/control_ball_0/U0/clk_25
    SLICE_X37Y50         FDRE                                         r  Final_Optional_i/control_ball_0/U0/vel_x_reg[1]/C
                         clock pessimism              0.588    39.318    
                         clock uncertainty           -0.088    39.230    
    SLICE_X37Y50         FDRE (Setup_fdre_C_D)        0.075    39.305    Final_Optional_i/control_ball_0/U0/vel_x_reg[1]
  -------------------------------------------------------------------
                         required time                         39.305    
                         arrival time                          -6.105    
  -------------------------------------------------------------------
                         slack                                 33.200    

Slack (MET) :             33.236ns  (required time - arrival time)
  Source:                 Final_Optional_i/memory_bar_0/U0/FSM_sequential_st_write_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Final_Optional_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Final_Optional_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.115ns  (logic 0.952ns (15.569%)  route 5.163ns (84.431%))
  Logic Levels:           4  (LUT2=2 LUT3=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.290ns = ( 38.710 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         1.660    -0.699    Final_Optional_i/memory_bar_0/U0/clk_25
    SLICE_X33Y53         FDRE                                         r  Final_Optional_i/memory_bar_0/U0/FSM_sequential_st_write_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.243 f  Final_Optional_i/memory_bar_0/U0/FSM_sequential_st_write_reg[2]/Q
                         net (fo=37, routed)          2.544     2.301    Final_Optional_i/memory_bar_0/U0/st_write[2]
    SLICE_X30Y52         LUT3 (Prop_lut3_I1_O)        0.124     2.425 r  Final_Optional_i/memory_bar_0/U0/we__0/O
                         net (fo=1, routed)           0.466     2.891    Final_Optional_i/mux_control_0/U0/we_bar
    SLICE_X30Y52         LUT3 (Prop_lut3_I1_O)        0.124     3.015 r  Final_Optional_i/mux_control_0/U0/out_we0/O
                         net (fo=2, routed)           0.403     3.418    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/wea[0]
    SLICE_X31Y50         LUT2 (Prop_lut2_I1_O)        0.124     3.542 r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena/O
                         net (fo=6, routed)           1.268     4.810    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/ENA
    SLICE_X26Y38         LUT2 (Prop_lut2_I1_O)        0.124     4.934 r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_gate_5/O
                         net (fo=1, routed)           0.482     5.416    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_sig_3
    RAMB36_X1Y7          RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         1.542    38.710    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.473    39.183    
                         clock uncertainty           -0.088    39.095    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    38.652    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.652    
                         arrival time                          -5.416    
  -------------------------------------------------------------------
                         slack                                 33.236    

Slack (MET) :             33.291ns  (required time - arrival time)
  Source:                 Final_Optional_i/control_ball_0/U0/new_sw_x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/control_ball_0/U0/vel_x_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Final_Optional_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Final_Optional_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.669ns  (logic 2.213ns (33.183%)  route 4.456ns (66.817%))
  Logic Levels:           7  (CARRY4=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 38.731 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         1.661    -0.698    Final_Optional_i/control_ball_0/U0/clk_25
    SLICE_X35Y50         FDRE                                         r  Final_Optional_i/control_ball_0/U0/new_sw_x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.242 r  Final_Optional_i/control_ball_0/U0/new_sw_x_reg[3]/Q
                         net (fo=32, routed)          1.648     1.406    Final_Optional_i/control_ball_0/U0/new_sw_x[3]
    SLICE_X39Y47         LUT4 (Prop_lut4_I1_O)        0.152     1.558 f  Final_Optional_i/control_ball_0/U0/ltOp_carry_i_13/O
                         net (fo=2, routed)           0.566     2.124    Final_Optional_i/control_ball_0/U0/plusOp8[6]
    SLICE_X39Y46         LUT6 (Prop_lut6_I1_O)        0.332     2.456 r  Final_Optional_i/control_ball_0/U0/ltOp_carry_i_2/O
                         net (fo=1, routed)           0.514     2.971    Final_Optional_i/control_ball_0/U0/ltOp_carry_i_2_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     3.375 r  Final_Optional_i/control_ball_0/U0/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.375    Final_Optional_i/control_ball_0/U0/ltOp_carry_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.629 r  Final_Optional_i/control_ball_0/U0/ltOp_carry__0/CO[0]
                         net (fo=5, routed)           0.826     4.455    Final_Optional_i/control_ball_0/U0/ltOp_carry__0_n_3
    SLICE_X36Y50         LUT6 (Prop_lut6_I0_O)        0.367     4.822 r  Final_Optional_i/control_ball_0/U0/vel_x[2]_i_3/O
                         net (fo=1, routed)           0.279     5.101    Final_Optional_i/control_ball_0/U0/vel_x[2]_i_3_n_0
    SLICE_X36Y50         LUT5 (Prop_lut5_I0_O)        0.124     5.225 r  Final_Optional_i/control_ball_0/U0/vel_x[2]_i_2/O
                         net (fo=3, routed)           0.622     5.847    Final_Optional_i/control_ball_0/U0/vel_x
    SLICE_X37Y50         LUT6 (Prop_lut6_I4_O)        0.124     5.971 r  Final_Optional_i/control_ball_0/U0/vel_x[2]_i_1/O
                         net (fo=1, routed)           0.000     5.971    Final_Optional_i/control_ball_0/U0/vel_x[2]_i_1_n_0
    SLICE_X37Y50         FDRE                                         r  Final_Optional_i/control_ball_0/U0/vel_x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         1.563    38.731    Final_Optional_i/control_ball_0/U0/clk_25
    SLICE_X37Y50         FDRE                                         r  Final_Optional_i/control_ball_0/U0/vel_x_reg[2]/C
                         clock pessimism              0.588    39.318    
                         clock uncertainty           -0.088    39.230    
    SLICE_X37Y50         FDRE (Setup_fdre_C_D)        0.032    39.262    Final_Optional_i/control_ball_0/U0/vel_x_reg[2]
  -------------------------------------------------------------------
                         required time                         39.262    
                         arrival time                          -5.971    
  -------------------------------------------------------------------
                         slack                                 33.291    

Slack (MET) :             33.303ns  (required time - arrival time)
  Source:                 Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Final_Optional_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Final_Optional_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.921ns  (logic 0.954ns (16.112%)  route 4.967ns (83.888%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 38.706 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         1.660    -0.699    Final_Optional_i/mem_control_unit_0/U0/clk_25
    SLICE_X33Y53         FDRE                                         r  Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.243 r  Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/Q
                         net (fo=5, routed)           0.619     0.376    Final_Optional_i/mem_control_unit_0/U0/st[0]
    SLICE_X34Y53         LUT2 (Prop_lut2_I0_O)        0.150     0.526 r  Final_Optional_i/mem_control_unit_0/U0/sel[1]_INST_0/O
                         net (fo=21, routed)          0.904     1.431    Final_Optional_i/mux_control_0/U0/sel[1]
    SLICE_X29Y48         LUT4 (Prop_lut4_I2_O)        0.348     1.779 r  Final_Optional_i/mux_control_0/U0/out_addr[12]_INST_0/O
                         net (fo=12, routed)          3.444     5.222    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[12]
    RAMB36_X1Y6          RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         1.538    38.706    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.473    39.179    
                         clock uncertainty           -0.088    39.091    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    38.525    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.525    
                         arrival time                          -5.222    
  -------------------------------------------------------------------
                         slack                                 33.303    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 Final_Optional_i/control_ball_0/U0/y_t_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/memory_ball_0/U0/address_t_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Final_Optional_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Final_Optional_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.231ns (45.163%)  route 0.280ns (54.837%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         0.560    -0.501    Final_Optional_i/control_ball_0/U0/clk_25
    SLICE_X27Y50         FDRE                                         r  Final_Optional_i/control_ball_0/U0/y_t_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  Final_Optional_i/control_ball_0/U0/y_t_reg[8]/Q
                         net (fo=1, routed)           0.199    -0.161    Final_Optional_i/memory_ball_0/U0/y_t[8]
    SLICE_X27Y49         LUT5 (Prop_lut5_I4_O)        0.045    -0.116 r  Final_Optional_i/memory_ball_0/U0/address_t[16]_i_2/O
                         net (fo=1, routed)           0.082    -0.034    Final_Optional_i/memory_ball_0/U0/address_t[16]_i_2_n_0
    SLICE_X27Y49         LUT4 (Prop_lut4_I3_O)        0.045     0.011 r  Final_Optional_i/memory_ball_0/U0/address_t[16]_i_1/O
                         net (fo=1, routed)           0.000     0.011    Final_Optional_i/memory_ball_0/U0/address_t[16]_i_1_n_0
    SLICE_X27Y49         FDRE                                         r  Final_Optional_i/memory_ball_0/U0/address_t_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         0.834    -0.729    Final_Optional_i/memory_ball_0/U0/clk_25
    SLICE_X27Y49         FDRE                                         r  Final_Optional_i/memory_ball_0/U0/address_t_reg[16]/C
                         clock pessimism              0.503    -0.226    
    SLICE_X27Y49         FDRE (Hold_fdre_C_D)         0.092    -0.134    Final_Optional_i/memory_ball_0/U0/address_t_reg[16]
  -------------------------------------------------------------------
                         required time                          0.134    
                         arrival time                           0.011    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 Final_Optional_i/VGA_SYNC_0/U0/pixel_row_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Final_Optional_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Final_Optional_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.882%)  route 0.252ns (64.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.689ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         0.564    -0.497    Final_Optional_i/VGA_SYNC_0/U0/clock_25Mhz
    SLICE_X26Y42         FDRE                                         r  Final_Optional_i/VGA_SYNC_0/U0/pixel_row_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  Final_Optional_i/VGA_SYNC_0/U0/pixel_row_reg[2]/Q
                         net (fo=12, routed)          0.252    -0.104    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X1Y8          RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         0.874    -0.689    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.250    -0.438    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.255    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 Final_Optional_i/control_ball_0/U0/old_sw_y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/control_ball_0/U0/y_t_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Final_Optional_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Final_Optional_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.212%)  route 0.087ns (31.788%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         0.560    -0.501    Final_Optional_i/control_ball_0/U0/clk_25
    SLICE_X26Y50         FDRE                                         r  Final_Optional_i/control_ball_0/U0/old_sw_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  Final_Optional_i/control_ball_0/U0/old_sw_y_reg[3]/Q
                         net (fo=1, routed)           0.087    -0.273    Final_Optional_i/control_ball_0/U0/old_sw_y[3]
    SLICE_X27Y50         LUT3 (Prop_lut3_I0_O)        0.045    -0.228 r  Final_Optional_i/control_ball_0/U0/y_t[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.228    Final_Optional_i/control_ball_0/U0/y_t[3]_i_1_n_0
    SLICE_X27Y50         FDRE                                         r  Final_Optional_i/control_ball_0/U0/y_t_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         0.829    -0.734    Final_Optional_i/control_ball_0/U0/clk_25
    SLICE_X27Y50         FDRE                                         r  Final_Optional_i/control_ball_0/U0/y_t_reg[3]/C
                         clock pessimism              0.246    -0.488    
    SLICE_X27Y50         FDRE (Hold_fdre_C_D)         0.092    -0.396    Final_Optional_i/control_ball_0/U0/y_t_reg[3]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 Final_Optional_i/VGA_SYNC_0/U0/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/VGA_SYNC_0/U0/pixel_row_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Final_Optional_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Final_Optional_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.394%)  route 0.092ns (39.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         0.564    -0.497    Final_Optional_i/VGA_SYNC_0/U0/clock_25Mhz
    SLICE_X27Y42         FDRE                                         r  Final_Optional_i/VGA_SYNC_0/U0/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  Final_Optional_i/VGA_SYNC_0/U0/v_count_reg[4]/Q
                         net (fo=6, routed)           0.092    -0.263    Final_Optional_i/VGA_SYNC_0/U0/v_count_reg__0[4]
    SLICE_X26Y42         FDRE                                         r  Final_Optional_i/VGA_SYNC_0/U0/pixel_row_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         0.832    -0.731    Final_Optional_i/VGA_SYNC_0/U0/clock_25Mhz
    SLICE_X26Y42         FDRE                                         r  Final_Optional_i/VGA_SYNC_0/U0/pixel_row_reg[4]/C
                         clock pessimism              0.247    -0.484    
    SLICE_X26Y42         FDRE (Hold_fdre_C_D)         0.047    -0.437    Final_Optional_i/VGA_SYNC_0/U0/pixel_row_reg[4]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 Final_Optional_i/control_bar_0/U0/old_sw_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/control_bar_0/U0/x_t_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Final_Optional_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Final_Optional_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.187%)  route 0.095ns (33.813%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.699ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         0.595    -0.466    Final_Optional_i/control_bar_0/U0/clk_25
    SLICE_X41Y47         FDRE                                         r  Final_Optional_i/control_bar_0/U0/old_sw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.325 r  Final_Optional_i/control_bar_0/U0/old_sw_reg[9]/Q
                         net (fo=1, routed)           0.095    -0.230    Final_Optional_i/control_bar_0/U0/old_sw[9]
    SLICE_X40Y47         LUT5 (Prop_lut5_I0_O)        0.045    -0.185 r  Final_Optional_i/control_bar_0/U0/x_t[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.185    Final_Optional_i/control_bar_0/U0/p_1_in[8]
    SLICE_X40Y47         FDRE                                         r  Final_Optional_i/control_bar_0/U0/x_t_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         0.864    -0.699    Final_Optional_i/control_bar_0/U0/clk_25
    SLICE_X40Y47         FDRE                                         r  Final_Optional_i/control_bar_0/U0/x_t_reg[9]/C
                         clock pessimism              0.246    -0.453    
    SLICE_X40Y47         FDRE (Hold_fdre_C_D)         0.092    -0.361    Final_Optional_i/control_bar_0/U0/x_t_reg[9]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 Final_Optional_i/control_bar_0/U0/old_sw_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/control_bar_0/U0/x_t_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Final_Optional_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Final_Optional_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.699ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         0.595    -0.466    Final_Optional_i/control_bar_0/U0/clk_25
    SLICE_X41Y47         FDRE                                         r  Final_Optional_i/control_bar_0/U0/old_sw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.325 r  Final_Optional_i/control_bar_0/U0/old_sw_reg[2]/Q
                         net (fo=1, routed)           0.097    -0.228    Final_Optional_i/control_bar_0/U0/old_sw[2]
    SLICE_X40Y47         LUT5 (Prop_lut5_I0_O)        0.045    -0.183 r  Final_Optional_i/control_bar_0/U0/x_t[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.183    Final_Optional_i/control_bar_0/U0/p_1_in[1]
    SLICE_X40Y47         FDRE                                         r  Final_Optional_i/control_bar_0/U0/x_t_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         0.864    -0.699    Final_Optional_i/control_bar_0/U0/clk_25
    SLICE_X40Y47         FDRE                                         r  Final_Optional_i/control_bar_0/U0/x_t_reg[2]/C
                         clock pessimism              0.246    -0.453    
    SLICE_X40Y47         FDRE (Hold_fdre_C_D)         0.091    -0.362    Final_Optional_i/control_bar_0/U0/x_t_reg[2]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 Final_Optional_i/VGA_SYNC_0/U0/v_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/VGA_SYNC_0/U0/pixel_row_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Final_Optional_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Final_Optional_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.485%)  route 0.128ns (47.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         0.564    -0.497    Final_Optional_i/VGA_SYNC_0/U0/clock_25Mhz
    SLICE_X27Y42         FDRE                                         r  Final_Optional_i/VGA_SYNC_0/U0/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  Final_Optional_i/VGA_SYNC_0/U0/v_count_reg[7]/Q
                         net (fo=7, routed)           0.128    -0.228    Final_Optional_i/VGA_SYNC_0/U0/v_count_reg__0[7]
    SLICE_X26Y42         FDRE                                         r  Final_Optional_i/VGA_SYNC_0/U0/pixel_row_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         0.832    -0.731    Final_Optional_i/VGA_SYNC_0/U0/clock_25Mhz
    SLICE_X26Y42         FDRE                                         r  Final_Optional_i/VGA_SYNC_0/U0/pixel_row_reg[7]/C
                         clock pessimism              0.247    -0.484    
    SLICE_X26Y42         FDRE (Hold_fdre_C_D)         0.076    -0.408    Final_Optional_i/VGA_SYNC_0/U0/pixel_row_reg[7]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 Final_Optional_i/memory_bar_0/U0/j_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/memory_bar_0/U0/j_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Final_Optional_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Final_Optional_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.606%)  route 0.102ns (35.394%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         0.586    -0.475    Final_Optional_i/memory_bar_0/U0/clk_25
    SLICE_X37Y55         FDRE                                         r  Final_Optional_i/memory_bar_0/U0/j_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  Final_Optional_i/memory_bar_0/U0/j_reg[2]/Q
                         net (fo=5, routed)           0.102    -0.232    Final_Optional_i/memory_bar_0/U0/j[2]
    SLICE_X36Y55         LUT6 (Prop_lut6_I5_O)        0.045    -0.187 r  Final_Optional_i/memory_bar_0/U0/j[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.187    Final_Optional_i/memory_bar_0/U0/j[4]_i_1_n_1
    SLICE_X36Y55         FDRE                                         r  Final_Optional_i/memory_bar_0/U0/j_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         0.856    -0.707    Final_Optional_i/memory_bar_0/U0/clk_25
    SLICE_X36Y55         FDRE                                         r  Final_Optional_i/memory_bar_0/U0/j_reg[4]/C
                         clock pessimism              0.245    -0.462    
    SLICE_X36Y55         FDRE (Hold_fdre_C_D)         0.092    -0.370    Final_Optional_i/memory_bar_0/U0/j_reg[4]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 Final_Optional_i/control_bar_0/U0/old_sw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/control_bar_0/U0/x_t_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Final_Optional_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Final_Optional_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         0.592    -0.469    Final_Optional_i/control_bar_0/U0/clk_25
    SLICE_X38Y46         FDRE                                         r  Final_Optional_i/control_bar_0/U0/old_sw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.305 r  Final_Optional_i/control_bar_0/U0/old_sw_reg[3]/Q
                         net (fo=1, routed)           0.082    -0.223    Final_Optional_i/control_bar_0/U0/old_sw[3]
    SLICE_X39Y46         LUT5 (Prop_lut5_I0_O)        0.045    -0.178 r  Final_Optional_i/control_bar_0/U0/x_t[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.178    Final_Optional_i/control_bar_0/U0/p_1_in[2]
    SLICE_X39Y46         FDRE                                         r  Final_Optional_i/control_bar_0/U0/x_t_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         0.861    -0.702    Final_Optional_i/control_bar_0/U0/clk_25
    SLICE_X39Y46         FDRE                                         r  Final_Optional_i/control_bar_0/U0/x_t_reg[3]/C
                         clock pessimism              0.246    -0.456    
    SLICE_X39Y46         FDRE (Hold_fdre_C_D)         0.091    -0.365    Final_Optional_i/control_bar_0/U0/x_t_reg[3]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 Final_Optional_i/control_ball_0/U0/old_sw_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/control_ball_0/U0/y_t_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Final_Optional_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Final_Optional_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         0.560    -0.501    Final_Optional_i/control_ball_0/U0/clk_25
    SLICE_X28Y50         FDRE                                         r  Final_Optional_i/control_ball_0/U0/old_sw_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.337 r  Final_Optional_i/control_ball_0/U0/old_sw_y_reg[4]/Q
                         net (fo=1, routed)           0.082    -0.255    Final_Optional_i/control_ball_0/U0/old_sw_y[4]
    SLICE_X29Y50         LUT3 (Prop_lut3_I0_O)        0.045    -0.210 r  Final_Optional_i/control_ball_0/U0/y_t[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    Final_Optional_i/control_ball_0/U0/y_t[4]_i_1_n_0
    SLICE_X29Y50         FDRE                                         r  Final_Optional_i/control_ball_0/U0/y_t_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         0.829    -0.734    Final_Optional_i/control_ball_0/U0/clk_25
    SLICE_X29Y50         FDRE                                         r  Final_Optional_i/control_ball_0/U0/y_t_reg[4]/C
                         clock pessimism              0.246    -0.488    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.091    -0.397    Final_Optional_i/control_ball_0/U0/y_t_reg[4]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.187    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_Final_Optional_clk_wiz_0_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y11     Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y11     Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y10     Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y10     Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y11     Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y11     Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y8      Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y8      Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y9      Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y9      Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y1  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y45     Final_Optional_i/VGA_SYNC_0/U0/blue_out_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y45     Final_Optional_i/VGA_SYNC_0/U0/green_out_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y50     Final_Optional_i/control_ball_0/U0/FSM_onehot_st_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y51     Final_Optional_i/control_ball_0/U0/FSM_onehot_st_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y51     Final_Optional_i/control_ball_0/U0/FSM_onehot_st_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y51     Final_Optional_i/control_ball_0/U0/FSM_onehot_st_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y51     Final_Optional_i/control_ball_0/U0/FSM_onehot_st_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y51     Final_Optional_i/control_ball_0/U0/FSM_onehot_st_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y51     Final_Optional_i/control_ball_0/U0/FSM_onehot_st_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y51     Final_Optional_i/control_ball_0/U0/FSM_onehot_st_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y45     Final_Optional_i/VGA_SYNC_0/U0/blue_out_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y45     Final_Optional_i/VGA_SYNC_0/U0/green_out_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X30Y41     Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_25_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X32Y42     Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_32_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X24Y45     Final_Optional_i/VGA_SYNC_0/U0/h_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X24Y45     Final_Optional_i/VGA_SYNC_0/U0/h_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X24Y45     Final_Optional_i/VGA_SYNC_0/U0/h_count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X24Y45     Final_Optional_i/VGA_SYNC_0/U0/h_count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X24Y42     Final_Optional_i/VGA_SYNC_0/U0/h_count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X24Y42     Final_Optional_i/VGA_SYNC_0/U0/h_count_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_Final_Optional_clk_wiz_0_0_1
  To Clock:  clkfbout_Final_Optional_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_Final_Optional_clk_wiz_0_0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   Final_Optional_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Final_Optional_clk_wiz_0_0_1
  To Clock:  clk_out1_Final_Optional_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       32.541ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.541ns  (required time - arrival time)
  Source:                 Final_Optional_i/memory_bar_0/U0/FSM_sequential_st_write_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Final_Optional_clk_wiz_0_0 rise@40.000ns - clk_out1_Final_Optional_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.804ns  (logic 0.952ns (13.991%)  route 5.852ns (86.009%))
  Logic Levels:           4  (LUT2=2 LUT3=2)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 38.706 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         1.660    -0.699    Final_Optional_i/memory_bar_0/U0/clk_25
    SLICE_X33Y53         FDRE                                         r  Final_Optional_i/memory_bar_0/U0/FSM_sequential_st_write_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.243 f  Final_Optional_i/memory_bar_0/U0/FSM_sequential_st_write_reg[2]/Q
                         net (fo=37, routed)          2.544     2.301    Final_Optional_i/memory_bar_0/U0/st_write[2]
    SLICE_X30Y52         LUT3 (Prop_lut3_I1_O)        0.124     2.425 r  Final_Optional_i/memory_bar_0/U0/we__0/O
                         net (fo=1, routed)           0.466     2.891    Final_Optional_i/mux_control_0/U0/we_bar
    SLICE_X30Y52         LUT3 (Prop_lut3_I1_O)        0.124     3.015 r  Final_Optional_i/mux_control_0/U0/out_we0/O
                         net (fo=2, routed)           0.403     3.418    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/wea[0]
    SLICE_X31Y50         LUT2 (Prop_lut2_I1_O)        0.124     3.542 r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena/O
                         net (fo=6, routed)           1.554     5.096    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/ENA
    SLICE_X26Y38         LUT2 (Prop_lut2_I1_O)        0.124     5.220 r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_17/O
                         net (fo=1, routed)           0.886     6.106    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_9
    RAMB36_X1Y6          RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         1.538    38.706    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.473    39.179    
                         clock uncertainty           -0.090    39.089    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    38.646    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.646    
                         arrival time                          -6.106    
  -------------------------------------------------------------------
                         slack                                 32.541    

Slack (MET) :             32.889ns  (required time - arrival time)
  Source:                 Final_Optional_i/control_bar_0/U0/x_t_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/control_ball_0/U0/dir_x_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Final_Optional_clk_wiz_0_0 rise@40.000ns - clk_out1_Final_Optional_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.855ns  (logic 2.972ns (43.357%)  route 3.883ns (56.643%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 38.731 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         1.758    -0.601    Final_Optional_i/control_bar_0/U0/clk_25
    SLICE_X40Y47         FDRE                                         r  Final_Optional_i/control_bar_0/U0/x_t_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.145 r  Final_Optional_i/control_bar_0/U0/x_t_reg[2]/Q
                         net (fo=17, routed)          1.409     1.265    Final_Optional_i/control_ball_0/U0/bar_pos_x[2]
    SLICE_X32Y49         LUT2 (Prop_lut2_I1_O)        0.124     1.389 r  Final_Optional_i/control_ball_0/U0/i__carry_i_17/O
                         net (fo=1, routed)           0.000     1.389    Final_Optional_i/control_ball_0/U0/i__carry_i_17_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     2.032 r  Final_Optional_i/control_ball_0/U0/i__carry_i_10/O[3]
                         net (fo=2, routed)           0.884     2.916    Final_Optional_i/control_ball_0/U0/plusOp27[4]
    SLICE_X33Y50         LUT4 (Prop_lut4_I2_O)        0.307     3.223 r  Final_Optional_i/control_ball_0/U0/i__carry_i_7__4/O
                         net (fo=1, routed)           0.000     3.223    Final_Optional_i/control_ball_0/U0/i__carry_i_7__4_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.773 r  Final_Optional_i/control_ball_0/U0/leqOp_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.773    Final_Optional_i/control_ball_0/U0/leqOp_inferred__2/i__carry_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.044 r  Final_Optional_i/control_ball_0/U0/leqOp_inferred__2/i__carry__0/CO[0]
                         net (fo=1, routed)           0.470     4.514    Final_Optional_i/control_ball_0/U0/leqOp29_in
    SLICE_X34Y53         LUT4 (Prop_lut4_I3_O)        0.373     4.887 r  Final_Optional_i/control_ball_0/U0/dir_x_i_5/O
                         net (fo=2, routed)           0.816     5.703    Final_Optional_i/control_ball_0/U0/dir_x132_out
    SLICE_X36Y51         LUT5 (Prop_lut5_I3_O)        0.124     5.827 r  Final_Optional_i/control_ball_0/U0/dir_x_i_4/O
                         net (fo=1, routed)           0.303     6.130    Final_Optional_i/control_ball_0/U0/dir_x_i_4_n_0
    SLICE_X36Y52         LUT6 (Prop_lut6_I2_O)        0.124     6.254 r  Final_Optional_i/control_ball_0/U0/dir_x_i_1/O
                         net (fo=1, routed)           0.000     6.254    Final_Optional_i/control_ball_0/U0/dir_x_i_1_n_0
    SLICE_X36Y52         FDRE                                         r  Final_Optional_i/control_ball_0/U0/dir_x_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         1.563    38.731    Final_Optional_i/control_ball_0/U0/clk_25
    SLICE_X36Y52         FDRE                                         r  Final_Optional_i/control_ball_0/U0/dir_x_reg/C
                         clock pessimism              0.473    39.204    
                         clock uncertainty           -0.090    39.114    
    SLICE_X36Y52         FDRE (Setup_fdre_C_D)        0.029    39.143    Final_Optional_i/control_ball_0/U0/dir_x_reg
  -------------------------------------------------------------------
                         required time                         39.143    
                         arrival time                          -6.254    
  -------------------------------------------------------------------
                         slack                                 32.889    

Slack (MET) :             32.993ns  (required time - arrival time)
  Source:                 Final_Optional_i/memory_bar_0/U0/FSM_sequential_st_write_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Final_Optional_clk_wiz_0_0 rise@40.000ns - clk_out1_Final_Optional_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.353ns  (logic 1.153ns (18.150%)  route 5.200ns (81.850%))
  Logic Levels:           4  (LUT2=2 LUT3=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 38.707 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         1.660    -0.699    Final_Optional_i/memory_bar_0/U0/clk_25
    SLICE_X33Y53         FDRE                                         r  Final_Optional_i/memory_bar_0/U0/FSM_sequential_st_write_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.243 f  Final_Optional_i/memory_bar_0/U0/FSM_sequential_st_write_reg[2]/Q
                         net (fo=37, routed)          2.544     2.301    Final_Optional_i/memory_bar_0/U0/st_write[2]
    SLICE_X30Y52         LUT3 (Prop_lut3_I1_O)        0.124     2.425 r  Final_Optional_i/memory_bar_0/U0/we__0/O
                         net (fo=1, routed)           0.466     2.891    Final_Optional_i/mux_control_0/U0/we_bar
    SLICE_X30Y52         LUT3 (Prop_lut3_I1_O)        0.124     3.015 r  Final_Optional_i/mux_control_0/U0/out_we0/O
                         net (fo=2, routed)           0.403     3.418    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/wea[0]
    SLICE_X31Y50         LUT2 (Prop_lut2_I1_O)        0.117     3.535 r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena_inferred__0/i_/O
                         net (fo=6, routed)           0.909     4.444    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/ENA
    SLICE_X35Y38         LUT2 (Prop_lut2_I1_O)        0.332     4.776 r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_21/O
                         net (fo=1, routed)           0.878     5.654    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_11
    RAMB36_X2Y6          RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         1.539    38.707    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.473    39.180    
                         clock uncertainty           -0.090    39.090    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    38.647    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.647    
                         arrival time                          -5.654    
  -------------------------------------------------------------------
                         slack                                 32.993    

Slack (MET) :             33.068ns  (required time - arrival time)
  Source:                 Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Final_Optional_clk_wiz_0_0 rise@40.000ns - clk_out1_Final_Optional_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.154ns  (logic 0.954ns (15.501%)  route 5.200ns (84.499%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 38.706 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         1.660    -0.699    Final_Optional_i/mem_control_unit_0/U0/clk_25
    SLICE_X33Y53         FDRE                                         r  Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.243 r  Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/Q
                         net (fo=5, routed)           0.619     0.376    Final_Optional_i/mem_control_unit_0/U0/st[0]
    SLICE_X34Y53         LUT2 (Prop_lut2_I0_O)        0.150     0.526 r  Final_Optional_i/mem_control_unit_0/U0/sel[1]_INST_0/O
                         net (fo=21, routed)          1.270     1.796    Final_Optional_i/mux_control_0/U0/sel[1]
    SLICE_X31Y47         LUT4 (Prop_lut4_I2_O)        0.348     2.144 r  Final_Optional_i/mux_control_0/U0/out_addr[7]_INST_0/O
                         net (fo=12, routed)          3.311     5.456    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X1Y6          RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         1.538    38.706    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.473    39.179    
                         clock uncertainty           -0.090    39.089    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    38.523    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.523    
                         arrival time                          -5.456    
  -------------------------------------------------------------------
                         slack                                 33.068    

Slack (MET) :             33.143ns  (required time - arrival time)
  Source:                 Final_Optional_i/memory_bar_0/U0/FSM_sequential_st_write_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Final_Optional_clk_wiz_0_0 rise@40.000ns - clk_out1_Final_Optional_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.209ns  (logic 1.153ns (18.569%)  route 5.056ns (81.431%))
  Logic Levels:           4  (LUT2=2 LUT3=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 38.713 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         1.660    -0.699    Final_Optional_i/memory_bar_0/U0/clk_25
    SLICE_X33Y53         FDRE                                         r  Final_Optional_i/memory_bar_0/U0/FSM_sequential_st_write_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.243 f  Final_Optional_i/memory_bar_0/U0/FSM_sequential_st_write_reg[2]/Q
                         net (fo=37, routed)          2.544     2.301    Final_Optional_i/memory_bar_0/U0/st_write[2]
    SLICE_X30Y52         LUT3 (Prop_lut3_I1_O)        0.124     2.425 r  Final_Optional_i/memory_bar_0/U0/we__0/O
                         net (fo=1, routed)           0.466     2.891    Final_Optional_i/mux_control_0/U0/we_bar
    SLICE_X30Y52         LUT3 (Prop_lut3_I1_O)        0.124     3.015 r  Final_Optional_i/mux_control_0/U0/out_we0/O
                         net (fo=2, routed)           0.403     3.418    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/wea[0]
    SLICE_X31Y50         LUT2 (Prop_lut2_I1_O)        0.117     3.535 r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena_inferred__0/i_/O
                         net (fo=6, routed)           1.288     4.823    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/ENA
    SLICE_X26Y41         LUT2 (Prop_lut2_I1_O)        0.332     5.155 r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_23/O
                         net (fo=1, routed)           0.355     5.511    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_12
    RAMB36_X1Y8          RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         1.545    38.713    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.473    39.186    
                         clock uncertainty           -0.090    39.096    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    38.653    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.653    
                         arrival time                          -5.511    
  -------------------------------------------------------------------
                         slack                                 33.143    

Slack (MET) :             33.183ns  (required time - arrival time)
  Source:                 Final_Optional_i/control_ball_0/U0/new_sw_x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/control_ball_0/U0/vel_x_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Final_Optional_clk_wiz_0_0 rise@40.000ns - clk_out1_Final_Optional_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.774ns  (logic 2.213ns (32.670%)  route 4.561ns (67.330%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 38.731 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         1.661    -0.698    Final_Optional_i/control_ball_0/U0/clk_25
    SLICE_X35Y50         FDRE                                         r  Final_Optional_i/control_ball_0/U0/new_sw_x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.242 r  Final_Optional_i/control_ball_0/U0/new_sw_x_reg[3]/Q
                         net (fo=32, routed)          1.648     1.406    Final_Optional_i/control_ball_0/U0/new_sw_x[3]
    SLICE_X39Y47         LUT4 (Prop_lut4_I1_O)        0.152     1.558 f  Final_Optional_i/control_ball_0/U0/ltOp_carry_i_13/O
                         net (fo=2, routed)           0.566     2.124    Final_Optional_i/control_ball_0/U0/plusOp8[6]
    SLICE_X39Y46         LUT6 (Prop_lut6_I1_O)        0.332     2.456 r  Final_Optional_i/control_ball_0/U0/ltOp_carry_i_2/O
                         net (fo=1, routed)           0.514     2.971    Final_Optional_i/control_ball_0/U0/ltOp_carry_i_2_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     3.375 r  Final_Optional_i/control_ball_0/U0/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.375    Final_Optional_i/control_ball_0/U0/ltOp_carry_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.629 r  Final_Optional_i/control_ball_0/U0/ltOp_carry__0/CO[0]
                         net (fo=5, routed)           0.826     4.455    Final_Optional_i/control_ball_0/U0/ltOp_carry__0_n_3
    SLICE_X36Y50         LUT6 (Prop_lut6_I0_O)        0.367     4.822 r  Final_Optional_i/control_ball_0/U0/vel_x[2]_i_3/O
                         net (fo=1, routed)           0.279     5.101    Final_Optional_i/control_ball_0/U0/vel_x[2]_i_3_n_0
    SLICE_X36Y50         LUT5 (Prop_lut5_I0_O)        0.124     5.225 r  Final_Optional_i/control_ball_0/U0/vel_x[2]_i_2/O
                         net (fo=3, routed)           0.727     5.952    Final_Optional_i/control_ball_0/U0/vel_x
    SLICE_X37Y50         LUT2 (Prop_lut2_I0_O)        0.124     6.076 r  Final_Optional_i/control_ball_0/U0/vel_x[0]_i_1/O
                         net (fo=1, routed)           0.000     6.076    Final_Optional_i/control_ball_0/U0/vel_x[0]_i_1_n_0
    SLICE_X37Y50         FDRE                                         r  Final_Optional_i/control_ball_0/U0/vel_x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         1.563    38.731    Final_Optional_i/control_ball_0/U0/clk_25
    SLICE_X37Y50         FDRE                                         r  Final_Optional_i/control_ball_0/U0/vel_x_reg[0]/C
                         clock pessimism              0.588    39.318    
                         clock uncertainty           -0.090    39.228    
    SLICE_X37Y50         FDRE (Setup_fdre_C_D)        0.031    39.259    Final_Optional_i/control_ball_0/U0/vel_x_reg[0]
  -------------------------------------------------------------------
                         required time                         39.259    
                         arrival time                          -6.076    
  -------------------------------------------------------------------
                         slack                                 33.183    

Slack (MET) :             33.198ns  (required time - arrival time)
  Source:                 Final_Optional_i/control_ball_0/U0/new_sw_x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/control_ball_0/U0/vel_x_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Final_Optional_clk_wiz_0_0 rise@40.000ns - clk_out1_Final_Optional_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.803ns  (logic 2.242ns (32.957%)  route 4.561ns (67.043%))
  Logic Levels:           7  (CARRY4=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 38.731 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         1.661    -0.698    Final_Optional_i/control_ball_0/U0/clk_25
    SLICE_X35Y50         FDRE                                         r  Final_Optional_i/control_ball_0/U0/new_sw_x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.242 r  Final_Optional_i/control_ball_0/U0/new_sw_x_reg[3]/Q
                         net (fo=32, routed)          1.648     1.406    Final_Optional_i/control_ball_0/U0/new_sw_x[3]
    SLICE_X39Y47         LUT4 (Prop_lut4_I1_O)        0.152     1.558 f  Final_Optional_i/control_ball_0/U0/ltOp_carry_i_13/O
                         net (fo=2, routed)           0.566     2.124    Final_Optional_i/control_ball_0/U0/plusOp8[6]
    SLICE_X39Y46         LUT6 (Prop_lut6_I1_O)        0.332     2.456 r  Final_Optional_i/control_ball_0/U0/ltOp_carry_i_2/O
                         net (fo=1, routed)           0.514     2.971    Final_Optional_i/control_ball_0/U0/ltOp_carry_i_2_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     3.375 r  Final_Optional_i/control_ball_0/U0/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.375    Final_Optional_i/control_ball_0/U0/ltOp_carry_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.629 r  Final_Optional_i/control_ball_0/U0/ltOp_carry__0/CO[0]
                         net (fo=5, routed)           0.826     4.455    Final_Optional_i/control_ball_0/U0/ltOp_carry__0_n_3
    SLICE_X36Y50         LUT6 (Prop_lut6_I0_O)        0.367     4.822 r  Final_Optional_i/control_ball_0/U0/vel_x[2]_i_3/O
                         net (fo=1, routed)           0.279     5.101    Final_Optional_i/control_ball_0/U0/vel_x[2]_i_3_n_0
    SLICE_X36Y50         LUT5 (Prop_lut5_I0_O)        0.124     5.225 r  Final_Optional_i/control_ball_0/U0/vel_x[2]_i_2/O
                         net (fo=3, routed)           0.727     5.952    Final_Optional_i/control_ball_0/U0/vel_x
    SLICE_X37Y50         LUT5 (Prop_lut5_I3_O)        0.153     6.105 r  Final_Optional_i/control_ball_0/U0/vel_x[1]_i_1/O
                         net (fo=1, routed)           0.000     6.105    Final_Optional_i/control_ball_0/U0/vel_x[1]_i_1_n_0
    SLICE_X37Y50         FDRE                                         r  Final_Optional_i/control_ball_0/U0/vel_x_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         1.563    38.731    Final_Optional_i/control_ball_0/U0/clk_25
    SLICE_X37Y50         FDRE                                         r  Final_Optional_i/control_ball_0/U0/vel_x_reg[1]/C
                         clock pessimism              0.588    39.318    
                         clock uncertainty           -0.090    39.228    
    SLICE_X37Y50         FDRE (Setup_fdre_C_D)        0.075    39.303    Final_Optional_i/control_ball_0/U0/vel_x_reg[1]
  -------------------------------------------------------------------
                         required time                         39.303    
                         arrival time                          -6.105    
  -------------------------------------------------------------------
                         slack                                 33.198    

Slack (MET) :             33.234ns  (required time - arrival time)
  Source:                 Final_Optional_i/memory_bar_0/U0/FSM_sequential_st_write_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Final_Optional_clk_wiz_0_0 rise@40.000ns - clk_out1_Final_Optional_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.115ns  (logic 0.952ns (15.569%)  route 5.163ns (84.431%))
  Logic Levels:           4  (LUT2=2 LUT3=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.290ns = ( 38.710 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         1.660    -0.699    Final_Optional_i/memory_bar_0/U0/clk_25
    SLICE_X33Y53         FDRE                                         r  Final_Optional_i/memory_bar_0/U0/FSM_sequential_st_write_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.243 f  Final_Optional_i/memory_bar_0/U0/FSM_sequential_st_write_reg[2]/Q
                         net (fo=37, routed)          2.544     2.301    Final_Optional_i/memory_bar_0/U0/st_write[2]
    SLICE_X30Y52         LUT3 (Prop_lut3_I1_O)        0.124     2.425 r  Final_Optional_i/memory_bar_0/U0/we__0/O
                         net (fo=1, routed)           0.466     2.891    Final_Optional_i/mux_control_0/U0/we_bar
    SLICE_X30Y52         LUT3 (Prop_lut3_I1_O)        0.124     3.015 r  Final_Optional_i/mux_control_0/U0/out_we0/O
                         net (fo=2, routed)           0.403     3.418    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/wea[0]
    SLICE_X31Y50         LUT2 (Prop_lut2_I1_O)        0.124     3.542 r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena/O
                         net (fo=6, routed)           1.268     4.810    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/ENA
    SLICE_X26Y38         LUT2 (Prop_lut2_I1_O)        0.124     4.934 r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_gate_5/O
                         net (fo=1, routed)           0.482     5.416    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_sig_3
    RAMB36_X1Y7          RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         1.542    38.710    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.473    39.183    
                         clock uncertainty           -0.090    39.093    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    38.650    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.650    
                         arrival time                          -5.416    
  -------------------------------------------------------------------
                         slack                                 33.234    

Slack (MET) :             33.289ns  (required time - arrival time)
  Source:                 Final_Optional_i/control_ball_0/U0/new_sw_x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/control_ball_0/U0/vel_x_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Final_Optional_clk_wiz_0_0 rise@40.000ns - clk_out1_Final_Optional_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.669ns  (logic 2.213ns (33.183%)  route 4.456ns (66.817%))
  Logic Levels:           7  (CARRY4=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 38.731 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         1.661    -0.698    Final_Optional_i/control_ball_0/U0/clk_25
    SLICE_X35Y50         FDRE                                         r  Final_Optional_i/control_ball_0/U0/new_sw_x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.242 r  Final_Optional_i/control_ball_0/U0/new_sw_x_reg[3]/Q
                         net (fo=32, routed)          1.648     1.406    Final_Optional_i/control_ball_0/U0/new_sw_x[3]
    SLICE_X39Y47         LUT4 (Prop_lut4_I1_O)        0.152     1.558 f  Final_Optional_i/control_ball_0/U0/ltOp_carry_i_13/O
                         net (fo=2, routed)           0.566     2.124    Final_Optional_i/control_ball_0/U0/plusOp8[6]
    SLICE_X39Y46         LUT6 (Prop_lut6_I1_O)        0.332     2.456 r  Final_Optional_i/control_ball_0/U0/ltOp_carry_i_2/O
                         net (fo=1, routed)           0.514     2.971    Final_Optional_i/control_ball_0/U0/ltOp_carry_i_2_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     3.375 r  Final_Optional_i/control_ball_0/U0/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.375    Final_Optional_i/control_ball_0/U0/ltOp_carry_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.629 r  Final_Optional_i/control_ball_0/U0/ltOp_carry__0/CO[0]
                         net (fo=5, routed)           0.826     4.455    Final_Optional_i/control_ball_0/U0/ltOp_carry__0_n_3
    SLICE_X36Y50         LUT6 (Prop_lut6_I0_O)        0.367     4.822 r  Final_Optional_i/control_ball_0/U0/vel_x[2]_i_3/O
                         net (fo=1, routed)           0.279     5.101    Final_Optional_i/control_ball_0/U0/vel_x[2]_i_3_n_0
    SLICE_X36Y50         LUT5 (Prop_lut5_I0_O)        0.124     5.225 r  Final_Optional_i/control_ball_0/U0/vel_x[2]_i_2/O
                         net (fo=3, routed)           0.622     5.847    Final_Optional_i/control_ball_0/U0/vel_x
    SLICE_X37Y50         LUT6 (Prop_lut6_I4_O)        0.124     5.971 r  Final_Optional_i/control_ball_0/U0/vel_x[2]_i_1/O
                         net (fo=1, routed)           0.000     5.971    Final_Optional_i/control_ball_0/U0/vel_x[2]_i_1_n_0
    SLICE_X37Y50         FDRE                                         r  Final_Optional_i/control_ball_0/U0/vel_x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         1.563    38.731    Final_Optional_i/control_ball_0/U0/clk_25
    SLICE_X37Y50         FDRE                                         r  Final_Optional_i/control_ball_0/U0/vel_x_reg[2]/C
                         clock pessimism              0.588    39.318    
                         clock uncertainty           -0.090    39.228    
    SLICE_X37Y50         FDRE (Setup_fdre_C_D)        0.032    39.260    Final_Optional_i/control_ball_0/U0/vel_x_reg[2]
  -------------------------------------------------------------------
                         required time                         39.260    
                         arrival time                          -5.971    
  -------------------------------------------------------------------
                         slack                                 33.289    

Slack (MET) :             33.301ns  (required time - arrival time)
  Source:                 Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Final_Optional_clk_wiz_0_0 rise@40.000ns - clk_out1_Final_Optional_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.921ns  (logic 0.954ns (16.112%)  route 4.967ns (83.888%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 38.706 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         1.660    -0.699    Final_Optional_i/mem_control_unit_0/U0/clk_25
    SLICE_X33Y53         FDRE                                         r  Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.243 r  Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/Q
                         net (fo=5, routed)           0.619     0.376    Final_Optional_i/mem_control_unit_0/U0/st[0]
    SLICE_X34Y53         LUT2 (Prop_lut2_I0_O)        0.150     0.526 r  Final_Optional_i/mem_control_unit_0/U0/sel[1]_INST_0/O
                         net (fo=21, routed)          0.904     1.431    Final_Optional_i/mux_control_0/U0/sel[1]
    SLICE_X29Y48         LUT4 (Prop_lut4_I2_O)        0.348     1.779 r  Final_Optional_i/mux_control_0/U0/out_addr[12]_INST_0/O
                         net (fo=12, routed)          3.444     5.222    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[12]
    RAMB36_X1Y6          RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         1.538    38.706    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.473    39.179    
                         clock uncertainty           -0.090    39.089    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    38.523    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.523    
                         arrival time                          -5.222    
  -------------------------------------------------------------------
                         slack                                 33.301    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 Final_Optional_i/control_ball_0/U0/y_t_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/memory_ball_0/U0/address_t_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Final_Optional_clk_wiz_0_0 rise@0.000ns - clk_out1_Final_Optional_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.231ns (45.163%)  route 0.280ns (54.837%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         0.560    -0.501    Final_Optional_i/control_ball_0/U0/clk_25
    SLICE_X27Y50         FDRE                                         r  Final_Optional_i/control_ball_0/U0/y_t_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  Final_Optional_i/control_ball_0/U0/y_t_reg[8]/Q
                         net (fo=1, routed)           0.199    -0.161    Final_Optional_i/memory_ball_0/U0/y_t[8]
    SLICE_X27Y49         LUT5 (Prop_lut5_I4_O)        0.045    -0.116 r  Final_Optional_i/memory_ball_0/U0/address_t[16]_i_2/O
                         net (fo=1, routed)           0.082    -0.034    Final_Optional_i/memory_ball_0/U0/address_t[16]_i_2_n_0
    SLICE_X27Y49         LUT4 (Prop_lut4_I3_O)        0.045     0.011 r  Final_Optional_i/memory_ball_0/U0/address_t[16]_i_1/O
                         net (fo=1, routed)           0.000     0.011    Final_Optional_i/memory_ball_0/U0/address_t[16]_i_1_n_0
    SLICE_X27Y49         FDRE                                         r  Final_Optional_i/memory_ball_0/U0/address_t_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         0.834    -0.729    Final_Optional_i/memory_ball_0/U0/clk_25
    SLICE_X27Y49         FDRE                                         r  Final_Optional_i/memory_ball_0/U0/address_t_reg[16]/C
                         clock pessimism              0.503    -0.226    
                         clock uncertainty            0.090    -0.137    
    SLICE_X27Y49         FDRE (Hold_fdre_C_D)         0.092    -0.045    Final_Optional_i/memory_ball_0/U0/address_t_reg[16]
  -------------------------------------------------------------------
                         required time                          0.045    
                         arrival time                           0.011    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 Final_Optional_i/VGA_SYNC_0/U0/pixel_row_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Final_Optional_clk_wiz_0_0 rise@0.000ns - clk_out1_Final_Optional_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.882%)  route 0.252ns (64.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.689ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         0.564    -0.497    Final_Optional_i/VGA_SYNC_0/U0/clock_25Mhz
    SLICE_X26Y42         FDRE                                         r  Final_Optional_i/VGA_SYNC_0/U0/pixel_row_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  Final_Optional_i/VGA_SYNC_0/U0/pixel_row_reg[2]/Q
                         net (fo=12, routed)          0.252    -0.104    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X1Y8          RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         0.874    -0.689    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.250    -0.438    
                         clock uncertainty            0.090    -0.348    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.165    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.165    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 Final_Optional_i/control_ball_0/U0/old_sw_y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/control_ball_0/U0/y_t_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Final_Optional_clk_wiz_0_0 rise@0.000ns - clk_out1_Final_Optional_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.212%)  route 0.087ns (31.788%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         0.560    -0.501    Final_Optional_i/control_ball_0/U0/clk_25
    SLICE_X26Y50         FDRE                                         r  Final_Optional_i/control_ball_0/U0/old_sw_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  Final_Optional_i/control_ball_0/U0/old_sw_y_reg[3]/Q
                         net (fo=1, routed)           0.087    -0.273    Final_Optional_i/control_ball_0/U0/old_sw_y[3]
    SLICE_X27Y50         LUT3 (Prop_lut3_I0_O)        0.045    -0.228 r  Final_Optional_i/control_ball_0/U0/y_t[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.228    Final_Optional_i/control_ball_0/U0/y_t[3]_i_1_n_0
    SLICE_X27Y50         FDRE                                         r  Final_Optional_i/control_ball_0/U0/y_t_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         0.829    -0.734    Final_Optional_i/control_ball_0/U0/clk_25
    SLICE_X27Y50         FDRE                                         r  Final_Optional_i/control_ball_0/U0/y_t_reg[3]/C
                         clock pessimism              0.246    -0.488    
                         clock uncertainty            0.090    -0.398    
    SLICE_X27Y50         FDRE (Hold_fdre_C_D)         0.092    -0.306    Final_Optional_i/control_ball_0/U0/y_t_reg[3]
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 Final_Optional_i/VGA_SYNC_0/U0/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/VGA_SYNC_0/U0/pixel_row_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Final_Optional_clk_wiz_0_0 rise@0.000ns - clk_out1_Final_Optional_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.394%)  route 0.092ns (39.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         0.564    -0.497    Final_Optional_i/VGA_SYNC_0/U0/clock_25Mhz
    SLICE_X27Y42         FDRE                                         r  Final_Optional_i/VGA_SYNC_0/U0/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  Final_Optional_i/VGA_SYNC_0/U0/v_count_reg[4]/Q
                         net (fo=6, routed)           0.092    -0.263    Final_Optional_i/VGA_SYNC_0/U0/v_count_reg__0[4]
    SLICE_X26Y42         FDRE                                         r  Final_Optional_i/VGA_SYNC_0/U0/pixel_row_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         0.832    -0.731    Final_Optional_i/VGA_SYNC_0/U0/clock_25Mhz
    SLICE_X26Y42         FDRE                                         r  Final_Optional_i/VGA_SYNC_0/U0/pixel_row_reg[4]/C
                         clock pessimism              0.247    -0.484    
                         clock uncertainty            0.090    -0.394    
    SLICE_X26Y42         FDRE (Hold_fdre_C_D)         0.047    -0.347    Final_Optional_i/VGA_SYNC_0/U0/pixel_row_reg[4]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 Final_Optional_i/control_bar_0/U0/old_sw_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/control_bar_0/U0/x_t_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Final_Optional_clk_wiz_0_0 rise@0.000ns - clk_out1_Final_Optional_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.187%)  route 0.095ns (33.813%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.699ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         0.595    -0.466    Final_Optional_i/control_bar_0/U0/clk_25
    SLICE_X41Y47         FDRE                                         r  Final_Optional_i/control_bar_0/U0/old_sw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.325 r  Final_Optional_i/control_bar_0/U0/old_sw_reg[9]/Q
                         net (fo=1, routed)           0.095    -0.230    Final_Optional_i/control_bar_0/U0/old_sw[9]
    SLICE_X40Y47         LUT5 (Prop_lut5_I0_O)        0.045    -0.185 r  Final_Optional_i/control_bar_0/U0/x_t[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.185    Final_Optional_i/control_bar_0/U0/p_1_in[8]
    SLICE_X40Y47         FDRE                                         r  Final_Optional_i/control_bar_0/U0/x_t_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         0.864    -0.699    Final_Optional_i/control_bar_0/U0/clk_25
    SLICE_X40Y47         FDRE                                         r  Final_Optional_i/control_bar_0/U0/x_t_reg[9]/C
                         clock pessimism              0.246    -0.453    
                         clock uncertainty            0.090    -0.363    
    SLICE_X40Y47         FDRE (Hold_fdre_C_D)         0.092    -0.271    Final_Optional_i/control_bar_0/U0/x_t_reg[9]
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 Final_Optional_i/control_bar_0/U0/old_sw_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/control_bar_0/U0/x_t_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Final_Optional_clk_wiz_0_0 rise@0.000ns - clk_out1_Final_Optional_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.699ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         0.595    -0.466    Final_Optional_i/control_bar_0/U0/clk_25
    SLICE_X41Y47         FDRE                                         r  Final_Optional_i/control_bar_0/U0/old_sw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.325 r  Final_Optional_i/control_bar_0/U0/old_sw_reg[2]/Q
                         net (fo=1, routed)           0.097    -0.228    Final_Optional_i/control_bar_0/U0/old_sw[2]
    SLICE_X40Y47         LUT5 (Prop_lut5_I0_O)        0.045    -0.183 r  Final_Optional_i/control_bar_0/U0/x_t[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.183    Final_Optional_i/control_bar_0/U0/p_1_in[1]
    SLICE_X40Y47         FDRE                                         r  Final_Optional_i/control_bar_0/U0/x_t_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         0.864    -0.699    Final_Optional_i/control_bar_0/U0/clk_25
    SLICE_X40Y47         FDRE                                         r  Final_Optional_i/control_bar_0/U0/x_t_reg[2]/C
                         clock pessimism              0.246    -0.453    
                         clock uncertainty            0.090    -0.363    
    SLICE_X40Y47         FDRE (Hold_fdre_C_D)         0.091    -0.272    Final_Optional_i/control_bar_0/U0/x_t_reg[2]
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 Final_Optional_i/VGA_SYNC_0/U0/v_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/VGA_SYNC_0/U0/pixel_row_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Final_Optional_clk_wiz_0_0 rise@0.000ns - clk_out1_Final_Optional_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.485%)  route 0.128ns (47.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         0.564    -0.497    Final_Optional_i/VGA_SYNC_0/U0/clock_25Mhz
    SLICE_X27Y42         FDRE                                         r  Final_Optional_i/VGA_SYNC_0/U0/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  Final_Optional_i/VGA_SYNC_0/U0/v_count_reg[7]/Q
                         net (fo=7, routed)           0.128    -0.228    Final_Optional_i/VGA_SYNC_0/U0/v_count_reg__0[7]
    SLICE_X26Y42         FDRE                                         r  Final_Optional_i/VGA_SYNC_0/U0/pixel_row_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         0.832    -0.731    Final_Optional_i/VGA_SYNC_0/U0/clock_25Mhz
    SLICE_X26Y42         FDRE                                         r  Final_Optional_i/VGA_SYNC_0/U0/pixel_row_reg[7]/C
                         clock pessimism              0.247    -0.484    
                         clock uncertainty            0.090    -0.394    
    SLICE_X26Y42         FDRE (Hold_fdre_C_D)         0.076    -0.318    Final_Optional_i/VGA_SYNC_0/U0/pixel_row_reg[7]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 Final_Optional_i/memory_bar_0/U0/j_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/memory_bar_0/U0/j_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Final_Optional_clk_wiz_0_0 rise@0.000ns - clk_out1_Final_Optional_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.606%)  route 0.102ns (35.394%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         0.586    -0.475    Final_Optional_i/memory_bar_0/U0/clk_25
    SLICE_X37Y55         FDRE                                         r  Final_Optional_i/memory_bar_0/U0/j_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  Final_Optional_i/memory_bar_0/U0/j_reg[2]/Q
                         net (fo=5, routed)           0.102    -0.232    Final_Optional_i/memory_bar_0/U0/j[2]
    SLICE_X36Y55         LUT6 (Prop_lut6_I5_O)        0.045    -0.187 r  Final_Optional_i/memory_bar_0/U0/j[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.187    Final_Optional_i/memory_bar_0/U0/j[4]_i_1_n_1
    SLICE_X36Y55         FDRE                                         r  Final_Optional_i/memory_bar_0/U0/j_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         0.856    -0.707    Final_Optional_i/memory_bar_0/U0/clk_25
    SLICE_X36Y55         FDRE                                         r  Final_Optional_i/memory_bar_0/U0/j_reg[4]/C
                         clock pessimism              0.245    -0.462    
                         clock uncertainty            0.090    -0.372    
    SLICE_X36Y55         FDRE (Hold_fdre_C_D)         0.092    -0.280    Final_Optional_i/memory_bar_0/U0/j_reg[4]
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 Final_Optional_i/control_bar_0/U0/old_sw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/control_bar_0/U0/x_t_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Final_Optional_clk_wiz_0_0 rise@0.000ns - clk_out1_Final_Optional_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         0.592    -0.469    Final_Optional_i/control_bar_0/U0/clk_25
    SLICE_X38Y46         FDRE                                         r  Final_Optional_i/control_bar_0/U0/old_sw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.305 r  Final_Optional_i/control_bar_0/U0/old_sw_reg[3]/Q
                         net (fo=1, routed)           0.082    -0.223    Final_Optional_i/control_bar_0/U0/old_sw[3]
    SLICE_X39Y46         LUT5 (Prop_lut5_I0_O)        0.045    -0.178 r  Final_Optional_i/control_bar_0/U0/x_t[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.178    Final_Optional_i/control_bar_0/U0/p_1_in[2]
    SLICE_X39Y46         FDRE                                         r  Final_Optional_i/control_bar_0/U0/x_t_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         0.861    -0.702    Final_Optional_i/control_bar_0/U0/clk_25
    SLICE_X39Y46         FDRE                                         r  Final_Optional_i/control_bar_0/U0/x_t_reg[3]/C
                         clock pessimism              0.246    -0.456    
                         clock uncertainty            0.090    -0.366    
    SLICE_X39Y46         FDRE (Hold_fdre_C_D)         0.091    -0.275    Final_Optional_i/control_bar_0/U0/x_t_reg[3]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 Final_Optional_i/control_ball_0/U0/old_sw_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/control_ball_0/U0/y_t_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Final_Optional_clk_wiz_0_0 rise@0.000ns - clk_out1_Final_Optional_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         0.560    -0.501    Final_Optional_i/control_ball_0/U0/clk_25
    SLICE_X28Y50         FDRE                                         r  Final_Optional_i/control_ball_0/U0/old_sw_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.337 r  Final_Optional_i/control_ball_0/U0/old_sw_y_reg[4]/Q
                         net (fo=1, routed)           0.082    -0.255    Final_Optional_i/control_ball_0/U0/old_sw_y[4]
    SLICE_X29Y50         LUT3 (Prop_lut3_I0_O)        0.045    -0.210 r  Final_Optional_i/control_ball_0/U0/y_t[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    Final_Optional_i/control_ball_0/U0/y_t[4]_i_1_n_0
    SLICE_X29Y50         FDRE                                         r  Final_Optional_i/control_ball_0/U0/y_t_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         0.829    -0.734    Final_Optional_i/control_ball_0/U0/clk_25
    SLICE_X29Y50         FDRE                                         r  Final_Optional_i/control_ball_0/U0/y_t_reg[4]/C
                         clock pessimism              0.246    -0.488    
                         clock uncertainty            0.090    -0.398    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.091    -0.307    Final_Optional_i/control_ball_0/U0/y_t_reg[4]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.097    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Final_Optional_clk_wiz_0_0
  To Clock:  clk_out1_Final_Optional_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       32.541ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.541ns  (required time - arrival time)
  Source:                 Final_Optional_i/memory_bar_0/U0/FSM_sequential_st_write_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Final_Optional_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Final_Optional_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.804ns  (logic 0.952ns (13.991%)  route 5.852ns (86.009%))
  Logic Levels:           4  (LUT2=2 LUT3=2)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 38.706 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         1.660    -0.699    Final_Optional_i/memory_bar_0/U0/clk_25
    SLICE_X33Y53         FDRE                                         r  Final_Optional_i/memory_bar_0/U0/FSM_sequential_st_write_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.243 f  Final_Optional_i/memory_bar_0/U0/FSM_sequential_st_write_reg[2]/Q
                         net (fo=37, routed)          2.544     2.301    Final_Optional_i/memory_bar_0/U0/st_write[2]
    SLICE_X30Y52         LUT3 (Prop_lut3_I1_O)        0.124     2.425 r  Final_Optional_i/memory_bar_0/U0/we__0/O
                         net (fo=1, routed)           0.466     2.891    Final_Optional_i/mux_control_0/U0/we_bar
    SLICE_X30Y52         LUT3 (Prop_lut3_I1_O)        0.124     3.015 r  Final_Optional_i/mux_control_0/U0/out_we0/O
                         net (fo=2, routed)           0.403     3.418    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/wea[0]
    SLICE_X31Y50         LUT2 (Prop_lut2_I1_O)        0.124     3.542 r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena/O
                         net (fo=6, routed)           1.554     5.096    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/ENA
    SLICE_X26Y38         LUT2 (Prop_lut2_I1_O)        0.124     5.220 r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_17/O
                         net (fo=1, routed)           0.886     6.106    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_9
    RAMB36_X1Y6          RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         1.538    38.706    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.473    39.179    
                         clock uncertainty           -0.090    39.089    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    38.646    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.646    
                         arrival time                          -6.106    
  -------------------------------------------------------------------
                         slack                                 32.541    

Slack (MET) :             32.889ns  (required time - arrival time)
  Source:                 Final_Optional_i/control_bar_0/U0/x_t_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/control_ball_0/U0/dir_x_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Final_Optional_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Final_Optional_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.855ns  (logic 2.972ns (43.357%)  route 3.883ns (56.643%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 38.731 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         1.758    -0.601    Final_Optional_i/control_bar_0/U0/clk_25
    SLICE_X40Y47         FDRE                                         r  Final_Optional_i/control_bar_0/U0/x_t_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.145 r  Final_Optional_i/control_bar_0/U0/x_t_reg[2]/Q
                         net (fo=17, routed)          1.409     1.265    Final_Optional_i/control_ball_0/U0/bar_pos_x[2]
    SLICE_X32Y49         LUT2 (Prop_lut2_I1_O)        0.124     1.389 r  Final_Optional_i/control_ball_0/U0/i__carry_i_17/O
                         net (fo=1, routed)           0.000     1.389    Final_Optional_i/control_ball_0/U0/i__carry_i_17_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     2.032 r  Final_Optional_i/control_ball_0/U0/i__carry_i_10/O[3]
                         net (fo=2, routed)           0.884     2.916    Final_Optional_i/control_ball_0/U0/plusOp27[4]
    SLICE_X33Y50         LUT4 (Prop_lut4_I2_O)        0.307     3.223 r  Final_Optional_i/control_ball_0/U0/i__carry_i_7__4/O
                         net (fo=1, routed)           0.000     3.223    Final_Optional_i/control_ball_0/U0/i__carry_i_7__4_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.773 r  Final_Optional_i/control_ball_0/U0/leqOp_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.773    Final_Optional_i/control_ball_0/U0/leqOp_inferred__2/i__carry_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.044 r  Final_Optional_i/control_ball_0/U0/leqOp_inferred__2/i__carry__0/CO[0]
                         net (fo=1, routed)           0.470     4.514    Final_Optional_i/control_ball_0/U0/leqOp29_in
    SLICE_X34Y53         LUT4 (Prop_lut4_I3_O)        0.373     4.887 r  Final_Optional_i/control_ball_0/U0/dir_x_i_5/O
                         net (fo=2, routed)           0.816     5.703    Final_Optional_i/control_ball_0/U0/dir_x132_out
    SLICE_X36Y51         LUT5 (Prop_lut5_I3_O)        0.124     5.827 r  Final_Optional_i/control_ball_0/U0/dir_x_i_4/O
                         net (fo=1, routed)           0.303     6.130    Final_Optional_i/control_ball_0/U0/dir_x_i_4_n_0
    SLICE_X36Y52         LUT6 (Prop_lut6_I2_O)        0.124     6.254 r  Final_Optional_i/control_ball_0/U0/dir_x_i_1/O
                         net (fo=1, routed)           0.000     6.254    Final_Optional_i/control_ball_0/U0/dir_x_i_1_n_0
    SLICE_X36Y52         FDRE                                         r  Final_Optional_i/control_ball_0/U0/dir_x_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         1.563    38.731    Final_Optional_i/control_ball_0/U0/clk_25
    SLICE_X36Y52         FDRE                                         r  Final_Optional_i/control_ball_0/U0/dir_x_reg/C
                         clock pessimism              0.473    39.204    
                         clock uncertainty           -0.090    39.114    
    SLICE_X36Y52         FDRE (Setup_fdre_C_D)        0.029    39.143    Final_Optional_i/control_ball_0/U0/dir_x_reg
  -------------------------------------------------------------------
                         required time                         39.143    
                         arrival time                          -6.254    
  -------------------------------------------------------------------
                         slack                                 32.889    

Slack (MET) :             32.993ns  (required time - arrival time)
  Source:                 Final_Optional_i/memory_bar_0/U0/FSM_sequential_st_write_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Final_Optional_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Final_Optional_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.353ns  (logic 1.153ns (18.150%)  route 5.200ns (81.850%))
  Logic Levels:           4  (LUT2=2 LUT3=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 38.707 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         1.660    -0.699    Final_Optional_i/memory_bar_0/U0/clk_25
    SLICE_X33Y53         FDRE                                         r  Final_Optional_i/memory_bar_0/U0/FSM_sequential_st_write_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.243 f  Final_Optional_i/memory_bar_0/U0/FSM_sequential_st_write_reg[2]/Q
                         net (fo=37, routed)          2.544     2.301    Final_Optional_i/memory_bar_0/U0/st_write[2]
    SLICE_X30Y52         LUT3 (Prop_lut3_I1_O)        0.124     2.425 r  Final_Optional_i/memory_bar_0/U0/we__0/O
                         net (fo=1, routed)           0.466     2.891    Final_Optional_i/mux_control_0/U0/we_bar
    SLICE_X30Y52         LUT3 (Prop_lut3_I1_O)        0.124     3.015 r  Final_Optional_i/mux_control_0/U0/out_we0/O
                         net (fo=2, routed)           0.403     3.418    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/wea[0]
    SLICE_X31Y50         LUT2 (Prop_lut2_I1_O)        0.117     3.535 r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena_inferred__0/i_/O
                         net (fo=6, routed)           0.909     4.444    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/ENA
    SLICE_X35Y38         LUT2 (Prop_lut2_I1_O)        0.332     4.776 r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_21/O
                         net (fo=1, routed)           0.878     5.654    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_11
    RAMB36_X2Y6          RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         1.539    38.707    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.473    39.180    
                         clock uncertainty           -0.090    39.090    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    38.647    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.647    
                         arrival time                          -5.654    
  -------------------------------------------------------------------
                         slack                                 32.993    

Slack (MET) :             33.068ns  (required time - arrival time)
  Source:                 Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Final_Optional_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Final_Optional_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.154ns  (logic 0.954ns (15.501%)  route 5.200ns (84.499%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 38.706 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         1.660    -0.699    Final_Optional_i/mem_control_unit_0/U0/clk_25
    SLICE_X33Y53         FDRE                                         r  Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.243 r  Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/Q
                         net (fo=5, routed)           0.619     0.376    Final_Optional_i/mem_control_unit_0/U0/st[0]
    SLICE_X34Y53         LUT2 (Prop_lut2_I0_O)        0.150     0.526 r  Final_Optional_i/mem_control_unit_0/U0/sel[1]_INST_0/O
                         net (fo=21, routed)          1.270     1.796    Final_Optional_i/mux_control_0/U0/sel[1]
    SLICE_X31Y47         LUT4 (Prop_lut4_I2_O)        0.348     2.144 r  Final_Optional_i/mux_control_0/U0/out_addr[7]_INST_0/O
                         net (fo=12, routed)          3.311     5.456    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X1Y6          RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         1.538    38.706    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.473    39.179    
                         clock uncertainty           -0.090    39.089    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    38.523    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.523    
                         arrival time                          -5.456    
  -------------------------------------------------------------------
                         slack                                 33.068    

Slack (MET) :             33.143ns  (required time - arrival time)
  Source:                 Final_Optional_i/memory_bar_0/U0/FSM_sequential_st_write_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Final_Optional_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Final_Optional_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.209ns  (logic 1.153ns (18.569%)  route 5.056ns (81.431%))
  Logic Levels:           4  (LUT2=2 LUT3=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 38.713 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         1.660    -0.699    Final_Optional_i/memory_bar_0/U0/clk_25
    SLICE_X33Y53         FDRE                                         r  Final_Optional_i/memory_bar_0/U0/FSM_sequential_st_write_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.243 f  Final_Optional_i/memory_bar_0/U0/FSM_sequential_st_write_reg[2]/Q
                         net (fo=37, routed)          2.544     2.301    Final_Optional_i/memory_bar_0/U0/st_write[2]
    SLICE_X30Y52         LUT3 (Prop_lut3_I1_O)        0.124     2.425 r  Final_Optional_i/memory_bar_0/U0/we__0/O
                         net (fo=1, routed)           0.466     2.891    Final_Optional_i/mux_control_0/U0/we_bar
    SLICE_X30Y52         LUT3 (Prop_lut3_I1_O)        0.124     3.015 r  Final_Optional_i/mux_control_0/U0/out_we0/O
                         net (fo=2, routed)           0.403     3.418    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/wea[0]
    SLICE_X31Y50         LUT2 (Prop_lut2_I1_O)        0.117     3.535 r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena_inferred__0/i_/O
                         net (fo=6, routed)           1.288     4.823    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/ENA
    SLICE_X26Y41         LUT2 (Prop_lut2_I1_O)        0.332     5.155 r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_23/O
                         net (fo=1, routed)           0.355     5.511    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_12
    RAMB36_X1Y8          RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         1.545    38.713    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.473    39.186    
                         clock uncertainty           -0.090    39.096    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    38.653    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.653    
                         arrival time                          -5.511    
  -------------------------------------------------------------------
                         slack                                 33.143    

Slack (MET) :             33.183ns  (required time - arrival time)
  Source:                 Final_Optional_i/control_ball_0/U0/new_sw_x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/control_ball_0/U0/vel_x_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Final_Optional_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Final_Optional_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.774ns  (logic 2.213ns (32.670%)  route 4.561ns (67.330%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 38.731 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         1.661    -0.698    Final_Optional_i/control_ball_0/U0/clk_25
    SLICE_X35Y50         FDRE                                         r  Final_Optional_i/control_ball_0/U0/new_sw_x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.242 r  Final_Optional_i/control_ball_0/U0/new_sw_x_reg[3]/Q
                         net (fo=32, routed)          1.648     1.406    Final_Optional_i/control_ball_0/U0/new_sw_x[3]
    SLICE_X39Y47         LUT4 (Prop_lut4_I1_O)        0.152     1.558 f  Final_Optional_i/control_ball_0/U0/ltOp_carry_i_13/O
                         net (fo=2, routed)           0.566     2.124    Final_Optional_i/control_ball_0/U0/plusOp8[6]
    SLICE_X39Y46         LUT6 (Prop_lut6_I1_O)        0.332     2.456 r  Final_Optional_i/control_ball_0/U0/ltOp_carry_i_2/O
                         net (fo=1, routed)           0.514     2.971    Final_Optional_i/control_ball_0/U0/ltOp_carry_i_2_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     3.375 r  Final_Optional_i/control_ball_0/U0/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.375    Final_Optional_i/control_ball_0/U0/ltOp_carry_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.629 r  Final_Optional_i/control_ball_0/U0/ltOp_carry__0/CO[0]
                         net (fo=5, routed)           0.826     4.455    Final_Optional_i/control_ball_0/U0/ltOp_carry__0_n_3
    SLICE_X36Y50         LUT6 (Prop_lut6_I0_O)        0.367     4.822 r  Final_Optional_i/control_ball_0/U0/vel_x[2]_i_3/O
                         net (fo=1, routed)           0.279     5.101    Final_Optional_i/control_ball_0/U0/vel_x[2]_i_3_n_0
    SLICE_X36Y50         LUT5 (Prop_lut5_I0_O)        0.124     5.225 r  Final_Optional_i/control_ball_0/U0/vel_x[2]_i_2/O
                         net (fo=3, routed)           0.727     5.952    Final_Optional_i/control_ball_0/U0/vel_x
    SLICE_X37Y50         LUT2 (Prop_lut2_I0_O)        0.124     6.076 r  Final_Optional_i/control_ball_0/U0/vel_x[0]_i_1/O
                         net (fo=1, routed)           0.000     6.076    Final_Optional_i/control_ball_0/U0/vel_x[0]_i_1_n_0
    SLICE_X37Y50         FDRE                                         r  Final_Optional_i/control_ball_0/U0/vel_x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         1.563    38.731    Final_Optional_i/control_ball_0/U0/clk_25
    SLICE_X37Y50         FDRE                                         r  Final_Optional_i/control_ball_0/U0/vel_x_reg[0]/C
                         clock pessimism              0.588    39.318    
                         clock uncertainty           -0.090    39.228    
    SLICE_X37Y50         FDRE (Setup_fdre_C_D)        0.031    39.259    Final_Optional_i/control_ball_0/U0/vel_x_reg[0]
  -------------------------------------------------------------------
                         required time                         39.259    
                         arrival time                          -6.076    
  -------------------------------------------------------------------
                         slack                                 33.183    

Slack (MET) :             33.198ns  (required time - arrival time)
  Source:                 Final_Optional_i/control_ball_0/U0/new_sw_x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/control_ball_0/U0/vel_x_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Final_Optional_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Final_Optional_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.803ns  (logic 2.242ns (32.957%)  route 4.561ns (67.043%))
  Logic Levels:           7  (CARRY4=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 38.731 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         1.661    -0.698    Final_Optional_i/control_ball_0/U0/clk_25
    SLICE_X35Y50         FDRE                                         r  Final_Optional_i/control_ball_0/U0/new_sw_x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.242 r  Final_Optional_i/control_ball_0/U0/new_sw_x_reg[3]/Q
                         net (fo=32, routed)          1.648     1.406    Final_Optional_i/control_ball_0/U0/new_sw_x[3]
    SLICE_X39Y47         LUT4 (Prop_lut4_I1_O)        0.152     1.558 f  Final_Optional_i/control_ball_0/U0/ltOp_carry_i_13/O
                         net (fo=2, routed)           0.566     2.124    Final_Optional_i/control_ball_0/U0/plusOp8[6]
    SLICE_X39Y46         LUT6 (Prop_lut6_I1_O)        0.332     2.456 r  Final_Optional_i/control_ball_0/U0/ltOp_carry_i_2/O
                         net (fo=1, routed)           0.514     2.971    Final_Optional_i/control_ball_0/U0/ltOp_carry_i_2_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     3.375 r  Final_Optional_i/control_ball_0/U0/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.375    Final_Optional_i/control_ball_0/U0/ltOp_carry_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.629 r  Final_Optional_i/control_ball_0/U0/ltOp_carry__0/CO[0]
                         net (fo=5, routed)           0.826     4.455    Final_Optional_i/control_ball_0/U0/ltOp_carry__0_n_3
    SLICE_X36Y50         LUT6 (Prop_lut6_I0_O)        0.367     4.822 r  Final_Optional_i/control_ball_0/U0/vel_x[2]_i_3/O
                         net (fo=1, routed)           0.279     5.101    Final_Optional_i/control_ball_0/U0/vel_x[2]_i_3_n_0
    SLICE_X36Y50         LUT5 (Prop_lut5_I0_O)        0.124     5.225 r  Final_Optional_i/control_ball_0/U0/vel_x[2]_i_2/O
                         net (fo=3, routed)           0.727     5.952    Final_Optional_i/control_ball_0/U0/vel_x
    SLICE_X37Y50         LUT5 (Prop_lut5_I3_O)        0.153     6.105 r  Final_Optional_i/control_ball_0/U0/vel_x[1]_i_1/O
                         net (fo=1, routed)           0.000     6.105    Final_Optional_i/control_ball_0/U0/vel_x[1]_i_1_n_0
    SLICE_X37Y50         FDRE                                         r  Final_Optional_i/control_ball_0/U0/vel_x_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         1.563    38.731    Final_Optional_i/control_ball_0/U0/clk_25
    SLICE_X37Y50         FDRE                                         r  Final_Optional_i/control_ball_0/U0/vel_x_reg[1]/C
                         clock pessimism              0.588    39.318    
                         clock uncertainty           -0.090    39.228    
    SLICE_X37Y50         FDRE (Setup_fdre_C_D)        0.075    39.303    Final_Optional_i/control_ball_0/U0/vel_x_reg[1]
  -------------------------------------------------------------------
                         required time                         39.303    
                         arrival time                          -6.105    
  -------------------------------------------------------------------
                         slack                                 33.198    

Slack (MET) :             33.234ns  (required time - arrival time)
  Source:                 Final_Optional_i/memory_bar_0/U0/FSM_sequential_st_write_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Final_Optional_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Final_Optional_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.115ns  (logic 0.952ns (15.569%)  route 5.163ns (84.431%))
  Logic Levels:           4  (LUT2=2 LUT3=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.290ns = ( 38.710 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         1.660    -0.699    Final_Optional_i/memory_bar_0/U0/clk_25
    SLICE_X33Y53         FDRE                                         r  Final_Optional_i/memory_bar_0/U0/FSM_sequential_st_write_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.243 f  Final_Optional_i/memory_bar_0/U0/FSM_sequential_st_write_reg[2]/Q
                         net (fo=37, routed)          2.544     2.301    Final_Optional_i/memory_bar_0/U0/st_write[2]
    SLICE_X30Y52         LUT3 (Prop_lut3_I1_O)        0.124     2.425 r  Final_Optional_i/memory_bar_0/U0/we__0/O
                         net (fo=1, routed)           0.466     2.891    Final_Optional_i/mux_control_0/U0/we_bar
    SLICE_X30Y52         LUT3 (Prop_lut3_I1_O)        0.124     3.015 r  Final_Optional_i/mux_control_0/U0/out_we0/O
                         net (fo=2, routed)           0.403     3.418    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/wea[0]
    SLICE_X31Y50         LUT2 (Prop_lut2_I1_O)        0.124     3.542 r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena/O
                         net (fo=6, routed)           1.268     4.810    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/ENA
    SLICE_X26Y38         LUT2 (Prop_lut2_I1_O)        0.124     4.934 r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_gate_5/O
                         net (fo=1, routed)           0.482     5.416    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_sig_3
    RAMB36_X1Y7          RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         1.542    38.710    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.473    39.183    
                         clock uncertainty           -0.090    39.093    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    38.650    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.650    
                         arrival time                          -5.416    
  -------------------------------------------------------------------
                         slack                                 33.234    

Slack (MET) :             33.289ns  (required time - arrival time)
  Source:                 Final_Optional_i/control_ball_0/U0/new_sw_x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/control_ball_0/U0/vel_x_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Final_Optional_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Final_Optional_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.669ns  (logic 2.213ns (33.183%)  route 4.456ns (66.817%))
  Logic Levels:           7  (CARRY4=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 38.731 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         1.661    -0.698    Final_Optional_i/control_ball_0/U0/clk_25
    SLICE_X35Y50         FDRE                                         r  Final_Optional_i/control_ball_0/U0/new_sw_x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.242 r  Final_Optional_i/control_ball_0/U0/new_sw_x_reg[3]/Q
                         net (fo=32, routed)          1.648     1.406    Final_Optional_i/control_ball_0/U0/new_sw_x[3]
    SLICE_X39Y47         LUT4 (Prop_lut4_I1_O)        0.152     1.558 f  Final_Optional_i/control_ball_0/U0/ltOp_carry_i_13/O
                         net (fo=2, routed)           0.566     2.124    Final_Optional_i/control_ball_0/U0/plusOp8[6]
    SLICE_X39Y46         LUT6 (Prop_lut6_I1_O)        0.332     2.456 r  Final_Optional_i/control_ball_0/U0/ltOp_carry_i_2/O
                         net (fo=1, routed)           0.514     2.971    Final_Optional_i/control_ball_0/U0/ltOp_carry_i_2_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     3.375 r  Final_Optional_i/control_ball_0/U0/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.375    Final_Optional_i/control_ball_0/U0/ltOp_carry_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.629 r  Final_Optional_i/control_ball_0/U0/ltOp_carry__0/CO[0]
                         net (fo=5, routed)           0.826     4.455    Final_Optional_i/control_ball_0/U0/ltOp_carry__0_n_3
    SLICE_X36Y50         LUT6 (Prop_lut6_I0_O)        0.367     4.822 r  Final_Optional_i/control_ball_0/U0/vel_x[2]_i_3/O
                         net (fo=1, routed)           0.279     5.101    Final_Optional_i/control_ball_0/U0/vel_x[2]_i_3_n_0
    SLICE_X36Y50         LUT5 (Prop_lut5_I0_O)        0.124     5.225 r  Final_Optional_i/control_ball_0/U0/vel_x[2]_i_2/O
                         net (fo=3, routed)           0.622     5.847    Final_Optional_i/control_ball_0/U0/vel_x
    SLICE_X37Y50         LUT6 (Prop_lut6_I4_O)        0.124     5.971 r  Final_Optional_i/control_ball_0/U0/vel_x[2]_i_1/O
                         net (fo=1, routed)           0.000     5.971    Final_Optional_i/control_ball_0/U0/vel_x[2]_i_1_n_0
    SLICE_X37Y50         FDRE                                         r  Final_Optional_i/control_ball_0/U0/vel_x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         1.563    38.731    Final_Optional_i/control_ball_0/U0/clk_25
    SLICE_X37Y50         FDRE                                         r  Final_Optional_i/control_ball_0/U0/vel_x_reg[2]/C
                         clock pessimism              0.588    39.318    
                         clock uncertainty           -0.090    39.228    
    SLICE_X37Y50         FDRE (Setup_fdre_C_D)        0.032    39.260    Final_Optional_i/control_ball_0/U0/vel_x_reg[2]
  -------------------------------------------------------------------
                         required time                         39.260    
                         arrival time                          -5.971    
  -------------------------------------------------------------------
                         slack                                 33.289    

Slack (MET) :             33.301ns  (required time - arrival time)
  Source:                 Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Final_Optional_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Final_Optional_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.921ns  (logic 0.954ns (16.112%)  route 4.967ns (83.888%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 38.706 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         1.660    -0.699    Final_Optional_i/mem_control_unit_0/U0/clk_25
    SLICE_X33Y53         FDRE                                         r  Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.243 r  Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/Q
                         net (fo=5, routed)           0.619     0.376    Final_Optional_i/mem_control_unit_0/U0/st[0]
    SLICE_X34Y53         LUT2 (Prop_lut2_I0_O)        0.150     0.526 r  Final_Optional_i/mem_control_unit_0/U0/sel[1]_INST_0/O
                         net (fo=21, routed)          0.904     1.431    Final_Optional_i/mux_control_0/U0/sel[1]
    SLICE_X29Y48         LUT4 (Prop_lut4_I2_O)        0.348     1.779 r  Final_Optional_i/mux_control_0/U0/out_addr[12]_INST_0/O
                         net (fo=12, routed)          3.444     5.222    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[12]
    RAMB36_X1Y6          RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         1.538    38.706    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.473    39.179    
                         clock uncertainty           -0.090    39.089    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    38.523    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.523    
                         arrival time                          -5.222    
  -------------------------------------------------------------------
                         slack                                 33.301    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 Final_Optional_i/control_ball_0/U0/y_t_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/memory_ball_0/U0/address_t_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Final_Optional_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Final_Optional_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.231ns (45.163%)  route 0.280ns (54.837%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         0.560    -0.501    Final_Optional_i/control_ball_0/U0/clk_25
    SLICE_X27Y50         FDRE                                         r  Final_Optional_i/control_ball_0/U0/y_t_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  Final_Optional_i/control_ball_0/U0/y_t_reg[8]/Q
                         net (fo=1, routed)           0.199    -0.161    Final_Optional_i/memory_ball_0/U0/y_t[8]
    SLICE_X27Y49         LUT5 (Prop_lut5_I4_O)        0.045    -0.116 r  Final_Optional_i/memory_ball_0/U0/address_t[16]_i_2/O
                         net (fo=1, routed)           0.082    -0.034    Final_Optional_i/memory_ball_0/U0/address_t[16]_i_2_n_0
    SLICE_X27Y49         LUT4 (Prop_lut4_I3_O)        0.045     0.011 r  Final_Optional_i/memory_ball_0/U0/address_t[16]_i_1/O
                         net (fo=1, routed)           0.000     0.011    Final_Optional_i/memory_ball_0/U0/address_t[16]_i_1_n_0
    SLICE_X27Y49         FDRE                                         r  Final_Optional_i/memory_ball_0/U0/address_t_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         0.834    -0.729    Final_Optional_i/memory_ball_0/U0/clk_25
    SLICE_X27Y49         FDRE                                         r  Final_Optional_i/memory_ball_0/U0/address_t_reg[16]/C
                         clock pessimism              0.503    -0.226    
                         clock uncertainty            0.090    -0.137    
    SLICE_X27Y49         FDRE (Hold_fdre_C_D)         0.092    -0.045    Final_Optional_i/memory_ball_0/U0/address_t_reg[16]
  -------------------------------------------------------------------
                         required time                          0.045    
                         arrival time                           0.011    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 Final_Optional_i/VGA_SYNC_0/U0/pixel_row_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Final_Optional_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Final_Optional_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.882%)  route 0.252ns (64.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.689ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         0.564    -0.497    Final_Optional_i/VGA_SYNC_0/U0/clock_25Mhz
    SLICE_X26Y42         FDRE                                         r  Final_Optional_i/VGA_SYNC_0/U0/pixel_row_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  Final_Optional_i/VGA_SYNC_0/U0/pixel_row_reg[2]/Q
                         net (fo=12, routed)          0.252    -0.104    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X1Y8          RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         0.874    -0.689    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.250    -0.438    
                         clock uncertainty            0.090    -0.348    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.165    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.165    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 Final_Optional_i/control_ball_0/U0/old_sw_y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/control_ball_0/U0/y_t_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Final_Optional_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Final_Optional_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.212%)  route 0.087ns (31.788%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         0.560    -0.501    Final_Optional_i/control_ball_0/U0/clk_25
    SLICE_X26Y50         FDRE                                         r  Final_Optional_i/control_ball_0/U0/old_sw_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  Final_Optional_i/control_ball_0/U0/old_sw_y_reg[3]/Q
                         net (fo=1, routed)           0.087    -0.273    Final_Optional_i/control_ball_0/U0/old_sw_y[3]
    SLICE_X27Y50         LUT3 (Prop_lut3_I0_O)        0.045    -0.228 r  Final_Optional_i/control_ball_0/U0/y_t[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.228    Final_Optional_i/control_ball_0/U0/y_t[3]_i_1_n_0
    SLICE_X27Y50         FDRE                                         r  Final_Optional_i/control_ball_0/U0/y_t_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         0.829    -0.734    Final_Optional_i/control_ball_0/U0/clk_25
    SLICE_X27Y50         FDRE                                         r  Final_Optional_i/control_ball_0/U0/y_t_reg[3]/C
                         clock pessimism              0.246    -0.488    
                         clock uncertainty            0.090    -0.398    
    SLICE_X27Y50         FDRE (Hold_fdre_C_D)         0.092    -0.306    Final_Optional_i/control_ball_0/U0/y_t_reg[3]
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 Final_Optional_i/VGA_SYNC_0/U0/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/VGA_SYNC_0/U0/pixel_row_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Final_Optional_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Final_Optional_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.394%)  route 0.092ns (39.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         0.564    -0.497    Final_Optional_i/VGA_SYNC_0/U0/clock_25Mhz
    SLICE_X27Y42         FDRE                                         r  Final_Optional_i/VGA_SYNC_0/U0/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  Final_Optional_i/VGA_SYNC_0/U0/v_count_reg[4]/Q
                         net (fo=6, routed)           0.092    -0.263    Final_Optional_i/VGA_SYNC_0/U0/v_count_reg__0[4]
    SLICE_X26Y42         FDRE                                         r  Final_Optional_i/VGA_SYNC_0/U0/pixel_row_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         0.832    -0.731    Final_Optional_i/VGA_SYNC_0/U0/clock_25Mhz
    SLICE_X26Y42         FDRE                                         r  Final_Optional_i/VGA_SYNC_0/U0/pixel_row_reg[4]/C
                         clock pessimism              0.247    -0.484    
                         clock uncertainty            0.090    -0.394    
    SLICE_X26Y42         FDRE (Hold_fdre_C_D)         0.047    -0.347    Final_Optional_i/VGA_SYNC_0/U0/pixel_row_reg[4]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 Final_Optional_i/control_bar_0/U0/old_sw_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/control_bar_0/U0/x_t_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Final_Optional_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Final_Optional_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.187%)  route 0.095ns (33.813%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.699ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         0.595    -0.466    Final_Optional_i/control_bar_0/U0/clk_25
    SLICE_X41Y47         FDRE                                         r  Final_Optional_i/control_bar_0/U0/old_sw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.325 r  Final_Optional_i/control_bar_0/U0/old_sw_reg[9]/Q
                         net (fo=1, routed)           0.095    -0.230    Final_Optional_i/control_bar_0/U0/old_sw[9]
    SLICE_X40Y47         LUT5 (Prop_lut5_I0_O)        0.045    -0.185 r  Final_Optional_i/control_bar_0/U0/x_t[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.185    Final_Optional_i/control_bar_0/U0/p_1_in[8]
    SLICE_X40Y47         FDRE                                         r  Final_Optional_i/control_bar_0/U0/x_t_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         0.864    -0.699    Final_Optional_i/control_bar_0/U0/clk_25
    SLICE_X40Y47         FDRE                                         r  Final_Optional_i/control_bar_0/U0/x_t_reg[9]/C
                         clock pessimism              0.246    -0.453    
                         clock uncertainty            0.090    -0.363    
    SLICE_X40Y47         FDRE (Hold_fdre_C_D)         0.092    -0.271    Final_Optional_i/control_bar_0/U0/x_t_reg[9]
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 Final_Optional_i/control_bar_0/U0/old_sw_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/control_bar_0/U0/x_t_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Final_Optional_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Final_Optional_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.699ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         0.595    -0.466    Final_Optional_i/control_bar_0/U0/clk_25
    SLICE_X41Y47         FDRE                                         r  Final_Optional_i/control_bar_0/U0/old_sw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.325 r  Final_Optional_i/control_bar_0/U0/old_sw_reg[2]/Q
                         net (fo=1, routed)           0.097    -0.228    Final_Optional_i/control_bar_0/U0/old_sw[2]
    SLICE_X40Y47         LUT5 (Prop_lut5_I0_O)        0.045    -0.183 r  Final_Optional_i/control_bar_0/U0/x_t[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.183    Final_Optional_i/control_bar_0/U0/p_1_in[1]
    SLICE_X40Y47         FDRE                                         r  Final_Optional_i/control_bar_0/U0/x_t_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         0.864    -0.699    Final_Optional_i/control_bar_0/U0/clk_25
    SLICE_X40Y47         FDRE                                         r  Final_Optional_i/control_bar_0/U0/x_t_reg[2]/C
                         clock pessimism              0.246    -0.453    
                         clock uncertainty            0.090    -0.363    
    SLICE_X40Y47         FDRE (Hold_fdre_C_D)         0.091    -0.272    Final_Optional_i/control_bar_0/U0/x_t_reg[2]
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 Final_Optional_i/VGA_SYNC_0/U0/v_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/VGA_SYNC_0/U0/pixel_row_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Final_Optional_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Final_Optional_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.485%)  route 0.128ns (47.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         0.564    -0.497    Final_Optional_i/VGA_SYNC_0/U0/clock_25Mhz
    SLICE_X27Y42         FDRE                                         r  Final_Optional_i/VGA_SYNC_0/U0/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  Final_Optional_i/VGA_SYNC_0/U0/v_count_reg[7]/Q
                         net (fo=7, routed)           0.128    -0.228    Final_Optional_i/VGA_SYNC_0/U0/v_count_reg__0[7]
    SLICE_X26Y42         FDRE                                         r  Final_Optional_i/VGA_SYNC_0/U0/pixel_row_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         0.832    -0.731    Final_Optional_i/VGA_SYNC_0/U0/clock_25Mhz
    SLICE_X26Y42         FDRE                                         r  Final_Optional_i/VGA_SYNC_0/U0/pixel_row_reg[7]/C
                         clock pessimism              0.247    -0.484    
                         clock uncertainty            0.090    -0.394    
    SLICE_X26Y42         FDRE (Hold_fdre_C_D)         0.076    -0.318    Final_Optional_i/VGA_SYNC_0/U0/pixel_row_reg[7]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 Final_Optional_i/memory_bar_0/U0/j_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/memory_bar_0/U0/j_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Final_Optional_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Final_Optional_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.606%)  route 0.102ns (35.394%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         0.586    -0.475    Final_Optional_i/memory_bar_0/U0/clk_25
    SLICE_X37Y55         FDRE                                         r  Final_Optional_i/memory_bar_0/U0/j_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  Final_Optional_i/memory_bar_0/U0/j_reg[2]/Q
                         net (fo=5, routed)           0.102    -0.232    Final_Optional_i/memory_bar_0/U0/j[2]
    SLICE_X36Y55         LUT6 (Prop_lut6_I5_O)        0.045    -0.187 r  Final_Optional_i/memory_bar_0/U0/j[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.187    Final_Optional_i/memory_bar_0/U0/j[4]_i_1_n_1
    SLICE_X36Y55         FDRE                                         r  Final_Optional_i/memory_bar_0/U0/j_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         0.856    -0.707    Final_Optional_i/memory_bar_0/U0/clk_25
    SLICE_X36Y55         FDRE                                         r  Final_Optional_i/memory_bar_0/U0/j_reg[4]/C
                         clock pessimism              0.245    -0.462    
                         clock uncertainty            0.090    -0.372    
    SLICE_X36Y55         FDRE (Hold_fdre_C_D)         0.092    -0.280    Final_Optional_i/memory_bar_0/U0/j_reg[4]
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 Final_Optional_i/control_bar_0/U0/old_sw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/control_bar_0/U0/x_t_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Final_Optional_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Final_Optional_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         0.592    -0.469    Final_Optional_i/control_bar_0/U0/clk_25
    SLICE_X38Y46         FDRE                                         r  Final_Optional_i/control_bar_0/U0/old_sw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.305 r  Final_Optional_i/control_bar_0/U0/old_sw_reg[3]/Q
                         net (fo=1, routed)           0.082    -0.223    Final_Optional_i/control_bar_0/U0/old_sw[3]
    SLICE_X39Y46         LUT5 (Prop_lut5_I0_O)        0.045    -0.178 r  Final_Optional_i/control_bar_0/U0/x_t[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.178    Final_Optional_i/control_bar_0/U0/p_1_in[2]
    SLICE_X39Y46         FDRE                                         r  Final_Optional_i/control_bar_0/U0/x_t_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         0.861    -0.702    Final_Optional_i/control_bar_0/U0/clk_25
    SLICE_X39Y46         FDRE                                         r  Final_Optional_i/control_bar_0/U0/x_t_reg[3]/C
                         clock pessimism              0.246    -0.456    
                         clock uncertainty            0.090    -0.366    
    SLICE_X39Y46         FDRE (Hold_fdre_C_D)         0.091    -0.275    Final_Optional_i/control_bar_0/U0/x_t_reg[3]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 Final_Optional_i/control_ball_0/U0/old_sw_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/control_ball_0/U0/y_t_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Final_Optional_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Final_Optional_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         0.560    -0.501    Final_Optional_i/control_ball_0/U0/clk_25
    SLICE_X28Y50         FDRE                                         r  Final_Optional_i/control_ball_0/U0/old_sw_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.337 r  Final_Optional_i/control_ball_0/U0/old_sw_y_reg[4]/Q
                         net (fo=1, routed)           0.082    -0.255    Final_Optional_i/control_ball_0/U0/old_sw_y[4]
    SLICE_X29Y50         LUT3 (Prop_lut3_I0_O)        0.045    -0.210 r  Final_Optional_i/control_ball_0/U0/y_t[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    Final_Optional_i/control_ball_0/U0/y_t[4]_i_1_n_0
    SLICE_X29Y50         FDRE                                         r  Final_Optional_i/control_ball_0/U0/y_t_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=257, routed)         0.829    -0.734    Final_Optional_i/control_ball_0/U0/clk_25
    SLICE_X29Y50         FDRE                                         r  Final_Optional_i/control_ball_0/U0/y_t_reg[4]/C
                         clock pessimism              0.246    -0.488    
                         clock uncertainty            0.090    -0.398    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.091    -0.307    Final_Optional_i/control_ball_0/U0/y_t_reg[4]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.097    





