// Seed: 1657106652
program module_0 (
    input wor id_0,
    input tri0 id_1,
    output tri id_2,
    input wire id_3,
    input wire id_4,
    input supply1 id_5,
    output tri0 id_6,
    input uwire id_7,
    input tri id_8,
    input wor id_9,
    input uwire id_10,
    output supply0 id_11
);
  assign id_2 = 1;
  assign module_1.id_3 = 0;
endprogram
module module_1 (
    output tri0 id_0,
    output supply0 id_1
    , id_5,
    input wand id_2,
    output wire id_3
);
  always @(posedge !1 << -1'b0 or posedge id_2 & id_2) begin : LABEL_0
    $signed(44);
    ;
  end
  module_0 modCall_1 (
      id_2,
      id_2,
      id_3,
      id_2,
      id_2,
      id_2,
      id_0,
      id_2,
      id_2,
      id_2,
      id_2,
      id_1
  );
endmodule
