5 d 1 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd slist3.2.vcd -o slist3.2.cdd -v slist3.2.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" slist3.2.v 1 26 1
2 1 4 90009 2 1 100c 0 0 1 9 c
2 2 4 50005 0 1 1410 0 0 1 9 b
2 3 4 50009 2 36 e 1 2
2 4 0 0 1 1 1000 0 0 1 9 foo.x
2 5 0 0 1 29 1000 4 0 1 26 2
2 6 0 0 2 1 100c 0 0 1 9 b
2 7 0 0 2 29 1008 6 0 1 26 2
2 8 0 0 1 1 1000 0 0 1 9 bar.a
2 9 0 0 1 29 1000 8 0 1 26 2
2 10 0 0 2 2b 1008 7 9 1 26 2
2 11 0 0 2 2b 1008 5 10 1 26 2
2 12 6 70008 5 45 100a 11 0 1 26 2
2 13 7 20006 2 3d 5002 0 0 1 26 2 foo
1 a 3 830005 1 0 0 0 1 25 2
1 c 3 30008 1 0 0 0 1 25 102
1 b 4 30005 1 0 0 0 1 25 102
4 3 f 3 3
4 13 6 12 0
4 12 1 13 0
3 1 main.foo "main.foo" slist3.2.v 7 10 1
2 14 9 100014 1 1 1000 0 0 1 9 bar.a
2 15 9 c000c 2 1 100c 0 0 1 9 b
2 16 9 80008 1 1 1000 0 0 1 9 x
2 17 9 8000c 2 9 1008 15 16 1 26 1002
2 18 9 80014 2 9 1008 14 17 1 26 102
2 19 9 40004 0 1 1410 0 0 1 9 a
2 20 9 40014 2 37 1a 18 19
1 x 8 30008 1 0 0 0 1 25 2
4 20 11 0 0
3 0 foobar "main.bar" slist3.2.v 30 34 1
1 a 32 30004 1 0 0 0 1 25 2
3 1 main.$u0 "main.$u0" slist3.2.v 0 24 1
