17:10:57 INFO  : Registering command handlers for Vitis TCF services
17:10:58 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\temp_xsdb_launch_script.tcl
17:11:01 INFO  : Platform repository initialization has completed.
17:11:02 INFO  : XSCT server has started successfully.
17:11:04 INFO  : Successfully done setting XSCT server connection channel  
17:11:04 INFO  : plnx-install-location is set to ''
17:11:04 INFO  : Successfully done query RDI_DATADIR 
17:11:04 INFO  : Successfully done setting workspace for the tool. 
17:13:20 INFO  : Result from executing command 'getProjects': RFSoC_IP06_10_DelayExp_plt
17:13:20 INFO  : Result from executing command 'getPlatforms': 
17:16:03 INFO  : No changes in MSS file content so sources will not be generated.
17:18:28 INFO  : Result from executing command 'getProjects': RFSoC_IP06_10_DelayExp_plt
17:18:28 INFO  : Result from executing command 'getPlatforms': RFSoC_IP06_10_DelayExp_plt|E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/RFSoC_IP06_10_DelayExp_plt.xpfm
17:18:29 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
17:19:32 INFO  : No changes in MSS file content so sources will not be generated.
17:20:46 INFO  : Result from executing command 'getProjects': RFSoC_IP06_10_DelayExp_plt
17:20:46 INFO  : Result from executing command 'getPlatforms': RFSoC_IP06_10_DelayExp_plt|E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/RFSoC_IP06_10_DelayExp_plt.xpfm
17:20:47 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
17:22:48 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\temp_xsdb_launch_script.tcl
17:22:53 INFO  : XSCT server has started successfully.
17:22:53 INFO  : Successfully done setting XSCT server connection channel  
17:22:53 INFO  : plnx-install-location is set to ''
17:22:53 INFO  : Successfully done setting workspace for the tool. 
17:23:02 INFO  : Registering command handlers for Vitis TCF services
17:23:02 INFO  : Platform repository initialization has completed.
17:23:06 INFO  : Successfully done query RDI_DATADIR 
17:25:25 INFO  : Result from executing command 'getProjects': RFSoC_IP06_10_DelayExp_plt
17:25:25 INFO  : Result from executing command 'getPlatforms': RFSoC_IP06_10_DelayExp_plt|E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/RFSoC_IP06_10_DelayExp_plt.xpfm
17:25:49 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
17:25:49 INFO  : Updating application flags with new BSP settings...
17:25:50 INFO  : Successfully updated application flags for project RFSoC_IP06_10_DelayExp_app.
17:27:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:27:22 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
17:27:22 INFO  : 'jtag frequency' command is executed.
17:27:22 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:27:23 INFO  : Context for 'APU' is selected.
17:27:24 INFO  : System reset is completed.
17:27:27 INFO  : 'after 3000' command is executed.
17:27:27 INFO  : Context for 'APU' is selected.
17:27:27 INFO  : Cleared APU and A53 resets
17:27:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
17:27:47 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
17:27:48 INFO  : Context for 'APU' is selected.
17:27:48 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
17:27:48 INFO  : 'configparams force-mem-access 1' command is executed.
17:27:48 INFO  : Context for 'APU' is selected.
17:27:48 INFO  : Boot mode is read from the target.
17:27:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:27:48 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:27:49 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:27:49 INFO  : 'set bp_27_49_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:27:50 INFO  : 'con -block -timeout 60' command is executed.
17:27:50 INFO  : 'bpremove $bp_27_49_fsbl_bp' command is executed.
17:27:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:27:50 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:27:51 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Debug/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
17:27:52 INFO  : 'configparams force-mem-access 0' command is executed.
17:27:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_27_49_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_27_49_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Debug/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:27:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:27:52 INFO  : 'con' command is executed.
17:27:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:27:52 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
17:29:00 INFO  : Disconnected from the channel tcfchan#3.
17:29:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:29:00 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
17:29:00 INFO  : 'jtag frequency' command is executed.
17:29:00 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:29:00 INFO  : Context for 'APU' is selected.
17:29:01 INFO  : System reset is completed.
17:29:04 INFO  : 'after 3000' command is executed.
17:29:04 INFO  : Context for 'APU' is selected.
17:29:04 INFO  : Cleared APU and A53 resets
17:29:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
17:29:24 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
17:29:24 INFO  : Context for 'APU' is selected.
17:29:24 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
17:29:24 INFO  : 'configparams force-mem-access 1' command is executed.
17:29:24 INFO  : Context for 'APU' is selected.
17:29:24 INFO  : Boot mode is read from the target.
17:29:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:29:24 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:29:25 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:29:25 INFO  : 'set bp_29_25_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:29:26 INFO  : 'con -block -timeout 60' command is executed.
17:29:26 INFO  : 'bpremove $bp_29_25_fsbl_bp' command is executed.
17:29:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:29:26 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:29:27 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Debug/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
17:29:27 INFO  : 'configparams force-mem-access 0' command is executed.
17:29:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_29_25_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_29_25_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Debug/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:29:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:29:28 INFO  : 'con' command is executed.
17:29:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:29:28 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
17:31:33 INFO  : Disconnected from the channel tcfchan#4.
17:31:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:31:33 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
17:31:33 INFO  : 'jtag frequency' command is executed.
17:31:33 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:31:33 INFO  : Context for 'APU' is selected.
17:31:34 INFO  : System reset is completed.
17:31:37 INFO  : 'after 3000' command is executed.
17:31:37 INFO  : Context for 'APU' is selected.
17:31:37 INFO  : Cleared APU and A53 resets
17:31:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
17:31:57 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
17:31:57 INFO  : Context for 'APU' is selected.
17:31:57 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
17:31:57 INFO  : 'configparams force-mem-access 1' command is executed.
17:31:57 INFO  : Context for 'APU' is selected.
17:31:57 INFO  : Boot mode is read from the target.
17:31:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:31:57 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:31:58 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:31:58 INFO  : 'set bp_31_58_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:31:59 INFO  : 'con -block -timeout 60' command is executed.
17:31:59 INFO  : 'bpremove $bp_31_58_fsbl_bp' command is executed.
17:31:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:31:59 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:32:00 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Debug/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
17:32:00 INFO  : 'configparams force-mem-access 0' command is executed.
17:32:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_31_58_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_31_58_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Debug/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:32:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:32:01 INFO  : 'con' command is executed.
17:32:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:32:01 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
17:34:40 INFO  : Disconnected from the channel tcfchan#5.
17:34:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:34:40 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
17:34:40 INFO  : 'jtag frequency' command is executed.
17:34:40 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:34:40 INFO  : Context for 'APU' is selected.
17:34:41 INFO  : System reset is completed.
17:34:44 INFO  : 'after 3000' command is executed.
17:34:44 INFO  : Context for 'APU' is selected.
17:34:44 INFO  : Cleared APU and A53 resets
17:34:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
17:35:04 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
17:35:04 INFO  : Context for 'APU' is selected.
17:35:04 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
17:35:04 INFO  : 'configparams force-mem-access 1' command is executed.
17:35:04 INFO  : Context for 'APU' is selected.
17:35:04 INFO  : Boot mode is read from the target.
17:35:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:35:04 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:35:05 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:35:05 INFO  : 'set bp_35_5_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:35:06 INFO  : 'con -block -timeout 60' command is executed.
17:35:06 INFO  : 'bpremove $bp_35_5_fsbl_bp' command is executed.
17:35:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:35:06 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:35:07 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Debug/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
17:35:07 INFO  : 'configparams force-mem-access 0' command is executed.
17:35:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_35_5_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_35_5_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Debug/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:35:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:35:07 INFO  : 'con' command is executed.
17:35:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:35:07 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
17:37:19 INFO  : Disconnected from the channel tcfchan#6.
17:37:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:37:19 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
17:37:19 INFO  : 'jtag frequency' command is executed.
17:37:19 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:37:19 INFO  : Context for 'APU' is selected.
17:37:20 INFO  : System reset is completed.
17:37:23 INFO  : 'after 3000' command is executed.
17:37:23 INFO  : Context for 'APU' is selected.
17:37:23 INFO  : Cleared APU and A53 resets
17:37:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
17:37:43 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
17:37:43 INFO  : Context for 'APU' is selected.
17:37:43 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
17:37:43 INFO  : 'configparams force-mem-access 1' command is executed.
17:37:43 INFO  : Context for 'APU' is selected.
17:37:43 INFO  : Boot mode is read from the target.
17:37:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:37:43 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:37:44 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:37:44 INFO  : 'set bp_37_44_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:37:45 INFO  : 'con -block -timeout 60' command is executed.
17:37:45 INFO  : 'bpremove $bp_37_44_fsbl_bp' command is executed.
17:37:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:37:45 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:37:46 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Debug/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
17:37:46 INFO  : 'configparams force-mem-access 0' command is executed.
17:37:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_37_44_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_37_44_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Debug/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:37:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:37:46 INFO  : 'con' command is executed.
17:37:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:37:46 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
11:54:40 INFO  : Disconnected from the channel tcfchan#7.
13:50:11 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\temp_xsdb_launch_script.tcl
13:50:14 INFO  : XSCT server has started successfully.
13:50:14 INFO  : Successfully done setting XSCT server connection channel  
13:50:14 INFO  : plnx-install-location is set to ''
13:50:14 INFO  : Successfully done setting workspace for the tool. 
13:50:18 INFO  : Successfully done query RDI_DATADIR 
13:50:20 INFO  : Platform repository initialization has completed.
13:50:20 INFO  : Registering command handlers for Vitis TCF services
13:50:36 INFO  : Launching the emulator on project 'RFSoC_IP06_10_DelayExp_app' for configuration 'Debug'
13:50:43 INFO  : Launching QEMU with command 'launch_emulator.bat -device-family ultrascale -pid-file emulation.pid -t sw_emu -gdb-port 1137'
13:50:52 ERROR : [QEMU Process]: qemu-system-aarch64: -chardev socket,id=pmu-apu-rp,host=127.0.0.1,port=9221,server: info: QEMU waiting for connection on: disconnected:tcp:127.0.0.1:9221,server

13:50:57 INFO  : Emulator has started.
13:51:28 INFO  : Stopping the emulator on project 'RFSoC_IP06_10_DelayExp_app' for configuration 'Debug'
13:51:28 INFO  : Stopping QEMU with command 'launch_emulator.bat -kill-pid-file E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app\Debug\emulation.pid'
13:51:32 ERROR : [QEMU Process]: qemu-system-microblazeel: /pmu@0: Disconnected clk=37692482400 ns


13:51:34 INFO  : Emulator has terminated.
14:48:38 INFO  : Generated template bif file for RFSoC_IP06_10_DelayExp_app_system
14:49:03 INFO  : Invoking Bootgen: bootgen -image RFSoC_IP06_10_DelayExp_app_system.bif -arch zynq -o E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app_system/_ide/bootimage/BOOT.bin
14:49:05 INFO  : Bootgen command execution is done.
14:49:33 INFO  : Invoking Bootgen: bootgen -image RFSoC_IP06_10_DelayExp_app_system.bif -arch zynqmp -o E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app_system/_ide/bootimage/BOOT.bin
14:49:36 INFO  : Bootgen command execution is done.
15:06:30 INFO  : Invoking Bootgen: bootgen -image RFSoC_IP06_10_DelayExp_app_system.bif -arch zynqmp -o E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app_system/_ide/bootimage/BOOT.bin -w on
15:06:30 INFO  : Overwriting existing bif file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app_system/_ide/bootimage/RFSoC_IP06_10_DelayExp_app_system.bif
15:06:33 INFO  : Bootgen command execution is done.
15:25:46 INFO  : Result from executing command 'getProjects': RFSoC_IP06_10_DelayExp_plt
15:25:46 INFO  : Result from executing command 'getPlatforms': RFSoC_IP06_10_DelayExp_plt|E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/RFSoC_IP06_10_DelayExp_plt.xpfm
15:25:47 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
15:27:22 INFO  : Build configuration of 'RFSoC_IP06_10_DelayExp_app' is updated to 'Release'
15:27:22 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
15:38:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:38:27 ERROR : Could not read jtag device properties from the line: 4  dummy_dap (irlen 4)
15:38:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:38:27 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:38:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:38:50 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
15:38:50 INFO  : 'jtag frequency' command is executed.
15:38:50 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:38:50 INFO  : Context for 'APU' is selected.
15:38:51 INFO  : System reset is completed.
15:38:54 INFO  : 'after 3000' command is executed.
15:38:54 INFO  : Context for 'APU' is selected.
15:38:54 INFO  : Cleared APU and A53 resets
15:38:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
15:39:14 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
15:39:14 INFO  : Context for 'APU' is selected.
15:39:14 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
15:39:14 INFO  : 'configparams force-mem-access 1' command is executed.
15:39:14 INFO  : Context for 'APU' is selected.
15:39:14 INFO  : Boot mode is read from the target.
15:39:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:39:14 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:39:15 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:39:15 INFO  : 'set bp_39_15_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:39:16 INFO  : 'con -block -timeout 60' command is executed.
15:39:16 INFO  : 'bpremove $bp_39_15_fsbl_bp' command is executed.
15:39:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:39:16 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:39:17 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
15:39:17 INFO  : 'configparams force-mem-access 0' command is executed.
15:39:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_39_15_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_39_15_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:39:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:39:18 INFO  : 'con' command is executed.
15:39:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:39:18 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
15:40:45 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
15:47:15 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
15:53:14 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
16:05:35 INFO  : Invoking Bootgen: bootgen -image output.bif -arch zynq -o E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\SDCARD\BOOT.bin
16:05:35 INFO  : Creating new bif file E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\SDCARD\output.bif
16:05:37 INFO  : Bootgen command execution is done.
16:06:58 INFO  : Invoking Bootgen: bootgen -image output.bif -arch zynqmp -o E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\SDCARD\BOOT.bin
16:06:58 INFO  : Overwriting existing bif file E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\SDCARD\output.bif
16:07:01 INFO  : Bootgen command execution is done.
16:10:40 INFO  : No changes in MSS file content so sources will not be generated.
16:14:07 INFO  : Invoking Bootgen: bootgen -image RFSoC_IP06_10_DelayExp_app_system.bif -arch zynqmp -o E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\SDCARD\BOOT.bin -w on
16:14:07 INFO  : Creating new bif file E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\SDCARD\RFSoC_IP06_10_DelayExp_app_system.bif
16:14:10 INFO  : Bootgen command execution is done.
16:18:19 INFO  : Disconnected from the channel tcfchan#4.
16:18:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:18:20 ERROR : Could not read jtag device properties from the line: 4  dummy_dap (irlen 4)
16:18:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:18:20 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:19:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:19:12 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
16:19:12 INFO  : 'jtag frequency' command is executed.
16:19:12 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:19:12 INFO  : Context for 'APU' is selected.
16:19:14 INFO  : System reset is completed.
16:19:17 INFO  : 'after 3000' command is executed.
16:19:17 INFO  : Context for 'APU' is selected.
16:19:17 INFO  : Cleared APU and A53 resets
16:19:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
16:19:36 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
16:19:36 INFO  : Context for 'APU' is selected.
16:19:36 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
16:19:36 INFO  : 'configparams force-mem-access 1' command is executed.
16:19:36 INFO  : Context for 'APU' is selected.
16:19:36 INFO  : Boot mode is read from the target.
16:19:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:19:37 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:19:37 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:19:37 INFO  : 'set bp_19_37_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:19:38 INFO  : 'con -block -timeout 60' command is executed.
16:19:38 INFO  : 'bpremove $bp_19_37_fsbl_bp' command is executed.
16:19:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:19:38 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:19:40 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
16:19:40 INFO  : 'configparams force-mem-access 0' command is executed.
16:19:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_19_37_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_19_37_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:19:40 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:19:40 INFO  : 'con' command is executed.
16:19:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:19:40 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
16:32:58 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
16:39:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:49:25 INFO  : Disconnected from the channel tcfchan#8.
10:29:50 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\temp_xsdb_launch_script.tcl
10:29:53 INFO  : XSCT server has started successfully.
10:29:53 INFO  : Successfully done setting XSCT server connection channel  
10:29:53 INFO  : plnx-install-location is set to ''
10:29:53 INFO  : Successfully done setting workspace for the tool. 
10:29:58 INFO  : Platform repository initialization has completed.
10:29:58 INFO  : Registering command handlers for Vitis TCF services
10:29:59 INFO  : Successfully done query RDI_DATADIR 
14:10:55 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\temp_xsdb_launch_script.tcl
14:10:58 INFO  : XSCT server has started successfully.
14:10:58 INFO  : plnx-install-location is set to ''
14:10:58 INFO  : Successfully done setting XSCT server connection channel  
14:10:58 INFO  : Successfully done setting workspace for the tool. 
14:11:03 INFO  : Platform repository initialization has completed.
14:11:04 INFO  : Registering command handlers for Vitis TCF services
14:11:06 INFO  : Successfully done query RDI_DATADIR 
14:18:09 INFO  : Result from executing command 'getProjects': RFSoC_IP06_10_DelayExp_plt
14:18:09 INFO  : Result from executing command 'getPlatforms': RFSoC_IP06_10_DelayExp_plt|E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/RFSoC_IP06_10_DelayExp_plt.xpfm
14:18:10 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
11:14:32 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\temp_xsdb_launch_script.tcl
11:14:36 INFO  : XSCT server has started successfully.
11:14:36 INFO  : plnx-install-location is set to ''
11:14:36 INFO  : Successfully done setting XSCT server connection channel  
11:14:36 INFO  : Successfully done setting workspace for the tool. 
11:14:45 INFO  : Platform repository initialization has completed.
11:14:45 INFO  : Registering command handlers for Vitis TCF services
11:14:49 INFO  : Successfully done query RDI_DATADIR 
11:20:20 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
11:20:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:20:33 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

11:20:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

11:20:42 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
22:10:48 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\temp_xsdb_launch_script.tcl
22:10:51 INFO  : XSCT server has started successfully.
22:10:51 INFO  : Successfully done setting XSCT server connection channel  
22:10:51 INFO  : plnx-install-location is set to ''
22:10:51 INFO  : Successfully done setting workspace for the tool. 
22:10:57 INFO  : Platform repository initialization has completed.
22:10:57 INFO  : Registering command handlers for Vitis TCF services
22:10:58 INFO  : Successfully done query RDI_DATADIR 
23:48:34 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
23:48:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

23:50:09 INFO  : Launch of emulator has been cancelled. Launch configuration will be terminated.
23:50:12 INFO  : Build configuration of 'RFSoC_IP06_10_DelayExp_app' is updated to 'Debug'
23:50:12 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
23:50:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

23:50:35 INFO  : Build configuration of 'RFSoC_IP06_10_DelayExp_app' is updated to 'Release'
23:50:35 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
23:50:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

23:50:51 INFO  : Launching the emulator on project 'RFSoC_IP06_10_DelayExp_app' for configuration 'Release'
23:50:51 INFO  : Launching QEMU with command 'launch_emulator.bat -device-family ultrascale -pid-file emulation.pid -t sw_emu -gdb-port 1137'
23:51:01 ERROR : [QEMU Process]: qemu-system-aarch64: -chardev socket,id=pmu-apu-rp,host=127.0.0.1,port=7178,server: info: QEMU waiting for connection on: disconnected:tcp:127.0.0.1:7178,server

23:51:06 INFO  : Emulator has started.
23:51:07 INFO  : XRT server required for baremetal application debugging on QEMU has started successfully on port '4352'.
23:51:07 INFO  : 'connect -url tcp:localhost:4352' command is executed.
23:51:07 INFO  : 'gdbremote connect localhost:1137' command is executed.
23:51:07 INFO  : Connected to target on host 'localhost' and port '4352'.
23:51:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:51:08 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
23:51:08 INFO  : 'mask_write 0xfd1a0104 [expr (0x401 << 0) | 0x100] 0' command is executed.
23:51:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:localhost:4352
targets 3
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
mask_write 0xfd1a0104 [expr (0x401 << 0) | 0x100] 0
----------------End of Script----------------

23:51:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:51:08 INFO  : 'con' command is executed.
23:51:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets 3
con
----------------End of Script----------------

23:51:08 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\debugger_rfsoc_ip06_10_delayexp_app-emulation.tcl'
23:51:55 INFO  : Build configuration of 'RFSoC_IP06_10_DelayExp_app' is updated to 'Debug'
23:51:55 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
23:52:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

23:52:12 INFO  : Build configuration of 'RFSoC_IP06_10_DelayExp_app' is updated to 'Release'
23:52:12 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
23:52:17 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

23:52:54 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
23:53:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

23:56:44 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
23:56:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

23:57:20 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
23:57:24 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

23:57:35 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
23:57:41 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

23:58:01 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
23:58:41 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
23:58:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

23:59:50 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
23:59:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

00:00:24 INFO  : Inferring section assignments and sizes from elf file: E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app\Release\RFSoC_IP06_10_DelayExp_app.elf
00:00:42 INFO  : Disconnected from the channel tcfchan#4.
00:00:42 INFO  : Terminating XRT server used for debugging baremetal applications on QEMU.
00:00:42 INFO  : Stopping the emulator on project 'RFSoC_IP06_10_DelayExp_app' for configuration 'Release'
00:00:42 INFO  : Stopping QEMU with command 'launch_emulator.bat -kill-pid-file E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app\Release\emulation.pid'
00:00:46 ERROR : [QEMU Process]: qemu-system-microblazeel: /pmu@0: Disconnected clk=583083426300 ns


00:00:48 INFO  : Emulator has terminated.
00:01:11 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\temp_xsdb_launch_script.tcl
00:01:13 INFO  : XSCT server has started successfully.
00:01:13 INFO  : plnx-install-location is set to ''
00:01:13 INFO  : Successfully done setting XSCT server connection channel  
00:01:13 INFO  : Successfully done setting workspace for the tool. 
00:01:18 INFO  : Platform repository initialization has completed.
00:01:18 INFO  : Registering command handlers for Vitis TCF services
00:01:19 INFO  : Successfully done query RDI_DATADIR 
00:01:29 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
00:01:43 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

00:02:39 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
00:02:46 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

00:02:59 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
00:03:04 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

00:03:16 INFO  : Build configuration of 'RFSoC_IP06_10_DelayExp_app' is updated to 'Debug'
00:03:16 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
00:03:25 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

00:03:43 INFO  : Launching the emulator on project 'RFSoC_IP06_10_DelayExp_app' for configuration 'Debug'
00:03:44 INFO  : Launching QEMU with command 'launch_emulator.bat -device-family ultrascale -pid-file emulation.pid -t sw_emu -gdb-port 1137'
00:03:52 ERROR : [QEMU Process]: qemu-system-aarch64: -chardev socket,id=pmu-apu-rp,host=127.0.0.1,port=8689,server: info: QEMU waiting for connection on: disconnected:tcp:127.0.0.1:8689,server

00:03:57 INFO  : Emulator has started.
00:03:58 INFO  : XRT server required for baremetal application debugging on QEMU has started successfully on port '4352'.
00:03:58 INFO  : 'connect -url tcp:localhost:4352' command is executed.
00:03:58 INFO  : 'gdbremote connect localhost:1137' command is executed.
00:03:58 INFO  : Connected to target on host 'localhost' and port '4352'.
00:03:58 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:03:59 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Debug/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
00:03:59 INFO  : 'mask_write 0xfd1a0104 [expr (0x401 << 0) | 0x100] 0' command is executed.
00:03:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:localhost:4352
targets 3
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Debug/RFSoC_IP06_10_DelayExp_app.elf
mask_write 0xfd1a0104 [expr (0x401 << 0) | 0x100] 0
----------------End of Script----------------

00:03:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:03:59 INFO  : 'con' command is executed.
00:03:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets 3
con
----------------End of Script----------------

00:03:59 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\debugger_rfsoc_ip06_10_delayexp_app-emulation_1.tcl'
00:05:30 INFO  : Disconnected from the channel tcfchan#5.
00:05:30 INFO  : Terminating XRT server used for debugging baremetal applications on QEMU.
00:05:30 INFO  : Stopping the emulator on project 'RFSoC_IP06_10_DelayExp_app' for configuration 'Debug'
00:05:30 INFO  : Stopping QEMU with command 'launch_emulator.bat -kill-pid-file E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app\Debug\emulation.pid'
00:05:34 ERROR : [QEMU Process]: qemu-system-microblazeel: /pmu@0: Disconnected clk=100096960900 ns


00:05:36 INFO  : Emulator has terminated.
13:00:14 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\temp_xsdb_launch_script.tcl
13:00:17 INFO  : XSCT server has started successfully.
13:00:17 INFO  : plnx-install-location is set to ''
13:00:17 INFO  : Successfully done setting XSCT server connection channel  
13:00:17 INFO  : Successfully done setting workspace for the tool. 
13:00:23 INFO  : Platform repository initialization has completed.
13:00:23 INFO  : Registering command handlers for Vitis TCF services
13:00:24 INFO  : Successfully done query RDI_DATADIR 
14:06:51 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
14:07:16 INFO  : Launching the emulator on project 'RFSoC_IP06_10_DelayExp_app' for configuration 'Debug'
14:07:16 INFO  : Launching QEMU with command 'launch_emulator.bat -device-family ultrascale -pid-file emulation.pid -t sw_emu -gdb-port 1137'
14:07:24 ERROR : [QEMU Process]: qemu-system-aarch64: -chardev socket,id=pmu-apu-rp,host=127.0.0.1,port=9993,server: info: QEMU waiting for connection on: disconnected:tcp:127.0.0.1:9993,server

14:07:28 INFO  : Emulator has started.
14:07:29 INFO  : XRT server required for baremetal application debugging on QEMU has started successfully on port '4353'.
14:07:29 INFO  : 'connect -url tcp:localhost:4353' command is executed.
14:07:30 INFO  : 'gdbremote connect localhost:1137' command is executed.
14:07:30 INFO  : Connected to target on host 'localhost' and port '4353'.
14:07:30 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:07:30 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Debug/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
14:07:30 INFO  : 'mask_write 0xfd1a0104 [expr (0x401 << 0) | 0x100] 0' command is executed.
14:07:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:localhost:4353
targets 3
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Debug/RFSoC_IP06_10_DelayExp_app.elf
mask_write 0xfd1a0104 [expr (0x401 << 0) | 0x100] 0
----------------End of Script----------------

14:07:31 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:07:31 INFO  : 'con' command is executed.
14:07:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets 3
con
----------------End of Script----------------

14:07:31 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\debugger_rfsoc_ip06_10_delayexp_app-emulation_1.tcl'
14:08:09 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
14:08:18 INFO  : Disconnected from the channel tcfchan#1.
14:08:18 INFO  : Terminating XRT server used for debugging baremetal applications on QEMU.
14:08:18 INFO  : Stopping the emulator on project 'RFSoC_IP06_10_DelayExp_app' for configuration 'Debug'
14:08:18 INFO  : Stopping QEMU with command 'launch_emulator.bat -kill-pid-file E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app\Debug\emulation.pid'
14:08:22 ERROR : [QEMU Process]: qemu-system-microblazeel: /pmu@0: Disconnected clk=56594765400 ns


14:08:24 INFO  : Emulator has terminated.
14:08:40 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\temp_xsdb_launch_script.tcl
14:08:43 INFO  : XSCT server has started successfully.
14:08:43 INFO  : plnx-install-location is set to ''
14:08:43 INFO  : Successfully done setting XSCT server connection channel  
14:08:43 INFO  : Successfully done setting workspace for the tool. 
14:08:47 INFO  : Platform repository initialization has completed.
14:08:47 INFO  : Successfully done query RDI_DATADIR 
14:08:48 INFO  : Registering command handlers for Vitis TCF services
14:08:52 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
14:09:06 INFO  : Launching the emulator on project 'RFSoC_IP06_10_DelayExp_app' for configuration 'Debug'
14:09:06 INFO  : Launching QEMU with command 'launch_emulator.bat -device-family ultrascale -pid-file emulation.pid -t sw_emu -gdb-port 1137'
14:09:14 ERROR : [QEMU Process]: qemu-system-aarch64: -chardev socket,id=pmu-apu-rp,host=127.0.0.1,port=9775,server: info: QEMU waiting for connection on: disconnected:tcp:127.0.0.1:9775,server

14:09:19 INFO  : Emulator has started.
14:09:20 INFO  : XRT server required for baremetal application debugging on QEMU has started successfully on port '4351'.
14:09:20 INFO  : 'connect -url tcp:localhost:4351' command is executed.
14:09:20 INFO  : 'gdbremote connect localhost:1137' command is executed.
14:09:20 INFO  : Connected to target on host 'localhost' and port '4351'.
14:09:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:09:21 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Debug/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
14:09:21 INFO  : 'mask_write 0xfd1a0104 [expr (0x401 << 0) | 0x100] 0' command is executed.
14:09:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:localhost:4351
targets 3
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Debug/RFSoC_IP06_10_DelayExp_app.elf
mask_write 0xfd1a0104 [expr (0x401 << 0) | 0x100] 0
----------------End of Script----------------

14:09:21 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:09:21 INFO  : 'con' command is executed.
14:09:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets 3
con
----------------End of Script----------------

14:09:21 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\debugger_rfsoc_ip06_10_delayexp_app-emulation_1.tcl'
14:11:20 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
14:17:11 INFO  : Result from executing command 'getProjects': RFSoC_IP06_10_DelayExp_plt
14:17:11 INFO  : Result from executing command 'getPlatforms': RFSoC_IP06_10_DelayExp_plt|E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/RFSoC_IP06_10_DelayExp_plt.xpfm
14:17:12 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
14:17:16 INFO  : Disconnected from the channel tcfchan#1.
14:17:16 INFO  : Terminating XRT server used for debugging baremetal applications on QEMU.
14:17:16 INFO  : Stopping the emulator on project 'RFSoC_IP06_10_DelayExp_app' for configuration 'Debug'
14:17:16 INFO  : Stopping QEMU with command 'launch_emulator.bat -kill-pid-file E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app\Debug\emulation.pid'
14:17:20 ERROR : [QEMU Process]: qemu-system-microblazeel: /pmu@0: Disconnected clk=484167069300 ns


14:17:28 INFO  : Emulator has terminated.
14:17:45 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\temp_xsdb_launch_script.tcl
14:17:48 INFO  : XSCT server has started successfully.
14:17:48 INFO  : Successfully done setting XSCT server connection channel  
14:17:48 INFO  : plnx-install-location is set to ''
14:17:48 INFO  : Successfully done setting workspace for the tool. 
14:17:52 INFO  : Platform repository initialization has completed.
14:17:52 INFO  : Successfully done query RDI_DATADIR 
14:17:53 INFO  : Registering command handlers for Vitis TCF services
14:18:12 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
14:18:45 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
14:19:00 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
14:19:10 INFO  : Launching the emulator on project 'RFSoC_IP06_10_DelayExp_app' for configuration 'Debug'
14:19:10 INFO  : Launching QEMU with command 'launch_emulator.bat -device-family ultrascale -pid-file emulation.pid -t sw_emu -gdb-port 1137'
14:19:18 ERROR : [QEMU Process]: qemu-system-aarch64: -chardev socket,id=pmu-apu-rp,host=127.0.0.1,port=7751,server: info: QEMU waiting for connection on: disconnected:tcp:127.0.0.1:7751,server

14:19:22 INFO  : Emulator has started.
14:19:23 INFO  : XRT server required for baremetal application debugging on QEMU has started successfully on port '4351'.
14:19:23 INFO  : 'connect -url tcp:localhost:4351' command is executed.
14:19:23 INFO  : 'gdbremote connect localhost:1137' command is executed.
14:19:23 INFO  : Connected to target on host 'localhost' and port '4351'.
14:19:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:19:24 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Debug/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
14:19:24 INFO  : 'mask_write 0xfd1a0104 [expr (0x401 << 0) | 0x100] 0' command is executed.
14:19:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:localhost:4351
targets 3
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Debug/RFSoC_IP06_10_DelayExp_app.elf
mask_write 0xfd1a0104 [expr (0x401 << 0) | 0x100] 0
----------------End of Script----------------

14:19:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:19:24 INFO  : 'con' command is executed.
14:19:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets 3
con
----------------End of Script----------------

14:19:24 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\debugger_rfsoc_ip06_10_delayexp_app-emulation_1.tcl'
14:29:11 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
14:29:32 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
14:29:37 INFO  : Disconnected from the channel tcfchan#1.
14:29:37 INFO  : Terminating XRT server used for debugging baremetal applications on QEMU.
14:29:37 INFO  : Stopping the emulator on project 'RFSoC_IP06_10_DelayExp_app' for configuration 'Debug'
14:29:37 INFO  : Stopping QEMU with command 'launch_emulator.bat -kill-pid-file E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app\Debug\emulation.pid'
14:29:41 ERROR : [QEMU Process]: qemu-system-microblazeel: /pmu@0: Disconnected clk=621777982100 ns


14:29:43 INFO  : Emulator has terminated.
14:29:57 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\temp_xsdb_launch_script.tcl
14:30:00 INFO  : XSCT server has started successfully.
14:30:00 INFO  : plnx-install-location is set to ''
14:30:00 INFO  : Successfully done setting XSCT server connection channel  
14:30:00 INFO  : Successfully done setting workspace for the tool. 
14:30:04 INFO  : Platform repository initialization has completed.
14:30:04 INFO  : Successfully done query RDI_DATADIR 
14:30:05 INFO  : Registering command handlers for Vitis TCF services
14:30:08 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
14:30:21 INFO  : Launching the emulator on project 'RFSoC_IP06_10_DelayExp_app' for configuration 'Debug'
14:30:21 INFO  : Launching QEMU with command 'launch_emulator.bat -device-family ultrascale -pid-file emulation.pid -t sw_emu -gdb-port 1137'
14:30:29 ERROR : [QEMU Process]: qemu-system-aarch64: -chardev socket,id=pmu-apu-rp,host=127.0.0.1,port=9874,server: info: QEMU waiting for connection on: disconnected:tcp:127.0.0.1:9874,server

14:30:33 INFO  : Emulator has started.
14:30:34 INFO  : XRT server required for baremetal application debugging on QEMU has started successfully on port '4351'.
14:30:34 INFO  : 'connect -url tcp:localhost:4351' command is executed.
14:30:34 INFO  : 'gdbremote connect localhost:1137' command is executed.
14:30:34 INFO  : Connected to target on host 'localhost' and port '4351'.
14:30:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:30:35 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Debug/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
14:30:35 INFO  : 'mask_write 0xfd1a0104 [expr (0x401 << 0) | 0x100] 0' command is executed.
14:30:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:localhost:4351
targets 3
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Debug/RFSoC_IP06_10_DelayExp_app.elf
mask_write 0xfd1a0104 [expr (0x401 << 0) | 0x100] 0
----------------End of Script----------------

14:30:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:30:35 INFO  : 'con' command is executed.
14:30:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets 3
con
----------------End of Script----------------

14:30:35 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\debugger_rfsoc_ip06_10_delayexp_app-emulation_1.tcl'
14:38:49 INFO  : Disconnected from the channel tcfchan#1.
14:38:49 INFO  : Terminating XRT server used for debugging baremetal applications on QEMU.
14:38:49 INFO  : Stopping the emulator on project 'RFSoC_IP06_10_DelayExp_app' for configuration 'Debug'
14:38:49 INFO  : Stopping QEMU with command 'launch_emulator.bat -kill-pid-file E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app\Debug\emulation.pid'
14:38:53 ERROR : [QEMU Process]: qemu-system-microblazeel: /pmu@0: Disconnected clk=502943080800 ns


14:38:55 INFO  : Emulator has terminated.
14:39:20 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\temp_xsdb_launch_script.tcl
14:39:23 INFO  : XSCT server has started successfully.
14:39:23 INFO  : plnx-install-location is set to ''
14:39:23 INFO  : Successfully done setting XSCT server connection channel  
14:39:23 INFO  : Successfully done setting workspace for the tool. 
14:39:28 INFO  : Platform repository initialization has completed.
14:39:28 INFO  : Registering command handlers for Vitis TCF services
14:39:28 INFO  : Successfully done query RDI_DATADIR 
14:39:29 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
14:39:51 INFO  : Launching the emulator on project 'RFSoC_IP06_10_DelayExp_app' for configuration 'Debug'
14:39:51 INFO  : Launching QEMU with command 'launch_emulator.bat -device-family ultrascale -pid-file emulation.pid -t sw_emu -gdb-port 1137'
14:40:00 ERROR : [QEMU Process]: qemu-system-aarch64: -chardev socket,id=pmu-apu-rp,host=127.0.0.1,port=7430,server: info: QEMU waiting for connection on: disconnected:tcp:127.0.0.1:7430,server

14:40:04 INFO  : Emulator has started.
14:40:06 INFO  : XRT server required for baremetal application debugging on QEMU has started successfully on port '4352'.
14:40:06 INFO  : 'connect -url tcp:localhost:4352' command is executed.
14:40:06 INFO  : 'gdbremote connect localhost:1137' command is executed.
14:40:06 INFO  : Connected to target on host 'localhost' and port '4352'.
14:40:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:40:07 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Debug/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
14:40:07 INFO  : 'mask_write 0xfd1a0104 [expr (0x401 << 0) | 0x100] 0' command is executed.
14:40:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:localhost:4352
targets 3
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Debug/RFSoC_IP06_10_DelayExp_app.elf
mask_write 0xfd1a0104 [expr (0x401 << 0) | 0x100] 0
----------------End of Script----------------

14:40:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:40:07 INFO  : 'con' command is executed.
14:40:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets 3
con
----------------End of Script----------------

14:40:07 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\debugger_rfsoc_ip06_10_delayexp_app-emulation_1.tcl'
14:41:02 INFO  : Disconnected from the channel tcfchan#1.
14:41:02 INFO  : Terminating XRT server used for debugging baremetal applications on QEMU.
14:41:02 INFO  : Stopping the emulator on project 'RFSoC_IP06_10_DelayExp_app' for configuration 'Debug'
14:41:02 INFO  : Stopping QEMU with command 'launch_emulator.bat -kill-pid-file E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app\Debug\emulation.pid'
14:41:06 ERROR : [QEMU Process]: qemu-system-microblazeel: /pmu@0: Disconnected clk=64630524000 ns


14:41:08 INFO  : Emulator has terminated.
14:50:04 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\temp_xsdb_launch_script.tcl
14:50:07 INFO  : XSCT server has started successfully.
14:50:07 INFO  : plnx-install-location is set to ''
14:50:07 INFO  : Successfully done setting XSCT server connection channel  
14:50:07 INFO  : Successfully done setting workspace for the tool. 
14:50:13 INFO  : Platform repository initialization has completed.
14:50:13 INFO  : Registering command handlers for Vitis TCF services
14:50:14 INFO  : Successfully done query RDI_DATADIR 
15:33:44 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
15:34:33 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
15:34:43 INFO  : Launching the emulator on project 'RFSoC_IP06_10_DelayExp_app' for configuration 'Debug'
15:34:43 INFO  : Launching QEMU with command 'launch_emulator.bat -device-family ultrascale -pid-file emulation.pid -t sw_emu -gdb-port 1137'
15:34:51 ERROR : [QEMU Process]: qemu-system-aarch64: -chardev socket,id=pmu-apu-rp,hos
15:34:51 ERROR : [QEMU Process]: t=127.0.0.1,port=7300,server: info: QEMU waiting for connection on: disconnected:tcp:127.0.0.1:7300,server

15:34:55 INFO  : Emulator has started.
15:34:56 INFO  : XRT server required for baremetal application debugging on QEMU has started successfully on port '4354'.
15:34:56 INFO  : 'connect -url tcp:localhost:4354' command is executed.
15:34:56 INFO  : 'gdbremote connect localhost:1137' command is executed.
15:34:56 INFO  : Connected to target on host 'localhost' and port '4354'.
15:34:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:34:57 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Debug/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
15:34:57 INFO  : 'mask_write 0xfd1a0104 [expr (0x401 << 0) | 0x100] 0' command is executed.
15:34:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:localhost:4354
targets 3
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Debug/RFSoC_IP06_10_DelayExp_app.elf
mask_write 0xfd1a0104 [expr (0x401 << 0) | 0x100] 0
----------------End of Script----------------

15:34:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:34:57 INFO  : 'con' command is executed.
15:34:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets 3
con
----------------End of Script----------------

15:34:57 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\debugger_rfsoc_ip06_10_delayexp_app-emulation_1.tcl'
15:35:26 INFO  : Disconnected from the channel tcfchan#1.
15:35:26 INFO  : Terminating XRT server used for debugging baremetal applications on QEMU.
15:35:26 INFO  : Stopping the emulator on project 'RFSoC_IP06_10_DelayExp_app' for configuration 'Debug'
15:35:26 INFO  : Stopping QEMU with command 'launch_emulator.bat -kill-pid-file E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app\Debug\emulation.pid'
15:35:30 ERROR : [QEMU Process]: qemu-system-microblazeel: /pmu@0: Disconnected clk=37444382000 ns


15:35:32 INFO  : Emulator has terminated.
15:35:50 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\temp_xsdb_launch_script.tcl
15:35:54 INFO  : XSCT server has started successfully.
15:35:54 INFO  : plnx-install-location is set to ''
15:35:54 INFO  : Successfully done setting XSCT server connection channel  
15:35:54 INFO  : Successfully done setting workspace for the tool. 
15:35:58 INFO  : Platform repository initialization has completed.
15:35:58 INFO  : Successfully done query RDI_DATADIR 
15:35:58 INFO  : Registering command handlers for Vitis TCF services
15:36:00 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
15:36:15 INFO  : Launching the emulator on project 'RFSoC_IP06_10_DelayExp_app' for configuration 'Debug'
15:36:15 INFO  : Launching QEMU with command 'launch_emulator.bat -device-family ultrascale -pid-file emulation.pid -t sw_emu -gdb-port 1137'
15:36:23 ERROR : [QEMU Process]: qemu-system-aarch64: -chardev socket,id=pmu-apu-rp,host=127.0.0.1,port=9100,server: info: QEMU waiting for connection on: disconnected:tcp:127.0.0.1:9100,server

15:36:27 INFO  : Emulator has started.
15:36:28 INFO  : XRT server required for baremetal application debugging on QEMU has started successfully on port '4351'.
15:36:28 INFO  : 'connect -url tcp:localhost:4351' command is executed.
15:36:29 INFO  : 'gdbremote connect localhost:1137' command is executed.
15:36:29 INFO  : Connected to target on host 'localhost' and port '4351'.
15:36:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:36:29 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Debug/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
15:36:29 INFO  : 'mask_write 0xfd1a0104 [expr (0x401 << 0) | 0x100] 0' command is executed.
15:36:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:localhost:4351
targets 3
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Debug/RFSoC_IP06_10_DelayExp_app.elf
mask_write 0xfd1a0104 [expr (0x401 << 0) | 0x100] 0
----------------End of Script----------------

15:36:30 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:36:30 INFO  : 'con' command is executed.
15:36:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets 3
con
----------------End of Script----------------

15:36:30 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\debugger_rfsoc_ip06_10_delayexp_app-emulation_1.tcl'
15:37:47 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
15:37:52 INFO  : Disconnected from the channel tcfchan#1.
15:37:52 INFO  : Terminating XRT server used for debugging baremetal applications on QEMU.
15:37:52 INFO  : Stopping the emulator on project 'RFSoC_IP06_10_DelayExp_app' for configuration 'Debug'
15:37:52 INFO  : Stopping QEMU with command 'launch_emulator.bat -kill-pid-file E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app\Debug\emulation.pid'
15:37:56 ERROR : [QEMU Process]: qemu-system-microblazeel: /pmu@0: Disconnected clk=91298066600 ns


15:37:58 INFO  : Emulator has terminated.
15:38:13 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\temp_xsdb_launch_script.tcl
15:38:16 INFO  : XSCT server has started successfully.
15:38:16 INFO  : Successfully done setting XSCT server connection channel  
15:38:16 INFO  : plnx-install-location is set to ''
15:38:16 INFO  : Successfully done setting workspace for the tool. 
15:38:20 INFO  : Platform repository initialization has completed.
15:38:21 INFO  : Successfully done query RDI_DATADIR 
15:38:21 INFO  : Registering command handlers for Vitis TCF services
15:44:16 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
15:44:52 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
15:45:00 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
15:45:10 INFO  : Launching the emulator on project 'RFSoC_IP06_10_DelayExp_app' for configuration 'Debug'
15:45:11 INFO  : Launching QEMU with command 'launch_emulator.bat -device-family ultrascale -pid-file emulation.pid -t sw_emu -gdb-port 1137'
15:45:19 ERROR : [QEMU Process]: qemu-system-aarch64: -chardev socket,id=pmu-
15:45:19 ERROR : [QEMU Process]: apu-rp,host=127.0.0.1,port=9081,server: info: QEMU waiting for connection on: disconnected:tcp:127.0.0.1:9081,server

15:45:23 INFO  : Emulator has started.
15:45:24 INFO  : XRT server required for baremetal application debugging on QEMU has started successfully on port '4351'.
15:45:24 INFO  : 'connect -url tcp:localhost:4351' command is executed.
15:45:24 INFO  : 'gdbremote connect localhost:1137' command is executed.
15:45:24 INFO  : Connected to target on host 'localhost' and port '4351'.
15:45:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:45:25 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Debug/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
15:45:25 INFO  : 'mask_write 0xfd1a0104 [expr (0x401 << 0) | 0x100] 0' command is executed.
15:45:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:localhost:4351
targets 3
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Debug/RFSoC_IP06_10_DelayExp_app.elf
mask_write 0xfd1a0104 [expr (0x401 << 0) | 0x100] 0
----------------End of Script----------------

15:45:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:45:25 INFO  : 'con' command is executed.
15:45:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets 3
con
----------------End of Script----------------

15:45:25 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\debugger_rfsoc_ip06_10_delayexp_app-emulation_1.tcl'
15:49:28 INFO  : Disconnected from the channel tcfchan#1.
15:49:28 INFO  : Terminating XRT server used for debugging baremetal applications on QEMU.
15:49:28 INFO  : Stopping the emulator on project 'RFSoC_IP06_10_DelayExp_app' for configuration 'Debug'
15:49:28 INFO  : Stopping QEMU with command 'launch_emulator.bat -kill-pid-file E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app\Debug\emulation.pid'
15:49:31 ERROR : [QEMU Process]: qemu-system-microblazeel: /pmu@0: Disconnected clk=251326266700 ns


15:49:34 INFO  : Emulator has terminated.
15:49:56 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\temp_xsdb_launch_script.tcl
15:49:59 INFO  : XSCT server has started successfully.
15:49:59 INFO  : Successfully done setting XSCT server connection channel  
15:49:59 INFO  : plnx-install-location is set to ''
15:49:59 INFO  : Successfully done setting workspace for the tool. 
15:50:03 INFO  : Platform repository initialization has completed.
15:50:04 INFO  : Successfully done query RDI_DATADIR 
15:50:04 INFO  : Registering command handlers for Vitis TCF services
15:50:05 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
15:51:47 INFO  : Launching the emulator on project 'RFSoC_IP06_10_DelayExp_app' for configuration 'Debug'
15:51:47 INFO  : Launching QEMU with command 'launch_emulator.bat -device-family ultrascale -pid-file emulation.pid -t sw_emu -gdb-port 1137'
15:51:55 ERROR : [QEMU Process]: qemu-system-aarch64: -chardev socket,id=pmu-apu-rp,host=127.0.0.1,port=7246,server: info: QEMU waiting for connection on: disconnected:tcp:127.0.0.1:7246,server

15:51:59 INFO  : Emulator has started.
15:52:00 INFO  : XRT server required for baremetal application debugging on QEMU has started successfully on port '4355'.
15:52:00 INFO  : 'connect -url tcp:localhost:4355' command is executed.
15:52:00 INFO  : 'gdbremote connect localhost:1137' command is executed.
15:52:01 INFO  : Connected to target on host 'localhost' and port '4355'.
15:52:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:52:01 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Debug/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
15:52:01 INFO  : 'mask_write 0xfd1a0104 [expr (0x401 << 0) | 0x100] 0' command is executed.
15:52:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:localhost:4355
targets 3
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Debug/RFSoC_IP06_10_DelayExp_app.elf
mask_write 0xfd1a0104 [expr (0x401 << 0) | 0x100] 0
----------------End of Script----------------

15:52:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:52:01 INFO  : 'con' command is executed.
15:52:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets 3
con
----------------End of Script----------------

15:52:01 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\debugger_rfsoc_ip06_10_delayexp_app-emulation_1.tcl'
15:52:25 INFO  : Disconnected from the channel tcfchan#1.
15:52:25 INFO  : Terminating XRT server used for debugging baremetal applications on QEMU.
15:52:25 INFO  : Stopping the emulator on project 'RFSoC_IP06_10_DelayExp_app' for configuration 'Debug'
15:52:25 INFO  : Stopping QEMU with command 'launch_emulator.bat -kill-pid-file E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app\Debug\emulation.pid'
15:52:29 ERROR : [QEMU Process]: qemu-system-microblazeel: /pmu@0: Disconnected clk=32601863300 ns


15:52:31 INFO  : Emulator has terminated.
16:01:04 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\temp_xsdb_launch_script.tcl
16:01:07 INFO  : XSCT server has started successfully.
16:01:07 INFO  : Successfully done setting XSCT server connection channel  
16:01:07 INFO  : plnx-install-location is set to ''
16:01:07 INFO  : Successfully done setting workspace for the tool. 
16:01:11 INFO  : Platform repository initialization has completed.
16:01:12 INFO  : Successfully done query RDI_DATADIR 
16:01:12 INFO  : Registering command handlers for Vitis TCF services
16:01:29 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
16:01:54 INFO  : Launching the emulator on project 'RFSoC_IP06_10_DelayExp_app' for configuration 'Debug'
16:01:54 INFO  : Launching QEMU with command 'launch_emulator.bat -device-family ultrascale -pid-file emulation.pid -t sw_emu -gdb-port 1137'
16:02:02 ERROR : [QEMU Process]: qemu-system-aarch64: -chardev socket,id=pmu-apu-
16:02:02 ERROR : [QEMU Process]: rp,host=127.0.0.1,port=9700,server: info: QEMU waiting for connection on: disconnected:tcp:127.0.0.1:9700,server

16:02:06 INFO  : Emulator has started.
16:02:07 INFO  : XRT server required for baremetal application debugging on QEMU has started successfully on port '4355'.
16:02:07 INFO  : 'connect -url tcp:localhost:4355' command is executed.
16:02:08 INFO  : 'gdbremote connect localhost:1137' command is executed.
16:02:08 INFO  : Connected to target on host 'localhost' and port '4355'.
16:02:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:02:08 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Debug/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
16:02:08 INFO  : 'mask_write 0xfd1a0104 [expr (0x401 << 0) | 0x100] 0' command is executed.
16:02:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:localhost:4355
targets 3
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Debug/RFSoC_IP06_10_DelayExp_app.elf
mask_write 0xfd1a0104 [expr (0x401 << 0) | 0x100] 0
----------------End of Script----------------

16:02:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:02:09 INFO  : 'con' command is executed.
16:02:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets 3
con
----------------End of Script----------------

16:02:09 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\debugger_rfsoc_ip06_10_delayexp_app-emulation_1.tcl'
16:02:18 INFO  : Disconnected from the channel tcfchan#1.
16:02:18 INFO  : Terminating XRT server used for debugging baremetal applications on QEMU.
16:02:18 INFO  : Stopping the emulator on project 'RFSoC_IP06_10_DelayExp_app' for configuration 'Debug'
16:02:18 INFO  : Stopping QEMU with command 'launch_emulator.bat -kill-pid-file E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app\Debug\emulation.pid'
16:02:19 ERROR : [QEMU Process]: qemu-system-microblazeel: /pmu@0: Disconnected clk=15797166200 ns


16:02:24 INFO  : Emulator has terminated.
16:02:48 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\temp_xsdb_launch_script.tcl
16:02:51 INFO  : XSCT server has started successfully.
16:02:51 INFO  : plnx-install-location is set to ''
16:02:51 INFO  : Successfully done setting XSCT server connection channel  
16:02:51 INFO  : Successfully done setting workspace for the tool. 
16:02:55 INFO  : Platform repository initialization has completed.
16:02:56 INFO  : Successfully done query RDI_DATADIR 
16:02:56 INFO  : Registering command handlers for Vitis TCF services
16:02:58 INFO  : Build configuration of 'RFSoC_IP06_10_DelayExp_app' is updated to 'Release'
16:02:58 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
16:03:11 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

16:03:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:03:41 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
16:03:41 INFO  : 'jtag frequency' command is executed.
16:03:41 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:03:41 INFO  : Context for 'APU' is selected.
16:03:42 INFO  : System reset is completed.
16:03:45 INFO  : 'after 3000' command is executed.
16:03:46 INFO  : Context for 'APU' is selected.
16:03:46 INFO  : Cleared APU and A53 resets
16:03:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
16:04:06 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
16:04:06 INFO  : Context for 'APU' is selected.
16:04:06 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
16:04:06 INFO  : 'configparams force-mem-access 1' command is executed.
16:04:06 INFO  : Context for 'APU' is selected.
16:04:06 INFO  : Boot mode is read from the target.
16:04:19 INFO  : Boot mode of the target is set to jtag.
16:04:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:04:19 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:04:20 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:04:20 INFO  : 'set bp_4_20_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:05:08 WARN  : Exit breakpoint of FSBL (XFsbl_Exit) is not hit within allocated wait time of '60' seconds.
Note: To wait for a fixed amount of time specify the FSBL function as empty in launch configuration. Use 'IDE_FSBL_BP_HIT_WAIT_TIME' environment variable in launch configuration to modify the wait time (seconds).
Reason: 'con -block -timeout 60' is cancelled.
16:05:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
mask_write 0xFF5E0200 0xf000 0
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_4_20_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_4_20_fsbl_bp
----------------End of Script----------------

16:05:08 ERROR : Failed to connect to hardware server on host '127.0.0.1' and port '3121'.
Reason: 'connect -url tcp:127.0.0.1:3121' is cancelled.
16:05:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:05:25 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\temp_xsdb_launch_script.tcl
16:05:28 INFO  : XSCT server has started successfully.
16:05:28 INFO  : plnx-install-location is set to ''
16:05:28 INFO  : Successfully done setting XSCT server connection channel  
16:05:28 INFO  : Successfully done setting workspace for the tool. 
16:05:32 INFO  : Platform repository initialization has completed.
16:05:32 INFO  : Registering command handlers for Vitis TCF services
16:05:32 INFO  : Successfully done query RDI_DATADIR 
16:05:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:05:49 ERROR : Could not read jtag device properties from the line: 4  dummy_dap (irlen 4)
16:05:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:05:49 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:05:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:05:59 ERROR : Could not read jtag device properties from the line: 4  dummy_dap (irlen 4)
16:05:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:05:59 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:06:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:06:13 ERROR : Could not read jtag device properties from the line: 4  dummy_dap (irlen 4)
16:06:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:06:13 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:06:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:06:25 ERROR : Could not read jtag device properties from the line: 4  dummy_dap (irlen 4)
16:06:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:06:25 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:06:44 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\temp_xsdb_launch_script.tcl
16:06:47 INFO  : XSCT server has started successfully.
16:06:47 INFO  : plnx-install-location is set to ''
16:06:47 INFO  : Successfully done setting XSCT server connection channel  
16:06:47 INFO  : Successfully done setting workspace for the tool. 
16:06:52 INFO  : Platform repository initialization has completed.
16:06:52 INFO  : Registering command handlers for Vitis TCF services
16:06:52 INFO  : Successfully done query RDI_DATADIR 
16:07:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:07:10 ERROR : Could not read jtag device properties from the line: 4  dummy_dap (irlen 4)
16:07:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:07:10 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:07:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:07:45 ERROR : Could not read jtag device properties from the line: 4  dummy_dap (irlen 4)
16:07:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:07:45 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:08:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:08:01 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
16:08:01 INFO  : 'jtag frequency' command is executed.
16:08:01 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:08:01 INFO  : Context for 'APU' is selected.
16:08:02 INFO  : System reset is completed.
16:08:05 INFO  : 'after 3000' command is executed.
16:08:05 INFO  : Context for 'APU' is selected.
16:08:05 INFO  : Cleared APU and A53 resets
16:08:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
16:08:25 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
16:08:25 INFO  : Context for 'APU' is selected.
16:08:26 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
16:08:26 INFO  : 'configparams force-mem-access 1' command is executed.
16:08:26 INFO  : Context for 'APU' is selected.
16:08:26 INFO  : Boot mode is read from the target.
16:08:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:08:26 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:08:27 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:08:27 INFO  : 'set bp_8_27_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:08:28 INFO  : 'con -block -timeout 60' command is executed.
16:08:28 INFO  : 'bpremove $bp_8_27_fsbl_bp' command is executed.
16:08:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:08:28 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:08:29 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
16:08:30 INFO  : 'configparams force-mem-access 0' command is executed.
16:08:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_8_27_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_8_27_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:08:30 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:08:30 INFO  : 'con' command is executed.
16:08:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:08:30 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
16:31:46 INFO  : Result from executing command 'getProjects': RFSoC_IP06_10_DelayExp_plt
16:31:46 INFO  : Result from executing command 'getPlatforms': RFSoC_IP06_10_DelayExp_plt|E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/RFSoC_IP06_10_DelayExp_plt.xpfm
16:31:47 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
16:32:08 INFO  : Disconnected from the channel tcfchan#1.
16:32:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:32:08 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
16:32:08 INFO  : 'jtag frequency' command is executed.
16:32:08 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:32:08 INFO  : Context for 'APU' is selected.
16:32:09 INFO  : System reset is completed.
16:32:12 INFO  : 'after 3000' command is executed.
16:32:12 INFO  : Context for 'APU' is selected.
16:32:12 INFO  : Cleared APU and A53 resets
16:32:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
16:32:32 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
16:32:32 INFO  : Context for 'APU' is selected.
16:32:44 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
16:32:44 INFO  : 'configparams force-mem-access 1' command is executed.
16:32:44 INFO  : Context for 'APU' is selected.
16:32:44 INFO  : Boot mode is read from the target.
16:32:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:32:44 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:32:45 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:32:45 INFO  : 'set bp_32_45_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:32:46 INFO  : 'con -block -timeout 60' command is executed.
16:32:46 INFO  : 'bpremove $bp_32_45_fsbl_bp' command is executed.
16:32:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:32:46 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:32:47 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
16:32:47 INFO  : 'configparams force-mem-access 0' command is executed.
16:32:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_32_45_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_32_45_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:32:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:32:47 INFO  : 'con' command is executed.
16:32:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:32:47 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
16:33:34 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
16:34:00 INFO  : Disconnected from the channel tcfchan#4.
16:34:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:34:00 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
16:34:00 INFO  : 'jtag frequency' command is executed.
16:34:00 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:34:00 INFO  : Context for 'APU' is selected.
16:34:01 INFO  : System reset is completed.
16:34:04 INFO  : 'after 3000' command is executed.
16:34:04 INFO  : Context for 'APU' is selected.
16:34:04 INFO  : Cleared APU and A53 resets
16:34:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
16:34:24 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
16:34:24 INFO  : Context for 'APU' is selected.
16:34:24 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
16:34:24 INFO  : 'configparams force-mem-access 1' command is executed.
16:34:24 INFO  : Context for 'APU' is selected.
16:34:25 INFO  : Boot mode is read from the target.
16:34:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:34:25 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:34:25 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:34:25 INFO  : 'set bp_34_25_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:34:26 INFO  : 'con -block -timeout 60' command is executed.
16:34:26 INFO  : 'bpremove $bp_34_25_fsbl_bp' command is executed.
16:34:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:34:27 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:34:28 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
16:34:28 INFO  : 'configparams force-mem-access 0' command is executed.
16:34:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_34_25_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_34_25_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:34:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:34:28 INFO  : 'con' command is executed.
16:34:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:34:28 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
16:36:37 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
16:36:55 INFO  : Disconnected from the channel tcfchan#6.
16:36:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:36:56 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
16:36:56 INFO  : 'jtag frequency' command is executed.
16:36:56 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:36:56 INFO  : Context for 'APU' is selected.
16:36:57 INFO  : System reset is completed.
16:37:00 INFO  : 'after 3000' command is executed.
16:37:00 INFO  : Context for 'APU' is selected.
16:37:00 INFO  : Cleared APU and A53 resets
16:37:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
16:37:20 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
16:37:20 INFO  : Context for 'APU' is selected.
16:37:20 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
16:37:20 INFO  : 'configparams force-mem-access 1' command is executed.
16:37:20 INFO  : Context for 'APU' is selected.
16:37:20 INFO  : Boot mode is read from the target.
16:37:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:37:20 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:37:21 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:37:21 INFO  : 'set bp_37_21_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:37:22 INFO  : 'con -block -timeout 60' command is executed.
16:37:22 INFO  : 'bpremove $bp_37_21_fsbl_bp' command is executed.
16:37:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:37:22 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:37:23 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
16:37:23 INFO  : 'configparams force-mem-access 0' command is executed.
16:37:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_37_21_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_37_21_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:37:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:37:24 INFO  : 'con' command is executed.
16:37:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:37:24 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
16:47:49 INFO  : Disconnected from the channel tcfchan#8.
17:11:14 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\temp_xsdb_launch_script.tcl
17:11:17 INFO  : XSCT server has started successfully.
17:11:17 INFO  : Successfully done setting XSCT server connection channel  
17:11:17 INFO  : plnx-install-location is set to ''
17:11:17 INFO  : Successfully done setting workspace for the tool. 
17:11:21 INFO  : Platform repository initialization has completed.
17:11:21 INFO  : Successfully done query RDI_DATADIR 
17:11:22 INFO  : Registering command handlers for Vitis TCF services
18:53:55 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
18:54:25 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

18:54:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:54:45 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
18:54:45 INFO  : 'jtag frequency' command is executed.
18:54:45 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:54:46 INFO  : Context for 'APU' is selected.
18:54:46 INFO  : System reset is completed.
18:54:50 INFO  : 'after 3000' command is executed.
18:54:50 INFO  : Context for 'APU' is selected.
18:54:50 INFO  : Cleared APU and A53 resets
18:54:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
18:55:10 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
18:55:10 INFO  : Context for 'APU' is selected.
18:55:10 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
18:55:10 INFO  : 'configparams force-mem-access 1' command is executed.
18:55:10 INFO  : Context for 'APU' is selected.
18:55:10 INFO  : Boot mode is read from the target.
18:55:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:55:10 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:55:11 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:55:11 INFO  : 'set bp_55_11_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:55:12 INFO  : 'con -block -timeout 60' command is executed.
18:55:12 INFO  : 'bpremove $bp_55_11_fsbl_bp' command is executed.
18:55:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:55:12 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:55:14 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
18:55:14 INFO  : 'configparams force-mem-access 0' command is executed.
18:55:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_55_11_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_55_11_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:55:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:55:14 INFO  : 'con' command is executed.
18:55:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:55:14 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
18:58:00 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
18:58:05 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

18:58:25 INFO  : Disconnected from the channel tcfchan#2.
18:58:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:58:26 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
18:58:26 INFO  : 'jtag frequency' command is executed.
18:58:26 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:58:26 INFO  : Context for 'APU' is selected.
18:58:27 INFO  : System reset is completed.
18:58:30 INFO  : 'after 3000' command is executed.
18:58:30 INFO  : Context for 'APU' is selected.
18:58:30 INFO  : Cleared APU and A53 resets
18:58:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
18:58:49 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
18:58:49 INFO  : Context for 'APU' is selected.
18:59:00 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
18:59:00 INFO  : 'configparams force-mem-access 1' command is executed.
18:59:00 INFO  : Context for 'APU' is selected.
18:59:00 INFO  : Boot mode is read from the target.
18:59:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:59:00 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:59:01 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:59:01 INFO  : 'set bp_59_1_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:59:02 INFO  : 'con -block -timeout 60' command is executed.
18:59:02 INFO  : 'bpremove $bp_59_1_fsbl_bp' command is executed.
18:59:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:59:02 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:59:04 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
18:59:04 INFO  : 'configparams force-mem-access 0' command is executed.
18:59:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_59_1_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_59_1_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:59:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:59:04 INFO  : 'con' command is executed.
18:59:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:59:04 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
19:01:55 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
19:01:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

19:02:13 INFO  : Disconnected from the channel tcfchan#4.
19:02:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:02:14 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
19:02:14 INFO  : 'jtag frequency' command is executed.
19:02:14 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
19:02:14 INFO  : Context for 'APU' is selected.
19:02:15 INFO  : System reset is completed.
19:02:18 INFO  : 'after 3000' command is executed.
19:02:18 INFO  : Context for 'APU' is selected.
19:02:18 INFO  : Cleared APU and A53 resets
19:02:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
19:02:38 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
19:02:38 INFO  : Context for 'APU' is selected.
19:02:49 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
19:02:49 INFO  : 'configparams force-mem-access 1' command is executed.
19:02:49 INFO  : Context for 'APU' is selected.
19:02:49 INFO  : Boot mode is read from the target.
19:02:49 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:02:49 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:02:50 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
19:02:50 INFO  : 'set bp_2_50_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
19:02:51 INFO  : 'con -block -timeout 60' command is executed.
19:02:51 INFO  : 'bpremove $bp_2_50_fsbl_bp' command is executed.
19:02:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:02:51 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:02:52 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
19:02:52 INFO  : 'configparams force-mem-access 0' command is executed.
19:02:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_2_50_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_2_50_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

19:02:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:02:52 INFO  : 'con' command is executed.
19:02:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

19:02:52 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
19:03:09 INFO  : Disconnected from the channel tcfchan#6.
22:43:25 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\temp_xsdb_launch_script.tcl
22:43:28 INFO  : XSCT server has started successfully.
22:43:28 INFO  : plnx-install-location is set to ''
22:43:28 INFO  : Successfully done setting XSCT server connection channel  
22:43:28 INFO  : Successfully done setting workspace for the tool. 
22:43:35 INFO  : Platform repository initialization has completed.
22:43:36 INFO  : Registering command handlers for Vitis TCF services
22:43:39 INFO  : Successfully done query RDI_DATADIR 
12:25:36 INFO  : Result from executing command 'getProjects': RFSoC_IP06_10_DelayExp_plt
12:25:36 INFO  : Result from executing command 'getPlatforms': RFSoC_IP06_10_DelayExp_plt|E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/RFSoC_IP06_10_DelayExp_plt.xpfm
12:25:37 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
12:27:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:27:30 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
12:27:30 INFO  : 'jtag frequency' command is executed.
12:27:30 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:27:30 INFO  : Context for 'APU' is selected.
12:27:31 INFO  : System reset is completed.
12:27:34 INFO  : 'after 3000' command is executed.
12:27:35 INFO  : Context for 'APU' is selected.
12:27:35 INFO  : Cleared APU and A53 resets
12:27:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
12:27:55 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
12:27:55 INFO  : Context for 'APU' is selected.
12:27:55 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
12:27:55 INFO  : 'configparams force-mem-access 1' command is executed.
12:27:55 INFO  : Context for 'APU' is selected.
12:27:55 INFO  : Boot mode is read from the target.
12:27:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:27:55 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:27:56 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
12:27:56 INFO  : 'set bp_27_56_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
12:27:57 INFO  : 'con -block -timeout 60' command is executed.
12:27:57 INFO  : 'bpremove $bp_27_56_fsbl_bp' command is executed.
12:27:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:27:57 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:28:00 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
12:28:00 INFO  : 'configparams force-mem-access 0' command is executed.
12:28:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_27_56_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_27_56_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:28:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:28:00 INFO  : 'con' command is executed.
12:28:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

12:28:00 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
12:30:16 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
12:30:51 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
12:31:09 INFO  : Disconnected from the channel tcfchan#3.
12:31:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:31:10 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
12:31:10 INFO  : 'jtag frequency' command is executed.
12:31:10 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:31:10 INFO  : Context for 'APU' is selected.
12:31:11 INFO  : System reset is completed.
12:31:14 INFO  : 'after 3000' command is executed.
12:31:14 INFO  : Context for 'APU' is selected.
12:31:14 INFO  : Cleared APU and A53 resets
12:31:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
12:31:34 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
12:31:34 INFO  : Context for 'APU' is selected.
12:31:34 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
12:31:34 INFO  : 'configparams force-mem-access 1' command is executed.
12:31:34 INFO  : Context for 'APU' is selected.
12:31:34 INFO  : Boot mode is read from the target.
12:31:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:31:34 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:31:35 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
12:31:35 INFO  : 'set bp_31_35_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
12:31:36 INFO  : 'con -block -timeout 60' command is executed.
12:31:36 INFO  : 'bpremove $bp_31_35_fsbl_bp' command is executed.
12:31:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:31:36 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:31:38 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
12:31:38 INFO  : 'configparams force-mem-access 0' command is executed.
12:31:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_31_35_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_31_35_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:31:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:31:38 INFO  : 'con' command is executed.
12:31:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

12:31:38 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
12:31:56 INFO  : Disconnected from the channel tcfchan#6.
13:19:43 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\temp_xsdb_launch_script.tcl
13:19:47 INFO  : XSCT server has started successfully.
13:19:47 INFO  : Successfully done setting XSCT server connection channel  
13:19:47 INFO  : plnx-install-location is set to ''
13:19:47 INFO  : Successfully done setting workspace for the tool. 
13:19:58 INFO  : Registering command handlers for Vitis TCF services
13:19:59 INFO  : Platform repository initialization has completed.
13:20:07 INFO  : Successfully done query RDI_DATADIR 
13:46:36 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
13:46:53 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

13:47:27 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\temp_xsdb_launch_script.tcl
13:47:30 INFO  : XSCT server has started successfully.
13:47:30 INFO  : Successfully done setting XSCT server connection channel  
13:47:30 INFO  : plnx-install-location is set to ''
13:47:30 INFO  : Successfully done setting workspace for the tool. 
13:47:35 INFO  : Platform repository initialization has completed.
13:47:35 INFO  : Registering command handlers for Vitis TCF services
13:47:37 INFO  : Successfully done query RDI_DATADIR 
13:47:37 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
13:47:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

13:49:16 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
13:49:21 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

13:56:43 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
13:56:47 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

13:58:52 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
13:58:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

13:59:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:59:23 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
13:59:23 INFO  : 'jtag frequency' command is executed.
13:59:23 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:59:23 INFO  : Context for 'APU' is selected.
13:59:24 INFO  : System reset is completed.
13:59:27 INFO  : 'after 3000' command is executed.
13:59:27 INFO  : Context for 'APU' is selected.
13:59:27 INFO  : Cleared APU and A53 resets
13:59:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
13:59:47 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
13:59:47 INFO  : Context for 'APU' is selected.
13:59:48 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
13:59:48 INFO  : 'configparams force-mem-access 1' command is executed.
13:59:48 INFO  : Context for 'APU' is selected.
13:59:48 INFO  : Boot mode is read from the target.
13:59:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:59:48 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:59:49 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:59:49 INFO  : 'set bp_59_49_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:59:50 INFO  : 'con -block -timeout 60' command is executed.
13:59:50 INFO  : 'bpremove $bp_59_49_fsbl_bp' command is executed.
13:59:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:59:50 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:59:52 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
13:59:52 INFO  : 'configparams force-mem-access 0' command is executed.
13:59:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_59_49_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_59_49_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

13:59:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:59:53 INFO  : 'con' command is executed.
13:59:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:59:53 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
14:04:03 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
14:04:07 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

14:04:19 INFO  : Disconnected from the channel tcfchan#5.
14:04:59 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\temp_xsdb_launch_script.tcl
14:05:03 INFO  : XSCT server has started successfully.
14:05:03 INFO  : plnx-install-location is set to ''
14:05:03 INFO  : Successfully done setting XSCT server connection channel  
14:05:03 INFO  : Successfully done setting workspace for the tool. 
14:05:07 INFO  : Platform repository initialization has completed.
14:05:07 INFO  : Registering command handlers for Vitis TCF services
14:05:07 INFO  : Successfully done query RDI_DATADIR 
14:05:08 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
14:05:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

14:05:34 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
14:05:38 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

14:06:21 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
14:06:25 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

14:06:42 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
14:09:03 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
14:09:07 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

14:09:12 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
14:09:16 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

14:11:04 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
14:11:08 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

14:11:19 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
14:15:49 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
14:15:53 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

14:16:34 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
14:17:20 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
14:17:24 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

14:18:26 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
14:18:30 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

14:18:40 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
14:18:44 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

14:18:48 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
14:18:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

14:21:49 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
14:21:53 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

14:21:56 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
14:22:00 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

14:22:07 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
14:22:11 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

14:26:36 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
14:26:40 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

14:28:02 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
14:28:05 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
14:28:09 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

14:28:25 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
14:28:29 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

14:28:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:28:50 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
14:28:50 INFO  : 'jtag frequency' command is executed.
14:28:50 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:28:50 INFO  : Context for 'APU' is selected.
14:28:52 INFO  : System reset is completed.
14:28:55 INFO  : 'after 3000' command is executed.
14:28:55 INFO  : Context for 'APU' is selected.
14:28:55 INFO  : Cleared APU and A53 resets
14:28:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
14:29:15 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
14:29:15 INFO  : Context for 'APU' is selected.
14:29:15 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
14:29:15 INFO  : 'configparams force-mem-access 1' command is executed.
14:29:15 INFO  : Context for 'APU' is selected.
14:29:15 INFO  : Boot mode is read from the target.
14:29:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:29:15 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:29:16 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:29:17 INFO  : 'set bp_29_16_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:29:18 INFO  : 'con -block -timeout 60' command is executed.
14:29:18 INFO  : 'bpremove $bp_29_16_fsbl_bp' command is executed.
14:29:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:29:18 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:29:20 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
14:29:20 INFO  : 'configparams force-mem-access 0' command is executed.
14:29:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_29_16_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_29_16_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:29:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:29:20 INFO  : 'con' command is executed.
14:29:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:29:20 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
14:30:20 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
14:30:25 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

14:30:39 INFO  : Disconnected from the channel tcfchan#18.
14:30:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:30:39 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
14:30:39 INFO  : 'jtag frequency' command is executed.
14:30:39 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:30:39 INFO  : Context for 'APU' is selected.
14:30:41 INFO  : System reset is completed.
14:30:44 INFO  : 'after 3000' command is executed.
14:30:44 INFO  : Context for 'APU' is selected.
14:30:44 INFO  : Cleared APU and A53 resets
14:30:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
14:31:04 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
14:31:04 INFO  : Context for 'APU' is selected.
14:31:14 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
14:31:14 INFO  : 'configparams force-mem-access 1' command is executed.
14:31:14 INFO  : Context for 'APU' is selected.
14:31:14 INFO  : Boot mode is read from the target.
14:31:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:31:14 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:31:15 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:31:15 INFO  : 'set bp_31_15_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:31:16 INFO  : 'con -block -timeout 60' command is executed.
14:31:16 INFO  : 'bpremove $bp_31_15_fsbl_bp' command is executed.
14:31:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:31:16 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:31:18 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
14:31:18 INFO  : 'configparams force-mem-access 0' command is executed.
14:31:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_31_15_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_31_15_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:31:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:31:18 INFO  : 'con' command is executed.
14:31:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:31:18 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
14:34:31 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
14:34:35 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

14:34:52 INFO  : Disconnected from the channel tcfchan#20.
14:34:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:34:52 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
14:34:52 INFO  : 'jtag frequency' command is executed.
14:34:52 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:34:52 INFO  : Context for 'APU' is selected.
14:34:53 INFO  : System reset is completed.
14:34:56 INFO  : 'after 3000' command is executed.
14:34:56 INFO  : Context for 'APU' is selected.
14:34:56 INFO  : Cleared APU and A53 resets
14:34:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
14:35:16 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
14:35:16 INFO  : Context for 'APU' is selected.
14:35:27 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
14:35:27 INFO  : 'configparams force-mem-access 1' command is executed.
14:35:27 INFO  : Context for 'APU' is selected.
14:35:27 INFO  : Boot mode is read from the target.
14:35:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:35:27 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:35:28 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:35:28 INFO  : 'set bp_35_28_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:35:29 INFO  : 'con -block -timeout 60' command is executed.
14:35:29 INFO  : 'bpremove $bp_35_28_fsbl_bp' command is executed.
14:35:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:35:29 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:35:31 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
14:35:32 INFO  : 'configparams force-mem-access 0' command is executed.
14:35:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_35_28_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_35_28_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:35:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:35:32 INFO  : 'con' command is executed.
14:35:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:35:32 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
14:35:44 INFO  : Disconnected from the channel tcfchan#22.
14:35:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:35:44 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
14:35:44 INFO  : 'jtag frequency' command is executed.
14:35:44 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:35:44 INFO  : Context for 'APU' is selected.
14:35:45 INFO  : System reset is completed.
14:35:48 INFO  : 'after 3000' command is executed.
14:35:48 INFO  : Context for 'APU' is selected.
14:35:48 INFO  : Cleared APU and A53 resets
14:35:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
14:36:08 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
14:36:08 INFO  : Context for 'APU' is selected.
14:36:16 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
14:36:16 INFO  : 'configparams force-mem-access 1' command is executed.
14:36:16 INFO  : Context for 'APU' is selected.
14:36:16 INFO  : Boot mode is read from the target.
14:36:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:36:16 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:36:17 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:36:17 INFO  : 'set bp_36_17_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:36:18 INFO  : 'con -block -timeout 60' command is executed.
14:36:18 INFO  : 'bpremove $bp_36_17_fsbl_bp' command is executed.
14:36:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:36:18 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:36:20 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
14:36:20 INFO  : 'configparams force-mem-access 0' command is executed.
14:36:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_36_17_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_36_17_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:36:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:36:20 INFO  : 'con' command is executed.
14:36:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:36:20 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
14:41:39 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
14:41:43 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

14:41:52 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
14:41:57 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

14:42:11 INFO  : Disconnected from the channel tcfchan#23.
14:42:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:42:12 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
14:42:12 INFO  : 'jtag frequency' command is executed.
14:42:12 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:42:12 INFO  : Context for 'APU' is selected.
14:42:13 INFO  : System reset is completed.
14:42:16 INFO  : 'after 3000' command is executed.
14:42:16 INFO  : Context for 'APU' is selected.
14:42:16 INFO  : Cleared APU and A53 resets
14:42:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
14:42:35 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
14:42:36 INFO  : Context for 'APU' is selected.
14:42:45 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
14:42:45 INFO  : 'configparams force-mem-access 1' command is executed.
14:42:45 INFO  : Context for 'APU' is selected.
14:42:45 INFO  : Boot mode is read from the target.
14:42:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:42:45 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:42:46 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:42:46 INFO  : 'set bp_42_46_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:42:47 INFO  : 'con -block -timeout 60' command is executed.
14:42:47 INFO  : 'bpremove $bp_42_46_fsbl_bp' command is executed.
14:42:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:42:47 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:42:49 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
14:42:49 INFO  : 'configparams force-mem-access 0' command is executed.
14:42:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_42_46_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_42_46_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:42:49 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:42:49 INFO  : 'con' command is executed.
14:42:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:42:49 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
14:43:18 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
14:43:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

14:43:49 INFO  : Disconnected from the channel tcfchan#26.
14:43:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:43:50 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
14:43:50 INFO  : 'jtag frequency' command is executed.
14:43:50 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:43:50 INFO  : Context for 'APU' is selected.
14:43:51 INFO  : System reset is completed.
14:43:54 INFO  : 'after 3000' command is executed.
14:43:54 INFO  : Context for 'APU' is selected.
14:43:54 INFO  : Cleared APU and A53 resets
14:43:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
14:44:14 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
14:44:14 INFO  : Context for 'APU' is selected.
14:44:23 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
14:44:23 INFO  : 'configparams force-mem-access 1' command is executed.
14:44:23 INFO  : Context for 'APU' is selected.
14:44:23 INFO  : Boot mode is read from the target.
14:44:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:44:23 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:44:24 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:44:24 INFO  : 'set bp_44_24_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:44:25 INFO  : 'con -block -timeout 60' command is executed.
14:44:25 INFO  : 'bpremove $bp_44_24_fsbl_bp' command is executed.
14:44:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:44:25 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:44:27 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
14:44:27 INFO  : 'configparams force-mem-access 0' command is executed.
14:44:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_44_24_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_44_24_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:44:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:44:27 INFO  : 'con' command is executed.
14:44:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:44:27 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
14:46:56 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
14:47:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

14:47:11 INFO  : Disconnected from the channel tcfchan#28.
14:47:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:47:11 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
14:47:11 INFO  : 'jtag frequency' command is executed.
14:47:11 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:47:11 INFO  : Context for 'APU' is selected.
14:47:12 INFO  : System reset is completed.
14:47:15 INFO  : 'after 3000' command is executed.
14:47:15 INFO  : Context for 'APU' is selected.
14:47:15 INFO  : Cleared APU and A53 resets
14:47:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
14:47:35 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
14:47:35 INFO  : Context for 'APU' is selected.
14:47:45 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
14:47:45 INFO  : 'configparams force-mem-access 1' command is executed.
14:47:45 INFO  : Context for 'APU' is selected.
14:47:45 INFO  : Boot mode is read from the target.
14:47:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:47:45 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:47:46 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:47:46 INFO  : 'set bp_47_46_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:47:47 INFO  : 'con -block -timeout 60' command is executed.
14:47:47 INFO  : 'bpremove $bp_47_46_fsbl_bp' command is executed.
14:47:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:47:47 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:47:50 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
14:47:50 INFO  : 'configparams force-mem-access 0' command is executed.
14:47:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_47_46_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_47_46_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:47:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:47:50 INFO  : 'con' command is executed.
14:47:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:47:50 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
14:49:36 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
14:49:40 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

14:49:57 INFO  : Disconnected from the channel tcfchan#30.
14:49:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:49:57 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
14:49:57 INFO  : 'jtag frequency' command is executed.
14:49:57 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:49:57 INFO  : Context for 'APU' is selected.
14:49:58 INFO  : System reset is completed.
14:50:01 INFO  : 'after 3000' command is executed.
14:50:01 INFO  : Context for 'APU' is selected.
14:50:01 INFO  : Cleared APU and A53 resets
14:50:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
14:50:21 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
14:50:21 INFO  : Context for 'APU' is selected.
14:50:30 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
14:50:30 INFO  : 'configparams force-mem-access 1' command is executed.
14:50:30 INFO  : Context for 'APU' is selected.
14:50:30 INFO  : Boot mode is read from the target.
14:50:30 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:50:30 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:50:31 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:50:31 INFO  : 'set bp_50_31_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:50:32 INFO  : 'con -block -timeout 60' command is executed.
14:50:32 INFO  : 'bpremove $bp_50_31_fsbl_bp' command is executed.
14:50:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:50:32 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:50:34 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
14:50:34 INFO  : 'configparams force-mem-access 0' command is executed.
14:50:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_50_31_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_50_31_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:50:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:50:35 INFO  : 'con' command is executed.
14:50:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:50:35 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
14:52:37 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
14:52:42 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

14:52:59 INFO  : Disconnected from the channel tcfchan#32.
14:52:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:52:59 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
14:52:59 INFO  : 'jtag frequency' command is executed.
14:52:59 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:53:00 INFO  : Context for 'APU' is selected.
14:53:00 INFO  : System reset is completed.
14:53:03 INFO  : 'after 3000' command is executed.
14:53:03 INFO  : Context for 'APU' is selected.
14:53:03 INFO  : Cleared APU and A53 resets
14:53:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
14:53:23 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
14:53:23 INFO  : Context for 'APU' is selected.
14:53:35 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
14:53:35 INFO  : 'configparams force-mem-access 1' command is executed.
14:53:35 INFO  : Context for 'APU' is selected.
14:53:35 INFO  : Boot mode is read from the target.
14:53:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:53:35 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:53:36 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:53:36 INFO  : 'set bp_53_36_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:53:37 INFO  : 'con -block -timeout 60' command is executed.
14:53:37 INFO  : 'bpremove $bp_53_36_fsbl_bp' command is executed.
14:53:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:53:37 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:53:38 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
14:53:38 INFO  : 'configparams force-mem-access 0' command is executed.
14:53:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_53_36_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_53_36_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:53:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:53:39 INFO  : 'con' command is executed.
14:53:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:53:39 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
14:58:22 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
14:58:27 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

14:59:00 INFO  : Disconnected from the channel tcfchan#34.
14:59:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:59:00 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
14:59:00 INFO  : 'jtag frequency' command is executed.
14:59:00 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:59:00 INFO  : Context for 'APU' is selected.
14:59:01 INFO  : System reset is completed.
14:59:04 INFO  : 'after 3000' command is executed.
14:59:04 INFO  : Context for 'APU' is selected.
14:59:04 INFO  : Cleared APU and A53 resets
14:59:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
14:59:24 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
14:59:24 INFO  : Context for 'APU' is selected.
14:59:34 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
14:59:34 INFO  : 'configparams force-mem-access 1' command is executed.
14:59:34 INFO  : Context for 'APU' is selected.
14:59:34 INFO  : Boot mode is read from the target.
14:59:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:59:34 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:59:35 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:59:35 INFO  : 'set bp_59_35_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:59:36 INFO  : 'con -block -timeout 60' command is executed.
14:59:36 INFO  : 'bpremove $bp_59_35_fsbl_bp' command is executed.
14:59:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:59:36 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:59:38 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
14:59:38 INFO  : 'configparams force-mem-access 0' command is executed.
14:59:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_59_35_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_59_35_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:59:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:59:38 INFO  : 'con' command is executed.
14:59:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:59:38 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
15:00:10 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
15:00:14 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

15:00:52 INFO  : Disconnected from the channel tcfchan#36.
15:00:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:00:52 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
15:00:52 INFO  : 'jtag frequency' command is executed.
15:00:52 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:00:52 INFO  : Context for 'APU' is selected.
15:00:53 INFO  : System reset is completed.
15:00:56 INFO  : 'after 3000' command is executed.
15:00:56 INFO  : Context for 'APU' is selected.
15:00:57 INFO  : Cleared APU and A53 resets
15:00:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
15:01:16 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
15:01:16 INFO  : Context for 'APU' is selected.
15:01:26 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
15:01:26 INFO  : 'configparams force-mem-access 1' command is executed.
15:01:26 INFO  : Context for 'APU' is selected.
15:01:26 INFO  : Boot mode is read from the target.
15:01:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:01:26 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:01:27 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:01:27 INFO  : 'set bp_1_27_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:01:28 INFO  : 'con -block -timeout 60' command is executed.
15:01:28 INFO  : 'bpremove $bp_1_27_fsbl_bp' command is executed.
15:01:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:01:28 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:01:30 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
15:01:30 INFO  : 'configparams force-mem-access 0' command is executed.
15:01:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_1_27_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_1_27_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:01:30 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:01:30 INFO  : 'con' command is executed.
15:01:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:01:30 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
15:02:03 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
15:02:07 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

15:02:18 INFO  : Disconnected from the channel tcfchan#38.
15:02:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:02:18 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
15:02:18 INFO  : 'jtag frequency' command is executed.
15:02:18 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:02:18 INFO  : Context for 'APU' is selected.
15:02:19 INFO  : System reset is completed.
15:02:22 INFO  : 'after 3000' command is executed.
15:02:22 INFO  : Context for 'APU' is selected.
15:02:22 INFO  : Cleared APU and A53 resets
15:02:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
15:02:42 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
15:02:42 INFO  : Context for 'APU' is selected.
15:02:51 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
15:02:51 INFO  : 'configparams force-mem-access 1' command is executed.
15:02:51 INFO  : Context for 'APU' is selected.
15:02:51 INFO  : Boot mode is read from the target.
15:02:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:02:51 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:02:52 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:02:52 INFO  : 'set bp_2_52_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:02:53 INFO  : 'con -block -timeout 60' command is executed.
15:02:53 INFO  : 'bpremove $bp_2_52_fsbl_bp' command is executed.
15:02:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:02:53 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:02:54 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
15:02:54 INFO  : 'configparams force-mem-access 0' command is executed.
15:02:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_2_52_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_2_52_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:02:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:02:54 INFO  : 'con' command is executed.
15:02:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:02:54 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
15:06:00 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
15:06:46 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
15:06:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

15:07:02 INFO  : Disconnected from the channel tcfchan#40.
15:07:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:07:02 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
15:07:02 INFO  : 'jtag frequency' command is executed.
15:07:02 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:07:02 INFO  : Context for 'APU' is selected.
15:07:03 INFO  : System reset is completed.
15:07:06 INFO  : 'after 3000' command is executed.
15:07:06 INFO  : Context for 'APU' is selected.
15:07:06 INFO  : Cleared APU and A53 resets
15:07:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
15:07:26 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
15:07:26 INFO  : Context for 'APU' is selected.
15:07:38 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
15:07:38 INFO  : 'configparams force-mem-access 1' command is executed.
15:07:38 INFO  : Context for 'APU' is selected.
15:07:38 INFO  : Boot mode is read from the target.
15:07:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:07:38 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:07:39 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:07:39 INFO  : 'set bp_7_39_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:07:40 INFO  : 'con -block -timeout 60' command is executed.
15:07:40 INFO  : 'bpremove $bp_7_39_fsbl_bp' command is executed.
15:07:40 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:07:40 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:07:42 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
15:07:42 INFO  : 'configparams force-mem-access 0' command is executed.
15:07:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_7_39_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_7_39_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:07:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:07:42 INFO  : 'con' command is executed.
15:07:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:07:42 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
15:21:09 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
15:21:18 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

15:21:48 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
15:21:53 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

15:22:02 INFO  : Disconnected from the channel tcfchan#42.
15:22:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:22:02 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
15:22:02 INFO  : 'jtag frequency' command is executed.
15:22:02 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:22:02 INFO  : Context for 'APU' is selected.
15:22:03 INFO  : System reset is completed.
15:22:06 INFO  : 'after 3000' command is executed.
15:22:06 INFO  : Context for 'APU' is selected.
15:22:07 INFO  : Cleared APU and A53 resets
15:22:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
15:22:26 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
15:22:26 INFO  : Context for 'APU' is selected.
15:22:36 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
15:22:36 INFO  : 'configparams force-mem-access 1' command is executed.
15:22:36 INFO  : Context for 'APU' is selected.
15:22:36 INFO  : Boot mode is read from the target.
15:22:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:22:36 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:22:37 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:22:37 INFO  : 'set bp_22_37_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:22:38 INFO  : 'con -block -timeout 60' command is executed.
15:22:38 INFO  : 'bpremove $bp_22_37_fsbl_bp' command is executed.
15:22:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:22:38 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:22:40 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
15:22:40 INFO  : 'configparams force-mem-access 0' command is executed.
15:22:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_22_37_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_22_37_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:22:40 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:22:40 INFO  : 'con' command is executed.
15:22:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:22:40 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
15:26:52 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
15:26:57 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

15:27:06 INFO  : Disconnected from the channel tcfchan#45.
15:27:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:27:06 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
15:27:06 INFO  : 'jtag frequency' command is executed.
15:27:06 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:27:06 INFO  : Context for 'APU' is selected.
15:27:07 INFO  : System reset is completed.
15:27:10 INFO  : 'after 3000' command is executed.
15:27:10 INFO  : Context for 'APU' is selected.
15:27:10 INFO  : Cleared APU and A53 resets
15:27:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
15:27:30 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
15:27:30 INFO  : Context for 'APU' is selected.
15:27:39 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
15:27:39 INFO  : 'configparams force-mem-access 1' command is executed.
15:27:39 INFO  : Context for 'APU' is selected.
15:27:39 INFO  : Boot mode is read from the target.
15:27:39 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:27:39 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:27:40 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:27:40 INFO  : 'set bp_27_40_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:27:41 INFO  : 'con -block -timeout 60' command is executed.
15:27:41 INFO  : 'bpremove $bp_27_40_fsbl_bp' command is executed.
15:27:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:27:41 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:27:43 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
15:27:43 INFO  : 'configparams force-mem-access 0' command is executed.
15:27:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_27_40_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_27_40_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:27:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:27:43 INFO  : 'con' command is executed.
15:27:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:27:43 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
15:28:33 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
15:28:37 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

15:28:49 INFO  : Disconnected from the channel tcfchan#47.
15:28:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:28:49 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
15:28:49 INFO  : 'jtag frequency' command is executed.
15:28:49 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:28:49 INFO  : Context for 'APU' is selected.
15:28:50 INFO  : System reset is completed.
15:28:53 INFO  : 'after 3000' command is executed.
15:28:53 INFO  : Context for 'APU' is selected.
15:28:53 INFO  : Cleared APU and A53 resets
15:28:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
15:29:13 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
15:29:13 INFO  : Context for 'APU' is selected.
15:29:24 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
15:29:24 INFO  : 'configparams force-mem-access 1' command is executed.
15:29:24 INFO  : Context for 'APU' is selected.
15:29:24 INFO  : Boot mode is read from the target.
15:29:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:29:24 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:29:25 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:29:25 INFO  : 'set bp_29_25_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:29:26 INFO  : 'con -block -timeout 60' command is executed.
15:29:26 INFO  : 'bpremove $bp_29_25_fsbl_bp' command is executed.
15:29:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:29:26 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:29:28 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
15:29:28 INFO  : 'configparams force-mem-access 0' command is executed.
15:29:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_29_25_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_29_25_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:29:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:29:28 INFO  : 'con' command is executed.
15:29:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:29:28 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
15:30:47 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
15:30:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

15:31:07 INFO  : Disconnected from the channel tcfchan#49.
15:31:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:31:08 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
15:31:08 INFO  : 'jtag frequency' command is executed.
15:31:08 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:31:08 INFO  : Context for 'APU' is selected.
15:31:09 INFO  : System reset is completed.
15:31:12 INFO  : 'after 3000' command is executed.
15:31:12 INFO  : Context for 'APU' is selected.
15:31:12 INFO  : Cleared APU and A53 resets
15:31:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
15:31:32 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
15:31:32 INFO  : Context for 'APU' is selected.
15:31:40 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
15:31:40 INFO  : 'configparams force-mem-access 1' command is executed.
15:31:40 INFO  : Context for 'APU' is selected.
15:31:40 INFO  : Boot mode is read from the target.
15:31:40 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:31:40 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:31:41 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:31:41 INFO  : 'set bp_31_41_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:31:42 INFO  : 'con -block -timeout 60' command is executed.
15:31:42 INFO  : 'bpremove $bp_31_41_fsbl_bp' command is executed.
15:31:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:31:42 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:31:44 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
15:31:44 INFO  : 'configparams force-mem-access 0' command is executed.
15:31:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_31_41_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_31_41_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:31:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:31:44 INFO  : 'con' command is executed.
15:31:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:31:44 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
15:33:45 INFO  : Disconnected from the channel tcfchan#51.
15:37:55 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\temp_xsdb_launch_script.tcl
15:37:58 INFO  : XSCT server has started successfully.
15:37:58 INFO  : plnx-install-location is set to ''
15:37:58 INFO  : Successfully done setting XSCT server connection channel  
15:37:58 INFO  : Successfully done setting workspace for the tool. 
15:38:06 INFO  : Platform repository initialization has completed.
15:38:07 INFO  : Registering command handlers for Vitis TCF services
15:38:09 INFO  : Successfully done query RDI_DATADIR 
15:38:14 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
15:38:29 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

15:38:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:38:48 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
15:38:48 INFO  : 'jtag frequency' command is executed.
15:38:48 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:38:48 INFO  : Context for 'APU' is selected.
15:38:50 INFO  : System reset is completed.
15:38:53 INFO  : 'after 3000' command is executed.
15:38:53 INFO  : Context for 'APU' is selected.
15:38:53 INFO  : Cleared APU and A53 resets
15:38:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
15:39:13 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
15:39:13 INFO  : Context for 'APU' is selected.
15:39:13 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
15:39:13 INFO  : 'configparams force-mem-access 1' command is executed.
15:39:13 INFO  : Context for 'APU' is selected.
15:39:13 INFO  : Boot mode is read from the target.
15:39:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:39:13 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:39:14 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:39:15 INFO  : 'set bp_39_14_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:39:16 INFO  : 'con -block -timeout 60' command is executed.
15:39:16 INFO  : 'bpremove $bp_39_14_fsbl_bp' command is executed.
15:39:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:39:16 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:39:17 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
15:39:17 INFO  : 'configparams force-mem-access 0' command is executed.
15:39:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_39_14_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_39_14_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:39:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:39:17 INFO  : 'con' command is executed.
15:39:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:39:17 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
15:42:52 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
15:42:57 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

15:43:06 INFO  : Disconnected from the channel tcfchan#2.
15:43:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:43:07 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
15:43:07 INFO  : 'jtag frequency' command is executed.
15:43:07 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:43:07 INFO  : Context for 'APU' is selected.
15:43:08 INFO  : System reset is completed.
15:43:11 INFO  : 'after 3000' command is executed.
15:43:11 INFO  : Context for 'APU' is selected.
15:43:11 INFO  : Cleared APU and A53 resets
15:43:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
15:43:31 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
15:43:31 INFO  : Context for 'APU' is selected.
15:43:43 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
15:43:43 INFO  : 'configparams force-mem-access 1' command is executed.
15:43:43 INFO  : Context for 'APU' is selected.
15:43:43 INFO  : Boot mode is read from the target.
15:43:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:43:43 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:43:44 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:43:44 INFO  : 'set bp_43_44_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:43:45 INFO  : 'con -block -timeout 60' command is executed.
15:43:45 INFO  : 'bpremove $bp_43_44_fsbl_bp' command is executed.
15:43:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:43:45 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:43:48 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
15:43:48 INFO  : 'configparams force-mem-access 0' command is executed.
15:43:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_43_44_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_43_44_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:43:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:43:48 INFO  : 'con' command is executed.
15:43:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:43:48 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
15:52:34 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
15:52:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

15:52:58 INFO  : Disconnected from the channel tcfchan#4.
15:52:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:52:58 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
15:52:58 INFO  : 'jtag frequency' command is executed.
15:52:58 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:52:58 INFO  : Context for 'APU' is selected.
15:53:00 INFO  : System reset is completed.
15:53:03 INFO  : 'after 3000' command is executed.
15:53:03 INFO  : Context for 'APU' is selected.
15:53:03 INFO  : Cleared APU and A53 resets
15:53:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
15:53:22 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
15:53:22 INFO  : Context for 'APU' is selected.
15:53:31 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
15:53:31 INFO  : 'configparams force-mem-access 1' command is executed.
15:53:31 INFO  : Context for 'APU' is selected.
15:53:31 INFO  : Boot mode is read from the target.
15:53:31 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:53:31 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:53:32 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:53:32 INFO  : 'set bp_53_32_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:53:33 INFO  : 'con -block -timeout 60' command is executed.
15:53:33 INFO  : 'bpremove $bp_53_32_fsbl_bp' command is executed.
15:53:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:53:33 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:53:35 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
15:53:35 INFO  : 'configparams force-mem-access 0' command is executed.
15:53:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_53_32_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_53_32_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:53:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:53:35 INFO  : 'con' command is executed.
15:53:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:53:35 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
15:56:45 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
15:56:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

15:57:05 INFO  : Disconnected from the channel tcfchan#6.
15:57:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:57:06 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
15:57:06 INFO  : 'jtag frequency' command is executed.
15:57:06 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:57:06 INFO  : Context for 'APU' is selected.
15:57:07 INFO  : System reset is completed.
15:57:10 INFO  : 'after 3000' command is executed.
15:57:10 INFO  : Context for 'APU' is selected.
15:57:10 INFO  : Cleared APU and A53 resets
15:57:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
15:57:30 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
15:57:30 INFO  : Context for 'APU' is selected.
15:57:38 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
15:57:38 INFO  : 'configparams force-mem-access 1' command is executed.
15:57:38 INFO  : Context for 'APU' is selected.
15:57:38 INFO  : Boot mode is read from the target.
15:57:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:57:38 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:57:39 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:57:39 INFO  : 'set bp_57_39_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:57:40 INFO  : 'con -block -timeout 60' command is executed.
15:57:40 INFO  : 'bpremove $bp_57_39_fsbl_bp' command is executed.
15:57:40 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:57:40 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:57:43 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
15:57:43 INFO  : 'configparams force-mem-access 0' command is executed.
15:57:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_57_39_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_57_39_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:57:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:57:43 INFO  : 'con' command is executed.
15:57:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:57:43 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
16:02:18 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
16:02:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

16:02:39 INFO  : Disconnected from the channel tcfchan#8.
16:02:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:02:39 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
16:02:39 INFO  : 'jtag frequency' command is executed.
16:02:39 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:02:39 INFO  : Context for 'APU' is selected.
16:02:41 INFO  : System reset is completed.
16:02:44 INFO  : 'after 3000' command is executed.
16:02:44 INFO  : Context for 'APU' is selected.
16:02:44 INFO  : Cleared APU and A53 resets
16:02:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
16:03:03 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
16:03:03 INFO  : Context for 'APU' is selected.
16:03:13 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
16:03:13 INFO  : 'configparams force-mem-access 1' command is executed.
16:03:13 INFO  : Context for 'APU' is selected.
16:03:13 INFO  : Boot mode is read from the target.
16:03:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:03:13 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:03:13 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:03:13 INFO  : 'set bp_3_13_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:03:15 INFO  : 'con -block -timeout 60' command is executed.
16:03:15 INFO  : 'bpremove $bp_3_13_fsbl_bp' command is executed.
16:03:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:03:15 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:03:17 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
16:03:17 INFO  : 'configparams force-mem-access 0' command is executed.
16:03:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_3_13_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_3_13_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:03:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:03:17 INFO  : 'con' command is executed.
16:03:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:03:17 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
16:03:38 INFO  : Disconnected from the channel tcfchan#10.
16:23:03 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\temp_xsdb_launch_script.tcl
16:23:06 INFO  : XSCT server has started successfully.
16:23:06 INFO  : plnx-install-location is set to ''
16:23:06 INFO  : Successfully done setting XSCT server connection channel  
16:23:06 INFO  : Successfully done setting workspace for the tool. 
16:23:10 INFO  : Platform repository initialization has completed.
16:23:10 INFO  : Registering command handlers for Vitis TCF services
16:23:10 INFO  : Successfully done query RDI_DATADIR 
16:23:28 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
16:23:43 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

16:23:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:23:57 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
16:23:57 INFO  : 'jtag frequency' command is executed.
16:23:57 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:23:57 INFO  : Context for 'APU' is selected.
16:23:58 INFO  : System reset is completed.
16:24:01 INFO  : 'after 3000' command is executed.
16:24:02 INFO  : Context for 'APU' is selected.
16:24:02 INFO  : Cleared APU and A53 resets
16:24:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
16:24:22 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
16:24:22 INFO  : Context for 'APU' is selected.
16:24:22 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
16:24:22 INFO  : 'configparams force-mem-access 1' command is executed.
16:24:22 INFO  : Context for 'APU' is selected.
16:24:22 INFO  : Boot mode is read from the target.
16:24:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:24:22 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:24:23 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:24:24 INFO  : 'set bp_24_23_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:24:25 INFO  : 'con -block -timeout 60' command is executed.
16:24:25 INFO  : 'bpremove $bp_24_23_fsbl_bp' command is executed.
16:24:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:24:25 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:24:26 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
16:24:26 INFO  : 'configparams force-mem-access 0' command is executed.
16:24:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_24_23_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_24_23_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:24:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:24:26 INFO  : 'con' command is executed.
16:24:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:24:26 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
16:31:01 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
16:31:06 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

16:31:18 INFO  : Disconnected from the channel tcfchan#2.
16:31:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:31:18 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
16:31:18 INFO  : 'jtag frequency' command is executed.
16:31:18 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:31:18 INFO  : Context for 'APU' is selected.
16:31:19 INFO  : System reset is completed.
16:31:22 INFO  : 'after 3000' command is executed.
16:31:22 INFO  : Context for 'APU' is selected.
16:31:23 INFO  : Cleared APU and A53 resets
16:31:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
16:31:42 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
16:31:42 INFO  : Context for 'APU' is selected.
16:31:51 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
16:31:51 INFO  : 'configparams force-mem-access 1' command is executed.
16:31:51 INFO  : Context for 'APU' is selected.
16:31:51 INFO  : Boot mode is read from the target.
16:31:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:31:51 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:31:52 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:31:52 INFO  : 'set bp_31_52_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:31:53 INFO  : 'con -block -timeout 60' command is executed.
16:31:53 INFO  : 'bpremove $bp_31_52_fsbl_bp' command is executed.
16:31:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:31:53 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:31:54 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
16:31:54 INFO  : 'configparams force-mem-access 0' command is executed.
16:31:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_31_52_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_31_52_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:31:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:31:54 INFO  : 'con' command is executed.
16:31:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:31:54 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
16:32:51 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
16:32:55 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

16:33:07 INFO  : Disconnected from the channel tcfchan#4.
16:33:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:33:08 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
16:33:08 INFO  : 'jtag frequency' command is executed.
16:33:08 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:33:08 INFO  : Context for 'APU' is selected.
16:33:09 INFO  : System reset is completed.
16:33:12 INFO  : 'after 3000' command is executed.
16:33:12 INFO  : Context for 'APU' is selected.
16:33:12 INFO  : Cleared APU and A53 resets
16:33:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
16:33:31 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
16:33:32 INFO  : Context for 'APU' is selected.
16:33:41 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
16:33:41 INFO  : 'configparams force-mem-access 1' command is executed.
16:33:41 INFO  : Context for 'APU' is selected.
16:33:41 INFO  : Boot mode is read from the target.
16:33:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:33:41 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:33:42 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:33:42 INFO  : 'set bp_33_42_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:33:43 INFO  : 'con -block -timeout 60' command is executed.
16:33:43 INFO  : 'bpremove $bp_33_42_fsbl_bp' command is executed.
16:33:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:33:43 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:33:45 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
16:33:45 INFO  : 'configparams force-mem-access 0' command is executed.
16:33:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_33_42_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_33_42_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:33:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:33:45 INFO  : 'con' command is executed.
16:33:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:33:45 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
16:38:30 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
16:38:34 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

16:38:46 INFO  : Disconnected from the channel tcfchan#6.
16:38:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:38:46 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
16:38:46 INFO  : 'jtag frequency' command is executed.
16:38:46 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:38:46 INFO  : Context for 'APU' is selected.
16:38:47 INFO  : System reset is completed.
16:38:50 INFO  : 'after 3000' command is executed.
16:38:51 INFO  : Context for 'APU' is selected.
16:38:51 INFO  : Cleared APU and A53 resets
16:38:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
16:39:10 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
16:39:10 INFO  : Context for 'APU' is selected.
16:39:20 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
16:39:20 INFO  : 'configparams force-mem-access 1' command is executed.
16:39:20 INFO  : Context for 'APU' is selected.
16:39:20 INFO  : Boot mode is read from the target.
16:39:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:39:20 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:39:20 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:39:21 INFO  : 'set bp_39_20_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:39:22 INFO  : 'con -block -timeout 60' command is executed.
16:39:22 INFO  : 'bpremove $bp_39_20_fsbl_bp' command is executed.
16:39:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:39:22 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:39:23 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
16:39:23 INFO  : 'configparams force-mem-access 0' command is executed.
16:39:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_39_20_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_39_20_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:39:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:39:23 INFO  : 'con' command is executed.
16:39:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:39:23 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
17:53:09 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
17:53:14 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

17:53:38 INFO  : Disconnected from the channel tcfchan#8.
17:53:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:53:39 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
17:53:39 INFO  : 'jtag frequency' command is executed.
17:53:39 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:53:39 INFO  : Context for 'APU' is selected.
17:53:40 INFO  : System reset is completed.
17:53:43 INFO  : 'after 3000' command is executed.
17:53:43 INFO  : Context for 'APU' is selected.
17:53:43 INFO  : Cleared APU and A53 resets
17:53:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
17:54:03 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
17:54:03 INFO  : Context for 'APU' is selected.
17:54:13 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
17:54:13 INFO  : 'configparams force-mem-access 1' command is executed.
17:54:13 INFO  : Context for 'APU' is selected.
17:54:13 INFO  : Boot mode is read from the target.
17:54:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:54:13 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:54:14 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:54:14 INFO  : 'set bp_54_14_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:54:15 INFO  : 'con -block -timeout 60' command is executed.
17:54:15 INFO  : 'bpremove $bp_54_14_fsbl_bp' command is executed.
17:54:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:54:15 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:54:17 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
17:54:17 INFO  : 'configparams force-mem-access 0' command is executed.
17:54:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_54_14_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_54_14_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:54:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:54:17 INFO  : 'con' command is executed.
17:54:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:54:17 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
18:08:55 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
18:09:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

18:09:13 INFO  : Disconnected from the channel tcfchan#10.
18:09:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:09:13 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
18:09:13 INFO  : 'jtag frequency' command is executed.
18:09:13 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:09:13 INFO  : Context for 'APU' is selected.
18:09:14 INFO  : System reset is completed.
18:09:17 INFO  : 'after 3000' command is executed.
18:09:17 INFO  : Context for 'APU' is selected.
18:09:17 INFO  : Cleared APU and A53 resets
18:09:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
18:09:37 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
18:09:37 INFO  : Context for 'APU' is selected.
18:09:47 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
18:09:47 INFO  : 'configparams force-mem-access 1' command is executed.
18:09:47 INFO  : Context for 'APU' is selected.
18:09:47 INFO  : Boot mode is read from the target.
18:09:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:09:47 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:09:48 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:09:48 INFO  : 'set bp_9_48_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:09:49 INFO  : 'con -block -timeout 60' command is executed.
18:09:49 INFO  : 'bpremove $bp_9_48_fsbl_bp' command is executed.
18:09:49 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:09:49 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:09:50 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
18:09:50 INFO  : 'configparams force-mem-access 0' command is executed.
18:09:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_9_48_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_9_48_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:09:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:09:50 INFO  : 'con' command is executed.
18:09:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:09:50 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
18:33:18 INFO  : Disconnected from the channel tcfchan#12.
13:51:57 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\temp_xsdb_launch_script.tcl
13:52:00 INFO  : XSCT server has started successfully.
13:52:00 INFO  : plnx-install-location is set to ''
13:52:00 INFO  : Successfully done setting XSCT server connection channel  
13:52:00 INFO  : Successfully done setting workspace for the tool. 
13:52:06 INFO  : Registering command handlers for Vitis TCF services
13:52:06 INFO  : Platform repository initialization has completed.
13:52:07 INFO  : Successfully done query RDI_DATADIR 
14:23:59 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
14:24:16 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

14:24:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:24:32 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
14:24:32 INFO  : 'jtag frequency' command is executed.
14:24:32 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:24:32 INFO  : Context for 'APU' is selected.
14:24:33 INFO  : System reset is completed.
14:24:36 INFO  : 'after 3000' command is executed.
14:24:36 INFO  : Context for 'APU' is selected.
14:24:36 INFO  : Cleared APU and A53 resets
14:24:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
14:24:56 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
14:24:56 INFO  : Context for 'APU' is selected.
14:24:57 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
14:24:57 INFO  : 'configparams force-mem-access 1' command is executed.
14:24:57 INFO  : Context for 'APU' is selected.
14:24:57 INFO  : Boot mode is read from the target.
14:24:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:24:57 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:24:58 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:24:58 INFO  : 'set bp_24_58_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:24:59 INFO  : 'con -block -timeout 60' command is executed.
14:24:59 INFO  : 'bpremove $bp_24_58_fsbl_bp' command is executed.
14:24:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:24:59 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:25:00 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
14:25:00 INFO  : 'configparams force-mem-access 0' command is executed.
14:25:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_24_58_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_24_58_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:25:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:25:01 INFO  : 'con' command is executed.
14:25:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:25:01 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
14:26:14 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
14:26:18 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

14:27:12 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
14:27:16 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

14:27:37 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
14:27:41 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

14:27:52 INFO  : Disconnected from the channel tcfchan#2.
14:27:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:27:53 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
14:27:53 INFO  : 'jtag frequency' command is executed.
14:27:53 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:27:53 INFO  : Context for 'APU' is selected.
14:27:54 INFO  : System reset is completed.
14:27:57 INFO  : 'after 3000' command is executed.
14:27:57 INFO  : Context for 'APU' is selected.
14:27:57 INFO  : Cleared APU and A53 resets
14:27:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
14:28:17 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
14:28:17 INFO  : Context for 'APU' is selected.
14:28:27 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
14:28:27 INFO  : 'configparams force-mem-access 1' command is executed.
14:28:27 INFO  : Context for 'APU' is selected.
14:28:27 INFO  : Boot mode is read from the target.
14:28:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:28:27 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:28:28 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:28:28 INFO  : 'set bp_28_28_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:28:29 INFO  : 'con -block -timeout 60' command is executed.
14:28:29 INFO  : 'bpremove $bp_28_28_fsbl_bp' command is executed.
14:28:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:28:29 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:28:30 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
14:28:30 INFO  : 'configparams force-mem-access 0' command is executed.
14:28:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_28_28_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_28_28_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:28:30 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:28:30 INFO  : 'con' command is executed.
14:28:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:28:30 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
14:35:20 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
14:35:24 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

14:36:16 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
14:36:20 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

14:36:31 INFO  : Disconnected from the channel tcfchan#6.
14:36:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:36:31 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
14:36:31 INFO  : 'jtag frequency' command is executed.
14:36:31 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:36:31 INFO  : Context for 'APU' is selected.
14:36:32 INFO  : System reset is completed.
14:36:35 INFO  : 'after 3000' command is executed.
14:36:35 INFO  : Context for 'APU' is selected.
14:36:35 INFO  : Cleared APU and A53 resets
14:36:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
14:36:55 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
14:36:55 INFO  : Context for 'APU' is selected.
14:37:06 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
14:37:06 INFO  : 'configparams force-mem-access 1' command is executed.
14:37:06 INFO  : Context for 'APU' is selected.
14:37:06 INFO  : Boot mode is read from the target.
14:37:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:37:06 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:37:07 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:37:07 INFO  : 'set bp_37_7_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:37:08 INFO  : 'con -block -timeout 60' command is executed.
14:37:08 INFO  : 'bpremove $bp_37_7_fsbl_bp' command is executed.
14:37:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:37:08 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:37:10 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
14:37:10 INFO  : 'configparams force-mem-access 0' command is executed.
14:37:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_37_7_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_37_7_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:37:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:37:10 INFO  : 'con' command is executed.
14:37:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:37:10 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
14:41:11 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
14:41:15 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

14:41:28 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
14:41:32 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

14:42:49 INFO  : Disconnected from the channel tcfchan#9.
14:42:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:42:49 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
14:42:49 INFO  : 'jtag frequency' command is executed.
14:42:49 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:42:49 INFO  : Context for 'APU' is selected.
14:42:51 INFO  : System reset is completed.
14:42:54 INFO  : 'after 3000' command is executed.
14:42:54 INFO  : Context for 'APU' is selected.
14:42:54 INFO  : Cleared APU and A53 resets
14:42:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
14:43:13 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
14:43:13 INFO  : Context for 'APU' is selected.
14:43:22 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
14:43:22 INFO  : 'configparams force-mem-access 1' command is executed.
14:43:22 INFO  : Context for 'APU' is selected.
14:43:22 INFO  : Boot mode is read from the target.
14:43:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:43:22 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:43:22 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:43:23 INFO  : 'set bp_43_22_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:43:24 INFO  : 'con -block -timeout 60' command is executed.
14:43:24 INFO  : 'bpremove $bp_43_22_fsbl_bp' command is executed.
14:43:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:43:24 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:43:25 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
14:43:25 INFO  : 'configparams force-mem-access 0' command is executed.
14:43:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_43_22_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_43_22_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:43:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:43:25 INFO  : 'con' command is executed.
14:43:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:43:25 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
14:50:22 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
14:50:26 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

14:51:52 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
14:51:55 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

14:57:40 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
14:57:43 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

14:59:19 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
14:59:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

14:59:43 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
14:59:46 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

15:00:55 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
15:00:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

15:01:10 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
15:01:13 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

15:01:24 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
15:01:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

15:02:05 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
15:02:09 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

15:02:39 INFO  : Disconnected from the channel tcfchan#12.
15:02:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:02:39 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
15:02:39 INFO  : 'jtag frequency' command is executed.
15:02:39 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:02:39 INFO  : Context for 'APU' is selected.
15:02:41 INFO  : System reset is completed.
15:02:44 INFO  : 'after 3000' command is executed.
15:02:44 INFO  : Context for 'APU' is selected.
15:02:44 INFO  : Cleared APU and A53 resets
15:02:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
15:03:03 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
15:03:03 INFO  : Context for 'APU' is selected.
15:03:13 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
15:03:13 INFO  : 'configparams force-mem-access 1' command is executed.
15:03:13 INFO  : Context for 'APU' is selected.
15:03:13 INFO  : Boot mode is read from the target.
15:03:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:03:13 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:03:14 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:03:14 INFO  : 'set bp_3_14_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:03:15 INFO  : 'con -block -timeout 60' command is executed.
15:03:15 INFO  : 'bpremove $bp_3_14_fsbl_bp' command is executed.
15:03:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:03:15 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:03:16 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
15:03:16 INFO  : 'configparams force-mem-access 0' command is executed.
15:03:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_3_14_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_3_14_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:03:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:03:16 INFO  : 'con' command is executed.
15:03:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:03:16 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
15:05:46 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
15:05:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

15:06:09 INFO  : Disconnected from the channel tcfchan#22.
15:06:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:06:10 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
15:06:10 INFO  : 'jtag frequency' command is executed.
15:06:10 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:06:10 INFO  : Context for 'APU' is selected.
15:06:10 INFO  : System reset is completed.
15:06:13 INFO  : 'after 3000' command is executed.
15:06:14 INFO  : Context for 'APU' is selected.
15:06:14 INFO  : Cleared APU and A53 resets
15:06:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
15:06:33 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
15:06:33 INFO  : Context for 'APU' is selected.
15:06:42 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
15:06:42 INFO  : 'configparams force-mem-access 1' command is executed.
15:06:42 INFO  : Context for 'APU' is selected.
15:06:42 INFO  : Boot mode is read from the target.
15:06:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:06:42 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:06:43 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:06:43 INFO  : 'set bp_6_43_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:06:44 INFO  : 'con -block -timeout 60' command is executed.
15:06:44 INFO  : 'bpremove $bp_6_43_fsbl_bp' command is executed.
15:06:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:06:44 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:06:45 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
15:06:45 INFO  : 'configparams force-mem-access 0' command is executed.
15:06:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_6_43_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_6_43_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:06:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:06:45 INFO  : 'con' command is executed.
15:06:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:06:45 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
15:10:09 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
15:10:13 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

15:14:14 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
15:14:18 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

15:14:29 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
15:14:33 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

15:14:56 INFO  : Disconnected from the channel tcfchan#24.
15:14:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:14:56 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
15:14:56 INFO  : 'jtag frequency' command is executed.
15:14:56 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:14:56 INFO  : Context for 'APU' is selected.
15:14:57 INFO  : System reset is completed.
15:15:00 INFO  : 'after 3000' command is executed.
15:15:00 INFO  : Context for 'APU' is selected.
15:15:00 INFO  : Cleared APU and A53 resets
15:15:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
15:15:20 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
15:15:20 INFO  : Context for 'APU' is selected.
15:15:31 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
15:15:31 INFO  : 'configparams force-mem-access 1' command is executed.
15:15:31 INFO  : Context for 'APU' is selected.
15:15:31 INFO  : Boot mode is read from the target.
15:15:31 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:15:31 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:15:32 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:15:32 INFO  : 'set bp_15_32_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:15:33 INFO  : 'con -block -timeout 60' command is executed.
15:15:33 INFO  : 'bpremove $bp_15_32_fsbl_bp' command is executed.
15:15:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:15:33 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:15:34 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
15:15:34 INFO  : 'configparams force-mem-access 0' command is executed.
15:15:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_15_32_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_15_32_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:15:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:15:34 INFO  : 'con' command is executed.
15:15:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:15:34 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
15:20:31 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
15:20:34 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

15:22:32 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
15:22:35 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

15:23:41 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
15:23:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

15:26:16 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
15:26:20 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

15:26:34 INFO  : Disconnected from the channel tcfchan#28.
15:26:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:26:34 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
15:26:34 INFO  : 'jtag frequency' command is executed.
15:26:34 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:26:34 INFO  : Context for 'APU' is selected.
15:26:35 INFO  : System reset is completed.
15:26:38 INFO  : 'after 3000' command is executed.
15:26:38 INFO  : Context for 'APU' is selected.
15:26:38 INFO  : Cleared APU and A53 resets
15:26:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
15:26:58 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
15:26:58 INFO  : Context for 'APU' is selected.
15:27:06 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
15:27:06 INFO  : 'configparams force-mem-access 1' command is executed.
15:27:06 INFO  : Context for 'APU' is selected.
15:27:06 INFO  : Boot mode is read from the target.
15:27:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:27:06 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:27:07 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:27:07 INFO  : 'set bp_27_7_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:27:08 INFO  : 'con -block -timeout 60' command is executed.
15:27:08 INFO  : 'bpremove $bp_27_7_fsbl_bp' command is executed.
15:27:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:27:08 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:27:09 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
15:27:09 INFO  : 'configparams force-mem-access 0' command is executed.
15:27:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_27_7_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_27_7_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:27:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:27:09 INFO  : 'con' command is executed.
15:27:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:27:09 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
15:30:56 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
15:31:00 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

15:33:00 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
15:33:04 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

15:33:18 INFO  : Disconnected from the channel tcfchan#33.
15:33:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:33:18 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
15:33:18 INFO  : 'jtag frequency' command is executed.
15:33:18 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:33:18 INFO  : Context for 'APU' is selected.
15:33:19 INFO  : System reset is completed.
15:33:22 INFO  : 'after 3000' command is executed.
15:33:22 INFO  : Context for 'APU' is selected.
15:33:22 INFO  : Cleared APU and A53 resets
15:33:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
15:33:42 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
15:33:42 INFO  : Context for 'APU' is selected.
15:33:52 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
15:33:52 INFO  : 'configparams force-mem-access 1' command is executed.
15:33:52 INFO  : Context for 'APU' is selected.
15:33:52 INFO  : Boot mode is read from the target.
15:33:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:33:52 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:33:53 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:33:53 INFO  : 'set bp_33_53_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:33:54 INFO  : 'con -block -timeout 60' command is executed.
15:33:54 INFO  : 'bpremove $bp_33_53_fsbl_bp' command is executed.
15:33:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:33:54 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:33:55 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
15:33:55 INFO  : 'configparams force-mem-access 0' command is executed.
15:33:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_33_53_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_33_53_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:33:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:33:55 INFO  : 'con' command is executed.
15:33:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:33:55 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
15:36:27 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
15:36:31 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

15:37:26 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
15:37:30 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

15:37:45 INFO  : Disconnected from the channel tcfchan#36.
15:37:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:37:45 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
15:37:45 INFO  : 'jtag frequency' command is executed.
15:37:45 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:37:45 INFO  : Context for 'APU' is selected.
15:37:46 INFO  : System reset is completed.
15:37:49 INFO  : 'after 3000' command is executed.
15:37:49 INFO  : Context for 'APU' is selected.
15:37:49 INFO  : Cleared APU and A53 resets
15:37:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
15:38:09 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
15:38:09 INFO  : Context for 'APU' is selected.
15:38:20 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
15:38:20 INFO  : 'configparams force-mem-access 1' command is executed.
15:38:20 INFO  : Context for 'APU' is selected.
15:38:20 INFO  : Boot mode is read from the target.
15:38:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:38:20 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:38:21 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:38:21 INFO  : 'set bp_38_21_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:38:22 INFO  : 'con -block -timeout 60' command is executed.
15:38:22 INFO  : 'bpremove $bp_38_21_fsbl_bp' command is executed.
15:38:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:38:22 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:38:23 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
15:38:23 INFO  : 'configparams force-mem-access 0' command is executed.
15:38:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_38_21_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_38_21_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:38:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:38:24 INFO  : 'con' command is executed.
15:38:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:38:24 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
15:42:11 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
15:42:14 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

15:43:23 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
15:43:27 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

15:44:11 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
15:44:15 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

15:45:04 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
15:45:08 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

15:45:26 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
15:45:30 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

15:46:02 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
15:46:06 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

15:46:24 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
15:46:27 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

15:46:38 INFO  : Disconnected from the channel tcfchan#39.
15:46:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:46:39 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
15:46:39 INFO  : 'jtag frequency' command is executed.
15:46:39 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:46:39 INFO  : Context for 'APU' is selected.
15:46:40 INFO  : System reset is completed.
15:46:43 INFO  : 'after 3000' command is executed.
15:46:43 INFO  : Context for 'APU' is selected.
15:46:43 INFO  : Cleared APU and A53 resets
15:46:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
15:47:03 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
15:47:03 INFO  : Context for 'APU' is selected.
15:47:11 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
15:47:11 INFO  : 'configparams force-mem-access 1' command is executed.
15:47:11 INFO  : Context for 'APU' is selected.
15:47:11 INFO  : Boot mode is read from the target.
15:47:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:47:11 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:47:12 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:47:12 INFO  : 'set bp_47_12_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:47:13 INFO  : 'con -block -timeout 60' command is executed.
15:47:13 INFO  : 'bpremove $bp_47_12_fsbl_bp' command is executed.
15:47:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:47:13 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:47:15 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
15:47:15 INFO  : 'configparams force-mem-access 0' command is executed.
15:47:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_47_12_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_47_12_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:47:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:47:15 INFO  : 'con' command is executed.
15:47:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:47:15 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
15:51:09 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
15:51:13 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

15:51:38 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
15:51:42 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

15:51:53 INFO  : Disconnected from the channel tcfchan#47.
15:51:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:51:54 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
15:51:54 INFO  : 'jtag frequency' command is executed.
15:51:54 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:51:54 INFO  : Context for 'APU' is selected.
15:51:54 INFO  : System reset is completed.
15:51:57 INFO  : 'after 3000' command is executed.
15:51:57 INFO  : Context for 'APU' is selected.
15:51:58 INFO  : Cleared APU and A53 resets
15:51:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
15:52:17 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
15:52:17 INFO  : Context for 'APU' is selected.
15:52:27 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
15:52:27 INFO  : 'configparams force-mem-access 1' command is executed.
15:52:27 INFO  : Context for 'APU' is selected.
15:52:27 INFO  : Boot mode is read from the target.
15:52:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:52:27 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:52:28 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:52:28 INFO  : 'set bp_52_28_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:52:29 INFO  : 'con -block -timeout 60' command is executed.
15:52:29 INFO  : 'bpremove $bp_52_28_fsbl_bp' command is executed.
15:52:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:52:29 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:52:30 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
15:52:30 INFO  : 'configparams force-mem-access 0' command is executed.
15:52:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_52_28_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_52_28_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:52:30 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:52:30 INFO  : 'con' command is executed.
15:52:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:52:30 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
15:56:00 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
15:56:04 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

15:56:14 INFO  : Disconnected from the channel tcfchan#50.
15:56:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:56:14 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
15:56:14 INFO  : 'jtag frequency' command is executed.
15:56:14 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:56:14 INFO  : Context for 'APU' is selected.
15:56:15 INFO  : System reset is completed.
15:56:18 INFO  : 'after 3000' command is executed.
15:56:18 INFO  : Context for 'APU' is selected.
15:56:18 INFO  : Cleared APU and A53 resets
15:56:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
15:56:38 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
15:56:38 INFO  : Context for 'APU' is selected.
15:56:46 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
15:56:46 INFO  : 'configparams force-mem-access 1' command is executed.
15:56:46 INFO  : Context for 'APU' is selected.
15:56:46 INFO  : Boot mode is read from the target.
15:56:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:56:46 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:56:47 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:56:47 INFO  : 'set bp_56_47_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:56:48 INFO  : 'con -block -timeout 60' command is executed.
15:56:48 INFO  : 'bpremove $bp_56_47_fsbl_bp' command is executed.
15:56:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:56:48 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:56:50 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
15:56:50 INFO  : 'configparams force-mem-access 0' command is executed.
15:56:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_56_47_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_56_47_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:56:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:56:50 INFO  : 'con' command is executed.
15:56:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:56:50 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
15:57:21 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
15:57:25 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

15:57:34 INFO  : Disconnected from the channel tcfchan#52.
15:57:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:57:35 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
15:57:35 INFO  : 'jtag frequency' command is executed.
15:57:35 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:57:35 INFO  : Context for 'APU' is selected.
15:57:36 INFO  : System reset is completed.
15:57:39 INFO  : 'after 3000' command is executed.
15:57:39 INFO  : Context for 'APU' is selected.
15:57:39 INFO  : Cleared APU and A53 resets
15:57:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
15:57:58 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
15:57:58 INFO  : Context for 'APU' is selected.
15:58:08 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
15:58:08 INFO  : 'configparams force-mem-access 1' command is executed.
15:58:08 INFO  : Context for 'APU' is selected.
15:58:08 INFO  : Boot mode is read from the target.
15:58:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:58:08 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:58:09 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:58:09 INFO  : 'set bp_58_9_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:58:10 INFO  : 'con -block -timeout 60' command is executed.
15:58:10 INFO  : 'bpremove $bp_58_9_fsbl_bp' command is executed.
15:58:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:58:10 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:58:11 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
15:58:12 INFO  : 'configparams force-mem-access 0' command is executed.
15:58:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_58_9_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_58_9_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:58:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:58:12 INFO  : 'con' command is executed.
15:58:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:58:12 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
16:00:07 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
16:00:11 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

16:01:29 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
16:01:32 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

16:09:04 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
16:09:08 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

16:09:20 INFO  : Disconnected from the channel tcfchan#54.
16:09:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:09:20 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
16:09:20 INFO  : 'jtag frequency' command is executed.
16:09:20 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:09:20 INFO  : Context for 'APU' is selected.
16:09:21 INFO  : System reset is completed.
16:09:24 INFO  : 'after 3000' command is executed.
16:09:24 INFO  : Context for 'APU' is selected.
16:09:24 INFO  : Cleared APU and A53 resets
16:09:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
16:09:44 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
16:09:44 INFO  : Context for 'APU' is selected.
16:09:53 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
16:09:53 INFO  : 'configparams force-mem-access 1' command is executed.
16:09:54 INFO  : Context for 'APU' is selected.
16:09:54 INFO  : Boot mode is read from the target.
16:09:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:09:54 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:09:54 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:09:54 INFO  : 'set bp_9_54_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:09:56 INFO  : 'con -block -timeout 60' command is executed.
16:09:56 INFO  : 'bpremove $bp_9_54_fsbl_bp' command is executed.
16:09:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:09:56 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:09:57 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
16:09:57 INFO  : 'configparams force-mem-access 0' command is executed.
16:09:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_9_54_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_9_54_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:09:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:09:57 INFO  : 'con' command is executed.
16:09:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:09:57 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
16:10:46 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
16:10:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

16:11:02 INFO  : Disconnected from the channel tcfchan#58.
16:11:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:11:02 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
16:11:02 INFO  : 'jtag frequency' command is executed.
16:11:02 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:11:02 INFO  : Context for 'APU' is selected.
16:11:03 INFO  : System reset is completed.
16:11:06 INFO  : 'after 3000' command is executed.
16:11:06 INFO  : Context for 'APU' is selected.
16:11:06 INFO  : Cleared APU and A53 resets
16:11:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
16:11:26 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
16:11:26 INFO  : Context for 'APU' is selected.
16:11:34 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
16:11:34 INFO  : 'configparams force-mem-access 1' command is executed.
16:11:34 INFO  : Context for 'APU' is selected.
16:11:34 INFO  : Boot mode is read from the target.
16:11:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:11:34 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:11:35 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:11:35 INFO  : 'set bp_11_35_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:11:36 INFO  : 'con -block -timeout 60' command is executed.
16:11:36 INFO  : 'bpremove $bp_11_35_fsbl_bp' command is executed.
16:11:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:11:36 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:11:37 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
16:11:37 INFO  : 'configparams force-mem-access 0' command is executed.
16:11:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_11_35_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_11_35_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:11:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:11:38 INFO  : 'con' command is executed.
16:11:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:11:38 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
16:19:15 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
16:19:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

16:19:34 INFO  : Disconnected from the channel tcfchan#60.
16:19:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:19:34 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
16:19:34 INFO  : 'jtag frequency' command is executed.
16:19:34 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:19:34 INFO  : Context for 'APU' is selected.
16:19:35 INFO  : System reset is completed.
16:19:38 INFO  : 'after 3000' command is executed.
16:19:38 INFO  : Context for 'APU' is selected.
16:19:38 INFO  : Cleared APU and A53 resets
16:19:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
16:19:58 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
16:19:58 INFO  : Context for 'APU' is selected.
16:20:08 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
16:20:08 INFO  : 'configparams force-mem-access 1' command is executed.
16:20:08 INFO  : Context for 'APU' is selected.
16:20:08 INFO  : Boot mode is read from the target.
16:20:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:20:08 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:20:08 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:20:09 INFO  : 'set bp_20_8_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:20:10 INFO  : 'con -block -timeout 60' command is executed.
16:20:10 INFO  : 'bpremove $bp_20_8_fsbl_bp' command is executed.
16:20:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:20:10 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:20:11 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
16:20:11 INFO  : 'configparams force-mem-access 0' command is executed.
16:20:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_20_8_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_20_8_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:20:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:20:11 INFO  : 'con' command is executed.
16:20:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:20:11 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
16:21:25 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
16:21:29 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

16:21:44 INFO  : Disconnected from the channel tcfchan#62.
16:21:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:21:44 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
16:21:44 INFO  : 'jtag frequency' command is executed.
16:21:44 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:21:44 INFO  : Context for 'APU' is selected.
16:21:45 INFO  : System reset is completed.
16:21:48 INFO  : 'after 3000' command is executed.
16:21:48 INFO  : Context for 'APU' is selected.
16:21:48 INFO  : Cleared APU and A53 resets
16:21:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
16:22:08 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
16:22:08 INFO  : Context for 'APU' is selected.
16:22:18 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
16:22:18 INFO  : 'configparams force-mem-access 1' command is executed.
16:22:18 INFO  : Context for 'APU' is selected.
16:22:18 INFO  : Boot mode is read from the target.
16:22:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:22:18 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:22:19 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:22:19 INFO  : 'set bp_22_19_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:22:20 INFO  : 'con -block -timeout 60' command is executed.
16:22:20 INFO  : 'bpremove $bp_22_19_fsbl_bp' command is executed.
16:22:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:22:20 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:22:21 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
16:22:21 INFO  : 'configparams force-mem-access 0' command is executed.
16:22:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_22_19_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_22_19_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:22:21 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:22:21 INFO  : 'con' command is executed.
16:22:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:22:21 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
16:22:44 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
16:22:48 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

16:22:58 INFO  : Disconnected from the channel tcfchan#64.
16:22:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:22:58 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
16:22:58 INFO  : 'jtag frequency' command is executed.
16:22:58 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:22:58 INFO  : Context for 'APU' is selected.
16:22:59 INFO  : System reset is completed.
16:23:02 INFO  : 'after 3000' command is executed.
16:23:02 INFO  : Context for 'APU' is selected.
16:23:02 INFO  : Cleared APU and A53 resets
16:23:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
16:23:22 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
16:23:22 INFO  : Context for 'APU' is selected.
16:23:32 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
16:23:32 INFO  : 'configparams force-mem-access 1' command is executed.
16:23:33 INFO  : Context for 'APU' is selected.
16:23:33 INFO  : Boot mode is read from the target.
16:23:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:23:33 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:23:34 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:23:34 INFO  : 'set bp_23_34_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:23:35 INFO  : 'con -block -timeout 60' command is executed.
16:23:35 INFO  : 'bpremove $bp_23_34_fsbl_bp' command is executed.
16:23:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:23:35 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:23:36 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
16:23:36 INFO  : 'configparams force-mem-access 0' command is executed.
16:23:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_23_34_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_23_34_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:23:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:23:36 INFO  : 'con' command is executed.
16:23:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:23:36 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
16:25:09 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
16:25:13 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

16:25:25 INFO  : Disconnected from the channel tcfchan#66.
16:25:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:25:25 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
16:25:25 INFO  : 'jtag frequency' command is executed.
16:25:25 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:25:25 INFO  : Context for 'APU' is selected.
16:25:26 INFO  : System reset is completed.
16:25:29 INFO  : 'after 3000' command is executed.
16:25:29 INFO  : Context for 'APU' is selected.
16:25:29 INFO  : Cleared APU and A53 resets
16:25:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
16:25:49 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
16:25:49 INFO  : Context for 'APU' is selected.
16:25:58 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
16:25:58 INFO  : 'configparams force-mem-access 1' command is executed.
16:25:58 INFO  : Context for 'APU' is selected.
16:25:58 INFO  : Boot mode is read from the target.
16:25:58 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:25:58 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:25:59 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:25:59 INFO  : 'set bp_25_59_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:26:00 INFO  : 'con -block -timeout 60' command is executed.
16:26:00 INFO  : 'bpremove $bp_25_59_fsbl_bp' command is executed.
16:26:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:26:00 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:26:02 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
16:26:02 INFO  : 'configparams force-mem-access 0' command is executed.
16:26:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_25_59_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_25_59_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:26:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:26:02 INFO  : 'con' command is executed.
16:26:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:26:02 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
16:28:15 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
16:28:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

16:28:38 INFO  : Disconnected from the channel tcfchan#68.
16:28:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:28:39 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
16:28:39 INFO  : 'jtag frequency' command is executed.
16:28:39 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:28:39 INFO  : Context for 'APU' is selected.
16:28:40 INFO  : System reset is completed.
16:28:43 INFO  : 'after 3000' command is executed.
16:28:43 INFO  : Context for 'APU' is selected.
16:28:43 INFO  : Cleared APU and A53 resets
16:28:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
16:29:02 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
16:29:02 INFO  : Context for 'APU' is selected.
16:29:14 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
16:29:14 INFO  : 'configparams force-mem-access 1' command is executed.
16:29:14 INFO  : Context for 'APU' is selected.
16:29:14 INFO  : Boot mode is read from the target.
16:29:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:29:14 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:29:14 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:29:15 INFO  : 'set bp_29_14_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:29:16 INFO  : 'con -block -timeout 60' command is executed.
16:29:16 INFO  : 'bpremove $bp_29_14_fsbl_bp' command is executed.
16:29:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:29:16 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:29:17 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
16:29:17 INFO  : 'configparams force-mem-access 0' command is executed.
16:29:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_29_14_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_29_14_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:29:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:29:17 INFO  : 'con' command is executed.
16:29:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:29:17 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
16:33:33 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
16:33:36 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

16:35:27 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
16:35:31 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

16:35:41 INFO  : Disconnected from the channel tcfchan#70.
16:35:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:35:41 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
16:35:41 INFO  : 'jtag frequency' command is executed.
16:35:41 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:35:41 INFO  : Context for 'APU' is selected.
16:35:43 INFO  : System reset is completed.
16:35:46 INFO  : 'after 3000' command is executed.
16:35:46 INFO  : Context for 'APU' is selected.
16:35:46 INFO  : Cleared APU and A53 resets
16:35:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
16:36:06 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
16:36:06 INFO  : Context for 'APU' is selected.
16:36:15 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
16:36:15 INFO  : 'configparams force-mem-access 1' command is executed.
16:36:15 INFO  : Context for 'APU' is selected.
16:36:15 INFO  : Boot mode is read from the target.
16:36:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:36:15 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:36:16 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:36:16 INFO  : 'set bp_36_16_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:36:17 INFO  : 'con -block -timeout 60' command is executed.
16:36:17 INFO  : 'bpremove $bp_36_16_fsbl_bp' command is executed.
16:36:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:36:17 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:36:19 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
16:36:19 INFO  : 'configparams force-mem-access 0' command is executed.
16:36:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_36_16_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_36_16_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:36:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:36:19 INFO  : 'con' command is executed.
16:36:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:36:19 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
16:42:19 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
16:42:23 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

16:43:33 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
16:43:37 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

16:43:50 INFO  : Disconnected from the channel tcfchan#73.
16:43:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:43:50 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
16:43:50 INFO  : 'jtag frequency' command is executed.
16:43:50 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:43:50 INFO  : Context for 'APU' is selected.
16:43:51 INFO  : System reset is completed.
16:43:55 INFO  : 'after 3000' command is executed.
16:43:55 INFO  : Context for 'APU' is selected.
16:43:55 INFO  : Cleared APU and A53 resets
16:43:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
16:44:14 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
16:44:14 INFO  : Context for 'APU' is selected.
16:44:25 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
16:44:25 INFO  : 'configparams force-mem-access 1' command is executed.
16:44:25 INFO  : Context for 'APU' is selected.
16:44:25 INFO  : Boot mode is read from the target.
16:44:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:44:25 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:44:26 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:44:26 INFO  : 'set bp_44_26_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:44:27 INFO  : 'con -block -timeout 60' command is executed.
16:44:27 INFO  : 'bpremove $bp_44_26_fsbl_bp' command is executed.
16:44:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:44:27 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:44:28 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
16:44:28 INFO  : 'configparams force-mem-access 0' command is executed.
16:44:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_44_26_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_44_26_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:44:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:44:28 INFO  : 'con' command is executed.
16:44:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:44:28 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
16:55:12 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
16:55:16 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

16:55:42 INFO  : Disconnected from the channel tcfchan#76.
16:55:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:55:43 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
16:55:43 INFO  : 'jtag frequency' command is executed.
16:55:43 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:55:43 INFO  : Context for 'APU' is selected.
16:55:44 INFO  : System reset is completed.
16:55:47 INFO  : 'after 3000' command is executed.
16:55:47 INFO  : Context for 'APU' is selected.
16:55:47 INFO  : Cleared APU and A53 resets
16:55:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
16:56:07 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
16:56:07 INFO  : Context for 'APU' is selected.
16:56:16 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
16:56:16 INFO  : 'configparams force-mem-access 1' command is executed.
16:56:16 INFO  : Context for 'APU' is selected.
16:56:16 INFO  : Boot mode is read from the target.
16:56:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:56:16 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:56:17 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:56:17 INFO  : 'set bp_56_17_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:56:18 INFO  : 'con -block -timeout 60' command is executed.
16:56:18 INFO  : 'bpremove $bp_56_17_fsbl_bp' command is executed.
16:56:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:56:18 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:56:20 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
16:56:20 INFO  : 'configparams force-mem-access 0' command is executed.
16:56:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_56_17_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_56_17_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:56:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:56:20 INFO  : 'con' command is executed.
16:56:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:56:20 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
16:58:30 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
16:58:33 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

17:00:24 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
17:00:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

17:00:47 INFO  : Disconnected from the channel tcfchan#78.
17:00:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:00:47 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
17:00:47 INFO  : 'jtag frequency' command is executed.
17:00:47 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:00:47 INFO  : Context for 'APU' is selected.
17:00:48 INFO  : System reset is completed.
17:00:51 INFO  : 'after 3000' command is executed.
17:00:51 INFO  : Context for 'APU' is selected.
17:00:51 INFO  : Cleared APU and A53 resets
17:00:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
17:01:11 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
17:01:11 INFO  : Context for 'APU' is selected.
17:01:20 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
17:01:20 INFO  : 'configparams force-mem-access 1' command is executed.
17:01:20 INFO  : Context for 'APU' is selected.
17:01:20 INFO  : Boot mode is read from the target.
17:01:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:01:20 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:01:21 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:01:21 INFO  : 'set bp_1_21_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:01:22 INFO  : 'con -block -timeout 60' command is executed.
17:01:22 INFO  : 'bpremove $bp_1_21_fsbl_bp' command is executed.
17:01:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:01:22 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:01:24 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
17:01:24 INFO  : 'configparams force-mem-access 0' command is executed.
17:01:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_1_21_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_1_21_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:01:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:01:24 INFO  : 'con' command is executed.
17:01:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:01:24 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
17:03:38 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
17:03:42 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

17:03:52 INFO  : Disconnected from the channel tcfchan#81.
17:03:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:03:53 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
17:03:53 INFO  : 'jtag frequency' command is executed.
17:03:53 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:03:53 INFO  : Context for 'APU' is selected.
17:03:54 INFO  : System reset is completed.
17:03:57 INFO  : 'after 3000' command is executed.
17:03:57 INFO  : Context for 'APU' is selected.
17:03:57 INFO  : Cleared APU and A53 resets
17:03:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
17:04:17 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
17:04:17 INFO  : Context for 'APU' is selected.
17:04:28 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
17:04:28 INFO  : 'configparams force-mem-access 1' command is executed.
17:04:28 INFO  : Context for 'APU' is selected.
17:04:28 INFO  : Boot mode is read from the target.
17:04:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:04:28 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:04:29 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:04:29 INFO  : 'set bp_4_29_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:04:30 INFO  : 'con -block -timeout 60' command is executed.
17:04:30 INFO  : 'bpremove $bp_4_29_fsbl_bp' command is executed.
17:04:30 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:04:30 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:04:32 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
17:04:32 INFO  : 'configparams force-mem-access 0' command is executed.
17:04:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_4_29_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_4_29_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:04:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:04:32 INFO  : 'con' command is executed.
17:04:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:04:32 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
17:05:35 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
17:05:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

17:05:58 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
17:06:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

17:06:22 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
17:06:26 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

17:06:35 INFO  : Disconnected from the channel tcfchan#83.
17:06:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:06:36 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
17:06:36 INFO  : 'jtag frequency' command is executed.
17:06:36 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:06:36 INFO  : Context for 'APU' is selected.
17:06:37 INFO  : System reset is completed.
17:06:40 INFO  : 'after 3000' command is executed.
17:06:40 INFO  : Context for 'APU' is selected.
17:06:40 INFO  : Cleared APU and A53 resets
17:06:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
17:07:00 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
17:07:00 INFO  : Context for 'APU' is selected.
17:07:10 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
17:07:10 INFO  : 'configparams force-mem-access 1' command is executed.
17:07:10 INFO  : Context for 'APU' is selected.
17:07:10 INFO  : Boot mode is read from the target.
17:07:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:07:10 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:07:11 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:07:11 INFO  : 'set bp_7_11_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:07:12 INFO  : 'con -block -timeout 60' command is executed.
17:07:12 INFO  : 'bpremove $bp_7_11_fsbl_bp' command is executed.
17:07:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:07:12 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:07:13 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
17:07:13 INFO  : 'configparams force-mem-access 0' command is executed.
17:07:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_7_11_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_7_11_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:07:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:07:13 INFO  : 'con' command is executed.
17:07:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:07:13 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
17:08:43 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
17:08:47 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

17:08:59 INFO  : Disconnected from the channel tcfchan#87.
17:08:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:09:00 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
17:09:00 INFO  : 'jtag frequency' command is executed.
17:09:00 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:09:00 INFO  : Context for 'APU' is selected.
17:09:01 INFO  : System reset is completed.
17:09:04 INFO  : 'after 3000' command is executed.
17:09:04 INFO  : Context for 'APU' is selected.
17:09:04 INFO  : Cleared APU and A53 resets
17:09:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
17:09:24 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
17:09:24 INFO  : Context for 'APU' is selected.
17:09:33 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
17:09:33 INFO  : 'configparams force-mem-access 1' command is executed.
17:09:33 INFO  : Context for 'APU' is selected.
17:09:33 INFO  : Boot mode is read from the target.
17:09:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:09:33 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:09:34 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:09:34 INFO  : 'set bp_9_34_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:09:35 INFO  : 'con -block -timeout 60' command is executed.
17:09:35 INFO  : 'bpremove $bp_9_34_fsbl_bp' command is executed.
17:09:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:09:35 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:09:37 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
17:09:37 INFO  : 'configparams force-mem-access 0' command is executed.
17:09:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_9_34_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_9_34_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:09:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:09:37 INFO  : 'con' command is executed.
17:09:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:09:37 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
17:17:54 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
17:17:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

17:18:09 INFO  : Disconnected from the channel tcfchan#89.
17:18:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:18:09 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
17:18:09 INFO  : 'jtag frequency' command is executed.
17:18:09 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:18:09 INFO  : Context for 'APU' is selected.
17:18:10 INFO  : System reset is completed.
17:18:13 INFO  : 'after 3000' command is executed.
17:18:13 INFO  : Context for 'APU' is selected.
17:18:13 INFO  : Cleared APU and A53 resets
17:18:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
17:18:33 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
17:18:33 INFO  : Context for 'APU' is selected.
17:18:41 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
17:18:41 INFO  : 'configparams force-mem-access 1' command is executed.
17:18:41 INFO  : Context for 'APU' is selected.
17:18:41 INFO  : Boot mode is read from the target.
17:18:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:18:41 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:18:42 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:18:42 INFO  : 'set bp_18_42_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:18:43 INFO  : 'con -block -timeout 60' command is executed.
17:18:43 INFO  : 'bpremove $bp_18_42_fsbl_bp' command is executed.
17:18:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:18:43 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:18:45 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
17:18:45 INFO  : 'configparams force-mem-access 0' command is executed.
17:18:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_18_42_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_18_42_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:18:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:18:45 INFO  : 'con' command is executed.
17:18:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:18:45 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
17:20:40 INFO  : Disconnected from the channel tcfchan#91.
17:20:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:20:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:20:49 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:21:08 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
17:21:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

17:21:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:21:40 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
17:21:40 INFO  : 'jtag frequency' command is executed.
17:21:40 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:21:40 INFO  : Context for 'APU' is selected.
17:21:41 INFO  : System reset is completed.
17:21:44 INFO  : 'after 3000' command is executed.
17:21:44 INFO  : Context for 'APU' is selected.
17:21:44 INFO  : Cleared APU and A53 resets
17:21:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
17:22:04 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
17:22:04 INFO  : Context for 'APU' is selected.
17:22:04 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
17:22:04 INFO  : 'configparams force-mem-access 1' command is executed.
17:22:04 INFO  : Context for 'APU' is selected.
17:22:04 INFO  : Boot mode is read from the target.
17:22:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:22:04 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:22:05 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:22:05 INFO  : 'set bp_22_5_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:22:06 INFO  : 'con -block -timeout 60' command is executed.
17:22:06 INFO  : 'bpremove $bp_22_5_fsbl_bp' command is executed.
17:22:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:22:06 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:22:08 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
17:22:08 INFO  : 'configparams force-mem-access 0' command is executed.
17:22:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_22_5_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_22_5_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:22:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:22:08 INFO  : 'con' command is executed.
17:22:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:22:08 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
17:24:21 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
17:24:25 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

17:25:03 INFO  : Disconnected from the channel tcfchan#92.
17:25:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:25:03 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
17:25:03 INFO  : 'jtag frequency' command is executed.
17:25:03 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:25:03 INFO  : Context for 'APU' is selected.
17:25:04 INFO  : System reset is completed.
17:25:07 INFO  : 'after 3000' command is executed.
17:25:07 INFO  : Context for 'APU' is selected.
17:25:07 INFO  : Cleared APU and A53 resets
17:25:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
17:25:27 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
17:25:27 INFO  : Context for 'APU' is selected.
17:25:35 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
17:25:35 INFO  : 'configparams force-mem-access 1' command is executed.
17:25:35 INFO  : Context for 'APU' is selected.
17:25:35 INFO  : Boot mode is read from the target.
17:25:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:25:35 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:25:36 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:25:36 INFO  : 'set bp_25_36_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:25:37 INFO  : 'con -block -timeout 60' command is executed.
17:25:37 INFO  : 'bpremove $bp_25_36_fsbl_bp' command is executed.
17:25:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:25:37 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:25:38 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
17:25:38 INFO  : 'configparams force-mem-access 0' command is executed.
17:25:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_25_36_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_25_36_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:25:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:25:39 INFO  : 'con' command is executed.
17:25:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:25:39 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
17:33:52 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
17:33:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

17:36:58 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
17:37:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

17:37:15 INFO  : Disconnected from the channel tcfchan#95.
17:37:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:37:15 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
17:37:15 INFO  : 'jtag frequency' command is executed.
17:37:15 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:37:15 INFO  : Context for 'APU' is selected.
17:37:16 INFO  : System reset is completed.
17:37:19 INFO  : 'after 3000' command is executed.
17:37:19 INFO  : Context for 'APU' is selected.
17:37:19 INFO  : Cleared APU and A53 resets
17:37:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
17:37:39 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
17:37:39 INFO  : Context for 'APU' is selected.
17:37:47 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
17:37:47 INFO  : 'configparams force-mem-access 1' command is executed.
17:37:47 INFO  : Context for 'APU' is selected.
17:37:47 INFO  : Boot mode is read from the target.
17:37:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:37:47 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:37:48 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:37:48 INFO  : 'set bp_37_48_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:37:49 INFO  : 'con -block -timeout 60' command is executed.
17:37:49 INFO  : 'bpremove $bp_37_48_fsbl_bp' command is executed.
17:37:49 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:37:49 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:37:50 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
17:37:50 INFO  : 'configparams force-mem-access 0' command is executed.
17:37:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_37_48_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_37_48_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:37:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:37:50 INFO  : 'con' command is executed.
17:37:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:37:50 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
17:38:46 INFO  : Disconnected from the channel tcfchan#98.
18:07:30 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\temp_xsdb_launch_script.tcl
18:07:32 INFO  : XSCT server has started successfully.
18:07:32 INFO  : plnx-install-location is set to ''
18:07:32 INFO  : Successfully done setting XSCT server connection channel  
18:07:32 INFO  : Successfully done setting workspace for the tool. 
18:07:37 INFO  : Platform repository initialization has completed.
18:07:37 INFO  : Successfully done query RDI_DATADIR 
18:07:38 INFO  : Registering command handlers for Vitis TCF services
18:23:23 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
18:23:38 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

18:23:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:23:52 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
18:23:52 INFO  : 'jtag frequency' command is executed.
18:23:52 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:23:53 INFO  : Context for 'APU' is selected.
18:23:54 INFO  : System reset is completed.
18:23:57 INFO  : 'after 3000' command is executed.
18:23:57 INFO  : Context for 'APU' is selected.
18:23:57 INFO  : Cleared APU and A53 resets
18:23:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
18:24:17 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
18:24:17 INFO  : Context for 'APU' is selected.
18:24:18 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
18:24:18 INFO  : 'configparams force-mem-access 1' command is executed.
18:24:18 INFO  : Context for 'APU' is selected.
18:24:18 INFO  : Boot mode is read from the target.
18:24:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:24:18 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:24:19 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:24:19 INFO  : 'set bp_24_19_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:24:20 INFO  : 'con -block -timeout 60' command is executed.
18:24:20 INFO  : 'bpremove $bp_24_19_fsbl_bp' command is executed.
18:24:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:24:20 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:24:22 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
18:24:22 INFO  : 'configparams force-mem-access 0' command is executed.
18:24:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_24_19_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_24_19_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:24:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:24:22 INFO  : 'con' command is executed.
18:24:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:24:22 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
18:27:30 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
18:27:35 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

18:27:47 INFO  : Disconnected from the channel tcfchan#2.
18:27:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:27:47 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
18:27:47 INFO  : 'jtag frequency' command is executed.
18:27:47 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:27:47 INFO  : Context for 'APU' is selected.
18:27:49 INFO  : System reset is completed.
18:27:52 INFO  : 'after 3000' command is executed.
18:27:52 INFO  : Context for 'APU' is selected.
18:27:52 INFO  : Cleared APU and A53 resets
18:27:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
18:28:11 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
18:28:11 INFO  : Context for 'APU' is selected.
18:28:20 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
18:28:20 INFO  : 'configparams force-mem-access 1' command is executed.
18:28:20 INFO  : Context for 'APU' is selected.
18:28:20 INFO  : Boot mode is read from the target.
18:28:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:28:20 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:28:21 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:28:21 INFO  : 'set bp_28_21_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:28:22 INFO  : 'con -block -timeout 60' command is executed.
18:28:22 INFO  : 'bpremove $bp_28_21_fsbl_bp' command is executed.
18:28:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:28:22 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:28:24 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
18:28:24 INFO  : 'configparams force-mem-access 0' command is executed.
18:28:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_28_21_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_28_21_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:28:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:28:24 INFO  : 'con' command is executed.
18:28:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:28:24 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
18:30:18 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
18:30:23 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

18:30:44 INFO  : Disconnected from the channel tcfchan#4.
18:30:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:30:45 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
18:30:45 INFO  : 'jtag frequency' command is executed.
18:30:45 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:30:45 INFO  : Context for 'APU' is selected.
18:30:46 INFO  : System reset is completed.
18:30:49 INFO  : 'after 3000' command is executed.
18:30:49 INFO  : Context for 'APU' is selected.
18:30:49 INFO  : Cleared APU and A53 resets
18:30:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
18:31:09 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
18:31:09 INFO  : Context for 'APU' is selected.
18:31:17 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
18:31:17 INFO  : 'configparams force-mem-access 1' command is executed.
18:31:17 INFO  : Context for 'APU' is selected.
18:31:17 INFO  : Boot mode is read from the target.
18:31:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:31:17 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:31:18 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:31:18 INFO  : 'set bp_31_18_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:31:19 INFO  : 'con -block -timeout 60' command is executed.
18:31:19 INFO  : 'bpremove $bp_31_18_fsbl_bp' command is executed.
18:31:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:31:19 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:31:20 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
18:31:20 INFO  : 'configparams force-mem-access 0' command is executed.
18:31:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_31_18_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_31_18_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:31:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:31:20 INFO  : 'con' command is executed.
18:31:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:31:20 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
18:33:23 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
18:33:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

18:33:38 INFO  : Disconnected from the channel tcfchan#6.
18:33:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:33:38 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
18:33:38 INFO  : 'jtag frequency' command is executed.
18:33:38 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:33:38 INFO  : Context for 'APU' is selected.
18:33:39 INFO  : System reset is completed.
18:33:42 INFO  : 'after 3000' command is executed.
18:33:42 INFO  : Context for 'APU' is selected.
18:33:42 INFO  : Cleared APU and A53 resets
18:33:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
18:34:02 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
18:34:02 INFO  : Context for 'APU' is selected.
18:34:13 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
18:34:13 INFO  : 'configparams force-mem-access 1' command is executed.
18:34:13 INFO  : Context for 'APU' is selected.
18:34:13 INFO  : Boot mode is read from the target.
18:34:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:34:13 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:34:14 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:34:14 INFO  : 'set bp_34_14_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:34:15 INFO  : 'con -block -timeout 60' command is executed.
18:34:15 INFO  : 'bpremove $bp_34_14_fsbl_bp' command is executed.
18:34:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:34:15 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:34:17 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
18:34:17 INFO  : 'configparams force-mem-access 0' command is executed.
18:34:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_34_14_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_34_14_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:34:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:34:17 INFO  : 'con' command is executed.
18:34:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:34:17 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
18:35:24 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
18:35:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

18:35:42 INFO  : Disconnected from the channel tcfchan#8.
18:35:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:35:42 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
18:35:42 INFO  : 'jtag frequency' command is executed.
18:35:42 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:35:42 INFO  : Context for 'APU' is selected.
18:35:44 INFO  : System reset is completed.
18:35:47 INFO  : 'after 3000' command is executed.
18:35:47 INFO  : Context for 'APU' is selected.
18:35:47 INFO  : Cleared APU and A53 resets
18:35:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
18:36:06 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
18:36:06 INFO  : Context for 'APU' is selected.
18:36:15 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
18:36:15 INFO  : 'configparams force-mem-access 1' command is executed.
18:36:15 INFO  : Context for 'APU' is selected.
18:36:15 INFO  : Boot mode is read from the target.
18:36:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:36:15 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:36:16 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:36:16 INFO  : 'set bp_36_16_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:36:17 INFO  : 'con -block -timeout 60' command is executed.
18:36:17 INFO  : 'bpremove $bp_36_16_fsbl_bp' command is executed.
18:36:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:36:17 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:36:18 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
18:36:19 INFO  : 'configparams force-mem-access 0' command is executed.
18:36:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_36_16_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_36_16_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:36:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:36:19 INFO  : 'con' command is executed.
18:36:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:36:19 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
18:38:44 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
18:38:47 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
18:38:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

18:39:03 INFO  : Disconnected from the channel tcfchan#10.
18:39:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:39:03 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
18:39:03 INFO  : 'jtag frequency' command is executed.
18:39:03 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:39:03 INFO  : Context for 'APU' is selected.
18:39:05 INFO  : System reset is completed.
18:39:08 INFO  : 'after 3000' command is executed.
18:39:08 INFO  : Context for 'APU' is selected.
18:39:08 INFO  : Cleared APU and A53 resets
18:39:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
18:39:27 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
18:39:28 INFO  : Context for 'APU' is selected.
18:39:37 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
18:39:37 INFO  : 'configparams force-mem-access 1' command is executed.
18:39:37 INFO  : Context for 'APU' is selected.
18:39:37 INFO  : Boot mode is read from the target.
18:39:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:39:37 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:39:38 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:39:38 INFO  : 'set bp_39_38_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:39:39 INFO  : 'con -block -timeout 60' command is executed.
18:39:39 INFO  : 'bpremove $bp_39_38_fsbl_bp' command is executed.
18:39:39 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:39:39 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:39:40 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
18:39:40 INFO  : 'configparams force-mem-access 0' command is executed.
18:39:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_39_38_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_39_38_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:39:40 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:39:40 INFO  : 'con' command is executed.
18:39:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:39:40 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
18:42:50 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
18:42:54 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

18:43:07 INFO  : Disconnected from the channel tcfchan#12.
18:43:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:43:08 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
18:43:08 INFO  : 'jtag frequency' command is executed.
18:43:08 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:43:08 INFO  : Context for 'APU' is selected.
18:43:09 INFO  : System reset is completed.
18:43:12 INFO  : 'after 3000' command is executed.
18:43:12 INFO  : Context for 'APU' is selected.
18:43:12 INFO  : Cleared APU and A53 resets
18:43:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
18:43:32 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
18:43:32 INFO  : Context for 'APU' is selected.
18:43:42 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
18:43:42 INFO  : 'configparams force-mem-access 1' command is executed.
18:43:42 INFO  : Context for 'APU' is selected.
18:43:42 INFO  : Boot mode is read from the target.
18:43:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:43:42 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:43:43 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:43:43 INFO  : 'set bp_43_43_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:43:44 INFO  : 'con -block -timeout 60' command is executed.
18:43:44 INFO  : 'bpremove $bp_43_43_fsbl_bp' command is executed.
18:43:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:43:44 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:43:45 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
18:43:45 INFO  : 'configparams force-mem-access 0' command is executed.
18:43:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_43_43_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_43_43_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:43:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:43:45 INFO  : 'con' command is executed.
18:43:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:43:45 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
18:46:59 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
18:47:04 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

18:47:18 INFO  : Disconnected from the channel tcfchan#14.
18:47:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:47:18 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
18:47:18 INFO  : 'jtag frequency' command is executed.
18:47:18 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:47:18 INFO  : Context for 'APU' is selected.
18:47:19 INFO  : System reset is completed.
18:47:22 INFO  : 'after 3000' command is executed.
18:47:22 INFO  : Context for 'APU' is selected.
18:47:22 INFO  : Cleared APU and A53 resets
18:47:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
18:47:42 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
18:47:42 INFO  : Context for 'APU' is selected.
18:47:52 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
18:47:52 INFO  : 'configparams force-mem-access 1' command is executed.
18:47:52 INFO  : Context for 'APU' is selected.
18:47:52 INFO  : Boot mode is read from the target.
18:47:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:47:52 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:47:53 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:47:53 INFO  : 'set bp_47_53_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:47:54 INFO  : 'con -block -timeout 60' command is executed.
18:47:54 INFO  : 'bpremove $bp_47_53_fsbl_bp' command is executed.
18:47:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:47:54 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:47:55 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
18:47:55 INFO  : 'configparams force-mem-access 0' command is executed.
18:47:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_47_53_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_47_53_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:47:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:47:55 INFO  : 'con' command is executed.
18:47:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:47:55 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
18:49:33 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
18:49:37 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

18:49:50 INFO  : Disconnected from the channel tcfchan#16.
18:49:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:49:50 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
18:49:50 INFO  : 'jtag frequency' command is executed.
18:49:50 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:49:50 INFO  : Context for 'APU' is selected.
18:49:51 INFO  : System reset is completed.
18:49:54 INFO  : 'after 3000' command is executed.
18:49:54 INFO  : Context for 'APU' is selected.
18:49:54 INFO  : Cleared APU and A53 resets
18:49:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
18:50:14 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
18:50:14 INFO  : Context for 'APU' is selected.
18:50:22 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
18:50:22 INFO  : 'configparams force-mem-access 1' command is executed.
18:50:22 INFO  : Context for 'APU' is selected.
18:50:22 INFO  : Boot mode is read from the target.
18:50:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:50:22 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:50:23 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:50:23 INFO  : 'set bp_50_23_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:50:24 INFO  : 'con -block -timeout 60' command is executed.
18:50:24 INFO  : 'bpremove $bp_50_23_fsbl_bp' command is executed.
18:50:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:50:24 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:50:25 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
18:50:25 INFO  : 'configparams force-mem-access 0' command is executed.
18:50:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_50_23_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_50_23_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:50:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:50:25 INFO  : 'con' command is executed.
18:50:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:50:25 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
18:54:18 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
18:54:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

18:54:42 INFO  : Disconnected from the channel tcfchan#18.
18:54:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:54:42 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
18:54:42 INFO  : 'jtag frequency' command is executed.
18:54:42 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:54:42 INFO  : Context for 'APU' is selected.
18:54:43 INFO  : System reset is completed.
18:54:46 INFO  : 'after 3000' command is executed.
18:54:46 INFO  : Context for 'APU' is selected.
18:54:46 INFO  : Cleared APU and A53 resets
18:54:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
18:55:06 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
18:55:06 INFO  : Context for 'APU' is selected.
18:55:14 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
18:55:14 INFO  : 'configparams force-mem-access 1' command is executed.
18:55:14 INFO  : Context for 'APU' is selected.
18:55:14 INFO  : Boot mode is read from the target.
18:55:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:55:14 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:55:15 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:55:15 INFO  : 'set bp_55_15_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:55:16 INFO  : 'con -block -timeout 60' command is executed.
18:55:16 INFO  : 'bpremove $bp_55_15_fsbl_bp' command is executed.
18:55:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:55:16 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:55:17 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
18:55:17 INFO  : 'configparams force-mem-access 0' command is executed.
18:55:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_55_15_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_55_15_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:55:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:55:18 INFO  : 'con' command is executed.
18:55:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:55:18 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
11:59:07 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
11:59:12 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

12:00:09 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
12:00:14 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

12:01:19 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
12:01:25 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

12:02:01 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
12:02:05 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

12:02:37 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
12:02:42 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

12:02:54 INFO  : Disconnected from the channel tcfchan#20.
12:02:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:02:55 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
12:02:55 INFO  : 'jtag frequency' command is executed.
12:02:55 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:02:55 INFO  : Context for 'APU' is selected.
12:02:56 INFO  : System reset is completed.
12:02:59 INFO  : 'after 3000' command is executed.
12:02:59 INFO  : Context for 'APU' is selected.
12:02:59 INFO  : Cleared APU and A53 resets
12:02:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
12:03:18 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
12:03:18 INFO  : Context for 'APU' is selected.
12:03:28 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
12:03:28 INFO  : 'configparams force-mem-access 1' command is executed.
12:03:28 INFO  : Context for 'APU' is selected.
12:03:28 INFO  : Boot mode is read from the target.
12:03:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:03:28 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:03:29 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
12:03:29 INFO  : 'set bp_3_29_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
12:03:30 INFO  : 'con -block -timeout 60' command is executed.
12:03:30 INFO  : 'bpremove $bp_3_29_fsbl_bp' command is executed.
12:03:30 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:03:30 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:03:32 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
12:03:32 INFO  : 'configparams force-mem-access 0' command is executed.
12:03:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_3_29_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_3_29_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:03:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:03:32 INFO  : 'con' command is executed.
12:03:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

12:03:32 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
12:05:31 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
12:05:35 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

12:05:46 INFO  : Disconnected from the channel tcfchan#26.
12:05:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:05:46 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
12:05:46 INFO  : 'jtag frequency' command is executed.
12:05:46 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:05:46 INFO  : Context for 'APU' is selected.
12:05:47 INFO  : System reset is completed.
12:05:50 INFO  : 'after 3000' command is executed.
12:05:50 INFO  : Context for 'APU' is selected.
12:05:50 INFO  : Cleared APU and A53 resets
12:05:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
12:06:10 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
12:06:10 INFO  : Context for 'APU' is selected.
12:06:19 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
12:06:19 INFO  : 'configparams force-mem-access 1' command is executed.
12:06:19 INFO  : Context for 'APU' is selected.
12:06:19 INFO  : Boot mode is read from the target.
12:06:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:06:19 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:06:20 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
12:06:20 INFO  : 'set bp_6_20_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
12:06:21 INFO  : 'con -block -timeout 60' command is executed.
12:06:21 INFO  : 'bpremove $bp_6_20_fsbl_bp' command is executed.
12:06:21 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:06:21 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:06:22 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
12:06:22 INFO  : 'configparams force-mem-access 0' command is executed.
12:06:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_6_20_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_6_20_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:06:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:06:23 INFO  : 'con' command is executed.
12:06:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

12:06:23 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
12:08:07 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
12:08:11 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

12:08:37 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
12:08:41 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

12:08:53 INFO  : Disconnected from the channel tcfchan#28.
12:08:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:08:54 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
12:08:54 INFO  : 'jtag frequency' command is executed.
12:08:54 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:08:54 INFO  : Context for 'APU' is selected.
12:08:55 INFO  : System reset is completed.
12:08:58 INFO  : 'after 3000' command is executed.
12:08:58 INFO  : Context for 'APU' is selected.
12:08:58 INFO  : Cleared APU and A53 resets
12:08:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
12:09:17 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
12:09:17 INFO  : Context for 'APU' is selected.
12:09:26 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
12:09:26 INFO  : 'configparams force-mem-access 1' command is executed.
12:09:26 INFO  : Context for 'APU' is selected.
12:09:26 INFO  : Boot mode is read from the target.
12:09:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:09:26 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:09:27 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
12:09:27 INFO  : 'set bp_9_27_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
12:09:28 INFO  : 'con -block -timeout 60' command is executed.
12:09:28 INFO  : 'bpremove $bp_9_27_fsbl_bp' command is executed.
12:09:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:09:28 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:09:29 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
12:09:29 INFO  : 'configparams force-mem-access 0' command is executed.
12:09:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_9_27_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_9_27_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:09:30 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:09:30 INFO  : 'con' command is executed.
12:09:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

12:09:30 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
12:14:37 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
12:14:43 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

12:15:06 INFO  : Disconnected from the channel tcfchan#31.
12:15:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:15:06 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
12:15:06 INFO  : 'jtag frequency' command is executed.
12:15:06 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:15:06 INFO  : Context for 'APU' is selected.
12:15:07 INFO  : System reset is completed.
12:15:10 INFO  : 'after 3000' command is executed.
12:15:10 INFO  : Context for 'APU' is selected.
12:15:10 INFO  : Cleared APU and A53 resets
12:15:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
12:15:30 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
12:15:30 INFO  : Context for 'APU' is selected.
12:15:38 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
12:15:38 INFO  : 'configparams force-mem-access 1' command is executed.
12:15:38 INFO  : Context for 'APU' is selected.
12:15:38 INFO  : Boot mode is read from the target.
12:15:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:15:38 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:15:39 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
12:15:39 INFO  : 'set bp_15_39_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
12:15:40 INFO  : 'con -block -timeout 60' command is executed.
12:15:40 INFO  : 'bpremove $bp_15_39_fsbl_bp' command is executed.
12:15:40 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:15:40 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:15:41 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
12:15:41 INFO  : 'configparams force-mem-access 0' command is executed.
12:15:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_15_39_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_15_39_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:15:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:15:42 INFO  : 'con' command is executed.
12:15:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

12:15:42 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
12:16:49 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
12:16:53 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

12:17:13 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
12:17:17 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

12:17:29 INFO  : Disconnected from the channel tcfchan#33.
12:17:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:17:29 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
12:17:29 INFO  : 'jtag frequency' command is executed.
12:17:29 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:17:29 INFO  : Context for 'APU' is selected.
12:17:30 INFO  : System reset is completed.
12:17:33 INFO  : 'after 3000' command is executed.
12:17:33 INFO  : Context for 'APU' is selected.
12:17:33 INFO  : Cleared APU and A53 resets
12:17:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
12:17:53 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
12:17:53 INFO  : Context for 'APU' is selected.
12:18:02 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
12:18:02 INFO  : 'configparams force-mem-access 1' command is executed.
12:18:03 INFO  : Context for 'APU' is selected.
12:18:03 INFO  : Boot mode is read from the target.
12:18:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:18:03 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:18:03 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
12:18:03 INFO  : 'set bp_18_3_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
12:18:05 INFO  : 'con -block -timeout 60' command is executed.
12:18:05 INFO  : 'bpremove $bp_18_3_fsbl_bp' command is executed.
12:18:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:18:05 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:18:06 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
12:18:06 INFO  : 'configparams force-mem-access 0' command is executed.
12:18:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_18_3_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_18_3_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:18:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:18:06 INFO  : 'con' command is executed.
12:18:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

12:18:06 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
12:36:13 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
12:36:17 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

12:37:23 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
12:37:26 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

12:38:23 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
12:38:27 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

12:39:12 INFO  : Disconnected from the channel tcfchan#36.
12:39:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:39:13 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
12:39:13 INFO  : 'jtag frequency' command is executed.
12:39:13 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:39:13 INFO  : Context for 'APU' is selected.
12:39:14 INFO  : System reset is completed.
12:39:17 INFO  : 'after 3000' command is executed.
12:39:17 INFO  : Context for 'APU' is selected.
12:39:17 INFO  : Cleared APU and A53 resets
12:39:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
12:39:37 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
12:39:37 INFO  : Context for 'APU' is selected.
12:39:45 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
12:39:45 INFO  : 'configparams force-mem-access 1' command is executed.
12:39:45 INFO  : Context for 'APU' is selected.
12:39:45 INFO  : Boot mode is read from the target.
12:39:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:39:45 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:39:46 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
12:39:46 INFO  : 'set bp_39_46_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
12:39:47 INFO  : 'con -block -timeout 60' command is executed.
12:39:47 INFO  : 'bpremove $bp_39_46_fsbl_bp' command is executed.
12:39:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:39:47 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:39:48 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
12:39:48 INFO  : 'configparams force-mem-access 0' command is executed.
12:39:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_39_46_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_39_46_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:39:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:39:48 INFO  : 'con' command is executed.
12:39:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

12:39:48 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
12:44:02 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
12:44:07 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

12:44:19 INFO  : Disconnected from the channel tcfchan#40.
12:44:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:44:20 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
12:44:20 INFO  : 'jtag frequency' command is executed.
12:44:20 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:44:20 INFO  : Context for 'APU' is selected.
12:44:21 INFO  : System reset is completed.
12:44:24 INFO  : 'after 3000' command is executed.
12:44:24 INFO  : Context for 'APU' is selected.
12:44:24 INFO  : Cleared APU and A53 resets
12:44:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
12:44:44 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
12:44:44 INFO  : Context for 'APU' is selected.
12:44:53 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
12:44:53 INFO  : 'configparams force-mem-access 1' command is executed.
12:44:53 INFO  : Context for 'APU' is selected.
12:44:53 INFO  : Boot mode is read from the target.
12:44:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:44:53 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:44:54 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
12:44:54 INFO  : 'set bp_44_54_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
12:44:55 INFO  : 'con -block -timeout 60' command is executed.
12:44:55 INFO  : 'bpremove $bp_44_54_fsbl_bp' command is executed.
12:44:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:44:55 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:44:57 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
12:44:57 INFO  : 'configparams force-mem-access 0' command is executed.
12:44:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_44_54_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_44_54_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:44:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:44:57 INFO  : 'con' command is executed.
12:44:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

12:44:57 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
12:48:33 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
12:48:37 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

12:48:47 INFO  : Disconnected from the channel tcfchan#42.
12:48:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:48:47 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
12:48:47 INFO  : 'jtag frequency' command is executed.
12:48:47 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:48:47 INFO  : Context for 'APU' is selected.
12:48:48 INFO  : System reset is completed.
12:48:51 INFO  : 'after 3000' command is executed.
12:48:51 INFO  : Context for 'APU' is selected.
12:48:51 INFO  : Cleared APU and A53 resets
12:48:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
12:49:11 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
12:49:11 INFO  : Context for 'APU' is selected.
12:49:19 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
12:49:19 INFO  : 'configparams force-mem-access 1' command is executed.
12:49:19 INFO  : Context for 'APU' is selected.
12:49:19 INFO  : Boot mode is read from the target.
12:49:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:49:20 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:49:20 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
12:49:20 INFO  : 'set bp_49_20_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
12:49:21 INFO  : 'con -block -timeout 60' command is executed.
12:49:22 INFO  : 'bpremove $bp_49_20_fsbl_bp' command is executed.
12:49:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:49:22 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:49:23 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
12:49:23 INFO  : 'configparams force-mem-access 0' command is executed.
12:49:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_49_20_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_49_20_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:49:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:49:23 INFO  : 'con' command is executed.
12:49:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

12:49:23 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
12:50:54 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
12:50:58 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

12:53:21 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
12:53:25 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

12:59:57 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
13:00:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

13:02:49 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
13:02:54 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

13:03:12 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
13:03:16 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

13:03:31 INFO  : Disconnected from the channel tcfchan#44.
13:03:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:03:31 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
13:03:31 INFO  : 'jtag frequency' command is executed.
13:03:31 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:03:31 INFO  : Context for 'APU' is selected.
13:03:32 INFO  : System reset is completed.
13:03:35 INFO  : 'after 3000' command is executed.
13:03:35 INFO  : Context for 'APU' is selected.
13:03:35 INFO  : Cleared APU and A53 resets
13:03:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
13:03:55 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
13:03:55 INFO  : Context for 'APU' is selected.
13:04:02 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
13:04:02 INFO  : 'configparams force-mem-access 1' command is executed.
13:04:02 INFO  : Context for 'APU' is selected.
13:04:02 INFO  : Boot mode is read from the target.
13:04:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:04:02 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:04:03 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:04:03 INFO  : 'set bp_4_3_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:04:04 INFO  : 'con -block -timeout 60' command is executed.
13:04:05 INFO  : 'bpremove $bp_4_3_fsbl_bp' command is executed.
13:04:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:04:05 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:04:06 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
13:04:06 INFO  : 'configparams force-mem-access 0' command is executed.
13:04:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_4_3_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_4_3_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

13:04:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:04:06 INFO  : 'con' command is executed.
13:04:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:04:06 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
13:06:04 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
13:06:08 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

13:07:51 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
13:07:55 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

13:09:26 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
13:09:30 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

13:09:40 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
13:09:44 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

13:10:12 INFO  : Disconnected from the channel tcfchan#50.
13:10:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:10:13 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
13:10:13 INFO  : 'jtag frequency' command is executed.
13:10:13 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:10:13 INFO  : Context for 'APU' is selected.
13:10:14 INFO  : System reset is completed.
13:10:17 INFO  : 'after 3000' command is executed.
13:10:17 INFO  : Context for 'APU' is selected.
13:10:17 INFO  : Cleared APU and A53 resets
13:10:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
13:10:37 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
13:10:37 INFO  : Context for 'APU' is selected.
13:10:47 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
13:10:47 INFO  : 'configparams force-mem-access 1' command is executed.
13:10:47 INFO  : Context for 'APU' is selected.
13:10:47 INFO  : Boot mode is read from the target.
13:10:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:10:47 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:10:47 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:10:48 INFO  : 'set bp_10_47_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:10:49 INFO  : 'con -block -timeout 60' command is executed.
13:10:49 INFO  : 'bpremove $bp_10_47_fsbl_bp' command is executed.
13:10:49 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:10:49 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:10:50 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
13:10:50 INFO  : 'configparams force-mem-access 0' command is executed.
13:10:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_10_47_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_10_47_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

13:10:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:10:50 INFO  : 'con' command is executed.
13:10:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:10:50 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
13:13:36 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
13:13:40 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

13:14:23 INFO  : Disconnected from the channel tcfchan#55.
13:14:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:14:23 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
13:14:23 INFO  : 'jtag frequency' command is executed.
13:14:23 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:14:23 INFO  : Context for 'APU' is selected.
13:14:24 INFO  : System reset is completed.
13:14:27 INFO  : 'after 3000' command is executed.
13:14:27 INFO  : Context for 'APU' is selected.
13:14:27 INFO  : Cleared APU and A53 resets
13:14:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
13:14:47 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
13:14:47 INFO  : Context for 'APU' is selected.
13:14:57 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
13:14:57 INFO  : 'configparams force-mem-access 1' command is executed.
13:14:57 INFO  : Context for 'APU' is selected.
13:14:57 INFO  : Boot mode is read from the target.
13:14:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:14:57 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:14:58 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:14:58 INFO  : 'set bp_14_58_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:14:59 INFO  : 'con -block -timeout 60' command is executed.
13:14:59 INFO  : 'bpremove $bp_14_58_fsbl_bp' command is executed.
13:14:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:14:59 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:15:00 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
13:15:00 INFO  : 'configparams force-mem-access 0' command is executed.
13:15:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_14_58_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_14_58_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

13:15:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:15:00 INFO  : 'con' command is executed.
13:15:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:15:00 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
13:18:09 INFO  : Disconnected from the channel tcfchan#57.
13:18:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:18:09 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
13:18:09 INFO  : 'jtag frequency' command is executed.
13:18:09 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:18:09 INFO  : Context for 'APU' is selected.
13:18:10 INFO  : System reset is completed.
13:18:13 INFO  : 'after 3000' command is executed.
13:18:13 INFO  : Context for 'APU' is selected.
13:18:13 INFO  : Cleared APU and A53 resets
13:18:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
13:18:33 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
13:18:33 INFO  : Context for 'APU' is selected.
13:18:41 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
13:18:41 INFO  : 'configparams force-mem-access 1' command is executed.
13:18:41 INFO  : Context for 'APU' is selected.
13:18:41 INFO  : Boot mode is read from the target.
13:18:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:18:41 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:18:42 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:18:42 INFO  : 'set bp_18_42_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:18:43 INFO  : 'con -block -timeout 60' command is executed.
13:18:43 INFO  : 'bpremove $bp_18_42_fsbl_bp' command is executed.
13:18:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:18:43 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:18:45 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
13:18:45 INFO  : 'configparams force-mem-access 0' command is executed.
13:18:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_18_42_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_18_42_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

13:18:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:18:45 INFO  : 'con' command is executed.
13:18:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:18:45 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
13:20:49 INFO  : Disconnected from the channel tcfchan#58.
13:20:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:20:49 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
13:20:49 INFO  : 'jtag frequency' command is executed.
13:20:49 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:20:49 INFO  : Context for 'APU' is selected.
13:20:50 INFO  : System reset is completed.
13:20:53 INFO  : 'after 3000' command is executed.
13:20:53 INFO  : Context for 'APU' is selected.
13:20:53 INFO  : Cleared APU and A53 resets
13:20:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
13:21:13 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
13:21:13 INFO  : Context for 'APU' is selected.
13:21:23 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
13:21:23 INFO  : 'configparams force-mem-access 1' command is executed.
13:21:23 INFO  : Context for 'APU' is selected.
13:21:23 INFO  : Boot mode is read from the target.
13:21:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:21:23 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:21:24 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:21:24 INFO  : 'set bp_21_24_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:21:25 INFO  : 'con -block -timeout 60' command is executed.
13:21:25 INFO  : 'bpremove $bp_21_24_fsbl_bp' command is executed.
13:21:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:21:25 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:21:26 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
13:21:26 INFO  : 'configparams force-mem-access 0' command is executed.
13:21:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_21_24_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_21_24_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

13:21:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:21:27 INFO  : 'con' command is executed.
13:21:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:21:27 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
13:25:38 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
13:25:42 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

13:25:56 INFO  : Disconnected from the channel tcfchan#59.
13:25:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:25:56 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
13:25:56 INFO  : 'jtag frequency' command is executed.
13:25:56 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:25:56 INFO  : Context for 'APU' is selected.
13:25:58 INFO  : System reset is completed.
13:26:01 INFO  : 'after 3000' command is executed.
13:26:01 INFO  : Context for 'APU' is selected.
13:26:01 INFO  : Cleared APU and A53 resets
13:26:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
13:26:20 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
13:26:20 INFO  : Context for 'APU' is selected.
13:26:28 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
13:26:28 INFO  : 'configparams force-mem-access 1' command is executed.
13:26:28 INFO  : Context for 'APU' is selected.
13:26:28 INFO  : Boot mode is read from the target.
13:26:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:26:28 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:26:29 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:26:29 INFO  : 'set bp_26_29_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:26:30 INFO  : 'con -block -timeout 60' command is executed.
13:26:30 INFO  : 'bpremove $bp_26_29_fsbl_bp' command is executed.
13:26:30 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:26:30 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:26:32 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
13:26:32 INFO  : 'configparams force-mem-access 0' command is executed.
13:26:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_26_29_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_26_29_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

13:26:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:26:32 INFO  : 'con' command is executed.
13:26:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:26:32 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
13:27:15 INFO  : Disconnected from the channel tcfchan#61.
13:27:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:27:15 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
13:27:15 INFO  : 'jtag frequency' command is executed.
13:27:15 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:27:15 INFO  : Context for 'APU' is selected.
13:27:16 INFO  : System reset is completed.
13:27:19 INFO  : 'after 3000' command is executed.
13:27:19 INFO  : Context for 'APU' is selected.
13:27:19 INFO  : Cleared APU and A53 resets
13:27:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
13:27:39 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
13:27:39 INFO  : Context for 'APU' is selected.
13:27:48 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
13:27:48 INFO  : 'configparams force-mem-access 1' command is executed.
13:27:48 INFO  : Context for 'APU' is selected.
13:27:48 INFO  : Boot mode is read from the target.
13:27:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:27:48 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:27:49 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:27:50 INFO  : 'set bp_27_49_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:27:51 INFO  : 'con -block -timeout 60' command is executed.
13:27:51 INFO  : 'bpremove $bp_27_49_fsbl_bp' command is executed.
13:27:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:27:51 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:27:52 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
13:27:52 INFO  : 'configparams force-mem-access 0' command is executed.
13:27:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_27_49_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_27_49_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

13:27:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:27:52 INFO  : 'con' command is executed.
13:27:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:27:52 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
13:30:21 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
13:30:25 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

13:31:25 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
13:31:29 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

13:32:02 INFO  : Disconnected from the channel tcfchan#62.
13:32:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:32:02 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
13:32:02 INFO  : 'jtag frequency' command is executed.
13:32:02 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:32:02 INFO  : Context for 'APU' is selected.
13:32:04 INFO  : System reset is completed.
13:32:07 INFO  : 'after 3000' command is executed.
13:32:07 INFO  : Context for 'APU' is selected.
13:32:07 INFO  : Cleared APU and A53 resets
13:32:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
13:32:26 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
13:32:26 INFO  : Context for 'APU' is selected.
13:32:35 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
13:32:35 INFO  : 'configparams force-mem-access 1' command is executed.
13:32:35 INFO  : Context for 'APU' is selected.
13:32:35 INFO  : Boot mode is read from the target.
13:32:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:32:35 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:32:36 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:32:36 INFO  : 'set bp_32_36_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:32:37 INFO  : 'con -block -timeout 60' command is executed.
13:32:37 INFO  : 'bpremove $bp_32_36_fsbl_bp' command is executed.
13:32:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:32:37 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:32:38 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
13:32:38 INFO  : 'configparams force-mem-access 0' command is executed.
13:32:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_32_36_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_32_36_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

13:32:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:32:38 INFO  : 'con' command is executed.
13:32:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:32:38 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
13:36:04 INFO  : Disconnected from the channel tcfchan#65.
13:36:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:36:04 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
13:36:04 INFO  : 'jtag frequency' command is executed.
13:36:04 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:36:04 INFO  : Context for 'APU' is selected.
13:36:05 INFO  : System reset is completed.
13:36:08 INFO  : 'after 3000' command is executed.
13:36:08 INFO  : Context for 'APU' is selected.
13:36:08 INFO  : Cleared APU and A53 resets
13:36:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
13:36:28 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
13:36:28 INFO  : Context for 'APU' is selected.
13:36:37 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
13:36:37 INFO  : 'configparams force-mem-access 1' command is executed.
13:36:37 INFO  : Context for 'APU' is selected.
13:36:37 INFO  : Boot mode is read from the target.
13:36:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:36:37 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:36:38 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:36:38 INFO  : 'set bp_36_38_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:36:39 INFO  : 'con -block -timeout 60' command is executed.
13:36:39 INFO  : 'bpremove $bp_36_38_fsbl_bp' command is executed.
13:36:39 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:36:39 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:36:41 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
13:36:41 INFO  : 'configparams force-mem-access 0' command is executed.
13:36:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_36_38_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_36_38_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

13:36:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:36:41 INFO  : 'con' command is executed.
13:36:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:36:41 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
13:39:05 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
13:39:10 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

13:39:32 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
13:39:36 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

13:39:46 INFO  : Disconnected from the channel tcfchan#66.
13:39:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:39:46 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
13:39:46 INFO  : 'jtag frequency' command is executed.
13:39:46 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:39:46 INFO  : Context for 'APU' is selected.
13:39:47 INFO  : System reset is completed.
13:39:50 INFO  : 'after 3000' command is executed.
13:39:50 INFO  : Context for 'APU' is selected.
13:39:51 INFO  : Cleared APU and A53 resets
13:39:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
13:40:10 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
13:40:10 INFO  : Context for 'APU' is selected.
13:40:18 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
13:40:18 INFO  : 'configparams force-mem-access 1' command is executed.
13:40:18 INFO  : Context for 'APU' is selected.
13:40:18 INFO  : Boot mode is read from the target.
13:40:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:40:18 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:40:19 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:40:19 INFO  : 'set bp_40_19_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:40:20 INFO  : 'con -block -timeout 60' command is executed.
13:40:20 INFO  : 'bpremove $bp_40_19_fsbl_bp' command is executed.
13:40:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:40:20 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:40:22 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
13:40:22 INFO  : 'configparams force-mem-access 0' command is executed.
13:40:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_40_19_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_40_19_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

13:40:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:40:22 INFO  : 'con' command is executed.
13:40:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:40:22 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
13:57:28 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
13:57:32 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

13:57:41 INFO  : Disconnected from the channel tcfchan#69.
13:57:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:57:42 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
13:57:42 INFO  : 'jtag frequency' command is executed.
13:57:42 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:57:42 INFO  : Context for 'APU' is selected.
13:57:43 INFO  : System reset is completed.
13:57:46 INFO  : 'after 3000' command is executed.
13:57:46 INFO  : Context for 'APU' is selected.
13:57:46 INFO  : Cleared APU and A53 resets
13:57:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
13:58:05 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
13:58:06 INFO  : Context for 'APU' is selected.
13:58:14 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
13:58:14 INFO  : 'configparams force-mem-access 1' command is executed.
13:58:14 INFO  : Context for 'APU' is selected.
13:58:14 INFO  : Boot mode is read from the target.
13:58:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:58:15 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:58:15 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:58:15 INFO  : 'set bp_58_15_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:58:17 INFO  : 'con -block -timeout 60' command is executed.
13:58:17 INFO  : 'bpremove $bp_58_15_fsbl_bp' command is executed.
13:58:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:58:17 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:58:18 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
13:58:18 INFO  : 'configparams force-mem-access 0' command is executed.
13:58:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_58_15_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_58_15_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

13:58:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:58:18 INFO  : 'con' command is executed.
13:58:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:58:18 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
13:59:39 INFO  : Disconnected from the channel tcfchan#71.
14:15:41 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\temp_xsdb_launch_script.tcl
14:15:47 INFO  : XSCT server has started successfully.
14:15:47 INFO  : plnx-install-location is set to ''
14:15:47 INFO  : Successfully done setting XSCT server connection channel  
14:15:47 INFO  : Successfully done setting workspace for the tool. 
14:15:55 INFO  : Registering command handlers for Vitis TCF services
14:15:56 INFO  : Platform repository initialization has completed.
14:16:03 INFO  : Successfully done query RDI_DATADIR 
14:18:19 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
14:18:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

14:21:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:21:13 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
14:21:13 INFO  : 'jtag frequency' command is executed.
14:21:13 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:21:13 INFO  : Context for 'APU' is selected.
14:21:14 INFO  : System reset is completed.
14:21:17 INFO  : 'after 3000' command is executed.
14:21:18 INFO  : Context for 'APU' is selected.
14:21:18 INFO  : Cleared APU and A53 resets
14:21:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
14:21:38 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
14:21:38 INFO  : Context for 'APU' is selected.
14:21:39 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
14:21:39 INFO  : 'configparams force-mem-access 1' command is executed.
14:21:39 INFO  : Context for 'APU' is selected.
14:21:39 INFO  : Boot mode is read from the target.
14:21:39 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:21:39 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:21:39 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:21:40 INFO  : 'set bp_21_39_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:21:41 INFO  : 'con -block -timeout 60' command is executed.
14:21:41 INFO  : 'bpremove $bp_21_39_fsbl_bp' command is executed.
14:21:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:21:41 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:21:42 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
14:21:42 INFO  : 'configparams force-mem-access 0' command is executed.
14:21:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_21_39_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_21_39_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:21:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:21:43 INFO  : 'con' command is executed.
14:21:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:21:43 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
14:25:06 INFO  : Disconnected from the channel tcfchan#2.
14:25:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:25:06 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
14:25:06 INFO  : 'jtag frequency' command is executed.
14:25:06 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:25:06 INFO  : Context for 'APU' is selected.
14:25:07 INFO  : System reset is completed.
14:25:11 INFO  : 'after 3000' command is executed.
14:25:11 INFO  : Context for 'APU' is selected.
14:25:11 INFO  : Cleared APU and A53 resets
14:25:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
14:25:30 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
14:25:30 INFO  : Context for 'APU' is selected.
14:25:42 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
14:25:42 INFO  : 'configparams force-mem-access 1' command is executed.
14:25:42 INFO  : Context for 'APU' is selected.
14:25:42 INFO  : Boot mode is read from the target.
14:25:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:25:42 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:25:43 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:25:43 INFO  : 'set bp_25_43_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:25:44 INFO  : 'con -block -timeout 60' command is executed.
14:25:44 INFO  : 'bpremove $bp_25_43_fsbl_bp' command is executed.
14:25:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:25:45 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:25:46 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
14:25:46 INFO  : 'configparams force-mem-access 0' command is executed.
14:25:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_25_43_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_25_43_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:25:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:25:46 INFO  : 'con' command is executed.
14:25:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:25:46 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
14:26:12 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
14:26:17 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

14:26:29 INFO  : Disconnected from the channel tcfchan#3.
14:26:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:26:30 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
14:26:30 INFO  : 'jtag frequency' command is executed.
14:26:30 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:26:30 INFO  : Context for 'APU' is selected.
14:26:31 INFO  : System reset is completed.
14:26:34 INFO  : 'after 3000' command is executed.
14:26:34 INFO  : Context for 'APU' is selected.
14:26:34 INFO  : Cleared APU and A53 resets
14:26:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
14:26:53 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
14:26:53 INFO  : Context for 'APU' is selected.
14:27:06 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
14:27:06 INFO  : 'configparams force-mem-access 1' command is executed.
14:27:06 INFO  : Context for 'APU' is selected.
14:27:06 INFO  : Boot mode is read from the target.
14:27:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:27:06 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:27:07 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:27:07 INFO  : 'set bp_27_7_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:27:08 INFO  : 'con -block -timeout 60' command is executed.
14:27:08 INFO  : 'bpremove $bp_27_7_fsbl_bp' command is executed.
14:27:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:27:08 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:27:09 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
14:27:10 INFO  : 'configparams force-mem-access 0' command is executed.
14:27:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_27_7_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_27_7_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:27:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:27:10 INFO  : 'con' command is executed.
14:27:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:27:10 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
14:30:30 INFO  : Disconnected from the channel tcfchan#5.
14:30:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:30:30 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
14:30:30 INFO  : 'jtag frequency' command is executed.
14:30:30 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:30:30 INFO  : Context for 'APU' is selected.
14:30:31 INFO  : System reset is completed.
14:30:34 INFO  : 'after 3000' command is executed.
14:30:34 INFO  : Context for 'APU' is selected.
14:30:34 INFO  : Cleared APU and A53 resets
14:30:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
14:30:54 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
14:30:54 INFO  : Context for 'APU' is selected.
14:31:06 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
14:31:06 INFO  : 'configparams force-mem-access 1' command is executed.
14:31:06 INFO  : Context for 'APU' is selected.
14:31:06 INFO  : Boot mode is read from the target.
14:31:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:31:06 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:31:07 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:31:07 INFO  : 'set bp_31_7_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:31:08 INFO  : 'con -block -timeout 60' command is executed.
14:31:08 INFO  : 'bpremove $bp_31_7_fsbl_bp' command is executed.
14:31:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:31:08 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:31:09 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
14:31:10 INFO  : 'configparams force-mem-access 0' command is executed.
14:31:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_31_7_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_31_7_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:31:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:31:10 INFO  : 'con' command is executed.
14:31:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:31:10 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
14:49:01 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
14:49:05 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

14:50:33 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
14:50:37 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

14:51:19 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
14:51:23 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

14:54:06 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
14:54:10 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

14:55:08 INFO  : Disconnected from the channel tcfchan#6.
14:55:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:55:08 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
14:55:08 INFO  : 'jtag frequency' command is executed.
14:55:08 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:55:08 INFO  : Context for 'APU' is selected.
14:55:10 INFO  : System reset is completed.
14:55:13 INFO  : 'after 3000' command is executed.
14:55:13 INFO  : Context for 'APU' is selected.
14:55:13 INFO  : Cleared APU and A53 resets
14:55:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
14:55:32 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
14:55:33 INFO  : Context for 'APU' is selected.
14:55:43 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
14:55:43 INFO  : 'configparams force-mem-access 1' command is executed.
14:55:43 INFO  : Context for 'APU' is selected.
14:55:43 INFO  : Boot mode is read from the target.
14:55:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:55:43 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:55:44 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:55:44 INFO  : 'set bp_55_44_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:55:45 INFO  : 'con -block -timeout 60' command is executed.
14:55:45 INFO  : 'bpremove $bp_55_44_fsbl_bp' command is executed.
14:55:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:55:45 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:55:46 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
14:55:46 INFO  : 'configparams force-mem-access 0' command is executed.
14:55:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_55_44_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_55_44_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:55:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:55:47 INFO  : 'con' command is executed.
14:55:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:55:47 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
14:58:08 INFO  : Disconnected from the channel tcfchan#11.
14:58:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:58:08 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
14:58:08 INFO  : 'jtag frequency' command is executed.
14:58:08 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:58:08 INFO  : Context for 'APU' is selected.
14:58:09 INFO  : System reset is completed.
14:58:12 INFO  : 'after 3000' command is executed.
14:58:12 INFO  : Context for 'APU' is selected.
14:58:12 INFO  : Cleared APU and A53 resets
14:58:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
14:58:32 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
14:58:32 INFO  : Context for 'APU' is selected.
14:58:42 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
14:58:42 INFO  : 'configparams force-mem-access 1' command is executed.
14:58:42 INFO  : Context for 'APU' is selected.
14:58:42 INFO  : Boot mode is read from the target.
14:58:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:58:42 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:58:43 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:58:43 INFO  : 'set bp_58_43_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:58:44 INFO  : 'con -block -timeout 60' command is executed.
14:58:44 INFO  : 'bpremove $bp_58_43_fsbl_bp' command is executed.
14:58:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:58:44 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:58:45 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
14:58:45 INFO  : 'configparams force-mem-access 0' command is executed.
14:58:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_58_43_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_58_43_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:58:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:58:45 INFO  : 'con' command is executed.
14:58:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:58:45 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
14:59:11 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
14:59:15 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

14:59:24 INFO  : Disconnected from the channel tcfchan#12.
14:59:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:59:24 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
14:59:24 INFO  : 'jtag frequency' command is executed.
14:59:24 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:59:24 INFO  : Context for 'APU' is selected.
14:59:25 INFO  : System reset is completed.
14:59:28 INFO  : 'after 3000' command is executed.
14:59:28 INFO  : Context for 'APU' is selected.
14:59:28 INFO  : Cleared APU and A53 resets
14:59:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
14:59:48 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
14:59:48 INFO  : Context for 'APU' is selected.
14:59:58 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
14:59:58 INFO  : 'configparams force-mem-access 1' command is executed.
14:59:58 INFO  : Context for 'APU' is selected.
14:59:58 INFO  : Boot mode is read from the target.
14:59:58 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:59:58 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:59:59 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:59:59 INFO  : 'set bp_59_59_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:00:00 INFO  : 'con -block -timeout 60' command is executed.
15:00:00 INFO  : 'bpremove $bp_59_59_fsbl_bp' command is executed.
15:00:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:00:00 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:00:01 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
15:00:01 INFO  : 'configparams force-mem-access 0' command is executed.
15:00:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_59_59_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_59_59_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:00:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:00:02 INFO  : 'con' command is executed.
15:00:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:00:02 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
15:02:50 INFO  : Disconnected from the channel tcfchan#14.
15:02:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:02:50 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
15:02:50 INFO  : 'jtag frequency' command is executed.
15:02:50 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:02:50 INFO  : Context for 'APU' is selected.
15:02:51 INFO  : System reset is completed.
15:02:54 INFO  : 'after 3000' command is executed.
15:02:54 INFO  : Context for 'APU' is selected.
15:02:54 INFO  : Cleared APU and A53 resets
15:02:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
15:03:14 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
15:03:14 INFO  : Context for 'APU' is selected.
15:03:24 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
15:03:24 INFO  : 'configparams force-mem-access 1' command is executed.
15:03:24 INFO  : Context for 'APU' is selected.
15:03:24 INFO  : Boot mode is read from the target.
15:03:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:03:24 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:03:25 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:03:25 INFO  : 'set bp_3_25_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:03:26 INFO  : 'con -block -timeout 60' command is executed.
15:03:26 INFO  : 'bpremove $bp_3_25_fsbl_bp' command is executed.
15:03:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:03:26 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:03:27 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
15:03:27 INFO  : 'configparams force-mem-access 0' command is executed.
15:03:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_3_25_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_3_25_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:03:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:03:28 INFO  : 'con' command is executed.
15:03:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:03:28 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
15:08:37 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
15:08:42 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

15:08:51 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
15:08:54 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

15:09:11 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
15:09:15 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

15:09:30 INFO  : Disconnected from the channel tcfchan#15.
15:09:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:09:30 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
15:09:30 INFO  : 'jtag frequency' command is executed.
15:09:30 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:09:30 INFO  : Context for 'APU' is selected.
15:09:31 INFO  : System reset is completed.
15:09:34 INFO  : 'after 3000' command is executed.
15:09:34 INFO  : Context for 'APU' is selected.
15:09:34 INFO  : Cleared APU and A53 resets
15:09:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
15:09:54 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
15:09:54 INFO  : Context for 'APU' is selected.
15:10:02 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
15:10:02 INFO  : 'configparams force-mem-access 1' command is executed.
15:10:02 INFO  : Context for 'APU' is selected.
15:10:02 INFO  : Boot mode is read from the target.
15:10:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:10:02 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:10:03 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:10:03 INFO  : 'set bp_10_3_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:10:04 INFO  : 'con -block -timeout 60' command is executed.
15:10:04 INFO  : 'bpremove $bp_10_3_fsbl_bp' command is executed.
15:10:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:10:04 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:10:06 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
15:10:06 INFO  : 'configparams force-mem-access 0' command is executed.
15:10:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_10_3_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_10_3_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:10:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:10:06 INFO  : 'con' command is executed.
15:10:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:10:06 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
15:11:02 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
15:11:06 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

15:11:15 INFO  : Disconnected from the channel tcfchan#19.
15:11:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:11:15 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
15:11:15 INFO  : 'jtag frequency' command is executed.
15:11:15 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:11:15 INFO  : Context for 'APU' is selected.
15:11:16 INFO  : System reset is completed.
15:11:19 INFO  : 'after 3000' command is executed.
15:11:19 INFO  : Context for 'APU' is selected.
15:11:19 INFO  : Cleared APU and A53 resets
15:11:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
15:11:39 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
15:11:39 INFO  : Context for 'APU' is selected.
15:11:48 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
15:11:48 INFO  : 'configparams force-mem-access 1' command is executed.
15:11:48 INFO  : Context for 'APU' is selected.
15:11:48 INFO  : Boot mode is read from the target.
15:11:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:11:48 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:11:49 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:11:49 INFO  : 'set bp_11_49_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:11:50 INFO  : 'con -block -timeout 60' command is executed.
15:11:50 INFO  : 'bpremove $bp_11_49_fsbl_bp' command is executed.
15:11:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:11:50 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:11:51 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
15:11:51 INFO  : 'configparams force-mem-access 0' command is executed.
15:11:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_11_49_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_11_49_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:11:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:11:51 INFO  : 'con' command is executed.
15:11:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:11:51 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
15:11:52 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
15:11:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

15:12:11 INFO  : Disconnected from the channel tcfchan#21.
15:12:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:12:11 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
15:12:11 INFO  : 'jtag frequency' command is executed.
15:12:11 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:12:11 INFO  : Context for 'APU' is selected.
15:12:13 INFO  : System reset is completed.
15:12:16 INFO  : 'after 3000' command is executed.
15:12:16 INFO  : Context for 'APU' is selected.
15:12:16 INFO  : Cleared APU and A53 resets
15:12:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
15:12:35 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
15:12:35 INFO  : Context for 'APU' is selected.
15:12:45 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
15:12:45 INFO  : 'configparams force-mem-access 1' command is executed.
15:12:45 INFO  : Context for 'APU' is selected.
15:12:45 INFO  : Boot mode is read from the target.
15:12:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:12:45 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:12:46 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:12:46 INFO  : 'set bp_12_46_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:12:47 INFO  : 'con -block -timeout 60' command is executed.
15:12:47 INFO  : 'bpremove $bp_12_46_fsbl_bp' command is executed.
15:12:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:12:47 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:12:49 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
15:12:49 INFO  : 'configparams force-mem-access 0' command is executed.
15:12:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_12_46_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_12_46_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:12:49 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:12:49 INFO  : 'con' command is executed.
15:12:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:12:49 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
15:14:23 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
15:14:27 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

15:14:37 INFO  : Disconnected from the channel tcfchan#23.
15:14:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:14:38 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
15:14:38 INFO  : 'jtag frequency' command is executed.
15:14:38 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:14:38 INFO  : Context for 'APU' is selected.
15:14:39 INFO  : System reset is completed.
15:14:42 INFO  : 'after 3000' command is executed.
15:14:42 INFO  : Context for 'APU' is selected.
15:14:42 INFO  : Cleared APU and A53 resets
15:14:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
15:15:02 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
15:15:02 INFO  : Context for 'APU' is selected.
15:15:12 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
15:15:12 INFO  : 'configparams force-mem-access 1' command is executed.
15:15:12 INFO  : Context for 'APU' is selected.
15:15:12 INFO  : Boot mode is read from the target.
15:15:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:15:12 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:15:13 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:15:13 INFO  : 'set bp_15_13_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:15:14 INFO  : 'con -block -timeout 60' command is executed.
15:15:14 INFO  : 'bpremove $bp_15_13_fsbl_bp' command is executed.
15:15:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:15:14 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:15:16 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
15:15:16 INFO  : 'configparams force-mem-access 0' command is executed.
15:15:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_15_13_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_15_13_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:15:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:15:16 INFO  : 'con' command is executed.
15:15:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:15:16 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
15:27:13 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
15:27:18 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

15:48:33 INFO  : Disconnected from the channel tcfchan#25.
15:48:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:48:33 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
15:48:33 INFO  : 'jtag frequency' command is executed.
15:48:33 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:48:33 INFO  : Context for 'APU' is selected.
15:48:34 INFO  : System reset is completed.
15:48:37 INFO  : 'after 3000' command is executed.
15:48:37 INFO  : Context for 'APU' is selected.
15:48:37 INFO  : Cleared APU and A53 resets
15:48:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
15:48:57 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
15:48:57 INFO  : Context for 'APU' is selected.
15:49:07 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
15:49:07 INFO  : 'configparams force-mem-access 1' command is executed.
15:49:07 INFO  : Context for 'APU' is selected.
15:49:07 INFO  : Boot mode is read from the target.
15:49:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:49:07 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:49:08 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:49:08 INFO  : 'set bp_49_8_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:49:09 INFO  : 'con -block -timeout 60' command is executed.
15:49:09 INFO  : 'bpremove $bp_49_8_fsbl_bp' command is executed.
15:49:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:49:09 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:49:11 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
15:49:11 INFO  : 'configparams force-mem-access 0' command is executed.
15:49:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_49_8_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_49_8_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:49:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:49:11 INFO  : 'con' command is executed.
15:49:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:49:11 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
16:10:45 INFO  : Disconnected from the channel tcfchan#27.
16:10:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:10:46 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
16:10:46 INFO  : 'jtag frequency' command is executed.
16:10:46 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:10:46 INFO  : Context for 'APU' is selected.
16:10:47 INFO  : System reset is completed.
16:10:50 INFO  : 'after 3000' command is executed.
16:10:50 INFO  : Context for 'APU' is selected.
16:10:50 INFO  : Cleared APU and A53 resets
16:10:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
16:11:10 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
16:11:10 INFO  : Context for 'APU' is selected.
16:11:20 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
16:11:20 INFO  : 'configparams force-mem-access 1' command is executed.
16:11:20 INFO  : Context for 'APU' is selected.
16:11:20 INFO  : Boot mode is read from the target.
16:11:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:11:20 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:11:21 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:11:21 INFO  : 'set bp_11_21_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:11:22 INFO  : 'con -block -timeout 60' command is executed.
16:11:22 INFO  : 'bpremove $bp_11_21_fsbl_bp' command is executed.
16:11:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:11:22 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:11:23 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
16:11:24 INFO  : 'configparams force-mem-access 0' command is executed.
16:11:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_11_21_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_11_21_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:11:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:11:24 INFO  : 'con' command is executed.
16:11:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:11:24 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
16:15:25 INFO  : Disconnected from the channel tcfchan#28.
16:15:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:15:25 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
16:15:25 INFO  : 'jtag frequency' command is executed.
16:15:25 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:15:25 INFO  : Context for 'APU' is selected.
16:15:26 INFO  : System reset is completed.
16:15:29 INFO  : 'after 3000' command is executed.
16:15:29 INFO  : Context for 'APU' is selected.
16:15:29 INFO  : Cleared APU and A53 resets
16:15:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
16:15:49 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
16:15:49 INFO  : Context for 'APU' is selected.
16:15:59 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
16:15:59 INFO  : 'configparams force-mem-access 1' command is executed.
16:15:59 INFO  : Context for 'APU' is selected.
16:15:59 INFO  : Boot mode is read from the target.
16:15:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:15:59 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:16:00 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:16:00 INFO  : 'set bp_16_0_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:16:01 INFO  : 'con -block -timeout 60' command is executed.
16:16:01 INFO  : 'bpremove $bp_16_0_fsbl_bp' command is executed.
16:16:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:16:01 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:16:02 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
16:16:02 INFO  : 'configparams force-mem-access 0' command is executed.
16:16:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_16_0_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_16_0_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:16:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:16:03 INFO  : 'con' command is executed.
16:16:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:16:03 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
16:20:18 INFO  : Disconnected from the channel tcfchan#29.
16:20:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:20:18 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
16:20:18 INFO  : 'jtag frequency' command is executed.
16:20:18 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:20:18 INFO  : Context for 'APU' is selected.
16:20:19 INFO  : System reset is completed.
16:20:22 INFO  : 'after 3000' command is executed.
16:20:22 INFO  : Context for 'APU' is selected.
16:20:22 INFO  : Cleared APU and A53 resets
16:20:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
16:20:42 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
16:20:42 INFO  : Context for 'APU' is selected.
16:20:50 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
16:20:50 INFO  : 'configparams force-mem-access 1' command is executed.
16:20:50 INFO  : Context for 'APU' is selected.
16:20:50 INFO  : Boot mode is read from the target.
16:20:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:20:50 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:20:51 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:20:51 INFO  : 'set bp_20_51_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:20:52 INFO  : 'con -block -timeout 60' command is executed.
16:20:52 INFO  : 'bpremove $bp_20_51_fsbl_bp' command is executed.
16:20:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:20:52 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:20:54 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
16:20:54 INFO  : 'configparams force-mem-access 0' command is executed.
16:20:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_20_51_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_20_51_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:20:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:20:54 INFO  : 'con' command is executed.
16:20:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:20:54 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
16:24:39 INFO  : Disconnected from the channel tcfchan#30.
16:24:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:24:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:24:48 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:24:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:24:53 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
16:24:53 INFO  : 'jtag frequency' command is executed.
16:24:53 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:24:53 INFO  : Context for 'APU' is selected.
16:24:54 INFO  : System reset is completed.
16:24:57 INFO  : 'after 3000' command is executed.
16:24:57 INFO  : Context for 'APU' is selected.
16:24:57 INFO  : Cleared APU and A53 resets
16:24:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
16:25:17 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
16:25:17 INFO  : Context for 'APU' is selected.
16:25:28 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
16:25:28 INFO  : 'configparams force-mem-access 1' command is executed.
16:25:28 INFO  : Context for 'APU' is selected.
16:25:28 INFO  : Boot mode is read from the target.
16:25:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:25:28 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:25:29 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:25:29 INFO  : 'set bp_25_29_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:25:30 INFO  : 'con -block -timeout 60' command is executed.
16:25:30 INFO  : 'bpremove $bp_25_29_fsbl_bp' command is executed.
16:25:30 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:25:30 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:25:32 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
16:25:32 INFO  : 'configparams force-mem-access 0' command is executed.
16:25:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_25_29_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_25_29_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:25:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:25:32 INFO  : 'con' command is executed.
16:25:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:25:32 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
16:43:30 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
16:43:34 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

16:51:06 INFO  : Disconnected from the channel tcfchan#31.
16:51:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:51:06 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
16:51:06 INFO  : 'jtag frequency' command is executed.
16:51:06 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:51:06 INFO  : Context for 'APU' is selected.
16:51:07 INFO  : System reset is completed.
16:51:10 INFO  : 'after 3000' command is executed.
16:51:10 INFO  : Context for 'APU' is selected.
16:51:10 INFO  : Cleared APU and A53 resets
16:51:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
16:51:30 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
16:51:30 INFO  : Context for 'APU' is selected.
16:51:40 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
16:51:40 INFO  : 'configparams force-mem-access 1' command is executed.
16:51:40 INFO  : Context for 'APU' is selected.
16:51:40 INFO  : Boot mode is read from the target.
16:51:40 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:51:40 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:51:41 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:51:41 INFO  : 'set bp_51_41_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:51:42 INFO  : 'con -block -timeout 60' command is executed.
16:51:42 INFO  : 'bpremove $bp_51_41_fsbl_bp' command is executed.
16:51:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:51:42 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:51:43 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
16:51:43 INFO  : 'configparams force-mem-access 0' command is executed.
16:51:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_51_41_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_51_41_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:51:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:51:44 INFO  : 'con' command is executed.
16:51:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:51:44 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
16:53:35 INFO  : Disconnected from the channel tcfchan#33.
16:53:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:53:35 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
16:53:35 INFO  : 'jtag frequency' command is executed.
16:53:35 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:53:35 INFO  : Context for 'APU' is selected.
16:53:37 INFO  : System reset is completed.
16:53:40 INFO  : 'after 3000' command is executed.
16:53:40 INFO  : Context for 'APU' is selected.
16:53:40 INFO  : Cleared APU and A53 resets
16:53:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
16:54:00 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
16:54:00 INFO  : Context for 'APU' is selected.
16:54:12 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
16:54:12 INFO  : 'configparams force-mem-access 1' command is executed.
16:54:12 INFO  : Context for 'APU' is selected.
16:54:12 INFO  : Boot mode is read from the target.
16:54:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:54:12 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:54:13 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:54:13 INFO  : 'set bp_54_13_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:54:14 INFO  : 'con -block -timeout 60' command is executed.
16:54:14 INFO  : 'bpremove $bp_54_13_fsbl_bp' command is executed.
16:54:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:54:14 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:54:16 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
16:54:16 INFO  : 'configparams force-mem-access 0' command is executed.
16:54:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_54_13_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_54_13_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:54:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:54:16 INFO  : 'con' command is executed.
16:54:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:54:16 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
17:03:14 INFO  : Disconnected from the channel tcfchan#34.
17:03:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:03:15 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
17:03:15 INFO  : 'jtag frequency' command is executed.
17:03:15 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:03:15 INFO  : Context for 'APU' is selected.
17:03:16 INFO  : System reset is completed.
17:03:19 INFO  : 'after 3000' command is executed.
17:03:19 INFO  : Context for 'APU' is selected.
17:03:19 INFO  : Cleared APU and A53 resets
17:03:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
17:03:39 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
17:03:39 INFO  : Context for 'APU' is selected.
17:03:52 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
17:03:52 INFO  : 'configparams force-mem-access 1' command is executed.
17:03:52 INFO  : Context for 'APU' is selected.
17:03:52 INFO  : Boot mode is read from the target.
17:03:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:03:52 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:03:53 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:03:53 INFO  : 'set bp_3_53_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:03:54 INFO  : 'con -block -timeout 60' command is executed.
17:03:54 INFO  : 'bpremove $bp_3_53_fsbl_bp' command is executed.
17:03:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:03:54 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:03:55 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
17:03:55 INFO  : 'configparams force-mem-access 0' command is executed.
17:03:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_3_53_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_3_53_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:03:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:03:56 INFO  : 'con' command is executed.
17:03:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:03:56 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
17:18:13 INFO  : Disconnected from the channel tcfchan#35.
17:18:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:18:13 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
17:18:13 INFO  : 'jtag frequency' command is executed.
17:18:13 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:18:13 INFO  : Context for 'APU' is selected.
17:18:14 INFO  : System reset is completed.
17:18:17 INFO  : 'after 3000' command is executed.
17:18:17 INFO  : Context for 'APU' is selected.
17:18:17 INFO  : Cleared APU and A53 resets
17:18:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
17:18:37 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
17:18:37 INFO  : Context for 'APU' is selected.
17:18:47 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
17:18:47 INFO  : 'configparams force-mem-access 1' command is executed.
17:18:47 INFO  : Context for 'APU' is selected.
17:18:47 INFO  : Boot mode is read from the target.
17:18:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:18:47 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:18:48 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:18:48 INFO  : 'set bp_18_48_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:18:49 INFO  : 'con -block -timeout 60' command is executed.
17:18:49 INFO  : 'bpremove $bp_18_48_fsbl_bp' command is executed.
17:18:49 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:18:49 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:18:51 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
17:18:51 INFO  : 'configparams force-mem-access 0' command is executed.
17:18:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_18_48_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_18_48_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:18:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:18:51 INFO  : 'con' command is executed.
17:18:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:18:51 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
18:00:50 INFO  : Disconnected from the channel tcfchan#36.
18:00:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:00:50 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
18:00:50 INFO  : 'jtag frequency' command is executed.
18:00:50 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:00:50 INFO  : Context for 'APU' is selected.
18:00:51 INFO  : System reset is completed.
18:00:54 INFO  : 'after 3000' command is executed.
18:00:54 INFO  : Context for 'APU' is selected.
18:00:54 INFO  : Cleared APU and A53 resets
18:00:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
18:01:14 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
18:01:14 INFO  : Context for 'APU' is selected.
18:01:24 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
18:01:24 INFO  : 'configparams force-mem-access 1' command is executed.
18:01:24 INFO  : Context for 'APU' is selected.
18:01:24 INFO  : Boot mode is read from the target.
18:01:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:01:24 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:01:25 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:01:25 INFO  : 'set bp_1_25_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:01:26 INFO  : 'con -block -timeout 60' command is executed.
18:01:26 INFO  : 'bpremove $bp_1_25_fsbl_bp' command is executed.
18:01:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:01:26 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:01:28 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
18:01:28 INFO  : 'configparams force-mem-access 0' command is executed.
18:01:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_1_25_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_1_25_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:01:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:01:28 INFO  : 'con' command is executed.
18:01:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:01:28 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
18:04:05 INFO  : Disconnected from the channel tcfchan#37.
18:04:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:04:05 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
18:04:05 INFO  : 'jtag frequency' command is executed.
18:04:05 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:04:05 INFO  : Context for 'APU' is selected.
18:04:07 INFO  : System reset is completed.
18:04:10 INFO  : 'after 3000' command is executed.
18:04:10 INFO  : Context for 'APU' is selected.
18:04:10 INFO  : Cleared APU and A53 resets
18:04:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
18:04:30 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
18:04:30 INFO  : Context for 'APU' is selected.
18:04:41 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
18:04:41 INFO  : 'configparams force-mem-access 1' command is executed.
18:04:41 INFO  : Context for 'APU' is selected.
18:04:41 INFO  : Boot mode is read from the target.
18:04:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:04:41 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:04:42 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:04:42 INFO  : 'set bp_4_42_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:04:43 INFO  : 'con -block -timeout 60' command is executed.
18:04:43 INFO  : 'bpremove $bp_4_42_fsbl_bp' command is executed.
18:04:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:04:43 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:04:44 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
18:04:44 INFO  : 'configparams force-mem-access 0' command is executed.
18:04:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_4_42_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_4_42_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:04:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:04:44 INFO  : 'con' command is executed.
18:04:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:04:44 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
18:06:47 INFO  : Disconnected from the channel tcfchan#38.
18:06:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:06:47 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
18:06:47 INFO  : 'jtag frequency' command is executed.
18:06:47 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:06:47 INFO  : Context for 'APU' is selected.
18:06:48 INFO  : System reset is completed.
18:06:51 INFO  : 'after 3000' command is executed.
18:06:51 INFO  : Context for 'APU' is selected.
18:06:51 INFO  : Cleared APU and A53 resets
18:06:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
18:07:11 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
18:07:11 INFO  : Context for 'APU' is selected.
18:07:20 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
18:07:20 INFO  : 'configparams force-mem-access 1' command is executed.
18:07:20 INFO  : Context for 'APU' is selected.
18:07:20 INFO  : Boot mode is read from the target.
18:07:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:07:20 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:07:21 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:07:21 INFO  : 'set bp_7_21_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:07:22 INFO  : 'con -block -timeout 60' command is executed.
18:07:22 INFO  : 'bpremove $bp_7_21_fsbl_bp' command is executed.
18:07:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:07:22 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:07:23 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
18:07:24 INFO  : 'configparams force-mem-access 0' command is executed.
18:07:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_7_21_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_7_21_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:07:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:07:24 INFO  : 'con' command is executed.
18:07:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:07:24 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
18:11:35 INFO  : Disconnected from the channel tcfchan#39.
18:11:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:11:36 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
18:11:36 INFO  : 'jtag frequency' command is executed.
18:11:36 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:11:36 INFO  : Context for 'APU' is selected.
18:11:37 INFO  : System reset is completed.
18:11:40 INFO  : 'after 3000' command is executed.
18:11:40 INFO  : Context for 'APU' is selected.
18:11:40 INFO  : Cleared APU and A53 resets
18:11:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
18:12:00 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
18:12:00 INFO  : Context for 'APU' is selected.
18:12:09 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
18:12:09 INFO  : 'configparams force-mem-access 1' command is executed.
18:12:09 INFO  : Context for 'APU' is selected.
18:12:09 INFO  : Boot mode is read from the target.
18:12:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:12:09 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:12:10 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:12:10 INFO  : 'set bp_12_10_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:12:11 INFO  : 'con -block -timeout 60' command is executed.
18:12:11 INFO  : 'bpremove $bp_12_10_fsbl_bp' command is executed.
18:12:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:12:11 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:12:12 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
18:12:12 INFO  : 'configparams force-mem-access 0' command is executed.
18:12:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_12_10_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_12_10_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:12:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:12:12 INFO  : 'con' command is executed.
18:12:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:12:12 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
18:18:43 INFO  : Disconnected from the channel tcfchan#40.
18:18:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:18:44 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
18:18:44 INFO  : 'jtag frequency' command is executed.
18:18:44 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:18:44 INFO  : Context for 'APU' is selected.
18:18:45 INFO  : System reset is completed.
18:18:48 INFO  : 'after 3000' command is executed.
18:18:48 INFO  : Context for 'APU' is selected.
18:18:48 INFO  : Cleared APU and A53 resets
18:18:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
18:19:07 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
18:19:07 INFO  : Context for 'APU' is selected.
18:19:17 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
18:19:17 INFO  : 'configparams force-mem-access 1' command is executed.
18:19:17 INFO  : Context for 'APU' is selected.
18:19:17 INFO  : Boot mode is read from the target.
18:19:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:19:17 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:19:18 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:19:18 INFO  : 'set bp_19_18_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:19:19 INFO  : 'con -block -timeout 60' command is executed.
18:19:19 INFO  : 'bpremove $bp_19_18_fsbl_bp' command is executed.
18:19:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:19:19 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:19:20 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
18:19:20 INFO  : 'configparams force-mem-access 0' command is executed.
18:19:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_19_18_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_19_18_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:19:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:19:20 INFO  : 'con' command is executed.
18:19:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:19:20 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
18:32:22 INFO  : Disconnected from the channel tcfchan#41.
18:32:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:32:22 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
18:32:22 INFO  : 'jtag frequency' command is executed.
18:32:22 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:32:22 INFO  : Context for 'APU' is selected.
18:32:23 INFO  : System reset is completed.
18:32:26 INFO  : 'after 3000' command is executed.
18:32:26 INFO  : Context for 'APU' is selected.
18:32:26 INFO  : Cleared APU and A53 resets
18:32:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
18:32:46 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
18:32:46 INFO  : Context for 'APU' is selected.
18:32:56 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
18:32:56 INFO  : 'configparams force-mem-access 1' command is executed.
18:32:56 INFO  : Context for 'APU' is selected.
18:32:56 INFO  : Boot mode is read from the target.
18:32:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:32:56 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:32:57 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:32:57 INFO  : 'set bp_32_57_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:32:58 INFO  : 'con -block -timeout 60' command is executed.
18:32:58 INFO  : 'bpremove $bp_32_57_fsbl_bp' command is executed.
18:32:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:32:59 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:33:00 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
18:33:00 INFO  : 'configparams force-mem-access 0' command is executed.
18:33:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_32_57_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_32_57_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:33:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:33:01 INFO  : 'con' command is executed.
18:33:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:33:01 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
18:41:20 INFO  : Disconnected from the channel tcfchan#42.
18:41:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:41:21 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
18:41:21 INFO  : 'jtag frequency' command is executed.
18:41:21 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:41:21 INFO  : Context for 'APU' is selected.
18:41:22 INFO  : System reset is completed.
18:41:25 INFO  : 'after 3000' command is executed.
18:41:25 INFO  : Context for 'APU' is selected.
18:41:25 INFO  : Cleared APU and A53 resets
18:41:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
18:41:44 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
18:41:45 INFO  : Context for 'APU' is selected.
18:41:57 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
18:41:57 INFO  : 'configparams force-mem-access 1' command is executed.
18:41:57 INFO  : Context for 'APU' is selected.
18:41:57 INFO  : Boot mode is read from the target.
18:41:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:41:57 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:41:58 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:41:58 INFO  : 'set bp_41_58_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:41:59 INFO  : 'con -block -timeout 60' command is executed.
18:41:59 INFO  : 'bpremove $bp_41_58_fsbl_bp' command is executed.
18:41:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:41:59 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:42:01 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
18:42:01 INFO  : 'configparams force-mem-access 0' command is executed.
18:42:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_41_58_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_41_58_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:42:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:42:01 INFO  : 'con' command is executed.
18:42:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:42:01 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
19:09:36 INFO  : Disconnected from the channel tcfchan#43.
23:02:50 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\temp_xsdb_launch_script.tcl
23:02:55 INFO  : XSCT server has started successfully.
23:02:55 INFO  : plnx-install-location is set to ''
23:02:55 INFO  : Successfully done setting XSCT server connection channel  
23:02:55 INFO  : Successfully done setting workspace for the tool. 
23:03:04 INFO  : Registering command handlers for Vitis TCF services
23:03:04 INFO  : Platform repository initialization has completed.
23:03:10 INFO  : Successfully done query RDI_DATADIR 
12:35:22 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\temp_xsdb_launch_script.tcl
12:35:25 INFO  : XSCT server has started successfully.
12:35:25 INFO  : plnx-install-location is set to ''
12:35:25 INFO  : Successfully done setting XSCT server connection channel  
12:35:25 INFO  : Successfully done setting workspace for the tool. 
12:35:30 INFO  : Platform repository initialization has completed.
12:35:30 INFO  : Registering command handlers for Vitis TCF services
12:35:31 INFO  : Successfully done query RDI_DATADIR 
12:35:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:35:51 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
12:35:51 INFO  : 'jtag frequency' command is executed.
12:35:51 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:35:51 INFO  : Context for 'APU' is selected.
12:35:52 INFO  : System reset is completed.
12:35:55 INFO  : 'after 3000' command is executed.
12:35:56 INFO  : Context for 'APU' is selected.
12:35:56 INFO  : Cleared APU and A53 resets
12:35:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
12:36:16 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
12:36:16 INFO  : Context for 'APU' is selected.
12:36:17 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
12:36:17 INFO  : 'configparams force-mem-access 1' command is executed.
12:36:17 INFO  : Context for 'APU' is selected.
12:36:17 INFO  : Boot mode is read from the target.
12:36:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:36:17 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:36:18 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
12:36:18 INFO  : 'set bp_36_18_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
12:36:19 INFO  : 'con -block -timeout 60' command is executed.
12:36:19 INFO  : 'bpremove $bp_36_18_fsbl_bp' command is executed.
12:36:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:36:19 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:36:21 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
12:36:21 INFO  : 'configparams force-mem-access 0' command is executed.
12:36:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_36_18_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_36_18_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:36:21 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:36:21 INFO  : 'con' command is executed.
12:36:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

12:36:21 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
12:40:32 INFO  : Disconnected from the channel tcfchan#1.
12:40:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:40:33 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
12:40:33 INFO  : 'jtag frequency' command is executed.
12:40:33 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:40:33 INFO  : Context for 'APU' is selected.
12:40:34 INFO  : System reset is completed.
12:40:37 INFO  : 'after 3000' command is executed.
12:40:37 INFO  : Context for 'APU' is selected.
12:40:37 INFO  : Cleared APU and A53 resets
12:40:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
12:40:57 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
12:40:57 INFO  : Context for 'APU' is selected.
12:41:06 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
12:41:06 INFO  : 'configparams force-mem-access 1' command is executed.
12:41:06 INFO  : Context for 'APU' is selected.
12:41:06 INFO  : Boot mode is read from the target.
12:41:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:41:06 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:41:07 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
12:41:07 INFO  : 'set bp_41_7_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
12:41:08 INFO  : 'con -block -timeout 60' command is executed.
12:41:08 INFO  : 'bpremove $bp_41_7_fsbl_bp' command is executed.
12:41:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:41:08 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:41:10 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
12:41:10 INFO  : 'configparams force-mem-access 0' command is executed.
12:41:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_41_7_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_41_7_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:41:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:41:10 INFO  : 'con' command is executed.
12:41:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

12:41:10 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
12:42:57 INFO  : Disconnected from the channel tcfchan#2.
12:42:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:42:57 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
12:42:57 INFO  : 'jtag frequency' command is executed.
12:42:57 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:42:57 INFO  : Context for 'APU' is selected.
12:42:58 INFO  : System reset is completed.
12:43:01 INFO  : 'after 3000' command is executed.
12:43:01 INFO  : Context for 'APU' is selected.
12:43:01 INFO  : Cleared APU and A53 resets
12:43:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
12:43:22 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
12:43:22 INFO  : Context for 'APU' is selected.
12:43:31 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
12:43:31 INFO  : 'configparams force-mem-access 1' command is executed.
12:43:31 INFO  : Context for 'APU' is selected.
12:43:31 INFO  : Boot mode is read from the target.
12:43:31 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:43:31 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:43:32 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
12:43:32 INFO  : 'set bp_43_32_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
12:43:33 INFO  : 'con -block -timeout 60' command is executed.
12:43:33 INFO  : 'bpremove $bp_43_32_fsbl_bp' command is executed.
12:43:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:43:33 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:43:35 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
12:43:35 INFO  : 'configparams force-mem-access 0' command is executed.
12:43:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_43_32_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_43_32_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:43:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:43:35 INFO  : 'con' command is executed.
12:43:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

12:43:35 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
12:50:41 INFO  : Disconnected from the channel tcfchan#3.
12:50:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:50:41 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
12:50:41 INFO  : 'jtag frequency' command is executed.
12:50:41 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:50:41 INFO  : Context for 'APU' is selected.
12:50:42 INFO  : System reset is completed.
12:50:45 INFO  : 'after 3000' command is executed.
12:50:45 INFO  : Context for 'APU' is selected.
12:50:45 INFO  : Cleared APU and A53 resets
12:50:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
12:51:05 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
12:51:05 INFO  : Context for 'APU' is selected.
12:51:14 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
12:51:14 INFO  : 'configparams force-mem-access 1' command is executed.
12:51:14 INFO  : Context for 'APU' is selected.
12:51:14 INFO  : Boot mode is read from the target.
12:51:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:51:14 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:51:15 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
12:51:15 INFO  : 'set bp_51_15_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
12:51:16 INFO  : 'con -block -timeout 60' command is executed.
12:51:16 INFO  : 'bpremove $bp_51_15_fsbl_bp' command is executed.
12:51:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:51:16 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:51:17 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
12:51:17 INFO  : 'configparams force-mem-access 0' command is executed.
12:51:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_51_15_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_51_15_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:51:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:51:18 INFO  : 'con' command is executed.
12:51:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

12:51:18 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
12:53:54 INFO  : Disconnected from the channel tcfchan#4.
12:53:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:53:54 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
12:53:54 INFO  : 'jtag frequency' command is executed.
12:53:54 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:53:54 INFO  : Context for 'APU' is selected.
12:53:56 INFO  : System reset is completed.
12:53:59 INFO  : 'after 3000' command is executed.
12:53:59 INFO  : Context for 'APU' is selected.
12:53:59 INFO  : Cleared APU and A53 resets
12:53:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
12:54:18 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
12:54:19 INFO  : Context for 'APU' is selected.
12:54:28 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
12:54:28 INFO  : 'configparams force-mem-access 1' command is executed.
12:54:28 INFO  : Context for 'APU' is selected.
12:54:28 INFO  : Boot mode is read from the target.
12:54:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:54:28 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:54:29 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
12:54:30 INFO  : 'set bp_54_29_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
12:54:31 INFO  : 'con -block -timeout 60' command is executed.
12:54:31 INFO  : 'bpremove $bp_54_29_fsbl_bp' command is executed.
12:54:31 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:54:31 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:54:32 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
12:54:32 INFO  : 'configparams force-mem-access 0' command is executed.
12:54:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_54_29_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_54_29_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:54:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:54:32 INFO  : 'con' command is executed.
12:54:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

12:54:32 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
12:55:37 INFO  : Disconnected from the channel tcfchan#5.
12:55:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:55:37 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
12:55:37 INFO  : 'jtag frequency' command is executed.
12:55:37 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:55:37 INFO  : Context for 'APU' is selected.
12:55:38 INFO  : System reset is completed.
12:55:41 INFO  : 'after 3000' command is executed.
12:55:41 INFO  : Context for 'APU' is selected.
12:55:41 INFO  : Cleared APU and A53 resets
12:55:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
12:56:01 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
12:56:01 INFO  : Context for 'APU' is selected.
12:56:09 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
12:56:09 INFO  : 'configparams force-mem-access 1' command is executed.
12:56:09 INFO  : Context for 'APU' is selected.
12:56:09 INFO  : Boot mode is read from the target.
12:56:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:56:09 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:56:10 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
12:56:10 INFO  : 'set bp_56_10_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
12:56:12 INFO  : 'con -block -timeout 60' command is executed.
12:56:12 INFO  : 'bpremove $bp_56_10_fsbl_bp' command is executed.
12:56:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:56:12 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:56:13 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
12:56:13 INFO  : 'configparams force-mem-access 0' command is executed.
12:56:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_56_10_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_56_10_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:56:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:56:13 INFO  : 'con' command is executed.
12:56:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

12:56:13 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
13:05:11 INFO  : Disconnected from the channel tcfchan#6.
13:05:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:05:11 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
13:05:11 INFO  : 'jtag frequency' command is executed.
13:05:11 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:05:11 INFO  : Context for 'APU' is selected.
13:05:12 INFO  : System reset is completed.
13:05:15 INFO  : 'after 3000' command is executed.
13:05:15 INFO  : Context for 'APU' is selected.
13:05:15 INFO  : Cleared APU and A53 resets
13:05:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
13:05:35 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
13:05:35 INFO  : Context for 'APU' is selected.
13:05:43 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
13:05:43 INFO  : 'configparams force-mem-access 1' command is executed.
13:05:43 INFO  : Context for 'APU' is selected.
13:05:43 INFO  : Boot mode is read from the target.
13:05:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:05:43 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:05:44 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:05:44 INFO  : 'set bp_5_44_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:05:45 INFO  : 'con -block -timeout 60' command is executed.
13:05:45 INFO  : 'bpremove $bp_5_44_fsbl_bp' command is executed.
13:05:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:05:45 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:05:46 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
13:05:46 INFO  : 'configparams force-mem-access 0' command is executed.
13:05:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_5_44_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_5_44_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

13:05:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:05:46 INFO  : 'con' command is executed.
13:05:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:05:46 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
13:12:20 INFO  : Result from executing command 'getProjects': RFSoC_IP06_10_DelayExp_plt
13:12:20 INFO  : Result from executing command 'getPlatforms': RFSoC_IP06_10_DelayExp_plt|E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/RFSoC_IP06_10_DelayExp_plt.xpfm
13:12:21 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
13:12:45 INFO  : Disconnected from the channel tcfchan#7.
13:12:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:12:46 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
13:12:46 INFO  : 'jtag frequency' command is executed.
13:12:46 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:12:46 INFO  : Context for 'APU' is selected.
13:12:47 INFO  : System reset is completed.
13:12:50 INFO  : 'after 3000' command is executed.
13:12:50 INFO  : Context for 'APU' is selected.
13:12:50 INFO  : Cleared APU and A53 resets
13:12:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
13:13:10 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
13:13:10 INFO  : Context for 'APU' is selected.
13:13:24 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
13:13:24 INFO  : 'configparams force-mem-access 1' command is executed.
13:13:24 INFO  : Context for 'APU' is selected.
13:13:24 INFO  : Boot mode is read from the target.
13:13:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:13:24 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:13:25 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:13:25 INFO  : 'set bp_13_25_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:13:26 INFO  : 'con -block -timeout 60' command is executed.
13:13:26 INFO  : 'bpremove $bp_13_25_fsbl_bp' command is executed.
13:13:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:13:26 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:13:27 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
13:13:27 INFO  : 'configparams force-mem-access 0' command is executed.
13:13:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_13_25_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_13_25_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

13:13:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:13:27 INFO  : 'con' command is executed.
13:13:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:13:27 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
13:16:26 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
13:17:24 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
13:17:44 INFO  : Disconnected from the channel tcfchan#10.
13:17:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:17:44 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
13:17:44 INFO  : 'jtag frequency' command is executed.
13:17:44 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:17:44 INFO  : Context for 'APU' is selected.
13:17:46 INFO  : System reset is completed.
13:17:49 INFO  : 'after 3000' command is executed.
13:17:49 INFO  : Context for 'APU' is selected.
13:17:49 INFO  : Cleared APU and A53 resets
13:17:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
13:18:08 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
13:18:09 INFO  : Context for 'APU' is selected.
13:18:09 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
13:18:09 INFO  : 'configparams force-mem-access 1' command is executed.
13:18:09 INFO  : Context for 'APU' is selected.
13:18:09 INFO  : Boot mode is read from the target.
13:18:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:18:09 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:18:10 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:18:10 INFO  : 'set bp_18_10_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:18:11 INFO  : 'con -block -timeout 60' command is executed.
13:18:11 INFO  : 'bpremove $bp_18_10_fsbl_bp' command is executed.
13:18:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:18:11 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:18:12 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
13:18:12 INFO  : 'configparams force-mem-access 0' command is executed.
13:18:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_18_10_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_18_10_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

13:18:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:18:13 INFO  : 'con' command is executed.
13:18:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:18:13 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
13:19:32 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
13:19:53 INFO  : Disconnected from the channel tcfchan#13.
13:19:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:19:53 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
13:19:53 INFO  : 'jtag frequency' command is executed.
13:19:53 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:19:53 INFO  : Context for 'APU' is selected.
13:19:54 INFO  : System reset is completed.
13:19:57 INFO  : 'after 3000' command is executed.
13:19:57 INFO  : Context for 'APU' is selected.
13:19:57 INFO  : Cleared APU and A53 resets
13:19:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
13:20:17 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
13:20:17 INFO  : Context for 'APU' is selected.
13:20:17 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
13:20:17 INFO  : 'configparams force-mem-access 1' command is executed.
13:20:17 INFO  : Context for 'APU' is selected.
13:20:17 INFO  : Boot mode is read from the target.
13:20:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:20:17 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:20:18 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:20:18 INFO  : 'set bp_20_18_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:20:19 INFO  : 'con -block -timeout 60' command is executed.
13:20:19 INFO  : 'bpremove $bp_20_18_fsbl_bp' command is executed.
13:20:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:20:19 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:20:21 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
13:20:21 INFO  : 'configparams force-mem-access 0' command is executed.
13:20:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_20_18_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_20_18_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

13:20:21 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:20:21 INFO  : 'con' command is executed.
13:20:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:20:21 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
13:21:50 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
13:23:18 INFO  : Disconnected from the channel tcfchan#15.
13:23:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:23:18 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
13:23:18 INFO  : 'jtag frequency' command is executed.
13:23:18 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:23:18 INFO  : Context for 'APU' is selected.
13:23:19 INFO  : System reset is completed.
13:23:22 INFO  : 'after 3000' command is executed.
13:23:22 INFO  : Context for 'APU' is selected.
13:23:22 INFO  : Cleared APU and A53 resets
13:23:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
13:23:43 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
13:23:43 INFO  : Context for 'APU' is selected.
13:23:43 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
13:23:43 INFO  : 'configparams force-mem-access 1' command is executed.
13:23:43 INFO  : Context for 'APU' is selected.
13:23:43 INFO  : Boot mode is read from the target.
13:23:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:23:43 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:23:44 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:23:44 INFO  : 'set bp_23_44_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:23:45 INFO  : 'con -block -timeout 60' command is executed.
13:23:45 INFO  : 'bpremove $bp_23_44_fsbl_bp' command is executed.
13:23:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:23:45 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:23:46 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
13:23:46 INFO  : 'configparams force-mem-access 0' command is executed.
13:23:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_23_44_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_23_44_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

13:23:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:23:46 INFO  : 'con' command is executed.
13:23:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:23:47 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
13:46:03 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
13:46:35 INFO  : Disconnected from the channel tcfchan#17.
13:46:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:46:36 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
13:46:36 INFO  : 'jtag frequency' command is executed.
13:46:36 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:46:36 INFO  : Context for 'APU' is selected.
13:46:37 INFO  : System reset is completed.
13:46:40 INFO  : 'after 3000' command is executed.
13:46:40 INFO  : Context for 'APU' is selected.
13:46:40 INFO  : Cleared APU and A53 resets
13:46:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
13:47:00 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
13:47:00 INFO  : Context for 'APU' is selected.
13:47:00 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
13:47:00 INFO  : 'configparams force-mem-access 1' command is executed.
13:47:00 INFO  : Context for 'APU' is selected.
13:47:00 INFO  : Boot mode is read from the target.
13:47:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:47:00 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:47:01 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:47:01 INFO  : 'set bp_47_1_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:47:02 INFO  : 'con -block -timeout 60' command is executed.
13:47:02 INFO  : 'bpremove $bp_47_1_fsbl_bp' command is executed.
13:47:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:47:02 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:47:03 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
13:47:03 INFO  : 'configparams force-mem-access 0' command is executed.
13:47:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_47_1_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_47_1_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

13:47:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:47:03 INFO  : 'con' command is executed.
13:47:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:47:03 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
13:55:19 INFO  : Disconnected from the channel tcfchan#19.
13:55:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:55:20 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
13:55:20 INFO  : 'jtag frequency' command is executed.
13:55:20 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:55:20 INFO  : Context for 'APU' is selected.
13:55:21 INFO  : System reset is completed.
13:55:24 INFO  : 'after 3000' command is executed.
13:55:24 INFO  : Context for 'APU' is selected.
13:55:24 INFO  : Cleared APU and A53 resets
13:55:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
13:55:45 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
13:55:45 INFO  : Context for 'APU' is selected.
13:55:45 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
13:55:45 INFO  : 'configparams force-mem-access 1' command is executed.
13:55:45 INFO  : Context for 'APU' is selected.
13:55:45 INFO  : Boot mode is read from the target.
13:55:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:55:45 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:55:46 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:55:46 INFO  : 'set bp_55_46_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:55:47 INFO  : 'con -block -timeout 60' command is executed.
13:55:47 INFO  : 'bpremove $bp_55_46_fsbl_bp' command is executed.
13:55:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:55:47 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:55:48 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
13:55:48 INFO  : 'configparams force-mem-access 0' command is executed.
13:55:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_55_46_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_55_46_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

13:55:49 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:55:49 INFO  : 'con' command is executed.
13:55:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:55:49 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
14:01:58 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
14:02:38 INFO  : Disconnected from the channel tcfchan#20.
14:02:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:02:38 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
14:02:38 INFO  : 'jtag frequency' command is executed.
14:02:38 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:02:38 INFO  : Context for 'APU' is selected.
14:02:39 INFO  : System reset is completed.
14:02:43 INFO  : 'after 3000' command is executed.
14:02:43 INFO  : Context for 'APU' is selected.
14:02:43 INFO  : Cleared APU and A53 resets
14:02:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
14:03:02 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
14:03:02 INFO  : Context for 'APU' is selected.
14:03:02 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
14:03:02 INFO  : 'configparams force-mem-access 1' command is executed.
14:03:03 INFO  : Context for 'APU' is selected.
14:03:03 INFO  : Boot mode is read from the target.
14:03:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:03:03 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:03:04 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:03:04 INFO  : 'set bp_3_4_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:03:05 INFO  : 'con -block -timeout 60' command is executed.
14:03:05 INFO  : 'bpremove $bp_3_4_fsbl_bp' command is executed.
14:03:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:03:05 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:03:06 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
14:03:06 INFO  : 'configparams force-mem-access 0' command is executed.
14:03:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_3_4_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_3_4_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:03:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:03:06 INFO  : 'con' command is executed.
14:03:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:03:06 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
14:04:18 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
14:04:33 INFO  : Disconnected from the channel tcfchan#22.
14:04:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:04:33 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
14:04:33 INFO  : 'jtag frequency' command is executed.
14:04:33 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:04:33 INFO  : Context for 'APU' is selected.
14:04:34 INFO  : System reset is completed.
14:04:37 INFO  : 'after 3000' command is executed.
14:04:37 INFO  : Context for 'APU' is selected.
14:04:37 INFO  : Cleared APU and A53 resets
14:04:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
14:04:57 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
14:04:57 INFO  : Context for 'APU' is selected.
14:04:57 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
14:04:57 INFO  : 'configparams force-mem-access 1' command is executed.
14:04:57 INFO  : Context for 'APU' is selected.
14:04:57 INFO  : Boot mode is read from the target.
14:04:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:04:57 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:04:58 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:04:58 INFO  : 'set bp_4_58_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:04:59 INFO  : 'con -block -timeout 60' command is executed.
14:04:59 INFO  : 'bpremove $bp_4_58_fsbl_bp' command is executed.
14:04:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:04:59 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:05:01 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
14:05:01 INFO  : 'configparams force-mem-access 0' command is executed.
14:05:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_4_58_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_4_58_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:05:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:05:01 INFO  : 'con' command is executed.
14:05:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:05:01 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
14:30:12 INFO  : Disconnected from the channel tcfchan#24.
14:30:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:30:12 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
14:30:12 INFO  : 'jtag frequency' command is executed.
14:30:12 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:30:12 INFO  : Context for 'APU' is selected.
14:30:14 INFO  : System reset is completed.
14:30:17 INFO  : 'after 3000' command is executed.
14:30:17 INFO  : Context for 'APU' is selected.
14:30:17 INFO  : Cleared APU and A53 resets
14:30:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
14:30:37 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
14:30:37 INFO  : Context for 'APU' is selected.
14:30:37 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
14:30:37 INFO  : 'configparams force-mem-access 1' command is executed.
14:30:37 INFO  : Context for 'APU' is selected.
14:30:37 INFO  : Boot mode is read from the target.
14:30:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:30:37 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:30:38 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:30:38 INFO  : 'set bp_30_38_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:30:39 INFO  : 'con -block -timeout 60' command is executed.
14:30:39 INFO  : 'bpremove $bp_30_38_fsbl_bp' command is executed.
14:30:39 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:30:39 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:30:41 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
14:30:41 INFO  : 'configparams force-mem-access 0' command is executed.
14:30:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_30_38_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_30_38_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:30:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:30:41 INFO  : 'con' command is executed.
14:30:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:30:41 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
14:43:13 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
14:43:30 INFO  : Disconnected from the channel tcfchan#25.
14:43:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:43:31 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
14:43:31 INFO  : 'jtag frequency' command is executed.
14:43:31 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:43:31 INFO  : Context for 'APU' is selected.
14:43:32 INFO  : System reset is completed.
14:43:35 INFO  : 'after 3000' command is executed.
14:43:35 INFO  : Context for 'APU' is selected.
14:43:35 INFO  : Cleared APU and A53 resets
14:43:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
14:43:55 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
14:43:55 INFO  : Context for 'APU' is selected.
14:43:55 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
14:43:55 INFO  : 'configparams force-mem-access 1' command is executed.
14:43:55 INFO  : Context for 'APU' is selected.
14:43:55 INFO  : Boot mode is read from the target.
14:43:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:43:55 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:43:56 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:43:56 INFO  : 'set bp_43_56_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:43:57 INFO  : 'con -block -timeout 60' command is executed.
14:43:57 INFO  : 'bpremove $bp_43_56_fsbl_bp' command is executed.
14:43:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:43:57 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:43:58 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
14:43:58 INFO  : 'configparams force-mem-access 0' command is executed.
14:43:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_43_56_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_43_56_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:43:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:43:59 INFO  : 'con' command is executed.
14:43:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:43:59 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
14:51:53 INFO  : Disconnected from the channel tcfchan#27.
14:51:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:51:54 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
14:51:54 INFO  : 'jtag frequency' command is executed.
14:51:54 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:51:54 INFO  : Context for 'APU' is selected.
14:51:55 INFO  : System reset is completed.
14:51:58 INFO  : 'after 3000' command is executed.
14:51:58 INFO  : Context for 'APU' is selected.
14:51:58 INFO  : Cleared APU and A53 resets
14:51:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
14:52:18 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
14:52:18 INFO  : Context for 'APU' is selected.
14:52:18 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
14:52:18 INFO  : 'configparams force-mem-access 1' command is executed.
14:52:18 INFO  : Context for 'APU' is selected.
14:52:18 INFO  : Boot mode is read from the target.
14:52:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:52:18 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:52:19 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:52:19 INFO  : 'set bp_52_19_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:52:20 INFO  : 'con -block -timeout 60' command is executed.
14:52:20 INFO  : 'bpremove $bp_52_19_fsbl_bp' command is executed.
14:52:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:52:20 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:52:22 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
14:52:22 INFO  : 'configparams force-mem-access 0' command is executed.
14:52:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_52_19_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_52_19_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:52:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:52:22 INFO  : 'con' command is executed.
14:52:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:52:22 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
14:55:35 INFO  : Disconnected from the channel tcfchan#28.
14:55:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:55:35 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
14:55:35 INFO  : 'jtag frequency' command is executed.
14:55:35 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:55:36 INFO  : Context for 'APU' is selected.
14:55:36 INFO  : System reset is completed.
14:55:39 INFO  : 'after 3000' command is executed.
14:55:39 INFO  : Context for 'APU' is selected.
14:55:39 INFO  : Cleared APU and A53 resets
14:55:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
14:55:59 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
14:55:59 INFO  : Context for 'APU' is selected.
14:55:59 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
14:55:59 INFO  : 'configparams force-mem-access 1' command is executed.
14:55:59 INFO  : Context for 'APU' is selected.
14:55:59 INFO  : Boot mode is read from the target.
14:55:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:56:00 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:56:00 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:56:00 INFO  : 'set bp_56_0_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:56:02 INFO  : 'con -block -timeout 60' command is executed.
14:56:02 INFO  : 'bpremove $bp_56_0_fsbl_bp' command is executed.
14:56:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:56:02 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:56:03 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
14:56:03 INFO  : 'configparams force-mem-access 0' command is executed.
14:56:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_56_0_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_56_0_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:56:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:56:03 INFO  : 'con' command is executed.
14:56:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:56:03 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
15:05:48 INFO  : Disconnected from the channel tcfchan#29.
15:05:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:05:48 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
15:05:48 INFO  : 'jtag frequency' command is executed.
15:05:48 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:05:48 INFO  : Context for 'APU' is selected.
15:05:50 INFO  : System reset is completed.
15:05:53 INFO  : 'after 3000' command is executed.
15:05:53 INFO  : Context for 'APU' is selected.
15:05:53 INFO  : Cleared APU and A53 resets
15:05:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
15:06:13 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
15:06:13 INFO  : Context for 'APU' is selected.
15:06:13 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
15:06:13 INFO  : 'configparams force-mem-access 1' command is executed.
15:06:13 INFO  : Context for 'APU' is selected.
15:06:13 INFO  : Boot mode is read from the target.
15:06:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:06:13 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:06:14 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:06:14 INFO  : 'set bp_6_14_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:06:15 INFO  : 'con -block -timeout 60' command is executed.
15:06:15 INFO  : 'bpremove $bp_6_14_fsbl_bp' command is executed.
15:06:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:06:15 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:06:16 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
15:06:16 INFO  : 'configparams force-mem-access 0' command is executed.
15:06:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_6_14_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_6_14_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:06:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:06:16 INFO  : 'con' command is executed.
15:06:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:06:16 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
15:07:56 INFO  : Disconnected from the channel tcfchan#30.
15:07:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:07:57 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
15:07:57 INFO  : 'jtag frequency' command is executed.
15:07:57 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:07:57 INFO  : Context for 'APU' is selected.
15:07:58 INFO  : System reset is completed.
15:08:01 INFO  : 'after 3000' command is executed.
15:08:01 INFO  : Context for 'APU' is selected.
15:08:01 INFO  : Cleared APU and A53 resets
15:08:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
15:08:21 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
15:08:21 INFO  : Context for 'APU' is selected.
15:08:21 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
15:08:21 INFO  : 'configparams force-mem-access 1' command is executed.
15:08:21 INFO  : Context for 'APU' is selected.
15:08:21 INFO  : Boot mode is read from the target.
15:08:21 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:08:21 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:08:22 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:08:22 INFO  : 'set bp_8_22_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:08:23 INFO  : 'con -block -timeout 60' command is executed.
15:08:23 INFO  : 'bpremove $bp_8_22_fsbl_bp' command is executed.
15:08:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:08:23 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:08:25 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
15:08:25 INFO  : 'configparams force-mem-access 0' command is executed.
15:08:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_8_22_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_8_22_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:08:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:08:25 INFO  : 'con' command is executed.
15:08:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:08:25 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
15:11:49 INFO  : Disconnected from the channel tcfchan#31.
15:11:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:11:49 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
15:11:49 INFO  : 'jtag frequency' command is executed.
15:11:49 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:11:49 INFO  : Context for 'APU' is selected.
15:11:50 INFO  : System reset is completed.
15:11:53 INFO  : 'after 3000' command is executed.
15:11:53 INFO  : Context for 'APU' is selected.
15:11:53 INFO  : Cleared APU and A53 resets
15:11:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
15:12:14 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
15:12:14 INFO  : Context for 'APU' is selected.
15:12:14 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
15:12:14 INFO  : 'configparams force-mem-access 1' command is executed.
15:12:14 INFO  : Context for 'APU' is selected.
15:12:14 INFO  : Boot mode is read from the target.
15:12:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:12:14 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:12:15 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:12:15 INFO  : 'set bp_12_15_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:12:16 INFO  : 'con -block -timeout 60' command is executed.
15:12:16 INFO  : 'bpremove $bp_12_15_fsbl_bp' command is executed.
15:12:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:12:17 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:12:18 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
15:12:18 INFO  : 'configparams force-mem-access 0' command is executed.
15:12:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_12_15_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_12_15_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:12:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:12:18 INFO  : 'con' command is executed.
15:12:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:12:18 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
15:13:20 INFO  : Disconnected from the channel tcfchan#32.
15:13:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:13:20 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
15:13:21 INFO  : 'jtag frequency' command is executed.
15:13:21 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:13:21 INFO  : Context for 'APU' is selected.
15:13:22 INFO  : System reset is completed.
15:13:25 INFO  : 'after 3000' command is executed.
15:13:25 INFO  : Context for 'APU' is selected.
15:13:25 INFO  : Cleared APU and A53 resets
15:13:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
15:13:45 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
15:13:45 INFO  : Context for 'APU' is selected.
15:13:45 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
15:13:45 INFO  : 'configparams force-mem-access 1' command is executed.
15:13:45 INFO  : Context for 'APU' is selected.
15:13:45 INFO  : Boot mode is read from the target.
15:13:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:13:45 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:13:46 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:13:46 INFO  : 'set bp_13_46_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:13:47 INFO  : 'con -block -timeout 60' command is executed.
15:13:47 INFO  : 'bpremove $bp_13_46_fsbl_bp' command is executed.
15:13:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:13:47 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:13:48 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
15:13:48 INFO  : 'configparams force-mem-access 0' command is executed.
15:13:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_13_46_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_13_46_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:13:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:13:48 INFO  : 'con' command is executed.
15:13:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:13:48 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
15:14:59 INFO  : Disconnected from the channel tcfchan#33.
15:14:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:15:00 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
15:15:00 INFO  : 'jtag frequency' command is executed.
15:15:00 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:15:00 INFO  : Context for 'APU' is selected.
15:15:00 INFO  : System reset is completed.
15:15:03 INFO  : 'after 3000' command is executed.
15:15:03 INFO  : Context for 'APU' is selected.
15:15:04 INFO  : Cleared APU and A53 resets
15:15:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
15:15:23 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
15:15:23 INFO  : Context for 'APU' is selected.
15:15:23 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
15:15:23 INFO  : 'configparams force-mem-access 1' command is executed.
15:15:23 INFO  : Context for 'APU' is selected.
15:15:23 INFO  : Boot mode is read from the target.
15:15:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:15:23 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:15:24 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:15:24 INFO  : 'set bp_15_24_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:15:25 INFO  : 'con -block -timeout 60' command is executed.
15:15:26 INFO  : 'bpremove $bp_15_24_fsbl_bp' command is executed.
15:15:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:15:26 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:15:27 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
15:15:27 INFO  : 'configparams force-mem-access 0' command is executed.
15:15:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_15_24_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_15_24_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:15:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:15:27 INFO  : 'con' command is executed.
15:15:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:15:27 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
15:18:58 INFO  : Disconnected from the channel tcfchan#34.
15:18:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:18:58 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
15:18:58 INFO  : 'jtag frequency' command is executed.
15:18:58 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:18:58 INFO  : Context for 'APU' is selected.
15:18:59 INFO  : System reset is completed.
15:19:02 INFO  : 'after 3000' command is executed.
15:19:02 INFO  : Context for 'APU' is selected.
15:19:02 INFO  : Cleared APU and A53 resets
15:19:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
15:19:22 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
15:19:22 INFO  : Context for 'APU' is selected.
15:19:22 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
15:19:22 INFO  : 'configparams force-mem-access 1' command is executed.
15:19:22 INFO  : Context for 'APU' is selected.
15:19:22 INFO  : Boot mode is read from the target.
15:19:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:19:22 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:19:23 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:19:23 INFO  : 'set bp_19_23_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:19:24 INFO  : 'con -block -timeout 60' command is executed.
15:19:24 INFO  : 'bpremove $bp_19_23_fsbl_bp' command is executed.
15:19:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:19:24 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:19:26 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
15:19:26 INFO  : 'configparams force-mem-access 0' command is executed.
15:19:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_19_23_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_19_23_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:19:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:19:26 INFO  : 'con' command is executed.
15:19:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:19:26 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
15:25:59 INFO  : Disconnected from the channel tcfchan#35.
15:25:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:25:59 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
15:25:59 INFO  : 'jtag frequency' command is executed.
15:25:59 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:25:59 INFO  : Context for 'APU' is selected.
15:26:00 INFO  : System reset is completed.
15:26:03 INFO  : 'after 3000' command is executed.
15:26:03 INFO  : Context for 'APU' is selected.
15:26:03 INFO  : Cleared APU and A53 resets
15:26:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
15:26:23 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
15:26:23 INFO  : Context for 'APU' is selected.
15:26:23 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
15:26:23 INFO  : 'configparams force-mem-access 1' command is executed.
15:26:23 INFO  : Context for 'APU' is selected.
15:26:23 INFO  : Boot mode is read from the target.
15:26:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:26:23 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:26:24 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:26:24 INFO  : 'set bp_26_24_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:26:25 INFO  : 'con -block -timeout 60' command is executed.
15:26:25 INFO  : 'bpremove $bp_26_24_fsbl_bp' command is executed.
15:26:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:26:25 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:26:27 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
15:26:27 INFO  : 'configparams force-mem-access 0' command is executed.
15:26:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_26_24_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_26_24_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:26:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:26:27 INFO  : 'con' command is executed.
15:26:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:26:27 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
15:33:57 INFO  : Disconnected from the channel tcfchan#36.
15:33:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:33:57 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
15:33:57 INFO  : 'jtag frequency' command is executed.
15:33:57 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:33:57 INFO  : Context for 'APU' is selected.
15:33:58 INFO  : System reset is completed.
15:34:01 INFO  : 'after 3000' command is executed.
15:34:01 INFO  : Context for 'APU' is selected.
15:34:01 INFO  : Cleared APU and A53 resets
15:34:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
15:34:21 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
15:34:21 INFO  : Context for 'APU' is selected.
15:34:21 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
15:34:21 INFO  : 'configparams force-mem-access 1' command is executed.
15:34:21 INFO  : Context for 'APU' is selected.
15:34:21 INFO  : Boot mode is read from the target.
15:34:21 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:34:21 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:34:22 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:34:22 INFO  : 'set bp_34_22_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:34:23 INFO  : 'con -block -timeout 60' command is executed.
15:34:23 INFO  : 'bpremove $bp_34_22_fsbl_bp' command is executed.
15:34:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:34:23 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:34:25 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
15:34:25 INFO  : 'configparams force-mem-access 0' command is executed.
15:34:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_34_22_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_34_22_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:34:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:34:25 INFO  : 'con' command is executed.
15:34:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:34:25 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
15:36:31 INFO  : Disconnected from the channel tcfchan#37.
15:36:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:36:31 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
15:36:31 INFO  : 'jtag frequency' command is executed.
15:36:31 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:36:31 INFO  : Context for 'APU' is selected.
15:36:32 INFO  : System reset is completed.
15:36:35 INFO  : 'after 3000' command is executed.
15:36:35 INFO  : Context for 'APU' is selected.
15:36:35 INFO  : Cleared APU and A53 resets
15:36:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
15:36:55 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
15:36:55 INFO  : Context for 'APU' is selected.
15:36:55 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
15:36:55 INFO  : 'configparams force-mem-access 1' command is executed.
15:36:55 INFO  : Context for 'APU' is selected.
15:36:55 INFO  : Boot mode is read from the target.
15:36:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:36:55 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:36:56 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:36:56 INFO  : 'set bp_36_56_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:36:57 INFO  : 'con -block -timeout 60' command is executed.
15:36:57 INFO  : 'bpremove $bp_36_56_fsbl_bp' command is executed.
15:36:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:36:57 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:36:59 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
15:36:59 INFO  : 'configparams force-mem-access 0' command is executed.
15:36:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_36_56_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_36_56_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:36:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:36:59 INFO  : 'con' command is executed.
15:36:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:36:59 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
15:40:08 INFO  : Disconnected from the channel tcfchan#38.
15:40:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:40:08 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
15:40:08 INFO  : 'jtag frequency' command is executed.
15:40:08 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:40:08 INFO  : Context for 'APU' is selected.
15:40:09 INFO  : System reset is completed.
15:40:12 INFO  : 'after 3000' command is executed.
15:40:12 INFO  : Context for 'APU' is selected.
15:40:13 INFO  : Cleared APU and A53 resets
15:40:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
15:40:32 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
15:40:32 INFO  : Context for 'APU' is selected.
15:40:32 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
15:40:32 INFO  : 'configparams force-mem-access 1' command is executed.
15:40:32 INFO  : Context for 'APU' is selected.
15:40:32 INFO  : Boot mode is read from the target.
15:40:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:40:32 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:40:33 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:40:33 INFO  : 'set bp_40_33_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:40:34 INFO  : 'con -block -timeout 60' command is executed.
15:40:34 INFO  : 'bpremove $bp_40_33_fsbl_bp' command is executed.
15:40:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:40:34 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:40:36 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
15:40:36 INFO  : 'configparams force-mem-access 0' command is executed.
15:40:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_40_33_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_40_33_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:40:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:40:36 INFO  : 'con' command is executed.
15:40:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:40:36 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
15:42:37 INFO  : Disconnected from the channel tcfchan#39.
15:42:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:42:37 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
15:42:37 INFO  : 'jtag frequency' command is executed.
15:42:37 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:42:37 INFO  : Context for 'APU' is selected.
15:42:38 INFO  : System reset is completed.
15:42:41 INFO  : 'after 3000' command is executed.
15:42:41 INFO  : Context for 'APU' is selected.
15:42:41 INFO  : Cleared APU and A53 resets
15:42:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
15:43:01 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
15:43:01 INFO  : Context for 'APU' is selected.
15:43:01 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
15:43:01 INFO  : 'configparams force-mem-access 1' command is executed.
15:43:01 INFO  : Context for 'APU' is selected.
15:43:01 INFO  : Boot mode is read from the target.
15:43:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:43:01 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:43:02 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:43:02 INFO  : 'set bp_43_2_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:43:03 INFO  : 'con -block -timeout 60' command is executed.
15:43:03 INFO  : 'bpremove $bp_43_2_fsbl_bp' command is executed.
15:43:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:43:03 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:43:05 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
15:43:05 INFO  : 'configparams force-mem-access 0' command is executed.
15:43:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_43_2_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_43_2_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:43:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:43:05 INFO  : 'con' command is executed.
15:43:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:43:05 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
15:58:54 INFO  : Disconnected from the channel tcfchan#40.
15:58:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:58:55 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
15:58:55 INFO  : 'jtag frequency' command is executed.
15:58:55 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:58:55 INFO  : Context for 'APU' is selected.
15:58:56 INFO  : System reset is completed.
15:58:59 INFO  : 'after 3000' command is executed.
15:58:59 INFO  : Context for 'APU' is selected.
15:58:59 INFO  : Cleared APU and A53 resets
15:58:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
15:59:19 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
15:59:19 INFO  : Context for 'APU' is selected.
15:59:19 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
15:59:19 INFO  : 'configparams force-mem-access 1' command is executed.
15:59:19 INFO  : Context for 'APU' is selected.
15:59:19 INFO  : Boot mode is read from the target.
15:59:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:59:19 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:59:20 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:59:20 INFO  : 'set bp_59_20_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:59:21 INFO  : 'con -block -timeout 60' command is executed.
15:59:21 INFO  : 'bpremove $bp_59_20_fsbl_bp' command is executed.
15:59:21 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:59:21 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:59:22 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
15:59:22 INFO  : 'configparams force-mem-access 0' command is executed.
15:59:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_59_20_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_59_20_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:59:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:59:22 INFO  : 'con' command is executed.
15:59:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:59:22 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
16:00:19 INFO  : Disconnected from the channel tcfchan#41.
16:07:17 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\temp_xsdb_launch_script.tcl
16:07:19 INFO  : XSCT server has started successfully.
16:07:19 INFO  : plnx-install-location is set to ''
16:07:19 INFO  : Successfully done setting XSCT server connection channel  
16:07:19 INFO  : Successfully done setting workspace for the tool. 
16:07:24 INFO  : Platform repository initialization has completed.
16:07:25 INFO  : Registering command handlers for Vitis TCF services
16:07:26 INFO  : Successfully done query RDI_DATADIR 
16:08:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:08:04 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
16:08:04 INFO  : 'jtag frequency' command is executed.
16:08:04 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:08:04 INFO  : Context for 'APU' is selected.
16:08:05 INFO  : System reset is completed.
16:08:08 INFO  : 'after 3000' command is executed.
16:08:08 INFO  : Context for 'APU' is selected.
16:08:08 INFO  : Cleared APU and A53 resets
16:08:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
16:08:29 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
16:08:29 INFO  : Context for 'APU' is selected.
16:08:29 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
16:08:29 INFO  : 'configparams force-mem-access 1' command is executed.
16:08:29 INFO  : Context for 'APU' is selected.
16:08:29 INFO  : Boot mode is read from the target.
16:08:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:08:29 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:08:30 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:08:30 INFO  : 'set bp_8_30_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:08:31 INFO  : 'con -block -timeout 60' command is executed.
16:08:31 INFO  : 'bpremove $bp_8_30_fsbl_bp' command is executed.
16:08:31 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:08:31 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:08:33 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
16:08:33 INFO  : 'configparams force-mem-access 0' command is executed.
16:08:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_8_30_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_8_30_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:08:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:08:33 INFO  : 'con' command is executed.
16:08:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:08:33 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
16:12:30 INFO  : Disconnected from the channel tcfchan#1.
16:12:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:12:30 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
16:12:30 INFO  : 'jtag frequency' command is executed.
16:12:30 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:12:30 INFO  : Context for 'APU' is selected.
16:12:31 INFO  : System reset is completed.
16:12:34 INFO  : 'after 3000' command is executed.
16:12:34 INFO  : Context for 'APU' is selected.
16:12:34 INFO  : Cleared APU and A53 resets
16:12:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
16:12:54 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
16:12:54 INFO  : Context for 'APU' is selected.
16:13:04 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
16:13:04 INFO  : 'configparams force-mem-access 1' command is executed.
16:13:04 INFO  : Context for 'APU' is selected.
16:13:04 INFO  : Boot mode is read from the target.
16:13:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:13:04 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:13:06 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:13:06 INFO  : 'set bp_13_6_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:13:07 INFO  : 'con -block -timeout 60' command is executed.
16:13:07 INFO  : 'bpremove $bp_13_6_fsbl_bp' command is executed.
16:13:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:13:07 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:13:08 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
16:13:08 INFO  : 'configparams force-mem-access 0' command is executed.
16:13:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_13_6_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_13_6_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:13:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:13:08 INFO  : 'con' command is executed.
16:13:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:13:08 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
16:17:10 INFO  : Disconnected from the channel tcfchan#2.
16:17:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:17:10 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
16:17:10 INFO  : 'jtag frequency' command is executed.
16:17:10 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:17:10 INFO  : Context for 'APU' is selected.
16:17:11 INFO  : System reset is completed.
16:17:14 INFO  : 'after 3000' command is executed.
16:17:14 INFO  : Context for 'APU' is selected.
16:17:14 INFO  : Cleared APU and A53 resets
16:17:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
16:17:34 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
16:17:34 INFO  : Context for 'APU' is selected.
16:17:44 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
16:17:44 INFO  : 'configparams force-mem-access 1' command is executed.
16:17:44 INFO  : Context for 'APU' is selected.
16:17:44 INFO  : Boot mode is read from the target.
16:17:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:17:44 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:17:45 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:17:45 INFO  : 'set bp_17_45_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:17:46 INFO  : 'con -block -timeout 60' command is executed.
16:17:46 INFO  : 'bpremove $bp_17_45_fsbl_bp' command is executed.
16:17:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:17:46 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:17:48 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
16:17:48 INFO  : 'configparams force-mem-access 0' command is executed.
16:17:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_17_45_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_17_45_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:17:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:17:48 INFO  : 'con' command is executed.
16:17:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:17:48 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
16:25:57 INFO  : Disconnected from the channel tcfchan#3.
16:25:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:25:57 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
16:25:57 INFO  : 'jtag frequency' command is executed.
16:25:57 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:25:57 INFO  : Context for 'APU' is selected.
16:25:58 INFO  : System reset is completed.
16:26:01 INFO  : 'after 3000' command is executed.
16:26:01 INFO  : Context for 'APU' is selected.
16:26:01 INFO  : Cleared APU and A53 resets
16:26:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
16:26:21 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
16:26:21 INFO  : Context for 'APU' is selected.
16:26:30 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
16:26:30 INFO  : 'configparams force-mem-access 1' command is executed.
16:26:30 INFO  : Context for 'APU' is selected.
16:26:30 INFO  : Boot mode is read from the target.
16:26:30 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:26:30 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:26:31 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:26:31 INFO  : 'set bp_26_31_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:26:32 INFO  : 'con -block -timeout 60' command is executed.
16:26:32 INFO  : 'bpremove $bp_26_31_fsbl_bp' command is executed.
16:26:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:26:32 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:26:34 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
16:26:34 INFO  : 'configparams force-mem-access 0' command is executed.
16:26:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_26_31_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_26_31_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:26:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:26:34 INFO  : 'con' command is executed.
16:26:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:26:34 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
16:28:25 INFO  : Disconnected from the channel tcfchan#4.
16:28:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:28:26 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
16:28:26 INFO  : 'jtag frequency' command is executed.
16:28:26 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:28:26 INFO  : Context for 'APU' is selected.
16:28:27 INFO  : System reset is completed.
16:28:30 INFO  : 'after 3000' command is executed.
16:28:30 INFO  : Context for 'APU' is selected.
16:28:30 INFO  : Cleared APU and A53 resets
16:28:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
16:28:50 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
16:28:50 INFO  : Context for 'APU' is selected.
16:28:59 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
16:28:59 INFO  : 'configparams force-mem-access 1' command is executed.
16:29:00 INFO  : Context for 'APU' is selected.
16:29:00 INFO  : Boot mode is read from the target.
16:29:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:29:00 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:29:01 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:29:01 INFO  : 'set bp_29_1_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:29:02 INFO  : 'con -block -timeout 60' command is executed.
16:29:02 INFO  : 'bpremove $bp_29_1_fsbl_bp' command is executed.
16:29:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:29:02 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:29:03 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
16:29:03 INFO  : 'configparams force-mem-access 0' command is executed.
16:29:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_29_1_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_29_1_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:29:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:29:03 INFO  : 'con' command is executed.
16:29:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:29:03 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
16:30:32 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
16:30:40 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

16:34:37 INFO  : Disconnected from the channel tcfchan#5.
16:34:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:34:38 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
16:34:38 INFO  : 'jtag frequency' command is executed.
16:34:38 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:34:38 INFO  : Context for 'APU' is selected.
16:34:39 INFO  : System reset is completed.
16:34:42 INFO  : 'after 3000' command is executed.
16:34:42 INFO  : Context for 'APU' is selected.
16:34:42 INFO  : Cleared APU and A53 resets
16:34:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
16:35:02 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
16:35:02 INFO  : Context for 'APU' is selected.
16:35:10 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
16:35:10 INFO  : 'configparams force-mem-access 1' command is executed.
16:35:10 INFO  : Context for 'APU' is selected.
16:35:10 INFO  : Boot mode is read from the target.
16:35:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:35:10 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:35:11 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:35:11 INFO  : 'set bp_35_11_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:35:12 INFO  : 'con -block -timeout 60' command is executed.
16:35:12 INFO  : 'bpremove $bp_35_11_fsbl_bp' command is executed.
16:35:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:35:12 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:35:13 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
16:35:13 INFO  : 'configparams force-mem-access 0' command is executed.
16:35:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_35_11_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_35_11_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:35:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:35:13 INFO  : 'con' command is executed.
16:35:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:35:13 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
16:37:04 INFO  : Disconnected from the channel tcfchan#7.
16:37:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:37:05 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
16:37:05 INFO  : 'jtag frequency' command is executed.
16:37:05 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:37:05 INFO  : Context for 'APU' is selected.
16:37:06 INFO  : System reset is completed.
16:37:09 INFO  : 'after 3000' command is executed.
16:37:09 INFO  : Context for 'APU' is selected.
16:37:09 INFO  : Cleared APU and A53 resets
16:37:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
16:37:28 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
16:37:28 INFO  : Context for 'APU' is selected.
16:37:39 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
16:37:39 INFO  : 'configparams force-mem-access 1' command is executed.
16:37:39 INFO  : Context for 'APU' is selected.
16:37:39 INFO  : Boot mode is read from the target.
16:37:39 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:37:39 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:37:40 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:37:40 INFO  : 'set bp_37_40_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:37:41 INFO  : 'con -block -timeout 60' command is executed.
16:37:41 INFO  : 'bpremove $bp_37_40_fsbl_bp' command is executed.
16:37:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:37:41 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:37:43 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
16:37:43 INFO  : 'configparams force-mem-access 0' command is executed.
16:37:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_37_40_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_37_40_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:37:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:37:43 INFO  : 'con' command is executed.
16:37:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:37:43 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
16:40:44 INFO  : Disconnected from the channel tcfchan#8.
16:40:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:40:45 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
16:40:45 INFO  : 'jtag frequency' command is executed.
16:40:45 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:40:45 INFO  : Context for 'APU' is selected.
16:40:46 INFO  : System reset is completed.
16:40:49 INFO  : 'after 3000' command is executed.
16:40:49 INFO  : Context for 'APU' is selected.
16:40:49 INFO  : Cleared APU and A53 resets
16:40:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
16:41:09 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
16:41:09 INFO  : Context for 'APU' is selected.
16:41:17 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
16:41:17 INFO  : 'configparams force-mem-access 1' command is executed.
16:41:17 INFO  : Context for 'APU' is selected.
16:41:17 INFO  : Boot mode is read from the target.
16:41:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:41:17 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:41:18 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:41:19 INFO  : 'set bp_41_18_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:41:20 INFO  : 'con -block -timeout 60' command is executed.
16:41:20 INFO  : 'bpremove $bp_41_18_fsbl_bp' command is executed.
16:41:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:41:20 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:41:21 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
16:41:21 INFO  : 'configparams force-mem-access 0' command is executed.
16:41:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_41_18_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_41_18_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:41:21 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:41:21 INFO  : 'con' command is executed.
16:41:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:41:21 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
16:43:28 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
16:43:32 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

16:45:35 INFO  : Disconnected from the channel tcfchan#9.
16:46:55 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\temp_xsdb_launch_script.tcl
16:46:58 INFO  : XSCT server has started successfully.
16:46:58 INFO  : plnx-install-location is set to ''
16:46:58 INFO  : Successfully done setting XSCT server connection channel  
16:46:58 INFO  : Successfully done setting workspace for the tool. 
16:47:02 INFO  : Platform repository initialization has completed.
16:47:02 INFO  : Successfully done query RDI_DATADIR 
16:47:02 INFO  : Registering command handlers for Vitis TCF services
16:47:56 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
16:48:09 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

16:48:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:48:24 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
16:48:24 INFO  : 'jtag frequency' command is executed.
16:48:24 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:48:24 INFO  : Context for 'APU' is selected.
16:48:25 INFO  : System reset is completed.
16:48:28 INFO  : 'after 3000' command is executed.
16:48:28 INFO  : Context for 'APU' is selected.
16:48:28 INFO  : Cleared APU and A53 resets
16:48:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
16:48:48 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
16:48:48 INFO  : Context for 'APU' is selected.
16:48:49 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
16:48:49 INFO  : 'configparams force-mem-access 1' command is executed.
16:48:49 INFO  : Context for 'APU' is selected.
16:48:49 INFO  : Boot mode is read from the target.
16:48:49 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:48:49 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:48:50 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:48:50 INFO  : 'set bp_48_50_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:48:51 INFO  : 'con -block -timeout 60' command is executed.
16:48:51 INFO  : 'bpremove $bp_48_50_fsbl_bp' command is executed.
16:48:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:48:51 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:48:53 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
16:48:53 INFO  : 'configparams force-mem-access 0' command is executed.
16:48:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_48_50_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_48_50_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:48:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:48:53 INFO  : 'con' command is executed.
16:48:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:48:53 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
16:52:55 INFO  : Disconnected from the channel tcfchan#2.
16:52:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:52:55 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
16:52:55 INFO  : 'jtag frequency' command is executed.
16:52:55 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:52:55 INFO  : Context for 'APU' is selected.
16:52:56 INFO  : System reset is completed.
16:52:59 INFO  : 'after 3000' command is executed.
16:52:59 INFO  : Context for 'APU' is selected.
16:52:59 INFO  : Cleared APU and A53 resets
16:52:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
16:53:19 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
16:53:19 INFO  : Context for 'APU' is selected.
16:53:28 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
16:53:28 INFO  : 'configparams force-mem-access 1' command is executed.
16:53:28 INFO  : Context for 'APU' is selected.
16:53:28 INFO  : Boot mode is read from the target.
16:53:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:53:28 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:53:29 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:53:29 INFO  : 'set bp_53_29_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:53:30 INFO  : 'con -block -timeout 60' command is executed.
16:53:30 INFO  : 'bpremove $bp_53_29_fsbl_bp' command is executed.
16:53:30 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:53:30 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:53:32 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
16:53:32 INFO  : 'configparams force-mem-access 0' command is executed.
16:53:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_53_29_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_53_29_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:53:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:53:32 INFO  : 'con' command is executed.
16:53:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:53:32 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
16:54:15 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
16:54:20 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

16:55:39 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
16:55:43 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

16:56:37 INFO  : Disconnected from the channel tcfchan#3.
16:56:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:56:38 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
16:56:38 INFO  : 'jtag frequency' command is executed.
16:56:38 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:56:38 INFO  : Context for 'APU' is selected.
16:56:39 INFO  : System reset is completed.
16:56:42 INFO  : 'after 3000' command is executed.
16:56:42 INFO  : Context for 'APU' is selected.
16:56:42 INFO  : Cleared APU and A53 resets
16:56:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
16:57:02 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
16:57:02 INFO  : Context for 'APU' is selected.
16:57:13 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
16:57:13 INFO  : 'configparams force-mem-access 1' command is executed.
16:57:13 INFO  : Context for 'APU' is selected.
16:57:13 INFO  : Boot mode is read from the target.
16:57:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:57:13 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:57:14 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:57:14 INFO  : 'set bp_57_14_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:57:15 INFO  : 'con -block -timeout 60' command is executed.
16:57:15 INFO  : 'bpremove $bp_57_14_fsbl_bp' command is executed.
16:57:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:57:15 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:57:17 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
16:57:17 INFO  : 'configparams force-mem-access 0' command is executed.
16:57:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_57_14_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_57_14_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:57:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:57:17 INFO  : 'con' command is executed.
16:57:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:57:17 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
17:04:59 INFO  : Disconnected from the channel tcfchan#6.
17:04:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:04:59 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
17:04:59 INFO  : 'jtag frequency' command is executed.
17:04:59 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:04:59 INFO  : Context for 'APU' is selected.
17:05:00 INFO  : System reset is completed.
17:05:03 INFO  : 'after 3000' command is executed.
17:05:03 INFO  : Context for 'APU' is selected.
17:05:03 INFO  : Cleared APU and A53 resets
17:05:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
17:05:23 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
17:05:23 INFO  : Context for 'APU' is selected.
17:05:32 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
17:05:32 INFO  : 'configparams force-mem-access 1' command is executed.
17:05:32 INFO  : Context for 'APU' is selected.
17:05:32 INFO  : Boot mode is read from the target.
17:05:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:05:32 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:05:33 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:05:33 INFO  : 'set bp_5_33_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:05:34 INFO  : 'con -block -timeout 60' command is executed.
17:05:34 INFO  : 'bpremove $bp_5_33_fsbl_bp' command is executed.
17:05:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:05:34 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:05:35 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
17:05:35 INFO  : 'configparams force-mem-access 0' command is executed.
17:05:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_5_33_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_5_33_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:05:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:05:35 INFO  : 'con' command is executed.
17:05:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:05:35 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
17:09:01 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
17:09:04 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa is already opened

17:09:21 INFO  : Disconnected from the channel tcfchan#7.
17:09:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:09:22 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
17:09:22 INFO  : 'jtag frequency' command is executed.
17:09:22 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:09:22 INFO  : Context for 'APU' is selected.
17:09:23 INFO  : System reset is completed.
17:09:26 INFO  : 'after 3000' command is executed.
17:09:26 INFO  : Context for 'APU' is selected.
17:09:26 INFO  : Cleared APU and A53 resets
17:09:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
17:09:46 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
17:09:46 INFO  : Context for 'APU' is selected.
17:09:57 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
17:09:57 INFO  : 'configparams force-mem-access 1' command is executed.
17:09:57 INFO  : Context for 'APU' is selected.
17:09:57 INFO  : Boot mode is read from the target.
17:09:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:09:57 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:09:58 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:09:58 INFO  : 'set bp_9_58_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:09:59 INFO  : 'con -block -timeout 60' command is executed.
17:09:59 INFO  : 'bpremove $bp_9_58_fsbl_bp' command is executed.
17:09:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:09:59 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:10:01 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
17:10:01 INFO  : 'configparams force-mem-access 0' command is executed.
17:10:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_9_58_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_9_58_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:10:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:10:01 INFO  : 'con' command is executed.
17:10:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:10:01 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
17:13:25 INFO  : Disconnected from the channel tcfchan#9.
17:13:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:13:25 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
17:13:25 INFO  : 'jtag frequency' command is executed.
17:13:25 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:13:25 INFO  : Context for 'APU' is selected.
17:13:27 INFO  : System reset is completed.
17:13:30 INFO  : 'after 3000' command is executed.
17:13:30 INFO  : Context for 'APU' is selected.
17:13:30 INFO  : Cleared APU and A53 resets
17:13:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
17:13:49 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
17:13:49 INFO  : Context for 'APU' is selected.
17:13:59 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
17:13:59 INFO  : 'configparams force-mem-access 1' command is executed.
17:13:59 INFO  : Context for 'APU' is selected.
17:13:59 INFO  : Boot mode is read from the target.
17:13:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:13:59 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:14:00 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:14:00 INFO  : 'set bp_14_0_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:14:01 INFO  : 'con -block -timeout 60' command is executed.
17:14:01 INFO  : 'bpremove $bp_14_0_fsbl_bp' command is executed.
17:14:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:14:01 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:14:03 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
17:14:03 INFO  : 'configparams force-mem-access 0' command is executed.
17:14:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_14_0_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_14_0_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:14:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:14:03 INFO  : 'con' command is executed.
17:14:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:14:03 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
17:21:34 INFO  : Disconnected from the channel tcfchan#10.
17:21:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:21:34 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
17:21:34 INFO  : 'jtag frequency' command is executed.
17:21:34 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:21:34 INFO  : Context for 'APU' is selected.
17:21:35 INFO  : System reset is completed.
17:21:38 INFO  : 'after 3000' command is executed.
17:21:38 INFO  : Context for 'APU' is selected.
17:21:38 INFO  : Cleared APU and A53 resets
17:21:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
17:21:58 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
17:21:58 INFO  : Context for 'APU' is selected.
17:22:06 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
17:22:06 INFO  : 'configparams force-mem-access 1' command is executed.
17:22:06 INFO  : Context for 'APU' is selected.
17:22:06 INFO  : Boot mode is read from the target.
17:22:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:22:06 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:22:07 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:22:07 INFO  : 'set bp_22_7_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:22:09 INFO  : 'con -block -timeout 60' command is executed.
17:22:09 INFO  : 'bpremove $bp_22_7_fsbl_bp' command is executed.
17:22:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:22:09 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:22:10 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
17:22:10 INFO  : 'configparams force-mem-access 0' command is executed.
17:22:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_22_7_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_22_7_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:22:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:22:10 INFO  : 'con' command is executed.
17:22:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:22:10 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
17:25:41 INFO  : Disconnected from the channel tcfchan#11.
17:25:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:25:41 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
17:25:41 INFO  : 'jtag frequency' command is executed.
17:25:41 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:25:41 INFO  : Context for 'APU' is selected.
17:25:42 INFO  : System reset is completed.
17:25:45 INFO  : 'after 3000' command is executed.
17:25:45 INFO  : Context for 'APU' is selected.
17:25:45 INFO  : Cleared APU and A53 resets
17:25:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
17:26:05 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
17:26:05 INFO  : Context for 'APU' is selected.
17:26:14 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
17:26:14 INFO  : 'configparams force-mem-access 1' command is executed.
17:26:14 INFO  : Context for 'APU' is selected.
17:26:14 INFO  : Boot mode is read from the target.
17:26:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:26:14 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:26:15 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:26:15 INFO  : 'set bp_26_15_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:26:16 INFO  : 'con -block -timeout 60' command is executed.
17:26:16 INFO  : 'bpremove $bp_26_15_fsbl_bp' command is executed.
17:26:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:26:16 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:26:18 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
17:26:18 INFO  : 'configparams force-mem-access 0' command is executed.
17:26:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_26_15_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_26_15_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:26:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:26:18 INFO  : 'con' command is executed.
17:26:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:26:18 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
17:35:32 INFO  : Disconnected from the channel tcfchan#12.
17:35:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:35:32 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
17:35:32 INFO  : 'jtag frequency' command is executed.
17:35:32 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:35:32 INFO  : Context for 'APU' is selected.
17:35:33 INFO  : System reset is completed.
17:35:36 INFO  : 'after 3000' command is executed.
17:35:36 INFO  : Context for 'APU' is selected.
17:35:36 INFO  : Cleared APU and A53 resets
17:35:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
17:35:56 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
17:35:56 INFO  : Context for 'APU' is selected.
17:36:04 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
17:36:04 INFO  : 'configparams force-mem-access 1' command is executed.
17:36:04 INFO  : Context for 'APU' is selected.
17:36:04 INFO  : Boot mode is read from the target.
17:36:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:36:04 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:36:05 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:36:05 INFO  : 'set bp_36_5_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:36:06 INFO  : 'con -block -timeout 60' command is executed.
17:36:06 INFO  : 'bpremove $bp_36_5_fsbl_bp' command is executed.
17:36:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:36:07 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:36:08 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
17:36:08 INFO  : 'configparams force-mem-access 0' command is executed.
17:36:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_36_5_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_36_5_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:36:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:36:08 INFO  : 'con' command is executed.
17:36:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:36:08 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
17:47:35 INFO  : Disconnected from the channel tcfchan#13.
17:47:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:47:35 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
17:47:35 INFO  : 'jtag frequency' command is executed.
17:47:35 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:47:35 INFO  : Context for 'APU' is selected.
17:47:36 INFO  : System reset is completed.
17:47:39 INFO  : 'after 3000' command is executed.
17:47:39 INFO  : Context for 'APU' is selected.
17:47:39 INFO  : Cleared APU and A53 resets
17:47:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
17:47:59 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
17:47:59 INFO  : Context for 'APU' is selected.
17:48:08 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
17:48:08 INFO  : 'configparams force-mem-access 1' command is executed.
17:48:08 INFO  : Context for 'APU' is selected.
17:48:08 INFO  : Boot mode is read from the target.
17:48:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:48:08 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:48:09 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:48:09 INFO  : 'set bp_48_9_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:48:10 INFO  : 'con -block -timeout 60' command is executed.
17:48:10 INFO  : 'bpremove $bp_48_9_fsbl_bp' command is executed.
17:48:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:48:10 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:48:11 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
17:48:11 INFO  : 'configparams force-mem-access 0' command is executed.
17:48:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_48_9_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_48_9_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:48:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:48:12 INFO  : 'con' command is executed.
17:48:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:48:12 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
17:53:15 INFO  : Disconnected from the channel tcfchan#14.
17:53:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:53:15 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
17:53:15 INFO  : 'jtag frequency' command is executed.
17:53:15 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:53:15 INFO  : Context for 'APU' is selected.
17:53:16 INFO  : System reset is completed.
17:53:19 INFO  : 'after 3000' command is executed.
17:53:19 INFO  : Context for 'APU' is selected.
17:53:20 INFO  : Cleared APU and A53 resets
17:53:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
17:53:39 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
17:53:39 INFO  : Context for 'APU' is selected.
17:53:50 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
17:53:50 INFO  : 'configparams force-mem-access 1' command is executed.
17:53:50 INFO  : Context for 'APU' is selected.
17:53:50 INFO  : Boot mode is read from the target.
17:53:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:53:50 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:53:51 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:53:51 INFO  : 'set bp_53_51_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:53:52 INFO  : 'con -block -timeout 60' command is executed.
17:53:52 INFO  : 'bpremove $bp_53_51_fsbl_bp' command is executed.
17:53:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:53:52 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:53:53 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
17:53:53 INFO  : 'configparams force-mem-access 0' command is executed.
17:53:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_53_51_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_53_51_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:53:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:53:53 INFO  : 'con' command is executed.
17:53:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:53:53 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
17:57:51 INFO  : Disconnected from the channel tcfchan#15.
10:49:21 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\temp_xsdb_launch_script.tcl
10:49:24 INFO  : XSCT server has started successfully.
10:49:24 INFO  : Successfully done setting XSCT server connection channel  
10:49:24 INFO  : plnx-install-location is set to ''
10:49:24 INFO  : Successfully done setting workspace for the tool. 
10:49:30 INFO  : Registering command handlers for Vitis TCF services
10:49:31 INFO  : Platform repository initialization has completed.
10:49:32 INFO  : Successfully done query RDI_DATADIR 
