// Seed: 901378205
module module_0 (
    id_1
);
  inout wire id_1;
  logic id_2;
  assign module_1.id_8 = 0;
endmodule
module module_1 #(
    parameter id_8 = 32'd26
) (
    input  uwire id_0,
    input  tri   id_1,
    input  uwire id_2,
    input  wire  id_3,
    output wor   id_4,
    output wand  id_5,
    input  wor   id_6,
    output wor   id_7,
    input  uwire _id_8,
    output uwire id_9,
    input  uwire id_10
);
  wire [id_8 : 1 'b0] id_12;
  wire [-1 : ~  -1] id_13;
  logic id_14;
  parameter id_15 = 1 & -1;
  module_0 modCall_1 (id_15);
endmodule
