{
   "ExpandedHierarchyInLayout":"",
   "comment_0":"Simple MicroBlaze Design
For instructions see the Vivado documentation, in particular
Vivado Design Suite User Guide:  Embedded Processor Hardware Design (UG898)

To Export this Design to SDK:
1. Click on the Generate Bitstream in Flow Navigator
2. Select File => Export => Export Hardware",
   "comment_1":"Example MicroBlaze Design in IP Integrator",
   "commentid":"comment_0|comment_1|",
   "font_comment_0":"20",
   "font_comment_1":"24",
   "guistr":"# # String gsaved with Nlview 7.0.19  2019-03-26 bk=1.5019 VDI=41 GEI=35 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port sys_diff_clock -pg 1 -lvl 0 -x 120 -y 200 -defaultsOSRD
preplace port rs232_uart -pg 1 -lvl 6 -x 1840 -y 330 -defaultsOSRD
preplace port led_4bits -pg 1 -lvl 6 -x 1840 -y 200 -defaultsOSRD
preplace port reset -pg 1 -lvl 0 -x 120 -y 220 -defaultsOSRD
preplace inst microblaze_0 -pg 1 -lvl 3 -x 980 -y 80 -defaultsOSRD
preplace inst microblaze_0_local_memory -pg 1 -lvl 5 -x 1710 -y 60 -defaultsOSRD
preplace inst mdm_1 -pg 1 -lvl 2 -x 550 -y 80 -defaultsOSRD
preplace inst clk_wiz_1 -pg 1 -lvl 1 -x 250 -y 210 -defaultsOSRD
preplace inst rst_clk_wiz_1_100M -pg 1 -lvl 2 -x 550 -y 260 -defaultsOSRD
preplace inst axi_uartlite_0 -pg 1 -lvl 5 -x 1710 -y 340 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 5 -x 1710 -y 200 -defaultsOSRD
preplace inst microblaze_0_axi_periph -pg 1 -lvl 4 -x 1400 -y 180 -defaultsOSRD
preplace netloc microblaze_0_Clk 1 1 4 370 160 740 170 1250 330 1590
preplace netloc clk_wiz_1_locked 1 1 1 360 220n
preplace netloc rst_clk_wiz_1_100M_mb_reset 1 2 1 730 110n
preplace netloc rst_clk_wiz_1_100M_bus_struct_reset 1 2 3 740J 220 1220J 340 1580
preplace netloc mdm_1_debug_sys_rst 1 1 2 380 150 720
preplace netloc reset_1 1 0 2 140 280 370
preplace netloc rst_clk_wiz_1_100M_peripheral_aresetn 1 2 3 730J 280 1240 350 1600
preplace netloc microblaze_0_debug 1 2 1 N 70
preplace netloc microblaze_0_dlmb_1 1 3 2 1250 40 1550J
preplace netloc microblaze_0_ilmb_1 1 3 2 1230 320 1550J
preplace netloc axi_uartlite_0_UART 1 5 1 N 330
preplace netloc sys_diff_clock_1 1 0 1 N 200
preplace netloc microblaze_0_axi_periph_M01_AXI 1 4 1 1570 180n
preplace netloc microblaze_0_axi_periph_M00_AXI 1 4 1 1560 170n
preplace netloc axi_gpio_0_GPIO 1 5 1 N 200
preplace netloc microblaze_0_M_AXI_DP 1 3 1 N 100
preplace cgraphic comment_1 place top 807 -65 textcolor 4 linecolor 3 linewidth 0
preplace cgraphic comment_0 place bot 601 -36 textcolor 4 linecolor 3 linewidth 2
levelinfo -pg 1 120 250 550 980 1400 1710 1840
pagesize -pg 1 -db -bbox -sgen -20 -30 1960 420
"
}
{
   "da_axi4_cnt":"2",
   "da_mb_cnt":"1"
}
{
   "/comment_0":"comment_0",
   "/comment_1":"comment_1"
}