Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Jul 12 21:23:29 2021
| Host         : LAPTOP-S28JR86F running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file IO_timing_summary_routed.rpt -pb IO_timing_summary_routed.pb -rpx IO_timing_summary_routed.rpx -warn_on_violation
| Design       : IO
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (7)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.341      -21.597                    241                13133        0.117        0.000                      0                13133        4.500        0.000                       0                  5955  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
GCLK   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
GCLK               -0.341      -21.597                    241                13133        0.117        0.000                      0                13133        4.500        0.000                       0                  5955  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  GCLK
  To Clock:  GCLK

Setup :          241  Failing Endpoints,  Worst Slack       -0.341ns,  Total Violation      -21.597ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.341ns  (required time - arrival time)
  Source:                 sha256d/sha1/w_counter/the_count_reg[1]_rep__10/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha256d/sha1/W_reg[3][31]/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        9.910ns  (logic 3.248ns (32.773%)  route 6.662ns (67.227%))
  Logic Levels:           15  (CARRY4=8 LUT3=1 LUT5=1 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.487ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=5954, routed)        1.725     5.487    sha256d/sha1/w_counter/GCLK_IBUF_BUFG
    SLICE_X55Y44         FDRE                                         r  sha256d/sha1/w_counter/the_count_reg[1]_rep__10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y44         FDRE (Prop_fdre_C_Q)         0.456     5.943 r  sha256d/sha1/w_counter/the_count_reg[1]_rep__10/Q
                         net (fo=123, routed)         1.532     7.475    sha256d/sha1/w_counter/the_count_reg[1]_rep__10_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I2_O)        0.124     7.599 r  sha256d/sha1/w_counter/W[62][23]_i_393/O
                         net (fo=1, routed)           0.000     7.599    sha256d/sha1/w_counter/W[62][23]_i_393_n_0
    SLICE_X41Y50         MUXF7 (Prop_muxf7_I1_O)      0.217     7.816 r  sha256d/sha1/w_counter/W_reg[62][23]_i_230/O
                         net (fo=2, routed)           1.329     9.146    sha256d/sha1/w_counter/W_reg[62][23]_i_230_n_0
    SLICE_X50Y43         LUT6 (Prop_lut6_I1_O)        0.299     9.445 r  sha256d/sha1/w_counter/W[62][19]_i_87/O
                         net (fo=1, routed)           0.000     9.445    sha256d/sha1/w_counter/W[62][19]_i_87_n_0
    SLICE_X50Y43         MUXF7 (Prop_muxf7_I0_O)      0.209     9.654 r  sha256d/sha1/w_counter/W_reg[62][19]_i_35/O
                         net (fo=6, routed)           1.215    10.869    sha256d/sha1/w_counter/L6_in[13]
    SLICE_X55Y44         LUT5 (Prop_lut5_I2_O)        0.297    11.166 r  sha256d/sha1/w_counter/W[62][3]_i_11/O
                         net (fo=3, routed)           0.676    11.842    sha256d/sha1/w_counter/W[62][3]_i_11_n_0
    SLICE_X54Y44         LUT3 (Prop_lut3_I1_O)        0.124    11.966 r  sha256d/sha1/w_counter/W[62][3]_i_2/O
                         net (fo=2, routed)           0.647    12.613    sha256d/sha1/w_counter/W[62][3]_i_2_n_0
    SLICE_X52Y44         LUT6 (Prop_lut6_I3_O)        0.124    12.737 r  sha256d/sha1/w_counter/W[62][3]_i_6/O
                         net (fo=1, routed)           0.000    12.737    sha256d/sha1/w_counter/W[62][3]_i_6_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.138 r  sha256d/sha1/w_counter/W_reg[62][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.138    sha256d/sha1/w_counter/W_reg[62][3]_i_1_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.252 r  sha256d/sha1/w_counter/W_reg[62][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.252    sha256d/sha1/w_counter/W_reg[62][7]_i_1_n_0
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.366 r  sha256d/sha1/w_counter/W_reg[62][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.366    sha256d/sha1/w_counter/W_reg[62][11]_i_1_n_0
    SLICE_X52Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.480 r  sha256d/sha1/w_counter/W_reg[62][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.480    sha256d/sha1/w_counter/W_reg[62][15]_i_1_n_0
    SLICE_X52Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.594 r  sha256d/sha1/w_counter/W_reg[62][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.594    sha256d/sha1/w_counter/W_reg[62][19]_i_1_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.708 r  sha256d/sha1/w_counter/W_reg[62][23]_i_1/CO[3]
                         net (fo=1, routed)           0.001    13.709    sha256d/sha1/w_counter/W_reg[62][23]_i_1_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.823 r  sha256d/sha1/w_counter/W_reg[62][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.823    sha256d/sha1/w_counter/W_reg[62][27]_i_1_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.136 r  sha256d/sha1/w_counter/W_reg[62][31]_i_2/O[3]
                         net (fo=64, routed)          1.262    15.398    sha256d/sha1/in73[31]
    SLICE_X58Y53         FDRE                                         r  sha256d/sha1/W_reg[3][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=5954, routed)        1.540    15.022    sha256d/sha1/GCLK_IBUF_BUFG
    SLICE_X58Y53         FDRE                                         r  sha256d/sha1/W_reg[3][31]/C
                         clock pessimism              0.280    15.302    
                         clock uncertainty           -0.035    15.267    
    SLICE_X58Y53         FDRE (Setup_fdre_C_D)       -0.210    15.057    sha256d/sha1/W_reg[3][31]
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                         -15.398    
  -------------------------------------------------------------------
                         slack                                 -0.341    

Slack (VIOLATED) :        -0.314ns  (required time - arrival time)
  Source:                 sha256d/sha1/w_counter/the_count_reg[1]_rep__10/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha256d/sha1/W_reg[38][29]/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        9.784ns  (logic 3.269ns (33.412%)  route 6.515ns (66.588%))
  Logic Levels:           15  (CARRY4=8 LUT3=1 LUT5=1 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    5.487ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=5954, routed)        1.725     5.487    sha256d/sha1/w_counter/GCLK_IBUF_BUFG
    SLICE_X55Y44         FDRE                                         r  sha256d/sha1/w_counter/the_count_reg[1]_rep__10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y44         FDRE (Prop_fdre_C_Q)         0.456     5.943 r  sha256d/sha1/w_counter/the_count_reg[1]_rep__10/Q
                         net (fo=123, routed)         1.532     7.475    sha256d/sha1/w_counter/the_count_reg[1]_rep__10_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I2_O)        0.124     7.599 r  sha256d/sha1/w_counter/W[62][23]_i_393/O
                         net (fo=1, routed)           0.000     7.599    sha256d/sha1/w_counter/W[62][23]_i_393_n_0
    SLICE_X41Y50         MUXF7 (Prop_muxf7_I1_O)      0.217     7.816 r  sha256d/sha1/w_counter/W_reg[62][23]_i_230/O
                         net (fo=2, routed)           1.329     9.146    sha256d/sha1/w_counter/W_reg[62][23]_i_230_n_0
    SLICE_X50Y43         LUT6 (Prop_lut6_I1_O)        0.299     9.445 r  sha256d/sha1/w_counter/W[62][19]_i_87/O
                         net (fo=1, routed)           0.000     9.445    sha256d/sha1/w_counter/W[62][19]_i_87_n_0
    SLICE_X50Y43         MUXF7 (Prop_muxf7_I0_O)      0.209     9.654 r  sha256d/sha1/w_counter/W_reg[62][19]_i_35/O
                         net (fo=6, routed)           1.215    10.869    sha256d/sha1/w_counter/L6_in[13]
    SLICE_X55Y44         LUT5 (Prop_lut5_I2_O)        0.297    11.166 r  sha256d/sha1/w_counter/W[62][3]_i_11/O
                         net (fo=3, routed)           0.676    11.842    sha256d/sha1/w_counter/W[62][3]_i_11_n_0
    SLICE_X54Y44         LUT3 (Prop_lut3_I1_O)        0.124    11.966 r  sha256d/sha1/w_counter/W[62][3]_i_2/O
                         net (fo=2, routed)           0.647    12.613    sha256d/sha1/w_counter/W[62][3]_i_2_n_0
    SLICE_X52Y44         LUT6 (Prop_lut6_I3_O)        0.124    12.737 r  sha256d/sha1/w_counter/W[62][3]_i_6/O
                         net (fo=1, routed)           0.000    12.737    sha256d/sha1/w_counter/W[62][3]_i_6_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.138 r  sha256d/sha1/w_counter/W_reg[62][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.138    sha256d/sha1/w_counter/W_reg[62][3]_i_1_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.252 r  sha256d/sha1/w_counter/W_reg[62][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.252    sha256d/sha1/w_counter/W_reg[62][7]_i_1_n_0
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.366 r  sha256d/sha1/w_counter/W_reg[62][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.366    sha256d/sha1/w_counter/W_reg[62][11]_i_1_n_0
    SLICE_X52Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.480 r  sha256d/sha1/w_counter/W_reg[62][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.480    sha256d/sha1/w_counter/W_reg[62][15]_i_1_n_0
    SLICE_X52Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.594 r  sha256d/sha1/w_counter/W_reg[62][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.594    sha256d/sha1/w_counter/W_reg[62][19]_i_1_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.708 r  sha256d/sha1/w_counter/W_reg[62][23]_i_1/CO[3]
                         net (fo=1, routed)           0.001    13.709    sha256d/sha1/w_counter/W_reg[62][23]_i_1_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.823 r  sha256d/sha1/w_counter/W_reg[62][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.823    sha256d/sha1/w_counter/W_reg[62][27]_i_1_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.157 r  sha256d/sha1/w_counter/W_reg[62][31]_i_2/O[1]
                         net (fo=64, routed)          1.115    15.271    sha256d/sha1/in73[29]
    SLICE_X52Y57         FDRE                                         r  sha256d/sha1/W_reg[38][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=5954, routed)        1.468    14.950    sha256d/sha1/GCLK_IBUF_BUFG
    SLICE_X52Y57         FDRE                                         r  sha256d/sha1/W_reg[38][29]/C
                         clock pessimism              0.280    15.230    
                         clock uncertainty           -0.035    15.195    
    SLICE_X52Y57         FDRE (Setup_fdre_C_D)       -0.237    14.958    sha256d/sha1/W_reg[38][29]
  -------------------------------------------------------------------
                         required time                         14.958    
                         arrival time                         -15.271    
  -------------------------------------------------------------------
                         slack                                 -0.314    

Slack (VIOLATED) :        -0.291ns  (required time - arrival time)
  Source:                 sha256d/sha1/w_counter/the_count_reg[1]_rep__10/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha256d/sha1/W_reg[56][31]/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        9.770ns  (logic 3.248ns (33.244%)  route 6.522ns (66.756%))
  Logic Levels:           15  (CARRY4=8 LUT3=1 LUT5=1 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.962ns = ( 14.962 - 10.000 ) 
    Source Clock Delay      (SCD):    5.487ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=5954, routed)        1.725     5.487    sha256d/sha1/w_counter/GCLK_IBUF_BUFG
    SLICE_X55Y44         FDRE                                         r  sha256d/sha1/w_counter/the_count_reg[1]_rep__10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y44         FDRE (Prop_fdre_C_Q)         0.456     5.943 r  sha256d/sha1/w_counter/the_count_reg[1]_rep__10/Q
                         net (fo=123, routed)         1.532     7.475    sha256d/sha1/w_counter/the_count_reg[1]_rep__10_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I2_O)        0.124     7.599 r  sha256d/sha1/w_counter/W[62][23]_i_393/O
                         net (fo=1, routed)           0.000     7.599    sha256d/sha1/w_counter/W[62][23]_i_393_n_0
    SLICE_X41Y50         MUXF7 (Prop_muxf7_I1_O)      0.217     7.816 r  sha256d/sha1/w_counter/W_reg[62][23]_i_230/O
                         net (fo=2, routed)           1.329     9.146    sha256d/sha1/w_counter/W_reg[62][23]_i_230_n_0
    SLICE_X50Y43         LUT6 (Prop_lut6_I1_O)        0.299     9.445 r  sha256d/sha1/w_counter/W[62][19]_i_87/O
                         net (fo=1, routed)           0.000     9.445    sha256d/sha1/w_counter/W[62][19]_i_87_n_0
    SLICE_X50Y43         MUXF7 (Prop_muxf7_I0_O)      0.209     9.654 r  sha256d/sha1/w_counter/W_reg[62][19]_i_35/O
                         net (fo=6, routed)           1.215    10.869    sha256d/sha1/w_counter/L6_in[13]
    SLICE_X55Y44         LUT5 (Prop_lut5_I2_O)        0.297    11.166 r  sha256d/sha1/w_counter/W[62][3]_i_11/O
                         net (fo=3, routed)           0.676    11.842    sha256d/sha1/w_counter/W[62][3]_i_11_n_0
    SLICE_X54Y44         LUT3 (Prop_lut3_I1_O)        0.124    11.966 r  sha256d/sha1/w_counter/W[62][3]_i_2/O
                         net (fo=2, routed)           0.647    12.613    sha256d/sha1/w_counter/W[62][3]_i_2_n_0
    SLICE_X52Y44         LUT6 (Prop_lut6_I3_O)        0.124    12.737 r  sha256d/sha1/w_counter/W[62][3]_i_6/O
                         net (fo=1, routed)           0.000    12.737    sha256d/sha1/w_counter/W[62][3]_i_6_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.138 r  sha256d/sha1/w_counter/W_reg[62][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.138    sha256d/sha1/w_counter/W_reg[62][3]_i_1_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.252 r  sha256d/sha1/w_counter/W_reg[62][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.252    sha256d/sha1/w_counter/W_reg[62][7]_i_1_n_0
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.366 r  sha256d/sha1/w_counter/W_reg[62][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.366    sha256d/sha1/w_counter/W_reg[62][11]_i_1_n_0
    SLICE_X52Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.480 r  sha256d/sha1/w_counter/W_reg[62][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.480    sha256d/sha1/w_counter/W_reg[62][15]_i_1_n_0
    SLICE_X52Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.594 r  sha256d/sha1/w_counter/W_reg[62][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.594    sha256d/sha1/w_counter/W_reg[62][19]_i_1_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.708 r  sha256d/sha1/w_counter/W_reg[62][23]_i_1/CO[3]
                         net (fo=1, routed)           0.001    13.709    sha256d/sha1/w_counter/W_reg[62][23]_i_1_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.823 r  sha256d/sha1/w_counter/W_reg[62][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.823    sha256d/sha1/w_counter/W_reg[62][27]_i_1_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.136 r  sha256d/sha1/w_counter/W_reg[62][31]_i_2/O[3]
                         net (fo=64, routed)          1.122    15.257    sha256d/sha1/in73[31]
    SLICE_X49Y55         FDRE                                         r  sha256d/sha1/W_reg[56][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=5954, routed)        1.480    14.962    sha256d/sha1/GCLK_IBUF_BUFG
    SLICE_X49Y55         FDRE                                         r  sha256d/sha1/W_reg[56][31]/C
                         clock pessimism              0.280    15.242    
                         clock uncertainty           -0.035    15.207    
    SLICE_X49Y55         FDRE (Setup_fdre_C_D)       -0.240    14.967    sha256d/sha1/W_reg[56][31]
  -------------------------------------------------------------------
                         required time                         14.967    
                         arrival time                         -15.257    
  -------------------------------------------------------------------
                         slack                                 -0.291    

Slack (VIOLATED) :        -0.286ns  (required time - arrival time)
  Source:                 sha256d/sha1/w_counter/the_count_reg[1]_rep__10/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha256d/sha1/W_reg[36][29]/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        9.772ns  (logic 3.269ns (33.452%)  route 6.503ns (66.548%))
  Logic Levels:           15  (CARRY4=8 LUT3=1 LUT5=1 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.487ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=5954, routed)        1.725     5.487    sha256d/sha1/w_counter/GCLK_IBUF_BUFG
    SLICE_X55Y44         FDRE                                         r  sha256d/sha1/w_counter/the_count_reg[1]_rep__10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y44         FDRE (Prop_fdre_C_Q)         0.456     5.943 r  sha256d/sha1/w_counter/the_count_reg[1]_rep__10/Q
                         net (fo=123, routed)         1.532     7.475    sha256d/sha1/w_counter/the_count_reg[1]_rep__10_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I2_O)        0.124     7.599 r  sha256d/sha1/w_counter/W[62][23]_i_393/O
                         net (fo=1, routed)           0.000     7.599    sha256d/sha1/w_counter/W[62][23]_i_393_n_0
    SLICE_X41Y50         MUXF7 (Prop_muxf7_I1_O)      0.217     7.816 r  sha256d/sha1/w_counter/W_reg[62][23]_i_230/O
                         net (fo=2, routed)           1.329     9.146    sha256d/sha1/w_counter/W_reg[62][23]_i_230_n_0
    SLICE_X50Y43         LUT6 (Prop_lut6_I1_O)        0.299     9.445 r  sha256d/sha1/w_counter/W[62][19]_i_87/O
                         net (fo=1, routed)           0.000     9.445    sha256d/sha1/w_counter/W[62][19]_i_87_n_0
    SLICE_X50Y43         MUXF7 (Prop_muxf7_I0_O)      0.209     9.654 r  sha256d/sha1/w_counter/W_reg[62][19]_i_35/O
                         net (fo=6, routed)           1.215    10.869    sha256d/sha1/w_counter/L6_in[13]
    SLICE_X55Y44         LUT5 (Prop_lut5_I2_O)        0.297    11.166 r  sha256d/sha1/w_counter/W[62][3]_i_11/O
                         net (fo=3, routed)           0.676    11.842    sha256d/sha1/w_counter/W[62][3]_i_11_n_0
    SLICE_X54Y44         LUT3 (Prop_lut3_I1_O)        0.124    11.966 r  sha256d/sha1/w_counter/W[62][3]_i_2/O
                         net (fo=2, routed)           0.647    12.613    sha256d/sha1/w_counter/W[62][3]_i_2_n_0
    SLICE_X52Y44         LUT6 (Prop_lut6_I3_O)        0.124    12.737 r  sha256d/sha1/w_counter/W[62][3]_i_6/O
                         net (fo=1, routed)           0.000    12.737    sha256d/sha1/w_counter/W[62][3]_i_6_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.138 r  sha256d/sha1/w_counter/W_reg[62][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.138    sha256d/sha1/w_counter/W_reg[62][3]_i_1_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.252 r  sha256d/sha1/w_counter/W_reg[62][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.252    sha256d/sha1/w_counter/W_reg[62][7]_i_1_n_0
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.366 r  sha256d/sha1/w_counter/W_reg[62][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.366    sha256d/sha1/w_counter/W_reg[62][11]_i_1_n_0
    SLICE_X52Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.480 r  sha256d/sha1/w_counter/W_reg[62][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.480    sha256d/sha1/w_counter/W_reg[62][15]_i_1_n_0
    SLICE_X52Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.594 r  sha256d/sha1/w_counter/W_reg[62][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.594    sha256d/sha1/w_counter/W_reg[62][19]_i_1_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.708 r  sha256d/sha1/w_counter/W_reg[62][23]_i_1/CO[3]
                         net (fo=1, routed)           0.001    13.709    sha256d/sha1/w_counter/W_reg[62][23]_i_1_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.823 r  sha256d/sha1/w_counter/W_reg[62][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.823    sha256d/sha1/w_counter/W_reg[62][27]_i_1_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.157 r  sha256d/sha1/w_counter/W_reg[62][31]_i_2/O[1]
                         net (fo=64, routed)          1.103    15.260    sha256d/sha1/in73[29]
    SLICE_X52Y56         FDRE                                         r  sha256d/sha1/W_reg[36][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=5954, routed)        1.469    14.951    sha256d/sha1/GCLK_IBUF_BUFG
    SLICE_X52Y56         FDRE                                         r  sha256d/sha1/W_reg[36][29]/C
                         clock pessimism              0.280    15.231    
                         clock uncertainty           -0.035    15.196    
    SLICE_X52Y56         FDRE (Setup_fdre_C_D)       -0.222    14.974    sha256d/sha1/W_reg[36][29]
  -------------------------------------------------------------------
                         required time                         14.974    
                         arrival time                         -15.260    
  -------------------------------------------------------------------
                         slack                                 -0.286    

Slack (VIOLATED) :        -0.268ns  (required time - arrival time)
  Source:                 sha256d/sha1/w_counter/the_count_reg[1]_rep__10/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha256d/sha1/W_reg[34][29]/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        9.822ns  (logic 3.269ns (33.282%)  route 6.553ns (66.718%))
  Logic Levels:           15  (CARRY4=8 LUT3=1 LUT5=1 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.975ns = ( 14.975 - 10.000 ) 
    Source Clock Delay      (SCD):    5.487ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=5954, routed)        1.725     5.487    sha256d/sha1/w_counter/GCLK_IBUF_BUFG
    SLICE_X55Y44         FDRE                                         r  sha256d/sha1/w_counter/the_count_reg[1]_rep__10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y44         FDRE (Prop_fdre_C_Q)         0.456     5.943 r  sha256d/sha1/w_counter/the_count_reg[1]_rep__10/Q
                         net (fo=123, routed)         1.532     7.475    sha256d/sha1/w_counter/the_count_reg[1]_rep__10_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I2_O)        0.124     7.599 r  sha256d/sha1/w_counter/W[62][23]_i_393/O
                         net (fo=1, routed)           0.000     7.599    sha256d/sha1/w_counter/W[62][23]_i_393_n_0
    SLICE_X41Y50         MUXF7 (Prop_muxf7_I1_O)      0.217     7.816 r  sha256d/sha1/w_counter/W_reg[62][23]_i_230/O
                         net (fo=2, routed)           1.329     9.146    sha256d/sha1/w_counter/W_reg[62][23]_i_230_n_0
    SLICE_X50Y43         LUT6 (Prop_lut6_I1_O)        0.299     9.445 r  sha256d/sha1/w_counter/W[62][19]_i_87/O
                         net (fo=1, routed)           0.000     9.445    sha256d/sha1/w_counter/W[62][19]_i_87_n_0
    SLICE_X50Y43         MUXF7 (Prop_muxf7_I0_O)      0.209     9.654 r  sha256d/sha1/w_counter/W_reg[62][19]_i_35/O
                         net (fo=6, routed)           1.215    10.869    sha256d/sha1/w_counter/L6_in[13]
    SLICE_X55Y44         LUT5 (Prop_lut5_I2_O)        0.297    11.166 r  sha256d/sha1/w_counter/W[62][3]_i_11/O
                         net (fo=3, routed)           0.676    11.842    sha256d/sha1/w_counter/W[62][3]_i_11_n_0
    SLICE_X54Y44         LUT3 (Prop_lut3_I1_O)        0.124    11.966 r  sha256d/sha1/w_counter/W[62][3]_i_2/O
                         net (fo=2, routed)           0.647    12.613    sha256d/sha1/w_counter/W[62][3]_i_2_n_0
    SLICE_X52Y44         LUT6 (Prop_lut6_I3_O)        0.124    12.737 r  sha256d/sha1/w_counter/W[62][3]_i_6/O
                         net (fo=1, routed)           0.000    12.737    sha256d/sha1/w_counter/W[62][3]_i_6_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.138 r  sha256d/sha1/w_counter/W_reg[62][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.138    sha256d/sha1/w_counter/W_reg[62][3]_i_1_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.252 r  sha256d/sha1/w_counter/W_reg[62][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.252    sha256d/sha1/w_counter/W_reg[62][7]_i_1_n_0
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.366 r  sha256d/sha1/w_counter/W_reg[62][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.366    sha256d/sha1/w_counter/W_reg[62][11]_i_1_n_0
    SLICE_X52Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.480 r  sha256d/sha1/w_counter/W_reg[62][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.480    sha256d/sha1/w_counter/W_reg[62][15]_i_1_n_0
    SLICE_X52Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.594 r  sha256d/sha1/w_counter/W_reg[62][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.594    sha256d/sha1/w_counter/W_reg[62][19]_i_1_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.708 r  sha256d/sha1/w_counter/W_reg[62][23]_i_1/CO[3]
                         net (fo=1, routed)           0.001    13.709    sha256d/sha1/w_counter/W_reg[62][23]_i_1_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.823 r  sha256d/sha1/w_counter/W_reg[62][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.823    sha256d/sha1/w_counter/W_reg[62][27]_i_1_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.157 r  sha256d/sha1/w_counter/W_reg[62][31]_i_2/O[1]
                         net (fo=64, routed)          1.153    15.309    sha256d/sha1/in73[29]
    SLICE_X46Y49         FDRE                                         r  sha256d/sha1/W_reg[34][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=5954, routed)        1.492    14.975    sha256d/sha1/GCLK_IBUF_BUFG
    SLICE_X46Y49         FDRE                                         r  sha256d/sha1/W_reg[34][29]/C
                         clock pessimism              0.294    15.269    
                         clock uncertainty           -0.035    15.233    
    SLICE_X46Y49         FDRE (Setup_fdre_C_D)       -0.192    15.041    sha256d/sha1/W_reg[34][29]
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                         -15.309    
  -------------------------------------------------------------------
                         slack                                 -0.268    

Slack (VIOLATED) :        -0.261ns  (required time - arrival time)
  Source:                 sha256d/sha1/w_counter/the_count_reg[1]_rep__10/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha256d/sha1/W_reg[29][31]/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        9.829ns  (logic 3.248ns (33.044%)  route 6.581ns (66.956%))
  Logic Levels:           15  (CARRY4=8 LUT3=1 LUT5=1 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.487ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=5954, routed)        1.725     5.487    sha256d/sha1/w_counter/GCLK_IBUF_BUFG
    SLICE_X55Y44         FDRE                                         r  sha256d/sha1/w_counter/the_count_reg[1]_rep__10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y44         FDRE (Prop_fdre_C_Q)         0.456     5.943 r  sha256d/sha1/w_counter/the_count_reg[1]_rep__10/Q
                         net (fo=123, routed)         1.532     7.475    sha256d/sha1/w_counter/the_count_reg[1]_rep__10_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I2_O)        0.124     7.599 r  sha256d/sha1/w_counter/W[62][23]_i_393/O
                         net (fo=1, routed)           0.000     7.599    sha256d/sha1/w_counter/W[62][23]_i_393_n_0
    SLICE_X41Y50         MUXF7 (Prop_muxf7_I1_O)      0.217     7.816 r  sha256d/sha1/w_counter/W_reg[62][23]_i_230/O
                         net (fo=2, routed)           1.329     9.146    sha256d/sha1/w_counter/W_reg[62][23]_i_230_n_0
    SLICE_X50Y43         LUT6 (Prop_lut6_I1_O)        0.299     9.445 r  sha256d/sha1/w_counter/W[62][19]_i_87/O
                         net (fo=1, routed)           0.000     9.445    sha256d/sha1/w_counter/W[62][19]_i_87_n_0
    SLICE_X50Y43         MUXF7 (Prop_muxf7_I0_O)      0.209     9.654 r  sha256d/sha1/w_counter/W_reg[62][19]_i_35/O
                         net (fo=6, routed)           1.215    10.869    sha256d/sha1/w_counter/L6_in[13]
    SLICE_X55Y44         LUT5 (Prop_lut5_I2_O)        0.297    11.166 r  sha256d/sha1/w_counter/W[62][3]_i_11/O
                         net (fo=3, routed)           0.676    11.842    sha256d/sha1/w_counter/W[62][3]_i_11_n_0
    SLICE_X54Y44         LUT3 (Prop_lut3_I1_O)        0.124    11.966 r  sha256d/sha1/w_counter/W[62][3]_i_2/O
                         net (fo=2, routed)           0.647    12.613    sha256d/sha1/w_counter/W[62][3]_i_2_n_0
    SLICE_X52Y44         LUT6 (Prop_lut6_I3_O)        0.124    12.737 r  sha256d/sha1/w_counter/W[62][3]_i_6/O
                         net (fo=1, routed)           0.000    12.737    sha256d/sha1/w_counter/W[62][3]_i_6_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.138 r  sha256d/sha1/w_counter/W_reg[62][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.138    sha256d/sha1/w_counter/W_reg[62][3]_i_1_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.252 r  sha256d/sha1/w_counter/W_reg[62][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.252    sha256d/sha1/w_counter/W_reg[62][7]_i_1_n_0
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.366 r  sha256d/sha1/w_counter/W_reg[62][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.366    sha256d/sha1/w_counter/W_reg[62][11]_i_1_n_0
    SLICE_X52Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.480 r  sha256d/sha1/w_counter/W_reg[62][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.480    sha256d/sha1/w_counter/W_reg[62][15]_i_1_n_0
    SLICE_X52Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.594 r  sha256d/sha1/w_counter/W_reg[62][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.594    sha256d/sha1/w_counter/W_reg[62][19]_i_1_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.708 r  sha256d/sha1/w_counter/W_reg[62][23]_i_1/CO[3]
                         net (fo=1, routed)           0.001    13.709    sha256d/sha1/w_counter/W_reg[62][23]_i_1_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.823 r  sha256d/sha1/w_counter/W_reg[62][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.823    sha256d/sha1/w_counter/W_reg[62][27]_i_1_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.136 r  sha256d/sha1/w_counter/W_reg[62][31]_i_2/O[3]
                         net (fo=64, routed)          1.181    15.317    sha256d/sha1/in73[31]
    SLICE_X54Y55         FDRE                                         r  sha256d/sha1/W_reg[29][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=5954, routed)        1.539    15.021    sha256d/sha1/GCLK_IBUF_BUFG
    SLICE_X54Y55         FDRE                                         r  sha256d/sha1/W_reg[29][31]/C
                         clock pessimism              0.280    15.301    
                         clock uncertainty           -0.035    15.266    
    SLICE_X54Y55         FDRE (Setup_fdre_C_D)       -0.210    15.056    sha256d/sha1/W_reg[29][31]
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                         -15.317    
  -------------------------------------------------------------------
                         slack                                 -0.261    

Slack (VIOLATED) :        -0.241ns  (required time - arrival time)
  Source:                 sha256d/sha1/w_counter/the_count_reg[1]_rep__10/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha256d/sha1/W_reg[58][29]/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        9.690ns  (logic 3.269ns (33.736%)  route 6.421ns (66.263%))
  Logic Levels:           15  (CARRY4=8 LUT3=1 LUT5=1 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.487ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=5954, routed)        1.725     5.487    sha256d/sha1/w_counter/GCLK_IBUF_BUFG
    SLICE_X55Y44         FDRE                                         r  sha256d/sha1/w_counter/the_count_reg[1]_rep__10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y44         FDRE (Prop_fdre_C_Q)         0.456     5.943 r  sha256d/sha1/w_counter/the_count_reg[1]_rep__10/Q
                         net (fo=123, routed)         1.532     7.475    sha256d/sha1/w_counter/the_count_reg[1]_rep__10_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I2_O)        0.124     7.599 r  sha256d/sha1/w_counter/W[62][23]_i_393/O
                         net (fo=1, routed)           0.000     7.599    sha256d/sha1/w_counter/W[62][23]_i_393_n_0
    SLICE_X41Y50         MUXF7 (Prop_muxf7_I1_O)      0.217     7.816 r  sha256d/sha1/w_counter/W_reg[62][23]_i_230/O
                         net (fo=2, routed)           1.329     9.146    sha256d/sha1/w_counter/W_reg[62][23]_i_230_n_0
    SLICE_X50Y43         LUT6 (Prop_lut6_I1_O)        0.299     9.445 r  sha256d/sha1/w_counter/W[62][19]_i_87/O
                         net (fo=1, routed)           0.000     9.445    sha256d/sha1/w_counter/W[62][19]_i_87_n_0
    SLICE_X50Y43         MUXF7 (Prop_muxf7_I0_O)      0.209     9.654 r  sha256d/sha1/w_counter/W_reg[62][19]_i_35/O
                         net (fo=6, routed)           1.215    10.869    sha256d/sha1/w_counter/L6_in[13]
    SLICE_X55Y44         LUT5 (Prop_lut5_I2_O)        0.297    11.166 r  sha256d/sha1/w_counter/W[62][3]_i_11/O
                         net (fo=3, routed)           0.676    11.842    sha256d/sha1/w_counter/W[62][3]_i_11_n_0
    SLICE_X54Y44         LUT3 (Prop_lut3_I1_O)        0.124    11.966 r  sha256d/sha1/w_counter/W[62][3]_i_2/O
                         net (fo=2, routed)           0.647    12.613    sha256d/sha1/w_counter/W[62][3]_i_2_n_0
    SLICE_X52Y44         LUT6 (Prop_lut6_I3_O)        0.124    12.737 r  sha256d/sha1/w_counter/W[62][3]_i_6/O
                         net (fo=1, routed)           0.000    12.737    sha256d/sha1/w_counter/W[62][3]_i_6_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.138 r  sha256d/sha1/w_counter/W_reg[62][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.138    sha256d/sha1/w_counter/W_reg[62][3]_i_1_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.252 r  sha256d/sha1/w_counter/W_reg[62][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.252    sha256d/sha1/w_counter/W_reg[62][7]_i_1_n_0
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.366 r  sha256d/sha1/w_counter/W_reg[62][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.366    sha256d/sha1/w_counter/W_reg[62][11]_i_1_n_0
    SLICE_X52Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.480 r  sha256d/sha1/w_counter/W_reg[62][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.480    sha256d/sha1/w_counter/W_reg[62][15]_i_1_n_0
    SLICE_X52Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.594 r  sha256d/sha1/w_counter/W_reg[62][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.594    sha256d/sha1/w_counter/W_reg[62][19]_i_1_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.708 r  sha256d/sha1/w_counter/W_reg[62][23]_i_1/CO[3]
                         net (fo=1, routed)           0.001    13.709    sha256d/sha1/w_counter/W_reg[62][23]_i_1_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.823 r  sha256d/sha1/w_counter/W_reg[62][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.823    sha256d/sha1/w_counter/W_reg[62][27]_i_1_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.157 r  sha256d/sha1/w_counter/W_reg[62][31]_i_2/O[1]
                         net (fo=64, routed)          1.021    15.177    sha256d/sha1/in73[29]
    SLICE_X51Y56         FDRE                                         r  sha256d/sha1/W_reg[58][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=5954, routed)        1.469    14.951    sha256d/sha1/GCLK_IBUF_BUFG
    SLICE_X51Y56         FDRE                                         r  sha256d/sha1/W_reg[58][29]/C
                         clock pessimism              0.280    15.231    
                         clock uncertainty           -0.035    15.196    
    SLICE_X51Y56         FDRE (Setup_fdre_C_D)       -0.260    14.936    sha256d/sha1/W_reg[58][29]
  -------------------------------------------------------------------
                         required time                         14.936    
                         arrival time                         -15.177    
  -------------------------------------------------------------------
                         slack                                 -0.241    

Slack (VIOLATED) :        -0.237ns  (required time - arrival time)
  Source:                 sha256d/sha1/w_counter/the_count_reg[1]_rep__10/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha256d/sha1/W_reg[31][21]/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        9.699ns  (logic 3.041ns (31.354%)  route 6.658ns (68.646%))
  Logic Levels:           13  (CARRY4=6 LUT3=1 LUT5=1 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 14.964 - 10.000 ) 
    Source Clock Delay      (SCD):    5.487ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=5954, routed)        1.725     5.487    sha256d/sha1/w_counter/GCLK_IBUF_BUFG
    SLICE_X55Y44         FDRE                                         r  sha256d/sha1/w_counter/the_count_reg[1]_rep__10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y44         FDRE (Prop_fdre_C_Q)         0.456     5.943 r  sha256d/sha1/w_counter/the_count_reg[1]_rep__10/Q
                         net (fo=123, routed)         1.532     7.475    sha256d/sha1/w_counter/the_count_reg[1]_rep__10_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I2_O)        0.124     7.599 r  sha256d/sha1/w_counter/W[62][23]_i_393/O
                         net (fo=1, routed)           0.000     7.599    sha256d/sha1/w_counter/W[62][23]_i_393_n_0
    SLICE_X41Y50         MUXF7 (Prop_muxf7_I1_O)      0.217     7.816 r  sha256d/sha1/w_counter/W_reg[62][23]_i_230/O
                         net (fo=2, routed)           1.329     9.146    sha256d/sha1/w_counter/W_reg[62][23]_i_230_n_0
    SLICE_X50Y43         LUT6 (Prop_lut6_I1_O)        0.299     9.445 r  sha256d/sha1/w_counter/W[62][19]_i_87/O
                         net (fo=1, routed)           0.000     9.445    sha256d/sha1/w_counter/W[62][19]_i_87_n_0
    SLICE_X50Y43         MUXF7 (Prop_muxf7_I0_O)      0.209     9.654 r  sha256d/sha1/w_counter/W_reg[62][19]_i_35/O
                         net (fo=6, routed)           1.215    10.869    sha256d/sha1/w_counter/L6_in[13]
    SLICE_X55Y44         LUT5 (Prop_lut5_I2_O)        0.297    11.166 r  sha256d/sha1/w_counter/W[62][3]_i_11/O
                         net (fo=3, routed)           0.676    11.842    sha256d/sha1/w_counter/W[62][3]_i_11_n_0
    SLICE_X54Y44         LUT3 (Prop_lut3_I1_O)        0.124    11.966 r  sha256d/sha1/w_counter/W[62][3]_i_2/O
                         net (fo=2, routed)           0.647    12.613    sha256d/sha1/w_counter/W[62][3]_i_2_n_0
    SLICE_X52Y44         LUT6 (Prop_lut6_I3_O)        0.124    12.737 r  sha256d/sha1/w_counter/W[62][3]_i_6/O
                         net (fo=1, routed)           0.000    12.737    sha256d/sha1/w_counter/W[62][3]_i_6_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.138 r  sha256d/sha1/w_counter/W_reg[62][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.138    sha256d/sha1/w_counter/W_reg[62][3]_i_1_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.252 r  sha256d/sha1/w_counter/W_reg[62][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.252    sha256d/sha1/w_counter/W_reg[62][7]_i_1_n_0
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.366 r  sha256d/sha1/w_counter/W_reg[62][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.366    sha256d/sha1/w_counter/W_reg[62][11]_i_1_n_0
    SLICE_X52Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.480 r  sha256d/sha1/w_counter/W_reg[62][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.480    sha256d/sha1/w_counter/W_reg[62][15]_i_1_n_0
    SLICE_X52Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.594 r  sha256d/sha1/w_counter/W_reg[62][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.594    sha256d/sha1/w_counter/W_reg[62][19]_i_1_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.928 r  sha256d/sha1/w_counter/W_reg[62][23]_i_1/O[1]
                         net (fo=64, routed)          1.258    15.186    sha256d/sha1/in73[21]
    SLICE_X44Y52         FDRE                                         r  sha256d/sha1/W_reg[31][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=5954, routed)        1.482    14.964    sha256d/sha1/GCLK_IBUF_BUFG
    SLICE_X44Y52         FDRE                                         r  sha256d/sha1/W_reg[31][21]/C
                         clock pessimism              0.280    15.244    
                         clock uncertainty           -0.035    15.209    
    SLICE_X44Y52         FDRE (Setup_fdre_C_D)       -0.260    14.949    sha256d/sha1/W_reg[31][21]
  -------------------------------------------------------------------
                         required time                         14.949    
                         arrival time                         -15.186    
  -------------------------------------------------------------------
                         slack                                 -0.237    

Slack (VIOLATED) :        -0.237ns  (required time - arrival time)
  Source:                 sha256d/sha1/w_counter/the_count_reg[1]_rep__10/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha256d/sha1/W_reg[39][27]/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        9.718ns  (logic 3.134ns (32.251%)  route 6.584ns (67.749%))
  Logic Levels:           14  (CARRY4=7 LUT3=1 LUT5=1 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.963ns = ( 14.963 - 10.000 ) 
    Source Clock Delay      (SCD):    5.487ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=5954, routed)        1.725     5.487    sha256d/sha1/w_counter/GCLK_IBUF_BUFG
    SLICE_X55Y44         FDRE                                         r  sha256d/sha1/w_counter/the_count_reg[1]_rep__10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y44         FDRE (Prop_fdre_C_Q)         0.456     5.943 r  sha256d/sha1/w_counter/the_count_reg[1]_rep__10/Q
                         net (fo=123, routed)         1.532     7.475    sha256d/sha1/w_counter/the_count_reg[1]_rep__10_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I2_O)        0.124     7.599 r  sha256d/sha1/w_counter/W[62][23]_i_393/O
                         net (fo=1, routed)           0.000     7.599    sha256d/sha1/w_counter/W[62][23]_i_393_n_0
    SLICE_X41Y50         MUXF7 (Prop_muxf7_I1_O)      0.217     7.816 r  sha256d/sha1/w_counter/W_reg[62][23]_i_230/O
                         net (fo=2, routed)           1.329     9.146    sha256d/sha1/w_counter/W_reg[62][23]_i_230_n_0
    SLICE_X50Y43         LUT6 (Prop_lut6_I1_O)        0.299     9.445 r  sha256d/sha1/w_counter/W[62][19]_i_87/O
                         net (fo=1, routed)           0.000     9.445    sha256d/sha1/w_counter/W[62][19]_i_87_n_0
    SLICE_X50Y43         MUXF7 (Prop_muxf7_I0_O)      0.209     9.654 r  sha256d/sha1/w_counter/W_reg[62][19]_i_35/O
                         net (fo=6, routed)           1.215    10.869    sha256d/sha1/w_counter/L6_in[13]
    SLICE_X55Y44         LUT5 (Prop_lut5_I2_O)        0.297    11.166 r  sha256d/sha1/w_counter/W[62][3]_i_11/O
                         net (fo=3, routed)           0.676    11.842    sha256d/sha1/w_counter/W[62][3]_i_11_n_0
    SLICE_X54Y44         LUT3 (Prop_lut3_I1_O)        0.124    11.966 r  sha256d/sha1/w_counter/W[62][3]_i_2/O
                         net (fo=2, routed)           0.647    12.613    sha256d/sha1/w_counter/W[62][3]_i_2_n_0
    SLICE_X52Y44         LUT6 (Prop_lut6_I3_O)        0.124    12.737 r  sha256d/sha1/w_counter/W[62][3]_i_6/O
                         net (fo=1, routed)           0.000    12.737    sha256d/sha1/w_counter/W[62][3]_i_6_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.138 r  sha256d/sha1/w_counter/W_reg[62][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.138    sha256d/sha1/w_counter/W_reg[62][3]_i_1_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.252 r  sha256d/sha1/w_counter/W_reg[62][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.252    sha256d/sha1/w_counter/W_reg[62][7]_i_1_n_0
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.366 r  sha256d/sha1/w_counter/W_reg[62][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.366    sha256d/sha1/w_counter/W_reg[62][11]_i_1_n_0
    SLICE_X52Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.480 r  sha256d/sha1/w_counter/W_reg[62][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.480    sha256d/sha1/w_counter/W_reg[62][15]_i_1_n_0
    SLICE_X52Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.594 r  sha256d/sha1/w_counter/W_reg[62][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.594    sha256d/sha1/w_counter/W_reg[62][19]_i_1_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.708 r  sha256d/sha1/w_counter/W_reg[62][23]_i_1/CO[3]
                         net (fo=1, routed)           0.001    13.709    sha256d/sha1/w_counter/W_reg[62][23]_i_1_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.022 r  sha256d/sha1/w_counter/W_reg[62][27]_i_1/O[3]
                         net (fo=64, routed)          1.183    15.205    sha256d/sha1/in73[27]
    SLICE_X45Y54         FDRE                                         r  sha256d/sha1/W_reg[39][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=5954, routed)        1.481    14.963    sha256d/sha1/GCLK_IBUF_BUFG
    SLICE_X45Y54         FDRE                                         r  sha256d/sha1/W_reg[39][27]/C
                         clock pessimism              0.280    15.243    
                         clock uncertainty           -0.035    15.208    
    SLICE_X45Y54         FDRE (Setup_fdre_C_D)       -0.240    14.968    sha256d/sha1/W_reg[39][27]
  -------------------------------------------------------------------
                         required time                         14.968    
                         arrival time                         -15.205    
  -------------------------------------------------------------------
                         slack                                 -0.237    

Slack (VIOLATED) :        -0.230ns  (required time - arrival time)
  Source:                 sha256d/sha1/w_counter/the_count_reg[1]_rep__10/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha256d/sha1/W_reg[51][30]/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        9.803ns  (logic 3.174ns (32.377%)  route 6.629ns (67.623%))
  Logic Levels:           15  (CARRY4=8 LUT3=1 LUT5=1 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.487ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=5954, routed)        1.725     5.487    sha256d/sha1/w_counter/GCLK_IBUF_BUFG
    SLICE_X55Y44         FDRE                                         r  sha256d/sha1/w_counter/the_count_reg[1]_rep__10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y44         FDRE (Prop_fdre_C_Q)         0.456     5.943 r  sha256d/sha1/w_counter/the_count_reg[1]_rep__10/Q
                         net (fo=123, routed)         1.532     7.475    sha256d/sha1/w_counter/the_count_reg[1]_rep__10_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I2_O)        0.124     7.599 r  sha256d/sha1/w_counter/W[62][23]_i_393/O
                         net (fo=1, routed)           0.000     7.599    sha256d/sha1/w_counter/W[62][23]_i_393_n_0
    SLICE_X41Y50         MUXF7 (Prop_muxf7_I1_O)      0.217     7.816 r  sha256d/sha1/w_counter/W_reg[62][23]_i_230/O
                         net (fo=2, routed)           1.329     9.146    sha256d/sha1/w_counter/W_reg[62][23]_i_230_n_0
    SLICE_X50Y43         LUT6 (Prop_lut6_I1_O)        0.299     9.445 r  sha256d/sha1/w_counter/W[62][19]_i_87/O
                         net (fo=1, routed)           0.000     9.445    sha256d/sha1/w_counter/W[62][19]_i_87_n_0
    SLICE_X50Y43         MUXF7 (Prop_muxf7_I0_O)      0.209     9.654 r  sha256d/sha1/w_counter/W_reg[62][19]_i_35/O
                         net (fo=6, routed)           1.215    10.869    sha256d/sha1/w_counter/L6_in[13]
    SLICE_X55Y44         LUT5 (Prop_lut5_I2_O)        0.297    11.166 r  sha256d/sha1/w_counter/W[62][3]_i_11/O
                         net (fo=3, routed)           0.676    11.842    sha256d/sha1/w_counter/W[62][3]_i_11_n_0
    SLICE_X54Y44         LUT3 (Prop_lut3_I1_O)        0.124    11.966 r  sha256d/sha1/w_counter/W[62][3]_i_2/O
                         net (fo=2, routed)           0.647    12.613    sha256d/sha1/w_counter/W[62][3]_i_2_n_0
    SLICE_X52Y44         LUT6 (Prop_lut6_I3_O)        0.124    12.737 r  sha256d/sha1/w_counter/W[62][3]_i_6/O
                         net (fo=1, routed)           0.000    12.737    sha256d/sha1/w_counter/W[62][3]_i_6_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.138 r  sha256d/sha1/w_counter/W_reg[62][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.138    sha256d/sha1/w_counter/W_reg[62][3]_i_1_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.252 r  sha256d/sha1/w_counter/W_reg[62][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.252    sha256d/sha1/w_counter/W_reg[62][7]_i_1_n_0
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.366 r  sha256d/sha1/w_counter/W_reg[62][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.366    sha256d/sha1/w_counter/W_reg[62][11]_i_1_n_0
    SLICE_X52Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.480 r  sha256d/sha1/w_counter/W_reg[62][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.480    sha256d/sha1/w_counter/W_reg[62][15]_i_1_n_0
    SLICE_X52Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.594 r  sha256d/sha1/w_counter/W_reg[62][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.594    sha256d/sha1/w_counter/W_reg[62][19]_i_1_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.708 r  sha256d/sha1/w_counter/W_reg[62][23]_i_1/CO[3]
                         net (fo=1, routed)           0.001    13.709    sha256d/sha1/w_counter/W_reg[62][23]_i_1_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.823 r  sha256d/sha1/w_counter/W_reg[62][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.823    sha256d/sha1/w_counter/W_reg[62][27]_i_1_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.062 r  sha256d/sha1/w_counter/W_reg[62][31]_i_2/O[2]
                         net (fo=64, routed)          1.229    15.291    sha256d/sha1/in73[30]
    SLICE_X58Y54         FDRE                                         r  sha256d/sha1/W_reg[51][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=5954, routed)        1.540    15.022    sha256d/sha1/GCLK_IBUF_BUFG
    SLICE_X58Y54         FDRE                                         r  sha256d/sha1/W_reg[51][30]/C
                         clock pessimism              0.280    15.302    
                         clock uncertainty           -0.035    15.267    
    SLICE_X58Y54         FDRE (Setup_fdre_C_D)       -0.206    15.061    sha256d/sha1/W_reg[51][30]
  -------------------------------------------------------------------
                         required time                         15.061    
                         arrival time                         -15.291    
  -------------------------------------------------------------------
                         slack                                 -0.230    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 sha256d/sha2/hv_reg[6][2]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha256d/sha2/words_reg[6][2]/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=5954, routed)        0.559     1.506    sha256d/sha2/GCLK_IBUF_BUFG
    SLICE_X33Y12         FDRE                                         r  sha256d/sha2/hv_reg[6][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y12         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sha256d/sha2/hv_reg[6][2]/Q
                         net (fo=2, routed)           0.065     1.712    sha256d/sha2/hv_reg_n_0_[6][2]
    SLICE_X32Y12         LUT4 (Prop_lut4_I0_O)        0.045     1.757 r  sha256d/sha2/words[6][2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.757    sha256d/sha2/words[6]_143[2]
    SLICE_X32Y12         FDRE                                         r  sha256d/sha2/words_reg[6][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=5954, routed)        0.824     2.018    sha256d/sha2/GCLK_IBUF_BUFG
    SLICE_X32Y12         FDRE                                         r  sha256d/sha2/words_reg[6][2]/C
                         clock pessimism             -0.499     1.519    
    SLICE_X32Y12         FDRE (Hold_fdre_C_D)         0.121     1.640    sha256d/sha2/words_reg[6][2]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 sha256d/sha2/hv_reg[7][26]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha256d/sha2/words_reg[7][26]/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=5954, routed)        0.552     1.499    sha256d/sha2/GCLK_IBUF_BUFG
    SLICE_X35Y21         FDRE                                         r  sha256d/sha2/hv_reg[7][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y21         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  sha256d/sha2/hv_reg[7][26]/Q
                         net (fo=2, routed)           0.065     1.705    sha256d/sha2/hv_reg_n_0_[7][26]
    SLICE_X34Y21         LUT4 (Prop_lut4_I0_O)        0.045     1.750 r  sha256d/sha2/words[7][26]_i_1__0/O
                         net (fo=1, routed)           0.000     1.750    sha256d/sha2/words[7]_136[26]
    SLICE_X34Y21         FDRE                                         r  sha256d/sha2/words_reg[7][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=5954, routed)        0.816     2.010    sha256d/sha2/GCLK_IBUF_BUFG
    SLICE_X34Y21         FDRE                                         r  sha256d/sha2/words_reg[7][26]/C
                         clock pessimism             -0.498     1.512    
    SLICE_X34Y21         FDRE (Hold_fdre_C_D)         0.121     1.633    sha256d/sha2/words_reg[7][26]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 sha256d/sha2/hv_reg[6][22]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha256d/sha2/words_reg[6][22]/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=5954, routed)        0.556     1.503    sha256d/sha2/GCLK_IBUF_BUFG
    SLICE_X33Y17         FDRE                                         r  sha256d/sha2/hv_reg[6][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y17         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  sha256d/sha2/hv_reg[6][22]/Q
                         net (fo=2, routed)           0.065     1.709    sha256d/sha2/hv_reg_n_0_[6][22]
    SLICE_X32Y17         LUT4 (Prop_lut4_I0_O)        0.045     1.754 r  sha256d/sha2/words[6][22]_i_1__0/O
                         net (fo=1, routed)           0.000     1.754    sha256d/sha2/words[6]_143[22]
    SLICE_X32Y17         FDRE                                         r  sha256d/sha2/words_reg[6][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=5954, routed)        0.820     2.014    sha256d/sha2/GCLK_IBUF_BUFG
    SLICE_X32Y17         FDRE                                         r  sha256d/sha2/words_reg[6][22]/C
                         clock pessimism             -0.498     1.516    
    SLICE_X32Y17         FDRE (Hold_fdre_C_D)         0.121     1.637    sha256d/sha2/words_reg[6][22]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 sha256d/sha1/words_reg[4][6]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha256d/sha1/words_reg[5][6]/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.740%)  route 0.066ns (26.260%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=5954, routed)        0.599     1.546    sha256d/sha1/GCLK_IBUF_BUFG
    SLICE_X97Y26         FDRE                                         r  sha256d/sha1/words_reg[4][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y26         FDRE (Prop_fdre_C_Q)         0.141     1.687 r  sha256d/sha1/words_reg[4][6]/Q
                         net (fo=8, routed)           0.066     1.753    sha256d/sha1/L3_in[0]
    SLICE_X96Y26         LUT4 (Prop_lut4_I2_O)        0.045     1.798 r  sha256d/sha1/words[5][6]_i_1/O
                         net (fo=1, routed)           0.000     1.798    sha256d/sha1/words[5]_70[6]
    SLICE_X96Y26         FDRE                                         r  sha256d/sha1/words_reg[5][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=5954, routed)        0.866     2.060    sha256d/sha1/GCLK_IBUF_BUFG
    SLICE_X96Y26         FDRE                                         r  sha256d/sha1/words_reg[5][6]/C
                         clock pessimism             -0.501     1.559    
    SLICE_X96Y26         FDRE (Hold_fdre_C_D)         0.121     1.680    sha256d/sha1/words_reg[5][6]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 sha256d/sha1/words_reg[1][11]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha256d/sha1/words_reg[2][11]/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=5954, routed)        0.602     1.549    sha256d/sha1/GCLK_IBUF_BUFG
    SLICE_X105Y21        FDRE                                         r  sha256d/sha1/words_reg[1][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y21        FDRE (Prop_fdre_C_Q)         0.141     1.690 r  sha256d/sha1/words_reg[1][11]/Q
                         net (fo=4, routed)           0.066     1.756    sha256d/sha1/words_reg[1]_2[11]
    SLICE_X104Y21        LUT4 (Prop_lut4_I2_O)        0.045     1.801 r  sha256d/sha1/words[2][11]_i_1/O
                         net (fo=1, routed)           0.000     1.801    sha256d/sha1/words[2]_67[11]
    SLICE_X104Y21        FDRE                                         r  sha256d/sha1/words_reg[2][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=5954, routed)        0.870     2.064    sha256d/sha1/GCLK_IBUF_BUFG
    SLICE_X104Y21        FDRE                                         r  sha256d/sha1/words_reg[2][11]/C
                         clock pessimism             -0.502     1.562    
    SLICE_X104Y21        FDRE (Hold_fdre_C_D)         0.121     1.683    sha256d/sha1/words_reg[2][11]
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 sha256d/sha2/hv_reg[7][22]/C
                            (rising edge-triggered cell FDSE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha256d/sha2/words_reg[7][22]/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.186ns (73.457%)  route 0.067ns (26.543%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=5954, routed)        0.553     1.500    sha256d/sha2/GCLK_IBUF_BUFG
    SLICE_X35Y20         FDSE                                         r  sha256d/sha2/hv_reg[7][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y20         FDSE (Prop_fdse_C_Q)         0.141     1.641 r  sha256d/sha2/hv_reg[7][22]/Q
                         net (fo=2, routed)           0.067     1.708    sha256d/sha2/hv_reg_n_0_[7][22]
    SLICE_X34Y20         LUT4 (Prop_lut4_I0_O)        0.045     1.753 r  sha256d/sha2/words[7][22]_i_1__0/O
                         net (fo=1, routed)           0.000     1.753    sha256d/sha2/words[7]_136[22]
    SLICE_X34Y20         FDRE                                         r  sha256d/sha2/words_reg[7][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=5954, routed)        0.817     2.011    sha256d/sha2/GCLK_IBUF_BUFG
    SLICE_X34Y20         FDRE                                         r  sha256d/sha2/words_reg[7][22]/C
                         clock pessimism             -0.498     1.513    
    SLICE_X34Y20         FDRE (Hold_fdre_C_D)         0.120     1.633    sha256d/sha2/words_reg[7][22]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 sha256d/sha1/words_reg[1][18]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha256d/sha1/words_reg[2][18]/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.874%)  route 0.076ns (29.126%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=5954, routed)        0.599     1.546    sha256d/sha1/GCLK_IBUF_BUFG
    SLICE_X101Y24        FDRE                                         r  sha256d/sha1/words_reg[1][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y24        FDRE (Prop_fdre_C_Q)         0.141     1.687 r  sha256d/sha1/words_reg[1][18]/Q
                         net (fo=4, routed)           0.076     1.763    sha256d/sha1/words_reg[1]_2[18]
    SLICE_X100Y24        LUT4 (Prop_lut4_I2_O)        0.045     1.808 r  sha256d/sha1/words[2][18]_i_1/O
                         net (fo=1, routed)           0.000     1.808    sha256d/sha1/words[2]_67[18]
    SLICE_X100Y24        FDRE                                         r  sha256d/sha1/words_reg[2][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=5954, routed)        0.865     2.059    sha256d/sha1/GCLK_IBUF_BUFG
    SLICE_X100Y24        FDRE                                         r  sha256d/sha1/words_reg[2][18]/C
                         clock pessimism             -0.500     1.559    
    SLICE_X100Y24        FDRE (Hold_fdre_C_D)         0.121     1.680    sha256d/sha1/words_reg[2][18]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 sha256d/sha1/output_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha256d/sha2/message_block_reg[294]/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=5954, routed)        0.602     1.549    sha256d/sha1/GCLK_IBUF_BUFG
    SLICE_X95Y20         FDRE                                         r  sha256d/sha1/output_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y20         FDRE (Prop_fdre_C_Q)         0.141     1.690 r  sha256d/sha1/output_reg[38]/Q
                         net (fo=1, routed)           0.087     1.777    sha256d/sha2/message_block_counter/output[38]
    SLICE_X94Y20         LUT4 (Prop_lut4_I1_O)        0.045     1.822 r  sha256d/sha2/message_block_counter/message_block[294]_i_1/O
                         net (fo=1, routed)           0.000     1.822    sha256d/sha2/message_block[294]
    SLICE_X94Y20         FDRE                                         r  sha256d/sha2/message_block_reg[294]/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=5954, routed)        0.870     2.064    sha256d/sha2/GCLK_IBUF_BUFG
    SLICE_X94Y20         FDRE                                         r  sha256d/sha2/message_block_reg[294]/C
                         clock pessimism             -0.502     1.562    
    SLICE_X94Y20         FDRE (Hold_fdre_C_D)         0.120     1.682    sha256d/sha2/message_block_reg[294]
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 sha256d/sha1/output_reg[162]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha256d/sha2/message_block_reg[418]/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=5954, routed)        0.608     1.555    sha256d/sha1/GCLK_IBUF_BUFG
    SLICE_X99Y14         FDRE                                         r  sha256d/sha1/output_reg[162]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y14         FDRE (Prop_fdre_C_Q)         0.141     1.696 r  sha256d/sha1/output_reg[162]/Q
                         net (fo=1, routed)           0.087     1.783    sha256d/sha2/message_block_counter/output[162]
    SLICE_X98Y14         LUT4 (Prop_lut4_I1_O)        0.045     1.828 r  sha256d/sha2/message_block_counter/message_block[418]_i_1/O
                         net (fo=1, routed)           0.000     1.828    sha256d/sha2/message_block[418]
    SLICE_X98Y14         FDRE                                         r  sha256d/sha2/message_block_reg[418]/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=5954, routed)        0.876     2.070    sha256d/sha2/GCLK_IBUF_BUFG
    SLICE_X98Y14         FDRE                                         r  sha256d/sha2/message_block_reg[418]/C
                         clock pessimism             -0.502     1.568    
    SLICE_X98Y14         FDRE (Hold_fdre_C_D)         0.120     1.688    sha256d/sha2/message_block_reg[418]
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 sha256d/sha1/output_reg[194]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha256d/sha2/message_block_reg[450]/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=5954, routed)        0.609     1.556    sha256d/sha1/GCLK_IBUF_BUFG
    SLICE_X99Y12         FDRE                                         r  sha256d/sha1/output_reg[194]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y12         FDRE (Prop_fdre_C_Q)         0.141     1.697 r  sha256d/sha1/output_reg[194]/Q
                         net (fo=1, routed)           0.091     1.788    sha256d/sha2/message_block_counter/output[194]
    SLICE_X98Y12         LUT4 (Prop_lut4_I1_O)        0.045     1.833 r  sha256d/sha2/message_block_counter/message_block[450]_i_1/O
                         net (fo=1, routed)           0.000     1.833    sha256d/sha2/message_block[450]
    SLICE_X98Y12         FDRE                                         r  sha256d/sha2/message_block_reg[450]/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=5954, routed)        0.877     2.071    sha256d/sha2/GCLK_IBUF_BUFG
    SLICE_X98Y12         FDRE                                         r  sha256d/sha2/message_block_reg[450]/C
                         clock pessimism             -0.502     1.569    
    SLICE_X98Y12         FDRE (Hold_fdre_C_D)         0.121     1.690    sha256d/sha2/message_block_reg[450]
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.143    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GCLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { GCLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  GCLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X98Y3    sha256d/FSM_onehot_currentstate_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X98Y3    sha256d/FSM_onehot_currentstate_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X98Y3    sha256d/FSM_onehot_currentstate_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X98Y3    sha256d/FSM_onehot_currentstate_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X98Y3    sha256d/FSM_onehot_currentstate_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X98Y3    sha256d/FSM_onehot_currentstate_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X99Y3    sha256d/sha1/FSM_onehot_currentstate_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X99Y3    sha256d/sha1/FSM_onehot_currentstate_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y47   sha256d/sha1/W_reg[26][16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X66Y35   sha256d/sha1/W_reg[26][3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X80Y12   sha256d/sha2/W_reg[27][10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X72Y16   sha256d/sha2/W_reg[27][11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X72Y16   sha256d/sha2/W_reg[27][14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y12   sha256d/sha2/W_reg[52][11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y44   sha256d/sha1/W_reg[26][7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X72Y16   sha256d/sha2/W_reg[27][15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X80Y12   sha256d/sha2/W_reg[27][3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y43   sha256d/sha1/W_reg[27][7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y40   sha256d/sha1/W_reg[27][8]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X98Y3    sha256d/FSM_onehot_currentstate_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X98Y3    sha256d/FSM_onehot_currentstate_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X98Y3    sha256d/FSM_onehot_currentstate_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X98Y3    sha256d/FSM_onehot_currentstate_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X98Y3    sha256d/FSM_onehot_currentstate_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X98Y3    sha256d/FSM_onehot_currentstate_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X99Y3    sha256d/sha1/FSM_onehot_currentstate_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X99Y3    sha256d/sha1/FSM_onehot_currentstate_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y48   sha256d/sha1/W_reg[26][17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y48   sha256d/sha1/W_reg[26][19]/C



