// Seed: 1798224826
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  assign module_1.id_0 = 0;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  logic id_9 = 1;
  assign id_9 = -1'd0;
endmodule
module module_1 #(
    parameter id_10 = 32'd31,
    parameter id_2  = 32'd17
) (
    output wand id_0,
    input tri1 id_1,
    input supply1 _id_2,
    input tri1 id_3,
    output wor id_4,
    output supply1 id_5,
    input supply0 id_6,
    input supply0 id_7,
    input wire id_8,
    input tri0 id_9
    , id_14,
    output tri1 _id_10,
    input tri0 id_11[id_10 : id_2],
    input wor id_12
);
  logic id_15;
  ;
  module_0 modCall_1 (
      id_15,
      id_14,
      id_15,
      id_14,
      id_15,
      id_14,
      id_14,
      id_14
  );
endmodule
