/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.1 Update 1
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2017 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* ADC_SAR_ADC_SAR */
#define ADC_SAR_ADC_SAR__CLK CYREG_SAR0_CLK
#define ADC_SAR_ADC_SAR__CSR0 CYREG_SAR0_CSR0
#define ADC_SAR_ADC_SAR__CSR1 CYREG_SAR0_CSR1
#define ADC_SAR_ADC_SAR__CSR2 CYREG_SAR0_CSR2
#define ADC_SAR_ADC_SAR__CSR3 CYREG_SAR0_CSR3
#define ADC_SAR_ADC_SAR__CSR4 CYREG_SAR0_CSR4
#define ADC_SAR_ADC_SAR__CSR5 CYREG_SAR0_CSR5
#define ADC_SAR_ADC_SAR__CSR6 CYREG_SAR0_CSR6
#define ADC_SAR_ADC_SAR__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define ADC_SAR_ADC_SAR__PM_ACT_MSK 0x01u
#define ADC_SAR_ADC_SAR__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define ADC_SAR_ADC_SAR__PM_STBY_MSK 0x01u
#define ADC_SAR_ADC_SAR__SW0 CYREG_SAR0_SW0
#define ADC_SAR_ADC_SAR__SW2 CYREG_SAR0_SW2
#define ADC_SAR_ADC_SAR__SW3 CYREG_SAR0_SW3
#define ADC_SAR_ADC_SAR__SW4 CYREG_SAR0_SW4
#define ADC_SAR_ADC_SAR__SW6 CYREG_SAR0_SW6
#define ADC_SAR_ADC_SAR__TR0 CYREG_SAR0_TR0
#define ADC_SAR_ADC_SAR__WRK0 CYREG_SAR0_WRK0
#define ADC_SAR_ADC_SAR__WRK1 CYREG_SAR0_WRK1

/* ADC_SAR_Bypass */
#define ADC_SAR_Bypass__0__INTTYPE CYREG_PICU0_INTTYPE4
#define ADC_SAR_Bypass__0__MASK 0x10u
#define ADC_SAR_Bypass__0__PC CYREG_PRT0_PC4
#define ADC_SAR_Bypass__0__PORT 0u
#define ADC_SAR_Bypass__0__SHIFT 4u
#define ADC_SAR_Bypass__AG CYREG_PRT0_AG
#define ADC_SAR_Bypass__AMUX CYREG_PRT0_AMUX
#define ADC_SAR_Bypass__BIE CYREG_PRT0_BIE
#define ADC_SAR_Bypass__BIT_MASK CYREG_PRT0_BIT_MASK
#define ADC_SAR_Bypass__BYP CYREG_PRT0_BYP
#define ADC_SAR_Bypass__CTL CYREG_PRT0_CTL
#define ADC_SAR_Bypass__DM0 CYREG_PRT0_DM0
#define ADC_SAR_Bypass__DM1 CYREG_PRT0_DM1
#define ADC_SAR_Bypass__DM2 CYREG_PRT0_DM2
#define ADC_SAR_Bypass__DR CYREG_PRT0_DR
#define ADC_SAR_Bypass__INP_DIS CYREG_PRT0_INP_DIS
#define ADC_SAR_Bypass__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define ADC_SAR_Bypass__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define ADC_SAR_Bypass__LCD_EN CYREG_PRT0_LCD_EN
#define ADC_SAR_Bypass__MASK 0x10u
#define ADC_SAR_Bypass__PORT 0u
#define ADC_SAR_Bypass__PRT CYREG_PRT0_PRT
#define ADC_SAR_Bypass__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define ADC_SAR_Bypass__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define ADC_SAR_Bypass__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define ADC_SAR_Bypass__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define ADC_SAR_Bypass__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define ADC_SAR_Bypass__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define ADC_SAR_Bypass__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define ADC_SAR_Bypass__PS CYREG_PRT0_PS
#define ADC_SAR_Bypass__SHIFT 4u
#define ADC_SAR_Bypass__SLW CYREG_PRT0_SLW

/* ADC_SAR_IRQ */
#define ADC_SAR_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_SAR_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_SAR_IRQ__INTC_MASK 0x10u
#define ADC_SAR_IRQ__INTC_NUMBER 4u
#define ADC_SAR_IRQ__INTC_PRIOR_NUM 7u
#define ADC_SAR_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_4
#define ADC_SAR_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_SAR_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* ADC_SAR_theACLK */
#define ADC_SAR_theACLK__CFG0 CYREG_CLKDIST_ACFG0_CFG0
#define ADC_SAR_theACLK__CFG1 CYREG_CLKDIST_ACFG0_CFG1
#define ADC_SAR_theACLK__CFG2 CYREG_CLKDIST_ACFG0_CFG2
#define ADC_SAR_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define ADC_SAR_theACLK__CFG3 CYREG_CLKDIST_ACFG0_CFG3
#define ADC_SAR_theACLK__CFG3_PHASE_DLY_MASK 0x0Fu
#define ADC_SAR_theACLK__INDEX 0x00u
#define ADC_SAR_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define ADC_SAR_theACLK__PM_ACT_MSK 0x01u
#define ADC_SAR_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define ADC_SAR_theACLK__PM_STBY_MSK 0x01u

/* COMP_FAST */
#define COMP_FAST_ctComp__CLK CYREG_CMP2_CLK
#define COMP_FAST_ctComp__CMP_MASK 0x04u
#define COMP_FAST_ctComp__CMP_NUMBER 2u
#define COMP_FAST_ctComp__CR CYREG_CMP2_CR
#define COMP_FAST_ctComp__LUT__CR CYREG_LUT2_CR
#define COMP_FAST_ctComp__LUT__MSK CYREG_LUT_MSK
#define COMP_FAST_ctComp__LUT__MSK_MASK 0x04u
#define COMP_FAST_ctComp__LUT__MSK_SHIFT 2u
#define COMP_FAST_ctComp__LUT__MX CYREG_LUT2_MX
#define COMP_FAST_ctComp__LUT__SR CYREG_LUT_SR
#define COMP_FAST_ctComp__LUT__SR_MASK 0x04u
#define COMP_FAST_ctComp__LUT__SR_SHIFT 2u
#define COMP_FAST_ctComp__PM_ACT_CFG CYREG_PM_ACT_CFG7
#define COMP_FAST_ctComp__PM_ACT_MSK 0x04u
#define COMP_FAST_ctComp__PM_STBY_CFG CYREG_PM_STBY_CFG7
#define COMP_FAST_ctComp__PM_STBY_MSK 0x04u
#define COMP_FAST_ctComp__SW0 CYREG_CMP2_SW0
#define COMP_FAST_ctComp__SW2 CYREG_CMP2_SW2
#define COMP_FAST_ctComp__SW3 CYREG_CMP2_SW3
#define COMP_FAST_ctComp__SW4 CYREG_CMP2_SW4
#define COMP_FAST_ctComp__SW6 CYREG_CMP2_SW6
#define COMP_FAST_ctComp__TR0 CYREG_CMP2_TR0
#define COMP_FAST_ctComp__TR1 CYREG_CMP2_TR1
#define COMP_FAST_ctComp__TRIM__TR0 CYREG_FLSHID_MFG_CFG_CMP2_TR0
#define COMP_FAST_ctComp__TRIM__TR0_HS CYREG_FLSHID_CUST_TABLES_CMP2_TR0_HS
#define COMP_FAST_ctComp__TRIM__TR1 CYREG_FLSHID_MFG_CFG_CMP2_TR1
#define COMP_FAST_ctComp__TRIM__TR1_HS CYREG_FLSHID_CUST_TABLES_CMP2_TR1_HS
#define COMP_FAST_ctComp__WRK CYREG_CMP_WRK
#define COMP_FAST_ctComp__WRK_MASK 0x04u
#define COMP_FAST_ctComp__WRK_SHIFT 2u

/* COMP_SLOW */
#define COMP_SLOW_ctComp__CLK CYREG_CMP0_CLK
#define COMP_SLOW_ctComp__CMP_MASK 0x01u
#define COMP_SLOW_ctComp__CMP_NUMBER 0u
#define COMP_SLOW_ctComp__CR CYREG_CMP0_CR
#define COMP_SLOW_ctComp__LUT__CR CYREG_LUT0_CR
#define COMP_SLOW_ctComp__LUT__MSK CYREG_LUT_MSK
#define COMP_SLOW_ctComp__LUT__MSK_MASK 0x01u
#define COMP_SLOW_ctComp__LUT__MSK_SHIFT 0u
#define COMP_SLOW_ctComp__LUT__MX CYREG_LUT0_MX
#define COMP_SLOW_ctComp__LUT__SR CYREG_LUT_SR
#define COMP_SLOW_ctComp__LUT__SR_MASK 0x01u
#define COMP_SLOW_ctComp__LUT__SR_SHIFT 0u
#define COMP_SLOW_ctComp__PM_ACT_CFG CYREG_PM_ACT_CFG7
#define COMP_SLOW_ctComp__PM_ACT_MSK 0x01u
#define COMP_SLOW_ctComp__PM_STBY_CFG CYREG_PM_STBY_CFG7
#define COMP_SLOW_ctComp__PM_STBY_MSK 0x01u
#define COMP_SLOW_ctComp__SW0 CYREG_CMP0_SW0
#define COMP_SLOW_ctComp__SW2 CYREG_CMP0_SW2
#define COMP_SLOW_ctComp__SW3 CYREG_CMP0_SW3
#define COMP_SLOW_ctComp__SW4 CYREG_CMP0_SW4
#define COMP_SLOW_ctComp__SW6 CYREG_CMP0_SW6
#define COMP_SLOW_ctComp__TR0 CYREG_CMP0_TR0
#define COMP_SLOW_ctComp__TR1 CYREG_CMP0_TR1
#define COMP_SLOW_ctComp__TRIM__TR0 CYREG_FLSHID_MFG_CFG_CMP0_TR0
#define COMP_SLOW_ctComp__TRIM__TR0_HS CYREG_FLSHID_CUST_TABLES_CMP0_TR0_HS
#define COMP_SLOW_ctComp__TRIM__TR1 CYREG_FLSHID_MFG_CFG_CMP0_TR1
#define COMP_SLOW_ctComp__TRIM__TR1_HS CYREG_FLSHID_CUST_TABLES_CMP0_TR1_HS
#define COMP_SLOW_ctComp__WRK CYREG_CMP_WRK
#define COMP_SLOW_ctComp__WRK_MASK 0x01u
#define COMP_SLOW_ctComp__WRK_SHIFT 0u

/* CREG_INIT_TX */
#define CREG_INIT_TX_Sync_ctrl_reg__REMOVED 1u

/* CREG_INJ_DONE */
#define CREG_INJ_DONE_Sync_ctrl_reg__0__MASK 0x01u
#define CREG_INJ_DONE_Sync_ctrl_reg__0__POS 0
#define CREG_INJ_DONE_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define CREG_INJ_DONE_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB01_02_CTL
#define CREG_INJ_DONE_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB01_02_CTL
#define CREG_INJ_DONE_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB01_02_CTL
#define CREG_INJ_DONE_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB01_02_CTL
#define CREG_INJ_DONE_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB01_02_MSK
#define CREG_INJ_DONE_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB01_02_MSK
#define CREG_INJ_DONE_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB01_02_MSK
#define CREG_INJ_DONE_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB01_02_MSK
#define CREG_INJ_DONE_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define CREG_INJ_DONE_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB01_CTL
#define CREG_INJ_DONE_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB01_ST_CTL
#define CREG_INJ_DONE_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB01_CTL
#define CREG_INJ_DONE_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB01_ST_CTL
#define CREG_INJ_DONE_Sync_ctrl_reg__MASK 0x01u
#define CREG_INJ_DONE_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define CREG_INJ_DONE_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define CREG_INJ_DONE_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB01_MSK

/* CREG_L */
#define CREG_L_Sync_ctrl_reg__0__MASK 0x01u
#define CREG_L_Sync_ctrl_reg__0__POS 0
#define CREG_L_Sync_ctrl_reg__1__MASK 0x02u
#define CREG_L_Sync_ctrl_reg__1__POS 1
#define CREG_L_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define CREG_L_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define CREG_L_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB04_05_CTL
#define CREG_L_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define CREG_L_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB04_05_CTL
#define CREG_L_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB04_05_MSK
#define CREG_L_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define CREG_L_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB04_05_MSK
#define CREG_L_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define CREG_L_Sync_ctrl_reg__2__MASK 0x04u
#define CREG_L_Sync_ctrl_reg__2__POS 2
#define CREG_L_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define CREG_L_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB04_CTL
#define CREG_L_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB04_ST_CTL
#define CREG_L_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB04_CTL
#define CREG_L_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB04_ST_CTL
#define CREG_L_Sync_ctrl_reg__MASK 0x07u
#define CREG_L_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define CREG_L_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define CREG_L_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB04_MSK

/* CREG_PAY */
#define CREG_PAY_Sync_ctrl_reg__0__MASK 0x01u
#define CREG_PAY_Sync_ctrl_reg__0__POS 0
#define CREG_PAY_Sync_ctrl_reg__1__MASK 0x02u
#define CREG_PAY_Sync_ctrl_reg__1__POS 1
#define CREG_PAY_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define CREG_PAY_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define CREG_PAY_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB06_07_CTL
#define CREG_PAY_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define CREG_PAY_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB06_07_CTL
#define CREG_PAY_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB06_07_MSK
#define CREG_PAY_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define CREG_PAY_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB06_07_MSK
#define CREG_PAY_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define CREG_PAY_Sync_ctrl_reg__2__MASK 0x04u
#define CREG_PAY_Sync_ctrl_reg__2__POS 2
#define CREG_PAY_Sync_ctrl_reg__3__MASK 0x08u
#define CREG_PAY_Sync_ctrl_reg__3__POS 3
#define CREG_PAY_Sync_ctrl_reg__4__MASK 0x10u
#define CREG_PAY_Sync_ctrl_reg__4__POS 4
#define CREG_PAY_Sync_ctrl_reg__5__MASK 0x20u
#define CREG_PAY_Sync_ctrl_reg__5__POS 5
#define CREG_PAY_Sync_ctrl_reg__6__MASK 0x40u
#define CREG_PAY_Sync_ctrl_reg__6__POS 6
#define CREG_PAY_Sync_ctrl_reg__7__MASK 0x80u
#define CREG_PAY_Sync_ctrl_reg__7__POS 7
#define CREG_PAY_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define CREG_PAY_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB06_CTL
#define CREG_PAY_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB06_ST_CTL
#define CREG_PAY_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB06_CTL
#define CREG_PAY_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB06_ST_CTL
#define CREG_PAY_Sync_ctrl_reg__MASK 0xFFu
#define CREG_PAY_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define CREG_PAY_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define CREG_PAY_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB06_MSK

/* CREG_RX_SLOTS1 */
#define CREG_RX_SLOTS1_Sync_ctrl_reg__0__MASK 0x01u
#define CREG_RX_SLOTS1_Sync_ctrl_reg__0__POS 0
#define CREG_RX_SLOTS1_Sync_ctrl_reg__1__MASK 0x02u
#define CREG_RX_SLOTS1_Sync_ctrl_reg__1__POS 1
#define CREG_RX_SLOTS1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define CREG_RX_SLOTS1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define CREG_RX_SLOTS1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB09_10_CTL
#define CREG_RX_SLOTS1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define CREG_RX_SLOTS1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB09_10_CTL
#define CREG_RX_SLOTS1_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B1_UDB09_10_MSK
#define CREG_RX_SLOTS1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define CREG_RX_SLOTS1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB09_10_MSK
#define CREG_RX_SLOTS1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define CREG_RX_SLOTS1_Sync_ctrl_reg__2__MASK 0x04u
#define CREG_RX_SLOTS1_Sync_ctrl_reg__2__POS 2
#define CREG_RX_SLOTS1_Sync_ctrl_reg__3__MASK 0x08u
#define CREG_RX_SLOTS1_Sync_ctrl_reg__3__POS 3
#define CREG_RX_SLOTS1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define CREG_RX_SLOTS1_Sync_ctrl_reg__CONTROL_REG CYREG_B1_UDB09_CTL
#define CREG_RX_SLOTS1_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B1_UDB09_ST_CTL
#define CREG_RX_SLOTS1_Sync_ctrl_reg__COUNT_REG CYREG_B1_UDB09_CTL
#define CREG_RX_SLOTS1_Sync_ctrl_reg__COUNT_ST_REG CYREG_B1_UDB09_ST_CTL
#define CREG_RX_SLOTS1_Sync_ctrl_reg__MASK 0x0Fu
#define CREG_RX_SLOTS1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define CREG_RX_SLOTS1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define CREG_RX_SLOTS1_Sync_ctrl_reg__PERIOD_REG CYREG_B1_UDB09_MSK

/* CREG_RX_SLOTS2 */
#define CREG_RX_SLOTS2_Sync_ctrl_reg__REMOVED 1u

/* CREG_SER */
#define CREG_SER_Sync_ctrl_reg__0__MASK 0x01u
#define CREG_SER_Sync_ctrl_reg__0__POS 0
#define CREG_SER_Sync_ctrl_reg__1__MASK 0x02u
#define CREG_SER_Sync_ctrl_reg__1__POS 1
#define CREG_SER_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define CREG_SER_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define CREG_SER_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB05_06_CTL
#define CREG_SER_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define CREG_SER_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB05_06_CTL
#define CREG_SER_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B1_UDB05_06_MSK
#define CREG_SER_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define CREG_SER_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB05_06_MSK
#define CREG_SER_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define CREG_SER_Sync_ctrl_reg__2__MASK 0x04u
#define CREG_SER_Sync_ctrl_reg__2__POS 2
#define CREG_SER_Sync_ctrl_reg__3__MASK 0x08u
#define CREG_SER_Sync_ctrl_reg__3__POS 3
#define CREG_SER_Sync_ctrl_reg__4__MASK 0x10u
#define CREG_SER_Sync_ctrl_reg__4__POS 4
#define CREG_SER_Sync_ctrl_reg__5__MASK 0x20u
#define CREG_SER_Sync_ctrl_reg__5__POS 5
#define CREG_SER_Sync_ctrl_reg__6__MASK 0x40u
#define CREG_SER_Sync_ctrl_reg__6__POS 6
#define CREG_SER_Sync_ctrl_reg__7__MASK 0x80u
#define CREG_SER_Sync_ctrl_reg__7__POS 7
#define CREG_SER_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define CREG_SER_Sync_ctrl_reg__CONTROL_REG CYREG_B1_UDB05_CTL
#define CREG_SER_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B1_UDB05_ST_CTL
#define CREG_SER_Sync_ctrl_reg__COUNT_REG CYREG_B1_UDB05_CTL
#define CREG_SER_Sync_ctrl_reg__COUNT_ST_REG CYREG_B1_UDB05_ST_CTL
#define CREG_SER_Sync_ctrl_reg__MASK 0xFFu
#define CREG_SER_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define CREG_SER_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define CREG_SER_Sync_ctrl_reg__PERIOD_REG CYREG_B1_UDB05_MSK

/* DAC_FAST */
#define DAC_FAST_DMA__DRQ_CTL CYREG_IDMUX_DRQ_CTL1
#define DAC_FAST_DMA__DRQ_NUMBER 4u
#define DAC_FAST_DMA__NUMBEROF_TDS 0u
#define DAC_FAST_DMA__PRIORITY 2u
#define DAC_FAST_DMA__TERMIN_EN 0u
#define DAC_FAST_DMA__TERMIN_SEL 0u
#define DAC_FAST_DMA__TERMOUT0_EN 0u
#define DAC_FAST_DMA__TERMOUT0_SEL 0u
#define DAC_FAST_DMA__TERMOUT1_EN 0u
#define DAC_FAST_DMA__TERMOUT1_SEL 0u
#define DAC_FAST_IntClock__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define DAC_FAST_IntClock__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define DAC_FAST_IntClock__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define DAC_FAST_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define DAC_FAST_IntClock__INDEX 0x03u
#define DAC_FAST_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define DAC_FAST_IntClock__PM_ACT_MSK 0x08u
#define DAC_FAST_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define DAC_FAST_IntClock__PM_STBY_MSK 0x08u
#define DAC_FAST_VDAC8_viDAC8__CR0 CYREG_DAC1_CR0
#define DAC_FAST_VDAC8_viDAC8__CR1 CYREG_DAC1_CR1
#define DAC_FAST_VDAC8_viDAC8__D CYREG_DAC1_D
#define DAC_FAST_VDAC8_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define DAC_FAST_VDAC8_viDAC8__PM_ACT_MSK 0x02u
#define DAC_FAST_VDAC8_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define DAC_FAST_VDAC8_viDAC8__PM_STBY_MSK 0x02u
#define DAC_FAST_VDAC8_viDAC8__STROBE CYREG_DAC1_STROBE
#define DAC_FAST_VDAC8_viDAC8__SW0 CYREG_DAC1_SW0
#define DAC_FAST_VDAC8_viDAC8__SW2 CYREG_DAC1_SW2
#define DAC_FAST_VDAC8_viDAC8__SW3 CYREG_DAC1_SW3
#define DAC_FAST_VDAC8_viDAC8__SW4 CYREG_DAC1_SW4
#define DAC_FAST_VDAC8_viDAC8__TR CYREG_DAC1_TR
#define DAC_FAST_VDAC8_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC1_M1
#define DAC_FAST_VDAC8_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC1_M2
#define DAC_FAST_VDAC8_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC1_M3
#define DAC_FAST_VDAC8_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC1_M4
#define DAC_FAST_VDAC8_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC1_M5
#define DAC_FAST_VDAC8_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC1_M6
#define DAC_FAST_VDAC8_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC1_M7
#define DAC_FAST_VDAC8_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC1_M8
#define DAC_FAST_VDAC8_viDAC8__TST CYREG_DAC1_TST

/* DAC_SLOW */
#define DAC_SLOW_DMA__DRQ_CTL CYREG_IDMUX_DRQ_CTL1
#define DAC_SLOW_DMA__DRQ_NUMBER 5u
#define DAC_SLOW_DMA__NUMBEROF_TDS 0u
#define DAC_SLOW_DMA__PRIORITY 2u
#define DAC_SLOW_DMA__TERMIN_EN 0u
#define DAC_SLOW_DMA__TERMIN_SEL 0u
#define DAC_SLOW_DMA__TERMOUT0_EN 0u
#define DAC_SLOW_DMA__TERMOUT0_SEL 0u
#define DAC_SLOW_DMA__TERMOUT1_EN 0u
#define DAC_SLOW_DMA__TERMOUT1_SEL 0u
#define DAC_SLOW_IntClock__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define DAC_SLOW_IntClock__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define DAC_SLOW_IntClock__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define DAC_SLOW_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define DAC_SLOW_IntClock__INDEX 0x02u
#define DAC_SLOW_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define DAC_SLOW_IntClock__PM_ACT_MSK 0x04u
#define DAC_SLOW_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define DAC_SLOW_IntClock__PM_STBY_MSK 0x04u
#define DAC_SLOW_VDAC8_viDAC8__CR0 CYREG_DAC3_CR0
#define DAC_SLOW_VDAC8_viDAC8__CR1 CYREG_DAC3_CR1
#define DAC_SLOW_VDAC8_viDAC8__D CYREG_DAC3_D
#define DAC_SLOW_VDAC8_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define DAC_SLOW_VDAC8_viDAC8__PM_ACT_MSK 0x08u
#define DAC_SLOW_VDAC8_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define DAC_SLOW_VDAC8_viDAC8__PM_STBY_MSK 0x08u
#define DAC_SLOW_VDAC8_viDAC8__STROBE CYREG_DAC3_STROBE
#define DAC_SLOW_VDAC8_viDAC8__SW0 CYREG_DAC3_SW0
#define DAC_SLOW_VDAC8_viDAC8__SW2 CYREG_DAC3_SW2
#define DAC_SLOW_VDAC8_viDAC8__SW3 CYREG_DAC3_SW3
#define DAC_SLOW_VDAC8_viDAC8__SW4 CYREG_DAC3_SW4
#define DAC_SLOW_VDAC8_viDAC8__TR CYREG_DAC3_TR
#define DAC_SLOW_VDAC8_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC3_M1
#define DAC_SLOW_VDAC8_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC3_M2
#define DAC_SLOW_VDAC8_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC3_M3
#define DAC_SLOW_VDAC8_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC3_M4
#define DAC_SLOW_VDAC8_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC3_M5
#define DAC_SLOW_VDAC8_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC3_M6
#define DAC_SLOW_VDAC8_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC3_M7
#define DAC_SLOW_VDAC8_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC3_M8
#define DAC_SLOW_VDAC8_viDAC8__TST CYREG_DAC3_TST

/* DMA_AVG */
#define DMA_AVG__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define DMA_AVG__DRQ_NUMBER 1u
#define DMA_AVG__NUMBEROF_TDS 0u
#define DMA_AVG__PRIORITY 2u
#define DMA_AVG__TERMIN_EN 0u
#define DMA_AVG__TERMIN_SEL 0u
#define DMA_AVG__TERMOUT0_EN 0u
#define DMA_AVG__TERMOUT0_SEL 0u
#define DMA_AVG__TERMOUT1_EN 0u
#define DMA_AVG__TERMOUT1_SEL 0u

/* DMA_HAM2SER */
#define DMA_HAM2SER__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define DMA_HAM2SER__DRQ_NUMBER 2u
#define DMA_HAM2SER__NUMBEROF_TDS 0u
#define DMA_HAM2SER__PRIORITY 2u
#define DMA_HAM2SER__TERMIN_EN 0u
#define DMA_HAM2SER__TERMIN_SEL 0u
#define DMA_HAM2SER__TERMOUT0_EN 1u
#define DMA_HAM2SER__TERMOUT0_SEL 2u
#define DMA_HAM2SER__TERMOUT1_EN 0u
#define DMA_HAM2SER__TERMOUT1_SEL 0u

/* DMA_PAY */
#define DMA_PAY__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define DMA_PAY__DRQ_NUMBER 3u
#define DMA_PAY__NUMBEROF_TDS 0u
#define DMA_PAY__PRIORITY 2u
#define DMA_PAY__TERMIN_EN 0u
#define DMA_PAY__TERMIN_SEL 0u
#define DMA_PAY__TERMOUT0_EN 0u
#define DMA_PAY__TERMOUT0_SEL 0u
#define DMA_PAY__TERMOUT1_EN 0u
#define DMA_PAY__TERMOUT1_SEL 0u

/* DMA_RX */
#define DMA_RX__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define DMA_RX__DRQ_NUMBER 0u
#define DMA_RX__NUMBEROF_TDS 0u
#define DMA_RX__PRIORITY 2u
#define DMA_RX__TERMIN_EN 0u
#define DMA_RX__TERMIN_SEL 0u
#define DMA_RX__TERMOUT0_EN 1u
#define DMA_RX__TERMOUT0_SEL 0u
#define DMA_RX__TERMOUT1_EN 0u
#define DMA_RX__TERMOUT1_SEL 0u

/* ISR_ADC_RX */
#define ISR_ADC_RX__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ISR_ADC_RX__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ISR_ADC_RX__INTC_MASK 0x01u
#define ISR_ADC_RX__INTC_NUMBER 0u
#define ISR_ADC_RX__INTC_PRIOR_NUM 7u
#define ISR_ADC_RX__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define ISR_ADC_RX__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ISR_ADC_RX__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* ISR_HEADER_READ */
#define ISR_HEADER_READ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ISR_HEADER_READ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ISR_HEADER_READ__INTC_MASK 0x02u
#define ISR_HEADER_READ__INTC_NUMBER 1u
#define ISR_HEADER_READ__INTC_PRIOR_NUM 7u
#define ISR_HEADER_READ__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define ISR_HEADER_READ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ISR_HEADER_READ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* ISR_INJ_CHECK */
#define ISR_INJ_CHECK__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ISR_INJ_CHECK__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ISR_INJ_CHECK__INTC_MASK 0x04u
#define ISR_INJ_CHECK__INTC_NUMBER 2u
#define ISR_INJ_CHECK__INTC_PRIOR_NUM 7u
#define ISR_INJ_CHECK__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define ISR_INJ_CHECK__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ISR_INJ_CHECK__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* ISR_SYMB */
#define ISR_SYMB__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ISR_SYMB__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ISR_SYMB__INTC_MASK 0x08u
#define ISR_SYMB__INTC_NUMBER 3u
#define ISR_SYMB__INTC_PRIOR_NUM 7u
#define ISR_SYMB__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define ISR_SYMB__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ISR_SYMB__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* PWM_LED */
#define PWM_LED_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_LED_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_LED_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define PWM_LED_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B1_UDB07_08_ST
#define PWM_LED_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_LED_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_LED_PWMUDB_genblk8_stsreg__MASK 0x09u
#define PWM_LED_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B1_UDB07_MSK
#define PWM_LED_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define PWM_LED_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B1_UDB07_ST
#define PWM_LED_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB06_07_A0
#define PWM_LED_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB06_07_A1
#define PWM_LED_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB06_07_D0
#define PWM_LED_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB06_07_D1
#define PWM_LED_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define PWM_LED_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB06_07_F0
#define PWM_LED_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB06_07_F1
#define PWM_LED_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_B0_UDB06_A0_A1
#define PWM_LED_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_B0_UDB06_A0
#define PWM_LED_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_B0_UDB06_A1
#define PWM_LED_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_B0_UDB06_D0_D1
#define PWM_LED_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_B0_UDB06_D0
#define PWM_LED_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_B0_UDB06_D1
#define PWM_LED_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define PWM_LED_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_B0_UDB06_F0_F1
#define PWM_LED_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_B0_UDB06_F0
#define PWM_LED_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_B0_UDB06_F1
#define PWM_LED_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define PWM_LED_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL

/* Pin_1 */
#define Pin_1__0__INTTYPE CYREG_PICU0_INTTYPE2
#define Pin_1__0__MASK 0x04u
#define Pin_1__0__PC CYREG_PRT0_PC2
#define Pin_1__0__PORT 0u
#define Pin_1__0__SHIFT 2u
#define Pin_1__AG CYREG_PRT0_AG
#define Pin_1__AMUX CYREG_PRT0_AMUX
#define Pin_1__BIE CYREG_PRT0_BIE
#define Pin_1__BIT_MASK CYREG_PRT0_BIT_MASK
#define Pin_1__BYP CYREG_PRT0_BYP
#define Pin_1__CTL CYREG_PRT0_CTL
#define Pin_1__DM0 CYREG_PRT0_DM0
#define Pin_1__DM1 CYREG_PRT0_DM1
#define Pin_1__DM2 CYREG_PRT0_DM2
#define Pin_1__DR CYREG_PRT0_DR
#define Pin_1__INP_DIS CYREG_PRT0_INP_DIS
#define Pin_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Pin_1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Pin_1__LCD_EN CYREG_PRT0_LCD_EN
#define Pin_1__MASK 0x04u
#define Pin_1__PORT 0u
#define Pin_1__PRT CYREG_PRT0_PRT
#define Pin_1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Pin_1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Pin_1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Pin_1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Pin_1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Pin_1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Pin_1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Pin_1__PS CYREG_PRT0_PS
#define Pin_1__SHIFT 2u
#define Pin_1__SLW CYREG_PRT0_SLW

/* Pin_2 */
#define Pin_2__0__INTTYPE CYREG_PICU15_INTTYPE1
#define Pin_2__0__MASK 0x02u
#define Pin_2__0__PC CYREG_IO_PC_PRT15_PC1
#define Pin_2__0__PORT 15u
#define Pin_2__0__SHIFT 1u
#define Pin_2__AG CYREG_PRT15_AG
#define Pin_2__AMUX CYREG_PRT15_AMUX
#define Pin_2__BIE CYREG_PRT15_BIE
#define Pin_2__BIT_MASK CYREG_PRT15_BIT_MASK
#define Pin_2__BYP CYREG_PRT15_BYP
#define Pin_2__CTL CYREG_PRT15_CTL
#define Pin_2__DM0 CYREG_PRT15_DM0
#define Pin_2__DM1 CYREG_PRT15_DM1
#define Pin_2__DM2 CYREG_PRT15_DM2
#define Pin_2__DR CYREG_PRT15_DR
#define Pin_2__INP_DIS CYREG_PRT15_INP_DIS
#define Pin_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define Pin_2__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define Pin_2__LCD_EN CYREG_PRT15_LCD_EN
#define Pin_2__MASK 0x02u
#define Pin_2__PORT 15u
#define Pin_2__PRT CYREG_PRT15_PRT
#define Pin_2__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define Pin_2__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define Pin_2__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define Pin_2__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define Pin_2__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define Pin_2__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define Pin_2__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define Pin_2__PS CYREG_PRT15_PS
#define Pin_2__SHIFT 1u
#define Pin_2__SLW CYREG_PRT15_SLW

/* Pin_3 */
#define Pin_3__0__INTTYPE CYREG_PICU1_INTTYPE5
#define Pin_3__0__MASK 0x20u
#define Pin_3__0__PC CYREG_PRT1_PC5
#define Pin_3__0__PORT 1u
#define Pin_3__0__SHIFT 5u
#define Pin_3__AG CYREG_PRT1_AG
#define Pin_3__AMUX CYREG_PRT1_AMUX
#define Pin_3__BIE CYREG_PRT1_BIE
#define Pin_3__BIT_MASK CYREG_PRT1_BIT_MASK
#define Pin_3__BYP CYREG_PRT1_BYP
#define Pin_3__CTL CYREG_PRT1_CTL
#define Pin_3__DM0 CYREG_PRT1_DM0
#define Pin_3__DM1 CYREG_PRT1_DM1
#define Pin_3__DM2 CYREG_PRT1_DM2
#define Pin_3__DR CYREG_PRT1_DR
#define Pin_3__INP_DIS CYREG_PRT1_INP_DIS
#define Pin_3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Pin_3__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Pin_3__LCD_EN CYREG_PRT1_LCD_EN
#define Pin_3__MASK 0x20u
#define Pin_3__PORT 1u
#define Pin_3__PRT CYREG_PRT1_PRT
#define Pin_3__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Pin_3__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Pin_3__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Pin_3__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Pin_3__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Pin_3__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Pin_3__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Pin_3__PS CYREG_PRT1_PS
#define Pin_3__SHIFT 5u
#define Pin_3__SLW CYREG_PRT1_SLW

/* Pin_4 */
#define Pin_4__0__INTTYPE CYREG_PICU0_INTTYPE0
#define Pin_4__0__MASK 0x01u
#define Pin_4__0__PC CYREG_PRT0_PC0
#define Pin_4__0__PORT 0u
#define Pin_4__0__SHIFT 0u
#define Pin_4__AG CYREG_PRT0_AG
#define Pin_4__AMUX CYREG_PRT0_AMUX
#define Pin_4__BIE CYREG_PRT0_BIE
#define Pin_4__BIT_MASK CYREG_PRT0_BIT_MASK
#define Pin_4__BYP CYREG_PRT0_BYP
#define Pin_4__CTL CYREG_PRT0_CTL
#define Pin_4__DM0 CYREG_PRT0_DM0
#define Pin_4__DM1 CYREG_PRT0_DM1
#define Pin_4__DM2 CYREG_PRT0_DM2
#define Pin_4__DR CYREG_PRT0_DR
#define Pin_4__INP_DIS CYREG_PRT0_INP_DIS
#define Pin_4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Pin_4__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Pin_4__LCD_EN CYREG_PRT0_LCD_EN
#define Pin_4__MASK 0x01u
#define Pin_4__PORT 0u
#define Pin_4__PRT CYREG_PRT0_PRT
#define Pin_4__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Pin_4__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Pin_4__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Pin_4__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Pin_4__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Pin_4__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Pin_4__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Pin_4__PS CYREG_PRT0_PS
#define Pin_4__SHIFT 0u
#define Pin_4__SLW CYREG_PRT0_SLW

/* Pin_5 */
#define Pin_5__0__INTTYPE CYREG_PICU0_INTTYPE3
#define Pin_5__0__MASK 0x08u
#define Pin_5__0__PC CYREG_PRT0_PC3
#define Pin_5__0__PORT 0u
#define Pin_5__0__SHIFT 3u
#define Pin_5__AG CYREG_PRT0_AG
#define Pin_5__AMUX CYREG_PRT0_AMUX
#define Pin_5__BIE CYREG_PRT0_BIE
#define Pin_5__BIT_MASK CYREG_PRT0_BIT_MASK
#define Pin_5__BYP CYREG_PRT0_BYP
#define Pin_5__CTL CYREG_PRT0_CTL
#define Pin_5__DM0 CYREG_PRT0_DM0
#define Pin_5__DM1 CYREG_PRT0_DM1
#define Pin_5__DM2 CYREG_PRT0_DM2
#define Pin_5__DR CYREG_PRT0_DR
#define Pin_5__INP_DIS CYREG_PRT0_INP_DIS
#define Pin_5__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Pin_5__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Pin_5__LCD_EN CYREG_PRT0_LCD_EN
#define Pin_5__MASK 0x08u
#define Pin_5__PORT 0u
#define Pin_5__PRT CYREG_PRT0_PRT
#define Pin_5__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Pin_5__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Pin_5__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Pin_5__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Pin_5__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Pin_5__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Pin_5__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Pin_5__PS CYREG_PRT0_PS
#define Pin_5__SHIFT 3u
#define Pin_5__SLW CYREG_PRT0_SLW

/* Rx_1 */
#define Rx_1__0__INTTYPE CYREG_PICU12_INTTYPE2
#define Rx_1__0__MASK 0x04u
#define Rx_1__0__PC CYREG_PRT12_PC2
#define Rx_1__0__PORT 12u
#define Rx_1__0__SHIFT 2u
#define Rx_1__AG CYREG_PRT12_AG
#define Rx_1__BIE CYREG_PRT12_BIE
#define Rx_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define Rx_1__BYP CYREG_PRT12_BYP
#define Rx_1__DM0 CYREG_PRT12_DM0
#define Rx_1__DM1 CYREG_PRT12_DM1
#define Rx_1__DM2 CYREG_PRT12_DM2
#define Rx_1__DR CYREG_PRT12_DR
#define Rx_1__INP_DIS CYREG_PRT12_INP_DIS
#define Rx_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Rx_1__MASK 0x04u
#define Rx_1__PORT 12u
#define Rx_1__PRT CYREG_PRT12_PRT
#define Rx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Rx_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Rx_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Rx_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Rx_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Rx_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Rx_1__PS CYREG_PRT12_PS
#define Rx_1__SHIFT 2u
#define Rx_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define Rx_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Rx_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Rx_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Rx_1__SLW CYREG_PRT12_SLW

/* SHIFT_CLK */
#define SHIFT_CLK__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define SHIFT_CLK__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define SHIFT_CLK__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define SHIFT_CLK__CFG2_SRC_SEL_MASK 0x07u
#define SHIFT_CLK__INDEX 0x01u
#define SHIFT_CLK__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define SHIFT_CLK__PM_ACT_MSK 0x02u
#define SHIFT_CLK__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define SHIFT_CLK__PM_STBY_MSK 0x02u

/* SLOT_CLK */
#define SLOT_CLK__CFG0 CYREG_CLKDIST_DCFG4_CFG0
#define SLOT_CLK__CFG1 CYREG_CLKDIST_DCFG4_CFG1
#define SLOT_CLK__CFG2 CYREG_CLKDIST_DCFG4_CFG2
#define SLOT_CLK__CFG2_SRC_SEL_MASK 0x07u
#define SLOT_CLK__INDEX 0x04u
#define SLOT_CLK__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define SLOT_CLK__PM_ACT_MSK 0x10u
#define SLOT_CLK__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define SLOT_CLK__PM_STBY_MSK 0x10u

/* SREG_HAM_OUT */
#define SREG_HAM_OUT_sts_sts_reg__1__MASK 0x02u
#define SREG_HAM_OUT_sts_sts_reg__1__POS 1
#define SREG_HAM_OUT_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define SREG_HAM_OUT_sts_sts_reg__16BIT_STATUS_REG CYREG_B0_UDB04_05_ST
#define SREG_HAM_OUT_sts_sts_reg__MASK 0x02u
#define SREG_HAM_OUT_sts_sts_reg__MASK_REG CYREG_B0_UDB04_MSK
#define SREG_HAM_OUT_sts_sts_reg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define SREG_HAM_OUT_sts_sts_reg__PER_ST_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define SREG_HAM_OUT_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define SREG_HAM_OUT_sts_sts_reg__STATUS_CNT_REG CYREG_B0_UDB04_ST_CTL
#define SREG_HAM_OUT_sts_sts_reg__STATUS_CONTROL_REG CYREG_B0_UDB04_ST_CTL
#define SREG_HAM_OUT_sts_sts_reg__STATUS_REG CYREG_B0_UDB04_ST

/* SREG_HEAD */
#define SREG_HEAD_sts_sts_reg__0__MASK 0x01u
#define SREG_HEAD_sts_sts_reg__0__POS 0
#define SREG_HEAD_sts_sts_reg__1__MASK 0x02u
#define SREG_HEAD_sts_sts_reg__1__POS 1
#define SREG_HEAD_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define SREG_HEAD_sts_sts_reg__16BIT_STATUS_REG CYREG_B0_UDB06_07_ST
#define SREG_HEAD_sts_sts_reg__2__MASK 0x04u
#define SREG_HEAD_sts_sts_reg__2__POS 2
#define SREG_HEAD_sts_sts_reg__3__MASK 0x08u
#define SREG_HEAD_sts_sts_reg__3__POS 3
#define SREG_HEAD_sts_sts_reg__MASK 0x0Fu
#define SREG_HEAD_sts_sts_reg__MASK_REG CYREG_B0_UDB06_MSK
#define SREG_HEAD_sts_sts_reg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define SREG_HEAD_sts_sts_reg__PER_ST_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define SREG_HEAD_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define SREG_HEAD_sts_sts_reg__STATUS_CNT_REG CYREG_B0_UDB06_ST_CTL
#define SREG_HEAD_sts_sts_reg__STATUS_CONTROL_REG CYREG_B0_UDB06_ST_CTL
#define SREG_HEAD_sts_sts_reg__STATUS_REG CYREG_B0_UDB06_ST

/* SREG_SYMB */
#define SREG_SYMB_sts_sts_reg__0__MASK 0x01u
#define SREG_SYMB_sts_sts_reg__0__POS 0
#define SREG_SYMB_sts_sts_reg__1__MASK 0x02u
#define SREG_SYMB_sts_sts_reg__1__POS 1
#define SREG_SYMB_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define SREG_SYMB_sts_sts_reg__16BIT_STATUS_REG CYREG_B1_UDB06_07_ST
#define SREG_SYMB_sts_sts_reg__2__MASK 0x04u
#define SREG_SYMB_sts_sts_reg__2__POS 2
#define SREG_SYMB_sts_sts_reg__3__MASK 0x08u
#define SREG_SYMB_sts_sts_reg__3__POS 3
#define SREG_SYMB_sts_sts_reg__4__MASK 0x10u
#define SREG_SYMB_sts_sts_reg__4__POS 4
#define SREG_SYMB_sts_sts_reg__MASK 0x1Fu
#define SREG_SYMB_sts_sts_reg__MASK_REG CYREG_B1_UDB06_MSK
#define SREG_SYMB_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define SREG_SYMB_sts_sts_reg__STATUS_REG CYREG_B1_UDB06_ST

/* Tx_1 */
#define Tx_1__0__INTTYPE CYREG_PICU0_INTTYPE1
#define Tx_1__0__MASK 0x02u
#define Tx_1__0__PC CYREG_PRT0_PC1
#define Tx_1__0__PORT 0u
#define Tx_1__0__SHIFT 1u
#define Tx_1__AG CYREG_PRT0_AG
#define Tx_1__AMUX CYREG_PRT0_AMUX
#define Tx_1__BIE CYREG_PRT0_BIE
#define Tx_1__BIT_MASK CYREG_PRT0_BIT_MASK
#define Tx_1__BYP CYREG_PRT0_BYP
#define Tx_1__CTL CYREG_PRT0_CTL
#define Tx_1__DM0 CYREG_PRT0_DM0
#define Tx_1__DM1 CYREG_PRT0_DM1
#define Tx_1__DM2 CYREG_PRT0_DM2
#define Tx_1__DR CYREG_PRT0_DR
#define Tx_1__INP_DIS CYREG_PRT0_INP_DIS
#define Tx_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Tx_1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Tx_1__LCD_EN CYREG_PRT0_LCD_EN
#define Tx_1__MASK 0x02u
#define Tx_1__PORT 0u
#define Tx_1__PRT CYREG_PRT0_PRT
#define Tx_1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Tx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Tx_1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Tx_1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Tx_1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Tx_1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Tx_1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Tx_1__PS CYREG_PRT0_PS
#define Tx_1__SHIFT 1u
#define Tx_1__SLW CYREG_PRT0_SLW

/* UART_BUART */
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB05_06_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB05_06_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB05_06_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB05_06_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define UART_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B0_UDB05_CTL
#define UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B0_UDB05_ST_CTL
#define UART_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B0_UDB05_CTL
#define UART_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B0_UDB05_ST_CTL
#define UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B0_UDB05_MSK
#define UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB05_06_ST
#define UART_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B0_UDB05_MSK
#define UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB05_ST_CTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB05_ST_CTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B0_UDB05_ST
#define UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B1_UDB06_07_A0
#define UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B1_UDB06_07_A1
#define UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B1_UDB06_07_D0
#define UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B1_UDB06_07_D1
#define UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B1_UDB06_07_F0
#define UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B1_UDB06_07_F1
#define UART_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B1_UDB06_A0_A1
#define UART_BUART_sRX_RxShifter_u0__A0_REG CYREG_B1_UDB06_A0
#define UART_BUART_sRX_RxShifter_u0__A1_REG CYREG_B1_UDB06_A1
#define UART_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B1_UDB06_D0_D1
#define UART_BUART_sRX_RxShifter_u0__D0_REG CYREG_B1_UDB06_D0
#define UART_BUART_sRX_RxShifter_u0__D1_REG CYREG_B1_UDB06_D1
#define UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define UART_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B1_UDB06_F0_F1
#define UART_BUART_sRX_RxShifter_u0__F0_REG CYREG_B1_UDB06_F0
#define UART_BUART_sRX_RxShifter_u0__F1_REG CYREG_B1_UDB06_F1
#define UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define UART_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B1_UDB05_06_ST
#define UART_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_BUART_sRX_RxSts__3__POS 3
#define UART_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_BUART_sRX_RxSts__4__POS 4
#define UART_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_BUART_sRX_RxSts__5__POS 5
#define UART_BUART_sRX_RxSts__MASK 0x38u
#define UART_BUART_sRX_RxSts__MASK_REG CYREG_B1_UDB05_MSK
#define UART_BUART_sRX_RxSts__MASK_ST_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define UART_BUART_sRX_RxSts__PER_ST_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define UART_BUART_sRX_RxSts__STATUS_CNT_REG CYREG_B1_UDB05_ST_CTL
#define UART_BUART_sRX_RxSts__STATUS_CONTROL_REG CYREG_B1_UDB05_ST_CTL
#define UART_BUART_sRX_RxSts__STATUS_REG CYREG_B1_UDB05_ST
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B0_UDB07_08_A0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B0_UDB07_08_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B0_UDB07_08_D0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B0_UDB07_08_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B0_UDB07_08_F0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B0_UDB07_08_F1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB07_A0_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB07_A0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB07_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB07_D0_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB07_D0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB07_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB07_F0_F1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB07_F0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB07_F1
#define UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B1_UDB08_09_A0
#define UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B1_UDB08_09_A1
#define UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B1_UDB08_09_D0
#define UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B1_UDB08_09_D1
#define UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B1_UDB08_09_F0
#define UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B1_UDB08_09_F1
#define UART_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B1_UDB08_A0_A1
#define UART_BUART_sTX_TxShifter_u0__A0_REG CYREG_B1_UDB08_A0
#define UART_BUART_sTX_TxShifter_u0__A1_REG CYREG_B1_UDB08_A1
#define UART_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B1_UDB08_D0_D1
#define UART_BUART_sTX_TxShifter_u0__D0_REG CYREG_B1_UDB08_D0
#define UART_BUART_sTX_TxShifter_u0__D1_REG CYREG_B1_UDB08_D1
#define UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define UART_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B1_UDB08_F0_F1
#define UART_BUART_sTX_TxShifter_u0__F0_REG CYREG_B1_UDB08_F0
#define UART_BUART_sTX_TxShifter_u0__F1_REG CYREG_B1_UDB08_F1
#define UART_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_BUART_sTX_TxSts__0__POS 0
#define UART_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_BUART_sTX_TxSts__1__POS 1
#define UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define UART_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B1_UDB08_09_ST
#define UART_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_BUART_sTX_TxSts__2__POS 2
#define UART_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_BUART_sTX_TxSts__3__POS 3
#define UART_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_BUART_sTX_TxSts__MASK_REG CYREG_B1_UDB08_MSK
#define UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define UART_BUART_sTX_TxSts__STATUS_REG CYREG_B1_UDB08_ST

/* UART_IntClock */
#define UART_IntClock__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define UART_IntClock__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define UART_IntClock__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define UART_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_IntClock__INDEX 0x00u
#define UART_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_IntClock__PM_ACT_MSK 0x01u
#define UART_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_IntClock__PM_STBY_MSK 0x01u

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "SHW_full"
#define CY_VERSION "PSoC Creator  4.1 Update 1"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 16u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 16u
#define CYDEV_CHIP_MEMBER_4D 12u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 17u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 15u
#define CYDEV_CHIP_MEMBER_4I 21u
#define CYDEV_CHIP_MEMBER_4J 13u
#define CYDEV_CHIP_MEMBER_4K 14u
#define CYDEV_CHIP_MEMBER_4L 20u
#define CYDEV_CHIP_MEMBER_4M 19u
#define CYDEV_CHIP_MEMBER_4N 9u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 18u
#define CYDEV_CHIP_MEMBER_4Q 11u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 22u
#define CYDEV_CHIP_MEMBER_FM3 26u
#define CYDEV_CHIP_MEMBER_FM4 27u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 23u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 24u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 25u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 0u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x0000001Eu
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x0000003Fu
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
