<?xml version="1.0" encoding="utf-8" standalone="yes"?>
<rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom">
  <channel>
    <title>FPGA on TienYao@Tech</title>
    <link>http://localhost:12948/tags/fpga/</link>
    <description>Recent content in FPGA on TienYao@Tech</description>
    <generator>Hugo -- gohugo.io</generator>
    <language>en</language>
    <copyright>© 2025 TienYao</copyright>
    <lastBuildDate>Tue, 11 Feb 2025 09:24:56 +0800</lastBuildDate><atom:link href="http://localhost:12948/tags/fpga/index.xml" rel="self" type="application/rss+xml" />
    
    <item>
      <title>🔢 數位除法器設計與實現 - 基於FPGA的移位除法算法</title>
      <link>http://localhost:12948/posts/fpga_divider/</link>
      <pubDate>Tue, 11 Feb 2025 09:24:56 +0800</pubDate>
      
      <guid>http://localhost:12948/posts/fpga_divider/</guid>
      <description>&lt;h1 class=&#34;relative group&#34;&gt;🔢 數位除法器設計與實現 - 基於FPGA的移位除法算法 
    &lt;div id=&#34;-%E6%95%B8%E4%BD%8D%E9%99%A4%E6%B3%95%E5%99%A8%E8%A8%AD%E8%A8%88%E8%88%87%E5%AF%A6%E7%8F%BE---%E5%9F%BA%E6%96%BCfpga%E7%9A%84%E7%A7%BB%E4%BD%8D%E9%99%A4%E6%B3%95%E7%AE%97%E6%B3%95&#34; class=&#34;anchor&#34;&gt;&lt;/div&gt;
    
    &lt;span
        class=&#34;absolute top-0 w-6 transition-opacity opacity-0 ltr:-left-6 rtl:-right-6 not-prose group-hover:opacity-100&#34;&gt;
        &lt;a class=&#34;group-hover:text-primary-300 dark:group-hover:text-neutral-700&#34;
            style=&#34;text-decoration-line: none !important;&#34; href=&#34;#-%E6%95%B8%E4%BD%8D%E9%99%A4%E6%B3%95%E5%99%A8%E8%A8%AD%E8%A8%88%E8%88%87%E5%AF%A6%E7%8F%BE---%E5%9F%BA%E6%96%BCfpga%E7%9A%84%E7%A7%BB%E4%BD%8D%E9%99%A4%E6%B3%95%E7%AE%97%E6%B3%95&#34; aria-label=&#34;Anchor&#34;&gt;#&lt;/a&gt;
    &lt;/span&gt;        
    
&lt;/h1&gt;


&lt;h2 class=&#34;relative group&#34;&gt;前言 
    &lt;div id=&#34;%E5%89%8D%E8%A8%80&#34; class=&#34;anchor&#34;&gt;&lt;/div&gt;
    
    &lt;span
        class=&#34;absolute top-0 w-6 transition-opacity opacity-0 ltr:-left-6 rtl:-right-6 not-prose group-hover:opacity-100&#34;&gt;
        &lt;a class=&#34;group-hover:text-primary-300 dark:group-hover:text-neutral-700&#34;
            style=&#34;text-decoration-line: none !important;&#34; href=&#34;#%E5%89%8D%E8%A8%80&#34; aria-label=&#34;Anchor&#34;&gt;#&lt;/a&gt;
    &lt;/span&gt;        
    
&lt;/h2&gt;
&lt;p&gt;在數位電路設計中，除法運算是一個重要但相對複雜的算術操作。本文將介紹一個基於FPGA的32位元除法器設計，採用移位除法算法實現。這個設計不僅具有良好的可擴展性，還提供了完整的測試驗證平台。&lt;/p&gt;</description>
      
    </item>
    
  </channel>
</rss>
