// Seed: 3137536712
module module_0 (
    output tri   id_0,
    input  tri   id_1,
    input  wor   id_2,
    output uwire id_3
);
  id_5(
      id_0
  );
  assign id_0 = id_1;
endmodule
program module_1 (
    input  supply1 id_0,
    output supply0 id_1
);
  wor id_3, id_4;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_0,
      id_1
  );
  assign modCall_1.type_0 = 0;
  id_5 :
  assert property (@(negedge id_5) id_4) id_3 = id_3 << -1;
  buf primCall (id_1, id_0);
endmodule
module module_2;
  wire id_2, id_3, id_4, id_5;
  assign id_2 = id_2;
endmodule
module module_3 (
    input tri id_0
);
  module_2 modCall_1 ();
  wire id_2, id_3, id_4, id_5;
endmodule
