// Seed: 571187332
module module_0 (
    input tri1  id_0,
    input uwire id_1
);
  module_2();
endmodule
module module_1 (
    input  wand id_0,
    input  wand id_1,
    output tri0 id_2,
    input  tri  id_3,
    input  wand id_4,
    input  wand id_5
);
  wire id_7;
  module_0(
      id_3, id_5
  );
  wire id_8;
endmodule
module module_2 ();
  assign id_1[1] = 1;
endmodule
module module_3 (
    output uwire id_0,
    output uwire id_1,
    output wire id_2,
    input wand id_3,
    input supply0 id_4,
    output tri1 id_5,
    output tri0 id_6,
    output tri id_7,
    input wor id_8,
    input uwire id_9,
    output supply1 id_10,
    output tri1 id_11,
    input supply1 id_12,
    input tri1 id_13,
    input wire id_14,
    input wire id_15
);
  module_2();
endmodule
