{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 04 17:34:12 2015 " "Info: Processing started: Fri Dec 04 17:34:12 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off serial_adder -c serial_adder " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off serial_adder -c serial_adder" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../shift_reg_str/shift_reg_str.vhd 4 2 " "Info: Found 4 design units, including 2 entities, in source file ../shift_reg_str/shift_reg_str.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D_FF-arc " "Info: Found design unit 1: D_FF-arc" {  } { { "../shift_reg_str/shift_reg_str.vhd" "" { Text "D:/Quartus_Tests/askisi_4/shift_reg_str/shift_reg_str.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 shift_reg_str-struct " "Info: Found design unit 2: shift_reg_str-struct" {  } { { "../shift_reg_str/shift_reg_str.vhd" "" { Text "D:/Quartus_Tests/askisi_4/shift_reg_str/shift_reg_str.vhd" 39 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 D_FF " "Info: Found entity 1: D_FF" {  } { { "../shift_reg_str/shift_reg_str.vhd" "" { Text "D:/Quartus_Tests/askisi_4/shift_reg_str/shift_reg_str.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "2 shift_reg_str " "Info: Found entity 2: shift_reg_str" {  } { { "../shift_reg_str/shift_reg_str.vhd" "" { Text "D:/Quartus_Tests/askisi_4/shift_reg_str/shift_reg_str.vhd" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../Full_Adder/Full_Adder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../Full_Adder/Full_Adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Full_Adder-fa_arc " "Info: Found design unit 1: Full_Adder-fa_arc" {  } { { "../Full_Adder/Full_Adder.vhd" "" { Text "D:/Quartus_Tests/askisi_4/Full_Adder/Full_Adder.vhd" 7 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 Full_Adder " "Info: Found entity 1: Full_Adder" {  } { { "../Full_Adder/Full_Adder.vhd" "" { Text "D:/Quartus_Tests/askisi_4/Full_Adder/Full_Adder.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_adder.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file serial_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_pkg " "Info: Found design unit 1: my_pkg" {  } { { "serial_adder.vhd" "" { Text "D:/Quartus_Tests/askisi_4/serial_adder/serial_adder.vhd" 5 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 serial_adder-struct " "Info: Found design unit 2: serial_adder-struct" {  } { { "serial_adder.vhd" "" { Text "D:/Quartus_Tests/askisi_4/serial_adder/serial_adder.vhd" 42 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 serial_adder " "Info: Found entity 1: serial_adder" {  } { { "serial_adder.vhd" "" { Text "D:/Quartus_Tests/askisi_4/serial_adder/serial_adder.vhd" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "serial_adder " "Info: Elaborating entity \"serial_adder\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_reg_str shift_reg_str:REG_A " "Info: Elaborating entity \"shift_reg_str\" for hierarchy \"shift_reg_str:REG_A\"" {  } { { "serial_adder.vhd" "REG_A" { Text "D:/Quartus_Tests/askisi_4/serial_adder/serial_adder.vhd" 69 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
