-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj/hdlsrc/HDLTx/full_tx_raw_src_BPSK_Modulator_Baseband.vhd
-- Created: 2024-08-31 20:20:58
-- 
-- Generated by MATLAB 24.1, HDL Coder 24.1, and Simulink 24.1
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: full_tx_raw_src_BPSK_Modulator_Baseband
-- Source Path: HDLTx/full_tx/full_ofdm_modulator/enabled_qam_and_scrambler/qam_mod/BPSK Modulator Baseband
-- Hierarchy Level: 4
-- Model version: 4.99
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY full_tx_raw_src_BPSK_Modulator_Baseband IS
  PORT( in0                               :   IN    std_logic;  -- ufix1
        out0_re                           :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
        out0_im                           :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
        );
END full_tx_raw_src_BPSK_Modulator_Baseband;


ARCHITECTURE rtl OF full_tx_raw_src_BPSK_Modulator_Baseband IS

  -- Signals
  SIGNAL inphase_val0                     : signed(15 DOWNTO 0);  -- sfix16_En14
  SIGNAL inphase_val1                     : signed(15 DOWNTO 0);  -- sfix16_En14
  SIGNAL inphase                          : signed(15 DOWNTO 0);  -- sfix16_En14
  SIGNAL quadrature                       : signed(15 DOWNTO 0);  -- sfix16_En14

BEGIN
  inphase_val0 <= to_signed(16#4000#, 16);

  inphase_val1 <= to_signed(-16#4000#, 16);

  
  inphase <= inphase_val0 WHEN in0 = '0' ELSE
      inphase_val1;

  out0_re <= std_logic_vector(inphase);

  quadrature <= to_signed(16#0000#, 16);

  out0_im <= std_logic_vector(quadrature);

END rtl;

