Info (10281): Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object "BYTE_TO_WORD_SHIFT" differs only in case from object "byte_to_word_shift" in the same scope File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 139
Info (10281): Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object "addr_incr" differs only in case from object "ADDR_INCR" in the same scope File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_wrap_burst_converter.sv Line: 279
Info (10281): Verilog HDL Declaration information at final_project_platform_mm_interconnect_0_router_007.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_007.sv Line: 48
Info (10281): Verilog HDL Declaration information at final_project_platform_mm_interconnect_0_router_007.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_007.sv Line: 49
Info (10281): Verilog HDL Declaration information at final_project_platform_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at final_project_platform_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at final_project_platform_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at final_project_platform_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router.sv Line: 49
Warning (10273): Verilog HDL warning at HexDriver.sv(23): extended using "x" or "z" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/HexDriver.sv Line: 23
Info (10281): Verilog HDL Declaration information at spi_control.v(12): object "spi_clk" differs only in case from object "SPI_CLK" in the same scope File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/spi_control.v Line: 12
Info (10281): Verilog HDL Declaration information at spi_serdes.v(4): object "spi_clk" differs only in case from object "SPI_CLK" in the same scope File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/spi_serdes.v Line: 4
Info (10281): Verilog HDL Declaration information at spi_serdes.v(24): object "READ" differs only in case from object "read" in the same scope File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/spi_serdes.v Line: 24
