 
****************************************
Report : qor
Design : systolic_array
Version: L-2016.03-SP5-3
Date   : Tue Dec 27 20:15:46 2022
****************************************


  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:             12.000
  Critical Path Length:        19.362
  Critical Path Slack:         24.293
  Critical Path Clk Period:    40.000
  Total Negative Slack:         0.000
  No. of Violating Paths:       0.000
  Worst Hold Violation:         0.000
  Total Hold Violation:         0.000
  No. of Hold Violations:       0.000
  -----------------------------------

  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:              7.000
  Critical Path Length:         6.536
  Critical Path Slack:          4.466
  Critical Path Clk Period:    40.000
  Total Negative Slack:         0.000
  No. of Violating Paths:       0.000
  Worst Hold Violation:         0.000
  Total Hold Violation:         0.000
  No. of Hold Violations:       0.000
  -----------------------------------

  Timing Path Group 'clk_p'
  -----------------------------------
  Levels of Logic:             14.000
  Critical Path Length:         7.944
  Critical Path Slack:         31.500
  Critical Path Clk Period:    40.000
  Total Negative Slack:         0.000
  No. of Violating Paths:       0.000
  Worst Hold Violation:         0.000
  Total Hold Violation:         0.000
  No. of Hold Violations:       0.000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:               4078
  Buf/Inv Cell Count:             600
  Buf Cell Count:                 228
  Inv Cell Count:                 372
  CT Buf/Inv Cell Count:           15
  Combinational Cell Count:      3295
  Sequential Cell Count:          783
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:       52542.112
  Noncombinational Area:    32723.847
  Buf/Inv Area:              5474.829
  Total Buffer Area:         2476.186
  Total Inverter Area:       2998.643
  Macro/Black Box Area:         0.000
  Net Area:                     0.000
  Net XLength        :     206362.375
  Net YLength        :     182830.688
  -----------------------------------
  Cell Area:                85265.959
  Design Area:              85265.959
  Net Length        :      389193.062


  Design Rules
  -----------------------------------
  Total Number of Nets:          4387
  Nets With Violations:           263
  Max Trans Violations:           244
  Max Cap Violations:               0
  Max Fanout Violations:           22
  -----------------------------------


  Hostname: c01n10

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   0.000
  Logic Optimization:                 0.000
  Mapping Optimization:              17.485
  -----------------------------------------
  Overall Compile Time:              33.010
  Overall Compile Wall Clock Time:   34.234

  --------------------------------------------------------------------

  Design  WNS: 0.000  TNS: 0.000  Number of Violating Paths: 0  (with Crosstalk delta delays)


  Design (Hold)  WNS: 0.000  TNS: 0.000  Number of Violating Paths: 0  (with Crosstalk delta delays)

  --------------------------------------------------------------------


1
