/*
# Team ID:          1926
# Theme:            EcoMender Bot
# Author List:      Krishna Gupta
# Filename:         ripple_carry_adder
# File Description: Verilog code for Full Adder
# Global variables: None
*/

// Define Full Adder module
module full_adder (
    input a, b, c_in, // Define input ports a, b and c_in
    output sum , c_out // Define output ports sum and c_out
);

assign sum = a ^ b ^ c_in; // Define Sum logic
assign c_out = ((a & b) | (c_in & (a ^ b))); // Define Carry_out logic

endmodule
