	component cordic24 is
		port (
			a      : in  std_logic_vector(24 downto 0) := (others => 'X'); -- a
			areset : in  std_logic                     := 'X';             -- reset
			c      : out std_logic_vector(24 downto 0);                    -- c
			clk    : in  std_logic                     := 'X';             -- clk
			s      : out std_logic_vector(24 downto 0)                     -- s
		);
	end component cordic24;

