ARM GAS  C:\DOCUME~1\Remixvit\LOCALS~1\Temp\cceDGQZS.s 			page 1


   1              		.cpu cortex-m0
   2              		.fpu softvfp
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 1
  10              		.eabi_attribute 34, 0
  11              		.eabi_attribute 18, 4
  12              		.code	16
  13              		.file	"SCB2_SPI.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.SCB2_SpiPostEnable,"ax",%progbits
  18              		.align	2
  19              		.global	SCB2_SpiPostEnable
  20              		.code	16
  21              		.thumb_func
  22              		.type	SCB2_SpiPostEnable, %function
  23              	SCB2_SpiPostEnable:
  24              	.LFB1:
  25              		.file 1 ".\\Generated_Source\\PSoC4\\SCB2_SPI.c"
   1:.\Generated_Source\PSoC4/SCB2_SPI.c **** /*******************************************************************************
   2:.\Generated_Source\PSoC4/SCB2_SPI.c **** * File Name: SCB2_SPI.c
   3:.\Generated_Source\PSoC4/SCB2_SPI.c **** * Version 3.0
   4:.\Generated_Source\PSoC4/SCB2_SPI.c **** *
   5:.\Generated_Source\PSoC4/SCB2_SPI.c **** * Description:
   6:.\Generated_Source\PSoC4/SCB2_SPI.c **** *  This file provides the source code to the API for the SCB Component in
   7:.\Generated_Source\PSoC4/SCB2_SPI.c **** *  SPI mode.
   8:.\Generated_Source\PSoC4/SCB2_SPI.c **** *
   9:.\Generated_Source\PSoC4/SCB2_SPI.c **** * Note:
  10:.\Generated_Source\PSoC4/SCB2_SPI.c **** *
  11:.\Generated_Source\PSoC4/SCB2_SPI.c **** *******************************************************************************
  12:.\Generated_Source\PSoC4/SCB2_SPI.c **** * Copyright 2013-2015, Cypress Semiconductor Corporation.  All rights reserved.
  13:.\Generated_Source\PSoC4/SCB2_SPI.c **** * You may use this file only in accordance with the license, terms, conditions,
  14:.\Generated_Source\PSoC4/SCB2_SPI.c **** * disclaimers, and limitations in the end user license agreement accompanying
  15:.\Generated_Source\PSoC4/SCB2_SPI.c **** * the software package with which this file was provided.
  16:.\Generated_Source\PSoC4/SCB2_SPI.c **** *******************************************************************************/
  17:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
  18:.\Generated_Source\PSoC4/SCB2_SPI.c **** #include "SCB2_PVT.h"
  19:.\Generated_Source\PSoC4/SCB2_SPI.c **** #include "SCB2_SPI_UART_PVT.h"
  20:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
  21:.\Generated_Source\PSoC4/SCB2_SPI.c **** #if(SCB2_SCB_MODE_UNCONFIG_CONST_CFG)
  22:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
  23:.\Generated_Source\PSoC4/SCB2_SPI.c ****     /***************************************
  24:.\Generated_Source\PSoC4/SCB2_SPI.c ****     *  Configuration Structure Initialization
  25:.\Generated_Source\PSoC4/SCB2_SPI.c ****     ***************************************/
  26:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
  27:.\Generated_Source\PSoC4/SCB2_SPI.c ****     const SCB2_SPI_INIT_STRUCT SCB2_configSpi =
  28:.\Generated_Source\PSoC4/SCB2_SPI.c ****     {
  29:.\Generated_Source\PSoC4/SCB2_SPI.c ****         SCB2_SPI_MODE,
  30:.\Generated_Source\PSoC4/SCB2_SPI.c ****         SCB2_SPI_SUB_MODE,
  31:.\Generated_Source\PSoC4/SCB2_SPI.c ****         SCB2_SPI_CLOCK_MODE,
  32:.\Generated_Source\PSoC4/SCB2_SPI.c ****         SCB2_SPI_OVS_FACTOR,
ARM GAS  C:\DOCUME~1\Remixvit\LOCALS~1\Temp\cceDGQZS.s 			page 2


  33:.\Generated_Source\PSoC4/SCB2_SPI.c ****         SCB2_SPI_MEDIAN_FILTER_ENABLE,
  34:.\Generated_Source\PSoC4/SCB2_SPI.c ****         SCB2_SPI_LATE_MISO_SAMPLE_ENABLE,
  35:.\Generated_Source\PSoC4/SCB2_SPI.c ****         SCB2_SPI_WAKE_ENABLE,
  36:.\Generated_Source\PSoC4/SCB2_SPI.c ****         SCB2_SPI_RX_DATA_BITS_NUM,
  37:.\Generated_Source\PSoC4/SCB2_SPI.c ****         SCB2_SPI_TX_DATA_BITS_NUM,
  38:.\Generated_Source\PSoC4/SCB2_SPI.c ****         SCB2_SPI_BITS_ORDER,
  39:.\Generated_Source\PSoC4/SCB2_SPI.c ****         SCB2_SPI_TRANSFER_SEPARATION,
  40:.\Generated_Source\PSoC4/SCB2_SPI.c ****         0u,
  41:.\Generated_Source\PSoC4/SCB2_SPI.c ****         NULL,
  42:.\Generated_Source\PSoC4/SCB2_SPI.c ****         0u,
  43:.\Generated_Source\PSoC4/SCB2_SPI.c ****         NULL,
  44:.\Generated_Source\PSoC4/SCB2_SPI.c ****         (uint32) SCB2_SCB_IRQ_INTERNAL,
  45:.\Generated_Source\PSoC4/SCB2_SPI.c ****         SCB2_SPI_INTR_RX_MASK,
  46:.\Generated_Source\PSoC4/SCB2_SPI.c ****         SCB2_SPI_RX_TRIGGER_LEVEL,
  47:.\Generated_Source\PSoC4/SCB2_SPI.c ****         SCB2_SPI_INTR_TX_MASK,
  48:.\Generated_Source\PSoC4/SCB2_SPI.c ****         SCB2_SPI_TX_TRIGGER_LEVEL,
  49:.\Generated_Source\PSoC4/SCB2_SPI.c ****         (uint8) SCB2_SPI_BYTE_MODE_ENABLE,
  50:.\Generated_Source\PSoC4/SCB2_SPI.c ****         (uint8) SCB2_SPI_FREE_RUN_SCLK_ENABLE,
  51:.\Generated_Source\PSoC4/SCB2_SPI.c ****         (uint8) SCB2_SPI_SS_POLARITY
  52:.\Generated_Source\PSoC4/SCB2_SPI.c ****     };
  53:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
  54:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
  55:.\Generated_Source\PSoC4/SCB2_SPI.c ****     /*******************************************************************************
  56:.\Generated_Source\PSoC4/SCB2_SPI.c ****     * Function Name: SCB2_SpiInit
  57:.\Generated_Source\PSoC4/SCB2_SPI.c ****     ********************************************************************************
  58:.\Generated_Source\PSoC4/SCB2_SPI.c ****     *
  59:.\Generated_Source\PSoC4/SCB2_SPI.c ****     * Summary:
  60:.\Generated_Source\PSoC4/SCB2_SPI.c ****     *  Configures the SCB for the SPI operation.
  61:.\Generated_Source\PSoC4/SCB2_SPI.c ****     *
  62:.\Generated_Source\PSoC4/SCB2_SPI.c ****     * Parameters:
  63:.\Generated_Source\PSoC4/SCB2_SPI.c ****     *  config:  Pointer to a structure that contains the following ordered list of
  64:.\Generated_Source\PSoC4/SCB2_SPI.c ****     *           fields. These fields match the selections available in the
  65:.\Generated_Source\PSoC4/SCB2_SPI.c ****     *           customizer.
  66:.\Generated_Source\PSoC4/SCB2_SPI.c ****     *
  67:.\Generated_Source\PSoC4/SCB2_SPI.c ****     * Return:
  68:.\Generated_Source\PSoC4/SCB2_SPI.c ****     *  None
  69:.\Generated_Source\PSoC4/SCB2_SPI.c ****     *
  70:.\Generated_Source\PSoC4/SCB2_SPI.c ****     *******************************************************************************/
  71:.\Generated_Source\PSoC4/SCB2_SPI.c ****     void SCB2_SpiInit(const SCB2_SPI_INIT_STRUCT *config)
  72:.\Generated_Source\PSoC4/SCB2_SPI.c ****     {
  73:.\Generated_Source\PSoC4/SCB2_SPI.c ****         if(NULL == config)
  74:.\Generated_Source\PSoC4/SCB2_SPI.c ****         {
  75:.\Generated_Source\PSoC4/SCB2_SPI.c ****             CYASSERT(0u != 0u); /* Halt execution due to bad function parameter */
  76:.\Generated_Source\PSoC4/SCB2_SPI.c ****         }
  77:.\Generated_Source\PSoC4/SCB2_SPI.c ****         else
  78:.\Generated_Source\PSoC4/SCB2_SPI.c ****         {
  79:.\Generated_Source\PSoC4/SCB2_SPI.c ****             /* Configure pins */
  80:.\Generated_Source\PSoC4/SCB2_SPI.c ****             SCB2_SetPins(SCB2_SCB_MODE_SPI, config->mode, SCB2_DUMMY_PARAM);
  81:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
  82:.\Generated_Source\PSoC4/SCB2_SPI.c ****             /* Store internal configuration */
  83:.\Generated_Source\PSoC4/SCB2_SPI.c ****             SCB2_scbMode       = (uint8) SCB2_SCB_MODE_SPI;
  84:.\Generated_Source\PSoC4/SCB2_SPI.c ****             SCB2_scbEnableWake = (uint8) config->enableWake;
  85:.\Generated_Source\PSoC4/SCB2_SPI.c ****             SCB2_scbEnableIntr = (uint8) config->enableInterrupt;
  86:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
  87:.\Generated_Source\PSoC4/SCB2_SPI.c ****             /* Set RX direction internal variables */
  88:.\Generated_Source\PSoC4/SCB2_SPI.c ****             SCB2_rxBuffer      =         config->rxBuffer;
  89:.\Generated_Source\PSoC4/SCB2_SPI.c ****             SCB2_rxDataBits    = (uint8) config->rxDataBits;
ARM GAS  C:\DOCUME~1\Remixvit\LOCALS~1\Temp\cceDGQZS.s 			page 3


  90:.\Generated_Source\PSoC4/SCB2_SPI.c ****             SCB2_rxBufferSize  = (uint8) config->rxBufferSize;
  91:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
  92:.\Generated_Source\PSoC4/SCB2_SPI.c ****             /* Set TX direction internal variables */
  93:.\Generated_Source\PSoC4/SCB2_SPI.c ****             SCB2_txBuffer      =         config->txBuffer;
  94:.\Generated_Source\PSoC4/SCB2_SPI.c ****             SCB2_txDataBits    = (uint8) config->txDataBits;
  95:.\Generated_Source\PSoC4/SCB2_SPI.c ****             SCB2_txBufferSize  = (uint8) config->txBufferSize;
  96:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
  97:.\Generated_Source\PSoC4/SCB2_SPI.c ****             /* Configure SPI interface */
  98:.\Generated_Source\PSoC4/SCB2_SPI.c ****             SCB2_CTRL_REG     = SCB2_GET_CTRL_OVS(config->oversample)           |
  99:.\Generated_Source\PSoC4/SCB2_SPI.c ****                                             SCB2_GET_CTRL_BYTE_MODE(config->enableByteMode) |
 100:.\Generated_Source\PSoC4/SCB2_SPI.c ****                                             SCB2_GET_CTRL_EC_AM_MODE(config->enableWake)    |
 101:.\Generated_Source\PSoC4/SCB2_SPI.c ****                                             SCB2_CTRL_SPI;
 102:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 103:.\Generated_Source\PSoC4/SCB2_SPI.c ****             SCB2_SPI_CTRL_REG = SCB2_GET_SPI_CTRL_CONTINUOUS    (config->transferSeperation)  |
 104:.\Generated_Source\PSoC4/SCB2_SPI.c ****                                             SCB2_GET_SPI_CTRL_SELECT_PRECEDE(config->submode &
 105:.\Generated_Source\PSoC4/SCB2_SPI.c ****                                                                           SCB2_SPI_MODE_TI_PRECEDES
 106:.\Generated_Source\PSoC4/SCB2_SPI.c ****                                             SCB2_GET_SPI_CTRL_SCLK_MODE     (config->sclkMode)     
 107:.\Generated_Source\PSoC4/SCB2_SPI.c ****                                             SCB2_GET_SPI_CTRL_LATE_MISO_SAMPLE(config->enableLateSa
 108:.\Generated_Source\PSoC4/SCB2_SPI.c ****                                             SCB2_GET_SPI_CTRL_SCLK_CONTINUOUS(config->enableFreeRun
 109:.\Generated_Source\PSoC4/SCB2_SPI.c ****                                             SCB2_GET_SPI_CTRL_SSEL_POLARITY (config->polaritySs)   
 110:.\Generated_Source\PSoC4/SCB2_SPI.c ****                                             SCB2_GET_SPI_CTRL_SUB_MODE      (config->submode)      
 111:.\Generated_Source\PSoC4/SCB2_SPI.c ****                                             SCB2_GET_SPI_CTRL_MASTER_MODE   (config->mode);
 112:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 113:.\Generated_Source\PSoC4/SCB2_SPI.c ****             /* Configure RX direction */
 114:.\Generated_Source\PSoC4/SCB2_SPI.c ****             SCB2_RX_CTRL_REG     =  SCB2_GET_RX_CTRL_DATA_WIDTH(config->rxDataBits)         |
 115:.\Generated_Source\PSoC4/SCB2_SPI.c ****                                                 SCB2_GET_RX_CTRL_BIT_ORDER (config->bitOrder)      
 116:.\Generated_Source\PSoC4/SCB2_SPI.c ****                                                 SCB2_GET_RX_CTRL_MEDIAN    (config->enableMedianFil
 117:.\Generated_Source\PSoC4/SCB2_SPI.c ****                                                 SCB2_SPI_RX_CTRL;
 118:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 119:.\Generated_Source\PSoC4/SCB2_SPI.c ****             SCB2_RX_FIFO_CTRL_REG = SCB2_GET_RX_FIFO_CTRL_TRIGGER_LEVEL(config->rxTriggerLevel);
 120:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 121:.\Generated_Source\PSoC4/SCB2_SPI.c ****             /* Configure TX direction */
 122:.\Generated_Source\PSoC4/SCB2_SPI.c ****             SCB2_TX_CTRL_REG      = SCB2_GET_TX_CTRL_DATA_WIDTH(config->txDataBits) |
 123:.\Generated_Source\PSoC4/SCB2_SPI.c ****                                                 SCB2_GET_TX_CTRL_BIT_ORDER (config->bitOrder)   |
 124:.\Generated_Source\PSoC4/SCB2_SPI.c ****                                                 SCB2_SPI_TX_CTRL;
 125:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 126:.\Generated_Source\PSoC4/SCB2_SPI.c ****             SCB2_TX_FIFO_CTRL_REG = SCB2_GET_TX_FIFO_CTRL_TRIGGER_LEVEL(config->txTriggerLevel);
 127:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 128:.\Generated_Source\PSoC4/SCB2_SPI.c ****             /* Configure interrupt with SPI handler but do not enable it */
 129:.\Generated_Source\PSoC4/SCB2_SPI.c ****             CyIntDisable    (SCB2_ISR_NUMBER);
 130:.\Generated_Source\PSoC4/SCB2_SPI.c ****             CyIntSetPriority(SCB2_ISR_NUMBER, SCB2_ISR_PRIORITY);
 131:.\Generated_Source\PSoC4/SCB2_SPI.c ****             (void) CyIntSetVector(SCB2_ISR_NUMBER, &SCB2_SPI_UART_ISR);
 132:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 133:.\Generated_Source\PSoC4/SCB2_SPI.c ****             /* Configure interrupt sources */
 134:.\Generated_Source\PSoC4/SCB2_SPI.c ****             SCB2_INTR_I2C_EC_MASK_REG = SCB2_NO_INTR_SOURCES;
 135:.\Generated_Source\PSoC4/SCB2_SPI.c ****             SCB2_INTR_SPI_EC_MASK_REG = SCB2_NO_INTR_SOURCES;
 136:.\Generated_Source\PSoC4/SCB2_SPI.c ****             SCB2_INTR_SLAVE_MASK_REG  = SCB2_GET_SPI_INTR_SLAVE_MASK(config->rxInterruptMask);
 137:.\Generated_Source\PSoC4/SCB2_SPI.c ****             SCB2_INTR_MASTER_MASK_REG = SCB2_GET_SPI_INTR_MASTER_MASK(config->txInterruptMask);
 138:.\Generated_Source\PSoC4/SCB2_SPI.c ****             SCB2_INTR_RX_MASK_REG     = SCB2_GET_SPI_INTR_RX_MASK(config->rxInterruptMask);
 139:.\Generated_Source\PSoC4/SCB2_SPI.c ****             SCB2_INTR_TX_MASK_REG     = SCB2_GET_SPI_INTR_TX_MASK(config->txInterruptMask);
 140:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 141:.\Generated_Source\PSoC4/SCB2_SPI.c ****             /* Set active SS0 */
 142:.\Generated_Source\PSoC4/SCB2_SPI.c ****             SCB2_SpiSetActiveSlaveSelect(SCB2_SPI_SLAVE_SELECT0);
 143:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 144:.\Generated_Source\PSoC4/SCB2_SPI.c ****             /* Clear RX buffer indexes */
 145:.\Generated_Source\PSoC4/SCB2_SPI.c ****             SCB2_rxBufferHead     = 0u;
 146:.\Generated_Source\PSoC4/SCB2_SPI.c ****             SCB2_rxBufferTail     = 0u;
ARM GAS  C:\DOCUME~1\Remixvit\LOCALS~1\Temp\cceDGQZS.s 			page 4


 147:.\Generated_Source\PSoC4/SCB2_SPI.c ****             SCB2_rxBufferOverflow = 0u;
 148:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 149:.\Generated_Source\PSoC4/SCB2_SPI.c ****             /* Clear TX buffer indexes */
 150:.\Generated_Source\PSoC4/SCB2_SPI.c ****             SCB2_txBufferHead = 0u;
 151:.\Generated_Source\PSoC4/SCB2_SPI.c ****             SCB2_txBufferTail = 0u;
 152:.\Generated_Source\PSoC4/SCB2_SPI.c ****         }
 153:.\Generated_Source\PSoC4/SCB2_SPI.c ****     }
 154:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 155:.\Generated_Source\PSoC4/SCB2_SPI.c **** #else
 156:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 157:.\Generated_Source\PSoC4/SCB2_SPI.c ****     /*******************************************************************************
 158:.\Generated_Source\PSoC4/SCB2_SPI.c ****     * Function Name: SCB2_SpiInit
 159:.\Generated_Source\PSoC4/SCB2_SPI.c ****     ********************************************************************************
 160:.\Generated_Source\PSoC4/SCB2_SPI.c ****     *
 161:.\Generated_Source\PSoC4/SCB2_SPI.c ****     * Summary:
 162:.\Generated_Source\PSoC4/SCB2_SPI.c ****     *  Configures the SCB for the SPI operation.
 163:.\Generated_Source\PSoC4/SCB2_SPI.c ****     *
 164:.\Generated_Source\PSoC4/SCB2_SPI.c ****     * Parameters:
 165:.\Generated_Source\PSoC4/SCB2_SPI.c ****     *  None
 166:.\Generated_Source\PSoC4/SCB2_SPI.c ****     *
 167:.\Generated_Source\PSoC4/SCB2_SPI.c ****     * Return:
 168:.\Generated_Source\PSoC4/SCB2_SPI.c ****     *  None
 169:.\Generated_Source\PSoC4/SCB2_SPI.c ****     *
 170:.\Generated_Source\PSoC4/SCB2_SPI.c ****     *******************************************************************************/
 171:.\Generated_Source\PSoC4/SCB2_SPI.c ****     void SCB2_SpiInit(void)
 172:.\Generated_Source\PSoC4/SCB2_SPI.c ****     {
 173:.\Generated_Source\PSoC4/SCB2_SPI.c ****         /* Configure SPI interface */
 174:.\Generated_Source\PSoC4/SCB2_SPI.c ****         SCB2_CTRL_REG     = SCB2_SPI_DEFAULT_CTRL;
 175:.\Generated_Source\PSoC4/SCB2_SPI.c ****         SCB2_SPI_CTRL_REG = SCB2_SPI_DEFAULT_SPI_CTRL;
 176:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 177:.\Generated_Source\PSoC4/SCB2_SPI.c ****         /* Configure TX and RX direction */
 178:.\Generated_Source\PSoC4/SCB2_SPI.c ****         SCB2_RX_CTRL_REG      = SCB2_SPI_DEFAULT_RX_CTRL;
 179:.\Generated_Source\PSoC4/SCB2_SPI.c ****         SCB2_RX_FIFO_CTRL_REG = SCB2_SPI_DEFAULT_RX_FIFO_CTRL;
 180:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 181:.\Generated_Source\PSoC4/SCB2_SPI.c ****         /* Configure TX and RX direction */
 182:.\Generated_Source\PSoC4/SCB2_SPI.c ****         SCB2_TX_CTRL_REG      = SCB2_SPI_DEFAULT_TX_CTRL;
 183:.\Generated_Source\PSoC4/SCB2_SPI.c ****         SCB2_TX_FIFO_CTRL_REG = SCB2_SPI_DEFAULT_TX_FIFO_CTRL;
 184:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 185:.\Generated_Source\PSoC4/SCB2_SPI.c ****         /* Configure interrupt with SPI handler but do not enable it */
 186:.\Generated_Source\PSoC4/SCB2_SPI.c ****     #if(SCB2_SCB_IRQ_INTERNAL)
 187:.\Generated_Source\PSoC4/SCB2_SPI.c ****             CyIntDisable    (SCB2_ISR_NUMBER);
 188:.\Generated_Source\PSoC4/SCB2_SPI.c ****             CyIntSetPriority(SCB2_ISR_NUMBER, SCB2_ISR_PRIORITY);
 189:.\Generated_Source\PSoC4/SCB2_SPI.c ****             (void) CyIntSetVector(SCB2_ISR_NUMBER, &SCB2_SPI_UART_ISR);
 190:.\Generated_Source\PSoC4/SCB2_SPI.c ****     #endif /* (SCB2_SCB_IRQ_INTERNAL) */
 191:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 192:.\Generated_Source\PSoC4/SCB2_SPI.c ****         /* Configure interrupt sources */
 193:.\Generated_Source\PSoC4/SCB2_SPI.c ****         SCB2_INTR_I2C_EC_MASK_REG = SCB2_SPI_DEFAULT_INTR_I2C_EC_MASK;
 194:.\Generated_Source\PSoC4/SCB2_SPI.c ****         SCB2_INTR_SPI_EC_MASK_REG = SCB2_SPI_DEFAULT_INTR_SPI_EC_MASK;
 195:.\Generated_Source\PSoC4/SCB2_SPI.c ****         SCB2_INTR_SLAVE_MASK_REG  = SCB2_SPI_DEFAULT_INTR_SLAVE_MASK;
 196:.\Generated_Source\PSoC4/SCB2_SPI.c ****         SCB2_INTR_MASTER_MASK_REG = SCB2_SPI_DEFAULT_INTR_MASTER_MASK;
 197:.\Generated_Source\PSoC4/SCB2_SPI.c ****         SCB2_INTR_RX_MASK_REG     = SCB2_SPI_DEFAULT_INTR_RX_MASK;
 198:.\Generated_Source\PSoC4/SCB2_SPI.c ****         SCB2_INTR_TX_MASK_REG     = SCB2_SPI_DEFAULT_INTR_TX_MASK;
 199:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 200:.\Generated_Source\PSoC4/SCB2_SPI.c ****         /* Set active SS0 for master */
 201:.\Generated_Source\PSoC4/SCB2_SPI.c ****     #if (SCB2_SPI_MASTER_CONST)
 202:.\Generated_Source\PSoC4/SCB2_SPI.c ****         SCB2_SpiSetActiveSlaveSelect(SCB2_SPI_SLAVE_SELECT0);
 203:.\Generated_Source\PSoC4/SCB2_SPI.c ****     #endif /* (SCB2_SPI_MASTER_CONST) */
ARM GAS  C:\DOCUME~1\Remixvit\LOCALS~1\Temp\cceDGQZS.s 			page 5


 204:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 205:.\Generated_Source\PSoC4/SCB2_SPI.c ****     #if(SCB2_INTERNAL_RX_SW_BUFFER_CONST)
 206:.\Generated_Source\PSoC4/SCB2_SPI.c ****         SCB2_rxBufferHead     = 0u;
 207:.\Generated_Source\PSoC4/SCB2_SPI.c ****         SCB2_rxBufferTail     = 0u;
 208:.\Generated_Source\PSoC4/SCB2_SPI.c ****         SCB2_rxBufferOverflow = 0u;
 209:.\Generated_Source\PSoC4/SCB2_SPI.c ****     #endif /* (SCB2_INTERNAL_RX_SW_BUFFER_CONST) */
 210:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 211:.\Generated_Source\PSoC4/SCB2_SPI.c ****     #if(SCB2_INTERNAL_TX_SW_BUFFER_CONST)
 212:.\Generated_Source\PSoC4/SCB2_SPI.c ****         SCB2_txBufferHead = 0u;
 213:.\Generated_Source\PSoC4/SCB2_SPI.c ****         SCB2_txBufferTail = 0u;
 214:.\Generated_Source\PSoC4/SCB2_SPI.c ****     #endif /* (SCB2_INTERNAL_TX_SW_BUFFER_CONST) */
 215:.\Generated_Source\PSoC4/SCB2_SPI.c ****     }
 216:.\Generated_Source\PSoC4/SCB2_SPI.c **** #endif /* (SCB2_SCB_MODE_UNCONFIG_CONST_CFG) */
 217:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 218:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 219:.\Generated_Source\PSoC4/SCB2_SPI.c **** /*******************************************************************************
 220:.\Generated_Source\PSoC4/SCB2_SPI.c **** * Function Name: SCB2_SpiPostEnable
 221:.\Generated_Source\PSoC4/SCB2_SPI.c **** ********************************************************************************
 222:.\Generated_Source\PSoC4/SCB2_SPI.c **** *
 223:.\Generated_Source\PSoC4/SCB2_SPI.c **** * Summary:
 224:.\Generated_Source\PSoC4/SCB2_SPI.c **** *  Restores HSIOM settings for the SPI master output pins (SCLK and/or SS0-SS3) 
 225:.\Generated_Source\PSoC4/SCB2_SPI.c **** *  to be controlled by the SCB SPI.
 226:.\Generated_Source\PSoC4/SCB2_SPI.c **** *
 227:.\Generated_Source\PSoC4/SCB2_SPI.c **** * Parameters:
 228:.\Generated_Source\PSoC4/SCB2_SPI.c **** *  None
 229:.\Generated_Source\PSoC4/SCB2_SPI.c **** *
 230:.\Generated_Source\PSoC4/SCB2_SPI.c **** * Return:
 231:.\Generated_Source\PSoC4/SCB2_SPI.c **** *  None
 232:.\Generated_Source\PSoC4/SCB2_SPI.c **** *
 233:.\Generated_Source\PSoC4/SCB2_SPI.c **** *******************************************************************************/
 234:.\Generated_Source\PSoC4/SCB2_SPI.c **** void SCB2_SpiPostEnable(void)
 235:.\Generated_Source\PSoC4/SCB2_SPI.c **** {
  26              		.loc 1 235 0
  27              		.cfi_startproc
 236:.\Generated_Source\PSoC4/SCB2_SPI.c **** #if(SCB2_SCB_MODE_UNCONFIG_CONST_CFG)
 237:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 238:.\Generated_Source\PSoC4/SCB2_SPI.c ****     if (SCB2_CHECK_SPI_MASTER)
 239:.\Generated_Source\PSoC4/SCB2_SPI.c ****     {
 240:.\Generated_Source\PSoC4/SCB2_SPI.c ****     #if (SCB2_SCLK_PIN)
 241:.\Generated_Source\PSoC4/SCB2_SPI.c ****         /* Set SCB SPI to drive output pin */
 242:.\Generated_Source\PSoC4/SCB2_SPI.c ****         SCB2_SET_HSIOM_SEL(SCB2_SCLK_HSIOM_REG, SCB2_SCLK_HSIOM_MASK,
 243:.\Generated_Source\PSoC4/SCB2_SPI.c ****                                        SCB2_SCLK_HSIOM_POS, SCB2_HSIOM_SPI_SEL);
 244:.\Generated_Source\PSoC4/SCB2_SPI.c ****     #endif /* (SCB2_SCLK_PIN) */
 245:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 246:.\Generated_Source\PSoC4/SCB2_SPI.c ****     #if (SCB2_SS0_PIN)
 247:.\Generated_Source\PSoC4/SCB2_SPI.c ****         /* Set SCB SPI to drive output pin */
 248:.\Generated_Source\PSoC4/SCB2_SPI.c ****         SCB2_SET_HSIOM_SEL(SCB2_SS0_HSIOM_REG, SCB2_SS0_HSIOM_MASK,
 249:.\Generated_Source\PSoC4/SCB2_SPI.c ****                                        SCB2_SS0_HSIOM_POS, SCB2_HSIOM_SPI_SEL);
 250:.\Generated_Source\PSoC4/SCB2_SPI.c ****     #endif /* (SCB2_SS0_PIN) */
 251:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 252:.\Generated_Source\PSoC4/SCB2_SPI.c ****     #if (SCB2_SS1_PIN)
 253:.\Generated_Source\PSoC4/SCB2_SPI.c ****         /* Set SCB SPI to drive output pin */
 254:.\Generated_Source\PSoC4/SCB2_SPI.c ****         SCB2_SET_HSIOM_SEL(SCB2_SS1_HSIOM_REG, SCB2_SS1_HSIOM_MASK,
 255:.\Generated_Source\PSoC4/SCB2_SPI.c ****                                        SCB2_SS1_HSIOM_POS, SCB2_HSIOM_SPI_SEL);
 256:.\Generated_Source\PSoC4/SCB2_SPI.c ****     #endif /* (SCB2_SS1_PIN) */
 257:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 258:.\Generated_Source\PSoC4/SCB2_SPI.c ****     #if (SCB2_SS2_PIN)
ARM GAS  C:\DOCUME~1\Remixvit\LOCALS~1\Temp\cceDGQZS.s 			page 6


 259:.\Generated_Source\PSoC4/SCB2_SPI.c ****         /* Set SCB SPI to drive output pin */
 260:.\Generated_Source\PSoC4/SCB2_SPI.c ****         SCB2_SET_HSIOM_SEL(SCB2_SS2_HSIOM_REG, SCB2_SS2_HSIOM_MASK,
 261:.\Generated_Source\PSoC4/SCB2_SPI.c ****                                        SCB2_SS2_HSIOM_POS, SCB2_HSIOM_SPI_SEL);
 262:.\Generated_Source\PSoC4/SCB2_SPI.c ****     #endif /* (SCB2_SS2_PIN) */
 263:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 264:.\Generated_Source\PSoC4/SCB2_SPI.c ****     #if (SCB2_SS3_PIN)
 265:.\Generated_Source\PSoC4/SCB2_SPI.c ****         /* Set SCB SPI to drive output pin */
 266:.\Generated_Source\PSoC4/SCB2_SPI.c ****         SCB2_SET_HSIOM_SEL(SCB2_SS3_HSIOM_REG, SCB2_SS3_HSIOM_MASK,
 267:.\Generated_Source\PSoC4/SCB2_SPI.c ****                                        SCB2_SS3_HSIOM_POS, SCB2_HSIOM_SPI_SEL);
 268:.\Generated_Source\PSoC4/SCB2_SPI.c ****     #endif /* (SCB2_SS3_PIN) */
 269:.\Generated_Source\PSoC4/SCB2_SPI.c ****     }
 270:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 271:.\Generated_Source\PSoC4/SCB2_SPI.c **** #else
 272:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 273:.\Generated_Source\PSoC4/SCB2_SPI.c **** #if (SCB2_SPI_MASTER_SCLK_PIN)
 274:.\Generated_Source\PSoC4/SCB2_SPI.c ****     /* Set SCB SPI to drive output pin */
 275:.\Generated_Source\PSoC4/SCB2_SPI.c ****     SCB2_SET_HSIOM_SEL(SCB2_SCLK_M_HSIOM_REG, SCB2_SCLK_M_HSIOM_MASK,
  28              		.loc 1 275 0
  29 0000 034A     		ldr	r2, .L2
  30 0002 1368     		ldr	r3, [r2]
  31 0004 F021     		mov	r1, #240
  32 0006 0901     		lsl	r1, r1, #4
  33 0008 0B43     		orr	r3, r1
  34 000a 1360     		str	r3, [r2]
 276:.\Generated_Source\PSoC4/SCB2_SPI.c ****                                    SCB2_SCLK_M_HSIOM_POS, SCB2_HSIOM_SPI_SEL);
 277:.\Generated_Source\PSoC4/SCB2_SPI.c **** #endif /* (SCB2_MISO_SDA_TX_PIN_PIN) */
 278:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 279:.\Generated_Source\PSoC4/SCB2_SPI.c **** #if (SCB2_SPI_MASTER_SS0_PIN)
 280:.\Generated_Source\PSoC4/SCB2_SPI.c ****     /* Set SCB SPI to drive output pin */
 281:.\Generated_Source\PSoC4/SCB2_SPI.c ****     SCB2_SET_HSIOM_SEL(SCB2_SS0_M_HSIOM_REG, SCB2_SS0_M_HSIOM_MASK,
 282:.\Generated_Source\PSoC4/SCB2_SPI.c ****                                    SCB2_SS0_M_HSIOM_POS, SCB2_HSIOM_SPI_SEL);
 283:.\Generated_Source\PSoC4/SCB2_SPI.c **** #endif /* (SCB2_SPI_MASTER_SS0_PIN) */
 284:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 285:.\Generated_Source\PSoC4/SCB2_SPI.c **** #if (SCB2_SPI_MASTER_SS1_PIN)
 286:.\Generated_Source\PSoC4/SCB2_SPI.c ****     /* Set SCB SPI to drive output pin */
 287:.\Generated_Source\PSoC4/SCB2_SPI.c ****     SCB2_SET_HSIOM_SEL(SCB2_SS1_M_HSIOM_REG, SCB2_SS1_M_HSIOM_MASK,
 288:.\Generated_Source\PSoC4/SCB2_SPI.c ****                                    SCB2_SS1_M_HSIOM_POS, SCB2_HSIOM_SPI_SEL);
 289:.\Generated_Source\PSoC4/SCB2_SPI.c **** #endif /* (SCB2_SPI_MASTER_SS1_PIN) */
 290:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 291:.\Generated_Source\PSoC4/SCB2_SPI.c **** #if (SCB2_SPI_MASTER_SS2_PIN)
 292:.\Generated_Source\PSoC4/SCB2_SPI.c ****     /* Set SCB SPI to drive output pin */
 293:.\Generated_Source\PSoC4/SCB2_SPI.c ****     SCB2_SET_HSIOM_SEL(SCB2_SS2_M_HSIOM_REG, SCB2_SS2_M_HSIOM_MASK,
 294:.\Generated_Source\PSoC4/SCB2_SPI.c ****                                    SCB2_SS2_M_HSIOM_POS, SCB2_HSIOM_SPI_SEL);
 295:.\Generated_Source\PSoC4/SCB2_SPI.c **** #endif /* (SCB2_SPI_MASTER_SS2_PIN) */
 296:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 297:.\Generated_Source\PSoC4/SCB2_SPI.c **** #if (SCB2_SPI_MASTER_SS3_PIN)
 298:.\Generated_Source\PSoC4/SCB2_SPI.c ****     /* Set SCB SPI to drive output pin */
 299:.\Generated_Source\PSoC4/SCB2_SPI.c ****     SCB2_SET_HSIOM_SEL(SCB2_SS3_M_HSIOM_REG, SCB2_SS3_M_HSIOM_MASK,
 300:.\Generated_Source\PSoC4/SCB2_SPI.c ****                                    SCB2_SS3_M_HSIOM_POS, SCB2_HSIOM_SPI_SEL);
 301:.\Generated_Source\PSoC4/SCB2_SPI.c **** #endif /* (SCB2_SPI_MASTER_SS3_PIN) */
 302:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 303:.\Generated_Source\PSoC4/SCB2_SPI.c **** #endif /* (SCB2_SCB_MODE_UNCONFIG_CONST_CFG) */
 304:.\Generated_Source\PSoC4/SCB2_SPI.c **** }
  35              		.loc 1 304 0
  36              		@ sp needed
  37 000c 7047     		bx	lr
  38              	.L3:
ARM GAS  C:\DOCUME~1\Remixvit\LOCALS~1\Temp\cceDGQZS.s 			page 7


  39 000e C046     		.align	2
  40              	.L2:
  41 0010 10000140 		.word	1073807376
  42              		.cfi_endproc
  43              	.LFE1:
  44              		.size	SCB2_SpiPostEnable, .-SCB2_SpiPostEnable
  45              		.section	.text.SCB2_SpiStop,"ax",%progbits
  46              		.align	2
  47              		.global	SCB2_SpiStop
  48              		.code	16
  49              		.thumb_func
  50              		.type	SCB2_SpiStop, %function
  51              	SCB2_SpiStop:
  52              	.LFB2:
 305:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 306:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 307:.\Generated_Source\PSoC4/SCB2_SPI.c **** /*******************************************************************************
 308:.\Generated_Source\PSoC4/SCB2_SPI.c **** * Function Name: SCB2_SpiStop
 309:.\Generated_Source\PSoC4/SCB2_SPI.c **** ********************************************************************************
 310:.\Generated_Source\PSoC4/SCB2_SPI.c **** *
 311:.\Generated_Source\PSoC4/SCB2_SPI.c **** * Summary:
 312:.\Generated_Source\PSoC4/SCB2_SPI.c **** *  Changes the HSIOM settings for the SPI master output pins (SCLK and/or SS0-SS3) to
 313:.\Generated_Source\PSoC4/SCB2_SPI.c **** *  keep them inactive after the block is disabled. The output pins are
 314:.\Generated_Source\PSoC4/SCB2_SPI.c **** *  controlled by the GPIO data register.
 315:.\Generated_Source\PSoC4/SCB2_SPI.c **** *
 316:.\Generated_Source\PSoC4/SCB2_SPI.c **** * Parameters:
 317:.\Generated_Source\PSoC4/SCB2_SPI.c **** *  None
 318:.\Generated_Source\PSoC4/SCB2_SPI.c **** *
 319:.\Generated_Source\PSoC4/SCB2_SPI.c **** * Return:
 320:.\Generated_Source\PSoC4/SCB2_SPI.c **** *  None
 321:.\Generated_Source\PSoC4/SCB2_SPI.c **** *
 322:.\Generated_Source\PSoC4/SCB2_SPI.c **** *******************************************************************************/
 323:.\Generated_Source\PSoC4/SCB2_SPI.c **** void SCB2_SpiStop(void)
 324:.\Generated_Source\PSoC4/SCB2_SPI.c **** {
  53              		.loc 1 324 0
  54              		.cfi_startproc
  55 0000 08B5     		push	{r3, lr}
  56              		.cfi_def_cfa_offset 8
  57              		.cfi_offset 3, -8
  58              		.cfi_offset 14, -4
 325:.\Generated_Source\PSoC4/SCB2_SPI.c **** #if(SCB2_SCB_MODE_UNCONFIG_CONST_CFG)
 326:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 327:.\Generated_Source\PSoC4/SCB2_SPI.c ****     if (SCB2_CHECK_SPI_MASTER)
 328:.\Generated_Source\PSoC4/SCB2_SPI.c ****     {
 329:.\Generated_Source\PSoC4/SCB2_SPI.c ****     #if (SCB2_SCLK_PIN)
 330:.\Generated_Source\PSoC4/SCB2_SPI.c ****         /* Set output pin state after block is disabled */
 331:.\Generated_Source\PSoC4/SCB2_SPI.c ****         SCB2_spi_sclk_Write(SCB2_GET_SPI_SCLK_INACTIVE);
 332:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 333:.\Generated_Source\PSoC4/SCB2_SPI.c ****         /* Set GPIO to drive output pin */
 334:.\Generated_Source\PSoC4/SCB2_SPI.c ****         SCB2_SET_HSIOM_SEL(SCB2_SCLK_HSIOM_REG, SCB2_SCLK_HSIOM_MASK,
 335:.\Generated_Source\PSoC4/SCB2_SPI.c ****                                        SCB2_SCLK_HSIOM_POS, SCB2_HSIOM_GPIO_SEL);
 336:.\Generated_Source\PSoC4/SCB2_SPI.c ****     #endif /* (SCB2_MISO_SDA_TX_PIN_PIN) */
 337:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 338:.\Generated_Source\PSoC4/SCB2_SPI.c ****     #if (SCB2_SS0_PIN)
 339:.\Generated_Source\PSoC4/SCB2_SPI.c ****         /* Set output pin state after block is disabled */
 340:.\Generated_Source\PSoC4/SCB2_SPI.c ****         SCB2_spi_ss0_Write(SCB2_GET_SPI_SS0_INACTIVE);
 341:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
ARM GAS  C:\DOCUME~1\Remixvit\LOCALS~1\Temp\cceDGQZS.s 			page 8


 342:.\Generated_Source\PSoC4/SCB2_SPI.c ****         /* Set GPIO to drive output pin */
 343:.\Generated_Source\PSoC4/SCB2_SPI.c ****         SCB2_SET_HSIOM_SEL(SCB2_SS0_HSIOM_REG, SCB2_SS0_HSIOM_MASK,
 344:.\Generated_Source\PSoC4/SCB2_SPI.c ****                                        SCB2_SS0_HSIOM_POS, SCB2_HSIOM_GPIO_SEL);
 345:.\Generated_Source\PSoC4/SCB2_SPI.c ****     #endif /* (SCB2_SS0_PIN) */
 346:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 347:.\Generated_Source\PSoC4/SCB2_SPI.c ****     #if (SCB2_SS1_PIN)
 348:.\Generated_Source\PSoC4/SCB2_SPI.c ****         /* Set output pin state after block is disabled */
 349:.\Generated_Source\PSoC4/SCB2_SPI.c ****         SCB2_spi_ss1_Write(SCB2_GET_SPI_SS1_INACTIVE);
 350:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 351:.\Generated_Source\PSoC4/SCB2_SPI.c ****         /* Set GPIO to drive output pin */
 352:.\Generated_Source\PSoC4/SCB2_SPI.c ****         SCB2_SET_HSIOM_SEL(SCB2_SS1_HSIOM_REG, SCB2_SS1_HSIOM_MASK,
 353:.\Generated_Source\PSoC4/SCB2_SPI.c ****                                        SCB2_SS1_HSIOM_POS, SCB2_HSIOM_GPIO_SEL);
 354:.\Generated_Source\PSoC4/SCB2_SPI.c ****     #endif /* (SCB2_SS1_PIN) */
 355:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 356:.\Generated_Source\PSoC4/SCB2_SPI.c ****     #if (SCB2_SS2_PIN)
 357:.\Generated_Source\PSoC4/SCB2_SPI.c ****         /* Set output pin state after block is disabled */
 358:.\Generated_Source\PSoC4/SCB2_SPI.c ****         SCB2_spi_ss2_Write(SCB2_GET_SPI_SS2_INACTIVE);
 359:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 360:.\Generated_Source\PSoC4/SCB2_SPI.c ****         /* Set GPIO to drive output pin */
 361:.\Generated_Source\PSoC4/SCB2_SPI.c ****         SCB2_SET_HSIOM_SEL(SCB2_SS2_HSIOM_REG, SCB2_SS2_HSIOM_MASK,
 362:.\Generated_Source\PSoC4/SCB2_SPI.c ****                                        SCB2_SS2_HSIOM_POS, SCB2_HSIOM_GPIO_SEL);
 363:.\Generated_Source\PSoC4/SCB2_SPI.c ****     #endif /* (SCB2_SS2_PIN) */
 364:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 365:.\Generated_Source\PSoC4/SCB2_SPI.c ****     #if (SCB2_SS3_PIN)
 366:.\Generated_Source\PSoC4/SCB2_SPI.c ****         /* Set output pin state after block is disabled */
 367:.\Generated_Source\PSoC4/SCB2_SPI.c ****         SCB2_spi_ss3_Write(SCB2_GET_SPI_SS3_INACTIVE);
 368:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 369:.\Generated_Source\PSoC4/SCB2_SPI.c ****         /* Set GPIO to drive output pin */
 370:.\Generated_Source\PSoC4/SCB2_SPI.c ****         SCB2_SET_HSIOM_SEL(SCB2_SS3_HSIOM_REG, SCB2_SS3_HSIOM_MASK,
 371:.\Generated_Source\PSoC4/SCB2_SPI.c ****                                        SCB2_SS3_HSIOM_POS, SCB2_HSIOM_GPIO_SEL);
 372:.\Generated_Source\PSoC4/SCB2_SPI.c ****     #endif /* (SCB2_SS3_PIN) */
 373:.\Generated_Source\PSoC4/SCB2_SPI.c ****     }
 374:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 375:.\Generated_Source\PSoC4/SCB2_SPI.c **** #else
 376:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 377:.\Generated_Source\PSoC4/SCB2_SPI.c **** #if (SCB2_SPI_MASTER_SCLK_PIN)
 378:.\Generated_Source\PSoC4/SCB2_SPI.c ****     /* Set output pin state after block is disabled */
 379:.\Generated_Source\PSoC4/SCB2_SPI.c ****     SCB2_sclk_m_Write(SCB2_GET_SPI_SCLK_INACTIVE);
  59              		.loc 1 379 0
  60 0002 064B     		ldr	r3, .L5
  61 0004 1868     		ldr	r0, [r3]
  62 0006 0007     		lsl	r0, r0, #28
  63 0008 C00F     		lsr	r0, r0, #31
  64 000a FFF7FEFF 		bl	SCB2_sclk_m_Write
  65              	.LVL0:
 380:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 381:.\Generated_Source\PSoC4/SCB2_SPI.c ****     /* Set GPIO to drive output pin */
 382:.\Generated_Source\PSoC4/SCB2_SPI.c ****     SCB2_SET_HSIOM_SEL(SCB2_SCLK_M_HSIOM_REG, SCB2_SCLK_M_HSIOM_MASK,
  66              		.loc 1 382 0
  67 000e 044A     		ldr	r2, .L5+4
  68 0010 1168     		ldr	r1, [r2]
  69 0012 044B     		ldr	r3, .L5+8
  70 0014 0B40     		and	r3, r1
  71 0016 1360     		str	r3, [r2]
 383:.\Generated_Source\PSoC4/SCB2_SPI.c ****                                    SCB2_SCLK_M_HSIOM_POS, SCB2_HSIOM_GPIO_SEL);
 384:.\Generated_Source\PSoC4/SCB2_SPI.c **** #endif /* (SCB2_MISO_SDA_TX_PIN_PIN) */
 385:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
ARM GAS  C:\DOCUME~1\Remixvit\LOCALS~1\Temp\cceDGQZS.s 			page 9


 386:.\Generated_Source\PSoC4/SCB2_SPI.c **** #if (SCB2_SPI_MASTER_SS0_PIN)
 387:.\Generated_Source\PSoC4/SCB2_SPI.c ****     /* Set output pin state after block is disabled */
 388:.\Generated_Source\PSoC4/SCB2_SPI.c ****     SCB2_ss0_m_Write(SCB2_GET_SPI_SS0_INACTIVE);
 389:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 390:.\Generated_Source\PSoC4/SCB2_SPI.c ****     /* Set GPIO to drive output pin */
 391:.\Generated_Source\PSoC4/SCB2_SPI.c ****     SCB2_SET_HSIOM_SEL(SCB2_SS0_M_HSIOM_REG, SCB2_SS0_M_HSIOM_MASK,
 392:.\Generated_Source\PSoC4/SCB2_SPI.c ****                                    SCB2_SS0_M_HSIOM_POS, SCB2_HSIOM_GPIO_SEL);
 393:.\Generated_Source\PSoC4/SCB2_SPI.c **** #endif /* (SCB2_SPI_MASTER_SS0_PIN) */
 394:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 395:.\Generated_Source\PSoC4/SCB2_SPI.c **** #if (SCB2_SPI_MASTER_SS1_PIN)
 396:.\Generated_Source\PSoC4/SCB2_SPI.c ****     /* Set output pin state after block is disabled */
 397:.\Generated_Source\PSoC4/SCB2_SPI.c ****     SCB2_ss1_m_Write(SCB2_GET_SPI_SS1_INACTIVE);
 398:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 399:.\Generated_Source\PSoC4/SCB2_SPI.c ****     /* Set GPIO to drive output pin */
 400:.\Generated_Source\PSoC4/SCB2_SPI.c ****     SCB2_SET_HSIOM_SEL(SCB2_SS1_M_HSIOM_REG, SCB2_SS1_M_HSIOM_MASK,
 401:.\Generated_Source\PSoC4/SCB2_SPI.c ****                                    SCB2_SS1_M_HSIOM_POS, SCB2_HSIOM_GPIO_SEL);
 402:.\Generated_Source\PSoC4/SCB2_SPI.c **** #endif /* (SCB2_SPI_MASTER_SS1_PIN) */
 403:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 404:.\Generated_Source\PSoC4/SCB2_SPI.c **** #if (SCB2_SPI_MASTER_SS2_PIN)
 405:.\Generated_Source\PSoC4/SCB2_SPI.c ****     /* Set output pin state after block is disabled */
 406:.\Generated_Source\PSoC4/SCB2_SPI.c ****     SCB2_ss2_m_Write(SCB2_GET_SPI_SS2_INACTIVE);
 407:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 408:.\Generated_Source\PSoC4/SCB2_SPI.c ****     /* Set GPIO to drive output pin */
 409:.\Generated_Source\PSoC4/SCB2_SPI.c ****     SCB2_SET_HSIOM_SEL(SCB2_SS2_M_HSIOM_REG, SCB2_SS2_M_HSIOM_MASK,
 410:.\Generated_Source\PSoC4/SCB2_SPI.c ****                                    SCB2_SS2_M_HSIOM_POS, SCB2_HSIOM_GPIO_SEL);
 411:.\Generated_Source\PSoC4/SCB2_SPI.c **** #endif /* (SCB2_SPI_MASTER_SS2_PIN) */
 412:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 413:.\Generated_Source\PSoC4/SCB2_SPI.c **** #if (SCB2_SPI_MASTER_SS3_PIN)
 414:.\Generated_Source\PSoC4/SCB2_SPI.c ****     /* Set output pin state after block is disabled */
 415:.\Generated_Source\PSoC4/SCB2_SPI.c ****     SCB2_ss3_m_Write(SCB2_GET_SPI_SS3_INACTIVE);
 416:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 417:.\Generated_Source\PSoC4/SCB2_SPI.c ****     /* Set GPIO to drive output pin */
 418:.\Generated_Source\PSoC4/SCB2_SPI.c ****     SCB2_SET_HSIOM_SEL(SCB2_SS3_M_HSIOM_REG, SCB2_SS3_M_HSIOM_MASK,
 419:.\Generated_Source\PSoC4/SCB2_SPI.c ****                                    SCB2_SS3_M_HSIOM_POS, SCB2_HSIOM_GPIO_SEL);
 420:.\Generated_Source\PSoC4/SCB2_SPI.c **** #endif /* (SCB2_SPI_MASTER_SS3_PIN) */
 421:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 422:.\Generated_Source\PSoC4/SCB2_SPI.c **** #endif /* (SCB2_SCB_MODE_UNCONFIG_CONST_CFG) */
 423:.\Generated_Source\PSoC4/SCB2_SPI.c **** }
  72              		.loc 1 423 0
  73              		@ sp needed
  74 0018 08BD     		pop	{r3, pc}
  75              	.L6:
  76 001a C046     		.align	2
  77              	.L5:
  78 001c 20000640 		.word	1074135072
  79 0020 10000140 		.word	1073807376
  80 0024 FFF0FFFF 		.word	-3841
  81              		.cfi_endproc
  82              	.LFE2:
  83              		.size	SCB2_SpiStop, .-SCB2_SpiStop
  84              		.section	.text.SCB2_SpiSetActiveSlaveSelect,"ax",%progbits
  85              		.align	2
  86              		.global	SCB2_SpiSetActiveSlaveSelect
  87              		.code	16
  88              		.thumb_func
  89              		.type	SCB2_SpiSetActiveSlaveSelect, %function
  90              	SCB2_SpiSetActiveSlaveSelect:
ARM GAS  C:\DOCUME~1\Remixvit\LOCALS~1\Temp\cceDGQZS.s 			page 10


  91              	.LFB3:
 424:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 425:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 426:.\Generated_Source\PSoC4/SCB2_SPI.c **** #if (SCB2_SPI_MASTER_CONST)
 427:.\Generated_Source\PSoC4/SCB2_SPI.c ****     /*******************************************************************************
 428:.\Generated_Source\PSoC4/SCB2_SPI.c ****     * Function Name: SCB2_SetActiveSlaveSelect
 429:.\Generated_Source\PSoC4/SCB2_SPI.c ****     ********************************************************************************
 430:.\Generated_Source\PSoC4/SCB2_SPI.c ****     *
 431:.\Generated_Source\PSoC4/SCB2_SPI.c ****     * Summary:
 432:.\Generated_Source\PSoC4/SCB2_SPI.c ****     *  Selects one of the four slave select lines to be active during the transfer.
 433:.\Generated_Source\PSoC4/SCB2_SPI.c ****     *  After initialization the active slave select line is 0.
 434:.\Generated_Source\PSoC4/SCB2_SPI.c ****     *  The component should be in one of the following states to change the active
 435:.\Generated_Source\PSoC4/SCB2_SPI.c ****     *  slave select signal source correctly:
 436:.\Generated_Source\PSoC4/SCB2_SPI.c ****     *   - The component is disabled
 437:.\Generated_Source\PSoC4/SCB2_SPI.c ****     *   - The component has completed transfer (TX FIFO is empty and the
 438:.\Generated_Source\PSoC4/SCB2_SPI.c ****     *     SCB_INTR_MASTER_SPI_DONE status is set)
 439:.\Generated_Source\PSoC4/SCB2_SPI.c ****     *  This function does not check that these conditions are met.
 440:.\Generated_Source\PSoC4/SCB2_SPI.c ****     *  This function is only applicable to SPI Master mode of operation.
 441:.\Generated_Source\PSoC4/SCB2_SPI.c ****     *
 442:.\Generated_Source\PSoC4/SCB2_SPI.c ****     * Parameters:
 443:.\Generated_Source\PSoC4/SCB2_SPI.c ****     *  slaveSelect: slave select line which will be active while the following
 444:.\Generated_Source\PSoC4/SCB2_SPI.c ****     *               transfer.
 445:.\Generated_Source\PSoC4/SCB2_SPI.c ****     *   SCB2_SPI_SLAVE_SELECT0 - Slave select 0
 446:.\Generated_Source\PSoC4/SCB2_SPI.c ****     *   SCB2_SPI_SLAVE_SELECT1 - Slave select 1
 447:.\Generated_Source\PSoC4/SCB2_SPI.c ****     *   SCB2_SPI_SLAVE_SELECT2 - Slave select 2
 448:.\Generated_Source\PSoC4/SCB2_SPI.c ****     *   SCB2_SPI_SLAVE_SELECT3 - Slave select 3
 449:.\Generated_Source\PSoC4/SCB2_SPI.c ****     *
 450:.\Generated_Source\PSoC4/SCB2_SPI.c ****     * Return:
 451:.\Generated_Source\PSoC4/SCB2_SPI.c ****     *  None
 452:.\Generated_Source\PSoC4/SCB2_SPI.c ****     *
 453:.\Generated_Source\PSoC4/SCB2_SPI.c ****     *******************************************************************************/
 454:.\Generated_Source\PSoC4/SCB2_SPI.c ****     void SCB2_SpiSetActiveSlaveSelect(uint32 slaveSelect)
 455:.\Generated_Source\PSoC4/SCB2_SPI.c ****     {
  92              		.loc 1 455 0
  93              		.cfi_startproc
  94              	.LVL1:
 456:.\Generated_Source\PSoC4/SCB2_SPI.c ****         uint32 spiCtrl;
 457:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 458:.\Generated_Source\PSoC4/SCB2_SPI.c ****         spiCtrl = SCB2_SPI_CTRL_REG;
  95              		.loc 1 458 0
  96 0000 0549     		ldr	r1, .L8
  97 0002 0A68     		ldr	r2, [r1]
  98              	.LVL2:
 459:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 460:.\Generated_Source\PSoC4/SCB2_SPI.c ****         spiCtrl &= (uint32) ~SCB2_SPI_CTRL_SLAVE_SELECT_MASK;
  99              		.loc 1 460 0
 100 0004 054B     		ldr	r3, .L8+4
 101 0006 1340     		and	r3, r2
 102              	.LVL3:
 461:.\Generated_Source\PSoC4/SCB2_SPI.c ****         spiCtrl |= (uint32)  SCB2_GET_SPI_CTRL_SS(slaveSelect);
 103              		.loc 1 461 0
 104 0008 8006     		lsl	r0, r0, #26
 105              	.LVL4:
 106 000a C022     		mov	r2, #192
 107 000c 1205     		lsl	r2, r2, #20
 108 000e 1040     		and	r0, r2
 109 0010 1843     		orr	r0, r3
ARM GAS  C:\DOCUME~1\Remixvit\LOCALS~1\Temp\cceDGQZS.s 			page 11


 110              	.LVL5:
 462:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 463:.\Generated_Source\PSoC4/SCB2_SPI.c ****         SCB2_SPI_CTRL_REG = spiCtrl;
 111              		.loc 1 463 0
 112 0012 0860     		str	r0, [r1]
 464:.\Generated_Source\PSoC4/SCB2_SPI.c ****     }
 113              		.loc 1 464 0
 114              		@ sp needed
 115 0014 7047     		bx	lr
 116              	.L9:
 117 0016 C046     		.align	2
 118              	.L8:
 119 0018 20000640 		.word	1074135072
 120 001c FFFFFFF3 		.word	-201326593
 121              		.cfi_endproc
 122              	.LFE3:
 123              		.size	SCB2_SpiSetActiveSlaveSelect, .-SCB2_SpiSetActiveSlaveSelect
 124              		.section	.text.SCB2_SpiInit,"ax",%progbits
 125              		.align	2
 126              		.global	SCB2_SpiInit
 127              		.code	16
 128              		.thumb_func
 129              		.type	SCB2_SpiInit, %function
 130              	SCB2_SpiInit:
 131              	.LFB0:
 172:.\Generated_Source\PSoC4/SCB2_SPI.c ****         /* Configure SPI interface */
 132              		.loc 1 172 0
 133              		.cfi_startproc
 134 0000 08B5     		push	{r3, lr}
 135              		.cfi_def_cfa_offset 8
 136              		.cfi_offset 3, -8
 137              		.cfi_offset 14, -4
 174:.\Generated_Source\PSoC4/SCB2_SPI.c ****         SCB2_SPI_CTRL_REG = SCB2_SPI_DEFAULT_SPI_CTRL;
 138              		.loc 1 174 0
 139 0002 104A     		ldr	r2, .L11
 140 0004 104B     		ldr	r3, .L11+4
 141 0006 1A60     		str	r2, [r3]
 175:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 142              		.loc 1 175 0
 143 0008 104A     		ldr	r2, .L11+8
 144 000a 114B     		ldr	r3, .L11+12
 145 000c 1A60     		str	r2, [r3]
 178:.\Generated_Source\PSoC4/SCB2_SPI.c ****         SCB2_RX_FIFO_CTRL_REG = SCB2_SPI_DEFAULT_RX_FIFO_CTRL;
 146              		.loc 1 178 0
 147 000e 114B     		ldr	r3, .L11+16
 148 0010 114A     		ldr	r2, .L11+20
 149 0012 1360     		str	r3, [r2]
 179:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 150              		.loc 1 179 0
 151 0014 0721     		mov	r1, #7
 152 0016 114A     		ldr	r2, .L11+24
 153 0018 1160     		str	r1, [r2]
 182:.\Generated_Source\PSoC4/SCB2_SPI.c ****         SCB2_TX_FIFO_CTRL_REG = SCB2_SPI_DEFAULT_TX_FIFO_CTRL;
 154              		.loc 1 182 0
 155 001a 114A     		ldr	r2, .L11+28
 156 001c 1360     		str	r3, [r2]
 183:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
ARM GAS  C:\DOCUME~1\Remixvit\LOCALS~1\Temp\cceDGQZS.s 			page 12


 157              		.loc 1 183 0
 158 001e 0023     		mov	r3, #0
 159 0020 104A     		ldr	r2, .L11+32
 160 0022 1360     		str	r3, [r2]
 193:.\Generated_Source\PSoC4/SCB2_SPI.c ****         SCB2_INTR_SPI_EC_MASK_REG = SCB2_SPI_DEFAULT_INTR_SPI_EC_MASK;
 161              		.loc 1 193 0
 162 0024 104A     		ldr	r2, .L11+36
 163 0026 1360     		str	r3, [r2]
 194:.\Generated_Source\PSoC4/SCB2_SPI.c ****         SCB2_INTR_SLAVE_MASK_REG  = SCB2_SPI_DEFAULT_INTR_SLAVE_MASK;
 164              		.loc 1 194 0
 165 0028 104A     		ldr	r2, .L11+40
 166 002a 1360     		str	r3, [r2]
 195:.\Generated_Source\PSoC4/SCB2_SPI.c ****         SCB2_INTR_MASTER_MASK_REG = SCB2_SPI_DEFAULT_INTR_MASTER_MASK;
 167              		.loc 1 195 0
 168 002c 104A     		ldr	r2, .L11+44
 169 002e 1360     		str	r3, [r2]
 196:.\Generated_Source\PSoC4/SCB2_SPI.c ****         SCB2_INTR_RX_MASK_REG     = SCB2_SPI_DEFAULT_INTR_RX_MASK;
 170              		.loc 1 196 0
 171 0030 104A     		ldr	r2, .L11+48
 172 0032 1360     		str	r3, [r2]
 197:.\Generated_Source\PSoC4/SCB2_SPI.c ****         SCB2_INTR_TX_MASK_REG     = SCB2_SPI_DEFAULT_INTR_TX_MASK;
 173              		.loc 1 197 0
 174 0034 104A     		ldr	r2, .L11+52
 175 0036 1360     		str	r3, [r2]
 198:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 176              		.loc 1 198 0
 177 0038 104A     		ldr	r2, .L11+56
 178 003a 1360     		str	r3, [r2]
 202:.\Generated_Source\PSoC4/SCB2_SPI.c ****     #endif /* (SCB2_SPI_MASTER_CONST) */
 179              		.loc 1 202 0
 180 003c 0020     		mov	r0, #0
 181 003e FFF7FEFF 		bl	SCB2_SpiSetActiveSlaveSelect
 182              	.LVL6:
 215:.\Generated_Source\PSoC4/SCB2_SPI.c **** #endif /* (SCB2_SCB_MODE_UNCONFIG_CONST_CFG) */
 183              		.loc 1 215 0
 184              		@ sp needed
 185 0042 08BD     		pop	{r3, pc}
 186              	.L12:
 187              		.align	2
 188              	.L11:
 189 0044 0F000001 		.word	16777231
 190 0048 00000640 		.word	1074135040
 191 004c 01000080 		.word	-2147483647
 192 0050 20000640 		.word	1074135072
 193 0054 07010080 		.word	-2147483385
 194 0058 00030640 		.word	1074135808
 195 005c 04030640 		.word	1074135812
 196 0060 00020640 		.word	1074135552
 197 0064 04020640 		.word	1074135556
 198 0068 880E0640 		.word	1074138760
 199 006c C80E0640 		.word	1074138824
 200 0070 480F0640 		.word	1074138952
 201 0074 080F0640 		.word	1074138888
 202 0078 C80F0640 		.word	1074139080
 203 007c 880F0640 		.word	1074139016
 204              		.cfi_endproc
 205              	.LFE0:
ARM GAS  C:\DOCUME~1\Remixvit\LOCALS~1\Temp\cceDGQZS.s 			page 13


 206              		.size	SCB2_SpiInit, .-SCB2_SpiInit
 207              		.text
 208              	.Letext0:
 209              		.file 2 "Generated_Source\\PSoC4/cytypes.h"
 210              		.file 3 ".\\Generated_Source\\PSoC4\\SCB2_sclk_m.h"
 211              		.section	.debug_info,"",%progbits
 212              	.Ldebug_info0:
 213 0000 45010000 		.4byte	0x145
 214 0004 0400     		.2byte	0x4
 215 0006 00000000 		.4byte	.Ldebug_abbrev0
 216 000a 04       		.byte	0x4
 217 000b 01       		.uleb128 0x1
 218 000c 5F010000 		.4byte	.LASF19
 219 0010 01       		.byte	0x1
 220 0011 EA000000 		.4byte	.LASF20
 221 0015 22000000 		.4byte	.LASF21
 222 0019 00000000 		.4byte	.Ldebug_ranges0+0
 223 001d 00000000 		.4byte	0
 224 0021 00000000 		.4byte	.Ldebug_line0
 225 0025 02       		.uleb128 0x2
 226 0026 01       		.byte	0x1
 227 0027 06       		.byte	0x6
 228 0028 46010000 		.4byte	.LASF0
 229 002c 02       		.uleb128 0x2
 230 002d 01       		.byte	0x1
 231 002e 08       		.byte	0x8
 232 002f DC000000 		.4byte	.LASF1
 233 0033 02       		.uleb128 0x2
 234 0034 02       		.byte	0x2
 235 0035 05       		.byte	0x5
 236 0036 1C010000 		.4byte	.LASF2
 237 003a 02       		.uleb128 0x2
 238 003b 02       		.byte	0x2
 239 003c 07       		.byte	0x7
 240 003d 33010000 		.4byte	.LASF3
 241 0041 02       		.uleb128 0x2
 242 0042 04       		.byte	0x4
 243 0043 05       		.byte	0x5
 244 0044 13010000 		.4byte	.LASF4
 245 0048 02       		.uleb128 0x2
 246 0049 04       		.byte	0x4
 247 004a 07       		.byte	0x7
 248 004b 8D000000 		.4byte	.LASF5
 249 004f 02       		.uleb128 0x2
 250 0050 08       		.byte	0x8
 251 0051 05       		.byte	0x5
 252 0052 00000000 		.4byte	.LASF6
 253 0056 02       		.uleb128 0x2
 254 0057 08       		.byte	0x8
 255 0058 07       		.byte	0x7
 256 0059 9F000000 		.4byte	.LASF7
 257 005d 03       		.uleb128 0x3
 258 005e 04       		.byte	0x4
 259 005f 05       		.byte	0x5
 260 0060 696E7400 		.ascii	"int\000"
 261 0064 02       		.uleb128 0x2
 262 0065 04       		.byte	0x4
ARM GAS  C:\DOCUME~1\Remixvit\LOCALS~1\Temp\cceDGQZS.s 			page 14


 263 0066 07       		.byte	0x7
 264 0067 15000000 		.4byte	.LASF8
 265 006b 04       		.uleb128 0x4
 266 006c 87000000 		.4byte	.LASF9
 267 0070 02       		.byte	0x2
 268 0071 C2       		.byte	0xc2
 269 0072 2C000000 		.4byte	0x2c
 270 0076 04       		.uleb128 0x4
 271 0077 0E000000 		.4byte	.LASF10
 272 007b 02       		.byte	0x2
 273 007c C4       		.byte	0xc4
 274 007d 48000000 		.4byte	0x48
 275 0081 02       		.uleb128 0x2
 276 0082 04       		.byte	0x4
 277 0083 04       		.byte	0x4
 278 0084 C3000000 		.4byte	.LASF11
 279 0088 02       		.uleb128 0x2
 280 0089 08       		.byte	0x8
 281 008a 04       		.byte	0x4
 282 008b 26010000 		.4byte	.LASF12
 283 008f 02       		.uleb128 0x2
 284 0090 01       		.byte	0x1
 285 0091 08       		.byte	0x8
 286 0092 0E010000 		.4byte	.LASF13
 287 0096 05       		.uleb128 0x5
 288 0097 2D010000 		.4byte	.LASF14
 289 009b 02       		.byte	0x2
 290 009c 6E01     		.2byte	0x16e
 291 009e A2000000 		.4byte	0xa2
 292 00a2 06       		.uleb128 0x6
 293 00a3 76000000 		.4byte	0x76
 294 00a7 02       		.uleb128 0x2
 295 00a8 04       		.byte	0x4
 296 00a9 07       		.byte	0x7
 297 00aa 07020000 		.4byte	.LASF15
 298 00ae 07       		.uleb128 0x7
 299 00af C9000000 		.4byte	.LASF22
 300 00b3 01       		.byte	0x1
 301 00b4 EA       		.byte	0xea
 302 00b5 00000000 		.4byte	.LFB1
 303 00b9 14000000 		.4byte	.LFE1-.LFB1
 304 00bd 01       		.uleb128 0x1
 305 00be 9C       		.byte	0x9c
 306 00bf 08       		.uleb128 0x8
 307 00c0 52010000 		.4byte	.LASF16
 308 00c4 01       		.byte	0x1
 309 00c5 4301     		.2byte	0x143
 310 00c7 00000000 		.4byte	.LFB2
 311 00cb 28000000 		.4byte	.LFE2-.LFB2
 312 00cf 01       		.uleb128 0x1
 313 00d0 9C       		.byte	0x9c
 314 00d1 DF000000 		.4byte	0xdf
 315 00d5 09       		.uleb128 0x9
 316 00d6 0E000000 		.4byte	.LVL0
 317 00da 3B010000 		.4byte	0x13b
 318 00de 00       		.byte	0
 319 00df 08       		.uleb128 0x8
ARM GAS  C:\DOCUME~1\Remixvit\LOCALS~1\Temp\cceDGQZS.s 			page 15


 320 00e0 6A000000 		.4byte	.LASF17
 321 00e4 01       		.byte	0x1
 322 00e5 C601     		.2byte	0x1c6
 323 00e7 00000000 		.4byte	.LFB3
 324 00eb 20000000 		.4byte	.LFE3-.LFB3
 325 00ef 01       		.uleb128 0x1
 326 00f0 9C       		.byte	0x9c
 327 00f1 16010000 		.4byte	0x116
 328 00f5 0A       		.uleb128 0xa
 329 00f6 5E000000 		.4byte	.LASF23
 330 00fa 01       		.byte	0x1
 331 00fb C601     		.2byte	0x1c6
 332 00fd 76000000 		.4byte	0x76
 333 0101 00000000 		.4byte	.LLST0
 334 0105 0B       		.uleb128 0xb
 335 0106 ED010000 		.4byte	.LASF24
 336 010a 01       		.byte	0x1
 337 010b C801     		.2byte	0x1c8
 338 010d 76000000 		.4byte	0x76
 339 0111 21000000 		.4byte	.LLST1
 340 0115 00       		.byte	0
 341 0116 0C       		.uleb128 0xc
 342 0117 B6000000 		.4byte	.LASF18
 343 011b 01       		.byte	0x1
 344 011c AB       		.byte	0xab
 345 011d 00000000 		.4byte	.LFB0
 346 0121 80000000 		.4byte	.LFE0-.LFB0
 347 0125 01       		.uleb128 0x1
 348 0126 9C       		.byte	0x9c
 349 0127 3B010000 		.4byte	0x13b
 350 012b 0D       		.uleb128 0xd
 351 012c 42000000 		.4byte	.LVL6
 352 0130 DF000000 		.4byte	0xdf
 353 0134 0E       		.uleb128 0xe
 354 0135 01       		.uleb128 0x1
 355 0136 50       		.byte	0x50
 356 0137 01       		.uleb128 0x1
 357 0138 30       		.byte	0x30
 358 0139 00       		.byte	0
 359 013a 00       		.byte	0
 360 013b 0F       		.uleb128 0xf
 361 013c F5010000 		.4byte	.LASF25
 362 0140 03       		.byte	0x3
 363 0141 1D       		.byte	0x1d
 364 0142 10       		.uleb128 0x10
 365 0143 6B000000 		.4byte	0x6b
 366 0147 00       		.byte	0
 367 0148 00       		.byte	0
 368              		.section	.debug_abbrev,"",%progbits
 369              	.Ldebug_abbrev0:
 370 0000 01       		.uleb128 0x1
 371 0001 11       		.uleb128 0x11
 372 0002 01       		.byte	0x1
 373 0003 25       		.uleb128 0x25
 374 0004 0E       		.uleb128 0xe
 375 0005 13       		.uleb128 0x13
 376 0006 0B       		.uleb128 0xb
ARM GAS  C:\DOCUME~1\Remixvit\LOCALS~1\Temp\cceDGQZS.s 			page 16


 377 0007 03       		.uleb128 0x3
 378 0008 0E       		.uleb128 0xe
 379 0009 1B       		.uleb128 0x1b
 380 000a 0E       		.uleb128 0xe
 381 000b 55       		.uleb128 0x55
 382 000c 17       		.uleb128 0x17
 383 000d 11       		.uleb128 0x11
 384 000e 01       		.uleb128 0x1
 385 000f 10       		.uleb128 0x10
 386 0010 17       		.uleb128 0x17
 387 0011 00       		.byte	0
 388 0012 00       		.byte	0
 389 0013 02       		.uleb128 0x2
 390 0014 24       		.uleb128 0x24
 391 0015 00       		.byte	0
 392 0016 0B       		.uleb128 0xb
 393 0017 0B       		.uleb128 0xb
 394 0018 3E       		.uleb128 0x3e
 395 0019 0B       		.uleb128 0xb
 396 001a 03       		.uleb128 0x3
 397 001b 0E       		.uleb128 0xe
 398 001c 00       		.byte	0
 399 001d 00       		.byte	0
 400 001e 03       		.uleb128 0x3
 401 001f 24       		.uleb128 0x24
 402 0020 00       		.byte	0
 403 0021 0B       		.uleb128 0xb
 404 0022 0B       		.uleb128 0xb
 405 0023 3E       		.uleb128 0x3e
 406 0024 0B       		.uleb128 0xb
 407 0025 03       		.uleb128 0x3
 408 0026 08       		.uleb128 0x8
 409 0027 00       		.byte	0
 410 0028 00       		.byte	0
 411 0029 04       		.uleb128 0x4
 412 002a 16       		.uleb128 0x16
 413 002b 00       		.byte	0
 414 002c 03       		.uleb128 0x3
 415 002d 0E       		.uleb128 0xe
 416 002e 3A       		.uleb128 0x3a
 417 002f 0B       		.uleb128 0xb
 418 0030 3B       		.uleb128 0x3b
 419 0031 0B       		.uleb128 0xb
 420 0032 49       		.uleb128 0x49
 421 0033 13       		.uleb128 0x13
 422 0034 00       		.byte	0
 423 0035 00       		.byte	0
 424 0036 05       		.uleb128 0x5
 425 0037 16       		.uleb128 0x16
 426 0038 00       		.byte	0
 427 0039 03       		.uleb128 0x3
 428 003a 0E       		.uleb128 0xe
 429 003b 3A       		.uleb128 0x3a
 430 003c 0B       		.uleb128 0xb
 431 003d 3B       		.uleb128 0x3b
 432 003e 05       		.uleb128 0x5
 433 003f 49       		.uleb128 0x49
ARM GAS  C:\DOCUME~1\Remixvit\LOCALS~1\Temp\cceDGQZS.s 			page 17


 434 0040 13       		.uleb128 0x13
 435 0041 00       		.byte	0
 436 0042 00       		.byte	0
 437 0043 06       		.uleb128 0x6
 438 0044 35       		.uleb128 0x35
 439 0045 00       		.byte	0
 440 0046 49       		.uleb128 0x49
 441 0047 13       		.uleb128 0x13
 442 0048 00       		.byte	0
 443 0049 00       		.byte	0
 444 004a 07       		.uleb128 0x7
 445 004b 2E       		.uleb128 0x2e
 446 004c 00       		.byte	0
 447 004d 3F       		.uleb128 0x3f
 448 004e 19       		.uleb128 0x19
 449 004f 03       		.uleb128 0x3
 450 0050 0E       		.uleb128 0xe
 451 0051 3A       		.uleb128 0x3a
 452 0052 0B       		.uleb128 0xb
 453 0053 3B       		.uleb128 0x3b
 454 0054 0B       		.uleb128 0xb
 455 0055 27       		.uleb128 0x27
 456 0056 19       		.uleb128 0x19
 457 0057 11       		.uleb128 0x11
 458 0058 01       		.uleb128 0x1
 459 0059 12       		.uleb128 0x12
 460 005a 06       		.uleb128 0x6
 461 005b 40       		.uleb128 0x40
 462 005c 18       		.uleb128 0x18
 463 005d 9742     		.uleb128 0x2117
 464 005f 19       		.uleb128 0x19
 465 0060 00       		.byte	0
 466 0061 00       		.byte	0
 467 0062 08       		.uleb128 0x8
 468 0063 2E       		.uleb128 0x2e
 469 0064 01       		.byte	0x1
 470 0065 3F       		.uleb128 0x3f
 471 0066 19       		.uleb128 0x19
 472 0067 03       		.uleb128 0x3
 473 0068 0E       		.uleb128 0xe
 474 0069 3A       		.uleb128 0x3a
 475 006a 0B       		.uleb128 0xb
 476 006b 3B       		.uleb128 0x3b
 477 006c 05       		.uleb128 0x5
 478 006d 27       		.uleb128 0x27
 479 006e 19       		.uleb128 0x19
 480 006f 11       		.uleb128 0x11
 481 0070 01       		.uleb128 0x1
 482 0071 12       		.uleb128 0x12
 483 0072 06       		.uleb128 0x6
 484 0073 40       		.uleb128 0x40
 485 0074 18       		.uleb128 0x18
 486 0075 9742     		.uleb128 0x2117
 487 0077 19       		.uleb128 0x19
 488 0078 01       		.uleb128 0x1
 489 0079 13       		.uleb128 0x13
 490 007a 00       		.byte	0
ARM GAS  C:\DOCUME~1\Remixvit\LOCALS~1\Temp\cceDGQZS.s 			page 18


 491 007b 00       		.byte	0
 492 007c 09       		.uleb128 0x9
 493 007d 898201   		.uleb128 0x4109
 494 0080 00       		.byte	0
 495 0081 11       		.uleb128 0x11
 496 0082 01       		.uleb128 0x1
 497 0083 31       		.uleb128 0x31
 498 0084 13       		.uleb128 0x13
 499 0085 00       		.byte	0
 500 0086 00       		.byte	0
 501 0087 0A       		.uleb128 0xa
 502 0088 05       		.uleb128 0x5
 503 0089 00       		.byte	0
 504 008a 03       		.uleb128 0x3
 505 008b 0E       		.uleb128 0xe
 506 008c 3A       		.uleb128 0x3a
 507 008d 0B       		.uleb128 0xb
 508 008e 3B       		.uleb128 0x3b
 509 008f 05       		.uleb128 0x5
 510 0090 49       		.uleb128 0x49
 511 0091 13       		.uleb128 0x13
 512 0092 02       		.uleb128 0x2
 513 0093 17       		.uleb128 0x17
 514 0094 00       		.byte	0
 515 0095 00       		.byte	0
 516 0096 0B       		.uleb128 0xb
 517 0097 34       		.uleb128 0x34
 518 0098 00       		.byte	0
 519 0099 03       		.uleb128 0x3
 520 009a 0E       		.uleb128 0xe
 521 009b 3A       		.uleb128 0x3a
 522 009c 0B       		.uleb128 0xb
 523 009d 3B       		.uleb128 0x3b
 524 009e 05       		.uleb128 0x5
 525 009f 49       		.uleb128 0x49
 526 00a0 13       		.uleb128 0x13
 527 00a1 02       		.uleb128 0x2
 528 00a2 17       		.uleb128 0x17
 529 00a3 00       		.byte	0
 530 00a4 00       		.byte	0
 531 00a5 0C       		.uleb128 0xc
 532 00a6 2E       		.uleb128 0x2e
 533 00a7 01       		.byte	0x1
 534 00a8 3F       		.uleb128 0x3f
 535 00a9 19       		.uleb128 0x19
 536 00aa 03       		.uleb128 0x3
 537 00ab 0E       		.uleb128 0xe
 538 00ac 3A       		.uleb128 0x3a
 539 00ad 0B       		.uleb128 0xb
 540 00ae 3B       		.uleb128 0x3b
 541 00af 0B       		.uleb128 0xb
 542 00b0 27       		.uleb128 0x27
 543 00b1 19       		.uleb128 0x19
 544 00b2 11       		.uleb128 0x11
 545 00b3 01       		.uleb128 0x1
 546 00b4 12       		.uleb128 0x12
 547 00b5 06       		.uleb128 0x6
ARM GAS  C:\DOCUME~1\Remixvit\LOCALS~1\Temp\cceDGQZS.s 			page 19


 548 00b6 40       		.uleb128 0x40
 549 00b7 18       		.uleb128 0x18
 550 00b8 9742     		.uleb128 0x2117
 551 00ba 19       		.uleb128 0x19
 552 00bb 01       		.uleb128 0x1
 553 00bc 13       		.uleb128 0x13
 554 00bd 00       		.byte	0
 555 00be 00       		.byte	0
 556 00bf 0D       		.uleb128 0xd
 557 00c0 898201   		.uleb128 0x4109
 558 00c3 01       		.byte	0x1
 559 00c4 11       		.uleb128 0x11
 560 00c5 01       		.uleb128 0x1
 561 00c6 31       		.uleb128 0x31
 562 00c7 13       		.uleb128 0x13
 563 00c8 00       		.byte	0
 564 00c9 00       		.byte	0
 565 00ca 0E       		.uleb128 0xe
 566 00cb 8A8201   		.uleb128 0x410a
 567 00ce 00       		.byte	0
 568 00cf 02       		.uleb128 0x2
 569 00d0 18       		.uleb128 0x18
 570 00d1 9142     		.uleb128 0x2111
 571 00d3 18       		.uleb128 0x18
 572 00d4 00       		.byte	0
 573 00d5 00       		.byte	0
 574 00d6 0F       		.uleb128 0xf
 575 00d7 2E       		.uleb128 0x2e
 576 00d8 01       		.byte	0x1
 577 00d9 3F       		.uleb128 0x3f
 578 00da 19       		.uleb128 0x19
 579 00db 03       		.uleb128 0x3
 580 00dc 0E       		.uleb128 0xe
 581 00dd 3A       		.uleb128 0x3a
 582 00de 0B       		.uleb128 0xb
 583 00df 3B       		.uleb128 0x3b
 584 00e0 0B       		.uleb128 0xb
 585 00e1 27       		.uleb128 0x27
 586 00e2 19       		.uleb128 0x19
 587 00e3 3C       		.uleb128 0x3c
 588 00e4 19       		.uleb128 0x19
 589 00e5 00       		.byte	0
 590 00e6 00       		.byte	0
 591 00e7 10       		.uleb128 0x10
 592 00e8 05       		.uleb128 0x5
 593 00e9 00       		.byte	0
 594 00ea 49       		.uleb128 0x49
 595 00eb 13       		.uleb128 0x13
 596 00ec 00       		.byte	0
 597 00ed 00       		.byte	0
 598 00ee 00       		.byte	0
 599              		.section	.debug_loc,"",%progbits
 600              	.Ldebug_loc0:
 601              	.LLST0:
 602 0000 00000000 		.4byte	.LVL1
 603 0004 0A000000 		.4byte	.LVL4
 604 0008 0100     		.2byte	0x1
ARM GAS  C:\DOCUME~1\Remixvit\LOCALS~1\Temp\cceDGQZS.s 			page 20


 605 000a 50       		.byte	0x50
 606 000b 0A000000 		.4byte	.LVL4
 607 000f 20000000 		.4byte	.LFE3
 608 0013 0400     		.2byte	0x4
 609 0015 F3       		.byte	0xf3
 610 0016 01       		.uleb128 0x1
 611 0017 50       		.byte	0x50
 612 0018 9F       		.byte	0x9f
 613 0019 00000000 		.4byte	0
 614 001d 00000000 		.4byte	0
 615              	.LLST1:
 616 0021 04000000 		.4byte	.LVL2
 617 0025 08000000 		.4byte	.LVL3
 618 0029 0100     		.2byte	0x1
 619 002b 52       		.byte	0x52
 620 002c 08000000 		.4byte	.LVL3
 621 0030 12000000 		.4byte	.LVL5
 622 0034 0100     		.2byte	0x1
 623 0036 53       		.byte	0x53
 624 0037 12000000 		.4byte	.LVL5
 625 003b 20000000 		.4byte	.LFE3
 626 003f 0100     		.2byte	0x1
 627 0041 50       		.byte	0x50
 628 0042 00000000 		.4byte	0
 629 0046 00000000 		.4byte	0
 630              		.section	.debug_aranges,"",%progbits
 631 0000 34000000 		.4byte	0x34
 632 0004 0200     		.2byte	0x2
 633 0006 00000000 		.4byte	.Ldebug_info0
 634 000a 04       		.byte	0x4
 635 000b 00       		.byte	0
 636 000c 0000     		.2byte	0
 637 000e 0000     		.2byte	0
 638 0010 00000000 		.4byte	.LFB1
 639 0014 14000000 		.4byte	.LFE1-.LFB1
 640 0018 00000000 		.4byte	.LFB2
 641 001c 28000000 		.4byte	.LFE2-.LFB2
 642 0020 00000000 		.4byte	.LFB3
 643 0024 20000000 		.4byte	.LFE3-.LFB3
 644 0028 00000000 		.4byte	.LFB0
 645 002c 80000000 		.4byte	.LFE0-.LFB0
 646 0030 00000000 		.4byte	0
 647 0034 00000000 		.4byte	0
 648              		.section	.debug_ranges,"",%progbits
 649              	.Ldebug_ranges0:
 650 0000 00000000 		.4byte	.LFB1
 651 0004 14000000 		.4byte	.LFE1
 652 0008 00000000 		.4byte	.LFB2
 653 000c 28000000 		.4byte	.LFE2
 654 0010 00000000 		.4byte	.LFB3
 655 0014 20000000 		.4byte	.LFE3
 656 0018 00000000 		.4byte	.LFB0
 657 001c 80000000 		.4byte	.LFE0
 658 0020 00000000 		.4byte	0
 659 0024 00000000 		.4byte	0
 660              		.section	.debug_line,"",%progbits
 661              	.Ldebug_line0:
ARM GAS  C:\DOCUME~1\Remixvit\LOCALS~1\Temp\cceDGQZS.s 			page 21


 662 0000 D9000000 		.section	.debug_str,"MS",%progbits,1
 662      02006F00 
 662      00000201 
 662      FB0E0D00 
 662      01010101 
 663              	.LASF6:
 664 0000 6C6F6E67 		.ascii	"long long int\000"
 664      206C6F6E 
 664      6720696E 
 664      7400
 665              	.LASF10:
 666 000e 75696E74 		.ascii	"uint32\000"
 666      333200
 667              	.LASF8:
 668 0015 756E7369 		.ascii	"unsigned int\000"
 668      676E6564 
 668      20696E74 
 668      00
 669              	.LASF21:
 670 0022 433A5C45 		.ascii	"C:\\EAGLE\\My\\WirellesLoad\\WirellesLoad\\Wirelles"
 670      41474C45 
 670      5C4D795C 
 670      57697265 
 670      6C6C6573 
 671 0050 4C6F6164 		.ascii	"Load_v1.cydsn\000"
 671      5F76312E 
 671      63796473 
 671      6E00
 672              	.LASF23:
 673 005e 736C6176 		.ascii	"slaveSelect\000"
 673      6553656C 
 673      65637400 
 674              	.LASF17:
 675 006a 53434232 		.ascii	"SCB2_SpiSetActiveSlaveSelect\000"
 675      5F537069 
 675      53657441 
 675      63746976 
 675      65536C61 
 676              	.LASF9:
 677 0087 75696E74 		.ascii	"uint8\000"
 677      3800
 678              	.LASF5:
 679 008d 6C6F6E67 		.ascii	"long unsigned int\000"
 679      20756E73 
 679      69676E65 
 679      6420696E 
 679      7400
 680              	.LASF7:
 681 009f 6C6F6E67 		.ascii	"long long unsigned int\000"
 681      206C6F6E 
 681      6720756E 
 681      7369676E 
 681      65642069 
 682              	.LASF18:
 683 00b6 53434232 		.ascii	"SCB2_SpiInit\000"
 683      5F537069 
 683      496E6974 
ARM GAS  C:\DOCUME~1\Remixvit\LOCALS~1\Temp\cceDGQZS.s 			page 22


 683      00
 684              	.LASF11:
 685 00c3 666C6F61 		.ascii	"float\000"
 685      7400
 686              	.LASF22:
 687 00c9 53434232 		.ascii	"SCB2_SpiPostEnable\000"
 687      5F537069 
 687      506F7374 
 687      456E6162 
 687      6C6500
 688              	.LASF1:
 689 00dc 756E7369 		.ascii	"unsigned char\000"
 689      676E6564 
 689      20636861 
 689      7200
 690              	.LASF20:
 691 00ea 2E5C4765 		.ascii	".\\Generated_Source\\PSoC4\\SCB2_SPI.c\000"
 691      6E657261 
 691      7465645F 
 691      536F7572 
 691      63655C50 
 692              	.LASF13:
 693 010e 63686172 		.ascii	"char\000"
 693      00
 694              	.LASF4:
 695 0113 6C6F6E67 		.ascii	"long int\000"
 695      20696E74 
 695      00
 696              	.LASF2:
 697 011c 73686F72 		.ascii	"short int\000"
 697      7420696E 
 697      7400
 698              	.LASF12:
 699 0126 646F7562 		.ascii	"double\000"
 699      6C6500
 700              	.LASF14:
 701 012d 72656733 		.ascii	"reg32\000"
 701      3200
 702              	.LASF3:
 703 0133 73686F72 		.ascii	"short unsigned int\000"
 703      7420756E 
 703      7369676E 
 703      65642069 
 703      6E7400
 704              	.LASF0:
 705 0146 7369676E 		.ascii	"signed char\000"
 705      65642063 
 705      68617200 
 706              	.LASF16:
 707 0152 53434232 		.ascii	"SCB2_SpiStop\000"
 707      5F537069 
 707      53746F70 
 707      00
 708              	.LASF19:
 709 015f 474E5520 		.ascii	"GNU C 4.9.3 20150303 (release) [ARM/embedded-4_9-br"
 709      4320342E 
 709      392E3320 
ARM GAS  C:\DOCUME~1\Remixvit\LOCALS~1\Temp\cceDGQZS.s 			page 23


 709      32303135 
 709      30333033 
 710 0192 616E6368 		.ascii	"anch revision 221220] -mcpu=cortex-m0 -mthumb -g -O"
 710      20726576 
 710      6973696F 
 710      6E203232 
 710      31323230 
 711 01c5 67202D66 		.ascii	"g -ffunction-sections -ffat-lto-objects\000"
 711      66756E63 
 711      74696F6E 
 711      2D736563 
 711      74696F6E 
 712              	.LASF24:
 713 01ed 73706943 		.ascii	"spiCtrl\000"
 713      74726C00 
 714              	.LASF25:
 715 01f5 53434232 		.ascii	"SCB2_sclk_m_Write\000"
 715      5F73636C 
 715      6B5F6D5F 
 715      57726974 
 715      6500
 716              	.LASF15:
 717 0207 73697A65 		.ascii	"sizetype\000"
 717      74797065 
 717      00
 718              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 4.9.3 20150303 (release) [ARM/embedded-4_9-br
