#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Jul 31 14:47:24 2024
# Process ID: 3276
# Current directory: E:/Vivado/Verilog/Gate_Level_Designs/mux_4_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6560 E:\Vivado\Verilog\Gate_Level_Designs\mux_4_1\mux_4_1.xpr
# Log file: E:/Vivado/Verilog/Gate_Level_Designs/mux_4_1/vivado.log
# Journal file: E:/Vivado/Verilog/Gate_Level_Designs/mux_4_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Vivado/Verilog/Gate_Level_Designs/mux_4_1/mux_4_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 804.371 ; gain = 71.641
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado/Verilog/Gate_Level_Designs/mux_4_1/mux_4_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mux_4_1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado/Verilog/Gate_Level_Designs/mux_4_1/mux_4_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mux_4_1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Verilog/Gate_Level_Designs/mux_4_1/mux_4_1.srcs/sources_1/new/mux_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Verilog/Gate_Level_Designs/mux_4_1/mux_4_1.srcs/sim_1/new/mux_4_1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4_1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Verilog/Gate_Level_Designs/mux_4_1/mux_4_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado/Verilog/Gate_Level_Designs/mux_4_1/mux_4_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 5b97794c5f4e41508edbe5f03b065226 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mux_4_1_tb_behav xil_defaultlib.mux_4_1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_4_1
Compiling module xil_defaultlib.mux_4_1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mux_4_1_tb_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source E:/Vivado/Verilog/Gate_Level_Designs/mux_4_1/mux_4_1.sim/sim_1/behav/xsim/xsim.dir/mux_4_1_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jul 31 14:56:19 2024...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 843.000 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Vivado/Verilog/Gate_Level_Designs/mux_4_1/mux_4_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mux_4_1_tb_behav -key {Behavioral:sim_1:Functional:mux_4_1_tb} -tclbatch {mux_4_1_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source mux_4_1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time I0 I1 I2 I3
                   01010
Time=100 I0=1 I1=0 I2=1 I3=0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mux_4_1_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 858.922 ; gain = 15.922
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 864.453 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado/Verilog/Gate_Level_Designs/mux_4_1/mux_4_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mux_4_1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado/Verilog/Gate_Level_Designs/mux_4_1/mux_4_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mux_4_1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Verilog/Gate_Level_Designs/mux_4_1/mux_4_1.srcs/sources_1/new/mux_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Verilog/Gate_Level_Designs/mux_4_1/mux_4_1.srcs/sim_1/new/mux_4_1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4_1_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado/Verilog/Gate_Level_Designs/mux_4_1/mux_4_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 5b97794c5f4e41508edbe5f03b065226 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mux_4_1_tb_behav xil_defaultlib.mux_4_1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_4_1
Compiling module xil_defaultlib.mux_4_1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mux_4_1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Vivado/Verilog/Gate_Level_Designs/mux_4_1/mux_4_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mux_4_1_tb_behav -key {Behavioral:sim_1:Functional:mux_4_1_tb} -tclbatch {mux_4_1_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source mux_4_1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time=100 I0=1 I1=0 I2=1 I3=0
Time=200 I0=1 I1=0 I2=1 I3=0
Time=300 I0=1 I1=0 I2=1 I3=0
Time=400 I0=1 I1=0 I2=1 I3=0
Time=500 I0=1 I1=0 I2=1 I3=0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mux_4_1_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 864.453 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado/Verilog/Gate_Level_Designs/mux_4_1/mux_4_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mux_4_1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado/Verilog/Gate_Level_Designs/mux_4_1/mux_4_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mux_4_1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Verilog/Gate_Level_Designs/mux_4_1/mux_4_1.srcs/sources_1/new/mux_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Verilog/Gate_Level_Designs/mux_4_1/mux_4_1.srcs/sim_1/new/mux_4_1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4_1_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado/Verilog/Gate_Level_Designs/mux_4_1/mux_4_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado/Verilog/Gate_Level_Designs/mux_4_1/mux_4_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 5b97794c5f4e41508edbe5f03b065226 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mux_4_1_tb_behav xil_defaultlib.mux_4_1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_4_1
Compiling module xil_defaultlib.mux_4_1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mux_4_1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Time=100 I0=1 I1=0 I2=1 I3=0
Time=200 I0=1 I1=0 I2=1 I3=0
Time=300 I0=1 I1=0 I2=1 I3=0
Time=400 I0=1 I1=0 I2=1 I3=0
Time=500 I0=1 I1=0 I2=1 I3=0
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 864.453 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado/Verilog/Gate_Level_Designs/mux_4_1/mux_4_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mux_4_1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado/Verilog/Gate_Level_Designs/mux_4_1/mux_4_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mux_4_1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Verilog/Gate_Level_Designs/mux_4_1/mux_4_1.srcs/sources_1/new/mux_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Verilog/Gate_Level_Designs/mux_4_1/mux_4_1.srcs/sim_1/new/mux_4_1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4_1_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado/Verilog/Gate_Level_Designs/mux_4_1/mux_4_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado/Verilog/Gate_Level_Designs/mux_4_1/mux_4_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 5b97794c5f4e41508edbe5f03b065226 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mux_4_1_tb_behav xil_defaultlib.mux_4_1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_4_1
Compiling module xil_defaultlib.mux_4_1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mux_4_1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Time=100 I0=1 I1=0 I2=1 I3=0
Time=200 I0=1 I1=0 I2=1 I3=0
Time=300 I0=1 I1=0 I2=1 I3=0
Time=400 I0=1 I1=0 I2=1 I3=0
Time=400 I0=1 I1=0 I2=1 I3=0
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 864.453 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado/Verilog/Gate_Level_Designs/mux_4_1/mux_4_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mux_4_1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado/Verilog/Gate_Level_Designs/mux_4_1/mux_4_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mux_4_1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Verilog/Gate_Level_Designs/mux_4_1/mux_4_1.srcs/sources_1/new/mux_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Verilog/Gate_Level_Designs/mux_4_1/mux_4_1.srcs/sim_1/new/mux_4_1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4_1_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado/Verilog/Gate_Level_Designs/mux_4_1/mux_4_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado/Verilog/Gate_Level_Designs/mux_4_1/mux_4_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 5b97794c5f4e41508edbe5f03b065226 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mux_4_1_tb_behav xil_defaultlib.mux_4_1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_4_1
Compiling module xil_defaultlib.mux_4_1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mux_4_1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Time=0 I0=1 I1=0 I2=1 I3=0
Time=100 I0=1 I1=0 I2=1 I3=0
Time=200 I0=1 I1=0 I2=1 I3=0
Time=300 I0=1 I1=0 I2=1 I3=0
Time=400 I0=1 I1=0 I2=1 I3=0
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 864.453 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado/Verilog/Gate_Level_Designs/mux_4_1/mux_4_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mux_4_1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado/Verilog/Gate_Level_Designs/mux_4_1/mux_4_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mux_4_1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Verilog/Gate_Level_Designs/mux_4_1/mux_4_1.srcs/sources_1/new/mux_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Verilog/Gate_Level_Designs/mux_4_1/mux_4_1.srcs/sim_1/new/mux_4_1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4_1_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado/Verilog/Gate_Level_Designs/mux_4_1/mux_4_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado/Verilog/Gate_Level_Designs/mux_4_1/mux_4_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 5b97794c5f4e41508edbe5f03b065226 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mux_4_1_tb_behav xil_defaultlib.mux_4_1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_4_1
Compiling module xil_defaultlib.mux_4_1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mux_4_1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Time=0 I0=1 I1=0 I2=1 I3=0x
Time=100 I0=1 I1=0 I2=1 I3=01
Time=200 I0=1 I1=0 I2=1 I3=00
Time=300 I0=1 I1=0 I2=1 I3=01
Time=400 I0=1 I1=0 I2=1 I3=00
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 865.336 ; gain = 0.824
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado/Verilog/Gate_Level_Designs/mux_4_1/mux_4_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mux_4_1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado/Verilog/Gate_Level_Designs/mux_4_1/mux_4_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mux_4_1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Verilog/Gate_Level_Designs/mux_4_1/mux_4_1.srcs/sources_1/new/mux_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Verilog/Gate_Level_Designs/mux_4_1/mux_4_1.srcs/sim_1/new/mux_4_1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4_1_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado/Verilog/Gate_Level_Designs/mux_4_1/mux_4_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 5b97794c5f4e41508edbe5f03b065226 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mux_4_1_tb_behav xil_defaultlib.mux_4_1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_4_1
Compiling module xil_defaultlib.mux_4_1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mux_4_1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Vivado/Verilog/Gate_Level_Designs/mux_4_1/mux_4_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mux_4_1_tb_behav -key {Behavioral:sim_1:Functional:mux_4_1_tb} -tclbatch {mux_4_1_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source mux_4_1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
I0=1 I1=0 I2=1 I3=0
x
Time=100 I0=1 I1=0 I2=1 I3=0
1
Time=200 I0=1 I1=0 I2=1 I3=0
0
Time=300 I0=1 I1=0 I2=1 I3=0
1
Time=400 I0=1 I1=0 I2=1 I3=0
0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mux_4_1_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 869.613 ; gain = 4.012
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado/Verilog/Gate_Level_Designs/mux_4_1/mux_4_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mux_4_1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado/Verilog/Gate_Level_Designs/mux_4_1/mux_4_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mux_4_1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Verilog/Gate_Level_Designs/mux_4_1/mux_4_1.srcs/sources_1/new/mux_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Verilog/Gate_Level_Designs/mux_4_1/mux_4_1.srcs/sim_1/new/mux_4_1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4_1_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado/Verilog/Gate_Level_Designs/mux_4_1/mux_4_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 5b97794c5f4e41508edbe5f03b065226 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mux_4_1_tb_behav xil_defaultlib.mux_4_1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_4_1
Compiling module xil_defaultlib.mux_4_1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mux_4_1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Vivado/Verilog/Gate_Level_Designs/mux_4_1/mux_4_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mux_4_1_tb_behav -key {Behavioral:sim_1:Functional:mux_4_1_tb} -tclbatch {mux_4_1_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source mux_4_1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
I0=1 I1=0 I2=1 I3=0

Time=100 S0=00 S1=00
1
Time=200 S0=00 S1=01
0
Time=300 S0=01 S1=00
1
Time=400 S0=01 S1=01
0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mux_4_1_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 872.309 ; gain = 2.676
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado/Verilog/Gate_Level_Designs/mux_4_1/mux_4_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mux_4_1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado/Verilog/Gate_Level_Designs/mux_4_1/mux_4_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mux_4_1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Verilog/Gate_Level_Designs/mux_4_1/mux_4_1.srcs/sources_1/new/mux_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Verilog/Gate_Level_Designs/mux_4_1/mux_4_1.srcs/sim_1/new/mux_4_1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4_1_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado/Verilog/Gate_Level_Designs/mux_4_1/mux_4_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 5b97794c5f4e41508edbe5f03b065226 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mux_4_1_tb_behav xil_defaultlib.mux_4_1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_4_1
Compiling module xil_defaultlib.mux_4_1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mux_4_1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Vivado/Verilog/Gate_Level_Designs/mux_4_1/mux_4_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mux_4_1_tb_behav -key {Behavioral:sim_1:Functional:mux_4_1_tb} -tclbatch {mux_4_1_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source mux_4_1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
I0=1 I1=0 I2=1 I3=0

Time=100 S0=0 S1=0
1
Time=200 S0=0 S1=1
0
Time=300 S0=1 S1=0
1
Time=400 S0=1 S1=1
0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mux_4_1_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 874.699 ; gain = 2.207
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado/Verilog/Gate_Level_Designs/mux_4_1/mux_4_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mux_4_1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado/Verilog/Gate_Level_Designs/mux_4_1/mux_4_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mux_4_1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Verilog/Gate_Level_Designs/mux_4_1/mux_4_1.srcs/sources_1/new/mux_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Verilog/Gate_Level_Designs/mux_4_1/mux_4_1.srcs/sim_1/new/mux_4_1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4_1_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado/Verilog/Gate_Level_Designs/mux_4_1/mux_4_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 5b97794c5f4e41508edbe5f03b065226 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mux_4_1_tb_behav xil_defaultlib.mux_4_1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_4_1
Compiling module xil_defaultlib.mux_4_1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mux_4_1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Vivado/Verilog/Gate_Level_Designs/mux_4_1/mux_4_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mux_4_1_tb_behav -key {Behavioral:sim_1:Functional:mux_4_1_tb} -tclbatch {mux_4_1_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source mux_4_1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
I0=1 I1=0 I2=1 I3=0

Time=                 100 S0=0 S1=0 y=1

Time=                 200 S0=0 S1=1 y=0

Time=                 300 S0=1 S1=0 y=1

Time=                 400 S0=1 S1=1 y=0

INFO: [USF-XSim-96] XSim completed. Design snapshot 'mux_4_1_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 874.969 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jul 31 15:13:40 2024...
