

================================================================
== Vivado HLS Report for 'array_io'
================================================================
* Date:           Sat Aug 08 15:21:35 2015

* Version:        2015.2 (Build 1266856 on Fri Jun 26 16:57:37 PM 2015)
* Project:        array_io_prj
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      2.39|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  129|  129|  130|  130|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+-----+-----+----------+-----------+-----------+------+----------+
        |            |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+-----+-----+----------+-----------+-----------+------+----------+
        |- For_Loop  |  128|  128|         4|          -|          -|    32|    no    |
        +------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|Expression       |        -|      -|       0|      41|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        0|      -|      64|       4|
|Multiplexer      |        -|      -|       -|      10|
|Register         |        -|      -|     122|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     186|      55|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    +-------+--------------+---------+----+----+------+-----+------+-------------+
    | Memory|    Module    | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------+--------------+---------+----+----+------+-----+------+-------------+
    |acc_U  |array_io_acc  |        0|  64|   4|     8|   32|     1|          256|
    +-------+--------------+---------+----+----+------+-----+------+-------------+
    |Total  |              |        0|  64|   4|     8|   32|     1|          256|
    +-------+--------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+-------+---+----+------------+------------+
    |   Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_85_p2       |     +    |      0|  0|   6|           1|           6|
    |temp_fu_104_p2     |     +    |      0|  0|  32|          32|          32|
    |exitcond_fu_79_p2  |   icmp   |      0|  0|   3|           6|           7|
    +-------------------+----------+-------+---+----+------------+------------+
    |Total              |          |      0|  0|  41|          39|          45|
    +-------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |acc_address0  |   3|          3|    3|          9|
    |ap_NS_fsm     |   1|          6|    1|          6|
    |i_reg_64      |   6|          2|    6|         12|
    +--------------+----+-----------+-----+-----------+
    |Total         |  10|         11|   10|         27|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |acc_addr_reg_121  |   3|   0|    3|          0|
    |acc_load_reg_136  |  32|   0|   32|          0|
    |ap_CS_fsm         |   5|   0|    5|          0|
    |d_i_load_reg_141  |  16|   0|   16|          0|
    |i_1_reg_116       |   6|   0|    6|          0|
    |i_reg_64          |   6|   0|    6|          0|
    |temp_reg_146      |  32|   0|   32|          0|
    |tmp_1_reg_126     |   6|   0|   64|         58|
    |tmp_4_reg_151     |  16|   0|   16|          0|
    +------------------+----+----+-----+-----------+
    |Total             | 122|   0|  180|         58|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |   array_io   | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |   array_io   | return value |
|ap_start      |  in |    1| ap_ctrl_hs |   array_io   | return value |
|ap_done       | out |    1| ap_ctrl_hs |   array_io   | return value |
|ap_idle       | out |    1| ap_ctrl_hs |   array_io   | return value |
|ap_ready      | out |    1| ap_ctrl_hs |   array_io   | return value |
|d_o_address0  | out |    5|  ap_memory |      d_o     |     array    |
|d_o_ce0       | out |    1|  ap_memory |      d_o     |     array    |
|d_o_we0       | out |    1|  ap_memory |      d_o     |     array    |
|d_o_d0        | out |   16|  ap_memory |      d_o     |     array    |
|d_i_address0  | out |    5|  ap_memory |      d_i     |     array    |
|d_i_ce0       | out |    1|  ap_memory |      d_i     |     array    |
|d_i_q0        |  in |   16|  ap_memory |      d_i     |     array    |
+--------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 5
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.09ns
ST_1: stg_6 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([32 x i16]* %d_o) nounwind, !map !0

ST_1: stg_7 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([32 x i16]* %d_i) nounwind, !map !6

ST_1: stg_8 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @array_io_str) nounwind

ST_1: stg_9 [1/1] 1.09ns
:3  br label %1


 <State 2>: 2.39ns
ST_2: i [1/1] 0.00ns
:0  %i = phi i6 [ 0, %0 ], [ %i_1, %2 ]

ST_2: rem [1/1] 0.00ns
:1  %rem = trunc i6 %i to i3

ST_2: exitcond [1/1] 1.31ns
:2  %exitcond = icmp eq i6 %i, -32

ST_2: empty [1/1] 0.00ns
:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind

ST_2: i_1 [1/1] 1.34ns
:4  %i_1 = add i6 1, %i

ST_2: stg_15 [1/1] 0.00ns
:5  br i1 %exitcond, label %3, label %2

ST_2: tmp [1/1] 0.00ns
:1  %tmp = zext i3 %rem to i64

ST_2: acc_addr [1/1] 0.00ns
:2  %acc_addr = getelementptr inbounds [8 x i32]* @acc, i64 0, i64 %tmp

ST_2: acc_load [2/2] 2.39ns
:3  %acc_load = load i32* %acc_addr, align 4

ST_2: tmp_1 [1/1] 0.00ns
:4  %tmp_1 = zext i6 %i to i64

ST_2: d_i_addr [1/1] 0.00ns
:5  %d_i_addr = getelementptr [32 x i16]* %d_i, i64 0, i64 %tmp_1

ST_2: d_i_load [2/2] 2.39ns
:6  %d_i_load = load i16* %d_i_addr, align 2

ST_2: stg_22 [1/1] 0.00ns
:0  ret void


 <State 3>: 2.39ns
ST_3: acc_load [1/2] 2.39ns
:3  %acc_load = load i32* %acc_addr, align 4

ST_3: d_i_load [1/2] 2.39ns
:6  %d_i_load = load i16* %d_i_addr, align 2


 <State 4>: 1.70ns
ST_4: tmp_2 [1/1] 0.00ns
:7  %tmp_2 = sext i16 %d_i_load to i32

ST_4: temp [1/1] 1.70ns
:8  %temp = add nsw i32 %acc_load, %tmp_2

ST_4: tmp_4 [1/1] 0.00ns
:10  %tmp_4 = trunc i32 %temp to i16


 <State 5>: 2.39ns
ST_5: stg_28 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str) nounwind

ST_5: stg_29 [1/1] 2.39ns
:9  store i32 %temp, i32* %acc_addr, align 4

ST_5: d_o_addr [1/1] 0.00ns
:11  %d_o_addr = getelementptr [32 x i16]* %d_o, i64 0, i64 %tmp_1

ST_5: stg_31 [1/1] 2.39ns
:12  store i16 %tmp_4, i16* %d_o_addr, align 2

ST_5: stg_32 [1/1] 0.00ns
:13  br label %1



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ d_o]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; mode=0x937d0ca690; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ d_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x937d0c9be0; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ acc]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; mode=0x937d0ca450; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_6    (specbitsmap      ) [ 000000]
stg_7    (specbitsmap      ) [ 000000]
stg_8    (spectopmodule    ) [ 000000]
stg_9    (br               ) [ 011111]
i        (phi              ) [ 001000]
rem      (trunc            ) [ 000000]
exitcond (icmp             ) [ 001111]
empty    (speclooptripcount) [ 000000]
i_1      (add              ) [ 011111]
stg_15   (br               ) [ 000000]
tmp      (zext             ) [ 000000]
acc_addr (getelementptr    ) [ 000111]
tmp_1    (zext             ) [ 000111]
d_i_addr (getelementptr    ) [ 000100]
stg_22   (ret              ) [ 000000]
acc_load (load             ) [ 000010]
d_i_load (load             ) [ 000010]
tmp_2    (sext             ) [ 000000]
temp     (add              ) [ 000001]
tmp_4    (trunc            ) [ 000001]
stg_28   (specloopname     ) [ 000000]
stg_29   (store            ) [ 000000]
d_o_addr (getelementptr    ) [ 000000]
stg_31   (store            ) [ 000000]
stg_32   (br               ) [ 011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="d_o">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_o"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="d_i">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_i"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="acc">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="array_io_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1004" name="acc_addr_gep_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="32" slack="0"/>
<pin id="30" dir="0" index="1" bw="1" slack="0"/>
<pin id="31" dir="0" index="2" bw="3" slack="0"/>
<pin id="32" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr/2 "/>
</bind>
</comp>

<comp id="35" class="1004" name="grp_access_fu_35">
<pin_list>
<pin id="36" dir="0" index="0" bw="3" slack="0"/>
<pin id="37" dir="0" index="1" bw="32" slack="1"/>
<pin id="38" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="acc_load/2 stg_29/5 "/>
</bind>
</comp>

<comp id="40" class="1004" name="d_i_addr_gep_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="16" slack="0"/>
<pin id="42" dir="0" index="1" bw="1" slack="0"/>
<pin id="43" dir="0" index="2" bw="6" slack="0"/>
<pin id="44" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_i_addr/2 "/>
</bind>
</comp>

<comp id="47" class="1004" name="grp_access_fu_47">
<pin_list>
<pin id="48" dir="0" index="0" bw="5" slack="0"/>
<pin id="49" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="50" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="d_i_load/2 "/>
</bind>
</comp>

<comp id="52" class="1004" name="d_o_addr_gep_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="16" slack="0"/>
<pin id="54" dir="0" index="1" bw="1" slack="0"/>
<pin id="55" dir="0" index="2" bw="6" slack="3"/>
<pin id="56" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_o_addr/5 "/>
</bind>
</comp>

<comp id="59" class="1004" name="stg_31_access_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="5" slack="0"/>
<pin id="61" dir="0" index="1" bw="16" slack="1"/>
<pin id="62" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_31/5 "/>
</bind>
</comp>

<comp id="64" class="1005" name="i_reg_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="6" slack="1"/>
<pin id="66" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="68" class="1004" name="i_phi_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="1"/>
<pin id="70" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="71" dir="0" index="2" bw="6" slack="0"/>
<pin id="72" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="73" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="75" class="1004" name="rem_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="6" slack="0"/>
<pin id="77" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="rem/2 "/>
</bind>
</comp>

<comp id="79" class="1004" name="exitcond_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="6" slack="0"/>
<pin id="81" dir="0" index="1" bw="6" slack="0"/>
<pin id="82" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="85" class="1004" name="i_1_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="1" slack="0"/>
<pin id="87" dir="0" index="1" bw="6" slack="0"/>
<pin id="88" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="91" class="1004" name="tmp_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="3" slack="0"/>
<pin id="93" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="tmp_1_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="6" slack="0"/>
<pin id="98" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="tmp_2_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="16" slack="1"/>
<pin id="103" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="104" class="1004" name="temp_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="1"/>
<pin id="106" dir="0" index="1" bw="16" slack="0"/>
<pin id="107" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp/4 "/>
</bind>
</comp>

<comp id="109" class="1004" name="tmp_4_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="0"/>
<pin id="111" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="116" class="1005" name="i_1_reg_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="6" slack="0"/>
<pin id="118" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="121" class="1005" name="acc_addr_reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="3" slack="1"/>
<pin id="123" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="acc_addr "/>
</bind>
</comp>

<comp id="126" class="1005" name="tmp_1_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="64" slack="3"/>
<pin id="128" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="131" class="1005" name="d_i_addr_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="5" slack="1"/>
<pin id="133" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="d_i_addr "/>
</bind>
</comp>

<comp id="136" class="1005" name="acc_load_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="1"/>
<pin id="138" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_load "/>
</bind>
</comp>

<comp id="141" class="1005" name="d_i_load_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="16" slack="1"/>
<pin id="143" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="d_i_load "/>
</bind>
</comp>

<comp id="146" class="1005" name="temp_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="1"/>
<pin id="148" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp "/>
</bind>
</comp>

<comp id="151" class="1005" name="tmp_4_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="16" slack="1"/>
<pin id="153" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="33"><net_src comp="4" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="34"><net_src comp="22" pin="0"/><net_sink comp="28" pin=1"/></net>

<net id="39"><net_src comp="28" pin="3"/><net_sink comp="35" pin=0"/></net>

<net id="45"><net_src comp="2" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="46"><net_src comp="22" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="51"><net_src comp="40" pin="3"/><net_sink comp="47" pin=0"/></net>

<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="22" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="63"><net_src comp="52" pin="3"/><net_sink comp="59" pin=0"/></net>

<net id="67"><net_src comp="12" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="74"><net_src comp="64" pin="1"/><net_sink comp="68" pin=0"/></net>

<net id="78"><net_src comp="68" pin="4"/><net_sink comp="75" pin=0"/></net>

<net id="83"><net_src comp="68" pin="4"/><net_sink comp="79" pin=0"/></net>

<net id="84"><net_src comp="14" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="89"><net_src comp="20" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="90"><net_src comp="68" pin="4"/><net_sink comp="85" pin=1"/></net>

<net id="94"><net_src comp="75" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="95"><net_src comp="91" pin="1"/><net_sink comp="28" pin=2"/></net>

<net id="99"><net_src comp="68" pin="4"/><net_sink comp="96" pin=0"/></net>

<net id="100"><net_src comp="96" pin="1"/><net_sink comp="40" pin=2"/></net>

<net id="108"><net_src comp="101" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="112"><net_src comp="104" pin="2"/><net_sink comp="109" pin=0"/></net>

<net id="119"><net_src comp="85" pin="2"/><net_sink comp="116" pin=0"/></net>

<net id="120"><net_src comp="116" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="124"><net_src comp="28" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="125"><net_src comp="121" pin="1"/><net_sink comp="35" pin=0"/></net>

<net id="129"><net_src comp="96" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="130"><net_src comp="126" pin="1"/><net_sink comp="52" pin=2"/></net>

<net id="134"><net_src comp="40" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="135"><net_src comp="131" pin="1"/><net_sink comp="47" pin=0"/></net>

<net id="139"><net_src comp="35" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="140"><net_src comp="136" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="144"><net_src comp="47" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="145"><net_src comp="141" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="149"><net_src comp="104" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="150"><net_src comp="146" pin="1"/><net_sink comp="35" pin=1"/></net>

<net id="154"><net_src comp="109" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="155"><net_src comp="151" pin="1"/><net_sink comp="59" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
		rem : 1
		exitcond : 1
		i_1 : 1
		stg_15 : 2
		tmp : 2
		acc_addr : 3
		acc_load : 4
		tmp_1 : 1
		d_i_addr : 2
		d_i_load : 3
	State 3
	State 4
		temp : 1
		tmp_4 : 2
	State 5
		stg_31 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------|---------|---------|
| Operation| Functional Unit|    FF   |   LUT   |
|----------|----------------|---------|---------|
|    add   |    i_1_fu_85   |    0    |    6    |
|          |   temp_fu_104  |    0    |    32   |
|----------|----------------|---------|---------|
|   icmp   | exitcond_fu_79 |    0    |    3    |
|----------|----------------|---------|---------|
|   trunc  |    rem_fu_75   |    0    |    0    |
|          |  tmp_4_fu_109  |    0    |    0    |
|----------|----------------|---------|---------|
|   zext   |    tmp_fu_91   |    0    |    0    |
|          |   tmp_1_fu_96  |    0    |    0    |
|----------|----------------|---------|---------|
|   sext   |  tmp_2_fu_101  |    0    |    0    |
|----------|----------------|---------|---------|
|   Total  |                |    0    |    41   |
|----------|----------------|---------|---------|

Memories:
+----+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |
+----+--------+--------+--------+
| acc|    0   |   64   |    4   |
+----+--------+--------+--------+
|Total|    0   |   64   |    4   |
+----+--------+--------+--------+

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|acc_addr_reg_121|    3   |
|acc_load_reg_136|   32   |
|d_i_addr_reg_131|    5   |
|d_i_load_reg_141|   16   |
|   i_1_reg_116  |    6   |
|    i_reg_64    |    6   |
|  temp_reg_146  |   32   |
|  tmp_1_reg_126 |   64   |
|  tmp_4_reg_151 |   16   |
+----------------+--------+
|      Total     |   180  |
+----------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_35 |  p0  |   2  |   3  |    6   ||    3    |
| grp_access_fu_47 |  p0  |   2  |   5  |   10   ||    5    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   16   ||   2.17  ||    8    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   41   |
|   Memory  |    0   |    -   |   64   |    4   |
|Multiplexer|    -   |    2   |    -   |    8   |
|  Register |    -   |    -   |   180  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    2   |   244  |   53   |
+-----------+--------+--------+--------+--------+
