{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1644734621521 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1644734621521 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 13 00:43:41 2022 " "Processing started: Sun Feb 13 00:43:41 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1644734621521 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644734621521 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off monitor_top -c monitor_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off monitor_top -c monitor_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644734621521 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1644734621905 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1644734621906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/monitor_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/monitor_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 monitor_top " "Found entity 1: monitor_top" {  } { { "src/monitor_top.sv" "" { Text "C:/Users/Tyler/Documents/github/CME495/monitor/fpga/src/monitor_top.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644734630464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644734630464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/baud_generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/baud_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 baud_generator " "Found entity 1: baud_generator" {  } { { "src/baud_generator.sv" "" { Text "C:/Users/Tyler/Documents/github/CME495/monitor/fpga/src/baud_generator.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644734630472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644734630472 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "monitor_top " "Elaborating entity \"monitor_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1644734630503 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "uart_txd 0 monitor_top.sv(7) " "Net \"uart_txd\" at monitor_top.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "src/monitor_top.sv" "" { Text "C:/Users/Tyler/Documents/github/CME495/monitor/fpga/src/monitor_top.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1644734630504 "|monitor_top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "uart_rts 0 monitor_top.sv(8) " "Net \"uart_rts\" at monitor_top.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "src/monitor_top.sv" "" { Text "C:/Users/Tyler/Documents/github/CME495/monitor/fpga/src/monitor_top.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1644734630504 "|monitor_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baud_generator baud_generator:baud_gen " "Elaborating entity \"baud_generator\" for hierarchy \"baud_generator:baud_gen\"" {  } { { "src/monitor_top.sv" "baud_gen" { Text "C:/Users/Tyler/Documents/github/CME495/monitor/fpga/src/monitor_top.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644734630505 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 baud_generator.sv(32) " "Verilog HDL assignment warning at baud_generator.sv(32): truncated value with size 32 to match size of target (9)" {  } { { "src/baud_generator.sv" "" { Text "C:/Users/Tyler/Documents/github/CME495/monitor/fpga/src/baud_generator.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644734630506 "|monitor_top|baud_generator:baud_gen"}
{ "Error" "ESGN_NON_EXISTENT_PORT" "clk50 baud_gen " "Port \"clk50\" does not exist in macrofunction \"baud_gen\"" {  } { { "src/monitor_top.sv" "baud_gen" { Text "C:/Users/Tyler/Documents/github/CME495/monitor/fpga/src/monitor_top.sv" 39 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644734630521 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1644734630528 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4702 " "Peak virtual memory: 4702 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1644734630592 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Feb 13 00:43:50 2022 " "Processing ended: Sun Feb 13 00:43:50 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1644734630592 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1644734630592 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1644734630592 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1644734630592 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 5 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 5 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1644734631230 ""}
