m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Richard/Desktop/uw_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing
vadder64
Z1 DXx6 sv_std 3 std 0 22 WmjPaeP=7F5?QFXzJ>D[Q2
Z2 !s110 1525894824
!i10b 1
!s100 Jn]07<GYDS>4I2RC`7QBd3
I7R2cRR4J9IE^kajZ?CV_^3
Z3 VDg1SIo80bB@j0V0VzS_@n1
!s105 adder64_sv_unit
S1
R0
Z4 w1525653721
8./adder64.sv
F./adder64.sv
L0 1
Z5 OV;L;10.4d;61
r1
!s85 0
31
Z6 !s108 1525894824.000000
!s107 ./adder64.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./adder64.sv|
!i113 1
Z7 tSvlog 1
vadderC65
R1
Z8 !s110 1525894825
!i10b 1
!s100 b<cKHKOEHnoe=al0X>^=T0
IKJX:NZ`MLYbF>1GXT3J=_3
R3
!s105 adderC65_sv_unit
S1
R0
R4
8./adderC65.sv
F./adderC65.sv
L0 1
R5
r1
!s85 0
31
R6
!s107 ./adderC65.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./adderC65.sv|
!i113 1
R7
nadder@c65
valu
R1
Z9 !s110 1525894818
!i10b 1
!s100 i@nIH>9=E=bTKg?cAf`M30
Im>2;GIiI>`LHJF8e>0zak3
R3
!s105 alu_sv_unit
S1
R0
R4
8./alu.sv
F./alu.sv
L0 1
R5
r1
!s85 0
31
Z10 !s108 1525894818.000000
!s107 ./alu.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./alu.sv|
!i113 1
R7
vALUStage
R1
Z11 !s110 1525894822
!i10b 1
!s100 @j`jia9:UVX^DEPgogDYi3
I`MJR_54=Q]2_Z1<4^=AYU0
R3
!s105 ALUstage_sv_unit
S1
R0
Z12 w1525886991
8./ALUstage.sv
F./ALUstage.sv
L0 1
R5
r1
!s85 0
31
Z13 !s108 1525894822.000000
!s107 ./ALUstage.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./ALUstage.sv|
!i113 1
R7
n@a@l@u@stage
vandifier
R1
Z14 !s110 1525894823
!i10b 1
!s100 k>lME7D?nL`<;^bPKm8Zg2
IEHOLOED?DP7fJXMnF>;hZ2
R3
!s105 andifier_sv_unit
S1
R0
R4
8./andifier.sv
F./andifier.sv
L0 3
R5
r1
!s85 0
31
Z15 !s108 1525894823.000000
!s107 ./andifier.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./andifier.sv|
!i113 1
R7
vbitSlice
R1
R9
!i10b 1
!s100 >9ZcTd<?>Gfdg1LOi8?8m2
ITa`Kf2Df42B02YkNQ;Di81
R3
!s105 bitSlice_sv_unit
S1
R0
R4
8./bitSlice.sv
F./bitSlice.sv
L0 1
R5
r1
!s85 0
31
R10
!s107 ./bitSlice.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./bitSlice.sv|
!i113 1
R7
nbit@slice
vbsg_priority_encode_one_hot_out
R1
R8
!i10b 1
!s100 WG_o4b]R_:5NX:d@kI8M]3
I1SCmnWZ:V0[IB11U_:b;N1
R3
!s105 bsg_priority_encode_one_hot_out_v_unit
S1
R0
R4
8./bsg_priority_encode_one_hot_out.v
F./bsg_priority_encode_one_hot_out.v
Z16 L0 10
R5
r1
!s85 0
31
Z17 !s108 1525894825.000000
!s107 ./bsg_priority_encode_one_hot_out.v|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./bsg_priority_encode_one_hot_out.v|
!i113 1
R7
vbsg_scan
R1
R8
!i10b 1
!s100 50I952kkg4TS_oeTQnOnQ3
I:F<AmE^zK17Td]VbTH36<3
R3
!s105 bsg_scan_v_unit
S1
R0
w1525888389
8./bsg_scan.v
F./bsg_scan.v
L0 7
R5
r1
!s85 0
31
R17
!s107 ./bsg_scan.v|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./bsg_scan.v|
!i113 1
R7
vcommitStage
R1
R2
!i10b 1
!s100 zdQGfXMX;D>c`M3LScmQe2
IYeQ[Xd7BkJ9P?Ub:_6ckz1
R3
!s105 commitStage_sv_unit
S1
R0
w1525887580
8./commitStage.sv
F./commitStage.sv
L0 1
R5
r1
!s85 0
31
R6
!s107 ./commitStage.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./commitStage.sv|
!i113 1
R7
ncommit@stage
vcompleteDataPath
R1
Z18 !s110 1525894820
!i10b 1
!s100 f31K7E7ohPWl^6:D:Qbnn3
Ib7X_;4go7ck5?oRX_m7fJ3
R3
!s105 completeDataPath_sv_unit
S1
R0
R4
8./completeDataPath.sv
F./completeDataPath.sv
L0 1
R5
r1
!s85 0
31
Z19 !s108 1525894820.000000
!s107 ./completeDataPath.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./completeDataPath.sv|
!i113 1
R7
ncomplete@data@path
vcompleteDataPathPipelinedOutOfOrder
R1
Z20 !s110 1525894821
!i10b 1
!s100 16jOg[9aCo5f??jZEhzoZ1
IYN9W`ihkCE3AdK5AL3GaF2
R3
!s105 completeDataPathPipelinedOutOfOrder_sv_unit
S1
R0
w1525894167
8./completeDataPathPipelinedOutOfOrder.sv
F./completeDataPathPipelinedOutOfOrder.sv
L0 1
R5
r1
!s85 0
31
Z21 !s108 1525894821.000000
!s107 ./completeDataPathPipelinedOutOfOrder.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./completeDataPathPipelinedOutOfOrder.sv|
!i113 1
R7
ncomplete@data@path@pipelined@out@of@order
vcompletionStage
R1
R8
!i10b 1
!s100 ^9iIz`2S]KViEnHQY;:942
ILmjYN`eBE>ZiJgiH67ndm1
R3
!s105 completionStage_sv_unit
S1
R0
w1525888446
8./completionStage.sv
F./completionStage.sv
L0 1
R5
r1
!s85 0
31
R17
!s107 ./completionStage.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./completionStage.sv|
!i113 1
R7
ncompletion@stage
vcontrolOOO
R1
R18
!i10b 1
!s100 <Z]>S[M]?o6J[aKj0=O_Y1
I]`:IPCdhnCC@W`4JC6jD93
R3
!s105 controlOOO_sv_unit
S1
R0
w1525885326
8./controlOOO.sv
F./controlOOO.sv
L0 1
R5
r1
!s85 0
31
R19
!s107 ./controlOOO.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./controlOOO.sv|
!i113 1
R7
ncontrol@o@o@o
vD_FF
R1
Z22 !s110 1525894816
!i10b 1
!s100 THI34i_cXaQ8UX1^:PlcC2
I6nmfCbMGlCaE`j0]i2[720
R3
!s105 D_FF_sv_unit
S1
R0
R4
8./D_FF.sv
F./D_FF.sv
L0 1
R5
r1
!s85 0
31
Z23 !s108 1525894816.000000
!s107 ./D_FF.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./D_FF.sv|
!i113 1
R7
n@d_@f@f
vdatamem
R1
R18
!i10b 1
!s100 Y6ILkhmAN_W^`>^Ob[:mL0
I^_G3IQD7m^^F1dOGEX4iV3
R3
!s105 datamem_sv_unit
S1
R0
R12
8./datamem.sv
F./datamem.sv
R16
R5
r1
!s85 0
31
R19
!s107 ./datamem.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./datamem.sv|
!i113 1
R7
vdataMovement
R1
R18
!i10b 1
!s100 lJeAG7g`O?aQU5hMZTOPn0
IlG7A=IgW27]`7@QaHNNmZ1
R3
!s105 dataMovement_sv_unit
S1
R0
R4
8./dataMovement.sv
F./dataMovement.sv
L0 1
R5
r1
!s85 0
31
R19
!s107 ./dataMovement.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./dataMovement.sv|
!i113 1
R7
ndata@movement
vdecoder1x2
R1
Z24 !s110 1525894817
!i10b 1
!s100 oN8mR;Z0NRgoA>jA^l4;92
I;Hk?O0Q_JAT9?=5cckRLR1
R3
!s105 decoder1x2_sv_unit
S1
R0
R4
8./decoder1x2.sv
F./decoder1x2.sv
L0 1
R5
r1
!s85 0
31
Z25 !s108 1525894817.000000
!s107 ./decoder1x2.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./decoder1x2.sv|
!i113 1
R7
vdecoder2x4
R1
R24
!i10b 1
!s100 MVAiQ2`A5WkZaBo:>>Gm31
IH]@lzKn@[CZzQNfBB9X7@2
R3
!s105 decoder2x4_sv_unit
S1
R0
R4
8./decoder2x4.sv
F./decoder2x4.sv
L0 1
R5
r1
!s85 0
31
R25
!s107 ./decoder2x4.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./decoder2x4.sv|
!i113 1
R7
vdecoder4x16
R1
R24
!i10b 1
!s100 [];G_i@ZEmii_Tl0n1MfL0
IcUeLL8m[G`fYA;InB9QYm3
R3
!s105 decoder4x16_sv_unit
S1
R0
R4
8./decoder4x16.sv
F./decoder4x16.sv
L0 1
R5
r1
!s85 0
31
R25
!s107 ./decoder4x16.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./decoder4x16.sv|
!i113 1
R7
vdecoder5x32
R1
R24
!i10b 1
!s100 Qe7MMOMYYF2Y>i8i3Hl[L1
IFWTNmCW6SKZK?So9UIl]c3
R3
!s105 decoder5x32_sv_unit
S1
R0
R4
8./decoder5x32.sv
F./decoder5x32.sv
L0 1
R5
r1
!s85 0
31
R25
!s107 ./decoder5x32.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./decoder5x32.sv|
!i113 1
R7
vdecodeStage
R1
Z26 !s110 1525894828
!i10b 1
!s100 XB^m^I<G;W<zN=<K0<3]62
I2LG8I`Sz:n7zQmC^nNY8^0
R3
!s105 decodeStage_sv_unit
S1
R0
w1525890922
8./decodeStage.sv
F./decodeStage.sv
L0 1
R5
r1
!s85 0
31
Z27 !s108 1525894828.000000
!s107 ./decodeStage.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./decodeStage.sv|
!i113 1
R7
ndecode@stage
vdivider
R1
R2
!i10b 1
!s100 5L@Zzcif4JTWRV=QfGMO33
Ie_R2nA_I_GkDD_9HO8V3`0
R3
!s105 divider_sv_unit
S1
R0
R4
8./divider.sv
F./divider.sv
L0 1
R5
r1
!s85 0
31
R6
!s107 ./divider.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./divider.sv|
!i113 1
R7
venableD_FF
R1
R22
!i10b 1
!s100 n=G6i=^Nof`S<KLJ0f[653
ID@SSC<E=A9[CfDcCD]WP>1
R3
!s105 enableD_FF_sv_unit
S1
R0
R4
8./enableD_FF.sv
F./enableD_FF.sv
L0 1
R5
r1
!s85 0
31
R23
!s107 ./enableD_FF.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./enableD_FF.sv|
!i113 1
R7
nenable@d_@f@f
vexecuteOutput
R1
R2
!i10b 1
!s100 [d4O_>gVCE7P7i7HbMPUH3
I]?7V3hll2AS^aSgDGRDDI2
R3
!s105 execOutput_sv_unit
S1
R0
w1525888139
8./execOutput.sv
F./execOutput.sv
L0 1
R5
r1
!s85 0
31
R6
!s107 ./execOutput.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./execOutput.sv|
!i113 1
R7
nexecute@output
vFF_en
R1
R8
!i10b 1
!s100 >_>Kooh4o>Jdk70mOK5R?0
ILiZCJdHPK60gzaQnEnj?^3
R3
!s105 FF_en_sv_unit
S1
R0
R4
8./FF_en.sv
F./FF_en.sv
L0 1
R5
r1
!s85 0
31
R17
!s107 ./FF_en.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./FF_en.sv|
!i113 1
R7
n@f@f_en
vforwardingUnit
R1
R20
!i10b 1
!s100 RUo4VAfXY_D4BRfk6k25i3
IGQ]67IgMda?6WnfAaQ9i21
R3
!s105 forwardingUnit_sv_unit
S1
R0
R12
8./forwardingUnit.sv
F./forwardingUnit.sv
L0 1
R5
r1
!s85 0
31
R21
!s107 ./forwardingUnit.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./forwardingUnit.sv|
!i113 1
R7
nforwarding@unit
vfull_adder
R1
R14
!i10b 1
!s100 f^;PaXjmolQZZa=BRBg8?1
I6K6V4Z?=VmH_8lcdRIXgE2
R3
!s105 full_adder_sv_unit
S1
R0
R4
8./full_adder.sv
F./full_adder.sv
L0 3
R5
r1
!s85 0
31
R15
!s107 ./full_adder.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./full_adder.sv|
!i113 1
R7
vfullAdder
R1
R8
!i10b 1
!s100 _HBL>VfiDO;3FzKSANL]Q2
I5^TZO]Y1l<ao2K3BUY8_J1
R3
!s105 fullAdder_sv_unit
S1
R0
R4
8./fullAdder.sv
F./fullAdder.sv
L0 1
R5
r1
!s85 0
31
R17
!s107 ./fullAdder.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./fullAdder.sv|
!i113 1
R7
nfull@adder
vfullAdderArray63
R1
R14
!i10b 1
!s100 HNUI<a:TE184RLS;0lD_m2
IngMD8k_ffAl>M170L3oDg3
R3
!s105 fullAdderArray63_sv_unit
S1
R0
R4
8./fullAdderArray63.sv
F./fullAdderArray63.sv
L0 1
R5
r1
!s85 0
31
R15
!s107 ./fullAdderArray63.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./fullAdderArray63.sv|
!i113 1
R7
nfull@adder@array63
vfullReg32x64
R1
R24
!i10b 1
!s100 <TXTI=3`7k5jj7`8Gz70]2
IUZzJWQd6_aOl?FdK:ORQ53
R3
!s105 fullReg32x64_sv_unit
S1
R0
R4
8./fullReg32x64.sv
F./fullReg32x64.sv
L0 1
R5
r1
!s85 0
31
R25
!s107 ./fullReg32x64.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./fullReg32x64.sv|
!i113 1
R7
nfull@reg32x64
vheadTailROB
R1
R8
!i10b 1
!s100 ?MkcBCzThiMaT5X;R8::o3
Il]XGO<YM6@YNWLi?=3Y?D1
R3
!s105 headTailROB_sv_unit
S1
R0
R4
8./headTailROB.sv
F./headTailROB.sv
L0 1
R5
r1
!s85 0
31
R17
!s107 ./headTailROB.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./headTailROB.sv|
!i113 1
R7
nhead@tail@r@o@b
vindividualReg64
R1
R24
!i10b 1
!s100 h1GP6CD2Je;lT9E=Gb5mQ2
I4DCko@]X3;Y_9l;7<?G:i1
R3
!s105 individualReg64_sv_unit
S1
R0
R4
8./individualReg64.sv
F./individualReg64.sv
L0 1
R5
r1
!s85 0
31
R25
!s107 ./individualReg64.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./individualReg64.sv|
!i113 1
R7
nindividual@reg64
vinstructionFetch
R1
Z28 !s110 1525894819
!i10b 1
!s100 :3M[6@Xm4<V]]B3L5_6`M1
I2RIOgTGX:;1O@JMfc3VCQ3
R3
!s105 instructionFetch_sv_unit
S1
R0
R4
8./instructionFetch.sv
F./instructionFetch.sv
L0 1
R5
r1
!s85 0
31
Z29 !s108 1525894819.000000
!s107 ./instructionFetch.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./instructionFetch.sv|
!i113 1
R7
ninstruction@fetch
vinstructmem
R1
R28
!i10b 1
!s100 lDb9EzmFD6ME[nc]Ooa<`2
IV<lRV0Td[a[cToe:Aoe^g3
R3
!s105 instructmem_sv_unit
S1
R0
w1525894806
8./instructmem.sv
F./instructmem.sv
L0 21
R5
r1
!s85 0
31
R29
!s107 ./instructmem.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./instructmem.sv|
!i113 1
R7
vissueExecStageALU
R1
R26
!i10b 1
!s100 @znQG>IPGTFGEKB8GFFg>3
I87FmFP]Y^O4Gk_zb^hjOL0
R3
Z30 !s105 issueExecStageALU_sv_unit
S1
R0
Z31 w1525891292
Z32 8./issueExecStageALU.sv
Z33 F./issueExecStageALU.sv
L0 1
R5
r1
!s85 0
31
R27
Z34 !s107 ./issueExecStageALU.sv|
Z35 !s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./issueExecStageALU.sv|
!i113 1
R7
nissue@exec@stage@a@l@u
vissueExecStageALU_testbench
R1
R26
!i10b 1
!s100 jXI8W=oP<=9LDUAi[<@:M2
IOH4A5fm]SEjPj^Y`lGV`W1
R3
R30
S1
R0
R31
R32
R33
L0 101
R5
r1
!s85 0
31
R27
R34
R35
!i113 1
R7
nissue@exec@stage@a@l@u_testbench
vissueExecStageDiv
R1
R26
!i10b 1
!s100 6j<LRD:g`llP:DihD<0>`0
Ilf`a3Mh2EmJ98]U0Z_2`Q2
R3
Z36 !s105 issueExecStageDiv_sv_unit
S1
R0
Z37 w1525889181
Z38 8./issueExecStageDiv.sv
Z39 F./issueExecStageDiv.sv
L0 1
R5
r1
!s85 0
31
R27
Z40 !s107 ./issueExecStageDiv.sv|
Z41 !s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./issueExecStageDiv.sv|
!i113 1
R7
nissue@exec@stage@div
vissueExecStageDiv_testbench
R1
R26
!i10b 1
!s100 g>:Q_Zbz4GU6O@OA6S:R13
I]BVQ9PznB2a@g?K?`_gzP0
R3
R36
S1
R0
R37
R38
R39
L0 102
R5
r1
!s85 0
31
R27
R40
R41
!i113 1
R7
nissue@exec@stage@div_testbench
vmapTable
R1
R2
!i10b 1
!s100 8XZh2>gfWBgEzkD_A6Ql20
I?Sb8dYdRW63Z>S7Nf<1B93
R3
!s105 mapTable_sv_unit
S1
R0
w1525887512
8./mapTable.sv
F./mapTable.sv
L0 1
R5
r1
!s85 0
31
R6
!s107 ./mapTable.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./mapTable.sv|
!i113 1
R7
nmap@table
vmemStage
R1
R11
!i10b 1
!s100 @U2mhNf52eKAB;GOfeERV2
I?GKL5=P@[S:z;P[173PgB1
R3
!s105 memStage_sv_unit
S1
R0
R12
8./memStage.sv
F./memStage.sv
L0 1
R5
r1
!s85 0
31
R13
!s107 ./memStage.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./memStage.sv|
!i113 1
R7
nmem@stage
vmultiplier
R1
R14
!i10b 1
!s100 R^A`ISNQdgCd]>QRbJk1c0
IJQG>Xld^iMFVWIK`B@ADm0
R3
!s105 multiplier_sv_unit
S1
R0
R4
8./multiplier.sv
F./multiplier.sv
L0 1
R5
r1
!s85 0
31
R15
!s107 ./multiplier.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./multiplier.sv|
!i113 1
R7
vmux16x1
R1
R9
!i10b 1
!s100 nL<Q[niLTR[G9f27ioFXI2
IAG8aD<<BTDWO3PFX;?_1`1
R3
!s105 mux16x1_sv_unit
S1
R0
R4
8./mux16x1.sv
F./mux16x1.sv
L0 1
R5
r1
!s85 0
31
R25
!s107 ./mux16x1.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./mux16x1.sv|
!i113 1
R7
vmux2_1
R1
R22
!i10b 1
!s100 <X^SoUIfPC0BBz[0f9mjk2
IPi@:KDL0]^J6@EcSLLz=10
R3
!s105 mux2_1_sv_unit
S1
R0
R4
8./mux2_1.sv
F./mux2_1.sv
L0 1
R5
r1
!s85 0
31
R23
!s107 ./mux2_1.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./mux2_1.sv|
!i113 1
R7
vmux2x5
R1
R28
!i10b 1
!s100 RM63[FGgVhL>2QEhJBeHL2
I42CJoBWFL:9TJ61e=BeB10
R3
!s105 mux2x5_sv_unit
S1
R0
R4
8./mux2x5.sv
F./mux2x5.sv
L0 1
R5
r1
!s85 0
31
R29
!s107 ./mux2x5.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./mux2x5.sv|
!i113 1
R7
vmux2x64
R1
R28
!i10b 1
!s100 <b:?OR=RnMz?feO;QM[Q10
INoK4C@iJoaALOO=8JJ6MH1
R3
!s105 mux2x64_sv_unit
S1
R0
R4
8./mux2x64.sv
F./mux2x64.sv
L0 1
R5
r1
!s85 0
31
R29
!s107 ./mux2x64.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./mux2x64.sv|
!i113 1
R7
vmux32x1
R1
R9
!i10b 1
!s100 NaiOY7G7fL=2zJCD3=K3I0
Ilf6[i`H3XENEDI_ZOj;@z2
R3
!s105 mux32x1_sv_unit
S1
R0
R4
8./mux32x1.sv
F./mux32x1.sv
L0 1
R5
r1
!s85 0
31
R10
!s107 ./mux32x1.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./mux32x1.sv|
!i113 1
R7
vmux32x64
R1
R9
!i10b 1
!s100 94HLVWZ`Aifjm<QHSojVV3
IP6nf7;:_?=R3Q`BBioGCV2
R3
!s105 mux32x64_sv_unit
S1
R0
R4
8./mux32x64.sv
F./mux32x64.sv
L0 1
R5
r1
!s85 0
31
R10
!s107 ./mux32x64.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./mux32x64.sv|
!i113 1
R7
vmux32xY
R1
Z42 !s110 1525894826
!i10b 1
!s100 78e:j3;YANC`_Zzkknk?h1
IEFnn4Hfez5Xh01TaGE[n51
R3
!s105 mux32xY_sv_unit
S1
R0
R4
8./mux32xY.sv
F./mux32xY.sv
L0 1
R5
r1
!s85 0
31
Z43 !s108 1525894826.000000
!s107 ./mux32xY.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./mux32xY.sv|
!i113 1
R7
nmux32x@y
vmux4x1
R1
R24
!i10b 1
!s100 P>IDJ7A=OlGkV@;[SO`YT0
I[7VKfPQ6jn8_Vb5?:ijC<0
R3
!s105 mux4x1_sv_unit
S1
R0
R4
8./mux4x1.sv
F./mux4x1.sv
L0 1
R5
r1
!s85 0
31
R25
!s107 ./mux4x1.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./mux4x1.sv|
!i113 1
R7
vmux8x1
R1
R24
!i10b 1
!s100 CDhM1EUbeTV<ECW]>N[n22
IPB34]G7=hB3ES]75WG3Sj3
R3
!s105 mux8x1_sv_unit
S1
R0
R4
8./mux8x1.sv
F./mux8x1.sv
L0 1
R5
r1
!s85 0
31
R25
!s107 ./mux8x1.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./mux8x1.sv|
!i113 1
R7
vmux_2x1_X64
R1
R42
!i10b 1
!s100 HE=zT^SI[z9ZX>XVX^`OZ3
IBnOW:;QNhIB=<0<a?k:K[2
R3
!s105 mux_2x1_X64_sv_unit
S1
R0
R4
8./mux_2x1_X64.sv
F./mux_2x1_X64.sv
L0 1
R5
r1
!s85 0
31
R43
!s107 ./mux_2x1_X64.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./mux_2x1_X64.sv|
!i113 1
R7
nmux_2x1_@x64
vmux_2x1_X65
R1
R42
!i10b 1
!s100 d^5Jd1gD?2VD<jGIhYeTY3
IIZ]KI5ben7HE:^Q^OL>aY2
R3
!s105 mux_2x1_X65_sv_unit
S1
R0
R4
8./mux_2x1_X65.sv
F./mux_2x1_X65.sv
L0 1
R5
r1
!s85 0
31
R43
!s107 ./mux_2x1_X65.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./mux_2x1_X65.sv|
!i113 1
R7
nmux_2x1_@x65
vmux_4x1_X64
R1
R42
!i10b 1
!s100 B9_Z>o34O;blCnW613A4F1
IHc[kZb6bkb24Sm]H25;>A2
R3
!s105 mux_4x1_X64_sv_unit
S1
R0
R4
8./mux_4x1_X64.sv
F./mux_4x1_X64.sv
L0 1
R5
r1
!s85 0
31
R43
!s107 ./mux_4x1_X64.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./mux_4x1_X64.sv|
!i113 1
R7
nmux_4x1_@x64
vmux_4x1_X65
R1
R42
!i10b 1
!s100 FJaco`^mDOlM1nZ2ASC:T1
I6EfB`0?gjM]n7D7k=9[NR1
R3
!s105 mux_4x1_X65_sv_unit
S1
R0
R4
8./mux_4x1_X65.sv
F./mux_4x1_X65.sv
L0 1
R5
r1
!s85 0
31
R43
!s107 ./mux_4x1_X65.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./mux_4x1_X65.sv|
!i113 1
R7
nmux_4x1_@x65
vNAND_MUX_2x1
R1
R14
!i10b 1
!s100 `^44XMLKeS83gNF]zjkRD1
Ik9e:FQR[O_R]9oDc;_3ih0
R3
!s105 NAND_MUX_2x1_sv_unit
S1
R0
R4
8./NAND_MUX_2x1.sv
F./NAND_MUX_2x1.sv
L0 3
R5
r1
!s85 0
31
R15
!s107 ./NAND_MUX_2x1.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./NAND_MUX_2x1.sv|
!i113 1
R7
n@n@a@n@d_@m@u@x_2x1
vNAND_MUX_4x1
R1
R11
!i10b 1
!s100 WJK;VoQe[iXMbIUW6cCRV3
IVe6b8hUn<?Z]:BPQYfI[K3
R3
!s105 NAND_MUX_4x1_sv_unit
S1
R0
R4
8./NAND_MUX_4x1.sv
F./NAND_MUX_4x1.sv
L0 3
R5
r1
!s85 0
31
R13
!s107 ./NAND_MUX_4x1.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./NAND_MUX_4x1.sv|
!i113 1
R7
n@n@a@n@d_@m@u@x_4x1
vnorifier
R1
R42
!i10b 1
!s100 ofMgR7oEM8bcG;1elC6FV1
IT>[hKao2QbYZNN1og9Pfm2
R3
!s105 norifier_sv_unit
S1
R0
R4
8./norifier.sv
F./norifier.sv
L0 1
R5
r1
!s85 0
31
R43
!s107 ./norifier.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./norifier.sv|
!i113 1
R7
vorGate16
R1
R9
!i10b 1
!s100 AdHK05`IHkD9G6XUAiOhI1
I92E3zBJTJ]bn@i;l_7W_40
R3
!s105 orGate16_sv_unit
S1
R0
R4
8./orGate16.sv
F./orGate16.sv
L0 1
R5
r1
!s85 0
31
R10
!s107 ./orGate16.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./orGate16.sv|
!i113 1
R7
nor@gate16
vpipelinedProcessor_testbench
R1
!s110 1525888597
!i10b 1
!s100 QVnJzBYJYnO>hazKbOZ_=1
I:>?ERnX^3lD4fi_RAG=703
R3
Z44 !s105 pipelinedProcessorOOO_sv_unit
S1
R0
w1525884466
Z45 8./pipelinedProcessorOOO.sv
Z46 F./pipelinedProcessorOOO.sv
Z47 L0 25
R5
r1
!s85 0
31
!s108 1525888597.000000
Z48 !s107 ./pipelinedProcessorOOO.sv|
Z49 !s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./pipelinedProcessorOOO.sv|
!i113 1
R7
npipelined@processor_testbench
vpipelinedProcessorOOO
R1
R11
!i10b 1
!s100 4>QJR;ZK7<B9871[S;[2W2
I?G=eY:0oBPJ=1UE:b0JRC1
R3
R44
S1
R0
Z50 w1525889589
R45
R46
L0 1
R5
r1
!s85 0
31
R13
R48
R49
!i113 1
R7
npipelined@processor@o@o@o
vpipelinedProcessorOOO_testbench
R1
R11
!i10b 1
!s100 YTLTW_HPhKZ=lRjU4QmIm3
I@5[U9L6f^LEPDTRd`ifXL2
R3
R44
S1
R0
R50
R45
R46
R47
R5
r1
!s85 0
31
R13
R48
R49
!i113 1
R7
npipelined@processor@o@o@o_testbench
vregfile
R1
Z51 !s110 1525889230
!i10b 1
!s100 X2P6ciQ^8_NLjMeAXlGjQ0
IoFLUU`RQGb9dJQ`7=fjbX1
R3
Z52 !s105 regfileOOO_sv_unit
S1
R0
Z53 w1525889225
Z54 8./regfileOOO.sv
Z55 F./regfileOOO.sv
L0 2
R5
r1
!s85 0
31
Z56 !s108 1525889230.000000
Z57 !s107 ./regfileOOO.sv|
Z58 !s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./regfileOOO.sv|
!i113 1
R7
vregfileOOO
R1
R9
!i10b 1
!s100 72JBRQ^azYFKBbcEWLzZg3
Igo3d3LJ?Rb06RddgH@?SH0
R3
R52
S1
R0
w1525889478
R54
R55
L0 1
R5
r1
!s85 0
31
R10
R57
R58
!i113 1
R7
nregfile@o@o@o
vregisterX16
R1
Z59 !s110 1525894827
!i10b 1
!s100 KF4OQj>3m90fYLoN@o3673
IU_f3=0zg:h_9EhEBOelKW0
R3
!s105 registerX16_sv_unit
S1
R0
R4
8./registerX16.sv
F./registerX16.sv
L0 1
R5
r1
!s85 0
31
R43
!s107 ./registerX16.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./registerX16.sv|
!i113 1
R7
nregister@x16
vregisterX64
R1
R59
!i10b 1
!s100 70=jC`;5`6_S>`@O2dc3U3
Iz;FEHhHW_8T`L1MbfkZ:93
R3
!s105 registerX64_sv_unit
S1
R0
R4
8./registerX64.sv
F./registerX64.sv
L0 1
R5
r1
!s85 0
31
Z60 !s108 1525894827.000000
!s107 ./registerX64.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./registerX64.sv|
!i113 1
R7
nregister@x64
vregisterX65
R1
R59
!i10b 1
!s100 5WOTClK3WNYezQ9d>0D>P2
IZSQkgaVckPOie`PZE7^ll2
R3
!s105 registerX65_sv_unit
S1
R0
R4
8./registerX65.sv
F./registerX65.sv
L0 1
R5
r1
!s85 0
31
R60
!s107 ./registerX65.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./registerX65.sv|
!i113 1
R7
nregister@x65
vregReadAndWriteStage
R1
R20
!i10b 1
!s100 bLn<<B?^0=M09]Sl_Jc6g0
I]mR9[3^hW^WWgIk]Xincz2
R3
!s105 regReadAndWriteStage_sv_unit
S1
R0
R4
8./regReadAndWriteStage.sv
F./regReadAndWriteStage.sv
L0 1
R5
r1
!s85 0
31
R21
!s107 ./regReadAndWriteStage.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./regReadAndWriteStage.sv|
!i113 1
R7
nreg@read@and@write@stage
vregstim
R1
R51
!i10b 1
!s100 nOiVSAkjNEkF?`MgRDQ5:3
I972jKRm25GQJ_2UcTZK_51
R3
R52
S1
R0
R53
R54
R55
L0 48
R5
r1
!s85 0
31
R56
R57
R58
!i113 1
R7
vreservationStation
R1
R59
!i10b 1
!s100 =jg8m0UdN=h<A@z>HTIjS3
IzmRMWU@BenScej3M3]KXM3
R3
!s105 reservationStation_sv_unit
S1
R0
R4
8./reservationStation.sv
F./reservationStation.sv
L0 1
R5
r1
!s85 0
31
R60
!s107 ./reservationStation.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./reservationStation.sv|
!i113 1
R7
nreservation@station
vreservationStationx2
R1
R59
!i10b 1
!s100 mT>;zPZ18]5^Q[8iI1^F00
I=zamUbGS>ETKcQQZ;N]eM3
R3
!s105 reservationStationx2_sv_unit
S1
R0
R4
8./reservationStationx2.sv
F./reservationStationx2.sv
L0 1
R5
r1
!s85 0
31
R60
!s107 ./reservationStationx2.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./reservationStationx2.sv|
!i113 1
R7
nreservation@stationx2
vROB
R1
R59
!i10b 1
!s100 fj<ifRS=TCj;fkHkXENfi1
IP?Ibocd9?G:L5eR8SYg=k1
R3
!s105 ROB_sv_unit
S1
R0
R4
8./ROB.sv
F./ROB.sv
L0 1
R5
r1
!s85 0
31
R60
!s107 ./ROB.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./ROB.sv|
!i113 1
R7
n@r@o@b
vROBregs
R1
R59
!i10b 1
!s100 CY`N3IOUINm6hNZlmXH]P0
ILC:`Mb6mJSO<k?R>3Z0QL2
R3
!s105 ROBregs_sv_unit
S1
R0
w1525891433
8./ROBregs.sv
F./ROBregs.sv
L0 1
R5
r1
!s85 0
31
R60
!s107 ./ROBregs.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./ROBregs.sv|
!i113 1
R7
n@r@o@bregs
vshifter
R1
R11
!i10b 1
!s100 HTNSjA_^>1O8=aE4BXcCK0
IgXjA81^ZAI>H1UE1I@BAQ1
R3
!s105 shifter_sv_unit
S1
R0
R4
8./shifter.sv
F./shifter.sv
L0 1
R5
r1
!s85 0
31
R13
!s107 ./shifter.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./shifter.sv|
!i113 1
R7
vshiftLeft2
R1
R28
!i10b 1
!s100 JO;PQIUXV=V;^@_aC7Jmn3
IFQg5nK_;K`K69SCOOk`B@0
R3
!s105 shiftLeft2_sv_unit
S1
R0
R4
8./shiftLeft2.sv
F./shiftLeft2.sv
L0 1
R5
r1
!s85 0
31
R29
!s107 ./shiftLeft2.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./shiftLeft2.sv|
!i113 1
R7
nshift@left2
vsignExtend12
R1
R18
!i10b 1
!s100 _@>3PhjQZFO4n`NBVGn;f0
IGI09m0;SH3b<T_715L@h73
R3
!s105 signExtend12_sv_unit
S1
R0
R4
8./signExtend12.sv
F./signExtend12.sv
L0 1
R5
r1
!s85 0
31
R19
!s107 ./signExtend12.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./signExtend12.sv|
!i113 1
R7
nsign@extend12
vsignExtend19
R1
R9
!i10b 1
!s100 GO0>Lc@k=[]00P?=bhB042
IUBOm7GG^aF:m0dg45V[MA2
R3
!s105 signExtend19_sv_unit
S1
R0
R4
8./signExtend19.sv
F./signExtend19.sv
L0 1
R5
r1
!s85 0
31
R10
!s107 ./signExtend19.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./signExtend19.sv|
!i113 1
R7
nsign@extend19
vsignExtend26
R1
R28
!i10b 1
!s100 T2n2>a@6^h<Y>eJc=[g1X1
I?U7SDcQi>]gE9HRXOR9Vh2
R3
!s105 signExtend26_sv_unit
S1
R0
R4
8./signExtend26.sv
F./signExtend26.sv
L0 1
R5
r1
!s85 0
31
R29
!s107 ./signExtend26.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./signExtend26.sv|
!i113 1
R7
nsign@extend26
vsignExtend9
R1
R18
!i10b 1
!s100 QRKWhImEdS;KY[Lj@[2Az3
I3ON>dIVbGH8e0^fbQald51
R3
!s105 signExtend9_sv_unit
S1
R0
R4
8./signExtend9.sv
F./signExtend9.sv
L0 1
R5
r1
!s85 0
31
R19
!s107 ./signExtend9.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./signExtend9.sv|
!i113 1
R7
nsign@extend9
vwallOfDFFs
R1
R18
!i10b 1
!s100 KO8OWi_[mN_HR1z6ncI5V0
I]TW]:@KoGRk=I_c`cES742
R3
!s105 wallOfDFFs_sv_unit
S1
R0
R4
8./wallOfDFFs.sv
F./wallOfDFFs.sv
L0 1
R5
r1
!s85 0
31
R19
!s107 ./wallOfDFFs.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./wallOfDFFs.sv|
!i113 1
R7
nwall@of@d@f@fs
vxnorifier
R1
R2
!i10b 1
!s100 Ef__^LZPhA>EeNQM9:9YF0
I=mnC7>CzBZl1FaTk18JFg1
R3
!s105 xnorifier_sv_unit
S1
R0
w1525653722
8./xnorifier.sv
F./xnorifier.sv
L0 1
R5
r1
!s85 0
31
R6
!s107 ./xnorifier.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./xnorifier.sv|
!i113 1
R7
