

================================================================
== Report Version
================================================================
* Tool:          AutoESL - High-Level Synthesis System (C, C++, SystemC)
* Version:       2012.1
* Build date:    Tue May 08 19:17:35 PM 2012
* Copyright (C): 2012 Xilinx Inc. All rights reserved.


================================================================
== General Information
================================================================
* Project:  distance_squared.prj
* Solution: solution1
* Date:     Wed Aug 08 00:33:58 2012



================================================================
== User Assignments
================================================================
* Product Family:           virtex6 virtex6_fpv6 
* Part:                     xc6vlx240t:ff1156:-3
* Top Model name:           top_n_outlier_pruning_block
* Target clock period (ns): 10.00
* Clock uncertainty (ns):   1.25


================================================================
== Performance Estimates
================================================================
+ Summary of timing analysis: 
    * Estimated clock period (ns): 0.00
+ Summary of overall latency (clock cycles): 
    * Best-case latency:    0
    * Average-case latency: 0
    * Worst-case latency:   0


================================================================
== Area Estimates
================================================================
* Summary: 
(Target device: xc6vlx240t:ff1156:-3)
+---+-----------------+-----+-------+--------+--------+-------+
| ID|             Name| BRAM| DSP48E|      FF|     LUT|  SLICE|
+---+-----------------+-----+-------+--------+--------+-------+
|  0|        Component|    -|      -|       -|       -|      -|
|  1|       Expression|    -|      -|       -|       -|      -|
|  2|             FIFO|    -|      -|       -|       -|      -|
|  3|           Memory|    -|      -|       -|       -|      -|
|  4|      Multiplexer|    -|      -|       -|       -|      -|
|  5|         Register|    -|      -|       -|       -|      -|
+---+-----------------+-----+-------+--------+--------+-------+
|  -|            Total|    0|      0|       0|       0|      0|
+---+-----------------+-----+-------+--------+--------+-------+
|  -|        Available|  832|    768|  301440|  150720|  37680|
+---+-----------------+-----+-------+--------+--------+-------+
|  -|  Utilization (%)|    0|      0|       0|       0|      0|
+---+-----------------+-----+-------+--------+--------+-------+

+ Details: 
    * Component: 
    N/A

    * Expression: 
    N/A

    * FIFO: 
    N/A

    * Memory: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A

* Hierarchical Multiplexer Count: 
+---+--------------+-----+-----+------+
| ID|          Name| Size| Bits| Count|
+---+--------------+-----+-----+------+
|  0|  (This level)|    0|    0|     0|
+---+--------------+-----+-----+------+
|  -|         Total|    0|    0|     0|
+---+--------------+-----+-----+------+



================================================================
== Power Estimate
================================================================
* Summary: 
+---+-------------+
| ID|         Name|
+---+-------------+
|  0|    Component|
|  1|   Expression|
|  2|         FIFO|
|  3|       Memory|
|  4|  Multiplexer|
|  5|     Register|
+---+-------------+
|  -|        Total|
+---+-------------+

* Hierarchical Register Count: 
+---+--------------+------+
| ID|          Name| Count|
+---+--------------+------+
|  0|  (This level)|     0|
+---+--------------+------+
|  -|         Total|     0|
+---+--------------+------+



================================================================
== Interface Summary
================================================================
* Interfaces: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 1
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: stg_2 [1/1] 0.00ns
entry:0  ret i32 0



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
