strict digraph "" {
	node [label="\N"];
	"42:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7efcfbca42d0>",
		fillcolor=cadetblue,
		label="42:BS
next_state = IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7efcfbca42d0>]",
		style=filled,
		typ=BlockingSubstitution];
	"Leaf_27:AL"	[def_var="['next_state']",
		label="Leaf_27:AL"];
	"42:BS" -> "Leaf_27:AL"	[cond="[]",
		lineno=None];
	"37:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7efcfbca4550>",
		fillcolor=cadetblue,
		label="37:BS
next_state = IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7efcfbca4550>]",
		style=filled,
		typ=BlockingSubstitution];
	"37:BS" -> "Leaf_27:AL"	[cond="[]",
		lineno=None];
	"43:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7efcfbca4690>",
		fillcolor=cadetblue,
		label="43:BS
next_state = IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7efcfbca4690>]",
		style=filled,
		typ=BlockingSubstitution];
	"43:BS" -> "Leaf_27:AL"	[cond="[]",
		lineno=None];
	"30:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7efcfbca47d0>",
		fillcolor=lightcyan,
		label="30:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"30:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7efcfbca4850>",
		fillcolor=springgreen,
		label="30:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"30:CA" -> "30:IF"	[cond="[]",
		lineno=None];
	"38:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7efcfbca4bd0>",
		fillcolor=springgreen,
		label="38:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"41:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7efcfbca4c10>",
		fillcolor=cadetblue,
		label="41:BS
next_state = IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7efcfbca4c10>]",
		style=filled,
		typ=BlockingSubstitution];
	"38:IF" -> "41:BS"	[cond="['x']",
		label="!(x)",
		lineno=38];
	"39:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7efcfbca4d50>",
		fillcolor=cadetblue,
		label="39:BS
next_state = S101;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7efcfbca4d50>]",
		style=filled,
		typ=BlockingSubstitution];
	"38:IF" -> "39:BS"	[cond="['x']",
		label=x,
		lineno=38];
	"41:BS" -> "Leaf_27:AL"	[cond="[]",
		lineno=None];
	"38:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7efcfb55c410>",
		fillcolor=lightcyan,
		label="38:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"38:CA" -> "38:IF"	[cond="[]",
		lineno=None];
	"42:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7efcfb55c4d0>",
		fillcolor=lightcyan,
		label="42:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"42:CA" -> "42:BS"	[cond="[]",
		lineno=None];
	"39:BS" -> "Leaf_27:AL"	[cond="[]",
		lineno=None];
	"43:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7efcfbca4ed0>",
		fillcolor=lightcyan,
		label="43:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"43:CA" -> "43:BS"	[cond="[]",
		lineno=None];
	"27:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7efcfbca4f50>",
		clk_sens=False,
		fillcolor=gold,
		label="27:AL",
		sens="[]",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['x', 'present_state']"];
	"28:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7efcfb55c050>",
		fillcolor=turquoise,
		label="28:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"27:AL" -> "28:BL"	[cond="[]",
		lineno=None];
	"34:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7efcfb55c150>",
		fillcolor=lightcyan,
		label="34:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"34:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7efcfb55c1d0>",
		fillcolor=springgreen,
		label="34:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"34:CA" -> "34:IF"	[cond="[]",
		lineno=None];
	"29:CS"	[ast="<pyverilog.vparser.ast.CaseStatement object at 0x7efcfb55c090>",
		fillcolor=linen,
		label="29:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"29:CS" -> "30:CA"	[cond="['present_state']",
		label=present_state,
		lineno=29];
	"29:CS" -> "38:CA"	[cond="['present_state']",
		label=present_state,
		lineno=29];
	"29:CS" -> "42:CA"	[cond="['present_state']",
		label=present_state,
		lineno=29];
	"29:CS" -> "43:CA"	[cond="['present_state']",
		label=present_state,
		lineno=29];
	"29:CS" -> "34:CA"	[cond="['present_state']",
		label=present_state,
		lineno=29];
	"31:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7efcfbca4a50>",
		fillcolor=cadetblue,
		label="31:BS
next_state = S1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7efcfbca4a50>]",
		style=filled,
		typ=BlockingSubstitution];
	"31:BS" -> "Leaf_27:AL"	[cond="[]",
		lineno=None];
	"34:IF" -> "37:BS"	[cond="['x']",
		label="!((!x))",
		lineno=34];
	"35:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7efcfb55c210>",
		fillcolor=cadetblue,
		label="35:BS
next_state = S10;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7efcfb55c210>]",
		style=filled,
		typ=BlockingSubstitution];
	"34:IF" -> "35:BS"	[cond="['x']",
		label="(!x)",
		lineno=34];
	"33:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7efcfbca48d0>",
		fillcolor=cadetblue,
		label="33:BS
next_state = IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7efcfbca48d0>]",
		style=filled,
		typ=BlockingSubstitution];
	"33:BS" -> "Leaf_27:AL"	[cond="[]",
		lineno=None];
	"30:IF" -> "31:BS"	[cond="['x']",
		label=x,
		lineno=30];
	"30:IF" -> "33:BS"	[cond="['x']",
		label="!(x)",
		lineno=30];
	"35:BS" -> "Leaf_27:AL"	[cond="[]",
		lineno=None];
	"28:BL" -> "29:CS"	[cond="[]",
		lineno=None];
}
