#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Wed Sep  6 13:34:31 2023
# Process ID: 30232
# Current directory: C:/Users/write/Downloads/MIPS_Project/syn/project_1.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: C:/Users/write/Downloads/MIPS_Project/syn/project_1.runs/synth_1/top.vds
# Journal file: C:/Users/write/Downloads/MIPS_Project/syn/project_1.runs/synth_1\vivado.jou
# Running On: LAPTOP-GU88T9Q9, OS: Windows, CPU Frequency: 2688 MHz, CPU Physical cores: 14, Host memory: 16962 MB
#-----------------------------------------------------------
source top.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 473.836 ; gain = 197.469
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/write/Downloads/MIPS_Project/syn'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Users/write/Downloads/MIPS_Project/syn' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/Users/write/Downloads/MIPS_Project/syn/project_1.runs/synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
Command: read_checkpoint -auto_incremental -incremental C:/Users/write/Downloads/MIPS_Project/syn/project_1.srcs/utils_1/imports/synth_1/top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/write/Downloads/MIPS_Project/syn/project_1.srcs/utils_1/imports/synth_1/top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18676
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 922.594 ; gain = 410.484
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/write/Downloads/MIPS_Project/syn/MIPS_Processor.v:52]
INFO: [Synth 8-3876] $readmem data file 'inst_data.mem' is read successfully [C:/Users/write/Downloads/MIPS_Project/syn/MIPS_Processor.v:375]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/write/Downloads/MIPS_Project/syn/MIPS_Processor.v:91]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [C:/Users/write/Downloads/MIPS_Project/syn/MIPS_Processor.v:52]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 1119.234 ; gain = 607.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 1119.234 ; gain = 607.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 1119.234 ; gain = 607.125
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'dout_reg' [C:/Users/write/Downloads/MIPS_Project/syn/MIPS_Processor.v:216]
WARNING: [Synth 8-327] inferring latch for variable 'data_mem_reg[15]' [C:/Users/write/Downloads/MIPS_Project/syn/MIPS_Processor.v:203]
WARNING: [Synth 8-327] inferring latch for variable 'data_mem_reg[14]' [C:/Users/write/Downloads/MIPS_Project/syn/MIPS_Processor.v:203]
WARNING: [Synth 8-327] inferring latch for variable 'data_mem_reg[13]' [C:/Users/write/Downloads/MIPS_Project/syn/MIPS_Processor.v:203]
WARNING: [Synth 8-327] inferring latch for variable 'data_mem_reg[12]' [C:/Users/write/Downloads/MIPS_Project/syn/MIPS_Processor.v:203]
WARNING: [Synth 8-327] inferring latch for variable 'data_mem_reg[11]' [C:/Users/write/Downloads/MIPS_Project/syn/MIPS_Processor.v:203]
WARNING: [Synth 8-327] inferring latch for variable 'data_mem_reg[10]' [C:/Users/write/Downloads/MIPS_Project/syn/MIPS_Processor.v:203]
WARNING: [Synth 8-327] inferring latch for variable 'data_mem_reg[9]' [C:/Users/write/Downloads/MIPS_Project/syn/MIPS_Processor.v:203]
WARNING: [Synth 8-327] inferring latch for variable 'data_mem_reg[8]' [C:/Users/write/Downloads/MIPS_Project/syn/MIPS_Processor.v:203]
WARNING: [Synth 8-327] inferring latch for variable 'data_mem_reg[7]' [C:/Users/write/Downloads/MIPS_Project/syn/MIPS_Processor.v:203]
WARNING: [Synth 8-327] inferring latch for variable 'data_mem_reg[6]' [C:/Users/write/Downloads/MIPS_Project/syn/MIPS_Processor.v:203]
WARNING: [Synth 8-327] inferring latch for variable 'data_mem_reg[5]' [C:/Users/write/Downloads/MIPS_Project/syn/MIPS_Processor.v:203]
WARNING: [Synth 8-327] inferring latch for variable 'data_mem_reg[4]' [C:/Users/write/Downloads/MIPS_Project/syn/MIPS_Processor.v:203]
WARNING: [Synth 8-327] inferring latch for variable 'data_mem_reg[3]' [C:/Users/write/Downloads/MIPS_Project/syn/MIPS_Processor.v:203]
WARNING: [Synth 8-327] inferring latch for variable 'data_mem_reg[2]' [C:/Users/write/Downloads/MIPS_Project/syn/MIPS_Processor.v:203]
WARNING: [Synth 8-327] inferring latch for variable 'data_mem_reg[1]' [C:/Users/write/Downloads/MIPS_Project/syn/MIPS_Processor.v:203]
WARNING: [Synth 8-327] inferring latch for variable 'data_mem_reg[0]' [C:/Users/write/Downloads/MIPS_Project/syn/MIPS_Processor.v:203]
WARNING: [Synth 8-327] inferring latch for variable 'IR_reg' [C:/Users/write/Downloads/MIPS_Project/syn/MIPS_Processor.v:95]
WARNING: [Synth 8-327] inferring latch for variable 'stop_reg' [C:/Users/write/Downloads/MIPS_Project/syn/MIPS_Processor.v:89]
WARNING: [Synth 8-327] inferring latch for variable 'GPR_reg[31]' [C:/Users/write/Downloads/MIPS_Project/syn/MIPS_Processor.v:95]
WARNING: [Synth 8-327] inferring latch for variable 'GPR_reg[30]' [C:/Users/write/Downloads/MIPS_Project/syn/MIPS_Processor.v:95]
WARNING: [Synth 8-327] inferring latch for variable 'GPR_reg[29]' [C:/Users/write/Downloads/MIPS_Project/syn/MIPS_Processor.v:95]
WARNING: [Synth 8-327] inferring latch for variable 'GPR_reg[28]' [C:/Users/write/Downloads/MIPS_Project/syn/MIPS_Processor.v:95]
WARNING: [Synth 8-327] inferring latch for variable 'GPR_reg[27]' [C:/Users/write/Downloads/MIPS_Project/syn/MIPS_Processor.v:95]
WARNING: [Synth 8-327] inferring latch for variable 'GPR_reg[26]' [C:/Users/write/Downloads/MIPS_Project/syn/MIPS_Processor.v:95]
WARNING: [Synth 8-327] inferring latch for variable 'GPR_reg[25]' [C:/Users/write/Downloads/MIPS_Project/syn/MIPS_Processor.v:95]
WARNING: [Synth 8-327] inferring latch for variable 'GPR_reg[24]' [C:/Users/write/Downloads/MIPS_Project/syn/MIPS_Processor.v:95]
WARNING: [Synth 8-327] inferring latch for variable 'GPR_reg[23]' [C:/Users/write/Downloads/MIPS_Project/syn/MIPS_Processor.v:95]
WARNING: [Synth 8-327] inferring latch for variable 'GPR_reg[22]' [C:/Users/write/Downloads/MIPS_Project/syn/MIPS_Processor.v:95]
WARNING: [Synth 8-327] inferring latch for variable 'GPR_reg[21]' [C:/Users/write/Downloads/MIPS_Project/syn/MIPS_Processor.v:95]
WARNING: [Synth 8-327] inferring latch for variable 'GPR_reg[20]' [C:/Users/write/Downloads/MIPS_Project/syn/MIPS_Processor.v:95]
WARNING: [Synth 8-327] inferring latch for variable 'GPR_reg[19]' [C:/Users/write/Downloads/MIPS_Project/syn/MIPS_Processor.v:95]
WARNING: [Synth 8-327] inferring latch for variable 'GPR_reg[18]' [C:/Users/write/Downloads/MIPS_Project/syn/MIPS_Processor.v:95]
WARNING: [Synth 8-327] inferring latch for variable 'GPR_reg[17]' [C:/Users/write/Downloads/MIPS_Project/syn/MIPS_Processor.v:95]
WARNING: [Synth 8-327] inferring latch for variable 'GPR_reg[16]' [C:/Users/write/Downloads/MIPS_Project/syn/MIPS_Processor.v:95]
WARNING: [Synth 8-327] inferring latch for variable 'GPR_reg[15]' [C:/Users/write/Downloads/MIPS_Project/syn/MIPS_Processor.v:95]
WARNING: [Synth 8-327] inferring latch for variable 'GPR_reg[14]' [C:/Users/write/Downloads/MIPS_Project/syn/MIPS_Processor.v:95]
WARNING: [Synth 8-327] inferring latch for variable 'GPR_reg[13]' [C:/Users/write/Downloads/MIPS_Project/syn/MIPS_Processor.v:95]
WARNING: [Synth 8-327] inferring latch for variable 'GPR_reg[12]' [C:/Users/write/Downloads/MIPS_Project/syn/MIPS_Processor.v:95]
WARNING: [Synth 8-327] inferring latch for variable 'GPR_reg[11]' [C:/Users/write/Downloads/MIPS_Project/syn/MIPS_Processor.v:95]
WARNING: [Synth 8-327] inferring latch for variable 'GPR_reg[10]' [C:/Users/write/Downloads/MIPS_Project/syn/MIPS_Processor.v:95]
WARNING: [Synth 8-327] inferring latch for variable 'GPR_reg[9]' [C:/Users/write/Downloads/MIPS_Project/syn/MIPS_Processor.v:95]
WARNING: [Synth 8-327] inferring latch for variable 'GPR_reg[8]' [C:/Users/write/Downloads/MIPS_Project/syn/MIPS_Processor.v:95]
WARNING: [Synth 8-327] inferring latch for variable 'GPR_reg[7]' [C:/Users/write/Downloads/MIPS_Project/syn/MIPS_Processor.v:95]
WARNING: [Synth 8-327] inferring latch for variable 'GPR_reg[6]' [C:/Users/write/Downloads/MIPS_Project/syn/MIPS_Processor.v:95]
WARNING: [Synth 8-327] inferring latch for variable 'GPR_reg[5]' [C:/Users/write/Downloads/MIPS_Project/syn/MIPS_Processor.v:95]
WARNING: [Synth 8-327] inferring latch for variable 'GPR_reg[4]' [C:/Users/write/Downloads/MIPS_Project/syn/MIPS_Processor.v:95]
WARNING: [Synth 8-327] inferring latch for variable 'GPR_reg[3]' [C:/Users/write/Downloads/MIPS_Project/syn/MIPS_Processor.v:95]
WARNING: [Synth 8-327] inferring latch for variable 'GPR_reg[2]' [C:/Users/write/Downloads/MIPS_Project/syn/MIPS_Processor.v:95]
WARNING: [Synth 8-327] inferring latch for variable 'GPR_reg[1]' [C:/Users/write/Downloads/MIPS_Project/syn/MIPS_Processor.v:95]
WARNING: [Synth 8-327] inferring latch for variable 'GPR_reg[0]' [C:/Users/write/Downloads/MIPS_Project/syn/MIPS_Processor.v:95]
WARNING: [Synth 8-327] inferring latch for variable 'PC_reg_rep' [C:/Users/write/Downloads/MIPS_Project/syn/MIPS_Processor.v:446]
WARNING: [Synth 8-327] inferring latch for variable 'SGPR_reg' [C:/Users/write/Downloads/MIPS_Project/syn/MIPS_Processor.v:95]
WARNING: [Synth 8-327] inferring latch for variable 'jmp_flag_reg' [C:/Users/write/Downloads/MIPS_Project/syn/MIPS_Processor.v:88]
WARNING: [Synth 8-327] inferring latch for variable 'PC_reg' [C:/Users/write/Downloads/MIPS_Project/syn/MIPS_Processor.v:446]
WARNING: [Synth 8-327] inferring latch for variable 'carry_reg' [C:/Users/write/Downloads/MIPS_Project/syn/MIPS_Processor.v:232]
WARNING: [Synth 8-327] inferring latch for variable 'sign_reg' [C:/Users/write/Downloads/MIPS_Project/syn/MIPS_Processor.v:239]
WARNING: [Synth 8-327] inferring latch for variable 'zero_reg' [C:/Users/write/Downloads/MIPS_Project/syn/MIPS_Processor.v:246]
WARNING: [Synth 8-327] inferring latch for variable 'overflow_reg' [C:/Users/write/Downloads/MIPS_Project/syn/MIPS_Processor.v:254]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:44 . Memory (MB): peak = 1274.199 ; gain = 762.090
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 2     
	   3 Input   16 Bit       Adders := 2     
	   2 Input   16 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 2     
+---Muxes : 
	   7 Input   32 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 1     
	  10 Input   32 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 477   
	   7 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 44    
	   7 Input    1 Bit        Muxes := 53    
	  27 Input    1 Bit        Muxes := 51    
	  34 Input    1 Bit        Muxes := 32    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP P0, operation Mode is: A*B.
DSP Report: operator P0 is absorbed into DSP P0.
INFO: [Synth 8-3886] merging instance 'PC_reg[3]' (LD) to 'PC_reg_rep[3]'
INFO: [Synth 8-3886] merging instance 'PC_reg[2]' (LD) to 'PC_reg_rep[2]'
INFO: [Synth 8-3886] merging instance 'PC_reg[1]' (LD) to 'PC_reg_rep[1]'
INFO: [Synth 8-3886] merging instance 'PC_reg[0]' (LD) to 'PC_reg_rep[0]'
INFO: [Synth 8-3886] merging instance 'IR_reg[19]' (LD) to 'IR_reg[29]'
INFO: [Synth 8-3886] merging instance 'IR_reg[20]' (LD) to 'IR_reg[29]'
INFO: [Synth 8-3886] merging instance 'IR_reg[21]' (LD) to 'IR_reg[29]'
INFO: [Synth 8-3886] merging instance 'IR_reg[3]' (LD) to 'IR_reg[29]'
INFO: [Synth 8-3886] merging instance 'IR_reg[4]' (LD) to 'IR_reg[29]'
INFO: [Synth 8-3886] merging instance 'IR_reg[5]' (LD) to 'IR_reg[29]'
INFO: [Synth 8-3886] merging instance 'IR_reg[6]' (LD) to 'IR_reg[29]'
INFO: [Synth 8-3886] merging instance 'IR_reg[7]' (LD) to 'IR_reg[29]'
INFO: [Synth 8-3886] merging instance 'IR_reg[8]' (LD) to 'IR_reg[29]'
INFO: [Synth 8-3886] merging instance 'IR_reg[9]' (LD) to 'IR_reg[29]'
INFO: [Synth 8-3886] merging instance 'IR_reg[10]' (LD) to 'IR_reg[29]'
INFO: [Synth 8-3886] merging instance 'IR_reg[11]' (LD) to 'IR_reg[29]'
INFO: [Synth 8-3886] merging instance 'IR_reg[12]' (LD) to 'IR_reg[29]'
INFO: [Synth 8-3886] merging instance 'IR_reg[13]' (LD) to 'IR_reg[29]'
INFO: [Synth 8-3886] merging instance 'IR_reg[14]' (LD) to 'IR_reg[29]'
INFO: [Synth 8-3886] merging instance 'IR_reg[15]' (LD) to 'IR_reg[29]'
INFO: [Synth 8-3886] merging instance 'IR_reg[25]' (LD) to 'IR_reg[29]'
INFO: [Synth 8-3886] merging instance 'IR_reg[26]' (LD) to 'IR_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IR_reg[29] )
INFO: [Synth 8-3886] merging instance 'IR_reg[30]' (LD) to 'IR_reg[31]'
WARNING: [Synth 8-264] enable of latch \dout_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \dout_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \dout_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \dout_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \dout_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \dout_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \dout_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \dout_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \dout_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \dout_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \dout_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \dout_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \dout_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch \dout_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch \dout_reg[7]  is always disabled
WARNING: [Synth 8-264] enable of latch \dout_reg[7]  is always disabled
WARNING: [Synth 8-264] enable of latch \dout_reg[8]  is always disabled
WARNING: [Synth 8-264] enable of latch \dout_reg[8]  is always disabled
WARNING: [Synth 8-264] enable of latch \dout_reg[9]  is always disabled
WARNING: [Synth 8-264] enable of latch \dout_reg[9]  is always disabled
WARNING: [Synth 8-264] enable of latch \dout_reg[10]  is always disabled
WARNING: [Synth 8-264] enable of latch \dout_reg[10]  is always disabled
WARNING: [Synth 8-264] enable of latch \dout_reg[11]  is always disabled
WARNING: [Synth 8-264] enable of latch \dout_reg[11]  is always disabled
WARNING: [Synth 8-264] enable of latch \dout_reg[12]  is always disabled
WARNING: [Synth 8-264] enable of latch \dout_reg[12]  is always disabled
WARNING: [Synth 8-264] enable of latch \dout_reg[13]  is always disabled
WARNING: [Synth 8-264] enable of latch \dout_reg[13]  is always disabled
WARNING: [Synth 8-264] enable of latch \dout_reg[14]  is always disabled
WARNING: [Synth 8-264] enable of latch \dout_reg[14]  is always disabled
WARNING: [Synth 8-264] enable of latch \dout_reg[15]  is always disabled
WARNING: [Synth 8-264] enable of latch \dout_reg[15]  is always disabled
WARNING: [Synth 8-264] enable of latch \GPR_reg[8][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \GPR_reg[8][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \GPR_reg[8][1]  is always disabled
WARNING: [Synth 8-264] enable of latch \GPR_reg[8][1]  is always disabled
WARNING: [Synth 8-264] enable of latch \GPR_reg[8][2]  is always disabled
WARNING: [Synth 8-264] enable of latch \GPR_reg[8][2]  is always disabled
WARNING: [Synth 8-264] enable of latch \GPR_reg[8][3]  is always disabled
WARNING: [Synth 8-264] enable of latch \GPR_reg[8][3]  is always disabled
WARNING: [Synth 8-264] enable of latch \GPR_reg[8][4]  is always disabled
WARNING: [Synth 8-264] enable of latch \GPR_reg[8][4]  is always disabled
WARNING: [Synth 8-264] enable of latch \GPR_reg[8][5]  is always disabled
WARNING: [Synth 8-264] enable of latch \GPR_reg[8][5]  is always disabled
WARNING: [Synth 8-264] enable of latch \GPR_reg[8][6]  is always disabled
WARNING: [Synth 8-264] enable of latch \GPR_reg[8][6]  is always disabled
WARNING: [Synth 8-264] enable of latch \GPR_reg[8][7]  is always disabled
WARNING: [Synth 8-264] enable of latch \GPR_reg[8][7]  is always disabled
WARNING: [Synth 8-264] enable of latch \GPR_reg[8][8]  is always disabled
WARNING: [Synth 8-264] enable of latch \GPR_reg[8][8]  is always disabled
WARNING: [Synth 8-264] enable of latch \GPR_reg[8][9]  is always disabled
WARNING: [Synth 8-264] enable of latch \GPR_reg[8][9]  is always disabled
WARNING: [Synth 8-264] enable of latch \GPR_reg[8][10]  is always disabled
WARNING: [Synth 8-264] enable of latch \GPR_reg[8][10]  is always disabled
WARNING: [Synth 8-264] enable of latch \GPR_reg[8][11]  is always disabled
WARNING: [Synth 8-264] enable of latch \GPR_reg[8][11]  is always disabled
WARNING: [Synth 8-264] enable of latch \GPR_reg[8][12]  is always disabled
WARNING: [Synth 8-264] enable of latch \GPR_reg[8][12]  is always disabled
WARNING: [Synth 8-264] enable of latch \GPR_reg[8][13]  is always disabled
WARNING: [Synth 8-264] enable of latch \GPR_reg[8][13]  is always disabled
WARNING: [Synth 8-264] enable of latch \GPR_reg[8][14]  is always disabled
WARNING: [Synth 8-264] enable of latch \GPR_reg[8][14]  is always disabled
WARNING: [Synth 8-264] enable of latch \GPR_reg[8][15]  is always disabled
WARNING: [Synth 8-264] enable of latch \GPR_reg[8][15]  is always disabled
WARNING: [Synth 8-264] enable of latch \GPR_reg[9][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \GPR_reg[9][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \GPR_reg[9][1]  is always disabled
WARNING: [Synth 8-264] enable of latch \GPR_reg[9][1]  is always disabled
WARNING: [Synth 8-264] enable of latch \GPR_reg[9][2]  is always disabled
WARNING: [Synth 8-264] enable of latch \GPR_reg[9][2]  is always disabled
WARNING: [Synth 8-264] enable of latch \GPR_reg[9][3]  is always disabled
WARNING: [Synth 8-264] enable of latch \GPR_reg[9][3]  is always disabled
WARNING: [Synth 8-264] enable of latch \GPR_reg[9][4]  is always disabled
WARNING: [Synth 8-264] enable of latch \GPR_reg[9][4]  is always disabled
WARNING: [Synth 8-264] enable of latch \GPR_reg[9][5]  is always disabled
WARNING: [Synth 8-264] enable of latch \GPR_reg[9][5]  is always disabled
WARNING: [Synth 8-264] enable of latch \GPR_reg[9][6]  is always disabled
WARNING: [Synth 8-264] enable of latch \GPR_reg[9][6]  is always disabled
WARNING: [Synth 8-264] enable of latch \GPR_reg[9][7]  is always disabled
WARNING: [Synth 8-264] enable of latch \GPR_reg[9][7]  is always disabled
WARNING: [Synth 8-264] enable of latch \GPR_reg[9][8]  is always disabled
WARNING: [Synth 8-264] enable of latch \GPR_reg[9][8]  is always disabled
WARNING: [Synth 8-264] enable of latch \GPR_reg[9][9]  is always disabled
WARNING: [Synth 8-264] enable of latch \GPR_reg[9][9]  is always disabled
WARNING: [Synth 8-264] enable of latch \GPR_reg[9][10]  is always disabled
WARNING: [Synth 8-264] enable of latch \GPR_reg[9][10]  is always disabled
WARNING: [Synth 8-264] enable of latch \GPR_reg[9][11]  is always disabled
WARNING: [Synth 8-264] enable of latch \GPR_reg[9][11]  is always disabled
WARNING: [Synth 8-264] enable of latch \GPR_reg[9][12]  is always disabled
WARNING: [Synth 8-264] enable of latch \GPR_reg[9][12]  is always disabled
WARNING: [Synth 8-264] enable of latch \GPR_reg[9][13]  is always disabled
WARNING: [Synth 8-264] enable of latch \GPR_reg[9][13]  is always disabled
WARNING: [Synth 8-264] enable of latch \GPR_reg[9][14]  is always disabled
WARNING: [Synth 8-264] enable of latch \GPR_reg[9][14]  is always disabled
WARNING: [Synth 8-264] enable of latch \GPR_reg[9][15]  is always disabled
WARNING: [Synth 8-264] enable of latch \GPR_reg[9][15]  is always disabled
WARNING: [Synth 8-264] enable of latch \GPR_reg[10][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \GPR_reg[10][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \GPR_reg[10][1]  is always disabled
WARNING: [Synth 8-264] enable of latch \GPR_reg[10][1]  is always disabled
INFO: [Common 17-14] Message 'Synth 8-264' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-264' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'data_mem_reg[15][0]' (LD) to 'data_mem_reg[14][0]'
INFO: [Synth 8-3886] merging instance 'data_mem_reg[14][0]' (LD) to 'data_mem_reg[13][0]'
INFO: [Synth 8-3886] merging instance 'data_mem_reg[13][0]' (LD) to 'data_mem_reg[12][0]'
INFO: [Synth 8-3886] merging instance 'data_mem_reg[12][0]' (LD) to 'data_mem_reg[11][0]'
INFO: [Synth 8-3886] merging instance 'data_mem_reg[11][0]' (LD) to 'data_mem_reg[10][0]'
INFO: [Synth 8-3886] merging instance 'data_mem_reg[10][0]' (LD) to 'data_mem_reg[9][0]'
INFO: [Synth 8-3886] merging instance 'data_mem_reg[9][0]' (LD) to 'data_mem_reg[8][0]'
INFO: [Synth 8-3886] merging instance 'data_mem_reg[8][0]' (LD) to 'data_mem_reg[7][0]'
INFO: [Synth 8-3886] merging instance 'data_mem_reg[7][0]' (LD) to 'data_mem_reg[6][0]'
INFO: [Synth 8-3886] merging instance 'data_mem_reg[6][0]' (LD) to 'data_mem_reg[5][0]'
INFO: [Synth 8-3886] merging instance 'data_mem_reg[5][0]' (LD) to 'data_mem_reg[4][0]'
INFO: [Synth 8-3886] merging instance 'data_mem_reg[4][0]' (LD) to 'data_mem_reg[3][0]'
INFO: [Synth 8-3886] merging instance 'data_mem_reg[3][0]' (LD) to 'data_mem_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'data_mem_reg[2][0]' (LD) to 'data_mem_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'data_mem_reg[1][0]' (LD) to 'data_mem_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'data_mem_reg[15][1]' (LD) to 'data_mem_reg[14][1]'
INFO: [Synth 8-3886] merging instance 'data_mem_reg[14][1]' (LD) to 'data_mem_reg[13][1]'
INFO: [Synth 8-3886] merging instance 'data_mem_reg[13][1]' (LD) to 'data_mem_reg[12][1]'
INFO: [Synth 8-3886] merging instance 'data_mem_reg[12][1]' (LD) to 'data_mem_reg[11][1]'
INFO: [Synth 8-3886] merging instance 'data_mem_reg[11][1]' (LD) to 'data_mem_reg[10][1]'
INFO: [Synth 8-3886] merging instance 'data_mem_reg[10][1]' (LD) to 'data_mem_reg[9][1]'
INFO: [Synth 8-3886] merging instance 'data_mem_reg[9][1]' (LD) to 'data_mem_reg[8][1]'
INFO: [Synth 8-3886] merging instance 'data_mem_reg[8][1]' (LD) to 'data_mem_reg[7][1]'
INFO: [Synth 8-3886] merging instance 'data_mem_reg[7][1]' (LD) to 'data_mem_reg[6][1]'
INFO: [Synth 8-3886] merging instance 'data_mem_reg[6][1]' (LD) to 'data_mem_reg[5][1]'
INFO: [Synth 8-3886] merging instance 'data_mem_reg[5][1]' (LD) to 'data_mem_reg[4][1]'
INFO: [Synth 8-3886] merging instance 'data_mem_reg[4][1]' (LD) to 'data_mem_reg[3][1]'
INFO: [Synth 8-3886] merging instance 'data_mem_reg[3][1]' (LD) to 'data_mem_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'data_mem_reg[2][1]' (LD) to 'data_mem_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'data_mem_reg[1][1]' (LD) to 'data_mem_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'data_mem_reg[15][2]' (LD) to 'data_mem_reg[14][2]'
INFO: [Synth 8-3886] merging instance 'data_mem_reg[14][2]' (LD) to 'data_mem_reg[13][2]'
INFO: [Synth 8-3886] merging instance 'data_mem_reg[13][2]' (LD) to 'data_mem_reg[12][2]'
INFO: [Synth 8-3886] merging instance 'data_mem_reg[12][2]' (LD) to 'data_mem_reg[11][2]'
INFO: [Synth 8-3886] merging instance 'data_mem_reg[11][2]' (LD) to 'data_mem_reg[10][2]'
INFO: [Synth 8-3886] merging instance 'data_mem_reg[10][2]' (LD) to 'data_mem_reg[9][2]'
INFO: [Synth 8-3886] merging instance 'data_mem_reg[9][2]' (LD) to 'data_mem_reg[8][2]'
INFO: [Synth 8-3886] merging instance 'data_mem_reg[8][2]' (LD) to 'data_mem_reg[7][2]'
INFO: [Synth 8-3886] merging instance 'data_mem_reg[7][2]' (LD) to 'data_mem_reg[6][2]'
INFO: [Synth 8-3886] merging instance 'data_mem_reg[6][2]' (LD) to 'data_mem_reg[5][2]'
INFO: [Synth 8-3886] merging instance 'data_mem_reg[5][2]' (LD) to 'data_mem_reg[4][2]'
INFO: [Synth 8-3886] merging instance 'data_mem_reg[4][2]' (LD) to 'data_mem_reg[3][2]'
INFO: [Synth 8-3886] merging instance 'data_mem_reg[3][2]' (LD) to 'data_mem_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'data_mem_reg[2][2]' (LD) to 'data_mem_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'data_mem_reg[1][2]' (LD) to 'data_mem_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'data_mem_reg[15][3]' (LD) to 'data_mem_reg[14][3]'
INFO: [Synth 8-3886] merging instance 'data_mem_reg[14][3]' (LD) to 'data_mem_reg[13][3]'
INFO: [Synth 8-3886] merging instance 'data_mem_reg[13][3]' (LD) to 'data_mem_reg[12][3]'
INFO: [Synth 8-3886] merging instance 'data_mem_reg[12][3]' (LD) to 'data_mem_reg[11][3]'
INFO: [Synth 8-3886] merging instance 'data_mem_reg[11][3]' (LD) to 'data_mem_reg[10][3]'
INFO: [Synth 8-3886] merging instance 'data_mem_reg[10][3]' (LD) to 'data_mem_reg[9][3]'
INFO: [Synth 8-3886] merging instance 'data_mem_reg[9][3]' (LD) to 'data_mem_reg[8][3]'
INFO: [Synth 8-3886] merging instance 'data_mem_reg[8][3]' (LD) to 'data_mem_reg[7][3]'
INFO: [Synth 8-3886] merging instance 'data_mem_reg[7][3]' (LD) to 'data_mem_reg[6][3]'
INFO: [Synth 8-3886] merging instance 'data_mem_reg[6][3]' (LD) to 'data_mem_reg[5][3]'
INFO: [Synth 8-3886] merging instance 'data_mem_reg[5][3]' (LD) to 'data_mem_reg[4][3]'
INFO: [Synth 8-3886] merging instance 'data_mem_reg[4][3]' (LD) to 'data_mem_reg[3][3]'
INFO: [Synth 8-3886] merging instance 'data_mem_reg[3][3]' (LD) to 'data_mem_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'data_mem_reg[2][3]' (LD) to 'data_mem_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'data_mem_reg[1][3]' (LD) to 'data_mem_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'data_mem_reg[15][4]' (LD) to 'data_mem_reg[14][4]'
INFO: [Synth 8-3886] merging instance 'data_mem_reg[14][4]' (LD) to 'data_mem_reg[13][4]'
INFO: [Synth 8-3886] merging instance 'data_mem_reg[13][4]' (LD) to 'data_mem_reg[12][4]'
INFO: [Synth 8-3886] merging instance 'data_mem_reg[12][4]' (LD) to 'data_mem_reg[11][4]'
INFO: [Synth 8-3886] merging instance 'data_mem_reg[11][4]' (LD) to 'data_mem_reg[10][4]'
INFO: [Synth 8-3886] merging instance 'data_mem_reg[10][4]' (LD) to 'data_mem_reg[9][4]'
INFO: [Synth 8-3886] merging instance 'data_mem_reg[9][4]' (LD) to 'data_mem_reg[8][4]'
INFO: [Synth 8-3886] merging instance 'data_mem_reg[8][4]' (LD) to 'data_mem_reg[7][4]'
INFO: [Synth 8-3886] merging instance 'data_mem_reg[7][4]' (LD) to 'data_mem_reg[6][4]'
INFO: [Synth 8-3886] merging instance 'data_mem_reg[6][4]' (LD) to 'data_mem_reg[5][4]'
INFO: [Synth 8-3886] merging instance 'data_mem_reg[5][4]' (LD) to 'data_mem_reg[4][4]'
INFO: [Synth 8-3886] merging instance 'data_mem_reg[4][4]' (LD) to 'data_mem_reg[3][4]'
INFO: [Synth 8-3886] merging instance 'data_mem_reg[3][4]' (LD) to 'data_mem_reg[2][4]'
INFO: [Synth 8-3886] merging instance 'data_mem_reg[2][4]' (LD) to 'data_mem_reg[1][4]'
INFO: [Synth 8-3886] merging instance 'data_mem_reg[1][4]' (LD) to 'data_mem_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'data_mem_reg[15][5]' (LD) to 'data_mem_reg[14][5]'
INFO: [Synth 8-3886] merging instance 'data_mem_reg[14][5]' (LD) to 'data_mem_reg[13][5]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:01:40 . Memory (MB): peak = 1274.199 ; gain = 762.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|top         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:01:41 . Memory (MB): peak = 1292.770 ; gain = 780.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (zero_reg) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (jmp_flag_reg) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (SGPR_reg[15]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (SGPR_reg[14]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (SGPR_reg[13]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (SGPR_reg[12]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (SGPR_reg[11]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (SGPR_reg[10]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (SGPR_reg[9]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (SGPR_reg[8]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (SGPR_reg[7]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (SGPR_reg[6]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (SGPR_reg[5]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (SGPR_reg[4]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (SGPR_reg[3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (SGPR_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (SGPR_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (SGPR_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (GPR_reg[0][15]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (GPR_reg[0][14]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (GPR_reg[0][13]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (GPR_reg[0][12]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (GPR_reg[0][11]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (GPR_reg[0][10]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (GPR_reg[0][9]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (GPR_reg[0][8]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (GPR_reg[0][7]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (GPR_reg[0][6]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (GPR_reg[0][5]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (GPR_reg[0][4]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (GPR_reg[0][3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (GPR_reg[0][2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (GPR_reg[0][1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (GPR_reg[0][0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (GPR_reg[1][15]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (GPR_reg[1][14]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (GPR_reg[1][13]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (GPR_reg[1][12]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (GPR_reg[1][11]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (GPR_reg[1][10]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (GPR_reg[1][9]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (GPR_reg[1][8]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (GPR_reg[1][7]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (GPR_reg[1][6]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (GPR_reg[1][5]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (GPR_reg[1][4]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (GPR_reg[1][3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (GPR_reg[1][2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (GPR_reg[1][1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (GPR_reg[1][0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (GPR_reg[2][15]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (GPR_reg[2][14]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (GPR_reg[2][13]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (GPR_reg[2][12]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (GPR_reg[2][11]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (GPR_reg[2][10]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (GPR_reg[2][9]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (GPR_reg[2][8]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (GPR_reg[2][7]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (GPR_reg[2][6]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (GPR_reg[2][5]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (GPR_reg[2][4]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (GPR_reg[2][3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (GPR_reg[2][2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (GPR_reg[2][1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (GPR_reg[2][0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (GPR_reg[3][15]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (GPR_reg[3][14]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (GPR_reg[3][13]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (GPR_reg[3][12]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (GPR_reg[3][11]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (GPR_reg[3][10]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (GPR_reg[3][9]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (GPR_reg[3][8]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (GPR_reg[3][7]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (GPR_reg[3][6]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (GPR_reg[3][5]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (GPR_reg[3][4]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (GPR_reg[3][3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (GPR_reg[3][2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (GPR_reg[3][1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (GPR_reg[3][0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (GPR_reg[4][15]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (GPR_reg[4][14]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (GPR_reg[4][13]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (GPR_reg[4][12]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (GPR_reg[4][11]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (GPR_reg[4][10]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (GPR_reg[4][9]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (GPR_reg[4][8]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (GPR_reg[4][7]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (GPR_reg[4][6]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (GPR_reg[4][5]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (GPR_reg[4][4]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (GPR_reg[4][3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (GPR_reg[4][2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (GPR_reg[4][1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (GPR_reg[4][0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (GPR_reg[5][15]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (GPR_reg[5][14]) is unused and will be removed from module top.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:01:41 . Memory (MB): peak = 1292.918 ; gain = 780.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:42 ; elapsed = 00:01:50 . Memory (MB): peak = 1292.918 ; gain = 780.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:42 ; elapsed = 00:01:50 . Memory (MB): peak = 1292.918 ; gain = 780.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:42 ; elapsed = 00:01:50 . Memory (MB): peak = 1292.918 ; gain = 780.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:42 ; elapsed = 00:01:50 . Memory (MB): peak = 1292.918 ; gain = 780.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:01:50 . Memory (MB): peak = 1292.918 ; gain = 780.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:42 ; elapsed = 00:01:50 . Memory (MB): peak = 1292.918 ; gain = 780.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |OBUF |    16|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    16|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:42 ; elapsed = 00:01:50 . Memory (MB): peak = 1292.918 ; gain = 780.809
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 580 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:42 ; elapsed = 00:01:51 . Memory (MB): peak = 1292.918 ; gain = 780.809
Synthesis Optimization Complete : Time (s): cpu = 00:00:42 ; elapsed = 00:01:51 . Memory (MB): peak = 1292.918 ; gain = 780.809
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1304.762 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1345.980 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 199c898
INFO: [Common 17-83] Releasing license: Synthesis
127 Infos, 261 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:43 ; elapsed = 00:01:54 . Memory (MB): peak = 1345.980 ; gain = 842.758
INFO: [Common 17-1381] The checkpoint 'C:/Users/write/Downloads/MIPS_Project/syn/project_1.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Sep  6 13:36:37 2023...
