{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1668758434229 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668758434229 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 18 16:00:34 2022 " "Processing started: Fri Nov 18 16:00:34 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668758434229 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668758434229 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off timer -c timer " "Command: quartus_map --read_settings_files=on --write_settings_files=off timer -c timer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668758434230 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1668758434727 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1668758434727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.v 1 1 " "Found 1 design units, including 1 entities, in source file timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "timer.v" "" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Lab_05/timer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668758445842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668758445842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdivede.v 1 1 " "Found 1 design units, including 1 entities, in source file clkdivede.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkdivede " "Found entity 1: clkdivede" {  } { { "clkdivede.v" "" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Lab_05/clkdivede.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668758445844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668758445844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.v" "" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Lab_05/debounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668758445847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668758445847 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "timer.v(8) " "Verilog HDL Instantiation warning at timer.v(8): instance has no name" {  } { { "timer.v" "" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Lab_05/timer.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1668758445847 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "timer.v(9) " "Verilog HDL Instantiation warning at timer.v(9): instance has no name" {  } { { "timer.v" "" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Lab_05/timer.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1668758445847 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "timer.v(10) " "Verilog HDL Instantiation warning at timer.v(10): instance has no name" {  } { { "timer.v" "" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Lab_05/timer.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1668758445848 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "timer.v(11) " "Verilog HDL Instantiation warning at timer.v(11): instance has no name" {  } { { "timer.v" "" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Lab_05/timer.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1668758445848 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "timer.v(12) " "Verilog HDL Instantiation warning at timer.v(12): instance has no name" {  } { { "timer.v" "" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Lab_05/timer.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1668758445848 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "timer.v(13) " "Verilog HDL Instantiation warning at timer.v(13): instance has no name" {  } { { "timer.v" "" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Lab_05/timer.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1668758445848 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "timer.v(14) " "Verilog HDL Instantiation warning at timer.v(14): instance has no name" {  } { { "timer.v" "" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Lab_05/timer.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1668758445848 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "timer.v(15) " "Verilog HDL Instantiation warning at timer.v(15): instance has no name" {  } { { "timer.v" "" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Lab_05/timer.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1668758445848 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "timer.v(16) " "Verilog HDL Instantiation warning at timer.v(16): instance has no name" {  } { { "timer.v" "" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Lab_05/timer.v" 16 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1668758445848 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "timer " "Elaborating entity \"timer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1668758445888 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 timer.v(21) " "Verilog HDL assignment warning at timer.v(21): truncated value with size 32 to match size of target (4)" {  } { { "timer.v" "" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Lab_05/timer.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668758445891 "|timer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 timer.v(31) " "Verilog HDL assignment warning at timer.v(31): truncated value with size 32 to match size of target (4)" {  } { { "timer.v" "" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Lab_05/timer.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668758445891 "|timer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 timer.v(35) " "Verilog HDL assignment warning at timer.v(35): truncated value with size 32 to match size of target (4)" {  } { { "timer.v" "" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Lab_05/timer.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668758445891 "|timer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 timer.v(38) " "Verilog HDL assignment warning at timer.v(38): truncated value with size 32 to match size of target (4)" {  } { { "timer.v" "" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Lab_05/timer.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668758445891 "|timer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 timer.v(41) " "Verilog HDL assignment warning at timer.v(41): truncated value with size 32 to match size of target (4)" {  } { { "timer.v" "" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Lab_05/timer.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668758445891 "|timer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 timer.v(51) " "Verilog HDL assignment warning at timer.v(51): truncated value with size 32 to match size of target (4)" {  } { { "timer.v" "" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Lab_05/timer.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668758445891 "|timer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 timer.v(55) " "Verilog HDL assignment warning at timer.v(55): truncated value with size 32 to match size of target (4)" {  } { { "timer.v" "" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Lab_05/timer.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668758445891 "|timer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 timer.v(58) " "Verilog HDL assignment warning at timer.v(58): truncated value with size 32 to match size of target (4)" {  } { { "timer.v" "" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Lab_05/timer.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668758445891 "|timer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkdivede clkdivede:comb_3 " "Elaborating entity \"clkdivede\" for hierarchy \"clkdivede:comb_3\"" {  } { { "timer.v" "comb_3" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Lab_05/timer.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668758445893 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 clkdivede.v(7) " "Verilog HDL assignment warning at clkdivede.v(7): truncated value with size 32 to match size of target (26)" {  } { { "clkdivede.v" "" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Lab_05/clkdivede.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668758445895 "|timer|clkdivede:comb_3"}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sib.v(23) " "Verilog HDL warning at sib.v(23): extended using \"x\" or \"z\"" {  } { { "sib.v" "" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Lab_05/sib.v" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1668758445911 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sib.v 1 1 " "Using design file sib.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sib " "Found entity 1: sib" {  } { { "sib.v" "" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Lab_05/sib.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668758445912 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1668758445912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sib sib:comb_4 " "Elaborating entity \"sib\" for hierarchy \"sib:comb_4\"" {  } { { "timer.v" "comb_4" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Lab_05/timer.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668758445912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:comb_8 " "Elaborating entity \"debounce\" for hierarchy \"debounce:comb_8\"" {  } { { "timer.v" "comb_8" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Lab_05/timer.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668758445915 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 debounce.v(10) " "Verilog HDL assignment warning at debounce.v(10): truncated value with size 32 to match size of target (26)" {  } { { "debounce.v" "" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Lab_05/debounce.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668758445917 "|timer|debounce:comb_8"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1668758446788 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1668758447554 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668758447554 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "311 " "Implemented 311 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1668758447631 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1668758447631 ""} { "Info" "ICUT_CUT_TM_LCELLS" "274 " "Implemented 274 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1668758447631 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1668758447631 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4748 " "Peak virtual memory: 4748 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668758447649 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 18 16:00:47 2022 " "Processing ended: Fri Nov 18 16:00:47 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668758447649 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668758447649 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668758447649 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1668758447649 ""}
