<profile>

<section name = "Vitis HLS Report for 'store_output_tile_to_DRAM'" level="0">
<item name = "Date">Sat Mar 25 14:07:43 2023
</item>
<item name = "Version">2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)</item>
<item name = "Project">proj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1864, 1864, 18.640 us, 18.640 us, 1864, 1864, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102">store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP, 1862, 1862, 18.620 us, 18.620 us, 1862, 1862, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 50, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 2, 1388, 1633, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 47, -</column>
<column name="Register">-, -, 67, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, 1, 3, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_5ns_7ns_10_1_1_U296">mul_5ns_7ns_10_1_1, 0, 0, 0, 33, 0</column>
<column name="grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102">store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP, 0, 2, 1388, 1600, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln120_fu_178_p2">+, 0, 0, 12, 11, 11</column>
<column name="add_ln138_7_fu_234_p2">+, 0, 0, 19, 19, 19</column>
<column name="add_ln138_fu_228_p2">+, 0, 0, 19, 19, 19</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">20, 4, 1, 4</column>
<column name="m_axi_fm_AWVALID">9, 2, 1, 2</column>
<column name="m_axi_fm_BREADY">9, 2, 1, 2</column>
<column name="m_axi_fm_WVALID">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln138_7_reg_278">16, 0, 19, 3</column>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="depth_offset_reg_253">4, 0, 6, 2</column>
<column name="grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102_ap_start_reg">1, 0, 1, 0</column>
<column name="height_offset_reg_241">9, 0, 9, 0</column>
<column name="shl_ln138_1_mid_reg_273">9, 0, 17, 8</column>
<column name="shl_ln138_3_reg_263">8, 0, 11, 3</column>
<column name="shl_ln138_mid_reg_268">9, 0, 19, 10</column>
<column name="width_offset_reg_258">8, 0, 10, 2</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, store_output_tile_to_DRAM, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, store_output_tile_to_DRAM, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, store_output_tile_to_DRAM, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, store_output_tile_to_DRAM, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, store_output_tile_to_DRAM, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, store_output_tile_to_DRAM, return value</column>
<column name="m_axi_fm_AWVALID">out, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_AWREADY">in, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_AWADDR">out, 64, m_axi, fm, pointer</column>
<column name="m_axi_fm_AWID">out, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_AWLEN">out, 32, m_axi, fm, pointer</column>
<column name="m_axi_fm_AWSIZE">out, 3, m_axi, fm, pointer</column>
<column name="m_axi_fm_AWBURST">out, 2, m_axi, fm, pointer</column>
<column name="m_axi_fm_AWLOCK">out, 2, m_axi, fm, pointer</column>
<column name="m_axi_fm_AWCACHE">out, 4, m_axi, fm, pointer</column>
<column name="m_axi_fm_AWPROT">out, 3, m_axi, fm, pointer</column>
<column name="m_axi_fm_AWQOS">out, 4, m_axi, fm, pointer</column>
<column name="m_axi_fm_AWREGION">out, 4, m_axi, fm, pointer</column>
<column name="m_axi_fm_AWUSER">out, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_WVALID">out, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_WREADY">in, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_WDATA">out, 16, m_axi, fm, pointer</column>
<column name="m_axi_fm_WSTRB">out, 2, m_axi, fm, pointer</column>
<column name="m_axi_fm_WLAST">out, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_WID">out, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_WUSER">out, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_ARVALID">out, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_ARREADY">in, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_ARADDR">out, 64, m_axi, fm, pointer</column>
<column name="m_axi_fm_ARID">out, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_ARLEN">out, 32, m_axi, fm, pointer</column>
<column name="m_axi_fm_ARSIZE">out, 3, m_axi, fm, pointer</column>
<column name="m_axi_fm_ARBURST">out, 2, m_axi, fm, pointer</column>
<column name="m_axi_fm_ARLOCK">out, 2, m_axi, fm, pointer</column>
<column name="m_axi_fm_ARCACHE">out, 4, m_axi, fm, pointer</column>
<column name="m_axi_fm_ARPROT">out, 3, m_axi, fm, pointer</column>
<column name="m_axi_fm_ARQOS">out, 4, m_axi, fm, pointer</column>
<column name="m_axi_fm_ARREGION">out, 4, m_axi, fm, pointer</column>
<column name="m_axi_fm_ARUSER">out, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_RVALID">in, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_RREADY">out, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_RDATA">in, 16, m_axi, fm, pointer</column>
<column name="m_axi_fm_RLAST">in, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_RID">in, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_RFIFONUM">in, 10, m_axi, fm, pointer</column>
<column name="m_axi_fm_RUSER">in, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_RRESP">in, 2, m_axi, fm, pointer</column>
<column name="m_axi_fm_BVALID">in, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_BREADY">out, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_BRESP">in, 2, m_axi, fm, pointer</column>
<column name="m_axi_fm_BID">in, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_BUSER">in, 1, m_axi, fm, pointer</column>
<column name="out_fm">in, 64, ap_none, out_fm, scalar</column>
<column name="out_fm_buf_0_address0">out, 9, ap_memory, out_fm_buf_0, array</column>
<column name="out_fm_buf_0_ce0">out, 1, ap_memory, out_fm_buf_0, array</column>
<column name="out_fm_buf_0_q0">in, 16, ap_memory, out_fm_buf_0, array</column>
<column name="out_fm_buf_1_address0">out, 9, ap_memory, out_fm_buf_1, array</column>
<column name="out_fm_buf_1_ce0">out, 1, ap_memory, out_fm_buf_1, array</column>
<column name="out_fm_buf_1_q0">in, 16, ap_memory, out_fm_buf_1, array</column>
<column name="out_fm_buf_2_address0">out, 9, ap_memory, out_fm_buf_2, array</column>
<column name="out_fm_buf_2_ce0">out, 1, ap_memory, out_fm_buf_2, array</column>
<column name="out_fm_buf_2_q0">in, 16, ap_memory, out_fm_buf_2, array</column>
<column name="out_fm_buf_3_address0">out, 9, ap_memory, out_fm_buf_3, array</column>
<column name="out_fm_buf_3_ce0">out, 1, ap_memory, out_fm_buf_3, array</column>
<column name="out_fm_buf_3_q0">in, 16, ap_memory, out_fm_buf_3, array</column>
<column name="ti">in, 5, ap_none, ti, scalar</column>
<column name="tj">in, 5, ap_none, tj, scalar</column>
<column name="kernel_group">in, 4, ap_none, kernel_group, scalar</column>
</table>
</item>
</section>
</profile>
