strict digraph "compose( ,  )" {
	node [label="\N"];
	"17:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f5ca5556810>",
		fillcolor=springgreen,
		label="17:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"18:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5ca5556750>",
		fillcolor=firebrick,
		label="18:NS
q <= 4'b0000;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5ca5556750>]",
		style=filled,
		typ=NonblockingSubstitution];
	"17:IF" -> "18:NS"	[cond="['reset']",
		label="(reset == 1'b1)",
		lineno=17];
	"19:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f5ca55a3610>",
		fillcolor=springgreen,
		label="19:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"17:IF" -> "19:IF"	[cond="['reset']",
		label="!((reset == 1'b1))",
		lineno=17];
	"23:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5ca55bd610>",
		fillcolor=firebrick,
		label="23:NS
q <= 4'b0000;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5ca55bd610>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_15:AL"	[def_var="['q']",
		label="Leaf_15:AL"];
	"23:NS" -> "Leaf_15:AL"	[cond="[]",
		lineno=None];
	"15:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f5ca5875390>",
		clk_sens=True,
		fillcolor=gold,
		label="15:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['q', 'reset', 'slowena']"];
	"Leaf_15:AL" -> "15:AL";
	"18:NS" -> "Leaf_15:AL"	[cond="[]",
		lineno=None];
	"20:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f5ca55b1550>",
		fillcolor=springgreen,
		label="20:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"19:IF" -> "20:IF"	[cond="['slowena']",
		label="(slowena == 1'b1)",
		lineno=19];
	"16:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f5ca58750d0>",
		fillcolor=turquoise,
		label="16:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"15:AL" -> "16:BL"	[cond="[]",
		lineno=None];
	"20:IF" -> "23:NS"	[cond="['q']",
		label="!((q != 4'b0))",
		lineno=20];
	"21:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5ca55b1450>",
		fillcolor=firebrick,
		label="21:NS
q <= q + 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5ca55b1450>]",
		style=filled,
		typ=NonblockingSubstitution];
	"20:IF" -> "21:NS"	[cond="['q']",
		label="(q != 4'b0)",
		lineno=20];
	"16:BL" -> "17:IF"	[cond="[]",
		lineno=None];
	"21:NS" -> "Leaf_15:AL"	[cond="[]",
		lineno=None];
}
