Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/walterkohlenberg/Documents/Etech/Jaar4/VES/Projects/FFNN/layer_controller.qsys --block-symbol-file --output-directory=/home/walterkohlenberg/Documents/Etech/Jaar4/VES/Projects/FFNN/layer_controller --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading FFNN/layer_controller.qsys
Progress: Reading input file
Progress: Adding clocks [altera_up_avalon_sys_sdram_pll 18.0]
Progress: Parameterizing module clocks
Progress: Adding cpu [altera_nios2_gen2 18.1]
Progress: Parameterizing module cpu
Progress: Adding input_1_neuron_1 [altera_avalon_pio 18.1]
Progress: Parameterizing module input_1_neuron_1
Progress: Adding input_2_neuron_1 [altera_avalon_pio 18.1]
Progress: Parameterizing module input_2_neuron_1
Progress: Adding input_3_neuron_1 [altera_avalon_pio 18.1]
Progress: Parameterizing module input_3_neuron_1
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding leds [altera_avalon_pio 18.1]
Progress: Parameterizing module leds
Progress: Adding nInputs_neuron_1 [altera_avalon_pio 18.1]
Progress: Parameterizing module nInputs_neuron_1
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding output_neuron_1 [altera_avalon_pio 18.1]
Progress: Parameterizing module output_neuron_1
Progress: Adding ready_neuron_1 [altera_avalon_pio 18.1]
Progress: Parameterizing module ready_neuron_1
Progress: Adding sdram [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module sdram
Progress: Adding start_neuron_1 [altera_avalon_pio 18.1]
Progress: Parameterizing module start_neuron_1
Progress: Adding weight_1_neuron_1 [altera_avalon_pio 18.1]
Progress: Parameterizing module weight_1_neuron_1
Progress: Adding weight_2_neuron_1 [altera_avalon_pio 18.1]
Progress: Parameterizing module weight_2_neuron_1
Progress: Adding weight_3_neuron_1 [altera_avalon_pio 18.1]
Progress: Parameterizing module weight_3_neuron_1
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: layer_controller.clocks: Refclk Freq: 50.0
Info: layer_controller.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: layer_controller.output_neuron_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: layer_controller.ready_neuron_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: layer_controller.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/walterkohlenberg/Documents/Etech/Jaar4/VES/Projects/FFNN/layer_controller.qsys --synthesis=VERILOG --output-directory=/home/walterkohlenberg/Documents/Etech/Jaar4/VES/Projects/FFNN/layer_controller/synthesis --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading FFNN/layer_controller.qsys
Progress: Reading input file
Progress: Adding clocks [altera_up_avalon_sys_sdram_pll 18.0]
Progress: Parameterizing module clocks
Progress: Adding cpu [altera_nios2_gen2 18.1]
Progress: Parameterizing module cpu
Progress: Adding input_1_neuron_1 [altera_avalon_pio 18.1]
Progress: Parameterizing module input_1_neuron_1
Progress: Adding input_2_neuron_1 [altera_avalon_pio 18.1]
Progress: Parameterizing module input_2_neuron_1
Progress: Adding input_3_neuron_1 [altera_avalon_pio 18.1]
Progress: Parameterizing module input_3_neuron_1
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding leds [altera_avalon_pio 18.1]
Progress: Parameterizing module leds
Progress: Adding nInputs_neuron_1 [altera_avalon_pio 18.1]
Progress: Parameterizing module nInputs_neuron_1
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding output_neuron_1 [altera_avalon_pio 18.1]
Progress: Parameterizing module output_neuron_1
Progress: Adding ready_neuron_1 [altera_avalon_pio 18.1]
Progress: Parameterizing module ready_neuron_1
Progress: Adding sdram [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module sdram
Progress: Adding start_neuron_1 [altera_avalon_pio 18.1]
Progress: Parameterizing module start_neuron_1
Progress: Adding weight_1_neuron_1 [altera_avalon_pio 18.1]
Progress: Parameterizing module weight_1_neuron_1
Progress: Adding weight_2_neuron_1 [altera_avalon_pio 18.1]
Progress: Parameterizing module weight_2_neuron_1
Progress: Adding weight_3_neuron_1 [altera_avalon_pio 18.1]
Progress: Parameterizing module weight_3_neuron_1
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: layer_controller.clocks: Refclk Freq: 50.0
Info: layer_controller.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: layer_controller.output_neuron_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: layer_controller.ready_neuron_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: layer_controller.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: layer_controller: Generating layer_controller "layer_controller" for QUARTUS_SYNTH
Info: clocks: "layer_controller" instantiated altera_up_avalon_sys_sdram_pll "clocks"
Info: cpu: "layer_controller" instantiated altera_nios2_gen2 "cpu"
Info: input_1_neuron_1: Starting RTL generation for module 'layer_controller_input_1_neuron_1'
Info: input_1_neuron_1:   Generation command is [exec /home/walterkohlenberg/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/walterkohlenberg/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/walterkohlenberg/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/walterkohlenberg/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/walterkohlenberg/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/walterkohlenberg/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/walterkohlenberg/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/walterkohlenberg/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=layer_controller_input_1_neuron_1 --dir=/tmp/alt8054_6584227956398460593.dir/0002_input_1_neuron_1_gen/ --quartus_dir=/home/walterkohlenberg/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8054_6584227956398460593.dir/0002_input_1_neuron_1_gen//layer_controller_input_1_neuron_1_component_configuration.pl  --do_build_sim=0  ]
Info: input_1_neuron_1: Done RTL generation for module 'layer_controller_input_1_neuron_1'
Info: input_1_neuron_1: "layer_controller" instantiated altera_avalon_pio "input_1_neuron_1"
Info: jtag_uart: Starting RTL generation for module 'layer_controller_jtag_uart'
Info: jtag_uart:   Generation command is [exec /home/walterkohlenberg/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/walterkohlenberg/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/walterkohlenberg/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/walterkohlenberg/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/walterkohlenberg/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/walterkohlenberg/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/walterkohlenberg/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/walterkohlenberg/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=layer_controller_jtag_uart --dir=/tmp/alt8054_6584227956398460593.dir/0003_jtag_uart_gen/ --quartus_dir=/home/walterkohlenberg/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8054_6584227956398460593.dir/0003_jtag_uart_gen//layer_controller_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'layer_controller_jtag_uart'
Info: jtag_uart: "layer_controller" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: leds: Starting RTL generation for module 'layer_controller_leds'
Info: leds:   Generation command is [exec /home/walterkohlenberg/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/walterkohlenberg/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/walterkohlenberg/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/walterkohlenberg/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/walterkohlenberg/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/walterkohlenberg/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/walterkohlenberg/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/walterkohlenberg/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=layer_controller_leds --dir=/tmp/alt8054_6584227956398460593.dir/0004_leds_gen/ --quartus_dir=/home/walterkohlenberg/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8054_6584227956398460593.dir/0004_leds_gen//layer_controller_leds_component_configuration.pl  --do_build_sim=0  ]
Info: leds: Done RTL generation for module 'layer_controller_leds'
Info: leds: "layer_controller" instantiated altera_avalon_pio "leds"
Info: nInputs_neuron_1: Starting RTL generation for module 'layer_controller_nInputs_neuron_1'
Info: nInputs_neuron_1:   Generation command is [exec /home/walterkohlenberg/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/walterkohlenberg/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/walterkohlenberg/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/walterkohlenberg/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/walterkohlenberg/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/walterkohlenberg/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/walterkohlenberg/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/walterkohlenberg/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=layer_controller_nInputs_neuron_1 --dir=/tmp/alt8054_6584227956398460593.dir/0005_nInputs_neuron_1_gen/ --quartus_dir=/home/walterkohlenberg/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8054_6584227956398460593.dir/0005_nInputs_neuron_1_gen//layer_controller_nInputs_neuron_1_component_configuration.pl  --do_build_sim=0  ]
Info: nInputs_neuron_1: Done RTL generation for module 'layer_controller_nInputs_neuron_1'
Info: nInputs_neuron_1: "layer_controller" instantiated altera_avalon_pio "nInputs_neuron_1"
Info: onchip_memory2_0: Starting RTL generation for module 'layer_controller_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec /home/walterkohlenberg/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/walterkohlenberg/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/walterkohlenberg/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/walterkohlenberg/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/walterkohlenberg/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/walterkohlenberg/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/walterkohlenberg/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/walterkohlenberg/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=layer_controller_onchip_memory2_0 --dir=/tmp/alt8054_6584227956398460593.dir/0006_onchip_memory2_0_gen/ --quartus_dir=/home/walterkohlenberg/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8054_6584227956398460593.dir/0006_onchip_memory2_0_gen//layer_controller_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'layer_controller_onchip_memory2_0'
Info: onchip_memory2_0: "layer_controller" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: output_neuron_1: Starting RTL generation for module 'layer_controller_output_neuron_1'
Info: output_neuron_1:   Generation command is [exec /home/walterkohlenberg/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/walterkohlenberg/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/walterkohlenberg/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/walterkohlenberg/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/walterkohlenberg/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/walterkohlenberg/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/walterkohlenberg/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/walterkohlenberg/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=layer_controller_output_neuron_1 --dir=/tmp/alt8054_6584227956398460593.dir/0007_output_neuron_1_gen/ --quartus_dir=/home/walterkohlenberg/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8054_6584227956398460593.dir/0007_output_neuron_1_gen//layer_controller_output_neuron_1_component_configuration.pl  --do_build_sim=0  ]
Info: output_neuron_1: Done RTL generation for module 'layer_controller_output_neuron_1'
Info: output_neuron_1: "layer_controller" instantiated altera_avalon_pio "output_neuron_1"
Info: ready_neuron_1: Starting RTL generation for module 'layer_controller_ready_neuron_1'
Info: ready_neuron_1:   Generation command is [exec /home/walterkohlenberg/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/walterkohlenberg/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/walterkohlenberg/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/walterkohlenberg/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/walterkohlenberg/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/walterkohlenberg/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/walterkohlenberg/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/walterkohlenberg/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=layer_controller_ready_neuron_1 --dir=/tmp/alt8054_6584227956398460593.dir/0008_ready_neuron_1_gen/ --quartus_dir=/home/walterkohlenberg/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8054_6584227956398460593.dir/0008_ready_neuron_1_gen//layer_controller_ready_neuron_1_component_configuration.pl  --do_build_sim=0  ]
Info: ready_neuron_1: Done RTL generation for module 'layer_controller_ready_neuron_1'
Info: ready_neuron_1: "layer_controller" instantiated altera_avalon_pio "ready_neuron_1"
Info: sdram: Starting RTL generation for module 'layer_controller_sdram'
Info: sdram:   Generation command is [exec /home/walterkohlenberg/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/walterkohlenberg/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/walterkohlenberg/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/walterkohlenberg/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/walterkohlenberg/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/walterkohlenberg/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/walterkohlenberg/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /home/walterkohlenberg/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=layer_controller_sdram --dir=/tmp/alt8054_6584227956398460593.dir/0009_sdram_gen/ --quartus_dir=/home/walterkohlenberg/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8054_6584227956398460593.dir/0009_sdram_gen//layer_controller_sdram_component_configuration.pl  --do_build_sim=0  ]
Info: sdram: Done RTL generation for module 'layer_controller_sdram'
Info: sdram: "layer_controller" instantiated altera_avalon_new_sdram_controller "sdram"
Info: start_neuron_1: Starting RTL generation for module 'layer_controller_start_neuron_1'
Info: start_neuron_1:   Generation command is [exec /home/walterkohlenberg/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/walterkohlenberg/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/walterkohlenberg/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/walterkohlenberg/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/walterkohlenberg/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/walterkohlenberg/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/walterkohlenberg/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/walterkohlenberg/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=layer_controller_start_neuron_1 --dir=/tmp/alt8054_6584227956398460593.dir/0010_start_neuron_1_gen/ --quartus_dir=/home/walterkohlenberg/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8054_6584227956398460593.dir/0010_start_neuron_1_gen//layer_controller_start_neuron_1_component_configuration.pl  --do_build_sim=0  ]
Info: start_neuron_1: Done RTL generation for module 'layer_controller_start_neuron_1'
Info: start_neuron_1: "layer_controller" instantiated altera_avalon_pio "start_neuron_1"
Info: weight_1_neuron_1: Starting RTL generation for module 'layer_controller_weight_1_neuron_1'
Info: weight_1_neuron_1:   Generation command is [exec /home/walterkohlenberg/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/walterkohlenberg/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/walterkohlenberg/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/walterkohlenberg/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/walterkohlenberg/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/walterkohlenberg/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/walterkohlenberg/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/walterkohlenberg/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=layer_controller_weight_1_neuron_1 --dir=/tmp/alt8054_6584227956398460593.dir/0011_weight_1_neuron_1_gen/ --quartus_dir=/home/walterkohlenberg/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8054_6584227956398460593.dir/0011_weight_1_neuron_1_gen//layer_controller_weight_1_neuron_1_component_configuration.pl  --do_build_sim=0  ]
Info: weight_1_neuron_1: Done RTL generation for module 'layer_controller_weight_1_neuron_1'
Info: weight_1_neuron_1: "layer_controller" instantiated altera_avalon_pio "weight_1_neuron_1"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "layer_controller" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "layer_controller" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "layer_controller" instantiated altera_reset_controller "rst_controller"
Info: sys_pll: "clocks" instantiated altera_up_altpll "sys_pll"
Info: reset_from_locked: "clocks" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: cpu: Starting RTL generation for module 'layer_controller_cpu_cpu'
Info: cpu:   Generation command is [exec /home/walterkohlenberg/intelFPGA_lite/18.1/quartus/linux64//eperlcmd -I /home/walterkohlenberg/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /home/walterkohlenberg/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/walterkohlenberg/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/walterkohlenberg/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/walterkohlenberg/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/walterkohlenberg/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/walterkohlenberg/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/walterkohlenberg/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/walterkohlenberg/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=layer_controller_cpu_cpu --dir=/tmp/alt8054_6584227956398460593.dir/0016_cpu_gen/ --quartus_bindir=/home/walterkohlenberg/intelFPGA_lite/18.1/quartus/linux64/ --verilog --config=/tmp/alt8054_6584227956398460593.dir/0016_cpu_gen//layer_controller_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2019.06.07 13:41:57 (*) Starting Nios II generation
Info: cpu: # 2019.06.07 13:41:57 (*)   Checking for plaintext license.
Info: cpu: # 2019.06.07 13:41:58 (*)   Couldn't query license setup in Quartus directory /home/walterkohlenberg/intelFPGA_lite/18.1/quartus/linux64/
Info: cpu: # 2019.06.07 13:41:58 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2019.06.07 13:41:58 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2019.06.07 13:41:58 (*)   Plaintext license not found.
Info: cpu: # 2019.06.07 13:41:58 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2019.06.07 13:41:58 (*)   Elaborating CPU configuration settings
Info: cpu: # 2019.06.07 13:41:58 (*)   Creating all objects for CPU
Info: cpu: # 2019.06.07 13:42:00 (*)   Generating RTL from CPU objects
Info: cpu: # 2019.06.07 13:42:00 (*)   Creating plain-text RTL
Info: cpu: # 2019.06.07 13:42:00 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'layer_controller_cpu_cpu'
Info: cpu: "cpu" instantiated altera_nios2_gen2_unit "cpu"
Info: cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_data_master_translator"
Info: jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info: cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_data_master_agent"
Info: jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: sdram_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sdram_s1_burst_adapter"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file /home/walterkohlenberg/Documents/Etech/Jaar4/VES/Projects/FFNN/layer_controller/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/walterkohlenberg/Documents/Etech/Jaar4/VES/Projects/FFNN/layer_controller/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file /home/walterkohlenberg/Documents/Etech/Jaar4/VES/Projects/FFNN/layer_controller/synthesis/submodules/altera_merlin_arbitrator.sv
Info: sdram_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "sdram_s1_rsp_width_adapter"
Info: Reusing file /home/walterkohlenberg/Documents/Etech/Jaar4/VES/Projects/FFNN/layer_controller/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /home/walterkohlenberg/Documents/Etech/Jaar4/VES/Projects/FFNN/layer_controller/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_004: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_004"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_004" instantiated error_adapter "error_adapter_0"
Info: layer_controller: Done "layer_controller" with 43 modules, 65 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
