;redcode
;assert 1
	SPL 0, #2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMN 0, <-2
	JMP @12, #200
	SUB #112, @100
	SUB -12, @-10
	SUB -12, @-10
	SUB @-127, 100
	SUB @0, @2
	SUB 0, -0
	MOV -1, <-20
	MOV -507, <-20
	SUB @121, 103
	SUB @0, @0
	DJN -1, @-20
	SUB 700, 600
	JMN 3, #20
	SLT 130, 9
	CMP -207, <-120
	CMP -207, <-120
	SUB @127, -106
	MOV -507, <-20
	SUB #12, @200
	SUB @121, 106
	MOV -507, <-20
	MOV -507, <-20
	DJN -1, @-20
	SUB @121, 106
	ADD 270, 60
	SUB -207, <-120
	MOV -1, <-20
	SLT 130, 9
	MOV -7, <-20
	MOV -7, <-20
	SLT 130, 9
	SLT 20, @12
	CMP -207, <-120
	ADD 130, @9
	CMP -207, <-120
	SUB #12, @200
	SPL 30, <-0
	CMP -207, <-120
	CMP -207, <-120
	SUB @127, -106
	SUB @127, -106
	MOV -1, <-20
	SUB @127, -106
	SUB @127, -106
	SUB @127, -106
	SUB @127, -106
