<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>nouveau_reg.h source code [netbsd/sys/external/bsd/drm2/dist/drm/nouveau/nouveau_reg.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/external/bsd/drm2/dist/drm/nouveau/nouveau_reg.h'; var root_path = '../../../../../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../../../..'>netbsd</a>/<a href='../../../../../..'>sys</a>/<a href='../../../../..'>external</a>/<a href='../../../..'>bsd</a>/<a href='../../..'>drm2</a>/<a href='../..'>dist</a>/<a href='..'>drm</a>/<a href='./'>nouveau</a>/<a href='nouveau_reg.h.html'>nouveau_reg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: nouveau_reg.h,v 1.2 2018/08/27 04:58:24 riastradh Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td></td></tr>
<tr><th id="4">4</th><td><u>#define <dfn class="macro" id="_M/NV04_PFB_BOOT_0" data-ref="_M/NV04_PFB_BOOT_0">NV04_PFB_BOOT_0</dfn>						0x00100000</u></td></tr>
<tr><th id="5">5</th><td><u>#	define <dfn class="macro" id="_M/NV04_PFB_BOOT_0_RAM_AMOUNT" data-ref="_M/NV04_PFB_BOOT_0_RAM_AMOUNT">NV04_PFB_BOOT_0_RAM_AMOUNT</dfn>			0x00000003</u></td></tr>
<tr><th id="6">6</th><td><u>#	define <dfn class="macro" id="_M/NV04_PFB_BOOT_0_RAM_AMOUNT_32MB" data-ref="_M/NV04_PFB_BOOT_0_RAM_AMOUNT_32MB">NV04_PFB_BOOT_0_RAM_AMOUNT_32MB</dfn>			0x00000000</u></td></tr>
<tr><th id="7">7</th><td><u>#	define <dfn class="macro" id="_M/NV04_PFB_BOOT_0_RAM_AMOUNT_4MB" data-ref="_M/NV04_PFB_BOOT_0_RAM_AMOUNT_4MB">NV04_PFB_BOOT_0_RAM_AMOUNT_4MB</dfn>			0x00000001</u></td></tr>
<tr><th id="8">8</th><td><u>#	define <dfn class="macro" id="_M/NV04_PFB_BOOT_0_RAM_AMOUNT_8MB" data-ref="_M/NV04_PFB_BOOT_0_RAM_AMOUNT_8MB">NV04_PFB_BOOT_0_RAM_AMOUNT_8MB</dfn>			0x00000002</u></td></tr>
<tr><th id="9">9</th><td><u>#	define <dfn class="macro" id="_M/NV04_PFB_BOOT_0_RAM_AMOUNT_16MB" data-ref="_M/NV04_PFB_BOOT_0_RAM_AMOUNT_16MB">NV04_PFB_BOOT_0_RAM_AMOUNT_16MB</dfn>			0x00000003</u></td></tr>
<tr><th id="10">10</th><td><u>#	define <dfn class="macro" id="_M/NV04_PFB_BOOT_0_RAM_WIDTH_128" data-ref="_M/NV04_PFB_BOOT_0_RAM_WIDTH_128">NV04_PFB_BOOT_0_RAM_WIDTH_128</dfn>			0x00000004</u></td></tr>
<tr><th id="11">11</th><td><u>#	define <dfn class="macro" id="_M/NV04_PFB_BOOT_0_RAM_TYPE" data-ref="_M/NV04_PFB_BOOT_0_RAM_TYPE">NV04_PFB_BOOT_0_RAM_TYPE</dfn>				0x00000028</u></td></tr>
<tr><th id="12">12</th><td><u>#	define <dfn class="macro" id="_M/NV04_PFB_BOOT_0_RAM_TYPE_SGRAM_8MBIT" data-ref="_M/NV04_PFB_BOOT_0_RAM_TYPE_SGRAM_8MBIT">NV04_PFB_BOOT_0_RAM_TYPE_SGRAM_8MBIT</dfn>		0x00000000</u></td></tr>
<tr><th id="13">13</th><td><u>#	define <dfn class="macro" id="_M/NV04_PFB_BOOT_0_RAM_TYPE_SGRAM_16MBIT" data-ref="_M/NV04_PFB_BOOT_0_RAM_TYPE_SGRAM_16MBIT">NV04_PFB_BOOT_0_RAM_TYPE_SGRAM_16MBIT</dfn>		0x00000008</u></td></tr>
<tr><th id="14">14</th><td><u>#	define <dfn class="macro" id="_M/NV04_PFB_BOOT_0_RAM_TYPE_SGRAM_16MBIT_4BANK" data-ref="_M/NV04_PFB_BOOT_0_RAM_TYPE_SGRAM_16MBIT_4BANK">NV04_PFB_BOOT_0_RAM_TYPE_SGRAM_16MBIT_4BANK</dfn>	0x00000010</u></td></tr>
<tr><th id="15">15</th><td><u>#	define <dfn class="macro" id="_M/NV04_PFB_BOOT_0_RAM_TYPE_SDRAM_16MBIT" data-ref="_M/NV04_PFB_BOOT_0_RAM_TYPE_SDRAM_16MBIT">NV04_PFB_BOOT_0_RAM_TYPE_SDRAM_16MBIT</dfn>		0x00000018</u></td></tr>
<tr><th id="16">16</th><td><u>#	define <dfn class="macro" id="_M/NV04_PFB_BOOT_0_RAM_TYPE_SDRAM_64MBIT" data-ref="_M/NV04_PFB_BOOT_0_RAM_TYPE_SDRAM_64MBIT">NV04_PFB_BOOT_0_RAM_TYPE_SDRAM_64MBIT</dfn>		0x00000020</u></td></tr>
<tr><th id="17">17</th><td><u>#	define <dfn class="macro" id="_M/NV04_PFB_BOOT_0_RAM_TYPE_SDRAM_64MBITX16" data-ref="_M/NV04_PFB_BOOT_0_RAM_TYPE_SDRAM_64MBITX16">NV04_PFB_BOOT_0_RAM_TYPE_SDRAM_64MBITX16</dfn>		0x00000028</u></td></tr>
<tr><th id="18">18</th><td><u>#	define <dfn class="macro" id="_M/NV04_PFB_BOOT_0_UMA_ENABLE" data-ref="_M/NV04_PFB_BOOT_0_UMA_ENABLE">NV04_PFB_BOOT_0_UMA_ENABLE</dfn>			0x00000100</u></td></tr>
<tr><th id="19">19</th><td><u>#	define <dfn class="macro" id="_M/NV04_PFB_BOOT_0_UMA_SIZE" data-ref="_M/NV04_PFB_BOOT_0_UMA_SIZE">NV04_PFB_BOOT_0_UMA_SIZE</dfn>				0x0000f000</u></td></tr>
<tr><th id="20">20</th><td><u>#define <dfn class="macro" id="_M/NV04_PFB_DEBUG_0" data-ref="_M/NV04_PFB_DEBUG_0">NV04_PFB_DEBUG_0</dfn>					0x00100080</u></td></tr>
<tr><th id="21">21</th><td><u>#	define <dfn class="macro" id="_M/NV04_PFB_DEBUG_0_PAGE_MODE" data-ref="_M/NV04_PFB_DEBUG_0_PAGE_MODE">NV04_PFB_DEBUG_0_PAGE_MODE</dfn>			0x00000001</u></td></tr>
<tr><th id="22">22</th><td><u>#	define <dfn class="macro" id="_M/NV04_PFB_DEBUG_0_REFRESH_OFF" data-ref="_M/NV04_PFB_DEBUG_0_REFRESH_OFF">NV04_PFB_DEBUG_0_REFRESH_OFF</dfn>			0x00000010</u></td></tr>
<tr><th id="23">23</th><td><u>#	define <dfn class="macro" id="_M/NV04_PFB_DEBUG_0_REFRESH_COUNTX64" data-ref="_M/NV04_PFB_DEBUG_0_REFRESH_COUNTX64">NV04_PFB_DEBUG_0_REFRESH_COUNTX64</dfn>		0x00003f00</u></td></tr>
<tr><th id="24">24</th><td><u>#	define <dfn class="macro" id="_M/NV04_PFB_DEBUG_0_REFRESH_SLOW_CLK" data-ref="_M/NV04_PFB_DEBUG_0_REFRESH_SLOW_CLK">NV04_PFB_DEBUG_0_REFRESH_SLOW_CLK</dfn>		0x00004000</u></td></tr>
<tr><th id="25">25</th><td><u>#	define <dfn class="macro" id="_M/NV04_PFB_DEBUG_0_SAFE_MODE" data-ref="_M/NV04_PFB_DEBUG_0_SAFE_MODE">NV04_PFB_DEBUG_0_SAFE_MODE</dfn>			0x00008000</u></td></tr>
<tr><th id="26">26</th><td><u>#	define <dfn class="macro" id="_M/NV04_PFB_DEBUG_0_ALOM_ENABLE" data-ref="_M/NV04_PFB_DEBUG_0_ALOM_ENABLE">NV04_PFB_DEBUG_0_ALOM_ENABLE</dfn>			0x00010000</u></td></tr>
<tr><th id="27">27</th><td><u>#	define <dfn class="macro" id="_M/NV04_PFB_DEBUG_0_CASOE" data-ref="_M/NV04_PFB_DEBUG_0_CASOE">NV04_PFB_DEBUG_0_CASOE</dfn>				0x00100000</u></td></tr>
<tr><th id="28">28</th><td><u>#	define <dfn class="macro" id="_M/NV04_PFB_DEBUG_0_CKE_INVERT" data-ref="_M/NV04_PFB_DEBUG_0_CKE_INVERT">NV04_PFB_DEBUG_0_CKE_INVERT</dfn>			0x10000000</u></td></tr>
<tr><th id="29">29</th><td><u>#	define <dfn class="macro" id="_M/NV04_PFB_DEBUG_0_REFINC" data-ref="_M/NV04_PFB_DEBUG_0_REFINC">NV04_PFB_DEBUG_0_REFINC</dfn>				0x20000000</u></td></tr>
<tr><th id="30">30</th><td><u>#	define <dfn class="macro" id="_M/NV04_PFB_DEBUG_0_SAVE_POWER_OFF" data-ref="_M/NV04_PFB_DEBUG_0_SAVE_POWER_OFF">NV04_PFB_DEBUG_0_SAVE_POWER_OFF</dfn>			0x40000000</u></td></tr>
<tr><th id="31">31</th><td><u>#define <dfn class="macro" id="_M/NV04_PFB_CFG0" data-ref="_M/NV04_PFB_CFG0">NV04_PFB_CFG0</dfn>						0x00100200</u></td></tr>
<tr><th id="32">32</th><td><u>#	define <dfn class="macro" id="_M/NV04_PFB_CFG0_SCRAMBLE" data-ref="_M/NV04_PFB_CFG0_SCRAMBLE">NV04_PFB_CFG0_SCRAMBLE</dfn>				0x20000000</u></td></tr>
<tr><th id="33">33</th><td><u>#define <dfn class="macro" id="_M/NV04_PFB_CFG1" data-ref="_M/NV04_PFB_CFG1">NV04_PFB_CFG1</dfn>						0x00100204</u></td></tr>
<tr><th id="34">34</th><td><u>#define <dfn class="macro" id="_M/NV04_PFB_FIFO_DATA" data-ref="_M/NV04_PFB_FIFO_DATA">NV04_PFB_FIFO_DATA</dfn>					0x0010020c</u></td></tr>
<tr><th id="35">35</th><td><u>#	define <dfn class="macro" id="_M/NV10_PFB_FIFO_DATA_RAM_AMOUNT_MB_MASK" data-ref="_M/NV10_PFB_FIFO_DATA_RAM_AMOUNT_MB_MASK">NV10_PFB_FIFO_DATA_RAM_AMOUNT_MB_MASK</dfn>		0xfff00000</u></td></tr>
<tr><th id="36">36</th><td><u>#	define <dfn class="macro" id="_M/NV10_PFB_FIFO_DATA_RAM_AMOUNT_MB_SHIFT" data-ref="_M/NV10_PFB_FIFO_DATA_RAM_AMOUNT_MB_SHIFT">NV10_PFB_FIFO_DATA_RAM_AMOUNT_MB_SHIFT</dfn>		20</u></td></tr>
<tr><th id="37">37</th><td><u>#define <dfn class="macro" id="_M/NV10_PFB_REFCTRL" data-ref="_M/NV10_PFB_REFCTRL">NV10_PFB_REFCTRL</dfn>					0x00100210</u></td></tr>
<tr><th id="38">38</th><td><u>#	define <dfn class="macro" id="_M/NV10_PFB_REFCTRL_VALID_1" data-ref="_M/NV10_PFB_REFCTRL_VALID_1">NV10_PFB_REFCTRL_VALID_1</dfn>				(1 &lt;&lt; 31)</u></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/NV04_PFB_PAD" data-ref="_M/NV04_PFB_PAD">NV04_PFB_PAD</dfn>						0x0010021c</u></td></tr>
<tr><th id="40">40</th><td><u>#	define <dfn class="macro" id="_M/NV04_PFB_PAD_CKE_NORMAL" data-ref="_M/NV04_PFB_PAD_CKE_NORMAL">NV04_PFB_PAD_CKE_NORMAL</dfn>				(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/NV10_PFB_TILE" data-ref="_M/NV10_PFB_TILE">NV10_PFB_TILE</dfn>(i)                              (0x00100240 + (i*16))</u></td></tr>
<tr><th id="42">42</th><td><u>#define <dfn class="macro" id="_M/NV10_PFB_TILE__SIZE" data-ref="_M/NV10_PFB_TILE__SIZE">NV10_PFB_TILE__SIZE</dfn>					8</u></td></tr>
<tr><th id="43">43</th><td><u>#define <dfn class="macro" id="_M/NV10_PFB_TLIMIT" data-ref="_M/NV10_PFB_TLIMIT">NV10_PFB_TLIMIT</dfn>(i)                            (0x00100244 + (i*16))</u></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/NV10_PFB_TSIZE" data-ref="_M/NV10_PFB_TSIZE">NV10_PFB_TSIZE</dfn>(i)                             (0x00100248 + (i*16))</u></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/NV10_PFB_TSTATUS" data-ref="_M/NV10_PFB_TSTATUS">NV10_PFB_TSTATUS</dfn>(i)                           (0x0010024c + (i*16))</u></td></tr>
<tr><th id="46">46</th><td><u>#define <dfn class="macro" id="_M/NV04_PFB_REF" data-ref="_M/NV04_PFB_REF">NV04_PFB_REF</dfn>						0x001002d0</u></td></tr>
<tr><th id="47">47</th><td><u>#	define <dfn class="macro" id="_M/NV04_PFB_REF_CMD_REFRESH" data-ref="_M/NV04_PFB_REF_CMD_REFRESH">NV04_PFB_REF_CMD_REFRESH</dfn>				(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/NV04_PFB_PRE" data-ref="_M/NV04_PFB_PRE">NV04_PFB_PRE</dfn>						0x001002d4</u></td></tr>
<tr><th id="49">49</th><td><u>#	define <dfn class="macro" id="_M/NV04_PFB_PRE_CMD_PRECHARGE" data-ref="_M/NV04_PFB_PRE_CMD_PRECHARGE">NV04_PFB_PRE_CMD_PRECHARGE</dfn>			(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="50">50</th><td><u>#define <dfn class="macro" id="_M/NV20_PFB_ZCOMP" data-ref="_M/NV20_PFB_ZCOMP">NV20_PFB_ZCOMP</dfn>(i)                              (0x00100300 + 4*(i))</u></td></tr>
<tr><th id="51">51</th><td><u>#	define <dfn class="macro" id="_M/NV20_PFB_ZCOMP_MODE_32" data-ref="_M/NV20_PFB_ZCOMP_MODE_32">NV20_PFB_ZCOMP_MODE_32</dfn>				(4 &lt;&lt; 24)</u></td></tr>
<tr><th id="52">52</th><td><u>#	define <dfn class="macro" id="_M/NV20_PFB_ZCOMP_EN" data-ref="_M/NV20_PFB_ZCOMP_EN">NV20_PFB_ZCOMP_EN</dfn>				(1 &lt;&lt; 31)</u></td></tr>
<tr><th id="53">53</th><td><u>#	define <dfn class="macro" id="_M/NV25_PFB_ZCOMP_MODE_16" data-ref="_M/NV25_PFB_ZCOMP_MODE_16">NV25_PFB_ZCOMP_MODE_16</dfn>				(1 &lt;&lt; 20)</u></td></tr>
<tr><th id="54">54</th><td><u>#	define <dfn class="macro" id="_M/NV25_PFB_ZCOMP_MODE_32" data-ref="_M/NV25_PFB_ZCOMP_MODE_32">NV25_PFB_ZCOMP_MODE_32</dfn>				(2 &lt;&lt; 20)</u></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/NV10_PFB_CLOSE_PAGE2" data-ref="_M/NV10_PFB_CLOSE_PAGE2">NV10_PFB_CLOSE_PAGE2</dfn>					0x0010033c</u></td></tr>
<tr><th id="56">56</th><td><u>#define <dfn class="macro" id="_M/NV04_PFB_SCRAMBLE" data-ref="_M/NV04_PFB_SCRAMBLE">NV04_PFB_SCRAMBLE</dfn>(i)                         (0x00100400 + 4 * (i))</u></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/NV40_PFB_TILE" data-ref="_M/NV40_PFB_TILE">NV40_PFB_TILE</dfn>(i)                              (0x00100600 + (i*16))</u></td></tr>
<tr><th id="58">58</th><td><u>#define <dfn class="macro" id="_M/NV40_PFB_TILE__SIZE_0" data-ref="_M/NV40_PFB_TILE__SIZE_0">NV40_PFB_TILE__SIZE_0</dfn>					12</u></td></tr>
<tr><th id="59">59</th><td><u>#define <dfn class="macro" id="_M/NV40_PFB_TILE__SIZE_1" data-ref="_M/NV40_PFB_TILE__SIZE_1">NV40_PFB_TILE__SIZE_1</dfn>					15</u></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/NV40_PFB_TLIMIT" data-ref="_M/NV40_PFB_TLIMIT">NV40_PFB_TLIMIT</dfn>(i)                            (0x00100604 + (i*16))</u></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/NV40_PFB_TSIZE" data-ref="_M/NV40_PFB_TSIZE">NV40_PFB_TSIZE</dfn>(i)                             (0x00100608 + (i*16))</u></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/NV40_PFB_TSTATUS" data-ref="_M/NV40_PFB_TSTATUS">NV40_PFB_TSTATUS</dfn>(i)                           (0x0010060c + (i*16))</u></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/NV40_PFB_UNK_800" data-ref="_M/NV40_PFB_UNK_800">NV40_PFB_UNK_800</dfn>					0x00100800</u></td></tr>
<tr><th id="64">64</th><td></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/NV_PEXTDEV_BOOT_0" data-ref="_M/NV_PEXTDEV_BOOT_0">NV_PEXTDEV_BOOT_0</dfn>					0x00101000</u></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/NV_PEXTDEV_BOOT_0_RAMCFG" data-ref="_M/NV_PEXTDEV_BOOT_0_RAMCFG">NV_PEXTDEV_BOOT_0_RAMCFG</dfn>				0x0000003c</u></td></tr>
<tr><th id="67">67</th><td><u>#	define <dfn class="macro" id="_M/NV_PEXTDEV_BOOT_0_STRAP_FP_IFACE_12BIT" data-ref="_M/NV_PEXTDEV_BOOT_0_STRAP_FP_IFACE_12BIT">NV_PEXTDEV_BOOT_0_STRAP_FP_IFACE_12BIT</dfn>		(8 &lt;&lt; 12)</u></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/NV_PEXTDEV_BOOT_3" data-ref="_M/NV_PEXTDEV_BOOT_3">NV_PEXTDEV_BOOT_3</dfn>					0x0010100c</u></td></tr>
<tr><th id="69">69</th><td></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/NV_RAMIN" data-ref="_M/NV_RAMIN">NV_RAMIN</dfn>                                           0x00700000</u></td></tr>
<tr><th id="71">71</th><td></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/NV_RAMHT_HANDLE_OFFSET" data-ref="_M/NV_RAMHT_HANDLE_OFFSET">NV_RAMHT_HANDLE_OFFSET</dfn>                             0</u></td></tr>
<tr><th id="73">73</th><td><u>#define <dfn class="macro" id="_M/NV_RAMHT_CONTEXT_OFFSET" data-ref="_M/NV_RAMHT_CONTEXT_OFFSET">NV_RAMHT_CONTEXT_OFFSET</dfn>                            4</u></td></tr>
<tr><th id="74">74</th><td><u>#    define <dfn class="macro" id="_M/NV_RAMHT_CONTEXT_VALID" data-ref="_M/NV_RAMHT_CONTEXT_VALID">NV_RAMHT_CONTEXT_VALID</dfn>                         (1&lt;&lt;31)</u></td></tr>
<tr><th id="75">75</th><td><u>#    define <dfn class="macro" id="_M/NV_RAMHT_CONTEXT_CHANNEL_SHIFT" data-ref="_M/NV_RAMHT_CONTEXT_CHANNEL_SHIFT">NV_RAMHT_CONTEXT_CHANNEL_SHIFT</dfn>                 24</u></td></tr>
<tr><th id="76">76</th><td><u>#    define <dfn class="macro" id="_M/NV_RAMHT_CONTEXT_ENGINE_SHIFT" data-ref="_M/NV_RAMHT_CONTEXT_ENGINE_SHIFT">NV_RAMHT_CONTEXT_ENGINE_SHIFT</dfn>                  16</u></td></tr>
<tr><th id="77">77</th><td><u>#        define <dfn class="macro" id="_M/NV_RAMHT_CONTEXT_ENGINE_SW" data-ref="_M/NV_RAMHT_CONTEXT_ENGINE_SW">NV_RAMHT_CONTEXT_ENGINE_SW</dfn>           0</u></td></tr>
<tr><th id="78">78</th><td><u>#        define <dfn class="macro" id="_M/NV_RAMHT_CONTEXT_ENGINE_GRAPHICS" data-ref="_M/NV_RAMHT_CONTEXT_ENGINE_GRAPHICS">NV_RAMHT_CONTEXT_ENGINE_GRAPHICS</dfn>           1</u></td></tr>
<tr><th id="79">79</th><td><u>#    define <dfn class="macro" id="_M/NV_RAMHT_CONTEXT_INSTANCE_SHIFT" data-ref="_M/NV_RAMHT_CONTEXT_INSTANCE_SHIFT">NV_RAMHT_CONTEXT_INSTANCE_SHIFT</dfn>                0</u></td></tr>
<tr><th id="80">80</th><td><u>#    define <dfn class="macro" id="_M/NV40_RAMHT_CONTEXT_CHANNEL_SHIFT" data-ref="_M/NV40_RAMHT_CONTEXT_CHANNEL_SHIFT">NV40_RAMHT_CONTEXT_CHANNEL_SHIFT</dfn>               23</u></td></tr>
<tr><th id="81">81</th><td><u>#    define <dfn class="macro" id="_M/NV40_RAMHT_CONTEXT_ENGINE_SHIFT" data-ref="_M/NV40_RAMHT_CONTEXT_ENGINE_SHIFT">NV40_RAMHT_CONTEXT_ENGINE_SHIFT</dfn>                20</u></td></tr>
<tr><th id="82">82</th><td><u>#    define <dfn class="macro" id="_M/NV40_RAMHT_CONTEXT_INSTANCE_SHIFT" data-ref="_M/NV40_RAMHT_CONTEXT_INSTANCE_SHIFT">NV40_RAMHT_CONTEXT_INSTANCE_SHIFT</dfn>              0</u></td></tr>
<tr><th id="83">83</th><td></td></tr>
<tr><th id="84">84</th><td><i>/* Some object classes we care about in the drm */</i></td></tr>
<tr><th id="85">85</th><td><u>#define <dfn class="macro" id="_M/NV_CLASS_DMA_FROM_MEMORY" data-ref="_M/NV_CLASS_DMA_FROM_MEMORY">NV_CLASS_DMA_FROM_MEMORY</dfn>                           0x00000002</u></td></tr>
<tr><th id="86">86</th><td><u>#define <dfn class="macro" id="_M/NV_CLASS_DMA_TO_MEMORY" data-ref="_M/NV_CLASS_DMA_TO_MEMORY">NV_CLASS_DMA_TO_MEMORY</dfn>                             0x00000003</u></td></tr>
<tr><th id="87">87</th><td><u>#define <dfn class="macro" id="_M/NV_CLASS_NULL" data-ref="_M/NV_CLASS_NULL">NV_CLASS_NULL</dfn>                                      0x00000030</u></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/NV_CLASS_DMA_IN_MEMORY" data-ref="_M/NV_CLASS_DMA_IN_MEMORY">NV_CLASS_DMA_IN_MEMORY</dfn>                             0x0000003D</u></td></tr>
<tr><th id="89">89</th><td></td></tr>
<tr><th id="90">90</th><td><u>#define <dfn class="macro" id="_M/NV03_USER" data-ref="_M/NV03_USER">NV03_USER</dfn>(i)                             (0x00800000+(i*NV03_USER_SIZE))</u></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/NV03_USER__SIZE" data-ref="_M/NV03_USER__SIZE">NV03_USER__SIZE</dfn>                                                       16</u></td></tr>
<tr><th id="92">92</th><td><u>#define <dfn class="macro" id="_M/NV10_USER__SIZE" data-ref="_M/NV10_USER__SIZE">NV10_USER__SIZE</dfn>                                                       32</u></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/NV03_USER_SIZE" data-ref="_M/NV03_USER_SIZE">NV03_USER_SIZE</dfn>                                                0x00010000</u></td></tr>
<tr><th id="94">94</th><td><u>#define <dfn class="macro" id="_M/NV03_USER_DMA_PUT" data-ref="_M/NV03_USER_DMA_PUT">NV03_USER_DMA_PUT</dfn>(i)                     (0x00800040+(i*NV03_USER_SIZE))</u></td></tr>
<tr><th id="95">95</th><td><u>#define <dfn class="macro" id="_M/NV03_USER_DMA_PUT__SIZE" data-ref="_M/NV03_USER_DMA_PUT__SIZE">NV03_USER_DMA_PUT__SIZE</dfn>                                               16</u></td></tr>
<tr><th id="96">96</th><td><u>#define <dfn class="macro" id="_M/NV10_USER_DMA_PUT__SIZE" data-ref="_M/NV10_USER_DMA_PUT__SIZE">NV10_USER_DMA_PUT__SIZE</dfn>                                               32</u></td></tr>
<tr><th id="97">97</th><td><u>#define <dfn class="macro" id="_M/NV03_USER_DMA_GET" data-ref="_M/NV03_USER_DMA_GET">NV03_USER_DMA_GET</dfn>(i)                     (0x00800044+(i*NV03_USER_SIZE))</u></td></tr>
<tr><th id="98">98</th><td><u>#define <dfn class="macro" id="_M/NV03_USER_DMA_GET__SIZE" data-ref="_M/NV03_USER_DMA_GET__SIZE">NV03_USER_DMA_GET__SIZE</dfn>                                               16</u></td></tr>
<tr><th id="99">99</th><td><u>#define <dfn class="macro" id="_M/NV10_USER_DMA_GET__SIZE" data-ref="_M/NV10_USER_DMA_GET__SIZE">NV10_USER_DMA_GET__SIZE</dfn>                                               32</u></td></tr>
<tr><th id="100">100</th><td><u>#define <dfn class="macro" id="_M/NV03_USER_REF_CNT" data-ref="_M/NV03_USER_REF_CNT">NV03_USER_REF_CNT</dfn>(i)                     (0x00800048+(i*NV03_USER_SIZE))</u></td></tr>
<tr><th id="101">101</th><td><u>#define <dfn class="macro" id="_M/NV03_USER_REF_CNT__SIZE" data-ref="_M/NV03_USER_REF_CNT__SIZE">NV03_USER_REF_CNT__SIZE</dfn>                                               16</u></td></tr>
<tr><th id="102">102</th><td><u>#define <dfn class="macro" id="_M/NV10_USER_REF_CNT__SIZE" data-ref="_M/NV10_USER_REF_CNT__SIZE">NV10_USER_REF_CNT__SIZE</dfn>                                               32</u></td></tr>
<tr><th id="103">103</th><td></td></tr>
<tr><th id="104">104</th><td><u>#define <dfn class="macro" id="_M/NV40_USER" data-ref="_M/NV40_USER">NV40_USER</dfn>(i)                             (0x00c00000+(i*NV40_USER_SIZE))</u></td></tr>
<tr><th id="105">105</th><td><u>#define <dfn class="macro" id="_M/NV40_USER_SIZE" data-ref="_M/NV40_USER_SIZE">NV40_USER_SIZE</dfn>                                                0x00001000</u></td></tr>
<tr><th id="106">106</th><td><u>#define <dfn class="macro" id="_M/NV40_USER_DMA_PUT" data-ref="_M/NV40_USER_DMA_PUT">NV40_USER_DMA_PUT</dfn>(i)                     (0x00c00040+(i*NV40_USER_SIZE))</u></td></tr>
<tr><th id="107">107</th><td><u>#define <dfn class="macro" id="_M/NV40_USER_DMA_PUT__SIZE" data-ref="_M/NV40_USER_DMA_PUT__SIZE">NV40_USER_DMA_PUT__SIZE</dfn>                                               32</u></td></tr>
<tr><th id="108">108</th><td><u>#define <dfn class="macro" id="_M/NV40_USER_DMA_GET" data-ref="_M/NV40_USER_DMA_GET">NV40_USER_DMA_GET</dfn>(i)                     (0x00c00044+(i*NV40_USER_SIZE))</u></td></tr>
<tr><th id="109">109</th><td><u>#define <dfn class="macro" id="_M/NV40_USER_DMA_GET__SIZE" data-ref="_M/NV40_USER_DMA_GET__SIZE">NV40_USER_DMA_GET__SIZE</dfn>                                               32</u></td></tr>
<tr><th id="110">110</th><td><u>#define <dfn class="macro" id="_M/NV40_USER_REF_CNT" data-ref="_M/NV40_USER_REF_CNT">NV40_USER_REF_CNT</dfn>(i)                     (0x00c00048+(i*NV40_USER_SIZE))</u></td></tr>
<tr><th id="111">111</th><td><u>#define <dfn class="macro" id="_M/NV40_USER_REF_CNT__SIZE" data-ref="_M/NV40_USER_REF_CNT__SIZE">NV40_USER_REF_CNT__SIZE</dfn>                                               32</u></td></tr>
<tr><th id="112">112</th><td></td></tr>
<tr><th id="113">113</th><td><u>#define <dfn class="macro" id="_M/NV50_USER" data-ref="_M/NV50_USER">NV50_USER</dfn>(i)                             (0x00c00000+(i*NV50_USER_SIZE))</u></td></tr>
<tr><th id="114">114</th><td><u>#define <dfn class="macro" id="_M/NV50_USER_SIZE" data-ref="_M/NV50_USER_SIZE">NV50_USER_SIZE</dfn>                                                0x00002000</u></td></tr>
<tr><th id="115">115</th><td><u>#define <dfn class="macro" id="_M/NV50_USER_DMA_PUT" data-ref="_M/NV50_USER_DMA_PUT">NV50_USER_DMA_PUT</dfn>(i)                     (0x00c00040+(i*NV50_USER_SIZE))</u></td></tr>
<tr><th id="116">116</th><td><u>#define <dfn class="macro" id="_M/NV50_USER_DMA_PUT__SIZE" data-ref="_M/NV50_USER_DMA_PUT__SIZE">NV50_USER_DMA_PUT__SIZE</dfn>                                              128</u></td></tr>
<tr><th id="117">117</th><td><u>#define <dfn class="macro" id="_M/NV50_USER_DMA_GET" data-ref="_M/NV50_USER_DMA_GET">NV50_USER_DMA_GET</dfn>(i)                     (0x00c00044+(i*NV50_USER_SIZE))</u></td></tr>
<tr><th id="118">118</th><td><u>#define <dfn class="macro" id="_M/NV50_USER_DMA_GET__SIZE" data-ref="_M/NV50_USER_DMA_GET__SIZE">NV50_USER_DMA_GET__SIZE</dfn>                                              128</u></td></tr>
<tr><th id="119">119</th><td><u>#define <dfn class="macro" id="_M/NV50_USER_REF_CNT" data-ref="_M/NV50_USER_REF_CNT">NV50_USER_REF_CNT</dfn>(i)                     (0x00c00048+(i*NV50_USER_SIZE))</u></td></tr>
<tr><th id="120">120</th><td><u>#define <dfn class="macro" id="_M/NV50_USER_REF_CNT__SIZE" data-ref="_M/NV50_USER_REF_CNT__SIZE">NV50_USER_REF_CNT__SIZE</dfn>                                              128</u></td></tr>
<tr><th id="121">121</th><td></td></tr>
<tr><th id="122">122</th><td><u>#define <dfn class="macro" id="_M/NV03_FIFO_SIZE" data-ref="_M/NV03_FIFO_SIZE">NV03_FIFO_SIZE</dfn>                                     0x8000UL</u></td></tr>
<tr><th id="123">123</th><td></td></tr>
<tr><th id="124">124</th><td><u>#define <dfn class="macro" id="_M/NV03_PMC_BOOT_0" data-ref="_M/NV03_PMC_BOOT_0">NV03_PMC_BOOT_0</dfn>                                    0x00000000</u></td></tr>
<tr><th id="125">125</th><td><u>#define <dfn class="macro" id="_M/NV03_PMC_BOOT_1" data-ref="_M/NV03_PMC_BOOT_1">NV03_PMC_BOOT_1</dfn>                                    0x00000004</u></td></tr>
<tr><th id="126">126</th><td><u>#define <dfn class="macro" id="_M/NV03_PMC_INTR_0" data-ref="_M/NV03_PMC_INTR_0">NV03_PMC_INTR_0</dfn>                                    0x00000100</u></td></tr>
<tr><th id="127">127</th><td><u>#    define <dfn class="macro" id="_M/NV_PMC_INTR_0_PFIFO_PENDING" data-ref="_M/NV_PMC_INTR_0_PFIFO_PENDING">NV_PMC_INTR_0_PFIFO_PENDING</dfn>                        (1&lt;&lt;8)</u></td></tr>
<tr><th id="128">128</th><td><u>#    define <dfn class="macro" id="_M/NV_PMC_INTR_0_PGRAPH_PENDING" data-ref="_M/NV_PMC_INTR_0_PGRAPH_PENDING">NV_PMC_INTR_0_PGRAPH_PENDING</dfn>                      (1&lt;&lt;12)</u></td></tr>
<tr><th id="129">129</th><td><u>#    define <dfn class="macro" id="_M/NV_PMC_INTR_0_NV50_I2C_PENDING" data-ref="_M/NV_PMC_INTR_0_NV50_I2C_PENDING">NV_PMC_INTR_0_NV50_I2C_PENDING</dfn>                    (1&lt;&lt;21)</u></td></tr>
<tr><th id="130">130</th><td><u>#    define <dfn class="macro" id="_M/NV_PMC_INTR_0_CRTC0_PENDING" data-ref="_M/NV_PMC_INTR_0_CRTC0_PENDING">NV_PMC_INTR_0_CRTC0_PENDING</dfn>                       (1&lt;&lt;24)</u></td></tr>
<tr><th id="131">131</th><td><u>#    define <dfn class="macro" id="_M/NV_PMC_INTR_0_CRTC1_PENDING" data-ref="_M/NV_PMC_INTR_0_CRTC1_PENDING">NV_PMC_INTR_0_CRTC1_PENDING</dfn>                       (1&lt;&lt;25)</u></td></tr>
<tr><th id="132">132</th><td><u>#    define <dfn class="macro" id="_M/NV_PMC_INTR_0_NV50_DISPLAY_PENDING" data-ref="_M/NV_PMC_INTR_0_NV50_DISPLAY_PENDING">NV_PMC_INTR_0_NV50_DISPLAY_PENDING</dfn>                (1&lt;&lt;26)</u></td></tr>
<tr><th id="133">133</th><td><u>#    define <dfn class="macro" id="_M/NV_PMC_INTR_0_CRTCn_PENDING" data-ref="_M/NV_PMC_INTR_0_CRTCn_PENDING">NV_PMC_INTR_0_CRTCn_PENDING</dfn>                       (3&lt;&lt;24)</u></td></tr>
<tr><th id="134">134</th><td><u>#define <dfn class="macro" id="_M/NV03_PMC_INTR_EN_0" data-ref="_M/NV03_PMC_INTR_EN_0">NV03_PMC_INTR_EN_0</dfn>                                 0x00000140</u></td></tr>
<tr><th id="135">135</th><td><u>#    define <dfn class="macro" id="_M/NV_PMC_INTR_EN_0_MASTER_ENABLE" data-ref="_M/NV_PMC_INTR_EN_0_MASTER_ENABLE">NV_PMC_INTR_EN_0_MASTER_ENABLE</dfn>                     (1&lt;&lt;0)</u></td></tr>
<tr><th id="136">136</th><td><u>#define <dfn class="macro" id="_M/NV03_PMC_ENABLE" data-ref="_M/NV03_PMC_ENABLE">NV03_PMC_ENABLE</dfn>                                    0x00000200</u></td></tr>
<tr><th id="137">137</th><td><u>#    define <dfn class="macro" id="_M/NV_PMC_ENABLE_PFIFO" data-ref="_M/NV_PMC_ENABLE_PFIFO">NV_PMC_ENABLE_PFIFO</dfn>                                (1&lt;&lt;8)</u></td></tr>
<tr><th id="138">138</th><td><u>#    define <dfn class="macro" id="_M/NV_PMC_ENABLE_PGRAPH" data-ref="_M/NV_PMC_ENABLE_PGRAPH">NV_PMC_ENABLE_PGRAPH</dfn>                              (1&lt;&lt;12)</u></td></tr>
<tr><th id="139">139</th><td><i>/* Disabling the below bit breaks newer (G7X only?) mobile chipsets,</i></td></tr>
<tr><th id="140">140</th><td><i> * the card will hang early on in the X init process.</i></td></tr>
<tr><th id="141">141</th><td><i> */</i></td></tr>
<tr><th id="142">142</th><td><u>#    define <dfn class="macro" id="_M/NV_PMC_ENABLE_UNK13" data-ref="_M/NV_PMC_ENABLE_UNK13">NV_PMC_ENABLE_UNK13</dfn>                               (1&lt;&lt;13)</u></td></tr>
<tr><th id="143">143</th><td><u>#define <dfn class="macro" id="_M/NV40_PMC_GRAPH_UNITS" data-ref="_M/NV40_PMC_GRAPH_UNITS">NV40_PMC_GRAPH_UNITS</dfn>				   0x00001540</u></td></tr>
<tr><th id="144">144</th><td><u>#define <dfn class="macro" id="_M/NV40_PMC_BACKLIGHT" data-ref="_M/NV40_PMC_BACKLIGHT">NV40_PMC_BACKLIGHT</dfn>				   0x000015f0</u></td></tr>
<tr><th id="145">145</th><td><u>#	define <dfn class="macro" id="_M/NV40_PMC_BACKLIGHT_MASK" data-ref="_M/NV40_PMC_BACKLIGHT_MASK">NV40_PMC_BACKLIGHT_MASK</dfn>			   0x001f0000</u></td></tr>
<tr><th id="146">146</th><td><u>#define <dfn class="macro" id="_M/NV40_PMC_1700" data-ref="_M/NV40_PMC_1700">NV40_PMC_1700</dfn>                                      0x00001700</u></td></tr>
<tr><th id="147">147</th><td><u>#define <dfn class="macro" id="_M/NV40_PMC_1704" data-ref="_M/NV40_PMC_1704">NV40_PMC_1704</dfn>                                      0x00001704</u></td></tr>
<tr><th id="148">148</th><td><u>#define <dfn class="macro" id="_M/NV40_PMC_1708" data-ref="_M/NV40_PMC_1708">NV40_PMC_1708</dfn>                                      0x00001708</u></td></tr>
<tr><th id="149">149</th><td><u>#define <dfn class="macro" id="_M/NV40_PMC_170C" data-ref="_M/NV40_PMC_170C">NV40_PMC_170C</dfn>                                      0x0000170C</u></td></tr>
<tr><th id="150">150</th><td></td></tr>
<tr><th id="151">151</th><td><i>/* probably PMC ? */</i></td></tr>
<tr><th id="152">152</th><td><u>#define <dfn class="macro" id="_M/NV50_PUNK_BAR0_PRAMIN" data-ref="_M/NV50_PUNK_BAR0_PRAMIN">NV50_PUNK_BAR0_PRAMIN</dfn>                              0x00001700</u></td></tr>
<tr><th id="153">153</th><td><u>#define <dfn class="macro" id="_M/NV50_PUNK_BAR_CFG_BASE" data-ref="_M/NV50_PUNK_BAR_CFG_BASE">NV50_PUNK_BAR_CFG_BASE</dfn>                             0x00001704</u></td></tr>
<tr><th id="154">154</th><td><u>#define <dfn class="macro" id="_M/NV50_PUNK_BAR_CFG_BASE_VALID" data-ref="_M/NV50_PUNK_BAR_CFG_BASE_VALID">NV50_PUNK_BAR_CFG_BASE_VALID</dfn>                          (1&lt;&lt;30)</u></td></tr>
<tr><th id="155">155</th><td><u>#define <dfn class="macro" id="_M/NV50_PUNK_BAR1_CTXDMA" data-ref="_M/NV50_PUNK_BAR1_CTXDMA">NV50_PUNK_BAR1_CTXDMA</dfn>                              0x00001708</u></td></tr>
<tr><th id="156">156</th><td><u>#define <dfn class="macro" id="_M/NV50_PUNK_BAR1_CTXDMA_VALID" data-ref="_M/NV50_PUNK_BAR1_CTXDMA_VALID">NV50_PUNK_BAR1_CTXDMA_VALID</dfn>                           (1&lt;&lt;31)</u></td></tr>
<tr><th id="157">157</th><td><u>#define <dfn class="macro" id="_M/NV50_PUNK_BAR3_CTXDMA" data-ref="_M/NV50_PUNK_BAR3_CTXDMA">NV50_PUNK_BAR3_CTXDMA</dfn>                              0x0000170C</u></td></tr>
<tr><th id="158">158</th><td><u>#define <dfn class="macro" id="_M/NV50_PUNK_BAR3_CTXDMA_VALID" data-ref="_M/NV50_PUNK_BAR3_CTXDMA_VALID">NV50_PUNK_BAR3_CTXDMA_VALID</dfn>                           (1&lt;&lt;31)</u></td></tr>
<tr><th id="159">159</th><td><u>#define <dfn class="macro" id="_M/NV50_PUNK_UNK1710" data-ref="_M/NV50_PUNK_UNK1710">NV50_PUNK_UNK1710</dfn>                                  0x00001710</u></td></tr>
<tr><th id="160">160</th><td></td></tr>
<tr><th id="161">161</th><td><u>#define <dfn class="macro" id="_M/NV04_PBUS_PCI_NV_1" data-ref="_M/NV04_PBUS_PCI_NV_1">NV04_PBUS_PCI_NV_1</dfn>                                 0x00001804</u></td></tr>
<tr><th id="162">162</th><td><u>#define <dfn class="macro" id="_M/NV04_PBUS_PCI_NV_19" data-ref="_M/NV04_PBUS_PCI_NV_19">NV04_PBUS_PCI_NV_19</dfn>                                0x0000184C</u></td></tr>
<tr><th id="163">163</th><td><u>#define <dfn class="macro" id="_M/NV04_PBUS_PCI_NV_20" data-ref="_M/NV04_PBUS_PCI_NV_20">NV04_PBUS_PCI_NV_20</dfn>				0x00001850</u></td></tr>
<tr><th id="164">164</th><td><u>#	define <dfn class="macro" id="_M/NV04_PBUS_PCI_NV_20_ROM_SHADOW_DISABLED" data-ref="_M/NV04_PBUS_PCI_NV_20_ROM_SHADOW_DISABLED">NV04_PBUS_PCI_NV_20_ROM_SHADOW_DISABLED</dfn>		(0 &lt;&lt; 0)</u></td></tr>
<tr><th id="165">165</th><td><u>#	define <dfn class="macro" id="_M/NV04_PBUS_PCI_NV_20_ROM_SHADOW_ENABLED" data-ref="_M/NV04_PBUS_PCI_NV_20_ROM_SHADOW_ENABLED">NV04_PBUS_PCI_NV_20_ROM_SHADOW_ENABLED</dfn>		(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="166">166</th><td></td></tr>
<tr><th id="167">167</th><td><u>#define <dfn class="macro" id="_M/NV04_PTIMER_INTR_0" data-ref="_M/NV04_PTIMER_INTR_0">NV04_PTIMER_INTR_0</dfn>                                 0x00009100</u></td></tr>
<tr><th id="168">168</th><td><u>#define <dfn class="macro" id="_M/NV04_PTIMER_INTR_EN_0" data-ref="_M/NV04_PTIMER_INTR_EN_0">NV04_PTIMER_INTR_EN_0</dfn>                              0x00009140</u></td></tr>
<tr><th id="169">169</th><td><u>#define <dfn class="macro" id="_M/NV04_PTIMER_NUMERATOR" data-ref="_M/NV04_PTIMER_NUMERATOR">NV04_PTIMER_NUMERATOR</dfn>                              0x00009200</u></td></tr>
<tr><th id="170">170</th><td><u>#define <dfn class="macro" id="_M/NV04_PTIMER_DENOMINATOR" data-ref="_M/NV04_PTIMER_DENOMINATOR">NV04_PTIMER_DENOMINATOR</dfn>                            0x00009210</u></td></tr>
<tr><th id="171">171</th><td><u>#define <dfn class="macro" id="_M/NV04_PTIMER_TIME_0" data-ref="_M/NV04_PTIMER_TIME_0">NV04_PTIMER_TIME_0</dfn>                                 0x00009400</u></td></tr>
<tr><th id="172">172</th><td><u>#define <dfn class="macro" id="_M/NV04_PTIMER_TIME_1" data-ref="_M/NV04_PTIMER_TIME_1">NV04_PTIMER_TIME_1</dfn>                                 0x00009410</u></td></tr>
<tr><th id="173">173</th><td><u>#define <dfn class="macro" id="_M/NV04_PTIMER_ALARM_0" data-ref="_M/NV04_PTIMER_ALARM_0">NV04_PTIMER_ALARM_0</dfn>                                0x00009420</u></td></tr>
<tr><th id="174">174</th><td></td></tr>
<tr><th id="175">175</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_DEBUG_0" data-ref="_M/NV04_PGRAPH_DEBUG_0">NV04_PGRAPH_DEBUG_0</dfn>                                0x00400080</u></td></tr>
<tr><th id="176">176</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_DEBUG_1" data-ref="_M/NV04_PGRAPH_DEBUG_1">NV04_PGRAPH_DEBUG_1</dfn>                                0x00400084</u></td></tr>
<tr><th id="177">177</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_DEBUG_2" data-ref="_M/NV04_PGRAPH_DEBUG_2">NV04_PGRAPH_DEBUG_2</dfn>                                0x00400088</u></td></tr>
<tr><th id="178">178</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_DEBUG_3" data-ref="_M/NV04_PGRAPH_DEBUG_3">NV04_PGRAPH_DEBUG_3</dfn>                                0x0040008c</u></td></tr>
<tr><th id="179">179</th><td><u>#define <dfn class="macro" id="_M/NV10_PGRAPH_DEBUG_4" data-ref="_M/NV10_PGRAPH_DEBUG_4">NV10_PGRAPH_DEBUG_4</dfn>                                0x00400090</u></td></tr>
<tr><th id="180">180</th><td><u>#define <dfn class="macro" id="_M/NV03_PGRAPH_INTR" data-ref="_M/NV03_PGRAPH_INTR">NV03_PGRAPH_INTR</dfn>                                   0x00400100</u></td></tr>
<tr><th id="181">181</th><td><u>#define <dfn class="macro" id="_M/NV03_PGRAPH_NSTATUS" data-ref="_M/NV03_PGRAPH_NSTATUS">NV03_PGRAPH_NSTATUS</dfn>                                0x00400104</u></td></tr>
<tr><th id="182">182</th><td><u>#    define <dfn class="macro" id="_M/NV04_PGRAPH_NSTATUS_STATE_IN_USE" data-ref="_M/NV04_PGRAPH_NSTATUS_STATE_IN_USE">NV04_PGRAPH_NSTATUS_STATE_IN_USE</dfn>                  (1&lt;&lt;11)</u></td></tr>
<tr><th id="183">183</th><td><u>#    define <dfn class="macro" id="_M/NV04_PGRAPH_NSTATUS_INVALID_STATE" data-ref="_M/NV04_PGRAPH_NSTATUS_INVALID_STATE">NV04_PGRAPH_NSTATUS_INVALID_STATE</dfn>                 (1&lt;&lt;12)</u></td></tr>
<tr><th id="184">184</th><td><u>#    define <dfn class="macro" id="_M/NV04_PGRAPH_NSTATUS_BAD_ARGUMENT" data-ref="_M/NV04_PGRAPH_NSTATUS_BAD_ARGUMENT">NV04_PGRAPH_NSTATUS_BAD_ARGUMENT</dfn>                  (1&lt;&lt;13)</u></td></tr>
<tr><th id="185">185</th><td><u>#    define <dfn class="macro" id="_M/NV04_PGRAPH_NSTATUS_PROTECTION_FAULT" data-ref="_M/NV04_PGRAPH_NSTATUS_PROTECTION_FAULT">NV04_PGRAPH_NSTATUS_PROTECTION_FAULT</dfn>              (1&lt;&lt;14)</u></td></tr>
<tr><th id="186">186</th><td><u>#    define <dfn class="macro" id="_M/NV10_PGRAPH_NSTATUS_STATE_IN_USE" data-ref="_M/NV10_PGRAPH_NSTATUS_STATE_IN_USE">NV10_PGRAPH_NSTATUS_STATE_IN_USE</dfn>                  (1&lt;&lt;23)</u></td></tr>
<tr><th id="187">187</th><td><u>#    define <dfn class="macro" id="_M/NV10_PGRAPH_NSTATUS_INVALID_STATE" data-ref="_M/NV10_PGRAPH_NSTATUS_INVALID_STATE">NV10_PGRAPH_NSTATUS_INVALID_STATE</dfn>                 (1&lt;&lt;24)</u></td></tr>
<tr><th id="188">188</th><td><u>#    define <dfn class="macro" id="_M/NV10_PGRAPH_NSTATUS_BAD_ARGUMENT" data-ref="_M/NV10_PGRAPH_NSTATUS_BAD_ARGUMENT">NV10_PGRAPH_NSTATUS_BAD_ARGUMENT</dfn>                  (1&lt;&lt;25)</u></td></tr>
<tr><th id="189">189</th><td><u>#    define <dfn class="macro" id="_M/NV10_PGRAPH_NSTATUS_PROTECTION_FAULT" data-ref="_M/NV10_PGRAPH_NSTATUS_PROTECTION_FAULT">NV10_PGRAPH_NSTATUS_PROTECTION_FAULT</dfn>              (1&lt;&lt;26)</u></td></tr>
<tr><th id="190">190</th><td><u>#define <dfn class="macro" id="_M/NV03_PGRAPH_NSOURCE" data-ref="_M/NV03_PGRAPH_NSOURCE">NV03_PGRAPH_NSOURCE</dfn>                                0x00400108</u></td></tr>
<tr><th id="191">191</th><td><u>#    define <dfn class="macro" id="_M/NV03_PGRAPH_NSOURCE_NOTIFICATION" data-ref="_M/NV03_PGRAPH_NSOURCE_NOTIFICATION">NV03_PGRAPH_NSOURCE_NOTIFICATION</dfn>                   (1&lt;&lt;0)</u></td></tr>
<tr><th id="192">192</th><td><u>#    define <dfn class="macro" id="_M/NV03_PGRAPH_NSOURCE_DATA_ERROR" data-ref="_M/NV03_PGRAPH_NSOURCE_DATA_ERROR">NV03_PGRAPH_NSOURCE_DATA_ERROR</dfn>                     (1&lt;&lt;1)</u></td></tr>
<tr><th id="193">193</th><td><u>#    define <dfn class="macro" id="_M/NV03_PGRAPH_NSOURCE_PROTECTION_ERROR" data-ref="_M/NV03_PGRAPH_NSOURCE_PROTECTION_ERROR">NV03_PGRAPH_NSOURCE_PROTECTION_ERROR</dfn>               (1&lt;&lt;2)</u></td></tr>
<tr><th id="194">194</th><td><u>#    define <dfn class="macro" id="_M/NV03_PGRAPH_NSOURCE_RANGE_EXCEPTION" data-ref="_M/NV03_PGRAPH_NSOURCE_RANGE_EXCEPTION">NV03_PGRAPH_NSOURCE_RANGE_EXCEPTION</dfn>                (1&lt;&lt;3)</u></td></tr>
<tr><th id="195">195</th><td><u>#    define <dfn class="macro" id="_M/NV03_PGRAPH_NSOURCE_LIMIT_COLOR" data-ref="_M/NV03_PGRAPH_NSOURCE_LIMIT_COLOR">NV03_PGRAPH_NSOURCE_LIMIT_COLOR</dfn>                    (1&lt;&lt;4)</u></td></tr>
<tr><th id="196">196</th><td><u>#    define <dfn class="macro" id="_M/NV03_PGRAPH_NSOURCE_LIMIT_ZETA" data-ref="_M/NV03_PGRAPH_NSOURCE_LIMIT_ZETA">NV03_PGRAPH_NSOURCE_LIMIT_ZETA</dfn>                     (1&lt;&lt;5)</u></td></tr>
<tr><th id="197">197</th><td><u>#    define <dfn class="macro" id="_M/NV03_PGRAPH_NSOURCE_ILLEGAL_MTHD" data-ref="_M/NV03_PGRAPH_NSOURCE_ILLEGAL_MTHD">NV03_PGRAPH_NSOURCE_ILLEGAL_MTHD</dfn>                   (1&lt;&lt;6)</u></td></tr>
<tr><th id="198">198</th><td><u>#    define <dfn class="macro" id="_M/NV03_PGRAPH_NSOURCE_DMA_R_PROTECTION" data-ref="_M/NV03_PGRAPH_NSOURCE_DMA_R_PROTECTION">NV03_PGRAPH_NSOURCE_DMA_R_PROTECTION</dfn>               (1&lt;&lt;7)</u></td></tr>
<tr><th id="199">199</th><td><u>#    define <dfn class="macro" id="_M/NV03_PGRAPH_NSOURCE_DMA_W_PROTECTION" data-ref="_M/NV03_PGRAPH_NSOURCE_DMA_W_PROTECTION">NV03_PGRAPH_NSOURCE_DMA_W_PROTECTION</dfn>               (1&lt;&lt;8)</u></td></tr>
<tr><th id="200">200</th><td><u>#    define <dfn class="macro" id="_M/NV03_PGRAPH_NSOURCE_FORMAT_EXCEPTION" data-ref="_M/NV03_PGRAPH_NSOURCE_FORMAT_EXCEPTION">NV03_PGRAPH_NSOURCE_FORMAT_EXCEPTION</dfn>               (1&lt;&lt;9)</u></td></tr>
<tr><th id="201">201</th><td><u>#    define <dfn class="macro" id="_M/NV03_PGRAPH_NSOURCE_PATCH_EXCEPTION" data-ref="_M/NV03_PGRAPH_NSOURCE_PATCH_EXCEPTION">NV03_PGRAPH_NSOURCE_PATCH_EXCEPTION</dfn>               (1&lt;&lt;10)</u></td></tr>
<tr><th id="202">202</th><td><u>#    define <dfn class="macro" id="_M/NV03_PGRAPH_NSOURCE_STATE_INVALID" data-ref="_M/NV03_PGRAPH_NSOURCE_STATE_INVALID">NV03_PGRAPH_NSOURCE_STATE_INVALID</dfn>                 (1&lt;&lt;11)</u></td></tr>
<tr><th id="203">203</th><td><u>#    define <dfn class="macro" id="_M/NV03_PGRAPH_NSOURCE_DOUBLE_NOTIFY" data-ref="_M/NV03_PGRAPH_NSOURCE_DOUBLE_NOTIFY">NV03_PGRAPH_NSOURCE_DOUBLE_NOTIFY</dfn>                 (1&lt;&lt;12)</u></td></tr>
<tr><th id="204">204</th><td><u>#    define <dfn class="macro" id="_M/NV03_PGRAPH_NSOURCE_NOTIFY_IN_USE" data-ref="_M/NV03_PGRAPH_NSOURCE_NOTIFY_IN_USE">NV03_PGRAPH_NSOURCE_NOTIFY_IN_USE</dfn>                 (1&lt;&lt;13)</u></td></tr>
<tr><th id="205">205</th><td><u>#    define <dfn class="macro" id="_M/NV03_PGRAPH_NSOURCE_METHOD_CNT" data-ref="_M/NV03_PGRAPH_NSOURCE_METHOD_CNT">NV03_PGRAPH_NSOURCE_METHOD_CNT</dfn>                    (1&lt;&lt;14)</u></td></tr>
<tr><th id="206">206</th><td><u>#    define <dfn class="macro" id="_M/NV03_PGRAPH_NSOURCE_BFR_NOTIFICATION" data-ref="_M/NV03_PGRAPH_NSOURCE_BFR_NOTIFICATION">NV03_PGRAPH_NSOURCE_BFR_NOTIFICATION</dfn>              (1&lt;&lt;15)</u></td></tr>
<tr><th id="207">207</th><td><u>#    define <dfn class="macro" id="_M/NV03_PGRAPH_NSOURCE_DMA_VTX_PROTECTION" data-ref="_M/NV03_PGRAPH_NSOURCE_DMA_VTX_PROTECTION">NV03_PGRAPH_NSOURCE_DMA_VTX_PROTECTION</dfn>            (1&lt;&lt;16)</u></td></tr>
<tr><th id="208">208</th><td><u>#    define <dfn class="macro" id="_M/NV03_PGRAPH_NSOURCE_DMA_WIDTH_A" data-ref="_M/NV03_PGRAPH_NSOURCE_DMA_WIDTH_A">NV03_PGRAPH_NSOURCE_DMA_WIDTH_A</dfn>                   (1&lt;&lt;17)</u></td></tr>
<tr><th id="209">209</th><td><u>#    define <dfn class="macro" id="_M/NV03_PGRAPH_NSOURCE_DMA_WIDTH_B" data-ref="_M/NV03_PGRAPH_NSOURCE_DMA_WIDTH_B">NV03_PGRAPH_NSOURCE_DMA_WIDTH_B</dfn>                   (1&lt;&lt;18)</u></td></tr>
<tr><th id="210">210</th><td><u>#define <dfn class="macro" id="_M/NV03_PGRAPH_INTR_EN" data-ref="_M/NV03_PGRAPH_INTR_EN">NV03_PGRAPH_INTR_EN</dfn>                                0x00400140</u></td></tr>
<tr><th id="211">211</th><td><u>#define <dfn class="macro" id="_M/NV40_PGRAPH_INTR_EN" data-ref="_M/NV40_PGRAPH_INTR_EN">NV40_PGRAPH_INTR_EN</dfn>                                0x0040013C</u></td></tr>
<tr><th id="212">212</th><td><u>#    define <dfn class="macro" id="_M/NV_PGRAPH_INTR_NOTIFY" data-ref="_M/NV_PGRAPH_INTR_NOTIFY">NV_PGRAPH_INTR_NOTIFY</dfn>                              (1&lt;&lt;0)</u></td></tr>
<tr><th id="213">213</th><td><u>#    define <dfn class="macro" id="_M/NV_PGRAPH_INTR_MISSING_HW" data-ref="_M/NV_PGRAPH_INTR_MISSING_HW">NV_PGRAPH_INTR_MISSING_HW</dfn>                          (1&lt;&lt;4)</u></td></tr>
<tr><th id="214">214</th><td><u>#    define <dfn class="macro" id="_M/NV_PGRAPH_INTR_CONTEXT_SWITCH" data-ref="_M/NV_PGRAPH_INTR_CONTEXT_SWITCH">NV_PGRAPH_INTR_CONTEXT_SWITCH</dfn>                     (1&lt;&lt;12)</u></td></tr>
<tr><th id="215">215</th><td><u>#    define <dfn class="macro" id="_M/NV_PGRAPH_INTR_BUFFER_NOTIFY" data-ref="_M/NV_PGRAPH_INTR_BUFFER_NOTIFY">NV_PGRAPH_INTR_BUFFER_NOTIFY</dfn>                      (1&lt;&lt;16)</u></td></tr>
<tr><th id="216">216</th><td><u>#    define <dfn class="macro" id="_M/NV_PGRAPH_INTR_ERROR" data-ref="_M/NV_PGRAPH_INTR_ERROR">NV_PGRAPH_INTR_ERROR</dfn>                              (1&lt;&lt;20)</u></td></tr>
<tr><th id="217">217</th><td><u>#define <dfn class="macro" id="_M/NV10_PGRAPH_CTX_CONTROL" data-ref="_M/NV10_PGRAPH_CTX_CONTROL">NV10_PGRAPH_CTX_CONTROL</dfn>                            0x00400144</u></td></tr>
<tr><th id="218">218</th><td><u>#define <dfn class="macro" id="_M/NV10_PGRAPH_CTX_USER" data-ref="_M/NV10_PGRAPH_CTX_USER">NV10_PGRAPH_CTX_USER</dfn>                               0x00400148</u></td></tr>
<tr><th id="219">219</th><td><u>#define <dfn class="macro" id="_M/NV10_PGRAPH_CTX_SWITCH" data-ref="_M/NV10_PGRAPH_CTX_SWITCH">NV10_PGRAPH_CTX_SWITCH</dfn>(i)                         (0x0040014C + 0x4*(i))</u></td></tr>
<tr><th id="220">220</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_CTX_SWITCH1" data-ref="_M/NV04_PGRAPH_CTX_SWITCH1">NV04_PGRAPH_CTX_SWITCH1</dfn>                            0x00400160</u></td></tr>
<tr><th id="221">221</th><td><u>#define <dfn class="macro" id="_M/NV10_PGRAPH_CTX_CACHE" data-ref="_M/NV10_PGRAPH_CTX_CACHE">NV10_PGRAPH_CTX_CACHE</dfn>(i, j)                       (0x00400160	\</u></td></tr>
<tr><th id="222">222</th><td><u>							   + 0x4*(i) + 0x20*(j))</u></td></tr>
<tr><th id="223">223</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_CTX_SWITCH2" data-ref="_M/NV04_PGRAPH_CTX_SWITCH2">NV04_PGRAPH_CTX_SWITCH2</dfn>                            0x00400164</u></td></tr>
<tr><th id="224">224</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_CTX_SWITCH3" data-ref="_M/NV04_PGRAPH_CTX_SWITCH3">NV04_PGRAPH_CTX_SWITCH3</dfn>                            0x00400168</u></td></tr>
<tr><th id="225">225</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_CTX_SWITCH4" data-ref="_M/NV04_PGRAPH_CTX_SWITCH4">NV04_PGRAPH_CTX_SWITCH4</dfn>                            0x0040016C</u></td></tr>
<tr><th id="226">226</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_CTX_CONTROL" data-ref="_M/NV04_PGRAPH_CTX_CONTROL">NV04_PGRAPH_CTX_CONTROL</dfn>                            0x00400170</u></td></tr>
<tr><th id="227">227</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_CTX_USER" data-ref="_M/NV04_PGRAPH_CTX_USER">NV04_PGRAPH_CTX_USER</dfn>                               0x00400174</u></td></tr>
<tr><th id="228">228</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_CTX_CACHE1" data-ref="_M/NV04_PGRAPH_CTX_CACHE1">NV04_PGRAPH_CTX_CACHE1</dfn>                             0x00400180</u></td></tr>
<tr><th id="229">229</th><td><u>#define <dfn class="macro" id="_M/NV03_PGRAPH_CTX_CONTROL" data-ref="_M/NV03_PGRAPH_CTX_CONTROL">NV03_PGRAPH_CTX_CONTROL</dfn>                            0x00400190</u></td></tr>
<tr><th id="230">230</th><td><u>#define <dfn class="macro" id="_M/NV03_PGRAPH_CTX_USER" data-ref="_M/NV03_PGRAPH_CTX_USER">NV03_PGRAPH_CTX_USER</dfn>                               0x00400194</u></td></tr>
<tr><th id="231">231</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_CTX_CACHE2" data-ref="_M/NV04_PGRAPH_CTX_CACHE2">NV04_PGRAPH_CTX_CACHE2</dfn>                             0x004001A0</u></td></tr>
<tr><th id="232">232</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_CTX_CACHE3" data-ref="_M/NV04_PGRAPH_CTX_CACHE3">NV04_PGRAPH_CTX_CACHE3</dfn>                             0x004001C0</u></td></tr>
<tr><th id="233">233</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_CTX_CACHE4" data-ref="_M/NV04_PGRAPH_CTX_CACHE4">NV04_PGRAPH_CTX_CACHE4</dfn>                             0x004001E0</u></td></tr>
<tr><th id="234">234</th><td><u>#define <dfn class="macro" id="_M/NV40_PGRAPH_CTXCTL_0304" data-ref="_M/NV40_PGRAPH_CTXCTL_0304">NV40_PGRAPH_CTXCTL_0304</dfn>                            0x00400304</u></td></tr>
<tr><th id="235">235</th><td><u>#define <dfn class="macro" id="_M/NV40_PGRAPH_CTXCTL_0304_XFER_CTX" data-ref="_M/NV40_PGRAPH_CTXCTL_0304_XFER_CTX">NV40_PGRAPH_CTXCTL_0304_XFER_CTX</dfn>                   0x00000001</u></td></tr>
<tr><th id="236">236</th><td><u>#define <dfn class="macro" id="_M/NV40_PGRAPH_CTXCTL_UCODE_STAT" data-ref="_M/NV40_PGRAPH_CTXCTL_UCODE_STAT">NV40_PGRAPH_CTXCTL_UCODE_STAT</dfn>                      0x00400308</u></td></tr>
<tr><th id="237">237</th><td><u>#define <dfn class="macro" id="_M/NV40_PGRAPH_CTXCTL_UCODE_STAT_IP_MASK" data-ref="_M/NV40_PGRAPH_CTXCTL_UCODE_STAT_IP_MASK">NV40_PGRAPH_CTXCTL_UCODE_STAT_IP_MASK</dfn>              0xff000000</u></td></tr>
<tr><th id="238">238</th><td><u>#define <dfn class="macro" id="_M/NV40_PGRAPH_CTXCTL_UCODE_STAT_IP_SHIFT" data-ref="_M/NV40_PGRAPH_CTXCTL_UCODE_STAT_IP_SHIFT">NV40_PGRAPH_CTXCTL_UCODE_STAT_IP_SHIFT</dfn>                     24</u></td></tr>
<tr><th id="239">239</th><td><u>#define <dfn class="macro" id="_M/NV40_PGRAPH_CTXCTL_UCODE_STAT_OP_MASK" data-ref="_M/NV40_PGRAPH_CTXCTL_UCODE_STAT_OP_MASK">NV40_PGRAPH_CTXCTL_UCODE_STAT_OP_MASK</dfn>              0x00ffffff</u></td></tr>
<tr><th id="240">240</th><td><u>#define <dfn class="macro" id="_M/NV40_PGRAPH_CTXCTL_0310" data-ref="_M/NV40_PGRAPH_CTXCTL_0310">NV40_PGRAPH_CTXCTL_0310</dfn>                            0x00400310</u></td></tr>
<tr><th id="241">241</th><td><u>#define <dfn class="macro" id="_M/NV40_PGRAPH_CTXCTL_0310_XFER_SAVE" data-ref="_M/NV40_PGRAPH_CTXCTL_0310_XFER_SAVE">NV40_PGRAPH_CTXCTL_0310_XFER_SAVE</dfn>                  0x00000020</u></td></tr>
<tr><th id="242">242</th><td><u>#define <dfn class="macro" id="_M/NV40_PGRAPH_CTXCTL_0310_XFER_LOAD" data-ref="_M/NV40_PGRAPH_CTXCTL_0310_XFER_LOAD">NV40_PGRAPH_CTXCTL_0310_XFER_LOAD</dfn>                  0x00000040</u></td></tr>
<tr><th id="243">243</th><td><u>#define <dfn class="macro" id="_M/NV40_PGRAPH_CTXCTL_030C" data-ref="_M/NV40_PGRAPH_CTXCTL_030C">NV40_PGRAPH_CTXCTL_030C</dfn>                            0x0040030c</u></td></tr>
<tr><th id="244">244</th><td><u>#define <dfn class="macro" id="_M/NV40_PGRAPH_CTXCTL_UCODE_INDEX" data-ref="_M/NV40_PGRAPH_CTXCTL_UCODE_INDEX">NV40_PGRAPH_CTXCTL_UCODE_INDEX</dfn>                     0x00400324</u></td></tr>
<tr><th id="245">245</th><td><u>#define <dfn class="macro" id="_M/NV40_PGRAPH_CTXCTL_UCODE_DATA" data-ref="_M/NV40_PGRAPH_CTXCTL_UCODE_DATA">NV40_PGRAPH_CTXCTL_UCODE_DATA</dfn>                      0x00400328</u></td></tr>
<tr><th id="246">246</th><td><u>#define <dfn class="macro" id="_M/NV40_PGRAPH_CTXCTL_CUR" data-ref="_M/NV40_PGRAPH_CTXCTL_CUR">NV40_PGRAPH_CTXCTL_CUR</dfn>                             0x0040032c</u></td></tr>
<tr><th id="247">247</th><td><u>#define <dfn class="macro" id="_M/NV40_PGRAPH_CTXCTL_CUR_LOADED" data-ref="_M/NV40_PGRAPH_CTXCTL_CUR_LOADED">NV40_PGRAPH_CTXCTL_CUR_LOADED</dfn>                      0x01000000</u></td></tr>
<tr><th id="248">248</th><td><u>#define <dfn class="macro" id="_M/NV40_PGRAPH_CTXCTL_CUR_INSTANCE" data-ref="_M/NV40_PGRAPH_CTXCTL_CUR_INSTANCE">NV40_PGRAPH_CTXCTL_CUR_INSTANCE</dfn>                    0x000FFFFF</u></td></tr>
<tr><th id="249">249</th><td><u>#define <dfn class="macro" id="_M/NV40_PGRAPH_CTXCTL_NEXT" data-ref="_M/NV40_PGRAPH_CTXCTL_NEXT">NV40_PGRAPH_CTXCTL_NEXT</dfn>                            0x00400330</u></td></tr>
<tr><th id="250">250</th><td><u>#define <dfn class="macro" id="_M/NV40_PGRAPH_CTXCTL_NEXT_INSTANCE" data-ref="_M/NV40_PGRAPH_CTXCTL_NEXT_INSTANCE">NV40_PGRAPH_CTXCTL_NEXT_INSTANCE</dfn>                   0x000fffff</u></td></tr>
<tr><th id="251">251</th><td><u>#define <dfn class="macro" id="_M/NV50_PGRAPH_CTXCTL_CUR" data-ref="_M/NV50_PGRAPH_CTXCTL_CUR">NV50_PGRAPH_CTXCTL_CUR</dfn>                             0x0040032c</u></td></tr>
<tr><th id="252">252</th><td><u>#define <dfn class="macro" id="_M/NV50_PGRAPH_CTXCTL_CUR_LOADED" data-ref="_M/NV50_PGRAPH_CTXCTL_CUR_LOADED">NV50_PGRAPH_CTXCTL_CUR_LOADED</dfn>                      0x80000000</u></td></tr>
<tr><th id="253">253</th><td><u>#define <dfn class="macro" id="_M/NV50_PGRAPH_CTXCTL_CUR_INSTANCE" data-ref="_M/NV50_PGRAPH_CTXCTL_CUR_INSTANCE">NV50_PGRAPH_CTXCTL_CUR_INSTANCE</dfn>                    0x00ffffff</u></td></tr>
<tr><th id="254">254</th><td><u>#define <dfn class="macro" id="_M/NV50_PGRAPH_CTXCTL_NEXT" data-ref="_M/NV50_PGRAPH_CTXCTL_NEXT">NV50_PGRAPH_CTXCTL_NEXT</dfn>                            0x00400330</u></td></tr>
<tr><th id="255">255</th><td><u>#define <dfn class="macro" id="_M/NV50_PGRAPH_CTXCTL_NEXT_INSTANCE" data-ref="_M/NV50_PGRAPH_CTXCTL_NEXT_INSTANCE">NV50_PGRAPH_CTXCTL_NEXT_INSTANCE</dfn>                   0x00ffffff</u></td></tr>
<tr><th id="256">256</th><td><u>#define <dfn class="macro" id="_M/NV03_PGRAPH_ABS_X_RAM" data-ref="_M/NV03_PGRAPH_ABS_X_RAM">NV03_PGRAPH_ABS_X_RAM</dfn>                              0x00400400</u></td></tr>
<tr><th id="257">257</th><td><u>#define <dfn class="macro" id="_M/NV03_PGRAPH_ABS_Y_RAM" data-ref="_M/NV03_PGRAPH_ABS_Y_RAM">NV03_PGRAPH_ABS_Y_RAM</dfn>                              0x00400480</u></td></tr>
<tr><th id="258">258</th><td><u>#define <dfn class="macro" id="_M/NV03_PGRAPH_X_MISC" data-ref="_M/NV03_PGRAPH_X_MISC">NV03_PGRAPH_X_MISC</dfn>                                 0x00400500</u></td></tr>
<tr><th id="259">259</th><td><u>#define <dfn class="macro" id="_M/NV03_PGRAPH_Y_MISC" data-ref="_M/NV03_PGRAPH_Y_MISC">NV03_PGRAPH_Y_MISC</dfn>                                 0x00400504</u></td></tr>
<tr><th id="260">260</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_VALID1" data-ref="_M/NV04_PGRAPH_VALID1">NV04_PGRAPH_VALID1</dfn>                                 0x00400508</u></td></tr>
<tr><th id="261">261</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_SOURCE_COLOR" data-ref="_M/NV04_PGRAPH_SOURCE_COLOR">NV04_PGRAPH_SOURCE_COLOR</dfn>                           0x0040050C</u></td></tr>
<tr><th id="262">262</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_MISC24_0" data-ref="_M/NV04_PGRAPH_MISC24_0">NV04_PGRAPH_MISC24_0</dfn>                               0x00400510</u></td></tr>
<tr><th id="263">263</th><td><u>#define <dfn class="macro" id="_M/NV03_PGRAPH_XY_LOGIC_MISC0" data-ref="_M/NV03_PGRAPH_XY_LOGIC_MISC0">NV03_PGRAPH_XY_LOGIC_MISC0</dfn>                         0x00400514</u></td></tr>
<tr><th id="264">264</th><td><u>#define <dfn class="macro" id="_M/NV03_PGRAPH_XY_LOGIC_MISC1" data-ref="_M/NV03_PGRAPH_XY_LOGIC_MISC1">NV03_PGRAPH_XY_LOGIC_MISC1</dfn>                         0x00400518</u></td></tr>
<tr><th id="265">265</th><td><u>#define <dfn class="macro" id="_M/NV03_PGRAPH_XY_LOGIC_MISC2" data-ref="_M/NV03_PGRAPH_XY_LOGIC_MISC2">NV03_PGRAPH_XY_LOGIC_MISC2</dfn>                         0x0040051C</u></td></tr>
<tr><th id="266">266</th><td><u>#define <dfn class="macro" id="_M/NV03_PGRAPH_XY_LOGIC_MISC3" data-ref="_M/NV03_PGRAPH_XY_LOGIC_MISC3">NV03_PGRAPH_XY_LOGIC_MISC3</dfn>                         0x00400520</u></td></tr>
<tr><th id="267">267</th><td><u>#define <dfn class="macro" id="_M/NV03_PGRAPH_CLIPX_0" data-ref="_M/NV03_PGRAPH_CLIPX_0">NV03_PGRAPH_CLIPX_0</dfn>                                0x00400524</u></td></tr>
<tr><th id="268">268</th><td><u>#define <dfn class="macro" id="_M/NV03_PGRAPH_CLIPX_1" data-ref="_M/NV03_PGRAPH_CLIPX_1">NV03_PGRAPH_CLIPX_1</dfn>                                0x00400528</u></td></tr>
<tr><th id="269">269</th><td><u>#define <dfn class="macro" id="_M/NV03_PGRAPH_CLIPY_0" data-ref="_M/NV03_PGRAPH_CLIPY_0">NV03_PGRAPH_CLIPY_0</dfn>                                0x0040052C</u></td></tr>
<tr><th id="270">270</th><td><u>#define <dfn class="macro" id="_M/NV03_PGRAPH_CLIPY_1" data-ref="_M/NV03_PGRAPH_CLIPY_1">NV03_PGRAPH_CLIPY_1</dfn>                                0x00400530</u></td></tr>
<tr><th id="271">271</th><td><u>#define <dfn class="macro" id="_M/NV03_PGRAPH_ABS_ICLIP_XMAX" data-ref="_M/NV03_PGRAPH_ABS_ICLIP_XMAX">NV03_PGRAPH_ABS_ICLIP_XMAX</dfn>                         0x00400534</u></td></tr>
<tr><th id="272">272</th><td><u>#define <dfn class="macro" id="_M/NV03_PGRAPH_ABS_ICLIP_YMAX" data-ref="_M/NV03_PGRAPH_ABS_ICLIP_YMAX">NV03_PGRAPH_ABS_ICLIP_YMAX</dfn>                         0x00400538</u></td></tr>
<tr><th id="273">273</th><td><u>#define <dfn class="macro" id="_M/NV03_PGRAPH_ABS_UCLIP_XMIN" data-ref="_M/NV03_PGRAPH_ABS_UCLIP_XMIN">NV03_PGRAPH_ABS_UCLIP_XMIN</dfn>                         0x0040053C</u></td></tr>
<tr><th id="274">274</th><td><u>#define <dfn class="macro" id="_M/NV03_PGRAPH_ABS_UCLIP_YMIN" data-ref="_M/NV03_PGRAPH_ABS_UCLIP_YMIN">NV03_PGRAPH_ABS_UCLIP_YMIN</dfn>                         0x00400540</u></td></tr>
<tr><th id="275">275</th><td><u>#define <dfn class="macro" id="_M/NV03_PGRAPH_ABS_UCLIP_XMAX" data-ref="_M/NV03_PGRAPH_ABS_UCLIP_XMAX">NV03_PGRAPH_ABS_UCLIP_XMAX</dfn>                         0x00400544</u></td></tr>
<tr><th id="276">276</th><td><u>#define <dfn class="macro" id="_M/NV03_PGRAPH_ABS_UCLIP_YMAX" data-ref="_M/NV03_PGRAPH_ABS_UCLIP_YMAX">NV03_PGRAPH_ABS_UCLIP_YMAX</dfn>                         0x00400548</u></td></tr>
<tr><th id="277">277</th><td><u>#define <dfn class="macro" id="_M/NV03_PGRAPH_ABS_UCLIPA_XMIN" data-ref="_M/NV03_PGRAPH_ABS_UCLIPA_XMIN">NV03_PGRAPH_ABS_UCLIPA_XMIN</dfn>                        0x00400560</u></td></tr>
<tr><th id="278">278</th><td><u>#define <dfn class="macro" id="_M/NV03_PGRAPH_ABS_UCLIPA_YMIN" data-ref="_M/NV03_PGRAPH_ABS_UCLIPA_YMIN">NV03_PGRAPH_ABS_UCLIPA_YMIN</dfn>                        0x00400564</u></td></tr>
<tr><th id="279">279</th><td><u>#define <dfn class="macro" id="_M/NV03_PGRAPH_ABS_UCLIPA_XMAX" data-ref="_M/NV03_PGRAPH_ABS_UCLIPA_XMAX">NV03_PGRAPH_ABS_UCLIPA_XMAX</dfn>                        0x00400568</u></td></tr>
<tr><th id="280">280</th><td><u>#define <dfn class="macro" id="_M/NV03_PGRAPH_ABS_UCLIPA_YMAX" data-ref="_M/NV03_PGRAPH_ABS_UCLIPA_YMAX">NV03_PGRAPH_ABS_UCLIPA_YMAX</dfn>                        0x0040056C</u></td></tr>
<tr><th id="281">281</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_MISC24_1" data-ref="_M/NV04_PGRAPH_MISC24_1">NV04_PGRAPH_MISC24_1</dfn>                               0x00400570</u></td></tr>
<tr><th id="282">282</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_MISC24_2" data-ref="_M/NV04_PGRAPH_MISC24_2">NV04_PGRAPH_MISC24_2</dfn>                               0x00400574</u></td></tr>
<tr><th id="283">283</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_VALID2" data-ref="_M/NV04_PGRAPH_VALID2">NV04_PGRAPH_VALID2</dfn>                                 0x00400578</u></td></tr>
<tr><th id="284">284</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_PASSTHRU_0" data-ref="_M/NV04_PGRAPH_PASSTHRU_0">NV04_PGRAPH_PASSTHRU_0</dfn>                             0x0040057C</u></td></tr>
<tr><th id="285">285</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_PASSTHRU_1" data-ref="_M/NV04_PGRAPH_PASSTHRU_1">NV04_PGRAPH_PASSTHRU_1</dfn>                             0x00400580</u></td></tr>
<tr><th id="286">286</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_PASSTHRU_2" data-ref="_M/NV04_PGRAPH_PASSTHRU_2">NV04_PGRAPH_PASSTHRU_2</dfn>                             0x00400584</u></td></tr>
<tr><th id="287">287</th><td><u>#define <dfn class="macro" id="_M/NV10_PGRAPH_DIMX_TEXTURE" data-ref="_M/NV10_PGRAPH_DIMX_TEXTURE">NV10_PGRAPH_DIMX_TEXTURE</dfn>                           0x00400588</u></td></tr>
<tr><th id="288">288</th><td><u>#define <dfn class="macro" id="_M/NV10_PGRAPH_WDIMX_TEXTURE" data-ref="_M/NV10_PGRAPH_WDIMX_TEXTURE">NV10_PGRAPH_WDIMX_TEXTURE</dfn>                          0x0040058C</u></td></tr>
<tr><th id="289">289</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_COMBINE_0_ALPHA" data-ref="_M/NV04_PGRAPH_COMBINE_0_ALPHA">NV04_PGRAPH_COMBINE_0_ALPHA</dfn>                        0x00400590</u></td></tr>
<tr><th id="290">290</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_COMBINE_0_COLOR" data-ref="_M/NV04_PGRAPH_COMBINE_0_COLOR">NV04_PGRAPH_COMBINE_0_COLOR</dfn>                        0x00400594</u></td></tr>
<tr><th id="291">291</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_COMBINE_1_ALPHA" data-ref="_M/NV04_PGRAPH_COMBINE_1_ALPHA">NV04_PGRAPH_COMBINE_1_ALPHA</dfn>                        0x00400598</u></td></tr>
<tr><th id="292">292</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_COMBINE_1_COLOR" data-ref="_M/NV04_PGRAPH_COMBINE_1_COLOR">NV04_PGRAPH_COMBINE_1_COLOR</dfn>                        0x0040059C</u></td></tr>
<tr><th id="293">293</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_FORMAT_0" data-ref="_M/NV04_PGRAPH_FORMAT_0">NV04_PGRAPH_FORMAT_0</dfn>                               0x004005A8</u></td></tr>
<tr><th id="294">294</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_FORMAT_1" data-ref="_M/NV04_PGRAPH_FORMAT_1">NV04_PGRAPH_FORMAT_1</dfn>                               0x004005AC</u></td></tr>
<tr><th id="295">295</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_FILTER_0" data-ref="_M/NV04_PGRAPH_FILTER_0">NV04_PGRAPH_FILTER_0</dfn>                               0x004005B0</u></td></tr>
<tr><th id="296">296</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_FILTER_1" data-ref="_M/NV04_PGRAPH_FILTER_1">NV04_PGRAPH_FILTER_1</dfn>                               0x004005B4</u></td></tr>
<tr><th id="297">297</th><td><u>#define <dfn class="macro" id="_M/NV03_PGRAPH_MONO_COLOR0" data-ref="_M/NV03_PGRAPH_MONO_COLOR0">NV03_PGRAPH_MONO_COLOR0</dfn>                            0x00400600</u></td></tr>
<tr><th id="298">298</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_ROP3" data-ref="_M/NV04_PGRAPH_ROP3">NV04_PGRAPH_ROP3</dfn>                                   0x00400604</u></td></tr>
<tr><th id="299">299</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_BETA_AND" data-ref="_M/NV04_PGRAPH_BETA_AND">NV04_PGRAPH_BETA_AND</dfn>                               0x00400608</u></td></tr>
<tr><th id="300">300</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_BETA_PREMULT" data-ref="_M/NV04_PGRAPH_BETA_PREMULT">NV04_PGRAPH_BETA_PREMULT</dfn>                           0x0040060C</u></td></tr>
<tr><th id="301">301</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_LIMIT_VIOL_PIX" data-ref="_M/NV04_PGRAPH_LIMIT_VIOL_PIX">NV04_PGRAPH_LIMIT_VIOL_PIX</dfn>                         0x00400610</u></td></tr>
<tr><th id="302">302</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_FORMATS" data-ref="_M/NV04_PGRAPH_FORMATS">NV04_PGRAPH_FORMATS</dfn>                                0x00400618</u></td></tr>
<tr><th id="303">303</th><td><u>#define <dfn class="macro" id="_M/NV10_PGRAPH_DEBUG_2" data-ref="_M/NV10_PGRAPH_DEBUG_2">NV10_PGRAPH_DEBUG_2</dfn>                                0x00400620</u></td></tr>
<tr><th id="304">304</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_BOFFSET0" data-ref="_M/NV04_PGRAPH_BOFFSET0">NV04_PGRAPH_BOFFSET0</dfn>                               0x00400640</u></td></tr>
<tr><th id="305">305</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_BOFFSET1" data-ref="_M/NV04_PGRAPH_BOFFSET1">NV04_PGRAPH_BOFFSET1</dfn>                               0x00400644</u></td></tr>
<tr><th id="306">306</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_BOFFSET2" data-ref="_M/NV04_PGRAPH_BOFFSET2">NV04_PGRAPH_BOFFSET2</dfn>                               0x00400648</u></td></tr>
<tr><th id="307">307</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_BOFFSET3" data-ref="_M/NV04_PGRAPH_BOFFSET3">NV04_PGRAPH_BOFFSET3</dfn>                               0x0040064C</u></td></tr>
<tr><th id="308">308</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_BOFFSET4" data-ref="_M/NV04_PGRAPH_BOFFSET4">NV04_PGRAPH_BOFFSET4</dfn>                               0x00400650</u></td></tr>
<tr><th id="309">309</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_BOFFSET5" data-ref="_M/NV04_PGRAPH_BOFFSET5">NV04_PGRAPH_BOFFSET5</dfn>                               0x00400654</u></td></tr>
<tr><th id="310">310</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_BBASE0" data-ref="_M/NV04_PGRAPH_BBASE0">NV04_PGRAPH_BBASE0</dfn>                                 0x00400658</u></td></tr>
<tr><th id="311">311</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_BBASE1" data-ref="_M/NV04_PGRAPH_BBASE1">NV04_PGRAPH_BBASE1</dfn>                                 0x0040065C</u></td></tr>
<tr><th id="312">312</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_BBASE2" data-ref="_M/NV04_PGRAPH_BBASE2">NV04_PGRAPH_BBASE2</dfn>                                 0x00400660</u></td></tr>
<tr><th id="313">313</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_BBASE3" data-ref="_M/NV04_PGRAPH_BBASE3">NV04_PGRAPH_BBASE3</dfn>                                 0x00400664</u></td></tr>
<tr><th id="314">314</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_BBASE4" data-ref="_M/NV04_PGRAPH_BBASE4">NV04_PGRAPH_BBASE4</dfn>                                 0x00400668</u></td></tr>
<tr><th id="315">315</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_BBASE5" data-ref="_M/NV04_PGRAPH_BBASE5">NV04_PGRAPH_BBASE5</dfn>                                 0x0040066C</u></td></tr>
<tr><th id="316">316</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_BPITCH0" data-ref="_M/NV04_PGRAPH_BPITCH0">NV04_PGRAPH_BPITCH0</dfn>                                0x00400670</u></td></tr>
<tr><th id="317">317</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_BPITCH1" data-ref="_M/NV04_PGRAPH_BPITCH1">NV04_PGRAPH_BPITCH1</dfn>                                0x00400674</u></td></tr>
<tr><th id="318">318</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_BPITCH2" data-ref="_M/NV04_PGRAPH_BPITCH2">NV04_PGRAPH_BPITCH2</dfn>                                0x00400678</u></td></tr>
<tr><th id="319">319</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_BPITCH3" data-ref="_M/NV04_PGRAPH_BPITCH3">NV04_PGRAPH_BPITCH3</dfn>                                0x0040067C</u></td></tr>
<tr><th id="320">320</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_BPITCH4" data-ref="_M/NV04_PGRAPH_BPITCH4">NV04_PGRAPH_BPITCH4</dfn>                                0x00400680</u></td></tr>
<tr><th id="321">321</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_BLIMIT0" data-ref="_M/NV04_PGRAPH_BLIMIT0">NV04_PGRAPH_BLIMIT0</dfn>                                0x00400684</u></td></tr>
<tr><th id="322">322</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_BLIMIT1" data-ref="_M/NV04_PGRAPH_BLIMIT1">NV04_PGRAPH_BLIMIT1</dfn>                                0x00400688</u></td></tr>
<tr><th id="323">323</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_BLIMIT2" data-ref="_M/NV04_PGRAPH_BLIMIT2">NV04_PGRAPH_BLIMIT2</dfn>                                0x0040068C</u></td></tr>
<tr><th id="324">324</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_BLIMIT3" data-ref="_M/NV04_PGRAPH_BLIMIT3">NV04_PGRAPH_BLIMIT3</dfn>                                0x00400690</u></td></tr>
<tr><th id="325">325</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_BLIMIT4" data-ref="_M/NV04_PGRAPH_BLIMIT4">NV04_PGRAPH_BLIMIT4</dfn>                                0x00400694</u></td></tr>
<tr><th id="326">326</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_BLIMIT5" data-ref="_M/NV04_PGRAPH_BLIMIT5">NV04_PGRAPH_BLIMIT5</dfn>                                0x00400698</u></td></tr>
<tr><th id="327">327</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_BSWIZZLE2" data-ref="_M/NV04_PGRAPH_BSWIZZLE2">NV04_PGRAPH_BSWIZZLE2</dfn>                              0x0040069C</u></td></tr>
<tr><th id="328">328</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_BSWIZZLE5" data-ref="_M/NV04_PGRAPH_BSWIZZLE5">NV04_PGRAPH_BSWIZZLE5</dfn>                              0x004006A0</u></td></tr>
<tr><th id="329">329</th><td><u>#define <dfn class="macro" id="_M/NV03_PGRAPH_STATUS" data-ref="_M/NV03_PGRAPH_STATUS">NV03_PGRAPH_STATUS</dfn>                                 0x004006B0</u></td></tr>
<tr><th id="330">330</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_STATUS" data-ref="_M/NV04_PGRAPH_STATUS">NV04_PGRAPH_STATUS</dfn>                                 0x00400700</u></td></tr>
<tr><th id="331">331</th><td><u>#    define <dfn class="macro" id="_M/NV40_PGRAPH_STATUS_SYNC_STALL" data-ref="_M/NV40_PGRAPH_STATUS_SYNC_STALL">NV40_PGRAPH_STATUS_SYNC_STALL</dfn>                  0x00004000</u></td></tr>
<tr><th id="332">332</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_TRAPPED_ADDR" data-ref="_M/NV04_PGRAPH_TRAPPED_ADDR">NV04_PGRAPH_TRAPPED_ADDR</dfn>                           0x00400704</u></td></tr>
<tr><th id="333">333</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_TRAPPED_DATA" data-ref="_M/NV04_PGRAPH_TRAPPED_DATA">NV04_PGRAPH_TRAPPED_DATA</dfn>                           0x00400708</u></td></tr>
<tr><th id="334">334</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_SURFACE" data-ref="_M/NV04_PGRAPH_SURFACE">NV04_PGRAPH_SURFACE</dfn>                                0x0040070C</u></td></tr>
<tr><th id="335">335</th><td><u>#define <dfn class="macro" id="_M/NV10_PGRAPH_TRAPPED_DATA_HIGH" data-ref="_M/NV10_PGRAPH_TRAPPED_DATA_HIGH">NV10_PGRAPH_TRAPPED_DATA_HIGH</dfn>                      0x0040070C</u></td></tr>
<tr><th id="336">336</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_STATE" data-ref="_M/NV04_PGRAPH_STATE">NV04_PGRAPH_STATE</dfn>                                  0x00400710</u></td></tr>
<tr><th id="337">337</th><td><u>#define <dfn class="macro" id="_M/NV10_PGRAPH_SURFACE" data-ref="_M/NV10_PGRAPH_SURFACE">NV10_PGRAPH_SURFACE</dfn>                                0x00400710</u></td></tr>
<tr><th id="338">338</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_NOTIFY" data-ref="_M/NV04_PGRAPH_NOTIFY">NV04_PGRAPH_NOTIFY</dfn>                                 0x00400714</u></td></tr>
<tr><th id="339">339</th><td><u>#define <dfn class="macro" id="_M/NV10_PGRAPH_STATE" data-ref="_M/NV10_PGRAPH_STATE">NV10_PGRAPH_STATE</dfn>                                  0x00400714</u></td></tr>
<tr><th id="340">340</th><td><u>#define <dfn class="macro" id="_M/NV10_PGRAPH_NOTIFY" data-ref="_M/NV10_PGRAPH_NOTIFY">NV10_PGRAPH_NOTIFY</dfn>                                 0x00400718</u></td></tr>
<tr><th id="341">341</th><td></td></tr>
<tr><th id="342">342</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_FIFO" data-ref="_M/NV04_PGRAPH_FIFO">NV04_PGRAPH_FIFO</dfn>                                   0x00400720</u></td></tr>
<tr><th id="343">343</th><td></td></tr>
<tr><th id="344">344</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_BPIXEL" data-ref="_M/NV04_PGRAPH_BPIXEL">NV04_PGRAPH_BPIXEL</dfn>                                 0x00400724</u></td></tr>
<tr><th id="345">345</th><td><u>#define <dfn class="macro" id="_M/NV10_PGRAPH_RDI_INDEX" data-ref="_M/NV10_PGRAPH_RDI_INDEX">NV10_PGRAPH_RDI_INDEX</dfn>                              0x00400750</u></td></tr>
<tr><th id="346">346</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_FFINTFC_ST2" data-ref="_M/NV04_PGRAPH_FFINTFC_ST2">NV04_PGRAPH_FFINTFC_ST2</dfn>                            0x00400754</u></td></tr>
<tr><th id="347">347</th><td><u>#define <dfn class="macro" id="_M/NV10_PGRAPH_RDI_DATA" data-ref="_M/NV10_PGRAPH_RDI_DATA">NV10_PGRAPH_RDI_DATA</dfn>                               0x00400754</u></td></tr>
<tr><th id="348">348</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_DMA_PITCH" data-ref="_M/NV04_PGRAPH_DMA_PITCH">NV04_PGRAPH_DMA_PITCH</dfn>                              0x00400760</u></td></tr>
<tr><th id="349">349</th><td><u>#define <dfn class="macro" id="_M/NV10_PGRAPH_FFINTFC_FIFO_PTR" data-ref="_M/NV10_PGRAPH_FFINTFC_FIFO_PTR">NV10_PGRAPH_FFINTFC_FIFO_PTR</dfn>                       0x00400760</u></td></tr>
<tr><th id="350">350</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_DVD_COLORFMT" data-ref="_M/NV04_PGRAPH_DVD_COLORFMT">NV04_PGRAPH_DVD_COLORFMT</dfn>                           0x00400764</u></td></tr>
<tr><th id="351">351</th><td><u>#define <dfn class="macro" id="_M/NV10_PGRAPH_FFINTFC_ST2" data-ref="_M/NV10_PGRAPH_FFINTFC_ST2">NV10_PGRAPH_FFINTFC_ST2</dfn>                            0x00400764</u></td></tr>
<tr><th id="352">352</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_SCALED_FORMAT" data-ref="_M/NV04_PGRAPH_SCALED_FORMAT">NV04_PGRAPH_SCALED_FORMAT</dfn>                          0x00400768</u></td></tr>
<tr><th id="353">353</th><td><u>#define <dfn class="macro" id="_M/NV10_PGRAPH_FFINTFC_ST2_DL" data-ref="_M/NV10_PGRAPH_FFINTFC_ST2_DL">NV10_PGRAPH_FFINTFC_ST2_DL</dfn>                         0x00400768</u></td></tr>
<tr><th id="354">354</th><td><u>#define <dfn class="macro" id="_M/NV10_PGRAPH_FFINTFC_ST2_DH" data-ref="_M/NV10_PGRAPH_FFINTFC_ST2_DH">NV10_PGRAPH_FFINTFC_ST2_DH</dfn>                         0x0040076c</u></td></tr>
<tr><th id="355">355</th><td><u>#define <dfn class="macro" id="_M/NV10_PGRAPH_DMA_PITCH" data-ref="_M/NV10_PGRAPH_DMA_PITCH">NV10_PGRAPH_DMA_PITCH</dfn>                              0x00400770</u></td></tr>
<tr><th id="356">356</th><td><u>#define <dfn class="macro" id="_M/NV10_PGRAPH_DVD_COLORFMT" data-ref="_M/NV10_PGRAPH_DVD_COLORFMT">NV10_PGRAPH_DVD_COLORFMT</dfn>                           0x00400774</u></td></tr>
<tr><th id="357">357</th><td><u>#define <dfn class="macro" id="_M/NV10_PGRAPH_SCALED_FORMAT" data-ref="_M/NV10_PGRAPH_SCALED_FORMAT">NV10_PGRAPH_SCALED_FORMAT</dfn>                          0x00400778</u></td></tr>
<tr><th id="358">358</th><td><u>#define <dfn class="macro" id="_M/NV20_PGRAPH_CHANNEL_CTX_TABLE" data-ref="_M/NV20_PGRAPH_CHANNEL_CTX_TABLE">NV20_PGRAPH_CHANNEL_CTX_TABLE</dfn>                      0x00400780</u></td></tr>
<tr><th id="359">359</th><td><u>#define <dfn class="macro" id="_M/NV20_PGRAPH_CHANNEL_CTX_POINTER" data-ref="_M/NV20_PGRAPH_CHANNEL_CTX_POINTER">NV20_PGRAPH_CHANNEL_CTX_POINTER</dfn>                    0x00400784</u></td></tr>
<tr><th id="360">360</th><td><u>#define <dfn class="macro" id="_M/NV20_PGRAPH_CHANNEL_CTX_XFER" data-ref="_M/NV20_PGRAPH_CHANNEL_CTX_XFER">NV20_PGRAPH_CHANNEL_CTX_XFER</dfn>                       0x00400788</u></td></tr>
<tr><th id="361">361</th><td><u>#define <dfn class="macro" id="_M/NV20_PGRAPH_CHANNEL_CTX_XFER_LOAD" data-ref="_M/NV20_PGRAPH_CHANNEL_CTX_XFER_LOAD">NV20_PGRAPH_CHANNEL_CTX_XFER_LOAD</dfn>                  0x00000001</u></td></tr>
<tr><th id="362">362</th><td><u>#define <dfn class="macro" id="_M/NV20_PGRAPH_CHANNEL_CTX_XFER_SAVE" data-ref="_M/NV20_PGRAPH_CHANNEL_CTX_XFER_SAVE">NV20_PGRAPH_CHANNEL_CTX_XFER_SAVE</dfn>                  0x00000002</u></td></tr>
<tr><th id="363">363</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_PATT_COLOR0" data-ref="_M/NV04_PGRAPH_PATT_COLOR0">NV04_PGRAPH_PATT_COLOR0</dfn>                            0x00400800</u></td></tr>
<tr><th id="364">364</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_PATT_COLOR1" data-ref="_M/NV04_PGRAPH_PATT_COLOR1">NV04_PGRAPH_PATT_COLOR1</dfn>                            0x00400804</u></td></tr>
<tr><th id="365">365</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_PATTERN" data-ref="_M/NV04_PGRAPH_PATTERN">NV04_PGRAPH_PATTERN</dfn>                                0x00400808</u></td></tr>
<tr><th id="366">366</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_PATTERN_SHAPE" data-ref="_M/NV04_PGRAPH_PATTERN_SHAPE">NV04_PGRAPH_PATTERN_SHAPE</dfn>                          0x00400810</u></td></tr>
<tr><th id="367">367</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_CHROMA" data-ref="_M/NV04_PGRAPH_CHROMA">NV04_PGRAPH_CHROMA</dfn>                                 0x00400814</u></td></tr>
<tr><th id="368">368</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_CONTROL0" data-ref="_M/NV04_PGRAPH_CONTROL0">NV04_PGRAPH_CONTROL0</dfn>                               0x00400818</u></td></tr>
<tr><th id="369">369</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_CONTROL1" data-ref="_M/NV04_PGRAPH_CONTROL1">NV04_PGRAPH_CONTROL1</dfn>                               0x0040081C</u></td></tr>
<tr><th id="370">370</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_CONTROL2" data-ref="_M/NV04_PGRAPH_CONTROL2">NV04_PGRAPH_CONTROL2</dfn>                               0x00400820</u></td></tr>
<tr><th id="371">371</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_BLEND" data-ref="_M/NV04_PGRAPH_BLEND">NV04_PGRAPH_BLEND</dfn>                                  0x00400824</u></td></tr>
<tr><th id="372">372</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_STORED_FMT" data-ref="_M/NV04_PGRAPH_STORED_FMT">NV04_PGRAPH_STORED_FMT</dfn>                             0x00400830</u></td></tr>
<tr><th id="373">373</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_PATT_COLORRAM" data-ref="_M/NV04_PGRAPH_PATT_COLORRAM">NV04_PGRAPH_PATT_COLORRAM</dfn>                          0x00400900</u></td></tr>
<tr><th id="374">374</th><td><u>#define <dfn class="macro" id="_M/NV20_PGRAPH_TILE" data-ref="_M/NV20_PGRAPH_TILE">NV20_PGRAPH_TILE</dfn>(i)                                (0x00400900 + (i*16))</u></td></tr>
<tr><th id="375">375</th><td><u>#define <dfn class="macro" id="_M/NV20_PGRAPH_TLIMIT" data-ref="_M/NV20_PGRAPH_TLIMIT">NV20_PGRAPH_TLIMIT</dfn>(i)                              (0x00400904 + (i*16))</u></td></tr>
<tr><th id="376">376</th><td><u>#define <dfn class="macro" id="_M/NV20_PGRAPH_TSIZE" data-ref="_M/NV20_PGRAPH_TSIZE">NV20_PGRAPH_TSIZE</dfn>(i)                               (0x00400908 + (i*16))</u></td></tr>
<tr><th id="377">377</th><td><u>#define <dfn class="macro" id="_M/NV20_PGRAPH_TSTATUS" data-ref="_M/NV20_PGRAPH_TSTATUS">NV20_PGRAPH_TSTATUS</dfn>(i)                             (0x0040090C + (i*16))</u></td></tr>
<tr><th id="378">378</th><td><u>#define <dfn class="macro" id="_M/NV20_PGRAPH_ZCOMP" data-ref="_M/NV20_PGRAPH_ZCOMP">NV20_PGRAPH_ZCOMP</dfn>(i)                               (0x00400980 + 4*(i))</u></td></tr>
<tr><th id="379">379</th><td><u>#define <dfn class="macro" id="_M/NV10_PGRAPH_TILE" data-ref="_M/NV10_PGRAPH_TILE">NV10_PGRAPH_TILE</dfn>(i)                                (0x00400B00 + (i*16))</u></td></tr>
<tr><th id="380">380</th><td><u>#define <dfn class="macro" id="_M/NV10_PGRAPH_TLIMIT" data-ref="_M/NV10_PGRAPH_TLIMIT">NV10_PGRAPH_TLIMIT</dfn>(i)                              (0x00400B04 + (i*16))</u></td></tr>
<tr><th id="381">381</th><td><u>#define <dfn class="macro" id="_M/NV10_PGRAPH_TSIZE" data-ref="_M/NV10_PGRAPH_TSIZE">NV10_PGRAPH_TSIZE</dfn>(i)                               (0x00400B08 + (i*16))</u></td></tr>
<tr><th id="382">382</th><td><u>#define <dfn class="macro" id="_M/NV10_PGRAPH_TSTATUS" data-ref="_M/NV10_PGRAPH_TSTATUS">NV10_PGRAPH_TSTATUS</dfn>(i)                             (0x00400B0C + (i*16))</u></td></tr>
<tr><th id="383">383</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_U_RAM" data-ref="_M/NV04_PGRAPH_U_RAM">NV04_PGRAPH_U_RAM</dfn>                                  0x00400D00</u></td></tr>
<tr><th id="384">384</th><td><u>#define <dfn class="macro" id="_M/NV47_PGRAPH_TILE" data-ref="_M/NV47_PGRAPH_TILE">NV47_PGRAPH_TILE</dfn>(i)                                (0x00400D00 + (i*16))</u></td></tr>
<tr><th id="385">385</th><td><u>#define <dfn class="macro" id="_M/NV47_PGRAPH_TLIMIT" data-ref="_M/NV47_PGRAPH_TLIMIT">NV47_PGRAPH_TLIMIT</dfn>(i)                              (0x00400D04 + (i*16))</u></td></tr>
<tr><th id="386">386</th><td><u>#define <dfn class="macro" id="_M/NV47_PGRAPH_TSIZE" data-ref="_M/NV47_PGRAPH_TSIZE">NV47_PGRAPH_TSIZE</dfn>(i)                               (0x00400D08 + (i*16))</u></td></tr>
<tr><th id="387">387</th><td><u>#define <dfn class="macro" id="_M/NV47_PGRAPH_TSTATUS" data-ref="_M/NV47_PGRAPH_TSTATUS">NV47_PGRAPH_TSTATUS</dfn>(i)                             (0x00400D0C + (i*16))</u></td></tr>
<tr><th id="388">388</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_V_RAM" data-ref="_M/NV04_PGRAPH_V_RAM">NV04_PGRAPH_V_RAM</dfn>                                  0x00400D40</u></td></tr>
<tr><th id="389">389</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_W_RAM" data-ref="_M/NV04_PGRAPH_W_RAM">NV04_PGRAPH_W_RAM</dfn>                                  0x00400D80</u></td></tr>
<tr><th id="390">390</th><td><u>#define <dfn class="macro" id="_M/NV10_PGRAPH_COMBINER0_IN_ALPHA" data-ref="_M/NV10_PGRAPH_COMBINER0_IN_ALPHA">NV10_PGRAPH_COMBINER0_IN_ALPHA</dfn>                     0x00400E40</u></td></tr>
<tr><th id="391">391</th><td><u>#define <dfn class="macro" id="_M/NV10_PGRAPH_COMBINER1_IN_ALPHA" data-ref="_M/NV10_PGRAPH_COMBINER1_IN_ALPHA">NV10_PGRAPH_COMBINER1_IN_ALPHA</dfn>                     0x00400E44</u></td></tr>
<tr><th id="392">392</th><td><u>#define <dfn class="macro" id="_M/NV10_PGRAPH_COMBINER0_IN_RGB" data-ref="_M/NV10_PGRAPH_COMBINER0_IN_RGB">NV10_PGRAPH_COMBINER0_IN_RGB</dfn>                       0x00400E48</u></td></tr>
<tr><th id="393">393</th><td><u>#define <dfn class="macro" id="_M/NV10_PGRAPH_COMBINER1_IN_RGB" data-ref="_M/NV10_PGRAPH_COMBINER1_IN_RGB">NV10_PGRAPH_COMBINER1_IN_RGB</dfn>                       0x00400E4C</u></td></tr>
<tr><th id="394">394</th><td><u>#define <dfn class="macro" id="_M/NV10_PGRAPH_COMBINER_COLOR0" data-ref="_M/NV10_PGRAPH_COMBINER_COLOR0">NV10_PGRAPH_COMBINER_COLOR0</dfn>                        0x00400E50</u></td></tr>
<tr><th id="395">395</th><td><u>#define <dfn class="macro" id="_M/NV10_PGRAPH_COMBINER_COLOR1" data-ref="_M/NV10_PGRAPH_COMBINER_COLOR1">NV10_PGRAPH_COMBINER_COLOR1</dfn>                        0x00400E54</u></td></tr>
<tr><th id="396">396</th><td><u>#define <dfn class="macro" id="_M/NV10_PGRAPH_COMBINER0_OUT_ALPHA" data-ref="_M/NV10_PGRAPH_COMBINER0_OUT_ALPHA">NV10_PGRAPH_COMBINER0_OUT_ALPHA</dfn>                    0x00400E58</u></td></tr>
<tr><th id="397">397</th><td><u>#define <dfn class="macro" id="_M/NV10_PGRAPH_COMBINER1_OUT_ALPHA" data-ref="_M/NV10_PGRAPH_COMBINER1_OUT_ALPHA">NV10_PGRAPH_COMBINER1_OUT_ALPHA</dfn>                    0x00400E5C</u></td></tr>
<tr><th id="398">398</th><td><u>#define <dfn class="macro" id="_M/NV10_PGRAPH_COMBINER0_OUT_RGB" data-ref="_M/NV10_PGRAPH_COMBINER0_OUT_RGB">NV10_PGRAPH_COMBINER0_OUT_RGB</dfn>                      0x00400E60</u></td></tr>
<tr><th id="399">399</th><td><u>#define <dfn class="macro" id="_M/NV10_PGRAPH_COMBINER1_OUT_RGB" data-ref="_M/NV10_PGRAPH_COMBINER1_OUT_RGB">NV10_PGRAPH_COMBINER1_OUT_RGB</dfn>                      0x00400E64</u></td></tr>
<tr><th id="400">400</th><td><u>#define <dfn class="macro" id="_M/NV10_PGRAPH_COMBINER_FINAL0" data-ref="_M/NV10_PGRAPH_COMBINER_FINAL0">NV10_PGRAPH_COMBINER_FINAL0</dfn>                        0x00400E68</u></td></tr>
<tr><th id="401">401</th><td><u>#define <dfn class="macro" id="_M/NV10_PGRAPH_COMBINER_FINAL1" data-ref="_M/NV10_PGRAPH_COMBINER_FINAL1">NV10_PGRAPH_COMBINER_FINAL1</dfn>                        0x00400E6C</u></td></tr>
<tr><th id="402">402</th><td><u>#define <dfn class="macro" id="_M/NV10_PGRAPH_WINDOWCLIP_HORIZONTAL" data-ref="_M/NV10_PGRAPH_WINDOWCLIP_HORIZONTAL">NV10_PGRAPH_WINDOWCLIP_HORIZONTAL</dfn>                  0x00400F00</u></td></tr>
<tr><th id="403">403</th><td><u>#define <dfn class="macro" id="_M/NV10_PGRAPH_WINDOWCLIP_VERTICAL" data-ref="_M/NV10_PGRAPH_WINDOWCLIP_VERTICAL">NV10_PGRAPH_WINDOWCLIP_VERTICAL</dfn>                    0x00400F20</u></td></tr>
<tr><th id="404">404</th><td><u>#define <dfn class="macro" id="_M/NV10_PGRAPH_XFMODE0" data-ref="_M/NV10_PGRAPH_XFMODE0">NV10_PGRAPH_XFMODE0</dfn>                                0x00400F40</u></td></tr>
<tr><th id="405">405</th><td><u>#define <dfn class="macro" id="_M/NV10_PGRAPH_XFMODE1" data-ref="_M/NV10_PGRAPH_XFMODE1">NV10_PGRAPH_XFMODE1</dfn>                                0x00400F44</u></td></tr>
<tr><th id="406">406</th><td><u>#define <dfn class="macro" id="_M/NV10_PGRAPH_GLOBALSTATE0" data-ref="_M/NV10_PGRAPH_GLOBALSTATE0">NV10_PGRAPH_GLOBALSTATE0</dfn>                           0x00400F48</u></td></tr>
<tr><th id="407">407</th><td><u>#define <dfn class="macro" id="_M/NV10_PGRAPH_GLOBALSTATE1" data-ref="_M/NV10_PGRAPH_GLOBALSTATE1">NV10_PGRAPH_GLOBALSTATE1</dfn>                           0x00400F4C</u></td></tr>
<tr><th id="408">408</th><td><u>#define <dfn class="macro" id="_M/NV10_PGRAPH_PIPE_ADDRESS" data-ref="_M/NV10_PGRAPH_PIPE_ADDRESS">NV10_PGRAPH_PIPE_ADDRESS</dfn>                           0x00400F50</u></td></tr>
<tr><th id="409">409</th><td><u>#define <dfn class="macro" id="_M/NV10_PGRAPH_PIPE_DATA" data-ref="_M/NV10_PGRAPH_PIPE_DATA">NV10_PGRAPH_PIPE_DATA</dfn>                              0x00400F54</u></td></tr>
<tr><th id="410">410</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_DMA_START_0" data-ref="_M/NV04_PGRAPH_DMA_START_0">NV04_PGRAPH_DMA_START_0</dfn>                            0x00401000</u></td></tr>
<tr><th id="411">411</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_DMA_START_1" data-ref="_M/NV04_PGRAPH_DMA_START_1">NV04_PGRAPH_DMA_START_1</dfn>                            0x00401004</u></td></tr>
<tr><th id="412">412</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_DMA_LENGTH" data-ref="_M/NV04_PGRAPH_DMA_LENGTH">NV04_PGRAPH_DMA_LENGTH</dfn>                             0x00401008</u></td></tr>
<tr><th id="413">413</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_DMA_MISC" data-ref="_M/NV04_PGRAPH_DMA_MISC">NV04_PGRAPH_DMA_MISC</dfn>                               0x0040100C</u></td></tr>
<tr><th id="414">414</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_DMA_DATA_0" data-ref="_M/NV04_PGRAPH_DMA_DATA_0">NV04_PGRAPH_DMA_DATA_0</dfn>                             0x00401020</u></td></tr>
<tr><th id="415">415</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_DMA_DATA_1" data-ref="_M/NV04_PGRAPH_DMA_DATA_1">NV04_PGRAPH_DMA_DATA_1</dfn>                             0x00401024</u></td></tr>
<tr><th id="416">416</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_DMA_RM" data-ref="_M/NV04_PGRAPH_DMA_RM">NV04_PGRAPH_DMA_RM</dfn>                                 0x00401030</u></td></tr>
<tr><th id="417">417</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_DMA_A_XLATE_INST" data-ref="_M/NV04_PGRAPH_DMA_A_XLATE_INST">NV04_PGRAPH_DMA_A_XLATE_INST</dfn>                       0x00401040</u></td></tr>
<tr><th id="418">418</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_DMA_A_CONTROL" data-ref="_M/NV04_PGRAPH_DMA_A_CONTROL">NV04_PGRAPH_DMA_A_CONTROL</dfn>                          0x00401044</u></td></tr>
<tr><th id="419">419</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_DMA_A_LIMIT" data-ref="_M/NV04_PGRAPH_DMA_A_LIMIT">NV04_PGRAPH_DMA_A_LIMIT</dfn>                            0x00401048</u></td></tr>
<tr><th id="420">420</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_DMA_A_TLB_PTE" data-ref="_M/NV04_PGRAPH_DMA_A_TLB_PTE">NV04_PGRAPH_DMA_A_TLB_PTE</dfn>                          0x0040104C</u></td></tr>
<tr><th id="421">421</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_DMA_A_TLB_TAG" data-ref="_M/NV04_PGRAPH_DMA_A_TLB_TAG">NV04_PGRAPH_DMA_A_TLB_TAG</dfn>                          0x00401050</u></td></tr>
<tr><th id="422">422</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_DMA_A_ADJ_OFFSET" data-ref="_M/NV04_PGRAPH_DMA_A_ADJ_OFFSET">NV04_PGRAPH_DMA_A_ADJ_OFFSET</dfn>                       0x00401054</u></td></tr>
<tr><th id="423">423</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_DMA_A_OFFSET" data-ref="_M/NV04_PGRAPH_DMA_A_OFFSET">NV04_PGRAPH_DMA_A_OFFSET</dfn>                           0x00401058</u></td></tr>
<tr><th id="424">424</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_DMA_A_SIZE" data-ref="_M/NV04_PGRAPH_DMA_A_SIZE">NV04_PGRAPH_DMA_A_SIZE</dfn>                             0x0040105C</u></td></tr>
<tr><th id="425">425</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_DMA_A_Y_SIZE" data-ref="_M/NV04_PGRAPH_DMA_A_Y_SIZE">NV04_PGRAPH_DMA_A_Y_SIZE</dfn>                           0x00401060</u></td></tr>
<tr><th id="426">426</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_DMA_B_XLATE_INST" data-ref="_M/NV04_PGRAPH_DMA_B_XLATE_INST">NV04_PGRAPH_DMA_B_XLATE_INST</dfn>                       0x00401080</u></td></tr>
<tr><th id="427">427</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_DMA_B_CONTROL" data-ref="_M/NV04_PGRAPH_DMA_B_CONTROL">NV04_PGRAPH_DMA_B_CONTROL</dfn>                          0x00401084</u></td></tr>
<tr><th id="428">428</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_DMA_B_LIMIT" data-ref="_M/NV04_PGRAPH_DMA_B_LIMIT">NV04_PGRAPH_DMA_B_LIMIT</dfn>                            0x00401088</u></td></tr>
<tr><th id="429">429</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_DMA_B_TLB_PTE" data-ref="_M/NV04_PGRAPH_DMA_B_TLB_PTE">NV04_PGRAPH_DMA_B_TLB_PTE</dfn>                          0x0040108C</u></td></tr>
<tr><th id="430">430</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_DMA_B_TLB_TAG" data-ref="_M/NV04_PGRAPH_DMA_B_TLB_TAG">NV04_PGRAPH_DMA_B_TLB_TAG</dfn>                          0x00401090</u></td></tr>
<tr><th id="431">431</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_DMA_B_ADJ_OFFSET" data-ref="_M/NV04_PGRAPH_DMA_B_ADJ_OFFSET">NV04_PGRAPH_DMA_B_ADJ_OFFSET</dfn>                       0x00401094</u></td></tr>
<tr><th id="432">432</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_DMA_B_OFFSET" data-ref="_M/NV04_PGRAPH_DMA_B_OFFSET">NV04_PGRAPH_DMA_B_OFFSET</dfn>                           0x00401098</u></td></tr>
<tr><th id="433">433</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_DMA_B_SIZE" data-ref="_M/NV04_PGRAPH_DMA_B_SIZE">NV04_PGRAPH_DMA_B_SIZE</dfn>                             0x0040109C</u></td></tr>
<tr><th id="434">434</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_DMA_B_Y_SIZE" data-ref="_M/NV04_PGRAPH_DMA_B_Y_SIZE">NV04_PGRAPH_DMA_B_Y_SIZE</dfn>                           0x004010A0</u></td></tr>
<tr><th id="435">435</th><td><u>#define <dfn class="macro" id="_M/NV40_PGRAPH_TILE1" data-ref="_M/NV40_PGRAPH_TILE1">NV40_PGRAPH_TILE1</dfn>(i)                               (0x00406900 + (i*16))</u></td></tr>
<tr><th id="436">436</th><td><u>#define <dfn class="macro" id="_M/NV40_PGRAPH_TLIMIT1" data-ref="_M/NV40_PGRAPH_TLIMIT1">NV40_PGRAPH_TLIMIT1</dfn>(i)                             (0x00406904 + (i*16))</u></td></tr>
<tr><th id="437">437</th><td><u>#define <dfn class="macro" id="_M/NV40_PGRAPH_TSIZE1" data-ref="_M/NV40_PGRAPH_TSIZE1">NV40_PGRAPH_TSIZE1</dfn>(i)                              (0x00406908 + (i*16))</u></td></tr>
<tr><th id="438">438</th><td><u>#define <dfn class="macro" id="_M/NV40_PGRAPH_TSTATUS1" data-ref="_M/NV40_PGRAPH_TSTATUS1">NV40_PGRAPH_TSTATUS1</dfn>(i)                            (0x0040690C + (i*16))</u></td></tr>
<tr><th id="439">439</th><td></td></tr>
<tr><th id="440">440</th><td></td></tr>
<tr><th id="441">441</th><td><i>/* It's a guess that this works on NV03. Confirmed on NV04, though */</i></td></tr>
<tr><th id="442">442</th><td><u>#define <dfn class="macro" id="_M/NV04_PFIFO_DELAY_0" data-ref="_M/NV04_PFIFO_DELAY_0">NV04_PFIFO_DELAY_0</dfn>                                 0x00002040</u></td></tr>
<tr><th id="443">443</th><td><u>#define <dfn class="macro" id="_M/NV04_PFIFO_DMA_TIMESLICE" data-ref="_M/NV04_PFIFO_DMA_TIMESLICE">NV04_PFIFO_DMA_TIMESLICE</dfn>                           0x00002044</u></td></tr>
<tr><th id="444">444</th><td><u>#define <dfn class="macro" id="_M/NV04_PFIFO_NEXT_CHANNEL" data-ref="_M/NV04_PFIFO_NEXT_CHANNEL">NV04_PFIFO_NEXT_CHANNEL</dfn>                            0x00002050</u></td></tr>
<tr><th id="445">445</th><td><u>#define <dfn class="macro" id="_M/NV03_PFIFO_INTR_0" data-ref="_M/NV03_PFIFO_INTR_0">NV03_PFIFO_INTR_0</dfn>                                  0x00002100</u></td></tr>
<tr><th id="446">446</th><td><u>#define <dfn class="macro" id="_M/NV03_PFIFO_INTR_EN_0" data-ref="_M/NV03_PFIFO_INTR_EN_0">NV03_PFIFO_INTR_EN_0</dfn>                               0x00002140</u></td></tr>
<tr><th id="447">447</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_INTR_CACHE_ERROR" data-ref="_M/NV_PFIFO_INTR_CACHE_ERROR">NV_PFIFO_INTR_CACHE_ERROR</dfn>                          (1&lt;&lt;0)</u></td></tr>
<tr><th id="448">448</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_INTR_RUNOUT" data-ref="_M/NV_PFIFO_INTR_RUNOUT">NV_PFIFO_INTR_RUNOUT</dfn>                               (1&lt;&lt;4)</u></td></tr>
<tr><th id="449">449</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_INTR_RUNOUT_OVERFLOW" data-ref="_M/NV_PFIFO_INTR_RUNOUT_OVERFLOW">NV_PFIFO_INTR_RUNOUT_OVERFLOW</dfn>                      (1&lt;&lt;8)</u></td></tr>
<tr><th id="450">450</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_INTR_DMA_PUSHER" data-ref="_M/NV_PFIFO_INTR_DMA_PUSHER">NV_PFIFO_INTR_DMA_PUSHER</dfn>                          (1&lt;&lt;12)</u></td></tr>
<tr><th id="451">451</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_INTR_DMA_PT" data-ref="_M/NV_PFIFO_INTR_DMA_PT">NV_PFIFO_INTR_DMA_PT</dfn>                              (1&lt;&lt;16)</u></td></tr>
<tr><th id="452">452</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_INTR_SEMAPHORE" data-ref="_M/NV_PFIFO_INTR_SEMAPHORE">NV_PFIFO_INTR_SEMAPHORE</dfn>                           (1&lt;&lt;20)</u></td></tr>
<tr><th id="453">453</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_INTR_ACQUIRE_TIMEOUT" data-ref="_M/NV_PFIFO_INTR_ACQUIRE_TIMEOUT">NV_PFIFO_INTR_ACQUIRE_TIMEOUT</dfn>                     (1&lt;&lt;24)</u></td></tr>
<tr><th id="454">454</th><td><u>#define <dfn class="macro" id="_M/NV03_PFIFO_RAMHT" data-ref="_M/NV03_PFIFO_RAMHT">NV03_PFIFO_RAMHT</dfn>                                   0x00002210</u></td></tr>
<tr><th id="455">455</th><td><u>#define <dfn class="macro" id="_M/NV03_PFIFO_RAMFC" data-ref="_M/NV03_PFIFO_RAMFC">NV03_PFIFO_RAMFC</dfn>                                   0x00002214</u></td></tr>
<tr><th id="456">456</th><td><u>#define <dfn class="macro" id="_M/NV03_PFIFO_RAMRO" data-ref="_M/NV03_PFIFO_RAMRO">NV03_PFIFO_RAMRO</dfn>                                   0x00002218</u></td></tr>
<tr><th id="457">457</th><td><u>#define <dfn class="macro" id="_M/NV40_PFIFO_RAMFC" data-ref="_M/NV40_PFIFO_RAMFC">NV40_PFIFO_RAMFC</dfn>                                   0x00002220</u></td></tr>
<tr><th id="458">458</th><td><u>#define <dfn class="macro" id="_M/NV03_PFIFO_CACHES" data-ref="_M/NV03_PFIFO_CACHES">NV03_PFIFO_CACHES</dfn>                                  0x00002500</u></td></tr>
<tr><th id="459">459</th><td><u>#define <dfn class="macro" id="_M/NV04_PFIFO_MODE" data-ref="_M/NV04_PFIFO_MODE">NV04_PFIFO_MODE</dfn>                                    0x00002504</u></td></tr>
<tr><th id="460">460</th><td><u>#define <dfn class="macro" id="_M/NV04_PFIFO_DMA" data-ref="_M/NV04_PFIFO_DMA">NV04_PFIFO_DMA</dfn>                                     0x00002508</u></td></tr>
<tr><th id="461">461</th><td><u>#define <dfn class="macro" id="_M/NV04_PFIFO_SIZE" data-ref="_M/NV04_PFIFO_SIZE">NV04_PFIFO_SIZE</dfn>                                    0x0000250c</u></td></tr>
<tr><th id="462">462</th><td><u>#define <dfn class="macro" id="_M/NV50_PFIFO_CTX_TABLE" data-ref="_M/NV50_PFIFO_CTX_TABLE">NV50_PFIFO_CTX_TABLE</dfn>(c)                        (0x2600+(c)*4)</u></td></tr>
<tr><th id="463">463</th><td><u>#define <dfn class="macro" id="_M/NV50_PFIFO_CTX_TABLE__SIZE" data-ref="_M/NV50_PFIFO_CTX_TABLE__SIZE">NV50_PFIFO_CTX_TABLE__SIZE</dfn>                                128</u></td></tr>
<tr><th id="464">464</th><td><u>#define <dfn class="macro" id="_M/NV50_PFIFO_CTX_TABLE_CHANNEL_ENABLED" data-ref="_M/NV50_PFIFO_CTX_TABLE_CHANNEL_ENABLED">NV50_PFIFO_CTX_TABLE_CHANNEL_ENABLED</dfn>                  (1&lt;&lt;31)</u></td></tr>
<tr><th id="465">465</th><td><u>#define <dfn class="macro" id="_M/NV50_PFIFO_CTX_TABLE_UNK30_BAD" data-ref="_M/NV50_PFIFO_CTX_TABLE_UNK30_BAD">NV50_PFIFO_CTX_TABLE_UNK30_BAD</dfn>                        (1&lt;&lt;30)</u></td></tr>
<tr><th id="466">466</th><td><u>#define <dfn class="macro" id="_M/NV50_PFIFO_CTX_TABLE_INSTANCE_MASK_G80" data-ref="_M/NV50_PFIFO_CTX_TABLE_INSTANCE_MASK_G80">NV50_PFIFO_CTX_TABLE_INSTANCE_MASK_G80</dfn>             0x0FFFFFFF</u></td></tr>
<tr><th id="467">467</th><td><u>#define <dfn class="macro" id="_M/NV50_PFIFO_CTX_TABLE_INSTANCE_MASK_G84" data-ref="_M/NV50_PFIFO_CTX_TABLE_INSTANCE_MASK_G84">NV50_PFIFO_CTX_TABLE_INSTANCE_MASK_G84</dfn>             0x00FFFFFF</u></td></tr>
<tr><th id="468">468</th><td><u>#define <dfn class="macro" id="_M/NV03_PFIFO_CACHE0_PUSH0" data-ref="_M/NV03_PFIFO_CACHE0_PUSH0">NV03_PFIFO_CACHE0_PUSH0</dfn>                            0x00003000</u></td></tr>
<tr><th id="469">469</th><td><u>#define <dfn class="macro" id="_M/NV03_PFIFO_CACHE0_PULL0" data-ref="_M/NV03_PFIFO_CACHE0_PULL0">NV03_PFIFO_CACHE0_PULL0</dfn>                            0x00003040</u></td></tr>
<tr><th id="470">470</th><td><u>#define <dfn class="macro" id="_M/NV04_PFIFO_CACHE0_PULL0" data-ref="_M/NV04_PFIFO_CACHE0_PULL0">NV04_PFIFO_CACHE0_PULL0</dfn>                            0x00003050</u></td></tr>
<tr><th id="471">471</th><td><u>#define <dfn class="macro" id="_M/NV04_PFIFO_CACHE0_PULL1" data-ref="_M/NV04_PFIFO_CACHE0_PULL1">NV04_PFIFO_CACHE0_PULL1</dfn>                            0x00003054</u></td></tr>
<tr><th id="472">472</th><td><u>#define <dfn class="macro" id="_M/NV03_PFIFO_CACHE1_PUSH0" data-ref="_M/NV03_PFIFO_CACHE1_PUSH0">NV03_PFIFO_CACHE1_PUSH0</dfn>                            0x00003200</u></td></tr>
<tr><th id="473">473</th><td><u>#define <dfn class="macro" id="_M/NV03_PFIFO_CACHE1_PUSH1" data-ref="_M/NV03_PFIFO_CACHE1_PUSH1">NV03_PFIFO_CACHE1_PUSH1</dfn>                            0x00003204</u></td></tr>
<tr><th id="474">474</th><td><u>#define <dfn class="macro" id="_M/NV03_PFIFO_CACHE1_PUSH1_DMA" data-ref="_M/NV03_PFIFO_CACHE1_PUSH1_DMA">NV03_PFIFO_CACHE1_PUSH1_DMA</dfn>                            (1&lt;&lt;8)</u></td></tr>
<tr><th id="475">475</th><td><u>#define <dfn class="macro" id="_M/NV40_PFIFO_CACHE1_PUSH1_DMA" data-ref="_M/NV40_PFIFO_CACHE1_PUSH1_DMA">NV40_PFIFO_CACHE1_PUSH1_DMA</dfn>                           (1&lt;&lt;16)</u></td></tr>
<tr><th id="476">476</th><td><u>#define <dfn class="macro" id="_M/NV03_PFIFO_CACHE1_PUSH1_CHID_MASK" data-ref="_M/NV03_PFIFO_CACHE1_PUSH1_CHID_MASK">NV03_PFIFO_CACHE1_PUSH1_CHID_MASK</dfn>                  0x0000000f</u></td></tr>
<tr><th id="477">477</th><td><u>#define <dfn class="macro" id="_M/NV10_PFIFO_CACHE1_PUSH1_CHID_MASK" data-ref="_M/NV10_PFIFO_CACHE1_PUSH1_CHID_MASK">NV10_PFIFO_CACHE1_PUSH1_CHID_MASK</dfn>                  0x0000001f</u></td></tr>
<tr><th id="478">478</th><td><u>#define <dfn class="macro" id="_M/NV50_PFIFO_CACHE1_PUSH1_CHID_MASK" data-ref="_M/NV50_PFIFO_CACHE1_PUSH1_CHID_MASK">NV50_PFIFO_CACHE1_PUSH1_CHID_MASK</dfn>                  0x0000007f</u></td></tr>
<tr><th id="479">479</th><td><u>#define <dfn class="macro" id="_M/NV03_PFIFO_CACHE1_PUT" data-ref="_M/NV03_PFIFO_CACHE1_PUT">NV03_PFIFO_CACHE1_PUT</dfn>                              0x00003210</u></td></tr>
<tr><th id="480">480</th><td><u>#define <dfn class="macro" id="_M/NV04_PFIFO_CACHE1_DMA_PUSH" data-ref="_M/NV04_PFIFO_CACHE1_DMA_PUSH">NV04_PFIFO_CACHE1_DMA_PUSH</dfn>                         0x00003220</u></td></tr>
<tr><th id="481">481</th><td><u>#define <dfn class="macro" id="_M/NV04_PFIFO_CACHE1_DMA_FETCH" data-ref="_M/NV04_PFIFO_CACHE1_DMA_FETCH">NV04_PFIFO_CACHE1_DMA_FETCH</dfn>                        0x00003224</u></td></tr>
<tr><th id="482">482</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_CACHE1_DMA_FETCH_TRIG_8_BYTES" data-ref="_M/NV_PFIFO_CACHE1_DMA_FETCH_TRIG_8_BYTES">NV_PFIFO_CACHE1_DMA_FETCH_TRIG_8_BYTES</dfn>         0x00000000</u></td></tr>
<tr><th id="483">483</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_CACHE1_DMA_FETCH_TRIG_16_BYTES" data-ref="_M/NV_PFIFO_CACHE1_DMA_FETCH_TRIG_16_BYTES">NV_PFIFO_CACHE1_DMA_FETCH_TRIG_16_BYTES</dfn>        0x00000008</u></td></tr>
<tr><th id="484">484</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_CACHE1_DMA_FETCH_TRIG_24_BYTES" data-ref="_M/NV_PFIFO_CACHE1_DMA_FETCH_TRIG_24_BYTES">NV_PFIFO_CACHE1_DMA_FETCH_TRIG_24_BYTES</dfn>        0x00000010</u></td></tr>
<tr><th id="485">485</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_CACHE1_DMA_FETCH_TRIG_32_BYTES" data-ref="_M/NV_PFIFO_CACHE1_DMA_FETCH_TRIG_32_BYTES">NV_PFIFO_CACHE1_DMA_FETCH_TRIG_32_BYTES</dfn>        0x00000018</u></td></tr>
<tr><th id="486">486</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_CACHE1_DMA_FETCH_TRIG_40_BYTES" data-ref="_M/NV_PFIFO_CACHE1_DMA_FETCH_TRIG_40_BYTES">NV_PFIFO_CACHE1_DMA_FETCH_TRIG_40_BYTES</dfn>        0x00000020</u></td></tr>
<tr><th id="487">487</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_CACHE1_DMA_FETCH_TRIG_48_BYTES" data-ref="_M/NV_PFIFO_CACHE1_DMA_FETCH_TRIG_48_BYTES">NV_PFIFO_CACHE1_DMA_FETCH_TRIG_48_BYTES</dfn>        0x00000028</u></td></tr>
<tr><th id="488">488</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_CACHE1_DMA_FETCH_TRIG_56_BYTES" data-ref="_M/NV_PFIFO_CACHE1_DMA_FETCH_TRIG_56_BYTES">NV_PFIFO_CACHE1_DMA_FETCH_TRIG_56_BYTES</dfn>        0x00000030</u></td></tr>
<tr><th id="489">489</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_CACHE1_DMA_FETCH_TRIG_64_BYTES" data-ref="_M/NV_PFIFO_CACHE1_DMA_FETCH_TRIG_64_BYTES">NV_PFIFO_CACHE1_DMA_FETCH_TRIG_64_BYTES</dfn>        0x00000038</u></td></tr>
<tr><th id="490">490</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_CACHE1_DMA_FETCH_TRIG_72_BYTES" data-ref="_M/NV_PFIFO_CACHE1_DMA_FETCH_TRIG_72_BYTES">NV_PFIFO_CACHE1_DMA_FETCH_TRIG_72_BYTES</dfn>        0x00000040</u></td></tr>
<tr><th id="491">491</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_CACHE1_DMA_FETCH_TRIG_80_BYTES" data-ref="_M/NV_PFIFO_CACHE1_DMA_FETCH_TRIG_80_BYTES">NV_PFIFO_CACHE1_DMA_FETCH_TRIG_80_BYTES</dfn>        0x00000048</u></td></tr>
<tr><th id="492">492</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_CACHE1_DMA_FETCH_TRIG_88_BYTES" data-ref="_M/NV_PFIFO_CACHE1_DMA_FETCH_TRIG_88_BYTES">NV_PFIFO_CACHE1_DMA_FETCH_TRIG_88_BYTES</dfn>        0x00000050</u></td></tr>
<tr><th id="493">493</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_CACHE1_DMA_FETCH_TRIG_96_BYTES" data-ref="_M/NV_PFIFO_CACHE1_DMA_FETCH_TRIG_96_BYTES">NV_PFIFO_CACHE1_DMA_FETCH_TRIG_96_BYTES</dfn>        0x00000058</u></td></tr>
<tr><th id="494">494</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_CACHE1_DMA_FETCH_TRIG_104_BYTES" data-ref="_M/NV_PFIFO_CACHE1_DMA_FETCH_TRIG_104_BYTES">NV_PFIFO_CACHE1_DMA_FETCH_TRIG_104_BYTES</dfn>       0x00000060</u></td></tr>
<tr><th id="495">495</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_CACHE1_DMA_FETCH_TRIG_112_BYTES" data-ref="_M/NV_PFIFO_CACHE1_DMA_FETCH_TRIG_112_BYTES">NV_PFIFO_CACHE1_DMA_FETCH_TRIG_112_BYTES</dfn>       0x00000068</u></td></tr>
<tr><th id="496">496</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_CACHE1_DMA_FETCH_TRIG_120_BYTES" data-ref="_M/NV_PFIFO_CACHE1_DMA_FETCH_TRIG_120_BYTES">NV_PFIFO_CACHE1_DMA_FETCH_TRIG_120_BYTES</dfn>       0x00000070</u></td></tr>
<tr><th id="497">497</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_CACHE1_DMA_FETCH_TRIG_128_BYTES" data-ref="_M/NV_PFIFO_CACHE1_DMA_FETCH_TRIG_128_BYTES">NV_PFIFO_CACHE1_DMA_FETCH_TRIG_128_BYTES</dfn>       0x00000078</u></td></tr>
<tr><th id="498">498</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_CACHE1_DMA_FETCH_TRIG_136_BYTES" data-ref="_M/NV_PFIFO_CACHE1_DMA_FETCH_TRIG_136_BYTES">NV_PFIFO_CACHE1_DMA_FETCH_TRIG_136_BYTES</dfn>       0x00000080</u></td></tr>
<tr><th id="499">499</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_CACHE1_DMA_FETCH_TRIG_144_BYTES" data-ref="_M/NV_PFIFO_CACHE1_DMA_FETCH_TRIG_144_BYTES">NV_PFIFO_CACHE1_DMA_FETCH_TRIG_144_BYTES</dfn>       0x00000088</u></td></tr>
<tr><th id="500">500</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_CACHE1_DMA_FETCH_TRIG_152_BYTES" data-ref="_M/NV_PFIFO_CACHE1_DMA_FETCH_TRIG_152_BYTES">NV_PFIFO_CACHE1_DMA_FETCH_TRIG_152_BYTES</dfn>       0x00000090</u></td></tr>
<tr><th id="501">501</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_CACHE1_DMA_FETCH_TRIG_160_BYTES" data-ref="_M/NV_PFIFO_CACHE1_DMA_FETCH_TRIG_160_BYTES">NV_PFIFO_CACHE1_DMA_FETCH_TRIG_160_BYTES</dfn>       0x00000098</u></td></tr>
<tr><th id="502">502</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_CACHE1_DMA_FETCH_TRIG_168_BYTES" data-ref="_M/NV_PFIFO_CACHE1_DMA_FETCH_TRIG_168_BYTES">NV_PFIFO_CACHE1_DMA_FETCH_TRIG_168_BYTES</dfn>       0x000000A0</u></td></tr>
<tr><th id="503">503</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_CACHE1_DMA_FETCH_TRIG_176_BYTES" data-ref="_M/NV_PFIFO_CACHE1_DMA_FETCH_TRIG_176_BYTES">NV_PFIFO_CACHE1_DMA_FETCH_TRIG_176_BYTES</dfn>       0x000000A8</u></td></tr>
<tr><th id="504">504</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_CACHE1_DMA_FETCH_TRIG_184_BYTES" data-ref="_M/NV_PFIFO_CACHE1_DMA_FETCH_TRIG_184_BYTES">NV_PFIFO_CACHE1_DMA_FETCH_TRIG_184_BYTES</dfn>       0x000000B0</u></td></tr>
<tr><th id="505">505</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_CACHE1_DMA_FETCH_TRIG_192_BYTES" data-ref="_M/NV_PFIFO_CACHE1_DMA_FETCH_TRIG_192_BYTES">NV_PFIFO_CACHE1_DMA_FETCH_TRIG_192_BYTES</dfn>       0x000000B8</u></td></tr>
<tr><th id="506">506</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_CACHE1_DMA_FETCH_TRIG_200_BYTES" data-ref="_M/NV_PFIFO_CACHE1_DMA_FETCH_TRIG_200_BYTES">NV_PFIFO_CACHE1_DMA_FETCH_TRIG_200_BYTES</dfn>       0x000000C0</u></td></tr>
<tr><th id="507">507</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_CACHE1_DMA_FETCH_TRIG_208_BYTES" data-ref="_M/NV_PFIFO_CACHE1_DMA_FETCH_TRIG_208_BYTES">NV_PFIFO_CACHE1_DMA_FETCH_TRIG_208_BYTES</dfn>       0x000000C8</u></td></tr>
<tr><th id="508">508</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_CACHE1_DMA_FETCH_TRIG_216_BYTES" data-ref="_M/NV_PFIFO_CACHE1_DMA_FETCH_TRIG_216_BYTES">NV_PFIFO_CACHE1_DMA_FETCH_TRIG_216_BYTES</dfn>       0x000000D0</u></td></tr>
<tr><th id="509">509</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_CACHE1_DMA_FETCH_TRIG_224_BYTES" data-ref="_M/NV_PFIFO_CACHE1_DMA_FETCH_TRIG_224_BYTES">NV_PFIFO_CACHE1_DMA_FETCH_TRIG_224_BYTES</dfn>       0x000000D8</u></td></tr>
<tr><th id="510">510</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_CACHE1_DMA_FETCH_TRIG_232_BYTES" data-ref="_M/NV_PFIFO_CACHE1_DMA_FETCH_TRIG_232_BYTES">NV_PFIFO_CACHE1_DMA_FETCH_TRIG_232_BYTES</dfn>       0x000000E0</u></td></tr>
<tr><th id="511">511</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_CACHE1_DMA_FETCH_TRIG_240_BYTES" data-ref="_M/NV_PFIFO_CACHE1_DMA_FETCH_TRIG_240_BYTES">NV_PFIFO_CACHE1_DMA_FETCH_TRIG_240_BYTES</dfn>       0x000000E8</u></td></tr>
<tr><th id="512">512</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_CACHE1_DMA_FETCH_TRIG_248_BYTES" data-ref="_M/NV_PFIFO_CACHE1_DMA_FETCH_TRIG_248_BYTES">NV_PFIFO_CACHE1_DMA_FETCH_TRIG_248_BYTES</dfn>       0x000000F0</u></td></tr>
<tr><th id="513">513</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_CACHE1_DMA_FETCH_TRIG_256_BYTES" data-ref="_M/NV_PFIFO_CACHE1_DMA_FETCH_TRIG_256_BYTES">NV_PFIFO_CACHE1_DMA_FETCH_TRIG_256_BYTES</dfn>       0x000000F8</u></td></tr>
<tr><th id="514">514</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_CACHE1_DMA_FETCH_SIZE" data-ref="_M/NV_PFIFO_CACHE1_DMA_FETCH_SIZE">NV_PFIFO_CACHE1_DMA_FETCH_SIZE</dfn>                 0x0000E000</u></td></tr>
<tr><th id="515">515</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_CACHE1_DMA_FETCH_SIZE_32_BYTES" data-ref="_M/NV_PFIFO_CACHE1_DMA_FETCH_SIZE_32_BYTES">NV_PFIFO_CACHE1_DMA_FETCH_SIZE_32_BYTES</dfn>        0x00000000</u></td></tr>
<tr><th id="516">516</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_CACHE1_DMA_FETCH_SIZE_64_BYTES" data-ref="_M/NV_PFIFO_CACHE1_DMA_FETCH_SIZE_64_BYTES">NV_PFIFO_CACHE1_DMA_FETCH_SIZE_64_BYTES</dfn>        0x00002000</u></td></tr>
<tr><th id="517">517</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_CACHE1_DMA_FETCH_SIZE_96_BYTES" data-ref="_M/NV_PFIFO_CACHE1_DMA_FETCH_SIZE_96_BYTES">NV_PFIFO_CACHE1_DMA_FETCH_SIZE_96_BYTES</dfn>        0x00004000</u></td></tr>
<tr><th id="518">518</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_CACHE1_DMA_FETCH_SIZE_128_BYTES" data-ref="_M/NV_PFIFO_CACHE1_DMA_FETCH_SIZE_128_BYTES">NV_PFIFO_CACHE1_DMA_FETCH_SIZE_128_BYTES</dfn>       0x00006000</u></td></tr>
<tr><th id="519">519</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_CACHE1_DMA_FETCH_SIZE_160_BYTES" data-ref="_M/NV_PFIFO_CACHE1_DMA_FETCH_SIZE_160_BYTES">NV_PFIFO_CACHE1_DMA_FETCH_SIZE_160_BYTES</dfn>       0x00008000</u></td></tr>
<tr><th id="520">520</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_CACHE1_DMA_FETCH_SIZE_192_BYTES" data-ref="_M/NV_PFIFO_CACHE1_DMA_FETCH_SIZE_192_BYTES">NV_PFIFO_CACHE1_DMA_FETCH_SIZE_192_BYTES</dfn>       0x0000A000</u></td></tr>
<tr><th id="521">521</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_CACHE1_DMA_FETCH_SIZE_224_BYTES" data-ref="_M/NV_PFIFO_CACHE1_DMA_FETCH_SIZE_224_BYTES">NV_PFIFO_CACHE1_DMA_FETCH_SIZE_224_BYTES</dfn>       0x0000C000</u></td></tr>
<tr><th id="522">522</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_CACHE1_DMA_FETCH_SIZE_256_BYTES" data-ref="_M/NV_PFIFO_CACHE1_DMA_FETCH_SIZE_256_BYTES">NV_PFIFO_CACHE1_DMA_FETCH_SIZE_256_BYTES</dfn>       0x0000E000</u></td></tr>
<tr><th id="523">523</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS" data-ref="_M/NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS">NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS</dfn>             0x001F0000</u></td></tr>
<tr><th id="524">524</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_0" data-ref="_M/NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_0">NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_0</dfn>           0x00000000</u></td></tr>
<tr><th id="525">525</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_1" data-ref="_M/NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_1">NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_1</dfn>           0x00010000</u></td></tr>
<tr><th id="526">526</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_2" data-ref="_M/NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_2">NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_2</dfn>           0x00020000</u></td></tr>
<tr><th id="527">527</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_3" data-ref="_M/NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_3">NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_3</dfn>           0x00030000</u></td></tr>
<tr><th id="528">528</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_4" data-ref="_M/NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_4">NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_4</dfn>           0x00040000</u></td></tr>
<tr><th id="529">529</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_5" data-ref="_M/NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_5">NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_5</dfn>           0x00050000</u></td></tr>
<tr><th id="530">530</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_6" data-ref="_M/NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_6">NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_6</dfn>           0x00060000</u></td></tr>
<tr><th id="531">531</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_7" data-ref="_M/NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_7">NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_7</dfn>           0x00070000</u></td></tr>
<tr><th id="532">532</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_8" data-ref="_M/NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_8">NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_8</dfn>           0x00080000</u></td></tr>
<tr><th id="533">533</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_9" data-ref="_M/NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_9">NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_9</dfn>           0x00090000</u></td></tr>
<tr><th id="534">534</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_10" data-ref="_M/NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_10">NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_10</dfn>          0x000A0000</u></td></tr>
<tr><th id="535">535</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_11" data-ref="_M/NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_11">NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_11</dfn>          0x000B0000</u></td></tr>
<tr><th id="536">536</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_12" data-ref="_M/NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_12">NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_12</dfn>          0x000C0000</u></td></tr>
<tr><th id="537">537</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_13" data-ref="_M/NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_13">NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_13</dfn>          0x000D0000</u></td></tr>
<tr><th id="538">538</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_14" data-ref="_M/NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_14">NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_14</dfn>          0x000E0000</u></td></tr>
<tr><th id="539">539</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_15" data-ref="_M/NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_15">NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_15</dfn>          0x000F0000</u></td></tr>
<tr><th id="540">540</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_CACHE1_ENDIAN" data-ref="_M/NV_PFIFO_CACHE1_ENDIAN">NV_PFIFO_CACHE1_ENDIAN</dfn>                         0x80000000</u></td></tr>
<tr><th id="541">541</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_CACHE1_LITTLE_ENDIAN" data-ref="_M/NV_PFIFO_CACHE1_LITTLE_ENDIAN">NV_PFIFO_CACHE1_LITTLE_ENDIAN</dfn>                  0x7FFFFFFF</u></td></tr>
<tr><th id="542">542</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_CACHE1_BIG_ENDIAN" data-ref="_M/NV_PFIFO_CACHE1_BIG_ENDIAN">NV_PFIFO_CACHE1_BIG_ENDIAN</dfn>                     0x80000000</u></td></tr>
<tr><th id="543">543</th><td><u>#define <dfn class="macro" id="_M/NV04_PFIFO_CACHE1_DMA_STATE" data-ref="_M/NV04_PFIFO_CACHE1_DMA_STATE">NV04_PFIFO_CACHE1_DMA_STATE</dfn>                        0x00003228</u></td></tr>
<tr><th id="544">544</th><td><u>#define <dfn class="macro" id="_M/NV04_PFIFO_CACHE1_DMA_INSTANCE" data-ref="_M/NV04_PFIFO_CACHE1_DMA_INSTANCE">NV04_PFIFO_CACHE1_DMA_INSTANCE</dfn>                     0x0000322c</u></td></tr>
<tr><th id="545">545</th><td><u>#define <dfn class="macro" id="_M/NV04_PFIFO_CACHE1_DMA_CTL" data-ref="_M/NV04_PFIFO_CACHE1_DMA_CTL">NV04_PFIFO_CACHE1_DMA_CTL</dfn>                          0x00003230</u></td></tr>
<tr><th id="546">546</th><td><u>#define <dfn class="macro" id="_M/NV04_PFIFO_CACHE1_DMA_PUT" data-ref="_M/NV04_PFIFO_CACHE1_DMA_PUT">NV04_PFIFO_CACHE1_DMA_PUT</dfn>                          0x00003240</u></td></tr>
<tr><th id="547">547</th><td><u>#define <dfn class="macro" id="_M/NV04_PFIFO_CACHE1_DMA_GET" data-ref="_M/NV04_PFIFO_CACHE1_DMA_GET">NV04_PFIFO_CACHE1_DMA_GET</dfn>                          0x00003244</u></td></tr>
<tr><th id="548">548</th><td><u>#define <dfn class="macro" id="_M/NV10_PFIFO_CACHE1_REF_CNT" data-ref="_M/NV10_PFIFO_CACHE1_REF_CNT">NV10_PFIFO_CACHE1_REF_CNT</dfn>                          0x00003248</u></td></tr>
<tr><th id="549">549</th><td><u>#define <dfn class="macro" id="_M/NV10_PFIFO_CACHE1_DMA_SUBROUTINE" data-ref="_M/NV10_PFIFO_CACHE1_DMA_SUBROUTINE">NV10_PFIFO_CACHE1_DMA_SUBROUTINE</dfn>                   0x0000324C</u></td></tr>
<tr><th id="550">550</th><td><u>#define <dfn class="macro" id="_M/NV03_PFIFO_CACHE1_PULL0" data-ref="_M/NV03_PFIFO_CACHE1_PULL0">NV03_PFIFO_CACHE1_PULL0</dfn>                            0x00003240</u></td></tr>
<tr><th id="551">551</th><td><u>#define <dfn class="macro" id="_M/NV04_PFIFO_CACHE1_PULL0" data-ref="_M/NV04_PFIFO_CACHE1_PULL0">NV04_PFIFO_CACHE1_PULL0</dfn>                            0x00003250</u></td></tr>
<tr><th id="552">552</th><td><u>#    define <dfn class="macro" id="_M/NV04_PFIFO_CACHE1_PULL0_HASH_FAILED" data-ref="_M/NV04_PFIFO_CACHE1_PULL0_HASH_FAILED">NV04_PFIFO_CACHE1_PULL0_HASH_FAILED</dfn>            0x00000010</u></td></tr>
<tr><th id="553">553</th><td><u>#    define <dfn class="macro" id="_M/NV04_PFIFO_CACHE1_PULL0_HASH_BUSY" data-ref="_M/NV04_PFIFO_CACHE1_PULL0_HASH_BUSY">NV04_PFIFO_CACHE1_PULL0_HASH_BUSY</dfn>              0x00001000</u></td></tr>
<tr><th id="554">554</th><td><u>#define <dfn class="macro" id="_M/NV03_PFIFO_CACHE1_PULL1" data-ref="_M/NV03_PFIFO_CACHE1_PULL1">NV03_PFIFO_CACHE1_PULL1</dfn>                            0x00003250</u></td></tr>
<tr><th id="555">555</th><td><u>#define <dfn class="macro" id="_M/NV04_PFIFO_CACHE1_PULL1" data-ref="_M/NV04_PFIFO_CACHE1_PULL1">NV04_PFIFO_CACHE1_PULL1</dfn>                            0x00003254</u></td></tr>
<tr><th id="556">556</th><td><u>#define <dfn class="macro" id="_M/NV04_PFIFO_CACHE1_HASH" data-ref="_M/NV04_PFIFO_CACHE1_HASH">NV04_PFIFO_CACHE1_HASH</dfn>                             0x00003258</u></td></tr>
<tr><th id="557">557</th><td><u>#define <dfn class="macro" id="_M/NV10_PFIFO_CACHE1_ACQUIRE_TIMEOUT" data-ref="_M/NV10_PFIFO_CACHE1_ACQUIRE_TIMEOUT">NV10_PFIFO_CACHE1_ACQUIRE_TIMEOUT</dfn>                  0x00003260</u></td></tr>
<tr><th id="558">558</th><td><u>#define <dfn class="macro" id="_M/NV10_PFIFO_CACHE1_ACQUIRE_TIMESTAMP" data-ref="_M/NV10_PFIFO_CACHE1_ACQUIRE_TIMESTAMP">NV10_PFIFO_CACHE1_ACQUIRE_TIMESTAMP</dfn>                0x00003264</u></td></tr>
<tr><th id="559">559</th><td><u>#define <dfn class="macro" id="_M/NV10_PFIFO_CACHE1_ACQUIRE_VALUE" data-ref="_M/NV10_PFIFO_CACHE1_ACQUIRE_VALUE">NV10_PFIFO_CACHE1_ACQUIRE_VALUE</dfn>                    0x00003268</u></td></tr>
<tr><th id="560">560</th><td><u>#define <dfn class="macro" id="_M/NV10_PFIFO_CACHE1_SEMAPHORE" data-ref="_M/NV10_PFIFO_CACHE1_SEMAPHORE">NV10_PFIFO_CACHE1_SEMAPHORE</dfn>                        0x0000326C</u></td></tr>
<tr><th id="561">561</th><td><u>#define <dfn class="macro" id="_M/NV03_PFIFO_CACHE1_GET" data-ref="_M/NV03_PFIFO_CACHE1_GET">NV03_PFIFO_CACHE1_GET</dfn>                              0x00003270</u></td></tr>
<tr><th id="562">562</th><td><u>#define <dfn class="macro" id="_M/NV04_PFIFO_CACHE1_ENGINE" data-ref="_M/NV04_PFIFO_CACHE1_ENGINE">NV04_PFIFO_CACHE1_ENGINE</dfn>                           0x00003280</u></td></tr>
<tr><th id="563">563</th><td><u>#define <dfn class="macro" id="_M/NV04_PFIFO_CACHE1_DMA_DCOUNT" data-ref="_M/NV04_PFIFO_CACHE1_DMA_DCOUNT">NV04_PFIFO_CACHE1_DMA_DCOUNT</dfn>                       0x000032A0</u></td></tr>
<tr><th id="564">564</th><td><u>#define <dfn class="macro" id="_M/NV40_PFIFO_GRCTX_INSTANCE" data-ref="_M/NV40_PFIFO_GRCTX_INSTANCE">NV40_PFIFO_GRCTX_INSTANCE</dfn>                          0x000032E0</u></td></tr>
<tr><th id="565">565</th><td><u>#define <dfn class="macro" id="_M/NV40_PFIFO_UNK32E4" data-ref="_M/NV40_PFIFO_UNK32E4">NV40_PFIFO_UNK32E4</dfn>                                 0x000032E4</u></td></tr>
<tr><th id="566">566</th><td><u>#define <dfn class="macro" id="_M/NV04_PFIFO_CACHE1_METHOD" data-ref="_M/NV04_PFIFO_CACHE1_METHOD">NV04_PFIFO_CACHE1_METHOD</dfn>(i)                (0x00003800+(i*8))</u></td></tr>
<tr><th id="567">567</th><td><u>#define <dfn class="macro" id="_M/NV04_PFIFO_CACHE1_DATA" data-ref="_M/NV04_PFIFO_CACHE1_DATA">NV04_PFIFO_CACHE1_DATA</dfn>(i)                  (0x00003804+(i*8))</u></td></tr>
<tr><th id="568">568</th><td><u>#define <dfn class="macro" id="_M/NV40_PFIFO_CACHE1_METHOD" data-ref="_M/NV40_PFIFO_CACHE1_METHOD">NV40_PFIFO_CACHE1_METHOD</dfn>(i)                (0x00090000+(i*8))</u></td></tr>
<tr><th id="569">569</th><td><u>#define <dfn class="macro" id="_M/NV40_PFIFO_CACHE1_DATA" data-ref="_M/NV40_PFIFO_CACHE1_DATA">NV40_PFIFO_CACHE1_DATA</dfn>(i)                  (0x00090004+(i*8))</u></td></tr>
<tr><th id="570">570</th><td></td></tr>
<tr><th id="571">571</th><td><u>#define <dfn class="macro" id="_M/NV_CRTC0_INTSTAT" data-ref="_M/NV_CRTC0_INTSTAT">NV_CRTC0_INTSTAT</dfn>                                   0x00600100</u></td></tr>
<tr><th id="572">572</th><td><u>#define <dfn class="macro" id="_M/NV_CRTC0_INTEN" data-ref="_M/NV_CRTC0_INTEN">NV_CRTC0_INTEN</dfn>                                     0x00600140</u></td></tr>
<tr><th id="573">573</th><td><u>#define <dfn class="macro" id="_M/NV_CRTC1_INTSTAT" data-ref="_M/NV_CRTC1_INTSTAT">NV_CRTC1_INTSTAT</dfn>                                   0x00602100</u></td></tr>
<tr><th id="574">574</th><td><u>#define <dfn class="macro" id="_M/NV_CRTC1_INTEN" data-ref="_M/NV_CRTC1_INTEN">NV_CRTC1_INTEN</dfn>                                     0x00602140</u></td></tr>
<tr><th id="575">575</th><td><u>#    define <dfn class="macro" id="_M/NV_CRTC_INTR_VBLANK" data-ref="_M/NV_CRTC_INTR_VBLANK">NV_CRTC_INTR_VBLANK</dfn>                                (1&lt;&lt;0)</u></td></tr>
<tr><th id="576">576</th><td></td></tr>
<tr><th id="577">577</th><td><u>#define <dfn class="macro" id="_M/NV04_PRAMIN" data-ref="_M/NV04_PRAMIN">NV04_PRAMIN</dfn>						0x00700000</u></td></tr>
<tr><th id="578">578</th><td></td></tr>
<tr><th id="579">579</th><td><i>/* Fifo commands. These are not regs, neither masks */</i></td></tr>
<tr><th id="580">580</th><td><u>#define <dfn class="macro" id="_M/NV03_FIFO_CMD_JUMP" data-ref="_M/NV03_FIFO_CMD_JUMP">NV03_FIFO_CMD_JUMP</dfn>                                 0x20000000</u></td></tr>
<tr><th id="581">581</th><td><u>#define <dfn class="macro" id="_M/NV03_FIFO_CMD_JUMP_OFFSET_MASK" data-ref="_M/NV03_FIFO_CMD_JUMP_OFFSET_MASK">NV03_FIFO_CMD_JUMP_OFFSET_MASK</dfn>                     0x1ffffffc</u></td></tr>
<tr><th id="582">582</th><td><u>#define <dfn class="macro" id="_M/NV03_FIFO_CMD_REWIND" data-ref="_M/NV03_FIFO_CMD_REWIND">NV03_FIFO_CMD_REWIND</dfn>                               (NV03_FIFO_CMD_JUMP | (0 &amp; NV03_FIFO_CMD_JUMP_OFFSET_MASK))</u></td></tr>
<tr><th id="583">583</th><td></td></tr>
<tr><th id="584">584</th><td><i>/* This is a partial import from rules-ng, a few things may be duplicated.</i></td></tr>
<tr><th id="585">585</th><td><i> * Eventually we should completely import everything from rules-ng.</i></td></tr>
<tr><th id="586">586</th><td><i> * For the moment check rules-ng for docs.</i></td></tr>
<tr><th id="587">587</th><td><i>  */</i></td></tr>
<tr><th id="588">588</th><td></td></tr>
<tr><th id="589">589</th><td><u>#define <dfn class="macro" id="_M/NV50_PMC" data-ref="_M/NV50_PMC">NV50_PMC</dfn>                                            0x00000000</u></td></tr>
<tr><th id="590">590</th><td><u>#define <dfn class="macro" id="_M/NV50_PMC__LEN" data-ref="_M/NV50_PMC__LEN">NV50_PMC__LEN</dfn>                                              0x1</u></td></tr>
<tr><th id="591">591</th><td><u>#define <dfn class="macro" id="_M/NV50_PMC__ESIZE" data-ref="_M/NV50_PMC__ESIZE">NV50_PMC__ESIZE</dfn>                                         0x2000</u></td></tr>
<tr><th id="592">592</th><td><u>#    define <dfn class="macro" id="_M/NV50_PMC_BOOT_0" data-ref="_M/NV50_PMC_BOOT_0">NV50_PMC_BOOT_0</dfn>                                 0x00000000</u></td></tr>
<tr><th id="593">593</th><td><u>#        define <dfn class="macro" id="_M/NV50_PMC_BOOT_0_REVISION" data-ref="_M/NV50_PMC_BOOT_0_REVISION">NV50_PMC_BOOT_0_REVISION</dfn>                    0x000000ff</u></td></tr>
<tr><th id="594">594</th><td><u>#        define <dfn class="macro" id="_M/NV50_PMC_BOOT_0_REVISION__SHIFT" data-ref="_M/NV50_PMC_BOOT_0_REVISION__SHIFT">NV50_PMC_BOOT_0_REVISION__SHIFT</dfn>                      0</u></td></tr>
<tr><th id="595">595</th><td><u>#        define <dfn class="macro" id="_M/NV50_PMC_BOOT_0_ARCH" data-ref="_M/NV50_PMC_BOOT_0_ARCH">NV50_PMC_BOOT_0_ARCH</dfn>                        0x0ff00000</u></td></tr>
<tr><th id="596">596</th><td><u>#        define <dfn class="macro" id="_M/NV50_PMC_BOOT_0_ARCH__SHIFT" data-ref="_M/NV50_PMC_BOOT_0_ARCH__SHIFT">NV50_PMC_BOOT_0_ARCH__SHIFT</dfn>                         20</u></td></tr>
<tr><th id="597">597</th><td><u>#    define <dfn class="macro" id="_M/NV50_PMC_INTR_0" data-ref="_M/NV50_PMC_INTR_0">NV50_PMC_INTR_0</dfn>                                 0x00000100</u></td></tr>
<tr><th id="598">598</th><td><u>#        define <dfn class="macro" id="_M/NV50_PMC_INTR_0_PFIFO" data-ref="_M/NV50_PMC_INTR_0_PFIFO">NV50_PMC_INTR_0_PFIFO</dfn>                           (1&lt;&lt;8)</u></td></tr>
<tr><th id="599">599</th><td><u>#        define <dfn class="macro" id="_M/NV50_PMC_INTR_0_PGRAPH" data-ref="_M/NV50_PMC_INTR_0_PGRAPH">NV50_PMC_INTR_0_PGRAPH</dfn>                         (1&lt;&lt;12)</u></td></tr>
<tr><th id="600">600</th><td><u>#        define <dfn class="macro" id="_M/NV50_PMC_INTR_0_PTIMER" data-ref="_M/NV50_PMC_INTR_0_PTIMER">NV50_PMC_INTR_0_PTIMER</dfn>                         (1&lt;&lt;20)</u></td></tr>
<tr><th id="601">601</th><td><u>#        define <dfn class="macro" id="_M/NV50_PMC_INTR_0_HOTPLUG" data-ref="_M/NV50_PMC_INTR_0_HOTPLUG">NV50_PMC_INTR_0_HOTPLUG</dfn>                        (1&lt;&lt;21)</u></td></tr>
<tr><th id="602">602</th><td><u>#        define <dfn class="macro" id="_M/NV50_PMC_INTR_0_DISPLAY" data-ref="_M/NV50_PMC_INTR_0_DISPLAY">NV50_PMC_INTR_0_DISPLAY</dfn>                        (1&lt;&lt;26)</u></td></tr>
<tr><th id="603">603</th><td><u>#    define <dfn class="macro" id="_M/NV50_PMC_INTR_EN_0" data-ref="_M/NV50_PMC_INTR_EN_0">NV50_PMC_INTR_EN_0</dfn>                              0x00000140</u></td></tr>
<tr><th id="604">604</th><td><u>#        define <dfn class="macro" id="_M/NV50_PMC_INTR_EN_0_MASTER" data-ref="_M/NV50_PMC_INTR_EN_0_MASTER">NV50_PMC_INTR_EN_0_MASTER</dfn>                       (1&lt;&lt;0)</u></td></tr>
<tr><th id="605">605</th><td><u>#            define <dfn class="macro" id="_M/NV50_PMC_INTR_EN_0_MASTER_DISABLED" data-ref="_M/NV50_PMC_INTR_EN_0_MASTER_DISABLED">NV50_PMC_INTR_EN_0_MASTER_DISABLED</dfn>          (0&lt;&lt;0)</u></td></tr>
<tr><th id="606">606</th><td><u>#            define <dfn class="macro" id="_M/NV50_PMC_INTR_EN_0_MASTER_ENABLED" data-ref="_M/NV50_PMC_INTR_EN_0_MASTER_ENABLED">NV50_PMC_INTR_EN_0_MASTER_ENABLED</dfn>           (1&lt;&lt;0)</u></td></tr>
<tr><th id="607">607</th><td><u>#    define <dfn class="macro" id="_M/NV50_PMC_ENABLE" data-ref="_M/NV50_PMC_ENABLE">NV50_PMC_ENABLE</dfn>                                 0x00000200</u></td></tr>
<tr><th id="608">608</th><td><u>#        define <dfn class="macro" id="_M/NV50_PMC_ENABLE_PFIFO" data-ref="_M/NV50_PMC_ENABLE_PFIFO">NV50_PMC_ENABLE_PFIFO</dfn>                           (1&lt;&lt;8)</u></td></tr>
<tr><th id="609">609</th><td><u>#        define <dfn class="macro" id="_M/NV50_PMC_ENABLE_PGRAPH" data-ref="_M/NV50_PMC_ENABLE_PGRAPH">NV50_PMC_ENABLE_PGRAPH</dfn>                         (1&lt;&lt;12)</u></td></tr>
<tr><th id="610">610</th><td></td></tr>
<tr><th id="611">611</th><td><u>#define <dfn class="macro" id="_M/NV50_PCONNECTOR" data-ref="_M/NV50_PCONNECTOR">NV50_PCONNECTOR</dfn>                                     0x0000e000</u></td></tr>
<tr><th id="612">612</th><td><u>#define <dfn class="macro" id="_M/NV50_PCONNECTOR__LEN" data-ref="_M/NV50_PCONNECTOR__LEN">NV50_PCONNECTOR__LEN</dfn>                                       0x1</u></td></tr>
<tr><th id="613">613</th><td><u>#define <dfn class="macro" id="_M/NV50_PCONNECTOR__ESIZE" data-ref="_M/NV50_PCONNECTOR__ESIZE">NV50_PCONNECTOR__ESIZE</dfn>                                  0x1000</u></td></tr>
<tr><th id="614">614</th><td><u>#    define <dfn class="macro" id="_M/NV50_PCONNECTOR_HOTPLUG_INTR" data-ref="_M/NV50_PCONNECTOR_HOTPLUG_INTR">NV50_PCONNECTOR_HOTPLUG_INTR</dfn>                    0x0000e050</u></td></tr>
<tr><th id="615">615</th><td><u>#        define <dfn class="macro" id="_M/NV50_PCONNECTOR_HOTPLUG_INTR_PLUG_I2C0" data-ref="_M/NV50_PCONNECTOR_HOTPLUG_INTR_PLUG_I2C0">NV50_PCONNECTOR_HOTPLUG_INTR_PLUG_I2C0</dfn>          (1&lt;&lt;0)</u></td></tr>
<tr><th id="616">616</th><td><u>#        define <dfn class="macro" id="_M/NV50_PCONNECTOR_HOTPLUG_INTR_PLUG_I2C1" data-ref="_M/NV50_PCONNECTOR_HOTPLUG_INTR_PLUG_I2C1">NV50_PCONNECTOR_HOTPLUG_INTR_PLUG_I2C1</dfn>          (1&lt;&lt;1)</u></td></tr>
<tr><th id="617">617</th><td><u>#        define <dfn class="macro" id="_M/NV50_PCONNECTOR_HOTPLUG_INTR_PLUG_I2C2" data-ref="_M/NV50_PCONNECTOR_HOTPLUG_INTR_PLUG_I2C2">NV50_PCONNECTOR_HOTPLUG_INTR_PLUG_I2C2</dfn>          (1&lt;&lt;2)</u></td></tr>
<tr><th id="618">618</th><td><u>#        define <dfn class="macro" id="_M/NV50_PCONNECTOR_HOTPLUG_INTR_PLUG_I2C3" data-ref="_M/NV50_PCONNECTOR_HOTPLUG_INTR_PLUG_I2C3">NV50_PCONNECTOR_HOTPLUG_INTR_PLUG_I2C3</dfn>          (1&lt;&lt;3)</u></td></tr>
<tr><th id="619">619</th><td><u>#        define <dfn class="macro" id="_M/NV50_PCONNECTOR_HOTPLUG_INTR_UNPLUG_I2C0" data-ref="_M/NV50_PCONNECTOR_HOTPLUG_INTR_UNPLUG_I2C0">NV50_PCONNECTOR_HOTPLUG_INTR_UNPLUG_I2C0</dfn>       (1&lt;&lt;16)</u></td></tr>
<tr><th id="620">620</th><td><u>#        define <dfn class="macro" id="_M/NV50_PCONNECTOR_HOTPLUG_INTR_UNPLUG_I2C1" data-ref="_M/NV50_PCONNECTOR_HOTPLUG_INTR_UNPLUG_I2C1">NV50_PCONNECTOR_HOTPLUG_INTR_UNPLUG_I2C1</dfn>       (1&lt;&lt;17)</u></td></tr>
<tr><th id="621">621</th><td><u>#        define <dfn class="macro" id="_M/NV50_PCONNECTOR_HOTPLUG_INTR_UNPLUG_I2C2" data-ref="_M/NV50_PCONNECTOR_HOTPLUG_INTR_UNPLUG_I2C2">NV50_PCONNECTOR_HOTPLUG_INTR_UNPLUG_I2C2</dfn>       (1&lt;&lt;18)</u></td></tr>
<tr><th id="622">622</th><td><u>#        define <dfn class="macro" id="_M/NV50_PCONNECTOR_HOTPLUG_INTR_UNPLUG_I2C3" data-ref="_M/NV50_PCONNECTOR_HOTPLUG_INTR_UNPLUG_I2C3">NV50_PCONNECTOR_HOTPLUG_INTR_UNPLUG_I2C3</dfn>       (1&lt;&lt;19)</u></td></tr>
<tr><th id="623">623</th><td><u>#    define <dfn class="macro" id="_M/NV50_PCONNECTOR_HOTPLUG_CTRL" data-ref="_M/NV50_PCONNECTOR_HOTPLUG_CTRL">NV50_PCONNECTOR_HOTPLUG_CTRL</dfn>                    0x0000e054</u></td></tr>
<tr><th id="624">624</th><td><u>#        define <dfn class="macro" id="_M/NV50_PCONNECTOR_HOTPLUG_CTRL_PLUG_I2C0" data-ref="_M/NV50_PCONNECTOR_HOTPLUG_CTRL_PLUG_I2C0">NV50_PCONNECTOR_HOTPLUG_CTRL_PLUG_I2C0</dfn>          (1&lt;&lt;0)</u></td></tr>
<tr><th id="625">625</th><td><u>#        define <dfn class="macro" id="_M/NV50_PCONNECTOR_HOTPLUG_CTRL_PLUG_I2C1" data-ref="_M/NV50_PCONNECTOR_HOTPLUG_CTRL_PLUG_I2C1">NV50_PCONNECTOR_HOTPLUG_CTRL_PLUG_I2C1</dfn>          (1&lt;&lt;1)</u></td></tr>
<tr><th id="626">626</th><td><u>#        define <dfn class="macro" id="_M/NV50_PCONNECTOR_HOTPLUG_CTRL_PLUG_I2C2" data-ref="_M/NV50_PCONNECTOR_HOTPLUG_CTRL_PLUG_I2C2">NV50_PCONNECTOR_HOTPLUG_CTRL_PLUG_I2C2</dfn>          (1&lt;&lt;2)</u></td></tr>
<tr><th id="627">627</th><td><u>#        define <dfn class="macro" id="_M/NV50_PCONNECTOR_HOTPLUG_CTRL_PLUG_I2C3" data-ref="_M/NV50_PCONNECTOR_HOTPLUG_CTRL_PLUG_I2C3">NV50_PCONNECTOR_HOTPLUG_CTRL_PLUG_I2C3</dfn>          (1&lt;&lt;3)</u></td></tr>
<tr><th id="628">628</th><td><u>#        define <dfn class="macro" id="_M/NV50_PCONNECTOR_HOTPLUG_CTRL_UNPLUG_I2C0" data-ref="_M/NV50_PCONNECTOR_HOTPLUG_CTRL_UNPLUG_I2C0">NV50_PCONNECTOR_HOTPLUG_CTRL_UNPLUG_I2C0</dfn>       (1&lt;&lt;16)</u></td></tr>
<tr><th id="629">629</th><td><u>#        define <dfn class="macro" id="_M/NV50_PCONNECTOR_HOTPLUG_CTRL_UNPLUG_I2C1" data-ref="_M/NV50_PCONNECTOR_HOTPLUG_CTRL_UNPLUG_I2C1">NV50_PCONNECTOR_HOTPLUG_CTRL_UNPLUG_I2C1</dfn>       (1&lt;&lt;17)</u></td></tr>
<tr><th id="630">630</th><td><u>#        define <dfn class="macro" id="_M/NV50_PCONNECTOR_HOTPLUG_CTRL_UNPLUG_I2C2" data-ref="_M/NV50_PCONNECTOR_HOTPLUG_CTRL_UNPLUG_I2C2">NV50_PCONNECTOR_HOTPLUG_CTRL_UNPLUG_I2C2</dfn>       (1&lt;&lt;18)</u></td></tr>
<tr><th id="631">631</th><td><u>#        define <dfn class="macro" id="_M/NV50_PCONNECTOR_HOTPLUG_CTRL_UNPLUG_I2C3" data-ref="_M/NV50_PCONNECTOR_HOTPLUG_CTRL_UNPLUG_I2C3">NV50_PCONNECTOR_HOTPLUG_CTRL_UNPLUG_I2C3</dfn>       (1&lt;&lt;19)</u></td></tr>
<tr><th id="632">632</th><td><u>#    define <dfn class="macro" id="_M/NV50_PCONNECTOR_HOTPLUG_STATE" data-ref="_M/NV50_PCONNECTOR_HOTPLUG_STATE">NV50_PCONNECTOR_HOTPLUG_STATE</dfn>                   0x0000e104</u></td></tr>
<tr><th id="633">633</th><td><u>#        define <dfn class="macro" id="_M/NV50_PCONNECTOR_HOTPLUG_STATE_PIN_CONNECTED_I2C0" data-ref="_M/NV50_PCONNECTOR_HOTPLUG_STATE_PIN_CONNECTED_I2C0">NV50_PCONNECTOR_HOTPLUG_STATE_PIN_CONNECTED_I2C0</dfn> (1&lt;&lt;2)</u></td></tr>
<tr><th id="634">634</th><td><u>#        define <dfn class="macro" id="_M/NV50_PCONNECTOR_HOTPLUG_STATE_PIN_CONNECTED_I2C1" data-ref="_M/NV50_PCONNECTOR_HOTPLUG_STATE_PIN_CONNECTED_I2C1">NV50_PCONNECTOR_HOTPLUG_STATE_PIN_CONNECTED_I2C1</dfn> (1&lt;&lt;6)</u></td></tr>
<tr><th id="635">635</th><td><u>#        define <dfn class="macro" id="_M/NV50_PCONNECTOR_HOTPLUG_STATE_PIN_CONNECTED_I2C2" data-ref="_M/NV50_PCONNECTOR_HOTPLUG_STATE_PIN_CONNECTED_I2C2">NV50_PCONNECTOR_HOTPLUG_STATE_PIN_CONNECTED_I2C2</dfn> (1&lt;&lt;10)</u></td></tr>
<tr><th id="636">636</th><td><u>#        define <dfn class="macro" id="_M/NV50_PCONNECTOR_HOTPLUG_STATE_PIN_CONNECTED_I2C3" data-ref="_M/NV50_PCONNECTOR_HOTPLUG_STATE_PIN_CONNECTED_I2C3">NV50_PCONNECTOR_HOTPLUG_STATE_PIN_CONNECTED_I2C3</dfn> (1&lt;&lt;14)</u></td></tr>
<tr><th id="637">637</th><td><u>#    define <dfn class="macro" id="_M/NV50_PCONNECTOR_I2C_PORT_0" data-ref="_M/NV50_PCONNECTOR_I2C_PORT_0">NV50_PCONNECTOR_I2C_PORT_0</dfn>                      0x0000e138</u></td></tr>
<tr><th id="638">638</th><td><u>#    define <dfn class="macro" id="_M/NV50_PCONNECTOR_I2C_PORT_1" data-ref="_M/NV50_PCONNECTOR_I2C_PORT_1">NV50_PCONNECTOR_I2C_PORT_1</dfn>                      0x0000e150</u></td></tr>
<tr><th id="639">639</th><td><u>#    define <dfn class="macro" id="_M/NV50_PCONNECTOR_I2C_PORT_2" data-ref="_M/NV50_PCONNECTOR_I2C_PORT_2">NV50_PCONNECTOR_I2C_PORT_2</dfn>                      0x0000e168</u></td></tr>
<tr><th id="640">640</th><td><u>#    define <dfn class="macro" id="_M/NV50_PCONNECTOR_I2C_PORT_3" data-ref="_M/NV50_PCONNECTOR_I2C_PORT_3">NV50_PCONNECTOR_I2C_PORT_3</dfn>                      0x0000e180</u></td></tr>
<tr><th id="641">641</th><td><u>#    define <dfn class="macro" id="_M/NV50_PCONNECTOR_I2C_PORT_4" data-ref="_M/NV50_PCONNECTOR_I2C_PORT_4">NV50_PCONNECTOR_I2C_PORT_4</dfn>                      0x0000e240</u></td></tr>
<tr><th id="642">642</th><td><u>#    define <dfn class="macro" id="_M/NV50_PCONNECTOR_I2C_PORT_5" data-ref="_M/NV50_PCONNECTOR_I2C_PORT_5">NV50_PCONNECTOR_I2C_PORT_5</dfn>                      0x0000e258</u></td></tr>
<tr><th id="643">643</th><td></td></tr>
<tr><th id="644">644</th><td><u>#define <dfn class="macro" id="_M/NV50_AUXCH_DATA_OUT" data-ref="_M/NV50_AUXCH_DATA_OUT">NV50_AUXCH_DATA_OUT</dfn>(i, n)            ((n) * 4 + (i) * 0x50 + 0x0000e4c0)</u></td></tr>
<tr><th id="645">645</th><td><u>#define <dfn class="macro" id="_M/NV50_AUXCH_DATA_OUT__SIZE" data-ref="_M/NV50_AUXCH_DATA_OUT__SIZE">NV50_AUXCH_DATA_OUT__SIZE</dfn>                                             4</u></td></tr>
<tr><th id="646">646</th><td><u>#define <dfn class="macro" id="_M/NV50_AUXCH_DATA_IN" data-ref="_M/NV50_AUXCH_DATA_IN">NV50_AUXCH_DATA_IN</dfn>(i, n)             ((n) * 4 + (i) * 0x50 + 0x0000e4d0)</u></td></tr>
<tr><th id="647">647</th><td><u>#define <dfn class="macro" id="_M/NV50_AUXCH_DATA_IN__SIZE" data-ref="_M/NV50_AUXCH_DATA_IN__SIZE">NV50_AUXCH_DATA_IN__SIZE</dfn>                                              4</u></td></tr>
<tr><th id="648">648</th><td><u>#define <dfn class="macro" id="_M/NV50_AUXCH_ADDR" data-ref="_M/NV50_AUXCH_ADDR">NV50_AUXCH_ADDR</dfn>(i)                             ((i) * 0x50 + 0x0000e4e0)</u></td></tr>
<tr><th id="649">649</th><td><u>#define <dfn class="macro" id="_M/NV50_AUXCH_CTRL" data-ref="_M/NV50_AUXCH_CTRL">NV50_AUXCH_CTRL</dfn>(i)                             ((i) * 0x50 + 0x0000e4e4)</u></td></tr>
<tr><th id="650">650</th><td><u>#define <dfn class="macro" id="_M/NV50_AUXCH_CTRL_LINKSTAT" data-ref="_M/NV50_AUXCH_CTRL_LINKSTAT">NV50_AUXCH_CTRL_LINKSTAT</dfn>                                     0x01000000</u></td></tr>
<tr><th id="651">651</th><td><u>#define <dfn class="macro" id="_M/NV50_AUXCH_CTRL_LINKSTAT_NOT_READY" data-ref="_M/NV50_AUXCH_CTRL_LINKSTAT_NOT_READY">NV50_AUXCH_CTRL_LINKSTAT_NOT_READY</dfn>                           0x00000000</u></td></tr>
<tr><th id="652">652</th><td><u>#define <dfn class="macro" id="_M/NV50_AUXCH_CTRL_LINKSTAT_READY" data-ref="_M/NV50_AUXCH_CTRL_LINKSTAT_READY">NV50_AUXCH_CTRL_LINKSTAT_READY</dfn>                               0x01000000</u></td></tr>
<tr><th id="653">653</th><td><u>#define <dfn class="macro" id="_M/NV50_AUXCH_CTRL_LINKEN" data-ref="_M/NV50_AUXCH_CTRL_LINKEN">NV50_AUXCH_CTRL_LINKEN</dfn>                                       0x00100000</u></td></tr>
<tr><th id="654">654</th><td><u>#define <dfn class="macro" id="_M/NV50_AUXCH_CTRL_LINKEN_DISABLED" data-ref="_M/NV50_AUXCH_CTRL_LINKEN_DISABLED">NV50_AUXCH_CTRL_LINKEN_DISABLED</dfn>                              0x00000000</u></td></tr>
<tr><th id="655">655</th><td><u>#define <dfn class="macro" id="_M/NV50_AUXCH_CTRL_LINKEN_ENABLED" data-ref="_M/NV50_AUXCH_CTRL_LINKEN_ENABLED">NV50_AUXCH_CTRL_LINKEN_ENABLED</dfn>                               0x00100000</u></td></tr>
<tr><th id="656">656</th><td><u>#define <dfn class="macro" id="_M/NV50_AUXCH_CTRL_EXEC" data-ref="_M/NV50_AUXCH_CTRL_EXEC">NV50_AUXCH_CTRL_EXEC</dfn>                                         0x00010000</u></td></tr>
<tr><th id="657">657</th><td><u>#define <dfn class="macro" id="_M/NV50_AUXCH_CTRL_EXEC_COMPLETE" data-ref="_M/NV50_AUXCH_CTRL_EXEC_COMPLETE">NV50_AUXCH_CTRL_EXEC_COMPLETE</dfn>                                0x00000000</u></td></tr>
<tr><th id="658">658</th><td><u>#define <dfn class="macro" id="_M/NV50_AUXCH_CTRL_EXEC_IN_PROCESS" data-ref="_M/NV50_AUXCH_CTRL_EXEC_IN_PROCESS">NV50_AUXCH_CTRL_EXEC_IN_PROCESS</dfn>                              0x00010000</u></td></tr>
<tr><th id="659">659</th><td><u>#define <dfn class="macro" id="_M/NV50_AUXCH_CTRL_CMD" data-ref="_M/NV50_AUXCH_CTRL_CMD">NV50_AUXCH_CTRL_CMD</dfn>                                          0x0000f000</u></td></tr>
<tr><th id="660">660</th><td><u>#define <dfn class="macro" id="_M/NV50_AUXCH_CTRL_CMD_SHIFT" data-ref="_M/NV50_AUXCH_CTRL_CMD_SHIFT">NV50_AUXCH_CTRL_CMD_SHIFT</dfn>                                            12</u></td></tr>
<tr><th id="661">661</th><td><u>#define <dfn class="macro" id="_M/NV50_AUXCH_CTRL_LEN" data-ref="_M/NV50_AUXCH_CTRL_LEN">NV50_AUXCH_CTRL_LEN</dfn>                                          0x0000000f</u></td></tr>
<tr><th id="662">662</th><td><u>#define <dfn class="macro" id="_M/NV50_AUXCH_CTRL_LEN_SHIFT" data-ref="_M/NV50_AUXCH_CTRL_LEN_SHIFT">NV50_AUXCH_CTRL_LEN_SHIFT</dfn>                                             0</u></td></tr>
<tr><th id="663">663</th><td><u>#define <dfn class="macro" id="_M/NV50_AUXCH_STAT" data-ref="_M/NV50_AUXCH_STAT">NV50_AUXCH_STAT</dfn>(i)                             ((i) * 0x50 + 0x0000e4e8)</u></td></tr>
<tr><th id="664">664</th><td><u>#define <dfn class="macro" id="_M/NV50_AUXCH_STAT_STATE" data-ref="_M/NV50_AUXCH_STAT_STATE">NV50_AUXCH_STAT_STATE</dfn>                                        0x10000000</u></td></tr>
<tr><th id="665">665</th><td><u>#define <dfn class="macro" id="_M/NV50_AUXCH_STAT_STATE_NOT_READY" data-ref="_M/NV50_AUXCH_STAT_STATE_NOT_READY">NV50_AUXCH_STAT_STATE_NOT_READY</dfn>                              0x00000000</u></td></tr>
<tr><th id="666">666</th><td><u>#define <dfn class="macro" id="_M/NV50_AUXCH_STAT_STATE_READY" data-ref="_M/NV50_AUXCH_STAT_STATE_READY">NV50_AUXCH_STAT_STATE_READY</dfn>                                  0x10000000</u></td></tr>
<tr><th id="667">667</th><td><u>#define <dfn class="macro" id="_M/NV50_AUXCH_STAT_REPLY" data-ref="_M/NV50_AUXCH_STAT_REPLY">NV50_AUXCH_STAT_REPLY</dfn>                                        0x000f0000</u></td></tr>
<tr><th id="668">668</th><td><u>#define <dfn class="macro" id="_M/NV50_AUXCH_STAT_REPLY_AUX" data-ref="_M/NV50_AUXCH_STAT_REPLY_AUX">NV50_AUXCH_STAT_REPLY_AUX</dfn>                                    0x00030000</u></td></tr>
<tr><th id="669">669</th><td><u>#define <dfn class="macro" id="_M/NV50_AUXCH_STAT_REPLY_AUX_ACK" data-ref="_M/NV50_AUXCH_STAT_REPLY_AUX_ACK">NV50_AUXCH_STAT_REPLY_AUX_ACK</dfn>                                0x00000000</u></td></tr>
<tr><th id="670">670</th><td><u>#define <dfn class="macro" id="_M/NV50_AUXCH_STAT_REPLY_AUX_NACK" data-ref="_M/NV50_AUXCH_STAT_REPLY_AUX_NACK">NV50_AUXCH_STAT_REPLY_AUX_NACK</dfn>                               0x00010000</u></td></tr>
<tr><th id="671">671</th><td><u>#define <dfn class="macro" id="_M/NV50_AUXCH_STAT_REPLY_AUX_DEFER" data-ref="_M/NV50_AUXCH_STAT_REPLY_AUX_DEFER">NV50_AUXCH_STAT_REPLY_AUX_DEFER</dfn>                              0x00020000</u></td></tr>
<tr><th id="672">672</th><td><u>#define <dfn class="macro" id="_M/NV50_AUXCH_STAT_REPLY_I2C" data-ref="_M/NV50_AUXCH_STAT_REPLY_I2C">NV50_AUXCH_STAT_REPLY_I2C</dfn>                                    0x000c0000</u></td></tr>
<tr><th id="673">673</th><td><u>#define <dfn class="macro" id="_M/NV50_AUXCH_STAT_REPLY_I2C_ACK" data-ref="_M/NV50_AUXCH_STAT_REPLY_I2C_ACK">NV50_AUXCH_STAT_REPLY_I2C_ACK</dfn>                                0x00000000</u></td></tr>
<tr><th id="674">674</th><td><u>#define <dfn class="macro" id="_M/NV50_AUXCH_STAT_REPLY_I2C_NACK" data-ref="_M/NV50_AUXCH_STAT_REPLY_I2C_NACK">NV50_AUXCH_STAT_REPLY_I2C_NACK</dfn>                               0x00040000</u></td></tr>
<tr><th id="675">675</th><td><u>#define <dfn class="macro" id="_M/NV50_AUXCH_STAT_REPLY_I2C_DEFER" data-ref="_M/NV50_AUXCH_STAT_REPLY_I2C_DEFER">NV50_AUXCH_STAT_REPLY_I2C_DEFER</dfn>                              0x00080000</u></td></tr>
<tr><th id="676">676</th><td><u>#define <dfn class="macro" id="_M/NV50_AUXCH_STAT_COUNT" data-ref="_M/NV50_AUXCH_STAT_COUNT">NV50_AUXCH_STAT_COUNT</dfn>                                        0x0000001f</u></td></tr>
<tr><th id="677">677</th><td></td></tr>
<tr><th id="678">678</th><td><u>#define <dfn class="macro" id="_M/NV50_PBUS" data-ref="_M/NV50_PBUS">NV50_PBUS</dfn>                                           0x00088000</u></td></tr>
<tr><th id="679">679</th><td><u>#define <dfn class="macro" id="_M/NV50_PBUS__LEN" data-ref="_M/NV50_PBUS__LEN">NV50_PBUS__LEN</dfn>                                             0x1</u></td></tr>
<tr><th id="680">680</th><td><u>#define <dfn class="macro" id="_M/NV50_PBUS__ESIZE" data-ref="_M/NV50_PBUS__ESIZE">NV50_PBUS__ESIZE</dfn>                                        0x1000</u></td></tr>
<tr><th id="681">681</th><td><u>#    define <dfn class="macro" id="_M/NV50_PBUS_PCI_ID" data-ref="_M/NV50_PBUS_PCI_ID">NV50_PBUS_PCI_ID</dfn>                                0x00088000</u></td></tr>
<tr><th id="682">682</th><td><u>#        define <dfn class="macro" id="_M/NV50_PBUS_PCI_ID_VENDOR_ID" data-ref="_M/NV50_PBUS_PCI_ID_VENDOR_ID">NV50_PBUS_PCI_ID_VENDOR_ID</dfn>                  0x0000ffff</u></td></tr>
<tr><th id="683">683</th><td><u>#        define <dfn class="macro" id="_M/NV50_PBUS_PCI_ID_VENDOR_ID__SHIFT" data-ref="_M/NV50_PBUS_PCI_ID_VENDOR_ID__SHIFT">NV50_PBUS_PCI_ID_VENDOR_ID__SHIFT</dfn>                    0</u></td></tr>
<tr><th id="684">684</th><td><u>#        define <dfn class="macro" id="_M/NV50_PBUS_PCI_ID_DEVICE_ID" data-ref="_M/NV50_PBUS_PCI_ID_DEVICE_ID">NV50_PBUS_PCI_ID_DEVICE_ID</dfn>                  0xffff0000</u></td></tr>
<tr><th id="685">685</th><td><u>#        define <dfn class="macro" id="_M/NV50_PBUS_PCI_ID_DEVICE_ID__SHIFT" data-ref="_M/NV50_PBUS_PCI_ID_DEVICE_ID__SHIFT">NV50_PBUS_PCI_ID_DEVICE_ID__SHIFT</dfn>                   16</u></td></tr>
<tr><th id="686">686</th><td></td></tr>
<tr><th id="687">687</th><td><u>#define <dfn class="macro" id="_M/NV50_PFB" data-ref="_M/NV50_PFB">NV50_PFB</dfn>                                            0x00100000</u></td></tr>
<tr><th id="688">688</th><td><u>#define <dfn class="macro" id="_M/NV50_PFB__LEN" data-ref="_M/NV50_PFB__LEN">NV50_PFB__LEN</dfn>                                              0x1</u></td></tr>
<tr><th id="689">689</th><td><u>#define <dfn class="macro" id="_M/NV50_PFB__ESIZE" data-ref="_M/NV50_PFB__ESIZE">NV50_PFB__ESIZE</dfn>                                         0x1000</u></td></tr>
<tr><th id="690">690</th><td></td></tr>
<tr><th id="691">691</th><td><u>#define <dfn class="macro" id="_M/NV50_PEXTDEV" data-ref="_M/NV50_PEXTDEV">NV50_PEXTDEV</dfn>                                        0x00101000</u></td></tr>
<tr><th id="692">692</th><td><u>#define <dfn class="macro" id="_M/NV50_PEXTDEV__LEN" data-ref="_M/NV50_PEXTDEV__LEN">NV50_PEXTDEV__LEN</dfn>                                          0x1</u></td></tr>
<tr><th id="693">693</th><td><u>#define <dfn class="macro" id="_M/NV50_PEXTDEV__ESIZE" data-ref="_M/NV50_PEXTDEV__ESIZE">NV50_PEXTDEV__ESIZE</dfn>                                     0x1000</u></td></tr>
<tr><th id="694">694</th><td></td></tr>
<tr><th id="695">695</th><td><u>#define <dfn class="macro" id="_M/NV50_PROM" data-ref="_M/NV50_PROM">NV50_PROM</dfn>                                           0x00300000</u></td></tr>
<tr><th id="696">696</th><td><u>#define <dfn class="macro" id="_M/NV50_PROM__LEN" data-ref="_M/NV50_PROM__LEN">NV50_PROM__LEN</dfn>                                             0x1</u></td></tr>
<tr><th id="697">697</th><td><u>#define <dfn class="macro" id="_M/NV50_PROM__ESIZE" data-ref="_M/NV50_PROM__ESIZE">NV50_PROM__ESIZE</dfn>                                       0x10000</u></td></tr>
<tr><th id="698">698</th><td></td></tr>
<tr><th id="699">699</th><td><u>#define <dfn class="macro" id="_M/NV50_PGRAPH" data-ref="_M/NV50_PGRAPH">NV50_PGRAPH</dfn>                                         0x00400000</u></td></tr>
<tr><th id="700">700</th><td><u>#define <dfn class="macro" id="_M/NV50_PGRAPH__LEN" data-ref="_M/NV50_PGRAPH__LEN">NV50_PGRAPH__LEN</dfn>                                           0x1</u></td></tr>
<tr><th id="701">701</th><td><u>#define <dfn class="macro" id="_M/NV50_PGRAPH__ESIZE" data-ref="_M/NV50_PGRAPH__ESIZE">NV50_PGRAPH__ESIZE</dfn>                                     0x10000</u></td></tr>
<tr><th id="702">702</th><td></td></tr>
<tr><th id="703">703</th><td><u>#define <dfn class="macro" id="_M/NV50_PDISPLAY" data-ref="_M/NV50_PDISPLAY">NV50_PDISPLAY</dfn>                                                0x00610000</u></td></tr>
<tr><th id="704">704</th><td><u>#define <dfn class="macro" id="_M/NV50_PDISPLAY_OBJECTS" data-ref="_M/NV50_PDISPLAY_OBJECTS">NV50_PDISPLAY_OBJECTS</dfn>                                        0x00610010</u></td></tr>
<tr><th id="705">705</th><td><u>#define <dfn class="macro" id="_M/NV50_PDISPLAY_INTR_0" data-ref="_M/NV50_PDISPLAY_INTR_0">NV50_PDISPLAY_INTR_0</dfn>                                         0x00610020</u></td></tr>
<tr><th id="706">706</th><td><u>#define <dfn class="macro" id="_M/NV50_PDISPLAY_INTR_1" data-ref="_M/NV50_PDISPLAY_INTR_1">NV50_PDISPLAY_INTR_1</dfn>                                         0x00610024</u></td></tr>
<tr><th id="707">707</th><td><u>#define <dfn class="macro" id="_M/NV50_PDISPLAY_INTR_1_VBLANK_CRTC" data-ref="_M/NV50_PDISPLAY_INTR_1_VBLANK_CRTC">NV50_PDISPLAY_INTR_1_VBLANK_CRTC</dfn>                             0x0000000c</u></td></tr>
<tr><th id="708">708</th><td><u>#define <dfn class="macro" id="_M/NV50_PDISPLAY_INTR_1_VBLANK_CRTC_SHIFT" data-ref="_M/NV50_PDISPLAY_INTR_1_VBLANK_CRTC_SHIFT">NV50_PDISPLAY_INTR_1_VBLANK_CRTC_SHIFT</dfn>                                2</u></td></tr>
<tr><th id="709">709</th><td><u>#define <dfn class="macro" id="_M/NV50_PDISPLAY_INTR_1_VBLANK_CRTC_" data-ref="_M/NV50_PDISPLAY_INTR_1_VBLANK_CRTC_">NV50_PDISPLAY_INTR_1_VBLANK_CRTC_</dfn>(n)                   (1 &lt;&lt; ((n) + 2))</u></td></tr>
<tr><th id="710">710</th><td><u>#define <dfn class="macro" id="_M/NV50_PDISPLAY_INTR_1_VBLANK_CRTC_0" data-ref="_M/NV50_PDISPLAY_INTR_1_VBLANK_CRTC_0">NV50_PDISPLAY_INTR_1_VBLANK_CRTC_0</dfn>                           0x00000004</u></td></tr>
<tr><th id="711">711</th><td><u>#define <dfn class="macro" id="_M/NV50_PDISPLAY_INTR_1_VBLANK_CRTC_1" data-ref="_M/NV50_PDISPLAY_INTR_1_VBLANK_CRTC_1">NV50_PDISPLAY_INTR_1_VBLANK_CRTC_1</dfn>                           0x00000008</u></td></tr>
<tr><th id="712">712</th><td><u>#define <dfn class="macro" id="_M/NV50_PDISPLAY_INTR_1_CLK_UNK10" data-ref="_M/NV50_PDISPLAY_INTR_1_CLK_UNK10">NV50_PDISPLAY_INTR_1_CLK_UNK10</dfn>                               0x00000010</u></td></tr>
<tr><th id="713">713</th><td><u>#define <dfn class="macro" id="_M/NV50_PDISPLAY_INTR_1_CLK_UNK20" data-ref="_M/NV50_PDISPLAY_INTR_1_CLK_UNK20">NV50_PDISPLAY_INTR_1_CLK_UNK20</dfn>                               0x00000020</u></td></tr>
<tr><th id="714">714</th><td><u>#define <dfn class="macro" id="_M/NV50_PDISPLAY_INTR_1_CLK_UNK40" data-ref="_M/NV50_PDISPLAY_INTR_1_CLK_UNK40">NV50_PDISPLAY_INTR_1_CLK_UNK40</dfn>                               0x00000040</u></td></tr>
<tr><th id="715">715</th><td><u>#define <dfn class="macro" id="_M/NV50_PDISPLAY_INTR_EN_0" data-ref="_M/NV50_PDISPLAY_INTR_EN_0">NV50_PDISPLAY_INTR_EN_0</dfn>                                      0x00610028</u></td></tr>
<tr><th id="716">716</th><td><u>#define <dfn class="macro" id="_M/NV50_PDISPLAY_INTR_EN_1" data-ref="_M/NV50_PDISPLAY_INTR_EN_1">NV50_PDISPLAY_INTR_EN_1</dfn>                                      0x0061002c</u></td></tr>
<tr><th id="717">717</th><td><u>#define <dfn class="macro" id="_M/NV50_PDISPLAY_INTR_EN_1_VBLANK_CRTC" data-ref="_M/NV50_PDISPLAY_INTR_EN_1_VBLANK_CRTC">NV50_PDISPLAY_INTR_EN_1_VBLANK_CRTC</dfn>                          0x0000000c</u></td></tr>
<tr><th id="718">718</th><td><u>#define <dfn class="macro" id="_M/NV50_PDISPLAY_INTR_EN_1_VBLANK_CRTC_" data-ref="_M/NV50_PDISPLAY_INTR_EN_1_VBLANK_CRTC_">NV50_PDISPLAY_INTR_EN_1_VBLANK_CRTC_</dfn>(n)                 (1 &lt;&lt; ((n) + 2))</u></td></tr>
<tr><th id="719">719</th><td><u>#define <dfn class="macro" id="_M/NV50_PDISPLAY_INTR_EN_1_VBLANK_CRTC_0" data-ref="_M/NV50_PDISPLAY_INTR_EN_1_VBLANK_CRTC_0">NV50_PDISPLAY_INTR_EN_1_VBLANK_CRTC_0</dfn>                        0x00000004</u></td></tr>
<tr><th id="720">720</th><td><u>#define <dfn class="macro" id="_M/NV50_PDISPLAY_INTR_EN_1_VBLANK_CRTC_1" data-ref="_M/NV50_PDISPLAY_INTR_EN_1_VBLANK_CRTC_1">NV50_PDISPLAY_INTR_EN_1_VBLANK_CRTC_1</dfn>                        0x00000008</u></td></tr>
<tr><th id="721">721</th><td><u>#define <dfn class="macro" id="_M/NV50_PDISPLAY_INTR_EN_1_CLK_UNK10" data-ref="_M/NV50_PDISPLAY_INTR_EN_1_CLK_UNK10">NV50_PDISPLAY_INTR_EN_1_CLK_UNK10</dfn>                            0x00000010</u></td></tr>
<tr><th id="722">722</th><td><u>#define <dfn class="macro" id="_M/NV50_PDISPLAY_INTR_EN_1_CLK_UNK20" data-ref="_M/NV50_PDISPLAY_INTR_EN_1_CLK_UNK20">NV50_PDISPLAY_INTR_EN_1_CLK_UNK20</dfn>                            0x00000020</u></td></tr>
<tr><th id="723">723</th><td><u>#define <dfn class="macro" id="_M/NV50_PDISPLAY_INTR_EN_1_CLK_UNK40" data-ref="_M/NV50_PDISPLAY_INTR_EN_1_CLK_UNK40">NV50_PDISPLAY_INTR_EN_1_CLK_UNK40</dfn>                            0x00000040</u></td></tr>
<tr><th id="724">724</th><td><u>#define <dfn class="macro" id="_M/NV50_PDISPLAY_UNK30_CTRL" data-ref="_M/NV50_PDISPLAY_UNK30_CTRL">NV50_PDISPLAY_UNK30_CTRL</dfn>                                     0x00610030</u></td></tr>
<tr><th id="725">725</th><td><u>#define <dfn class="macro" id="_M/NV50_PDISPLAY_UNK30_CTRL_UPDATE_VCLK0" data-ref="_M/NV50_PDISPLAY_UNK30_CTRL_UPDATE_VCLK0">NV50_PDISPLAY_UNK30_CTRL_UPDATE_VCLK0</dfn>                        0x00000200</u></td></tr>
<tr><th id="726">726</th><td><u>#define <dfn class="macro" id="_M/NV50_PDISPLAY_UNK30_CTRL_UPDATE_VCLK1" data-ref="_M/NV50_PDISPLAY_UNK30_CTRL_UPDATE_VCLK1">NV50_PDISPLAY_UNK30_CTRL_UPDATE_VCLK1</dfn>                        0x00000400</u></td></tr>
<tr><th id="727">727</th><td><u>#define <dfn class="macro" id="_M/NV50_PDISPLAY_UNK30_CTRL_PENDING" data-ref="_M/NV50_PDISPLAY_UNK30_CTRL_PENDING">NV50_PDISPLAY_UNK30_CTRL_PENDING</dfn>                             0x80000000</u></td></tr>
<tr><th id="728">728</th><td><u>#define <dfn class="macro" id="_M/NV50_PDISPLAY_TRAPPED_ADDR" data-ref="_M/NV50_PDISPLAY_TRAPPED_ADDR">NV50_PDISPLAY_TRAPPED_ADDR</dfn>(i)                  ((i) * 0x08 + 0x00610080)</u></td></tr>
<tr><th id="729">729</th><td><u>#define <dfn class="macro" id="_M/NV50_PDISPLAY_TRAPPED_DATA" data-ref="_M/NV50_PDISPLAY_TRAPPED_DATA">NV50_PDISPLAY_TRAPPED_DATA</dfn>(i)                  ((i) * 0x08 + 0x00610084)</u></td></tr>
<tr><th id="730">730</th><td><u>#define <dfn class="macro" id="_M/NV50_PDISPLAY_EVO_CTRL" data-ref="_M/NV50_PDISPLAY_EVO_CTRL">NV50_PDISPLAY_EVO_CTRL</dfn>(i)                      ((i) * 0x10 + 0x00610200)</u></td></tr>
<tr><th id="731">731</th><td><u>#define <dfn class="macro" id="_M/NV50_PDISPLAY_EVO_CTRL_DMA" data-ref="_M/NV50_PDISPLAY_EVO_CTRL_DMA">NV50_PDISPLAY_EVO_CTRL_DMA</dfn>                                   0x00000010</u></td></tr>
<tr><th id="732">732</th><td><u>#define <dfn class="macro" id="_M/NV50_PDISPLAY_EVO_CTRL_DMA_DISABLED" data-ref="_M/NV50_PDISPLAY_EVO_CTRL_DMA_DISABLED">NV50_PDISPLAY_EVO_CTRL_DMA_DISABLED</dfn>                          0x00000000</u></td></tr>
<tr><th id="733">733</th><td><u>#define <dfn class="macro" id="_M/NV50_PDISPLAY_EVO_CTRL_DMA_ENABLED" data-ref="_M/NV50_PDISPLAY_EVO_CTRL_DMA_ENABLED">NV50_PDISPLAY_EVO_CTRL_DMA_ENABLED</dfn>                           0x00000010</u></td></tr>
<tr><th id="734">734</th><td><u>#define <dfn class="macro" id="_M/NV50_PDISPLAY_EVO_DMA_CB" data-ref="_M/NV50_PDISPLAY_EVO_DMA_CB">NV50_PDISPLAY_EVO_DMA_CB</dfn>(i)                    ((i) * 0x10 + 0x00610204)</u></td></tr>
<tr><th id="735">735</th><td><u>#define <dfn class="macro" id="_M/NV50_PDISPLAY_EVO_DMA_CB_LOCATION" data-ref="_M/NV50_PDISPLAY_EVO_DMA_CB_LOCATION">NV50_PDISPLAY_EVO_DMA_CB_LOCATION</dfn>                            0x00000002</u></td></tr>
<tr><th id="736">736</th><td><u>#define <dfn class="macro" id="_M/NV50_PDISPLAY_EVO_DMA_CB_LOCATION_VRAM" data-ref="_M/NV50_PDISPLAY_EVO_DMA_CB_LOCATION_VRAM">NV50_PDISPLAY_EVO_DMA_CB_LOCATION_VRAM</dfn>                       0x00000000</u></td></tr>
<tr><th id="737">737</th><td><u>#define <dfn class="macro" id="_M/NV50_PDISPLAY_EVO_DMA_CB_LOCATION_SYSTEM" data-ref="_M/NV50_PDISPLAY_EVO_DMA_CB_LOCATION_SYSTEM">NV50_PDISPLAY_EVO_DMA_CB_LOCATION_SYSTEM</dfn>                     0x00000002</u></td></tr>
<tr><th id="738">738</th><td><u>#define <dfn class="macro" id="_M/NV50_PDISPLAY_EVO_DMA_CB_VALID" data-ref="_M/NV50_PDISPLAY_EVO_DMA_CB_VALID">NV50_PDISPLAY_EVO_DMA_CB_VALID</dfn>                               0x00000001</u></td></tr>
<tr><th id="739">739</th><td><u>#define <dfn class="macro" id="_M/NV50_PDISPLAY_EVO_UNK2" data-ref="_M/NV50_PDISPLAY_EVO_UNK2">NV50_PDISPLAY_EVO_UNK2</dfn>(i)                      ((i) * 0x10 + 0x00610208)</u></td></tr>
<tr><th id="740">740</th><td><u>#define <dfn class="macro" id="_M/NV50_PDISPLAY_EVO_HASH_TAG" data-ref="_M/NV50_PDISPLAY_EVO_HASH_TAG">NV50_PDISPLAY_EVO_HASH_TAG</dfn>(i)                  ((i) * 0x10 + 0x0061020c)</u></td></tr>
<tr><th id="741">741</th><td></td></tr>
<tr><th id="742">742</th><td><u>#define <dfn class="macro" id="_M/NV50_PDISPLAY_CURSOR" data-ref="_M/NV50_PDISPLAY_CURSOR">NV50_PDISPLAY_CURSOR</dfn>                                         0x00610270</u></td></tr>
<tr><th id="743">743</th><td><u>#define <dfn class="macro" id="_M/NV50_PDISPLAY_CURSOR_CURSOR_CTRL2" data-ref="_M/NV50_PDISPLAY_CURSOR_CURSOR_CTRL2">NV50_PDISPLAY_CURSOR_CURSOR_CTRL2</dfn>(i)           ((i) * 0x10 + 0x00610270)</u></td></tr>
<tr><th id="744">744</th><td><u>#define <dfn class="macro" id="_M/NV50_PDISPLAY_CURSOR_CURSOR_CTRL2_ON" data-ref="_M/NV50_PDISPLAY_CURSOR_CURSOR_CTRL2_ON">NV50_PDISPLAY_CURSOR_CURSOR_CTRL2_ON</dfn>                         0x00000001</u></td></tr>
<tr><th id="745">745</th><td><u>#define <dfn class="macro" id="_M/NV50_PDISPLAY_CURSOR_CURSOR_CTRL2_STATUS" data-ref="_M/NV50_PDISPLAY_CURSOR_CURSOR_CTRL2_STATUS">NV50_PDISPLAY_CURSOR_CURSOR_CTRL2_STATUS</dfn>                     0x00030000</u></td></tr>
<tr><th id="746">746</th><td><u>#define <dfn class="macro" id="_M/NV50_PDISPLAY_CURSOR_CURSOR_CTRL2_STATUS_ACTIVE" data-ref="_M/NV50_PDISPLAY_CURSOR_CURSOR_CTRL2_STATUS_ACTIVE">NV50_PDISPLAY_CURSOR_CURSOR_CTRL2_STATUS_ACTIVE</dfn>              0x00010000</u></td></tr>
<tr><th id="747">747</th><td></td></tr>
<tr><th id="748">748</th><td><u>#define <dfn class="macro" id="_M/NV50_PDISPLAY_PIO_CTRL" data-ref="_M/NV50_PDISPLAY_PIO_CTRL">NV50_PDISPLAY_PIO_CTRL</dfn>                                       0x00610300</u></td></tr>
<tr><th id="749">749</th><td><u>#define <dfn class="macro" id="_M/NV50_PDISPLAY_PIO_CTRL_PENDING" data-ref="_M/NV50_PDISPLAY_PIO_CTRL_PENDING">NV50_PDISPLAY_PIO_CTRL_PENDING</dfn>                               0x80000000</u></td></tr>
<tr><th id="750">750</th><td><u>#define <dfn class="macro" id="_M/NV50_PDISPLAY_PIO_CTRL_MTHD" data-ref="_M/NV50_PDISPLAY_PIO_CTRL_MTHD">NV50_PDISPLAY_PIO_CTRL_MTHD</dfn>                                  0x00001ffc</u></td></tr>
<tr><th id="751">751</th><td><u>#define <dfn class="macro" id="_M/NV50_PDISPLAY_PIO_CTRL_ENABLED" data-ref="_M/NV50_PDISPLAY_PIO_CTRL_ENABLED">NV50_PDISPLAY_PIO_CTRL_ENABLED</dfn>                               0x00000001</u></td></tr>
<tr><th id="752">752</th><td><u>#define <dfn class="macro" id="_M/NV50_PDISPLAY_PIO_DATA" data-ref="_M/NV50_PDISPLAY_PIO_DATA">NV50_PDISPLAY_PIO_DATA</dfn>                                       0x00610304</u></td></tr>
<tr><th id="753">753</th><td></td></tr>
<tr><th id="754">754</th><td><u>#define <dfn class="macro" id="_M/NV50_PDISPLAY_CRTC_P" data-ref="_M/NV50_PDISPLAY_CRTC_P">NV50_PDISPLAY_CRTC_P</dfn>(i, r)        ((i) * 0x540 + NV50_PDISPLAY_CRTC_##r)</u></td></tr>
<tr><th id="755">755</th><td><u>#define <dfn class="macro" id="_M/NV50_PDISPLAY_CRTC_C" data-ref="_M/NV50_PDISPLAY_CRTC_C">NV50_PDISPLAY_CRTC_C</dfn>(i, r)    (4 + (i) * 0x540 + NV50_PDISPLAY_CRTC_##r)</u></td></tr>
<tr><th id="756">756</th><td><u>#define <dfn class="macro" id="_M/NV50_PDISPLAY_CRTC_UNK_0A18" data-ref="_M/NV50_PDISPLAY_CRTC_UNK_0A18">NV50_PDISPLAY_CRTC_UNK_0A18</dfn> /* mthd 0x0900 */                0x00610a18</u></td></tr>
<tr><th id="757">757</th><td><u>#define <dfn class="macro" id="_M/NV50_PDISPLAY_CRTC_CLUT_MODE" data-ref="_M/NV50_PDISPLAY_CRTC_CLUT_MODE">NV50_PDISPLAY_CRTC_CLUT_MODE</dfn>                                 0x00610a24</u></td></tr>
<tr><th id="758">758</th><td><u>#define <dfn class="macro" id="_M/NV50_PDISPLAY_CRTC_INTERLACE" data-ref="_M/NV50_PDISPLAY_CRTC_INTERLACE">NV50_PDISPLAY_CRTC_INTERLACE</dfn>                                 0x00610a48</u></td></tr>
<tr><th id="759">759</th><td><u>#define <dfn class="macro" id="_M/NV50_PDISPLAY_CRTC_SCALE_CTRL" data-ref="_M/NV50_PDISPLAY_CRTC_SCALE_CTRL">NV50_PDISPLAY_CRTC_SCALE_CTRL</dfn>                                0x00610a50</u></td></tr>
<tr><th id="760">760</th><td><u>#define <dfn class="macro" id="_M/NV50_PDISPLAY_CRTC_CURSOR_CTRL" data-ref="_M/NV50_PDISPLAY_CRTC_CURSOR_CTRL">NV50_PDISPLAY_CRTC_CURSOR_CTRL</dfn>                               0x00610a58</u></td></tr>
<tr><th id="761">761</th><td><u>#define <dfn class="macro" id="_M/NV50_PDISPLAY_CRTC_UNK0A78" data-ref="_M/NV50_PDISPLAY_CRTC_UNK0A78">NV50_PDISPLAY_CRTC_UNK0A78</dfn> /* mthd 0x0904 */                 0x00610a78</u></td></tr>
<tr><th id="762">762</th><td><u>#define <dfn class="macro" id="_M/NV50_PDISPLAY_CRTC_UNK0AB8" data-ref="_M/NV50_PDISPLAY_CRTC_UNK0AB8">NV50_PDISPLAY_CRTC_UNK0AB8</dfn>                                   0x00610ab8</u></td></tr>
<tr><th id="763">763</th><td><u>#define <dfn class="macro" id="_M/NV50_PDISPLAY_CRTC_DEPTH" data-ref="_M/NV50_PDISPLAY_CRTC_DEPTH">NV50_PDISPLAY_CRTC_DEPTH</dfn>                                     0x00610ac8</u></td></tr>
<tr><th id="764">764</th><td><u>#define <dfn class="macro" id="_M/NV50_PDISPLAY_CRTC_CLOCK" data-ref="_M/NV50_PDISPLAY_CRTC_CLOCK">NV50_PDISPLAY_CRTC_CLOCK</dfn>                                     0x00610ad0</u></td></tr>
<tr><th id="765">765</th><td><u>#define <dfn class="macro" id="_M/NV50_PDISPLAY_CRTC_COLOR_CTRL" data-ref="_M/NV50_PDISPLAY_CRTC_COLOR_CTRL">NV50_PDISPLAY_CRTC_COLOR_CTRL</dfn>                                0x00610ae0</u></td></tr>
<tr><th id="766">766</th><td><u>#define <dfn class="macro" id="_M/NV50_PDISPLAY_CRTC_SYNC_START_TO_BLANK_END" data-ref="_M/NV50_PDISPLAY_CRTC_SYNC_START_TO_BLANK_END">NV50_PDISPLAY_CRTC_SYNC_START_TO_BLANK_END</dfn>                   0x00610ae8</u></td></tr>
<tr><th id="767">767</th><td><u>#define <dfn class="macro" id="_M/NV50_PDISPLAY_CRTC_MODE_UNK1" data-ref="_M/NV50_PDISPLAY_CRTC_MODE_UNK1">NV50_PDISPLAY_CRTC_MODE_UNK1</dfn>                                 0x00610af0</u></td></tr>
<tr><th id="768">768</th><td><u>#define <dfn class="macro" id="_M/NV50_PDISPLAY_CRTC_DISPLAY_TOTAL" data-ref="_M/NV50_PDISPLAY_CRTC_DISPLAY_TOTAL">NV50_PDISPLAY_CRTC_DISPLAY_TOTAL</dfn>                             0x00610af8</u></td></tr>
<tr><th id="769">769</th><td><u>#define <dfn class="macro" id="_M/NV50_PDISPLAY_CRTC_SYNC_DURATION" data-ref="_M/NV50_PDISPLAY_CRTC_SYNC_DURATION">NV50_PDISPLAY_CRTC_SYNC_DURATION</dfn>                             0x00610b00</u></td></tr>
<tr><th id="770">770</th><td><u>#define <dfn class="macro" id="_M/NV50_PDISPLAY_CRTC_MODE_UNK2" data-ref="_M/NV50_PDISPLAY_CRTC_MODE_UNK2">NV50_PDISPLAY_CRTC_MODE_UNK2</dfn>                                 0x00610b08</u></td></tr>
<tr><th id="771">771</th><td><u>#define <dfn class="macro" id="_M/NV50_PDISPLAY_CRTC_UNK_0B10" data-ref="_M/NV50_PDISPLAY_CRTC_UNK_0B10">NV50_PDISPLAY_CRTC_UNK_0B10</dfn> /* mthd 0x0828 */                0x00610b10</u></td></tr>
<tr><th id="772">772</th><td><u>#define <dfn class="macro" id="_M/NV50_PDISPLAY_CRTC_FB_SIZE" data-ref="_M/NV50_PDISPLAY_CRTC_FB_SIZE">NV50_PDISPLAY_CRTC_FB_SIZE</dfn>                                   0x00610b18</u></td></tr>
<tr><th id="773">773</th><td><u>#define <dfn class="macro" id="_M/NV50_PDISPLAY_CRTC_FB_PITCH" data-ref="_M/NV50_PDISPLAY_CRTC_FB_PITCH">NV50_PDISPLAY_CRTC_FB_PITCH</dfn>                                  0x00610b20</u></td></tr>
<tr><th id="774">774</th><td><u>#define <dfn class="macro" id="_M/NV50_PDISPLAY_CRTC_FB_PITCH_LINEAR" data-ref="_M/NV50_PDISPLAY_CRTC_FB_PITCH_LINEAR">NV50_PDISPLAY_CRTC_FB_PITCH_LINEAR</dfn>                           0x00100000</u></td></tr>
<tr><th id="775">775</th><td><u>#define <dfn class="macro" id="_M/NV50_PDISPLAY_CRTC_FB_POS" data-ref="_M/NV50_PDISPLAY_CRTC_FB_POS">NV50_PDISPLAY_CRTC_FB_POS</dfn>                                    0x00610b28</u></td></tr>
<tr><th id="776">776</th><td><u>#define <dfn class="macro" id="_M/NV50_PDISPLAY_CRTC_SCALE_CENTER_OFFSET" data-ref="_M/NV50_PDISPLAY_CRTC_SCALE_CENTER_OFFSET">NV50_PDISPLAY_CRTC_SCALE_CENTER_OFFSET</dfn>                       0x00610b38</u></td></tr>
<tr><th id="777">777</th><td><u>#define <dfn class="macro" id="_M/NV50_PDISPLAY_CRTC_REAL_RES" data-ref="_M/NV50_PDISPLAY_CRTC_REAL_RES">NV50_PDISPLAY_CRTC_REAL_RES</dfn>                                  0x00610b40</u></td></tr>
<tr><th id="778">778</th><td><u>#define <dfn class="macro" id="_M/NV50_PDISPLAY_CRTC_SCALE_RES1" data-ref="_M/NV50_PDISPLAY_CRTC_SCALE_RES1">NV50_PDISPLAY_CRTC_SCALE_RES1</dfn>                                0x00610b48</u></td></tr>
<tr><th id="779">779</th><td><u>#define <dfn class="macro" id="_M/NV50_PDISPLAY_CRTC_SCALE_RES2" data-ref="_M/NV50_PDISPLAY_CRTC_SCALE_RES2">NV50_PDISPLAY_CRTC_SCALE_RES2</dfn>                                0x00610b50</u></td></tr>
<tr><th id="780">780</th><td></td></tr>
<tr><th id="781">781</th><td><u>#define <dfn class="macro" id="_M/NV50_PDISPLAY_DAC_MODE_CTRL_P" data-ref="_M/NV50_PDISPLAY_DAC_MODE_CTRL_P">NV50_PDISPLAY_DAC_MODE_CTRL_P</dfn>(i)                (0x00610b58 + (i) * 0x8)</u></td></tr>
<tr><th id="782">782</th><td><u>#define <dfn class="macro" id="_M/NV50_PDISPLAY_DAC_MODE_CTRL_C" data-ref="_M/NV50_PDISPLAY_DAC_MODE_CTRL_C">NV50_PDISPLAY_DAC_MODE_CTRL_C</dfn>(i)                (0x00610b5c + (i) * 0x8)</u></td></tr>
<tr><th id="783">783</th><td><u>#define <dfn class="macro" id="_M/NV50_PDISPLAY_SOR_MODE_CTRL_P" data-ref="_M/NV50_PDISPLAY_SOR_MODE_CTRL_P">NV50_PDISPLAY_SOR_MODE_CTRL_P</dfn>(i)                (0x00610b70 + (i) * 0x8)</u></td></tr>
<tr><th id="784">784</th><td><u>#define <dfn class="macro" id="_M/NV50_PDISPLAY_SOR_MODE_CTRL_C" data-ref="_M/NV50_PDISPLAY_SOR_MODE_CTRL_C">NV50_PDISPLAY_SOR_MODE_CTRL_C</dfn>(i)                (0x00610b74 + (i) * 0x8)</u></td></tr>
<tr><th id="785">785</th><td><u>#define <dfn class="macro" id="_M/NV50_PDISPLAY_EXT_MODE_CTRL_P" data-ref="_M/NV50_PDISPLAY_EXT_MODE_CTRL_P">NV50_PDISPLAY_EXT_MODE_CTRL_P</dfn>(i)                (0x00610b80 + (i) * 0x8)</u></td></tr>
<tr><th id="786">786</th><td><u>#define <dfn class="macro" id="_M/NV50_PDISPLAY_EXT_MODE_CTRL_C" data-ref="_M/NV50_PDISPLAY_EXT_MODE_CTRL_C">NV50_PDISPLAY_EXT_MODE_CTRL_C</dfn>(i)                (0x00610b84 + (i) * 0x8)</u></td></tr>
<tr><th id="787">787</th><td><u>#define <dfn class="macro" id="_M/NV50_PDISPLAY_DAC_MODE_CTRL2_P" data-ref="_M/NV50_PDISPLAY_DAC_MODE_CTRL2_P">NV50_PDISPLAY_DAC_MODE_CTRL2_P</dfn>(i)               (0x00610bdc + (i) * 0x8)</u></td></tr>
<tr><th id="788">788</th><td><u>#define <dfn class="macro" id="_M/NV50_PDISPLAY_DAC_MODE_CTRL2_C" data-ref="_M/NV50_PDISPLAY_DAC_MODE_CTRL2_C">NV50_PDISPLAY_DAC_MODE_CTRL2_C</dfn>(i)               (0x00610be0 + (i) * 0x8)</u></td></tr>
<tr><th id="789">789</th><td><u>#define <dfn class="macro" id="_M/NV90_PDISPLAY_SOR_MODE_CTRL_P" data-ref="_M/NV90_PDISPLAY_SOR_MODE_CTRL_P">NV90_PDISPLAY_SOR_MODE_CTRL_P</dfn>(i)                (0x00610794 + (i) * 0x8)</u></td></tr>
<tr><th id="790">790</th><td><u>#define <dfn class="macro" id="_M/NV90_PDISPLAY_SOR_MODE_CTRL_C" data-ref="_M/NV90_PDISPLAY_SOR_MODE_CTRL_C">NV90_PDISPLAY_SOR_MODE_CTRL_C</dfn>(i)                (0x00610798 + (i) * 0x8)</u></td></tr>
<tr><th id="791">791</th><td></td></tr>
<tr><th id="792">792</th><td><u>#define <dfn class="macro" id="_M/NV50_PDISPLAY_CRTC_CLK" data-ref="_M/NV50_PDISPLAY_CRTC_CLK">NV50_PDISPLAY_CRTC_CLK</dfn>                                       0x00614000</u></td></tr>
<tr><th id="793">793</th><td><u>#define <dfn class="macro" id="_M/NV50_PDISPLAY_CRTC_CLK_CTRL1" data-ref="_M/NV50_PDISPLAY_CRTC_CLK_CTRL1">NV50_PDISPLAY_CRTC_CLK_CTRL1</dfn>(i)                 ((i) * 0x800 + 0x614100)</u></td></tr>
<tr><th id="794">794</th><td><u>#define <dfn class="macro" id="_M/NV50_PDISPLAY_CRTC_CLK_CTRL1_CONNECTED" data-ref="_M/NV50_PDISPLAY_CRTC_CLK_CTRL1_CONNECTED">NV50_PDISPLAY_CRTC_CLK_CTRL1_CONNECTED</dfn>                       0x00000600</u></td></tr>
<tr><th id="795">795</th><td><u>#define <dfn class="macro" id="_M/NV50_PDISPLAY_CRTC_CLK_VPLL_A" data-ref="_M/NV50_PDISPLAY_CRTC_CLK_VPLL_A">NV50_PDISPLAY_CRTC_CLK_VPLL_A</dfn>(i)                ((i) * 0x800 + 0x614104)</u></td></tr>
<tr><th id="796">796</th><td><u>#define <dfn class="macro" id="_M/NV50_PDISPLAY_CRTC_CLK_VPLL_B" data-ref="_M/NV50_PDISPLAY_CRTC_CLK_VPLL_B">NV50_PDISPLAY_CRTC_CLK_VPLL_B</dfn>(i)                ((i) * 0x800 + 0x614108)</u></td></tr>
<tr><th id="797">797</th><td><u>#define <dfn class="macro" id="_M/NV50_PDISPLAY_CRTC_CLK_CTRL2" data-ref="_M/NV50_PDISPLAY_CRTC_CLK_CTRL2">NV50_PDISPLAY_CRTC_CLK_CTRL2</dfn>(i)                 ((i) * 0x800 + 0x614200)</u></td></tr>
<tr><th id="798">798</th><td></td></tr>
<tr><th id="799">799</th><td><u>#define <dfn class="macro" id="_M/NV50_PDISPLAY_DAC_CLK" data-ref="_M/NV50_PDISPLAY_DAC_CLK">NV50_PDISPLAY_DAC_CLK</dfn>                                        0x00614000</u></td></tr>
<tr><th id="800">800</th><td><u>#define <dfn class="macro" id="_M/NV50_PDISPLAY_DAC_CLK_CTRL2" data-ref="_M/NV50_PDISPLAY_DAC_CLK_CTRL2">NV50_PDISPLAY_DAC_CLK_CTRL2</dfn>(i)                  ((i) * 0x800 + 0x614280)</u></td></tr>
<tr><th id="801">801</th><td></td></tr>
<tr><th id="802">802</th><td><u>#define <dfn class="macro" id="_M/NV50_PDISPLAY_SOR_CLK" data-ref="_M/NV50_PDISPLAY_SOR_CLK">NV50_PDISPLAY_SOR_CLK</dfn>                                        0x00614000</u></td></tr>
<tr><th id="803">803</th><td><u>#define <dfn class="macro" id="_M/NV50_PDISPLAY_SOR_CLK_CTRL2" data-ref="_M/NV50_PDISPLAY_SOR_CLK_CTRL2">NV50_PDISPLAY_SOR_CLK_CTRL2</dfn>(i)                  ((i) * 0x800 + 0x614300)</u></td></tr>
<tr><th id="804">804</th><td></td></tr>
<tr><th id="805">805</th><td><u>#define <dfn class="macro" id="_M/NV50_PDISPLAY_VGACRTC" data-ref="_M/NV50_PDISPLAY_VGACRTC">NV50_PDISPLAY_VGACRTC</dfn>(r)                                ((r) + 0x619400)</u></td></tr>
<tr><th id="806">806</th><td></td></tr>
<tr><th id="807">807</th><td><u>#define <dfn class="macro" id="_M/NV50_PDISPLAY_DAC" data-ref="_M/NV50_PDISPLAY_DAC">NV50_PDISPLAY_DAC</dfn>                                            0x0061a000</u></td></tr>
<tr><th id="808">808</th><td><u>#define <dfn class="macro" id="_M/NV50_PDISPLAY_DAC_DPMS_CTRL" data-ref="_M/NV50_PDISPLAY_DAC_DPMS_CTRL">NV50_PDISPLAY_DAC_DPMS_CTRL</dfn>(i)                (0x0061a004 + (i) * 0x800)</u></td></tr>
<tr><th id="809">809</th><td><u>#define <dfn class="macro" id="_M/NV50_PDISPLAY_DAC_DPMS_CTRL_HSYNC_OFF" data-ref="_M/NV50_PDISPLAY_DAC_DPMS_CTRL_HSYNC_OFF">NV50_PDISPLAY_DAC_DPMS_CTRL_HSYNC_OFF</dfn>                        0x00000001</u></td></tr>
<tr><th id="810">810</th><td><u>#define <dfn class="macro" id="_M/NV50_PDISPLAY_DAC_DPMS_CTRL_VSYNC_OFF" data-ref="_M/NV50_PDISPLAY_DAC_DPMS_CTRL_VSYNC_OFF">NV50_PDISPLAY_DAC_DPMS_CTRL_VSYNC_OFF</dfn>                        0x00000004</u></td></tr>
<tr><th id="811">811</th><td><u>#define <dfn class="macro" id="_M/NV50_PDISPLAY_DAC_DPMS_CTRL_BLANKED" data-ref="_M/NV50_PDISPLAY_DAC_DPMS_CTRL_BLANKED">NV50_PDISPLAY_DAC_DPMS_CTRL_BLANKED</dfn>                          0x00000010</u></td></tr>
<tr><th id="812">812</th><td><u>#define <dfn class="macro" id="_M/NV50_PDISPLAY_DAC_DPMS_CTRL_OFF" data-ref="_M/NV50_PDISPLAY_DAC_DPMS_CTRL_OFF">NV50_PDISPLAY_DAC_DPMS_CTRL_OFF</dfn>                              0x00000040</u></td></tr>
<tr><th id="813">813</th><td><u>#define <dfn class="macro" id="_M/NV50_PDISPLAY_DAC_DPMS_CTRL_PENDING" data-ref="_M/NV50_PDISPLAY_DAC_DPMS_CTRL_PENDING">NV50_PDISPLAY_DAC_DPMS_CTRL_PENDING</dfn>                          0x80000000</u></td></tr>
<tr><th id="814">814</th><td><u>#define <dfn class="macro" id="_M/NV50_PDISPLAY_DAC_LOAD_CTRL" data-ref="_M/NV50_PDISPLAY_DAC_LOAD_CTRL">NV50_PDISPLAY_DAC_LOAD_CTRL</dfn>(i)                (0x0061a00c + (i) * 0x800)</u></td></tr>
<tr><th id="815">815</th><td><u>#define <dfn class="macro" id="_M/NV50_PDISPLAY_DAC_LOAD_CTRL_ACTIVE" data-ref="_M/NV50_PDISPLAY_DAC_LOAD_CTRL_ACTIVE">NV50_PDISPLAY_DAC_LOAD_CTRL_ACTIVE</dfn>                           0x00100000</u></td></tr>
<tr><th id="816">816</th><td><u>#define <dfn class="macro" id="_M/NV50_PDISPLAY_DAC_LOAD_CTRL_PRESENT" data-ref="_M/NV50_PDISPLAY_DAC_LOAD_CTRL_PRESENT">NV50_PDISPLAY_DAC_LOAD_CTRL_PRESENT</dfn>                          0x38000000</u></td></tr>
<tr><th id="817">817</th><td><u>#define <dfn class="macro" id="_M/NV50_PDISPLAY_DAC_LOAD_CTRL_DONE" data-ref="_M/NV50_PDISPLAY_DAC_LOAD_CTRL_DONE">NV50_PDISPLAY_DAC_LOAD_CTRL_DONE</dfn>                             0x80000000</u></td></tr>
<tr><th id="818">818</th><td><u>#define <dfn class="macro" id="_M/NV50_PDISPLAY_DAC_CLK_CTRL1" data-ref="_M/NV50_PDISPLAY_DAC_CLK_CTRL1">NV50_PDISPLAY_DAC_CLK_CTRL1</dfn>(i)                (0x0061a010 + (i) * 0x800)</u></td></tr>
<tr><th id="819">819</th><td><u>#define <dfn class="macro" id="_M/NV50_PDISPLAY_DAC_CLK_CTRL1_CONNECTED" data-ref="_M/NV50_PDISPLAY_DAC_CLK_CTRL1_CONNECTED">NV50_PDISPLAY_DAC_CLK_CTRL1_CONNECTED</dfn>                        0x00000600</u></td></tr>
<tr><th id="820">820</th><td></td></tr>
<tr><th id="821">821</th><td><u>#define <dfn class="macro" id="_M/NV50_PDISPLAY_SOR" data-ref="_M/NV50_PDISPLAY_SOR">NV50_PDISPLAY_SOR</dfn>                                            0x0061c000</u></td></tr>
<tr><th id="822">822</th><td><u>#define <dfn class="macro" id="_M/NV50_PDISPLAY_SOR_DPMS_CTRL" data-ref="_M/NV50_PDISPLAY_SOR_DPMS_CTRL">NV50_PDISPLAY_SOR_DPMS_CTRL</dfn>(i)                (0x0061c004 + (i) * 0x800)</u></td></tr>
<tr><th id="823">823</th><td><u>#define <dfn class="macro" id="_M/NV50_PDISPLAY_SOR_DPMS_CTRL_PENDING" data-ref="_M/NV50_PDISPLAY_SOR_DPMS_CTRL_PENDING">NV50_PDISPLAY_SOR_DPMS_CTRL_PENDING</dfn>                          0x80000000</u></td></tr>
<tr><th id="824">824</th><td><u>#define <dfn class="macro" id="_M/NV50_PDISPLAY_SOR_DPMS_CTRL_ON" data-ref="_M/NV50_PDISPLAY_SOR_DPMS_CTRL_ON">NV50_PDISPLAY_SOR_DPMS_CTRL_ON</dfn>                               0x00000001</u></td></tr>
<tr><th id="825">825</th><td><u>#define <dfn class="macro" id="_M/NV50_PDISPLAY_SOR_CLK_CTRL1" data-ref="_M/NV50_PDISPLAY_SOR_CLK_CTRL1">NV50_PDISPLAY_SOR_CLK_CTRL1</dfn>(i)                (0x0061c008 + (i) * 0x800)</u></td></tr>
<tr><th id="826">826</th><td><u>#define <dfn class="macro" id="_M/NV50_PDISPLAY_SOR_CLK_CTRL1_CONNECTED" data-ref="_M/NV50_PDISPLAY_SOR_CLK_CTRL1_CONNECTED">NV50_PDISPLAY_SOR_CLK_CTRL1_CONNECTED</dfn>                        0x00000600</u></td></tr>
<tr><th id="827">827</th><td><u>#define <dfn class="macro" id="_M/NV50_PDISPLAY_SOR_DPMS_STATE" data-ref="_M/NV50_PDISPLAY_SOR_DPMS_STATE">NV50_PDISPLAY_SOR_DPMS_STATE</dfn>(i)               (0x0061c030 + (i) * 0x800)</u></td></tr>
<tr><th id="828">828</th><td><u>#define <dfn class="macro" id="_M/NV50_PDISPLAY_SOR_DPMS_STATE_ACTIVE" data-ref="_M/NV50_PDISPLAY_SOR_DPMS_STATE_ACTIVE">NV50_PDISPLAY_SOR_DPMS_STATE_ACTIVE</dfn>                          0x00030000</u></td></tr>
<tr><th id="829">829</th><td><u>#define <dfn class="macro" id="_M/NV50_PDISPLAY_SOR_DPMS_STATE_BLANKED" data-ref="_M/NV50_PDISPLAY_SOR_DPMS_STATE_BLANKED">NV50_PDISPLAY_SOR_DPMS_STATE_BLANKED</dfn>                         0x00080000</u></td></tr>
<tr><th id="830">830</th><td><u>#define <dfn class="macro" id="_M/NV50_PDISPLAY_SOR_DPMS_STATE_WAIT" data-ref="_M/NV50_PDISPLAY_SOR_DPMS_STATE_WAIT">NV50_PDISPLAY_SOR_DPMS_STATE_WAIT</dfn>                            0x10000000</u></td></tr>
<tr><th id="831">831</th><td><u>#define <dfn class="macro" id="_M/NV50_PDISP_SOR_PWM_DIV" data-ref="_M/NV50_PDISP_SOR_PWM_DIV">NV50_PDISP_SOR_PWM_DIV</dfn>(i)                     (0x0061c080 + (i) * 0x800)</u></td></tr>
<tr><th id="832">832</th><td><u>#define <dfn class="macro" id="_M/NV50_PDISP_SOR_PWM_CTL" data-ref="_M/NV50_PDISP_SOR_PWM_CTL">NV50_PDISP_SOR_PWM_CTL</dfn>(i)                     (0x0061c084 + (i) * 0x800)</u></td></tr>
<tr><th id="833">833</th><td><u>#define <dfn class="macro" id="_M/NV50_PDISP_SOR_PWM_CTL_NEW" data-ref="_M/NV50_PDISP_SOR_PWM_CTL_NEW">NV50_PDISP_SOR_PWM_CTL_NEW</dfn>                                   0x80000000</u></td></tr>
<tr><th id="834">834</th><td><u>#define <dfn class="macro" id="_M/NVA3_PDISP_SOR_PWM_CTL_UNK" data-ref="_M/NVA3_PDISP_SOR_PWM_CTL_UNK">NVA3_PDISP_SOR_PWM_CTL_UNK</dfn>                                   0x40000000</u></td></tr>
<tr><th id="835">835</th><td><u>#define <dfn class="macro" id="_M/NV50_PDISP_SOR_PWM_CTL_VAL" data-ref="_M/NV50_PDISP_SOR_PWM_CTL_VAL">NV50_PDISP_SOR_PWM_CTL_VAL</dfn>                                   0x000007ff</u></td></tr>
<tr><th id="836">836</th><td><u>#define <dfn class="macro" id="_M/NVA3_PDISP_SOR_PWM_CTL_VAL" data-ref="_M/NVA3_PDISP_SOR_PWM_CTL_VAL">NVA3_PDISP_SOR_PWM_CTL_VAL</dfn>                                   0x00ffffff</u></td></tr>
<tr><th id="837">837</th><td><u>#define <dfn class="macro" id="_M/NV50_SOR_DP_CTRL" data-ref="_M/NV50_SOR_DP_CTRL">NV50_SOR_DP_CTRL</dfn>(i, l)           (0x0061c10c + (i) * 0x800 + (l) * 0x80)</u></td></tr>
<tr><th id="838">838</th><td><u>#define <dfn class="macro" id="_M/NV50_SOR_DP_CTRL_ENABLED" data-ref="_M/NV50_SOR_DP_CTRL_ENABLED">NV50_SOR_DP_CTRL_ENABLED</dfn>                                     0x00000001</u></td></tr>
<tr><th id="839">839</th><td><u>#define <dfn class="macro" id="_M/NV50_SOR_DP_CTRL_ENHANCED_FRAME_ENABLED" data-ref="_M/NV50_SOR_DP_CTRL_ENHANCED_FRAME_ENABLED">NV50_SOR_DP_CTRL_ENHANCED_FRAME_ENABLED</dfn>                      0x00004000</u></td></tr>
<tr><th id="840">840</th><td><u>#define <dfn class="macro" id="_M/NV50_SOR_DP_CTRL_LANE_MASK" data-ref="_M/NV50_SOR_DP_CTRL_LANE_MASK">NV50_SOR_DP_CTRL_LANE_MASK</dfn>                                   0x001f0000</u></td></tr>
<tr><th id="841">841</th><td><u>#define <dfn class="macro" id="_M/NV50_SOR_DP_CTRL_LANE_0_ENABLED" data-ref="_M/NV50_SOR_DP_CTRL_LANE_0_ENABLED">NV50_SOR_DP_CTRL_LANE_0_ENABLED</dfn>                              0x00010000</u></td></tr>
<tr><th id="842">842</th><td><u>#define <dfn class="macro" id="_M/NV50_SOR_DP_CTRL_LANE_1_ENABLED" data-ref="_M/NV50_SOR_DP_CTRL_LANE_1_ENABLED">NV50_SOR_DP_CTRL_LANE_1_ENABLED</dfn>                              0x00020000</u></td></tr>
<tr><th id="843">843</th><td><u>#define <dfn class="macro" id="_M/NV50_SOR_DP_CTRL_LANE_2_ENABLED" data-ref="_M/NV50_SOR_DP_CTRL_LANE_2_ENABLED">NV50_SOR_DP_CTRL_LANE_2_ENABLED</dfn>                              0x00040000</u></td></tr>
<tr><th id="844">844</th><td><u>#define <dfn class="macro" id="_M/NV50_SOR_DP_CTRL_LANE_3_ENABLED" data-ref="_M/NV50_SOR_DP_CTRL_LANE_3_ENABLED">NV50_SOR_DP_CTRL_LANE_3_ENABLED</dfn>                              0x00080000</u></td></tr>
<tr><th id="845">845</th><td><u>#define <dfn class="macro" id="_M/NV50_SOR_DP_CTRL_TRAINING_PATTERN" data-ref="_M/NV50_SOR_DP_CTRL_TRAINING_PATTERN">NV50_SOR_DP_CTRL_TRAINING_PATTERN</dfn>                            0x0f000000</u></td></tr>
<tr><th id="846">846</th><td><u>#define <dfn class="macro" id="_M/NV50_SOR_DP_CTRL_TRAINING_PATTERN_DISABLED" data-ref="_M/NV50_SOR_DP_CTRL_TRAINING_PATTERN_DISABLED">NV50_SOR_DP_CTRL_TRAINING_PATTERN_DISABLED</dfn>                   0x00000000</u></td></tr>
<tr><th id="847">847</th><td><u>#define <dfn class="macro" id="_M/NV50_SOR_DP_CTRL_TRAINING_PATTERN_1" data-ref="_M/NV50_SOR_DP_CTRL_TRAINING_PATTERN_1">NV50_SOR_DP_CTRL_TRAINING_PATTERN_1</dfn>                          0x01000000</u></td></tr>
<tr><th id="848">848</th><td><u>#define <dfn class="macro" id="_M/NV50_SOR_DP_CTRL_TRAINING_PATTERN_2" data-ref="_M/NV50_SOR_DP_CTRL_TRAINING_PATTERN_2">NV50_SOR_DP_CTRL_TRAINING_PATTERN_2</dfn>                          0x02000000</u></td></tr>
<tr><th id="849">849</th><td><u>#define <dfn class="macro" id="_M/NV50_SOR_DP_UNK118" data-ref="_M/NV50_SOR_DP_UNK118">NV50_SOR_DP_UNK118</dfn>(i, l)         (0x0061c118 + (i) * 0x800 + (l) * 0x80)</u></td></tr>
<tr><th id="850">850</th><td><u>#define <dfn class="macro" id="_M/NV50_SOR_DP_UNK120" data-ref="_M/NV50_SOR_DP_UNK120">NV50_SOR_DP_UNK120</dfn>(i, l)         (0x0061c120 + (i) * 0x800 + (l) * 0x80)</u></td></tr>
<tr><th id="851">851</th><td><u>#define <dfn class="macro" id="_M/NV50_SOR_DP_SCFG" data-ref="_M/NV50_SOR_DP_SCFG">NV50_SOR_DP_SCFG</dfn>(i, l)           (0x0061c128 + (i) * 0x800 + (l) * 0x80)</u></td></tr>
<tr><th id="852">852</th><td><u>#define <dfn class="macro" id="_M/NV50_SOR_DP_UNK130" data-ref="_M/NV50_SOR_DP_UNK130">NV50_SOR_DP_UNK130</dfn>(i, l)         (0x0061c130 + (i) * 0x800 + (l) * 0x80)</u></td></tr>
<tr><th id="853">853</th><td></td></tr>
<tr><th id="854">854</th><td><u>#define <dfn class="macro" id="_M/NV50_PDISPLAY_USER" data-ref="_M/NV50_PDISPLAY_USER">NV50_PDISPLAY_USER</dfn>(i)                        ((i) * 0x1000 + 0x00640000)</u></td></tr>
<tr><th id="855">855</th><td><u>#define <dfn class="macro" id="_M/NV50_PDISPLAY_USER_PUT" data-ref="_M/NV50_PDISPLAY_USER_PUT">NV50_PDISPLAY_USER_PUT</dfn>(i)                    ((i) * 0x1000 + 0x00640000)</u></td></tr>
<tr><th id="856">856</th><td><u>#define <dfn class="macro" id="_M/NV50_PDISPLAY_USER_GET" data-ref="_M/NV50_PDISPLAY_USER_GET">NV50_PDISPLAY_USER_GET</dfn>(i)                    ((i) * 0x1000 + 0x00640004)</u></td></tr>
<tr><th id="857">857</th><td></td></tr>
<tr><th id="858">858</th><td><u>#define <dfn class="macro" id="_M/NV50_PDISPLAY_CURSOR_USER" data-ref="_M/NV50_PDISPLAY_CURSOR_USER">NV50_PDISPLAY_CURSOR_USER</dfn>                                    0x00647000</u></td></tr>
<tr><th id="859">859</th><td><u>#define <dfn class="macro" id="_M/NV50_PDISPLAY_CURSOR_USER_POS_CTRL" data-ref="_M/NV50_PDISPLAY_CURSOR_USER_POS_CTRL">NV50_PDISPLAY_CURSOR_USER_POS_CTRL</dfn>(i)        ((i) * 0x1000 + 0x00647080)</u></td></tr>
<tr><th id="860">860</th><td><u>#define <dfn class="macro" id="_M/NV50_PDISPLAY_CURSOR_USER_POS" data-ref="_M/NV50_PDISPLAY_CURSOR_USER_POS">NV50_PDISPLAY_CURSOR_USER_POS</dfn>(i)             ((i) * 0x1000 + 0x00647084)</u></td></tr>
<tr><th id="861">861</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='dispnv04/nouveau_dispnv04_arb.c.html'>netbsd/sys/external/bsd/drm2/dist/drm/nouveau/dispnv04/nouveau_dispnv04_arb.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
