

================================================================
== Vitis HLS Report for 'guitar_effects'
================================================================
* Date:           Wed Mar 27 14:29:23 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        Guitar_Effects
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------+---------------------------+---------+---------+----------+----------+-------+-------+---------+
        |                                      |                           |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
        |               Instance               |           Module          |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
        +--------------------------------------+---------------------------+---------+---------+----------+----------+-------+-------+---------+
        |grp_guitar_effects_Pipeline_1_fu_257  |guitar_effects_Pipeline_1  |    44102|    44102|  0.441 ms|  0.441 ms|  44102|  44102|       no|
        +--------------------------------------+---------------------------+---------+---------+----------+----------+-------+-------+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_54_1  |        ?|        ?|    4 ~ 39|          -|          -|     ?|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1476|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    5|     750|   1152|    -|
|Memory           |       64|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|    566|    -|
|Register         |        -|    -|     621|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       64|    5|    1371|   3194|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       22|    2|       1|      6|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |                Instance               |               Module               | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |control_r_s_axi_U                      |control_r_s_axi                     |        0|   0|  170|  248|    0|
    |faddfsub_32ns_32ns_32_5_full_dsp_1_U2  |faddfsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U3       |fmul_32ns_32ns_32_4_max_dsp_1       |        0|   3|  143|  321|    0|
    |grp_guitar_effects_Pipeline_1_fu_257   |guitar_effects_Pipeline_1           |        0|   0|   18|   63|    0|
    |sitofp_32s_32_6_no_dsp_1_U4            |sitofp_32s_32_6_no_dsp_1            |        0|   0|    0|    0|    0|
    |srem_17ns_17ns_17_21_seq_1_U5          |srem_17ns_17ns_17_21_seq_1          |        0|   0|  214|  130|    0|
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |Total                                  |                                    |        0|   5|  750| 1152|    0|
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------+----------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |     Memory     |           Module           | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +----------------+----------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |delay_buffer_U  |delay_buffer_RAM_AUTO_1R1W  |       64|  0|   0|    0|  44100|   16|     1|       705600|
    +----------------+----------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total           |                            |       64|  0|   0|    0|  44100|   16|     1|       705600|
    +----------------+----------------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------+----------+----+---+-----+------------+------------+
    |         Variable Name        | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+----+---+-----+------------+------------+
    |add_ln346_1_fu_435_p2         |         +|   0|  0|   14|           9|           8|
    |add_ln346_2_fu_718_p2         |         +|   0|  0|   14|           9|           8|
    |add_ln346_fu_586_p2           |         +|   0|  0|   14|           9|           8|
    |add_ln92_fu_391_p2            |         +|   0|  0|   24|          17|          17|
    |grp_fu_303_p0                 |         -|   0|  0|   24|           1|          17|
    |negative_threshold_fu_339_p2  |         -|   0|  0|   23|           1|          16|
    |result_V_2_fu_540_p2          |         -|   0|  0|   23|           1|          16|
    |result_V_5_fu_528_p2          |         -|   0|  0|   23|           1|          16|
    |result_V_8_fu_811_p2          |         -|   0|  0|   23|           1|          16|
    |sub_ln1512_1_fu_449_p2        |         -|   0|  0|   15|           7|           8|
    |sub_ln1512_2_fu_732_p2        |         -|   0|  0|   15|           7|           8|
    |sub_ln1512_fu_600_p2          |         -|   0|  0|   15|           7|           8|
    |sub_ln90_fu_396_p2            |         -|   0|  0|   24|          17|          17|
    |icmp_ln89_fu_381_p2           |      icmp|   0|  0|   13|          16|          16|
    |icmp_ln91_fu_386_p2           |      icmp|   0|  0|   13|          16|          16|
    |r_V_2_fu_487_p2               |      lshr|   0|  0|  179|          63|          63|
    |r_V_4_fu_770_p2               |      lshr|   0|  0|  179|          63|          63|
    |r_V_fu_638_p2                 |      lshr|   0|  0|  179|          63|          63|
    |ap_block_state77              |        or|   0|  0|    2|           1|           1|
    |result_V_10_fu_816_p3         |    select|   0|  0|   16|           1|          16|
    |result_V_9_fu_533_p3          |    select|   0|  0|   16|           1|          16|
    |result_V_fu_545_p3            |    select|   0|  0|   16|           1|          16|
    |ush_1_fu_459_p3               |    select|   0|  0|    9|           1|           9|
    |ush_2_fu_742_p3               |    select|   0|  0|    9|           1|           9|
    |ush_fu_610_p3                 |    select|   0|  0|    9|           1|           9|
    |val_1_fu_521_p3               |    select|   0|  0|   16|           1|          16|
    |val_2_fu_804_p3               |    select|   0|  0|   16|           1|          16|
    |val_fu_672_p3                 |    select|   0|  0|   16|           1|          16|
    |r_V_1_fu_644_p2               |       shl|   0|  0|  179|          63|          63|
    |r_V_3_fu_493_p2               |       shl|   0|  0|  179|          63|          63|
    |r_V_5_fu_776_p2               |       shl|   0|  0|  179|          63|          63|
    +------------------------------+----------+----+---+-----+------------+------------+
    |Total                         |          |   0|  0| 1476|         507|         697|
    +------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-----------------------+-----+-----------+-----+-----------+
    |          Name         | LUT | Input Size| Bits| Total Bits|
    +-----------------------+-----+-----------+-----+-----------+
    |INPUT_r_TDATA_blk_n    |    9|          2|    1|          2|
    |OUTPUT_r_TDATA_blk_n   |    9|          2|    1|          2|
    |ap_NS_fsm              |  385|         78|    1|         78|
    |delay_buffer_address0  |   20|          4|   16|         64|
    |delay_buffer_ce0       |   14|          3|    1|          3|
    |delay_buffer_d0        |   14|          3|   16|         48|
    |delay_buffer_we0       |   14|          3|    1|          3|
    |grp_fu_262_opcode      |   14|          3|    2|          6|
    |grp_fu_262_p0          |   14|          3|   32|         96|
    |grp_fu_262_p1          |   14|          3|   32|         96|
    |grp_fu_266_p1          |   14|          3|   32|         96|
    |grp_fu_270_p0          |   31|          6|   32|        192|
    |tmp_short_reg_243      |   14|          3|   16|         48|
    +-----------------------+-----+-----------+-----+-----------+
    |Total                  |  566|        116|  183|        734|
    +-----------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------+----+----+-----+-----------+
    |                        Name                       | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------+----+----+-----+-----------+
    |add_ln92_reg_935                                   |  17|   0|   17|          0|
    |ap_CS_fsm                                          |  77|   0|   77|          0|
    |clip_factor_assign_reg_860                         |  32|   0|   32|          0|
    |conv5_i_reg_880                                    |  32|   0|   32|          0|
    |delay_buffer_addr_1_reg_885                        |  16|   0|   16|          0|
    |delay_buffer_load_reg_1007                         |  16|   0|   16|          0|
    |delay_mult_assign_reg_865                          |  32|   0|   32|          0|
    |distortion_clip_factor_read_reg_840                |  32|   0|   32|          0|
    |distortion_threshold_load_cast_reg_854             |  17|   0|   17|          0|
    |distortion_threshold_read_reg_832                  |  16|   0|   16|          0|
    |grp_guitar_effects_Pipeline_1_fu_257_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln89_reg_927                                  |   1|   0|    1|          0|
    |icmp_ln91_reg_931                                  |   1|   0|    1|          0|
    |isNeg_1_reg_960                                    |   1|   0|    1|          0|
    |isNeg_2_reg_1032                                   |   1|   0|    1|          0|
    |isNeg_reg_991                                      |   1|   0|    1|          0|
    |negative_threshold_reg_875                         |  16|   0|   16|          0|
    |p_Result_1_reg_986                                 |  23|   0|   23|          0|
    |p_Result_2_reg_950                                 |   1|   0|    1|          0|
    |p_Result_3_reg_955                                 |  23|   0|   23|          0|
    |p_Result_4_reg_1022                                |   1|   0|    1|          0|
    |p_Result_5_reg_1027                                |  23|   0|   23|          0|
    |p_Result_s_reg_981                                 |   1|   0|    1|          0|
    |reg_273                                            |  32|   0|   32|          0|
    |reg_279                                            |  32|   0|   32|          0|
    |reg_285                                            |  32|   0|   32|          0|
    |sub_ln90_reg_940                                   |  17|   0|   17|          0|
    |tmp_2_reg_845                                      |   1|   0|    1|          0|
    |tmp_data_V_reg_890                                 |  16|   0|   16|          0|
    |tmp_dest_V_reg_922                                 |   6|   0|    6|          0|
    |tmp_id_V_reg_917                                   |   5|   0|    5|          0|
    |tmp_keep_V_reg_897                                 |   2|   0|    2|          0|
    |tmp_last_V_reg_912                                 |   1|   0|    1|          0|
    |tmp_reg_828                                        |   1|   0|    1|          0|
    |tmp_short_reg_243                                  |  16|   0|   16|          0|
    |tmp_strb_V_reg_902                                 |   2|   0|    2|          0|
    |tmp_user_V_reg_907                                 |   2|   0|    2|          0|
    |ush_1_reg_965                                      |   9|   0|    9|          0|
    |ush_2_reg_1037                                     |   9|   0|    9|          0|
    |ush_reg_996                                        |   9|   0|    9|          0|
    |val_1_reg_970                                      |  16|   0|   16|          0|
    |val_2_reg_1042                                     |  16|   0|   16|          0|
    |val_reg_1001                                       |  16|   0|   16|          0|
    +---------------------------------------------------+----+----+-----+-----------+
    |Total                                              | 621|   0|  621|          0|
    +---------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-------------------------+-----+-----+------------+-------------------+--------------+
|s_axi_control_r_AWVALID  |   in|    1|       s_axi|          control_r|       pointer|
|s_axi_control_r_AWREADY  |  out|    1|       s_axi|          control_r|       pointer|
|s_axi_control_r_AWADDR   |   in|    6|       s_axi|          control_r|       pointer|
|s_axi_control_r_WVALID   |   in|    1|       s_axi|          control_r|       pointer|
|s_axi_control_r_WREADY   |  out|    1|       s_axi|          control_r|       pointer|
|s_axi_control_r_WDATA    |   in|   32|       s_axi|          control_r|       pointer|
|s_axi_control_r_WSTRB    |   in|    4|       s_axi|          control_r|       pointer|
|s_axi_control_r_ARVALID  |   in|    1|       s_axi|          control_r|       pointer|
|s_axi_control_r_ARREADY  |  out|    1|       s_axi|          control_r|       pointer|
|s_axi_control_r_ARADDR   |   in|    6|       s_axi|          control_r|       pointer|
|s_axi_control_r_RVALID   |  out|    1|       s_axi|          control_r|       pointer|
|s_axi_control_r_RREADY   |   in|    1|       s_axi|          control_r|       pointer|
|s_axi_control_r_RDATA    |  out|   32|       s_axi|          control_r|       pointer|
|s_axi_control_r_RRESP    |  out|    2|       s_axi|          control_r|       pointer|
|s_axi_control_r_BVALID   |  out|    1|       s_axi|          control_r|       pointer|
|s_axi_control_r_BREADY   |   in|    1|       s_axi|          control_r|       pointer|
|s_axi_control_r_BRESP    |  out|    2|       s_axi|          control_r|       pointer|
|ap_clk                   |   in|    1|  ap_ctrl_hs|     guitar_effects|  return value|
|ap_rst_n                 |   in|    1|  ap_ctrl_hs|     guitar_effects|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|     guitar_effects|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|     guitar_effects|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|     guitar_effects|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|     guitar_effects|  return value|
|INPUT_r_TDATA            |   in|   16|        axis|   INPUT_r_V_data_V|       pointer|
|INPUT_r_TVALID           |   in|    1|        axis|   INPUT_r_V_dest_V|       pointer|
|INPUT_r_TREADY           |  out|    1|        axis|   INPUT_r_V_dest_V|       pointer|
|INPUT_r_TDEST            |   in|    6|        axis|   INPUT_r_V_dest_V|       pointer|
|INPUT_r_TKEEP            |   in|    2|        axis|   INPUT_r_V_keep_V|       pointer|
|INPUT_r_TSTRB            |   in|    2|        axis|   INPUT_r_V_strb_V|       pointer|
|INPUT_r_TUSER            |   in|    2|        axis|   INPUT_r_V_user_V|       pointer|
|INPUT_r_TLAST            |   in|    1|        axis|   INPUT_r_V_last_V|       pointer|
|INPUT_r_TID              |   in|    5|        axis|     INPUT_r_V_id_V|       pointer|
|OUTPUT_r_TDATA           |  out|   16|        axis|  OUTPUT_r_V_data_V|       pointer|
|OUTPUT_r_TVALID          |  out|    1|        axis|  OUTPUT_r_V_dest_V|       pointer|
|OUTPUT_r_TREADY          |   in|    1|        axis|  OUTPUT_r_V_dest_V|       pointer|
|OUTPUT_r_TDEST           |  out|    6|        axis|  OUTPUT_r_V_dest_V|       pointer|
|OUTPUT_r_TKEEP           |  out|    2|        axis|  OUTPUT_r_V_keep_V|       pointer|
|OUTPUT_r_TSTRB           |  out|    2|        axis|  OUTPUT_r_V_strb_V|       pointer|
|OUTPUT_r_TUSER           |  out|    2|        axis|  OUTPUT_r_V_user_V|       pointer|
|OUTPUT_r_TLAST           |  out|    1|        axis|  OUTPUT_r_V_last_V|       pointer|
|OUTPUT_r_TID             |  out|    5|        axis|    OUTPUT_r_V_id_V|       pointer|
|delay_mult               |   in|   32|     ap_none|         delay_mult|       pointer|
|delay_samples            |   in|   32|     ap_none|      delay_samples|       pointer|
+-------------------------+-----+-----+------------+-------------------+--------------+

