Release 14.4 - xst P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: datapath.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "datapath.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "datapath"
Output Format                      : NGC
Target Device                      : xc3s50an-4-tqg144

---- Source Options
Top Module Name                    : datapath
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "sign_extender.v" in library work
Compiling verilog file "register.v" in library work
Module <sign_extender> compiled
Compiling verilog file "PC.v" in library work
Module <register> compiled
Compiling verilog file "data_memory.v" in library work
Module <PC> compiled
Compiling verilog file "control.v" in library work
Module <data_memory> compiled
Compiling verilog file "clock_divider.v" in library work
Module <control> compiled
Compiling verilog file "ALU.v" in library work
Module <clock_divider> compiled
Compiling verilog file "datapath.v" in library work
Module <ALU> compiled
Module <datapath> compiled
No errors in compilation
Analysis of file <"datapath.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <datapath> in library <work>.

Analyzing hierarchy for module <PC> in library <work>.

Analyzing hierarchy for module <clock_divider> in library <work>.

Analyzing hierarchy for module <ALU> in library <work>.

Analyzing hierarchy for module <control> in library <work>.

Analyzing hierarchy for module <register> in library <work>.

Analyzing hierarchy for module <data_memory> in library <work>.

Analyzing hierarchy for module <sign_extender> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <datapath>.
Module <datapath> is correct for synthesis.
 
Analyzing module <PC> in library <work>.
Module <PC> is correct for synthesis.
 
Analyzing module <clock_divider> in library <work>.
Module <clock_divider> is correct for synthesis.
 
Analyzing module <ALU> in library <work>.
Module <ALU> is correct for synthesis.
 
Analyzing module <control> in library <work>.
Module <control> is correct for synthesis.
 
Analyzing module <register> in library <work>.
Module <register> is correct for synthesis.
 
Analyzing module <data_memory> in library <work>.
Module <data_memory> is correct for synthesis.
 
Analyzing module <sign_extender> in library <work>.
Module <sign_extender> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <i> in unit <data_memory> has a constant value of 100000000 during circuit operation. The register is replaced by logic.

Synthesizing Unit <PC>.
    Related source file is "PC.v".
    Found 8-bit up accumulator for signal <address>.
    Found 8-bit adder for signal <address$add0000>.
    Summary:
	inferred   1 Accumulator(s).
	inferred   1 Adder/Subtractor(s).
Unit <PC> synthesized.


Synthesizing Unit <clock_divider>.
    Related source file is "clock_divider.v".
    Found 1-bit register for signal <_CLK>.
    Found 32-bit up counter for signal <tic>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <clock_divider> synthesized.


Synthesizing Unit <ALU>.
    Related source file is "ALU.v".
    Found 8-bit adder for signal <out>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <ALU> synthesized.


Synthesizing Unit <control>.
    Related source file is "control.v".
    Found 1-bit xor2 for signal <memtoreg>.
Unit <control> synthesized.


Synthesizing Unit <register>.
    Related source file is "register.v".
    Found 8-bit register for signal <readdata1>.
    Found 8-bit register for signal <readdata2>.
    Found 32-bit register for signal <registers>.
    Summary:
	inferred  48 D-type flip-flop(s).
	inferred  16 Multiplexer(s).
Unit <register> synthesized.


Synthesizing Unit <data_memory>.
    Related source file is "data_memory.v".
    Found 8-bit register for signal <readdata>.
    Found 2048-bit register for signal <data>.
INFO:Xst:738 - HDL ADVISOR - 2048 flip-flops were inferred for signal <data>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred  24 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <data_memory> synthesized.


Synthesizing Unit <sign_extender>.
    Related source file is "sign_extender.v".
Unit <sign_extender> synthesized.


Synthesizing Unit <datapath>.
    Related source file is "datapath.v".
WARNING:Xst:646 - Signal <aluop> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <datapath> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 32-bit adder                                          : 1
 8-bit adder                                           : 2
# Counters                                             : 1
 32-bit up counter                                     : 1
# Accumulators                                         : 1
 8-bit up accumulator                                  : 1
# Registers                                            : 264
 1-bit register                                        : 1
 8-bit register                                        : 263
# Multiplexers                                         : 3
 8-bit 256-to-1 multiplexer                            : 1
 8-bit 4-to-1 multiplexer                              : 2
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 32-bit adder                                          : 1
 8-bit adder                                           : 2
# Counters                                             : 1
 32-bit up counter                                     : 1
# Accumulators                                         : 1
 8-bit up accumulator                                  : 1
# Registers                                            : 2105
 Flip-Flops                                            : 2105
# Multiplexers                                         : 17
 1-bit 4-to-1 multiplexer                              : 16
 8-bit 256-to-1 multiplexer                            : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <datapath> ...

Optimizing unit <PC> ...

Optimizing unit <ALU> ...

Optimizing unit <register> ...

Optimizing unit <data_memory> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block datapath, actual ratio is 260.
Optimizing block <datapath> to meet ratio 100 (+ 5) of 704 slices :
WARNING:Xst:2254 - Area constraint could not be met for block <datapath>, final ratio is 261.
FlipFlop register/readdata2_0 has been replicated 1 time(s)
FlipFlop register/readdata2_1 has been replicated 1 time(s)
FlipFlop register/readdata2_2 has been replicated 1 time(s)
FlipFlop register/readdata2_3 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 2149
 Flip-Flops                                            : 2149

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : datapath.ngr
Top Level Output File Name         : datapath
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 27

Cell Usage :
# BELS                             : 2660
#      GND                         : 1
#      INV                         : 5
#      LUT1                        : 62
#      LUT2                        : 2
#      LUT3                        : 1097
#      LUT4                        : 292
#      LUT4_D                      : 32
#      MUXCY                       : 84
#      MUXF5                       : 548
#      MUXF6                       : 264
#      MUXF7                       : 128
#      MUXF8                       : 64
#      VCC                         : 1
#      XORCY                       : 80
# FlipFlops/Latches                : 2149
#      FDC                         : 8
#      FDCE                        : 1056
#      FDE                         : 29
#      FDPE                        : 1024
#      FDR                         : 32
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 26
#      IBUF                        : 9
#      OBUF                        : 17
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s50antqg144-4 

 Number of Slices:                     1838  out of    704   261% (*) 
 Number of Slice Flip Flops:           2149  out of   1408   152% (*) 
 Number of 4 input LUTs:               1490  out of   1408   105% (*) 
 Number of IOs:                          27
 Number of bonded IOBs:                  27  out of    108    25%  
 Number of GCLKs:                         2  out of     24     8%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
_CLK                               | BUFGP                  | 33    |
clock_divider/_CLK1                | BUFG                   | 2116  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
RESET                              | IBUF                   | 2088  |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 9.101ns (Maximum Frequency: 109.884MHz)
   Minimum input arrival time before clock: 11.677ns
   Maximum output required time after clock: 11.279ns
   Maximum combinational path delay: 13.268ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock '_CLK'
  Clock period: 9.101ns (frequency: 109.884MHz)
  Total number of paths / destination ports: 17953 / 66
-------------------------------------------------------------------------
Delay:               9.101ns (Levels of Logic = 34)
  Source:            clock_divider/tic_1 (FF)
  Destination:       clock_divider/tic_0 (FF)
  Source Clock:      _CLK rising
  Destination Clock: _CLK rising

  Data Path: clock_divider/tic_1 to clock_divider/tic_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.590  clock_divider/tic_1 (clock_divider/tic_1)
     LUT1:I0->O            1   0.648   0.000  clock_divider/Madd__old_tic_1_cy<1>_rt (clock_divider/Madd__old_tic_1_cy<1>_rt)
     MUXCY:S->O            1   0.632   0.000  clock_divider/Madd__old_tic_1_cy<1> (clock_divider/Madd__old_tic_1_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  clock_divider/Madd__old_tic_1_cy<2> (clock_divider/Madd__old_tic_1_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  clock_divider/Madd__old_tic_1_cy<3> (clock_divider/Madd__old_tic_1_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  clock_divider/Madd__old_tic_1_cy<4> (clock_divider/Madd__old_tic_1_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  clock_divider/Madd__old_tic_1_cy<5> (clock_divider/Madd__old_tic_1_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  clock_divider/Madd__old_tic_1_cy<6> (clock_divider/Madd__old_tic_1_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  clock_divider/Madd__old_tic_1_cy<7> (clock_divider/Madd__old_tic_1_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  clock_divider/Madd__old_tic_1_cy<8> (clock_divider/Madd__old_tic_1_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  clock_divider/Madd__old_tic_1_cy<9> (clock_divider/Madd__old_tic_1_cy<9>)
     MUXCY:CI->O           1   0.065   0.000  clock_divider/Madd__old_tic_1_cy<10> (clock_divider/Madd__old_tic_1_cy<10>)
     MUXCY:CI->O           1   0.065   0.000  clock_divider/Madd__old_tic_1_cy<11> (clock_divider/Madd__old_tic_1_cy<11>)
     MUXCY:CI->O           1   0.065   0.000  clock_divider/Madd__old_tic_1_cy<12> (clock_divider/Madd__old_tic_1_cy<12>)
     MUXCY:CI->O           1   0.065   0.000  clock_divider/Madd__old_tic_1_cy<13> (clock_divider/Madd__old_tic_1_cy<13>)
     MUXCY:CI->O           1   0.065   0.000  clock_divider/Madd__old_tic_1_cy<14> (clock_divider/Madd__old_tic_1_cy<14>)
     MUXCY:CI->O           1   0.065   0.000  clock_divider/Madd__old_tic_1_cy<15> (clock_divider/Madd__old_tic_1_cy<15>)
     MUXCY:CI->O           1   0.065   0.000  clock_divider/Madd__old_tic_1_cy<16> (clock_divider/Madd__old_tic_1_cy<16>)
     MUXCY:CI->O           1   0.065   0.000  clock_divider/Madd__old_tic_1_cy<17> (clock_divider/Madd__old_tic_1_cy<17>)
     MUXCY:CI->O           1   0.065   0.000  clock_divider/Madd__old_tic_1_cy<18> (clock_divider/Madd__old_tic_1_cy<18>)
     MUXCY:CI->O           1   0.065   0.000  clock_divider/Madd__old_tic_1_cy<19> (clock_divider/Madd__old_tic_1_cy<19>)
     MUXCY:CI->O           1   0.065   0.000  clock_divider/Madd__old_tic_1_cy<20> (clock_divider/Madd__old_tic_1_cy<20>)
     MUXCY:CI->O           1   0.065   0.000  clock_divider/Madd__old_tic_1_cy<21> (clock_divider/Madd__old_tic_1_cy<21>)
     MUXCY:CI->O           1   0.065   0.000  clock_divider/Madd__old_tic_1_cy<22> (clock_divider/Madd__old_tic_1_cy<22>)
     MUXCY:CI->O           1   0.065   0.000  clock_divider/Madd__old_tic_1_cy<23> (clock_divider/Madd__old_tic_1_cy<23>)
     MUXCY:CI->O           1   0.065   0.000  clock_divider/Madd__old_tic_1_cy<24> (clock_divider/Madd__old_tic_1_cy<24>)
     MUXCY:CI->O           1   0.065   0.000  clock_divider/Madd__old_tic_1_cy<25> (clock_divider/Madd__old_tic_1_cy<25>)
     MUXCY:CI->O           1   0.065   0.000  clock_divider/Madd__old_tic_1_cy<26> (clock_divider/Madd__old_tic_1_cy<26>)
     MUXCY:CI->O           1   0.065   0.000  clock_divider/Madd__old_tic_1_cy<27> (clock_divider/Madd__old_tic_1_cy<27>)
     MUXCY:CI->O           1   0.065   0.000  clock_divider/Madd__old_tic_1_cy<28> (clock_divider/Madd__old_tic_1_cy<28>)
     MUXCY:CI->O           1   0.065   0.000  clock_divider/Madd__old_tic_1_cy<29> (clock_divider/Madd__old_tic_1_cy<29>)
     MUXCY:CI->O           0   0.065   0.000  clock_divider/Madd__old_tic_1_cy<30> (clock_divider/Madd__old_tic_1_cy<30>)
     XORCY:CI->O           1   0.844   0.423  clock_divider/Madd__old_tic_1_xor<31> (clock_divider/_old_tic_1<31>)
     LUT4:I3->O            1   0.648   0.000  clock_divider/tic_cmp_eq0000_wg_lut<7> (clock_divider/tic_cmp_eq0000_wg_lut<7>)
     MUXCY:S->O           33   0.708   1.263  clock_divider/tic_cmp_eq0000_wg_cy<7> (clock_divider/tic_cmp_eq0000)
     FDR:R                     0.869          clock_divider/tic_0
    ----------------------------------------
    Total                      9.101ns (6.825ns logic, 2.276ns route)
                                       (75.0% logic, 25.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_divider/_CLK1'
  Clock period: 9.064ns (frequency: 110.327MHz)
  Total number of paths / destination ports: 219480 / 4164
-------------------------------------------------------------------------
Delay:               9.064ns (Levels of Logic = 6)
  Source:            register/readdata1_0 (FF)
  Destination:       data_memory/data_1_0 (FF)
  Source Clock:      clock_divider/_CLK1 rising
  Destination Clock: clock_divider/_CLK1 rising

  Data Path: register/readdata1_0 to data_memory/data_1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.591   0.452  register/readdata1_0 (register/readdata1_0)
     LUT4:I2->O            1   0.648   0.000  alu/Madd_out_lut<0> (alu/Madd_out_lut<0>)
     MUXCY:S->O            1   0.632   0.000  alu/Madd_out_cy<0> (alu/Madd_out_cy<0>)
     XORCY:CI->O         517   0.844   1.413  alu/Madd_out_xor<1> (aluoutput<1>)
     LUT4:I3->O            8   0.648   0.760  data_memory/data_103_not000191 (data_memory/data_103_not0001_bdd10)
     LUT4_D:I3->O          7   0.648   0.711  data_memory/data_203_not000141 (data_memory/data_203_not0001_bdd4)
     LUT4:I3->O            8   0.648   0.757  data_memory/data_203_not000111 (data_memory/data_203_not0001)
     FDPE:CE                   0.312          data_memory/data_203_0
    ----------------------------------------
    Total                      9.064ns (4.971ns logic, 4.093ns route)
                                       (54.8% logic, 45.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock_divider/_CLK1'
  Total number of paths / destination ports: 238288 / 2176
-------------------------------------------------------------------------
Offset:              11.677ns (Levels of Logic = 8)
  Source:            instruction<7> (PAD)
  Destination:       data_memory/data_1_0 (FF)
  Destination Clock: clock_divider/_CLK1 rising

  Data Path: instruction<7> to data_memory/data_1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            24   0.849   1.332  instruction_7_IBUF (instruction_7_IBUF)
     LUT2:I1->O            8   0.643   0.837  control/Mxor_memtoreg_Result1 (alusrc)
     LUT4:I1->O            1   0.643   0.000  alu/Madd_out_lut<0> (alu/Madd_out_lut<0>)
     MUXCY:S->O            1   0.632   0.000  alu/Madd_out_cy<0> (alu/Madd_out_cy<0>)
     XORCY:CI->O         517   0.844   1.413  alu/Madd_out_xor<1> (aluoutput<1>)
     LUT4:I3->O            8   0.648   0.760  data_memory/data_103_not000191 (data_memory/data_103_not0001_bdd10)
     LUT4_D:I3->O          7   0.648   0.711  data_memory/data_203_not000141 (data_memory/data_203_not0001_bdd4)
     LUT4:I3->O            8   0.648   0.757  data_memory/data_203_not000111 (data_memory/data_203_not0001)
     FDPE:CE                   0.312          data_memory/data_203_0
    ----------------------------------------
    Total                     11.677ns (5.867ns logic, 5.810ns route)
                                       (50.2% logic, 49.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock '_CLK'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.642ns (Levels of Logic = 1)
  Source:            clock_divider/_CLK (FF)
  Destination:       CLK_ (PAD)
  Source Clock:      _CLK rising

  Data Path: clock_divider/_CLK to CLK_
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.591   0.531  clock_divider/_CLK (clock_divider/_CLK1)
     OBUF:I->O                 4.520          CLK__OBUF (CLK_)
    ----------------------------------------
    Total                      5.642ns (5.111ns logic, 0.531ns route)
                                       (90.6% logic, 9.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_divider/_CLK1'
  Total number of paths / destination ports: 116 / 16
-------------------------------------------------------------------------
Offset:              11.279ns (Levels of Logic = 7)
  Source:            register/readdata2_4 (FF)
  Destination:       m<3> (PAD)
  Source Clock:      clock_divider/_CLK1 rising

  Data Path: register/readdata2_4 to m<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q            257   0.591   1.336  register/readdata2_4 (register/readdata2_4)
     LUT4:I3->O            1   0.648   0.000  alu/Madd_out_lut<4> (alu/Madd_out_lut<4>)
     MUXCY:S->O            1   0.632   0.000  alu/Madd_out_cy<4> (alu/Madd_out_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  alu/Madd_out_cy<5> (alu/Madd_out_cy<5>)
     MUXCY:CI->O           0   0.065   0.000  alu/Madd_out_cy<6> (alu/Madd_out_cy<6>)
     XORCY:CI->O          41   0.844   1.297  alu/Madd_out_xor<7> (aluoutput<7>)
     LUT4:I2->O            5   0.648   0.633  datatowrite<7>1 (m_3_OBUF)
     OBUF:I->O                 4.520          m_3_OBUF (m<3>)
    ----------------------------------------
    Total                     11.279ns (8.013ns logic, 3.266ns route)
                                       (71.0% logic, 29.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 124 / 8
-------------------------------------------------------------------------
Delay:               13.268ns (Levels of Logic = 13)
  Source:            instruction<7> (PAD)
  Destination:       m<3> (PAD)

  Data Path: instruction<7> to m<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            24   0.849   1.332  instruction_7_IBUF (instruction_7_IBUF)
     LUT2:I1->O            8   0.643   0.837  control/Mxor_memtoreg_Result1 (alusrc)
     LUT4:I1->O            1   0.643   0.000  alu/Madd_out_lut<0> (alu/Madd_out_lut<0>)
     MUXCY:S->O            1   0.632   0.000  alu/Madd_out_cy<0> (alu/Madd_out_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  alu/Madd_out_cy<1> (alu/Madd_out_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  alu/Madd_out_cy<2> (alu/Madd_out_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  alu/Madd_out_cy<3> (alu/Madd_out_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  alu/Madd_out_cy<4> (alu/Madd_out_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  alu/Madd_out_cy<5> (alu/Madd_out_cy<5>)
     MUXCY:CI->O           0   0.065   0.000  alu/Madd_out_cy<6> (alu/Madd_out_cy<6>)
     XORCY:CI->O          41   0.844   1.297  alu/Madd_out_xor<7> (aluoutput<7>)
     LUT4:I2->O            5   0.648   0.633  datatowrite<7>1 (m_3_OBUF)
     OBUF:I->O                 4.520          m_3_OBUF (m<3>)
    ----------------------------------------
    Total                     13.268ns (9.169ns logic, 4.099ns route)
                                       (69.1% logic, 30.9% route)

=========================================================================


Total REAL time to Xst completion: 21.00 secs
Total CPU time to Xst completion: 20.59 secs
 
--> 

Total memory usage is 323724 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    2 (   0 filtered)

