<?xml version="1.0" encoding="UTF-8"?>
<probeData version="2" minor="2">
  <probeset name="EDA_PROBESET" active="true">
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="b6ab27abbe655ada8b06065025b7382e"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_ILA" value="ila_core"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="debug_ss"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="b6ab27abbe655ada8b06065025b7382e"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_ILA" value="ila_core"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="debug_sck_1"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="b6ab27abbe655ada8b06065025b7382e"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_ILA" value="ila_core"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="debug_mosi_1"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="b6ab27abbe655ada8b06065025b7382e"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_ILA" value="ila_core"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="3"/>
      </probeOptions>
      <nets>
        <net name="debug_state[2]"/>
        <net name="debug_state[1]"/>
        <net name="debug_state[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="b6ab27abbe655ada8b06065025b7382e"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_ILA" value="ila_core"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="debug_ready_1"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="b6ab27abbe655ada8b06065025b7382e"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_ILA" value="ila_core"/>
        <Option Id="PROBE_PORT" value="5"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="debug_input_shift_reg_1[15]"/>
        <net name="debug_input_shift_reg_1[14]"/>
        <net name="debug_input_shift_reg_1[13]"/>
        <net name="debug_input_shift_reg_1[12]"/>
        <net name="debug_input_shift_reg_1[11]"/>
        <net name="debug_input_shift_reg_1[10]"/>
        <net name="debug_input_shift_reg_1[9]"/>
        <net name="debug_input_shift_reg_1[8]"/>
        <net name="debug_input_shift_reg_1[7]"/>
        <net name="debug_input_shift_reg_1[6]"/>
        <net name="debug_input_shift_reg_1[5]"/>
        <net name="debug_input_shift_reg_1[4]"/>
        <net name="debug_input_shift_reg_1[3]"/>
        <net name="debug_input_shift_reg_1[2]"/>
        <net name="debug_input_shift_reg_1[1]"/>
        <net name="debug_input_shift_reg_1[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="b6ab27abbe655ada8b06065025b7382e"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_ILA" value="ila_core"/>
        <Option Id="PROBE_PORT" value="6"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="input_buffer_1[15]"/>
        <net name="input_buffer_1[14]"/>
        <net name="input_buffer_1[13]"/>
        <net name="input_buffer_1[12]"/>
        <net name="input_buffer_1[11]"/>
        <net name="input_buffer_1[10]"/>
        <net name="input_buffer_1[9]"/>
        <net name="input_buffer_1[8]"/>
        <net name="input_buffer_1[7]"/>
        <net name="input_buffer_1[6]"/>
        <net name="input_buffer_1[5]"/>
        <net name="input_buffer_1[4]"/>
        <net name="input_buffer_1[3]"/>
        <net name="input_buffer_1[2]"/>
        <net name="input_buffer_1[1]"/>
        <net name="input_buffer_1[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="b6ab27abbe655ada8b06065025b7382e"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_ILA" value="ila_core"/>
        <Option Id="PROBE_PORT" value="7"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="debug_miso_1"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="b6ab27abbe655ada8b06065025b7382e"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_ILA" value="ila_core"/>
        <Option Id="PROBE_PORT" value="8"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="debug_output_shift_reg_1[15]"/>
        <net name="debug_output_shift_reg_1[14]"/>
        <net name="debug_output_shift_reg_1[13]"/>
        <net name="debug_output_shift_reg_1[12]"/>
        <net name="debug_output_shift_reg_1[11]"/>
        <net name="debug_output_shift_reg_1[10]"/>
        <net name="debug_output_shift_reg_1[9]"/>
        <net name="debug_output_shift_reg_1[8]"/>
        <net name="debug_output_shift_reg_1[7]"/>
        <net name="debug_output_shift_reg_1[6]"/>
        <net name="debug_output_shift_reg_1[5]"/>
        <net name="debug_output_shift_reg_1[4]"/>
        <net name="debug_output_shift_reg_1[3]"/>
        <net name="debug_output_shift_reg_1[2]"/>
        <net name="debug_output_shift_reg_1[1]"/>
        <net name="debug_output_shift_reg_1[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="net" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="CORE_UUID" value="93d3b6a9ef9554048df245ed02e4bb4e"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_VIO" value="vio_core"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="debug_ss_1"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="net" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="CORE_UUID" value="93d3b6a9ef9554048df245ed02e4bb4e"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_VIO" value="vio_core"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="debug_sck"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="net" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="CORE_UUID" value="93d3b6a9ef9554048df245ed02e4bb4e"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_VIO" value="vio_core"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="debug_mosi"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="CORE_UUID" value="93d3b6a9ef9554048df245ed02e4bb4e"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_VIO" value="vio_core"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="3"/>
      </probeOptions>
      <nets>
        <net name="debug_state_1[2]"/>
        <net name="debug_state_1[1]"/>
        <net name="debug_state_1[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="net" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="CORE_UUID" value="93d3b6a9ef9554048df245ed02e4bb4e"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_VIO" value="vio_core"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="debug_ready"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="CORE_UUID" value="93d3b6a9ef9554048df245ed02e4bb4e"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_VIO" value="vio_core"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="5"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="debug_input_shift_reg[15]"/>
        <net name="debug_input_shift_reg[14]"/>
        <net name="debug_input_shift_reg[13]"/>
        <net name="debug_input_shift_reg[12]"/>
        <net name="debug_input_shift_reg[11]"/>
        <net name="debug_input_shift_reg[10]"/>
        <net name="debug_input_shift_reg[9]"/>
        <net name="debug_input_shift_reg[8]"/>
        <net name="debug_input_shift_reg[7]"/>
        <net name="debug_input_shift_reg[6]"/>
        <net name="debug_input_shift_reg[5]"/>
        <net name="debug_input_shift_reg[4]"/>
        <net name="debug_input_shift_reg[3]"/>
        <net name="debug_input_shift_reg[2]"/>
        <net name="debug_input_shift_reg[1]"/>
        <net name="debug_input_shift_reg[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="CORE_UUID" value="93d3b6a9ef9554048df245ed02e4bb4e"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_VIO" value="vio_core"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="6"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="input_buffer[15]"/>
        <net name="input_buffer[14]"/>
        <net name="input_buffer[13]"/>
        <net name="input_buffer[12]"/>
        <net name="input_buffer[11]"/>
        <net name="input_buffer[10]"/>
        <net name="input_buffer[9]"/>
        <net name="input_buffer[8]"/>
        <net name="input_buffer[7]"/>
        <net name="input_buffer[6]"/>
        <net name="input_buffer[5]"/>
        <net name="input_buffer[4]"/>
        <net name="input_buffer[3]"/>
        <net name="input_buffer[2]"/>
        <net name="input_buffer[1]"/>
        <net name="input_buffer[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="net" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="CORE_UUID" value="93d3b6a9ef9554048df245ed02e4bb4e"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_VIO" value="vio_core"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="7"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="debug_miso"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="CORE_UUID" value="93d3b6a9ef9554048df245ed02e4bb4e"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_VIO" value="vio_core"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="8"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="debug_output_shift_reg[15]"/>
        <net name="debug_output_shift_reg[14]"/>
        <net name="debug_output_shift_reg[13]"/>
        <net name="debug_output_shift_reg[12]"/>
        <net name="debug_output_shift_reg[11]"/>
        <net name="debug_output_shift_reg[10]"/>
        <net name="debug_output_shift_reg[9]"/>
        <net name="debug_output_shift_reg[8]"/>
        <net name="debug_output_shift_reg[7]"/>
        <net name="debug_output_shift_reg[6]"/>
        <net name="debug_output_shift_reg[5]"/>
        <net name="debug_output_shift_reg[4]"/>
        <net name="debug_output_shift_reg[3]"/>
        <net name="debug_output_shift_reg[2]"/>
        <net name="debug_output_shift_reg[1]"/>
        <net name="debug_output_shift_reg[0]"/>
      </nets>
    </probe>
  </probeset>
</probeData>
