[2025-09-17 19:34:52] START suite=cs trace=nutch_phase1_core3
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/nutch_phase1_core3.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2533459 heartbeat IPC: 3.947 cumulative IPC: 3.947 (Simulation time: 00 hr 00 min 33 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 4923492 heartbeat IPC: 4.184 cumulative IPC: 4.062 (Simulation time: 00 hr 01 min 06 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 4923492 cumulative IPC: 4.062 (Simulation time: 00 hr 01 min 06 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 4923492 cumulative IPC: 4.062 (Simulation time: 00 hr 01 min 06 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 15060986 heartbeat IPC: 0.9864 cumulative IPC: 0.9864 (Simulation time: 00 hr 02 min 16 sec)
Heartbeat CPU 0 instructions: 40000008 cycles: 28464429 heartbeat IPC: 0.7461 cumulative IPC: 0.8496 (Simulation time: 00 hr 03 min 33 sec)
Heartbeat CPU 0 instructions: 50000008 cycles: 42337809 heartbeat IPC: 0.7208 cumulative IPC: 0.8018 (Simulation time: 00 hr 04 min 44 sec)
Heartbeat CPU 0 instructions: 60000008 cycles: 55661767 heartbeat IPC: 0.7505 cumulative IPC: 0.7884 (Simulation time: 00 hr 05 min 56 sec)
Heartbeat CPU 0 instructions: 70000010 cycles: 69899146 heartbeat IPC: 0.7024 cumulative IPC: 0.7695 (Simulation time: 00 hr 07 min 16 sec)
Heartbeat CPU 0 instructions: 80000014 cycles: 85913243 heartbeat IPC: 0.6245 cumulative IPC: 0.7408 (Simulation time: 00 hr 08 min 52 sec)
Heartbeat CPU 0 instructions: 90000014 cycles: 102404812 heartbeat IPC: 0.6064 cumulative IPC: 0.7181 (Simulation time: 00 hr 10 min 28 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/nutch_phase1_core3.trace.xz")
Heartbeat CPU 0 instructions: 100000014 cycles: 117317963 heartbeat IPC: 0.6705 cumulative IPC: 0.7118 (Simulation time: 00 hr 11 min 57 sec)
Heartbeat CPU 0 instructions: 110000015 cycles: 131652162 heartbeat IPC: 0.6976 cumulative IPC: 0.7102 (Simulation time: 00 hr 13 min 18 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 141375238 cumulative IPC: 0.7073 (Simulation time: 00 hr 14 min 36 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 141375238 cumulative IPC: 0.7073 (Simulation time: 00 hr 14 min 36 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/nutch_phase1_core3.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.7073 instructions: 100000000 cycles: 141375238
CPU 0 Branch Prediction Accuracy: 96.75% MPKI: 0.3297 Average ROB Occupancy at Mispredict: 3052
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00854
BRANCH_INDIRECT: 0.3102
BRANCH_CONDITIONAL: 0.01091
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 933103
LQ_STALL: 47010
SQ_STALL: 613245


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 169.49524
REPLAY_LOAD: 116.51966
NON_REPLAY_LOAD: 11.266744

== Total ==
ADDR_TRANS: 231361
REPLAY_LOAD: 299339
NON_REPLAY_LOAD: 402403

== Counts ==
ADDR_TRANS: 1365
REPLAY_LOAD: 2569
NON_REPLAY_LOAD: 35716

cpu0->cpu0_STLB TOTAL        ACCESS:     207711 HIT:     197651 MISS:      10060 MSHR_MERGE:         11
cpu0->cpu0_STLB LOAD         ACCESS:     207711 HIT:     197651 MISS:      10060 MSHR_MERGE:         11
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 409 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1568756 HIT:    1016842 MISS:     551914 MSHR_MERGE:     133888
cpu0->cpu0_L2C LOAD         ACCESS:     775391 HIT:     545459 MISS:     229932 MSHR_MERGE:      18358
cpu0->cpu0_L2C RFO          ACCESS:      96143 HIT:      55798 MISS:      40345 MSHR_MERGE:          2
cpu0->cpu0_L2C PREFETCH     ACCESS:     379153 HIT:     114893 MISS:     264260 MSHR_MERGE:     115528
cpu0->cpu0_L2C WRITE        ACCESS:     300296 HIT:     299680 MISS:        616 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      17773 HIT:       1012 MISS:      16761 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     251379 ISSUED:     251379 USEFUL:      57898 USELESS:      23920
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 98.38 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    7913627 HIT:    7209284 MISS:     704343 MSHR_MERGE:     188863
cpu0->cpu0_L1I LOAD         ACCESS:    7913627 HIT:    7209284 MISS:     704343 MSHR_MERGE:     188863
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 20.61 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   26302286 HIT:   25182417 MISS:    1119869 MSHR_MERGE:     618241
cpu0->cpu0_L1D LOAD         ACCESS:   15082287 HIT:   14673010 MISS:     409277 MSHR_MERGE:     149365
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:    1494828 HIT:    1266707 MISS:     228121 MSHR_MERGE:     100327
cpu0->cpu0_L1D WRITE        ACCESS:    9702809 HIT:    9238379 MISS:     464430 MSHR_MERGE:     368281
cpu0->cpu0_L1D TRANSLATION  ACCESS:      22362 HIT:       4321 MISS:      18041 MSHR_MERGE:        268
cpu0->cpu0_L1D PREFETCH REQUESTED:    1638586 ISSUED:    1494820 USEFUL:     106245 USELESS:      17639
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 74 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    6614319 HIT:    6471491 MISS:     142828 MSHR_MERGE:      65589
cpu0->cpu0_ITLB LOAD         ACCESS:    6614319 HIT:    6471491 MISS:     142828 MSHR_MERGE:      65589
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 12.1 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   24029335 HIT:   23838102 MISS:     191233 MSHR_MERGE:      60761
cpu0->cpu0_DTLB LOAD         ACCESS:   24029335 HIT:   23838102 MISS:     191233 MSHR_MERGE:      60761
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 32.15 cycles
cpu0->LLC TOTAL        ACCESS:     651172 HIT:     337650 MISS:     313522 MSHR_MERGE:        495
cpu0->LLC LOAD         ACCESS:     211574 HIT:      70928 MISS:     140646 MSHR_MERGE:          4
cpu0->LLC RFO          ACCESS:      40343 HIT:       8055 MISS:      32288 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:     148732 HIT:      23303 MISS:     125429 MSHR_MERGE:        491
cpu0->LLC WRITE        ACCESS:     233762 HIT:     233623 MISS:        139 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      16761 HIT:       1741 MISS:      15020 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 101.3 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      23508
  ROW_BUFFER_MISS:     289375
  AVG DBUS CONGESTED CYCLE: 4.074
Channel 0 WQ ROW_BUFFER_HIT:      17832
  ROW_BUFFER_MISS:     205055
  FULL:          0
Channel 0 REFRESHES ISSUED:      11781

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       102661        18228         7730         8878
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           16          103          237         7252
  STLB miss resolved @ L2C                0           16          101          199         1085
  STLB miss resolved @ LLC                0           37          117          508         1211
  STLB miss resolved @ MEM                0           24          297          949        10548

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              26967         3544        80889         7352         3508
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            9           58          134          526
  STLB miss resolved @ L2C                0            7           27          109          276
  STLB miss resolved @ LLC                0            5           48          306          230
  STLB miss resolved @ MEM                1           11           95          569         2617
[2025-09-17 19:49:29] END   suite=cs trace=nutch_phase1_core3 (rc=0)
