#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Jan 31 14:51:57 2019
# Process ID: 5228
# Current directory: C:/Users/SET253-04U.HCCMAIN/Documents/GitHub/ENES247-master/ENES247_Yakin/lab1-mux/lab1_1_mux2-1-1bitwide
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9412 C:\Users\SET253-04U.HCCMAIN\Documents\GitHub\ENES247-master\ENES247_Yakin\lab1-mux\lab1_1_mux2-1-1bitwide\lab1_1_mux2-1-1bitwide.xpr
# Log file: C:/Users/SET253-04U.HCCMAIN/Documents/GitHub/ENES247-master/ENES247_Yakin/lab1-mux/lab1_1_mux2-1-1bitwide/vivado.log
# Journal file: C:/Users/SET253-04U.HCCMAIN/Documents/GitHub/ENES247-master/ENES247_Yakin/lab1-mux/lab1_1_mux2-1-1bitwide\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/SET253-04U.HCCMAIN/Documents/GitHub/ENES247-master/ENES247_Yakin/lab1-mux/lab1_1_mux2-1-1bitwide/lab1_1_mux2-1-1bitwide.xpr
update_compile_order -fileset sources_1
open_hw
connect_hw_server
open_hw_target
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
synth_design -rtl -name rtl_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/SET253-04U.HCCMAIN/Documents/GitHub/ENES247-master/ENES247_Yakin/lab1-mux/lab1_1_mux2-1-1bitwide/lab1_1_mux2-1-1bitwide.runs/impl_1/mux_2_to_1_gate.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
open_run synth_1 -name synth_1
open_run impl_1
current_design rtl_1
current_design synth_1
current_design impl_1
current_design synth_1
current_design rtl_1
current_design synth_1
current_design impl_1
current_design rtl_1
current_design synth_1
current_design impl_1
current_design synth_1
current_design rtl_1
current_design synth_1
current_design impl_1
