{
  "module_name": "clk-fsl-sai.c",
  "hash_id": "6627748bfd72e5884b4f55e56b57428bb72309ac61df3526d3e07b0124800706",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/clk-fsl-sai.c",
  "human_readable_source": "\n \n\n#include <linux/module.h>\n#include <linux/platform_device.h>\n#include <linux/clk-provider.h>\n#include <linux/err.h>\n#include <linux/of.h>\n#include <linux/of_address.h>\n#include <linux/slab.h>\n\n#define I2S_CSR\t\t0x00\n#define I2S_CR2\t\t0x08\n#define CSR_BCE_BIT\t28\n#define CR2_BCD\t\tBIT(24)\n#define CR2_DIV_SHIFT\t0\n#define CR2_DIV_WIDTH\t8\n\nstruct fsl_sai_clk {\n\tstruct clk_divider div;\n\tstruct clk_gate gate;\n\tspinlock_t lock;\n};\n\nstatic int fsl_sai_clk_probe(struct platform_device *pdev)\n{\n\tstruct device *dev = &pdev->dev;\n\tstruct fsl_sai_clk *sai_clk;\n\tstruct clk_parent_data pdata = { .index = 0 };\n\tvoid __iomem *base;\n\tstruct clk_hw *hw;\n\n\tsai_clk = devm_kzalloc(dev, sizeof(*sai_clk), GFP_KERNEL);\n\tif (!sai_clk)\n\t\treturn -ENOMEM;\n\n\tbase = devm_platform_ioremap_resource(pdev, 0);\n\tif (IS_ERR(base))\n\t\treturn PTR_ERR(base);\n\n\tspin_lock_init(&sai_clk->lock);\n\n\tsai_clk->gate.reg = base + I2S_CSR;\n\tsai_clk->gate.bit_idx = CSR_BCE_BIT;\n\tsai_clk->gate.lock = &sai_clk->lock;\n\n\tsai_clk->div.reg = base + I2S_CR2;\n\tsai_clk->div.shift = CR2_DIV_SHIFT;\n\tsai_clk->div.width = CR2_DIV_WIDTH;\n\tsai_clk->div.lock = &sai_clk->lock;\n\n\t \n\twritel(CR2_BCD, base + I2S_CR2);\n\n\thw = devm_clk_hw_register_composite_pdata(dev, dev->of_node->name,\n\t\t\t\t\t\t  &pdata, 1, NULL, NULL,\n\t\t\t\t\t\t  &sai_clk->div.hw,\n\t\t\t\t\t\t  &clk_divider_ops,\n\t\t\t\t\t\t  &sai_clk->gate.hw,\n\t\t\t\t\t\t  &clk_gate_ops,\n\t\t\t\t\t\t  CLK_SET_RATE_GATE);\n\tif (IS_ERR(hw))\n\t\treturn PTR_ERR(hw);\n\n\treturn devm_of_clk_add_hw_provider(dev, of_clk_hw_simple_get, hw);\n}\n\nstatic const struct of_device_id of_fsl_sai_clk_ids[] = {\n\t{ .compatible = \"fsl,vf610-sai-clock\" },\n\t{ }\n};\nMODULE_DEVICE_TABLE(of, of_fsl_sai_clk_ids);\n\nstatic struct platform_driver fsl_sai_clk_driver = {\n\t.probe = fsl_sai_clk_probe,\n\t.driver\t\t= {\n\t\t.name\t= \"fsl-sai-clk\",\n\t\t.of_match_table = of_fsl_sai_clk_ids,\n\t},\n};\nmodule_platform_driver(fsl_sai_clk_driver);\n\nMODULE_DESCRIPTION(\"Freescale SAI bitclock-as-a-clock driver\");\nMODULE_AUTHOR(\"Michael Walle <michael@walle.cc>\");\nMODULE_ALIAS(\"platform:fsl-sai-clk\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}