// Seed: 4126896350
module module_0;
  always_comb @(posedge id_1 or posedge id_1) begin
    id_1 <= 1'b0;
  end
endmodule
module module_1 (
    input tri1 id_0,
    input wand id_1,
    output uwire id_2,
    input supply0 id_3,
    input wire id_4,
    input wor id_5,
    input supply0 id_6,
    input tri id_7,
    input wor id_8,
    input tri1 id_9,
    input wire id_10,
    input supply0 id_11,
    input wire id_12,
    input wire id_13
);
  module_0();
  assign id_2 = (id_6);
endmodule
