

================================================================
== Vivado HLS Report for 'dct'
================================================================
* Date:           Thu Oct 13 20:39:27 2022

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        dct_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 8.00 ns | 4.143 ns |   1.00 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2935|     2935| 23.480 us | 23.480 us |  2935|  2935|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +-------------------+--------+---------+---------+-----------+-----------+------+------+---------+
        |                   |        |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |      Instance     | Module |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +-------------------+--------+---------+---------+-----------+-----------+------+------+---------+
        |grp_dct_2d_fu_152  |dct_2d  |     2644|     2644| 21.152 us | 21.152 us |  2644|  2644|   none  |
        +-------------------+--------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- RD_Loop_Row   |      144|      144|        18|          -|          -|     8|    no    |
        | + RD_Loop_Col  |       16|       16|         2|          -|          -|     8|    no    |
        |- WR_Loop_Row   |      144|      144|        18|          -|          -|     8|    no    |
        | + WR_Loop_Col  |       16|       16|         2|          -|          -|     8|    no    |
        +----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|      152|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        3|      1|      177|      663|    0|
|Memory               |        2|      -|        0|        0|    0|
|Multiplexer          |        -|      -|        -|      149|    -|
|Register             |        -|      -|       69|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        5|      1|      246|      964|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |    ~0   |   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |    ~0   |   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------+--------+---------+-------+-----+-----+-----+
    |      Instance     | Module | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------+--------+---------+-------+-----+-----+-----+
    |grp_dct_2d_fu_152  |dct_2d  |        3|      1|  177|  663|    0|
    +-------------------+--------+---------+-------+-----+-----+-----+
    |Total              |        |        3|      1|  177|  663|    0|
    +-------------------+--------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +--------------+-------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory    |       Module      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+-------------------+---------+---+----+-----+------+-----+------+-------------+
    |buf_2d_in_U   |dct_2d_row_outbuf  |        1|  0|   0|    0|    64|   16|     1|         1024|
    |buf_2d_out_U  |dct_2d_row_outbuf  |        1|  0|   0|    0|    64|   16|     1|         1024|
    +--------------+-------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total         |                   |        2|  0|   0|    0|   128|   32|     2|         2048|
    +--------------+-------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln104_1_fu_226_p2  |     +    |      0|  0|  15|           8|           8|
    |add_ln104_fu_212_p2    |     +    |      0|  0|  15|           6|           6|
    |add_ln116_1_fu_291_p2  |     +    |      0|  0|  15|           8|           8|
    |add_ln116_fu_301_p2    |     +    |      0|  0|  15|           6|           6|
    |c_1_fu_281_p2          |     +    |      0|  0|  12|           4|           1|
    |c_fu_206_p2            |     +    |      0|  0|  12|           4|           1|
    |r_1_fu_241_p2          |     +    |      0|  0|  12|           4|           1|
    |r_fu_166_p2            |     +    |      0|  0|  12|           4|           1|
    |icmp_ln101_fu_160_p2   |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln103_fu_200_p2   |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln113_fu_235_p2   |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln115_fu_275_p2   |   icmp   |      0|  0|  11|           4|           5|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 152|          60|          52|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  44|          9|    1|          9|
    |buf_2d_in_address0   |  15|          3|    6|         18|
    |buf_2d_in_ce0        |  15|          3|    1|          3|
    |buf_2d_out_address0  |  15|          3|    6|         18|
    |buf_2d_out_ce0       |  15|          3|    1|          3|
    |buf_2d_out_we0       |   9|          2|    1|          2|
    |c_0_i4_reg_141       |   9|          2|    4|          8|
    |c_0_i_reg_119        |   9|          2|    4|          8|
    |r_0_i2_reg_130       |   9|          2|    4|          8|
    |r_0_i_reg_108        |   9|          2|    4|          8|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 149|         31|   32|         85|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+---+----+-----+-----------+
    |              Name              | FF| LUT| Bits| Const Bits|
    +--------------------------------+---+----+-----+-----------+
    |add_ln104_1_reg_341             |  8|   0|    8|          0|
    |add_ln116_reg_377               |  6|   0|    6|          0|
    |ap_CS_fsm                       |  8|   0|    8|          0|
    |c_0_i4_reg_141                  |  4|   0|    4|          0|
    |c_0_i_reg_119                   |  4|   0|    4|          0|
    |c_1_reg_367                     |  4|   0|    4|          0|
    |c_reg_331                       |  4|   0|    4|          0|
    |grp_dct_2d_fu_152_ap_start_reg  |  1|   0|    1|          0|
    |r_0_i2_reg_130                  |  4|   0|    4|          0|
    |r_0_i_reg_108                   |  4|   0|    4|          0|
    |r_1_reg_349                     |  4|   0|    4|          0|
    |r_reg_313                       |  4|   0|    4|          0|
    |shl_ln1_reg_359                 |  3|   0|    6|          3|
    |shl_ln_reg_318                  |  3|   0|    6|          3|
    |zext_ln103_1_reg_323            |  4|   0|    8|          4|
    |zext_ln116_reg_354              |  4|   0|    8|          4|
    +--------------------------------+---+----+-----+-----------+
    |Total                           | 69|   0|   83|         14|
    +--------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |      dct     | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |      dct     | return value |
|ap_start           |  in |    1| ap_ctrl_hs |      dct     | return value |
|ap_done            | out |    1| ap_ctrl_hs |      dct     | return value |
|ap_idle            | out |    1| ap_ctrl_hs |      dct     | return value |
|ap_ready           | out |    1| ap_ctrl_hs |      dct     | return value |
|input_r_address0   | out |    6|  ap_memory |    input_r   |     array    |
|input_r_ce0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0         |  in |   16|  ap_memory |    input_r   |     array    |
|output_r_address0  | out |    6|  ap_memory |   output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0        | out |   16|  ap_memory |   output_r   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

