<?xml version="1.0" encoding="UTF-8"?>
<result>
<query id="2811">Reetuparna Das architecture*</query>
<status code="200">OK</status>
<time unit="msecs">7.55</time>
<completions total="2" computed="2" sent="2">
<c sc="4" dc="4" oc="4" id="20863738">architecture</c>
<c sc="2" dc="2" oc="2" id="20863746">architectures</c>
</completions>
<hits total="6" computed="6" sent="6" first="0">
<hit score="4" id="2152366">
<info><authors><author>Asit K. Mishra</author><author>Aditya Yanamandra</author><author>Reetuparna Das</author><author>Soumya Eachempati</author><author>Ravi R. Iyer</author><author>Narayanan Vijaykrishnan</author><author>Chita R. Das</author></authors><title>RAFT - A router architecture with frequency tuning for on-chip networks.</title><venue>J. Parallel Distrib. Comput.</venue><volume>71</volume><number>5</number><pages>625-640</pages><year>2011</year><type>Journal Articles</type><key>journals/jpdc/MishraYDEIVD11</key><doi>10.1016/J.JPDC.2010.09.005</doi><ee>https://doi.org/10.1016/j.jpdc.2010.09.005</ee><url>https://dblp.org/rec/journals/jpdc/MishraYDEIVD11</url></info>
<url>URL#2152366</url>
</hit>
<hit score="4" id="2889187">
<info><authors><author>Reetuparna Das</author><author>Asit K. Mishra</author><author>Chrysostomos Nicopoulos</author><author>Dongkook Park</author><author>Vijaykrishnan Narayanan</author><author>Ravishankar R. Iyer</author><author>Mazin S. Yousif</author><author>Chita R. Das</author></authors><title>Performance and power optimization through data compression in Network-on-Chip architectures.</title><venue>HPCA</venue><pages>215-225</pages><year>2008</year><type>Conference and Workshop Papers</type><key>conf/hpca/DasMNPNIYD08</key><doi>10.1109/HPCA.2008.4658641</doi><ee>https://doi.org/10.1109/HPCA.2008.4658641</ee><url>https://dblp.org/rec/conf/hpca/DasMNPNIYD08</url></info>
<url>URL#2889187</url>
</hit>
<hit score="4" id="2917932">
<info><authors><author>Dongkook Park</author><author>Soumya Eachempati</author><author>Reetuparna Das</author><author>Asit K. Mishra</author><author>Yuan Xie 0001</author><author>Narayanan Vijaykrishnan</author><author>Chita R. Das</author></authors><title>MIRA - A Multi-layered On-Chip Interconnect Router Architecture.</title><venue>ISCA</venue><pages>251-261</pages><year>2008</year><type>Conference and Workshop Papers</type><key>conf/isca/ParkEDMXVD08</key><doi>10.1109/ISCA.2008.13</doi><ee>https://doi.org/10.1109/ISCA.2008.13</ee><url>https://dblp.org/rec/conf/isca/ParkEDMXVD08</url></info>
<url>URL#2917932</url>
</hit>
<hit score="4" id="3078480">
<info><authors><author>Dongkook Park</author><author>Reetuparna Das</author><author>Chrysostomos Nicopoulos</author><author>Jongman Kim</author><author>Narayanan Vijaykrishnan</author><author>Ravishankar R. Iyer</author><author>Chita R. Das</author></authors><title>Design of a Dynamic Priority-Based Fast Path Architecture for On-Chip Interconnects.</title><venue>Hot Interconnects</venue><pages>15-20</pages><year>2007</year><type>Conference and Workshop Papers</type><key>conf/hoti/ParkDNKVID07</key><doi>10.1109/HOTI.2007.1</doi><ee>https://doi.org/10.1109/HOTI.2007.1</ee><url>https://dblp.org/rec/conf/hoti/ParkDNKVID07</url></info>
<url>URL#3078480</url>
</hit>
<hit score="4" id="3106482">
<info><authors><author>Jongman Kim</author><author>Chrysostomos Nicopoulos</author><author>Dongkook Park</author><author>Reetuparna Das</author><author>Yuan Xie 0001</author><author>Narayanan Vijaykrishnan</author><author>Mazin S. Yousif</author><author>Chita R. Das</author></authors><title>A novel dimensionally-decomposed router for on-chip communication in 3D architectures.</title><venue>ISCA</venue><pages>138-149</pages><year>2007</year><type>Conference and Workshop Papers</type><key>conf/isca/KimNPDXVYD07</key><doi>10.1145/1250662.1250680</doi><ee>https://doi.org/10.1145/1250662.1250680</ee><url>https://dblp.org/rec/conf/isca/KimNPDXVYD07</url></info>
<url>URL#3106482</url>
</hit>
<hit score="3" id="311791">
<info><authors><author>Kevin Angstadt</author><author>Arun Subramaniyan 0001</author><author>Elaheh Sadredini</author><author>Reza Rahimi</author><author>Kevin Skadron</author><author>Westley Weimer</author><author>Reetuparna Das</author></authors><title>ASPEN - A Scalable In-SRAM Architecture for Pushdown Automata.</title><venue>MICRO</venue><pages>921-932</pages><year>2018</year><type>Conference and Workshop Papers</type><key>conf/micro/Angstadt0SRSWD18</key><doi>10.1109/MICRO.2018.00079</doi><ee>https://doi.org/10.1109/MICRO.2018.00079</ee><url>https://dblp.org/rec/conf/micro/Angstadt0SRSWD18</url></info>
<url>URL#311791</url>
</hit>
</hits>
</result>
