Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Reading design: main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main"
Output Format                      : NGC
Target Device                      : xc6slx9-2-tqg144

---- Source Options
Top Module Name                    : main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/elli/Documents/Dropbox/The Cooper Union/Senior Project/FPGA/sineWave/ipcore_dir/musicStorage.vhd" into library work
Parsing entity <musicStorage>.
Parsing architecture <musicStorage_a> of entity <musicstorage>.
Parsing VHDL file "/home/elli/Documents/Dropbox/The Cooper Union/Senior Project/FPGA/sineWave/ipcore_dir/dcm.vhd" into library work
Parsing entity <dcm>.
Parsing architecture <xilinx> of entity <dcm>.
Parsing VHDL file "/home/elli/Documents/Dropbox/The Cooper Union/Senior Project/FPGA/sineWave/MyDac.vhd" into library work
Parsing entity <MyDAC>.
Parsing architecture <Behavioral> of entity <mydac>.
Parsing VHDL file "/home/elli/Documents/Dropbox/The Cooper Union/Senior Project/FPGA/sineWave/main.vhd" into library work
Parsing entity <main>.
Parsing architecture <Behavioral> of entity <main>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <main> (architecture <Behavioral>) from library <work>.

Elaborating entity <dcm> (architecture <xilinx>) from library <work>.

Elaborating entity <musicStorage> (architecture <musicStorage_a>) from library <work>.

Elaborating entity <MyDAC> (architecture <Behavioral>) with generics from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <main>.
    Related source file is "/home/elli/Documents/Dropbox/The Cooper Union/Senior Project/FPGA/sineWave/main.vhd".
    Found 5-bit register for signal <count>.
    Found 5-bit adder for signal <count1> created at line 137.
    Found 5-bit adder for signal <count2> created at line 138.
    Found 5-bit adder for signal <count3> created at line 139.
    Found 5-bit adder for signal <count4> created at line 140.
    Found 5-bit adder for signal <count5> created at line 141.
    Found 5-bit adder for signal <count6> created at line 142.
    Found 5-bit adder for signal <count7> created at line 143.
    Found 6-bit adder for signal <n0029> created at line 144.
    Found 6-bit adder for signal <n0030> created at line 145.
    Found 5-bit adder for signal <count[4]_GND_6_o_add_9_OUT> created at line 198.
    Summary:
	inferred  10 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
Unit <main> synthesized.

Synthesizing Unit <dcm>.
    Related source file is "/home/elli/Documents/Dropbox/The Cooper Union/Senior Project/FPGA/sineWave/ipcore_dir/dcm.vhd".
    Summary:
	no macro.
Unit <dcm> synthesized.

Synthesizing Unit <MyDAC>.
    Related source file is "/home/elli/Documents/Dropbox/The Cooper Union/Senior Project/FPGA/sineWave/MyDac.vhd".
        BitWidth = 11
    Found 12-bit register for signal <sum>.
    Found 12-bit adder for signal <GND_11_o_GND_11_o_add_0_OUT> created at line 30.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  12 D-type flip-flop(s).
Unit <MyDAC> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 20
 12-bit adder                                          : 10
 5-bit adder                                           : 8
 6-bit adder                                           : 2
# Registers                                            : 11
 12-bit register                                       : 10
 5-bit register                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/musicStorage.ngc>.
Loading core <musicStorage> for timing and area information for instance <m0>.
Loading core <musicStorage> for timing and area information for instance <m1>.
Loading core <musicStorage> for timing and area information for instance <m2>.
Loading core <musicStorage> for timing and area information for instance <m3>.
Loading core <musicStorage> for timing and area information for instance <m4>.
Loading core <musicStorage> for timing and area information for instance <m5>.
Loading core <musicStorage> for timing and area information for instance <m6>.
Loading core <musicStorage> for timing and area information for instance <m7>.
Loading core <musicStorage> for timing and area information for instance <m8>.
Loading core <musicStorage> for timing and area information for instance <m9>.

Synthesizing (advanced) Unit <main>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <main> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 19
 12-bit adder                                          : 10
 5-bit adder                                           : 9
# Counters                                             : 1
 5-bit up counter                                      : 1
# Registers                                            : 120
 Flip-Flops                                            : 120

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:1901 - Instance myDCM/pll_base_inst in unit myDCM/pll_base_inst of type PLL_BASE has been replaced by PLL_ADV

Optimizing unit <MyDAC> ...

Optimizing unit <main> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block main, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 125
 Flip-Flops                                            : 125

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : main.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 367
#      GND                         : 11
#      INV                         : 4
#      LUT2                        : 115
#      LUT3                        : 5
#      LUT4                        : 1
#      LUT5                        : 1
#      MUXCY                       : 110
#      VCC                         : 10
#      XORCY                       : 110
# FlipFlops/Latches                : 125
#      FD                          : 125
# RAMS                             : 10
#      RAMB8BWER                   : 10
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 11
#      IBUFG                       : 1
#      OBUF                        : 10
# Others                           : 1
#      PLL_ADV                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:             125  out of  11440     1%  
 Number of Slice LUTs:                  126  out of   5720     2%  
    Number used as Logic:               126  out of   5720     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    136
   Number with an unused Flip Flop:      11  out of    136     8%  
   Number with an unused LUT:            10  out of    136     7%  
   Number of fully used LUT-FF pairs:   115  out of    136    84%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                          11
 Number of bonded IOBs:                  11  out of    102    10%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                5  out of     32    15%  
    Number using Block RAM only:          5
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  
 Number of PLL_ADVs:                      1  out of      2    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
myDCM/pll_base_inst/CLKOUT1        | NONE(count_0)          | 5     |
myDCM/pll_base_inst/CLKOUT0        | BUFG                   | 130   |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 3.657ns (Maximum Frequency: 273.448MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 4.118ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'myDCM/pll_base_inst/CLKOUT1'
  Clock period: 2.937ns (frequency: 340.484MHz)
  Total number of paths / destination ports: 15 / 5
-------------------------------------------------------------------------
Delay:               2.937ns (Levels of Logic = 1)
  Source:            count_0 (FF)
  Destination:       count_0 (FF)
  Source Clock:      myDCM/pll_base_inst/CLKOUT1 rising
  Destination Clock: myDCM/pll_base_inst/CLKOUT1 rising

  Data Path: count_0 to count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              25   0.525   1.402  count_0 (count_0)
     INV:I->O              1   0.255   0.681  Mcount_count_xor<0>11_INV_0 (Result<0>)
     FD:D                      0.074          count_0
    ----------------------------------------
    Total                      2.937ns (0.854ns logic, 2.083ns route)
                                       (29.1% logic, 70.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'myDCM/pll_base_inst/CLKOUT0'
  Clock period: 3.657ns (frequency: 273.448MHz)
  Total number of paths / destination ports: 2200 / 120
-------------------------------------------------------------------------
Delay:               3.657ns (Levels of Logic = 7)
  Source:            m9/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram (RAM)
  Destination:       DAC9/sum_11 (FF)
  Source Clock:      myDCM/pll_base_inst/CLKOUT0 rising
  Destination Clock: myDCM/pll_base_inst/CLKOUT0 rising

  Data Path: m9/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram to DAC9/sum_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB8BWER:CLKBRDCLK->DOBDO0    1   2.100   0.682  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram (douta<6>)
     end scope: 'm9:douta<6>'
     LUT2:I1->O            1   0.254   0.000  DAC9/Madd_GND_11_o_GND_11_o_add_0_OUT_lut<6> (DAC9/Madd_GND_11_o_GND_11_o_add_0_OUT_lut<6>)
     MUXCY:S->O            1   0.215   0.000  DAC9/Madd_GND_11_o_GND_11_o_add_0_OUT_cy<6> (DAC9/Madd_GND_11_o_GND_11_o_add_0_OUT_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  DAC9/Madd_GND_11_o_GND_11_o_add_0_OUT_cy<7> (DAC9/Madd_GND_11_o_GND_11_o_add_0_OUT_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  DAC9/Madd_GND_11_o_GND_11_o_add_0_OUT_cy<8> (DAC9/Madd_GND_11_o_GND_11_o_add_0_OUT_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  DAC9/Madd_GND_11_o_GND_11_o_add_0_OUT_cy<9> (DAC9/Madd_GND_11_o_GND_11_o_add_0_OUT_cy<9>)
     MUXCY:CI->O           1   0.262   0.000  DAC9/Madd_GND_11_o_GND_11_o_add_0_OUT_cy<10> (DAC9/Madd_GND_11_o_GND_11_o_add_0_OUT_cy<10>)
     FD:D                      0.074          DAC9/sum_11
    ----------------------------------------
    Total                      3.657ns (2.975ns logic, 0.682ns route)
                                       (81.4% logic, 18.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'myDCM/pll_base_inst/CLKOUT0'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              4.118ns (Levels of Logic = 1)
  Source:            DAC9/sum_11 (FF)
  Destination:       audioOut<9> (PAD)
  Source Clock:      myDCM/pll_base_inst/CLKOUT0 rising

  Data Path: DAC9/sum_11 to audioOut<9>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.525   0.681  DAC9/sum_11 (DAC9/sum_11)
     OBUF:I->O                 2.912          audioOut_9_OBUF (audioOut<9>)
    ----------------------------------------
    Total                      4.118ns (3.437ns logic, 0.681ns route)
                                       (83.5% logic, 16.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock myDCM/pll_base_inst/CLKOUT0
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
myDCM/pll_base_inst/CLKOUT0|    3.657|         |         |         |
myDCM/pll_base_inst/CLKOUT1|    3.472|         |         |         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock myDCM/pll_base_inst/CLKOUT1
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
myDCM/pll_base_inst/CLKOUT1|    2.937|         |         |         |
---------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 11.00 secs
Total CPU time to Xst completion: 10.07 secs
 
--> 


Total memory usage is 408724 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    2 (   0 filtered)

