<root><simulation><result_generated_time />2023-05-13 01:11:56<layer><layer_spec />{'B': 1, 'K': 1280, 'C': 320, 'OY': 7, 'OX': 7, 'IY': 7, 'IX': 7, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />20070400<total_data_size_element />{'W': 409600, 'I': 15680, 'O': 62720}<total_data_reuse />{'W': 49, 'I': 1280.0, 'O': 320}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['C_8', 'K_4']}, {'Row': ['C_32']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />10080</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [1024, 1, 1], 'I': [256, 1, 1], 'O': [4, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('C', 8), ('K', 4)], [('C', 32)]], [], []]<I />[[[('K', 4)], []], [[('C', 8)], [('C', 32)]], [], []]<O />[[[('C', 8)], [('C', 32)]], [[('K', 4)], []], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OX', 7), ('K', 5), ('OY', 7), ('K', 2)], [('K', 32), ('C', 2)], []]<I />[[('OX', 7), ('K', 5), ('OY', 7), ('K', 2), ('K', 32)], [('C', 2)], []]<O />[[('OX', 7)], [('K', 5), ('OY', 7), ('K', 2), ('K', 32), ('C', 2)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [1.0, 49, 1, 1], 'I': [4.0, 320.0, 1.0, 1.0], 'O': [256.0, 1, 2, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [80, 5242880, 5242880], 'I': [392, 200704, 200704], 'O': [56, 501760, 501760], 'O_partial': [56, 501760, 0], 'O_final': [0, 0, 501760]}<actual_mem_utilization_individual />{'W': [0.16, 0.16, 0.0], 'I': [0.77, 0.01, 0.0], 'O': [0.11, 0.01, 0.0]}<actual_mem_utilization_shared />{'W': [0.16, 0.18, 0.0], 'I': [0.77, 0.18, 0.0], 'O': [0.11, 0.18, 0.0]}<effective_mem_size_bit />{'W': [40, 163840, 5242880], 'I': [392, 100352, 200704], 'O': [8, 501760, 501760], 'O_partial': [8, 501760, 0], 'O_final': [0, 0, 501760]}<total_unit_count />{'W': [1024, 1024, 1, 1], 'I': [1024, 256, 1, 1], 'O': [1024, 4, 1, 1]}<unique_unit_count />{'W': [1024, 1024, 1, 1], 'I': [256, 256, 1, 1], 'O': [4, 4, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [4.0, 1.0, 1.0, 1.0], 'O': [256.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[2867200, 409600], [409600, 409600], [409600, 0]]<I />[[5017600, 15680], [15680, 15680], [15680, 0]]<O />[[(62720, 125440), (125440, 62720)], [(62720, 125440), (62720, 0)], [(0, 62720), (0, 0)]]<O_partial />[[(62720, 125440), (125440, 62720)], [(62720, 125440), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (62720, 0)], [(0, 62720), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[358400, 51200], [6400, 6400], [1600, 0]]<I />[[627200, 1960], [245, 245], [61, 0]]<O />[[(7840, 15680), (15680, 7840)], [(980, 1960), (980, 0)], [(0, 245), (0, 0)]]<O_partial />[([7840, 15680], [15680, 7840]), ([980, 1960], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [980, 0]), ([0, 245], [0, 0])]</mem_access_count_word><mac_count><active />20070400<idle />0</mac_count></basic_info><energy><total_energy />43878505.7<mem_energy_breakdown><W />[139.1, 1268.4, 2131.0]<I />[211.5, 48.6, 81.6]<O />[16.5, 388.4, 326.3]</mem_energy_breakdown><MAC_energy><active_MAC />43873894.4<idle_MAC />0.0<total />43873894.4</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.744<utilization_without_data_loading />1.0<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.744<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />42152<latency_cycle_without_data_loading />31360<ideal_computing_cycle />31360<data_loading><load_cycle_total />10792<load_cycle_individual />{'W': [160, 10240, 0], 'I': [196, 392, 0]}<load_cycle_combined />{'W': 10240, 'I': 392}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-31359], [-30807, -20790], [-31360, -31360]], 'I': [[-31359], [-239, -49], [-31360, -31360]], 'O': [[-31360], [-26880, -31360], [-30380, -31115]]}<mem_stall_cycle_shared />{'W': [[-31359], [-30807, 0], [0, 0]], 'I': [[-31359], [-239, 0], [0, 0]], 'O': [[-31360], [-26880, -31360], [-30380, -31115]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [80, 5242880, 5242880], 'I': [392, 200704, 200704], 'O': [56, 501760, 501760], 'O_partial': [56, 501760, 0], 'O_final': [0, 0, 501760]}<data_size_each_level_total />{'W': [81920, 5242880, 5242880], 'I': [100352, 200704, 200704], 'O': [224, 501760, 501760]}<loop_cycles_each_level />{'W': [490, 31360, 31360], 'I': [15680, 31360, 31360], 'O': [7, 31360, 31360]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [64, 1, 1], 'O': [1, 2, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.2], [167.2, 167.2], [167.2, 167.2]], 'I': [[8.0, 0.0], [6.4, 6.4], [6.4, 6.4]], 'O': [[8.0, 8.0], [32.0, 16.0], [16.0, 16.0]]}<req_inst_mem_bw />{'W': [[8.0, 0.2], [167.2, 167.2], [167.2, 167.2]], 'I': [[8.0, 1.6], [409.6, 6.4], [6.4, 6.4]], 'O': [[8.0, 8.0], [32.0, 32.0], [32.0, 16.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.2], [167.2, 167.2], [167.2, 0]], 'I': [[8.0, 1.6], [409.6, 6.4], [6.4, 0]], 'O': [[8.0, 8.0], [32.0, 16.0], [16.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.2], [624.8, 205.6], [173.6, 16.0]], 'I': [[8.0, 1.6], [624.8, 205.6], [173.6, 16.0]], 'O': [[8.0, 8.0], [624.8, 205.6], [173.6, 16.0]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 31360], [490, 490, 64], [31360, 31360, 1]], 'I': [[1, 1, 31360], [245, 15680, 2], [31360, 31360, 1]], 'O': [[1, 1, 31360], [7, 7, 4480], [31360, 31360, 1]]}<trans_time_real />{'W': [[0, 1, 31360], [[1, 490, 64], [160, 490, 64]], [[10240, 31360, 1], [2560, 31360, 1]]], 'I': [[0, 1, 31360], [[6, 15680, 2], [196, 15680, 2]], [[392, 31360, 1], [98, 31360, 1]]], 'O': [[0, 1, 31360], [[1, 7, 4480], [0, 7, 4480]], [[980, 31360, 1], [245, 31360, 1]]]}<single_stall_cycle />{'W': [[-1], [-489, -330], [-21120, -28800]], 'I': [[-1], [-239, -49], [-30968, -31262]], 'O': [[-1], [-6, -7], [-30380, -31115]]}<single_stall_count />{'W': [31359, 63, 0], 'I': [31359, 1, 0], 'O': [31360, 4480, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [10080, 0], 'I': [196, 0], 'O': [4480, 980]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [980, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-16604, -31360], [-26880, -30380]], 1: [[-31360, -31360], [-30380, -31360]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.2<mem_area />121.2<mem_area_percentage />100.0 %</area></results><elapsed_time_second />0</simulation></root>