TimeQuest Timing Analyzer report for top_module
Thu Feb 27 09:33:16 2025
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'CLK'
 13. Slow Model Hold: 'CLK'
 14. Slow Model Minimum Pulse Width: 'CLK'
 15. Setup Times
 16. Hold Times
 17. Clock to Output Times
 18. Minimum Clock to Output Times
 19. Fast Model Setup Summary
 20. Fast Model Hold Summary
 21. Fast Model Recovery Summary
 22. Fast Model Removal Summary
 23. Fast Model Minimum Pulse Width Summary
 24. Fast Model Setup: 'CLK'
 25. Fast Model Hold: 'CLK'
 26. Fast Model Minimum Pulse Width: 'CLK'
 27. Setup Times
 28. Hold Times
 29. Clock to Output Times
 30. Minimum Clock to Output Times
 31. Multicorner Timing Analysis Summary
 32. Setup Times
 33. Hold Times
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Setup Transfers
 37. Hold Transfers
 38. Report TCCS
 39. Report RSKM
 40. Unconstrained Paths
 41. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; top_module                                                        ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C20F484C7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; db/SDC3.sdc   ; OK     ; Thu Feb 27 09:33:16 2025 ;
+---------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; CLK        ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK } ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+--------------------------------------------------+
; Slow Model Fmax Summary                          ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 147.91 MHz ; 147.91 MHz      ; CLK        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------+
; Slow Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; CLK   ; 13.239 ; 0.000         ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; CLK   ; 0.445 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-------+-------+------------------------+
; Clock ; Slack ; End Point TNS          ;
+-------+-------+------------------------+
; CLK   ; 7.436 ; 0.000                  ;
+-------+-------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                          ; To Node                                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 13.239 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|en_rd                                                                                              ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:sin_rtl_0|altsyncram_du81:auto_generated|ram_block1a13~porta_address_reg8   ; CLK          ; CLK         ; 20.000       ; 0.289      ; 7.010      ;
; 13.239 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|en_rd                                                                                              ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:sin_rtl_0|altsyncram_du81:auto_generated|ram_block1a13~porta_address_reg7   ; CLK          ; CLK         ; 20.000       ; 0.289      ; 7.010      ;
; 13.239 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|en_rd                                                                                              ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:sin_rtl_0|altsyncram_du81:auto_generated|ram_block1a13~porta_address_reg6   ; CLK          ; CLK         ; 20.000       ; 0.289      ; 7.010      ;
; 13.239 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|en_rd                                                                                              ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:sin_rtl_0|altsyncram_du81:auto_generated|ram_block1a13~porta_address_reg5   ; CLK          ; CLK         ; 20.000       ; 0.289      ; 7.010      ;
; 13.239 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|en_rd                                                                                              ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:sin_rtl_0|altsyncram_du81:auto_generated|ram_block1a13~porta_address_reg4   ; CLK          ; CLK         ; 20.000       ; 0.289      ; 7.010      ;
; 13.239 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|en_rd                                                                                              ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:sin_rtl_0|altsyncram_du81:auto_generated|ram_block1a13~porta_address_reg3   ; CLK          ; CLK         ; 20.000       ; 0.289      ; 7.010      ;
; 13.239 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|en_rd                                                                                              ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:sin_rtl_0|altsyncram_du81:auto_generated|ram_block1a13~porta_address_reg2   ; CLK          ; CLK         ; 20.000       ; 0.289      ; 7.010      ;
; 13.239 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|en_rd                                                                                              ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:sin_rtl_0|altsyncram_du81:auto_generated|ram_block1a13~porta_address_reg1   ; CLK          ; CLK         ; 20.000       ; 0.289      ; 7.010      ;
; 13.239 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|en_rd                                                                                              ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:sin_rtl_0|altsyncram_du81:auto_generated|ram_block1a13~porta_address_reg0   ; CLK          ; CLK         ; 20.000       ; 0.289      ; 7.010      ;
; 13.379 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|en_rd                                                                                                  ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:sin_rtl_0|altsyncram_du81:auto_generated|ram_block1a13~porta_address_reg8   ; CLK          ; CLK         ; 20.000       ; 0.243      ; 6.824      ;
; 13.379 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|en_rd                                                                                                  ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:sin_rtl_0|altsyncram_du81:auto_generated|ram_block1a13~porta_address_reg7   ; CLK          ; CLK         ; 20.000       ; 0.243      ; 6.824      ;
; 13.379 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|en_rd                                                                                                  ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:sin_rtl_0|altsyncram_du81:auto_generated|ram_block1a13~porta_address_reg6   ; CLK          ; CLK         ; 20.000       ; 0.243      ; 6.824      ;
; 13.379 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|en_rd                                                                                                  ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:sin_rtl_0|altsyncram_du81:auto_generated|ram_block1a13~porta_address_reg5   ; CLK          ; CLK         ; 20.000       ; 0.243      ; 6.824      ;
; 13.379 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|en_rd                                                                                                  ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:sin_rtl_0|altsyncram_du81:auto_generated|ram_block1a13~porta_address_reg4   ; CLK          ; CLK         ; 20.000       ; 0.243      ; 6.824      ;
; 13.379 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|en_rd                                                                                                  ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:sin_rtl_0|altsyncram_du81:auto_generated|ram_block1a13~porta_address_reg3   ; CLK          ; CLK         ; 20.000       ; 0.243      ; 6.824      ;
; 13.379 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|en_rd                                                                                                  ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:sin_rtl_0|altsyncram_du81:auto_generated|ram_block1a13~porta_address_reg2   ; CLK          ; CLK         ; 20.000       ; 0.243      ; 6.824      ;
; 13.379 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|en_rd                                                                                                  ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:sin_rtl_0|altsyncram_du81:auto_generated|ram_block1a13~porta_address_reg1   ; CLK          ; CLK         ; 20.000       ; 0.243      ; 6.824      ;
; 13.379 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|en_rd                                                                                                  ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:sin_rtl_0|altsyncram_du81:auto_generated|ram_block1a13~porta_address_reg0   ; CLK          ; CLK         ; 20.000       ; 0.243      ; 6.824      ;
; 13.455 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|en_rd                                                                                               ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:sin_rtl_0|altsyncram_du81:auto_generated|ram_block1a13~porta_address_reg8   ; CLK          ; CLK         ; 20.000       ; 0.247      ; 6.752      ;
; 13.455 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|en_rd                                                                                               ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:sin_rtl_0|altsyncram_du81:auto_generated|ram_block1a13~porta_address_reg7   ; CLK          ; CLK         ; 20.000       ; 0.247      ; 6.752      ;
; 13.455 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|en_rd                                                                                               ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:sin_rtl_0|altsyncram_du81:auto_generated|ram_block1a13~porta_address_reg6   ; CLK          ; CLK         ; 20.000       ; 0.247      ; 6.752      ;
; 13.455 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|en_rd                                                                                               ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:sin_rtl_0|altsyncram_du81:auto_generated|ram_block1a13~porta_address_reg5   ; CLK          ; CLK         ; 20.000       ; 0.247      ; 6.752      ;
; 13.455 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|en_rd                                                                                               ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:sin_rtl_0|altsyncram_du81:auto_generated|ram_block1a13~porta_address_reg4   ; CLK          ; CLK         ; 20.000       ; 0.247      ; 6.752      ;
; 13.455 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|en_rd                                                                                               ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:sin_rtl_0|altsyncram_du81:auto_generated|ram_block1a13~porta_address_reg3   ; CLK          ; CLK         ; 20.000       ; 0.247      ; 6.752      ;
; 13.455 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|en_rd                                                                                               ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:sin_rtl_0|altsyncram_du81:auto_generated|ram_block1a13~porta_address_reg2   ; CLK          ; CLK         ; 20.000       ; 0.247      ; 6.752      ;
; 13.455 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|en_rd                                                                                               ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:sin_rtl_0|altsyncram_du81:auto_generated|ram_block1a13~porta_address_reg1   ; CLK          ; CLK         ; 20.000       ; 0.247      ; 6.752      ;
; 13.455 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|en_rd                                                                                               ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:sin_rtl_0|altsyncram_du81:auto_generated|ram_block1a13~porta_address_reg0   ; CLK          ; CLK         ; 20.000       ; 0.247      ; 6.752      ;
; 13.511 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|en_rd                                                                                               ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:sin_rtl_0|altsyncram_du81:auto_generated|ram_block1a13~porta_address_reg8   ; CLK          ; CLK         ; 20.000       ; 0.243      ; 6.692      ;
; 13.511 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|en_rd                                                                                               ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:sin_rtl_0|altsyncram_du81:auto_generated|ram_block1a13~porta_address_reg7   ; CLK          ; CLK         ; 20.000       ; 0.243      ; 6.692      ;
; 13.511 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|en_rd                                                                                               ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:sin_rtl_0|altsyncram_du81:auto_generated|ram_block1a13~porta_address_reg6   ; CLK          ; CLK         ; 20.000       ; 0.243      ; 6.692      ;
; 13.511 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|en_rd                                                                                               ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:sin_rtl_0|altsyncram_du81:auto_generated|ram_block1a13~porta_address_reg5   ; CLK          ; CLK         ; 20.000       ; 0.243      ; 6.692      ;
; 13.511 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|en_rd                                                                                               ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:sin_rtl_0|altsyncram_du81:auto_generated|ram_block1a13~porta_address_reg4   ; CLK          ; CLK         ; 20.000       ; 0.243      ; 6.692      ;
; 13.511 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|en_rd                                                                                               ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:sin_rtl_0|altsyncram_du81:auto_generated|ram_block1a13~porta_address_reg3   ; CLK          ; CLK         ; 20.000       ; 0.243      ; 6.692      ;
; 13.511 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|en_rd                                                                                               ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:sin_rtl_0|altsyncram_du81:auto_generated|ram_block1a13~porta_address_reg2   ; CLK          ; CLK         ; 20.000       ; 0.243      ; 6.692      ;
; 13.511 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|en_rd                                                                                               ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:sin_rtl_0|altsyncram_du81:auto_generated|ram_block1a13~porta_address_reg1   ; CLK          ; CLK         ; 20.000       ; 0.243      ; 6.692      ;
; 13.511 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|en_rd                                                                                               ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:sin_rtl_0|altsyncram_du81:auto_generated|ram_block1a13~porta_address_reg0   ; CLK          ; CLK         ; 20.000       ; 0.243      ; 6.692      ;
; 13.654 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|en_rd                                                                                               ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:sin_rtl_0|altsyncram_du81:auto_generated|ram_block1a13~porta_address_reg8   ; CLK          ; CLK         ; 20.000       ; 0.243      ; 6.549      ;
; 13.654 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|en_rd                                                                                               ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:sin_rtl_0|altsyncram_du81:auto_generated|ram_block1a13~porta_address_reg7   ; CLK          ; CLK         ; 20.000       ; 0.243      ; 6.549      ;
; 13.654 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|en_rd                                                                                               ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:sin_rtl_0|altsyncram_du81:auto_generated|ram_block1a13~porta_address_reg6   ; CLK          ; CLK         ; 20.000       ; 0.243      ; 6.549      ;
; 13.654 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|en_rd                                                                                               ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:sin_rtl_0|altsyncram_du81:auto_generated|ram_block1a13~porta_address_reg5   ; CLK          ; CLK         ; 20.000       ; 0.243      ; 6.549      ;
; 13.654 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|en_rd                                                                                               ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:sin_rtl_0|altsyncram_du81:auto_generated|ram_block1a13~porta_address_reg4   ; CLK          ; CLK         ; 20.000       ; 0.243      ; 6.549      ;
; 13.654 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|en_rd                                                                                               ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:sin_rtl_0|altsyncram_du81:auto_generated|ram_block1a13~porta_address_reg3   ; CLK          ; CLK         ; 20.000       ; 0.243      ; 6.549      ;
; 13.654 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|en_rd                                                                                               ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:sin_rtl_0|altsyncram_du81:auto_generated|ram_block1a13~porta_address_reg2   ; CLK          ; CLK         ; 20.000       ; 0.243      ; 6.549      ;
; 13.654 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|en_rd                                                                                               ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:sin_rtl_0|altsyncram_du81:auto_generated|ram_block1a13~porta_address_reg1   ; CLK          ; CLK         ; 20.000       ; 0.243      ; 6.549      ;
; 13.654 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|en_rd                                                                                               ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:sin_rtl_0|altsyncram_du81:auto_generated|ram_block1a13~porta_address_reg0   ; CLK          ; CLK         ; 20.000       ; 0.243      ; 6.549      ;
; 13.692 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_sin_rtl_0|altsyncram_fu81:auto_generated|ram_block1a13~porta_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|sin_data_temp[13]                                                                                                                                   ; CLK          ; CLK         ; 20.000       ; -0.093     ; 6.253      ;
; 13.692 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_sin_rtl_0|altsyncram_fu81:auto_generated|ram_block1a13~porta_address_reg1 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|sin_data_temp[13]                                                                                                                                   ; CLK          ; CLK         ; 20.000       ; -0.093     ; 6.253      ;
; 13.692 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_sin_rtl_0|altsyncram_fu81:auto_generated|ram_block1a13~porta_address_reg2 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|sin_data_temp[13]                                                                                                                                   ; CLK          ; CLK         ; 20.000       ; -0.093     ; 6.253      ;
; 13.692 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_sin_rtl_0|altsyncram_fu81:auto_generated|ram_block1a13~porta_address_reg3 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|sin_data_temp[13]                                                                                                                                   ; CLK          ; CLK         ; 20.000       ; -0.093     ; 6.253      ;
; 13.692 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_sin_rtl_0|altsyncram_fu81:auto_generated|ram_block1a13~porta_address_reg4 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|sin_data_temp[13]                                                                                                                                   ; CLK          ; CLK         ; 20.000       ; -0.093     ; 6.253      ;
; 13.692 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_sin_rtl_0|altsyncram_fu81:auto_generated|ram_block1a13~porta_address_reg5 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|sin_data_temp[13]                                                                                                                                   ; CLK          ; CLK         ; 20.000       ; -0.093     ; 6.253      ;
; 13.692 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_sin_rtl_0|altsyncram_fu81:auto_generated|ram_block1a13~porta_address_reg6 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|sin_data_temp[13]                                                                                                                                   ; CLK          ; CLK         ; 20.000       ; -0.093     ; 6.253      ;
; 13.692 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_sin_rtl_0|altsyncram_fu81:auto_generated|ram_block1a13~porta_address_reg7 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|sin_data_temp[13]                                                                                                                                   ; CLK          ; CLK         ; 20.000       ; -0.093     ; 6.253      ;
; 13.692 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_sin_rtl_0|altsyncram_fu81:auto_generated|ram_block1a13~porta_address_reg8 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|sin_data_temp[13]                                                                                                                                   ; CLK          ; CLK         ; 20.000       ; -0.093     ; 6.253      ;
; 13.709 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:cos_rtl_0|altsyncram_eu81:auto_generated|ram_block1a9~porta_address_reg0    ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|sin_data_temp[0]                                                                                                                                    ; CLK          ; CLK         ; 20.000       ; -0.091     ; 6.238      ;
; 13.709 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:cos_rtl_0|altsyncram_eu81:auto_generated|ram_block1a9~porta_address_reg1    ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|sin_data_temp[0]                                                                                                                                    ; CLK          ; CLK         ; 20.000       ; -0.091     ; 6.238      ;
; 13.709 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:cos_rtl_0|altsyncram_eu81:auto_generated|ram_block1a9~porta_address_reg2    ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|sin_data_temp[0]                                                                                                                                    ; CLK          ; CLK         ; 20.000       ; -0.091     ; 6.238      ;
; 13.709 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:cos_rtl_0|altsyncram_eu81:auto_generated|ram_block1a9~porta_address_reg3    ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|sin_data_temp[0]                                                                                                                                    ; CLK          ; CLK         ; 20.000       ; -0.091     ; 6.238      ;
; 13.709 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:cos_rtl_0|altsyncram_eu81:auto_generated|ram_block1a9~porta_address_reg4    ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|sin_data_temp[0]                                                                                                                                    ; CLK          ; CLK         ; 20.000       ; -0.091     ; 6.238      ;
; 13.709 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:cos_rtl_0|altsyncram_eu81:auto_generated|ram_block1a9~porta_address_reg5    ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|sin_data_temp[0]                                                                                                                                    ; CLK          ; CLK         ; 20.000       ; -0.091     ; 6.238      ;
; 13.709 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:cos_rtl_0|altsyncram_eu81:auto_generated|ram_block1a9~porta_address_reg6    ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|sin_data_temp[0]                                                                                                                                    ; CLK          ; CLK         ; 20.000       ; -0.091     ; 6.238      ;
; 13.709 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:cos_rtl_0|altsyncram_eu81:auto_generated|ram_block1a9~porta_address_reg7    ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|sin_data_temp[0]                                                                                                                                    ; CLK          ; CLK         ; 20.000       ; -0.091     ; 6.238      ;
; 13.709 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:cos_rtl_0|altsyncram_eu81:auto_generated|ram_block1a9~porta_address_reg8    ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|sin_data_temp[0]                                                                                                                                    ; CLK          ; CLK         ; 20.000       ; -0.091     ; 6.238      ;
; 13.732 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|en_rd                                                                                              ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_sin_rtl_0|altsyncram_fu81:auto_generated|ram_block1a13~porta_address_reg8 ; CLK          ; CLK         ; 20.000       ; 0.299      ; 6.527      ;
; 13.732 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|en_rd                                                                                              ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_sin_rtl_0|altsyncram_fu81:auto_generated|ram_block1a13~porta_address_reg7 ; CLK          ; CLK         ; 20.000       ; 0.299      ; 6.527      ;
; 13.732 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|en_rd                                                                                              ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_sin_rtl_0|altsyncram_fu81:auto_generated|ram_block1a13~porta_address_reg6 ; CLK          ; CLK         ; 20.000       ; 0.299      ; 6.527      ;
; 13.732 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|en_rd                                                                                              ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_sin_rtl_0|altsyncram_fu81:auto_generated|ram_block1a13~porta_address_reg5 ; CLK          ; CLK         ; 20.000       ; 0.299      ; 6.527      ;
; 13.732 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|en_rd                                                                                              ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_sin_rtl_0|altsyncram_fu81:auto_generated|ram_block1a13~porta_address_reg4 ; CLK          ; CLK         ; 20.000       ; 0.299      ; 6.527      ;
; 13.732 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|en_rd                                                                                              ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_sin_rtl_0|altsyncram_fu81:auto_generated|ram_block1a13~porta_address_reg3 ; CLK          ; CLK         ; 20.000       ; 0.299      ; 6.527      ;
; 13.732 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|en_rd                                                                                              ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_sin_rtl_0|altsyncram_fu81:auto_generated|ram_block1a13~porta_address_reg2 ; CLK          ; CLK         ; 20.000       ; 0.299      ; 6.527      ;
; 13.732 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|en_rd                                                                                              ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_sin_rtl_0|altsyncram_fu81:auto_generated|ram_block1a13~porta_address_reg1 ; CLK          ; CLK         ; 20.000       ; 0.299      ; 6.527      ;
; 13.732 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|en_rd                                                                                              ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_sin_rtl_0|altsyncram_fu81:auto_generated|ram_block1a13~porta_address_reg0 ; CLK          ; CLK         ; 20.000       ; 0.299      ; 6.527      ;
; 13.828 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:cos_rtl_0|altsyncram_eu81:auto_generated|ram_block1a9~porta_address_reg0    ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|sin_data_temp[1]                                                                                                                                    ; CLK          ; CLK         ; 20.000       ; -0.091     ; 6.119      ;
; 13.828 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:cos_rtl_0|altsyncram_eu81:auto_generated|ram_block1a9~porta_address_reg1    ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|sin_data_temp[1]                                                                                                                                    ; CLK          ; CLK         ; 20.000       ; -0.091     ; 6.119      ;
; 13.828 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:cos_rtl_0|altsyncram_eu81:auto_generated|ram_block1a9~porta_address_reg2    ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|sin_data_temp[1]                                                                                                                                    ; CLK          ; CLK         ; 20.000       ; -0.091     ; 6.119      ;
; 13.828 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:cos_rtl_0|altsyncram_eu81:auto_generated|ram_block1a9~porta_address_reg3    ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|sin_data_temp[1]                                                                                                                                    ; CLK          ; CLK         ; 20.000       ; -0.091     ; 6.119      ;
; 13.828 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:cos_rtl_0|altsyncram_eu81:auto_generated|ram_block1a9~porta_address_reg4    ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|sin_data_temp[1]                                                                                                                                    ; CLK          ; CLK         ; 20.000       ; -0.091     ; 6.119      ;
; 13.828 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:cos_rtl_0|altsyncram_eu81:auto_generated|ram_block1a9~porta_address_reg5    ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|sin_data_temp[1]                                                                                                                                    ; CLK          ; CLK         ; 20.000       ; -0.091     ; 6.119      ;
; 13.828 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:cos_rtl_0|altsyncram_eu81:auto_generated|ram_block1a9~porta_address_reg6    ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|sin_data_temp[1]                                                                                                                                    ; CLK          ; CLK         ; 20.000       ; -0.091     ; 6.119      ;
; 13.828 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:cos_rtl_0|altsyncram_eu81:auto_generated|ram_block1a9~porta_address_reg7    ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|sin_data_temp[1]                                                                                                                                    ; CLK          ; CLK         ; 20.000       ; -0.091     ; 6.119      ;
; 13.828 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:cos_rtl_0|altsyncram_eu81:auto_generated|ram_block1a9~porta_address_reg8    ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|sin_data_temp[1]                                                                                                                                    ; CLK          ; CLK         ; 20.000       ; -0.091     ; 6.119      ;
; 13.864 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:cos_rtl_0|altsyncram_eu81:auto_generated|ram_block1a9~porta_address_reg0    ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|sin_data_temp[2]                                                                                                                                    ; CLK          ; CLK         ; 20.000       ; -0.091     ; 6.083      ;
; 13.864 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:cos_rtl_0|altsyncram_eu81:auto_generated|ram_block1a9~porta_address_reg1    ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|sin_data_temp[2]                                                                                                                                    ; CLK          ; CLK         ; 20.000       ; -0.091     ; 6.083      ;
; 13.864 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:cos_rtl_0|altsyncram_eu81:auto_generated|ram_block1a9~porta_address_reg2    ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|sin_data_temp[2]                                                                                                                                    ; CLK          ; CLK         ; 20.000       ; -0.091     ; 6.083      ;
; 13.864 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:cos_rtl_0|altsyncram_eu81:auto_generated|ram_block1a9~porta_address_reg3    ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|sin_data_temp[2]                                                                                                                                    ; CLK          ; CLK         ; 20.000       ; -0.091     ; 6.083      ;
; 13.864 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:cos_rtl_0|altsyncram_eu81:auto_generated|ram_block1a9~porta_address_reg4    ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|sin_data_temp[2]                                                                                                                                    ; CLK          ; CLK         ; 20.000       ; -0.091     ; 6.083      ;
; 13.864 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:cos_rtl_0|altsyncram_eu81:auto_generated|ram_block1a9~porta_address_reg5    ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|sin_data_temp[2]                                                                                                                                    ; CLK          ; CLK         ; 20.000       ; -0.091     ; 6.083      ;
; 13.864 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:cos_rtl_0|altsyncram_eu81:auto_generated|ram_block1a9~porta_address_reg6    ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|sin_data_temp[2]                                                                                                                                    ; CLK          ; CLK         ; 20.000       ; -0.091     ; 6.083      ;
; 13.864 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:cos_rtl_0|altsyncram_eu81:auto_generated|ram_block1a9~porta_address_reg7    ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|sin_data_temp[2]                                                                                                                                    ; CLK          ; CLK         ; 20.000       ; -0.091     ; 6.083      ;
; 13.864 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:cos_rtl_0|altsyncram_eu81:auto_generated|ram_block1a9~porta_address_reg8    ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|sin_data_temp[2]                                                                                                                                    ; CLK          ; CLK         ; 20.000       ; -0.091     ; 6.083      ;
; 13.872 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|en_rd                                                                                                  ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_sin_rtl_0|altsyncram_fu81:auto_generated|ram_block1a13~porta_address_reg8 ; CLK          ; CLK         ; 20.000       ; 0.253      ; 6.341      ;
; 13.872 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|en_rd                                                                                                  ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_sin_rtl_0|altsyncram_fu81:auto_generated|ram_block1a13~porta_address_reg7 ; CLK          ; CLK         ; 20.000       ; 0.253      ; 6.341      ;
; 13.872 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|en_rd                                                                                                  ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_sin_rtl_0|altsyncram_fu81:auto_generated|ram_block1a13~porta_address_reg6 ; CLK          ; CLK         ; 20.000       ; 0.253      ; 6.341      ;
; 13.872 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|en_rd                                                                                                  ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_sin_rtl_0|altsyncram_fu81:auto_generated|ram_block1a13~porta_address_reg5 ; CLK          ; CLK         ; 20.000       ; 0.253      ; 6.341      ;
; 13.872 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|en_rd                                                                                                  ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_sin_rtl_0|altsyncram_fu81:auto_generated|ram_block1a13~porta_address_reg4 ; CLK          ; CLK         ; 20.000       ; 0.253      ; 6.341      ;
; 13.872 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|en_rd                                                                                                  ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_sin_rtl_0|altsyncram_fu81:auto_generated|ram_block1a13~porta_address_reg3 ; CLK          ; CLK         ; 20.000       ; 0.253      ; 6.341      ;
; 13.872 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|en_rd                                                                                                  ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_sin_rtl_0|altsyncram_fu81:auto_generated|ram_block1a13~porta_address_reg2 ; CLK          ; CLK         ; 20.000       ; 0.253      ; 6.341      ;
; 13.872 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|en_rd                                                                                                  ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_sin_rtl_0|altsyncram_fu81:auto_generated|ram_block1a13~porta_address_reg1 ; CLK          ; CLK         ; 20.000       ; 0.253      ; 6.341      ;
; 13.872 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|en_rd                                                                                                  ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_sin_rtl_0|altsyncram_fu81:auto_generated|ram_block1a13~porta_address_reg0 ; CLK          ; CLK         ; 20.000       ; 0.253      ; 6.341      ;
; 13.897 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:cos_rtl_0|altsyncram_eu81:auto_generated|ram_block1a9~porta_address_reg0    ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|cos_data_temp[10]                                                                                                                                   ; CLK          ; CLK         ; 20.000       ; -0.080     ; 6.061      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLK'                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                       ; To Node                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.445 ; uart_tx:UART_TX|en_cnt                                                                                          ; uart_tx:UART_TX|en_cnt                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; uart_tx:UART_TX|state.s_start1                                                                                  ; uart_tx:UART_TX|state.s_start1                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; uart_tx:UART_TX|tx_bits[1]                                                                                      ; uart_tx:UART_TX|tx_bits[1]                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; uart_tx:UART_TX|tx_bits[2]                                                                                      ; uart_tx:UART_TX|tx_bits[2]                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; uart_tx:UART_TX|state.s_wr                                                                                      ; uart_tx:UART_TX|state.s_wr                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; uart_tx:UART_TX|tx_bits[0]                                                                                      ; uart_tx:UART_TX|tx_bits[0]                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; uart_tx:UART_TX|state.s_idle                                                                                    ; uart_tx:UART_TX|state.s_idle                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; uart_tx:UART_TX|tx_done_o                                                                                       ; uart_tx:UART_TX|tx_done_o                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; PROCESS_O_DATA:PROCESS_O_DATA|cur_state.WAIT                                                                    ; PROCESS_O_DATA:PROCESS_O_DATA|cur_state.WAIT                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|k[0]             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|k[0]             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|rd_ptr[0]        ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|rd_ptr[0]        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|rd_ptr[1]        ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|rd_ptr[1]        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|k[1]             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|k[1]             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|k[0]             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|k[0]             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; uart_rx:UART_RX|rx_bits[0]                                                                                      ; uart_rx:UART_RX|rx_bits[0]                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; uart_rx:UART_RX|rx_bits[1]                                                                                      ; uart_rx:UART_RX|rx_bits[1]                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; uart_rx:UART_RX|rx_bits[2]                                                                                      ; uart_rx:UART_RX|rx_bits[2]                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; uart_rx:UART_RX|state.s_idle                                                                                    ; uart_rx:UART_RX|state.s_idle                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; uart_rx:UART_RX|state.s_start                                                                                   ; uart_rx:UART_RX|state.s_start                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; uart_rx:UART_RX|rx_done_o                                                                                       ; uart_rx:UART_RX|rx_done_o                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; INVERT_ADDR:INVERT_ADDR|cur_state.WRITE_1                                                                       ; INVERT_ADDR:INVERT_ADDR|cur_state.WRITE_1                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; INVERT_ADDR:INVERT_ADDR|cur_state.IDLE                                                                          ; INVERT_ADDR:INVERT_ADDR|cur_state.IDLE                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; INVERT_ADDR:INVERT_ADDR|invert                                                                                  ; INVERT_ADDR:INVERT_ADDR|invert                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|i[1]                ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|i[1]                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|i[2]                ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|i[2]                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|i[3]                ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|i[3]                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|i[4]                ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|i[4]                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|i[5]                ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|i[5]                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|i[6]                ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|i[6]                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|i[7]                ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|i[7]                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|cur_state.IDLE      ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|cur_state.IDLE      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|start_next_stage    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|start_next_stage    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|cur_state.IDLE   ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|cur_state.IDLE   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|i[1]             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|i[1]             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|i[2]             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|i[2]             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|rd_ptr[0]        ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|rd_ptr[0]        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|i[3]             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|i[3]             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|i[4]             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|i[4]             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|i[5]             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|i[5]             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|i[6]             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|i[6]             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|start_next_stage ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|start_next_stage ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|i[1]             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|i[1]             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|i[2]             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|i[2]             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|i[3]             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|i[3]             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|i[4]             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|i[4]             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|i[5]             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|i[5]             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|cur_state.IDLE   ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|cur_state.IDLE   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|start_next_stage ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|start_next_stage ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|cur_state.IDLE   ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|cur_state.IDLE   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|k[1]             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|k[1]             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|k[2]             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|k[2]             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|i[1]             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|i[1]             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|i[2]             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|i[2]             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|i[3]             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|i[3]             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|i[4]             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|i[4]             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|k[0]             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|k[0]             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|rd_ptr[0]        ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|rd_ptr[0]        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|rd_ptr[2]        ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|rd_ptr[2]        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|rd_ptr[1]        ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|rd_ptr[1]        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|start_next_stage ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|start_next_stage ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|cur_state.IDLE   ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|cur_state.IDLE   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|k[0]             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|k[0]             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|rd_ptr[0]        ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|rd_ptr[0]        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|k[1]             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|k[1]             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|rd_ptr[1]        ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|rd_ptr[1]        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|k[2]             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|k[2]             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|k[3]             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|k[3]             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|rd_ptr[3]        ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|rd_ptr[3]        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|rd_ptr[2]        ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|rd_ptr[2]        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|rd_ptr[4]        ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|rd_ptr[4]        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|rd_ptr[5]        ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|rd_ptr[5]        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|i[2]             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|i[2]             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|rd_ptr[6]        ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|rd_ptr[6]        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|i[1]             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|i[1]             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|i[3]             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|i[3]             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|rd_ptr[7]        ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|rd_ptr[7]        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|start_next_stage ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|start_next_stage ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[6].u0|cur_state.IDLE   ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[6].u0|cur_state.IDLE   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[6].u0|k[0]             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[6].u0|k[0]             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[6].u0|k[1]             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[6].u0|k[1]             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[6].u0|k[2]             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[6].u0|k[2]             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[6].u0|k[3]             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[6].u0|k[3]             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[6].u0|k[4]             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[6].u0|k[4]             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[6].u0|i[1]             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[6].u0|i[1]             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[6].u0|i[2]             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[6].u0|i[2]             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[6].u0|rd_ptr[5]        ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[6].u0|rd_ptr[5]        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[6].u0|rd_ptr[3]        ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[6].u0|rd_ptr[3]        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[6].u0|rd_ptr[1]        ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[6].u0|rd_ptr[1]        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[6].u0|rd_ptr[2]        ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[6].u0|rd_ptr[2]        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[6].u0|rd_ptr[0]        ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[6].u0|rd_ptr[0]        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[6].u0|rd_ptr[4]        ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[6].u0|rd_ptr[4]        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[6].u0|start_next_stage ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[6].u0|start_next_stage ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|k[0]             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|k[0]             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|rd_ptr[0]        ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|rd_ptr[0]        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|k[1]             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|k[1]             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|rd_ptr[1]        ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|rd_ptr[1]        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|k[2]             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|k[2]             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|rd_ptr[2]        ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|rd_ptr[2]        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|k[3]             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|k[3]             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|rd_ptr[3]        ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|rd_ptr[3]        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
+-------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLK'                                                                                                                                                                                                        ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                       ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a0~porta_address_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a0~porta_address_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a0~porta_address_reg1  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a0~porta_address_reg1  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a0~porta_address_reg2  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a0~porta_address_reg2  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a0~porta_address_reg3  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a0~porta_address_reg3  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a0~porta_address_reg4  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a0~porta_address_reg4  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a0~porta_address_reg5  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a0~porta_address_reg5  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a0~porta_address_reg6  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a0~porta_address_reg6  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a0~porta_address_reg7  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a0~porta_address_reg7  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a0~portb_address_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a0~portb_address_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a0~portb_address_reg1  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a0~portb_address_reg1  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a0~portb_address_reg2  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a0~portb_address_reg2  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a0~portb_address_reg3  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a0~portb_address_reg3  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a0~portb_address_reg4  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a0~portb_address_reg4  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a0~portb_address_reg5  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a0~portb_address_reg5  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a0~portb_address_reg6  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a0~portb_address_reg6  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a0~portb_address_reg7  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a0~portb_address_reg7  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a0~portb_datain_reg0   ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a0~portb_datain_reg0   ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a0~portb_datain_reg1   ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a0~portb_datain_reg1   ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a0~portb_datain_reg10  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a0~portb_datain_reg10  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a0~portb_datain_reg11  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a0~portb_datain_reg11  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a0~portb_datain_reg2   ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a0~portb_datain_reg2   ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a0~portb_datain_reg3   ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a0~portb_datain_reg3   ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a0~portb_datain_reg4   ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a0~portb_datain_reg4   ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a0~portb_datain_reg5   ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a0~portb_datain_reg5   ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a0~portb_datain_reg6   ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a0~portb_datain_reg6   ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a0~portb_datain_reg7   ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a0~portb_datain_reg7   ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a0~portb_datain_reg8   ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a0~portb_datain_reg8   ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a0~portb_datain_reg9   ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a0~portb_datain_reg9   ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a0~portb_memory_reg0   ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a0~portb_memory_reg0   ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a0~portb_we_reg        ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a0~portb_we_reg        ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a10~porta_address_reg0 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a10~porta_address_reg0 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a10~porta_address_reg1 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a10~porta_address_reg1 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a10~porta_address_reg2 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a10~porta_address_reg2 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a10~porta_address_reg3 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a10~porta_address_reg3 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a10~porta_address_reg4 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a10~porta_address_reg4 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a10~porta_address_reg5 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a10~porta_address_reg5 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a10~porta_address_reg6 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a10~porta_address_reg6 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a10~porta_address_reg7 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a10~porta_address_reg7 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a10~portb_address_reg0 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a10~portb_address_reg0 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a10~portb_address_reg1 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a10~portb_address_reg1 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a10~portb_address_reg2 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a10~portb_address_reg2 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a10~portb_address_reg3 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a10~portb_address_reg3 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a10~portb_address_reg4 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a10~portb_address_reg4 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a10~portb_address_reg5 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a10~portb_address_reg5 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a10~portb_address_reg6 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a10~portb_address_reg6 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a10~portb_address_reg7 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a10~portb_address_reg7 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a10~portb_datain_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a10~portb_datain_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a10~portb_datain_reg1  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a10~portb_datain_reg1  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a10~portb_datain_reg10 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a10~portb_datain_reg10 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a10~portb_datain_reg11 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a10~portb_datain_reg11 ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; RST_N     ; CLK        ; 9.385 ; 9.385 ; Rise       ; CLK             ;
; data_in   ; CLK        ; 5.239 ; 5.239 ; Rise       ; CLK             ;
; key[*]    ; CLK        ; 6.718 ; 6.718 ; Rise       ; CLK             ;
;  key[0]   ; CLK        ; 6.718 ; 6.718 ; Rise       ; CLK             ;
;  key[1]   ; CLK        ; 6.402 ; 6.402 ; Rise       ; CLK             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; RST_N     ; CLK        ; -5.755 ; -5.755 ; Rise       ; CLK             ;
; data_in   ; CLK        ; -4.298 ; -4.298 ; Rise       ; CLK             ;
; key[*]    ; CLK        ; -5.231 ; -5.231 ; Rise       ; CLK             ;
;  key[0]   ; CLK        ; -5.547 ; -5.547 ; Rise       ; CLK             ;
;  key[1]   ; CLK        ; -5.231 ; -5.231 ; Rise       ; CLK             ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; HEX0[*]   ; CLK        ; 6.882  ; 6.882  ; Rise       ; CLK             ;
;  HEX0[1]  ; CLK        ; 6.852  ; 6.852  ; Rise       ; CLK             ;
;  HEX0[2]  ; CLK        ; 6.882  ; 6.882  ; Rise       ; CLK             ;
;  HEX0[3]  ; CLK        ; 6.868  ; 6.868  ; Rise       ; CLK             ;
;  HEX0[4]  ; CLK        ; 6.776  ; 6.776  ; Rise       ; CLK             ;
;  HEX0[5]  ; CLK        ; 6.544  ; 6.544  ; Rise       ; CLK             ;
;  HEX0[6]  ; CLK        ; 6.553  ; 6.553  ; Rise       ; CLK             ;
;  HEX0[7]  ; CLK        ; 6.782  ; 6.782  ; Rise       ; CLK             ;
; HEX1[*]   ; CLK        ; 7.174  ; 7.174  ; Rise       ; CLK             ;
;  HEX1[1]  ; CLK        ; 7.163  ; 7.163  ; Rise       ; CLK             ;
;  HEX1[2]  ; CLK        ; 6.792  ; 6.792  ; Rise       ; CLK             ;
;  HEX1[3]  ; CLK        ; 6.854  ; 6.854  ; Rise       ; CLK             ;
;  HEX1[4]  ; CLK        ; 6.772  ; 6.772  ; Rise       ; CLK             ;
;  HEX1[5]  ; CLK        ; 6.809  ; 6.809  ; Rise       ; CLK             ;
;  HEX1[6]  ; CLK        ; 7.174  ; 7.174  ; Rise       ; CLK             ;
;  HEX1[7]  ; CLK        ; 6.906  ; 6.906  ; Rise       ; CLK             ;
; HEX2[*]   ; CLK        ; 7.178  ; 7.178  ; Rise       ; CLK             ;
;  HEX2[1]  ; CLK        ; 7.101  ; 7.101  ; Rise       ; CLK             ;
;  HEX2[2]  ; CLK        ; 7.112  ; 7.112  ; Rise       ; CLK             ;
;  HEX2[3]  ; CLK        ; 7.171  ; 7.171  ; Rise       ; CLK             ;
;  HEX2[4]  ; CLK        ; 7.158  ; 7.158  ; Rise       ; CLK             ;
;  HEX2[5]  ; CLK        ; 7.154  ; 7.154  ; Rise       ; CLK             ;
;  HEX2[6]  ; CLK        ; 7.134  ; 7.134  ; Rise       ; CLK             ;
;  HEX2[7]  ; CLK        ; 7.178  ; 7.178  ; Rise       ; CLK             ;
; HEX3[*]   ; CLK        ; 7.129  ; 7.129  ; Rise       ; CLK             ;
;  HEX3[1]  ; CLK        ; 7.129  ; 7.129  ; Rise       ; CLK             ;
;  HEX3[2]  ; CLK        ; 7.076  ; 7.076  ; Rise       ; CLK             ;
;  HEX3[3]  ; CLK        ; 7.084  ; 7.084  ; Rise       ; CLK             ;
;  HEX3[4]  ; CLK        ; 6.898  ; 6.898  ; Rise       ; CLK             ;
;  HEX3[5]  ; CLK        ; 6.884  ; 6.884  ; Rise       ; CLK             ;
;  HEX3[6]  ; CLK        ; 6.881  ; 6.881  ; Rise       ; CLK             ;
;  HEX3[7]  ; CLK        ; 6.908  ; 6.908  ; Rise       ; CLK             ;
; led[*]    ; CLK        ; 11.724 ; 11.724 ; Rise       ; CLK             ;
;  led[0]   ; CLK        ; 11.026 ; 11.026 ; Rise       ; CLK             ;
;  led[1]   ; CLK        ; 11.724 ; 11.724 ; Rise       ; CLK             ;
;  led[2]   ; CLK        ; 9.356  ; 9.356  ; Rise       ; CLK             ;
;  led[3]   ; CLK        ; 9.339  ; 9.339  ; Rise       ; CLK             ;
; tx_o      ; CLK        ; 8.859  ; 8.859  ; Rise       ; CLK             ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; HEX0[*]   ; CLK        ; 6.544  ; 6.544  ; Rise       ; CLK             ;
;  HEX0[1]  ; CLK        ; 6.852  ; 6.852  ; Rise       ; CLK             ;
;  HEX0[2]  ; CLK        ; 6.882  ; 6.882  ; Rise       ; CLK             ;
;  HEX0[3]  ; CLK        ; 6.868  ; 6.868  ; Rise       ; CLK             ;
;  HEX0[4]  ; CLK        ; 6.776  ; 6.776  ; Rise       ; CLK             ;
;  HEX0[5]  ; CLK        ; 6.544  ; 6.544  ; Rise       ; CLK             ;
;  HEX0[6]  ; CLK        ; 6.553  ; 6.553  ; Rise       ; CLK             ;
;  HEX0[7]  ; CLK        ; 6.782  ; 6.782  ; Rise       ; CLK             ;
; HEX1[*]   ; CLK        ; 6.772  ; 6.772  ; Rise       ; CLK             ;
;  HEX1[1]  ; CLK        ; 7.163  ; 7.163  ; Rise       ; CLK             ;
;  HEX1[2]  ; CLK        ; 6.792  ; 6.792  ; Rise       ; CLK             ;
;  HEX1[3]  ; CLK        ; 6.854  ; 6.854  ; Rise       ; CLK             ;
;  HEX1[4]  ; CLK        ; 6.772  ; 6.772  ; Rise       ; CLK             ;
;  HEX1[5]  ; CLK        ; 6.809  ; 6.809  ; Rise       ; CLK             ;
;  HEX1[6]  ; CLK        ; 7.174  ; 7.174  ; Rise       ; CLK             ;
;  HEX1[7]  ; CLK        ; 6.906  ; 6.906  ; Rise       ; CLK             ;
; HEX2[*]   ; CLK        ; 7.101  ; 7.101  ; Rise       ; CLK             ;
;  HEX2[1]  ; CLK        ; 7.101  ; 7.101  ; Rise       ; CLK             ;
;  HEX2[2]  ; CLK        ; 7.112  ; 7.112  ; Rise       ; CLK             ;
;  HEX2[3]  ; CLK        ; 7.171  ; 7.171  ; Rise       ; CLK             ;
;  HEX2[4]  ; CLK        ; 7.158  ; 7.158  ; Rise       ; CLK             ;
;  HEX2[5]  ; CLK        ; 7.154  ; 7.154  ; Rise       ; CLK             ;
;  HEX2[6]  ; CLK        ; 7.134  ; 7.134  ; Rise       ; CLK             ;
;  HEX2[7]  ; CLK        ; 7.178  ; 7.178  ; Rise       ; CLK             ;
; HEX3[*]   ; CLK        ; 6.881  ; 6.881  ; Rise       ; CLK             ;
;  HEX3[1]  ; CLK        ; 7.129  ; 7.129  ; Rise       ; CLK             ;
;  HEX3[2]  ; CLK        ; 7.076  ; 7.076  ; Rise       ; CLK             ;
;  HEX3[3]  ; CLK        ; 7.084  ; 7.084  ; Rise       ; CLK             ;
;  HEX3[4]  ; CLK        ; 6.898  ; 6.898  ; Rise       ; CLK             ;
;  HEX3[5]  ; CLK        ; 6.884  ; 6.884  ; Rise       ; CLK             ;
;  HEX3[6]  ; CLK        ; 6.881  ; 6.881  ; Rise       ; CLK             ;
;  HEX3[7]  ; CLK        ; 6.908  ; 6.908  ; Rise       ; CLK             ;
; led[*]    ; CLK        ; 9.339  ; 9.339  ; Rise       ; CLK             ;
;  led[0]   ; CLK        ; 11.026 ; 11.026 ; Rise       ; CLK             ;
;  led[1]   ; CLK        ; 11.724 ; 11.724 ; Rise       ; CLK             ;
;  led[2]   ; CLK        ; 9.356  ; 9.356  ; Rise       ; CLK             ;
;  led[3]   ; CLK        ; 9.339  ; 9.339  ; Rise       ; CLK             ;
; tx_o      ; CLK        ; 8.859  ; 8.859  ; Rise       ; CLK             ;
+-----------+------------+--------+--------+------------+-----------------+


+--------------------------------+
; Fast Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; CLK   ; 16.847 ; 0.000         ;
+-------+--------+---------------+


+--------------------------------+
; Fast Model Hold Summary        ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; CLK   ; -0.155 ; -0.155        ;
+-------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-------+-------+------------------------+
; Clock ; Slack ; End Point TNS          ;
+-------+-------+------------------------+
; CLK   ; 7.873 ; 0.000                  ;
+-------+-------+------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLK'                                                                                                                                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                          ; To Node                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.847 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:cos_rtl_0|altsyncram_eu81:auto_generated|ram_block1a9~porta_address_reg0    ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|sin_data_temp[0]  ; CLK          ; CLK         ; 20.000       ; -0.078     ; 3.107      ;
; 16.847 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:cos_rtl_0|altsyncram_eu81:auto_generated|ram_block1a9~porta_address_reg1    ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|sin_data_temp[0]  ; CLK          ; CLK         ; 20.000       ; -0.078     ; 3.107      ;
; 16.847 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:cos_rtl_0|altsyncram_eu81:auto_generated|ram_block1a9~porta_address_reg2    ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|sin_data_temp[0]  ; CLK          ; CLK         ; 20.000       ; -0.078     ; 3.107      ;
; 16.847 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:cos_rtl_0|altsyncram_eu81:auto_generated|ram_block1a9~porta_address_reg3    ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|sin_data_temp[0]  ; CLK          ; CLK         ; 20.000       ; -0.078     ; 3.107      ;
; 16.847 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:cos_rtl_0|altsyncram_eu81:auto_generated|ram_block1a9~porta_address_reg4    ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|sin_data_temp[0]  ; CLK          ; CLK         ; 20.000       ; -0.078     ; 3.107      ;
; 16.847 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:cos_rtl_0|altsyncram_eu81:auto_generated|ram_block1a9~porta_address_reg5    ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|sin_data_temp[0]  ; CLK          ; CLK         ; 20.000       ; -0.078     ; 3.107      ;
; 16.847 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:cos_rtl_0|altsyncram_eu81:auto_generated|ram_block1a9~porta_address_reg6    ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|sin_data_temp[0]  ; CLK          ; CLK         ; 20.000       ; -0.078     ; 3.107      ;
; 16.847 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:cos_rtl_0|altsyncram_eu81:auto_generated|ram_block1a9~porta_address_reg7    ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|sin_data_temp[0]  ; CLK          ; CLK         ; 20.000       ; -0.078     ; 3.107      ;
; 16.847 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:cos_rtl_0|altsyncram_eu81:auto_generated|ram_block1a9~porta_address_reg8    ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|sin_data_temp[0]  ; CLK          ; CLK         ; 20.000       ; -0.078     ; 3.107      ;
; 16.881 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_sin_rtl_0|altsyncram_fu81:auto_generated|ram_block1a13~porta_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|sin_data_temp[13] ; CLK          ; CLK         ; 20.000       ; -0.078     ; 3.073      ;
; 16.881 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_sin_rtl_0|altsyncram_fu81:auto_generated|ram_block1a13~porta_address_reg1 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|sin_data_temp[13] ; CLK          ; CLK         ; 20.000       ; -0.078     ; 3.073      ;
; 16.881 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_sin_rtl_0|altsyncram_fu81:auto_generated|ram_block1a13~porta_address_reg2 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|sin_data_temp[13] ; CLK          ; CLK         ; 20.000       ; -0.078     ; 3.073      ;
; 16.881 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_sin_rtl_0|altsyncram_fu81:auto_generated|ram_block1a13~porta_address_reg3 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|sin_data_temp[13] ; CLK          ; CLK         ; 20.000       ; -0.078     ; 3.073      ;
; 16.881 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_sin_rtl_0|altsyncram_fu81:auto_generated|ram_block1a13~porta_address_reg4 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|sin_data_temp[13] ; CLK          ; CLK         ; 20.000       ; -0.078     ; 3.073      ;
; 16.881 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_sin_rtl_0|altsyncram_fu81:auto_generated|ram_block1a13~porta_address_reg5 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|sin_data_temp[13] ; CLK          ; CLK         ; 20.000       ; -0.078     ; 3.073      ;
; 16.881 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_sin_rtl_0|altsyncram_fu81:auto_generated|ram_block1a13~porta_address_reg6 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|sin_data_temp[13] ; CLK          ; CLK         ; 20.000       ; -0.078     ; 3.073      ;
; 16.881 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_sin_rtl_0|altsyncram_fu81:auto_generated|ram_block1a13~porta_address_reg7 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|sin_data_temp[13] ; CLK          ; CLK         ; 20.000       ; -0.078     ; 3.073      ;
; 16.881 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_sin_rtl_0|altsyncram_fu81:auto_generated|ram_block1a13~porta_address_reg8 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|sin_data_temp[13] ; CLK          ; CLK         ; 20.000       ; -0.078     ; 3.073      ;
; 16.949 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:cos_rtl_0|altsyncram_eu81:auto_generated|ram_block1a9~porta_address_reg0    ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|sin_data_temp[1]  ; CLK          ; CLK         ; 20.000       ; -0.078     ; 3.005      ;
; 16.949 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:cos_rtl_0|altsyncram_eu81:auto_generated|ram_block1a9~porta_address_reg1    ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|sin_data_temp[1]  ; CLK          ; CLK         ; 20.000       ; -0.078     ; 3.005      ;
; 16.949 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:cos_rtl_0|altsyncram_eu81:auto_generated|ram_block1a9~porta_address_reg2    ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|sin_data_temp[1]  ; CLK          ; CLK         ; 20.000       ; -0.078     ; 3.005      ;
; 16.949 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:cos_rtl_0|altsyncram_eu81:auto_generated|ram_block1a9~porta_address_reg3    ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|sin_data_temp[1]  ; CLK          ; CLK         ; 20.000       ; -0.078     ; 3.005      ;
; 16.949 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:cos_rtl_0|altsyncram_eu81:auto_generated|ram_block1a9~porta_address_reg4    ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|sin_data_temp[1]  ; CLK          ; CLK         ; 20.000       ; -0.078     ; 3.005      ;
; 16.949 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:cos_rtl_0|altsyncram_eu81:auto_generated|ram_block1a9~porta_address_reg5    ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|sin_data_temp[1]  ; CLK          ; CLK         ; 20.000       ; -0.078     ; 3.005      ;
; 16.949 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:cos_rtl_0|altsyncram_eu81:auto_generated|ram_block1a9~porta_address_reg6    ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|sin_data_temp[1]  ; CLK          ; CLK         ; 20.000       ; -0.078     ; 3.005      ;
; 16.949 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:cos_rtl_0|altsyncram_eu81:auto_generated|ram_block1a9~porta_address_reg7    ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|sin_data_temp[1]  ; CLK          ; CLK         ; 20.000       ; -0.078     ; 3.005      ;
; 16.949 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:cos_rtl_0|altsyncram_eu81:auto_generated|ram_block1a9~porta_address_reg8    ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|sin_data_temp[1]  ; CLK          ; CLK         ; 20.000       ; -0.078     ; 3.005      ;
; 16.966 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:cos_rtl_0|altsyncram_eu81:auto_generated|ram_block1a9~porta_address_reg0    ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|sin_data_temp[2]  ; CLK          ; CLK         ; 20.000       ; -0.078     ; 2.988      ;
; 16.966 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:cos_rtl_0|altsyncram_eu81:auto_generated|ram_block1a9~porta_address_reg1    ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|sin_data_temp[2]  ; CLK          ; CLK         ; 20.000       ; -0.078     ; 2.988      ;
; 16.966 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:cos_rtl_0|altsyncram_eu81:auto_generated|ram_block1a9~porta_address_reg2    ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|sin_data_temp[2]  ; CLK          ; CLK         ; 20.000       ; -0.078     ; 2.988      ;
; 16.966 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:cos_rtl_0|altsyncram_eu81:auto_generated|ram_block1a9~porta_address_reg3    ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|sin_data_temp[2]  ; CLK          ; CLK         ; 20.000       ; -0.078     ; 2.988      ;
; 16.966 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:cos_rtl_0|altsyncram_eu81:auto_generated|ram_block1a9~porta_address_reg4    ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|sin_data_temp[2]  ; CLK          ; CLK         ; 20.000       ; -0.078     ; 2.988      ;
; 16.966 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:cos_rtl_0|altsyncram_eu81:auto_generated|ram_block1a9~porta_address_reg5    ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|sin_data_temp[2]  ; CLK          ; CLK         ; 20.000       ; -0.078     ; 2.988      ;
; 16.966 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:cos_rtl_0|altsyncram_eu81:auto_generated|ram_block1a9~porta_address_reg6    ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|sin_data_temp[2]  ; CLK          ; CLK         ; 20.000       ; -0.078     ; 2.988      ;
; 16.966 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:cos_rtl_0|altsyncram_eu81:auto_generated|ram_block1a9~porta_address_reg7    ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|sin_data_temp[2]  ; CLK          ; CLK         ; 20.000       ; -0.078     ; 2.988      ;
; 16.966 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:cos_rtl_0|altsyncram_eu81:auto_generated|ram_block1a9~porta_address_reg8    ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|sin_data_temp[2]  ; CLK          ; CLK         ; 20.000       ; -0.078     ; 2.988      ;
; 17.005 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:cos_rtl_0|altsyncram_eu81:auto_generated|ram_block1a9~porta_address_reg0    ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|cos_data_temp[10] ; CLK          ; CLK         ; 20.000       ; -0.068     ; 2.959      ;
; 17.005 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:cos_rtl_0|altsyncram_eu81:auto_generated|ram_block1a9~porta_address_reg1    ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|cos_data_temp[10] ; CLK          ; CLK         ; 20.000       ; -0.068     ; 2.959      ;
; 17.005 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:cos_rtl_0|altsyncram_eu81:auto_generated|ram_block1a9~porta_address_reg2    ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|cos_data_temp[10] ; CLK          ; CLK         ; 20.000       ; -0.068     ; 2.959      ;
; 17.005 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:cos_rtl_0|altsyncram_eu81:auto_generated|ram_block1a9~porta_address_reg3    ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|cos_data_temp[10] ; CLK          ; CLK         ; 20.000       ; -0.068     ; 2.959      ;
; 17.005 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:cos_rtl_0|altsyncram_eu81:auto_generated|ram_block1a9~porta_address_reg4    ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|cos_data_temp[10] ; CLK          ; CLK         ; 20.000       ; -0.068     ; 2.959      ;
; 17.005 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:cos_rtl_0|altsyncram_eu81:auto_generated|ram_block1a9~porta_address_reg5    ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|cos_data_temp[10] ; CLK          ; CLK         ; 20.000       ; -0.068     ; 2.959      ;
; 17.005 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:cos_rtl_0|altsyncram_eu81:auto_generated|ram_block1a9~porta_address_reg6    ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|cos_data_temp[10] ; CLK          ; CLK         ; 20.000       ; -0.068     ; 2.959      ;
; 17.005 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:cos_rtl_0|altsyncram_eu81:auto_generated|ram_block1a9~porta_address_reg7    ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|cos_data_temp[10] ; CLK          ; CLK         ; 20.000       ; -0.068     ; 2.959      ;
; 17.005 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:cos_rtl_0|altsyncram_eu81:auto_generated|ram_block1a9~porta_address_reg8    ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|cos_data_temp[10] ; CLK          ; CLK         ; 20.000       ; -0.068     ; 2.959      ;
; 17.079 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a10~porta_address_reg0                                       ; PROCESS_O_DATA:PROCESS_O_DATA|Re_i_temp[22]                      ; CLK          ; CLK         ; 20.000       ; -0.074     ; 2.879      ;
; 17.079 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a10~porta_address_reg1                                       ; PROCESS_O_DATA:PROCESS_O_DATA|Re_i_temp[22]                      ; CLK          ; CLK         ; 20.000       ; -0.074     ; 2.879      ;
; 17.079 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a10~porta_address_reg2                                       ; PROCESS_O_DATA:PROCESS_O_DATA|Re_i_temp[22]                      ; CLK          ; CLK         ; 20.000       ; -0.074     ; 2.879      ;
; 17.079 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a10~porta_address_reg3                                       ; PROCESS_O_DATA:PROCESS_O_DATA|Re_i_temp[22]                      ; CLK          ; CLK         ; 20.000       ; -0.074     ; 2.879      ;
; 17.079 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a10~porta_address_reg4                                       ; PROCESS_O_DATA:PROCESS_O_DATA|Re_i_temp[22]                      ; CLK          ; CLK         ; 20.000       ; -0.074     ; 2.879      ;
; 17.079 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a10~porta_address_reg5                                       ; PROCESS_O_DATA:PROCESS_O_DATA|Re_i_temp[22]                      ; CLK          ; CLK         ; 20.000       ; -0.074     ; 2.879      ;
; 17.079 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a10~porta_address_reg6                                       ; PROCESS_O_DATA:PROCESS_O_DATA|Re_i_temp[22]                      ; CLK          ; CLK         ; 20.000       ; -0.074     ; 2.879      ;
; 17.079 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a10~porta_address_reg7                                       ; PROCESS_O_DATA:PROCESS_O_DATA|Re_i_temp[22]                      ; CLK          ; CLK         ; 20.000       ; -0.074     ; 2.879      ;
; 17.081 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a10~porta_address_reg0                                       ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_i_temp[22]     ; CLK          ; CLK         ; 20.000       ; -0.074     ; 2.877      ;
; 17.081 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a10~porta_address_reg1                                       ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_i_temp[22]     ; CLK          ; CLK         ; 20.000       ; -0.074     ; 2.877      ;
; 17.081 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a10~porta_address_reg2                                       ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_i_temp[22]     ; CLK          ; CLK         ; 20.000       ; -0.074     ; 2.877      ;
; 17.081 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a10~porta_address_reg3                                       ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_i_temp[22]     ; CLK          ; CLK         ; 20.000       ; -0.074     ; 2.877      ;
; 17.081 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a10~porta_address_reg4                                       ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_i_temp[22]     ; CLK          ; CLK         ; 20.000       ; -0.074     ; 2.877      ;
; 17.081 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a10~porta_address_reg5                                       ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_i_temp[22]     ; CLK          ; CLK         ; 20.000       ; -0.074     ; 2.877      ;
; 17.081 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a10~porta_address_reg6                                       ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_i_temp[22]     ; CLK          ; CLK         ; 20.000       ; -0.074     ; 2.877      ;
; 17.081 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a10~porta_address_reg7                                       ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_i_temp[22]     ; CLK          ; CLK         ; 20.000       ; -0.074     ; 2.877      ;
; 17.098 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:cos_rtl_0|altsyncram_eu81:auto_generated|ram_block1a9~porta_address_reg0    ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|cos_data_temp[12] ; CLK          ; CLK         ; 20.000       ; -0.068     ; 2.866      ;
; 17.098 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:cos_rtl_0|altsyncram_eu81:auto_generated|ram_block1a9~porta_address_reg1    ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|cos_data_temp[12] ; CLK          ; CLK         ; 20.000       ; -0.068     ; 2.866      ;
; 17.098 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:cos_rtl_0|altsyncram_eu81:auto_generated|ram_block1a9~porta_address_reg2    ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|cos_data_temp[12] ; CLK          ; CLK         ; 20.000       ; -0.068     ; 2.866      ;
; 17.098 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:cos_rtl_0|altsyncram_eu81:auto_generated|ram_block1a9~porta_address_reg3    ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|cos_data_temp[12] ; CLK          ; CLK         ; 20.000       ; -0.068     ; 2.866      ;
; 17.098 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:cos_rtl_0|altsyncram_eu81:auto_generated|ram_block1a9~porta_address_reg4    ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|cos_data_temp[12] ; CLK          ; CLK         ; 20.000       ; -0.068     ; 2.866      ;
; 17.098 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:cos_rtl_0|altsyncram_eu81:auto_generated|ram_block1a9~porta_address_reg5    ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|cos_data_temp[12] ; CLK          ; CLK         ; 20.000       ; -0.068     ; 2.866      ;
; 17.098 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:cos_rtl_0|altsyncram_eu81:auto_generated|ram_block1a9~porta_address_reg6    ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|cos_data_temp[12] ; CLK          ; CLK         ; 20.000       ; -0.068     ; 2.866      ;
; 17.098 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:cos_rtl_0|altsyncram_eu81:auto_generated|ram_block1a9~porta_address_reg7    ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|cos_data_temp[12] ; CLK          ; CLK         ; 20.000       ; -0.068     ; 2.866      ;
; 17.098 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:cos_rtl_0|altsyncram_eu81:auto_generated|ram_block1a9~porta_address_reg8    ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|cos_data_temp[12] ; CLK          ; CLK         ; 20.000       ; -0.068     ; 2.866      ;
; 17.102 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:cos_rtl_0|altsyncram_eu81:auto_generated|ram_block1a9~porta_address_reg0    ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|sin_data_temp[3]  ; CLK          ; CLK         ; 20.000       ; -0.078     ; 2.852      ;
; 17.102 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:cos_rtl_0|altsyncram_eu81:auto_generated|ram_block1a9~porta_address_reg1    ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|sin_data_temp[3]  ; CLK          ; CLK         ; 20.000       ; -0.078     ; 2.852      ;
; 17.102 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:cos_rtl_0|altsyncram_eu81:auto_generated|ram_block1a9~porta_address_reg2    ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|sin_data_temp[3]  ; CLK          ; CLK         ; 20.000       ; -0.078     ; 2.852      ;
; 17.102 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:cos_rtl_0|altsyncram_eu81:auto_generated|ram_block1a9~porta_address_reg3    ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|sin_data_temp[3]  ; CLK          ; CLK         ; 20.000       ; -0.078     ; 2.852      ;
; 17.102 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:cos_rtl_0|altsyncram_eu81:auto_generated|ram_block1a9~porta_address_reg4    ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|sin_data_temp[3]  ; CLK          ; CLK         ; 20.000       ; -0.078     ; 2.852      ;
; 17.102 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:cos_rtl_0|altsyncram_eu81:auto_generated|ram_block1a9~porta_address_reg5    ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|sin_data_temp[3]  ; CLK          ; CLK         ; 20.000       ; -0.078     ; 2.852      ;
; 17.102 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:cos_rtl_0|altsyncram_eu81:auto_generated|ram_block1a9~porta_address_reg6    ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|sin_data_temp[3]  ; CLK          ; CLK         ; 20.000       ; -0.078     ; 2.852      ;
; 17.102 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:cos_rtl_0|altsyncram_eu81:auto_generated|ram_block1a9~porta_address_reg7    ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|sin_data_temp[3]  ; CLK          ; CLK         ; 20.000       ; -0.078     ; 2.852      ;
; 17.102 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:cos_rtl_0|altsyncram_eu81:auto_generated|ram_block1a9~porta_address_reg8    ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|sin_data_temp[3]  ; CLK          ; CLK         ; 20.000       ; -0.078     ; 2.852      ;
; 17.118 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a8~porta_address_reg0                                        ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_i_temp[11]     ; CLK          ; CLK         ; 20.000       ; -0.072     ; 2.842      ;
; 17.118 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a8~porta_address_reg1                                        ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_i_temp[11]     ; CLK          ; CLK         ; 20.000       ; -0.072     ; 2.842      ;
; 17.118 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a8~porta_address_reg2                                        ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_i_temp[11]     ; CLK          ; CLK         ; 20.000       ; -0.072     ; 2.842      ;
; 17.118 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a8~porta_address_reg3                                        ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_i_temp[11]     ; CLK          ; CLK         ; 20.000       ; -0.072     ; 2.842      ;
; 17.118 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a8~porta_address_reg4                                        ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_i_temp[11]     ; CLK          ; CLK         ; 20.000       ; -0.072     ; 2.842      ;
; 17.118 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a8~porta_address_reg5                                        ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_i_temp[11]     ; CLK          ; CLK         ; 20.000       ; -0.072     ; 2.842      ;
; 17.118 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a8~porta_address_reg6                                        ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_i_temp[11]     ; CLK          ; CLK         ; 20.000       ; -0.072     ; 2.842      ;
; 17.118 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a8~porta_address_reg7                                        ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_i_temp[11]     ; CLK          ; CLK         ; 20.000       ; -0.072     ; 2.842      ;
; 17.145 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:sin_rtl_0|altsyncram_du81:auto_generated|ram_block1a13~porta_address_reg0   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|sin_data_temp[13] ; CLK          ; CLK         ; 20.000       ; -0.069     ; 2.818      ;
; 17.145 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:sin_rtl_0|altsyncram_du81:auto_generated|ram_block1a13~porta_address_reg1   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|sin_data_temp[13] ; CLK          ; CLK         ; 20.000       ; -0.069     ; 2.818      ;
; 17.145 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:sin_rtl_0|altsyncram_du81:auto_generated|ram_block1a13~porta_address_reg2   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|sin_data_temp[13] ; CLK          ; CLK         ; 20.000       ; -0.069     ; 2.818      ;
; 17.145 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:sin_rtl_0|altsyncram_du81:auto_generated|ram_block1a13~porta_address_reg3   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|sin_data_temp[13] ; CLK          ; CLK         ; 20.000       ; -0.069     ; 2.818      ;
; 17.145 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:sin_rtl_0|altsyncram_du81:auto_generated|ram_block1a13~porta_address_reg4   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|sin_data_temp[13] ; CLK          ; CLK         ; 20.000       ; -0.069     ; 2.818      ;
; 17.145 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:sin_rtl_0|altsyncram_du81:auto_generated|ram_block1a13~porta_address_reg5   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|sin_data_temp[13] ; CLK          ; CLK         ; 20.000       ; -0.069     ; 2.818      ;
; 17.145 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:sin_rtl_0|altsyncram_du81:auto_generated|ram_block1a13~porta_address_reg6   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|sin_data_temp[13] ; CLK          ; CLK         ; 20.000       ; -0.069     ; 2.818      ;
; 17.145 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:sin_rtl_0|altsyncram_du81:auto_generated|ram_block1a13~porta_address_reg7   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|sin_data_temp[13] ; CLK          ; CLK         ; 20.000       ; -0.069     ; 2.818      ;
; 17.145 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:sin_rtl_0|altsyncram_du81:auto_generated|ram_block1a13~porta_address_reg8   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|sin_data_temp[13] ; CLK          ; CLK         ; 20.000       ; -0.069     ; 2.818      ;
; 17.148 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_sin_rtl_0|altsyncram_fu81:auto_generated|ram_block1a4~porta_address_reg0  ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|sin_data_temp[6]  ; CLK          ; CLK         ; 20.000       ; -0.059     ; 2.825      ;
; 17.148 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_sin_rtl_0|altsyncram_fu81:auto_generated|ram_block1a4~porta_address_reg1  ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|sin_data_temp[6]  ; CLK          ; CLK         ; 20.000       ; -0.059     ; 2.825      ;
; 17.148 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_sin_rtl_0|altsyncram_fu81:auto_generated|ram_block1a4~porta_address_reg2  ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|sin_data_temp[6]  ; CLK          ; CLK         ; 20.000       ; -0.059     ; 2.825      ;
; 17.148 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_sin_rtl_0|altsyncram_fu81:auto_generated|ram_block1a4~porta_address_reg3  ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|sin_data_temp[6]  ; CLK          ; CLK         ; 20.000       ; -0.059     ; 2.825      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLK'                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                       ; To Node                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.155 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|en_rd               ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|out_valid_data                                                         ; CLK          ; CLK         ; 0.000        ; 0.492      ; 0.489      ;
; 0.215  ; uart_tx:UART_TX|en_cnt                                                                                          ; uart_tx:UART_TX|en_cnt                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; uart_tx:UART_TX|state.s_start1                                                                                  ; uart_tx:UART_TX|state.s_start1                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; uart_tx:UART_TX|tx_bits[1]                                                                                      ; uart_tx:UART_TX|tx_bits[1]                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; uart_tx:UART_TX|tx_bits[2]                                                                                      ; uart_tx:UART_TX|tx_bits[2]                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; uart_tx:UART_TX|state.s_wr                                                                                      ; uart_tx:UART_TX|state.s_wr                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; uart_tx:UART_TX|tx_bits[0]                                                                                      ; uart_tx:UART_TX|tx_bits[0]                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; uart_tx:UART_TX|state.s_idle                                                                                    ; uart_tx:UART_TX|state.s_idle                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; uart_tx:UART_TX|tx_done_o                                                                                       ; uart_tx:UART_TX|tx_done_o                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; PROCESS_O_DATA:PROCESS_O_DATA|cur_state.WAIT                                                                    ; PROCESS_O_DATA:PROCESS_O_DATA|cur_state.WAIT                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|k[0]             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|k[0]             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|rd_ptr[0]        ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|rd_ptr[0]        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|rd_ptr[1]        ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|rd_ptr[1]        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|k[1]             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|k[1]             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|k[0]             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|k[0]             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; uart_rx:UART_RX|rx_bits[0]                                                                                      ; uart_rx:UART_RX|rx_bits[0]                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; uart_rx:UART_RX|rx_bits[1]                                                                                      ; uart_rx:UART_RX|rx_bits[1]                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; uart_rx:UART_RX|rx_bits[2]                                                                                      ; uart_rx:UART_RX|rx_bits[2]                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; uart_rx:UART_RX|state.s_idle                                                                                    ; uart_rx:UART_RX|state.s_idle                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; uart_rx:UART_RX|state.s_start                                                                                   ; uart_rx:UART_RX|state.s_start                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; uart_rx:UART_RX|rx_done_o                                                                                       ; uart_rx:UART_RX|rx_done_o                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; INVERT_ADDR:INVERT_ADDR|cur_state.WRITE_1                                                                       ; INVERT_ADDR:INVERT_ADDR|cur_state.WRITE_1                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; INVERT_ADDR:INVERT_ADDR|cur_state.IDLE                                                                          ; INVERT_ADDR:INVERT_ADDR|cur_state.IDLE                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; INVERT_ADDR:INVERT_ADDR|invert                                                                                  ; INVERT_ADDR:INVERT_ADDR|invert                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|i[1]                ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|i[1]                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|i[2]                ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|i[2]                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|i[3]                ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|i[3]                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|i[4]                ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|i[4]                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|i[5]                ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|i[5]                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|i[6]                ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|i[6]                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|i[7]                ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|i[7]                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|cur_state.IDLE      ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|cur_state.IDLE      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|start_next_stage    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|start_next_stage    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|cur_state.IDLE   ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|cur_state.IDLE   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|i[1]             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|i[1]             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|i[2]             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|i[2]             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|rd_ptr[0]        ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|rd_ptr[0]        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|i[3]             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|i[3]             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|i[4]             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|i[4]             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|i[5]             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|i[5]             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|i[6]             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|i[6]             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|start_next_stage ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|start_next_stage ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|i[1]             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|i[1]             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|i[2]             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|i[2]             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|i[3]             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|i[3]             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|i[4]             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|i[4]             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|i[5]             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|i[5]             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|cur_state.IDLE   ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|cur_state.IDLE   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|start_next_stage ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|start_next_stage ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|cur_state.IDLE   ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|cur_state.IDLE   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|k[1]             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|k[1]             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|k[2]             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|k[2]             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|i[1]             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|i[1]             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|i[2]             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|i[2]             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|i[3]             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|i[3]             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|i[4]             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|i[4]             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|k[0]             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|k[0]             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|rd_ptr[0]        ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|rd_ptr[0]        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|rd_ptr[2]        ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|rd_ptr[2]        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|rd_ptr[1]        ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|rd_ptr[1]        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|start_next_stage ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|start_next_stage ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|cur_state.IDLE   ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|cur_state.IDLE   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|k[0]             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|k[0]             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|rd_ptr[0]        ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|rd_ptr[0]        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|k[1]             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|k[1]             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|rd_ptr[1]        ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|rd_ptr[1]        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|k[2]             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|k[2]             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|k[3]             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|k[3]             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|rd_ptr[3]        ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|rd_ptr[3]        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|rd_ptr[2]        ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|rd_ptr[2]        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|rd_ptr[4]        ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|rd_ptr[4]        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|rd_ptr[5]        ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|rd_ptr[5]        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|i[2]             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|i[2]             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|rd_ptr[6]        ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|rd_ptr[6]        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|i[1]             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|i[1]             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|i[3]             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|i[3]             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|rd_ptr[7]        ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|rd_ptr[7]        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|start_next_stage ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|start_next_stage ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[6].u0|cur_state.IDLE   ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[6].u0|cur_state.IDLE   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[6].u0|k[0]             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[6].u0|k[0]             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[6].u0|k[1]             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[6].u0|k[1]             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[6].u0|k[2]             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[6].u0|k[2]             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[6].u0|k[3]             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[6].u0|k[3]             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[6].u0|k[4]             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[6].u0|k[4]             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[6].u0|i[1]             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[6].u0|i[1]             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[6].u0|i[2]             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[6].u0|i[2]             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[6].u0|rd_ptr[5]        ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[6].u0|rd_ptr[5]        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[6].u0|rd_ptr[3]        ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[6].u0|rd_ptr[3]        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[6].u0|rd_ptr[1]        ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[6].u0|rd_ptr[1]        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[6].u0|rd_ptr[2]        ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[6].u0|rd_ptr[2]        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[6].u0|rd_ptr[0]        ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[6].u0|rd_ptr[0]        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[6].u0|rd_ptr[4]        ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[6].u0|rd_ptr[4]        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[6].u0|start_next_stage ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[6].u0|start_next_stage ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|k[0]             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|k[0]             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|rd_ptr[0]        ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|rd_ptr[0]        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|k[1]             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|k[1]             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|rd_ptr[1]        ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|rd_ptr[1]        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|k[2]             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|k[2]             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|rd_ptr[2]        ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|rd_ptr[2]        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|k[3]             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|k[3]             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
+--------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLK'                                                                                                                                                                                                        ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                       ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a0~porta_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a0~porta_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a0~porta_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a0~porta_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a0~porta_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a0~porta_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a0~porta_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a0~porta_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a0~porta_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a0~porta_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a0~porta_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a0~porta_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a0~porta_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a0~porta_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a0~porta_address_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a0~porta_address_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a0~portb_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a0~portb_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a0~portb_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a0~portb_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a0~portb_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a0~portb_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a0~portb_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a0~portb_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a0~portb_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a0~portb_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a0~portb_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a0~portb_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a0~portb_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a0~portb_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a0~portb_address_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a0~portb_address_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a0~portb_datain_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a0~portb_datain_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a0~portb_datain_reg1   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a0~portb_datain_reg1   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a0~portb_datain_reg10  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a0~portb_datain_reg10  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a0~portb_datain_reg11  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a0~portb_datain_reg11  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a0~portb_datain_reg2   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a0~portb_datain_reg2   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a0~portb_datain_reg3   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a0~portb_datain_reg3   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a0~portb_datain_reg4   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a0~portb_datain_reg4   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a0~portb_datain_reg5   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a0~portb_datain_reg5   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a0~portb_datain_reg6   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a0~portb_datain_reg6   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a0~portb_datain_reg7   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a0~portb_datain_reg7   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a0~portb_datain_reg8   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a0~portb_datain_reg8   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a0~portb_datain_reg9   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a0~portb_datain_reg9   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a0~portb_memory_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a0~portb_memory_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a0~portb_we_reg        ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a0~portb_we_reg        ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a10~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a10~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a10~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a10~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a10~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a10~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a10~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a10~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a10~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a10~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a10~porta_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a10~porta_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a10~porta_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a10~porta_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a10~porta_address_reg7 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a10~porta_address_reg7 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a10~portb_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a10~portb_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a10~portb_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a10~portb_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a10~portb_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a10~portb_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a10~portb_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a10~portb_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a10~portb_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a10~portb_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a10~portb_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a10~portb_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a10~portb_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a10~portb_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a10~portb_address_reg7 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a10~portb_address_reg7 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a10~portb_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a10~portb_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a10~portb_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a10~portb_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a10~portb_datain_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a10~portb_datain_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a10~portb_datain_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a10~portb_datain_reg11 ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; RST_N     ; CLK        ; 4.171 ; 4.171 ; Rise       ; CLK             ;
; data_in   ; CLK        ; 2.275 ; 2.275 ; Rise       ; CLK             ;
; key[*]    ; CLK        ; 3.078 ; 3.078 ; Rise       ; CLK             ;
;  key[0]   ; CLK        ; 3.078 ; 3.078 ; Rise       ; CLK             ;
;  key[1]   ; CLK        ; 2.977 ; 2.977 ; Rise       ; CLK             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; RST_N     ; CLK        ; -2.690 ; -2.690 ; Rise       ; CLK             ;
; data_in   ; CLK        ; -1.914 ; -1.914 ; Rise       ; CLK             ;
; key[*]    ; CLK        ; -2.406 ; -2.406 ; Rise       ; CLK             ;
;  key[0]   ; CLK        ; -2.521 ; -2.521 ; Rise       ; CLK             ;
;  key[1]   ; CLK        ; -2.406 ; -2.406 ; Rise       ; CLK             ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; HEX0[*]   ; CLK        ; 3.716 ; 3.716 ; Rise       ; CLK             ;
;  HEX0[1]  ; CLK        ; 3.686 ; 3.686 ; Rise       ; CLK             ;
;  HEX0[2]  ; CLK        ; 3.716 ; 3.716 ; Rise       ; CLK             ;
;  HEX0[3]  ; CLK        ; 3.704 ; 3.704 ; Rise       ; CLK             ;
;  HEX0[4]  ; CLK        ; 3.664 ; 3.664 ; Rise       ; CLK             ;
;  HEX0[5]  ; CLK        ; 3.591 ; 3.591 ; Rise       ; CLK             ;
;  HEX0[6]  ; CLK        ; 3.595 ; 3.595 ; Rise       ; CLK             ;
;  HEX0[7]  ; CLK        ; 3.672 ; 3.672 ; Rise       ; CLK             ;
; HEX1[*]   ; CLK        ; 3.836 ; 3.836 ; Rise       ; CLK             ;
;  HEX1[1]  ; CLK        ; 3.832 ; 3.832 ; Rise       ; CLK             ;
;  HEX1[2]  ; CLK        ; 3.669 ; 3.669 ; Rise       ; CLK             ;
;  HEX1[3]  ; CLK        ; 3.688 ; 3.688 ; Rise       ; CLK             ;
;  HEX1[4]  ; CLK        ; 3.659 ; 3.659 ; Rise       ; CLK             ;
;  HEX1[5]  ; CLK        ; 3.687 ; 3.687 ; Rise       ; CLK             ;
;  HEX1[6]  ; CLK        ; 3.836 ; 3.836 ; Rise       ; CLK             ;
;  HEX1[7]  ; CLK        ; 3.738 ; 3.738 ; Rise       ; CLK             ;
; HEX2[*]   ; CLK        ; 3.840 ; 3.840 ; Rise       ; CLK             ;
;  HEX2[1]  ; CLK        ; 3.777 ; 3.777 ; Rise       ; CLK             ;
;  HEX2[2]  ; CLK        ; 3.786 ; 3.786 ; Rise       ; CLK             ;
;  HEX2[3]  ; CLK        ; 3.840 ; 3.840 ; Rise       ; CLK             ;
;  HEX2[4]  ; CLK        ; 3.831 ; 3.831 ; Rise       ; CLK             ;
;  HEX2[5]  ; CLK        ; 3.822 ; 3.822 ; Rise       ; CLK             ;
;  HEX2[6]  ; CLK        ; 3.807 ; 3.807 ; Rise       ; CLK             ;
;  HEX2[7]  ; CLK        ; 3.839 ; 3.839 ; Rise       ; CLK             ;
; HEX3[*]   ; CLK        ; 3.868 ; 3.868 ; Rise       ; CLK             ;
;  HEX3[1]  ; CLK        ; 3.800 ; 3.800 ; Rise       ; CLK             ;
;  HEX3[2]  ; CLK        ; 3.863 ; 3.863 ; Rise       ; CLK             ;
;  HEX3[3]  ; CLK        ; 3.868 ; 3.868 ; Rise       ; CLK             ;
;  HEX3[4]  ; CLK        ; 3.728 ; 3.728 ; Rise       ; CLK             ;
;  HEX3[5]  ; CLK        ; 3.711 ; 3.711 ; Rise       ; CLK             ;
;  HEX3[6]  ; CLK        ; 3.713 ; 3.713 ; Rise       ; CLK             ;
;  HEX3[7]  ; CLK        ; 3.738 ; 3.738 ; Rise       ; CLK             ;
; led[*]    ; CLK        ; 5.697 ; 5.697 ; Rise       ; CLK             ;
;  led[0]   ; CLK        ; 5.321 ; 5.321 ; Rise       ; CLK             ;
;  led[1]   ; CLK        ; 5.697 ; 5.697 ; Rise       ; CLK             ;
;  led[2]   ; CLK        ; 4.859 ; 4.859 ; Rise       ; CLK             ;
;  led[3]   ; CLK        ; 4.857 ; 4.857 ; Rise       ; CLK             ;
; tx_o      ; CLK        ; 4.554 ; 4.554 ; Rise       ; CLK             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; HEX0[*]   ; CLK        ; 3.591 ; 3.591 ; Rise       ; CLK             ;
;  HEX0[1]  ; CLK        ; 3.686 ; 3.686 ; Rise       ; CLK             ;
;  HEX0[2]  ; CLK        ; 3.716 ; 3.716 ; Rise       ; CLK             ;
;  HEX0[3]  ; CLK        ; 3.704 ; 3.704 ; Rise       ; CLK             ;
;  HEX0[4]  ; CLK        ; 3.664 ; 3.664 ; Rise       ; CLK             ;
;  HEX0[5]  ; CLK        ; 3.591 ; 3.591 ; Rise       ; CLK             ;
;  HEX0[6]  ; CLK        ; 3.595 ; 3.595 ; Rise       ; CLK             ;
;  HEX0[7]  ; CLK        ; 3.672 ; 3.672 ; Rise       ; CLK             ;
; HEX1[*]   ; CLK        ; 3.659 ; 3.659 ; Rise       ; CLK             ;
;  HEX1[1]  ; CLK        ; 3.832 ; 3.832 ; Rise       ; CLK             ;
;  HEX1[2]  ; CLK        ; 3.669 ; 3.669 ; Rise       ; CLK             ;
;  HEX1[3]  ; CLK        ; 3.688 ; 3.688 ; Rise       ; CLK             ;
;  HEX1[4]  ; CLK        ; 3.659 ; 3.659 ; Rise       ; CLK             ;
;  HEX1[5]  ; CLK        ; 3.687 ; 3.687 ; Rise       ; CLK             ;
;  HEX1[6]  ; CLK        ; 3.836 ; 3.836 ; Rise       ; CLK             ;
;  HEX1[7]  ; CLK        ; 3.738 ; 3.738 ; Rise       ; CLK             ;
; HEX2[*]   ; CLK        ; 3.777 ; 3.777 ; Rise       ; CLK             ;
;  HEX2[1]  ; CLK        ; 3.777 ; 3.777 ; Rise       ; CLK             ;
;  HEX2[2]  ; CLK        ; 3.786 ; 3.786 ; Rise       ; CLK             ;
;  HEX2[3]  ; CLK        ; 3.840 ; 3.840 ; Rise       ; CLK             ;
;  HEX2[4]  ; CLK        ; 3.831 ; 3.831 ; Rise       ; CLK             ;
;  HEX2[5]  ; CLK        ; 3.822 ; 3.822 ; Rise       ; CLK             ;
;  HEX2[6]  ; CLK        ; 3.807 ; 3.807 ; Rise       ; CLK             ;
;  HEX2[7]  ; CLK        ; 3.839 ; 3.839 ; Rise       ; CLK             ;
; HEX3[*]   ; CLK        ; 3.711 ; 3.711 ; Rise       ; CLK             ;
;  HEX3[1]  ; CLK        ; 3.800 ; 3.800 ; Rise       ; CLK             ;
;  HEX3[2]  ; CLK        ; 3.863 ; 3.863 ; Rise       ; CLK             ;
;  HEX3[3]  ; CLK        ; 3.868 ; 3.868 ; Rise       ; CLK             ;
;  HEX3[4]  ; CLK        ; 3.728 ; 3.728 ; Rise       ; CLK             ;
;  HEX3[5]  ; CLK        ; 3.711 ; 3.711 ; Rise       ; CLK             ;
;  HEX3[6]  ; CLK        ; 3.713 ; 3.713 ; Rise       ; CLK             ;
;  HEX3[7]  ; CLK        ; 3.738 ; 3.738 ; Rise       ; CLK             ;
; led[*]    ; CLK        ; 4.857 ; 4.857 ; Rise       ; CLK             ;
;  led[0]   ; CLK        ; 5.321 ; 5.321 ; Rise       ; CLK             ;
;  led[1]   ; CLK        ; 5.697 ; 5.697 ; Rise       ; CLK             ;
;  led[2]   ; CLK        ; 4.859 ; 4.859 ; Rise       ; CLK             ;
;  led[3]   ; CLK        ; 4.857 ; 4.857 ; Rise       ; CLK             ;
; tx_o      ; CLK        ; 4.554 ; 4.554 ; Rise       ; CLK             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+--------+--------+----------+---------+---------------------+
; Clock            ; Setup  ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+--------+--------+----------+---------+---------------------+
; Worst-case Slack ; 13.239 ; -0.155 ; N/A      ; N/A     ; 7.436               ;
;  CLK             ; 13.239 ; -0.155 ; N/A      ; N/A     ; 7.436               ;
; Design-wide TNS  ; 0.0    ; -0.155 ; 0.0      ; 0.0     ; 0.0                 ;
;  CLK             ; 0.000  ; -0.155 ; N/A      ; N/A     ; 0.000               ;
+------------------+--------+--------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; RST_N     ; CLK        ; 9.385 ; 9.385 ; Rise       ; CLK             ;
; data_in   ; CLK        ; 5.239 ; 5.239 ; Rise       ; CLK             ;
; key[*]    ; CLK        ; 6.718 ; 6.718 ; Rise       ; CLK             ;
;  key[0]   ; CLK        ; 6.718 ; 6.718 ; Rise       ; CLK             ;
;  key[1]   ; CLK        ; 6.402 ; 6.402 ; Rise       ; CLK             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; RST_N     ; CLK        ; -2.690 ; -2.690 ; Rise       ; CLK             ;
; data_in   ; CLK        ; -1.914 ; -1.914 ; Rise       ; CLK             ;
; key[*]    ; CLK        ; -2.406 ; -2.406 ; Rise       ; CLK             ;
;  key[0]   ; CLK        ; -2.521 ; -2.521 ; Rise       ; CLK             ;
;  key[1]   ; CLK        ; -2.406 ; -2.406 ; Rise       ; CLK             ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; HEX0[*]   ; CLK        ; 6.882  ; 6.882  ; Rise       ; CLK             ;
;  HEX0[1]  ; CLK        ; 6.852  ; 6.852  ; Rise       ; CLK             ;
;  HEX0[2]  ; CLK        ; 6.882  ; 6.882  ; Rise       ; CLK             ;
;  HEX0[3]  ; CLK        ; 6.868  ; 6.868  ; Rise       ; CLK             ;
;  HEX0[4]  ; CLK        ; 6.776  ; 6.776  ; Rise       ; CLK             ;
;  HEX0[5]  ; CLK        ; 6.544  ; 6.544  ; Rise       ; CLK             ;
;  HEX0[6]  ; CLK        ; 6.553  ; 6.553  ; Rise       ; CLK             ;
;  HEX0[7]  ; CLK        ; 6.782  ; 6.782  ; Rise       ; CLK             ;
; HEX1[*]   ; CLK        ; 7.174  ; 7.174  ; Rise       ; CLK             ;
;  HEX1[1]  ; CLK        ; 7.163  ; 7.163  ; Rise       ; CLK             ;
;  HEX1[2]  ; CLK        ; 6.792  ; 6.792  ; Rise       ; CLK             ;
;  HEX1[3]  ; CLK        ; 6.854  ; 6.854  ; Rise       ; CLK             ;
;  HEX1[4]  ; CLK        ; 6.772  ; 6.772  ; Rise       ; CLK             ;
;  HEX1[5]  ; CLK        ; 6.809  ; 6.809  ; Rise       ; CLK             ;
;  HEX1[6]  ; CLK        ; 7.174  ; 7.174  ; Rise       ; CLK             ;
;  HEX1[7]  ; CLK        ; 6.906  ; 6.906  ; Rise       ; CLK             ;
; HEX2[*]   ; CLK        ; 7.178  ; 7.178  ; Rise       ; CLK             ;
;  HEX2[1]  ; CLK        ; 7.101  ; 7.101  ; Rise       ; CLK             ;
;  HEX2[2]  ; CLK        ; 7.112  ; 7.112  ; Rise       ; CLK             ;
;  HEX2[3]  ; CLK        ; 7.171  ; 7.171  ; Rise       ; CLK             ;
;  HEX2[4]  ; CLK        ; 7.158  ; 7.158  ; Rise       ; CLK             ;
;  HEX2[5]  ; CLK        ; 7.154  ; 7.154  ; Rise       ; CLK             ;
;  HEX2[6]  ; CLK        ; 7.134  ; 7.134  ; Rise       ; CLK             ;
;  HEX2[7]  ; CLK        ; 7.178  ; 7.178  ; Rise       ; CLK             ;
; HEX3[*]   ; CLK        ; 7.129  ; 7.129  ; Rise       ; CLK             ;
;  HEX3[1]  ; CLK        ; 7.129  ; 7.129  ; Rise       ; CLK             ;
;  HEX3[2]  ; CLK        ; 7.076  ; 7.076  ; Rise       ; CLK             ;
;  HEX3[3]  ; CLK        ; 7.084  ; 7.084  ; Rise       ; CLK             ;
;  HEX3[4]  ; CLK        ; 6.898  ; 6.898  ; Rise       ; CLK             ;
;  HEX3[5]  ; CLK        ; 6.884  ; 6.884  ; Rise       ; CLK             ;
;  HEX3[6]  ; CLK        ; 6.881  ; 6.881  ; Rise       ; CLK             ;
;  HEX3[7]  ; CLK        ; 6.908  ; 6.908  ; Rise       ; CLK             ;
; led[*]    ; CLK        ; 11.724 ; 11.724 ; Rise       ; CLK             ;
;  led[0]   ; CLK        ; 11.026 ; 11.026 ; Rise       ; CLK             ;
;  led[1]   ; CLK        ; 11.724 ; 11.724 ; Rise       ; CLK             ;
;  led[2]   ; CLK        ; 9.356  ; 9.356  ; Rise       ; CLK             ;
;  led[3]   ; CLK        ; 9.339  ; 9.339  ; Rise       ; CLK             ;
; tx_o      ; CLK        ; 8.859  ; 8.859  ; Rise       ; CLK             ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; HEX0[*]   ; CLK        ; 3.591 ; 3.591 ; Rise       ; CLK             ;
;  HEX0[1]  ; CLK        ; 3.686 ; 3.686 ; Rise       ; CLK             ;
;  HEX0[2]  ; CLK        ; 3.716 ; 3.716 ; Rise       ; CLK             ;
;  HEX0[3]  ; CLK        ; 3.704 ; 3.704 ; Rise       ; CLK             ;
;  HEX0[4]  ; CLK        ; 3.664 ; 3.664 ; Rise       ; CLK             ;
;  HEX0[5]  ; CLK        ; 3.591 ; 3.591 ; Rise       ; CLK             ;
;  HEX0[6]  ; CLK        ; 3.595 ; 3.595 ; Rise       ; CLK             ;
;  HEX0[7]  ; CLK        ; 3.672 ; 3.672 ; Rise       ; CLK             ;
; HEX1[*]   ; CLK        ; 3.659 ; 3.659 ; Rise       ; CLK             ;
;  HEX1[1]  ; CLK        ; 3.832 ; 3.832 ; Rise       ; CLK             ;
;  HEX1[2]  ; CLK        ; 3.669 ; 3.669 ; Rise       ; CLK             ;
;  HEX1[3]  ; CLK        ; 3.688 ; 3.688 ; Rise       ; CLK             ;
;  HEX1[4]  ; CLK        ; 3.659 ; 3.659 ; Rise       ; CLK             ;
;  HEX1[5]  ; CLK        ; 3.687 ; 3.687 ; Rise       ; CLK             ;
;  HEX1[6]  ; CLK        ; 3.836 ; 3.836 ; Rise       ; CLK             ;
;  HEX1[7]  ; CLK        ; 3.738 ; 3.738 ; Rise       ; CLK             ;
; HEX2[*]   ; CLK        ; 3.777 ; 3.777 ; Rise       ; CLK             ;
;  HEX2[1]  ; CLK        ; 3.777 ; 3.777 ; Rise       ; CLK             ;
;  HEX2[2]  ; CLK        ; 3.786 ; 3.786 ; Rise       ; CLK             ;
;  HEX2[3]  ; CLK        ; 3.840 ; 3.840 ; Rise       ; CLK             ;
;  HEX2[4]  ; CLK        ; 3.831 ; 3.831 ; Rise       ; CLK             ;
;  HEX2[5]  ; CLK        ; 3.822 ; 3.822 ; Rise       ; CLK             ;
;  HEX2[6]  ; CLK        ; 3.807 ; 3.807 ; Rise       ; CLK             ;
;  HEX2[7]  ; CLK        ; 3.839 ; 3.839 ; Rise       ; CLK             ;
; HEX3[*]   ; CLK        ; 3.711 ; 3.711 ; Rise       ; CLK             ;
;  HEX3[1]  ; CLK        ; 3.800 ; 3.800 ; Rise       ; CLK             ;
;  HEX3[2]  ; CLK        ; 3.863 ; 3.863 ; Rise       ; CLK             ;
;  HEX3[3]  ; CLK        ; 3.868 ; 3.868 ; Rise       ; CLK             ;
;  HEX3[4]  ; CLK        ; 3.728 ; 3.728 ; Rise       ; CLK             ;
;  HEX3[5]  ; CLK        ; 3.711 ; 3.711 ; Rise       ; CLK             ;
;  HEX3[6]  ; CLK        ; 3.713 ; 3.713 ; Rise       ; CLK             ;
;  HEX3[7]  ; CLK        ; 3.738 ; 3.738 ; Rise       ; CLK             ;
; led[*]    ; CLK        ; 4.857 ; 4.857 ; Rise       ; CLK             ;
;  led[0]   ; CLK        ; 5.321 ; 5.321 ; Rise       ; CLK             ;
;  led[1]   ; CLK        ; 5.697 ; 5.697 ; Rise       ; CLK             ;
;  led[2]   ; CLK        ; 4.859 ; 4.859 ; Rise       ; CLK             ;
;  led[3]   ; CLK        ; 4.857 ; 4.857 ; Rise       ; CLK             ;
; tx_o      ; CLK        ; 4.554 ; 4.554 ; Rise       ; CLK             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 8828     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 8828     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 2     ; 2    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 840   ; 840  ;
; Unconstrained Output Ports      ; 33    ; 33   ;
; Unconstrained Output Port Paths ; 33    ; 33   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Feb 27 09:33:15 2025
Info: Command: quartus_sta top_module -c top_module
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 111 combinational loops as latches.
Info (332104): Reading SDC File: 'db/SDC3.sdc'
Warning (332060): Node: MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|en_rd was determined to be a clock but was found without an associated clock assignment.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Info (332146): Worst-case setup slack is 13.239
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    13.239         0.000 CLK 
Info (332146): Worst-case hold slack is 0.445
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.445         0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 7.436
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.436         0.000 CLK 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Warning (332060): Node: MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|en_rd was determined to be a clock but was found without an associated clock assignment.
Info (332146): Worst-case setup slack is 16.847
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    16.847         0.000 CLK 
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case hold slack is -0.155
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.155        -0.155 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 7.873
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.873         0.000 CLK 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 4573 megabytes
    Info: Processing ended: Thu Feb 27 09:33:16 2025
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


