# [doc = "Register `RSTCON0` reader"] pub type R = crate :: R < Rstcon0Spec > ; # [doc = "Register `RSTCON0` writer"] pub type W = crate :: W < Rstcon0Spec > ; # [doc = "Field `RSTLCD` reader - LCD controller reset control bit."] pub type RstlcdR = crate :: BitReader ; # [doc = "Field `RSTLCD` writer - LCD controller reset control bit."] pub type RstlcdW < 'a , REG > = crate :: BitWriter < 'a , REG > ; # [doc = "Field `RSTTIM0` reader - Timer/Counter 0 reset control bit."] pub type Rsttim0R = crate :: BitReader ; # [doc = "Field `RSTTIM0` writer - Timer/Counter 0 reset control bit."] pub type Rsttim0W < 'a , REG > = crate :: BitWriter < 'a , REG > ; # [doc = "Field `RSTTIM1` reader - Timer/Counter 1 reset control bit."] pub type Rsttim1R = crate :: BitReader ; # [doc = "Field `RSTTIM1` writer - Timer/Counter 1 reset control bit."] pub type Rsttim1W < 'a , REG > = crate :: BitWriter < 'a , REG > ; # [doc = "Field `RSTUART0` reader - UART0 reset control bit."] pub type Rstuart0R = crate :: BitReader ; # [doc = "Field `RSTUART0` writer - UART0 reset control bit."] pub type Rstuart0W < 'a , REG > = crate :: BitWriter < 'a , REG > ; # [doc = "Field `RSTUART1` reader - UART1 reset control bit."] pub type Rstuart1R = crate :: BitReader ; # [doc = "Field `RSTUART1` writer - UART1 reset control bit."] pub type Rstuart1W < 'a , REG > = crate :: BitWriter < 'a , REG > ; # [doc = "Field `RSTPWM0` reader - PWM0 reset control bit."] pub type Rstpwm0R = crate :: BitReader ; # [doc = "Field `RSTPWM0` writer - PWM0 reset control bit."] pub type Rstpwm0W < 'a , REG > = crate :: BitWriter < 'a , REG > ; # [doc = "Field `RSTPWM1` reader - PWM1 reset control bit."] pub type Rstpwm1R = crate :: BitReader ; # [doc = "Field `RSTPWM1` writer - PWM1 reset control bit."] pub type Rstpwm1W < 'a , REG > = crate :: BitWriter < 'a , REG > ; # [doc = "Field `RSTI2C0` reader - The I2C0 interface reset control bit."] pub type Rsti2c0R = crate :: BitReader ; # [doc = "Field `RSTI2C0` writer - The I2C0 interface reset control bit."] pub type Rsti2c0W < 'a , REG > = crate :: BitWriter < 'a , REG > ; # [doc = "Field `RSTUART4` reader - UART4 reset control bit."] pub type Rstuart4R = crate :: BitReader ; # [doc = "Field `RSTUART4` writer - UART4 reset control bit."] pub type Rstuart4W < 'a , REG > = crate :: BitWriter < 'a , REG > ; # [doc = "Field `RSTRTC` reader - RTC and Event Monitor/Recorder reset control bit. RTC reset is limited, see Table 628 Real-Time Clock register map for details."] pub type RstrtcR = crate :: BitReader ; # [doc = "Field `RSTRTC` writer - RTC and Event Monitor/Recorder reset control bit. RTC reset is limited, see Table 628 Real-Time Clock register map for details."] pub type RstrtcW < 'a , REG > = crate :: BitWriter < 'a , REG > ; # [doc = "Field `RSTSSP1` reader - The SSP 1 interface reset control bit."] pub type Rstssp1R = crate :: BitReader ; # [doc = "Field `RSTSSP1` writer - The SSP 1 interface reset control bit."] pub type Rstssp1W < 'a , REG > = crate :: BitWriter < 'a , REG > ; # [doc = "Field `RSTEMC` reader - External Memory Controller reset control bit."] pub type RstemcR = crate :: BitReader ; # [doc = "Field `RSTEMC` writer - External Memory Controller reset control bit."] pub type RstemcW < 'a , REG > = crate :: BitWriter < 'a , REG > ; # [doc = "Field `RSTADC` reader - A/D converter (ADC) reset control bit."] pub type RstadcR = crate :: BitReader ; # [doc = "Field `RSTADC` writer - A/D converter (ADC) reset control bit."] pub type RstadcW < 'a , REG > = crate :: BitWriter < 'a , REG > ; # [doc = "Field `RSTCAN1` reader - CAN Controller 1 reset control bit. Note: The CAN acceptance filter may be reset by a separate bit in the RSTCON1 register."] pub type Rstcan1R = crate :: BitReader ; # [doc = "Field `RSTCAN1` writer - CAN Controller 1 reset control bit. Note: The CAN acceptance filter may be reset by a separate bit in the RSTCON1 register."] pub type Rstcan1W < 'a , REG > = crate :: BitWriter < 'a , REG > ; # [doc = "Field `RSTCAN2` reader - CAN Controller 2 reset control bit. Note: The CAN acceptance filter may be reset by a separate bit in the RSTCON1 register."] pub type Rstcan2R = crate :: BitReader ; # [doc = "Field `RSTCAN2` writer - CAN Controller 2 reset control bit. Note: The CAN acceptance filter may be reset by a separate bit in the RSTCON1 register."] pub type Rstcan2W < 'a , REG > = crate :: BitWriter < 'a , REG > ; # [doc = "Field `RSTGPIO` reader - Reset control bit for GPIO, and GPIO interrupts. Note: IOCON may be reset by a separate bit in the RSTCON1 register."] pub type RstgpioR = crate :: BitReader ; # [doc = "Field `RSTGPIO` writer - Reset control bit for GPIO, and GPIO interrupts. Note: IOCON may be reset by a separate bit in the RSTCON1 register."] pub type RstgpioW < 'a , REG > = crate :: BitWriter < 'a , REG > ; # [doc = "Field `RSTSPIFI` reader - SPI Flash Interface reset control bit (LPC1773 only)."] pub type RstspifiR = crate :: BitReader ; # [doc = "Field `RSTSPIFI` writer - SPI Flash Interface reset control bit (LPC1773 only)."] pub type RstspifiW < 'a , REG > = crate :: BitWriter < 'a , REG > ; # [doc = "Field `RSTMCPWM` reader - Motor Control PWM reset control bit."] pub type RstmcpwmR = crate :: BitReader ; # [doc = "Field `RSTMCPWM` writer - Motor Control PWM reset control bit."] pub type RstmcpwmW < 'a , REG > = crate :: BitWriter < 'a , REG > ; # [doc = "Field `RSTQEI` reader - Quadrature Encoder Interface reset control bit."] pub type RstqeiR = crate :: BitReader ; # [doc = "Field `RSTQEI` writer - Quadrature Encoder Interface reset control bit."] pub type RstqeiW < 'a , REG > = crate :: BitWriter < 'a , REG > ; # [doc = "Field `RSTI2C1` reader - The I2C1 interface reset control bit."] pub type Rsti2c1R = crate :: BitReader ; # [doc = "Field `RSTI2C1` writer - The I2C1 interface reset control bit."] pub type Rsti2c1W < 'a , REG > = crate :: BitWriter < 'a , REG > ; # [doc = "Field `RSTSSP2` reader - The SSP2 interface reset control bit."] pub type Rstssp2R = crate :: BitReader ; # [doc = "Field `RSTSSP2` writer - The SSP2 interface reset control bit."] pub type Rstssp2W < 'a , REG > = crate :: BitWriter < 'a , REG > ; # [doc = "Field `RSTSSP0` reader - The SSP0 interface reset control bit."] pub type Rstssp0R = crate :: BitReader ; # [doc = "Field `RSTSSP0` writer - The SSP0 interface reset control bit."] pub type Rstssp0W < 'a , REG > = crate :: BitWriter < 'a , REG > ; # [doc = "Field `RSTTIM2` reader - Timer 2 reset control bit."] pub type Rsttim2R = crate :: BitReader ; # [doc = "Field `RSTTIM2` writer - Timer 2 reset control bit."] pub type Rsttim2W < 'a , REG > = crate :: BitWriter < 'a , REG > ; # [doc = "Field `RSTTIM3` reader - Timer 3 reset control bit."] pub type Rsttim3R = crate :: BitReader ; # [doc = "Field `RSTTIM3` writer - Timer 3 reset control bit."] pub type Rsttim3W < 'a , REG > = crate :: BitWriter < 'a , REG > ; # [doc = "Field `RSTUART2` reader - UART 2 reset control bit."] pub type Rstuart2R = crate :: BitReader ; # [doc = "Field `RSTUART2` writer - UART 2 reset control bit."] pub type Rstuart2W < 'a , REG > = crate :: BitWriter < 'a , REG > ; # [doc = "Field `RSTUART3` reader - UART 3 reset control bit."] pub type Rstuart3R = crate :: BitReader ; # [doc = "Field `RSTUART3` writer - UART 3 reset control bit."] pub type Rstuart3W < 'a , REG > = crate :: BitWriter < 'a , REG > ; # [doc = "Field `RSTI2C2` reader - I2C interface 2 reset control bit."] pub type Rsti2c2R = crate :: BitReader ; # [doc = "Field `RSTI2C2` writer - I2C interface 2 reset control bit."] pub type Rsti2c2W < 'a , REG > = crate :: BitWriter < 'a , REG > ; # [doc = "Field `RSTI2S` reader - I2S interface reset control bit."] pub type Rsti2sR = crate :: BitReader ; # [doc = "Field `RSTI2S` writer - I2S interface reset control bit."] pub type Rsti2sW < 'a , REG > = crate :: BitWriter < 'a , REG > ; # [doc = "Field `RSTSDC` reader - SD Card interface reset control bit."] pub type RstsdcR = crate :: BitReader ; # [doc = "Field `RSTSDC` writer - SD Card interface reset control bit."] pub type RstsdcW < 'a , REG > = crate :: BitWriter < 'a , REG > ; # [doc = "Field `RSTGPDMA` reader - GPDMA function reset control bit."] pub type RstgpdmaR = crate :: BitReader ; # [doc = "Field `RSTGPDMA` writer - GPDMA function reset control bit."] pub type RstgpdmaW < 'a , REG > = crate :: BitWriter < 'a , REG > ; # [doc = "Field `RSTENET` reader - Ethernet block reset control bit."] pub type RstenetR = crate :: BitReader ; # [doc = "Field `RSTENET` writer - Ethernet block reset control bit."] pub type RstenetW < 'a , REG > = crate :: BitWriter < 'a , REG > ; # [doc = "Field `RSTUSB` reader - USB interface reset control bit."] pub type RstusbR = crate :: BitReader ; # [doc = "Field `RSTUSB` writer - USB interface reset control bit."] pub type RstusbW < 'a , REG > = crate :: BitWriter < 'a , REG > ; impl R { # [doc = "Bit 0 - LCD controller reset control bit."] # [inline (always)] pub fn rstlcd (& self) -> RstlcdR { RstlcdR :: new ((self . bits & 1) != 0) } # [doc = "Bit 1 - Timer/Counter 0 reset control bit."] # [inline (always)] pub fn rsttim0 (& self) -> Rsttim0R { Rsttim0R :: new (((self . bits >> 1) & 1) != 0) } # [doc = "Bit 2 - Timer/Counter 1 reset control bit."] # [inline (always)] pub fn rsttim1 (& self) -> Rsttim1R { Rsttim1R :: new (((self . bits >> 2) & 1) != 0) } # [doc = "Bit 3 - UART0 reset control bit."] # [inline (always)] pub fn rstuart0 (& self) -> Rstuart0R { Rstuart0R :: new (((self . bits >> 3) & 1) != 0) } # [doc = "Bit 4 - UART1 reset control bit."] # [inline (always)] pub fn rstuart1 (& self) -> Rstuart1R { Rstuart1R :: new (((self . bits >> 4) & 1) != 0) } # [doc = "Bit 5 - PWM0 reset control bit."] # [inline (always)] pub fn rstpwm0 (& self) -> Rstpwm0R { Rstpwm0R :: new (((self . bits >> 5) & 1) != 0) } # [doc = "Bit 6 - PWM1 reset control bit."] # [inline (always)] pub fn rstpwm1 (& self) -> Rstpwm1R { Rstpwm1R :: new (((self . bits >> 6) & 1) != 0) } # [doc = "Bit 7 - The I2C0 interface reset control bit."] # [inline (always)] pub fn rsti2c0 (& self) -> Rsti2c0R { Rsti2c0R :: new (((self . bits >> 7) & 1) != 0) } # [doc = "Bit 8 - UART4 reset control bit."] # [inline (always)] pub fn rstuart4 (& self) -> Rstuart4R { Rstuart4R :: new (((self . bits >> 8) & 1) != 0) } # [doc = "Bit 9 - RTC and Event Monitor/Recorder reset control bit. RTC reset is limited, see Table 628 Real-Time Clock register map for details."] # [inline (always)] pub fn rstrtc (& self) -> RstrtcR { RstrtcR :: new (((self . bits >> 9) & 1) != 0) } # [doc = "Bit 10 - The SSP 1 interface reset control bit."] # [inline (always)] pub fn rstssp1 (& self) -> Rstssp1R { Rstssp1R :: new (((self . bits >> 10) & 1) != 0) } # [doc = "Bit 11 - External Memory Controller reset control bit."] # [inline (always)] pub fn rstemc (& self) -> RstemcR { RstemcR :: new (((self . bits >> 11) & 1) != 0) } # [doc = "Bit 12 - A/D converter (ADC) reset control bit."] # [inline (always)] pub fn rstadc (& self) -> RstadcR { RstadcR :: new (((self . bits >> 12) & 1) != 0) } # [doc = "Bit 13 - CAN Controller 1 reset control bit. Note: The CAN acceptance filter may be reset by a separate bit in the RSTCON1 register."] # [inline (always)] pub fn rstcan1 (& self) -> Rstcan1R { Rstcan1R :: new (((self . bits >> 13) & 1) != 0) } # [doc = "Bit 14 - CAN Controller 2 reset control bit. Note: The CAN acceptance filter may be reset by a separate bit in the RSTCON1 register."] # [inline (always)] pub fn rstcan2 (& self) -> Rstcan2R { Rstcan2R :: new (((self . bits >> 14) & 1) != 0) } # [doc = "Bit 15 - Reset control bit for GPIO, and GPIO interrupts. Note: IOCON may be reset by a separate bit in the RSTCON1 register."] # [inline (always)] pub fn rstgpio (& self) -> RstgpioR { RstgpioR :: new (((self . bits >> 15) & 1) != 0) } # [doc = "Bit 16 - SPI Flash Interface reset control bit (LPC1773 only)."] # [inline (always)] pub fn rstspifi (& self) -> RstspifiR { RstspifiR :: new (((self . bits >> 16) & 1) != 0) } # [doc = "Bit 17 - Motor Control PWM reset control bit."] # [inline (always)] pub fn rstmcpwm (& self) -> RstmcpwmR { RstmcpwmR :: new (((self . bits >> 17) & 1) != 0) } # [doc = "Bit 18 - Quadrature Encoder Interface reset control bit."] # [inline (always)] pub fn rstqei (& self) -> RstqeiR { RstqeiR :: new (((self . bits >> 18) & 1) != 0) } # [doc = "Bit 19 - The I2C1 interface reset control bit."] # [inline (always)] pub fn rsti2c1 (& self) -> Rsti2c1R { Rsti2c1R :: new (((self . bits >> 19) & 1) != 0) } # [doc = "Bit 20 - The SSP2 interface reset control bit."] # [inline (always)] pub fn rstssp2 (& self) -> Rstssp2R { Rstssp2R :: new (((self . bits >> 20) & 1) != 0) } # [doc = "Bit 21 - The SSP0 interface reset control bit."] # [inline (always)] pub fn rstssp0 (& self) -> Rstssp0R { Rstssp0R :: new (((self . bits >> 21) & 1) != 0) } # [doc = "Bit 22 - Timer 2 reset control bit."] # [inline (always)] pub fn rsttim2 (& self) -> Rsttim2R { Rsttim2R :: new (((self . bits >> 22) & 1) != 0) } # [doc = "Bit 23 - Timer 3 reset control bit."] # [inline (always)] pub fn rsttim3 (& self) -> Rsttim3R { Rsttim3R :: new (((self . bits >> 23) & 1) != 0) } # [doc = "Bit 24 - UART 2 reset control bit."] # [inline (always)] pub fn rstuart2 (& self) -> Rstuart2R { Rstuart2R :: new (((self . bits >> 24) & 1) != 0) } # [doc = "Bit 25 - UART 3 reset control bit."] # [inline (always)] pub fn rstuart3 (& self) -> Rstuart3R { Rstuart3R :: new (((self . bits >> 25) & 1) != 0) } # [doc = "Bit 26 - I2C interface 2 reset control bit."] # [inline (always)] pub fn rsti2c2 (& self) -> Rsti2c2R { Rsti2c2R :: new (((self . bits >> 26) & 1) != 0) } # [doc = "Bit 27 - I2S interface reset control bit."] # [inline (always)] pub fn rsti2s (& self) -> Rsti2sR { Rsti2sR :: new (((self . bits >> 27) & 1) != 0) } # [doc = "Bit 28 - SD Card interface reset control bit."] # [inline (always)] pub fn rstsdc (& self) -> RstsdcR { RstsdcR :: new (((self . bits >> 28) & 1) != 0) } # [doc = "Bit 29 - GPDMA function reset control bit."] # [inline (always)] pub fn rstgpdma (& self) -> RstgpdmaR { RstgpdmaR :: new (((self . bits >> 29) & 1) != 0) } # [doc = "Bit 30 - Ethernet block reset control bit."] # [inline (always)] pub fn rstenet (& self) -> RstenetR { RstenetR :: new (((self . bits >> 30) & 1) != 0) } # [doc = "Bit 31 - USB interface reset control bit."] # [inline (always)] pub fn rstusb (& self) -> RstusbR { RstusbR :: new (((self . bits >> 31) & 1) != 0) } } impl W { # [doc = "Bit 0 - LCD controller reset control bit."] # [inline (always)] pub fn rstlcd (& mut self) -> RstlcdW < '_ , Rstcon0Spec > { RstlcdW :: new (self , 0) } # [doc = "Bit 1 - Timer/Counter 0 reset control bit."] # [inline (always)] pub fn rsttim0 (& mut self) -> Rsttim0W < '_ , Rstcon0Spec > { Rsttim0W :: new (self , 1) } # [doc = "Bit 2 - Timer/Counter 1 reset control bit."] # [inline (always)] pub fn rsttim1 (& mut self) -> Rsttim1W < '_ , Rstcon0Spec > { Rsttim1W :: new (self , 2) } # [doc = "Bit 3 - UART0 reset control bit."] # [inline (always)] pub fn rstuart0 (& mut self) -> Rstuart0W < '_ , Rstcon0Spec > { Rstuart0W :: new (self , 3) } # [doc = "Bit 4 - UART1 reset control bit."] # [inline (always)] pub fn rstuart1 (& mut self) -> Rstuart1W < '_ , Rstcon0Spec > { Rstuart1W :: new (self , 4) } # [doc = "Bit 5 - PWM0 reset control bit."] # [inline (always)] pub fn rstpwm0 (& mut self) -> Rstpwm0W < '_ , Rstcon0Spec > { Rstpwm0W :: new (self , 5) } # [doc = "Bit 6 - PWM1 reset control bit."] # [inline (always)] pub fn rstpwm1 (& mut self) -> Rstpwm1W < '_ , Rstcon0Spec > { Rstpwm1W :: new (self , 6) } # [doc = "Bit 7 - The I2C0 interface reset control bit."] # [inline (always)] pub fn rsti2c0 (& mut self) -> Rsti2c0W < '_ , Rstcon0Spec > { Rsti2c0W :: new (self , 7) } # [doc = "Bit 8 - UART4 reset control bit."] # [inline (always)] pub fn rstuart4 (& mut self) -> Rstuart4W < '_ , Rstcon0Spec > { Rstuart4W :: new (self , 8) } # [doc = "Bit 9 - RTC and Event Monitor/Recorder reset control bit. RTC reset is limited, see Table 628 Real-Time Clock register map for details."] # [inline (always)] pub fn rstrtc (& mut self) -> RstrtcW < '_ , Rstcon0Spec > { RstrtcW :: new (self , 9) } # [doc = "Bit 10 - The SSP 1 interface reset control bit."] # [inline (always)] pub fn rstssp1 (& mut self) -> Rstssp1W < '_ , Rstcon0Spec > { Rstssp1W :: new (self , 10) } # [doc = "Bit 11 - External Memory Controller reset control bit."] # [inline (always)] pub fn rstemc (& mut self) -> RstemcW < '_ , Rstcon0Spec > { RstemcW :: new (self , 11) } # [doc = "Bit 12 - A/D converter (ADC) reset control bit."] # [inline (always)] pub fn rstadc (& mut self) -> RstadcW < '_ , Rstcon0Spec > { RstadcW :: new (self , 12) } # [doc = "Bit 13 - CAN Controller 1 reset control bit. Note: The CAN acceptance filter may be reset by a separate bit in the RSTCON1 register."] # [inline (always)] pub fn rstcan1 (& mut self) -> Rstcan1W < '_ , Rstcon0Spec > { Rstcan1W :: new (self , 13) } # [doc = "Bit 14 - CAN Controller 2 reset control bit. Note: The CAN acceptance filter may be reset by a separate bit in the RSTCON1 register."] # [inline (always)] pub fn rstcan2 (& mut self) -> Rstcan2W < '_ , Rstcon0Spec > { Rstcan2W :: new (self , 14) } # [doc = "Bit 15 - Reset control bit for GPIO, and GPIO interrupts. Note: IOCON may be reset by a separate bit in the RSTCON1 register."] # [inline (always)] pub fn rstgpio (& mut self) -> RstgpioW < '_ , Rstcon0Spec > { RstgpioW :: new (self , 15) } # [doc = "Bit 16 - SPI Flash Interface reset control bit (LPC1773 only)."] # [inline (always)] pub fn rstspifi (& mut self) -> RstspifiW < '_ , Rstcon0Spec > { RstspifiW :: new (self , 16) } # [doc = "Bit 17 - Motor Control PWM reset control bit."] # [inline (always)] pub fn rstmcpwm (& mut self) -> RstmcpwmW < '_ , Rstcon0Spec > { RstmcpwmW :: new (self , 17) } # [doc = "Bit 18 - Quadrature Encoder Interface reset control bit."] # [inline (always)] pub fn rstqei (& mut self) -> RstqeiW < '_ , Rstcon0Spec > { RstqeiW :: new (self , 18) } # [doc = "Bit 19 - The I2C1 interface reset control bit."] # [inline (always)] pub fn rsti2c1 (& mut self) -> Rsti2c1W < '_ , Rstcon0Spec > { Rsti2c1W :: new (self , 19) } # [doc = "Bit 20 - The SSP2 interface reset control bit."] # [inline (always)] pub fn rstssp2 (& mut self) -> Rstssp2W < '_ , Rstcon0Spec > { Rstssp2W :: new (self , 20) } # [doc = "Bit 21 - The SSP0 interface reset control bit."] # [inline (always)] pub fn rstssp0 (& mut self) -> Rstssp0W < '_ , Rstcon0Spec > { Rstssp0W :: new (self , 21) } # [doc = "Bit 22 - Timer 2 reset control bit."] # [inline (always)] pub fn rsttim2 (& mut self) -> Rsttim2W < '_ , Rstcon0Spec > { Rsttim2W :: new (self , 22) } # [doc = "Bit 23 - Timer 3 reset control bit."] # [inline (always)] pub fn rsttim3 (& mut self) -> Rsttim3W < '_ , Rstcon0Spec > { Rsttim3W :: new (self , 23) } # [doc = "Bit 24 - UART 2 reset control bit."] # [inline (always)] pub fn rstuart2 (& mut self) -> Rstuart2W < '_ , Rstcon0Spec > { Rstuart2W :: new (self , 24) } # [doc = "Bit 25 - UART 3 reset control bit."] # [inline (always)] pub fn rstuart3 (& mut self) -> Rstuart3W < '_ , Rstcon0Spec > { Rstuart3W :: new (self , 25) } # [doc = "Bit 26 - I2C interface 2 reset control bit."] # [inline (always)] pub fn rsti2c2 (& mut self) -> Rsti2c2W < '_ , Rstcon0Spec > { Rsti2c2W :: new (self , 26) } # [doc = "Bit 27 - I2S interface reset control bit."] # [inline (always)] pub fn rsti2s (& mut self) -> Rsti2sW < '_ , Rstcon0Spec > { Rsti2sW :: new (self , 27) } # [doc = "Bit 28 - SD Card interface reset control bit."] # [inline (always)] pub fn rstsdc (& mut self) -> RstsdcW < '_ , Rstcon0Spec > { RstsdcW :: new (self , 28) } # [doc = "Bit 29 - GPDMA function reset control bit."] # [inline (always)] pub fn rstgpdma (& mut self) -> RstgpdmaW < '_ , Rstcon0Spec > { RstgpdmaW :: new (self , 29) } # [doc = "Bit 30 - Ethernet block reset control bit."] # [inline (always)] pub fn rstenet (& mut self) -> RstenetW < '_ , Rstcon0Spec > { RstenetW :: new (self , 30) } # [doc = "Bit 31 - USB interface reset control bit."] # [inline (always)] pub fn rstusb (& mut self) -> RstusbW < '_ , Rstcon0Spec > { RstusbW :: new (self , 31) } } # [doc = "Individual peripheral reset control bits\n\nYou can [`read`](crate::Reg::read) this register and get [`rstcon0::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`rstcon0::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."] pub struct Rstcon0Spec ; impl crate :: RegisterSpec for Rstcon0Spec { type Ux = u32 ; } # [doc = "`read()` method returns [`rstcon0::R`](R) reader structure"] impl crate :: Readable for Rstcon0Spec { } # [doc = "`write(|w| ..)` method takes [`rstcon0::W`](W) writer structure"] impl crate :: Writable for Rstcon0Spec { type Safety = crate :: Unsafe ; } # [doc = "`reset()` method sets RSTCON0 to value 0"] impl crate :: Resettable for Rstcon0Spec { }