// Seed: 4264112551
module module_0 ();
  assign id_1 = 1 * id_1 ? 1 : 1'd0;
  wand id_2;
  assign id_2 = id_1 == (1);
endmodule
module module_1 (
    input supply0 id_0
    , id_5,
    output supply1 id_1,
    output supply1 id_2,
    input wand id_3
);
  logic [7:0] id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17;
  module_0();
  wire id_18;
  assign id_6[1'b0] = id_9;
  assign id_5[1'b0 : 1&"">""] = 1;
endmodule
