
---------- Begin Simulation Statistics ----------
simSeconds                                   0.050012                       # Number of seconds simulated (Second)
simTicks                                  50011639000                       # Number of ticks simulated (Tick)
finalTick                                 52007124500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     65.76                       # Real time elapsed on the host (Second)
hostTickRate                                760564046                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     675008                       # Number of bytes of host memory used (Byte)
simInsts                                     23621174                       # Number of instructions simulated (Count)
simOps                                       23892179                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   359224                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     363345                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                        100023278                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.numInsts                          21963025                       # Number of instructions committed (Count)
system.cpu.numOps                            21964924                       # Number of ops (including micro ops) committed (Count)
system.cpu.numDiscardedOps                      23900                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.cpi                               4.554167                       # CPI: cycles per instruction ((Cycle/Count))
system.cpu.ipc                               0.219579                       # IPC: instructions per cycle ((Count/Cycle))
system.cpu.committedInstType_0::No_OpClass           72      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::IntAlu       14666282     66.77%     66.77% # Class of committed instruction (Count)
system.cpu.committedInstType_0::IntMult            33      0.00%     66.77% # Class of committed instruction (Count)
system.cpu.committedInstType_0::IntDiv              9      0.00%     66.77% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatAdd            0      0.00%     66.77% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatCmp            0      0.00%     66.77% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatCvt            0      0.00%     66.77% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMult            0      0.00%     66.77% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMultAcc            0      0.00%     66.77% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatDiv            0      0.00%     66.77% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMisc            0      0.00%     66.77% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatSqrt            0      0.00%     66.77% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAdd       1214115      5.53%     72.30% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAddAcc            0      0.00%     72.30% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAlu            31      0.00%     72.30% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdCmp             0      0.00%     72.30% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdCvt             0      0.00%     72.30% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdMisc      1214126      5.53%     77.83% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdMult      1214100      5.53%     83.35% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdMultAcc          375      0.00%     83.36% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdShift            0      0.00%     83.36% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdShiftAcc            0      0.00%     83.36% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdDiv             0      0.00%     83.36% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSqrt            0      0.00%     83.36% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatAdd            0      0.00%     83.36% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatAlu            0      0.00%     83.36% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatCmp            0      0.00%     83.36% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatCvt            0      0.00%     83.36% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatDiv            0      0.00%     83.36% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatMisc            0      0.00%     83.36% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatMult            0      0.00%     83.36% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatMultAcc            0      0.00%     83.36% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatSqrt            0      0.00%     83.36% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdReduceAdd            0      0.00%     83.36% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdReduceAlu            0      0.00%     83.36% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdReduceCmp            0      0.00%     83.36% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatReduceAdd            0      0.00%     83.36% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatReduceCmp            0      0.00%     83.36% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAes             0      0.00%     83.36% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAesMix            0      0.00%     83.36% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSha1Hash            0      0.00%     83.36% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSha1Hash2            0      0.00%     83.36% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSha256Hash            0      0.00%     83.36% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSha256Hash2            0      0.00%     83.36% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdShaSigma2            0      0.00%     83.36% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdShaSigma3            0      0.00%     83.36% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdPredAlu            0      0.00%     83.36% # Class of committed instruction (Count)
system.cpu.committedInstType_0::MemRead       2435552     11.09%     94.44% # Class of committed instruction (Count)
system.cpu.committedInstType_0::MemWrite      1220229      5.56%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::total        21964924                       # Class of committed instruction (Count)
system.cpu.committedControl_0::IsControl      1227317                       # Class of control type instructions committed (Count)
system.cpu.committedControl_0::IsDirectControl      1227061                       # Class of control type instructions committed (Count)
system.cpu.committedControl_0::IsIndirectControl          256                       # Class of control type instructions committed (Count)
system.cpu.committedControl_0::IsCondControl      1226840                       # Class of control type instructions committed (Count)
system.cpu.committedControl_0::IsUncondControl          477                       # Class of control type instructions committed (Count)
system.cpu.committedControl_0::IsCall             186                       # Class of control type instructions committed (Count)
system.cpu.committedControl_0::IsReturn           184                       # Class of control type instructions committed (Count)
system.cpu.branchPred.lookups                 1234186                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           1233325                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect              6003                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              1226924                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                  161                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                 1226591                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999729                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                     260                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  1                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups             220                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                 12                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              208                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted           64                       # Number of mispredicted indirect branches. (Count)
system.cpu.dcache.demandHits::cpu.data        3192471                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           3192471                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       3192471                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          3192471                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       463070                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          463070                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       463070                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         463070                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  36280335000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  36280335000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  36280335000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  36280335000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      3655541                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       3655541                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      3655541                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      3655541                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.126676                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.126676                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.126676                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.126676                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 78347.409679                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 78347.409679                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 78347.409679                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 78347.409679                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       156872                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            156872                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data           36                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total            36                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data           36                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total           36                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       463034                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       463034                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       463034                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       463034                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data  35814056500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total  35814056500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data  35814056500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total  35814056500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.126666                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.126666                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.126666                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.126666                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 77346.493994                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 77346.493994                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 77346.493994                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 77346.493994                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 463037                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      1972384                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         1972384                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       463000                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        463000                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data  36273824000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total  36273824000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      2435384                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      2435384                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.190114                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.190114                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 78345.192225                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 78345.192225                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data            4                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total            4                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       462996                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       462996                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data  35810578500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total  35810578500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.190112                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.190112                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 77345.330197                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 77345.330197                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.hits::cpu.data           70                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total              70                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.misses::cpu.data            2                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.misses::total             2                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.missLatency::cpu.data       172500                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatency::total       172500                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.accesses::cpu.data           72                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total           72                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.missRate::cpu.data     0.027778                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.missRate::total     0.027778                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMissLatency::cpu.data        86250                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMissLatency::total        86250                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.mshrMisses::cpu.data            2                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMisses::total            2                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMissLatency::cpu.data       170500                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissLatency::total       170500                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissRate::cpu.data     0.027778                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.mshrMissRate::total     0.027778                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMshrMissLatency::cpu.data        85250                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMshrMissLatency::total        85250                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      1220087                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        1220087                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data           70                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total           70                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data      6511000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total      6511000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      1220157                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      1220157                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.000057                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.000057                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 93014.285714                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 93014.285714                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data           32                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total           32                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data           38                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total           38                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data      3478000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total      3478000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.000031                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.000031                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 91526.315789                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 91526.315789                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  52007124500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 1024                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              3707927                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             464061                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               7.990172                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data         1024                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           56                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          724                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          244                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           15085489                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          15085489                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  52007124500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch2.intInstructions            13502527                       # Number of integer instructions successfully decoded (Count)
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded (Count)
system.cpu.fetch2.vecInstructions             3660769                       # Number of SIMD instructions successfully decoded (Count)
system.cpu.fetch2.loadInstructions            1226991                       # Number of memory load instructions successfully decoded (Count)
system.cpu.fetch2.storeInstructions           1225278                       # Number of memory store instructions successfully decoded (Count)
system.cpu.fetch2.amoInstructions                  75                       # Number of memory atomic instructions successfully decoded (Count)
system.cpu.icache.demandHits::cpu.inst        4907195                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           4907195                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       4907195                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          4907195                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          267                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             267                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          267                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            267                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     20078000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     20078000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     20078000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     20078000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      4907462                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       4907462                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      4907462                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      4907462                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000054                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000054                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000054                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000054                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 75198.501873                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 75198.501873                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 75198.501873                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 75198.501873                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks          267                       # number of writebacks (Count)
system.cpu.icache.writebacks::total               267                       # number of writebacks (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          267                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          267                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          267                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          267                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     19811000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     19811000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     19811000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     19811000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000054                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000054                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000054                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000054                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 74198.501873                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 74198.501873                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 74198.501873                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 74198.501873                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                    267                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      4907195                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         4907195                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          267                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           267                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     20078000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     20078000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      4907462                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      4907462                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000054                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000054                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 75198.501873                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 75198.501873                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          267                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          267                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     19811000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     19811000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000054                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000054                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 74198.501873                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 74198.501873                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  52007124500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                  256                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              5097655                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                523                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            9746.950287                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst          256                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           61                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1          121                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3            4                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4           70                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           19630115                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          19630115                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  52007124500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  52007124500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  52007124500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  52007124500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  52007124500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  52007124500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                 21963025                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   21964924                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     1                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                     39                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                        39                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                    39                       # number of overall hits (Count)
system.l2.overallHits::total                       39                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                  228                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data               463036                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                  463264                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                 228                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data              463036                       # number of overall misses (Count)
system.l2.overallMisses::total                 463264                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst        19001000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data     35119668000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total        35138669000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       19001000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data    35119668000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total       35138669000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst                267                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data             463036                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                463303                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst               267                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data            463036                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               463303                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.853933                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data                  1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.999916                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.853933                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data                 1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.999916                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 83337.719298                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 75846.517333                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    75850.204203                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 83337.719298                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 75846.517333                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   75850.204203                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks               156210                       # number of writebacks (Count)
system.l2.writebacks::total                    156210                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst              228                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data           463036                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total              463264                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             228                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data          463036                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total             463264                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst     16721000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data  30489298000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total    30506019000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     16721000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data  30489298000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total   30506019000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.853933                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data              1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.999916                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.853933                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data             1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.999916                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 73337.719298                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 65846.495737                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 65850.182617                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 73337.719298                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 65846.495737                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 65850.182617                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                         463526                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks           52                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total             52                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.hits::cpu.inst              39                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                 39                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst           228                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              228                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     19001000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     19001000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst          267                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total            267                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.853933                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.853933                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 83337.719298                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 83337.719298                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          228                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          228                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     16721000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     16721000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.853933                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.853933                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 73337.719298                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 73337.719298                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.misses::cpu.data               40                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                  40                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data      3586500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total        3586500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data             40                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total                40                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data              1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total                 1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 89662.500000                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 89662.500000                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data           40                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total              40                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data      3176500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total      3176500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total             1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 79412.500000                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 79412.500000                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.misses::cpu.data       462996                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total          462996                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data  35116081500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total  35116081500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data       462996                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total        462996                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total             1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 75845.323718                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 75845.323718                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data       462996                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total       462996                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data  30486121500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total  30486121500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 65845.323718                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 65845.323718                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks          267                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total              267                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks          267                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total          267                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks       156872                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           156872                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       156872                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       156872                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  52007124500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                         4096                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                       937189                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                     467622                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       2.004159                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks       1.213155                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst         4.624871                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      4090.161974                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.000296                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.001129                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.998575                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                       1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  146                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 1053                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 2897                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    7876382                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   7876382                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  52007124500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples    156210.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       228.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples    463036.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000270664500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds         9701                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds         9701                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             1085739                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState             146693                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                      463264                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     156210                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                    463264                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   156210                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.57                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                463264                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6               156210                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  463170                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                      91                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                       3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                    415                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                    553                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                   9709                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                   9703                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                   9702                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                   9702                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                   9703                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                   9704                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                   9704                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                   9702                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                   9707                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                   9701                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                   9700                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                   9701                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                   9701                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                   9701                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                   9701                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                   9701                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples         9701                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      47.761983                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     39.649435                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     33.294353                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16-31          5124     52.82%     52.82% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32-47          1504     15.50%     68.32% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::48-63           723      7.45%     75.78% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::64-79           464      4.78%     80.56% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::80-95           485      5.00%     85.56% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::96-111          861      8.88%     94.43% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::112-127          399      4.11%     98.55% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-143           48      0.49%     99.04% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::144-159           25      0.26%     99.30% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::160-175           21      0.22%     99.52% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::176-191           14      0.14%     99.66% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::192-207           15      0.15%     99.81% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::208-223            7      0.07%     99.89% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::224-239            2      0.02%     99.91% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::240-255            2      0.02%     99.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-271            2      0.02%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::272-287            2      0.02%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::288-303            1      0.01%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::336-351            1      0.01%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::384-399            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total          9701                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples         9701                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.102567                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.097102                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.435173                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16             9150     94.32%     94.32% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17              135      1.39%     95.71% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18              388      4.00%     99.71% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19               28      0.29%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total          9701                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                29648896                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys              9997440                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              592839918.72371948                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              199902266.75034586                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   50011678000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      80732.49                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        14592                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data     29634304                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks      9997504                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 291772.081294916163                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 592548146.642424583435                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 199903546.452456802130                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst          228                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data       463036                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks       156210                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst      7371250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data  11424705500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 1227906291500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     32330.04                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     24673.47                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   7860612.58                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst        14592                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data     29634304                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total       29648896                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        14592                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        14592                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks      9997440                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total      9997440                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst          228                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data       463036                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total          463264                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks       156210                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         156210                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst         291772                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      592548147                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         592839919                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst       291772                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total        291772                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    199902267                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        199902267                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    199902267                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst        291772                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     592548147                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        792742185                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts               463264                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts              156211                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        27954                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1        27875                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        27889                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3        27815                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4        27621                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5        27883                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6        29376                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        29374                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        31030                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        30759                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10        30880                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11        30962                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12        29943                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13        28555                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14        27720                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15        27628                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        10845                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1         7641                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2         9228                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        10742                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4         7746                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5         9197                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6        10764                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7         9114                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8        13797                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        10762                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10         8531                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11        10736                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12         9293                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13         9331                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14         9195                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15         9289                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat              2745876750                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat            2316320000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat        11432076750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                 5927.24                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           24677.24                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits              421633                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits             134958                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            91.01                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           86.39                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        62877                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   630.525757                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   469.724250                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   366.325309                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127         5258      8.36%      8.36% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255         8637     13.74%     22.10% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         5314      8.45%     30.55% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511         4377      6.96%     37.51% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639         6589     10.48%     47.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767         3508      5.58%     53.57% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895         3565      5.67%     59.24% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023         3512      5.59%     64.82% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151        22117     35.18%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        62877                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead              29648896                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten            9997504                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              592.839919                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              199.903546                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    6.19                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                4.63                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               1.56                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               89.85                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  52007124500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy       216520500                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy       115064400                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy     1612183440                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy     392945940                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 3947832720.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy  16464097740                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy   5340598560                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy   28089243300                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   561.654124                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  13710515250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1669980000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  34632790750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy       232506960                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy       123561405                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy     1695635760                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy     422475480                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 3947832720.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy  16888231890                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy   4983529440                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy   28293773655                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   565.743779                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  12776299500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1669980000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  35567257500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  52007124500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp              463224                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        156210                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict            307042                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                 40                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp                41                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq         463224                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port      1389781                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 1389781                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port     39646400                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 39646400                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             463264                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   463264    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               463264                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  52007124500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy          1736264500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy         2443068000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         926516                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       463252                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp             463263                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty       313082                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean          267                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict           613481                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq                40                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp               41                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            267                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq        462996                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          801                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1389110                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                1389911                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        34176                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     39674176                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                39708352                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                          463526                       # Total snoops (Count)
system.tol2bus.snoopTraffic                   9997440                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            926829                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.000351                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.018723                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                  926504     99.96%     99.96% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     325      0.04%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              926829                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  52007124500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy          620442500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy            400500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         694555500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests        926607                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       463304                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             325                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          325                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
system.cpu.idleCycles                        69712932                       # Total number of cycles that the object has spent stopped (Unspecified)
system.cpu.tickCycles                        30310346                       # Number of cycles that the object actually ticked (Unspecified)

---------- End Simulation Statistics   ----------
