[Sm_master]
1=phasor08_IEEE13/sc_console/port1(1)|signal1.After event values(1)|1|1|7|147|
10=phasor08_IEEE13/sc_console/port2(3)|signal1.Event time (seconds)|2|3|5|148|
11=phasor08_IEEE13/sc_console/port2(4)|signal1.Before event values(1)|2|4|5|148|
12=phasor08_IEEE13/sc_console/port2(5)|signal1.Before event values(2)|2|5|5|148|
13=phasor08_IEEE13/sc_console/port3(1)|signal1(1)|3|1|4|420|
14=phasor08_IEEE13/sc_console/port3(2)|signal1(2)|3|2|4|420|
15=phasor08_IEEE13/sc_console/port3(3)|signal1(3)|3|3|4|420|
16=phasor08_IEEE13/sc_console/port3(4)|signal1(4)|3|4|4|420|
17=phasor08_IEEE13/sc_console/port4|signal1|4|1|1|445|
2=phasor08_IEEE13/sc_console/port1(2)|signal1.After event values(2)|1|2|7|147|
3=phasor08_IEEE13/sc_console/port1(3)|signal1.After event values(3)|1|3|7|147|
4=phasor08_IEEE13/sc_console/port1(4)|signal1.Event time (seconds)|1|4|7|147|
5=phasor08_IEEE13/sc_console/port1(5)|signal1.Before event values(1)|1|5|7|147|
6=phasor08_IEEE13/sc_console/port1(6)|signal1.Before event values(2)|1|6|7|147|
7=phasor08_IEEE13/sc_console/port1(7)|signal1.Before event values(3)|1|7|7|147|
8=phasor08_IEEE13/sc_console/port2(1)|signal1.After event values(1)|2|1|5|148|
9=phasor08_IEEE13/sc_console/port2(2)|signal1.After event values(2)|2|2|5|148|
nbsignals=17
[AcqGr1]
1=phasor08_IEEE13/Sm_master/port1(1)|signal1(1)|1|1|12||
10=phasor08_IEEE13/Sm_master/port1(10)|signal1(10)|1|10|12||
11=phasor08_IEEE13/Sm_master/port1(11)|signal1(11)|1|11|12||
12=phasor08_IEEE13/Sm_master/port1(12)|signal1(12)|1|12|12||
13=phasor08_IEEE13/Sm_master/port2(1)|signal1(1)|2|1|12||
14=phasor08_IEEE13/Sm_master/port2(2)|signal1(2)|2|2|12||
15=phasor08_IEEE13/Sm_master/port2(3)|signal1(3)|2|3|12||
16=phasor08_IEEE13/Sm_master/port2(4)|signal1(4)|2|4|12||
17=phasor08_IEEE13/Sm_master/port2(5)|signal1(5)|2|5|12||
18=phasor08_IEEE13/Sm_master/port2(6)|signal1(6)|2|6|12||
19=phasor08_IEEE13/Sm_master/port2(7)|signal1(7)|2|7|12||
2=phasor08_IEEE13/Sm_master/port1(2)|signal1(2)|1|2|12||
20=phasor08_IEEE13/Sm_master/port2(8)|signal1(8)|2|8|12||
21=phasor08_IEEE13/Sm_master/port2(9)|signal1(9)|2|9|12||
22=phasor08_IEEE13/Sm_master/port2(10)|signal1(10)|2|10|12||
23=phasor08_IEEE13/Sm_master/port2(11)|signal1(11)|2|11|12||
24=phasor08_IEEE13/Sm_master/port2(12)|signal1(12)|2|12|12||
25=phasor08_IEEE13/Sm_master/port3(1)|signal1(1)|3|1|12||
26=phasor08_IEEE13/Sm_master/port3(2)|signal1(2)|3|2|12||
27=phasor08_IEEE13/Sm_master/port3(3)|signal1(3)|3|3|12||
28=phasor08_IEEE13/Sm_master/port3(4)|signal1(4)|3|4|12||
29=phasor08_IEEE13/Sm_master/port3(5)|signal1(5)|3|5|12||
3=phasor08_IEEE13/Sm_master/port1(3)|signal1(3)|1|3|12||
30=phasor08_IEEE13/Sm_master/port3(6)|signal1(6)|3|6|12||
31=phasor08_IEEE13/Sm_master/port3(7)|signal1(7)|3|7|12||
32=phasor08_IEEE13/Sm_master/port3(8)|signal1(8)|3|8|12||
33=phasor08_IEEE13/Sm_master/port3(9)|signal1(9)|3|9|12||
34=phasor08_IEEE13/Sm_master/port3(10)|signal1(10)|3|10|12||
35=phasor08_IEEE13/Sm_master/port3(11)|signal1(11)|3|11|12||
36=phasor08_IEEE13/Sm_master/port3(12)|signal1(12)|3|12|12||
37=phasor08_IEEE13/Sm_master/port4(1)|signal1(1)|4|1|12||
38=phasor08_IEEE13/Sm_master/port4(2)|signal1(2)|4|2|12||
39=phasor08_IEEE13/Sm_master/port4(3)|signal1(3)|4|3|12||
4=phasor08_IEEE13/Sm_master/port1(4)|signal1(4)|1|4|12||
40=phasor08_IEEE13/Sm_master/port4(4)|signal1(4)|4|4|12||
41=phasor08_IEEE13/Sm_master/port4(5)|signal1(5)|4|5|12||
42=phasor08_IEEE13/Sm_master/port4(6)|signal1(6)|4|6|12||
43=phasor08_IEEE13/Sm_master/port4(7)|signal1(7)|4|7|12||
44=phasor08_IEEE13/Sm_master/port4(8)|signal1(8)|4|8|12||
45=phasor08_IEEE13/Sm_master/port4(9)|signal1(9)|4|9|12||
46=phasor08_IEEE13/Sm_master/port4(10)|signal1(10)|4|10|12||
47=phasor08_IEEE13/Sm_master/port4(11)|signal1(11)|4|11|12||
48=phasor08_IEEE13/Sm_master/port4(12)|signal1(12)|4|12|12||
49=phasor08_IEEE13/Sm_master/port5(1)|signal1(1)|5|1|2||
5=phasor08_IEEE13/Sm_master/port1(5)|signal1(5)|1|5|12||
50=phasor08_IEEE13/Sm_master/port5(2)|signal1(2)|5|2|2||
51=phasor08_IEEE13/Sm_master/port6(1)|signal1(1)|6|1|4||
52=phasor08_IEEE13/Sm_master/port6(2)|signal1(2)|6|2|4||
53=phasor08_IEEE13/Sm_master/port6(3)|signal1(3)|6|3|4||
54=phasor08_IEEE13/Sm_master/port6(4)|signal1(4)|6|4|4||
55=phasor08_IEEE13/Sm_master/port7(1)|signal1(1)|7|1|12||
56=phasor08_IEEE13/Sm_master/port7(2)|signal1(2)|7|2|12||
57=phasor08_IEEE13/Sm_master/port7(3)|signal1(3)|7|3|12||
58=phasor08_IEEE13/Sm_master/port7(4)|signal1(4)|7|4|12||
59=phasor08_IEEE13/Sm_master/port7(5)|signal1(5)|7|5|12||
6=phasor08_IEEE13/Sm_master/port1(6)|signal1(6)|1|6|12||
60=phasor08_IEEE13/Sm_master/port7(6)|signal1(6)|7|6|12||
61=phasor08_IEEE13/Sm_master/port7(7)|signal1(7)|7|7|12||
62=phasor08_IEEE13/Sm_master/port7(8)|signal1(8)|7|8|12||
63=phasor08_IEEE13/Sm_master/port7(9)|signal1(9)|7|9|12||
64=phasor08_IEEE13/Sm_master/port7(10)|signal1(10)|7|10|12||
65=phasor08_IEEE13/Sm_master/port7(11)|signal1(11)|7|11|12||
66=phasor08_IEEE13/Sm_master/port7(12)|signal1(12)|7|12|12||
7=phasor08_IEEE13/Sm_master/port1(7)|signal1(7)|1|7|12||
8=phasor08_IEEE13/Sm_master/port1(8)|signal1(8)|1|8|12||
9=phasor08_IEEE13/Sm_master/port1(9)|signal1(9)|1|9|12||
nbsignals=66
