---
title: PwrLimr_MDD
linkTitle: PwrLimr_MDD
weight: 3
---

<p><strong>Module Design Document</strong></p>
<p><strong>For</strong></p>
<p><strong>PwrLimr</strong></p>
<p><strong>20-APR-2018</strong></p>
<p><strong>Prepared For:</strong></p>
<p><strong>Software Engineering</strong></p>
<p><strong>Nexteer Automotive,</strong></p>
<p><strong>Saginaw, MI, USA</strong></p>
<p><strong>Prepared By:</strong></p>
<p><strong>Shawn Penning,</strong></p>
<p><strong>Nexteer Automotive,</strong></p>
<p><strong>Saginaw, MI, USA<br />
<u>Change History</u></strong></p>
<table>
<colgroup>
<col style="width: 33%" />
<col style="width: 28%" />
<col style="width: 18%" />
<col style="width: 19%" />
</colgroup>
<tbody>
<tr class="odd">
<td><strong>Description</strong></td>
<td><strong>Author</strong></td>
<td><strong>Version</strong></td>
<td><strong>Date</strong></td>
</tr>
<tr class="even">
<td>Initial Version</td>
<td>Shawn Penning</td>
<td>1.0</td>
<td>20-APR-2018</td>
</tr>
</tbody>
</table>
<p><strong><u><br />
</u></strong></p>
<p><u>Table of Contents</u></p>
<p><a href="#pwrlimr-high-level-description">1 PwrLimr High-Level Description <span>5</span></a></p>
<p><a href="#design-details-of-software-module">2 Design details of software module <span>6</span></a></p>
<p><a href="#graphical-representation-of-pwrlimr">2.1 Graphical representation of PwrLimr <span>6</span></a></p>
<p><a href="#data-flow-diagram">2.2 Data Flow Diagram <span>6</span></a></p>
<p><a href="#component-level-dfd">2.2.1 Component level DFD <span>6</span></a></p>
<p><a href="#function-level-dfd">2.2.2 Function level DFD <span>6</span></a></p>
<p><a href="#constant-data-dictionary">3 Constant Data Dictionary <span>7</span></a></p>
<p><a href="#program-fixed-constants">3.1 Program (fixed) Constants <span>7</span></a></p>
<p><a href="#embedded-constants">3.1.1 Embedded Constants <span>7</span></a></p>
<p><a href="#software-component-implementation">4 Software Component Implementation <span>8</span></a></p>
<p><a href="#sub-module-functions">4.1 Sub-Module Functions <span>8</span></a></p>
<p><a href="#init-pwrlimrinit1">4.1.1 Init: PwrLimrInit1 <span>8</span></a></p>
<p><a href="#design-rationale">4.1.1.1 Design Rationale <span>8</span></a></p>
<p><a href="#module-outputs">4.1.1.2 Module Outputs <span>8</span></a></p>
<p><a href="#per-pwrlimrper1">4.1.2 Per: PwrLimrPer1 <span>8</span></a></p>
<p><a href="#design-rationale-1">4.1.2.1 Design Rationale <span>8</span></a></p>
<p><a href="#store-module-inputs-to-local-copies">4.1.2.2 Store Module Inputs to Local copies <span>8</span></a></p>
<p><a href="#processing-of-function">4.1.2.3 (Processing of function)……… <span>8</span></a></p>
<p><a href="#store-local-copy-of-outputs-into-module-outputs">4.1.2.4 Store Local copy of outputs into Module Outputs <span>8</span></a></p>
<p><a href="#per-pwrlimrper2">4.1.3 Per: PwrLimrPer2 <span>8</span></a></p>
<p><a href="#design-rationale-2">4.1.3.1 Design Rationale <span>8</span></a></p>
<p><a href="#store-module-inputs-to-local-copies-1">4.1.3.2 Store Module Inputs to Local copies <span>8</span></a></p>
<p><a href="#processing-of-function-1">4.1.3.3 (Processing of function)……… <span>8</span></a></p>
<p><a href="#store-local-copy-of-outputs-into-module-outputs-1">4.1.3.4 Store Local copy of outputs into Module Outputs <span>8</span></a></p>
<p><a href="#server-runnables">4.2 Server Runnables <span>9</span></a></p>
<p><a href="#interrupt-functions">4.3 Interrupt Functions <span>9</span></a></p>
<p><a href="#module-internal-local-functions">4.4 Module Internal (Local) Functions <span>9</span></a></p>
<p><a href="#assilimcdn">4.4.1 AssiLimCdn <span>9</span></a></p>
<p><a href="#known-limitations-with-design">5 Known Limitations with Design <span>10</span></a></p>
<p><a href="#unit-test-consideration">6 UNIT TEST CONSIDERATION <span>11</span></a></p>
<p><a href="#abbreviations-and-acronyms">Appendix A Abbreviations and Acronyms <span>12</span></a></p>
<p><a href="#glossary">Appendix B Glossary <span>13</span></a></p>
<p><a href="#references">Appendix C References <span>14</span></a></p>
<h1 id="pwrlimr-high-level-description">PwrLimr High-Level Description</h1>
<p><em>Refer FDD</em></p>
<h1 id="design-details-of-software-module">Design details of software module</h1>
<h2 id="graphical-representation-of-pwrlimr">Graphical representation of PwrLimr</h2>
<p><img src="ElectricPowerSteering_RH850_BMW_FAAR_WE_website/static/media/image1.png" style="width:5.10417in;height:5.6875in" /></p>
<h2 id="data-flow-diagram">Data Flow Diagram</h2>
<h3 id="component-level-dfd">Component level DFD</h3>
<h3 id="function-level-dfd">Function level DFD</h3>
<h1 id="constant-data-dictionary">Constant Data Dictionary</h1>
<h2 id="program-fixed-constants">Program (fixed) Constants</h2>
<h3 id="embedded-constants">Embedded Constants</h3>
<h4 id="local-constants">Local Constants</h4>
<table>
<colgroup>
<col style="width: 47%" />
<col style="width: 20%" />
<col style="width: 14%" />
<col style="width: 16%" />
</colgroup>
<thead>
<tr class="header">
<th>Constant Name</th>
<th>Resolution</th>
<th>Units</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td>BIT1MASK_ULS_U08</td>
<td>1</td>
<td>Uls</td>
<td>2U</td>
</tr>
<tr class="even">
<td>Refer DataDict.m</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
<h1 id="software-component-implementation">Software Component Implementation</h1>
<h2 id="sub-module-functions">Sub-Module Functions</h2>
<h2 id="init-pwrlimrinit1">Init: PwrLimrInit1</h2>
<h2 id="design-rationale">Design Rationale</h2>
<p><em>Refer FDD</em></p>
<h2 id="module-outputs">Module Outputs</h2>
<p><em>Refer FDD</em></p>
<h3 class="unnumbered" id="section"></h3>
<h2 id="per-pwrlimrper1">Per: PwrLimrPer1</h2>
<h2 id="design-rationale-1">Design Rationale</h2>
<p><em>Refer FDD</em></p>
<h2 id="store-module-inputs-to-local-copies">Store Module Inputs to Local copies</h2>
<p><em>Refer FDD</em></p>
<h2 id="processing-of-function">(Processing of function)………</h2>
<p><em>Refer FDD</em></p>
<h2 id="store-local-copy-of-outputs-into-module-outputs">Store Local copy of outputs into Module Outputs</h2>
<p><em>Refer FDD</em></p>
<h2 id="per-pwrlimrper2">Per: PwrLimrPer2</h2>
<h2 id="design-rationale-2">Design Rationale</h2>
<p><em>Refer FDD</em></p>
<h2 id="store-module-inputs-to-local-copies-1">Store Module Inputs to Local copies</h2>
<p><em>Refer FDD</em></p>
<h2 id="processing-of-function-1">(Processing of function)………</h2>
<p><em>Refer FDD</em></p>
<h2 id="store-local-copy-of-outputs-into-module-outputs-1">Store Local copy of outputs into Module Outputs</h2>
<p><em>Refer FDD</em></p>
<h2 id="server-runnables">Server Runnables </h2>
<p>None</p>
<h2 id="interrupt-functions">Interrupt Functions</h2>
<p>None</p>
<h2 id="module-internal-local-functions">Module Internal (Local) Functions</h2>
<h3 id="assilimcdn">AssiLimCdn</h3>
<table>
<colgroup>
<col style="width: 18%" />
<col style="width: 42%" />
<col style="width: 12%" />
<col style="width: 12%" />
<col style="width: 12%" />
</colgroup>
<tbody>
<tr class="odd">
<td><strong>Function Name</strong></td>
<td>AssiLimCdn</td>
<td>Type</td>
<td>Min</td>
<td>Max</td>
</tr>
<tr class="even">
<td><strong>Arguments Passed</strong></td>
<td>FildTqLim_Uls_T_f32</td>
<td>float32</td>
<td>0.0F</td>
<td>1.0F</td>
</tr>
<tr class="odd">
<td></td>
<td>BrdgVltg_Volt_T_f32</td>
<td>float32</td>
<td>6.0F</td>
<td>26.5F</td>
</tr>
<tr class="even">
<td><strong>Return Value</strong></td>
<td>None</td>
<td>N/A</td>
<td>N/A</td>
<td>N/A</td>
</tr>
</tbody>
</table>
<h4 id="design-rationale-3">Design Rationale</h4>
<p>See “Asst_Lmt_Condition_Determination” block in the Simulink model of the design.</p>
<h1 id="known-limitations-with-design">Known Limitations with Design</h1>
<p>None</p>
<h1 id="unit-test-consideration">UNIT TEST CONSIDERATION</h1>
<p>None</p>
<p class="heading" id="abbreviations-and-acronyms">Abbreviations and Acronyms</p>
<table>
<colgroup>
<col style="width: 32%" />
<col style="width: 67%" />
</colgroup>
<thead>
<tr class="header">
<th><strong>Abbreviation or Acronym</strong></th>
<th><strong>Description</strong></th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td></td>
<td></td>
</tr>
<tr class="even">
<td></td>
<td></td>
</tr>
</tbody>
</table>
<p class="heading" id="glossary">Glossary</p>
<p><strong>Note</strong>: Terms and definitions from the source “Nexteer Automotive” take precedence over all other definitions of the same term. Terms and definitions from the source “Nexteer Automotive” are formulated from multiple sources, including the following:</p>
<ul>
<li><p>ISO 9000</p></li>
<li><p>ISO/IEC 12207</p></li>
<li><p>ISO/IEC 15504</p></li>
<li><p>Automotive SPICE® Process Reference Model (PRM)</p></li>
<li><p>Automotive SPICE® Process Assessment Model (PAM)</p></li>
<li><p>ISO/IEC 15288</p></li>
<li><p>ISO 26262</p></li>
<li><p>IEEE Standards</p></li>
<li><p>SWEBOK</p></li>
<li><p>PMBOK</p></li>
<li><p>Existing Nexteer Automotive documentation</p></li>
</ul>
<table>
<colgroup>
<col style="width: 25%" />
<col style="width: 53%" />
<col style="width: 21%" />
</colgroup>
<thead>
<tr class="header">
<th><strong>Term</strong></th>
<th><strong>Definition</strong></th>
<th><strong>Source</strong></th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td>MDD</td>
<td>Module Design Document</td>
<td></td>
</tr>
<tr class="even">
<td>DFD</td>
<td>Data Flow Diagram</td>
<td></td>
</tr>
</tbody>
</table>
<p class="heading" id="references">References</p>
<table>
<colgroup>
<col style="width: 7%" />
<col style="width: 69%" />
<col style="width: 22%" />
</colgroup>
<thead>
<tr class="header">
<th><strong>Ref. #</strong></th>
<th><strong>Title</strong></th>
<th><strong>Version</strong></th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td>1</td>
<td>AUTOSAR Specification of Memory Mapping (Link:AUTOSAR_SWS_MemoryMapping.pdf)</td>
<td>v1.3.0 R4.0 Rev 2</td>
</tr>
<tr class="even">
<td>2</td>
<td>MDD Guideline</td>
<td>EA4 01.00.00</td>
</tr>
<tr class="odd">
<td>3</td>
<td>EA4 <a href="http://misagweb01.nexteer.com/eRoomReq/Files/erooms8/NextGeneration/0_fc55f/Software%20Naming%20Conventions%2003x(In%20Work).doc">Software Naming Conventions.doc</a></td>
<td>01.01.00</td>
</tr>
<tr class="even">
<td>4</td>
<td>Software Design and Coding Standards.doc</td>
<td>2.1</td>
</tr>
<tr class="odd">
<td>5</td>
<td>FDD – SF019D Power Limiter</td>
<td>See Synergy subproject version</td>
</tr>
</tbody>
</table>
