{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1707414735492 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707414735493 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 08 12:52:15 2024 " "Processing started: Thu Feb 08 12:52:15 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1707414735493 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1707414735493 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off myCPU -c myCPU --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off myCPU -c myCPU --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1707414735493 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1707414736449 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1707414736450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripple_carry_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file ripple_carry_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ripple_carry_adder " "Found entity 1: ripple_carry_adder" {  } { { "ripple_carry_adder.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ripple_carry_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707414745760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1707414745760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_vals.v 1 1 " "Found 1 design units, including 1 entities, in source file and_vals.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_vals " "Found entity 1: and_vals" {  } { { "and_vals.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/and_vals.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707414745769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1707414745769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_vals.v 1 1 " "Found 1 design units, including 1 entities, in source file or_vals.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_vals " "Found entity 1: or_vals" {  } { { "or_vals.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/or_vals.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707414745776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1707414745776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_right.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_right.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_right " "Found entity 1: shift_right" {  } { { "shift_right.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/shift_right.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707414745785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1707414745785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_left.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_left " "Found entity 1: shift_left" {  } { { "shift_left.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/shift_left.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707414745792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1707414745792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotate_left.v 1 1 " "Found 1 design units, including 1 entities, in source file rotate_left.v" { { "Info" "ISGN_ENTITY_NAME" "1 rotate_left " "Found entity 1: rotate_left" {  } { { "rotate_left.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/rotate_left.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707414745801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1707414745801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotate_right.v 1 1 " "Found 1 design units, including 1 entities, in source file rotate_right.v" { { "Info" "ISGN_ENTITY_NAME" "1 rotate_right " "Found entity 1: rotate_right" {  } { { "rotate_right.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/rotate_right.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707414745809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1707414745809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_val.v 1 1 " "Found 1 design units, including 1 entities, in source file not_val.v" { { "Info" "ISGN_ENTITY_NAME" "1 not_val " "Found entity 1: not_val" {  } { { "not_val.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/not_val.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707414745817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1707414745817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "negate_val.v 1 1 " "Found 1 design units, including 1 entities, in source file negate_val.v" { { "Info" "ISGN_ENTITY_NAME" "1 negate_val " "Found entity 1: negate_val" {  } { { "negate_val.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/negate_val.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707414745825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1707414745825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707414745834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1707414745834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_tb " "Found entity 1: ALU_tb" {  } { { "ALU_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707414745842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1707414745842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "booth_pair_mul.v 1 1 " "Found 1 design units, including 1 entities, in source file booth_pair_mul.v" { { "Info" "ISGN_ENTITY_NAME" "1 booth_pair_mul " "Found entity 1: booth_pair_mul" {  } { { "booth_pair_mul.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/booth_pair_mul.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707414745851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1707414745851 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "divide divide.v " "Entity \"divide\" obtained from \"divide.v\" instead of from Quartus Prime megafunction library" {  } { { "divide.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/divide.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Design Software" 0 -1 1707414745860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divide.v 1 1 " "Found 1 design units, including 1 entities, in source file divide.v" { { "Info" "ISGN_ENTITY_NAME" "1 divide " "Found entity 1: divide" {  } { { "divide.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/divide.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707414745860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1707414745860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus.v 1 1 " "Found 1 design units, including 1 entities, in source file bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bus " "Found entity 1: Bus" {  } { { "bus.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707414745869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1707414745869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_path.v 1 1 " "Found 1 design units, including 1 entities, in source file data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_path " "Found entity 1: data_path" {  } { { "data_path.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/data_path.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707414745878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1707414745878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdr_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file mdr_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 MDR_reg " "Found entity 1: MDR_reg" {  } { { "MDR_reg.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/MDR_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707414745887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1707414745887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_32.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_32 " "Found entity 1: reg_32" {  } { { "reg_32.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/reg_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707414745896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1707414745896 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath_tb.v(59) " "Verilog HDL information at datapath_tb.v(59): always construct contains both blocking and non-blocking assignments" {  } { { "datapath_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/datapath_tb.v" 59 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1707414745903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb " "Found entity 1: datapath_tb" {  } { { "datapath_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/datapath_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707414745906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1707414745906 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Read data_path.v(45) " "Verilog HDL Implicit Net warning at data_path.v(45): created implicit net for \"Read\"" {  } { { "data_path.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/data_path.v" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1707414745906 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "op data_path.v(50) " "Verilog HDL Implicit Net warning at data_path.v(50): created implicit net for \"op\"" {  } { { "data_path.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/data_path.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1707414745906 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BusMuxInCout data_path.v(57) " "Verilog HDL Implicit Net warning at data_path.v(57): created implicit net for \"BusMuxInCout\"" {  } { { "data_path.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/data_path.v" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1707414745906 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Cout data_path.v(59) " "Verilog HDL Implicit Net warning at data_path.v(59): created implicit net for \"Cout\"" {  } { { "data_path.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/data_path.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1707414745906 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HIout datapath_tb.v(15) " "Verilog HDL Implicit Net warning at datapath_tb.v(15): created implicit net for \"HIout\"" {  } { { "datapath_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/datapath_tb.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1707414745906 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOin datapath_tb.v(16) " "Verilog HDL Implicit Net warning at datapath_tb.v(16): created implicit net for \"LOin\"" {  } { { "datapath_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/datapath_tb.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1707414745906 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Zhighin datapath_tb.v(16) " "Verilog HDL Implicit Net warning at datapath_tb.v(16): created implicit net for \"Zhighin\"" {  } { { "datapath_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/datapath_tb.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1707414745906 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "InPC datapath_tb.v(16) " "Verilog HDL Implicit Net warning at datapath_tb.v(16): created implicit net for \"InPC\"" {  } { { "datapath_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/datapath_tb.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1707414745906 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "datapath_tb " "Elaborating entity \"datapath_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1707414745967 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MARin datapath_tb.v(6) " "Verilog HDL or VHDL warning at datapath_tb.v(6): object \"MARin\" assigned a value but never read" {  } { { "datapath_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/datapath_tb.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1707414745969 "|datapath_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Zin datapath_tb.v(6) " "Verilog HDL or VHDL warning at datapath_tb.v(6): object \"Zin\" assigned a value but never read" {  } { { "datapath_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/datapath_tb.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1707414745969 "|datapath_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PCin datapath_tb.v(6) " "Verilog HDL or VHDL warning at datapath_tb.v(6): object \"PCin\" assigned a value but never read" {  } { { "datapath_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/datapath_tb.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1707414745969 "|datapath_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IRin datapath_tb.v(6) " "Verilog HDL or VHDL warning at datapath_tb.v(6): object \"IRin\" assigned a value but never read" {  } { { "datapath_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/datapath_tb.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1707414745969 "|datapath_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IncPC datapath_tb.v(7) " "Verilog HDL or VHDL warning at datapath_tb.v(7): object \"IncPC\" assigned a value but never read" {  } { { "datapath_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/datapath_tb.v" 7 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1707414745969 "|datapath_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Read datapath_tb.v(7) " "Verilog HDL or VHDL warning at datapath_tb.v(7): object \"Read\" assigned a value but never read" {  } { { "datapath_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/datapath_tb.v" 7 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1707414745969 "|datapath_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "AND datapath_tb.v(7) " "Verilog HDL or VHDL warning at datapath_tb.v(7): object \"AND\" assigned a value but never read" {  } { { "datapath_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/datapath_tb.v" 7 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1707414745969 "|datapath_tb"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "Clock datapath_tb.v(40) " "Verilog HDL warning at datapath_tb.v(40): assignments to Clock create a combinational loop" {  } { { "datapath_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/datapath_tb.v" 40 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Design Software" 0 -1 1707414745970 "|datapath_tb"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "datapath_tb.v(43) " "Verilog HDL Case Statement information at datapath_tb.v(43): all case item expressions in this case statement are onehot" {  } { { "datapath_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/datapath_tb.v" 43 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1707414745970 "|datapath_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PCout datapath_tb.v(59) " "Verilog HDL Always Construct warning at datapath_tb.v(59): inferring latch(es) for variable \"PCout\", which holds its previous value in one or more paths through the always construct" {  } { { "datapath_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/datapath_tb.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1707414745970 "|datapath_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Zlowout datapath_tb.v(59) " "Verilog HDL Always Construct warning at datapath_tb.v(59): inferring latch(es) for variable \"Zlowout\", which holds its previous value in one or more paths through the always construct" {  } { { "datapath_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/datapath_tb.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1707414745970 "|datapath_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MDRout datapath_tb.v(59) " "Verilog HDL Always Construct warning at datapath_tb.v(59): inferring latch(es) for variable \"MDRout\", which holds its previous value in one or more paths through the always construct" {  } { { "datapath_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/datapath_tb.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1707414745970 "|datapath_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R2out datapath_tb.v(59) " "Verilog HDL Always Construct warning at datapath_tb.v(59): inferring latch(es) for variable \"R2out\", which holds its previous value in one or more paths through the always construct" {  } { { "datapath_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/datapath_tb.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1707414745970 "|datapath_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R3out datapath_tb.v(59) " "Verilog HDL Always Construct warning at datapath_tb.v(59): inferring latch(es) for variable \"R3out\", which holds its previous value in one or more paths through the always construct" {  } { { "datapath_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/datapath_tb.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1707414745970 "|datapath_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MDRin datapath_tb.v(59) " "Verilog HDL Always Construct warning at datapath_tb.v(59): inferring latch(es) for variable \"MDRin\", which holds its previous value in one or more paths through the always construct" {  } { { "datapath_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/datapath_tb.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1707414745970 "|datapath_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Yin datapath_tb.v(59) " "Verilog HDL Always Construct warning at datapath_tb.v(59): inferring latch(es) for variable \"Yin\", which holds its previous value in one or more paths through the always construct" {  } { { "datapath_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/datapath_tb.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1707414745970 "|datapath_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R1in datapath_tb.v(59) " "Verilog HDL Always Construct warning at datapath_tb.v(59): inferring latch(es) for variable \"R1in\", which holds its previous value in one or more paths through the always construct" {  } { { "datapath_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/datapath_tb.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1707414745970 "|datapath_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R2in datapath_tb.v(59) " "Verilog HDL Always Construct warning at datapath_tb.v(59): inferring latch(es) for variable \"R2in\", which holds its previous value in one or more paths through the always construct" {  } { { "datapath_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/datapath_tb.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1707414745970 "|datapath_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R3in datapath_tb.v(59) " "Verilog HDL Always Construct warning at datapath_tb.v(59): inferring latch(es) for variable \"R3in\", which holds its previous value in one or more paths through the always construct" {  } { { "datapath_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/datapath_tb.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1707414745970 "|datapath_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Mdatain datapath_tb.v(59) " "Verilog HDL Always Construct warning at datapath_tb.v(59): inferring latch(es) for variable \"Mdatain\", which holds its previous value in one or more paths through the always construct" {  } { { "datapath_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/datapath_tb.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1707414745970 "|datapath_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mdatain\[0\] datapath_tb.v(59) " "Inferred latch for \"Mdatain\[0\]\" at datapath_tb.v(59)" {  } { { "datapath_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/datapath_tb.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1707414745970 "|datapath_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mdatain\[1\] datapath_tb.v(59) " "Inferred latch for \"Mdatain\[1\]\" at datapath_tb.v(59)" {  } { { "datapath_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/datapath_tb.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1707414745970 "|datapath_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mdatain\[2\] datapath_tb.v(59) " "Inferred latch for \"Mdatain\[2\]\" at datapath_tb.v(59)" {  } { { "datapath_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/datapath_tb.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1707414745970 "|datapath_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mdatain\[3\] datapath_tb.v(59) " "Inferred latch for \"Mdatain\[3\]\" at datapath_tb.v(59)" {  } { { "datapath_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/datapath_tb.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1707414745970 "|datapath_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mdatain\[4\] datapath_tb.v(59) " "Inferred latch for \"Mdatain\[4\]\" at datapath_tb.v(59)" {  } { { "datapath_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/datapath_tb.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1707414745970 "|datapath_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mdatain\[5\] datapath_tb.v(59) " "Inferred latch for \"Mdatain\[5\]\" at datapath_tb.v(59)" {  } { { "datapath_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/datapath_tb.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1707414745970 "|datapath_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mdatain\[6\] datapath_tb.v(59) " "Inferred latch for \"Mdatain\[6\]\" at datapath_tb.v(59)" {  } { { "datapath_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/datapath_tb.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1707414745970 "|datapath_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mdatain\[7\] datapath_tb.v(59) " "Inferred latch for \"Mdatain\[7\]\" at datapath_tb.v(59)" {  } { { "datapath_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/datapath_tb.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1707414745970 "|datapath_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mdatain\[8\] datapath_tb.v(59) " "Inferred latch for \"Mdatain\[8\]\" at datapath_tb.v(59)" {  } { { "datapath_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/datapath_tb.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1707414745970 "|datapath_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mdatain\[9\] datapath_tb.v(59) " "Inferred latch for \"Mdatain\[9\]\" at datapath_tb.v(59)" {  } { { "datapath_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/datapath_tb.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1707414745970 "|datapath_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mdatain\[10\] datapath_tb.v(59) " "Inferred latch for \"Mdatain\[10\]\" at datapath_tb.v(59)" {  } { { "datapath_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/datapath_tb.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1707414745970 "|datapath_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mdatain\[11\] datapath_tb.v(59) " "Inferred latch for \"Mdatain\[11\]\" at datapath_tb.v(59)" {  } { { "datapath_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/datapath_tb.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1707414745970 "|datapath_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mdatain\[12\] datapath_tb.v(59) " "Inferred latch for \"Mdatain\[12\]\" at datapath_tb.v(59)" {  } { { "datapath_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/datapath_tb.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1707414745970 "|datapath_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mdatain\[13\] datapath_tb.v(59) " "Inferred latch for \"Mdatain\[13\]\" at datapath_tb.v(59)" {  } { { "datapath_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/datapath_tb.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1707414745970 "|datapath_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mdatain\[14\] datapath_tb.v(59) " "Inferred latch for \"Mdatain\[14\]\" at datapath_tb.v(59)" {  } { { "datapath_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/datapath_tb.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1707414745970 "|datapath_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mdatain\[15\] datapath_tb.v(59) " "Inferred latch for \"Mdatain\[15\]\" at datapath_tb.v(59)" {  } { { "datapath_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/datapath_tb.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1707414745970 "|datapath_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mdatain\[16\] datapath_tb.v(59) " "Inferred latch for \"Mdatain\[16\]\" at datapath_tb.v(59)" {  } { { "datapath_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/datapath_tb.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1707414745970 "|datapath_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mdatain\[17\] datapath_tb.v(59) " "Inferred latch for \"Mdatain\[17\]\" at datapath_tb.v(59)" {  } { { "datapath_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/datapath_tb.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1707414745970 "|datapath_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mdatain\[18\] datapath_tb.v(59) " "Inferred latch for \"Mdatain\[18\]\" at datapath_tb.v(59)" {  } { { "datapath_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/datapath_tb.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1707414745970 "|datapath_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mdatain\[19\] datapath_tb.v(59) " "Inferred latch for \"Mdatain\[19\]\" at datapath_tb.v(59)" {  } { { "datapath_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/datapath_tb.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1707414745970 "|datapath_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mdatain\[20\] datapath_tb.v(59) " "Inferred latch for \"Mdatain\[20\]\" at datapath_tb.v(59)" {  } { { "datapath_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/datapath_tb.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1707414745971 "|datapath_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mdatain\[21\] datapath_tb.v(59) " "Inferred latch for \"Mdatain\[21\]\" at datapath_tb.v(59)" {  } { { "datapath_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/datapath_tb.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1707414745971 "|datapath_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mdatain\[22\] datapath_tb.v(59) " "Inferred latch for \"Mdatain\[22\]\" at datapath_tb.v(59)" {  } { { "datapath_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/datapath_tb.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1707414745971 "|datapath_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mdatain\[23\] datapath_tb.v(59) " "Inferred latch for \"Mdatain\[23\]\" at datapath_tb.v(59)" {  } { { "datapath_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/datapath_tb.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1707414745971 "|datapath_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mdatain\[24\] datapath_tb.v(59) " "Inferred latch for \"Mdatain\[24\]\" at datapath_tb.v(59)" {  } { { "datapath_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/datapath_tb.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1707414745971 "|datapath_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mdatain\[25\] datapath_tb.v(59) " "Inferred latch for \"Mdatain\[25\]\" at datapath_tb.v(59)" {  } { { "datapath_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/datapath_tb.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1707414745971 "|datapath_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mdatain\[26\] datapath_tb.v(59) " "Inferred latch for \"Mdatain\[26\]\" at datapath_tb.v(59)" {  } { { "datapath_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/datapath_tb.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1707414745971 "|datapath_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mdatain\[27\] datapath_tb.v(59) " "Inferred latch for \"Mdatain\[27\]\" at datapath_tb.v(59)" {  } { { "datapath_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/datapath_tb.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1707414745971 "|datapath_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mdatain\[28\] datapath_tb.v(59) " "Inferred latch for \"Mdatain\[28\]\" at datapath_tb.v(59)" {  } { { "datapath_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/datapath_tb.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1707414745971 "|datapath_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mdatain\[29\] datapath_tb.v(59) " "Inferred latch for \"Mdatain\[29\]\" at datapath_tb.v(59)" {  } { { "datapath_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/datapath_tb.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1707414745971 "|datapath_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mdatain\[30\] datapath_tb.v(59) " "Inferred latch for \"Mdatain\[30\]\" at datapath_tb.v(59)" {  } { { "datapath_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/datapath_tb.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1707414745971 "|datapath_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mdatain\[31\] datapath_tb.v(59) " "Inferred latch for \"Mdatain\[31\]\" at datapath_tb.v(59)" {  } { { "datapath_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/datapath_tb.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1707414745971 "|datapath_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3in datapath_tb.v(59) " "Inferred latch for \"R3in\" at datapath_tb.v(59)" {  } { { "datapath_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/datapath_tb.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1707414745971 "|datapath_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2in datapath_tb.v(59) " "Inferred latch for \"R2in\" at datapath_tb.v(59)" {  } { { "datapath_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/datapath_tb.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1707414745971 "|datapath_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1in datapath_tb.v(59) " "Inferred latch for \"R1in\" at datapath_tb.v(59)" {  } { { "datapath_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/datapath_tb.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1707414745971 "|datapath_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yin datapath_tb.v(59) " "Inferred latch for \"Yin\" at datapath_tb.v(59)" {  } { { "datapath_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/datapath_tb.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1707414745971 "|datapath_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRin datapath_tb.v(59) " "Inferred latch for \"MDRin\" at datapath_tb.v(59)" {  } { { "datapath_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/datapath_tb.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1707414745971 "|datapath_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3out datapath_tb.v(59) " "Inferred latch for \"R3out\" at datapath_tb.v(59)" {  } { { "datapath_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/datapath_tb.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1707414745971 "|datapath_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2out datapath_tb.v(59) " "Inferred latch for \"R2out\" at datapath_tb.v(59)" {  } { { "datapath_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/datapath_tb.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1707414745971 "|datapath_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRout datapath_tb.v(59) " "Inferred latch for \"MDRout\" at datapath_tb.v(59)" {  } { { "datapath_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/datapath_tb.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1707414745971 "|datapath_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zlowout datapath_tb.v(59) " "Inferred latch for \"Zlowout\" at datapath_tb.v(59)" {  } { { "datapath_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/datapath_tb.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1707414745971 "|datapath_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCout datapath_tb.v(59) " "Inferred latch for \"PCout\" at datapath_tb.v(59)" {  } { { "datapath_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/datapath_tb.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1707414745971 "|datapath_tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_path data_path:DUT " "Elaborating entity \"data_path\" for hierarchy \"data_path:DUT\"" {  } { { "datapath_tb.v" "DUT" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/datapath_tb.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1707414745975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_32 data_path:DUT\|reg_32:R0 " "Elaborating entity \"reg_32\" for hierarchy \"data_path:DUT\|reg_32:R0\"" {  } { { "data_path.v" "R0" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/data_path.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1707414745982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDR_reg data_path:DUT\|MDR_reg:MDR " "Elaborating entity \"MDR_reg\" for hierarchy \"data_path:DUT\|MDR_reg:MDR\"" {  } { { "data_path.v" "MDR" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/data_path.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1707414746030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU data_path:DUT\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"data_path:DUT\|ALU:alu\"" {  } { { "data_path.v" "alu" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/data_path.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1707414746040 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "65 32 ALU.v(37) " "Verilog HDL assignment warning at ALU.v(37): truncated value with size 65 to match size of target (32)" {  } { { "ALU.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1707414746043 "|ALU_tb|ALU:ALU_instance"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALU.v(26) " "Verilog HDL Case Statement warning at ALU.v(26): incomplete case statement has no default case item" {  } { { "ALU.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU.v" 26 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1707414746043 "|ALU_tb|ALU:ALU_instance"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result ALU.v(26) " "Verilog HDL Always Construct warning at ALU.v(26): inferring latch(es) for variable \"result\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1707414746043 "|ALU_tb|ALU:ALU_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] ALU.v(26) " "Inferred latch for \"result\[0\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1707414746043 "|ALU_tb|ALU:ALU_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] ALU.v(26) " "Inferred latch for \"result\[1\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1707414746043 "|ALU_tb|ALU:ALU_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] ALU.v(26) " "Inferred latch for \"result\[2\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1707414746043 "|ALU_tb|ALU:ALU_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] ALU.v(26) " "Inferred latch for \"result\[3\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1707414746043 "|ALU_tb|ALU:ALU_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] ALU.v(26) " "Inferred latch for \"result\[4\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1707414746043 "|ALU_tb|ALU:ALU_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] ALU.v(26) " "Inferred latch for \"result\[5\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1707414746043 "|ALU_tb|ALU:ALU_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] ALU.v(26) " "Inferred latch for \"result\[6\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1707414746043 "|ALU_tb|ALU:ALU_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] ALU.v(26) " "Inferred latch for \"result\[7\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1707414746043 "|ALU_tb|ALU:ALU_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[8\] ALU.v(26) " "Inferred latch for \"result\[8\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1707414746043 "|ALU_tb|ALU:ALU_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[9\] ALU.v(26) " "Inferred latch for \"result\[9\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1707414746043 "|ALU_tb|ALU:ALU_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[10\] ALU.v(26) " "Inferred latch for \"result\[10\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1707414746043 "|ALU_tb|ALU:ALU_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[11\] ALU.v(26) " "Inferred latch for \"result\[11\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1707414746043 "|ALU_tb|ALU:ALU_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[12\] ALU.v(26) " "Inferred latch for \"result\[12\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1707414746043 "|ALU_tb|ALU:ALU_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[13\] ALU.v(26) " "Inferred latch for \"result\[13\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1707414746043 "|ALU_tb|ALU:ALU_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[14\] ALU.v(26) " "Inferred latch for \"result\[14\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1707414746043 "|ALU_tb|ALU:ALU_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[15\] ALU.v(26) " "Inferred latch for \"result\[15\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1707414746043 "|ALU_tb|ALU:ALU_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[16\] ALU.v(26) " "Inferred latch for \"result\[16\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1707414746044 "|ALU_tb|ALU:ALU_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[17\] ALU.v(26) " "Inferred latch for \"result\[17\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1707414746044 "|ALU_tb|ALU:ALU_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[18\] ALU.v(26) " "Inferred latch for \"result\[18\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1707414746044 "|ALU_tb|ALU:ALU_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[19\] ALU.v(26) " "Inferred latch for \"result\[19\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1707414746044 "|ALU_tb|ALU:ALU_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[20\] ALU.v(26) " "Inferred latch for \"result\[20\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1707414746044 "|ALU_tb|ALU:ALU_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[21\] ALU.v(26) " "Inferred latch for \"result\[21\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1707414746044 "|ALU_tb|ALU:ALU_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[22\] ALU.v(26) " "Inferred latch for \"result\[22\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1707414746044 "|ALU_tb|ALU:ALU_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[23\] ALU.v(26) " "Inferred latch for \"result\[23\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1707414746044 "|ALU_tb|ALU:ALU_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[24\] ALU.v(26) " "Inferred latch for \"result\[24\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1707414746044 "|ALU_tb|ALU:ALU_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[25\] ALU.v(26) " "Inferred latch for \"result\[25\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1707414746044 "|ALU_tb|ALU:ALU_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[26\] ALU.v(26) " "Inferred latch for \"result\[26\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1707414746044 "|ALU_tb|ALU:ALU_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[27\] ALU.v(26) " "Inferred latch for \"result\[27\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1707414746044 "|ALU_tb|ALU:ALU_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[28\] ALU.v(26) " "Inferred latch for \"result\[28\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1707414746044 "|ALU_tb|ALU:ALU_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[29\] ALU.v(26) " "Inferred latch for \"result\[29\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1707414746044 "|ALU_tb|ALU:ALU_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[30\] ALU.v(26) " "Inferred latch for \"result\[30\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1707414746044 "|ALU_tb|ALU:ALU_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[31\] ALU.v(26) " "Inferred latch for \"result\[31\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1707414746044 "|ALU_tb|ALU:ALU_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ripple_carry_adder data_path:DUT\|ALU:alu\|ripple_carry_adder:add_instance " "Elaborating entity \"ripple_carry_adder\" for hierarchy \"data_path:DUT\|ALU:alu\|ripple_carry_adder:add_instance\"" {  } { { "ALU.v" "add_instance" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1707414746045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_vals data_path:DUT\|ALU:alu\|and_vals:and_instance " "Elaborating entity \"and_vals\" for hierarchy \"data_path:DUT\|ALU:alu\|and_vals:and_instance\"" {  } { { "ALU.v" "and_instance" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1707414746049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_vals data_path:DUT\|ALU:alu\|or_vals:or_instance " "Elaborating entity \"or_vals\" for hierarchy \"data_path:DUT\|ALU:alu\|or_vals:or_instance\"" {  } { { "ALU.v" "or_instance" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1707414746053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_left data_path:DUT\|ALU:alu\|shift_left:sll_instance " "Elaborating entity \"shift_left\" for hierarchy \"data_path:DUT\|ALU:alu\|shift_left:sll_instance\"" {  } { { "ALU.v" "sll_instance" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1707414746056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_right data_path:DUT\|ALU:alu\|shift_right:slr_instance " "Elaborating entity \"shift_right\" for hierarchy \"data_path:DUT\|ALU:alu\|shift_right:slr_instance\"" {  } { { "ALU.v" "slr_instance" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1707414746059 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "new_sign shift_right.v(5) " "Verilog HDL or VHDL warning at shift_right.v(5): object \"new_sign\" assigned a value but never read" {  } { { "shift_right.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/shift_right.v" 5 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1707414746060 "|ALU_tb|ALU:ALU_instance|shift_right:slr_instance"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "iter shift_right.v(9) " "Verilog HDL Always Construct warning at shift_right.v(9): inferring latch(es) for variable \"iter\", which holds its previous value in one or more paths through the always construct" {  } { { "shift_right.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/shift_right.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1707414746060 "|ALU_tb|ALU:ALU_instance|shift_right:slr_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rotate_left data_path:DUT\|ALU:alu\|rotate_left:rol_instance " "Elaborating entity \"rotate_left\" for hierarchy \"data_path:DUT\|ALU:alu\|rotate_left:rol_instance\"" {  } { { "ALU.v" "rol_instance" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1707414746063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rotate_right data_path:DUT\|ALU:alu\|rotate_right:ror_instance " "Elaborating entity \"rotate_right\" for hierarchy \"data_path:DUT\|ALU:alu\|rotate_right:ror_instance\"" {  } { { "ALU.v" "ror_instance" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1707414746066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not_val data_path:DUT\|ALU:alu\|not_val:not_instance " "Elaborating entity \"not_val\" for hierarchy \"data_path:DUT\|ALU:alu\|not_val:not_instance\"" {  } { { "ALU.v" "not_instance" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1707414746070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "negate_val data_path:DUT\|ALU:alu\|negate_val:negate_instance " "Elaborating entity \"negate_val\" for hierarchy \"data_path:DUT\|ALU:alu\|negate_val:negate_instance\"" {  } { { "ALU.v" "negate_instance" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1707414746073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "booth_pair_mul data_path:DUT\|ALU:alu\|booth_pair_mul:booth_instance " "Elaborating entity \"booth_pair_mul\" for hierarchy \"data_path:DUT\|ALU:alu\|booth_pair_mul:booth_instance\"" {  } { { "ALU.v" "booth_instance" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1707414746077 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "booth_pair_mul.v(16) " "Verilog HDL Case Statement warning at booth_pair_mul.v(16): case item expression never matches the case expression" {  } { { "booth_pair_mul.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/booth_pair_mul.v" 16 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1707414746084 "|ALU_tb|ALU:ALU_instance|booth_pair_mul:booth_instance"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "booth_pair_mul.v(18) " "Verilog HDL Case Statement warning at booth_pair_mul.v(18): case item expression never matches the case expression" {  } { { "booth_pair_mul.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/booth_pair_mul.v" 18 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1707414746084 "|ALU_tb|ALU:ALU_instance|booth_pair_mul:booth_instance"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "booth_pair_mul.v(20) " "Verilog HDL Case Statement warning at booth_pair_mul.v(20): case item expression never matches the case expression" {  } { { "booth_pair_mul.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/booth_pair_mul.v" 20 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1707414746084 "|ALU_tb|ALU:ALU_instance|booth_pair_mul:booth_instance"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "booth_pair_mul.v(17) " "Verilog HDL Case Statement warning at booth_pair_mul.v(17): case item expression covers a value already covered by a previous case item" {  } { { "booth_pair_mul.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/booth_pair_mul.v" 17 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Design Software" 0 -1 1707414746084 "|ALU_tb|ALU:ALU_instance|booth_pair_mul:booth_instance"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "booth_pair_mul.v(24) " "Verilog HDL Case Statement warning at booth_pair_mul.v(24): can't check case statement for completeness because the case expression has too many possible states" {  } { { "booth_pair_mul.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/booth_pair_mul.v" 24 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Design Software" 0 -1 1707414746084 "|ALU_tb|ALU:ALU_instance|booth_pair_mul:booth_instance"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "booth_pair_mul.v(24) " "Verilog HDL Case Statement warning at booth_pair_mul.v(24): incomplete case statement has no default case item" {  } { { "booth_pair_mul.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/booth_pair_mul.v" 24 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1707414746084 "|ALU_tb|ALU:ALU_instance|booth_pair_mul:booth_instance"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "booth_pair_mul.v(17) " "Verilog HDL Case Statement warning at booth_pair_mul.v(17): case item expression never matches the case expression" {  } { { "booth_pair_mul.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/booth_pair_mul.v" 17 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1707414746084 "|ALU_tb|ALU:ALU_instance|booth_pair_mul:booth_instance"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "booth_pair_mul.v(19) " "Verilog HDL Case Statement warning at booth_pair_mul.v(19): case item expression never matches the case expression" {  } { { "booth_pair_mul.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/booth_pair_mul.v" 19 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1707414746084 "|ALU_tb|ALU:ALU_instance|booth_pair_mul:booth_instance"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "booth_pair_mul.v(26) " "Verilog HDL Case Statement warning at booth_pair_mul.v(26): case item expression never matches the case expression" {  } { { "booth_pair_mul.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/booth_pair_mul.v" 26 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1707414746084 "|ALU_tb|ALU:ALU_instance|booth_pair_mul:booth_instance"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "booth_pair_mul.v(27) " "Verilog HDL Case Statement warning at booth_pair_mul.v(27): case item expression never matches the case expression" {  } { { "booth_pair_mul.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/booth_pair_mul.v" 27 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1707414746084 "|ALU_tb|ALU:ALU_instance|booth_pair_mul:booth_instance"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "booth_pair_mul.v(28) " "Verilog HDL Case Statement warning at booth_pair_mul.v(28): case item expression never matches the case expression" {  } { { "booth_pair_mul.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/booth_pair_mul.v" 28 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1707414746084 "|ALU_tb|ALU:ALU_instance|booth_pair_mul:booth_instance"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "carry_flag booth_pair_mul.v(1) " "Output port \"carry_flag\" at booth_pair_mul.v(1) has no driver" {  } { { "booth_pair_mul.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/booth_pair_mul.v" 1 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1707414746084 "|ALU_tb|ALU:ALU_instance|booth_pair_mul:booth_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divide data_path:DUT\|ALU:alu\|divide:divide_instance " "Elaborating entity \"divide\" for hierarchy \"data_path:DUT\|ALU:alu\|divide:divide_instance\"" {  } { { "ALU.v" "divide_instance" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1707414746087 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "neg_B divide.v(21) " "Verilog HDL Always Construct warning at divide.v(21): variable \"neg_B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "divide.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/divide.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1707414746092 "|ALU_tb|ALU:ALU_instance|divide:divide_instance"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pos_B divide.v(19) " "Verilog HDL Always Construct warning at divide.v(19): variable \"pos_B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "divide.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/divide.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1707414746092 "|ALU_tb|ALU:ALU_instance|divide:divide_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bus data_path:DUT\|Bus:bus " "Elaborating entity \"Bus\" for hierarchy \"data_path:DUT\|Bus:bus\"" {  } { { "data_path.v" "bus" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/data_path.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1707414746098 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "q bus.v(14) " "Verilog HDL Always Construct warning at bus.v(14): inferring latch(es) for variable \"q\", which holds its previous value in one or more paths through the always construct" {  } { { "bus.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1707414746099 "|datapath_tb|data_path:DUT|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\] bus.v(37) " "Inferred latch for \"q\[0\]\" at bus.v(37)" {  } { { "bus.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1707414746099 "|datapath_tb|data_path:DUT|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\] bus.v(37) " "Inferred latch for \"q\[1\]\" at bus.v(37)" {  } { { "bus.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1707414746099 "|datapath_tb|data_path:DUT|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[2\] bus.v(37) " "Inferred latch for \"q\[2\]\" at bus.v(37)" {  } { { "bus.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1707414746099 "|datapath_tb|data_path:DUT|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[3\] bus.v(37) " "Inferred latch for \"q\[3\]\" at bus.v(37)" {  } { { "bus.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1707414746099 "|datapath_tb|data_path:DUT|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[4\] bus.v(37) " "Inferred latch for \"q\[4\]\" at bus.v(37)" {  } { { "bus.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1707414746099 "|datapath_tb|data_path:DUT|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[5\] bus.v(37) " "Inferred latch for \"q\[5\]\" at bus.v(37)" {  } { { "bus.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1707414746099 "|datapath_tb|data_path:DUT|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[6\] bus.v(37) " "Inferred latch for \"q\[6\]\" at bus.v(37)" {  } { { "bus.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1707414746099 "|datapath_tb|data_path:DUT|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[7\] bus.v(37) " "Inferred latch for \"q\[7\]\" at bus.v(37)" {  } { { "bus.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1707414746099 "|datapath_tb|data_path:DUT|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[8\] bus.v(37) " "Inferred latch for \"q\[8\]\" at bus.v(37)" {  } { { "bus.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1707414746099 "|datapath_tb|data_path:DUT|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[9\] bus.v(37) " "Inferred latch for \"q\[9\]\" at bus.v(37)" {  } { { "bus.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1707414746099 "|datapath_tb|data_path:DUT|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[10\] bus.v(37) " "Inferred latch for \"q\[10\]\" at bus.v(37)" {  } { { "bus.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1707414746099 "|datapath_tb|data_path:DUT|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[11\] bus.v(37) " "Inferred latch for \"q\[11\]\" at bus.v(37)" {  } { { "bus.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1707414746099 "|datapath_tb|data_path:DUT|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[12\] bus.v(37) " "Inferred latch for \"q\[12\]\" at bus.v(37)" {  } { { "bus.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1707414746099 "|datapath_tb|data_path:DUT|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[13\] bus.v(37) " "Inferred latch for \"q\[13\]\" at bus.v(37)" {  } { { "bus.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1707414746099 "|datapath_tb|data_path:DUT|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[14\] bus.v(37) " "Inferred latch for \"q\[14\]\" at bus.v(37)" {  } { { "bus.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1707414746099 "|datapath_tb|data_path:DUT|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[15\] bus.v(37) " "Inferred latch for \"q\[15\]\" at bus.v(37)" {  } { { "bus.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1707414746099 "|datapath_tb|data_path:DUT|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[16\] bus.v(37) " "Inferred latch for \"q\[16\]\" at bus.v(37)" {  } { { "bus.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1707414746100 "|datapath_tb|data_path:DUT|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[17\] bus.v(37) " "Inferred latch for \"q\[17\]\" at bus.v(37)" {  } { { "bus.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1707414746100 "|datapath_tb|data_path:DUT|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[18\] bus.v(37) " "Inferred latch for \"q\[18\]\" at bus.v(37)" {  } { { "bus.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1707414746100 "|datapath_tb|data_path:DUT|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[19\] bus.v(37) " "Inferred latch for \"q\[19\]\" at bus.v(37)" {  } { { "bus.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1707414746100 "|datapath_tb|data_path:DUT|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[20\] bus.v(37) " "Inferred latch for \"q\[20\]\" at bus.v(37)" {  } { { "bus.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1707414746100 "|datapath_tb|data_path:DUT|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[21\] bus.v(37) " "Inferred latch for \"q\[21\]\" at bus.v(37)" {  } { { "bus.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1707414746100 "|datapath_tb|data_path:DUT|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[22\] bus.v(37) " "Inferred latch for \"q\[22\]\" at bus.v(37)" {  } { { "bus.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1707414746100 "|datapath_tb|data_path:DUT|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[23\] bus.v(37) " "Inferred latch for \"q\[23\]\" at bus.v(37)" {  } { { "bus.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1707414746100 "|datapath_tb|data_path:DUT|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[24\] bus.v(37) " "Inferred latch for \"q\[24\]\" at bus.v(37)" {  } { { "bus.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1707414746100 "|datapath_tb|data_path:DUT|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[25\] bus.v(37) " "Inferred latch for \"q\[25\]\" at bus.v(37)" {  } { { "bus.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1707414746100 "|datapath_tb|data_path:DUT|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[26\] bus.v(37) " "Inferred latch for \"q\[26\]\" at bus.v(37)" {  } { { "bus.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1707414746100 "|datapath_tb|data_path:DUT|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[27\] bus.v(37) " "Inferred latch for \"q\[27\]\" at bus.v(37)" {  } { { "bus.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1707414746100 "|datapath_tb|data_path:DUT|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[28\] bus.v(37) " "Inferred latch for \"q\[28\]\" at bus.v(37)" {  } { { "bus.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1707414746100 "|datapath_tb|data_path:DUT|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[29\] bus.v(37) " "Inferred latch for \"q\[29\]\" at bus.v(37)" {  } { { "bus.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1707414746100 "|datapath_tb|data_path:DUT|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[30\] bus.v(37) " "Inferred latch for \"q\[30\]\" at bus.v(37)" {  } { { "bus.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1707414746100 "|datapath_tb|data_path:DUT|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[31\] bus.v(37) " "Inferred latch for \"q\[31\]\" at bus.v(37)" {  } { { "bus.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1707414746100 "|datapath_tb|data_path:DUT|Bus:bus"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Clock " "Net \"Clock\" is missing source, defaulting to GND" {  } { { "datapath_tb.v" "Clock" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/datapath_tb.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707414746206 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707414746206 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1707414746316 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/output_files/myCPU.map.smsg " "Generated suppressed messages file C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/output_files/myCPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1707414746362 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 52 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 52 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4789 " "Peak virtual memory: 4789 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1707414746379 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 08 12:52:26 2024 " "Processing ended: Thu Feb 08 12:52:26 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1707414746379 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1707414746379 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1707414746379 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1707414746379 ""}
