Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/mnt/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto af01657b14104413a1550bf285f0144c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_axis_gp_bridge_behav xil_defaultlib.tb_axis_gp_bridge xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 32 for port 'o_gp_TDEST' [/home/justin/paulchowresearch2020/Galapagos/finn_galapagos_bridge/axis_galapagos_bridge/finn_galapagos_bridge.srcs/sim_1/new/tb_axis_gp_bridge.sv:81]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 32 for port 'o_gp_TID' [/home/justin/paulchowresearch2020/Galapagos/finn_galapagos_bridge/axis_galapagos_bridge/finn_galapagos_bridge.srcs/sim_1/new/tb_axis_gp_bridge.sv:82]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_width_converter(OUTPUT_WIDT...
Compiling module xil_defaultlib.axi_stream_to_galapagos_bridge(A...
Compiling module xil_defaultlib.tb_axis_gp_bridge
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_axis_gp_bridge_behav
