.comment from next-pnr
.device 5k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000010010
000001110000010000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000010110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 0
000000011000000010
000100001000000000
000010000000000000
000001010000000001
000000000000000010
000000000000110000
001000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000010000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 8 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
000010000000000100
000001010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000110010
000000000000110000
000000000000000100
000000000000000001
000010000000000010
000011110000000000

.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000111000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 13 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
001000000000000000
000000000000000000
010000000000000000
100100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000011110000000000

.io_tile 14 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 0
000010000000000010
000101110000000000
000000000000000000
000000000000000001
000000000000000010
000000000000010000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 0
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 17 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000110000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000011000000000
000000001000000000

.io_tile 18 0
000000011000000010
000100000000000000
010010000000000000
100011110000000001
000010000011010001
000010010011010000
001100000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000110
000000000000011000
000000000000000100
000000000000000001
000000000000000010
000011110000000000

.io_tile 19 0
100000000000000010
001100000000000000
000001111000000000
000000000000000001
000001110000101101
000000000011111100
001100000000000100
000000000000000000
000000000000000000
000100000000000000
100000011000001100
000000000000001000
000000000000000100
000000000000000001
000000000000000000
000011010000000000

.io_tile 20 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 0
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000110010
000000000000110000
000000000000000100
000000000000000001
000010000000000010
000000110000000000

.io_tile 22 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000111000000000
000000000000010000
000000000000000000
000000000000000000
000000000000010010
000000000000110000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 23 0
010000000000011010
000100000000000000
000000111000011000
100000001000000001
000001010001110001
000000001011110000
001100000000000100
000000000000000000
010000000000000000
000100000000000000
000010111001001110
100001010011111000
000000000000000100
000000000000000001
000001110000000001
000000000000000000

.io_tile 24 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000001111000100010
000000001000110000
001000000000000100
000000000000000000
000000000000000000
000000000000000000
000000111000010010
000000000000010000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.ipcon_tile 0 1
000000010000000000000111100111101110110000110000001001
000000010000000000000000000011100000110000110000000000
111000000000000111100111000001101110110000110000001000
100000000000000000100111100011100000110000110010000000
000000000000000111000000001011011000110000110000001001
000000000000001111100010000101100000110000110000000000
000000000000000111100111000011011110110000110000001000
000000000000000000100100001111100000110000110010000000
000000000100000011100111111101001010110000110000001000
000000000000000111000111010011010000110000110010000000
000000000000001001000011101101011110110000110000001000
000000000000000111000011000011010000110000110010000000
000000000000000011100011111001011100110000110010001000
000000000000000111000011111011110000110000110000000000
000000000000000111100010001111011010110000110000001000
000000000000000000000010001001110000110000110010000000

.logic_tile 1 1
000000000000000111000110100011111010000100000010000000
000000000000101001000111100001111111011100000000000000
000000001010000000000000010001001001000000100000000010
000000100000000000000011101111011011100000110000000000
000001000000001111000111101101100000000110000000000001
000000000000000111100000000111001110101111010000000000
000000000000000111000000010101000000101001010000000000
000000000000001001000011101001000000111111110000000100
000000000010101011100000001011111010101000000001000000
000000000000001011000000000101011000100100000000000000
000000000110000111000111001001001011010000110000000000
000000101110000000000100001111011011000000010000000001
000000000000000111100011100101101010000001010000000000
000000000000010000100111100001101100001001000000000001
000000000000000011100000010001011000100000000010000000
000000001100000000100011000001011100110100000000000000

.logic_tile 2 1
000000000000000000000000000011111111000001000000000000
000000000000000000000000001111101111010110000000000001
000000000000000001000111001111001101101000010000000000
000000000000000000100100001111101110001000000010000000
000000000010000001000011110101011111101000010010000000
000000000000000000100011111111101010000000100000000000
000000000000000011100010011101001111010100000000000010
000000000000000000100011100011111110100100000000000000
000000000000001000000000010001111111001000000000000000
000000001000000111000011101111101011000110100000000001
000000000000000011100111001111001101101000010001000000
000000000000000000100111111101111110001000000000000000
000000000000000000000011100111011110100000010010000000
000000000000000000000111110101101111010000010000000000
000000000000001000000011111011101111101000000001000000
000000000000000011000111000001111110011000000000000000

.logic_tile 3 1
000000000000000000000000000111100000000000001000000000
000000000001010000000000000000100000000000000000001000
000000000000000101000000000111000000000000001000000000
000000000000000000100010110000001111000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000001111111100000000000000
000000000000001001000000000111000001000000001000000000
000000000000001011000000000000101000000000000000000000
000000000000000000000000000111001000111100001000000000
000000000000000000000000000000100000111100000000000000
000000000000100000000000000001100000000000001000000000
000000000000010000000000000000101111000000000000000000
000000000000000101000010000000001000111100001000000000
000000000000000000000010000000000000111100000000000000
000000000000001000000011101101111111001000000000000000
000000000000001011000010100101011110001001010000000001

.logic_tile 4 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000110100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.logic_tile 5 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000010100001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000100000000000000000000000000000000000000000
000000001110010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 1
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000010000010
000000000000000000000000000000000000000000000001000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000100000000000000100000000000000000000000000000000
000000000000000000000000000101100001100000010000000000
000000000000000000000000000000101100100000010001000000
000000001100000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000001001000000000000000001001100000101001010000100000
000000000001000000000000000011100000000000000000000100
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 1
000000000000000000000110010111000000000000001000000000
000000000000000000000010000000100000000000000000001000
111000000000000000000000000111000000000000001000000000
100000000000000000000000000000100000000000000000000000
000000000000100000000000000000001000001100111100000000
000000000000010000000000000000001001110011000000000000
000000000000001000000000000000001000001100111100000000
000000000000000001000000000000001001110011000000000000
000000000100000000000000000101101000001100111100000000
000000000000010000000000000000000000110011000000000000
000000000000000001100000000000001001001100111100000000
000000000000000000000000000000001100110011000000000000
000000000010000000000110110111101000001100111100000000
000000000000000000000010100000100000110011000000000000
010000000000000000000110010111101000001100111100000000
000000000000000000000010000000100000110011000000000000

.logic_tile 11 1
000000000000000000000000010000011010000011110000000000
000000000000000000000010100000010000000011110000000100
111000000000000000000000000000011010000011110000000000
100000000000000000000000000000010000000011110000000001
000000000000000000000110100011100000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000101100110110000000000001100110100000000
000000000000000000000010101011001111110011000000000000
000000000000100000000110000000000000010110100000000000
000000000000010000000000001001000000101001010000000001
000000000000000001100000000000000000001111000000000000
000000000000000000000000000000001111001111000000000100
000000000000000000000000011000000000010110100000000000
000000000000000000000010000101000000101001010000000100
010000000000000000000000000000001010000011110000000100
000100000000000000000000000000010000000011110000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 1
000000000110000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000100000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000

.logic_tile 14 1
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000010100001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 1
000001000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
111000001100000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000001000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000100000000000001101000001011111100100000000
000000000000010000000000000011001010101001011000000000
110000000000000000000000000000000000000000000000000000
100000001000100000000000000000000000000000000000000000

.logic_tile 17 1
000000001000000000000000010000001100000100000100000000
000000000001010000000011010000000000000000000000000010
111000000001000000000000000000011100000100000100000000
100000000000000000000000000000010000000000000000000000
010000000000010000000000000000000000000000000000000000
010000000000000000000011110000000000000000000000000000
000000000000100000000000000000000001000000100100000000
000000000001010000000000000000001101000000000010000000
000000000000000011110000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111110000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000010101010000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000100000000
100000000000000000000000001101000000000010000000000000

.logic_tile 18 1
000000001100000000000111101101111000010100000000000001
000000000000000000000000000011100000111110100000000000
111000000000000001100111100000011010000100000100000000
100000000000001111000000000000000000000000000010000000
010000001010100000000010100000000001000000100100000000
110000000000010000000110110000001000000000000000000000
000100000000000111000000000111111100010101010000000000
000100000000001101100010111101100000101001010000000000
000000000000000000000000010101100001011001100000000000
000000100000000000000010001011001100010110100000000000
000000000000001000000000000000000000000000000100000000
000000000000000011000000001001000000000010000000000000
000001000110000000000000000000000000000000000000000000
000010000001000000000000000000000000000000000000000000
110000000000000000000110000000000001000000100100000000
100000000010000000000000000000001001000000000000000000

.ramb_tile 19 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000100000000000000000000000000000000000000

.logic_tile 20 1
100000000000100001100010100000000000000000000000000000
000000000000010000000100000000000000000000000000000000
111000000000001000000000000000011001000111010000000000
100000000000000001000000001111001110001011100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000111000000000011011010010101010010000000
000000000000000000000000000001100000101001010000000000
000000000000000111000000000111100000000000000100000000
000010000000000000000011110000000000000001000000000000
000000000000000000000000000111011110011001100000000000
000000000000000000000000000011101001011000110000000000
000000001010000000000110100000000000000000000000000000
000010000000000000000011100000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000

.logic_tile 21 1
000000000000001000000110000011101110111110100100000000
000000001011000001000000001011010000010110100000000000
111010000000000001100000000000000000000000000000000000
100001001000000000000010110000000000000000000000000000
110000000000001000000000000111001001111000000000000000
110000000000000001000000000001011110111110000000000000
000000000000000000000000000011011000001101000000000000
000000000000000000000000001011011010001111000000000000
000010000000001000000010110000000000000000000000000000
000001000000001011000110000000000000000000000000000000
000000000000000101000000000011011000000000100000000000
000000000000001001100000001011011111000000000000000000
000000001000000000000111001001101110101001010000000000
000000100000000111000011100111001000101001000000000000
110000000001010111000000000000000000000000000000000000
010000000000100000000000000000000000000000000000000000

.logic_tile 22 1
000000000110000000000000000101000000000000000111000001
000000000000000000000000000000100000000001000011000001
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000001010000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100100000000000000000000000000000000000000000
000000101110010000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 1
000000000000001011100011100001101110101001000000000000
000000000000000101000000000001101101010000000000000001
000000000000000011100111000001011001100000010000000000
000000000000001001100000001111001011101000000000000001
000010000000001000000000001111011100000000100000000100
000000000000000111000010011101111000100000110000000000
000000000000000000000111010001001101000001000000000000
000000000000001111000111101001011111101001000000000100
000000000000000011100000000101001100110000010010000000
000000000000000000000011011011001000100000000000000000
000000000000000011100111000001001101100001010000000001
000000000000000000100100001101011110100000000000000000
000000000000010000000000000011111000010000110000000001
000000000000100001000011011011001000000000100000000000
000000000000000000000000001001001100000001000000000001
000000000000001111000011100101011000101001000000000000

.logic_tile 24 1
000000000000000001000111100111111100101000000000000000
000000000001001001100110000000110000101000000000000001
000000000000000000000111101101100000000110000001000000
000000000000000111000100000011101000011111100000000000
000010100000000001000000000011111010010000110000000000
000001000000000000000000000101001100000000010000000100
000000000000001001000111100111100000111001110000000000
000000000000001011000000000000001110111001110000000001
000000000000000000000000001011100001000110000000000001
000010100000001111000000000001001010101111010000000000
000000000000000001000011101001000000101001010000000000
000000000000000000000110011111000000000000000000000001
000001000000001000000000000011111000100000000000000000
000010000000000001000000001001011100110000100000000001
000000000000000001100000000011011101000001000000000000
000000000000000000000010001001011100100001010000000001

.ipcon_tile 25 1
000000010110000000000011111001111110110000110000001000
000000010100000000000011101011110000110000110001000000
111000000001001111000111011101011110110000110000001000
100000000000001111100111010011100000110000110001000000
000000000001110111000111111111011100110000110000001000
000000000000010000100111101111010000110000110010000000
000000001000001111000111111101011010110000110000001000
000000000000001111100011010001000000110000110001000000
000000000000001000000111100111101100110000110000001100
000000000000001111000100000011010000110000110000000000
000000000000000111100111011111011000110000110010001000
000000000000000000100011110101100000110000110000000000
000000000100001000000111000001001010110000110010001000
000000000000000011000000001001110000110000110000000000
000000000000001111100111011101111000110000110010001000
000000000000000111100011111101110000110000110000000000

.ipcon_tile 0 2
000000000001001111000000001111111000110000110000001000
000000000000001111000011101111010000110000110001000000
111000000000000111100111100011101010110000110000001001
100000000000000000100111100001010000110000110000000000
000000000000001000000111101101101100110000110000001001
000000000000010111000000001001100000110000110000000000
000000000000000000000011111001011010110000110000001000
000000000000000000000011011011010000110000110000000010
000000000000000111000111100011101110110000110010001000
000000000000000111100010011011000000110000110000000000
000000000000000001000111010111101000110000110000001100
000000000000001001100011001011010000110000110000000000
000000000001000001000000010001101010110000110000001000
000000000000000001100011110111000000110000110010000000
000000000000000011100010000011011100110000110010001000
000000000000001001100000001111010000110000110000000000

.logic_tile 1 2
000010000000100000000000010011100001000000001000000000
000000000000000000000010000000101110000000000000000000
111000000000000001100000000000001000001100111100000000
100000000000000000000000000000001100110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000111001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000100000001100000000111101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000110000000000110100000001001001100110100000000
000000000000000000000000000000001000110011000000000000
000000000001000000000110000111111000100000000000000000
000000000010000000000000001001001111000000000000000000
000000000000001101100000011111100000100000010011000111
000000000000000001000010001111001100000000000010100111

.logic_tile 2 2
000010100001010000000000001101011101111001100000000000
000001000000100000000000000101111110110000110000000000
111000000110000001100110100000000000010110100000000000
100000000000000000000000001011000000101001010000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000001111100000000000000000000000000000000000
000010100000100000000110100101100000010110100000000000
000001000001000000000000000000000000010110100000000000
000000000000000000000110111000011110001100110100000000
000000000000000000000010100001010000110011000000000000
000000000000000000000000000000000001001111000000000000
000000000000000000000000000000001101001111000000000000
000000000000000101100110001000000000010110100000000100
000000000001010000000000001001000000101001010000000000

.logic_tile 3 2
000000000000000111000000010000000001000000001000000000
000000001100000000000010000000001110000000000000001000
111000000000000000000000000101000001000000001000000000
100000000000000101000010100000001011000000000000000000
000000000000001001000110000111101001011101000000000000
000000000000000101000000001101101001100010110000000000
000000000000101000000111010011001001000111010100000000
000000000000010001000110000000011100000111010000000000
000000000000001000000110001101111111011000000000000000
000000000000001111000000000111111000011011110000000000
000000000000000001000000010011000000000110000100000000
000001000001000000000010100101001000101111010000000000
000000000000000101100000001000011010000110110100000000
000000000000000000000000001101001100001001110000000000
000000001000000001100000000111011101000010000000000000
000000000000000000000010111011011011000000000000000000

.logic_tile 4 2
000000000000000101000000000000011000111110100000000000
000000001000000000100010010111010000111101010000000001
111000000000000000000011101101001110111111000100000000
100000000000000000000000001111001111000011000000000000
010000000000000001100000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001100000000000000000000000000000000000000000000000
000010001000000000000000000000000000000000000000000000
000001000000100000000000010000000000000000000000000000
000010000001000000000010000000000000000000000000000000
000000000000000001000000000001000001011111100100000000
000000000000000000000010100111001101000110000001000000
000001000000000000000000010000000000000000000000000000
000000100001010000000010000000000000000000000000000000

.logic_tile 5 2
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110100000010000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 2
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 2
000000000000000001000011101001000001011111100110000001
000000000000000000000110000001101111101001010001000000
111000000000101000000111100001101100111110100100000000
100000000001000001000000000001010000010110100011000000
010001000000000000000000010000000000000000000000000000
010000000000000000000011110000000000000000000000000000
000000000000001000000000000011100000110110110100000000
000000000000001011000000001111101000010110100011000000
000000000000000000000000001001011010010111100000000000
000000000000000000000011111111101111001011100000000000
000000000000100000000000011011111110010111110100000100
000000000000010000000010001001110000010110100010000001
000000000000000000000011111001101010010111100000000000
000000000000000000000111011111111111001011100000000000
000000001010000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.logic_tile 8 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000001110000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000001100000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
110000000000000000000000001000000000010110100100000001
100000000000000000000000001011000000101001010000000100

.logic_tile 9 2
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 2
000000001010000000000000000000001000001100111100000000
000000000000000000000000000000001100110011000000010000
111000000000000000000000000111001000001100111100000000
100000000000000000000000000000000000110011000000000000
000000000000000000000000010101001000001100111100000000
000010000000000000000010000000100000110011000000000000
000001000000001001100000000111001000001100111100000000
000010100000000001000000000000100000110011000000000000
000000000000001000000000000101101000001100111100000000
000000000000000001000000000000000000110011000000000000
000000000000000000000000000101101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000110000001100110000111101000001100111100000000
000000000001000000000000000000100000110011000000000000
010000000000000000000110010111101000001100111100000000
000100000000000000000010000000100000110011000000000000

.logic_tile 11 2
000000000110000000000000010000000000010110100000000000
000000000000000000000010100101000000101001010000000001
000000000000001101100000000000001000000011110000000000
000000000000100101000000000000010000000011110000000001
000000000000001101100010100000000001001111000000000000
000000000000000101000000000000001000001111000000000100
000000000000000000000000010000000001001111000000000000
000000000001010000000010100000001110001111000000000000
000000000100000000000000000001100000010110100000000000
000000000000000000000000000000000000010110100000000100
000000000000000000000000000101000000010110100000000000
000000000000000000000000000000100000010110100000000000
000000000000000000000000000101000000010110100000000000
000000000000000000000000000000000000010110100000000100
000000000001001000000000001000000000010110100000000100
000000000000001001000000001101000000101001010000000000

.logic_tile 12 2
000001000000001000000000000000000000001111000000000000
000010000000001111000000000000001100001111000000000000
000000000001000111000011101000000000010110100000000000
000000001110000000100100001001000000101001010000000000
000000000000000111100000000000000000001111000000000000
000000000000000000000000000000001010001111000000000000
000000000000010111100000000000000000001111000000000000
000000000000100000000000000000001111001111000000000000
000000000000001000000000000000000000001111000000000000
000000000000000011000000000000001000001111000000000000
000000000001011000000000000101100000010110100000000000
000001000000101011000000000000000000010110100000000000
000000000000000000000000000000000001001111000000000100
000000000000000000000011110000001100001111000000000000
000000000000000000000000001000000000010110100000000000
000000000000000000000000000001000000101001010000000000

.logic_tile 13 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111010000110000000000000000000000000000000000000000000
100001000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000100000000000000000000001000000100100000001
000000000001010000000000000000001101000000000000000011
000000000010000101000000000000000000000000000000000000
000010000001000000000011110000000000000000000000000000
000000000000000000000111100000000000000000100100000000
000000000000000000010100000000001111000000000000000111
000000000000000000000000010000001100000011110000000000
000000000000000000000011010000000000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 2
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000100001100000000000000000000000000000000000
100000000001000000000000000000000000000000000000000000
000000000110100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000100000000000000000011000000001000110000110000101
000000000000000000000010000001001111001001000000000000
000000000000000000000000001111111000010100000100000001
000000000000000000000000001011100000000010100000000110
110000000000000000000000000000000000000000000000000000
100000000000100000000010000000000000000000000000000000

.logic_tile 15 2
000000000000001000000000000000000000000000100100000010
000000000000001111000000000000001000000000001010100100
111000000000001000000000000111000000000000000110000001
100000100000010111000000000000000000000001000010100100
110000000110000111000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000100110000000
000000000000000000000000000000001010000000000001000100
000000100000000000000011100001100000000000000100000101
000000000000000000000100000000000000000001000001000100
000001000110000001000011100011100000000000000100000000
000000000000000000100000000000100000000001000001100101
110001000000000000000000000000000000000000000000000000
100000100000000000000000000000000000000000000000000000

.logic_tile 16 2
000001000000100000000011100000000000000000000000000000
000000000001010000000111110000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000010100000000000000000000000000000
010001000000000000000000001111000000000000000000000000
010010000000000000000000001101100000101001010000000100
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000111101111001101000000000000
000000000000000001000000000000011011001101000000100000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000010000000000000000100100000000
000000000000000000000011010000001100000000000010000001
110000000000000000000000000000011000111110100000000001
010000000000000101000000001001010000111101010000000011

.logic_tile 17 2
000000000000000000000010100000000000000000000000000000
000000000000001101000111110000000000000000000000000000
111000000000000000000011110001000000101001010000000000
100000000000000000000011101001001010101111010010000000
010000000000000000000000000000000000000000000100000000
010010000000001111000000000011000000000010000010000100
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000001011000000000000000000000000000000000000
000000000000000000000000000111011001100011110000000100
000000000000000000000000000000011001100011110000000000
000001000000100011000000000101000000001001000000000000
000000000000010000000000000000001000001001000000000000
010000001100000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 18 2
100000000000000000000000000000000000000000100100000000
000000000000000000000010110000001001000000000000000000
111000000000000000000000001000000000000000000100000000
100000000000000000000000000101000000000010000000000000
000000001000000000000000000000001110000110110000000000
000000000000000000000000001001001100001001110000000000
000000000000000000000111101111100000101111010000000000
000000000000001101000100000111101101001111000000100000
000001000000000001100011100011011010000010100000000000
000000000000001111000100000011000000010111110000000000
000000000000000000000110000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000001000000001000000000001000011100000110110000000000
000010000000000001000000001101011100001001110000000000
000000000000000000000011100000011010000100000100000000
000000000000000111000100000000010000000000000000000000

.ramt_tile 19 2
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000111010000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000

.logic_tile 20 2
000000000000001001000010000111100001000000001000000000
000000000000001001000111100000001001000000000000001000
111000000000000000000010010001001000011110111000000000
100000000000000000000110001001001000010010000000000000
010000000000000001000110010001001000011110110000000000
010000000000000001100010001101101010100001000000000000
000000000000000101000010001101111110101111110100000000
000001000000000000000100001111011010001111110000000000
000000000001000000000110010101011000000000010000000000
000000000000100000000011011011111110000000000000000000
000000000000000000000010010111011011101101010000000000
000000000000000001000110101111011101011101100000000000
000000000000000001100110110011011111000010000000000000
000000000000000000000010100001101101000000000000000001
110000000000000000000110001111011010111101110000000000
010000000000000101000011101011111011101000010000000000

.logic_tile 21 2
000010000000100000000110110101100001000000001000000000
000000000000010000000010000000101101000000000000001000
111001000000000000000000000001101000001100111000000000
100000100000001101000010100000001100110011000000000000
110000000010000101000000000101001000011110111000000000
110000000000000101100000000011001110010010000000000000
000000000000001101000000010011001000011110110000000000
000000000000000101100010101001001100100001000000000000
000000000000001011100110000011011100100000000000000000
000000100000001011000000001001101010000000000000000000
000000000000001001100111010011101101001110100000000000
000000001100000011000110000011101011110010100000000000
000000000000000011100111001011111101110100010100000000
000000100001010000000000001111011101010100100000000000
110000101100001000000111001101111001000010000000000010
010000000000000001000000000101011110000011000000000000

.logic_tile 22 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 2
000000000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100100000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000001000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000010101100000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 24 2
000000000000000111100000000111011001101001000010000000
000000001000000000100000000101111011010000000000000000
000000000000000001000011100101101011101000000010000000
000000000000000000100100000001111111010000100000000000
000000000000000111100111100000000000000000000000000000
000000000000100000100000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111111011100001010000000000
000000000000000000000000000001011000010000000001000000
000000000000000000000000000000000000000000000000000000
000001000000000000000010010000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000

.ipcon_tile 25 2
000010100000010111100011100011101100110000110010001000
000000000001110111000000000001000000110000110000000000
111000000000000000000011110101101100110000110010001000
100000000000000000000111010001110000110000110000000000
000010101000000111000000001111101000110000110010001000
000000000000000000000011111111110000110000110000000000
000000000000000000000011101111001010110000110010001000
000000000000001111000100000101100000110000110000000000
000010000010000111100011111011011110110000110010001000
000001001010000111100011100011100000110000110000000000
000000000000000111000111111011111000110000110010001000
000000000000001011000111011011110000110000110000000000
000000000000011111100111101111001010110000110000001000
000000100000100111000100000111010000110000110010000000
000000000000001111000111001011001110110000110010001000
000000000000001111000011001001000000110000110000000000

.ipcon_tile 0 3
000000000000001000000011101101101010110000110000001000
000000001000000111000111101101110000110000110000000010
000000000000000111100010001001001110110000110010001000
000000000000000000100100001001100000110000110000000000
000000100000000000000111110111101010110000110000001001
000000000010001001000011100001100000110000110000000000
000000000000001000000010000111001100110000110010001000
000000000000000111000111111001100000110000110000000000
000000000000001000000000001111111010110000110010001000
000000000010000011000000001101000000110000110000000000
000000000000000000000000001011111110110000110000001001
000000000000000000000010001001100000110000110000000000
000000000001001001000010000001101110110000110000001000
000000000010001111100100000001000000110000110000000010
000000000000000011100011100111101010110000110000001000
000000000000000001000110001001110000110000110000000010

.logic_tile 1 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 3
000000000000000101000000000000000001000000001000000000
000000000000000000000000000000001000000000000000001000
000000000000000001100110000000000001000000001000000000
000000001110000101100000000000001111000000000000000000
000000000000000000000000000001100001000000001000000000
000000000010000000000000000000101101000000000000000000
000000000000000000000110000000000001000000001000000000
000000000000000000000110100000001011000000000000000000
000010100000100000000000000001000000000000001000000000
000001000001010000000000000000000000000000000000000000
000000001010000000000000010011101000111100001000000000
000000000000000000000011010000100000111100000000000000
000000000100000000000000000001101001011100000010100001
000000000000100000000000000000001011011100000001100101
000010100000000000000000010000000001001111000000000000
000001000000000000000010100000001000001111000000000000

.logic_tile 3 3
000001000000000101000011100001111000010000000000000010
000010001110100000100000000000011101010000000000000000
111000001000000101000010111011000001100000010010000010
100000000000000000000010101001101000101001010000000000
010001000001010001100010001001011101111000110000000000
110010101000100000100010111001011011100100010000000000
000000000000000000000010001101111000100001010000000000
000000000000000000000000000111111011110101010000000000
000000000010000111100010110001011111000001000000000000
000000000000000000010011101111111001001011000000000000
000000000000101000000110000101111001000000100000000000
000000000000010001000000001011111111010100100000000000
000000000000000000000110010000000000010110100000000000
000000100000000000000011100101000000101001010000000000
000000000000001000000000010111011100011001110100000110
000000000000000011000011010011101111110110010010000100

.logic_tile 4 3
000000100001011011000000010011101111100011010000000000
000000000000001011000011001101111010010011010000000000
111000001110000011100000000011100001010110100000000000
100000000001000000000000000001001100100110010000000000
010010000001001101000010101111111011001100110100000010
010000000000100001100100001101111101111100110011100101
000001000000001111100110001111011100011111110000000000
000110001001001111000010000101011010001111110000000000
000000000001010000000000000000000000000000000000000000
000000000110000000000010110000000000000000000000000000
000001000000000111100111010111101111111001010000000000
000010000001010101100011101111101010100110000000000000
000000000000000101000000011111011000100000010000000000
000000001110000000100010110101101010111101010000000000
000000001000000000000111011001001101000000100000000000
000000000001000000000110000101011111001001010000000000

.logic_tile 5 3
000000000000000111000000001000011100101111000110000000
000000000000001111000010111001011000011111000001000000
111001000000000111100011100101011110000111010010000000
100010000000001111100111100000101110000111010000000000
110000000000000000000111100000011111001011100000000000
010000001110001001000011101101011000000111010000000000
000000000000101001000010100011101000010111100000000000
000000001110011111100100000001111010001011100000000000
000000000000000000010110010011001011010110110100000000
000000000000000000000011000000111010010110110011000000
000000100000000000000111010101011011001011100010000000
000000000000000000000011010000111001001011100000000000
000000000000101000000000000001111010000010100010000000
000000000000010011000000001101000000010111110000000000
000001000000000111100111100001111110111110100110000000
000000100000000000000110011011110000101001010000000101

.ramb_tile 6 3
000000001010000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010001110000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000

.logic_tile 7 3
000000000000000001100000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
111000000110000001100110001000011001000000100010100010
100000000000000000000011000111011000000000010001100101
000000001010000001000000000000000000000000000000000000
000000100000000000100000000000000000000000000000000000
000000000000001111100000000000000000000000000000000000
000000000001001111000000000000000000000000000000000000
000000000000000111000010001011011111010111100010000000
000000100000000000000000000101011101001011100000000000
000000000000001000000000001000011110000010000000000000
000000000000000011000010000101011101000001000000000000
000000000000000000000111000001011000010000000000000000
000000000000000000000000001111011010010110000001100000
000000000000000000000011100000011100000100000100000100
000000000110001111000110000000000000000000000000000000

.logic_tile 8 3
000000000000000000000010000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
111001000000101000000110000001111011100011110110100000
100000000000001011000010010000001101100011110000000100
010000001000000000000000000000000000000000000000000000
010000000000001001000010010000000000000000000000000000
000001000000001001100000000011111010010011110110000000
000010100000000101000000000000001101010011110001000000
000000000000000000000111001000011011010011110100000001
000000000000000000000000000011001001100011110010000110
000000000000100000000010000011101110000110100000000000
000000000000010001000000000101011101001111110000000000
000000001110000000000010000001111111110110100100000000
000000000000100000000100000000101000110110100011000100
000000001010100000000000000111011100010111100000000000
000000000001010111000000001101101001001011100000000000

.logic_tile 9 3
000000000000000000000000000000000000010110100000000001
000000000000000000000000001101000000101001010000000000
111000000000000000000110000000000000000000000000000000
100000000001010111000100000000000000000000000000000000
110000000000000111000110000000000000000000000000000000
010000100000000000000100000000000000000000000000000000
000000001100000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111010001100000010110100010000000
000000000011000000000011010000100000010110100000000000
000000001010000000000000000000001010000100000110000001
000000000000000000010000000000000000000000000010000000
000001000000000000000000010000001110000100000100000001
000000100000000000000011000000010000000000000010000000
000000000000000000000000000001111010000011110100000001
000000000000000000000000001011010000010111110000000001

.logic_tile 10 3
000000000000001000000000000000001000001100111100000000
000000000000000001000000000000001000110011000000010001
111000000000000000000000000111001000001100111100000000
100000000000000000000000000000000000110011000000000100
000000001000000000000000000111001000001100111100000000
000000000000000000000000000000100000110011000000000100
000000000000001000000110000000001000001100111100000000
000000100000000001000000000000001101110011000000000100
000000000000000000000110000101101000001100111100000000
000000100000000000000000000000000000110011000000000001
000000000000000000000000010111101000001100111100000000
000000000000000000000010000000000000110011000000000001
000000000000000001100000010000001001001100111100000000
000010100000000000000010000000001101110011000000000000
010000000000000001100000000101101000001100111100000000
000010100000000000000000000000100000110011000000000000

.logic_tile 11 3
000000000000101111000010100101000001000000001000000000
000000000000011111100000000000101010000000000000001000
000000100000000101000000000011100001000000001000000000
000000001000000000000011100000001000000000000000000000
000000000000001000000011110111000000000000001000000000
000000000000001011000011000000001110000000000000000000
000000000001101111000011100001100000000000001000000000
000000000001010011100100000000101000000000000000000000
000001000000000000000010010001000000000000001000000000
000010000000000000000011000000101011000000000000000000
000000000000000000000000000101100001000000001000000000
000001000000001001000000000000101010000000000000000000
000000001010000001000000000101000000000000001000000000
000000000000001001000000000000001101000000000000000000
000000101100000000000000000001000000000000001000000000
000000000000000000000000000000001101000000000000000000

.logic_tile 12 3
000000000000000000000000000011100001000000001000000000
000010100000000101000010100000001010000000000000001000
000000000000000111100010110101000001000000001000000000
000000001001010000000010010000001000000000000000000000
000000001010000101000010100001100000000000001000000000
000000000000000000000000000000101101000000000000000000
000000000000100101000000000001000000000000001000000000
000000000001000101000000000000101101000000000000000000
000000000000000000000110110111100000000000001000000000
000000000000000000000010100000001000000000000000000000
000100000000000111000110100111100001000000001000000000
000000001110000000000000000000001010000000000000000000
000000001000000000000000000111100000000000001000000000
000010100000000000000000000000101011000000000000000000
000000000000101101100000010001100001000000001000000000
000000000001010101000010100000101101000000000000000000

.logic_tile 13 3
000000000110000000000110000000000001000000001000000000
000000000000000000000000000000001010000000000000001000
111000000000101000000000010001100000000000001000000000
100000001110010001000010010000100000000000000000000000
000000001010000000000000000000001000000100101100000000
000000100001010000000000000011001101001000010000100000
000000000000000001100000011000001000000100101100000000
000000000000000000100011101101001001001000010000000000
000000000000001000000000010000001001000100101100000100
000001000000010111000010000011001000001000010000000000
000001000000000000000110001111101000010100001100000010
000000101010000000000000001101000000000001010010000000
000000000000001000000000000111101000010100001100000000
000000000000000111000000000011100000000001010010000000
110000000000100001100000010000001001000100101100000010
100000001100000000000010000111001101001000010000000000

.logic_tile 14 3
000000000000001000000000000000000000001111000000000000
000000000000000111000010010000001011001111000000000000
111000001111001101100110110101100000000000000110000000
100000000000000101000010100000000000000001000010000100
010000000000000000000110110111011010110011000000000000
010000000000000000000010100001011011000000000000100000
000001000000100111100000011000000000010110100000000000
000000101000010000100010010001000000101001010000000000
000000000000100000000000000000000001001111000000000000
000000000000000000000000000000001001001111000000000000
000000000000000000000000001000000000010110100000000000
000001000000000000000000001001000000101001010000000000
000000000000000000000000001000000000010110100000000000
000000000000001101000000000001000000101001010000000000
110000000000000000000000000000000000010110100000000000
100000000100000000000000001101000000101001010000000000

.logic_tile 15 3
000000000000000000000011100011101111100011110110000001
000000000000000000000111100000011001100011110000000101
111001000100000000000000000000000000000000000000000000
100000000000100000000011100000000000000000000000000000
110000000000001111000000000000000000000000000000000000
010000001110010001100000000000000000000000000000000000
000010100000111000000011100001111010101000000110000000
000000000000000001000100001001110000111110100010000001
000000000000000000000110011011101010010111110000000000
000000000000100000000011111001001001100010110000000000
000000000100100001100000000001111010111101010110000100
000001000001000000000000001011110000010100000000000001
000000000001000000000000010000000000000000000000000000
000010000000100000000010100000000000000000000000000000
000000000000000000000000000101001001101111000100000001
000000000000000000000000000000011010101111000011000001

.logic_tile 16 3
000000000110000000000110100000000000000000000000000000
000010100000000111000000000000000000000000000000000000
111000000001010101000010100000011000000100000100100000
100001000000000000100010100000010000000000000010000000
010000000000000011100010000111101001011011100000000000
110000000000000000000000000101111110101011010000000000
000001000000000011100000000000000000000000000000000000
000010100010000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001011010000000000000000000000000000000000000000
000000100000100000000000000000000000000000000000000000
000000000000000000000000000001111000010100000000000000
000000100000000000000000000001100000010110100001000000
010000000001010001000000000000000000000000000000000000
110000000110100000000010000000000000000000000000000000

.logic_tile 17 3
000000001010000001100000010011100001111001110010100000
000010101100000000000010000000101100111001110000100000
111000000000010000000000000011111011101000010100000001
100000000000000000000010110001101011111000100010000010
000010100110000000000110000111001110111001010100000000
000001100000001101000000000111011001110000000000000000
000000000001000101000000001000001010111000110100000000
000000000000100000100010101101011010110100110010000101
000000000000000000000000001000000001111001110000000000
000000000000000000000000001111001100110110110000000000
000001000000000000000110011111100001111001110100000000
000000100000001001000110001101001101110000110000000000
000000001010001001100000001111001111111001010100000000
000010001010000101000010110111011101110000000000000000
000000000000100001100110000111111001100011110100000100
000000000001000000000000000000111011100011110010000000

.logic_tile 18 3
000000000100001111000000000000011010000011000000000000
000000000000000101100000000000011000000011000000000000
111000000000000111100000010001100001100000010000000000
100000000000001111000010000000001111100000010000000000
110000000010000000000000000000000001100000010000000000
010000101010000000000000000111001010010000100000000000
000010000000000111000110010101101110001000000000100000
000000000010000000100011110001101110101101010000000100
000000001010100000000000010011100000100000010000000000
000000000000011111000011000000001110100000010000000000
000000000000000001000000000111011000011101000000000001
000000000000000000000000000001011110101000000000000010
000000000000100001100000000000000000000000000100000000
000000000001000001000000000011000000000010000000000000
110000000000000000000000001000000000000000000100000000
100000000000000000000010000001000000000010000000000000

.ramb_tile 19 3
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000110100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 3
000000000000001000000010100000000000000000000100000000
000000000000000001000110110101000000000010000000000000
111000000000000101000000000000001100111100110000000000
100000000000000000100010010000011111111100110010000010
110000000000000111100011101001011100101000010000100000
110000000000000000000000001001101100010100000000000000
000000000000000000000110000000000000000000000100000000
000001000000000000000011100011000000000010000000000000
000000000000000011100000000111011011001000000000000000
000000000010001111000010100000111011001000000010000100
000000100001000001100000001000001010001000000000000000
000000000000000000000000000001011001000100000000000000
000000000000000111000111110000011110111000100000000100
000000100000000000100010100111001000110100010000000100
110000000000100000000000000001000001010000100000000000
100001000000010101000000001001101110110000110000000000

.logic_tile 21 3
000000000000000101000000001111001100000000000000000000
000000100000000000000010110111110000000001010000000000
111000000000000000000000001001111110011100000000000000
100000000000001101000010100111011000001000000000000000
010000000110001001000111010000001011000001000000000000
110000100001010001100010000111001101000010000000000000
000000100000001000000000001111101100101001110000000000
000000001000001011000000001111011000010100100000000000
000000000110000000000010100111101101101001010100000000
000000000000000000000110111111011000101001100000100000
000000000000000000000000011001111001000011100000000000
000001000010000001000010010111011111000001000000000000
000000000000100011100110001101111110001100110000000000
000000000000000000100010111011000000110011000000000000
110000000000101101000010110101001000111100000000000000
010000000001010001100110001101010000111110100000100000

.logic_tile 22 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001100000000000000000000000000000000000000000000000
000010100010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 3
000000001000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000101010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 3
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010010000000000000000000000000000000000000000
000010100000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 3
000010000000001011100011100101001010110000110000001000
000001000000000111100000000101100000110000110001000000
000000000000000011100111000001011100110000110000101000
000000000000000000000100000001010000110000110000000000
000010000001011011100011100011011110110000110010001000
000001001100001111100011101101110000110000110000000000
000000000000000000000111000111001100110000110010001000
000000001010000000000100001001100000110000110000000000
000010100000101111100011000001101100110000110000001000
000001001100010011000100000101100000110000110000100000
000000000000000000000011100101111110110000110000001000
000000000000000111000011100001100000110000110000100000
000000000000010111000011100011111000110000110000001000
000000000000100000100000001101100000110000110000100000
000000000000000011100000010111011100110000110000001000
000000000000000000000011001001000000110000110000100000

.ipcon_tile 0 4
000000000000000000000000000000011010110000110000101000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000011110110000110000001001
000000000000000000000000000000010000110000110000000000
000000000001000000000000000000011010110000110000001001
000000000000000000000000000000000000110000110000000000
000000000000001000000000000000011110110000110000001000
000000000000000011000000000000010000110000110000000010
000010010000000000000000010000001110110000110010001000
000000010010000000000011000000010000110000110000000000
000000010000000000000000000000001100110000110010001000
000000010000000000000000000000010000110000110000000000
000000010100000000000000010000000000110000110000001000
000000010110000000000011000000000000110000110010000000
000000010000000000000010000000000000110000110000001000
000000010000000000000000000000000000110000110000000010

.logic_tile 1 4
000001000000000000000000001011011010000000000000000000
000010100000000000000000001101110000101000000000000000
111000000000000000000000010000000000000000000000000000
100000000000000000000011100000000000000000000000000000
000000000100001000000010100000000000000000000000000000
000000000000001111000100000000000000000000000000000000
000001000000000000000111110111101010101011110100000000
000000000000001111000111100000010000101011110000000001
000000010000000000000110100000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000111011001010101000000000000
000000011100000000000000000101111010101101010000000000
000010110011000000000110100000000000000000000000000000
000001010010000000000000000000000000000000000000000000
000010010000000001100000001000000000001100110000000000
000001010000000000000000001101001101110011000000000000

.logic_tile 2 4
000010000000110000000000000000000000000000000000000000
000001000001110000000000000000000000000000000000000000
111010000001010111000011010000011010000011110010000000
100001001100001001100111100000010000000011110000100000
110000000000000000000000000111111001101000010000000000
110000000000000000000000001011011101101001000000000001
000010100001010000000110010000011001110100010110000000
000000001100101001000111101111001000111000100010000101
000000011110001000000110111011111110101011010000000000
000000010000001011000010101111011101001011010000000000
000000010000000111000110001000000000001100110000000000
000000010000000000100010000101001101110011000000000000
000000010000000000000111011011111000101000010000000000
000000010000000000000111011001111100101001000010000000
000010010000001000000010001111101101110010110000000000
000001011100000001000110001101101100100001110000000000

.logic_tile 3 4
000000000000000111000010111101001000010000100000000000
000000001100001001000110011011111001000001010000000000
111100000000010101000110010011111001001000010100000001
100000000000100000000010001011011001111111110010000110
110101001100000111100000000111001010001000010110000011
110010100000000000100010100001011100111111110000000100
000000000000001101100000001001000001101111010110000001
000000000000000001000011010001001010001111000001000100
000010010100001101100010001011011111101011000000000000
000000010000010001000100001111111010111111000000000000
000000010000000000000000010011101001111000110000000000
000000010000000101000010010001111011011000100000000000
000000010000001000000010011101101110100000010000000000
000000011000000111000110001011111010111101010000000000
000000010000011000000010101011111000010100100000000000
000000010000100101000011000111111100000000100000000000

.logic_tile 4 4
000000000000000101100110111011101111010111110000000000
000000000000000000000010001111011001011111110000000000
111001000000000101000000011001011010011001110100100010
100010000001000000000010001011101111110110010001000100
110001000010000101100010111001001011000100000000000000
110000000000000000100011110101011111001110000000000000
000000000001101101100110010111101100010111110110000011
000000000001110001000011110000000000010111110011100001
000100010000001000000110100000001100001111110111000101
000000010000000001000010110000011011001111110000000100
000100110000000001100010101101011110100010100000000000
000001010000000000000000000101011001110110100000000000
000100011100000101100011101001101110001100110110000001
000000010000000000000010011101011110111100110001100100
000010010000000101000011101111101101010100000000000000
000000010000000000000100000001111011000110000000000000

.logic_tile 5 4
000000000110001000000010011000011000101100010110000001
000000000000001101000011011101001001011100100000100100
111000000000001001000000000111111100100100110000000000
100001001000001101100010111011011111011110110000000000
110100000000000111100000000011011010101001010100000001
010000001110001001100000000111010000010101010011000100
000000000000000011000110010001011000111110110000000000
000000000001000001000011101011011111010100100000000000
000000011010100111100011110011111011010000000000000000
000000011011001111000111000011101010101001000001000000
000001010000100000000010011001111101100000110000000010
000010010001010001000111000111001111110000010000000000
000000010001001111000000000111011111101011010000000000
000010010100000111100011100101001100000111100000000000
000000010000000111010000010011011010000000100000000000
000000010000000001000010001001001010010100100000000000

.ramt_tile 6 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000110010000000000000000000000000000
000000100000000000000000000000000000000000
000000000010000000000000000000000000000000
000000010000000000000000000000000000000000
000000110000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000011000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 4
000000000000000000000000010101100000000000001000000000
000010100000000000000010000000100000000000000000001000
111000000100000000000000000111001100001100111100000000
100010000000000000000000000000000000110011000001000000
010000000000000000000110000000001000001100111110000000
000000000000000000000000000000001001110011000000000000
000000000000001000000000000101001000001100111110000000
000000000000000001000010000000100000110011000000000000
000000010000000000000000000101101000001100111100000000
000000010000001111000000000000000000110011000000100000
000000010000000001100000000000001001001100111110000000
000000010000000000000000000000001100110011000000000000
000000010000000001100000000111101000001100111100000000
000000011010000000000000000000100000110011000000000001
110000010111000000000110010111101000001100111100000000
100010110000100000000010000000100000110011000000000010

.logic_tile 8 4
000000000000000000000000010000000001000000001000000000
000000000010100000000010000000001111000000000000001000
111000000000000000000000010000011110001100111100000000
100000000000000000000010000000011100110011000000000010
000010000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000001
000000000000001000000000000111001000001100111100000000
000000000000000001000000000000100000110011000000000001
000000010000000001100000000101101000001100111110000000
000010110010000000000000000000000000110011000000000000
000000010000000001100110000000001001001100111110000000
000000010000000000000000000000001100110011000000000000
000001010001010000000110000000001001001100111100000000
000010010000100000000000000000001001110011000000000001
110000010000000000000110100000001001001100111100000000
100010110000000000000000000000001101110011000000000000

.logic_tile 9 4
000000100001010000000000000000000000000000000000000000
000000001100100000000000000000000000000000000000000000
111000000000000000000111001000000000010110100000000000
100010000000100000000000001101000000101001010000100000
000000000000000000000000000000000001001111000000000001
000000001100000000000000000000001011001111000000000000
000000000000000000000110010111101101010111100000000000
000000101001010000000110011111101001000111010000100000
000000010000000000000000000000000000000000000000000000
000000010000000111000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000001110000000000000000000000000000000000000000000000
000010010110000000000000010000000000000000000000000000
000001010000000000000011010000000000000000000000000000
110000010000000000000110000000011110000011110100000000
100000011000000000000000000000010000000011110000000000

.logic_tile 10 4
000000000110000001100000000000001000001100111100000000
000000000000000000000000000000001100110011000000010000
111000000000000000000110010000001000001100111100000000
100000000000100000000010000000001000110011000000000000
000000001100000000000000000111001000001100111100000000
000000000001000000000000000000100000110011000000000100
000000000001000001100000000111001000001100111100000000
000000000010000000000000000000100000110011000000000100
000000010000001000000000000000001001001100111100000000
000000010000000001000000000000001100110011000000000100
000000010000001000000000000101101000001100111100000001
000000010000000001000000000000000000110011000000000000
000000010000000000000110010000001001001100111100000001
000000010000000000000010000000001001110011000000000000
010000010001000000000000000000001001001100110100000100
000001011000000000000000000000001001110011000000000000

.logic_tile 11 4
000000000000001111100000000101100001000000001000000000
000000000000000011100000000000001100000000000000010000
000000001100001011100000010101100000000000001000000000
000001000000001011100011010000101100000000000000000000
000000000000000111000000000011000000000000001000000000
000000000000000111000011100000101110000000000000000000
000000000000001000000011100101000000000000001000000000
000000000000000011000011100000001000000000000000000000
000000110000000001000010000101000001000000001000000000
000000010000000111000000000000101000000000000000000000
000100011100000000000000000001000000000000001000000000
000000010000000001000000000000001010000000000000000000
000000010000000111000000000101100001000000001000000000
000000010000000000000000000000101001000000000000000000
000000010000000000000000000011000001000000001000000000
000000010000000000000000000000001000000000000000000000

.logic_tile 12 4
000000000000001111100000000111000001000000001000000000
000001000000001111000011100000001000000000000000010000
000000001100100000000000000001000000000000001000000000
000000000001010111000000000000001100000000000000000000
000000000000000111000000000111000001000000001000000000
000000000000000000100000000000101111000000000000000000
000000000001010111000000000101100000000000001000000000
000000000000100000100000000000001101000000000000000000
000000010000000101100110100111100000000000001000000000
000000110000000001000000000000001100000000000000000000
000000010000100000000110100111100000000000001000000000
000000010001010000000000000000001000000000000000000000
000000010000001000000000010111100000000000001000000000
000000010000000101000010100000101010000000000000000000
000000010000001101100111010001000001000000001000000000
000001010000000101000110100000101101000000000000000000

.logic_tile 13 4
000000000000100000000110011101001000010100001100000000
000000000001000000000010000111000000000001010010010000
111000100000000000000000001111001000010100001100000000
100001000000000000000000000011000000000001010001100000
000000000000001000000000001000001000000100101100000000
000000000000000001000000000111001001001000010010000010
000001000000000001100000001000001000000100101110000000
000010101100000000000000000011001001001000010000000000
000000010000000000000000001000001001000100101110000100
000000010000100000000000000111001100001000010000000000
000001011000001011100000011101101000010100001110000000
000000110000000001100010000011000000000001010000000000
000000010000000001100000001000001001000100101100000010
000000011100000000000000000111001101001000010000000010
110001010000000011100110001111101000010100001110000010
100000110000000000100000000011100000000001010000000000

.logic_tile 14 4
000000000000000101000000000101000000000000001000000000
000000000000000101000000000000101111000000000000001000
000000000000000000000000000111100000000000001000000000
000000001000000101000000000000101010000000000000000000
000000000000000000000010100101100001000000001000000000
000000000000000001000010000000001011000000000000000000
000000000001010101000010100001000000000000001000000000
000000000000000001000010100000001100000000000000000000
000000010000000001000000000101100000000000001000000000
000000010000000000000010000000101101000000000000000000
000100010001000111000010000101000001000000001000000000
000000011010100000000000000000101101000000000000000000
000000010000000000000110100001000001000000001000000000
000000010000000000000000000000001000000000000000000000
000000010000000000000110100101100001000000001000000000
000000010010000000000000000000001100000000000000000000

.logic_tile 15 4
000001000000000000000111000000000001001111000000000000
000000100000000111000000000000001000001111000001000000
000000001100001000000000000011100000010110100000000000
000001000000101011000000000000100000010110100010000000
000000000000000000000000000111000000010110100000000000
000000000000000000000000000000100000010110100001000000
000000000000110011100000000000000000001111000000000000
000000000000010000000000000000001001001111000000000000
000000010000001000000000000000000000001111000000000000
000000011000000011000000000000001000001111000001000000
000000010000010000000000000000000000010110100000000000
000001010000000000000011100111000000101001010000000000
000010110000000000000000010000000000010110100000000000
000000010000101111000011010011000000101001010001000000
000000010001010000000000000101100000010110100000000000
000000011000000000000000000000000000010110100000000000

.logic_tile 16 4
000000000100001000000000010000000000000000000000000000
000001000000001001000011110000000000000000000000000000
111001000000001000000000000101100000010110100000000000
100000100000001111000000000101100000000000000000000000
110000000000011111100000000000000000000110000000000000
010000000000000111000000000101001000001001000000000000
000000000000000001000010010011011111000111010000000000
000100000010000001000011101011001101010111110000000000
000000010000000000000010010000011010000100000100000011
000010010000000001000011100000000000000000000000000000
000000110000000001100110000001101011000000000000000000
000001011010000000000100000101001011000100000000100000
000000010000001000000000001011001110010010100000000000
000000010000001001000000001111101001111011110000000000
010000010001000001100110001001000000101001010010000000
110000010000000000100100000011000000111111110000000000

.logic_tile 17 4
000000000101000101100010101101001010101000000000000000
000000000111100101000010100111101011010000000000000000
111000000000001101000111000001101111000000010000000000
100000000000000001000010100000011010000000010000000011
000000000000001101000111111001011000000010000000000000
000000001010001001000111001101101010000000000000000100
000000000000001011100010100001011001001111100110000000
000000001110001111000000000000111010001111100010000000
000000011101000000000000000001000001100000010000000000
000000010000000000000000000000001101100000010000000000
000000011110000001100000011001000000000000000000000000
000000010000000001000010100101000000010110100000000000
000000010000000000000110101001111100001111110000000000
000000010000100000000000000011101001001001010000000000
010000010000000101100000001011101110000000000000000000
110000010000000000000000000101111000010000000011000001

.logic_tile 18 4
000000000000000000000011100000000001000000100100000000
000000000001011101000100000000001000000000000001000000
111000000000000101000000000000011010001111100100000000
100000000000001101100000001101011111001111010001000101
000000000000000000000110010001011101101011110000000000
000000000000000000000011110011111110011111100000000000
000010000000001001100010100001000000000000000100000000
000000000010000101000100000000000000000001000001000000
000000010000001111100000000001011111010000100100000100
000000010110001001000000000011101110101000000010000110
000010110001000000000110000011011011010000100100000101
000001011110100000000100001001001110010100000010000000
000000010000000000000000010001100000000000000100000000
000000010000000000000010000000000000000001000001000000
000000111010001011100000001101000000100000010000000001
000001010000000001100000000101101100000000000000000011

.ramt_tile 19 4
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000011010000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000100000000000000000000000000000
000010010000000000000000000000000000000000
000000010001010000000000000000000000000000

.logic_tile 20 4
000000000000000000000010100000000000000000100110000000
000000000000000000000010010000001001000000000000000000
111011100000000000000000000011100000000000000100000000
100010100000000000000000000000000000000001001000000000
110000000000000000000110000000011101110000000100100000
010000000000000000000000000000011111110000000000000110
000000100000000000000000001000000000000000000110000000
000000000000000000000000001011000000000010000001100010
000000010000001001100000010011001000111101010010000000
000001011110000001000010100111010000101000000010000000
000000010001000001100010001000011110010100000100000000
000000010000000001000100001011010000101000000000100000
000000010000010011100000010011100000001001000000000000
000000010000100000000010001101001100001111000000000000
110001010000000101000010000000001011000010000010000000
110000110000000000000100001111011100000001000011100010

.logic_tile 21 4
000000000000001101100110110001011001111001110000000000
000000001100000001000010101001101100110000010000000000
111000000000001101100000001101111111110000100000000000
100000000000001111000011111011111010100000010000000100
110000000110000000000010100000000001011111100010100000
010000000000000000000100000011001001101111010001000000
000000000000000111000110100001001101100011110000000100
000000000000000111000000000000001100100011110000000010
000000010000001000000000001001000000010110100100000000
000000110000000011000010000011000000000000000000100001
000000010000001001100110000001111011000000010000000000
000000010010000001000000000000101010000000010000000000
000000010000000000000010101000000000110110110000000000
000000010000010000000000000101001011111001110001000000
010000011001000101100110100111011111000110100000000000
010000010000000000000000001001101000011111110000000000

.logic_tile 22 4
000010100000000000000010100000000000000000000000000000
000000001101010000000111110000000000000000000000000000
111000000000000001100010110000001100101000000000000000
100000000000000000000110001001000000010100000000000000
010000000000000101000110100000000000000000000000000000
110000000001010000100000000000000000000000000000000000
000011100000000000000000001011101001010111100000000000
000010100000000000000011100001111111001011100000000000
000000010000000011100000000000000000000000000000000000
000000010000001101000000000000000000000000000000000000
000000010000000000000011110101001111111000100100000000
000001010000100000000011110011001101110110110001000000
000000010000000001100110000001100000101001010000000000
000000010010000000000000000011100000000000000000000000
000000010000000000000000011001101110101001110110000100
000000011000000000000011011101111100100110110000000000

.logic_tile 23 4
000000000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000

.logic_tile 24 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 4
000000000000000000000000000000011000110000110000101000
000000000000000000000000000000010000110000110000000000
000000000000000000000111000000011010110000110000001000
000000000000001111000100000000010000110000110000100000
000000001000000000000000000000011000110000110000001000
000000001100000000000000000000010000110000110000100000
000000000000000000000111000000011010110000110000001000
000000000110001111000100000000010000110000110000100000
000000010000000000000000000000011010110000110010001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000011000110000110010001000
000000010000000000000000000000000000110000110000000000
000000010000010000000000000000000000110000110000001000
000000010000100000000000000000000000110000110000100000
000000010100000000000000000000000000110000110010001000
000000010000000000000000000000000000110000110000000000

.dsp0_tile 0 5
000000100000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000010110000000000000000000000000000110000110000001000
000001010000000000000000000000000000110000110000000000

.logic_tile 1 5
000000100000001000000110000000000000001111000000000000
000010000100001111000111010000001011001111000000100000
000000000001000000000010101001001101101000000000000000
000000000000100000000000001101011001010000100000000000
000000000000000111100111101011101110001100110000000000
000000001000000101100100001101010000110011000000000000
000010100000010000000111110011011100000010000000000000
000001001110101011010110000101011100001001000000000000
000000010000000001100000010000000000001111000000000000
000000010000001001000010000000001010001111000000000000
000000010000000001100000000000000000010110100000000000
000000010000000000000011101001000000101001010000000001
000000110000000111000000000111111010000000000000000001
000000010000000000000010000111101001010000000010000111
000000010000000000000010000111100000010110100000000001
000000010000000000000111100000100000010110100000000000

.logic_tile 2 5
000000000000000000000000010000000000010110100000000000
000000000000000000000010011101000000101001010000000000
000000000000000011000000000000000000010110100000000000
000000000000000000100000001011000000101001010000000000
000000001110000001100110000011011001111110000000000010
000000000000000000100100001011001100011110000000000000
000010000000000000000000000000000001001111000000000000
000001000000000000000000000000001101001111000000000000
000000010000000101000110100000000000010110100000000000
000000010000000000000010011001000000101001010000000000
000000010000001000000110101000000000010110100000000100
000000010000000111000000001111000000101001010000000000
000000011110000000000000000000000001001111000000000000
000000010000000000000000000000001110001111000000000000
000010010000000011100000000101000000010110100000000000
000001011010000000100010100000000000010110100000000000

.logic_tile 3 5
000000000010000001100010101101111000000000100000000000
000000000000001001100011100111101010000010110000000000
111100001100001011100000011001011111000000100000000000
100000000000000111000011000101011000100000110000000000
010110000000001101000010001011001010011001110110100010
110000000000000001100100000111101111111001100010100001
000000000000011011100000010011011000000011110110000000
000000000000001001000010010011100000101011110010000011
000000010100001001100111011111001001000001000000000000
000000010000001011000110101001011010000111000000000000
000010010000001000000011110001011001101001000000000000
000001010000000001000011110001011000111001100000000000
000000010001011000000010001111111100101000000000000000
000000010000000101000000001011011001100000010000000000
000000010000001001100110000011011101011001110100000000
000000010000000111000010000111001111111001100010100110

.logic_tile 4 5
000000000000101101100110100101111111101000110000000000
000000000001011001100100001101101101011000110000000000
111000000000001001100010010001001010010101010000000000
100000101110000111000110100000010000010101010000100000
000000000000010001100110111111011000110000000000000000
000000000000000111000011111011111101111000000000000000
000000000010100001000110100001101011111111010110000000
000010000001010000100010101101101000101111010000000000
000001010000000101100000011101011001101100100000000000
000000110000000000000011100011011010101101110000000000
000100111010000111100000000001001010100011110000000000
000010010000000101000011010001011001010110100000000000
000100010000000101000000011001001101100011110000000000
000000010000000000000010011101001000101001010000000001
000000010100101000000010011111101111101011110000000000
000000010001000011000010111111101100001011100000000000

.logic_tile 5 5
000000000000010000000110000111011110000100000000100000
000000000000001001000000001011101010010100100000000000
111000000000000111100010100111111100110100010110000000
100000000000000111100110110000101110110100010010100100
110000000000000111100000001011101001101111010000000000
110000000000001101100010110111111101011101000001000000
000000000110100000000010010001011001110110100000000000
000000000000001001000011101101001000110101010000000000
000000010000001000000000000101111000011100000000000000
000000010110000111000011100000111100011100000001000000
000000011010000011000111001001111111101011000000000000
000000010000000001100011101011101100111111000000000000
000000010000001001000010011001101010101011110000000000
000000010000000001000011100001001110000111010000000000
000000010100000001000011101111111011111001110000000000
000010011110000001000000001011011010000111010000000000

.ramb_tile 6 5
000000101010000000000000000000000000000000
000011100110000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001101010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000010000000000000000000000000000000000
000000010110000000000000000000000000000000
000000010000010000000000000000000000000000
000000010000000000000000000000000000000000
000010010100000000000000000000000000000000
000001010001010000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 5
000000001110000001100000000000001000001100111100000001
000000000000010000000000000000001100110011000000010000
111000000000000000000000000000001000001100111100000000
100000000000000000000000000000001000110011000001000000
010000101000000000000000000111001000001100111100000000
000001000100000000000000000000100000110011000000000100
000000000000000001100110000111001000001100111100000000
000000000000000000000000000000100000110011000001000000
000000010000001000000000000000001001001100111110000000
000000010000000001000000000000001100110011000000000000
000000010000101000000000000101101000001100111100000000
000001010001000001000000000000000000110011000000000001
000000010001000000000110010111101000001100111110000000
000000010001000000000010000000100000110011000000000000
110000010100000000000000010101101000001100111100000000
100000010000000000000010000000100000110011000000000010

.logic_tile 8 5
000000000000100000000000000111001000001100111100000000
000000001011000000000000000000000000110011000000010000
111010000001001000000000000111001000001100111100000000
100010100000100001000000000000000000110011000000000001
000010000000000000000000010101001000001100111100000000
000000000000000000000010000000100000110011000000000001
000000001110000000000000010000001000001100111100000000
000000000000000000000010000000001101110011000000000000
000000010100000000000110000000001001001100111100000100
000000010000000000000000000000001000110011000000000000
000000010000000001100110000000001001001100111100000100
000000010001010000000000000000001100110011000000000000
000001011010001001100000000101101000001100111100000100
000010010000000001000000000000100000110011000000000000
110000010000000000000000000000001001001100111100000000
100000010001010000000000000000001101110011000000000010

.logic_tile 9 5
000010100000011000000110111101111110110100000000000010
000000000000100101000011110111111000010100000000000000
111000001000000111000000001011111110011111110000000000
100000000000000000100011101111001001101001010000100000
010000100000100000000111100111011100101001010100100000
110001000000010000000110000111100000101010100000000101
000000100001000001100111101101111111011111110000000000
000000000000000001000010111111001101101001010001000000
000010011100000111000000000011111000110100010110000000
000000010000000000000011110000001101110100010000100000
000000010000001111000110000101111000010000110000000000
000000010110000111000100000000111011010000110000000000
000000010000000111100000001111111011100001010000000000
000000010110000000100011101001101111000001010000000001
000000010000000011100111011001000000111001110110000001
000000010001010000000111010011101100100000010000000010

.logic_tile 10 5
000000000001110000000000010000000000010110100000000000
000000000001010000000011011111000000101001010000000000
000000000000000000000000000000000000010110100000000000
000000000000000000000000000101000000101001010000000000
000000000000000101000000000000000000010110100000000000
000000001110000101000000000111000000101001010000000000
000000000001001000000000010000000001001111000000000000
000000000010001011000011010000001011001111000000000000
000000010000000001000000000000000000001111000000000000
000000010001010000000000000000001001001111000000000000
000000010001000000000000001000000000010110100000000000
000000010000000000000000000101000000101001010000000000
000000010000000001000010000000001100000011110000000000
000000010000000000000000000000000000000011110000000000
000000010000000000000000000101000000010110100000000000
000000010000000000000000000000000000010110100000000000

.logic_tile 11 5
000010100000001000000110100101100001000000001000000000
000000100000100101000010010000001001000000000000010000
000000000000001101100000010001100001000000001000000000
000000000000000101000010100000001110000000000000000000
000010001001000000000000010001100001000000001000000000
000000000010100000000010100000001101000000000000000000
000000000001000000000111100001000000000000001000000000
000000000000000111000010000000101001000000000000000000
000000010000001000000000000101000000000000001000000000
000000011000000111000011110000101100000000000000000000
000000010000000000000011100001000001000000001000000000
000000010000000000000111110000001011000000000000000000
000000010000000000000000000011100000000000001000000000
000010111010000000000010000000101101000000000000000000
000000010000000000000000000101100000000000001000000000
000000010000101111000000000000101111000000000000000000

.logic_tile 12 5
000000000000000000000000000111000000000000001000000000
000000000110000000000000000000001111000000000000010000
000000000000000000000000010111100000000000001000000000
000010100000000000000011010000001100000000000000000000
000000000000000111000000000111000000000000001000000000
000000000001010001000000000000101110000000000000000000
000001001010000000000000000001100000000000001000000000
000010000000000000000000000000101101000000000000000000
000010010001011101100110100011100001000000001000000000
000010111010000011010000000000101100000000000000000000
000001010000001101100011100101000001000000001000000000
000010010000000101000000000000001100000000000000000000
000000010100001111000011110111100000000000001000000000
000000010000000101000010100000101100000000000000000000
000000010000000011100110110111100000000000001000000000
000000010000000000100010100000101010000000000000000000

.logic_tile 13 5
000000100100000000000000000101001000010100001100000000
000001000000000000000000000011000000000001010000010101
111010101010100000000000000101001000010100001100000000
100000000001010000000000000111000000000001010010000001
000000000000001001100000000111001000010100001100000000
000000000000000001000000000011100000000001010000000001
000000001100000000000000000000001000000100101100000000
000010100000000000000000000111001101001000010000000101
000000110000001000000110000111101000010100001100000100
000001010000000011000000000011000000000001010000000000
000001010000100000000110000111101000010100001100000000
000000110101010000000000000111000000000001010010000001
000000010000001000000000010111101000010100001100000001
000000010000000011000010000011100000000001010000000100
110000010000001001100000010000001001000100101110000100
100000010000000001000010000111001101001000010000000000

.logic_tile 14 5
000000000000100000000011100001100000000000001000000000
000000000000001001000100000000001000000000000000010000
000000000000000001100000000111100000000000001000000000
000000000000000000100000000000101011000000000000000000
000000000000000001000111100011000001000000001000000000
000000000000000000000011110000001010000000000000000000
000000000000000001000000000101000000000000001000000000
000000000000000000000000000000001101000000000000000000
000001010000000111000110100011100001000000001000000000
000010110001000000000010010000001110000000000000000000
000000010000000101100000000101000000000000001000000000
000000010100000000000010010000101111000000000000000000
000000010000000000000000010001000000000000001000000000
000000010000010000000010100000101101000000000000000000
000000010000000001000110100011100001000000001000000000
000000010100000000000110000000101111000000000000000000

.logic_tile 15 5
000000000000010000000000000000000000001111000000000000
000000000100000000000000000000001101001111000000000000
000000000000100000000000000000000000001111000000000000
000001000001000000000000000000001111001111000000000000
000000000000010000000111101000000000010110100000000000
000000000000000000000100001111000000101001010000000000
000010100000000000000000000111000000010110100000000000
000000000000000000000011110000000000010110100000000000
000010010000000000000000000000000000000000000000000000
000000110000000000000011110000000000000000000000000000
000000011110010000000000000111100000010110100000000000
000000010000000000000000000000000000010110100000000000
000000110000000001000000010000011010000011110000000000
000001110000000000100011100000010000000011110000000000
000000110000100011100111000101000000010110100000000000
000000010001010000100100000000100000010110100010000000

.logic_tile 16 5
000010101110001101000111100101000000110110110100000011
000000000000000001100011111101001101101001010010000001
111001000000000000000010100001011100001111110000000000
100000101010000000000110100101001001000110110000000000
010000000100001011100010101000001001110110100100000100
010000001110000111100010111001011011111001010000000001
000001001110000000000111000011001010001111110000000000
000010100000100000000100000101101001000110110000000000
000000010000001000000000010001011000111101010000000000
000000010000001011000010000000010000111101010000000000
000000010000101000000110000000001100010000000000000000
000001010111000011000000000111001011100000000000000000
000000010000000001100110000011101010101111000100000000
000000010000000111000000000000101110101111000000000011
000000010001000000000000000001001110101011110100000000
000000010000100000000000000101010000000011110010000011

.logic_tile 17 5
000000000000100001100000010101000000001001000000000000
000010000001010000100011010000001111001001000000000110
111000000000001101100010100011101100000000000000000000
100000000000001001000100000001010000000001010000000000
010000000111000001100010001111101011000100000000000000
110000000000101101000010100101111000000000000000000000
000000000000101001100000000000000001000000100100000000
000000000111010101100000000000001010000000000000000000
000000011110000000000000000101101110010100000000000000
000010010000000000000010110000010000010100000000000100
000000011100011000000000000000001100000100000100000000
000000010000000001000000000000010000000000000000000000
000001011101110000000011110001111000110010110000000000
000000010000000000000010000101011001110000110001000000
110000010000000011100010101111100000101001010100000000
110000010110000000000110111111100000111111110000000000

.logic_tile 18 5
000000000100000000000111100000000000000000100100000000
000000000000000000000000000000001011000000000000000000
111000000000001101100111100011100000101111010000100000
100000000000000111000100000011001001001111000010000000
110010100000000101100110100000011000111101010000000001
010001000000000000000000000101010000111110100000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000011100000000001100000000000000100000000
000000010000001101100011100000000000000001000000000000
000010110000000000000010100000011010000100000100000000
000000010000001111000100000000010000000000000000000000
000010110000100000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
010000010000000001000000001011011110010110100000000000
010000010000000000100000001011000000000001010000000000

.ramb_tile 19 5
000001000000100000000000000000000000000000
000010000001000000000000000000000000000000
000010100000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010001000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000010010000000000000000000000000000000000
000001010000000000000000000000000000000000

.logic_tile 20 5
000000000000000000000000000000000000000000000000000000
000000000100000111000000000000000000000000000000000000
111000000000000111100000000101111000000010100000000000
100000000001010000000010100000110000000010100000000000
110000000000100000000000001101101011101000110010000000
010000000001010111000000001001101101000000110000000000
000000000001000000000010100000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000001010000000001100000000000000000000000000000000000
000010110000000000000011110000000000000000000000000000
000000110000000000000000011001011110011101000000000000
000000010000010000000010001101011100010100000000000101
000000010000000000000000000001100000000000000100000000
000000010000000000000000000000000000000001000000000000
110000010000100000000110011000000000000000000100000000
100000010000000000000011001111000000000010000000000000

.logic_tile 21 5
000000000000100000000000000000001101000011000000000000
000000100000010000000000000000011111000011000000000010
000000100110000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000001000000000000111100000000000000000000000000000
000000000001011101000000000000000000000000000000000000
000000100000000000000000001000001010011111110000000000
000001001110000000000000001111011010101111110000000100
000010010000100000000110000000000000000000000000000000
000000110001010000000100000000000000000000000000000000
000000010000000000000000000000000001001111000000000010
000000010110000000010000000000001111001111000010100000
000001110000000000000000000000000000000000000000000000
000011010000010000000000000000000000000000000000000000
000000010000000000000110000000000000000000000000000000
000000010000000000000111100000000000000000000000000000

.logic_tile 22 5
000000000000001000000010100101001000101000000000000000
000000000000000001000100000000010000101000000000000000
111000000000000111100010100101111111010111100000000000
100000000000000000100100001001101000001011100000000000
110000000000001000000110001001101101000110100000000000
110000000000000101000010110101111110001111110000000000
000000000000001111100110000001001101111100110100000000
000000000000000001100000001111001101101000110000000000
000000010000000000000010101001101010010111100000000000
000000011110001101000100000111011011001011100000000000
000010010000000001100010000000000001100000010000000000
000000010000000000000100000101001001010000100000000000
000000010000010000000110010000000000000000000000000000
000000010110000000000110000000000000000000000000000000
000000010000000111000010001111101101110101010100000000
000000010000000000100000000101101100111001010000000100

.logic_tile 23 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 25 5
000010100000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010100000010000000000000000000000110000110000001000
000001000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010110001010000000000000000000000110000110000001000
000001010000100000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000011110000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp1_tile 0 6
000011000001010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000010000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000100000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 6
000000100001010001000110000101000001000000001000000000
000000000000001111000100000000001101000000000000001000
000000000000000011100000010001100001000000001000000000
000000000000000101000010010000001111000000000000000000
000000000000001001100000000001000001000000001000000000
000010001000001001100000000000001001000000000000000000
000000000000001000000110000101000000000000001000000000
000000000000001001000100000000001110000000000000000000
000000000000100000000000000001000000000000001000000000
000001000000000000000000000000101000000000000000000000
000000000000000000000010000011100001000000001000000000
000000000000001001000110000000001000000000000000000000
000001000100000000000011100011100001000000001000000000
000000000000000111000000000000101011000000000000000000
000000000000000000000000010111000001000000001000000000
000000000000000000000011100000101010000000000000000000

.logic_tile 2 6
000000000000000101000010100101000001000000001000000000
000000000000000000000000000000001001000000000000001000
000000000000001000000000010101000001000000001000000000
000000000000000111000011010000101110000000000000000000
000010100000000000000011100101100000000000001000000000
000000000000000101000100000000101110000000000000000000
000000100000000111100010100001100000000000001000000000
000001100000000101000010100000001000000000000000000000
000000000001000000000000000001000001000000001000000000
000010000100000000000000000000101010000000000000000000
000000000000000000000111000111000000000000001000000000
000000000000000000000110010000101110000000000000000000
000000000101001011100011100011100001000000001000000000
000010000100001001000000000000101011000000000000000000
000000000000001000000000000011100001000000001000000000
000000000000001001000000000000101010000000000000000000

.logic_tile 3 6
000000000000101101000111000001011111110101010000000000
000000000001011011100110100001011011111000000000000000
111000000001000000000010001011011010011001110101000100
100000000000100000000100000111001111110110010000100000
110001000000001001000010000101000000010110100000000000
110000101000001011000010100000100000010110100000100000
000000000001010001100110000101011111010100100000000000
000000000000000000000000000101001101001000000000000000
000000000000101111000110010001001110000101000000000000
000000000111000001000011111101101000000110000000000000
000010100000011000010110100011001000010000100000000000
000000000000000001000000000101011100000001010000000000
000000000000001000000010011011101100011001110100000110
000000000000000101000011111111111101110110010010000110
000000100000000111100010000011101101001100110100000110
000001000000000001100010000111011001111100110000000111

.logic_tile 4 6
000000000000000101100110001001001011101001000000000000
000010000000001111000000000111001011110110010000000000
111010000000000111100011100111011010110001010111000000
100000000000001001100100000000101101110001010000100000
010010100001000001100111101001100001101001010100000000
110000000000100001100100001011101010100110010010000000
000010100000000001000111101001111111000110100000000000
000000000100000000100000001111011100001111110010000000
000010101010000101000011001001000000110110110110000100
000001000000000000100000000101101110010110100000100000
000000000000101111010110000101111100101000000110000000
000000000001000011110110011111000000111110100011000010
000000100001010111100110100000011100001100110000000000
000000000000100000000010010000011010001100110000000011
000000000000100011000111111001011110110101010000000000
000000000101010000100111010001001100111000000000000000

.logic_tile 5 6
000000000001011111100000011101101101001000000000000000
000000000000100111000011101111111011001101000010000000
111000000010011001100011111011111010000000010000000000
100010000110100111000111010011111011000001110010000000
110010000100001001000000001011011111001000000000000001
110001000000001111100010111111011011001101000000000100
000000100110000111100111101001000001100000010100000000
000001000000001111100010011011101000111001110001100011
000011100100000111100111100111011001110110100000000000
000010000000000000100000000101011000110101010000000000
000011100000000001000111100011111011000000100000000000
000011000000000001000110010001001110010100100000000010
000010000000000000000111101111011000111111000000000000
000001001010000001000110010001111000010111000000000000
000010100001010111000010011001111110010111100000000000
000000000000100001100011110101101010001011100000000000

.ramt_tile 6 6
000010101001000000000000000000000000000000
000000000100100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001100000000000000000000000000000
000001000110010000000000000000000000000000
000000001110100000000000000000000000000000
000000000000010000000000000000000000000000
000010000001010000000000000000000000000000
000001000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000

.logic_tile 7 6
000000000001010000000000000111001000001100111100000000
000000000000000000000000000000000000110011000000010100
111000000000000000000000000111001000001100111100000010
100000000000000000000000000000000000110011000000000000
010000100000000000000000000000001000001100111100000000
000011100100000000000000000000001101110011000000000010
000000000110100001100000010000001000001100111100000010
000001000001010000000010000000001101110011000000000000
000000000000000000000110010111101000001100111100000000
000000000000000000000010000000000000110011000010000000
000000000000010000000000000101101000001100111100000000
000000100000100000000000000000000000110011000000000100
000000000000001001100000000101101000001100111100000000
000000000000000001000000000000100000110011000000000100
110000000000101000000110000111101000001100111100000000
100000000000000001000000000000100000110011000000100000

.logic_tile 8 6
000000000110000000000000010101001000001100111100000000
000010100000000000000010000000000000110011000000010100
111000001100000000000110000111001000001100111100000010
100000000001000000000000000000000000110011000000000000
000000000100001000000110000000001000001100111100000010
000000000000000001000000000000001001110011000000000000
000000000001100001100000010101001000001100111100000010
000000000001110000000010000000100000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000100000000000000000000001100110011000000000100
000000000001001000000000000101101000001100111100000000
000000000001100001000000000000000000110011000000000100
000001101110000001100000000101101000001100111100000010
000011000000000000000000000000100000110011000000000000
110000000000000000000000000000001001001100111100000010
100000000000000000000000000000001001110011000000000000

.logic_tile 9 6
000000000000000111100010010011011101001001000000100001
000000000000000000100010001001101011000101000010000000
111000001010000011100111101011111101010100000000000000
100001000000001111100111111011011000001000000000000000
000001000010000000000011110101100000000000000100100000
000000000000000000000111010000100000000001000000000000
000001000000001001100111100111000000000000000100000000
000010100000010001000010000000000000000001000001000000
000011000000000001000111001011001011010111100000000000
000001000000000000100100000111011111000111010000000000
000000000000000001010110001111111001010111100000000000
000000000101011001000010011001101110001011100000000000
000000000000010111100111000001000001010000100000000000
000000000110000000100000001101001010110000110000000000
000000001010001011100011001001101110110100000000000000
000010000110001011000100000101111001101000000000000000

.logic_tile 10 6
000000000000001000000000000101100000010110100000000000
000000000000000011000000000000100000010110100000000000
111001000000101000000011110000011011011110100110000000
100010100001001011000011010011011001101101010010000000
110000000000000000000010000000000000010110100000000000
110000000001000000000000000001000000101001010000000000
000000001100000001000011100001100000010110100000000000
000000000000000000000111100000000000010110100000000000
000010100010100111100000000000000000001111000000000000
000000000001010000000000000000001011001111000000000000
000000000000000000000000000000011010000011110000000000
000000000000100000000000000000000000000011110000000000
000000101100000000000111100000000001001111000000000000
000010100000000000000100000000001001001111000000000000
001000000000000000000000000000000000000000000000000000
000100000000100000000000000000000000000000000000000000

.logic_tile 11 6
000000000010000000000110100011000001000000001000000000
000000000000010000000011110000001110000000000000010000
000000001100000000000000000111100001000000001000000000
000000000000000000000000000000101100000000000000000000
000000000000001111000000010001000000000000001000000000
000000000000000101100010100000101010000000000000000000
000000000000001101100000010001000001000000001000000000
000000000000000101000010100000101011000000000000000000
000000000000000001100010000101000001000000001000000000
000000001010000000100000000000101101000000000000000000
000000000000000111000000000111000001000000001000000000
000000100000001001000010000000101010000000000000000000
000000000010000000000011100011000001000000001000000000
000001000001010000000000000000101010000000000000000000
000000000000010011100110000011100000000000001000000000
000000000110000000100100000000001010000000000000000000

.logic_tile 12 6
000000000000000000000000000111000001000000001000000000
000000000000000000000000000000001101000000000000010000
000000000000000000000000000111000001000000001000000000
000000000000010000000010110000001100000000000000000000
000000100110000000000000000011000000000000001000000000
000001001010000000000000000000001101000000000000000000
000000000001000000000000000111000001000000001000000000
000000000000000000000000000000101110000000000000000000
000000000000000101000111010011000001000000001000000000
000000001010000000100010100000101100000000000000000000
000000000000101101000110100111100000000000001000000000
000000000001010101100010110000001111000000000000000000
000000000000011101100110100111100001000000001000000000
000010000000000101000010110000101111000000000000000000
000000100000000101100010110001100001000000001000000000
000001000110001101000110100000101101000000000000000000

.logic_tile 13 6
000000000001010000000000011000001000000100101100000000
000000001110000000000010000101001100001000010000010101
111010000000101011100000001101001000010100001100000000
100000000111010001100000000001000000000001010000000101
000000000000000001100000001000001000000100101100000000
000000000000000000000000000101001001001000010000000001
000000000000100011100000001111001000010100001100000000
000000000001010000100000000001100000000001010000000000
000000000010001000000000001000001001000100101100000100
000000000000000001000000000101001000001000010000000000
000000000000000001100000001000001001000100101100000001
000000000000000000000000000001001100001000010000000100
000000000011000000000110001111101000010100001100000000
000000000000000000000000000101100000000001010000000010
110000000000000000000110010111101001000101000100000000
100000001000000000000010000000101000000101000000000000

.logic_tile 14 6
000000000001011000000000000101000001000000001000000000
000000000000001001000000000000001100000000000000010000
000000000001010000000111100001000000000000001000000000
000000000010000000000100000000001011000000000000000000
000000000000001001100000010001100001000000001000000000
000000000000010111100011100000101011000000000000000000
000000101100001111000010010011000001000000001000000000
000000000000101011100110010000101111000000000000000000
000000000000100000000010100111000001000000001000000000
000000000000000000000110110000001010000000000000000000
000000000000000000000000000101000001000000001000000000
000000000010001101000000000000001010000000000000000000
000000000100000111100000000011000000000000001000000000
000000000000001101000000000000101110000000000000000000
000000000000010000000111110111100001000000001000000000
000001000000000000000111010000101011000000000000000000

.logic_tile 15 6
000010001110000000000110000000000001000000001000000000
000000000000000000000011100000001001000000000000001000
111000000000000000000000010000000001000000001000000000
100000000000000000000010000000001010000000000000000000
010000000000000000000010100000001000001000011100000000
010000000000000000000110111101001101000100100000000000
000000000000001000000000010101001000001000010100000000
000000000010000001000010000000101001001000010000000000
000000000001010000000000010101101011111101000100000000
000000000000000000000010001101011001111100100000000000
000001000000000000000000001111001100000010100000000000
000000100000000000000000000101110000000000000000000000
000010100001010000000110010101111010000011110100000000
000000000100000000000010001011011111000011100000000000
110001100000000000000000000111011001000000000000000100
100011100000000000000000001111111010000000010000000000

.logic_tile 16 6
000000100000001000000110000011001101010110000000000000
000001000000000111000000001101101001101001010000000000
111000000001010101000011111001001111001110000100000000
100000000000000000000011100101001011001000000000000000
000000001110001000000010000101101000000010100100000000
000000000000000001000000000000110000000010100000000000
000000000000001001100000000001011111000010000000000000
000000001000000001000011101111011000001011000000000000
000001000000000011100010000000001011001100000000000000
000000100100000000000100000000001010001100000000000000
000000000000000000000110010000011111101001000000000000
000000000000000000000010001111001001010110000010000000
000000000000000001100000010101111110010000000100000000
000000000000000000000010000111111000010110000000000000
000000000000000011100110011001011101001101000100000000
000000000100000000000010001011011011000100000000000000

.logic_tile 17 6
000001000000100101000111000001001010000000000000000000
000000000001010000100011110101010000010100000000000010
111000000000010000000000010111111010000111110000000000
100000000000001111000010101111001001001111110000000000
010001000000100011100111000011001001000000000000000001
010000100000000000000110111101111101000001000010000000
000010100000001111100111000001101100000010000000000000
000001000100001011100100001111111110000000000000000000
000101000000000001100110000101111101000010000000000101
000010100000000000000010001111011011000011000000100000
000001000000000000000110000000011110010111110110000000
000010100000000000000010000011010000101011111000000000
000010100110100000000110000000001010110000000000000000
000000000101000001000010000000011101110000000010000010
010000000000000111100111000000001100001100000000000000
010000000000000000000000000000011011001100000000000000

.logic_tile 18 6
000001000000100000000000000111000000000000001000000000
000000100000000000000011110000000000000000000000001000
000001000000000000000000000011101110001100111000000001
000010100000000000000000000000000000110011000000000000
000000000000100000000000000000001000001100111010000000
000000000001010000000000000000001001110011000000000000
000000000001000000000000000111101000001100111000000000
000000000000100000000000000000100000110011000000000100
000011000000000000000000000111001000001100111000000100
000010100000000000000000000000100000110011000000000000
000000000000000011100110100000001001001100111000000100
000000000110000001100100000000001101110011000000000100
000000001100100111000000000011101000001100111000000000
000000000001001001000010010000000000110011000010000000
000000000001010000000011100000001001001100111000000100
000000001010000111000000000000001110110011000000000000

.ramt_tile 19 6
000010001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 6
000000001000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
111000100000000000000000000000000000000000000000000000
100001000000000000000000000000000000000000000000000000
000000000000010111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000010000000000111100000001101001101111100000100000000
000000001000000000100011110011001011111000000000000000
000000000000001000000000000000000000000000000000000000
000010100000000101000000000000000000000000000000000000
000000000000100001000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000001000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 21 6
000000000110000000000000000111111000111111110010100010
000000000000000000000000001101111111101111110010100111
111000000000000000000010100111000000010110100000000000
100000001000000000000100000000000000010110100000000000
110000000001000000000110100000000000000000000000000000
010000000001000000000000000000000000000000000000000000
000000000000000011100000000111100000000000000100000000
000000000010000000000000000000000000000001000000000000
000000000000000000000000010111111000010100000000000000
000000000001010000000010110000110000010100000000000000
000000000001000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000001000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010000100000000111000000010000000000000000000000000000
110000001010000000000010110000000000000000000000000000

.logic_tile 22 6
000000000000001000000110011011001110000111010000000000
000000000000000001000010001011111011101011110000000000
111000000000000000000000000011101000010010100000000000
100000000000000000000000001001111101111011110000000000
110000000000001000000110101111101010100001010100000000
110000000000000101000000001011001011010001010000000000
000000100001000000000000000001001100010100000100000000
000000000010000000000000000101010000111110100000000000
000000000000000001100010000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000001000000000111000011000000000000000000000000000000
000000000000000000000111010000000000000000000000000000
000000001010000000000010000000000000000000000000000000
000000000000001000000000000011100000001001000100000000
000000000010001011000000000101001100101111010000100000

.logic_tile 23 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 24 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 6
000000000001010000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000001001110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010100001010000000000000000000000110000110000001000
000000000110100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 7
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 7
000000000000001000000000010101000001000000001000000000
000000000000001111000011110000101100000000000000010000
000000000000000111000000010011000000000000001000000000
000000001100000000100011110000101101000000000000000000
000000000001001000000000000001100001000000001000000000
000000000000110111000011100000001011000000000000000000
000010000000000001000010000001000000000000001000000000
000001000100000000100000000000101100000000000000000000
000000000011000011100010000111000001000000001000000000
000000000000101111100111110000001001000000000000000000
000010100000000000000000000101100000000000001000000000
000001000000000011000000000000001010000000000000000000
000000000000000000000000000111100000000000001000000000
000000000110001001000010000000101000000000000000000000
000000100000010000000000000011000000000000001000000000
000001000000100000000010010000001111000000000000000000

.logic_tile 2 7
000000000010000001000000010111000001000000001000000000
000000000000000000000010010000101101000000000000010000
000000000001010000000000000001000000000000001000000000
000000000110100000000000000000101101000000000000000000
000000000000001000000000000101000001000000001000000000
000000000000001111000011100000001011000000000000000000
000000000000000000000111000111100001000000001000000000
000000001010000000000000000000001100000000000000000000
000000000001011000000111010011100001000000001000000000
000000000000000101000111110000101111000000000000000000
000000000000001001000110100011000000000000001000000000
000000000000000101000010010000001000000000000000000000
000000000000000000000000010111100001000000001000000000
000000001010000000000011010000101100000000000000000000
000010000000000101100111000011000000000000001000000000
000000000110000000000111100000101011000000000000000000

.logic_tile 3 7
000000000000000101000111010001000000010110100000000000
000000000000000000000011000000000000010110100001000000
111000000000010000000010101101111101011001110110000010
100010101100011111000010101111111010111001100001100100
010000000000000001100010000001011011110011000000000000
110010000000010000000000001001111000000000000000000100
000010000000001000000010001111011110000001000000000000
000000000000000111000110101111101110000011010001000000
000000001110000000010010000000000000001111000000000000
000000000000100000000000000000001010001111000001000000
000010000111010000000000011000000000010110100000000000
000000000100000000000011100111000000101001010001000000
000001001100010000000010001001001101101100010000000000
000010100000000001000100001001011110101100100000000000
000110100000000011100000011000000000010110100000000000
000000000000000001000010001001000000101001010001000000

.logic_tile 4 7
000000000000000001100110000000011000010101010000000000
000000000000000000100000000101000000101010100001000001
111010000000000011100000010101001100100010000000000000
100000000000001001010011110111101011000100010000000000
110010000000100001000110001000000000000000000100000000
110000000001001001000110000111000000000010001010000001
000000000001000011100111101000000000011001100000000000
000000000000100111100100000101001010100110010000000000
000000100000101001100000001011001001000000010000000000
000011000001011011000000000101011000000001000000000000
000000000000000000000110001001111101101000010000000000
000000000000000000010010001011111111010110000000000100
000010000000000000000111100001000000000000000100000000
000000000000000111000100000000000000000001001010000001
110000000000000111000000011001111011101111000000000000
100000000000000001100010010111111111010110100000000000

.logic_tile 5 7
000000000000000000000011101011011101111101010000000000
000000000000000000000000001101111101001011100001000000
111001000101010111100000010000011000000100000100000000
100000000000000111000011110000010000000000000000100000
000000000011011011100110010000000000000000000100000001
000001000000001111000011110011000000000010000000000000
000000100001001011100011101111011111000001010000000000
000010000000100111100111011101011111000010010010000001
000000001000000000000011100101101011101111010000000000
000000001100000011000111101011011110001011100000100000
000000000000000111000011010000011010100011110010100000
000010101010000000110110001001001110010011110010000001
000000100000100001100000000101111000100110110000000000
000001000000001001000000001101001101101001110000000000
000000000000100011100010001001101010101011010000000000
000000000000000000000011110011001010001011010000000100

.ramb_tile 6 7
000000000001010000000000000000000000000000
000001000000000000000000000000000000000000
000000100000010000000000000000000000000000
000000000000100000000000000000000000000000
000000000010000000000000000000000000000000
000000000110100000000000000000000000000000
000010000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000000111000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000010000000000000000000000
000010100000000000000000000000000000000000
000000001000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 7
000001000000000000000110000101001000001100111100000000
000010000000000000000000000000000000110011000000110000
111000000000000000000000000000001000001100111100000000
100000000000000000000000000000001100110011000000000001
010000000000001000000000000111001000001100111100000010
000000000001010001000000000000100000110011000000000000
000010001110000000000000010000001000001100111100000010
000000000000000000000010000000001001110011000000000000
000000000000000001100000000000001001001100111100000100
000000000000000000000000000000001100110011000000000000
000011100000001000000000000111101000001100111100000100
000010100010000001000000000000000000110011000000000000
000000000110000000000000010101101000001100111100000001
000000000000000000000010000000100000110011000000000000
110010000000100001100110000111101000001100111100000000
100001000001010000000000000000100000110011000000100000

.logic_tile 8 7
000000000000100000000000010000001000001100111100000000
000000000001010000000010000000001100110011000000010100
111000001000001000000000000111001000001100111100000010
100000100000000001000000000000000000110011000000000000
000000001000010000000000000000001000001100111110000000
000000000001000000000000000000001001110011000000000000
000100000000000000000110000000001000001100111100000000
000100000000000000000000000000001101110011000000000100
000000000000101000000110000000001001001100111101000000
000000100000000001000000000000001000110011000000000000
000000001110000000000000010111101000001100111110000000
000000000000000000000010000000000000110011000000000000
000000100100100001100000000000001001001100111100000010
000001000000010000000000000000001101110011000000000000
110000000000100001100000000101101000001100111100000010
100100000001000000000000000000100000110011000000000000

.logic_tile 9 7
000000000000000101000111111011111011100000110000000000
000010100000000000000010000101011001000000110000000000
000000000000001000000011110011011110000001010000000001
000000000000000001000011010001000000010110100000000000
000000000001010111100011100011101000000000000000000000
000000001000000101100011111111111011000110100000000000
000000100001000111100111110101001100010111100000000000
000010000000100000100010001101011100001011100000000000
000000000000101011100000001111111000010111100000000000
000000000001001011100010010011111110000111010000000000
000000000000000111000110000001001100001001010000000000
000000000110001011000010110000101010001001010010000000
000000000000000101000110001111111111010111100000000000
000000000001000000100010001011101011001011100000000000
000000000001000011100000001001111000110100000000000000
000000000000001011100011100011011111010100000000000000

.logic_tile 10 7
000010101110000000000011000000000000000000000000000000
000000000000001101000100000000000000000000000000000000
111001000000001111100000000101111001010100000000000000
100000100000000001100000000101001000001000000000000000
110000000000001000000110000000000000000000000000000000
010000000000000101000000000000000000000000000000000000
000000000000100111100000000000001011110000000100000000
000000000001010000000010110000011011110000000000000001
000000000000000000000000010111101000010111100000000000
000000000000000000000011100001111110000111010000000000
000000000000000001100000000001000001100000010100000100
000000000000100000000000000000001100100000010000000000
000000000000000011100000000000000000000000000000000000
000000001110000000100000000000000000000000000000000000
110000001110000000000000000000000000000000000000000000
100010000001000000000011110000000000000000000000000000

.logic_tile 11 7
000000001010000000000000000000001000111100001010000000
000000000000000000000000000000000000111100000000010000
111000000000000000000000001000000000010110100000000000
100001000000000000000000000011000000101001010000000000
010000000000000000000000000000011110000011110000000000
100000000010000000000000000000010000000011110000000000
000000100001010000000000000000000000000000000110000000
000001001010000000000000001111000000000010000001000000
000000000000001011000000000000000001001111000000000000
000000000000001011100000000000001100001111000000000000
000000000000000111000000000000001100000011110000000000
000000000000000111000000000000000000000011110000000000
000000000001001000000000000111000000010110100000000000
000000001000000011000010000000000000010110100000000000
110000100000000000000000010000000000001111000000000000
100001001000000000000011000000001100001111000000000000

.logic_tile 12 7
000000101100000111100000001111101001011100000010000000
000011000000000000000000000001001111111100000000010000
000001001010000111100111010001100000010110100000100000
000000100000001101100011110000100000010110100000000000
000010100001000111100111100011011101110000000000000000
000000000000100000100000000111001011000000000000000000
000000000000000001000110010011011101100010100000000000
000000000000100001000010010001101000010100010000000000
000000000000000111100011100101101101100010000000000000
000010000000001001000010001101111101001000100000000000
000000000001000001100000001101011010110011000000000000
000000000000001001000010001001001111000000000000000000
000000100000001001000011000111000000010110100000000000
000001000000011011100011110000000000010110100000000000
000000000000001000000110101011001111100010000000000000
000000000000100001000010001111011010000100010000000000

.logic_tile 13 7
000000001110000011100000000000000000001111000000000000
000001000000000111000000000000001000001111000000000000
000100000000100000000010100011111010100010010000000000
000000000001011001000000001111111000000110010000000000
000010100000001001100010100000011100000011110000000000
000000000000001011000000000000010000000011110000000000
000000001100000001000111100000011010000011110000000000
000000000000000000000000000000000000000011110000000000
000010000000000001000010000101000000010110100000000000
000000000000000000100000000000000000010110100000000000
000000000000001000000010011001101010110011000000000000
000000000000000011000010111001011100000000000000000000
000000000000000000000000010000000000001111000000000000
000000000000000001000010110000001011001111000000000000
000000000000000000000000000101011100100000000000000000
000000001000000000000000001011001110000000010000000000

.logic_tile 14 7
000000001010000000000000000111100001000000001000000000
000000000100000000000000000000101100000000000000010000
000000000000110000000000000101100000000000001000000000
000000000001011001000010110000001111000000000000000000
000010001100000000000000000011000001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000101000000010011000001000000001000000000
000000000000000000100010100000001011000000000000000000
000001000001010011100111000011000001000000001000000000
000010100100001111000100000000101110000000000000000000
000010100000000000000000000001100000000000001000000000
000000000000001101000000000000101110000000000000000000
000000000000000000000000000111100001000000001000000000
000010100000001001000010010000001111000000000000000000
000001100000001011100110100000001000111100001000000000
000001000000000011000011110000000000111100000000000000

.logic_tile 15 7
000010000000001000000111100001100001000110000000000000
000000000000000001000100000000001010000110000000000000
111000000000010111000110100001001011010011110000000000
100000000000000000100010100000001100010011110010000000
110000000000000111100000000101100001100000010000000000
010000000101000000100000000000101010100000010000000000
000000001110000101000010100101111010000010100000000000
000000000000100000000010100000100000000010100000000000
000000000000000111000000001001101110000110000010000000
000000000010000000100011001101111000000001000000100010
000001100001001001100000000101111001011110100000000000
000010100000110111000000000011011001011111110000000000
000000000001010000000000011000000000000000000100000000
000010001010000000000010000011000000000010000001100011
110000101110100000000000000000000000001111000000000000
100001000001000000000000000000001001001111000000000000

.logic_tile 16 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000100000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000100000000100000000000010000000000000000000000000000
000000000001010001000011100000000000000000000000000000
000011000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000001010001000000000000000000000000000000000000
000000001100000000100000000000000000000000000000000000
000000000000000000000000000000011100101100010100000000
000000000000000000000000001101001100011100100010000000
000000000000000000000000001000001101110001010100000000
000000000000000000000000000101001011110010100001000000

.logic_tile 17 7
000001000000001001100010101101011110110011000000000000
000000100000001011100100000011111011000000000000000000
111000000000001001100111000011101010100000000000000000
100000000000001001000110101011101010000000000000000000
000001000000001101000110000001100000000000000000000000
000010101010010001100110000011100000010110100000000000
000000000000001011100110010111011011100010000000000000
000000000000000011000110010011111010000100010000000000
000010001010001011100110000111111101010000000100000000
000000001010000011100000000001001001101001000010000000
000000000000001101000111011001011000010000000100000000
000000000000001011100010000001011110010010100010000000
000000000000010111100110100101101001110000000000000000
000000000000000001000000000111111111000000000000000000
010000000000001011100010100111111001110011000000000000
110000000000000001100011100001001101000000000000000000

.logic_tile 18 7
000000000000000000000000000111001000001100111000000000
000000000110000000000000000000000000110011000001010000
000010100001000000000000010011001000001100111000100000
000000000000000000000011110000000000110011000000000000
000000000000100000000000010000001000001100111000000000
000000000001000000000011110000001101110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000011110000001011110011000001000000
000000001100100000000000000000001001001100111010000000
000010000001001101000010110000001101110011000000000001
000000100000000000000000010001101000001100111010000000
000000000000000000000011010000100000110011000000000000
000010001100001000000000000101101000001100111000000100
000000000000101011000000000000100000110011000000000010
000000000000000000000000000000001001001100111000000000
000000000000001101000000000000001110110011000000000000

.ramb_tile 19 7
000000000001000000000000000000000000000000
000000001100100000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 7
000000000000001000000010100000000001000000100100000000
000000000000000001000100000000001100000000001000000000
111000100000001000000000000101011010110000100000000000
100001000000101111000000000111111010110000110010000000
000000000000000011100111001101101001110000000000000000
000000000000001101000000000011011010110000010000100000
000000000001001001100011100000000000000000000000000000
000000000110001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000010001000000000000001011101010000100000000000
000000000010100101000000001001001111110000010000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
010000000000000000000000001000001010010111110000000000
010000000000000000000010001111000000101011110010000000

.logic_tile 21 7
000010000001010101000000000001000000000000001000000000
000001000000100101000010110000001001000000000000001000
111010100001010000000011100101001000001100111000000000
100000000000000101000010110000001010110011000000000000
000000000000000111000000000001101001001100111000000000
000000000000001101000010110000101010110011000000000000
000000000000000101000000010001101000001100110000000000
000000000000000111100011000000101111110011000000000001
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001000000000001000000000
000000100001001000000000001001000001000000000000000000
000001000100000011000000000101001011100000010000000000
000001000001010000000000000001001010001100110000000000
000000001100100000000011100000011010110011000000000000
110000000000100000000000000001111010000010000000000000
010000001011000000000000001101101010000000000001000100

.logic_tile 22 7
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
111010000000000000000011100000000000000000000000000000
100000000000001111000000000000000000000000000000000000
010000001010000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000100000000101100011100000000000000000000000000000
000000001010100000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000001001000111110000000000000000000000000000
000000000000000000000000000011011010110110100100000000
000000001000100000000011111011011110101001011000100000
000000000000001000000000000111011001001001010000000000
000000000000001001000000001011011101010110100000000000
010000000001000000000000010101100001101111010100000000
010000000000100000000010000000001111101111011000000010

.logic_tile 23 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000010000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.logic_tile 24 7
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000
000001000110000000000000000000000000000000000000000000

.dsp2_tile 25 7
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 8
000000000000000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000010000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000100000000000000000000000000000000110000110000001000
000101000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000010000110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 8
000000000000001000000011110001100001000000001000000000
000000000000000111000111010000001111000000000000010000
000000100000001111100000010001100000000000001000000000
000001000000000111100011100000001001000000000000000000
000100000000010111100000000101100000000000001000000000
000000000100001111100011110000101010000000000000000000
000000000000000111000111110001000000000000001000000000
000000000000001111000111110000101011000000000000000000
000001000000000111100000000011000001000000001000000000
000000000000010000000000000000001001000000000000000000
000000000000000000000000000101100001000000001000000000
000000000000000000000000000000101010000000000000000000
000000000011000000000000000111100000000000001000000000
000010000100100000000000000000101000000000000000000000
000000000000000000000111100101100000000000001000000000
000000000000000000000110010000001010000000000000000000

.logic_tile 2 8
000000000000100111100000000111000000000000001000000000
000000000001010000000000000000001110000000000000010000
000000100000000000000000010001100000000000001000000000
000001001010000000000011100000101000000000000000000000
000001000000000111000000010011100001000000001000000000
000000100000000000000011110000101100000000000000000000
000000100000000111100000000111100000000000001000000000
000001000110000000100000000000001011000000000000000000
000000000000100000000000000111100000000000001000000000
000000000001010000000000000000001111000000000000000000
000000000001000111000110110011100000000000001000000000
000000001010101111100010100000101111000000000000000000
000000000100001101100110110111100001000000001000000000
000000000000000111000011100000101010000000000000000000
000000100111011101100000000101000001000000001000000000
000001000000001111000011100000001100000000000000000000

.logic_tile 3 8
000000000010100000000010001001111010101000010000000000
000001000001010000000100000101101110001000000000000000
000000000000010000000111100101100000010110100010000000
000000000000000000000000000000100000010110100000000000
000000101101010000000000000000000001001111000010000000
000001000000010000000000000000001100001111000001000000
000000000000000011100010000000000000010110100000000000
000000000000001101000100000011000000101001010001000000
000000000000000001010010001000000000010110100010000000
000010000000000000100100000111000000101001010001000000
000000000000001000000010000000000000010110100010000000
000000000000001101000100001001000000101001010000000000
000000000000000001000000000011100000010110100010000000
000000001010000000000000000000100000010110100000000000
000001000000010001000000000000000000010110100000000000
000010100000000000000000001011000000101001010001000000

.logic_tile 4 8
000000000000001101000111100011101001111111100100000000
000000000000001111100100001101011011111110100010000000
111000100000100111100111111111001101111111100110000000
100001000000010101000011000101111001111110100000000000
000000000000001011100010110001011110101011110100000000
000000000100000101100011010000000000101011110000100000
000000000001001011100111110001011001101011010000000000
000000000000100111100011010011011011000111100000000000
000100000000000001000111011101011111100010000000000000
000000000110000001000011100101111111000100010000000000
000000000000101001100011001001001010110010110000000000
000010100001000001010100000001001100100001110000000000
000000000000000000000110001101011000101111010110000000
000000101010000000000000000111011100101111110000000001
000000001110001001000111010011111001000000000000000100
000000000000000111000011001011001101001000000000000000

.logic_tile 5 8
000000000000001000000010011011011000010111100000000000
000000000000000111000011110011111110000111010000000000
000000000100000001000011100111111000100000110000100000
000000000000001101100000000111101001101111110000000000
000010100001001111000000000101111100010000110000000000
000001001110001111100010000000111100010000110000000000
000001000000001111000111111001011100010111100000000001
000000100000000001100011101011101011000111010000000000
000010000000001000000010001011011100010111100000000000
000001000000000001000010110101111111001011100000000000
000000001010001000000011101001001101010111100000000000
000000000000000011000000000001011111000111010010000000
000110100000000111100111110101011011100001010000000000
000000000110001001000010000101001100000010100010000000
000000000000001000000010010101011011100000000000000000
000000000000001011000110011111011110101001010001000000

.ramt_tile 6 8
000000000000000000000000000000000000000000
000000000110100000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000011100000000000000000000000000000000000
000010000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000110010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000

.logic_tile 7 8
000000001100000000000000000111001000001100111110000000
000010100000000000000000000000000000110011000000010000
111001000000000001100000010101001000001100111110000000
100000100000000000000010000000000000110011000000000000
010000000000000001100000000111001000001100111110000000
000000000000000000000000000000100000110011000000000000
000000000000010000000000000111001000001100111100000000
000000000100000000000000000000100000110011000010000000
000000001000000000000000000111101000001100111100000000
000000000110000000000000000000000000110011000001000000
000000100000010000000110000000001001001100111100000000
000001000000000000000000000000001000110011000001000000
000000000000001000000110010000001001001100111100000000
000000000000000001000010000000001001110011000000000001
110001000000101000000000000000001001001100111100000000
100000100110000001000000000000001101110011000010000000

.logic_tile 8 8
000000000000000001100110000111001000001100111110000000
000000000000000000000000000000000000110011000000010000
111000000000001001100000010000001000001100111100000000
100000000110010001000010000000001000110011000000000000
000010100110000000000000000000001000001100111100000000
000001000000000000000000000000001101110011000000000010
000001100001000000000000000000001000001100111100000000
000011100110100000000000000000001001110011000000000000
000000000000000000000000010000001001001100111100000000
000000000001010000000010000000001000110011000001000000
000010000000000000000110000000001001001100111110000000
000000000100000000000000000000001000110011000000000000
000000000000001000000000000000001001001100111100000000
000000000000000001000000000000001001110011000000000000
110000000110000000000000000000001001001100111100000000
100000000001000000000000000000001101110011000000000000

.logic_tile 9 8
000000001100000111100110011101001001100001010000000000
000000000000000000100010000001011110000010100000000001
000001001110000000000110101011101110010111100000000001
000010000000001111000000001001111101001011100000000000
000010100100001011000110100111011010010111100000000000
000000000000000011000011101101101111000111010000000000
000000000000000001000110000000011110011100000000000000
000000000000000001000011111111011100101100000000000000
000000000001001111000111001001011100010100000000000010
000010100110001111100000000101011010000100000000000000
000000000000100111000010011101111000011110100000000001
000000000000010000100111101101101011111101010000000000
000000000101011000000011010111101101110000100000000000
000000000000001011000111001001111000100000010000000000
000000000000100011100011100011001111000110100000000000
000000000001000000100011110111011100001111110000000000

.logic_tile 10 8
000001000000101000000010100000000001000000100100000000
000000100000011011000011000000001000000000001000000000
111000000000000000000010010001001000010000100000000000
100000000000001111000111111101011101000000100000000000
110010100010001101000000010000001011000000110000000000
110001000000000001000011000000001010000000110000000110
000000000000000101000000011001111101010111100000000000
000000000000000111000010000101111001001011100000000000
000000000000000000000110001000000000000000000100000000
000000001100000000000000000111000000000010001000000000
000010000000000000000000011000000000010000100000000101
000000000000000001000010001101001001100000010000000000
000001000000100000000111001000000000000000000100000000
000010000001000000000100000011000000000010001000000000
110000100000000111000000011101011001100000000000000000
100000000100000111000011111111001110010110100000000000

.logic_tile 11 8
000000000000000000000000011101001100101000000110000000
000000001010000000000010001001110000111110100001000010
111000000000000000000000010000011010000011110000000000
100000000110001011000011110000010000000011110000000010
010000000000000000000111101101111100000110100000000000
110000000000000000000010000001011101001111110000000000
000000000001000000000010100000000000000000000000000000
000000000000000111000100000000000000000000000000000000
000001000000000000000010010000000000000000000000000000
000010101000000000000011100000000000000000000000000000
000000000000000000000010000000001000100011110100000101
000000001000000000000000000111011011010011110001000000
000000000000001111100000010111011010011111000100000000
000000000000000011000011100000101001011111000000000110
000000000000100000000000001111000001111001110100100000
000000000001000001000011011111001110010000100011000000

.logic_tile 12 8
000000000000110000000110000000001110000011110000100000
000000000000010000000010100000010000000011110000000000
000000100000000111000000000101101110110011000000000000
000001000010000000100000000011011011000000000000000000
000000000000000001100010100000001100000011110000100000
000000000000000000000010000000010000000011110000000000
000000000000000011100000001011001100110011000000000000
000000000000000000000000000111101110000000000000000000
000000100001000111000010101111111100100000000000000000
000001000110100001100010000111111001000000000000000000
000000000000000000000110000111000000010110100000000000
000000000000000101000000000000000000010110100000100000
000000000001000101000010100000000001001111000000000100
000000000000101101000110100000001100001111000000000000
000000000000000101100000001101001010100000000000000000
000000000000001101000010000001011001000000000000000000

.logic_tile 13 8
000000000000001001100111101001011010100000000010000000
000000000000000011000100001001011101000000010000000000
000000000000000011100010101101001010100010000000000000
000000001000000000000110110001101010000100010000000000
000000000000000101000010101001001110110011000000000000
000000000000000001100111101101101000010010000000000000
000001000000101101000010001011111111100000000000000000
000000100001010011000010001111111001000000010000100000
000000100000001001000000010000001100000011110000000000
000001000000000111000010000000000000000011110000000000
000000000000001000010110010011111111100000000000000000
000000000000000101000010001101001101000000010000000000
000010000000101101000010100000001111110000100000000000
000000000000010011000010000011011010110000010000000000
000001000000101101000010111111001111100010000000000000
000010100001001101000010110101101110000100010000000000

.logic_tile 14 8
000000000000001000000111000000000000001111000000000100
000000100000000011000000000000001101001111000000000000
111000001100000111000000000000000001001111000000000000
100000000000100000000010110000001011001111000000000010
110000000000001000000111000000001010000011110000100000
110000000000001011000110000000000000000011110000000000
000000000000000000000000000001000000010110100000000000
000000001010100000000010000000000000010110100000000010
000000000000000000000000001101000001100000010000000000
000000000000010000000010001011101001000110000000000000
000010100001000000000000010101000000010110100000000000
000000000000000000000010100000100000010110100000000000
000000000000000000000010100001000000010110100000000000
000000100000000000000000000000100000010110100000000000
110000000000000000000000000000000001000000100100000010
100000000000000000000000000000001000000000000000000111

.logic_tile 15 8
000000000000000000000010101000000000000000000110000000
000010000000000000000000001111000000000010000001000111
111010100000001011100000000000011000100011110000000000
100001001100001111100011101001001110010011110010100000
110000000000000000000111000111000001100000010000000010
110000000000000000000100000000001001100000010000000000
000010100000000011100000010000000000000000000000000000
000001000000000000000011010000000000000000000000000000
000000000010000000000000000001100000000000000110000000
000000000000000000000000000000000000000001000010000000
000000001100111000000000000011100000000000000100000000
000001000000100011000000000000000000000001000010000100
000000000000000000000111001101111110111111000000000000
000000000000000111000100000101101011101001000000000000
110000000000101000000111100000000000000000000000000000
100000000001001101000000000000000000000000000000000000

.logic_tile 16 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000010101001100000000000000000000000
100000000000000000000110101101100000111111110000000000
110000000001000001100010010101001111000100000000000000
110000000000000000000111110101101011100000000010000000
000000000000000000000010100000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000011000000000001000000000000000001000000100100000000
000000000110000000100010000000001110000000000011000010
000000000000001001000111000000011000001100000000000000
000000000000001101100100000000011011001100000000000000
110000000000001000000000001011101111000010000000000000
100000001010000011000010010011101111000000000000100010

.logic_tile 17 8
000001000001100001100000011001001100111101010100000000
000000101011110000100010010101000000101000000000000000
111000100000000000000110001101011110101000000000000000
100000000000000000000100001011000000000000000000000000
110001001111101111100000001000011100110100010100000000
000010000001111001000010000101001001111000100000000000
000000000000001111000010111111101111100010010000000000
000000000010001111000010100111111001001001100000000000
000010100000000011100000001001111110111101010100000000
000001001000001101000011100101100000101000000000000000
000010100000000111100110011111011011000000000000000000
000000001010000000100010000101011011001000000000000000
000000000100100101000111000011101010110011000000000000
000000000000010000000000001001001101000000000000000000
000000000000000001100010110011101101001000000000000000
000000000000000111000110101101101111000001000000000000

.logic_tile 18 8
000000000000000000000000000000001001001100111000000001
000000000000000000000000000000001100110011000000010000
000000000001010000000000000000001001001100111000000001
000001000000000000000010110000001010110011000000000000
000001001010010000000000000000001001001100111000000000
000010100000100000000000000000001001110011000000000000
000010000000000000000111000101101000001100111000000001
000000000100001101000110100000100000110011000000000000
000000001110000001000000010011001000001100111000000000
000010000000001001100010000000000000110011000010000100
000000000000000111100000000000001001001100111010000000
000000000000000001000000000000001111110011000000000000
000000000001100000000000000000001000111100001000000000
000000000000110000000000000000000000111100000000000000
000000000001000000000000001011001101101011010000000000
000000000000100000000010001101011100001011100000000000

.ramt_tile 19 8
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000001001010000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000010010000000000000000000000000000
000010100001110000000000000000000000000000
000001000000000000000000000000000000000000
000000100010000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000

.logic_tile 20 8
000000000110000111000111001011001110000110100000000000
000000000000000001100010001001111011001111110000000000
111001100000000111100110010001101000000110100000000000
100010100000101001100011100001011001001111110000000000
000000000000001000000111000001100001010000100000100000
000000000000000011000010110000001010010000100000000000
000000000000001111100111110000000000000000100100000000
000000001000000001000111100000001010000000000000000000
000010000000001011100111100000011011000110100000000000
000000000000000111100011101111011011001001010000000000
000000000000001000000000001101011100001000000000000000
000000000000001011000000000101101100010100000001000000
000000000000000000000011110001101010100000000000000000
000000001100000111000111001001111100001000000001000000
000000000001000000000000000001001101100010000000000000
000010001000100000000011110111011111001000100000000000

.logic_tile 21 8
000000000000001101100010101011001010100000010100000000
000000000000001011000110100101001010110100010000000000
111000000000000101000000000101111111000110100000000000
100001000000101101000000000011111101011111110000000000
010000000001010101000111001101101101101000010100000000
110000001110101101000010010101101000101000100000000000
000000000000000011100110001111001100010000100000000000
000000000000100111100010100001101000000000010000000000
000000000000000001000000001011001111110111110000000000
000000000000000001000010001011001100100011110000000000
000000000000000000000011100101101000111001000100000000
000000000100001111000111111001011100110000000000000000
000010100000001000000111111111001010111001000100000000
000001001100001011000110100101111000110000000000000000
110000100000000101100111001000001100101000000000000000
110000000000000000100100000101010000010100000000000000

.logic_tile 22 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000101100011100000011100111111100100000000
110010101100000000000100000111001010111111011000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000111000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 23 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 8
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 9
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 9
000000000000000000000011100001000001000000001000000000
000000001000000000000000000000101010000000000000010000
000000000000000000000010000011100001000000001000000000
000000000110001101000100000000001011000000000000000000
000000000000001111000010100001100000000000001000000000
000000000000000111000110110000101011000000000000000000
000010000000000101000010100001100000000000001000000000
000000000000000000100110110000001010000000000000000000
000000000001010000000000000111100000000000001000000000
000001000110000000000000000000101010000000000000000000
000010000001010001010000000101100001000000001000000000
000001001010100111000000000000101100000000000000000000
000110000000000000000110100101000000000000001000000000
000100000000000000000110000000101111000000000000000000
000100000000000000000000000000001000111100001000000010
000000000110000000000010100000001111111100000000000000

.logic_tile 2 9
000000000000010111000000000011100000000000001000000000
000000000100000000000000000000001100000000000000010000
000000000000000011100000000111000001000000001000000000
000000000000000000100000000000101111000000000000000000
000000000001000000000000010011000001000000001000000000
000000000110000000000011110000101110000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000010110000001011000000000000000000
000000100000000000000010100101100000000000001000000000
000000000000000111000110110000101110000000000000000000
000000000000000101000111010111100001000000001000000000
000000001100001101100111100000101000000000000000000000
000000000000000001000010000001000000000000001000000000
000000000000100000000100000000001101000000000000000000
000010000001010011100010100011100001000000001000000000
000000000000000000000110110000101101000000000000000000

.logic_tile 3 9
000000000000000000000011100111000000000000001000000000
000000000010000000000000000000101111000000000000000000
000000100001000000000111110011101001001100111000000000
000001000000100000000011000000101001110011000000000000
000010101110001001000000000011101001001100111000000000
000000001010001111000000000000001010110011000000000000
000001000000001111100000000001101000001100111000000000
000000100000000111100000000000101010110011000000100000
000001000000000011100000000111101000001100111000000000
000000001010001111100000000000101010110011000000000000
000000000000001001000000000111001001001100111010000000
000000000000001111000011100000001010110011000000000000
000000000000100001000111010001001001001100111000000000
000010000001000000000011000000101100110011000000000000
000000000000000000000000010011001000001100111000000000
000000000100000000000011000000001100110011000000000000

.logic_tile 4 9
000000100000001101100110010011001111101001110100000000
000001000000000111000010101111001100000000100000000100
111000000000010000000000010001011000100000000000000000
100000000000000000000011000001011111110100000000000000
000011000000001001000000010011101011100010010100000000
000010100110000111000010000011111101100001010000000001
000000000000001000000000011000001101001100110000000000
000000000000001011000010000101011011110011000000000000
000100000001110111100000011001001011000100000000000000
000000000110000101000010001111111100000000000000000000
000010000000001000000010011001101000101000010000000000
000000000000000011000010100111111010001000000000000000
000000000000000000000010001001011110101000000110000100
000000000000000101000010011011111100011101000000000000
110001000000000000000010000101011110100100010100000000
100010100100001001000110000111011100101000010010000100

.logic_tile 5 9
000000100000001111000111100101111001100000110000000100
000001000000100101100000001011011101101111110000000000
111001001010000101100010100000000000101111010100000000
100010000000000000000110110101001100011111100001000000
000000000001000011100111100001111010111011110100000000
000001000100100111100111100111011010101011110010000000
000000000000000000000111110001001010000110100000000000
000000000000001001000111001001011110001111110001000000
000000000000000101100000001001001011110110100000000000
000000001000000000100011010111011011111010100000000000
000001001110100001000000001101111110110011110000000000
000010000001000011000010000111111011100011010000000010
000000000001000111100000000001011110101000000000000000
000000000000100001000000000000110000101000000001000101
000000000000000111000011101011111001110001110000000000
000000000000001001100111110011011010011011100000000100

.ramb_tile 6 9
000001000010000000000000000000000000000000
000000100000000000000000000000000000000000
000001001100100000000000000000000000000000
000000100000000000000000000000000000000000
000010001000010000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000000000010000000000000000000000000000000
000000001010100000010000000000000000000000
000000001010000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000010000000000000000000000
000000000001010000000000000000000000000000

.logic_tile 7 9
000001100000001001100110000000001000001100111100000001
000011100001010001000000000000001000110011000000010000
111000000000000000000000000000001000001100111110000000
100000000000000000000000000000001000110011000000000000
010000000000100000000000000000001000001100111100000000
000010000110000000000000000000001101110011000001000000
000000000000000000000000010000001000001100111100000000
000000000001010000000010000000001001110011000000100000
000001000111010000000000010000001001001100111100000000
000010000000000000000010000000001100110011000000000010
000000001100101001100110000000001001001100111100000100
000000000001010001000000000000001100110011000000000000
000010101000000000000000000101101000001100111100000100
000000000001000000000000000000100000110011000000000000
110000000000000000000000000000001001001100111100000001
100000000000000000000000000000001101110011000000000000

.logic_tile 8 9
000001000000000000000000000101001000001100111100000000
000000100000000000000000000000000000110011000000010010
111000000000000000000000000101001000001100111100000000
100000000110000000000000000000000000110011000010000000
000010000110001001100000010101001000001100111100000000
000000000000000001000010000000100000110011000000000000
000000000001000001100000000111001000001100111100000000
000000000110100000000000000000100000110011000000100000
000000000000000000000000000000001001001100111100000000
000000000110000000000000000000001100110011000000000000
000001000000001000000110000101101000001100111100000000
000010000110000001000000000000000000110011000000000001
000001000000000000000110000111101000001100111100000100
000000100111010000000000000000100000110011000000000000
110000000110000000000000010000001001001100111100000000
100000000000000000000010000000001101110011000000000000

.logic_tile 9 9
000000100100010111100111011111011011010111100000000000
000011000000100000100010101101001010000111010000000000
111000001110001011100111110001101000000110100000000000
100000000000001111100011010001111110001111110000000100
110000000000001000000000001101001101110100000000000000
110000001010000001000000000001001100010100000000000001
000001000000001011100111000111011111101001000000000100
000000101001000101000110101111011110000110000000000000
000010100000011111000000011000001001010000110000000000
000000000000000101000011111101011101100000110000000000
000000001110001111100000011011011111000001000000000000
000000000000001101100010000011001011001001000000000000
000000100000000011100111000111011001010111100000000000
000000000000001011100011101011011100000111010000000000
110001000000001011100111001000000000000000000100000000
100010100001010001000000000001000000000010001011000000

.logic_tile 10 9
000000000000000111100000001001011010010111100000000000
000000101100000000100010001001001111000111010000000000
111000000000100101100010110001101101000001000000000000
100000000001011101000011101101001001001001000001000000
010010001100101101000111100101111010010100000000000110
010001000001001011100111100000010000010100000000000000
000000000000010111100000010000001010110000000000000000
000000000000000101000010000000001000110000000000000000
000000000000001000000110001101001100000001000000000000
000000000000001111000000000101011011000001010000000000
000000000000000000000000000111101010101000000100000100
000000000000000000000000000000000000101000000000000000
000000100000001000000111100101111010101000000100000010
000001001110001011000100000000100000101000000000000000
110000000000000001100111101101011110110100000010000000
100000000000100000000000000001111110101000000000000000

.logic_tile 11 9
000000000101000000000000010000011000000100000100100000
000000000100000000000011110000010000000000000001100000
111000000000001000000011100101011101110000100000000000
100000000000001011000011100011011111100000010000000000
010000000000100111000000001000000000000000000110000000
010001000011000000100000000111000000000010000010100000
000000000001000000000000000111000000000000000110100000
000000000010000000000000000000100000000001000010000000
000000000000000001100000001000000000000000000100000001
000000001001010000100000001001000000000010000000100001
000000000000000000000000000001101110001100110000000000
000000000110000000000011110000000000110011000000000000
000010100110000011000111000000000000000000000000000000
000001000000000000100000000000000000000000000000000000
110001000000001011100000000000000001000000100100000001
100010101000000011000011100000001110000000000010000001

.logic_tile 12 9
000000000000010111100000000001000000000000000100000000
000000000110000000000000000000000000000001000001000010
111000000000000000000011110011000000000000000100000001
100000000000000000000111110000000000000001000000000011
010000000001000000000011101000000000010110100000100000
110000000000000000000110111001000000101001010000000000
000000100000000000000000000000000000010110100000000000
000000000000000000000000001111000000101001010000000100
000001100011000000000000000000001010000011110000000000
000010100001111111000000000000010000000011110000000010
000000000110000000000000010000000001000000100100000000
000001000000000000000010100000001110000000000010100000
000011000000000000000000001000000000010110100000000000
000000000000000000000010001011000000101001010000100000
000000000000001000000000001000000000000000000100000001
000000000000100111000000001001000000000010000000000010

.logic_tile 13 9
000001000000000000000000000101000000010110100000000000
000000100000000000000000000000000000010110100000000010
111000000000000000000000011000000000000000000100100000
100000000000000000000011010011000000000010000000000011
110000001010000000000000000000000001000000100100100001
010000000000000001000000000000001011000000000000000000
000000001110000011100011100000011100000100000100100001
000010000001010000000000000000000000000000000000000000
000000000000100000000000000000000001000000100100000001
000000000000000000000010010000001110000000000000100000
000001000000000111000000000101100000010110100000000000
000000100000000001100000000000000000010110100000000010
000000000000000000000000000000001110000100000100000001
000000000000000001000000000000000000000000000010000010
110000000000000001000000011001111010100010000000000000
100100000000000000100011101111101010000100010000000000

.logic_tile 14 9
000000000000000000000000001000000000000000000100000000
000000000000000000000011101001000000000010000000000110
111000000000010000000000010011000000000000000100100000
100000000000100000000011010000100000000001000000000001
010000001001010000000111100111000000000000000100000000
110000000111100000000110010000000000000001000000000110
000000000000000000000111000001000000000000000110100001
000000000000000000000100000000100000000001000001000000
000000000000010000000000010000000001000000100110000000
000000000001100000000011000000001011000000000000000100
000000001110000000000000000000000001000000100100000011
000000001100000000000011110000001110000000000001000000
000010000000001000000000000000001010000100000100000000
000001000000010111000000000000010000000000000011000010
110000000000000000000000000000011100000100000100000101
100000000100000001000000000000010000000000000001000000

.logic_tile 15 9
000000001110100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
111000000000001000000000000000011100000100000110000000
100010000000000101000000000000000000000000000000000000
010001001010001000000011100000000000000000000000000000
110010001100001111000100000000000000000000000000000000
000000100000001001000000000000011011110110100000100100
000000000000000111100000000101001010111001010000000000
000100000000000000000000000000001110000100000100000100
000000000000000000000000000000000000000000000000000000
000100000000001000000000000000000000000000000000000000
000000000100000001000000000000000000000000000000000000
000001000000000000000000001000000001100000010000000000
000000100000001111000011110101001000010000100000000000
110000100001000000000000000101100000110110110010000000
100000000000000000000000000101001111101001010000000000

.logic_tile 16 9
000000000110000001000000011011011110101001100110100000
000000000000000111100010011001011110010101100010000010
111000000000001011100110010000000000000000000000000000
100000000000001111000011000000000000000000000000000000
110000000000100111100000000001111100110110100000000000
110000001010000000100000001001111100111000100000000000
000011101110001000000000011011111111101101110110000000
000010101010001011000011010001101011000100100010000010
000000000000001011100000011001001111110100010100000000
000000000000000011100011001011001000010001110001100010
000000100000000011100110101011111111111000100100000000
000001000110001111100011100011111110101110000010000010
000010000000000011100111010101111110101001100100000100
000000000100001001000011010101011101010101100001000010
000000000000000111100011001001011100111000100101000000
000000000000001001100011101111001111011101000000000100

.logic_tile 17 9
000000100000100000000000010001111100100010100000000001
000000000001010101000010101101111111101000100000000000
111000000000111111000110101011101010100010000000000000
100000000001010011000000000111001010000100010000000000
110000100000001011100110100101011110100010100000000000
000001000001001111100010101111111011101000100000000000
000000000000000101100000010000011010110011000000000000
000000000010000101000011010000001111110011000010000000
000000000000000001100010001011000000111001110100000000
000000000000000000000010010001101010100000010000000010
000000100000001000000110001101101100100010000000000000
000000000000000101000000000101011111000100010000000000
000000000000100000000110110001101100110000000000000000
000000100001010000000010100001001001000000000000000000
000000100000001000000000011001100001100000010100000000
000000000100000001000011111001001011110110110000000010

.logic_tile 18 9
000000000000000101000111011011101110111101010100000100
000001000100100000000010001101100000010100000000000000
111000001100000011100111101101111110110011110000000000
100000000001010000000000000111011011000000000000000000
110000000000000000000011100000011000001101010100100000
000000000000000000000010101011011001001110100000000010
000000000000000101000111001011100001101001010100000000
000000000000100000000000000001101101011001100000000010
000000000000000000000000010001011101101000110100000000
000000000000100000000011100000011110101000110000000000
000010000000001000000010000000001011101100010100000000
000000001000001011000011111001011101011100100000100000
000000000000100001000000000011101011111000100100000000
000000000000011111000000000000111111111000100000000000
000000000000000111000010000111011101101100010100000000
000000000000001001100000000000001101101100010000100000

.ramb_tile 19 9
000000000000100000000000000000000000000000
000000001000010000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000010000001000000000000000000000000000000
000000000110100000000000000000000000000000
000001000000100000000000000000000000000000
000000100000010000000000000000000000000000
000000000001010000000000000000000000000000
000000000010000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000100000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 9
000000000000000000000111100101011010111101010100000000
000000001100000000000100000011100000010100000001000000
111000000001010111000111100000011100110100010100000000
100000001000000111100100001101011111111000100000000001
110000000000000111100011101011011100000100000000000000
000000000000010000100010001101111010010000000000000000
000000000000010000000011100000011111111000100110000000
000000000000001001000000001101011000110100010000000000
000000000000001000000111100111001011110001010110000000
000010100000001011000100000000011100110001010000000000
000000000000000000000110001001100000101001010110000000
000000000000000001000010001001001011011001100000000000
000000000000000000000000011000001010110001010100000000
000000000000000001000011001101011010110010100010000000
000000000000000000000111000101011001110011000000000000
000000000000000000000100001001101001000000000000000000

.logic_tile 21 9
000000000000101111000000001101100000010110100100000000
000000000000011111000011110101000000111111111000000010
111000000000000011100010011011001100100000010000000000
100000000000000111100110001001101101110000010000000000
010000000000000000000111100111111001000001000000000000
010000000000000000000110111111101111001001000000000000
000010100000000101000010101101101111111111110100000000
000000000000000101100111101011111110110110101000000010
000000000000001001100011010101001101111111100100000000
000000000000000111000011001011111001011111101000100000
000000001110000000000110000001011100111110110100000000
000000000100000000000010001111011100111001111000000010
000010000000000000000010011001011011000110000000000000
000001000000000000000010001011011111000010000000000000
010000000001011000000111001101001100110000010000000000
010000000010000011000010111001111101110000000000000000

.logic_tile 22 9
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 23 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000

.logic_tile 24 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 9
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000100000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 10
000010100000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000100000100000000000000000000000110000110000001000
000000001010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 10
000100000000000000000000000111000000000000001000000000
000000000000000000000011100000101110000000000000010000
000010000000000000000011100000001000111100001000000010
000001000000000000000000000000000000111100000000000000
000000000010000000000000000000011100000011110000000000
000000001010000000000000000000010000000011110000000000
000000000000000000000000000000001110000011110000000000
000000000000001111000000000000010000000011110000000000
000000100100010000000000000000011010000011110000000000
000001000000000000000000000000000000000011110000000000
000000000000000000000111000001000000010110100000000000
000000000000000000000010000000100000010110100000000000
000110000000000011100111010000000001001111000000000000
000100000000000000000111100000001101001111000000000000
000000000000000000000000000000000001001111000000000000
000000000000000000000000000000001001001111000000000000

.logic_tile 2 10
000000100000110000000011111111001000000110100000000010
000001000110000000000011110011001001000100000000010000
111000000000000000000110001111011001101000000000000000
100000000000001111000100000101001011010000100000000100
000000000101000001000111010111111000101000010000000000
000000000110100000000010001101111110000100000000000000
000010100000001000000000010111001010100000000010000000
000001000000001011000010010011011001110100000000000000
000000000000000101100110100011101100110000010000000001
000010000100000000000000000111011011100000000000000000
000000100000001011000000010111100000110110110100000000
000001000000001111000011000000001011110110110011000000
000000000000001111000000001000000000010110100000000000
000000000100100111000010011011000000101001010000000000
000000000000000001000000010101000001100000010000000000
000000000000000001000011011111001110001001000000000000

.logic_tile 3 10
000100000000000111000011100001001000001100111000000000
000000000000001111100100000000101110110011000000010000
000000000001010000000111100101101000001100111000000000
000000000000000000000000000000001100110011000000000000
000000000000000000000000000011101000001100111010000000
000001001010000000000011100000101100110011000000000000
000000000001011011100000000111001000001100111000000000
000000000110000111000000000000101000110011000000000000
000001001000100111100000000001101001001100111000000000
000000100001010111000000000000101101110011000000000001
000000000000001000000111110001001000001100111000000000
000000000000001101000110110000001011110011000000000000
000000000000000101100011100101101001001100111000000100
000000000000000000100110010000001111110011000000000000
000001001100000000000011100011101000001100111000000100
000010100000000000000000000000001111110011000000000000

.logic_tile 4 10
000000000001000000000000000001111100110000000110000000
000010001000100000000000000011011110111001000000000000
111000001000000101000111100001111110100000000000000000
100000000000000101100110111011011011000000000000100000
000000000001010111100000011111011000110000000100000000
000000000000000000000011100101011110110110000001000100
000000000000010001000010111101111100101000000100000000
000000000000101101100110011101111110011101000010000000
000000100010011000000111001101111100101000000110000100
000001000100000101000000000011101100101110000000000000
000000000000001001000010000011111011000010000000000000
000000000000001101000110011111001111000000000010000000
000000100001011001000000011101101110100000010100000000
000001000000000101000011001001101010100010110000100000
110000000100000000000110011101111001000010000000000000
100000000000000000000011000001111010000000000000000000

.logic_tile 5 10
000001000000000111100010011000001100100000000000000000
000000100000000000100010101111011101010000000000000100
111011100000000011000010011101000001010000100000000000
100001000100001111000110100011001001000000000000000000
000000000011011001000110100011101111000000000000000000
000000000110100101100010000111111110000000100000000000
000011000001011011100000000011101000000010000000000000
000001000000000001100010100111111001000000000000000000
000000001110101000000110010101011011101000100100000000
000000000111000001000010000011111100101000010001000000
000000000000000111100110010101011001000010000000000000
000000000000001101010110010101111010000000000000000000
000000000000001001100011111001011111101111010000000000
000010100100001001010010010001001010001011100000000000
110001000000000001100010001111011000110110100000000000
100000100000000001000100000001101000111010100000000000

.ramt_tile 6 10
000010001010100000000000000000000000000000
000000100011000000000000000000000000000000
000000001011010000000000000000000000000000
000000000000000000000000000000000000000000
000000100001010000000000000000000000000000
000001001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000010000000000000000000000
000001101001000000000000000000000000000000
000011000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000

.logic_tile 7 10
000000101010000000000000000000001000001100111100000010
000011000001010000000000000000001100110011000000010000
111000001100000000000000000101001000001100111100000000
100000100000000000000000000000000000110011000000000001
010000000000000001100110010101001000001100111100000000
000000001010000000000010000000100000110011000000000001
000011100001011000000000000101001000001100111100000010
000010100110100001000000000000100000110011000000000000
000000001000001000000000000101101000001100111100000000
000001000001000001000000000000000000110011000000000010
000000100001000000000000000111101000001100111100000000
000001000000100000000000000000000000110011000000000100
000001000100000000000000000111101000001100111100000000
000010100000000000000000000000100000110011000000000001
110100001100000001100110010111101000001100111100000000
100000000000000000000010000000100000110011000001000000

.logic_tile 8 10
000000000000000000000110000000001000001100111100000000
000000101000000000000000000000001100110011000000010100
111000100000001000000000000000001000001100111100000000
100001000000000001000000000000001100110011000000000100
000000000000000000000000000111001000001100111100000000
000000000000000000000000000000100000110011000000000001
000000000110000000000000000000001000001100111110000000
000000000011000000000000000000001001110011000000000000
000010101000001001100000000000001001001100111100000001
000000101110000001000000000000001000110011000000000000
000000100000010000000110000111101000001100111100000000
000001000000000000000000000000000000110011000000000100
000000000000100000000000010111101000001100111100000100
000000000001010000000010000000100000110011000000000000
110001000000000001100000010000001001001100111100000000
100000100000000000000010000000001101110011000000100000

.logic_tile 9 10
001000000011000001100111101011001111000000000000000000
000000000000100000000000001101101110000110100000000000
111000000000000000000000010000000000100000010100000001
100000000010000000000011110001001111010000100000000000
010000100000001000000011101011101001000110100000000000
110011100001010001000011111111111001001111110010000000
000001000001000111000111001111011111101001000000000000
000010001100000000100011101101001110001001000000000000
000000100001011001000110110101001010100000110000000000
000001000000000011000011100011101110000000110000000000
000010100000001000000110001111101100000110000000000000
000010100000000111000100001111011100000001000000000000
000000000000110011100010010000001011110000000000000000
000001000000000111100110100000011010110000000000000000
110000000000001111000011010011101110000110100000000000
100000000000001101000010001101011111001111110000000010

.logic_tile 10 10
000000000001000000000000010001101011000010000000000010
000000000000100111000011100101011011000000000000000000
111000000001000101000111101000000000000000000100000000
100001000000000101000010011111000000000010001000000000
010001000000000101100111000000000000000000000100000001
110000101010000000000110001001000000000010001000000000
000001000000101101000111010111000001100000010000000000
000000100111010111000010000000101011100000010000000000
000000000000000001100010000011101111000110100000000000
000001000000000000000100000001101001001111110000000000
000000000000100000000111100011111001100001010000000000
000000000000010000000011111011101001000010100000000000
000000001010001000000011110000011010000100000100000000
000000001010001011000010000000000000000000001000000000
110000000000100000000000000101101010100010110000000000
100000001001000000000010011111001100010110110000100000

.logic_tile 11 10
000010000010000101000000001011011101010111100000000000
000000000110000000000000000001111101000111010000000000
111000000001001011100011100101000001010000100000000000
100000000010001011100000001111101100110000110000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000101000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000011001100011101101101100110111110110000000
000000001110000001000100001111101111101011110000000000
000101100000000001100111111011111011010111100000000000
000011001000000000000011001011101000000111010000000000
000000000000000000000111010001001010010000100000000000
000000000000000000000111111101011100000000100000000001
110000000000000001100010001111101011010111100000000000
100000000000000000100100001001011101000111010000000000

.logic_tile 12 10
000000000000010000000010110000001000000011110000100000
000000000000000000000111110000010000000011110000000000
111000101010100011100000000000000000000000000000000000
100001001011010000000000000000000000000000000000000000
010000000000000000000000000001100000000000000100100100
010000000000000000000000000000000000000001000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001100000000000000000000000000000000000000000000000
000001000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000001010000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 13 10
000000000000000000000000000111100001000000001000000000
000000000000000000000000000000101111000000000000000000
000000000000100000010000000101101000111100001010000000
000000000001010000000000000000100000111100000000000000
000000100001000000000000000000000000000000001000000000
000001000100100000000000000000001110000000000000000000
000000000000000000000011100101101000111100001010000000
000000000000000000000100000000100000111100000000000000
000001000001000000010000000000000001000000001000000000
000010000110100000000000000000001110000000000000000000
000000000000000000000000000101101000111100001000000000
000000000000000000000000000000100000111100000000000000
000000000100000101000000000111100000000000001000000000
000000000000100000100000000000000000000000000000000000
000000001010000101000111010101101000111100001000000000
000000100000000111100011000000100000111100000010000000

.logic_tile 14 10
000000000000000000000000011011101101101101110110000001
000000000000000000000011010001111011000100100010000010
111000000000000101100000000000000000000000000000000000
100000000000000111000000000000000000000000000000000000
110000000000000011100111110011111111101101110110100000
110000000000000000100111100101111101000100100010000000
000000000000100000000111101111101011111000100110000000
000000000111010000000100001011011000011101000011000000
000000000000001001000010100000001100110000000000000000
000000000000000111100100000000001001110000000010000000
000001000000000000000010010000000000000000000000000000
000010100110000111000111010000000000000000000000000000
000000000100000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000011100000000011101101110000000101000001
000000000000000000100011111101001101111111000011100000

.logic_tile 15 10
000000000000101000000110100001000000010110100000000001
000000000000010101000010010000100000010110100000000000
000010100000000111100110000001111001000110000000000000
000001000000001101100110111111101011000010000000000100
000010100001001000000110000111101100000000000000000000
000000000000101001000100001001010000101000000000000100
000000100001001001100000000101100001000110000000000000
000000000000101001100010101001001001000000000000000000
000010100000000000000110000101011010000010000000000000
000000001110000000000000000001001011000000000000000000
000000001110000000000110001001111000000110100000000001
000000000000000000000000000001101110000000000000000000
000000000000001000000000000111111101000000000000000010
000000000000100011000010001001011010100000000000000100
000000000001001000000000001000000000000110000000000000
000000000000100001000000001001001001001001000000000000

.logic_tile 16 10
000000000000100000000000000011100000000000001000000000
000010001111010000000000000000000000000000000000001000
000000000001000000000000000000000000000000001000000000
000000001010000000000000000000001111000000000000000000
000011000001011000000000000011000000000000001000000000
000011100000100101000000000000100000000000000000000000
000000000000100000000000000000000000000000001000000000
000000000001010000000000000000001010000000000000000000
000000000000000000000110100000000000000000001000000000
000000001010010000000000000000001110000000000000000000
000000000000000101100110110000000001000000001000000000
000000000000000000010010100000001101000000000000000000
000001000011001101100000010000000001000000001000000000
000000000000000101000010100000001101000000000000000000
000000000000000000000000000000000000000000001000000000
000000000110000000000000000000001110000000000000000000

.logic_tile 17 10
000101000000001000000000000111100000010110100000000000
000010000110001001000000000000000000010110100000000000
000110100000100000000000000000000000010110100000000000
000000000001010000000000001011000000101001010000000000
000000000001010000000111100000000001001111000000000000
000000000001100000000000000000001101001111000000000000
000000000000000000000000000000000001001111000000000000
000000000000000000000000000000001101001111000000000000
000000000101000000000110000111101110110011000000000000
000000000000110000000100001101101000010010000000000000
000000001100000001100110011000000000010110100000000000
000000000000000000100110010011000000101001010000000000
000000000010011000000000001000000000010110100000000000
000000100111111001000000000111000000101001010000000000
000000000000001111100000010000000000001111000000000000
000000000110001001000010100000001110001111000000000000

.logic_tile 18 10
000001000000001011100000001000001100010101010000000000
000000100001010001100011111101000000101010100000000000
111000000000001101000000001111111001100000000000000000
100000000000000101000011111111011110000000000000000001
110001000000000000000111000101111011110011110000000000
000010000000000000000110000011101010000000000000000000
000000000000001111100010100101001110101000000000000000
000000000000000111100010100000110000101000000000000000
000010000110001011100110010001101101110000000000000000
000001000000000111000110011001011000000000000000000000
000010100000000001100011101001001100000000000000000000
000000000100000000100000000011011111010000000000000000
000000001110100000000010010001001011101000110110000000
000000000001010111000110000000011111101000110000100000
000000000000001001100111111111000000101111010010000100
000000000000000001000010011011101110001111000001100000

.ramt_tile 19 10
000010000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000100000000000000000000000000000
000001000111000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 10
000000000001010111000010110111111100100010000000000000
000000000000100101000011100101011000000100010000000000
111000000000000101000111100001011100000110100000000000
100000000000100101000010100101111101001111110000000000
110000001001011101000110010011111000110001010110000000
000000000001011111000010000000011100110001010001000000
000000100000000111000000000111011001101010000000000000
000001000100001111100011111101101100001010100000000000
000011100000000000000111111001011001100010000000000000
000011000001011111000011010101101110000100010000000000
000000100000001111100011101001011001100010100000000000
000001000110000001100110001111111010101000100000000001
000010001000001000000011110001011010010110100000000000
000001001100000001000111101011010000010111110000100000
000000000000000011100000010101011100100000000010000000
000000000000000001100011111111101110000000000000000000

.logic_tile 21 10
000010000111110111000111100011111000010000110000000000
000001000000110000100111100000001110010000110000000010
000000000000000111100011101001011010000000000000000000
000000001010000000100000001101101000000110100000000000
000011100000010101100110001111101110010111100000000000
000011000000100000000000001101101100000111010000000000
000000000000001001000111010000011101000111000000000000
000000000000000011000110101011001001001011000000000000
000000000000001000000111100101101001001001010000000000
000000001100001011000000000000011110001001010000000000
000010000000000111000000000111101011000100000000000000
000000000000000001100000000111111110001100000000000000
000000000000010001100000000000000000000000000000000000
000000000000100001000000000000000000000000000000000000
000000000000001011100011111101011110001001010000000000
000000000000000001000011100101001001101001010000000000

.logic_tile 22 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000

.logic_tile 23 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp0_tile 25 10
000000000000010000000000000000000000110000110000001000
000000001100100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 11
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000010000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 11
000000000001010011100111001101111010001000000000000000
000001000000000000000100000011011101000001000000000000
000010100000000101000000010000000000001111000000000000
000000001110000000100011000000001000001111000000000000
000001000001000000000111000000001000000011110000000000
000000000000100000000011100000010000000011110000000000
000000000000001000000000001111111000000000010000000000
000000000000000001000010010001111110000000000000000000
000100000000000000000000011011101011100010000000000000
000000001010000000000010101011111110001000100000000000
000000000000001000000011000111000000010110100000000000
000000000000000011000111100000000000010110100000000000
000000000100001011100000000000000000010110100000000000
000000001010000001000000001101000000101001010000000000
000010000000000011100110100000000001001111000000000000
000000000000000000000010010000001111001111000000100000

.logic_tile 2 11
000010100010001111000110110000011100001100110001000000
000000000000001001000011000000001010001100110000000000
111000100000000000000010100111001111100000000010000010
100001000100000000000000001001101001000000000000000000
000010001111101011100000000011101110010101010000000001
000000000000100001100000000000110000010101010000000000
000000000000000001100010000000011010010101010000000000
000000000000001001100000000111010000101010100000000000
000010100001000000000110011001011110101000010000000000
000000000110100011000011010011001000000000010010000000
000000000000001011100010000011011011101000010000000000
000000001010001101000000000001101110000100000000000000
000000000011001001000111110011011011110111110100000000
000000000000110011000011000011101110111001110000000001
000010100000001001100010000111101000000010000000000000
000000000000000011000000001011111010000000000000000000

.logic_tile 3 11
000010100000000000000000000111001001001100111000000000
000000000000000001000000000000101100110011000000110000
000001000000000000000000000101101001001100111000000000
000010100100000000000000000000101101110011000010000000
000001000000000000000000000011001001001100111000000000
000000000000010000000010000000001101110011000000000001
000100000000001000000011010111101000001100111000000100
000000000000000111000111010000001110110011000000000000
000100001110000001000000000101101000001100111000000000
000000000001010000100000000000101111110011000000000001
000000000001010000000011000111001000001100111000000100
000000000100100001000110010000001011110011000000000000
000100000001001001000010000101101001001100111000000100
000010000100001011000110010000001111110011000000000000
000000000000000001000010000001001001001100111000000000
000000000000001001100000000000001110110011000000000001

.logic_tile 4 11
000100000000010000000000000011100000000000001000000000
000000000000000101000000000000000000000000000000001000
000110000000000000000000000001100001000000001000000000
000000000000000111000010100000001111000000000000000000
000010000000001000000010100101001000001100111000100000
000000000000001011000000000000001111110011000000000000
000000000000011000000000010111001001001100111000000001
000000000000001001000011000000101011110011000000000000
000000000000000000000000000101101000001100111000000000
000000000000000000000000000000001111110011000000000000
000000000000000001010000000001001001001100111000000000
000000000000000000000000000000001111110011000000000000
000000100000000000000010000111101001001100111000000000
000001000000000000000000000000101001110011000000000000
000000000000100000000000000101001001001100111000000000
000000001010000000000010000000101111110011000000000000

.logic_tile 5 11
000000000110100001100111100001011110111110110000000101
000001000111011001000010000001001100111110100000000000
111001000000000001100000001011101100000110100000000000
100000100000001001000000001011001101000110000000000000
000000000000001111000010011111011011111111100000000000
000000000000000111000010001011111000010110000000000000
000000000000001101100011011101011011110110110110000000
000000000100001011100011100001011100111101110000000000
000000000000001111100011100000001111001000000000000000
000000000000000011000011001111001111000100000000000000
000000000001001111100111001001001010100011110000000000
000000000100100001100011100101111100010110100000000000
000011100000001111100111001101011110100000010010000000
000010101001010111100111100111011110101000000000000000
000000000000000011000011110101101100111101010010000000
000000000110001111100111011001011011001011100000000000

.ramb_tile 6 11
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000001111100000000000000000000000000000
000100000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000101011000000000000000000000000000000
000001000000100000000000000000000000000000
000010000001010000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000001100000000000000000000000000000000
000010100001010000000000000000000000000000
000001000110000000000000000000000000000000

.logic_tile 7 11
000010100000000001100110000111001000001100111100000010
000000000000000000000000000000000000110011000000010000
111000000000000000000000010000001000001100111100000010
100000001110000000000010000000001000110011000000000000
010000000001000000000000010101001000001100111100000010
000000000001100000000010000000100000110011000000000000
000010100001010001100000000000001000001100111100000100
000000000000000000000000000000001001110011000000000000
000001000000000000000000000000001001001100111100000010
000010000000000000000000000000001100110011000000000000
000010000000001000000110000101101000001100111100000010
000000000000000001000000000000000000110011000000000000
000000000000001000000000000000001001001100111100000000
000000000110000001000000000000001001110011000000000010
110000000001010000000000000000001001001100110100000100
100000000000000000000000000000001101110011000000000000

.logic_tile 8 11
000000000000000001100000000101001000001100111100000000
000000001000000000000000000000000000110011000000010000
111000000000000001100000000000001000001100111110000000
100000000000000000000000000000001000110011000000000000
000000000000001000000110000111001000001100111100000000
000000000000100001000000000000100000110011000000000100
000001000000000000000110000101001000001100111100000000
000010001110000000000000000000100000110011000000000100
000000001010000000000000000000001001001100111100000100
000001000000000000000000000000001100110011000000000000
000000000000011000000000000000001001001100111100000000
000000000000100001000000000000001000110011000010000000
000000000000000000000000010111101000001100111101000000
000000001010100000000010000000100000110011000000000000
110000000001010000000000010101101000001100110100000010
100000001010000000000010000000100000110011000000000000

.logic_tile 9 11
000101100000000111000010111101101011100000000000000000
000001000000001111100010000101001100101001010000000000
111001000001000000000000001011101010000001000000000000
100000100000001101000010011011101001000110000010000000
010000000110100101000111001001001011000110100000000000
110000000000011011000000001101001000001111110000000000
000000000000000101000111000111111001010111100000000000
000000000000000111000100000001011100000111010000000000
000100000100100000000000011000000000000000000100000000
000011000000000000000011001111000000000010001000000000
000000100000101001000111100001000000000000000100000000
000001000001000001100011110000000000000001001000000000
000010000010001000000110010111101110010000100000000000
000000000000001011000010110001001111000000100000000001
110000001100001001100111000001001100000000000000000000
100000000000001101000100001111111110001001010010000000

.logic_tile 10 11
000010100000001111000000000001111001000110100000000000
000000000000000111000010000000011110000110100000000000
111000000000100101000111010001001000010111100000000000
100000000101000000000111110111011010000111010000000000
010000000000010101000111101111111110101111010000000000
110000000100101001000111101101101110111111010000000100
000010101110001111100111101111011010101000000010000000
000000100000000001100110101011101000011000000000000000
000001001000000000000111100101111010101000000100000000
000000100000000000000100000000100000101000000000000000
000001100000001000000011100101011000000011110000000000
000011000000001001000010110101011011000011010000000100
000000000001001001100110101101101101010000100000000100
000001000000101101000000000011011101000000010000000000
110000000000001001000000011000000001001001000000000000
100000000000000011000010100101001011000110000000000001

.logic_tile 11 11
000000001011111001000111111011001111010111100000000000
000000001011010001000111111111011100000111010000000000
111000000000001011100010001000001011111001000000000000
100000000000000001100100000111011001110110000000000010
000000000000001111100110000001101100100000010000000000
000000000000000101000011110111011101010100000000000000
000000000001010011100010100001011010001111110100000000
000000000000000001100000000001111010101111110000000000
000010001100001111100110001101111001101000010000000000
000001000000000011000011100111001101000000010000000000
000000000000001001110111000001101100010110100000000000
000000000000001101000010101001001011010010100000000000
000000000000001011100000011111011100100000000000000000
000010000000001011100011000101011010110000010000000000
110000000000000111000011101001000000010110100000000000
100000000000000111100100000011000000111111110011000000

.logic_tile 12 11
000000100000010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
111000101110000000000000001011000000100000010000000000
100010100110000000000010111011101101111001110010000000
110001000000100000000000000000000000000000000000000000
110000100101010000000000000000000000000000000000000000
000000000000000001000000000000011100000100000110100000
000001000001010000000000000000000000000000000000000001
000000000000000000000010000000000000000000000000000000
000000000000000000000111110000000000000000000000000000
000000000000100000000111000001111011101100010000000000
000000100000000001000000000000101101101100010010000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000001000000000000000000000000000000000000000000
100000000000100000000000000000000000000000000000000000

.logic_tile 13 11
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000100000000000000000010000
000100000010000111000000000011001000111100001010000000
000000001010000000000000000000100000111100000000000000
000000000001110000000000000101100000000000001000000000
000010000110010000000000000000100000000000000000000000
000000000000000000000000010011001000111100001000000000
000000001000000000000011100000100000111100000000000000
000001101100100000000000000000000001000000001000000000
000000000001010000000011100000001111000000000000000000
000000000000000000000000000011001000111100001000000000
000000000000000000000000000000100000111100000010000000
000000000000100000000000000001100000000000001000000000
000000000001000000000010110000000000000000000000000000
000001000001010000000111000011001000111100001000000000
000000100000100000000000000000100000111100000000000000

.logic_tile 14 11
000000000000001111000111010011101100010110110000000000
000000000000000111000110001111101100010001110010000000
111000000000100001000010111001011100000010000000000000
100000000101000111100011101001111011000000000000000000
110000000000000000000111101001111110111000100110000000
010000000000000000000110101001001000101110000010000000
000000000000000000000110110011001111001011100000000000
000000000110000000000010001001011101101011010000000000
000001000000000111100010100111111100000111010010000000
000000100100011001100110010011111111010111100000000000
000000000001100000000010100111101111000010000000000000
000000000001110000000010100000101011000010000000000000
000000000010000111100010100001011001101001100100000000
000000001000000000000000001101001011101010010010000000
000001000000101111000110011001111110111000100110000000
000000100001010111100010110001001101011101000000100100

.logic_tile 15 11
000000000000000000000010100000000001001111000000100001
000000000000000000000010100000001111001111000000000000
000000100000000101000000011001101010000011010000000000
000000000000000101100011010101111111000011000000000001
000000000000001101000111111001101011001111110000000000
000000000000001011100010100011001010000110100000000000
000000000011011001000000001000011000100000000000000000
000000000010000001000000000111001001010000000000000000
000000000000001000000010110011000000100000010000000000
000000000000001011000110011001101010000000000000000000
000000000000000000000000000000000000010110100010000000
000000000000001101010000001101000000101001010000000000
000000000000000000000000010000011000010100000000000000
000000000000000000000010000011000000101000000000000000
000000100000000000000110000011000000010110100000000000
000001001110000001000100000000100000010110100000000010

.logic_tile 16 11
000010100000011000000000000101100000000000001000000000
000001001110100101000000000000100000000000000000010000
000000000000000101100110100000000000000000001000000000
000000000000000000000000000000001010000000000000000000
000010000000010000000000000111100000000000001000000000
000010000000000111000000000000000000000000000000000000
000000000010000000000000010111100000000000001000000000
000000000000000000000011100000101111000000000000000000
000000000000000000000000000000000001000000001000000000
000000000001010000000000000000001100000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000001010000000000001001000000000000000000
000010101110000000000000000000000000000000001000000000
000001001100000000000010010000001000000000000000000000
000001000001000000000011100000000001000000001000000000
000000100000101101000100000000001000000000000000000000

.logic_tile 17 11
000010100000100000000000000000000001000000001000000000
000000000100010000000000000000001010000000000000001000
000000000000000000000010100000000000000000001000000000
000000000000000000000010100000001011000000000000000000
000000000110000101000010100000000000000000001000000000
000010100110000101000010100000001011000000000000000000
000000000000000101000111100101100000000000001000000000
000000000000000000000100000000100000000000000000000000
000000100000000000000000000000000000000000001000000000
000000001111000000000000000000001010000000000000000000
000000000000000000010000000000000001000000001000000000
000000000010000000000000000000001001000000000000000000
000010000001110000000000000000000001000000001000000000
000011101100000000000000000000001001000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000

.logic_tile 18 11
000000000000000000000010110111101100000110000000000000
000000100000000001000011000001001100010110000000000100
111000000000001011100000000001000000000000000110000001
100000000000001111100011100000100000000001000000000000
110000000001000000000010101111001100010111100000000000
110000000000101111000100001001011000000111010000000000
000000000000000111100000010001100000010110100000000000
000000000000000000000011000000000000010110100001000000
000000000110001001000011101001001011100100010000000000
000000000000000111100100000101101100010100100000000100
000000101101011000000000000000000000000000000000000000
000001000000001101000000000000000000000000000000000000
000011100000000011100111000101111110111011110011000000
000010001110000001100100001101111110110110110010000000
110000000000001000000000000000000001000000100100000100
100000000000001101000011110000001000000000001000000010

.ramb_tile 19 11
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000010100000100000000000000000000000000000
000000000000010000000000000000000000000000

.logic_tile 20 11
000000000000001001100000011011000001111001110100000000
000000000000000011000011011101001110100000011000000000
111000000000000000000110010111011011101000110100000000
100000000000000000000010000000011010101000111000000000
010000000000000000000000001111111011110111110100000000
010000000000000001000000001111111101111111111000000000
000000000000001001100111100000011011000000110110000000
000000000000000001000011110000011001000000111000000000
000001000000000011100000001101000001101001010100000000
000000000000000000000000000101001011100110011000000000
000001000000001000000111111101111000111101010100000000
000000100000001011000011101011110000010100001000000000
000000000000001111100000000111000001101001010100000000
000000001110000001000010000001001011011001101000000000
110000000000000101100010010000011010101000110100000000
010000000000000000000011111111011000010100111000000000

.logic_tile 21 11
000000000000000000000000010000000000000000000000000000
000000000000001001000010100000000000000000000000000000
111000000001010000000000000000000000000000000000000000
100010100010000000000000000000000000000000000000000000
010000100000000000000011000000000000000000000000000000
110000001100000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000001001001000111101010100000000
000000000000000000000000000011010000101000001000000000
000010000110000000000000000000000000000000000000000000
000011100000000000000000000000000000000000000000000000
110000000000000011100000000000000000000000000000000000
110000000000000000100000000000000000000000000000000000

.logic_tile 22 11
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000010000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 24 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000

.dsp1_tile 25 11
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000100000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 12
000000000001000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 12
000001000010001101000000000000000001011001100000000000
000000001010010011100000000001001100100110010000000000
111000000000000111000110010101011001110011110110000000
100000000000000000000010000111011001110111110000000000
000001001011011111000011100000000001001111000010000000
000000000110000011100000000000001100001111000000000000
000000000000000111000000001000000000010110100000000000
000000000000000001100000001011000000101001010000000000
000011000001000000000000010000000000001111000000000000
000000000110100000000011100000001011001111000000000000
000000000000100000000010000011011100000000100000000000
000000000001000001000010010111111000100000000000000000
000010100001011001000000001101011111101111000000000000
000000001010000001000000000101001100010110100000000000
000000000000000000000011101111011111101000000000000000
000000000000001111000100000101011000010000100000000000

.logic_tile 2 12
000000000001101011100111000001000000000000001000000000
000000000001111011100000000000001000000000000000001000
000000000001001000000000000011001000001100111010000000
000000000100100101000011100000101101110011000000000000
000000000000111000000110100001001000001100111010000000
000010000000000011000010000000101110110011000000000000
000000000000000000000111000111101000001100111000000000
000000000100000000000000000000001111110011000000000010
000010100100000111100010010111101001001100111000000000
000000000000010000000010010000101001110011000000000010
000000000000000000000000000101101000001100111000000000
000000000000000000000000000000101100110011000001000000
000100000000000001100000010101001000001100111000000000
000100000000000000100011100000101011110011000000000100
000010000000000001100000010001101000001100111000000000
000001000000000000100010010000001010110011000000100000

.logic_tile 3 12
000010100000000000000000000101001000001100111000000010
000000000000011011000000000000001110110011000000010000
000000000000000111100000010101001000001100111000000010
000000000110000000100011100000101110110011000000000000
000010000010101000000011110011001001001100111010000000
000010000110001111000111110000101100110011000000000000
000000001100000000000011110101101000001100111000000100
000000000000001011000111010000101011110011000000000000
000010100100001011100011100011001001001100111000000000
000000000000000011000100000000001001110011000010000000
000000000000000000000000000011101001001100111000000010
000000000000001001000011100000101010110011000000000000
000001000000000001000000000001101000001100111000000100
000000000110000111100000000000001000110011000000000000
000100001100000000000000001011001000001100110000000000
000000000000000000000000001101000000110011000000000100

.logic_tile 4 12
000000000000000000000000000011001000001100111000000100
000000000010000111000000000000101000110011000000010000
000000000000001000000000000111001000001100111000100000
000000000000001011000000000000001101110011000000000000
000000000000000111000000000011001001001100111000000000
000001001010000000100000000000101000110011000000000010
000000000000000000000000000011001000001100111000100000
000000000000000000000000000000001101110011000000000000
000001001000001000000010000111101001001100111000000010
000010100010100101000000000000101100110011000000000000
000000000000000000000000000011101000001100111000000100
000000000000001111000010010000101101110011000000000000
000001000001010101100000000011001000001100111000000000
000000000000000000000000000000101010110011000010000000
000000000010000111000000000111101000001100111000000100
000000000000000000000010010000001101110011000000000000

.logic_tile 5 12
000100000000011101000011100001001010100001010100000000
000000000110000111100010011101101100100010010010000010
111100000000000001100110110101001100110000000100000000
100000000000001001000010100101001000110001010010000010
000011000000101101100110101001101101000010100000000000
000010001100011011000000000001011011000010000000000000
000000000000101101100011111011111101000010000000000000
000000000001000101000010001101101111000000000000000010
000000000000000111000010010101111100101100000010000000
000001001100000001100010000001101101001100000000000000
000000000000000111000000000001001110101000000000000000
000000000000000111100011100000110000101000000000000000
000011001011000000000111101101001100100100010100000000
000011000000000000000000000001001100010100100010000000
110000000001000000000000011001111011000010000000000000
100000000000100000000011010101101001000000000010000000

.ramt_tile 6 12
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000010100001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000001011010000000000000000000000000000
000000001110100000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000101010000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 12
000001100000001111000111011011001000010100000010000000
000011000001001001000011011111011010100000010000000001
111100000001010011100111001000000000000000000100000001
100000000000000000000011101101000000000010000000000000
000010001100001001100000001111101101000110100000000000
000000000001001011000010000101111001001111110000000000
000000000001011011100010010001011011000110100000000010
000000000000100001100011110001001000001111110000000000
000000000110000111000010010001100001001001000000000000
000000000001010001000010101011101001010110100000000000
000010000000000000000000000101101100010111100000000100
000001000000100000000000000001001010001011100000000000
000000000000010000000010001101111110001011110000000100
000000000000000000000100001101001111101011110000000000
000100000000000000000010010001011010010111100000000010
000000000111011111000010111101101000000111010000000000

.logic_tile 8 12
000001000000000111100010011011011110011111110000000010
000010000000001001100010100111001100010110100000000000
111010100000101111000000010101111100010100000000000010
100000000111010001000011001001010000111100000000000000
110000000000000000000000011111101101000110100000000000
110010100000001001000011011111111001001111110000000000
000000100000000011100000000111101000011100000000000000
000001001010000111100000000000111011011100000000000000
000000000000101111100010000001011011000110100000000000
000000100000001101100100000001001111001111110000000000
000000000000100001000111011001100000001001000000000000
000000000001000000000010000001001010101001010000000000
000000000010001000000010000011101111010111100000000000
000000000000001011000100000001001111001011100000000000
110000000001010001100010010000000001000000100100000001
100000000000001001000111110000001101000000001010000000

.logic_tile 9 12
000010000000010000000011100011111111010100000010000000
000001000000100101000000000001011111001000000000000000
111000000000000000000000000000011001000000110000000010
100000000000000101000011110000001100000000110000000100
110010100000000111000111101111101010100000010000000000
110000000101001111000100000101001010010100000000000000
000000001100001111100111000011011100010111100000000000
000000000000000111000100000111101001001011100001000000
000001000000000000000110100000000001000000100100000000
000000001010000000000010000000001011000000001000000000
000000000000000101100000001101011110111000000000000000
000010100001000011000011100111001010100000000000000000
000010000001000001000011100001001111000110100000000000
000001001101111111000000001101101001001111110000000000
110010100000001111000011111011101110101111010010000000
100000000000010111000111100101101101111111100001000000

.logic_tile 10 12
000001000000010000000000010101100000101001010100000010
000010100001010000000010100011000000000000000000000000
111000001100000001100000000001000001101001010000000000
100000000000000101000000001101101110101111010000000001
110000000000000001000000000101100000000000000000000010
010000001010000000000010000011000000010110100000000001
000000101110001000000000001101001111000110100000000000
000001000000000101000000000011011101001111110000000000
000000000001011000000000011001111110000010000000000000
000010000000000001000011100001011100000000000000000000
000000000000101001000010001000011100101000000100000000
000000000000011001000000000001000000010100000000000000
000001000001010000000010000000011111110000000100000000
000000100000100000000000000000011110110000000010000000
110000000000000001100000010111100001010000100000000000
100000000000000111100010000000001111010000100000000000

.logic_tile 11 12
000010100000111000000111100101011101110000010000000000
000000000000000111000110101101111000100000000000000000
111000000000000111100111001001101011100001010000000000
100000000010000111000000001111011010100000000000000000
000000000000001000000111100001011000100000000000000000
000000000000000001000111100011111110110000100001000000
000000000000001000000010011101011000111000000000000000
000000000000001111000111111001101110010000000000000000
000010100001111011100110000001111100010011110110000000
000001000000110101100000000000001000010011110000000000
000000000001000101000010110011111010111101010000000100
000000000000100000000011011011110000010110100000000001
000000000001011001000000000000001101101101010000000010
000000000000110101100000001001001101011110100000000101
110000000000100000000000011011100000110000110000000000
100000000001010000000010101101101010110110110011000001

.logic_tile 12 12
000000000000000000000000001101100000011111100100000000
000000000000000000000000001001101010010110100000000000
111000000000001000000111110011101100000010100000100000
100000000000000101000111110000100000000010100001000010
000000001100000111100000000111001011101000110000000001
000000000000100000100011100000011111101000110000000000
000000100000000000000111110101111000101000000000000000
000001000000100000000011011101100000111101010010000010
000000000000011000000000000000000000000000000000000000
000000000000101111000000000000000000000000000000000000
000000000001000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000011000000000000001111110101011110100000000
000000000000100001000000000000110000101011110000000000
110010100000000000000111000000000000000000000000000000
100000000100000000000010010000000000000000000000000000

.logic_tile 13 12
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000010000
000000000000000000000000000000001001111100001010000000
000000000000000000000000000000001101111100000000000000
000000000000000111000000000000000000000000001000000000
000000000000010111000000000000001010000000000000000000
000000000000000000000010000000001001111100001000000000
000000000000000000000000000000001101111100000000000000
000100100001010000000111000101000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000100000100000010111000000001001111100001000000000
000000000001000000000000000000001101111100000000000001
000000100001000000000000000000000001000000001000000000
000000000000100000000000000000001011000000000000000000
001000001000000000000000000000001001111100001010000000
000000000000000000000000000000001101111100000000000000

.logic_tile 14 12
000000000000001000000000001011101101010111100000000000
000000000000000111000000001101111101001011100010000000
111000000000000101000111011101000001100000010000000000
100000000110100000000110001111001000000000000000000000
110000000000000101000010101000000000000000000100000000
010000000000000111000011100101000000000010000000000000
000000100001000001000110000101001111000000010000000000
000000000001100000000000000101001000000000000000000001
000000001110000000000110101000011110010100000000000000
000000001010000001000010101001000000101000000000000000
000000000001000000000110110011001011001011000000000000
000000000110000000000010110111011001000011000000000100
000000100000000011000000000000000000000000100100000000
000001000000000101000000000000001000000000000000000000
110000100000100000000000000000000000000000100100000000
100001000001000101000010100000001011000000000000000000

.logic_tile 15 12
000000000001010111100010100011001000101000000000000000
000000000000001101000000001101010000000000000010000000
111000000001010000000110010000001110110000000000000000
100000000000000000000011010000001110110000000000000000
110001001110000011100110100001111010010111100010000000
010000000000000000000000000001111010000111010000000000
000000001100001000000000000101001110100000000010000000
000000000000000011000010000111101001000000000001000101
000000000000000001100010000000011100000011110000000000
000010000000000000000011100000010000000011110010000000
000000000000001001000110001111001010100000000010000000
000000000000001011100100000011011001000000000000000000
000011000000000011100000001001001101101001100111000000
000010000000011101100000001001011100010101100010000000
000000001100000000000000000101001111100000000010000100
000000000000000000000000000111101010000000000000000011

.logic_tile 16 12
000010100000000001000000000011100000000000001000000000
000001000000000000000010010000000000000000000000010000
000000000000000000000000000000000001000000001000000000
000000001010000000000000000000001101000000000000000000
000000000001000000000010000000000000000000001000000000
000000100000000000000000000000001001000000000000000000
000000100000100000000000000111100000000000001000000000
000000000001010000000000000000100000000000000000000000
000000000000100000000010000011000000000000001000000000
000000000001010000000100000000100000000000000000000000
000000000000000101000010000000000000000000001000000000
000000001000000000100100000000001000000000000000000000
000001001110000000000000000111100000000000001000000000
000010100000000000000000000000000000000000000000000000
000000100000001000000010100101000000000000001000000000
000000001010001011000100000000100000000000000000000000

.logic_tile 17 12
000000000001110000000110000001000000000000001000000000
000000001000000000000100000000100000000000000000010000
000010001100000000000000000011100000000000001000000000
000000000000000000000000000000000000000000000000000000
000010000000010000000000000000000000000000001000000000
000000000000100000000000000000001100000000000000000000
000000000000000111100111100111100000000000001000000000
000000000100000000100100000000000000000000000000000000
000000000000001000010000000000000001000000001000000000
000000100000000111000000000000001101000000000000000000
000000000000001000000000010101100000000000001000000000
000000000100000101000010100000000000000000000000000000
000010101010010000000000000000000001000000001000000000
000000000000000000000011100000001011000000000000000000
000000100100000101100000000000000000000000001000000000
000001000000000000000000000000001111000000000000000000

.logic_tile 18 12
000000000000000111100111111001011100011110100000000000
000000001100000000100111101101111001011101000000000000
111000000000001000000000011101101100010000110010000000
100001000000001011000011011011111011010000100000000000
110000000110000000000010000000000001000000100100000000
110000000000000000000110100000001001000000000000000000
000000000000100000000011100111111000101000000000000001
000000000001001111000100000001000000000000000010000001
000000001011001000000110110000000000001111000010000000
000000000000100001000110000000001011001111000000000000
000000100000000001000010001000000000010110100000000100
000001001011010000000010001111000000101001010000000000
000000000110000000000111100000011010000011110000000000
000000000000000000000100000000000000000011110010000000
110000000000000111100000010011101101000010100000000010
100001000110100000000011111011101100100001010000000000

.ramt_tile 19 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 12
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
111010100001000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000001110000100000110000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
110000000000010000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 21 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010101111000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 12
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 12
000000000000000000000000000000000000110000110000001000
000100000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000010000000000000000000000000000000110000110000000000

.dsp3_tile 0 13
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 13
000110000000000000000110000001000000101111010100000000
000100000000000011000010000000101010101111010010000000
111000000000000000000111101011101001100010000000000000
100000001010000000000100001101111110001000100000000000
000000000001001111000000010011000000010110100000000000
000000000100101101000011010000100000010110100000000000
000010100000001000000010011011011010100000000000000000
000000000000001101000011011011011011100000010000000000
000000000000001000000011100000001010000011110000000000
000000000000000001000100000000000000000011110000000000
000000100000000000000111110000000001001111000000000000
000001000000000000000111010000001001001111000000000000
000000100011100000000000000101100000010110100000000000
000000000000100000000000000000000000010110100000000000
000000000000001000000000000001000000010110100000000000
000000000100000011000000000000000000010110100000000000

.logic_tile 2 13
000000100000110011100000010111001001001100111000000100
000000000010100000100010100000001000110011000000010000
000000000000101011000010010001101000001100111000000000
000000000000010101100110100000101000110011000000000100
000000000000000000000000000001101000001100111000000000
000000001010100001000010000000001001110011000000000000
000000000000000101100110100101101001001100111000000100
000000000000001011000000000000101010110011000000000000
000010100001000000000000000101001001001100111000000000
000000000000100000000010000000101101110011000000000000
000000000000001101000000010011101001001100111000000000
000000000100000101100010100000001001110011000000100000
000000000000001000000000000011101000001100111000000000
000010000000000011000000000000001101110011000000000000
000000001110000000000000000101101000001100111000000000
000000000000000000000000000000001010110011000000000000

.logic_tile 3 13
000000000000001011100000011101111100101000010000000000
000000000100000001100010111101111011000000010000000000
111010000000011000000000011011011000101000000000000000
100000000000100101000010101101011000010000100010000000
000010100001000000000111001101101010100000000000000000
000000000100000111000110001111001110010100000000000000
000011000000001000000110100001000000111111110100000000
000011000000001111000010001101000000101001010010100000
000010100000010000000000000000000000001111000000000000
000000001000000001000010010000001001001111000000000000
000000000000000001000111101001101101100000010000000000
000000000000000001100000000111001011100000100000000100
000000000000000011100000011000000000010110100000000000
000000000000000000000010000011000000101001010000000000
000000000000001000000110000011000001101001010100000000
000000000000001111000000001111101100110110110010000110

.logic_tile 4 13
000000100000000000000000000011101001001100111000000010
000001000000000111000000000000101111110011000000010000
000000000000110000000000000001001001001100111000000010
000100001011110000000000000000001110110011000010000000
000000000000000000000000000011101001001100111000000000
000001000000000000000000000000101101110011000010000010
000000000000000000000000000111001001001100111000000010
000000000000000000000000000000101101110011000000000000
000000000000010000000000000011101001001100111000000000
000000001000001111000000000000101100110011000000000001
000000000000000011000010000001001001001100111000000100
000100000000001111100011110000001100110011000000000000
000000000000000000000011010111001000001100111000000000
000001000000100000000011110000101000110011000000000001
000000000110000000000011000011001001001100111000000100
000010001110001001000100000000001101110011000010000000

.logic_tile 5 13
000000100001001000000111110111011010111111000000000000
000001100110001111000111100001011110010111000000000000
111000000000000111100000011101011100001101000000000000
100000000110000000100010000101101011001000000010100000
010000000000001111000111100011100001100000010101100001
010001000000000111000011001011101110110110110000100010
000000001000000111100011101011011011101100100010000000
000000000000001001100111100011011110011110110000000000
000000101011001101000000010101011101101000110110000000
000010100110100001000011000000011101101000110000000110
000000001100000001000111001101011111000001010000000000
000000000000001001000110011111111000000010010000000000
000000101001011001000000001001001101000100000000000000
000000000010000111000000001111101010101000010000000000
000000000000001001100111010101011001111001000100000000
000000000000001011000010100000011101111001000011000000

.ramb_tile 6 13
000000100001000001000011100101001110000000
000000010010000011100111100000010000000000
111001000000000000000000000011001100000000
100010101100001111000000000000010000000000
110010000000100000000010000001001110000000
110000000010010111000000000000110000000000
000000001100000000000011111101001100000000
000000000001010000000011011101110000000000
000001000001001111000000001011101110000000
000010000000100011100011100001110000000000
000001001000000001000010001001001100000000
000010100101000111000000000011110000000000
000000000001000000000011101011001110000000
000000000100100000000011101101010000000000
110000000000000000000000000001001100000000
010000000000000000000000000001010000000000

.logic_tile 7 13
000000100000001000000110010011111001001101000000000000
000001000111011101000010100101001010000100000001000000
111000000000000101100110000101100001100000010111100000
100000000000001101000000000011101001111001110000100010
110000100001001101000010000011001011110100010111000000
010011001010100101100111010000011000110100010000100000
000000000000001001000111101111111010000001110000000000
000000000000000101000100000011101010000000010000000000
000000000000000001000000010011111011001101000000000000
000000000100100000100011100001001010000100000000000000
000000001000010111100000000101000000100000010100000000
000000000001110000100000000011101001111001110001100100
000000100101011000000000001111101100101001010110100100
000011000000001011000000000111000000101010100000100000
000000000000001011100010001101101000010100000000000000
000000000000000001100100000011011110010000100000000000

.logic_tile 8 13
000000000000010000000010100011000001100000010100000000
000000000000000000000010011011001000110110110001000010
111000001000001001100111001000011000101100010110000000
100000000100000001000111100001011100011100100010000010
110000000000000011000000011101011110010000100000000001
110000100000000000100011010111111100010100000001000010
000100000000111011100011101111101010000000010010000000
000000000101011111000100000101001101000010110001000010
000000000010101011100110101011111111001101000000000000
000000000000000011100011111101101010001000000000000000
000011000000100101100110101101111010000000010000000000
000001000001010000100010011001101101000010110000000000
000000000001010001000111101101011101010000100000000000
000000001010000000100100000111111101010100000011000000
000101000000000011100000011001001110101100000000000000
000010101010000001000010100011101001001100000000000001

.logic_tile 9 13
000000000100010000000111000001011001111111010000000000
000000100000100000000111111111101110111111000001000000
111000000000001101000000000000001010001100000000000000
100000000000000111000000000000011101001100000000000010
000001000100000101000011100101000000011111100000000000
000010000000000000100110000000101010011111100001000000
000000000000100111100000000000000000000000100100000000
000000000001001111000000000000001111000000000000000000
000111100101000001100010001000000000000000000100000000
000000000000100000000000000001000000000010000010000000
000000000000000000000000001101111100010111100000000000
000000000000000000000011110101011100000111010000000000
000010000101010000000111010111100000000000000101000000
000000001110000000000010000000100000000001000000000000
000000000000100001100000000000001000000100000100000000
000000000000010000000010100000010000000000000000000000

.logic_tile 10 13
000010100000000101000111010101001101100000000000000010
000001000000000111000011110101111000000000000000000000
111000000000100111100010110000000001000000100100000000
100000000001000101000011100000001011000000000000000011
010000000000001101000111110001111100010111110010000000
100000001010000011100111010111001000001011100000000000
000001001000010000000111011001001111010111100000000000
000010100000100000000110011011001110101011100000000000
000010000000110101100011000011011110111110110000100001
000000000000010000000000001101011001111110100000000100
000100000000000011100111001001111010000010000000000000
000000000000000000000000000111111010000000000000100000
000000000000100111000011100001011001000010000000000100
000000000001010000000000001111111111000000000000000000
110000001100101000000010010000000000000000100110000100
100000000001001101000010100000001000000000000000100000

.logic_tile 11 13
000110100001010000000011110011000000000000000110000000
000000001100000001000010000000100000000001000000000001
111001000000000011100111101111111110010111100000000000
100000101010100000000011110111101011000111010000000000
010000000000000101000110111011101001010111100000000000
100000000000000000000011000111011001001011100000000000
000000000000000000000011101111001010111100000000000011
000000000000001001000110001001100000111110100000000000
000001100001001111000110010101111000000000000000000000
000001000000000101100011101101101101000110100000000000
000001000000000111000000000101101001101011110010000000
000000101010000000100000000011111111111011110000000101
000110101000010111000111000111011010100000000000000000
000101000000100101000000000111001000111000000000000000
110000000000000111100110000000001100000100000100000001
100000000000000001100111110000000000000000000000000000

.logic_tile 12 13
000000000000010000000111100101101111101101010000000010
000000000110101101000000000000101010101101010000100000
111001001100000000000111111011101110101000010010000000
100010100000000000000111110011001011000000010000000000
000000000001001111000000010000001011110011110100000000
000000000000001011000010000000001110110011110000000000
000000000000001001000111111001001010111101010000000001
000000000000000101100110001001000000101000000000000010
000100000000001011100000000101001111101100010010000000
000000001010000111000000000000101011101100010000000010
000100000000001111000000000111111001000000100000000000
000000000000000011000000000011111110000000110000000000
000010100000001001000000000011101011110000010000000000
000001000110001111100000000111011011100000000000000000
110000000000011011100111101011000000011111100100000000
100000000000001111000100000101001001101001010011000000

.logic_tile 13 13
000000000000000000000000000011000000000000001000000000
000000000000000000010000000000100000000000000000010000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000001011111100000000000010
000000000001000000000000000000000000000000001000000000
000000000110100000000011100000001111000000000000000000
000000000000100000000000000000001000111100001000000001
000000000001010000000000000000001011111100000000000000
000011100000000000000111000111000000000000001000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000001000111100001000000001
000000000000000000000000000000001011111100000000000000
000000000000010000000010110111000000000000001000000000
000000000000101011000111010000100000000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000001011111100000010000000

.logic_tile 14 13
000010000000000111000110011011100001100000010000000000
000001000110000001000111011011001110000000000000000000
111000000000100000000110000001111101011110100000000000
100000000001011001000100001001001001011101000010000000
110000000001000000000010100001101001010010100000000000
110000000000000000000110100111111100110011110000000000
000000001100001000000110000011101011001111110000000000
000000000000000001000100001001011001001001010000000000
000000000000000000000000000000000000000000000110000000
000000000000000000000000000001000000000010000000100000
000000000000001001000000010011111011001111110000000000
000000000000000101110010101001011010001001010000000000
000010000000000011100011001001001001001011100000000000
000000000001000000000000000011011011010111100000000001
110000000000000101000000000101101000010111100000000000
100000000000000000000000001101111001000111010010000000

.logic_tile 15 13
000000000000011101000000000011011010100000000010000001
000000000000000101100000000001101010000000000011000010
111000000000000000000010110101111011010111100000000000
100000000000001101000011110111101001001011100000000000
000000000001000011100010100000000001101111010000000001
000000000000100101000110111111001001011111100000000100
000000000000000011100010000111101011100000000000000000
000000000000000111100010000011001010000000000000000001
000010101100000001100110000101101011111001110100000000
000000000000000000100100001111101100010110110010100001
000000000000001000000000000000000000001111000000000000
000000000000000001000000000000001011001111000010000000
000000000000001000000011000001001011000010000000000000
000000000100000001000000001101011000000000000000000000
110010000000110101000000000000011000000011110000000000
100000000001010000100000000000000000000011110010000000

.logic_tile 16 13
000000000000100000000110100000000001000000001000000000
000010000001000000000000000000001101000000000000010000
000010100000000001000000000000000000000000001000000000
000000000000000000100000000000001110000000000000000000
000000000001000000000000000000000001000000001000000000
000000000000100000000000000000001100000000000000000000
000110000000000001000000000011000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000111000000000000100000000000000000000000
000000000001001000000000010000000001000000001000000000
000000000000001101000010110000001000000000000000000000
000010000000101000000000000111001000111100001000000000
000000000101001011000010000000100000111100000000000001
000000000000100000000000010101101000000000000010000000
000000000001000000000011001001000000101000000000000010

.logic_tile 17 13
000000100000100000000000000000000000000000001000000000
000001000001000000000011100000001101000000000000010000
000010000000000000000000000111100000000000001000000000
000001000000000000000000000000100000000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000011100000000000001000000000
000000000100000000000000000000100000000000000000000000
000000000000000000010000010000000001000000001000000000
000000000001000000000011100000001110000000000000000000
000010000001000000000010010000000000000000001000000000
000000000000000000000111100000001110000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000001101000000000000100000000000000000000000
000000000001000101000010100001000001000000001000000000
000000000100001101100110110000101101000000000000000000

.logic_tile 18 13
000000000000000001000000010000000000000000000100000000
000000000100000000100010001001000000000010000010000000
111001000000000111000111101001100000111001110000000001
100000100000001111100011101001001000101001010000000000
110000100000100000000011110000000001000000100100000000
010000000000010000000011100000001011000000000000000000
000000100000000000000111000000000000000000100110000000
000001000000100000000000000000001011000000000000000000
000000000000001000000000010000000000000000000000000000
000000100000001101000011110000000000000000000000000000
000000000001000111100000000101011111000110100000000000
000000000000100000000000001111111100001111110000000000
000000100000000000000000000001111101010110100000000000
000000000100000000000011110011001001100000000000000100
110000100001000000000011100000000000000000000000000000
100001000000100000000000000000000000000000000000000000

.ramb_tile 19 13
000010000001010000000000000000000000000000
000001000000100000010000000000000000000000
000010100001010000000000000000000000000000
000000000110100000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010101110000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000001010100000000000000000000000000000

.logic_tile 20 13
000010000000000000000011110111000000000000000100000001
000001000000000000000011110000000000000001000000000000
111000000000000101000111010000000000000000000100000000
100000000110000000100111100101000000000010000001000000
010000000000101000000000000000000000000000000000000000
010000000000010001000000000000000000000000000000000000
000000000000000111000000011101111001010111100000000000
000000000010000000100011011101011001001011100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001011000010111110010000000
000000000000001111000000000000100000010111110000100010
110000000000001101100110111111111111000010000000000000
100000000110000101000010101111011110000000000000000101

.logic_tile 21 13
000000000000000000000000010111100000000000001000000000
000000001010000000000010000000100000000000000000001000
111000000001011000000110000101100001000000001000000000
100010000000000001000011100000001011000000000000000000
110000000001010000000000000101101000111100001000000000
110000000000100000000000000000100000111100000000000000
000010000000100001100000000001100001000000001000000000
000000000001000000000011100000101001000000000000000000
000000000000000000000000011011101000111110110100000000
000000000000000000000011100001001101110111110000000000
000000000000000101000000001101101101111110110100000000
000000000100100000100000000011011111111111010000000000
000000000000000000000111000111111100010111110100000000
000000000000000000000000001011100000000011110000000000
110000000000010000000000011011001001010110100100000000
100000000000000000000010000011111001111011010000000000

.logic_tile 22 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 13
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 14
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000010000000000000000000000000110000110000001000
000000000110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010001010000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 14
000000000000000000000000010101100000010110100000000000
000000001010000000000010110000100000010110100000000000
111010000000001000000000000000000000001111000000000000
100000000000001111000000000000001101001111000000000000
110010000000001111100010011011101010101001000110000000
010000001010000011100010010001001010111111000001000000
000000000000000000000000011000000000010110100000000000
000000000000000111000011101011000000101001010000000000
000001010000110000000111100111101011100000000000000000
000000011010000000000011111101011100110000100000000000
000000010000000111000111000001000000010110100000000000
000000010000000001100000000000100000010110100000000000
000010010000010000000000001000000000010110100000000000
000000010000000000000011100111000000101001010000000000
110000010000000001000000000000001011101111110010000000
100000010000001001000000001111001010011111110000000000

.logic_tile 2 14
000000000001000000000110100011001000001100111000000000
000010001100000000000000000000101111110011000000010100
000000000000000000000000000011101000001100111000000000
000000000000000000000010010000001111110011000000000000
000000000101011101100111000011001001001100111000000000
000000000000000101000100000000001111110011000000000000
000000000000000000000000010111101000001100111000000000
000000000000000000000010100000001001110011000000000000
000001010001011111000010100111001000001100111000000000
000000111010000101100100000000001100110011000000000000
000000010000000000000011100101001001001100111000000000
000000010000001001000100000000001101110011000000000000
000010110000010000000111100101101000001100111000000000
000000010110001111000010110000101011110011000000000000
000000010000000111000010100001101000001100111000000000
000000010000000000100100000000101010110011000000000000

.logic_tile 3 14
000010100000100101100111110011000000010110100000000000
000000001011010000000110100000100000010110100000000000
000000000000001101100110100101111111100001010010000000
000000000111010101000000001001101000010000000000000000
000100100000100011100110101001001001101000000000000010
000101000001010001100000000101011110100100000000000000
000000000000100111000111011111111000100000000010000000
000000000001000001000010100101001001110000100000000000
000000010000100101100111001101001000100000000000000000
000000110001010000100010000111011001111000000000000001
000000010000000000000000001111101010110000010000000000
000000011010000000000000001101001001010000000000000000
000000010000000000000000001011001000100000000000000100
000000011100000000000000000111011011111000000000000000
000000110110100001000000000111101101100000010000000100
000001010001000000100000001001011001010100000000000000

.logic_tile 4 14
000001000000100000000000000111101000001100111000000000
000010001001000000000000000000001110110011000001010100
000001001110000000000010000011001000001100111000000000
000010100000000000000100000000101100110011000000000100
000110100000000111100000000111101000001100111000000000
000000000000000001000000000000001010110011000000100001
000001000000100000000000000011101000001100111000000010
000010100001000000000000000000101010110011000000000001
000011010101000111100111110011101001001100111000000100
000000010110100000100111000000001100110011000000000000
000000011110000111000000000011101001001100111000000000
000000010000001111100011100000001001110011000000000001
000010010001010001000010000011001000001100111000000000
000010010000000000100000000000001111110011000000000101
000000010000100000000000000011101000001100110000000000
000000011111001111000000001011000000110011000000000001

.logic_tile 5 14
000000000001000000000110100001000001000000001000000000
000000000000100000000100000000101000000000000000000000
000000000000000011100000010101101000001100111000000100
000000000000001001000011100000001011110011000000000000
000000000000001011100000010001101001001100111000000100
000000001000000111000011100000001011110011000000000000
000000000110001111010111100011101000001100111000000100
000000000000001101000100000000001111110011000000000000
000011010001001111000000000011001000001100111000000010
000000010000000111100000000000001111110011000000000000
000000010000000000000000000101001001001100111000000000
000000010000001111000000000000001111110011000000100000
000000010001110000000111100101001000001100111000000000
000000010000010000000010010000001100110011000000100000
000000010000000000000000000001101001001100111000000000
000000010000000000000010010000101010110011000000000010

.ramt_tile 6 14
000010000000000000000011100111111100100000
000001000010000000000111100000010000000000
111000100000011000000011100001111110000000
100000000010000111000110010000110000000000
010000100001001111000011110011111100000000
010000000010001111100011110000010000010000
000001000001100000000000001101011110000000
000011000011110000000011111001110000001000
000000010000001000000000001101111100000000
000000010010000011000000000011110000100000
000010010001010001000111000111111110000001
000001010000100111000000000101010000000000
000000110000000000000000000001011100000000
000000010010000000000000000101110000000100
010000010000001001000111000011011110000000
010000110000001011100000001101010000000100

.logic_tile 7 14
000000101011000111000011101101111010000110100000000010
000010000000001101000000001011011100001111110000000000
111010101011000000000000000000000001000000100100000000
100000000000100000000000000000001100000000000000000000
000000000000000001100011100111111100001001000000000000
000000000000000000000000001111011011001010000010000000
000010001010000000000110000101101110000100000010000000
000000000000000001000011101111101000101000010000000010
000000010000000001100000000011101001000001110000000000
000000010000001111100000000001111111000000100000000000
000000011101000101100010010101011110001101000010000100
000000010000100001000111010001001111001000000000100000
000000011010000101000110001011011100001001000001000000
000000010000010000100110011101011011000101000000000000
000110010001000101000110000011100000000000000100000000
000001010000111001100100000000000000000001000000000000

.logic_tile 8 14
000000000001011000000111101111111001000110100000000000
000000000000100001000111101111001011001111110000000000
111000001001010001000011110101011010101011010000000000
100000000000001001100010000011001011001011100000000001
010001000000101001000010010101001100101000000100000000
010010000000010111000010000000100000101000000010000001
000001100110010111000111001101011001101100000000000000
000011001010000001100110001001101010001100000000000000
000000011000001011100110001011101010111011110010000000
000000010000000101100000001011101100110011110000000000
000000110000000000000010000111011100111110110010000000
000001010000000000000110011111111001110110110000000000
000001010001000001000110110101101100000000100000000000
000010011010001001000011000111111000000000110000000000
110100011000000011100111001001111110110100000000000000
100000011110001111100010111111101110010100000000000100

.logic_tile 9 14
000000101110010001000000000001001101110000010000000000
000001000000100011000000000111001010010000000000000000
111001001010000011100010000001111101000110100000000000
100010100000001101000111111011111111001111110000000000
010000100000000000000111111101111101010111100000000000
110001000000000000000011011101001111000111010000000000
000001001110000111000111010001111111010111100000000000
000010100001011001000111101101101001001011100000000000
000000010000000011100011100001111010010100000000000000
000000110000000000000111110000010000010100000000000001
000000011110100001000011110001001110101001010100100000
000000010001011111100011011111010000101010100000000110
000010010001011111000111111111000000101001010100000100
000001010001000011100010110011001111011001100011000000
000000011010000111000011101011011001010111100000000000
000000010000000000000010110101101101001011100000000010

.logic_tile 10 14
000000000000100000000010010101011010010111100000000000
000010000001010001000010101101111110001011100001000000
111000001000000001100000001001111111000010000000000000
100000000000000000000011100001111110000000000000000000
110001000001010001000111100111111000010000100000000001
110010100000000000100110110101101001000000010000000000
000001001010001011100000010011111010000110100000000000
000010000001000111000011100011001101101111110010000000
000000010000001101000011100101111000010100000000000000
000000010100000101100111100000000000010100000000000000
000000011010001101100000001000000001100000010100000000
000010010000000011000000000001001010010000100000000000
000100011110000001000010000001011100111110110000000000
000100010000000000100000000011101101111101010001000000
110100010110000000000110000001011110101000000100000000
100000010000001111000010010000010000101000000000000001

.logic_tile 11 14
000010000010000111000000010111101100000110100000000000
000001000000000000000011011001011010001111110000000000
111010100000100000000000010101100000000000000100000100
100000000000000000000010000000100000000001000010000110
010000000000010111100011001101100000111001110000000000
110000000000000111100000001001101010010110100000100001
000001000000000000000111111011011100100000010000000000
000010100001000001000111010011001111010000010000000000
000000011110001001000011110101000000000000000110000001
000000010000000101100010100000000000000001000000100000
000001011110001001000000000011011100100000010000000000
000010010111000011000000000011101000010000010000000000
000010010000000000000110000011001111101000000000000000
000000010000000000000010011011011100100100000000000000
110000010000010000000000001111000001101001010000000010
100000011000001001000000000101101011101111010000000001

.logic_tile 12 14
000001000000010111000000011111011000000011110100000000
000000100000000000000010001011110000010111110000000000
111001000000000001000010101000011000111001000000000001
100010100000001101100110011011001100110110000000000010
000000000000000000000000010000000001110110110100000000
000000001010010000000011111111001011111001110000000000
000000000000010111000010000011000001100000010000100000
000000000000001001100100000011101000111001110000000000
000000011001010111000000011000011111101100000000000000
000000010100000000000011110011011101011100000000000100
000001010000000000000010010101111000000110100000000000
000000110000000001000011011101011110001111110000000000
000010110000000001000011100011011110110100010001000000
000000110000001001000111110000001001110100010000000001
110010111110000000000000000111011001101000010000000000
100000010100001111000011110001001010000100000010000000

.logic_tile 13 14
000010000100000111000000000001000000000000001000000000
000011000000000000100000000000000000000000000000010000
000000000000100000000000000000001001111100001000000000
000000000001000000000000000000001010111100000001000000
000000000101000000000000000000000000000000001000000000
000000000010100000000000000000001101000000000000000000
000001000000000111000000000101101000111100001010000000
000010000001001111100000000000000000111100000000000000
000001011110010000000000000111100000000000001000000000
000000011010000000000010010000100000000000000000000000
000000011100000000000000000000001001111100001001000000
000000010000000000000000000000001010111100000000000000
000000010000000000000000000000000001000000001000000000
000000010000100000000000000000001111000000000000000000
000001010000000000000010000000001001111100001000000000
000010010000000000000010000000001010111100000010000000

.logic_tile 14 14
000010100000001101000111101000001110101111000000000000
000000000000001001100000000011011010011111000000100010
111000001110000101000000000001000000101001010000000000
100000000000000000000010111011000000000000000000000000
110000000000000011000000001001011000000010100010000000
110000000000000000000010101111101000100001010000000000
000000001110100011100111000000001110000100000110000000
000000000001010000100000000000000000000000000000000010
000000010000100001100010000111000001110110110000100110
000000010001010000000000000101101010101001010000000000
000000011110101101100000000000011001000000010000000000
000000010001001011000000000001011100000000100000000000
000000010000000011100111101101001101100000010010000000
000000010000000000000110101111101011010001110000000000
110000010000100000000010000000000000000000000000000000
100000010001010000000000000000000000000000000000000000

.logic_tile 15 14
000000000110010000000011100001111000000011010000000001
000010000000100101000011100001011100000011000000000000
111000000000000011100011111111011101110000000100000000
100000000000001111000010111111101101111111000010000010
010000000110000111000000000111011101101001100100000000
010000000000001101100000000111111110101010010000000010
000010000000100001100010101101011001110000000100000000
000000000001010000000110100011001101111111000000000011
000000010000001101100110001001011100110000000100000000
000000010000001011000111011001111101110011110000000010
000000010000101011100111000000011010000010000000000000
000010010001001111000110110101011100000001000000000000
000010010000000111000010011101100001100000010000000000
000000010100000000100111110101101101000000000000000010
000000010000000001000010110001011111001110000000000000
000000010000000000100011111011011001001001000010000000

.logic_tile 16 14
000000000000100101100111100000011100000011110000000000
000000000001010000000000000000010000000011110000000010
111000000000000000000000000101111101110000000100000000
100000000000000011000000001001011111111111000000000010
110000000000000000000110111101111111101001100110000000
110000000000000000000011110001111111101010010000100010
000000000001000111100111000111011011000001010000000000
000000001010000000000111101101011110100001010010000000
000000010000100001100000000001000000010110100000000000
000000010001010000000000000000000000010110100000000010
000010110000000000000010110000000000001111000000000000
000000011010000000000111000000001100001111000000000010
000000010001000001100010000000001110000011110000000000
000000010001111101100000000000000000000011110000100000
000000110000001000000111000000001010000011110000000000
000000011100001001000011000000010000000011110000000010

.logic_tile 17 14
000000000000000000000010000000000000000000001000000000
000000000000000000000000000000001110000000000000010000
111010000001000000000000000011100000000000001000000000
100000001010000000000000000000000000000000000000000000
110000000000000000000000000000000000000000001000000000
110000000000000000000000000000001100000000000000000000
000000000000100111100000000000000000000000001000000000
000000000001010000100000000000001001000000000000000000
000000010000000000000010100011000000000000001000000000
000000010110001101000110110000100000000000000000000000
000000010000000001000000000011000000000000001000000000
000000011000001101100000000000100000000000000000000000
000000010000100101000111100011101000101000000000000000
000000010000000000100100000000000000101000000010000000
110000010000000000000000000101100000000000000100000000
100000010000000000000000000000000000000001001011000110

.logic_tile 18 14
000000000000000001100010110001000000000000000100000000
000000000000000101000010000000100000000001000000000000
111000000000001101000000000000000000000000000100000000
100000000000001111000000001101000000000010000000000000
110000000000001001000000000001000001101001010000000000
010000000000000001000010101111001110000110000000000000
000000000000001000000000000111011111100001010000000000
000001000000000001000000000000101010100001010010000000
000000010000000011100000000000000000000000100100000000
000000010000000000100011110000001000000000000000000000
000001010000000000000000000001100000000000000100000000
000000110000100000000000000000000000000001000001000000
000000010000000000000111001011001010001001010000000001
000000010000000000000110000111001111001001000000000000
110000010000000001000000000101001001101001110000000000
100000011010000000100000001111011000000000010000100000

.ramt_tile 19 14
000000100000010000000000000000000000000000
000001000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000001010001010000000000000000000000000000
000000110000100000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000010000000000000000000000000000
000000010000100000000000000000000000000000

.logic_tile 20 14
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000010000000010101000011010000011010000000000
100000001000100000000000001111001001000011100010000000
010000001100000111000111101000011001100001010000000000
110000000000000000000100000111011101010010100000000000
000010100000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000111010011000000001111000000000000
000000010000000000000010001011101010000110000000000000
000000010000000001100000010000011101001111110000000000
000000010000000000000010000000011001001111110000000000
000010110000000000000000000000011100000100000100000000
000001010000000000000000000000000000000000001000000000
110000011111000001000000000000000000000000000000000000
100000011100000000000011110000000000000000000000000000

.logic_tile 21 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000100000000000000000000000000000000000000000000
110000000000000111100000000000000000000000000000000000
010000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000010010000000001000000000000000001000000100100000000
000000010000000000000000000000001100000000000000000000
000000010000010000000000000000000000000000100100000000
000000010000100000000000000000001010000000000000000100
001000010000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000

.logic_tile 22 14
000000000000000000000000000001100000000000000100000000
000000000000000000000000000000100000000001000000000000
111000000000000000000111000000000000000000000000000000
100000000000000000000100000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000100000000
000000010000000000000000001111000000000010000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011010000000000000000000000000000000000000000000

.logic_tile 23 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 0 15
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 15
000000000001000001000000000111101010100000000000000010
000000000000101111000010011001001101111000000000000000
111000100000001111000111000011101110101000010000000010
100001000000000001100100000101101000000100000000000000
000010000000001000000000000000001100000011110000000000
000000001010000011000000000000000000000011110000000000
000000000000000111000000010000001110000011110000000000
000000000000000101000010000000010000000011110000000000
000000110100000011100010011111011000111110000000000000
000001011010000000100110100011111000101101000000000000
000000010000000000000000011101111001111011110101000000
000000010000000001000010100101001011010111110000100000
000000010000000111100010010001100001011001100000000000
000000010000000000000011100000001100011001100000000010
000010110000000000000000000000000000001111000000000000
000000010000000001000000000000001101001111000000000000

.logic_tile 2 15
000000000001100000000000000001101000001100111000000000
000000000000101101000000000000101101110011000000010000
000000000000000101000010100001001001001100111000000000
000000000000000000100110110000001100110011000000000000
000101100001000000000010100101101001001100111000000000
000011100100100000000110110000001010110011000000000000
000000000000000011000011110101001000001100111000000000
000000000000001101100011010000101111110011000000000000
000010011111000000000111000101001001001100111000000000
000000010000100000000011110000101011110011000000000000
000000010000000111100000010011101001001100111000000000
000000010000000000100011100000101000110011000000000000
000000010000010001000000000101101001001100111000000000
000000010000000000100010000000101001110011000000000000
000000010000000000000000000111001000110011000000000000
000000011010000000000000000000001101001100110000000000

.logic_tile 3 15
000000101110001101000010011001001100100000010000000000
000001000000000101100111001001101011010100000001000000
111000000000000101000000010011111101110011110100000000
100000000000000000000011100001011000110111110001000000
000100100101000101100110111101101111111110000000000000
000111000100100000000011111111001010101101000000000000
000001000000000001000000000111001100101011110110000000
000000100000001111000000001111001101011111110000000000
000000010010001101100110110011011100110110110100000000
000000010000000101100110001011101001111101110010000000
000000010000101001100000010101111110010101010000000000
000000010001010011000011010000010000010101010000000000
000000010001010111100011011001001010100000000000000010
000010010100000001000011000111111010110100000000000000
000001011110000011000010000001001110101000010000000010
000000010000000000000100001101011001000100000000000000

.logic_tile 4 15
000000000001110000000000000111011101100011110000000000
000000001110000111000000000001001000010110100000000000
111000000000101101000010111101111011101000000100000001
100000000001011111100111100101101111011101000000000010
000001100000100111000111000011111001100000110000000100
000001000111000000100100001011101001011111110000000000
000100000001010101100111001001111110100100110000100000
000000000000000001100000001001101111101101110000000000
000001010000000000000000000111111010110000000100000000
000010110000000000000011111101101110110010100010100010
000100011100000001000110101101001111100100010100000000
000000010000000000000000001111011010101000010010000010
000100010000001111100110100111011100010101010000000000
000100010000000111100111110000000000010101010001000000
110000010000001101100010001111111000110101100000000000
100000010000000101000010000111111111110110010000100000

.logic_tile 5 15
000000000001001111100000010011001000001100111000000100
000000000000011111000011010000101101110011000000010000
000001000000001000000000000001101000001100111000000100
000000000000001101000000000000001000110011000000000000
000000000001000011000111110011101001001100111000000000
000000000000000000100111110000101101110011000000000010
000000001000001000000110100001001001001100111000000100
000000001100011111000100000000101110110011000000000000
000000011000000111000010000101001000001100111000000000
000000010000000000100011010000101000110011000000000000
000000010000000111100010000101101000001100111000000000
000000011010100000100010000000101100110011000000000000
000000011000000000000000000011101000001100111000000000
000000010000000000000000000000001010110011000000100000
000000010000000000000000000101001001001100111000000000
000000011010001001000000000000101010110011000000000000

.ramb_tile 6 15
000000000000000000000000000111101010000000
000001010000000001000011100000110000000000
111000000000000111100000000011101000000000
100000000000000111100000000000010000000000
010000000000000000000011100111001010000000
110000001010000000000011100000010000000000
000000000001010111000000011001001000000000
000000000000001111100011110101010000000000
000000010100000000000111100111101010000000
000000011010000000000000000111010000010000
000000010000100000000000000111101000000000
000000010000001111000000001011010000000000
000000010000000001000000001001101010000000
000000010001000001000000001111010000000100
010000010000000111000011111101101000000000
010000010100001001000011011101010000000000

.logic_tile 7 15
000000100000001000000000011000000000000000000100000000
000000000000000101000010101001000000000010000000000000
111000100000001111100010001001011101010000000001000000
100001000010001001100111111001101000101001000000100000
000000000000000000000110100011011001000001010000000000
000010100100000000000000001101011010000010010001000001
000110000000001001000110100000011000000100000100000001
000000000000001011000000000000000000000000000000000000
000000010000000001000110000000011010000100000100000000
000000010000000000100000000000000000000000000000100000
000000110001001000000000000111100000010110100000000000
000001010000100001000000000000100000010110100000000000
000000010000001000000000001001101100010000100010000000
000010111010000001000000000101111000010100000000000000
000010110000000000000111101101111010010000000010000000
000000011010000000000000001001101110100001010000000000

.logic_tile 8 15
000010000001011111100110100101100001000000001000000000
000001000010111111000100000000001010000000000000000000
000010100001000101100011100011101001001100111000000000
000000000000100000000100000000101000110011000000000010
000000100010111111100000000101001000001100111000000000
000000000000011011100000000000000000110011000000000010
000000101010001111000000000000001000001100111000000000
000000000000000111100000000000001000110011000000000010
000011110000000000000000000001101000001100111000000001
000010011010000000000000000000100000110011000000000000
000000011100000000000000010001001000001100111000000000
000000010000000000000011000000000000110011000000000010
000000110000000000000000000000001000001100111000000000
000001010000000000000000000000001010110011000000000000
000000010000000000000000000000001000001100111000000001
000010110001010000000000000000001001110011000000000000

.logic_tile 9 15
000010100000000000000010010111000000000000001000000000
000001000111000000000111110000001111000000000000000000
000001000001010001000000010011001000001100111000000000
000010100000000000100011110000101001110011000000000000
000000000000000000000000000111101000001100111000000000
000000001010000000000010010000101110110011000000000010
000000100000000000000000000001101000001100111000000000
000000000000000000000000000000101101110011000000000010
000100011000010000000111100001101001001100111000000000
000000010000000000000011100000001101110011000000000000
000100010000000000000000000001001000001100111010000000
000000010001011111000011000000101011110011000000000000
000000110000000111000111010111101001001100111000000000
000001010100000001000111100000001111110011000000000010
000001010000001000000111000011101000001100111000000000
000010010001000101000110000000001111110011000000000010

.logic_tile 10 15
000000000000100111000111001111101110111111110000000000
000000000000000000000011110111111110110110100011000000
111000000000000000000010101011011110000010000000000000
100000100100001001000000001011111110000000000000000000
010000000000000001100000000011111000010100000000000000
100000000110000000000010010000010000010100000000000000
000000001010000111000010001101111100100000000000000000
000000001110010101000010010111011011110100000000000001
000000011000000101000000011000000000000000000100000000
000000010000001111100010001101000000000010000001100000
000010010000100001000111001101001000000000000000000000
000000010001000111000111110101011001001000000010000000
000010010001010011100011001101111010000110100000000000
000000010011000011000011110001011100001111110000000000
110000010000000101100011010011101110010111100000000000
100000010000000001000010000011011000100111010010000000

.logic_tile 11 15
000000000000100111000110000000000001000000100111000001
000000000001010000000010010000001011000000000000000000
111000001100000000000000000101001111100000000000000000
100000000000000000000011101011011011110100000000000000
010000100000101111000000000001001101101000000000000000
100001000100010011000010101111001110010000100000000000
000000000010000000000010111011101000000110100000000000
000000000000000000000011111111111010001111110000000000
000000110000000011100110101111101001111011110010000001
000001010000000000000000001001011100110011110000000000
000000010010000000000000010101001111100000000000000000
000010010000001111000011001011001011110100000000000000
000000010000000111100111100001001101101000000010000000
000000110011010000100100000111001110010000100000000000
110010011100100101100000000000000000000000000100000010
100000010000011011000010011101000000000010000000000010

.logic_tile 12 15
000000000001010000000111000111111101000001000000000000
000000000000000111000000001101111110000001010000000000
111001001000000111100000000011011001111001000010000000
100000101010000000000011110000011110111001000000000010
000000000000001101100011000101111110100000000000000000
000000001100100001100111100111001010111000000000000000
000001000000001101000111100011111010000011110100000000
000000100110000001000011101111010000010111110010000000
000100010000001000000000000001101110011111000100000000
000000010000001011000000000000011000011111000000000000
000000010100000001100010000111000000011111100100000000
000000010000000001000011100101101001101001010000000000
000000010000000001000111010111111101111000100000000000
000100010000000000000011110000001101111000100000000010
110001110110101011100010010111111011010100000000000000
100001010000000011100011101101101011000100000000000000

.logic_tile 13 15
000000000001000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000010000
000000000000000000000000000000001000111100001000000000
000000000000000000000011110000001100111100000010000000
000000000001100000000000000000000001000000001000000000
000000000000110000000000000000001001000000000000000000
000000000000000000000000000000001000111100001010000000
000000000000000000000000000000001100111100000000000000
000000010001100111000010000011100000000000001000000000
000010010000100000000100000000000000000000000000000000
001001010000000001000000000000001000111100001000000000
000000110000000111000000000000001100111100000000000000
000010010000000000000000000000000001000000001000000000
000010010100000000000000000000001100000000000000000000
000000010000100000000000000000001000111100001010000000
000000010001000000000000000000001100111100000000000000

.logic_tile 14 15
000000100001110111000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
111000000000000000000000010001111100110000000111000101
100000000000000000000011000001101011111111000000000000
110000001100100000000000000000000000000000000000000000
010000000000000000000010010000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010110000000000010010000000000000000000000000000
000000010000101000000000010000000000000000000000000000
000000011001001111000011110000000000000000000000000000
000010010001010000000000001101011111101101110110000000
000000010110000000000000001011101010000100100000000010
000000010000000000000000000000000000000000000000000000
000000010000000111000000000000000000000000000000000000

.logic_tile 15 15
000000000000000111100111001011111101100101010100000000
000000001110000000000011111011011111101010010010000000
111001100000001011100111100101000000000000000000000000
100011100000000111000010100011000000010110100011100110
010000000000001001000111011101001101100000000000000000
010000000000001111100111001001111000000000000010100010
000000000000000001000010101111101110010110100000000000
000000000000001001100110110001011111100000000000000010
000000110000000111000110101001001011100101010110000000
000001010010000000100111110101001111010101100000000000
000000010000100111000111110111001011001111110000000000
000000010001001101100111111001011001001001010000000000
000001010000001001000111011101111111000000100000000100
000010010000000111000110001101101100000000000010000000
001010010000001101100111001111101100101101110100000001
000000010000000001000000000101111110000100100000100000

.logic_tile 16 15
000000000000000000000000000000000001001111000000000100
000000000000000000000010000000001101001111000000000000
111010001110000000000000011000000000010110100000000100
100001000010000000000011110101000000101001010000000000
110000001000000111000000010000000000001111000000000000
110000000000000000000011000000001001001111000000000010
000010100000101000000000000000000000010110100000100000
000000000101000101000000001011000000101001010000000000
000000010000000000010010100000000001001111000000000000
000000010000001001000100000000001111001111000000100000
000000011100000000000000000001101010010110100000000000
000000010000000000000010111101100000010100000000000000
000000011100000001000111101111000000010110100000000000
000000010000000000000010000111101100000110000000000001
110000011100000001100010100000001110000100000100000000
100100010000000000000100000000000000000000000000000010

.logic_tile 17 15
000011000110000111100010001001111110010110100000000010
000001001110001111100100000101101110010000000000000000
111000001100000001000111100011001010000000000000000000
100000000000000111100000000101001110000000100000000000
110000100000001111100000011011101010000010100000000010
110001000100000011100011110101010000000011110000000000
000000000000000101100000000011011100100000000010000100
000000000000000011000000000111001000000000000000000000
000000110000010000000000000000000001000000100100000100
000000010000001111000000000000001000000000000000000000
000000010000001001000000010001000001110110110000000000
000000011100000111000011001001001000101001010000000001
000000010001000111100010001101111111000110000000000100
000000010000100101100000001011001010010110000000000000
000000010000000000000000000000001010000011110000000000
000000010000001111000000000000000000000011110000100010

.logic_tile 18 15
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011110000000000000000000000000000000000000000000
000000011010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000

.ramb_tile 19 15
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000011110000000000000000000000000000000
000000010000000000000000000000000000000000
000000010001000000000000000000000000000000

.logic_tile 20 15
000000000000000000000010100111011011000001000000000000
000000000000000000000100001011011101010110100011000000
111000000000000000000000011001111110000001010010000010
100000100001010101000011111011111111000110100000000000
110000000000000001000000000000000000000000000000000000
000000001110001101000000000000000000000000000000000000
000000000000000001100010110101100000000000000100000000
000000000010000000100111110000000000000001000000000000
000000010000000000000000010000000000000000100100000000
000000010000001001000010100000001111000000000000000000
000000011010001000000110001011011000000100000000000010
000000010000000001000011101101001010000000000001000000
000000010000001000000110101000001000000111000000000000
000000010000000101000010001101011010001011000000000000
000000010000000000000110100101111100001110000000000000
000000010000000000000000001001101010001111000000000000

.logic_tile 21 15
000000000000000000000000000011111000000010100000000000
000000000000000000000000001111110000000011110000000000
111000000000000111000111110000000000000000000100000000
100000000000000000000111011101000000000010000000000000
010000000000000000000010010011111110010110100000000000
110000000000000000000011000011101111101001000000000000
000000000000000111100111100000000001000000100100000000
000000000000000001100000000000001010000000000000000000
000000010000010000000000000011100001000110000000000000
000100010000001101000000001111101010001111000000000000
000000010000000000000010100000000001000000100100000000
000000011010000000000100000000001000000000000000000000
000000010000000000000010100000011101000111000000000000
000000010000000000000100001111011001001011000000000000
000000010000001000000000000101101111000110100000000000
000000010000000101000000000000111101000110100000000000

.logic_tile 22 15
000000000000000000000000001000000000000000000100000000
000000000000000101000000000101000000000010000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000101000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000100100000000
000000010000000000000000000000001000000000000000000000
000000110000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010100100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 25 15
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp1_tile 0 16
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 16
000010000001000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100001010111000000001011011111010010000000000000
000000000000000000000000000011011101001000010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100001000101100000000000000000000000000000000000
000000000110100000100000000000000000000000000000000000
000000000000000000000000010000001010000011110000000000
000000000000000111000010110000000000000011110000100010
000000100001000000000000001000001101001100110000000000
000001000000100000000000000111001111110011000000000000
000000000000000001100010010000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 2 16
000001000000000001000011100000000000001111000000000000
000000100000000000100000000000001101001111000000000000
000000000000011000000000001101011000100000000000000001
000000000000000011000000000101001010111000000000000000
000010001101011001000000000001000000010110100000000000
000000000000001011000000000000000000010110100000000000
000000000000000000000000000000000000001111000000000000
000000001110000111000011110000001001001111000000000000
000000100100100000000000001000000000010110100000000000
000000000110000000000010001011000000101001010000000000
000000000000000000000000000000001110000011110000000000
000000000000000000000011100000000000000011110000000000
000100000000001011100000000111000000010110100000000000
000000000100000011000000000000000000010110100000000000
000000000000000000000000001000000000010110100000000000
000000000000000000000000001101000000101001010000000000

.logic_tile 3 16
000100000000000111100110010011011101101001000000000000
000000000000011001100011110101011101010000000000100000
111000000000000101000010000111100000000000000000100000
100000000000000000000110111111000000111111110000000000
110000101001001111100010101001001011100000010010000000
110000001010100111100100001011001100101000000000000000
000000001110100000000110001001011111101000110000000000
000000000001000000000011011001011011100100110000000000
000010000010000011100010110001111111010000000000000000
000000000100000000100010111101001001000000000000100000
000000000000001001100110001011101100110000010000000000
000000000000001001100110000011111000010000000000000100
000010000001010001000011100011001001001000010110000110
000010000010110000100010001001111011111111110000100000
000100000000001111100111010111101111010100000000000000
000000000000000101100010111001101111000110000000000000

.logic_tile 4 16
000000000010001001000111010001111111100000000000100000
000000000110001011000111011011011101000000000000000000
111000000000001011100010100001101000101101010100100000
100000000000000111110110101111011101001000000001000000
000000000001000101000010011101001010000010000000000000
000010100000110111100111101111101111000000000000000000
000000000000000111100111001001001001000010000000000000
000000000000000001000011111011011100000000000001000000
000100000000000011000010010111011001000010000000000000
000000000000010001000010000101011001000000000000000000
000100001110100001000010010101001110101011110000000000
000000000001000000000011100011101000001011100000000000
000000101110000001000010000101101001000010000000000000
000001000000001111100010010011011011000000000000000000
110000000000000000000010011101011010100010110000000000
100000001010000000000010001101101100101011110000000000

.logic_tile 5 16
000001100001000000000000000011101000001100111000000000
000010100000100000000000000000001110110011000000010100
000010100001000000000000010001101001001100111000000000
000000000000101111000011100000001110110011000000000000
000010001001010000000000000011001001001100111000000010
000000000000000000000000000000101100110011000000000000
000000000000001111000000000001101001001100111000000000
000000000000000111100000000000101111110011000000000100
000000000000000111100011110011101000001100111000000010
000000001010000000000111010000101101110011000000000000
000000000000010011000010000101101000001100111000000000
000000000000001111000010010000001110110011000000000100
000010100000000011100111100101101001001100111000000010
000000001000000111100000000000001101110011000000000000
000001000000001000000000000111001000001100111000000010
000000100000001011000011010000101100110011000000000000

.ramt_tile 6 16
000000000000001000000011000101101010000010
000010000000000011000000000000000000000000
111000001100000001000111100101011010000000
100000000000001001100000000000110000000001
110000101010000011000111100011001010000000
110000000000001111000000000000100000010000
000000100000001111000011101011011010000100
000000000000001011100100001001010000000000
000000100100000000000111100111101010000000
000000000100000111000000000101100000000010
000001000000000000000111001111111010000000
000000100000000000000000000001010000000100
000000000001100000000111101011101010000000
000001000001010000000100000001100000100000
010000000001000001000000010001011010000000
110001000000100000000011001001010000000100

.logic_tile 7 16
000000100000000101000000010001000000000000000100000000
000000001001000000000011100000000000000001001001000000
111000001110001001100111101111101100101111010000000000
100010000000000001000010101111001011000111010001000000
110000000000000101000010101001111111000000000000000000
110000001010000000000110100101001111001001010000000000
000001000001100111100110000000011000000100000100000000
000010000001110000100011100000010000000000001010000010
000000000000000000000011100000001010000100000100000000
000000000000001001000100000000010000000000001000000010
000001000000100011100000000001111101010111100000000000
000000100000000000100010011011011011001011100000000000
000000000110010000000011101111001100110000100001000000
000000000000001111000000001101011001100000010000000000
110100001110001111100111001101001011000001000000000000
100000000100001111100110000011011001000010100000000000

.logic_tile 8 16
000000001010000000000011100101101000001100111010000000
000000000000001001000111110000100000110011000000010000
000000000000000000000000000001001000001100111000100000
000000000000000000000000000000100000110011000000000000
000000000001010000000000000000001001001100111010000000
000000000000000000000000000000001011110011000000000000
000100100000000001000011110111001000111100001000000000
000001001010001111100111100000000000111100000000000000
000001000001010000000000000000000001000000001000000000
000000100000000000000000000000001010000000000000000000
000001100000000000000000000000001000001100111000000000
000011000110000000000000000000001001110011000010000000
000000000000000111100000000101101000001100111000000100
000000000000000000000000000000000000110011000000000000
000100000000000000000000000001001000001100111000000000
000010000001000000000000000000000000110011000000000010

.logic_tile 9 16
000000100000000111100000010011001001001100111010000000
000000001000000000000011110000101000110011000000010000
000000000000001111100011100111001000001100111000000000
000000000001011111000110010000101000110011000000000000
000010100001000000000111100011101001001100111000000100
000001001010001001000000000000001111110011000000000000
000001000000100000000000010001001000001100111000100000
000010000001000000000011100000101010110011000000000000
000000000001010000000111100001101001001100111000000000
000000001110000000000000000000101110110011000000000000
000010100010000101100000000101001001001100111000000000
000000000110100000000011010000101011110011000000000000
000000000000000000000110100111101001001100111000000000
000000000000000000000000000000101101110011000000000010
000010000000000011100111110001101001001100111000000000
000000000000000000000110100000101000110011000000000000

.logic_tile 10 16
000000000000001111100000001011111000010111100000000000
000000000110001111100000000001111100000111010000000000
111000101000100000000110101001111011000110100000000000
100001000000011001000000000011001101001111110000000000
010000000001001000000011000111011011101111010000000000
100000001100000001000000001011101110111111100001100010
000000000000001101100000000000000000000000000100000000
000000000001011011000000000001000000000010000001100000
000000100001000000000000011111001011000100000001000000
000001000010100001000010101111001101001100000000000000
000001000000000101110111100001000000000000000110000000
000000100000010000100011110000000000000001000000100000
000000000010000001100000010111100000000000000110000000
000000000000000001000011100000000000000001000000000010
110000001110001111100010010111001011000001000000000000
100010100000000101100011010111011111000001010010000000

.logic_tile 11 16
000010100000000101000000000011101110101101010000000010
000001000000001001000010110000011111101101010001000000
111000000000000000000010101000011111101100010100100001
100000100000000000000100001101011001011100100000000000
010010101110000000000000001011001100100000010000000000
100001001010001101000010101101011101101000000000000000
000000000000000000000111100000000000000000100100000000
000000000000000111000110110000001110000000000001000000
000110000000000111000110110001000001111001110000000100
000000000000000000000011011111001100101001010000000000
000000001100100001100000000101101101100000000000000000
000000000001010101000000001011111010110000100000000000
000000000011011000000011100101000000111001110010000000
000001000000110001000010011111101000101001010000000001
110000000000100000000111000001000001111001110100000001
100000000001001001000000000101101110100000010000100000

.logic_tile 12 16
000000001100101001000110000000000000000000000000000000
000010000000000011100000000000000000000000000000000000
111000000000001000000000011001001010110110100100000000
100010100000001101000011110011011110111111110000000000
000000000000000111000111001000001100111110100110000000
000010000000000000000010100001010000111101010001000010
000000000000000000000000001000011000011110100100000000
000000000000000000000000001111011111101101011000000000
000000000010000101000010100101011100101001010000000100
000010001110000000100011100111110000101011110001000000
000000000010000001000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000001101011001000000000000001000111001000010000000
000000000000100011100010101011011010110110000000000000
110000000000000000000000010101000000111001110010000000
100010000000010000000011100011001000010000100000000010

.logic_tile 13 16
000000000001000000000000010000000001000000001000000000
000000001000000000000011110000001111000000000000010000
000101000000000000000000010000001001111100001000000000
000000100000000000000011100000001110111100000010000000
000000000000000000000000000000000001000000001000000000
000000001010000000000000000000001001000000000000000000
000000000000000000000000000000001001111100001000000000
000000001000000000000000000000001110111100000010000000
000000000001010000000000010000000000000000001000000000
000000001000000000000011100000001001000000000000000000
000001001100000000000000000000001001111100001000000000
000000100000100000000000000000001110111100000000000000
000000000010000000000000000000000000000000001000000000
000000000010000000000000000000001101000000000000000000
000001000000101000000010000000001001111100001010000000
000000100001000011000100000000001110111100000000000000

.logic_tile 14 16
000000100000000000000000001101011010101000000010000000
000001000000001101000000001011111110101001000000000000
111001000110110101100000000001111101101001010010000000
100000100001010000000010111101111101000010000000000000
110001000000100000000000001101011010101000000010000000
010010101101000000000011101011111000101001000000000000
000010000000000000000110000000000000000000000000000000
000000000110000000000010110000000000000000000000000000
000010001100000101000110111011001100000010100000000000
000001000000000000100011111101100000000000000010000000
000000000000000101000010100001111101010100100000000000
000000000000000001000010000000111100010100100000000001
000000000000010101000010101101100000010000100000000000
000000000100001001000000001011101111010110100010000000
000000000000100000000111101111111100110000000100000000
000010100001010000000100000001101110110011110000000000

.logic_tile 15 16
000000000000101000000000011101101011010110100000000000
000010100001001111000011100101111100010000000000000000
111001000000000001100111000111011011000010100000000000
100000100000000000100100001101101010010010100000000000
010000000000010111100010001000000000010110100010000000
010000000100100000000010101101000000101001010010000010
000000000000100001100110111101001100111000100100000000
000000000001010111100011101001001111011101000000000000
000000000000000001000000001001101010001110000000000000
000000000000000001000011111111011011000110000000000000
000000000100001000000111100001011010000010100000000000
000000000000000111000011110011001011010010100000000001
000001000110000011000111011011111000110000000100000000
000010000100000000100011101011111110110011110000000000
000000000000000111100111111011011111111000100100000000
000000000000000000000111101001101111011101000000000000

.logic_tile 16 16
000000000000100001100111100101111101000110000000000000
000000000001000000100000001011011010010110000000000000
111010000000000111100111110011011011001011000000000000
100001000000000000000011010111101001000011000000000000
110000000000000011100000011001011010000000000000000000
000000000000000001000011011101011100000000010010000000
000000001110001101000110110101101110010110100000000000
000000000000000111000010101001001111100000000000000000
000010000000001000000000010000000000000000100100000000
000001000000000111000010010000001010000000000000000000
000000000000000001000011100101101101010110100000000000
000000000000000000000100001101011000100000000000000000
000000000001010001000000011111101111001110000000000100
000000000000000001000010010101111001001001000000000000
000000000000000001100111001111111110000010100000000000
000000000000000000100010000011101010100001010000000000

.logic_tile 17 16
000000000000000000000000000001100000000000001000000000
000000001010000000000000000000100000000000000000001000
000000000000000000000010100000000000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000101001100110010111100000000000001000000000
000000000001001001100110010000000000000000000000000000
000000000000001000000000000000000000000000001000000000
000000000000001001000000000000001101000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000100000000000000000001101000000000000000000
000010100001010000000000000000001000111100001000000000
000001000000101111000000000000000000111100000010000000

.logic_tile 18 16
000000000000000000000000000001111000000100000000000000
000000000000000000000011110000101001000100000000000000
111000001101010011100110100000011110000100000100000000
100000000000100000100000000000010000000000000000000000
110010100001010000000000000000000000000000000000000000
010001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000010000000000000000000000000000000
000000001110000000000000000000000000000000000000000000

.ramt_tile 19 16
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 16
000000000000101011100010110001000001000000000000000000
000000000001011111100011001111001010010000100011100101
111000000000000111000111100011011110010110100000000000
100000100000001111100110101011011001010010100000000000
110000001000101001100000000111011011000001010000000000
010000000000010011000000000001011101001001010000100001
000000000000001001100111111111101111101100000000100001
000000001000001001000010010001001100010100000001000000
000000000000001111000110011111101110000001000000000100
000000000000000001000011011001011001101001010001000001
000000000000000111100010000000000000000000000110000000
000000000110000000100010000011000000000010001000000000
000010100000001011100010001101111000010000100010000000
000001000000000101000010001011011010010000110000000110
010000100000001001000110000101100001100000010010000000
010000000001010101000000000101101101000000000001000100

.logic_tile 21 16
000000000000001000000110100111001001000110100000000000
000000000000000101000000000001111011101001010000000000
111000100000000001100110100101100001000110000000000000
100001000110000000000000001001101011001111000000000000
110000000000001101000110100000000000000000100100000000
000000000000001001000000000000001010000000000000000000
000000000000001101000110100001001011000110100000000000
000000000000000011000011100101011001010110100000000000
000000000000000000000000001001011000001110000000000000
000000000000000000000000001101101000001111000000000000
000000000000010000000000000000000001000000100100000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000010101100000000000000100000000
000000000000000000000010000000000000000001000000000000
000000000000000000000000010000011010000100000100000000
000000000000000000000010100000000000000000000000000000

.logic_tile 22 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 16
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 17
000001000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000100100000000000000000000000110000110000001000
000000000001000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 17
000000100000001000000000001101001110111110100000000000
000001000000101111000000001011100000111100000000000000
111010000001010000000000000000000001100000010000000010
100001001010000000000000000101001011010000100001000100
010000000010011000000111010011111100010110100000000000
000000000100000001000010000001101011001011100000000000
000000000000000000000010010011011101110000110000000101
000000000000000000000010001101011011110000010000000000
000001001111001000000000000000000000000000000000000000
000000000100000101000000000000000000000000000000000000
000000000000000011100111010111000000000000000100000001
000000000000000000100111010000000000000001000000000000
000000101100111111100000001000001010111011110000000000
000001000000000101000000001101001110110111110000100000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 2 17
000001000000110101000000001111001010101000000000000000
000000000101010000100011111111010000000000000000000000
111000000000001001100010110000000000000000000000000000
100000000000001111000111010000000000000000000000000000
010010100001010001000110010000011001110000000000100100
010000000000001111100011110000011000110000000000000000
000000000001010000000111100011111111000001000000000000
000000000000100000000111011011101000010111100000000000
000001100010001000000110101011101010111110110000000000
000001000000000101000100001101001100101001010000100000
000000000000000001000000011101011001000010000000000000
000000000000000000100010110111011011000000000000000000
000010100100011000000000010111101110010000100000000000
000000001010001011000010010101011011010000010000000101
110000000000000001000110000011011110000000000101000000
100000000000001111000000000001010000101000000010000000

.logic_tile 3 17
000100000000001000000011100111011011111011110100000000
000000000000000001000100000000001100111011110010000001
111000100001000000000000001111101101000111010000000000
100001000000100000000000000011101110000001010000000000
110100000000001101000111100111001100010111110000000000
010000000110001101100100000000100000010111110000000000
000000100000010000000010000111000000000000000000000000
000001001010001101000010101001100000111111110000000100
000000000001001001100111010000011110000000110010000100
000000000010000111000010000000001010000000110010000101
000110000000001011100010000001001110101000000001000001
000000000000000101100111110000000000101000000011000001
000000000000001101000011010011011011110011000000000000
000000001010001011100111101101111101000000000000000000
110001000001010001000111000111111011110010110000000000
100000101000000111100100000101011101010010110000100000

.logic_tile 4 17
000000000100000000000000011111101010000010000000100000
000010000000001001000011110001111100000000000000000000
111000000001010011100111010101000001011001100000000000
100000000000101111100111010000101010011001100000000000
110001001110000001100011110111011000010101010000000100
010010000000010000100011000000100000010101010000000000
000000000000001000000000000101011001101100000000000000
000000000100001111000000000011011001011111110000000000
000101000001000111100111001111101101000000000000000000
000000000010100011100111100111011101100000000000000000
000000000001000000000000000000001000000100000101000000
000000000000100000000011100000010000000000000000000110
000010100110010000000000000000000000000000000000000000
000000000000000111000010010000000000000000000000000000
000010100000000011100000000001000000011001100000000000
000000000000001111100011000000001110011001100000000000

.logic_tile 5 17
000000000000000000000000000011001001001100111000000010
000000000000000111000010000000001111110011000000010000
000000000000100000000000000001001001001100111000000010
000000000101000000000011110000101101110011000000000000
000011001001001000000000010111101001001100111000000010
000010000110101111000011110000101010110011000000000000
000000000000010111100000010001001000001100111000000010
000000000000100000000011100000001011110011000000000000
000000001010000011100000000111001001001100111000000000
000000000100010111100000000000101001110011000000000001
000010000000000001000011100111001000001100111000000000
000000000001010000100000000000101010110011000000000100
000010100000000000000011100111001000001100111000000000
000001000001011001000011100000001100110011000000000001
000001000001000000000010011000001001001100110000000000
000010100100100000000111101101001100110011000001000000

.ramb_tile 6 17
000011000011000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000100100000000000000000000000000000
000000001000000000000000000000000000000000
000000100000000000000000000000000000000000
000100101000110000000000000000000000000000
000011100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001001010100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 17
000000000001011000000110011001101001011110110000100000
000000000100100001010110110101011110101001010000000000
111000000000100111100110001111100001001001000000000000
100001000001001011100011111111101010000000000000000000
000010100001010001100111000101011100100000000010000000
000010000000000101000110101111101100010110100000000000
000101000000000001100011100000001010101000000000000000
000000100000000101000011100101010000010100000000000000
000001000000000000000010000000000000000000100100000000
000000000001011111000100000000001000000000000000000010
000000001000000001000111001101011011000110100000000000
000000000000100000000100001001011110000000000000000000
000000100000110011100111101101101111000110100000000100
000001001100010001000100001001101000001111110000000000
000001000000000001000010010111001001101000010000000000
000000101000000001000011111011011101000100000000000000

.logic_tile 8 17
000010100111000111100000000101101000001100111000000000
000001000000100000110000000000000000110011000000010001
000010100000101000000111100111101000111100001000000000
000000000001000111000000000000000000111100000000000001
000011100110000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000001111100111100001101000001100111000000000
000000001010001111000100000000000000110011000000100000
000000000001000000000000000111001000001100111000000100
000000001001110000000000000000000000110011000000000000
000000001111100000000000000000001000001100111000000010
000000000000110000000000000000001000110011000000000000
000001001001001000000000000001101000001100111000000010
000010000000001011000000000000100000110011000000000000
000000000000100001000000000101101000001100111000000010
000000000101010000000000000000000000110011000000000000

.logic_tile 9 17
000100000000000001000000000001001001001100111000000010
000000000000000001100000000000001101110011000000010000
000100000000000000000111100101101000001100111000000000
000000100000000000000000000000001111110011000000000001
000010001011000000000000000001101000001100111000000001
000000001000000000000000000000101110110011000000000000
000000000000000111100010010001001001001100111000000000
000000000001010000000111110000001011110011000000000001
000001101000011000000000000111101000001100111000000000
000011100000100011000011110000001111110011000010000000
000001000000000101100000000011001001001100111000000000
000010100000000000100010000000101100110011000010000000
000000000000010111000011010111001001001100111000000000
000000001111111111100011100000001011110011000000000001
000000000000000000000000000011001001001100111000000010
000000000000001111000010000000001111110011000000000000

.logic_tile 10 17
000000000001000000000111101001011001000001000000000000
000000001100100000000100001111101101000010100000000000
111000000000001111000010001111111010101011110000000000
100000000000000001100111001111001010111011110000100000
010000000000001111100000010000001110110000000010000000
100000000001010111100011110000001101110000000000000000
000001000111001001100010001111001100100000010000000000
000000100000000011000010001001001111010000010000000000
000010001000000000000110100011000000000000000100000001
000010001111000111000011100000100000000001000000100000
000000000000001000010011111101001111010111100000000000
000000001010001001010011111101011010001011100000000000
000001000000000101100010011000000001001100110000000000
000010000000000011000011100001001001110011000000000000
110000000000100101100110010011111011010111100000000000
100000001101000000000010001101011101001011100000000000

.logic_tile 11 17
000000000000001101000111100000001101101100010000000000
000000000000000101100110001001001101011100100000000000
111001001110101000000000010001011000010110110101000000
100000100001010111000011100000011011010110110000000000
000000000001010001100000011011111101101001000000000000
000000001010100000100011110101101000110110100000000000
000000001110001101000000001111100000101001010010000000
000000000000000001100000000101001001011111100000000000
000010000000000101100010000111101101101001000000000000
000100000001000000000000000101011100100000000000000000
000000000110001101000011111011101010100000010000000000
000000000000001011000011011111001101010100000000000000
000010100000010101000000000001011101101001010000000000
000001000000100000000000000111011000011001010000000000
110001001110001001000000010011101000101000000000000000
100010100000100111000011100011110000111110100000000000

.logic_tile 12 17
000000000111001000000011110111001110111001010000000000
000000000000000001000111011111011110010110000000000000
111001000000100000000110000101000000010000100010000010
100000100001001101000000000000101010010000100011000000
010010101000000000000010011011101101100001010000000000
100001001110101001000010001111101011110110100000000000
000100100000100000000010100011111001101001000000000000
000101000000010000000100000011001101111001010000000000
000000000000000111000110010111111000110001010100000000
000000001110000011100011000000011000110001010000100100
000000001101010101100010000011000001101001010100000000
000010100000101101000100001011001100011001100000000010
000010100000100111000111010001001010101000000100000000
000000000000010111100111011001110000111110100000100000
110000000000101000000010100101001100010000000000000000
100000000101001001000100000111111010110000100000000000

.logic_tile 13 17
000000100000000111100011100000000001000000001000000000
000000000000000000000100000000001000000000000000010000
111001000000000000000000010011001000100101010100000000
100010100010001111000011010101001000101010010010000000
110010100011010101100111111111100000010000100000000000
010011100000100111000111101011101011010110100000000000
000000000000001000000000001011111000100000110000000000
000000000000000111000000001111111111010000100000000000
000000000000000000000111010101001001000110100000000001
000000000000001011000011101111111111001111110000000000
000000000000000000000111000101000001101001010000000000
000000000000000000000111111011001101011001100000000000
000000001000000001100010010111011010010110100000000000
000010000100000101100111110111000000101010100000000010
000000000000000000000111011000001010110100010000000000
000000000000000000000010101011001101111000100010000000

.logic_tile 14 17
000001000000000111100110011101001101000110100000000000
000010001000001001000011100101111011001111110000000000
000000001110011111100111011111011110011111110010000000
000000000000100001000011111001011001101001010000000000
000000000000001000000000001101001010010111100000000000
000000000110001111000010111001101000000111010000000000
000000000001010111100011100101111101101000010000000000
000010000010100000100110000001001011000000100000000000
000000000001010000000010011101001111010111100000000000
000000001100000000000110001111001100111011110000000000
000000000000001111100000010011101101010100100000000000
000000000000000011000010000000111100010100100000100000
000010100111010001000011000001100000000000000000000010
000000100000000001000000001111000000010110100000000000
000000000001010000000111000001011001001001010000000000
000101001000100101000100000001101110001001000000000001

.logic_tile 15 17
000000000001001001000000011001001100100000010000000000
000000000110101111000010000001001000010100000000000000
000001000000001111100111110001011110010111100000000000
000000100010001111000111111011011111001011100000000000
000000100001000111100011100001011100010111110000000000
000001000000101101000000000111001111101111010000000000
000000001110000101100000010101011000000110100000000000
000000000000000000100011101011011111001111110000000000
000000100000001111000111000101011000100001010010000000
000000000110000101100110110000001001100001010001000000
000011100000010101100110101011001100010111100000000000
000011101000100000000000001101011101000111010000000000
000000000000001011100110100001101110010110110000000000
000000000000000001100010110111101011110110110001000000
000000000100000000000010000101101101000110100000000000
000000000000000000000000001011011101001111110000000000

.logic_tile 16 17
000000000000000111000000010011001111010100000001000001
000000000100000101000011101001001000100000010010000101
111000000001010000000000000000000000000000100100000000
100000000000100101000000000000001000000000000000000000
110000000001011001100010111011001010000001110010000000
000000001100100011000011101101011011000000100000000001
000000000001010101000111100001001110001000000000000001
000000000000100000100100000011011011001101000000000000
000000100000001101000000001111101100001001000000000100
000001000000000111000010000101001001000101000001000001
000001000001011000000010001011011100111000000010000001
000010100000100011000011111011111100111100000000000000
000000100000011001100010001011001010110000010000000110
000001000100001001100000000011001100110000110000000001
000000001100001000000000000101001110001101000000000110
000000000000001001000000000011001011001000000000100000

.logic_tile 17 17
000000000000010001100000011101011100101001010000000001
000000000000100000100010001101111010010100100001000001
111000001010000000000111100000000000000000100100000000
100000000000001001000100000000001010000000000001000000
110000000000000101000010000000000001000000100100000000
000000000000000111100011100000001000000000000000000000
000000000000001001100011100101011011001110000010000000
000000000000001011000100001011101001000100000001000100
000000000000000001100110100011011000000001010010000000
000010000000000000100000001001011010000001100011000000
000000000000100000000110000000000000000000000100000000
000000000001000000000100000001000000000010000000000000
000000100000000000000000000000011010000100000100000000
000001000000000000000000000000000000000000000000000000
000000000000100001100000011111101011010000000000000010
000000000001010000100010001001001111100001010011100000

.logic_tile 18 17
000010000000000011100111011011101010101001010000000001
000000000100000000100111101111011110101000010001100001
000000001111011111000000011111011110101001010001100010
000000000000100111100011010001001110010100100000000001
000000000000000000000000001001011110101001010000000000
000000000000000000000010000001111110010100100011000001
000000000000001111000000011111000000101001010000000000
000000000000101111000011101101100000000000000000000000
000000000000000101000010000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000001000110000111000000000101101000111000000010000100
000010000001010000100000000011011000111100000000000000
000000000000000101000011100000000000000000000000000000
000000001010000001100000000000000000000000000000000000
000000000001000101100111000111011001110000010000000011
000000000110100000100010001011011010110000110000000000

.ramb_tile 19 17
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 17
000000000000000011100010110101101100000010100000000000
000000000000000101000011111101011010000001110001100001
111000000000000000000010100001011001010110100000000000
100001000000001101000000001001001001010110000001000000
010000000000000001100110000001101001010110100000000000
010000000000000101100100000001111011100001010001000000
000000000001011101000010100000000000100000010000000000
000001000001000011100100000011001010010000100000000000
000000000000000001000110010001101000010110100010000000
000000000000000000000010100001111110100001010000000000
000000000000000000000000000001011011010110100000000000
000000000010000000000000001001001001010110000001000000
000000001100000101100000000001011000001111000000000000
000000000000000000000000001011111000000111000001000000
000000000010000000000000000000000000000000100100000000
000000000000000000000000000000001000000000000000000000

.logic_tile 21 17
000000000000000000000000001011011100001111000010000000
000000000000000000000000001111111100000111000000000000
111000000000000000000000000000011100000100000100000000
100000000000000000000010100000000000000000000000000000
110000000001000000000011100111000000000000000100000000
000000000000100000000000000000100000000001000000000000
000000000000000000000010100111011101010110100000000000
000010000000010000000000000111111101101001000001000000
000010000000001101100110001011101100001111000000000000
000001000000001001000100001001111100000111000001000000
000000000000001000000110010101101101000011110000000000
000000000000100101000110001011101101000011010000000000
000010100000001000000110010000000000000000100100000000
000000000000001001000110100000001011000000000000000000
000000000000000000000110000000000000000000100100000000
000000000000000000000000000000001100000000000000000000

.logic_tile 22 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000100100000000
100000000000000000000000000000001111000000000000000000
110000000000000000000000000011000000000000000100000000
110000000000000000000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000011110000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.logic_tile 23 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 17
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 18
000010100000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 18
000001000000000101000000001001001100111111010000000000
000000100000000001000000001001001011101001010000000000
111000000001011001100000000000000001010000100000000000
100000000000100001000011101111001011100000010000000000
000000100000001101000011100001011110101011110000000000
000010000110000011000100000000010000101011110000000000
000000000000001000000000010000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000100000001111100000010111100000100000010010000101
000000000000000101100011010000101101100000010001100011
000000000000000000000000000001000000100000010000000000
000000000000000000000000000101001100110000110000000000
000010000000011001100000010001111010111001110100000001
000000001010010001000010000101001110111110110000000000
000000000000000000000000010011011000001100000111000101
000000000000000000000010110001001110101101010010100010

.logic_tile 2 18
000000100000110111100000000001100000101001010000000000
000001000101010000000011110101100000000000000000000000
111000000000001000000011100011111000010110110100000000
100000000000001001000010100001011110111001111000100000
010010000000000001000000000111101011000000000000000000
010000000101001001000010011011011010000100000000000010
000000001110001111100000010000000000000000000000000000
000000000000000101000010100000000000000000000000000000
000000000000000000000000001101111110010110100000000000
000000000100000011000011011011010000000001010000100000
000010100000001000000000010000000000000000000000000000
000000000000001111000010000000000000000000000000000000
000000000001001000000000001101000000000000000000000000
000000000000101011000000000001001010010000100000000000
110000000000000000000000001011011000010100000010000000
100000000000001001000010001101000000000000000000000000

.logic_tile 3 18
000010000000000111100110000011111110010100000000000000
000000000001010000000000000000010000010100000011100001
111000000000000000000000010011011100000010000010000000
100000001110000000000010000000111101000010000000100000
000001000000000000000110110011101100111100000010000000
000010000100000000000110100111101100011100000000000000
000000000001000000000000000011000001001001000000000000
000000000000100000000011100000101011001001000000000000
000000000001010001100111100111000001010110100000000000
000000000000000001000011101101101001000110000000000000
000000000000001001100010010000011110000100000100000000
000000000100000111000111100000010000000000000000000000
000001000001000011100011010001000000000000000000000000
000000001000010000100011000111000000010110100000000000
110001000001000000000010100001101110000010000000000000
010000100000000000000010001001111011000000000000000000

.logic_tile 4 18
000000100000110111100110000101001111101000100100000100
000000001010100111000010000101111110010100100010000000
111000001110100000000011100011101011110101100010000000
100000000000011111000000001001111011111001100000000000
000010000001010111100111001101001110101000100100100010
000000100000010001100010011111111000010100100000000000
000000000000000000000000000101011001111111100000000000
000000000000000000000011110101001001010110000000000000
000111000001011000000000010111011100101000000100000001
000010000110010111000011010111101001101110000000000000
000000000000001001000110100001001100110100010100000010
000000000000001111000110001111111000010000100010000000
000010100001000011000000001111011100101101010110000010
000010000000100000000010000011111001000100000000000000
110000000000000011000011101011001000100001010110000100
100000000000000000000011001111011111100010010000000000

.logic_tile 5 18
000010000000001000000111101011001010100011110000000000
000000001110001011000010011101011111101001010000000000
111000001101011111100000001011001110110110100000000000
100000000000100111100011101011111100110000110000000000
000000101010010001100110000111001100110111110101000001
000001000010110001000010010101111001111001110000000000
000000000001100111000111011011111000110010110000000000
000000000001110001100011101111111100010010110000000000
000000100000001011100111111001111010101100100000000000
000001000100000001100011100111011000101101110010000000
000000001000000000000111000001111010101110100000000000
000000000000000000000011111001001110101101010000000000
000010000001001001100010010011001011111110100100000000
000000001010000111100010011101101111111101110000000010
000000001100000001100110000111001101110011110100000000
000010000000000000000110001011001010111011110000000001

.ramt_tile 6 18
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000100000000000000000000000000000000
000000000000100000000000000000000000000000
000010100001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000010000000000000000000000000000
000000000000000000000000000000000000000000
000001000001000000000000000000000000000000
000000100001000000000000000000000000000000
000000001010100000000000000000000000000000
000000000000010000000000000000000000000000
000000000010100000000000000000000000000000

.logic_tile 7 18
000000000000001001100010001111001011010111100000000000
000000000000000011000100000011101101001011100000000000
000000000000010000000011100000001101011100000000000000
000000000000000111000111101011001001101100000000000000
000001000000011001000010001001001100110100000000000000
000010001010001011010000001111001010010100000000000000
000000001100000000000011100001001010010111100000000000
000000000000000000000000001111011101001011100000000000
000010001110001111000011101111011101010111100000000100
000000000100000001100011000001101100000111010000000000
000001000001001101100000010011001110110000100000000000
000010100001011011100010111111111100010000100000000001
000000001010001111100110100111000001010000100000000000
000000000010001101000111100111001011110000110000000000
000100001101011111000010001001111110101110100000000000
000000000000000111100000000111101001011110100001000000

.logic_tile 8 18
000000000000000000000000000011101000001100111000000001
000000000001000000010000000000000000110011000000010000
000000001000000000000000000111001000001100111000000010
000001000000000000000000000000100000110011000000000000
000100000010000000000000000000001000001100111010000000
000000000001000000000000000000001101110011000000000000
000000100110000000000000010111101000001100111000000010
000000000100000000000011110000000000110011000000000000
000000000000000000000111010101101000001100111000000010
000000100110100000000111100000100000110011000000000000
000000000110000001000000000111001000001100111000000010
000000000110000000000000000000000000110011000000000000
000010100000000111100010000111001000001100111000000010
000000000000001001000100000000000000110011000000000000
000000100000000111100000000000001000001100111000000000
000001000110000000000000000000001101110011000000000001

.logic_tile 9 18
000000100000010000000110100011001000001100111000000010
000001001000001001000110010000101000110011000000010000
000001001100000000000000000011001000001100111010000000
000010100000000000000000000000101111110011000000000000
000110000000001000000000000101101001001100111000000010
000000000110101101000000000000101101110011000000000000
000000000000000001000111100111001001001100111000000010
000000001000000000000111110000101101110011000000000000
000001100000000000000011100011101001001100111000000001
000001000010100000000010000000001010110011000000000000
000000001010001011110110100011101000001100111010000000
000010100000000011100110010000001110110011000000000000
000010000000000000000111110101001000001100111000000000
000000000110100111000011000000001001110011000000000001
000001000000100000000000000101101000001100110000000100
000000100001010000000000001001100000110011000000000000

.logic_tile 10 18
000010100001010000000010000000000000000000100110000000
000000000000000000000110100000001101000000000001000000
111000000000000001100011110000000000001111000000000000
100000000000000000000110000000001001001111000000000000
010000100001010111100010100000011001101101010000000001
100000000000000001100010001101011100011110100010000000
000000001101001000000000000111100000000000000110100000
000000000000001111000000000000100000000001000000000000
000000000000000000000000011001101010111101010100000000
000000000000000000000010001001000000101000000000000010
000000000101000000000010011011111111101001010000000000
000000000000001101000110100101101101101001100000000000
000010100000000000000000011111101110001001000000000000
000001000000000000000010110111111001101000000000000000
110001000101000111000110000101011100110001110000000000
100100100011110000100010000000001011110001110010000010

.logic_tile 11 18
000000000000000000000111000111000000000000001000000000
000000000100000000000100000000001011000000000000000000
000001000001000000000000000101001000001100111000000000
000010100000000000000000000000001001110011000000000000
000000000001110101100010100000001001001100111000000000
000000001111010000000000000000001100110011000010000000
000000000000100001000000000111101000001100111010000000
000101000000010000000000000000000000110011000000000000
000001100000011000000000000000001001001100111000000000
000010000000001101000000000000001010110011000000000000
000000000000000000000000000000001001001100111000000000
000000000010000001000000000000001110110011000000000000
000000000000001000000000000000001000001100111000000000
000000000000001011000000000000001100110011000000000000
000000000000100011000000010000001001001100111000000000
000000000001000001000010110000001111110011000000000000

.logic_tile 12 18
000010100000010111000000010001100000000000001000000000
000001000000000000100011010000001111000000000000000000
000000001010000111100000000011101000001100111000000000
000000000000000111000000000000101010110011000000000000
000000001110001111000000010101101001001100111000000000
000000001010001111000011110000001100110011000000000000
000000000001011011100000000001001000001100111000000000
000000000000001011000000000000101011110011000000000000
000000100000000111100000000011101001001100111000000000
000001000000100111000000000000001010110011000000000000
000000000000001001000011100001101000001100111000000000
000000001000000011100010010000001000110011000000000000
000000001010000000000110000011001000001100111000000000
000000000000100000000100000000001010110011000001000000
000000001111000000000000000011001001001100111000000000
000000000000000000000000000000001101110011000000000000

.logic_tile 13 18
000000000000011111100110111111001000101001000000000000
000000000100000001100010101011111101110110100000000000
111000001110101000000011101000011001111001000100000001
100000000001000001000110110101001101110110000000000001
010000100000010000000000000001011110110001010100000000
100000000010000000000000000000011000110001010000100001
000000001100000000000010111001111100111101010110000000
000001000000001001000111011001100000101000000000000000
000010000000010001100110110111011110110100010000000000
000000001010000000100011001011101001111100000000000000
000000000000101000000110010111011010101000000110000000
000000000000010011000011111011010000111101010001100000
000010000000000111100000000101101100111101010000000000
000000000000000000100010011011100000101000000000000000
110000001010000000000000011011000000111001110000000000
100000000000001111000010001101101100010000100000000000

.logic_tile 14 18
000000000000000111000000000001101101110100010100000000
000000000100000000000000000000101001110100010001000010
111100000000000000000110011000001110110001010010000000
100000000000000000000010001011011011110010100000000000
010000000000010000000000000001011010101000000010000000
100000000100000001000011100000010000101000000000000000
000001000000000001100010001000001110110001010000000000
000000100000000000000110011011011011110010100000000000
000001000001010111000000000011001010001100110000000000
000010100110000000000000000000000000110011000000000000
000000000000000000000011100101100000001100110000000000
000000000000000000000000000000101100110011000000000000
000000100001010000000011100111011111111000100000000000
000001000110000000000011101111101010110000110000000000
110001001100001000000000000000001111101000110000000000
100000100000000001000000001101011101010100110000000000

.logic_tile 15 18
000010000000000101100110001001101101101011010000000000
000000000000000000100110000001101111000111010000000000
000001000100010001100010101001101110010111100000000000
000000100000101101100111100001101001001011100011000000
000000000001000111000110011011011110010111100000000000
000000000010000000000010011001101110001011100000000001
000000000000000011100000000011111010011111110000000000
000000001100001111100000001101001110001011110000000000
000000000001000101100010101001011001111111000000000000
000001000100100000000000000001011110010110000000000000
000000001110000001100110001101001000000010100000000000
000001000000000001000000001011110000101001010000000000
000000000001011111100000000000011101110100000000000000
000000000100000111000000000101001000111000000000000100
000000000000000001000010101000000001010000100000000000
000000000000001111100000001001001010100000010000000000

.logic_tile 16 18
000000000000001000000000000011111010010100000000000000
000000000000000001000010110000110000010100000000000000
111000001110011011100000010011001110010000000000000000
100000000110100001100011000101011100101001000010000000
110000000100001000000011100000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000100000000000000001011100010110000010000000
000000000001000000000010100000001110010110000000000000
000000000001000101100110101000000000000000000100000000
000000000000100001000100001001000000000010000000000000
000000100000000000000010100000000000000000000100000000
000001000000001101000100001011000000000010000000000000
000001000000000000000110101011001010000001110010000101
000000100000000001000000000001001011000000100000000001
000000000000000000000000001011101000111100000000000100
000000001000000000000000000001010000101000000000000000

.logic_tile 17 18
000000000000000111100110000000000000000000000100000000
000000000000000000100100001111000000000010000000000000
111010100001101111100111110111011000101000000000000010
100000000001011111000111110000010000101000000010000001
110000000000000011100011101011001110010000100000000011
000000000000000000100100000101001010101000000010000000
000010001000100111100110000000000001000000100100000000
000000000001010000100100000000001000000000000000000000
000001100000000001100011000011001101001001000010000100
000010100000000000000000001101101010000101000000000000
000010100000000111100000000000000000000000000000000000
000000000000010000000010000000000000000000000000000000
000000000001001011100110101001011101000110000010000011
000000000000100001100000000101101000101000000010000000
000000000000100000000000000011111011101001110010000000
000000000001000000000000000001111001100010110000000000

.logic_tile 18 18
000000000000000000000010110001011011001011000000100000
000000000000001101000011010001111000000010000000000000
111010100000001000000000000000000000000000000000000000
100010100000001111000000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
010000000000000000000100000000000000000000000000000000
000000000000010000000000000101000000000000000100000000
000000000000000000000011100000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 18
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000001100010101111101010101001010001000000
100010101000000000100000000001101011010100100010000000
110000000000000001000000010011000000000000000100000000
000000000000000000000011000000100000000001000001000000
000000000000000000000000000011100000000000000100000000
000000000000000000000000000000100000000001000001000000
000000000000000000000110100000000000000000000100000000
000000000000000000000000000111000000000010000000000000
000000000001110000000000011000000000000000000100000000
000000000000100000000010101001000000000010000000000000
000001000000000101000000000000001110000100000110000000
000010100000000101000000000000000000000000000000000000
000000000010001000000111100000000001000000100100000000
000000000000010101000000000000001110000000000000000000

.logic_tile 21 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000001000000000000000000000000000000000000000
100000000000001111000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000001000000001011100000000000000001000000100100000000
000000100000001011000010000000001000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001100000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 18
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001000000100000110000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 18
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 19
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000100000000000000000000000110000110000001000
000000000000010000000000000000000000110000110000000000
000000001000100000000000000000000000110000110000001000
000000000000010000000000000000000000110000110000000000
000000001010000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 19
000001000000100001100000000000000000000000000000000000
000000101011010000000011110000000000000000000000000000
111000000000000000000000010011000000000000000100100001
100000000000001101000011100000100000000001001000000100
010000000001010000000000010000000000000000000000000000
010000001010000000000011010000000000000000000000000000
000010000001000011100000000000000000000000000000000000
000001000000100101000010110000000000000000000000000000
000001000000000000000000010101111100111101010000000000
000010100110001001000011000000100000111101010000100000
000000000000000101100010000001101101000110100000000000
000000000000000000000100000000001101000110100000000000
000000000001000000000000000101101011000000010000000000
000000000000110000000000000000011000000000010000000000
010000000000000101100000000001111110000111110000000000
110000000000000000100000000000101000000111110000100000

.logic_tile 2 19
000010101110100000000000000000011111001000000000000000
000000000001000101000000001011001101000100000000000000
111000000000011101100111011101001110110000110000000000
100000000000000011000111110101011111110111110000000000
010100000000001111100110011011001111111101110000000000
110100000000100001100010001101001111010100100000000000
000000000000001001100110010001011011111100110000000000
000000000000000111000010001101001011111110110000000000
000010100000100101000010011011011001000001000110000101
000000000001010000000010100111001010001111001000100000
000000000000001000000111111000000001110110110010000000
000000000000001111000010011001001010111001110000000000
000001000001010011000011111101011100000000000000000000
000010100000000101100010010001010000000001010001000000
110000000000010101100110000001101111000000000000000000
010000000000101001000111101011101111000010000000000000

.logic_tile 3 19
000000000011011101000000010000011111110000000000000000
000000000100000001100011100000001100110000000000000000
111000000000101111000000010001111000010100000000000000
100000000001001111000011100011010000000000000010000000
110000100000000101000000010111000000000000000000000000
010011100100010000000010000101100000010110100000000000
000000100000010101100111100000001000000100000110000000
000000000000000000000000000000010000000000001001000001
000001101100000011100000010001100000000000000001000000
000010100000000011100011110001000000010110100000100000
000000001100000101000000001101111110001110110000000000
000000000000000111000000000011111000001000110000000000
000000000000010000000000000111001010000001000000000010
000000001010001111000010110000011100000001000000000000
110010000010000101000010100111111010111101010000000000
110000000000001101100000000000000000111101010001000000

.logic_tile 4 19
000000100000000000000110010111101111000000010000000000
000011000000000000000010001001101111010000100000000000
111000000000001001000010100011000000101001010000000000
100000000010001111100100001001000000000000000000100000
000001000000000001100000000101100000011111100010000000
000000101110000000000000000000001010011111100000000000
000000001000010000000000000111100000100000010000000000
000000000000101101000011100000001110100000010001000000
000011100000011001000000000000000000000000000000000000
000000001011010101100000000000000000000000000000000000
000000000000001000000000001000000000000000000100000000
000000000000000111000000000001000000000010000000000000
000001000000000000000110100011011010111110110000000000
000000101110101101000000000011011111101101010000000000
010000001100000111100110010011100001001001000000000000
010000000000000000000110000000001001001001000000000000

.logic_tile 5 19
000010000100001001000000000000001100110100000010000000
000000000110001101000010011011001000111000000011000000
111000001010011001100000000011111010000010000000000000
100000000000000001000010110001001011000000000000000000
000000001110010101000010000000000000000000000000000000
000000000000101101100110110000000000000000000000000000
000010101110101001000110111111011010010100100111000000
000000000111011101100010000101111110110100110011000010
000000000000001111000000000111011101000010000000000000
000000000000001001000011111001111101000000000000000000
000010100001011001100110001101001010000010000000000000
000000000000101011100110000011101010000000000000000000
000011000000110001100011110111111111000010000000000000
000010000000001111000110010011101001000000000000000000
000000000000001000000000011111011001100000000000000001
000000000000001001000010010001001011000000000000000000

.ramb_tile 6 19
000001001001000000000000000000000000000000
000000101010100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000001000100000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000101100100000000000000000000000000000
000001000001000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000001010000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 19
000000001101001000000111101000000000000000000100000000
000000000001110001000110100111000000000010001001000000
111001000000001000000011100000000000000000000000000000
100010100000000111000000000000000000000000000000000000
010000000000000001000111000000000000100000010000000000
110010101011000111000000001111001000010000100000000000
000000000000000111000000000111001011010111100000000000
000000000110000011000000000101001111000111010000000100
000000000000000101100000011011111011101001000000000000
000000100100000000100011100101001101000110000010000000
000000000000000001000000010001100000001001000010000001
000000000000000000100010000000001110001001000010000011
000000000001101011100111010001001111000010100000000000
000000000000110011000110001001111110000001000000000000
110000000010000001000111010011011111100000000000000000
100000000000000000100011000011111001101001010000000000

.logic_tile 8 19
000000000000100000000000000000001000001100110000000010
000000100000010000000010000011000000110011000000010000
111010000000000101100011111111111101100001010000000000
100000000000000000000110001101111001000001010001000000
010000001011010111100010000000011011111111000010100010
010000000001010000000011100000001100111111000000100010
000100001011000000000011111101001111101000010000000000
000000000000100011000111010001101111000000100000000000
000011000010000000000011001001101101101001000000000001
000011001010100111000110001111111110000110000000000000
000000000000001111000111011000001011110001010110100000
000000001010001111100110010011001101110010100000000100
000001000000000111100110000000011110010000110000000000
000010000111000000000110011011001111100000110000000000
000100000000000101100010000001111010001110000000000000
000000000000000001100010001101111111000110000000000001

.logic_tile 9 19
000010000000001000000111010101111100100000000001000000
000000101100001111000010100011001101000000000000000000
111000000000010111100110000000011010101000000100000000
100000000000001101000011100011000000010100000000000010
010000000000100001000111101101111001100000000000000000
010000000001000000000111100011111000000000000000000000
000000000001110111000010000001101010101000000000000000
000000000100010001000110001001111110011000000000000000
000100101011010001100000010001111110101000000010000001
000001000000101011000010000001000000111101010010000010
000000000000000001000010000000011010000000110000000000
000000000110101101000110010000001100000000110000000000
000001000000000000000000000111011101000010000000000000
000010000000000001000010010101111011000000000000000000
110000101101011101100000011111111100000000000000000000
100000000000100111100010001111011011000000100000000000

.logic_tile 10 19
000000000001010000000011101000000000000000000100100000
000010100000011111000110010001000000000010000001000000
111000100000000101100111001111000000111001110000000000
100000000010001101000100000101101100101001010001000000
010001000000000000000011100111111101000001000000000000
100010000000000111000100000001001110000001010010000000
000001000000101111000011101101011010101000010000000000
000010100000010101100000001111101010000100000000000000
000000000000010111000011101001111101000110100000000000
000100000010011111100100001101111101011111110000000000
000000000000001111100010110011100000000000000100000001
000000100000001011100111100000000000000001000000100001
000000000110000000000110001101001001100000000000000000
000000000001000000000000000101011111110000100000000100
110000000000011001000111101011001000010111100000000000
100000001000000001100111110001011101001011100000000010

.logic_tile 11 19
000010000000100000000010000000001000001100111000000000
000001000001010000000000000000001100110011000010010000
000000000000000011100000000101101000001100111010000000
000001000000100000000000000000000000110011000000000000
000011100000000000000000000001001000001100111000000000
000011101111000000000000000000100000110011000010000000
000010100000000001000000000000001000001100111000000000
000001000000001001000000000000001111110011000010000000
000010100000000000000000000000001000001100111000000000
000101001110000001000000000000001111110011000010000000
000000000010000000000000000000001001001100111000000000
000000000000000000000000000000001000110011000000000010
000000000110110000000011010000001001001100111000000000
000000101011110000000010010000001111110011000000000010
000000000001000000000110000000001001001100111010000000
000001001000000000000100000000001010110011000000000000

.logic_tile 12 19
000000000000010000000011100101001000001100111000000000
000010000001110000000010010000001010110011000000010000
000000001110000011100111110011001001001100111000000000
000000000000000000000011110000001000110011000000000000
000000100000001111100000000011001000001100111000000000
000001000000001011000010010000101110110011000000000000
000000000000000111000111100001001001001100111000000000
000010101000000000100100000000101001110011000000000000
000000100000000111000111000011001001001100111000000000
000001001000001001100000000000001110110011000000000000
000000000000000000000000000001101000001100111000000000
000001000000000000000000000000101011110011000000100000
000000000000100111100000000001001001001100111000000000
000000000001010000000000000000101011110011000000000000
000000000000001001000000000101101001001100111000000001
000000001000100011000000000000001110110011000000000000

.logic_tile 13 19
000111000001011101000000000001011000100001010000000000
000011000110100101100000001011011010110110100000000000
111100000001101001100010001101111000101000000110000000
100001000001010001010100000111000000111101010000000000
010010100001011101100110110101101011111001000100100001
100001000000000001000010100000101101111001000000000000
000000000000001111000010011111000001100000010100000000
000000001110000101000111111011101000111001110000000001
000000100001001000000000010001011011101001000000000000
000001001100100111000011110011001011110110100000000000
000000000000000000000110110011111010100001010000000000
000001000000001111000010100001011011111001010000000000
000000000000010000000011100001001111111100010000000000
000000001010001111000100000001001011011100000000000000
110000000000001000000000001101101010101001000000000000
100000000000000101000011111111111000110110100000000000

.logic_tile 14 19
000000000000101000000000000000011100111111100100100000
000000000000010111000000000001001010111111010000000000
111000001100001111100000000011000000111001110000100000
100000000000000011000000000101101110010000100000000010
000010101001001011100000000101111110111110100100000001
000000000000100001000000000000010000111110100000000000
000000100000000111100010000000000000000000000000000000
000000000000011111000100000000000000000000000000000000
000000001011010011100000001001100000101001010000000000
000000000001000000100011111101001110100110010000000000
000001000000000101000000000001101110010110100000000000
000000100000000000000000000011010000010101010010000010
000000100000010101000010010000001111110100010000000000
000001000110001111100011010111011010111000100000000000
110001000000000000000000000111011010101000000000000000
100000100000000000000010101111000000111110100000000000

.logic_tile 15 19
000000000000011011100011100001101010010111110000000000
000000000000000011100011110011001010100111110000000000
111010000000001001000111000000000000000000000000000000
100001000000000111100100000000000000000000000000000000
110001000000011001000000011001111100001001000000000000
110010101000100011000011001011111001101001000000000010
000000000000000101100111000111000000110110110100000001
000000000000000000000100001101001100101001010000000010
000000000000010011100110100001000001001001000000000000
000000000000000001100000000101001010001111000010000001
000000000000000000000010010101111111001001000000000000
000000000000000000000010000111101111101001000000000100
000000000000001011000011101101001100010110110000000000
000000000000000001100000000001011010011111110000000000
010000000000000001000000010001001011000111110000000000
100000000000000000000010101001001101101011110010000000

.logic_tile 16 19
000000000000001001100111001000000001010000100000000000
000000000000000001100010111101001000100000010000000000
111000000000001000000111001111001000110000000000000000
100000000000001111000111101101011111110100000010000000
110000000000001011100111111000011000001011000000000000
000000000000001111100111110011011000000111000000000000
000000000000101011100110110111111010000001010010000010
000000000001010101100011101001001000000010010000000100
000000000000000000000000001101101010010111100000000000
000000000000000000000000001001101110110111110000000000
000000000000001000000000000000000001000000100100000000
000000000000000001000000000000001110000000000000000000
000000000000000011000000010101111111110011110000000000
000000001010000000100011101101011011100001010000000000
000001000000000001100000000101011010000001010000000100
000010101100000011000010001101001000000001100000000001

.logic_tile 17 19
000000000000001000000000010101011110010000100100100000
000000000110000001000011100001111111010100100000000010
111010000000001000000000000000000000000000000000000000
100001000000000001000000000000000000000000000000000000
010001000001001101000110001111101010000001010100100100
010000100000001001000010111101111101000010110000000010
000010100000000000000111100000001100000000110000000000
000000000000000000000000000000001111000000110000000000
000000000000001001000000010111101011000001010100000001
000000000000000111000010001101111000000010110010100000
000000000000000000000010010011011100101110000010000000
000000000000000011000011100011011010101101010000000000
000000000010000000000010100111111101000001110010000100
000000000000000000000110110101011100000000010000000000
000010001111011101000110001111111110001001000100000001
000000000000000101100010111111011011001101000000000100

.logic_tile 18 19
000000000000000000000000000101000000000000000100000000
000000000000000000000000000000100000000001000000000000
111000100010000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110010000000000000000010100000000000000000000000000000
000001000000000000000111110000000000000000000000000000
000000000001000000000011100000000000000000000000000000
000000000000100000000100000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001101000000000010000000000000
000000000000000000000000000101100000000000000100000000
000000000010000000000000000000100000000001000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 19
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000100000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000001000000000000000000000000000000000000
000000000000100000000000000000000000000000

.logic_tile 20 19
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
111010100000000000000000000000000000000000000000000000
100000000110000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101100000000000000110000000
000000000000000000000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 19
000000000000000000000000000000011000000100000100000000
000000000000000000000000000000000000000000000000000000
111001000000000011100000000101100000000000000100000000
100000000000000000100000000000000000000001000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000100001011000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000001000000100100000000
000000000000000000000000000000001010000000000001000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 19
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 20
000000000000000001100000010101001010010110110110100100
000000000100000000100010000000011100010110110001000000
111000000000000101000000000111011101111111000100100000
100000000000000000100010101101011000111111010000000000
000000000001110101000000001000000000100000010000000000
000000000110001101000010111111001101010000100000000000
000000000000001000000000000000001111011111000111100101
000000001110000011000010111101011011101111000000000000
000000000001001101100010110101101110000001010000000000
000000001000100001100010110000010000000001010000000000
000000000000000000000000010001011000000011110000000000
000000000000000000000011010011111101000011100000000000
000000100001000001100110000000001100000000100000000100
000001001000000000000010010101011001000000010000000000
000000000000000001100110000111111110010110100111000100
000000000000000000000000000001010000111110100000000111

.logic_tile 2 20
000001101110101101000010101111111010010100000000000000
000011100001000001000100000011100000000001010000000000
111000000000000011100110000111101101000110000000000000
100000000100001101000000000101111011000110100000000000
000000100000001000000110010001001111011111000100000100
000001000000001001000111000000011000011111000001000100
000000000000000001000000000001001111111111010100000000
000000000100001111000010110000011001111111010010000000
000000001110001001100000000011001010101000000110000100
000000000000000111000010010000010000101000000010100110
000010000100001000000000010011111010000000000000000000
000000000000001111000010001001101110001000000000000000
000000000111101001000010010101011000000000000000000000
000001000111110101100010001101100000000001010000000000
000000000000000000000010001011001111101111000000000000
000000001010000000000011111111001010101001010000000000

.logic_tile 3 20
000000000000000000000000001101011001001111100100100000
000000000110000101000010010101011011001111110001000100
111000000000000011100011111011001011000000000100100001
100000001000000000100010000111001001001000000011100000
000000001010001001100111000011111110101001010000000000
000000000100001001100010000101001100101001110000000000
000000000000000001100111100111101110101011110100000000
000000000000000000000000000000000000101011110010000000
000010000000001111000010101111011000111110100110000000
000000000100010101000111101001001011111101110000000000
000000000000000001100110101001001100011111000000000000
000000000000000000100011111011011111011111100000000000
000001000100000101100000011101001100101111000000000000
000010000110001011000011011011101001101001010000000000
000001000001001101100000000101101100111110110000000001
000010100000000101100000000000111101111110110000000000

.logic_tile 4 20
000011000010111001000110010111101000010100000000000000
000011100100011001100110100000010000010100000000000000
111000000000000101000000000101111110101001010000000000
100000000000000000000000001101001000010010000000000000
010011001100000111100000010001001101111110000000000000
010010100000100000000010000101001110011110000000000000
000000000001010111100111011111011010000110000000000000
000000000000000000100111101111011111000001000000000000
000100000000010001000000000001101000101001010001000000
000100000000000000000000000111010000010100000010000100
000001000000101001000000000000001111111000000000000000
000010101011011011000000001001011000110100000000000000
000000000001000001000110000111101000001000000000000000
000010000000000000000011100001011110000000000000000000
110000101110000111000000011000000001000110000100000000
010001000000000001000010001101001100001001000000100001

.logic_tile 5 20
000000000000001000000011111101001011110100010100000001
000000000000011011000010111011101011010000100000000001
111000000000000101100000010001011000101000000110000000
100000000000000000100011111011011011011101000000100000
000001100000011000000000011001001011100000010100100010
000011000000100011000011001011111110010001110000000000
000000000001001000000111111000000000010110100000000000
000000000000101011000110110111000000101001010000000011
000100101110001000000010000000011010110000000010000000
000000000110011101000000000000011111110000000001000001
000000001100000000000111110011011111110001110000000100
000000100000101001000111011111011101011011100000000000
000000101001011000000110011101101011100001010100000000
000001000010000011000111100011011101010001100000000010
110000000000001011000110000101101001111111100000000000
100000001000000001100000000111111000010110000000000000

.ramt_tile 6 20
000000101001100000000000000000000000000000
000001100010010000000000000000000000000000
000010100000000000000000000000000000000000
000000000010000000000000000000000000000000
000000001011000000000000000000000000000000
000010100000100000000000000000000000000000
000000001010000000000000000000000000000000
000000000110000000000000000000000000000000
000000101000000000000000000000000000000000
000101100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000010010000000000000000000000000000
000001000000000000000000000000000000000000
000010100010000000000000000000000000000000

.logic_tile 7 20
000001000000011000000000010111101100010111100000000000
000010001011000001000011110101011011001011100000000000
111000100000000000000010101101101101100010110001000000
100001001100001101000010111101011100101001110000000000
010001001000001111000010000000011111110001010110100000
010010000000000111000110110011011000110010100000100000
000001000000000011100111111000000000100000010000000000
000010100000000001100110000111001111010000100000000000
000010100011010000000010101000011111110001010100000000
000001001010101011000011111101011001110010100001000100
000000000000000011100000001001011101000000000000000000
000001000010000011000011101001011010001001010000000000
000000000001000011100010010111001011000010000000000000
000000000000101111000111110111001100000000000000000000
000000000000010000000000011000001110110100010110000000
000000000000101111000011001111011011111000100000100000

.logic_tile 8 20
000000001000000001100010111000001011110100010100100000
000000100001000111000011110111001011111000100001000000
111000000000000111000110111101111100010111100000000000
100001000000001101100111010001011100000111010000000000
110001000000001000000110100011111100000011110000000000
110010000000001111000000000011101000000011100000000000
000000000000001011100010100011000000011111100010000000
000000000000001111000100000000101000011111100000000100
000001000110001011100000011011111110100010110000000000
000010000000101001000010000001101100010110110000000000
000010000000010001100110101001011001111000000000000000
000010100000101001000010001111111010010000000000000000
000000000001111011000011100001101001111110110000000010
000000000000011101000110000111111101111110100010000000
000000101100101111100000010011101010000000100000000000
000000000001011011100011101111011110000000110000000000

.logic_tile 9 20
000011100001000111100000010111011010000110100001000000
000001001010100000000011101001001010001111110000000000
111000001100001111100110000000000000001001000000000000
100010100000000111000010110101001111000110000000000000
110010000001000001100111011011111110000000000010000000
010001001010101101000011111011011100000110100000000000
000000101010100101000110101111001011101001000000000000
000000000001010111000011110001011101010000000000000000
000000000000000001100000011001001101000010000000000000
000010100000000001000010011001001010000000000000000000
000010000000001001100011110101111111110000100000000000
000000001000000111000110001111111011010000100000000000
000000000000001111100000001101001011010111100000000000
000010000100100011000010110001101100000111010000000000
110000000000000111000111011000011110101000000100000000
100000000000000000000011111001000000010100000000000010

.logic_tile 10 20
000000000000001111000000000000000000000000100100000001
000010100001001111100000000000001100000000000001000000
111000000000000000000011100000000000000000000000000000
100000001000000000000100000000000000000000000000000000
010001100000010101000110100000000000000000100100000001
100011000110000000000000000000001010000000000000000000
000000000000100000000110010000000001000000100101000001
000000001011011101000011100000001010000000001000000000
000000100000000000000110000001000001101001010000000000
000001000100000111000100001101001100011111100010000000
000000000000001000000010001001001111111100010000000000
000001000000001001000000001101011101011100000000000000
000000100000010000000110101000000000000000000100000001
000100001111000000000000001101000000000010000000000010
110000101100000000000000000011100001111001110001000000
100000000000000000000000001011001001010110100000000000

.logic_tile 11 20
000000000000000000000000000000001001001100111000000000
000010101111000000000000000000001100110011000000010001
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001111110011000000000100
000000100000010000000000000101101000001100111010000000
000000000000010111000000000000000000110011000000000000
000000000000001000000110100000001001001100111000000000
000000000001010101000000000000001110110011000000000000
000010100001000001100000000011001000001100111000000000
000001001011011111100000000000000000110011000000000100
000000000001100000000000000101101000001100111000000000
000000000001011001000000000000100000110011000000000010
000000000001010000000000000101001000001100111000000000
000000001000000000000010110000000000110011000000000001
000000000000000000000000000011001000001100111000000010
000010101100001101000000000000000000110011000000000000

.logic_tile 12 20
000001000001001111100111100111101000001100111000000000
000010001101101111100111000000001101110011000000010100
000000000000000111000000000001001000001100111000000000
000000000000000000100000000000001011110011000000000100
000000000001010111100011110001001000001100111000000000
000000101000100000100011100000101100110011000000000000
000000000000000000000000000101001000001100111000000000
000000000001010000000000000000101000110011000001000000
000001100000001000000000010011101000001100111000000000
000010101010000111000011100000101010110011000000000100
000000000001000000000011100001001001001100111000000000
000001000000001001010000000000101000110011000000000000
000000000000100000000000000001101001001100111000000100
000000000111000000000000000000001100110011000000000000
000000000110001111100000000111101001001100111000000000
000000000000001011000000000000001000110011000000000100

.logic_tile 13 20
000011000000001001100011000111011110111000100000000000
000000000100000001000100000101111011110000110000000000
111000000000000011000110010000000001010000100010100011
100000000000000000000011111001001100100000010011000100
010001000001010001100111111111111010101000000110000000
100000100000000000000110100111000000111110100001000000
000000001110111101100000000101111000111100010000000000
000000000000110001000000001111011000101100000000000000
000010100000000101100111001101001110101001010000000000
000000000110000000010000000011111010100110100000000000
000000000000001011100111000111000001111001110100000000
000000000001011111100100000011101000100000010011000000
000000100001000000000110000001101100111101010100000000
000001000000100000000010000001110000010100000000000100
110000001000101111100010011000011110101100010000000000
100000000000010101100010011011011000011100100000000000

.logic_tile 14 20
000010000000100000000000010000011111000001000010000000
000000000001000000000010101101001111000010000000000101
111000000000000000000000000101011100111000100000000000
100000000000000000000000000000011111111000100000000000
110001000011100101100111000000000000000000000000000000
110000100000110000000010100000000000000000000000000000
000000001001000101100000000011100000000000000100000001
000000000010000000000000000000000000000001000001000010
000011100000001000000011101000001110101100010000000000
000011000000000101000100001011011010011100100000000000
000000000000000000000000010000001000101100010000000000
000000000000001001000011011101011101011100100000100010
000010100000000000000010001000011110010100000000000000
000000000000000000000110001111000000101000000000000010
000000001100001000000111000011011010101100010000000001
000000000000001101000000000000001101101100010000100000

.logic_tile 15 20
000000100001011000000000001000000001110110110100000000
000001000000101111000010010111001011111001110001000000
111000000010001000000111110011111110010100000000000101
100000000010101011000111010000010000010100000000000110
000001000000001000000111101000001100000110100000000000
000010000000000101000011001001001100001001010000000000
000000001110000111000110000001101000111111110000000000
000000000000000000000000001111011101111111010000000000
000010100000000101100011100000000000000000000100000000
000001000000000101000110110001000000000010000010000000
000001000000001000000010000101101100100001010000000000
000010100010100001000000001101011010000010100000000000
000000000000100000000000010101011100101001000000000000
000000000000010000000010001101011101000110000000000000
110001000000000111100110100011001011110100000000000000
100010100000000000000000000101111001010100000000000000

.logic_tile 16 20
000000000000010000000000010001111111001001110000000000
000000000000100000000010001011011001000001110000000000
111000101111001111000000010000001010000100000100000000
100001000110100001100011100000010000000000000000000000
000000000000101000000110101000001110100000000000000000
000000000000010001000010011011011111010000000000000000
000000001100110000000000000001101000111000000000000000
000000000001010000000000001011011011111100000000000000
000100000001010000000011100111100000101001010000000000
000000000000100101000111111011100000000000000000000000
000100000000000000000000010111100000000000000000000000
000000000000000000000011100101100000101001010000000000
000000000000100000000110111000000000000110000000000000
000000000001000000000011011111001100001001000000100000
000000001100000000000110000111011100100000000000000000
000000000000000000000011000000111111100000000000000000

.logic_tile 17 20
000000000001000000000000010111101110000001010000000000
000000000000001101000011000000010000000001010000000000
111010100000000000000110001011011001010110000000000000
100000000110000111000000001001001100101000010010000000
010000001100001000000110000000001101101001000000000000
010000100000000001000000001101011011010110000000000000
000000100000000111000011100000001101000011000000000000
000001000000000000100000000000001100000011000000000000
000000000000100000000111100111101110000001010010000100
000000000001000101000100000000100000000001010000000001
000000100000001101000000000101111110101000000000000000
000001000000001111000000000000010000101000000000100000
000000000000001000000000000011101010000011110100000000
000000000000000111000010010011001000010000100010100011
110000000001010000000111000101011010000000000000000000
010000000000001101000010001011111111001000000000000000

.logic_tile 18 20
000000001110000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000100000000111000000000000000000000000000000
110000001011010000000000000000000000000000000000000000
000000000000000000000000000000011110000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000010000001000000000000000000000000000000000000
000010100100000000000000000000000000000000000000000000

.ramt_tile 19 20
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 20
000000000000000000000000000000000001001001000000000000
000000000000000000000000000111001110000110000000000000
111000000000000001100110011000000000000000000100000000
100000000000000000000011110111000000000010000000000000
000000000000001111100000001011101011001111010000000000
000000000000000001000000001001101101101111110000000000
000000000000001111000111011000011101111000000000000000
000000000010000011000111100011011010110100000000000000
000000000000000001100000001001101100101000000000000000
000000000000000000000000001111000000111110100001000000
000000000000000011100111110000000001000000100100000000
000000000000000000100011100000001001000000000000000000
000000000000000101100000011111011011001001010000000000
000010100000000000100010000101111011101001010001000000
110010000000001111000111000101000000100000010000000000
100000000000000001100000000000001010100000010000000010

.logic_tile 21 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 21
000000100000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000100000000000000000000000000000000110000110000001000
000100000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 21
000000000000000001100010000001011101000111010000000000
000010000000001001010110110101101001101011010000000000
000000000000000000000010100001001110000000000000000000
000000000100000000000110101101011100000000100000000000
000000000000100001100110010111101010100000010000000000
000000000101011111000010011101111001000000010000000000
000000000000000000000010100111101111010100100000000000
000000000000000000000010011011001100101001010000000000
000000100000000101100010000111011001111011110000000000
000000001000000000100100000000111111111011110000000000
000000000001010011100010100001111100010111100000000000
000000000000000000100010010001111010000111010000000000
000100001100100111100110100001011011010110000000000000
000101000001010000100011000111011001111111000000000000
000100000000010111100010001101101110000001110010000000
000000000000000000000011111011111011000111110000000000

.logic_tile 2 21
000000100000000000000011101011111011101001010000000000
000001000100001111000000001011101111100001000000000000
000001000000011000000111000101101111100011110000000000
000010100000000101000111111011101110010110100000000000
000010000000000001100010110011011101101000010000000000
000000000000001001100110110111001011101001000000000000
000000001100011000000011100001001100111100000000000000
000000000000001111000100001101001110111000000000000000
000000000001011001100011100101001001110110100000000000
000001001000000111000100001101111000110110110000000000
000000000000000001000110001001101110111110000000000000
000000000000000000100010010111111010011110000000000000
000000101110000001000011100001111111110111110000000000
000000000000101111000100000101111110101001010000000000
000000000001010011000011101111101111110110100000000000
000000000000101001000110110101111110111100000000000000

.logic_tile 3 21
000000000000000000000111110101100000110110110111000000
000000000000000111000111000000101000110110110000000000
111000000000000011100111100011000000101111010100000000
100000000000000000000000000000001111101111010000000001
000001000000101000000000010001101010101011110110000000
000000100001010101000010100000010000101011110000000000
000010100000000101110000010001000000101111010100000000
000000000000000001000010000000101010101111010010000000
000000001111001000000000001111111000010100000000000000
000000000000101101000000001011110000000001010000000000
000000000000001101100110111011100001101111010101000000
000000000000000001000111010101001100111111110000000000
000010001110001000000000011111001001100000110000000000
000000000000000011000011011011011010110000100000000000
000000000001010101000000000000011111110011110100000000
000000001010000000100010000000001101110011110010000000

.logic_tile 4 21
000001100000000111100010101001011100111111000000000000
000011100100000111000100000001001000101011000000000000
111000000000001000000000011011111011111001010000000000
100010100000000111000011011101111110011001000000000000
110000000001001011100011101111101100101000000100000101
010000000000100001100100000101110000111110100001000001
000001001100010001000111110111001011000001000000000000
000000100000100000100111101001001110000111000000000000
000100000000101111000110110111001011100000110000000000
000000000111001111000011100011001001011111110000000100
000000001110000001000010000111111110101011010000000000
000000000000010000000111000011101111001011010000000000
000000000000000001100000000111111100111101010110000000
000000000100010001000011111101110000010100000001100000
000000000000000101000111010000000000000000000000000000
000000000000000011100111000000000000000000000000000000

.logic_tile 5 21
000000100001110000000111010001001110100000010110000100
000000000000010000000111011111101110010001110000000010
111000000000001111100111101111011110101000000110000000
100000000000000111100000000011101110101110000000000010
000010100000000000000000000001101111100000010100000001
000010101000000000000000001111001011010001110000000110
000000000000000000000010001001111101000100000000000000
000000000000100000000100001111011001101000010000000000
000100000000100111100000011111011110110000000110000000
000010100000010101000011010011001111110110000000100010
000000001100000111000011101000001100000010100011000000
000000000000000001100110101011010000000001010010000000
000010000000000111000111000011001110101001110110000000
000010000000000111000000001111001001000000010000100000
110000000000001001000011011111101101000100000000000000
100000000010000111100111001111101001101000010010000000

.ramb_tile 6 21
000000000001010111000010010111101100000000
000000010000000000000011100000110000000000
111000001101110000000000000011001110000000
100000100000110000000011100000010000000000
010000001110100111000000000101001100000000
010000100000001001100000000000010000000000
000000000000000011100000001111101110000000
000000000000000000100000000111010000000000
000000100001000101000110010111001100000100
000011100000100011000111100101010000000000
000001001001010000000000000011001110000100
000010100000100000000011100001110000000000
000000000000011000000110001001001100000010
000000000000001011000100001001110000000000
010000000000000011100000010011101110000000
110001001001000001000011110011110000000000

.logic_tile 7 21
000000000000001001000011100111101111010000000000000000
000010000101000101100000000001101111010110000000000000
111000001000000000000010100000001100101100010110100000
100001000000000000000100000101001001011100100000100000
010000001110001000000111101001011111000001110000000000
110010000110000001000100001111011100000000010000000000
000100000000011101000110001000011010111001000111000000
000000000000001101000000000101011001110110000000000010
000010001000100000000010001111111110010000100000000000
000000101011001111000010111111101111010100000000000000
000000000000000111100000011111011011100000110000000000
000000000000001101000011011001001100000000110010000000
000000000001000111000010110111101111010000000000000000
000000000000100011100111011011111111010110000000000000
000001100000101101000111111111111100010000000000000000
000010100001001101100010111111011101101001000000000000

.logic_tile 8 21
000000000000000001000111101111101100111111010000000000
000000000110000000000010000111001011111111000001000100
111010101100111111100000010001111011000110100000000000
100000000000110001000011101111011011101001010000000000
010000000001011001100011100001000000000000000100000000
010000000000101011000100000000000000000001001000000000
000000000110000000000011100000011110000100000100000000
000000000000000000000110110000010000000000001000000000
000000001010000111100000010000011100000100000100000000
000000000000000000000010110000010000000000001000000000
000000000001011000000011101000001010010111110010000100
000000001000001011000000001111000000101011110000000000
000001000000001000000000010001101111010111100000000000
000010100000101111000010101011001110000111010000000000
110001101111011111000010110011111000001101000000000000
100011000100001101100110001001011010001000000000000000

.logic_tile 9 21
000100100110010000000110110101001010101000000100000000
000001000001111101000011100000100000101000000000000000
111001000110001011100010010111000000100000010100000000
100000101010001111100110000000001001100000010000000000
110010100001001011100011111011001111100000010000000000
110001100000100001000110101101001000100000100000000000
000000001010000001000110101001001011000000100000000000
000000001101001001000110001001101110000000110010000000
000010000000001111100000000011111011010111100000000000
000000001110000111100000000001011010001011100000000000
000000000110000001000000000011001110010110100000000001
000000000000100000000000001111000000000001010000000000
000010100000000001100111010001000000000000000000000000
000001000000001001000111100111100000010110100000000000
110000000000011000000000001001101011010111100000000000
100000000000000001000000000001111010000111010010000000

.logic_tile 10 21
000000000000001011000110000001111110101100010110000000
000000000000000001100000000000001110101100011000000000
111000001010000101000110010000011110101000110000000000
100000100100000000000010110111011011010100110000000000
010000100000000011100011110001100001111001110000000000
100001000000001101000111010101101100101001010000000001
000000000001000000000011111101101100100000010000000000
000000001010101111000111110101101100100000100000000000
000010100110000111100000000001000000101001010010000000
000000000000000111100010010001101010101111010000000000
000000000001000000000000000011001101101000010010000000
000000000000001001000000000001101011000000010000000000
000000000001011001100000000000001010111101000010000000
000000000000000011000000001101001010111110000001100000
110010101001001000000010000011011000110000010000000000
100011000000100001000100000001011100010000000000000000

.logic_tile 11 21
000000000011000000000000010101001000001100111000000000
000000000100100000000011100000100000110011000010010000
111000000011001000000000000101001000001100111000000000
100000000000101111000000000000000000110011000000000000
000000001000110111000000000000001000001100111000000010
000000000000010000000010010000001001110011000000000000
000000000000000001000000000111101000001100111000000010
000100000000000000100000000000100000110011000000000000
000010101000000000000000000011101000001100111000000000
000001001010000000000000000000000000110011000010000000
000000000000000001000000000000001000001100111000000100
000001000000000000100000000000001110110011000000000000
000010100100001000000000000000001001001100110000000100
000000100000001111000000000000001000110011000000000000
010000100000000111000010000111100000000000000100000110
110000000000000000000100000000000000000001000001000110

.logic_tile 12 21
000010000001000000000000000011101000001100111000000000
000000001110000000000000000000101101110011000000010000
111000001010000000000000000111001001001100111000000000
100000001110000000000000000000001101110011000000000000
110000000001010000000111100011101001001100111000000000
110000001100000000000000000000101011110011000010000000
000000000000100000000111100011001001001100111000000000
000000000001010000000100000000001101110011000000000100
000010100000000111000000010011101001001100111000000000
000001000100000111100011000000101110110011000000000000
000000000000011001000010000101001001001100111000000100
000000100000001011000100000000101101110011000000000000
000000000010100001000011101011101000001100110000000100
000000000000000000100000000011100000110011000000000000
010000000000000011100010101111100000110110110100000000
100000001110000000100000000011101100101001010000000010

.logic_tile 13 21
000010101100011101000010011001000000111001110000000100
000000000000000101000110000011101011100000010000000010
111000000000001000000111100001001010111000110010000000
100000000000000101000100001011001110100000110000000000
010010100110000101000110000001001110111000100000000000
100000001001000000000000000000011101111000100000000000
000010101110001111000111001000001000101000110100000000
000001000000000001100000000101011100010100110001000000
000010100001011111100111101001001101100001010000000000
000000100000000111000010001011011011110110100000000000
000000000000100000000000010001101100111100010000000100
000000000001001111000011000001001101101100000000000000
000000001010010000000110110000011001101100010000000000
000100000100001111000011001111011100011100100000100000
110010001100001000000000000011111011110100010000000001
100101000001000101000000000000001110110100010010000000

.logic_tile 14 21
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
111001001110011000000000000000000000000000000000000000
100010000001010111000000000000000000000000000000000000
000000000000000000000111100101011101001110000010000000
000000000000000000000111100000111100001110000000000000
000000001010100000000000000111001011101111010111000000
000000000001000000000000001111111110101111110000000000
000000000001000101100000001011001111101111010100100000
000000000100100000000000000001001110111111010010000000
000000000001001000000010000000000000000000000000000000
000000000000101101000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000111000010010000000000000000000000000000
110001001000011001000000000000000000000000000000000000
100000100000000111000000000000000000000000000000000000

.logic_tile 15 21
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000111000000000111101100100000000000000000
100000000000000000100000001101001110101001010000000000
010010100000110000000011111011011101000110100000000000
110000000000100000000010100101011111000001010000000000
000000000000000001000000000011011110110100000000000000
000000000000000000100000001101101110101000000000000000
000000001000000001000000000000000000000000000000000000
000000000000000001100010010000000000000000000000000000
000010000000000000000011100101111110000110100000000000
000000000000000000000111100011011000000110000000000100
000010100001011000000000010111011001110110100100100100
000000000000101001000010000000101101110110100001000000
010000000000100111000111100000000000000000000000000000
100000001011010000000000000000000000000000000000000000

.logic_tile 16 21
000000000010000111000000001000000000000000000100000000
000000000000000000100000000011000000000010000000000000
111000000000100000000000010000000000000000000000000000
100000001111000000000011110000000000000000000000000000
110010000000000000000000010000000000000000000000000000
010001000000000000000011110000000000000000000000000000
000000000000100001100000001000000000000110000000000000
000000000001010000100000001011001011001001000010000000
000000000000001101000110000011001100010000000000000000
000100000000000001000111110000101100010000000000000001
000001000000001000000111101000000000111001110000000000
000000100000000101000100000111001101110110110000000000
000000000000001101100000000001000001010000100000000000
000000000110000101000000000111001010000000000000000000
110010000000001001100000001001111110111100000010000000
110000000000001001000000001011101110111101000000000000

.logic_tile 17 21
000000000110000011000110100001001110000001010000000000
000000000000000000000010100000010000000001010000000000
111000000000000000000000010000000000000000100110000001
100000000000000101000010100000001110000000000000000111
110000001000001111000010101000011010010110000000000000
010000000000001111100010001001001001101001000000000001
000000000000011011000010001101101010000001010000000000
000000001000000101000111111101111001000010000000000000
000001000000101000000110010101001010111011110000000000
000000000001000101000011110000101110111011110000000000
000000001001001101100000001011101010101110010000000000
000000000000100001000000000101001110011110100010000000
000000100000001001100111110011011101010110100000000000
000001001110000001000010000011101111000110100001000100
010000000000000000000011100111011000101011110000000000
110000000000000000000100000000100000101011110001000000

.logic_tile 18 21
000000000000101000000000001101001111000010100110000000
000000000001010001000011110101001101100000010001000000
111000000000000000000000000000000000000000000000000000
100000001010000000000011110000000000000000000000000000
010000000000001000000000000111101111000000010000000000
010000000000000001000011000001011010000000000000000000
000000000000000001100000001000000000010110100001000000
000000000000000000000000000111000000101001010000000110
000000000000000001100000011111111101110000100000000000
000000000000000000100010001001001111110000110000100000
000000101011000011100000000101111100010000000110000000
000001000000101001100011110111011010010110000010000000
000000000000001000000000010000000000000000000000000000
000000000001000011000011110000000000000000000000000000
110000001110001111100110000011011100010110100000000000
110000000000001001000000001101101100000000100000000000

.ramb_tile 19 21
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100001010000000000000000000000000000

.logic_tile 20 21
000000000001010001000000001000000000000000000100000000
000000000000100000100000001111000000000010000000000010
111000100000000111000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000010100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000010100000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001011011100000000000000000000000000000000000
000000000000101111100000000000000000000000000000000000
000000000001010000000000000111011111000011100000000000
000000000000000111000000000001001000000001000000000000
000000000000000011100000010000000000000000000000000000
000000000000000000100011100000000000000000000000000000
110000000001010001000111000011000000000000000010000000
010000000000000000000100001111001100100000010010000001

.logic_tile 21 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000001000100000000000000000000000000000000000000000

.logic_tile 22 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 21
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 22
000101000000000111000000000001101110000010100000000000
000110100000000111000000000000000000000010100000000000
000000000000001111000111000001011101010110100000000000
000000000000000001000100001011001101010010100000000000
000000000000000011100000000011011010101001010000000000
000000000000000000000000000101010000000010100000000000
000000000000001000000000010000000000000000000000000000
000000000000000001000011000000000000000000000000000000
000000001111011001100010100011100000101001010000000000
000000000010000001000000001111000000000000000000000000
000000000000000001000010100001101100100000000000000000
000000000000000101000000000000001000100000000000100010
000000000000001000000111100101111001000001000000000000
000001000000101011000100000011011111000000000000000000
000000000000001000000010001111101101100000000000000000
000000000110000011000100000101101110000000000000000000

.logic_tile 2 22
000000000001010000000010111001111110100011110000000000
000000001000000001000011111011001110010110100000000000
111000000000001111100011101101100000101001010000000000
100000000000000111100000001111101001100000010000000000
010010100000001000000010001000001010101000000100000000
110000000110000001000010111101010000010100000010000000
000000100000001101000011101000000000100000010000000000
000001000000001011100000000101001001010000100000000000
000000000000000001100000000001100001100000010101000000
000000001000100001000000000000101010100000010000000000
000001000000000000000000001001011000100000110000000000
000000100000000000000011110111001010110000010000000000
000000000000100001000000000001101100010111110000000000
000001000111010000000000001001101100101001110001000000
110010000000000000000000010001001100111110100000000000
100001000000000001000011000000100000111110100000000010

.logic_tile 3 22
000010100000001011100111011111111000000001100000000000
000000000000000001000111100011111011000010100000000000
111000000000001000000111000000000000000110000010000100
100000000000000001000000000011001110001001000010100110
010110100000000000000110001011111000000000100000000000
010101001010001111000010001111011100000010110000000000
000000000000000000000111000101111111111001100000000000
000000000000000111000000001011101101110000100000000000
000000001010001011100110110001001000011101010100000011
000000000000000101000010001101011000110101010010000010
000000000000010011000010000011011110011001110101000000
000000000100001001000000001001111010110110010000000110
000000100010100011100110000111101010010110100000000000
000000000011001111000100000111011111010010100000000000
000000000000111001100110001001111011100001010000000000
000000000001011011000011101011011010111010100000000000

.logic_tile 4 22
000000000100000000000000011011111011011101010100000110
000000000000000000000011111111011101111010100001000100
111000100000001101000000001111111000101001000000000000
100001000000000101100000000001001101111001100000000000
010000000011010101000010100000000000000000000000000000
010000000010100000000010000000000000000000000000000000
000010100000000101100110011111011010011001110100100000
000001000000001101000011111101011111110110010010000010
000000000000000000000011000101101010011101010100000000
000000000000000000000000000101111011110101010001100110
000001000000001001100000010011111011010000100000000000
000000100000000001000010001011101111000001010000000000
000000000000000001100011001111111000101001000000000000
000010001010000000000010000111001111110110010000000000
000000000000001011000110110111011101010000100000000000
000000000001001011000011001011001010000001010000000000

.logic_tile 5 22
000001100000001000000011100111111010101011110000000000
000001000000000111000000000101101011000111010000000000
111000000010000111100110000011111011000000100000000000
100000000001000000100100001001011001101000010000000000
110001100000001111100111111011011000111101010100000100
010011001011000001000010011011100000010100000001000001
000000000000000111100111110111101110110101100000000000
000000000000001101000011100101111111110101010000000000
000100000000001000000111000111001110101100000010000000
000100000000001101000010001111011000011111110000000000
000000000000101001000000010000001111111000100100000001
000000000000001011000010001011001100110100010000100000
000001000100010001100111101101001001000001010000000000
000000000000000011000011110101111011000001100000000000
000001000000100000000110100111001101111101010000000000
000000100001000000000111101111101011000111010000000000

.ramt_tile 6 22
000000100000000111000111100101011000000000
000001000000000000100100000000110000000000
111000100001011000000111000101011010010000
100000000000000111000111110000010000000000
110011000000001001000000010011111000000000
010010101000000111100011110000110000000000
000000000000000111000111000111111010000000
000000000000000000100100000101010000000000
000000000110000000000010011011011000000000
000000001010000000000111011011110000000000
000000000000001000000111010001111010000000
000000100000000111000111010001110000000000
000000000000000000000000001111111000000000
000000000001000000000000000101010000000000
010000000001000111000000000011111010000001
010000100110000001000000001001010000000000

.logic_tile 7 22
000000000000100000000011101111011000100110110000000000
000000001011011001000011111001101110101001110001000000
111000000110001111000111000000001011110100010000000000
100000000000000001100110111001001111111000100000100000
010101000001000011000011100000011010111000100111000100
010100001010100000000110011101011000110100010000000000
000001000111001101000011110111011010110111110000000000
000010101111111011100110000111011111100001010001000000
000001100000001001100000000001111100000001110000000000
000011000001001111100000000011101111000000010000000000
000000000000000101100111100101011000101000000110000000
000000000110000000100100001101100000111110100000100010
000000100000000111100110011011101100000100000000000000
000000000000000101000111111111001100010100100000000000
000000000001010011100111001111111011010000000000000000
000000000000000000000110001011001010101001000001000000

.logic_tile 8 22
000000001000000000000110100101101101010111100000000000
000000001100000111000111100101101110000111010000000000
111001000001010000000000001001111000000100000000100000
100010100001001101000011000111011011101000010000000000
010000000110000111100010001001000000001001000000000000
010000000000100011000111111011101000101001010000000000
000100000000100000000111011101011100110000100010000000
000000000100010101000010000011101110010000100000000000
000000000111010011100010100111001100001111110000000000
000000000000001111100110001011111110001001110000000000
000000001100101001100111001011001110000110100000000000
000000000001000001000110010101011111001111110000000000
000001000000001001000011110101111010101000000100000000
000010000000000001100111100000100000101000000000100000
110010001000000001000010001111111010101111010010000000
100000000100000001100100001011111010111111100000000000

.logic_tile 9 22
000110000000000101000011111000000000000000000100000000
000001001010100101000011111011000000000010001000000000
111000001000001111000000011101011000101011110000000000
100000000000000111100010001011111010111011110001000000
110010001101000000000111111001111101010111100000000000
010000000000100111000110001101001010001011100000000000
000000000000000001000011110000000000000000100100000000
000000000000100000000110100000001001000000001000000001
000110000000000011000010100001011010000010000000000100
000110101000101111100110000011011000000000000000000000
000000001110000001100011100000000000000000000100000000
000010101010000000000011111011000000000010001000000001
000010000000000000000010101111101100000110100000000000
000000000001010000000110010001001001001111110000000000
110000000000100000000010000111101110000000000000000000
100000000001001001000000001101111111000110100000000010

.logic_tile 10 22
000000000000000011000111101111011111101000000000000000
000001000000000000100100001011001110011000000000000000
111001001010000001100000000000011010001100000000100000
100010100000000000000000000000001010001100000000000000
010000100000001001100111000111101001010111100001000000
100001000110000101000110100101111100001011100000000000
000000001000000101000011000111011011010111100000000000
000000000111010000100011100011011011001011100000000000
000010101000000011000000000000001010000100000100000000
000000000110000000100000000000010000000000000001000001
000000000000000011100010010101001110010111100000000000
000000000001001111000011000001101100000111010000000000
000010100000000011100000000001111101001001010000000000
000000000001000001100000000000011010001001010000000001
110000001000000011100010001111111100101000000010000000
100000000000001001000010100011111110100000010000000000

.logic_tile 11 22
000000000000001001100011111101001000101011110100000100
000000001000000011100111011011110000000011110001000010
111001001010010000000000001111011101101001000100000000
100000100000001111000000001101111101011101000000100010
010000000000000101000111000111001101111100010000000000
110000000100000001000011110011101101011100000000000000
000010001010001000000000011001001100101001000000000000
000000000000000111000011101111111111111001010000000000
000000001010010001000000001111011111111000100000000000
000000000000100001000010001011101110110000110000000000
000000101010000000000010001001111101101001000110000000
000001000100000000000111100101011101101110000000000000
000010000001100000000010010101001111101001010000000000
000000000001110000000111010001011101100110100000000000
010000000000000001000000000101011100101001010000000010
100000100000000001000011100001011111011001010000000000

.logic_tile 12 22
000000000000000001000110000111101001111111100000000000
000000000000010000100011110101011100111111110000100000
111000000001110011100110000111011100100010000000000000
100000000000000000000010110001111110001000100000000000
010000000000000001100010000001100000000000000010000001
010000001010010000000100000111001011001001000000000000
000010000000100000000000001001111111011000110000000000
000001000001000000000010000011111101001110010000000000
000000000000000000000000001001111011101010100000000000
000000000000000000000000000111111001011010010000000000
000000000000011001100111100111100000000000000100100010
000000000100100001000110100000100000000001000000000000
000000000000001001000010001001100001100000010010000000
000010100000000101000100001001101110111001110010000000
000000001100011101000010100111100000000000000100000000
000000000000000101000000000000000000000001000000100000

.logic_tile 13 22
000010000000000000000011101111011101111001110000000000
000000000000000000000110011011001100100010110001000010
111000001110000000000011100011011100101001010000000000
100000000000000000000000001111110000010101010000000010
010000000001001111000111010111000000000000000100000000
110000000000100111100111100000100000000001000000100000
000010000000101000000111100101001000110010100100000000
000001000001001101000111110000011010110010100001000000
000010100111000000000010011111001100111010000000000000
000000001010100000000010001011111101100011100000000000
000010101110001001000000000001000000110110110110000100
000000000000001011100010111101101001100000010000000000
000010000001000000000000000101111010000110110110000000
000000000000101111000010100000011001000110110010000000
000000001110000000000000001101101000101010100110000000
000000000000100000000000001001110000010110100000000000

.logic_tile 14 22
000010000000101000000010110101011100110000100000000000
000100000000011011000111110001111010010000100001000000
111000001010000101000000011101101110111110110101000100
100010101100000000100010000001111101101001010000000010
010000000101000001000000001101001100111110110100100001
010000000000101111100010101001011111101001010000000010
000000000000100111100011110000011011010010100000000000
000000000001010000000111111001001100100001010001000000
000010000000000000000010000000000000000000000000000000
000000001100000101000000000000000000000000000000000000
000000000000110111000111000111101110111110100100100001
000000000001010000100100000111000000101001010000100000
000010100001011111000011100101111100011110100000000000
000001000000000101000000000111101100101110000000000000
010011101110000101000000001001001010101100000000000000
100011100000000000000011111111001011001100000000000100

.logic_tile 15 22
000010100000000000000111110011111101000010100000000000
000001000110000000000110001111011110000011100000000000
000001000001010011100000000101100000100000010000000001
000010101110100000100011101001001100111001110001000000
000000000000000011100000001101001000000101010000000000
000010100000001001100010001001111110011110100000000000
000000000000101001100111100101001100100000110000000000
000000000001010011000100001011011110000000110000000000
000000000001000101100010010101001110110100000000000000
000000000000001111000010011011001010101000000000000000
000000000000000001000010000001101101001011100000000000
000000000000000000000000000000101010001011100000000000
000000000000011111100010000001101110110100000000000000
000000000000001011100100001011001010101000000000000000
000000000000000111100000000001011010101011110000000100
000000000000000000000000001001111101001001000000000001

.logic_tile 16 22
000000000000001000000011101001111000101011110000000000
000000000000001111000100000101101011100010110011000110
000011000000000111000010101111011110000110100000000000
000011101110000000100100000101011100000100000000000000
000000000001001000000110011000011111000111010000000000
000000000000100111000011001111011100001011100000000000
000001001010001001100000000111101110000010000000000000
000000000000001011000010001101101010000011010000000000
000000000000000001000000000000001111010011100000000000
000000001110000000000010000001011111100011010000000000
000001000000000001000010101111001101000000010000000000
000000001100000001100000000011011101001001010000000000
000011000000000101100000001001011010000111000000000010
000011100000000000000010011111111110000010000000000000
000010101010000000000010101111011101001001000000000000
000000000000000000000010001011001111000001010000000100

.logic_tile 17 22
000100000000000101000000001101011100000101010000000010
000000000000000000000000001001111010001001010011000101
000001001110001111000110010111000000000110000010000001
000000101100000001100010001011001000000000000010000111
000000001110001101100000010000011001000011000001000000
000000000000010011000010110000011000000011000001000001
000010000000000000000010101111100000101001010000000000
000010100000000001000100000111100000000000000000000000
000000000000010001100010001001001010010000100000000000
000000000110000000000010001101001101010100000000000000
000000000000001000000010110101101110000010000000000000
000010000001011101000111000111111100001011000000000000
000000000101000111000110101011011001000001000000000000
000000000000100001000000000011001011100001010000000000
000010000000101000000111100101111101101000000000000000
000001000001011001000000000001111010010000100000000000

.logic_tile 18 22
000000000000001001100000000011111100000010000000000000
000000000000001011000000000001101010001011000000000000
111011000000000011100111001000011011001011100000000000
100011100000000000000000001011001001000111010000000000
110000000000000101100000001001111100010000100000000000
010000000010000000000000001111011010010000010000000000
000011000001110001000000000000000000000000000110000000
000010000001010000000000000011000000000010000000000000
000001000000000101000000011001111100010000100000000000
000010100000000111100011000101111010010000010000000000
000001000110000001000010100111000000100000010010000000
000000000000100000100100000001001110110110110001000000
000000000000001001100000000000000000000000000000000000
000000001010000001100000000000000000000000000000000000
000000001110000101100111000011011111000110110000000000
000000000000000000100100000000001101000110110000000000

.ramt_tile 19 22
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000011010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 22
000000000000000000000000000011000000000000000100100000
000000000000000000000000000000000000000001000000000000
111000000000000101000000001101011111010100000000000000
100001000000000000000000001111011010100100000000000000
110000000000000111100110000000000001000000100100000000
110000000000000000100000000000001110000000000001000000
000001000000000111100000001000001011010011100000000000
000000100000010111000000001111001010100011010000000000
000000001110000111100000010001111100101001010010000000
000000001100000000100010101101000000101010100000000000
000000000000100011100111101111001101011100100000000101
000000000001010000100111110001011101001100000001000001
000000000000000001100110100000000001000000100100000000
000000000000000000000100000000001010000000000001000000
000000000000000001000111110000011100000100000100000000
000001000000000000000011010000010000000000000000000010

.logic_tile 21 22
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
111000000000000000000000000000000000000000000101000000
100001000000000000000000001101000000000010000000000000
010000000000000111000000010101100000000000000100000000
010000000000000000000011110000100000000001000000000000
000000000000000000000000000000000000000000100100000000
000000000010000000000010010000001100000000000000000001
000000000001010011100000000000000000000000000000000000
000000000000100000100000000000000000000000000000000000
000000000000000000000000000101000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.logic_tile 23 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 23
000000000001010000000000001111001010111111110110000000
000000000010000111000000001011010000111101010000000000
111000000000000000000111010000000000000000000000000000
100000000000000000000111010000000000000000000000000000
000000000000000000000110010011011011000001100000000000
000000001010000000000010000000101001000001100000000000
000000000000000001100011101101111011101000010000000000
000000000000000111000000000111011010100001010000000000
000010100001000000000111100000000000000000000000000000
000000000000100000000100000000000000000000000000000000
000000000000000000000000011001011101101111000000000000
000000000000001111000010001001001110010110100000000000
000000000000001000000000011011011001111110000000000000
000000000010001101000010110011111001011110000000000000
000000000000000000000000000101000000111111110100000001
000000000000001001000000001111100000010110100000000100

.logic_tile 2 23
000010100000100001100000001101101010000000000100000000
000000000001000001000010001001111100000100000000000000
111000000000000000000000000000001000101000000100000000
100000000000000000000011101011010000010100000000000000
010000000000100000000010000101011011000001000100000000
110001000011000000000010010011111001000000000000000000
000000000000000000000000000000000001000110000000100000
000000000000000000000010010111001100001001000000000001
000000000000001000000111110001001110000010100000000100
000000000100001011000011010000010000000010100000100000
000001000000000001100000000001000000100000010100000000
000010000000000000000000000000001011100000010000000000
000000000000001000000000010000000000100000010100000000
000000000000000001000010001011001000010000100000000100
000000000000000000000000000001101101000000000100000000
000000000000000000000000001101101011000000100000100001

.logic_tile 3 23
000000000000100001100110000001100001001111000100100000
000000000111011101000011110001101111011111100011000001
111000000000001111100110000011011110010000100000000000
100000000110001111000010101111101110000010100000000000
010001000000000000000110000001101100101100010000000000
010010100100000111000000001111001101101100100000000000
000000001100000111000111110101111000011101010110100000
000000000000000000100011011111101000110101010000000101
000000000000000111100110000011011111010000000000000100
000000000000000000000111100111101001000000000000100011
000000000000000101000010011011111010101001010000000000
000000000000000101000010001101101001100001000000100000
000000000000011001100010111101011100111110000000000000
000000000000000001100010000101011011101101000000000000
000000000000001101100110101011011100000001000000000000
000000000110001101000000000011101100100001010000000000

.logic_tile 4 23
000000001010011001100110000000000000000000000000000000
000000000001000011000111110000000000000000000000000000
111000000000000000000000010101011010010100100000000000
100000000110010000000011100111101101001000000000000000
010000000100000000000010101111011111010100100000000000
010000000010000101000010001001011111000000100000000000
000000000000000101000000001011011101110101010000000000
000000000000000000100010111011011011110100000000000000
000000100000000000000110000001001000001100110110000000
000001001010010011000010011111011101111100110001100110
000000000000000101100111010001001101011101010101000100
000000000110000000000111101111011111110101010000100010
000000000000000001100110011101001110100001010000000000
000000000000000011100010001011001011111010100000000000
000000000000100000000111010011001111111010100000000000
000000000001000000000110001101101100111001010000000000

.logic_tile 5 23
000000000000100001100000000011001011010000100000100000
000000001010001101000000001111101101101000000011000000
111010100000000000000000010111011000000001110000000000
100000000000000000000011000011011111000000010000000000
110000000000001111100011100111001100010000000000000001
010000000000101111000111111111011000100001010010000000
000001000000000111100110000101101010111101010110000000
000000101110000000100010110001010000010100000001000000
000000000000001111100111101011011010001000000000000001
000000000000001011000010011111111111001110000000000100
000000000000000001000111101101101101110110100000000000
000000000000001001100110101011101110110110010000000000
000000000000000111000010001011111111100100110000000000
000000000000000101000010000011011110101101110001000000
000101000001000011100110110101001110000001010010000010
000010100000100111000010111101011101000001100000000000

.ramb_tile 6 23
000000000000000000000011110011001010000000
000001011000000000000111000000110000000000
111000000000000111000000000101001000000000
100000000000000000100011100000110000000000
110110000011000000000111110011101010000000
110100000000100000000111000000110000010000
000000000001001000000000000011001000000000
000000000000100111000000001001110000000000
000000000000110000000010011101101010000000
000000001000010000000111101111010000000000
000010000000000000000111101111001000000100
000000001010000111000100001111010000000000
000010000000010111100011111111001010000000
000000000100100000000011110111110000000000
110000001010000001000010001001101000000000
010000000000000000100011110001110000000000

.logic_tile 7 23
000010100001010000000110110111000000000000000100000100
000000000010000000000011000000100000000001000000000000
111000000000000000000110000001011100000001010010000010
100000000110000000000100001001111011000010010001000000
000001100000000000000000001111101011001001000000000000
000010000000000000000011110111011101000101000000000101
000000000000100000000110000011101110000100000000000001
000000000001000000000000000111111011010100100000000000
000000100000010000000000010000000000000000000100000001
000000000000100001000010101011000000000010000001000000
000000000110000101000000000011000000000000000100000000
000000001010000000100010010000000000000001000000100000
000000000001001000000010101011101011010000000000000100
000001000000100001000110001011011011100001010010000000
000011001111100101100000000000000001000000100100000000
000011000000011101000000000000001001000000000000100000

.logic_tile 8 23
000000000000110001100111001111111000000000100000000000
000010100000000000100011110011111010010100100000100010
111000000000000111000111110011101011000110100000000000
100000000000000000000010000111111010001111110000000000
000000000000000111000010001001111010000011110010000000
000000001000000000000110101101011111110011110000000000
000000000000001111100010011001111011000000100000000000
000000000000001101100011111111101110101000010000000001
000000000110000000000000000011100000000000000100000000
000001000000000000000000000000100000000001000000000000
000001100001011101100110100000000000000000000100000000
000010000100000001100110011001000000000010000000100000
000000000000001000000111000001000000000000000100000000
000001000000100011000000000000000000000001000000100000
000101001100000000000010011111101000101001000000000000
000000100000001111000011010011111011001001000000000000

.logic_tile 9 23
000100000000000000000010101000000000000000000100100000
000010100000001101000011101011000000000010000000100000
111010001100001000000010011011101001110000100000000000
100001000000000011000111000011011011010000100000000000
010010000000000000000011100011001111111111110000000000
100000000000000000000000001111111000110110100000100100
000001000000001111100000011111111011010111100000000000
000010101101000111000011011111101101000111010000000000
000110100000000000000110000001111011000010100000000000
000001000000000111000010011101101001000001000000000000
000000000000001111000111011011011110010111100000000000
000010100000000001000010100111001110001011100000000000
000000000010001000000110110001000000101001010000000000
000000001010001011000011011011100000000000000010000000
110000000000001111100011110001000000000000000100000100
100000000110001101100110110000000000000001000000000100

.logic_tile 10 23
000000000000000001100010100011001111101000000000000000
000000000000000111000010110001001001100000010000000000
111001000000100111100000010001011011100000010000000000
100010100101000000100011100011001011010100000000000000
010000000000000101100010010111001011101000010000000000
110000000010100111000010001011001001000000100000000000
000001000000100111100000001011011101100001010000000000
000010000000010000100010010001111011100000000000000000
000000100001111001000010000001001101000000000000000000
000001001111011001100010000101111100001001010001000000
000000000000001101100000010111101100101000000100000000
000000000000101101000011010000000000101000000000000000
000010000100001011100000010001001110101101010000000001
000000000000001011000010100000011110101101010010000000
110000000000000001100011101001011110000110000000000000
100000000000000000000100000011111011000010000001000000

.logic_tile 11 23
000000000000001000000000000101000001111001110010000000
000000000000000011000010100001001110101001010000000010
111010001000100000000011110000001101101100010000000000
100000000001000101000010101011001001011100100000000000
010000000000001000000010101000011111101000110100000000
100000000000100101000000000001001001010100110010000000
000000001101000011100000000011011111110001010110000000
000000000000100000100010100000111011110001010000000010
000001000000100000000010000001101100111000100000000000
000000000000011001000010000000111100111000100000000000
000001000111100000000110000001001110101001010100000000
000000000001010000000000000111100000101010100000000000
000000000000001001100000001011100000100000010100000001
000000000000000001000000000101101011110110110000100000
110010001110001001100110100011000001101001010000000000
100000000100000001000000001011001001011001100000000000

.logic_tile 12 23
000000000011001000000111001111011110101001010000100000
000000000000100111000110100111110000010101010010000000
111000000000001001000000011101101100101001110100000001
100000000000000011100011000001111100000000110000000010
010000000000000111100011111101000000100000010000000000
110000000000000000000010101001101000111001110000000010
000001001100000101100111110101111001110001010000000000
000010000000000000000111100000011011110001010000000010
000000000000001111000110110011011001111001110100000000
000000000000000101100011000101101100111110110001000100
000001000000001000000000010000001101101100010010000000
000000100110001111000010110111001111011100100000000010
000000000000000000000010011000000000100000010011000100
000000000000000101000110100001001001010000100010000101
010001100000000101000000010011101110101001010000000000
100011100001010000000010001001110000010101010000000000

.logic_tile 13 23
000100000000000000000000000000001010000100000100000000
000010001100000000000000000000000000000000000000000000
111000000000010101000000011000000000101111010100000100
100000000000000000100010100011001110011111100000000000
110000000000000001100000000000011000000100000100000000
010000000000001101000000000000000000000000000000000000
000000101000000101100000010000000001111001110100000001
000011100000000000100011111111001011110110110000000000
000000000000000000000000000111000001111001110100000010
000000000000000000000010000000101101111001110000000010
000000000000100101000000010011111111111100100000000000
000000000000010101000010100000011111111100100000000000
000000000000000000000000001011101110111001110000000001
000000001000000101000010101001001010100010110000000000
000001000000000000000110111101111100111100000000000000
000000100110000101000011010111010000111101010010000000

.logic_tile 14 23
000010000110010001100110000001000000111111110110000000
000010100100000000100100000101100000101001010001000000
111001001010000000000111111000000001101111010110000000
100000100000001101000110010101001100011111100000000010
000000000000000111000111101111011001011110100000000000
000000000000001001100010010011111000001100000000000000
000000000000001111100000001011000000101001010000000000
000000001110001001000010111111101011100000010000000000
000000100000000000000111111011011100111111110100000000
000001000000000000000111011001111011011110100001100000
000010100000000111100010000101111111001111110000000000
000001000000001001100000000101001011001001010000000000
000000000001100000000000000111101110000010100000000000
000000001110110000000010100000010000000010100000000000
110000000000000001000000000000000000000110000000000000
100000000000000111100010010001001111001001000000000000

.logic_tile 15 23
000000001000000000000011110101011001101110000100000001
000000000100000000000110010000111011101110000000000000
111010000000000000000111100001100000000110000100000000
100001000000000000000010111101101001011111100010000010
010000000000000111100011000000011010111000100010000000
110000000000001001100010110101011001110100010000000000
000011100000000000000010110011000000101001010100000001
000001001110000000000010010101100000111111110000100000
000000100000000000000000000011100000000110000000000000
000100000000000001000010110011001110011111100000000000
000000100000000001000010000011011100111101010100000000
000000000000000000000110010000110000111101010000000010
000000000001000111100010000011100000100000010000000000
000010100000000000100100001111101110110000110001000000
000000001010000101100000000111100000010110100000000000
000000001100000000000000001101000000000000000001000000

.logic_tile 16 23
000000000000010001100000001111101110000010000000000000
000001001000000000100000001111101010000111000000000000
000000000000001000000111000111101010011100000000000000
000000000000000101000100001011101100001000000000000000
000000000001001001100000000000011011110100010000000000
000000000000100111100000001011001010111000100010000000
000000001010000001100000000011011110000001000000000000
000000000000000101100000000001011010010110000000000000
000000000001001001000010000001111101000100000000000000
000000001110001101000110001011101111101000010000000000
000000000000000011000010000001101100110001010000000000
000000000000000000000010000000011111110001010010000000
000000100000001001000000011001011101000010100000000000
000001000000000111000010101111011101000110000000000100
000000100000000000000110100111001100000010100010000100
000001000000000000000010000000010000000010100000000001

.logic_tile 17 23
000000000000000000000010111011111011000000100000000000
000000000010000000000010010001001011000010100000000000
000000000000000101000110101001011011010000100000000010
000000000000000101100000001001101110100010110011000001
000000001100001101000111010101011100000110000000000000
000000000000000011000011010111011010000101000000000000
000000001010001101000010110011011110100000010000000000
000000000000000101000011011011111011010000010000000000
000000000000000011000011001001111110000010000010000000
000000000000000001000010000011011111000000000000000000
000000000000001101100110001000000001000110000000000100
000000001110000101000000000101001100001001000000000100
000000000000000101000110001101011011101000000000000000
000000000000000000100000001111111110100000010000000000
000000001010000001000110010101001100111100110010000101
000000000000000111000010000011101001110100110010000111

.logic_tile 18 23
000001000000000001000110100001111010111001000000000000
000010000000000000000000000000111011111001000000000001
000000000000100111000010100101011000000001000000100000
000000000000000101100000001101001010010111100000100101
000000001100000111100111010111100001110110110000000000
000000000000000101000111111111001010010000100000000100
000000000010001101000010110000011100000011000000000000
000000000001001111000110000000001001000011000001000000
000001000000000001100010010011011000001101000000000000
000000100000000000100010111111101011001000000000000000
000000000001011011100000000111001011100000000000000000
000000000001100001000000000001111111110100000000000000
000001000000100000000011100101101101000011010000000000
000010000101000000000100001111001011000001000000000000
000000001010010000000000011111001100010000110000000000
000000000000001001000010110011111100000000010000000000

.ramb_tile 19 23
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000

.logic_tile 20 23
000000000000000011100000001000011110001000000000000101
000000000000000000000010011111001101000100000000100011
111001001010001001100010000000011100000100000100000000
100000101010000001100100000000000000000000000000100000
010000000000000000000111111000011110111001000000000000
010000000000000000000011111101011111110110000001000100
000000000000000000000110000000000000000000000100000000
000001000000000000000000001101000000000010000000100000
000001000000000000000000001001011000000001000000000000
000010000000000000000010011011011011010010100000000000
000000000000100000000110101111011001010000100010100101
000000000001000001000011111111001000010001110000100000
000010100000000111100111110011101111000111000000000000
000001000001010000000010111101111101000010000000000000
000000100000000000000010011000001010001110100000000000
000000001000001111000010001001011000001101010000000000

.logic_tile 21 23
000000000000000000000000001000000000000000000110000000
000000000000000000000000000111000000000010000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000010100001100000000000000001000000100100000000
000000000001000000100000000000001100000000000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000011100000000101100000000000000100000000
000000000000000000100000000000000000000001000000000000

.logic_tile 22 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp0_tile 25 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 24
000000000001000101000000001111111100000000000100100000
000000000010000000100000000111001100000100000000000000
111000000000000000000000001011011111000000000100000001
100000000000001101000000000111001100000000100000100000
110000000000000000000010100000000000000000000000000000
010001000000100000000110110000000000000000000000000000
000000000000000000000000000001100000010110100000000000
000000000000000000000000000000000000010110100000000000
000010100001010000000000010000000000001111000000000000
000000000000000011000011010000001011001111000000000000
000000000000000001000000000000000000001111000000000000
000000000000000000000000000000001000001111000000000000
000010100000000000000000000001001011100000000000000000
000000000010000000000000001101011000000000000000000000
000000000000000001000000000000000000001111000000000000
000000000000001111000000000000001011001111000000000000

.logic_tile 2 24
000000000000000000000011100101001001000010000000000001
000001000000100000000100000101011001000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000010100000000000000000000000000000
110000001110001101100000000000000000000000000000000000
110000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000001100000010000011100000100000100000000
000000000000000000000010000000010000000000000000000000
000000001110000000000111100000011100000011110010000000
000001000000100000000100000000000000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 24
000010000000000111100110000001001000100001010000000000
000000000000000000100011101011011011000001010000000000
111000000000001000000011100011001010101100000000000000
100000000000001001000000001011101001001100000000000000
010000100001110111100010100000011000000011110110000000
010001000011010000100000000000010000000011110000100000
000000001000000000000000001111011101000110100000000000
000000000000000101000010111011111011001001000000000000
000000100000000101100110100011011011010100000000000000
000000001000000000100010001111001101011100000000000100
000001000000000000000111011000011000010000110000000000
000000100000000011000011010111001001100000110000000000
000010001100000000000111101011011111000000000000000000
000000000000000000000000000011001111001000000000100000
110000000000001101100010001011011110100000010000000000
100000000000000111000100001011101101111101010000000000

.logic_tile 4 24
000001001110011101000000011011111111010100000000000000
000000000000001011100010001101111001000110000000000000
111000001110000101000010110101111110001100110110000000
100000000000001101100110000101111110111100110010000101
110000101000001101100011100011111011111000110000000000
110001000110000001000100000001101101011000100000000000
000000000000010101100110110001101110011101010100100100
000000000000000101000011100111001000111010100001100010
000000000000001001100000000111111000010110110111000000
000000000000010011000000000000011010010110110001000000
000000000000000000000110100101111111000011110111000000
000000000000000000000110010111001000000111110000000010
000001000000100101000111000101101110011101010101000000
000000101011010001000000001101101001111010100010100000
000000000000001101000010101001001100010000100000000000
000000000000000101000010111011101100000001010010000000

.logic_tile 5 24
000000000010000111100111100001000000000000000100000010
000000000000100000000010100000000000000001000000000000
111010100000001011000011100101101000110011110000000000
100001000000001001100000001101011100100011010000000000
000010100000000001100110010111011000000001110000000000
000000001000000000000011101101001100000000100000000000
000000000000000111000011110111100000000000000100000000
000000001010000001000010110000000000000001000000000000
000100101100001011100110011101111010110110010000000000
000101000000001111100011101101011101110110100000000000
000010100000001000000000001011111000010100000000000101
000000000001010111000011010111001101010000100000000000
000010100000000000000000010000001000000100000100000000
000000000000001111000011100000010000000000000000100000
000001000001101001000000000101011101100100110000000000
000010100001111011100000001111011001011110110010000000

.ramt_tile 6 24
000000000001010000000011010101101110000000
000000100000000000000011010000000000000000
111000001000000111100111000101001100100000
100000000000001001100100000000000000000000
010000000000000001000000000001101110000000
010000000000000000000010010000100000000001
000001000000101111000000001111101100000000
000000101010001111100000000001100000000000
000000101000100000000010001011001110000000
000000000001000111000010010101100000000000
000000000001110000000000000111001100000000
000000000001010000000000001101100000000000
000000101001100000000111000111101110000000
000000000000000111000100001011000000000000
110010000000100011100011100001101100000100
110001000001011001000100001001000000000000

.logic_tile 7 24
000001000000010111000000010000001110110000000000000000
000010100000001001100011110000011111110000000000000000
111010000000001111100010111001001011101111010001000000
100010100000000111100111100011011011001011100000000000
010000000000000101000010001001011001010000100010100000
010000000001001101100000000001011101101000000000000001
000000001010000001100110010001111011000010100000000000
000000000000001111000110000111111000000001000000000000
000000001100001001100111001000001101110001010110000100
000000000000001001100000000111011010110010100000100000
000000000000001111100000011111011101000100000000000000
000100000000001011000010011001001010010100100000000000
000000100000001101100010001001001100010100000010000001
000001001000000001100010000001001010100000010000000000
000000000000000101100000000001101100010100000010000010
000000001011010000000000000001001010010000100000100100

.logic_tile 8 24
000000000001101011000111100001011100110110110100000000
000010100000010011000011111101011100111001010000000110
111000000001001111100000000001001111100001010000000000
100000000000001111000011101001011000100000000000000000
010000000110001101000111100101101100010000110000000000
010001001110000111000100000000101010010000110000000000
000100000000001000000111111001101110101000010000000000
000000000000000001000011000001111001000000010000000000
000000001010000001000110001111101011010111100000000000
000000000001000111100000001101101100000111010000000000
000000000100001000000111011101011000111110100100000000
000000000000000111000010111011101000110110100000000010
000000001010010001000111100001011100101111010110000010
000000000000000000100000000111011011011111000000000010
010000000000000000000010000111111101101111010010000000
100001000000000000000010101011111010111111100001000000

.logic_tile 9 24
000000000001011101100000010001000000111001110000100000
000000000000001111000011110111001101101001010010000000
111000000000100111000011000111011001010111100000000000
100000000000011001100000000111101101100111010010000000
010000000100000111100111100011001010110110110110000000
010000001010000111100111000001111011110110100000100000
000011000000001111000010000111101101100000000000000000
000000000000000001000100000101001110000000000000000010
000001000000001101100111101001101101000110100000000000
000010000000000101100011110101101111001111110000000000
000000000000000000000111101001011100101011110100000000
000000001111001101000011110001011011010011110000000011
000000000110000001000011101011001010111110110100000100
000000000100000011000000001101111000010110100000000010
010001000010001111000111101011101011010000100000000000
100000000000000011000010101111001010000000100000000001

.logic_tile 10 24
000010000000000011100011110101011001000010000000000000
000000000000001101100111110001001010000000000000000000
111000000111011101000111010111011101101101010101000100
100000000000110011000111101001011111001100000000000010
010000100001010011100010000111011000000001010000000000
110000000000100111000100000001010000000000000000000000
000001100000100101000011101011001110101011110110000100
000010000001010000100111000011011111100011110001000000
000000000000000011100000000111101101111000100100000000
000000000001010111100011101011101001010100100000100000
000010000000000111000010001111111010000001010000000000
000001000000000000100011111011000000101001010000000001
000000000000001011100111100001011011010111100000000001
000000001010000111100110000101011000001011100000000000
010010000000000001100000001101101000110000000100000000
100001000000000000100010011111111100111001010000100000

.logic_tile 11 24
000000000001010000000000001101011001110100010000000000
000000000000000000000010001001111011111100000000000000
111000101110001101000111001000011000111000100100000000
100000000001000001100011101011001110110100010010000000
010000000000010011100000010011011100000011100000000000
100000001010000000100011010000101101000011100000000000
000010000010000000000010001000000000000000000110000000
000001000000000000000011100001000000000010000001000000
000000000000100001000010010101101011111000110000000000
000000000000010001000111101001111101010000110000000000
000001000000100001000110010101011000100001010000000000
000010000000010000100010111101011100111001010000000000
000000000000000001100000000000011110111001000000000000
000000000000001111000010010111001100110110000010000001
110010101000000001000000000000011110101100010000000000
100011100101010101000000001111001011011100100000000000

.logic_tile 12 24
000010000001000001000111111001001011011101000000000000
000000101010100000100010101001011110010001110000000000
111000000000000111100000000111000001010000100000000100
100000000000001001100010100101001010000000000001100100
000000000001001000000110010000011100101111110100000000
000000001110101001000010011101011001011111110001000001
000010000000001001000011101011111010100000000000000000
000000001111010001000110100001101101010110100000000000
000000000000001101100011010101001001000010000000000000
000000000000000101000010100000111100000010000000000000
000011000000001111100111100011001111100010000000000000
000010000000000101100010000011111100000100010000000000
000000000001000001000010000101101011110010010000000000
000000000110100001100000000011101000011011000000000000
110000000000100101100000000000011011000111000000000000
100000000001011001000000000111011110001011000010100000

.logic_tile 13 24
000010100000000000000111100011011011011110100000000000
000000001010100000000000000111111010101111010000000000
111100000000000000000000000101011101101101010000000000
100000000000000000000010110011111100011101010001000000
110000000000001000000110001101101111101001000000000000
110001001100001111000000001011011111111111010000000001
000011100000011111100000000000011110110011110110000000
000010000001000001100010110000001100110011110000000000
000000000001010101000010110011101110111110100100000000
000000000000000001000010100000110000111110100000000000
000000001110100101000010110011111000111111010000000000
000000001101010001000010011001011101010110100000000000
000000100001000101100010000111000000110110110100000000
000001000110100101000110100000001100110110110000100001
000000000001000101000010100000001100111100110110000100
000000000000000000000000000000011010111100110000000000

.logic_tile 14 24
000010100001010000000000001111101010001001010000000000
000000001100001111000000001011001000000010100000000000
111011000000001000000000001000011110000001110000000000
100011100000001111000000001111001111000010110000000000
110000000000000000000000001000001110101000000000000000
110000000000001001000000000011010000010100000000000000
000001000000010000000110000111111010010100000010000000
000010100000000000000100000000010000010100000000000000
000000000000010101100000010011101011000011000000000000
000000000000000000000011011011101000000001000000000000
000001000110000000000010100001001101001000000000000000
000000001010000101000010100000011101001000000000000000
000000000000010111000010010111001100000010100100000001
000001000000100000100110100111100000101011110000000000
000000000000000101000000000000000000000110000000000000
000010100000000001000011110011001111001001000000000000

.logic_tile 15 24
000010100000001001100011110101111001011100100000000000
000001000000000111100010010111111100011100010000000000
111000001010000011100111111011011100101011100000000000
100000000000000000100011110001001001101001000001000000
110000000000001000000111100000001110010111110010000011
110000000000001001000110100001010000101011110010000101
000010100000100000000110011011011100101011110100000100
000001001100011101000111100101110000000010100000000010
000000000000001000000000010000000000000110000000000000
000100000000000001000010001001001101001001000001000000
000000000000010000000000001000001100101011000110000000
000000000000100001000010010101011011010111000001100010
000000000000000011100011111001001010101111010010000010
000000000000000000100010101101001011011101000000000101
000000000000000011100000000111111000101000000000000000
000000000000000000100000001101010000000000000000100000

.logic_tile 16 24
000000000000000011100010110011011011000001000000000000
000100000000001111000010011011011011010010100000000000
111000001100001000000010100000000000000000100110000000
100000000000001001000000000000001011000000000000000000
110000000000001001100000010001101000010000100010000000
110000000000001001100010001001111000010001110000000100
000000000000010000000110010011011011100000110000000000
000000100000100000000111011101011101000000110011100000
000000000000001101100000000111011111010010100000000000
000000000001010101100010001011001011000001000000000000
000101000000110011100111000011001011001000000000000000
000000100000000000000000001101001100000000000001000000
000000000000000000000010010001011111000001000000000000
000000000000000001000010011011011011010010100000000000
000001100011010000000110100001111110100000000000000000
000011100000100001000010010101011111000000000000000000

.logic_tile 17 24
000000000000000011100110011101111100010100110010000010
000000000000101111000011011101111010000000110001000001
000000000000001000000010101001011100000110000000000000
000000100000000001000010101001101011000010100000000000
000000000000001111100000000001011001000001000000000000
000000000000000011100010011001011110010110000000000000
000010000000100111000110011111011011101001000000000000
000001000111000111000110010101101001100000000000000000
000000000110001101100110101101011000001001000000000000
000000000000000101100000001011011111001010000000000000
000010000000010001100110001001001110000000010000000000
000001001110000001000111101001011100000001110000000000
000000000000000000000010001000011100000010100000000000
000000000000000000000000001001000000000001010000100000
000001000001010111000000000001101100000010000000000000
000000101000100000100000001001001101000000000001000000

.logic_tile 18 24
000000000000000000000111011111101110100000010000000000
000000000100000000000111011111101100101000000000000000
111000001000110101000111111111011001000000000000000000
100010000000100000100011011001111000000000010001000000
110000000000001101000010100000011011100011010000000000
010000000001010101000010011101001111010011100000000001
000000001110001000000000001111111110010000100000000000
000010000000001111000000001111101101101000000000000000
000000000001100000000010011001001010000010100000000001
000000000001010001000011011111111001000110000000000000
000000000000000000000000000111101100000111000000000000
000010100100000000000000000111101001000001000000000000
000000000000000000000010000000000000000000100101000000
000000000000000001000100000000001010000000000000000010
000010000000000011100110000000000000000000100100000000
000000000000000000000111100000001010000000000001000000

.ramt_tile 19 24
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 24
000000000111010000000010100001101001000010000000000000
000000000000101101000100000001111000000000000000000000
111000000000000101000010100000011010000100000100000000
100010000000001101100100000000000000000000000001000000
010000000000000000000111100101100000000000000100000000
110000000000001101000000000000100000000001000001000000
000001000010001111000000000111100000101111010000000000
000000100000100011000011100111101010001001000000000000
000000000000000011100000000000011010000100000100000000
000000000000000000100000000000000000000000000001000000
000000000000000000000000000000011110000100000110000000
000001000000000111000000000000000000000000000000000000
000000000000101000000000001111011000101011110000000000
000000000001010111000000000011000000000010100000000000
000000000000000001000011100000000000000000000100000000
000000000000000000000000000011000000000010000000000100

.logic_tile 21 24
000000000000001000000111111001101010000000000000000000
000000000000000101000011101101001011100000000000000000
111001100000100101000110001101111010000100000000000001
100010100001010000000000000001101010000000000000000000
010000000000000111100011000101101111100000000000000000
010000000000000101000000000001001100000000000001000000
000001000000001001100010101000000000000000000100000000
000000000000000111000011101101000000000010000010000000
000000000000000000000000000001101111100000000000000000
000000000000000000000000000000111111100000000000000000
000000000000001000000000001111101010000000010000000000
000000101000000001000000000111111111000000000000000000
000001001110001000000000010000000000000000000000000000
000000000000010001000011100000000000000000000000000000
000001000000001111000011101101011110010000000000000000
000000100000000011000100000111001001000000000000000000

.logic_tile 22 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000

.logic_tile 23 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 25
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 25
000000000000100000000010100011100000000000001000000000
000000000001010000000000000000100000000000000000001000
111000000000000101000010100011111111110011001100000000
100000000000000000000000000000011000001100110000000000
000000000000100000000000000001101001110011001100000000
000000001001010000000000000000101100001100110000000000
000000000000000000000000000011101001110011001100000000
000000000000000101000000000000001010001100110000000000
000001001110000000000110100001001001110011001100000000
000000100000000000000000000000101100001100110000000000
000000000000000001000110100011101000110011001100000000
000000000000000001000000000000001111001100110000000000
000000000000100101100000010011101000110011001100000000
000000000001000000000010100000001110001100110000000000
110000000000000101100110100011101000110011001100000000
110000000000000000000000000000001101001100110000000000

.logic_tile 2 25
000000101110100000000000000000000000000000000000000000
000000001011000000000000000000000000000000000000000000
111000000000000101100110110000011000000011110000000000
100000000000001101000010100000010000000011110000000000
000000000000100000000000000000011000000011110000000000
000001000001000000000000000000000000000011110000000000
000000000000000001100110011000000000010110100000000000
000000000000000000000010001001000000101001010000000000
000000000000010000000000000001111001100000000000000000
000000000000001101000000000011011001000000000000000000
000000000000000000000000001000011001100000000000000000
000000000000000000000000000111001111010000000000000101
000000100000100000000000001000000000000000000100000000
000000001001000000000000001101000000000010000000000000
010000000000001000000000010000000001001111000000000000
110000000000000001000010010000001011001111000000000000

.logic_tile 3 25
000000100001000001100111000000000000000000000000000000
000001000000001111100010000000000000000000000000000000
111000000000001111000000001101111101110110100000000000
100000000000001001100000001011001111111101010010000000
010000000000010000000011100001001011100001010000000000
110000000000000000000011101001011000010000000000000000
000000000000000111000000000000000000000000000000000000
000000000100000000000011100000000000000000000000000000
000010000000000000000000010001101001101000110000000000
000000000010000000000010000000011010101000110000000000
000000000000001000000011100000000000000000000000000000
000000000000000001000100000000000000000000000000000000
000000001100000000000000000101100000101111010111000000
000000000000000000000000001011101000001111000001100000
000000000000000000000000010000000000000000000000000000
000000001110000000000010100000000000000000000000000000

.logic_tile 4 25
000001000000010011100110010000000000000000000000000000
000000100000000000100010000000000000000000000000000000
111000000000000000000111010011111001010100100000000000
100000000000000101000110101011001010000100000000000000
010010100000000101000000000111100000011111100000000000
010000001010000000000000001011101110101001010000000000
000000000000001000000000010000000001010000100110100001
000000000000000001000010001001001011100000010011100111
000000000000000000000011011111011000101000000000000000
000000000000000000000011110011111010111001110000000000
000000000000001000000000010101011100010100000000000000
000000000000001101000010100001001111011000000000000000
000000000000100011100000011000000000000000000111000001
000000000011010000000011001011000000000010000011100111
110000000000000000000000000001111100010100000000000000
100000000000000000000010010001101111100100000000000000

.logic_tile 5 25
000001001110001101000010100001101110000100000010000000
000000100000000111100110110101011110010100100000000000
111000100000000111100011100101111101110101110000000000
100000000000000000100110111001001100100101010000000000
110000000000000111000110100011000001010000100011100001
010000000000000000000010100000101101010000100010000110
000010000000001011100000011000011110110001010100100000
000001000000000111000010100101011011110010100001000001
000000001010111000000111000001111100111010100010000000
000000100000011111000110000011101001111001010000000000
000000000000001001000000011001011110101011110000000000
000000000000001101000010000011001000010001110000000000
000010001011000011100000000101100000010110100000000000
000000100001110000000010001101100000000000000000100000
000000000001010001000010111001111011101100100000000000
000000000000100000100110110011101111011110110000000000

.ramb_tile 6 25
000100001000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001100000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000001000000000000000000000000000000
000000100001000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 25
000000000000000000000000000000000000000000000100000100
000000000100000000000000001111000000000010000000000000
111000000000000011100111101000000000000000000100100000
100000000000001111000000001111000000000010000000000000
000000000010001011100000001000011000011100000000000000
000000000100000011000000000001001101101100000000000000
000000001011110111100000010101111111000110100000000000
000000000000011111000011100101001001001111110000000000
000010001011010000000110000011011010001001010000000000
000010101110000001000010000000111100001001010000000000
000000000001010000000000000001101011000110100000000000
000000000000100001000000001111001110001111110000000000
000000001000000001000110100111011010010111100000000000
000000000000100011000011000111001010000111010000000000
000000000000000101100000010000011100000100000100000000
000000100000000001000010100000000000000000000000000000

.logic_tile 8 25
000000000000001011100111100101000000000000000110000000
000000000001010001100100000000000000000001001000000000
111000001011001111100111100001111111000000000000000000
100000000000100101000000000001001001001001010000000000
110010100000000001000010001101001110011111110000000000
010001001010101001000110101111101011101001010000000000
000000000000001000000110001111011011101011110010000000
000000000010100111000011110101011110110111110000000000
000010100000000111000000000111001000101100000000000000
000000000001010000000010010001111111001100000000000000
000000000000001000000110110000011110000100000100000000
000000000001011111000011110000000000000000001010000000
000000000000101111100110000011111010111110110001000001
000000000001001101100111110101111110111110100000000000
110000000001001111100010000011111101010111100000000000
100001000000001101000100000011011000001011100000000000

.logic_tile 9 25
000000000001100101100111001011111011101111000110000010
000000000001110000000111100001001001111111000000000000
111000000000001101100011010000011100001100000000000100
100000001100001111000011100000011010001100000000000000
010000100000001001100000010111011111000010000000000100
010001000000000101000011100101011010000000000000000000
000001100000001001100111100011001100001111110000000000
000010001001000111000010000001101101000110100010000000
000100000000000101100110110111101000010111110000000000
000000001110001001000111100011011110001011100010000000
000000000000010111100000010000011111001100000000000010
000000000000000000100010100000001011001100000000000000
000001000000000001000000000011011000000001010000000000
000010001110000111000000000000000000000001010000000010
010000000000000101100111000111111011010111100000000000
100000000000000111000111101101111001000111010000000000

.logic_tile 10 25
000001001100001111100000000101000000101001010100000100
000010000000000001000010010001100000000000000000000000
111001000000100001100000010011001010101000000100000000
100010101111000000000011000000100000101000000000000000
010000000000000001100111010101011010101000010000000000
010000000000001111000111001111011110000100000001000000
000000000000001000000000011011001010010111100000000000
000000000010001111000011101011011111000111010000000000
000000000000101001000111111011011010101001000000000000
000000001000011011000011101111001110100000000000000000
000001000110100000000111011001100000101001010100000000
000010101010010000000110000001100000000000000000000000
000000000000001001000111101111000000101001010100000000
000010100110001111100011001011000000000000000000000010
110000001010000000000011100111101110100001010010000000
100000000110000000000100001011101000010000000000000000

.logic_tile 11 25
000000000000001011100000010111111001111000100100100000
000100001110000001100011100000001111111000100000000000
111001100000011101000010000000011110110100010100000000
100000000001000101000100001111001010111000100001000000
010000000000000101100000010011111000111000100000000000
100000000000000101000011000000111001111000100000000000
000000000000001111100000011011001010000110100000000000
000000000000000111000010000011101011001111110000000000
000000001000000111000000000011111000101000000000000000
000000000110000000000011111001110000111110100000000000
000000000000000111100011100111011001111101000000000000
000000000001010000100000000000001010111101000000000010
000001000000000001100110111001001100101000010000000000
000000100100100000000010000101001111000000010000000000
110010000000001001100110001001000001110000110000000000
100010100000000001000000000101001011111001110010000001

.logic_tile 12 25
000000000000011101000110100111101110101001000000000000
000000000000000101100011110111101011001001000000000000
111000001000001101000000000011001000101001000000000000
100010000000001111000010100111011100001001000000000000
000000000000000101100010001101011001101111110000000000
000000000000000101000010111101001001111111110000000100
000001000100000111000010111101100000111111110100000000
000000000000000000000111010011001000101111010001000000
000000100110001001000110000001011100111111100100000100
000000000000000111000000000000111111111111100000000000
000010101110010111100110100001101010110100010000000000
000000000000000000100000000000001011110100010000000011
000000101110000111000111100111011010110000100000000001
000000000000001001000100001101011100100000010000000000
110011100000000000000000000001011000101001010000000000
100010000000000000000010001011000000010101010000000010

.logic_tile 13 25
000000000001010111000111010001011001001110100100100000
000100000000000000100011110000001000001110100000000001
111011000110000111100000000111101101110000100000000000
100011000000001111100011101001001011100000010000000000
010000000001010000000111100001111110101011110100100000
010000000000000000000011111101000000000010100000000100
000000000000000000000000000000011100010000000000000000
000000000001001101000011101101001110100000000000000000
000000100000000101000010000111001100100000000110000000
000001000000000001000010100000101111100000000000100000
000000000000000101000000000011100000000000000110000001
000000000000000001000011110000100000000001000011100001
000000000000001000000110000101111100010000000000000000
000000000000000111000011100000001101010000000000000000
000000000000000001000000000111111000101100000000000000
000000000000001111000000001011011001001100000000000000

.logic_tile 14 25
000000000000000111000010111011101101010110100000100000
000000001000001101100110011101101010101001000000000000
111000000000100001000000001011111111010100000000000000
100000001101001111100000001101011000110100000000000000
110000000000001111100011100111111100000001000000000000
010000000100000111010110110111001000010110000000000000
000000001111111101000010110111111000000011000000000000
000000000001111001100010011111101001000010000000000000
000010100000000101000010110000011011000000110000000000
000000001010000000000011100000011010000000110010000000
000000000000000111000010000111001010000001000000000000
000000000000000101100000001101101010000001010000000000
000010100000000101100110100001000000010110100110000100
000001000010000000000010101101001001011001100000000000
000000000000001101100111000000011111010110000000000000
000000000000000101000000001011001010101001000000000000

.logic_tile 15 25
000000100001000000000000010000011011100000110000000000
000001000110100000000011111011011000010000110010000000
000010001110001101000010110011111110001000000000000000
000001000000000001100110011011101111000000000000000000
000000000000010111100111001111001101001001010010000000
000000000000000000100110100101001011101001010000000000
000000000110001001100110001111101011000011110000000000
000000000000001001100110101101001000000011100000000000
000000000000000101000010111111111010010000100010000100
000000001100000000100010101001101001010001110010000001
000000000000000101000000000101111010101000000000000000
000010100000010000000010100011010000000000000010000000
000000000000001101000110110101011100010001110000000000
000001000000010101000010101111101011101001110000000000
000000000100100101000010101111101110000010110000000000
000000001111010000100110001001101100000001010000000000

.logic_tile 16 25
000000000001111000000010110000001011001000000000100000
000000000001011001000111010001011011000100000000000000
000010101110001000000111101000001100100010110000000000
000000001110011011000010111101001100010001110000000000
000010100000000001100000000111101011110110010010000000
000000000000000101100010100101101111110110100010000101
000000000000100000000010000001000000000110000000000000
000000000001010000000110000000001011000110000000000001
000010000000100011100000001111011010001000000000000000
000000000001000101100011000001111101000110100000000000
000001000000110000000000001000001000101110000000000000
000000100000000000000000001101011110011101000000000000
000000000000001000000000011101001000000100000010000000
000000000000000101000011011001111000000000000000000000
000000000000000000000010000001000001001001000000000000
000000001000000000000010011101001001000000000000100000

.logic_tile 17 25
000000000000001111000010101101011000010010100100100001
000000100000001111000010101101101000100010110000100001
111000000100100101100011111011111111000110000000000000
100001000000000000000011011101111100000010100000000000
000000000000000000000110100011111001111010100010000000
000000000000000101000010111001111010110110100011000000
000000001101000001100010111000000000000110000010000000
000000000001000101100111000101001001001001000001000000
000001000000000001000011000011001110100001010000000000
000000001000000001000000001111111011100010110000000000
000000000000000111000010000011011101010100000000000000
000000000000000000100110000001011011011000000000000000
000000000000010000000111110101000001010000100010000100
000001000000000000000010000000001110010000100000000000
000000000000000101000110101001111100000100000000000000
000000100111010000100100001101111100011100000000000000

.logic_tile 18 25
000000001110000000000010110000000000000000000000000000
000000000000100101000011110000000000000000000000000000
000010000000000011100011110111101011000110100000000000
000000000000000000100011110011111010001111110001000000
000010000001001000000111100000001000000010100000000000
000000000100000101000100000001010000000001010001000000
000000000000001101000011110111011011000110000000000001
000000000001000101100010101111011011000010000010000000
000000000000000101000000000001111111101110000000000100
000000000000000000100000000000111001101110000000000001
000010101000000000000000010001011100000010000000000000
000000000110000000000011000111111010000000000000000000
000000100000000101000000000000000000000000000000000000
000000000000001101100011110000000000000000000000000000
000000100000110000000011111101100001110110110000000000
000000000100000000000110011001001000010000100000000000

.ramb_tile 19 25
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000001000000000000000000000000000000
000000000010010000000000000000000000000000
000000000001100000000000000000000000000000
000001000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 25
000000000000001000000110010101011000111110100100000000
000000000000001111000010001101010000111100000000000100
111000000000001000000010100000011010100011010000000000
100000000000001011000110101111011101010011100000000000
000000001000000001100010100000001001100010110000000000
000000000000001101000000000111011000010001110000000000
000000000000101000000110000000001001110010110100000000
000000001001001111000000000101011001110001110000000010
000000000000000000000111000011101011101011000110000000
000010100001000000000000000000001101101011000000000100
000000000100001001000000010000011001110010110110000001
000000000100000001000010000101011001110001110001000000
000000000000000111000000000011011011101110000000000000
000000000000000000100010000000101100101110000000000000
000000000000000000000000000001001010101011110100000000
000001000000100000000000000101000000000001010010100000

.logic_tile 21 25
000000000000000101000110001001111101001011100100000001
000000000000000000100000000011011010000111110001000000
111000000000000111100000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000
000000000000000111100111100101111111110010100000000000
000000000000000000100100000000001011110010100000000000
000001000001101001100011100011000001000000000000000000
000000000001010001000100001011001110001001000000000000
000000000110001000000010101001000000001001000110000000
000000000000000001000100000011001011111111110001000000
000000000000000000000110000111001010010100000000000000
000000001010001101000000001001100000101001010000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000001100000101000000000000011001011110110000000000000
000011100001000111000000000000001110110110000000000000

.logic_tile 22 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 23 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 25
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010001000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 26
000000100000000000000000010011101000110011001100000000
000000000000000000000010000000101111001100110000010000
111000000000000000000000010011101000110011001100000000
100000000000000000000010000000001101001100110000000001
000000000000000000000110000011001000001100111100000000
000000000000000000000000000000101001110011000000000001
000000000000000001100000000101001000001100111100000000
000000000000000000100000000000101101110011000000000000
000000010000000000000111100111101000001100111100000000
000000010000000000000100000000001111110011000000000000
000000010000001000000110100111001001110011001100000100
000000010000000011000000000000101111001100110000000000
000000010010000000000111100011001001001100111100000000
000000010000000000000100000000101001110011000000000000
010000010000001000000110010111101000001100111100000000
110000010100000001000010100000101101110011000000000000

.logic_tile 2 26
000000100000001000000110000111011101000010000000000000
000000001000000001000000001011001101000000000000000000
000000000000000011100110110111000000101001010000100100
000000000000001111000010101111000000000000000000100000
000000000010001000000110100001101011100000000000000000
000000000000000101000010000001011111000000000000000000
000000000000001101100000001101011001000010000000000000
000000000000000101000010101001111010000000000000000000
000000010001000101000000001011101001100000000000000000
000001010010001101100010000001111110000000000000000000
000001010000000101100111001011001110000000000000000000
000010010000000000000110011101011100000010000000000000
000001010000001101000010110000000001001111000000000000
000010110000000101000110000000001010001111000000000000
000000010000000001100010100000000000010110100000000000
000000010000000000000000000101000000101001010000000000

.logic_tile 3 26
000000001100000001100000010101011100101000000100000000
000000000000000000000010000000100000101000000000100000
111000000000000000000000000101101111000000000100000000
100000000000000000000000001101011101010000000000000000
110000000000000000000000000011101011100000000100100000
010000000000000000000011111111111100000000000000000000
000000000000000001000000000111011101000000000100000100
000000000000000000000010011101101101000100000001000100
000001010000000011100000010001001101000010000000000000
000011110000000000000011101001001111000000000000000000
000000010000001001000111000111011011000000000100000000
000000010000000111100000001101101101000000100000000000
000001010000000000000011101011111010000000000100000000
000010110000000000000000000011111111010000000000000000
110000010000000000000011101011101111010000000100000000
100000010000000000000000001011011011000000000000000000

.logic_tile 4 26
000100000000000101100010100011100000101111010100000000
000100000000000000000100000000001110101111010010000001
111000001010000011100110110111001010101000010000000000
100000000000000000100010101011111100100001010000000000
000000000000000000000110000001111001111101110100000000
000000000000100000000100000000011010111101110000000100
000000000000011101100011100101001100110110100000000000
000000000000100001000100001011111111111100000000000000
000010110000000011100010011000000000000000000100000000
000000010000000111000011001101000000000010000000000110
000000010000000001000000000001101100111101110110000000
000000011110000000000000000000101000111101110001000000
000000011100000001100110000001111001000010000000000000
000000010000000000000010110011101001000000000000000100
000000010000000000000000000000000001000110000010000011
000000010000000000000000001001001010001001000010100000

.logic_tile 5 26
000000000000000111100000000101101101101011110000000000
000000000000000101100011100111001111001011100000000010
111000000000001000000000011001101011110011110000000000
100000000000001111000011100011001010010011100000000000
110000000000000111000000000001011010110110100000000000
010000001000001111000010000011001110110101010000000000
000000000000001101000000011001001111111111100000000000
000000000000000101100010110101001011010110000000000000
000001010000001001000000001101001111000110100000000000
000010110000000011100010000011101110001111110000000000
000000010000000111000011100001000000000000000101000000
000000010000001001000100000000100000000001001010000000
000000010000000111000000000101111100110111110000000000
000000010000001001000000001001011110100001010000000000
110000010000001001100111100001111011010000100000000000
100000010000000001000100000101101110000000010000000000

.ramt_tile 6 26
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000001010000000000000000000000000000
000000001001010000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000110000100000000000000000000000000000
000000010001000000000000000000000000000000
000010111000000000000000000000000000000000
000000010000000000000000000000000000000000
000010010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000011010000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 26
000100001000000000000010010011111001100001010000000000
000100000000100000000010001011011001000010100001000000
111000000000001011100110011111111001101100000000000000
100000000001011111000011001011101011001100000000000000
000010000000000000000111000101101111100001010000000000
000001000001011101000100001111001111000001010000000000
000010100000001101000111001101011111100000000000000000
000000000000001111000110100101111000010110100000000000
000000010000000101100110011101101101100000000010000000
000000010000100000100011010101001111101001010000000000
000000011010000111000011001001011110010000100010000000
000000010000000001000000000011101010000000100000000000
000000010000001000000110110000001110000100000110000000
000000011000000011000110100000010000000000000000000000
000000010000000011000011100011111010000001000000000000
000000010000000000000100001001011101000110000000000000

.logic_tile 8 26
000000000000000101000011111011101100010111100000000000
000000000010000000110011001011101010000111010000000000
111000001010001011100000000101100000000000000110000000
100000000000000001100000000000000000000001001000000000
110000000000001001110000001111011110101111010000000000
010001000000000001000010100001011100111111100000100100
000000000111000011100010010111011010101000010000000000
000010000001000000000110001001011101001000000000000000
000010010000001111000011101001001100100000010000000000
000000011000000101000111001101111001100000100000000000
000000010110000000000011101011111111010110000000000000
000000010000001001000011110001011011111111010000000000
000000011000001011100000011001001111001011000000000000
000000010000100111100010010111011101000011000000000000
110000010000000101100011110011111010000000010000000000
100000110000000000100010110101001011010000100010000000

.logic_tile 9 26
000000000000001001100110100111001100010111100000000000
000000000001010111100011111001001000000111010000000000
111010000000000101000000011111101011010111100000000000
100001000000000000100010001111011100001011100000000000
010010000000000101000010100001011100000010000000100000
100000000000001101100100001101011010000000000000000000
000000000000000101100000000001100000000000000101100000
000000000000000000000000000000100000000001000000000000
000000011101000011100111001011001010110000100001000000
000000010000001001000000000101101110010000100000000000
000000011110000111000111001000011110000001010000000000
000000010100000000100100000001010000000010100000000110
000011111010101001100000000001001110101001010010000000
000010010110011011000010010001110000101011110000000100
110000010000000111000011110011000000000000000100000100
100000011000000000000111010000000000000001000000000010

.logic_tile 10 26
000000000000000111100011100101011010111110110000000001
000000001000001001100110010101101111111001110001000000
111000001100101111000000001001011001010111100000000000
100000000001011111000011101111001100000111010000000000
010010001010000001100010001001001100101111010100000000
110001000001000101000010001011011001101111000000100000
000000001010000011000010000101111111010111100000000000
000000000000001111000000000011101000001011100000000000
000000010000000011000111111111001000101011110100000001
000001010010001111000011101001111100000111110000100000
000000011110000001000010100111011010000001010000000000
000000110000000001100111100000000000000001010000100000
000100010000000101000110100111001100010111100000000000
000101010000010001100010011011001110001011100000000000
010001010000000001000011100111111101111111000000000000
100010110000000000000010110101101101101001000000100000

.logic_tile 11 26
000000001000000000000000001111100000101001010100000000
000000000000000111000010000001101111100110010011000000
111000000000000011100010100001000001001001000010000000
100000000001001111000000001011001011010110100000000000
010000001000001000000010000001100000000000000100000000
100000001100001001000110010000100000000001000001000010
000000000000001001100011111011111011111000000000000000
000000000000001111000011110111011100100000000000000000
000001010001001000000110011101000001100000010110000000
000000110000100011000111101011101010111001110000000000
000001010000100101100000011101011110111100010000000000
000010010000010001000010100101101111101100000000000000
000000010000000000000110110000000000000000100100000000
000001010001010000000011010000001001000000000011000000
110000011000101011000000011011001100001000000000000000
100000010001010011000010110001011010000110000000000000

.logic_tile 12 26
000011000000000001100000001111000000101001010010000000
000000001100000000100000000011101100011001100001000000
111001000000000001100110111101000001010110100000000000
100000100000000111000111111111101010001001000000000000
000000000000000101000111001001001101111111010100000000
000000000000000000000100001001011111101111010000000100
000000001110001000000111001111000001101001010000000000
000010000001010111000010001011001011011001100000000000
000000010000000101100010001001100001101001010010000000
000000010000000001000100001011001000100110010000000010
000000011010000111000010001101101011111111010100000000
000000010000000101100011100011101001111111000000000000
000000010000000101100000000101111100111000100000000000
000000010000000000100010100000111110111000100000000000
110000010000000000000011110011101100000001100000000000
100000010001000000000111110011001111111110010000000000

.logic_tile 13 26
000000000000000000000010101001101100010110100000100000
000000000100000000000100001011100000101000000000000000
111000000000000011100110110001111011000010110100000000
100000000000001111100111011101111011000000011001000010
010001000001011111100010011101001101001110000101100110
110000100000001111100111101001111011000100000000000000
000011101010010001000010001111011100010111100000000000
000011100000100000000110111111101010000111010001000000
000000010000000011100010100111011100100000000000000101
000000010010001111100000000101011110000000000000000000
000000010000000000000110110101111000010000100110000000
000000011000000111000010001001111011010100100000100010
000000011010001101100110101000011111101000010000000000
000000010000000111000100000001011111010100100000000000
110000010001010000000010000011011011110001010000000000
100000010000000000000111100000001000110001010000000010

.logic_tile 14 26
000010000001001111100010001000011000000110100000000000
000000000000101111000000000001011010001001010000000000
111000000000101001100110010001101100000010000000000000
100000000000011001100011100000101011000010000000000001
110000000000000001100111100011111001101000010000000000
110000000110000000000110000101011000100000010000000000
000000000000000001100010000111111010101000000000000000
000000000000000000000011110000000000101000000000000101
000010110000001000000000000001101110010110000000000000
000001010000000011000000000001011011010110100000000000
000001010000000101000011100000000000001001000010000000
000010110000000000000100001001001000000110000010100101
000000010000000001000111111111011011110000000100100000
000000010000001111000110101101011111110110100001000100
000001010000000101100011101111000000010110100000000001
000000110000000000000000001011000000000000000000000000

.logic_tile 15 26
000000000000000000000000011011111001000001000000100000
000000000000000101000010010101011000000000000010000000
000010000000010101000010110111101110000010100000000000
000001000000000101100110010000100000000010100000000000
000000000000000000000000000001101100000011000000000000
000000000000000000000000000001001100000010000000000000
000001000000000101000110001001001100000000000000000000
000000100100001101100110110011100000010100000000000000
000010010000010101000110100001101100000010110000000000
000000011000000101000000000000001000000010110000000000
000000010000100101000110111011111000000000010000000000
000000011010010000000010101011101101000000000000000000
000000010001010101100000001101111011001011000000000000
000001010000000000000000001001011011001001000000000000
000000010000010000000110000011111000000000010000000000
000000011100100000000000000000101101000000010000000100

.logic_tile 16 26
000000000001001001100111110001101010100000000010000000
000000000000100011100010010001011001000000000000000000
000000000000000111000110000000001111001100000000000000
000000001110000101000100000000011101001100000000000100
000000000001000001000010100001101110000110100000000000
000000000000000000000010100011001011101001010000000000
000000001011011001100010000011011000101111010010000001
000000000001000111100110010001101001101110000010100100
000000110000000011100000001101111010110110010000000000
000001010000000101100010000101101101110110100011000001
000000011000000011100110001000001111000100000010000000
000000010010000000100000001111011101001000000000000101
000000010000000000000110001001111100110110010000000100
000000010000001101000000001101101101111001010001000011
000000010000101000000000011101001100111010100000000100
000010110001001101000010000111011100110110100001100110

.logic_tile 17 26
000000000000000101000000011101011010000111010100100000
000000000000000000100010101011101110000110100010000000
111000000001101111000000000000011110110000000000000000
100000000001110011000000000000001100110000000011000000
000000000000000001000111011011111110000000000000000000
000000001010000000000110000011000000101000000000000000
000000000110000000000110001011101011000011110000000000
000000000000001101000100000011001110000011010000000000
000001011010010101000000010000011000001000000000000000
000000010000000111100010010011001101000100000010000000
000001010000000101000000010001101010110010100000000001
000000110001011101000011100000011111110010100000000000
000000010000100001100000011011111111010110100000000000
000000010001000000100011011101001100100001010000000000
000000010000000101000000000001000000001001000000000000
000000010000000101100000000000101000001001000000000000

.logic_tile 18 26
000000000001000000000110111000001010101000000010000000
000000000001000000000011011111000000010100000000000000
111000000000000000000111011111101000101010100000000000
100000000000000000000010101001010000101001010001000000
000000001110000000000000000011001010110110000000000000
000000000000001111000010100000111001110110000000000001
000001100000000111000000000000000000000000000000000000
000010000000000000000011110000000000000000000000000000
000000110000001000000010000101101000111101010100100000
000000010110000001000100000011111111111101110000000110
000000010000010000000000001001100000111111110100000001
000010110010000000000000001111100000101001010001000010
000000010000010000000010100111001011010111110000000000
000000010000001101000100001111001010000111110000000000
000001010000100011100010010000000000000000000000000000
000000010001000000100010000000000000000000000000000000

.ramt_tile 19 26
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000110000000000000000000000000000000000

.logic_tile 20 26
000000000000001001000111101000011110101000000000000000
000000000000000011100000000111000000010100000000000000
111000001110000011000000011101111010111100010100100000
100010000000001101100011010101101110111100000011000000
000000000000000000000000010111100001101001010110000000
000000000000000000000010000011101111111001110001000000
000000100000100001100111011101101100101101010000000000
000000000000011101000111010011111101101110000000000000
000000010000001001100111101111011000000100000010000100
000000010000001111000111111011101110000000000000000100
000000010100001011100000011001001110000000100000000000
000000010000000011000011001101011100000010110000000000
000000010000100001000110100001001011010100100000000000
000000010000011001000010011111111001001000000000000000
000000010001001001000111110011111000101000000010000000
000000010000010001100010000001000000000000000000000000

.logic_tile 21 26
000000000000000000000110101111111100010100000000000000
000000000000000000000010101101010000101001010000000000
111000000000000000000000000001001101100010010000000000
100000000000001101000000001001101010110010010000000000
000000000000000000000000001111011010010110100100000001
000000000000000000000000000101001101011101010001000010
000000100000001001100110000000001100110000000000000000
000001000000000101000000000000001001110000000000000000
000000010000000000000000000000000000000000000000000000
000000011100001101000010010000000000000000000000000000
000000010000000001000111000111000001110110110000000000
000000010000100000000000001111001101100000010000000000
000000010000001111100000011000011100110110000000000000
000000010000000001100010000001001110111001000000000000
000000010000000000000000000000001110000001000000000000
000000010000101111000000001111001001000010000000000000

.logic_tile 22 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000

.logic_tile 23 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp3_tile 25 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 27
000000000000000000000000000111101000001100111100000000
000000001000000000000000000000001100110011000000010000
111000000000000000000000000111001000001100111100000000
100000000000000000000000000000001100110011000000000000
000000000000000000000010100101001000110011001100000000
000000000000101101000100000000001110001100110000000000
000000000000000000000000000111001001001100111100000000
000000000000001101000010110000101110110011000000000000
000000110000001001100000000111101000110011001100000000
000000010000000001000000000000001011001100110000000000
000000010000000000000110000111001001110011001100000000
000000010000000000000000000000001010001100110000000000
000000010000000001000110000101101000110011001100000000
000000010010000000100000000000101110001100110000000000
110000010000000111100000000111001001001100110100000000
110000010000001001100000000000001101110011000000000000

.logic_tile 2 27
000100000000000000000000000000000000000000001000000000
000100000000000000000000000000001111000000000000001000
111000000000001001100110000111001110001100111100000000
100000000000000001000000000000011100110011000000000000
000000000000000000000110000111101000001100111100000000
000000000010000000000000000000001101110011000000000000
000000000000000000000000000101001001001100111100000000
000000000000000000000000000000101110110011000000000000
000000010000100001100000010111101001001100111100000000
000000010001010000000010000000001000110011000000000000
000000010000000000000000000111001001001100111100000000
000000010001000111000000000000001000110011000000000000
000000010000000111000010000111101000001100111110000000
000000010000000000000100000000101110110011000000000000
110000010000000000000000010011101001001100111100000000
000000010000000111000010000000001001110011000000000000

.logic_tile 3 27
000000000000000101100110001001101101000010000000000000
000000000000000000000011101101001000000000000000000100
111000000000001101100000011001111101100000000000000000
100000001010000101000010011101101101000000000000000000
110000000000000000000110110111101000000010100010100101
010001000000000000000010100000010000000010100000100000
000000000000000101000110101001001110100000000100000000
000000000000000101100011111111101111000000000000000000
000000011110000111100010010001001010000010000000000100
000000010000001001100111001101011111000000000000000000
000000010000001101100010010011111111000010000000000000
000000010000000011000110101001111100000000000000000000
000000010001001011100011100111001100100000000110000000
000000010000000101000010011001111100000000000000000000
110000010000000001100110101101111110100000000000000000
100000010000001111000010000101001110000000000000000000

.logic_tile 4 27
000000101110000001000000011101011001000010000000000000
000001000000001111000011110101111001000000000000000000
111000000000000000000010111101111010000010000000100100
100000000000001101000110101101011011000000000000100010
010000000000000001000010100000000000001001000100000000
010000000000000000100110111011001011000110000001000000
000000000000000101000110010001011110111100010100000000
000000000000000000100010000001011101111110100000000000
000000011100000000000111000001000000001001000100000000
000000010000000000000110010000001011001001000001000000
000000010000000000000000000000011000110000000100000000
000000010000000000000000000000001000110000000000100000
000000010001001000000000010111001110100000000100000000
000000010000100011000011010000011010100000000000000000
000000010000001000000010000000001011100000000100000000
000000010000001011000000000111001110010000000010000000

.logic_tile 5 27
000000000000000000000000000011011011001001010000000000
000010001000100000000000000000111010001001010001000000
111000000000000001000111000000000001000000100100000000
100000000000000000100011110000001111000000001001000000
110000000000101001000011100101111001101001000000000000
110000000001001111100000001101011011000110000010000000
000000000000000001100010101111001011000110100000000000
000000000000000001000010000001001101001111110000000000
000100010000000000000110000000000000000000000000000000
000100010000000000000000000000000000000000000000000000
000000010000000001000110100000000001100000010010000011
000000010000000000000100000101001100010000100010100000
000000010000100001100010000000000000000000000000000000
000000010001010000000100000000000000000000000000000000
110000010000000000000000010101111000000001010010000000
100000010000000000000010110000010000000001010001000000

.ramb_tile 6 27
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000011100000000000000000000000000000000
000000010000100000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000110000000000000000000000000000000000
000001011000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 27
000000000110010101000111011001111010000001010000000000
000000000000100000000110000001000000010110100000000000
111000000000000111000011110011111111101100000000000000
100000000000001101100011111111011110001100000000000000
000000000000101001100000000001001011010100000000000000
000000000010010111000010111011011011000100000000000000
000000000000000001000111010000011110000100000100100000
000000000000000001100011110000000000000000000000000000
000000010001010011100000011111101100000110100000000000
000000010001100001000011101011101100001111110000000000
000000010000001000000000010000001110000100000110000000
000000010000000011000011010000010000000000000000000001
000000011000000000000110111101111000101100000000000000
000000010000000000000010110101111001001100000001000000
000000010000001101100011110101011000010000100000000000
000000010000000001000111001001011010000000100010000000

.logic_tile 8 27
000001001000001000000000011101001101101111010000000000
000010000000000011000011111111101001111111010001000010
111000000000000000000110000011111100000010000000100000
100010100000001001000011110000011010000010000010000010
110000000000000000000111110111001111101001000000000000
010010100000101001000010001001101110100000000000000000
000000000000101101000000011000000001011111100010000000
000000000000011111100011101001001011101111010000000000
000000011100000011100011000011111111010111100000000000
000000010000000000100110001111011010000111010000000000
000000010000000001000000001111011001111110110010000000
000000010000001001100010010111001010111001110000100000
000000010000000011000111010000000000000000000100000000
000000010000000111100111000001000000000010001000000000
110000010000001111100011010001101011000110100000000000
100000010000000001000011111011011111001111110000000000

.logic_tile 9 27
000000001010000000000000011101011011000110100000000000
000010100000001111000011111001111101001111110000000000
111000000110000000000000011101000000101001010100000000
100000000000000000000010101011000000000000000000000000
010000000000000001100000000000011100000110100010000000
010000000000000000000010010001001100001001010000000000
000000000000000000000110000001101110101000000100000000
000000000000000000000010010000110000101000000000000000
000110110000000001100000001111111111000010000000000000
000100010100000001100000001101011110000000000000100000
000001011100000101100011100111100000100000010100000000
000010110000000000100010000000001100100000010000000001
000000010000000111000110001000000000010000100000000000
000000010000000000100000001001001111100000010000000010
110000010000000001100000000111011010101000000100000000
100000010000001101000010110000010000101000000000000000

.logic_tile 10 27
000100100000001011100010100101111110100000000000000000
000100000000001111000010000111001101110000010000000000
111000000000001000000110001011011010000110100000000000
100000000000000111000110101011011010010110100000000010
000000000001000111000011110001100000110110110100000000
000010100000001001000010000101101001010110100000000000
000000000000001101000110101001011011010110110000000000
000000000000000001000011110011111011010001110000000000
000001010000001111100110000011001000111111110100000000
000010010010000001000010000001110000010111110000000000
000000010000000001000111100001101010111110100100000000
000000010000000000000100000011110000111111110001000000
000000010000000001000000000001001010101000010000000000
000000010000100000000010101011011110000100000001000000
110000010110101000000000000001111010010111100010000000
100000010000010011000000000101001111001011100000000000

.logic_tile 11 27
000000000000000111000000010101111100101100010000000000
000000001100000000000010100000011110101100010000100000
111000000000000000000000010001100000000000000110100000
100000000000000101000011100000100000000001000001100010
000000000000001000000000000000001101101000110000000001
000000000000000011000000001001001000010100110000000000
000001000000001001100011100101111100101001000000000000
000000000000000101100010010011011000010000000000000000
000000010000000001000110000001001101100000000000000000
000000010000000011000000001001001111110100000000000000
000000010000000000000010110000001110101101010000000000
000000010000000001000011101011011010011110100000000010
000000010000010011100010100101111111101001010000000000
000000010000000000100000000011111011100110100000000000
110000010000001000000110110000011001110100110000000000
010000010000000001000111000101001110111000110000000010

.logic_tile 12 27
000010000000001000000000001101101010010110100000000000
000001001100000001000010010011101100000001000000000000
111000000000000000000011100111001100101001010000000000
100000000000000000000111110101100000101000000000000000
010000000000000001100011100011011111111101110100100001
110000000000001111000000001001001010111100110000000000
000000001000000001100000000001101001111001110101100100
000000000001010000000010001011111110111101110000000000
000000010000000101100010001000000001001001000000000000
000000010000001001000000000111001111000110000010000010
000000010000001000000110100011000001100000010000000000
000000010100000001000000000101001001110000110000000000
000000010000001000000111000111011110111101010101100000
000000010000000101000000000101001001111110110000000010
010000010000101111000010100001001001110110100101000000
100000010001000001100100000000011101110110100000000000

.logic_tile 13 27
000000000000001000000010000101101110110110000100000000
000000000000001111000100000000101000110110000000000010
111000000000010001100000000000000000000000000100000100
100000000000001111100000000111000000000010000000000000
110000000000000000000000011000000000000000000100100000
110000000000000000000010010011000000000010000000000000
000000000000101001100000011000011001111001010100000000
000000000000001001000011110011001111110110100000000000
000000110000000000000011101101111110111111110000000000
000000011010000111000100000101001110111111100000000000
000010110000001011100000010111101101000000000000000000
000000010000000001100011011101001000000000100000000000
000000010000001101100111101011001000101101010100000000
000000010000000011000000000001111100001100000000000000
000000010001011011100000000001011100100010110100000000
000000010000000101000011100000011110100010110000000100

.logic_tile 14 27
000000000000000101000111101001111101110000010000000000
000000000000000000000100000111001010100000010000000000
111001000000010001100010101111011000001001010000000000
100010000000111001100011111101011011010110100000000000
010000000000000000000010011011101101000000010000000000
110000000000000000000011110101011110000000000000000000
000000000000000101000111111101101110101011110100000000
000000000001000000000110010111110000000011110000000000
000000010000001000000110100111001101010000110000000000
000000010010000101000000000011111010010000100000000000
000000010000000101100000011000000000100000010000000000
000000011010010000000011001001001000010000100000000000
000000010000000101100010110111101111110000100000000000
000000010000000001000110100000101010110000100000000010
000000010000100001100000000011111000101001010010000000
000000011110010001000010011001100000010100000000000000

.logic_tile 15 27
000000000000000000000000000000011011000000110000000000
000000000000000000000000000000011101000000110000000000
000000000000001101000110001111001110111100000000000000
000000001100001001000100001011011100101100000000000000
000000000000001001000110001000011001001011000000000000
000000000000101001000100000001001010000111000000000000
000000000000000001100000010000011000101000000000000000
000010000000000000100010010101000000010100000000000000
000000010000000001100000001001111010001001010000000000
000000010000000001100000000001111011010110100000000000
000010010000000000000110011101000001000000000010000000
000000010000000001000110101001101011100000010000000001
000000010000000001000110100111011000000000000010000101
000000010000000001000000001101011010000100000010000000
000000110000000000000000000011011100000001010001000000
000001010000010000000000000000000000000001010000000001

.logic_tile 16 27
000000000001010011100000000000011011100000000010000000
000000000000100101000000001101011011010000000010000001
000001000000000000000000000101100001000110000000000000
000010100000000000000011100000101011000110000010100000
000000000000001000000010101000001110000011100000000000
000000000000000101000000000111001110000011010000000000
000000001000000000000010100101011011000100000000000000
000000000000010101000010100000111011000100000000000000
000011010000100000000000000011101010000000100000000000
000010110001000000000011100000001101000000100000000000
000000010110000101000000000000011000001100000010000000
000000010000000000100000000000011000001100000011000001
000000010000001111000000001000000000100000010000000000
000000010010000101100000001101001011010000100010000000
000000010000100001000000001001000000000000000010000000
000000110000000000000000000101000000101001010010000000

.logic_tile 17 27
000000000000100000000110110001011001001000000000000000
000000000001000000000010100011101011000000000000000000
000000001010000101100111011011001011101001010000000000
000000000000000101000110100011111110101000010000000000
000000000000001000000110000111100000000000000000000001
000000000000000101000000001111100000101001010010000000
000000000000000111100110111111100000000000000000000000
000000000000000000100011010001000000010110100000000000
000001010001111000000111000111111010000001010000000000
000010110001110011000010011001011011000110100000000000
000001010000000001100000001000000000100000010010000000
000010010010000000000000001001001010010000100000000000
000000011010000000000110000000011001001100000000000000
000000010000100000000100000000011001001100000000000000
000000011010000101000000010001111010101001000000000000
000000010100001101100010010000001101101001000000000000

.logic_tile 18 27
000000000000001101000000001101011110000011100000000000
000000000000000111000010000011111100000001010000000000
000010000000000011000000011000000001001001000000000000
000001000000000000000010101101001100000110000000000000
000000000110001001000000000101011010010010100000000000
000000000000000101100010100111001001000000000000000000
000000000110000111000000010000000000000000000000000000
000000000001001111000010100000000000000000000000000000
000000010000001001100000000011000001000000000000000000
000001010000000111100000000001001101000110000000000000
000000010000101001100000000111111001000010110000000000
000000010010011001100010110000111000000010110000000000
000000010000001001100000000111100001101001010000000000
000000010110000111000000000101001110010000100010000000
000001010001001101000010010011111010101101010000000000
000000010000100111100010000111001000001101000000000000

.ramb_tile 19 27
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001110000000000000000000000000000000000
000011010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000011010000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 27
000000000000011000000111110101000001100000010000000001
000000000001110111000111100000101000100000010001000000
111000000000000001100111101000001010100001010000000000
100001000000100101000110110011001001010010100000000000
000000001010000011100111001101111111101000010000000000
000000000000000000000011111001001101101001010000000000
000000101110001000000000001111001010101010100000000000
000000000001010001000000001011110000101001010000100000
000000010000000000000110011000000000100000010010000000
000000010001000000000010000001001001010000100000000000
000000010000000111100110011111011000000000000000000000
000000010000100001100010001001000000010100000000000000
000000011000000011100111001011000000100000010000000000
000000010000000000100100000111101000010110100000000000
000000010000001001000000000011011101111101110110000000
000000110000000111100000000000101000111101110001100100

.logic_tile 21 27
000000000000000111100000001011101101011100000000000000
000000000001010000100000001101011000001100000000000000
111000000000001001100000000001111101000011100000000000
100000000000000101000000000001011100000011110000000000
000000000000000000000000000111011000111110100110000000
000000000000000000000011110111001100111111010001100110
000001000000100000000011100000000000000000000000000000
000000000001000000000110100000000000000000000000000000
000000010110001000000010110000011010010111100100000001
000000010000000001000111100111011100101011010001100100
000000010000001111000000010011101100000000000000000000
000000010000001001000010000001010000101000000000000000
000000010000000001100000001101011111100000000000000000
000000010000001111000000000111101000010000100000000000
000000010000000011100000000000000000000000000000000000
000000011000001111000000000000000000000000000000000000

.logic_tile 22 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 28
000100000000000111100000000000000000010110100000000000
000101000010000000100010101001000000101001010000000000
111000000000000101000000001101111001001000000000000000
100000000000000101000010100001111100000000000000000001
000000000000000000000000000000001100000011110000100000
000000000000000000000011100000010000000011110000000000
000000000000000011100010100000011000000011110000000000
000000000000000000100000000000000000000011110000000000
000000000000000000000010000000011000000011110000000000
000000000000000000000000000000000000000011110000000000
000000000000000001000000000000000000110110110100000000
000000000000000000000000000001001111111001110000100000
000000000000000000000000000000000001001111000000000000
000000000000000000000010000000001001001111000000000000
010000000000000000000000000001101000100000000000000000
110000000000000000000000001101011101000000000000000010

.logic_tile 2 28
000000000000000000000000000011001000110011001100000000
000000000000000000000000000000101110001100110000010000
111000000000000000000000010111001000110011001100000000
100000000000000000000010000000001111001100110000000000
000000000000000000000000000011001000110011001100000000
000000000000000000000000000000001111001100110000000000
000000000000000001100000000011101000110011001100000000
000000000000000000000000000000101100001100110000000000
000100000000000011100110100111101000001100111100000000
000100000000000000100000000000001110110011000000000000
000000000000000000000000010101101000001100111100000000
000000000000000000000010100000001100110011000000000000
000000000000000011100010100011001001001100111100000000
000000000000000000100110110000001001110011000000000000
110000000000001000000110000111101000001100111100000000
000000000000000001000000000000101100110011000000000000

.logic_tile 3 28
000000000000001101100110110101100000010110100000100100
000000001000000101000010101101100000000000000001100010
111000000000001001000110110011100000101001010100000000
100000000000001101100010101111000000000000000000000000
110000000000000000000010101001111111000001000100000100
110000000000000000000100000011011000000000000000000000
000000000000001101100000000001000000010110100000000000
000000000000000101000010110000000000010110100000000000
000000000000000001100000011001111011000010000000000000
000000001000000000000010001001101010000000000000000000
000010100000000000000000000011001111000010000000000000
000001000000000101000000000011101011000000000000000000
000000000000000101000010000000001000000011110000000000
000000000000000000000010100000010000000011110000000000
110000000000000000000000000001001000100000000000000000
100000000000000000000010000001011001000000000000000000

.logic_tile 4 28
000000000000000000000010111001111011000000000100000000
000000000000000000000111111011111000010000000000100000
111000000000000101000110100000011110000010100000100100
100000000000001101100110111001010000000001010000100110
110100000000000000000000001101001110101000000100000000
110100000000001101000000001001000000000000000000000010
000000000100000000000010100101111100000010100000000000
000000000000000000000111100000100000000010100000000000
000000100000000000000000001101111000000000000000000000
000000000000000000000000001011101001000100000000000000
000000000000001000000000000000011000101000000100000000
000000000000000001000010000101000000010100000000000000
000000000001100000000010001101111001000001000100000100
000000000001010001000000000001111101000000000000000000
110000000000000000000110001011111001000000000100000000
100000000000000000000000001001101011010000000000000000

.logic_tile 5 28
000000000000100000000000010000000000000000000000000000
000000000001000000000011110000000000000000000000000000
111001000000000000000000001101011011001011110010000000
100010000000000000000000000101101111101111110000000000
010001001100000000000111000000000000000000000000000000
010010100000000000000100000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100110000111
000000000000000000000000000000001010000000000010000011
000000000000100000000000000000000000000000000000000000
000000000011000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000010000000000000000000000000000000

.ramt_tile 6 28
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 28
000100000000010000000000000000000001000000100100000000
000100000000100000000011100000001101000000001000000000
111000001000000000000110100111101100010111100000000000
100010100000000000000100001101101010001011100000000010
010000000000000000000010000011011001000110100000000000
110000000000000111000111101001111111001111110000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000111000000000010001000000000
000000100000001000000110000011111111000110100000000000
000000000000000001000000001001001111001111110000000000
000000000110000001100000010111000000000000000100000000
000000000000000000000010110000000000000001001000000000
000000001010000011000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
110000000000000000000010000000000000000000000000000000
100000000000001111000000000000000000000000000000000000

.logic_tile 8 28
000000000000100000000000000011100000000000000000000000
000000000001000000000000001101100000101001010000000010
111000000110001000000000000000000000000000000000000000
100000000000000001000000000000000000000000000000000000
110000000000001000000110100000001011000000110000100000
110000000000000101000000000000001000000000110000000010
000000000000000101100000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000001010000000000000001101000000101001010100000000
000000000000000000000000000001000000000000000000000010
000000000000000000000110010011111010000001010000000000
000010100000000000000010000000100000000001010000000010
000000000001010000000110101000000001100000010110000000
000000000000100000000100001011001010010000100000000000
110000000000000000000000000101000001100000010100000000
100000000000000000000000000000101101100000010000000011

.logic_tile 9 28
000000000110100000000011111000001101001000000000000000
000000000000010000000111110101001101000100000000000000
111000000000000001100000010000011010000000110000000000
100000000000000000100011100000001100000000110000000000
010000000000000111000011100011011111110110110110000100
010000100000000000100000001101111001110110100001000000
000000000000000001000111101101101010101111010100100100
000000000001010000000000001111011101101111000000000010
000000000001010001000011100001011001110000010000000000
000000000000100000000100000101101011100000000000000000
000000000000000000000000001111011100000010100000000101
000000000000000001000011110111100000000000000001100100
000000001000000000000010000111101101100011110101000010
000000000000000000000000001101111101110011110000000010
010101000000000000000000000000000000000000000000000000
100110000000000001000010000000000000000000000000000000

.logic_tile 10 28
000000000000000000000000000000011000000100000100000100
000000000000000000000000000000000000000000000000000100
111000000000000001100110010000000000000000000000000000
100010101100000101100011110000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000001100100000000011100000000000000000000000000000
000000000000001000000000001000001100101101010000000001
000000000000000101000000000101011011011110100000000000
000000000000000000000110011101011000111100000010000000
000000000000000000000010101001110000111110100010100000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000001000000000011000000000000000100000001
000000000000100000000000000000100000000001000000000000
110000001000000000000000001001101111100000000000000000
100000000000000001000000001011001110110000010000000000

.logic_tile 11 28
000000000000000000000110100000000000000000000000000000
000000000000000000000011100000000000000000000000000000
111000001000001000000000000000000000000000000000000000
100000000000000001000010100000000000000000000000000000
010000001110000000010000011000001001110100010100000000
100000001110000000000011010001011001111000100000000000
000001001010000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000011111001010101001010000000000
000001000000000000000010000111110000101010100000000000
000001000000000001100000001000001101101100010000000000
000010000000000000100000000011011010011100100000000010
000000000000000001000000000000000000000000000000000000
000000000000100000000010010000000000000000000000000000
110000000000001001000000000111001001000000100000000100
100000000000000101000000000000011110000000100000000010

.logic_tile 12 28
000010000000000000000111110000000000000000000000000000
000001000000000000000011110000000000000000000000000000
111000000000000111000110110111100001111001110000000000
100000000000000111000010001001001110111111110001000100
010000000000000111100010000011011000010100000010000000
100000000000000000100000000000010000010100000000000000
000000000000001001100011100101111001111000100110000000
000000100000000111000100000000001100111000100000100000
000000000000000001100000000000011011000010000000000000
000000000000000000000000001001001011000001000000000111
000000000000000001100010001000001011110001010000000000
000000000000000000100100000001001101110010100000000000
000000000000001000000000000001111100101000000000000000
000000000000000111000000000101010000111101010000000000
110000000110000001000000000001101010111000100100000100
100000000000000001000000000000111110111000100001000000

.logic_tile 13 28
000000000000000000000000000011111110100001010010000000
000000000001000000000011110000101100100001010000000000
111100000000000111100000000000011011000000010100100000
100100000000000000100000000011001111000000100000000001
010000000000000000000010000111111100110110100000000001
110000001010000000000011111111011100111101010000000000
000000000000000001000000001111011110101000000000000000
000000000000000000000011100001111110011100000000000000
000000000000001101100011100111000001001111000000000000
000000000000000101000011001111001100001001000000000100
000000000000000101100010000011001000110110100000000100
000010100000000001000100001011111111010110100000000000
000000000000001000000110110101011011111111100000000000
000000001100000001000010111011111010111001010001000000
110000000000001000000110101101100001000000000110100000
100000100000000101000011100011001111010000100001100010

.logic_tile 14 28
000000000000000101000000010001111100000001010000000000
000000000000001111100011000000000000000001010000000000
111010100110000001100000010011001111000011100100000000
100001000000001101100010011011001110000001010000000000
110010100000000001100000001101101011111100010110000100
110001000000000101100010100001111101111100000001000000
000000000110000101000010000001000001010000100000000000
000000000001000001000110000101001010000000000000000000
000000001111100000000110010000000001000110000000000000
000000000001010001000010100101001100001001000000000000
000000000000000001000000000101111110111111000100000000
000000000000001001000010100111101000011111000000000000
000000000000001111000010000000011001001000000000000000
000000000000000001100111101001001010000100000000000000
000000000000011111000000000001101100010110000000000000
000000000000100001100000001111111011111111000000000000

.logic_tile 15 28
000001000000000000000111001000011000010100000000000000
000010000000000101000100000001010000101000000000000000
111000000000001001100111001011101010010111110100100000
100000000000000011100000000111010000010110100001100000
110000000000000001000010100011111010000001010000000000
110000000000000000000000000000000000000001010000000000
000000000000000101000111100101000001001001000000000000
000000100000000001000000000000001010001001000000000000
000001000000001000000110000011101000010111100000000000
000010100000000001000000000011111000001011100000000000
000000000010001001100011101101011011001000000000000000
000000000001000001100100000011101010010100000000000000
000000100000000000000011101001101101100000000000000000
000000000000000000000000000111011010101001010000000000
000000000000001101100000000101111011100000000000000000
000000000000000101000000001011011000000000000010000100

.logic_tile 16 28
000000001110000000000000010011011001010000110000000000
000000000000001101000011010000111010010000110000000000
111000000100000101000111100001001110100001010100000100
100000000000000000000010100101011111111111110001100000
000010000000000101000000010111001011010000100000000000
000000000000001111000011000111011010101000010000000000
000000000000000001100000001101000001100000010000000000
000010101010000001100000000001001010000000000000000000
000000000000001000000110000000001110101000000010000000
000000000000001001000100000011000000010100000000000000
000000001100100001100110001001100001010110100000000000
000000000000000000100100001011101100000110000000000000
000000001110001001000110111001101110000110100000000000
000000000000000111000010001111001100001111110010000000
000000000000100000000110101101001001110000010000000000
000000000001000000000000001011011000100000010000000000

.logic_tile 17 28
000000000000000000000010101101001000111111100000000000
000000000000000000000010100001111110010110100000000000
000000000000011000000110101011101011000011110000000000
000000000000000011000010101001111110000010110000000000
000000000001010000000010011000000001010000100010000000
000000000000000000000010010011001001100000010000000000
000000000000000000000010111111111010010000100000000000
000000000000000000000010011101011101010000110000000000
000001000000000000000111010111011111101100000000000000
000010100000000000000011111011111111001100000010000000
000000000010000000000110000111000001001001000000000000
000000000000001101000110010000101101001001000010000000
000000000000000111000110000000000001100000010010000000
000000000000000000100111101001001110010000100000100000
000000000001011001100011100000001111110000000000000000
000000000000101001100011110000011101110000000010000000

.logic_tile 18 28
000000001110100111100011110101000001100000010000000000
000000000101010000100010101011101001010110100000000000
111000001010000011100110101001001111001011000010000000
100000000000011101000010100101111110001111000000000000
000000000000000000000000011001011000010110100000000000
000000000000000101000010001101111110000001000000000000
000000000000001000000010110000000001001001000000000000
000000000000010101000010100001001011000110000000000100
000000000000000000000111001000011000101000010000000000
000000000000000000000011101011011110010100100000000000
000000000000001011100000000011111001110011110100100000
000010100000000001100011100101001100100011110010100110
000000000000001111000110001011001111000001010000000000
000000000000001011100000000111101111000010110000000000
000000000000000001100111001111001001001111000000000000
000000000001011111100000000101111000001110000010000000

.ramt_tile 19 28
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000001110000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 28
000000000000000111000010000111100001100000010010000000
000000000000000101000000000000101101100000010000000000
000001000000000111000111100000011010000000010000000000
000000000000000101100111110111011010000000100000000000
000000000000000101000011100101101101000000100000000000
000000101111010111000111100101111000000000000000000000
000000000010001001100110011001000001000000000000000000
000000000000000011000011010011001000001001000000000000
000000000000000111000111000001001100000010100000000000
000010100000000000100100000000100000000010100001000000
000000001010000111100110111111111000001100000000000000
000000000000000000100011011001011000001000000000000000
000000000000001000000000000101101011010111100000000000
000000000000000001000000001101011111001011100000000000
000000000000000111000111011111111010000011010000000000
000000000000000000000111001011001000000001010000000000

.logic_tile 21 28
000000000000000101100110111101111100101011110000000000
000000001110000000000011101011011011010011110000000000
111000000000000000000111001111111011101001010000000000
100000000000000111000111110111111101000000100000000000
000000000000001111100111100000011001101110000000000000
000000000000000011000100001111011100011101000000000000
000000000100001000000110001000011000111101110110100001
000000000000000101000010101101011000111110110001100000
000001000000000001100000011001001100101111010110100100
000010000000000000000010000111101101011110100001100110
000000000000001000000011111001101000101001000000000000
000000000000000001000010000111011110000110000000000000
000001001000001000000010000101000000010110100000000000
000010001100000001000000000101000000000000000000000000
000000000000001001100111100000001011000000110010000000
000000000000001001000000000000011010000000110000000000

.logic_tile 22 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 29
000000000000000001100000000000001101110011110010100000
000000000000000000100000000000001011110011110011100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010001000000010110100000000000
000000000000000000000010010000000000010110100000000000
000000000000000000000011100000000000001111000000000000
000000000000000000000000000000001011001111000000000000
000001000000000011000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 29
000000000000001001100000000101101000001100111100000000
000000000000000001000000000000001000110011000000010000
111000000000000000000000000001101000001100111100000000
100000000000000111000000000000001000110011000000000000
000000000000000000000000000111001001001100111100000000
000000000000000000000000000000101000110011000000000000
000000000000000000000000010001101000001100111100000000
000000000000000111000010000000001101110011000000000000
000000000001000000000110000101101001001100111100000000
000000001000000000000000000000001100110011000000000000
000000000000001001100110000001101001001100111100000000
000000000000000001000000000000001100110011000000000000
000000000000000000000000010101101001001100111100000000
000000001000000000000010000000101000110011000000000000
110000000000000000000000001000001001001100110100000000
000000000000000000000000001011001010110011000000000000

.logic_tile 3 29
000000000001011111000110010000001011100000000000000001
000000001000101011100010001001001011010000000000000000
111000000000001101100110111001111001000010000000000000
100000000000000101000010101001101000000000000000000000
010000000000000101100111110011111010100000000000000000
110000000000000111100011110111101000000000000000000000
000000000000000000000010110111001011000000000100000000
000000000000000101000011110001101011000000010000000000
000000100000000000000110100101001110101000000100000000
000000000000000000000000000000110000101000000000000000
000000000000001000000010100000000001100000010100000000
000000000000000001000100001111001011010000100000000000
000000000000100001100011110001011110010000000100000000
000001000000010000000010100101001111000000000000000000
110000000000001001100000000011111110000010000000000000
100000000000000101000000001001001101000000000000000010

.logic_tile 4 29
000000001010000000000000010111000000000000000000100000
000000000000000000000010110101101001100000010000000100
111000000000000000000111101011000001100000010100100100
100000000000000000000000001001101011000000000001000000
110000000000001111100111100111000000000110000010000000
110000000000000001100010000101101001000000000000000000
000000000000000001000000011101001000000000010100000000
000000000000000000000010000111011111000000000000000000
000000100000000000000010010000011101110000000000000000
000000000000000000000010000000001010110000000000100000
000000000000000001100000000111001010000100000000000000
000000000000000000000000001101011101000000000000100000
000000000001000001000111100011001010000000000000000000
000000000000000000000110000111111011000000010000100000
110000000000000000000000000101001110000001000000000000
100000000000001111000000000101101011000000000000000000

.logic_tile 5 29
000000000000000000000000000000000000000000000000000000
000000001000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100001000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 29
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000001010000000000000000000000000000000
000010100000000000000000000000000000000000
000100000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000

.logic_tile 7 29
000000100000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000001000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000

.logic_tile 9 29
000000000000000101000000000001001100101000000100100100
000000000000000101000011100000000000101000000001000000
111000000110101111000000001011111001000000000000000000
100000000000011101100000001111001000000001000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000101001100111100101111011000100000010000000
000000100000011101000000000000101111000100000000000000
000000000000000001100000001001011101000001000100000000
000001000000000000000000000101001000000000000000000100
000000000000000001000000001011100000010110100000000000
000000000000001001000000000001000000000000000000000000
000000000000000000000000000011000000101001010110000010
000000000000000000000000000001000000000000000000100000
000000000000000000000000001001011011000000000111000000
000000100001010000000011010011001010001000000000100000

.logic_tile 10 29
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.logic_tile 11 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.logic_tile 12 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 29
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
111000000000100000000000000000011011000000110000000000
100000000000010000000000000000011100000000110000000000
010000000000000000000000001101011100000000000110000101
010000000000000000000011110101111110010000000001100100
000000000000100111100111100000000000000000000000000000
000000100000010000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000001000110100000000000000000000000000000
000010000000000000100000000000000000000000000000000000
000000000001000001100000001011101010000000000110000010
000001000000000000000000000101111110100000000001100010
000000000110100000000000000000000000000000000000000000
000000100000010000000000000000000000000000000000000000

.logic_tile 14 29
000000000000001000000111000000000000000000000000000000
000000000000001001000010010000000000000000000000000000
111000000000001111000000000111001111000011000000000000
100000000000000111100010101001011110000001000000000000
010000000000001111100000011111011011111000110110100001
010000000000001111000011100101001000110000110001100010
000000000110101011100000010011111000111110100110000000
000000100000010001000010000000010000111110100001000000
000000000000000000000000000011111010101000000000000000
000001000000000000000010000000110000101000000000000000
000000000000001000000010001001001101111100000100000000
000000100000000101000011101011011011111100010001100010
000000000001001001000110110101001010010100000000000000
000000000000000101000011010000010000010100000000000000
000000000000000000000000000011101011000000100000000000
000000000000000001000000001111101000000000000000000000

.logic_tile 15 29
000000000000100000000000010000001101000000110000000000
000000000001001111000011110000011100000000110000000000
111000000000001000000111010000011100111111000010000000
100000000000001001000111110000011110111111000000000000
010000000000000001000000000000000000000000000000000000
010000000010000101000000000000000000000000000000000000
000000000000001011100011101111011000010110000000000000
000000000000000101100000001111101101010110100000000000
000001000000001000000011001101011100010110110000000000
000000100000000001000000000101001110010001110000000000
000100000000000001100000011001001010000000000000000000
000100000000000001000011001001000000101000000000000000
000000100000000001000110101000000000010000100000000000
000000000000000001100100001001001100100000010000000000
110000000110000000000000011101100000101001010110000000
100000000001010000000010010101101010111001110011100000

.logic_tile 16 29
000000000000000101000111010001101100011111100000000000
000000000000000101000011010111001011001000000000000000
111000000000000111000111110000001101110110000000000000
100010000001010000100010100001011101111001000000000010
010001000000000011100010111111011000000011110000000000
010010100000000000000010001101111111000011010000000000
000000000000000101100110011001111010101001000110100100
000000000000000000000110000111101111101110000001100100
000000000000100101100000000001000000001001000000000000
000000000001000001000010000000101100001001000000000000
000000000000000000000010011000011100111111100110000100
000000000000000000000010011101011011111111010001000000
000000000000101001100010010111011110000111000000000000
000000000001011001000010010101011000001111000000000000
000000001010001000000000001001101010101000000110000110
000000000000000101000010011111100000000000000010100100

.logic_tile 17 29
000000000000100011100011110001011100010100000000000000
000000000001010101100010000000010000010100000001000000
111000000100100101000111110101111001000000000000000000
100000000000010101000111111101001011000001000000000000
000000000000001101000000000101100001001001000000000000
000000000000000011000010100000001111001001000010000000
000000000000001111100010100001101000110000010000000000
000000000001010101100010100000111010110000010000000000
000000000000000001000010000001101000101000000000000000
000000000000000000000110000000010000101000000010000000
000000000000101000000111010011101100010111100000000000
000000000000011001000110110011011101001011100000000000
000000000000000000000000000001100000111001110110100100
000000000000100000000000000001101010110000110000100000
000000000000001000000110101011111010010110100000000000
000000000000001001000100000111111001011111110000100000

.logic_tile 18 29
000000000000000000000010100011101010100001010000000000
000000000000000101000011111011001011100000010000000000
111000000110001000000000000011011100000000000010000000
100000000000000111000010101001100000000010100000000000
000000100000000000000110111000000001010000100000000000
000000000100000001000010001001001010100000010000000000
000000000000001101100111011001001000111101010110000000
000000000001010101000011100011011011111110000000100000
000000000000001000000000010001001011010100000000000000
000000000000000001000010010011101100101001000000000000
000000000000001111000110011011100000101001010110000001
000000000000001001100010001011100000111111110001000111
000000000000000000000000001101101001010010100000000000
000000000000000000000000000111111100010110100000000000
000001000100100111100000001101111001100001010000000000
000010000000000000100000000011101010000010100000000000

.ramb_tile 19 29
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 29
000000000000001000000111110111100000011111100000000000
000000000000001111000111110101101001001001000000000000
111000000000001011100000010011011100111110110101000000
100000000000000111000011010111101011111100110001100110
000010000000000001100010101011101010000011000000000000
000001000000000101000010100111101110001011000001000000
000000000000101000000011101001000001100110010000000000
000000000000000011000011101101001111010110100001000000
000000000000001101100110011001011000101000000000000000
000000000000000011000011111011101100110100000000000000
000001000000001000000110010001101010000010100010000000
000000000000000001000010000000110000000010100000000000
000000000000001111100000001011001011110100000000000000
000000000000000001100000000001001110010100000000000000
000000000010000101100000000101101001010010100000000000
000000000000000000000010001011111010010110100000000000

.logic_tile 21 29
000000000000011000000000000000000000000000000000000000
000000000000100101000000000000000000000000000000000000
000000000000000000000000011001000001110000110000000000
000000000000000000000011011011001011100000010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000010100000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000011101001100001001001000000000000
000000000000000000000100001101101101000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 30
000000000000000000000010100000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000001000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001001010000010000000000000
000000000000000000000000001001001011000000000000000000

.logic_tile 3 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111000000010110100100100000
000000000000000000000000000000100000010110100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 30
000000000000000000000000000101000000010110100100000000
000010100000000000000000000000000000010110100000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000010110100000000000
000000000000000001000000000011000000101001010000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 30
000000000000000000000000010111100000100000010000000000
000000000000000000000010000000101001100000010010000000
001000000000100000000000001001000000111111110000000000
101000000000010000000000001111100000010110100000000000
000000000001000011100000000000000000000000100100000000
000000000000000000100000000000001110000000000000000000
000000001000000011100110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111100000111111110000000000
000000000000000000000000001001100000010110100000000000
000000000000000000000000000000001001001100110000000010
000000000000000000000000000000011111001100110010000000
000000000000000001100000001000000000000000000100000000
000000000000000000000000001101000000000010000000000000
010000000000000000000000010001000001111001110000000010
110000000000000000000010000000101111111001110000000000

.logic_tile 10 30
000000100000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000001111000000000000
000000000000000000000000000000001111001111000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000110000000000000000000000000001111000000000000
000000000000000000000000000000001010001111000010000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.logic_tile 14 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 30
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000010000010000011
000000000000000000000000000000000000000000000001100001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.io_tile 1 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 31
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000001010000000000
000000000000000000
000000000000000000

.io_tile 7 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000110000
001001010000000100
000000001000000000
000000000000000000
000000000000000000
000000000000010010
000000000000110000
000000000000000100
000000000000000001
000001010000000010
000000001000000000

.io_tile 9 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000010000
001000000000000100
000000000000000000
000000011000000000
000000001000000000
000000000000110010
000000000000010000
000010000000000100
000010010000000001
000000000000000010
000000000000000000

.io_tile 10 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
000000000000000000
000000000000000000
000010000000000000
000011110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 13 31
000000000000000000
000000000000000000
000001011000000000
000000000000000000
000000000000001100
000000000000000100
001000111000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000110000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 14 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 17 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
000010000000000100
000011110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 19 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000001110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 20 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ram_data 6 23
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 21
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 15
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 13
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.sym 0 clk$SB_IO_IN_$glb_clk
.sym 5 soc.simpleuart.send_dummy_SB_LUT4_I1_I2_SB_LUT4_I1_O_$glb_sr
.sym 6 soc.cpu.decoder_trigger_SB_LUT4_I0_O_$glb_ce
.sym 7 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_O_$glb_sr
.sym 8 soc.cpu.do_waitirq_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O[1]_$glb_ce
.sym 9 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_$glb_sr
.sym 10 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O_$glb_ce
.sym 11 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 12 clk$SB_IO_IN_$glb_clk
.sym 16 iomem_wdata[30]
.sym 18 iomem_wdata[18]
.sym 19 iomem_wdata[25]
.sym 20 iomem_wdata[23]
.sym 21 iomem_wdata[28]
.sym 22 iomem_wdata[29]
.sym 23 iomem_wdata[20]
.sym 26 iomem_wdata[18]
.sym 28 iomem_wdata[23]
.sym 29 iomem_wdata[16]
.sym 30 iomem_wdata[17]
.sym 31 iomem_wdata[27]
.sym 32 iomem_wdata[26]
.sym 33 iomem_wdata[20]
.sym 34 iomem_wdata[21]
.sym 35 iomem_wdata[22]
.sym 36 iomem_wdata[22]
.sym 37 iomem_wdata[16]
.sym 38 iomem_wdata[17]
.sym 39 iomem_wdata[19]
.sym 40 iomem_wdata[31]
.sym 42 iomem_wdata[19]
.sym 43 iomem_wdata[24]
.sym 44 iomem_wdata[21]
.sym 45 iomem_wdata[16]
.sym 46 iomem_wdata[24]
.sym 47 iomem_wdata[16]
.sym 48 iomem_wdata[17]
.sym 49 iomem_wdata[25]
.sym 50 iomem_wdata[17]
.sym 51 iomem_wdata[18]
.sym 52 iomem_wdata[26]
.sym 53 iomem_wdata[18]
.sym 54 iomem_wdata[19]
.sym 55 iomem_wdata[27]
.sym 56 iomem_wdata[19]
.sym 57 iomem_wdata[20]
.sym 58 iomem_wdata[28]
.sym 59 iomem_wdata[20]
.sym 60 iomem_wdata[21]
.sym 61 iomem_wdata[29]
.sym 62 iomem_wdata[21]
.sym 63 iomem_wdata[22]
.sym 64 iomem_wdata[30]
.sym 65 iomem_wdata[22]
.sym 66 iomem_wdata[23]
.sym 67 iomem_wdata[31]
.sym 68 iomem_wdata[23]
.sym 101 soc.cpu.mem_rdata_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 102 soc.cpu.mem_rdata_SB_LUT4_O_5_I0_SB_LUT4_O_I3[3]
.sym 103 soc.cpu.mem_rdata_SB_LUT4_O_10_I0_SB_LUT4_O_I0[2]
.sym 104 soc.memory.ram01_WREN
.sym 105 soc.cpu.mem_rdata_SB_LUT4_O_9_I0_SB_LUT4_O_1_I3[2]
.sym 106 soc.cpu.mem_rdata_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 107 soc.cpu.mem_rdata_SB_LUT4_O_4_I0_SB_LUT4_O_I3[3]
.sym 108 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[0]
.sym 117 reset_cnt[1]
.sym 118 reset_cnt[2]
.sym 119 reset_cnt[3]
.sym 120 reset_cnt[4]
.sym 121 reset_cnt[5]
.sym 122 soc.cpu.resetn_SB_LUT4_O_I1[0]
.sym 123 UART_RX_SB_LUT4_I1_O[2]
.sym 131 soc.memory.rdata_0[16]
.sym 132 soc.memory.rdata_0[17]
.sym 133 soc.memory.rdata_0[18]
.sym 134 soc.memory.rdata_0[19]
.sym 135 soc.memory.rdata_0[20]
.sym 136 soc.memory.rdata_0[21]
.sym 137 soc.memory.rdata_0[22]
.sym 138 soc.memory.rdata_0[23]
.sym 141 soc.memory.wen[3]
.sym 153 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[0]
.sym 171 iomem_wdata[22]
.sym 203 iomem_wdata[28]
.sym 204 iomem_wdata[29]
.sym 205 soc.memory.rdata_0[21]
.sym 206 iomem_wdata[30]
.sym 209 soc.memory.rdata_0[23]
.sym 214 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[0]
.sym 215 soc.memory.rdata_0[17]
.sym 217 iomem_wdata[18]
.sym 224 soc.memory.rdata_0[22]
.sym 226 flash_clk_SB_LUT4_I3_O[2]
.sym 233 iomem_wdata[20]
.sym 234 iomem_wdata[19]
.sym 237 soc.cpu.mem_rdata_SB_LUT4_O_14_I0[0]
.sym 240 iomem_wdata[19]
.sym 241 iomem_wdata[26]
.sym 246 soc.cpu.mem_rdata_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 247 soc.memory.rdata_0[19]
.sym 248 soc.memory.rdata_0[29]
.sym 249 soc.memory.rdata_0[20]
.sym 256 iomem_wdata[21]
.sym 260 soc.memory.rdata_0[16]
.sym 261 soc.memory.rdata_0[27]
.sym 263 iomem_wdata[20]
.sym 265 soc.memory.rdata_0[18]
.sym 266 iomem_wdata[24]
.sym 267 iomem_wdata[21]
.sym 269 soc.memory.rdata_1[16]
.sym 271 UART_RX_SB_LUT4_I1_O[2]
.sym 273 iomem_wdata[28]
.sym 275 soc.memory.rdata_0[25]
.sym 277 soc.memory.rdata_0[26]
.sym 279 iomem_addr[10]
.sym 282 soc.memory.rdata_1[22]
.sym 283 soc.memory.ram01_WREN
.sym 284 soc.memory.rdata_1[23]
.sym 288 soc.memory.rdata_1[27]
.sym 289 UART_RX_SB_LUT4_I1_O[2]
.sym 290 soc.memory.ram01_WREN
.sym 291 soc.memory.rdata_1[18]
.sym 292 iomem_addr[14]
.sym 293 iomem_addr[14]
.sym 306 iomem_wdata[23]
.sym 314 iomem_wdata[25]
.sym 317 iomem_wdata[17]
.sym 319 iomem_addr[4]
.sym 320 iomem_addr[11]
.sym 324 iomem_wdata[29]
.sym 327 iomem_wdata[27]
.sym 328 iomem_addr[12]
.sym 330 soc.memory.rdata_1[24]
.sym 334 iomem_wdata[16]
.sym 335 $PACKER_GND_NET
.sym 336 iomem_addr[13]
.sym 337 iomem_wdata[31]
.sym 341 iomem_wdata[22]
.sym 348 iomem_addr[7]
.sym 351 iomem_addr[9]
.sym 353 soc.memory.rdata_0[29]
.sym 359 clk$SB_IO_IN_$glb_clk
.sym 364 iomem_addr[5]
.sym 365 iomem_addr[11]
.sym 366 iomem_wdata[29]
.sym 369 iomem_addr[8]
.sym 370 iomem_addr[12]
.sym 371 iomem_wdata[24]
.sym 372 iomem_wdata[30]
.sym 375 iomem_wdata[25]
.sym 378 iomem_addr[4]
.sym 379 iomem_wdata[27]
.sym 380 iomem_addr[9]
.sym 381 iomem_wdata[26]
.sym 382 iomem_addr[14]
.sym 383 iomem_addr[15]
.sym 384 iomem_addr[3]
.sym 385 iomem_addr[6]
.sym 386 iomem_wdata[31]
.sym 387 iomem_addr[13]
.sym 388 iomem_wdata[28]
.sym 389 iomem_addr[2]
.sym 390 iomem_addr[3]
.sym 392 iomem_addr[2]
.sym 393 iomem_addr[7]
.sym 395 iomem_addr[10]
.sym 396 iomem_addr[10]
.sym 397 iomem_addr[2]
.sym 398 iomem_wdata[24]
.sym 399 iomem_addr[11]
.sym 400 iomem_addr[3]
.sym 401 iomem_wdata[25]
.sym 402 iomem_addr[12]
.sym 403 iomem_addr[4]
.sym 404 iomem_wdata[26]
.sym 405 iomem_addr[13]
.sym 406 iomem_addr[5]
.sym 407 iomem_wdata[27]
.sym 408 iomem_addr[14]
.sym 409 iomem_addr[6]
.sym 410 iomem_wdata[28]
.sym 411 iomem_addr[15]
.sym 412 iomem_addr[7]
.sym 413 iomem_wdata[29]
.sym 414 iomem_addr[2]
.sym 415 iomem_addr[8]
.sym 416 iomem_wdata[30]
.sym 417 iomem_addr[3]
.sym 418 iomem_addr[9]
.sym 419 iomem_wdata[31]
.sym 466 soc.memory.rdata_0[24]
.sym 467 soc.memory.rdata_0[25]
.sym 468 soc.memory.rdata_0[26]
.sym 469 soc.memory.rdata_0[27]
.sym 470 soc.memory.rdata_0[28]
.sym 471 soc.memory.rdata_0[29]
.sym 472 soc.memory.rdata_0[30]
.sym 473 soc.memory.rdata_0[31]
.sym 495 UART_RX_SB_LUT4_I1_O[2]
.sym 517 iomem_wdata[25]
.sym 518 soc.memory.rdata_0[30]
.sym 522 iomem_addr[5]
.sym 525 UART_RX_SB_LUT4_I1_O[2]
.sym 528 iomem_addr[8]
.sym 530 iomem_wdata[24]
.sym 531 soc.memory.rdata_0[28]
.sym 532 iomem_wdata[26]
.sym 537 UART_RX_SB_LUT4_I1_O[2]
.sym 538 soc.memory.rdata_0[31]
.sym 540 soc.memory.rdata_0[24]
.sym 543 iomem_addr[15]
.sym 551 iomem_addr[3]
.sym 557 soc.cpu.cpu_state[4]
.sym 558 iomem_wdata[25]
.sym 560 iomem_wdata[30]
.sym 561 iomem_wdata[23]
.sym 562 iomem_addr[3]
.sym 563 iomem_addr[6]
.sym 564 soc.memory.rdata_1[21]
.sym 565 soc.memory.rdata_1[31]
.sym 567 iomem_addr[2]
.sym 568 soc.memory.wen[2]
.sym 569 soc.memory.rdata_1[25]
.sym 570 iomem_addr[2]
.sym 571 soc.memory.rdata_1[26]
.sym 572 UART_RX_SB_LUT4_I1_O[2]
.sym 573 $PACKER_GND_NET
.sym 575 soc.cpu.cpu_state[4]
.sym 577 $PACKER_VCC_NET
.sym 591 soc.memory.wen[3]
.sym 593 iomem_addr[13]
.sym 594 soc.memory.wen[3]
.sym 596 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 598 soc.memory.wen[2]
.sym 599 iomem_addr[6]
.sym 601 iomem_addr[4]
.sym 602 iomem_addr[11]
.sym 603 iomem_addr[8]
.sym 605 iomem_addr[12]
.sym 606 soc.memory.wen[2]
.sym 607 iomem_addr[7]
.sym 613 soc.memory.ram01_WREN
.sym 615 iomem_addr[10]
.sym 616 iomem_addr[5]
.sym 618 iomem_addr[15]
.sym 619 soc.memory.ram01_WREN
.sym 620 iomem_addr[9]
.sym 621 iomem_addr[14]
.sym 622 iomem_addr[16]
.sym 623 soc.memory.wen[2]
.sym 624 iomem_addr[12]
.sym 625 iomem_addr[4]
.sym 626 soc.memory.wen[2]
.sym 627 iomem_addr[13]
.sym 628 iomem_addr[5]
.sym 629 soc.memory.wen[3]
.sym 630 iomem_addr[14]
.sym 631 iomem_addr[6]
.sym 632 soc.memory.wen[3]
.sym 633 iomem_addr[15]
.sym 634 iomem_addr[7]
.sym 635 soc.memory.wen[2]
.sym 636 soc.memory.ram01_WREN
.sym 637 iomem_addr[8]
.sym 638 soc.memory.wen[2]
.sym 639 soc.memory.ram01_WREN
.sym 640 iomem_addr[9]
.sym 641 soc.memory.wen[3]
.sym 642 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 643 iomem_addr[10]
.sym 644 soc.memory.wen[3]
.sym 645 iomem_addr[16]
.sym 646 iomem_addr[11]
.sym 678 soc.cpu.is_compare_SB_LUT4_I0_1_I2[2]
.sym 681 soc.cpu.alu_out_q[0]
.sym 683 soc.cpu.alu_out_SB_LUT4_O_31_I2[0]
.sym 685 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 693 soc.memory.rdata_1[16]
.sym 694 soc.memory.rdata_1[17]
.sym 695 soc.memory.rdata_1[18]
.sym 696 soc.memory.rdata_1[19]
.sym 697 soc.memory.rdata_1[20]
.sym 698 soc.memory.rdata_1[21]
.sym 699 soc.memory.rdata_1[22]
.sym 700 soc.memory.rdata_1[23]
.sym 704 soc.cpu.cpuregs_raddr2[0]
.sym 711 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 742 iomem_wdata[17]
.sym 743 iomem_addr[4]
.sym 744 iomem_addr[11]
.sym 745 iomem_addr[8]
.sym 751 soc.memory.rdata_1[17]
.sym 753 iomem_wdata[29]
.sym 754 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 755 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 756 soc.memory.rdata_1[19]
.sym 758 soc.memory.rdata_1[20]
.sym 764 soc.memory.wen[3]
.sym 766 iomem_addr[16]
.sym 775 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 776 iomem_addr[10]
.sym 784 iomem_wdata[27]
.sym 785 iomem_addr[12]
.sym 787 soc.memory.wen[3]
.sym 790 iomem_wdata[21]
.sym 792 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 793 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[5]
.sym 794 iomem_addr[5]
.sym 795 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 796 iomem_addr[15]
.sym 830 $PACKER_GND_NET
.sym 836 $PACKER_VCC_NET
.sym 844 $PACKER_VCC_NET
.sym 849 $PACKER_GND_NET
.sym 852 $PACKER_GND_NET
.sym 855 $PACKER_GND_NET
.sym 858 $PACKER_GND_NET
.sym 861 $PACKER_GND_NET
.sym 864 $PACKER_VCC_NET
.sym 867 $PACKER_VCC_NET
.sym 905 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[5]
.sym 906 soc.cpu.is_compare_SB_LUT4_I0_1_I2[3]
.sym 907 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 908 soc.cpu.alu_out_SB_LUT4_O_31_I2[1]
.sym 909 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[1]
.sym 910 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 911 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 912 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 920 soc.memory.rdata_1[24]
.sym 921 soc.memory.rdata_1[25]
.sym 922 soc.memory.rdata_1[26]
.sym 923 soc.memory.rdata_1[27]
.sym 924 soc.memory.rdata_1[28]
.sym 925 soc.memory.rdata_1[29]
.sym 926 soc.memory.rdata_1[30]
.sym 927 soc.memory.rdata_1[31]
.sym 939 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 941 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 942 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 968 iomem_wdata[16]
.sym 970 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 972 soc.memory.rdata_1[30]
.sym 980 iomem_addr[13]
.sym 985 soc.memory.rdata_1[28]
.sym 987 soc.memory.rdata_1[29]
.sym 991 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 1000 soc.memory.ram01_WREN
.sym 1011 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 1020 soc.cpu.cpu_state[4]
.sym 1021 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 1023 UART_RX_SB_LUT4_I1_O[2]
.sym 1025 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O[2]
.sym 1027 soc.cpu.cpu_state[4]
.sym 1031 iomem_wdata[22]
.sym 1035 iomem_wdata[31]
.sym 1039 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 1149 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 1151 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 1178 iomem_addr[9]
.sym 1179 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 1180 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 1181 soc.cpu.instr_sub
.sym 1182 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 1201 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 1212 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 1221 soc.cpu.instr_sub
.sym 1222 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_22_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 1223 iomem_addr[7]
.sym 1230 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 1231 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 1232 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[8]
.sym 1234 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_22_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 1236 soc.cpu.is_compare
.sym 1237 soc.cpu.pcpi_rs2[19]
.sym 1246 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 1358 iomem_wdata[17]
.sym 1365 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 1384 soc.cpu.cpu_state[4]
.sym 1387 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 1404 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 1427 soc.cpu.cpu_state[4]
.sym 1429 soc.cpu.cpu_state[4]
.sym 1430 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 1432 iomem_addr[3]
.sym 1434 $PACKER_GND_NET
.sym 1435 UART_RX_SB_LUT4_I1_O[2]
.sym 1436 soc.cpu.mem_la_wdata[3]
.sym 1437 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 1438 soc.cpu.latched_compr_SB_LUT4_I1_1_I3[0]
.sym 1439 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 1440 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 1441 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 1445 soc.cpu.cpu_state[4]
.sym 1450 soc.cpu.cpu_state[4]
.sym 1451 $PACKER_VCC_NET
.sym 1559 soc.cpu.cpuregs.regs.0.0.1_RDATA_11[0]
.sym 1577 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 1595 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[12]
.sym 1597 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 1599 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[9]
.sym 1602 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 1615 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O_SB_LUT4_I0_O[0]
.sym 1635 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[14]
.sym 1637 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[11]
.sym 1645 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[1]
.sym 1647 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 1648 soc.cpu.is_lui_auipc_jal
.sym 1649 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 1651 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 1760 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[3]
.sym 1764 iomem_wdata[22]
.sym 1802 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[17]
.sym 1803 soc.cpu.pcpi_rs2[21]
.sym 1804 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[18]
.sym 1813 iomem_wdata[22]
.sym 1814 soc.cpu.pcpi_rs2[20]
.sym 1824 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[20]
.sym 1829 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[16]
.sym 1835 soc.cpu.pcpi_rs2[18]
.sym 1844 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[23]
.sym 1845 iomem_wdata[31]
.sym 1847 soc.cpu.pcpi_rs2[16]
.sym 1848 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 1849 soc.cpu.mem_la_wdata[2]
.sym 1850 soc.cpu.pcpi_rs2[10]
.sym 1851 soc.cpu.mem_la_wdata[4]
.sym 1852 soc.cpu.cpu_state[4]
.sym 1853 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O[2]
.sym 1854 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 1855 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 1856 soc.cpu.alu_out_SB_LUT4_O_27_I1[0]
.sym 1857 UART_RX_SB_LUT4_I1_O[2]
.sym 1859 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 1860 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 1864 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 1866 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 1871 soc.cpu.pcpi_rs2[18]
.sym 1966 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[2]
.sym 1967 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[30]
.sym 1968 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[26]
.sym 1969 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[27]
.sym 1970 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[24]
.sym 1971 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[25]
.sym 1972 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[29]
.sym 2014 soc.cpu.pcpi_rs2[18]
.sym 2034 soc.cpu.alu_out_SB_LUT4_O_25_I1[2]
.sym 2075 soc.cpu.mem_la_wdata[6]
.sym 2076 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[31]
.sym 2077 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_22_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 2078 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[22]
.sym 2080 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 2081 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 2082 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 2083 soc.cpu.cpu_state[2]
.sym 2084 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 2085 soc.cpu.is_compare
.sym 2086 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_9_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 2087 soc.cpu.pcpi_rs2[19]
.sym 2092 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 2190 soc.cpu.alu_out_SB_LUT4_O_27_I1[3]
.sym 2191 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 2192 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 2193 soc.cpu.instr_bgeu_SB_LUT4_I1_I3_SB_LUT4_O_I0[2]
.sym 2194 soc.cpu.alu_out_SB_LUT4_O_25_I1[3]
.sym 2195 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 2196 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[4]
.sym 2197 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[22]
.sym 2212 soc.cpu.reg_pc[11]
.sym 2239 $PACKER_VCC_NET
.sym 2240 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 2248 soc.cpu.alu_out_q[7]
.sym 2251 soc.cpu.instr_bgeu
.sym 2254 soc.cpu.alu_out_SB_LUT4_O_25_I1[2]
.sym 2284 soc.cpu.instr_bne
.sym 2286 soc.cpu.mem_la_wdata[3]
.sym 2287 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 2288 $PACKER_GND_NET
.sym 2290 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 2291 soc.cpu.alu_out_SB_LUT4_O_25_I1[1]
.sym 2292 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 2293 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 2294 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 2295 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[5]
.sym 2296 soc.cpu.latched_compr_SB_LUT4_I1_1_I3[0]
.sym 2297 UART_RX_SB_LUT4_I1_O[2]
.sym 2303 soc.cpu.cpu_state[4]
.sym 2307 soc.cpu.instr_bne
.sym 2396 soc.cpu.alu_out_SB_LUT4_O_26_I1[0]
.sym 2397 soc.cpu.alu_out_q[5]
.sym 2398 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[5]
.sym 2399 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[6]
.sym 2400 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[7]
.sym 2401 soc.cpu.alu_out_SB_LUT4_O_27_I1[1]
.sym 2402 soc.cpu.alu_out_SB_LUT4_O_26_I2[3]
.sym 2403 soc.cpu.alu_out_SB_LUT4_O_26_I2[2]
.sym 2414 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 2424 soc.cpu.alu_out_SB_LUT4_O_23_I2[1]
.sym 2447 soc.cpu.instr_bgeu_SB_LUT4_I1_I3_SB_LUT4_O_I0[1]
.sym 2449 soc.cpu.irq_pending[0]
.sym 2492 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[1]
.sym 2493 soc.cpu.irq_mask[1]
.sym 2494 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 2497 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O[1]
.sym 2498 soc.cpu.is_sltiu_bltu_sltu
.sym 2500 soc.cpu.is_lui_auipc_jal
.sym 2501 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 2502 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 2604 soc.cpu.irq_pending[2]
.sym 2605 soc.cpu.alu_out_SB_LUT4_O_26_I1[3]
.sym 2606 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[10]
.sym 2607 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O[0]
.sym 2608 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[8]
.sym 2609 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[15]
.sym 2610 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[9]
.sym 2611 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[11]
.sym 2617 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 2621 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 2654 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_24_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 2661 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 2662 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[5]
.sym 2668 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 2692 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 2697 soc.cpu.alu_out_q[5]
.sym 2699 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[5]
.sym 2700 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[0]
.sym 2701 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 2702 soc.cpu.cpu_state[4]
.sym 2703 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O[2]
.sym 2705 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 2706 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 2707 soc.cpu.cpu_state[4]
.sym 2708 UART_RX_SB_LUT4_I1_O[2]
.sym 2711 soc.cpu.alu_out_q[10]
.sym 2721 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 2722 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 2813 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[23]
.sym 2814 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[21]
.sym 2815 soc.cpu.irq_pending[1]
.sym 2816 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[19]
.sym 2817 soc.cpu.alu_out_SB_LUT4_O_21_I2[2]
.sym 2818 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[14]
.sym 2819 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[22]
.sym 2820 soc.cpu.irq_pending_SB_DFFESR_Q_E
.sym 2824 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 2831 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 2832 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 2840 soc.cpu.alu_out_SB_LUT4_O_20_I1[2]
.sym 2842 soc.cpu.decoded_imm[8]
.sym 2844 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 2863 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 2867 soc.cpu.pcpi_rs2[10]
.sym 2873 soc.cpu.instr_sub
.sym 2880 soc.cpu.mem_la_wdata[6]
.sym 2889 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 2908 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[12]
.sym 2909 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 2910 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 2911 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_9_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 2912 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 2913 soc.cpu.is_compare
.sym 2915 soc.cpu.pcpi_rs2[19]
.sym 2916 soc.cpu.cpu_state[2]
.sym 2917 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 2918 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 2919 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 2920 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[31]
.sym 2925 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 3025 soc.cpu.alu_out_SB_LUT4_O_5_I1[0]
.sym 3026 soc.cpu.alu_out_SB_LUT4_O_1_I2[0]
.sym 3027 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[17]
.sym 3028 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[16]
.sym 3029 soc.cpu.alu_out_SB_LUT4_O_21_I2[3]
.sym 3030 soc.cpu.alu_out_q[10]
.sym 3031 soc.cpu.alu_out_SB_LUT4_O_21_I1[1]
.sym 3032 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[18]
.sym 3051 soc.cpu.pcpi_rs2[14]
.sym 3088 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 3089 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 3091 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_11_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 3095 soc.cpu.irq_pending_SB_DFFESR_Q_E
.sym 3096 soc.cpu.irq_pending_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 3099 soc.cpu.irq_pending_SB_DFFESR_Q_E
.sym 3103 soc.cpu.pcpi_rs2[21]
.sym 3104 soc.cpu.alu_out_SB_LUT4_O_25_I1[2]
.sym 3106 soc.cpu.irq_pending[1]
.sym 3111 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 3122 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 3131 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 3133 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 3135 soc.cpu.irq_pending[1]
.sym 3136 UART_RX_SB_LUT4_I1_O[2]
.sym 3137 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 3138 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 3139 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 3140 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 3141 soc.cpu.alu_out_SB_LUT4_O_25_I1[1]
.sym 3142 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 3143 $PACKER_GND_NET
.sym 3144 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 3145 soc.cpu.latched_compr_SB_LUT4_I1_1_I3[0]
.sym 3146 soc.cpu.cpu_state[4]
.sym 3147 UART_RX_SB_LUT4_I1_O[2]
.sym 3149 soc.cpu.instr_bne
.sym 3157 soc.cpu.cpu_state[4]
.sym 3158 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 3252 soc.cpu.instr_bgeu_SB_LUT4_I1_O[2]
.sym 3255 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[31]
.sym 3256 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[1]
.sym 3261 soc.cpu.alu_out_q[10]
.sym 3269 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_9_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 3280 soc.cpu.decoded_imm[14]
.sym 3304 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 3310 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 3311 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[30]
.sym 3312 soc.cpu.alu_out_SB_LUT4_O_26_I1[1]
.sym 3314 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 3343 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[1]
.sym 3346 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O[1]
.sym 3347 soc.cpu.irq_mask[1]
.sym 3348 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 3351 soc.cpu.is_sltiu_bltu_sltu
.sym 3353 soc.cpu.timer[31]
.sym 3354 soc.cpu.is_lui_auipc_jal
.sym 3355 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 3356 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 3357 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[1]
.sym 3456 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 3457 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[0]
.sym 3458 soc.cpu.mem_do_rinst_SB_LUT4_I2_O[1]
.sym 3459 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 3461 soc.cpu.irq_delay
.sym 3462 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O[1]
.sym 3475 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 3512 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 3513 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 3549 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 3550 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 3552 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 3553 UART_RX_SB_LUT4_I1_O[2]
.sym 3554 soc.cpu.cpu_state[4]
.sym 3555 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[1]
.sym 3556 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 3557 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 3558 soc.cpu.cpu_state[6]
.sym 3560 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[0]
.sym 3561 soc.cpu.mem_do_rdata_SB_DFFESS_Q_E
.sym 3562 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O[2]
.sym 3563 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[0]
.sym 3566 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 3568 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 3664 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[2]
.sym 3665 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1[2]
.sym 3666 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 3668 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 3669 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1[1]
.sym 3670 soc.cpu.cpu_state[0]
.sym 3671 soc.cpu.cpu_state[4]
.sym 3684 soc.cpu.instr_bne
.sym 3686 soc.cpu.latched_compr_SB_LUT4_I1_1_I3[0]
.sym 3695 soc.cpu.instr_rdcycleh
.sym 3712 soc.cpu.alu_out_SB_LUT4_O_25_I1[1]
.sym 3725 soc.cpu.irq_active
.sym 3728 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[0]
.sym 3746 soc.cpu.instr_bgeu_SB_LUT4_I1_O[1]
.sym 3755 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 3757 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 3760 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 3761 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 3762 soc.cpu.mem_do_rinst_SB_LUT4_I2_O[0]
.sym 3763 soc.cpu.instr_sw_SB_LUT4_I0_O[0]
.sym 3764 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 3765 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 3766 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_9_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 3767 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 3768 soc.cpu.is_compare
.sym 3769 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 3770 soc.cpu.pcpi_rs2[19]
.sym 3771 soc.cpu.cpu_state[2]
.sym 3773 soc.cpu.alu_out_SB_LUT4_O_25_I1[1]
.sym 3777 soc.cpu.instr_bgeu_SB_LUT4_I1_O[1]
.sym 3874 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[1]
.sym 3877 soc.cpu.mem_do_rdata_SB_DFFESS_Q_E
.sym 3878 soc.cpu.mem_do_rinst_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 3879 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 3880 soc.cpu.mem_do_rinst_SB_LUT4_I2_O[0]
.sym 3900 soc.cpu.alu_out_q[28]
.sym 3902 soc.cpu.cpu_state[4]
.sym 3922 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_R
.sym 3926 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 3932 soc.cpu.cpu_state[4]
.sym 3933 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O[0]
.sym 3934 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 3942 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 3943 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 3944 soc.cpu.cpu_state[4]
.sym 3965 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 3969 UART_RX_SB_LUT4_I1_O[2]
.sym 3970 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 3972 $PACKER_GND_NET
.sym 3973 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 3974 soc.cpu.alu_out_SB_LUT4_O_25_I1[1]
.sym 3975 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 3976 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 3977 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 3979 soc.cpu.cpu_state[4]
.sym 3980 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[1]
.sym 3986 soc.cpu.instr_bne
.sym 4085 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 4086 soc.cpu.instr_sw_SB_LUT4_I0_O[0]
.sym 4087 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 4088 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 4089 soc.cpu.mem_do_rinst_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 4090 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 4091 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 4092 soc.cpu.cpu_state[6]
.sym 4122 soc.cpu.pcpi_rs2[22]
.sym 4129 soc.cpu.decoder_trigger
.sym 4140 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_I3_O[3]
.sym 4142 soc.cpu.mem_do_wdata_SB_DFFESS_Q_E
.sym 4148 soc.cpu.mem_do_rinst
.sym 4150 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 4151 soc.cpu.mem_do_wdata_SB_DFFESS_Q_E
.sym 4155 soc.cpu.do_waitirq_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 4158 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 4160 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_I3_O[3]
.sym 4161 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_I3_O[2]
.sym 4164 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 4171 soc.cpu.instr_sll_SB_LUT4_I0_O[2]
.sym 4182 soc.cpu.reg_pc[19]
.sym 4193 soc.cpu.mem_do_wdata_SB_DFFESS_Q_E
.sym 4194 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_I3_O[3]
.sym 4196 UART_RX_SB_LUT4_I1_O[2]
.sym 4199 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 4202 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[1]
.sym 4203 soc.cpu.cpu_state[6]
.sym 4204 soc.cpu.is_lui_auipc_jal
.sym 4205 soc.cpu.is_sltiu_bltu_sltu
.sym 4206 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 4207 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O[1]
.sym 4312 soc.cpu.instr_sh_SB_LUT4_I1_O[2]
.sym 4313 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 4314 soc.cpu.instr_sb_SB_LUT4_I1_O[0]
.sym 4315 soc.cpu.instr_sh_SB_LUT4_I0_O[1]
.sym 4316 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 4317 soc.cpu.instr_sw_SB_LUT4_I0_O[3]
.sym 4318 soc.cpu.instr_sb_SB_LUT4_I1_O[2]
.sym 4319 soc.cpu.instr_sh_SB_LUT4_I0_O[2]
.sym 4342 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 4356 soc.cpu.cpu_state[6]
.sym 4375 soc.cpu.cpu_state[3]
.sym 4377 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 4378 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 4379 soc.cpu.cpu_state[5]
.sym 4386 soc.cpu.cpu_state[6]
.sym 4388 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 4389 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 4400 soc.cpu.cpu_state[4]
.sym 4418 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 4419 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_11_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 4421 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 4423 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 4425 soc.cpu.instr_sw_SB_LUT4_I0_O[2]
.sym 4426 soc.cpu.is_sll_srl_sra
.sym 4427 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[1]
.sym 4428 soc.cpu.is_sll_srl_sra
.sym 4430 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O[2]
.sym 4431 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 4432 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O[2]
.sym 4433 soc.cpu.cpu_state[6]
.sym 4434 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 4539 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_I1[1]
.sym 4540 soc.cpu.instr_lw_SB_LUT4_I0_O[1]
.sym 4541 soc.cpu.instr_sh_SB_LUT4_I0_O[3]
.sym 4543 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_I1[0]
.sym 4544 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O[1]
.sym 4545 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 4546 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 4565 soc.cpu.pcpi_rs2[18]
.sym 4581 soc.cpu.alu_out_q[29]
.sym 4602 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 4613 soc.cpu.instr_sh_SB_LUT4_I0_O[2]
.sym 4619 soc.cpu.instr_sw
.sym 4623 soc.cpu.instr_sb
.sym 4625 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 4636 soc.cpu.instr_bgeu_SB_LUT4_I1_O[1]
.sym 4647 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 4648 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 4650 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 4651 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 4652 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_9_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 4653 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 4654 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 4655 soc.cpu.cpu_state[2]
.sym 4657 soc.cpu.is_compare
.sym 4658 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 4659 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 4661 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 4670 soc.cpu.alu_out_SB_LUT4_O_25_I1[1]
.sym 4766 soc.cpu.alu_out_q[26]
.sym 4768 soc.cpu.alu_out_SB_LUT4_O_5_I1[1]
.sym 4769 soc.cpu.alu_out_SB_LUT4_O_1_I2[1]
.sym 4771 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]
.sym 4772 soc.cpu.alu_out_SB_LUT4_O_5_I1[2]
.sym 4773 soc.cpu.alu_out_q[30]
.sym 4832 soc.cpu.cpuregs_rs1[21]
.sym 4842 soc.cpu.latched_is_lh_SB_DFFESR_Q_E
.sym 4844 soc.cpu.latched_is_lh_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 4853 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 4873 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 4877 UART_RX_SB_LUT4_I1_O[2]
.sym 4882 soc.cpu.alu_out_SB_LUT4_O_25_I1[1]
.sym 4883 soc.cpu.instr_sw
.sym 4884 soc.cpu.alu_out_q[30]
.sym 4886 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 4887 soc.cpu.cpu_state[4]
.sym 4898 soc.cpu.instr_bne
.sym 4991 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 4992 soc.cpu.instr_sw
.sym 4994 display.second_timer_state[4]
.sym 4995 display.second_timer_state[3]
.sym 4996 display.second_timer_state[1]
.sym 4997 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I1_O[2]
.sym 4998 display.second_timer_state[2]
.sym 5042 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 5048 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 5051 soc.cpu.latched_is_lh_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 5063 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[1]
.sym 5082 soc.cpu.alu_out_q[26]
.sym 5088 soc.cpu.is_sltiu_bltu_sltu
.sym 5098 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 5198 display.second_timer_state_SB_LUT4_O_14_I3
.sym 5199 display.second_timer_state_SB_LUT4_O_13_I3
.sym 5200 display.second_timer_state_SB_LUT4_O_12_I3
.sym 5201 display.second_timer_state_SB_LUT4_O_11_I3
.sym 5202 display.second_timer_state_SB_LUT4_O_10_I3
.sym 5203 display.second_timer_state_SB_LUT4_O_9_I3
.sym 5204 display.second_timer_state_SB_LUT4_O_8_I3
.sym 5209 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 5246 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 5254 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 5256 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 5279 gpio_in[0]
.sym 5293 soc.cpu.is_sll_srl_sra
.sym 5297 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O[2]
.sym 5300 soc.cpu.is_sll_srl_sra
.sym 5304 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O[2]
.sym 5405 display.second_timer_state_SB_LUT4_O_7_I3
.sym 5406 display.second_timer_state_SB_LUT4_O_6_I3
.sym 5407 display.second_timer_state[10]
.sym 5408 display.second_timer_state[11]
.sym 5409 display.second_timer_state[12]
.sym 5410 display.second_timer_state_SB_LUT4_O_5_I3
.sym 5411 display.second_timer_state[14]
.sym 5412 display.second_timer_state[15]
.sym 5432 soc.cpu.latched_compr_SB_LUT4_I1_1_O[1]
.sym 5500 soc.cpu.alu_out_SB_LUT4_O_25_I1[1]
.sym 5501 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 5502 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 5506 display.second_timer_state[9]
.sym 5512 soc.cpu.is_compare
.sym 5614 display.second_timer_state[16]
.sym 5615 display.second_timer_state[17]
.sym 5616 display.second_timer_state_SB_LUT4_O_4_I3
.sym 5617 display.second_timer_state[19]
.sym 5618 display.second_timer_state_SB_LUT4_O_3_I3
.sym 5619 display.second_timer_state_SB_LUT4_O_2_I3
.sym 5620 display.second_timer_state_SB_LUT4_O_1_I3
.sym 5621 display.second_timer_state_SB_LUT4_O_1_I3_SB_LUT4_I1_I2[0]
.sym 5663 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 5685 soc.cpu.instr_bne
.sym 5686 $PACKER_VCC_NET
.sym 5711 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 5716 display.second_timer_state_SB_LUT4_O_5_I3
.sym 5826 display.second_timer_state[18]
.sym 5827 display.second_timer_state_SB_LUT4_O_1_I3_SB_LUT4_I1_O[0]
.sym 5828 display.second_timer_state[9]
.sym 5829 display.second_timer_state[20]
.sym 5830 display.second_timer_state[21]
.sym 5831 soc.cpu.is_compare
.sym 5832 display.second_timer_state[22]
.sym 5833 display.second_timer_state_SB_LUT4_O_1_I3_SB_LUT4_I1_O[1]
.sym 5915 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 5923 display.refresh_timer_state[6]
.sym 5941 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 5948 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 6053 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 6055 display.refresh_timer_state[9]
.sym 6056 display.refresh_timer_state[10]
.sym 6150 soc.cpu.instr_sw_SB_LUT4_I1_O[2]
.sym 6357 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 6386 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 6673 soc.cpu.mem_rdata_SB_LUT4_O_7_I0_SB_LUT4_O_I3[3]
.sym 6674 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[0]
.sym 6675 soc.spimemio.config_en_SB_LUT4_I1_O[0]
.sym 6676 soc.cpu.mem_rdata_SB_LUT4_O_3_I0_SB_LUT4_O_I3[3]
.sym 6677 soc.cpu.mem_rdata_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]
.sym 6678 soc.cpu.mem_rdata_SB_LUT4_O_12_I0[0]
.sym 6679 soc.cpu.mem_rdata_SB_LUT4_O_14_I0[0]
.sym 6680 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[0]
.sym 6690 UART_RX_SB_LUT4_I1_O[2]
.sym 6691 soc.cpu.mem_rdata_SB_LUT4_O_5_I0_SB_LUT4_O_I3[3]
.sym 6692 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 6695 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 6715 iomem_addr[16]
.sym 6716 soc.memory.rdata_0[16]
.sym 6717 soc.memory.rdata_0[27]
.sym 6718 soc.memory.wen[3]
.sym 6721 flash_clk_SB_LUT4_I3_O[2]
.sym 6723 soc.memory.rdata_1[26]
.sym 6724 soc.memory.wen[2]
.sym 6726 soc.memory.rdata_1[25]
.sym 6727 iomem_addr[16]
.sym 6728 soc.memory.rdata_0[18]
.sym 6729 flash_clk_SB_LUT4_I3_O[2]
.sym 6731 soc.memory.rdata_0[26]
.sym 6732 soc.memory.rdata_1[16]
.sym 6736 soc.memory.rdata_1[18]
.sym 6738 soc.memory.rdata_1[23]
.sym 6740 soc.memory.rdata_0[22]
.sym 6741 soc.memory.rdata_1[27]
.sym 6742 soc.memory.rdata_0[23]
.sym 6744 soc.memory.rdata_1[22]
.sym 6745 soc.memory.rdata_0[25]
.sym 6748 iomem_addr[16]
.sym 6749 soc.memory.rdata_1[23]
.sym 6750 soc.memory.rdata_0[23]
.sym 6751 flash_clk_SB_LUT4_I3_O[2]
.sym 6754 soc.memory.rdata_1[27]
.sym 6755 iomem_addr[16]
.sym 6756 flash_clk_SB_LUT4_I3_O[2]
.sym 6757 soc.memory.rdata_0[27]
.sym 6760 soc.memory.rdata_1[22]
.sym 6761 iomem_addr[16]
.sym 6762 soc.memory.rdata_0[22]
.sym 6766 soc.memory.wen[3]
.sym 6767 soc.memory.wen[2]
.sym 6772 soc.memory.rdata_0[18]
.sym 6773 soc.memory.rdata_1[18]
.sym 6774 iomem_addr[16]
.sym 6775 flash_clk_SB_LUT4_I3_O[2]
.sym 6778 soc.memory.rdata_0[25]
.sym 6779 iomem_addr[16]
.sym 6780 flash_clk_SB_LUT4_I3_O[2]
.sym 6781 soc.memory.rdata_1[25]
.sym 6784 iomem_addr[16]
.sym 6785 flash_clk_SB_LUT4_I3_O[2]
.sym 6786 soc.memory.rdata_0[26]
.sym 6787 soc.memory.rdata_1[26]
.sym 6790 soc.memory.rdata_0[16]
.sym 6791 iomem_addr[16]
.sym 6792 soc.memory.rdata_1[16]
.sym 6793 flash_clk_SB_LUT4_I3_O[2]
.sym 6825 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1[0]
.sym 6826 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 6829 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 6830 reset_cnt[0]
.sym 6831 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 6832 soc.cpu.resetn_SB_LUT4_I3_O
.sym 6833 soc.cpu.mem_rdata_SB_LUT4_O_9_I0_SB_LUT4_O_1_I3[2]
.sym 6834 soc.cpu.mem_rdata_SB_LUT4_O_12_I0[0]
.sym 6836 soc.cpu.pcpi_rs2[8]
.sym 6837 iomem_wdata[19]
.sym 6838 soc.memory.wen[2]
.sym 6839 $PACKER_GND_NET
.sym 6840 soc.memory.rdata_1[25]
.sym 6841 iomem_wdata[20]
.sym 6842 soc.memory.rdata_1[21]
.sym 6843 iomem_wdata[19]
.sym 6844 iomem_wdata[20]
.sym 6845 iomem_wdata[26]
.sym 6846 soc.memory.rdata_1[31]
.sym 6847 soc.memory.rdata_1[26]
.sym 6848 soc.spimemio.config_en_SB_LUT4_I1_O[0]
.sym 6854 soc.memory.rdata_0[31]
.sym 6856 soc.memory.rdata_0[24]
.sym 6860 soc.memory.rdata_0[28]
.sym 6863 soc.cpu.mem_rdata_SB_LUT4_O_10_I0_SB_LUT4_O_I0[2]
.sym 6868 UART_RX_SB_LUT4_I1_O[2]
.sym 6870 iomem_addr[16]
.sym 6873 soc.memory.rdata_1[20]
.sym 6878 iomem_addr[16]
.sym 6879 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 6880 soc.memory.rdata_1[28]
.sym 6882 soc.memory.rdata_1[29]
.sym 6886 UART_RX_SB_LUT4_I1_O[2]
.sym 6887 soc.cpu.mem_rdata_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 6889 soc.cpu.mem_rdata_SB_LUT4_O_4_I0_SB_LUT4_O_I3[3]
.sym 6894 $PACKER_GND_NET
.sym 6904 reset_cnt[2]
.sym 6907 reset_cnt[5]
.sym 6919 reset_cnt[1]
.sym 6925 soc.cpu.resetn_SB_LUT4_I3_O
.sym 6929 reset_cnt[3]
.sym 6930 reset_cnt[4]
.sym 6931 reset_cnt[0]
.sym 6932 soc.cpu.resetn_SB_LUT4_O_I1[0]
.sym 6934 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[1]
.sym 6936 soc.cpu.resetn_SB_LUT4_I3_O
.sym 6937 reset_cnt[0]
.sym 6940 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 6943 reset_cnt[1]
.sym 6944 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[1]
.sym 6946 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 6949 reset_cnt[2]
.sym 6950 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 6952 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[4]
.sym 6954 reset_cnt[3]
.sym 6956 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 6958 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[5]
.sym 6960 reset_cnt[4]
.sym 6962 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[4]
.sym 6967 reset_cnt[5]
.sym 6968 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[5]
.sym 6971 reset_cnt[2]
.sym 6972 reset_cnt[4]
.sym 6973 reset_cnt[3]
.sym 6974 reset_cnt[5]
.sym 6977 soc.cpu.resetn_SB_LUT4_O_I1[0]
.sym 6978 reset_cnt[0]
.sym 6979 reset_cnt[1]
.sym 6982 clk$SB_IO_IN_$glb_clk
.sym 7013 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_O_I2[2]
.sym 7014 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 7015 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[2]
.sym 7024 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 7026 iomem_addr[3]
.sym 7027 iomem_wdata[21]
.sym 7028 iomem_wdata[24]
.sym 7029 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 7031 soc.cpu.reg_sh[0]
.sym 7037 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 7038 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[8]
.sym 7042 soc.cpu.resetn_SB_LUT4_I3_O
.sym 7043 UART_RX_SB_LUT4_I1_O[2]
.sym 7156 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[8]
.sym 7157 soc.cpu.alu_out_SB_LUT4_O_24_I2[1]
.sym 7158 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 7159 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[3]
.sym 7160 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_31_O[2]
.sym 7161 soc.cpu.alu_out_SB_LUT4_O_30_I2[1]
.sym 7162 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[3]
.sym 7167 iomem_wdata[28]
.sym 7168 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 7169 soc.cpu.cpu_state[4]
.sym 7172 soc.cpu.cpu_state[4]
.sym 7174 iomem_addr[10]
.sym 7177 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O[2]
.sym 7178 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_23_O_SB_LUT4_I0_O[3]
.sym 7180 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 7181 $PACKER_VCC_NET
.sym 7185 $PACKER_VCC_NET
.sym 7188 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 7189 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 7190 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 7202 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 7204 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 7207 soc.cpu.alu_out_SB_LUT4_O_31_I2[1]
.sym 7208 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 7210 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 7211 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 7215 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 7223 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 7225 soc.cpu.alu_out_SB_LUT4_O_31_I2[0]
.sym 7229 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 7230 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 7232 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 7248 soc.cpu.alu_out_SB_LUT4_O_31_I2[0]
.sym 7250 soc.cpu.alu_out_SB_LUT4_O_31_I2[1]
.sym 7259 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 7260 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 7261 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 7262 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 7271 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 7273 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 7276 clk$SB_IO_IN_$glb_clk
.sym 7302 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[0]
.sym 7303 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[3]
.sym 7304 soc.cpu.alu_out_SB_LUT4_O_18_I2[3]
.sym 7305 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 7306 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[7]
.sym 7307 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[15]
.sym 7308 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[2]
.sym 7309 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[6]
.sym 7312 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[3]
.sym 7314 UART_RX_SB_LUT4_I1_O[2]
.sym 7315 soc.cpu.alu_out_SB_LUT4_O_30_I2[1]
.sym 7316 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 7317 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 7319 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 7320 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 7321 iomem_addr[14]
.sym 7322 iomem_addr[14]
.sym 7323 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[8]
.sym 7324 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_24_O_SB_LUT4_I0_O[3]
.sym 7325 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_22_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 7326 soc.cpu.instr_sll_SB_LUT4_I0_I2[2]
.sym 7328 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 7329 soc.cpu.alu_out_q[0]
.sym 7330 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 7332 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 7334 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_19_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 7335 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 7337 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[1]
.sym 7343 soc.cpu.instr_sub
.sym 7345 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 7346 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 7350 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 7351 soc.cpu.is_compare_SB_LUT4_I0_1_I2[2]
.sym 7352 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 7354 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_22_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 7355 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 7357 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 7358 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 7359 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 7360 soc.cpu.is_compare_SB_LUT4_I0_1_I2[3]
.sym 7361 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 7364 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 7365 soc.cpu.is_compare
.sym 7368 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 7369 $PACKER_VCC_NET
.sym 7373 soc.cpu.is_compare
.sym 7374 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 7378 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_22_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 7382 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 7383 soc.cpu.instr_sub
.sym 7384 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 7385 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 7388 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 7389 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 7391 $PACKER_VCC_NET
.sym 7394 soc.cpu.is_compare_SB_LUT4_I0_1_I2[2]
.sym 7395 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 7396 soc.cpu.is_compare_SB_LUT4_I0_1_I2[3]
.sym 7397 soc.cpu.is_compare
.sym 7402 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 7406 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 7412 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 7413 soc.cpu.is_compare
.sym 7414 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 7415 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 7419 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 7461 soc.cpu.latched_compr_SB_LUT4_I1_1_I3[0]
.sym 7463 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 7467 iomem_addr[2]
.sym 7468 soc.cpu.mem_la_wdata[3]
.sym 7470 iomem_addr[6]
.sym 7472 $PACKER_GND_NET
.sym 7473 soc.cpu.mem_la_wdata[2]
.sym 7474 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_25_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 7475 UART_RX_SB_LUT4_I1_O[2]
.sym 7476 soc.cpu.mem_rdata_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 7477 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 7478 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_22_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 7479 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[15]
.sym 7480 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 7481 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 7482 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 7484 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 7490 soc.cpu.mem_la_wdata[4]
.sym 7491 soc.cpu.mem_la_wdata[2]
.sym 7493 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 7494 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[1]
.sym 7495 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[5]
.sym 7496 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[2]
.sym 7498 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[0]
.sym 7499 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[3]
.sym 7502 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[7]
.sym 7505 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[6]
.sym 7510 soc.cpu.mem_la_wdata[5]
.sym 7512 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 7513 soc.cpu.mem_la_wdata[6]
.sym 7514 soc.cpu.mem_la_wdata[3]
.sym 7517 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 7520 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 7522 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 7524 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[0]
.sym 7525 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 7528 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 7530 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[1]
.sym 7531 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 7534 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 7536 soc.cpu.mem_la_wdata[2]
.sym 7537 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[2]
.sym 7540 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 7542 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[3]
.sym 7543 soc.cpu.mem_la_wdata[3]
.sym 7546 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[4]
.sym 7548 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 7549 soc.cpu.mem_la_wdata[4]
.sym 7552 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[5]
.sym 7554 soc.cpu.mem_la_wdata[5]
.sym 7555 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[5]
.sym 7558 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[6]
.sym 7560 soc.cpu.mem_la_wdata[6]
.sym 7561 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[6]
.sym 7564 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[7]
.sym 7566 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 7567 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[7]
.sym 7608 soc.cpu.mem_la_wdata[4]
.sym 7609 soc.cpu.mem_la_wdata[3]
.sym 7610 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 7613 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 7614 iomem_addr[5]
.sym 7616 iomem_addr[15]
.sym 7617 iomem_wdata[21]
.sym 7618 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 7619 soc.cpu.is_lui_auipc_jal
.sym 7620 soc.cpu.mem_la_wdata[5]
.sym 7622 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_23_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 7623 soc.cpu.mem_la_wdata[6]
.sym 7624 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 7625 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 7627 soc.cpu.mem_la_wdata[5]
.sym 7628 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 7630 soc.cpu.alu_out_SB_LUT4_O_20_I1[2]
.sym 7631 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[8]
.sym 7632 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[7]
.sym 7637 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[14]
.sym 7639 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[11]
.sym 7642 soc.cpu.pcpi_rs2[10]
.sym 7643 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[12]
.sym 7645 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[13]
.sym 7647 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[8]
.sym 7650 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 7652 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 7653 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 7654 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 7655 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[9]
.sym 7656 soc.cpu.alu_out_SB_LUT4_O_20_I1[2]
.sym 7657 soc.cpu.pcpi_rs2[8]
.sym 7661 soc.cpu.pcpi_rs2[12]
.sym 7663 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[15]
.sym 7667 soc.cpu.pcpi_rs2[14]
.sym 7669 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[8]
.sym 7671 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[8]
.sym 7672 soc.cpu.pcpi_rs2[8]
.sym 7675 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[9]
.sym 7677 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[9]
.sym 7678 soc.cpu.alu_out_SB_LUT4_O_20_I1[2]
.sym 7681 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[10]
.sym 7683 soc.cpu.pcpi_rs2[10]
.sym 7684 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 7687 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[11]
.sym 7689 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[11]
.sym 7690 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 7693 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[12]
.sym 7695 soc.cpu.pcpi_rs2[12]
.sym 7696 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[12]
.sym 7699 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[13]
.sym 7701 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 7702 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[13]
.sym 7705 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[14]
.sym 7707 soc.cpu.pcpi_rs2[14]
.sym 7708 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[14]
.sym 7711 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[15]
.sym 7713 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 7714 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[15]
.sym 7751 soc.cpu.instr_timer
.sym 7753 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[2]
.sym 7755 soc.cpu.alu_out_SB_LUT4_O_27_I1[0]
.sym 7756 soc.cpu.mem_la_wdata[2]
.sym 7757 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 7758 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 7760 soc.cpu.mem_la_wdata[4]
.sym 7762 soc.cpu.pcpi_rs2[10]
.sym 7763 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 7764 soc.cpu.cpu_state[4]
.sym 7765 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[13]
.sym 7767 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 7768 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 7769 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 7770 soc.cpu.pcpi_rs2[12]
.sym 7771 soc.cpu.pcpi_rs2[12]
.sym 7772 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 7773 $PACKER_VCC_NET
.sym 7777 soc.cpu.pcpi_rs2[14]
.sym 7778 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 7779 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[15]
.sym 7784 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[22]
.sym 7786 soc.cpu.pcpi_rs2[19]
.sym 7787 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 7788 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[17]
.sym 7789 soc.cpu.pcpi_rs2[16]
.sym 7790 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[20]
.sym 7792 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[23]
.sym 7793 soc.cpu.pcpi_rs2[18]
.sym 7794 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[19]
.sym 7796 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[21]
.sym 7797 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 7798 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[18]
.sym 7799 soc.cpu.pcpi_rs2[21]
.sym 7801 soc.cpu.pcpi_rs2[20]
.sym 7814 soc.cpu.pcpi_rs2[22]
.sym 7815 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[16]
.sym 7816 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[16]
.sym 7818 soc.cpu.pcpi_rs2[16]
.sym 7819 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[16]
.sym 7822 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[17]
.sym 7824 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[17]
.sym 7825 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 7828 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[18]
.sym 7830 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[18]
.sym 7831 soc.cpu.pcpi_rs2[18]
.sym 7834 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[19]
.sym 7836 soc.cpu.pcpi_rs2[19]
.sym 7837 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[19]
.sym 7840 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[20]
.sym 7842 soc.cpu.pcpi_rs2[20]
.sym 7843 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[20]
.sym 7846 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[21]
.sym 7848 soc.cpu.pcpi_rs2[21]
.sym 7849 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[21]
.sym 7852 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[22]
.sym 7854 soc.cpu.pcpi_rs2[22]
.sym 7855 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[22]
.sym 7858 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[23]
.sym 7860 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 7861 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[23]
.sym 7898 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 7900 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 7901 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 7902 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[23]
.sym 7903 soc.cpu.alu_out_SB_LUT4_O_30_I2[1]
.sym 7904 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 7906 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[19]
.sym 7907 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 7908 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[21]
.sym 7910 soc.cpu.cpu_state[2]
.sym 7911 soc.cpu.pcpi_rs2[19]
.sym 7912 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[22]
.sym 7913 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 7914 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 7915 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 7916 soc.cpu.alu_out_SB_LUT4_O_26_I1[1]
.sym 7917 soc.cpu.alu_out_SB_LUT4_O_29_I2[1]
.sym 7918 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[1]
.sym 7919 soc.cpu.instr_sll_SB_LUT4_I0_I2[2]
.sym 7920 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[1]
.sym 7921 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[9]
.sym 7922 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_19_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 7923 soc.cpu.cpu_state[4]
.sym 7924 soc.cpu.pcpi_rs2[22]
.sym 7925 soc.cpu.alu_out_q[0]
.sym 7926 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[23]
.sym 7934 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 7935 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[27]
.sym 7938 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[1]
.sym 7939 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 7940 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[1]
.sym 7941 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[30]
.sym 7942 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[26]
.sym 7944 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[24]
.sym 7945 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[25]
.sym 7946 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[29]
.sym 7951 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 7952 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 7957 $PACKER_VCC_NET
.sym 7958 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 7961 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[28]
.sym 7963 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[24]
.sym 7965 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 7966 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[24]
.sym 7969 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[25]
.sym 7971 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 7972 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[25]
.sym 7975 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[26]
.sym 7977 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[1]
.sym 7978 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[26]
.sym 7981 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[27]
.sym 7983 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[27]
.sym 7984 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 7987 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[28]
.sym 7989 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[28]
.sym 7990 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[1]
.sym 7993 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[29]
.sym 7995 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[29]
.sym 7996 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 7999 $nextpnr_ICESTORM_LC_7$I3
.sym 8001 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[30]
.sym 8002 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 8005 $nextpnr_ICESTORM_LC_7$COUT
.sym 8008 $PACKER_VCC_NET
.sym 8009 $nextpnr_ICESTORM_LC_7$I3
.sym 8037 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O[2]
.sym 8038 soc.cpu.alu_out_SB_LUT4_O_25_I2[2]
.sym 8039 soc.cpu.alu_out_SB_LUT4_O_24_I2[0]
.sym 8040 soc.cpu.alu_out_SB_LUT4_O_22_I2[0]
.sym 8041 soc.cpu.alu_out_SB_LUT4_O_20_I2[2]
.sym 8042 soc.cpu.alu_out_q[7]
.sym 8043 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[28]
.sym 8044 soc.cpu.instr_bgeu_SB_LUT4_I1_I3_SB_LUT4_O_I0[3]
.sym 8046 UART_RX_SB_LUT4_I1_O[2]
.sym 8047 UART_RX_SB_LUT4_I1_O[2]
.sym 8049 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 8050 iomem_addr[3]
.sym 8053 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[5]
.sym 8057 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 8058 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 8059 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 8061 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 8062 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 8063 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_25_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 8064 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[31]
.sym 8065 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 8066 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 8067 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_22_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 8068 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_7_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 8069 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 8070 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 8071 UART_RX_SB_LUT4_I1_O[2]
.sym 8072 soc.cpu.alu_out_SB_LUT4_O_25_I2[2]
.sym 8073 $nextpnr_ICESTORM_LC_7$COUT
.sym 8080 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 8085 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 8090 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 8100 soc.cpu.alu_out_SB_LUT4_O_26_I1[1]
.sym 8101 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 8103 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[31]
.sym 8104 soc.cpu.alu_out_SB_LUT4_O_25_I1[2]
.sym 8105 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_9_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 8110 $nextpnr_ICESTORM_LC_8$I3
.sym 8112 soc.cpu.alu_out_SB_LUT4_O_25_I1[2]
.sym 8113 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[31]
.sym 8120 $nextpnr_ICESTORM_LC_8$I3
.sym 8126 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 8132 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_9_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 8138 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 8142 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 8149 soc.cpu.alu_out_SB_LUT4_O_26_I1[1]
.sym 8155 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 8184 soc.cpu.alu_out_SB_LUT4_O_23_I2[1]
.sym 8185 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[0]
.sym 8186 soc.cpu.alu_out_SB_LUT4_O_25_I1[0]
.sym 8187 soc.cpu.alu_out_SB_LUT4_O_18_I2[1]
.sym 8188 soc.cpu.alu_out_SB_LUT4_O_23_I2[2]
.sym 8189 soc.cpu.alu_out_SB_LUT4_O_18_I2[2]
.sym 8190 soc.cpu.alu_out_q[13]
.sym 8191 soc.cpu.alu_out_SB_LUT4_O_27_I1[2]
.sym 8193 soc.cpu.mem_rdata_SB_LUT4_O_5_I0_SB_LUT4_O_I3[3]
.sym 8195 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 8196 soc.cpu.irq_mask[1]
.sym 8197 soc.cpu.timer[10]
.sym 8199 soc.cpu.alu_out_SB_LUT4_O_22_I2[0]
.sym 8201 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 8202 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 8205 soc.cpu.is_sltiu_bltu_sltu
.sym 8207 soc.cpu.alu_out_SB_LUT4_O_20_I1[2]
.sym 8208 soc.cpu.mem_la_wdata[5]
.sym 8209 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 8210 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[7]
.sym 8211 soc.cpu.mem_la_wdata[6]
.sym 8212 soc.cpu.pcpi_rs2[8]
.sym 8213 soc.cpu.instr_sub
.sym 8214 soc.cpu.irq_mask[2]
.sym 8215 soc.cpu.alu_out_SB_LUT4_O_25_I1[2]
.sym 8216 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 8217 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 8218 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_23_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 8219 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[13]
.sym 8226 soc.cpu.mem_la_wdata[2]
.sym 8228 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 8230 soc.cpu.alu_out_SB_LUT4_O_27_I1[1]
.sym 8231 soc.cpu.alu_out_SB_LUT4_O_27_I1[0]
.sym 8235 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 8236 soc.cpu.mem_la_wdata[4]
.sym 8237 soc.cpu.alu_out_SB_LUT4_O_25_I1[3]
.sym 8239 soc.cpu.alu_out_SB_LUT4_O_25_I1[2]
.sym 8243 soc.cpu.alu_out_SB_LUT4_O_25_I1[0]
.sym 8245 soc.cpu.alu_out_SB_LUT4_O_25_I1[1]
.sym 8247 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 8248 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 8249 soc.cpu.alu_out_SB_LUT4_O_27_I1[3]
.sym 8250 soc.cpu.mem_la_wdata[3]
.sym 8254 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 8255 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 8256 soc.cpu.alu_out_SB_LUT4_O_27_I1[2]
.sym 8258 soc.cpu.alu_out_SB_LUT4_O_25_I1[1]
.sym 8259 soc.cpu.alu_out_SB_LUT4_O_25_I1[3]
.sym 8260 soc.cpu.alu_out_SB_LUT4_O_25_I1[0]
.sym 8261 soc.cpu.alu_out_SB_LUT4_O_25_I1[2]
.sym 8266 soc.cpu.mem_la_wdata[2]
.sym 8273 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 8276 soc.cpu.alu_out_SB_LUT4_O_27_I1[1]
.sym 8277 soc.cpu.alu_out_SB_LUT4_O_27_I1[2]
.sym 8278 soc.cpu.alu_out_SB_LUT4_O_27_I1[3]
.sym 8279 soc.cpu.alu_out_SB_LUT4_O_27_I1[0]
.sym 8282 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 8283 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 8284 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 8285 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 8289 soc.cpu.mem_la_wdata[3]
.sym 8294 soc.cpu.mem_la_wdata[4]
.sym 8302 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 8332 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 8333 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 8334 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 8335 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[4]
.sym 8336 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[5]
.sym 8337 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[6]
.sym 8338 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[7]
.sym 8339 soc.cpu.instr_maskirq
.sym 8341 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 8342 soc.cpu.alu_out_SB_LUT4_O_5_I1[0]
.sym 8343 soc.cpu.pcpi_rs2[10]
.sym 8345 soc.cpu.alu_out_q[10]
.sym 8348 soc.cpu.cpu_state[4]
.sym 8352 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[0]
.sym 8355 soc.cpu.irq_pending[1]
.sym 8357 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[10]
.sym 8358 soc.cpu.pcpi_rs2[12]
.sym 8359 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 8360 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[6]
.sym 8361 $PACKER_VCC_NET
.sym 8362 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 8363 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 8364 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 8365 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 8366 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 8372 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_22_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 8373 soc.cpu.alu_out_SB_LUT4_O_26_I1[3]
.sym 8377 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[5]
.sym 8378 soc.cpu.alu_out_SB_LUT4_O_26_I2[3]
.sym 8379 soc.cpu.alu_out_SB_LUT4_O_26_I2[2]
.sym 8380 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_22_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 8381 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 8383 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 8384 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 8385 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 8390 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 8392 soc.cpu.mem_la_wdata[5]
.sym 8394 soc.cpu.alu_out_SB_LUT4_O_26_I1[1]
.sym 8395 soc.cpu.mem_la_wdata[6]
.sym 8396 soc.cpu.alu_out_SB_LUT4_O_26_I1[0]
.sym 8397 soc.cpu.instr_sub
.sym 8400 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 8403 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[5]
.sym 8405 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_22_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 8407 soc.cpu.mem_la_wdata[5]
.sym 8411 soc.cpu.alu_out_SB_LUT4_O_26_I1[0]
.sym 8412 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 8413 soc.cpu.alu_out_SB_LUT4_O_26_I2[2]
.sym 8414 soc.cpu.alu_out_SB_LUT4_O_26_I2[3]
.sym 8419 soc.cpu.mem_la_wdata[5]
.sym 8423 soc.cpu.mem_la_wdata[6]
.sym 8431 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 8435 soc.cpu.alu_out_SB_LUT4_O_26_I1[0]
.sym 8436 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 8437 soc.cpu.alu_out_SB_LUT4_O_26_I1[3]
.sym 8438 soc.cpu.alu_out_SB_LUT4_O_26_I1[1]
.sym 8441 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 8442 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_22_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 8443 soc.cpu.mem_la_wdata[5]
.sym 8444 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 8447 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 8448 soc.cpu.instr_sub
.sym 8449 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[5]
.sym 8450 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[5]
.sym 8452 clk$SB_IO_IN_$glb_clk
.sym 8478 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[8]
.sym 8479 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[9]
.sym 8480 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[10]
.sym 8481 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[11]
.sym 8482 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[12]
.sym 8483 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[13]
.sym 8484 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[14]
.sym 8485 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[15]
.sym 8488 soc.cpu.alu_out_SB_LUT4_O_1_I2[0]
.sym 8490 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 8491 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 8494 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 8495 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_9_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 8496 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 8497 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 8498 soc.cpu.cpu_state[2]
.sym 8499 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 8501 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 8502 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 8503 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_19_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 8504 soc.cpu.alu_out_SB_LUT4_O_26_I1[1]
.sym 8505 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[1]
.sym 8506 soc.cpu.cpu_state[4]
.sym 8507 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 8508 soc.cpu.instr_sll_SB_LUT4_I0_I2[2]
.sym 8509 soc.cpu.cpu_state[6]
.sym 8510 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 8511 soc.cpu.pcpi_rs2[22]
.sym 8512 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[1]
.sym 8513 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[9]
.sym 8519 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 8521 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[1]
.sym 8522 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O[0]
.sym 8526 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 8527 soc.cpu.pcpi_rs2[8]
.sym 8528 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O[1]
.sym 8529 UART_RX_SB_LUT4_I1_O[2]
.sym 8531 soc.cpu.alu_out_SB_LUT4_O_20_I1[2]
.sym 8533 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 8534 soc.cpu.irq_mask[2]
.sym 8535 soc.cpu.irq_pending[2]
.sym 8538 soc.cpu.pcpi_rs2[10]
.sym 8541 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_9_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 8542 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 8547 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 8553 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O[0]
.sym 8554 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O[1]
.sym 8558 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 8559 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_9_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 8560 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 8561 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[1]
.sym 8565 soc.cpu.pcpi_rs2[10]
.sym 8570 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 8571 soc.cpu.irq_pending[2]
.sym 8572 UART_RX_SB_LUT4_I1_O[2]
.sym 8573 soc.cpu.irq_mask[2]
.sym 8579 soc.cpu.pcpi_rs2[8]
.sym 8584 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 8589 soc.cpu.alu_out_SB_LUT4_O_20_I1[2]
.sym 8595 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 8599 clk$SB_IO_IN_$glb_clk
.sym 8625 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[16]
.sym 8626 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[17]
.sym 8627 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[18]
.sym 8628 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[19]
.sym 8629 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[20]
.sym 8630 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[21]
.sym 8631 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[22]
.sym 8632 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[23]
.sym 8633 soc.cpu.pcpi_rs2[8]
.sym 8637 soc.cpu.irq_pending[2]
.sym 8639 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 8640 soc.cpu.cpu_state[4]
.sym 8643 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 8646 soc.cpu.timer[22]
.sym 8649 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 8650 soc.cpu.alu_out_SB_LUT4_O_21_I1[1]
.sym 8651 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 8652 UART_RX_SB_LUT4_I1_O[2]
.sym 8653 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 8654 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 8655 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 8656 soc.cpu.pcpi_rs2[16]
.sym 8657 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[26]
.sym 8658 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[16]
.sym 8659 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[31]
.sym 8660 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_7_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 8668 soc.cpu.pcpi_rs2[14]
.sym 8670 soc.cpu.irq_pending[1]
.sym 8674 soc.cpu.irq_mask[1]
.sym 8675 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 8676 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[10]
.sym 8677 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[10]
.sym 8678 UART_RX_SB_LUT4_I1_O[2]
.sym 8680 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 8684 soc.cpu.irq_pending_SB_DFFESR_Q_E
.sym 8685 soc.cpu.pcpi_rs2[21]
.sym 8686 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 8687 soc.cpu.irq_pending_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 8689 soc.cpu.pcpi_rs2[19]
.sym 8692 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 8694 soc.cpu.instr_sub
.sym 8695 soc.cpu.pcpi_rs2[22]
.sym 8700 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 8707 soc.cpu.pcpi_rs2[21]
.sym 8711 soc.cpu.irq_pending[1]
.sym 8712 soc.cpu.irq_pending_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 8713 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 8714 soc.cpu.irq_mask[1]
.sym 8717 soc.cpu.pcpi_rs2[19]
.sym 8723 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[10]
.sym 8724 soc.cpu.instr_sub
.sym 8725 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 8726 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[10]
.sym 8730 soc.cpu.pcpi_rs2[14]
.sym 8735 soc.cpu.pcpi_rs2[22]
.sym 8741 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 8743 UART_RX_SB_LUT4_I1_O[2]
.sym 8744 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 8745 soc.cpu.irq_pending_SB_DFFESR_Q_E
.sym 8746 clk$SB_IO_IN_$glb_clk
.sym 8747 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 8772 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[24]
.sym 8773 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[25]
.sym 8774 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[26]
.sym 8775 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[27]
.sym 8776 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[28]
.sym 8777 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[29]
.sym 8778 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[30]
.sym 8779 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[31]
.sym 8782 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[0]
.sym 8790 $PACKER_VCC_NET
.sym 8792 soc.cpu.timer[31]
.sym 8794 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 8796 soc.cpu.instr_sub
.sym 8798 soc.cpu.alu_out_SB_LUT4_O_25_I1[2]
.sym 8799 soc.cpu.cpu_state[6]
.sym 8800 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 8801 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 8802 soc.cpu.irq_mask[2]
.sym 8803 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 8804 soc.cpu.instr_sub
.sym 8805 soc.cpu.reg_next_pc_SB_DFFESR_Q_30_E
.sym 8806 soc.cpu.pcpi_rs2[18]
.sym 8807 soc.cpu.alu_out_SB_LUT4_O_25_I1[2]
.sym 8813 soc.cpu.pcpi_rs2[10]
.sym 8814 soc.cpu.instr_sub
.sym 8815 soc.cpu.instr_sub
.sym 8817 soc.cpu.alu_out_SB_LUT4_O_21_I2[3]
.sym 8818 soc.cpu.pcpi_rs2[10]
.sym 8820 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 8821 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 8825 soc.cpu.alu_out_SB_LUT4_O_21_I2[2]
.sym 8826 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 8827 soc.cpu.alu_out_SB_LUT4_O_21_I1[1]
.sym 8830 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 8831 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[26]
.sym 8832 soc.cpu.pcpi_rs2[18]
.sym 8833 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 8835 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[30]
.sym 8838 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[30]
.sym 8839 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 8840 soc.cpu.pcpi_rs2[16]
.sym 8841 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[26]
.sym 8846 soc.cpu.instr_sub
.sym 8847 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[26]
.sym 8848 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[26]
.sym 8849 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 8852 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 8853 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[30]
.sym 8854 soc.cpu.instr_sub
.sym 8855 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[30]
.sym 8861 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 8867 soc.cpu.pcpi_rs2[16]
.sym 8870 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 8871 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 8872 soc.cpu.pcpi_rs2[10]
.sym 8873 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 8876 soc.cpu.alu_out_SB_LUT4_O_21_I2[2]
.sym 8877 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 8878 soc.cpu.alu_out_SB_LUT4_O_21_I1[1]
.sym 8879 soc.cpu.alu_out_SB_LUT4_O_21_I2[3]
.sym 8883 soc.cpu.pcpi_rs2[10]
.sym 8884 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 8890 soc.cpu.pcpi_rs2[18]
.sym 8893 clk$SB_IO_IN_$glb_clk
.sym 8919 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[25]
.sym 8920 soc.cpu.alu_out_SB_LUT4_O_15_I1[0]
.sym 8921 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[28]
.sym 8922 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[27]
.sym 8923 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[26]
.sym 8924 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[29]
.sym 8925 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[30]
.sym 8926 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[24]
.sym 8931 soc.cpu.pcpi_rs2[10]
.sym 8933 soc.cpu.alu_out_q[22]
.sym 8937 soc.cpu.cpuregs_rs1[15]
.sym 8938 soc.cpu.pcpi_rs2[10]
.sym 8940 soc.cpu.cpu_state[6]
.sym 8941 soc.cpu.alu_out_SB_LUT4_O_4_I2[0]
.sym 8942 soc.cpu.alu_out_SB_LUT4_O_17_I2[1]
.sym 8943 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 8944 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 8945 soc.cpu.is_sltiu_bltu_sltu
.sym 8946 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 8948 $PACKER_VCC_NET
.sym 8949 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 8951 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 8952 soc.cpu.latched_store_SB_DFFESS_Q_E
.sym 8953 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 8954 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 8969 soc.cpu.alu_out_SB_LUT4_O_25_I1[1]
.sym 8977 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[3]
.sym 8980 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[0]
.sym 8982 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[2]
.sym 8989 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[31]
.sym 8990 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[1]
.sym 8991 soc.cpu.alu_out_SB_LUT4_O_25_I1[2]
.sym 9005 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[0]
.sym 9006 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[3]
.sym 9007 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[2]
.sym 9008 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[1]
.sym 9026 soc.cpu.alu_out_SB_LUT4_O_25_I1[1]
.sym 9029 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[31]
.sym 9031 soc.cpu.alu_out_SB_LUT4_O_25_I1[2]
.sym 9032 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[3]
.sym 9066 soc.cpu.mem_do_rinst_SB_LUT4_I2_O[2]
.sym 9068 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 9069 soc.cpu.instr_bgeu_SB_LUT4_I1_O[3]
.sym 9070 soc.cpu.reg_next_pc_SB_DFFESR_Q_30_E
.sym 9071 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O[0]
.sym 9072 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 9073 soc.cpu.latched_compr_SB_LUT4_I1_1_I3[0]
.sym 9074 soc.cpu.cpuregs_waddr[0]
.sym 9077 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 9083 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 9084 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 9089 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 9091 soc.cpu.alu_out_SB_LUT4_O_26_I1[1]
.sym 9092 soc.cpu.irq_delay
.sym 9093 soc.cpu.cpu_state[4]
.sym 9094 soc.cpu.pcpi_rs2[22]
.sym 9095 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 9096 soc.cpu.latched_store
.sym 9097 soc.cpu.cpu_state[6]
.sym 9099 soc.cpu.mem_do_rinst
.sym 9100 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[1]
.sym 9101 soc.cpu.instr_sll_SB_LUT4_I0_I2[2]
.sym 9107 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 9115 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 9117 soc.cpu.mem_do_rinst_SB_LUT4_I2_O[1]
.sym 9118 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 9121 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O[1]
.sym 9122 soc.cpu.irq_mask[2]
.sym 9123 soc.cpu.mem_do_rinst_SB_LUT4_I2_O[2]
.sym 9128 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 9129 soc.cpu.mem_do_rinst_SB_LUT4_I2_O[0]
.sym 9130 soc.cpu.instr_sw_SB_LUT4_I0_O[0]
.sym 9131 soc.cpu.mem_do_rinst_SB_LUT4_I2_O[2]
.sym 9132 soc.cpu.irq_active
.sym 9140 soc.cpu.mem_do_rinst_SB_LUT4_I2_O[0]
.sym 9141 soc.cpu.mem_do_rinst_SB_LUT4_I2_O[1]
.sym 9143 soc.cpu.mem_do_rinst_SB_LUT4_I2_O[2]
.sym 9146 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 9148 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O[1]
.sym 9152 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 9153 soc.cpu.instr_sw_SB_LUT4_I0_O[0]
.sym 9154 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 9155 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 9158 soc.cpu.mem_do_rinst_SB_LUT4_I2_O[1]
.sym 9159 soc.cpu.mem_do_rinst_SB_LUT4_I2_O[2]
.sym 9160 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O[1]
.sym 9161 soc.cpu.mem_do_rinst_SB_LUT4_I2_O[0]
.sym 9171 soc.cpu.irq_active
.sym 9176 soc.cpu.irq_mask[2]
.sym 9178 soc.cpu.irq_active
.sym 9179 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 9186 soc.cpu.decoder_trigger_SB_LUT4_I0_O_$glb_ce
.sym 9187 clk$SB_IO_IN_$glb_clk
.sym 9188 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 9213 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[1]
.sym 9214 soc.cpu.latched_store
.sym 9215 soc.cpu.irq_pending_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 9217 soc.cpu.latched_store_SB_DFFESS_Q_E
.sym 9219 soc.cpu.latched_store_SB_DFFESS_Q_E_SB_LUT4_O_I3[2]
.sym 9220 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 9225 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 9227 UART_RX_SB_LUT4_I1_O[2]
.sym 9228 soc.cpu.cpu_state[4]
.sym 9229 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 9230 soc.cpu.latched_compr_SB_LUT4_I1_1_I3[0]
.sym 9231 soc.cpu.cpu_state[4]
.sym 9233 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 9234 UART_RX_SB_LUT4_I1_O[2]
.sym 9235 soc.cpu.instr_retirq
.sym 9236 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 9237 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 9238 soc.cpu.irq_active
.sym 9239 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 9240 UART_RX_SB_LUT4_I1_O[2]
.sym 9241 soc.cpu.cpu_state[0]
.sym 9242 soc.cpu.timer[25]
.sym 9243 soc.cpu.cpu_state[4]
.sym 9244 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[1]
.sym 9245 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 9246 soc.cpu.cpu_state[3]
.sym 9247 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 9248 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_7_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 9254 soc.cpu.irq_active
.sym 9255 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[0]
.sym 9258 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 9259 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1[1]
.sym 9260 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O[2]
.sym 9262 soc.cpu.irq_mask[1]
.sym 9263 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[0]
.sym 9265 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O[1]
.sym 9266 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 9268 soc.cpu.cpu_state[0]
.sym 9270 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[1]
.sym 9271 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 9272 soc.cpu.cpu_state[2]
.sym 9278 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[2]
.sym 9279 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1[2]
.sym 9280 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 9284 UART_RX_SB_LUT4_I1_O[2]
.sym 9287 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O[2]
.sym 9288 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[0]
.sym 9289 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O[1]
.sym 9290 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 9293 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 9295 soc.cpu.cpu_state[0]
.sym 9300 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[0]
.sym 9302 UART_RX_SB_LUT4_I1_O[2]
.sym 9312 UART_RX_SB_LUT4_I1_O[2]
.sym 9313 soc.cpu.cpu_state[2]
.sym 9317 soc.cpu.irq_mask[1]
.sym 9318 soc.cpu.irq_active
.sym 9319 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 9323 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[0]
.sym 9324 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1[1]
.sym 9325 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1[2]
.sym 9326 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 9329 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[0]
.sym 9330 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[1]
.sym 9331 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[2]
.sym 9332 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 9334 clk$SB_IO_IN_$glb_clk
.sym 9360 soc.cpu.do_waitirq_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 9361 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[0]
.sym 9362 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_I3_O[1]
.sym 9363 soc.cpu.mem_do_rinst_SB_DFFESS_Q_E
.sym 9364 soc.cpu.mem_do_rinst
.sym 9365 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_I3_O[3]
.sym 9366 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_I3_O[2]
.sym 9367 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 9372 soc.cpu.irq_mask[1]
.sym 9373 soc.cpu.timer[31]
.sym 9374 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 9375 soc.cpu.cpu_state[6]
.sym 9377 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O[1]
.sym 9379 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 9381 soc.cpu.reg_pc[15]
.sym 9382 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 9383 soc.cpu.cpuregs_rs1[16]
.sym 9384 soc.cpu.instr_sub
.sym 9385 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 9386 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 9387 soc.cpu.cpu_state[6]
.sym 9388 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_O[2]
.sym 9389 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 9390 soc.cpu.alu_out_SB_LUT4_O_25_I1[2]
.sym 9391 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 9392 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 9393 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 9394 soc.cpu.pcpi_rs2[18]
.sym 9395 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 9402 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[1]
.sym 9403 soc.cpu.mem_do_rdata_SB_DFFESS_Q_E
.sym 9405 soc.cpu.mem_do_rinst_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 9407 soc.cpu.instr_sll_SB_LUT4_I0_O[2]
.sym 9411 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[0]
.sym 9413 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 9414 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 9415 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 9417 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 9419 $PACKER_GND_NET
.sym 9422 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_I3_O[3]
.sym 9424 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 9430 UART_RX_SB_LUT4_I1_O[2]
.sym 9441 $PACKER_GND_NET
.sym 9459 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 9461 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_I3_O[3]
.sym 9465 soc.cpu.mem_do_rinst_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 9466 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 9467 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 9471 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 9472 soc.cpu.mem_do_rinst_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 9473 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[0]
.sym 9477 soc.cpu.instr_sll_SB_LUT4_I0_O[2]
.sym 9478 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[1]
.sym 9479 UART_RX_SB_LUT4_I1_O[2]
.sym 9480 soc.cpu.mem_do_rdata_SB_DFFESS_Q_E
.sym 9481 clk$SB_IO_IN_$glb_clk
.sym 9482 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 9507 soc.cpu.alu_out_SB_LUT4_O_15_I1[1]
.sym 9508 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 9509 soc.cpu.cpu_state[5]
.sym 9510 soc.cpu.alu_out_q[16]
.sym 9511 soc.cpu.cpu_state[3]
.sym 9512 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S[1]
.sym 9513 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I3[3]
.sym 9514 soc.cpu.alu_out_SB_LUT4_O_15_I1[2]
.sym 9515 soc.cpu.instr_timer
.sym 9519 UART_RX_SB_LUT4_I1_O[2]
.sym 9520 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 9522 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O[2]
.sym 9523 soc.cpu.mem_do_rdata_SB_DFFESS_Q_E
.sym 9524 soc.cpu.instr_sw_SB_LUT4_I0_O[2]
.sym 9525 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 9526 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 9527 UART_RX_SB_LUT4_I1_O[2]
.sym 9531 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 9532 soc.cpu.cpu_state[3]
.sym 9533 soc.cpu.is_sltiu_bltu_sltu
.sym 9534 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 9535 soc.cpu.mem_do_rinst
.sym 9536 $PACKER_VCC_NET
.sym 9537 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 9538 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 9539 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 9540 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 9541 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O[1]
.sym 9542 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 9549 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[0]
.sym 9550 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 9553 soc.cpu.instr_sw_SB_LUT4_I0_O[3]
.sym 9554 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 9556 soc.cpu.instr_sh_SB_LUT4_I1_O[2]
.sym 9557 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[1]
.sym 9558 soc.cpu.instr_sb_SB_LUT4_I1_O[0]
.sym 9560 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 9562 soc.cpu.instr_sb_SB_LUT4_I1_O[2]
.sym 9564 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 9565 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 9566 UART_RX_SB_LUT4_I1_O[2]
.sym 9567 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 9570 soc.cpu.instr_sw_SB_LUT4_I0_O[2]
.sym 9573 soc.cpu.instr_sw_SB_LUT4_I0_O[0]
.sym 9574 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 9575 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 9577 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 9579 soc.cpu.cpu_state[6]
.sym 9582 soc.cpu.instr_sh_SB_LUT4_I1_O[2]
.sym 9583 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 9584 soc.cpu.instr_sb_SB_LUT4_I1_O[0]
.sym 9587 soc.cpu.instr_sb_SB_LUT4_I1_O[0]
.sym 9588 soc.cpu.instr_sw_SB_LUT4_I0_O[0]
.sym 9589 soc.cpu.instr_sw_SB_LUT4_I0_O[3]
.sym 9590 soc.cpu.instr_sw_SB_LUT4_I0_O[2]
.sym 9593 soc.cpu.cpu_state[6]
.sym 9595 UART_RX_SB_LUT4_I1_O[2]
.sym 9599 soc.cpu.instr_sb_SB_LUT4_I1_O[0]
.sym 9601 soc.cpu.instr_sb_SB_LUT4_I1_O[2]
.sym 9602 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 9606 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 9608 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 9611 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 9612 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 9613 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 9614 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 9617 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[1]
.sym 9619 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 9620 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 9623 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[0]
.sym 9624 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 9626 soc.cpu.cpu_state[6]
.sym 9628 clk$SB_IO_IN_$glb_clk
.sym 9654 soc.cpu.alu_out_SB_LUT4_O_8_I2[1]
.sym 9655 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 9656 soc.cpu.alu_out_SB_LUT4_O_I2[1]
.sym 9657 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 9658 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 9659 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[3]
.sym 9660 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 9661 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[3]
.sym 9666 soc.cpu.alu_out_q[19]
.sym 9668 soc.cpu.cpu_state[2]
.sym 9673 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 9674 soc.cpu.pcpi_rs2[19]
.sym 9675 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_9_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 9676 soc.cpu.cpu_state[1]
.sym 9678 soc.cpu.cpu_state[5]
.sym 9679 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[0]
.sym 9680 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[1]
.sym 9681 soc.cpu.cpu_state[4]
.sym 9682 soc.cpu.cpu_state[3]
.sym 9683 soc.cpu.alu_out_SB_LUT4_O_26_I1[1]
.sym 9684 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 9685 soc.cpu.instr_lbu_SB_LUT4_I2_O[2]
.sym 9687 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 9688 soc.cpu.instr_sll_SB_LUT4_I0_O[2]
.sym 9689 soc.cpu.cpu_state[6]
.sym 9695 soc.cpu.instr_sll_SB_LUT4_I0_O[2]
.sym 9696 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 9697 soc.cpu.instr_sh_SB_LUT4_I0_O[3]
.sym 9698 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 9701 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 9702 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 9703 soc.cpu.instr_sw
.sym 9704 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 9705 soc.cpu.cpu_state[5]
.sym 9706 soc.cpu.instr_sh_SB_LUT4_I0_O[1]
.sym 9709 soc.cpu.instr_lbu_SB_LUT4_I2_O[2]
.sym 9710 soc.cpu.cpu_state[6]
.sym 9712 UART_RX_SB_LUT4_I1_O[2]
.sym 9714 soc.cpu.instr_sll_SB_LUT4_I0_O[2]
.sym 9716 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 9717 soc.cpu.instr_lw
.sym 9718 soc.cpu.do_waitirq_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 9720 soc.cpu.instr_sb
.sym 9721 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[0]
.sym 9722 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 9724 soc.cpu.instr_sw
.sym 9725 soc.cpu.instr_sh_SB_LUT4_I0_O[2]
.sym 9726 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 9728 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 9729 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 9730 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 9731 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 9734 soc.cpu.cpu_state[5]
.sym 9735 soc.cpu.instr_sll_SB_LUT4_I0_O[2]
.sym 9736 UART_RX_SB_LUT4_I1_O[2]
.sym 9737 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 9740 soc.cpu.instr_sh_SB_LUT4_I0_O[1]
.sym 9741 soc.cpu.instr_sh_SB_LUT4_I0_O[2]
.sym 9742 soc.cpu.instr_sh_SB_LUT4_I0_O[3]
.sym 9743 soc.cpu.cpu_state[5]
.sym 9746 soc.cpu.instr_sll_SB_LUT4_I0_O[2]
.sym 9747 soc.cpu.instr_sw
.sym 9748 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 9749 soc.cpu.instr_sb
.sym 9753 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[0]
.sym 9754 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 9755 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 9758 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 9759 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 9760 soc.cpu.instr_sw
.sym 9761 soc.cpu.instr_lw
.sym 9764 soc.cpu.instr_sb
.sym 9765 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 9766 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 9767 soc.cpu.instr_lbu_SB_LUT4_I2_O[2]
.sym 9770 soc.cpu.do_waitirq_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 9771 soc.cpu.cpu_state[6]
.sym 9772 soc.cpu.cpu_state[5]
.sym 9773 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 9801 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[3]
.sym 9802 soc.cpu.latched_is_lh_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 9803 soc.cpu.latched_is_lh
.sym 9804 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 9805 soc.cpu.latched_is_lb
.sym 9806 soc.cpu.alu_out_SB_LUT4_O_14_I2[1]
.sym 9807 soc.cpu.latched_is_lh_SB_DFFESR_Q_E
.sym 9808 soc.cpu.do_waitirq_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 9810 UART_RX_SB_LUT4_I1_O[2]
.sym 9811 UART_RX_SB_LUT4_I1_O[2]
.sym 9813 soc.cpu.instr_sw
.sym 9814 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 9815 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[1]
.sym 9816 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 9820 soc.cpu.cpu_state[4]
.sym 9822 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 9824 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 9825 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 9826 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 9827 soc.cpu.instr_lw
.sym 9828 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_7_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 9830 soc.cpu.timer[25]
.sym 9832 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[1]
.sym 9833 soc.cpu.irq_active
.sym 9834 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 9835 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 9836 soc.cpu.cpu_state[4]
.sym 9842 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[1]
.sym 9843 soc.cpu.is_sll_srl_sra
.sym 9846 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_I1[0]
.sym 9847 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O[2]
.sym 9849 soc.cpu.is_sll_srl_sra
.sym 9851 UART_RX_SB_LUT4_I1_O[2]
.sym 9854 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_I1[0]
.sym 9856 soc.cpu.cpu_state[6]
.sym 9858 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_I1[1]
.sym 9859 soc.cpu.instr_lw_SB_LUT4_I0_O[1]
.sym 9861 soc.cpu.instr_lbu_SB_LUT4_I2_O[2]
.sym 9862 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 9863 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[0]
.sym 9865 soc.cpu.instr_lw
.sym 9866 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 9869 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 9870 soc.cpu.cpu_state[2]
.sym 9873 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 9876 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O[2]
.sym 9878 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 9881 soc.cpu.instr_lbu_SB_LUT4_I2_O[2]
.sym 9882 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[1]
.sym 9883 soc.cpu.instr_lw
.sym 9884 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 9887 UART_RX_SB_LUT4_I1_O[2]
.sym 9888 soc.cpu.instr_lw_SB_LUT4_I0_O[1]
.sym 9890 soc.cpu.cpu_state[6]
.sym 9899 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 9900 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[0]
.sym 9906 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_I1[0]
.sym 9907 soc.cpu.is_sll_srl_sra
.sym 9908 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_I1[1]
.sym 9911 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_I1[1]
.sym 9912 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_I1[0]
.sym 9913 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 9914 soc.cpu.is_sll_srl_sra
.sym 9917 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_I1[0]
.sym 9918 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 9919 soc.cpu.cpu_state[2]
.sym 9920 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_I1[1]
.sym 9948 soc.cpu.instr_lbu
.sym 9949 soc.cpu.instr_lhu
.sym 9950 soc.cpu.instr_lh
.sym 9951 soc.cpu.instr_lbu_SB_LUT4_I2_O[2]
.sym 9952 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 9953 soc.cpu.instr_lb
.sym 9954 soc.cpu.instr_sb
.sym 9955 soc.cpu.instr_lw
.sym 9956 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 9957 soc.cpu.cpuregs.regs.1.0.0_RDATA_9[0]
.sym 9960 soc.cpu.cpu_state[6]
.sym 9961 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 9963 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 9964 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[1]
.sym 9967 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_11_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 9969 UART_RX_SB_LUT4_I1_O[2]
.sym 9970 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 9971 soc.cpu.is_lui_auipc_jal
.sym 9972 soc.cpu.instr_sub
.sym 9973 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 9974 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 9975 soc.cpu.cpu_state[6]
.sym 9976 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_O[2]
.sym 9977 soc.cpu.instr_sb
.sym 9978 soc.cpu.alu_out_q[30]
.sym 9979 soc.cpu.instr_sw
.sym 9980 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 9981 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 9982 soc.cpu.alu_out_q[29]
.sym 9983 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 9989 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 9995 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_9_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 9996 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 9999 soc.cpu.alu_out_SB_LUT4_O_5_I1[1]
.sym 10000 soc.cpu.alu_out_SB_LUT4_O_1_I2[1]
.sym 10001 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 10002 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]
.sym 10004 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 10008 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[1]
.sym 10009 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 10011 soc.cpu.alu_out_SB_LUT4_O_5_I1[2]
.sym 10013 soc.cpu.alu_out_SB_LUT4_O_5_I1[0]
.sym 10015 soc.cpu.alu_out_SB_LUT4_O_1_I2[0]
.sym 10017 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 10022 soc.cpu.alu_out_SB_LUT4_O_5_I1[2]
.sym 10023 soc.cpu.alu_out_SB_LUT4_O_5_I1[0]
.sym 10025 soc.cpu.alu_out_SB_LUT4_O_5_I1[1]
.sym 10035 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[1]
.sym 10036 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_9_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 10037 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 10040 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 10041 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]
.sym 10042 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 10043 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 10052 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 10053 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 10054 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 10055 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 10058 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 10059 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[1]
.sym 10060 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_9_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 10061 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 10064 soc.cpu.alu_out_SB_LUT4_O_1_I2[0]
.sym 10065 soc.cpu.alu_out_SB_LUT4_O_1_I2[1]
.sym 10069 clk$SB_IO_IN_$glb_clk
.sym 10095 soc.cpu.instr_sw_SB_LUT4_I1_O[1]
.sym 10100 display.second_toggle_SB_LUT4_O_I3
.sym 10101 gpio_in[0]
.sym 10112 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 10114 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 10117 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 10118 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 10119 $PACKER_VCC_NET
.sym 10120 $PACKER_VCC_NET
.sym 10121 soc.cpu.cpu_state[3]
.sym 10122 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 10123 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 10125 soc.cpu.is_sltiu_bltu_sltu
.sym 10126 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 10127 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 10128 $PACKER_VCC_NET
.sym 10137 display.second_timer_state_SB_LUT4_O_14_I3
.sym 10140 display.second_timer_state_SB_LUT4_O_11_I3
.sym 10146 display.second_timer_state_SB_LUT4_O_13_I3
.sym 10147 display.second_timer_state_SB_LUT4_O_12_I3
.sym 10152 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 10154 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 10157 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 10164 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 10165 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 10169 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 10170 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 10171 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 10172 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 10175 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 10176 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 10177 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 10178 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 10188 display.second_timer_state_SB_LUT4_O_11_I3
.sym 10195 display.second_timer_state_SB_LUT4_O_12_I3
.sym 10201 display.second_timer_state_SB_LUT4_O_14_I3
.sym 10205 display.second_timer_state_SB_LUT4_O_12_I3
.sym 10206 display.second_timer_state_SB_LUT4_O_14_I3
.sym 10207 display.second_timer_state_SB_LUT4_O_11_I3
.sym 10208 display.second_timer_state_SB_LUT4_O_13_I3
.sym 10213 display.second_timer_state_SB_LUT4_O_13_I3
.sym 10215 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 10216 clk$SB_IO_IN_$glb_clk
.sym 10243 display.second_timer_state[6]
.sym 10244 display.second_timer_state[5]
.sym 10245 display.second_timer_state[7]
.sym 10246 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I1_O[1]
.sym 10247 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 10248 display.second_timer_state_SB_LUT4_O_I3[0]
.sym 10249 display.second_timer_state[0]
.sym 10250 soc.cpu.cpuregs_waddr[0]
.sym 10257 soc.cpu.instr_sra
.sym 10259 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_9_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 10261 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 10264 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 10265 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 10269 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 10271 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[0]
.sym 10272 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 10286 display.second_timer_state[4]
.sym 10288 display.second_timer_state[1]
.sym 10290 display.second_timer_state[2]
.sym 10295 display.second_timer_state[3]
.sym 10302 display.second_timer_state[7]
.sym 10303 $PACKER_VCC_NET
.sym 10304 $PACKER_VCC_NET
.sym 10306 display.second_timer_state[0]
.sym 10308 display.second_timer_state[6]
.sym 10309 display.second_timer_state[5]
.sym 10312 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 10314 display.second_timer_state[0]
.sym 10315 $nextpnr_ICESTORM_LC_2$O
.sym 10317 display.second_timer_state[0]
.sym 10321 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 10323 $PACKER_VCC_NET
.sym 10324 display.second_timer_state[1]
.sym 10325 display.second_timer_state[0]
.sym 10327 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 10329 display.second_timer_state[2]
.sym 10330 $PACKER_VCC_NET
.sym 10331 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 10333 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 10335 $PACKER_VCC_NET
.sym 10336 display.second_timer_state[3]
.sym 10337 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 10339 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 10341 display.second_timer_state[4]
.sym 10342 $PACKER_VCC_NET
.sym 10343 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 10345 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 10347 $PACKER_VCC_NET
.sym 10348 display.second_timer_state[5]
.sym 10349 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 10351 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 10353 $PACKER_VCC_NET
.sym 10354 display.second_timer_state[6]
.sym 10355 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 10357 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 10359 $PACKER_VCC_NET
.sym 10360 display.second_timer_state[7]
.sym 10361 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 10363 clk$SB_IO_IN_$glb_clk
.sym 10364 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 10389 soc.cpu.instr_lbu_SB_LUT4_I2_O[1]
.sym 10390 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 10391 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 10392 display.second_timer_state_SB_LUT4_O_1_I3_SB_LUT4_I1_O[3]
.sym 10393 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I1_O[0]
.sym 10394 display.second_timer_state_SB_LUT4_O_1_I3_SB_LUT4_I1_O[2]
.sym 10395 display.second_timer_state[13]
.sym 10396 display.second_timer_state[8]
.sym 10397 soc.cpu.alu_out_SB_LUT4_O_25_I1[1]
.sym 10404 soc.cpu.cpu_state[4]
.sym 10405 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 10406 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 10407 soc.cpu.alu_out_SB_LUT4_O_25_I1[1]
.sym 10408 soc.cpu.cpu_state[4]
.sym 10409 soc.cpu.alu_out_q[30]
.sym 10410 UART_RX_SB_LUT4_I1_O[2]
.sym 10412 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 10423 display.second_timer_state_SB_LUT4_O_6_I3
.sym 10425 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 10432 display.second_timer_state[10]
.sym 10436 display.second_timer_state[14]
.sym 10441 display.second_timer_state[11]
.sym 10443 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 10449 $PACKER_VCC_NET
.sym 10450 display.second_timer_state[9]
.sym 10453 display.second_timer_state[8]
.sym 10457 $PACKER_VCC_NET
.sym 10458 display.second_timer_state[12]
.sym 10460 display.second_timer_state[13]
.sym 10461 display.second_timer_state[15]
.sym 10462 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[9]
.sym 10464 display.second_timer_state[8]
.sym 10465 $PACKER_VCC_NET
.sym 10466 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 10468 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[10]
.sym 10470 display.second_timer_state[9]
.sym 10471 $PACKER_VCC_NET
.sym 10472 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[9]
.sym 10474 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[11]
.sym 10476 $PACKER_VCC_NET
.sym 10477 display.second_timer_state[10]
.sym 10478 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[10]
.sym 10480 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[12]
.sym 10482 display.second_timer_state[11]
.sym 10483 $PACKER_VCC_NET
.sym 10484 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[11]
.sym 10486 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[13]
.sym 10488 display.second_timer_state[12]
.sym 10489 $PACKER_VCC_NET
.sym 10490 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[12]
.sym 10492 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[14]
.sym 10494 $PACKER_VCC_NET
.sym 10495 display.second_timer_state[13]
.sym 10496 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[13]
.sym 10498 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[15]
.sym 10500 $PACKER_VCC_NET
.sym 10501 display.second_timer_state[14]
.sym 10502 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[14]
.sym 10504 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[16]
.sym 10506 display.second_timer_state[15]
.sym 10507 $PACKER_VCC_NET
.sym 10508 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[15]
.sym 10510 clk$SB_IO_IN_$glb_clk
.sym 10511 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 10537 display.refresh_timer_state[1]
.sym 10538 display.refresh_timer_state[2]
.sym 10539 display.refresh_timer_state[3]
.sym 10540 display.refresh_timer_state[4]
.sym 10541 display.refresh_timer_state[5]
.sym 10542 display.refresh_timer_state[6]
.sym 10543 display.refresh_timer_state[7]
.sym 10550 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 10557 soc.cpu.is_sltiu_bltu_sltu
.sym 10561 display.second_timer_state[10]
.sym 10563 display.second_timer_state_SB_LUT4_O_1_I3_SB_LUT4_I1_O[1]
.sym 10566 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 10569 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 10571 soc.cpu.instr_sub
.sym 10572 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[16]
.sym 10585 display.second_timer_state[18]
.sym 10588 display.second_timer_state[20]
.sym 10589 display.second_timer_state[21]
.sym 10591 display.second_timer_state[22]
.sym 10593 display.second_timer_state[16]
.sym 10594 display.second_timer_state[17]
.sym 10600 display.second_timer_state_SB_LUT4_O_1_I3_SB_LUT4_I1_I2[0]
.sym 10602 $PACKER_VCC_NET
.sym 10604 display.second_timer_state[19]
.sym 10605 $PACKER_VCC_NET
.sym 10606 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 10609 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[17]
.sym 10611 $PACKER_VCC_NET
.sym 10612 display.second_timer_state[16]
.sym 10613 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[16]
.sym 10615 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[18]
.sym 10617 $PACKER_VCC_NET
.sym 10618 display.second_timer_state[17]
.sym 10619 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[17]
.sym 10621 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[19]
.sym 10623 display.second_timer_state[18]
.sym 10624 $PACKER_VCC_NET
.sym 10625 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[18]
.sym 10627 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[20]
.sym 10629 display.second_timer_state[19]
.sym 10630 $PACKER_VCC_NET
.sym 10631 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[19]
.sym 10633 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[21]
.sym 10635 $PACKER_VCC_NET
.sym 10636 display.second_timer_state[20]
.sym 10637 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[20]
.sym 10639 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[22]
.sym 10641 $PACKER_VCC_NET
.sym 10642 display.second_timer_state[21]
.sym 10643 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[21]
.sym 10645 display.second_timer_state_SB_LUT4_O_1_I3_SB_LUT4_I1_I2[3]
.sym 10647 display.second_timer_state[22]
.sym 10648 $PACKER_VCC_NET
.sym 10649 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[22]
.sym 10653 $PACKER_VCC_NET
.sym 10654 display.second_timer_state_SB_LUT4_O_1_I3_SB_LUT4_I1_I2[0]
.sym 10655 display.second_timer_state_SB_LUT4_O_1_I3_SB_LUT4_I1_I2[3]
.sym 10657 clk$SB_IO_IN_$glb_clk
.sym 10658 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 10683 display.refresh_timer_state_SB_LUT4_O_3_I3
.sym 10684 display.refresh_timer_state_SB_LUT4_O_2_I3
.sym 10685 display.refresh_timer_state_SB_LUT4_O_1_I3
.sym 10686 display.refresh_timer_state_SB_LUT4_O_I3
.sym 10687 display.refresh_timer_state[12]
.sym 10688 display.refresh_timer_state[13]
.sym 10689 display.refresh_timer_state[14]
.sym 10690 display.refresh_timer_state[15]
.sym 10696 soc.cpu.is_sll_srl_sra
.sym 10701 soc.cpu.instr_and
.sym 10702 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O[2]
.sym 10712 $PACKER_VCC_NET
.sym 10715 $PACKER_VCC_NET
.sym 10717 display.second_timer_state_SB_LUT4_O_1_I3_SB_LUT4_I1_O[0]
.sym 10725 soc.cpu.instr_sw_SB_LUT4_I1_O[2]
.sym 10726 display.second_timer_state_SB_LUT4_O_4_I3
.sym 10728 display.second_timer_state_SB_LUT4_O_3_I3
.sym 10729 display.second_timer_state_SB_LUT4_O_2_I3
.sym 10730 display.second_timer_state_SB_LUT4_O_1_I3
.sym 10734 display.second_timer_state_SB_LUT4_O_5_I3
.sym 10737 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 10739 display.second_timer_state_SB_LUT4_O_1_I3_SB_LUT4_I1_I2[0]
.sym 10743 display.second_timer_state_SB_LUT4_O_6_I3
.sym 10745 display.second_timer_state[10]
.sym 10750 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 10757 display.second_timer_state_SB_LUT4_O_4_I3
.sym 10763 display.second_timer_state_SB_LUT4_O_2_I3
.sym 10764 display.second_timer_state_SB_LUT4_O_1_I3_SB_LUT4_I1_I2[0]
.sym 10765 display.second_timer_state[10]
.sym 10766 display.second_timer_state_SB_LUT4_O_1_I3
.sym 10772 display.second_timer_state_SB_LUT4_O_6_I3
.sym 10778 display.second_timer_state_SB_LUT4_O_3_I3
.sym 10784 display.second_timer_state_SB_LUT4_O_2_I3
.sym 10787 soc.cpu.instr_sw_SB_LUT4_I1_O[2]
.sym 10789 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 10795 display.second_timer_state_SB_LUT4_O_1_I3
.sym 10799 display.second_timer_state_SB_LUT4_O_5_I3
.sym 10800 display.second_timer_state_SB_LUT4_O_3_I3
.sym 10801 display.second_timer_state_SB_LUT4_O_6_I3
.sym 10802 display.second_timer_state_SB_LUT4_O_4_I3
.sym 10804 clk$SB_IO_IN_$glb_clk
.sym 10805 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 10830 display.refresh_timer_state[16]
.sym 10831 display.refresh_timer_state[17]
.sym 10832 display.refresh_timer_state[18]
.sym 10833 display.refresh_timer_state[19]
.sym 10834 display.refresh_timer_state[20]
.sym 10835 display.refresh_timer_state[21]
.sym 10836 display.refresh_timer_state[22]
.sym 10837 display.refresh_timer_state[23]
.sym 10838 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 10842 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 10852 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 10872 display.refresh_timer_state_SB_LUT4_O_2_I3
.sym 10881 display.refresh_timer_state_SB_LUT4_O_1_I3
.sym 10886 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 10888 UART_RX_SB_LUT4_I1_O[2]
.sym 10906 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 10907 UART_RX_SB_LUT4_I1_O[2]
.sym 10917 display.refresh_timer_state_SB_LUT4_O_2_I3
.sym 10924 display.refresh_timer_state_SB_LUT4_O_1_I3
.sym 10984 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 10989 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 10997 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 11231 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 11233 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 11235 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[4]
.sym 11236 soc.cpu.mem_rdata_SB_LUT4_O_6_I0_SB_LUT4_O_I3[3]
.sym 11252 soc.cpu.mem_rdata_SB_LUT4_O_3_I0_SB_LUT4_O_I3[3]
.sym 11276 soc.memory.rdata_1[19]
.sym 11278 soc.memory.rdata_0[24]
.sym 11280 soc.memory.rdata_1[17]
.sym 11281 soc.memory.rdata_1[31]
.sym 11282 soc.memory.rdata_0[28]
.sym 11284 soc.memory.rdata_0[31]
.sym 11285 soc.memory.rdata_1[21]
.sym 11286 soc.memory.rdata_1[24]
.sym 11287 soc.memory.rdata_0[20]
.sym 11289 soc.memory.rdata_0[21]
.sym 11292 soc.memory.rdata_1[28]
.sym 11293 soc.memory.rdata_0[19]
.sym 11294 soc.memory.rdata_1[29]
.sym 11297 soc.memory.rdata_0[17]
.sym 11298 flash_clk_SB_LUT4_I3_O[2]
.sym 11299 iomem_addr[16]
.sym 11301 soc.memory.rdata_1[20]
.sym 11302 soc.memory.rdata_0[29]
.sym 11304 flash_clk_SB_LUT4_I3_O[2]
.sym 11305 soc.memory.rdata_1[29]
.sym 11306 soc.memory.rdata_0[29]
.sym 11307 iomem_addr[16]
.sym 11310 soc.memory.rdata_1[20]
.sym 11311 flash_clk_SB_LUT4_I3_O[2]
.sym 11312 iomem_addr[16]
.sym 11313 soc.memory.rdata_0[20]
.sym 11316 flash_clk_SB_LUT4_I3_O[2]
.sym 11317 soc.memory.rdata_1[31]
.sym 11318 soc.memory.rdata_0[31]
.sym 11319 iomem_addr[16]
.sym 11322 soc.memory.rdata_1[28]
.sym 11323 soc.memory.rdata_0[28]
.sym 11324 iomem_addr[16]
.sym 11325 flash_clk_SB_LUT4_I3_O[2]
.sym 11328 flash_clk_SB_LUT4_I3_O[2]
.sym 11329 soc.memory.rdata_0[24]
.sym 11330 soc.memory.rdata_1[24]
.sym 11331 iomem_addr[16]
.sym 11334 soc.memory.rdata_1[21]
.sym 11335 flash_clk_SB_LUT4_I3_O[2]
.sym 11336 iomem_addr[16]
.sym 11337 soc.memory.rdata_0[21]
.sym 11340 soc.memory.rdata_1[17]
.sym 11341 soc.memory.rdata_0[17]
.sym 11342 flash_clk_SB_LUT4_I3_O[2]
.sym 11343 iomem_addr[16]
.sym 11346 soc.memory.rdata_1[19]
.sym 11347 soc.memory.rdata_0[19]
.sym 11348 iomem_addr[16]
.sym 11349 flash_clk_SB_LUT4_I3_O[2]
.sym 11359 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1[0]
.sym 11360 soc.cpu.reg_sh[4]
.sym 11361 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 11362 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_O_I2[0]
.sym 11363 soc.cpu.reg_sh[3]
.sym 11364 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_O_I2[1]
.sym 11368 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[8]
.sym 11373 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[0]
.sym 11375 soc.cpu.resetn_SB_LUT4_I3_O
.sym 11378 $PACKER_GND_NET
.sym 11385 soc.memory.rdata_0[30]
.sym 11399 soc.memory.rdata_1[17]
.sym 11400 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 11402 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 11403 soc.memory.rdata_1[19]
.sym 11408 soc.cpu.mem_rdata_SB_LUT4_O_7_I0_SB_LUT4_O_I3[3]
.sym 11411 soc.memory.rdata_1[30]
.sym 11417 soc.cpu.mem_rdata_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]
.sym 11419 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 11420 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 11423 iomem_addr[16]
.sym 11426 soc.memory.rdata_1[24]
.sym 11439 reset_cnt[0]
.sym 11441 UART_RX_SB_LUT4_I1_O[2]
.sym 11444 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 11446 soc.cpu.reg_sh[0]
.sym 11447 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_O_I2[2]
.sym 11453 soc.cpu.reg_sh[4]
.sym 11456 soc.cpu.reg_sh[3]
.sym 11457 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_O_I2[1]
.sym 11463 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_O_I2[0]
.sym 11465 soc.cpu.resetn_SB_LUT4_I3_O
.sym 11467 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_O_I2[2]
.sym 11468 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 11469 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_O_I2[0]
.sym 11470 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_O_I2[1]
.sym 11473 soc.cpu.reg_sh[4]
.sym 11492 soc.cpu.reg_sh[0]
.sym 11497 reset_cnt[0]
.sym 11500 soc.cpu.resetn_SB_LUT4_I3_O
.sym 11505 soc.cpu.reg_sh[3]
.sym 11509 UART_RX_SB_LUT4_I1_O[2]
.sym 11514 clk$SB_IO_IN_$glb_clk
.sym 11516 soc.cpu.do_waitirq_SB_DFFSR_Q_R_SB_LUT4_O_I3[1]
.sym 11517 soc.cpu.instr_sll_SB_LUT4_I0_I2[2]
.sym 11518 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_24_O_SB_LUT4_I0_O[1]
.sym 11519 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_23_O_SB_LUT4_I0_O[1]
.sym 11520 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_23_O_SB_LUT4_I0_O[0]
.sym 11521 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_31_O_SB_LUT4_I1_O[0]
.sym 11522 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 11523 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_19_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 11530 iomem_wdata[26]
.sym 11533 iomem_addr[15]
.sym 11538 soc.cpu.mem_rdata_SB_LUT4_O_10_I0_SB_LUT4_O_I0[2]
.sym 11542 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 11544 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 11545 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 11547 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_19_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 11550 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 11558 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 11561 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 11562 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_O_I2[0]
.sym 11564 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[2]
.sym 11571 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 11572 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_O_I2[1]
.sym 11579 $PACKER_VCC_NET
.sym 11587 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 11589 $nextpnr_ICESTORM_LC_42$O
.sym 11592 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 11595 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 11598 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 11601 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 11603 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[2]
.sym 11604 $PACKER_VCC_NET
.sym 11607 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 11610 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 11613 $nextpnr_ICESTORM_LC_43$I3
.sym 11615 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 11619 $nextpnr_ICESTORM_LC_43$COUT
.sym 11621 $PACKER_VCC_NET
.sym 11623 $nextpnr_ICESTORM_LC_43$I3
.sym 11627 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_O_I2[0]
.sym 11628 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_O_I2[1]
.sym 11629 $nextpnr_ICESTORM_LC_43$COUT
.sym 11634 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_O_I2[0]
.sym 11639 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_24_O_SB_LUT4_I0_O[0]
.sym 11640 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_21_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 11641 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 11642 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 11643 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_31_O_SB_LUT4_I1_O[2]
.sym 11644 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_21_O_SB_LUT4_I0_O[1]
.sym 11645 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_25_O_SB_LUT4_I0_O[1]
.sym 11646 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_25_O_SB_LUT4_I0_O[0]
.sym 11650 soc.cpu.alu_out_SB_LUT4_O_18_I2[3]
.sym 11651 soc.cpu.cpuregs_raddr2[4]
.sym 11653 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[1]
.sym 11654 iomem_addr[16]
.sym 11656 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_19_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 11658 iomem_wdata[10]
.sym 11660 soc.cpu.instr_sll_SB_LUT4_I0_I2[2]
.sym 11661 UART_RX_SB_LUT4_I1_O[2]
.sym 11665 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_23_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 11668 soc.cpu.decoded_imm[0]
.sym 11669 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 11670 UART_RX_SB_LUT4_I1_O[2]
.sym 11671 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 11672 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 11673 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_19_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 11674 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_21_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 11684 soc.cpu.decoded_imm[0]
.sym 11685 soc.cpu.reg_op2_SB_DFFE_Q_31_D_SB_LUT4_O_I2[1]
.sym 11686 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 11687 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 11692 soc.cpu.decoded_imm[0]
.sym 11694 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 11695 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_19_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 11696 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 11698 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 11699 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 11701 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 11702 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 11703 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[3]
.sym 11706 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 11707 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 11708 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[3]
.sym 11710 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 11711 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 11722 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_19_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 11725 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 11726 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[3]
.sym 11727 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 11728 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 11731 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 11733 soc.cpu.reg_op2_SB_DFFE_Q_31_D_SB_LUT4_O_I2[1]
.sym 11734 soc.cpu.decoded_imm[0]
.sym 11737 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 11738 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 11739 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 11740 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 11743 soc.cpu.decoded_imm[0]
.sym 11745 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 11749 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 11750 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[3]
.sym 11751 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 11752 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 11755 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 11756 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 11757 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 11758 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 11759 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 11760 clk$SB_IO_IN_$glb_clk
.sym 11762 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_22_O_SB_LUT4_I0_O[0]
.sym 11763 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_28_O_SB_LUT4_I1_O[0]
.sym 11764 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 11765 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_24_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 11766 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_27_O_SB_LUT4_I0_O[0]
.sym 11767 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_22_O_SB_LUT4_I0_O[1]
.sym 11768 soc.cpu.alu_out_SB_LUT4_O_28_I2[2]
.sym 11769 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_23_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 11771 iomem_addr[13]
.sym 11772 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[11]
.sym 11774 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_25_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 11775 soc.cpu.mem_la_wdata[2]
.sym 11776 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 11777 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 11778 soc.cpu.mem_rdata_SB_LUT4_O_4_I0_SB_LUT4_O_I3[3]
.sym 11780 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_22_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 11781 soc.cpu.reg_op2_SB_DFFE_Q_31_D_SB_LUT4_O_I2[1]
.sym 11782 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 11783 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 11785 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 11786 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 11787 soc.cpu.alu_out_SB_LUT4_O_24_I2[1]
.sym 11788 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 11789 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 11792 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 11793 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_23_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 11794 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[9]
.sym 11795 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_27_O_SB_LUT4_I0_O[3]
.sym 11796 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_22_O_SB_LUT4_I0_O[3]
.sym 11797 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 11805 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 11808 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 11812 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_21_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 11814 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 11820 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 11821 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 11822 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_24_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 11823 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 11826 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_23_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 11832 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_25_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 11833 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 11836 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 11842 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_24_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 11848 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 11849 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 11850 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 11851 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 11856 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_23_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 11860 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 11866 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 11874 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_25_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 11879 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_21_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 11885 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_18_O_SB_LUT4_I0_O[1]
.sym 11886 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 11887 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[9]
.sym 11888 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O_SB_LUT4_I0_O[0]
.sym 11889 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_19_O_SB_LUT4_I0_O[0]
.sym 11890 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_18_O_SB_LUT4_I0_O[0]
.sym 11891 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 11892 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 11898 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_28_O_SB_LUT4_I1_O[2]
.sym 11899 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 11900 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_24_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 11902 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_23_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 11903 UART_RX_SB_LUT4_I1_O[2]
.sym 11904 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 11908 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 11910 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 11911 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 11912 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_21_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 11913 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[4]
.sym 11914 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 11915 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 11916 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 11918 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 11919 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 11920 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 11927 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[3]
.sym 11929 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 11930 soc.cpu.mem_la_wdata[3]
.sym 11932 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 11934 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[0]
.sym 11937 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 11938 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[7]
.sym 11939 soc.cpu.mem_la_wdata[4]
.sym 11940 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[2]
.sym 11941 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[6]
.sym 11948 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 11949 soc.cpu.mem_la_wdata[6]
.sym 11950 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[5]
.sym 11951 soc.cpu.mem_la_wdata[2]
.sym 11953 soc.cpu.mem_la_wdata[5]
.sym 11954 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[1]
.sym 11958 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[0]
.sym 11960 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[0]
.sym 11961 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 11964 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[1]
.sym 11966 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 11967 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[1]
.sym 11970 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[2]
.sym 11972 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[2]
.sym 11973 soc.cpu.mem_la_wdata[2]
.sym 11976 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[3]
.sym 11978 soc.cpu.mem_la_wdata[3]
.sym 11979 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[3]
.sym 11982 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[4]
.sym 11984 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 11985 soc.cpu.mem_la_wdata[4]
.sym 11988 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[5]
.sym 11990 soc.cpu.mem_la_wdata[5]
.sym 11991 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[5]
.sym 11994 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[6]
.sym 11996 soc.cpu.mem_la_wdata[6]
.sym 11997 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[6]
.sym 12000 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[7]
.sym 12002 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 12003 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[7]
.sym 12008 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[13]
.sym 12009 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 12010 soc.cpu.instr_bgeu_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 12011 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O_SB_LUT4_I0_O[0]
.sym 12012 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[14]
.sym 12013 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[11]
.sym 12014 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O_SB_LUT4_I0_O[1]
.sym 12015 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[12]
.sym 12019 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O[2]
.sym 12020 iomem_wdata[30]
.sym 12021 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 12022 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 12023 soc.cpu.cpuregs.regs.0.0.0_RDATA_12[1]
.sym 12024 iomem_wdata[21]
.sym 12025 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 12026 soc.cpu.cpuregs.regs.0.0.1_RDATA_12[0]
.sym 12027 soc.cpu.pcpi_rs2[14]
.sym 12028 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 12031 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 12032 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 12034 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 12036 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 12037 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 12038 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 12039 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_24_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 12040 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 12041 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 12042 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 12043 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 12044 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[7]
.sym 12050 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 12051 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[9]
.sym 12057 soc.cpu.pcpi_rs2[10]
.sym 12059 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[15]
.sym 12064 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 12065 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[13]
.sym 12067 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 12068 soc.cpu.alu_out_SB_LUT4_O_20_I1[2]
.sym 12069 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[14]
.sym 12070 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 12071 soc.cpu.pcpi_rs2[8]
.sym 12072 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[12]
.sym 12075 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[8]
.sym 12078 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[11]
.sym 12079 soc.cpu.pcpi_rs2[14]
.sym 12080 soc.cpu.pcpi_rs2[12]
.sym 12081 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[8]
.sym 12083 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[8]
.sym 12084 soc.cpu.pcpi_rs2[8]
.sym 12087 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[9]
.sym 12089 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[9]
.sym 12090 soc.cpu.alu_out_SB_LUT4_O_20_I1[2]
.sym 12093 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[10]
.sym 12095 soc.cpu.pcpi_rs2[10]
.sym 12096 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 12099 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[11]
.sym 12101 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[11]
.sym 12102 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 12105 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[12]
.sym 12107 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[12]
.sym 12108 soc.cpu.pcpi_rs2[12]
.sym 12111 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[13]
.sym 12113 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[13]
.sym 12114 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 12117 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[14]
.sym 12119 soc.cpu.pcpi_rs2[14]
.sym 12120 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[14]
.sym 12123 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[15]
.sym 12125 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 12126 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[15]
.sym 12131 soc.cpu.alu_out_SB_LUT4_O_27_I2[2]
.sym 12132 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[16]
.sym 12133 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[17]
.sym 12134 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[20]
.sym 12135 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[23]
.sym 12136 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[19]
.sym 12137 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[21]
.sym 12138 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[18]
.sym 12142 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 12144 soc.cpu.cpu_state[4]
.sym 12150 soc.cpu.cpuregs_rs1[1]
.sym 12152 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 12153 soc.cpu.alu_out_SB_LUT4_O_29_I2[1]
.sym 12155 soc.cpu.instr_bgeu_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 12157 soc.cpu.pcpi_rs2[8]
.sym 12158 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_19_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 12159 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 12160 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[1]
.sym 12162 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_21_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 12163 UART_RX_SB_LUT4_I1_O[2]
.sym 12164 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 12165 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 12167 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[15]
.sym 12173 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[17]
.sym 12178 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 12181 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 12182 soc.cpu.pcpi_rs2[19]
.sym 12185 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[22]
.sym 12192 soc.cpu.pcpi_rs2[18]
.sym 12193 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[23]
.sym 12194 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[21]
.sym 12195 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[18]
.sym 12196 soc.cpu.pcpi_rs2[16]
.sym 12197 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[16]
.sym 12198 soc.cpu.pcpi_rs2[21]
.sym 12199 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[20]
.sym 12200 soc.cpu.pcpi_rs2[20]
.sym 12201 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[19]
.sym 12202 soc.cpu.pcpi_rs2[22]
.sym 12204 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[16]
.sym 12206 soc.cpu.pcpi_rs2[16]
.sym 12207 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[16]
.sym 12210 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[17]
.sym 12212 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 12213 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[17]
.sym 12216 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[18]
.sym 12218 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[18]
.sym 12219 soc.cpu.pcpi_rs2[18]
.sym 12222 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[19]
.sym 12224 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[19]
.sym 12225 soc.cpu.pcpi_rs2[19]
.sym 12228 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[20]
.sym 12230 soc.cpu.pcpi_rs2[20]
.sym 12231 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[20]
.sym 12234 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[21]
.sym 12236 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[21]
.sym 12237 soc.cpu.pcpi_rs2[21]
.sym 12240 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[22]
.sym 12242 soc.cpu.pcpi_rs2[22]
.sym 12243 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[22]
.sym 12246 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[23]
.sym 12248 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 12249 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[23]
.sym 12255 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 12256 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 12257 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 12258 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[4]
.sym 12259 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[5]
.sym 12260 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[6]
.sym 12261 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[7]
.sym 12264 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[0]
.sym 12268 soc.cpu.alu_out_SB_LUT4_O_25_I2[2]
.sym 12269 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 12270 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 12271 UART_RX_SB_LUT4_I1_O[2]
.sym 12272 soc.cpu.alu_out_q[4]
.sym 12275 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[16]
.sym 12276 soc.cpu.mem_rdata_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 12277 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[17]
.sym 12278 soc.cpu.irq_mask[0]
.sym 12279 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 12280 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 12281 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 12284 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 12285 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_23_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 12286 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 12287 soc.cpu.alu_out_SB_LUT4_O_24_I2[1]
.sym 12288 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_22_O_SB_LUT4_I0_O[3]
.sym 12289 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 12290 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[23]
.sym 12296 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 12300 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 12305 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 12309 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[28]
.sym 12311 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 12313 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[30]
.sym 12314 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[26]
.sym 12315 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[27]
.sym 12316 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[24]
.sym 12317 soc.cpu.alu_out_SB_LUT4_O_25_I1[2]
.sym 12318 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[31]
.sym 12320 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[1]
.sym 12322 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 12324 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[1]
.sym 12325 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[25]
.sym 12326 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[29]
.sym 12327 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[24]
.sym 12329 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[24]
.sym 12330 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 12333 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[25]
.sym 12335 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 12336 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[25]
.sym 12339 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[26]
.sym 12341 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[26]
.sym 12342 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[1]
.sym 12345 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[27]
.sym 12347 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[27]
.sym 12348 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 12351 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[28]
.sym 12353 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[28]
.sym 12354 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[1]
.sym 12357 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[29]
.sym 12359 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[29]
.sym 12360 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 12363 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[30]
.sym 12365 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 12366 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[30]
.sym 12369 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[31]
.sym 12371 soc.cpu.alu_out_SB_LUT4_O_25_I1[2]
.sym 12372 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[31]
.sym 12377 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[8]
.sym 12378 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[9]
.sym 12379 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[10]
.sym 12380 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[11]
.sym 12381 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[12]
.sym 12382 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[13]
.sym 12383 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[14]
.sym 12384 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[15]
.sym 12389 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 12390 soc.cpu.mem_la_wdata[5]
.sym 12392 soc.cpu.alu_out_SB_LUT4_O_20_I1[2]
.sym 12393 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 12394 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 12395 soc.cpu.timer[1]
.sym 12396 soc.cpu.mem_la_wdata[3]
.sym 12398 soc.cpu.irq_mask[2]
.sym 12399 soc.cpu.mem_la_wdata[2]
.sym 12400 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 12401 soc.cpu.alu_out_SB_LUT4_O_20_I2[2]
.sym 12402 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 12403 soc.cpu.pcpi_rs2[20]
.sym 12404 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_21_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 12405 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[16]
.sym 12406 soc.cpu.instr_bgeu_SB_LUT4_I1_I3_SB_LUT4_O_I0[0]
.sym 12407 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 12408 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 12409 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[4]
.sym 12410 soc.cpu.alu_out_SB_LUT4_O_25_I1[0]
.sym 12411 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 12412 soc.cpu.alu_out_SB_LUT4_O_9_I1[1]
.sym 12413 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[31]
.sym 12420 soc.cpu.is_sltiu_bltu_sltu
.sym 12421 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[9]
.sym 12422 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[6]
.sym 12425 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[7]
.sym 12427 soc.cpu.instr_bgeu_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 12428 soc.cpu.alu_out_SB_LUT4_O_24_I2[0]
.sym 12429 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 12430 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 12432 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[6]
.sym 12435 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[9]
.sym 12437 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[11]
.sym 12438 soc.cpu.instr_bgeu
.sym 12439 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[11]
.sym 12440 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_7_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 12442 soc.cpu.instr_bne
.sym 12443 soc.cpu.instr_sub
.sym 12444 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 12446 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 12447 soc.cpu.alu_out_SB_LUT4_O_24_I2[1]
.sym 12448 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[7]
.sym 12451 soc.cpu.instr_bgeu
.sym 12452 soc.cpu.instr_bne
.sym 12453 soc.cpu.is_sltiu_bltu_sltu
.sym 12454 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[31]
.sym 12457 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 12458 soc.cpu.instr_sub
.sym 12459 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[6]
.sym 12460 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[6]
.sym 12463 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 12464 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[7]
.sym 12465 soc.cpu.instr_sub
.sym 12466 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[7]
.sym 12469 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[9]
.sym 12470 soc.cpu.instr_sub
.sym 12471 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[9]
.sym 12472 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 12475 soc.cpu.instr_sub
.sym 12476 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[11]
.sym 12477 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 12478 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[11]
.sym 12482 soc.cpu.alu_out_SB_LUT4_O_24_I2[1]
.sym 12483 soc.cpu.alu_out_SB_LUT4_O_24_I2[0]
.sym 12487 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_7_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 12493 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 12494 soc.cpu.instr_bgeu_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 12495 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 12498 clk$SB_IO_IN_$glb_clk
.sym 12500 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[16]
.sym 12501 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[17]
.sym 12502 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[18]
.sym 12503 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[19]
.sym 12504 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[20]
.sym 12505 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[21]
.sym 12506 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[22]
.sym 12507 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[23]
.sym 12511 soc.cpu.cpu_state[5]
.sym 12512 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[0]
.sym 12513 soc.cpu.pcpi_rs2[14]
.sym 12514 soc.cpu.alu_out_q[7]
.sym 12515 soc.cpu.pcpi_rs2[14]
.sym 12516 soc.cpu.pcpi_rs2[12]
.sym 12518 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[6]
.sym 12519 soc.cpu.timer[4]
.sym 12520 soc.cpu.irq_pending[1]
.sym 12523 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[10]
.sym 12524 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 12525 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 12526 soc.cpu.alu_out_SB_LUT4_O_25_I1[2]
.sym 12527 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 12528 soc.cpu.pcpi_rs2[10]
.sym 12529 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 12530 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 12531 soc.cpu.cpu_state[2]
.sym 12532 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[14]
.sym 12533 soc.cpu.pcpi_rs2[19]
.sym 12534 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[15]
.sym 12535 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 12541 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[8]
.sym 12542 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 12543 soc.cpu.alu_out_SB_LUT4_O_29_I2[1]
.sym 12544 soc.cpu.instr_bgeu_SB_LUT4_I1_I3_SB_LUT4_O_I0[2]
.sym 12548 soc.cpu.instr_bgeu_SB_LUT4_I1_I3_SB_LUT4_O_I0[3]
.sym 12549 soc.cpu.alu_out_SB_LUT4_O_23_I2[1]
.sym 12550 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_19_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 12553 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 12554 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[13]
.sym 12556 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 12557 soc.cpu.alu_out_SB_LUT4_O_18_I2[3]
.sym 12559 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[13]
.sym 12560 soc.cpu.alu_out_SB_LUT4_O_18_I2[1]
.sym 12561 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[8]
.sym 12562 soc.cpu.pcpi_rs2[8]
.sym 12564 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_21_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 12565 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 12566 soc.cpu.instr_bgeu_SB_LUT4_I1_I3_SB_LUT4_O_I0[0]
.sym 12567 soc.cpu.mem_la_wdata[6]
.sym 12568 soc.cpu.instr_bgeu_SB_LUT4_I1_I3_SB_LUT4_O_I0[1]
.sym 12569 soc.cpu.instr_sub
.sym 12570 soc.cpu.alu_out_SB_LUT4_O_18_I2[2]
.sym 12572 soc.cpu.alu_out_SB_LUT4_O_9_I1[1]
.sym 12576 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_19_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 12577 soc.cpu.pcpi_rs2[8]
.sym 12580 soc.cpu.instr_bgeu_SB_LUT4_I1_I3_SB_LUT4_O_I0[2]
.sym 12581 soc.cpu.instr_bgeu_SB_LUT4_I1_I3_SB_LUT4_O_I0[1]
.sym 12582 soc.cpu.instr_bgeu_SB_LUT4_I1_I3_SB_LUT4_O_I0[3]
.sym 12583 soc.cpu.instr_bgeu_SB_LUT4_I1_I3_SB_LUT4_O_I0[0]
.sym 12587 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_21_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 12589 soc.cpu.mem_la_wdata[6]
.sym 12592 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 12595 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 12598 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[8]
.sym 12599 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 12600 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[8]
.sym 12601 soc.cpu.instr_sub
.sym 12604 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 12605 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[13]
.sym 12606 soc.cpu.instr_sub
.sym 12607 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[13]
.sym 12610 soc.cpu.alu_out_SB_LUT4_O_18_I2[3]
.sym 12611 soc.cpu.alu_out_SB_LUT4_O_18_I2[1]
.sym 12612 soc.cpu.alu_out_SB_LUT4_O_18_I2[2]
.sym 12613 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 12616 soc.cpu.alu_out_SB_LUT4_O_18_I2[1]
.sym 12617 soc.cpu.alu_out_SB_LUT4_O_9_I1[1]
.sym 12618 soc.cpu.alu_out_SB_LUT4_O_23_I2[1]
.sym 12619 soc.cpu.alu_out_SB_LUT4_O_29_I2[1]
.sym 12621 clk$SB_IO_IN_$glb_clk
.sym 12623 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[24]
.sym 12624 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[25]
.sym 12625 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[26]
.sym 12626 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[27]
.sym 12627 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[28]
.sym 12628 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[29]
.sym 12629 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[30]
.sym 12630 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[31]
.sym 12636 soc.cpu.pcpi_rs2[22]
.sym 12637 soc.cpu.cpu_state[4]
.sym 12638 soc.cpu.cpu_state[6]
.sym 12641 soc.cpu.alu_out_q[0]
.sym 12642 soc.cpu.cpu_state[4]
.sym 12645 soc.cpu.alu_out_SB_LUT4_O_23_I2[2]
.sym 12647 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[1]
.sym 12648 soc.cpu.alu_out_SB_LUT4_O_25_I1[1]
.sym 12649 soc.cpu.instr_bgeu
.sym 12650 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_21_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 12651 UART_RX_SB_LUT4_I1_O[2]
.sym 12652 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 12653 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[21]
.sym 12654 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[31]
.sym 12655 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[22]
.sym 12656 soc.cpu.alu_out_q[13]
.sym 12657 soc.cpu.alu_out_q[15]
.sym 12658 soc.cpu.alu_out_SB_LUT4_O_25_I1[2]
.sym 12664 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 12665 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 12667 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_25_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 12668 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[7]
.sym 12670 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_23_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 12672 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 12674 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_21_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 12675 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[6]
.sym 12679 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_22_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 12681 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[5]
.sym 12682 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 12683 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 12689 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 12690 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_24_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 12693 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 12694 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[4]
.sym 12696 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 12698 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 12699 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 12702 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 12704 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 12705 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 12706 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 12708 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 12710 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_25_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 12711 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 12712 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 12714 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[4]
.sym 12716 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 12717 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_24_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 12718 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 12720 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[5]
.sym 12722 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[4]
.sym 12723 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_23_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 12724 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[4]
.sym 12726 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[6]
.sym 12728 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_22_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 12729 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[5]
.sym 12730 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[5]
.sym 12732 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[7]
.sym 12734 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_21_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 12735 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[6]
.sym 12736 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[6]
.sym 12738 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[8]
.sym 12740 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[7]
.sym 12741 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 12742 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[7]
.sym 12746 soc.cpu.alu_out_SB_LUT4_O_16_I2[0]
.sym 12747 soc.cpu.alu_out_SB_LUT4_O_17_I2[2]
.sym 12748 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 12749 soc.cpu.alu_out_q[15]
.sym 12750 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[13]
.sym 12751 soc.cpu.alu_out_SB_LUT4_O_19_I2[2]
.sym 12752 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[12]
.sym 12753 soc.cpu.irq_pending[0]
.sym 12755 soc.cpu.mem_rdata_SB_LUT4_O_3_I0_SB_LUT4_O_I3[3]
.sym 12762 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 12763 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_7_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 12764 $PACKER_VCC_NET
.sym 12765 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 12767 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 12768 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 12769 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[26]
.sym 12770 soc.cpu.irq_mask[0]
.sym 12771 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 12772 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 12773 soc.cpu.alu_out_SB_LUT4_O_19_I2[2]
.sym 12774 soc.cpu.alu_out_SB_LUT4_O_26_I1[1]
.sym 12775 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 12776 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 12777 soc.cpu.irq_pending[0]
.sym 12778 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[30]
.sym 12779 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[17]
.sym 12780 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 12781 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 12782 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[8]
.sym 12788 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 12789 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[10]
.sym 12791 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[8]
.sym 12792 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 12793 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[9]
.sym 12794 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 12795 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 12797 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 12799 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 12800 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[15]
.sym 12802 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[11]
.sym 12805 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 12807 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[13]
.sym 12808 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[14]
.sym 12809 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[12]
.sym 12811 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_19_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 12819 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[9]
.sym 12821 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_19_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 12822 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[8]
.sym 12823 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[8]
.sym 12825 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[10]
.sym 12827 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[9]
.sym 12828 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 12829 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[9]
.sym 12831 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[11]
.sym 12833 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 12834 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[10]
.sym 12835 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[10]
.sym 12837 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[12]
.sym 12839 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[11]
.sym 12840 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 12841 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[11]
.sym 12843 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[13]
.sym 12845 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 12846 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[12]
.sym 12847 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[12]
.sym 12849 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[14]
.sym 12851 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[13]
.sym 12852 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 12853 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[13]
.sym 12855 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[15]
.sym 12857 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[14]
.sym 12858 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 12859 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[14]
.sym 12861 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[16]
.sym 12863 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[15]
.sym 12864 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 12865 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[15]
.sym 12869 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[20]
.sym 12870 soc.cpu.alu_out_SB_LUT4_O_10_I2[2]
.sym 12871 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 12872 soc.cpu.alu_out_SB_LUT4_O_11_I2[2]
.sym 12873 soc.cpu.alu_out_SB_LUT4_O_13_I1[0]
.sym 12874 soc.cpu.alu_out_SB_LUT4_O_9_I2[2]
.sym 12875 soc.cpu.alu_out_SB_LUT4_O_12_I2[2]
.sym 12876 soc.cpu.alu_out_SB_LUT4_O_8_I2[0]
.sym 12877 soc.cpu.cpuregs_wrdata[8]
.sym 12878 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 12881 soc.cpu.timer[23]
.sym 12884 soc.cpu.mem_la_wdata[6]
.sym 12885 soc.cpu.cpu_state[6]
.sym 12886 soc.cpu.irq_pending[0]
.sym 12887 soc.cpu.timer[20]
.sym 12888 soc.cpu.pcpi_rs2[8]
.sym 12889 soc.cpu.timer[18]
.sym 12890 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 12891 soc.cpu.mem_la_wdata[5]
.sym 12892 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 12893 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[16]
.sym 12895 soc.cpu.pcpi_rs2[20]
.sym 12896 soc.cpu.alu_out_SB_LUT4_O_9_I1[1]
.sym 12897 soc.cpu.cpu_state[2]
.sym 12898 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 12899 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 12900 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 12901 soc.cpu.cpu_state[3]
.sym 12902 soc.cpu.instr_bgeu_SB_LUT4_I1_I3_SB_LUT4_O_I0[0]
.sym 12903 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 12904 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 12905 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[16]
.sym 12913 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[19]
.sym 12916 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 12918 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[23]
.sym 12919 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[21]
.sym 12921 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 12924 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[22]
.sym 12926 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[20]
.sym 12927 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 12929 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[16]
.sym 12930 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 12933 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 12934 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 12936 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[17]
.sym 12937 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_11_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 12939 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 12941 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[18]
.sym 12942 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[17]
.sym 12944 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[16]
.sym 12945 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_11_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 12946 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[16]
.sym 12948 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[18]
.sym 12950 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 12951 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[17]
.sym 12952 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[17]
.sym 12954 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[19]
.sym 12956 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 12957 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[18]
.sym 12958 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[18]
.sym 12960 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[20]
.sym 12962 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 12963 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[19]
.sym 12964 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[19]
.sym 12966 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[21]
.sym 12968 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 12969 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[20]
.sym 12970 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[20]
.sym 12972 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[22]
.sym 12974 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[21]
.sym 12975 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 12976 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[21]
.sym 12978 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[23]
.sym 12980 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[22]
.sym 12981 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 12982 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[22]
.sym 12984 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[24]
.sym 12986 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 12987 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[23]
.sym 12988 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[23]
.sym 12992 soc.cpu.alu_out_SB_LUT4_O_4_I2[0]
.sym 12993 soc.cpu.alu_out_q[22]
.sym 12994 soc.cpu.alu_out_SB_LUT4_O_19_I2[3]
.sym 12995 soc.cpu.alu_out_q[14]
.sym 12996 soc.cpu.alu_out_q[12]
.sym 12997 soc.cpu.alu_out_SB_LUT4_O_19_I1[1]
.sym 12998 soc.cpu.alu_out_SB_LUT4_O_6_I2[0]
.sym 12999 soc.cpu.alu_out_SB_LUT4_O_7_I2[0]
.sym 13004 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 13007 soc.cpu.alu_out_SB_LUT4_O_11_I2[2]
.sym 13009 soc.cpu.cpuregs_wrdata[15]
.sym 13010 $PACKER_VCC_NET
.sym 13011 soc.cpu.timer[28]
.sym 13012 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 13013 soc.cpu.alu_out_SB_LUT4_O_10_I2[2]
.sym 13014 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[24]
.sym 13015 soc.cpu.pcpi_rs2[12]
.sym 13016 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 13017 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 13018 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[23]
.sym 13019 soc.cpu.alu_out_SB_LUT4_O_17_I2[2]
.sym 13020 soc.cpu.alu_out_SB_LUT4_O_I2[0]
.sym 13021 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 13022 soc.cpu.alu_out_SB_LUT4_O_25_I1[2]
.sym 13023 soc.cpu.alu_out_SB_LUT4_O_15_I1[0]
.sym 13024 soc.cpu.alu_out_SB_LUT4_O_12_I2[2]
.sym 13025 soc.cpu.pcpi_rs2[19]
.sym 13026 soc.cpu.alu_out_SB_LUT4_O_8_I2[0]
.sym 13027 soc.cpu.cpu_state[2]
.sym 13028 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[24]
.sym 13033 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[25]
.sym 13038 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[29]
.sym 13039 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[30]
.sym 13040 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[24]
.sym 13043 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[28]
.sym 13044 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[27]
.sym 13045 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[26]
.sym 13046 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_9_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 13047 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 13048 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_7_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 13051 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 13052 soc.cpu.alu_out_SB_LUT4_O_25_I1[2]
.sym 13054 soc.cpu.alu_out_SB_LUT4_O_26_I1[1]
.sym 13055 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 13058 soc.cpu.alu_out_SB_LUT4_O_25_I1[1]
.sym 13059 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 13065 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[25]
.sym 13067 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[24]
.sym 13068 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 13069 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[24]
.sym 13071 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[26]
.sym 13073 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[25]
.sym 13074 soc.cpu.alu_out_SB_LUT4_O_26_I1[1]
.sym 13075 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[25]
.sym 13077 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[27]
.sym 13079 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[26]
.sym 13080 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_9_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 13081 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[26]
.sym 13083 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[28]
.sym 13085 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[27]
.sym 13086 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 13087 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[27]
.sym 13089 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[29]
.sym 13091 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[28]
.sym 13092 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_7_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 13093 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[28]
.sym 13095 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[30]
.sym 13097 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 13098 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[29]
.sym 13099 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[29]
.sym 13101 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[31]
.sym 13103 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 13104 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[30]
.sym 13105 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[30]
.sym 13109 soc.cpu.alu_out_SB_LUT4_O_25_I1[1]
.sym 13110 soc.cpu.alu_out_SB_LUT4_O_25_I1[2]
.sym 13111 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[31]
.sym 13115 soc.cpu.alu_out_SB_LUT4_O_I2[0]
.sym 13116 soc.cpu.alu_out_SB_LUT4_O_9_I1[1]
.sym 13117 soc.cpu.alu_out_SB_LUT4_O_3_I2[2]
.sym 13118 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O_SB_LUT4_I0_O[1]
.sym 13119 soc.cpu.instr_bgeu_SB_LUT4_I1_I3_SB_LUT4_O_I0[0]
.sym 13120 soc.cpu.alu_out_SB_LUT4_O_2_I2[0]
.sym 13121 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 13122 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O_SB_LUT4_I0_O[0]
.sym 13123 soc.cpu.decoded_imm[13]
.sym 13124 soc.cpu.cpuregs_rs1[13]
.sym 13125 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 13126 soc.cpu.decoded_imm[13]
.sym 13130 soc.cpu.alu_out_q[14]
.sym 13131 soc.cpu.cpu_state[4]
.sym 13132 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 13136 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 13137 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 13139 UART_RX_SB_LUT4_I1_O[2]
.sym 13140 soc.cpu.instr_bgeu
.sym 13141 soc.cpu.alu_out_SB_LUT4_O_9_I2[3]
.sym 13142 soc.cpu.alu_out_SB_LUT4_O_2_I2[0]
.sym 13143 soc.cpu.irq_pending_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 13144 soc.cpu.alu_out_SB_LUT4_O_25_I1[1]
.sym 13145 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 13147 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[31]
.sym 13148 soc.cpu.instr_bgeu
.sym 13149 soc.cpu.pcpi_rs2[21]
.sym 13150 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[1]
.sym 13157 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[1]
.sym 13159 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 13160 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 13164 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[16]
.sym 13165 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[16]
.sym 13168 soc.cpu.instr_sub
.sym 13170 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 13174 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 13178 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[1]
.sym 13180 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 13181 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 13191 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 13195 soc.cpu.instr_sub
.sym 13196 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[16]
.sym 13197 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[16]
.sym 13198 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 13202 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[1]
.sym 13209 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 13213 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[1]
.sym 13222 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 13226 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 13231 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 13238 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 13239 soc.cpu.latched_branch_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 13240 soc.cpu.latched_branch_SB_DFFESR_Q_E
.sym 13241 soc.cpu.alu_out_SB_LUT4_O_12_I2[1]
.sym 13242 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 13243 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 13244 soc.cpu.alu_out_SB_LUT4_O_19_I1[3]
.sym 13245 soc.cpu.alu_out_SB_LUT4_O_9_I2[3]
.sym 13247 soc.cpu.cpuregs_waddr[3]
.sym 13248 soc.cpu.cpuregs_waddr[3]
.sym 13250 soc.cpu.alu_out_SB_LUT4_O_21_I1[1]
.sym 13251 soc.cpu.pcpi_rs2[16]
.sym 13252 soc.cpu.timer[25]
.sym 13256 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 13258 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 13259 soc.cpu.cpu_state[4]
.sym 13260 soc.cpu.cpu_state[3]
.sym 13261 soc.cpu.alu_out_SB_LUT4_O_3_I2[2]
.sym 13262 soc.cpu.instr_bge
.sym 13263 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 13264 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 13265 soc.cpu.alu_out_SB_LUT4_O_26_I1[1]
.sym 13266 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 13267 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 13268 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[3]
.sym 13269 soc.cpu.latched_is_lh_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 13270 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 13271 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 13272 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[0]
.sym 13273 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 13280 soc.cpu.latched_store
.sym 13281 soc.cpu.reg_next_pc_SB_DFFESR_Q_30_E
.sym 13283 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 13284 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O[0]
.sym 13285 soc.cpu.is_sltiu_bltu_sltu
.sym 13286 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 13287 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 13288 soc.cpu.instr_bge
.sym 13289 UART_RX_SB_LUT4_I1_O[2]
.sym 13290 soc.cpu.instr_bgeu_SB_LUT4_I1_O[3]
.sym 13293 soc.cpu.instr_bne
.sym 13294 UART_RX_SB_LUT4_I1_O[2]
.sym 13295 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 13298 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O[2]
.sym 13300 soc.cpu.cpu_state[1]
.sym 13301 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[0]
.sym 13303 soc.cpu.mem_do_rinst
.sym 13305 soc.cpu.instr_bgeu_SB_LUT4_I1_O[2]
.sym 13307 soc.cpu.instr_bgeu_SB_LUT4_I1_O[1]
.sym 13308 soc.cpu.instr_bgeu
.sym 13310 soc.cpu.latched_compr_SB_LUT4_I1_1_I3[0]
.sym 13312 soc.cpu.latched_compr_SB_LUT4_I1_1_I3[0]
.sym 13313 soc.cpu.mem_do_rinst
.sym 13315 UART_RX_SB_LUT4_I1_O[2]
.sym 13326 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 13327 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 13330 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O[2]
.sym 13331 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[0]
.sym 13332 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O[0]
.sym 13333 soc.cpu.instr_bgeu
.sym 13336 UART_RX_SB_LUT4_I1_O[2]
.sym 13337 soc.cpu.cpu_state[1]
.sym 13338 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 13339 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 13342 soc.cpu.instr_bgeu_SB_LUT4_I1_O[1]
.sym 13343 soc.cpu.instr_bge
.sym 13344 soc.cpu.instr_bne
.sym 13345 soc.cpu.is_sltiu_bltu_sltu
.sym 13348 soc.cpu.instr_bge
.sym 13349 soc.cpu.instr_bgeu_SB_LUT4_I1_O[1]
.sym 13350 soc.cpu.instr_bgeu_SB_LUT4_I1_O[3]
.sym 13351 soc.cpu.instr_bgeu_SB_LUT4_I1_O[2]
.sym 13354 soc.cpu.latched_store
.sym 13355 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 13357 soc.cpu.latched_compr_SB_LUT4_I1_1_I3[0]
.sym 13358 soc.cpu.reg_next_pc_SB_DFFESR_Q_30_E
.sym 13359 clk$SB_IO_IN_$glb_clk
.sym 13360 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 13361 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 13362 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[3]
.sym 13363 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_1_O[3]
.sym 13364 soc.cpu.irq_pending_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 13365 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 13366 soc.cpu.decoder_pseudo_trigger
.sym 13367 soc.cpu.irq_pending_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 13368 soc.cpu.do_waitirq_SB_DFFSR_Q_R[3]
.sym 13370 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 13373 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 13375 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 13376 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_O[2]
.sym 13377 soc.cpu.reg_next_pc_SB_DFFESR_Q_30_E
.sym 13378 soc.cpu.decoded_imm[26]
.sym 13379 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 13381 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 13382 soc.cpu.cpu_state[6]
.sym 13385 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 13386 soc.cpu.cpu_state[1]
.sym 13387 soc.cpu.alu_out_SB_LUT4_O_12_I2[1]
.sym 13388 soc.cpu.cpu_state[2]
.sym 13389 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 13390 soc.cpu.decoded_imm[23]
.sym 13391 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 13392 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 13393 soc.cpu.cpu_state[3]
.sym 13394 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 13396 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 13403 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_1_O[3]
.sym 13404 soc.cpu.latched_store_SB_DFFESS_Q_E
.sym 13406 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 13408 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 13409 soc.cpu.instr_sll_SB_LUT4_I0_I2[2]
.sym 13410 soc.cpu.cpu_state[1]
.sym 13411 UART_RX_SB_LUT4_I1_O[2]
.sym 13412 soc.cpu.cpu_state[2]
.sym 13414 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 13415 soc.cpu.irq_mask[1]
.sym 13416 soc.cpu.cpu_state[0]
.sym 13418 soc.cpu.cpu_state[5]
.sym 13420 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 13422 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 13424 soc.cpu.latched_store_SB_DFFESS_Q_E_SB_LUT4_O_I3[2]
.sym 13426 soc.cpu.cpu_state[3]
.sym 13430 soc.cpu.irq_active
.sym 13432 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[0]
.sym 13435 UART_RX_SB_LUT4_I1_O[2]
.sym 13436 soc.cpu.instr_sll_SB_LUT4_I0_I2[2]
.sym 13441 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_1_O[3]
.sym 13442 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 13443 soc.cpu.cpu_state[3]
.sym 13444 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 13447 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 13448 soc.cpu.irq_active
.sym 13449 soc.cpu.irq_mask[1]
.sym 13450 soc.cpu.cpu_state[2]
.sym 13459 soc.cpu.latched_store_SB_DFFESS_Q_E_SB_LUT4_O_I3[2]
.sym 13460 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 13462 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[0]
.sym 13471 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 13472 soc.cpu.cpu_state[1]
.sym 13473 UART_RX_SB_LUT4_I1_O[2]
.sym 13477 soc.cpu.cpu_state[0]
.sym 13478 soc.cpu.cpu_state[5]
.sym 13480 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 13481 soc.cpu.latched_store_SB_DFFESS_Q_E
.sym 13482 clk$SB_IO_IN_$glb_clk
.sym 13483 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 13484 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 13485 soc.cpu.irq_delay_SB_LUT4_I2_O[0]
.sym 13486 soc.cpu.do_waitirq_SB_DFFSR_Q_R_SB_LUT4_O_I3[0]
.sym 13487 soc.cpu.instr_sll_SB_LUT4_I0_O[2]
.sym 13488 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 13489 soc.cpu.mem_do_rinst_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 13490 soc.cpu.latched_is_lh_SB_DFFESR_Q_E_SB_LUT4_O_I2[3]
.sym 13491 soc.cpu.mem_do_wdata_SB_DFFESS_Q_E
.sym 13492 soc.cpu.instr_jalr
.sym 13500 soc.cpu.latched_store_SB_DFFESS_Q_E
.sym 13502 soc.cpu.timer[16]
.sym 13503 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 13504 soc.cpu.timer[27]
.sym 13505 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[3]
.sym 13506 soc.cpu.cpuregs_rs1[27]
.sym 13507 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_1_O[3]
.sym 13508 soc.cpu.mem_do_rinst
.sym 13509 soc.cpu.alu_out_SB_LUT4_O_12_I2[2]
.sym 13510 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 13511 soc.cpu.alu_out_SB_LUT4_O_8_I2[0]
.sym 13512 soc.cpu.alu_out_SB_LUT4_O_I2[0]
.sym 13513 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 13514 soc.cpu.cpu_state[2]
.sym 13515 soc.cpu.alu_out_SB_LUT4_O_15_I1[0]
.sym 13516 soc.cpu.irq_active
.sym 13517 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 13518 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[23]
.sym 13519 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[0]
.sym 13525 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[1]
.sym 13529 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 13530 soc.cpu.mem_do_rinst_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 13531 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O[2]
.sym 13532 UART_RX_SB_LUT4_I1_O[2]
.sym 13533 soc.cpu.do_waitirq_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 13534 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 13535 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_I3_O[1]
.sym 13536 soc.cpu.mem_do_rinst_SB_DFFESS_Q_E
.sym 13537 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 13538 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_I3_O[3]
.sym 13539 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_I3_O[2]
.sym 13540 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 13542 soc.cpu.cpu_state[2]
.sym 13543 soc.cpu.do_waitirq_SB_DFFSR_Q_R_SB_LUT4_O_I3[0]
.sym 13544 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[0]
.sym 13545 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_I3_O[2]
.sym 13547 soc.cpu.cpu_state[0]
.sym 13548 soc.cpu.do_waitirq_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 13549 soc.cpu.cpu_state[1]
.sym 13550 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 13551 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 13552 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 13553 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 13554 soc.cpu.mem_do_rinst_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 13555 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O[1]
.sym 13556 soc.cpu.cpu_state[4]
.sym 13558 soc.cpu.do_waitirq_SB_DFFSR_Q_R_SB_LUT4_O_I3[0]
.sym 13560 soc.cpu.cpu_state[0]
.sym 13561 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 13564 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 13565 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 13566 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 13567 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 13570 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 13571 soc.cpu.cpu_state[2]
.sym 13572 soc.cpu.cpu_state[4]
.sym 13573 soc.cpu.cpu_state[1]
.sym 13576 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_I3_O[1]
.sym 13577 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[1]
.sym 13578 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_I3_O[2]
.sym 13579 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_I3_O[3]
.sym 13582 soc.cpu.mem_do_rinst_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 13583 soc.cpu.cpu_state[2]
.sym 13584 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_I3_O[3]
.sym 13585 soc.cpu.mem_do_rinst_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 13588 UART_RX_SB_LUT4_I1_O[2]
.sym 13590 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 13594 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 13595 soc.cpu.do_waitirq_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 13597 soc.cpu.do_waitirq_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 13600 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[0]
.sym 13601 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O[2]
.sym 13602 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O[1]
.sym 13603 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 13604 soc.cpu.mem_do_rinst_SB_DFFESS_Q_E
.sym 13605 clk$SB_IO_IN_$glb_clk
.sym 13606 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_I3_O[2]
.sym 13607 soc.cpu.cpu_state[1]
.sym 13608 soc.cpu.cpu_state[2]
.sym 13609 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E
.sym 13610 soc.cpu.alu_out_q[24]
.sym 13611 soc.cpu.alu_out_q[19]
.sym 13612 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0[0]
.sym 13613 soc.cpu.alu_out_SB_LUT4_O_12_I2[3]
.sym 13614 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_R
.sym 13615 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 13620 soc.cpu.latched_store
.sym 13622 soc.cpu.instr_sll_SB_LUT4_I0_O[2]
.sym 13623 soc.cpu.cpu_state[4]
.sym 13624 soc.cpu.decoder_trigger
.sym 13626 soc.cpu.pcpi_rs2[22]
.sym 13629 soc.cpu.cpu_state[4]
.sym 13630 soc.cpu.irq_delay
.sym 13631 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_12_O_SB_LUT4_I0_O[3]
.sym 13632 soc.cpu.instr_bgeu
.sym 13633 soc.cpu.latched_is_lh_SB_DFFESR_Q_E
.sym 13635 soc.cpu.alu_out_SB_LUT4_O_2_I2[0]
.sym 13636 soc.cpu.alu_out_SB_LUT4_O_25_I1[1]
.sym 13637 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 13638 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 13639 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 13640 soc.cpu.cpu_state[1]
.sym 13641 soc.cpu.cpu_state[4]
.sym 13642 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 13648 soc.cpu.alu_out_SB_LUT4_O_15_I1[1]
.sym 13649 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[0]
.sym 13651 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 13652 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 13653 soc.cpu.cpu_state[0]
.sym 13655 soc.cpu.alu_out_SB_LUT4_O_15_I1[2]
.sym 13656 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 13658 UART_RX_SB_LUT4_I1_O[2]
.sym 13659 soc.cpu.instr_sll_SB_LUT4_I0_O[2]
.sym 13660 soc.cpu.pcpi_rs2[16]
.sym 13661 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 13662 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 13664 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 13665 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 13666 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 13668 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 13670 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I3[3]
.sym 13672 soc.cpu.cpu_state[1]
.sym 13673 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 13674 soc.cpu.cpu_state[5]
.sym 13675 soc.cpu.alu_out_SB_LUT4_O_15_I1[0]
.sym 13678 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_11_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 13679 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[0]
.sym 13681 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 13682 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_11_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 13684 soc.cpu.pcpi_rs2[16]
.sym 13687 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 13688 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[0]
.sym 13689 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 13690 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 13694 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[0]
.sym 13695 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 13696 soc.cpu.cpu_state[5]
.sym 13700 soc.cpu.alu_out_SB_LUT4_O_15_I1[1]
.sym 13701 soc.cpu.alu_out_SB_LUT4_O_15_I1[2]
.sym 13702 soc.cpu.alu_out_SB_LUT4_O_15_I1[0]
.sym 13706 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 13708 UART_RX_SB_LUT4_I1_O[2]
.sym 13711 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 13712 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I3[3]
.sym 13713 soc.cpu.cpu_state[1]
.sym 13714 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 13717 soc.cpu.instr_sll_SB_LUT4_I0_O[2]
.sym 13718 UART_RX_SB_LUT4_I1_O[2]
.sym 13720 soc.cpu.cpu_state[0]
.sym 13723 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_11_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 13724 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 13725 soc.cpu.pcpi_rs2[16]
.sym 13726 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 13728 clk$SB_IO_IN_$glb_clk
.sym 13730 soc.cpu.alu_out_q[29]
.sym 13731 soc.cpu.alu_out_q[25]
.sym 13732 soc.cpu.alu_out_q[31]
.sym 13733 soc.cpu.alu_out_q[23]
.sym 13734 soc.cpu.alu_out_SB_LUT4_O_13_I1[1]
.sym 13735 soc.cpu.alu_out_q[18]
.sym 13736 soc.cpu.alu_out_SB_LUT4_O_2_I2[1]
.sym 13737 soc.cpu.alu_out_q[17]
.sym 13739 soc.cpu.cpuregs.wen_SB_LUT4_O_I3[1]
.sym 13742 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[1]
.sym 13743 soc.cpu.cpu_state[4]
.sym 13744 soc.cpu.cpu_state[4]
.sym 13745 soc.cpu.cpu_state[0]
.sym 13746 UART_RX_SB_LUT4_I1_O[2]
.sym 13748 soc.cpu.pcpi_rs2[16]
.sym 13749 soc.cpu.cpuregs.wen
.sym 13750 soc.cpu.alu_out_q[16]
.sym 13751 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 13752 soc.cpu.cpu_state[3]
.sym 13753 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 13754 soc.cpu.instr_bge
.sym 13755 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 13756 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 13757 soc.cpu.do_waitirq_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 13758 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 13759 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 13760 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 13761 soc.cpu.alu_out_SB_LUT4_O_26_I1[1]
.sym 13762 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 13763 soc.cpu.latched_is_lh_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 13764 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[0]
.sym 13765 soc.cpu.alu_out_SB_LUT4_O_6_I2[1]
.sym 13771 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 13774 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 13775 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 13777 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 13778 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 13779 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 13780 soc.cpu.cpu_state[2]
.sym 13781 UART_RX_SB_LUT4_I1_O[2]
.sym 13782 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 13783 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 13786 soc.cpu.alu_out_SB_LUT4_O_25_I1[2]
.sym 13787 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 13788 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 13790 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 13792 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 13793 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 13794 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[3]
.sym 13795 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 13796 soc.cpu.alu_out_SB_LUT4_O_25_I1[1]
.sym 13798 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 13799 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 13800 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 13801 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 13802 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 13804 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 13805 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[3]
.sym 13806 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 13807 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 13810 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 13811 soc.cpu.alu_out_SB_LUT4_O_25_I1[2]
.sym 13812 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 13813 soc.cpu.alu_out_SB_LUT4_O_25_I1[1]
.sym 13816 soc.cpu.alu_out_SB_LUT4_O_25_I1[1]
.sym 13817 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 13818 soc.cpu.alu_out_SB_LUT4_O_25_I1[2]
.sym 13819 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 13822 UART_RX_SB_LUT4_I1_O[2]
.sym 13823 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 13824 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 13825 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 13828 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 13829 UART_RX_SB_LUT4_I1_O[2]
.sym 13830 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 13831 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 13834 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 13835 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 13836 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 13837 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 13840 soc.cpu.cpu_state[2]
.sym 13841 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 13842 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 13843 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 13846 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 13847 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 13848 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 13849 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 13853 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_12_O_SB_LUT4_I0_O[0]
.sym 13854 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 13855 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O_SB_LUT4_I0_O[0]
.sym 13856 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_12_O_SB_LUT4_I0_O[1]
.sym 13857 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 13858 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 13859 soc.cpu.latched_is_lh_SB_DFFESR_Q_E_SB_LUT4_O_I2[2]
.sym 13860 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O_SB_LUT4_I0_O[1]
.sym 13862 soc.cpu.alu_out_q[18]
.sym 13865 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 13866 soc.cpu.cpuregs_rs1[24]
.sym 13867 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 13868 soc.cpu.pcpi_rs2[18]
.sym 13869 soc.cpu.pcpi_rs2[18]
.sym 13870 soc.cpu.alu_out_q[17]
.sym 13871 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 13872 soc.cpu.alu_out_q[29]
.sym 13873 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 13874 soc.cpu.alu_out_SB_LUT4_O_25_I1[2]
.sym 13876 soc.cpu.alu_out_q[31]
.sym 13877 soc.cpu.cpu_state[5]
.sym 13878 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 13879 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 13880 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 13881 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 13882 soc.cpu.decoded_imm[23]
.sym 13883 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 13884 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 13885 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 13887 soc.cpu.cpu_state[6]
.sym 13888 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 13894 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 13896 UART_RX_SB_LUT4_I1_O[2]
.sym 13897 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 13898 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 13899 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 13901 soc.cpu.cpu_state[6]
.sym 13902 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[3]
.sym 13904 soc.cpu.instr_lh
.sym 13905 soc.cpu.latched_is_lh_SB_DFFESR_Q_E
.sym 13906 soc.cpu.cpu_state[5]
.sym 13907 soc.cpu.instr_lb
.sym 13909 soc.cpu.cpu_state[6]
.sym 13910 soc.cpu.cpu_state[1]
.sym 13911 soc.cpu.latched_is_lh_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 13916 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 13919 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 13922 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 13924 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[1]
.sym 13927 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 13928 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 13929 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 13930 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 13933 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[1]
.sym 13934 soc.cpu.cpu_state[6]
.sym 13935 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 13939 soc.cpu.cpu_state[6]
.sym 13942 soc.cpu.instr_lh
.sym 13945 soc.cpu.cpu_state[5]
.sym 13947 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 13952 soc.cpu.cpu_state[6]
.sym 13953 soc.cpu.instr_lb
.sym 13957 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 13958 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 13959 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[3]
.sym 13960 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 13963 UART_RX_SB_LUT4_I1_O[2]
.sym 13964 soc.cpu.cpu_state[6]
.sym 13965 soc.cpu.cpu_state[1]
.sym 13966 soc.cpu.latched_is_lh_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 13970 UART_RX_SB_LUT4_I1_O[2]
.sym 13972 soc.cpu.cpu_state[1]
.sym 13973 soc.cpu.latched_is_lh_SB_DFFESR_Q_E
.sym 13974 clk$SB_IO_IN_$glb_clk
.sym 13975 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 13976 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 13977 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_6_O_SB_LUT4_I0_O[0]
.sym 13978 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_6_O_SB_LUT4_I0_O[1]
.sym 13979 soc.cpu.alu_out_SB_LUT4_O_26_I1[1]
.sym 13980 soc.cpu.latched_is_lh_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 13981 soc.cpu.alu_out_SB_LUT4_O_6_I2[1]
.sym 13982 soc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I3[3]
.sym 13983 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_2_O_SB_LUT4_I1_O[0]
.sym 13984 soc.cpu.latched_is_lb
.sym 13985 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 13989 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 13991 soc.cpu.mem_do_rinst
.sym 13994 soc.cpu.latched_is_lh
.sym 13996 soc.cpu.cpuregs_wrdata[18]
.sym 13997 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 13998 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 13999 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 14000 soc.cpu.instr_sll_SB_LUT4_I0_O[3]
.sym 14001 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 14002 soc.cpu.cpu_state[2]
.sym 14003 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 14004 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 14005 soc.cpu.instr_sw_SB_LUT4_I1_O[1]
.sym 14006 soc.cpu.irq_active_SB_DFFESR_Q_E
.sym 14007 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 14008 soc.cpu.irq_active
.sym 14010 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 14011 soc.cpu.cpu_state[2]
.sym 14017 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 14018 soc.cpu.instr_lhu
.sym 14019 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 14023 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 14027 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 14028 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 14031 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 14033 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 14035 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 14036 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 14038 soc.cpu.instr_lb
.sym 14041 soc.cpu.instr_lbu
.sym 14043 soc.cpu.instr_lh
.sym 14050 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 14051 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 14052 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 14053 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 14056 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 14059 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 14062 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 14063 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 14064 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 14065 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 14068 soc.cpu.instr_lbu
.sym 14070 soc.cpu.instr_lb
.sym 14075 soc.cpu.instr_lhu
.sym 14077 soc.cpu.instr_lh
.sym 14081 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 14082 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 14086 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 14088 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 14092 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 14093 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 14094 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 14095 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 14096 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 14097 clk$SB_IO_IN_$glb_clk
.sym 14099 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_2_O_SB_LUT4_I1_O[1]
.sym 14100 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 14101 soc.cpu.irq_active
.sym 14102 soc.cpu.instr_srl_SB_LUT4_I1_O[2]
.sym 14103 soc.cpu.reg_op1_SB_DFFE_Q_E
.sym 14104 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_3_O_SB_LUT4_I1_O[0]
.sym 14105 soc.cpu.instr_sll_SB_LUT4_I0_O[3]
.sym 14106 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_4_O_SB_LUT4_I0_O[1]
.sym 14111 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 14113 soc.cpu.reg_pc[29]
.sym 14114 soc.cpu.alu_out_SB_LUT4_O_26_I1[1]
.sym 14115 soc.cpu.cpu_state[4]
.sym 14116 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[1]
.sym 14118 soc.cpu.cpu_state[3]
.sym 14122 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_6_O_SB_LUT4_I0_O[3]
.sym 14123 soc.cpu.alu_out_SB_LUT4_O_25_I1[1]
.sym 14124 soc.cpu.reg_op1_SB_DFFE_Q_E
.sym 14125 soc.cpu.alu_out_SB_LUT4_O_26_I1[1]
.sym 14126 soc.cpu.instr_lbu_SB_LUT4_I2_O[2]
.sym 14127 soc.cpu.latched_is_lh_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 14128 soc.cpu.instr_bgeu
.sym 14129 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 14130 soc.cpu.reg_op1_SB_DFFE_Q_E
.sym 14132 soc.cpu.cpu_state[1]
.sym 14133 soc.cpu.cpu_state[4]
.sym 14134 soc.cpu.instr_lw
.sym 14143 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D[0]
.sym 14146 soc.cpu.instr_sb
.sym 14148 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 14149 soc.cpu.instr_sw
.sym 14161 display.second_toggle_SB_LUT4_O_I3
.sym 14162 gpio_in[0]
.sym 14167 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 14173 soc.cpu.instr_sw
.sym 14174 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 14175 soc.cpu.instr_sb
.sym 14176 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D[0]
.sym 14206 gpio_in[0]
.sym 14212 display.second_toggle_SB_LUT4_O_I3
.sym 14219 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 14220 clk$SB_IO_IN_$glb_clk
.sym 14223 soc.cpu.irq_active_SB_DFFESR_Q_E
.sym 14224 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 14226 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I2[2]
.sym 14228 soc.cpu.alu_out_SB_LUT4_O_25_I1[1]
.sym 14230 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 14231 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_1_O[1]
.sym 14234 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 14235 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 14236 soc.cpu.timer[25]
.sym 14237 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 14238 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_7_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 14239 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D[0]
.sym 14240 soc.cpu.cpu_state[4]
.sym 14241 soc.cpu.cpuregs.regs.1.0.0_RDATA_4[0]
.sym 14243 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 14244 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 14245 soc.cpu.irq_active
.sym 14246 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 14248 soc.cpu.instr_srai
.sym 14250 soc.cpu.instr_bge
.sym 14251 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 14256 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[0]
.sym 14257 soc.cpu.do_waitirq_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 14267 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I1_O[0]
.sym 14268 display.second_timer_state_SB_LUT4_O_10_I3
.sym 14269 display.second_timer_state_SB_LUT4_O_9_I3
.sym 14270 display.second_timer_state_SB_LUT4_O_8_I3
.sym 14276 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 14277 display.second_timer_state_SB_LUT4_O_I3[0]
.sym 14278 display.second_timer_state[0]
.sym 14279 display.second_timer_state_SB_LUT4_O_7_I3
.sym 14291 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I1_O[1]
.sym 14293 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I1_O[2]
.sym 14305 display.second_timer_state_SB_LUT4_O_9_I3
.sym 14311 display.second_timer_state_SB_LUT4_O_10_I3
.sym 14314 display.second_timer_state_SB_LUT4_O_8_I3
.sym 14320 display.second_timer_state_SB_LUT4_O_7_I3
.sym 14321 display.second_timer_state_SB_LUT4_O_10_I3
.sym 14322 display.second_timer_state_SB_LUT4_O_9_I3
.sym 14323 display.second_timer_state_SB_LUT4_O_8_I3
.sym 14326 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I1_O[1]
.sym 14328 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I1_O[2]
.sym 14329 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I1_O[0]
.sym 14332 display.second_timer_state[0]
.sym 14340 display.second_timer_state_SB_LUT4_O_I3[0]
.sym 14343 clk$SB_IO_IN_$glb_clk
.sym 14344 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 14345 soc.cpu.instr_bge
.sym 14346 soc.cpu.instr_bltu
.sym 14347 soc.cpu.instr_bgeu
.sym 14348 soc.cpu.instr_bne
.sym 14349 soc.cpu.instr_or_SB_LUT4_I1_O[1]
.sym 14350 soc.cpu.instr_blt
.sym 14351 soc.cpu.instr_sltiu
.sym 14352 soc.cpu.instr_slti
.sym 14353 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 14358 soc.cpu.alu_out_q[30]
.sym 14359 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 14360 soc.cpu.alu_out_q[29]
.sym 14361 soc.cpu.cpu_state[6]
.sym 14362 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 14363 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 14364 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_O[2]
.sym 14366 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 14369 soc.cpu.instr_jalr
.sym 14370 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 14375 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 14376 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 14377 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 14386 soc.cpu.instr_lbu_SB_LUT4_I2_O[1]
.sym 14389 display.second_timer_state_SB_LUT4_O_1_I3_SB_LUT4_I1_O[3]
.sym 14390 display.second_timer_state_SB_LUT4_O_1_I3_SB_LUT4_I1_O[0]
.sym 14391 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 14392 display.second_timer_state[14]
.sym 14393 display.second_timer_state[15]
.sym 14394 display.second_timer_state_SB_LUT4_O_7_I3
.sym 14396 soc.cpu.instr_lbu_SB_LUT4_I2_O[2]
.sym 14397 display.second_timer_state[11]
.sym 14398 display.second_timer_state[12]
.sym 14399 display.second_timer_state_SB_LUT4_O_5_I3
.sym 14400 display.second_timer_state_SB_LUT4_O_I3[0]
.sym 14402 display.second_timer_state[16]
.sym 14403 display.second_timer_state[17]
.sym 14404 soc.cpu.instr_lw
.sym 14407 soc.cpu.instr_blt
.sym 14408 soc.cpu.instr_bne
.sym 14409 display.second_timer_state_SB_LUT4_O_1_I3_SB_LUT4_I1_O[1]
.sym 14410 soc.cpu.instr_bge
.sym 14411 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 14412 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 14413 display.second_timer_state[19]
.sym 14415 display.second_timer_state_SB_LUT4_O_1_I3_SB_LUT4_I1_O[2]
.sym 14417 soc.cpu.instr_lbu_SB_LUT4_I2_O[0]
.sym 14419 soc.cpu.instr_lw
.sym 14420 soc.cpu.instr_bge
.sym 14421 soc.cpu.instr_bne
.sym 14422 soc.cpu.instr_blt
.sym 14425 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 14426 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 14431 soc.cpu.instr_lbu_SB_LUT4_I2_O[1]
.sym 14432 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 14433 soc.cpu.instr_lbu_SB_LUT4_I2_O[0]
.sym 14434 soc.cpu.instr_lbu_SB_LUT4_I2_O[2]
.sym 14437 display.second_timer_state[15]
.sym 14438 display.second_timer_state[11]
.sym 14439 display.second_timer_state[12]
.sym 14440 display.second_timer_state[14]
.sym 14443 display.second_timer_state_SB_LUT4_O_1_I3_SB_LUT4_I1_O[0]
.sym 14444 display.second_timer_state_SB_LUT4_O_1_I3_SB_LUT4_I1_O[1]
.sym 14445 display.second_timer_state_SB_LUT4_O_1_I3_SB_LUT4_I1_O[2]
.sym 14446 display.second_timer_state_SB_LUT4_O_1_I3_SB_LUT4_I1_O[3]
.sym 14449 display.second_timer_state_SB_LUT4_O_I3[0]
.sym 14450 display.second_timer_state[16]
.sym 14451 display.second_timer_state[17]
.sym 14452 display.second_timer_state[19]
.sym 14457 display.second_timer_state_SB_LUT4_O_5_I3
.sym 14461 display.second_timer_state_SB_LUT4_O_7_I3
.sym 14468 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 14469 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 14470 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 14471 soc.cpu.instr_andi
.sym 14472 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 14473 soc.cpu.instr_or_SB_LUT4_I1_O[2]
.sym 14474 soc.cpu.instr_and
.sym 14475 soc.cpu.instr_lbu_SB_LUT4_I2_O[0]
.sym 14477 soc.cpu.reg_pc[26]
.sym 14481 $PACKER_VCC_NET
.sym 14482 soc.cpu.reg_pc[25]
.sym 14484 soc.cpu.is_sltiu_bltu_sltu
.sym 14485 $PACKER_VCC_NET
.sym 14486 display.second_timer_state_SB_LUT4_O_1_I3_SB_LUT4_I1_O[0]
.sym 14488 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 14489 $PACKER_VCC_NET
.sym 14491 soc.cpu.cpu_state[3]
.sym 14492 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 14494 soc.cpu.instr_bne
.sym 14495 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 14496 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 14497 soc.cpu.instr_sw_SB_LUT4_I1_O[1]
.sym 14499 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 14500 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 14501 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 14503 soc.cpu.do_waitirq_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 14513 display.refresh_timer_state[4]
.sym 14514 display.refresh_timer_state[5]
.sym 14516 display.refresh_timer_state[7]
.sym 14520 display.refresh_timer_state[3]
.sym 14526 display.refresh_timer_state[1]
.sym 14527 display.refresh_timer_state[2]
.sym 14529 $PACKER_VCC_NET
.sym 14534 $PACKER_VCC_NET
.sym 14536 display.refresh_timer_state[0]
.sym 14537 $PACKER_VCC_NET
.sym 14539 display.refresh_timer_state[6]
.sym 14541 $nextpnr_ICESTORM_LC_1$O
.sym 14544 display.refresh_timer_state[0]
.sym 14547 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 14549 $PACKER_VCC_NET
.sym 14550 display.refresh_timer_state[1]
.sym 14551 display.refresh_timer_state[0]
.sym 14553 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 14555 $PACKER_VCC_NET
.sym 14556 display.refresh_timer_state[2]
.sym 14557 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 14559 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 14561 display.refresh_timer_state[3]
.sym 14562 $PACKER_VCC_NET
.sym 14563 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 14565 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 14567 $PACKER_VCC_NET
.sym 14568 display.refresh_timer_state[4]
.sym 14569 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 14571 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 14573 $PACKER_VCC_NET
.sym 14574 display.refresh_timer_state[5]
.sym 14575 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 14577 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 14579 display.refresh_timer_state[6]
.sym 14580 $PACKER_VCC_NET
.sym 14581 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 14583 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 14585 $PACKER_VCC_NET
.sym 14586 display.refresh_timer_state[7]
.sym 14587 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 14589 clk$SB_IO_IN_$glb_clk
.sym 14590 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_$glb_sr
.sym 14591 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 14592 soc.cpu.instr_add
.sym 14593 soc.cpu.instr_sll
.sym 14594 display.refresh_timer_state[8]
.sym 14595 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 14596 soc.cpu.instr_or_SB_LUT4_I1_O[3]
.sym 14597 display.refresh_timer_state[11]
.sym 14598 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 14599 soc.cpu.decoded_imm[13]
.sym 14606 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[0]
.sym 14613 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 14614 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 14619 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 14622 display.refresh_timer_state[0]
.sym 14627 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 14638 display.refresh_timer_state[14]
.sym 14645 display.refresh_timer_state[13]
.sym 14649 $PACKER_VCC_NET
.sym 14651 display.refresh_timer_state[8]
.sym 14654 display.refresh_timer_state[11]
.sym 14657 $PACKER_VCC_NET
.sym 14658 display.refresh_timer_state[9]
.sym 14659 display.refresh_timer_state[10]
.sym 14660 display.refresh_timer_state[12]
.sym 14663 display.refresh_timer_state[15]
.sym 14664 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 14666 display.refresh_timer_state[8]
.sym 14667 $PACKER_VCC_NET
.sym 14668 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 14670 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 14672 $PACKER_VCC_NET
.sym 14673 display.refresh_timer_state[9]
.sym 14674 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 14676 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 14678 $PACKER_VCC_NET
.sym 14679 display.refresh_timer_state[10]
.sym 14680 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 14682 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 14684 display.refresh_timer_state[11]
.sym 14685 $PACKER_VCC_NET
.sym 14686 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 14688 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 14690 display.refresh_timer_state[12]
.sym 14691 $PACKER_VCC_NET
.sym 14692 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 14694 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 14696 display.refresh_timer_state[13]
.sym 14697 $PACKER_VCC_NET
.sym 14698 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 14700 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 14702 $PACKER_VCC_NET
.sym 14703 display.refresh_timer_state[14]
.sym 14704 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 14706 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 14708 display.refresh_timer_state[15]
.sym 14709 $PACKER_VCC_NET
.sym 14710 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 14712 clk$SB_IO_IN_$glb_clk
.sym 14713 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_$glb_sr
.sym 14714 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 14715 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 14716 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 14717 soc.cpu.instr_xori
.sym 14718 soc.cpu.instr_beq
.sym 14719 soc.cpu.instr_addi
.sym 14720 soc.cpu.instr_xor
.sym 14721 soc.cpu.instr_sw_SB_LUT4_I1_O[3]
.sym 14723 soc.cpu.cpuregs_waddr[3]
.sym 14738 soc.cpu.do_waitirq_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 14750 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 14755 display.refresh_timer_state[16]
.sym 14756 display.refresh_timer_state[17]
.sym 14759 $PACKER_VCC_NET
.sym 14767 $PACKER_VCC_NET
.sym 14769 display.refresh_timer_state[22]
.sym 14774 display.refresh_timer_state[19]
.sym 14775 display.refresh_timer_state[20]
.sym 14776 display.refresh_timer_state[21]
.sym 14778 display.refresh_timer_state[23]
.sym 14781 display.refresh_timer_state[18]
.sym 14787 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 14789 $PACKER_VCC_NET
.sym 14790 display.refresh_timer_state[16]
.sym 14791 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 14793 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 14795 $PACKER_VCC_NET
.sym 14796 display.refresh_timer_state[17]
.sym 14797 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 14799 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 14801 display.refresh_timer_state[18]
.sym 14802 $PACKER_VCC_NET
.sym 14803 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 14805 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 14807 $PACKER_VCC_NET
.sym 14808 display.refresh_timer_state[19]
.sym 14809 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 14811 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 14813 $PACKER_VCC_NET
.sym 14814 display.refresh_timer_state[20]
.sym 14815 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 14817 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 14819 $PACKER_VCC_NET
.sym 14820 display.refresh_timer_state[21]
.sym 14821 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 14823 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 14825 display.refresh_timer_state[22]
.sym 14826 $PACKER_VCC_NET
.sym 14827 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 14830 display.refresh_timer_state[23]
.sym 14832 $PACKER_VCC_NET
.sym 14833 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 14835 clk$SB_IO_IN_$glb_clk
.sym 14836 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_$glb_sr
.sym 14840 display.refresh_timer_state[0]
.sym 14851 soc.cpu.instr_sub
.sym 14852 soc.cpu.instr_slli_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 14854 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 14855 soc.cpu.instr_slli_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 14858 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 14868 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 14878 display.refresh_timer_state[16]
.sym 14881 display.refresh_timer_state[19]
.sym 14887 display.refresh_timer_state[17]
.sym 14888 display.refresh_timer_state[18]
.sym 14953 display.refresh_timer_state[19]
.sym 14954 display.refresh_timer_state[16]
.sym 14955 display.refresh_timer_state[18]
.sym 14956 display.refresh_timer_state[17]
.sym 14974 $PACKER_VCC_NET
.sym 15073 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 15078 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_19_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 15079 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 15081 soc.cpu.do_waitirq_SB_DFFSR_Q_R_SB_LUT4_O_I3[1]
.sym 15082 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 15083 soc.cpu.instr_sll_SB_LUT4_I0_I2[2]
.sym 15084 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 15107 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_O_I2[0]
.sym 15108 soc.cpu.reg_sh[3]
.sym 15114 soc.memory.rdata_0[30]
.sym 15115 flash_clk_SB_LUT4_I3_O[2]
.sym 15127 soc.cpu.reg_sh[1]
.sym 15128 $PACKER_VCC_NET
.sym 15129 $PACKER_VCC_NET
.sym 15130 soc.memory.rdata_1[30]
.sym 15132 soc.cpu.reg_sh[0]
.sym 15133 iomem_addr[16]
.sym 15134 $nextpnr_ICESTORM_LC_38$O
.sym 15136 soc.cpu.reg_sh[0]
.sym 15140 $nextpnr_ICESTORM_LC_39$I3
.sym 15142 soc.cpu.reg_sh[1]
.sym 15143 $PACKER_VCC_NET
.sym 15146 $nextpnr_ICESTORM_LC_39$COUT
.sym 15149 $PACKER_VCC_NET
.sym 15150 $nextpnr_ICESTORM_LC_39$I3
.sym 15152 $nextpnr_ICESTORM_LC_40$I3
.sym 15154 $PACKER_VCC_NET
.sym 15155 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_O_I2[0]
.sym 15158 $nextpnr_ICESTORM_LC_40$COUT
.sym 15160 $PACKER_VCC_NET
.sym 15162 $nextpnr_ICESTORM_LC_40$I3
.sym 15164 $nextpnr_ICESTORM_LC_41$I3
.sym 15166 soc.cpu.reg_sh[3]
.sym 15167 $PACKER_VCC_NET
.sym 15174 $nextpnr_ICESTORM_LC_41$I3
.sym 15177 soc.memory.rdata_0[30]
.sym 15178 flash_clk_SB_LUT4_I3_O[2]
.sym 15179 soc.memory.rdata_1[30]
.sym 15180 iomem_addr[16]
.sym 15188 soc.cpu.reg_sh_SB_DFFE_Q_E
.sym 15189 soc.cpu.reg_sh[1]
.sym 15194 soc.cpu.reg_sh[0]
.sym 15198 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 15204 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[0]
.sym 15207 iomem_wdata[18]
.sym 15216 $PACKER_VCC_NET
.sym 15222 $PACKER_VCC_NET
.sym 15223 $PACKER_VCC_NET
.sym 15229 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 15231 soc.cpu.latched_is_lh_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 15232 soc.cpu.latched_is_lh_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 15234 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 15237 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 15238 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 15240 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 15244 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_21_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 15245 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 15251 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 15254 soc.cpu.mem_rdata_SB_LUT4_O_6_I0_SB_LUT4_O_I3[3]
.sym 15255 flash_clk_SB_LUT4_I3_O[2]
.sym 15266 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 15267 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1[0]
.sym 15269 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 15271 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[4]
.sym 15273 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1[0]
.sym 15274 $PACKER_VCC_NET
.sym 15276 soc.cpu.reg_sh[4]
.sym 15277 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 15279 soc.cpu.reg_sh[3]
.sym 15280 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 15281 soc.cpu.cpu_state[4]
.sym 15284 soc.cpu.reg_sh[4]
.sym 15286 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 15287 soc.cpu.reg_sh[0]
.sym 15290 soc.cpu.reg_sh[1]
.sym 15294 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_O_I2[0]
.sym 15295 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 15297 $nextpnr_ICESTORM_LC_44$O
.sym 15300 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_O_I2[0]
.sym 15303 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 15305 $PACKER_VCC_NET
.sym 15306 soc.cpu.reg_sh[3]
.sym 15310 soc.cpu.reg_sh[4]
.sym 15311 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 15312 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[4]
.sym 15313 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 15317 soc.cpu.cpu_state[4]
.sym 15318 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 15319 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1[0]
.sym 15322 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_O_I2[0]
.sym 15323 soc.cpu.reg_sh[3]
.sym 15324 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 15325 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 15328 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1[0]
.sym 15329 soc.cpu.cpu_state[4]
.sym 15330 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 15334 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 15336 soc.cpu.cpu_state[4]
.sym 15337 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 15340 soc.cpu.reg_sh[4]
.sym 15341 soc.cpu.reg_sh[1]
.sym 15342 soc.cpu.reg_sh[3]
.sym 15343 soc.cpu.reg_sh[0]
.sym 15345 clk$SB_IO_IN_$glb_clk
.sym 15347 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_29_O_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 15348 soc.cpu.reg_sh_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 15349 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 15350 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_29_O_SB_LUT4_I1_O[0]
.sym 15352 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_26_O_SB_LUT4_I0_O[1]
.sym 15353 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_20_O_SB_LUT4_I0_O[1]
.sym 15354 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_20_O_SB_LUT4_I0_O[0]
.sym 15357 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[19]
.sym 15358 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 15361 iomem_wdata[24]
.sym 15363 iomem_addr[5]
.sym 15369 iomem_addr[8]
.sym 15371 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_22_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 15375 iomem_wdata[30]
.sym 15377 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_24_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 15378 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_21_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 15380 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 15381 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 15382 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 15389 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_21_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 15391 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 15393 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_O_I2[0]
.sym 15394 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 15395 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_O_I2[1]
.sym 15397 soc.cpu.reg_sh[1]
.sym 15398 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 15399 soc.cpu.latched_is_lh_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 15403 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 15405 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_23_O_SB_LUT4_I0_O[3]
.sym 15406 soc.cpu.cpu_state[4]
.sym 15407 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 15408 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_23_O_SB_LUT4_I0_O[0]
.sym 15411 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_19_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 15414 soc.cpu.cpu_state[4]
.sym 15415 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_23_O_SB_LUT4_I0_O[1]
.sym 15416 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 15418 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_23_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 15422 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_O_I2[0]
.sym 15423 soc.cpu.cpu_state[4]
.sym 15424 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_O_I2[1]
.sym 15427 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_O_I2[1]
.sym 15428 soc.cpu.cpu_state[4]
.sym 15429 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_O_I2[0]
.sym 15433 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 15434 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_21_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 15435 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 15436 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_19_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 15439 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 15440 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 15441 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 15442 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 15445 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_23_O_SB_LUT4_I0_O[1]
.sym 15446 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 15447 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 15448 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_23_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 15451 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 15452 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 15453 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_23_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 15454 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 15457 soc.cpu.reg_sh[1]
.sym 15463 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_23_O_SB_LUT4_I0_O[3]
.sym 15464 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_23_O_SB_LUT4_I0_O[1]
.sym 15465 soc.cpu.cpu_state[4]
.sym 15466 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_23_O_SB_LUT4_I0_O[0]
.sym 15467 soc.cpu.latched_is_lh_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 15468 clk$SB_IO_IN_$glb_clk
.sym 15470 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_30_O_SB_LUT4_I1_O[0]
.sym 15471 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 15472 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_21_O_SB_LUT4_I0_O[0]
.sym 15473 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 15474 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_25_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 15475 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_30_O_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 15476 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_22_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 15477 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_26_O_SB_LUT4_I0_O[0]
.sym 15480 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[27]
.sym 15481 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 15482 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 15483 iomem_addr[8]
.sym 15486 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 15487 soc.cpu.mem_rdata_SB_LUT4_O_7_I0_SB_LUT4_O_I3[3]
.sym 15488 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 15489 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 15490 iomem_wdata[26]
.sym 15491 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 15492 iomem_wdata[27]
.sym 15493 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 15494 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 15495 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_25_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 15496 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_11_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 15497 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_23_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 15498 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 15499 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_22_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 15500 soc.cpu.alu_out_SB_LUT4_O_28_I2[1]
.sym 15501 soc.cpu.cpu_state[4]
.sym 15502 iomem_wdata[23]
.sym 15503 iomem_wdata[30]
.sym 15504 soc.cpu.cpu_state[4]
.sym 15505 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 15511 soc.cpu.cpu_state[4]
.sym 15512 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 15513 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 15514 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_24_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 15516 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_31_O_SB_LUT4_I1_O[0]
.sym 15517 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_25_O_SB_LUT4_I0_O[1]
.sym 15518 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_25_O_SB_LUT4_I0_O[0]
.sym 15520 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_22_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 15521 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_24_O_SB_LUT4_I0_O[1]
.sym 15523 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_31_O_SB_LUT4_I1_O[2]
.sym 15524 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_31_O[2]
.sym 15525 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 15527 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_24_O_SB_LUT4_I0_O[0]
.sym 15528 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 15530 soc.cpu.cpu_state[4]
.sym 15531 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_25_O_SB_LUT4_I0_O[3]
.sym 15533 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 15535 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_24_O_SB_LUT4_I0_O[3]
.sym 15537 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 15538 soc.cpu.latched_is_lh_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 15539 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_25_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 15541 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 15542 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_31_O[1]
.sym 15544 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 15545 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_24_O_SB_LUT4_I0_O[1]
.sym 15546 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 15547 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_24_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 15550 soc.cpu.cpu_state[4]
.sym 15551 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_25_O_SB_LUT4_I0_O[3]
.sym 15552 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_25_O_SB_LUT4_I0_O[0]
.sym 15553 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_25_O_SB_LUT4_I0_O[1]
.sym 15556 soc.cpu.cpu_state[4]
.sym 15557 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_24_O_SB_LUT4_I0_O[3]
.sym 15558 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_24_O_SB_LUT4_I0_O[0]
.sym 15559 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_24_O_SB_LUT4_I0_O[1]
.sym 15562 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_31_O_SB_LUT4_I1_O[0]
.sym 15563 soc.cpu.cpu_state[4]
.sym 15564 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_31_O_SB_LUT4_I1_O[2]
.sym 15568 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_31_O[1]
.sym 15569 soc.cpu.cpu_state[4]
.sym 15570 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_31_O[2]
.sym 15571 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 15574 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 15575 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 15576 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 15577 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 15580 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 15581 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 15582 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_22_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 15583 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 15586 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_25_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 15587 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 15588 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 15589 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_25_O_SB_LUT4_I0_O[1]
.sym 15590 soc.cpu.latched_is_lh_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 15591 clk$SB_IO_IN_$glb_clk
.sym 15593 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_27_O_SB_LUT4_I0_O[1]
.sym 15594 soc.cpu.alu_out_SB_LUT4_O_28_I2[1]
.sym 15595 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_28_O_SB_LUT4_I1_O[1]
.sym 15596 soc.cpu.alu_out_q[3]
.sym 15597 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_25_O_SB_LUT4_I0_O[3]
.sym 15598 soc.cpu.alu_out_SB_LUT4_O_28_I2[3]
.sym 15599 soc.cpu.alu_out_SB_LUT4_O_27_I2[3]
.sym 15600 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_31_O[1]
.sym 15601 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 15603 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 15604 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 15605 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 15606 soc.cpu.reg_op2_SB_DFFE_Q_29_D_SB_LUT4_O_I2[1]
.sym 15607 iomem_addr[16]
.sym 15608 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 15609 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_21_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 15610 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 15611 soc.cpu.mem_rdata_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]
.sym 15614 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 15615 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 15616 soc.cpu.decoded_imm[2]
.sym 15618 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 15619 soc.cpu.latched_is_lh_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 15620 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 15621 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_25_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 15622 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 15623 iomem_wdata[17]
.sym 15624 soc.cpu.latched_is_lh_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 15625 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_18_O_SB_LUT4_I0_O[3]
.sym 15627 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 15628 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O_SB_LUT4_I0_O[3]
.sym 15634 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 15635 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 15636 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 15637 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 15638 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_28_O_SB_LUT4_I1_O[2]
.sym 15639 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 15640 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_19_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 15642 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_22_O_SB_LUT4_I0_O[0]
.sym 15643 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 15645 soc.cpu.latched_is_lh_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 15646 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_25_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 15647 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 15648 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_22_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 15650 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_27_O_SB_LUT4_I0_O[3]
.sym 15651 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_28_O_SB_LUT4_I1_O[0]
.sym 15652 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_28_O_SB_LUT4_I1_O[1]
.sym 15653 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_22_O_SB_LUT4_I0_O[3]
.sym 15654 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_27_O_SB_LUT4_I0_O[0]
.sym 15656 soc.cpu.instr_sub
.sym 15657 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 15658 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_27_O_SB_LUT4_I0_O[1]
.sym 15661 soc.cpu.cpu_state[4]
.sym 15662 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 15663 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_22_O_SB_LUT4_I0_O[1]
.sym 15664 soc.cpu.cpu_state[4]
.sym 15665 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_23_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 15667 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_22_O_SB_LUT4_I0_O[1]
.sym 15668 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_22_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 15669 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 15670 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 15673 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_25_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 15674 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 15675 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 15676 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_23_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 15679 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_22_O_SB_LUT4_I0_O[1]
.sym 15680 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_22_O_SB_LUT4_I0_O[3]
.sym 15681 soc.cpu.cpu_state[4]
.sym 15682 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_22_O_SB_LUT4_I0_O[0]
.sym 15685 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_28_O_SB_LUT4_I1_O[0]
.sym 15686 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_28_O_SB_LUT4_I1_O[1]
.sym 15688 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_28_O_SB_LUT4_I1_O[2]
.sym 15691 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_19_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 15692 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_27_O_SB_LUT4_I0_O[1]
.sym 15693 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 15694 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 15697 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 15698 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 15699 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 15700 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_19_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 15703 soc.cpu.instr_sub
.sym 15704 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 15705 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 15706 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 15709 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_27_O_SB_LUT4_I0_O[1]
.sym 15710 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_27_O_SB_LUT4_I0_O[3]
.sym 15711 soc.cpu.cpu_state[4]
.sym 15712 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_27_O_SB_LUT4_I0_O[0]
.sym 15713 soc.cpu.latched_is_lh_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 15714 clk$SB_IO_IN_$glb_clk
.sym 15716 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_19_O_SB_LUT4_I0_O[1]
.sym 15717 iomem_wdata[17]
.sym 15718 iomem_wdata[23]
.sym 15719 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[2]
.sym 15720 iomem_wdata[30]
.sym 15721 iomem_wdata[21]
.sym 15722 soc.cpu.alu_out_SB_LUT4_O_27_I1[0]
.sym 15723 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O_SB_LUT4_I0_O[1]
.sym 15724 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 15726 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[29]
.sym 15727 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 15729 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 15730 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 15731 soc.cpu.alu_out_q[3]
.sym 15734 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 15736 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_24_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 15737 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 15738 soc.cpu.instr_rdinstr
.sym 15741 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 15742 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 15743 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_24_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 15744 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 15745 soc.cpu.pcpi_rs2[21]
.sym 15746 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_19_O_SB_LUT4_I0_O[3]
.sym 15747 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_21_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 15748 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 15750 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 15751 soc.cpu.pcpi_rs2[16]
.sym 15757 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 15758 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 15759 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 15760 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_19_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 15764 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_19_O_SB_LUT4_I0_O[3]
.sym 15765 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 15766 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 15767 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 15768 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_11_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 15770 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_18_O_SB_LUT4_I0_O[0]
.sym 15772 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 15773 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_18_O_SB_LUT4_I0_O[1]
.sym 15774 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 15775 soc.cpu.cpu_state[4]
.sym 15776 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O_SB_LUT4_I0_O[0]
.sym 15777 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_19_O_SB_LUT4_I0_O[0]
.sym 15780 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O_SB_LUT4_I0_O[1]
.sym 15781 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_19_O_SB_LUT4_I0_O[1]
.sym 15783 soc.cpu.cpu_state[4]
.sym 15784 soc.cpu.latched_is_lh_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 15785 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_18_O_SB_LUT4_I0_O[3]
.sym 15786 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 15787 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 15788 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O_SB_LUT4_I0_O[3]
.sym 15790 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 15791 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 15792 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 15793 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 15796 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_18_O_SB_LUT4_I0_O[3]
.sym 15797 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_18_O_SB_LUT4_I0_O[1]
.sym 15798 soc.cpu.cpu_state[4]
.sym 15799 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_18_O_SB_LUT4_I0_O[0]
.sym 15803 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 15808 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 15809 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 15810 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O_SB_LUT4_I0_O[1]
.sym 15811 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 15814 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_11_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 15815 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_19_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 15816 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 15817 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_19_O_SB_LUT4_I0_O[1]
.sym 15820 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 15821 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_18_O_SB_LUT4_I0_O[1]
.sym 15822 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 15823 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 15826 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O_SB_LUT4_I0_O[3]
.sym 15827 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O_SB_LUT4_I0_O[1]
.sym 15828 soc.cpu.cpu_state[4]
.sym 15829 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O_SB_LUT4_I0_O[0]
.sym 15832 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_19_O_SB_LUT4_I0_O[1]
.sym 15833 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_19_O_SB_LUT4_I0_O[0]
.sym 15834 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_19_O_SB_LUT4_I0_O[3]
.sym 15835 soc.cpu.cpu_state[4]
.sym 15836 soc.cpu.latched_is_lh_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 15837 clk$SB_IO_IN_$glb_clk
.sym 15839 soc.cpu.alu_out_SB_LUT4_O_29_I2[1]
.sym 15840 soc.cpu.alu_out_SB_LUT4_O_20_I1[3]
.sym 15841 soc.cpu.irq_mask[1]
.sym 15842 soc.cpu.alu_out_SB_LUT4_O_20_I1[0]
.sym 15843 soc.cpu.alu_out_SB_LUT4_O_3_I1[3]
.sym 15844 soc.cpu.alu_out_SB_LUT4_O_16_I2[1]
.sym 15845 soc.cpu.irq_mask[0]
.sym 15846 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[3]
.sym 15854 soc.cpu.cpuregs.regs.0.0.0_RDATA_13[1]
.sym 15855 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 15856 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_23_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 15857 soc.cpu.decoded_imm[0]
.sym 15858 soc.cpu.count_instr[43]
.sym 15859 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 15860 iomem_wdata[17]
.sym 15861 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 15863 soc.cpu.mem_la_wdata[4]
.sym 15864 soc.cpu.pcpi_rs2[18]
.sym 15865 soc.cpu.mem_la_wdata[6]
.sym 15866 soc.cpu.alu_out_SB_LUT4_O_16_I2[1]
.sym 15867 iomem_wdata[30]
.sym 15868 soc.cpu.instr_sub
.sym 15869 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O_SB_LUT4_I0_O[3]
.sym 15870 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 15871 soc.cpu.alu_out_q[1]
.sym 15872 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 15873 soc.cpu.instr_sub
.sym 15874 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 15881 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 15882 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 15883 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 15884 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 15886 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 15887 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 15889 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 15891 soc.cpu.latched_is_lh_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 15892 soc.cpu.cpu_state[4]
.sym 15894 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 15895 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O_SB_LUT4_I0_O[3]
.sym 15899 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 15902 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O_SB_LUT4_I0_O[0]
.sym 15904 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 15907 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 15908 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 15909 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 15910 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O_SB_LUT4_I0_O[1]
.sym 15914 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 15919 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O_SB_LUT4_I0_O[1]
.sym 15920 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O_SB_LUT4_I0_O[3]
.sym 15921 soc.cpu.cpu_state[4]
.sym 15922 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O_SB_LUT4_I0_O[0]
.sym 15925 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 15926 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 15927 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 15928 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 15931 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O_SB_LUT4_I0_O[1]
.sym 15932 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 15933 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 15934 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 15939 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 15943 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 15949 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 15950 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 15951 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 15952 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 15955 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 15959 soc.cpu.latched_is_lh_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 15960 clk$SB_IO_IN_$glb_clk
.sym 15962 soc.cpu.alu_out_q[11]
.sym 15963 soc.cpu.alu_out_q[6]
.sym 15964 soc.cpu.alu_out_q[1]
.sym 15965 soc.cpu.alu_out_SB_LUT4_O_25_I2[3]
.sym 15966 soc.cpu.alu_out_SB_LUT4_O_3_I1[2]
.sym 15967 soc.cpu.alu_out_SB_LUT4_O_20_I2[3]
.sym 15968 soc.cpu.alu_out_q[4]
.sym 15969 soc.cpu.instr_bgeu_SB_LUT4_I1_I3_SB_LUT4_O_I0[1]
.sym 15972 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 15975 soc.cpu.irq_mask[0]
.sym 15976 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 15977 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 15978 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 15979 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 15980 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 15981 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 15982 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 15983 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 15984 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_27_O_SB_LUT4_I0_O[3]
.sym 15985 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 15986 $PACKER_VCC_NET
.sym 15987 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_25_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 15988 soc.cpu.alu_out_SB_LUT4_O_28_I2[1]
.sym 15989 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 15990 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 15991 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_22_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 15992 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_11_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 15993 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 15994 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 15995 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 15996 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 15997 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 16006 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 16010 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 16015 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[4]
.sym 16016 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[4]
.sym 16018 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_11_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 16020 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 16022 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 16023 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 16026 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 16028 soc.cpu.instr_sub
.sym 16032 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 16036 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[4]
.sym 16037 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 16038 soc.cpu.instr_sub
.sym 16039 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[4]
.sym 16043 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_11_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 16050 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 16054 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 16060 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 16066 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 16073 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 16078 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 16085 soc.cpu.timer[2]
.sym 16086 soc.cpu.alu_out_SB_LUT4_O_30_I2[0]
.sym 16087 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 16088 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 16089 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 16090 soc.cpu.alu_out_SB_LUT4_O_29_I2[2]
.sym 16091 soc.cpu.timer[1]
.sym 16092 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 16096 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[24]
.sym 16097 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 16098 soc.cpu.alu_out_SB_LUT4_O_25_I1[0]
.sym 16100 soc.cpu.count_instr[4]
.sym 16101 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 16103 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 16104 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 16105 soc.cpu.alu_out_SB_LUT4_O_20_I2[2]
.sym 16106 soc.cpu.alu_out_q[6]
.sym 16108 soc.cpu.count_instr[46]
.sym 16109 soc.cpu.timer[6]
.sym 16110 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 16111 soc.cpu.latched_is_lh_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 16112 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 16113 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 16114 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 16115 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 16116 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 16117 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_18_O_SB_LUT4_I0_O[3]
.sym 16118 soc.cpu.timer[2]
.sym 16119 soc.cpu.instr_bgeu_SB_LUT4_I1_I3_SB_LUT4_O_I0[1]
.sym 16129 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_21_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 16132 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_24_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 16133 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 16134 soc.cpu.mem_la_wdata[3]
.sym 16135 soc.cpu.mem_la_wdata[4]
.sym 16138 soc.cpu.mem_la_wdata[5]
.sym 16139 soc.cpu.mem_la_wdata[2]
.sym 16142 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 16143 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 16146 soc.cpu.mem_la_wdata[6]
.sym 16147 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_25_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 16148 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 16151 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_22_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 16152 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 16153 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 16156 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_23_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 16158 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 16160 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 16161 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 16164 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 16166 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 16167 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 16168 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 16170 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 16172 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_25_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 16173 soc.cpu.mem_la_wdata[2]
.sym 16174 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 16176 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[4]
.sym 16178 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_24_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 16179 soc.cpu.mem_la_wdata[3]
.sym 16180 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 16182 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[5]
.sym 16184 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_23_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 16185 soc.cpu.mem_la_wdata[4]
.sym 16186 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[4]
.sym 16188 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[6]
.sym 16190 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_22_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 16191 soc.cpu.mem_la_wdata[5]
.sym 16192 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[5]
.sym 16194 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[7]
.sym 16196 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_21_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 16197 soc.cpu.mem_la_wdata[6]
.sym 16198 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[6]
.sym 16200 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[8]
.sym 16202 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 16203 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 16204 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[7]
.sym 16208 soc.cpu.timer[5]
.sym 16209 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 16210 soc.cpu.timer[10]
.sym 16211 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 16212 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[0]
.sym 16213 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 16214 soc.cpu.timer[6]
.sym 16215 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 16217 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 16218 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[25]
.sym 16219 soc.cpu.alu_out_SB_LUT4_O_6_I2[0]
.sym 16222 soc.cpu.alu_out_q[9]
.sym 16223 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 16225 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 16226 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 16227 soc.cpu.reg_pc[7]
.sym 16228 soc.cpu.cpu_state[2]
.sym 16229 soc.cpu.cpuregs_rs1[10]
.sym 16230 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 16231 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 16232 soc.cpu.pcpi_rs2[16]
.sym 16233 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 16234 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 16235 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[9]
.sym 16236 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_24_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 16237 soc.cpu.pcpi_rs2[21]
.sym 16238 soc.cpu.pcpi_rs2[16]
.sym 16239 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[11]
.sym 16240 soc.cpu.timer[1]
.sym 16241 soc.cpu.pcpi_rs2[16]
.sym 16242 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_19_O_SB_LUT4_I0_O[3]
.sym 16243 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 16244 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[8]
.sym 16249 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 16250 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 16252 soc.cpu.pcpi_rs2[8]
.sym 16256 soc.cpu.pcpi_rs2[12]
.sym 16259 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 16261 soc.cpu.pcpi_rs2[14]
.sym 16262 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 16265 soc.cpu.pcpi_rs2[10]
.sym 16266 soc.cpu.alu_out_SB_LUT4_O_20_I1[2]
.sym 16269 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 16271 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 16272 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 16274 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_19_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 16275 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 16276 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 16280 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 16281 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[9]
.sym 16283 soc.cpu.pcpi_rs2[8]
.sym 16284 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_19_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 16285 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[8]
.sym 16287 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[10]
.sym 16289 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 16290 soc.cpu.alu_out_SB_LUT4_O_20_I1[2]
.sym 16291 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[9]
.sym 16293 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[11]
.sym 16295 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 16296 soc.cpu.pcpi_rs2[10]
.sym 16297 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[10]
.sym 16299 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[12]
.sym 16301 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 16302 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 16303 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[11]
.sym 16305 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[13]
.sym 16307 soc.cpu.pcpi_rs2[12]
.sym 16308 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 16309 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[12]
.sym 16311 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[14]
.sym 16313 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 16314 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 16315 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[13]
.sym 16317 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[15]
.sym 16319 soc.cpu.pcpi_rs2[14]
.sym 16320 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 16321 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[14]
.sym 16323 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[16]
.sym 16325 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 16326 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 16327 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[15]
.sym 16333 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 16334 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[3]
.sym 16335 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[4]
.sym 16336 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[5]
.sym 16337 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[6]
.sym 16338 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[7]
.sym 16341 soc.cpu.alu_out_SB_LUT4_O_7_I2[0]
.sym 16342 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 16343 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 16344 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 16345 soc.cpu.cpuregs_rs1[10]
.sym 16348 soc.cpu.pcpi_rs2[8]
.sym 16350 soc.cpu.timer[5]
.sym 16351 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_21_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 16352 soc.cpu.alu_out_q[7]
.sym 16353 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_19_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 16355 soc.cpu.timer[10]
.sym 16356 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 16357 soc.cpu.mem_la_wdata[6]
.sym 16358 soc.cpu.alu_out_SB_LUT4_O_16_I2[1]
.sym 16359 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[0]
.sym 16360 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[12]
.sym 16361 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 16362 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 16363 soc.cpu.pcpi_rs2[18]
.sym 16364 soc.cpu.instr_sub
.sym 16365 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O_SB_LUT4_I0_O[3]
.sym 16366 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 16367 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[16]
.sym 16372 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 16382 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 16384 soc.cpu.pcpi_rs2[22]
.sym 16386 soc.cpu.pcpi_rs2[20]
.sym 16387 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 16389 soc.cpu.pcpi_rs2[18]
.sym 16392 soc.cpu.pcpi_rs2[16]
.sym 16394 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 16395 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 16396 soc.cpu.pcpi_rs2[19]
.sym 16397 soc.cpu.pcpi_rs2[21]
.sym 16398 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_11_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 16399 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 16400 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 16401 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 16403 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 16404 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[17]
.sym 16406 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_11_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 16407 soc.cpu.pcpi_rs2[16]
.sym 16408 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[16]
.sym 16410 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[18]
.sym 16412 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 16413 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 16414 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[17]
.sym 16416 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[19]
.sym 16418 soc.cpu.pcpi_rs2[18]
.sym 16419 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 16420 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[18]
.sym 16422 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[20]
.sym 16424 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 16425 soc.cpu.pcpi_rs2[19]
.sym 16426 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[19]
.sym 16428 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[21]
.sym 16430 soc.cpu.pcpi_rs2[20]
.sym 16431 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 16432 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[20]
.sym 16434 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[22]
.sym 16436 soc.cpu.pcpi_rs2[21]
.sym 16437 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 16438 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[21]
.sym 16440 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[23]
.sym 16442 soc.cpu.pcpi_rs2[22]
.sym 16443 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 16444 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[22]
.sym 16446 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[24]
.sym 16448 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 16449 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 16450 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[23]
.sym 16454 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[8]
.sym 16455 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[9]
.sym 16456 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[10]
.sym 16457 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[11]
.sym 16458 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[12]
.sym 16459 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[13]
.sym 16460 soc.cpu.instr_timer_SB_LUT4_I3_O[1]
.sym 16461 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[15]
.sym 16463 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 16464 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 16465 soc.cpu.do_waitirq_SB_DFFSR_Q_R_SB_LUT4_O_I3[1]
.sym 16470 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[17]
.sym 16471 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 16472 soc.cpu.latched_compr_SB_LUT4_I1_1_O[2]
.sym 16473 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 16474 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_22_O_SB_LUT4_I0_O[3]
.sym 16475 soc.cpu.irq_mask[0]
.sym 16476 soc.cpu.irq_pending[0]
.sym 16477 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 16478 soc.cpu.pcpi_rs2[12]
.sym 16479 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[18]
.sym 16480 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 16481 soc.cpu.irq_pending[0]
.sym 16482 $PACKER_VCC_NET
.sym 16483 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[20]
.sym 16484 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_11_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 16485 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 16486 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 16487 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 16488 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 16489 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[23]
.sym 16490 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[24]
.sym 16495 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 16500 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 16501 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_7_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 16503 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 16505 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 16506 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 16507 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 16509 soc.cpu.alu_out_SB_LUT4_O_25_I1[2]
.sym 16510 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 16511 soc.cpu.alu_out_SB_LUT4_O_25_I1[1]
.sym 16512 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[1]
.sym 16514 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_9_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 16515 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[1]
.sym 16517 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 16519 soc.cpu.alu_out_SB_LUT4_O_26_I1[1]
.sym 16520 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 16527 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[25]
.sym 16529 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 16530 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 16531 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[24]
.sym 16533 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[26]
.sym 16535 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 16536 soc.cpu.alu_out_SB_LUT4_O_26_I1[1]
.sym 16537 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[25]
.sym 16539 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[27]
.sym 16541 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_9_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 16542 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[1]
.sym 16543 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[26]
.sym 16545 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[28]
.sym 16547 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 16548 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 16549 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[27]
.sym 16551 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[29]
.sym 16553 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[1]
.sym 16554 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_7_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 16555 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[28]
.sym 16557 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[30]
.sym 16559 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 16560 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 16561 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[29]
.sym 16563 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[31]
.sym 16565 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 16566 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 16567 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[30]
.sym 16570 soc.cpu.alu_out_SB_LUT4_O_25_I1[2]
.sym 16571 soc.cpu.alu_out_SB_LUT4_O_25_I1[1]
.sym 16573 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[31]
.sym 16577 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[16]
.sym 16578 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[17]
.sym 16579 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[18]
.sym 16580 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[19]
.sym 16581 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[20]
.sym 16582 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[21]
.sym 16583 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[22]
.sym 16584 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[23]
.sym 16587 soc.cpu.instr_sll_SB_LUT4_I0_I2[2]
.sym 16588 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 16589 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_I2[2]
.sym 16590 soc.cpu.instr_timer_SB_LUT4_I3_O[1]
.sym 16592 soc.cpu.irq_mask[14]
.sym 16593 soc.cpu.cpu_state[3]
.sym 16594 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 16595 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 16596 soc.cpu.cpu_state[2]
.sym 16598 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 16599 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[28]
.sym 16600 soc.cpu.cpu_state[3]
.sym 16601 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[1]
.sym 16602 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 16603 soc.cpu.latched_is_lh_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 16604 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 16605 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 16606 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 16607 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[13]
.sym 16608 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_18_O_SB_LUT4_I0_O[3]
.sym 16609 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[26]
.sym 16610 soc.cpu.timer[15]
.sym 16611 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[15]
.sym 16612 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 16618 soc.cpu.alu_out_SB_LUT4_O_16_I2[0]
.sym 16619 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[14]
.sym 16620 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 16622 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[12]
.sym 16624 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[14]
.sym 16626 UART_RX_SB_LUT4_I1_O[2]
.sym 16628 soc.cpu.alu_out_SB_LUT4_O_16_I2[1]
.sym 16629 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[15]
.sym 16630 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 16632 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 16633 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[15]
.sym 16634 soc.cpu.instr_sub
.sym 16636 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 16638 soc.cpu.pcpi_rs2[12]
.sym 16639 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 16641 soc.cpu.instr_sub
.sym 16643 soc.cpu.irq_mask[0]
.sym 16644 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 16646 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[12]
.sym 16649 soc.cpu.irq_pending[0]
.sym 16651 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[15]
.sym 16652 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 16653 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[15]
.sym 16654 soc.cpu.instr_sub
.sym 16657 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 16658 soc.cpu.instr_sub
.sym 16659 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[14]
.sym 16660 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[14]
.sym 16663 soc.cpu.irq_pending[0]
.sym 16664 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 16665 soc.cpu.irq_mask[0]
.sym 16666 UART_RX_SB_LUT4_I1_O[2]
.sym 16669 soc.cpu.alu_out_SB_LUT4_O_16_I2[1]
.sym 16670 soc.cpu.alu_out_SB_LUT4_O_16_I2[0]
.sym 16677 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 16681 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[12]
.sym 16682 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[12]
.sym 16683 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 16684 soc.cpu.instr_sub
.sym 16687 soc.cpu.pcpi_rs2[12]
.sym 16693 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 16694 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 16695 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 16698 clk$SB_IO_IN_$glb_clk
.sym 16700 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[24]
.sym 16701 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[25]
.sym 16702 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[26]
.sym 16703 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[27]
.sym 16704 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[28]
.sym 16705 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[29]
.sym 16706 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[30]
.sym 16707 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[31]
.sym 16711 soc.cpu.latched_is_lh_SB_DFFESR_Q_E_SB_LUT4_O_I2[3]
.sym 16712 soc.cpu.pcpi_rs2[10]
.sym 16716 soc.cpu.alu_out_SB_LUT4_O_17_I2[2]
.sym 16717 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[23]
.sym 16720 soc.cpu.alu_out_q[15]
.sym 16721 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 16722 soc.cpu.reg_pc[14]
.sym 16724 soc.cpu.pcpi_rs2[21]
.sym 16725 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 16726 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_19_O_SB_LUT4_I0_O[3]
.sym 16727 soc.cpu.timer[25]
.sym 16728 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 16729 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[30]
.sym 16730 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[21]
.sym 16732 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 16733 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[24]
.sym 16734 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[23]
.sym 16735 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[25]
.sym 16742 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[17]
.sym 16743 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[18]
.sym 16744 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 16745 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[20]
.sym 16746 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[21]
.sym 16748 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[23]
.sym 16749 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[18]
.sym 16750 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[22]
.sym 16752 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[19]
.sym 16753 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[20]
.sym 16754 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[17]
.sym 16755 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[22]
.sym 16756 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[21]
.sym 16758 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[19]
.sym 16759 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[23]
.sym 16760 soc.cpu.pcpi_rs2[20]
.sym 16770 soc.cpu.instr_sub
.sym 16775 soc.cpu.pcpi_rs2[20]
.sym 16780 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 16781 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[21]
.sym 16782 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[21]
.sym 16783 soc.cpu.instr_sub
.sym 16786 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[17]
.sym 16787 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[17]
.sym 16788 soc.cpu.instr_sub
.sym 16789 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 16792 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[20]
.sym 16793 soc.cpu.instr_sub
.sym 16794 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 16795 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[20]
.sym 16798 soc.cpu.instr_sub
.sym 16799 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[18]
.sym 16800 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[18]
.sym 16801 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 16804 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[22]
.sym 16805 soc.cpu.instr_sub
.sym 16806 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 16807 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[22]
.sym 16810 soc.cpu.instr_sub
.sym 16811 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[19]
.sym 16812 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[19]
.sym 16813 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 16816 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 16817 soc.cpu.instr_sub
.sym 16818 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[23]
.sym 16819 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[23]
.sym 16823 soc.cpu.alu_out_SB_LUT4_O_17_I2[3]
.sym 16824 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 16825 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O_SB_LUT4_I0_O[3]
.sym 16826 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_18_O_SB_LUT4_I0_O[3]
.sym 16827 soc.cpu.timer[15]
.sym 16828 soc.cpu.timer[12]
.sym 16829 soc.cpu.alu_out_SB_LUT4_O_17_I2[1]
.sym 16830 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_19_O_SB_LUT4_I0_O[3]
.sym 16831 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 16834 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 16836 soc.cpu.decoded_imm[4]
.sym 16838 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_23_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 16839 soc.cpu.alu_out_q[13]
.sym 16841 soc.cpu.decoded_imm[3]
.sym 16842 soc.cpu.alu_out_q[15]
.sym 16843 soc.cpu.irq_pending_SB_DFFESR_Q_E
.sym 16844 soc.cpu.alu_out_SB_LUT4_O_25_I1[2]
.sym 16845 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_21_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 16847 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 16848 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[1]
.sym 16849 soc.cpu.instr_sub
.sym 16850 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[17]
.sym 16851 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[28]
.sym 16852 soc.cpu.alu_out_SB_LUT4_O_13_I1[0]
.sym 16853 soc.cpu.pcpi_rs2[22]
.sym 16855 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 16856 soc.cpu.instr_sub
.sym 16857 soc.cpu.timer[27]
.sym 16858 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[18]
.sym 16864 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[24]
.sym 16865 soc.cpu.alu_out_SB_LUT4_O_9_I1[1]
.sym 16866 soc.cpu.alu_out_SB_LUT4_O_19_I2[2]
.sym 16867 soc.cpu.instr_sub
.sym 16869 soc.cpu.alu_out_SB_LUT4_O_9_I2[2]
.sym 16870 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 16873 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[25]
.sym 16874 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 16875 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[27]
.sym 16876 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 16877 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 16880 soc.cpu.alu_out_SB_LUT4_O_17_I2[3]
.sym 16881 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[27]
.sym 16882 soc.cpu.alu_out_SB_LUT4_O_19_I2[3]
.sym 16883 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 16884 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 16885 soc.cpu.alu_out_SB_LUT4_O_19_I1[1]
.sym 16886 soc.cpu.alu_out_SB_LUT4_O_9_I2[3]
.sym 16888 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 16889 soc.cpu.alu_out_SB_LUT4_O_17_I2[1]
.sym 16890 soc.cpu.alu_out_SB_LUT4_O_17_I2[2]
.sym 16891 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[24]
.sym 16893 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[25]
.sym 16895 soc.cpu.pcpi_rs2[12]
.sym 16897 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 16898 soc.cpu.instr_sub
.sym 16899 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[27]
.sym 16900 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[27]
.sym 16903 soc.cpu.alu_out_SB_LUT4_O_9_I1[1]
.sym 16904 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 16905 soc.cpu.alu_out_SB_LUT4_O_9_I2[2]
.sym 16906 soc.cpu.alu_out_SB_LUT4_O_9_I2[3]
.sym 16909 soc.cpu.pcpi_rs2[12]
.sym 16910 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 16911 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 16912 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 16915 soc.cpu.alu_out_SB_LUT4_O_17_I2[2]
.sym 16916 soc.cpu.alu_out_SB_LUT4_O_17_I2[1]
.sym 16917 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 16918 soc.cpu.alu_out_SB_LUT4_O_17_I2[3]
.sym 16921 soc.cpu.alu_out_SB_LUT4_O_19_I2[3]
.sym 16922 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 16923 soc.cpu.alu_out_SB_LUT4_O_19_I2[2]
.sym 16924 soc.cpu.alu_out_SB_LUT4_O_19_I1[1]
.sym 16928 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 16930 soc.cpu.pcpi_rs2[12]
.sym 16933 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[25]
.sym 16934 soc.cpu.instr_sub
.sym 16935 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[25]
.sym 16936 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 16939 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 16940 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[24]
.sym 16941 soc.cpu.instr_sub
.sym 16942 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[24]
.sym 16944 clk$SB_IO_IN_$glb_clk
.sym 16946 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 16947 soc.cpu.timer[25]
.sym 16948 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.sym 16949 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 16950 soc.cpu.alu_out_SB_LUT4_O_19_I1[2]
.sym 16951 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O[0]
.sym 16952 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0]
.sym 16953 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_18_O[0]
.sym 16954 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 16959 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 16963 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 16964 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 16967 soc.cpu.alu_out_SB_LUT4_O_26_I1[1]
.sym 16968 soc.cpu.alu_out_q[12]
.sym 16969 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 16970 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 16971 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[1]
.sym 16972 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 16973 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O[0]
.sym 16974 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 16975 soc.cpu.timer[26]
.sym 16976 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 16977 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 16978 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 16979 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[2]
.sym 16980 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_11_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 16981 soc.cpu.pcpi_rs2[12]
.sym 16987 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_11_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 16988 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 16989 soc.cpu.cpu_state[4]
.sym 16990 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O_SB_LUT4_I0_O[1]
.sym 16992 soc.cpu.alu_out_SB_LUT4_O_19_I1[1]
.sym 16993 soc.cpu.alu_out_SB_LUT4_O_19_I1[3]
.sym 16994 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 16995 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[28]
.sym 16996 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 16998 soc.cpu.alu_out_SB_LUT4_O_12_I2[1]
.sym 17001 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 17002 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O_SB_LUT4_I0_O[0]
.sym 17004 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[31]
.sym 17005 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[29]
.sym 17006 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O_SB_LUT4_I0_O[3]
.sym 17007 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[28]
.sym 17008 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[29]
.sym 17009 soc.cpu.instr_sub
.sym 17010 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[31]
.sym 17012 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 17013 soc.cpu.pcpi_rs2[22]
.sym 17014 soc.cpu.latched_is_lh_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 17015 soc.cpu.alu_out_SB_LUT4_O_19_I1[2]
.sym 17016 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 17017 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 17018 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 17020 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 17021 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[31]
.sym 17022 soc.cpu.instr_sub
.sym 17023 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[31]
.sym 17026 soc.cpu.pcpi_rs2[22]
.sym 17027 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 17032 soc.cpu.instr_sub
.sym 17033 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 17034 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[28]
.sym 17035 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[28]
.sym 17038 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 17039 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_11_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 17040 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 17041 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 17044 soc.cpu.alu_out_SB_LUT4_O_12_I2[1]
.sym 17045 soc.cpu.alu_out_SB_LUT4_O_19_I1[1]
.sym 17046 soc.cpu.alu_out_SB_LUT4_O_19_I1[3]
.sym 17047 soc.cpu.alu_out_SB_LUT4_O_19_I1[2]
.sym 17050 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[29]
.sym 17051 soc.cpu.instr_sub
.sym 17052 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 17053 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[29]
.sym 17056 soc.cpu.cpu_state[4]
.sym 17057 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O_SB_LUT4_I0_O[3]
.sym 17058 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O_SB_LUT4_I0_O[0]
.sym 17059 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O_SB_LUT4_I0_O[1]
.sym 17062 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O_SB_LUT4_I0_O[1]
.sym 17063 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 17064 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 17065 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 17066 soc.cpu.latched_is_lh_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 17067 clk$SB_IO_IN_$glb_clk
.sym 17069 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[1]
.sym 17070 soc.cpu.alu_out_SB_LUT4_O_11_I2[1]
.sym 17071 soc.cpu.alu_out_SB_LUT4_O_3_I1[1]
.sym 17072 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O_SB_LUT4_I0_O[3]
.sym 17073 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 17074 soc.cpu.latched_compr
.sym 17076 soc.cpu.alu_out_SB_LUT4_O_10_I2[1]
.sym 17079 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 17080 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 17081 soc.cpu.cpuregs_rs1[13]
.sym 17082 soc.cpu.cpuregs_rs1[25]
.sym 17083 soc.cpu.pcpi_rs2[20]
.sym 17084 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 17085 soc.cpu.cpu_state[3]
.sym 17086 soc.cpu.decoded_imm[18]
.sym 17087 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 17088 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 17089 soc.cpu.cpuregs.wen
.sym 17090 soc.cpu.cpu_state[2]
.sym 17091 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[28]
.sym 17092 soc.cpu.decoded_imm[23]
.sym 17094 soc.cpu.latched_is_lh_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 17095 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 17096 soc.cpu.latched_compr
.sym 17097 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[26]
.sym 17098 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 17099 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[1]
.sym 17100 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 17101 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 17102 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 17103 soc.cpu.decoder_trigger
.sym 17104 soc.cpu.reg_pc[19]
.sym 17110 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 17113 soc.cpu.pcpi_rs2[19]
.sym 17118 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 17119 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[3]
.sym 17121 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 17122 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 17124 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 17125 soc.cpu.pcpi_rs2[22]
.sym 17126 soc.cpu.instr_retirq
.sym 17127 soc.cpu.latched_branch_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 17128 soc.cpu.latched_branch_SB_DFFESR_Q_E
.sym 17129 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 17130 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 17131 soc.cpu.cpu_state[1]
.sym 17132 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 17133 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 17134 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 17135 soc.cpu.latched_store
.sym 17136 UART_RX_SB_LUT4_I1_O[2]
.sym 17137 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 17138 soc.cpu.cpu_state[3]
.sym 17139 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 17141 soc.cpu.cpu_state[2]
.sym 17144 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 17145 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 17146 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 17149 soc.cpu.cpu_state[1]
.sym 17150 soc.cpu.cpu_state[2]
.sym 17151 soc.cpu.cpu_state[3]
.sym 17152 soc.cpu.instr_retirq
.sym 17156 UART_RX_SB_LUT4_I1_O[2]
.sym 17158 soc.cpu.latched_branch_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 17161 soc.cpu.pcpi_rs2[19]
.sym 17162 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 17169 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[3]
.sym 17170 soc.cpu.cpu_state[3]
.sym 17174 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 17176 soc.cpu.latched_store
.sym 17179 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 17180 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 17181 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 17182 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 17185 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 17186 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 17187 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 17188 soc.cpu.pcpi_rs2[22]
.sym 17189 soc.cpu.latched_branch_SB_DFFESR_Q_E
.sym 17190 clk$SB_IO_IN_$glb_clk
.sym 17191 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 17192 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 17193 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_12_O_SB_LUT4_I0_O[3]
.sym 17194 soc.cpu.timer[26]
.sym 17195 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_12_O[0]
.sym 17196 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 17197 soc.cpu.timer[21]
.sym 17198 soc.cpu.timer[16]
.sym 17199 soc.cpu.timer[27]
.sym 17200 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 17201 soc.cpu.latched_compr
.sym 17202 soc.cpu.instr_bne
.sym 17203 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 17204 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 17206 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 17208 soc.cpu.alu_out_SB_LUT4_O_25_I1[2]
.sym 17209 soc.cpu.pcpi_rs2[19]
.sym 17213 soc.cpu.compressed_instr
.sym 17214 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 17215 soc.cpu.pcpi_rs2[20]
.sym 17216 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 17217 soc.cpu.cpu_state[3]
.sym 17218 soc.cpu.is_lui_auipc_jal
.sym 17219 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 17220 soc.cpu.pcpi_rs2[21]
.sym 17221 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 17222 soc.cpu.cpuregs.wen_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 17223 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 17224 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 17225 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 17226 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 17227 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[21]
.sym 17234 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 17236 soc.cpu.irq_pending_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 17239 soc.cpu.irq_pending_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 17243 soc.cpu.irq_pending_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 17244 soc.cpu.instr_jalr
.sym 17247 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[0]
.sym 17249 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[2]
.sym 17250 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[3]
.sym 17251 soc.cpu.cpu_state[2]
.sym 17252 soc.cpu.cpu_state[6]
.sym 17253 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_R
.sym 17254 soc.cpu.decoder_pseudo_trigger
.sym 17255 soc.cpu.cpu_state[4]
.sym 17256 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[1]
.sym 17258 soc.cpu.cpu_state[3]
.sym 17259 soc.cpu.cpu_state[2]
.sym 17260 soc.cpu.do_waitirq_SB_DFFSR_Q_R_SB_LUT4_O_I3[1]
.sym 17263 soc.cpu.decoder_trigger
.sym 17264 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 17267 soc.cpu.decoder_pseudo_trigger
.sym 17269 soc.cpu.decoder_trigger
.sym 17273 soc.cpu.cpu_state[2]
.sym 17274 soc.cpu.cpu_state[6]
.sym 17275 soc.cpu.cpu_state[4]
.sym 17278 soc.cpu.cpu_state[3]
.sym 17279 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[1]
.sym 17280 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[2]
.sym 17281 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[3]
.sym 17285 soc.cpu.cpu_state[2]
.sym 17286 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[0]
.sym 17290 soc.cpu.instr_jalr
.sym 17291 soc.cpu.cpu_state[2]
.sym 17292 soc.cpu.irq_pending_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 17299 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 17302 soc.cpu.cpu_state[3]
.sym 17303 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 17308 soc.cpu.irq_pending_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 17309 soc.cpu.irq_pending_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 17310 soc.cpu.irq_pending_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 17311 soc.cpu.do_waitirq_SB_DFFSR_Q_R_SB_LUT4_O_I3[1]
.sym 17313 clk$SB_IO_IN_$glb_clk
.sym 17314 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_R
.sym 17315 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0[1]
.sym 17316 soc.cpu.cpuregs.wen_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 17317 soc.cpu.do_waitirq_SB_DFFSR_Q_R[2]
.sym 17318 soc.cpu.instr_sw_SB_LUT4_I0_O[2]
.sym 17320 soc.cpu.do_waitirq
.sym 17321 soc.cpu.do_waitirq_SB_DFFSR_Q_R[0]
.sym 17322 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 17326 soc.cpu.instr_sll
.sym 17327 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 17329 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[1]
.sym 17330 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 17331 soc.cpu.cpu_state[4]
.sym 17332 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 17333 soc.cpu.cpuregs_rs1[19]
.sym 17335 soc.cpu.pcpi_rs2[21]
.sym 17336 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_12_O_SB_LUT4_I0_O[3]
.sym 17337 soc.cpu.reg_pc[16]
.sym 17338 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 17339 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 17340 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 17341 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 17342 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[1]
.sym 17343 soc.cpu.instr_sub
.sym 17344 soc.cpu.alu_out_SB_LUT4_O_13_I1[0]
.sym 17345 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_9_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 17346 soc.cpu.cpu_state[2]
.sym 17347 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 17348 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[28]
.sym 17349 soc.cpu.timer[27]
.sym 17350 soc.cpu.cpuregs_rs1[26]
.sym 17356 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 17357 soc.cpu.cpu_state[2]
.sym 17358 $PACKER_GND_NET
.sym 17360 soc.cpu.irq_delay
.sym 17361 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 17362 soc.cpu.decoder_trigger
.sym 17365 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[3]
.sym 17366 soc.cpu.do_waitirq_SB_DFFSR_Q_R_SB_LUT4_O_I3[0]
.sym 17369 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_I3_O[3]
.sym 17371 soc.cpu.cpu_state[4]
.sym 17372 soc.cpu.do_waitirq_SB_DFFSR_Q_R_SB_LUT4_O_I3[1]
.sym 17373 soc.cpu.irq_active
.sym 17374 soc.cpu.mem_do_wdata_SB_DFFESS_Q_E
.sym 17376 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 17377 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 17380 UART_RX_SB_LUT4_I1_O[2]
.sym 17382 soc.cpu.cpu_state[5]
.sym 17384 soc.cpu.cpu_state[3]
.sym 17385 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S[1]
.sym 17387 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 17391 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 17392 soc.cpu.cpu_state[3]
.sym 17395 soc.cpu.irq_active
.sym 17396 soc.cpu.irq_delay
.sym 17398 soc.cpu.decoder_trigger
.sym 17401 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[3]
.sym 17402 soc.cpu.cpu_state[5]
.sym 17410 $PACKER_GND_NET
.sym 17413 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 17414 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 17419 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 17420 soc.cpu.cpu_state[4]
.sym 17421 soc.cpu.cpu_state[2]
.sym 17422 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 17426 UART_RX_SB_LUT4_I1_O[2]
.sym 17427 soc.cpu.do_waitirq_SB_DFFSR_Q_R_SB_LUT4_O_I3[1]
.sym 17428 soc.cpu.do_waitirq_SB_DFFSR_Q_R_SB_LUT4_O_I3[0]
.sym 17432 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S[1]
.sym 17434 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_I3_O[3]
.sym 17435 soc.cpu.mem_do_wdata_SB_DFFESS_Q_E
.sym 17436 clk$SB_IO_IN_$glb_clk
.sym 17437 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S[1]
.sym 17438 soc.cpu.cpuregs.wen_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 17439 soc.cpu.alu_out_SB_LUT4_O_7_I2[1]
.sym 17440 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[3]
.sym 17441 soc.cpu.do_waitirq_SB_LUT4_I1_I3[2]
.sym 17442 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[2]
.sym 17443 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 17444 soc.cpu.do_waitirq_SB_LUT4_I1_I3_SB_LUT4_O_I2[2]
.sym 17445 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 17446 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 17450 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 17451 soc.cpu.latched_is_lh_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 17452 $PACKER_GND_NET
.sym 17454 soc.cpu.irq_delay_SB_LUT4_I2_O[0]
.sym 17455 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 17457 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 17458 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 17459 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[3]
.sym 17460 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 17461 soc.cpu.do_waitirq_SB_DFFSR_Q_R[2]
.sym 17462 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 17463 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[2]
.sym 17464 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 17465 soc.cpu.instr_sll_SB_LUT4_I0_O[2]
.sym 17466 soc.cpu.cpuregs_rs1[21]
.sym 17467 soc.cpu.cpuregs_rs1[21]
.sym 17468 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_R
.sym 17469 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 17470 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 17471 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_11_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 17472 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 17473 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 17479 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 17481 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 17484 soc.cpu.alu_out_SB_LUT4_O_12_I2[2]
.sym 17485 soc.cpu.alu_out_SB_LUT4_O_12_I2[3]
.sym 17486 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[0]
.sym 17487 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0[1]
.sym 17488 soc.cpu.cpuregs.wen_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 17489 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 17490 soc.cpu.alu_out_SB_LUT4_O_12_I2[1]
.sym 17492 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0[0]
.sym 17494 UART_RX_SB_LUT4_I1_O[2]
.sym 17495 soc.cpu.cpuregs.wen_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 17496 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 17497 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 17498 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 17500 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_I3_O[3]
.sym 17501 soc.cpu.pcpi_rs2[19]
.sym 17502 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 17503 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 17504 soc.cpu.alu_out_SB_LUT4_O_7_I2[1]
.sym 17505 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 17507 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[2]
.sym 17508 soc.cpu.alu_out_SB_LUT4_O_7_I2[0]
.sym 17512 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0[0]
.sym 17513 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0[1]
.sym 17514 UART_RX_SB_LUT4_I1_O[2]
.sym 17515 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[0]
.sym 17518 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[2]
.sym 17519 soc.cpu.cpuregs.wen_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 17520 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[0]
.sym 17521 soc.cpu.cpuregs.wen_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 17524 soc.cpu.cpuregs.wen_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 17525 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_I3_O[3]
.sym 17526 soc.cpu.cpuregs.wen_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 17527 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[2]
.sym 17531 soc.cpu.alu_out_SB_LUT4_O_7_I2[0]
.sym 17533 soc.cpu.alu_out_SB_LUT4_O_7_I2[1]
.sym 17536 soc.cpu.alu_out_SB_LUT4_O_12_I2[3]
.sym 17537 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 17538 soc.cpu.alu_out_SB_LUT4_O_12_I2[1]
.sym 17539 soc.cpu.alu_out_SB_LUT4_O_12_I2[2]
.sym 17542 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 17543 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 17544 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 17545 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 17548 soc.cpu.pcpi_rs2[19]
.sym 17549 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 17550 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 17551 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 17555 UART_RX_SB_LUT4_I1_O[2]
.sym 17556 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 17557 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 17559 clk$SB_IO_IN_$glb_clk
.sym 17561 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O[0]
.sym 17562 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O_SB_LUT4_I0_O[1]
.sym 17563 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 17564 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O_SB_LUT4_I0_O[0]
.sym 17565 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O[3]
.sym 17566 soc.cpu.alu_out_SB_LUT4_O_13_I1[2]
.sym 17567 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 17570 soc.cpu.reg_pc[20]
.sym 17573 soc.cpu.cpuregs.wen
.sym 17575 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 17577 soc.cpu.cpu_state[2]
.sym 17578 soc.cpu.instr_jalr
.sym 17579 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 17581 soc.cpu.alu_out_q[24]
.sym 17583 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 17584 soc.cpu.cpu_state[6]
.sym 17585 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_I3_O[3]
.sym 17586 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O[3]
.sym 17588 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 17589 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 17590 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[1]
.sym 17591 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 17592 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 17593 soc.cpu.latched_is_lh_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 17594 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 17595 soc.cpu.alu_out_q[25]
.sym 17596 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 17602 soc.cpu.alu_out_SB_LUT4_O_2_I2[0]
.sym 17604 soc.cpu.alu_out_SB_LUT4_O_8_I2[0]
.sym 17605 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 17607 soc.cpu.alu_out_SB_LUT4_O_I2[0]
.sym 17609 soc.cpu.pcpi_rs2[18]
.sym 17610 soc.cpu.alu_out_SB_LUT4_O_8_I2[1]
.sym 17612 soc.cpu.alu_out_SB_LUT4_O_I2[1]
.sym 17614 soc.cpu.alu_out_SB_LUT4_O_13_I1[0]
.sym 17615 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[3]
.sym 17616 soc.cpu.alu_out_SB_LUT4_O_2_I2[1]
.sym 17618 soc.cpu.alu_out_SB_LUT4_O_6_I2[0]
.sym 17622 soc.cpu.alu_out_SB_LUT4_O_13_I1[1]
.sym 17623 soc.cpu.alu_out_SB_LUT4_O_13_I1[2]
.sym 17624 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 17625 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 17626 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 17628 soc.cpu.alu_out_SB_LUT4_O_6_I2[1]
.sym 17631 soc.cpu.alu_out_SB_LUT4_O_14_I2[1]
.sym 17632 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 17636 soc.cpu.alu_out_SB_LUT4_O_2_I2[1]
.sym 17637 soc.cpu.alu_out_SB_LUT4_O_2_I2[0]
.sym 17642 soc.cpu.alu_out_SB_LUT4_O_6_I2[0]
.sym 17643 soc.cpu.alu_out_SB_LUT4_O_6_I2[1]
.sym 17648 soc.cpu.alu_out_SB_LUT4_O_I2[0]
.sym 17650 soc.cpu.alu_out_SB_LUT4_O_I2[1]
.sym 17654 soc.cpu.alu_out_SB_LUT4_O_8_I2[0]
.sym 17655 soc.cpu.alu_out_SB_LUT4_O_8_I2[1]
.sym 17659 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 17660 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 17662 soc.cpu.pcpi_rs2[18]
.sym 17665 soc.cpu.alu_out_SB_LUT4_O_13_I1[0]
.sym 17666 soc.cpu.alu_out_SB_LUT4_O_13_I1[1]
.sym 17667 soc.cpu.alu_out_SB_LUT4_O_13_I1[2]
.sym 17671 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 17672 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 17673 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[3]
.sym 17674 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 17679 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 17680 soc.cpu.alu_out_SB_LUT4_O_14_I2[1]
.sym 17682 clk$SB_IO_IN_$glb_clk
.sym 17684 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 17685 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_11_O_SB_LUT4_I0_O[1]
.sym 17687 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 17688 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_11_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 17689 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_9_O_SB_LUT4_I0_O[0]
.sym 17690 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_9_O_SB_LUT4_I0_O[1]
.sym 17691 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_11_O_SB_LUT4_I0_O[0]
.sym 17696 soc.cpu.timer[24]
.sym 17697 soc.cpu.reg_pc[21]
.sym 17698 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 17699 soc.cpu.cpuregs_wrdata[31]
.sym 17700 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 17701 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 17702 soc.cpu.timer[31]
.sym 17703 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[23]
.sym 17704 soc.cpu.alu_out_q[23]
.sym 17705 soc.cpu.mem_do_rinst
.sym 17707 soc.cpu.cpuregs_rs1[31]
.sym 17708 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 17709 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_11_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 17710 soc.cpu.is_lui_auipc_jal
.sym 17711 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 17712 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 17713 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 17714 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 17715 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_9_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 17716 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 17717 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 17719 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 17725 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_12_O_SB_LUT4_I0_O[0]
.sym 17726 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_12_O_SB_LUT4_I0_O[3]
.sym 17727 soc.cpu.latched_is_lh_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 17728 soc.cpu.cpu_state[4]
.sym 17729 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 17732 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 17733 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O_SB_LUT4_I0_O[3]
.sym 17735 soc.cpu.instr_sll_SB_LUT4_I0_O[2]
.sym 17736 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_12_O_SB_LUT4_I0_O[1]
.sym 17737 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 17740 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 17741 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 17742 soc.cpu.cpu_state[5]
.sym 17743 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O_SB_LUT4_I0_O[0]
.sym 17744 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 17745 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 17746 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 17748 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 17749 soc.cpu.cpu_state[6]
.sym 17750 soc.cpu.cpu_state[5]
.sym 17752 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 17753 soc.cpu.instr_sll_SB_LUT4_I0_O[3]
.sym 17754 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 17755 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 17756 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O_SB_LUT4_I0_O[1]
.sym 17758 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 17759 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 17760 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_12_O_SB_LUT4_I0_O[1]
.sym 17761 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 17764 soc.cpu.cpu_state[5]
.sym 17766 soc.cpu.cpu_state[6]
.sym 17770 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O_SB_LUT4_I0_O[1]
.sym 17771 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 17772 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 17773 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 17776 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 17777 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 17778 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 17779 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 17782 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_12_O_SB_LUT4_I0_O[1]
.sym 17783 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_12_O_SB_LUT4_I0_O[3]
.sym 17784 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_12_O_SB_LUT4_I0_O[0]
.sym 17785 soc.cpu.cpu_state[4]
.sym 17788 soc.cpu.cpu_state[4]
.sym 17789 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O_SB_LUT4_I0_O[0]
.sym 17790 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O_SB_LUT4_I0_O[3]
.sym 17791 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O_SB_LUT4_I0_O[1]
.sym 17794 soc.cpu.cpu_state[5]
.sym 17795 soc.cpu.instr_sll_SB_LUT4_I0_O[3]
.sym 17796 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 17797 soc.cpu.instr_sll_SB_LUT4_I0_O[2]
.sym 17800 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 17801 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 17802 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 17803 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 17804 soc.cpu.latched_is_lh_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 17805 clk$SB_IO_IN_$glb_clk
.sym 17808 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_7_O_SB_LUT4_I0_O[0]
.sym 17809 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O[0]
.sym 17810 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_7_O_SB_LUT4_I0_O[1]
.sym 17811 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 17812 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 17813 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O[1]
.sym 17814 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_2_O_SB_LUT4_I1_O[2]
.sym 17815 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 17816 soc.cpu.cpuregs_raddr2[0]
.sym 17819 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O_SB_LUT4_I0_O[3]
.sym 17820 soc.cpu.cpuregs_wrdata[16]
.sym 17821 soc.cpu.latched_is_lh_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 17822 soc.cpu.cpu_state[4]
.sym 17823 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 17824 soc.cpu.cpuregs_rs1[18]
.sym 17825 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 17826 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 17828 soc.cpu.latched_is_lh_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 17829 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 17831 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 17832 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 17833 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 17834 soc.cpu.instr_sub
.sym 17835 soc.cpu.timer[30]
.sym 17836 soc.cpu.instr_bgeu_SB_LUT4_I1_O[1]
.sym 17838 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 17839 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 17841 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_9_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 17842 soc.cpu.cpuregs_rs1[26]
.sym 17848 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_2_O_SB_LUT4_I1_O[1]
.sym 17849 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_6_O_SB_LUT4_I0_O[0]
.sym 17850 soc.cpu.latched_is_lh_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 17851 soc.cpu.alu_out_SB_LUT4_O_26_I1[1]
.sym 17852 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_6_O_SB_LUT4_I0_O[3]
.sym 17853 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 17854 soc.cpu.latched_is_lh_SB_DFFESR_Q_E_SB_LUT4_O_I2[2]
.sym 17855 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_2_O_SB_LUT4_I1_O[0]
.sym 17856 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 17859 soc.cpu.alu_out_SB_LUT4_O_26_I1[1]
.sym 17861 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 17862 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 17863 soc.cpu.cpu_state[4]
.sym 17865 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 17866 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 17867 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 17868 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 17869 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_7_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 17870 soc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I3[3]
.sym 17871 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 17872 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 17873 soc.cpu.latched_is_lh_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 17874 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_6_O_SB_LUT4_I0_O[1]
.sym 17875 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_9_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 17876 soc.cpu.latched_is_lh_SB_DFFESR_Q_E_SB_LUT4_O_I2[3]
.sym 17877 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 17879 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_2_O_SB_LUT4_I1_O[2]
.sym 17881 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_2_O_SB_LUT4_I1_O[1]
.sym 17882 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_2_O_SB_LUT4_I1_O[0]
.sym 17883 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_2_O_SB_LUT4_I1_O[2]
.sym 17887 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_6_O_SB_LUT4_I0_O[1]
.sym 17888 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 17889 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 17890 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 17893 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_9_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 17894 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 17895 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 17896 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 17899 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_6_O_SB_LUT4_I0_O[1]
.sym 17900 soc.cpu.cpu_state[4]
.sym 17901 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_6_O_SB_LUT4_I0_O[0]
.sym 17902 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_6_O_SB_LUT4_I0_O[3]
.sym 17905 soc.cpu.latched_is_lh_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 17906 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 17907 soc.cpu.latched_is_lh_SB_DFFESR_Q_E_SB_LUT4_O_I2[2]
.sym 17908 soc.cpu.latched_is_lh_SB_DFFESR_Q_E_SB_LUT4_O_I2[3]
.sym 17911 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 17912 soc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I3[3]
.sym 17913 soc.cpu.alu_out_SB_LUT4_O_26_I1[1]
.sym 17914 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 17917 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 17918 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 17919 soc.cpu.alu_out_SB_LUT4_O_26_I1[1]
.sym 17920 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 17923 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_7_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 17924 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 17925 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 17926 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 17927 soc.cpu.latched_is_lh_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 17928 clk$SB_IO_IN_$glb_clk
.sym 17930 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_4_O_SB_LUT4_I0_O[0]
.sym 17931 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 17932 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_8_O_SB_LUT4_I0_O[1]
.sym 17933 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_9_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 17934 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 17935 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_7_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 17936 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 17937 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_8_O_SB_LUT4_I0_O[0]
.sym 17939 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 17942 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 17944 soc.cpu.cpuregs_wrdata[29]
.sym 17945 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 17946 soc.cpu.latched_is_lh_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 17947 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 17949 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 17950 soc.cpu.cpuregs_rs1[29]
.sym 17951 soc.cpu.cpuregs_wrdata[25]
.sym 17952 soc.cpu.cpuregs_rs1[17]
.sym 17953 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 17954 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 17955 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 17956 soc.cpu.latched_is_lh_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 17957 soc.cpu.alu_out_SB_LUT4_O_26_I1[1]
.sym 17958 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 17959 soc.cpu.latched_is_lh_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 17960 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 17961 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 17964 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 17965 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 17972 soc.cpu.cpu_state[4]
.sym 17973 soc.cpu.irq_active_SB_DFFESR_Q_E
.sym 17974 soc.cpu.instr_srl_SB_LUT4_I1_O[2]
.sym 17975 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 17978 soc.cpu.cpu_state[2]
.sym 17980 soc.cpu.cpu_state[4]
.sym 17982 soc.cpu.alu_out_SB_LUT4_O_26_I1[1]
.sym 17983 soc.cpu.latched_is_lh_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 17985 soc.cpu.alu_out_SB_LUT4_O_25_I1[1]
.sym 17988 soc.cpu.instr_sll_SB_LUT4_I0_I2[2]
.sym 17989 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 17990 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_9_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 17991 soc.cpu.instr_sll
.sym 17993 soc.cpu.instr_srai
.sym 17994 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 17998 soc.cpu.instr_sra
.sym 17999 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 18000 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_7_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 18002 soc.cpu.instr_sll_SB_LUT4_I0_I2[1]
.sym 18004 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 18005 soc.cpu.cpu_state[4]
.sym 18006 soc.cpu.alu_out_SB_LUT4_O_26_I1[1]
.sym 18007 soc.cpu.instr_srl_SB_LUT4_I1_O[2]
.sym 18010 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_9_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 18011 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 18012 soc.cpu.instr_srl_SB_LUT4_I1_O[2]
.sym 18013 soc.cpu.cpu_state[4]
.sym 18019 soc.cpu.cpu_state[2]
.sym 18022 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 18023 soc.cpu.instr_sra
.sym 18024 soc.cpu.alu_out_SB_LUT4_O_25_I1[1]
.sym 18025 soc.cpu.instr_srai
.sym 18028 soc.cpu.instr_sra
.sym 18029 soc.cpu.instr_sll_SB_LUT4_I0_I2[2]
.sym 18030 soc.cpu.instr_srai
.sym 18031 soc.cpu.latched_is_lh_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 18034 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 18036 soc.cpu.instr_srl_SB_LUT4_I1_O[2]
.sym 18037 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 18040 soc.cpu.instr_sll
.sym 18041 soc.cpu.instr_sll_SB_LUT4_I0_I2[2]
.sym 18042 soc.cpu.instr_sll_SB_LUT4_I0_I2[1]
.sym 18043 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 18046 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 18047 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 18048 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_9_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 18049 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_7_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 18050 soc.cpu.irq_active_SB_DFFESR_Q_E
.sym 18051 clk$SB_IO_IN_$glb_clk
.sym 18052 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 18054 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_5_O_SB_LUT4_I0_O[0]
.sym 18055 soc.cpu.irq_state_SB_DFFESR_Q_E
.sym 18056 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 18057 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_5_O_SB_LUT4_I0_O[1]
.sym 18058 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_3_O_SB_LUT4_I1_O[1]
.sym 18059 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 18060 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_1_O_SB_LUT4_I1_O[0]
.sym 18062 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_7_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 18065 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 18066 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 18067 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 18068 soc.cpu.decoded_imm[23]
.sym 18070 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_8_O_SB_LUT4_I0_O[0]
.sym 18071 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 18072 soc.cpu.cpu_state[6]
.sym 18074 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 18077 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 18078 soc.cpu.instr_slt
.sym 18079 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 18080 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 18082 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 18083 soc.cpu.alu_out_q[25]
.sym 18087 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18088 soc.cpu.instr_sll_SB_LUT4_I0_I2[1]
.sym 18094 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 18095 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 18096 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 18097 soc.cpu.cpu_state[2]
.sym 18098 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 18099 soc.cpu.instr_retirq
.sym 18104 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 18105 soc.cpu.reg_op1_SB_DFFE_Q_E
.sym 18107 soc.cpu.cpu_state[1]
.sym 18108 soc.cpu.cpu_state[4]
.sym 18112 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 18114 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I2[2]
.sym 18117 UART_RX_SB_LUT4_I1_O[2]
.sym 18124 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 18133 UART_RX_SB_LUT4_I1_O[2]
.sym 18134 soc.cpu.cpu_state[1]
.sym 18135 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 18136 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I2[2]
.sym 18139 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 18140 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 18141 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 18142 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 18152 soc.cpu.instr_retirq
.sym 18153 soc.cpu.cpu_state[1]
.sym 18154 soc.cpu.cpu_state[2]
.sym 18163 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 18164 soc.cpu.cpu_state[4]
.sym 18165 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 18173 soc.cpu.reg_op1_SB_DFFE_Q_E
.sym 18174 clk$SB_IO_IN_$glb_clk
.sym 18176 soc.cpu.alu_out_q[27]
.sym 18177 soc.cpu.alu_out_SB_LUT4_O_4_I2[1]
.sym 18178 soc.cpu.instr_bgeu_SB_LUT4_I1_O[1]
.sym 18179 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[3]
.sym 18180 soc.cpu.is_lui_auipc_jal
.sym 18181 soc.cpu.is_sltiu_bltu_sltu
.sym 18182 soc.cpu.instr_sw_SB_LUT4_I1_O[2]
.sym 18183 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 18188 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 18189 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 18190 soc.cpu.cpu_state[2]
.sym 18191 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 18192 soc.cpu.irq_active_SB_DFFESR_Q_E
.sym 18194 soc.cpu.do_waitirq_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 18195 soc.cpu.instr_retirq
.sym 18199 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 18200 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 18201 soc.cpu.is_lui_auipc_jal
.sym 18202 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 18203 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 18204 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 18205 soc.cpu.instr_sw_SB_LUT4_I1_O[2]
.sym 18206 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 18207 soc.cpu.instr_slli_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 18209 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 18210 soc.cpu.instr_slli_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 18218 soc.cpu.instr_bltu
.sym 18219 soc.cpu.instr_bgeu
.sym 18227 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18230 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 18231 soc.cpu.instr_slli_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 18234 soc.cpu.instr_jalr
.sym 18235 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 18237 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 18238 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18240 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 18244 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 18248 soc.cpu.do_waitirq_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 18251 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18253 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18256 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18257 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 18258 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 18259 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 18262 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 18263 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 18264 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 18265 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18268 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18269 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 18270 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 18271 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 18274 soc.cpu.instr_bgeu
.sym 18275 soc.cpu.instr_bltu
.sym 18276 soc.cpu.do_waitirq_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 18277 soc.cpu.instr_jalr
.sym 18280 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18281 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 18282 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 18283 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 18286 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 18287 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 18288 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 18289 soc.cpu.instr_slli_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 18292 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 18293 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 18294 soc.cpu.instr_slli_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 18295 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 18296 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 18297 clk$SB_IO_IN_$glb_clk
.sym 18298 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 18299 soc.cpu.instr_or_SB_LUT4_I1_O[0]
.sym 18300 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 18301 soc.cpu.is_sll_srl_sra
.sym 18302 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 18303 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O[2]
.sym 18304 soc.cpu.instr_sll_SB_LUT4_I0_I2[1]
.sym 18305 soc.cpu.instr_srli
.sym 18306 soc.cpu.instr_srai
.sym 18312 soc.cpu.alu_out_SB_LUT4_O_25_I1[1]
.sym 18315 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18316 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 18319 soc.cpu.reg_op1_SB_DFFE_Q_E
.sym 18320 soc.cpu.reg_pc[27]
.sym 18322 soc.cpu.alu_out_SB_LUT4_O_26_I1[1]
.sym 18323 soc.cpu.instr_bgeu_SB_LUT4_I1_O[1]
.sym 18324 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18326 soc.cpu.instr_sub
.sym 18327 soc.cpu.instr_sltu
.sym 18329 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 18330 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 18332 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 18333 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 18334 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 18341 display.refresh_timer_state[1]
.sym 18342 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 18343 soc.cpu.instr_andi
.sym 18344 display.refresh_timer_state[4]
.sym 18345 display.refresh_timer_state[5]
.sym 18346 soc.cpu.instr_sw_SB_LUT4_I1_O[2]
.sym 18350 display.refresh_timer_state[2]
.sym 18351 display.refresh_timer_state[3]
.sym 18352 soc.cpu.instr_or_SB_LUT4_I1_O[1]
.sym 18353 soc.cpu.instr_or_SB_LUT4_I1_O[3]
.sym 18354 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[0]
.sym 18355 display.refresh_timer_state[7]
.sym 18356 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 18357 display.refresh_timer_state[6]
.sym 18358 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 18359 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 18360 soc.cpu.instr_sw_SB_LUT4_I1_O[1]
.sym 18361 soc.cpu.instr_sll_SB_LUT4_I0_I2[1]
.sym 18362 soc.cpu.instr_srli
.sym 18363 soc.cpu.instr_sw_SB_LUT4_I1_O[3]
.sym 18364 soc.cpu.instr_or_SB_LUT4_I1_O[0]
.sym 18365 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 18366 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 18367 display.refresh_timer_state[0]
.sym 18368 soc.cpu.instr_and
.sym 18369 soc.cpu.instr_or_SB_LUT4_I1_O[2]
.sym 18370 soc.cpu.instr_slli_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 18371 soc.cpu.instr_srai
.sym 18373 display.refresh_timer_state[7]
.sym 18374 display.refresh_timer_state[5]
.sym 18375 display.refresh_timer_state[4]
.sym 18376 display.refresh_timer_state[6]
.sym 18379 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[0]
.sym 18380 soc.cpu.instr_sw_SB_LUT4_I1_O[2]
.sym 18381 soc.cpu.instr_sw_SB_LUT4_I1_O[3]
.sym 18382 soc.cpu.instr_sw_SB_LUT4_I1_O[1]
.sym 18386 soc.cpu.instr_and
.sym 18388 soc.cpu.instr_andi
.sym 18391 soc.cpu.instr_slli_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 18392 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 18393 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 18394 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 18397 display.refresh_timer_state[3]
.sym 18398 display.refresh_timer_state[1]
.sym 18399 display.refresh_timer_state[0]
.sym 18400 display.refresh_timer_state[2]
.sym 18403 soc.cpu.instr_andi
.sym 18404 soc.cpu.instr_srli
.sym 18405 soc.cpu.instr_sll_SB_LUT4_I0_I2[1]
.sym 18406 soc.cpu.instr_srai
.sym 18409 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 18410 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 18411 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 18412 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 18415 soc.cpu.instr_or_SB_LUT4_I1_O[1]
.sym 18416 soc.cpu.instr_or_SB_LUT4_I1_O[3]
.sym 18417 soc.cpu.instr_or_SB_LUT4_I1_O[0]
.sym 18418 soc.cpu.instr_or_SB_LUT4_I1_O[2]
.sym 18419 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 18420 clk$SB_IO_IN_$glb_clk
.sym 18421 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 18422 soc.cpu.instr_sltu
.sym 18423 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 18424 soc.cpu.instr_sra
.sym 18425 soc.cpu.is_sll_srl_sra_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18426 soc.cpu.instr_slli_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18427 soc.cpu.instr_srl
.sym 18428 soc.cpu.instr_slt
.sym 18429 soc.cpu.instr_or
.sym 18436 soc.cpu.irq_mask[29]
.sym 18438 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 18439 soc.cpu.instr_srai
.sym 18442 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[0]
.sym 18443 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 18444 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 18446 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 18449 soc.cpu.instr_sw_SB_LUT4_I1_O[3]
.sym 18450 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 18451 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 18452 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 18457 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 18463 display.refresh_timer_state_SB_LUT4_O_3_I3
.sym 18464 display.refresh_timer_state_SB_LUT4_O_2_I3
.sym 18465 display.refresh_timer_state_SB_LUT4_O_1_I3
.sym 18466 display.refresh_timer_state_SB_LUT4_O_I3
.sym 18467 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 18468 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 18469 display.refresh_timer_state[14]
.sym 18470 display.refresh_timer_state[15]
.sym 18474 soc.cpu.instr_xori
.sym 18475 display.refresh_timer_state[12]
.sym 18476 display.refresh_timer_state[13]
.sym 18477 soc.cpu.instr_xor
.sym 18480 soc.cpu.instr_add
.sym 18481 soc.cpu.instr_sll
.sym 18483 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 18488 soc.cpu.instr_sub
.sym 18489 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18490 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 18493 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 18496 soc.cpu.instr_xori
.sym 18497 soc.cpu.instr_xor
.sym 18502 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18503 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 18508 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 18509 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 18510 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 18511 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 18515 display.refresh_timer_state_SB_LUT4_O_3_I3
.sym 18520 display.refresh_timer_state[14]
.sym 18521 display.refresh_timer_state[15]
.sym 18522 display.refresh_timer_state[13]
.sym 18523 display.refresh_timer_state[12]
.sym 18526 soc.cpu.instr_add
.sym 18527 soc.cpu.instr_sll
.sym 18528 soc.cpu.instr_xor
.sym 18529 soc.cpu.instr_sub
.sym 18535 display.refresh_timer_state_SB_LUT4_O_I3
.sym 18538 display.refresh_timer_state_SB_LUT4_O_2_I3
.sym 18539 display.refresh_timer_state_SB_LUT4_O_3_I3
.sym 18540 display.refresh_timer_state_SB_LUT4_O_I3
.sym 18541 display.refresh_timer_state_SB_LUT4_O_1_I3
.sym 18542 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 18543 clk$SB_IO_IN_$glb_clk
.sym 18544 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 18545 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18546 soc.cpu.instr_sub
.sym 18547 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18548 soc.cpu.instr_ori
.sym 18549 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 18550 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 18551 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 18552 soc.cpu.is_sll_srl_sra_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 18557 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 18558 soc.cpu.instr_jalr
.sym 18561 soc.cpu.latched_stalu
.sym 18566 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 18577 soc.cpu.instr_slt
.sym 18578 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18586 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 18587 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 18588 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 18589 soc.cpu.instr_xori
.sym 18590 display.refresh_timer_state[20]
.sym 18591 display.refresh_timer_state[21]
.sym 18592 display.refresh_timer_state[22]
.sym 18593 display.refresh_timer_state[23]
.sym 18594 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 18595 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 18596 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18597 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 18598 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 18600 soc.cpu.instr_slli_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 18601 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 18605 soc.cpu.instr_ori
.sym 18606 soc.cpu.instr_beq
.sym 18609 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 18611 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 18612 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18613 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 18614 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 18615 soc.cpu.instr_addi
.sym 18619 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 18621 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 18622 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 18625 display.refresh_timer_state[23]
.sym 18626 display.refresh_timer_state[22]
.sym 18627 display.refresh_timer_state[21]
.sym 18628 display.refresh_timer_state[20]
.sym 18631 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 18632 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 18633 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 18634 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 18637 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 18638 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 18639 soc.cpu.instr_slli_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 18640 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 18644 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18646 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18649 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18651 soc.cpu.instr_slli_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 18655 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 18656 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 18657 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 18658 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 18661 soc.cpu.instr_xori
.sym 18662 soc.cpu.instr_beq
.sym 18663 soc.cpu.instr_ori
.sym 18664 soc.cpu.instr_addi
.sym 18665 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 18666 clk$SB_IO_IN_$glb_clk
.sym 18667 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 18677 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 18681 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 18683 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 18684 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 18686 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 18691 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18736 display.refresh_timer_state[0]
.sym 18761 display.refresh_timer_state[0]
.sym 18789 clk$SB_IO_IN_$glb_clk
.sym 18790 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_$glb_sr
.sym 18861 soc.cpu.do_waitirq_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 18905 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 18908 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 18912 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 18915 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[8]
.sym 18919 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 19029 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 19030 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 19031 flash_clk_SB_LUT4_I3_O[2]
.sym 19033 iomem_wdata[29]
.sym 19037 iomem_wdata[28]
.sym 19040 soc.cpu.mem_rdata_SB_LUT4_O_14_I0[0]
.sym 19041 soc.cpu.mem_rdata_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 19056 SEG[3]$SB_IO_OUT
.sym 19064 soc.cpu.cpu_state[4]
.sym 19067 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_20_O_SB_LUT4_I0_O[3]
.sym 19079 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 19080 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 19082 soc.cpu.reg_sh_SB_DFFE_Q_E
.sym 19083 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 19084 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[0]
.sym 19085 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 19097 soc.cpu.reg_sh_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 19098 soc.cpu.reg_sh_SB_DFFE_Q_E
.sym 19103 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 19105 soc.cpu.reg_sh[1]
.sym 19118 soc.cpu.reg_sh[0]
.sym 19121 soc.cpu.cpu_state[4]
.sym 19122 soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 19126 soc.cpu.reg_sh[0]
.sym 19129 soc.cpu.cpu_state[4]
.sym 19132 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 19135 soc.cpu.reg_sh[0]
.sym 19136 soc.cpu.reg_sh[1]
.sym 19137 soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 19138 soc.cpu.cpu_state[4]
.sym 19165 soc.cpu.cpu_state[4]
.sym 19166 soc.cpu.reg_sh_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 19167 soc.cpu.reg_sh[0]
.sym 19175 soc.cpu.reg_sh_SB_DFFE_Q_E
.sym 19176 clk$SB_IO_IN_$glb_clk
.sym 19178 iomem_wdata[27]
.sym 19179 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 19180 soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 19181 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[2]
.sym 19182 iomem_wdata[10]
.sym 19183 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 19184 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 19185 iomem_wdata[26]
.sym 19191 $PACKER_VCC_NET
.sym 19195 iomem_wdata[25]
.sym 19198 UART_RX_SB_LUT4_I1_O[2]
.sym 19199 $PACKER_VCC_NET
.sym 19203 soc.cpu.cpuregs.regs.0.0.0_RDATA_11_SB_LUT4_I0_O[1]
.sym 19205 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 19206 soc.cpu.mem_la_wdata[3]
.sym 19207 $PACKER_GND_NET
.sym 19208 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 19209 iomem_wdata[26]
.sym 19213 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 19219 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 19220 soc.cpu.cpuregs_raddr2[0]
.sym 19221 soc.cpu.latched_is_lh_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 19224 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 19227 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_29_O_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 19228 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 19230 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 19231 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 19232 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 19233 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_20_O_SB_LUT4_I0_O[3]
.sym 19234 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_20_O_SB_LUT4_I0_O[0]
.sym 19237 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 19239 soc.cpu.reg_op2_SB_DFFE_Q_31_D_SB_LUT4_O_I2[1]
.sym 19240 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O[2]
.sym 19241 soc.cpu.cpu_state[4]
.sym 19242 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_24_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 19244 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_21_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 19245 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 19249 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_20_O_SB_LUT4_I0_O[1]
.sym 19250 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_23_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 19252 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 19253 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_24_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 19254 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 19255 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 19258 soc.cpu.cpuregs_raddr2[0]
.sym 19259 soc.cpu.reg_op2_SB_DFFE_Q_31_D_SB_LUT4_O_I2[1]
.sym 19260 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O[2]
.sym 19264 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_20_O_SB_LUT4_I0_O[0]
.sym 19265 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_20_O_SB_LUT4_I0_O[1]
.sym 19266 soc.cpu.cpu_state[4]
.sym 19267 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_20_O_SB_LUT4_I0_O[3]
.sym 19270 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 19271 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_21_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 19272 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_29_O_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 19273 soc.cpu.cpu_state[4]
.sym 19282 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 19283 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_23_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 19284 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 19285 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_21_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 19288 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 19289 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 19290 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 19291 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 19294 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 19295 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 19296 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_20_O_SB_LUT4_I0_O[1]
.sym 19297 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 19298 soc.cpu.latched_is_lh_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 19299 clk$SB_IO_IN_$glb_clk
.sym 19301 soc.cpu.mem_la_wdata[3]
.sym 19302 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_26_O_SB_LUT4_I0_O[3]
.sym 19303 soc.cpu.mem_la_wdata[2]
.sym 19304 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_29_O_SB_LUT4_I1_O[1]
.sym 19305 soc.cpu.reg_op2_SB_DFFE_Q_31_D_SB_LUT4_O_I2[1]
.sym 19306 soc.cpu.alu_out_SB_LUT4_O_22_I2[1]
.sym 19307 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[3]
.sym 19308 soc.cpu.reg_op2_SB_DFFE_Q_28_D_SB_LUT4_O_I2[1]
.sym 19311 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 19312 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 19313 soc.memory.wen[3]
.sym 19315 iomem_addr[4]
.sym 19316 iomem_addr[11]
.sym 19317 iomem_wdata[29]
.sym 19318 iomem_addr[12]
.sym 19319 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 19320 iomem_wdata[27]
.sym 19322 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 19323 soc.cpu.cpuregs_raddr2[2]
.sym 19324 soc.cpu.reg_op2_SB_DFFE_Q_29_D_SB_LUT4_O_I2[1]
.sym 19325 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_25_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 19326 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 19327 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 19328 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 19329 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_22_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 19331 soc.cpu.mem_la_wdata[4]
.sym 19332 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_26_O[1]
.sym 19333 soc.cpu.is_lui_auipc_jal
.sym 19334 soc.cpu.mem_la_wdata[3]
.sym 19335 iomem_wdata[21]
.sym 19336 soc.cpu.is_lui_auipc_jal
.sym 19343 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_21_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 19344 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_21_O_SB_LUT4_I0_O[0]
.sym 19345 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 19347 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_26_O_SB_LUT4_I0_O[1]
.sym 19348 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_22_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 19351 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 19352 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 19353 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_29_O_SB_LUT4_I1_O[0]
.sym 19354 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_25_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 19355 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_21_O_SB_LUT4_I0_O[1]
.sym 19356 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 19357 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_26_O_SB_LUT4_I0_O[0]
.sym 19358 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_30_O_SB_LUT4_I1_O[0]
.sym 19360 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 19361 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_29_O_SB_LUT4_I1_O[1]
.sym 19363 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_30_O_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 19365 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_21_O_SB_LUT4_I0_O[3]
.sym 19367 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_26_O_SB_LUT4_I0_O[3]
.sym 19368 soc.cpu.cpu_state[4]
.sym 19369 soc.cpu.latched_is_lh_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 19371 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_30_O_SB_LUT4_I1_O[1]
.sym 19373 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 19375 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 19376 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_30_O_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 19377 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_22_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 19378 soc.cpu.cpu_state[4]
.sym 19381 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_21_O_SB_LUT4_I0_O[3]
.sym 19382 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_21_O_SB_LUT4_I0_O[0]
.sym 19383 soc.cpu.cpu_state[4]
.sym 19384 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_21_O_SB_LUT4_I0_O[1]
.sym 19387 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_21_O_SB_LUT4_I0_O[1]
.sym 19388 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_21_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 19389 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 19390 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 19394 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_30_O_SB_LUT4_I1_O[1]
.sym 19396 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_30_O_SB_LUT4_I1_O[0]
.sym 19401 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_29_O_SB_LUT4_I1_O[0]
.sym 19402 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_29_O_SB_LUT4_I1_O[1]
.sym 19405 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_25_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 19406 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 19407 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 19408 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 19411 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_26_O_SB_LUT4_I0_O[0]
.sym 19412 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_26_O_SB_LUT4_I0_O[1]
.sym 19413 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_26_O_SB_LUT4_I0_O[3]
.sym 19414 soc.cpu.cpu_state[4]
.sym 19417 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_26_O_SB_LUT4_I0_O[1]
.sym 19418 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 19419 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 19420 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 19421 soc.cpu.latched_is_lh_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 19422 clk$SB_IO_IN_$glb_clk
.sym 19424 soc.cpu.cpuregs.regs.0.0.0_RDATA_11_SB_LUT4_I0_O[1]
.sym 19425 soc.cpu.mem_la_wdata[4]
.sym 19426 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_28_O_SB_LUT4_I1_O[2]
.sym 19427 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_28_O[1]
.sym 19428 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 19429 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_30_O_SB_LUT4_I1_O[1]
.sym 19430 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_29_O[1]
.sym 19431 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_21_O_SB_LUT4_I0_O[3]
.sym 19432 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_25_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 19433 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 19434 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 19435 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[12]
.sym 19438 soc.cpu.mem_rdata_SB_LUT4_O_6_I0_SB_LUT4_O_I3[3]
.sym 19440 iomem_addr[13]
.sym 19441 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 19442 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 19443 soc.cpu.mem_la_wdata[3]
.sym 19444 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 19447 iomem_wdata[16]
.sym 19448 soc.cpu.mem_la_wdata[2]
.sym 19449 soc.cpu.alu_out_SB_LUT4_O_27_I1[0]
.sym 19450 soc.cpu.instr_rdcycleh
.sym 19451 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 19452 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_25_O[1]
.sym 19453 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 19454 soc.cpu.cpu_state[4]
.sym 19455 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 19456 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_23_O_SB_LUT4_I0_O[3]
.sym 19457 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_26_O[0]
.sym 19458 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 19459 soc.cpu.mem_la_wdata[4]
.sym 19465 soc.cpu.mem_la_wdata[3]
.sym 19466 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 19468 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 19469 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 19470 soc.cpu.alu_out_SB_LUT4_O_28_I2[3]
.sym 19471 soc.cpu.alu_out_SB_LUT4_O_28_I2[2]
.sym 19472 soc.cpu.cpu_state[4]
.sym 19473 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 19474 soc.cpu.alu_out_SB_LUT4_O_28_I2[1]
.sym 19475 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 19476 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_24_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 19478 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_25_O[1]
.sym 19479 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_22_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 19480 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_23_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 19482 soc.cpu.mem_la_wdata[4]
.sym 19483 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 19485 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_25_O[0]
.sym 19486 soc.cpu.latched_compr_SB_LUT4_I1_1_I3[0]
.sym 19487 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 19490 soc.cpu.cpuregs_rs1[0]
.sym 19491 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 19493 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 19495 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 19496 soc.cpu.is_lui_auipc_jal
.sym 19498 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_24_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 19499 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_22_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 19500 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 19501 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 19505 soc.cpu.mem_la_wdata[3]
.sym 19507 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_24_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 19510 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 19511 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 19512 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 19513 soc.cpu.cpu_state[4]
.sym 19516 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 19517 soc.cpu.alu_out_SB_LUT4_O_28_I2[2]
.sym 19518 soc.cpu.alu_out_SB_LUT4_O_28_I2[3]
.sym 19519 soc.cpu.alu_out_SB_LUT4_O_28_I2[1]
.sym 19522 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_25_O[0]
.sym 19523 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 19524 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_25_O[1]
.sym 19525 soc.cpu.cpu_state[4]
.sym 19528 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 19529 soc.cpu.mem_la_wdata[3]
.sym 19530 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 19531 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_24_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 19534 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_23_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 19535 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 19536 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 19537 soc.cpu.mem_la_wdata[4]
.sym 19540 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 19541 soc.cpu.is_lui_auipc_jal
.sym 19542 soc.cpu.latched_compr_SB_LUT4_I1_1_I3[0]
.sym 19543 soc.cpu.cpuregs_rs1[0]
.sym 19545 clk$SB_IO_IN_$glb_clk
.sym 19547 soc.cpu.cpuregs_rs1[2]
.sym 19548 soc.cpu.cpuregs_rs1[0]
.sym 19549 soc.cpu.cpuregs_rs1[3]
.sym 19550 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 19551 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_25_O[0]
.sym 19552 soc.cpu.cpuregs.regs.0.0.0_RDATA_14_SB_LUT4_I0_O[1]
.sym 19553 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_30_O[1]
.sym 19554 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 19556 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 19557 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 19558 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O_SB_LUT4_I0_O[3]
.sym 19559 iomem_addr[9]
.sym 19562 iomem_addr[7]
.sym 19563 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 19564 soc.cpu.count_instr[11]
.sym 19565 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 19567 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_21_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 19568 soc.cpu.mem_la_wdata[4]
.sym 19569 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 19571 soc.cpu.alu_out_SB_LUT4_O_30_I2[1]
.sym 19572 UART_RX_SB_LUT4_I1_O[2]
.sym 19573 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 19574 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_24_O_SB_LUT4_I0_O[3]
.sym 19575 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[0]
.sym 19576 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 19577 soc.cpu.cpuregs.regs.0.0.0_RDATA_11[1]
.sym 19578 soc.cpu.cpu_state[2]
.sym 19579 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 19580 soc.cpu.alu_out_SB_LUT4_O_27_I2[3]
.sym 19581 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_28_O[2]
.sym 19582 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 19588 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_11_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 19589 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 19591 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[2]
.sym 19592 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 19593 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 19595 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 19596 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 19597 soc.cpu.mem_la_wdata[4]
.sym 19599 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 19601 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[0]
.sym 19603 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 19605 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 19607 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 19608 soc.cpu.pcpi_rs2[21]
.sym 19609 soc.cpu.pcpi_rs2[14]
.sym 19610 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 19611 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_23_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 19613 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 19614 soc.cpu.mem_la_wdata[5]
.sym 19615 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 19617 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 19618 soc.cpu.mem_la_wdata[6]
.sym 19619 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 19621 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 19622 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 19623 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 19624 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 19628 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 19629 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 19630 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[0]
.sym 19633 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 19634 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 19635 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[0]
.sym 19639 soc.cpu.mem_la_wdata[6]
.sym 19640 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 19641 soc.cpu.pcpi_rs2[14]
.sym 19642 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 19645 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[0]
.sym 19646 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[2]
.sym 19647 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 19651 soc.cpu.mem_la_wdata[5]
.sym 19652 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[0]
.sym 19654 soc.cpu.pcpi_rs2[21]
.sym 19659 soc.cpu.mem_la_wdata[4]
.sym 19660 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_23_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 19663 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 19664 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_11_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 19665 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 19666 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 19667 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 19668 clk$SB_IO_IN_$glb_clk
.sym 19670 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_27_O_SB_LUT4_I0_O[3]
.sym 19671 soc.cpu.cpuregs.regs.0.0.0_RDATA_11[1]
.sym 19672 soc.cpu.cpuregs.regs.0.0.0_RDATA_15[1]
.sym 19673 soc.cpu.cpuregs_rs1[4]
.sym 19674 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_26_O[0]
.sym 19675 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 19676 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_27_O[0]
.sym 19677 soc.cpu.alu_out_SB_LUT4_O_29_I2[3]
.sym 19680 soc.cpu.instr_sub
.sym 19681 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 19682 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_11_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 19683 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 19684 iomem_wdata[21]
.sym 19686 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 19688 iomem_wdata[23]
.sym 19689 soc.cpu.count_cycle[43]
.sym 19690 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[2]
.sym 19691 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 19692 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 19694 soc.cpu.cpuregs_rs1[3]
.sym 19695 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 19696 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 19697 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 19698 soc.cpu.cpuregs_rs1[5]
.sym 19699 soc.cpu.alu_out_SB_LUT4_O_20_I1[2]
.sym 19700 soc.cpu.mem_la_wdata[5]
.sym 19701 soc.cpu.alu_out_SB_LUT4_O_29_I2[3]
.sym 19702 soc.cpu.alu_out_SB_LUT4_O_29_I2[1]
.sym 19703 soc.cpu.alu_out_SB_LUT4_O_27_I1[0]
.sym 19704 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 19705 soc.cpu.count_instr[14]
.sym 19712 soc.cpu.cpuregs_rs1[0]
.sym 19714 soc.cpu.alu_out_SB_LUT4_O_20_I1[0]
.sym 19715 soc.cpu.alu_out_SB_LUT4_O_20_I1[2]
.sym 19716 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_25_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 19717 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 19719 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 19720 soc.cpu.mem_la_wdata[2]
.sym 19721 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 19722 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 19723 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 19724 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 19726 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 19727 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 19728 soc.cpu.alu_out_SB_LUT4_O_20_I1[3]
.sym 19733 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 19734 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[3]
.sym 19735 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 19738 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 19739 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 19740 soc.cpu.cpuregs_rs1[1]
.sym 19741 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 19744 soc.cpu.mem_la_wdata[2]
.sym 19747 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_25_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 19750 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 19751 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 19752 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 19753 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 19756 soc.cpu.cpuregs_rs1[1]
.sym 19762 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 19764 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 19768 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 19769 soc.cpu.alu_out_SB_LUT4_O_20_I1[3]
.sym 19770 soc.cpu.alu_out_SB_LUT4_O_20_I1[2]
.sym 19771 soc.cpu.alu_out_SB_LUT4_O_20_I1[0]
.sym 19774 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[3]
.sym 19775 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 19776 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 19777 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 19781 soc.cpu.cpuregs_rs1[0]
.sym 19786 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 19787 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 19788 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 19789 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 19790 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 19791 clk$SB_IO_IN_$glb_clk
.sym 19792 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 19793 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 19794 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_24_O_SB_LUT4_I0_O[3]
.sym 19795 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 19796 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 19797 soc.cpu.instr_rdinstr_SB_LUT4_I2_O[2]
.sym 19798 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 19799 soc.cpu.instr_timer_SB_LUT4_I2_O[2]
.sym 19800 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 19804 soc.cpu.alu_out_SB_LUT4_O_3_I1[1]
.sym 19805 soc.cpu.reg_pc[4]
.sym 19806 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 19808 soc.cpu.cpuregs_wrdata[4]
.sym 19811 soc.cpu.irq_mask[1]
.sym 19812 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_25_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 19813 soc.cpu.timer[6]
.sym 19814 soc.cpu.reg_pc[5]
.sym 19815 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 19817 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_22_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 19818 soc.cpu.irq_mask[1]
.sym 19819 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 19820 soc.cpu.cpuregs_rs1[0]
.sym 19821 soc.cpu.alu_out_SB_LUT4_O_22_I2[0]
.sym 19822 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[0]
.sym 19823 soc.cpu.is_lui_auipc_jal
.sym 19824 soc.cpu.cpuregs_rs1[2]
.sym 19825 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_25_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 19826 soc.cpu.irq_mask[0]
.sym 19827 soc.cpu.cpuregs_rs1[1]
.sym 19828 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_26_O[1]
.sym 19834 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 19835 soc.cpu.alu_out_SB_LUT4_O_30_I2[0]
.sym 19837 soc.cpu.alu_out_SB_LUT4_O_20_I2[2]
.sym 19838 soc.cpu.alu_out_SB_LUT4_O_3_I1[3]
.sym 19839 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 19840 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_21_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 19841 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 19842 soc.cpu.alu_out_SB_LUT4_O_27_I2[2]
.sym 19843 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 19844 soc.cpu.pcpi_rs2[16]
.sym 19845 soc.cpu.alu_out_SB_LUT4_O_20_I1[0]
.sym 19846 soc.cpu.alu_out_SB_LUT4_O_25_I1[0]
.sym 19847 soc.cpu.pcpi_rs2[18]
.sym 19848 soc.cpu.mem_la_wdata[6]
.sym 19849 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 19850 soc.cpu.alu_out_SB_LUT4_O_27_I2[3]
.sym 19851 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 19852 soc.cpu.alu_out_SB_LUT4_O_25_I2[2]
.sym 19853 soc.cpu.alu_out_SB_LUT4_O_28_I2[1]
.sym 19854 soc.cpu.alu_out_SB_LUT4_O_3_I1[2]
.sym 19855 soc.cpu.alu_out_SB_LUT4_O_20_I2[3]
.sym 19857 soc.cpu.alu_out_SB_LUT4_O_3_I1[1]
.sym 19861 soc.cpu.alu_out_SB_LUT4_O_25_I2[3]
.sym 19862 soc.cpu.alu_out_SB_LUT4_O_30_I2[1]
.sym 19863 soc.cpu.alu_out_SB_LUT4_O_27_I1[0]
.sym 19864 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 19865 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_11_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 19867 soc.cpu.alu_out_SB_LUT4_O_20_I1[0]
.sym 19868 soc.cpu.alu_out_SB_LUT4_O_20_I2[3]
.sym 19869 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 19870 soc.cpu.alu_out_SB_LUT4_O_20_I2[2]
.sym 19873 soc.cpu.alu_out_SB_LUT4_O_25_I1[0]
.sym 19874 soc.cpu.alu_out_SB_LUT4_O_25_I2[3]
.sym 19875 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 19876 soc.cpu.alu_out_SB_LUT4_O_25_I2[2]
.sym 19880 soc.cpu.alu_out_SB_LUT4_O_30_I2[0]
.sym 19882 soc.cpu.alu_out_SB_LUT4_O_30_I2[1]
.sym 19885 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 19886 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 19887 soc.cpu.mem_la_wdata[6]
.sym 19888 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_21_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 19891 soc.cpu.pcpi_rs2[18]
.sym 19892 soc.cpu.pcpi_rs2[16]
.sym 19893 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_11_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 19894 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 19897 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 19898 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 19899 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 19900 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 19903 soc.cpu.alu_out_SB_LUT4_O_27_I1[0]
.sym 19904 soc.cpu.alu_out_SB_LUT4_O_27_I2[2]
.sym 19905 soc.cpu.alu_out_SB_LUT4_O_27_I2[3]
.sym 19906 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 19909 soc.cpu.alu_out_SB_LUT4_O_28_I2[1]
.sym 19910 soc.cpu.alu_out_SB_LUT4_O_3_I1[2]
.sym 19911 soc.cpu.alu_out_SB_LUT4_O_3_I1[1]
.sym 19912 soc.cpu.alu_out_SB_LUT4_O_3_I1[3]
.sym 19914 clk$SB_IO_IN_$glb_clk
.sym 19916 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_20_O_SB_LUT4_I0_O[3]
.sym 19917 soc.cpu.alu_out_q[9]
.sym 19918 soc.cpu.alu_out_q[2]
.sym 19919 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 19920 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_24_O[0]
.sym 19921 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_21_O[0]
.sym 19922 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 19923 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_23_O_SB_LUT4_I0_O[3]
.sym 19926 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 19928 soc.cpu.alu_out_q[11]
.sym 19929 soc.cpu.instr_timer_SB_LUT4_I2_O[2]
.sym 19930 iomem_wdata[31]
.sym 19931 iomem_wdata[22]
.sym 19932 soc.cpu.count_cycle[14]
.sym 19933 soc.cpu.count_cycle[46]
.sym 19935 soc.cpu.count_instr[36]
.sym 19937 soc.cpu.count_instr[37]
.sym 19939 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 19940 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 19941 soc.cpu.cpuregs_rs1[8]
.sym 19942 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 19943 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 19944 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 19945 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 19946 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 19947 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_23_O_SB_LUT4_I0_O[3]
.sym 19948 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_25_O[1]
.sym 19949 soc.cpu.alu_out_q[4]
.sym 19950 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 19951 soc.cpu.instr_rdcycleh
.sym 19957 soc.cpu.instr_sub
.sym 19958 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 19959 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 19960 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 19963 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 19965 soc.cpu.instr_sub
.sym 19966 soc.cpu.cpuregs_rs1[3]
.sym 19967 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 19969 $PACKER_VCC_NET
.sym 19971 soc.cpu.timer[1]
.sym 19973 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 19974 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 19975 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 19977 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 19979 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 19980 soc.cpu.cpuregs_rs1[0]
.sym 19981 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 19983 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 19984 soc.cpu.cpuregs_rs1[2]
.sym 19985 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 19987 soc.cpu.cpuregs_rs1[1]
.sym 19988 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[3]
.sym 19990 soc.cpu.cpuregs_rs1[2]
.sym 19991 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 19992 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 19993 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 19996 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 19997 soc.cpu.instr_sub
.sym 19998 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 19999 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 20002 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 20003 soc.cpu.cpuregs_rs1[0]
.sym 20004 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 20005 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 20008 $PACKER_VCC_NET
.sym 20010 soc.cpu.timer[1]
.sym 20011 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 20014 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[3]
.sym 20015 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 20016 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 20017 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 20020 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 20021 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 20022 soc.cpu.instr_sub
.sym 20023 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 20026 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 20027 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 20028 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 20029 soc.cpu.cpuregs_rs1[1]
.sym 20032 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 20033 soc.cpu.cpuregs_rs1[3]
.sym 20034 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 20035 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[3]
.sym 20037 clk$SB_IO_IN_$glb_clk
.sym 20038 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 20039 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 20040 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 20041 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 20042 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 20043 soc.cpu.timer[4]
.sym 20044 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 20045 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_23_O[0]
.sym 20046 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_20_O[0]
.sym 20049 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 20050 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[16]
.sym 20052 soc.cpu.count_instr[42]
.sym 20053 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 20056 soc.cpu.alu_out_q[1]
.sym 20059 soc.cpu.irq_mask[2]
.sym 20061 soc.cpu.instr_sub
.sym 20063 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 20064 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 20065 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 20066 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 20067 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[10]
.sym 20068 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 20069 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 20070 $PACKER_VCC_NET
.sym 20071 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 20072 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 20073 $PACKER_VCC_NET
.sym 20074 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[3]
.sym 20084 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 20085 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[5]
.sym 20086 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[6]
.sym 20087 soc.cpu.cpuregs_rs1[10]
.sym 20089 soc.cpu.cpuregs_rs1[6]
.sym 20090 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 20092 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[4]
.sym 20093 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[10]
.sym 20094 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 20095 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[7]
.sym 20096 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 20099 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 20100 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[8]
.sym 20101 soc.cpu.cpuregs_rs1[8]
.sym 20102 soc.cpu.cpuregs_rs1[7]
.sym 20103 soc.cpu.cpuregs_rs1[5]
.sym 20104 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 20105 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 20106 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[9]
.sym 20110 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[11]
.sym 20111 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 20113 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 20114 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[5]
.sym 20115 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 20116 soc.cpu.cpuregs_rs1[5]
.sym 20119 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 20120 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 20121 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 20122 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 20125 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[10]
.sym 20126 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 20127 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 20128 soc.cpu.cpuregs_rs1[10]
.sym 20131 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 20132 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[7]
.sym 20133 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 20134 soc.cpu.cpuregs_rs1[7]
.sym 20137 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[8]
.sym 20138 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 20139 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 20140 soc.cpu.cpuregs_rs1[8]
.sym 20143 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[9]
.sym 20144 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[8]
.sym 20145 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[11]
.sym 20146 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[10]
.sym 20149 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[6]
.sym 20150 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 20151 soc.cpu.cpuregs_rs1[6]
.sym 20152 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 20155 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[5]
.sym 20156 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[7]
.sym 20157 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[4]
.sym 20158 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[6]
.sym 20160 clk$SB_IO_IN_$glb_clk
.sym 20161 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 20162 soc.cpu.cpuregs_wrdata[0]
.sym 20163 soc.cpu.latched_compr_SB_LUT4_I1_1_O[3]
.sym 20164 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_22_O[0]
.sym 20165 soc.cpu.alu_out_q[8]
.sym 20166 soc.cpu.latched_compr_SB_LUT4_I1_1_I3[3]
.sym 20167 soc.cpu.alu_out_SB_LUT4_O_23_I2[3]
.sym 20168 soc.cpu.latched_compr_SB_LUT4_I1_1_O[2]
.sym 20169 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_22_O_SB_LUT4_I0_O[3]
.sym 20172 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[17]
.sym 20173 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 20174 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_11_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 20175 $PACKER_VCC_NET
.sym 20176 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 20177 soc.cpu.count_instr[55]
.sym 20180 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 20181 $PACKER_VCC_NET
.sym 20182 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 20183 soc.cpu.irq_pending[0]
.sym 20185 soc.cpu.cpuregs_rs1[6]
.sym 20186 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 20187 soc.cpu.latched_compr_SB_LUT4_I1_1_I3[0]
.sym 20188 soc.cpu.cpuregs_rs1[7]
.sym 20189 soc.cpu.cpuregs_rs1[5]
.sym 20190 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[18]
.sym 20191 soc.cpu.alu_out_SB_LUT4_O_20_I1[2]
.sym 20192 soc.cpu.latched_compr
.sym 20193 soc.cpu.cpuregs_rs1[11]
.sym 20194 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 20195 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 20196 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 20197 soc.cpu.instr_retirq
.sym 20203 soc.cpu.timer[5]
.sym 20207 soc.cpu.timer[1]
.sym 20209 soc.cpu.timer[6]
.sym 20211 soc.cpu.timer[2]
.sym 20214 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 20215 soc.cpu.timer[4]
.sym 20217 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 20224 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 20230 $PACKER_VCC_NET
.sym 20233 $PACKER_VCC_NET
.sym 20235 $nextpnr_ICESTORM_LC_45$O
.sym 20237 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 20241 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 20243 soc.cpu.timer[1]
.sym 20244 $PACKER_VCC_NET
.sym 20247 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 20249 soc.cpu.timer[2]
.sym 20250 $PACKER_VCC_NET
.sym 20251 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 20253 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 20255 $PACKER_VCC_NET
.sym 20256 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 20257 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 20259 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 20261 soc.cpu.timer[4]
.sym 20262 $PACKER_VCC_NET
.sym 20263 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 20265 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 20267 soc.cpu.timer[5]
.sym 20268 $PACKER_VCC_NET
.sym 20269 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 20271 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 20273 $PACKER_VCC_NET
.sym 20274 soc.cpu.timer[6]
.sym 20275 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 20277 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 20279 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 20280 $PACKER_VCC_NET
.sym 20281 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 20285 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[1]
.sym 20286 soc.cpu.timer[9]
.sym 20287 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 20288 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[2]
.sym 20289 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_I2[2]
.sym 20290 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 20291 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 20292 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 20295 soc.cpu.timer[21]
.sym 20296 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 20300 soc.cpu.alu_out_q[8]
.sym 20302 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 20309 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_22_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 20310 $PACKER_VCC_NET
.sym 20311 soc.cpu.latched_store_SB_LUT4_I3_O[1]
.sym 20312 $PACKER_VCC_NET
.sym 20313 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_25_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 20314 soc.cpu.decoded_imm[6]
.sym 20315 soc.cpu.cpuregs_rs1[9]
.sym 20316 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 20317 soc.cpu.alu_out_SB_LUT4_O_20_I1[2]
.sym 20318 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[0]
.sym 20319 soc.cpu.is_lui_auipc_jal
.sym 20320 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_26_O[1]
.sym 20321 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 20326 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[0]
.sym 20330 soc.cpu.timer[10]
.sym 20335 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 20342 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[1]
.sym 20345 $PACKER_VCC_NET
.sym 20346 $PACKER_VCC_NET
.sym 20348 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 20351 soc.cpu.timer[9]
.sym 20355 soc.cpu.timer[15]
.sym 20356 soc.cpu.timer[12]
.sym 20358 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[9]
.sym 20360 $PACKER_VCC_NET
.sym 20361 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[0]
.sym 20362 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 20364 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[10]
.sym 20366 soc.cpu.timer[9]
.sym 20367 $PACKER_VCC_NET
.sym 20368 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[9]
.sym 20370 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[11]
.sym 20372 $PACKER_VCC_NET
.sym 20373 soc.cpu.timer[10]
.sym 20374 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[10]
.sym 20376 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[12]
.sym 20378 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[1]
.sym 20379 $PACKER_VCC_NET
.sym 20380 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[11]
.sym 20382 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[13]
.sym 20384 soc.cpu.timer[12]
.sym 20385 $PACKER_VCC_NET
.sym 20386 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[12]
.sym 20388 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[14]
.sym 20390 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 20391 $PACKER_VCC_NET
.sym 20392 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[13]
.sym 20394 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[15]
.sym 20396 $PACKER_VCC_NET
.sym 20397 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 20398 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[14]
.sym 20400 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[16]
.sym 20402 soc.cpu.timer[15]
.sym 20403 $PACKER_VCC_NET
.sym 20404 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[15]
.sym 20408 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O[0]
.sym 20409 soc.cpu.cpuregs_rs1[9]
.sym 20410 soc.cpu.alu_out_SB_LUT4_O_20_I1[2]
.sym 20411 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O_SB_LUT4_I0_O[3]
.sym 20412 soc.cpu.pcpi_rs2[10]
.sym 20413 soc.cpu.cpuregs.regs.0.0.0_RDATA_6_SB_LUT4_I0_O[1]
.sym 20414 soc.cpu.cpuregs.regs.0.0.0_RDATA_9_SB_LUT4_I0_O[1]
.sym 20415 soc.cpu.mem_la_wdata[6]
.sym 20418 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[19]
.sym 20419 soc.cpu.timer[16]
.sym 20421 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 20424 soc.cpu.pcpi_rs2[16]
.sym 20425 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 20428 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 20429 soc.cpu.alu_out_q[5]
.sym 20430 soc.cpu.pcpi_rs2[16]
.sym 20431 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 20432 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_25_O[1]
.sym 20433 soc.cpu.pcpi_rs2[10]
.sym 20434 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 20435 soc.cpu.decoded_imm[9]
.sym 20436 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 20437 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 20438 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 20439 soc.cpu.timer[30]
.sym 20440 soc.cpu.timer[15]
.sym 20441 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 20442 soc.cpu.timer[12]
.sym 20443 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 20444 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[16]
.sym 20449 $PACKER_VCC_NET
.sym 20465 soc.cpu.timer[23]
.sym 20469 soc.cpu.timer[20]
.sym 20470 soc.cpu.timer[21]
.sym 20471 soc.cpu.timer[18]
.sym 20472 $PACKER_VCC_NET
.sym 20475 soc.cpu.timer[22]
.sym 20476 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 20477 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 20480 soc.cpu.timer[16]
.sym 20481 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[17]
.sym 20483 $PACKER_VCC_NET
.sym 20484 soc.cpu.timer[16]
.sym 20485 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[16]
.sym 20487 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[18]
.sym 20489 $PACKER_VCC_NET
.sym 20490 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 20491 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[17]
.sym 20493 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[19]
.sym 20495 $PACKER_VCC_NET
.sym 20496 soc.cpu.timer[18]
.sym 20497 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[18]
.sym 20499 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[20]
.sym 20501 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 20502 $PACKER_VCC_NET
.sym 20503 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[19]
.sym 20505 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[21]
.sym 20507 $PACKER_VCC_NET
.sym 20508 soc.cpu.timer[20]
.sym 20509 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[20]
.sym 20511 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[22]
.sym 20513 $PACKER_VCC_NET
.sym 20514 soc.cpu.timer[21]
.sym 20515 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[21]
.sym 20517 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[23]
.sym 20519 soc.cpu.timer[22]
.sym 20520 $PACKER_VCC_NET
.sym 20521 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[22]
.sym 20523 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[24]
.sym 20525 soc.cpu.timer[23]
.sym 20526 $PACKER_VCC_NET
.sym 20527 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[23]
.sym 20532 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_30_O[2]
.sym 20533 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_29_O[2]
.sym 20534 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_28_O[2]
.sym 20535 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_27_O[1]
.sym 20536 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_26_O[1]
.sym 20537 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_25_O[1]
.sym 20538 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_24_O[1]
.sym 20541 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[27]
.sym 20544 soc.cpu.cpuregs_wrdata[9]
.sym 20546 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O_SB_LUT4_I0_O[3]
.sym 20547 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[17]
.sym 20548 soc.cpu.mem_la_wdata[6]
.sym 20549 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[18]
.sym 20550 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 20551 soc.cpu.cpuregs.regs.0.0.0_RDATA_9[1]
.sym 20552 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 20553 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 20554 soc.cpu.pcpi_rs2[18]
.sym 20555 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O[1]
.sym 20556 soc.cpu.pcpi_rs2[14]
.sym 20557 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 20558 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 20559 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 20560 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[20]
.sym 20561 soc.cpu.timer[29]
.sym 20562 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 20563 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 20564 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[22]
.sym 20565 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 20566 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_19_O[0]
.sym 20567 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[24]
.sym 20579 soc.cpu.timer[29]
.sym 20580 $PACKER_VCC_NET
.sym 20581 soc.cpu.timer[26]
.sym 20589 $PACKER_VCC_NET
.sym 20590 soc.cpu.timer[25]
.sym 20591 soc.cpu.timer[31]
.sym 20592 $PACKER_VCC_NET
.sym 20593 soc.cpu.timer[28]
.sym 20594 soc.cpu.timer[27]
.sym 20597 soc.cpu.timer[24]
.sym 20599 soc.cpu.timer[30]
.sym 20600 $PACKER_VCC_NET
.sym 20604 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[25]
.sym 20606 $PACKER_VCC_NET
.sym 20607 soc.cpu.timer[24]
.sym 20608 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[24]
.sym 20610 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[26]
.sym 20612 soc.cpu.timer[25]
.sym 20613 $PACKER_VCC_NET
.sym 20614 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[25]
.sym 20616 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[27]
.sym 20618 $PACKER_VCC_NET
.sym 20619 soc.cpu.timer[26]
.sym 20620 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[26]
.sym 20622 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[28]
.sym 20624 soc.cpu.timer[27]
.sym 20625 $PACKER_VCC_NET
.sym 20626 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[27]
.sym 20628 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[29]
.sym 20630 soc.cpu.timer[28]
.sym 20631 $PACKER_VCC_NET
.sym 20632 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[28]
.sym 20634 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[30]
.sym 20636 $PACKER_VCC_NET
.sym 20637 soc.cpu.timer[29]
.sym 20638 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[29]
.sym 20640 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[31]
.sym 20642 $PACKER_VCC_NET
.sym 20643 soc.cpu.timer[30]
.sym 20644 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[30]
.sym 20647 soc.cpu.timer[31]
.sym 20648 $PACKER_VCC_NET
.sym 20650 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[31]
.sym 20654 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_23_O[1]
.sym 20655 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_22_O[1]
.sym 20656 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_21_O[1]
.sym 20657 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_20_O[1]
.sym 20658 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_19_O[1]
.sym 20659 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_18_O[1]
.sym 20660 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O[1]
.sym 20661 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O[1]
.sym 20662 soc.cpu.decoded_imm[0]
.sym 20665 soc.cpu.decoded_imm[0]
.sym 20666 soc.cpu.irq_pending[1]
.sym 20667 soc.cpu.pcpi_rs2[12]
.sym 20668 soc.cpu.decoded_imm[2]
.sym 20670 soc.cpu.irq_pending[0]
.sym 20671 soc.cpu.decoded_imm[7]
.sym 20672 soc.cpu.pcpi_rs2[12]
.sym 20674 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 20675 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 20676 soc.cpu.cpuregs.regs.0.0.0_RDATA_8[0]
.sym 20677 soc.cpu.timer[26]
.sym 20678 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[18]
.sym 20679 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[26]
.sym 20680 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 20681 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[27]
.sym 20682 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 20683 soc.cpu.timer[24]
.sym 20684 soc.cpu.timer[22]
.sym 20685 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[29]
.sym 20686 soc.cpu.latched_compr_SB_LUT4_I1_1_I3[0]
.sym 20687 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[30]
.sym 20688 soc.cpu.latched_compr
.sym 20689 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[31]
.sym 20695 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 20699 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 20700 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O[0]
.sym 20701 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 20702 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_18_O[0]
.sym 20704 soc.cpu.cpuregs_rs1[12]
.sym 20706 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[15]
.sym 20707 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 20708 soc.cpu.cpuregs_rs1[13]
.sym 20710 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[13]
.sym 20713 soc.cpu.cpu_state[4]
.sym 20716 soc.cpu.pcpi_rs2[14]
.sym 20718 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O[1]
.sym 20719 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 20720 soc.cpu.cpuregs_rs1[15]
.sym 20721 soc.cpu.cpu_state[4]
.sym 20722 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[12]
.sym 20723 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_19_O[1]
.sym 20724 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_18_O[1]
.sym 20725 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 20726 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_19_O[0]
.sym 20728 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 20729 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 20730 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 20731 soc.cpu.pcpi_rs2[14]
.sym 20734 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 20735 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[13]
.sym 20736 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 20737 soc.cpu.cpuregs_rs1[13]
.sym 20740 soc.cpu.cpu_state[4]
.sym 20741 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O[1]
.sym 20742 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 20743 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O[0]
.sym 20746 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_18_O[0]
.sym 20747 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 20748 soc.cpu.cpu_state[4]
.sym 20749 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_18_O[1]
.sym 20752 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[15]
.sym 20753 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 20754 soc.cpu.cpuregs_rs1[15]
.sym 20755 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 20758 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 20759 soc.cpu.cpuregs_rs1[12]
.sym 20760 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 20761 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[12]
.sym 20765 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 20767 soc.cpu.pcpi_rs2[14]
.sym 20770 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_19_O[1]
.sym 20771 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_19_O[0]
.sym 20772 soc.cpu.cpu_state[4]
.sym 20773 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 20775 clk$SB_IO_IN_$glb_clk
.sym 20776 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 20777 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O[1]
.sym 20778 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O[1]
.sym 20779 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O[1]
.sym 20780 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_12_O[1]
.sym 20781 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_11_O[1]
.sym 20782 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O[1]
.sym 20783 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_9_O[1]
.sym 20784 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_8_O[1]
.sym 20786 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 20787 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_9_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 20788 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 20789 soc.cpu.cpuregs.regs.0.0.1_RDATA_4[0]
.sym 20790 soc.cpu.cpuregs_rs1[12]
.sym 20791 soc.cpu.timer[12]
.sym 20792 soc.cpu.cpuregs.regs.0.0.1_RADDR
.sym 20793 soc.cpu.latched_compr
.sym 20794 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 20795 soc.cpu.cpuregs_wrdata[14]
.sym 20796 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 20797 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 20798 soc.cpu.decoded_imm[12]
.sym 20799 soc.cpu.timer[15]
.sym 20800 soc.cpu.decoded_imm[15]
.sym 20801 soc.cpu.reg_pc[15]
.sym 20802 soc.cpu.is_lui_auipc_jal
.sym 20803 soc.cpu.is_lui_auipc_jal
.sym 20804 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O[1]
.sym 20805 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 20806 soc.cpu.cpuregs_rs1[16]
.sym 20807 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 20808 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 20809 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_11_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 20810 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O[1]
.sym 20811 $PACKER_VCC_NET
.sym 20812 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 20818 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[24]
.sym 20819 soc.cpu.reg_pc[15]
.sym 20820 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[25]
.sym 20821 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[23]
.sym 20822 soc.cpu.cpuregs_rs1[25]
.sym 20823 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[1]
.sym 20824 soc.cpu.alu_out_SB_LUT4_O_17_I2[1]
.sym 20825 soc.cpu.alu_out_SB_LUT4_O_10_I2[1]
.sym 20826 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[28]
.sym 20827 soc.cpu.alu_out_SB_LUT4_O_11_I2[1]
.sym 20828 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[30]
.sym 20829 soc.cpu.is_lui_auipc_jal
.sym 20830 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[20]
.sym 20831 soc.cpu.cpuregs_rs1[13]
.sym 20832 soc.cpu.reg_pc[13]
.sym 20833 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[21]
.sym 20834 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[22]
.sym 20835 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 20836 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.sym 20837 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 20839 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[26]
.sym 20840 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 20841 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[27]
.sym 20842 soc.cpu.alu_out_SB_LUT4_O_21_I1[1]
.sym 20843 soc.cpu.cpuregs_rs1[15]
.sym 20844 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 20845 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[29]
.sym 20848 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0]
.sym 20849 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[31]
.sym 20851 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.sym 20852 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[1]
.sym 20853 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 20854 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0]
.sym 20857 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 20858 soc.cpu.cpuregs_rs1[25]
.sym 20859 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 20860 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[25]
.sym 20863 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[31]
.sym 20864 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[30]
.sym 20865 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[29]
.sym 20866 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[28]
.sym 20869 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[27]
.sym 20870 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[24]
.sym 20871 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[26]
.sym 20872 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[25]
.sym 20875 soc.cpu.alu_out_SB_LUT4_O_11_I2[1]
.sym 20876 soc.cpu.alu_out_SB_LUT4_O_21_I1[1]
.sym 20877 soc.cpu.alu_out_SB_LUT4_O_17_I2[1]
.sym 20878 soc.cpu.alu_out_SB_LUT4_O_10_I2[1]
.sym 20881 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 20882 soc.cpu.is_lui_auipc_jal
.sym 20883 soc.cpu.reg_pc[15]
.sym 20884 soc.cpu.cpuregs_rs1[15]
.sym 20887 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[22]
.sym 20888 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[20]
.sym 20889 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[21]
.sym 20890 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[23]
.sym 20893 soc.cpu.reg_pc[13]
.sym 20894 soc.cpu.is_lui_auipc_jal
.sym 20895 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 20896 soc.cpu.cpuregs_rs1[13]
.sym 20898 clk$SB_IO_IN_$glb_clk
.sym 20899 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 20900 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_7_O[1]
.sym 20901 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_6_O[1]
.sym 20902 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_5_O[1]
.sym 20903 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_4_O[1]
.sym 20904 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_3_O[2]
.sym 20905 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_2_O[2]
.sym 20906 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_1_O[2]
.sym 20907 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_O[2]
.sym 20910 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 20911 soc.cpu.timer[26]
.sym 20913 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 20914 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[30]
.sym 20915 soc.cpu.cpuregs_wrdata[5]
.sym 20917 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 20919 soc.cpu.cpu_state[3]
.sym 20920 soc.cpu.reg_pc[13]
.sym 20922 soc.cpu.is_lui_auipc_jal
.sym 20923 soc.cpu.count_cycle[12]
.sym 20924 soc.cpu.decoded_imm[17]
.sym 20925 soc.cpu.cpuregs_rs1[17]
.sym 20926 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_12_O[1]
.sym 20927 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_2_O[2]
.sym 20928 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 20929 soc.cpu.cpuregs_rs1[15]
.sym 20930 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 20932 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 20933 soc.cpu.alu_out_SB_LUT4_O_4_I2[0]
.sym 20934 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 20935 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 20941 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 20943 soc.cpu.compressed_instr
.sym 20945 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[18]
.sym 20946 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[1]
.sym 20947 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 20948 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O[0]
.sym 20950 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O[1]
.sym 20951 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[17]
.sym 20952 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 20953 soc.cpu.pcpi_rs2[20]
.sym 20957 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[16]
.sym 20958 soc.cpu.cpu_state[4]
.sym 20959 soc.cpu.cpuregs.wen_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 20960 soc.cpu.decoder_trigger
.sym 20963 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 20965 soc.cpu.pcpi_rs2[21]
.sym 20967 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_7_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 20969 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 20970 soc.cpu.cpu_state[3]
.sym 20971 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[19]
.sym 20974 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[18]
.sym 20975 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[19]
.sym 20976 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[16]
.sym 20977 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[17]
.sym 20981 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 20982 soc.cpu.pcpi_rs2[20]
.sym 20987 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_7_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 20989 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[1]
.sym 20992 soc.cpu.cpu_state[4]
.sym 20993 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O[1]
.sym 20994 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O[0]
.sym 20995 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 20998 soc.cpu.cpu_state[3]
.sym 20999 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 21000 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 21001 soc.cpu.decoder_trigger
.sym 21007 soc.cpu.compressed_instr
.sym 21017 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 21018 soc.cpu.pcpi_rs2[21]
.sym 21020 soc.cpu.cpuregs.wen_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 21021 clk$SB_IO_IN_$glb_clk
.sym 21023 soc.cpu.alu_out_SB_LUT4_O_11_I2[3]
.sym 21024 soc.cpu.alu_out_SB_LUT4_O_3_I2[3]
.sym 21025 soc.cpu.alu_out_q[28]
.sym 21026 soc.cpu.alu_out_SB_LUT4_O_10_I2[3]
.sym 21027 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O_SB_LUT4_I0_O[3]
.sym 21028 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O[0]
.sym 21029 soc.cpu.alu_out_q[21]
.sym 21030 soc.cpu.alu_out_q[20]
.sym 21033 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 21035 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_9_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 21036 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 21037 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 21038 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 21039 soc.cpu.pcpi_rs2[22]
.sym 21040 soc.cpu.alu_out_SB_LUT4_O_25_I1[1]
.sym 21041 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[18]
.sym 21042 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 21043 soc.cpu.cpu_state[2]
.sym 21044 soc.cpu.decoded_imm[27]
.sym 21045 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[1]
.sym 21047 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 21048 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[20]
.sym 21049 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 21050 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 21051 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 21052 soc.cpu.timer[29]
.sym 21053 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_7_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 21054 soc.cpu.decoded_imm[29]
.sym 21055 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 21056 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[22]
.sym 21057 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 21058 soc.cpu.decoded_imm[25]
.sym 21064 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[26]
.sym 21065 soc.cpu.cpuregs_rs1[21]
.sym 21066 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 21067 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_12_O[0]
.sym 21068 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 21071 soc.cpu.reg_pc[19]
.sym 21072 soc.cpu.is_lui_auipc_jal
.sym 21073 soc.cpu.cpuregs_rs1[19]
.sym 21074 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 21075 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 21078 soc.cpu.cpu_state[4]
.sym 21080 soc.cpu.cpuregs_rs1[27]
.sym 21082 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[21]
.sym 21084 soc.cpu.cpuregs_rs1[16]
.sym 21085 soc.cpu.cpuregs_rs1[17]
.sym 21086 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_12_O[1]
.sym 21087 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[16]
.sym 21089 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[17]
.sym 21090 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 21093 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[19]
.sym 21094 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[27]
.sym 21095 soc.cpu.cpuregs_rs1[26]
.sym 21097 soc.cpu.cpuregs_rs1[19]
.sym 21098 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 21099 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[19]
.sym 21100 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 21103 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_12_O[0]
.sym 21104 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_12_O[1]
.sym 21105 soc.cpu.cpu_state[4]
.sym 21106 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 21109 soc.cpu.cpuregs_rs1[26]
.sym 21110 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 21111 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[26]
.sym 21112 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 21115 soc.cpu.is_lui_auipc_jal
.sym 21116 soc.cpu.cpuregs_rs1[19]
.sym 21117 soc.cpu.reg_pc[19]
.sym 21118 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 21121 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[17]
.sym 21122 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 21123 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 21124 soc.cpu.cpuregs_rs1[17]
.sym 21127 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 21128 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 21129 soc.cpu.cpuregs_rs1[21]
.sym 21130 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[21]
.sym 21133 soc.cpu.cpuregs_rs1[16]
.sym 21134 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 21135 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 21136 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[16]
.sym 21139 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[27]
.sym 21140 soc.cpu.cpuregs_rs1[27]
.sym 21141 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 21142 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 21144 clk$SB_IO_IN_$glb_clk
.sym 21145 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 21146 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 21147 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 21149 soc.cpu.decoder_trigger
.sym 21150 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 21151 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 21152 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 21153 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 21156 soc.cpu.instr_sub
.sym 21157 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 21158 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 21159 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 21160 soc.cpu.timer[21]
.sym 21161 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O[0]
.sym 21162 soc.cpu.instr_sll_SB_LUT4_I0_O[2]
.sym 21163 soc.cpu.cpu_state[4]
.sym 21164 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 21165 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[2]
.sym 21166 soc.cpu.cpu_state[4]
.sym 21167 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[1]
.sym 21168 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 21169 soc.cpu.cpuregs_rs1[21]
.sym 21170 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[18]
.sym 21171 soc.cpu.instr_retirq
.sym 21172 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 21173 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 21174 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 21175 soc.cpu.do_waitirq_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 21176 soc.cpu.timer[22]
.sym 21177 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[29]
.sym 21178 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 21179 soc.cpu.timer[24]
.sym 21180 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[30]
.sym 21181 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[31]
.sym 21189 soc.cpu.do_waitirq_SB_DFFSR_Q_R[2]
.sym 21190 soc.cpu.instr_sw_SB_LUT4_I0_O[2]
.sym 21191 soc.cpu.do_waitirq_SB_DFFSR_Q_R[2]
.sym 21192 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 21194 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 21196 soc.cpu.cpuregs.wen_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 21199 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[2]
.sym 21201 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 21203 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 21204 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 21207 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 21211 soc.cpu.cpu_state[1]
.sym 21214 soc.cpu.decoder_trigger
.sym 21216 UART_RX_SB_LUT4_I1_O[2]
.sym 21217 soc.cpu.do_waitirq_SB_DFFSR_Q_R[0]
.sym 21218 soc.cpu.do_waitirq_SB_DFFSR_Q_R[3]
.sym 21220 soc.cpu.do_waitirq_SB_DFFSR_Q_R[2]
.sym 21221 soc.cpu.do_waitirq_SB_DFFSR_Q_R[0]
.sym 21222 soc.cpu.do_waitirq_SB_DFFSR_Q_R[3]
.sym 21223 soc.cpu.cpu_state[1]
.sym 21226 soc.cpu.instr_sw_SB_LUT4_I0_O[2]
.sym 21227 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 21233 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[2]
.sym 21234 soc.cpu.cpuregs.wen_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 21239 UART_RX_SB_LUT4_I1_O[2]
.sym 21240 soc.cpu.cpu_state[1]
.sym 21250 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 21256 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 21257 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 21258 soc.cpu.decoder_trigger
.sym 21259 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 21263 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 21264 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 21267 clk$SB_IO_IN_$glb_clk
.sym 21268 soc.cpu.do_waitirq_SB_DFFSR_Q_R[2]
.sym 21269 soc.cpu.timer[20]
.sym 21270 soc.cpu.timer[22]
.sym 21271 soc.cpu.timer[29]
.sym 21272 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 21273 soc.cpu.cpuregs.wen
.sym 21274 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_11_O_SB_LUT4_I0_O[3]
.sym 21275 soc.cpu.timer[18]
.sym 21276 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_11_O[0]
.sym 21281 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 21284 soc.cpu.decoder_trigger
.sym 21286 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 21287 soc.cpu.reg_pc[19]
.sym 21288 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 21289 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 21291 soc.cpu.mem_do_rinst
.sym 21292 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 21293 soc.cpu.timer[31]
.sym 21294 soc.cpu.is_lui_auipc_jal
.sym 21295 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 21296 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O_SB_LUT4_I0_O[3]
.sym 21297 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O[1]
.sym 21298 soc.cpu.irq_delay_SB_LUT4_I2_O[2]
.sym 21299 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 21301 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_11_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 21302 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 21303 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 21304 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 21310 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 21311 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 21312 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E
.sym 21313 soc.cpu.decoder_trigger
.sym 21315 soc.cpu.do_waitirq
.sym 21319 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 21320 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[3]
.sym 21323 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 21324 soc.cpu.instr_jalr
.sym 21325 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[1]
.sym 21327 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 21330 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_I3_O[3]
.sym 21331 soc.cpu.instr_retirq
.sym 21335 soc.cpu.do_waitirq_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 21336 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 21337 soc.cpu.do_waitirq_SB_LUT4_I1_I3[2]
.sym 21338 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 21339 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 21340 soc.cpu.do_waitirq_SB_LUT4_I1_I3_SB_LUT4_O_I2[2]
.sym 21344 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 21346 soc.cpu.decoder_trigger
.sym 21349 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[3]
.sym 21350 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 21351 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 21352 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 21355 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 21356 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 21357 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 21358 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 21361 soc.cpu.do_waitirq_SB_LUT4_I1_I3_SB_LUT4_O_I2[2]
.sym 21362 soc.cpu.do_waitirq_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 21363 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 21364 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[1]
.sym 21367 soc.cpu.do_waitirq_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 21368 soc.cpu.do_waitirq
.sym 21370 soc.cpu.decoder_trigger
.sym 21373 soc.cpu.decoder_trigger
.sym 21375 soc.cpu.do_waitirq
.sym 21376 soc.cpu.do_waitirq_SB_LUT4_I1_I3[2]
.sym 21379 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 21380 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 21381 soc.cpu.do_waitirq_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 21382 soc.cpu.decoder_trigger
.sym 21385 soc.cpu.instr_jalr
.sym 21387 soc.cpu.instr_retirq
.sym 21389 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E
.sym 21390 clk$SB_IO_IN_$glb_clk
.sym 21391 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_I3_O[3]
.sym 21392 soc.cpu.timer[30]
.sym 21393 soc.cpu.timer[23]
.sym 21394 soc.cpu.timer[28]
.sym 21395 soc.cpu.reg_op2_SB_DFFE_Q_14_D_SB_LUT4_O_I2[1]
.sym 21396 soc.cpu.timer[24]
.sym 21397 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 21398 soc.cpu.timer[31]
.sym 21399 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I3_O[1]
.sym 21400 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[2]
.sym 21401 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 21404 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 21405 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 21406 soc.cpu.cpuregs_rs1[20]
.sym 21407 soc.cpu.cpuregs_rs1[22]
.sym 21408 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 21409 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 21410 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 21411 soc.cpu.pcpi_rs2[21]
.sym 21412 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 21413 soc.cpu.timer[22]
.sym 21414 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[2]
.sym 21415 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 21416 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 21417 soc.cpu.cpuregs_rs1[17]
.sym 21418 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 21419 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_2_O[2]
.sym 21420 soc.cpu.decoded_imm[17]
.sym 21421 soc.cpu.alu_out_SB_LUT4_O_4_I2[0]
.sym 21422 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_11_O_SB_LUT4_I0_O[3]
.sym 21423 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 21424 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 21425 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 21426 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 21427 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 21433 soc.cpu.cpuregs_rs1[21]
.sym 21434 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 21436 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 21437 soc.cpu.reg_pc[21]
.sym 21439 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 21441 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O[0]
.sym 21442 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 21444 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I3_O[1]
.sym 21446 soc.cpu.decoded_imm[17]
.sym 21447 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 21448 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 21449 soc.cpu.cpu_state[4]
.sym 21450 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 21451 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 21452 soc.cpu.reg_op2_SB_DFFE_Q_14_D_SB_LUT4_O_I2[1]
.sym 21454 soc.cpu.is_lui_auipc_jal
.sym 21455 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 21456 soc.cpu.decoded_imm[23]
.sym 21457 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O[1]
.sym 21458 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O_SB_LUT4_I0_O[1]
.sym 21459 soc.cpu.pcpi_rs2[18]
.sym 21461 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 21462 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 21463 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 21464 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 21466 soc.cpu.reg_pc[21]
.sym 21467 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 21468 soc.cpu.cpuregs_rs1[21]
.sym 21469 soc.cpu.is_lui_auipc_jal
.sym 21472 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 21473 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 21474 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 21475 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 21478 soc.cpu.decoded_imm[17]
.sym 21479 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 21481 soc.cpu.reg_op2_SB_DFFE_Q_14_D_SB_LUT4_O_I2[1]
.sym 21484 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 21485 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O_SB_LUT4_I0_O[1]
.sym 21486 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 21487 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 21490 soc.cpu.cpu_state[4]
.sym 21491 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O[1]
.sym 21492 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 21493 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O[0]
.sym 21496 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 21497 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 21498 soc.cpu.pcpi_rs2[18]
.sym 21499 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 21502 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I3_O[1]
.sym 21503 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 21505 soc.cpu.decoded_imm[23]
.sym 21512 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 21513 clk$SB_IO_IN_$glb_clk
.sym 21515 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_7_O[0]
.sym 21516 soc.cpu.cpuregs.regs.1.0.0_RDATA_7_SB_LUT4_I0_O[1]
.sym 21517 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 21518 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_7_O_SB_LUT4_I0_O[3]
.sym 21519 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O_SB_LUT4_I0_O[3]
.sym 21520 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 21521 soc.cpu.cpuregs.regs.1.0.0_RDATA_2_SB_LUT4_I0_O[1]
.sym 21522 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_9_O_SB_LUT4_I0_O[3]
.sym 21524 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 21525 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 21527 soc.cpu.cpu_state[2]
.sym 21528 soc.cpu.cpuregs.regs.1.0.0_RDATA_14[1]
.sym 21529 soc.cpu.cpuregs_wrdata[26]
.sym 21530 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 21531 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 21532 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I3_O[1]
.sym 21533 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 21534 soc.cpu.timer[30]
.sym 21536 soc.cpu.timer[23]
.sym 21537 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[28]
.sym 21538 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 21539 soc.cpu.timer[28]
.sym 21540 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 21541 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 21542 soc.cpu.decoded_imm[23]
.sym 21543 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 21544 soc.cpu.cpuregs_rs1[30]
.sym 21545 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_9_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 21546 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 21547 soc.cpu.latched_compr_SB_LUT4_I1_1_O[1]
.sym 21548 soc.cpu.cpu_state[1]
.sym 21549 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_7_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 21550 soc.cpu.cpu_state[2]
.sym 21558 soc.cpu.latched_is_lh_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 21560 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 21561 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 21565 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O_SB_LUT4_I0_O[1]
.sym 21566 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O_SB_LUT4_I0_O[3]
.sym 21567 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O_SB_LUT4_I0_O[0]
.sym 21568 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 21569 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 21570 soc.cpu.cpu_state[4]
.sym 21571 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_11_O_SB_LUT4_I0_O[0]
.sym 21575 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 21576 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_11_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 21577 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_9_O_SB_LUT4_I0_O[0]
.sym 21578 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_9_O_SB_LUT4_I0_O[1]
.sym 21581 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_11_O_SB_LUT4_I0_O[1]
.sym 21582 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_11_O_SB_LUT4_I0_O[3]
.sym 21583 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 21584 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 21585 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 21586 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_9_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 21587 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_9_O_SB_LUT4_I0_O[3]
.sym 21589 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_9_O_SB_LUT4_I0_O[3]
.sym 21590 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_9_O_SB_LUT4_I0_O[0]
.sym 21591 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_9_O_SB_LUT4_I0_O[1]
.sym 21592 soc.cpu.cpu_state[4]
.sym 21595 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 21596 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 21597 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 21598 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 21607 soc.cpu.cpu_state[4]
.sym 21608 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_11_O_SB_LUT4_I0_O[1]
.sym 21609 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_11_O_SB_LUT4_I0_O[3]
.sym 21610 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_11_O_SB_LUT4_I0_O[0]
.sym 21613 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O_SB_LUT4_I0_O[1]
.sym 21614 soc.cpu.cpu_state[4]
.sym 21615 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O_SB_LUT4_I0_O[0]
.sym 21616 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O_SB_LUT4_I0_O[3]
.sym 21619 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 21620 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_9_O_SB_LUT4_I0_O[1]
.sym 21621 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_9_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 21622 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 21625 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 21626 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 21627 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 21628 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 21631 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 21632 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_11_O_SB_LUT4_I0_O[1]
.sym 21633 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 21634 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_11_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 21635 soc.cpu.latched_is_lh_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 21636 clk$SB_IO_IN_$glb_clk
.sym 21638 soc.cpu.cpuregs_rs1[17]
.sym 21639 soc.cpu.cpuregs.regs.1.0.0_RDATA_5_SB_LUT4_I0_O[1]
.sym 21640 soc.cpu.cpuregs_rs1[23]
.sym 21641 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[1]
.sym 21642 soc.cpu.cpuregs_rs1[24]
.sym 21643 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_2_O[1]
.sym 21644 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_6_O_SB_LUT4_I0_O[3]
.sym 21645 soc.cpu.cpuregs_rs1[29]
.sym 21646 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I2[3]
.sym 21650 soc.cpu.cpuregs.regs.1.0.0_RDATA_2[1]
.sym 21651 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 21652 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 21653 soc.cpu.cpuregs_rs1[21]
.sym 21654 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 21655 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_9_O[0]
.sym 21656 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 21657 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 21658 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 21659 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 21660 soc.cpu.decoded_imm[29]
.sym 21661 soc.cpu.latched_is_lh_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 21662 soc.cpu.cpuregs.regs.1.0.0_RDATA_7[1]
.sym 21663 soc.cpu.cpuregs_rs1[24]
.sym 21666 soc.cpu.cpu_state[4]
.sym 21667 soc.cpu.latched_compr_SB_LUT4_I1_1_O[1]
.sym 21668 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 21669 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 21670 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 21671 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 21672 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 21673 soc.cpu.cpu_state[4]
.sym 21679 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O[3]
.sym 21680 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_7_O_SB_LUT4_I0_O[0]
.sym 21681 soc.cpu.latched_is_lh_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 21682 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_7_O_SB_LUT4_I0_O[3]
.sym 21685 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 21687 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 21689 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_2_O[2]
.sym 21690 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 21692 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_7_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 21693 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 21695 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 21697 soc.cpu.cpu_state[4]
.sym 21698 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_7_O_SB_LUT4_I0_O[1]
.sym 21700 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_2_O[1]
.sym 21701 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 21702 soc.cpu.alu_out_SB_LUT4_O_26_I1[1]
.sym 21703 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 21704 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 21705 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O[0]
.sym 21706 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_7_O_SB_LUT4_I0_O[1]
.sym 21709 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O[1]
.sym 21710 soc.cpu.alu_out_SB_LUT4_O_26_I1[1]
.sym 21718 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 21719 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 21720 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_7_O_SB_LUT4_I0_O[1]
.sym 21721 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_7_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 21724 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 21725 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 21726 soc.cpu.alu_out_SB_LUT4_O_26_I1[1]
.sym 21727 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O[1]
.sym 21730 soc.cpu.alu_out_SB_LUT4_O_26_I1[1]
.sym 21731 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 21732 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 21733 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 21736 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_7_O_SB_LUT4_I0_O[1]
.sym 21737 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_7_O_SB_LUT4_I0_O[0]
.sym 21738 soc.cpu.cpu_state[4]
.sym 21739 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_7_O_SB_LUT4_I0_O[3]
.sym 21742 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O[0]
.sym 21743 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O[3]
.sym 21744 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O[1]
.sym 21745 soc.cpu.cpu_state[4]
.sym 21748 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 21749 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 21750 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 21751 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 21754 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_2_O[2]
.sym 21755 soc.cpu.cpu_state[4]
.sym 21756 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_2_O[1]
.sym 21757 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 21758 soc.cpu.latched_is_lh_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 21759 clk$SB_IO_IN_$glb_clk
.sym 21761 soc.cpu.cpuregs.regs.1.0.0_RDATA_8[1]
.sym 21762 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_8_O[0]
.sym 21763 soc.cpu.cpuregs.regs.1.0.0_RDATA_4_SB_LUT4_I0_O[1]
.sym 21764 soc.cpu.cpuregs.regs.1.0.0_RDATA_4[1]
.sym 21765 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_1_O_SB_LUT4_I1_O[2]
.sym 21766 soc.cpu.cpuregs_rs1[27]
.sym 21767 soc.cpu.cpuregs.regs.1.0.0_RDATA_7[1]
.sym 21768 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_8_O_SB_LUT4_I0_O[3]
.sym 21774 soc.cpu.alu_out_q[26]
.sym 21775 soc.cpu.cpuregs_wrdata[28]
.sym 21776 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[1]
.sym 21777 soc.cpu.latched_is_lh_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 21779 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 21780 soc.cpu.cpuregs.regs.1.0.0_RDATA_14[1]
.sym 21781 soc.cpu.cpuregs.regs.0.0.1_RADDR
.sym 21783 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 21784 soc.cpu.cpuregs_wrdata[26]
.sym 21785 soc.cpu.irq_delay_SB_LUT4_I2_O[2]
.sym 21786 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 21790 soc.cpu.cpuregs.regs.1.0.0_RDATA_5[1]
.sym 21793 soc.cpu.is_lui_auipc_jal
.sym 21795 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 21796 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 21802 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 21803 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_5_O_SB_LUT4_I0_O[0]
.sym 21804 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_8_O_SB_LUT4_I0_O[1]
.sym 21806 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_5_O_SB_LUT4_I0_O[1]
.sym 21807 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_3_O_SB_LUT4_I1_O[1]
.sym 21808 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 21809 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_1_O_SB_LUT4_I1_O[0]
.sym 21810 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_4_O_SB_LUT4_I0_O[0]
.sym 21811 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 21813 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_8_O_SB_LUT4_I0_O[3]
.sym 21814 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 21815 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_3_O_SB_LUT4_I1_O[0]
.sym 21816 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_8_O_SB_LUT4_I0_O[0]
.sym 21817 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_4_O_SB_LUT4_I0_O[1]
.sym 21818 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 21819 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 21824 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 21825 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 21826 soc.cpu.cpu_state[4]
.sym 21827 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_5_O_SB_LUT4_I0_O[3]
.sym 21829 soc.cpu.latched_is_lh_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 21830 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_1_O_SB_LUT4_I1_O[2]
.sym 21831 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_3_O_SB_LUT4_I1_O[3]
.sym 21832 soc.cpu.alu_out_SB_LUT4_O_25_I1[1]
.sym 21833 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_4_O_SB_LUT4_I0_O[3]
.sym 21835 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_4_O_SB_LUT4_I0_O[1]
.sym 21836 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 21837 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 21838 soc.cpu.alu_out_SB_LUT4_O_25_I1[1]
.sym 21841 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_4_O_SB_LUT4_I0_O[0]
.sym 21842 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_4_O_SB_LUT4_I0_O[1]
.sym 21843 soc.cpu.cpu_state[4]
.sym 21844 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_4_O_SB_LUT4_I0_O[3]
.sym 21847 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 21848 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 21849 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 21850 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 21853 soc.cpu.cpu_state[4]
.sym 21854 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_5_O_SB_LUT4_I0_O[1]
.sym 21855 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_5_O_SB_LUT4_I0_O[0]
.sym 21856 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_5_O_SB_LUT4_I0_O[3]
.sym 21860 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_1_O_SB_LUT4_I1_O[2]
.sym 21861 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 21862 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_1_O_SB_LUT4_I1_O[0]
.sym 21865 soc.cpu.cpu_state[4]
.sym 21866 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_3_O_SB_LUT4_I1_O[0]
.sym 21867 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_3_O_SB_LUT4_I1_O[1]
.sym 21868 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_3_O_SB_LUT4_I1_O[3]
.sym 21871 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_8_O_SB_LUT4_I0_O[3]
.sym 21872 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_8_O_SB_LUT4_I0_O[0]
.sym 21873 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_8_O_SB_LUT4_I0_O[1]
.sym 21874 soc.cpu.cpu_state[4]
.sym 21877 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 21878 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_8_O_SB_LUT4_I0_O[1]
.sym 21879 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 21880 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 21881 soc.cpu.latched_is_lh_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 21882 clk$SB_IO_IN_$glb_clk
.sym 21884 soc.cpu.cpuregs_rs1[26]
.sym 21885 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_5_O_SB_LUT4_I0_O[3]
.sym 21886 soc.cpu.latched_compr_SB_LUT4_I1_1_O[1]
.sym 21887 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 21888 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 21889 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_3_O_SB_LUT4_I1_O[3]
.sym 21890 soc.cpu.irq_delay_SB_LUT4_I2_O[2]
.sym 21891 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_4_O_SB_LUT4_I0_O[3]
.sym 21892 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 21893 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 21896 soc.cpu.is_lui_auipc_jal
.sym 21897 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 21898 soc.cpu.cpuregs.regs.1.0.1_RDATA_9[0]
.sym 21899 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 21900 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 21901 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_8_O_SB_LUT4_I0_O[3]
.sym 21902 gpio_in[0]
.sym 21905 soc.cpu.cpuregs_wrdata[20]
.sym 21906 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 21907 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 21908 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 21909 soc.cpu.alu_out_SB_LUT4_O_4_I2[0]
.sym 21910 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 21911 soc.cpu.cpuregs.regs.1.0.0_RDATA_2[1]
.sym 21912 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 21913 soc.cpu.cpuregs_rs1[28]
.sym 21914 soc.cpu.cpuregs_rs1[27]
.sym 21918 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 21919 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 21926 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 21927 soc.cpu.irq_state_SB_DFFESR_Q_E
.sym 21928 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 21929 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 21931 soc.cpu.alu_out_SB_LUT4_O_25_I1[1]
.sym 21932 soc.cpu.alu_out_SB_LUT4_O_26_I1[1]
.sym 21934 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 21937 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_5_O_SB_LUT4_I0_O[1]
.sym 21939 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 21943 UART_RX_SB_LUT4_I1_O[2]
.sym 21944 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 21945 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 21947 soc.cpu.irq_delay_SB_LUT4_I2_O[2]
.sym 21950 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 21951 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 21955 soc.cpu.cpu_state[1]
.sym 21964 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 21965 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 21966 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_5_O_SB_LUT4_I0_O[1]
.sym 21967 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 21970 UART_RX_SB_LUT4_I1_O[2]
.sym 21971 soc.cpu.cpu_state[1]
.sym 21972 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 21976 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 21978 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 21982 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 21983 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 21984 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 21985 soc.cpu.alu_out_SB_LUT4_O_26_I1[1]
.sym 21988 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 21989 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 21990 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 21991 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 21994 soc.cpu.irq_delay_SB_LUT4_I2_O[2]
.sym 22000 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 22001 soc.cpu.alu_out_SB_LUT4_O_25_I1[1]
.sym 22002 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 22003 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 22004 soc.cpu.irq_state_SB_DFFESR_Q_E
.sym 22005 clk$SB_IO_IN_$glb_clk
.sym 22006 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 22007 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_6_O[0]
.sym 22008 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_3_O[1]
.sym 22009 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_O[1]
.sym 22010 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_5_O[0]
.sym 22011 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 22012 soc.cpu.irq_mask[27]
.sym 22013 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_4_O[0]
.sym 22014 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 22019 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 22020 soc.cpu.decoded_imm[27]
.sym 22022 soc.cpu.timer[30]
.sym 22026 soc.cpu.cpuregs_rs1[26]
.sym 22027 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 22029 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 22030 soc.cpu.latched_compr_SB_LUT4_I1_1_O[1]
.sym 22031 soc.cpu.latched_compr_SB_LUT4_I1_1_O[1]
.sym 22032 soc.cpu.cpuregs_rs1[31]
.sym 22033 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 22034 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 22035 soc.cpu.instr_sra
.sym 22036 soc.cpu.timer[28]
.sym 22037 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 22038 soc.cpu.cpu_state[2]
.sym 22039 soc.cpu.alu_out_q[27]
.sym 22040 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 22041 soc.cpu.cpu_state[1]
.sym 22042 soc.cpu.instr_jalr
.sym 22049 soc.cpu.instr_bltu
.sym 22051 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 22053 soc.cpu.instr_slt
.sym 22054 soc.cpu.instr_sltiu
.sym 22055 soc.cpu.instr_slti
.sym 22059 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 22060 soc.cpu.is_lui_auipc_jal
.sym 22061 soc.cpu.instr_blt
.sym 22063 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D[0]
.sym 22064 soc.cpu.instr_sltu
.sym 22065 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 22066 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 22067 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 22069 soc.cpu.alu_out_SB_LUT4_O_4_I2[0]
.sym 22073 soc.cpu.alu_out_SB_LUT4_O_4_I2[1]
.sym 22074 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 22075 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[3]
.sym 22082 soc.cpu.alu_out_SB_LUT4_O_4_I2[0]
.sym 22083 soc.cpu.alu_out_SB_LUT4_O_4_I2[1]
.sym 22087 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 22088 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[3]
.sym 22089 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 22090 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 22094 soc.cpu.instr_slt
.sym 22095 soc.cpu.instr_blt
.sym 22096 soc.cpu.instr_slti
.sym 22099 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 22100 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 22101 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 22102 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 22105 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D[0]
.sym 22112 soc.cpu.instr_sltiu
.sym 22113 soc.cpu.instr_bltu
.sym 22114 soc.cpu.instr_sltu
.sym 22117 soc.cpu.instr_sltu
.sym 22118 soc.cpu.instr_slti
.sym 22119 soc.cpu.instr_sltiu
.sym 22120 soc.cpu.instr_slt
.sym 22123 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 22125 soc.cpu.is_lui_auipc_jal
.sym 22128 clk$SB_IO_IN_$glb_clk
.sym 22130 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 22131 soc.cpu.irq_mask[29]
.sym 22132 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I3[2]
.sym 22133 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 22135 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 22137 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[0]
.sym 22138 soc.cpu.decoded_imm[0]
.sym 22139 soc.cpu.irq_mask[27]
.sym 22142 soc.cpu.alu_out_q[27]
.sym 22143 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 22144 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 22147 soc.cpu.count_cycle[27]
.sym 22148 soc.cpu.reg_pc[31]
.sym 22149 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 22151 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D[0]
.sym 22153 soc.cpu.reg_pc[28]
.sym 22154 soc.cpu.instr_slli_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 22155 UART_RX_SB_LUT4_I1_O[2]
.sym 22156 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 22157 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 22158 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 22159 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 22161 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 22162 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 22163 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 22164 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 22165 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 22171 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 22172 soc.cpu.instr_slli_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 22173 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 22175 soc.cpu.instr_slli_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 22177 soc.cpu.instr_and
.sym 22178 soc.cpu.instr_or
.sym 22180 soc.cpu.instr_slli_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 22181 soc.cpu.instr_sra
.sym 22182 soc.cpu.is_sll_srl_sra_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 22184 soc.cpu.instr_srl
.sym 22185 soc.cpu.instr_srli
.sym 22186 soc.cpu.instr_srai
.sym 22189 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 22190 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 22195 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 22197 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 22199 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 22202 soc.cpu.instr_jalr
.sym 22204 soc.cpu.instr_srl
.sym 22205 soc.cpu.instr_sra
.sym 22206 soc.cpu.instr_and
.sym 22207 soc.cpu.instr_or
.sym 22210 soc.cpu.instr_srli
.sym 22211 soc.cpu.instr_srl
.sym 22212 soc.cpu.instr_sra
.sym 22213 soc.cpu.instr_srai
.sym 22216 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 22218 soc.cpu.is_sll_srl_sra_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 22222 soc.cpu.instr_slli_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 22223 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 22224 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 22225 soc.cpu.instr_jalr
.sym 22229 soc.cpu.instr_slli_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 22230 soc.cpu.is_sll_srl_sra_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 22236 soc.cpu.instr_slli_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 22237 soc.cpu.instr_slli_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 22241 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 22242 soc.cpu.instr_slli_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 22243 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 22246 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 22248 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 22249 soc.cpu.instr_slli_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 22250 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 22251 clk$SB_IO_IN_$glb_clk
.sym 22254 soc.cpu.latched_stalu_SB_DFFESR_Q_E
.sym 22258 soc.cpu.latched_stalu
.sym 22265 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 22266 soc.cpu.alu_out_q[25]
.sym 22272 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 22274 soc.cpu.alu_out_q[25]
.sym 22276 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I1_SB_LUT4_O_1_I3[2]
.sym 22282 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 22283 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 22296 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 22297 soc.cpu.instr_ori
.sym 22298 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 22299 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 22300 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 22301 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 22302 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 22308 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 22309 soc.cpu.is_sll_srl_sra_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 22314 soc.cpu.instr_slli_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 22316 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 22318 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 22321 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 22325 soc.cpu.instr_or
.sym 22327 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 22328 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 22329 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 22330 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 22333 soc.cpu.instr_ori
.sym 22336 soc.cpu.instr_or
.sym 22339 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 22340 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 22342 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 22346 soc.cpu.is_sll_srl_sra_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 22348 soc.cpu.instr_slli_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 22351 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 22352 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 22353 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 22354 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 22357 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 22360 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 22363 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 22364 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 22365 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 22366 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 22369 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 22370 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 22371 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 22372 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 22373 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 22374 clk$SB_IO_IN_$glb_clk
.sym 22375 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 22384 soc.cpu.timer[26]
.sym 22389 soc.cpu.instr_slli_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 22391 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 22395 soc.cpu.decoded_imm[30]
.sym 22396 soc.cpu.instr_slli_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 22397 soc.cpu.latched_stalu_SB_DFFESR_Q_E
.sym 22406 soc.cpu.latched_stalu
.sym 22419 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 22424 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 22425 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 22426 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 22427 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 22428 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 22430 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 22431 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 22435 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 22436 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 22438 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 22442 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 22443 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 22444 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 22445 soc.cpu.instr_slli_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 22450 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 22451 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 22452 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 22456 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 22457 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 22458 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 22462 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 22463 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 22464 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 22468 soc.cpu.instr_slli_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 22469 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 22470 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 22471 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 22476 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 22477 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 22480 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 22481 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 22482 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 22483 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 22486 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 22487 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 22488 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 22489 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 22492 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 22493 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 22494 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 22495 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 22496 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 22497 clk$SB_IO_IN_$glb_clk
.sym 22498 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 22512 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 22514 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 22519 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 22636 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 22697 SEG[3]$SB_IO_OUT
.sym 22710 SEG[3]$SB_IO_OUT
.sym 22738 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_20_O_SB_LUT4_I0_O[3]
.sym 22739 soc.cpu.alu_out_SB_LUT4_O_22_I2[1]
.sym 22743 soc.cpu.cpuregs_wrdata[0]
.sym 22746 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 22756 $PACKER_VCC_NET
.sym 22863 soc.memory.wen[2]
.sym 22864 $PACKER_GND_NET
.sym 22866 iomem_wdata[20]
.sym 22868 iomem_wdata[19]
.sym 22873 soc.spimemio.config_en_SB_LUT4_I1_O[0]
.sym 22876 soc.cpu.resetn_SB_LUT4_I3_O
.sym 22910 soc.cpu.cpuregs.regs.0.0.0_RDATA_15[1]
.sym 23022 iomem_addr[3]
.sym 23023 iomem_wdata[24]
.sym 23025 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 23026 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 23027 SEG[3]$SB_IO_OUT
.sym 23030 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 23031 iomem_wdata[8]
.sym 23033 soc.cpu.alu_out_SB_LUT4_O_20_I1[2]
.sym 23034 soc.cpu.pcpi_rs2[10]
.sym 23037 soc.cpu.pcpi_rs2[10]
.sym 23038 soc.cpu.mem_la_wdata[3]
.sym 23039 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_21_O[0]
.sym 23041 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 23042 soc.cpu.mem_la_wdata[2]
.sym 23050 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[2]
.sym 23051 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 23052 soc.cpu.mem_la_wdata[2]
.sym 23054 soc.cpu.cpuregs_raddr2[1]
.sym 23055 soc.cpu.cpuregs_raddr2[2]
.sym 23056 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[0]
.sym 23057 soc.cpu.cpuregs_raddr2[3]
.sym 23058 soc.cpu.pcpi_rs2[10]
.sym 23060 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 23061 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O[2]
.sym 23062 soc.cpu.reg_op2_SB_DFFE_Q_29_D_SB_LUT4_O_I2[1]
.sym 23063 soc.cpu.pcpi_rs2[10]
.sym 23065 soc.cpu.reg_op2_SB_DFFE_Q_28_D_SB_LUT4_O_I2[1]
.sym 23068 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 23069 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[2]
.sym 23072 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 23073 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 23074 soc.cpu.cpuregs.regs.0.0.0_RDATA_11_SB_LUT4_I0_O[1]
.sym 23079 soc.cpu.cpuregs_raddr2[4]
.sym 23080 soc.cpu.cpuregs.regs.0.0.0_RDATA_14_SB_LUT4_I0_O[1]
.sym 23081 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[1]
.sym 23083 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[0]
.sym 23085 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[2]
.sym 23086 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 23090 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O[2]
.sym 23091 soc.cpu.cpuregs.regs.0.0.0_RDATA_11_SB_LUT4_I0_O[1]
.sym 23092 soc.cpu.cpuregs_raddr2[4]
.sym 23095 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O[2]
.sym 23097 soc.cpu.cpuregs_raddr2[1]
.sym 23098 soc.cpu.cpuregs.regs.0.0.0_RDATA_14_SB_LUT4_I0_O[1]
.sym 23101 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 23102 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 23103 soc.cpu.pcpi_rs2[10]
.sym 23104 soc.cpu.mem_la_wdata[2]
.sym 23108 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[2]
.sym 23109 soc.cpu.pcpi_rs2[10]
.sym 23110 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 23114 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O[2]
.sym 23115 soc.cpu.cpuregs_raddr2[3]
.sym 23116 soc.cpu.reg_op2_SB_DFFE_Q_28_D_SB_LUT4_O_I2[1]
.sym 23119 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O[2]
.sym 23120 soc.cpu.cpuregs_raddr2[2]
.sym 23122 soc.cpu.reg_op2_SB_DFFE_Q_29_D_SB_LUT4_O_I2[1]
.sym 23125 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[2]
.sym 23126 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[0]
.sym 23128 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[1]
.sym 23129 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 23130 clk$SB_IO_IN_$glb_clk
.sym 23142 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_30_O[2]
.sym 23143 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_23_O[1]
.sym 23144 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[2]
.sym 23146 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 23147 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O[2]
.sym 23148 iomem_addr[10]
.sym 23149 iomem_wdata[13]
.sym 23150 soc.cpu.cpuregs_raddr2[1]
.sym 23153 soc.cpu.cpuregs_raddr2[3]
.sym 23154 iomem_wdata[10]
.sym 23155 iomem_wdata[28]
.sym 23156 soc.cpu.decoded_imm[4]
.sym 23157 soc.cpu.cpuregs.regs.0.0.0_RDATA_12[0]
.sym 23158 soc.cpu.cpuregs.regs.0.0.0_RDATA_12[1]
.sym 23159 soc.cpu.alu_out_SB_LUT4_O_20_I1[2]
.sym 23160 soc.cpu.decoded_imm[3]
.sym 23161 soc.cpu.reg_pc[2]
.sym 23162 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 23163 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 23164 soc.cpu.cpuregs.regs.0.0.0_RDATA_11[0]
.sym 23165 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 23166 soc.cpu.cpuregs.regs.0.0.0_RDATA_14_SB_LUT4_I0_O[1]
.sym 23167 iomem_wdata[26]
.sym 23173 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_29_O[2]
.sym 23175 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 23176 soc.cpu.cpuregs.regs.0.0.0_RDATA_12[1]
.sym 23177 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 23178 soc.cpu.decoded_imm[3]
.sym 23179 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_29_O[1]
.sym 23181 soc.cpu.cpuregs.regs.0.0.0_RDATA_12[0]
.sym 23182 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 23185 soc.cpu.cpuregs.regs.0.0.0_RDATA_15[1]
.sym 23186 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 23187 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 23188 soc.cpu.reg_op2_SB_DFFE_Q_28_D_SB_LUT4_O_I2[1]
.sym 23189 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 23190 soc.cpu.decoded_imm[2]
.sym 23191 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 23192 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 23193 soc.cpu.alu_out_SB_LUT4_O_20_I1[2]
.sym 23195 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_26_O[1]
.sym 23196 soc.cpu.cpuregs.regs.0.0.0_RDATA_15[0]
.sym 23197 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 23198 soc.cpu.reg_op2_SB_DFFE_Q_29_D_SB_LUT4_O_I2[1]
.sym 23199 soc.cpu.cpu_state[4]
.sym 23201 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 23202 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_26_O[0]
.sym 23203 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[3]
.sym 23206 soc.cpu.reg_op2_SB_DFFE_Q_28_D_SB_LUT4_O_I2[1]
.sym 23208 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 23209 soc.cpu.decoded_imm[3]
.sym 23212 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 23213 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_26_O[0]
.sym 23214 soc.cpu.cpu_state[4]
.sym 23215 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_26_O[1]
.sym 23218 soc.cpu.reg_op2_SB_DFFE_Q_29_D_SB_LUT4_O_I2[1]
.sym 23219 soc.cpu.decoded_imm[2]
.sym 23221 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 23224 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 23225 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_29_O[2]
.sym 23226 soc.cpu.cpu_state[4]
.sym 23227 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_29_O[1]
.sym 23230 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 23231 soc.cpu.cpuregs.regs.0.0.0_RDATA_15[0]
.sym 23232 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 23233 soc.cpu.cpuregs.regs.0.0.0_RDATA_15[1]
.sym 23236 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 23237 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 23238 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[3]
.sym 23239 soc.cpu.alu_out_SB_LUT4_O_20_I1[2]
.sym 23242 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 23243 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 23244 soc.cpu.alu_out_SB_LUT4_O_20_I1[2]
.sym 23245 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 23248 soc.cpu.cpuregs.regs.0.0.0_RDATA_12[1]
.sym 23249 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 23250 soc.cpu.cpuregs.regs.0.0.0_RDATA_12[0]
.sym 23251 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 23252 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 23253 clk$SB_IO_IN_$glb_clk
.sym 23263 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_29_O[2]
.sym 23265 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_22_O[1]
.sym 23266 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_29_O[2]
.sym 23267 soc.cpu.count_instr[0]
.sym 23268 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 23269 soc.cpu.count_instr[1]
.sym 23271 soc.cpu.count_instr[5]
.sym 23272 iomem_addr[14]
.sym 23273 soc.cpu.mem_la_wdata[2]
.sym 23274 iomem_addr[14]
.sym 23275 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[0]
.sym 23276 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 23277 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 23278 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 23279 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 23280 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 23281 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_19_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 23282 soc.cpu.cpuregs.regs.0.0.0_RDATA_15[0]
.sym 23283 soc.cpu.reg_pc[6]
.sym 23284 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_21_O[1]
.sym 23285 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 23287 soc.cpu.cpuregs.regs.0.0.0_RDATA_14[0]
.sym 23288 soc.cpu.cpuregs_rs1[3]
.sym 23289 soc.cpu.reg_pc[3]
.sym 23290 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 23296 soc.cpu.reg_pc[3]
.sym 23299 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_28_O[1]
.sym 23300 soc.cpu.is_lui_auipc_jal
.sym 23301 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 23302 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_30_O[1]
.sym 23303 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 23304 soc.cpu.cpuregs_rs1[2]
.sym 23305 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 23306 soc.cpu.cpuregs_rs1[3]
.sym 23308 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_21_O[1]
.sym 23310 soc.cpu.count_instr[11]
.sym 23311 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_21_O[0]
.sym 23312 soc.cpu.instr_rdinstr
.sym 23314 soc.cpu.cpuregs.regs.0.0.0_RDATA_11[1]
.sym 23316 soc.cpu.decoded_imm[4]
.sym 23317 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_30_O[2]
.sym 23318 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_28_O[2]
.sym 23319 soc.cpu.cpu_state[4]
.sym 23320 soc.cpu.cpuregs.regs.0.0.0_RDATA_11_SB_LUT4_I0_O[1]
.sym 23321 soc.cpu.reg_pc[2]
.sym 23322 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 23323 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 23324 soc.cpu.cpuregs.regs.0.0.0_RDATA_11[0]
.sym 23325 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 23327 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 23329 soc.cpu.cpuregs.regs.0.0.0_RDATA_11[1]
.sym 23330 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 23331 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 23332 soc.cpu.cpuregs.regs.0.0.0_RDATA_11[0]
.sym 23336 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 23337 soc.cpu.cpuregs.regs.0.0.0_RDATA_11_SB_LUT4_I0_O[1]
.sym 23338 soc.cpu.decoded_imm[4]
.sym 23341 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 23342 soc.cpu.cpu_state[4]
.sym 23343 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_28_O[2]
.sym 23344 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_28_O[1]
.sym 23347 soc.cpu.cpuregs_rs1[3]
.sym 23348 soc.cpu.reg_pc[3]
.sym 23349 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 23350 soc.cpu.is_lui_auipc_jal
.sym 23354 soc.cpu.count_instr[11]
.sym 23355 soc.cpu.instr_rdinstr
.sym 23356 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 23359 soc.cpu.cpu_state[4]
.sym 23360 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_30_O[1]
.sym 23361 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_30_O[2]
.sym 23362 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 23365 soc.cpu.is_lui_auipc_jal
.sym 23366 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 23367 soc.cpu.reg_pc[2]
.sym 23368 soc.cpu.cpuregs_rs1[2]
.sym 23371 soc.cpu.cpu_state[4]
.sym 23372 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 23373 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_21_O[1]
.sym 23374 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_21_O[0]
.sym 23375 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 23376 clk$SB_IO_IN_$glb_clk
.sym 23388 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_28_O[2]
.sym 23390 soc.cpu.count_instr[12]
.sym 23391 iomem_addr[2]
.sym 23392 soc.cpu.count_instr[9]
.sym 23393 iomem_addr[6]
.sym 23394 soc.cpu.mem_la_wdata[4]
.sym 23396 soc.cpu.count_instr[14]
.sym 23402 soc.cpu.cpuregs_rs1[6]
.sym 23404 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 23405 soc.cpu.count_cycle[37]
.sym 23407 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 23409 soc.cpu.cpuregs.regs.0.0.1_RDATA_13[0]
.sym 23411 soc.cpu.cpuregs.regs.0.0.0_RDATA_15[1]
.sym 23412 soc.cpu.instr_rdinstr
.sym 23413 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 23419 soc.cpu.cpuregs_rs1[1]
.sym 23420 soc.cpu.cpuregs.regs.0.0.0_RDATA_14[1]
.sym 23421 soc.cpu.decoded_imm[1]
.sym 23423 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 23424 soc.cpu.cpuregs.regs.0.0.0_RDATA_14_SB_LUT4_I0_O[1]
.sym 23425 soc.cpu.instr_rdcycleh
.sym 23426 soc.cpu.is_lui_auipc_jal
.sym 23427 soc.cpu.count_cycle[43]
.sym 23428 soc.cpu.cpuregs_rs1[6]
.sym 23429 soc.cpu.cpuregs.regs.0.0.0_RDATA_15[1]
.sym 23431 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[0]
.sym 23432 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 23433 soc.cpu.cpuregs.regs.0.0.1_RDATA_13[0]
.sym 23434 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 23436 soc.cpu.cpuregs.regs.0.0.1_RDATA_12[0]
.sym 23438 soc.cpu.cpuregs.regs.0.0.0_RDATA_13[1]
.sym 23439 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 23440 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 23441 soc.cpu.cpuregs.regs.0.0.1_RDATA_15[0]
.sym 23442 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 23443 soc.cpu.reg_pc[6]
.sym 23445 soc.cpu.reg_pc[1]
.sym 23446 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 23447 soc.cpu.cpuregs.regs.0.0.0_RDATA_14[0]
.sym 23448 soc.cpu.count_instr[43]
.sym 23449 soc.cpu.cpuregs.regs.0.0.0_RDATA_12[1]
.sym 23450 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 23452 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 23453 soc.cpu.cpuregs.regs.0.0.1_RDATA_13[0]
.sym 23454 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 23455 soc.cpu.cpuregs.regs.0.0.0_RDATA_13[1]
.sym 23458 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 23459 soc.cpu.cpuregs.regs.0.0.1_RDATA_15[0]
.sym 23460 soc.cpu.cpuregs.regs.0.0.0_RDATA_15[1]
.sym 23461 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 23464 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 23465 soc.cpu.cpuregs.regs.0.0.1_RDATA_12[0]
.sym 23466 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 23467 soc.cpu.cpuregs.regs.0.0.0_RDATA_12[1]
.sym 23470 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 23471 soc.cpu.decoded_imm[1]
.sym 23472 soc.cpu.cpuregs.regs.0.0.0_RDATA_14_SB_LUT4_I0_O[1]
.sym 23476 soc.cpu.cpuregs_rs1[6]
.sym 23477 soc.cpu.reg_pc[6]
.sym 23478 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 23479 soc.cpu.is_lui_auipc_jal
.sym 23482 soc.cpu.cpuregs.regs.0.0.0_RDATA_14[1]
.sym 23483 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 23484 soc.cpu.cpuregs.regs.0.0.0_RDATA_14[0]
.sym 23485 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 23488 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 23489 soc.cpu.reg_pc[1]
.sym 23490 soc.cpu.cpuregs_rs1[1]
.sym 23491 soc.cpu.is_lui_auipc_jal
.sym 23494 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[0]
.sym 23495 soc.cpu.instr_rdcycleh
.sym 23496 soc.cpu.count_cycle[43]
.sym 23497 soc.cpu.count_instr[43]
.sym 23498 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 23499 clk$SB_IO_IN_$glb_clk
.sym 23511 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_20_O[1]
.sym 23512 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_27_O[1]
.sym 23513 soc.cpu.cpuregs_rs1[2]
.sym 23514 iomem_addr[5]
.sym 23515 soc.cpu.decoded_imm[1]
.sym 23517 soc.cpu.cpuregs_rs1[0]
.sym 23518 iomem_addr[15]
.sym 23519 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[0]
.sym 23520 soc.cpu.cpuregs_rs1[1]
.sym 23521 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 23522 soc.cpu.is_lui_auipc_jal
.sym 23523 soc.cpu.cpuregs_rs1[1]
.sym 23524 soc.cpu.cpuregs.regs.0.0.0_RDATA_14[1]
.sym 23526 soc.cpu.mem_la_wdata[3]
.sym 23527 soc.cpu.cpuregs.regs.0.0.1_RDATA_15[0]
.sym 23528 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 23529 soc.cpu.alu_out_SB_LUT4_O_20_I1[2]
.sym 23530 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_24_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 23531 soc.cpu.reg_pc[1]
.sym 23533 soc.cpu.pcpi_rs2[10]
.sym 23534 soc.cpu.mem_la_wdata[2]
.sym 23535 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_21_O[0]
.sym 23536 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 23545 soc.cpu.cpu_state[2]
.sym 23546 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 23547 soc.cpu.reg_pc[4]
.sym 23548 soc.cpu.cpuregs_wrdata[4]
.sym 23550 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_25_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 23551 soc.cpu.mem_la_wdata[2]
.sym 23552 soc.cpu.reg_pc[5]
.sym 23553 soc.cpu.cpuregs_rs1[4]
.sym 23554 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 23555 UART_RX_SB_LUT4_I1_O[2]
.sym 23556 soc.cpu.cpuregs.regs.0.0.1_RDATA_11[0]
.sym 23557 soc.cpu.cpu_state[4]
.sym 23558 soc.cpu.cpuregs_wrdata[0]
.sym 23560 soc.cpu.is_lui_auipc_jal
.sym 23561 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 23563 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 23564 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_27_O[0]
.sym 23565 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_27_O[1]
.sym 23566 soc.cpu.instr_maskirq
.sym 23567 soc.cpu.cpuregs.regs.0.0.0_RDATA_11[1]
.sym 23571 soc.cpu.cpuregs_rs1[5]
.sym 23572 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 23573 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 23575 soc.cpu.cpu_state[4]
.sym 23576 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 23577 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_27_O[0]
.sym 23578 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_27_O[1]
.sym 23584 soc.cpu.cpuregs_wrdata[4]
.sym 23587 soc.cpu.cpuregs_wrdata[0]
.sym 23593 soc.cpu.cpuregs.regs.0.0.1_RDATA_11[0]
.sym 23594 soc.cpu.cpuregs.regs.0.0.0_RDATA_11[1]
.sym 23595 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 23596 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 23599 soc.cpu.is_lui_auipc_jal
.sym 23600 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 23601 soc.cpu.cpuregs_rs1[5]
.sym 23602 soc.cpu.reg_pc[5]
.sym 23605 soc.cpu.cpu_state[2]
.sym 23607 soc.cpu.instr_maskirq
.sym 23608 UART_RX_SB_LUT4_I1_O[2]
.sym 23611 soc.cpu.cpuregs_rs1[4]
.sym 23612 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 23613 soc.cpu.is_lui_auipc_jal
.sym 23614 soc.cpu.reg_pc[4]
.sym 23617 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 23618 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 23619 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_25_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 23620 soc.cpu.mem_la_wdata[2]
.sym 23622 clk$SB_IO_IN_$glb_clk
.sym 23638 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 23639 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 23641 soc.cpu.instr_rdcycleh
.sym 23642 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 23644 soc.cpu.cpuregs_rs1[4]
.sym 23645 soc.cpu.cpu_state[4]
.sym 23648 soc.cpu.decoded_imm[4]
.sym 23649 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 23650 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 23651 soc.cpu.cpuregs_rs1[4]
.sym 23652 soc.cpu.instr_maskirq
.sym 23653 soc.cpu.cpuregs.regs.0.0.0_RDATA_12[0]
.sym 23655 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 23656 soc.cpu.cpuregs.regs.0.0.0_RDATA_11[0]
.sym 23657 soc.cpu.reg_pc[2]
.sym 23658 soc.cpu.alu_out_SB_LUT4_O_20_I1[2]
.sym 23659 soc.cpu.cpuregs.regs.0.0.1_RDATA_12[0]
.sym 23665 soc.cpu.instr_timer
.sym 23667 soc.cpu.count_instr[37]
.sym 23668 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 23669 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_24_O[0]
.sym 23670 soc.cpu.instr_maskirq
.sym 23672 soc.cpu.count_instr[14]
.sym 23673 soc.cpu.count_instr[36]
.sym 23674 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[3]
.sym 23675 soc.cpu.count_cycle[37]
.sym 23677 soc.cpu.instr_rdinstr_SB_LUT4_I2_O[2]
.sym 23678 soc.cpu.count_cycle[36]
.sym 23679 soc.cpu.count_cycle[46]
.sym 23680 soc.cpu.count_cycle[14]
.sym 23681 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 23683 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 23684 soc.cpu.instr_rdinstr
.sym 23685 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[0]
.sym 23688 soc.cpu.instr_rdcycleh
.sym 23689 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_24_O[1]
.sym 23690 soc.cpu.count_instr[46]
.sym 23691 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 23692 soc.cpu.count_instr[4]
.sym 23693 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 23695 soc.cpu.irq_mask[0]
.sym 23696 soc.cpu.cpu_state[4]
.sym 23698 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[0]
.sym 23699 soc.cpu.instr_rdinstr
.sym 23700 soc.cpu.count_instr[46]
.sym 23701 soc.cpu.count_instr[14]
.sym 23704 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_24_O[1]
.sym 23705 soc.cpu.cpu_state[4]
.sym 23706 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 23707 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_24_O[0]
.sym 23711 soc.cpu.count_cycle[46]
.sym 23712 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 23713 soc.cpu.instr_rdcycleh
.sym 23716 soc.cpu.instr_rdcycleh
.sym 23717 soc.cpu.count_instr[37]
.sym 23718 soc.cpu.count_cycle[37]
.sym 23719 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[0]
.sym 23722 soc.cpu.count_cycle[36]
.sym 23723 soc.cpu.instr_rdinstr
.sym 23724 soc.cpu.count_instr[4]
.sym 23725 soc.cpu.instr_rdcycleh
.sym 23728 soc.cpu.instr_maskirq
.sym 23729 soc.cpu.instr_timer
.sym 23730 soc.cpu.irq_mask[0]
.sym 23731 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 23734 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[3]
.sym 23735 soc.cpu.count_instr[36]
.sym 23736 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[0]
.sym 23737 soc.cpu.instr_rdinstr_SB_LUT4_I2_O[2]
.sym 23740 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 23741 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[3]
.sym 23742 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 23743 soc.cpu.count_cycle[14]
.sym 23756 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 23757 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 23758 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_11_O[1]
.sym 23759 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[0]
.sym 23760 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[3]
.sym 23761 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 23762 soc.cpu.pcpi_rs2[19]
.sym 23766 soc.cpu.count_cycle[36]
.sym 23769 soc.cpu.instr_timer
.sym 23771 soc.cpu.cpuregs.regs.0.0.0_RDATA_14[0]
.sym 23772 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 23773 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_19_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 23774 soc.cpu.count_cycle[29]
.sym 23775 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_24_O[1]
.sym 23776 soc.cpu.cpu_state[4]
.sym 23778 soc.cpu.cpuregs.regs.0.0.0_RDATA_15[0]
.sym 23779 soc.cpu.reg_pc[8]
.sym 23780 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_21_O[1]
.sym 23781 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 23782 soc.cpu.cpu_state[4]
.sym 23788 soc.cpu.timer[2]
.sym 23789 soc.cpu.cpuregs_rs1[7]
.sym 23791 soc.cpu.instr_timer
.sym 23793 soc.cpu.alu_out_SB_LUT4_O_29_I2[2]
.sym 23794 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_23_O[0]
.sym 23795 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_20_O[0]
.sym 23796 soc.cpu.alu_out_SB_LUT4_O_22_I2[0]
.sym 23797 soc.cpu.alu_out_SB_LUT4_O_29_I2[1]
.sym 23798 soc.cpu.is_lui_auipc_jal
.sym 23799 soc.cpu.irq_mask[2]
.sym 23800 soc.cpu.cpu_state[4]
.sym 23802 soc.cpu.alu_out_SB_LUT4_O_29_I2[3]
.sym 23803 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 23805 soc.cpu.alu_out_SB_LUT4_O_22_I2[1]
.sym 23806 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_20_O[1]
.sym 23808 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_23_O[1]
.sym 23809 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 23810 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 23812 soc.cpu.instr_maskirq
.sym 23813 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 23816 soc.cpu.reg_pc[10]
.sym 23817 soc.cpu.reg_pc[7]
.sym 23818 soc.cpu.cpu_state[2]
.sym 23819 soc.cpu.cpuregs_rs1[10]
.sym 23821 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_20_O[1]
.sym 23822 soc.cpu.cpu_state[4]
.sym 23823 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 23824 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_20_O[0]
.sym 23827 soc.cpu.alu_out_SB_LUT4_O_22_I2[0]
.sym 23829 soc.cpu.alu_out_SB_LUT4_O_22_I2[1]
.sym 23833 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 23834 soc.cpu.alu_out_SB_LUT4_O_29_I2[2]
.sym 23835 soc.cpu.alu_out_SB_LUT4_O_29_I2[1]
.sym 23836 soc.cpu.alu_out_SB_LUT4_O_29_I2[3]
.sym 23839 soc.cpu.instr_timer
.sym 23840 soc.cpu.timer[2]
.sym 23841 soc.cpu.instr_maskirq
.sym 23842 soc.cpu.irq_mask[2]
.sym 23845 soc.cpu.reg_pc[7]
.sym 23846 soc.cpu.cpuregs_rs1[7]
.sym 23847 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 23848 soc.cpu.is_lui_auipc_jal
.sym 23851 soc.cpu.reg_pc[10]
.sym 23852 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 23853 soc.cpu.is_lui_auipc_jal
.sym 23854 soc.cpu.cpuregs_rs1[10]
.sym 23858 soc.cpu.instr_timer
.sym 23860 soc.cpu.cpu_state[2]
.sym 23863 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 23864 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_23_O[1]
.sym 23865 soc.cpu.cpu_state[4]
.sym 23866 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_23_O[0]
.sym 23868 clk$SB_IO_IN_$glb_clk
.sym 23880 soc.cpu.latched_stalu
.sym 23881 soc.cpu.timer[30]
.sym 23883 soc.cpu.cpuregs_rs1[7]
.sym 23885 soc.cpu.instr_timer
.sym 23886 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 23887 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 23888 soc.cpu.alu_out_q[2]
.sym 23889 iomem_addr[3]
.sym 23891 soc.cpu.mem_la_wdata[5]
.sym 23893 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 23894 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[1]
.sym 23895 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 23896 soc.cpu.timer[9]
.sym 23897 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 23898 soc.cpu.cpuregs_rs1[6]
.sym 23899 soc.cpu.cpuregs_wrdata[0]
.sym 23900 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[2]
.sym 23901 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 23902 soc.cpu.reg_pc[10]
.sym 23903 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 23904 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 23905 soc.cpu.cpuregs.regs.0.0.1_RDATA_13[0]
.sym 23912 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 23913 soc.cpu.timer[10]
.sym 23914 soc.cpu.timer[9]
.sym 23915 soc.cpu.is_lui_auipc_jal
.sym 23916 soc.cpu.reg_pc[11]
.sym 23917 soc.cpu.timer[6]
.sym 23918 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[2]
.sym 23919 soc.cpu.timer[5]
.sym 23920 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[1]
.sym 23921 soc.cpu.cpuregs_rs1[4]
.sym 23922 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 23923 soc.cpu.timer[4]
.sym 23924 soc.cpu.cpuregs_rs1[8]
.sym 23925 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 23927 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 23929 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 23930 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 23931 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[4]
.sym 23932 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[0]
.sym 23933 soc.cpu.timer[1]
.sym 23934 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 23935 soc.cpu.timer[2]
.sym 23936 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 23937 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 23938 soc.cpu.cpuregs_rs1[11]
.sym 23939 soc.cpu.reg_pc[8]
.sym 23940 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 23942 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 23944 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 23946 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 23947 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 23950 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[0]
.sym 23951 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[1]
.sym 23952 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[2]
.sym 23956 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 23957 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 23958 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 23959 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 23962 soc.cpu.timer[2]
.sym 23963 soc.cpu.timer[1]
.sym 23964 soc.cpu.timer[9]
.sym 23965 soc.cpu.timer[10]
.sym 23968 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 23969 soc.cpu.cpuregs_rs1[4]
.sym 23970 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[4]
.sym 23971 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 23974 soc.cpu.timer[5]
.sym 23975 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 23976 soc.cpu.timer[4]
.sym 23977 soc.cpu.timer[6]
.sym 23980 soc.cpu.is_lui_auipc_jal
.sym 23981 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 23982 soc.cpu.cpuregs_rs1[8]
.sym 23983 soc.cpu.reg_pc[8]
.sym 23986 soc.cpu.reg_pc[11]
.sym 23987 soc.cpu.cpuregs_rs1[11]
.sym 23988 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 23989 soc.cpu.is_lui_auipc_jal
.sym 23991 clk$SB_IO_IN_$glb_clk
.sym 23992 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 24001 $PACKER_VCC_NET
.sym 24003 soc.cpu.decoded_imm[16]
.sym 24004 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_9_O[1]
.sym 24005 soc.cpu.irq_mask[1]
.sym 24010 soc.cpu.latched_store_SB_LUT4_I3_O[1]
.sym 24011 soc.cpu.is_lui_auipc_jal
.sym 24013 $PACKER_VCC_NET
.sym 24014 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_22_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 24015 soc.cpu.irq_mask[0]
.sym 24016 soc.cpu.timer[10]
.sym 24017 soc.cpu.mem_la_wdata[5]
.sym 24018 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 24019 soc.cpu.cpuregs.regs.0.0.1_RDATA_15[0]
.sym 24020 soc.cpu.pcpi_rs2[8]
.sym 24021 soc.cpu.alu_out_SB_LUT4_O_20_I1[2]
.sym 24022 soc.cpu.reg_pc[9]
.sym 24023 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_24_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 24025 soc.cpu.pcpi_rs2[10]
.sym 24026 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 24027 soc.cpu.latched_compr_SB_LUT4_I1_1_O[1]
.sym 24028 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 24034 soc.cpu.latched_compr_SB_LUT4_I1_1_O[1]
.sym 24035 soc.cpu.latched_compr_SB_LUT4_I1_1_O[3]
.sym 24036 soc.cpu.pcpi_rs2[8]
.sym 24037 soc.cpu.cpu_state[4]
.sym 24038 soc.cpu.reg_pc[9]
.sym 24039 soc.cpu.alu_out_SB_LUT4_O_23_I2[3]
.sym 24042 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 24043 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 24044 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_22_O[0]
.sym 24045 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_19_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 24046 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 24047 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 24048 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 24049 soc.cpu.alu_out_SB_LUT4_O_23_I2[1]
.sym 24050 soc.cpu.latched_compr_SB_LUT4_I1_1_I3[0]
.sym 24051 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 24052 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_22_O[1]
.sym 24053 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 24054 soc.cpu.latched_compr_SB_LUT4_I1_1_I3[3]
.sym 24055 soc.cpu.alu_out_SB_LUT4_O_23_I2[2]
.sym 24056 soc.cpu.is_lui_auipc_jal
.sym 24057 soc.cpu.latched_compr
.sym 24058 soc.cpu.irq_pending[0]
.sym 24059 soc.cpu.alu_out_q[0]
.sym 24060 soc.cpu.cpuregs_rs1[9]
.sym 24061 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 24062 soc.cpu.latched_compr_SB_LUT4_I1_1_O[2]
.sym 24063 soc.cpu.latched_stalu
.sym 24064 soc.cpu.latched_store_SB_LUT4_I3_O[1]
.sym 24065 soc.cpu.irq_mask[0]
.sym 24067 soc.cpu.latched_compr_SB_LUT4_I1_1_O[1]
.sym 24068 soc.cpu.latched_compr_SB_LUT4_I1_1_O[3]
.sym 24069 soc.cpu.latched_compr_SB_LUT4_I1_1_I3[0]
.sym 24070 soc.cpu.latched_compr_SB_LUT4_I1_1_O[2]
.sym 24073 soc.cpu.latched_compr
.sym 24074 soc.cpu.latched_compr_SB_LUT4_I1_1_I3[3]
.sym 24075 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 24076 soc.cpu.latched_compr_SB_LUT4_I1_1_I3[0]
.sym 24079 soc.cpu.is_lui_auipc_jal
.sym 24080 soc.cpu.cpuregs_rs1[9]
.sym 24081 soc.cpu.reg_pc[9]
.sym 24082 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 24085 soc.cpu.alu_out_SB_LUT4_O_23_I2[3]
.sym 24086 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 24087 soc.cpu.alu_out_SB_LUT4_O_23_I2[2]
.sym 24088 soc.cpu.alu_out_SB_LUT4_O_23_I2[1]
.sym 24091 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 24093 soc.cpu.irq_mask[0]
.sym 24094 soc.cpu.irq_pending[0]
.sym 24097 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 24098 soc.cpu.pcpi_rs2[8]
.sym 24099 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 24100 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_19_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 24103 soc.cpu.latched_stalu
.sym 24104 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 24105 soc.cpu.alu_out_q[0]
.sym 24106 soc.cpu.latched_store_SB_LUT4_I3_O[1]
.sym 24109 soc.cpu.cpu_state[4]
.sym 24110 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 24111 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_22_O[0]
.sym 24112 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_22_O[1]
.sym 24114 clk$SB_IO_IN_$glb_clk
.sym 24126 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_8_O[1]
.sym 24128 soc.cpu.cpuregs_rs1[8]
.sym 24129 soc.cpu.alu_out_q[10]
.sym 24130 soc.cpu.instr_rdcycleh
.sym 24131 soc.cpu.cpu_state[4]
.sym 24132 soc.cpu.alu_out_q[4]
.sym 24138 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 24139 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 24140 soc.cpu.cpuregs.regs.0.0.0_RDATA_12[0]
.sym 24141 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 24142 soc.cpu.cpuregs.regs.0.0.0_RADDR_3[0]
.sym 24143 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 24144 soc.cpu.cpuregs_wrdata[15]
.sym 24145 soc.cpu.cpuregs_rs1[14]
.sym 24146 soc.cpu.cpuregs_wrdata[10]
.sym 24147 soc.cpu.cpuregs.regs.0.0.0_RDATA_11[0]
.sym 24148 soc.cpu.instr_maskirq
.sym 24149 soc.cpu.alu_out_SB_LUT4_O_20_I1[2]
.sym 24151 soc.cpu.cpuregs.regs.0.0.0_RADDR_1
.sym 24157 soc.cpu.instr_timer
.sym 24158 soc.cpu.cpuregs_rs1[9]
.sym 24159 soc.cpu.instr_maskirq
.sym 24160 soc.cpu.cpuregs_rs1[11]
.sym 24161 soc.cpu.cpuregs_rs1[14]
.sym 24162 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 24163 soc.cpu.instr_timer_SB_LUT4_I3_O[1]
.sym 24164 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[15]
.sym 24165 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 24166 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[9]
.sym 24168 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[11]
.sym 24169 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[12]
.sym 24170 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[13]
.sym 24171 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 24172 soc.cpu.instr_retirq
.sym 24173 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 24174 soc.cpu.instr_timer_SB_LUT4_I3_O[1]
.sym 24175 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 24176 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 24177 soc.cpu.timer[15]
.sym 24178 soc.cpu.cpu_state[2]
.sym 24179 soc.cpu.timer[12]
.sym 24184 soc.cpu.irq_mask[14]
.sym 24187 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 24190 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[11]
.sym 24191 soc.cpu.cpuregs_rs1[11]
.sym 24192 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 24193 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 24196 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 24197 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[9]
.sym 24198 soc.cpu.cpuregs_rs1[9]
.sym 24199 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 24202 soc.cpu.cpuregs_rs1[14]
.sym 24203 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 24204 soc.cpu.instr_retirq
.sym 24205 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 24208 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 24209 soc.cpu.timer[12]
.sym 24210 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 24211 soc.cpu.timer[15]
.sym 24214 soc.cpu.instr_timer
.sym 24215 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 24216 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 24217 soc.cpu.cpu_state[2]
.sym 24221 soc.cpu.instr_maskirq
.sym 24223 soc.cpu.irq_mask[14]
.sym 24226 soc.cpu.cpuregs_rs1[14]
.sym 24227 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 24228 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 24229 soc.cpu.instr_timer_SB_LUT4_I3_O[1]
.sym 24232 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[12]
.sym 24233 soc.cpu.instr_timer_SB_LUT4_I3_O[1]
.sym 24234 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[15]
.sym 24235 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[13]
.sym 24237 clk$SB_IO_IN_$glb_clk
.sym 24238 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 24239 soc.cpu.cpuregs.regs.0.0.0_RDATA[0]
.sym 24240 soc.cpu.cpuregs.regs.0.0.0_RDATA_1[0]
.sym 24241 soc.cpu.cpuregs.regs.0.0.0_RDATA_2[0]
.sym 24242 soc.cpu.cpuregs.regs.0.0.0_RDATA_3[0]
.sym 24243 soc.cpu.cpuregs.regs.0.0.0_RDATA_4[0]
.sym 24244 soc.cpu.cpuregs.regs.0.0.0_RDATA_5[0]
.sym 24245 soc.cpu.cpuregs.regs.0.0.0_RDATA_6[0]
.sym 24246 soc.cpu.cpuregs.regs.0.0.0_RDATA_7[0]
.sym 24249 soc.cpu.decoded_imm[8]
.sym 24250 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 24251 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[1]
.sym 24253 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 24254 soc.cpu.count_cycle[45]
.sym 24255 soc.cpu.timer[9]
.sym 24256 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 24257 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[3]
.sym 24258 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 24259 $PACKER_VCC_NET
.sym 24261 soc.cpu.instr_timer
.sym 24262 soc.cpu.cpu_state[2]
.sym 24263 soc.cpu.cpuregs.regs.0.0.0_RDATA_14[0]
.sym 24264 soc.cpu.cpuregs_wrdata[14]
.sym 24265 soc.cpu.cpuregs.regs.0.0.0_RDATA_15[0]
.sym 24266 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_24_O[1]
.sym 24267 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_21_O[1]
.sym 24268 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 24269 soc.cpu.cpuregs.wen
.sym 24270 soc.cpu.cpuregs_wrdata[4]
.sym 24271 soc.cpu.cpuregs_wrdata[4]
.sym 24272 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 24273 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_19_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 24274 soc.cpu.count_cycle[29]
.sym 24280 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 24282 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 24283 soc.cpu.cpuregs.regs.0.0.0_RDATA_9[1]
.sym 24285 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 24286 soc.cpu.cpuregs.regs.0.0.0_RDATA_9_SB_LUT4_I0_O[1]
.sym 24288 soc.cpu.cpuregs.regs.0.0.0_RDATA_5_SB_LUT4_I0_O[1]
.sym 24289 soc.cpu.decoded_imm[6]
.sym 24290 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 24291 soc.cpu.cpuregs.regs.0.0.0_RDATA_6[1]
.sym 24292 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 24293 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 24294 soc.cpu.is_lui_auipc_jal
.sym 24295 soc.cpu.cpu_state[4]
.sym 24296 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O[0]
.sym 24297 soc.cpu.cpuregs.regs.0.0.0_RDATA_9[0]
.sym 24298 soc.cpu.decoded_imm[9]
.sym 24300 soc.cpu.cpuregs.regs.0.0.1_RDATA_6[0]
.sym 24301 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 24302 soc.cpu.decoded_imm[10]
.sym 24303 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 24304 soc.cpu.reg_pc[14]
.sym 24305 soc.cpu.cpuregs_rs1[14]
.sym 24308 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O[1]
.sym 24309 soc.cpu.cpuregs.regs.0.0.0_RDATA_6_SB_LUT4_I0_O[1]
.sym 24310 soc.cpu.cpuregs.regs.0.0.0_RDATA_6[0]
.sym 24311 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 24313 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 24314 soc.cpu.reg_pc[14]
.sym 24315 soc.cpu.cpuregs_rs1[14]
.sym 24316 soc.cpu.is_lui_auipc_jal
.sym 24319 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 24320 soc.cpu.cpuregs.regs.0.0.0_RDATA_6[1]
.sym 24321 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 24322 soc.cpu.cpuregs.regs.0.0.1_RDATA_6[0]
.sym 24325 soc.cpu.decoded_imm[9]
.sym 24326 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 24327 soc.cpu.cpuregs.regs.0.0.0_RDATA_6_SB_LUT4_I0_O[1]
.sym 24331 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 24332 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O[0]
.sym 24333 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O[1]
.sym 24334 soc.cpu.cpu_state[4]
.sym 24338 soc.cpu.cpuregs.regs.0.0.0_RDATA_5_SB_LUT4_I0_O[1]
.sym 24339 soc.cpu.decoded_imm[10]
.sym 24340 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 24343 soc.cpu.cpuregs.regs.0.0.0_RDATA_6[0]
.sym 24344 soc.cpu.cpuregs.regs.0.0.0_RDATA_6[1]
.sym 24345 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 24346 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 24349 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 24350 soc.cpu.cpuregs.regs.0.0.0_RDATA_9[1]
.sym 24351 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 24352 soc.cpu.cpuregs.regs.0.0.0_RDATA_9[0]
.sym 24356 soc.cpu.decoded_imm[6]
.sym 24357 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 24358 soc.cpu.cpuregs.regs.0.0.0_RDATA_9_SB_LUT4_I0_O[1]
.sym 24359 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 24360 clk$SB_IO_IN_$glb_clk
.sym 24362 soc.cpu.cpuregs.regs.0.0.0_RDATA_8[0]
.sym 24363 soc.cpu.cpuregs.regs.0.0.0_RDATA_9[0]
.sym 24364 soc.cpu.cpuregs.regs.0.0.0_RDATA_10[0]
.sym 24365 soc.cpu.cpuregs.regs.0.0.0_RDATA_11[0]
.sym 24366 soc.cpu.cpuregs.regs.0.0.0_RDATA_12[0]
.sym 24367 soc.cpu.cpuregs.regs.0.0.0_RDATA_13[0]
.sym 24368 soc.cpu.cpuregs.regs.0.0.0_RDATA_14[0]
.sym 24369 soc.cpu.cpuregs.regs.0.0.0_RDATA_15[0]
.sym 24373 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_7_O[1]
.sym 24374 soc.cpu.irq_pending[2]
.sym 24375 soc.cpu.cpuregs_rs1[11]
.sym 24376 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 24377 soc.cpu.cpuregs.regs.0.0.0_RDATA_6[1]
.sym 24378 soc.cpu.cpuregs_rs1[9]
.sym 24379 soc.cpu.cpuregs_rs1[7]
.sym 24380 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 24381 soc.cpu.instr_retirq
.sym 24382 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 24383 soc.cpu.cpu_state[4]
.sym 24384 soc.cpu.cpuregs.regs.0.0.0_RDATA_5_SB_LUT4_I0_O[1]
.sym 24385 soc.cpu.cpuregs_rs1[5]
.sym 24386 soc.cpu.cpuregs.regs.0.0.1_RDATA_6[0]
.sym 24387 soc.cpu.cpuregs_wrdata[0]
.sym 24388 soc.cpu.decoded_imm[10]
.sym 24389 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 24390 soc.cpu.cpuregs_wrdata[6]
.sym 24391 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 24392 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 24393 $PACKER_VCC_NET
.sym 24394 $PACKER_VCC_NET
.sym 24395 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 24396 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 24397 soc.cpu.cpuregs.regs.0.0.1_RDATA_13[0]
.sym 24406 soc.cpu.decoded_imm[0]
.sym 24407 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 24408 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_25_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 24409 soc.cpu.decoded_imm[7]
.sym 24411 soc.cpu.decoded_imm[6]
.sym 24412 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_22_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 24413 soc.cpu.decoded_imm[1]
.sym 24415 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 24416 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 24418 soc.cpu.decoded_imm[2]
.sym 24419 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_21_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 24420 soc.cpu.decoded_imm[4]
.sym 24423 soc.cpu.decoded_imm[3]
.sym 24429 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_24_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 24430 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_23_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 24433 soc.cpu.decoded_imm[5]
.sym 24435 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[1]
.sym 24437 soc.cpu.decoded_imm[0]
.sym 24438 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 24441 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[2]
.sym 24443 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 24444 soc.cpu.decoded_imm[1]
.sym 24445 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[1]
.sym 24447 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[3]
.sym 24449 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_25_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 24450 soc.cpu.decoded_imm[2]
.sym 24451 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[2]
.sym 24453 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[4]
.sym 24455 soc.cpu.decoded_imm[3]
.sym 24456 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_24_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 24457 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[3]
.sym 24459 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[5]
.sym 24461 soc.cpu.decoded_imm[4]
.sym 24462 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_23_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 24463 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[4]
.sym 24465 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[6]
.sym 24467 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_22_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 24468 soc.cpu.decoded_imm[5]
.sym 24469 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[5]
.sym 24471 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[7]
.sym 24473 soc.cpu.decoded_imm[6]
.sym 24474 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_21_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 24475 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[6]
.sym 24477 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[8]
.sym 24479 soc.cpu.decoded_imm[7]
.sym 24480 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 24481 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[7]
.sym 24485 soc.cpu.cpuregs.regs.0.0.1_RDATA[0]
.sym 24486 soc.cpu.cpuregs.regs.0.0.1_RDATA_1[0]
.sym 24487 soc.cpu.cpuregs.regs.0.0.1_RDATA_2[0]
.sym 24488 soc.cpu.cpuregs.regs.0.0.1_RDATA_3[0]
.sym 24489 soc.cpu.cpuregs.regs.0.0.1_RDATA_4[0]
.sym 24490 soc.cpu.cpuregs.regs.0.0.1_RDATA_5[0]
.sym 24491 soc.cpu.cpuregs.regs.0.0.1_RDATA_6[0]
.sym 24492 soc.cpu.cpuregs.regs.0.0.1_RDATA_7[0]
.sym 24493 soc.cpu.cpuregs.regs.0.0.0_RDATA_1_SB_LUT4_I0_O[1]
.sym 24495 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_6_O[1]
.sym 24496 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O[1]
.sym 24497 soc.cpu.instr_rdinstr
.sym 24498 $PACKER_VCC_NET
.sym 24499 soc.cpu.decoded_imm[1]
.sym 24500 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 24501 soc.cpu.cpuregs_rs1[10]
.sym 24502 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[0]
.sym 24503 soc.cpu.decoded_imm[6]
.sym 24504 soc.cpu.cpuregs_waddr[2]
.sym 24505 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 24506 soc.cpu.cpuregs_waddr[0]
.sym 24507 soc.cpu.decoded_imm[6]
.sym 24508 soc.cpu.cpuregs.regs.0.0.0_RDATA_10[0]
.sym 24509 soc.cpu.cpuregs_wrdata[7]
.sym 24510 soc.cpu.timer[18]
.sym 24511 soc.cpu.cpuregs.regs.0.0.1_RDATA_15[0]
.sym 24512 soc.cpu.decoded_imm[20]
.sym 24513 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 24514 soc.cpu.timer[20]
.sym 24515 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_24_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 24516 soc.cpu.timer[23]
.sym 24517 soc.cpu.cpuregs_waddr[3]
.sym 24518 soc.cpu.latched_compr_SB_LUT4_I1_1_O[1]
.sym 24519 soc.cpu.decoded_imm[5]
.sym 24520 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 24521 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[8]
.sym 24526 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 24527 soc.cpu.decoded_imm[9]
.sym 24528 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 24530 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 24535 soc.cpu.decoded_imm[14]
.sym 24536 soc.cpu.decoded_imm[12]
.sym 24537 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 24538 soc.cpu.decoded_imm[15]
.sym 24541 soc.cpu.decoded_imm[13]
.sym 24543 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 24544 soc.cpu.decoded_imm[8]
.sym 24545 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_19_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 24547 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 24548 soc.cpu.decoded_imm[10]
.sym 24549 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 24554 soc.cpu.decoded_imm[11]
.sym 24558 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[9]
.sym 24560 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_19_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 24561 soc.cpu.decoded_imm[8]
.sym 24562 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[8]
.sym 24564 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[10]
.sym 24566 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 24567 soc.cpu.decoded_imm[9]
.sym 24568 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[9]
.sym 24570 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[11]
.sym 24572 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 24573 soc.cpu.decoded_imm[10]
.sym 24574 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[10]
.sym 24576 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[12]
.sym 24578 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 24579 soc.cpu.decoded_imm[11]
.sym 24580 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[11]
.sym 24582 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[13]
.sym 24584 soc.cpu.decoded_imm[12]
.sym 24585 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 24586 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[12]
.sym 24588 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[14]
.sym 24590 soc.cpu.decoded_imm[13]
.sym 24591 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 24592 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[13]
.sym 24594 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[15]
.sym 24596 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 24597 soc.cpu.decoded_imm[14]
.sym 24598 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[14]
.sym 24600 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[16]
.sym 24602 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 24603 soc.cpu.decoded_imm[15]
.sym 24604 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[15]
.sym 24608 soc.cpu.cpuregs.regs.0.0.1_RDATA_8[0]
.sym 24609 soc.cpu.cpuregs.regs.0.0.1_RDATA_9[0]
.sym 24610 soc.cpu.cpuregs.regs.0.0.1_RDATA_10[0]
.sym 24611 soc.cpu.cpuregs.regs.0.0.1_RDATA_11[0]
.sym 24612 soc.cpu.cpuregs.regs.0.0.1_RDATA_12[0]
.sym 24613 soc.cpu.cpuregs.regs.0.0.1_RDATA_13[0]
.sym 24614 soc.cpu.cpuregs.regs.0.0.1_RDATA_14[0]
.sym 24615 soc.cpu.cpuregs.regs.0.0.1_RDATA_15[0]
.sym 24618 soc.cpu.decoded_imm[19]
.sym 24619 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_5_O[1]
.sym 24620 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 24622 soc.cpu.alu_out_q[22]
.sym 24623 soc.cpu.cpuregs.regs.0.0.1_RADDR_2
.sym 24624 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 24626 soc.cpu.cpuregs_rs1[15]
.sym 24628 soc.cpu.cpuregs_rs1[8]
.sym 24629 soc.cpu.cpu_state[6]
.sym 24630 soc.cpu.cpuregs_wrdata[9]
.sym 24631 soc.cpu.decoded_imm[9]
.sym 24632 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[24]
.sym 24633 soc.cpu.alu_out_SB_LUT4_O_10_I2[2]
.sym 24634 soc.cpu.cpuregs_wrdata[15]
.sym 24635 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 24636 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 24637 soc.cpu.alu_out_SB_LUT4_O_11_I2[2]
.sym 24638 soc.cpu.cpuregs_wrdata[1]
.sym 24639 soc.cpu.cpuregs_wrdata[3]
.sym 24640 soc.cpu.decoded_imm[11]
.sym 24641 soc.cpu.cpuregs_wrdata[10]
.sym 24642 soc.cpu.timer[28]
.sym 24643 soc.cpu.cpuregs.regs.0.0.1_RADDR_1
.sym 24644 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[16]
.sym 24653 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 24655 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 24661 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 24662 soc.cpu.decoded_imm[21]
.sym 24666 soc.cpu.decoded_imm[23]
.sym 24667 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 24668 soc.cpu.decoded_imm[18]
.sym 24669 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 24670 soc.cpu.decoded_imm[16]
.sym 24671 soc.cpu.decoded_imm[22]
.sym 24672 soc.cpu.decoded_imm[20]
.sym 24673 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 24674 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_11_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 24676 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 24677 soc.cpu.decoded_imm[17]
.sym 24679 soc.cpu.decoded_imm[19]
.sym 24681 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[17]
.sym 24683 soc.cpu.decoded_imm[16]
.sym 24684 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_11_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 24685 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[16]
.sym 24687 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[18]
.sym 24689 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 24690 soc.cpu.decoded_imm[17]
.sym 24691 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[17]
.sym 24693 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[19]
.sym 24695 soc.cpu.decoded_imm[18]
.sym 24696 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 24697 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[18]
.sym 24699 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[20]
.sym 24701 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 24702 soc.cpu.decoded_imm[19]
.sym 24703 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[19]
.sym 24705 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[21]
.sym 24707 soc.cpu.decoded_imm[20]
.sym 24708 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 24709 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[20]
.sym 24711 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[22]
.sym 24713 soc.cpu.decoded_imm[21]
.sym 24714 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 24715 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[21]
.sym 24717 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[23]
.sym 24719 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 24720 soc.cpu.decoded_imm[22]
.sym 24721 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[22]
.sym 24723 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[24]
.sym 24725 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 24726 soc.cpu.decoded_imm[23]
.sym 24727 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[23]
.sym 24739 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2[2]
.sym 24741 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_4_O[1]
.sym 24743 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 24744 soc.cpu.cpuregs.regs.0.0.1_RDATA_14[0]
.sym 24745 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_19_O[0]
.sym 24747 soc.cpu.cpuregs_waddr[4]
.sym 24748 soc.cpu.instr_timer
.sym 24749 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 24750 soc.cpu.decoded_imm[21]
.sym 24752 soc.cpu.pcpi_rs2[14]
.sym 24753 soc.cpu.irq_mask[13]
.sym 24754 soc.cpu.cpuregs.regs.0.0.1_RDATA_10[0]
.sym 24755 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 24756 soc.cpu.alu_out_q[21]
.sym 24757 soc.cpu.decoded_imm[22]
.sym 24758 soc.cpu.alu_out_SB_LUT4_O_26_I1[1]
.sym 24759 soc.cpu.cpuregs_wrdata[4]
.sym 24760 soc.cpu.cpuregs.wen
.sym 24761 soc.cpu.decoder_trigger
.sym 24762 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 24764 soc.cpu.alu_out_q[28]
.sym 24765 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 24766 soc.cpu.count_cycle[29]
.sym 24767 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[24]
.sym 24772 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 24774 soc.cpu.alu_out_SB_LUT4_O_26_I1[1]
.sym 24778 soc.cpu.decoded_imm[28]
.sym 24780 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 24782 soc.cpu.decoded_imm[27]
.sym 24785 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_9_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 24786 soc.cpu.alu_out_SB_LUT4_O_25_I1[1]
.sym 24788 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 24789 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 24793 soc.cpu.decoded_imm[31]
.sym 24795 soc.cpu.decoded_imm[25]
.sym 24796 soc.cpu.decoded_imm[30]
.sym 24798 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_7_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 24799 soc.cpu.decoded_imm[29]
.sym 24802 soc.cpu.decoded_imm[26]
.sym 24803 soc.cpu.decoded_imm[24]
.sym 24804 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[25]
.sym 24806 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 24807 soc.cpu.decoded_imm[24]
.sym 24808 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[24]
.sym 24810 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[26]
.sym 24812 soc.cpu.alu_out_SB_LUT4_O_26_I1[1]
.sym 24813 soc.cpu.decoded_imm[25]
.sym 24814 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[25]
.sym 24816 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[27]
.sym 24818 soc.cpu.decoded_imm[26]
.sym 24819 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_9_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 24820 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[26]
.sym 24822 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[28]
.sym 24824 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 24825 soc.cpu.decoded_imm[27]
.sym 24826 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[27]
.sym 24828 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[29]
.sym 24830 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_7_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 24831 soc.cpu.decoded_imm[28]
.sym 24832 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[28]
.sym 24834 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[30]
.sym 24836 soc.cpu.decoded_imm[29]
.sym 24837 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 24838 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[29]
.sym 24840 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[31]
.sym 24842 soc.cpu.decoded_imm[30]
.sym 24843 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 24844 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[30]
.sym 24847 soc.cpu.alu_out_SB_LUT4_O_25_I1[1]
.sym 24849 soc.cpu.decoded_imm[31]
.sym 24850 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[31]
.sym 24866 soc.cpu.instr_retirq
.sym 24869 soc.cpu.latched_compr_SB_LUT4_I1_1_I3[0]
.sym 24871 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 24872 soc.cpu.cpu_state[4]
.sym 24873 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 24874 soc.cpu.decoded_imm[28]
.sym 24875 soc.cpu.cpu_state[4]
.sym 24876 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 24878 soc.cpu.pcpi_rs2[16]
.sym 24879 soc.cpu.decoded_imm[31]
.sym 24880 soc.cpu.timer[25]
.sym 24881 soc.cpu.pcpi_rs2[20]
.sym 24882 soc.cpu.decoded_imm[30]
.sym 24883 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_3_O[2]
.sym 24884 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 24885 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 24886 soc.cpu.alu_out_SB_LUT4_O_3_I2[2]
.sym 24887 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_1_O[2]
.sym 24888 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 24889 soc.cpu.decoded_imm[24]
.sym 24895 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O[1]
.sym 24897 soc.cpu.alu_out_SB_LUT4_O_3_I2[2]
.sym 24898 soc.cpu.cpuregs_rs1[16]
.sym 24899 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 24900 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 24901 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 24903 soc.cpu.alu_out_SB_LUT4_O_10_I2[2]
.sym 24904 soc.cpu.alu_out_SB_LUT4_O_3_I2[3]
.sym 24905 soc.cpu.pcpi_rs2[20]
.sym 24906 soc.cpu.alu_out_SB_LUT4_O_10_I2[3]
.sym 24907 soc.cpu.alu_out_SB_LUT4_O_11_I2[2]
.sym 24908 soc.cpu.is_lui_auipc_jal
.sym 24909 soc.cpu.cpu_state[4]
.sym 24910 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 24911 soc.cpu.alu_out_SB_LUT4_O_11_I2[3]
.sym 24912 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 24913 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[1]
.sym 24914 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 24917 soc.cpu.pcpi_rs2[21]
.sym 24918 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_7_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 24919 soc.cpu.reg_pc[16]
.sym 24920 soc.cpu.alu_out_SB_LUT4_O_11_I2[1]
.sym 24921 soc.cpu.alu_out_SB_LUT4_O_3_I1[1]
.sym 24922 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 24924 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O[0]
.sym 24925 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 24926 soc.cpu.alu_out_SB_LUT4_O_10_I2[1]
.sym 24928 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 24929 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 24930 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 24931 soc.cpu.pcpi_rs2[20]
.sym 24934 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_7_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 24935 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[1]
.sym 24936 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 24937 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 24940 soc.cpu.alu_out_SB_LUT4_O_3_I2[3]
.sym 24941 soc.cpu.alu_out_SB_LUT4_O_3_I1[1]
.sym 24942 soc.cpu.alu_out_SB_LUT4_O_3_I2[2]
.sym 24943 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 24946 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 24947 soc.cpu.pcpi_rs2[21]
.sym 24948 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 24949 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 24952 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O[0]
.sym 24953 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 24954 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O[1]
.sym 24955 soc.cpu.cpu_state[4]
.sym 24958 soc.cpu.cpuregs_rs1[16]
.sym 24959 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 24960 soc.cpu.reg_pc[16]
.sym 24961 soc.cpu.is_lui_auipc_jal
.sym 24964 soc.cpu.alu_out_SB_LUT4_O_10_I2[3]
.sym 24965 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 24966 soc.cpu.alu_out_SB_LUT4_O_10_I2[1]
.sym 24967 soc.cpu.alu_out_SB_LUT4_O_10_I2[2]
.sym 24970 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 24971 soc.cpu.alu_out_SB_LUT4_O_11_I2[1]
.sym 24972 soc.cpu.alu_out_SB_LUT4_O_11_I2[2]
.sym 24973 soc.cpu.alu_out_SB_LUT4_O_11_I2[3]
.sym 24975 clk$SB_IO_IN_$glb_clk
.sym 24987 soc.cpu.cpuregs_rs1[29]
.sym 24988 soc.cpu.timer[29]
.sym 24989 soc.cpu.reg_pc[26]
.sym 24990 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[3]
.sym 24992 soc.cpu.cpuregs_rs1[16]
.sym 24995 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 24996 soc.cpu.is_lui_auipc_jal
.sym 24997 $PACKER_VCC_NET
.sym 24998 soc.cpu.reg_pc[15]
.sym 24999 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O_SB_LUT4_I0_O[3]
.sym 25000 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[0]
.sym 25001 soc.cpu.timer[30]
.sym 25002 soc.cpu.timer[18]
.sym 25003 soc.cpu.timer[23]
.sym 25004 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 25005 soc.cpu.timer[28]
.sym 25006 soc.cpu.timer[20]
.sym 25007 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 25008 soc.cpu.cpuregs_waddr[3]
.sym 25009 soc.cpu.timer[24]
.sym 25010 soc.cpu.latched_compr_SB_LUT4_I1_1_O[1]
.sym 25011 soc.cpu.decoded_imm[20]
.sym 25012 soc.cpu.alu_out_q[20]
.sym 25018 soc.cpu.irq_delay_SB_LUT4_I2_O[1]
.sym 25019 soc.cpu.timer[30]
.sym 25020 soc.cpu.timer[24]
.sym 25022 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 25023 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 25024 soc.cpu.timer[18]
.sym 25026 soc.cpu.timer[20]
.sym 25027 soc.cpu.timer[22]
.sym 25028 soc.cpu.timer[29]
.sym 25029 soc.cpu.timer[23]
.sym 25030 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 25031 soc.cpu.timer[28]
.sym 25032 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 25033 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 25034 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 25035 soc.cpu.irq_delay_SB_LUT4_I2_O[2]
.sym 25036 soc.cpu.irq_delay_SB_LUT4_I2_O[0]
.sym 25038 soc.cpu.timer[31]
.sym 25039 soc.cpu.timer[21]
.sym 25040 soc.cpu.timer[25]
.sym 25041 soc.cpu.timer[27]
.sym 25042 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 25043 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 25044 soc.cpu.timer[26]
.sym 25045 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 25046 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 25048 soc.cpu.timer[16]
.sym 25051 soc.cpu.irq_delay_SB_LUT4_I2_O[0]
.sym 25053 soc.cpu.irq_delay_SB_LUT4_I2_O[1]
.sym 25054 soc.cpu.irq_delay_SB_LUT4_I2_O[2]
.sym 25057 soc.cpu.timer[30]
.sym 25058 soc.cpu.timer[31]
.sym 25059 soc.cpu.timer[29]
.sym 25060 soc.cpu.timer[28]
.sym 25069 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 25070 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 25071 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 25072 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 25075 soc.cpu.timer[24]
.sym 25076 soc.cpu.timer[26]
.sym 25077 soc.cpu.timer[25]
.sym 25078 soc.cpu.timer[27]
.sym 25081 soc.cpu.timer[21]
.sym 25082 soc.cpu.timer[23]
.sym 25083 soc.cpu.timer[20]
.sym 25084 soc.cpu.timer[22]
.sym 25087 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 25088 soc.cpu.timer[16]
.sym 25089 soc.cpu.timer[18]
.sym 25090 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 25093 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 25094 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 25095 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 25096 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 25098 clk$SB_IO_IN_$glb_clk
.sym 25108 soc.cpu.irq_delay_SB_LUT4_I2_O[1]
.sym 25112 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 25113 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 25114 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[3]
.sym 25115 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 25116 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 25118 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 25119 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 25120 soc.cpu.decoder_trigger
.sym 25122 soc.cpu.irq_mask[19]
.sym 25123 UART_RX_SB_LUT4_I1_O[2]
.sym 25124 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[24]
.sym 25125 $PACKER_VCC_NET
.sym 25126 soc.cpu.cpuregs_rs1[27]
.sym 25127 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 25129 soc.cpu.cpuregs.regs.0.0.0_RADDR
.sym 25130 soc.cpu.cpuregs.regs.0.0.1_RADDR_1
.sym 25131 soc.cpu.timer[27]
.sym 25132 soc.cpu.timer[20]
.sym 25133 soc.cpu.timer[28]
.sym 25134 soc.cpu.cpuregs.regs.0.0.0_RADDR_1
.sym 25135 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 25141 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[22]
.sym 25143 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 25144 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[29]
.sym 25146 soc.cpu.reg_pc[20]
.sym 25147 soc.cpu.cpuregs_rs1[22]
.sym 25149 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[20]
.sym 25151 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 25153 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[18]
.sym 25155 soc.cpu.cpuregs.wen_SB_LUT4_O_I3[1]
.sym 25156 soc.cpu.cpuregs_rs1[20]
.sym 25157 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_11_O[1]
.sym 25160 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 25161 soc.cpu.cpuregs_rs1[18]
.sym 25163 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 25164 soc.cpu.cpu_state[4]
.sym 25165 soc.cpu.is_lui_auipc_jal
.sym 25167 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 25168 soc.cpu.instr_sw_SB_LUT4_I0_O[2]
.sym 25169 soc.cpu.cpuregs.wen
.sym 25170 soc.cpu.cpuregs_rs1[29]
.sym 25172 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_11_O[0]
.sym 25174 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 25175 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 25176 soc.cpu.cpuregs_rs1[20]
.sym 25177 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[20]
.sym 25180 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 25181 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[22]
.sym 25182 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 25183 soc.cpu.cpuregs_rs1[22]
.sym 25186 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 25187 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[29]
.sym 25188 soc.cpu.cpuregs_rs1[29]
.sym 25189 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 25192 soc.cpu.cpuregs.wen
.sym 25200 soc.cpu.instr_sw_SB_LUT4_I0_O[2]
.sym 25201 soc.cpu.cpuregs.wen_SB_LUT4_O_I3[1]
.sym 25204 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 25205 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_11_O[1]
.sym 25206 soc.cpu.cpu_state[4]
.sym 25207 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_11_O[0]
.sym 25210 soc.cpu.cpuregs_rs1[18]
.sym 25211 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[18]
.sym 25212 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 25213 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 25216 soc.cpu.is_lui_auipc_jal
.sym 25217 soc.cpu.cpuregs_rs1[20]
.sym 25218 soc.cpu.reg_pc[20]
.sym 25219 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 25221 clk$SB_IO_IN_$glb_clk
.sym 25222 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 25223 soc.cpu.cpuregs.regs.1.0.0_RDATA[1]
.sym 25224 soc.cpu.cpuregs.regs.1.0.0_RDATA_1[0]
.sym 25225 soc.cpu.cpuregs.regs.1.0.0_RDATA_2[0]
.sym 25226 soc.cpu.cpuregs.regs.1.0.0_RDATA_3[0]
.sym 25227 soc.cpu.cpuregs.regs.1.0.0_RDATA_4[0]
.sym 25228 soc.cpu.cpuregs.regs.1.0.0_RDATA_5[0]
.sym 25229 soc.cpu.cpuregs.regs.1.0.0_RDATA_6[0]
.sym 25230 soc.cpu.cpuregs.regs.1.0.0_RDATA_7[0]
.sym 25231 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I2[3]
.sym 25233 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 25234 soc.cpu.cpuregs.regs.1.0.0_RDATA_8[1]
.sym 25235 soc.cpu.cpuregs_waddr[4]
.sym 25236 soc.cpu.decoded_imm[29]
.sym 25237 soc.cpu.cpu_state[2]
.sym 25239 soc.cpu.latched_compr_SB_LUT4_I1_1_O[1]
.sym 25240 soc.cpu.alu_out_q[19]
.sym 25241 soc.cpu.instr_timer
.sym 25242 soc.cpu.decoded_imm[25]
.sym 25243 soc.cpu.pcpi_rs2[19]
.sym 25244 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 25245 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 25247 soc.cpu.cpuregs_rs1[18]
.sym 25248 soc.cpu.decoded_imm[24]
.sym 25249 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 25250 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 25251 soc.cpu.cpuregs_wrdata[28]
.sym 25252 soc.cpu.cpuregs.wen
.sym 25253 soc.cpu.cpuregs_rs1[28]
.sym 25254 soc.cpu.count_cycle[29]
.sym 25255 soc.cpu.latched_stalu
.sym 25256 soc.cpu.cpuregs_wrdata[27]
.sym 25257 soc.cpu.alu_out_SB_LUT4_O_26_I1[1]
.sym 25258 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 25266 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[31]
.sym 25267 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[30]
.sym 25268 soc.cpu.cpuregs.regs.1.0.0_RDATA_14[1]
.sym 25269 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[28]
.sym 25271 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 25279 soc.cpu.cpuregs_rs1[28]
.sym 25280 soc.cpu.cpuregs.regs.1.0.0_RDATA_8[0]
.sym 25281 soc.cpu.cpuregs_rs1[31]
.sym 25282 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 25284 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[24]
.sym 25285 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[23]
.sym 25286 soc.cpu.cpuregs.regs.1.0.0_RDATA_14[0]
.sym 25287 soc.cpu.mem_do_rinst
.sym 25288 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 25289 soc.cpu.cpuregs_rs1[30]
.sym 25291 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 25292 soc.cpu.cpuregs_rs1[24]
.sym 25293 soc.cpu.cpuregs_rs1[23]
.sym 25294 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 25295 soc.cpu.cpuregs.regs.1.0.0_RDATA_8[1]
.sym 25297 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 25298 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[30]
.sym 25299 soc.cpu.cpuregs_rs1[30]
.sym 25300 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 25303 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[23]
.sym 25304 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 25305 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 25306 soc.cpu.cpuregs_rs1[23]
.sym 25309 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 25310 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[28]
.sym 25311 soc.cpu.cpuregs_rs1[28]
.sym 25312 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 25315 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 25316 soc.cpu.cpuregs.regs.1.0.0_RDATA_14[1]
.sym 25317 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 25318 soc.cpu.cpuregs.regs.1.0.0_RDATA_14[0]
.sym 25321 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[24]
.sym 25322 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 25323 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 25324 soc.cpu.cpuregs_rs1[24]
.sym 25327 soc.cpu.mem_do_rinst
.sym 25330 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 25333 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 25334 soc.cpu.cpuregs_rs1[31]
.sym 25335 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[31]
.sym 25336 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 25339 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 25340 soc.cpu.cpuregs.regs.1.0.0_RDATA_8[1]
.sym 25341 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 25342 soc.cpu.cpuregs.regs.1.0.0_RDATA_8[0]
.sym 25344 clk$SB_IO_IN_$glb_clk
.sym 25345 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 25346 soc.cpu.cpuregs.regs.1.0.0_RDATA_8[0]
.sym 25347 soc.cpu.cpuregs.regs.1.0.0_RDATA_9[0]
.sym 25348 soc.cpu.cpuregs.regs.1.0.0_RDATA_10[0]
.sym 25349 soc.cpu.cpuregs.regs.1.0.0_RDATA_11[0]
.sym 25350 soc.cpu.cpuregs.regs.1.0.0_RDATA_12[0]
.sym 25351 soc.cpu.cpuregs.regs.1.0.0_RDATA_13[0]
.sym 25352 soc.cpu.cpuregs.regs.1.0.0_RDATA_14[0]
.sym 25353 soc.cpu.cpuregs.regs.1.0.0_RDATA_15[0]
.sym 25354 soc.cpu.decoded_imm[18]
.sym 25356 soc.cpu.latched_stalu
.sym 25358 soc.cpu.decoded_imm[31]
.sym 25359 soc.cpu.instr_retirq
.sym 25360 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 25362 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 25363 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 25364 soc.cpu.do_waitirq_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 25365 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_11_I3[1]
.sym 25366 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[1]
.sym 25367 soc.cpu.instr_retirq
.sym 25368 soc.cpu.cpu_state[4]
.sym 25369 soc.cpu.latched_compr_SB_LUT4_I1_1_O[1]
.sym 25370 soc.cpu.cpu_state[3]
.sym 25371 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_3_O[2]
.sym 25372 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 25373 soc.cpu.decoded_imm[30]
.sym 25374 soc.cpu.cpuregs.regs.1.0.0_RDATA_4[0]
.sym 25375 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_1_O[2]
.sym 25376 soc.cpu.cpuregs.regs.1.0.0_RDATA_5[0]
.sym 25377 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 25378 soc.cpu.decoded_imm[31]
.sym 25379 soc.cpu.cpuregs_rs1[23]
.sym 25380 soc.cpu.cpuregs_wrdata[24]
.sym 25381 soc.cpu.cpuregs.wen
.sym 25387 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O[0]
.sym 25390 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 25392 soc.cpu.decoded_imm[29]
.sym 25394 soc.cpu.cpuregs.regs.1.0.0_RDATA_7[0]
.sym 25395 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_7_O[0]
.sym 25396 soc.cpu.is_lui_auipc_jal
.sym 25397 soc.cpu.cpuregs.regs.1.0.0_RDATA_2[0]
.sym 25398 soc.cpu.reg_pc[24]
.sym 25399 soc.cpu.cpuregs_rs1[24]
.sym 25400 soc.cpu.cpuregs.regs.1.0.0_RDATA_2[1]
.sym 25401 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_9_O[0]
.sym 25402 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 25403 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_9_O[1]
.sym 25405 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 25406 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 25407 soc.cpu.cpuregs.regs.1.0.0_RDATA_7[1]
.sym 25408 soc.cpu.decoded_imm[24]
.sym 25409 soc.cpu.cpuregs.regs.1.0.0_RDATA_2_SB_LUT4_I0_O[1]
.sym 25411 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O[1]
.sym 25412 soc.cpu.cpuregs.regs.1.0.0_RDATA_7_SB_LUT4_I0_O[1]
.sym 25413 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 25414 soc.cpu.cpu_state[4]
.sym 25417 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 25418 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_7_O[1]
.sym 25420 soc.cpu.is_lui_auipc_jal
.sym 25421 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 25422 soc.cpu.reg_pc[24]
.sym 25423 soc.cpu.cpuregs_rs1[24]
.sym 25426 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 25427 soc.cpu.cpuregs.regs.1.0.0_RDATA_7[1]
.sym 25428 soc.cpu.cpuregs.regs.1.0.0_RDATA_7[0]
.sym 25429 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 25432 soc.cpu.cpuregs.regs.1.0.0_RDATA_2_SB_LUT4_I0_O[1]
.sym 25433 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 25435 soc.cpu.decoded_imm[29]
.sym 25438 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_7_O[0]
.sym 25439 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_7_O[1]
.sym 25440 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 25441 soc.cpu.cpu_state[4]
.sym 25444 soc.cpu.cpu_state[4]
.sym 25445 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O[1]
.sym 25446 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O[0]
.sym 25447 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 25450 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 25452 soc.cpu.decoded_imm[24]
.sym 25453 soc.cpu.cpuregs.regs.1.0.0_RDATA_7_SB_LUT4_I0_O[1]
.sym 25456 soc.cpu.cpuregs.regs.1.0.0_RDATA_2[1]
.sym 25457 soc.cpu.cpuregs.regs.1.0.0_RDATA_2[0]
.sym 25458 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 25459 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 25462 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 25463 soc.cpu.cpu_state[4]
.sym 25464 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_9_O[0]
.sym 25465 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_9_O[1]
.sym 25466 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 25467 clk$SB_IO_IN_$glb_clk
.sym 25469 soc.cpu.cpuregs.regs.1.0.1_RDATA[0]
.sym 25470 soc.cpu.cpuregs.regs.1.0.1_RDATA_1[0]
.sym 25471 soc.cpu.cpuregs.regs.1.0.1_RDATA_2[0]
.sym 25472 soc.cpu.cpuregs.regs.1.0.1_RDATA_3[0]
.sym 25473 soc.cpu.cpuregs.regs.1.0.1_RDATA_4[0]
.sym 25474 soc.cpu.cpuregs.regs.1.0.1_RDATA_5[0]
.sym 25475 soc.cpu.cpuregs.regs.1.0.1_RDATA_6[0]
.sym 25476 soc.cpu.cpuregs.regs.1.0.1_RDATA_7[0]
.sym 25478 soc.cpu.decoded_imm[16]
.sym 25481 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 25482 $PACKER_VCC_NET
.sym 25483 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 25484 soc.cpu.reg_pc[24]
.sym 25485 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[1]
.sym 25486 soc.cpu.cpu_state[6]
.sym 25488 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_11_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 25489 soc.cpu.cpuregs_waddr[0]
.sym 25490 soc.cpu.cpuregs_wrdata[23]
.sym 25491 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O[0]
.sym 25492 soc.cpu.is_lui_auipc_jal
.sym 25493 soc.cpu.cpuregs_rs1[24]
.sym 25494 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 25495 soc.cpu.cpuregs_waddr[3]
.sym 25496 soc.cpu.cpuregs_wrdata[21]
.sym 25497 soc.cpu.latched_compr_SB_LUT4_I1_1_O[1]
.sym 25500 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 25501 soc.cpu.alu_out_q[31]
.sym 25502 soc.cpu.cpuregs_wrdata[20]
.sym 25503 soc.cpu.decoded_imm[20]
.sym 25504 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 25510 soc.cpu.cpuregs.regs.1.0.0_RDATA_8[1]
.sym 25511 soc.cpu.cpuregs.regs.1.0.0_RDATA_5_SB_LUT4_I0_O[1]
.sym 25516 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 25518 soc.cpu.cpuregs.regs.1.0.0_RDATA_14[1]
.sym 25519 soc.cpu.cpuregs.regs.1.0.1_RDATA_2[0]
.sym 25520 soc.cpu.cpuregs.regs.1.0.0_RDATA_2[1]
.sym 25521 soc.cpu.decoded_imm[26]
.sym 25523 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 25524 soc.cpu.cpuregs.regs.1.0.0_RDATA_7[1]
.sym 25525 soc.cpu.cpuregs_rs1[29]
.sym 25526 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 25527 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 25528 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 25529 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 25530 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_6_O[0]
.sym 25531 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 25532 soc.cpu.cpuregs.regs.1.0.1_RDATA_14[0]
.sym 25533 soc.cpu.reg_pc[29]
.sym 25534 soc.cpu.cpuregs.regs.1.0.1_RDATA_8[0]
.sym 25535 soc.cpu.cpuregs.regs.1.0.0_RDATA_5[1]
.sym 25536 soc.cpu.cpuregs.regs.1.0.0_RDATA_5[0]
.sym 25537 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 25538 soc.cpu.is_lui_auipc_jal
.sym 25539 soc.cpu.cpu_state[4]
.sym 25540 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_6_O[1]
.sym 25541 soc.cpu.cpuregs.regs.1.0.1_RDATA_7[0]
.sym 25543 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 25544 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 25545 soc.cpu.cpuregs.regs.1.0.1_RDATA_14[0]
.sym 25546 soc.cpu.cpuregs.regs.1.0.0_RDATA_14[1]
.sym 25549 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 25550 soc.cpu.cpuregs.regs.1.0.0_RDATA_5[1]
.sym 25551 soc.cpu.cpuregs.regs.1.0.0_RDATA_5[0]
.sym 25552 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 25555 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 25556 soc.cpu.cpuregs.regs.1.0.1_RDATA_8[0]
.sym 25557 soc.cpu.cpuregs.regs.1.0.0_RDATA_8[1]
.sym 25558 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 25561 soc.cpu.cpuregs.regs.1.0.0_RDATA_5_SB_LUT4_I0_O[1]
.sym 25562 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 25564 soc.cpu.decoded_imm[26]
.sym 25567 soc.cpu.cpuregs.regs.1.0.1_RDATA_7[0]
.sym 25568 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 25569 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 25570 soc.cpu.cpuregs.regs.1.0.0_RDATA_7[1]
.sym 25573 soc.cpu.reg_pc[29]
.sym 25574 soc.cpu.cpuregs_rs1[29]
.sym 25575 soc.cpu.is_lui_auipc_jal
.sym 25576 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 25579 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_6_O[0]
.sym 25580 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 25581 soc.cpu.cpu_state[4]
.sym 25582 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_6_O[1]
.sym 25585 soc.cpu.cpuregs.regs.1.0.0_RDATA_2[1]
.sym 25586 soc.cpu.cpuregs.regs.1.0.1_RDATA_2[0]
.sym 25587 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 25588 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 25589 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 25590 clk$SB_IO_IN_$glb_clk
.sym 25592 soc.cpu.cpuregs.regs.1.0.1_RDATA_8[0]
.sym 25593 soc.cpu.cpuregs.regs.1.0.1_RDATA_9[0]
.sym 25594 soc.cpu.cpuregs.regs.1.0.1_RDATA_10[0]
.sym 25595 soc.cpu.cpuregs.regs.1.0.1_RDATA_11[0]
.sym 25596 soc.cpu.cpuregs.regs.1.0.1_RDATA_12[0]
.sym 25597 soc.cpu.cpuregs.regs.1.0.1_RDATA_13[0]
.sym 25598 soc.cpu.cpuregs.regs.1.0.1_RDATA_14[0]
.sym 25599 soc.cpu.cpuregs.regs.1.0.1_RDATA_15[0]
.sym 25602 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_8_O[1]
.sym 25604 soc.cpu.cpuregs_rs1[17]
.sym 25605 soc.cpu.cpuregs_wrdata[27]
.sym 25606 soc.cpu.cpuregs_rs1[28]
.sym 25608 soc.cpu.cpuregs.regs.1.0.0_RDATA_2[1]
.sym 25609 soc.cpu.decoded_imm[26]
.sym 25610 soc.cpu.cpuregs_rs1[23]
.sym 25611 soc.cpu.decoded_imm[17]
.sym 25612 soc.cpu.cpuregs_wrdata[30]
.sym 25615 soc.cpu.cpuregs.regs.1.0.1_RDATA_2[0]
.sym 25616 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_6_O[0]
.sym 25617 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 25618 soc.cpu.cpuregs_rs1[27]
.sym 25619 soc.cpu.timer[27]
.sym 25620 $PACKER_VCC_NET
.sym 25621 soc.cpu.cpuregs.regs.0.0.1_RADDR_1
.sym 25622 soc.cpu.cpuregs.regs.1.0.1_RDATA_5[0]
.sym 25623 $PACKER_VCC_NET
.sym 25624 $PACKER_VCC_NET
.sym 25625 soc.cpu.latched_compr_SB_LUT4_I1_1_O[1]
.sym 25626 soc.cpu.cpuregs_wrdata[18]
.sym 25627 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 25634 soc.cpu.cpuregs_wrdata[23]
.sym 25635 soc.cpu.cpuregs_rs1[23]
.sym 25636 soc.cpu.cpuregs_wrdata[24]
.sym 25637 soc.cpu.cpuregs.regs.1.0.1_RDATA_4[0]
.sym 25638 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 25640 soc.cpu.cpu_state[4]
.sym 25642 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_8_O[0]
.sym 25643 soc.cpu.reg_pc[23]
.sym 25644 soc.cpu.cpuregs.regs.1.0.0_RDATA_4[1]
.sym 25645 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_1_O[2]
.sym 25646 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 25647 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_1_O[1]
.sym 25648 soc.cpu.cpu_state[4]
.sym 25649 soc.cpu.cpuregs.regs.1.0.0_RDATA_4[0]
.sym 25650 soc.cpu.is_lui_auipc_jal
.sym 25651 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 25652 soc.cpu.cpuregs.regs.1.0.0_RDATA_4[1]
.sym 25653 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 25655 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_8_O[1]
.sym 25657 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 25659 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 25661 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 25662 soc.cpu.cpuregs_wrdata[27]
.sym 25667 soc.cpu.cpuregs_wrdata[23]
.sym 25672 soc.cpu.reg_pc[23]
.sym 25673 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 25674 soc.cpu.is_lui_auipc_jal
.sym 25675 soc.cpu.cpuregs_rs1[23]
.sym 25678 soc.cpu.cpuregs.regs.1.0.0_RDATA_4[1]
.sym 25679 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 25680 soc.cpu.cpuregs.regs.1.0.0_RDATA_4[0]
.sym 25681 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 25685 soc.cpu.cpuregs_wrdata[27]
.sym 25690 soc.cpu.cpu_state[4]
.sym 25691 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_1_O[2]
.sym 25692 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 25693 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_1_O[1]
.sym 25696 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 25697 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 25698 soc.cpu.cpuregs.regs.1.0.0_RDATA_4[1]
.sym 25699 soc.cpu.cpuregs.regs.1.0.1_RDATA_4[0]
.sym 25705 soc.cpu.cpuregs_wrdata[24]
.sym 25708 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 25709 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_8_O[0]
.sym 25710 soc.cpu.cpu_state[4]
.sym 25711 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_8_O[1]
.sym 25713 clk$SB_IO_IN_$glb_clk
.sym 25724 soc.cpu.decoded_imm[8]
.sym 25727 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 25728 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 25729 soc.cpu.reg_pc[23]
.sym 25730 soc.cpu.cpuregs_wrdata[24]
.sym 25731 soc.cpu.decoded_imm[23]
.sym 25732 soc.cpu.cpu_state[2]
.sym 25733 soc.cpu.cpuregs_rs1[30]
.sym 25735 soc.cpu.cpuregs_rs1[31]
.sym 25736 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_9_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 25737 soc.cpu.cpuregs_waddr[4]
.sym 25738 soc.cpu.cpuregs_wrdata[23]
.sym 25741 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 25742 soc.cpu.cpuregs_wrdata[28]
.sym 25743 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 25744 soc.cpu.instr_retirq
.sym 25745 soc.cpu.cpuregs.wen
.sym 25746 soc.cpu.count_cycle[29]
.sym 25747 soc.cpu.latched_stalu
.sym 25748 soc.cpu.cpuregs_wrdata[27]
.sym 25749 soc.cpu.cpuregs.regs.1.0.1_RDATA_15[0]
.sym 25750 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 25756 soc.cpu.cpu_state[4]
.sym 25757 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_3_O[1]
.sym 25758 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_O[1]
.sym 25759 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_5_O[0]
.sym 25761 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 25762 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_4_O[0]
.sym 25763 soc.cpu.cpu_state[4]
.sym 25765 soc.cpu.cpuregs.regs.1.0.0_RDATA_5[1]
.sym 25766 soc.cpu.cpuregs.regs.1.0.0_RDATA_4_SB_LUT4_I0_O[1]
.sym 25767 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 25768 soc.cpu.decoded_imm[27]
.sym 25769 soc.cpu.cpu_state[4]
.sym 25770 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 25772 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_O[2]
.sym 25774 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 25775 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 25776 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_5_O[1]
.sym 25777 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 25778 soc.cpu.irq_delay_SB_LUT4_I2_O[2]
.sym 25781 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 25782 soc.cpu.cpuregs.regs.1.0.1_RDATA_5[0]
.sym 25785 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_3_O[2]
.sym 25786 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_4_O[1]
.sym 25787 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 25789 soc.cpu.cpuregs.regs.1.0.0_RDATA_5[1]
.sym 25790 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 25791 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 25792 soc.cpu.cpuregs.regs.1.0.1_RDATA_5[0]
.sym 25795 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_5_O[0]
.sym 25796 soc.cpu.cpu_state[4]
.sym 25797 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 25798 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_5_O[1]
.sym 25802 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 25803 soc.cpu.irq_delay_SB_LUT4_I2_O[2]
.sym 25807 soc.cpu.decoded_imm[27]
.sym 25809 soc.cpu.cpuregs.regs.1.0.0_RDATA_4_SB_LUT4_I0_O[1]
.sym 25810 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 25813 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_O[2]
.sym 25814 soc.cpu.cpu_state[4]
.sym 25815 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_O[1]
.sym 25816 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 25819 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 25820 soc.cpu.cpu_state[4]
.sym 25821 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_3_O[1]
.sym 25822 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_3_O[2]
.sym 25825 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 25826 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 25831 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 25832 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_4_O[0]
.sym 25833 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_4_O[1]
.sym 25834 soc.cpu.cpu_state[4]
.sym 25835 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 25836 clk$SB_IO_IN_$glb_clk
.sym 25850 soc.cpu.cpuregs_rs1[24]
.sym 25851 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 25852 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 25853 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 25855 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 25856 soc.cpu.latched_compr_SB_LUT4_I1_1_O[1]
.sym 25857 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 25858 soc.cpu.alu_out_q[30]
.sym 25859 soc.cpu.cpu_state[4]
.sym 25860 soc.cpu.cpu_state[4]
.sym 25861 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 25863 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[3]
.sym 25864 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D[0]
.sym 25865 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 25866 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 25867 soc.cpu.cpu_state[3]
.sym 25869 soc.cpu.decoded_imm[30]
.sym 25870 soc.cpu.cpuregs_rs1[25]
.sym 25871 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_3_O[2]
.sym 25872 soc.cpu.latched_stalu
.sym 25879 soc.cpu.cpuregs_rs1[26]
.sym 25880 soc.cpu.reg_pc[31]
.sym 25881 soc.cpu.cpuregs_rs1[27]
.sym 25883 soc.cpu.reg_pc[28]
.sym 25885 soc.cpu.count_cycle[27]
.sym 25887 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 25888 soc.cpu.cpuregs_rs1[28]
.sym 25889 soc.cpu.timer[27]
.sym 25891 soc.cpu.is_lui_auipc_jal
.sym 25892 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 25893 soc.cpu.reg_pc[26]
.sym 25895 soc.cpu.cpuregs_rs1[31]
.sym 25896 soc.cpu.cpuregs_rs1[25]
.sym 25897 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 25899 soc.cpu.instr_timer
.sym 25900 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 25902 soc.cpu.reg_pc[27]
.sym 25903 soc.cpu.instr_maskirq
.sym 25904 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 25907 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 25908 soc.cpu.irq_mask[27]
.sym 25910 soc.cpu.reg_pc[25]
.sym 25912 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 25913 soc.cpu.is_lui_auipc_jal
.sym 25914 soc.cpu.reg_pc[25]
.sym 25915 soc.cpu.cpuregs_rs1[25]
.sym 25918 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 25919 soc.cpu.reg_pc[28]
.sym 25920 soc.cpu.is_lui_auipc_jal
.sym 25921 soc.cpu.cpuregs_rs1[28]
.sym 25924 soc.cpu.cpuregs_rs1[31]
.sym 25925 soc.cpu.reg_pc[31]
.sym 25926 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 25927 soc.cpu.is_lui_auipc_jal
.sym 25930 soc.cpu.is_lui_auipc_jal
.sym 25931 soc.cpu.cpuregs_rs1[26]
.sym 25932 soc.cpu.reg_pc[26]
.sym 25933 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 25936 soc.cpu.instr_timer
.sym 25937 soc.cpu.timer[27]
.sym 25938 soc.cpu.irq_mask[27]
.sym 25939 soc.cpu.instr_maskirq
.sym 25943 soc.cpu.cpuregs_rs1[27]
.sym 25948 soc.cpu.cpuregs_rs1[27]
.sym 25949 soc.cpu.is_lui_auipc_jal
.sym 25950 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 25951 soc.cpu.reg_pc[27]
.sym 25954 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 25955 soc.cpu.count_cycle[27]
.sym 25956 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 25957 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 25958 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 25959 clk$SB_IO_IN_$glb_clk
.sym 25960 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 25973 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 25975 soc.cpu.irq_mask[27]
.sym 25977 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I3_SB_LUT4_O_I1[1]
.sym 25979 soc.cpu.cpuregs.regs.1.0.0_RDATA_5[1]
.sym 25981 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 25982 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[0]
.sym 25983 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I1_SB_LUT4_O_1_I3[2]
.sym 25985 soc.cpu.instr_timer
.sym 25987 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 25989 soc.cpu.instr_maskirq
.sym 25995 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 26007 soc.cpu.instr_maskirq
.sym 26008 soc.cpu.instr_rdcycle
.sym 26009 soc.cpu.cpuregs_rs1[27]
.sym 26010 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 26011 soc.cpu.instr_timer
.sym 26013 soc.cpu.cpu_state[2]
.sym 26014 soc.cpu.instr_retirq
.sym 26015 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 26016 soc.cpu.count_cycle[29]
.sym 26017 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 26021 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 26023 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[3]
.sym 26025 soc.cpu.timer[29]
.sym 26027 soc.cpu.irq_mask[29]
.sym 26029 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 26032 soc.cpu.cpuregs_rs1[29]
.sym 26036 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 26037 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 26038 soc.cpu.count_cycle[29]
.sym 26043 soc.cpu.cpuregs_rs1[29]
.sym 26047 soc.cpu.cpu_state[2]
.sym 26048 soc.cpu.instr_retirq
.sym 26049 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 26050 soc.cpu.cpuregs_rs1[27]
.sym 26053 soc.cpu.instr_maskirq
.sym 26054 soc.cpu.irq_mask[29]
.sym 26055 soc.cpu.timer[29]
.sym 26056 soc.cpu.instr_timer
.sym 26065 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 26067 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[3]
.sym 26078 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 26080 soc.cpu.instr_rdcycle
.sym 26081 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 26082 clk$SB_IO_IN_$glb_clk
.sym 26083 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 26093 soc.cpu.decoded_imm[19]
.sym 26096 soc.cpu.latched_stalu
.sym 26097 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 26098 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 26099 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 26100 soc.cpu.cpuregs.regs.1.0.0_RDATA_2[1]
.sym 26102 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I3[2]
.sym 26103 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 26104 soc.cpu.instr_rdcycle
.sym 26105 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[3]
.sym 26110 soc.cpu.latched_stalu
.sym 26115 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 26116 $PACKER_VCC_NET
.sym 26127 soc.cpu.latched_stalu_SB_DFFESR_Q_E
.sym 26136 soc.cpu.cpu_state[1]
.sym 26137 soc.cpu.cpu_state[3]
.sym 26138 UART_RX_SB_LUT4_I1_O[2]
.sym 26155 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 26164 soc.cpu.cpu_state[3]
.sym 26165 soc.cpu.cpu_state[1]
.sym 26166 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 26167 UART_RX_SB_LUT4_I1_O[2]
.sym 26190 soc.cpu.cpu_state[3]
.sym 26204 soc.cpu.latched_stalu_SB_DFFESR_Q_E
.sym 26205 clk$SB_IO_IN_$glb_clk
.sym 26206 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 26221 soc.cpu.latched_stalu
.sym 26222 soc.cpu.cpu_state[1]
.sym 26223 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 26224 soc.cpu.alu_out_q[27]
.sym 26225 soc.cpu.timer[28]
.sym 26226 soc.cpu.instr_jalr
.sym 26230 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 26238 soc.cpu.latched_stalu
.sym 26343 soc.cpu.instr_slli_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 26345 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 26346 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 26347 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 26349 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 26353 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 26465 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 26467 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 26527 soc.cpu.resetn_SB_LUT4_I3_O
.sym 26547 soc.cpu.resetn_SB_LUT4_I3_O
.sym 26554 $PACKER_GND_NET
.sym 26629 iomem_wdata[8]
.sym 26630 iomem_wdata[24]
.sym 26632 iomem_wdata[25]
.sym 26633 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[2]
.sym 26634 iomem_wdata[9]
.sym 26635 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[2]
.sym 26675 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[0]
.sym 26680 $PACKER_GND_NET
.sym 26701 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 26702 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 26713 soc.cpu.reg_op2_SB_DFFE_Q_29_D_SB_LUT4_O_I2[1]
.sym 26720 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 26723 soc.cpu.count_instr[4]
.sym 26725 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 26768 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 26771 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[2]
.sym 26772 soc.cpu.cpuregs.regs.1.0.0_RDATA_8_SB_LUT4_O_I3[2]
.sym 26773 soc.cpu.reg_op2_SB_DFFE_Q_29_D_SB_LUT4_O_I2[1]
.sym 26774 soc.cpu.cpuregs.regs.0.0.0_RDATA_13[1]
.sym 26812 soc.cpu.mem_rdata_SB_LUT4_O_10_I0_SB_LUT4_O_I0[2]
.sym 26813 soc.cpu.alu_out_SB_LUT4_O_20_I1[2]
.sym 26814 iomem_addr[15]
.sym 26816 iomem_wdata[8]
.sym 26818 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 26823 soc.cpu.cpuregs.regs.0.0.0_RDATA_13[0]
.sym 26826 soc.cpu.cpuregs_wrdata[2]
.sym 26827 iomem_wdata[9]
.sym 26831 iomem_wdata[18]
.sym 26832 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 26870 soc.cpu.count_instr[1]
.sym 26871 soc.cpu.count_instr[2]
.sym 26872 soc.cpu.count_instr[3]
.sym 26873 soc.cpu.count_instr[4]
.sym 26874 soc.cpu.count_instr[5]
.sym 26875 soc.cpu.count_instr[6]
.sym 26876 soc.cpu.count_instr[7]
.sym 26911 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 26912 iomem_wdata[10]
.sym 26916 iomem_addr[16]
.sym 26917 UART_RX_SB_LUT4_I1_O[2]
.sym 26919 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_19_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 26920 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 26922 soc.cpu.cpuregs_raddr2[4]
.sym 26925 soc.cpu.pcpi_rs2[8]
.sym 26926 iomem_addr[5]
.sym 26928 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 26933 soc.cpu.cpuregs.regs.0.0.0_RDATA_13[1]
.sym 26971 soc.cpu.count_instr[8]
.sym 26972 soc.cpu.count_instr[9]
.sym 26973 soc.cpu.count_instr[10]
.sym 26974 soc.cpu.count_instr[11]
.sym 26975 soc.cpu.count_instr[12]
.sym 26976 soc.cpu.count_instr[13]
.sym 26977 soc.cpu.count_instr[14]
.sym 26978 soc.cpu.count_instr[15]
.sym 27013 soc.cpu.count_cycle[4]
.sym 27015 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 27016 soc.cpu.count_instr[3]
.sym 27017 soc.cpu.count_cycle[5]
.sym 27020 soc.cpu.mem_rdata_SB_LUT4_O_4_I0_SB_LUT4_O_I3[3]
.sym 27021 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 27024 soc.cpu.count_instr[2]
.sym 27027 soc.cpu.count_instr[23]
.sym 27036 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 27073 soc.cpu.count_instr[16]
.sym 27074 soc.cpu.count_instr[17]
.sym 27075 soc.cpu.count_instr[18]
.sym 27076 soc.cpu.count_instr[19]
.sym 27077 soc.cpu.count_instr[20]
.sym 27078 soc.cpu.count_instr[21]
.sym 27079 soc.cpu.count_instr[22]
.sym 27080 soc.cpu.count_instr[23]
.sym 27113 soc.cpu.instr_rdinstr
.sym 27115 UART_RX_SB_LUT4_I1_O[2]
.sym 27116 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 27117 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 27118 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_23_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 27120 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 27121 soc.cpu.mem_la_wdata[3]
.sym 27127 soc.cpu.count_instr[10]
.sym 27129 soc.cpu.count_instr[31]
.sym 27130 soc.cpu.count_instr[21]
.sym 27131 soc.cpu.count_instr[24]
.sym 27132 soc.cpu.count_instr[22]
.sym 27133 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 27136 soc.cpu.count_instr[16]
.sym 27137 soc.cpu.count_instr[4]
.sym 27175 soc.cpu.count_instr[24]
.sym 27176 soc.cpu.count_instr[25]
.sym 27177 soc.cpu.count_instr[26]
.sym 27178 soc.cpu.count_instr[27]
.sym 27179 soc.cpu.count_instr[28]
.sym 27180 soc.cpu.count_instr[29]
.sym 27181 soc.cpu.count_instr[30]
.sym 27182 soc.cpu.count_instr[31]
.sym 27217 soc.cpu.decoded_imm[3]
.sym 27218 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 27220 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 27221 soc.cpu.pcpi_rs2[14]
.sym 27222 soc.cpu.cpuregs.regs.0.0.0_RDATA_12[1]
.sym 27223 soc.cpu.cpuregs_wrdata[3]
.sym 27224 iomem_wdata[21]
.sym 27227 iomem_wdata[30]
.sym 27230 soc.cpu.cpuregs.regs.0.0.0_RDATA_13[0]
.sym 27234 soc.cpu.cpuregs_wrdata[2]
.sym 27236 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_24_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 27237 soc.cpu.pcpi_rs2[20]
.sym 27238 soc.cpu.instr_rdinstr
.sym 27277 soc.cpu.count_instr[32]
.sym 27278 soc.cpu.count_instr[33]
.sym 27279 soc.cpu.count_instr[34]
.sym 27280 soc.cpu.count_instr[35]
.sym 27281 soc.cpu.count_instr[36]
.sym 27282 soc.cpu.count_instr[37]
.sym 27283 soc.cpu.count_instr[38]
.sym 27284 soc.cpu.count_instr[39]
.sym 27317 soc.cpu.cpuregs.regs.0.0.1_RDATA_11[0]
.sym 27319 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 27321 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 27322 soc.cpu.reg_pc[3]
.sym 27323 soc.cpu.count_cycle[29]
.sym 27325 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 27326 soc.cpu.reg_pc[6]
.sym 27329 soc.cpu.cpuregs_rs1[3]
.sym 27330 soc.cpu.cpuregs_rs1[1]
.sym 27332 soc.cpu.pcpi_rs2[8]
.sym 27333 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_23_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 27335 soc.cpu.count_instr[28]
.sym 27336 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 27337 soc.cpu.count_instr[29]
.sym 27338 iomem_addr[5]
.sym 27340 soc.cpu.count_instr[20]
.sym 27341 soc.cpu.count_instr[43]
.sym 27379 soc.cpu.count_instr[40]
.sym 27380 soc.cpu.count_instr[41]
.sym 27381 soc.cpu.count_instr[42]
.sym 27382 soc.cpu.count_instr[43]
.sym 27383 soc.cpu.count_instr[44]
.sym 27384 soc.cpu.count_instr[45]
.sym 27385 soc.cpu.count_instr[46]
.sym 27386 soc.cpu.count_instr[47]
.sym 27419 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 27420 soc.cpu.cpuregs.regs.0.0.1_RDATA_12[0]
.sym 27424 soc.cpu.mem_rdata_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 27425 soc.cpu.count_cycle[37]
.sym 27426 soc.cpu.count_instr[39]
.sym 27427 soc.cpu.alu_out_q[4]
.sym 27428 soc.cpu.count_instr[32]
.sym 27429 UART_RX_SB_LUT4_I1_O[2]
.sym 27430 soc.cpu.count_instr[33]
.sym 27432 soc.cpu.count_instr[34]
.sym 27434 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 27435 soc.cpu.count_instr[23]
.sym 27437 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 27439 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 27440 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 27441 soc.cpu.count_cycle[26]
.sym 27444 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 27481 soc.cpu.count_instr[48]
.sym 27482 soc.cpu.count_instr[49]
.sym 27483 soc.cpu.count_instr[50]
.sym 27484 soc.cpu.count_instr[51]
.sym 27485 soc.cpu.count_instr[52]
.sym 27486 soc.cpu.count_instr[53]
.sym 27487 soc.cpu.count_instr[54]
.sym 27488 soc.cpu.count_instr[55]
.sym 27523 soc.cpu.mem_la_wdata[3]
.sym 27524 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 27526 soc.cpu.irq_mask[2]
.sym 27527 soc.cpu.reg_pc[1]
.sym 27528 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 27529 soc.cpu.timer[1]
.sym 27532 soc.cpu.count_instr[41]
.sym 27533 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 27536 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 27537 soc.cpu.cpuregs.regs.0.0.1_RDATA_9[0]
.sym 27538 soc.cpu.count_instr[53]
.sym 27539 soc.cpu.count_instr[24]
.sym 27540 soc.cpu.count_instr[22]
.sym 27541 soc.cpu.count_instr[45]
.sym 27542 soc.cpu.count_instr[31]
.sym 27543 soc.cpu.count_instr[46]
.sym 27544 soc.cpu.count_instr[16]
.sym 27545 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 27546 soc.cpu.count_instr[21]
.sym 27583 soc.cpu.count_instr[56]
.sym 27584 soc.cpu.count_instr[57]
.sym 27585 soc.cpu.count_instr[58]
.sym 27586 soc.cpu.count_instr[59]
.sym 27587 soc.cpu.count_instr[60]
.sym 27588 soc.cpu.count_instr[61]
.sym 27589 soc.cpu.count_instr[62]
.sym 27590 soc.cpu.count_instr[63]
.sym 27625 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[0]
.sym 27626 soc.cpu.timer[4]
.sym 27627 soc.cpu.alu_out_q[7]
.sym 27628 soc.cpu.pcpi_rs2[14]
.sym 27629 soc.cpu.cpuregs_rs1[4]
.sym 27630 soc.cpu.reg_pc[2]
.sym 27632 soc.cpu.pcpi_rs2[14]
.sym 27635 soc.cpu.decoded_imm[4]
.sym 27636 soc.cpu.irq_pending[1]
.sym 27637 soc.cpu.pcpi_rs2[20]
.sym 27638 soc.cpu.instr_rdinstr
.sym 27639 soc.cpu.cpuregs_wrdata[12]
.sym 27640 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 27641 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 27642 soc.cpu.instr_rdcycleh
.sym 27643 soc.cpu.cpuregs_rs1[10]
.sym 27645 soc.cpu.cpuregs.regs.0.0.0_RDATA_13[0]
.sym 27646 soc.cpu.cpuregs_wrdata[2]
.sym 27647 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[0]
.sym 27648 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 27685 soc.cpu.cpuregs_rs1[6]
.sym 27686 soc.cpu.cpuregs.regs.0.0.0_RDATA_9[1]
.sym 27687 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 27688 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 27689 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 27690 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 27691 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 27692 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 27723 soc.cpu.count_cycle[62]
.sym 27726 soc.cpu.count_cycle[62]
.sym 27731 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2[3]
.sym 27732 soc.cpu.cpuregs_wrdata[4]
.sym 27733 soc.cpu.reg_pc[8]
.sym 27734 soc.cpu.cpu_state[4]
.sym 27735 soc.cpu.cpuregs_wrdata[4]
.sym 27736 soc.cpu.cpu_state[6]
.sym 27739 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 27740 soc.cpu.cpuregs.regs.0.0.0_RADDR
.sym 27741 soc.cpu.count_instr[29]
.sym 27742 soc.cpu.cpuregs_wrdata[11]
.sym 27743 soc.cpu.count_cycle[51]
.sym 27744 soc.cpu.count_instr[20]
.sym 27745 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 27746 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_23_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 27747 soc.cpu.pcpi_rs2[8]
.sym 27748 soc.cpu.count_instr[28]
.sym 27749 soc.cpu.count_instr[63]
.sym 27750 soc.cpu.cpuregs_rs1[10]
.sym 27787 soc.cpu.cpuregs.regs.0.0.0_RDATA_5_SB_LUT4_I0_O[1]
.sym 27788 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 27789 soc.cpu.pcpi_rs2[8]
.sym 27790 soc.cpu.cpuregs.regs.0.0.0_RDATA_SB_LUT4_I0_O[1]
.sym 27791 soc.cpu.cpuregs.regs.0.0.0_RDATA_4_SB_LUT4_I0_O[1]
.sym 27792 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 27793 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 27794 soc.cpu.cpuregs.regs.0.0.0_RDATA_2_SB_LUT4_I0_O[1]
.sym 27830 soc.cpu.latched_stalu
.sym 27831 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 27832 soc.cpu.cpuregs_wrdata[6]
.sym 27834 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2[3]
.sym 27835 soc.cpu.reg_pc[10]
.sym 27836 soc.cpu.cpuregs_rs1[6]
.sym 27837 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 27839 $PACKER_VCC_NET
.sym 27841 soc.cpu.count_cycle[57]
.sym 27842 soc.cpu.cpuregs_wrdata[5]
.sym 27843 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 27844 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 27845 soc.cpu.count_cycle[26]
.sym 27846 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 27847 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 27848 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 27849 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 27850 soc.cpu.cpuregs.regs.0.0.0_RDATA_2[1]
.sym 27851 soc.cpu.count_instr[23]
.sym 27852 soc.cpu.cpuregs.regs.0.0.0_RADDR_2
.sym 27857 soc.cpu.cpuregs_wrdata[8]
.sym 27858 soc.cpu.cpuregs.regs.0.0.0_RADDR_2
.sym 27859 soc.cpu.cpuregs_wrdata[10]
.sym 27860 soc.cpu.cpuregs_wrdata[13]
.sym 27861 soc.cpu.cpuregs.regs.0.0.0_RADDR_3[3]
.sym 27865 soc.cpu.cpuregs_wrdata[15]
.sym 27868 soc.cpu.cpuregs_wrdata[12]
.sym 27871 soc.cpu.cpuregs.regs.0.0.0_RADDR_3[0]
.sym 27872 soc.cpu.cpuregs.regs.0.0.0_RADDR_1
.sym 27873 soc.cpu.cpuregs_wrdata[14]
.sym 27874 soc.cpu.cpuregs_wrdata[9]
.sym 27875 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 27877 $PACKER_VCC_NET
.sym 27878 soc.cpu.cpuregs.regs.0.0.0_RADDR
.sym 27880 soc.cpu.cpuregs_wrdata[11]
.sym 27883 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 27884 $PACKER_VCC_NET
.sym 27889 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 27890 soc.cpu.cpuregs.regs.0.0.0_RDATA_5[1]
.sym 27891 soc.cpu.cpuregs.regs.0.0.0_RDATA_3_SB_LUT4_I0_O[1]
.sym 27892 soc.cpu.cpuregs_rs1[14]
.sym 27893 soc.cpu.reg_op2_SB_DFFE_Q_23_D_SB_LUT4_O_I2[1]
.sym 27894 soc.cpu.cpuregs_rs1[10]
.sym 27895 soc.cpu.cpuregs.regs.0.0.0_RDATA_1_SB_LUT4_I0_O[1]
.sym 27896 soc.cpu.cpuregs.regs.0.0.0_RDATA_1[1]
.sym 27897 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 27898 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 27899 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 27900 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 27901 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 27902 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 27903 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 27904 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 27905 soc.cpu.cpuregs.regs.0.0.0_RADDR_2
.sym 27906 soc.cpu.cpuregs.regs.0.0.0_RADDR_1
.sym 27908 soc.cpu.cpuregs.regs.0.0.0_RADDR
.sym 27909 soc.cpu.cpuregs.regs.0.0.0_RADDR_3[3]
.sym 27910 soc.cpu.cpuregs.regs.0.0.0_RADDR_3[0]
.sym 27916 clk$SB_IO_IN_$glb_clk
.sym 27917 $PACKER_VCC_NET
.sym 27918 $PACKER_VCC_NET
.sym 27919 soc.cpu.cpuregs_wrdata[10]
.sym 27920 soc.cpu.cpuregs_wrdata[11]
.sym 27921 soc.cpu.cpuregs_wrdata[12]
.sym 27922 soc.cpu.cpuregs_wrdata[13]
.sym 27923 soc.cpu.cpuregs_wrdata[14]
.sym 27924 soc.cpu.cpuregs_wrdata[15]
.sym 27925 soc.cpu.cpuregs_wrdata[8]
.sym 27926 soc.cpu.cpuregs_wrdata[9]
.sym 27930 soc.cpu.cpuregs_wrdata[30]
.sym 27932 soc.cpu.cpuregs_wrdata[7]
.sym 27933 soc.cpu.decoded_imm[13]
.sym 27934 soc.cpu.reg_pc[9]
.sym 27935 soc.cpu.decoded_imm[5]
.sym 27936 soc.cpu.cpuregs_wrdata[13]
.sym 27937 soc.cpu.cpuregs.regs.0.0.0_RADDR_3[3]
.sym 27938 soc.cpu.cpu_state[6]
.sym 27939 soc.cpu.irq_pending[0]
.sym 27940 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 27941 soc.cpu.mem_la_wdata[5]
.sym 27942 soc.cpu.pcpi_rs2[8]
.sym 27943 soc.cpu.cpuregs_wrdata[13]
.sym 27944 soc.cpu.decoded_imm[11]
.sym 27945 soc.cpu.cpuregs.regs.0.0.1_RDATA_9[0]
.sym 27946 soc.cpu.count_instr[31]
.sym 27947 soc.cpu.cpuregs_wrdata[13]
.sym 27948 soc.cpu.cpuregs.regs.0.0.1_RADDR_3[3]
.sym 27949 soc.cpu.cpuregs_rs1[13]
.sym 27950 soc.cpu.cpuregs_wrdata[6]
.sym 27951 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 27952 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[28]
.sym 27953 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 27954 soc.cpu.count_instr[53]
.sym 27961 soc.cpu.cpuregs.wen
.sym 27962 soc.cpu.cpuregs_wrdata[1]
.sym 27963 $PACKER_VCC_NET
.sym 27965 soc.cpu.cpuregs_wrdata[6]
.sym 27966 soc.cpu.cpuregs_waddr[4]
.sym 27967 soc.cpu.cpuregs_waddr[2]
.sym 27968 soc.cpu.cpuregs_waddr[1]
.sym 27969 soc.cpu.cpuregs_waddr[0]
.sym 27970 soc.cpu.cpuregs_wrdata[4]
.sym 27973 soc.cpu.cpuregs_wrdata[3]
.sym 27975 soc.cpu.cpuregs_wrdata[0]
.sym 27979 soc.cpu.cpuregs_waddr[3]
.sym 27980 soc.cpu.cpuregs_wrdata[5]
.sym 27982 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 27987 soc.cpu.cpuregs_wrdata[7]
.sym 27988 soc.cpu.cpuregs_wrdata[2]
.sym 27990 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 27991 soc.cpu.cpuregs.regs.0.0.0_RDATA_7[1]
.sym 27992 soc.cpu.cpuregs_rs1[13]
.sym 27993 soc.cpu.cpuregs_rs1[12]
.sym 27994 soc.cpu.cpuregs.regs.0.0.0_RDATA[1]
.sym 27995 soc.cpu.cpuregs.regs.0.0.0_RDATA_2[1]
.sym 27996 soc.cpu.latched_compr_SB_LUT4_I3_O[1]
.sym 27997 soc.cpu.cpuregs_rs1[15]
.sym 27998 soc.cpu.cpuregs_rs1[8]
.sym 27999 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28000 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28001 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28002 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28003 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28004 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28005 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28006 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28007 soc.cpu.cpuregs_waddr[0]
.sym 28008 soc.cpu.cpuregs_waddr[1]
.sym 28010 soc.cpu.cpuregs_waddr[2]
.sym 28011 soc.cpu.cpuregs_waddr[3]
.sym 28012 soc.cpu.cpuregs_waddr[4]
.sym 28018 clk$SB_IO_IN_$glb_clk
.sym 28019 soc.cpu.cpuregs.wen
.sym 28020 soc.cpu.cpuregs_wrdata[0]
.sym 28021 soc.cpu.cpuregs_wrdata[1]
.sym 28022 soc.cpu.cpuregs_wrdata[2]
.sym 28023 soc.cpu.cpuregs_wrdata[3]
.sym 28024 soc.cpu.cpuregs_wrdata[4]
.sym 28025 soc.cpu.cpuregs_wrdata[5]
.sym 28026 soc.cpu.cpuregs_wrdata[6]
.sym 28027 soc.cpu.cpuregs_wrdata[7]
.sym 28028 $PACKER_VCC_NET
.sym 28029 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 28033 soc.cpu.cpuregs_wrdata[15]
.sym 28034 soc.cpu.cpuregs_waddr[1]
.sym 28035 soc.cpu.cpuregs.regs.0.0.0_RADDR_3[0]
.sym 28036 soc.cpu.cpuregs_rs1[14]
.sym 28037 soc.cpu.cpuregs_wrdata[10]
.sym 28038 soc.cpu.cpuregs_wrdata[1]
.sym 28039 soc.cpu.instr_maskirq
.sym 28040 soc.cpu.cpuregs.regs.0.0.0_RADDR_1
.sym 28041 soc.cpu.cpuregs_wrdata[3]
.sym 28042 soc.cpu.cpuregs_waddr[4]
.sym 28043 soc.cpu.cpuregs.regs.0.0.0_RDATA_12[0]
.sym 28044 soc.cpu.pcpi_rs2[12]
.sym 28045 soc.cpu.instr_rdcycleh
.sym 28046 soc.cpu.cpuregs_wrdata[12]
.sym 28047 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[0]
.sym 28048 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 28049 soc.cpu.pcpi_rs2[20]
.sym 28050 soc.cpu.cpuregs.regs.0.0.1_RDATA_8[0]
.sym 28051 soc.cpu.cpuregs_rs1[10]
.sym 28052 soc.cpu.cpuregs.regs.0.0.0_RDATA_13[0]
.sym 28053 soc.cpu.instr_rdinstr
.sym 28054 soc.cpu.cpuregs_wrdata[2]
.sym 28055 soc.cpu.instr_maskirq
.sym 28056 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 28061 soc.cpu.cpuregs_wrdata[12]
.sym 28063 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28065 $PACKER_VCC_NET
.sym 28066 soc.cpu.cpuregs_wrdata[9]
.sym 28071 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28072 $PACKER_VCC_NET
.sym 28073 soc.cpu.cpuregs.regs.0.0.1_RADDR_3[0]
.sym 28074 soc.cpu.cpuregs_wrdata[8]
.sym 28075 soc.cpu.cpuregs.regs.0.0.1_RADDR_2
.sym 28080 soc.cpu.cpuregs.regs.0.0.1_RADDR
.sym 28081 soc.cpu.cpuregs_wrdata[14]
.sym 28085 soc.cpu.cpuregs_wrdata[13]
.sym 28086 soc.cpu.cpuregs.regs.0.0.1_RADDR_3[3]
.sym 28089 soc.cpu.cpuregs_wrdata[11]
.sym 28090 soc.cpu.cpuregs_wrdata[10]
.sym 28091 soc.cpu.cpuregs_wrdata[15]
.sym 28092 soc.cpu.cpuregs.regs.0.0.1_RADDR_1
.sym 28093 soc.cpu.irq_mask[13]
.sym 28094 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_19_O[0]
.sym 28095 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 28096 soc.cpu.irq_mask[15]
.sym 28097 soc.cpu.irq_mask[12]
.sym 28098 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 28099 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2[2]
.sym 28100 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 28101 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28102 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28103 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28104 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28105 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28106 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28107 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28108 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28109 soc.cpu.cpuregs.regs.0.0.1_RADDR_2
.sym 28110 soc.cpu.cpuregs.regs.0.0.1_RADDR_1
.sym 28112 soc.cpu.cpuregs.regs.0.0.1_RADDR
.sym 28113 soc.cpu.cpuregs.regs.0.0.1_RADDR_3[3]
.sym 28114 soc.cpu.cpuregs.regs.0.0.1_RADDR_3[0]
.sym 28120 clk$SB_IO_IN_$glb_clk
.sym 28121 $PACKER_VCC_NET
.sym 28122 $PACKER_VCC_NET
.sym 28123 soc.cpu.cpuregs_wrdata[10]
.sym 28124 soc.cpu.cpuregs_wrdata[11]
.sym 28125 soc.cpu.cpuregs_wrdata[12]
.sym 28126 soc.cpu.cpuregs_wrdata[13]
.sym 28127 soc.cpu.cpuregs_wrdata[14]
.sym 28128 soc.cpu.cpuregs_wrdata[15]
.sym 28129 soc.cpu.cpuregs_wrdata[8]
.sym 28130 soc.cpu.cpuregs_wrdata[9]
.sym 28135 soc.cpu.cpuregs_wrdata[14]
.sym 28138 soc.cpu.alu_out_q[14]
.sym 28141 soc.cpu.cpuregs.regs.0.0.1_RADDR_3[0]
.sym 28142 soc.cpu.cpuregs_wrdata[8]
.sym 28144 soc.cpu.decoder_trigger
.sym 28145 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 28147 soc.cpu.count_instr[19]
.sym 28148 soc.cpu.count_instr[20]
.sym 28149 soc.cpu.count_instr[29]
.sym 28150 soc.cpu.count_instr[63]
.sym 28151 soc.cpu.cpuregs_waddr[2]
.sym 28152 soc.cpu.cpuregs_waddr[1]
.sym 28153 soc.cpu.alu_out_SB_LUT4_O_25_I1[2]
.sym 28154 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 28155 soc.cpu.cpuregs_wrdata[11]
.sym 28156 soc.cpu.count_cycle[51]
.sym 28157 soc.cpu.count_instr[28]
.sym 28158 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_19_I3[1]
.sym 28163 soc.cpu.cpuregs_wrdata[0]
.sym 28166 soc.cpu.cpuregs_waddr[0]
.sym 28167 soc.cpu.cpuregs_waddr[1]
.sym 28168 soc.cpu.cpuregs_waddr[2]
.sym 28170 soc.cpu.cpuregs_waddr[4]
.sym 28171 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28172 soc.cpu.cpuregs_waddr[3]
.sym 28174 soc.cpu.cpuregs_wrdata[6]
.sym 28175 soc.cpu.cpuregs_wrdata[7]
.sym 28176 $PACKER_VCC_NET
.sym 28178 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28179 soc.cpu.cpuregs_wrdata[4]
.sym 28182 soc.cpu.cpuregs_wrdata[5]
.sym 28186 soc.cpu.cpuregs_wrdata[1]
.sym 28190 soc.cpu.cpuregs.wen
.sym 28192 soc.cpu.cpuregs_wrdata[2]
.sym 28193 soc.cpu.cpuregs_wrdata[3]
.sym 28195 soc.cpu.cpuregs_wrdata[12]
.sym 28196 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 28197 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_I2[2]
.sym 28198 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 28199 soc.cpu.cpuregs.regs.0.0.0_RDATA_3[1]
.sym 28200 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I1[1]
.sym 28201 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 28202 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 28203 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28204 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28205 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28206 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28207 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28208 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28209 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28210 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28211 soc.cpu.cpuregs_waddr[0]
.sym 28212 soc.cpu.cpuregs_waddr[1]
.sym 28214 soc.cpu.cpuregs_waddr[2]
.sym 28215 soc.cpu.cpuregs_waddr[3]
.sym 28216 soc.cpu.cpuregs_waddr[4]
.sym 28222 clk$SB_IO_IN_$glb_clk
.sym 28223 soc.cpu.cpuregs.wen
.sym 28224 soc.cpu.cpuregs_wrdata[0]
.sym 28225 soc.cpu.cpuregs_wrdata[1]
.sym 28226 soc.cpu.cpuregs_wrdata[2]
.sym 28227 soc.cpu.cpuregs_wrdata[3]
.sym 28228 soc.cpu.cpuregs_wrdata[4]
.sym 28229 soc.cpu.cpuregs_wrdata[5]
.sym 28230 soc.cpu.cpuregs_wrdata[6]
.sym 28231 soc.cpu.cpuregs_wrdata[7]
.sym 28232 $PACKER_VCC_NET
.sym 28237 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28238 $PACKER_VCC_NET
.sym 28239 soc.cpu.decoded_imm[10]
.sym 28240 soc.cpu.cpuregs_wrdata[6]
.sym 28241 soc.cpu.instr_retirq
.sym 28243 soc.cpu.cpu_state[3]
.sym 28244 $PACKER_VCC_NET
.sym 28245 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 28246 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28247 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 28248 $PACKER_VCC_NET
.sym 28249 soc.cpu.alu_out_q[12]
.sym 28250 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 28251 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 28252 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 28253 $PACKER_GND_NET
.sym 28254 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 28255 soc.cpu.cpuregs.regs.0.0.0_RADDR_2
.sym 28256 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 28257 soc.cpu.count_cycle[57]
.sym 28258 soc.cpu.count_cycle[26]
.sym 28259 soc.cpu.cpuregs_rs1[17]
.sym 28260 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 28297 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 28298 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 28299 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 28300 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 28301 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 28302 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 28303 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 28304 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O[0]
.sym 28336 soc.cpu.reg_out[12]
.sym 28337 soc.cpu.instr_rdinstr
.sym 28339 soc.cpu.timer[18]
.sym 28340 soc.cpu.latched_compr_SB_LUT4_I1_1_O[1]
.sym 28342 soc.cpu.decoded_imm[5]
.sym 28344 soc.cpu.decoded_imm[26]
.sym 28345 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 28347 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 28348 soc.cpu.cpu_state[6]
.sym 28349 soc.cpu.latched_compr_SB_LUT4_I1_1_O[1]
.sym 28350 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_I2[2]
.sym 28351 soc.cpu.cpuregs.regs.0.0.1_RADDR_3[3]
.sym 28354 soc.cpu.latched_stalu
.sym 28355 soc.cpu.count_instr[31]
.sym 28356 soc.cpu.pcpi_rs2[20]
.sym 28357 soc.cpu.cpuregs_rs1[25]
.sym 28358 soc.cpu.cpuregs.wen
.sym 28359 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 28360 soc.cpu.cpu_state[2]
.sym 28361 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 28362 soc.cpu.count_instr[53]
.sym 28399 soc.cpu.irq_mask[19]
.sym 28401 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 28402 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 28403 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2[2]
.sym 28404 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 28405 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 28406 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 28441 soc.cpu.timer[16]
.sym 28443 soc.cpu.reg_pc[25]
.sym 28444 soc.cpu.cpuregs.regs.0.0.0_RADDR_1
.sym 28446 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[3]
.sym 28447 soc.cpu.decoded_imm[11]
.sym 28448 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 28450 soc.cpu.cpuregs_wrdata[1]
.sym 28451 soc.cpu.cpuregs_rs1[27]
.sym 28452 soc.cpu.reg_pc[28]
.sym 28453 soc.cpu.instr_rdcycleh
.sym 28454 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 28455 soc.cpu.pcpi_rs2[19]
.sym 28456 soc.cpu.alu_out_SB_LUT4_O_25_I1[2]
.sym 28457 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 28458 soc.cpu.instr_maskirq
.sym 28459 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[0]
.sym 28460 soc.cpu.instr_rdinstr
.sym 28461 soc.cpu.pcpi_rs2[20]
.sym 28462 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 28463 soc.cpu.instr_maskirq
.sym 28464 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 28501 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 28502 soc.cpu.cpuregs.wen_SB_LUT4_O_I3[1]
.sym 28503 soc.cpu.pcpi_rs2[20]
.sym 28504 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 28505 soc.cpu.pcpi_rs2[21]
.sym 28506 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 28507 soc.cpu.cpuregs.wen_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 28508 soc.cpu.pcpi_rs2[19]
.sym 28543 soc.cpu.alu_out_q[21]
.sym 28544 soc.cpu.latched_store
.sym 28545 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2[2]
.sym 28546 soc.cpu.instr_sll_SB_LUT4_I0_O[2]
.sym 28547 soc.cpu.pcpi_rs2[22]
.sym 28548 soc.cpu.decoded_imm[22]
.sym 28549 soc.cpu.cpu_state[4]
.sym 28550 soc.cpu.decoded_imm[22]
.sym 28551 soc.cpu.instr_retirq
.sym 28552 soc.cpu.decoder_trigger
.sym 28553 soc.cpu.alu_out_q[28]
.sym 28554 soc.cpu.latched_stalu
.sym 28555 soc.cpu.cpuregs_waddr[1]
.sym 28556 soc.cpu.pcpi_rs2[21]
.sym 28557 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 28558 soc.cpu.count_instr[63]
.sym 28559 soc.cpu.cpuregs_waddr[2]
.sym 28560 soc.cpu.cpuregs_rs1[19]
.sym 28561 soc.cpu.alu_out_SB_LUT4_O_25_I1[2]
.sym 28562 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 28563 soc.cpu.cpuregs.regs.0.0.0_RADDR_3[0]
.sym 28564 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 28565 soc.cpu.count_instr[29]
.sym 28566 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[1]
.sym 28603 soc.cpu.reg_op2_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 28604 soc.cpu.alu_out_SB_LUT4_O_25_I1[2]
.sym 28605 soc.cpu.cpuregs.regs.1.0.0_RDATA_12_SB_LUT4_I0_O[1]
.sym 28606 soc.cpu.pcpi_rs2[18]
.sym 28607 soc.cpu.reg_op2_SB_DFFE_Q_11_D_SB_LUT4_O_I2[1]
.sym 28608 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I1_SB_LUT4_O_1_I3[2]
.sym 28609 soc.cpu.cpuregs.regs.1.0.0_RDATA_10_SB_LUT4_I0_O[1]
.sym 28610 soc.cpu.reg_op2_SB_DFFE_Q_13_D_SB_LUT4_O_I2[1]
.sym 28645 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[1]
.sym 28646 soc.cpu.cpu_state[4]
.sym 28647 soc.cpu.decoded_imm[21]
.sym 28648 soc.cpu.cpu_state[3]
.sym 28649 soc.cpu.cpu_state[0]
.sym 28650 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 28651 soc.cpu.cpu_state[3]
.sym 28652 soc.cpu.decoded_imm[24]
.sym 28653 soc.cpu.alu_out_q[16]
.sym 28654 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 28655 soc.cpu.pcpi_rs2[16]
.sym 28656 soc.cpu.pcpi_rs2[20]
.sym 28657 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 28658 soc.cpu.cpuregs_wrdata[29]
.sym 28659 soc.cpu.cpuregs_wrdata[25]
.sym 28660 soc.cpu.cpuregs.regs.1.0.0_RDATA_3[1]
.sym 28661 soc.cpu.cpuregs.regs.1.0.0_RDATA_6[0]
.sym 28662 soc.cpu.count_cycle[26]
.sym 28663 soc.cpu.cpuregs.regs.0.0.0_RADDR_2
.sym 28664 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 28665 soc.cpu.cpuregs_wrdata[17]
.sym 28666 soc.cpu.cpuregs_rs1[17]
.sym 28667 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 28668 soc.cpu.cpuregs.regs.1.0.0_RDATA_10[1]
.sym 28674 soc.cpu.cpuregs.regs.0.0.0_RADDR
.sym 28675 $PACKER_VCC_NET
.sym 28676 soc.cpu.cpuregs_wrdata[25]
.sym 28679 soc.cpu.cpuregs.regs.0.0.0_RADDR_1
.sym 28681 soc.cpu.cpuregs_wrdata[29]
.sym 28682 soc.cpu.cpuregs.regs.0.0.0_RADDR_3[3]
.sym 28686 $PACKER_VCC_NET
.sym 28689 soc.cpu.cpuregs_wrdata[30]
.sym 28690 soc.cpu.cpuregs.regs.0.0.0_RADDR_2
.sym 28691 soc.cpu.cpuregs_wrdata[26]
.sym 28692 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28695 soc.cpu.cpuregs_wrdata[24]
.sym 28697 soc.cpu.cpuregs_wrdata[27]
.sym 28700 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28701 soc.cpu.cpuregs.regs.0.0.0_RADDR_3[0]
.sym 28702 soc.cpu.cpuregs_wrdata[28]
.sym 28703 soc.cpu.cpuregs_wrdata[31]
.sym 28705 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O[0]
.sym 28706 soc.cpu.cpuregs.regs.0.0.0_RADDR_2
.sym 28707 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 28708 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_9_O[0]
.sym 28709 soc.cpu.cpuregs.regs.1.0.0_RDATA_3_SB_LUT4_I0_O[1]
.sym 28710 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[1]
.sym 28711 soc.cpu.cpuregs.regs.1.0.0_RDATA_1_SB_LUT4_I0_O[1]
.sym 28712 soc.cpu.cpuregs_rs1[21]
.sym 28713 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28714 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28715 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28716 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28717 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28718 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28719 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28720 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28721 soc.cpu.cpuregs.regs.0.0.0_RADDR_2
.sym 28722 soc.cpu.cpuregs.regs.0.0.0_RADDR_1
.sym 28724 soc.cpu.cpuregs.regs.0.0.0_RADDR
.sym 28725 soc.cpu.cpuregs.regs.0.0.0_RADDR_3[3]
.sym 28726 soc.cpu.cpuregs.regs.0.0.0_RADDR_3[0]
.sym 28732 clk$SB_IO_IN_$glb_clk
.sym 28733 $PACKER_VCC_NET
.sym 28734 $PACKER_VCC_NET
.sym 28735 soc.cpu.cpuregs_wrdata[26]
.sym 28736 soc.cpu.cpuregs_wrdata[27]
.sym 28737 soc.cpu.cpuregs_wrdata[28]
.sym 28738 soc.cpu.cpuregs_wrdata[29]
.sym 28739 soc.cpu.cpuregs_wrdata[30]
.sym 28740 soc.cpu.cpuregs_wrdata[31]
.sym 28741 soc.cpu.cpuregs_wrdata[24]
.sym 28742 soc.cpu.cpuregs_wrdata[25]
.sym 28743 soc.cpu.reg_out[20]
.sym 28747 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 28748 soc.cpu.cpuregs.regs.0.0.0_RADDR_3[3]
.sym 28749 $PACKER_VCC_NET
.sym 28750 soc.cpu.pcpi_rs2[18]
.sym 28751 soc.cpu.cpuregs_wrdata[20]
.sym 28752 soc.cpu.alu_out_q[17]
.sym 28753 soc.cpu.alu_out_q[20]
.sym 28754 soc.cpu.latched_compr_SB_LUT4_I1_1_O[1]
.sym 28755 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 28756 soc.cpu.alu_out_SB_LUT4_O_25_I1[2]
.sym 28757 soc.cpu.cpuregs_wrdata[21]
.sym 28758 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2[2]
.sym 28759 soc.cpu.cpuregs_wrdata[22]
.sym 28760 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 28761 soc.cpu.cpuregs.regs.1.0.0_RDATA_13[1]
.sym 28762 soc.cpu.latched_stalu
.sym 28763 soc.cpu.cpuregs.regs.1.0.1_RDATA_10[0]
.sym 28764 soc.cpu.cpuregs_rs1[25]
.sym 28765 soc.cpu.cpu_state[2]
.sym 28766 soc.cpu.alu_out_q[24]
.sym 28767 soc.cpu.instr_jalr
.sym 28768 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 28769 soc.cpu.cpuregs_wrdata[19]
.sym 28770 soc.cpu.cpuregs.regs.0.0.1_RADDR_3[3]
.sym 28776 soc.cpu.cpuregs_waddr[2]
.sym 28778 soc.cpu.cpuregs_waddr[0]
.sym 28779 $PACKER_VCC_NET
.sym 28781 soc.cpu.cpuregs_wrdata[18]
.sym 28782 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28783 soc.cpu.cpuregs_waddr[4]
.sym 28784 soc.cpu.cpuregs_wrdata[22]
.sym 28785 soc.cpu.cpuregs_wrdata[23]
.sym 28788 soc.cpu.cpuregs_waddr[1]
.sym 28790 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28793 soc.cpu.cpuregs.wen
.sym 28794 soc.cpu.cpuregs_wrdata[19]
.sym 28795 soc.cpu.cpuregs_wrdata[16]
.sym 28797 soc.cpu.cpuregs_waddr[3]
.sym 28798 soc.cpu.cpuregs_wrdata[21]
.sym 28803 soc.cpu.cpuregs_wrdata[17]
.sym 28804 soc.cpu.cpuregs_wrdata[20]
.sym 28807 soc.cpu.cpuregs.regs.1.0.0_RDATA_11[1]
.sym 28808 soc.cpu.cpuregs_rs1[28]
.sym 28809 soc.cpu.cpuregs_rs1[19]
.sym 28810 soc.cpu.cpuregs_rs1[20]
.sym 28811 soc.cpu.cpuregs.regs.1.0.0_RDATA_14[1]
.sym 28812 soc.cpu.cpuregs.regs.1.0.0_RDATA_10[1]
.sym 28813 soc.cpu.cpuregs_rs1[18]
.sym 28814 soc.cpu.cpuregs.regs.1.0.0_RDATA_13[1]
.sym 28815 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28816 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28817 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28818 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28819 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28820 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28821 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28822 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28823 soc.cpu.cpuregs_waddr[0]
.sym 28824 soc.cpu.cpuregs_waddr[1]
.sym 28826 soc.cpu.cpuregs_waddr[2]
.sym 28827 soc.cpu.cpuregs_waddr[3]
.sym 28828 soc.cpu.cpuregs_waddr[4]
.sym 28834 clk$SB_IO_IN_$glb_clk
.sym 28835 soc.cpu.cpuregs.wen
.sym 28836 soc.cpu.cpuregs_wrdata[16]
.sym 28837 soc.cpu.cpuregs_wrdata[17]
.sym 28838 soc.cpu.cpuregs_wrdata[18]
.sym 28839 soc.cpu.cpuregs_wrdata[19]
.sym 28840 soc.cpu.cpuregs_wrdata[20]
.sym 28841 soc.cpu.cpuregs_wrdata[21]
.sym 28842 soc.cpu.cpuregs_wrdata[22]
.sym 28843 soc.cpu.cpuregs_wrdata[23]
.sym 28844 $PACKER_VCC_NET
.sym 28849 soc.cpu.instr_maskirq
.sym 28850 soc.cpu.cpuregs_waddr[2]
.sym 28851 soc.cpu.instr_timer
.sym 28852 soc.cpu.mem_do_rinst
.sym 28854 soc.cpu.timer[20]
.sym 28855 soc.cpu.cpuregs.regs.0.0.0_RADDR
.sym 28856 soc.cpu.cpuregs_waddr[1]
.sym 28857 soc.cpu.cpuregs_wrdata[18]
.sym 28858 soc.cpu.latched_is_lh
.sym 28859 soc.cpu.cpuregs_waddr[4]
.sym 28860 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 28861 soc.cpu.instr_rdcycleh
.sym 28862 soc.cpu.timer[24]
.sym 28863 soc.cpu.cpuregs_rs1[31]
.sym 28864 soc.cpu.cpuregs.regs.1.0.0_RDATA_1[1]
.sym 28865 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 28866 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[0]
.sym 28867 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 28868 soc.cpu.instr_rdinstr
.sym 28869 soc.cpu.timer[31]
.sym 28870 soc.cpu.instr_maskirq
.sym 28871 soc.cpu.cpuregs_wrdata[31]
.sym 28872 soc.cpu.cpuregs.regs.1.0.0_RDATA_15[0]
.sym 28879 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28880 soc.cpu.cpuregs.regs.0.0.1_RADDR_3[0]
.sym 28882 soc.cpu.cpuregs.regs.0.0.1_RADDR_2
.sym 28883 soc.cpu.cpuregs_wrdata[24]
.sym 28887 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28888 soc.cpu.cpuregs_wrdata[30]
.sym 28889 soc.cpu.cpuregs_wrdata[27]
.sym 28895 soc.cpu.cpuregs_wrdata[28]
.sym 28896 soc.cpu.cpuregs_wrdata[31]
.sym 28897 $PACKER_VCC_NET
.sym 28900 soc.cpu.cpuregs_wrdata[29]
.sym 28902 soc.cpu.cpuregs_wrdata[26]
.sym 28903 soc.cpu.cpuregs_wrdata[25]
.sym 28904 $PACKER_VCC_NET
.sym 28906 soc.cpu.cpuregs.regs.0.0.1_RADDR_1
.sym 28907 soc.cpu.cpuregs.regs.0.0.1_RADDR
.sym 28908 soc.cpu.cpuregs.regs.0.0.1_RADDR_3[3]
.sym 28909 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 28910 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_1_O[1]
.sym 28911 soc.cpu.cpuregs_rs1[25]
.sym 28912 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 28913 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 28914 soc.cpu.reg_op2_SB_DFFE_Q_6_D_SB_LUT4_O_I2[1]
.sym 28915 soc.cpu.cpuregs_rs1[30]
.sym 28916 soc.cpu.cpuregs_rs1[31]
.sym 28917 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28918 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28919 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28920 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28921 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28922 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28923 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28924 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28925 soc.cpu.cpuregs.regs.0.0.1_RADDR_2
.sym 28926 soc.cpu.cpuregs.regs.0.0.1_RADDR_1
.sym 28928 soc.cpu.cpuregs.regs.0.0.1_RADDR
.sym 28929 soc.cpu.cpuregs.regs.0.0.1_RADDR_3[3]
.sym 28930 soc.cpu.cpuregs.regs.0.0.1_RADDR_3[0]
.sym 28936 clk$SB_IO_IN_$glb_clk
.sym 28937 $PACKER_VCC_NET
.sym 28938 $PACKER_VCC_NET
.sym 28939 soc.cpu.cpuregs_wrdata[26]
.sym 28940 soc.cpu.cpuregs_wrdata[27]
.sym 28941 soc.cpu.cpuregs_wrdata[28]
.sym 28942 soc.cpu.cpuregs_wrdata[29]
.sym 28943 soc.cpu.cpuregs_wrdata[30]
.sym 28944 soc.cpu.cpuregs_wrdata[31]
.sym 28945 soc.cpu.cpuregs_wrdata[24]
.sym 28946 soc.cpu.cpuregs_wrdata[25]
.sym 28947 soc.cpu.count_cycle[62]
.sym 28951 soc.cpu.decoded_imm[24]
.sym 28952 soc.cpu.cpuregs_rs1[18]
.sym 28955 soc.cpu.reg_pc[29]
.sym 28956 soc.cpu.cpuregs.regs.0.0.1_RADDR_3[0]
.sym 28957 soc.cpu.cpuregs.regs.1.0.1_RDATA_15[0]
.sym 28958 soc.cpu.cpuregs.regs.0.0.1_RADDR_2
.sym 28960 soc.cpu.cpuregs_rs1[28]
.sym 28961 soc.cpu.cpu_state[3]
.sym 28963 soc.cpu.cpuregs_rs1[19]
.sym 28965 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 28966 soc.cpu.cpuregs_waddr[2]
.sym 28967 soc.cpu.count_instr[63]
.sym 28968 soc.cpu.cpuregs_wrdata[16]
.sym 28969 soc.cpu.count_instr[29]
.sym 28970 soc.cpu.cpuregs_rs1[31]
.sym 28971 soc.cpu.cpuregs_rs1[18]
.sym 28972 soc.cpu.cpuregs.regs.0.0.1_RADDR_1
.sym 28973 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 28974 soc.cpu.cpuregs_waddr[1]
.sym 28981 soc.cpu.cpuregs.wen
.sym 28982 soc.cpu.cpuregs_waddr[0]
.sym 28983 soc.cpu.cpuregs_wrdata[16]
.sym 28984 soc.cpu.cpuregs_waddr[4]
.sym 28986 soc.cpu.cpuregs_wrdata[21]
.sym 28988 soc.cpu.cpuregs_wrdata[22]
.sym 28989 soc.cpu.cpuregs_waddr[2]
.sym 28991 soc.cpu.cpuregs_wrdata[23]
.sym 28992 soc.cpu.cpuregs_waddr[3]
.sym 28995 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28997 soc.cpu.cpuregs_waddr[1]
.sym 28998 soc.cpu.cpuregs_wrdata[19]
.sym 29003 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29006 soc.cpu.cpuregs_wrdata[18]
.sym 29007 soc.cpu.cpuregs_wrdata[17]
.sym 29008 $PACKER_VCC_NET
.sym 29010 soc.cpu.cpuregs_wrdata[20]
.sym 29011 soc.cpu.cpuregs.regs.1.0.0_RDATA[0]
.sym 29012 soc.cpu.cpuregs.regs.1.0.0_RDATA_1[1]
.sym 29013 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 29014 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 29015 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 29016 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 29017 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 29018 soc.cpu.cpuregs.regs.1.0.0_RDATA_6[1]
.sym 29019 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29020 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29021 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29022 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29023 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29024 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29025 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29026 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29027 soc.cpu.cpuregs_waddr[0]
.sym 29028 soc.cpu.cpuregs_waddr[1]
.sym 29030 soc.cpu.cpuregs_waddr[2]
.sym 29031 soc.cpu.cpuregs_waddr[3]
.sym 29032 soc.cpu.cpuregs_waddr[4]
.sym 29038 clk$SB_IO_IN_$glb_clk
.sym 29039 soc.cpu.cpuregs.wen
.sym 29040 soc.cpu.cpuregs_wrdata[16]
.sym 29041 soc.cpu.cpuregs_wrdata[17]
.sym 29042 soc.cpu.cpuregs_wrdata[18]
.sym 29043 soc.cpu.cpuregs_wrdata[19]
.sym 29044 soc.cpu.cpuregs_wrdata[20]
.sym 29045 soc.cpu.cpuregs_wrdata[21]
.sym 29046 soc.cpu.cpuregs_wrdata[22]
.sym 29047 soc.cpu.cpuregs_wrdata[23]
.sym 29048 $PACKER_VCC_NET
.sym 29053 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 29054 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 29055 soc.cpu.timer[25]
.sym 29056 soc.cpu.latched_stalu
.sym 29057 soc.cpu.cpu_state[3]
.sym 29058 soc.cpu.instr_retirq
.sym 29059 soc.cpu.decoded_imm[31]
.sym 29060 soc.cpu.cpuregs_waddr[3]
.sym 29061 soc.cpu.cpuregs_wrdata[24]
.sym 29062 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 29063 soc.cpu.cpuregs_rs1[23]
.sym 29064 soc.cpu.cpuregs_rs1[25]
.sym 29065 soc.cpu.cpuregs.regs.1.0.0_RDATA_6[0]
.sym 29068 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 29069 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 29070 soc.cpu.cpuregs_wrdata[29]
.sym 29071 soc.cpu.count_cycle[26]
.sym 29072 soc.cpu.cpuregs.regs.1.0.0_RDATA_3[1]
.sym 29073 soc.cpu.cpuregs_wrdata[17]
.sym 29074 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 29075 soc.cpu.cpuregs_rs1[29]
.sym 29113 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I1_SB_LUT4_O_1_I3[2]
.sym 29114 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 29115 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 29116 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 29117 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 29118 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I3_SB_LUT4_O_I1[1]
.sym 29119 soc.cpu.cpuregs.regs.1.0.0_RDATA_5[1]
.sym 29120 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 29151 soc.cpu.cpuregs_wrdata[30]
.sym 29155 soc.cpu.instr_timer
.sym 29156 soc.cpu.alu_out_q[30]
.sym 29157 soc.cpu.cpuregs_waddr[3]
.sym 29158 soc.cpu.alu_out_q[29]
.sym 29159 soc.cpu.instr_maskirq
.sym 29160 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 29162 soc.cpu.cpu_state[6]
.sym 29163 soc.cpu.decoded_imm[20]
.sym 29164 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 29165 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 29166 soc.cpu.alu_out_q[31]
.sym 29168 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 29170 soc.cpu.latched_stalu
.sym 29174 soc.cpu.instr_jalr
.sym 29178 soc.cpu.cpu_state[2]
.sym 29215 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 29216 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 29217 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 29218 soc.cpu.cpuregs.regs.1.0.0_RDATA_3[1]
.sym 29219 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 29220 soc.cpu.cpuregs.regs.1.0.0_RDATA_2[1]
.sym 29221 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I1_SB_LUT4_O_1_I3[2]
.sym 29222 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2[2]
.sym 29258 $PACKER_VCC_NET
.sym 29261 soc.cpu.reg_pc[25]
.sym 29262 soc.cpu.latched_stalu
.sym 29263 soc.cpu.cpuregs.regs.0.0.1_RADDR_1
.sym 29264 soc.cpu.cpu_state[3]
.sym 29265 soc.cpu.instr_maskirq
.sym 29266 $PACKER_VCC_NET
.sym 29267 soc.cpu.latched_compr_SB_LUT4_I1_1_O[1]
.sym 29268 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[3]
.sym 29269 soc.cpu.instr_rdcycleh
.sym 29270 soc.cpu.instr_maskirq
.sym 29273 soc.cpu.timer[31]
.sym 29274 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[0]
.sym 29275 soc.cpu.instr_maskirq
.sym 29276 soc.cpu.instr_rdinstr
.sym 29278 soc.cpu.instr_retirq
.sym 29279 soc.cpu.instr_rdinstr
.sym 29317 soc.cpu.irq_mask[31]
.sym 29318 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 29319 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 29320 soc.cpu.irq_mask[26]
.sym 29321 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]
.sym 29322 soc.cpu.irq_mask[28]
.sym 29361 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 29362 soc.cpu.instr_retirq
.sym 29363 soc.cpu.cpuregs_wrdata[28]
.sym 29364 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2[2]
.sym 29368 soc.cpu.cpuregs.wen
.sym 29369 soc.cpu.cpuregs_wrdata[27]
.sym 29373 soc.cpu.count_instr[29]
.sym 29461 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 29462 soc.cpu.decoded_imm[30]
.sym 29463 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D[0]
.sym 29467 soc.cpu.irq_pending[28]
.sym 29470 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[3]
.sym 29560 soc.cpu.instr_rdinstr
.sym 29564 soc.cpu.instr_timer
.sym 29566 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 29570 soc.cpu.instr_maskirq
.sym 29572 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 29573 soc.cpu.instr_slli_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 29667 $PACKER_VCC_NET
.sym 29697 soc.cpu.do_waitirq_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 29719 soc.cpu.do_waitirq_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 29728 $PACKER_VCC_NET
.sym 29731 $PACKER_GND_NET
.sym 29738 $PACKER_GND_NET
.sym 29739 $PACKER_VCC_NET
.sym 29755 soc.memory.wen[2]
.sym 29757 soc.memory.wen[3]
.sym 29771 $PACKER_GND_NET
.sym 29776 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 29888 soc.cpu.count_instr[0]
.sym 29900 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[0]
.sym 29922 soc.memory.wen[3]
.sym 29924 iomem_wdata[29]
.sym 29926 iomem_wdata[8]
.sym 29934 soc.cpu.cpuregs_raddr2[2]
.sym 29935 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[0]
.sym 29937 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 29938 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 29942 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 29943 soc.cpu.count_instr[0]
.sym 29946 soc.cpu.mem_la_wdata[3]
.sym 29959 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[0]
.sym 29960 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 29961 soc.cpu.pcpi_rs2[8]
.sym 29962 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[2]
.sym 29965 soc.cpu.alu_out_SB_LUT4_O_20_I1[2]
.sym 29968 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 29970 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 29976 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 29980 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[2]
.sym 29984 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 29985 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 29989 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 29991 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[2]
.sym 29992 soc.cpu.pcpi_rs2[8]
.sym 29993 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 29997 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[0]
.sym 29998 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[2]
.sym 30000 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 30009 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 30010 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[2]
.sym 30011 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[0]
.sym 30015 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 30016 soc.cpu.pcpi_rs2[8]
.sym 30017 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 30018 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 30021 soc.cpu.alu_out_SB_LUT4_O_20_I1[2]
.sym 30022 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[2]
.sym 30024 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 30027 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 30028 soc.cpu.alu_out_SB_LUT4_O_20_I1[2]
.sym 30029 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 30030 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 30037 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 30038 clk$SB_IO_IN_$glb_clk
.sym 30041 iomem_wdata[29]
.sym 30043 iomem_wdata[13]
.sym 30044 iomem_wdata[11]
.sym 30045 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[2]
.sym 30046 iomem_wdata[28]
.sym 30047 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[2]
.sym 30050 soc.cpu.count_instr[59]
.sym 30054 iomem_wdata[9]
.sym 30056 iomem_wdata[24]
.sym 30057 soc.cpu.pcpi_rs2[8]
.sym 30059 iomem_addr[8]
.sym 30060 iomem_wdata[25]
.sym 30064 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 30065 iomem_wdata[11]
.sym 30066 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 30067 soc.cpu.count_instr[7]
.sym 30069 iomem_wdata[28]
.sym 30071 iomem_wdata[9]
.sym 30074 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 30075 iomem_wdata[29]
.sym 30082 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 30086 soc.cpu.cpuregs.regs.1.0.0_RDATA_8_SB_LUT4_O_I3[2]
.sym 30087 soc.cpu.cpuregs_raddr2[0]
.sym 30088 soc.cpu.cpuregs.regs.0.0.0_RDATA_13[1]
.sym 30090 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 30093 soc.cpu.cpuregs_raddr2[4]
.sym 30094 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 30098 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 30100 soc.cpu.cpuregs_raddr2[2]
.sym 30101 soc.cpu.cpuregs_wrdata[2]
.sym 30103 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 30108 soc.cpu.cpuregs.regs.0.0.0_RDATA_13[0]
.sym 30109 soc.cpu.cpuregs_raddr2[1]
.sym 30111 soc.cpu.mem_la_wdata[3]
.sym 30112 soc.cpu.cpuregs_raddr2[3]
.sym 30120 soc.cpu.cpuregs_raddr2[1]
.sym 30122 soc.cpu.cpuregs.regs.1.0.0_RDATA_8_SB_LUT4_O_I3[2]
.sym 30123 soc.cpu.cpuregs_raddr2[0]
.sym 30138 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 30139 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 30140 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 30141 soc.cpu.mem_la_wdata[3]
.sym 30144 soc.cpu.cpuregs_raddr2[4]
.sym 30146 soc.cpu.cpuregs_raddr2[2]
.sym 30147 soc.cpu.cpuregs_raddr2[3]
.sym 30150 soc.cpu.cpuregs.regs.0.0.0_RDATA_13[0]
.sym 30151 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 30152 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 30153 soc.cpu.cpuregs.regs.0.0.0_RDATA_13[1]
.sym 30159 soc.cpu.cpuregs_wrdata[2]
.sym 30161 clk$SB_IO_IN_$glb_clk
.sym 30164 soc.cpu.count_cycle[1]
.sym 30165 soc.cpu.count_cycle[2]
.sym 30166 soc.cpu.count_cycle[3]
.sym 30167 soc.cpu.count_cycle[4]
.sym 30168 soc.cpu.count_cycle[5]
.sym 30169 soc.cpu.count_cycle[6]
.sym 30170 soc.cpu.count_cycle[7]
.sym 30173 soc.cpu.count_instr[17]
.sym 30174 soc.cpu.count_instr[60]
.sym 30175 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[15]
.sym 30176 iomem_wdata[28]
.sym 30177 iomem_addr[8]
.sym 30178 iomem_wdata[13]
.sym 30179 iomem_wdata[2]
.sym 30180 soc.cpu.mem_rdata_SB_LUT4_O_7_I0_SB_LUT4_O_I3[3]
.sym 30181 iomem_wdata[27]
.sym 30182 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 30183 iomem_wdata[26]
.sym 30184 iomem_wdata[29]
.sym 30190 soc.cpu.count_instr[15]
.sym 30191 soc.cpu.count_instr[18]
.sym 30192 soc.cpu.count_instr[8]
.sym 30193 $PACKER_VCC_NET
.sym 30195 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[1]
.sym 30206 soc.cpu.count_instr[2]
.sym 30215 soc.cpu.count_instr[3]
.sym 30216 soc.cpu.count_instr[4]
.sym 30218 soc.cpu.count_instr[0]
.sym 30220 soc.cpu.count_instr[0]
.sym 30225 soc.cpu.count_instr[5]
.sym 30229 soc.cpu.count_instr[1]
.sym 30234 soc.cpu.count_instr[6]
.sym 30235 soc.cpu.count_instr[7]
.sym 30236 $nextpnr_ICESTORM_LC_4$O
.sym 30238 soc.cpu.count_instr[0]
.sym 30242 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 30244 soc.cpu.count_instr[1]
.sym 30246 soc.cpu.count_instr[0]
.sym 30248 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 30251 soc.cpu.count_instr[2]
.sym 30252 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 30254 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 30256 soc.cpu.count_instr[3]
.sym 30258 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 30260 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 30262 soc.cpu.count_instr[4]
.sym 30264 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 30266 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 30269 soc.cpu.count_instr[5]
.sym 30270 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 30272 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 30274 soc.cpu.count_instr[6]
.sym 30276 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 30278 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 30280 soc.cpu.count_instr[7]
.sym 30282 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 30283 soc.cpu.decoder_trigger_SB_LUT4_I0_O_$glb_ce
.sym 30284 clk$SB_IO_IN_$glb_clk
.sym 30285 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 30286 soc.cpu.count_cycle[8]
.sym 30287 soc.cpu.count_cycle[9]
.sym 30288 soc.cpu.count_cycle[10]
.sym 30289 soc.cpu.count_cycle[11]
.sym 30290 soc.cpu.count_cycle[12]
.sym 30291 soc.cpu.count_cycle[13]
.sym 30292 soc.cpu.count_cycle[14]
.sym 30293 soc.cpu.count_cycle[15]
.sym 30296 soc.cpu.count_instr[61]
.sym 30298 soc.cpu.mem_rdata_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]
.sym 30299 soc.cpu.decoded_imm[2]
.sym 30307 iomem_addr[16]
.sym 30314 iomem_addr[11]
.sym 30318 iomem_addr[12]
.sym 30319 soc.cpu.count_instr[6]
.sym 30322 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 30328 soc.cpu.count_instr[9]
.sym 30340 soc.cpu.count_instr[13]
.sym 30342 soc.cpu.count_instr[15]
.sym 30343 soc.cpu.count_instr[8]
.sym 30347 soc.cpu.count_instr[12]
.sym 30353 soc.cpu.count_instr[10]
.sym 30354 soc.cpu.count_instr[11]
.sym 30357 soc.cpu.count_instr[14]
.sym 30359 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 30362 soc.cpu.count_instr[8]
.sym 30363 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 30365 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[10]
.sym 30368 soc.cpu.count_instr[9]
.sym 30369 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 30371 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[11]
.sym 30373 soc.cpu.count_instr[10]
.sym 30375 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[10]
.sym 30377 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[12]
.sym 30379 soc.cpu.count_instr[11]
.sym 30381 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[11]
.sym 30383 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[13]
.sym 30386 soc.cpu.count_instr[12]
.sym 30387 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[12]
.sym 30389 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[14]
.sym 30391 soc.cpu.count_instr[13]
.sym 30393 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[13]
.sym 30395 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[15]
.sym 30397 soc.cpu.count_instr[14]
.sym 30399 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[14]
.sym 30401 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 30403 soc.cpu.count_instr[15]
.sym 30405 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[15]
.sym 30406 soc.cpu.decoder_trigger_SB_LUT4_I0_O_$glb_ce
.sym 30407 clk$SB_IO_IN_$glb_clk
.sym 30408 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 30409 soc.cpu.count_cycle[16]
.sym 30410 soc.cpu.count_cycle[17]
.sym 30411 soc.cpu.count_cycle[18]
.sym 30412 soc.cpu.count_cycle[19]
.sym 30413 soc.cpu.count_cycle[20]
.sym 30414 soc.cpu.count_cycle[21]
.sym 30415 soc.cpu.count_cycle[22]
.sym 30416 soc.cpu.count_cycle[23]
.sym 30419 soc.cpu.count_instr[19]
.sym 30420 soc.cpu.count_instr[26]
.sym 30421 iomem_wdata[20]
.sym 30422 iomem_wdata[9]
.sym 30424 soc.cpu.alu_out_q[3]
.sym 30425 soc.cpu.pcpi_rs2[20]
.sym 30427 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 30429 iomem_wdata[18]
.sym 30434 soc.cpu.count_cycle[20]
.sym 30435 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 30436 soc.cpu.count_cycle[21]
.sym 30437 soc.cpu.count_cycle[12]
.sym 30439 soc.cpu.count_cycle[13]
.sym 30440 soc.cpu.count_instr[13]
.sym 30441 soc.cpu.count_cycle[14]
.sym 30442 soc.cpu.count_cycle[16]
.sym 30445 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 30463 soc.cpu.count_instr[21]
.sym 30464 soc.cpu.count_instr[22]
.sym 30468 soc.cpu.count_instr[18]
.sym 30469 soc.cpu.count_instr[19]
.sym 30474 soc.cpu.count_instr[16]
.sym 30475 soc.cpu.count_instr[17]
.sym 30478 soc.cpu.count_instr[20]
.sym 30481 soc.cpu.count_instr[23]
.sym 30482 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[17]
.sym 30484 soc.cpu.count_instr[16]
.sym 30486 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 30488 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[18]
.sym 30490 soc.cpu.count_instr[17]
.sym 30492 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[17]
.sym 30494 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[19]
.sym 30497 soc.cpu.count_instr[18]
.sym 30498 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[18]
.sym 30500 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[20]
.sym 30503 soc.cpu.count_instr[19]
.sym 30504 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[19]
.sym 30506 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[21]
.sym 30508 soc.cpu.count_instr[20]
.sym 30510 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[20]
.sym 30512 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[22]
.sym 30514 soc.cpu.count_instr[21]
.sym 30516 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[21]
.sym 30518 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[23]
.sym 30520 soc.cpu.count_instr[22]
.sym 30522 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[22]
.sym 30524 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[24]
.sym 30526 soc.cpu.count_instr[23]
.sym 30528 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[23]
.sym 30529 soc.cpu.decoder_trigger_SB_LUT4_I0_O_$glb_ce
.sym 30530 clk$SB_IO_IN_$glb_clk
.sym 30531 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 30532 soc.cpu.count_cycle[24]
.sym 30533 soc.cpu.count_cycle[25]
.sym 30534 soc.cpu.count_cycle[26]
.sym 30535 soc.cpu.count_cycle[27]
.sym 30536 soc.cpu.count_cycle[28]
.sym 30537 soc.cpu.count_cycle[29]
.sym 30538 soc.cpu.count_cycle[30]
.sym 30539 soc.cpu.count_cycle[31]
.sym 30542 soc.cpu.count_instr[27]
.sym 30543 soc.cpu.count_instr[48]
.sym 30545 soc.cpu.decoded_imm[0]
.sym 30549 iomem_wdata[17]
.sym 30552 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 30554 soc.cpu.count_instr[20]
.sym 30557 iomem_wdata[11]
.sym 30558 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 30559 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 30560 soc.cpu.count_instr[30]
.sym 30562 soc.cpu.pcpi_rs2[18]
.sym 30564 soc.cpu.count_instr[44]
.sym 30565 soc.cpu.count_cycle[24]
.sym 30566 soc.cpu.count_instr[25]
.sym 30567 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 30568 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[24]
.sym 30576 soc.cpu.count_instr[27]
.sym 30581 soc.cpu.count_instr[24]
.sym 30587 soc.cpu.count_instr[30]
.sym 30590 soc.cpu.count_instr[25]
.sym 30593 soc.cpu.count_instr[28]
.sym 30599 soc.cpu.count_instr[26]
.sym 30602 soc.cpu.count_instr[29]
.sym 30604 soc.cpu.count_instr[31]
.sym 30605 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[25]
.sym 30607 soc.cpu.count_instr[24]
.sym 30609 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[24]
.sym 30611 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[26]
.sym 30614 soc.cpu.count_instr[25]
.sym 30615 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[25]
.sym 30617 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[27]
.sym 30619 soc.cpu.count_instr[26]
.sym 30621 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[26]
.sym 30623 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[28]
.sym 30626 soc.cpu.count_instr[27]
.sym 30627 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[27]
.sym 30629 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[29]
.sym 30632 soc.cpu.count_instr[28]
.sym 30633 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[28]
.sym 30635 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[30]
.sym 30637 soc.cpu.count_instr[29]
.sym 30639 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[29]
.sym 30641 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[31]
.sym 30643 soc.cpu.count_instr[30]
.sym 30645 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[30]
.sym 30647 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[32]
.sym 30649 soc.cpu.count_instr[31]
.sym 30651 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[31]
.sym 30652 soc.cpu.decoder_trigger_SB_LUT4_I0_O_$glb_ce
.sym 30653 clk$SB_IO_IN_$glb_clk
.sym 30654 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 30655 soc.cpu.count_cycle[32]
.sym 30656 soc.cpu.count_cycle[33]
.sym 30657 soc.cpu.count_cycle[34]
.sym 30658 soc.cpu.count_cycle[35]
.sym 30659 soc.cpu.count_cycle[36]
.sym 30660 soc.cpu.count_cycle[37]
.sym 30661 soc.cpu.count_cycle[38]
.sym 30662 soc.cpu.count_cycle[39]
.sym 30665 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 30666 soc.cpu.count_instr[56]
.sym 30667 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 30669 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 30674 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 30678 soc.cpu.count_cycle[26]
.sym 30679 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 30681 soc.cpu.count_cycle[27]
.sym 30683 soc.cpu.count_instr[15]
.sym 30684 soc.cpu.count_instr[40]
.sym 30685 $PACKER_VCC_NET
.sym 30686 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[1]
.sym 30687 soc.cpu.count_instr[52]
.sym 30688 soc.cpu.count_instr[18]
.sym 30689 soc.cpu.count_cycle[43]
.sym 30691 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[32]
.sym 30701 soc.cpu.count_instr[37]
.sym 30702 soc.cpu.count_instr[38]
.sym 30705 soc.cpu.count_instr[33]
.sym 30719 soc.cpu.count_instr[39]
.sym 30720 soc.cpu.count_instr[32]
.sym 30722 soc.cpu.count_instr[34]
.sym 30723 soc.cpu.count_instr[35]
.sym 30724 soc.cpu.count_instr[36]
.sym 30728 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[33]
.sym 30730 soc.cpu.count_instr[32]
.sym 30732 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[32]
.sym 30734 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[34]
.sym 30736 soc.cpu.count_instr[33]
.sym 30738 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[33]
.sym 30740 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[35]
.sym 30742 soc.cpu.count_instr[34]
.sym 30744 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[34]
.sym 30746 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[36]
.sym 30748 soc.cpu.count_instr[35]
.sym 30750 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[35]
.sym 30752 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[37]
.sym 30754 soc.cpu.count_instr[36]
.sym 30756 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[36]
.sym 30758 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[38]
.sym 30761 soc.cpu.count_instr[37]
.sym 30762 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[37]
.sym 30764 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[39]
.sym 30767 soc.cpu.count_instr[38]
.sym 30768 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[38]
.sym 30770 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[40]
.sym 30773 soc.cpu.count_instr[39]
.sym 30774 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[39]
.sym 30775 soc.cpu.decoder_trigger_SB_LUT4_I0_O_$glb_ce
.sym 30776 clk$SB_IO_IN_$glb_clk
.sym 30777 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 30778 soc.cpu.count_cycle[40]
.sym 30779 soc.cpu.count_cycle[41]
.sym 30780 soc.cpu.count_cycle[42]
.sym 30781 soc.cpu.count_cycle[43]
.sym 30782 soc.cpu.count_cycle[44]
.sym 30783 soc.cpu.count_cycle[45]
.sym 30784 soc.cpu.count_cycle[46]
.sym 30785 soc.cpu.count_cycle[47]
.sym 30788 soc.cpu.count_instr[57]
.sym 30790 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 30791 soc.cpu.count_instr[10]
.sym 30793 soc.cpu.cpu_state[2]
.sym 30797 soc.cpu.count_cycle[32]
.sym 30798 soc.cpu.count_instr[35]
.sym 30799 soc.cpu.alu_out_q[6]
.sym 30802 soc.cpu.reg_pc[5]
.sym 30804 soc.cpu.count_cycle[55]
.sym 30806 iomem_addr[11]
.sym 30808 soc.cpu.count_instr[47]
.sym 30809 iomem_addr[12]
.sym 30811 soc.cpu.count_instr[38]
.sym 30812 soc.cpu.cpuregs_wrdata[4]
.sym 30813 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 30814 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[40]
.sym 30819 soc.cpu.count_instr[40]
.sym 30820 soc.cpu.count_instr[41]
.sym 30822 soc.cpu.count_instr[43]
.sym 30833 soc.cpu.count_instr[46]
.sym 30837 soc.cpu.count_instr[42]
.sym 30839 soc.cpu.count_instr[44]
.sym 30840 soc.cpu.count_instr[45]
.sym 30842 soc.cpu.count_instr[47]
.sym 30851 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[41]
.sym 30854 soc.cpu.count_instr[40]
.sym 30855 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[40]
.sym 30857 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[42]
.sym 30860 soc.cpu.count_instr[41]
.sym 30861 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[41]
.sym 30863 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[43]
.sym 30866 soc.cpu.count_instr[42]
.sym 30867 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[42]
.sym 30869 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[44]
.sym 30872 soc.cpu.count_instr[43]
.sym 30873 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[43]
.sym 30875 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[45]
.sym 30878 soc.cpu.count_instr[44]
.sym 30879 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[44]
.sym 30881 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[46]
.sym 30884 soc.cpu.count_instr[45]
.sym 30885 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[45]
.sym 30887 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[47]
.sym 30889 soc.cpu.count_instr[46]
.sym 30891 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[46]
.sym 30893 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[48]
.sym 30896 soc.cpu.count_instr[47]
.sym 30897 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[47]
.sym 30898 soc.cpu.decoder_trigger_SB_LUT4_I0_O_$glb_ce
.sym 30899 clk$SB_IO_IN_$glb_clk
.sym 30900 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 30901 soc.cpu.count_cycle[48]
.sym 30902 soc.cpu.count_cycle[49]
.sym 30903 soc.cpu.count_cycle[50]
.sym 30904 soc.cpu.count_cycle[51]
.sym 30905 soc.cpu.count_cycle[52]
.sym 30906 soc.cpu.count_cycle[53]
.sym 30907 soc.cpu.count_cycle[54]
.sym 30908 soc.cpu.count_cycle[55]
.sym 30911 soc.cpu.count_instr[51]
.sym 30912 soc.cpu.count_instr[58]
.sym 30913 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_24_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 30915 soc.cpu.alu_out_q[9]
.sym 30916 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 30917 soc.cpu.cpu_state[2]
.sym 30918 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 30920 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 30921 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 30922 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 30924 soc.cpu.reg_pc[7]
.sym 30925 soc.cpu.count_cycle[12]
.sym 30926 soc.cpu.count_instr[62]
.sym 30927 soc.cpu.count_cycle[20]
.sym 30928 soc.cpu.count_cycle[53]
.sym 30929 soc.cpu.count_cycle[21]
.sym 30930 soc.cpu.count_cycle[16]
.sym 30931 soc.cpu.count_cycle[13]
.sym 30932 soc.cpu.count_instr[13]
.sym 30933 soc.cpu.count_cycle[46]
.sym 30934 soc.cpu.count_cycle[48]
.sym 30935 soc.cpu.count_instr[49]
.sym 30936 soc.cpu.count_cycle[49]
.sym 30937 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[48]
.sym 30951 soc.cpu.count_instr[49]
.sym 30952 soc.cpu.count_instr[50]
.sym 30953 soc.cpu.count_instr[51]
.sym 30954 soc.cpu.count_instr[52]
.sym 30958 soc.cpu.count_instr[48]
.sym 30971 soc.cpu.count_instr[53]
.sym 30972 soc.cpu.count_instr[54]
.sym 30973 soc.cpu.count_instr[55]
.sym 30974 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[49]
.sym 30977 soc.cpu.count_instr[48]
.sym 30978 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[48]
.sym 30980 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[50]
.sym 30982 soc.cpu.count_instr[49]
.sym 30984 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[49]
.sym 30986 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[51]
.sym 30988 soc.cpu.count_instr[50]
.sym 30990 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[50]
.sym 30992 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[52]
.sym 30994 soc.cpu.count_instr[51]
.sym 30996 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[51]
.sym 30998 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[53]
.sym 31000 soc.cpu.count_instr[52]
.sym 31002 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[52]
.sym 31004 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[54]
.sym 31006 soc.cpu.count_instr[53]
.sym 31008 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[53]
.sym 31010 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[55]
.sym 31012 soc.cpu.count_instr[54]
.sym 31014 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[54]
.sym 31016 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[56]
.sym 31018 soc.cpu.count_instr[55]
.sym 31020 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[55]
.sym 31021 soc.cpu.decoder_trigger_SB_LUT4_I0_O_$glb_ce
.sym 31022 clk$SB_IO_IN_$glb_clk
.sym 31023 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 31024 soc.cpu.count_cycle[56]
.sym 31025 soc.cpu.count_cycle[57]
.sym 31026 soc.cpu.count_cycle[58]
.sym 31027 soc.cpu.count_cycle[59]
.sym 31028 soc.cpu.count_cycle[60]
.sym 31029 soc.cpu.count_cycle[61]
.sym 31030 soc.cpu.count_cycle[62]
.sym 31031 soc.cpu.count_cycle[63]
.sym 31034 $PACKER_GND_NET
.sym 31035 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 31036 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 31037 soc.cpu.timer[5]
.sym 31038 soc.cpu.cpuregs_rs1[10]
.sym 31039 soc.cpu.count_cycle[51]
.sym 31040 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_21_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 31044 iomem_addr[5]
.sym 31045 soc.cpu.alu_out_q[7]
.sym 31046 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_19_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 31047 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_23_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 31048 soc.cpu.count_instr[30]
.sym 31049 soc.cpu.count_instr[50]
.sym 31050 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 31051 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 31052 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 31053 soc.cpu.count_cycle[24]
.sym 31054 soc.cpu.count_instr[25]
.sym 31055 soc.cpu.cpuregs.regs.0.0.0_RDATA_9[1]
.sym 31056 soc.cpu.count_cycle[54]
.sym 31057 soc.cpu.count_instr[54]
.sym 31058 soc.cpu.pcpi_rs2[18]
.sym 31059 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 31060 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[56]
.sym 31066 soc.cpu.count_instr[57]
.sym 31068 soc.cpu.count_instr[59]
.sym 31071 soc.cpu.count_instr[62]
.sym 31075 soc.cpu.count_instr[58]
.sym 31078 soc.cpu.count_instr[61]
.sym 31085 soc.cpu.count_instr[60]
.sym 31088 soc.cpu.count_instr[63]
.sym 31089 soc.cpu.count_instr[56]
.sym 31097 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[57]
.sym 31099 soc.cpu.count_instr[56]
.sym 31101 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[56]
.sym 31103 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[58]
.sym 31106 soc.cpu.count_instr[57]
.sym 31107 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[57]
.sym 31109 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[59]
.sym 31111 soc.cpu.count_instr[58]
.sym 31113 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[58]
.sym 31115 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[60]
.sym 31118 soc.cpu.count_instr[59]
.sym 31119 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[59]
.sym 31121 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[61]
.sym 31124 soc.cpu.count_instr[60]
.sym 31125 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[60]
.sym 31127 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[62]
.sym 31129 soc.cpu.count_instr[61]
.sym 31131 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[61]
.sym 31133 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[63]
.sym 31136 soc.cpu.count_instr[62]
.sym 31137 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[62]
.sym 31142 soc.cpu.count_instr[63]
.sym 31143 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[63]
.sym 31144 soc.cpu.decoder_trigger_SB_LUT4_I0_O_$glb_ce
.sym 31145 clk$SB_IO_IN_$glb_clk
.sym 31146 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 31147 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 31148 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 31149 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 31150 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 31151 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 31152 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 31153 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 31154 soc.cpu.irq_mask[14]
.sym 31157 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 31158 soc.cpu.cpuregs.regs.1.0.0_RDATA_11[1]
.sym 31166 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 31167 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 31168 soc.cpu.count_cycle[57]
.sym 31171 soc.cpu.count_cycle[58]
.sym 31172 soc.cpu.count_instr[52]
.sym 31173 soc.cpu.count_cycle[59]
.sym 31174 soc.cpu.cpuregs.regs.0.0.0_RDATA_8[0]
.sym 31175 soc.cpu.count_cycle[60]
.sym 31176 soc.cpu.count_instr[55]
.sym 31177 soc.cpu.cpuregs_rs1[14]
.sym 31178 soc.cpu.count_cycle[27]
.sym 31179 soc.cpu.cpuregs_rs1[6]
.sym 31180 soc.cpu.count_instr[18]
.sym 31181 soc.cpu.decoded_imm[7]
.sym 31182 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[1]
.sym 31188 soc.cpu.count_cycle[56]
.sym 31189 soc.cpu.instr_rdcycleh
.sym 31190 soc.cpu.count_instr[21]
.sym 31191 soc.cpu.cpuregs.regs.0.0.1_RDATA_9[0]
.sym 31193 soc.cpu.count_instr[24]
.sym 31194 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[0]
.sym 31195 soc.cpu.count_instr[45]
.sym 31196 soc.cpu.count_instr[16]
.sym 31197 soc.cpu.cpuregs.regs.0.0.0_RDATA_9[1]
.sym 31198 soc.cpu.count_cycle[53]
.sym 31200 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 31201 soc.cpu.instr_rdinstr
.sym 31202 soc.cpu.cpuregs_wrdata[6]
.sym 31203 soc.cpu.count_cycle[13]
.sym 31204 soc.cpu.count_cycle[48]
.sym 31205 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 31206 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 31207 soc.cpu.count_instr[49]
.sym 31215 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 31216 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[3]
.sym 31218 soc.cpu.count_instr[17]
.sym 31219 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 31221 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 31222 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 31223 soc.cpu.cpuregs.regs.0.0.0_RDATA_9[1]
.sym 31224 soc.cpu.cpuregs.regs.0.0.1_RDATA_9[0]
.sym 31227 soc.cpu.cpuregs_wrdata[6]
.sym 31233 soc.cpu.instr_rdinstr
.sym 31234 soc.cpu.count_instr[17]
.sym 31235 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[0]
.sym 31236 soc.cpu.count_instr[49]
.sym 31239 soc.cpu.instr_rdcycleh
.sym 31240 soc.cpu.count_cycle[56]
.sym 31241 soc.cpu.count_instr[24]
.sym 31242 soc.cpu.instr_rdinstr
.sym 31245 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 31246 soc.cpu.count_instr[45]
.sym 31247 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[0]
.sym 31251 soc.cpu.instr_rdcycleh
.sym 31252 soc.cpu.instr_rdinstr
.sym 31253 soc.cpu.count_instr[16]
.sym 31254 soc.cpu.count_cycle[48]
.sym 31257 soc.cpu.count_cycle[13]
.sym 31258 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 31259 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 31260 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[3]
.sym 31263 soc.cpu.count_cycle[53]
.sym 31264 soc.cpu.count_instr[21]
.sym 31265 soc.cpu.instr_rdcycleh
.sym 31266 soc.cpu.instr_rdinstr
.sym 31268 clk$SB_IO_IN_$glb_clk
.sym 31270 soc.cpu.mem_la_wdata[5]
.sym 31271 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 31272 soc.cpu.cpuregs_rs1[11]
.sym 31273 soc.cpu.cpuregs_rs1[7]
.sym 31274 soc.cpu.cpuregs.regs.0.0.0_RDATA_10_SB_LUT4_I0_O[1]
.sym 31275 soc.cpu.cpuregs.regs.0.0.0_RDATA_8_SB_LUT4_I0_O[1]
.sym 31276 soc.cpu.cpuregs_rs1[5]
.sym 31277 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 31280 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 31281 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 31282 soc.cpu.cpu_state[3]
.sym 31285 soc.cpu.cpuregs_wrdata[13]
.sym 31286 soc.cpu.cpu_state[3]
.sym 31287 soc.cpu.irq_mask[14]
.sym 31288 soc.cpu.count_instr[22]
.sym 31289 soc.cpu.cpu_state[2]
.sym 31290 soc.cpu.cpuregs_wrdata[6]
.sym 31291 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 31292 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_I2[2]
.sym 31294 soc.cpu.cpuregs_wrdata[14]
.sym 31295 soc.cpu.cpuregs.regs.0.0.1_RDATA_4[0]
.sym 31296 soc.cpu.decoded_imm[15]
.sym 31297 soc.cpu.timer[15]
.sym 31298 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 31299 soc.cpu.count_cycle[61]
.sym 31300 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 31301 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 31302 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 31303 soc.cpu.reg_pc[3]
.sym 31304 soc.cpu.count_cycle[55]
.sym 31305 soc.cpu.count_instr[47]
.sym 31311 soc.cpu.cpuregs.regs.0.0.0_RDATA_4[1]
.sym 31313 soc.cpu.cpuregs.regs.0.0.0_RDATA_2[0]
.sym 31314 soc.cpu.cpuregs.regs.0.0.0_RDATA_SB_LUT4_I0_O[1]
.sym 31315 soc.cpu.reg_op2_SB_DFFE_Q_23_D_SB_LUT4_O_I2[1]
.sym 31316 soc.cpu.cpuregs.regs.0.0.0_RDATA_5[0]
.sym 31318 soc.cpu.cpuregs.regs.0.0.0_RDATA_2_SB_LUT4_I0_O[1]
.sym 31319 soc.cpu.cpuregs.regs.0.0.0_RDATA[0]
.sym 31320 soc.cpu.cpuregs.regs.0.0.0_RDATA_5[1]
.sym 31321 soc.cpu.decoded_imm[8]
.sym 31322 soc.cpu.decoded_imm[15]
.sym 31323 soc.cpu.cpuregs.regs.0.0.0_RDATA_4[0]
.sym 31324 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 31326 soc.cpu.decoded_imm[13]
.sym 31328 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 31329 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 31332 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 31335 soc.cpu.cpuregs.regs.0.0.0_RDATA_2[1]
.sym 31339 soc.cpu.cpuregs.regs.0.0.0_RDATA_4_SB_LUT4_I0_O[1]
.sym 31340 soc.cpu.decoded_imm[11]
.sym 31342 soc.cpu.cpuregs.regs.0.0.0_RDATA[1]
.sym 31344 soc.cpu.cpuregs.regs.0.0.0_RDATA_5[1]
.sym 31345 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 31346 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 31347 soc.cpu.cpuregs.regs.0.0.0_RDATA_5[0]
.sym 31350 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 31351 soc.cpu.decoded_imm[13]
.sym 31352 soc.cpu.cpuregs.regs.0.0.0_RDATA_2_SB_LUT4_I0_O[1]
.sym 31357 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 31358 soc.cpu.reg_op2_SB_DFFE_Q_23_D_SB_LUT4_O_I2[1]
.sym 31359 soc.cpu.decoded_imm[8]
.sym 31362 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 31363 soc.cpu.cpuregs.regs.0.0.0_RDATA[1]
.sym 31364 soc.cpu.cpuregs.regs.0.0.0_RDATA[0]
.sym 31365 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 31368 soc.cpu.cpuregs.regs.0.0.0_RDATA_4[1]
.sym 31369 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 31370 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 31371 soc.cpu.cpuregs.regs.0.0.0_RDATA_4[0]
.sym 31374 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 31375 soc.cpu.decoded_imm[15]
.sym 31376 soc.cpu.cpuregs.regs.0.0.0_RDATA_SB_LUT4_I0_O[1]
.sym 31380 soc.cpu.decoded_imm[11]
.sym 31381 soc.cpu.cpuregs.regs.0.0.0_RDATA_4_SB_LUT4_I0_O[1]
.sym 31383 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 31386 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 31387 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 31388 soc.cpu.cpuregs.regs.0.0.0_RDATA_2[1]
.sym 31389 soc.cpu.cpuregs.regs.0.0.0_RDATA_2[0]
.sym 31390 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 31391 clk$SB_IO_IN_$glb_clk
.sym 31393 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 31394 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[3]
.sym 31395 soc.cpu.irq_pending[12]
.sym 31396 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 31397 soc.cpu.cpuregs_wrdata[15]
.sym 31398 soc.cpu.cpuregs_wrdata[10]
.sym 31399 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 31400 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 31401 soc.cpu.cpuregs.regs.0.0.0_RDATA_4[1]
.sym 31404 soc.cpu.cpuregs.regs.1.0.0_RDATA[0]
.sym 31405 soc.cpu.reg_pc[14]
.sym 31406 soc.cpu.cpuregs_rs1[5]
.sym 31407 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 31408 soc.cpu.cpuregs_rs1[7]
.sym 31409 soc.cpu.alu_out_q[15]
.sym 31410 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 31413 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 31414 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 31415 soc.cpu.cpuregs_wrdata[2]
.sym 31416 soc.cpu.cpuregs.regs.0.0.1_RDATA_8[0]
.sym 31417 soc.cpu.count_cycle[21]
.sym 31418 soc.cpu.count_cycle[16]
.sym 31419 soc.cpu.count_instr[62]
.sym 31420 soc.cpu.latched_compr_SB_LUT4_I1_O[9]
.sym 31421 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 31422 soc.cpu.count_cycle[12]
.sym 31423 soc.cpu.irq_mask[15]
.sym 31424 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 31425 soc.cpu.irq_mask[12]
.sym 31426 soc.cpu.pcpi_rs2[16]
.sym 31427 soc.cpu.count_cycle[20]
.sym 31428 soc.cpu.cpuregs.regs.0.0.0_RDATA[1]
.sym 31434 soc.cpu.cpuregs.regs.0.0.0_RDATA_7[1]
.sym 31435 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 31437 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 31443 soc.cpu.cpuregs.regs.0.0.0_RDATA_5[1]
.sym 31445 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 31446 soc.cpu.count_instr[55]
.sym 31448 soc.cpu.count_instr[23]
.sym 31449 soc.cpu.cpuregs.regs.0.0.0_RDATA_1[1]
.sym 31450 soc.cpu.instr_rdinstr
.sym 31451 soc.cpu.cpuregs.regs.0.0.0_RDATA_1[0]
.sym 31454 soc.cpu.cpuregs_wrdata[14]
.sym 31455 soc.cpu.cpuregs_wrdata[10]
.sym 31456 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[0]
.sym 31457 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 31459 soc.cpu.cpuregs.regs.0.0.1_RDATA_1[0]
.sym 31460 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 31461 soc.cpu.cpuregs.regs.0.0.0_RDATA_3[0]
.sym 31462 soc.cpu.cpuregs.regs.0.0.0_RDATA_3[1]
.sym 31463 soc.cpu.cpuregs.regs.0.0.1_RDATA_5[0]
.sym 31465 soc.cpu.cpuregs.regs.0.0.0_RDATA_7[0]
.sym 31467 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[0]
.sym 31468 soc.cpu.count_instr[55]
.sym 31469 soc.cpu.instr_rdinstr
.sym 31470 soc.cpu.count_instr[23]
.sym 31475 soc.cpu.cpuregs_wrdata[10]
.sym 31479 soc.cpu.cpuregs.regs.0.0.0_RDATA_3[0]
.sym 31480 soc.cpu.cpuregs.regs.0.0.0_RDATA_3[1]
.sym 31481 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 31482 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 31485 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 31486 soc.cpu.cpuregs.regs.0.0.0_RDATA_1[1]
.sym 31487 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 31488 soc.cpu.cpuregs.regs.0.0.1_RDATA_1[0]
.sym 31491 soc.cpu.cpuregs.regs.0.0.0_RDATA_7[1]
.sym 31492 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 31493 soc.cpu.cpuregs.regs.0.0.0_RDATA_7[0]
.sym 31494 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 31497 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 31498 soc.cpu.cpuregs.regs.0.0.0_RDATA_5[1]
.sym 31499 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 31500 soc.cpu.cpuregs.regs.0.0.1_RDATA_5[0]
.sym 31503 soc.cpu.cpuregs.regs.0.0.0_RDATA_1[1]
.sym 31504 soc.cpu.cpuregs.regs.0.0.0_RDATA_1[0]
.sym 31505 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 31506 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 31510 soc.cpu.cpuregs_wrdata[14]
.sym 31514 clk$SB_IO_IN_$glb_clk
.sym 31517 soc.cpu.latched_compr_SB_LUT4_I1_O[1]
.sym 31518 soc.cpu.latched_compr_SB_LUT4_I1_O[2]
.sym 31519 soc.cpu.latched_compr_SB_LUT4_I1_O[3]
.sym 31520 soc.cpu.latched_compr_SB_LUT4_I1_O[4]
.sym 31521 soc.cpu.latched_compr_SB_LUT4_I1_O[5]
.sym 31522 soc.cpu.latched_compr_SB_LUT4_I1_O[6]
.sym 31523 soc.cpu.latched_compr_SB_LUT4_I1_O[7]
.sym 31526 soc.cpu.count_instr[59]
.sym 31527 soc.cpu.cpuregs_waddr[0]
.sym 31528 soc.cpu.alu_out_SB_LUT4_O_25_I1[2]
.sym 31529 soc.cpu.alu_out_q[15]
.sym 31530 soc.cpu.alu_out_q[13]
.sym 31531 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 31532 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_23_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 31533 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_24_I3[1]
.sym 31534 soc.cpu.cpuregs.regs.0.0.0_RDATA_3_SB_LUT4_I0_O[1]
.sym 31535 soc.cpu.decoded_imm[4]
.sym 31536 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I2[2]
.sym 31537 soc.cpu.cpuregs.regs.0.0.0_RADDR
.sym 31538 soc.cpu.decoded_imm[3]
.sym 31539 soc.cpu.cpuregs_wrdata[11]
.sym 31540 soc.cpu.count_instr[30]
.sym 31541 soc.cpu.cpu_state[2]
.sym 31542 soc.cpu.pcpi_rs2[18]
.sym 31543 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 31544 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 31545 soc.cpu.count_cycle[24]
.sym 31546 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 31547 soc.cpu.reg_pc[2]
.sym 31548 soc.cpu.cpuregs.regs.0.0.0_RDATA_3[1]
.sym 31549 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 31550 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 31551 soc.cpu.count_instr[25]
.sym 31557 soc.cpu.cpuregs.regs.0.0.1_RDATA[0]
.sym 31559 soc.cpu.cpuregs.regs.0.0.1_RDATA_2[0]
.sym 31561 soc.cpu.cpuregs_wrdata[15]
.sym 31562 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 31563 soc.cpu.cpuregs_wrdata[8]
.sym 31564 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 31568 soc.cpu.cpuregs.regs.0.0.1_RDATA_3[0]
.sym 31569 soc.cpu.cpuregs_wrdata[13]
.sym 31570 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 31572 soc.cpu.cpuregs.regs.0.0.1_RDATA_7[0]
.sym 31574 soc.cpu.cpuregs.regs.0.0.0_RDATA_3[1]
.sym 31576 soc.cpu.cpuregs.regs.0.0.0_RDATA[1]
.sym 31577 soc.cpu.cpuregs.regs.0.0.0_RDATA_2[1]
.sym 31581 soc.cpu.cpuregs.regs.0.0.0_RDATA_7[1]
.sym 31588 soc.cpu.latched_compr
.sym 31590 soc.cpu.cpuregs_wrdata[8]
.sym 31596 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 31597 soc.cpu.cpuregs.regs.0.0.1_RDATA_2[0]
.sym 31598 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 31599 soc.cpu.cpuregs.regs.0.0.0_RDATA_2[1]
.sym 31602 soc.cpu.cpuregs.regs.0.0.1_RDATA_3[0]
.sym 31603 soc.cpu.cpuregs.regs.0.0.0_RDATA_3[1]
.sym 31604 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 31605 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 31611 soc.cpu.cpuregs_wrdata[15]
.sym 31617 soc.cpu.cpuregs_wrdata[13]
.sym 31621 soc.cpu.latched_compr
.sym 31626 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 31627 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 31628 soc.cpu.cpuregs.regs.0.0.1_RDATA[0]
.sym 31629 soc.cpu.cpuregs.regs.0.0.0_RDATA[1]
.sym 31632 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 31633 soc.cpu.cpuregs.regs.0.0.1_RDATA_7[0]
.sym 31634 soc.cpu.cpuregs.regs.0.0.0_RDATA_7[1]
.sym 31635 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 31637 clk$SB_IO_IN_$glb_clk
.sym 31639 soc.cpu.latched_compr_SB_LUT4_I1_O[8]
.sym 31640 soc.cpu.latched_compr_SB_LUT4_I1_O[9]
.sym 31641 soc.cpu.latched_compr_SB_LUT4_I1_O[10]
.sym 31642 soc.cpu.latched_compr_SB_CARRY_I0_CO[11]
.sym 31644 soc.cpu.latched_compr_SB_LUT4_I1_O[12]
.sym 31645 soc.cpu.latched_compr_SB_LUT4_I1_O[13]
.sym 31646 soc.cpu.latched_compr_SB_LUT4_I1_O[14]
.sym 31647 soc.cpu.reg_pc[8]
.sym 31650 soc.cpu.count_instr[60]
.sym 31652 soc.cpu.reg_pc[1]
.sym 31653 soc.cpu.decoded_imm[7]
.sym 31654 soc.cpu.decoded_imm[3]
.sym 31655 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 31656 soc.cpu.alu_out_SB_LUT4_O_26_I1[1]
.sym 31657 soc.cpu.reg_pc[7]
.sym 31658 soc.cpu.reg_pc[6]
.sym 31659 soc.cpu.cpuregs_wrdata[8]
.sym 31660 soc.cpu.cpuregs_wrdata[5]
.sym 31662 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 31663 soc.cpu.count_cycle[19]
.sym 31664 soc.cpu.cpuregs_rs1[12]
.sym 31665 soc.cpu.count_instr[52]
.sym 31666 soc.cpu.count_cycle[27]
.sym 31667 soc.cpu.count_cycle[60]
.sym 31668 soc.cpu.count_cycle[58]
.sym 31669 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[1]
.sym 31670 soc.cpu.count_cycle[59]
.sym 31671 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 31672 soc.cpu.reg_pc[12]
.sym 31673 soc.cpu.latched_compr_SB_LUT4_I1_O[17]
.sym 31674 soc.cpu.irq_pending[12]
.sym 31681 soc.cpu.cpuregs_rs1[13]
.sym 31682 soc.cpu.cpu_state[2]
.sym 31684 soc.cpu.irq_mask[12]
.sym 31685 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 31686 soc.cpu.cpuregs_rs1[15]
.sym 31687 soc.cpu.instr_retirq
.sym 31689 soc.cpu.cpuregs_rs1[13]
.sym 31690 soc.cpu.cpuregs_rs1[12]
.sym 31691 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 31693 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 31694 soc.cpu.instr_maskirq
.sym 31695 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 31696 soc.cpu.reg_pc[12]
.sym 31699 soc.cpu.instr_timer
.sym 31701 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 31702 soc.cpu.timer[12]
.sym 31704 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 31707 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 31708 soc.cpu.count_cycle[12]
.sym 31709 soc.cpu.is_lui_auipc_jal
.sym 31710 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 31711 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 31714 soc.cpu.cpuregs_rs1[13]
.sym 31719 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 31720 soc.cpu.is_lui_auipc_jal
.sym 31721 soc.cpu.cpuregs_rs1[12]
.sym 31722 soc.cpu.reg_pc[12]
.sym 31725 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 31726 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 31727 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 31728 soc.cpu.count_cycle[12]
.sym 31734 soc.cpu.cpuregs_rs1[15]
.sym 31740 soc.cpu.cpuregs_rs1[12]
.sym 31743 soc.cpu.instr_timer
.sym 31744 soc.cpu.irq_mask[12]
.sym 31745 soc.cpu.instr_maskirq
.sym 31746 soc.cpu.timer[12]
.sym 31749 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 31750 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 31751 soc.cpu.cpu_state[2]
.sym 31752 soc.cpu.instr_timer
.sym 31755 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 31756 soc.cpu.cpuregs_rs1[13]
.sym 31757 soc.cpu.instr_retirq
.sym 31758 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 31759 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 31760 clk$SB_IO_IN_$glb_clk
.sym 31761 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 31762 soc.cpu.latched_compr_SB_LUT4_I1_O[15]
.sym 31763 soc.cpu.latched_compr_SB_CARRY_I0_CO[16]
.sym 31765 soc.cpu.latched_compr_SB_LUT4_I1_O[17]
.sym 31766 soc.cpu.latched_compr_SB_LUT4_I1_O[18]
.sym 31767 soc.cpu.latched_compr_SB_LUT4_I1_O[19]
.sym 31768 soc.cpu.latched_compr_SB_LUT4_I1_O[20]
.sym 31769 soc.cpu.latched_compr_SB_LUT4_I1_O[21]
.sym 31772 soc.cpu.count_instr[61]
.sym 31773 soc.cpu.decoded_imm[20]
.sym 31774 soc.cpu.decoded_imm[18]
.sym 31775 soc.cpu.cpuregs_wrdata[13]
.sym 31776 soc.cpu.cpu_state[2]
.sym 31777 soc.cpu.decoded_imm[8]
.sym 31778 soc.cpu.cpu_state[3]
.sym 31779 soc.cpu.reg_pc[9]
.sym 31781 soc.cpu.latched_compr_SB_LUT4_I1_O[8]
.sym 31782 soc.cpu.irq_mask[15]
.sym 31783 soc.cpu.decoded_imm[11]
.sym 31784 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I2[3]
.sym 31785 soc.cpu.latched_compr_SB_LUT4_I1_O[10]
.sym 31786 soc.cpu.count_cycle[63]
.sym 31787 soc.cpu.count_cycle[61]
.sym 31788 soc.cpu.timer[12]
.sym 31789 soc.cpu.count_cycle[55]
.sym 31790 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 31791 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 31792 soc.cpu.decoded_imm[12]
.sym 31793 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 31794 soc.cpu.latched_compr_SB_LUT4_I1_O[13]
.sym 31795 soc.cpu.reg_pc[19]
.sym 31796 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 31797 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 31803 soc.cpu.cpuregs_wrdata[12]
.sym 31805 soc.cpu.reg_out[12]
.sym 31806 soc.cpu.latched_compr_SB_CARRY_I0_CO[11]
.sym 31807 soc.cpu.instr_rdcycleh
.sym 31808 soc.cpu.latched_compr_SB_LUT4_I1_1_O[1]
.sym 31809 soc.cpu.instr_rdinstr
.sym 31810 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 31811 soc.cpu.irq_mask[13]
.sym 31812 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 31813 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 31814 soc.cpu.instr_maskirq
.sym 31815 soc.cpu.irq_mask[12]
.sym 31816 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I1[1]
.sym 31817 soc.cpu.count_instr[28]
.sym 31818 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_19_I3[1]
.sym 31819 soc.cpu.instr_retirq
.sym 31822 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 31824 soc.cpu.cpuregs_rs1[12]
.sym 31826 soc.cpu.latched_stalu
.sym 31827 soc.cpu.count_cycle[60]
.sym 31828 soc.cpu.alu_out_q[12]
.sym 31830 soc.cpu.cpu_state[2]
.sym 31831 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 31832 soc.cpu.reg_pc[12]
.sym 31833 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 31834 soc.cpu.irq_pending[12]
.sym 31836 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I1[1]
.sym 31837 soc.cpu.latched_compr_SB_LUT4_I1_1_O[1]
.sym 31838 soc.cpu.reg_pc[12]
.sym 31839 soc.cpu.latched_compr_SB_CARRY_I0_CO[11]
.sym 31842 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 31843 soc.cpu.irq_pending[12]
.sym 31844 soc.cpu.irq_mask[12]
.sym 31848 soc.cpu.cpu_state[2]
.sym 31849 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 31850 soc.cpu.instr_retirq
.sym 31851 soc.cpu.cpuregs_rs1[12]
.sym 31854 soc.cpu.irq_mask[13]
.sym 31857 soc.cpu.instr_maskirq
.sym 31862 soc.cpu.cpuregs_wrdata[12]
.sym 31866 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 31867 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 31868 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 31869 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_19_I3[1]
.sym 31872 soc.cpu.instr_rdinstr
.sym 31873 soc.cpu.count_instr[28]
.sym 31874 soc.cpu.instr_rdcycleh
.sym 31875 soc.cpu.count_cycle[60]
.sym 31878 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 31879 soc.cpu.alu_out_q[12]
.sym 31880 soc.cpu.latched_stalu
.sym 31881 soc.cpu.reg_out[12]
.sym 31883 clk$SB_IO_IN_$glb_clk
.sym 31885 soc.cpu.latched_compr_SB_LUT4_I1_O[22]
.sym 31886 soc.cpu.latched_compr_SB_LUT4_I1_O[23]
.sym 31887 soc.cpu.latched_compr_SB_LUT4_I1_O[24]
.sym 31888 soc.cpu.latched_compr_SB_LUT4_I1_O[25]
.sym 31889 soc.cpu.latched_compr_SB_LUT4_I1_O[26]
.sym 31890 soc.cpu.latched_compr_SB_LUT4_I1_O[27]
.sym 31891 soc.cpu.latched_compr_SB_LUT4_I1_O[28]
.sym 31892 soc.cpu.latched_compr_SB_LUT4_I1_O[29]
.sym 31896 soc.cpu.count_instr[26]
.sym 31897 soc.cpu.reg_pc[22]
.sym 31898 soc.cpu.reg_pc[18]
.sym 31899 soc.cpu.reg_pc[17]
.sym 31900 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 31901 soc.cpu.reg_pc[21]
.sym 31902 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 31903 soc.cpu.reg_pc[20]
.sym 31905 soc.cpu.instr_rdinstr
.sym 31906 soc.cpu.compressed_instr
.sym 31907 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 31908 soc.cpu.reg_pc[16]
.sym 31910 soc.cpu.pcpi_rs2[16]
.sym 31911 soc.cpu.count_cycle[16]
.sym 31913 soc.cpu.latched_compr_SB_LUT4_I1_O[18]
.sym 31914 soc.cpu.count_cycle[21]
.sym 31915 soc.cpu.count_cycle[20]
.sym 31916 soc.cpu.count_instr[62]
.sym 31917 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 31918 soc.cpu.reg_pc[17]
.sym 31919 soc.cpu.reg_pc[30]
.sym 31926 soc.cpu.count_instr[20]
.sym 31927 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 31929 soc.cpu.reg_pc[17]
.sym 31930 soc.cpu.count_cycle[57]
.sym 31932 soc.cpu.cpuregs_rs1[17]
.sym 31933 soc.cpu.count_instr[19]
.sym 31934 soc.cpu.count_cycle[51]
.sym 31935 soc.cpu.count_cycle[19]
.sym 31937 soc.cpu.count_instr[52]
.sym 31941 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 31942 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 31943 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[3]
.sym 31944 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 31945 soc.cpu.instr_rdinstr
.sym 31946 soc.cpu.instr_rdcycleh
.sym 31947 soc.cpu.count_instr[57]
.sym 31948 soc.cpu.count_instr[51]
.sym 31950 soc.cpu.count_instr[48]
.sym 31951 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[0]
.sym 31952 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[0]
.sym 31953 soc.cpu.count_instr[56]
.sym 31954 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 31955 soc.cpu.is_lui_auipc_jal
.sym 31957 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 31959 soc.cpu.instr_rdcycleh
.sym 31960 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[0]
.sym 31961 soc.cpu.count_instr[51]
.sym 31962 soc.cpu.count_cycle[51]
.sym 31965 soc.cpu.instr_rdinstr
.sym 31967 soc.cpu.count_instr[19]
.sym 31968 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 31971 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 31972 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 31973 soc.cpu.count_cycle[19]
.sym 31974 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[3]
.sym 31977 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[0]
.sym 31978 soc.cpu.count_instr[20]
.sym 31979 soc.cpu.instr_rdinstr
.sym 31980 soc.cpu.count_instr[52]
.sym 31983 soc.cpu.count_cycle[57]
.sym 31984 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[0]
.sym 31985 soc.cpu.instr_rdcycleh
.sym 31986 soc.cpu.count_instr[57]
.sym 31989 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[0]
.sym 31990 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 31991 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[3]
.sym 31992 soc.cpu.count_instr[56]
.sym 31995 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[0]
.sym 31996 soc.cpu.count_instr[48]
.sym 31997 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 32001 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 32002 soc.cpu.cpuregs_rs1[17]
.sym 32003 soc.cpu.reg_pc[17]
.sym 32004 soc.cpu.is_lui_auipc_jal
.sym 32008 soc.cpu.latched_compr_SB_LUT4_I1_O[30]
.sym 32009 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2[2]
.sym 32010 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 32011 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I2[2]
.sym 32012 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2[2]
.sym 32013 soc.cpu.pcpi_rs2[22]
.sym 32014 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 32015 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 32018 soc.cpu.count_instr[27]
.sym 32020 soc.cpu.reg_pc[16]
.sym 32022 soc.cpu.cpu_state[4]
.sym 32023 soc.cpu.reg_pc[27]
.sym 32024 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[29]
.sym 32025 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 32027 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_19_I3[1]
.sym 32029 soc.cpu.count_instr[19]
.sym 32031 soc.cpu.latched_compr_SB_LUT4_I1_O[24]
.sym 32032 soc.cpu.decoded_imm[27]
.sym 32033 soc.cpu.count_cycle[24]
.sym 32034 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 32035 soc.cpu.pcpi_rs2[22]
.sym 32036 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 32037 soc.cpu.count_instr[30]
.sym 32038 soc.cpu.pcpi_rs2[18]
.sym 32039 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 32041 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 32042 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 32043 soc.cpu.count_instr[25]
.sym 32049 soc.cpu.irq_mask[19]
.sym 32051 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 32052 soc.cpu.instr_retirq
.sym 32053 soc.cpu.latched_store
.sym 32056 soc.cpu.count_instr[53]
.sym 32057 soc.cpu.count_instr[31]
.sym 32058 soc.cpu.count_cycle[63]
.sym 32060 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 32061 soc.cpu.instr_timer
.sym 32062 soc.cpu.cpu_state[2]
.sym 32066 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 32067 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[3]
.sym 32070 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 32071 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 32073 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 32074 soc.cpu.instr_rdcycleh
.sym 32075 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 32076 soc.cpu.instr_maskirq
.sym 32078 soc.cpu.cpuregs_rs1[19]
.sym 32079 soc.cpu.instr_rdinstr
.sym 32080 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[0]
.sym 32082 soc.cpu.cpuregs_rs1[19]
.sym 32094 soc.cpu.instr_maskirq
.sym 32096 soc.cpu.irq_mask[19]
.sym 32100 soc.cpu.count_instr[31]
.sym 32101 soc.cpu.instr_rdcycleh
.sym 32102 soc.cpu.instr_rdinstr
.sym 32103 soc.cpu.count_cycle[63]
.sym 32106 soc.cpu.cpu_state[2]
.sym 32107 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 32108 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 32109 soc.cpu.instr_timer
.sym 32113 soc.cpu.latched_store
.sym 32114 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 32118 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 32119 soc.cpu.instr_retirq
.sym 32120 soc.cpu.cpuregs_rs1[19]
.sym 32121 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 32124 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 32125 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[3]
.sym 32126 soc.cpu.count_instr[53]
.sym 32127 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[0]
.sym 32128 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 32129 clk$SB_IO_IN_$glb_clk
.sym 32130 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 32131 soc.cpu.pcpi_rs2[16]
.sym 32132 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I2[1]
.sym 32133 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I2[0]
.sym 32134 soc.cpu.cpuregs_wrdata[19]
.sym 32135 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[3]
.sym 32136 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I2_SB_LUT4_O_1_I3[3]
.sym 32137 soc.cpu.cpuregs_wrdata[22]
.sym 32138 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 32141 soc.cpu.cpuregs_rs1[31]
.sym 32143 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 32144 soc.cpu.alu_out_q[12]
.sym 32145 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 32146 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 32147 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 32148 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[3]
.sym 32150 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 32151 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 32152 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[14]
.sym 32153 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2[2]
.sym 32154 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 32155 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 32156 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 32157 soc.cpu.timer[21]
.sym 32158 soc.cpu.reg_op2_SB_DFFE_Q_9_D_SB_LUT4_O_I2[1]
.sym 32159 soc.cpu.reg_pc[31]
.sym 32160 soc.cpu.count_cycle[58]
.sym 32161 soc.cpu.latched_compr_SB_LUT4_I1_O[17]
.sym 32162 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 32163 soc.cpu.count_cycle[59]
.sym 32164 soc.cpu.cpuregs_rs1[19]
.sym 32165 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[1]
.sym 32166 soc.cpu.count_cycle[27]
.sym 32172 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 32174 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 32176 soc.cpu.reg_op2_SB_DFFE_Q_11_D_SB_LUT4_O_I2[1]
.sym 32178 soc.cpu.cpuregs.regs.1.0.0_RDATA_10_SB_LUT4_I0_O[1]
.sym 32179 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 32180 soc.cpu.cpuregs_waddr[3]
.sym 32181 soc.cpu.instr_maskirq
.sym 32182 soc.cpu.cpuregs.regs.1.0.0_RDATA_12_SB_LUT4_I0_O[1]
.sym 32183 soc.cpu.timer[21]
.sym 32184 soc.cpu.count_cycle[21]
.sym 32185 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 32186 soc.cpu.cpuregs.wen_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 32187 soc.cpu.decoded_imm[21]
.sym 32188 soc.cpu.decoded_imm[20]
.sym 32190 soc.cpu.latched_compr_SB_LUT4_I1_1_O[1]
.sym 32191 soc.cpu.irq_mask[21]
.sym 32192 soc.cpu.cpuregs_waddr[0]
.sym 32193 soc.cpu.cpuregs_waddr[2]
.sym 32194 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 32196 soc.cpu.cpuregs_waddr[4]
.sym 32197 soc.cpu.cpuregs_waddr[1]
.sym 32198 soc.cpu.timer[22]
.sym 32199 soc.cpu.decoded_imm[19]
.sym 32200 soc.cpu.instr_timer
.sym 32202 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 32205 soc.cpu.instr_maskirq
.sym 32206 soc.cpu.instr_timer
.sym 32207 soc.cpu.timer[21]
.sym 32208 soc.cpu.irq_mask[21]
.sym 32211 soc.cpu.cpuregs.wen_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 32212 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 32213 soc.cpu.cpuregs_waddr[2]
.sym 32214 soc.cpu.latched_compr_SB_LUT4_I1_1_O[1]
.sym 32217 soc.cpu.decoded_imm[20]
.sym 32219 soc.cpu.reg_op2_SB_DFFE_Q_11_D_SB_LUT4_O_I2[1]
.sym 32220 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 32223 soc.cpu.instr_timer
.sym 32225 soc.cpu.timer[22]
.sym 32229 soc.cpu.decoded_imm[21]
.sym 32231 soc.cpu.cpuregs.regs.1.0.0_RDATA_10_SB_LUT4_I0_O[1]
.sym 32232 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 32235 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 32236 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 32237 soc.cpu.count_cycle[21]
.sym 32238 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 32241 soc.cpu.cpuregs_waddr[1]
.sym 32242 soc.cpu.cpuregs_waddr[4]
.sym 32243 soc.cpu.cpuregs_waddr[0]
.sym 32244 soc.cpu.cpuregs_waddr[3]
.sym 32247 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 32249 soc.cpu.cpuregs.regs.1.0.0_RDATA_12_SB_LUT4_I0_O[1]
.sym 32250 soc.cpu.decoded_imm[19]
.sym 32251 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 32252 clk$SB_IO_IN_$glb_clk
.sym 32254 soc.cpu.cpuregs_wrdata[21]
.sym 32255 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I2[0]
.sym 32256 soc.cpu.irq_mask[22]
.sym 32257 soc.cpu.irq_mask[21]
.sym 32258 soc.cpu.irq_mask[20]
.sym 32259 soc.cpu.cpuregs_wrdata[20]
.sym 32260 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I2[1]
.sym 32261 soc.cpu.cpuregs.regs.1.0.0_RDATA_15_SB_LUT4_I0_O[1]
.sym 32263 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[21]
.sym 32264 soc.cpu.cpuregs_rs1[28]
.sym 32266 soc.cpu.cpu_state[6]
.sym 32267 soc.cpu.cpuregs_wrdata[22]
.sym 32269 soc.cpu.cpuregs_wrdata[19]
.sym 32270 soc.cpu.cpu_state[2]
.sym 32271 soc.cpu.cpuregs.wen
.sym 32272 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 32273 soc.cpu.decoded_imm[16]
.sym 32275 soc.cpu.latched_stalu
.sym 32276 soc.cpu.cpuregs_waddr[3]
.sym 32277 soc.cpu.reg_out[19]
.sym 32278 soc.cpu.irq_pending[20]
.sym 32279 soc.cpu.count_cycle[61]
.sym 32280 soc.cpu.cpuregs_wrdata[19]
.sym 32281 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 32282 soc.cpu.count_cycle[55]
.sym 32283 soc.cpu.decoded_imm[12]
.sym 32284 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 32285 soc.cpu.decoded_imm[19]
.sym 32286 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 32287 soc.cpu.cpuregs_wrdata[21]
.sym 32288 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D[1]
.sym 32289 soc.cpu.cpuregs.regs.1.0.0_RDATA_12[1]
.sym 32295 soc.cpu.cpuregs.regs.1.0.0_RDATA[1]
.sym 32296 soc.cpu.cpuregs.regs.1.0.0_RDATA_12[1]
.sym 32298 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 32302 soc.cpu.cpuregs_rs1[21]
.sym 32303 soc.cpu.reg_op2_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 32306 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 32307 soc.cpu.decoded_imm[18]
.sym 32308 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 32310 soc.cpu.reg_op2_SB_DFFE_Q_13_D_SB_LUT4_O_I2[1]
.sym 32311 soc.cpu.decoded_imm[31]
.sym 32313 soc.cpu.cpuregs.regs.1.0.0_RDATA_10[0]
.sym 32314 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 32315 soc.cpu.cpuregs.regs.1.0.0_RDATA_12[0]
.sym 32316 soc.cpu.cpu_state[2]
.sym 32317 soc.cpu.cpuregs.regs.1.0.0_RDATA_13[1]
.sym 32319 soc.cpu.cpuregs.regs.1.0.0_RDATA[0]
.sym 32320 soc.cpu.instr_retirq
.sym 32321 soc.cpu.cpuregs.regs.1.0.0_RDATA_10[1]
.sym 32322 soc.cpu.cpuregs.regs.1.0.0_RDATA_11[0]
.sym 32323 soc.cpu.cpuregs.regs.1.0.0_RDATA_11[1]
.sym 32324 soc.cpu.cpuregs.regs.1.0.0_RDATA_13[0]
.sym 32325 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 32326 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 32328 soc.cpu.cpuregs.regs.1.0.0_RDATA[1]
.sym 32329 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 32330 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 32331 soc.cpu.cpuregs.regs.1.0.0_RDATA[0]
.sym 32334 soc.cpu.reg_op2_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 32336 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 32337 soc.cpu.decoded_imm[31]
.sym 32340 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 32341 soc.cpu.cpuregs.regs.1.0.0_RDATA_12[1]
.sym 32342 soc.cpu.cpuregs.regs.1.0.0_RDATA_12[0]
.sym 32343 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 32346 soc.cpu.decoded_imm[18]
.sym 32348 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 32349 soc.cpu.reg_op2_SB_DFFE_Q_13_D_SB_LUT4_O_I2[1]
.sym 32352 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 32353 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 32354 soc.cpu.cpuregs.regs.1.0.0_RDATA_11[0]
.sym 32355 soc.cpu.cpuregs.regs.1.0.0_RDATA_11[1]
.sym 32358 soc.cpu.cpuregs_rs1[21]
.sym 32359 soc.cpu.instr_retirq
.sym 32360 soc.cpu.cpu_state[2]
.sym 32361 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 32364 soc.cpu.cpuregs.regs.1.0.0_RDATA_10[0]
.sym 32365 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 32366 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 32367 soc.cpu.cpuregs.regs.1.0.0_RDATA_10[1]
.sym 32370 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 32371 soc.cpu.cpuregs.regs.1.0.0_RDATA_13[0]
.sym 32372 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 32373 soc.cpu.cpuregs.regs.1.0.0_RDATA_13[1]
.sym 32374 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 32375 clk$SB_IO_IN_$glb_clk
.sym 32377 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0[3]
.sym 32378 soc.cpu.reg_op2_SB_DFFE_Q_9_D_SB_LUT4_O_I2[1]
.sym 32379 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 32380 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2[3]
.sym 32381 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0[0]
.sym 32382 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]
.sym 32383 soc.cpu.irq_pending[20]
.sym 32384 soc.cpu.cpuregs_wrdata[18]
.sym 32386 soc.cpu.reg_out[18]
.sym 32388 soc.cpu.count_instr[58]
.sym 32389 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 32390 soc.cpu.reg_pc[21]
.sym 32391 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I1_SB_LUT4_O_1_I3[2]
.sym 32393 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 32394 soc.cpu.cpuregs.regs.1.0.0_RDATA_15[0]
.sym 32395 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 32397 soc.cpu.alu_out_q[23]
.sym 32398 soc.cpu.mem_do_rinst
.sym 32399 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 32400 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[15]
.sym 32401 soc.cpu.cpuregs.regs.1.0.0_RDATA_15[1]
.sym 32402 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 32403 soc.cpu.reg_pc[30]
.sym 32404 soc.cpu.decoded_imm[28]
.sym 32405 soc.cpu.cpuregs_rs1[22]
.sym 32406 soc.cpu.cpuregs.regs.1.0.1_RDATA_9[0]
.sym 32407 soc.cpu.cpuregs_wrdata[20]
.sym 32408 soc.cpu.count_instr[62]
.sym 32409 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 32410 soc.cpu.reg_pc[17]
.sym 32411 soc.cpu.decoded_imm[30]
.sym 32412 soc.cpu.cpuregs_rs1[20]
.sym 32418 soc.cpu.decoded_imm[30]
.sym 32420 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 32421 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 32422 soc.cpu.cpuregs.regs.1.0.0_RDATA_3_SB_LUT4_I0_O[1]
.sym 32423 soc.cpu.reg_pc[18]
.sym 32424 soc.cpu.cpuregs_rs1[18]
.sym 32425 soc.cpu.cpuregs.regs.1.0.0_RDATA_3[1]
.sym 32427 soc.cpu.cpuregs_raddr2[0]
.sym 32428 soc.cpu.decoded_imm[28]
.sym 32429 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 32430 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 32431 soc.cpu.cpuregs.regs.1.0.0_RDATA_10[1]
.sym 32432 soc.cpu.cpuregs.regs.1.0.0_RDATA_1_SB_LUT4_I0_O[1]
.sym 32433 soc.cpu.reg_pc[22]
.sym 32434 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 32435 soc.cpu.cpuregs.regs.1.0.0_RDATA_1[0]
.sym 32439 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 32441 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 32442 soc.cpu.cpuregs_rs1[22]
.sym 32443 soc.cpu.is_lui_auipc_jal
.sym 32444 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 32445 soc.cpu.cpuregs.regs.1.0.0_RDATA_3[0]
.sym 32447 soc.cpu.cpuregs.regs.1.0.1_RDATA_10[0]
.sym 32448 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D[1]
.sym 32449 soc.cpu.cpuregs.regs.1.0.0_RDATA_1[1]
.sym 32451 soc.cpu.cpuregs_rs1[18]
.sym 32452 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 32453 soc.cpu.is_lui_auipc_jal
.sym 32454 soc.cpu.reg_pc[18]
.sym 32457 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 32459 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D[1]
.sym 32460 soc.cpu.cpuregs_raddr2[0]
.sym 32463 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 32465 soc.cpu.decoded_imm[30]
.sym 32466 soc.cpu.cpuregs.regs.1.0.0_RDATA_1_SB_LUT4_I0_O[1]
.sym 32469 soc.cpu.cpuregs_rs1[22]
.sym 32470 soc.cpu.is_lui_auipc_jal
.sym 32471 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 32472 soc.cpu.reg_pc[22]
.sym 32475 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 32476 soc.cpu.cpuregs.regs.1.0.0_RDATA_3[1]
.sym 32477 soc.cpu.cpuregs.regs.1.0.0_RDATA_3[0]
.sym 32478 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 32481 soc.cpu.decoded_imm[28]
.sym 32482 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 32484 soc.cpu.cpuregs.regs.1.0.0_RDATA_3_SB_LUT4_I0_O[1]
.sym 32487 soc.cpu.cpuregs.regs.1.0.0_RDATA_1[1]
.sym 32488 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 32489 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 32490 soc.cpu.cpuregs.regs.1.0.0_RDATA_1[0]
.sym 32493 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 32494 soc.cpu.cpuregs.regs.1.0.1_RDATA_10[0]
.sym 32495 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 32496 soc.cpu.cpuregs.regs.1.0.0_RDATA_10[1]
.sym 32497 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 32498 clk$SB_IO_IN_$glb_clk
.sym 32500 soc.cpu.cpuregs_rs1[22]
.sym 32501 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 32502 soc.cpu.cpuregs_wrdata[17]
.sym 32503 soc.cpu.cpuregs_rs1[16]
.sym 32504 soc.cpu.cpuregs.regs.1.0.0_RDATA_9[1]
.sym 32505 soc.cpu.cpuregs.regs.1.0.0_RDATA_12[1]
.sym 32506 soc.cpu.cpuregs.regs.1.0.0_RDATA_15[1]
.sym 32507 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 32508 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 32512 soc.cpu.irq_pending[23]
.sym 32513 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 32514 soc.cpu.cpuregs_wrdata[16]
.sym 32515 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2[3]
.sym 32516 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 32517 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 32518 soc.cpu.cpuregs.regs.0.0.0_RADDR_3[0]
.sym 32519 soc.cpu.reg_pc[18]
.sym 32520 soc.cpu.cpuregs_rs1[18]
.sym 32521 soc.cpu.reg_pc[22]
.sym 32522 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 32523 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 32524 soc.cpu.cpuregs.regs.1.0.0_RDATA_14[1]
.sym 32525 soc.cpu.count_instr[30]
.sym 32526 soc.cpu.latched_compr_SB_LUT4_I1_1_O[1]
.sym 32527 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I2[2]
.sym 32528 soc.cpu.decoded_imm[27]
.sym 32529 soc.cpu.cpuregs_wrdata[26]
.sym 32530 soc.cpu.timer[23]
.sym 32531 soc.cpu.instr_timer
.sym 32532 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 32533 soc.cpu.count_cycle[24]
.sym 32534 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 32535 soc.cpu.count_instr[25]
.sym 32543 soc.cpu.cpuregs.regs.1.0.0_RDATA_3[1]
.sym 32544 soc.cpu.cpuregs.regs.1.0.1_RDATA_3[0]
.sym 32548 soc.cpu.cpuregs_wrdata[18]
.sym 32551 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 32556 soc.cpu.cpuregs.regs.1.0.0_RDATA_13[1]
.sym 32557 soc.cpu.cpuregs_wrdata[21]
.sym 32559 soc.cpu.cpuregs_wrdata[17]
.sym 32562 soc.cpu.cpuregs.regs.1.0.1_RDATA_13[0]
.sym 32563 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 32565 soc.cpu.cpuregs.regs.1.0.0_RDATA_11[1]
.sym 32567 soc.cpu.cpuregs_wrdata[20]
.sym 32568 soc.cpu.cpuregs.regs.1.0.1_RDATA_11[0]
.sym 32569 soc.cpu.cpuregs.regs.1.0.1_RDATA_12[0]
.sym 32570 soc.cpu.cpuregs.regs.1.0.0_RDATA_12[1]
.sym 32575 soc.cpu.cpuregs_wrdata[20]
.sym 32580 soc.cpu.cpuregs.regs.1.0.1_RDATA_3[0]
.sym 32581 soc.cpu.cpuregs.regs.1.0.0_RDATA_3[1]
.sym 32582 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 32583 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 32586 soc.cpu.cpuregs.regs.1.0.0_RDATA_12[1]
.sym 32587 soc.cpu.cpuregs.regs.1.0.1_RDATA_12[0]
.sym 32588 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 32589 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 32592 soc.cpu.cpuregs.regs.1.0.0_RDATA_11[1]
.sym 32593 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 32594 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 32595 soc.cpu.cpuregs.regs.1.0.1_RDATA_11[0]
.sym 32598 soc.cpu.cpuregs_wrdata[17]
.sym 32605 soc.cpu.cpuregs_wrdata[21]
.sym 32610 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 32611 soc.cpu.cpuregs.regs.1.0.1_RDATA_13[0]
.sym 32612 soc.cpu.cpuregs.regs.1.0.0_RDATA_13[1]
.sym 32613 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 32618 soc.cpu.cpuregs_wrdata[18]
.sym 32621 clk$SB_IO_IN_$glb_clk
.sym 32623 soc.cpu.decoded_imm[29]
.sym 32624 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_7_I3[2]
.sym 32625 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 32626 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2[2]
.sym 32627 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2[3]
.sym 32628 soc.cpu.decoded_imm[25]
.sym 32629 soc.cpu.decoded_imm[31]
.sym 32630 soc.cpu.cpuregs_wrdata[24]
.sym 32636 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 32637 soc.cpu.cpuregs_wrdata[25]
.sym 32638 soc.cpu.cpuregs.wdata_SB_LUT4_O_I1[1]
.sym 32639 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 32640 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 32641 soc.cpu.cpuregs_wrdata[25]
.sym 32642 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2[1]
.sym 32643 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 32644 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_8_I3[1]
.sym 32645 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 32646 soc.cpu.cpuregs_wrdata[17]
.sym 32647 soc.cpu.cpuregs_wrdata[25]
.sym 32648 soc.cpu.cpuregs_rs1[19]
.sym 32649 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 32650 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 32651 soc.cpu.cpuregs_rs1[30]
.sym 32652 soc.cpu.count_cycle[58]
.sym 32653 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 32654 soc.cpu.cpuregs.regs.1.0.0_RDATA_2[1]
.sym 32655 soc.cpu.count_cycle[59]
.sym 32656 soc.cpu.decoded_imm[29]
.sym 32657 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 32658 soc.cpu.count_cycle[27]
.sym 32664 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 32665 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 32666 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 32668 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 32669 soc.cpu.cpuregs_rs1[23]
.sym 32670 soc.cpu.instr_retirq
.sym 32671 soc.cpu.cpuregs.regs.1.0.0_RDATA_6[1]
.sym 32672 soc.cpu.cpuregs.regs.1.0.0_RDATA[0]
.sym 32673 soc.cpu.cpuregs.regs.1.0.0_RDATA_1[1]
.sym 32675 soc.cpu.reg_pc[30]
.sym 32676 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 32677 soc.cpu.reg_op2_SB_DFFE_Q_6_D_SB_LUT4_O_I2[1]
.sym 32678 soc.cpu.cpuregs_rs1[30]
.sym 32679 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 32680 soc.cpu.cpuregs.regs.1.0.1_RDATA[0]
.sym 32681 soc.cpu.cpuregs.regs.1.0.1_RDATA_1[0]
.sym 32683 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 32684 soc.cpu.cpuregs.regs.1.0.0_RDATA_6[0]
.sym 32685 soc.cpu.is_lui_auipc_jal
.sym 32686 soc.cpu.cpuregs.regs.1.0.1_RDATA_6[0]
.sym 32688 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 32689 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 32690 soc.cpu.timer[23]
.sym 32691 soc.cpu.instr_timer
.sym 32693 soc.cpu.decoded_imm[25]
.sym 32699 soc.cpu.instr_timer
.sym 32700 soc.cpu.timer[23]
.sym 32703 soc.cpu.is_lui_auipc_jal
.sym 32704 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 32705 soc.cpu.cpuregs_rs1[30]
.sym 32706 soc.cpu.reg_pc[30]
.sym 32709 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 32710 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 32711 soc.cpu.cpuregs.regs.1.0.1_RDATA_6[0]
.sym 32712 soc.cpu.cpuregs.regs.1.0.0_RDATA_6[1]
.sym 32715 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 32716 soc.cpu.instr_retirq
.sym 32717 soc.cpu.cpuregs_rs1[23]
.sym 32718 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 32721 soc.cpu.decoded_imm[25]
.sym 32723 soc.cpu.reg_op2_SB_DFFE_Q_6_D_SB_LUT4_O_I2[1]
.sym 32724 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 32727 soc.cpu.cpuregs.regs.1.0.0_RDATA_6[1]
.sym 32728 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 32729 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 32730 soc.cpu.cpuregs.regs.1.0.0_RDATA_6[0]
.sym 32733 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 32734 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 32735 soc.cpu.cpuregs.regs.1.0.0_RDATA_1[1]
.sym 32736 soc.cpu.cpuregs.regs.1.0.1_RDATA_1[0]
.sym 32739 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 32740 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 32741 soc.cpu.cpuregs.regs.1.0.0_RDATA[0]
.sym 32742 soc.cpu.cpuregs.regs.1.0.1_RDATA[0]
.sym 32743 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 32744 clk$SB_IO_IN_$glb_clk
.sym 32746 soc.cpu.irq_mask[23]
.sym 32747 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2[2]
.sym 32748 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2[3]
.sym 32749 soc.cpu.cpuregs_wrdata[31]
.sym 32750 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[2]
.sym 32751 soc.cpu.irq_mask[24]
.sym 32752 soc.cpu.cpuregs_wrdata[30]
.sym 32753 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2[3]
.sym 32758 soc.cpu.alu_out_q[24]
.sym 32759 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 32760 soc.cpu.cpuregs.regs.0.0.1_RADDR_3[3]
.sym 32761 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 32762 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_7_I3[1]
.sym 32763 soc.cpu.decoded_imm[23]
.sym 32764 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 32765 soc.cpu.cpu_state[6]
.sym 32766 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 32767 soc.cpu.cpu_state[2]
.sym 32768 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 32769 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 32770 soc.cpu.count_cycle[31]
.sym 32771 soc.cpu.cpuregs_rs1[25]
.sym 32773 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 32774 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 32775 soc.cpu.count_cycle[28]
.sym 32776 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 32777 soc.cpu.alu_out_q[26]
.sym 32778 soc.cpu.cpuregs_wrdata[26]
.sym 32779 soc.cpu.count_cycle[61]
.sym 32781 soc.cpu.cpuregs_wrdata[28]
.sym 32791 soc.cpu.instr_rdinstr
.sym 32792 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 32794 soc.cpu.instr_maskirq
.sym 32795 soc.cpu.timer[24]
.sym 32796 soc.cpu.instr_rdcycleh
.sym 32799 soc.cpu.instr_rdinstr
.sym 32800 soc.cpu.instr_timer
.sym 32801 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 32803 soc.cpu.count_cycle[24]
.sym 32805 soc.cpu.count_instr[25]
.sym 32806 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 32807 soc.cpu.cpuregs_wrdata[25]
.sym 32811 soc.cpu.count_instr[26]
.sym 32812 soc.cpu.count_cycle[58]
.sym 32813 soc.cpu.count_instr[27]
.sym 32814 soc.cpu.cpuregs_wrdata[31]
.sym 32815 soc.cpu.count_cycle[59]
.sym 32816 soc.cpu.irq_mask[24]
.sym 32817 soc.cpu.cpuregs_wrdata[30]
.sym 32820 soc.cpu.cpuregs_wrdata[31]
.sym 32826 soc.cpu.cpuregs_wrdata[30]
.sym 32832 soc.cpu.instr_rdinstr
.sym 32834 soc.cpu.count_instr[25]
.sym 32835 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 32838 soc.cpu.timer[24]
.sym 32839 soc.cpu.instr_timer
.sym 32840 soc.cpu.instr_maskirq
.sym 32841 soc.cpu.irq_mask[24]
.sym 32845 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 32846 soc.cpu.count_cycle[24]
.sym 32847 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 32850 soc.cpu.count_instr[27]
.sym 32851 soc.cpu.instr_rdinstr
.sym 32852 soc.cpu.count_cycle[59]
.sym 32853 soc.cpu.instr_rdcycleh
.sym 32856 soc.cpu.count_cycle[58]
.sym 32857 soc.cpu.count_instr[26]
.sym 32858 soc.cpu.instr_rdcycleh
.sym 32859 soc.cpu.instr_rdinstr
.sym 32865 soc.cpu.cpuregs_wrdata[25]
.sym 32867 clk$SB_IO_IN_$glb_clk
.sym 32869 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2[2]
.sym 32870 soc.cpu.irq_mask[30]
.sym 32871 soc.cpu.cpuregs_wrdata[26]
.sym 32872 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_5_I3[2]
.sym 32873 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2[2]
.sym 32874 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 32875 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 32876 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I1[1]
.sym 32881 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_I3[1]
.sym 32882 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2[2]
.sym 32883 soc.cpu.cpu_state[2]
.sym 32884 soc.cpu.cpuregs_wrdata[31]
.sym 32885 soc.cpu.instr_retirq
.sym 32887 soc.cpu.instr_rdinstr
.sym 32888 soc.cpu.irq_mask[23]
.sym 32889 soc.cpu.cpu_state[2]
.sym 32890 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 32891 soc.cpu.do_waitirq_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 32892 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 32895 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 32896 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 32898 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2_SB_LUT4_O_I2[3]
.sym 32901 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 32903 soc.cpu.decoded_imm[30]
.sym 32912 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 32913 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 32914 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[3]
.sym 32915 soc.cpu.count_instr[63]
.sym 32916 soc.cpu.cpuregs_rs1[31]
.sym 32917 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 32918 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 32921 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 32922 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[3]
.sym 32923 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 32924 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 32925 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 32927 soc.cpu.count_instr[59]
.sym 32928 soc.cpu.cpu_state[2]
.sym 32929 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 32930 soc.cpu.count_cycle[31]
.sym 32931 soc.cpu.instr_retirq
.sym 32933 soc.cpu.count_instr[58]
.sym 32934 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 32936 soc.cpu.cpuregs_wrdata[26]
.sym 32937 soc.cpu.count_instr[60]
.sym 32939 soc.cpu.cpuregs_rs1[28]
.sym 32941 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[0]
.sym 32943 soc.cpu.cpu_state[2]
.sym 32944 soc.cpu.instr_retirq
.sym 32945 soc.cpu.cpuregs_rs1[31]
.sym 32946 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 32949 soc.cpu.count_instr[58]
.sym 32950 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[0]
.sym 32951 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 32952 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[3]
.sym 32955 soc.cpu.count_instr[60]
.sym 32956 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[3]
.sym 32957 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[0]
.sym 32958 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 32961 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[3]
.sym 32962 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 32963 soc.cpu.count_instr[63]
.sym 32964 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[0]
.sym 32967 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 32968 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[3]
.sym 32969 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[0]
.sym 32970 soc.cpu.count_instr[59]
.sym 32973 soc.cpu.instr_retirq
.sym 32974 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 32975 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 32976 soc.cpu.cpuregs_rs1[28]
.sym 32982 soc.cpu.cpuregs_wrdata[26]
.sym 32985 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 32986 soc.cpu.count_cycle[31]
.sym 32987 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 32988 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 32990 clk$SB_IO_IN_$glb_clk
.sym 32992 soc.cpu.cpuregs_wrdata[27]
.sym 32993 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 32994 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2[2]
.sym 32995 soc.cpu.cpuregs_wrdata[29]
.sym 32996 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2[3]
.sym 32997 soc.cpu.cpuregs_wrdata[28]
.sym 32998 soc.cpu.irq_mask[25]
.sym 32999 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2[1]
.sym 33000 soc.cpu.cpuregs_waddr[0]
.sym 33005 soc.cpu.alu_out_SB_LUT4_O_25_I1[1]
.sym 33006 soc.cpu.cpuregs_waddr[1]
.sym 33007 soc.cpu.reg_pc[27]
.sym 33008 soc.cpu.cpuregs_waddr[2]
.sym 33009 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I1[1]
.sym 33010 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[25]
.sym 33011 soc.cpu.alu_out_SB_LUT4_O_26_I1[1]
.sym 33012 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 33013 soc.cpu.irq_mask[30]
.sym 33014 soc.cpu.cpuregs.regs.0.0.1_RADDR_1
.sym 33016 soc.cpu.cpuregs_wrdata[26]
.sym 33019 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 33020 soc.cpu.cpuregs_rs1[26]
.sym 33021 soc.cpu.timer[30]
.sym 33024 soc.cpu.latched_compr_SB_LUT4_I1_1_O[1]
.sym 33026 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 33027 soc.cpu.instr_timer
.sym 33034 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 33035 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 33036 soc.cpu.cpuregs_rs1[29]
.sym 33037 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]
.sym 33038 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 33039 soc.cpu.instr_retirq
.sym 33040 soc.cpu.cpu_state[2]
.sym 33041 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 33042 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 33043 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 33045 soc.cpu.count_cycle[28]
.sym 33046 soc.cpu.cpuregs_rs1[26]
.sym 33047 soc.cpu.instr_retirq
.sym 33048 soc.cpu.count_cycle[26]
.sym 33049 soc.cpu.count_cycle[61]
.sym 33050 soc.cpu.instr_rdcycleh
.sym 33051 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 33053 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[0]
.sym 33055 soc.cpu.count_instr[29]
.sym 33059 soc.cpu.count_instr[61]
.sym 33060 soc.cpu.cpuregs_wrdata[29]
.sym 33061 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 33062 soc.cpu.cpuregs_wrdata[28]
.sym 33063 soc.cpu.instr_rdinstr
.sym 33064 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[3]
.sym 33066 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]
.sym 33067 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 33069 soc.cpu.count_cycle[28]
.sym 33072 soc.cpu.count_instr[61]
.sym 33073 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[0]
.sym 33074 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 33075 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[3]
.sym 33078 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 33079 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 33080 soc.cpu.count_cycle[26]
.sym 33081 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 33087 soc.cpu.cpuregs_wrdata[28]
.sym 33090 soc.cpu.count_instr[29]
.sym 33091 soc.cpu.instr_rdinstr
.sym 33092 soc.cpu.count_cycle[61]
.sym 33093 soc.cpu.instr_rdcycleh
.sym 33099 soc.cpu.cpuregs_wrdata[29]
.sym 33102 soc.cpu.cpuregs_rs1[26]
.sym 33103 soc.cpu.instr_retirq
.sym 33104 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 33105 soc.cpu.cpu_state[2]
.sym 33108 soc.cpu.cpuregs_rs1[29]
.sym 33109 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 33110 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 33111 soc.cpu.instr_retirq
.sym 33113 clk$SB_IO_IN_$glb_clk
.sym 33115 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2_SB_LUT4_O_I2[2]
.sym 33117 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2_SB_LUT4_O_I2[3]
.sym 33119 soc.cpu.irq_pending[31]
.sym 33120 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2_SB_LUT4_O_I2[1]
.sym 33121 soc.cpu.irq_pending[28]
.sym 33122 soc.cpu.irq_pending[26]
.sym 33128 soc.cpu.irq_mask[29]
.sym 33129 soc.cpu.irq_mask[29]
.sym 33130 soc.cpu.cpuregs_wrdata[29]
.sym 33132 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2[0]
.sym 33134 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 33136 soc.cpu.reg_out[27]
.sym 33137 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 33138 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2[2]
.sym 33141 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 33143 soc.cpu.alu_out_q[27]
.sym 33146 soc.cpu.cpuregs.regs.1.0.0_RDATA_2[1]
.sym 33158 soc.cpu.instr_maskirq
.sym 33163 soc.cpu.timer[26]
.sym 33164 soc.cpu.timer[31]
.sym 33166 soc.cpu.instr_maskirq
.sym 33167 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 33172 soc.cpu.irq_mask[31]
.sym 33175 soc.cpu.irq_mask[26]
.sym 33177 soc.cpu.irq_mask[28]
.sym 33178 soc.cpu.cpuregs_rs1[31]
.sym 33180 soc.cpu.cpuregs_rs1[26]
.sym 33181 soc.cpu.cpuregs_rs1[28]
.sym 33184 soc.cpu.timer[28]
.sym 33187 soc.cpu.instr_timer
.sym 33191 soc.cpu.cpuregs_rs1[31]
.sym 33195 soc.cpu.instr_maskirq
.sym 33196 soc.cpu.instr_timer
.sym 33197 soc.cpu.timer[31]
.sym 33198 soc.cpu.irq_mask[31]
.sym 33201 soc.cpu.instr_maskirq
.sym 33202 soc.cpu.irq_mask[26]
.sym 33203 soc.cpu.instr_timer
.sym 33204 soc.cpu.timer[26]
.sym 33207 soc.cpu.cpuregs_rs1[26]
.sym 33213 soc.cpu.instr_maskirq
.sym 33214 soc.cpu.irq_mask[28]
.sym 33215 soc.cpu.instr_timer
.sym 33216 soc.cpu.timer[28]
.sym 33220 soc.cpu.cpuregs_rs1[28]
.sym 33235 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 33236 clk$SB_IO_IN_$glb_clk
.sym 33237 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 33246 soc.cpu.decoded_imm[20]
.sym 33251 soc.cpu.instr_jalr
.sym 33252 soc.cpu.latched_stalu
.sym 33255 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 33256 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 33258 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 33361 display.refresh_tick_SB_LUT4_O_I3
.sym 33365 display.refresh_tick
.sym 33369 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 33374 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 33376 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 33379 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[0]
.sym 33381 soc.cpu.instr_rdinstr
.sym 33382 soc.cpu.instr_maskirq
.sym 33383 soc.cpu.instr_rdcycleh
.sym 33557 $PACKER_VCC_NET
.sym 33559 $PACKER_VCC_NET
.sym 33574 $PACKER_VCC_NET
.sym 33608 soc.cpu.count_cycle[22]
.sym 33633 iomem_wstrb[3]
.sym 33640 iomem_wstrb[2]
.sym 33646 soc.spimemio.valid_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 33672 iomem_wstrb[2]
.sym 33673 soc.spimemio.valid_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 33683 soc.spimemio.valid_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 33684 iomem_wstrb[3]
.sym 33722 soc.cpu.count_cycle[23]
.sym 33723 soc.cpu.count_cycle[30]
.sym 33724 flash_clk_SB_LUT4_I3_O[2]
.sym 33732 iomem_wdata[9]
.sym 33733 soc.cpu.mem_rdata_SB_LUT4_O_14_I0[0]
.sym 33734 soc.cpu.mem_rdata_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 33740 soc.spimemio.valid_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 33751 SEG[3]$SB_IO_OUT
.sym 33761 iomem_wstrb[3]
.sym 33763 iomem_wdata[11]
.sym 33766 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 33767 $PACKER_VCC_NET
.sym 33768 soc.cpu.count_cycle[1]
.sym 33769 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 33772 soc.cpu.mem_la_wdata[2]
.sym 33773 soc.cpu.count_instr[0]
.sym 33775 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 33777 COMM[3]$SB_IO_OUT
.sym 33780 iomem_wstrb[2]
.sym 33812 soc.cpu.count_instr[0]
.sym 33864 soc.cpu.count_instr[0]
.sym 33868 soc.cpu.decoder_trigger_SB_LUT4_I0_O_$glb_ce
.sym 33869 clk$SB_IO_IN_$glb_clk
.sym 33870 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 33871 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[11]
.sym 33875 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[15]
.sym 33876 iomem_wdata[2]
.sym 33877 iomem_wdata[4]
.sym 33878 iomem_wdata[12]
.sym 33881 soc.cpu.count_cycle[31]
.sym 33891 UART_RX_SB_LUT4_I1_O[2]
.sym 33894 UART_RX_SB_LUT4_I1_O[2]
.sym 33895 iomem_wdata[11]
.sym 33896 soc.cpu.mem_la_wdata[5]
.sym 33897 soc.cpu.pcpi_rs2[12]
.sym 33898 soc.cpu.mem_la_wdata[4]
.sym 33900 iomem_wdata[19]
.sym 33901 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[22]
.sym 33902 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 33904 iomem_wdata[20]
.sym 33905 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 33906 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 33914 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 33915 soc.cpu.pcpi_rs2[12]
.sym 33916 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[0]
.sym 33918 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 33919 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[2]
.sym 33920 soc.cpu.mem_la_wdata[5]
.sym 33922 soc.cpu.mem_la_wdata[4]
.sym 33924 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[2]
.sym 33925 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[2]
.sym 33931 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 33932 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 33935 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 33939 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 33940 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[1]
.sym 33952 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[0]
.sym 33953 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 33954 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[2]
.sym 33964 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 33965 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 33966 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[2]
.sym 33969 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 33971 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 33972 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[2]
.sym 33975 soc.cpu.mem_la_wdata[5]
.sym 33976 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 33977 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 33978 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 33982 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[2]
.sym 33983 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[0]
.sym 33984 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[1]
.sym 33987 soc.cpu.mem_la_wdata[4]
.sym 33988 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 33989 soc.cpu.pcpi_rs2[12]
.sym 33990 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 33991 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 33992 clk$SB_IO_IN_$glb_clk
.sym 33995 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[22]
.sym 33996 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[23]
.sym 33997 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 34001 soc.cpu.count_cycle[0]
.sym 34004 soc.cpu.count_cycle[17]
.sym 34007 iomem_wdata[4]
.sym 34008 iomem_wdata[8]
.sym 34009 soc.cpu.cpuregs_raddr2[2]
.sym 34010 iomem_addr[4]
.sym 34012 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 34013 soc.cpu.cpuregs_raddr2[2]
.sym 34016 iomem_wdata[11]
.sym 34019 soc.cpu.cpuregs_rs1[1]
.sym 34021 soc.cpu.count_cycle[15]
.sym 34023 soc.cpu.cpuregs.regs.0.0.0_RDATA_14[1]
.sym 34024 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 34025 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 34028 soc.cpu.instr_rdinstr
.sym 34029 soc.cpu.instr_rdinstr
.sym 34037 soc.cpu.count_cycle[2]
.sym 34041 soc.cpu.count_cycle[6]
.sym 34047 soc.cpu.count_cycle[4]
.sym 34052 soc.cpu.count_cycle[1]
.sym 34056 soc.cpu.count_cycle[5]
.sym 34058 soc.cpu.count_cycle[7]
.sym 34062 soc.cpu.count_cycle[3]
.sym 34066 soc.cpu.count_cycle[0]
.sym 34067 $nextpnr_ICESTORM_LC_3$O
.sym 34070 soc.cpu.count_cycle[0]
.sym 34073 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 34076 soc.cpu.count_cycle[1]
.sym 34077 soc.cpu.count_cycle[0]
.sym 34079 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 34082 soc.cpu.count_cycle[2]
.sym 34083 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 34085 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 34087 soc.cpu.count_cycle[3]
.sym 34089 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 34091 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 34093 soc.cpu.count_cycle[4]
.sym 34095 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 34097 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 34100 soc.cpu.count_cycle[5]
.sym 34101 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 34103 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 34106 soc.cpu.count_cycle[6]
.sym 34107 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 34109 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 34112 soc.cpu.count_cycle[7]
.sym 34113 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 34115 clk$SB_IO_IN_$glb_clk
.sym 34116 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 34117 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_I2[2]
.sym 34118 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 34119 iomem_wdata[19]
.sym 34120 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 34121 iomem_wdata[20]
.sym 34122 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 34123 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 34124 iomem_wdata[18]
.sym 34127 soc.cpu.count_cycle[25]
.sym 34128 soc.cpu.count_cycle[18]
.sym 34130 iomem_wdata[16]
.sym 34133 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 34137 soc.cpu.mem_rdata_SB_LUT4_O_6_I0_SB_LUT4_O_I3[3]
.sym 34139 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[0]
.sym 34140 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 34142 soc.cpu.count_cycle[2]
.sym 34144 soc.cpu.count_cycle[3]
.sym 34145 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 34146 soc.cpu.cpuregs_raddr2[1]
.sym 34150 soc.cpu.count_cycle[6]
.sym 34151 soc.cpu.count_cycle[9]
.sym 34152 soc.cpu.instr_rdcycleh
.sym 34153 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 34162 soc.cpu.count_cycle[12]
.sym 34168 soc.cpu.count_cycle[10]
.sym 34172 soc.cpu.count_cycle[14]
.sym 34177 soc.cpu.count_cycle[11]
.sym 34179 soc.cpu.count_cycle[13]
.sym 34181 soc.cpu.count_cycle[15]
.sym 34182 soc.cpu.count_cycle[8]
.sym 34183 soc.cpu.count_cycle[9]
.sym 34190 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 34192 soc.cpu.count_cycle[8]
.sym 34194 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 34196 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 34198 soc.cpu.count_cycle[9]
.sym 34200 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 34202 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 34204 soc.cpu.count_cycle[10]
.sym 34206 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 34208 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 34211 soc.cpu.count_cycle[11]
.sym 34212 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 34214 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 34217 soc.cpu.count_cycle[12]
.sym 34218 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 34220 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 34223 soc.cpu.count_cycle[13]
.sym 34224 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 34226 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 34228 soc.cpu.count_cycle[14]
.sym 34230 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 34232 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 34235 soc.cpu.count_cycle[15]
.sym 34236 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 34238 clk$SB_IO_IN_$glb_clk
.sym 34239 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 34240 soc.cpu.cpuregs_rs1[1]
.sym 34241 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I3[2]
.sym 34242 soc.cpu.cpuregs.regs.0.0.0_RDATA_14[1]
.sym 34243 soc.cpu.cpuregs.regs.0.0.0_RDATA_12[1]
.sym 34244 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 34245 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 34246 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 34247 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 34250 soc.cpu.count_cycle[19]
.sym 34252 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 34254 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 34256 soc.cpu.count_instr[7]
.sym 34257 iomem_addr[7]
.sym 34258 iomem_addr[9]
.sym 34260 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 34261 soc.cpu.pcpi_rs2[18]
.sym 34263 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_21_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 34264 iomem_wdata[19]
.sym 34265 soc.cpu.count_cycle[10]
.sym 34266 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[3]
.sym 34267 soc.cpu.count_instr[5]
.sym 34268 soc.cpu.count_cycle[34]
.sym 34269 soc.cpu.mem_la_wdata[2]
.sym 34270 soc.cpu.pcpi_rs2[19]
.sym 34271 soc.cpu.count_cycle[1]
.sym 34273 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[0]
.sym 34274 soc.cpu.cpuregs.regs.0.0.1_RDATA_14[0]
.sym 34275 soc.cpu.count_instr[1]
.sym 34276 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 34283 soc.cpu.count_cycle[18]
.sym 34288 soc.cpu.count_cycle[23]
.sym 34289 soc.cpu.count_cycle[16]
.sym 34292 soc.cpu.count_cycle[19]
.sym 34294 soc.cpu.count_cycle[21]
.sym 34295 soc.cpu.count_cycle[22]
.sym 34301 soc.cpu.count_cycle[20]
.sym 34306 soc.cpu.count_cycle[17]
.sym 34313 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 34315 soc.cpu.count_cycle[16]
.sym 34317 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 34319 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 34321 soc.cpu.count_cycle[17]
.sym 34323 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 34325 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 34328 soc.cpu.count_cycle[18]
.sym 34329 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 34331 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 34333 soc.cpu.count_cycle[19]
.sym 34335 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 34337 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 34340 soc.cpu.count_cycle[20]
.sym 34341 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 34343 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 34345 soc.cpu.count_cycle[21]
.sym 34347 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 34349 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 34351 soc.cpu.count_cycle[22]
.sym 34353 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 34355 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 34358 soc.cpu.count_cycle[23]
.sym 34359 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 34361 clk$SB_IO_IN_$glb_clk
.sym 34362 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 34363 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 34364 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1[0]
.sym 34365 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 34366 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 34367 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 34368 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1[0]
.sym 34369 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 34370 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 34373 soc.cpu.count_cycle[63]
.sym 34375 iomem_wdata[23]
.sym 34376 iomem_wdata[21]
.sym 34377 soc.cpu.count_instr[8]
.sym 34379 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 34381 soc.cpu.count_instr[40]
.sym 34385 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 34386 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[2]
.sym 34387 soc.cpu.count_cycle[40]
.sym 34388 soc.cpu.pcpi_rs2[12]
.sym 34389 soc.cpu.count_instr[9]
.sym 34390 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 34391 soc.cpu.count_instr[12]
.sym 34392 soc.cpu.mem_la_wdata[5]
.sym 34393 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 34394 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 34395 soc.cpu.instr_maskirq
.sym 34396 soc.cpu.instr_retirq
.sym 34399 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 34406 soc.cpu.count_cycle[26]
.sym 34408 soc.cpu.count_cycle[28]
.sym 34419 soc.cpu.count_cycle[31]
.sym 34420 soc.cpu.count_cycle[24]
.sym 34423 soc.cpu.count_cycle[27]
.sym 34426 soc.cpu.count_cycle[30]
.sym 34429 soc.cpu.count_cycle[25]
.sym 34433 soc.cpu.count_cycle[29]
.sym 34436 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[25]
.sym 34439 soc.cpu.count_cycle[24]
.sym 34440 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 34442 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[26]
.sym 34444 soc.cpu.count_cycle[25]
.sym 34446 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[25]
.sym 34448 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[27]
.sym 34451 soc.cpu.count_cycle[26]
.sym 34452 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[26]
.sym 34454 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[28]
.sym 34457 soc.cpu.count_cycle[27]
.sym 34458 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[27]
.sym 34460 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[29]
.sym 34463 soc.cpu.count_cycle[28]
.sym 34464 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[28]
.sym 34466 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[30]
.sym 34468 soc.cpu.count_cycle[29]
.sym 34470 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[29]
.sym 34472 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[31]
.sym 34475 soc.cpu.count_cycle[30]
.sym 34476 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[30]
.sym 34478 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[32]
.sym 34480 soc.cpu.count_cycle[31]
.sym 34482 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[31]
.sym 34484 clk$SB_IO_IN_$glb_clk
.sym 34485 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 34486 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 34487 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 34488 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[2]
.sym 34489 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 34490 soc.cpu.instr_retirq_SB_LUT4_I1_I2[2]
.sym 34491 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 34492 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[2]
.sym 34493 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 34494 soc.cpu.count_cycle[28]
.sym 34496 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 34497 soc.cpu.count_cycle[28]
.sym 34498 soc.cpu.reg_pc[4]
.sym 34499 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 34500 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 34501 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 34502 soc.cpu.count_instr[6]
.sym 34503 soc.cpu.reg_pc[3]
.sym 34504 soc.cpu.irq_mask[1]
.sym 34505 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_25_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 34506 soc.cpu.timer[6]
.sym 34508 soc.cpu.count_instr[38]
.sym 34511 soc.cpu.cpuregs_rs1[2]
.sym 34512 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[0]
.sym 34513 soc.cpu.instr_rdinstr
.sym 34516 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 34517 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[0]
.sym 34518 iomem_addr[15]
.sym 34519 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[0]
.sym 34520 soc.cpu.instr_rdinstr
.sym 34521 soc.cpu.count_cycle[15]
.sym 34522 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[32]
.sym 34528 soc.cpu.count_cycle[33]
.sym 34530 soc.cpu.count_cycle[35]
.sym 34531 soc.cpu.count_cycle[36]
.sym 34532 soc.cpu.count_cycle[37]
.sym 34533 soc.cpu.count_cycle[38]
.sym 34545 soc.cpu.count_cycle[34]
.sym 34550 soc.cpu.count_cycle[39]
.sym 34551 soc.cpu.count_cycle[32]
.sym 34559 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[33]
.sym 34561 soc.cpu.count_cycle[32]
.sym 34563 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[32]
.sym 34565 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[34]
.sym 34568 soc.cpu.count_cycle[33]
.sym 34569 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[33]
.sym 34571 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[35]
.sym 34574 soc.cpu.count_cycle[34]
.sym 34575 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[34]
.sym 34577 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[36]
.sym 34580 soc.cpu.count_cycle[35]
.sym 34581 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[35]
.sym 34583 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[37]
.sym 34586 soc.cpu.count_cycle[36]
.sym 34587 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[36]
.sym 34589 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[38]
.sym 34592 soc.cpu.count_cycle[37]
.sym 34593 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[37]
.sym 34595 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[39]
.sym 34598 soc.cpu.count_cycle[38]
.sym 34599 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[38]
.sym 34601 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[40]
.sym 34604 soc.cpu.count_cycle[39]
.sym 34605 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[39]
.sym 34607 clk$SB_IO_IN_$glb_clk
.sym 34608 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 34609 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 34610 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 34611 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 34612 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_I2[2]
.sym 34613 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 34614 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 34615 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 34616 soc.cpu.irq_mask[2]
.sym 34620 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 34624 iomem_wdata[22]
.sym 34627 soc.cpu.instr_timer_SB_LUT4_I2_O[2]
.sym 34630 iomem_wdata[31]
.sym 34631 soc.cpu.alu_out_q[11]
.sym 34634 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 34635 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 34637 soc.cpu.count_cycle[3]
.sym 34639 soc.cpu.count_cycle[9]
.sym 34640 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 34641 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 34643 soc.cpu.cpuregs_rs1[4]
.sym 34644 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 34645 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[40]
.sym 34658 soc.cpu.count_cycle[40]
.sym 34659 soc.cpu.count_cycle[41]
.sym 34660 soc.cpu.count_cycle[42]
.sym 34663 soc.cpu.count_cycle[45]
.sym 34670 soc.cpu.count_cycle[44]
.sym 34673 soc.cpu.count_cycle[47]
.sym 34677 soc.cpu.count_cycle[43]
.sym 34680 soc.cpu.count_cycle[46]
.sym 34682 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[41]
.sym 34684 soc.cpu.count_cycle[40]
.sym 34686 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[40]
.sym 34688 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[42]
.sym 34690 soc.cpu.count_cycle[41]
.sym 34692 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[41]
.sym 34694 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[43]
.sym 34696 soc.cpu.count_cycle[42]
.sym 34698 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[42]
.sym 34700 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[44]
.sym 34702 soc.cpu.count_cycle[43]
.sym 34704 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[43]
.sym 34706 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[45]
.sym 34709 soc.cpu.count_cycle[44]
.sym 34710 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[44]
.sym 34712 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[46]
.sym 34714 soc.cpu.count_cycle[45]
.sym 34716 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[45]
.sym 34718 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[47]
.sym 34720 soc.cpu.count_cycle[46]
.sym 34722 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[46]
.sym 34724 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[48]
.sym 34727 soc.cpu.count_cycle[47]
.sym 34728 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[47]
.sym 34730 clk$SB_IO_IN_$glb_clk
.sym 34731 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 34732 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 34733 soc.cpu.irq_pending[4]
.sym 34734 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 34735 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2[2]
.sym 34736 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I2_SB_LUT4_O_I2[2]
.sym 34737 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 34738 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 34739 soc.cpu.instr_timer_SB_LUT4_I2_O[3]
.sym 34742 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 34744 iomem_wdata[11]
.sym 34746 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1[2]
.sym 34747 soc.cpu.alu_out_q[1]
.sym 34748 soc.cpu.count_cycle[41]
.sym 34749 soc.cpu.irq_mask[2]
.sym 34750 soc.cpu.count_instr[42]
.sym 34752 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2[2]
.sym 34753 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 34755 soc.cpu.count_instr[44]
.sym 34756 soc.cpu.count_cycle[52]
.sym 34757 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[1]
.sym 34758 soc.cpu.cpuregs.regs.0.0.1_RDATA_14[0]
.sym 34759 soc.cpu.timer[9]
.sym 34761 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[3]
.sym 34762 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[3]
.sym 34763 soc.cpu.count_cycle[45]
.sym 34764 soc.cpu.cpu_state[2]
.sym 34766 soc.cpu.pcpi_rs2[19]
.sym 34767 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 34768 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[48]
.sym 34776 soc.cpu.count_cycle[51]
.sym 34777 soc.cpu.count_cycle[52]
.sym 34789 soc.cpu.count_cycle[48]
.sym 34790 soc.cpu.count_cycle[49]
.sym 34796 soc.cpu.count_cycle[55]
.sym 34799 soc.cpu.count_cycle[50]
.sym 34802 soc.cpu.count_cycle[53]
.sym 34803 soc.cpu.count_cycle[54]
.sym 34805 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[49]
.sym 34808 soc.cpu.count_cycle[48]
.sym 34809 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[48]
.sym 34811 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[50]
.sym 34814 soc.cpu.count_cycle[49]
.sym 34815 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[49]
.sym 34817 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[51]
.sym 34819 soc.cpu.count_cycle[50]
.sym 34821 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[50]
.sym 34823 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[52]
.sym 34826 soc.cpu.count_cycle[51]
.sym 34827 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[51]
.sym 34829 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[53]
.sym 34832 soc.cpu.count_cycle[52]
.sym 34833 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[52]
.sym 34835 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[54]
.sym 34837 soc.cpu.count_cycle[53]
.sym 34839 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[53]
.sym 34841 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[55]
.sym 34843 soc.cpu.count_cycle[54]
.sym 34845 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[54]
.sym 34847 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[56]
.sym 34850 soc.cpu.count_cycle[55]
.sym 34851 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[55]
.sym 34853 clk$SB_IO_IN_$glb_clk
.sym 34854 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 34855 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2[2]
.sym 34856 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I2[1]
.sym 34857 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_I2[3]
.sym 34858 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_I2[3]
.sym 34859 soc.cpu.irq_mask[10]
.sym 34860 soc.cpu.irq_mask[8]
.sym 34861 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1[0]
.sym 34862 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1[0]
.sym 34865 soc.cpu.latched_compr_SB_LUT4_I1_O[19]
.sym 34866 soc.cpu.latched_compr_SB_LUT4_I1_O[26]
.sym 34867 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_11_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 34868 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 34870 soc.cpu.count_instr[15]
.sym 34871 soc.cpu.cpu_state[4]
.sym 34874 $PACKER_VCC_NET
.sym 34875 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 34876 soc.cpu.irq_pending[0]
.sym 34879 soc.cpu.mem_la_wdata[5]
.sym 34880 soc.cpu.count_cycle[50]
.sym 34881 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 34882 soc.cpu.cpuregs_rs1[9]
.sym 34883 soc.cpu.cpuregs_rs1[11]
.sym 34884 soc.cpu.alu_out_q[2]
.sym 34885 soc.cpu.cpuregs_rs1[7]
.sym 34886 soc.cpu.cpu_state[4]
.sym 34887 soc.cpu.pcpi_rs2[12]
.sym 34888 soc.cpu.instr_retirq
.sym 34889 soc.cpu.latched_compr_SB_LUT4_I1_1_O[1]
.sym 34890 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 34891 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[56]
.sym 34897 soc.cpu.count_cycle[57]
.sym 34901 soc.cpu.count_cycle[61]
.sym 34904 soc.cpu.count_cycle[56]
.sym 34907 soc.cpu.count_cycle[59]
.sym 34911 soc.cpu.count_cycle[63]
.sym 34916 soc.cpu.count_cycle[60]
.sym 34922 soc.cpu.count_cycle[58]
.sym 34926 soc.cpu.count_cycle[62]
.sym 34928 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[57]
.sym 34930 soc.cpu.count_cycle[56]
.sym 34932 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[56]
.sym 34934 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[58]
.sym 34937 soc.cpu.count_cycle[57]
.sym 34938 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[57]
.sym 34940 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[59]
.sym 34942 soc.cpu.count_cycle[58]
.sym 34944 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[58]
.sym 34946 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[60]
.sym 34948 soc.cpu.count_cycle[59]
.sym 34950 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[59]
.sym 34952 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[61]
.sym 34955 soc.cpu.count_cycle[60]
.sym 34956 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[60]
.sym 34958 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[62]
.sym 34961 soc.cpu.count_cycle[61]
.sym 34962 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[61]
.sym 34964 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[63]
.sym 34966 soc.cpu.count_cycle[62]
.sym 34968 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[62]
.sym 34972 soc.cpu.count_cycle[63]
.sym 34974 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[63]
.sym 34976 clk$SB_IO_IN_$glb_clk
.sym 34977 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 34978 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1[2]
.sym 34979 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[1]
.sym 34980 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_29_I3[2]
.sym 34981 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2[3]
.sym 34982 soc.cpu.irq_mask[9]
.sym 34983 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2[2]
.sym 34984 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I2_SB_LUT4_O_I2[3]
.sym 34985 soc.cpu.cpuregs_wrdata[6]
.sym 34988 soc.cpu.latched_compr_SB_LUT4_I1_O[27]
.sym 34989 soc.cpu.latched_compr_SB_LUT4_I1_O[20]
.sym 34990 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 34991 soc.cpu.reg_pc[5]
.sym 34992 soc.cpu.count_cycle[61]
.sym 34993 soc.cpu.cpuregs_wrdata[4]
.sym 34995 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1[0]
.sym 34997 iomem_addr[11]
.sym 34998 iomem_addr[12]
.sym 34999 soc.cpu.alu_out_q[8]
.sym 35000 soc.cpu.reg_pc[3]
.sym 35002 soc.cpu.irq_mask[0]
.sym 35003 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[0]
.sym 35004 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[0]
.sym 35005 soc.cpu.cpuregs_rs1[10]
.sym 35006 soc.cpu.irq_mask[1]
.sym 35007 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 35008 soc.cpu.irq_mask[14]
.sym 35009 soc.cpu.count_cycle[15]
.sym 35010 soc.cpu.cpuregs.regs.0.0.0_RDATA_10[0]
.sym 35011 soc.cpu.cpuregs_rs1[11]
.sym 35012 soc.cpu.instr_rdinstr
.sym 35013 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[1]
.sym 35019 soc.cpu.instr_rdinstr
.sym 35020 soc.cpu.count_instr[22]
.sym 35021 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 35022 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[0]
.sym 35023 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 35024 soc.cpu.count_instr[54]
.sym 35025 soc.cpu.count_instr[13]
.sym 35027 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[0]
.sym 35029 soc.cpu.count_cycle[49]
.sym 35031 soc.cpu.count_cycle[54]
.sym 35032 soc.cpu.count_instr[50]
.sym 35035 soc.cpu.count_cycle[22]
.sym 35036 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[3]
.sym 35038 soc.cpu.instr_rdinstr
.sym 35040 soc.cpu.count_cycle[50]
.sym 35041 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 35042 soc.cpu.cpuregs_rs1[14]
.sym 35043 soc.cpu.count_instr[18]
.sym 35046 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 35047 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 35048 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 35049 soc.cpu.count_cycle[45]
.sym 35050 soc.cpu.instr_rdcycleh
.sym 35052 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 35053 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[3]
.sym 35054 soc.cpu.count_cycle[22]
.sym 35055 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 35058 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[0]
.sym 35059 soc.cpu.count_instr[50]
.sym 35061 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 35064 soc.cpu.instr_rdcycleh
.sym 35065 soc.cpu.count_cycle[45]
.sym 35066 soc.cpu.count_instr[13]
.sym 35067 soc.cpu.instr_rdinstr
.sym 35071 soc.cpu.instr_rdcycleh
.sym 35072 soc.cpu.count_cycle[49]
.sym 35073 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 35076 soc.cpu.instr_rdinstr
.sym 35077 soc.cpu.count_instr[22]
.sym 35078 soc.cpu.instr_rdcycleh
.sym 35079 soc.cpu.count_cycle[54]
.sym 35082 soc.cpu.count_instr[54]
.sym 35083 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 35084 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[0]
.sym 35088 soc.cpu.instr_rdinstr
.sym 35089 soc.cpu.count_cycle[50]
.sym 35090 soc.cpu.instr_rdcycleh
.sym 35091 soc.cpu.count_instr[18]
.sym 35096 soc.cpu.cpuregs_rs1[14]
.sym 35098 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 35099 clk$SB_IO_IN_$glb_clk
.sym 35100 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 35101 soc.cpu.cpuregs_wrdata[2]
.sym 35102 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2[2]
.sym 35103 soc.cpu.cpuregs_wrdata[7]
.sym 35104 soc.cpu.cpuregs.regs.0.0.0_RDATA_8[1]
.sym 35105 soc.cpu.cpuregs.regs.0.0.0_RDATA_6[1]
.sym 35106 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2[3]
.sym 35107 soc.cpu.cpuregs.regs.0.0.0_RDATA_4[1]
.sym 35108 soc.cpu.cpuregs.regs.0.0.0_RDATA_10[1]
.sym 35111 soc.cpu.latched_compr_SB_LUT4_I1_O[21]
.sym 35112 soc.cpu.latched_compr_SB_LUT4_I1_O[28]
.sym 35113 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 35114 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2[2]
.sym 35115 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 35116 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 35118 soc.cpu.alu_out_q[5]
.sym 35120 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1[2]
.sym 35121 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 35123 soc.cpu.pcpi_rs2[16]
.sym 35125 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 35126 soc.cpu.cpuregs_rs1[8]
.sym 35127 soc.cpu.latched_compr_SB_LUT4_I1_O[1]
.sym 35128 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 35129 soc.cpu.latched_compr_SB_LUT4_I1_O[2]
.sym 35130 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 35131 soc.cpu.latched_compr_SB_LUT4_I1_O[3]
.sym 35132 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 35133 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 35134 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 35135 soc.cpu.latched_compr_SB_LUT4_I1_O[5]
.sym 35136 soc.cpu.instr_rdcycleh
.sym 35144 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 35145 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 35146 soc.cpu.cpuregs.regs.0.0.0_RDATA_10_SB_LUT4_I0_O[1]
.sym 35147 soc.cpu.cpuregs.regs.0.0.0_RDATA_8_SB_LUT4_I0_O[1]
.sym 35148 soc.cpu.decoded_imm[7]
.sym 35149 soc.cpu.cpuregs.regs.0.0.0_RDATA_8[0]
.sym 35151 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 35152 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 35154 soc.cpu.cpuregs.regs.0.0.1_RDATA_8[0]
.sym 35155 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 35157 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 35158 soc.cpu.cpuregs.regs.0.0.1_RDATA_4[0]
.sym 35159 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 35160 soc.cpu.decoded_imm[5]
.sym 35161 soc.cpu.cpuregs.regs.0.0.0_RDATA_8[1]
.sym 35163 soc.cpu.count_cycle[17]
.sym 35164 soc.cpu.cpuregs.regs.0.0.1_RDATA_10[0]
.sym 35165 soc.cpu.cpuregs.regs.0.0.0_RDATA_10[1]
.sym 35167 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[3]
.sym 35169 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 35170 soc.cpu.cpuregs.regs.0.0.0_RDATA_10[0]
.sym 35171 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 35172 soc.cpu.cpuregs.regs.0.0.0_RDATA_4[1]
.sym 35175 soc.cpu.decoded_imm[5]
.sym 35176 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 35177 soc.cpu.cpuregs.regs.0.0.0_RDATA_10_SB_LUT4_I0_O[1]
.sym 35181 soc.cpu.cpuregs.regs.0.0.0_RDATA_8_SB_LUT4_I0_O[1]
.sym 35183 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 35184 soc.cpu.decoded_imm[7]
.sym 35187 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 35188 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 35189 soc.cpu.cpuregs.regs.0.0.1_RDATA_4[0]
.sym 35190 soc.cpu.cpuregs.regs.0.0.0_RDATA_4[1]
.sym 35193 soc.cpu.cpuregs.regs.0.0.1_RDATA_8[0]
.sym 35194 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 35195 soc.cpu.cpuregs.regs.0.0.0_RDATA_8[1]
.sym 35196 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 35199 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 35200 soc.cpu.cpuregs.regs.0.0.0_RDATA_10[1]
.sym 35201 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 35202 soc.cpu.cpuregs.regs.0.0.0_RDATA_10[0]
.sym 35205 soc.cpu.cpuregs.regs.0.0.0_RDATA_8[0]
.sym 35206 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 35207 soc.cpu.cpuregs.regs.0.0.0_RDATA_8[1]
.sym 35208 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 35211 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 35212 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 35213 soc.cpu.cpuregs.regs.0.0.1_RDATA_10[0]
.sym 35214 soc.cpu.cpuregs.regs.0.0.0_RDATA_10[1]
.sym 35217 soc.cpu.count_cycle[17]
.sym 35218 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 35219 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 35220 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[3]
.sym 35221 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 35222 clk$SB_IO_IN_$glb_clk
.sym 35224 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I2[2]
.sym 35225 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I2[1]
.sym 35226 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_I2[3]
.sym 35227 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I2[3]
.sym 35228 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2_SB_LUT4_O_I2[0]
.sym 35229 soc.cpu.pcpi_rs2[14]
.sym 35230 soc.cpu.pcpi_rs2[12]
.sym 35231 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2[3]
.sym 35234 soc.cpu.count_cycle[23]
.sym 35235 soc.cpu.count_cycle[30]
.sym 35236 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_29_I3[1]
.sym 35237 soc.cpu.cpuregs_wrdata[9]
.sym 35240 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 35241 soc.cpu.mem_la_wdata[6]
.sym 35244 soc.cpu.reg_pc[2]
.sym 35245 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 35246 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 35248 soc.cpu.reg_out[15]
.sym 35249 soc.cpu.decoded_imm[12]
.sym 35250 soc.cpu.cpuregs.regs.0.0.1_RDATA_10[0]
.sym 35251 soc.cpu.pcpi_rs2[14]
.sym 35252 soc.cpu.instr_timer
.sym 35253 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[3]
.sym 35254 soc.cpu.cpuregs.regs.0.0.1_RDATA_14[0]
.sym 35255 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[11]
.sym 35256 soc.cpu.count_cycle[52]
.sym 35257 soc.cpu.pcpi_rs2[19]
.sym 35258 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[3]
.sym 35259 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 35265 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 35267 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 35268 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I2[2]
.sym 35269 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[3]
.sym 35270 soc.cpu.instr_timer
.sym 35271 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 35272 soc.cpu.count_instr[47]
.sym 35273 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I2[3]
.sym 35274 soc.cpu.irq_mask[0]
.sym 35275 soc.cpu.irq_pending[12]
.sym 35276 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[0]
.sym 35277 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 35278 soc.cpu.irq_pending[0]
.sym 35279 soc.cpu.count_cycle[15]
.sym 35280 soc.cpu.timer[15]
.sym 35281 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I2[2]
.sym 35282 soc.cpu.irq_mask[12]
.sym 35284 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 35287 soc.cpu.latched_compr_SB_LUT4_I1_1_O[1]
.sym 35288 soc.cpu.latched_compr_SB_LUT4_I1_O[14]
.sym 35289 soc.cpu.instr_retirq
.sym 35290 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 35291 soc.cpu.latched_compr_SB_LUT4_I1_O[9]
.sym 35292 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I2[3]
.sym 35293 soc.cpu.instr_maskirq
.sym 35294 soc.cpu.cpu_state[2]
.sym 35295 soc.cpu.cpuregs_rs1[15]
.sym 35296 soc.cpu.irq_mask[15]
.sym 35298 soc.cpu.irq_mask[15]
.sym 35299 soc.cpu.instr_maskirq
.sym 35300 soc.cpu.timer[15]
.sym 35301 soc.cpu.instr_timer
.sym 35304 soc.cpu.irq_mask[12]
.sym 35305 soc.cpu.irq_mask[0]
.sym 35306 soc.cpu.irq_pending[12]
.sym 35307 soc.cpu.irq_pending[0]
.sym 35311 soc.cpu.irq_pending[12]
.sym 35313 soc.cpu.irq_mask[12]
.sym 35316 soc.cpu.count_instr[47]
.sym 35317 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[0]
.sym 35318 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 35319 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[3]
.sym 35322 soc.cpu.latched_compr_SB_LUT4_I1_1_O[1]
.sym 35323 soc.cpu.latched_compr_SB_LUT4_I1_O[14]
.sym 35324 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I2[2]
.sym 35325 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I2[3]
.sym 35328 soc.cpu.latched_compr_SB_LUT4_I1_O[9]
.sym 35329 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I2[3]
.sym 35330 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I2[2]
.sym 35331 soc.cpu.latched_compr_SB_LUT4_I1_1_O[1]
.sym 35334 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 35335 soc.cpu.count_cycle[15]
.sym 35336 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 35337 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 35340 soc.cpu.cpuregs_rs1[15]
.sym 35341 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 35342 soc.cpu.instr_retirq
.sym 35343 soc.cpu.cpu_state[2]
.sym 35344 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 35345 clk$SB_IO_IN_$glb_clk
.sym 35346 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 35348 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 35349 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 35350 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 35351 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 35352 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 35353 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 35354 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I2_SB_LUT4_O_1_I3[0]
.sym 35357 soc.cpu.count_cycle[31]
.sym 35358 soc.cpu.cpuregs_wrdata[22]
.sym 35359 soc.cpu.decoded_imm[7]
.sym 35360 soc.cpu.pcpi_rs2[12]
.sym 35361 soc.cpu.decoded_imm[2]
.sym 35364 soc.cpu.irq_pending[1]
.sym 35365 soc.cpu.irq_pending[12]
.sym 35366 soc.cpu.irq_pending[0]
.sym 35367 soc.cpu.decoded_imm[7]
.sym 35368 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 35369 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I2[3]
.sym 35370 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 35371 soc.cpu.latched_compr_SB_LUT4_I1_O[4]
.sym 35372 soc.cpu.irq_pending[12]
.sym 35373 soc.cpu.latched_compr_SB_LUT4_I1_1_O[1]
.sym 35374 soc.cpu.latched_compr_SB_LUT4_I1_O[14]
.sym 35375 soc.cpu.instr_retirq
.sym 35376 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 35377 soc.cpu.latched_compr_SB_LUT4_I1_O[7]
.sym 35378 soc.cpu.latched_compr_SB_LUT4_I1_1_O[1]
.sym 35379 soc.cpu.pcpi_rs2[12]
.sym 35380 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 35381 soc.cpu.latched_compr_SB_LUT4_I1_1_I3[0]
.sym 35382 soc.cpu.cpu_state[4]
.sym 35388 soc.cpu.reg_pc[6]
.sym 35389 soc.cpu.reg_pc[4]
.sym 35391 soc.cpu.reg_pc[8]
.sym 35393 soc.cpu.latched_compr_SB_LUT4_I3_O[1]
.sym 35395 soc.cpu.reg_pc[5]
.sym 35396 soc.cpu.reg_pc[3]
.sym 35397 soc.cpu.reg_pc[7]
.sym 35400 soc.cpu.reg_pc[1]
.sym 35401 soc.cpu.latched_compr
.sym 35410 soc.cpu.reg_pc[2]
.sym 35420 soc.cpu.latched_compr_SB_CARRY_I0_CO[1]
.sym 35422 soc.cpu.reg_pc[1]
.sym 35423 soc.cpu.latched_compr
.sym 35426 soc.cpu.latched_compr_SB_CARRY_I0_CO[2]
.sym 35428 soc.cpu.reg_pc[2]
.sym 35429 soc.cpu.latched_compr_SB_LUT4_I3_O[1]
.sym 35430 soc.cpu.latched_compr_SB_CARRY_I0_CO[1]
.sym 35432 soc.cpu.latched_compr_SB_CARRY_I0_CO[3]
.sym 35434 soc.cpu.reg_pc[3]
.sym 35436 soc.cpu.latched_compr_SB_CARRY_I0_CO[2]
.sym 35438 soc.cpu.latched_compr_SB_CARRY_I0_CO[4]
.sym 35441 soc.cpu.reg_pc[4]
.sym 35442 soc.cpu.latched_compr_SB_CARRY_I0_CO[3]
.sym 35444 soc.cpu.latched_compr_SB_CARRY_I0_CO[5]
.sym 35446 soc.cpu.reg_pc[5]
.sym 35448 soc.cpu.latched_compr_SB_CARRY_I0_CO[4]
.sym 35450 soc.cpu.latched_compr_SB_CARRY_I0_CO[6]
.sym 35452 soc.cpu.reg_pc[6]
.sym 35454 soc.cpu.latched_compr_SB_CARRY_I0_CO[5]
.sym 35456 soc.cpu.latched_compr_SB_CARRY_I0_CO[7]
.sym 35459 soc.cpu.reg_pc[7]
.sym 35460 soc.cpu.latched_compr_SB_CARRY_I0_CO[6]
.sym 35462 soc.cpu.latched_compr_SB_CARRY_I0_CO[8]
.sym 35465 soc.cpu.reg_pc[8]
.sym 35466 soc.cpu.latched_compr_SB_CARRY_I0_CO[7]
.sym 35470 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2[0]
.sym 35471 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[9]
.sym 35472 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[10]
.sym 35473 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[11]
.sym 35474 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[12]
.sym 35475 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[13]
.sym 35476 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[14]
.sym 35477 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[15]
.sym 35480 soc.cpu.latched_compr_SB_LUT4_I1_O[23]
.sym 35481 soc.cpu.latched_compr_SB_LUT4_I1_O[30]
.sym 35482 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_17_I3[1]
.sym 35483 soc.cpu.decoded_imm[15]
.sym 35484 soc.cpu.decoded_imm[15]
.sym 35485 soc.cpu.reg_pc[3]
.sym 35486 soc.cpu.latched_compr_SB_LUT4_I1_O[13]
.sym 35487 soc.cpu.cpuregs.regs.0.0.1_RADDR
.sym 35488 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 35489 soc.cpu.latched_compr
.sym 35490 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 35491 soc.cpu.reg_pc[5]
.sym 35492 soc.cpu.cpuregs_wrdata[14]
.sym 35493 soc.cpu.reg_pc[4]
.sym 35494 soc.cpu.cpuregs_waddr[0]
.sym 35495 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[0]
.sym 35496 soc.cpu.instr_rdinstr
.sym 35497 soc.cpu.decoded_imm[6]
.sym 35498 soc.cpu.reg_pc[12]
.sym 35499 soc.cpu.decoded_imm[2]
.sym 35500 soc.cpu.decoded_imm[1]
.sym 35501 soc.cpu.instr_rdinstr
.sym 35502 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[0]
.sym 35503 $PACKER_VCC_NET
.sym 35504 soc.cpu.reg_pc[15]
.sym 35505 soc.cpu.decoded_imm[6]
.sym 35506 soc.cpu.latched_compr_SB_CARRY_I0_CO[8]
.sym 35511 soc.cpu.reg_pc[15]
.sym 35513 soc.cpu.reg_pc[10]
.sym 35514 soc.cpu.reg_pc[13]
.sym 35523 soc.cpu.reg_pc[14]
.sym 35524 soc.cpu.reg_pc[12]
.sym 35525 soc.cpu.reg_pc[9]
.sym 35526 soc.cpu.reg_pc[11]
.sym 35536 $PACKER_VCC_NET
.sym 35543 soc.cpu.latched_compr_SB_CARRY_I0_CO[9]
.sym 35545 soc.cpu.reg_pc[9]
.sym 35547 soc.cpu.latched_compr_SB_CARRY_I0_CO[8]
.sym 35549 soc.cpu.latched_compr_SB_CARRY_I0_CO[10]
.sym 35551 soc.cpu.reg_pc[10]
.sym 35553 soc.cpu.latched_compr_SB_CARRY_I0_CO[9]
.sym 35555 $nextpnr_ICESTORM_LC_5$I3
.sym 35558 soc.cpu.reg_pc[11]
.sym 35559 soc.cpu.latched_compr_SB_CARRY_I0_CO[10]
.sym 35561 $nextpnr_ICESTORM_LC_5$COUT
.sym 35563 $PACKER_VCC_NET
.sym 35565 $nextpnr_ICESTORM_LC_5$I3
.sym 35567 soc.cpu.latched_compr_SB_CARRY_I0_CO[12]
.sym 35570 soc.cpu.reg_pc[12]
.sym 35573 soc.cpu.latched_compr_SB_CARRY_I0_CO[13]
.sym 35576 soc.cpu.reg_pc[13]
.sym 35577 soc.cpu.latched_compr_SB_CARRY_I0_CO[12]
.sym 35579 soc.cpu.latched_compr_SB_CARRY_I0_CO[14]
.sym 35581 soc.cpu.reg_pc[14]
.sym 35583 soc.cpu.latched_compr_SB_CARRY_I0_CO[13]
.sym 35585 soc.cpu.latched_compr_SB_CARRY_I0_CO[15]
.sym 35587 soc.cpu.reg_pc[15]
.sym 35589 soc.cpu.latched_compr_SB_CARRY_I0_CO[14]
.sym 35593 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[16]
.sym 35594 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[17]
.sym 35595 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[18]
.sym 35596 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[19]
.sym 35597 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2[0]
.sym 35598 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[21]
.sym 35599 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2[0]
.sym 35600 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[23]
.sym 35603 soc.cpu.count_cycle[25]
.sym 35604 soc.cpu.count_cycle[18]
.sym 35605 soc.cpu.decoded_imm[15]
.sym 35606 soc.cpu.cpu_state[3]
.sym 35607 soc.cpu.latched_compr_SB_LUT4_I1_O[12]
.sym 35608 soc.cpu.cpuregs_wrdata[5]
.sym 35609 soc.cpu.reg_pc[10]
.sym 35610 soc.cpu.reg_pc[13]
.sym 35611 soc.cpu.reg_pc[14]
.sym 35612 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2[0]
.sym 35613 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 35614 soc.cpu.reg_pc[11]
.sym 35616 soc.cpu.reg_pc[8]
.sym 35617 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 35618 soc.cpu.reg_pc[23]
.sym 35619 soc.cpu.alu_out_q[22]
.sym 35620 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 35621 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 35622 soc.cpu.latched_compr_SB_LUT4_I1_O[22]
.sym 35624 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 35625 soc.cpu.latched_compr_SB_LUT4_I1_O[15]
.sym 35626 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 35627 soc.cpu.latched_compr_SB_CARRY_I0_CO[16]
.sym 35628 soc.cpu.instr_rdcycleh
.sym 35629 soc.cpu.latched_compr_SB_CARRY_I0_CO[15]
.sym 35635 soc.cpu.reg_pc[20]
.sym 35638 soc.cpu.reg_pc[18]
.sym 35641 soc.cpu.reg_pc[21]
.sym 35646 soc.cpu.reg_pc[16]
.sym 35647 soc.cpu.reg_pc[22]
.sym 35649 soc.cpu.reg_pc[17]
.sym 35658 soc.cpu.reg_pc[19]
.sym 35663 $PACKER_VCC_NET
.sym 35666 $nextpnr_ICESTORM_LC_6$I3
.sym 35668 soc.cpu.reg_pc[16]
.sym 35670 soc.cpu.latched_compr_SB_CARRY_I0_CO[15]
.sym 35672 $nextpnr_ICESTORM_LC_6$COUT
.sym 35674 $PACKER_VCC_NET
.sym 35676 $nextpnr_ICESTORM_LC_6$I3
.sym 35678 soc.cpu.latched_compr_SB_CARRY_I0_CO[17]
.sym 35681 soc.cpu.reg_pc[17]
.sym 35684 soc.cpu.latched_compr_SB_CARRY_I0_CO[18]
.sym 35686 soc.cpu.reg_pc[18]
.sym 35688 soc.cpu.latched_compr_SB_CARRY_I0_CO[17]
.sym 35690 soc.cpu.latched_compr_SB_CARRY_I0_CO[19]
.sym 35692 soc.cpu.reg_pc[19]
.sym 35694 soc.cpu.latched_compr_SB_CARRY_I0_CO[18]
.sym 35696 soc.cpu.latched_compr_SB_CARRY_I0_CO[20]
.sym 35699 soc.cpu.reg_pc[20]
.sym 35700 soc.cpu.latched_compr_SB_CARRY_I0_CO[19]
.sym 35702 soc.cpu.latched_compr_SB_CARRY_I0_CO[21]
.sym 35704 soc.cpu.reg_pc[21]
.sym 35706 soc.cpu.latched_compr_SB_CARRY_I0_CO[20]
.sym 35708 soc.cpu.latched_compr_SB_CARRY_I0_CO[22]
.sym 35710 soc.cpu.reg_pc[22]
.sym 35712 soc.cpu.latched_compr_SB_CARRY_I0_CO[21]
.sym 35716 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2[1]
.sym 35717 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 35718 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[26]
.sym 35719 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I3[0]
.sym 35720 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[28]
.sym 35721 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[29]
.sym 35722 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[30]
.sym 35723 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[31]
.sym 35726 soc.cpu.latched_compr_SB_LUT4_I1_O[25]
.sym 35727 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 35728 soc.cpu.decoded_imm[17]
.sym 35729 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 35730 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 35731 soc.cpu.decoded_imm[19]
.sym 35732 soc.cpu.decoded_imm[18]
.sym 35733 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 35734 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 35735 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[1]
.sym 35736 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 35737 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 35738 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_9_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 35739 soc.cpu.cpu_state[2]
.sym 35740 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[3]
.sym 35741 soc.cpu.pcpi_rs2[19]
.sym 35742 soc.cpu.alu_out_q[19]
.sym 35743 soc.cpu.decoded_imm[25]
.sym 35744 soc.cpu.decoded_imm[21]
.sym 35745 soc.cpu.decoded_imm[29]
.sym 35746 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[3]
.sym 35747 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 35748 soc.cpu.count_cycle[52]
.sym 35749 soc.cpu.irq_mask[13]
.sym 35750 soc.cpu.reg_out[22]
.sym 35751 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[3]
.sym 35752 soc.cpu.latched_compr_SB_CARRY_I0_CO[22]
.sym 35771 soc.cpu.reg_pc[27]
.sym 35775 soc.cpu.reg_pc[25]
.sym 35776 soc.cpu.reg_pc[30]
.sym 35778 soc.cpu.reg_pc[23]
.sym 35781 soc.cpu.reg_pc[29]
.sym 35782 soc.cpu.reg_pc[28]
.sym 35784 soc.cpu.reg_pc[24]
.sym 35786 soc.cpu.reg_pc[26]
.sym 35789 soc.cpu.latched_compr_SB_CARRY_I0_CO[23]
.sym 35791 soc.cpu.reg_pc[23]
.sym 35793 soc.cpu.latched_compr_SB_CARRY_I0_CO[22]
.sym 35795 soc.cpu.latched_compr_SB_CARRY_I0_CO[24]
.sym 35797 soc.cpu.reg_pc[24]
.sym 35799 soc.cpu.latched_compr_SB_CARRY_I0_CO[23]
.sym 35801 soc.cpu.latched_compr_SB_CARRY_I0_CO[25]
.sym 35804 soc.cpu.reg_pc[25]
.sym 35805 soc.cpu.latched_compr_SB_CARRY_I0_CO[24]
.sym 35807 soc.cpu.latched_compr_SB_CARRY_I0_CO[26]
.sym 35809 soc.cpu.reg_pc[26]
.sym 35811 soc.cpu.latched_compr_SB_CARRY_I0_CO[25]
.sym 35813 soc.cpu.latched_compr_SB_CARRY_I0_CO[27]
.sym 35815 soc.cpu.reg_pc[27]
.sym 35817 soc.cpu.latched_compr_SB_CARRY_I0_CO[26]
.sym 35819 soc.cpu.latched_compr_SB_CARRY_I0_CO[28]
.sym 35821 soc.cpu.reg_pc[28]
.sym 35823 soc.cpu.latched_compr_SB_CARRY_I0_CO[27]
.sym 35825 soc.cpu.latched_compr_SB_CARRY_I0_CO[29]
.sym 35827 soc.cpu.reg_pc[29]
.sym 35829 soc.cpu.latched_compr_SB_CARRY_I0_CO[28]
.sym 35831 soc.cpu.latched_compr_SB_CARRY_I0_CO[30]
.sym 35834 soc.cpu.reg_pc[30]
.sym 35835 soc.cpu.latched_compr_SB_CARRY_I0_CO[29]
.sym 35839 soc.cpu.irq_delay_SB_LUT4_I2_O[1]
.sym 35840 soc.cpu.irq_pending[13]
.sym 35841 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 35842 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_9_I3[2]
.sym 35843 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 35844 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2_SB_LUT4_O_I2[3]
.sym 35845 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[2]
.sym 35846 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[0]
.sym 35847 soc.cpu.decoded_imm[31]
.sym 35850 soc.cpu.decoded_imm[31]
.sym 35852 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 35853 soc.cpu.reg_pc[31]
.sym 35855 soc.cpu.instr_sll_SB_LUT4_I0_O[2]
.sym 35857 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[1]
.sym 35858 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[2]
.sym 35859 soc.cpu.cpu_state[4]
.sym 35860 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 35861 soc.cpu.reg_pc[12]
.sym 35863 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2[2]
.sym 35864 soc.cpu.decoded_imm[28]
.sym 35865 soc.cpu.latched_compr_SB_LUT4_I1_1_O[1]
.sym 35866 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 35867 soc.cpu.reg_pc[29]
.sym 35869 soc.cpu.instr_retirq
.sym 35870 soc.cpu.reg_pc[24]
.sym 35871 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 35873 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[31]
.sym 35874 soc.cpu.latched_compr_SB_LUT4_I1_O[29]
.sym 35875 soc.cpu.latched_compr_SB_CARRY_I0_CO[30]
.sym 35882 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 35885 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 35886 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 35887 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 35889 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 35890 soc.cpu.count_cycle[20]
.sym 35891 soc.cpu.alu_out_q[22]
.sym 35892 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 35894 soc.cpu.count_cycle[16]
.sym 35895 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 35896 soc.cpu.reg_pc[31]
.sym 35898 soc.cpu.instr_rdcycleh
.sym 35899 soc.cpu.count_cycle[18]
.sym 35900 UART_RX_SB_LUT4_I1_O[2]
.sym 35901 soc.cpu.decoded_imm[22]
.sym 35902 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 35903 soc.cpu.reg_op2_SB_DFFE_Q_9_D_SB_LUT4_O_I2[1]
.sym 35905 soc.cpu.latched_stalu
.sym 35906 soc.cpu.instr_maskirq
.sym 35907 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 35908 soc.cpu.count_cycle[52]
.sym 35909 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 35910 soc.cpu.reg_out[22]
.sym 35911 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[3]
.sym 35913 soc.cpu.reg_pc[31]
.sym 35916 soc.cpu.latched_compr_SB_CARRY_I0_CO[30]
.sym 35919 soc.cpu.count_cycle[16]
.sym 35920 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[3]
.sym 35921 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 35922 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 35927 UART_RX_SB_LUT4_I1_O[2]
.sym 35928 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 35931 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 35932 soc.cpu.alu_out_q[22]
.sym 35933 soc.cpu.reg_out[22]
.sym 35934 soc.cpu.latched_stalu
.sym 35937 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[3]
.sym 35938 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 35939 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 35940 soc.cpu.count_cycle[18]
.sym 35943 soc.cpu.decoded_imm[22]
.sym 35945 soc.cpu.reg_op2_SB_DFFE_Q_9_D_SB_LUT4_O_I2[1]
.sym 35946 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 35949 soc.cpu.instr_rdcycleh
.sym 35951 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 35952 soc.cpu.count_cycle[52]
.sym 35955 soc.cpu.count_cycle[20]
.sym 35956 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 35957 soc.cpu.instr_maskirq
.sym 35958 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 35959 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 35960 clk$SB_IO_IN_$glb_clk
.sym 35962 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I2[3]
.sym 35963 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2_SB_LUT4_O_I2[1]
.sym 35964 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2[1]
.sym 35965 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_12_I3[2]
.sym 35966 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[1]
.sym 35967 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2[2]
.sym 35968 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2[3]
.sym 35969 soc.cpu.irq_pending[19]
.sym 35972 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 35973 soc.cpu.count_cycle[28]
.sym 35974 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 35975 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_10_I3[1]
.sym 35976 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[20]
.sym 35977 soc.cpu.decoder_trigger
.sym 35978 soc.cpu.decoder_trigger
.sym 35979 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_18_I3[1]
.sym 35980 soc.cpu.mem_do_rinst
.sym 35981 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 35982 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 35983 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 35984 soc.cpu.reg_pc[19]
.sym 35985 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 35986 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[3]
.sym 35987 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 35988 soc.cpu.instr_rdinstr
.sym 35989 soc.cpu.decoded_imm[6]
.sym 35990 soc.cpu.cpuregs_rs1[16]
.sym 35991 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 35992 soc.cpu.instr_maskirq
.sym 35993 soc.cpu.reg_pc[26]
.sym 35994 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[0]
.sym 35995 soc.cpu.decoded_imm[2]
.sym 35997 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 36003 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 36004 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I2[1]
.sym 36005 soc.cpu.latched_stalu
.sym 36006 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I2[2]
.sym 36007 soc.cpu.irq_mask[20]
.sym 36008 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_12_I3[1]
.sym 36009 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 36010 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I2[3]
.sym 36011 soc.cpu.decoded_imm[16]
.sym 36014 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 36015 soc.cpu.reg_out[19]
.sym 36016 soc.cpu.latched_compr_SB_LUT4_I1_O[18]
.sym 36018 soc.cpu.cpuregs.regs.1.0.0_RDATA_15_SB_LUT4_I0_O[1]
.sym 36019 soc.cpu.irq_mask[19]
.sym 36020 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 36021 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I2[0]
.sym 36023 soc.cpu.cpuregs_rs1[22]
.sym 36024 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I2_SB_LUT4_O_1_I3[3]
.sym 36025 soc.cpu.latched_compr_SB_LUT4_I1_1_O[1]
.sym 36026 soc.cpu.irq_pending[19]
.sym 36027 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 36028 soc.cpu.latched_compr_SB_LUT4_I1_O[21]
.sym 36029 soc.cpu.instr_retirq
.sym 36030 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 36031 soc.cpu.irq_pending[20]
.sym 36032 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 36033 soc.cpu.alu_out_q[19]
.sym 36036 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 36038 soc.cpu.cpuregs.regs.1.0.0_RDATA_15_SB_LUT4_I0_O[1]
.sym 36039 soc.cpu.decoded_imm[16]
.sym 36042 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_12_I3[1]
.sym 36043 soc.cpu.latched_compr_SB_LUT4_I1_O[18]
.sym 36044 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 36045 soc.cpu.latched_compr_SB_LUT4_I1_1_O[1]
.sym 36048 soc.cpu.irq_mask[19]
.sym 36049 soc.cpu.irq_pending[19]
.sym 36050 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 36051 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I2_SB_LUT4_O_1_I3[3]
.sym 36055 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I2[0]
.sym 36056 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I2[1]
.sym 36060 soc.cpu.irq_mask[20]
.sym 36061 soc.cpu.irq_pending[19]
.sym 36062 soc.cpu.irq_mask[19]
.sym 36063 soc.cpu.irq_pending[20]
.sym 36066 soc.cpu.alu_out_q[19]
.sym 36067 soc.cpu.latched_stalu
.sym 36068 soc.cpu.reg_out[19]
.sym 36069 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 36072 soc.cpu.latched_compr_SB_LUT4_I1_O[21]
.sym 36073 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I2[3]
.sym 36074 soc.cpu.latched_compr_SB_LUT4_I1_1_O[1]
.sym 36075 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I2[2]
.sym 36078 soc.cpu.instr_retirq
.sym 36079 soc.cpu.cpuregs_rs1[22]
.sym 36080 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 36081 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 36082 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 36083 clk$SB_IO_IN_$glb_clk
.sym 36085 soc.cpu.irq_pending[22]
.sym 36086 soc.cpu.irq_pending[21]
.sym 36087 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I2_SB_LUT4_O_1_I3[3]
.sym 36088 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I1[1]
.sym 36089 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2[3]
.sym 36090 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 36091 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2_SB_LUT4_O_I2[0]
.sym 36092 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2[3]
.sym 36097 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 36098 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 36099 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 36100 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[2]
.sym 36101 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 36102 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 36104 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_12_I3[1]
.sym 36105 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 36106 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 36107 soc.cpu.reg_pc[17]
.sym 36108 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2[1]
.sym 36109 soc.cpu.cpuregs_rs1[22]
.sym 36110 soc.cpu.reg_pc[23]
.sym 36111 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 36112 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 36113 soc.cpu.latched_compr_SB_LUT4_I1_O[15]
.sym 36114 soc.cpu.latched_compr_SB_LUT4_I1_O[22]
.sym 36115 soc.cpu.latched_compr_SB_CARRY_I0_CO[16]
.sym 36116 soc.cpu.cpuregs_rs1[17]
.sym 36117 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 36118 soc.cpu.irq_mask[19]
.sym 36119 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 36120 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[3]
.sym 36127 soc.cpu.cpuregs_rs1[22]
.sym 36128 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 36129 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 36130 soc.cpu.irq_mask[20]
.sym 36131 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 36132 soc.cpu.cpuregs.regs.1.0.0_RDATA_15[0]
.sym 36134 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 36135 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I2[0]
.sym 36137 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2[3]
.sym 36140 soc.cpu.irq_pending[20]
.sym 36141 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 36143 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2[2]
.sym 36144 soc.cpu.latched_compr_SB_LUT4_I1_O[19]
.sym 36146 soc.cpu.cpuregs.regs.1.0.0_RDATA_15[1]
.sym 36149 soc.cpu.cpuregs_rs1[20]
.sym 36150 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_11_I3[1]
.sym 36152 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I2_SB_LUT4_O_1_I3[3]
.sym 36154 soc.cpu.latched_compr_SB_LUT4_I1_O[20]
.sym 36155 soc.cpu.latched_compr_SB_LUT4_I1_1_O[1]
.sym 36156 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I2[1]
.sym 36157 soc.cpu.cpuregs_rs1[21]
.sym 36159 soc.cpu.latched_compr_SB_LUT4_I1_1_O[1]
.sym 36160 soc.cpu.latched_compr_SB_LUT4_I1_O[20]
.sym 36161 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2[3]
.sym 36162 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2[2]
.sym 36165 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I2_SB_LUT4_O_1_I3[3]
.sym 36166 soc.cpu.irq_mask[20]
.sym 36167 soc.cpu.irq_pending[20]
.sym 36168 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 36172 soc.cpu.cpuregs_rs1[22]
.sym 36180 soc.cpu.cpuregs_rs1[21]
.sym 36186 soc.cpu.cpuregs_rs1[20]
.sym 36189 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I2[1]
.sym 36192 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I2[0]
.sym 36195 soc.cpu.latched_compr_SB_LUT4_I1_O[19]
.sym 36196 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 36197 soc.cpu.latched_compr_SB_LUT4_I1_1_O[1]
.sym 36198 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_11_I3[1]
.sym 36201 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 36202 soc.cpu.cpuregs.regs.1.0.0_RDATA_15[1]
.sym 36203 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 36204 soc.cpu.cpuregs.regs.1.0.0_RDATA_15[0]
.sym 36205 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 36206 clk$SB_IO_IN_$glb_clk
.sym 36207 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 36208 soc.cpu.irq_mask[18]
.sym 36209 soc.cpu.cpuregs_wrdata[16]
.sym 36210 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2[3]
.sym 36211 soc.cpu.irq_mask[17]
.sym 36212 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 36213 soc.cpu.irq_mask[16]
.sym 36214 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I2[3]
.sym 36215 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1[1]
.sym 36220 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[19]
.sym 36221 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 36223 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 36224 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I2[2]
.sym 36225 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2[3]
.sym 36226 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[15]
.sym 36227 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[29]
.sym 36228 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 36229 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 36231 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 36232 soc.cpu.decoded_imm[29]
.sym 36233 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[23]
.sym 36234 soc.cpu.cpu_state[2]
.sym 36235 soc.cpu.decoded_imm[21]
.sym 36236 soc.cpu.reg_pc[23]
.sym 36237 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2_SB_LUT4_O_I2[2]
.sym 36238 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 36239 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 36240 soc.cpu.cpuregs_wrdata[23]
.sym 36242 soc.cpu.decoded_imm[25]
.sym 36243 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[3]
.sym 36249 soc.cpu.count_cycle[55]
.sym 36251 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 36252 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 36253 soc.cpu.cpuregs.regs.1.0.0_RDATA_9[1]
.sym 36255 soc.cpu.cpuregs.regs.1.0.0_RDATA_9[0]
.sym 36257 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I2[3]
.sym 36258 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 36259 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 36260 soc.cpu.cpu_state[2]
.sym 36261 soc.cpu.irq_mask[20]
.sym 36263 soc.cpu.irq_pending[20]
.sym 36264 soc.cpu.latched_compr_SB_LUT4_I1_O[17]
.sym 36265 soc.cpu.instr_maskirq
.sym 36266 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 36267 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 36268 soc.cpu.cpuregs_rs1[20]
.sym 36269 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0[0]
.sym 36270 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]
.sym 36271 soc.cpu.instr_rdcycleh
.sym 36272 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I2[2]
.sym 36273 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0[3]
.sym 36274 soc.cpu.instr_retirq
.sym 36275 soc.cpu.instr_timer
.sym 36276 soc.cpu.timer[20]
.sym 36277 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 36278 soc.cpu.cpu_state[4]
.sym 36280 soc.cpu.latched_compr_SB_LUT4_I1_1_O[1]
.sym 36282 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 36283 soc.cpu.irq_pending[20]
.sym 36284 soc.cpu.cpu_state[4]
.sym 36285 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 36288 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 36289 soc.cpu.cpuregs.regs.1.0.0_RDATA_9[1]
.sym 36290 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 36291 soc.cpu.cpuregs.regs.1.0.0_RDATA_9[0]
.sym 36294 soc.cpu.instr_rdcycleh
.sym 36295 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 36296 soc.cpu.count_cycle[55]
.sym 36300 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]
.sym 36301 soc.cpu.cpu_state[2]
.sym 36302 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0[3]
.sym 36303 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0[0]
.sym 36306 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 36307 soc.cpu.instr_timer
.sym 36308 soc.cpu.instr_retirq
.sym 36309 soc.cpu.cpuregs_rs1[20]
.sym 36312 soc.cpu.irq_mask[20]
.sym 36313 soc.cpu.instr_maskirq
.sym 36314 soc.cpu.instr_timer
.sym 36315 soc.cpu.timer[20]
.sym 36319 soc.cpu.irq_pending[20]
.sym 36321 soc.cpu.irq_mask[20]
.sym 36324 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I2[2]
.sym 36325 soc.cpu.latched_compr_SB_LUT4_I1_1_O[1]
.sym 36326 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I2[3]
.sym 36327 soc.cpu.latched_compr_SB_LUT4_I1_O[17]
.sym 36328 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 36329 clk$SB_IO_IN_$glb_clk
.sym 36330 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 36331 soc.cpu.reg_pc[23]
.sym 36332 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2[2]
.sym 36333 soc.cpu.cpuregs_wrdata[23]
.sym 36334 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I2[3]
.sym 36335 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 36336 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_I3[2]
.sym 36337 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 36338 soc.cpu.reg_pc[24]
.sym 36342 soc.cpu.latched_compr_SB_LUT4_I1_O[26]
.sym 36344 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 36345 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 36347 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 36349 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 36350 soc.cpu.reg_pc[31]
.sym 36351 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I2[2]
.sym 36352 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 36354 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 36355 soc.cpu.latched_compr_SB_LUT4_I1_O[29]
.sym 36356 soc.cpu.decoded_imm[31]
.sym 36357 soc.cpu.instr_rdcycleh
.sym 36358 soc.cpu.reg_pc[29]
.sym 36359 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 36360 soc.cpu.instr_retirq
.sym 36361 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 36362 soc.cpu.reg_pc[24]
.sym 36363 soc.cpu.decoded_imm[28]
.sym 36364 soc.cpu.cpu_state[4]
.sym 36365 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[31]
.sym 36366 soc.cpu.latched_compr_SB_LUT4_I1_1_O[1]
.sym 36373 soc.cpu.cpuregs_wrdata[16]
.sym 36374 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 36375 soc.cpu.cpuregs_wrdata[19]
.sym 36377 soc.cpu.reg_pc[17]
.sym 36378 soc.cpu.cpuregs.regs.1.0.0_RDATA_15[1]
.sym 36379 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 36381 soc.cpu.cpuregs.regs.1.0.1_RDATA_9[0]
.sym 36382 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 36383 soc.cpu.instr_rdcycleh
.sym 36384 soc.cpu.count_cycle[62]
.sym 36385 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 36386 soc.cpu.cpuregs.wdata_SB_LUT4_O_I1[1]
.sym 36387 soc.cpu.latched_compr_SB_CARRY_I0_CO[16]
.sym 36392 soc.cpu.cpuregs.regs.1.0.0_RDATA_9[1]
.sym 36393 soc.cpu.count_cycle[23]
.sym 36394 soc.cpu.instr_rdinstr
.sym 36395 soc.cpu.cpuregs_wrdata[22]
.sym 36396 soc.cpu.count_instr[30]
.sym 36399 soc.cpu.latched_compr_SB_LUT4_I1_1_O[1]
.sym 36400 soc.cpu.cpuregs.regs.1.0.1_RDATA_15[0]
.sym 36402 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 36403 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[3]
.sym 36405 soc.cpu.cpuregs.regs.1.0.0_RDATA_9[1]
.sym 36406 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 36407 soc.cpu.cpuregs.regs.1.0.1_RDATA_9[0]
.sym 36408 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 36411 soc.cpu.count_instr[30]
.sym 36412 soc.cpu.instr_rdinstr
.sym 36413 soc.cpu.count_cycle[62]
.sym 36414 soc.cpu.instr_rdcycleh
.sym 36417 soc.cpu.latched_compr_SB_CARRY_I0_CO[16]
.sym 36418 soc.cpu.reg_pc[17]
.sym 36419 soc.cpu.latched_compr_SB_LUT4_I1_1_O[1]
.sym 36420 soc.cpu.cpuregs.wdata_SB_LUT4_O_I1[1]
.sym 36423 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 36424 soc.cpu.cpuregs.regs.1.0.0_RDATA_15[1]
.sym 36425 soc.cpu.cpuregs.regs.1.0.1_RDATA_15[0]
.sym 36426 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 36430 soc.cpu.cpuregs_wrdata[22]
.sym 36435 soc.cpu.cpuregs_wrdata[19]
.sym 36442 soc.cpu.cpuregs_wrdata[16]
.sym 36447 soc.cpu.count_cycle[23]
.sym 36448 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[3]
.sym 36449 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 36450 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 36452 clk$SB_IO_IN_$glb_clk
.sym 36454 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[23]
.sym 36455 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I1[2]
.sym 36456 soc.cpu.decoded_imm[28]
.sym 36457 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 36458 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[3]
.sym 36459 soc.cpu.decoded_imm[24]
.sym 36460 soc.cpu.decoded_imm[26]
.sym 36461 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2[1]
.sym 36464 soc.cpu.latched_compr_SB_LUT4_I1_O[27]
.sym 36466 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 36467 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 36469 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D[1]
.sym 36470 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 36471 soc.cpu.cpuregs.regs.0.0.1_RADDR
.sym 36472 soc.cpu.decoded_imm[12]
.sym 36474 soc.cpu.decoded_imm[19]
.sym 36475 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 36477 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 36478 soc.cpu.cpuregs_wrdata[23]
.sym 36480 soc.cpu.instr_rdinstr
.sym 36481 soc.cpu.cpuregs_rs1[16]
.sym 36482 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_11_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 36483 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 36484 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 36485 soc.cpu.reg_pc[26]
.sym 36486 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[0]
.sym 36487 soc.cpu.instr_timer
.sym 36488 soc.cpu.reg_pc[24]
.sym 36489 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[3]
.sym 36495 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 36496 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 36497 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 36498 soc.cpu.reg_out[24]
.sym 36499 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 36500 soc.cpu.alu_out_q[24]
.sym 36501 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 36503 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 36504 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 36506 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 36507 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2[3]
.sym 36509 soc.cpu.count_instr[62]
.sym 36510 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_7_I3[1]
.sym 36511 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 36512 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[0]
.sym 36514 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2[2]
.sym 36515 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 36517 soc.cpu.latched_compr_SB_LUT4_I1_O[23]
.sym 36518 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 36520 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 36522 soc.cpu.latched_stalu
.sym 36525 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]
.sym 36526 soc.cpu.latched_compr_SB_LUT4_I1_1_O[1]
.sym 36528 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 36529 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 36530 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 36531 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 36534 soc.cpu.reg_out[24]
.sym 36535 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 36536 soc.cpu.alu_out_q[24]
.sym 36537 soc.cpu.latched_stalu
.sym 36541 soc.cpu.count_instr[62]
.sym 36542 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 36543 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[0]
.sym 36546 soc.cpu.alu_out_q[24]
.sym 36547 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 36548 soc.cpu.reg_out[24]
.sym 36549 soc.cpu.latched_stalu
.sym 36552 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_7_I3[1]
.sym 36553 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]
.sym 36554 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 36555 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 36558 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 36559 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 36560 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 36561 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 36564 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 36565 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 36566 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 36567 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 36570 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2[2]
.sym 36571 soc.cpu.latched_compr_SB_LUT4_I1_1_O[1]
.sym 36572 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2[3]
.sym 36573 soc.cpu.latched_compr_SB_LUT4_I1_O[23]
.sym 36574 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 36575 clk$SB_IO_IN_$glb_clk
.sym 36576 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_O_$glb_sr
.sym 36577 soc.cpu.decoded_imm[27]
.sym 36578 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2_SB_LUT4_O_I2[2]
.sym 36579 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 36580 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 36581 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I1[2]
.sym 36582 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2_SB_LUT4_O_I2[0]
.sym 36583 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]
.sym 36584 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2[3]
.sym 36588 soc.cpu.latched_compr_SB_LUT4_I1_O[28]
.sym 36589 gpio_in[0]
.sym 36591 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 36592 soc.cpu.reg_out[24]
.sym 36593 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 36594 soc.cpu.reg_pc[30]
.sym 36595 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 36596 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 36597 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 36598 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 36599 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 36600 soc.cpu.decoded_imm[28]
.sym 36601 soc.cpu.cpuregs_wrdata[27]
.sym 36602 soc.cpu.cpuregs_rs1[23]
.sym 36603 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 36605 soc.cpu.cpuregs_wrdata[30]
.sym 36606 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 36607 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[3]
.sym 36608 soc.cpu.irq_pending[26]
.sym 36609 soc.cpu.decoded_imm[26]
.sym 36610 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 36612 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 36618 soc.cpu.irq_mask[23]
.sym 36619 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 36621 soc.cpu.cpu_state[2]
.sym 36622 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 36623 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_I3[1]
.sym 36625 soc.cpu.instr_retirq
.sym 36626 soc.cpu.cpuregs_rs1[23]
.sym 36627 soc.cpu.latched_compr_SB_LUT4_I1_O[29]
.sym 36628 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 36629 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 36630 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2[2]
.sym 36632 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2[2]
.sym 36633 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2[3]
.sym 36635 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2_SB_LUT4_O_I2[3]
.sym 36636 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 36638 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 36640 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 36641 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2[3]
.sym 36642 soc.cpu.count_cycle[30]
.sym 36643 soc.cpu.latched_compr_SB_LUT4_I1_1_O[1]
.sym 36644 soc.cpu.instr_maskirq
.sym 36645 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 36646 soc.cpu.latched_compr_SB_LUT4_I1_O[30]
.sym 36647 soc.cpu.cpuregs_rs1[24]
.sym 36649 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[3]
.sym 36652 soc.cpu.cpuregs_rs1[23]
.sym 36657 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 36658 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 36659 soc.cpu.instr_retirq
.sym 36660 soc.cpu.cpuregs_rs1[24]
.sym 36663 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[3]
.sym 36664 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 36665 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 36666 soc.cpu.count_cycle[30]
.sym 36669 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2[2]
.sym 36670 soc.cpu.latched_compr_SB_LUT4_I1_1_O[1]
.sym 36671 soc.cpu.latched_compr_SB_LUT4_I1_O[30]
.sym 36672 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2[3]
.sym 36675 soc.cpu.irq_mask[23]
.sym 36676 soc.cpu.instr_maskirq
.sym 36677 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 36678 soc.cpu.cpu_state[2]
.sym 36684 soc.cpu.cpuregs_rs1[24]
.sym 36687 soc.cpu.latched_compr_SB_LUT4_I1_O[29]
.sym 36688 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2[3]
.sym 36689 soc.cpu.latched_compr_SB_LUT4_I1_1_O[1]
.sym 36690 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2[2]
.sym 36693 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2_SB_LUT4_O_I2[3]
.sym 36694 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 36695 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_I3[1]
.sym 36696 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 36697 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 36698 clk$SB_IO_IN_$glb_clk
.sym 36699 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 36700 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2[3]
.sym 36701 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 36702 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 36703 soc.cpu.reg_pc[26]
.sym 36704 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 36705 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2_SB_LUT4_O_I2[2]
.sym 36706 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[25]
.sym 36707 soc.cpu.reg_pc[29]
.sym 36712 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 36713 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 36714 soc.cpu.irq_mask[24]
.sym 36715 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 36716 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 36717 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 36718 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 36719 soc.cpu.decoded_imm[27]
.sym 36720 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2[2]
.sym 36721 soc.cpu.reg_out[30]
.sym 36722 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 36723 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 36724 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2_SB_LUT4_O_I2[2]
.sym 36726 soc.cpu.cpu_state[2]
.sym 36727 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2_SB_LUT4_O_I2[2]
.sym 36728 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2_SB_LUT4_O_I2[3]
.sym 36729 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[25]
.sym 36730 soc.cpu.reg_out[26]
.sym 36731 soc.cpu.decoded_imm[21]
.sym 36732 soc.cpu.irq_pending[31]
.sym 36733 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 36734 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2_SB_LUT4_O_I2[1]
.sym 36735 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[3]
.sym 36742 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 36743 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 36744 soc.cpu.alu_out_q[26]
.sym 36745 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2[2]
.sym 36746 soc.cpu.cpuregs_rs1[25]
.sym 36749 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2[2]
.sym 36750 soc.cpu.irq_mask[30]
.sym 36751 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2[3]
.sym 36754 soc.cpu.cpuregs_rs1[30]
.sym 36755 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 36756 soc.cpu.reg_out[26]
.sym 36757 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2[3]
.sym 36758 soc.cpu.timer[30]
.sym 36759 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 36760 soc.cpu.latched_stalu
.sym 36761 soc.cpu.instr_retirq
.sym 36763 soc.cpu.instr_maskirq
.sym 36764 soc.cpu.instr_timer
.sym 36765 soc.cpu.latched_compr_SB_LUT4_I1_1_O[1]
.sym 36766 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 36767 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 36770 soc.cpu.count_cycle[25]
.sym 36771 soc.cpu.latched_compr_SB_LUT4_I1_O[25]
.sym 36772 soc.cpu.instr_timer
.sym 36774 soc.cpu.instr_maskirq
.sym 36775 soc.cpu.instr_timer
.sym 36776 soc.cpu.irq_mask[30]
.sym 36777 soc.cpu.timer[30]
.sym 36781 soc.cpu.cpuregs_rs1[30]
.sym 36786 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2[2]
.sym 36787 soc.cpu.latched_compr_SB_LUT4_I1_1_O[1]
.sym 36788 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2[3]
.sym 36789 soc.cpu.latched_compr_SB_LUT4_I1_O[25]
.sym 36792 soc.cpu.alu_out_q[26]
.sym 36793 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 36794 soc.cpu.latched_stalu
.sym 36795 soc.cpu.reg_out[26]
.sym 36798 soc.cpu.reg_out[26]
.sym 36799 soc.cpu.alu_out_q[26]
.sym 36800 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 36801 soc.cpu.latched_stalu
.sym 36804 soc.cpu.cpuregs_rs1[25]
.sym 36805 soc.cpu.instr_retirq
.sym 36806 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 36807 soc.cpu.instr_timer
.sym 36810 soc.cpu.count_cycle[25]
.sym 36811 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 36812 soc.cpu.instr_maskirq
.sym 36813 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 36816 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2[2]
.sym 36817 soc.cpu.instr_retirq
.sym 36818 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2[3]
.sym 36819 soc.cpu.cpuregs_rs1[30]
.sym 36820 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 36821 clk$SB_IO_IN_$glb_clk
.sym 36822 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 36823 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 36824 soc.cpu.irq_pending[27]
.sym 36825 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I1[1]
.sym 36826 soc.cpu.irq_pending[25]
.sym 36827 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 36828 soc.cpu.irq_pending[30]
.sym 36829 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2[0]
.sym 36830 soc.cpu.irq_pending[29]
.sym 36835 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 36836 soc.cpu.reg_pc[31]
.sym 36837 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 36838 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 36840 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 36841 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D[0]
.sym 36842 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 36844 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 36845 soc.cpu.cpuregs_wrdata[25]
.sym 36846 soc.cpu.reg_pc[28]
.sym 36847 soc.cpu.instr_retirq
.sym 36848 soc.cpu.instr_rdcycleh
.sym 36849 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 36850 soc.cpu.irq_pending[26]
.sym 36852 soc.cpu.latched_compr_SB_LUT4_I1_1_O[1]
.sym 36854 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 36856 soc.cpu.cpu_state[4]
.sym 36857 soc.cpu.reg_pc[29]
.sym 36864 soc.cpu.cpuregs_rs1[25]
.sym 36866 soc.cpu.reg_out[27]
.sym 36868 soc.cpu.latched_compr_SB_LUT4_I1_1_O[1]
.sym 36870 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2[3]
.sym 36871 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2[1]
.sym 36872 soc.cpu.instr_rdcycleh
.sym 36874 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2[2]
.sym 36875 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_2_I3[1]
.sym 36876 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2[2]
.sym 36877 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2_SB_LUT4_O_I2[1]
.sym 36878 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2[0]
.sym 36881 soc.cpu.latched_compr_SB_LUT4_I1_1_O[1]
.sym 36882 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 36883 soc.cpu.latched_compr_SB_LUT4_I1_O[28]
.sym 36884 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[0]
.sym 36885 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_3_I3[1]
.sym 36886 soc.cpu.instr_rdinstr
.sym 36888 soc.cpu.alu_out_q[27]
.sym 36889 soc.cpu.latched_compr_SB_LUT4_I1_O[27]
.sym 36890 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 36891 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 36892 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2[3]
.sym 36893 soc.cpu.latched_stalu
.sym 36894 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 36895 soc.cpu.latched_compr_SB_LUT4_I1_O[26]
.sym 36897 soc.cpu.latched_compr_SB_LUT4_I1_O[26]
.sym 36898 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2[2]
.sym 36899 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2[3]
.sym 36900 soc.cpu.latched_compr_SB_LUT4_I1_1_O[1]
.sym 36904 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[0]
.sym 36905 soc.cpu.instr_rdcycleh
.sym 36906 soc.cpu.instr_rdinstr
.sym 36909 soc.cpu.reg_out[27]
.sym 36910 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 36911 soc.cpu.latched_stalu
.sym 36912 soc.cpu.alu_out_q[27]
.sym 36915 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2[1]
.sym 36917 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2[0]
.sym 36921 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 36922 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_3_I3[1]
.sym 36923 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2_SB_LUT4_O_I2[1]
.sym 36924 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 36927 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2[3]
.sym 36928 soc.cpu.latched_compr_SB_LUT4_I1_O[27]
.sym 36929 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2[2]
.sym 36930 soc.cpu.latched_compr_SB_LUT4_I1_1_O[1]
.sym 36933 soc.cpu.cpuregs_rs1[25]
.sym 36939 soc.cpu.latched_compr_SB_LUT4_I1_O[28]
.sym 36940 soc.cpu.latched_compr_SB_LUT4_I1_1_O[1]
.sym 36941 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 36942 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_2_I3[1]
.sym 36943 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 36944 clk$SB_IO_IN_$glb_clk
.sym 36945 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 36946 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 36947 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 36948 soc.cpu.decoded_imm[30]
.sym 36949 soc.cpu.decoded_imm[21]
.sym 36950 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_4_I3[2]
.sym 36951 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[3]
.sym 36952 soc.cpu.decoded_imm[20]
.sym 36958 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I1_SB_LUT4_O_1_I3[2]
.sym 36959 soc.cpu.alu_out_q[25]
.sym 36961 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_2_I3[1]
.sym 36962 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 36963 soc.cpu.alu_out_q[25]
.sym 36964 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 36965 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 36966 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2[3]
.sym 36967 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 36969 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I1[1]
.sym 36970 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[0]
.sym 36971 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_3_I3[1]
.sym 36972 soc.cpu.instr_rdinstr
.sym 36973 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[3]
.sym 36974 COMM_SB_LUT4_O_I3
.sym 36976 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 36978 display.refresh_tick
.sym 36981 soc.cpu.irq_mask[27]
.sym 36991 soc.cpu.irq_pending[31]
.sym 36995 soc.cpu.irq_mask[31]
.sym 36998 soc.cpu.irq_mask[26]
.sym 37000 soc.cpu.irq_mask[28]
.sym 37009 soc.cpu.irq_pending[28]
.sym 37010 soc.cpu.irq_pending[26]
.sym 37014 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 37020 soc.cpu.irq_mask[26]
.sym 37021 soc.cpu.irq_pending[26]
.sym 37034 soc.cpu.irq_pending[31]
.sym 37035 soc.cpu.irq_mask[31]
.sym 37044 soc.cpu.irq_pending[31]
.sym 37045 soc.cpu.irq_mask[31]
.sym 37051 soc.cpu.irq_pending[28]
.sym 37053 soc.cpu.irq_mask[28]
.sym 37056 soc.cpu.irq_pending[28]
.sym 37058 soc.cpu.irq_mask[28]
.sym 37063 soc.cpu.irq_mask[26]
.sym 37064 soc.cpu.irq_pending[26]
.sym 37066 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 37067 clk$SB_IO_IN_$glb_clk
.sym 37068 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 37069 soc.cpu.instr_rdcycleh
.sym 37070 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 37072 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 37073 soc.cpu.instr_rdcycle
.sym 37074 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 37075 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[0]
.sym 37076 soc.cpu.instr_rdinstr
.sym 37081 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[28]
.sym 37083 soc.cpu.instr_slli_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 37085 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 37086 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 37090 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 37092 soc.cpu.decoded_imm[30]
.sym 37094 soc.cpu.instr_rdcycle
.sym 37099 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[3]
.sym 37104 soc.cpu.irq_pending[26]
.sym 37192 COMM_SB_LUT4_O_I3
.sym 37193 COMM[2]$SB_IO_OUT
.sym 37194 display.refresh_tick_SB_DFFSR_C_Q[0]
.sym 37196 COMM[1]$SB_IO_OUT
.sym 37197 SEG[3]$SB_IO_OUT
.sym 37198 display.refresh_tick_SB_DFFSR_C_Q[1]
.sym 37199 COMM[3]$SB_IO_OUT
.sym 37207 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 37208 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 37211 soc.cpu.instr_timer
.sym 37212 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 37241 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 37249 display.refresh_tick_SB_LUT4_O_I3
.sym 37267 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 37290 display.refresh_tick_SB_LUT4_O_I3
.sym 37313 clk$SB_IO_IN_$glb_clk
.sym 37323 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 37360 $PACKER_VCC_NET
.sym 37363 $PACKER_VCC_NET
.sym 37376 $PACKER_VCC_NET
.sym 37384 $PACKER_VCC_NET
.sym 37393 COMM[3]$SB_IO_OUT
.sym 37413 COMM[3]$SB_IO_OUT
.sym 37417 soc.simpleuart.send_divcnt[2]
.sym 37418 soc.simpleuart.send_divcnt[3]
.sym 37419 soc.simpleuart.send_divcnt[4]
.sym 37420 soc.simpleuart.send_divcnt[5]
.sym 37421 soc.simpleuart.send_divcnt[6]
.sym 37422 soc.simpleuart.send_divcnt[7]
.sym 37436 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[0]
.sym 37437 SEG[3]$SB_IO_OUT
.sym 37438 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_I2[2]
.sym 37439 soc.cpu.instr_retirq_SB_LUT4_I1_I2[2]
.sym 37543 soc.simpleuart.send_divcnt[8]
.sym 37544 soc.simpleuart.send_divcnt[9]
.sym 37545 soc.simpleuart.send_divcnt[10]
.sym 37546 soc.simpleuart.send_divcnt[11]
.sym 37547 soc.simpleuart.send_divcnt[12]
.sym 37548 soc.simpleuart.send_divcnt[13]
.sym 37549 soc.simpleuart.send_divcnt[14]
.sym 37550 soc.simpleuart.send_divcnt[15]
.sym 37553 COMM[3]$SB_IO_OUT
.sym 37554 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_I2[2]
.sym 37556 iomem_wstrb[2]
.sym 37557 $PACKER_GND_NET
.sym 37563 iomem_wdata[11]
.sym 37566 soc.spimemio.config_en_SB_LUT4_I1_O[0]
.sym 37603 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[11]
.sym 37702 soc.simpleuart.send_divcnt[16]
.sym 37703 soc.simpleuart.send_divcnt[17]
.sym 37704 soc.simpleuart.send_divcnt[18]
.sym 37705 soc.simpleuart.send_divcnt[19]
.sym 37706 soc.simpleuart.send_divcnt[20]
.sym 37707 soc.simpleuart.send_divcnt[21]
.sym 37708 soc.simpleuart.send_divcnt[22]
.sym 37709 soc.simpleuart.send_divcnt[23]
.sym 37715 soc.spimemio.valid_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 37721 iomem_addr[3]
.sym 37724 iomem_wdata[8]
.sym 37728 iomem_wdata[2]
.sym 37729 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 37730 iomem_wdata[4]
.sym 37731 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 37732 iomem_wdata[12]
.sym 37735 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[23]
.sym 37737 soc.simpleuart.send_divcnt[17]
.sym 37747 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 37750 soc.simpleuart.send_divcnt[15]
.sym 37752 soc.cpu.mem_la_wdata[2]
.sym 37754 soc.simpleuart.send_divcnt[11]
.sym 37758 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[2]
.sym 37761 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 37762 soc.cpu.pcpi_rs2[12]
.sym 37769 soc.cpu.mem_la_wdata[4]
.sym 37776 soc.simpleuart.send_divcnt[11]
.sym 37801 soc.simpleuart.send_divcnt[15]
.sym 37809 soc.cpu.mem_la_wdata[2]
.sym 37815 soc.cpu.mem_la_wdata[4]
.sym 37818 soc.cpu.pcpi_rs2[12]
.sym 37819 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 37821 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[2]
.sym 37822 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 37823 clk$SB_IO_IN_$glb_clk
.sym 37825 soc.simpleuart.send_divcnt[24]
.sym 37826 soc.simpleuart.send_divcnt[25]
.sym 37827 soc.simpleuart.send_divcnt[26]
.sym 37828 soc.simpleuart.send_divcnt[27]
.sym 37829 soc.simpleuart.send_divcnt[28]
.sym 37830 soc.simpleuart.send_divcnt[29]
.sym 37831 soc.simpleuart.send_divcnt[30]
.sym 37832 soc.simpleuart.send_divcnt[31]
.sym 37835 soc.cpu.decoded_imm[14]
.sym 37839 iomem_wdata[2]
.sym 37840 soc.cpu.cpuregs_raddr2[3]
.sym 37841 iomem_wstrb[3]
.sym 37842 iomem_wdata[13]
.sym 37845 iomem_addr[10]
.sym 37847 iomem_wdata[10]
.sym 37848 iomem_wdata[11]
.sym 37849 soc.simpleuart.send_divcnt[18]
.sym 37850 soc.simpleuart.send_divcnt[28]
.sym 37851 soc.simpleuart.send_divcnt[19]
.sym 37852 iomem_wdata[18]
.sym 37856 soc.cpu.cpuregs_wrdata[1]
.sym 37857 iomem_addr[15]
.sym 37860 iomem_wdata[12]
.sym 37873 soc.cpu.count_instr[0]
.sym 37880 soc.simpleuart.send_divcnt[22]
.sym 37881 soc.simpleuart.send_divcnt[23]
.sym 37882 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 37892 soc.cpu.instr_rdinstr
.sym 37897 soc.cpu.count_cycle[0]
.sym 37905 soc.simpleuart.send_divcnt[22]
.sym 37913 soc.simpleuart.send_divcnt[23]
.sym 37917 soc.cpu.instr_rdinstr
.sym 37918 soc.cpu.count_cycle[0]
.sym 37919 soc.cpu.count_instr[0]
.sym 37920 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 37944 soc.cpu.count_cycle[0]
.sym 37946 clk$SB_IO_IN_$glb_clk
.sym 37947 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 37948 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[21]
.sym 37949 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[24]
.sym 37950 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[20]
.sym 37951 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[19]
.sym 37952 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[17]
.sym 37953 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[18]
.sym 37954 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[16]
.sym 37955 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[25]
.sym 37962 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 37965 iomem_addr[14]
.sym 37968 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[0]
.sym 37969 $PACKER_VCC_NET
.sym 37971 iomem_addr[14]
.sym 37972 soc.simpleuart.send_divcnt[26]
.sym 37973 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 37974 soc.simpleuart.send_divcnt[27]
.sym 37977 soc.cpu.cpuregs_rs1[1]
.sym 37978 iomem_wdata[18]
.sym 37982 soc.simpleuart.send_divcnt[31]
.sym 37983 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 37989 soc.cpu.count_cycle[8]
.sym 37991 soc.cpu.pcpi_rs2[18]
.sym 37992 soc.cpu.count_cycle[11]
.sym 37994 soc.cpu.mem_la_wdata[4]
.sym 37995 soc.cpu.instr_rdinstr
.sym 37999 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 38000 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 38001 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 38002 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 38003 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 38004 soc.cpu.count_instr[7]
.sym 38006 soc.cpu.mem_la_wdata[2]
.sym 38007 soc.cpu.pcpi_rs2[20]
.sym 38009 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 38010 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[0]
.sym 38012 soc.cpu.count_cycle[7]
.sym 38014 soc.cpu.mem_la_wdata[3]
.sym 38015 soc.cpu.pcpi_rs2[19]
.sym 38018 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 38019 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[3]
.sym 38020 soc.cpu.count_instr[5]
.sym 38022 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 38023 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 38024 soc.cpu.count_cycle[8]
.sym 38025 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[3]
.sym 38028 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[3]
.sym 38029 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 38030 soc.cpu.count_cycle[11]
.sym 38031 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 38034 soc.cpu.mem_la_wdata[3]
.sym 38035 soc.cpu.pcpi_rs2[19]
.sym 38037 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[0]
.sym 38040 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[3]
.sym 38041 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 38042 soc.cpu.count_cycle[7]
.sym 38043 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 38047 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[0]
.sym 38048 soc.cpu.pcpi_rs2[20]
.sym 38049 soc.cpu.mem_la_wdata[4]
.sym 38053 soc.cpu.count_instr[7]
.sym 38054 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 38055 soc.cpu.instr_rdinstr
.sym 38058 soc.cpu.instr_rdinstr
.sym 38059 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[3]
.sym 38060 soc.cpu.count_instr[5]
.sym 38061 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 38064 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[0]
.sym 38065 soc.cpu.pcpi_rs2[18]
.sym 38066 soc.cpu.mem_la_wdata[2]
.sym 38068 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 38069 clk$SB_IO_IN_$glb_clk
.sym 38071 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[31]
.sym 38072 iomem_wdata[14]
.sym 38073 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[28]
.sym 38074 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[26]
.sym 38075 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[29]
.sym 38076 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[30]
.sym 38077 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[27]
.sym 38082 soc.cpu.instr_rdcycleh
.sym 38084 iomem_addr[2]
.sym 38087 soc.simpleuart_reg_div_do[22]
.sym 38088 iomem_addr[6]
.sym 38089 soc.simpleuart_reg_div_do[17]
.sym 38090 soc.cpu.mem_la_wdata[4]
.sym 38091 soc.simpleuart_reg_div_do[18]
.sym 38092 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[22]
.sym 38093 soc.simpleuart_reg_div_do[20]
.sym 38096 iomem_wdata[19]
.sym 38097 soc.cpu.count_instr[34]
.sym 38098 soc.cpu.count_cycle[5]
.sym 38099 soc.cpu.count_cycle[4]
.sym 38100 soc.cpu.count_instr[3]
.sym 38101 soc.cpu.count_instr[33]
.sym 38102 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1[0]
.sym 38103 soc.cpu.count_instr[2]
.sym 38104 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 38105 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 38106 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 38113 soc.cpu.count_instr[40]
.sym 38114 soc.cpu.cpuregs.regs.0.0.0_RDATA_14[1]
.sym 38115 soc.cpu.count_instr[34]
.sym 38116 soc.cpu.instr_rdinstr
.sym 38117 soc.cpu.count_cycle[2]
.sym 38118 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[0]
.sym 38119 soc.cpu.count_instr[8]
.sym 38122 soc.cpu.instr_rdinstr
.sym 38123 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[0]
.sym 38124 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 38125 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 38126 soc.cpu.cpuregs_wrdata[1]
.sym 38127 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 38129 soc.cpu.count_instr[2]
.sym 38131 soc.cpu.cpuregs.regs.0.0.1_RDATA_14[0]
.sym 38132 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 38133 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 38134 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 38135 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 38137 soc.cpu.cpuregs_wrdata[3]
.sym 38139 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[3]
.sym 38140 soc.cpu.count_cycle[40]
.sym 38141 soc.cpu.count_cycle[34]
.sym 38143 soc.cpu.instr_rdcycleh
.sym 38145 soc.cpu.cpuregs.regs.0.0.0_RDATA_14[1]
.sym 38146 soc.cpu.cpuregs.regs.0.0.1_RDATA_14[0]
.sym 38147 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 38148 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 38151 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 38152 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 38153 soc.cpu.count_cycle[2]
.sym 38154 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 38158 soc.cpu.cpuregs_wrdata[1]
.sym 38164 soc.cpu.cpuregs_wrdata[3]
.sym 38169 soc.cpu.count_cycle[34]
.sym 38170 soc.cpu.count_instr[2]
.sym 38171 soc.cpu.instr_rdcycleh
.sym 38172 soc.cpu.instr_rdinstr
.sym 38175 soc.cpu.count_instr[8]
.sym 38176 soc.cpu.instr_rdcycleh
.sym 38177 soc.cpu.count_cycle[40]
.sym 38178 soc.cpu.instr_rdinstr
.sym 38181 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[0]
.sym 38182 soc.cpu.count_instr[40]
.sym 38183 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 38187 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 38188 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[0]
.sym 38189 soc.cpu.count_instr[34]
.sym 38190 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[3]
.sym 38192 clk$SB_IO_IN_$glb_clk
.sym 38195 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 38197 soc.cpu.irq_pending[5]
.sym 38198 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 38199 soc.cpu.irq_pending[6]
.sym 38205 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[10]
.sym 38206 soc.cpu.cpuregs_rs1[1]
.sym 38208 iomem_wdata[17]
.sym 38210 soc.cpu.decoded_imm[1]
.sym 38211 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[0]
.sym 38212 soc.cpu.instr_rdinstr
.sym 38213 iomem_addr[5]
.sym 38214 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[0]
.sym 38215 iomem_wdata[14]
.sym 38218 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 38220 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 38222 UART_RX_SB_LUT4_I1_O[2]
.sym 38223 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_23_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 38225 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 38226 soc.cpu.instr_maskirq
.sym 38227 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 38229 soc.cpu.timer[1]
.sym 38236 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I3[2]
.sym 38237 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 38238 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 38239 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 38241 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[3]
.sym 38242 soc.cpu.count_instr[1]
.sym 38243 soc.cpu.cpuregs_rs1[1]
.sym 38244 soc.cpu.irq_mask[1]
.sym 38245 soc.cpu.instr_timer
.sym 38246 soc.cpu.count_cycle[1]
.sym 38248 soc.cpu.count_instr[38]
.sym 38249 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 38250 soc.cpu.count_instr[6]
.sym 38251 soc.cpu.instr_retirq
.sym 38252 soc.cpu.instr_maskirq
.sym 38253 soc.cpu.timer[1]
.sym 38255 soc.cpu.instr_rdcycleh
.sym 38256 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[0]
.sym 38257 soc.cpu.count_cycle[38]
.sym 38258 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 38260 soc.cpu.count_cycle[33]
.sym 38261 soc.cpu.count_instr[33]
.sym 38262 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 38263 soc.cpu.instr_rdcycleh
.sym 38264 soc.cpu.cpuregs_rs1[2]
.sym 38265 soc.cpu.instr_rdinstr
.sym 38268 soc.cpu.count_instr[38]
.sym 38269 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[0]
.sym 38270 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[3]
.sym 38271 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 38274 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I3[2]
.sym 38275 soc.cpu.instr_retirq
.sym 38277 soc.cpu.cpuregs_rs1[2]
.sym 38280 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 38281 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 38282 soc.cpu.count_cycle[1]
.sym 38283 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 38286 soc.cpu.instr_timer
.sym 38287 soc.cpu.irq_mask[1]
.sym 38288 soc.cpu.instr_maskirq
.sym 38289 soc.cpu.timer[1]
.sym 38292 soc.cpu.instr_rdcycleh
.sym 38293 soc.cpu.instr_rdinstr
.sym 38294 soc.cpu.count_cycle[33]
.sym 38295 soc.cpu.count_instr[1]
.sym 38299 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 38300 soc.cpu.cpuregs_rs1[1]
.sym 38301 soc.cpu.instr_retirq
.sym 38304 soc.cpu.count_cycle[38]
.sym 38305 soc.cpu.instr_rdinstr
.sym 38306 soc.cpu.count_instr[6]
.sym 38307 soc.cpu.instr_rdcycleh
.sym 38310 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[0]
.sym 38311 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 38312 soc.cpu.count_instr[33]
.sym 38313 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[3]
.sym 38317 soc.cpu.irq_mask[6]
.sym 38318 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 38319 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2_SB_LUT4_O_I2[1]
.sym 38320 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 38321 soc.cpu.irq_mask[3]
.sym 38322 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[1]
.sym 38323 soc.cpu.irq_mask[5]
.sym 38324 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[2]
.sym 38327 soc.cpu.decoded_imm[21]
.sym 38329 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 38331 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1[0]
.sym 38332 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 38333 soc.cpu.instr_timer
.sym 38335 soc.cpu.cpuregs_raddr2[1]
.sym 38339 soc.cpu.count_cycle[6]
.sym 38343 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 38344 soc.cpu.pcpi_rs2[14]
.sym 38346 soc.cpu.cpuregs_wrdata[3]
.sym 38347 soc.cpu.irq_pending[6]
.sym 38348 soc.cpu.decoded_imm[3]
.sym 38349 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 38350 iomem_wdata[30]
.sym 38351 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 38352 soc.cpu.cpuregs_wrdata[1]
.sym 38359 soc.cpu.instr_timer_SB_LUT4_I2_O[2]
.sym 38360 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[2]
.sym 38361 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 38362 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[3]
.sym 38365 soc.cpu.count_cycle[39]
.sym 38366 soc.cpu.count_cycle[10]
.sym 38367 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 38368 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 38369 soc.cpu.count_cycle[35]
.sym 38370 soc.cpu.count_instr[3]
.sym 38371 soc.cpu.count_cycle[4]
.sym 38372 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 38373 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 38374 soc.cpu.count_instr[32]
.sym 38375 soc.cpu.count_instr[10]
.sym 38377 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[0]
.sym 38379 soc.cpu.count_cycle[32]
.sym 38380 soc.cpu.count_instr[39]
.sym 38381 soc.cpu.instr_timer_SB_LUT4_I2_O[3]
.sym 38382 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[0]
.sym 38384 soc.cpu.instr_rdinstr
.sym 38385 soc.cpu.instr_rdcycleh
.sym 38387 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 38388 soc.cpu.count_instr[35]
.sym 38389 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 38391 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[3]
.sym 38392 soc.cpu.count_cycle[10]
.sym 38393 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 38394 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 38397 soc.cpu.count_cycle[39]
.sym 38398 soc.cpu.count_instr[39]
.sym 38399 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[0]
.sym 38400 soc.cpu.instr_rdcycleh
.sym 38403 soc.cpu.count_cycle[35]
.sym 38404 soc.cpu.instr_rdinstr
.sym 38405 soc.cpu.instr_rdcycleh
.sym 38406 soc.cpu.count_instr[3]
.sym 38409 soc.cpu.instr_rdinstr
.sym 38411 soc.cpu.count_instr[10]
.sym 38412 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 38415 soc.cpu.count_cycle[4]
.sym 38416 soc.cpu.instr_timer_SB_LUT4_I2_O[2]
.sym 38417 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 38418 soc.cpu.instr_timer_SB_LUT4_I2_O[3]
.sym 38421 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 38422 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 38423 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 38424 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[3]
.sym 38427 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[2]
.sym 38428 soc.cpu.count_instr[35]
.sym 38429 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[3]
.sym 38430 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[0]
.sym 38433 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[0]
.sym 38434 soc.cpu.count_instr[32]
.sym 38435 soc.cpu.count_cycle[32]
.sym 38436 soc.cpu.instr_rdcycleh
.sym 38440 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[3]
.sym 38441 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1[2]
.sym 38442 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2_SB_LUT4_O_I2[3]
.sym 38443 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 38444 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 38445 soc.cpu.irq_pending[7]
.sym 38446 soc.cpu.irq_pending[3]
.sym 38447 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2[2]
.sym 38453 iomem_wdata[19]
.sym 38454 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 38455 soc.cpu.instr_timer
.sym 38457 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[0]
.sym 38458 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[3]
.sym 38459 soc.cpu.instr_timer
.sym 38460 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 38462 iomem_wdata[16]
.sym 38463 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[0]
.sym 38464 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2_SB_LUT4_O_I2[1]
.sym 38465 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 38466 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[2]
.sym 38467 soc.cpu.instr_timer_SB_LUT4_I2_O[3]
.sym 38468 soc.cpu.cpu_state[4]
.sym 38469 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 38470 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[1]
.sym 38471 soc.cpu.irq_pending[4]
.sym 38472 soc.cpu.instr_retirq
.sym 38473 soc.cpu.cpuregs_rs1[3]
.sym 38474 soc.cpu.reg_pc[6]
.sym 38482 soc.cpu.count_instr[42]
.sym 38483 soc.cpu.count_cycle[42]
.sym 38484 soc.cpu.count_instr[9]
.sym 38485 soc.cpu.count_instr[44]
.sym 38486 soc.cpu.cpuregs_rs1[2]
.sym 38487 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[0]
.sym 38488 soc.cpu.count_cycle[41]
.sym 38489 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 38493 soc.cpu.count_cycle[44]
.sym 38494 soc.cpu.count_instr[12]
.sym 38495 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[2]
.sym 38496 soc.cpu.instr_rdinstr
.sym 38497 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[3]
.sym 38498 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[3]
.sym 38499 soc.cpu.count_instr[41]
.sym 38501 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[0]
.sym 38502 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 38503 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 38505 soc.cpu.instr_rdcycleh
.sym 38506 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 38507 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[3]
.sym 38508 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 38509 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 38510 soc.cpu.count_cycle[3]
.sym 38512 soc.cpu.count_cycle[9]
.sym 38514 soc.cpu.instr_rdinstr
.sym 38515 soc.cpu.instr_rdcycleh
.sym 38516 soc.cpu.count_instr[12]
.sym 38517 soc.cpu.count_cycle[44]
.sym 38520 soc.cpu.count_instr[42]
.sym 38521 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[0]
.sym 38522 soc.cpu.instr_rdcycleh
.sym 38523 soc.cpu.count_cycle[42]
.sym 38526 soc.cpu.count_instr[44]
.sym 38527 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 38528 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[0]
.sym 38529 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[3]
.sym 38532 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[3]
.sym 38533 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 38534 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 38535 soc.cpu.count_cycle[9]
.sym 38538 soc.cpu.instr_rdinstr
.sym 38540 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 38541 soc.cpu.count_instr[9]
.sym 38544 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 38545 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[3]
.sym 38546 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[2]
.sym 38547 soc.cpu.count_cycle[3]
.sym 38550 soc.cpu.count_instr[41]
.sym 38551 soc.cpu.instr_rdcycleh
.sym 38552 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[0]
.sym 38553 soc.cpu.count_cycle[41]
.sym 38556 soc.cpu.cpuregs_rs1[2]
.sym 38560 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 38561 clk$SB_IO_IN_$glb_clk
.sym 38562 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 38563 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 38564 soc.cpu.irq_mask[7]
.sym 38565 soc.cpu.irq_mask[4]
.sym 38566 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 38567 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 38568 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I2_SB_LUT4_O_1_I3[2]
.sym 38569 soc.cpu.irq_mask[11]
.sym 38570 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[2]
.sym 38573 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[1]
.sym 38574 soc.cpu.decoded_imm[27]
.sym 38575 soc.cpu.cpuregs_rs1[7]
.sym 38576 soc.cpu.mem_la_wdata[5]
.sym 38580 soc.cpu.instr_timer
.sym 38581 soc.cpu.instr_maskirq
.sym 38582 iomem_addr[3]
.sym 38583 soc.cpu.instr_retirq
.sym 38585 soc.simpleuart_reg_div_do[24]
.sym 38588 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 38590 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I2_SB_LUT4_O_1_I3[0]
.sym 38592 soc.cpu.latched_stalu
.sym 38593 soc.cpu.irq_pending[7]
.sym 38594 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1[0]
.sym 38595 soc.cpu.alu_out_q[4]
.sym 38596 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 38597 soc.cpu.cpuregs_rs1[6]
.sym 38598 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 38605 soc.cpu.irq_pending[4]
.sym 38607 soc.cpu.instr_rdinstr
.sym 38610 soc.cpu.count_instr[15]
.sym 38612 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 38614 soc.cpu.instr_timer
.sym 38615 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 38617 soc.cpu.timer[10]
.sym 38618 soc.cpu.cpuregs_rs1[4]
.sym 38619 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 38620 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[1]
.sym 38621 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 38622 soc.cpu.cpuregs_rs1[10]
.sym 38623 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 38624 soc.cpu.timer[4]
.sym 38627 soc.cpu.count_cycle[47]
.sym 38628 soc.cpu.cpuregs_rs1[11]
.sym 38629 soc.cpu.cpu_state[2]
.sym 38630 soc.cpu.irq_mask[4]
.sym 38631 soc.cpu.instr_maskirq
.sym 38632 soc.cpu.instr_retirq_SB_LUT4_I1_I2[2]
.sym 38633 soc.cpu.instr_retirq
.sym 38634 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 38635 soc.cpu.instr_rdcycleh
.sym 38637 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 38638 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 38639 soc.cpu.instr_retirq
.sym 38640 soc.cpu.cpuregs_rs1[11]
.sym 38643 soc.cpu.irq_pending[4]
.sym 38645 soc.cpu.irq_mask[4]
.sym 38649 soc.cpu.instr_rdcycleh
.sym 38650 soc.cpu.count_cycle[47]
.sym 38651 soc.cpu.count_instr[15]
.sym 38652 soc.cpu.instr_rdinstr
.sym 38655 soc.cpu.cpuregs_rs1[4]
.sym 38656 soc.cpu.cpu_state[2]
.sym 38657 soc.cpu.instr_retirq_SB_LUT4_I1_I2[2]
.sym 38658 soc.cpu.instr_retirq
.sym 38661 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[1]
.sym 38662 soc.cpu.instr_timer
.sym 38663 soc.cpu.cpu_state[2]
.sym 38664 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 38667 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 38668 soc.cpu.instr_retirq
.sym 38669 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 38670 soc.cpu.cpuregs_rs1[10]
.sym 38675 soc.cpu.timer[10]
.sym 38676 soc.cpu.instr_timer
.sym 38679 soc.cpu.instr_timer
.sym 38680 soc.cpu.timer[4]
.sym 38681 soc.cpu.irq_mask[4]
.sym 38682 soc.cpu.instr_maskirq
.sym 38683 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 38684 clk$SB_IO_IN_$glb_clk
.sym 38685 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 38686 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I2[3]
.sym 38687 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I2[3]
.sym 38688 soc.cpu.cpuregs_wrdata[3]
.sym 38689 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I2_SB_LUT4_O_1_I3[3]
.sym 38690 soc.cpu.irq_pending[11]
.sym 38691 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I2[0]
.sym 38692 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I2[1]
.sym 38693 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2[1]
.sym 38696 soc.cpu.decoded_imm[4]
.sym 38697 soc.cpu.decoded_imm[20]
.sym 38698 soc.cpu.latched_store_SB_LUT4_I3_O[1]
.sym 38699 soc.cpu.cpuregs_rs1[11]
.sym 38700 $PACKER_VCC_NET
.sym 38701 soc.cpu.instr_rdinstr
.sym 38702 soc.cpu.instr_timer
.sym 38703 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_22_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 38704 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 38705 soc.cpu.timer[10]
.sym 38709 iomem_addr[15]
.sym 38711 soc.cpu.irq_pending[0]
.sym 38712 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2[2]
.sym 38713 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I2[0]
.sym 38714 UART_RX_SB_LUT4_I1_O[2]
.sym 38715 soc.cpu.latched_compr_SB_LUT4_I1_1_O[1]
.sym 38717 soc.cpu.instr_maskirq
.sym 38719 soc.cpu.reg_pc[1]
.sym 38720 soc.cpu.irq_mask[2]
.sym 38721 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 38727 soc.cpu.cpuregs_rs1[8]
.sym 38728 soc.cpu.instr_timer
.sym 38729 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_I2[3]
.sym 38730 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2[2]
.sym 38731 soc.cpu.irq_mask[9]
.sym 38733 soc.cpu.instr_maskirq
.sym 38735 soc.cpu.instr_maskirq
.sym 38736 soc.cpu.irq_pending[4]
.sym 38738 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 38739 soc.cpu.cpu_state[2]
.sym 38740 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 38742 soc.cpu.timer[9]
.sym 38745 soc.cpu.cpuregs_rs1[9]
.sym 38747 soc.cpu.irq_mask[10]
.sym 38748 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[0]
.sym 38749 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 38750 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2[3]
.sym 38751 soc.cpu.instr_retirq
.sym 38753 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_I2[2]
.sym 38754 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_I2[3]
.sym 38755 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_I2[2]
.sym 38756 soc.cpu.irq_mask[8]
.sym 38758 soc.cpu.cpuregs_rs1[10]
.sym 38760 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 38761 soc.cpu.cpu_state[2]
.sym 38762 soc.cpu.irq_mask[10]
.sym 38763 soc.cpu.instr_maskirq
.sym 38766 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2[3]
.sym 38767 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 38768 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2[2]
.sym 38769 soc.cpu.irq_pending[4]
.sym 38772 soc.cpu.timer[9]
.sym 38773 soc.cpu.instr_timer
.sym 38774 soc.cpu.irq_mask[9]
.sym 38775 soc.cpu.instr_maskirq
.sym 38778 soc.cpu.instr_timer
.sym 38779 soc.cpu.irq_mask[8]
.sym 38780 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[0]
.sym 38781 soc.cpu.instr_maskirq
.sym 38784 soc.cpu.cpuregs_rs1[10]
.sym 38791 soc.cpu.cpuregs_rs1[8]
.sym 38796 soc.cpu.cpuregs_rs1[8]
.sym 38797 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_I2[2]
.sym 38798 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_I2[3]
.sym 38799 soc.cpu.instr_retirq
.sym 38802 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_I2[2]
.sym 38803 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_I2[3]
.sym 38804 soc.cpu.instr_retirq
.sym 38805 soc.cpu.cpuregs_rs1[9]
.sym 38806 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 38807 clk$SB_IO_IN_$glb_clk
.sym 38808 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 38809 soc.cpu.irq_pending[9]
.sym 38810 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 38811 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2_SB_LUT4_O_I2[2]
.sym 38812 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2[3]
.sym 38813 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 38814 soc.cpu.irq_pending[10]
.sym 38815 soc.cpu.irq_pending[8]
.sym 38816 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2[3]
.sym 38819 SEG[3]$SB_IO_OUT
.sym 38820 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[0]
.sym 38821 soc.cpu.cpuregs_rs1[8]
.sym 38822 soc.cpu.instr_timer
.sym 38823 soc.cpu.latched_compr_SB_LUT4_I1_O[2]
.sym 38824 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I2_SB_LUT4_O_1_I3[3]
.sym 38825 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I2[1]
.sym 38827 soc.cpu.alu_out_q[10]
.sym 38828 soc.cpu.alu_out_q[4]
.sym 38829 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 38830 soc.cpu.latched_compr_SB_LUT4_I1_O[3]
.sym 38831 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 38832 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_27_I3[1]
.sym 38833 soc.cpu.cpuregs_wrdata[3]
.sym 38834 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[0]
.sym 38835 soc.cpu.reg_pc[2]
.sym 38836 soc.cpu.irq_pending[1]
.sym 38837 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[3]
.sym 38838 iomem_wdata[30]
.sym 38839 soc.cpu.cpuregs_wrdata[1]
.sym 38841 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I2[1]
.sym 38842 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1[0]
.sym 38843 soc.cpu.pcpi_rs2[14]
.sym 38844 soc.cpu.alu_out_q[7]
.sym 38850 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2[2]
.sym 38853 soc.cpu.cpu_state[4]
.sym 38854 soc.cpu.irq_mask[10]
.sym 38856 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[11]
.sym 38858 soc.cpu.reg_out[2]
.sym 38859 soc.cpu.alu_out_q[2]
.sym 38861 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 38862 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2[2]
.sym 38863 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 38865 soc.cpu.cpuregs_rs1[9]
.sym 38868 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 38869 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2[3]
.sym 38870 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[10]
.sym 38871 soc.cpu.irq_pending[10]
.sym 38872 soc.cpu.latched_compr_SB_LUT4_I1_O[5]
.sym 38874 soc.cpu.cpu_state[3]
.sym 38875 soc.cpu.latched_compr_SB_LUT4_I1_1_O[1]
.sym 38877 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 38878 soc.cpu.latched_stalu
.sym 38879 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 38880 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2[3]
.sym 38881 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 38883 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2[2]
.sym 38884 soc.cpu.irq_pending[10]
.sym 38885 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 38886 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2[3]
.sym 38891 soc.cpu.irq_pending[10]
.sym 38892 soc.cpu.irq_mask[10]
.sym 38895 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 38896 soc.cpu.latched_stalu
.sym 38897 soc.cpu.alu_out_q[2]
.sym 38898 soc.cpu.reg_out[2]
.sym 38901 soc.cpu.cpu_state[3]
.sym 38902 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 38903 soc.cpu.cpu_state[4]
.sym 38904 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[10]
.sym 38909 soc.cpu.cpuregs_rs1[9]
.sym 38913 soc.cpu.latched_stalu
.sym 38914 soc.cpu.alu_out_q[2]
.sym 38915 soc.cpu.reg_out[2]
.sym 38916 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 38919 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 38920 soc.cpu.cpu_state[4]
.sym 38921 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[11]
.sym 38922 soc.cpu.cpu_state[3]
.sym 38925 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2[2]
.sym 38926 soc.cpu.latched_compr_SB_LUT4_I1_O[5]
.sym 38927 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2[3]
.sym 38928 soc.cpu.latched_compr_SB_LUT4_I1_1_O[1]
.sym 38929 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 38930 clk$SB_IO_IN_$glb_clk
.sym 38931 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 38932 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 38933 soc.cpu.reg_pc[7]
.sym 38934 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2[3]
.sym 38935 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2[3]
.sym 38936 soc.cpu.cpuregs_wrdata[8]
.sym 38937 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 38938 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 38939 soc.cpu.reg_pc[2]
.sym 38942 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[23]
.sym 38944 soc.cpu.reg_out[2]
.sym 38945 soc.cpu.irq_pending[8]
.sym 38946 $PACKER_VCC_NET
.sym 38947 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 38951 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 38952 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[11]
.sym 38954 soc.cpu.instr_timer
.sym 38956 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2_SB_LUT4_O_I2[1]
.sym 38957 soc.cpu.cpuregs_wrdata[8]
.sym 38958 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[1]
.sym 38959 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2[3]
.sym 38960 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 38961 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 38962 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 38963 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[2]
.sym 38964 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 38965 soc.cpu.reg_pc[6]
.sym 38966 soc.cpu.irq_pending[13]
.sym 38967 soc.cpu.reg_pc[8]
.sym 38975 soc.cpu.cpuregs_wrdata[5]
.sym 38976 soc.cpu.latched_compr_SB_LUT4_I1_1_O[1]
.sym 38977 soc.cpu.cpuregs_wrdata[9]
.sym 38978 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2[2]
.sym 38982 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I2[1]
.sym 38983 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I2[0]
.sym 38984 soc.cpu.irq_pending[2]
.sym 38985 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 38986 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_29_I3[1]
.sym 38990 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2[2]
.sym 38992 soc.cpu.irq_mask[2]
.sym 38995 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 38999 soc.cpu.cpuregs_wrdata[7]
.sym 39000 soc.cpu.latched_compr_SB_LUT4_I1_O[1]
.sym 39002 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2[3]
.sym 39003 soc.cpu.cpuregs_wrdata[11]
.sym 39006 soc.cpu.latched_compr_SB_LUT4_I1_O[1]
.sym 39007 soc.cpu.latched_compr_SB_LUT4_I1_1_O[1]
.sym 39008 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2[3]
.sym 39009 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2[2]
.sym 39014 soc.cpu.irq_mask[2]
.sym 39015 soc.cpu.irq_pending[2]
.sym 39019 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I2[0]
.sym 39020 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I2[1]
.sym 39026 soc.cpu.cpuregs_wrdata[7]
.sym 39030 soc.cpu.cpuregs_wrdata[9]
.sym 39036 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 39037 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_29_I3[1]
.sym 39038 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2[2]
.sym 39039 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 39043 soc.cpu.cpuregs_wrdata[11]
.sym 39051 soc.cpu.cpuregs_wrdata[5]
.sym 39053 clk$SB_IO_IN_$glb_clk
.sym 39055 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I2[3]
.sym 39056 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 39057 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1[2]
.sym 39058 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1[2]
.sym 39059 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[0]
.sym 39060 soc.cpu.irq_pending[14]
.sym 39061 soc.cpu.cpuregs_wrdata[11]
.sym 39062 soc.cpu.irq_pending[15]
.sym 39065 COMM[3]$SB_IO_OUT
.sym 39066 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[16]
.sym 39067 soc.cpu.irq_pending[2]
.sym 39068 soc.cpu.latched_compr_SB_LUT4_I1_O[4]
.sym 39069 soc.cpu.cpu_state[4]
.sym 39070 soc.cpu.reg_out[3]
.sym 39071 soc.cpu.cpuregs_wrdata[5]
.sym 39072 soc.cpu.irq_pending[2]
.sym 39073 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 39074 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_26_I3[1]
.sym 39075 soc.cpu.latched_compr_SB_LUT4_I1_1_O[1]
.sym 39076 soc.cpu.latched_compr_SB_LUT4_I1_O[7]
.sym 39077 soc.cpu.cpuregs.regs.0.0.0_RDATA_6[1]
.sym 39078 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2[3]
.sym 39079 soc.cpu.latched_stalu
.sym 39080 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 39081 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 39082 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I2_SB_LUT4_O_1_I3[0]
.sym 39083 soc.cpu.decoded_imm[0]
.sym 39084 soc.cpu.cpu_state[3]
.sym 39085 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_21_I3[1]
.sym 39086 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2[0]
.sym 39087 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 39088 soc.cpu.latched_stalu
.sym 39089 soc.cpu.reg_pc[2]
.sym 39090 soc.cpu.reg_pc[10]
.sym 39096 soc.cpu.cpuregs.regs.0.0.0_RDATA_1_SB_LUT4_I0_O[1]
.sym 39097 soc.cpu.latched_stalu
.sym 39100 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 39101 soc.cpu.irq_mask[1]
.sym 39102 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 39103 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_21_I3[1]
.sym 39106 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[1]
.sym 39107 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 39108 soc.cpu.cpu_state[3]
.sym 39109 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 39110 soc.cpu.irq_pending[1]
.sym 39111 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 39113 soc.cpu.reg_out[15]
.sym 39114 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_23_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 39115 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_24_I3[1]
.sym 39116 soc.cpu.cpuregs.regs.0.0.0_RDATA_3_SB_LUT4_I0_O[1]
.sym 39117 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[14]
.sym 39118 soc.cpu.latched_compr_SB_LUT4_I1_1_O[1]
.sym 39119 soc.cpu.cpu_state[4]
.sym 39120 soc.cpu.decoded_imm[12]
.sym 39121 soc.cpu.alu_out_q[15]
.sym 39122 soc.cpu.decoded_imm[14]
.sym 39123 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 39125 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 39126 soc.cpu.latched_compr_SB_LUT4_I1_O[6]
.sym 39127 soc.cpu.cpu_state[4]
.sym 39129 soc.cpu.alu_out_q[15]
.sym 39130 soc.cpu.latched_stalu
.sym 39131 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 39132 soc.cpu.reg_out[15]
.sym 39135 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_24_I3[1]
.sym 39136 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 39137 soc.cpu.latched_compr_SB_LUT4_I1_O[6]
.sym 39138 soc.cpu.latched_compr_SB_LUT4_I1_1_O[1]
.sym 39141 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 39142 soc.cpu.cpu_state[3]
.sym 39143 soc.cpu.cpu_state[4]
.sym 39144 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[14]
.sym 39147 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[1]
.sym 39148 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 39149 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_21_I3[1]
.sym 39150 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 39154 soc.cpu.irq_mask[1]
.sym 39156 soc.cpu.irq_pending[1]
.sym 39159 soc.cpu.decoded_imm[14]
.sym 39160 soc.cpu.cpuregs.regs.0.0.0_RDATA_1_SB_LUT4_I0_O[1]
.sym 39162 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 39165 soc.cpu.cpuregs.regs.0.0.0_RDATA_3_SB_LUT4_I0_O[1]
.sym 39166 soc.cpu.decoded_imm[12]
.sym 39167 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 39171 soc.cpu.cpu_state[3]
.sym 39172 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_23_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 39173 soc.cpu.cpu_state[4]
.sym 39174 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 39175 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 39176 clk$SB_IO_IN_$glb_clk
.sym 39178 soc.cpu.cpuregs_wrdata[14]
.sym 39179 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[2]
.sym 39180 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2_SB_LUT4_O_I2[1]
.sym 39181 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_16_I3[2]
.sym 39182 soc.cpu.reg_pc[6]
.sym 39183 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 39184 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2[3]
.sym 39185 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2[3]
.sym 39188 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2_SB_LUT4_O_I2[2]
.sym 39189 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2[1]
.sym 39190 soc.simpleuart_reg_div_do[26]
.sym 39191 soc.cpu.irq_mask[14]
.sym 39193 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 39194 soc.cpu.decoded_imm[1]
.sym 39195 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_16_I3[1]
.sym 39197 $PACKER_VCC_NET
.sym 39198 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 39199 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_16_I3[1]
.sym 39201 soc.cpu.cpuregs_waddr[2]
.sym 39202 soc.cpu.latched_compr_SB_LUT4_I1_1_O[1]
.sym 39203 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[14]
.sym 39205 soc.cpu.decoded_imm[5]
.sym 39206 soc.cpu.reg_pc[4]
.sym 39207 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2_SB_LUT4_O_I2[0]
.sym 39208 soc.cpu.latched_compr_SB_LUT4_I1_1_O[1]
.sym 39209 soc.cpu.instr_maskirq
.sym 39210 soc.cpu.cpuregs_wrdata[13]
.sym 39211 soc.cpu.reg_pc[1]
.sym 39212 soc.cpu.reg_pc[9]
.sym 39213 soc.cpu.decoded_imm[13]
.sym 39221 soc.cpu.reg_pc[5]
.sym 39222 soc.cpu.reg_pc[1]
.sym 39224 soc.cpu.reg_pc[4]
.sym 39225 soc.cpu.reg_pc[3]
.sym 39229 soc.cpu.decoded_imm[5]
.sym 39237 soc.cpu.decoded_imm[1]
.sym 39238 soc.cpu.decoded_imm[3]
.sym 39239 soc.cpu.reg_pc[7]
.sym 39241 soc.cpu.decoded_imm[4]
.sym 39243 soc.cpu.decoded_imm[0]
.sym 39244 soc.cpu.decoded_imm[2]
.sym 39245 soc.cpu.decoded_imm[7]
.sym 39246 soc.cpu.latched_compr_SB_LUT4_I1_1_I3[0]
.sym 39247 soc.cpu.reg_pc[6]
.sym 39249 soc.cpu.reg_pc[2]
.sym 39250 soc.cpu.decoded_imm[6]
.sym 39251 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 39253 soc.cpu.decoded_imm[0]
.sym 39254 soc.cpu.latched_compr_SB_LUT4_I1_1_I3[0]
.sym 39257 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 39259 soc.cpu.decoded_imm[1]
.sym 39260 soc.cpu.reg_pc[1]
.sym 39261 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 39263 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 39265 soc.cpu.reg_pc[2]
.sym 39266 soc.cpu.decoded_imm[2]
.sym 39267 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 39269 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 39271 soc.cpu.reg_pc[3]
.sym 39272 soc.cpu.decoded_imm[3]
.sym 39273 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 39275 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 39277 soc.cpu.reg_pc[4]
.sym 39278 soc.cpu.decoded_imm[4]
.sym 39279 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 39281 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 39283 soc.cpu.reg_pc[5]
.sym 39284 soc.cpu.decoded_imm[5]
.sym 39285 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 39287 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 39289 soc.cpu.reg_pc[6]
.sym 39290 soc.cpu.decoded_imm[6]
.sym 39291 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 39293 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 39295 soc.cpu.reg_pc[7]
.sym 39296 soc.cpu.decoded_imm[7]
.sym 39297 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 39301 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 39302 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2[3]
.sym 39303 soc.cpu.cpuregs_wrdata[13]
.sym 39304 soc.cpu.reg_pc[9]
.sym 39305 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O[1]
.sym 39306 soc.cpu.reg_pc[10]
.sym 39307 soc.cpu.reg_pc[14]
.sym 39308 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1[2]
.sym 39310 iomem_addr[13]
.sym 39311 soc.cpu.decoded_imm[14]
.sym 39312 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 39313 soc.cpu.cpuregs_wrdata[9]
.sym 39316 soc.cpu.cpuregs.regs.0.0.1_RADDR_2
.sym 39317 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 39318 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2[3]
.sym 39319 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2[2]
.sym 39321 soc.cpu.decoded_imm[9]
.sym 39322 soc.cpu.cpu_state[6]
.sym 39326 soc.cpu.decoded_imm[11]
.sym 39327 soc.cpu.decoded_imm[16]
.sym 39328 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2_SB_LUT4_O_I2[0]
.sym 39329 soc.cpu.reg_pc[28]
.sym 39331 soc.cpu.cpuregs_wrdata[1]
.sym 39332 soc.cpu.reg_pc[15]
.sym 39333 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[3]
.sym 39334 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[18]
.sym 39335 soc.cpu.decoded_imm[23]
.sym 39336 soc.cpu.reg_pc[25]
.sym 39337 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 39343 soc.cpu.decoded_imm[9]
.sym 39344 soc.cpu.reg_pc[11]
.sym 39346 soc.cpu.reg_pc[8]
.sym 39347 soc.cpu.decoded_imm[15]
.sym 39348 soc.cpu.reg_pc[15]
.sym 39349 soc.cpu.decoded_imm[12]
.sym 39350 soc.cpu.decoded_imm[11]
.sym 39353 soc.cpu.decoded_imm[13]
.sym 39356 soc.cpu.reg_pc[13]
.sym 39361 soc.cpu.decoded_imm[8]
.sym 39363 soc.cpu.reg_pc[10]
.sym 39364 soc.cpu.decoded_imm[14]
.sym 39369 soc.cpu.reg_pc[9]
.sym 39371 soc.cpu.reg_pc[12]
.sym 39372 soc.cpu.reg_pc[14]
.sym 39373 soc.cpu.decoded_imm[10]
.sym 39374 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[9]
.sym 39376 soc.cpu.decoded_imm[8]
.sym 39377 soc.cpu.reg_pc[8]
.sym 39378 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 39380 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[10]
.sym 39382 soc.cpu.reg_pc[9]
.sym 39383 soc.cpu.decoded_imm[9]
.sym 39384 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[9]
.sym 39386 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[11]
.sym 39388 soc.cpu.reg_pc[10]
.sym 39389 soc.cpu.decoded_imm[10]
.sym 39390 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[10]
.sym 39392 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[12]
.sym 39394 soc.cpu.reg_pc[11]
.sym 39395 soc.cpu.decoded_imm[11]
.sym 39396 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[11]
.sym 39398 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[13]
.sym 39400 soc.cpu.decoded_imm[12]
.sym 39401 soc.cpu.reg_pc[12]
.sym 39402 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[12]
.sym 39404 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[14]
.sym 39406 soc.cpu.decoded_imm[13]
.sym 39407 soc.cpu.reg_pc[13]
.sym 39408 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[13]
.sym 39410 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[15]
.sym 39412 soc.cpu.reg_pc[14]
.sym 39413 soc.cpu.decoded_imm[14]
.sym 39414 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[14]
.sym 39416 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[16]
.sym 39418 soc.cpu.reg_pc[15]
.sym 39419 soc.cpu.decoded_imm[15]
.sym 39420 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[15]
.sym 39424 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1[2]
.sym 39425 soc.cpu.cpuregs_wrdata[1]
.sym 39426 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 39427 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_19_I3[2]
.sym 39428 soc.cpu.reg_pc[1]
.sym 39429 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2[3]
.sym 39430 soc.cpu.latched_compr_SB_LUT4_I1_O[0]
.sym 39431 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_I2[3]
.sym 39435 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[26]
.sym 39436 soc.cpu.instr_timer
.sym 39437 soc.cpu.reg_out[15]
.sym 39439 soc.cpu.decoded_imm[13]
.sym 39441 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1[2]
.sym 39442 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[8]
.sym 39443 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[9]
.sym 39444 soc.cpu.cpuregs_waddr[4]
.sym 39445 soc.cpu.decoded_imm[12]
.sym 39446 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[12]
.sym 39447 soc.cpu.decoded_imm[9]
.sym 39448 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2_SB_LUT4_O_I2[1]
.sym 39449 soc.cpu.reg_pc[19]
.sym 39450 soc.cpu.irq_pending[13]
.sym 39451 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[3]
.sym 39453 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 39454 soc.cpu.decoded_imm[22]
.sym 39455 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[2]
.sym 39456 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 39457 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 39458 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[17]
.sym 39459 soc.cpu.reg_pc[16]
.sym 39460 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[16]
.sym 39465 soc.cpu.reg_pc[19]
.sym 39466 soc.cpu.reg_pc[16]
.sym 39472 soc.cpu.decoded_imm[18]
.sym 39478 soc.cpu.decoded_imm[17]
.sym 39479 soc.cpu.decoded_imm[19]
.sym 39480 soc.cpu.decoded_imm[22]
.sym 39481 soc.cpu.reg_pc[23]
.sym 39483 soc.cpu.reg_pc[21]
.sym 39486 soc.cpu.decoded_imm[21]
.sym 39487 soc.cpu.decoded_imm[16]
.sym 39489 soc.cpu.reg_pc[22]
.sym 39490 soc.cpu.reg_pc[18]
.sym 39491 soc.cpu.reg_pc[17]
.sym 39492 soc.cpu.decoded_imm[20]
.sym 39493 soc.cpu.reg_pc[20]
.sym 39495 soc.cpu.decoded_imm[23]
.sym 39497 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[17]
.sym 39499 soc.cpu.reg_pc[16]
.sym 39500 soc.cpu.decoded_imm[16]
.sym 39501 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[16]
.sym 39503 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[18]
.sym 39505 soc.cpu.decoded_imm[17]
.sym 39506 soc.cpu.reg_pc[17]
.sym 39507 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[17]
.sym 39509 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[19]
.sym 39511 soc.cpu.decoded_imm[18]
.sym 39512 soc.cpu.reg_pc[18]
.sym 39513 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[18]
.sym 39515 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[20]
.sym 39517 soc.cpu.reg_pc[19]
.sym 39518 soc.cpu.decoded_imm[19]
.sym 39519 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[19]
.sym 39521 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[21]
.sym 39523 soc.cpu.reg_pc[20]
.sym 39524 soc.cpu.decoded_imm[20]
.sym 39525 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[20]
.sym 39527 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[22]
.sym 39529 soc.cpu.reg_pc[21]
.sym 39530 soc.cpu.decoded_imm[21]
.sym 39531 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[21]
.sym 39533 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[23]
.sym 39535 soc.cpu.reg_pc[22]
.sym 39536 soc.cpu.decoded_imm[22]
.sym 39537 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[22]
.sym 39539 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[24]
.sym 39541 soc.cpu.reg_pc[23]
.sym 39542 soc.cpu.decoded_imm[23]
.sym 39543 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[23]
.sym 39547 soc.cpu.reg_pc[12]
.sym 39548 soc.cpu.compressed_instr_SB_LUT4_I3_O[1]
.sym 39549 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[11]
.sym 39550 soc.cpu.reg_pc[15]
.sym 39551 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_24_I3[1]
.sym 39552 soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I2[1]
.sym 39553 soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I2[2]
.sym 39554 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[14]
.sym 39557 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I3[0]
.sym 39558 soc.cpu.instr_rdcycleh
.sym 39559 soc.cpu.instr_retirq
.sym 39561 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[21]
.sym 39562 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 39565 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 39567 soc.cpu.irq_pending[12]
.sym 39568 soc.cpu.cpu_state[4]
.sym 39569 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2[0]
.sym 39570 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 39571 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[28]
.sym 39572 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 39573 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2[0]
.sym 39574 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[19]
.sym 39575 soc.cpu.latched_stalu
.sym 39576 soc.cpu.decoded_imm[10]
.sym 39577 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 39578 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 39579 soc.cpu.reg_pc[30]
.sym 39580 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2[0]
.sym 39581 soc.cpu.decoded_imm[24]
.sym 39582 soc.cpu.cpu_state[3]
.sym 39583 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[24]
.sym 39588 soc.cpu.decoded_imm[24]
.sym 39590 soc.cpu.reg_pc[30]
.sym 39591 soc.cpu.decoded_imm[31]
.sym 39596 soc.cpu.decoded_imm[30]
.sym 39601 soc.cpu.reg_pc[28]
.sym 39602 soc.cpu.reg_pc[26]
.sym 39603 soc.cpu.reg_pc[31]
.sym 39606 soc.cpu.reg_pc[25]
.sym 39607 soc.cpu.reg_pc[24]
.sym 39608 soc.cpu.decoded_imm[29]
.sym 39609 soc.cpu.decoded_imm[28]
.sym 39610 soc.cpu.decoded_imm[26]
.sym 39611 soc.cpu.decoded_imm[27]
.sym 39612 soc.cpu.reg_pc[29]
.sym 39614 soc.cpu.decoded_imm[25]
.sym 39615 soc.cpu.reg_pc[27]
.sym 39620 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[25]
.sym 39622 soc.cpu.reg_pc[24]
.sym 39623 soc.cpu.decoded_imm[24]
.sym 39624 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[24]
.sym 39626 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[26]
.sym 39628 soc.cpu.reg_pc[25]
.sym 39629 soc.cpu.decoded_imm[25]
.sym 39630 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[25]
.sym 39632 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[27]
.sym 39634 soc.cpu.reg_pc[26]
.sym 39635 soc.cpu.decoded_imm[26]
.sym 39636 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[26]
.sym 39638 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[28]
.sym 39640 soc.cpu.reg_pc[27]
.sym 39641 soc.cpu.decoded_imm[27]
.sym 39642 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[27]
.sym 39644 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[29]
.sym 39646 soc.cpu.decoded_imm[28]
.sym 39647 soc.cpu.reg_pc[28]
.sym 39648 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[28]
.sym 39650 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[30]
.sym 39652 soc.cpu.decoded_imm[29]
.sym 39653 soc.cpu.reg_pc[29]
.sym 39654 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[29]
.sym 39656 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[31]
.sym 39658 soc.cpu.decoded_imm[30]
.sym 39659 soc.cpu.reg_pc[30]
.sym 39660 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[30]
.sym 39663 soc.cpu.decoded_imm[31]
.sym 39664 soc.cpu.reg_pc[31]
.sym 39666 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[31]
.sym 39670 soc.cpu.reg_pc[19]
.sym 39671 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[20]
.sym 39672 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2[1]
.sym 39673 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_10_I3[2]
.sym 39674 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2[3]
.sym 39675 soc.cpu.reg_pc[16]
.sym 39676 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2[2]
.sym 39677 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I2[3]
.sym 39678 soc.cpu.decoded_imm[30]
.sym 39680 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2_SB_LUT4_O_I2[0]
.sym 39681 soc.cpu.decoded_imm[30]
.sym 39683 soc.cpu.cpuregs_waddr[0]
.sym 39684 $PACKER_VCC_NET
.sym 39685 soc.cpu.reg_pc[15]
.sym 39686 soc.cpu.decoded_imm[1]
.sym 39687 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[14]
.sym 39688 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_16_I3[1]
.sym 39689 soc.cpu.reg_pc[12]
.sym 39690 soc.cpu.reg_pc[26]
.sym 39692 $PACKER_VCC_NET
.sym 39693 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[6]
.sym 39694 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 39696 soc.cpu.decoded_imm[26]
.sym 39697 soc.cpu.irq_pending[19]
.sym 39698 soc.cpu.timer[18]
.sym 39699 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2[2]
.sym 39700 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2_SB_LUT4_O_I2[0]
.sym 39701 soc.cpu.instr_maskirq
.sym 39703 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[30]
.sym 39704 soc.cpu.decoded_imm[5]
.sym 39705 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[1]
.sym 39711 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 39713 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 39714 soc.cpu.alu_out_q[22]
.sym 39715 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[1]
.sym 39716 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 39717 soc.cpu.reg_out[22]
.sym 39718 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[0]
.sym 39720 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2_SB_LUT4_O_I2[1]
.sym 39721 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[3]
.sym 39722 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 39723 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 39724 soc.cpu.irq_mask[13]
.sym 39725 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[2]
.sym 39726 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2_SB_LUT4_O_I2[0]
.sym 39727 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 39728 soc.cpu.irq_pending[13]
.sym 39729 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 39731 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[3]
.sym 39732 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 39733 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]
.sym 39734 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2_SB_LUT4_O_I2[3]
.sym 39735 soc.cpu.latched_stalu
.sym 39737 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2_SB_LUT4_O_I2[2]
.sym 39739 soc.cpu.latched_store
.sym 39740 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[1]
.sym 39741 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[2]
.sym 39744 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 39745 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 39746 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 39747 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 39750 soc.cpu.irq_pending[13]
.sym 39753 soc.cpu.irq_mask[13]
.sym 39756 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[3]
.sym 39757 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[2]
.sym 39758 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[1]
.sym 39759 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[0]
.sym 39762 soc.cpu.alu_out_q[22]
.sym 39763 soc.cpu.reg_out[22]
.sym 39764 soc.cpu.latched_stalu
.sym 39765 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 39768 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 39769 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 39771 soc.cpu.latched_store
.sym 39776 soc.cpu.irq_pending[13]
.sym 39777 soc.cpu.irq_mask[13]
.sym 39780 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2_SB_LUT4_O_I2[1]
.sym 39781 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2_SB_LUT4_O_I2[2]
.sym 39782 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2_SB_LUT4_O_I2[0]
.sym 39783 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2_SB_LUT4_O_I2[3]
.sym 39786 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[2]
.sym 39787 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[1]
.sym 39788 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[3]
.sym 39789 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]
.sym 39790 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 39791 clk$SB_IO_IN_$glb_clk
.sym 39792 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 39793 soc.cpu.reg_pc[17]
.sym 39795 soc.cpu.reg_pc[21]
.sym 39796 soc.cpu.reg_pc[20]
.sym 39797 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[18]
.sym 39798 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2[1]
.sym 39799 soc.cpu.reg_pc[22]
.sym 39800 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[21]
.sym 39803 soc.cpu.decoded_imm[21]
.sym 39805 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 39809 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 39812 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 39813 soc.cpu.compressed_instr_SB_LUT4_I1_O[15]
.sym 39814 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 39815 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 39816 soc.cpu.decoder_trigger
.sym 39817 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[15]
.sym 39818 soc.cpu.instr_timer
.sym 39819 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]
.sym 39820 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2_SB_LUT4_O_I2[3]
.sym 39821 soc.cpu.timer[16]
.sym 39822 soc.cpu.decoded_imm[11]
.sym 39823 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2_SB_LUT4_O_I2[2]
.sym 39824 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2_SB_LUT4_O_I2[0]
.sym 39825 soc.cpu.reg_pc[28]
.sym 39826 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[3]
.sym 39827 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[18]
.sym 39828 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 39835 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2_SB_LUT4_O_I2[2]
.sym 39836 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_9_I3[1]
.sym 39838 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 39839 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 39840 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2_SB_LUT4_O_I2[0]
.sym 39841 soc.cpu.irq_pending[19]
.sym 39842 soc.cpu.irq_pending[22]
.sym 39843 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2_SB_LUT4_O_I2[1]
.sym 39844 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 39845 soc.cpu.alu_out_q[19]
.sym 39846 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 39847 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2_SB_LUT4_O_I2[3]
.sym 39848 soc.cpu.cpu_state[2]
.sym 39849 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 39850 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2[0]
.sym 39851 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2_SB_LUT4_O_I2[1]
.sym 39852 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 39854 soc.cpu.cpu_state[4]
.sym 39855 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2[2]
.sym 39856 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2[3]
.sym 39857 soc.cpu.latched_stalu
.sym 39858 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 39859 soc.cpu.reg_out[19]
.sym 39860 soc.cpu.irq_mask[22]
.sym 39863 soc.cpu.irq_mask[19]
.sym 39864 soc.cpu.cpu_state[3]
.sym 39865 soc.cpu.instr_maskirq
.sym 39867 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_9_I3[1]
.sym 39868 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 39869 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2_SB_LUT4_O_I2[1]
.sym 39870 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 39873 soc.cpu.irq_pending[22]
.sym 39875 soc.cpu.irq_mask[22]
.sym 39879 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2[3]
.sym 39880 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2[2]
.sym 39881 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2[0]
.sym 39882 soc.cpu.cpu_state[3]
.sym 39885 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 39886 soc.cpu.reg_out[19]
.sym 39887 soc.cpu.latched_stalu
.sym 39888 soc.cpu.alu_out_q[19]
.sym 39891 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2_SB_LUT4_O_I2[0]
.sym 39892 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2_SB_LUT4_O_I2[2]
.sym 39893 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2_SB_LUT4_O_I2[3]
.sym 39894 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2_SB_LUT4_O_I2[1]
.sym 39897 soc.cpu.irq_mask[22]
.sym 39898 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 39899 soc.cpu.cpu_state[2]
.sym 39900 soc.cpu.instr_maskirq
.sym 39903 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 39904 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 39905 soc.cpu.cpu_state[4]
.sym 39906 soc.cpu.irq_pending[22]
.sym 39909 soc.cpu.irq_pending[19]
.sym 39912 soc.cpu.irq_mask[19]
.sym 39913 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 39914 clk$SB_IO_IN_$glb_clk
.sym 39915 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 39916 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_11_I3[1]
.sym 39917 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2[2]
.sym 39918 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[17]
.sym 39919 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_11_I3[2]
.sym 39920 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[19]
.sym 39921 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I2[2]
.sym 39922 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[15]
.sym 39923 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_13_I3[2]
.sym 39928 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[23]
.sym 39930 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_9_I3[1]
.sym 39931 soc.cpu.reg_out[22]
.sym 39933 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[19]
.sym 39934 soc.cpu.cpuregs_waddr[4]
.sym 39935 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 39936 soc.cpu.cpu_state[2]
.sym 39938 soc.cpu.instr_timer
.sym 39939 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2_SB_LUT4_O_I2[2]
.sym 39940 soc.cpu.alu_out_q[28]
.sym 39941 soc.cpu.decoder_trigger
.sym 39942 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 39943 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1[1]
.sym 39944 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[16]
.sym 39945 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_10_I3[1]
.sym 39946 soc.cpu.cpuregs_rs1[18]
.sym 39947 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[3]
.sym 39948 soc.cpu.decoded_imm[22]
.sym 39949 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 39950 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[17]
.sym 39951 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2[2]
.sym 39957 soc.cpu.irq_mask[18]
.sym 39959 soc.cpu.instr_retirq
.sym 39960 soc.cpu.irq_mask[21]
.sym 39961 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 39962 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 39963 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2_SB_LUT4_O_I2[0]
.sym 39964 soc.cpu.cpuregs_rs1[18]
.sym 39965 soc.cpu.irq_pending[22]
.sym 39966 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2[2]
.sym 39967 soc.cpu.irq_mask[22]
.sym 39968 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 39969 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_10_I3[1]
.sym 39970 soc.cpu.timer[18]
.sym 39971 soc.cpu.instr_maskirq
.sym 39972 soc.cpu.reg_out[20]
.sym 39973 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 39974 soc.cpu.alu_out_q[20]
.sym 39978 soc.cpu.instr_timer
.sym 39981 soc.cpu.latched_stalu
.sym 39982 soc.cpu.irq_pending[21]
.sym 39983 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I1_SB_LUT4_O_1_I3[2]
.sym 39984 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 39985 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2[3]
.sym 39991 soc.cpu.irq_mask[22]
.sym 39993 soc.cpu.irq_pending[22]
.sym 39997 soc.cpu.irq_pending[21]
.sym 39998 soc.cpu.irq_mask[21]
.sym 40002 soc.cpu.reg_out[20]
.sym 40003 soc.cpu.alu_out_q[20]
.sym 40004 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 40005 soc.cpu.latched_stalu
.sym 40008 soc.cpu.cpuregs_rs1[18]
.sym 40009 soc.cpu.instr_retirq
.sym 40010 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2[3]
.sym 40011 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2[2]
.sym 40014 soc.cpu.irq_mask[18]
.sym 40015 soc.cpu.instr_timer
.sym 40016 soc.cpu.timer[18]
.sym 40017 soc.cpu.instr_maskirq
.sym 40020 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I1_SB_LUT4_O_1_I3[2]
.sym 40021 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 40023 soc.cpu.irq_pending[21]
.sym 40026 soc.cpu.irq_pending[21]
.sym 40027 soc.cpu.irq_mask[21]
.sym 40032 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 40033 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2_SB_LUT4_O_I2[0]
.sym 40034 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_10_I3[1]
.sym 40035 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 40036 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 40037 clk$SB_IO_IN_$glb_clk
.sym 40038 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 40039 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_15_I3[2]
.sym 40040 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2_SB_LUT4_O_I2[3]
.sym 40041 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I2[3]
.sym 40042 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2[3]
.sym 40043 soc.cpu.reg_pc[18]
.sym 40044 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I1_SB_LUT4_O_I3[2]
.sym 40045 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I1[3]
.sym 40046 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I2[2]
.sym 40050 soc.cpu.decoded_imm[27]
.sym 40052 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 40053 soc.cpu.instr_retirq
.sym 40054 soc.cpu.reg_out[18]
.sym 40055 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[1]
.sym 40056 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 40057 soc.cpu.instr_retirq
.sym 40058 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_11_I3[1]
.sym 40059 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I1[1]
.sym 40061 soc.cpu.do_waitirq_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 40063 soc.cpu.cpu_state[4]
.sym 40064 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2[0]
.sym 40065 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 40067 soc.cpu.latched_stalu
.sym 40068 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[28]
.sym 40069 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 40070 soc.cpu.alu_out_q[16]
.sym 40071 soc.cpu.cpu_state[3]
.sym 40072 soc.cpu.decoded_imm[10]
.sym 40073 soc.cpu.decoded_imm[24]
.sym 40074 soc.cpu.decoded_imm[21]
.sym 40080 soc.cpu.irq_pending[22]
.sym 40081 soc.cpu.irq_pending[21]
.sym 40082 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 40083 soc.cpu.cpuregs_rs1[17]
.sym 40084 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 40085 soc.cpu.instr_timer
.sym 40086 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I2[3]
.sym 40088 soc.cpu.latched_compr_SB_LUT4_I1_O[15]
.sym 40090 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2[3]
.sym 40091 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I2[2]
.sym 40093 soc.cpu.timer[16]
.sym 40094 soc.cpu.irq_pending[20]
.sym 40095 soc.cpu.instr_maskirq
.sym 40096 soc.cpu.irq_pending[23]
.sym 40097 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2_SB_LUT4_O_I2[0]
.sym 40098 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 40099 soc.cpu.cpuregs_rs1[16]
.sym 40101 soc.cpu.irq_mask[16]
.sym 40102 soc.cpu.cpuregs_rs1[18]
.sym 40103 soc.cpu.latched_compr_SB_LUT4_I1_1_O[1]
.sym 40106 soc.cpu.instr_retirq
.sym 40107 soc.cpu.cpuregs_rs1[16]
.sym 40108 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_15_I3[1]
.sym 40111 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2[2]
.sym 40113 soc.cpu.cpuregs_rs1[18]
.sym 40119 soc.cpu.latched_compr_SB_LUT4_I1_1_O[1]
.sym 40120 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I2[2]
.sym 40121 soc.cpu.latched_compr_SB_LUT4_I1_O[15]
.sym 40122 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I2[3]
.sym 40125 soc.cpu.instr_maskirq
.sym 40126 soc.cpu.instr_timer
.sym 40127 soc.cpu.timer[16]
.sym 40128 soc.cpu.irq_mask[16]
.sym 40133 soc.cpu.cpuregs_rs1[17]
.sym 40137 soc.cpu.irq_pending[23]
.sym 40138 soc.cpu.irq_pending[21]
.sym 40139 soc.cpu.irq_pending[22]
.sym 40140 soc.cpu.irq_pending[20]
.sym 40143 soc.cpu.cpuregs_rs1[16]
.sym 40149 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 40150 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_15_I3[1]
.sym 40151 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 40152 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2_SB_LUT4_O_I2[0]
.sym 40155 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2[3]
.sym 40156 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2[2]
.sym 40157 soc.cpu.instr_retirq
.sym 40158 soc.cpu.cpuregs_rs1[16]
.sym 40159 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 40160 clk$SB_IO_IN_$glb_clk
.sym 40161 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 40162 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_14_I3[2]
.sym 40163 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_8_I3[2]
.sym 40164 soc.cpu.cpuregs.wdata_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 40165 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I2[2]
.sym 40166 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2[1]
.sym 40167 soc.cpu.irq_pending[18]
.sym 40168 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[22]
.sym 40169 soc.cpu.cpuregs.wdata_SB_LUT4_O_I1[1]
.sym 40171 soc.cpu.decoded_imm[4]
.sym 40173 soc.cpu.decoded_imm[20]
.sym 40175 $PACKER_VCC_NET
.sym 40176 soc.cpu.cpuregs_waddr[0]
.sym 40177 soc.cpu.cpu_state[6]
.sym 40178 soc.cpu.decoded_imm[6]
.sym 40180 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 40181 soc.cpu.instr_timer
.sym 40182 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 40183 soc.cpu.instr_maskirq
.sym 40184 soc.cpu.decoded_imm[2]
.sym 40186 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 40187 soc.cpu.decoded_imm[26]
.sym 40188 soc.cpu.decoded_imm[5]
.sym 40189 soc.cpu.irq_mask[17]
.sym 40190 soc.cpu.irq_pending[19]
.sym 40191 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 40192 soc.cpu.instr_retirq
.sym 40193 soc.cpu.irq_mask[16]
.sym 40194 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_15_I3[1]
.sym 40195 soc.cpu.alu_out_q[17]
.sym 40196 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[30]
.sym 40197 soc.cpu.instr_maskirq
.sym 40203 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[23]
.sym 40205 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 40206 soc.cpu.irq_mask[17]
.sym 40207 soc.cpu.latched_compr_SB_LUT4_I1_O[22]
.sym 40209 soc.cpu.cpuregs_rs1[17]
.sym 40210 soc.cpu.instr_retirq
.sym 40214 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 40215 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 40216 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 40217 soc.cpu.cpu_state[2]
.sym 40219 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_11_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 40221 soc.cpu.instr_maskirq
.sym 40222 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I2[3]
.sym 40223 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 40224 soc.cpu.instr_timer
.sym 40225 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[22]
.sym 40226 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 40227 soc.cpu.cpu_state[4]
.sym 40229 soc.cpu.latched_compr_SB_LUT4_I1_1_O[1]
.sym 40230 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I2[2]
.sym 40231 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[16]
.sym 40232 soc.cpu.cpu_state[3]
.sym 40233 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2_SB_LUT4_O_I2[2]
.sym 40234 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_8_I3[1]
.sym 40236 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[22]
.sym 40242 soc.cpu.instr_timer
.sym 40243 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 40244 soc.cpu.cpu_state[2]
.sym 40245 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 40248 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I2[2]
.sym 40249 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I2[3]
.sym 40250 soc.cpu.latched_compr_SB_LUT4_I1_O[22]
.sym 40251 soc.cpu.latched_compr_SB_LUT4_I1_1_O[1]
.sym 40254 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2_SB_LUT4_O_I2[2]
.sym 40255 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_8_I3[1]
.sym 40256 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 40257 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 40260 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 40261 soc.cpu.instr_retirq
.sym 40262 soc.cpu.cpuregs_rs1[17]
.sym 40263 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 40266 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[16]
.sym 40267 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_11_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 40268 soc.cpu.cpu_state[4]
.sym 40269 soc.cpu.cpu_state[3]
.sym 40272 soc.cpu.instr_maskirq
.sym 40273 soc.cpu.irq_mask[17]
.sym 40279 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[23]
.sym 40282 soc.cpu.do_waitirq_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O[1]_$glb_ce
.sym 40283 clk$SB_IO_IN_$glb_clk
.sym 40284 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 40285 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 40286 soc.cpu.decoded_imm[8]
.sym 40287 soc.cpu.cpuregs.wdata_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 40288 soc.cpu.decoded_imm[23]
.sym 40289 soc.cpu.decoded_imm[10]
.sym 40290 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1[3]
.sym 40291 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I3_SB_LUT4_O_I1[3]
.sym 40292 soc.cpu.decoded_imm[5]
.sym 40295 SEG[3]$SB_IO_OUT
.sym 40296 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[0]
.sym 40297 soc.cpu.cpuregs_rs1[23]
.sym 40298 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[22]
.sym 40299 soc.cpu.cpuregs_wrdata[30]
.sym 40302 soc.cpu.reg_out[17]
.sym 40303 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 40304 soc.cpu.decoded_imm[17]
.sym 40307 soc.cpu.reg_out[23]
.sym 40308 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 40309 soc.cpu.reg_pc[28]
.sym 40310 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]
.sym 40311 soc.cpu.latched_stalu
.sym 40314 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[3]
.sym 40315 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 40316 soc.cpu.instr_maskirq
.sym 40317 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 40318 soc.cpu.decoded_imm[11]
.sym 40319 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2_SB_LUT4_O_I2[2]
.sym 40320 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2_SB_LUT4_O_I2[0]
.sym 40326 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 40327 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_7_I3[2]
.sym 40328 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 40330 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[3]
.sym 40331 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 40333 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 40334 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 40335 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 40336 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 40337 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 40338 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[3]
.sym 40339 soc.cpu.cpu_state[4]
.sym 40341 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 40342 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 40343 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[23]
.sym 40344 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_7_I3[1]
.sym 40345 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 40346 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[2]
.sym 40348 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 40349 soc.cpu.cpu_state[3]
.sym 40350 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[26]
.sym 40351 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 40353 soc.cpu.irq_pending[26]
.sym 40354 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 40355 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 40356 soc.cpu.irq_pending[23]
.sym 40357 soc.cpu.cpu_state[3]
.sym 40359 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 40360 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_7_I3[2]
.sym 40361 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_7_I3[1]
.sym 40365 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[26]
.sym 40366 soc.cpu.irq_pending[26]
.sym 40367 soc.cpu.cpu_state[3]
.sym 40368 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[3]
.sym 40371 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 40372 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 40373 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 40374 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 40377 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 40378 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 40379 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 40380 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 40383 soc.cpu.cpu_state[4]
.sym 40384 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 40385 soc.cpu.cpu_state[3]
.sym 40386 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[23]
.sym 40389 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 40390 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 40391 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 40392 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 40395 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 40396 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 40397 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 40398 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 40401 soc.cpu.irq_pending[23]
.sym 40402 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[2]
.sym 40403 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[3]
.sym 40404 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 40405 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 40406 clk$SB_IO_IN_$glb_clk
.sym 40407 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_O_$glb_sr
.sym 40408 soc.cpu.irq_pending[17]
.sym 40409 soc.cpu.irq_pending[24]
.sym 40410 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2[2]
.sym 40411 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_O_I3[2]
.sym 40412 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_1_I3[2]
.sym 40413 soc.cpu.irq_pending[16]
.sym 40414 soc.cpu.irq_pending[23]
.sym 40415 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2[2]
.sym 40420 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[23]
.sym 40421 soc.cpu.reg_out[26]
.sym 40422 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_9_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 40423 soc.cpu.decoded_imm[23]
.sym 40424 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I1[2]
.sym 40425 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 40426 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[25]
.sym 40427 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 40428 soc.cpu.cpu_state[2]
.sym 40429 soc.cpu.decoded_imm_j[5]
.sym 40430 soc.cpu.cpuregs_waddr[4]
.sym 40432 soc.cpu.alu_out_q[28]
.sym 40433 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 40434 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[3]
.sym 40435 soc.cpu.reg_pc[29]
.sym 40436 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 40438 soc.cpu.decoded_imm_j[10]
.sym 40439 soc.cpu.decoded_imm[24]
.sym 40440 soc.cpu.decoded_imm[22]
.sym 40441 soc.cpu.cpu_state[3]
.sym 40442 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 40443 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2[1]
.sym 40450 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2[2]
.sym 40451 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 40452 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[31]
.sym 40453 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 40454 soc.cpu.irq_mask[24]
.sym 40455 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 40456 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 40457 soc.cpu.irq_mask[23]
.sym 40458 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2_SB_LUT4_O_I2[2]
.sym 40459 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_1_I3[1]
.sym 40461 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 40462 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2_SB_LUT4_O_I2[0]
.sym 40463 soc.cpu.irq_mask[16]
.sym 40464 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 40465 soc.cpu.cpu_state[3]
.sym 40466 soc.cpu.irq_pending[24]
.sym 40467 soc.cpu.cpu_state[2]
.sym 40468 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2[1]
.sym 40470 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 40471 soc.cpu.irq_pending[23]
.sym 40473 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2_SB_LUT4_O_I2[3]
.sym 40474 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[3]
.sym 40477 soc.cpu.irq_pending[31]
.sym 40478 soc.cpu.irq_pending[16]
.sym 40479 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2_SB_LUT4_O_I2[1]
.sym 40480 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2_SB_LUT4_O_I2[2]
.sym 40482 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 40483 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 40484 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 40485 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 40490 soc.cpu.irq_mask[23]
.sym 40491 soc.cpu.irq_pending[23]
.sym 40494 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2_SB_LUT4_O_I2[2]
.sym 40495 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2_SB_LUT4_O_I2[3]
.sym 40496 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2_SB_LUT4_O_I2[0]
.sym 40497 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2_SB_LUT4_O_I2[1]
.sym 40500 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2[2]
.sym 40501 soc.cpu.cpu_state[2]
.sym 40502 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2[1]
.sym 40503 soc.cpu.cpu_state[3]
.sym 40506 soc.cpu.cpu_state[3]
.sym 40507 soc.cpu.irq_pending[31]
.sym 40508 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[3]
.sym 40509 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[31]
.sym 40514 soc.cpu.irq_mask[16]
.sym 40515 soc.cpu.irq_pending[16]
.sym 40519 soc.cpu.irq_pending[24]
.sym 40521 soc.cpu.irq_mask[24]
.sym 40524 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_1_I3[1]
.sym 40525 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2_SB_LUT4_O_I2[2]
.sym 40526 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 40527 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 40528 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 40529 clk$SB_IO_IN_$glb_clk
.sym 40530 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_O_$glb_sr
.sym 40531 soc.cpu.cpuregs_wrdata[25]
.sym 40532 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2[3]
.sym 40533 soc.cpu.decoded_imm[22]
.sym 40534 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I1[2]
.sym 40535 soc.cpu.decoded_imm[11]
.sym 40536 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2_SB_LUT4_O_I2[0]
.sym 40537 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I1[2]
.sym 40538 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[3]
.sym 40541 COMM[3]$SB_IO_OUT
.sym 40543 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 40544 soc.cpu.instr_retirq
.sym 40545 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_1_I3[1]
.sym 40547 soc.cpu.cpu_state[4]
.sym 40548 soc.cpu.reg_out[31]
.sym 40550 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 40551 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 40553 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I1[2]
.sym 40554 soc.cpu.alu_out_q[30]
.sym 40556 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2[0]
.sym 40557 soc.cpu.timer[25]
.sym 40558 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 40559 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[0]
.sym 40560 soc.cpu.irq_pending[28]
.sym 40561 soc.cpu.decoded_imm[21]
.sym 40562 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I1[0]
.sym 40563 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 40564 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[28]
.sym 40565 soc.cpu.cpuregs_waddr[3]
.sym 40572 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_5_I3[1]
.sym 40573 soc.cpu.irq_pending[24]
.sym 40574 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 40575 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_5_I3[2]
.sym 40577 soc.cpu.irq_pending[30]
.sym 40578 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[25]
.sym 40580 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 40581 soc.cpu.irq_pending[27]
.sym 40583 soc.cpu.irq_pending[25]
.sym 40585 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 40588 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[28]
.sym 40589 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2_SB_LUT4_O_I2[2]
.sym 40591 soc.cpu.cpu_state[2]
.sym 40593 soc.cpu.alu_out_SB_LUT4_O_26_I1[1]
.sym 40595 soc.cpu.irq_pending[26]
.sym 40596 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 40597 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 40598 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 40601 soc.cpu.cpu_state[4]
.sym 40602 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 40603 soc.cpu.irq_mask[30]
.sym 40605 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 40606 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 40607 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_5_I3[1]
.sym 40608 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2_SB_LUT4_O_I2[2]
.sym 40611 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 40612 soc.cpu.cpu_state[4]
.sym 40613 soc.cpu.alu_out_SB_LUT4_O_26_I1[1]
.sym 40614 soc.cpu.irq_pending[25]
.sym 40617 soc.cpu.irq_pending[25]
.sym 40618 soc.cpu.irq_pending[24]
.sym 40619 soc.cpu.irq_pending[27]
.sym 40620 soc.cpu.irq_pending[26]
.sym 40624 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[25]
.sym 40629 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 40630 soc.cpu.cpu_state[2]
.sym 40631 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 40632 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 40635 soc.cpu.irq_pending[30]
.sym 40638 soc.cpu.irq_mask[30]
.sym 40641 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_5_I3[1]
.sym 40642 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_5_I3[2]
.sym 40644 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 40648 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[28]
.sym 40651 soc.cpu.do_waitirq_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O[1]_$glb_ce
.sym 40652 clk$SB_IO_IN_$glb_clk
.sym 40653 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 40654 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_1_I3[3]
.sym 40655 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2[0]
.sym 40656 soc.cpu.reg_out[28]
.sym 40657 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I1[1]
.sym 40658 soc.cpu.reg_out[29]
.sym 40659 soc.cpu.reg_out[27]
.sym 40660 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2[2]
.sym 40661 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2[3]
.sym 40662 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 40666 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_3_I3[1]
.sym 40668 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I3_SB_LUT4_O_I1[1]
.sym 40669 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I1_SB_LUT4_O_1_I3[2]
.sym 40670 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 40671 soc.cpu.instr_timer
.sym 40672 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_I3[0]
.sym 40675 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 40676 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_5_I3[1]
.sym 40677 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 40678 soc.cpu.instr_retirq
.sym 40679 soc.cpu.decoded_imm[20]
.sym 40681 soc.cpu.instr_maskirq
.sym 40683 soc.cpu.alu_out_q[29]
.sym 40684 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 40685 soc.cpu.instr_timer
.sym 40686 soc.cpu.instr_maskirq
.sym 40688 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 40689 soc.cpu.irq_mask[17]
.sym 40695 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I3[2]
.sym 40697 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 40701 soc.cpu.irq_mask[25]
.sym 40704 soc.cpu.irq_pending[27]
.sym 40705 soc.cpu.instr_maskirq
.sym 40709 soc.cpu.instr_timer
.sym 40710 soc.cpu.irq_pending[29]
.sym 40711 soc.cpu.cpu_state[3]
.sym 40712 soc.cpu.irq_mask[30]
.sym 40716 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I3[0]
.sym 40717 soc.cpu.timer[25]
.sym 40718 soc.cpu.irq_mask[27]
.sym 40720 soc.cpu.irq_mask[29]
.sym 40722 soc.cpu.irq_pending[25]
.sym 40723 soc.cpu.irq_pending[31]
.sym 40724 soc.cpu.irq_pending[30]
.sym 40725 soc.cpu.irq_pending[28]
.sym 40728 soc.cpu.irq_mask[25]
.sym 40729 soc.cpu.instr_maskirq
.sym 40730 soc.cpu.timer[25]
.sym 40731 soc.cpu.instr_timer
.sym 40734 soc.cpu.irq_mask[27]
.sym 40735 soc.cpu.irq_pending[27]
.sym 40740 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I3[2]
.sym 40742 soc.cpu.cpu_state[3]
.sym 40743 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I3[0]
.sym 40747 soc.cpu.irq_mask[25]
.sym 40749 soc.cpu.irq_pending[25]
.sym 40752 soc.cpu.irq_pending[29]
.sym 40753 soc.cpu.irq_pending[31]
.sym 40754 soc.cpu.irq_pending[30]
.sym 40755 soc.cpu.irq_pending[28]
.sym 40759 soc.cpu.irq_pending[30]
.sym 40760 soc.cpu.irq_mask[30]
.sym 40764 soc.cpu.irq_mask[25]
.sym 40766 soc.cpu.irq_pending[25]
.sym 40771 soc.cpu.irq_mask[29]
.sym 40773 soc.cpu.irq_pending[29]
.sym 40774 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 40775 clk$SB_IO_IN_$glb_clk
.sym 40776 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 40777 soc.cpu.reg_pc[25]
.sym 40780 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[26]
.sym 40781 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[28]
.sym 40783 soc.cpu.reg_pc[27]
.sym 40784 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_2_I3[2]
.sym 40786 soc.cpu.decoded_imm[14]
.sym 40789 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I3[2]
.sym 40790 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 40791 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 40796 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 40801 $PACKER_VCC_NET
.sym 40802 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 40803 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[3]
.sym 40808 soc.cpu.irq_pending[30]
.sym 40810 soc.cpu.reg_pc[25]
.sym 40820 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 40821 soc.cpu.alu_out_q[27]
.sym 40823 soc.cpu.reg_out[27]
.sym 40824 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 40827 soc.cpu.latched_stalu
.sym 40829 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 40831 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[0]
.sym 40833 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 40835 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 40837 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 40838 soc.cpu.instr_retirq
.sym 40840 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 40845 soc.cpu.instr_timer
.sym 40846 soc.cpu.instr_maskirq
.sym 40848 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 40851 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[0]
.sym 40853 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 40854 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 40859 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 40860 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[0]
.sym 40863 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 40864 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 40865 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 40866 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 40869 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 40870 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[0]
.sym 40871 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 40872 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 40875 soc.cpu.latched_stalu
.sym 40876 soc.cpu.alu_out_q[27]
.sym 40877 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 40878 soc.cpu.reg_out[27]
.sym 40881 soc.cpu.instr_maskirq
.sym 40882 soc.cpu.instr_timer
.sym 40884 soc.cpu.instr_retirq
.sym 40887 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 40888 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 40889 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 40890 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 40897 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 40898 clk$SB_IO_IN_$glb_clk
.sym 40899 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_O_$glb_sr
.sym 40909 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 40910 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 40913 soc.cpu.latched_stalu
.sym 40914 soc.cpu.latched_stalu
.sym 40915 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_2_I3[1]
.sym 40916 soc.cpu.cpu_state[1]
.sym 40917 soc.cpu.alu_out_q[27]
.sym 40920 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 40923 soc.cpu.instr_jalr
.sym 40941 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 40942 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 40943 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 40945 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 40946 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 40953 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 40954 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 40956 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 40958 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 40961 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 40962 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 40971 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 40975 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 40977 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 40980 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 40981 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 40982 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 40983 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 40993 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 40994 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 40995 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 40998 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 40999 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 41000 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 41001 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 41004 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 41005 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 41010 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 41011 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 41016 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 41017 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 41018 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 41019 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 41020 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 41021 clk$SB_IO_IN_$glb_clk
.sym 41037 soc.cpu.instr_slli_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 41038 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 41039 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 41040 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 41042 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 41043 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 41046 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 41047 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 41066 display.refresh_tick_SB_DFFSR_C_Q[0]
.sym 41073 display.refresh_tick
.sym 41077 COMM_SB_LUT4_O_I3
.sym 41079 COMM[3]$SB_IO_OUT
.sym 41089 COMM[2]$SB_IO_OUT
.sym 41094 display.refresh_tick_SB_DFFSR_C_Q[1]
.sym 41098 display.refresh_tick_SB_DFFSR_C_Q[1]
.sym 41099 display.refresh_tick_SB_DFFSR_C_Q[0]
.sym 41103 display.refresh_tick_SB_DFFSR_C_Q[1]
.sym 41104 display.refresh_tick_SB_DFFSR_C_Q[0]
.sym 41111 COMM[2]$SB_IO_OUT
.sym 41121 display.refresh_tick_SB_DFFSR_C_Q[0]
.sym 41122 display.refresh_tick_SB_DFFSR_C_Q[1]
.sym 41129 display.refresh_tick_SB_DFFSR_C_Q[1]
.sym 41130 display.refresh_tick_SB_DFFSR_C_Q[0]
.sym 41133 COMM[3]$SB_IO_OUT
.sym 41140 display.refresh_tick_SB_DFFSR_C_Q[0]
.sym 41141 display.refresh_tick_SB_DFFSR_C_Q[1]
.sym 41144 display.refresh_tick
.sym 41145 COMM_SB_LUT4_O_I3
.sym 41154 COMM_SB_LUT4_O_I3
.sym 41156 SEG[3]$SB_IO_OUT
.sym 41157 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 41160 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 41191 COMM[2]$SB_IO_OUT
.sym 41194 COMM[1]$SB_IO_OUT
.sym 41209 COMM[2]$SB_IO_OUT
.sym 41212 COMM[1]$SB_IO_OUT
.sym 41246 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[6]
.sym 41247 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[7]
.sym 41248 soc.simpleuart.send_divcnt[0]
.sym 41249 soc.simpleuart.send_divcnt[1]
.sym 41250 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[2]
.sym 41251 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[0]
.sym 41252 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[5]
.sym 41253 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[3]
.sym 41267 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2_SB_LUT4_O_I2[3]
.sym 41290 soc.simpleuart.send_divcnt[2]
.sym 41291 soc.simpleuart.send_divcnt[3]
.sym 41300 soc.simpleuart.send_divcnt[4]
.sym 41309 soc.simpleuart.send_divcnt[5]
.sym 41314 soc.simpleuart.send_divcnt[0]
.sym 41315 soc.simpleuart.send_divcnt[1]
.sym 41318 soc.simpleuart.send_divcnt[6]
.sym 41319 soc.simpleuart.send_divcnt[7]
.sym 41320 $nextpnr_ICESTORM_LC_49$O
.sym 41322 soc.simpleuart.send_divcnt[0]
.sym 41326 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 41328 soc.simpleuart.send_divcnt[1]
.sym 41332 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 41335 soc.simpleuart.send_divcnt[2]
.sym 41336 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 41338 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 41341 soc.simpleuart.send_divcnt[3]
.sym 41342 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 41344 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 41346 soc.simpleuart.send_divcnt[4]
.sym 41348 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 41350 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 41353 soc.simpleuart.send_divcnt[5]
.sym 41354 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 41356 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 41358 soc.simpleuart.send_divcnt[6]
.sym 41360 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 41362 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 41364 soc.simpleuart.send_divcnt[7]
.sym 41366 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 41368 clk$SB_IO_IN_$glb_clk
.sym 41369 soc.simpleuart.send_dummy_SB_LUT4_I1_I2_SB_LUT4_I1_O_$glb_sr
.sym 41374 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[9]
.sym 41375 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[10]
.sym 41376 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[12]
.sym 41377 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[4]
.sym 41378 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[13]
.sym 41379 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[1]
.sym 41380 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[8]
.sym 41381 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[14]
.sym 41388 iomem_wdata[4]
.sym 41393 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[0]
.sym 41395 iomem_wdata[12]
.sym 41396 iomem_wdata[2]
.sym 41417 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[0]
.sym 41419 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[5]
.sym 41424 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[6]
.sym 41429 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[13]
.sym 41434 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[8]
.sym 41436 soc.simpleuart_reg_div_do[4]
.sym 41439 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[3]
.sym 41446 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 41461 soc.simpleuart.send_divcnt[10]
.sym 41463 soc.simpleuart.send_divcnt[12]
.sym 41464 soc.simpleuart.send_divcnt[13]
.sym 41467 soc.simpleuart.send_divcnt[8]
.sym 41476 soc.simpleuart.send_divcnt[9]
.sym 41478 soc.simpleuart.send_divcnt[11]
.sym 41481 soc.simpleuart.send_divcnt[14]
.sym 41482 soc.simpleuart.send_divcnt[15]
.sym 41483 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 41486 soc.simpleuart.send_divcnt[8]
.sym 41487 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 41489 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 41491 soc.simpleuart.send_divcnt[9]
.sym 41493 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 41495 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 41497 soc.simpleuart.send_divcnt[10]
.sym 41499 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 41501 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 41503 soc.simpleuart.send_divcnt[11]
.sym 41505 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 41507 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 41509 soc.simpleuart.send_divcnt[12]
.sym 41511 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 41513 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 41515 soc.simpleuart.send_divcnt[13]
.sym 41517 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 41519 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 41521 soc.simpleuart.send_divcnt[14]
.sym 41523 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 41525 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 41527 soc.simpleuart.send_divcnt[15]
.sym 41529 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 41531 clk$SB_IO_IN_$glb_clk
.sym 41532 soc.simpleuart.send_dummy_SB_LUT4_I1_I2_SB_LUT4_I1_O_$glb_sr
.sym 41543 UART_RX_SB_LUT4_I1_O[2]
.sym 41546 iomem_wdata[8]
.sym 41547 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 41548 soc.cpu.mem_rdata_SB_LUT4_O_10_I0_SB_LUT4_O_I0[2]
.sym 41549 soc.simpleuart_reg_div_do[6]
.sym 41550 iomem_wdata[12]
.sym 41557 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[12]
.sym 41558 soc.simpleuart_reg_div_do[15]
.sym 41559 soc.simpleuart_reg_div_do[14]
.sym 41560 soc.simpleuart_reg_div_do[6]
.sym 41561 soc.simpleuart_reg_div_do[13]
.sym 41562 soc.simpleuart_reg_div_do[11]
.sym 41563 soc.simpleuart_reg_div_do[12]
.sym 41565 soc.simpleuart.send_divcnt[16]
.sym 41567 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[14]
.sym 41568 soc.simpleuart_reg_div_do[9]
.sym 41569 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 41574 soc.simpleuart.send_divcnt[16]
.sym 41586 soc.simpleuart.send_divcnt[20]
.sym 41589 soc.simpleuart.send_divcnt[23]
.sym 41593 soc.simpleuart.send_divcnt[19]
.sym 41596 soc.simpleuart.send_divcnt[22]
.sym 41599 soc.simpleuart.send_divcnt[17]
.sym 41600 soc.simpleuart.send_divcnt[18]
.sym 41603 soc.simpleuart.send_divcnt[21]
.sym 41606 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 41609 soc.simpleuart.send_divcnt[16]
.sym 41610 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 41612 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 41614 soc.simpleuart.send_divcnt[17]
.sym 41616 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 41618 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 41620 soc.simpleuart.send_divcnt[18]
.sym 41622 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 41624 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 41627 soc.simpleuart.send_divcnt[19]
.sym 41628 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 41630 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 41632 soc.simpleuart.send_divcnt[20]
.sym 41634 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 41636 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 41638 soc.simpleuart.send_divcnt[21]
.sym 41640 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 41642 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 41645 soc.simpleuart.send_divcnt[22]
.sym 41646 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 41648 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 41650 soc.simpleuart.send_divcnt[23]
.sym 41652 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 41654 clk$SB_IO_IN_$glb_clk
.sym 41655 soc.simpleuart.send_dummy_SB_LUT4_I1_I2_SB_LUT4_I1_O_$glb_sr
.sym 41667 soc.cpu.irq_pending[3]
.sym 41669 soc.cpu.cpuregs_raddr2[4]
.sym 41673 iomem_addr[16]
.sym 41674 UART_RX_SB_LUT4_I1_O[2]
.sym 41675 soc.simpleuart_reg_div_do[7]
.sym 41676 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_19_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 41679 iomem_wdata[10]
.sym 41682 soc.simpleuart.send_divcnt[29]
.sym 41683 iomem_wdata[24]
.sym 41684 soc.simpleuart.send_divcnt[30]
.sym 41685 soc.simpleuart.send_divcnt[20]
.sym 41686 iomem_wdata[15]
.sym 41687 soc.simpleuart.send_divcnt[21]
.sym 41688 soc.simpleuart_reg_div_do[16]
.sym 41690 iomem_wdata[25]
.sym 41692 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 41698 soc.simpleuart.send_divcnt[25]
.sym 41703 soc.simpleuart.send_divcnt[30]
.sym 41704 soc.simpleuart.send_divcnt[31]
.sym 41710 soc.simpleuart.send_divcnt[29]
.sym 41713 soc.simpleuart.send_divcnt[24]
.sym 41717 soc.simpleuart.send_divcnt[28]
.sym 41723 soc.simpleuart.send_divcnt[26]
.sym 41724 soc.simpleuart.send_divcnt[27]
.sym 41729 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[25]
.sym 41732 soc.simpleuart.send_divcnt[24]
.sym 41733 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 41735 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[26]
.sym 41738 soc.simpleuart.send_divcnt[25]
.sym 41739 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[25]
.sym 41741 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[27]
.sym 41743 soc.simpleuart.send_divcnt[26]
.sym 41745 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[26]
.sym 41747 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[28]
.sym 41749 soc.simpleuart.send_divcnt[27]
.sym 41751 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[27]
.sym 41753 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[29]
.sym 41756 soc.simpleuart.send_divcnt[28]
.sym 41757 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[28]
.sym 41759 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[30]
.sym 41761 soc.simpleuart.send_divcnt[29]
.sym 41763 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[29]
.sym 41765 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[31]
.sym 41768 soc.simpleuart.send_divcnt[30]
.sym 41769 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[30]
.sym 41774 soc.simpleuart.send_divcnt[31]
.sym 41775 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[31]
.sym 41777 clk$SB_IO_IN_$glb_clk
.sym 41778 soc.simpleuart.send_dummy_SB_LUT4_I1_I2_SB_LUT4_I1_O_$glb_sr
.sym 41792 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 41797 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[11]
.sym 41798 soc.cpu.mem_rdata_SB_LUT4_O_4_I0_SB_LUT4_O_I3[3]
.sym 41803 iomem_wdata[28]
.sym 41804 iomem_wdata[29]
.sym 41807 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[15]
.sym 41808 soc.simpleuart_reg_div_do[10]
.sym 41810 iomem_wdata[26]
.sym 41811 iomem_wdata[27]
.sym 41813 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 41814 iomem_addr[8]
.sym 41822 soc.simpleuart.send_divcnt[17]
.sym 41828 soc.simpleuart.send_divcnt[24]
.sym 41829 soc.simpleuart.send_divcnt[25]
.sym 41832 soc.simpleuart.send_divcnt[18]
.sym 41834 soc.simpleuart.send_divcnt[19]
.sym 41837 soc.simpleuart.send_divcnt[16]
.sym 41845 soc.simpleuart.send_divcnt[20]
.sym 41847 soc.simpleuart.send_divcnt[21]
.sym 41853 soc.simpleuart.send_divcnt[21]
.sym 41859 soc.simpleuart.send_divcnt[24]
.sym 41865 soc.simpleuart.send_divcnt[20]
.sym 41873 soc.simpleuart.send_divcnt[19]
.sym 41879 soc.simpleuart.send_divcnt[17]
.sym 41883 soc.simpleuart.send_divcnt[18]
.sym 41892 soc.simpleuart.send_divcnt[16]
.sym 41896 soc.simpleuart.send_divcnt[25]
.sym 41918 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[23]
.sym 41924 UART_RX_SB_LUT4_I1_O[2]
.sym 41926 soc.cpu.decoded_imm[2]
.sym 41927 soc.cpu.mem_rdata_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]
.sym 41930 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2_SB_LUT4_O_I2[1]
.sym 41932 iomem_addr[16]
.sym 41943 soc.simpleuart.send_divcnt[28]
.sym 41947 soc.simpleuart.send_divcnt[26]
.sym 41949 soc.simpleuart.send_divcnt[27]
.sym 41950 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 41954 soc.simpleuart.send_divcnt[29]
.sym 41956 soc.simpleuart.send_divcnt[30]
.sym 41957 soc.simpleuart.send_divcnt[31]
.sym 41958 soc.cpu.pcpi_rs2[14]
.sym 41960 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[2]
.sym 41970 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 41977 soc.simpleuart.send_divcnt[31]
.sym 41982 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[2]
.sym 41984 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 41985 soc.cpu.pcpi_rs2[14]
.sym 41988 soc.simpleuart.send_divcnt[28]
.sym 41995 soc.simpleuart.send_divcnt[26]
.sym 42002 soc.simpleuart.send_divcnt[29]
.sym 42009 soc.simpleuart.send_divcnt[30]
.sym 42014 soc.simpleuart.send_divcnt[27]
.sym 42022 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 42023 clk$SB_IO_IN_$glb_clk
.sym 42025 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 42026 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[26]
.sym 42027 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[29]
.sym 42028 soc.cpu.reg_pc[3]
.sym 42029 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[27]
.sym 42030 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[25]
.sym 42031 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[24]
.sym 42032 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[30]
.sym 42035 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 42036 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 42039 iomem_wdata[12]
.sym 42041 iomem_wdata[14]
.sym 42043 iomem_addr[15]
.sym 42044 iomem_wdata[21]
.sym 42046 soc.cpu.pcpi_rs2[14]
.sym 42047 iomem_wdata[18]
.sym 42048 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 42049 soc.cpu.cpuregs_rs1[5]
.sym 42050 soc.simpleuart_reg_div_do[24]
.sym 42051 soc.simpleuart_reg_div_do[14]
.sym 42052 soc.simpleuart_reg_div_do[13]
.sym 42053 iomem_wdata[20]
.sym 42054 soc.simpleuart_reg_div_do[15]
.sym 42055 soc.simpleuart_reg_div_do[9]
.sym 42056 soc.simpleuart_reg_div_do[29]
.sym 42057 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 42058 soc.simpleuart_reg_div_do[25]
.sym 42059 soc.cpu.alu_out_q[3]
.sym 42066 soc.cpu.irq_mask[6]
.sym 42069 soc.cpu.instr_timer
.sym 42070 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 42071 soc.cpu.count_cycle[6]
.sym 42074 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 42077 soc.cpu.irq_pending[5]
.sym 42079 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 42080 soc.cpu.irq_mask[5]
.sym 42084 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 42087 soc.cpu.irq_pending[6]
.sym 42091 soc.cpu.instr_maskirq
.sym 42096 soc.cpu.timer[6]
.sym 42105 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 42106 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 42107 soc.cpu.count_cycle[6]
.sym 42108 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 42119 soc.cpu.irq_mask[5]
.sym 42120 soc.cpu.irq_pending[5]
.sym 42123 soc.cpu.irq_mask[6]
.sym 42124 soc.cpu.timer[6]
.sym 42125 soc.cpu.instr_maskirq
.sym 42126 soc.cpu.instr_timer
.sym 42130 soc.cpu.irq_mask[6]
.sym 42131 soc.cpu.irq_pending[6]
.sym 42145 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 42146 clk$SB_IO_IN_$glb_clk
.sym 42147 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 42148 iomem_wdata[16]
.sym 42149 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[28]
.sym 42150 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[2]
.sym 42153 iomem_wdata[31]
.sym 42154 iomem_wdata[15]
.sym 42155 iomem_wdata[22]
.sym 42158 soc.cpu.decoder_trigger
.sym 42159 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2_SB_LUT4_O_I2[3]
.sym 42161 iomem_wdata[18]
.sym 42163 soc.cpu.reg_pc[3]
.sym 42164 soc.simpleuart_reg_div_do[12]
.sym 42167 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 42171 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 42172 soc.cpu.decoded_imm[0]
.sym 42173 soc.cpu.alu_out_SB_LUT4_O_25_I1[2]
.sym 42174 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[1]
.sym 42175 soc.cpu.irq_pending[5]
.sym 42176 soc.simpleuart_reg_div_do[24]
.sym 42177 iomem_wdata[15]
.sym 42178 soc.cpu.timer[5]
.sym 42180 soc.simpleuart_reg_div_do[27]
.sym 42181 soc.simpleuart_reg_div_do[26]
.sym 42182 iomem_wdata[25]
.sym 42183 iomem_wdata[24]
.sym 42189 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 42191 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 42192 soc.cpu.irq_pending[5]
.sym 42193 soc.cpu.cpuregs_rs1[6]
.sym 42195 soc.cpu.instr_timer
.sym 42196 soc.cpu.timer[5]
.sym 42197 soc.cpu.irq_mask[6]
.sym 42198 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 42199 soc.cpu.count_cycle[5]
.sym 42201 soc.cpu.instr_maskirq
.sym 42202 soc.cpu.irq_pending[6]
.sym 42203 soc.cpu.irq_mask[5]
.sym 42208 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 42209 soc.cpu.cpuregs_rs1[5]
.sym 42211 soc.cpu.irq_mask[5]
.sym 42216 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 42217 soc.cpu.instr_retirq
.sym 42218 soc.cpu.cpuregs_rs1[3]
.sym 42219 soc.cpu.cpu_state[2]
.sym 42224 soc.cpu.cpuregs_rs1[6]
.sym 42228 soc.cpu.count_cycle[5]
.sym 42229 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 42230 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 42231 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 42236 soc.cpu.irq_pending[6]
.sym 42237 soc.cpu.irq_mask[6]
.sym 42240 soc.cpu.instr_maskirq
.sym 42241 soc.cpu.instr_timer
.sym 42242 soc.cpu.timer[5]
.sym 42243 soc.cpu.irq_mask[5]
.sym 42246 soc.cpu.cpuregs_rs1[3]
.sym 42252 soc.cpu.irq_mask[5]
.sym 42254 soc.cpu.irq_pending[5]
.sym 42258 soc.cpu.cpuregs_rs1[5]
.sym 42264 soc.cpu.cpu_state[2]
.sym 42265 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 42266 soc.cpu.instr_retirq
.sym 42267 soc.cpu.cpuregs_rs1[6]
.sym 42268 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 42269 clk$SB_IO_IN_$glb_clk
.sym 42270 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 42271 soc.simpleuart_reg_div_do[24]
.sym 42272 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2_SB_LUT4_O_I2[2]
.sym 42273 soc.simpleuart_reg_div_do[27]
.sym 42274 soc.simpleuart_reg_div_do[29]
.sym 42275 soc.simpleuart_reg_div_do[25]
.sym 42276 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 42278 soc.simpleuart_reg_div_do[28]
.sym 42282 soc.cpu.irq_pending[9]
.sym 42283 iomem_wdata[19]
.sym 42284 soc.simpleuart_reg_div_do[11]
.sym 42286 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 42287 soc.cpu.mem_rdata_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 42288 iomem_wdata[22]
.sym 42289 soc.cpu.cpuregs_rs1[6]
.sym 42290 iomem_wdata[16]
.sym 42294 UART_RX_SB_LUT4_I1_O[2]
.sym 42295 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 42296 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 42297 iomem_wdata[29]
.sym 42298 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 42299 iomem_wdata[27]
.sym 42300 iomem_wdata[28]
.sym 42301 iomem_wdata[31]
.sym 42302 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 42303 iomem_wdata[26]
.sym 42304 soc.cpu.irq_mask[4]
.sym 42306 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 42313 soc.cpu.instr_maskirq
.sym 42314 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 42316 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 42317 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 42318 soc.cpu.instr_timer
.sym 42319 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[2]
.sym 42320 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 42321 soc.cpu.irq_mask[7]
.sym 42322 soc.cpu.irq_pending[6]
.sym 42323 soc.cpu.instr_retirq
.sym 42324 soc.cpu.irq_mask[3]
.sym 42325 soc.cpu.cpuregs_rs1[7]
.sym 42326 soc.cpu.irq_pending[3]
.sym 42328 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 42331 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 42336 soc.cpu.cpuregs_rs1[3]
.sym 42339 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 42341 soc.cpu.irq_pending[7]
.sym 42343 soc.cpu.cpu_state[2]
.sym 42345 soc.cpu.instr_timer
.sym 42346 soc.cpu.instr_maskirq
.sym 42347 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 42348 soc.cpu.irq_mask[3]
.sym 42351 soc.cpu.irq_pending[6]
.sym 42352 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 42353 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[2]
.sym 42354 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 42358 soc.cpu.irq_mask[3]
.sym 42360 soc.cpu.irq_pending[3]
.sym 42365 soc.cpu.instr_maskirq
.sym 42366 soc.cpu.irq_mask[7]
.sym 42369 soc.cpu.cpuregs_rs1[7]
.sym 42370 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 42371 soc.cpu.instr_retirq
.sym 42372 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 42376 soc.cpu.irq_pending[7]
.sym 42378 soc.cpu.irq_mask[7]
.sym 42382 soc.cpu.irq_pending[3]
.sym 42384 soc.cpu.irq_mask[3]
.sym 42387 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 42388 soc.cpu.instr_retirq
.sym 42389 soc.cpu.cpuregs_rs1[3]
.sym 42390 soc.cpu.cpu_state[2]
.sym 42391 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 42392 clk$SB_IO_IN_$glb_clk
.sym 42393 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 42394 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2_SB_LUT4_O_I2[3]
.sym 42395 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 42398 soc.cpu.latched_store_SB_LUT4_I3_O[1]
.sym 42399 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 42400 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2[1]
.sym 42401 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I2[2]
.sym 42405 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 42406 soc.cpu.mem_la_wdata[3]
.sym 42409 soc.simpleuart_reg_div_do[29]
.sym 42411 soc.simpleuart_reg_div_do[28]
.sym 42412 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_23_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 42413 UART_RX_SB_LUT4_I1_O[2]
.sym 42415 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 42416 iomem_wdata[6]
.sym 42417 soc.simpleuart_reg_div_do[27]
.sym 42418 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2_SB_LUT4_O_I2[1]
.sym 42419 soc.cpu.latched_stalu
.sym 42421 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_29_I3[1]
.sym 42422 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 42424 soc.cpu.alu_out_q[6]
.sym 42425 soc.cpu.cpu_state[3]
.sym 42427 soc.cpu.cpu_state[3]
.sym 42428 soc.cpu.cpu_state[2]
.sym 42429 soc.cpu.decoded_imm[2]
.sym 42435 soc.cpu.cpu_state[4]
.sym 42437 soc.cpu.cpuregs_rs1[4]
.sym 42439 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 42440 soc.cpu.irq_pending[7]
.sym 42441 soc.cpu.cpu_state[3]
.sym 42442 soc.cpu.instr_timer
.sym 42444 soc.cpu.irq_pending[4]
.sym 42445 soc.cpu.irq_pending[5]
.sym 42446 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 42447 soc.cpu.cpuregs_rs1[11]
.sym 42448 soc.cpu.irq_pending[7]
.sym 42449 soc.cpu.irq_mask[11]
.sym 42450 soc.cpu.irq_pending[6]
.sym 42452 soc.cpu.irq_mask[7]
.sym 42454 soc.cpu.cpu_state[2]
.sym 42457 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 42458 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_21_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 42459 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 42461 soc.cpu.irq_mask[4]
.sym 42462 soc.cpu.instr_maskirq
.sym 42465 soc.cpu.cpuregs_rs1[7]
.sym 42468 soc.cpu.irq_pending[4]
.sym 42469 soc.cpu.irq_pending[7]
.sym 42470 soc.cpu.irq_pending[6]
.sym 42471 soc.cpu.irq_pending[5]
.sym 42474 soc.cpu.cpuregs_rs1[7]
.sym 42480 soc.cpu.cpuregs_rs1[4]
.sym 42487 soc.cpu.instr_maskirq
.sym 42488 soc.cpu.irq_mask[11]
.sym 42492 soc.cpu.cpu_state[4]
.sym 42493 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_21_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 42494 soc.cpu.cpu_state[3]
.sym 42495 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 42498 soc.cpu.cpu_state[2]
.sym 42499 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 42500 soc.cpu.instr_timer
.sym 42501 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 42507 soc.cpu.cpuregs_rs1[11]
.sym 42510 soc.cpu.irq_mask[4]
.sym 42511 soc.cpu.irq_pending[7]
.sym 42512 soc.cpu.irq_mask[7]
.sym 42513 soc.cpu.irq_pending[4]
.sym 42514 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 42515 clk$SB_IO_IN_$glb_clk
.sym 42516 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 42517 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2[1]
.sym 42518 soc.cpu.next_pc[7]
.sym 42519 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_24_I3[2]
.sym 42520 soc.cpu.reg_out[7]
.sym 42521 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2_SB_LUT4_O_1_I3[3]
.sym 42522 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2[0]
.sym 42523 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I2[2]
.sym 42524 soc.cpu.cpuregs_wrdata[4]
.sym 42528 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2_SB_LUT4_O_I2[2]
.sym 42531 soc.cpu.cpuregs_rs1[4]
.sym 42534 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 42536 soc.cpu.decoded_imm[4]
.sym 42537 soc.cpu.decoded_imm[3]
.sym 42541 soc.cpu.cpuregs_rs1[5]
.sym 42542 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 42543 soc.cpu.reg_pc[7]
.sym 42544 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 42545 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_24_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 42546 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 42547 soc.cpu.alu_out_q[3]
.sym 42548 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_25_I3[1]
.sym 42549 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 42550 soc.cpu.reg_out[3]
.sym 42551 soc.cpu.cpuregs_rs1[7]
.sym 42552 soc.cpu.alu_out_q[9]
.sym 42558 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_28_I3[1]
.sym 42559 soc.cpu.latched_stalu
.sym 42560 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 42563 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I2_SB_LUT4_O_1_I3[2]
.sym 42564 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I2_SB_LUT4_O_1_I3[3]
.sym 42565 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I2_SB_LUT4_O_1_I3[0]
.sym 42566 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 42567 soc.cpu.irq_mask[7]
.sym 42568 soc.cpu.irq_pending[7]
.sym 42569 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 42570 soc.cpu.irq_pending[11]
.sym 42571 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 42572 soc.cpu.irq_mask[11]
.sym 42573 soc.cpu.latched_compr_SB_LUT4_I1_O[2]
.sym 42577 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 42578 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I2_SB_LUT4_O_I2[2]
.sym 42580 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I2_SB_LUT4_O_I2[3]
.sym 42581 soc.cpu.alu_out_q[7]
.sym 42582 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2_SB_LUT4_O_I2[3]
.sym 42583 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I2[3]
.sym 42585 soc.cpu.reg_out[7]
.sym 42586 soc.cpu.latched_compr_SB_LUT4_I1_1_O[1]
.sym 42587 soc.cpu.cpu_state[3]
.sym 42588 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I2[2]
.sym 42592 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I2_SB_LUT4_O_1_I3[2]
.sym 42593 soc.cpu.cpu_state[3]
.sym 42594 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I2_SB_LUT4_O_1_I3[0]
.sym 42597 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2_SB_LUT4_O_I2[3]
.sym 42598 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_28_I3[1]
.sym 42599 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 42600 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 42603 soc.cpu.latched_compr_SB_LUT4_I1_O[2]
.sym 42604 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I2[2]
.sym 42605 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I2[3]
.sym 42606 soc.cpu.latched_compr_SB_LUT4_I1_1_O[1]
.sym 42609 soc.cpu.alu_out_q[7]
.sym 42610 soc.cpu.reg_out[7]
.sym 42611 soc.cpu.latched_stalu
.sym 42612 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 42616 soc.cpu.irq_mask[11]
.sym 42618 soc.cpu.irq_pending[11]
.sym 42621 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 42622 soc.cpu.irq_mask[7]
.sym 42623 soc.cpu.irq_pending[7]
.sym 42624 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I2_SB_LUT4_O_1_I3[3]
.sym 42627 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I2_SB_LUT4_O_I2[2]
.sym 42628 soc.cpu.irq_pending[11]
.sym 42629 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I2_SB_LUT4_O_I2[3]
.sym 42630 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 42633 soc.cpu.irq_pending[11]
.sym 42635 soc.cpu.irq_mask[11]
.sym 42637 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 42638 clk$SB_IO_IN_$glb_clk
.sym 42639 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 42640 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_28_I3[2]
.sym 42641 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_27_I3[2]
.sym 42642 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2[2]
.sym 42643 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_25_I3[2]
.sym 42644 soc.cpu.reg_out[2]
.sym 42645 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[5]
.sym 42646 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[6]
.sym 42647 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 42655 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 42656 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_28_I3[1]
.sym 42657 soc.cpu.cpuregs_wrdata[4]
.sym 42660 soc.cpu.irq_pending[4]
.sym 42661 soc.cpu.cpu_state[6]
.sym 42662 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_28_I3[1]
.sym 42663 soc.cpu.instr_retirq
.sym 42664 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_19_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 42665 soc.cpu.alu_out_SB_LUT4_O_25_I1[2]
.sym 42667 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_23_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 42668 soc.cpu.decoded_imm[0]
.sym 42669 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[6]
.sym 42670 soc.cpu.alu_out_q[7]
.sym 42671 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[1]
.sym 42672 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_24_I3[1]
.sym 42673 soc.simpleuart_reg_div_do[26]
.sym 42674 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 42675 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2[1]
.sym 42683 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_29_I3[2]
.sym 42685 soc.cpu.irq_pending[11]
.sym 42686 soc.cpu.irq_pending[10]
.sym 42690 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2_SB_LUT4_O_I2[1]
.sym 42691 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_29_I3[1]
.sym 42693 soc.cpu.irq_mask[9]
.sym 42697 soc.cpu.irq_pending[9]
.sym 42699 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 42701 soc.cpu.irq_mask[10]
.sym 42702 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 42704 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 42708 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_25_I3[1]
.sym 42709 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 42710 soc.cpu.irq_mask[8]
.sym 42711 soc.cpu.irq_pending[8]
.sym 42714 soc.cpu.irq_pending[9]
.sym 42715 soc.cpu.irq_mask[9]
.sym 42720 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_29_I3[1]
.sym 42721 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_29_I3[2]
.sym 42722 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 42726 soc.cpu.irq_pending[9]
.sym 42727 soc.cpu.irq_mask[9]
.sym 42732 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 42733 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2_SB_LUT4_O_I2[1]
.sym 42734 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 42735 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_25_I3[1]
.sym 42738 soc.cpu.irq_pending[11]
.sym 42739 soc.cpu.irq_pending[10]
.sym 42740 soc.cpu.irq_pending[9]
.sym 42741 soc.cpu.irq_pending[8]
.sym 42744 soc.cpu.irq_pending[10]
.sym 42747 soc.cpu.irq_mask[10]
.sym 42752 soc.cpu.irq_mask[8]
.sym 42753 soc.cpu.irq_pending[8]
.sym 42757 soc.cpu.irq_mask[8]
.sym 42758 soc.cpu.irq_pending[8]
.sym 42760 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 42761 clk$SB_IO_IN_$glb_clk
.sym 42762 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 42763 soc.cpu.reg_pc[4]
.sym 42764 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2[3]
.sym 42765 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2[3]
.sym 42766 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 42767 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1[2]
.sym 42768 soc.cpu.cpuregs_wrdata[5]
.sym 42769 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2[2]
.sym 42770 soc.cpu.reg_pc[5]
.sym 42775 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1[0]
.sym 42777 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[0]
.sym 42778 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_28_I3[1]
.sym 42779 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 42780 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 42782 $PACKER_VCC_NET
.sym 42783 soc.cpu.latched_stalu
.sym 42786 soc.cpu.alu_out_q[4]
.sym 42787 soc.cpu.cpuregs_wrdata[8]
.sym 42788 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2_SB_LUT4_O_I2[2]
.sym 42789 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 42790 soc.cpu.cpuregs_wrdata[5]
.sym 42791 iomem_wdata[26]
.sym 42792 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 42793 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[5]
.sym 42794 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 42795 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[10]
.sym 42796 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1[2]
.sym 42797 soc.cpu.reg_pc[7]
.sym 42798 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 42804 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[3]
.sym 42805 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 42806 soc.cpu.latched_compr_SB_LUT4_I1_O[7]
.sym 42807 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2[2]
.sym 42808 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 42809 soc.cpu.irq_pending[2]
.sym 42810 soc.cpu.irq_pending[2]
.sym 42811 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2[3]
.sym 42812 soc.cpu.irq_pending[0]
.sym 42813 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 42814 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 42815 soc.cpu.latched_compr_SB_LUT4_I1_1_O[1]
.sym 42818 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[6]
.sym 42819 soc.cpu.irq_pending[1]
.sym 42821 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2[3]
.sym 42823 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 42825 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 42827 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 42829 soc.cpu.cpu_state[3]
.sym 42831 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2[0]
.sym 42832 soc.cpu.irq_pending[3]
.sym 42834 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2[2]
.sym 42835 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2[1]
.sym 42837 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 42838 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 42839 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 42840 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 42845 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[6]
.sym 42849 soc.cpu.cpu_state[3]
.sym 42850 soc.cpu.irq_pending[2]
.sym 42851 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[3]
.sym 42852 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 42855 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 42856 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[3]
.sym 42857 soc.cpu.irq_pending[3]
.sym 42858 soc.cpu.cpu_state[3]
.sym 42861 soc.cpu.latched_compr_SB_LUT4_I1_1_O[1]
.sym 42862 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2[3]
.sym 42863 soc.cpu.latched_compr_SB_LUT4_I1_O[7]
.sym 42864 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2[2]
.sym 42867 soc.cpu.irq_pending[3]
.sym 42868 soc.cpu.irq_pending[2]
.sym 42869 soc.cpu.irq_pending[0]
.sym 42870 soc.cpu.irq_pending[1]
.sym 42873 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2[0]
.sym 42874 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2[2]
.sym 42875 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2[1]
.sym 42876 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2[3]
.sym 42881 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 42883 soc.cpu.do_waitirq_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O[1]_$glb_ce
.sym 42884 clk$SB_IO_IN_$glb_clk
.sym 42885 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 42886 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I2[3]
.sym 42887 soc.simpleuart_reg_div_do[30]
.sym 42888 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[10]
.sym 42889 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_23_I3[2]
.sym 42890 soc.simpleuart_reg_div_do[26]
.sym 42891 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I2[2]
.sym 42892 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_20_I3[2]
.sym 42893 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[7]
.sym 42896 soc.cpu.decoded_imm[8]
.sym 42897 soc.cpu.irq_pending[17]
.sym 42898 soc.cpu.next_pc[5]
.sym 42901 UART_RX_SB_LUT4_I1_O[2]
.sym 42902 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_27_I3[1]
.sym 42904 soc.cpu.cpuregs.regs.0.0.0_RADDR_3[3]
.sym 42905 soc.cpu.reg_pc[4]
.sym 42908 soc.cpu.cpu_state[6]
.sym 42910 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_I2[2]
.sym 42911 soc.cpu.irq_mask[15]
.sym 42912 soc.cpu.latched_compr_SB_LUT4_I1_O[10]
.sym 42913 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_29_I3[1]
.sym 42914 soc.cpu.cpuregs_wrdata[13]
.sym 42915 soc.cpu.latched_stalu
.sym 42917 soc.cpu.cpu_state[6]
.sym 42918 soc.cpu.reg_out[15]
.sym 42919 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 42920 soc.cpu.latched_compr_SB_LUT4_I1_O[8]
.sym 42921 soc.simpleuart_reg_div_do[30]
.sym 42927 soc.cpu.irq_mask[15]
.sym 42929 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_I2[3]
.sym 42930 soc.cpu.latched_compr_SB_LUT4_I1_O[10]
.sym 42932 soc.cpu.irq_pending[14]
.sym 42933 soc.cpu.irq_pending[13]
.sym 42936 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_I2[2]
.sym 42937 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2_SB_LUT4_O_I2[1]
.sym 42938 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 42939 soc.cpu.irq_mask[14]
.sym 42940 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[3]
.sym 42941 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_16_I3[1]
.sym 42943 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I2[3]
.sym 42944 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 42945 soc.cpu.latched_compr_SB_LUT4_I1_1_O[1]
.sym 42946 soc.cpu.irq_pending[1]
.sym 42947 soc.cpu.cpu_state[3]
.sym 42948 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I2[2]
.sym 42952 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 42954 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 42955 soc.cpu.irq_pending[12]
.sym 42957 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 42958 soc.cpu.irq_pending[15]
.sym 42960 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 42961 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2_SB_LUT4_O_I2[1]
.sym 42962 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 42963 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_16_I3[1]
.sym 42966 soc.cpu.irq_pending[14]
.sym 42967 soc.cpu.irq_pending[13]
.sym 42968 soc.cpu.irq_pending[12]
.sym 42969 soc.cpu.irq_pending[15]
.sym 42972 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_I2[2]
.sym 42973 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 42974 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_I2[3]
.sym 42975 soc.cpu.irq_pending[14]
.sym 42978 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 42979 soc.cpu.cpu_state[3]
.sym 42980 soc.cpu.irq_pending[1]
.sym 42981 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[3]
.sym 42985 soc.cpu.irq_mask[14]
.sym 42987 soc.cpu.irq_pending[14]
.sym 42990 soc.cpu.irq_pending[14]
.sym 42992 soc.cpu.irq_mask[14]
.sym 42996 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I2[3]
.sym 42997 soc.cpu.latched_compr_SB_LUT4_I1_O[10]
.sym 42998 soc.cpu.latched_compr_SB_LUT4_I1_1_O[1]
.sym 42999 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I2[2]
.sym 43003 soc.cpu.irq_mask[15]
.sym 43005 soc.cpu.irq_pending[15]
.sym 43006 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 43007 clk$SB_IO_IN_$glb_clk
.sym 43008 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 43009 soc.cpu.reg_pc[8]
.sym 43010 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_17_I3[2]
.sym 43011 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_22_I3[2]
.sym 43012 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2[3]
.sym 43013 soc.cpu.cpuregs_wrdata[9]
.sym 43014 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2[2]
.sym 43015 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2[2]
.sym 43016 soc.cpu.reg_pc[11]
.sym 43017 soc.cpu.next_pc[11]
.sym 43018 UART_RX_SB_LUT4_I1_O[2]
.sym 43019 UART_RX_SB_LUT4_I1_O[2]
.sym 43021 soc.cpu.cpuregs_wrdata[1]
.sym 43022 soc.cpu.cpuregs_waddr[1]
.sym 43023 iomem_wdata[30]
.sym 43024 soc.cpu.cpuregs_waddr[4]
.sym 43025 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1[0]
.sym 43026 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I2[1]
.sym 43027 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_20_I3[1]
.sym 43028 soc.cpu.cpuregs.regs.0.0.0_RADDR_1
.sym 43029 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1[2]
.sym 43030 soc.cpu.cpuregs.regs.0.0.0_RADDR_3[0]
.sym 43031 soc.cpu.instr_maskirq
.sym 43033 soc.cpu.alu_out_q[9]
.sym 43034 soc.cpu.reg_pc[14]
.sym 43035 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_25_I3[1]
.sym 43036 soc.cpu.alu_out_q[15]
.sym 43037 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 43038 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 43039 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 43040 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 43041 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 43043 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 43044 soc.cpu.irq_pending[15]
.sym 43051 soc.cpu.cpu_state[3]
.sym 43052 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[3]
.sym 43053 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[1]
.sym 43054 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 43057 soc.cpu.irq_pending[15]
.sym 43059 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[2]
.sym 43060 soc.cpu.alu_out_q[15]
.sym 43062 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[0]
.sym 43063 soc.cpu.latched_stalu
.sym 43064 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 43065 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[5]
.sym 43066 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_17_I3[1]
.sym 43067 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[9]
.sym 43068 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2_SB_LUT4_O_I2[1]
.sym 43070 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[3]
.sym 43071 soc.cpu.irq_mask[15]
.sym 43072 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 43073 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2_SB_LUT4_O_I2[0]
.sym 43074 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2_SB_LUT4_O_I2[3]
.sym 43075 soc.cpu.latched_compr_SB_LUT4_I1_1_O[1]
.sym 43076 soc.cpu.latched_compr_SB_LUT4_I1_O[13]
.sym 43077 soc.cpu.irq_pending[9]
.sym 43078 soc.cpu.reg_out[15]
.sym 43079 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2[2]
.sym 43080 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2[3]
.sym 43081 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2_SB_LUT4_O_I2[2]
.sym 43083 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2[2]
.sym 43084 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2[3]
.sym 43085 soc.cpu.latched_compr_SB_LUT4_I1_1_O[1]
.sym 43086 soc.cpu.latched_compr_SB_LUT4_I1_O[13]
.sym 43089 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2_SB_LUT4_O_I2[0]
.sym 43090 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2_SB_LUT4_O_I2[1]
.sym 43091 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2_SB_LUT4_O_I2[3]
.sym 43092 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2_SB_LUT4_O_I2[2]
.sym 43096 soc.cpu.irq_mask[15]
.sym 43098 soc.cpu.irq_pending[15]
.sym 43101 soc.cpu.reg_out[15]
.sym 43102 soc.cpu.latched_stalu
.sym 43103 soc.cpu.alu_out_q[15]
.sym 43104 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 43107 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[5]
.sym 43113 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[0]
.sym 43114 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[2]
.sym 43115 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[1]
.sym 43116 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[3]
.sym 43119 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 43120 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[0]
.sym 43121 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_17_I3[1]
.sym 43122 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 43125 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[9]
.sym 43126 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[3]
.sym 43127 soc.cpu.cpu_state[3]
.sym 43128 soc.cpu.irq_pending[9]
.sym 43129 soc.cpu.do_waitirq_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O[1]_$glb_ce
.sym 43130 clk$SB_IO_IN_$glb_clk
.sym 43131 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 43132 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[12]
.sym 43133 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_29_I3[1]
.sym 43134 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I2[2]
.sym 43135 soc.cpu.reg_pc[13]
.sym 43136 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[13]
.sym 43137 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_18_I3[2]
.sym 43138 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[8]
.sym 43139 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_25_I3[1]
.sym 43142 soc.cpu.decoded_imm[23]
.sym 43143 soc.cpu.decoded_imm[13]
.sym 43144 soc.cpu.cpuregs_wrdata[14]
.sym 43146 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 43147 soc.cpu.alu_out_q[14]
.sym 43148 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[3]
.sym 43151 soc.cpu.reg_pc[8]
.sym 43153 soc.cpu.decoder_trigger
.sym 43154 soc.cpu.cpuregs.regs.0.0.1_RADDR_3[0]
.sym 43156 soc.cpu.cpuregs.regs.0.0.0_RADDR
.sym 43157 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[6]
.sym 43159 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_16_I3[2]
.sym 43160 soc.cpu.decoded_imm[0]
.sym 43161 soc.cpu.cpu_state[4]
.sym 43162 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 43163 soc.cpu.latched_store_SB_LUT4_I1_O[1]
.sym 43164 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_24_I3[1]
.sym 43165 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 43166 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 43167 soc.cpu.alu_out_q[13]
.sym 43173 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[9]
.sym 43174 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[8]
.sym 43177 soc.cpu.cpu_state[4]
.sym 43180 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[15]
.sym 43181 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 43184 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2[2]
.sym 43185 soc.cpu.latched_compr_SB_LUT4_I1_1_O[1]
.sym 43186 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[13]
.sym 43189 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 43191 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I2[2]
.sym 43194 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 43195 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 43196 soc.cpu.cpu_state[3]
.sym 43197 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 43198 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2[3]
.sym 43199 soc.cpu.latched_compr_SB_LUT4_I1_O[12]
.sym 43201 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[13]
.sym 43202 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I2[3]
.sym 43203 soc.cpu.irq_pending[13]
.sym 43204 soc.cpu.irq_pending[15]
.sym 43206 soc.cpu.cpu_state[4]
.sym 43207 soc.cpu.cpu_state[3]
.sym 43208 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 43209 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[15]
.sym 43212 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 43213 soc.cpu.cpu_state[4]
.sym 43214 soc.cpu.cpu_state[3]
.sym 43215 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[13]
.sym 43218 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I2[2]
.sym 43219 soc.cpu.latched_compr_SB_LUT4_I1_O[12]
.sym 43220 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I2[3]
.sym 43221 soc.cpu.latched_compr_SB_LUT4_I1_1_O[1]
.sym 43224 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[8]
.sym 43230 soc.cpu.irq_pending[15]
.sym 43231 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 43232 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 43233 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 43237 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[9]
.sym 43243 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[13]
.sym 43248 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 43249 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2[3]
.sym 43250 soc.cpu.irq_pending[13]
.sym 43251 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2[2]
.sym 43252 soc.cpu.do_waitirq_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O[1]_$glb_ce
.sym 43253 clk$SB_IO_IN_$glb_clk
.sym 43254 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 43255 soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I2[2]
.sym 43256 soc.cpu.reg_out[12]
.sym 43257 soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I2[1]
.sym 43258 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 43259 soc.cpu.latched_store_SB_LUT4_I1_O[2]
.sym 43260 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2[2]
.sym 43261 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2[1]
.sym 43262 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2[2]
.sym 43263 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O[1]
.sym 43266 soc.cpu.reg_pc[25]
.sym 43267 soc.cpu.decoded_imm[0]
.sym 43268 $PACKER_VCC_NET
.sym 43269 soc.cpu.latched_stalu
.sym 43270 soc.cpu.instr_retirq
.sym 43271 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_21_I3[1]
.sym 43273 soc.cpu.next_pc[13]
.sym 43275 soc.cpu.next_pc[12]
.sym 43278 $PACKER_VCC_NET
.sym 43279 soc.cpu.reg_pc[1]
.sym 43280 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 43281 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 43282 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[14]
.sym 43283 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[13]
.sym 43284 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 43285 soc.cpu.alu_out_q[12]
.sym 43286 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 43287 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[10]
.sym 43288 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[11]
.sym 43289 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 43290 soc.cpu.decoded_imm[7]
.sym 43299 soc.cpu.irq_pending[12]
.sym 43300 soc.cpu.reg_pc[1]
.sym 43301 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_I2[2]
.sym 43302 soc.cpu.latched_compr
.sym 43303 soc.cpu.alu_out_q[12]
.sym 43304 soc.cpu.latched_compr_SB_LUT4_I1_1_O[1]
.sym 43305 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 43306 soc.cpu.cpu_state[4]
.sym 43308 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2_SB_LUT4_O_I2[0]
.sym 43309 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2[3]
.sym 43310 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 43311 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 43312 soc.cpu.latched_stalu
.sym 43314 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 43315 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 43316 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[12]
.sym 43318 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 43319 soc.cpu.cpu_state[3]
.sym 43320 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 43321 soc.cpu.reg_out[12]
.sym 43322 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 43323 soc.cpu.latched_store_SB_LUT4_I1_O[1]
.sym 43325 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2[2]
.sym 43326 soc.cpu.latched_compr_SB_LUT4_I1_O[0]
.sym 43327 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_I2[3]
.sym 43329 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_I2[3]
.sym 43330 soc.cpu.irq_pending[12]
.sym 43331 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 43332 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_I2[2]
.sym 43335 soc.cpu.latched_compr_SB_LUT4_I1_O[0]
.sym 43336 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2[2]
.sym 43337 soc.cpu.latched_compr_SB_LUT4_I1_1_O[1]
.sym 43338 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2[3]
.sym 43343 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 43344 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 43347 soc.cpu.alu_out_q[12]
.sym 43348 soc.cpu.reg_out[12]
.sym 43349 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 43350 soc.cpu.latched_stalu
.sym 43354 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 43359 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 43360 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 43361 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2_SB_LUT4_O_I2[0]
.sym 43362 soc.cpu.latched_store_SB_LUT4_I1_O[1]
.sym 43365 soc.cpu.reg_pc[1]
.sym 43367 soc.cpu.latched_compr
.sym 43371 soc.cpu.cpu_state[4]
.sym 43372 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[12]
.sym 43373 soc.cpu.cpu_state[3]
.sym 43374 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 43375 soc.cpu.do_waitirq_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O[1]_$glb_ce
.sym 43376 clk$SB_IO_IN_$glb_clk
.sym 43377 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 43379 soc.cpu.compressed_instr_SB_LUT4_I1_O[1]
.sym 43380 soc.cpu.compressed_instr_SB_LUT4_I1_O[2]
.sym 43381 soc.cpu.compressed_instr_SB_LUT4_I1_O[3]
.sym 43382 soc.cpu.compressed_instr_SB_LUT4_I1_O[4]
.sym 43383 soc.cpu.compressed_instr_SB_LUT4_I1_O[5]
.sym 43384 soc.cpu.compressed_instr_SB_LUT4_I1_O[6]
.sym 43385 soc.cpu.compressed_instr_SB_LUT4_I1_O[7]
.sym 43391 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 43392 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[1]
.sym 43393 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 43395 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1[0]
.sym 43397 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_I2[2]
.sym 43398 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 43399 soc.cpu.cpu_state[6]
.sym 43400 soc.cpu.latched_compr_SB_LUT4_I1_1_O[1]
.sym 43401 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 43402 soc.cpu.latched_stalu
.sym 43404 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 43405 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I2[3]
.sym 43406 soc.cpu.next_pc[29]
.sym 43408 soc.cpu.decoded_imm[11]
.sym 43409 soc.cpu.cpu_state[6]
.sym 43411 soc.cpu.compressed_instr
.sym 43412 soc.cpu.decoded_imm[8]
.sym 43413 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 43421 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 43422 soc.cpu.compressed_instr
.sym 43424 soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I2[1]
.sym 43425 soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I2[2]
.sym 43426 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_19_I3[1]
.sym 43427 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[6]
.sym 43428 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_16_I3[1]
.sym 43429 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_16_I3[2]
.sym 43430 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_19_I3[2]
.sym 43431 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[6]
.sym 43437 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[11]
.sym 43439 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 43441 soc.cpu.compressed_instr_SB_LUT4_I1_O[6]
.sym 43442 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 43445 soc.cpu.decoder_trigger
.sym 43448 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[2]
.sym 43449 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 43450 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[14]
.sym 43454 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[11]
.sym 43460 soc.cpu.compressed_instr
.sym 43464 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_19_I3[2]
.sym 43466 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 43467 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_19_I3[1]
.sym 43471 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[14]
.sym 43476 soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I2[2]
.sym 43477 soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I2[1]
.sym 43479 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[6]
.sym 43482 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[6]
.sym 43483 soc.cpu.compressed_instr_SB_LUT4_I1_O[6]
.sym 43484 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 43485 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[2]
.sym 43488 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[2]
.sym 43489 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 43490 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 43491 soc.cpu.decoder_trigger
.sym 43495 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_16_I3[1]
.sym 43496 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_16_I3[2]
.sym 43497 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 43498 soc.cpu.do_waitirq_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O[1]_$glb_ce
.sym 43499 clk$SB_IO_IN_$glb_clk
.sym 43500 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 43501 soc.cpu.compressed_instr_SB_LUT4_I1_O[8]
.sym 43502 soc.cpu.compressed_instr_SB_LUT4_I1_O[9]
.sym 43503 soc.cpu.compressed_instr_SB_LUT4_I1_O[10]
.sym 43504 soc.cpu.compressed_instr_SB_LUT4_I1_O[11]
.sym 43505 soc.cpu.compressed_instr_SB_LUT4_I1_O[12]
.sym 43506 soc.cpu.compressed_instr_SB_LUT4_I1_O[13]
.sym 43507 soc.cpu.compressed_instr_SB_LUT4_I1_O[14]
.sym 43508 soc.cpu.compressed_instr_SB_LUT4_I1_O[15]
.sym 43511 soc.cpu.cpu_state[4]
.sym 43515 soc.cpu.decoded_imm[16]
.sym 43516 soc.cpu.compressed_instr_SB_LUT4_I1_O[3]
.sym 43518 soc.cpu.cpuregs.regs.0.0.0_RADDR_1
.sym 43519 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[11]
.sym 43522 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_19_I3[1]
.sym 43524 soc.cpu.decoded_imm_j[7]
.sym 43525 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 43526 soc.cpu.reg_pc[22]
.sym 43527 soc.cpu.reg_pc[16]
.sym 43528 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 43529 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[22]
.sym 43530 soc.cpu.reg_pc[17]
.sym 43531 soc.cpu.reg_pc[18]
.sym 43532 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 43533 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 43534 soc.cpu.reg_pc[21]
.sym 43535 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 43536 soc.cpu.reg_pc[20]
.sym 43542 soc.cpu.cpu_state[4]
.sym 43544 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 43545 soc.cpu.alu_out_q[21]
.sym 43546 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[18]
.sym 43547 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2_SB_LUT4_O_I2[3]
.sym 43549 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[19]
.sym 43550 soc.cpu.latched_stalu
.sym 43553 soc.cpu.alu_out_q[21]
.sym 43554 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 43555 soc.cpu.reg_out[21]
.sym 43557 soc.cpu.cpu_state[3]
.sym 43558 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 43559 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_10_I3[1]
.sym 43561 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_18_I3[1]
.sym 43562 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[15]
.sym 43563 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2[2]
.sym 43564 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[3]
.sym 43565 soc.cpu.irq_pending[19]
.sym 43569 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_10_I3[2]
.sym 43570 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2[3]
.sym 43571 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 43572 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 43573 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 43575 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[18]
.sym 43581 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 43582 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_10_I3[2]
.sym 43583 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_10_I3[1]
.sym 43587 soc.cpu.cpu_state[4]
.sym 43588 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2[3]
.sym 43589 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 43590 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2[2]
.sym 43593 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 43594 soc.cpu.alu_out_q[21]
.sym 43595 soc.cpu.latched_stalu
.sym 43596 soc.cpu.reg_out[21]
.sym 43599 soc.cpu.cpu_state[3]
.sym 43600 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[19]
.sym 43601 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[3]
.sym 43602 soc.cpu.irq_pending[19]
.sym 43606 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[15]
.sym 43611 soc.cpu.reg_out[21]
.sym 43612 soc.cpu.latched_stalu
.sym 43613 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 43614 soc.cpu.alu_out_q[21]
.sym 43617 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2_SB_LUT4_O_I2[3]
.sym 43618 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 43619 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_18_I3[1]
.sym 43620 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 43621 soc.cpu.do_waitirq_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O[1]_$glb_ce
.sym 43622 clk$SB_IO_IN_$glb_clk
.sym 43623 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 43624 soc.cpu.compressed_instr_SB_LUT4_I1_O[16]
.sym 43625 soc.cpu.compressed_instr_SB_LUT4_I1_O[17]
.sym 43626 soc.cpu.compressed_instr_SB_LUT4_I1_O[18]
.sym 43627 soc.cpu.compressed_instr_SB_LUT4_I1_O[19]
.sym 43628 soc.cpu.compressed_instr_SB_LUT4_I1_O[20]
.sym 43629 soc.cpu.compressed_instr_SB_LUT4_I1_O[21]
.sym 43630 soc.cpu.compressed_instr_SB_LUT4_I1_O[22]
.sym 43631 soc.cpu.compressed_instr_SB_LUT4_I1_O[23]
.sym 43636 soc.cpu.cpu_state[4]
.sym 43637 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I3[0]
.sym 43638 soc.cpu.decoder_trigger
.sym 43639 soc.cpu.instr_sll_SB_LUT4_I0_O[2]
.sym 43640 soc.cpu.decoded_imm[22]
.sym 43641 soc.cpu.alu_out_q[21]
.sym 43642 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2[1]
.sym 43643 soc.cpu.reg_out[21]
.sym 43644 soc.cpu.instr_retirq
.sym 43645 soc.cpu.compressed_instr_SB_LUT4_I1_O[9]
.sym 43646 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 43647 soc.cpu.decoded_imm_j[11]
.sym 43648 soc.cpu.cpuregs.regs.0.0.0_RADDR
.sym 43649 soc.cpu.compressed_instr_SB_LUT4_I1_O[20]
.sym 43650 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 43651 soc.cpu.latched_compr_SB_LUT4_I1_O[24]
.sym 43652 soc.cpu.reg_pc[22]
.sym 43653 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[25]
.sym 43654 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[29]
.sym 43655 soc.cpu.reg_pc[16]
.sym 43656 soc.cpu.decoded_imm[0]
.sym 43657 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 43658 soc.cpu.reg_pc[27]
.sym 43659 soc.cpu.compressed_instr_SB_LUT4_I1_O[17]
.sym 43665 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 43666 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_12_I3[1]
.sym 43672 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_9_I3[1]
.sym 43674 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[20]
.sym 43676 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_12_I3[2]
.sym 43677 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[19]
.sym 43679 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[19]
.sym 43680 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[21]
.sym 43681 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[16]
.sym 43684 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_9_I3[2]
.sym 43685 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 43688 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 43692 soc.cpu.compressed_instr_SB_LUT4_I1_O[19]
.sym 43700 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[16]
.sym 43712 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[20]
.sym 43718 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[19]
.sym 43722 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_12_I3[2]
.sym 43723 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_12_I3[1]
.sym 43724 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 43728 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[19]
.sym 43729 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 43730 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 43731 soc.cpu.compressed_instr_SB_LUT4_I1_O[19]
.sym 43734 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[21]
.sym 43740 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_9_I3[2]
.sym 43741 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 43742 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_9_I3[1]
.sym 43744 soc.cpu.do_waitirq_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O[1]_$glb_ce
.sym 43745 clk$SB_IO_IN_$glb_clk
.sym 43746 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 43747 soc.cpu.compressed_instr_SB_LUT4_I1_O[24]
.sym 43748 soc.cpu.compressed_instr_SB_LUT4_I1_O[25]
.sym 43749 soc.cpu.compressed_instr_SB_LUT4_I1_O[26]
.sym 43750 soc.cpu.compressed_instr_SB_LUT4_I1_O[27]
.sym 43751 soc.cpu.compressed_instr_SB_LUT4_I1_O[28]
.sym 43752 soc.cpu.compressed_instr_SB_LUT4_I1_O[29]
.sym 43753 soc.cpu.compressed_instr_SB_LUT4_I1_O[30]
.sym 43754 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 43756 soc.cpu.cpu_state[6]
.sym 43759 soc.cpu.cpu_state[3]
.sym 43760 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_12_I3[1]
.sym 43761 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I3[0]
.sym 43762 soc.cpu.cpu_state[3]
.sym 43763 soc.cpu.cpu_state[0]
.sym 43764 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[1]
.sym 43765 soc.cpu.reg_pc[30]
.sym 43768 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_9_I3[1]
.sym 43769 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[18]
.sym 43770 soc.cpu.compressed_instr_SB_LUT4_I1_O[18]
.sym 43772 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 43773 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 43774 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 43775 soc.cpu.reg_out[16]
.sym 43777 soc.cpu.decoded_imm[7]
.sym 43778 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 43779 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 43781 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 43782 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 43788 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_11_I3[1]
.sym 43789 soc.cpu.alu_out_q[18]
.sym 43791 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_11_I3[2]
.sym 43793 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2[1]
.sym 43794 soc.cpu.reg_out[18]
.sym 43795 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_13_I3[2]
.sym 43796 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_15_I3[2]
.sym 43797 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 43798 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[1]
.sym 43799 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_15_I3[1]
.sym 43800 soc.cpu.reg_out[20]
.sym 43802 soc.cpu.reg_out[18]
.sym 43803 soc.cpu.alu_out_q[20]
.sym 43804 soc.cpu.latched_stalu
.sym 43805 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 43806 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 43808 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_13_I3[1]
.sym 43812 soc.cpu.decoder_trigger
.sym 43813 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2[2]
.sym 43816 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[19]
.sym 43819 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 43822 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2[1]
.sym 43823 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2[2]
.sym 43824 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[19]
.sym 43827 soc.cpu.decoder_trigger
.sym 43829 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[1]
.sym 43830 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 43833 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 43834 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_13_I3[2]
.sym 43835 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_13_I3[1]
.sym 43839 soc.cpu.reg_out[20]
.sym 43840 soc.cpu.alu_out_q[20]
.sym 43841 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 43842 soc.cpu.latched_stalu
.sym 43845 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_11_I3[1]
.sym 43846 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_11_I3[2]
.sym 43847 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 43851 soc.cpu.alu_out_q[18]
.sym 43852 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 43853 soc.cpu.reg_out[18]
.sym 43854 soc.cpu.latched_stalu
.sym 43857 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_15_I3[1]
.sym 43859 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 43860 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_15_I3[2]
.sym 43863 soc.cpu.alu_out_q[18]
.sym 43864 soc.cpu.latched_stalu
.sym 43865 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 43866 soc.cpu.reg_out[18]
.sym 43867 soc.cpu.do_waitirq_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O[1]_$glb_ce
.sym 43868 clk$SB_IO_IN_$glb_clk
.sym 43869 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 43870 soc.cpu.decoded_imm[2]
.sym 43871 soc.cpu.decoded_imm[7]
.sym 43872 soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I2[1]
.sym 43873 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I2[1]
.sym 43874 soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[1]
.sym 43875 soc.cpu.decoded_imm[6]
.sym 43876 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I2[1]
.sym 43877 soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[1]
.sym 43882 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 43883 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 43884 $PACKER_VCC_NET
.sym 43886 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E
.sym 43887 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_15_I3[1]
.sym 43888 soc.cpu.reg_out[20]
.sym 43889 soc.cpu.cpuregs.regs.0.0.0_RADDR_3[3]
.sym 43891 soc.cpu.alu_out_q[20]
.sym 43893 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[30]
.sym 43894 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_13_I3[1]
.sym 43895 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[17]
.sym 43896 soc.cpu.decoded_imm[8]
.sym 43897 soc.cpu.cpuregs_waddr[3]
.sym 43898 soc.cpu.next_pc[29]
.sym 43899 soc.cpu.decoded_imm[11]
.sym 43900 soc.cpu.compressed_instr_SB_LUT4_I1_O[29]
.sym 43902 soc.cpu.compressed_instr_SB_LUT4_I1_O[30]
.sym 43903 soc.cpu.cpuregs.wen
.sym 43904 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 43905 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 43912 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 43914 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 43916 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I1_SB_LUT4_O_I3[2]
.sym 43919 soc.cpu.irq_mask[18]
.sym 43920 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2_SB_LUT4_O_I2[3]
.sym 43921 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[17]
.sym 43922 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[18]
.sym 43924 soc.cpu.irq_pending[18]
.sym 43925 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[17]
.sym 43926 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 43928 soc.cpu.cpu_state[4]
.sym 43931 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 43932 soc.cpu.latched_stalu
.sym 43933 soc.cpu.alu_out_q[16]
.sym 43934 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 43935 soc.cpu.reg_out[16]
.sym 43936 soc.cpu.cpu_state[3]
.sym 43939 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 43940 soc.cpu.latched_stalu
.sym 43941 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_13_I3[1]
.sym 43942 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 43944 soc.cpu.alu_out_q[16]
.sym 43945 soc.cpu.reg_out[16]
.sym 43946 soc.cpu.latched_stalu
.sym 43947 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 43952 soc.cpu.irq_mask[18]
.sym 43953 soc.cpu.irq_pending[18]
.sym 43956 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2_SB_LUT4_O_I2[3]
.sym 43957 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_13_I3[1]
.sym 43958 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 43959 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 43962 soc.cpu.cpu_state[4]
.sym 43963 soc.cpu.cpu_state[3]
.sym 43964 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[17]
.sym 43965 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 43971 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[17]
.sym 43974 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 43975 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[18]
.sym 43976 soc.cpu.cpu_state[4]
.sym 43977 soc.cpu.cpu_state[3]
.sym 43981 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I1_SB_LUT4_O_I3[2]
.sym 43982 soc.cpu.irq_pending[18]
.sym 43983 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 43986 soc.cpu.latched_stalu
.sym 43987 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 43988 soc.cpu.reg_out[16]
.sym 43989 soc.cpu.alu_out_q[16]
.sym 43990 soc.cpu.do_waitirq_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O[1]_$glb_ce
.sym 43991 clk$SB_IO_IN_$glb_clk
.sym 43992 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 43993 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[16]
.sym 43994 soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I2[2]
.sym 43995 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_8_I3[1]
.sym 43996 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_10_I3[1]
.sym 43997 soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[2]
.sym 43998 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_14_I3[1]
.sym 43999 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_13_I3[1]
.sym 44000 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I2[2]
.sym 44005 soc.cpu.instr_timer
.sym 44006 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 44007 soc.cpu.instr_timer
.sym 44008 soc.cpu.mem_do_rinst
.sym 44010 soc.cpu.decoded_imm_j[7]
.sym 44011 soc.cpu.cpuregs.regs.0.0.0_RADDR
.sym 44012 soc.cpu.cpuregs_waddr[2]
.sym 44014 soc.cpu.latched_is_lh
.sym 44015 soc.cpu.cpuregs_waddr[4]
.sym 44016 soc.cpu.cpuregs_waddr[1]
.sym 44017 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 44018 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_I3[1]
.sym 44020 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 44021 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[22]
.sym 44022 soc.cpu.reg_pc[18]
.sym 44023 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 44024 soc.cpu.alu_out_q[23]
.sym 44025 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 44026 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I1[3]
.sym 44027 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 44028 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[26]
.sym 44034 soc.cpu.latched_stalu
.sym 44035 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_8_I3[2]
.sym 44036 soc.cpu.cpuregs.wdata_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 44037 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2[3]
.sym 44039 soc.cpu.reg_out[23]
.sym 44040 soc.cpu.reg_out[17]
.sym 44042 soc.cpu.latched_stalu
.sym 44043 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2[2]
.sym 44044 soc.cpu.cpuregs.wdata_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 44045 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 44047 soc.cpu.reg_out[23]
.sym 44048 soc.cpu.alu_out_q[23]
.sym 44050 soc.cpu.irq_mask[18]
.sym 44051 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 44052 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 44053 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 44054 soc.cpu.irq_pending[17]
.sym 44055 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_14_I3[1]
.sym 44056 soc.cpu.latched_stalu
.sym 44058 soc.cpu.alu_out_q[17]
.sym 44059 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 44060 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_8_I3[1]
.sym 44063 soc.cpu.irq_pending[18]
.sym 44065 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 44067 soc.cpu.latched_stalu
.sym 44068 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 44069 soc.cpu.reg_out[17]
.sym 44070 soc.cpu.alu_out_q[17]
.sym 44073 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 44074 soc.cpu.latched_stalu
.sym 44075 soc.cpu.alu_out_q[23]
.sym 44076 soc.cpu.reg_out[23]
.sym 44079 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 44080 soc.cpu.alu_out_q[17]
.sym 44081 soc.cpu.reg_out[17]
.sym 44082 soc.cpu.latched_stalu
.sym 44085 soc.cpu.reg_out[23]
.sym 44086 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 44087 soc.cpu.alu_out_q[23]
.sym 44088 soc.cpu.latched_stalu
.sym 44091 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2[2]
.sym 44092 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2[3]
.sym 44093 soc.cpu.irq_pending[17]
.sym 44094 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 44098 soc.cpu.irq_pending[18]
.sym 44100 soc.cpu.irq_mask[18]
.sym 44104 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_8_I3[2]
.sym 44105 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 44106 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_8_I3[1]
.sym 44109 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_14_I3[1]
.sym 44110 soc.cpu.cpuregs.wdata_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 44111 soc.cpu.cpuregs.wdata_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 44112 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 44113 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 44114 clk$SB_IO_IN_$glb_clk
.sym 44115 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 44116 soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 44117 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_7_I3[1]
.sym 44118 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I1[1]
.sym 44119 soc.cpu.reg_pc[30]
.sym 44120 soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[1]
.sym 44121 soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 44122 soc.cpu.next_pc[24]
.sym 44123 soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[2]
.sym 44124 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 44128 soc.cpu.cpuregs.regs.0.0.1_RADDR_3[0]
.sym 44129 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 44130 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2[1]
.sym 44131 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_10_I3[1]
.sym 44132 soc.cpu.cpuregs.regs.0.0.1_RADDR_2
.sym 44134 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 44135 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[16]
.sym 44138 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1[1]
.sym 44141 soc.cpu.irq_pending[23]
.sym 44142 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 44143 soc.cpu.latched_compr_SB_LUT4_I1_O[24]
.sym 44144 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I3_SB_LUT4_O_I1[3]
.sym 44145 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[25]
.sym 44146 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[29]
.sym 44147 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 44148 soc.cpu.decoded_imm[0]
.sym 44149 soc.cpu.reg_pc[27]
.sym 44157 soc.cpu.irq_pending[17]
.sym 44158 soc.cpu.cpu_state[3]
.sym 44159 soc.cpu.decoded_imm_j[5]
.sym 44160 soc.cpu.decoded_imm_j[8]
.sym 44161 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[28]
.sym 44162 soc.cpu.irq_pending[18]
.sym 44163 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 44164 soc.cpu.irq_mask[17]
.sym 44165 soc.cpu.irq_pending[19]
.sym 44166 soc.cpu.cpu_state[4]
.sym 44168 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 44170 soc.cpu.irq_pending[16]
.sym 44171 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_7_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 44172 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 44173 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 44174 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 44175 soc.cpu.decoded_imm_j[10]
.sym 44178 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 44179 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 44180 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 44181 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 44182 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 44183 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 44184 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 44186 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_I3[2]
.sym 44187 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3[1]
.sym 44190 soc.cpu.irq_pending[17]
.sym 44191 soc.cpu.irq_pending[19]
.sym 44192 soc.cpu.irq_pending[16]
.sym 44193 soc.cpu.irq_pending[18]
.sym 44196 soc.cpu.decoded_imm_j[8]
.sym 44197 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 44198 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3[1]
.sym 44199 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 44202 soc.cpu.irq_pending[17]
.sym 44203 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 44205 soc.cpu.irq_mask[17]
.sym 44208 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 44209 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 44210 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 44211 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 44214 soc.cpu.decoded_imm_j[10]
.sym 44215 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3[1]
.sym 44216 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 44217 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 44220 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 44221 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_I3[2]
.sym 44223 soc.cpu.irq_pending[16]
.sym 44226 soc.cpu.cpu_state[4]
.sym 44227 soc.cpu.cpu_state[3]
.sym 44228 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[28]
.sym 44229 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_7_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 44232 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3[1]
.sym 44233 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 44234 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 44235 soc.cpu.decoded_imm_j[5]
.sym 44236 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 44237 clk$SB_IO_IN_$glb_clk
.sym 44238 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_O_$glb_sr
.sym 44239 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_I3[1]
.sym 44240 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_1_I3[1]
.sym 44241 soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[2]
.sym 44242 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 44243 soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 44244 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[29]
.sym 44245 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_I3[2]
.sym 44246 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[30]
.sym 44251 soc.cpu.instr_retirq
.sym 44252 soc.cpu.next_pc[24]
.sym 44253 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 44254 soc.cpu.reg_pc[30]
.sym 44256 soc.cpu.decoded_imm_j[8]
.sym 44259 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I1[0]
.sym 44260 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 44261 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 44262 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 44263 soc.cpu.irq_mask[29]
.sym 44264 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 44265 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2[0]
.sym 44266 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 44267 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 44268 soc.cpu.cpuregs_wrdata[25]
.sym 44270 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1[3]
.sym 44271 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 44272 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 44273 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3[1]
.sym 44274 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 44280 soc.cpu.irq_pending[17]
.sym 44281 soc.cpu.alu_out_q[30]
.sym 44282 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 44285 soc.cpu.irq_pending[16]
.sym 44286 soc.cpu.irq_mask[16]
.sym 44288 soc.cpu.alu_out_q[31]
.sym 44289 soc.cpu.irq_pending[24]
.sym 44290 soc.cpu.irq_mask[17]
.sym 44291 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[30]
.sym 44292 soc.cpu.alu_out_q[30]
.sym 44294 soc.cpu.reg_out[31]
.sym 44296 soc.cpu.cpu_state[3]
.sym 44297 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 44298 soc.cpu.irq_mask[24]
.sym 44299 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 44302 soc.cpu.irq_pending[23]
.sym 44303 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 44304 soc.cpu.irq_mask[23]
.sym 44305 soc.cpu.latched_stalu
.sym 44306 soc.cpu.cpu_state[4]
.sym 44307 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 44311 soc.cpu.reg_out[30]
.sym 44313 soc.cpu.irq_pending[17]
.sym 44314 soc.cpu.irq_mask[17]
.sym 44320 soc.cpu.irq_mask[24]
.sym 44322 soc.cpu.irq_pending[24]
.sym 44325 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 44326 soc.cpu.alu_out_q[31]
.sym 44327 soc.cpu.latched_stalu
.sym 44328 soc.cpu.reg_out[31]
.sym 44331 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 44332 soc.cpu.cpu_state[3]
.sym 44333 soc.cpu.cpu_state[4]
.sym 44334 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[30]
.sym 44337 soc.cpu.reg_out[30]
.sym 44338 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 44339 soc.cpu.latched_stalu
.sym 44340 soc.cpu.alu_out_q[30]
.sym 44343 soc.cpu.irq_pending[16]
.sym 44344 soc.cpu.irq_mask[16]
.sym 44349 soc.cpu.irq_pending[23]
.sym 44350 soc.cpu.irq_mask[23]
.sym 44355 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 44356 soc.cpu.reg_out[30]
.sym 44357 soc.cpu.alu_out_q[30]
.sym 44358 soc.cpu.latched_stalu
.sym 44359 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 44360 clk$SB_IO_IN_$glb_clk
.sym 44361 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 44362 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_5_I3[1]
.sym 44363 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I1[3]
.sym 44364 soc.cpu.reg_pc[31]
.sym 44365 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2[2]
.sym 44366 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_3_I3[1]
.sym 44367 soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 44368 soc.cpu.reg_pc[28]
.sym 44369 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I3[2]
.sym 44374 soc.cpu.alu_out_q[31]
.sym 44375 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 44378 soc.cpu.cpuregs_waddr[3]
.sym 44379 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[30]
.sym 44380 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 44381 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 44383 soc.cpu.instr_retirq
.sym 44384 soc.cpu.cpu_state[6]
.sym 44385 soc.cpu.alu_out_q[30]
.sym 44386 soc.cpu.decoded_imm[11]
.sym 44387 soc.cpu.cpu_state[2]
.sym 44388 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 44390 soc.cpu.next_pc[29]
.sym 44391 soc.cpu.latched_stalu
.sym 44392 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 44393 soc.cpu.cpuregs_waddr[3]
.sym 44394 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 44396 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_6_I3[1]
.sym 44397 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 44403 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_6_I3[1]
.sym 44404 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_I3[0]
.sym 44405 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 44406 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[3]
.sym 44407 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 44408 soc.cpu.cpu_state[3]
.sym 44409 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 44411 soc.cpu.irq_pending[17]
.sym 44412 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2[3]
.sym 44413 soc.cpu.latched_compr_SB_LUT4_I1_O[24]
.sym 44414 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 44415 soc.cpu.latched_compr_SB_LUT4_I1_1_O[1]
.sym 44416 soc.cpu.irq_mask[27]
.sym 44418 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[29]
.sym 44419 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 44420 soc.cpu.cpu_state[4]
.sym 44421 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 44422 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 44423 soc.cpu.irq_mask[29]
.sym 44424 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 44425 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 44426 soc.cpu.irq_pending[29]
.sym 44427 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 44428 soc.cpu.irq_pending[27]
.sym 44429 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 44430 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2[2]
.sym 44432 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 44433 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2[0]
.sym 44434 soc.cpu.irq_mask[17]
.sym 44436 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2[3]
.sym 44437 soc.cpu.latched_compr_SB_LUT4_I1_O[24]
.sym 44438 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2[2]
.sym 44439 soc.cpu.latched_compr_SB_LUT4_I1_1_O[1]
.sym 44442 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2[0]
.sym 44443 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_6_I3[1]
.sym 44444 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 44445 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 44448 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 44449 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_I3[0]
.sym 44450 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 44451 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 44454 soc.cpu.cpu_state[4]
.sym 44455 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[29]
.sym 44456 soc.cpu.cpu_state[3]
.sym 44457 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 44460 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 44461 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 44462 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 44463 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[3]
.sym 44467 soc.cpu.irq_pending[27]
.sym 44469 soc.cpu.irq_mask[27]
.sym 44472 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 44473 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 44474 soc.cpu.irq_pending[27]
.sym 44475 soc.cpu.cpu_state[4]
.sym 44478 soc.cpu.irq_pending[17]
.sym 44479 soc.cpu.irq_mask[17]
.sym 44480 soc.cpu.irq_pending[29]
.sym 44481 soc.cpu.irq_mask[29]
.sym 44482 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 44483 clk$SB_IO_IN_$glb_clk
.sym 44484 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_O_$glb_sr
.sym 44485 soc.cpu.next_pc[29]
.sym 44486 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 44487 soc.cpu.next_pc[28]
.sym 44488 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_6_I3[2]
.sym 44489 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_3_I3[2]
.sym 44490 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[24]
.sym 44491 soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[1]
.sym 44492 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[27]
.sym 44493 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[0]
.sym 44494 UART_RX_SB_LUT4_I1_O[2]
.sym 44497 soc.cpu.next_pc[25]
.sym 44498 soc.cpu.reg_pc[28]
.sym 44500 soc.cpu.irq_pending[30]
.sym 44501 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 44502 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[3]
.sym 44503 soc.cpu.latched_compr_SB_LUT4_I1_1_O[1]
.sym 44504 soc.cpu.cpu_state[3]
.sym 44505 soc.cpu.instr_maskirq
.sym 44506 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I1[3]
.sym 44507 soc.cpu.cpuregs.regs.0.0.1_RADDR_1
.sym 44508 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 44510 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 44512 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 44514 soc.cpu.alu_out_q[29]
.sym 44515 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 44516 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 44517 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 44519 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 44520 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[26]
.sym 44526 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 44527 soc.cpu.alu_out_q[28]
.sym 44528 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 44529 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I1[2]
.sym 44530 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 44532 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I1[2]
.sym 44533 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I3[2]
.sym 44534 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 44535 soc.cpu.irq_pending[28]
.sym 44536 soc.cpu.reg_out[28]
.sym 44537 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I1[0]
.sym 44538 soc.cpu.reg_out[29]
.sym 44539 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2_SB_LUT4_O_I2[0]
.sym 44540 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2[2]
.sym 44541 soc.cpu.irq_pending[29]
.sym 44542 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_1_I3[3]
.sym 44543 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I1[1]
.sym 44544 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 44545 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I1[1]
.sym 44547 soc.cpu.cpu_state[2]
.sym 44549 soc.cpu.irq_mask[29]
.sym 44551 soc.cpu.latched_stalu
.sym 44552 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_4_I3[1]
.sym 44554 soc.cpu.alu_out_q[29]
.sym 44559 soc.cpu.latched_stalu
.sym 44560 soc.cpu.reg_out[29]
.sym 44561 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 44562 soc.cpu.alu_out_q[29]
.sym 44565 soc.cpu.irq_mask[29]
.sym 44566 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_1_I3[3]
.sym 44567 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 44568 soc.cpu.irq_pending[29]
.sym 44571 soc.cpu.irq_pending[28]
.sym 44572 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I3[2]
.sym 44573 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 44577 soc.cpu.cpu_state[2]
.sym 44578 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 44579 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2[2]
.sym 44580 soc.cpu.irq_pending[29]
.sym 44583 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 44584 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I1[1]
.sym 44586 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I1[2]
.sym 44589 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I1[1]
.sym 44590 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I1[2]
.sym 44592 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I1[0]
.sym 44595 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 44596 soc.cpu.alu_out_q[28]
.sym 44597 soc.cpu.latched_stalu
.sym 44598 soc.cpu.reg_out[28]
.sym 44601 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 44602 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 44603 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_4_I3[1]
.sym 44604 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2_SB_LUT4_O_I2[0]
.sym 44606 clk$SB_IO_IN_$glb_clk
.sym 44607 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 44610 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_4_I3[1]
.sym 44612 soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[2]
.sym 44613 soc.cpu.next_pc[27]
.sym 44615 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3[1]
.sym 44616 soc.cpu.decoded_imm[13]
.sym 44620 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 44623 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 44624 soc.cpu.decoded_imm_j[10]
.sym 44625 soc.cpu.cpuregs.wen
.sym 44627 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 44628 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2[2]
.sym 44629 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 44630 soc.cpu.instr_retirq
.sym 44636 soc.cpu.reg_pc[27]
.sym 44653 soc.cpu.reg_out[29]
.sym 44654 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[24]
.sym 44655 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_2_I3[1]
.sym 44656 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_2_I3[2]
.sym 44659 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 44661 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_4_I3[2]
.sym 44667 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_4_I3[1]
.sym 44668 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[26]
.sym 44672 soc.cpu.latched_stalu
.sym 44674 soc.cpu.alu_out_q[29]
.sym 44677 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 44685 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[24]
.sym 44700 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_4_I3[2]
.sym 44702 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 44703 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_4_I3[1]
.sym 44706 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_2_I3[1]
.sym 44707 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 44709 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_2_I3[2]
.sym 44719 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[26]
.sym 44724 soc.cpu.latched_stalu
.sym 44725 soc.cpu.reg_out[29]
.sym 44726 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 44727 soc.cpu.alu_out_q[29]
.sym 44728 soc.cpu.do_waitirq_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O[1]_$glb_ce
.sym 44729 clk$SB_IO_IN_$glb_clk
.sym 44730 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 44744 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 44745 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D[0]
.sym 44746 soc.cpu.cpuregs_waddr[3]
.sym 44749 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 44750 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[0]
.sym 44753 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[28]
.sym 44754 soc.cpu.latched_rd_SB_DFFESS_Q_E
.sym 44765 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3[1]
.sym 44857 SEG[1]$SB_IO_OUT
.sym 44867 soc.cpu.instr_timer
.sym 44871 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 44872 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 44873 soc.cpu.instr_slli_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 44874 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 44877 soc.cpu.instr_maskirq
.sym 44986 $PACKER_VCC_NET
.sym 44994 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 45121 soc.simpleuart.send_divcnt[2]
.sym 45130 soc.simpleuart.send_divcnt[3]
.sym 45132 soc.simpleuart.send_divcnt[5]
.sym 45133 soc.simpleuart.send_divcnt[6]
.sym 45134 soc.simpleuart.send_divcnt[7]
.sym 45138 soc.simpleuart.send_divcnt[1]
.sym 45140 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[0]
.sym 45145 soc.simpleuart.send_divcnt[0]
.sym 45155 soc.simpleuart.send_divcnt[6]
.sym 45161 soc.simpleuart.send_divcnt[7]
.sym 45165 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[0]
.sym 45170 soc.simpleuart.send_divcnt[1]
.sym 45172 soc.simpleuart.send_divcnt[0]
.sym 45176 soc.simpleuart.send_divcnt[2]
.sym 45184 soc.simpleuart.send_divcnt[0]
.sym 45188 soc.simpleuart.send_divcnt[5]
.sym 45197 soc.simpleuart.send_divcnt[3]
.sym 45199 clk$SB_IO_IN_$glb_clk
.sym 45200 soc.simpleuart.send_dummy_SB_LUT4_I1_I2_SB_LUT4_I1_O_$glb_sr
.sym 45205 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 45206 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 45207 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 45208 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 45209 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 45210 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[0]
.sym 45211 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 45212 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 45215 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[0]
.sym 45216 soc.cpu.latched_compr_SB_LUT4_I1_1_O[1]
.sym 45227 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[0]
.sym 45230 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 45258 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[7]
.sym 45260 soc.simpleuart_reg_div_do[4]
.sym 45265 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[2]
.sym 45268 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[9]
.sym 45270 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[10]
.sym 45284 soc.simpleuart.send_divcnt[10]
.sym 45286 soc.simpleuart.send_divcnt[12]
.sym 45287 soc.simpleuart.send_divcnt[13]
.sym 45290 soc.simpleuart.send_divcnt[8]
.sym 45291 soc.simpleuart.send_divcnt[9]
.sym 45293 soc.simpleuart.send_divcnt[1]
.sym 45296 soc.simpleuart.send_divcnt[14]
.sym 45310 soc.simpleuart.send_divcnt[4]
.sym 45315 soc.simpleuart.send_divcnt[9]
.sym 45324 soc.simpleuart.send_divcnt[10]
.sym 45329 soc.simpleuart.send_divcnt[12]
.sym 45335 soc.simpleuart.send_divcnt[4]
.sym 45340 soc.simpleuart.send_divcnt[13]
.sym 45346 soc.simpleuart.send_divcnt[1]
.sym 45352 soc.simpleuart.send_divcnt[8]
.sym 45357 soc.simpleuart.send_divcnt[14]
.sym 45376 soc.simpleuart_reg_div_do[0]
.sym 45377 iomem_wdata[9]
.sym 45380 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 45383 soc.simpleuart_reg_div_do[5]
.sym 45385 iomem_wdata[15]
.sym 45387 iomem_addr[8]
.sym 45388 soc.simpleuart_reg_div_do[8]
.sym 45394 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[15]
.sym 45395 soc.simpleuart_reg_div_do[21]
.sym 45396 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 45397 iomem_wdata[15]
.sym 45405 soc.simpleuart_reg_div_do[7]
.sym 45406 soc.simpleuart_reg_div_do[3]
.sym 45408 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[4]
.sym 45410 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[1]
.sym 45411 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[3]
.sym 45413 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[6]
.sym 45415 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[0]
.sym 45416 soc.simpleuart_reg_div_do[4]
.sym 45417 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[5]
.sym 45418 soc.simpleuart_reg_div_do[0]
.sym 45420 soc.simpleuart_reg_div_do[5]
.sym 45423 soc.simpleuart_reg_div_do[6]
.sym 45424 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[7]
.sym 45425 soc.simpleuart_reg_div_do[1]
.sym 45429 soc.simpleuart_reg_div_do[2]
.sym 45430 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[2]
.sym 45437 soc.simpleuart.send_dummy_SB_LUT4_I1_I2_SB_LUT4_I1_I0[0]
.sym 45439 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[0]
.sym 45440 soc.simpleuart_reg_div_do[0]
.sym 45443 soc.simpleuart.send_dummy_SB_LUT4_I1_I2_SB_LUT4_I1_I0[1]
.sym 45445 soc.simpleuart_reg_div_do[1]
.sym 45446 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[1]
.sym 45449 soc.simpleuart.send_dummy_SB_LUT4_I1_I2_SB_LUT4_I1_I0[2]
.sym 45451 soc.simpleuart_reg_div_do[2]
.sym 45452 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[2]
.sym 45455 soc.simpleuart.send_dummy_SB_LUT4_I1_I2_SB_LUT4_I1_I0[3]
.sym 45457 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[3]
.sym 45458 soc.simpleuart_reg_div_do[3]
.sym 45461 soc.simpleuart.send_dummy_SB_LUT4_I1_I2_SB_LUT4_I1_I0[4]
.sym 45463 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[4]
.sym 45464 soc.simpleuart_reg_div_do[4]
.sym 45467 soc.simpleuart.send_dummy_SB_LUT4_I1_I2_SB_LUT4_I1_I0[5]
.sym 45469 soc.simpleuart_reg_div_do[5]
.sym 45470 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[5]
.sym 45473 soc.simpleuart.send_dummy_SB_LUT4_I1_I2_SB_LUT4_I1_I0[6]
.sym 45475 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[6]
.sym 45476 soc.simpleuart_reg_div_do[6]
.sym 45479 soc.simpleuart.send_dummy_SB_LUT4_I1_I2_SB_LUT4_I1_I0[7]
.sym 45481 soc.simpleuart_reg_div_do[7]
.sym 45482 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[7]
.sym 45497 soc.simpleuart_reg_div_do[30]
.sym 45499 soc.simpleuart.recv_divcnt[1]
.sym 45500 soc.simpleuart_reg_div_do[3]
.sym 45501 iomem_wdata[2]
.sym 45503 iomem_wdata[13]
.sym 45506 soc.simpleuart_reg_div_do[0]
.sym 45507 soc.cpu.mem_rdata_SB_LUT4_O_7_I0_SB_LUT4_O_I3[3]
.sym 45508 soc.simpleuart_reg_div_do[5]
.sym 45509 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O[0]
.sym 45511 soc.simpleuart_reg_div_do[1]
.sym 45513 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[19]
.sym 45514 UART_RX_SB_LUT4_I1_O[2]
.sym 45515 soc.simpleuart_reg_div_do[2]
.sym 45516 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[21]
.sym 45517 soc.simpleuart_reg_div_do[23]
.sym 45518 UART_RX_SB_LUT4_I1_O[2]
.sym 45519 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 45520 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I0_I3[1]
.sym 45521 soc.simpleuart_reg_div_do[30]
.sym 45523 soc.simpleuart.send_dummy_SB_LUT4_I1_I2_SB_LUT4_I1_I0[7]
.sym 45528 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[13]
.sym 45529 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[11]
.sym 45532 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[12]
.sym 45533 soc.simpleuart_reg_div_do[15]
.sym 45534 soc.simpleuart_reg_div_do[14]
.sym 45536 soc.simpleuart_reg_div_do[13]
.sym 45537 soc.simpleuart_reg_div_do[11]
.sym 45538 soc.simpleuart_reg_div_do[12]
.sym 45540 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[8]
.sym 45542 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[14]
.sym 45543 soc.simpleuart_reg_div_do[9]
.sym 45544 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[15]
.sym 45545 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[9]
.sym 45547 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[10]
.sym 45548 soc.simpleuart_reg_div_do[8]
.sym 45553 soc.simpleuart_reg_div_do[10]
.sym 45560 soc.simpleuart.send_dummy_SB_LUT4_I1_I2_SB_LUT4_I1_I0[8]
.sym 45562 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[8]
.sym 45563 soc.simpleuart_reg_div_do[8]
.sym 45566 soc.simpleuart.send_dummy_SB_LUT4_I1_I2_SB_LUT4_I1_I0[9]
.sym 45568 soc.simpleuart_reg_div_do[9]
.sym 45569 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[9]
.sym 45572 soc.simpleuart.send_dummy_SB_LUT4_I1_I2_SB_LUT4_I1_I0[10]
.sym 45574 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[10]
.sym 45575 soc.simpleuart_reg_div_do[10]
.sym 45578 soc.simpleuart.send_dummy_SB_LUT4_I1_I2_SB_LUT4_I1_I0[11]
.sym 45580 soc.simpleuart_reg_div_do[11]
.sym 45581 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[11]
.sym 45584 soc.simpleuart.send_dummy_SB_LUT4_I1_I2_SB_LUT4_I1_I0[12]
.sym 45586 soc.simpleuart_reg_div_do[12]
.sym 45587 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[12]
.sym 45590 soc.simpleuart.send_dummy_SB_LUT4_I1_I2_SB_LUT4_I1_I0[13]
.sym 45592 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[13]
.sym 45593 soc.simpleuart_reg_div_do[13]
.sym 45596 soc.simpleuart.send_dummy_SB_LUT4_I1_I2_SB_LUT4_I1_I0[14]
.sym 45598 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[14]
.sym 45599 soc.simpleuart_reg_div_do[14]
.sym 45602 soc.simpleuart.send_dummy_SB_LUT4_I1_I2_SB_LUT4_I1_I0[15]
.sym 45604 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[15]
.sym 45605 soc.simpleuart_reg_div_do[15]
.sym 45620 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 45622 soc.simpleuart.recv_divcnt[12]
.sym 45623 soc.simpleuart_reg_div_do[4]
.sym 45624 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 45626 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[1]
.sym 45629 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 45630 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 45634 iomem_wdata[4]
.sym 45635 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[22]
.sym 45636 soc.simpleuart_reg_div_do[28]
.sym 45637 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[10]
.sym 45638 soc.cpu.cpuregs_raddr2[2]
.sym 45640 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O[2]
.sym 45642 soc.simpleuart_reg_div_do[19]
.sym 45646 soc.simpleuart.send_dummy_SB_LUT4_I1_I2_SB_LUT4_I1_I0[15]
.sym 45651 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[21]
.sym 45653 soc.simpleuart_reg_div_do[19]
.sym 45654 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[19]
.sym 45655 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[17]
.sym 45656 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[18]
.sym 45657 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[16]
.sym 45661 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[20]
.sym 45663 soc.simpleuart_reg_div_do[16]
.sym 45665 soc.simpleuart_reg_div_do[21]
.sym 45666 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[23]
.sym 45667 soc.simpleuart_reg_div_do[20]
.sym 45669 soc.simpleuart_reg_div_do[22]
.sym 45673 soc.simpleuart_reg_div_do[18]
.sym 45674 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[22]
.sym 45677 soc.simpleuart_reg_div_do[23]
.sym 45679 soc.simpleuart_reg_div_do[17]
.sym 45683 soc.simpleuart.send_dummy_SB_LUT4_I1_I2_SB_LUT4_I1_I0[16]
.sym 45685 soc.simpleuart_reg_div_do[16]
.sym 45686 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[16]
.sym 45689 soc.simpleuart.send_dummy_SB_LUT4_I1_I2_SB_LUT4_I1_I0[17]
.sym 45691 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[17]
.sym 45692 soc.simpleuart_reg_div_do[17]
.sym 45695 soc.simpleuart.send_dummy_SB_LUT4_I1_I2_SB_LUT4_I1_I0[18]
.sym 45697 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[18]
.sym 45698 soc.simpleuart_reg_div_do[18]
.sym 45701 soc.simpleuart.send_dummy_SB_LUT4_I1_I2_SB_LUT4_I1_I0[19]
.sym 45703 soc.simpleuart_reg_div_do[19]
.sym 45704 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[19]
.sym 45707 soc.simpleuart.send_dummy_SB_LUT4_I1_I2_SB_LUT4_I1_I0[20]
.sym 45709 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[20]
.sym 45710 soc.simpleuart_reg_div_do[20]
.sym 45713 soc.simpleuart.send_dummy_SB_LUT4_I1_I2_SB_LUT4_I1_I0[21]
.sym 45715 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[21]
.sym 45716 soc.simpleuart_reg_div_do[21]
.sym 45719 soc.simpleuart.send_dummy_SB_LUT4_I1_I2_SB_LUT4_I1_I0[22]
.sym 45721 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[22]
.sym 45722 soc.simpleuart_reg_div_do[22]
.sym 45725 soc.simpleuart.send_dummy_SB_LUT4_I1_I2_SB_LUT4_I1_I0[23]
.sym 45727 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[23]
.sym 45728 soc.simpleuart_reg_div_do[23]
.sym 45743 soc.cpu.latched_compr_SB_LUT4_I1_1_I3[0]
.sym 45745 iomem_wdata[20]
.sym 45748 soc.simpleuart_reg_div_do[11]
.sym 45749 soc.simpleuart_reg_div_do[6]
.sym 45751 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 45753 soc.simpleuart.recv_divcnt[23]
.sym 45754 soc.simpleuart_reg_div_do[12]
.sym 45756 iomem_wdata[9]
.sym 45757 iomem_wdata[16]
.sym 45758 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[17]
.sym 45759 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[28]
.sym 45760 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[0]
.sym 45761 soc.simpleuart.recv_divcnt[11]
.sym 45762 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[18]
.sym 45763 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 45764 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[16]
.sym 45765 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 45766 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 45767 soc.cpu.pcpi_rs2[16]
.sym 45768 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[20]
.sym 45769 soc.simpleuart.send_dummy_SB_LUT4_I1_I2_SB_LUT4_I1_I0[23]
.sym 45776 soc.simpleuart_reg_div_do[27]
.sym 45777 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[26]
.sym 45782 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[31]
.sym 45783 soc.simpleuart_reg_div_do[26]
.sym 45784 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[28]
.sym 45786 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[29]
.sym 45787 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[30]
.sym 45788 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[27]
.sym 45791 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[24]
.sym 45793 soc.simpleuart_reg_div_do[30]
.sym 45794 soc.simpleuart_reg_div_do[31]
.sym 45795 soc.simpleuart_reg_div_do[25]
.sym 45796 soc.simpleuart_reg_div_do[28]
.sym 45801 soc.simpleuart_reg_div_do[29]
.sym 45803 soc.simpleuart_reg_div_do[24]
.sym 45805 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[25]
.sym 45806 soc.simpleuart.send_dummy_SB_LUT4_I1_I2_SB_LUT4_I1_I0[24]
.sym 45808 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[24]
.sym 45809 soc.simpleuart_reg_div_do[24]
.sym 45812 soc.simpleuart.send_dummy_SB_LUT4_I1_I2_SB_LUT4_I1_I0[25]
.sym 45814 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[25]
.sym 45815 soc.simpleuart_reg_div_do[25]
.sym 45818 soc.simpleuart.send_dummy_SB_LUT4_I1_I2_SB_LUT4_I1_I0[26]
.sym 45820 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[26]
.sym 45821 soc.simpleuart_reg_div_do[26]
.sym 45824 soc.simpleuart.send_dummy_SB_LUT4_I1_I2_SB_LUT4_I1_I0[27]
.sym 45826 soc.simpleuart_reg_div_do[27]
.sym 45827 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[27]
.sym 45830 soc.simpleuart.send_dummy_SB_LUT4_I1_I2_SB_LUT4_I1_I0[28]
.sym 45832 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[28]
.sym 45833 soc.simpleuart_reg_div_do[28]
.sym 45836 soc.simpleuart.send_dummy_SB_LUT4_I1_I2_SB_LUT4_I1_I0[29]
.sym 45838 soc.simpleuart_reg_div_do[29]
.sym 45839 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[29]
.sym 45842 soc.simpleuart.send_dummy_SB_LUT4_I1_I2_SB_LUT4_I1_I0[30]
.sym 45844 soc.simpleuart_reg_div_do[30]
.sym 45845 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[30]
.sym 45848 $nextpnr_ICESTORM_LC_57$I3
.sym 45850 soc.simpleuart_reg_div_do[31]
.sym 45851 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[31]
.sym 45856 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 45857 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[10]
.sym 45858 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 45859 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 45860 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 45861 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 45862 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[31]
.sym 45863 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 45867 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[6]
.sym 45869 soc.simpleuart_reg_div_do[26]
.sym 45870 soc.simpleuart_reg_div_do[24]
.sym 45871 iomem_wdata[17]
.sym 45872 soc.simpleuart_reg_div_do[27]
.sym 45876 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 45879 soc.simpleuart_reg_div_do[16]
.sym 45880 soc.simpleuart_reg_div_do[31]
.sym 45881 iomem_wdata[15]
.sym 45883 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 45884 soc.simpleuart_reg_div_do[8]
.sym 45885 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[15]
.sym 45887 soc.simpleuart_reg_div_do[21]
.sym 45888 soc.cpu.mem_la_wdata[6]
.sym 45889 soc.simpleuart_reg_div_do[31]
.sym 45891 iomem_wdata[5]
.sym 45892 $nextpnr_ICESTORM_LC_57$I3
.sym 45913 soc.simpleuart_reg_div_do[25]
.sym 45914 soc.simpleuart_reg_div_do[30]
.sym 45917 soc.simpleuart_reg_div_do[27]
.sym 45918 soc.simpleuart_reg_div_do[26]
.sym 45921 soc.simpleuart_reg_div_do[24]
.sym 45923 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 45927 soc.simpleuart_reg_div_do[29]
.sym 45933 $nextpnr_ICESTORM_LC_57$I3
.sym 45936 soc.simpleuart_reg_div_do[26]
.sym 45945 soc.simpleuart_reg_div_do[29]
.sym 45948 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 45956 soc.simpleuart_reg_div_do[27]
.sym 45963 soc.simpleuart_reg_div_do[25]
.sym 45967 soc.simpleuart_reg_div_do[24]
.sym 45974 soc.simpleuart_reg_div_do[30]
.sym 45976 soc.cpu.do_waitirq_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O[1]_$glb_ce
.sym 45977 clk$SB_IO_IN_$glb_clk
.sym 45978 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 45979 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[17]
.sym 45980 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 45981 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[18]
.sym 45982 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 45983 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 45984 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[20]
.sym 45985 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[22]
.sym 45986 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 45989 soc.cpu.pcpi_rs2[22]
.sym 45992 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 45993 iomem_addr[8]
.sym 45994 soc.simpleuart_reg_div_do[10]
.sym 45997 soc.simpleuart_reg_div_do[6]
.sym 45998 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 45999 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 46001 soc.simpleuart_reg_div_do[5]
.sym 46003 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[21]
.sym 46004 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[19]
.sym 46005 iomem_wdata[31]
.sym 46006 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 46007 iomem_wdata[23]
.sym 46008 soc.simpleuart_reg_div_do[23]
.sym 46010 soc.simpleuart_reg_div_do[30]
.sym 46011 UART_RX_SB_LUT4_I1_O[2]
.sym 46013 soc.simpleuart_reg_div_do[30]
.sym 46014 UART_RX_SB_LUT4_I1_O[2]
.sym 46022 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[2]
.sym 46024 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 46026 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 46030 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[0]
.sym 46031 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 46032 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 46035 soc.simpleuart_reg_div_do[28]
.sym 46038 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 46039 soc.cpu.pcpi_rs2[16]
.sym 46043 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 46044 soc.cpu.alu_out_SB_LUT4_O_25_I1[2]
.sym 46045 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[0]
.sym 46046 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 46048 soc.cpu.mem_la_wdata[6]
.sym 46050 soc.cpu.pcpi_rs2[22]
.sym 46053 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 46054 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[0]
.sym 46056 soc.cpu.pcpi_rs2[16]
.sym 46062 soc.simpleuart_reg_div_do[28]
.sym 46065 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 46066 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 46067 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 46068 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 46083 soc.cpu.alu_out_SB_LUT4_O_25_I1[2]
.sym 46085 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[0]
.sym 46086 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[2]
.sym 46090 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 46091 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[2]
.sym 46092 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 46095 soc.cpu.pcpi_rs2[22]
.sym 46096 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[0]
.sym 46097 soc.cpu.mem_la_wdata[6]
.sym 46099 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 46100 clk$SB_IO_IN_$glb_clk
.sym 46102 iomem_wdata[6]
.sym 46103 iomem_wdata[3]
.sym 46104 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[15]
.sym 46105 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[16]
.sym 46106 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[23]
.sym 46107 iomem_wdata[5]
.sym 46108 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[21]
.sym 46109 iomem_wdata[7]
.sym 46117 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 46122 soc.cpu.mem_rdata_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]
.sym 46123 iomem_addr[16]
.sym 46124 soc.simpleuart_reg_div_do[0]
.sym 46126 soc.simpleuart_reg_div_do[25]
.sym 46127 soc.cpu.reg_pc[4]
.sym 46128 soc.cpu.next_pc[7]
.sym 46129 soc.cpu.cpuregs_raddr2[2]
.sym 46130 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_25_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 46131 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 46132 soc.simpleuart_reg_div_do[28]
.sym 46133 soc.simpleuart_reg_div_do[19]
.sym 46134 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[22]
.sym 46135 soc.cpu.reg_pc[3]
.sym 46136 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 46145 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 46147 soc.cpu.decoded_imm[0]
.sym 46149 iomem_wdata[25]
.sym 46150 iomem_wdata[24]
.sym 46152 soc.cpu.cpuregs_rs1[5]
.sym 46160 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 46165 soc.cpu.instr_retirq
.sym 46168 soc.cpu.latched_compr_SB_LUT4_I1_1_I3[0]
.sym 46170 iomem_wdata[29]
.sym 46171 iomem_wdata[28]
.sym 46172 iomem_wdata[27]
.sym 46173 soc.cpu.cpu_state[2]
.sym 46179 iomem_wdata[24]
.sym 46182 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 46183 soc.cpu.cpuregs_rs1[5]
.sym 46184 soc.cpu.cpu_state[2]
.sym 46185 soc.cpu.instr_retirq
.sym 46188 iomem_wdata[27]
.sym 46195 iomem_wdata[29]
.sym 46200 iomem_wdata[25]
.sym 46207 soc.cpu.decoded_imm[0]
.sym 46209 soc.cpu.latched_compr_SB_LUT4_I1_1_I3[0]
.sym 46220 iomem_wdata[28]
.sym 46222 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 46223 clk$SB_IO_IN_$glb_clk
.sym 46224 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 46225 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[19]
.sym 46227 soc.simpleuart_reg_div_do[23]
.sym 46235 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[7]
.sym 46237 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 46238 soc.cpu.cpuregs_rs1[5]
.sym 46239 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 46240 soc.simpleuart_reg_div_do[15]
.sym 46242 soc.simpleuart_reg_div_do[14]
.sym 46243 soc.simpleuart_reg_div_do[27]
.sym 46244 iomem_wdata[20]
.sym 46245 soc.simpleuart_reg_div_do[29]
.sym 46246 soc.simpleuart_reg_div_do[9]
.sym 46247 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_24_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 46248 soc.simpleuart_reg_div_do[13]
.sym 46249 soc.cpu.alu_out_q[11]
.sym 46250 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 46251 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[16]
.sym 46252 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[0]
.sym 46253 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 46254 soc.simpleuart_reg_div_do[25]
.sym 46258 soc.cpu.pcpi_rs2[16]
.sym 46259 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 46260 soc.simpleuart_reg_div_do[28]
.sym 46267 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2_SB_LUT4_O_I2[2]
.sym 46270 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 46271 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 46273 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 46276 soc.cpu.irq_pending[5]
.sym 46277 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 46279 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 46280 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 46282 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2_SB_LUT4_O_I2[3]
.sym 46283 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 46285 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_22_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 46287 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 46288 soc.cpu.cpu_state[3]
.sym 46289 soc.cpu.cpu_state[4]
.sym 46292 soc.cpu.irq_pending[0]
.sym 46293 soc.cpu.cpu_state[2]
.sym 46295 soc.cpu.irq_pending[7]
.sym 46297 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 46299 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 46300 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_22_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 46301 soc.cpu.cpu_state[3]
.sym 46302 soc.cpu.cpu_state[4]
.sym 46305 soc.cpu.irq_pending[0]
.sym 46306 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 46307 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 46323 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 46324 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 46325 soc.cpu.cpu_state[2]
.sym 46326 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 46329 soc.cpu.cpu_state[4]
.sym 46330 soc.cpu.cpu_state[3]
.sym 46331 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 46332 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 46335 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 46336 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2_SB_LUT4_O_I2[2]
.sym 46337 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2_SB_LUT4_O_I2[3]
.sym 46338 soc.cpu.irq_pending[5]
.sym 46341 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 46342 soc.cpu.irq_pending[7]
.sym 46343 soc.cpu.cpu_state[4]
.sym 46344 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 46346 clk$SB_IO_IN_$glb_clk
.sym 46347 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 46349 soc.cpu.next_pc[3]
.sym 46351 soc.simpleuart_reg_div_do[19]
.sym 46353 soc.cpu.next_pc[4]
.sym 46357 iomem_addr[16]
.sym 46358 soc.cpu.reg_pc[11]
.sym 46359 soc.cpu.decoded_imm[2]
.sym 46361 soc.simpleuart_reg_div_do[26]
.sym 46362 soc.cpu.mem_rdata_SB_LUT4_O_5_I0_SB_LUT4_O_I3[3]
.sym 46363 iomem_addr[16]
.sym 46365 iomem_addr[5]
.sym 46369 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 46372 soc.cpu.latched_is_lb_SB_LUT4_I3_I2[0]
.sym 46374 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1[2]
.sym 46375 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 46376 soc.simpleuart_reg_div_do[31]
.sym 46378 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 46379 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2[2]
.sym 46380 soc.cpu.mem_la_wdata[6]
.sym 46381 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2[1]
.sym 46382 soc.cpu.alu_out_q[1]
.sym 46383 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 46389 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2[1]
.sym 46390 soc.cpu.latched_is_lb_SB_LUT4_I3_I2[0]
.sym 46391 soc.cpu.cpu_state[6]
.sym 46392 soc.cpu.irq_pending[4]
.sym 46393 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2_SB_LUT4_O_1_I3[3]
.sym 46394 soc.cpu.latched_stalu
.sym 46396 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 46397 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I2[3]
.sym 46398 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 46399 soc.cpu.irq_mask[4]
.sym 46400 soc.cpu.reg_out[7]
.sym 46401 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 46402 soc.cpu.latched_stalu
.sym 46404 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I2[2]
.sym 46405 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 46406 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_27_I3[1]
.sym 46407 soc.cpu.alu_out_q[7]
.sym 46408 soc.cpu.reg_out[7]
.sym 46409 soc.cpu.latched_compr_SB_LUT4_I1_1_O[1]
.sym 46410 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2[0]
.sym 46411 soc.cpu.reg_out[4]
.sym 46412 soc.cpu.alu_out_q[3]
.sym 46413 soc.cpu.reg_out[3]
.sym 46414 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 46415 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 46417 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_24_I3[1]
.sym 46418 soc.cpu.alu_out_q[4]
.sym 46420 soc.cpu.latched_compr_SB_LUT4_I1_O[3]
.sym 46422 soc.cpu.latched_compr_SB_LUT4_I1_O[3]
.sym 46423 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_27_I3[1]
.sym 46424 soc.cpu.latched_compr_SB_LUT4_I1_1_O[1]
.sym 46425 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 46428 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_24_I3[1]
.sym 46430 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 46431 soc.cpu.reg_out[7]
.sym 46434 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 46435 soc.cpu.latched_stalu
.sym 46436 soc.cpu.alu_out_q[7]
.sym 46437 soc.cpu.reg_out[7]
.sym 46440 soc.cpu.latched_is_lb_SB_LUT4_I3_I2[0]
.sym 46441 soc.cpu.cpu_state[6]
.sym 46442 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I2[3]
.sym 46443 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I2[2]
.sym 46446 soc.cpu.alu_out_q[4]
.sym 46447 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 46448 soc.cpu.reg_out[4]
.sym 46449 soc.cpu.latched_stalu
.sym 46452 soc.cpu.irq_pending[4]
.sym 46453 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2_SB_LUT4_O_1_I3[3]
.sym 46454 soc.cpu.irq_mask[4]
.sym 46455 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 46458 soc.cpu.latched_stalu
.sym 46459 soc.cpu.reg_out[3]
.sym 46460 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 46461 soc.cpu.alu_out_q[3]
.sym 46464 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2[0]
.sym 46465 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2[1]
.sym 46469 clk$SB_IO_IN_$glb_clk
.sym 46470 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 46471 soc.cpu.reg_out[6]
.sym 46472 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[0]
.sym 46473 soc.cpu.next_pc[6]
.sym 46474 soc.cpu.next_pc[2]
.sym 46477 soc.cpu.reg_out[4]
.sym 46484 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 46486 soc.simpleuart_reg_div_do[19]
.sym 46487 soc.cpu.irq_mask[4]
.sym 46489 soc.simpleuart_reg_div_do[10]
.sym 46492 iomem_wdata[31]
.sym 46494 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 46495 UART_RX_SB_LUT4_I1_O[2]
.sym 46496 UART_RX_SB_LUT4_I1_O[2]
.sym 46497 soc.simpleuart_reg_div_do[30]
.sym 46498 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 46499 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[4]
.sym 46500 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_23_I3[1]
.sym 46501 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_25_I3[1]
.sym 46502 soc.cpu.next_pc[15]
.sym 46503 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_23_I3[1]
.sym 46504 soc.cpu.cpu_state[4]
.sym 46506 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 46512 soc.cpu.cpu_state[2]
.sym 46514 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_24_I3[2]
.sym 46515 soc.cpu.latched_stalu
.sym 46516 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 46517 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1[0]
.sym 46519 soc.cpu.alu_out_q[6]
.sym 46520 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_28_I3[2]
.sym 46522 soc.cpu.alu_out_q[3]
.sym 46523 soc.cpu.latched_stalu
.sym 46524 soc.cpu.alu_out_q[4]
.sym 46526 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_28_I3[1]
.sym 46527 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_25_I3[1]
.sym 46528 soc.cpu.reg_out[6]
.sym 46529 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_24_I3[1]
.sym 46531 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_25_I3[2]
.sym 46533 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1[2]
.sym 46534 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 46535 soc.cpu.reg_out[3]
.sym 46536 soc.cpu.reg_out[6]
.sym 46537 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 46542 soc.cpu.reg_out[4]
.sym 46545 soc.cpu.latched_stalu
.sym 46546 soc.cpu.alu_out_q[3]
.sym 46547 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 46548 soc.cpu.reg_out[3]
.sym 46551 soc.cpu.reg_out[4]
.sym 46552 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 46553 soc.cpu.alu_out_q[4]
.sym 46554 soc.cpu.latched_stalu
.sym 46557 soc.cpu.reg_out[6]
.sym 46558 soc.cpu.latched_stalu
.sym 46559 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 46560 soc.cpu.alu_out_q[6]
.sym 46563 soc.cpu.alu_out_q[6]
.sym 46564 soc.cpu.latched_stalu
.sym 46565 soc.cpu.reg_out[6]
.sym 46566 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 46570 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1[0]
.sym 46571 soc.cpu.cpu_state[2]
.sym 46572 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1[2]
.sym 46575 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_25_I3[2]
.sym 46576 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 46578 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_25_I3[1]
.sym 46581 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_24_I3[2]
.sym 46583 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 46584 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_24_I3[1]
.sym 46587 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_28_I3[1]
.sym 46588 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 46589 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_28_I3[2]
.sym 46592 clk$SB_IO_IN_$glb_clk
.sym 46593 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 46594 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[4]
.sym 46595 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2[2]
.sym 46596 soc.cpu.reg_out[5]
.sym 46597 soc.cpu.next_pc[8]
.sym 46598 soc.cpu.next_pc[5]
.sym 46599 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1[2]
.sym 46600 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_26_I3[2]
.sym 46601 soc.cpu.reg_out[3]
.sym 46604 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 46605 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[12]
.sym 46608 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I2[0]
.sym 46609 soc.cpu.cpu_state[6]
.sym 46610 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_29_I3[1]
.sym 46612 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1[0]
.sym 46614 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[12]
.sym 46616 soc.cpu.cpu_state[2]
.sym 46618 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_25_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 46619 soc.cpu.alu_out_q[8]
.sym 46620 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1[0]
.sym 46621 soc.cpu.cpuregs_raddr2[2]
.sym 46622 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2[0]
.sym 46623 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 46624 soc.cpu.reg_pc[5]
.sym 46625 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[5]
.sym 46626 soc.cpu.reg_pc[4]
.sym 46627 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[6]
.sym 46628 soc.cpu.reg_pc[3]
.sym 46629 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 46635 soc.cpu.alu_out_q[8]
.sym 46637 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2[3]
.sym 46638 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[1]
.sym 46640 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_24_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 46641 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 46642 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_27_I3[1]
.sym 46644 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_27_I3[2]
.sym 46645 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 46646 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2[3]
.sym 46647 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 46649 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2[2]
.sym 46650 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2[2]
.sym 46651 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[4]
.sym 46652 soc.cpu.latched_compr_SB_LUT4_I1_O[4]
.sym 46653 soc.cpu.cpu_state[4]
.sym 46654 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 46656 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_26_I3[1]
.sym 46659 soc.cpu.reg_out[8]
.sym 46660 soc.cpu.latched_stalu
.sym 46662 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 46663 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_23_I3[1]
.sym 46664 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 46665 soc.cpu.latched_compr_SB_LUT4_I1_1_O[1]
.sym 46666 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2[3]
.sym 46669 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 46674 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_23_I3[1]
.sym 46675 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2[3]
.sym 46676 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 46677 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 46680 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 46681 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_26_I3[1]
.sym 46682 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 46683 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[1]
.sym 46686 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_27_I3[1]
.sym 46687 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 46689 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_27_I3[2]
.sym 46692 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2[3]
.sym 46693 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2[2]
.sym 46694 soc.cpu.cpu_state[4]
.sym 46695 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_24_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 46698 soc.cpu.latched_compr_SB_LUT4_I1_O[4]
.sym 46699 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2[2]
.sym 46700 soc.cpu.latched_compr_SB_LUT4_I1_1_O[1]
.sym 46701 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2[3]
.sym 46704 soc.cpu.latched_stalu
.sym 46705 soc.cpu.reg_out[8]
.sym 46706 soc.cpu.alu_out_q[8]
.sym 46707 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 46713 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[4]
.sym 46714 soc.cpu.do_waitirq_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O[1]_$glb_ce
.sym 46715 clk$SB_IO_IN_$glb_clk
.sym 46716 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 46717 soc.cpu.reg_out[8]
.sym 46718 soc.cpu.next_pc[10]
.sym 46719 soc.cpu.reg_out[11]
.sym 46720 soc.cpu.next_pc[15]
.sym 46721 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2[3]
.sym 46722 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2[3]
.sym 46723 soc.cpu.next_pc[11]
.sym 46724 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I2[2]
.sym 46726 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[0]
.sym 46728 soc.cpu.latched_compr_SB_LUT4_I1_1_O[1]
.sym 46731 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 46732 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2[2]
.sym 46734 soc.cpu.reg_out[3]
.sym 46737 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 46738 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2[2]
.sym 46741 soc.simpleuart_reg_div_do[26]
.sym 46742 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2[3]
.sym 46743 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 46744 soc.cpu.reg_pc[11]
.sym 46745 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1[2]
.sym 46746 soc.cpu.reg_pc[8]
.sym 46747 soc.cpu.cpu_state[3]
.sym 46748 soc.cpu.cpuregs_wrdata[5]
.sym 46749 soc.cpu.alu_out_q[11]
.sym 46750 soc.cpu.alu_out_q[5]
.sym 46751 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2[0]
.sym 46752 soc.simpleuart_reg_div_do[28]
.sym 46759 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 46760 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2[1]
.sym 46764 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_20_I3[2]
.sym 46766 iomem_wdata[26]
.sym 46767 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_20_I3[1]
.sym 46769 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 46770 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_23_I3[1]
.sym 46772 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 46773 iomem_wdata[30]
.sym 46774 soc.cpu.reg_out[8]
.sym 46775 soc.cpu.alu_out_q[11]
.sym 46776 soc.cpu.reg_out[11]
.sym 46777 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 46778 soc.cpu.latched_stalu
.sym 46779 soc.cpu.alu_out_q[8]
.sym 46784 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 46785 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_23_I3[2]
.sym 46786 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 46791 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2[1]
.sym 46792 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 46793 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_20_I3[1]
.sym 46794 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 46798 iomem_wdata[30]
.sym 46803 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_20_I3[2]
.sym 46804 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 46805 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_20_I3[1]
.sym 46809 soc.cpu.alu_out_q[8]
.sym 46810 soc.cpu.reg_out[8]
.sym 46811 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 46812 soc.cpu.latched_stalu
.sym 46816 iomem_wdata[26]
.sym 46821 soc.cpu.alu_out_q[11]
.sym 46822 soc.cpu.reg_out[11]
.sym 46823 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 46824 soc.cpu.latched_stalu
.sym 46827 soc.cpu.reg_out[11]
.sym 46828 soc.cpu.alu_out_q[11]
.sym 46829 soc.cpu.latched_stalu
.sym 46830 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 46833 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_23_I3[1]
.sym 46834 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_23_I3[2]
.sym 46835 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 46837 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 46838 clk$SB_IO_IN_$glb_clk
.sym 46839 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 46840 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1[2]
.sym 46841 soc.cpu.next_pc[14]
.sym 46842 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_21_I3[2]
.sym 46843 soc.cpu.reg_out[14]
.sym 46844 soc.cpu.reg_out[10]
.sym 46845 soc.cpu.reg_out[9]
.sym 46846 soc.cpu.next_pc[9]
.sym 46847 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1[2]
.sym 46853 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 46854 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[17]
.sym 46856 soc.simpleuart_reg_div_do[30]
.sym 46857 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I2[2]
.sym 46859 soc.cpu.decoded_imm[4]
.sym 46860 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 46861 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_19_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 46862 soc.cpu.decoded_imm[3]
.sym 46864 soc.cpu.cpuregs_wrdata[9]
.sym 46865 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[10]
.sym 46866 soc.cpu.cpu_state[2]
.sym 46867 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 46868 soc.cpu.latched_is_lb_SB_LUT4_I3_I2[0]
.sym 46869 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 46870 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 46871 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_29_I3[1]
.sym 46872 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 46873 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_17_I3[1]
.sym 46874 soc.cpu.alu_out_q[1]
.sym 46875 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[7]
.sym 46882 soc.cpu.latched_stalu
.sym 46883 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 46884 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2[3]
.sym 46887 soc.cpu.latched_compr_SB_LUT4_I1_O[8]
.sym 46889 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2_SB_LUT4_O_I2[2]
.sym 46890 soc.cpu.latched_stalu
.sym 46891 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[10]
.sym 46895 soc.cpu.alu_out_q[14]
.sym 46896 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[7]
.sym 46898 soc.cpu.alu_out_q[9]
.sym 46900 soc.cpu.reg_out[14]
.sym 46901 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2[2]
.sym 46903 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 46906 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 46908 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 46909 soc.cpu.latched_compr_SB_LUT4_I1_1_O[1]
.sym 46910 soc.cpu.reg_out[9]
.sym 46911 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_22_I3[1]
.sym 46916 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[7]
.sym 46920 soc.cpu.reg_out[14]
.sym 46921 soc.cpu.latched_stalu
.sym 46922 soc.cpu.alu_out_q[14]
.sym 46923 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 46926 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 46927 soc.cpu.latched_stalu
.sym 46928 soc.cpu.reg_out[9]
.sym 46929 soc.cpu.alu_out_q[9]
.sym 46932 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_22_I3[1]
.sym 46933 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 46934 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2_SB_LUT4_O_I2[2]
.sym 46935 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 46938 soc.cpu.latched_compr_SB_LUT4_I1_O[8]
.sym 46939 soc.cpu.latched_compr_SB_LUT4_I1_1_O[1]
.sym 46940 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2[2]
.sym 46941 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2[3]
.sym 46944 soc.cpu.reg_out[14]
.sym 46945 soc.cpu.latched_stalu
.sym 46946 soc.cpu.alu_out_q[14]
.sym 46947 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 46950 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 46951 soc.cpu.latched_stalu
.sym 46952 soc.cpu.reg_out[9]
.sym 46953 soc.cpu.alu_out_q[9]
.sym 46956 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[10]
.sym 46960 soc.cpu.do_waitirq_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O[1]_$glb_ce
.sym 46961 clk$SB_IO_IN_$glb_clk
.sym 46962 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 46964 soc.cpu.latched_store_SB_LUT4_I3_1_O[1]
.sym 46965 soc.cpu.reg_out[15]
.sym 46966 soc.cpu.reg_out[13]
.sym 46967 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[9]
.sym 46969 soc.cpu.next_pc[13]
.sym 46970 soc.cpu.next_pc[12]
.sym 46971 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 46973 soc.cpu.compressed_instr_SB_LUT4_I1_O[23]
.sym 46975 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1[0]
.sym 46978 soc.cpu.alu_out_SB_LUT4_O_26_I1[1]
.sym 46979 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1[2]
.sym 46982 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 46983 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[24]
.sym 46984 soc.cpu.next_pc[14]
.sym 46985 soc.cpu.decoded_imm[3]
.sym 46986 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 46987 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_23_I3[1]
.sym 46988 soc.cpu.cpu_state[4]
.sym 46990 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 46991 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[4]
.sym 46992 soc.cpu.decoded_imm[2]
.sym 46993 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_25_I3[1]
.sym 46994 soc.cpu.decoded_imm[7]
.sym 46995 UART_RX_SB_LUT4_I1_O[2]
.sym 46996 soc.cpu.latched_store_SB_LUT4_I1_O[1]
.sym 46997 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_22_I3[1]
.sym 46998 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 47004 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_22_I3[1]
.sym 47005 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_17_I3[2]
.sym 47006 soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I2[1]
.sym 47011 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2[2]
.sym 47012 soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I2[2]
.sym 47014 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_22_I3[2]
.sym 47016 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 47018 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2[1]
.sym 47019 soc.cpu.latched_stalu
.sym 47021 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 47022 soc.cpu.alu_out_q[13]
.sym 47023 soc.cpu.reg_out[13]
.sym 47024 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_17_I3[1]
.sym 47025 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_18_I3[2]
.sym 47028 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[12]
.sym 47030 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_18_I3[1]
.sym 47031 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 47032 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[5]
.sym 47035 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 47038 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_18_I3[2]
.sym 47039 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 47040 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_18_I3[1]
.sym 47043 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2[1]
.sym 47045 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2[2]
.sym 47046 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 47049 soc.cpu.latched_stalu
.sym 47050 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 47051 soc.cpu.alu_out_q[13]
.sym 47052 soc.cpu.reg_out[13]
.sym 47057 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[12]
.sym 47061 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 47062 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_17_I3[2]
.sym 47063 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_17_I3[1]
.sym 47067 soc.cpu.reg_out[13]
.sym 47068 soc.cpu.latched_stalu
.sym 47069 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 47070 soc.cpu.alu_out_q[13]
.sym 47073 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 47074 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_22_I3[2]
.sym 47075 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_22_I3[1]
.sym 47079 soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I2[2]
.sym 47080 soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I2[1]
.sym 47081 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[5]
.sym 47083 soc.cpu.do_waitirq_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O[1]_$glb_ce
.sym 47084 clk$SB_IO_IN_$glb_clk
.sym 47085 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 47086 soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I2[1]
.sym 47087 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[1]
.sym 47088 soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I2[1]
.sym 47089 soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I2[1]
.sym 47090 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_17_I3[1]
.sym 47091 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_26_I3[1]
.sym 47092 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_23_I3[1]
.sym 47093 soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I2[2]
.sym 47096 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 47098 soc.cpu.decoded_imm[18]
.sym 47100 soc.cpu.next_pc[29]
.sym 47101 soc.cpu.cpu_state[6]
.sym 47104 soc.simpleuart_reg_div_do[30]
.sym 47105 soc.cpu.next_pc[19]
.sym 47106 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[28]
.sym 47107 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_O
.sym 47109 soc.cpu.reg_out[15]
.sym 47110 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 47111 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_17_I3[1]
.sym 47112 soc.cpu.cpuregs.regs.0.0.1_RADDR
.sym 47113 soc.cpu.decoder_trigger
.sym 47114 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[9]
.sym 47115 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[6]
.sym 47116 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_18_I3[1]
.sym 47117 soc.cpu.cpuregs_raddr2[2]
.sym 47118 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[5]
.sym 47119 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[8]
.sym 47120 soc.cpu.compressed_instr_SB_LUT4_I1_O[13]
.sym 47121 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[13]
.sym 47127 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1[2]
.sym 47128 soc.cpu.compressed_instr_SB_LUT4_I1_O[1]
.sym 47129 soc.cpu.decoder_trigger
.sym 47130 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 47131 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 47133 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1[0]
.sym 47136 soc.cpu.latched_store_SB_LUT4_I3_1_O[1]
.sym 47137 soc.cpu.cpu_state[6]
.sym 47139 soc.cpu.latched_store_SB_LUT4_I1_O[2]
.sym 47140 soc.cpu.compressed_instr_SB_LUT4_I1_O[5]
.sym 47144 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[1]
.sym 47146 soc.cpu.alu_out_q[1]
.sym 47147 soc.cpu.latched_stalu
.sym 47148 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[5]
.sym 47149 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 47150 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 47152 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 47155 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 47156 soc.cpu.latched_store_SB_LUT4_I1_O[1]
.sym 47157 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 47160 soc.cpu.decoder_trigger
.sym 47162 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 47163 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[1]
.sym 47167 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1[2]
.sym 47168 soc.cpu.cpu_state[6]
.sym 47169 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1[0]
.sym 47172 soc.cpu.compressed_instr_SB_LUT4_I1_O[5]
.sym 47173 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 47174 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 47175 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[5]
.sym 47178 soc.cpu.latched_store_SB_LUT4_I1_O[2]
.sym 47179 soc.cpu.latched_store_SB_LUT4_I1_O[1]
.sym 47180 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 47184 soc.cpu.latched_store_SB_LUT4_I3_1_O[1]
.sym 47185 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 47186 soc.cpu.latched_stalu
.sym 47187 soc.cpu.alu_out_q[1]
.sym 47190 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 47191 soc.cpu.latched_stalu
.sym 47192 soc.cpu.alu_out_q[1]
.sym 47193 soc.cpu.latched_store_SB_LUT4_I3_1_O[1]
.sym 47196 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 47197 soc.cpu.compressed_instr_SB_LUT4_I1_O[1]
.sym 47198 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 47199 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 47202 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[1]
.sym 47203 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 47205 soc.cpu.decoder_trigger
.sym 47207 clk$SB_IO_IN_$glb_clk
.sym 47208 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 47210 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 47211 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 47212 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 47213 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[4]
.sym 47214 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[5]
.sym 47215 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[6]
.sym 47216 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[7]
.sym 47219 soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[1]
.sym 47221 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[0]
.sym 47223 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_O
.sym 47227 soc.cpu.compressed_instr
.sym 47229 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[0]
.sym 47230 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[1]
.sym 47231 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 47233 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 47234 soc.cpu.compressed_instr_SB_LUT4_I1_O[14]
.sym 47236 soc.cpu.next_pc[28]
.sym 47237 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[2]
.sym 47238 soc.cpu.decoded_imm_j[3]
.sym 47239 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 47240 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I3[1]
.sym 47243 soc.cpu.compressed_instr_SB_LUT4_I1_O[21]
.sym 47244 soc.cpu.next_pc[27]
.sym 47253 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 47259 soc.cpu.compressed_instr_SB_LUT4_I3_O[1]
.sym 47261 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 47263 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[4]
.sym 47266 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[6]
.sym 47270 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 47274 soc.cpu.compressed_instr
.sym 47278 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[5]
.sym 47279 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 47280 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[7]
.sym 47282 soc.cpu.compressed_instr_SB_CARRY_I0_CO[1]
.sym 47284 soc.cpu.compressed_instr
.sym 47285 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 47288 soc.cpu.compressed_instr_SB_CARRY_I0_CO[2]
.sym 47290 soc.cpu.compressed_instr_SB_LUT4_I3_O[1]
.sym 47291 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 47292 soc.cpu.compressed_instr_SB_CARRY_I0_CO[1]
.sym 47294 soc.cpu.compressed_instr_SB_CARRY_I0_CO[3]
.sym 47297 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 47298 soc.cpu.compressed_instr_SB_CARRY_I0_CO[2]
.sym 47300 soc.cpu.compressed_instr_SB_CARRY_I0_CO[4]
.sym 47302 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 47304 soc.cpu.compressed_instr_SB_CARRY_I0_CO[3]
.sym 47306 soc.cpu.compressed_instr_SB_CARRY_I0_CO[5]
.sym 47309 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[4]
.sym 47310 soc.cpu.compressed_instr_SB_CARRY_I0_CO[4]
.sym 47312 soc.cpu.compressed_instr_SB_CARRY_I0_CO[6]
.sym 47315 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[5]
.sym 47316 soc.cpu.compressed_instr_SB_CARRY_I0_CO[5]
.sym 47318 soc.cpu.compressed_instr_SB_CARRY_I0_CO[7]
.sym 47321 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[6]
.sym 47322 soc.cpu.compressed_instr_SB_CARRY_I0_CO[6]
.sym 47324 soc.cpu.compressed_instr_SB_CARRY_I0_CO[8]
.sym 47327 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[7]
.sym 47328 soc.cpu.compressed_instr_SB_CARRY_I0_CO[7]
.sym 47332 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[8]
.sym 47333 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[9]
.sym 47334 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[10]
.sym 47335 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[11]
.sym 47336 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[12]
.sym 47337 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[13]
.sym 47338 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[14]
.sym 47339 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[15]
.sym 47343 soc.cpu.alu_out_q[28]
.sym 47344 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O[1]
.sym 47345 soc.cpu.latched_store_SB_LUT4_I1_O[1]
.sym 47348 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_19_I3[1]
.sym 47350 soc.cpu.compressed_instr_SB_LUT4_I1_O[2]
.sym 47351 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 47352 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 47353 soc.cpu.decoded_imm_j[4]
.sym 47356 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 47357 soc.cpu.decoded_imm[17]
.sym 47358 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[10]
.sym 47359 soc.cpu.decoded_imm[18]
.sym 47360 soc.cpu.decoded_imm_j[8]
.sym 47361 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[15]
.sym 47362 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 47363 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[19]
.sym 47365 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[1]
.sym 47366 soc.cpu.decoded_imm[19]
.sym 47367 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[7]
.sym 47368 soc.cpu.compressed_instr_SB_CARRY_I0_CO[8]
.sym 47376 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[10]
.sym 47378 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[13]
.sym 47385 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[15]
.sym 47386 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[9]
.sym 47389 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[8]
.sym 47399 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[11]
.sym 47400 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[12]
.sym 47404 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[14]
.sym 47405 soc.cpu.compressed_instr_SB_CARRY_I0_CO[9]
.sym 47408 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[8]
.sym 47409 soc.cpu.compressed_instr_SB_CARRY_I0_CO[8]
.sym 47411 soc.cpu.compressed_instr_SB_CARRY_I0_CO[10]
.sym 47413 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[9]
.sym 47415 soc.cpu.compressed_instr_SB_CARRY_I0_CO[9]
.sym 47417 soc.cpu.compressed_instr_SB_CARRY_I0_CO[11]
.sym 47419 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[10]
.sym 47421 soc.cpu.compressed_instr_SB_CARRY_I0_CO[10]
.sym 47423 soc.cpu.compressed_instr_SB_CARRY_I0_CO[12]
.sym 47426 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[11]
.sym 47427 soc.cpu.compressed_instr_SB_CARRY_I0_CO[11]
.sym 47429 soc.cpu.compressed_instr_SB_CARRY_I0_CO[13]
.sym 47432 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[12]
.sym 47433 soc.cpu.compressed_instr_SB_CARRY_I0_CO[12]
.sym 47435 soc.cpu.compressed_instr_SB_CARRY_I0_CO[14]
.sym 47438 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[13]
.sym 47439 soc.cpu.compressed_instr_SB_CARRY_I0_CO[13]
.sym 47441 soc.cpu.compressed_instr_SB_CARRY_I0_CO[15]
.sym 47444 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[14]
.sym 47445 soc.cpu.compressed_instr_SB_CARRY_I0_CO[14]
.sym 47447 soc.cpu.compressed_instr_SB_CARRY_I0_CO[16]
.sym 47450 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[15]
.sym 47451 soc.cpu.compressed_instr_SB_CARRY_I0_CO[15]
.sym 47455 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[16]
.sym 47456 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[17]
.sym 47457 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[18]
.sym 47458 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[19]
.sym 47459 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[20]
.sym 47460 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[21]
.sym 47461 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[22]
.sym 47462 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[23]
.sym 47466 soc.cpu.compressed_instr_SB_LUT4_I1_O[26]
.sym 47467 soc.cpu.compressed_instr_SB_LUT4_I1_O[8]
.sym 47469 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[14]
.sym 47470 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[13]
.sym 47471 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[11]
.sym 47472 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[10]
.sym 47473 soc.cpu.compressed_instr_SB_LUT4_I1_O[10]
.sym 47474 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 47475 soc.cpu.compressed_instr_SB_LUT4_I1_O[11]
.sym 47477 soc.cpu.compressed_instr_SB_LUT4_I1_O[12]
.sym 47478 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 47479 soc.cpu.decoded_imm[2]
.sym 47480 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[20]
.sym 47481 soc.cpu.decoded_imm[7]
.sym 47482 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 47483 UART_RX_SB_LUT4_I1_O[2]
.sym 47484 soc.cpu.reg_pc[31]
.sym 47485 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 47486 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[23]
.sym 47487 soc.cpu.compressed_instr_SB_LUT4_I1_O[16]
.sym 47488 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[16]
.sym 47489 soc.cpu.cpu_state[4]
.sym 47490 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[17]
.sym 47491 soc.cpu.compressed_instr_SB_CARRY_I0_CO[16]
.sym 47504 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[22]
.sym 47508 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[18]
.sym 47511 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[21]
.sym 47512 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[23]
.sym 47513 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[20]
.sym 47516 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[16]
.sym 47522 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[17]
.sym 47524 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[19]
.sym 47528 soc.cpu.compressed_instr_SB_CARRY_I0_CO[17]
.sym 47531 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[16]
.sym 47532 soc.cpu.compressed_instr_SB_CARRY_I0_CO[16]
.sym 47534 soc.cpu.compressed_instr_SB_CARRY_I0_CO[18]
.sym 47537 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[17]
.sym 47538 soc.cpu.compressed_instr_SB_CARRY_I0_CO[17]
.sym 47540 soc.cpu.compressed_instr_SB_CARRY_I0_CO[19]
.sym 47542 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[18]
.sym 47544 soc.cpu.compressed_instr_SB_CARRY_I0_CO[18]
.sym 47546 soc.cpu.compressed_instr_SB_CARRY_I0_CO[20]
.sym 47549 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[19]
.sym 47550 soc.cpu.compressed_instr_SB_CARRY_I0_CO[19]
.sym 47552 soc.cpu.compressed_instr_SB_CARRY_I0_CO[21]
.sym 47554 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[20]
.sym 47556 soc.cpu.compressed_instr_SB_CARRY_I0_CO[20]
.sym 47558 soc.cpu.compressed_instr_SB_CARRY_I0_CO[22]
.sym 47560 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[21]
.sym 47562 soc.cpu.compressed_instr_SB_CARRY_I0_CO[21]
.sym 47564 soc.cpu.compressed_instr_SB_CARRY_I0_CO[23]
.sym 47566 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[22]
.sym 47568 soc.cpu.compressed_instr_SB_CARRY_I0_CO[22]
.sym 47570 soc.cpu.compressed_instr_SB_CARRY_I0_CO[24]
.sym 47572 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[23]
.sym 47574 soc.cpu.compressed_instr_SB_CARRY_I0_CO[23]
.sym 47578 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[24]
.sym 47579 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[25]
.sym 47580 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[26]
.sym 47581 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[27]
.sym 47582 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[28]
.sym 47583 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[29]
.sym 47584 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[30]
.sym 47585 soc.cpu.decoded_imm[1]
.sym 47588 soc.cpu.compressed_instr_SB_LUT4_I1_O[27]
.sym 47590 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 47591 soc.cpu.reg_out[19]
.sym 47592 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 47594 soc.cpu.cpu_state[2]
.sym 47595 soc.cpu.compressed_instr
.sym 47596 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 47597 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[17]
.sym 47598 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 47600 soc.cpu.cpu_state[6]
.sym 47601 soc.cpu.decoded_imm[16]
.sym 47602 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[16]
.sym 47603 soc.cpu.cpuregs.regs.0.0.1_RADDR
.sym 47604 soc.cpu.cpuregs_raddr2[2]
.sym 47605 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[24]
.sym 47606 soc.cpu.cpuregs.regs.1.0.0_RDATA_8_SB_DFFSR_Q_R
.sym 47607 soc.cpu.mem_do_rinst
.sym 47608 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_10_I3[1]
.sym 47609 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 47610 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[22]
.sym 47611 soc.cpu.compressed_instr_SB_LUT4_I1_O[22]
.sym 47612 soc.cpu.decoder_trigger
.sym 47613 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[20]
.sym 47614 soc.cpu.compressed_instr_SB_CARRY_I0_CO[24]
.sym 47621 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[26]
.sym 47623 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[30]
.sym 47628 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[25]
.sym 47629 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[24]
.sym 47632 soc.cpu.cpuregs.regs.1.0.0_RDATA_8_SB_DFFSR_Q_R
.sym 47640 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[28]
.sym 47643 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[29]
.sym 47648 soc.cpu.cpuregs.wen
.sym 47650 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[27]
.sym 47651 soc.cpu.compressed_instr_SB_CARRY_I0_CO[25]
.sym 47653 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[24]
.sym 47655 soc.cpu.compressed_instr_SB_CARRY_I0_CO[24]
.sym 47657 soc.cpu.compressed_instr_SB_CARRY_I0_CO[26]
.sym 47659 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[25]
.sym 47661 soc.cpu.compressed_instr_SB_CARRY_I0_CO[25]
.sym 47663 soc.cpu.compressed_instr_SB_CARRY_I0_CO[27]
.sym 47666 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[26]
.sym 47667 soc.cpu.compressed_instr_SB_CARRY_I0_CO[26]
.sym 47669 soc.cpu.compressed_instr_SB_CARRY_I0_CO[28]
.sym 47671 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[27]
.sym 47673 soc.cpu.compressed_instr_SB_CARRY_I0_CO[27]
.sym 47675 soc.cpu.compressed_instr_SB_CARRY_I0_CO[29]
.sym 47677 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[28]
.sym 47679 soc.cpu.compressed_instr_SB_CARRY_I0_CO[28]
.sym 47681 soc.cpu.compressed_instr_SB_CARRY_I0_CO[30]
.sym 47684 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[29]
.sym 47685 soc.cpu.compressed_instr_SB_CARRY_I0_CO[29]
.sym 47690 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[30]
.sym 47691 soc.cpu.compressed_instr_SB_CARRY_I0_CO[30]
.sym 47695 soc.cpu.cpuregs.wen
.sym 47699 clk$SB_IO_IN_$glb_clk
.sym 47700 soc.cpu.cpuregs.regs.1.0.0_RDATA_8_SB_DFFSR_Q_R
.sym 47701 soc.cpu.cpuregs.regs.1.0.0_RDATA_8_SB_DFFSR_Q_R
.sym 47702 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_I0_O[1]
.sym 47703 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 47704 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_I0_O[0]
.sym 47705 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_I0_O[2]
.sym 47706 soc.cpu.cpuregs_raddr2[0]
.sym 47707 soc.cpu.cpuregs.regs.0.0.0_RADDR
.sym 47708 soc.cpu.cpuregs_raddr2[2]
.sym 47710 soc.cpu.mem_state_SB_DFFESR_Q_R
.sym 47712 soc.cpu.alu_out_q[29]
.sym 47713 soc.cpu.compressed_instr_SB_LUT4_I1_O[24]
.sym 47714 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I1[3]
.sym 47715 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[26]
.sym 47716 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 47719 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 47720 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 47722 soc.cpu.mem_do_rinst
.sym 47723 soc.cpu.compressed_instr_SB_LUT4_I1_O[28]
.sym 47724 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[15]
.sym 47725 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[30]
.sym 47726 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[28]
.sym 47727 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[27]
.sym 47728 soc.cpu.next_pc[27]
.sym 47729 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[27]
.sym 47730 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 47731 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[29]
.sym 47732 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 47733 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[30]
.sym 47734 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 47735 soc.cpu.next_pc[28]
.sym 47736 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[27]
.sym 47742 soc.cpu.compressed_instr_SB_LUT4_I1_O[20]
.sym 47743 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[25]
.sym 47744 soc.cpu.compressed_instr_SB_LUT4_I1_O[17]
.sym 47745 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_O[2]
.sym 47746 soc.cpu.decoded_imm_j[6]
.sym 47750 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[20]
.sym 47751 soc.cpu.compressed_instr_SB_LUT4_I1_O[25]
.sym 47752 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_O[1]
.sym 47753 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 47754 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 47756 soc.cpu.decoded_imm_j[7]
.sym 47758 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[16]
.sym 47759 soc.cpu.compressed_instr_SB_LUT4_I1_O[16]
.sym 47760 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[17]
.sym 47764 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 47765 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3[1]
.sym 47768 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 47769 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 47770 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[22]
.sym 47771 soc.cpu.compressed_instr_SB_LUT4_I1_O[22]
.sym 47772 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 47775 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 47776 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_O[1]
.sym 47778 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_O[2]
.sym 47781 soc.cpu.decoded_imm_j[7]
.sym 47782 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 47783 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3[1]
.sym 47784 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 47787 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[16]
.sym 47788 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 47789 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 47790 soc.cpu.compressed_instr_SB_LUT4_I1_O[16]
.sym 47793 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 47794 soc.cpu.compressed_instr_SB_LUT4_I1_O[17]
.sym 47795 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 47796 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[17]
.sym 47799 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 47800 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 47801 soc.cpu.compressed_instr_SB_LUT4_I1_O[22]
.sym 47802 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[22]
.sym 47805 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 47806 soc.cpu.decoded_imm_j[6]
.sym 47807 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3[1]
.sym 47808 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 47811 soc.cpu.compressed_instr_SB_LUT4_I1_O[20]
.sym 47812 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[20]
.sym 47813 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 47814 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 47817 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[25]
.sym 47818 soc.cpu.compressed_instr_SB_LUT4_I1_O[25]
.sym 47819 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 47820 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 47821 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 47822 clk$SB_IO_IN_$glb_clk
.sym 47823 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_O_$glb_sr
.sym 47824 soc.cpu.cpuregs.regs.0.0.1_RADDR
.sym 47825 soc.cpu.decoded_imm[9]
.sym 47826 soc.cpu.next_pc[23]
.sym 47827 soc.cpu.next_pc[17]
.sym 47828 soc.cpu.decoded_imm[17]
.sym 47829 soc.cpu.cpuregs.regs.0.0.1_RADDR_2
.sym 47830 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 47831 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I2[2]
.sym 47832 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I1_I2[2]
.sym 47836 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 47837 soc.cpu.cpuregs.regs.0.0.0_RADDR
.sym 47839 soc.cpu.reg_pc[22]
.sym 47840 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_O[1]
.sym 47841 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_O[2]
.sym 47842 soc.cpu.decoded_imm_j[6]
.sym 47843 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 47844 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O[1]
.sym 47845 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2[3]
.sym 47846 soc.cpu.cpuregs.regs.0.0.0_RADDR_3[0]
.sym 47847 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 47848 soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[1]
.sym 47849 soc.cpu.decoded_imm[17]
.sym 47850 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 47851 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3[1]
.sym 47852 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_13_I3[1]
.sym 47853 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 47854 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 47855 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 47856 soc.cpu.decoded_imm_j[8]
.sym 47857 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[1]
.sym 47858 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[29]
.sym 47859 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[26]
.sym 47865 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 47867 soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I2[1]
.sym 47869 soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[1]
.sym 47871 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[22]
.sym 47872 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 47873 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_14_I3[2]
.sym 47876 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I2[1]
.sym 47878 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[17]
.sym 47879 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I2[1]
.sym 47881 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[1]
.sym 47883 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[20]
.sym 47884 soc.cpu.decoder_trigger
.sym 47888 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I2[2]
.sym 47889 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[16]
.sym 47890 soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I2[2]
.sym 47893 soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[2]
.sym 47894 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_14_I3[1]
.sym 47896 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I2[2]
.sym 47898 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 47899 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_14_I3[2]
.sym 47900 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_14_I3[1]
.sym 47904 soc.cpu.decoder_trigger
.sym 47906 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 47907 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[1]
.sym 47910 soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[1]
.sym 47912 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[22]
.sym 47913 soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[2]
.sym 47917 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[20]
.sym 47918 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I2[1]
.sym 47919 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I2[2]
.sym 47923 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 47924 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[1]
.sym 47925 soc.cpu.decoder_trigger
.sym 47928 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[16]
.sym 47929 soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I2[1]
.sym 47931 soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I2[2]
.sym 47934 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[17]
.sym 47935 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I2[2]
.sym 47936 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I2[1]
.sym 47940 soc.cpu.decoder_trigger
.sym 47941 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[1]
.sym 47942 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 47944 soc.cpu.do_waitirq_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O[1]_$glb_ce
.sym 47945 clk$SB_IO_IN_$glb_clk
.sym 47946 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 47947 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_I0_O[0]
.sym 47948 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 47949 soc.cpu.reg_out[26]
.sym 47950 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I1[0]
.sym 47951 soc.cpu.cpuregs.regs.0.0.1_RDATA_14_SB_LUT4_O_I3[2]
.sym 47952 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_I0_O[2]
.sym 47953 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_I0_O[3]
.sym 47954 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 47956 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O[1]
.sym 47960 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 47961 soc.cpu.decoded_imm_j[9]
.sym 47964 soc.cpu.reg_out[17]
.sym 47965 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_8_I3[1]
.sym 47966 soc.cpu.reg_out[16]
.sym 47967 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1[3]
.sym 47969 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2[1]
.sym 47971 soc.cpu.reg_pc[31]
.sym 47972 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 47973 soc.mem_rdata[29]
.sym 47974 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[23]
.sym 47975 soc.cpu.reg_pc[31]
.sym 47977 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 47979 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 47980 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I1[0]
.sym 47981 soc.cpu.cpu_state[4]
.sym 47982 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 47990 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[23]
.sym 47992 soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[1]
.sym 47993 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[29]
.sym 47994 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 47995 soc.cpu.compressed_instr_SB_LUT4_I1_O[29]
.sym 47997 soc.cpu.compressed_instr_SB_LUT4_I1_O[30]
.sym 47998 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 48002 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 48003 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[29]
.sym 48004 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 48005 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[30]
.sym 48006 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_9_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 48007 soc.cpu.cpu_state[4]
.sym 48009 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I1_SB_LUT4_O_1_I3[2]
.sym 48010 soc.cpu.compressed_instr_SB_LUT4_I1_O[23]
.sym 48011 soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[2]
.sym 48012 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[23]
.sym 48013 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_7_I3[1]
.sym 48014 soc.cpu.decoder_trigger
.sym 48016 soc.cpu.reg_out[24]
.sym 48017 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[1]
.sym 48021 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 48022 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 48023 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[29]
.sym 48024 soc.cpu.compressed_instr_SB_LUT4_I1_O[29]
.sym 48027 soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[2]
.sym 48029 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[23]
.sym 48030 soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[1]
.sym 48034 soc.cpu.cpu_state[4]
.sym 48035 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_9_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 48036 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I1_SB_LUT4_O_1_I3[2]
.sym 48039 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[29]
.sym 48045 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[23]
.sym 48046 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 48047 soc.cpu.compressed_instr_SB_LUT4_I1_O[23]
.sym 48048 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 48051 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 48052 soc.cpu.compressed_instr_SB_LUT4_I1_O[30]
.sym 48053 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[30]
.sym 48054 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 48057 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_7_I3[1]
.sym 48059 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 48060 soc.cpu.reg_out[24]
.sym 48063 soc.cpu.decoder_trigger
.sym 48065 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 48066 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[1]
.sym 48067 soc.cpu.do_waitirq_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O[1]_$glb_ce
.sym 48068 clk$SB_IO_IN_$glb_clk
.sym 48069 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 48070 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I3_SB_LUT4_O_I1[2]
.sym 48071 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2[2]
.sym 48072 soc.cpu.cpuregs.regs.0.0.1_RDATA_14_SB_DFFSR_Q_R
.sym 48073 soc.cpu.reg_out[31]
.sym 48074 soc.cpu.reg_out[24]
.sym 48075 soc.cpu.next_pc[30]
.sym 48076 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 48077 soc.cpu.next_pc[31]
.sym 48083 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 48084 soc.cpu.cpuregs.regs.0.0.1_RADDR_3[3]
.sym 48086 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_7_I3[1]
.sym 48087 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 48089 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 48090 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 48092 soc.cpu.cpu_state[6]
.sym 48094 soc.cpu.alu_out_q[25]
.sym 48095 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I1_SB_LUT4_O_1_I3[2]
.sym 48096 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 48099 soc.cpu.decoded_imm[12]
.sym 48100 soc.cpu.decoder_trigger
.sym 48101 soc.cpu.decoded_imm[19]
.sym 48102 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 48103 soc.cpu.next_pc[24]
.sym 48104 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[24]
.sym 48111 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_I3[1]
.sym 48112 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 48113 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[1]
.sym 48115 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_1_I3[2]
.sym 48116 soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 48118 soc.cpu.decoder_trigger
.sym 48119 soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 48120 soc.cpu.irq_pending[24]
.sym 48121 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 48123 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 48124 soc.cpu.alu_out_q[31]
.sym 48125 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_I3[2]
.sym 48128 soc.cpu.latched_stalu
.sym 48129 soc.cpu.cpu_state[4]
.sym 48132 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 48134 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 48136 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_1_I3[1]
.sym 48137 soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[2]
.sym 48138 soc.cpu.reg_out[31]
.sym 48139 soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 48140 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[29]
.sym 48142 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[30]
.sym 48145 soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 48146 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[30]
.sym 48147 soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 48150 soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[2]
.sym 48152 soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 48153 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[29]
.sym 48157 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 48158 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[1]
.sym 48159 soc.cpu.decoder_trigger
.sym 48162 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 48163 soc.cpu.cpu_state[4]
.sym 48164 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 48165 soc.cpu.irq_pending[24]
.sym 48168 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[1]
.sym 48169 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 48171 soc.cpu.decoder_trigger
.sym 48175 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_1_I3[1]
.sym 48176 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 48177 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_1_I3[2]
.sym 48180 soc.cpu.alu_out_q[31]
.sym 48181 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 48182 soc.cpu.reg_out[31]
.sym 48183 soc.cpu.latched_stalu
.sym 48186 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 48187 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_I3[1]
.sym 48188 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_I3[2]
.sym 48190 soc.cpu.do_waitirq_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O[1]_$glb_ce
.sym 48191 clk$SB_IO_IN_$glb_clk
.sym 48192 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 48193 soc.cpu.cpuregs.regs.0.0.1_RADDR_1
.sym 48194 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I1[1]
.sym 48195 soc.cpu.reg_out[30]
.sym 48196 soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[2]
.sym 48197 soc.cpu.next_pc[25]
.sym 48198 soc.cpu.reg_out[25]
.sym 48199 soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 48200 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_I0_O[1]
.sym 48205 soc.cpu.do_waitirq_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 48206 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 48207 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[1]
.sym 48208 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 48209 soc.cpu.instr_retirq
.sym 48211 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[1]
.sym 48213 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]
.sym 48214 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 48215 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I1_I2[1]
.sym 48216 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 48217 soc.cpu.cpuregs.regs.0.0.1_RDATA_14_SB_DFFSR_Q_R
.sym 48218 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[28]
.sym 48219 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[27]
.sym 48220 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[27]
.sym 48221 soc.cpu.reg_out[24]
.sym 48222 soc.mem_rdata[28]
.sym 48224 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 48226 soc.cpu.next_pc[28]
.sym 48227 soc.cpu.next_pc[27]
.sym 48228 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[30]
.sym 48234 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 48236 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[27]
.sym 48238 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[25]
.sym 48239 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I3_SB_LUT4_O_I1[3]
.sym 48241 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[30]
.sym 48242 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I3_SB_LUT4_O_I1[2]
.sym 48244 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[27]
.sym 48245 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[27]
.sym 48246 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 48247 soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 48248 soc.cpu.irq_pending[30]
.sym 48249 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 48250 soc.cpu.cpu_state[2]
.sym 48252 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I3_SB_LUT4_O_I1[1]
.sym 48253 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_O_I3[2]
.sym 48254 soc.cpu.alu_out_q[25]
.sym 48255 soc.cpu.reg_out[25]
.sym 48256 soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 48260 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 48261 soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[2]
.sym 48262 soc.cpu.latched_stalu
.sym 48263 soc.cpu.compressed_instr_SB_LUT4_I1_O[27]
.sym 48264 soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[1]
.sym 48267 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[25]
.sym 48268 soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[1]
.sym 48269 soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[2]
.sym 48273 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_O_I3[2]
.sym 48274 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 48275 soc.cpu.irq_pending[30]
.sym 48280 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[30]
.sym 48285 soc.cpu.latched_stalu
.sym 48286 soc.cpu.alu_out_q[25]
.sym 48287 soc.cpu.reg_out[25]
.sym 48288 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 48291 soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 48292 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[27]
.sym 48293 soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 48297 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 48298 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[27]
.sym 48299 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 48300 soc.cpu.compressed_instr_SB_LUT4_I1_O[27]
.sym 48305 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[27]
.sym 48309 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I3_SB_LUT4_O_I1[3]
.sym 48310 soc.cpu.cpu_state[2]
.sym 48311 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I3_SB_LUT4_O_I1[2]
.sym 48312 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I3_SB_LUT4_O_I1[1]
.sym 48313 soc.cpu.do_waitirq_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O[1]_$glb_ce
.sym 48314 clk$SB_IO_IN_$glb_clk
.sym 48315 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 48316 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3[2]
.sym 48317 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I3[3]
.sym 48318 soc.cpu.decoded_imm[12]
.sym 48319 soc.cpu.decoded_imm[19]
.sym 48320 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 48321 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3[3]
.sym 48322 soc.cpu.decoded_imm[13]
.sym 48323 soc.cpu.decoded_imm[14]
.sym 48328 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_5_I3[1]
.sym 48329 soc.cpu.alu_out_SB_LUT4_O_25_I1[1]
.sym 48330 soc.cpu.cpuregs_waddr[1]
.sym 48331 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I1[1]
.sym 48332 soc.cpu.cpuregs_waddr[2]
.sym 48333 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 48334 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[25]
.sym 48335 soc.cpu.cpuregs.regs.0.0.1_RADDR_1
.sym 48336 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 48338 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 48339 soc.cpu.decoded_imm[0]
.sym 48340 soc.cpu.reg_out[30]
.sym 48342 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 48343 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3[1]
.sym 48345 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 48347 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[26]
.sym 48348 soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[1]
.sym 48349 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[1]
.sym 48350 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_6_I3[1]
.sym 48358 soc.cpu.latched_stalu
.sym 48359 soc.cpu.reg_out[28]
.sym 48361 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_3_I3[1]
.sym 48363 soc.cpu.cpuregs.wen
.sym 48365 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 48369 soc.cpu.reg_out[29]
.sym 48370 soc.cpu.reg_out[25]
.sym 48371 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[26]
.sym 48372 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 48373 soc.cpu.compressed_instr_SB_LUT4_I1_O[26]
.sym 48374 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 48376 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_6_I3[2]
.sym 48377 soc.cpu.cpuregs.regs.0.0.1_RDATA_14_SB_DFFSR_Q_R
.sym 48379 soc.cpu.alu_out_q[25]
.sym 48380 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_2_I3[1]
.sym 48382 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 48384 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_6_I3[1]
.sym 48385 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_3_I3[2]
.sym 48387 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 48388 soc.cpu.alu_out_q[28]
.sym 48391 soc.cpu.reg_out[29]
.sym 48392 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 48393 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_2_I3[1]
.sym 48397 soc.cpu.cpuregs.wen
.sym 48402 soc.cpu.reg_out[28]
.sym 48404 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_3_I3[1]
.sym 48405 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 48408 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 48409 soc.cpu.reg_out[25]
.sym 48410 soc.cpu.latched_stalu
.sym 48411 soc.cpu.alu_out_q[25]
.sym 48414 soc.cpu.reg_out[28]
.sym 48415 soc.cpu.latched_stalu
.sym 48416 soc.cpu.alu_out_q[28]
.sym 48417 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 48420 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_6_I3[2]
.sym 48422 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 48423 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_6_I3[1]
.sym 48426 soc.cpu.compressed_instr_SB_LUT4_I1_O[26]
.sym 48427 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[26]
.sym 48428 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 48429 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 48432 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 48434 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_3_I3[2]
.sym 48435 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_3_I3[1]
.sym 48437 clk$SB_IO_IN_$glb_clk
.sym 48438 soc.cpu.cpuregs.regs.0.0.1_RDATA_14_SB_DFFSR_Q_R
.sym 48440 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D[0]
.sym 48441 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_O
.sym 48442 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_6_I3[1]
.sym 48443 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 48444 soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 48445 soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[2]
.sym 48446 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_2_I3[1]
.sym 48454 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 48456 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[2]
.sym 48464 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 48474 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D[0]
.sym 48482 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 48483 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[26]
.sym 48484 soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[2]
.sym 48486 soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[1]
.sym 48490 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 48492 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 48498 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_4_I3[1]
.sym 48501 soc.cpu.reg_out[27]
.sym 48505 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 48506 soc.cpu.decoder_trigger
.sym 48508 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 48509 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[1]
.sym 48525 soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[2]
.sym 48527 soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[1]
.sym 48528 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[26]
.sym 48537 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[1]
.sym 48538 soc.cpu.decoder_trigger
.sym 48540 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 48543 soc.cpu.reg_out[27]
.sym 48545 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 48546 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_4_I3[1]
.sym 48556 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 48557 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 48558 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 48559 soc.cpu.do_waitirq_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O[1]_$glb_ce
.sym 48560 clk$SB_IO_IN_$glb_clk
.sym 48561 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 48575 soc.cpu.instr_jalr
.sym 48577 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_6_I3[1]
.sym 48579 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 48580 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 48582 soc.cpu.cpuregs_waddr[3]
.sym 48583 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 48584 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 48585 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_O
.sym 48592 soc.cpu.decoder_trigger
.sym 48596 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_2_I3[1]
.sym 48698 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 48699 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 48700 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 48702 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 48703 soc.cpu.instr_maskirq
.sym 48706 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 48752 SEG[3]$SB_IO_OUT
.sym 48779 SEG[3]$SB_IO_OUT
.sym 48816 $PACKER_VCC_NET
.sym 48824 SEG[1]$SB_IO_OUT
.sym 48847 $PACKER_VCC_NET
.sym 48881 SEG[1]$SB_IO_OUT
.sym 48882 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 48893 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 48932 soc.simpleuart_reg_div_do[23]
.sym 49034 UART_RX$SB_IO_IN
.sym 49039 iomem_wdata[1]
.sym 49041 iomem_wdata[0]
.sym 49042 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 49046 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 49049 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 49050 soc.cpu.mem_rdata_SB_LUT4_O_14_I0[0]
.sym 49051 soc.cpu.mem_rdata_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 49054 flash_clk_SB_LUT4_I3_O[2]
.sym 49056 iomem_wdata[9]
.sym 49058 iomem_wdata[15]
.sym 49081 UART_RX$SB_IO_IN
.sym 49084 soc.simpleuart.send_dummy_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 49089 soc.cpu.cpuregs_raddr2[3]
.sym 49093 iomem_wdata[0]
.sym 49094 UART_RX$SB_IO_IN
.sym 49099 soc.simpleuart.recv_divcnt[2]
.sym 49100 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[12]
.sym 49102 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 49113 soc.simpleuart_reg_div_do[5]
.sym 49118 soc.simpleuart_reg_div_do[2]
.sym 49120 soc.simpleuart_reg_div_do[1]
.sym 49122 soc.simpleuart_reg_div_do[3]
.sym 49126 soc.simpleuart_reg_div_do[0]
.sym 49129 soc.simpleuart_reg_div_do[4]
.sym 49133 soc.simpleuart_reg_div_do[8]
.sym 49139 soc.simpleuart_reg_div_do[6]
.sym 49148 soc.simpleuart_reg_div_do[4]
.sym 49152 soc.simpleuart_reg_div_do[1]
.sym 49160 soc.simpleuart_reg_div_do[3]
.sym 49166 soc.simpleuart_reg_div_do[6]
.sym 49172 soc.simpleuart_reg_div_do[5]
.sym 49177 soc.simpleuart_reg_div_do[0]
.sym 49184 soc.simpleuart_reg_div_do[8]
.sym 49188 soc.simpleuart_reg_div_do[2]
.sym 49197 soc.simpleuart.recv_divcnt[2]
.sym 49198 soc.simpleuart.recv_divcnt[3]
.sym 49199 soc.simpleuart.recv_divcnt[4]
.sym 49200 soc.simpleuart.recv_divcnt[5]
.sym 49201 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O[2]
.sym 49202 soc.simpleuart.recv_divcnt[7]
.sym 49207 UART_RX_SB_LUT4_I1_O[2]
.sym 49211 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I0_I3[1]
.sym 49214 soc.simpleuart_reg_div_do[2]
.sym 49216 soc.simpleuart_reg_div_do[1]
.sym 49218 soc.simpleuart_reg_div_do[3]
.sym 49220 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[23]
.sym 49224 UART_RX$SB_IO_IN
.sym 49225 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 49226 iomem_wdata[3]
.sym 49236 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 49238 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 49241 soc.simpleuart.recv_divcnt[1]
.sym 49242 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 49243 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 49245 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 49247 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 49248 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 49249 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[0]
.sym 49254 soc.simpleuart.recv_divcnt[2]
.sym 49255 soc.simpleuart.recv_divcnt[3]
.sym 49257 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I0_I3[1]
.sym 49259 soc.simpleuart.recv_divcnt[7]
.sym 49264 soc.simpleuart.recv_divcnt[4]
.sym 49265 soc.simpleuart.recv_divcnt[5]
.sym 49266 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O[2]
.sym 49268 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 49270 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I0_I3[1]
.sym 49271 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[0]
.sym 49274 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 49276 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 49277 soc.simpleuart.recv_divcnt[1]
.sym 49280 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 49282 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 49283 soc.simpleuart.recv_divcnt[2]
.sym 49286 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 49288 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 49289 soc.simpleuart.recv_divcnt[3]
.sym 49292 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 49294 soc.simpleuart.recv_divcnt[4]
.sym 49295 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 49298 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 49300 soc.simpleuart.recv_divcnt[5]
.sym 49301 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 49304 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 49306 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O[2]
.sym 49307 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 49310 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 49312 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 49313 soc.simpleuart.recv_divcnt[7]
.sym 49318 soc.simpleuart.recv_divcnt[8]
.sym 49319 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 49320 soc.simpleuart.recv_divcnt[10]
.sym 49321 soc.simpleuart.recv_divcnt[11]
.sym 49322 soc.simpleuart.recv_divcnt[12]
.sym 49323 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[1]
.sym 49324 soc.simpleuart.recv_divcnt[14]
.sym 49325 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 49328 soc.cpu.cpuregs_raddr2[0]
.sym 49330 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 49331 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O[2]
.sym 49332 iomem_wdata[8]
.sym 49333 soc.spimemio.dout_data[3]
.sym 49335 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O[0]
.sym 49336 iomem_wdata[11]
.sym 49338 iomem_addr[4]
.sym 49339 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_E
.sym 49341 iomem_wdata[4]
.sym 49342 iomem_wdata[14]
.sym 49343 soc.simpleuart_reg_div_do[2]
.sym 49345 iomem_wdata[3]
.sym 49346 soc.simpleuart.recv_divcnt[4]
.sym 49352 iomem_addr[3]
.sym 49354 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 49359 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 49360 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[13]
.sym 49361 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[15]
.sym 49363 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 49368 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[14]
.sym 49372 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[11]
.sym 49375 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[12]
.sym 49376 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 49378 soc.simpleuart.recv_divcnt[11]
.sym 49382 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 49383 soc.simpleuart.recv_divcnt[8]
.sym 49385 soc.simpleuart.recv_divcnt[10]
.sym 49387 soc.simpleuart.recv_divcnt[12]
.sym 49388 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[1]
.sym 49389 soc.simpleuart.recv_divcnt[14]
.sym 49390 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[10]
.sym 49391 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 49393 soc.simpleuart.recv_divcnt[8]
.sym 49394 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 49397 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[9]
.sym 49399 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 49400 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 49403 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[10]
.sym 49405 soc.simpleuart.recv_divcnt[10]
.sym 49406 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[10]
.sym 49409 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[11]
.sym 49411 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[11]
.sym 49412 soc.simpleuart.recv_divcnt[11]
.sym 49415 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[12]
.sym 49417 soc.simpleuart.recv_divcnt[12]
.sym 49418 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[12]
.sym 49421 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[13]
.sym 49423 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[1]
.sym 49424 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[13]
.sym 49427 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[14]
.sym 49429 soc.simpleuart.recv_divcnt[14]
.sym 49430 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[14]
.sym 49433 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[15]
.sym 49435 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[15]
.sym 49436 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 49441 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 49442 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 49443 soc.simpleuart.recv_divcnt[18]
.sym 49444 soc.simpleuart.recv_divcnt[19]
.sym 49445 soc.simpleuart.recv_divcnt[20]
.sym 49446 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 49447 soc.simpleuart.recv_divcnt[22]
.sym 49448 soc.simpleuart.recv_divcnt[23]
.sym 49453 soc.simpleuart_reg_div_do[4]
.sym 49454 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[14]
.sym 49456 soc.simpleuart.recv_divcnt[11]
.sym 49460 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[11]
.sym 49461 soc.cpu.mem_rdata_SB_LUT4_O_6_I0_SB_LUT4_O_I3[3]
.sym 49464 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[13]
.sym 49465 soc.simpleuart_reg_div_do[7]
.sym 49466 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O[0]
.sym 49467 iomem_wdata[7]
.sym 49469 soc.simpleuart.recv_divcnt[12]
.sym 49470 soc.simpleuart.recv_divcnt[22]
.sym 49471 UART_RX$SB_IO_IN
.sym 49472 iomem_addr[10]
.sym 49474 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 49476 soc.simpleuart.recv_divcnt[5]
.sym 49477 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[15]
.sym 49488 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[19]
.sym 49490 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[23]
.sym 49491 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[21]
.sym 49498 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[22]
.sym 49499 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 49501 soc.simpleuart.recv_divcnt[19]
.sym 49502 soc.simpleuart.recv_divcnt[20]
.sym 49503 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 49505 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[20]
.sym 49506 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 49507 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[18]
.sym 49508 soc.simpleuart.recv_divcnt[18]
.sym 49509 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[16]
.sym 49511 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[17]
.sym 49512 soc.simpleuart.recv_divcnt[22]
.sym 49513 soc.simpleuart.recv_divcnt[23]
.sym 49514 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[16]
.sym 49516 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 49517 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[16]
.sym 49520 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[17]
.sym 49522 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[17]
.sym 49523 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 49526 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[18]
.sym 49528 soc.simpleuart.recv_divcnt[18]
.sym 49529 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[18]
.sym 49532 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[19]
.sym 49534 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[19]
.sym 49535 soc.simpleuart.recv_divcnt[19]
.sym 49538 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[20]
.sym 49540 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[20]
.sym 49541 soc.simpleuart.recv_divcnt[20]
.sym 49544 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[21]
.sym 49546 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[21]
.sym 49547 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 49550 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[22]
.sym 49552 soc.simpleuart.recv_divcnt[22]
.sym 49553 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[22]
.sym 49556 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[23]
.sym 49558 soc.simpleuart.recv_divcnt[23]
.sym 49559 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[23]
.sym 49564 soc.simpleuart.recv_divcnt[24]
.sym 49565 soc.simpleuart.recv_divcnt[25]
.sym 49566 soc.simpleuart.recv_divcnt[26]
.sym 49567 soc.simpleuart.recv_divcnt[27]
.sym 49568 soc.simpleuart.recv_divcnt[28]
.sym 49569 soc.simpleuart.recv_divcnt[29]
.sym 49570 soc.simpleuart.recv_divcnt[30]
.sym 49571 soc.simpleuart.recv_divcnt[31]
.sym 49576 iomem_addr[7]
.sym 49578 iomem_wdata[5]
.sym 49581 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 49582 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 49583 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_21_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 49584 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 49586 iomem_addr[9]
.sym 49589 soc.simpleuart.recv_divcnt[2]
.sym 49590 soc.simpleuart.recv_divcnt[19]
.sym 49591 soc.simpleuart.recv_divcnt[29]
.sym 49592 soc.simpleuart.recv_divcnt[20]
.sym 49593 soc.simpleuart.recv_divcnt[10]
.sym 49595 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[0]
.sym 49596 iomem_addr[14]
.sym 49597 soc.simpleuart.recv_divcnt[24]
.sym 49598 soc.simpleuart.recv_divcnt[23]
.sym 49599 soc.simpleuart.recv_divcnt[25]
.sym 49600 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[23]
.sym 49611 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[31]
.sym 49622 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[26]
.sym 49623 soc.simpleuart.recv_divcnt[26]
.sym 49624 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[28]
.sym 49625 soc.simpleuart.recv_divcnt[28]
.sym 49626 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[25]
.sym 49627 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[24]
.sym 49628 soc.simpleuart.recv_divcnt[31]
.sym 49629 soc.simpleuart.recv_divcnt[24]
.sym 49630 soc.simpleuart.recv_divcnt[25]
.sym 49631 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[29]
.sym 49632 soc.simpleuart.recv_divcnt[27]
.sym 49633 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[27]
.sym 49634 soc.simpleuart.recv_divcnt[29]
.sym 49635 soc.simpleuart.recv_divcnt[30]
.sym 49636 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[30]
.sym 49637 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[24]
.sym 49639 soc.simpleuart.recv_divcnt[24]
.sym 49640 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[24]
.sym 49643 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[25]
.sym 49645 soc.simpleuart.recv_divcnt[25]
.sym 49646 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[25]
.sym 49649 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[26]
.sym 49651 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[26]
.sym 49652 soc.simpleuart.recv_divcnt[26]
.sym 49655 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[27]
.sym 49657 soc.simpleuart.recv_divcnt[27]
.sym 49658 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[27]
.sym 49661 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[28]
.sym 49663 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[28]
.sym 49664 soc.simpleuart.recv_divcnt[28]
.sym 49667 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[29]
.sym 49669 soc.simpleuart.recv_divcnt[29]
.sym 49670 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[29]
.sym 49673 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[30]
.sym 49675 soc.simpleuart.recv_divcnt[30]
.sym 49676 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[30]
.sym 49679 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 49681 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[31]
.sym 49682 soc.simpleuart.recv_divcnt[31]
.sym 49687 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[20]
.sym 49688 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 49689 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[19]
.sym 49690 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[22]
.sym 49691 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[16]
.sym 49692 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[2]
.sym 49693 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[27]
.sym 49694 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 49705 iomem_wdata[21]
.sym 49710 soc.simpleuart_reg_div_do[23]
.sym 49711 iomem_wdata[6]
.sym 49712 UART_RX$SB_IO_IN
.sym 49713 iomem_wdata[3]
.sym 49714 soc.simpleuart_reg_div_do[20]
.sym 49715 soc.simpleuart.recv_divcnt[28]
.sym 49716 soc.simpleuart_reg_div_do[17]
.sym 49717 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 49718 soc.simpleuart_reg_div_do[18]
.sym 49719 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[23]
.sym 49720 soc.simpleuart_reg_div_do[22]
.sym 49721 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 49722 soc.cpu.instr_timer
.sym 49723 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 49729 soc.simpleuart_reg_div_do[4]
.sym 49732 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 49733 soc.simpleuart_reg_div_do[5]
.sym 49734 soc.simpleuart_reg_div_do[10]
.sym 49735 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O[2]
.sym 49737 soc.simpleuart_reg_div_do[6]
.sym 49739 soc.simpleuart_reg_div_do[19]
.sym 49740 soc.simpleuart.recv_divcnt[22]
.sym 49741 soc.simpleuart.recv_divcnt[12]
.sym 49742 soc.simpleuart.recv_divcnt[30]
.sym 49743 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 49744 soc.simpleuart_reg_div_do[22]
.sym 49745 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 49746 soc.simpleuart.recv_divcnt[5]
.sym 49747 soc.simpleuart_reg_div_do[30]
.sym 49748 soc.simpleuart.recv_divcnt[4]
.sym 49749 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 49750 soc.simpleuart.recv_divcnt[19]
.sym 49752 soc.simpleuart_reg_div_do[31]
.sym 49753 soc.simpleuart_reg_div_do[16]
.sym 49754 soc.simpleuart_reg_div_do[12]
.sym 49755 soc.simpleuart_reg_div_do[23]
.sym 49756 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 49758 soc.simpleuart.recv_divcnt[23]
.sym 49759 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 49761 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 49762 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 49763 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 49764 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 49768 soc.simpleuart_reg_div_do[10]
.sym 49773 soc.simpleuart_reg_div_do[16]
.sym 49774 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 49775 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 49776 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 49779 soc.simpleuart_reg_div_do[4]
.sym 49780 soc.simpleuart.recv_divcnt[5]
.sym 49781 soc.simpleuart_reg_div_do[5]
.sym 49782 soc.simpleuart.recv_divcnt[4]
.sym 49785 soc.simpleuart_reg_div_do[19]
.sym 49786 soc.simpleuart.recv_divcnt[30]
.sym 49787 soc.simpleuart.recv_divcnt[19]
.sym 49788 soc.simpleuart_reg_div_do[30]
.sym 49791 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O[2]
.sym 49792 soc.simpleuart_reg_div_do[6]
.sym 49793 soc.simpleuart_reg_div_do[12]
.sym 49794 soc.simpleuart.recv_divcnt[12]
.sym 49798 soc.simpleuart_reg_div_do[31]
.sym 49803 soc.simpleuart.recv_divcnt[23]
.sym 49804 soc.simpleuart_reg_div_do[22]
.sym 49805 soc.simpleuart.recv_divcnt[22]
.sym 49806 soc.simpleuart_reg_div_do[23]
.sym 49810 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 49811 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 49812 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 49813 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 49814 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[24]
.sym 49815 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 49816 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 49817 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 49822 soc.simpleuart_reg_div_do[28]
.sym 49823 iomem_wdata[4]
.sym 49825 soc.simpleuart_reg_div_do[19]
.sym 49826 soc.simpleuart_reg_div_do[5]
.sym 49829 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 49830 soc.simpleuart_reg_div_do[25]
.sym 49833 soc.simpleuart_reg_div_do[4]
.sym 49834 soc.simpleuart.recv_divcnt[4]
.sym 49835 soc.simpleuart_reg_div_do[2]
.sym 49836 soc.simpleuart_reg_div_do[26]
.sym 49837 iomem_wdata[7]
.sym 49838 soc.simpleuart_reg_div_do[19]
.sym 49839 soc.simpleuart_reg_div_do[16]
.sym 49840 soc.simpleuart_reg_div_do[16]
.sym 49841 iomem_wdata[3]
.sym 49843 soc.cpu.decoded_imm[1]
.sym 49844 iomem_addr[5]
.sym 49845 iomem_wdata[17]
.sym 49853 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 49854 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 49856 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 49860 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 49861 soc.simpleuart.recv_divcnt[29]
.sym 49862 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 49864 soc.simpleuart.recv_divcnt[11]
.sym 49867 soc.simpleuart.recv_divcnt[24]
.sym 49868 soc.simpleuart_reg_div_do[11]
.sym 49869 soc.simpleuart.recv_divcnt[25]
.sym 49870 soc.simpleuart_reg_div_do[18]
.sym 49871 soc.simpleuart_reg_div_do[22]
.sym 49874 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 49875 soc.simpleuart_reg_div_do[24]
.sym 49876 soc.simpleuart_reg_div_do[20]
.sym 49877 soc.simpleuart_reg_div_do[17]
.sym 49878 soc.simpleuart_reg_div_do[29]
.sym 49879 soc.simpleuart_reg_div_do[25]
.sym 49880 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 49881 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 49887 soc.simpleuart_reg_div_do[17]
.sym 49890 soc.simpleuart_reg_div_do[11]
.sym 49891 soc.simpleuart.recv_divcnt[11]
.sym 49892 soc.simpleuart.recv_divcnt[29]
.sym 49893 soc.simpleuart_reg_div_do[29]
.sym 49899 soc.simpleuart_reg_div_do[18]
.sym 49902 soc.simpleuart_reg_div_do[25]
.sym 49903 soc.simpleuart.recv_divcnt[25]
.sym 49904 soc.simpleuart_reg_div_do[24]
.sym 49905 soc.simpleuart.recv_divcnt[24]
.sym 49908 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 49909 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 49910 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 49911 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 49915 soc.simpleuart_reg_div_do[20]
.sym 49922 soc.simpleuart_reg_div_do[22]
.sym 49926 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 49927 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 49928 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 49929 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 49933 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[26]
.sym 49934 soc.simpleuart_reg_div_do[20]
.sym 49935 soc.simpleuart_reg_div_do[17]
.sym 49936 soc.simpleuart_reg_div_do[18]
.sym 49937 soc.simpleuart_reg_div_do[22]
.sym 49938 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[28]
.sym 49939 soc.simpleuart_reg_div_do[21]
.sym 49940 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 49949 iomem_wdata[22]
.sym 49952 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 49953 soc.simpleuart_reg_div_do[1]
.sym 49960 soc.cpu.mem_rdata_SB_LUT4_O_9_I0_SB_LUT4_O_1_I3[2]
.sym 49961 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_27_I3[1]
.sym 49962 soc.cpu.cpuregs_raddr2[1]
.sym 49963 iomem_wdata[7]
.sym 49964 iomem_addr[10]
.sym 49966 soc.cpu.instr_timer
.sym 49967 iomem_wdata[3]
.sym 49968 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1[0]
.sym 49975 soc.cpu.mem_la_wdata[6]
.sym 49980 soc.simpleuart_reg_div_do[15]
.sym 49981 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 49984 soc.simpleuart_reg_div_do[23]
.sym 49985 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 49990 soc.cpu.mem_la_wdata[3]
.sym 49996 soc.simpleuart_reg_div_do[21]
.sym 50000 soc.simpleuart_reg_div_do[16]
.sym 50002 soc.cpu.mem_la_wdata[5]
.sym 50008 soc.cpu.mem_la_wdata[6]
.sym 50014 soc.cpu.mem_la_wdata[3]
.sym 50019 soc.simpleuart_reg_div_do[15]
.sym 50025 soc.simpleuart_reg_div_do[16]
.sym 50034 soc.simpleuart_reg_div_do[23]
.sym 50039 soc.cpu.mem_la_wdata[5]
.sym 50043 soc.simpleuart_reg_div_do[21]
.sym 50049 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 50053 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 50054 clk$SB_IO_IN_$glb_clk
.sym 50057 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[1]
.sym 50059 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[2]
.sym 50061 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[3]
.sym 50063 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[4]
.sym 50067 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[4]
.sym 50068 soc.simpleuart_reg_div_do[8]
.sym 50069 soc.simpleuart_reg_div_do[21]
.sym 50070 iomem_wdata[5]
.sym 50073 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 50074 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 50076 iomem_wdata[15]
.sym 50077 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 50078 iomem_wdata[11]
.sym 50079 soc.cpu.mem_la_wdata[6]
.sym 50080 iomem_wdata[19]
.sym 50082 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[0]
.sym 50086 soc.cpu.next_pc[2]
.sym 50087 soc.cpu.mem_la_firstword_xfer
.sym 50088 iomem_addr[14]
.sym 50089 soc.cpu.next_pc[9]
.sym 50090 soc.cpu.instr_timer
.sym 50099 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 50100 soc.simpleuart_reg_div_do[19]
.sym 50102 iomem_wdata[23]
.sym 50133 soc.simpleuart_reg_div_do[19]
.sym 50143 iomem_wdata[23]
.sym 50176 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 50177 clk$SB_IO_IN_$glb_clk
.sym 50178 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 50180 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[5]
.sym 50182 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[6]
.sym 50184 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[7]
.sym 50186 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[8]
.sym 50194 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[2]
.sym 50196 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[4]
.sym 50198 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 50199 soc.cpu.next_pc[15]
.sym 50200 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[1]
.sym 50201 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_11_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 50202 iomem_wdata[31]
.sym 50204 soc.simpleuart_reg_div_do[23]
.sym 50207 soc.cpu.next_pc[12]
.sym 50208 soc.cpu.next_pc[11]
.sym 50209 soc.cpu.next_pc[8]
.sym 50210 soc.cpu.instr_retirq
.sym 50211 soc.cpu.next_pc[5]
.sym 50212 soc.cpu.next_pc[6]
.sym 50213 soc.cpu.reg_out[3]
.sym 50214 soc.cpu.instr_maskirq
.sym 50226 soc.cpu.reg_out[4]
.sym 50233 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_27_I3[1]
.sym 50238 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_28_I3[1]
.sym 50239 soc.cpu.reg_out[3]
.sym 50240 iomem_wdata[19]
.sym 50243 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 50247 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 50259 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 50260 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_28_I3[1]
.sym 50261 soc.cpu.reg_out[3]
.sym 50274 iomem_wdata[19]
.sym 50284 soc.cpu.reg_out[4]
.sym 50285 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 50286 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_27_I3[1]
.sym 50299 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 50300 clk$SB_IO_IN_$glb_clk
.sym 50301 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 50303 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[9]
.sym 50305 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[10]
.sym 50307 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[11]
.sym 50309 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[12]
.sym 50314 flash_io1_oe_SB_LUT4_I1_I2[2]
.sym 50316 soc.cpu.next_pc[4]
.sym 50318 soc.cpu.next_pc[3]
.sym 50319 soc.cpu.next_pc[7]
.sym 50320 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 50321 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 50322 iomem_addr[12]
.sym 50323 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[5]
.sym 50325 iomem_addr[11]
.sym 50326 soc.cpu.mem_rdata_SB_LUT4_O_12_I0[0]
.sym 50327 soc.simpleuart_reg_div_do[26]
.sym 50328 soc.cpu.next_pc[10]
.sym 50329 soc.simpleuart_reg_div_do[19]
.sym 50330 soc.cpu.decoded_imm[1]
.sym 50331 soc.simpleuart_reg_div_do[16]
.sym 50332 $PACKER_VCC_NET
.sym 50335 soc.cpu.instr_timer
.sym 50336 soc.simpleuart_reg_div_do[16]
.sym 50337 soc.cpu.next_pc[8]
.sym 50347 soc.cpu.reg_out[2]
.sym 50349 soc.cpu.cpu_state[6]
.sym 50350 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I2[0]
.sym 50352 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1[0]
.sym 50353 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 50357 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1[2]
.sym 50358 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_29_I3[1]
.sym 50359 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 50365 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 50367 soc.cpu.reg_out[6]
.sym 50373 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I2[1]
.sym 50374 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_25_I3[1]
.sym 50376 soc.cpu.cpu_state[6]
.sym 50377 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1[2]
.sym 50378 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1[0]
.sym 50383 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 50385 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 50389 soc.cpu.reg_out[6]
.sym 50390 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_25_I3[1]
.sym 50391 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 50394 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 50395 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_29_I3[1]
.sym 50397 soc.cpu.reg_out[2]
.sym 50413 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I2[0]
.sym 50415 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I2[1]
.sym 50423 clk$SB_IO_IN_$glb_clk
.sym 50424 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 50426 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[13]
.sym 50428 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[14]
.sym 50430 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[15]
.sym 50432 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[16]
.sym 50439 soc.cpu.mem_rdata_SB_LUT4_O_3_I0_SB_LUT4_O_I3[3]
.sym 50442 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1]
.sym 50443 soc.simpleuart_reg_div_do[25]
.sym 50444 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 50445 soc.cpu.next_pc[2]
.sym 50446 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[9]
.sym 50449 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1[0]
.sym 50451 soc.cpu.next_pc[14]
.sym 50452 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_21_I3[1]
.sym 50453 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 50454 soc.cpu.alu_out_q[10]
.sym 50456 soc.cpu.next_pc[10]
.sym 50457 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_27_I3[1]
.sym 50458 soc.cpu.cpuregs_raddr2[1]
.sym 50459 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I2[1]
.sym 50460 soc.cpu.next_pc[17]
.sym 50466 soc.cpu.reg_out[8]
.sym 50469 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1[0]
.sym 50472 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2[2]
.sym 50473 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 50474 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2[1]
.sym 50475 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_23_I3[1]
.sym 50476 soc.cpu.reg_out[5]
.sym 50478 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1[2]
.sym 50479 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 50480 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_26_I3[2]
.sym 50481 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 50482 soc.cpu.cpu_state[6]
.sym 50483 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_25_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 50486 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 50487 soc.cpu.alu_out_q[5]
.sym 50490 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_26_I3[1]
.sym 50491 soc.cpu.latched_stalu
.sym 50494 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2[3]
.sym 50495 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2[0]
.sym 50497 soc.cpu.cpu_state[4]
.sym 50500 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_26_I3[2]
.sym 50501 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 50502 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_26_I3[1]
.sym 50505 soc.cpu.alu_out_q[5]
.sym 50506 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 50507 soc.cpu.reg_out[5]
.sym 50508 soc.cpu.latched_stalu
.sym 50513 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2[0]
.sym 50514 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2[1]
.sym 50517 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 50518 soc.cpu.reg_out[8]
.sym 50520 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_23_I3[1]
.sym 50524 soc.cpu.reg_out[5]
.sym 50525 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 50526 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_26_I3[1]
.sym 50529 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_25_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 50530 soc.cpu.cpu_state[4]
.sym 50531 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2[3]
.sym 50532 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2[2]
.sym 50535 soc.cpu.latched_stalu
.sym 50536 soc.cpu.alu_out_q[5]
.sym 50537 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 50538 soc.cpu.reg_out[5]
.sym 50541 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1[2]
.sym 50542 soc.cpu.cpu_state[6]
.sym 50543 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1[0]
.sym 50546 clk$SB_IO_IN_$glb_clk
.sym 50547 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 50549 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[17]
.sym 50551 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[18]
.sym 50553 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[19]
.sym 50555 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[20]
.sym 50558 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 50560 soc.simpleuart_reg_div_do[31]
.sym 50563 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1[0]
.sym 50565 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[16]
.sym 50572 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1[0]
.sym 50573 soc.cpu.next_pc[9]
.sym 50575 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2[2]
.sym 50576 soc.cpu.reg_out[15]
.sym 50577 soc.cpu.latched_stalu
.sym 50578 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I2[0]
.sym 50579 soc.cpu.irq_pending[8]
.sym 50581 soc.cpu.instr_timer
.sym 50583 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2[2]
.sym 50590 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 50591 soc.cpu.reg_out[11]
.sym 50593 soc.cpu.reg_out[10]
.sym 50594 soc.cpu.reg_out[15]
.sym 50595 soc.cpu.irq_pending[8]
.sym 50596 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1[2]
.sym 50599 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_19_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 50601 soc.cpu.latched_stalu
.sym 50602 soc.cpu.cpu_state[4]
.sym 50604 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I2[0]
.sym 50606 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 50607 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_16_I3[1]
.sym 50609 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1[0]
.sym 50611 soc.cpu.cpu_state[2]
.sym 50612 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_21_I3[1]
.sym 50613 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 50614 soc.cpu.alu_out_q[10]
.sym 50615 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1[0]
.sym 50616 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I2[1]
.sym 50617 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_20_I3[1]
.sym 50619 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1[2]
.sym 50622 soc.cpu.cpu_state[2]
.sym 50623 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1[0]
.sym 50625 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1[2]
.sym 50628 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_21_I3[1]
.sym 50630 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 50631 soc.cpu.reg_out[10]
.sym 50634 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I2[1]
.sym 50636 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I2[0]
.sym 50640 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 50641 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_16_I3[1]
.sym 50642 soc.cpu.reg_out[15]
.sym 50646 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1[0]
.sym 50648 soc.cpu.cpu_state[2]
.sym 50649 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1[2]
.sym 50652 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_19_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 50653 soc.cpu.cpu_state[4]
.sym 50654 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 50655 soc.cpu.irq_pending[8]
.sym 50659 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 50660 soc.cpu.reg_out[11]
.sym 50661 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_20_I3[1]
.sym 50664 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 50665 soc.cpu.alu_out_q[10]
.sym 50666 soc.cpu.latched_stalu
.sym 50667 soc.cpu.reg_out[10]
.sym 50669 clk$SB_IO_IN_$glb_clk
.sym 50670 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 50672 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[21]
.sym 50674 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[22]
.sym 50676 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[23]
.sym 50678 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[24]
.sym 50680 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[19]
.sym 50681 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[1]
.sym 50683 UART_RX_SB_LUT4_I1_O[2]
.sym 50686 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[18]
.sym 50688 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[20]
.sym 50689 soc.cpu.mem_rdata_SB_LUT4_O_10_I0[0]
.sym 50690 soc.cpu.cpu_state[4]
.sym 50692 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 50694 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 50696 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2[2]
.sym 50697 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 50698 soc.cpu.next_pc[12]
.sym 50699 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 50704 soc.cpu.next_pc[11]
.sym 50705 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_26_I3[1]
.sym 50706 soc.cpu.instr_retirq
.sym 50712 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1[2]
.sym 50715 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1[0]
.sym 50717 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1[0]
.sym 50718 soc.cpu.reg_out[14]
.sym 50720 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1[2]
.sym 50721 soc.cpu.alu_out_q[10]
.sym 50722 soc.cpu.cpu_state[3]
.sym 50723 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 50724 soc.cpu.reg_out[10]
.sym 50725 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2[3]
.sym 50726 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2[0]
.sym 50727 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1[2]
.sym 50728 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_17_I3[1]
.sym 50732 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1[0]
.sym 50733 soc.cpu.reg_out[9]
.sym 50734 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_22_I3[1]
.sym 50735 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2[2]
.sym 50737 soc.cpu.latched_stalu
.sym 50738 soc.cpu.cpu_state[6]
.sym 50739 soc.cpu.cpu_state[2]
.sym 50740 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 50741 soc.cpu.cpu_state[4]
.sym 50742 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2[3]
.sym 50743 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2[2]
.sym 50745 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 50746 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2[3]
.sym 50747 soc.cpu.cpu_state[4]
.sym 50748 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2[2]
.sym 50752 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_17_I3[1]
.sym 50753 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 50754 soc.cpu.reg_out[14]
.sym 50757 soc.cpu.latched_stalu
.sym 50758 soc.cpu.reg_out[10]
.sym 50759 soc.cpu.alu_out_q[10]
.sym 50760 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 50763 soc.cpu.cpu_state[6]
.sym 50764 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1[0]
.sym 50766 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1[2]
.sym 50770 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1[0]
.sym 50771 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1[2]
.sym 50772 soc.cpu.cpu_state[6]
.sym 50775 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1[2]
.sym 50776 soc.cpu.cpu_state[2]
.sym 50777 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1[0]
.sym 50782 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 50783 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_22_I3[1]
.sym 50784 soc.cpu.reg_out[9]
.sym 50787 soc.cpu.cpu_state[3]
.sym 50788 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2[2]
.sym 50789 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2[0]
.sym 50790 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2[3]
.sym 50792 clk$SB_IO_IN_$glb_clk
.sym 50793 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 50795 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[25]
.sym 50797 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[26]
.sym 50799 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[27]
.sym 50801 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[28]
.sym 50803 soc.cpu.alu_out_q[10]
.sym 50804 soc.cpu.cpuregs_raddr2[0]
.sym 50807 soc.cpu.decoded_imm[15]
.sym 50808 soc.cpu.next_pc[24]
.sym 50809 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[22]
.sym 50812 iomem_addr[25]
.sym 50813 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2[0]
.sym 50814 soc.cpu.reg_out[14]
.sym 50815 soc.cpu.decoded_imm[15]
.sym 50816 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 50818 soc.cpu.next_pc[18]
.sym 50820 soc.cpu.latched_is_lh_SB_LUT4_I1_I2[1]
.sym 50821 soc.cpu.decoded_imm[1]
.sym 50822 soc.cpu.next_pc[31]
.sym 50823 $PACKER_VCC_NET
.sym 50824 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_16_I3[1]
.sym 50825 soc.cpu.cpuregs_waddr[2]
.sym 50826 soc.cpu.next_pc[25]
.sym 50827 soc.cpu.instr_timer
.sym 50829 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_19_I3[1]
.sym 50835 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2[3]
.sym 50836 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_19_I3[1]
.sym 50838 soc.cpu.reg_out[13]
.sym 50839 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O[1]
.sym 50841 soc.cpu.cpu_state[6]
.sym 50844 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 50845 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_21_I3[2]
.sym 50846 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 50852 soc.cpu.reg_out[12]
.sym 50853 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_18_I3[1]
.sym 50854 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O[0]
.sym 50856 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2[2]
.sym 50858 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 50859 soc.cpu.cpu_state[4]
.sym 50860 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_21_I3[1]
.sym 50861 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1[0]
.sym 50865 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1[2]
.sym 50874 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2[2]
.sym 50875 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2[3]
.sym 50876 soc.cpu.cpu_state[4]
.sym 50877 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 50880 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O[1]
.sym 50883 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O[0]
.sym 50886 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1[2]
.sym 50888 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1[0]
.sym 50889 soc.cpu.cpu_state[6]
.sym 50892 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_21_I3[1]
.sym 50893 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_21_I3[2]
.sym 50895 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 50904 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_18_I3[1]
.sym 50906 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 50907 soc.cpu.reg_out[13]
.sym 50910 soc.cpu.reg_out[12]
.sym 50911 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 50912 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_19_I3[1]
.sym 50915 clk$SB_IO_IN_$glb_clk
.sym 50916 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 50918 iomem_addr[31]
.sym 50919 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1[0]
.sym 50920 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O[0]
.sym 50921 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I1[2]
.sym 50922 soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I2[2]
.sym 50923 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[0]
.sym 50924 soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I2[2]
.sym 50929 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 50930 soc.simpleuart_reg_div_do[26]
.sym 50931 soc.simpleuart_reg_div_do[28]
.sym 50933 soc.cpu.next_pc[28]
.sym 50934 soc.cpu.next_pc[27]
.sym 50935 soc.cpu.decoded_imm[15]
.sym 50937 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 50938 soc.cpu.next_pc[28]
.sym 50941 soc.cpu.next_pc[23]
.sym 50942 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 50943 soc.cpu.decoder_trigger
.sym 50944 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 50945 soc.cpu.cpuregs_raddr2[1]
.sym 50946 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_21_I3[1]
.sym 50947 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 50948 soc.cpu.decoded_imm[9]
.sym 50949 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_27_I3[1]
.sym 50950 soc.cpu.next_pc[23]
.sym 50951 soc.cpu.cpuregs.regs.0.0.1_RADDR_2
.sym 50952 soc.cpu.next_pc[17]
.sym 50958 soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I2[1]
.sym 50960 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[7]
.sym 50961 soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I2[2]
.sym 50962 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[4]
.sym 50965 soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I2[2]
.sym 50966 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 50968 soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I2[1]
.sym 50969 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 50973 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[7]
.sym 50974 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[4]
.sym 50975 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 50976 soc.cpu.decoder_trigger
.sym 50977 soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I2[1]
.sym 50978 soc.cpu.compressed_instr_SB_LUT4_I1_O[4]
.sym 50979 soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I2[2]
.sym 50981 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 50982 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[2]
.sym 50983 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 50984 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[13]
.sym 50985 soc.cpu.compressed_instr_SB_LUT4_I1_O[13]
.sym 50986 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[13]
.sym 50989 soc.cpu.compressed_instr_SB_LUT4_I1_O[7]
.sym 50991 soc.cpu.compressed_instr_SB_LUT4_I1_O[13]
.sym 50992 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[2]
.sym 50993 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 50994 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[13]
.sym 50998 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 50999 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 51003 soc.cpu.compressed_instr_SB_LUT4_I1_O[7]
.sym 51004 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 51005 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[7]
.sym 51006 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 51009 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 51010 soc.cpu.compressed_instr_SB_LUT4_I1_O[4]
.sym 51011 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 51012 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[4]
.sym 51016 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[13]
.sym 51017 soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I2[1]
.sym 51018 soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I2[2]
.sym 51021 soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I2[1]
.sym 51022 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[4]
.sym 51023 soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I2[2]
.sym 51027 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[7]
.sym 51028 soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I2[2]
.sym 51030 soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I2[1]
.sym 51033 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[2]
.sym 51034 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 51035 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 51036 soc.cpu.decoder_trigger
.sym 51037 soc.cpu.do_waitirq_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O[1]_$glb_ce
.sym 51038 clk$SB_IO_IN_$glb_clk
.sym 51039 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 51040 soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I2[1]
.sym 51041 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_28_I3[1]
.sym 51042 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_27_I3[1]
.sym 51043 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_22_I3[1]
.sym 51044 soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I2[1]
.sym 51045 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_19_I3[1]
.sym 51046 soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I2[2]
.sym 51047 soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I2[2]
.sym 51048 soc.mem_rdata[26]
.sym 51051 soc.mem_rdata[26]
.sym 51053 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 51054 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 51055 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_9_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 51056 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[1]
.sym 51057 soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I2[2]
.sym 51058 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 51059 soc.cpu.latched_is_lb_SB_LUT4_I3_I2[0]
.sym 51060 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2[1]
.sym 51063 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 51064 soc.cpu.latched_stalu
.sym 51065 soc.cpu.instr_timer
.sym 51066 UART_RX_SB_LUT4_I1_O[2]
.sym 51067 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 51068 soc.cpu.next_pc[30]
.sym 51069 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[8]
.sym 51070 soc.cpu.decoded_imm[12]
.sym 51071 soc.cpu.cpuregs_waddr[4]
.sym 51072 soc.cpu.decoded_imm[9]
.sym 51073 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[12]
.sym 51074 soc.cpu.decoded_imm[13]
.sym 51082 soc.cpu.decoded_imm_j[6]
.sym 51083 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 51085 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[5]
.sym 51086 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O[1]
.sym 51089 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 51090 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[6]
.sym 51091 soc.cpu.decoded_imm_j[4]
.sym 51093 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 51094 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[4]
.sym 51097 soc.cpu.decoded_imm_j[8]
.sym 51098 soc.cpu.decoded_imm_j[7]
.sym 51101 soc.cpu.decoded_imm_j[3]
.sym 51102 soc.cpu.decoded_imm_j[5]
.sym 51103 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_O[1]
.sym 51104 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[7]
.sym 51108 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 51113 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[1]
.sym 51115 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O[1]
.sym 51116 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 51119 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[2]
.sym 51121 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_O[1]
.sym 51122 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 51123 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[1]
.sym 51125 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[3]
.sym 51127 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 51128 soc.cpu.decoded_imm_j[3]
.sym 51129 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[2]
.sym 51131 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[4]
.sym 51133 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 51134 soc.cpu.decoded_imm_j[4]
.sym 51135 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[3]
.sym 51137 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[5]
.sym 51139 soc.cpu.decoded_imm_j[5]
.sym 51140 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[4]
.sym 51141 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[4]
.sym 51143 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[6]
.sym 51145 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[5]
.sym 51146 soc.cpu.decoded_imm_j[6]
.sym 51147 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[5]
.sym 51149 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[7]
.sym 51151 soc.cpu.decoded_imm_j[7]
.sym 51152 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[6]
.sym 51153 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[6]
.sym 51155 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[8]
.sym 51157 soc.cpu.decoded_imm_j[8]
.sym 51158 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[7]
.sym 51159 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[7]
.sym 51163 soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I2[1]
.sym 51164 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_18_I3[1]
.sym 51165 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_21_I3[1]
.sym 51166 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_20_I3[1]
.sym 51167 soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I2[1]
.sym 51168 soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I2[1]
.sym 51169 soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I2[1]
.sym 51170 soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I2[1]
.sym 51173 soc.cpu.decoded_imm[19]
.sym 51176 soc.cpu.decoded_imm_j[6]
.sym 51177 soc.cpu.instr_sll_SB_LUT4_I0_O[2]
.sym 51178 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_22_I3[1]
.sym 51181 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 51182 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 51185 soc.cpu.latched_store_SB_LUT4_I1_O[1]
.sym 51187 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2[0]
.sym 51188 soc.cpu.decoded_imm_j[5]
.sym 51189 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_O[1]
.sym 51190 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3[1]
.sym 51192 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 51193 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[15]
.sym 51194 soc.cpu.instr_retirq
.sym 51195 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3[0]
.sym 51196 soc.cpu.decoded_imm_j[10]
.sym 51197 soc.cpu.next_pc[30]
.sym 51198 soc.cpu.instr_retirq
.sym 51199 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[8]
.sym 51206 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3[0]
.sym 51207 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I3[1]
.sym 51209 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[9]
.sym 51210 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[13]
.sym 51211 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[11]
.sym 51212 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[8]
.sym 51213 soc.cpu.decoded_imm_j[9]
.sym 51214 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3[1]
.sym 51217 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I3[1]
.sym 51219 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[14]
.sym 51220 soc.cpu.decoded_imm_j[10]
.sym 51221 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I3[0]
.sym 51223 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[10]
.sym 51229 soc.cpu.decoded_imm_j[11]
.sym 51232 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[15]
.sym 51233 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[12]
.sym 51236 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[9]
.sym 51238 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[8]
.sym 51239 soc.cpu.decoded_imm_j[9]
.sym 51240 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[8]
.sym 51242 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[10]
.sym 51244 soc.cpu.decoded_imm_j[10]
.sym 51245 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[9]
.sym 51246 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[9]
.sym 51248 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[11]
.sym 51250 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[10]
.sym 51251 soc.cpu.decoded_imm_j[11]
.sym 51252 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[10]
.sym 51254 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[12]
.sym 51256 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3[0]
.sym 51257 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[11]
.sym 51258 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[11]
.sym 51260 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[13]
.sym 51262 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I3[0]
.sym 51263 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[12]
.sym 51264 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[12]
.sym 51266 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[14]
.sym 51268 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[13]
.sym 51269 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3[1]
.sym 51270 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[13]
.sym 51272 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[15]
.sym 51274 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I3[1]
.sym 51275 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[14]
.sym 51276 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[14]
.sym 51278 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[16]
.sym 51280 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I3[1]
.sym 51281 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[15]
.sym 51282 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[15]
.sym 51286 soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I2[1]
.sym 51287 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 51288 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_12_I3[1]
.sym 51289 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I2[1]
.sym 51290 soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I2[1]
.sym 51291 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_9_I3[1]
.sym 51292 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_16_I3[1]
.sym 51293 soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I2[2]
.sym 51298 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_10_I3[1]
.sym 51301 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[9]
.sym 51302 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 51305 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I3[1]
.sym 51307 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_18_I3[1]
.sym 51309 soc.cpu.decoded_imm_j[9]
.sym 51310 soc.cpu.next_pc[18]
.sym 51311 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O[2]
.sym 51312 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[14]
.sym 51313 soc.cpu.decoded_imm[1]
.sym 51314 soc.cpu.next_pc[31]
.sym 51315 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_16_I3[1]
.sym 51316 soc.cpu.cpuregs_waddr[0]
.sym 51317 soc.cpu.cpuregs_waddr[2]
.sym 51318 soc.cpu.next_pc[25]
.sym 51319 soc.cpu.instr_timer
.sym 51320 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 51321 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 51322 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[16]
.sym 51327 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[17]
.sym 51328 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 51329 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[21]
.sym 51330 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 51332 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 51336 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 51337 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I3[1]
.sym 51338 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[19]
.sym 51343 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[18]
.sym 51345 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I3[0]
.sym 51347 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[22]
.sym 51350 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[20]
.sym 51355 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[16]
.sym 51356 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[23]
.sym 51359 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[17]
.sym 51361 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[16]
.sym 51362 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I3[0]
.sym 51363 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[16]
.sym 51365 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[18]
.sym 51367 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[17]
.sym 51368 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I3[1]
.sym 51369 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[17]
.sym 51371 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[19]
.sym 51373 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 51374 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[18]
.sym 51375 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[18]
.sym 51377 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[20]
.sym 51379 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[19]
.sym 51380 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 51381 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[19]
.sym 51383 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[21]
.sym 51385 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[20]
.sym 51386 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 51387 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[20]
.sym 51389 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[22]
.sym 51391 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[21]
.sym 51392 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 51393 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[21]
.sym 51395 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[23]
.sym 51397 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 51398 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[22]
.sym 51399 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[22]
.sym 51401 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[24]
.sym 51403 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[23]
.sym 51404 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 51405 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[23]
.sym 51409 soc.cpu.next_pc[16]
.sym 51410 soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[1]
.sym 51411 soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I2[2]
.sym 51412 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_15_I3[1]
.sym 51413 soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I2[1]
.sym 51414 soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[1]
.sym 51415 soc.cpu.next_pc[18]
.sym 51416 soc.cpu.next_pc[20]
.sym 51421 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2[1]
.sym 51422 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I3[1]
.sym 51423 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I3[1]
.sym 51424 soc.cpu.compressed_instr_SB_LUT4_I1_O[21]
.sym 51425 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 51426 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 51427 soc.cpu.decoded_imm_j[3]
.sym 51428 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 51429 soc.cpu.compressed_instr_SB_LUT4_I1_O[14]
.sym 51430 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 51432 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_12_I3[1]
.sym 51433 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[22]
.sym 51434 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 51435 soc.cpu.decoded_imm[9]
.sym 51436 soc.cpu.decoder_trigger
.sym 51437 soc.cpu.next_pc[23]
.sym 51438 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 51439 soc.cpu.next_pc[17]
.sym 51440 soc.cpu.compressed_instr_SB_LUT4_I1_O[15]
.sym 51441 soc.cpu.cpuregs_raddr2[1]
.sym 51442 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 51443 soc.cpu.cpuregs.regs.0.0.1_RADDR_2
.sym 51444 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[2]
.sym 51445 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[24]
.sym 51461 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[29]
.sym 51465 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[26]
.sym 51466 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[27]
.sym 51467 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 51468 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[24]
.sym 51470 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[30]
.sym 51471 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O[2]
.sym 51473 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 51475 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[25]
.sym 51477 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 51479 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[28]
.sym 51481 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O[1]
.sym 51482 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[25]
.sym 51484 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 51485 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[24]
.sym 51486 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[24]
.sym 51488 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[26]
.sym 51490 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[25]
.sym 51491 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 51492 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[25]
.sym 51494 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[27]
.sym 51496 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 51497 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[26]
.sym 51498 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[26]
.sym 51500 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[28]
.sym 51502 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[27]
.sym 51503 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 51504 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[27]
.sym 51506 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[29]
.sym 51508 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 51509 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[28]
.sym 51510 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[28]
.sym 51512 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[30]
.sym 51514 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[29]
.sym 51515 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 51516 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[29]
.sym 51519 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[30]
.sym 51520 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 51522 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[30]
.sym 51525 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O[2]
.sym 51526 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O[1]
.sym 51527 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 51529 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 51530 clk$SB_IO_IN_$glb_clk
.sym 51531 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_O_$glb_sr
.sym 51532 soc.cpu.cpuregs.regs.0.0.0_RADDR_3[0]
.sym 51533 soc.cpu.cpuregs.regs.0.0.0_RADDR_1
.sym 51534 soc.cpu.cpuregs_raddr2[1]
.sym 51535 soc.cpu.decoded_imm_j[7]
.sym 51536 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_I0_O[3]
.sym 51537 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_O[1]
.sym 51538 soc.cpu.decoded_imm_j[6]
.sym 51539 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O[1]
.sym 51546 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_13_I3[1]
.sym 51547 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[29]
.sym 51548 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 51549 soc.cpu.next_pc[20]
.sym 51550 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[26]
.sym 51551 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 51552 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 51553 soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[1]
.sym 51555 soc.cpu.decoded_imm[18]
.sym 51556 soc.cpu.latched_stalu
.sym 51557 soc.cpu.instr_timer
.sym 51558 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 51559 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 51560 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 51561 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[25]
.sym 51562 soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[1]
.sym 51563 soc.cpu.decoded_imm[9]
.sym 51564 soc.cpu.next_pc[30]
.sym 51565 soc.cpu.decoded_imm[13]
.sym 51566 soc.cpu.decoded_imm[12]
.sym 51567 soc.cpu.cpuregs_waddr[4]
.sym 51574 soc.cpu.cpuregs_waddr[4]
.sym 51575 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 51576 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_I0_O[0]
.sym 51578 UART_RX_SB_LUT4_I1_O[2]
.sym 51579 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 51580 soc.cpu.cpuregs_raddr2[2]
.sym 51582 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_I0_O[1]
.sym 51584 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 51587 soc.cpu.cpuregs_waddr[2]
.sym 51593 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_I0_O[2]
.sym 51594 soc.cpu.cpuregs_raddr2[0]
.sym 51595 soc.cpu.cpuregs.regs.0.0.0_RADDR_3[3]
.sym 51596 soc.cpu.cpuregs_waddr[0]
.sym 51597 soc.cpu.cpuregs.regs.0.0.0_RADDR_3[0]
.sym 51598 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 51600 soc.cpu.cpuregs_waddr[3]
.sym 51601 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_I0_O[3]
.sym 51602 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D[0]
.sym 51604 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D[1]
.sym 51606 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_I0_O[1]
.sym 51607 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_I0_O[3]
.sym 51608 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_I0_O[2]
.sym 51609 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_I0_O[0]
.sym 51612 soc.cpu.cpuregs_waddr[4]
.sym 51613 soc.cpu.cpuregs_waddr[3]
.sym 51614 soc.cpu.cpuregs.regs.0.0.0_RADDR_3[0]
.sym 51615 soc.cpu.cpuregs.regs.0.0.0_RADDR_3[3]
.sym 51618 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 51619 UART_RX_SB_LUT4_I1_O[2]
.sym 51620 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 51624 soc.cpu.cpuregs_raddr2[0]
.sym 51625 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 51626 soc.cpu.cpuregs_waddr[0]
.sym 51627 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D[1]
.sym 51630 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D[0]
.sym 51631 soc.cpu.cpuregs_raddr2[2]
.sym 51632 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 51633 soc.cpu.cpuregs_waddr[2]
.sym 51637 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D[1]
.sym 51642 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 51643 soc.cpu.cpuregs_raddr2[2]
.sym 51644 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D[0]
.sym 51649 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D[0]
.sym 51652 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 51653 clk$SB_IO_IN_$glb_clk
.sym 51655 soc.cpu.cpuregs_raddr1[0]
.sym 51656 soc.cpu.cpuregs_raddr2[3]
.sym 51657 soc.cpu.cpuregs_raddr1[2]
.sym 51658 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I3[0]
.sym 51659 soc.cpu.decoded_imm_j[11]
.sym 51660 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D[0]
.sym 51661 soc.cpu.cpuregs.regs.0.0.0_RADDR_3[3]
.sym 51662 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D[1]
.sym 51667 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 51668 soc.cpu.decoded_imm_j[6]
.sym 51669 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 51671 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 51672 soc.mem_rdata[29]
.sym 51673 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 51674 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 51675 soc.mem_rdata[27]
.sym 51677 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I1[0]
.sym 51678 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 51679 soc.cpu.cpuregs_raddr2[4]
.sym 51680 soc.cpu.decoded_imm_j[10]
.sym 51681 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 51682 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3[1]
.sym 51683 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 51684 soc.cpu.decoded_imm_j[5]
.sym 51685 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_O[1]
.sym 51686 soc.cpu.cpuregs_waddr[3]
.sym 51687 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 51688 soc.cpu.do_waitirq_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 51689 soc.cpu.next_pc[30]
.sym 51690 soc.cpu.instr_retirq
.sym 51696 soc.cpu.reg_out[23]
.sym 51698 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 51699 soc.cpu.decoder_trigger
.sym 51700 soc.cpu.mem_do_rinst
.sym 51701 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 51702 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 51705 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I3[3]
.sym 51706 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_8_I3[1]
.sym 51707 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 51709 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_14_I3[1]
.sym 51710 soc.cpu.reg_out[17]
.sym 51711 soc.cpu.decoded_imm_j[9]
.sym 51712 soc.cpu.cpuregs_raddr1[0]
.sym 51713 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 51714 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3[1]
.sym 51715 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I3[0]
.sym 51716 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 51718 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[1]
.sym 51720 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D[1]
.sym 51722 soc.cpu.cpuregs_raddr1[2]
.sym 51723 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 51725 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D[0]
.sym 51726 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 51729 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D[0]
.sym 51730 soc.cpu.cpuregs_raddr1[2]
.sym 51732 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 51735 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 51736 soc.cpu.decoded_imm_j[9]
.sym 51737 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 51738 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3[1]
.sym 51741 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 51742 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_8_I3[1]
.sym 51743 soc.cpu.reg_out[23]
.sym 51748 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_14_I3[1]
.sym 51749 soc.cpu.reg_out[17]
.sym 51750 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 51753 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I3[3]
.sym 51754 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I3[0]
.sym 51755 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 51756 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 51759 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D[1]
.sym 51761 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 51762 soc.cpu.cpuregs_raddr1[0]
.sym 51765 soc.cpu.mem_do_rinst
.sym 51767 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 51771 soc.cpu.decoder_trigger
.sym 51772 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[1]
.sym 51774 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 51775 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 51776 clk$SB_IO_IN_$glb_clk
.sym 51777 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_O_$glb_sr
.sym 51778 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D[1]
.sym 51779 soc.cpu.cpuregs.regs.0.0.1_RADDR_3[3]
.sym 51780 soc.cpu.cpuregs.regs.0.0.1_RADDR_3[0]
.sym 51781 soc.cpu.cpuregs_raddr1[3]
.sym 51782 soc.cpu.cpuregs_raddr1[4]
.sym 51783 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D[0]
.sym 51784 soc.cpu.cpuregs_raddr2[4]
.sym 51785 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 51790 soc.cpu.cpuregs.regs.0.0.1_RADDR
.sym 51791 soc.cpu.next_pc[24]
.sym 51793 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2[0]
.sym 51795 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D[1]
.sym 51796 soc.cpu.mem_rdata_q[17]
.sym 51800 soc.cpu.reg_out[23]
.sym 51801 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I3[3]
.sym 51802 soc.cpu.instr_maskirq
.sym 51803 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O[2]
.sym 51804 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 51805 soc.cpu.next_pc[31]
.sym 51806 soc.cpu.instr_timer
.sym 51807 soc.cpu.cpuregs_waddr[0]
.sym 51808 $PACKER_VCC_NET
.sym 51809 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 51810 soc.cpu.next_pc[25]
.sym 51811 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 51812 soc.cpu.cpu_state[6]
.sym 51813 soc.cpu.cpuregs_waddr[2]
.sym 51820 soc.cpu.cpuregs_waddr[2]
.sym 51821 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I1[1]
.sym 51822 soc.cpu.cpuregs_raddr1[3]
.sym 51823 soc.cpu.cpuregs_waddr[0]
.sym 51824 soc.cpu.cpu_state[6]
.sym 51825 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 51827 soc.cpu.cpuregs_raddr1[0]
.sym 51829 soc.cpu.cpuregs_raddr1[2]
.sym 51830 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I1[0]
.sym 51831 soc.cpu.cpuregs.regs.0.0.1_RDATA_14_SB_LUT4_O_I3[2]
.sym 51832 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 51833 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 51834 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 51835 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D[1]
.sym 51836 soc.cpu.cpuregs.regs.0.0.1_RADDR_3[3]
.sym 51837 soc.cpu.cpuregs.regs.0.0.1_RADDR_3[0]
.sym 51838 soc.mem_rdata[26]
.sym 51839 soc.cpu.cpuregs_raddr1[4]
.sym 51840 soc.cpu.cpuregs_waddr[4]
.sym 51841 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 51842 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I1[2]
.sym 51843 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 51844 soc.cpu.cpuregs_raddr1[1]
.sym 51846 soc.cpu.cpuregs_waddr[3]
.sym 51847 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 51848 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D[0]
.sym 51852 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 51853 soc.cpu.cpuregs_waddr[2]
.sym 51854 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D[0]
.sym 51855 soc.cpu.cpuregs_raddr1[2]
.sym 51858 soc.cpu.cpuregs_raddr1[0]
.sym 51859 soc.cpu.cpuregs_raddr1[1]
.sym 51860 soc.cpu.cpuregs.regs.0.0.1_RDATA_14_SB_LUT4_O_I3[2]
.sym 51864 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I1[0]
.sym 51866 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I1[1]
.sym 51867 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I1[2]
.sym 51870 soc.cpu.cpu_state[6]
.sym 51871 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 51872 soc.mem_rdata[26]
.sym 51873 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 51877 soc.cpu.cpuregs_raddr1[2]
.sym 51878 soc.cpu.cpuregs_raddr1[4]
.sym 51879 soc.cpu.cpuregs_raddr1[3]
.sym 51882 soc.cpu.cpuregs.regs.0.0.1_RADDR_3[3]
.sym 51883 soc.cpu.cpuregs.regs.0.0.1_RADDR_3[0]
.sym 51884 soc.cpu.cpuregs_waddr[4]
.sym 51885 soc.cpu.cpuregs_waddr[3]
.sym 51888 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D[1]
.sym 51889 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 51890 soc.cpu.cpuregs_waddr[0]
.sym 51891 soc.cpu.cpuregs_raddr1[0]
.sym 51894 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 51896 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 51897 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 51899 clk$SB_IO_IN_$glb_clk
.sym 51900 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 51901 soc.cpu.decoded_imm_j[10]
.sym 51902 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I1[2]
.sym 51903 soc.cpu.decoded_imm_j[5]
.sym 51904 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 51905 soc.cpu.do_waitirq_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 51906 soc.cpu.instr_retirq
.sym 51907 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 51908 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1[0]
.sym 51913 gpio_in[0]
.sym 51914 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 51915 soc.mem_rdata[28]
.sym 51916 soc.cpu.cpuregs_raddr1[3]
.sym 51918 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 51920 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 51921 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[0]
.sym 51922 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 51923 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 51924 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 51926 soc.cpu.reg_out[26]
.sym 51927 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 51928 soc.cpu.decoder_trigger
.sym 51929 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 51930 soc.cpu.cpuregs_raddr1[1]
.sym 51931 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 51932 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 51933 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 51935 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 51936 soc.cpu.decoder_trigger
.sym 51942 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_I3[1]
.sym 51943 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I1[1]
.sym 51944 soc.mem_rdata[25]
.sym 51945 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 51946 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 51947 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_I0_O[2]
.sym 51948 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_I0_O[3]
.sym 51950 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_I0_O[0]
.sym 51951 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_1_I3[1]
.sym 51952 soc.cpu.reg_out[30]
.sym 51953 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 51955 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I1[0]
.sym 51956 soc.mem_rdata[29]
.sym 51957 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_I0_O[1]
.sym 51958 soc.cpu.cpu_state[6]
.sym 51959 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 51961 soc.cpu.reg_out[31]
.sym 51963 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I1[2]
.sym 51965 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1[0]
.sym 51966 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 51967 soc.mem_rdata[28]
.sym 51969 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 51972 soc.cpu.cpu_state[6]
.sym 51975 soc.mem_rdata[28]
.sym 51976 soc.cpu.cpu_state[6]
.sym 51977 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 51978 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 51981 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 51982 soc.cpu.cpu_state[6]
.sym 51983 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 51984 soc.mem_rdata[25]
.sym 51987 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_I0_O[1]
.sym 51988 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_I0_O[0]
.sym 51989 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_I0_O[3]
.sym 51990 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_I0_O[2]
.sym 51993 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I1[2]
.sym 51994 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I1[0]
.sym 51995 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I1[1]
.sym 52000 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 52001 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 52002 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1[0]
.sym 52006 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 52007 soc.cpu.reg_out[30]
.sym 52008 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_1_I3[1]
.sym 52011 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 52012 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 52013 soc.cpu.cpu_state[6]
.sym 52014 soc.mem_rdata[29]
.sym 52017 soc.cpu.reg_out[31]
.sym 52018 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_I3[1]
.sym 52020 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 52022 clk$SB_IO_IN_$glb_clk
.sym 52023 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 52024 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O[2]
.sym 52025 soc.cpu.cpuregs_waddr[1]
.sym 52026 soc.cpu.cpuregs_waddr[0]
.sym 52027 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[3]
.sym 52028 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 52029 soc.cpu.cpuregs_waddr[2]
.sym 52030 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[2]
.sym 52031 soc.cpu.next_pc[26]
.sym 52037 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 52038 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 52040 soc.mem_rdata[25]
.sym 52042 soc.cpu.decoded_imm_j[8]
.sym 52043 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[0]
.sym 52044 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 52045 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 52046 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 52048 soc.cpu.decoded_imm_j[5]
.sym 52049 soc.cpu.decoded_imm[13]
.sym 52050 soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[1]
.sym 52051 soc.cpu.cpuregs_waddr[4]
.sym 52052 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 52053 soc.cpu.instr_timer
.sym 52054 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 52055 soc.cpu.next_pc[30]
.sym 52056 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 52057 soc.cpu.decoded_imm[12]
.sym 52058 soc.cpu.cpu_state[2]
.sym 52059 soc.cpu.latched_stalu
.sym 52066 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I1[2]
.sym 52069 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 52070 soc.cpu.reg_out[25]
.sym 52071 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I1[1]
.sym 52072 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 52074 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2[2]
.sym 52076 soc.cpu.cpu_state[4]
.sym 52077 soc.cpu.alu_out_SB_LUT4_O_25_I1[1]
.sym 52079 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 52080 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 52081 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 52082 soc.cpu.cpuregs_waddr[1]
.sym 52084 soc.cpu.cpu_state[2]
.sym 52085 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D[1]
.sym 52086 soc.cpu.cpu_state[3]
.sym 52087 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_6_I3[1]
.sym 52088 soc.cpu.decoder_trigger
.sym 52090 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[1]
.sym 52091 soc.cpu.cpuregs_raddr1[1]
.sym 52095 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I1_SB_LUT4_O_1_I3[2]
.sym 52096 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I1[3]
.sym 52098 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D[1]
.sym 52099 soc.cpu.cpuregs_raddr1[1]
.sym 52100 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 52104 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I1_SB_LUT4_O_1_I3[2]
.sym 52105 soc.cpu.cpu_state[4]
.sym 52106 soc.cpu.alu_out_SB_LUT4_O_25_I1[1]
.sym 52110 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I1[1]
.sym 52111 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I1[2]
.sym 52112 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I1[3]
.sym 52113 soc.cpu.cpu_state[2]
.sym 52116 soc.cpu.decoder_trigger
.sym 52117 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[1]
.sym 52118 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 52122 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_6_I3[1]
.sym 52123 soc.cpu.reg_out[25]
.sym 52124 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 52128 soc.cpu.cpu_state[3]
.sym 52129 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 52130 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 52131 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2[2]
.sym 52135 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 52136 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[1]
.sym 52137 soc.cpu.decoder_trigger
.sym 52140 soc.cpu.cpuregs_waddr[1]
.sym 52141 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D[1]
.sym 52142 soc.cpu.cpuregs_raddr1[1]
.sym 52143 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 52145 clk$SB_IO_IN_$glb_clk
.sym 52146 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 52147 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I3[0]
.sym 52148 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3[0]
.sym 52149 soc.cpu.cpuregs_raddr1[1]
.sym 52150 soc.cpu.decoded_rd[2]
.sym 52151 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D[1]
.sym 52152 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 52153 soc.cpu.decoded_rd[1]
.sym 52154 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3[1]
.sym 52159 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 52162 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 52163 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 52165 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 52166 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 52168 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O[1]
.sym 52170 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 52172 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 52173 soc.cpu.cpuregs_waddr[3]
.sym 52175 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 52178 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3[1]
.sym 52179 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 52180 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 52181 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 52188 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3[2]
.sym 52190 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 52194 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[3]
.sym 52195 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 52196 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 52197 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I3[3]
.sym 52199 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 52201 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3[3]
.sym 52202 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 52204 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 52205 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3[0]
.sym 52207 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 52208 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 52211 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3[1]
.sym 52212 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I3[0]
.sym 52215 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 52216 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 52217 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 52219 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3[1]
.sym 52221 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 52222 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 52223 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 52224 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 52227 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 52228 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 52230 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 52233 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 52234 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3[0]
.sym 52235 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3[3]
.sym 52236 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 52239 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 52240 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[3]
.sym 52241 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 52242 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 52245 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 52247 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3[1]
.sym 52251 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 52252 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 52253 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 52257 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I3[3]
.sym 52258 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I3[0]
.sym 52259 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 52260 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 52264 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3[2]
.sym 52265 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3[1]
.sym 52266 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 52267 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 52268 clk$SB_IO_IN_$glb_clk
.sym 52269 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_O_$glb_sr
.sym 52270 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 52271 soc.cpu.cpuregs_waddr[4]
.sym 52272 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 52273 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.sym 52274 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I3[2]
.sym 52275 soc.cpu.decoder_trigger_SB_LUT4_I0_O
.sym 52276 soc.cpu.latched_rd_SB_DFFESS_Q_E
.sym 52277 soc.cpu.cpuregs_waddr[3]
.sym 52279 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]
.sym 52282 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 52285 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_I1[2]
.sym 52288 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 52289 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 52290 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[3]
.sym 52291 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 52292 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 52293 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 52294 soc.cpu.instr_maskirq
.sym 52295 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I3[2]
.sym 52296 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 52298 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 52300 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 52302 soc.cpu.instr_timer
.sym 52304 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 52313 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 52314 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 52315 soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[1]
.sym 52316 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[1]
.sym 52317 soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[2]
.sym 52318 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3[1]
.sym 52320 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 52322 soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[1]
.sym 52323 soc.cpu.instr_jalr
.sym 52324 soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 52326 soc.cpu.instr_slli_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 52328 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D[0]
.sym 52332 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[24]
.sym 52334 soc.cpu.decoder_trigger
.sym 52335 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[28]
.sym 52339 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 52340 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 52350 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 52351 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 52352 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 52357 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D[0]
.sym 52359 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3[1]
.sym 52363 soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 52364 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[24]
.sym 52365 soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[1]
.sym 52368 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 52370 soc.cpu.instr_slli_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 52371 soc.cpu.instr_jalr
.sym 52374 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[1]
.sym 52376 soc.cpu.decoder_trigger
.sym 52377 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 52380 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 52381 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[1]
.sym 52383 soc.cpu.decoder_trigger
.sym 52387 soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[2]
.sym 52388 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[28]
.sym 52389 soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[1]
.sym 52390 soc.cpu.do_waitirq_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O[1]_$glb_ce
.sym 52391 clk$SB_IO_IN_$glb_clk
.sym 52392 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 52394 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 52395 soc.cpu.instr_timer
.sym 52399 soc.cpu.instr_maskirq
.sym 52406 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 52408 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 52410 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 52412 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 52414 soc.cpu.instr_slli_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 52415 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 52420 soc.cpu.decoder_trigger
.sym 52422 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 52423 soc.cpu.decoder_trigger_SB_LUT4_I0_O
.sym 52424 soc.cpu.decoder_trigger
.sym 52427 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 52519 COMM[0]$SB_IO_OUT
.sym 52528 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 52530 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 52531 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 52532 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 52539 soc.cpu.instr_timer
.sym 52540 soc.cpu.instr_timer
.sym 52675 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 52683 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 52701 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 52713 soc.simpleuart.send_dummy_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 52737 soc.simpleuart.send_dummy_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 52753 soc.simpleuart.recv_divcnt[5]
.sym 52757 soc.simpleuart.recv_divcnt[7]
.sym 52758 soc.simpleuart.recv_divcnt[14]
.sym 52761 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 52762 soc.cpu.cpuregs_raddr2[3]
.sym 52872 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I0_I3[1]
.sym 52873 soc.simpleuart.recv_divcnt[1]
.sym 52877 soc.cpu.mem_rdata_SB_LUT4_O_12_I0[0]
.sym 52878 soc.cpu.mem_rdata_SB_LUT4_O_9_I0_SB_LUT4_O_1_I3[2]
.sym 52880 $PACKER_GND_NET
.sym 52883 iomem_wdata[11]
.sym 52886 iomem_wstrb[2]
.sym 52887 iomem_wdata[3]
.sym 52890 soc.spimemio.config_en_SB_LUT4_I1_O[0]
.sym 52901 iomem_wdata[1]
.sym 52906 iomem_wdata[0]
.sym 52919 iomem_wdata[1]
.sym 52926 soc.simpleuart.recv_divcnt[10]
.sym 52927 soc.simpleuart.recv_divcnt[1]
.sym 52930 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 52961 soc.simpleuart_reg_div_do[7]
.sym 52962 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 52967 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 52970 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 52997 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 53009 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 53016 soc.simpleuart_reg_div_do[7]
.sym 53023 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 53024 clk$SB_IO_IN_$glb_clk
.sym 53026 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[3]
.sym 53027 soc.simpleuart_reg_div_do[7]
.sym 53028 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 53029 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[5]
.sym 53030 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[6]
.sym 53031 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[7]
.sym 53032 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[4]
.sym 53033 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[2]
.sym 53038 soc.simpleuart_reg_div_do[2]
.sym 53040 soc.spimemio.valid_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 53046 iomem_wdata[14]
.sym 53047 iomem_wdata[3]
.sym 53048 iomem_wdata[8]
.sym 53051 soc.simpleuart.recv_divcnt[14]
.sym 53053 iomem_wdata[1]
.sym 53056 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I0_I3[1]
.sym 53057 iomem_wdata[0]
.sym 53061 soc.simpleuart_reg_div_do[7]
.sym 53070 soc.simpleuart.recv_divcnt[3]
.sym 53071 soc.simpleuart.recv_divcnt[4]
.sym 53073 soc.simpleuart.recv_divcnt[1]
.sym 53080 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I0_I3[1]
.sym 53081 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O[0]
.sym 53083 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O[0]
.sym 53085 soc.simpleuart.recv_divcnt[2]
.sym 53090 soc.simpleuart.recv_divcnt[7]
.sym 53091 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O[0]
.sym 53096 soc.simpleuart.recv_divcnt[5]
.sym 53097 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O[2]
.sym 53099 $nextpnr_ICESTORM_LC_0$O
.sym 53102 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I0_I3[1]
.sym 53105 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I0_I3[2]
.sym 53107 soc.simpleuart.recv_divcnt[1]
.sym 53111 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I0_I3[3]
.sym 53112 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O[0]
.sym 53114 soc.simpleuart.recv_divcnt[2]
.sym 53115 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I0_I3[2]
.sym 53117 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I0_I3[4]
.sym 53118 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O[0]
.sym 53120 soc.simpleuart.recv_divcnt[3]
.sym 53121 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I0_I3[3]
.sym 53123 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I0_I3[5]
.sym 53124 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O[0]
.sym 53126 soc.simpleuart.recv_divcnt[4]
.sym 53127 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I0_I3[4]
.sym 53129 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O[3]
.sym 53130 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O[0]
.sym 53131 soc.simpleuart.recv_divcnt[5]
.sym 53133 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I0_I3[5]
.sym 53135 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I0_I3[7]
.sym 53136 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O[0]
.sym 53137 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O[2]
.sym 53139 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O[3]
.sym 53141 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I0_I3[8]
.sym 53142 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O[0]
.sym 53144 soc.simpleuart.recv_divcnt[7]
.sym 53145 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I0_I3[7]
.sym 53147 clk$SB_IO_IN_$glb_clk
.sym 53148 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 53162 iomem_wdata[2]
.sym 53163 soc.simpleuart.recv_divcnt[5]
.sym 53164 iomem_wstrb[3]
.sym 53165 soc.spimemio.dout_data[1]
.sym 53166 iomem_wdata[13]
.sym 53167 iomem_wdata[10]
.sym 53168 iomem_wdata[11]
.sym 53169 soc.simpleuart.send_dummy_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 53170 soc.simpleuart_reg_div_do[7]
.sym 53171 iomem_wdata[7]
.sym 53172 soc.spimemio.rd_wait_SB_DFFESR_Q_E
.sym 53176 soc.simpleuart_reg_div_do[6]
.sym 53180 iomem_wdata[8]
.sym 53183 soc.cpu.mem_rdata_SB_LUT4_O_10_I0_SB_LUT4_O_I0[2]
.sym 53185 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I0_I3[8]
.sym 53192 soc.simpleuart.recv_divcnt[10]
.sym 53193 soc.simpleuart.recv_divcnt[11]
.sym 53198 soc.simpleuart.recv_divcnt[8]
.sym 53203 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[1]
.sym 53210 soc.simpleuart.recv_divcnt[12]
.sym 53211 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O[0]
.sym 53212 soc.simpleuart.recv_divcnt[14]
.sym 53215 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 53219 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O[0]
.sym 53221 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 53222 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I0_I3[9]
.sym 53223 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O[0]
.sym 53224 soc.simpleuart.recv_divcnt[8]
.sym 53226 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I0_I3[8]
.sym 53228 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I0_I3[10]
.sym 53229 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O[0]
.sym 53230 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 53232 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I0_I3[9]
.sym 53234 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I0_I3[11]
.sym 53235 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O[0]
.sym 53237 soc.simpleuart.recv_divcnt[10]
.sym 53238 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I0_I3[10]
.sym 53240 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I0_I3[12]
.sym 53241 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O[0]
.sym 53243 soc.simpleuart.recv_divcnt[11]
.sym 53244 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I0_I3[11]
.sym 53246 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I0_I3[13]
.sym 53247 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O[0]
.sym 53249 soc.simpleuart.recv_divcnt[12]
.sym 53250 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I0_I3[12]
.sym 53252 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I0_I3[14]
.sym 53253 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O[0]
.sym 53254 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[1]
.sym 53256 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I0_I3[13]
.sym 53258 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I0_I3[15]
.sym 53259 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O[0]
.sym 53261 soc.simpleuart.recv_divcnt[14]
.sym 53262 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I0_I3[14]
.sym 53264 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I0_I3[16]
.sym 53265 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O[0]
.sym 53266 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 53268 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I0_I3[15]
.sym 53270 clk$SB_IO_IN_$glb_clk
.sym 53271 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 53284 soc.simpleuart.recv_divcnt[8]
.sym 53288 iomem_wdata[0]
.sym 53290 soc.simpleuart.recv_divcnt[10]
.sym 53293 $PACKER_VCC_NET
.sym 53294 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[12]
.sym 53296 soc.simpleuart_reg_div_do[22]
.sym 53297 soc.simpleuart.recv_divcnt[30]
.sym 53298 iomem_addr[16]
.sym 53299 iomem_wdata[10]
.sym 53300 soc.simpleuart.recv_divcnt[22]
.sym 53301 UART_RX_SB_LUT4_I1_O[2]
.sym 53302 soc.cpu.cpuregs_raddr2[4]
.sym 53303 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_19_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 53304 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 53305 soc.simpleuart_reg_div_do[8]
.sym 53306 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 53307 iomem_wdata[1]
.sym 53308 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I0_I3[16]
.sym 53321 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 53322 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 53329 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O[0]
.sym 53332 soc.simpleuart.recv_divcnt[19]
.sym 53336 soc.simpleuart.recv_divcnt[23]
.sym 53337 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O[0]
.sym 53339 soc.simpleuart.recv_divcnt[18]
.sym 53341 soc.simpleuart.recv_divcnt[20]
.sym 53342 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 53343 soc.simpleuart.recv_divcnt[22]
.sym 53345 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I0_I3[17]
.sym 53346 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O[0]
.sym 53347 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 53349 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I0_I3[16]
.sym 53351 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I0_I3[18]
.sym 53352 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O[0]
.sym 53353 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 53355 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I0_I3[17]
.sym 53357 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I0_I3[19]
.sym 53358 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O[0]
.sym 53359 soc.simpleuart.recv_divcnt[18]
.sym 53361 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I0_I3[18]
.sym 53363 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I0_I3[20]
.sym 53364 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O[0]
.sym 53366 soc.simpleuart.recv_divcnt[19]
.sym 53367 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I0_I3[19]
.sym 53369 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I0_I3[21]
.sym 53370 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O[0]
.sym 53371 soc.simpleuart.recv_divcnt[20]
.sym 53373 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I0_I3[20]
.sym 53375 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I0_I3[22]
.sym 53376 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O[0]
.sym 53377 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 53379 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I0_I3[21]
.sym 53381 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I0_I3[23]
.sym 53382 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O[0]
.sym 53383 soc.simpleuart.recv_divcnt[22]
.sym 53385 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I0_I3[22]
.sym 53387 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I0_I3[24]
.sym 53388 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O[0]
.sym 53390 soc.simpleuart.recv_divcnt[23]
.sym 53391 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I0_I3[23]
.sym 53393 clk$SB_IO_IN_$glb_clk
.sym 53394 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 53408 iomem_wdata[6]
.sym 53409 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 53411 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 53414 iomem_addr[2]
.sym 53416 iomem_addr[6]
.sym 53419 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 53420 soc.simpleuart.recv_divcnt[18]
.sym 53421 soc.simpleuart.recv_divcnt[29]
.sym 53422 soc.simpleuart.recv_divcnt[19]
.sym 53423 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 53424 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[10]
.sym 53425 soc.simpleuart.recv_divcnt[1]
.sym 53426 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 53427 soc.simpleuart.recv_divcnt[24]
.sym 53428 soc.simpleuart.recv_divcnt[10]
.sym 53429 soc.simpleuart.recv_divcnt[25]
.sym 53430 soc.cpu.mem_rdata_SB_LUT4_O_4_I0_SB_LUT4_O_I3[3]
.sym 53431 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I0_I3[24]
.sym 53438 soc.simpleuart.recv_divcnt[26]
.sym 53440 soc.simpleuart.recv_divcnt[28]
.sym 53441 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O[0]
.sym 53445 soc.simpleuart.recv_divcnt[25]
.sym 53449 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O[0]
.sym 53452 soc.simpleuart.recv_divcnt[24]
.sym 53457 soc.simpleuart.recv_divcnt[29]
.sym 53463 soc.simpleuart.recv_divcnt[27]
.sym 53466 soc.simpleuart.recv_divcnt[30]
.sym 53467 soc.simpleuart.recv_divcnt[31]
.sym 53468 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I0_I3[25]
.sym 53469 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O[0]
.sym 53471 soc.simpleuart.recv_divcnt[24]
.sym 53472 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I0_I3[24]
.sym 53474 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I0_I3[26]
.sym 53475 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O[0]
.sym 53476 soc.simpleuart.recv_divcnt[25]
.sym 53478 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I0_I3[25]
.sym 53480 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I0_I3[27]
.sym 53481 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O[0]
.sym 53483 soc.simpleuart.recv_divcnt[26]
.sym 53484 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I0_I3[26]
.sym 53486 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I0_I3[28]
.sym 53487 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O[0]
.sym 53488 soc.simpleuart.recv_divcnt[27]
.sym 53490 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I0_I3[27]
.sym 53492 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I0_I3[29]
.sym 53493 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O[0]
.sym 53495 soc.simpleuart.recv_divcnt[28]
.sym 53496 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I0_I3[28]
.sym 53498 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I0_I3[30]
.sym 53499 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O[0]
.sym 53501 soc.simpleuart.recv_divcnt[29]
.sym 53502 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I0_I3[29]
.sym 53504 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I0_I3[31]
.sym 53505 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O[0]
.sym 53506 soc.simpleuart.recv_divcnt[30]
.sym 53508 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I0_I3[30]
.sym 53512 soc.simpleuart.recv_divcnt[31]
.sym 53513 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O[0]
.sym 53514 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I0_I3[31]
.sym 53516 clk$SB_IO_IN_$glb_clk
.sym 53517 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 53525 UART_RX_SB_LUT4_I1_I0[30]
.sym 53532 soc.simpleuart_reg_div_do[19]
.sym 53538 iomem_addr[3]
.sym 53539 iomem_wdata[7]
.sym 53542 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[26]
.sym 53543 soc.simpleuart.recv_divcnt[26]
.sym 53544 soc.simpleuart_reg_div_do[20]
.sym 53545 soc.simpleuart_reg_div_do[10]
.sym 53546 soc.simpleuart_reg_div_do[29]
.sym 53547 soc.simpleuart_reg_div_do[31]
.sym 53548 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I0_I3[1]
.sym 53549 soc.simpleuart_reg_div_do[14]
.sym 53550 soc.simpleuart_reg_div_do[27]
.sym 53551 iomem_wdata[6]
.sym 53552 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[28]
.sym 53553 soc.simpleuart_reg_div_do[7]
.sym 53559 soc.simpleuart.recv_divcnt[20]
.sym 53560 soc.simpleuart_reg_div_do[7]
.sym 53563 soc.simpleuart_reg_div_do[31]
.sym 53566 soc.simpleuart.recv_divcnt[31]
.sym 53567 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 53568 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 53570 soc.simpleuart.recv_divcnt[27]
.sym 53572 soc.simpleuart.recv_divcnt[22]
.sym 53574 soc.simpleuart_reg_div_do[5]
.sym 53576 soc.simpleuart_reg_div_do[27]
.sym 53578 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 53579 soc.simpleuart_reg_div_do[17]
.sym 53581 soc.simpleuart.recv_divcnt[7]
.sym 53582 soc.simpleuart.recv_divcnt[19]
.sym 53583 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 53585 soc.simpleuart.recv_divcnt[5]
.sym 53594 soc.simpleuart.recv_divcnt[20]
.sym 53598 soc.simpleuart.recv_divcnt[5]
.sym 53599 soc.simpleuart.recv_divcnt[7]
.sym 53600 soc.simpleuart_reg_div_do[7]
.sym 53601 soc.simpleuart_reg_div_do[5]
.sym 53607 soc.simpleuart.recv_divcnt[19]
.sym 53613 soc.simpleuart.recv_divcnt[22]
.sym 53617 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 53622 soc.simpleuart.recv_divcnt[31]
.sym 53623 soc.simpleuart_reg_div_do[31]
.sym 53624 soc.simpleuart_reg_div_do[27]
.sym 53625 soc.simpleuart.recv_divcnt[27]
.sym 53630 soc.simpleuart.recv_divcnt[27]
.sym 53634 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 53635 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 53636 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 53637 soc.simpleuart_reg_div_do[17]
.sym 53641 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[9]
.sym 53642 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[15]
.sym 53643 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[10]
.sym 53644 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[18]
.sym 53645 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 53646 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[25]
.sym 53647 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[29]
.sym 53648 soc.simpleuart_reg_div_do[6]
.sym 53652 soc.cpu.instr_timer
.sym 53653 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O[0]
.sym 53654 UART_RX$SB_IO_IN
.sym 53656 soc.spimemio.rd_addr[13]
.sym 53665 iomem_wdata[18]
.sym 53666 soc.simpleuart_reg_div_do[21]
.sym 53667 iomem_wdata[12]
.sym 53668 iomem_wdata[8]
.sym 53669 iomem_wdata[21]
.sym 53670 iomem_addr[15]
.sym 53671 iomem_wdata[14]
.sym 53672 soc.simpleuart_reg_div_do[6]
.sym 53673 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 53674 soc.simpleuart_reg_div_do[17]
.sym 53675 soc.cpu.mem_rdata_SB_LUT4_O_10_I0_SB_LUT4_O_I0[2]
.sym 53676 soc.simpleuart_reg_div_do[18]
.sym 53682 soc.simpleuart.recv_divcnt[2]
.sym 53683 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 53685 soc.simpleuart_reg_div_do[1]
.sym 53687 soc.simpleuart.recv_divcnt[20]
.sym 53688 soc.simpleuart_reg_div_do[21]
.sym 53689 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 53690 soc.simpleuart.recv_divcnt[18]
.sym 53691 soc.simpleuart_reg_div_do[20]
.sym 53692 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 53693 soc.simpleuart_reg_div_do[18]
.sym 53694 soc.simpleuart.recv_divcnt[10]
.sym 53695 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[2]
.sym 53696 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 53697 soc.simpleuart.recv_divcnt[1]
.sym 53698 soc.simpleuart_reg_div_do[0]
.sym 53699 soc.simpleuart.recv_divcnt[24]
.sym 53700 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 53702 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 53704 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 53705 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 53706 soc.simpleuart_reg_div_do[2]
.sym 53707 soc.simpleuart_reg_div_do[10]
.sym 53708 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I0_I3[1]
.sym 53709 soc.simpleuart_reg_div_do[14]
.sym 53710 soc.simpleuart.recv_divcnt[14]
.sym 53711 soc.simpleuart_reg_div_do[9]
.sym 53712 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 53713 soc.simpleuart_reg_div_do[15]
.sym 53715 soc.simpleuart_reg_div_do[21]
.sym 53716 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 53717 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 53718 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 53721 soc.simpleuart.recv_divcnt[20]
.sym 53722 soc.simpleuart_reg_div_do[18]
.sym 53723 soc.simpleuart.recv_divcnt[18]
.sym 53724 soc.simpleuart_reg_div_do[20]
.sym 53727 soc.simpleuart.recv_divcnt[1]
.sym 53728 soc.simpleuart_reg_div_do[1]
.sym 53729 soc.simpleuart.recv_divcnt[2]
.sym 53730 soc.simpleuart_reg_div_do[2]
.sym 53733 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 53734 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 53735 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 53736 soc.simpleuart_reg_div_do[15]
.sym 53742 soc.simpleuart.recv_divcnt[24]
.sym 53745 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 53746 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 53747 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 53748 soc.simpleuart_reg_div_do[9]
.sym 53751 soc.simpleuart_reg_div_do[0]
.sym 53753 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[2]
.sym 53754 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I0_I3[1]
.sym 53757 soc.simpleuart.recv_divcnt[10]
.sym 53758 soc.simpleuart_reg_div_do[14]
.sym 53759 soc.simpleuart.recv_divcnt[14]
.sym 53760 soc.simpleuart_reg_div_do[10]
.sym 53764 soc.simpleuart_reg_div_do[12]
.sym 53765 soc.simpleuart_reg_div_do[10]
.sym 53766 soc.simpleuart_reg_div_do[11]
.sym 53767 soc.simpleuart_reg_div_do[14]
.sym 53768 soc.simpleuart_reg_div_do[8]
.sym 53769 soc.simpleuart_reg_div_do[9]
.sym 53770 soc.simpleuart_reg_div_do[13]
.sym 53771 soc.simpleuart_reg_div_do[15]
.sym 53776 soc.spimemio_cfgreg_do[20]
.sym 53779 iomem_wdata[16]
.sym 53785 soc.spimemio_cfgreg_do[21]
.sym 53786 soc.spimemio_cfgreg_do[22]
.sym 53788 soc.simpleuart_reg_div_do[22]
.sym 53789 soc.simpleuart_reg_div_do[8]
.sym 53790 iomem_addr[16]
.sym 53791 iomem_wdata[10]
.sym 53792 soc.simpleuart_reg_div_do[21]
.sym 53794 soc.cpu.cpuregs_raddr2[4]
.sym 53795 iomem_wdata[1]
.sym 53796 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_19_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 53797 soc.simpleuart_reg_div_do[12]
.sym 53798 soc.simpleuart_reg_div_do[20]
.sym 53799 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 53811 soc.simpleuart_reg_div_do[26]
.sym 53813 soc.simpleuart.recv_divcnt[26]
.sym 53818 soc.simpleuart.recv_divcnt[28]
.sym 53820 iomem_wdata[17]
.sym 53823 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 53825 iomem_wdata[18]
.sym 53826 iomem_wdata[20]
.sym 53829 iomem_wdata[21]
.sym 53834 iomem_wdata[22]
.sym 53835 soc.simpleuart_reg_div_do[28]
.sym 53839 soc.simpleuart.recv_divcnt[26]
.sym 53844 iomem_wdata[20]
.sym 53852 iomem_wdata[17]
.sym 53859 iomem_wdata[18]
.sym 53864 iomem_wdata[22]
.sym 53869 soc.simpleuart.recv_divcnt[28]
.sym 53877 iomem_wdata[21]
.sym 53880 soc.simpleuart_reg_div_do[28]
.sym 53881 soc.simpleuart_reg_div_do[26]
.sym 53882 soc.simpleuart.recv_divcnt[26]
.sym 53883 soc.simpleuart.recv_divcnt[28]
.sym 53884 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 53885 clk$SB_IO_IN_$glb_clk
.sym 53886 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 53887 iomem_addr[8]
.sym 53889 iomem_addr[15]
.sym 53890 iomem_addr[5]
.sym 53891 flash_io0_oe_SB_LUT4_I0_I3[2]
.sym 53894 iomem_addr[16]
.sym 53896 iomem_addr[4]
.sym 53897 UART_RX_SB_LUT4_I1_O[2]
.sym 53898 soc.cpu.next_pc[16]
.sym 53899 UART_RX$SB_IO_IN
.sym 53900 soc.simpleuart_reg_div_do[13]
.sym 53902 soc.simpleuart_reg_div_do[14]
.sym 53903 iomem_wstrb[1]
.sym 53905 soc.simpleuart_reg_div_do[24]
.sym 53906 iomem_addr[9]
.sym 53907 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 53909 soc.cpu.next_pc[6]
.sym 53910 iomem_addr[3]
.sym 53911 soc.simpleuart_reg_div_do[11]
.sym 53913 iomem_addr[12]
.sym 53914 soc.cpu.mem_rdata_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 53915 iomem_wdata[16]
.sym 53916 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 53917 soc.cpu.next_pc[13]
.sym 53918 soc.cpu.mem_rdata_SB_LUT4_O_4_I0_SB_LUT4_O_I3[3]
.sym 53919 soc.cpu.next_pc[12]
.sym 53920 iomem_wdata[22]
.sym 53921 soc.simpleuart_reg_div_do[15]
.sym 53943 $PACKER_VCC_NET
.sym 53953 soc.cpu.next_pc[3]
.sym 53956 soc.cpu.next_pc[5]
.sym 53957 soc.cpu.next_pc[4]
.sym 53958 soc.cpu.mem_la_firstword_xfer
.sym 53959 soc.cpu.next_pc[2]
.sym 53960 $nextpnr_ICESTORM_LC_9$I3
.sym 53962 soc.cpu.mem_la_firstword_xfer
.sym 53963 soc.cpu.next_pc[2]
.sym 53966 $nextpnr_ICESTORM_LC_9$COUT
.sym 53968 $PACKER_VCC_NET
.sym 53970 $nextpnr_ICESTORM_LC_9$I3
.sym 53972 $nextpnr_ICESTORM_LC_10$I3
.sym 53975 soc.cpu.next_pc[3]
.sym 53978 $nextpnr_ICESTORM_LC_10$COUT
.sym 53980 $PACKER_VCC_NET
.sym 53982 $nextpnr_ICESTORM_LC_10$I3
.sym 53984 $nextpnr_ICESTORM_LC_11$I3
.sym 53987 soc.cpu.next_pc[4]
.sym 53990 $nextpnr_ICESTORM_LC_11$COUT
.sym 53992 $PACKER_VCC_NET
.sym 53994 $nextpnr_ICESTORM_LC_11$I3
.sym 53996 $nextpnr_ICESTORM_LC_12$I3
.sym 53998 soc.cpu.next_pc[5]
.sym 54002 $nextpnr_ICESTORM_LC_12$COUT
.sym 54004 $PACKER_VCC_NET
.sym 54006 $nextpnr_ICESTORM_LC_12$I3
.sym 54010 flash_io2_oe_SB_LUT4_I3_O[1]
.sym 54011 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 54012 iomem_addr[17]
.sym 54013 soc.spimemio.config_cont_SB_LUT4_I1_2_I2[2]
.sym 54014 flash_io1_oe_SB_LUT4_I1_I2[2]
.sym 54015 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 54016 iomem_addr[10]
.sym 54017 iomem_addr[12]
.sym 54024 soc.cpu.next_pc[8]
.sym 54025 iomem_addr[5]
.sym 54026 $PACKER_VCC_NET
.sym 54027 iomem_addr[16]
.sym 54029 iomem_addr[8]
.sym 54030 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_22_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 54031 $PACKER_VCC_NET
.sym 54033 iomem_addr[15]
.sym 54034 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 54035 soc.cpu.next_pc[5]
.sym 54036 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[13]
.sym 54037 flash_clk_SB_LUT4_I3_O[2]
.sym 54038 soc.mem_valid
.sym 54040 soc.simpleuart.recv_pattern[6]
.sym 54041 iomem_addr[12]
.sym 54042 soc.cpu.next_pc[16]
.sym 54043 soc.simpleuart_reg_div_do[31]
.sym 54045 soc.simpleuart_reg_div_do[7]
.sym 54046 $nextpnr_ICESTORM_LC_12$COUT
.sym 54056 soc.cpu.next_pc[9]
.sym 54065 soc.cpu.next_pc[7]
.sym 54069 $PACKER_VCC_NET
.sym 54077 soc.cpu.next_pc[6]
.sym 54082 soc.cpu.next_pc[8]
.sym 54083 $nextpnr_ICESTORM_LC_13$I3
.sym 54085 soc.cpu.next_pc[6]
.sym 54089 $nextpnr_ICESTORM_LC_13$COUT
.sym 54091 $PACKER_VCC_NET
.sym 54093 $nextpnr_ICESTORM_LC_13$I3
.sym 54095 $nextpnr_ICESTORM_LC_14$I3
.sym 54097 soc.cpu.next_pc[7]
.sym 54101 $nextpnr_ICESTORM_LC_14$COUT
.sym 54103 $PACKER_VCC_NET
.sym 54105 $nextpnr_ICESTORM_LC_14$I3
.sym 54107 $nextpnr_ICESTORM_LC_15$I3
.sym 54110 soc.cpu.next_pc[8]
.sym 54113 $nextpnr_ICESTORM_LC_15$COUT
.sym 54115 $PACKER_VCC_NET
.sym 54117 $nextpnr_ICESTORM_LC_15$I3
.sym 54119 $nextpnr_ICESTORM_LC_16$I3
.sym 54121 soc.cpu.next_pc[9]
.sym 54125 $nextpnr_ICESTORM_LC_16$COUT
.sym 54127 $PACKER_VCC_NET
.sym 54129 $nextpnr_ICESTORM_LC_16$I3
.sym 54133 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 54134 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 54135 soc.simpleuart.recv_buf_data[7]
.sym 54136 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I1_1_O[0]
.sym 54137 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 54138 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[1]
.sym 54139 soc.simpleuart.recv_buf_data[0]
.sym 54140 soc.simpleuart.recv_buf_data[6]
.sym 54144 soc.cpu.instr_maskirq
.sym 54146 iomem_addr[10]
.sym 54147 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[7]
.sym 54148 iomem_wdata[3]
.sym 54149 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[15]
.sym 54150 soc.cpu.next_pc[17]
.sym 54152 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I2[1]
.sym 54153 soc.cpu.next_pc[10]
.sym 54154 iomem_wdata[7]
.sym 54155 soc.cpu.mem_rdata_SB_LUT4_O_9_I0_SB_LUT4_O_1_I3[2]
.sym 54156 iomem_addr[17]
.sym 54158 soc.cpu.decoded_imm[3]
.sym 54160 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[1]
.sym 54162 soc.simpleuart_reg_div_do[17]
.sym 54163 soc.cpu.mem_rdata_SB_LUT4_O_10_I0_SB_LUT4_O_I0[2]
.sym 54167 soc.cpu.decoded_imm[4]
.sym 54168 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[14]
.sym 54169 $nextpnr_ICESTORM_LC_16$COUT
.sym 54182 soc.cpu.next_pc[12]
.sym 54183 soc.cpu.next_pc[11]
.sym 54189 soc.cpu.next_pc[13]
.sym 54193 soc.cpu.next_pc[10]
.sym 54197 $PACKER_VCC_NET
.sym 54206 $nextpnr_ICESTORM_LC_17$I3
.sym 54208 soc.cpu.next_pc[10]
.sym 54212 $nextpnr_ICESTORM_LC_17$COUT
.sym 54215 $PACKER_VCC_NET
.sym 54216 $nextpnr_ICESTORM_LC_17$I3
.sym 54218 $nextpnr_ICESTORM_LC_18$I3
.sym 54221 soc.cpu.next_pc[11]
.sym 54224 $nextpnr_ICESTORM_LC_18$COUT
.sym 54227 $PACKER_VCC_NET
.sym 54228 $nextpnr_ICESTORM_LC_18$I3
.sym 54230 $nextpnr_ICESTORM_LC_19$I3
.sym 54232 soc.cpu.next_pc[12]
.sym 54236 $nextpnr_ICESTORM_LC_19$COUT
.sym 54239 $PACKER_VCC_NET
.sym 54240 $nextpnr_ICESTORM_LC_19$I3
.sym 54242 $nextpnr_ICESTORM_LC_20$I3
.sym 54245 soc.cpu.next_pc[13]
.sym 54248 $nextpnr_ICESTORM_LC_20$COUT
.sym 54251 $PACKER_VCC_NET
.sym 54252 $nextpnr_ICESTORM_LC_20$I3
.sym 54256 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I1_1_O[2]
.sym 54257 soc.cpu.mem_rdata_SB_LUT4_O_13_I0_SB_LUT4_O_2_I2[2]
.sym 54258 soc.cpu.mem_rdata_SB_LUT4_O_10_I0_SB_LUT4_O_I0[1]
.sym 54259 soc.cpu.mem_rdata_SB_LUT4_O_15_I0_SB_LUT4_O_2_I2[2]
.sym 54260 soc.simpleuart_reg_div_do[31]
.sym 54261 soc.simpleuart.recv_buf_valid_SB_LUT4_I0_O[2]
.sym 54262 soc.cpu.mem_rdata_SB_LUT4_O_14_I0_SB_LUT4_O_2_I2[2]
.sym 54263 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 54264 iomem_addr[14]
.sym 54266 soc.cpu.cpuregs_raddr2[3]
.sym 54269 soc.cpu.mem_la_firstword_xfer
.sym 54270 $PACKER_VCC_NET
.sym 54272 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 54274 iomem_addr[14]
.sym 54275 soc.cpu.next_pc[9]
.sym 54276 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 54280 soc.simpleuart_reg_div_do[22]
.sym 54281 iomem_wstrb[3]
.sym 54282 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[15]
.sym 54283 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_28_I3[1]
.sym 54284 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 54285 soc.simpleuart_reg_div_do[12]
.sym 54286 soc.cpu.cpuregs_raddr2[4]
.sym 54287 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[11]
.sym 54288 soc.cpu.instr_retirq
.sym 54289 soc.simpleuart_reg_div_do[21]
.sym 54290 soc.cpu.next_pc[20]
.sym 54291 soc.cpu.next_pc[21]
.sym 54292 $nextpnr_ICESTORM_LC_20$COUT
.sym 54307 $PACKER_VCC_NET
.sym 54316 soc.cpu.next_pc[14]
.sym 54321 soc.cpu.next_pc[16]
.sym 54323 soc.cpu.next_pc[17]
.sym 54324 soc.cpu.next_pc[15]
.sym 54329 $nextpnr_ICESTORM_LC_21$I3
.sym 54331 soc.cpu.next_pc[14]
.sym 54335 $nextpnr_ICESTORM_LC_21$COUT
.sym 54338 $PACKER_VCC_NET
.sym 54339 $nextpnr_ICESTORM_LC_21$I3
.sym 54341 $nextpnr_ICESTORM_LC_22$I3
.sym 54344 soc.cpu.next_pc[15]
.sym 54347 $nextpnr_ICESTORM_LC_22$COUT
.sym 54350 $PACKER_VCC_NET
.sym 54351 $nextpnr_ICESTORM_LC_22$I3
.sym 54353 $nextpnr_ICESTORM_LC_23$I3
.sym 54355 soc.cpu.next_pc[16]
.sym 54359 $nextpnr_ICESTORM_LC_23$COUT
.sym 54362 $PACKER_VCC_NET
.sym 54363 $nextpnr_ICESTORM_LC_23$I3
.sym 54365 $nextpnr_ICESTORM_LC_24$I3
.sym 54367 soc.cpu.next_pc[17]
.sym 54371 $nextpnr_ICESTORM_LC_24$COUT
.sym 54374 $PACKER_VCC_NET
.sym 54375 $nextpnr_ICESTORM_LC_24$I3
.sym 54379 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 54380 soc.cpu.mem_rdata_SB_LUT4_O_10_I0_SB_LUT4_O_I0[0]
.sym 54381 soc.spimemio.config_en_SB_LUT4_I1_O[1]
.sym 54382 soc.simpleuart_reg_div_do[16]
.sym 54383 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 54384 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 54385 soc.cpu.mem_rdata_SB_LUT4_O_10_I0[0]
.sym 54390 soc.cpu.alu_out_SB_LUT4_O_25_I1[1]
.sym 54396 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 54399 soc.simpleuart_reg_div_do[23]
.sym 54401 flash_io1_oe_SB_LUT4_I1_I2[0]
.sym 54403 iomem_wdata[16]
.sym 54404 soc.cpu.next_pc[24]
.sym 54405 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[0]
.sym 54406 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 54407 soc.cpu.mem_rdata_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 54408 soc.cpu.next_pc[13]
.sym 54409 soc.simpleuart_reg_div_do[15]
.sym 54410 soc.cpu.next_pc[12]
.sym 54411 soc.cpu.mem_rdata_SB_LUT4_O_4_I0_SB_LUT4_O_I3[3]
.sym 54412 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 54413 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_28_I3[1]
.sym 54414 soc.cpu.next_pc[19]
.sym 54415 $nextpnr_ICESTORM_LC_24$COUT
.sym 54421 soc.cpu.next_pc[18]
.sym 54432 $PACKER_VCC_NET
.sym 54433 $PACKER_VCC_NET
.sym 54438 soc.cpu.next_pc[19]
.sym 54450 soc.cpu.next_pc[20]
.sym 54451 soc.cpu.next_pc[21]
.sym 54452 $nextpnr_ICESTORM_LC_25$I3
.sym 54454 soc.cpu.next_pc[18]
.sym 54458 $nextpnr_ICESTORM_LC_25$COUT
.sym 54461 $PACKER_VCC_NET
.sym 54462 $nextpnr_ICESTORM_LC_25$I3
.sym 54464 $nextpnr_ICESTORM_LC_26$I3
.sym 54467 soc.cpu.next_pc[19]
.sym 54470 $nextpnr_ICESTORM_LC_26$COUT
.sym 54472 $PACKER_VCC_NET
.sym 54474 $nextpnr_ICESTORM_LC_26$I3
.sym 54476 $nextpnr_ICESTORM_LC_27$I3
.sym 54478 soc.cpu.next_pc[20]
.sym 54482 $nextpnr_ICESTORM_LC_27$COUT
.sym 54485 $PACKER_VCC_NET
.sym 54486 $nextpnr_ICESTORM_LC_27$I3
.sym 54488 $nextpnr_ICESTORM_LC_28$I3
.sym 54491 soc.cpu.next_pc[21]
.sym 54494 $nextpnr_ICESTORM_LC_28$COUT
.sym 54497 $PACKER_VCC_NET
.sym 54498 $nextpnr_ICESTORM_LC_28$I3
.sym 54503 iomem_addr[13]
.sym 54508 iomem_addr[25]
.sym 54514 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_16_I3[1]
.sym 54515 soc.cpu.next_pc[18]
.sym 54517 soc.simpleuart_reg_div_do[16]
.sym 54520 $PACKER_VCC_NET
.sym 54521 $PACKER_VCC_NET
.sym 54522 soc.cpu.cpuregs_waddr[2]
.sym 54523 soc.cpu.mem_rdata_SB_LUT4_O_12_I0[0]
.sym 54525 soc.spimemio.config_en_SB_LUT4_I1_O[1]
.sym 54526 iomem_wstrb[2]
.sym 54530 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 54531 soc.cpu.cpuregs.regs.0.0.0_RADDR_3[3]
.sym 54532 soc.cpu.cpu_state[6]
.sym 54534 soc.cpu.next_pc[16]
.sym 54535 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_27_I3[1]
.sym 54536 soc.cpu.next_pc[22]
.sym 54537 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1[0]
.sym 54538 $nextpnr_ICESTORM_LC_28$COUT
.sym 54549 soc.cpu.next_pc[23]
.sym 54560 $PACKER_VCC_NET
.sym 54562 soc.cpu.next_pc[22]
.sym 54563 soc.cpu.next_pc[25]
.sym 54564 soc.cpu.next_pc[24]
.sym 54575 $nextpnr_ICESTORM_LC_29$I3
.sym 54577 soc.cpu.next_pc[22]
.sym 54581 $nextpnr_ICESTORM_LC_29$COUT
.sym 54584 $PACKER_VCC_NET
.sym 54585 $nextpnr_ICESTORM_LC_29$I3
.sym 54587 $nextpnr_ICESTORM_LC_30$I3
.sym 54590 soc.cpu.next_pc[23]
.sym 54593 $nextpnr_ICESTORM_LC_30$COUT
.sym 54596 $PACKER_VCC_NET
.sym 54597 $nextpnr_ICESTORM_LC_30$I3
.sym 54599 $nextpnr_ICESTORM_LC_31$I3
.sym 54601 soc.cpu.next_pc[24]
.sym 54605 $nextpnr_ICESTORM_LC_31$COUT
.sym 54608 $PACKER_VCC_NET
.sym 54609 $nextpnr_ICESTORM_LC_31$I3
.sym 54611 $nextpnr_ICESTORM_LC_32$I3
.sym 54614 soc.cpu.next_pc[25]
.sym 54617 $nextpnr_ICESTORM_LC_32$COUT
.sym 54620 $PACKER_VCC_NET
.sym 54621 $nextpnr_ICESTORM_LC_32$I3
.sym 54625 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2[2]
.sym 54626 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I2[0]
.sym 54627 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2[2]
.sym 54629 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I2[3]
.sym 54630 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1[0]
.sym 54631 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1[0]
.sym 54632 iomem_addr[29]
.sym 54636 soc.cpu.decoded_imm_j[11]
.sym 54637 iomem_addr[26]
.sym 54638 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 54639 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_O
.sym 54641 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[21]
.sym 54644 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 54645 soc.cpu.next_pc[23]
.sym 54646 iomem_addr[13]
.sym 54647 soc.cpu.next_pc[23]
.sym 54648 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_21_I3[1]
.sym 54649 soc.cpu.cpuregs.regs.0.0.0_RADDR_3[0]
.sym 54650 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[0]
.sym 54653 soc.cpu.cpuregs_waddr[4]
.sym 54654 soc.cpu.decoded_imm[3]
.sym 54655 soc.cpu.cpuregs_waddr[1]
.sym 54657 soc.cpu.next_pc[25]
.sym 54658 soc.cpu.instr_maskirq
.sym 54659 soc.cpu.cpuregs.regs.0.0.0_RADDR_1
.sym 54660 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_20_I3[1]
.sym 54661 $nextpnr_ICESTORM_LC_32$COUT
.sym 54668 soc.cpu.next_pc[28]
.sym 54672 soc.cpu.next_pc[27]
.sym 54684 soc.cpu.next_pc[29]
.sym 54694 $PACKER_VCC_NET
.sym 54697 soc.cpu.next_pc[26]
.sym 54698 $nextpnr_ICESTORM_LC_33$I3
.sym 54701 soc.cpu.next_pc[26]
.sym 54704 $nextpnr_ICESTORM_LC_33$COUT
.sym 54707 $PACKER_VCC_NET
.sym 54708 $nextpnr_ICESTORM_LC_33$I3
.sym 54710 $nextpnr_ICESTORM_LC_34$I3
.sym 54713 soc.cpu.next_pc[27]
.sym 54716 $nextpnr_ICESTORM_LC_34$COUT
.sym 54719 $PACKER_VCC_NET
.sym 54720 $nextpnr_ICESTORM_LC_34$I3
.sym 54722 $nextpnr_ICESTORM_LC_35$I3
.sym 54725 soc.cpu.next_pc[28]
.sym 54728 $nextpnr_ICESTORM_LC_35$COUT
.sym 54731 $PACKER_VCC_NET
.sym 54732 $nextpnr_ICESTORM_LC_35$I3
.sym 54734 $nextpnr_ICESTORM_LC_36$I3
.sym 54737 soc.cpu.next_pc[29]
.sym 54740 $nextpnr_ICESTORM_LC_36$COUT
.sym 54743 $PACKER_VCC_NET
.sym 54744 $nextpnr_ICESTORM_LC_36$I3
.sym 54748 soc.cpu.latched_is_lb_SB_LUT4_I3_O[0]
.sym 54749 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2[2]
.sym 54750 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2[1]
.sym 54751 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 54752 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I2_SB_LUT4_O_1_I0[0]
.sym 54753 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1[0]
.sym 54754 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[2]
.sym 54755 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I2[0]
.sym 54758 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3[0]
.sym 54759 soc.cpu.cpuregs_waddr[0]
.sym 54761 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1[0]
.sym 54762 soc.cpu.next_pc[30]
.sym 54764 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[25]
.sym 54767 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2[2]
.sym 54768 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[26]
.sym 54769 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I2[0]
.sym 54771 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2[2]
.sym 54772 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I1[2]
.sym 54773 soc.cpu.reg_out[21]
.sym 54774 soc.cpu.next_pc[20]
.sym 54775 soc.cpu.next_pc[21]
.sym 54776 soc.cpu.next_pc[26]
.sym 54777 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 54778 soc.cpu.decoder_trigger
.sym 54779 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_28_I3[1]
.sym 54780 soc.cpu.instr_retirq
.sym 54781 soc.cpu.cpuregs.regs.0.0.1_RADDR_3[0]
.sym 54782 soc.cpu.cpuregs_raddr2[4]
.sym 54783 soc.cpu.next_pc[26]
.sym 54784 $nextpnr_ICESTORM_LC_36$COUT
.sym 54790 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 54792 soc.cpu.cpu_state[4]
.sym 54793 soc.cpu.next_pc[30]
.sym 54795 soc.cpu.latched_is_lh_SB_LUT4_I1_I2[1]
.sym 54797 soc.cpu.next_pc[31]
.sym 54798 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[1]
.sym 54799 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[21]
.sym 54800 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2[1]
.sym 54801 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 54805 soc.cpu.alu_out_SB_LUT4_O_25_I1[1]
.sym 54807 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_O
.sym 54808 soc.cpu.decoder_trigger
.sym 54811 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[0]
.sym 54812 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 54813 soc.cpu.latched_store_SB_LUT4_I1_O[1]
.sym 54814 soc.cpu.latched_store_SB_LUT4_I3_1_O[1]
.sym 54815 soc.cpu.cpu_state[6]
.sym 54816 soc.cpu.cpu_state[3]
.sym 54819 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[2]
.sym 54820 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 54821 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[29]
.sym 54824 soc.cpu.next_pc[30]
.sym 54828 soc.cpu.next_pc[31]
.sym 54829 soc.cpu.alu_out_SB_LUT4_O_25_I1[1]
.sym 54830 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 54831 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[29]
.sym 54834 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[0]
.sym 54835 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[2]
.sym 54836 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2[1]
.sym 54840 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[2]
.sym 54841 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[0]
.sym 54842 soc.cpu.cpu_state[6]
.sym 54843 soc.cpu.latched_is_lh_SB_LUT4_I1_I2[1]
.sym 54846 soc.cpu.cpu_state[3]
.sym 54847 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[21]
.sym 54848 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 54849 soc.cpu.cpu_state[4]
.sym 54852 soc.cpu.decoder_trigger
.sym 54853 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[1]
.sym 54854 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 54858 soc.cpu.latched_store_SB_LUT4_I3_1_O[1]
.sym 54859 soc.cpu.latched_store_SB_LUT4_I1_O[1]
.sym 54861 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 54864 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 54866 soc.cpu.decoder_trigger
.sym 54867 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[1]
.sym 54868 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_O
.sym 54869 clk$SB_IO_IN_$glb_clk
.sym 54871 soc.cpu.latched_store_SB_LUT4_I1_O[1]
.sym 54872 soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I2[2]
.sym 54873 soc.cpu.mem_la_wdata_SB_LUT4_O_I1[1]
.sym 54874 soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I2[2]
.sym 54875 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 54876 soc.cpu.compressed_instr_SB_LUT4_I1_O[0]
.sym 54877 soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I2[1]
.sym 54878 soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I2[2]
.sym 54880 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 54881 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 54883 soc.cpu.latched_is_lb_SB_LUT4_I3_I2[0]
.sym 54884 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 54885 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[21]
.sym 54886 soc.cpu.mem_rdata_latched_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 54887 iomem_addr[31]
.sym 54888 soc.cpu.cpu_state[4]
.sym 54889 soc.cpu.next_pc[30]
.sym 54890 soc.mem_rdata[28]
.sym 54892 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2[2]
.sym 54893 soc.mem_rdata[25]
.sym 54894 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 54896 soc.cpu.decoded_imm[0]
.sym 54897 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[0]
.sym 54898 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 54899 soc.cpu.instr_retirq
.sym 54900 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 54902 soc.cpu.cpu_state[3]
.sym 54903 soc.cpu.next_pc[24]
.sym 54904 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_21_I3[1]
.sym 54905 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_28_I3[1]
.sym 54906 soc.cpu.next_pc[19]
.sym 54912 soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I2[1]
.sym 54913 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 54914 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 54915 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 54916 soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I2[1]
.sym 54918 soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I2[1]
.sym 54919 soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I2[2]
.sym 54924 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 54926 soc.cpu.decoder_trigger
.sym 54927 soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I2[1]
.sym 54929 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[1]
.sym 54930 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 54931 soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I2[2]
.sym 54932 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[8]
.sym 54934 soc.cpu.compressed_instr_SB_LUT4_I1_O[3]
.sym 54935 soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I2[2]
.sym 54937 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[11]
.sym 54938 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 54940 soc.cpu.compressed_instr_SB_LUT4_I1_O[2]
.sym 54942 soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I2[2]
.sym 54945 soc.cpu.compressed_instr_SB_LUT4_I1_O[3]
.sym 54946 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 54947 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 54948 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 54951 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 54953 soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I2[2]
.sym 54954 soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I2[1]
.sym 54958 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 54959 soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I2[1]
.sym 54960 soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I2[2]
.sym 54963 soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I2[2]
.sym 54964 soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I2[1]
.sym 54966 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[8]
.sym 54969 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 54970 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 54971 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 54972 soc.cpu.compressed_instr_SB_LUT4_I1_O[2]
.sym 54975 soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I2[2]
.sym 54976 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[11]
.sym 54978 soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I2[1]
.sym 54981 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 54982 soc.cpu.decoder_trigger
.sym 54984 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[1]
.sym 54987 soc.cpu.decoder_trigger
.sym 54988 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 54989 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[1]
.sym 54991 soc.cpu.do_waitirq_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O[1]_$glb_ce
.sym 54992 clk$SB_IO_IN_$glb_clk
.sym 54993 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 54994 soc.cpu.reg_out[21]
.sym 54995 soc.cpu.next_pc[21]
.sym 54996 soc.cpu.reg_out[19]
.sym 54998 soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I2[2]
.sym 54999 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 55000 soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I2[2]
.sym 55001 soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I2[2]
.sym 55008 soc.cpu.latched_is_lh_SB_LUT4_I1_I2[1]
.sym 55009 $PACKER_VCC_NET
.sym 55010 $PACKER_VCC_NET
.sym 55012 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 55013 $PACKER_VCC_NET
.sym 55015 soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I2[2]
.sym 55016 soc.mem_rdata[30]
.sym 55017 soc.cpu.mem_la_wdata_SB_LUT4_O_I1[1]
.sym 55018 soc.cpu.next_pc[16]
.sym 55019 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_27_I3[1]
.sym 55020 soc.cpu.next_pc[22]
.sym 55021 soc.mem_rdata[31]
.sym 55022 soc.mem_rdata[30]
.sym 55023 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 55024 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 55025 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 55026 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 55027 soc.cpu.cpuregs.regs.0.0.0_RADDR_3[3]
.sym 55028 soc.mem_rdata[24]
.sym 55029 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[1]
.sym 55035 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[8]
.sym 55036 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 55039 soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I2[1]
.sym 55040 soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I2[1]
.sym 55042 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 55043 soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I2[1]
.sym 55044 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[9]
.sym 55045 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[10]
.sym 55046 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[11]
.sym 55047 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[12]
.sym 55048 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[12]
.sym 55049 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[9]
.sym 55050 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 55051 soc.cpu.compressed_instr_SB_LUT4_I1_O[12]
.sym 55053 soc.cpu.compressed_instr_SB_LUT4_I1_O[9]
.sym 55055 soc.cpu.compressed_instr_SB_LUT4_I1_O[10]
.sym 55057 soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I2[2]
.sym 55058 soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I2[2]
.sym 55059 soc.cpu.compressed_instr_SB_LUT4_I1_O[8]
.sym 55062 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[10]
.sym 55063 soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I2[2]
.sym 55065 soc.cpu.compressed_instr_SB_LUT4_I1_O[11]
.sym 55068 soc.cpu.compressed_instr_SB_LUT4_I1_O[9]
.sym 55069 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 55070 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[9]
.sym 55071 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 55074 soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I2[2]
.sym 55075 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[12]
.sym 55077 soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I2[1]
.sym 55081 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[9]
.sym 55082 soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I2[2]
.sym 55083 soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I2[1]
.sym 55086 soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I2[2]
.sym 55087 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[10]
.sym 55088 soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I2[1]
.sym 55092 soc.cpu.compressed_instr_SB_LUT4_I1_O[12]
.sym 55093 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 55094 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 55095 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[12]
.sym 55098 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 55099 soc.cpu.compressed_instr_SB_LUT4_I1_O[10]
.sym 55100 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[10]
.sym 55101 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 55104 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[8]
.sym 55105 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 55106 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 55107 soc.cpu.compressed_instr_SB_LUT4_I1_O[8]
.sym 55110 soc.cpu.compressed_instr_SB_LUT4_I1_O[11]
.sym 55111 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 55112 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 55113 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[11]
.sym 55114 soc.cpu.do_waitirq_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O[1]_$glb_ce
.sym 55115 clk$SB_IO_IN_$glb_clk
.sym 55116 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 55117 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 55118 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I2[2]
.sym 55120 soc.cpu.compressed_instr
.sym 55121 soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I2[2]
.sym 55122 soc.cpu.next_pc[19]
.sym 55123 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[0]
.sym 55124 soc.cpu.next_pc[22]
.sym 55128 soc.cpu.instr_timer
.sym 55129 soc.cpu.decoder_trigger
.sym 55131 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 55141 soc.cpu.cpuregs.regs.0.0.0_RADDR_3[0]
.sym 55142 soc.cpu.instr_maskirq
.sym 55143 soc.cpu.cpuregs.regs.0.0.0_RADDR_1
.sym 55144 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_20_I3[1]
.sym 55145 soc.cpu.cpuregs_waddr[4]
.sym 55146 soc.cpu.decoded_imm[3]
.sym 55147 soc.cpu.latched_is_lh
.sym 55148 soc.cpu.next_pc[25]
.sym 55149 soc.cpu.decoded_imm_j[7]
.sym 55150 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 55151 soc.cpu.cpuregs_waddr[1]
.sym 55152 soc.cpu.decoded_imm[16]
.sym 55158 soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I2[1]
.sym 55159 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 55161 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[2]
.sym 55163 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[21]
.sym 55164 soc.cpu.compressed_instr_SB_LUT4_I1_O[21]
.sym 55165 soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I2[2]
.sym 55167 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 55168 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[18]
.sym 55169 soc.cpu.compressed_instr_SB_LUT4_I1_O[14]
.sym 55170 soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I2[1]
.sym 55171 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[21]
.sym 55175 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I2[2]
.sym 55177 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[14]
.sym 55178 soc.cpu.compressed_instr_SB_LUT4_I1_O[18]
.sym 55179 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 55181 soc.cpu.decoder_trigger
.sym 55184 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 55185 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I2[1]
.sym 55186 soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I2[2]
.sym 55187 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[18]
.sym 55188 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[14]
.sym 55189 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[1]
.sym 55191 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 55192 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 55193 soc.cpu.compressed_instr_SB_LUT4_I1_O[14]
.sym 55194 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[14]
.sym 55197 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[2]
.sym 55199 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 55203 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[18]
.sym 55204 soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I2[2]
.sym 55206 soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I2[1]
.sym 55209 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 55210 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[21]
.sym 55211 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 55212 soc.cpu.compressed_instr_SB_LUT4_I1_O[21]
.sym 55215 soc.cpu.compressed_instr_SB_LUT4_I1_O[18]
.sym 55216 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[18]
.sym 55217 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 55218 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 55221 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I2[2]
.sym 55222 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I2[1]
.sym 55223 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[21]
.sym 55227 soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I2[1]
.sym 55228 soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I2[2]
.sym 55230 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[14]
.sym 55233 soc.cpu.decoder_trigger
.sym 55235 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 55236 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[1]
.sym 55237 soc.cpu.do_waitirq_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O[1]_$glb_ce
.sym 55238 clk$SB_IO_IN_$glb_clk
.sym 55239 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 55242 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 55243 soc.cpu.reg_out[18]
.sym 55244 soc.cpu.reg_out[20]
.sym 55252 soc.cpu.instr_timer
.sym 55254 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_9_I3[1]
.sym 55256 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 55257 UART_RX_SB_LUT4_I1_O[2]
.sym 55259 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 55262 soc.cpu.reg_out[22]
.sym 55264 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I3[0]
.sym 55265 soc.cpu.cpuregs.regs.0.0.1_RADDR_3[0]
.sym 55266 soc.cpu.decoder_trigger
.sym 55267 soc.cpu.next_pc[26]
.sym 55270 soc.cpu.next_pc[20]
.sym 55271 soc.cpu.instr_retirq
.sym 55272 soc.cpu.decoded_imm_j[11]
.sym 55273 soc.cpu.reg_out[16]
.sym 55274 soc.cpu.cpuregs_raddr2[4]
.sym 55275 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 55281 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[24]
.sym 55282 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 55283 soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I2[2]
.sym 55284 soc.cpu.reg_out[16]
.sym 55285 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[28]
.sym 55288 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_13_I3[1]
.sym 55290 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 55292 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_15_I3[1]
.sym 55293 soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I2[1]
.sym 55294 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_11_I3[1]
.sym 55296 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[15]
.sym 55297 soc.cpu.compressed_instr_SB_LUT4_I1_O[28]
.sym 55298 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[15]
.sym 55299 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[1]
.sym 55300 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 55301 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 55303 soc.cpu.compressed_instr_SB_LUT4_I1_O[15]
.sym 55305 soc.cpu.compressed_instr_SB_LUT4_I1_O[24]
.sym 55307 soc.cpu.decoder_trigger
.sym 55308 soc.cpu.reg_out[18]
.sym 55309 soc.cpu.reg_out[20]
.sym 55314 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 55315 soc.cpu.reg_out[16]
.sym 55316 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_15_I3[1]
.sym 55320 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 55321 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[24]
.sym 55322 soc.cpu.compressed_instr_SB_LUT4_I1_O[24]
.sym 55323 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 55327 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 55328 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[1]
.sym 55329 soc.cpu.decoder_trigger
.sym 55332 soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I2[1]
.sym 55334 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[15]
.sym 55335 soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I2[2]
.sym 55338 soc.cpu.compressed_instr_SB_LUT4_I1_O[15]
.sym 55339 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 55340 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[15]
.sym 55341 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 55344 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 55345 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[28]
.sym 55346 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 55347 soc.cpu.compressed_instr_SB_LUT4_I1_O[28]
.sym 55350 soc.cpu.reg_out[18]
.sym 55352 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 55353 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_13_I3[1]
.sym 55357 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 55358 soc.cpu.reg_out[20]
.sym 55359 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_11_I3[1]
.sym 55360 soc.cpu.do_waitirq_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O[1]_$glb_ce
.sym 55361 clk$SB_IO_IN_$glb_clk
.sym 55362 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 55363 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I1[0]
.sym 55364 soc.cpu.decoded_imm[4]
.sym 55365 soc.cpu.decoded_imm[3]
.sym 55366 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_O[2]
.sym 55368 soc.cpu.decoded_imm[16]
.sym 55369 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 55370 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I1[0]
.sym 55372 UART_RX_SB_LUT4_I1_O[2]
.sym 55373 UART_RX_SB_LUT4_I1_O[2]
.sym 55376 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2[0]
.sym 55377 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[1]
.sym 55378 soc.cpu.reg_out[18]
.sym 55381 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 55382 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_11_I3[1]
.sym 55383 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I1[1]
.sym 55384 soc.cpu.mem_rdata_q[18]
.sym 55386 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 55387 soc.cpu.next_pc[24]
.sym 55388 soc.cpu.decoded_imm[0]
.sym 55390 soc.cpu.instr_retirq
.sym 55391 soc.cpu.cpu_state[3]
.sym 55392 soc.cpu.cpu_state[3]
.sym 55394 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I1[0]
.sym 55395 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 55396 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 55397 soc.cpu.reg_pc[30]
.sym 55398 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I3[0]
.sym 55406 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 55407 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 55411 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[2]
.sym 55412 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 55413 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[1]
.sym 55414 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1[1]
.sym 55415 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 55416 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I1_I2[2]
.sym 55418 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 55419 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 55422 soc.cpu.cpuregs_raddr2[1]
.sym 55423 soc.cpu.cpuregs_waddr[1]
.sym 55424 soc.cpu.cpuregs_raddr2[4]
.sym 55425 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 55426 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 55428 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 55430 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D[1]
.sym 55437 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 55438 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 55439 soc.cpu.cpuregs_raddr2[4]
.sym 55440 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 55443 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D[1]
.sym 55444 soc.cpu.cpuregs_raddr2[1]
.sym 55446 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 55450 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D[1]
.sym 55456 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[1]
.sym 55457 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 55458 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 55461 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 55462 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D[1]
.sym 55463 soc.cpu.cpuregs_raddr2[1]
.sym 55464 soc.cpu.cpuregs_waddr[1]
.sym 55467 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1[1]
.sym 55468 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 55469 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 55474 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I1_I2[2]
.sym 55475 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 55476 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 55479 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[2]
.sym 55480 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 55482 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 55483 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 55484 clk$SB_IO_IN_$glb_clk
.sym 55486 soc.cpu.reg_out[23]
.sym 55487 soc.cpu.reg_out[17]
.sym 55488 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D[1]
.sym 55489 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_I3[2]
.sym 55490 soc.cpu.reg_out[16]
.sym 55491 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 55492 soc.cpu.decoded_imm_j_SB_DFFE_Q_9_D_SB_LUT4_O_I3[0]
.sym 55493 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I3[2]
.sym 55498 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_I3[0]
.sym 55499 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[1]
.sym 55500 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1[1]
.sym 55501 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 55503 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 55506 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 55507 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 55508 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 55510 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I2[3]
.sym 55511 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 55513 soc.mem_rdata[31]
.sym 55514 soc.cpu.cpuregs.regs.0.0.0_RADDR_3[3]
.sym 55515 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 55516 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 55517 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 55518 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[30]
.sym 55519 soc.mem_rdata[30]
.sym 55520 soc.mem_rdata[24]
.sym 55521 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 55532 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D[0]
.sym 55533 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 55535 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D[1]
.sym 55536 soc.cpu.cpuregs_raddr2[3]
.sym 55540 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O[1]
.sym 55541 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2[0]
.sym 55545 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 55547 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I3[0]
.sym 55548 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I1_O[0]
.sym 55549 soc.cpu.decoded_imm_j_SB_DFFE_Q_9_D_SB_LUT4_O_I3[0]
.sym 55551 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I1_O[1]
.sym 55553 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1]
.sym 55555 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I3[0]
.sym 55557 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 55558 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I3[2]
.sym 55563 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D[1]
.sym 55566 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I1_O[0]
.sym 55568 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I1_O[1]
.sym 55575 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D[0]
.sym 55578 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1]
.sym 55580 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2[0]
.sym 55585 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1]
.sym 55586 soc.cpu.decoded_imm_j_SB_DFFE_Q_9_D_SB_LUT4_O_I3[0]
.sym 55591 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I3[0]
.sym 55592 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 55593 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I3[2]
.sym 55596 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 55597 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I1_O[0]
.sym 55598 soc.cpu.cpuregs_raddr2[3]
.sym 55599 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I1_O[1]
.sym 55602 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I3[0]
.sym 55603 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O[1]
.sym 55605 soc.cpu.decoded_imm_j_SB_DFFE_Q_9_D_SB_LUT4_O_I3[0]
.sym 55606 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 55607 clk$SB_IO_IN_$glb_clk
.sym 55609 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I1_O[1]
.sym 55610 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 55611 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1]
.sym 55612 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I3[3]
.sym 55613 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I3[0]
.sym 55614 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I1_O[0]
.sym 55615 soc.cpu.decoded_imm_j[4]
.sym 55616 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 55620 soc.cpu.instr_maskirq
.sym 55621 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 55623 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[2]
.sym 55627 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 55628 soc.cpu.reg_out[23]
.sym 55630 soc.cpu.reg_out[17]
.sym 55633 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I1_I2[2]
.sym 55634 soc.cpu.instr_maskirq
.sym 55635 soc.cpu.cpuregs_waddr[1]
.sym 55636 soc.cpu.cpuregs_waddr[4]
.sym 55637 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 55638 soc.cpu.instr_timer
.sym 55640 soc.cpu.next_pc[25]
.sym 55641 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3[1]
.sym 55642 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 55643 soc.cpu.cpuregs_waddr[2]
.sym 55644 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 55653 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I3[3]
.sym 55656 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 55658 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 55661 soc.cpu.cpuregs_raddr1[3]
.sym 55662 soc.cpu.cpuregs_raddr1[4]
.sym 55663 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 55664 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 55666 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 55667 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 55668 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1]
.sym 55669 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 55670 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I2[3]
.sym 55671 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 55672 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 55673 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 55674 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 55675 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 55676 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 55677 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 55679 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 55681 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 55683 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 55684 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 55685 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 55686 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 55689 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 55690 soc.cpu.cpuregs_raddr1[3]
.sym 55691 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 55692 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 55695 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 55696 soc.cpu.cpuregs_raddr1[4]
.sym 55697 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 55698 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 55703 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 55704 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 55708 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 55710 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 55713 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I3[3]
.sym 55714 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I2[3]
.sym 55715 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 55716 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 55720 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 55721 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 55727 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 55728 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1]
.sym 55729 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 55730 clk$SB_IO_IN_$glb_clk
.sym 55732 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 55733 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 55734 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 55735 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 55736 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 55737 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 55738 soc.cpu.decoded_imm_j[8]
.sym 55739 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 55743 soc.cpu.cpuregs_waddr[0]
.sym 55744 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 55746 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[1]
.sym 55747 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I3[3]
.sym 55748 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 55749 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 55750 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 55751 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 55753 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 55755 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 55756 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I3[0]
.sym 55757 soc.cpu.cpuregs.regs.0.0.1_RADDR_3[0]
.sym 55758 soc.cpu.instr_retirq
.sym 55759 soc.cpu.next_pc[26]
.sym 55761 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O[1]
.sym 55762 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 55763 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 55764 soc.cpu.decoded_imm_j[10]
.sym 55765 soc.cpu.cpuregs_raddr2[4]
.sym 55774 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[1]
.sym 55775 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 55776 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 55777 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 55778 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 55779 soc.cpu.cpu_state[6]
.sym 55783 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[1]
.sym 55784 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O[1]
.sym 55785 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 55787 soc.cpu.cpu_state[6]
.sym 55789 soc.mem_rdata[30]
.sym 55790 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 55791 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 55792 soc.mem_rdata[24]
.sym 55793 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I1_I2[2]
.sym 55794 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 55795 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]
.sym 55797 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I1_I2[1]
.sym 55799 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 55800 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 55801 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[1]
.sym 55802 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 55807 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[1]
.sym 55808 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 55809 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 55812 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 55813 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 55814 soc.cpu.cpu_state[6]
.sym 55815 soc.mem_rdata[30]
.sym 55818 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O[1]
.sym 55819 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 55821 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[1]
.sym 55824 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[1]
.sym 55826 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I1_I2[1]
.sym 55827 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I1_I2[2]
.sym 55831 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 55832 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 55833 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 55837 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]
.sym 55843 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 55844 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 55845 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 55848 soc.mem_rdata[24]
.sym 55849 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 55850 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 55851 soc.cpu.cpu_state[6]
.sym 55852 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 55853 clk$SB_IO_IN_$glb_clk
.sym 55855 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 55856 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 55857 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 55858 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 55859 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 55860 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 55861 soc.cpu.decoded_imm[0]
.sym 55862 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 55867 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 55868 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[1]
.sym 55869 soc.cpu.instr_retirq
.sym 55870 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O[1]
.sym 55871 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[1]
.sym 55873 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 55874 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 55878 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 55879 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 55880 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 55881 soc.cpu.latched_rd_SB_DFFESS_Q_E
.sym 55882 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 55883 soc.cpu.cpu_state[3]
.sym 55884 soc.cpu.decoded_imm[0]
.sym 55885 soc.cpu.cpu_state[3]
.sym 55886 soc.cpu.instr_retirq
.sym 55887 soc.cpu.decoded_imm_j[8]
.sym 55888 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 55899 soc.cpu.decoded_rd[2]
.sym 55900 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 55901 soc.cpu.reg_out[26]
.sym 55902 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 55903 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[0]
.sym 55904 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 55905 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 55906 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 55907 soc.cpu.latched_rd_SB_DFFESS_Q_E
.sym 55909 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 55910 soc.cpu.decoded_rd[1]
.sym 55911 soc.cpu.cpu_state[3]
.sym 55912 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_5_I3[1]
.sym 55913 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 55915 soc.cpu.decoded_rd[0]
.sym 55916 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 55918 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[2]
.sym 55919 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 55920 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 55921 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 55923 soc.cpu.decoded_imm_j[11]
.sym 55926 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 55927 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 55929 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[2]
.sym 55930 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[0]
.sym 55932 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 55935 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 55936 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 55937 soc.cpu.decoded_rd[1]
.sym 55938 soc.cpu.cpu_state[3]
.sym 55941 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 55942 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 55943 soc.cpu.cpu_state[3]
.sym 55944 soc.cpu.decoded_rd[0]
.sym 55947 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 55948 soc.cpu.decoded_imm_j[11]
.sym 55949 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 55950 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 55953 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 55954 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 55955 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 55956 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 55959 soc.cpu.decoded_rd[2]
.sym 55960 soc.cpu.cpu_state[3]
.sym 55961 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 55962 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 55965 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 55967 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 55968 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 55972 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_5_I3[1]
.sym 55973 soc.cpu.reg_out[26]
.sym 55974 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 55975 soc.cpu.latched_rd_SB_DFFESS_Q_E
.sym 55976 clk$SB_IO_IN_$glb_clk
.sym 55977 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 55978 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 55979 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 55980 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 55981 soc.cpu.decoded_rd[0]
.sym 55982 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 55983 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 55984 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_I1[3]
.sym 55985 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[3]
.sym 55992 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 55993 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[0]
.sym 55994 $PACKER_VCC_NET
.sym 55995 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 55996 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 55997 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 55998 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 56000 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_I3[0]
.sym 56001 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 56002 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I2[3]
.sym 56004 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 56005 soc.cpu.cpuregs_waddr[3]
.sym 56006 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[2]
.sym 56007 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 56009 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 56011 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 56012 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 56013 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 56019 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 56022 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 56023 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 56024 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 56029 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 56031 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 56032 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 56033 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_I1[2]
.sym 56035 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 56038 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[2]
.sym 56039 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D[1]
.sym 56040 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I3[2]
.sym 56041 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 56043 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 56044 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 56046 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 56047 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 56048 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 56049 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 56053 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_I1[2]
.sym 56054 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 56055 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 56058 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 56064 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D[1]
.sym 56070 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I3[2]
.sym 56072 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 56073 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 56076 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 56077 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 56078 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 56079 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 56082 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 56083 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 56084 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 56085 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 56088 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 56089 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[2]
.sym 56090 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 56091 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 56095 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 56096 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 56097 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 56098 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 56099 clk$SB_IO_IN_$glb_clk
.sym 56101 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0[0]
.sym 56102 soc.cpu.decoded_rd[4]
.sym 56103 soc.cpu.instr_jalr
.sym 56104 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 56105 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0[1]
.sym 56106 soc.cpu.decoded_rd[3]
.sym 56107 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 56108 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 56114 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 56115 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[0]
.sym 56117 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 56119 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 56121 soc.cpu.mem_rdata_q[19]
.sym 56122 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 56126 soc.cpu.instr_maskirq
.sym 56133 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 56134 soc.cpu.instr_timer
.sym 56135 soc.cpu.cpuregs_waddr[4]
.sym 56144 soc.cpu.cpu_state[1]
.sym 56147 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 56152 soc.cpu.cpu_state[1]
.sym 56153 soc.cpu.latched_rd_SB_DFFESS_Q_E
.sym 56155 soc.cpu.cpu_state[3]
.sym 56156 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 56158 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0[0]
.sym 56159 soc.cpu.decoded_rd[4]
.sym 56160 UART_RX_SB_LUT4_I1_O[2]
.sym 56161 soc.cpu.decoder_trigger
.sym 56162 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I2[3]
.sym 56163 soc.cpu.decoded_rd[3]
.sym 56165 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 56166 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 56168 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 56169 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 56170 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0[1]
.sym 56172 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 56173 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 56176 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 56177 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0[0]
.sym 56178 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0[1]
.sym 56181 soc.cpu.decoded_rd[4]
.sym 56183 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 56184 soc.cpu.cpu_state[3]
.sym 56187 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 56188 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0[1]
.sym 56189 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0[0]
.sym 56190 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 56193 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 56194 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 56195 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 56196 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 56199 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 56200 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 56201 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I2[3]
.sym 56205 soc.cpu.decoder_trigger
.sym 56206 UART_RX_SB_LUT4_I1_O[2]
.sym 56207 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 56208 soc.cpu.cpu_state[1]
.sym 56211 UART_RX_SB_LUT4_I1_O[2]
.sym 56212 soc.cpu.cpu_state[1]
.sym 56213 soc.cpu.cpu_state[3]
.sym 56214 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 56217 soc.cpu.decoded_rd[3]
.sym 56218 soc.cpu.cpu_state[3]
.sym 56219 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 56221 soc.cpu.latched_rd_SB_DFFESS_Q_E
.sym 56222 clk$SB_IO_IN_$glb_clk
.sym 56223 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 56225 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I3[3]
.sym 56226 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 56227 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 56228 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 56229 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 56230 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 56231 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 56232 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 56238 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 56240 soc.cpu.cpu_state[1]
.sym 56245 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[0]
.sym 56247 soc.cpu.instr_jalr
.sym 56251 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 56254 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O[1]
.sym 56259 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 56267 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 56275 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 56278 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 56280 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 56286 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 56288 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 56290 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 56306 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 56307 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 56310 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 56311 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 56312 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 56313 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 56334 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 56335 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 56336 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 56337 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 56344 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 56345 clk$SB_IO_IN_$glb_clk
.sym 56360 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I3[0]
.sym 56362 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 56363 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 56364 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 56366 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 56367 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 56368 soc.cpu.instr_slli_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 56369 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 56370 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 56372 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 56381 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 56396 COMM_SB_LUT4_O_I3
.sym 56441 COMM_SB_LUT4_O_I3
.sym 56479 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 56483 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 56486 COMM[0]$SB_IO_OUT
.sym 56488 COMM_SB_LUT4_O_I3
.sym 56514 soc.cpu.decoder_trigger_SB_LUT4_I0_O
.sym 56518 SEG[1]$SB_IO_OUT
.sym 56527 SEG[1]$SB_IO_OUT
.sym 56531 soc.cpu.decoder_trigger_SB_LUT4_I0_O
.sym 56584 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[9]
.sym 56697 soc.simpleuart_reg_div_do[0]
.sym 56698 soc.simpleuart_reg_div_do[5]
.sym 56701 soc.simpleuart_reg_div_do[2]
.sym 56702 soc.simpleuart_reg_div_do[1]
.sym 56703 soc.simpleuart_reg_div_do[3]
.sym 56712 iomem_wdata[0]
.sym 56713 iomem_wdata[1]
.sym 56716 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[0]
.sym 56717 iomem_wdata[4]
.sym 56718 iomem_wdata[12]
.sym 56719 iomem_wdata[2]
.sym 56734 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 56738 soc.simpleuart.recv_divcnt[1]
.sym 56739 soc.simpleuart_reg_div_do[3]
.sym 56742 iomem_wdata[2]
.sym 56743 soc.simpleuart_reg_div_do[0]
.sym 56746 soc.simpleuart_reg_div_do[5]
.sym 56747 UART_TX$SB_IO_OUT
.sym 56750 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O[0]
.sym 56752 soc.simpleuart_reg_div_do[2]
.sym 56753 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I0_I3[1]
.sym 56754 soc.simpleuart_reg_div_do[1]
.sym 56756 soc.simpleuart.recv_divcnt[1]
.sym 56757 soc.simpleuart_reg_div_do[3]
.sym 56758 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 56760 soc.simpleuart_reg_div_do[4]
.sym 56761 soc.simpleuart_reg_div_do[0]
.sym 56762 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 56763 soc.simpleuart_reg_div_do[5]
.sym 56779 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I0_I3[1]
.sym 56796 soc.simpleuart.recv_divcnt[1]
.sym 56804 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O[0]
.sym 56837 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I0_I3[1]
.sym 56839 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O[0]
.sym 56843 soc.simpleuart.recv_divcnt[1]
.sym 56844 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O[0]
.sym 56846 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I0_I3[1]
.sym 56854 clk$SB_IO_IN_$glb_clk
.sym 56855 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 56856 soc.spimemio.dout_data[2]
.sym 56859 soc.spimemio.dout_data[0]
.sym 56860 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I2_I3[2]
.sym 56861 soc.spimemio.dout_data[1]
.sym 56863 soc.spimemio.dout_data[3]
.sym 56866 soc.simpleuart_reg_div_do[9]
.sym 56869 iomem_wdata[1]
.sym 56874 iomem_wdata[8]
.sym 56875 iomem_wdata[0]
.sym 56876 iomem_wdata[12]
.sym 56877 soc.simpleuart_reg_div_do[5]
.sym 56880 soc.simpleuart_reg_div_do[12]
.sym 56883 soc.simpleuart_reg_div_do[6]
.sym 56884 soc.simpleuart_reg_div_do[11]
.sym 56886 soc.simpleuart_reg_div_do[1]
.sym 56887 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 56888 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 56889 soc.spimemio.dout_data[2]
.sym 56897 soc.simpleuart_reg_div_do[8]
.sym 56899 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 56901 soc.simpleuart.recv_divcnt[4]
.sym 56902 soc.simpleuart.recv_divcnt[5]
.sym 56903 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O[2]
.sym 56904 soc.simpleuart.recv_divcnt[7]
.sym 56907 soc.simpleuart.recv_divcnt[2]
.sym 56908 soc.simpleuart.recv_divcnt[3]
.sym 56910 iomem_wdata[7]
.sym 56911 soc.simpleuart_reg_div_do[3]
.sym 56921 soc.simpleuart.recv_divcnt[8]
.sym 56932 soc.simpleuart.recv_divcnt[3]
.sym 56937 iomem_wdata[7]
.sym 56942 soc.simpleuart_reg_div_do[8]
.sym 56943 soc.simpleuart.recv_divcnt[8]
.sym 56944 soc.simpleuart.recv_divcnt[3]
.sym 56945 soc.simpleuart_reg_div_do[3]
.sym 56948 soc.simpleuart.recv_divcnt[5]
.sym 56956 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O[2]
.sym 56960 soc.simpleuart.recv_divcnt[7]
.sym 56966 soc.simpleuart.recv_divcnt[4]
.sym 56972 soc.simpleuart.recv_divcnt[2]
.sym 56976 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 56977 clk$SB_IO_IN_$glb_clk
.sym 56978 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 56979 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[12]
.sym 56980 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 56981 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[14]
.sym 56982 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[0]
.sym 56983 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[11]
.sym 56984 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[8]
.sym 56985 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[13]
.sym 56986 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[1]
.sym 56989 soc.simpleuart_reg_div_do[6]
.sym 56994 soc.spimemio.dout_data[0]
.sym 56995 soc.simpleuart_reg_div_do[7]
.sym 56996 soc.spimemio.dout_data[3]
.sym 56998 soc.spimemio.dout_data[2]
.sym 57001 soc.simpleuart_reg_div_do[8]
.sym 57004 soc.simpleuart_reg_div_do[13]
.sym 57009 soc.spimemio.dout_data[1]
.sym 57010 iomem_wdata[9]
.sym 57011 iomem_addr[8]
.sym 57012 soc.simpleuart_reg_div_do[13]
.sym 57013 soc.simpleuart_reg_div_do[16]
.sym 57014 soc.simpleuart_reg_div_do[14]
.sym 57020 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[3]
.sym 57021 soc.simpleuart_reg_div_do[7]
.sym 57024 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[6]
.sym 57028 soc.simpleuart_reg_div_do[2]
.sym 57030 soc.simpleuart_reg_div_do[1]
.sym 57031 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[5]
.sym 57032 soc.simpleuart_reg_div_do[3]
.sym 57033 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[7]
.sym 57034 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[4]
.sym 57035 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[2]
.sym 57037 soc.simpleuart_reg_div_do[4]
.sym 57038 soc.simpleuart_reg_div_do[5]
.sym 57041 soc.simpleuart_reg_div_do[8]
.sym 57043 soc.simpleuart_reg_div_do[6]
.sym 57047 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[0]
.sym 57051 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[1]
.sym 57052 UART_RX_SB_LUT4_I1_I0[0]
.sym 57054 soc.simpleuart_reg_div_do[1]
.sym 57055 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[0]
.sym 57058 UART_RX_SB_LUT4_I1_I0[1]
.sym 57060 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[1]
.sym 57061 soc.simpleuart_reg_div_do[2]
.sym 57064 UART_RX_SB_LUT4_I1_I0[2]
.sym 57066 soc.simpleuart_reg_div_do[3]
.sym 57067 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[2]
.sym 57070 UART_RX_SB_LUT4_I1_I0[3]
.sym 57072 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[3]
.sym 57073 soc.simpleuart_reg_div_do[4]
.sym 57076 UART_RX_SB_LUT4_I1_I0[4]
.sym 57078 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[4]
.sym 57079 soc.simpleuart_reg_div_do[5]
.sym 57082 UART_RX_SB_LUT4_I1_I0[5]
.sym 57084 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[5]
.sym 57085 soc.simpleuart_reg_div_do[6]
.sym 57088 UART_RX_SB_LUT4_I1_I0[6]
.sym 57090 soc.simpleuart_reg_div_do[7]
.sym 57091 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[6]
.sym 57094 UART_RX_SB_LUT4_I1_I0[7]
.sym 57096 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[7]
.sym 57097 soc.simpleuart_reg_div_do[8]
.sym 57102 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[17]
.sym 57103 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[21]
.sym 57104 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[13]
.sym 57105 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[11]
.sym 57107 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[12]
.sym 57108 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[23]
.sym 57109 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[14]
.sym 57112 iomem_addr[13]
.sym 57116 soc.spimemio.rd_valid_SB_DFFESR_Q_E
.sym 57117 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 57122 soc.spimemio.rd_valid_SB_DFFESR_Q_E
.sym 57127 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 57128 soc.simpleuart_reg_div_do[5]
.sym 57129 iomem_wdata[13]
.sym 57130 soc.simpleuart_reg_div_do[0]
.sym 57131 iomem_addr[8]
.sym 57132 UART_RX_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 57133 soc.cpu.mem_rdata_SB_LUT4_O_7_I0_SB_LUT4_O_I3[3]
.sym 57135 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O[0]
.sym 57136 soc.simpleuart_reg_div_do[9]
.sym 57137 soc.simpleuart_reg_div_do[15]
.sym 57138 UART_RX_SB_LUT4_I1_I0[7]
.sym 57143 soc.simpleuart_reg_div_do[9]
.sym 57146 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[14]
.sym 57148 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[8]
.sym 57152 soc.simpleuart_reg_div_do[12]
.sym 57153 soc.simpleuart_reg_div_do[10]
.sym 57154 soc.simpleuart_reg_div_do[14]
.sym 57156 soc.simpleuart_reg_div_do[11]
.sym 57160 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[10]
.sym 57161 soc.simpleuart_reg_div_do[15]
.sym 57162 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[11]
.sym 57164 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[12]
.sym 57165 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[15]
.sym 57169 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[13]
.sym 57172 soc.simpleuart_reg_div_do[13]
.sym 57173 soc.simpleuart_reg_div_do[16]
.sym 57174 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[9]
.sym 57175 UART_RX_SB_LUT4_I1_I0[8]
.sym 57177 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[8]
.sym 57178 soc.simpleuart_reg_div_do[9]
.sym 57181 UART_RX_SB_LUT4_I1_I0[9]
.sym 57183 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[9]
.sym 57184 soc.simpleuart_reg_div_do[10]
.sym 57187 UART_RX_SB_LUT4_I1_I0[10]
.sym 57189 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[10]
.sym 57190 soc.simpleuart_reg_div_do[11]
.sym 57193 UART_RX_SB_LUT4_I1_I0[11]
.sym 57195 soc.simpleuart_reg_div_do[12]
.sym 57196 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[11]
.sym 57199 UART_RX_SB_LUT4_I1_I0[12]
.sym 57201 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[12]
.sym 57202 soc.simpleuart_reg_div_do[13]
.sym 57205 UART_RX_SB_LUT4_I1_I0[13]
.sym 57207 soc.simpleuart_reg_div_do[14]
.sym 57208 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[13]
.sym 57211 UART_RX_SB_LUT4_I1_I0[14]
.sym 57213 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[14]
.sym 57214 soc.simpleuart_reg_div_do[15]
.sym 57217 UART_RX_SB_LUT4_I1_I0[15]
.sym 57219 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[15]
.sym 57220 soc.simpleuart_reg_div_do[16]
.sym 57227 soc.simpleuart.recv_state[2]
.sym 57228 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_I2[2]
.sym 57229 soc.simpleuart.recv_state[1]
.sym 57230 UART_RX_SB_LUT4_I1_I3[0]
.sym 57231 UART_RX_SB_LUT4_I1_I3[1]
.sym 57232 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 57240 soc.simpleuart_reg_div_do[14]
.sym 57241 soc.simpleuart_reg_div_do[10]
.sym 57242 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[14]
.sym 57245 soc.simpleuart.recv_divcnt[14]
.sym 57247 UART_RX_SB_LUT4_I1_O[2]
.sym 57248 soc.spimemio.din_tag_SB_DFFESR_Q_E
.sym 57249 soc.simpleuart_reg_div_do[4]
.sym 57250 soc.simpleuart.recv_divcnt[12]
.sym 57251 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[15]
.sym 57252 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[1]
.sym 57253 soc.simpleuart.recv_divcnt[1]
.sym 57255 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[18]
.sym 57256 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 57258 soc.simpleuart_reg_div_do[0]
.sym 57259 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I0_I3[1]
.sym 57260 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 57261 UART_RX_SB_LUT4_I1_I0[15]
.sym 57266 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[17]
.sym 57273 soc.simpleuart_reg_div_do[19]
.sym 57274 soc.simpleuart_reg_div_do[17]
.sym 57275 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[21]
.sym 57276 soc.simpleuart_reg_div_do[18]
.sym 57278 soc.simpleuart_reg_div_do[22]
.sym 57279 soc.simpleuart_reg_div_do[21]
.sym 57280 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[23]
.sym 57281 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[18]
.sym 57284 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[19]
.sym 57285 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[22]
.sym 57286 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[16]
.sym 57290 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[20]
.sym 57291 soc.simpleuart_reg_div_do[23]
.sym 57296 soc.simpleuart_reg_div_do[20]
.sym 57297 soc.simpleuart_reg_div_do[24]
.sym 57298 UART_RX_SB_LUT4_I1_I0[16]
.sym 57300 soc.simpleuart_reg_div_do[17]
.sym 57301 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[16]
.sym 57304 UART_RX_SB_LUT4_I1_I0[17]
.sym 57306 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[17]
.sym 57307 soc.simpleuart_reg_div_do[18]
.sym 57310 UART_RX_SB_LUT4_I1_I0[18]
.sym 57312 soc.simpleuart_reg_div_do[19]
.sym 57313 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[18]
.sym 57316 UART_RX_SB_LUT4_I1_I0[19]
.sym 57318 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[19]
.sym 57319 soc.simpleuart_reg_div_do[20]
.sym 57322 UART_RX_SB_LUT4_I1_I0[20]
.sym 57324 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[20]
.sym 57325 soc.simpleuart_reg_div_do[21]
.sym 57328 UART_RX_SB_LUT4_I1_I0[21]
.sym 57330 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[21]
.sym 57331 soc.simpleuart_reg_div_do[22]
.sym 57334 UART_RX_SB_LUT4_I1_I0[22]
.sym 57336 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[22]
.sym 57337 soc.simpleuart_reg_div_do[23]
.sym 57340 UART_RX_SB_LUT4_I1_I0[23]
.sym 57342 soc.simpleuart_reg_div_do[24]
.sym 57343 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[23]
.sym 57348 UART_RX_SB_LUT4_I1_O[0]
.sym 57349 UART_RX_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 57350 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 57351 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_I2[0]
.sym 57352 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O[0]
.sym 57353 UART_RX_SB_LUT4_I1_O[1]
.sym 57354 soc.simpleuart_reg_div_do[4]
.sym 57355 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[30]
.sym 57359 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 57360 iomem_addr[5]
.sym 57362 soc.simpleuart_reg_div_do[18]
.sym 57367 soc.simpleuart_reg_div_do[21]
.sym 57370 soc.simpleuart_reg_div_do[17]
.sym 57372 soc.simpleuart_reg_div_do[12]
.sym 57373 iomem_wdata[20]
.sym 57374 soc.simpleuart_reg_div_do[1]
.sym 57375 soc.simpleuart_reg_div_do[6]
.sym 57376 soc.simpleuart_reg_div_do[11]
.sym 57377 soc.simpleuart_reg_div_do[27]
.sym 57378 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 57379 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 57380 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 57381 soc.spimemio.dout_data[2]
.sym 57382 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 57384 UART_RX_SB_LUT4_I1_I0[23]
.sym 57393 soc.simpleuart_reg_div_do[27]
.sym 57395 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[29]
.sym 57402 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[25]
.sym 57403 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[27]
.sym 57405 soc.simpleuart_reg_div_do[28]
.sym 57406 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[26]
.sym 57408 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[28]
.sym 57409 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[24]
.sym 57413 soc.simpleuart_reg_div_do[30]
.sym 57415 soc.simpleuart_reg_div_do[26]
.sym 57417 soc.simpleuart_reg_div_do[31]
.sym 57418 soc.simpleuart_reg_div_do[29]
.sym 57419 soc.simpleuart_reg_div_do[25]
.sym 57420 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[30]
.sym 57421 UART_RX_SB_LUT4_I1_I0[24]
.sym 57423 soc.simpleuart_reg_div_do[25]
.sym 57424 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[24]
.sym 57427 UART_RX_SB_LUT4_I1_I0[25]
.sym 57429 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[25]
.sym 57430 soc.simpleuart_reg_div_do[26]
.sym 57433 UART_RX_SB_LUT4_I1_I0[26]
.sym 57435 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[26]
.sym 57436 soc.simpleuart_reg_div_do[27]
.sym 57439 UART_RX_SB_LUT4_I1_I0[27]
.sym 57441 soc.simpleuart_reg_div_do[28]
.sym 57442 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[27]
.sym 57445 UART_RX_SB_LUT4_I1_I0[28]
.sym 57447 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[28]
.sym 57448 soc.simpleuart_reg_div_do[29]
.sym 57451 UART_RX_SB_LUT4_I1_I0[29]
.sym 57453 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[29]
.sym 57454 soc.simpleuart_reg_div_do[30]
.sym 57457 $nextpnr_ICESTORM_LC_54$I3
.sym 57459 soc.simpleuart_reg_div_do[31]
.sym 57460 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[30]
.sym 57467 $nextpnr_ICESTORM_LC_54$I3
.sym 57471 soc.spimemio_cfgreg_do[22]
.sym 57472 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 57473 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 57475 soc.spimemio_cfgreg_do[20]
.sym 57476 soc.spimemio_cfgreg_do[17]
.sym 57477 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[2]
.sym 57484 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 57489 UART_RX_SB_LUT4_I1_O[2]
.sym 57491 soc.simpleuart.recv_divcnt[30]
.sym 57494 iomem_wdata[18]
.sym 57495 iomem_addr[8]
.sym 57496 soc.simpleuart_reg_div_do[13]
.sym 57497 soc.simpleuart_reg_div_do[16]
.sym 57498 soc.spimemio_cfgreg_do[17]
.sym 57499 soc.simpleuart_reg_div_do[30]
.sym 57500 iomem_wdata[17]
.sym 57501 soc.simpleuart_reg_div_do[26]
.sym 57502 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 57503 iomem_wdata[9]
.sym 57504 soc.spimemio_cfgreg_do[22]
.sym 57505 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 57506 soc.simpleuart_reg_div_do[14]
.sym 57512 soc.simpleuart.recv_divcnt[18]
.sym 57515 soc.simpleuart.recv_divcnt[29]
.sym 57517 iomem_wdata[6]
.sym 57518 soc.simpleuart_reg_div_do[13]
.sym 57520 soc.simpleuart.recv_divcnt[10]
.sym 57522 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[1]
.sym 57523 soc.simpleuart.recv_divcnt[25]
.sym 57526 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 57530 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 57534 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[2]
.sym 57539 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 57547 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 57553 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 57560 soc.simpleuart.recv_divcnt[10]
.sym 57564 soc.simpleuart.recv_divcnt[18]
.sym 57569 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[2]
.sym 57570 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[1]
.sym 57571 soc.simpleuart_reg_div_do[13]
.sym 57576 soc.simpleuart.recv_divcnt[25]
.sym 57582 soc.simpleuart.recv_divcnt[29]
.sym 57589 iomem_wdata[6]
.sym 57591 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 57592 clk$SB_IO_IN_$glb_clk
.sym 57593 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 57595 soc.simpleuart.recv_pattern[6]
.sym 57597 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 57598 soc.simpleuart.recv_pattern[7]
.sym 57600 flash_io0_oe_SB_LUT4_I0_I2[2]
.sym 57601 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 57606 iomem_wdata[19]
.sym 57613 soc.spimemio_cfgreg_do[22]
.sym 57616 iomem_addr[12]
.sym 57617 UART_RX_SB_LUT4_I1_O[2]
.sym 57619 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 57620 soc.simpleuart_reg_div_do[9]
.sym 57621 iomem_wdata[13]
.sym 57622 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 57623 iomem_addr[8]
.sym 57624 soc.simpleuart_reg_div_do[15]
.sym 57625 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 57626 soc.cpu.mem_rdata_SB_LUT4_O_7_I0_SB_LUT4_O_I3[3]
.sym 57627 soc.simpleuart_reg_div_do[0]
.sym 57628 soc.simpleuart_reg_div_do[10]
.sym 57629 soc.simpleuart_reg_div_do[6]
.sym 57637 iomem_wdata[14]
.sym 57641 iomem_wdata[12]
.sym 57645 iomem_wdata[13]
.sym 57646 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 57650 iomem_wdata[8]
.sym 57653 iomem_wdata[10]
.sym 57657 iomem_wdata[15]
.sym 57659 iomem_wdata[11]
.sym 57663 iomem_wdata[9]
.sym 57668 iomem_wdata[12]
.sym 57675 iomem_wdata[10]
.sym 57681 iomem_wdata[11]
.sym 57687 iomem_wdata[14]
.sym 57694 iomem_wdata[8]
.sym 57700 iomem_wdata[9]
.sym 57707 iomem_wdata[13]
.sym 57713 iomem_wdata[15]
.sym 57714 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 57715 clk$SB_IO_IN_$glb_clk
.sym 57716 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 57717 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[3]
.sym 57718 flash_io0_oe_SB_LUT4_I0_O[0]
.sym 57719 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 57720 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2[2]
.sym 57721 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2[1]
.sym 57722 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[0]
.sym 57723 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I3[3]
.sym 57724 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 57730 iomem_ready_SB_DFFESS_Q_D[1]
.sym 57732 iomem_addr[12]
.sym 57733 flash_clk_SB_LUT4_I3_O[2]
.sym 57735 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_23_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 57736 UART_RX_SB_LUT4_I1_O[2]
.sym 57738 soc.simpleuart.recv_pattern[6]
.sym 57739 iomem_wdata[6]
.sym 57741 flash_io1_di
.sym 57742 flash_io0_oe_SB_LUT4_I0_I3[0]
.sym 57743 flash_io0_di
.sym 57744 iomem_addr[13]
.sym 57745 soc.simpleuart.recv_pattern[7]
.sym 57746 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I3[3]
.sym 57747 iomem_addr[16]
.sym 57748 soc.cpu.mem_rdata_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]
.sym 57749 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 57750 soc.spimemio_cfgreg_do[20]
.sym 57751 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 57752 flash_io0_oe_SB_LUT4_I0_O[0]
.sym 57760 soc.simpleuart_reg_div_do[18]
.sym 57762 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_19_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 57763 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[3]
.sym 57767 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 57768 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[14]
.sym 57769 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_22_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 57773 soc.cpu.next_pc[8]
.sym 57774 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_11_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 57775 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 57777 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[6]
.sym 57778 soc.cpu.next_pc[16]
.sym 57780 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[13]
.sym 57781 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 57785 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_O
.sym 57787 soc.cpu.next_pc[5]
.sym 57788 soc.cpu.next_pc[15]
.sym 57791 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_19_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 57792 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 57793 soc.cpu.next_pc[8]
.sym 57794 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[6]
.sym 57803 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 57804 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 57805 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[13]
.sym 57806 soc.cpu.next_pc[15]
.sym 57809 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 57810 soc.cpu.next_pc[5]
.sym 57811 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[3]
.sym 57812 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_22_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 57817 soc.simpleuart_reg_div_do[18]
.sym 57818 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 57833 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[14]
.sym 57834 soc.cpu.next_pc[16]
.sym 57835 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 57836 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_11_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 57837 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_O
.sym 57838 clk$SB_IO_IN_$glb_clk
.sym 57840 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 57841 iomem_rdata_SB_LUT4_I3_O[0]
.sym 57842 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 57843 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 57844 flash_io0_oe_SB_LUT4_I0_I2[1]
.sym 57845 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[15]
.sym 57846 flash_io0_oe_SB_LUT4_I0_I2[3]
.sym 57847 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[13]
.sym 57851 soc.cpu.latched_is_lb
.sym 57852 iomem_addr[8]
.sym 57854 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[14]
.sym 57858 iomem_addr[15]
.sym 57860 iomem_addr[5]
.sym 57862 flash_io0_oe_SB_LUT4_I0_I3[2]
.sym 57864 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 57866 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 57867 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 57868 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 57870 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 57871 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_O
.sym 57872 soc.simpleuart_reg_div_do[27]
.sym 57873 soc.simpleuart.recv_buf_valid
.sym 57874 soc.simpleuart_reg_div_do[29]
.sym 57875 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_O
.sym 57881 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[15]
.sym 57882 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 57883 iomem_addr[17]
.sym 57884 soc.simpleuart_reg_div_do[20]
.sym 57885 soc.cpu.next_pc[12]
.sym 57886 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 57887 soc.cpu.next_pc[17]
.sym 57888 iomem_addr[16]
.sym 57891 iomem_addr[15]
.sym 57892 soc.cpu.next_pc[10]
.sym 57895 iomem_addr[10]
.sym 57896 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[8]
.sym 57897 soc.simpleuart.recv_buf_valid
.sym 57898 soc.simpleuart_reg_div_do[10]
.sym 57899 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_O
.sym 57900 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[10]
.sym 57903 iomem_addr[14]
.sym 57904 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 57906 iomem_addr[11]
.sym 57908 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1]
.sym 57909 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 57910 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 57911 soc.simpleuart_reg_div_do[9]
.sym 57912 iomem_addr[12]
.sym 57914 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1]
.sym 57915 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 57916 soc.simpleuart.recv_buf_valid
.sym 57917 soc.simpleuart_reg_div_do[10]
.sym 57920 iomem_addr[16]
.sym 57921 iomem_addr[17]
.sym 57922 iomem_addr[15]
.sym 57923 iomem_addr[14]
.sym 57926 soc.cpu.next_pc[17]
.sym 57927 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 57928 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[15]
.sym 57929 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 57932 soc.simpleuart_reg_div_do[20]
.sym 57933 soc.simpleuart.recv_buf_valid
.sym 57934 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 57935 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1]
.sym 57938 soc.simpleuart.recv_buf_valid
.sym 57939 soc.simpleuart_reg_div_do[9]
.sym 57940 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1]
.sym 57941 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 57945 iomem_addr[12]
.sym 57946 iomem_addr[10]
.sym 57947 iomem_addr[11]
.sym 57950 soc.cpu.next_pc[10]
.sym 57951 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 57952 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[8]
.sym 57953 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 57956 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 57957 soc.cpu.next_pc[12]
.sym 57958 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[10]
.sym 57959 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 57960 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_O
.sym 57961 clk$SB_IO_IN_$glb_clk
.sym 57963 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 57964 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 57965 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I3_O[3]
.sym 57966 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1]
.sym 57967 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[10]
.sym 57968 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 57969 iomem_addr[14]
.sym 57970 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 57973 soc.cpu.decoded_imm[4]
.sym 57974 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[2]
.sym 57975 flash_io2_oe_SB_LUT4_I3_O[1]
.sym 57977 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 57981 iomem_addr[17]
.sym 57983 iomem_wdata[1]
.sym 57984 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[11]
.sym 57985 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[15]
.sym 57987 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 57988 flash_io3_di
.sym 57989 soc.cpu.mem_rdata_SB_LUT4_O_5_I0_SB_LUT4_O_I3[3]
.sym 57990 soc.simpleuart_reg_div_do[30]
.sym 57991 soc.spimemio_cfgreg_do[17]
.sym 57993 soc.simpleuart_reg_div_do[16]
.sym 57995 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 57997 soc.spimemio_cfgreg_do[22]
.sym 57998 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 58004 soc.simpleuart.recv_pattern[0]
.sym 58009 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 58010 soc.simpleuart.recv_buf_data[0]
.sym 58011 flash_clk_SB_LUT4_I3_O[2]
.sym 58012 soc.mem_valid
.sym 58013 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 58014 soc.simpleuart.recv_pattern[6]
.sym 58015 soc.spimemio.config_cont_SB_LUT4_I1_2_I2[2]
.sym 58017 soc.simpleuart.recv_pattern[7]
.sym 58019 soc.simpleuart.recv_buf_data[6]
.sym 58020 soc.spimemio_cfgreg_do[20]
.sym 58022 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 58023 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1]
.sym 58026 soc.simpleuart_reg_div_do[6]
.sym 58027 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 58028 flash_io1_oe_SB_LUT4_I1_I2[0]
.sym 58029 iomem_addr[13]
.sym 58032 soc.simpleuart.recv_buf_valid
.sym 58034 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 58037 soc.simpleuart.recv_buf_data[6]
.sym 58038 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 58039 soc.simpleuart_reg_div_do[6]
.sym 58040 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1]
.sym 58043 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 58044 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 58045 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 58049 soc.simpleuart.recv_pattern[7]
.sym 58055 soc.mem_valid
.sym 58056 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 58057 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 58058 iomem_addr[13]
.sym 58061 soc.simpleuart.recv_buf_data[0]
.sym 58064 soc.simpleuart.recv_buf_valid
.sym 58067 flash_io1_oe_SB_LUT4_I1_I2[0]
.sym 58068 soc.spimemio_cfgreg_do[20]
.sym 58069 flash_clk_SB_LUT4_I3_O[2]
.sym 58070 soc.spimemio.config_cont_SB_LUT4_I1_2_I2[2]
.sym 58075 soc.simpleuart.recv_pattern[0]
.sym 58081 soc.simpleuart.recv_pattern[6]
.sym 58083 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 58084 clk$SB_IO_IN_$glb_clk
.sym 58085 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 58086 flash_io1_oe_SB_LUT4_I1_I2[0]
.sym 58087 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I3_O[3]
.sym 58088 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 58089 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[0]
.sym 58090 soc.simpleuart.recv_buf_valid
.sym 58091 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[16]
.sym 58092 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 58093 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[19]
.sym 58098 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 58099 iomem_addr[14]
.sym 58101 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1]
.sym 58105 $PACKER_VCC_NET
.sym 58107 soc.simpleuart_reg_div_do[11]
.sym 58108 soc.simpleuart.recv_pattern[0]
.sym 58109 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I3_O[3]
.sym 58110 soc.cpu.next_pc[14]
.sym 58111 iomem_wdata[31]
.sym 58112 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1]
.sym 58113 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I1_1_O[0]
.sym 58114 soc.cpu.mem_rdata_SB_LUT4_O_7_I0_SB_LUT4_O_I3[3]
.sym 58115 soc.simpleuart_reg_div_do[19]
.sym 58116 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_O
.sym 58117 soc.cpu.next_pc[21]
.sym 58118 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 58120 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 58121 flash_clk_SB_LUT4_I3_O[2]
.sym 58127 iomem_wdata[31]
.sym 58128 soc.simpleuart_reg_div_do[17]
.sym 58129 soc.simpleuart_reg_div_do[7]
.sym 58130 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1]
.sym 58131 soc.simpleuart_reg_div_do[19]
.sym 58134 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 58137 soc.simpleuart.recv_buf_data[7]
.sym 58138 soc.simpleuart_reg_div_do[16]
.sym 58139 soc.simpleuart_reg_div_do[31]
.sym 58142 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 58147 soc.simpleuart.recv_buf_valid
.sym 58148 iomem_addr[25]
.sym 58149 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 58152 soc.simpleuart_reg_div_do[22]
.sym 58154 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 58156 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 58160 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 58161 iomem_addr[25]
.sym 58162 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 58166 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1]
.sym 58167 soc.simpleuart_reg_div_do[19]
.sym 58168 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 58169 soc.simpleuart.recv_buf_valid
.sym 58172 soc.simpleuart_reg_div_do[22]
.sym 58173 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 58174 soc.simpleuart.recv_buf_valid
.sym 58175 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1]
.sym 58178 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1]
.sym 58179 soc.simpleuart.recv_buf_valid
.sym 58180 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 58181 soc.simpleuart_reg_div_do[16]
.sym 58184 iomem_wdata[31]
.sym 58190 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1]
.sym 58191 soc.simpleuart.recv_buf_valid
.sym 58192 soc.simpleuart_reg_div_do[31]
.sym 58193 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 58196 soc.simpleuart.recv_buf_valid
.sym 58197 soc.simpleuart_reg_div_do[17]
.sym 58198 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 58199 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1]
.sym 58202 soc.simpleuart.recv_buf_data[7]
.sym 58203 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 58204 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1]
.sym 58205 soc.simpleuart_reg_div_do[7]
.sym 58206 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 58207 clk$SB_IO_IN_$glb_clk
.sym 58208 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 58209 soc.cpu.mem_rdata_SB_LUT4_O_14_I0[1]
.sym 58210 iomem_addr[20]
.sym 58211 iomem_addr[18]
.sym 58212 iomem_addr[19]
.sym 58213 iomem_addr[21]
.sym 58214 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 58215 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_I2[2]
.sym 58216 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[1]
.sym 58221 soc.mem_valid
.sym 58224 UART_RX_SB_LUT4_I1_O[2]
.sym 58225 soc.cpu.mem_rdata_SB_LUT4_O_13_I0_SB_LUT4_O_2_I2[2]
.sym 58226 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[19]
.sym 58228 flash_io1_oe_SB_LUT4_I1_I2[0]
.sym 58229 soc.spimemio.valid_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 58233 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 58234 iomem_addr[25]
.sym 58235 iomem_addr[23]
.sym 58236 soc.cpu.mem_rdata_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]
.sym 58237 soc.cpu.next_pc[19]
.sym 58238 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1[0]
.sym 58239 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_O
.sym 58240 iomem_addr[13]
.sym 58241 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 58242 soc.cpu.mem_rdata_SB_LUT4_O_14_I0_SB_LUT4_O_2_I2[2]
.sym 58244 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I2[0]
.sym 58250 flash_io1_oe_SB_LUT4_I1_I2[0]
.sym 58251 iomem_addr[13]
.sym 58253 flash_io0_do_SB_LUT4_O_I2[2]
.sym 58255 soc.simpleuart.recv_buf_valid_SB_LUT4_I0_O[2]
.sym 58256 iomem_addr[25]
.sym 58259 UART_RX_SB_LUT4_I1_O[2]
.sym 58260 soc.cpu.mem_rdata_SB_LUT4_O_10_I0_SB_LUT4_O_I0[1]
.sym 58263 iomem_wstrb[3]
.sym 58265 soc.cpu.mem_rdata_SB_LUT4_O_10_I0_SB_LUT4_O_I0[2]
.sym 58267 soc.cpu.mem_rdata_SB_LUT4_O_10_I0_SB_LUT4_O_I0[0]
.sym 58269 soc.spimemio_cfgreg_do[22]
.sym 58270 iomem_wstrb[2]
.sym 58271 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 58275 iomem_wdata[16]
.sym 58276 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 58277 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 58281 flash_clk_SB_LUT4_I3_O[2]
.sym 58283 iomem_wstrb[2]
.sym 58285 UART_RX_SB_LUT4_I1_O[2]
.sym 58286 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 58289 soc.spimemio_cfgreg_do[22]
.sym 58290 flash_io1_oe_SB_LUT4_I1_I2[0]
.sym 58295 flash_clk_SB_LUT4_I3_O[2]
.sym 58296 flash_io0_do_SB_LUT4_O_I2[2]
.sym 58297 flash_io1_oe_SB_LUT4_I1_I2[0]
.sym 58298 soc.simpleuart.recv_buf_valid_SB_LUT4_I0_O[2]
.sym 58304 iomem_wdata[16]
.sym 58307 UART_RX_SB_LUT4_I1_O[2]
.sym 58308 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 58309 iomem_wstrb[3]
.sym 58313 iomem_addr[13]
.sym 58315 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 58316 iomem_addr[25]
.sym 58319 flash_clk_SB_LUT4_I3_O[2]
.sym 58320 soc.cpu.mem_rdata_SB_LUT4_O_10_I0_SB_LUT4_O_I0[1]
.sym 58321 soc.cpu.mem_rdata_SB_LUT4_O_10_I0_SB_LUT4_O_I0[2]
.sym 58322 soc.cpu.mem_rdata_SB_LUT4_O_10_I0_SB_LUT4_O_I0[0]
.sym 58329 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 58330 clk$SB_IO_IN_$glb_clk
.sym 58331 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 58332 iomem_addr[24]
.sym 58333 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_O
.sym 58334 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 58335 soc.cpu.mem_rdata_SB_LUT4_O_7_I0[0]
.sym 58336 iomem_addr[26]
.sym 58337 soc.cpu.mem_rdata_SB_LUT4_O_12_I0_SB_LUT4_O_2_I2[2]
.sym 58338 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 58339 iomem_addr[23]
.sym 58347 flash_io0_do_SB_LUT4_O_I2[2]
.sym 58349 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[1]
.sym 58352 soc.spimemio.config_en_SB_DFFESS_Q_E
.sym 58354 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[1]
.sym 58356 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 58358 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[0]
.sym 58359 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 58360 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2[2]
.sym 58362 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 58363 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 58364 soc.simpleuart_reg_div_do[27]
.sym 58366 soc.simpleuart_reg_div_do[29]
.sym 58367 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_O
.sym 58374 soc.cpu.next_pc[13]
.sym 58379 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[11]
.sym 58383 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 58386 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[23]
.sym 58391 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_O
.sym 58393 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 58395 soc.cpu.alu_out_SB_LUT4_O_26_I1[1]
.sym 58401 soc.cpu.next_pc[25]
.sym 58412 soc.cpu.next_pc[13]
.sym 58413 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[11]
.sym 58414 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 58415 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 58442 soc.cpu.alu_out_SB_LUT4_O_26_I1[1]
.sym 58443 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 58444 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[23]
.sym 58445 soc.cpu.next_pc[25]
.sym 58452 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_O
.sym 58453 clk$SB_IO_IN_$glb_clk
.sym 58455 soc.cpu.mem_rdata_SB_LUT4_O_4_I0[0]
.sym 58456 soc.cpu.mem_rdata_SB_LUT4_O_5_I0[0]
.sym 58457 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[27]
.sym 58458 iomem_addr[30]
.sym 58459 soc.cpu.mem_rdata_SB_LUT4_O_3_I0[0]
.sym 58460 soc.cpu.mem_rdata_SB_LUT4_O_I0[0]
.sym 58461 iomem_addr[28]
.sym 58462 iomem_addr[27]
.sym 58468 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 58469 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 58470 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 58471 soc.simpleuart_reg_div_do[21]
.sym 58473 soc.simpleuart_reg_div_do[12]
.sym 58474 soc.cpu.next_pc[26]
.sym 58476 iomem_wstrb[3]
.sym 58479 soc.cpu.latched_store_SB_LUT4_I1_O[1]
.sym 58480 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O[1]
.sym 58481 soc.cpu.mem_rdata_SB_LUT4_O_5_I0_SB_LUT4_O_I3[3]
.sym 58483 soc.cpu.mem_rdata_latched_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 58484 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 58485 soc.cpu.next_pc[22]
.sym 58486 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 58487 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 58488 soc.cpu.decoded_imm[3]
.sym 58489 soc.cpu.decoded_imm[4]
.sym 58490 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 58496 soc.cpu.latched_is_lb_SB_LUT4_I3_O[0]
.sym 58501 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[27]
.sym 58502 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[2]
.sym 58506 soc.cpu.cpu_state[6]
.sym 58510 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[2]
.sym 58511 iomem_addr[29]
.sym 58513 iomem_addr[31]
.sym 58514 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_O
.sym 58515 iomem_addr[30]
.sym 58516 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 58517 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2[1]
.sym 58518 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[0]
.sym 58519 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I2_SB_LUT4_O_1_I0[0]
.sym 58520 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 58521 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]
.sym 58523 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[1]
.sym 58527 soc.cpu.next_pc[29]
.sym 58529 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[0]
.sym 58530 soc.cpu.cpu_state[6]
.sym 58531 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]
.sym 58532 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[2]
.sym 58535 soc.cpu.cpu_state[6]
.sym 58536 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[2]
.sym 58537 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I2_SB_LUT4_O_1_I0[0]
.sym 58538 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[0]
.sym 58541 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[0]
.sym 58542 soc.cpu.cpu_state[6]
.sym 58543 soc.cpu.latched_is_lb_SB_LUT4_I3_O[0]
.sym 58544 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[2]
.sym 58553 iomem_addr[29]
.sym 58554 iomem_addr[30]
.sym 58556 iomem_addr[31]
.sym 58560 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[2]
.sym 58561 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2[1]
.sym 58562 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[0]
.sym 58565 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[0]
.sym 58566 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[2]
.sym 58567 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[1]
.sym 58571 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[27]
.sym 58572 soc.cpu.next_pc[29]
.sym 58573 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 58574 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 58575 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_O
.sym 58576 clk$SB_IO_IN_$glb_clk
.sym 58578 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 58579 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]
.sym 58580 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2[1]
.sym 58581 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[1]
.sym 58582 soc.cpu.latched_is_lb_SB_LUT4_I3_I2[0]
.sym 58583 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2[1]
.sym 58584 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 58585 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I2_SB_LUT4_O_1_I0[0]
.sym 58591 $PACKER_VCC_NET
.sym 58592 $PACKER_VCC_NET
.sym 58595 soc.cpu.mem_rdata_SB_LUT4_O_4_I0_SB_LUT4_O_I3[3]
.sym 58597 soc.cpu.mem_rdata_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 58599 soc.simpleuart_reg_div_do[15]
.sym 58600 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I2[3]
.sym 58601 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[27]
.sym 58603 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 58604 soc.cpu.next_pc[21]
.sym 58605 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I3[2]
.sym 58606 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 58607 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2[1]
.sym 58609 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1[0]
.sym 58610 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 58611 soc.cpu.decoded_imm[3]
.sym 58612 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 58619 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 58620 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 58621 soc.cpu.cpu_state[6]
.sym 58622 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 58623 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I2_SB_LUT4_O_1_I0[0]
.sym 58624 soc.cpu.latched_is_lb_SB_LUT4_I3_I2[0]
.sym 58625 soc.cpu.mem_rdata_latched_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 58626 soc.cpu.cpu_state[6]
.sym 58627 soc.mem_rdata[28]
.sym 58629 soc.cpu.mem_la_wdata_SB_LUT4_O_I1[1]
.sym 58632 soc.mem_rdata[25]
.sym 58633 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 58634 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 58637 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2[1]
.sym 58638 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 58639 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 58640 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[0]
.sym 58641 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[2]
.sym 58643 soc.cpu.mem_rdata_latched_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 58644 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 58646 soc.cpu.latched_is_lb
.sym 58647 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I2_SB_LUT4_O_1_I0[2]
.sym 58650 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 58652 soc.mem_rdata[25]
.sym 58653 soc.cpu.mem_la_wdata_SB_LUT4_O_I1[1]
.sym 58654 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 58655 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 58658 soc.cpu.cpu_state[6]
.sym 58659 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 58660 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 58661 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 58664 soc.cpu.mem_rdata_latched_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 58665 soc.cpu.mem_la_wdata_SB_LUT4_O_I1[1]
.sym 58666 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 58667 soc.mem_rdata[28]
.sym 58670 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 58671 soc.mem_rdata[25]
.sym 58672 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 58673 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 58676 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 58677 soc.mem_rdata[28]
.sym 58678 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 58679 soc.cpu.mem_rdata_latched_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 58683 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[2]
.sym 58684 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[0]
.sym 58685 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2[1]
.sym 58688 soc.cpu.latched_is_lb
.sym 58689 soc.cpu.latched_is_lb_SB_LUT4_I3_I2[0]
.sym 58694 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 58695 soc.cpu.cpu_state[6]
.sym 58696 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I2_SB_LUT4_O_1_I0[2]
.sym 58697 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I2_SB_LUT4_O_1_I0[0]
.sym 58701 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2[2]
.sym 58702 soc.cpu.latched_is_lh_SB_LUT4_I1_I2[1]
.sym 58703 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2[1]
.sym 58704 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 58705 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I2_SB_LUT4_O_1_I0[2]
.sym 58706 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I3[2]
.sym 58707 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1[0]
.sym 58708 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 58711 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 58713 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 58714 iomem_wstrb[2]
.sym 58715 soc.cpu.cpu_state[6]
.sym 58716 soc.mem_rdata[30]
.sym 58717 soc.mem_rdata[31]
.sym 58718 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 58720 soc.mem_rdata[24]
.sym 58721 soc.spimemio.config_en_SB_LUT4_I1_O[3]
.sym 58722 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 58723 soc.cpu.mem_rdata_SB_LUT4_O_14_I0[3]
.sym 58724 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 58726 soc.cpu.decoded_imm[18]
.sym 58728 soc.cpu.cpu_state[6]
.sym 58730 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1[0]
.sym 58731 soc.cpu.compressed_instr
.sym 58732 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 58734 soc.cpu.reg_out[19]
.sym 58735 soc.cpu.next_pc[19]
.sym 58736 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I2[0]
.sym 58743 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 58748 soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I2[1]
.sym 58749 soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I2[2]
.sym 58750 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O[1]
.sym 58752 soc.cpu.decoder_trigger
.sym 58755 soc.cpu.compressed_instr_SB_LUT4_I1_O[0]
.sym 58756 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 58757 soc.cpu.compressed_instr
.sym 58759 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 58765 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[1]
.sym 58768 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 58769 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 58770 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 58776 soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I2[2]
.sym 58777 soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I2[1]
.sym 58778 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 58781 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[1]
.sym 58783 soc.cpu.decoder_trigger
.sym 58784 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 58788 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 58790 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 58793 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[1]
.sym 58795 soc.cpu.decoder_trigger
.sym 58796 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 58800 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 58802 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O[1]
.sym 58806 soc.cpu.compressed_instr
.sym 58807 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 58811 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 58812 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 58813 soc.cpu.compressed_instr_SB_LUT4_I1_O[0]
.sym 58814 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 58817 soc.cpu.decoder_trigger
.sym 58819 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[1]
.sym 58820 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 58821 soc.cpu.do_waitirq_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O[1]_$glb_ce
.sym 58822 clk$SB_IO_IN_$glb_clk
.sym 58823 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 58824 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]
.sym 58826 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2[0]
.sym 58827 soc.cpu.decoded_imm[15]
.sym 58828 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I3[0]
.sym 58829 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2[2]
.sym 58830 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2_SB_LUT4_O_1_I0[0]
.sym 58831 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 58835 soc.cpu.instr_jalr
.sym 58836 soc.spimem_rdata[22]
.sym 58842 soc.mem_rdata[25]
.sym 58844 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[0]
.sym 58848 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 58849 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[0]
.sym 58850 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 58851 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2[2]
.sym 58852 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 58854 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[1]
.sym 58855 soc.mem_rdata[24]
.sym 58856 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 58857 soc.mem_rdata[21]
.sym 58858 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 58859 soc.cpu.compressed_instr
.sym 58865 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 58869 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 58870 soc.cpu.decoder_trigger
.sym 58873 soc.cpu.reg_out[21]
.sym 58874 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I1[2]
.sym 58877 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2[1]
.sym 58878 soc.cpu.decoder_trigger
.sym 58880 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[1]
.sym 58882 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 58883 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 58886 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I1[0]
.sym 58889 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_10_I3[1]
.sym 58890 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 58891 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[1]
.sym 58892 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 58895 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2[0]
.sym 58898 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 58900 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I1[2]
.sym 58901 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I1[0]
.sym 58904 soc.cpu.reg_out[21]
.sym 58905 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 58906 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_10_I3[1]
.sym 58911 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2[1]
.sym 58913 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2[0]
.sym 58922 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[1]
.sym 58923 soc.cpu.decoder_trigger
.sym 58924 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 58928 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 58929 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 58931 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 58934 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 58936 soc.cpu.decoder_trigger
.sym 58937 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[1]
.sym 58940 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[1]
.sym 58941 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 58943 soc.cpu.decoder_trigger
.sym 58945 clk$SB_IO_IN_$glb_clk
.sym 58946 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 58947 soc.cpu.reg_out[22]
.sym 58948 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 58949 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[3]
.sym 58950 soc.cpu.clear_prefetched_high_word
.sym 58951 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 58952 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I1[0]
.sym 58953 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2[0]
.sym 58954 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2[0]
.sym 58960 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 58961 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 58963 soc.cpu.instr_sll_SB_LUT4_I0_O[2]
.sym 58964 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 58965 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2[1]
.sym 58968 soc.cpu.instr_sll_SB_LUT4_I0_O[2]
.sym 58969 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 58971 soc.cpu.decoded_imm_j[4]
.sym 58972 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O[1]
.sym 58973 soc.cpu.decoded_imm[4]
.sym 58974 soc.cpu.latched_is_lh_SB_LUT4_I1_I2[1]
.sym 58975 soc.cpu.decoded_imm[3]
.sym 58976 soc.mem_rdata[22]
.sym 58977 soc.cpu.next_pc[22]
.sym 58978 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 58979 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 58980 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2[3]
.sym 58981 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 58982 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 58990 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_12_I3[1]
.sym 58997 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 58998 soc.cpu.reg_out[19]
.sym 58999 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[0]
.sym 59001 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_9_I3[1]
.sym 59004 soc.cpu.reg_out[22]
.sym 59007 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 59008 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 59010 soc.cpu.decoder_trigger
.sym 59014 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[1]
.sym 59015 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 59016 soc.cpu.latched_is_lb
.sym 59019 soc.cpu.latched_is_lh
.sym 59021 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[0]
.sym 59023 soc.cpu.latched_is_lh
.sym 59024 soc.cpu.latched_is_lb
.sym 59028 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 59029 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[1]
.sym 59030 soc.cpu.decoder_trigger
.sym 59040 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 59045 soc.cpu.decoder_trigger
.sym 59047 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 59048 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[1]
.sym 59051 soc.cpu.reg_out[19]
.sym 59053 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 59054 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_12_I3[1]
.sym 59057 soc.cpu.latched_is_lh
.sym 59060 soc.cpu.latched_is_lb
.sym 59064 soc.cpu.reg_out[22]
.sym 59065 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 59066 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_9_I3[1]
.sym 59067 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 59068 clk$SB_IO_IN_$glb_clk
.sym 59071 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2[2]
.sym 59072 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I3[2]
.sym 59073 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I1[2]
.sym 59075 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I3[2]
.sym 59076 soc.cpu.decoded_imm[18]
.sym 59084 soc.mem_rdata[22]
.sym 59086 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 59087 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[0]
.sym 59088 soc.cpu.reg_pc[30]
.sym 59089 soc.cpu.cpu_state[0]
.sym 59090 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[1]
.sym 59093 soc.cpu.mem_state_SB_DFFESR_Q_R
.sym 59094 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 59095 soc.mem_rdata[16]
.sym 59096 soc.cpu.reg_out[17]
.sym 59097 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I3[2]
.sym 59101 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 59103 soc.cpu.decoded_imm[3]
.sym 59104 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 59115 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2[0]
.sym 59121 soc.cpu.latched_is_lh
.sym 59122 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I1[1]
.sym 59128 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2[2]
.sym 59131 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[2]
.sym 59134 soc.cpu.latched_is_lh_SB_LUT4_I1_I2[1]
.sym 59135 soc.cpu.cpu_state[3]
.sym 59137 soc.cpu.cpu_state[2]
.sym 59138 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I1[2]
.sym 59139 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I1[3]
.sym 59140 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2[3]
.sym 59157 soc.cpu.latched_is_lh
.sym 59158 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[2]
.sym 59159 soc.cpu.latched_is_lh_SB_LUT4_I1_I2[1]
.sym 59162 soc.cpu.cpu_state[2]
.sym 59163 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I1[2]
.sym 59164 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I1[3]
.sym 59165 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I1[1]
.sym 59168 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2[0]
.sym 59169 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2[2]
.sym 59170 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2[3]
.sym 59171 soc.cpu.cpu_state[3]
.sym 59191 clk$SB_IO_IN_$glb_clk
.sym 59192 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 59193 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I3[2]
.sym 59194 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1[1]
.sym 59195 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 59196 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2[0]
.sym 59197 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2[0]
.sym 59198 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 59199 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1[2]
.sym 59200 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[3]
.sym 59207 $PACKER_VCC_NET
.sym 59208 soc.cpu.mem_la_secondword_SB_DFFESR_Q_E
.sym 59209 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E
.sym 59213 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E
.sym 59214 soc.cpu.mem_la_secondword_SB_DFFESR_Q_E
.sym 59215 soc.cpu.reg_out[20]
.sym 59216 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 59217 soc.cpu.cpu_state[6]
.sym 59218 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 59219 soc.cpu.decoded_imm[16]
.sym 59220 soc.cpu.cpu_state[2]
.sym 59223 soc.cpu.cpu_state[2]
.sym 59225 soc.cpu.decoded_imm[18]
.sym 59226 soc.cpu.cpu_state[6]
.sym 59227 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I3[1]
.sym 59228 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 59234 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 59236 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 59237 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_I3[2]
.sym 59239 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 59240 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 59242 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[2]
.sym 59243 soc.cpu.cpu_state[6]
.sym 59244 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 59247 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_I3[0]
.sym 59248 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 59249 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 59250 soc.cpu.decoded_imm_j[3]
.sym 59253 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 59255 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 59257 soc.mem_rdata[31]
.sym 59258 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I3[2]
.sym 59259 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 59261 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 59263 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I3[1]
.sym 59264 soc.mem_rdata[27]
.sym 59267 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 59268 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 59269 soc.cpu.cpu_state[6]
.sym 59270 soc.mem_rdata[31]
.sym 59273 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 59274 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 59275 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 59276 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 59279 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 59280 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[2]
.sym 59281 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 59282 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 59285 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_I3[2]
.sym 59287 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 59288 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_I3[0]
.sym 59297 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I3[2]
.sym 59298 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I3[1]
.sym 59300 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 59303 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 59304 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 59305 soc.cpu.decoded_imm_j[3]
.sym 59306 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 59309 soc.mem_rdata[27]
.sym 59310 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 59311 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 59312 soc.cpu.cpu_state[6]
.sym 59313 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 59314 clk$SB_IO_IN_$glb_clk
.sym 59315 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_O_$glb_sr
.sym 59316 soc.cpu.decoded_imm_j[3]
.sym 59317 soc.cpu.decoded_imm_j[9]
.sym 59318 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 59319 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I3[1]
.sym 59320 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 59321 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I3[1]
.sym 59322 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I3[3]
.sym 59323 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2[0]
.sym 59328 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[2]
.sym 59329 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I1_I2[2]
.sym 59330 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 59332 soc.cpu.mem_do_rinst
.sym 59333 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3[1]
.sym 59334 soc.cpu.instr_timer
.sym 59335 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 59336 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 59337 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 59338 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 59340 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 59341 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 59342 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I1_I2[1]
.sym 59343 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 59344 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 59346 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 59347 soc.mem_rdata[24]
.sym 59348 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 59350 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[3]
.sym 59351 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[1]
.sym 59358 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1[1]
.sym 59360 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2[0]
.sym 59361 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I3[0]
.sym 59363 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1[2]
.sym 59364 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[2]
.sym 59365 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 59366 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2[1]
.sym 59367 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 59368 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1[1]
.sym 59369 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2[0]
.sym 59370 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 59371 soc.cpu.decoded_imm_j[4]
.sym 59375 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 59376 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1[3]
.sym 59377 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 59378 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2[1]
.sym 59380 soc.cpu.cpu_state[2]
.sym 59383 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 59385 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3[1]
.sym 59386 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 59387 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 59390 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2[1]
.sym 59391 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2[0]
.sym 59396 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2[0]
.sym 59398 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2[1]
.sym 59402 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 59403 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 59404 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I3[0]
.sym 59405 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[2]
.sym 59408 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 59409 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 59410 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 59414 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1[2]
.sym 59415 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1[3]
.sym 59416 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1[1]
.sym 59417 soc.cpu.cpu_state[2]
.sym 59420 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 59421 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 59422 soc.cpu.decoded_imm_j[4]
.sym 59423 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 59427 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3[1]
.sym 59429 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 59432 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1[1]
.sym 59434 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 59437 clk$SB_IO_IN_$glb_clk
.sym 59438 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 59439 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 59440 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[1]
.sym 59441 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 59442 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I3[1]
.sym 59443 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 59444 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 59445 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 59446 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I1_I2[1]
.sym 59451 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 59452 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2[1]
.sym 59453 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O[1]
.sym 59454 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1[1]
.sym 59455 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 59457 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 59458 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 59459 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 59461 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[2]
.sym 59462 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 59463 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 59464 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 59466 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 59467 soc.cpu.decoded_imm_j[4]
.sym 59468 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 59469 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 59470 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 59471 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 59472 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 59473 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 59480 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 59484 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 59488 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 59495 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2[0]
.sym 59497 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[1]
.sym 59498 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 59500 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 59502 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 59503 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 59505 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 59506 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 59507 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 59508 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 59509 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]
.sym 59510 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[0]
.sym 59513 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 59514 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 59515 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 59516 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 59519 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[0]
.sym 59521 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 59522 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]
.sym 59525 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 59528 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 59532 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]
.sym 59534 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2[0]
.sym 59537 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 59538 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 59539 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 59540 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 59544 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 59545 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 59546 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 59549 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 59550 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 59552 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[1]
.sym 59555 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[1]
.sym 59557 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 59559 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 59560 clk$SB_IO_IN_$glb_clk
.sym 59562 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 59563 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 59564 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 59565 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 59566 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 59567 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]
.sym 59568 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 59569 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 59574 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 59575 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 59577 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 59578 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 59579 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 59580 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 59582 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 59585 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 59586 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 59587 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 59588 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 59590 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_I2[1]
.sym 59591 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[2]
.sym 59593 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 59597 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[2]
.sym 59603 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 59604 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I2[3]
.sym 59605 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 59606 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 59607 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 59608 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_I2[1]
.sym 59611 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 59612 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 59613 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 59614 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[1]
.sym 59615 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 59616 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 59617 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 59618 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 59620 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 59621 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 59622 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 59623 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 59624 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[0]
.sym 59626 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 59628 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 59629 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 59630 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 59631 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 59632 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]
.sym 59634 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 59636 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 59637 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 59638 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 59639 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 59642 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 59643 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 59644 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_I2[1]
.sym 59645 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 59648 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 59649 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 59650 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 59651 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[0]
.sym 59654 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 59655 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 59656 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 59657 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 59662 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 59663 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 59666 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 59667 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 59668 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 59669 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 59672 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[1]
.sym 59673 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I2[3]
.sym 59674 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 59678 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 59680 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 59681 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]
.sym 59682 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 59683 clk$SB_IO_IN_$glb_clk
.sym 59685 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 59686 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 59687 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 59688 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 59689 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 59690 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 59691 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I3[3]
.sym 59692 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 59698 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I2[3]
.sym 59700 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[2]
.sym 59702 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[1]
.sym 59703 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 59704 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 59706 soc.cpu.mem_16bit_buffer[12]
.sym 59707 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 59708 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 59710 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_I1[3]
.sym 59711 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 59712 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 59713 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 59714 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 59715 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 59716 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 59717 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I3[0]
.sym 59718 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 59719 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 59726 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 59727 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 59729 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 59730 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 59731 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]
.sym 59732 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 59733 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 59735 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 59736 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 59737 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 59739 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 59740 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 59741 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 59742 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 59747 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 59749 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O[1]
.sym 59750 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 59751 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[2]
.sym 59752 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 59753 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 59755 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 59757 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 59759 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 59761 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 59762 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 59766 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 59767 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 59768 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 59771 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 59772 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 59773 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 59774 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 59778 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 59780 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 59783 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 59784 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]
.sym 59785 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 59786 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 59789 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 59791 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 59795 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 59796 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 59797 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 59798 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 59801 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O[1]
.sym 59802 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[2]
.sym 59805 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 59806 clk$SB_IO_IN_$glb_clk
.sym 59808 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I2[1]
.sym 59809 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 59810 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I2[2]
.sym 59811 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I2[0]
.sym 59812 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 59813 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 59814 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 59815 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]
.sym 59822 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 59823 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 59824 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[1]
.sym 59825 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_I0[2]
.sym 59828 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 59831 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 59833 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 59835 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 59836 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 59837 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 59838 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 59839 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 59840 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 59842 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 59843 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 59850 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 59852 soc.cpu.mem_rdata_q[19]
.sym 59853 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 59854 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 59855 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 59856 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 59859 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 59860 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 59862 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 59863 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I3[3]
.sym 59864 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[0]
.sym 59865 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I2[1]
.sym 59868 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I2[0]
.sym 59870 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 59871 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 59873 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 59874 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 59875 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I2[2]
.sym 59876 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.sym 59877 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I3[0]
.sym 59878 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 59879 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_I1[2]
.sym 59882 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 59883 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 59884 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 59885 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 59888 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I3[3]
.sym 59889 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 59890 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 59891 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 59894 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 59895 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 59896 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 59897 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I2[0]
.sym 59900 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I3[0]
.sym 59901 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[0]
.sym 59903 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.sym 59906 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I2[1]
.sym 59907 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I2[2]
.sym 59908 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 59909 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I2[0]
.sym 59912 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 59914 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 59919 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_I1[2]
.sym 59920 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 59921 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 59924 soc.cpu.mem_rdata_q[19]
.sym 59925 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 59927 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 59928 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 59929 clk$SB_IO_IN_$glb_clk
.sym 59931 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 59932 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 59933 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I0_O[2]
.sym 59934 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 59935 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 59936 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I1[0]
.sym 59937 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 59938 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 59944 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 59947 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 59949 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 59950 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 59951 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 59953 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 59954 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 59956 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 59957 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 59958 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 59960 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 59961 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 59962 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 59963 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 59964 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 59965 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_I1[2]
.sym 59966 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 59972 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 59973 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I3[3]
.sym 59974 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 59976 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 59977 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 59978 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 59980 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 59981 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 59982 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 59984 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 59985 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 59986 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 59987 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 59988 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 59990 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I0_O[2]
.sym 59991 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 59992 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_I0[0]
.sym 59993 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 59994 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 59996 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0[0]
.sym 59997 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 59998 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O[1]
.sym 59999 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 60000 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0[1]
.sym 60001 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 60006 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 60008 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 60011 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 60012 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 60013 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0[1]
.sym 60014 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 60017 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 60018 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 60019 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 60020 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 60023 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 60024 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 60025 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 60029 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 60031 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_I0[0]
.sym 60035 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0[0]
.sym 60036 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 60037 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I3[3]
.sym 60038 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 60041 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 60043 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 60044 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 60047 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O[1]
.sym 60048 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 60049 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 60050 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I0_O[2]
.sym 60051 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 60052 clk$SB_IO_IN_$glb_clk
.sym 60054 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 60055 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu_SB_DFFESR_Q_E
.sym 60057 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 60058 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 60059 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 60060 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 60061 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 60066 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 60067 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 60068 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 60069 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 60070 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 60071 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 60073 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[0]
.sym 60074 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 60075 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 60076 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 60078 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_I0[0]
.sym 60085 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 60086 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 60095 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 60097 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 60098 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 60099 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I3[0]
.sym 60100 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 60101 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 60103 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 60104 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 60105 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 60107 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 60108 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[2]
.sym 60109 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 60113 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 60115 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 60117 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 60118 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 60119 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 60120 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 60121 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 60122 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 60123 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 60134 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 60135 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 60136 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 60137 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 60140 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[2]
.sym 60141 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 60142 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I3[0]
.sym 60143 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 60147 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 60149 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 60153 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 60155 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 60158 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 60159 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 60160 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 60161 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 60165 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 60167 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 60170 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 60171 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 60172 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 60173 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 60174 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 60175 clk$SB_IO_IN_$glb_clk
.sym 60190 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 60191 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 60192 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[2]
.sym 60193 soc.cpu.instr_slli_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 60194 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 60196 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 60197 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 60198 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu_SB_DFFESR_Q_E
.sym 60200 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 60315 $PACKER_VCC_NET
.sym 60317 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 60374 UART_TX$SB_IO_OUT
.sym 60383 UART_TX$SB_IO_OUT
.sym 60405 soc.spimemio.softreset
.sym 60416 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 60418 soc.simpleuart_reg_div_do[0]
.sym 60422 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 60529 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 60531 soc.spimemio.rd_inc_SB_DFFESR_Q_E
.sym 60533 soc.spimemio.rd_inc
.sym 60534 soc.spimemio.rd_inc_SB_DFFESR_Q_R[2]
.sym 60545 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[0]
.sym 60565 soc.spimemio.rd_inc_SB_DFFESR_Q_E
.sym 60569 flash_io2_di
.sym 60570 soc.spimemio.rd_wait
.sym 60575 soc.simpleuart_reg_div_do[5]
.sym 60582 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 60583 soc.simpleuart_reg_div_do[1]
.sym 60586 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 60587 soc.spimemio.dout_data[2]
.sym 60593 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 60604 iomem_wdata[0]
.sym 60608 iomem_wdata[1]
.sym 60613 iomem_wdata[2]
.sym 60627 iomem_wdata[3]
.sym 60629 iomem_wdata[5]
.sym 60631 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 60639 iomem_wdata[0]
.sym 60644 iomem_wdata[5]
.sym 60663 iomem_wdata[2]
.sym 60668 iomem_wdata[1]
.sym 60674 iomem_wdata[3]
.sym 60683 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 60684 clk$SB_IO_IN_$glb_clk
.sym 60685 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 60687 soc.spimemio.rd_wait
.sym 60688 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I2_O[2]
.sym 60692 soc.spimemio.rd_wait_SB_DFFESR_Q_E
.sym 60698 soc.simpleuart_reg_div_do[0]
.sym 60699 soc.spimemio.rd_inc
.sym 60700 iomem_wdata[15]
.sym 60702 soc.simpleuart_reg_div_do[5]
.sym 60704 iomem_wdata[9]
.sym 60709 iomem_addr[8]
.sym 60710 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 60711 flash_io1_oe_SB_LUT4_I1_I2[0]
.sym 60715 iomem_wdata[5]
.sym 60716 soc.spimemio.dout_data[3]
.sym 60718 soc.spimemio.dout_data[2]
.sym 60719 soc.simpleuart_reg_div_do[3]
.sym 60720 soc.cpu.mem_rdata_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 60721 soc.cpu.mem_rdata_SB_LUT4_O_14_I0[0]
.sym 60729 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 60730 flash_io0_di
.sym 60733 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 60735 soc.spimemio.dout_data[2]
.sym 60736 flash_io3_di
.sym 60739 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I2_I3[2]
.sym 60742 flash_io1_di
.sym 60745 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_E
.sym 60746 soc.spimemio.dout_data[0]
.sym 60748 soc.spimemio.dout_data[1]
.sym 60753 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I2_O[2]
.sym 60761 soc.spimemio.dout_data[1]
.sym 60762 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 60763 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I2_O[2]
.sym 60778 flash_io0_di
.sym 60779 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 60781 flash_io1_di
.sym 60784 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 60785 soc.spimemio.dout_data[1]
.sym 60786 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 60787 soc.spimemio.dout_data[2]
.sym 60790 soc.spimemio.dout_data[0]
.sym 60791 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 60793 flash_io1_di
.sym 60803 flash_io3_di
.sym 60804 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I2_I3[2]
.sym 60805 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 60806 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_E
.sym 60807 clk$SB_IO_IN_$glb_clk
.sym 60810 soc.spimemio.buffer_SB_DFFE_Q_23_E_SB_LUT4_O_I1[0]
.sym 60811 soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 60812 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 60813 soc.spimemio.rd_valid
.sym 60814 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 60815 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_3_I3[2]
.sym 60816 soc.spimemio.rd_valid_SB_DFFESR_Q_E
.sym 60822 flash_io3_di
.sym 60826 flash_io0_di
.sym 60828 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 60829 soc.spimemio.dout_data[0]
.sym 60830 flash_io1_di
.sym 60831 UART_TX$SB_IO_OUT
.sym 60832 iomem_addr[8]
.sym 60834 soc.spimemio_cfgreg_do[22]
.sym 60836 soc.spimemio.dout_data[0]
.sym 60839 flash_io1_oe_SB_LUT4_I1_I2[0]
.sym 60840 soc.spimemio.dout_data[1]
.sym 60844 soc.spimemio.dout_data[3]
.sym 60850 soc.simpleuart_reg_div_do[11]
.sym 60853 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I0_I3[1]
.sym 60854 soc.simpleuart_reg_div_do[12]
.sym 60863 soc.simpleuart.recv_divcnt[1]
.sym 60866 soc.simpleuart_reg_div_do[13]
.sym 60872 soc.simpleuart_reg_div_do[9]
.sym 60874 soc.simpleuart.recv_divcnt[8]
.sym 60876 soc.simpleuart_reg_div_do[14]
.sym 60885 soc.simpleuart_reg_div_do[12]
.sym 60890 soc.simpleuart_reg_div_do[9]
.sym 60896 soc.simpleuart_reg_div_do[14]
.sym 60903 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I0_I3[1]
.sym 60909 soc.simpleuart_reg_div_do[11]
.sym 60913 soc.simpleuart.recv_divcnt[8]
.sym 60919 soc.simpleuart_reg_div_do[13]
.sym 60926 soc.simpleuart.recv_divcnt[1]
.sym 60932 soc.spimemio.dout_data[5]
.sym 60933 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 60934 soc.spimemio.dout_data[4]
.sym 60935 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 60936 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[0]
.sym 60937 soc.spimemio.rd_wait_SB_LUT4_I3_O[1]
.sym 60938 soc.spimemio.dout_data[7]
.sym 60939 soc.spimemio.dout_data[6]
.sym 60943 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I3[3]
.sym 60944 soc.simpleuart_reg_div_do[2]
.sym 60947 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 60948 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 60949 soc.spimemio.buffer_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 60953 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 60955 soc.spimemio.buffer_SB_DFFE_Q_23_E_SB_LUT4_O_I1[1]
.sym 60957 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 60959 soc.simpleuart_reg_div_do[5]
.sym 60961 soc.spimemio.dout_data[3]
.sym 60963 iomem_addr[4]
.sym 60964 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O[0]
.sym 60965 soc.spimemio.rd_wait
.sym 60966 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 60967 soc.spimemio.rd_wait
.sym 60984 soc.simpleuart.recv_divcnt[14]
.sym 60987 soc.simpleuart.recv_divcnt[23]
.sym 60991 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 60998 soc.simpleuart.recv_divcnt[11]
.sym 60999 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 61002 soc.simpleuart.recv_divcnt[12]
.sym 61004 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[1]
.sym 61008 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 61014 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 61018 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[1]
.sym 61025 soc.simpleuart.recv_divcnt[11]
.sym 61037 soc.simpleuart.recv_divcnt[12]
.sym 61045 soc.simpleuart.recv_divcnt[23]
.sym 61049 soc.simpleuart.recv_divcnt[14]
.sym 61055 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_I2_I3[1]
.sym 61056 soc.spimemio.state[8]
.sym 61057 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[2]
.sym 61058 soc.spimemio.state_SB_DFF_Q_9_D_SB_LUT4_O_I3[1]
.sym 61059 soc.spimemio.state_SB_DFF_Q_4_D_SB_LUT4_O_I1[1]
.sym 61060 soc.spimemio.rd_wait_SB_LUT4_I1_O[1]
.sym 61061 soc.spimemio.rd_wait_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 61062 soc.spimemio.state[11]
.sym 61072 soc.spimemio.dout_data[6]
.sym 61075 soc.simpleuart.recv_divcnt[23]
.sym 61078 iomem_wdata[9]
.sym 61079 soc.spimemio_cfgreg_do[22]
.sym 61080 soc.simpleuart_reg_div_do[4]
.sym 61083 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 61084 soc.simpleuart.recv_divcnt[11]
.sym 61085 soc.spimemio.dout_data[2]
.sym 61086 soc.simpleuart_reg_div_do[1]
.sym 61089 soc.cpu.mem_rdata_SB_LUT4_O_6_I0_SB_LUT4_O_I3[3]
.sym 61098 UART_RX_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 61099 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_I2[2]
.sym 61102 UART_RX_SB_LUT4_I1_I3[1]
.sym 61106 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 61107 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_I2[0]
.sym 61108 soc.simpleuart.recv_state[1]
.sym 61110 UART_RX_SB_LUT4_I1_I3[1]
.sym 61114 soc.simpleuart.recv_state[2]
.sym 61122 soc.simpleuart.recv_state[2]
.sym 61123 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_I2[2]
.sym 61128 $nextpnr_ICESTORM_LC_46$O
.sym 61131 UART_RX_SB_LUT4_I1_I3[1]
.sym 61134 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 61137 soc.simpleuart.recv_state[1]
.sym 61140 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_I2[3]
.sym 61141 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_I2[0]
.sym 61143 soc.simpleuart.recv_state[2]
.sym 61144 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 61148 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_I2[0]
.sym 61149 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_I2[2]
.sym 61150 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_I2[3]
.sym 61153 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_I2[0]
.sym 61154 soc.simpleuart.recv_state[1]
.sym 61155 UART_RX_SB_LUT4_I1_I3[1]
.sym 61156 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 61159 soc.simpleuart.recv_state[1]
.sym 61160 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_I2[2]
.sym 61162 soc.simpleuart.recv_state[2]
.sym 61165 soc.simpleuart.recv_state[2]
.sym 61166 soc.simpleuart.recv_state[1]
.sym 61167 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_I2[2]
.sym 61168 UART_RX_SB_LUT4_I1_I3[1]
.sym 61171 soc.simpleuart.recv_state[2]
.sym 61172 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_I2[2]
.sym 61173 soc.simpleuart.recv_state[1]
.sym 61174 UART_RX_SB_LUT4_I1_I3[1]
.sym 61175 UART_RX_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 61176 clk$SB_IO_IN_$glb_clk
.sym 61177 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 61184 soc.spimemio.rd_addr[3]
.sym 61185 soc.spimemio.rd_addr[13]
.sym 61189 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 61191 soc.spimemio.dout_data[1]
.sym 61194 soc.spimemio.din_data[5]
.sym 61195 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[2]
.sym 61202 soc.cpu.mem_rdata_SB_LUT4_O_14_I0[0]
.sym 61203 iomem_addr[7]
.sym 61204 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 61206 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_21_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 61207 flash_io1_oe_SB_LUT4_I1_I2[0]
.sym 61208 soc.cpu.mem_rdata_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 61209 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 61210 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 61211 iomem_addr[9]
.sym 61212 soc.simpleuart_reg_div_do[3]
.sym 61213 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 61219 UART_RX_SB_LUT4_I1_O[0]
.sym 61222 soc.simpleuart.recv_divcnt[30]
.sym 61224 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 61225 UART_RX_SB_LUT4_I1_I3[1]
.sym 61226 UART_RX_SB_LUT4_I1_I0[30]
.sym 61228 UART_RX_SB_LUT4_I1_O[2]
.sym 61232 UART_RX_SB_LUT4_I1_I3[0]
.sym 61233 UART_RX_SB_LUT4_I1_I3[1]
.sym 61234 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 61236 UART_RX$SB_IO_IN
.sym 61237 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 61239 iomem_wdata[4]
.sym 61240 UART_RX_SB_LUT4_I1_O[1]
.sym 61245 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 61253 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 61254 UART_RX_SB_LUT4_I1_I3[0]
.sym 61259 UART_RX_SB_LUT4_I1_O[0]
.sym 61260 UART_RX_SB_LUT4_I1_O[1]
.sym 61261 UART_RX_SB_LUT4_I1_O[2]
.sym 61265 UART_RX_SB_LUT4_I1_I3[1]
.sym 61266 UART_RX_SB_LUT4_I1_I3[0]
.sym 61271 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 61273 UART_RX_SB_LUT4_I1_I3[0]
.sym 61276 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 61277 UART_RX_SB_LUT4_I1_I0[30]
.sym 61278 UART_RX_SB_LUT4_I1_O[0]
.sym 61279 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 61282 UART_RX$SB_IO_IN
.sym 61283 UART_RX_SB_LUT4_I1_I3[0]
.sym 61284 UART_RX_SB_LUT4_I1_I0[30]
.sym 61285 UART_RX_SB_LUT4_I1_I3[1]
.sym 61288 iomem_wdata[4]
.sym 61296 soc.simpleuart.recv_divcnt[30]
.sym 61298 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 61299 clk$SB_IO_IN_$glb_clk
.sym 61300 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 61302 soc.spimemio.rd_valid_SB_LUT4_I3_I0[0]
.sym 61303 soc.spimemio.rd_valid_SB_LUT4_I3_O[0]
.sym 61306 soc.spimemio_cfgreg_do[21]
.sym 61307 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 61308 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 61314 soc.spimemio.rd_addr[3]
.sym 61317 UART_RX_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 61318 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[11]
.sym 61320 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 61321 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 61324 iomem_addr[8]
.sym 61325 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[1]
.sym 61327 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[4]
.sym 61328 soc.spimemio.dout_data[1]
.sym 61329 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[2]
.sym 61330 iomem_wdata[21]
.sym 61331 flash_io1_oe_SB_LUT4_I1_I2[0]
.sym 61333 soc.spimemio_cfgreg_do[22]
.sym 61334 soc.simpleuart_reg_div_do[4]
.sym 61335 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 61336 soc.spimemio.dout_data[3]
.sym 61345 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_I2[0]
.sym 61346 UART_RX_SB_LUT4_I1_O[2]
.sym 61347 iomem_wdata[20]
.sym 61348 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 61353 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I0_I3[1]
.sym 61355 soc.simpleuart.recv_divcnt[1]
.sym 61356 soc.simpleuart_reg_div_do[1]
.sym 61362 iomem_wdata[17]
.sym 61366 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 61369 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 61370 soc.simpleuart_reg_div_do[0]
.sym 61373 iomem_wdata[22]
.sym 61375 iomem_wdata[22]
.sym 61381 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_I2[0]
.sym 61383 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 61384 UART_RX_SB_LUT4_I1_O[2]
.sym 61388 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 61389 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 61400 iomem_wdata[20]
.sym 61406 iomem_wdata[17]
.sym 61411 soc.simpleuart.recv_divcnt[1]
.sym 61412 soc.simpleuart_reg_div_do[1]
.sym 61413 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I0_I3[1]
.sym 61414 soc.simpleuart_reg_div_do[0]
.sym 61421 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 61422 clk$SB_IO_IN_$glb_clk
.sym 61423 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 61424 iomem_addr[7]
.sym 61426 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 61427 iomem_addr[6]
.sym 61428 iomem_addr[9]
.sym 61429 iomem_addr[2]
.sym 61430 iomem_addr[3]
.sym 61431 iomem_addr[4]
.sym 61436 iomem_addr[16]
.sym 61437 flash_io1_di
.sym 61438 soc.spimemio_cfgreg_do[17]
.sym 61440 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 61444 flash_io0_oe_SB_LUT4_I0_I3[0]
.sym 61445 iomem_addr[13]
.sym 61446 soc.spimemio_cfgreg_do[20]
.sym 61447 flash_io0_di
.sym 61448 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[5]
.sym 61449 iomem_addr[12]
.sym 61450 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_O
.sym 61451 soc.cpu.next_pc[3]
.sym 61452 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 61453 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[3]
.sym 61454 flash_io0_oe
.sym 61455 iomem_addr[4]
.sym 61456 soc.cpu.next_pc[7]
.sym 61457 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 61458 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 61459 soc.cpu.next_pc[4]
.sym 61469 soc.simpleuart_reg_div_do[8]
.sym 61473 UART_RX_SB_LUT4_I1_O[2]
.sym 61476 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 61477 iomem_ready_SB_DFFESS_Q_D[1]
.sym 61478 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 61485 soc.simpleuart.recv_pattern[7]
.sym 61489 UART_RX$SB_IO_IN
.sym 61491 iomem_wstrb[1]
.sym 61507 soc.simpleuart.recv_pattern[7]
.sym 61516 UART_RX_SB_LUT4_I1_O[2]
.sym 61518 iomem_ready_SB_DFFESS_Q_D[1]
.sym 61519 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 61525 UART_RX$SB_IO_IN
.sym 61534 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 61536 soc.simpleuart_reg_div_do[8]
.sym 61540 UART_RX_SB_LUT4_I1_O[2]
.sym 61541 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 61542 iomem_wstrb[1]
.sym 61544 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 61545 clk$SB_IO_IN_$glb_clk
.sym 61546 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 61557 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 61560 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 61562 iomem_addr[6]
.sym 61563 soc.spimemio.dout_data[2]
.sym 61564 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 61565 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_24_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 61566 iomem_addr[7]
.sym 61570 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 61572 soc.cpu.next_pc[2]
.sym 61573 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[0]
.sym 61574 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[13]
.sym 61575 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[9]
.sym 61576 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 61577 soc.cpu.mem_rdata_SB_LUT4_O_6_I0_SB_LUT4_O_I3[3]
.sym 61578 soc.simpleuart_reg_div_do[1]
.sym 61579 iomem_addr[3]
.sym 61581 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 61582 soc.spimemio.dout_data[2]
.sym 61588 iomem_addr[8]
.sym 61590 iomem_addr[3]
.sym 61591 iomem_addr[5]
.sym 61592 flash_io0_oe_SB_LUT4_I0_I2[1]
.sym 61593 flash_io0_oe_SB_LUT4_I0_I3[2]
.sym 61594 flash_io0_oe_SB_LUT4_I0_I2[3]
.sym 61595 iomem_addr[4]
.sym 61596 iomem_addr[7]
.sym 61599 iomem_addr[6]
.sym 61600 iomem_addr[9]
.sym 61601 iomem_addr[2]
.sym 61602 flash_io0_oe_SB_LUT4_I0_I2[2]
.sym 61607 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2[2]
.sym 61611 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 61612 flash_io0_oe_SB_LUT4_I0_I3[0]
.sym 61614 flash_io0_oe
.sym 61616 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2[1]
.sym 61622 iomem_addr[5]
.sym 61627 flash_io0_oe
.sym 61628 flash_io0_oe_SB_LUT4_I0_I2[3]
.sym 61629 flash_io0_oe_SB_LUT4_I0_I2[2]
.sym 61630 flash_io0_oe_SB_LUT4_I0_I2[1]
.sym 61633 iomem_addr[3]
.sym 61634 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2[1]
.sym 61636 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2[2]
.sym 61639 iomem_addr[5]
.sym 61640 iomem_addr[2]
.sym 61641 iomem_addr[4]
.sym 61645 iomem_addr[8]
.sym 61646 iomem_addr[7]
.sym 61647 iomem_addr[6]
.sym 61648 iomem_addr[9]
.sym 61651 flash_io0_oe_SB_LUT4_I0_I3[2]
.sym 61652 flash_io0_oe_SB_LUT4_I0_I2[3]
.sym 61653 flash_io0_oe_SB_LUT4_I0_I3[0]
.sym 61654 flash_io0_oe_SB_LUT4_I0_I2[1]
.sym 61657 iomem_addr[3]
.sym 61658 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2[1]
.sym 61659 iomem_addr[2]
.sym 61660 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 61663 iomem_addr[4]
.sym 61665 iomem_addr[5]
.sym 61685 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 61686 iomem_addr[16]
.sym 61690 flash_io3_di
.sym 61694 flash_io1_oe_SB_LUT4_I1_I2[0]
.sym 61696 soc.cpu.mem_rdata_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 61697 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 61698 iomem_addr[19]
.sym 61699 soc.cpu.mem_rdata_SB_LUT4_O_14_I0[0]
.sym 61700 soc.simpleuart_reg_div_do[3]
.sym 61701 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 61702 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 61704 iomem_rdata_SB_LUT4_I3_O[0]
.sym 61705 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 61713 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 61714 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2[2]
.sym 61715 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2[1]
.sym 61716 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 61717 flash_io0_di
.sym 61719 soc.simpleuart_reg_div_do[0]
.sym 61720 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 61721 iomem_addr[17]
.sym 61722 flash_clk_SB_LUT4_I3_O[2]
.sym 61723 flash_io0_oe_SB_LUT4_I0_I2[1]
.sym 61724 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 61727 soc.simpleuart.recv_buf_valid
.sym 61729 iomem_addr[15]
.sym 61730 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I1_1_O[0]
.sym 61731 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 61737 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 61739 iomem_addr[3]
.sym 61742 iomem_addr[16]
.sym 61746 iomem_addr[16]
.sym 61750 flash_io0_oe_SB_LUT4_I0_I2[1]
.sym 61751 flash_io0_di
.sym 61752 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 61753 flash_clk_SB_LUT4_I3_O[2]
.sym 61756 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 61757 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 61758 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 61759 soc.simpleuart_reg_div_do[0]
.sym 61762 iomem_addr[3]
.sym 61764 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2[2]
.sym 61765 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2[1]
.sym 61768 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 61769 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I1_1_O[0]
.sym 61770 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 61774 iomem_addr[17]
.sym 61780 soc.simpleuart.recv_buf_valid
.sym 61783 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 61787 iomem_addr[15]
.sym 61803 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 61808 flash_clk_SB_LUT4_I3_O[2]
.sym 61810 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[8]
.sym 61811 flash_clk_SB_LUT4_I3_O[2]
.sym 61817 soc.spimemio.dout_data[3]
.sym 61819 iomem_addr[20]
.sym 61820 iomem_wdata[31]
.sym 61821 iomem_addr[18]
.sym 61822 flash_io1_oe_SB_LUT4_I1_I2[0]
.sym 61823 iomem_addr[19]
.sym 61825 iomem_addr[21]
.sym 61826 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 61827 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 61828 soc.spimemio.dout_data[1]
.sym 61834 flash_io1_oe_SB_LUT4_I1_I2[0]
.sym 61835 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[12]
.sym 61837 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 61840 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 61841 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 61843 flash_io1_di
.sym 61845 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I1_1_O[0]
.sym 61846 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I3[3]
.sym 61848 soc.simpleuart_reg_div_do[1]
.sym 61851 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 61852 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_O
.sym 61853 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 61854 soc.cpu.next_pc[14]
.sym 61855 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_I2[2]
.sym 61857 iomem_addr[12]
.sym 61858 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I1_1_O[2]
.sym 61859 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 61867 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I1_1_O[0]
.sym 61868 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 61870 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 61875 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I1_1_O[2]
.sym 61876 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 61879 flash_io1_oe_SB_LUT4_I1_I2[0]
.sym 61880 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 61881 flash_io1_di
.sym 61882 soc.simpleuart_reg_div_do[1]
.sym 61885 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I1_1_O[2]
.sym 61886 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I1_1_O[0]
.sym 61887 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 61888 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 61894 iomem_addr[12]
.sym 61897 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_I2[2]
.sym 61898 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 61899 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 61900 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I1_1_O[0]
.sym 61903 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 61904 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[12]
.sym 61905 soc.cpu.next_pc[14]
.sym 61906 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 61909 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I1_1_O[2]
.sym 61910 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I1_1_O[0]
.sym 61911 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I3[3]
.sym 61912 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 61913 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_O
.sym 61914 clk$SB_IO_IN_$glb_clk
.sym 61922 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[2]
.sym 61923 soc.spimemio.valid_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 61926 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_7_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 61928 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 61931 iomem_addr[13]
.sym 61933 iomem_addr[23]
.sym 61934 flash_io0_oe_SB_LUT4_I0_O[0]
.sym 61936 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 61938 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[10]
.sym 61939 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[12]
.sym 61940 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[22]
.sym 61941 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_I2[2]
.sym 61942 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_O
.sym 61943 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1]
.sym 61944 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 61945 soc.cpu.mem_rdata_SB_LUT4_O_14_I0[1]
.sym 61946 soc.cpu.mem_rdata_SB_LUT4_O_7_I0[0]
.sym 61947 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[28]
.sym 61948 iomem_addr[11]
.sym 61949 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[25]
.sym 61950 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 61951 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 61957 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I1_1_O[2]
.sym 61958 iomem_addr[20]
.sym 61961 iomem_addr[21]
.sym 61963 UART_RX_SB_LUT4_I1_O[2]
.sym 61964 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 61965 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 61966 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 61967 iomem_addr[18]
.sym 61968 iomem_addr[19]
.sym 61969 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 61970 flash_io3_di
.sym 61971 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 61972 soc.simpleuart_reg_div_do[3]
.sym 61974 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 61976 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I1_1_O[0]
.sym 61977 soc.simpleuart.recv_buf_valid
.sym 61981 flash_io1_oe_SB_LUT4_I1_I2[0]
.sym 61984 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 61986 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 61990 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I1_1_O[2]
.sym 61991 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I1_1_O[0]
.sym 61992 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 61993 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 61996 flash_io1_oe_SB_LUT4_I1_I2[0]
.sym 61997 soc.simpleuart_reg_div_do[3]
.sym 61998 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 61999 flash_io3_di
.sym 62002 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 62004 UART_RX_SB_LUT4_I1_O[2]
.sym 62008 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 62009 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 62010 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 62011 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 62014 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 62015 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 62016 soc.simpleuart.recv_buf_valid
.sym 62017 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 62022 iomem_addr[18]
.sym 62026 iomem_addr[19]
.sym 62027 iomem_addr[20]
.sym 62028 iomem_addr[21]
.sym 62029 iomem_addr[18]
.sym 62035 iomem_addr[21]
.sym 62037 clk$SB_IO_IN_$glb_clk
.sym 62038 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 62039 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[21]
.sym 62040 iomem_addr[22]
.sym 62041 iomem_addr[11]
.sym 62042 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 62043 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[18]
.sym 62044 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[20]
.sym 62045 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[22]
.sym 62046 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[17]
.sym 62051 flash_io1_oe_SB_LUT4_I1_I2[0]
.sym 62053 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[16]
.sym 62060 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 62061 soc.simpleuart.recv_buf_valid
.sym 62063 soc.spimemio.dout_data[2]
.sym 62065 soc.cpu.mem_rdata_SB_LUT4_O_3_I0_SB_LUT4_O_I3[3]
.sym 62066 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[0]
.sym 62067 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[27]
.sym 62068 soc.simpleuart.recv_buf_valid
.sym 62069 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[9]
.sym 62070 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 62071 soc.simpleuart_reg_div_do[25]
.sym 62072 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 62073 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 62074 soc.cpu.mem_rdata_SB_LUT4_O_6_I0_SB_LUT4_O_I3[3]
.sym 62080 flash_io1_oe_SB_LUT4_I1_I2[0]
.sym 62082 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_O
.sym 62083 soc.cpu.next_pc[21]
.sym 62084 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 62085 soc.spimemio_cfgreg_do[17]
.sym 62086 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[19]
.sym 62087 flash_clk_SB_LUT4_I3_O[2]
.sym 62088 iomem_addr[24]
.sym 62089 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[17]
.sym 62093 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 62094 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 62095 iomem_addr[23]
.sym 62096 soc.cpu.mem_rdata_SB_LUT4_O_14_I0_SB_LUT4_O_2_I2[2]
.sym 62097 iomem_addr[22]
.sym 62098 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 62099 soc.cpu.mem_rdata_SB_LUT4_O_15_I0_SB_LUT4_O_2_I2[2]
.sym 62100 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 62101 soc.cpu.next_pc[19]
.sym 62102 iomem_addr[25]
.sym 62103 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 62105 soc.cpu.next_pc[18]
.sym 62106 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 62107 soc.cpu.next_pc[20]
.sym 62109 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[16]
.sym 62110 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[18]
.sym 62111 soc.spimemio_cfgreg_do[16]
.sym 62113 flash_io1_oe_SB_LUT4_I1_I2[0]
.sym 62114 soc.spimemio_cfgreg_do[17]
.sym 62115 soc.cpu.mem_rdata_SB_LUT4_O_14_I0_SB_LUT4_O_2_I2[2]
.sym 62116 flash_clk_SB_LUT4_I3_O[2]
.sym 62119 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[18]
.sym 62120 soc.cpu.next_pc[20]
.sym 62121 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 62122 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 62125 soc.cpu.next_pc[18]
.sym 62126 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 62127 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[16]
.sym 62128 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 62131 soc.cpu.next_pc[19]
.sym 62132 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[17]
.sym 62133 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 62134 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 62137 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[19]
.sym 62138 soc.cpu.next_pc[21]
.sym 62139 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 62140 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 62143 iomem_addr[24]
.sym 62145 iomem_addr[22]
.sym 62146 iomem_addr[23]
.sym 62149 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 62150 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 62151 iomem_addr[25]
.sym 62155 soc.cpu.mem_rdata_SB_LUT4_O_15_I0_SB_LUT4_O_2_I2[2]
.sym 62156 flash_io1_oe_SB_LUT4_I1_I2[0]
.sym 62157 flash_clk_SB_LUT4_I3_O[2]
.sym 62158 soc.spimemio_cfgreg_do[16]
.sym 62159 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_O
.sym 62160 clk$SB_IO_IN_$glb_clk
.sym 62162 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[26]
.sym 62163 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[24]
.sym 62164 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[29]
.sym 62165 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[28]
.sym 62166 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[25]
.sym 62167 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 62168 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 62169 soc.spimemio_cfgreg_do[16]
.sym 62174 soc.cpu.next_pc[22]
.sym 62175 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[17]
.sym 62178 iomem_addr[20]
.sym 62180 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 62183 soc.simpleuart.recv_buf_data[3]
.sym 62185 iomem_addr[11]
.sym 62186 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 62187 soc.cpu.mem_rdata_SB_LUT4_O_14_I0[0]
.sym 62188 soc.cpu.mem_rdata_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 62189 iomem_addr[19]
.sym 62190 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_9_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 62191 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 62192 iomem_addr[23]
.sym 62193 soc.cpu.next_pc[20]
.sym 62194 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 62195 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[16]
.sym 62196 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1[0]
.sym 62197 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 62204 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[24]
.sym 62205 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_O
.sym 62206 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1]
.sym 62207 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 62208 soc.cpu.mem_rdata_SB_LUT4_O_7_I0_SB_LUT4_O_I3[3]
.sym 62209 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_I2[2]
.sym 62210 soc.simpleuart_reg_div_do[21]
.sym 62211 soc.cpu.next_pc[26]
.sym 62212 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 62213 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I1_1_O[0]
.sym 62214 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 62215 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 62216 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_9_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 62217 iomem_addr[28]
.sym 62218 iomem_addr[27]
.sym 62220 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 62221 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[21]
.sym 62222 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I3[3]
.sym 62223 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I2[3]
.sym 62224 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 62225 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[22]
.sym 62226 soc.cpu.next_pc[24]
.sym 62227 soc.cpu.next_pc[23]
.sym 62228 soc.simpleuart.recv_buf_valid
.sym 62229 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 62230 soc.simpleuart_reg_div_do[29]
.sym 62231 iomem_addr[26]
.sym 62232 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 62234 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 62236 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[22]
.sym 62237 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 62238 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 62239 soc.cpu.next_pc[24]
.sym 62242 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 62243 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 62248 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_I2[2]
.sym 62249 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I1_1_O[0]
.sym 62250 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 62251 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I3[3]
.sym 62254 soc.cpu.mem_rdata_SB_LUT4_O_7_I0_SB_LUT4_O_I3[3]
.sym 62255 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 62256 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 62257 soc.simpleuart_reg_div_do[29]
.sym 62260 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_9_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 62261 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[24]
.sym 62262 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 62263 soc.cpu.next_pc[26]
.sym 62266 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1]
.sym 62267 soc.simpleuart.recv_buf_valid
.sym 62268 soc.simpleuart_reg_div_do[21]
.sym 62269 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 62272 iomem_addr[27]
.sym 62273 iomem_addr[28]
.sym 62274 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I2[3]
.sym 62275 iomem_addr[26]
.sym 62278 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 62279 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 62280 soc.cpu.next_pc[23]
.sym 62281 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[21]
.sym 62282 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_O
.sym 62283 clk$SB_IO_IN_$glb_clk
.sym 62285 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 62286 soc.cpu.mem_rdata_SB_LUT4_O_2_I0[0]
.sym 62287 iomem_rdata_SB_DFFESR_Q_R[0]
.sym 62288 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 62289 soc.spimem_rdata[26]
.sym 62290 soc.cpu.mem_rdata_SB_LUT4_O_6_I0[0]
.sym 62291 soc.cpu.mem_rdata_SB_LUT4_O_1_I0[0]
.sym 62292 soc.cpu.mem_rdata_SB_LUT4_O_12_I0[1]
.sym 62295 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I3[1]
.sym 62297 iomem_addr[24]
.sym 62300 flash_clk_SB_LUT4_I3_O[2]
.sym 62301 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_O
.sym 62303 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 62308 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[24]
.sym 62311 soc.mem_rdata[27]
.sym 62313 UART_RX_SB_LUT4_I1_O[2]
.sym 62314 soc.spimemio.dout_data[3]
.sym 62315 flash_io1_oe_SB_LUT4_I1_I2[0]
.sym 62316 soc.spimemio.dout_data[1]
.sym 62317 soc.cpu.mem_rdata_SB_LUT4_O_10_I0[0]
.sym 62318 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 62320 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 62326 soc.cpu.mem_rdata_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 62328 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_O
.sym 62331 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 62333 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 62335 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[28]
.sym 62336 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 62337 soc.cpu.mem_rdata_SB_LUT4_O_3_I0_SB_LUT4_O_I3[3]
.sym 62338 soc.simpleuart_reg_div_do[27]
.sym 62339 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 62340 soc.cpu.mem_rdata_SB_LUT4_O_4_I0_SB_LUT4_O_I3[3]
.sym 62341 iomem_addr[29]
.sym 62342 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 62343 soc.simpleuart_reg_div_do[25]
.sym 62344 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[25]
.sym 62346 soc.simpleuart_reg_div_do[26]
.sym 62348 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[26]
.sym 62349 soc.cpu.next_pc[28]
.sym 62351 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_7_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 62352 soc.cpu.next_pc[30]
.sym 62353 soc.cpu.mem_rdata_SB_LUT4_O_5_I0_SB_LUT4_O_I3[3]
.sym 62355 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 62356 soc.cpu.next_pc[27]
.sym 62357 soc.simpleuart_reg_div_do[28]
.sym 62359 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 62360 soc.cpu.mem_rdata_SB_LUT4_O_4_I0_SB_LUT4_O_I3[3]
.sym 62361 soc.simpleuart_reg_div_do[26]
.sym 62362 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 62365 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 62366 soc.cpu.mem_rdata_SB_LUT4_O_5_I0_SB_LUT4_O_I3[3]
.sym 62367 soc.simpleuart_reg_div_do[27]
.sym 62368 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 62371 iomem_addr[29]
.sym 62377 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 62378 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[28]
.sym 62379 soc.cpu.next_pc[30]
.sym 62380 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 62383 soc.simpleuart_reg_div_do[28]
.sym 62384 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 62385 soc.cpu.mem_rdata_SB_LUT4_O_3_I0_SB_LUT4_O_I3[3]
.sym 62386 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 62389 soc.simpleuart_reg_div_do[25]
.sym 62390 soc.cpu.mem_rdata_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 62391 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 62392 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 62395 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[26]
.sym 62396 soc.cpu.next_pc[28]
.sym 62397 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_7_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 62398 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 62401 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 62402 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[25]
.sym 62403 soc.cpu.next_pc[27]
.sym 62404 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 62405 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_O
.sym 62406 clk$SB_IO_IN_$glb_clk
.sym 62408 soc.mem_rdata[26]
.sym 62409 soc.spimem_rdata[27]
.sym 62410 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 62411 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[1]
.sym 62412 soc.mem_rdata[28]
.sym 62413 soc.mem_rdata[31]
.sym 62414 soc.mem_rdata[17]
.sym 62415 soc.mem_rdata[27]
.sym 62420 soc.simpleuart_reg_div_do[30]
.sym 62421 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O[3]
.sym 62422 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_O
.sym 62424 soc.cpu.mem_rdata_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]
.sym 62426 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[27]
.sym 62431 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[28]
.sym 62432 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 62433 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2[1]
.sym 62434 soc.cpu.mem_rdata_SB_LUT4_O_7_I0[0]
.sym 62436 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2[0]
.sym 62437 soc.cpu.mem_rdata_SB_LUT4_O_14_I0[1]
.sym 62438 soc.cpu.decoded_imm[15]
.sym 62439 soc.cpu.mem_rdata_SB_LUT4_O_I0[0]
.sym 62440 soc.cpu.mem_rdata_SB_LUT4_O_1_I0[0]
.sym 62441 soc.mem_rdata[26]
.sym 62443 soc.cpu.next_pc[24]
.sym 62449 soc.mem_rdata[24]
.sym 62450 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 62451 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2[1]
.sym 62453 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 62454 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 62455 soc.mem_rdata[30]
.sym 62456 soc.cpu.cpu_state[6]
.sym 62457 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2[2]
.sym 62458 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 62460 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 62462 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 62463 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 62465 soc.mem_rdata[26]
.sym 62466 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 62467 soc.cpu.mem_la_wdata_SB_LUT4_O_I1[1]
.sym 62468 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 62470 soc.mem_rdata[31]
.sym 62472 soc.mem_rdata[27]
.sym 62473 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 62474 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 62475 soc.cpu.mem_la_wdata_SB_LUT4_O_I1[1]
.sym 62476 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[1]
.sym 62480 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 62482 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 62483 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 62484 soc.mem_rdata[24]
.sym 62485 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 62488 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 62489 soc.mem_rdata[24]
.sym 62490 soc.cpu.mem_la_wdata_SB_LUT4_O_I1[1]
.sym 62491 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 62494 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 62495 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 62496 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[1]
.sym 62497 soc.mem_rdata[31]
.sym 62500 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 62501 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 62502 soc.cpu.mem_la_wdata_SB_LUT4_O_I1[1]
.sym 62503 soc.mem_rdata[30]
.sym 62507 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2[2]
.sym 62508 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2[1]
.sym 62509 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 62512 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 62513 soc.mem_rdata[26]
.sym 62514 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 62515 soc.cpu.mem_la_wdata_SB_LUT4_O_I1[1]
.sym 62518 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 62519 soc.cpu.cpu_state[6]
.sym 62520 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 62521 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 62524 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 62525 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 62526 soc.mem_rdata[27]
.sym 62527 soc.cpu.mem_la_wdata_SB_LUT4_O_I1[1]
.sym 62531 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_I3[2]
.sym 62532 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 62534 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 62535 soc.spimem_rdata[25]
.sym 62536 soc.spimem_rdata[28]
.sym 62537 soc.mem_rdata[25]
.sym 62538 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1[0]
.sym 62543 soc.mem_rdata[24]
.sym 62544 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 62545 soc.spimem_rdata[14]
.sym 62553 soc.mem_rdata[21]
.sym 62554 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 62556 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 62557 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 62558 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 62559 soc.mem_rdata[28]
.sym 62563 soc.mem_rdata[17]
.sym 62564 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 62565 soc.mem_rdata[27]
.sym 62566 soc.cpu.decoded_imm[15]
.sym 62573 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 62574 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 62575 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[1]
.sym 62576 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I3[0]
.sym 62577 soc.mem_rdata[31]
.sym 62578 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 62579 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 62581 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2[1]
.sym 62582 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 62583 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 62584 soc.mem_rdata[22]
.sym 62585 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 62589 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 62591 soc.mem_rdata[29]
.sym 62592 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 62593 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I3[2]
.sym 62595 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 62596 soc.mem_rdata[30]
.sym 62597 soc.cpu.mem_la_wdata_SB_LUT4_O_I1[1]
.sym 62600 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 62601 soc.mem_rdata[20]
.sym 62603 soc.mem_rdata[23]
.sym 62605 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I3[0]
.sym 62606 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 62607 soc.mem_rdata[23]
.sym 62608 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 62611 soc.mem_rdata[31]
.sym 62612 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 62613 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[1]
.sym 62614 soc.cpu.mem_la_wdata_SB_LUT4_O_I1[1]
.sym 62617 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 62618 soc.mem_rdata[29]
.sym 62619 soc.cpu.mem_la_wdata_SB_LUT4_O_I1[1]
.sym 62620 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 62623 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 62624 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 62625 soc.mem_rdata[30]
.sym 62626 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 62629 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I3[0]
.sym 62630 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 62631 soc.mem_rdata[20]
.sym 62632 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 62635 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 62636 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 62638 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 62641 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2[1]
.sym 62643 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I3[0]
.sym 62644 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I3[2]
.sym 62647 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 62649 soc.mem_rdata[22]
.sym 62654 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 62655 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I2[2]
.sym 62656 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3[2]
.sym 62657 soc.mem_rdata[29]
.sym 62658 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 62659 soc.spimem_rdata[29]
.sym 62660 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[2]
.sym 62661 soc.mem_rdata[23]
.sym 62663 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 62665 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 62666 soc.cpu.mem_rdata_latched_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 62669 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 62670 soc.cpu.latched_is_lh_SB_LUT4_I1_I2[1]
.sym 62672 soc.mem_rdata[22]
.sym 62674 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 62678 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 62679 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2[1]
.sym 62680 soc.cpu.next_pc[20]
.sym 62681 soc.mem_rdata[19]
.sym 62682 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 62685 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 62686 soc.mem_rdata[25]
.sym 62687 soc.mem_rdata[20]
.sym 62688 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1[0]
.sym 62689 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 62695 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 62696 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 62697 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2_SB_LUT4_O_1_I0[2]
.sym 62698 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 62699 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 62700 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 62702 soc.cpu.cpu_state[6]
.sym 62703 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 62704 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 62705 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I3[2]
.sym 62708 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 62710 soc.cpu.cpu_state[6]
.sym 62711 soc.mem_rdata[26]
.sym 62712 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 62714 soc.mem_rdata[29]
.sym 62717 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2_SB_LUT4_O_1_I0[0]
.sym 62718 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 62719 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]
.sym 62720 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I3[1]
.sym 62722 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 62724 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 62725 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[2]
.sym 62728 soc.mem_rdata[26]
.sym 62729 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 62730 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 62731 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 62740 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2_SB_LUT4_O_1_I0[0]
.sym 62741 soc.cpu.cpu_state[6]
.sym 62742 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2_SB_LUT4_O_1_I0[2]
.sym 62743 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 62746 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I3[2]
.sym 62747 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I3[1]
.sym 62748 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 62752 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 62753 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 62754 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 62758 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]
.sym 62759 soc.cpu.cpu_state[6]
.sym 62760 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[2]
.sym 62761 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 62764 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 62765 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 62766 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 62767 soc.mem_rdata[29]
.sym 62770 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 62771 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 62772 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 62773 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 62774 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 62775 clk$SB_IO_IN_$glb_clk
.sym 62776 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_O_$glb_sr
.sym 62777 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 62778 soc.cpu.clear_prefetched_high_word_q
.sym 62779 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 62780 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 62781 soc.cpu.mem_la_wdata_SB_LUT4_O_I1[0]
.sym 62782 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2[2]
.sym 62783 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 62784 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 62789 soc.mem_rdata[16]
.sym 62792 soc.mem_rdata[29]
.sym 62793 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2_SB_LUT4_O_1_I0[2]
.sym 62794 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 62795 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2[1]
.sym 62796 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 62797 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 62798 soc.spimem_rdata[23]
.sym 62799 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I3[0]
.sym 62800 soc.mem_rdata[19]
.sym 62801 UART_RX_SB_LUT4_I1_O[2]
.sym 62803 soc.mem_rdata[29]
.sym 62804 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 62805 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 62806 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I3[0]
.sym 62807 soc.cpu.decoded_imm_j[6]
.sym 62808 soc.mem_rdata[27]
.sym 62809 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 62811 soc.mem_rdata[23]
.sym 62812 soc.cpu.instr_sll_SB_LUT4_I0_O[2]
.sym 62818 soc.cpu.cpu_state[0]
.sym 62820 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 62822 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 62824 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 62825 soc.mem_rdata[22]
.sym 62826 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 62828 soc.cpu.cpu_state[6]
.sym 62829 soc.cpu.cpu_state[6]
.sym 62831 soc.mem_rdata[21]
.sym 62833 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2[0]
.sym 62834 soc.cpu.last_mem_valid_SB_LUT4_I3_I2[2]
.sym 62835 soc.cpu.clear_prefetched_high_word_q
.sym 62836 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 62837 UART_RX_SB_LUT4_I1_O[2]
.sym 62838 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 62841 soc.mem_rdata[19]
.sym 62844 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[3]
.sym 62847 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2[1]
.sym 62849 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 62851 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2[1]
.sym 62853 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2[0]
.sym 62858 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 62860 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 62863 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 62865 soc.cpu.last_mem_valid_SB_LUT4_I3_I2[2]
.sym 62866 soc.cpu.clear_prefetched_high_word_q
.sym 62869 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[3]
.sym 62870 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 62871 UART_RX_SB_LUT4_I1_O[2]
.sym 62872 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 62875 soc.cpu.cpu_state[0]
.sym 62881 soc.cpu.cpu_state[6]
.sym 62882 soc.mem_rdata[21]
.sym 62883 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 62884 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 62887 soc.cpu.cpu_state[6]
.sym 62888 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 62889 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 62890 soc.mem_rdata[19]
.sym 62893 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 62894 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 62895 soc.mem_rdata[22]
.sym 62896 soc.cpu.cpu_state[6]
.sym 62898 clk$SB_IO_IN_$glb_clk
.sym 62899 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 62900 soc.cpu.last_mem_valid_SB_LUT4_I3_I2[2]
.sym 62903 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 62904 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[1]
.sym 62905 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[3]
.sym 62906 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[2]
.sym 62907 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E
.sym 62912 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 62915 soc.cpu.cpu_state[6]
.sym 62917 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 62922 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 62924 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 62925 soc.cpu.mem_rdata_q[16]
.sym 62926 soc.cpu.decoded_imm_j[9]
.sym 62927 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 62928 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 62930 soc.cpu.next_pc[24]
.sym 62931 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1[1]
.sym 62932 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 62933 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 62934 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I3[1]
.sym 62935 soc.mem_rdata[18]
.sym 62942 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[0]
.sym 62946 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 62951 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 62952 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 62954 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 62957 soc.mem_rdata[20]
.sym 62958 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 62959 soc.mem_rdata[18]
.sym 62963 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I3[1]
.sym 62964 soc.cpu.mem_rdata_q[18]
.sym 62965 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 62967 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I3[2]
.sym 62970 soc.cpu.cpu_state[6]
.sym 62972 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 62980 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 62981 soc.cpu.cpu_state[6]
.sym 62982 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 62983 soc.mem_rdata[20]
.sym 62986 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 62987 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 62988 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 62989 soc.cpu.mem_rdata_q[18]
.sym 62992 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 62993 soc.mem_rdata[18]
.sym 62994 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 62995 soc.cpu.cpu_state[6]
.sym 63004 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 63005 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 63006 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[0]
.sym 63007 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 63011 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I3[2]
.sym 63012 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I3[1]
.sym 63013 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 63020 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 63021 clk$SB_IO_IN_$glb_clk
.sym 63022 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_O_$glb_sr
.sym 63023 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 63024 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 63025 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 63026 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 63027 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 63028 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 63029 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 63030 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 63035 soc.cpu.mem_state_SB_DFFESR_Q_R
.sym 63038 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[2]
.sym 63042 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 63044 soc.cpu.mem_do_rinst
.sym 63046 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[0]
.sym 63047 soc.mem_rdata[28]
.sym 63048 soc.mem_rdata[17]
.sym 63050 soc.mem_rdata[27]
.sym 63051 soc.mem_rdata[28]
.sym 63052 soc.cpu.decoded_imm_j[3]
.sym 63053 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I3[1]
.sym 63054 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 63056 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 63057 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 63058 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I3[1]
.sym 63066 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 63067 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 63069 soc.mem_rdata[16]
.sym 63070 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 63072 soc.mem_rdata[17]
.sym 63073 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 63074 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 63076 soc.mem_rdata[22]
.sym 63077 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 63079 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 63080 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_I3[0]
.sym 63081 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 63082 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 63083 soc.mem_rdata[23]
.sym 63085 soc.cpu.mem_rdata_q[16]
.sym 63087 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 63088 soc.cpu.cpu_state[6]
.sym 63089 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 63091 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 63093 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 63097 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 63098 soc.cpu.mem_rdata_q[16]
.sym 63099 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 63100 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 63103 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 63104 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 63105 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 63109 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 63110 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 63111 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 63112 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 63115 soc.mem_rdata[23]
.sym 63116 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 63117 soc.cpu.cpu_state[6]
.sym 63118 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 63121 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 63122 soc.mem_rdata[17]
.sym 63123 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 63124 soc.cpu.cpu_state[6]
.sym 63128 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 63129 soc.mem_rdata[22]
.sym 63130 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_I3[0]
.sym 63133 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 63134 soc.mem_rdata[16]
.sym 63135 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 63136 soc.cpu.cpu_state[6]
.sym 63139 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 63140 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 63141 soc.mem_rdata[23]
.sym 63142 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 63146 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 63147 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 63148 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 63149 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 63150 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 63151 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 63152 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 63153 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 63157 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 63163 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2[3]
.sym 63165 soc.mem_rdata[19]
.sym 63167 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 63168 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 63170 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 63171 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3[3]
.sym 63172 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 63173 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 63175 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 63177 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 63178 soc.mem_rdata[25]
.sym 63179 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 63180 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 63181 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[3]
.sym 63189 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 63190 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[1]
.sym 63193 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 63194 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 63195 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3[3]
.sym 63196 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 63197 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 63198 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 63201 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 63202 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[3]
.sym 63203 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 63205 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1]
.sym 63208 soc.mem_rdata[17]
.sym 63209 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 63210 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 63212 soc.cpu.mem_rdata_q[17]
.sym 63214 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 63216 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 63221 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 63222 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[3]
.sym 63223 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 63226 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 63227 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 63228 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[1]
.sym 63232 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 63234 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 63235 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 63238 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3[3]
.sym 63239 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1]
.sym 63244 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 63245 soc.mem_rdata[17]
.sym 63246 soc.cpu.mem_rdata_q[17]
.sym 63251 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1]
.sym 63253 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 63256 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 63257 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 63258 soc.cpu.mem_rdata_q[17]
.sym 63262 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 63263 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 63266 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 63267 clk$SB_IO_IN_$glb_clk
.sym 63269 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 63270 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 63271 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 63272 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 63273 soc.cpu.mem_rdata_latched_SB_LUT4_O_I0[1]
.sym 63274 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 63275 soc.cpu.mem_rdata_latched_SB_LUT4_O_I0[0]
.sym 63276 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3[2]
.sym 63281 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 63282 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 63283 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[2]
.sym 63285 soc.cpu.decoded_imm_j[9]
.sym 63286 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[1]
.sym 63289 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 63292 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 63293 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 63294 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 63295 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 63296 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 63297 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O[1]
.sym 63299 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 63300 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 63301 UART_RX_SB_LUT4_I1_O[2]
.sym 63303 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 63310 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 63311 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 63312 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 63313 soc.mem_rdata[24]
.sym 63315 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 63316 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 63317 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 63318 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 63320 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 63321 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 63322 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 63324 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 63325 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 63326 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 63328 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 63330 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 63332 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[0]
.sym 63335 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 63336 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 63337 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 63339 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 63343 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 63344 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 63345 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 63346 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 63349 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 63350 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 63351 soc.mem_rdata[24]
.sym 63352 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 63355 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 63358 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 63361 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 63362 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 63364 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[0]
.sym 63367 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 63369 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 63373 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 63375 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 63376 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 63379 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 63380 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 63381 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 63382 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 63385 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 63386 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 63388 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 63389 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 63390 clk$SB_IO_IN_$glb_clk
.sym 63392 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3[3]
.sym 63393 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 63394 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 63395 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[0]
.sym 63396 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 63397 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0[3]
.sym 63398 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 63399 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 63407 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 63408 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 63410 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 63411 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 63413 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 63414 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 63415 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 63416 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 63417 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 63418 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[0]
.sym 63419 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 63423 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 63424 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1[1]
.sym 63425 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 63426 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_I1[2]
.sym 63427 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 63435 soc.cpu.mem_16bit_buffer[12]
.sym 63437 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 63438 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 63439 soc.cpu.mem_rdata_latched_SB_LUT4_O_I0[0]
.sym 63440 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 63442 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 63443 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 63444 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[3]
.sym 63445 soc.cpu.mem_rdata_latched_SB_LUT4_O_I0[1]
.sym 63446 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 63447 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 63448 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3[2]
.sym 63450 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 63451 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 63452 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_I1[2]
.sym 63454 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[1]
.sym 63455 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 63457 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3[3]
.sym 63458 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 63459 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 63460 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[0]
.sym 63462 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 63463 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 63464 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 63466 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 63468 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 63469 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 63472 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_I1[2]
.sym 63473 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 63474 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 63475 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 63478 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 63479 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3[3]
.sym 63480 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3[2]
.sym 63481 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 63484 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 63485 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 63486 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 63487 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 63490 soc.cpu.mem_rdata_latched_SB_LUT4_O_I0[0]
.sym 63491 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 63492 soc.cpu.mem_16bit_buffer[12]
.sym 63493 soc.cpu.mem_rdata_latched_SB_LUT4_O_I0[1]
.sym 63496 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 63497 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 63499 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3[2]
.sym 63502 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[0]
.sym 63503 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 63504 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[3]
.sym 63505 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[1]
.sym 63508 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 63509 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 63510 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 63511 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 63515 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 63516 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 63517 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 63518 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_I1[2]
.sym 63519 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 63520 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[1]
.sym 63521 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 63522 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[0]
.sym 63527 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 63528 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[1]
.sym 63529 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]
.sym 63530 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 63531 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 63533 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 63534 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 63537 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 63538 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 63539 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 63541 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 63542 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[1]
.sym 63543 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 63544 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 63545 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 63546 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[0]
.sym 63547 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 63548 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 63549 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 63550 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 63556 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 63558 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 63560 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 63561 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 63562 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 63563 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]
.sym 63568 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 63569 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 63570 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 63571 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 63572 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_I2[1]
.sym 63573 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 63575 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_I1[2]
.sym 63577 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 63578 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 63579 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[0]
.sym 63581 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 63587 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 63589 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 63590 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 63591 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 63592 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]
.sym 63596 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 63598 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 63601 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 63602 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 63603 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_I2[1]
.sym 63604 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 63607 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 63608 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 63610 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_I2[1]
.sym 63614 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 63615 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 63616 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 63619 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[0]
.sym 63620 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 63621 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_I1[2]
.sym 63622 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 63625 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 63626 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 63627 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 63628 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 63632 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 63633 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_I1[2]
.sym 63634 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 63638 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_I2[1]
.sym 63639 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 63640 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 63641 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 63642 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 63643 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 63644 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_I0[0]
.sym 63645 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 63650 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 63651 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 63652 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 63653 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_I1[2]
.sym 63657 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 63659 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 63661 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 63662 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 63663 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 63664 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_I1[2]
.sym 63666 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 63668 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 63669 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 63670 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 63671 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 63672 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[0]
.sym 63673 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 63683 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 63684 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 63686 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[0]
.sym 63687 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 63688 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 63690 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_I1[2]
.sym 63692 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[1]
.sym 63693 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 63695 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 63696 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 63699 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 63701 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_I0[0]
.sym 63702 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 63703 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 63704 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 63706 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 63714 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_I0[0]
.sym 63715 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 63718 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 63719 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 63720 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 63721 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 63724 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 63726 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[1]
.sym 63727 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 63730 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 63733 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 63736 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 63737 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[0]
.sym 63738 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_I1[2]
.sym 63739 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 63742 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[0]
.sym 63743 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_I1[2]
.sym 63744 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 63748 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_I1[2]
.sym 63749 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 63750 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 63751 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[0]
.sym 63755 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 63757 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 63761 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 63762 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 63763 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 63764 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_I0[1]
.sym 63765 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 63766 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2[0]
.sym 63767 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 63768 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 63774 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_I0[0]
.sym 63777 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 63778 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 63780 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_I2[1]
.sym 63785 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O[1]
.sym 63787 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 63789 UART_RX_SB_LUT4_I1_O[2]
.sym 63791 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 63792 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 63795 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 63796 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]
.sym 63802 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I2[1]
.sym 63805 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 63806 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 63807 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 63809 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 63811 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 63813 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I2[0]
.sym 63814 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 63815 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 63817 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 63818 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 63821 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 63822 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 63823 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 63825 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[0]
.sym 63829 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 63830 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 63831 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2[0]
.sym 63835 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 63838 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 63841 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 63842 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 63844 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I2[0]
.sym 63848 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 63850 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 63854 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 63855 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 63859 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 63860 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[0]
.sym 63861 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I2[1]
.sym 63862 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 63865 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 63866 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I2[0]
.sym 63867 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 63868 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 63871 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2[0]
.sym 63872 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 63873 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 63874 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 63877 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 63878 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 63879 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 63880 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 63881 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 63882 clk$SB_IO_IN_$glb_clk
.sym 63884 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 63885 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 63886 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 63887 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 63888 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I2_I3[0]
.sym 63889 soc.cpu.instr_slli_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 63890 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 63891 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 63896 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_O
.sym 63897 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 63900 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 63901 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 63902 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I3[0]
.sym 63904 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_I1[3]
.sym 63906 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 63915 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 63925 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 63927 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu_SB_DFFESR_Q_E
.sym 63929 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 63931 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[2]
.sym 63932 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 63933 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 63934 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 63937 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 63938 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 63940 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 63941 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 63944 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 63945 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O[1]
.sym 63946 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 63947 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 63949 UART_RX_SB_LUT4_I1_O[2]
.sym 63950 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 63952 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 63955 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 63960 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O[1]
.sym 63961 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 63966 UART_RX_SB_LUT4_I1_O[2]
.sym 63967 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 63976 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 63977 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 63978 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 63979 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 63982 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 63983 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 63984 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 63985 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 63988 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 63989 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 63991 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 63994 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[2]
.sym 63996 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 64000 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 64001 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 64002 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 64004 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu_SB_DFFESR_Q_E
.sym 64005 clk$SB_IO_IN_$glb_clk
.sym 64006 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 64016 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 64019 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 64022 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 64023 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 64024 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 64025 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 64027 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 64028 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 64029 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 64033 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 64036 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 64037 soc.cpu.instr_slli_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 64041 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 64138 $PACKER_VCC_NET
.sym 64169 SEG[1]$SB_IO_OUT
.sym 64230 DBG[2]$SB_IO_OUT
.sym 64231 DBG[0]$SB_IO_OUT
.sym 64233 DBG[1]$SB_IO_OUT
.sym 64237 DBG[3]$SB_IO_OUT
.sym 64242 soc.spimemio.dout_data[4]
.sym 64245 soc.spimemio.rd_valid
.sym 64262 flash_io2_di
.sym 64280 flash_io1_oe_SB_LUT4_I1_I2[0]
.sym 64285 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 64292 flash_io0_do_SB_LUT4_O_I2[2]
.sym 64341 flash_io0_do_SB_LUT4_O_I2[2]
.sym 64342 flash_io1_oe_SB_LUT4_I1_I2[0]
.sym 64343 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 64352 clk$SB_IO_IN_$glb_clk
.sym 64353 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 64359 soc.spimemio.din_rd_SB_DFFESR_Q_E
.sym 64360 soc.spimemio.din_rd
.sym 64363 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I1_O
.sym 64364 soc.spimemio.state_SB_DFF_Q_11_D_SB_LUT4_O_I3[0]
.sym 64369 soc.spimemio.dout_data[5]
.sym 64370 flash_io1_oe_SB_LUT4_I1_I2[0]
.sym 64373 iomem_wdata[15]
.sym 64374 iomem_wdata[9]
.sym 64376 flash_clk_SB_LUT4_I3_O[2]
.sym 64384 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I1_O
.sym 64396 $PACKER_VCC_NET
.sym 64399 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 64400 iomem_wdata[2]
.sym 64401 soc.spimemio.rd_inc_SB_DFFESR_Q_R[2]
.sym 64402 soc.spimemio.rd_wait_SB_DFFESR_Q_E
.sym 64410 iomem_ready_SB_DFFESS_Q_D[1]
.sym 64412 flash_io0_do_SB_LUT4_O_I2[2]
.sym 64415 soc.spimemio_cfgreg_do[21]
.sym 64417 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 64418 $PACKER_VCC_NET
.sym 64419 soc.spimemio.rd_inc_SB_DFFESR_Q_R[2]
.sym 64422 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 64423 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 64425 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 64437 soc.spimemio.rd_inc_SB_DFFESR_Q_E
.sym 64438 UART_RX_SB_LUT4_I1_O[2]
.sym 64441 soc.spimemio.softreset
.sym 64450 soc.spimemio.rd_inc_SB_DFFESR_Q_R[2]
.sym 64451 $PACKER_VCC_NET
.sym 64455 soc.spimemio.rd_inc_SB_DFFESR_Q_R[0]
.sym 64461 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 64463 soc.spimemio.rd_inc_SB_DFFESR_Q_R[0]
.sym 64480 soc.spimemio.rd_inc_SB_DFFESR_Q_R[2]
.sym 64481 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 64493 soc.spimemio.rd_inc_SB_DFFESR_Q_R[0]
.sym 64494 soc.spimemio.rd_inc_SB_DFFESR_Q_R[2]
.sym 64495 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 64506 $PACKER_VCC_NET
.sym 64510 UART_RX_SB_LUT4_I1_O[2]
.sym 64513 soc.spimemio.softreset
.sym 64514 soc.spimemio.rd_inc_SB_DFFESR_Q_E
.sym 64515 clk$SB_IO_IN_$glb_clk
.sym 64516 soc.spimemio.rd_inc_SB_DFFESR_Q_R[0]
.sym 64517 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 64518 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 64519 soc.spimemio.state[10]
.sym 64520 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 64521 soc.spimemio.rd_inc_SB_DFFESR_Q_R[0]
.sym 64522 soc.spimemio.state[0]
.sym 64523 soc.spimemio.state[7]
.sym 64524 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3[0]
.sym 64529 soc.spimemio_cfgreg_do[22]
.sym 64533 soc.spimemio.rd_inc_SB_DFFESR_Q_E
.sym 64534 UART_RX_SB_LUT4_I1_O[2]
.sym 64538 flash_io1_oe_SB_LUT4_I1_I2[0]
.sym 64541 soc.spimemio.din_rd
.sym 64544 soc.spimemio.config_en_SB_LUT4_I1_O[0]
.sym 64545 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 64547 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I1_O
.sym 64550 soc.spimemio.rd_inc
.sym 64551 iomem_wstrb[2]
.sym 64552 soc.spimemio.rd_inc_SB_DFFESR_Q_R[2]
.sym 64558 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 64561 soc.spimemio.dout_data[0]
.sym 64563 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 64564 soc.spimemio.rd_inc
.sym 64565 soc.spimemio.rd_inc_SB_DFFESR_Q_R[2]
.sym 64567 flash_io2_di
.sym 64569 soc.spimemio.rd_wait_SB_DFFESR_Q_E
.sym 64571 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 64587 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 64588 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 64600 soc.spimemio.rd_inc
.sym 64603 flash_io2_di
.sym 64604 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 64605 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 64606 soc.spimemio.dout_data[0]
.sym 64627 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 64628 soc.spimemio.rd_inc_SB_DFFESR_Q_R[2]
.sym 64630 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 64637 soc.spimemio.rd_wait_SB_DFFESR_Q_E
.sym 64638 clk$SB_IO_IN_$glb_clk
.sym 64639 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 64640 soc.spimemio.state_SB_DFF_Q_11_D_SB_LUT4_O_I3[2]
.sym 64641 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 64642 soc.spimemio.rd_wait_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 64643 soc.spimemio.din_valid_SB_LUT4_I3_O[2]
.sym 64644 soc.spimemio.buffer_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 64645 soc.spimemio.state_SB_DFF_Q_8_D_SB_LUT4_O_I1[2]
.sym 64646 soc.spimemio.state_SB_DFF_Q_8_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 64647 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 64651 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[26]
.sym 64652 iomem_wdata[11]
.sym 64653 iomem_wdata[8]
.sym 64655 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_E
.sym 64656 soc.spimemio.rd_wait
.sym 64657 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3[0]
.sym 64659 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 64663 iomem_wdata[4]
.sym 64664 soc.spimemio.rd_valid
.sym 64665 soc.spimemio.dout_data[7]
.sym 64666 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 64667 soc.spimemio.dout_data[6]
.sym 64669 soc.spimemio.dout_data[5]
.sym 64672 iomem_addr[11]
.sym 64673 soc.spimemio.rd_wait_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 64674 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3[0]
.sym 64675 soc.spimemio.valid_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 64681 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 64683 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 64685 soc.spimemio.buffer_SB_DFFE_Q_23_E_SB_LUT4_O_I1[1]
.sym 64689 soc.spimemio.dout_tag[2]
.sym 64690 soc.spimemio.buffer_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 64693 $PACKER_VCC_NET
.sym 64694 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 64695 soc.spimemio.buffer_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 64696 soc.spimemio.rd_inc_SB_DFFESR_Q_R[2]
.sym 64697 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 64699 soc.spimemio.rd_valid_SB_DFFESR_Q_E
.sym 64700 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 64702 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 64704 soc.spimemio.dout_data[3]
.sym 64705 soc.spimemio.dout_data[2]
.sym 64710 soc.spimemio.dout_data[1]
.sym 64712 soc.spimemio.dout_data[3]
.sym 64720 soc.spimemio.dout_tag[2]
.sym 64721 soc.spimemio.rd_inc_SB_DFFESR_Q_R[2]
.sym 64726 soc.spimemio.buffer_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 64728 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 64732 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 64733 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 64734 soc.spimemio.dout_data[3]
.sym 64735 soc.spimemio.dout_data[1]
.sym 64741 $PACKER_VCC_NET
.sym 64744 soc.spimemio.dout_tag[2]
.sym 64745 soc.spimemio.buffer_SB_DFFE_Q_23_E_SB_LUT4_O_I1[1]
.sym 64746 soc.spimemio.buffer_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 64747 soc.spimemio.buffer_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 64750 soc.spimemio.dout_data[3]
.sym 64751 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 64752 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 64753 soc.spimemio.dout_data[2]
.sym 64756 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 64757 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 64760 soc.spimemio.rd_valid_SB_DFFESR_Q_E
.sym 64761 clk$SB_IO_IN_$glb_clk
.sym 64762 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 64763 soc.spimemio.rd_valid_SB_LUT4_I3_1_I2_SB_LUT4_I2_O[2]
.sym 64764 soc.spimemio.rd_wait_SB_LUT4_I3_O[2]
.sym 64765 soc.spimemio.rd_wait_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 64766 soc.spimemio.din_tag[0]
.sym 64767 soc.spimemio.rd_wait_SB_LUT4_I1_O[2]
.sym 64768 soc.spimemio.din_tag[2]
.sym 64769 soc.spimemio.din_tag_SB_DFFESR_Q_E
.sym 64770 soc.spimemio.din_tag[1]
.sym 64773 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[24]
.sym 64774 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_25_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 64775 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 64776 soc.spimemio_cfgreg_do[22]
.sym 64777 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 64778 soc.spimemio.din_valid_SB_LUT4_I3_O[2]
.sym 64780 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 64783 soc.spimemio_cfgreg_do[22]
.sym 64785 soc.spimemio.dout_tag[2]
.sym 64786 soc.spimemio.buffer_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 64787 soc.spimemio.rd_wait_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 64788 soc.spimemio.rd_wait_SB_LUT4_I1_O[2]
.sym 64790 soc.spimemio.rd_inc_SB_DFFESR_Q_R[2]
.sym 64791 soc.spimemio.rd_inc_SB_DFFESR_Q_R[2]
.sym 64792 iomem_addr[13]
.sym 64793 iomem_ready_SB_DFFESS_Q_D[1]
.sym 64794 soc.simpleuart.send_dummy_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 64795 soc.spimemio.dout_data[5]
.sym 64796 soc.spimemio.rd_valid_SB_LUT4_I3_1_I2_SB_LUT4_I2_O[2]
.sym 64797 iomem_wstrb[3]
.sym 64804 soc.spimemio.dout_data[5]
.sym 64805 soc.spimemio.state[8]
.sym 64806 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_E
.sym 64807 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 64810 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_3_I3[2]
.sym 64811 soc.spimemio.state[11]
.sym 64812 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 64813 soc.spimemio.dout_data[2]
.sym 64814 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[2]
.sym 64815 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 64819 soc.spimemio.dout_data[0]
.sym 64820 soc.spimemio.rd_wait
.sym 64822 soc.spimemio.dout_data[4]
.sym 64824 soc.spimemio.dout_data[3]
.sym 64827 soc.spimemio.dout_data[6]
.sym 64828 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 64829 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 64831 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 64837 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 64838 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 64839 soc.spimemio.dout_data[4]
.sym 64843 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 64844 soc.spimemio.dout_data[5]
.sym 64845 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 64846 soc.spimemio.dout_data[3]
.sym 64849 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_3_I3[2]
.sym 64851 soc.spimemio.dout_data[0]
.sym 64852 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 64855 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 64856 soc.spimemio.dout_data[4]
.sym 64857 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 64858 soc.spimemio.dout_data[2]
.sym 64862 soc.spimemio.state[8]
.sym 64864 soc.spimemio.state[11]
.sym 64867 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 64869 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[2]
.sym 64870 soc.spimemio.rd_wait
.sym 64874 soc.spimemio.dout_data[6]
.sym 64875 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 64876 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 64879 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 64880 soc.spimemio.dout_data[5]
.sym 64882 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 64883 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_E
.sym 64884 clk$SB_IO_IN_$glb_clk
.sym 64886 soc.spimemio.rd_valid_SB_LUT4_I3_1_O[1]
.sym 64887 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2[0]
.sym 64888 soc.spimemio.rd_wait_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_I3_O
.sym 64889 soc.spimemio.rd_wait_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_I0[0]
.sym 64890 soc.spimemio.rd_wait_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 64891 soc.spimemio.din_data[5]
.sym 64892 soc.spimemio.rd_valid_SB_LUT4_I3_1_I2_SB_LUT4_I2_O[3]
.sym 64893 soc.spimemio.rd_wait_SB_LUT4_I3_O[0]
.sym 64898 soc.spimemio.dout_data[5]
.sym 64899 soc.spimemio.dout_data[3]
.sym 64901 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 64902 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_E
.sym 64904 flash_io1_oe_SB_LUT4_I1_I2[0]
.sym 64908 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 64910 $PACKER_VCC_NET
.sym 64911 soc.spimemio.dout_data[4]
.sym 64913 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 64914 flash_io0_do_SB_LUT4_O_I2[2]
.sym 64915 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 64916 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2[1]
.sym 64917 soc.spimemio_cfgreg_do[20]
.sym 64919 soc.spimemio.dout_data[7]
.sym 64920 soc.spimemio_cfgreg_do[21]
.sym 64921 soc.spimemio.dout_data[6]
.sym 64927 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 64930 soc.spimemio.state_SB_DFF_Q_9_D_SB_LUT4_O_I3[1]
.sym 64932 soc.spimemio.rd_wait_SB_LUT4_I3_O[1]
.sym 64933 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[2]
.sym 64934 soc.spimemio.rd_wait
.sym 64935 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_I2_I3[1]
.sym 64938 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 64939 soc.spimemio.state_SB_DFF_Q_4_D_SB_LUT4_O_I1[1]
.sym 64940 soc.spimemio.rd_wait_SB_LUT4_I1_O[1]
.sym 64941 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 64944 soc.spimemio_cfgreg_do[22]
.sym 64946 soc.spimemio_cfgreg_do[21]
.sym 64949 soc.spimemio.rd_wait_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 64950 soc.spimemio.state[11]
.sym 64952 soc.spimemio.state[8]
.sym 64953 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[2]
.sym 64956 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 64957 soc.spimemio.rd_wait_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 64958 soc.spimemio.state[11]
.sym 64960 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 64961 soc.spimemio_cfgreg_do[21]
.sym 64962 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[2]
.sym 64963 soc.spimemio_cfgreg_do[22]
.sym 64966 soc.spimemio.state_SB_DFF_Q_4_D_SB_LUT4_O_I1[1]
.sym 64967 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 64968 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 64969 soc.spimemio.state[8]
.sym 64973 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 64975 soc.spimemio.state_SB_DFF_Q_9_D_SB_LUT4_O_I3[1]
.sym 64978 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[2]
.sym 64979 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 64980 soc.spimemio.rd_wait_SB_LUT4_I3_O[1]
.sym 64981 soc.spimemio.state[11]
.sym 64986 soc.spimemio.rd_wait_SB_LUT4_I1_O[1]
.sym 64987 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_I2_I3[1]
.sym 64990 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[2]
.sym 64992 soc.spimemio.rd_wait
.sym 64993 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 64996 soc.spimemio.state[8]
.sym 64997 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 64998 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 64999 soc.spimemio.rd_wait_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 65002 soc.spimemio.state[11]
.sym 65003 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 65004 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 65005 soc.spimemio.rd_wait_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 65007 clk$SB_IO_IN_$glb_clk
.sym 65009 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0[3]
.sym 65010 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1[0]
.sym 65011 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1[1]
.sym 65012 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0[2]
.sym 65013 soc.spimemio.din_qspi
.sym 65014 soc.spimemio.din_ddr
.sym 65015 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0[1]
.sym 65016 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 65022 soc.spimemio.rd_valid_SB_LUT4_I3_1_I2_SB_LUT4_I2_O[3]
.sym 65023 soc.spimemio.rd_wait_SB_LUT4_I1_O[1]
.sym 65027 soc.spimemio.dout_data[3]
.sym 65029 soc.spimemio.dout_data[1]
.sym 65031 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 65033 iomem_addr[7]
.sym 65034 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 65035 iomem_wstrb[2]
.sym 65036 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 65037 soc.spimemio.rd_wait_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 65038 soc.spimemio.rd_inc
.sym 65039 iomem_addr[6]
.sym 65041 iomem_addr[9]
.sym 65042 soc.spimemio.rd_inc
.sym 65043 iomem_addr[2]
.sym 65044 soc.spimemio.config_en_SB_LUT4_I1_O[0]
.sym 65061 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 65062 iomem_addr[13]
.sym 65064 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[11]
.sym 65066 soc.spimemio.rd_inc
.sym 65071 iomem_addr[3]
.sym 65119 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 65121 soc.spimemio.rd_inc
.sym 65122 iomem_addr[3]
.sym 65125 iomem_addr[13]
.sym 65127 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[11]
.sym 65128 soc.spimemio.rd_inc
.sym 65129 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O_$glb_ce
.sym 65130 clk$SB_IO_IN_$glb_clk
.sym 65132 soc.spimemio.rd_addr[11]
.sym 65133 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0[0]
.sym 65134 soc.spimemio.rd_addr[12]
.sym 65135 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 65136 soc.spimemio.rd_addr[17]
.sym 65137 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 65138 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 65139 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 65143 soc.spimemio.dout_data[4]
.sym 65144 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[12]
.sym 65148 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[13]
.sym 65152 iomem_addr[4]
.sym 65153 flash_io0_oe
.sym 65154 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[8]
.sym 65156 iomem_addr[11]
.sym 65157 iomem_addr[3]
.sym 65158 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 65159 soc.spimemio.dout_data[6]
.sym 65160 iomem_addr[5]
.sym 65161 soc.spimemio.dout_data[5]
.sym 65165 iomem_addr[11]
.sym 65166 iomem_addr[5]
.sym 65167 soc.spimemio.valid_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 65179 soc.spimemio.rd_addr[3]
.sym 65180 iomem_addr[4]
.sym 65182 soc.spimemio.rd_valid_SB_LUT4_I3_I0[0]
.sym 65183 iomem_addr[13]
.sym 65184 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 65187 iomem_addr[3]
.sym 65188 soc.spimemio.rd_addr[13]
.sym 65194 iomem_wstrb[1]
.sym 65195 iomem_wstrb[2]
.sym 65197 soc.spimemio.rd_valid
.sym 65198 iomem_ready_SB_DFFESS_Q_D[1]
.sym 65200 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 65201 iomem_wdata[21]
.sym 65203 iomem_wstrb[3]
.sym 65212 iomem_addr[3]
.sym 65213 soc.spimemio.rd_addr[3]
.sym 65218 soc.spimemio.rd_valid_SB_LUT4_I3_I0[0]
.sym 65219 iomem_addr[13]
.sym 65220 soc.spimemio.rd_addr[13]
.sym 65221 soc.spimemio.rd_valid
.sym 65238 iomem_wdata[21]
.sym 65244 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 65245 iomem_addr[4]
.sym 65248 iomem_wstrb[1]
.sym 65249 iomem_wstrb[2]
.sym 65250 iomem_wstrb[3]
.sym 65251 iomem_ready_SB_DFFESS_Q_D[1]
.sym 65252 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 65253 clk$SB_IO_IN_$glb_clk
.sym 65254 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 65255 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 65256 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 65257 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 65258 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[0]
.sym 65259 soc.spimemio.rd_addr[9]
.sym 65260 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 65261 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 65262 soc.spimemio.rd_addr[4]
.sym 65265 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 65267 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 65269 soc.spimemio_cfgreg_do[21]
.sym 65271 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[21]
.sym 65273 soc.spimemio.rd_valid_SB_LUT4_I3_O[0]
.sym 65276 soc.spimemio.dout_data[2]
.sym 65278 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 65279 iomem_addr[13]
.sym 65280 iomem_wstrb[1]
.sym 65284 iomem_ready_SB_DFFESS_Q_D[1]
.sym 65285 iomem_addr[10]
.sym 65286 soc.simpleuart.send_dummy_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 65287 iomem_addr[17]
.sym 65289 iomem_wstrb[3]
.sym 65290 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[7]
.sym 65296 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[2]
.sym 65297 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[7]
.sym 65298 soc.spimemio.rd_addr[12]
.sym 65300 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 65301 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_21_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 65302 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 65303 iomem_addr[4]
.sym 65305 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_24_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 65308 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[1]
.sym 65310 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[4]
.sym 65312 iomem_addr[12]
.sym 65313 soc.cpu.next_pc[7]
.sym 65314 soc.cpu.next_pc[3]
.sym 65316 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_23_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 65317 soc.cpu.next_pc[2]
.sym 65318 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 65319 soc.spimemio.rd_addr[4]
.sym 65320 soc.cpu.next_pc[9]
.sym 65321 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[5]
.sym 65322 soc.cpu.next_pc[4]
.sym 65323 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_O
.sym 65324 soc.cpu.mem_la_firstword_xfer
.sym 65325 soc.cpu.next_pc[6]
.sym 65326 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 65327 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_25_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 65329 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 65330 soc.cpu.next_pc[7]
.sym 65331 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[5]
.sym 65332 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 65341 soc.spimemio.rd_addr[12]
.sym 65342 iomem_addr[4]
.sym 65343 iomem_addr[12]
.sym 65344 soc.spimemio.rd_addr[4]
.sym 65347 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_21_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 65348 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 65349 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[4]
.sym 65350 soc.cpu.next_pc[6]
.sym 65353 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 65354 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[7]
.sym 65355 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 65356 soc.cpu.next_pc[9]
.sym 65359 soc.cpu.next_pc[2]
.sym 65360 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 65361 soc.cpu.mem_la_firstword_xfer
.sym 65362 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_25_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 65365 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_24_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 65366 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[1]
.sym 65367 soc.cpu.next_pc[3]
.sym 65368 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 65371 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 65372 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[2]
.sym 65373 soc.cpu.next_pc[4]
.sym 65374 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_23_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 65375 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_O
.sym 65376 clk$SB_IO_IN_$glb_clk
.sym 65378 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[7]
.sym 65379 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[4]
.sym 65380 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[1]
.sym 65381 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[2]
.sym 65382 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 65383 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[0]
.sym 65384 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[6]
.sym 65385 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[5]
.sym 65388 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 65390 iomem_addr[7]
.sym 65391 iomem_wdata[5]
.sym 65392 iomem_addr[2]
.sym 65397 iomem_addr[19]
.sym 65398 iomem_addr[6]
.sym 65402 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[12]
.sym 65403 soc.spimemio_cfgreg_do[21]
.sym 65404 iomem_ready_SB_LUT4_I3_I1[0]
.sym 65405 flash_io0_do_SB_LUT4_O_I2[2]
.sym 65406 soc.cpu.next_pc[9]
.sym 65407 iomem_wdata[16]
.sym 65408 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 65409 soc.spimemio.dout_data[6]
.sym 65410 soc.cpu.mem_la_firstword_xfer
.sym 65412 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 65413 $PACKER_VCC_NET
.sym 65427 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[3]
.sym 65438 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[2]
.sym 65440 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[0]
.sym 65441 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[6]
.sym 65442 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[5]
.sym 65443 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[7]
.sym 65444 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[4]
.sym 65445 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[1]
.sym 65451 $nextpnr_ICESTORM_LC_52$O
.sym 65453 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[0]
.sym 65457 soc.memory.cs_0_SB_CARRY_I1_CO[2]
.sym 65460 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[1]
.sym 65463 soc.memory.cs_0_SB_CARRY_I1_CO[3]
.sym 65465 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[2]
.sym 65469 soc.memory.cs_0_SB_CARRY_I1_CO[4]
.sym 65472 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[3]
.sym 65475 soc.memory.cs_0_SB_CARRY_I1_CO[5]
.sym 65478 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[4]
.sym 65481 soc.memory.cs_0_SB_CARRY_I1_CO[6]
.sym 65484 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[5]
.sym 65487 soc.memory.cs_0_SB_CARRY_I1_CO[7]
.sym 65490 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[6]
.sym 65493 soc.memory.cs_0_SB_CARRY_I1_CO[8]
.sym 65496 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[7]
.sym 65513 iomem_addr[19]
.sym 65515 iomem_addr[18]
.sym 65517 soc.simpleuart_reg_div_do[4]
.sym 65518 soc.spimemio_cfgreg_do[22]
.sym 65519 soc.spimemio.rd_addr[16]
.sym 65521 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 65523 iomem_addr[20]
.sym 65524 iomem_addr[21]
.sym 65526 iomem_wstrb[2]
.sym 65528 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 65529 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[1]
.sym 65530 soc.simpleuart_reg_div_do[14]
.sym 65532 soc.simpleuart_reg_div_do[13]
.sym 65533 soc.simpleuart_reg_div_do[24]
.sym 65534 iomem_wstrb[1]
.sym 65536 soc.spimemio.config_en_SB_LUT4_I1_O[0]
.sym 65537 soc.memory.cs_0_SB_CARRY_I1_CO[8]
.sym 65542 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 65547 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[15]
.sym 65549 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[13]
.sym 65550 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[9]
.sym 65556 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[8]
.sym 65562 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[12]
.sym 65568 $PACKER_VCC_NET
.sym 65570 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[10]
.sym 65573 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[11]
.sym 65574 soc.memory.cs_0_SB_CARRY_I1_CO[9]
.sym 65576 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[8]
.sym 65580 soc.memory.cs_0_SB_CARRY_I1_CO[10]
.sym 65583 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[9]
.sym 65586 soc.memory.cs_0_SB_CARRY_I1_CO[11]
.sym 65588 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[10]
.sym 65592 soc.memory.cs_0_SB_CARRY_I1_CO[12]
.sym 65594 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[11]
.sym 65595 $PACKER_VCC_NET
.sym 65598 soc.memory.cs_0_SB_CARRY_I1_CO[13]
.sym 65601 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[12]
.sym 65604 soc.memory.cs_0_SB_CARRY_I1_CO[14]
.sym 65607 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[13]
.sym 65610 soc.memory.cs_0_SB_CARRY_I1_CO[15]
.sym 65613 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 65616 soc.memory.cs_0_SB_CARRY_I1_CO[16]
.sym 65619 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[15]
.sym 65632 soc.simpleuart.send_dummy_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 65635 soc.mem_rdata[17]
.sym 65638 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[3]
.sym 65641 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 65642 soc.simpleuart.send_dummy_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 65644 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 65646 flash_io1_oe_SB_LUT4_I1_I2[2]
.sym 65648 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[21]
.sym 65649 soc.spimemio.dout_data[5]
.sym 65650 iomem_addr[22]
.sym 65651 soc.spimemio.valid_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 65652 iomem_addr[11]
.sym 65654 $PACKER_VCC_NET
.sym 65656 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[18]
.sym 65657 $PACKER_VCC_NET
.sym 65658 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[20]
.sym 65659 soc.spimemio.dout_data[6]
.sym 65660 soc.memory.cs_0_SB_CARRY_I1_CO[16]
.sym 65666 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[21]
.sym 65667 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[18]
.sym 65676 iomem_ready_SB_LUT4_I3_I1[0]
.sym 65684 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[20]
.sym 65686 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[16]
.sym 65688 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[17]
.sym 65693 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[22]
.sym 65696 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[19]
.sym 65697 soc.memory.cs_0_SB_CARRY_I1_CO[17]
.sym 65699 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[16]
.sym 65703 soc.memory.cs_0_SB_CARRY_I1_CO[18]
.sym 65706 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[17]
.sym 65709 soc.memory.cs_0_SB_CARRY_I1_CO[19]
.sym 65712 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[18]
.sym 65715 soc.memory.cs_0_SB_CARRY_I1_CO[20]
.sym 65717 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[19]
.sym 65721 soc.memory.cs_0_SB_CARRY_I1_CO[21]
.sym 65723 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[20]
.sym 65727 soc.memory.cs_0_SB_CARRY_I1_CO[22]
.sym 65730 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[21]
.sym 65733 soc.memory.cs_0_SB_CARRY_I1_CO[23]
.sym 65735 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[22]
.sym 65739 soc.memory.cs_0_SB_CARRY_I1_CO[24]
.sym 65741 iomem_ready_SB_LUT4_I3_I1[0]
.sym 65757 soc.mem_rdata[27]
.sym 65758 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 65759 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[9]
.sym 65761 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 65764 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1]
.sym 65769 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[13]
.sym 65770 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[0]
.sym 65771 iomem_addr[13]
.sym 65772 iomem_addr[26]
.sym 65773 iomem_wstrb[3]
.sym 65774 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[17]
.sym 65775 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[29]
.sym 65776 iomem_wstrb[1]
.sym 65777 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[15]
.sym 65778 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_O
.sym 65780 iomem_ready_SB_DFFESS_Q_D[1]
.sym 65781 iomem_ready_SB_DFFESS_Q_D[1]
.sym 65783 soc.memory.cs_0_SB_CARRY_I1_CO[24]
.sym 65791 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[0]
.sym 65793 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[29]
.sym 65801 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[1]
.sym 65804 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[27]
.sym 65808 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[26]
.sym 65810 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[24]
.sym 65812 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[25]
.sym 65814 $PACKER_VCC_NET
.sym 65818 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[28]
.sym 65820 soc.memory.cs_0_SB_CARRY_I1_CO[25]
.sym 65823 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[24]
.sym 65826 soc.memory.cs_0_SB_CARRY_I1_CO[26]
.sym 65829 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[25]
.sym 65832 soc.memory.cs_0_SB_CARRY_I1_CO[27]
.sym 65835 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[26]
.sym 65838 soc.memory.cs_0_SB_CARRY_I1_CO[28]
.sym 65840 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[27]
.sym 65844 soc.memory.cs_0_SB_CARRY_I1_CO[29]
.sym 65846 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[28]
.sym 65850 $nextpnr_ICESTORM_LC_53$I3
.sym 65853 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[29]
.sym 65856 $nextpnr_ICESTORM_LC_53$COUT
.sym 65858 $PACKER_VCC_NET
.sym 65860 $nextpnr_ICESTORM_LC_53$I3
.sym 65863 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[0]
.sym 65864 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[1]
.sym 65866 $nextpnr_ICESTORM_LC_53$COUT
.sym 65876 soc.cpu.mem_valid_SB_LUT4_I2_O[3]
.sym 65877 flash_io0_do_SB_LUT4_O_I2[2]
.sym 65881 soc.spimemio.dout_data[5]
.sym 65882 iomem_addr[23]
.sym 65885 iomem_rdata_SB_LUT4_I3_O[0]
.sym 65886 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 65894 soc.cpu.mem_la_firstword_xfer
.sym 65895 soc.spimemio_cfgreg_do[21]
.sym 65896 iomem_ready_SB_LUT4_I3_I1[0]
.sym 65897 soc.spimemio_cfgreg_do[16]
.sym 65899 iomem_wdata[16]
.sym 65900 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 65901 flash_io0_do_SB_LUT4_O_I2[2]
.sym 65902 soc.spimemio.dout_data[6]
.sym 65903 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[2]
.sym 65904 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 65912 iomem_addr[20]
.sym 65914 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[20]
.sym 65915 soc.cpu.next_pc[11]
.sym 65921 soc.simpleuart.recv_buf_data[3]
.sym 65922 iomem_addr[19]
.sym 65924 soc.cpu.next_pc[22]
.sym 65925 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 65926 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1]
.sym 65928 iomem_addr[22]
.sym 65933 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 65934 iomem_addr[23]
.sym 65935 iomem_addr[24]
.sym 65936 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I3_O[3]
.sym 65938 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_O
.sym 65939 soc.simpleuart.recv_buf_valid
.sym 65941 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 65942 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[9]
.sym 65947 iomem_addr[23]
.sym 65950 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[20]
.sym 65951 soc.cpu.next_pc[22]
.sym 65952 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 65953 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 65956 soc.cpu.next_pc[11]
.sym 65957 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 65958 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[9]
.sym 65959 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 65962 soc.simpleuart.recv_buf_data[3]
.sym 65963 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I3_O[3]
.sym 65964 soc.simpleuart.recv_buf_valid
.sym 65965 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1]
.sym 65969 iomem_addr[20]
.sym 65976 iomem_addr[22]
.sym 65983 iomem_addr[24]
.sym 65989 iomem_addr[19]
.sym 65990 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_O
.sym 65991 clk$SB_IO_IN_$glb_clk
.sym 65993 soc.cpu.mem_rdata_latched_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 65994 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I2[2]
.sym 65995 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 65996 iomem_rdata_SB_DFFESR_Q_R[1]
.sym 65997 soc.spimemio.buffer[14]
.sym 65998 soc.spimemio.config_en_SB_DFFESS_Q_E
.sym 65999 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 66000 iomem_ready_SB_LUT4_I3_I1[0]
.sym 66006 soc.cpu.mem_valid_SB_LUT4_I2_O[3]
.sym 66007 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 66008 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[20]
.sym 66009 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 66010 flash_io0_do_SB_LUT4_O_I2[2]
.sym 66013 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 66015 iomem_wdata[31]
.sym 66018 flash_clk_SB_LUT4_I3_O[2]
.sym 66020 iomem_addr[31]
.sym 66021 soc.simpleuart_reg_div_do[24]
.sym 66022 soc.simpleuart_reg_div_do[14]
.sym 66024 soc.simpleuart_reg_div_do[13]
.sym 66025 iomem_wstrb[2]
.sym 66026 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 66027 soc.simpleuart_reg_div_do[23]
.sym 66028 soc.spimemio.config_en_SB_LUT4_I1_O[0]
.sym 66036 iomem_addr[31]
.sym 66040 flash_clk_SB_LUT4_I3_O[2]
.sym 66043 soc.simpleuart.recv_buf_valid
.sym 66044 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1]
.sym 66046 iomem_addr[26]
.sym 66050 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 66053 iomem_addr[30]
.sym 66056 iomem_addr[28]
.sym 66059 iomem_wdata[16]
.sym 66060 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 66061 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 66063 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 66065 iomem_addr[27]
.sym 66069 iomem_addr[28]
.sym 66073 iomem_addr[26]
.sym 66081 iomem_addr[31]
.sym 66085 iomem_addr[30]
.sym 66093 iomem_addr[27]
.sym 66097 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1]
.sym 66098 flash_clk_SB_LUT4_I3_O[2]
.sym 66100 soc.simpleuart.recv_buf_valid
.sym 66103 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 66104 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 66105 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 66112 iomem_wdata[16]
.sym 66113 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 66114 clk$SB_IO_IN_$glb_clk
.sym 66115 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 66123 iomem_ready_SB_LUT4_I3_I1[6]
.sym 66126 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 66128 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2[1]
.sym 66130 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 66131 iomem_rdata_SB_DFFESR_Q_R[1]
.sym 66132 soc.cpu.mem_rdata_latched_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 66134 iomem_addr[25]
.sym 66137 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 66140 soc.spimemio.dout_data[6]
.sym 66141 soc.spimemio.dout_data[5]
.sym 66142 soc.mem_rdata[30]
.sym 66143 soc.spimemio.config_en_SB_LUT4_I1_O[1]
.sym 66144 soc.spimemio.buffer[14]
.sym 66145 soc.mem_rdata[26]
.sym 66146 soc.cpu.mem_rdata_SB_LUT4_O_12_I0[0]
.sym 66147 soc.spimem_rdata[15]
.sym 66148 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 66149 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 66150 $PACKER_VCC_NET
.sym 66151 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[1]
.sym 66158 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I2[2]
.sym 66160 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 66162 soc.simpleuart_reg_div_do[30]
.sym 66163 soc.cpu.mem_rdata_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 66164 soc.cpu.mem_rdata_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]
.sym 66165 soc.spimemio_cfgreg_do[21]
.sym 66166 soc.spimemio.dout_data[2]
.sym 66167 soc.cpu.mem_rdata_SB_LUT4_O_6_I0_SB_LUT4_O_I3[3]
.sym 66169 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O[3]
.sym 66170 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 66171 iomem_addr[28]
.sym 66172 iomem_addr[27]
.sym 66173 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I2[3]
.sym 66175 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 66178 flash_clk_SB_LUT4_I3_O[2]
.sym 66180 soc.simpleuart_reg_div_do[15]
.sym 66181 soc.simpleuart_reg_div_do[24]
.sym 66182 soc.simpleuart_reg_div_do[14]
.sym 66183 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 66186 soc.cpu.mem_rdata_SB_LUT4_O_12_I0_SB_LUT4_O_2_I2[2]
.sym 66187 soc.simpleuart_reg_div_do[23]
.sym 66188 flash_io1_oe_SB_LUT4_I1_I2[0]
.sym 66190 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 66191 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O[3]
.sym 66192 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 66193 soc.simpleuart_reg_div_do[15]
.sym 66196 soc.simpleuart_reg_div_do[24]
.sym 66197 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 66198 soc.cpu.mem_rdata_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]
.sym 66199 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 66202 iomem_addr[27]
.sym 66203 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I2[2]
.sym 66204 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I2[3]
.sym 66205 iomem_addr[28]
.sym 66208 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 66209 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 66210 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 66211 soc.simpleuart_reg_div_do[14]
.sym 66216 soc.spimemio.dout_data[2]
.sym 66220 soc.cpu.mem_rdata_SB_LUT4_O_6_I0_SB_LUT4_O_I3[3]
.sym 66221 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 66222 soc.simpleuart_reg_div_do[30]
.sym 66223 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 66226 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 66227 soc.simpleuart_reg_div_do[23]
.sym 66228 soc.cpu.mem_rdata_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 66229 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 66232 flash_clk_SB_LUT4_I3_O[2]
.sym 66233 flash_io1_oe_SB_LUT4_I1_I2[0]
.sym 66234 soc.spimemio_cfgreg_do[21]
.sym 66235 soc.cpu.mem_rdata_SB_LUT4_O_12_I0_SB_LUT4_O_2_I2[2]
.sym 66236 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O_$glb_ce
.sym 66237 clk$SB_IO_IN_$glb_clk
.sym 66239 soc.mem_rdata[21]
.sym 66240 soc.spimem_rdata[14]
.sym 66241 soc.spimem_rdata[24]
.sym 66242 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 66243 soc.mem_rdata[24]
.sym 66244 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 66245 soc.spimem_rdata[30]
.sym 66246 soc.mem_rdata[30]
.sym 66250 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 66251 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 66254 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 66255 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[0]
.sym 66256 iomem_ready_SB_LUT4_I3_I1[6]
.sym 66257 iomem_rdata_SB_DFFESR_Q_R[0]
.sym 66263 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 66264 iomem_wstrb[3]
.sym 66265 soc.mem_rdata[31]
.sym 66267 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 66268 iomem_wstrb[1]
.sym 66269 soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 66271 soc.mem_rdata[26]
.sym 66272 iomem_ready_SB_DFFESS_Q_D[1]
.sym 66280 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 66281 soc.spimemio.dout_data[3]
.sym 66282 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 66284 soc.spimem_rdata[26]
.sym 66288 soc.cpu.mem_rdata_SB_LUT4_O_14_I0[0]
.sym 66289 soc.spimem_rdata[27]
.sym 66290 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 66291 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 66293 soc.spimem_rdata[28]
.sym 66295 soc.spimem_rdata[14]
.sym 66296 soc.cpu.mem_rdata_SB_LUT4_O_14_I0[3]
.sym 66297 flash_clk_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 66298 soc.spimemio.config_en_SB_LUT4_I1_O[0]
.sym 66300 soc.cpu.mem_rdata_SB_LUT4_O_14_I0[1]
.sym 66302 soc.spimemio.config_en_SB_LUT4_I1_O[3]
.sym 66303 soc.spimemio.config_en_SB_LUT4_I1_O[1]
.sym 66304 soc.cpu.mem_rdata_SB_LUT4_O_4_I0[0]
.sym 66305 soc.cpu.mem_rdata_SB_LUT4_O_5_I0[0]
.sym 66307 soc.spimem_rdata[15]
.sym 66308 soc.cpu.mem_rdata_SB_LUT4_O_3_I0[0]
.sym 66313 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 66314 flash_clk_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 66315 soc.spimem_rdata[26]
.sym 66316 soc.cpu.mem_rdata_SB_LUT4_O_4_I0[0]
.sym 66321 soc.spimemio.dout_data[3]
.sym 66325 soc.spimem_rdata[14]
.sym 66326 flash_clk_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 66327 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 66328 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 66331 flash_clk_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 66332 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 66333 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 66334 soc.spimem_rdata[15]
.sym 66337 soc.spimem_rdata[28]
.sym 66338 soc.cpu.mem_rdata_SB_LUT4_O_3_I0[0]
.sym 66339 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 66340 flash_clk_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 66343 soc.spimemio.config_en_SB_LUT4_I1_O[1]
.sym 66344 soc.spimemio.config_en_SB_LUT4_I1_O[0]
.sym 66345 flash_clk_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 66346 soc.spimemio.config_en_SB_LUT4_I1_O[3]
.sym 66349 soc.cpu.mem_rdata_SB_LUT4_O_14_I0[1]
.sym 66350 flash_clk_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 66351 soc.cpu.mem_rdata_SB_LUT4_O_14_I0[3]
.sym 66352 soc.cpu.mem_rdata_SB_LUT4_O_14_I0[0]
.sym 66355 flash_clk_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 66356 soc.spimem_rdata[27]
.sym 66357 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 66358 soc.cpu.mem_rdata_SB_LUT4_O_5_I0[0]
.sym 66359 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O_$glb_ce
.sym 66360 clk$SB_IO_IN_$glb_clk
.sym 66362 soc.spimem_rdata[13]
.sym 66363 flash_clk_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 66364 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 66365 soc.spimem_rdata[7]
.sym 66366 soc.cpu.mem_rdata_latched_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 66368 soc.mem_rdata[22]
.sym 66369 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 66372 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 66374 soc.mem_rdata[26]
.sym 66376 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 66377 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 66378 soc.mem_rdata[20]
.sym 66379 soc.mem_rdata[30]
.sym 66381 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[3]
.sym 66384 soc.mem_rdata[19]
.sym 66387 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 66388 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 66389 soc.cpu.mem_valid_SB_DFFESR_Q_E
.sym 66390 soc.mem_rdata[25]
.sym 66391 soc.mem_rdata[28]
.sym 66394 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 66395 soc.mem_rdata[17]
.sym 66396 soc.mem_rdata[18]
.sym 66397 soc.cpu.mem_la_firstword_xfer
.sym 66403 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_I3[2]
.sym 66405 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3[2]
.sym 66407 soc.spimem_rdata[25]
.sym 66408 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2[1]
.sym 66409 soc.spimemio.dout_data[1]
.sym 66411 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 66414 soc.cpu.mem_rdata_SB_LUT4_O_I0[0]
.sym 66417 soc.mem_rdata[17]
.sym 66419 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 66420 flash_clk_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 66422 soc.spimemio.dout_data[4]
.sym 66423 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I3[0]
.sym 66426 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 66427 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 66430 soc.spimem_rdata[7]
.sym 66437 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 66439 soc.mem_rdata[17]
.sym 66442 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 66443 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 66444 flash_clk_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 66445 soc.spimem_rdata[7]
.sym 66455 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_I3[2]
.sym 66456 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 66457 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I3[0]
.sym 66460 soc.spimemio.dout_data[1]
.sym 66466 soc.spimemio.dout_data[4]
.sym 66472 soc.spimem_rdata[25]
.sym 66473 flash_clk_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 66474 soc.cpu.mem_rdata_SB_LUT4_O_I0[0]
.sym 66475 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 66478 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2[1]
.sym 66479 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I3[0]
.sym 66481 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3[2]
.sym 66482 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O_$glb_ce
.sym 66483 clk$SB_IO_IN_$glb_clk
.sym 66485 iomem_wstrb[3]
.sym 66487 iomem_wstrb[1]
.sym 66488 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 66489 iomem_ready_SB_DFFESS_Q_D[1]
.sym 66490 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2_SB_LUT4_O_1_I0[2]
.sym 66491 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2[1]
.sym 66492 iomem_wstrb[2]
.sym 66495 soc.mem_rdata[29]
.sym 66497 soc.spimemio.buffer[7]
.sym 66498 soc.mem_rdata[22]
.sym 66499 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 66500 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 66501 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 66503 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I3[0]
.sym 66507 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 66508 soc.cpu.mem_rdata_SB_LUT4_O_10_I0[0]
.sym 66509 soc.mem_valid
.sym 66513 soc.cpu.mem_rdata_latched_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 66516 iomem_wstrb[2]
.sym 66517 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 66518 soc.mem_rdata[25]
.sym 66520 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 66526 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 66527 flash_clk_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 66528 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 66529 soc.cpu.mem_rdata_SB_LUT4_O_7_I0[0]
.sym 66530 soc.mem_rdata[19]
.sym 66532 soc.mem_rdata[27]
.sym 66533 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 66534 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 66535 soc.cpu.mem_rdata_SB_LUT4_O_1_I0[0]
.sym 66536 soc.spimem_rdata[23]
.sym 66537 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 66538 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I3[0]
.sym 66539 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 66540 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 66541 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 66546 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 66551 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 66552 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 66554 soc.spimemio.dout_data[5]
.sym 66555 soc.spimem_rdata[29]
.sym 66556 soc.mem_rdata[18]
.sym 66559 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 66561 soc.mem_rdata[19]
.sym 66565 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 66566 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 66567 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 66568 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 66571 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 66573 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 66574 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 66577 soc.cpu.mem_rdata_SB_LUT4_O_7_I0[0]
.sym 66578 soc.spimem_rdata[29]
.sym 66579 flash_clk_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 66580 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 66583 soc.mem_rdata[27]
.sym 66584 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 66585 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 66586 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 66591 soc.spimemio.dout_data[5]
.sym 66595 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 66596 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I3[0]
.sym 66597 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 66598 soc.mem_rdata[18]
.sym 66601 soc.spimem_rdata[23]
.sym 66602 soc.cpu.mem_rdata_SB_LUT4_O_1_I0[0]
.sym 66603 flash_clk_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 66604 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 66605 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O_$glb_ce
.sym 66606 clk$SB_IO_IN_$glb_clk
.sym 66608 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 66609 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 66610 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 66611 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 66612 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 66613 soc.cpu.mem_la_firstword_xfer
.sym 66614 soc.mem_valid
.sym 66615 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 66622 soc.mem_rdata[18]
.sym 66624 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I2[2]
.sym 66632 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 66633 soc.mem_rdata[26]
.sym 66634 soc.mem_rdata[30]
.sym 66635 soc.cpu.mem_la_wdata_SB_LUT4_O_I1[1]
.sym 66638 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 66639 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[1]
.sym 66640 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2[1]
.sym 66641 $PACKER_VCC_NET
.sym 66642 $PACKER_VCC_NET
.sym 66643 soc.mem_rdata[23]
.sym 66651 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 66653 soc.cpu.mem_la_wdata_SB_LUT4_O_I1[0]
.sym 66654 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 66655 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 66657 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 66659 soc.cpu.mem_la_wdata_SB_LUT4_O_I1[1]
.sym 66660 soc.cpu.clear_prefetched_high_word
.sym 66665 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[0]
.sym 66667 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 66668 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[0]
.sym 66671 UART_RX_SB_LUT4_I1_O[2]
.sym 66675 soc.cpu.instr_sll_SB_LUT4_I0_O[2]
.sym 66676 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 66679 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 66680 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 66682 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 66683 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 66684 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 66685 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 66691 soc.cpu.clear_prefetched_high_word
.sym 66694 UART_RX_SB_LUT4_I1_O[2]
.sym 66696 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 66697 soc.cpu.instr_sll_SB_LUT4_I0_O[2]
.sym 66700 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[0]
.sym 66701 soc.cpu.mem_la_wdata_SB_LUT4_O_I1[0]
.sym 66702 soc.cpu.mem_la_wdata_SB_LUT4_O_I1[1]
.sym 66703 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 66706 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 66707 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 66712 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 66713 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 66718 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 66720 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[0]
.sym 66725 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 66726 soc.cpu.instr_sll_SB_LUT4_I0_O[2]
.sym 66727 UART_RX_SB_LUT4_I1_O[2]
.sym 66729 clk$SB_IO_IN_$glb_clk
.sym 66731 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[0]
.sym 66732 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 66733 soc.cpu.mem_la_read_SB_LUT4_O_I2[0]
.sym 66734 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 66735 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D[1]
.sym 66736 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 66737 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 66738 soc.cpu.mem_la_secondword_SB_DFFESR_Q_E
.sym 66741 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 66744 soc.mem_valid
.sym 66746 soc.mem_rdata[27]
.sym 66750 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 66755 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 66756 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 66757 soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 66759 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 66760 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 66763 soc.mem_rdata[26]
.sym 66765 soc.mem_rdata[31]
.sym 66766 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 66773 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 66778 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[2]
.sym 66782 soc.cpu.mem_do_rinst
.sym 66785 soc.cpu.mem_la_firstword_xfer
.sym 66788 soc.cpu.last_mem_valid_SB_LUT4_I3_I2[2]
.sym 66789 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 66790 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E
.sym 66791 soc.cpu.clear_prefetched_high_word
.sym 66792 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D[1]
.sym 66795 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[1]
.sym 66796 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[0]
.sym 66797 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 66800 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 66801 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[3]
.sym 66805 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D[1]
.sym 66823 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[1]
.sym 66825 soc.cpu.mem_do_rinst
.sym 66830 soc.cpu.clear_prefetched_high_word
.sym 66831 soc.cpu.last_mem_valid_SB_LUT4_I3_I2[2]
.sym 66832 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 66835 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 66837 soc.cpu.clear_prefetched_high_word
.sym 66841 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 66842 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 66843 soc.cpu.mem_la_firstword_xfer
.sym 66847 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[1]
.sym 66848 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[2]
.sym 66849 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[0]
.sym 66850 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[3]
.sym 66851 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E
.sym 66852 clk$SB_IO_IN_$glb_clk
.sym 66853 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[3]
.sym 66854 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 66855 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 66856 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I1_I2[2]
.sym 66857 soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O[3]
.sym 66858 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 66859 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[0]
.sym 66860 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[1]
.sym 66861 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 66867 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 66870 soc.cpu.mem_state[1]
.sym 66873 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 66874 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 66875 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 66876 soc.cpu.mem_state[0]
.sym 66878 soc.mem_rdata[25]
.sym 66879 soc.mem_rdata[28]
.sym 66880 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 66881 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 66883 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[1]
.sym 66885 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 66887 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 66888 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 66889 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 66895 soc.mem_rdata[19]
.sym 66898 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[0]
.sym 66900 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 66902 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 66903 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 66905 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 66906 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 66907 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 66908 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 66909 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[1]
.sym 66912 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2[1]
.sym 66913 soc.mem_rdata[23]
.sym 66915 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 66916 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 66918 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 66920 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 66921 soc.cpu.mem_rdata_q[19]
.sym 66925 soc.mem_rdata[31]
.sym 66926 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 66928 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 66929 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 66930 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 66931 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 66934 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 66935 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 66936 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2[1]
.sym 66937 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 66940 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 66942 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 66943 soc.mem_rdata[31]
.sym 66946 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 66947 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 66948 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 66949 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 66952 soc.mem_rdata[19]
.sym 66954 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 66955 soc.cpu.mem_rdata_q[19]
.sym 66958 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 66959 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 66960 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 66961 soc.mem_rdata[23]
.sym 66964 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 66965 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[0]
.sym 66966 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 66967 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[1]
.sym 66970 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 66971 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 66972 soc.mem_rdata[31]
.sym 66973 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 66977 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3[3]
.sym 66978 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[2]
.sym 66979 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 66980 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 66981 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 66982 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[1]
.sym 66983 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 66984 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 66986 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 66989 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 66993 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 66994 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[0]
.sym 66996 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 66998 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 66999 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 67000 soc.mem_rdata[29]
.sym 67001 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[1]
.sym 67002 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 67004 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[1]
.sym 67005 soc.cpu.mem_rdata_latched_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 67006 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 67007 soc.cpu.mem_rdata_q[19]
.sym 67008 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 67009 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 67010 soc.cpu.mem_rdata_latched_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 67011 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 67019 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 67022 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 67025 soc.mem_rdata[27]
.sym 67026 soc.cpu.mem_rdata_q[17]
.sym 67027 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 67030 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 67031 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[0]
.sym 67034 soc.mem_rdata[17]
.sym 67035 soc.mem_rdata[26]
.sym 67036 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 67037 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 67039 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 67040 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 67041 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 67042 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[2]
.sym 67043 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[1]
.sym 67044 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 67048 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 67049 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 67051 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 67052 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 67053 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 67054 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[2]
.sym 67057 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 67058 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 67059 soc.mem_rdata[26]
.sym 67060 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 67063 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 67065 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[0]
.sym 67066 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 67069 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 67070 soc.mem_rdata[17]
.sym 67071 soc.cpu.mem_rdata_q[17]
.sym 67072 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 67075 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 67076 soc.mem_rdata[27]
.sym 67077 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 67078 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 67082 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 67083 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 67084 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 67087 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 67088 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 67089 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 67090 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 67094 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[1]
.sym 67096 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 67100 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 67101 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 67102 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 67103 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 67104 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 67105 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 67106 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[1]
.sym 67107 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 67112 soc.cpu.mem_rdata_q[16]
.sym 67113 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 67114 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 67117 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 67118 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 67122 soc.cpu.mem_rdata_q[17]
.sym 67124 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 67125 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_I3[0]
.sym 67126 soc.mem_rdata[30]
.sym 67128 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 67129 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 67130 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[1]
.sym 67132 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 67133 $PACKER_VCC_NET
.sym 67134 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 67135 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 67141 soc.cpu.mem_16bit_buffer[1]
.sym 67142 soc.mem_rdata[28]
.sym 67143 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 67144 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 67145 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 67148 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 67149 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3[3]
.sym 67150 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[2]
.sym 67151 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 67155 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 67156 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 67157 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 67158 soc.mem_rdata[27]
.sym 67159 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 67162 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O[1]
.sym 67164 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 67165 soc.cpu.mem_rdata_latched_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 67167 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 67168 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 67169 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 67171 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 67172 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 67174 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 67175 soc.mem_rdata[27]
.sym 67176 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 67177 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 67182 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 67186 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 67187 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 67188 soc.cpu.mem_16bit_buffer[1]
.sym 67189 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 67192 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 67193 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 67194 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 67195 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 67198 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 67199 soc.cpu.mem_rdata_latched_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 67200 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 67201 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 67204 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 67205 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 67206 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O[1]
.sym 67207 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[2]
.sym 67210 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 67211 soc.mem_rdata[28]
.sym 67212 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 67213 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 67216 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3[3]
.sym 67217 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 67218 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 67219 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 67220 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 67221 clk$SB_IO_IN_$glb_clk
.sym 67223 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 67224 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 67225 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I2[3]
.sym 67226 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[1]
.sym 67227 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 67228 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 67229 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 67230 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 67231 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 67233 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 67235 soc.cpu.mem_16bit_buffer[1]
.sym 67237 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 67240 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 67241 soc.cpu.mem_16bit_buffer[0]
.sym 67242 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 67243 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 67245 gpio_in[0]
.sym 67248 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 67250 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[0]
.sym 67253 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 67256 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 67257 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 67258 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_I1[2]
.sym 67264 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 67266 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[3]
.sym 67267 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_I1[2]
.sym 67268 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 67270 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 67271 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 67272 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 67273 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 67274 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 67278 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 67279 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 67280 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_I3[0]
.sym 67281 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1[1]
.sym 67282 soc.mem_rdata[29]
.sym 67288 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 67290 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 67294 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 67295 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 67297 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 67299 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 67300 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 67303 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 67305 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1[1]
.sym 67306 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_I3[0]
.sym 67309 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 67310 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 67311 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 67312 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 67316 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 67317 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 67321 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 67322 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 67323 soc.mem_rdata[29]
.sym 67324 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 67327 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 67329 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 67330 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[3]
.sym 67333 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 67334 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 67335 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 67336 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_I1[2]
.sym 67339 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 67340 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 67341 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 67346 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_I3[0]
.sym 67347 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 67348 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 67349 soc.cpu.mem_rdata_q_SB_DFF_Q_10_D_SB_LUT4_O_I2[2]
.sym 67350 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 67351 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 67352 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2[0]
.sym 67353 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0[0]
.sym 67360 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1[0]
.sym 67361 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[1]
.sym 67362 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 67364 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 67365 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_I0[2]
.sym 67367 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 67368 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 67369 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I2[3]
.sym 67371 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 67372 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 67373 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[0]
.sym 67374 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 67375 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 67376 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 67377 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 67378 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 67379 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 67380 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 67381 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[1]
.sym 67387 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 67388 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 67389 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I2[3]
.sym 67390 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 67391 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 67392 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 67394 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 67396 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 67397 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 67398 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[0]
.sym 67399 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 67400 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 67401 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 67402 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 67403 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O[2]
.sym 67404 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 67405 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 67408 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 67410 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[0]
.sym 67411 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I2[1]
.sym 67414 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_I1[2]
.sym 67415 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 67417 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 67420 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 67421 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 67422 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I2[3]
.sym 67423 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 67428 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[0]
.sym 67429 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_I1[2]
.sym 67432 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O[2]
.sym 67433 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 67434 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[0]
.sym 67435 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I2[1]
.sym 67438 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 67439 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 67440 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 67441 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 67444 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 67445 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 67446 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 67447 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 67450 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 67452 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[0]
.sym 67453 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_I1[2]
.sym 67456 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 67457 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 67458 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 67459 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 67462 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 67463 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 67464 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 67465 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 67469 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O[2]
.sym 67470 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 67471 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 67472 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 67473 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 67474 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 67475 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 67476 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 67481 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O[1]
.sym 67482 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 67483 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 67484 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 67488 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 67489 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_I1[2]
.sym 67490 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O[1]
.sym 67491 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 67493 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I3[0]
.sym 67494 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 67495 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 67497 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 67498 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 67500 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[1]
.sym 67501 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_I2[1]
.sym 67502 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 67503 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 67504 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[1]
.sym 67510 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 67511 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 67516 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 67518 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I2[1]
.sym 67521 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_I1[2]
.sym 67522 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 67524 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 67525 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[0]
.sym 67528 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 67531 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I1[0]
.sym 67534 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O[2]
.sym 67535 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 67539 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 67543 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_I1[2]
.sym 67545 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[0]
.sym 67546 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 67550 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[0]
.sym 67551 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 67555 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 67557 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 67558 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O[2]
.sym 67562 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_I1[2]
.sym 67563 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 67564 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[0]
.sym 67568 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I1[0]
.sym 67569 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 67570 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I2[1]
.sym 67575 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 67576 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 67579 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[0]
.sym 67581 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_I1[2]
.sym 67585 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 67586 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 67592 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2[1]
.sym 67593 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2[2]
.sym 67594 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I2[1]
.sym 67595 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 67596 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 67597 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 67598 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I3[0]
.sym 67599 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 67604 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_I2[1]
.sym 67606 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 67608 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 67610 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 67611 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 67612 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 67614 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 67615 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 67616 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 67618 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 67619 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 67623 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 67625 $PACKER_VCC_NET
.sym 67633 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 67635 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 67638 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 67639 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_I0[0]
.sym 67640 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 67641 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_I0[2]
.sym 67642 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 67643 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[1]
.sym 67645 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 67646 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 67649 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I2[1]
.sym 67652 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I2[0]
.sym 67654 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 67656 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]
.sym 67657 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 67658 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 67659 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 67660 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 67664 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 67667 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I2[0]
.sym 67668 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 67669 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 67672 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_I0[2]
.sym 67673 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 67674 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 67675 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 67678 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 67679 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 67680 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 67681 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[1]
.sym 67684 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 67685 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 67686 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 67690 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I2[1]
.sym 67693 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 67696 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]
.sym 67697 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_I0[0]
.sym 67698 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 67702 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 67703 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 67704 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I2[1]
.sym 67705 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 67708 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]
.sym 67709 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 67710 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 67711 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 67713 clk$SB_IO_IN_$glb_clk
.sym 67715 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 67716 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_I0[0]
.sym 67717 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O[3]
.sym 67718 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I2[2]
.sym 67719 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 67720 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 67721 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 67722 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 67727 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_I0[2]
.sym 67728 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 67729 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 67732 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 67733 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 67736 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 67738 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I2[1]
.sym 67745 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 67750 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_I1[2]
.sym 67756 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 67757 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 67758 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 67759 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_I1[2]
.sym 67761 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_I0[2]
.sym 67762 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 67763 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 67765 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 67766 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 67767 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_I0[1]
.sym 67769 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 67770 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 67771 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 67772 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 67773 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_I0[0]
.sym 67774 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[1]
.sym 67778 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 67779 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 67780 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 67781 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 67782 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I0_O[2]
.sym 67783 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 67784 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 67786 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 67789 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 67790 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_I0[2]
.sym 67791 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_I0[1]
.sym 67792 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_I0[0]
.sym 67795 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 67797 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 67798 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[1]
.sym 67801 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 67802 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I0_O[2]
.sym 67803 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 67804 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 67807 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 67808 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 67809 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I0_O[2]
.sym 67810 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 67814 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_I1[2]
.sym 67815 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 67819 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 67821 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 67822 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 67825 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 67826 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 67827 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 67828 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 67831 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 67832 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 67834 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 67835 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 67836 clk$SB_IO_IN_$glb_clk
.sym 67842 $PACKER_VCC_NET
.sym 67852 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_I0[2]
.sym 67853 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 67854 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 67855 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 67857 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_I0[2]
.sym 67858 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 67860 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 67865 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[0]
.sym 67870 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 67872 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 67969 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 67971 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]
.sym 68036 DBG[3]$SB_IO_OUT
.sym 68060 DBG[3]$SB_IO_OUT
.sym 68061 flash_io0_do
.sym 68062 flash_io1_do_SB_LUT4_O_I2[0]
.sym 68063 flash_io2_do_SB_LUT4_O_I2[0]
.sym 68064 flash_io3_do
.sym 68065 flash_io2_do
.sym 68066 flash_io0_do_SB_LUT4_O_I2[0]
.sym 68068 flash_io3_do_SB_LUT4_O_I2[0]
.sym 68071 iomem_rdata_SB_DFFESR_Q_R[1]
.sym 68080 $PACKER_VCC_NET
.sym 68105 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I1_O
.sym 68113 iomem_wdata[3]
.sym 68120 iomem_wdata[2]
.sym 68125 iomem_wdata[0]
.sym 68126 iomem_wdata[1]
.sym 68139 iomem_wdata[2]
.sym 68145 iomem_wdata[0]
.sym 68156 iomem_wdata[1]
.sym 68178 iomem_wdata[3]
.sym 68182 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I1_O
.sym 68183 clk$SB_IO_IN_$glb_clk
.sym 68184 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 68185 flash_io2_di
.sym 68189 soc.spimemio.xfer_io3_90
.sym 68190 soc.spimemio.xfer_io2_90
.sym 68191 flash_io3_do_SB_LUT4_O_I2[1]
.sym 68192 soc.spimemio.config_do_SB_DFFESR_Q_E
.sym 68193 flash_io2_do_SB_LUT4_O_I2[1]
.sym 68195 flash_io0_do_SB_LUT4_O_I2[1]
.sym 68196 soc.spimemio.xfer_io0_90
.sym 68202 $PACKER_GND_NET
.sym 68203 iomem_wdata[11]
.sym 68205 iomem_wdata[3]
.sym 68209 DBG[1]$SB_IO_OUT
.sym 68212 $PACKER_GND_NET
.sym 68214 DBG[2]$SB_IO_OUT
.sym 68233 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 68234 flash_io0_do_SB_LUT4_O_I2[2]
.sym 68237 flash_io2_oe
.sym 68242 soc.spimemio.config_do_SB_DFFESR_Q_E
.sym 68245 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 68248 flash_io2_di
.sym 68250 $PACKER_VCC_NET
.sym 68251 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 68266 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 68268 soc.spimemio.din_rd_SB_DFFESR_Q_E
.sym 68269 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 68272 UART_RX_SB_LUT4_I1_O[2]
.sym 68273 iomem_ready_SB_DFFESS_Q_D[1]
.sym 68274 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 68279 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 68282 $PACKER_VCC_NET
.sym 68291 iomem_rdata_SB_DFFESR_Q_R[1]
.sym 68305 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 68306 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 68307 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 68311 $PACKER_VCC_NET
.sym 68330 iomem_rdata_SB_DFFESR_Q_R[1]
.sym 68331 iomem_ready_SB_DFFESS_Q_D[1]
.sym 68332 UART_RX_SB_LUT4_I1_O[2]
.sym 68336 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 68337 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 68345 soc.spimemio.din_rd_SB_DFFESR_Q_E
.sym 68346 clk$SB_IO_IN_$glb_clk
.sym 68347 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 68348 soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I1[2]
.sym 68349 flash_io3_oe_SB_LUT4_O_I1[1]
.sym 68350 soc.spimemio.xfer_io3_do
.sym 68351 flash_io2_oe
.sym 68352 soc.spimemio.xfer_io2_do
.sym 68353 flash_io3_oe
.sym 68354 flash_io3_oe_SB_LUT4_O_I1[2]
.sym 68355 soc.spimemio.config_oe[2]
.sym 68360 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 68362 soc.spimemio.xfer_io0_do
.sym 68363 iomem_wdata[8]
.sym 68364 soc.spimemio.din_rd_SB_DFFESR_Q_E
.sym 68365 soc.spimemio.valid_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 68366 soc.spimemio.din_rd
.sym 68368 iomem_wdata[14]
.sym 68371 iomem_addr[11]
.sym 68372 soc.spimemio.rd_valid_SB_LUT4_I3_1_I2_SB_LUT4_I2_O[2]
.sym 68374 soc.spimemio.din_tag_SB_DFFESR_Q_E
.sym 68375 soc.spimemio.config_oe_SB_DFFESR_Q_E
.sym 68380 iomem_ready_SB_DFFESS_Q_D[1]
.sym 68383 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[0]
.sym 68390 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 68391 soc.spimemio.state[10]
.sym 68395 soc.spimemio.state_SB_DFF_Q_8_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 68397 soc.spimemio.state_SB_DFF_Q_11_D_SB_LUT4_O_I3[2]
.sym 68400 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 68402 soc.spimemio.state_SB_DFF_Q_8_D_SB_LUT4_O_I1[2]
.sym 68403 soc.spimemio.state_SB_DFF_Q_11_D_SB_LUT4_O_I3[0]
.sym 68409 soc.spimemio.rd_valid_SB_LUT4_I3_1_O[1]
.sym 68411 soc.spimemio.state[7]
.sym 68412 soc.spimemio.rd_inc_SB_DFFESR_Q_R[2]
.sym 68413 soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I1[2]
.sym 68414 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 68415 soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 68418 soc.spimemio.state[0]
.sym 68420 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3[0]
.sym 68423 soc.spimemio.rd_inc_SB_DFFESR_Q_R[2]
.sym 68424 soc.spimemio.rd_valid_SB_LUT4_I3_1_O[1]
.sym 68428 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 68429 soc.spimemio.state[7]
.sym 68430 soc.spimemio.state_SB_DFF_Q_11_D_SB_LUT4_O_I3[0]
.sym 68431 soc.spimemio.state_SB_DFF_Q_8_D_SB_LUT4_O_I1[2]
.sym 68434 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 68435 soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I1[2]
.sym 68436 soc.spimemio.state[10]
.sym 68437 soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 68440 soc.spimemio.state_SB_DFF_Q_11_D_SB_LUT4_O_I3[0]
.sym 68442 soc.spimemio.state_SB_DFF_Q_11_D_SB_LUT4_O_I3[2]
.sym 68443 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 68446 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3[0]
.sym 68448 soc.spimemio.rd_valid_SB_LUT4_I3_1_O[1]
.sym 68452 soc.spimemio.state_SB_DFF_Q_11_D_SB_LUT4_O_I3[0]
.sym 68453 soc.spimemio.state[0]
.sym 68454 soc.spimemio.rd_inc_SB_DFFESR_Q_R[2]
.sym 68458 soc.spimemio.state[0]
.sym 68459 soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I1[2]
.sym 68460 soc.spimemio.state[7]
.sym 68461 soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 68465 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3[0]
.sym 68466 soc.spimemio.state_SB_DFF_Q_11_D_SB_LUT4_O_I3[0]
.sym 68467 soc.spimemio.state_SB_DFF_Q_8_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 68469 clk$SB_IO_IN_$glb_clk
.sym 68471 soc.spimemio.dout_tag[2]
.sym 68472 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 68473 soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I1[2]
.sym 68474 soc.spimemio.buffer_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 68475 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 68476 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[2]
.sym 68477 soc.spimemio.buffer_SB_DFFE_Q_23_E_SB_LUT4_O_I1[1]
.sym 68478 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 68483 iomem_wdata[10]
.sym 68484 iomem_wdata[11]
.sym 68485 soc.spimemio.dout_data[1]
.sym 68486 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 68487 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 68488 iomem_wdata[13]
.sym 68489 iomem_wdata[2]
.sym 68491 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 68494 iomem_addr[13]
.sym 68495 soc.spimemio.rd_valid_SB_LUT4_I3_1_O[1]
.sym 68496 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 68497 flash_io2_oe
.sym 68498 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 68501 soc.simpleuart_reg_div_do[5]
.sym 68502 iomem_addr[5]
.sym 68505 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 68506 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 68512 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 68513 soc.spimemio.buffer_SB_DFFE_Q_23_E_SB_LUT4_O_I1[0]
.sym 68514 soc.spimemio.state[10]
.sym 68515 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 68516 soc.spimemio.buffer_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 68517 soc.spimemio.state[0]
.sym 68518 soc.spimemio.state[7]
.sym 68519 soc.spimemio.rd_inc_SB_DFFESR_Q_R[2]
.sym 68520 soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I1[2]
.sym 68521 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 68522 soc.spimemio_cfgreg_do[21]
.sym 68523 soc.spimemio_cfgreg_do[22]
.sym 68524 soc.spimemio.buffer_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 68525 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 68527 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3[0]
.sym 68532 soc.spimemio.rd_valid_SB_LUT4_I3_1_I2_SB_LUT4_I2_O[2]
.sym 68533 soc.spimemio.state_SB_DFF_Q_8_D_SB_LUT4_O_I1[2]
.sym 68534 soc.spimemio.buffer_SB_DFFE_Q_23_E_SB_LUT4_O_I1[1]
.sym 68539 soc.spimemio.buffer_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 68541 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[2]
.sym 68545 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[2]
.sym 68546 soc.spimemio_cfgreg_do[21]
.sym 68547 soc.spimemio_cfgreg_do[22]
.sym 68548 soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I1[2]
.sym 68552 soc.spimemio.buffer_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 68553 soc.spimemio.buffer_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 68554 soc.spimemio.buffer_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 68557 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3[0]
.sym 68558 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 68559 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 68560 soc.spimemio.state[0]
.sym 68564 soc.spimemio.state[10]
.sym 68565 soc.spimemio.buffer_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 68566 soc.spimemio.state[7]
.sym 68570 soc.spimemio.buffer_SB_DFFE_Q_23_E_SB_LUT4_O_I1[0]
.sym 68571 soc.spimemio.buffer_SB_DFFE_Q_23_E_SB_LUT4_O_I1[1]
.sym 68575 soc.spimemio.buffer_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 68576 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 68581 soc.spimemio.rd_valid_SB_LUT4_I3_1_I2_SB_LUT4_I2_O[2]
.sym 68582 soc.spimemio.rd_inc_SB_DFFESR_Q_R[2]
.sym 68583 soc.spimemio.state[10]
.sym 68584 soc.spimemio.state_SB_DFF_Q_8_D_SB_LUT4_O_I1[2]
.sym 68587 soc.spimemio.buffer_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 68588 soc.spimemio.buffer_SB_DFFE_Q_23_E_SB_LUT4_O_I1[1]
.sym 68589 soc.spimemio.buffer_SB_DFFE_Q_23_E_SB_LUT4_O_I1[0]
.sym 68590 soc.spimemio.buffer_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 68592 clk$SB_IO_IN_$glb_clk
.sym 68593 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 68594 soc.spimemio.xfer.xfer_tag[0]
.sym 68595 soc.spimemio.config_oe_SB_DFFESR_Q_E
.sym 68596 soc.spimemio.din_valid_SB_DFFSR_Q_R
.sym 68598 soc.spimemio.xfer.xfer_tag[2]
.sym 68599 soc.spimemio.xfer.xfer_tag[1]
.sym 68601 soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I1[0]
.sym 68607 $PACKER_VCC_NET
.sym 68608 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 68609 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 68610 iomem_wdata[0]
.sym 68611 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 68614 soc.spimemio.din_valid_SB_LUT4_I3_O[2]
.sym 68615 soc.spimemio.rd_inc_SB_DFFESR_Q_R[2]
.sym 68618 flash_io0_do_SB_LUT4_O_I2[2]
.sym 68619 soc.spimemio.rd_valid_SB_LUT4_I3_1_I2_SB_LUT4_I2_O[3]
.sym 68620 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 68621 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[9]
.sym 68622 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 68623 soc.spimemio.dout_data[0]
.sym 68624 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[2]
.sym 68626 iomem_wstrb[1]
.sym 68627 soc.spimemio.rd_wait_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_I3_O
.sym 68628 flash_io0_oe_SB_LUT4_O_I0[1]
.sym 68629 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 68636 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 68637 soc.spimemio.rd_inc_SB_DFFESR_Q_R[2]
.sym 68639 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 68640 soc.spimemio.rd_wait_SB_LUT4_I3_O[1]
.sym 68642 soc.spimemio.rd_wait_SB_LUT4_I3_O[0]
.sym 68643 soc.spimemio.rd_valid_SB_LUT4_I3_1_O[1]
.sym 68644 soc.spimemio.rd_wait_SB_LUT4_I3_O[2]
.sym 68645 soc.spimemio.rd_wait_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 68646 soc.spimemio.din_tag_SB_DFFESR_Q_E
.sym 68647 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[0]
.sym 68648 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[2]
.sym 68653 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[2]
.sym 68655 soc.spimemio.rd_wait_SB_LUT4_I1_O[2]
.sym 68661 soc.spimemio.rd_wait_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 68662 soc.spimemio_cfgreg_do[20]
.sym 68664 soc.spimemio.rd_inc_SB_DFFESR_Q_R[2]
.sym 68665 soc.spimemio.rd_wait_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 68666 soc.spimemio.state[11]
.sym 68669 soc.spimemio.rd_valid_SB_LUT4_I3_1_O[1]
.sym 68670 soc.spimemio_cfgreg_do[20]
.sym 68674 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 68675 soc.spimemio.rd_wait_SB_LUT4_I1_O[2]
.sym 68677 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[2]
.sym 68680 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[2]
.sym 68681 soc.spimemio.rd_wait_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 68682 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 68683 soc.spimemio.rd_wait_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 68688 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[0]
.sym 68693 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[0]
.sym 68695 soc.spimemio.rd_wait_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 68701 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[2]
.sym 68704 soc.spimemio.rd_wait_SB_LUT4_I3_O[2]
.sym 68705 soc.spimemio.rd_wait_SB_LUT4_I3_O[1]
.sym 68706 soc.spimemio.rd_inc_SB_DFFESR_Q_R[2]
.sym 68707 soc.spimemio.rd_wait_SB_LUT4_I3_O[0]
.sym 68710 soc.spimemio.rd_wait_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 68711 soc.spimemio.state[11]
.sym 68714 soc.spimemio.din_tag_SB_DFFESR_Q_E
.sym 68715 clk$SB_IO_IN_$glb_clk
.sym 68716 soc.spimemio.rd_inc_SB_DFFESR_Q_R[2]
.sym 68718 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 68719 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 68720 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 68721 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[4]
.sym 68722 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[5]
.sym 68723 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[6]
.sym 68724 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[7]
.sym 68729 iomem_addr[6]
.sym 68730 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 68731 soc.spimemio.rd_inc_SB_DFFESR_Q_R[2]
.sym 68732 iomem_addr[2]
.sym 68733 soc.spimemio.rd_inc
.sym 68735 iomem_wdata[6]
.sym 68737 iomem_addr[7]
.sym 68738 soc.spimemio.din_rd
.sym 68740 iomem_addr[9]
.sym 68741 soc.spimemio.rd_wait_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 68743 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 68744 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[5]
.sym 68745 soc.spimemio_cfgreg_do[22]
.sym 68746 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 68747 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[2]
.sym 68748 flash_csb$SB_IO_OUT
.sym 68749 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 68750 flash_io2_di
.sym 68751 $PACKER_VCC_NET
.sym 68759 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1[0]
.sym 68760 soc.spimemio.rd_wait_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 68761 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 68762 soc.spimemio.rd_wait_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_I3_O
.sym 68764 soc.spimemio.rd_wait_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 68767 soc.spimemio.rd_valid
.sym 68768 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1[1]
.sym 68769 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3[0]
.sym 68770 soc.spimemio.rd_wait_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 68771 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 68773 soc.spimemio.rd_inc_SB_DFFESR_Q_R[2]
.sym 68775 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2[0]
.sym 68776 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 68777 soc.spimemio.rd_wait_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_I0[0]
.sym 68780 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 68781 soc.spimemio.rd_wait_SB_LUT4_I3_O[0]
.sym 68782 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 68784 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[2]
.sym 68785 soc.spimemio.rd_wait_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_I0[0]
.sym 68787 iomem_addr[5]
.sym 68789 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2[1]
.sym 68791 soc.spimemio.rd_valid
.sym 68792 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1[0]
.sym 68794 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1[1]
.sym 68797 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[2]
.sym 68798 iomem_addr[5]
.sym 68799 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 68800 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 68803 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3[0]
.sym 68804 soc.spimemio.rd_wait_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_I0[0]
.sym 68805 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 68806 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 68809 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[2]
.sym 68810 soc.spimemio.rd_wait_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 68811 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 68812 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 68815 soc.spimemio.rd_wait_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_I0[0]
.sym 68816 soc.spimemio.rd_wait_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 68817 soc.spimemio.rd_inc_SB_DFFESR_Q_R[2]
.sym 68818 soc.spimemio.rd_wait_SB_LUT4_I3_O[0]
.sym 68821 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2[0]
.sym 68824 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2[1]
.sym 68829 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 68830 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1[1]
.sym 68835 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1[1]
.sym 68836 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 68837 soc.spimemio.rd_wait_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 68838 clk$SB_IO_IN_$glb_clk
.sym 68839 soc.spimemio.rd_wait_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_I3_O
.sym 68840 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[8]
.sym 68841 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[9]
.sym 68842 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[10]
.sym 68843 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[11]
.sym 68844 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[12]
.sym 68845 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[13]
.sym 68846 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[14]
.sym 68847 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[15]
.sym 68850 iomem_rdata_SB_DFFESR_Q_R[1]
.sym 68852 iomem_addr[3]
.sym 68853 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[6]
.sym 68854 iomem_wdata[7]
.sym 68855 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3[0]
.sym 68856 soc.spimemio.rd_wait_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 68857 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 68858 soc.spimemio.rd_wait_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_I3_O
.sym 68859 iomem_addr[5]
.sym 68860 soc.spimemio.dout_data[7]
.sym 68863 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 68864 iomem_ready_SB_DFFESS_Q_D[1]
.sym 68865 soc.spimemio.rd_addr[8]
.sym 68866 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 68867 soc.spimemio.rd_addr[21]
.sym 68868 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[4]
.sym 68869 soc.spimemio.rd_addr[2]
.sym 68870 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[5]
.sym 68871 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[0]
.sym 68872 soc.spimemio.rd_addr[9]
.sym 68873 soc.spimemio.rd_addr[10]
.sym 68874 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[7]
.sym 68875 soc.spimemio.rd_addr[5]
.sym 68881 soc.spimemio.rd_valid_SB_LUT4_I3_1_I2_SB_LUT4_I2_O[2]
.sym 68882 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 68884 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 68885 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[4]
.sym 68886 soc.spimemio.din_ddr
.sym 68887 soc.spimemio.rd_valid_SB_LUT4_I3_1_I2_SB_LUT4_I2_O[3]
.sym 68888 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 68889 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0[3]
.sym 68890 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0[0]
.sym 68891 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[9]
.sym 68892 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 68893 iomem_addr[13]
.sym 68894 soc.spimemio.rd_inc_SB_DFFESR_Q_R[2]
.sym 68895 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[6]
.sym 68896 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[7]
.sym 68897 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 68898 iomem_addr[9]
.sym 68900 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0[2]
.sym 68901 iomem_addr[11]
.sym 68902 soc.spimemio_cfgreg_do[21]
.sym 68903 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0[1]
.sym 68904 iomem_addr[6]
.sym 68905 soc.spimemio_cfgreg_do[22]
.sym 68906 iomem_addr[8]
.sym 68908 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[11]
.sym 68909 soc.spimemio.din_qspi
.sym 68910 iomem_addr[3]
.sym 68911 iomem_addr[5]
.sym 68912 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 68914 iomem_addr[11]
.sym 68915 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[9]
.sym 68916 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 68917 iomem_addr[5]
.sym 68920 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0[2]
.sym 68921 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0[1]
.sym 68922 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0[3]
.sym 68923 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0[0]
.sym 68926 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 68927 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 68932 iomem_addr[9]
.sym 68933 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[11]
.sym 68934 iomem_addr[13]
.sym 68935 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[7]
.sym 68938 soc.spimemio.rd_valid_SB_LUT4_I3_1_I2_SB_LUT4_I2_O[2]
.sym 68939 soc.spimemio.din_qspi
.sym 68940 soc.spimemio.rd_valid_SB_LUT4_I3_1_I2_SB_LUT4_I2_O[3]
.sym 68941 soc.spimemio_cfgreg_do[21]
.sym 68944 soc.spimemio.din_ddr
.sym 68945 soc.spimemio.rd_valid_SB_LUT4_I3_1_I2_SB_LUT4_I2_O[2]
.sym 68946 soc.spimemio_cfgreg_do[22]
.sym 68947 soc.spimemio.rd_valid_SB_LUT4_I3_1_I2_SB_LUT4_I2_O[3]
.sym 68950 iomem_addr[8]
.sym 68951 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[6]
.sym 68952 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 68953 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 68956 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 68957 iomem_addr[3]
.sym 68958 iomem_addr[6]
.sym 68959 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[4]
.sym 68961 clk$SB_IO_IN_$glb_clk
.sym 68962 soc.spimemio.rd_inc_SB_DFFESR_Q_R[2]
.sym 68963 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[16]
.sym 68964 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[17]
.sym 68965 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[18]
.sym 68966 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[19]
.sym 68967 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[20]
.sym 68968 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[21]
.sym 68969 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[22]
.sym 68970 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 68975 soc.spimemio.rd_wait_SB_LUT4_I1_O[2]
.sym 68977 soc.spimemio.din_ddr
.sym 68978 soc.spimemio.rd_addr[15]
.sym 68980 soc.spimemio.dout_data[5]
.sym 68982 iomem_wstrb[1]
.sym 68984 soc.spimemio.rd_addr[13]
.sym 68985 soc.spimemio.din_qspi
.sym 68988 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[20]
.sym 68989 soc.spimemio.rd_addr[14]
.sym 68990 soc.spimemio.rd_addr[4]
.sym 68991 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 68992 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 68993 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 68994 iomem_addr[5]
.sym 68995 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[14]
.sym 68997 flash_io2_oe
.sym 68998 soc.simpleuart_reg_div_do[5]
.sym 69005 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[9]
.sym 69006 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[10]
.sym 69011 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[15]
.sym 69012 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[8]
.sym 69013 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 69014 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[5]
.sym 69016 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 69017 soc.spimemio.rd_inc
.sym 69018 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 69019 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 69020 iomem_addr[7]
.sym 69021 iomem_addr[11]
.sym 69022 iomem_addr[10]
.sym 69025 iomem_addr[12]
.sym 69026 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 69027 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 69029 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 69031 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 69032 iomem_addr[17]
.sym 69033 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 69034 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[22]
.sym 69035 iomem_addr[4]
.sym 69037 soc.spimemio.rd_inc
.sym 69038 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[9]
.sym 69040 iomem_addr[11]
.sym 69043 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 69044 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 69046 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 69049 soc.spimemio.rd_inc
.sym 69051 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[10]
.sym 69052 iomem_addr[12]
.sym 69055 iomem_addr[17]
.sym 69056 iomem_addr[4]
.sym 69057 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[15]
.sym 69058 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 69061 soc.spimemio.rd_inc
.sym 69062 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[15]
.sym 69064 iomem_addr[17]
.sym 69067 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 69068 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 69069 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 69070 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 69073 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[10]
.sym 69074 iomem_addr[12]
.sym 69075 iomem_addr[10]
.sym 69076 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[8]
.sym 69079 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[5]
.sym 69080 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 69081 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[22]
.sym 69082 iomem_addr[7]
.sym 69083 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O_$glb_ce
.sym 69084 clk$SB_IO_IN_$glb_clk
.sym 69086 soc.spimemio.rd_addr[7]
.sym 69087 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 69088 soc.spimemio.rd_addr[2]
.sym 69089 soc.spimemio.rd_addr[6]
.sym 69090 soc.spimemio.rd_addr[19]
.sym 69091 soc.spimemio.rd_addr[5]
.sym 69092 soc.spimemio.rd_addr[20]
.sym 69093 soc.spimemio.rd_addr[14]
.sym 69098 soc.spimemio.dout_data[4]
.sym 69100 $PACKER_VCC_NET
.sym 69101 soc.spimemio_cfgreg_do[22]
.sym 69102 soc.spimemio.dout_data[7]
.sym 69103 soc.spimemio_cfgreg_do[20]
.sym 69104 soc.spimemio.dout_data[6]
.sym 69105 soc.spimemio_cfgreg_do[21]
.sym 69107 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2[1]
.sym 69109 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 69110 soc.spimemio.rd_addr[16]
.sym 69111 soc.spimemio.dout_data[0]
.sym 69112 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 69113 iomem_wdata[18]
.sym 69114 flash_io0_do_SB_LUT4_O_I2[2]
.sym 69117 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 69118 iomem_wstrb[1]
.sym 69121 iomem_addr[17]
.sym 69127 soc.spimemio.rd_addr[11]
.sym 69129 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 69131 soc.spimemio.rd_inc
.sym 69132 iomem_addr[11]
.sym 69134 iomem_addr[4]
.sym 69135 iomem_addr[19]
.sym 69136 iomem_addr[9]
.sym 69137 soc.spimemio.rd_addr[12]
.sym 69138 iomem_addr[6]
.sym 69139 soc.spimemio.rd_addr[17]
.sym 69140 iomem_addr[2]
.sym 69141 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 69144 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 69145 iomem_addr[17]
.sym 69146 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[7]
.sym 69147 soc.spimemio.rd_addr[19]
.sym 69150 soc.spimemio.rd_addr[4]
.sym 69153 soc.spimemio.rd_addr[2]
.sym 69154 soc.spimemio.rd_addr[6]
.sym 69155 soc.spimemio.rd_addr[9]
.sym 69157 iomem_addr[12]
.sym 69160 iomem_addr[6]
.sym 69161 iomem_addr[4]
.sym 69162 soc.spimemio.rd_addr[6]
.sym 69163 soc.spimemio.rd_addr[4]
.sym 69166 soc.spimemio.rd_addr[9]
.sym 69167 soc.spimemio.rd_addr[19]
.sym 69168 iomem_addr[19]
.sym 69169 iomem_addr[9]
.sym 69172 soc.spimemio.rd_addr[6]
.sym 69173 soc.spimemio.rd_addr[12]
.sym 69174 iomem_addr[6]
.sym 69175 iomem_addr[12]
.sym 69180 soc.spimemio.rd_addr[2]
.sym 69181 iomem_addr[2]
.sym 69184 soc.spimemio.rd_inc
.sym 69185 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[7]
.sym 69186 iomem_addr[9]
.sym 69190 soc.spimemio.rd_addr[17]
.sym 69191 iomem_addr[2]
.sym 69192 soc.spimemio.rd_addr[2]
.sym 69193 iomem_addr[17]
.sym 69196 soc.spimemio.rd_addr[11]
.sym 69197 iomem_addr[11]
.sym 69198 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 69199 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 69202 iomem_addr[4]
.sym 69203 soc.spimemio.rd_inc
.sym 69204 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 69206 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O_$glb_ce
.sym 69207 clk$SB_IO_IN_$glb_clk
.sym 69209 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 69210 soc.spimemio.rd_valid_SB_LUT4_I3_O[2]
.sym 69211 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 69212 flash_io2_oe_SB_LUT4_I3_O[0]
.sym 69213 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 69214 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 69215 soc.spimemio.rd_addr[16]
.sym 69216 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 69220 iomem_wstrb[1]
.sym 69224 soc.spimemio.rd_wait_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 69225 soc.spimemio.rd_inc
.sym 69228 iomem_addr[9]
.sym 69229 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[0]
.sym 69230 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 69232 iomem_addr[3]
.sym 69233 iomem_addr[14]
.sym 69234 iomem_wdata[19]
.sym 69235 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 69236 flash_csb$SB_IO_OUT
.sym 69238 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 69242 $PACKER_VCC_NET
.sym 69243 flash_io2_di
.sym 69250 soc.spimemio.rd_addr[7]
.sym 69261 iomem_addr[16]
.sym 69269 iomem_addr[6]
.sym 69271 iomem_addr[2]
.sym 69272 iomem_addr[3]
.sym 69273 iomem_addr[4]
.sym 69274 iomem_addr[7]
.sym 69278 iomem_addr[9]
.sym 69279 iomem_addr[8]
.sym 69280 soc.spimemio.rd_addr[16]
.sym 69284 iomem_addr[9]
.sym 69289 iomem_addr[6]
.sym 69297 iomem_addr[3]
.sym 69303 iomem_addr[4]
.sym 69307 iomem_addr[16]
.sym 69308 soc.spimemio.rd_addr[16]
.sym 69309 soc.spimemio.rd_addr[7]
.sym 69310 iomem_addr[7]
.sym 69313 iomem_addr[2]
.sym 69319 iomem_addr[8]
.sym 69327 iomem_addr[7]
.sym 69332 flash_io1_oe_SB_LUT4_I1_O[1]
.sym 69333 flash_io0_oe_SB_LUT4_I0_I3[0]
.sym 69334 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I3_O[3]
.sym 69335 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[8]
.sym 69336 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 69338 soc.simpleuart.send_dummy_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 69339 soc.spimemio_cfgreg_do[19]
.sym 69343 $PACKER_VCC_NET
.sym 69344 iomem_addr[15]
.sym 69345 soc.spimemio.rd_addr[22]
.sym 69346 iomem_addr[11]
.sym 69347 iomem_addr[16]
.sym 69351 iomem_addr[8]
.sym 69353 $PACKER_VCC_NET
.sym 69354 iomem_addr[22]
.sym 69355 iomem_addr[15]
.sym 69356 iomem_ready_SB_DFFESS_Q_D[1]
.sym 69357 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 69358 soc.simpleuart.recv_pattern[2]
.sym 69360 UART_RX_SB_LUT4_I1_O[2]
.sym 69362 soc.simpleuart.recv_pattern[6]
.sym 69363 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[0]
.sym 69364 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 69365 flash_io1_oe_SB_LUT4_I1_O[1]
.sym 69366 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 69367 iomem_wstrb[2]
.sym 69379 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[6]
.sym 69380 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[5]
.sym 69381 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[7]
.sym 69382 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[4]
.sym 69383 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[1]
.sym 69384 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[2]
.sym 69386 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[0]
.sym 69388 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[3]
.sym 69405 $nextpnr_ICESTORM_LC_37$O
.sym 69408 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[0]
.sym 69411 soc.cpu.mem_valid_SB_LUT4_I2_I3[1]
.sym 69414 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[1]
.sym 69417 soc.cpu.mem_valid_SB_LUT4_I2_I3[2]
.sym 69420 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[2]
.sym 69423 soc.cpu.mem_valid_SB_LUT4_I2_I3[3]
.sym 69425 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[3]
.sym 69429 soc.cpu.mem_valid_SB_LUT4_I2_I3[4]
.sym 69432 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[4]
.sym 69435 soc.cpu.mem_valid_SB_LUT4_I2_I3[5]
.sym 69438 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[5]
.sym 69441 soc.cpu.mem_valid_SB_LUT4_I2_I3[6]
.sym 69444 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[6]
.sym 69447 soc.cpu.mem_valid_SB_LUT4_I2_I3[7]
.sym 69450 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[7]
.sym 69455 flash_io3_oe_SB_LUT4_I1_I2[2]
.sym 69456 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 69457 soc.simpleuart.recv_buf_data[2]
.sym 69458 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 69459 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[9]
.sym 69460 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[11]
.sym 69461 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[12]
.sym 69462 flash_io3_oe_SB_LUT4_I1_O[1]
.sym 69466 soc.cpu.mem_rdata_latched_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 69467 flash_io2_oe_SB_LUT4_I3_O[2]
.sym 69468 soc.simpleuart.send_dummy_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 69470 iomem_ready_SB_DFFESS_Q_D[1]
.sym 69471 iomem_wdata[3]
.sym 69472 iomem_wdata[7]
.sym 69473 iomem_addr[10]
.sym 69476 flash_io0_oe_SB_LUT4_I0_I3[0]
.sym 69477 soc.cpu.mem_rdata_SB_LUT4_O_9_I0_SB_LUT4_O_1_I3[2]
.sym 69478 iomem_addr[10]
.sym 69485 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 69486 soc.simpleuart_reg_div_do[5]
.sym 69489 soc.spimemio_cfgreg_do[19]
.sym 69491 soc.cpu.mem_valid_SB_LUT4_I2_I3[7]
.sym 69499 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[8]
.sym 69509 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[13]
.sym 69511 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 69512 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[10]
.sym 69516 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[9]
.sym 69518 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[12]
.sym 69522 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[15]
.sym 69525 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[11]
.sym 69528 soc.cpu.mem_valid_SB_LUT4_I2_I3[8]
.sym 69530 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[8]
.sym 69534 soc.cpu.mem_valid_SB_LUT4_I2_I3[9]
.sym 69536 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[9]
.sym 69540 soc.cpu.mem_valid_SB_LUT4_I2_I3[10]
.sym 69543 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[10]
.sym 69546 soc.cpu.mem_valid_SB_LUT4_I2_I3[11]
.sym 69548 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[11]
.sym 69552 soc.cpu.mem_valid_SB_LUT4_I2_I3[12]
.sym 69555 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[12]
.sym 69558 soc.cpu.mem_valid_SB_LUT4_I2_I3[13]
.sym 69560 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[13]
.sym 69564 soc.cpu.mem_valid_SB_LUT4_I2_I3[14]
.sym 69567 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 69570 soc.cpu.mem_valid_SB_LUT4_I2_I3[15]
.sym 69573 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[15]
.sym 69578 soc.simpleuart.recv_pattern[4]
.sym 69579 soc.simpleuart.send_dummy_SB_DFFESS_Q_E
.sym 69580 soc.simpleuart.recv_pattern[5]
.sym 69581 soc.simpleuart.recv_pattern[1]
.sym 69583 flash_csb_SB_LUT4_I3_O[1]
.sym 69584 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[1]
.sym 69588 soc.mem_rdata[30]
.sym 69589 soc.mem_rdata[22]
.sym 69591 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[12]
.sym 69592 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 69594 soc.spimemio_cfgreg_do[16]
.sym 69596 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 69598 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 69599 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 69602 iomem_wstrb[1]
.sym 69604 soc.cpu.mem_rdata_SB_LUT4_O_10_I3[0]
.sym 69605 flash_io0_do_SB_LUT4_O_I2[2]
.sym 69607 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[1]
.sym 69608 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[11]
.sym 69609 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 69611 soc.spimemio.dout_data[0]
.sym 69614 soc.cpu.mem_valid_SB_LUT4_I2_I3[15]
.sym 69621 $PACKER_VCC_NET
.sym 69637 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[16]
.sym 69641 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[19]
.sym 69642 iomem_ready_SB_LUT4_I3_I1[0]
.sym 69643 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[21]
.sym 69647 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[18]
.sym 69648 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[20]
.sym 69649 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[22]
.sym 69650 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[17]
.sym 69651 soc.cpu.mem_valid_SB_LUT4_I2_I3[16]
.sym 69654 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[16]
.sym 69657 soc.cpu.mem_valid_SB_LUT4_I2_I3[17]
.sym 69659 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[17]
.sym 69663 soc.cpu.mem_valid_SB_LUT4_I2_I3[18]
.sym 69665 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[18]
.sym 69669 soc.cpu.mem_valid_SB_LUT4_I2_I3[19]
.sym 69671 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[19]
.sym 69675 soc.cpu.mem_valid_SB_LUT4_I2_I3[20]
.sym 69678 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[20]
.sym 69681 soc.cpu.mem_valid_SB_LUT4_I2_I3[21]
.sym 69684 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[21]
.sym 69687 soc.cpu.mem_valid_SB_LUT4_I2_I3[22]
.sym 69689 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[22]
.sym 69693 soc.cpu.mem_valid_SB_LUT4_I2_I3[23]
.sym 69695 $PACKER_VCC_NET
.sym 69696 iomem_ready_SB_LUT4_I3_I1[0]
.sym 69701 soc.simpleuart.recv_buf_data[1]
.sym 69702 soc.simpleuart.recv_buf_data[5]
.sym 69703 flash_csb_SB_LUT4_I3_O[0]
.sym 69704 flash_clk_SB_LUT4_I3_O[0]
.sym 69705 soc.simpleuart.recv_buf_data[4]
.sym 69706 soc.simpleuart.recv_buf_data[3]
.sym 69707 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 69708 soc.cpu.mem_rdata_SB_LUT4_O_10_I3[0]
.sym 69712 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 69713 flash_clk_SB_LUT4_I3_O[2]
.sym 69716 soc.simpleuart.recv_pattern[1]
.sym 69717 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 69720 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[1]
.sym 69723 flash_io1_oe_SB_LUT4_I1_I2[0]
.sym 69726 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 69727 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[27]
.sym 69728 iomem_ready_SB_LUT4_I3_I1[0]
.sym 69729 $PACKER_VCC_NET
.sym 69731 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 69732 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 69733 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I3_O[3]
.sym 69735 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1]
.sym 69736 flash_csb$SB_IO_OUT
.sym 69737 soc.cpu.mem_valid_SB_LUT4_I2_I3[23]
.sym 69745 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[27]
.sym 69755 iomem_wdata[31]
.sym 69758 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[26]
.sym 69760 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[29]
.sym 69761 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[28]
.sym 69762 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[25]
.sym 69763 soc.mem_valid
.sym 69767 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[24]
.sym 69769 soc.spimemio.config_en_SB_DFFESS_Q_E
.sym 69774 soc.cpu.mem_valid_SB_LUT4_I2_I3[24]
.sym 69777 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[24]
.sym 69780 soc.cpu.mem_valid_SB_LUT4_I2_I3[25]
.sym 69782 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[25]
.sym 69786 soc.cpu.mem_valid_SB_LUT4_I2_I3[26]
.sym 69789 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[26]
.sym 69792 soc.cpu.mem_valid_SB_LUT4_I2_I3[27]
.sym 69795 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[27]
.sym 69798 soc.cpu.mem_valid_SB_LUT4_I2_I3[28]
.sym 69800 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[28]
.sym 69804 soc.cpu.mem_valid_SB_LUT4_I2_I3[29]
.sym 69806 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[29]
.sym 69812 soc.mem_valid
.sym 69814 soc.cpu.mem_valid_SB_LUT4_I2_I3[29]
.sym 69818 iomem_wdata[31]
.sym 69821 soc.spimemio.config_en_SB_DFFESS_Q_E
.sym 69822 clk$SB_IO_IN_$glb_clk
.sym 69823 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 69839 $PACKER_VCC_NET
.sym 69847 soc.simpleuart.recv_pattern[3]
.sym 69848 iomem_ready_SB_DFFESS_Q_D[1]
.sym 69849 soc.mem_valid
.sym 69850 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 69851 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 69852 flash_io1_oe_SB_LUT4_I1_I2[0]
.sym 69856 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[0]
.sym 69857 UART_RX_SB_LUT4_I1_O[2]
.sym 69858 flash_io1_oe_SB_LUT4_I1_O[1]
.sym 69859 iomem_wstrb[2]
.sym 69865 iomem_wstrb[3]
.sym 69866 iomem_addr[25]
.sym 69868 UART_RX_SB_LUT4_I1_O[2]
.sym 69869 soc.spimemio.dout_data[6]
.sym 69870 flash_io1_oe_SB_LUT4_I1_I2[0]
.sym 69872 soc.cpu.mem_rdata_latched_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 69873 iomem_addr[26]
.sym 69874 iomem_addr[25]
.sym 69875 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 69877 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 69878 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 69881 iomem_addr[24]
.sym 69885 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 69886 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 69887 soc.simpleuart_reg_div_do[13]
.sym 69889 iomem_ready_SB_LUT4_I1_O[1]
.sym 69890 soc.simpleuart_reg_div_do[12]
.sym 69892 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 69893 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 69898 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 69899 soc.cpu.mem_rdata_latched_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 69900 soc.simpleuart_reg_div_do[12]
.sym 69901 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 69904 iomem_addr[26]
.sym 69905 iomem_addr[24]
.sym 69906 iomem_ready_SB_LUT4_I1_O[1]
.sym 69907 iomem_addr[25]
.sym 69910 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 69911 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 69913 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 69916 iomem_ready_SB_LUT4_I1_O[1]
.sym 69917 iomem_addr[24]
.sym 69918 iomem_addr[25]
.sym 69919 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 69924 soc.spimemio.dout_data[6]
.sym 69928 UART_RX_SB_LUT4_I1_O[2]
.sym 69929 iomem_wstrb[3]
.sym 69930 flash_io1_oe_SB_LUT4_I1_I2[0]
.sym 69934 soc.simpleuart_reg_div_do[13]
.sym 69935 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 69936 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 69937 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 69943 iomem_addr[25]
.sym 69944 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 69945 clk$SB_IO_IN_$glb_clk
.sym 69947 iomem_ready_SB_LUT4_I1_O[1]
.sym 69948 soc.spimemio.buffer[10]
.sym 69957 flash_clk_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 69959 iomem_wstrb[3]
.sym 69960 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_O
.sym 69968 soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 69972 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 69973 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[1]
.sym 69975 soc.mem_rdata[19]
.sym 69976 soc.mem_rdata[21]
.sym 69978 soc.spimemio.config_en_SB_DFFESS_Q_E
.sym 69980 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[1]
.sym 69982 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 69995 iomem_ready_SB_LUT4_I3_I1[0]
.sym 70004 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[26]
.sym 70005 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[24]
.sym 70006 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[29]
.sym 70007 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[28]
.sym 70008 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[25]
.sym 70016 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[27]
.sym 70020 $nextpnr_ICESTORM_LC_55$O
.sym 70022 iomem_ready_SB_LUT4_I3_I1[0]
.sym 70026 iomem_ready_SB_LUT4_I3_I1[1]
.sym 70029 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[24]
.sym 70032 iomem_ready_SB_LUT4_I3_I1[2]
.sym 70035 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[25]
.sym 70038 iomem_ready_SB_LUT4_I3_I1[3]
.sym 70040 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[26]
.sym 70044 iomem_ready_SB_LUT4_I3_I1[4]
.sym 70046 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[27]
.sym 70050 iomem_ready_SB_LUT4_I3_I1[5]
.sym 70053 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[28]
.sym 70056 $nextpnr_ICESTORM_LC_56$I3
.sym 70059 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[29]
.sym 70066 $nextpnr_ICESTORM_LC_56$I3
.sym 70070 soc.mem_rdata[19]
.sym 70071 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 70072 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 70073 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 70075 soc.mem_rdata[20]
.sym 70077 soc.mem_rdata[16]
.sym 70081 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 70085 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 70087 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 70089 soc.mem_rdata[18]
.sym 70092 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[2]
.sym 70094 iomem_wstrb[3]
.sym 70096 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 70097 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2[1]
.sym 70098 iomem_wstrb[1]
.sym 70099 soc.spimemio.dout_data[0]
.sym 70100 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[1]
.sym 70102 soc.mem_rdata[21]
.sym 70103 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 70104 soc.cpu.mem_rdata_SB_LUT4_O_10_I3[0]
.sym 70112 soc.spimemio.buffer[10]
.sym 70113 soc.spimem_rdata[24]
.sym 70115 soc.spimemio.dout_data[0]
.sym 70118 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 70119 soc.spimemio.buffer[14]
.sym 70120 flash_clk_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 70121 soc.cpu.mem_rdata_SB_LUT4_O_12_I0[0]
.sym 70122 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 70123 soc.spimemio.dout_data[6]
.sym 70124 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 70126 soc.cpu.mem_rdata_SB_LUT4_O_12_I0[3]
.sym 70128 soc.cpu.mem_rdata_SB_LUT4_O_2_I0[0]
.sym 70130 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 70134 soc.cpu.mem_rdata_SB_LUT4_O_12_I0[1]
.sym 70140 soc.cpu.mem_rdata_SB_LUT4_O_6_I0[0]
.sym 70141 soc.spimem_rdata[30]
.sym 70144 soc.cpu.mem_rdata_SB_LUT4_O_12_I0[3]
.sym 70145 soc.cpu.mem_rdata_SB_LUT4_O_12_I0[0]
.sym 70146 flash_clk_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 70147 soc.cpu.mem_rdata_SB_LUT4_O_12_I0[1]
.sym 70152 soc.spimemio.buffer[14]
.sym 70158 soc.spimemio.dout_data[0]
.sym 70162 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 70163 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 70164 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 70165 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 70168 soc.spimem_rdata[24]
.sym 70169 soc.cpu.mem_rdata_SB_LUT4_O_2_I0[0]
.sym 70170 flash_clk_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 70171 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 70174 soc.spimemio.buffer[10]
.sym 70183 soc.spimemio.dout_data[6]
.sym 70186 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 70187 soc.cpu.mem_rdata_SB_LUT4_O_6_I0[0]
.sym 70188 soc.spimem_rdata[30]
.sym 70189 flash_clk_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 70190 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O_$glb_ce
.sym 70191 clk$SB_IO_IN_$glb_clk
.sym 70193 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 70196 soc.spimemio.buffer[13]
.sym 70206 flash_io1_oe_SB_LUT4_I1_O[3]
.sym 70210 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 70212 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 70213 soc.mem_valid
.sym 70214 soc.cpu.mem_rdata_SB_LUT4_O_12_I0[3]
.sym 70215 soc.mem_rdata[24]
.sym 70216 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[3]
.sym 70217 $PACKER_VCC_NET
.sym 70219 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 70220 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 70221 soc.mem_rdata[22]
.sym 70222 $PACKER_VCC_NET
.sym 70223 soc.mem_rdata[20]
.sym 70224 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 70225 $PACKER_VCC_NET
.sym 70227 flash_clk_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 70228 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 70235 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I3[0]
.sym 70237 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 70238 soc.cpu.mem_rdata_SB_LUT4_O_10_I0[0]
.sym 70239 soc.spimemio.buffer[7]
.sym 70240 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 70241 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 70243 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 70245 soc.spimem_rdata[12]
.sym 70247 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 70249 soc.mem_rdata[16]
.sym 70251 flash_clk_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 70253 soc.cpu.mem_rdata_latched_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 70255 soc.spimem_rdata[22]
.sym 70256 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 70258 soc.spimem_rdata[13]
.sym 70259 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 70261 soc.spimemio.buffer[13]
.sym 70267 soc.spimemio.buffer[13]
.sym 70274 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 70276 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 70279 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 70280 flash_clk_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 70281 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 70282 soc.spimem_rdata[13]
.sym 70287 soc.spimemio.buffer[7]
.sym 70291 soc.spimem_rdata[12]
.sym 70292 soc.cpu.mem_rdata_latched_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 70293 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 70294 flash_clk_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 70303 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 70304 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 70305 soc.cpu.mem_rdata_SB_LUT4_O_10_I0[0]
.sym 70306 soc.spimem_rdata[22]
.sym 70309 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I3[0]
.sym 70310 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 70311 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 70312 soc.mem_rdata[16]
.sym 70313 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O_$glb_ce
.sym 70314 clk$SB_IO_IN_$glb_clk
.sym 70316 soc.spimem_rdata[5]
.sym 70320 soc.spimem_rdata[6]
.sym 70321 soc.spimem_rdata[23]
.sym 70327 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 70329 soc.spimem_rdata[15]
.sym 70332 flash_clk_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 70333 soc.spimem_rdata[12]
.sym 70334 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 70336 soc.spimemio.dout_data[5]
.sym 70339 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 70340 iomem_ready_SB_DFFESS_Q_D[1]
.sym 70341 soc.mem_valid
.sym 70342 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 70343 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 70344 soc.mem_rdata[24]
.sym 70346 iomem_wstrb[2]
.sym 70349 soc.cpu.mem_state_SB_DFFESR_Q_E
.sym 70350 UART_RX_SB_LUT4_I1_O[2]
.sym 70351 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 70357 iomem_wstrb[3]
.sym 70359 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 70361 iomem_ready_SB_DFFESS_Q_D[1]
.sym 70365 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 70366 flash_clk_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 70367 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 70368 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 70372 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I2[2]
.sym 70373 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I3[0]
.sym 70374 soc.mem_rdata[21]
.sym 70375 iomem_wstrb[1]
.sym 70377 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 70379 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 70380 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 70383 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 70384 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 70385 soc.spimem_rdata[6]
.sym 70386 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2[2]
.sym 70387 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 70388 iomem_wstrb[2]
.sym 70390 iomem_wstrb[3]
.sym 70391 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 70392 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 70393 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 70402 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I2[2]
.sym 70403 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 70404 iomem_wstrb[1]
.sym 70405 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 70410 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 70411 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I3[0]
.sym 70414 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 70415 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 70416 iomem_ready_SB_DFFESS_Q_D[1]
.sym 70417 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 70420 soc.mem_rdata[21]
.sym 70421 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I3[0]
.sym 70422 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 70423 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 70426 flash_clk_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 70427 soc.spimem_rdata[6]
.sym 70428 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 70429 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 70432 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 70433 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2[2]
.sym 70434 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 70435 iomem_wstrb[2]
.sym 70436 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 70437 clk$SB_IO_IN_$glb_clk
.sym 70442 soc.spimemio.buffer[6]
.sym 70451 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 70453 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 70456 soc.mem_rdata[31]
.sym 70461 iomem_ready_SB_DFFESS_Q_D[1]
.sym 70464 soc.mem_rdata[21]
.sym 70465 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 70467 soc.mem_rdata[19]
.sym 70468 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[2]
.sym 70469 soc.mem_rdata[21]
.sym 70470 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 70471 soc.mem_rdata[25]
.sym 70472 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 70473 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[0]
.sym 70474 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 70480 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[0]
.sym 70482 soc.cpu.mem_valid_SB_DFFESR_Q_E
.sym 70484 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 70487 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 70488 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 70491 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 70493 soc.cpu.mem_la_firstword_reg_SB_DFFSR_Q_D[1]
.sym 70495 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 70496 soc.cpu.mem_state[0]
.sym 70499 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[1]
.sym 70500 soc.cpu.mem_state_SB_DFFESR_Q_R
.sym 70501 soc.cpu.mem_state[1]
.sym 70504 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 70506 soc.cpu.instr_sll_SB_LUT4_I0_O[2]
.sym 70508 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[1]
.sym 70510 UART_RX_SB_LUT4_I1_O[2]
.sym 70511 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 70514 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[1]
.sym 70516 soc.cpu.instr_sll_SB_LUT4_I0_O[2]
.sym 70519 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 70520 soc.cpu.mem_state[0]
.sym 70521 soc.cpu.mem_state[1]
.sym 70522 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 70525 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 70527 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 70528 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[1]
.sym 70533 soc.cpu.mem_state[1]
.sym 70534 soc.cpu.mem_state[0]
.sym 70538 UART_RX_SB_LUT4_I1_O[2]
.sym 70540 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 70544 soc.cpu.mem_la_firstword_reg_SB_DFFSR_Q_D[1]
.sym 70546 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 70549 soc.cpu.mem_state[0]
.sym 70550 soc.cpu.mem_state[1]
.sym 70551 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[0]
.sym 70552 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 70555 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[1]
.sym 70556 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 70557 soc.cpu.instr_sll_SB_LUT4_I0_O[2]
.sym 70558 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 70559 soc.cpu.mem_valid_SB_DFFESR_Q_E
.sym 70560 clk$SB_IO_IN_$glb_clk
.sym 70561 soc.cpu.mem_state_SB_DFFESR_Q_R
.sym 70562 soc.cpu.mem_state[0]
.sym 70564 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 70565 soc.cpu.mem_state_SB_DFFESR_Q_R
.sym 70566 soc.cpu.mem_state_SB_DFFESR_Q_E
.sym 70567 soc.cpu.mem_state[1]
.sym 70569 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[3]
.sym 70572 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[2]
.sym 70573 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 70578 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 70579 UART_RX_SB_LUT4_I1_O[2]
.sym 70580 soc.mem_rdata[28]
.sym 70581 soc.cpu.mem_la_firstword_reg_SB_DFFSR_Q_D[1]
.sym 70584 soc.mem_rdata[17]
.sym 70585 soc.cpu.mem_valid_SB_DFFESR_Q_E
.sym 70587 soc.cpu.instr_sll_SB_LUT4_I0_O[2]
.sym 70589 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 70590 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2[1]
.sym 70591 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 70592 soc.cpu.instr_sll_SB_LUT4_I0_O[2]
.sym 70593 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 70595 soc.mem_valid
.sym 70596 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 70597 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 70604 UART_RX_SB_LUT4_I1_O[2]
.sym 70605 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 70606 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 70607 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 70609 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[2]
.sym 70611 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 70612 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[1]
.sym 70613 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 70614 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 70615 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[1]
.sym 70616 soc.cpu.mem_state_SB_DFFESR_Q_R
.sym 70617 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 70618 soc.cpu.instr_sll_SB_LUT4_I0_O[2]
.sym 70619 soc.cpu.mem_state[0]
.sym 70621 soc.cpu.mem_la_secondword_SB_DFFESR_Q_E
.sym 70622 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 70623 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D[1]
.sym 70624 soc.cpu.mem_state[1]
.sym 70627 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[0]
.sym 70628 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 70629 soc.cpu.mem_la_read_SB_LUT4_O_I2[0]
.sym 70630 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[2]
.sym 70634 soc.cpu.mem_do_rinst
.sym 70637 UART_RX_SB_LUT4_I1_O[2]
.sym 70639 soc.cpu.mem_la_read_SB_LUT4_O_I2[0]
.sym 70644 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[0]
.sym 70648 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[2]
.sym 70650 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 70651 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[1]
.sym 70654 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 70655 soc.cpu.instr_sll_SB_LUT4_I0_O[2]
.sym 70656 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 70657 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 70661 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 70662 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 70663 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 70666 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[1]
.sym 70667 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D[1]
.sym 70668 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[0]
.sym 70669 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[1]
.sym 70672 soc.cpu.mem_state[0]
.sym 70673 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 70674 soc.cpu.mem_do_rinst
.sym 70675 soc.cpu.mem_state[1]
.sym 70679 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[2]
.sym 70681 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 70682 soc.cpu.mem_la_secondword_SB_DFFESR_Q_E
.sym 70683 clk$SB_IO_IN_$glb_clk
.sym 70684 soc.cpu.mem_state_SB_DFFESR_Q_R
.sym 70685 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 70686 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 70687 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[1]
.sym 70688 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2[0]
.sym 70689 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 70690 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 70692 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 70698 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[1]
.sym 70699 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 70703 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 70704 soc.cpu.mem_state[0]
.sym 70705 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 70706 soc.cpu.mem_rdata_q[18]
.sym 70707 soc.mem_rdata[25]
.sym 70709 $PACKER_VCC_NET
.sym 70710 soc.cpu.mem_la_read_SB_LUT4_O_I2[0]
.sym 70711 soc.cpu.mem_state_SB_DFFESR_Q_R
.sym 70712 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 70715 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 70717 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 70718 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 70719 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 70720 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 70727 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 70730 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 70731 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_I3[0]
.sym 70732 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[1]
.sym 70733 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 70734 soc.mem_rdata[26]
.sym 70735 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 70736 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 70738 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[2]
.sym 70741 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 70743 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 70744 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 70745 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[0]
.sym 70746 soc.mem_rdata[22]
.sym 70748 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 70749 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 70750 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2[1]
.sym 70751 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 70753 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2[0]
.sym 70754 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[1]
.sym 70757 soc.cpu.mem_do_rinst
.sym 70759 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[1]
.sym 70760 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 70761 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 70762 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 70765 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[0]
.sym 70766 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 70767 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 70773 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 70774 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 70777 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[1]
.sym 70778 soc.cpu.mem_do_rinst
.sym 70783 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 70784 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 70785 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 70786 soc.mem_rdata[26]
.sym 70789 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2[1]
.sym 70790 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 70791 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 70792 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2[0]
.sym 70795 soc.mem_rdata[22]
.sym 70796 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 70797 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 70798 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_I3[0]
.sym 70801 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 70802 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 70803 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[2]
.sym 70804 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 70808 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 70809 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 70810 soc.cpu.mem_rdata_q_SB_DFF_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 70811 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[1]
.sym 70812 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 70813 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 70814 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 70815 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 70819 $PACKER_VCC_NET
.sym 70820 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 70821 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 70822 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 70823 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2[0]
.sym 70824 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 70826 soc.mem_rdata[23]
.sym 70827 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_I3[0]
.sym 70829 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 70831 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 70832 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 70833 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I1_I2[2]
.sym 70834 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 70835 soc.cpu.mem_rdata_q[19]
.sym 70836 soc.cpu.mem_rdata_q[16]
.sym 70837 $PACKER_VCC_NET
.sym 70838 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 70839 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 70840 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 70841 soc.mem_rdata[24]
.sym 70842 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[2]
.sym 70843 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 70851 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[1]
.sym 70852 soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O[3]
.sym 70853 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 70854 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 70856 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 70857 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 70858 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 70859 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 70860 soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 70861 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 70862 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[0]
.sym 70863 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 70864 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 70865 soc.mem_valid
.sym 70866 flash_clk_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 70867 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 70868 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 70869 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 70870 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 70872 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 70874 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 70876 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 70877 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 70878 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 70879 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 70880 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 70882 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 70883 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 70884 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 70885 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 70888 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 70889 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[1]
.sym 70890 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 70891 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[0]
.sym 70894 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 70895 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 70896 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 70897 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 70900 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 70901 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 70902 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 70903 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 70906 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 70907 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 70908 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 70909 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 70912 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 70914 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 70918 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 70919 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 70920 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 70921 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 70924 flash_clk_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 70925 soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 70926 soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O[3]
.sym 70927 soc.mem_valid
.sym 70931 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 70932 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 70933 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 70934 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 70935 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 70936 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 70937 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 70938 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 70944 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 70947 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[2]
.sym 70949 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 70952 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 70953 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 70954 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 70955 soc.cpu.mem_rdata_q_SB_DFF_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 70956 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3[1]
.sym 70957 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 70958 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 70959 soc.mem_rdata[25]
.sym 70960 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 70961 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 70962 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[2]
.sym 70963 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 70964 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 70965 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 70966 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 70972 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 70973 soc.mem_rdata[25]
.sym 70974 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 70975 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 70976 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 70978 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 70979 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 70980 soc.mem_rdata[28]
.sym 70981 soc.cpu.mem_16bit_buffer[0]
.sym 70982 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 70984 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 70985 soc.cpu.mem_rdata_latched_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 70986 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 70987 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 70988 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 70989 soc.mem_rdata[30]
.sym 70991 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 70992 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 70993 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 70994 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 70995 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 70999 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 71001 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 71005 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 71006 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 71007 soc.cpu.mem_16bit_buffer[0]
.sym 71008 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 71011 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 71012 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 71013 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 71014 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 71017 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 71018 soc.mem_rdata[25]
.sym 71019 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 71020 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 71023 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 71024 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 71025 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 71026 soc.cpu.mem_rdata_latched_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 71029 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 71030 soc.mem_rdata[28]
.sym 71031 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 71032 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 71035 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 71036 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 71037 soc.mem_rdata[30]
.sym 71038 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 71041 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 71044 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 71047 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 71048 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 71049 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 71050 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 71055 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1[0]
.sym 71056 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[1]
.sym 71057 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 71058 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 71059 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 71061 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 71066 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 71067 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 71070 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 71071 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 71073 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 71074 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 71075 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 71077 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 71085 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 71086 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 71087 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O[1]
.sym 71088 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 71089 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 71095 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_I0[2]
.sym 71096 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 71097 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 71098 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 71100 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0[3]
.sym 71101 soc.mem_rdata[30]
.sym 71102 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 71103 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 71105 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 71106 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[0]
.sym 71107 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 71108 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 71109 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 71110 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0[0]
.sym 71111 soc.mem_rdata[24]
.sym 71112 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 71114 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 71116 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 71117 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 71118 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 71121 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I2[3]
.sym 71122 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 71124 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[1]
.sym 71126 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 71128 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0[0]
.sym 71129 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 71130 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_I0[2]
.sym 71131 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0[3]
.sym 71134 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 71135 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 71136 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 71137 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 71140 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 71141 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 71142 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 71143 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 71146 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 71148 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 71152 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 71153 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 71154 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[0]
.sym 71155 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I2[3]
.sym 71158 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 71159 soc.mem_rdata[24]
.sym 71160 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 71161 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 71165 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 71166 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[1]
.sym 71170 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 71171 soc.mem_rdata[30]
.sym 71172 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 71173 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 71175 clk$SB_IO_IN_$glb_clk
.sym 71177 soc.cpu.mem_rdata_q_SB_DFF_Q_10_D_SB_LUT4_O_I0[0]
.sym 71178 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 71179 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 71181 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[0]
.sym 71182 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 71183 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2[1]
.sym 71189 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 71192 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 71194 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O[1]
.sym 71195 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I2[3]
.sym 71196 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 71197 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[1]
.sym 71198 soc.cpu.mem_rdata_q[19]
.sym 71200 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 71201 $PACKER_VCC_NET
.sym 71202 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[0]
.sym 71203 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 71204 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 71205 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 71207 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 71209 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 71210 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 71212 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 71219 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 71220 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 71222 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 71223 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 71227 soc.cpu.mem_rdata_q_SB_DFF_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 71228 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 71229 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 71230 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 71233 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 71234 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 71235 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 71236 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 71238 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 71239 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 71240 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_I0[2]
.sym 71243 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 71244 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[1]
.sym 71246 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 71247 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 71251 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_I0[2]
.sym 71252 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 71253 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 71254 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 71259 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 71260 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 71263 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 71264 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 71266 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 71269 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 71270 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 71271 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 71272 soc.cpu.mem_rdata_q_SB_DFF_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 71275 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 71277 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 71278 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 71282 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 71283 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[1]
.sym 71284 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 71287 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 71288 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 71289 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 71290 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 71294 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 71295 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 71298 clk$SB_IO_IN_$glb_clk
.sym 71300 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 71301 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 71302 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 71304 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 71305 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 71306 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 71307 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 71312 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_I3[0]
.sym 71313 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 71315 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 71316 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 71319 soc.cpu.mem_rdata_q_SB_DFF_Q_10_D_SB_LUT4_O_I0[0]
.sym 71320 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 71321 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[0]
.sym 71322 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 71325 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I1_I2[2]
.sym 71326 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 71329 $PACKER_VCC_NET
.sym 71330 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[2]
.sym 71331 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 71332 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 71334 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[2]
.sym 71335 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 71343 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 71344 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 71345 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 71346 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 71347 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_I0[0]
.sym 71348 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[0]
.sym 71349 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_I2[1]
.sym 71352 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 71354 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 71355 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 71356 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 71357 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 71359 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 71360 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 71362 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 71368 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_I1[2]
.sym 71369 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 71370 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2[0]
.sym 71371 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 71374 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 71375 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 71376 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 71377 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 71380 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 71381 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 71382 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 71383 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 71386 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_I1[2]
.sym 71387 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 71392 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 71393 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2[0]
.sym 71398 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 71399 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 71400 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 71401 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 71404 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[0]
.sym 71406 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_I2[1]
.sym 71412 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_I0[0]
.sym 71413 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[0]
.sym 71417 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 71418 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 71419 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 71423 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 71424 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 71425 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1[0]
.sym 71426 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 71427 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 71428 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 71429 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 71430 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 71436 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 71437 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 71438 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 71439 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[0]
.sym 71440 soc.cpu.mem_rdata_q[19]
.sym 71441 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 71442 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 71443 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 71445 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[0]
.sym 71449 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 71450 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 71453 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[1]
.sym 71456 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 71457 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 71466 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 71467 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 71468 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 71470 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 71471 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 71474 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 71475 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 71478 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 71479 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 71482 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 71483 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 71484 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I2_I3[0]
.sym 71486 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 71487 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 71489 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 71490 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 71491 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 71492 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 71493 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 71494 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_I1[3]
.sym 71495 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_I1[2]
.sym 71497 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 71498 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 71499 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 71500 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 71503 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 71504 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 71505 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 71506 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 71509 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I2_I3[0]
.sym 71511 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 71515 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 71516 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 71517 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 71518 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 71521 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 71522 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 71523 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_I1[2]
.sym 71524 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_I1[3]
.sym 71528 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 71529 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 71533 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 71535 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 71541 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 71542 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 71546 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 71547 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1[1]
.sym 71548 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 71549 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 71550 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 71551 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 71552 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2[0]
.sym 71553 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2[1]
.sym 71560 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 71563 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 71564 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_I1_SB_LUT4_I3_O[2]
.sym 71565 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 71566 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 71567 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 71568 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 71571 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 71572 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 71573 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 71576 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 71580 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O[1]
.sym 71587 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2[1]
.sym 71588 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_I2[1]
.sym 71589 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O[3]
.sym 71590 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 71591 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 71592 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 71593 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 71594 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_I0[2]
.sym 71595 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 71596 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2[2]
.sym 71597 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I2[1]
.sym 71599 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I2_I3[0]
.sym 71600 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 71601 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I3[0]
.sym 71602 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 71604 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 71605 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 71606 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O[1]
.sym 71607 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 71609 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[2]
.sym 71610 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[0]
.sym 71615 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 71618 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 71621 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_I2[1]
.sym 71623 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[0]
.sym 71626 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I2[1]
.sym 71627 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 71628 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I3[0]
.sym 71629 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 71633 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I2_I3[0]
.sym 71634 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 71639 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 71640 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 71641 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O[3]
.sym 71645 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 71647 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 71650 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 71651 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 71652 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O[1]
.sym 71653 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 71656 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2[1]
.sym 71657 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_I0[2]
.sym 71658 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2[2]
.sym 71662 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 71663 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[2]
.sym 71664 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 71665 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 71667 clk$SB_IO_IN_$glb_clk
.sym 71682 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 71684 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 71685 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 71686 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 71687 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O[3]
.sym 71688 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 71690 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1[1]
.sym 71691 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 71692 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 71693 $PACKER_VCC_NET
.sym 71800 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 71801 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 71817 $PACKER_VCC_NET
.sym 71834 COMM[0]$SB_IO_OUT
.sym 71837 COMM[0]$SB_IO_OUT
.sym 71852 COMM[0]$SB_IO_OUT
.sym 71867 flash_io2_do
.sym 71869 flash_io2_oe
.sym 71870 DBG[0]$SB_IO_OUT
.sym 71873 $PACKER_VCC_NET
.sym 71877 DBG[0]$SB_IO_OUT
.sym 71878 $PACKER_VCC_NET
.sym 71880 flash_io2_do
.sym 71890 flash_io2_oe
.sym 71908 soc.spimemio.rd_addr[7]
.sym 71926 clk$SB_IO_IN
.sym 71937 iomem_wdata[0]
.sym 71938 iomem_wdata[2]
.sym 71939 flash_io0_do_SB_LUT4_O_I2[0]
.sym 71941 iomem_wdata[3]
.sym 71944 flash_io3_do_SB_LUT4_O_I2[1]
.sym 71945 soc.spimemio.config_do_SB_DFFESR_Q_E
.sym 71946 flash_io2_do_SB_LUT4_O_I2[1]
.sym 71947 iomem_wdata[1]
.sym 71948 flash_io0_do_SB_LUT4_O_I2[1]
.sym 71952 flash_io2_do_SB_LUT4_O_I2[0]
.sym 71954 flash_io0_do_SB_LUT4_O_I2[2]
.sym 71965 flash_io3_do_SB_LUT4_O_I2[0]
.sym 71967 flash_io0_do_SB_LUT4_O_I2[2]
.sym 71968 flash_io0_do_SB_LUT4_O_I2[1]
.sym 71970 flash_io0_do_SB_LUT4_O_I2[0]
.sym 71976 iomem_wdata[1]
.sym 71981 iomem_wdata[2]
.sym 71985 flash_io3_do_SB_LUT4_O_I2[1]
.sym 71986 flash_io3_do_SB_LUT4_O_I2[0]
.sym 71988 flash_io0_do_SB_LUT4_O_I2[2]
.sym 71991 flash_io2_do_SB_LUT4_O_I2[0]
.sym 71992 flash_io2_do_SB_LUT4_O_I2[1]
.sym 71993 flash_io0_do_SB_LUT4_O_I2[2]
.sym 71997 iomem_wdata[0]
.sym 72011 iomem_wdata[3]
.sym 72013 soc.spimemio.config_do_SB_DFFESR_Q_E
.sym 72014 clk$SB_IO_IN_$glb_clk
.sym 72015 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 72016 flash_io3_di
.sym 72018 clk$SB_IO_IN
.sym 72028 flash_clk_SB_LUT4_I3_O[2]
.sym 72031 flash_clk_SB_LUT4_I3_O[2]
.sym 72033 DBG[2]$SB_IO_OUT
.sym 72034 iomem_wdata[12]
.sym 72035 iomem_wdata[0]
.sym 72036 flash_io1_do_SB_LUT4_O_I2[0]
.sym 72038 iomem_wdata[2]
.sym 72039 iomem_wdata[1]
.sym 72040 iomem_wdata[4]
.sym 72043 iomem_wdata[4]
.sym 72052 flash_io3_di
.sym 72053 flash_io0_do
.sym 72058 $PACKER_VCC_NET
.sym 72070 flash_io3_di
.sym 72073 flash_io3_oe
.sym 72075 soc.spimemio.xfer.obuffer[6]
.sym 72079 flash_io3_oe_SB_LUT4_O_I1[0]
.sym 72083 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 72085 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 72099 soc.spimemio.xfer_io3_do
.sym 72109 soc.spimemio.xfer_io2_do
.sym 72112 soc.spimemio.xfer_io0_do
.sym 72113 soc.spimemio_cfgreg_do[22]
.sym 72114 soc.spimemio.xfer_io2_90
.sym 72116 UART_RX_SB_LUT4_I1_O[2]
.sym 72120 soc.spimemio.xfer_io0_90
.sym 72121 soc.spimemio.xfer_io3_90
.sym 72125 iomem_ready_SB_DFFESS_Q_D[1]
.sym 72128 flash_io1_oe_SB_LUT4_I1_I2[0]
.sym 72132 soc.spimemio.xfer_io3_do
.sym 72136 soc.spimemio.xfer_io2_do
.sym 72142 soc.spimemio.xfer_io3_do
.sym 72144 soc.spimemio_cfgreg_do[22]
.sym 72145 soc.spimemio.xfer_io3_90
.sym 72148 iomem_ready_SB_DFFESS_Q_D[1]
.sym 72149 flash_io1_oe_SB_LUT4_I1_I2[0]
.sym 72150 UART_RX_SB_LUT4_I1_O[2]
.sym 72154 soc.spimemio_cfgreg_do[22]
.sym 72155 soc.spimemio.xfer_io2_90
.sym 72157 soc.spimemio.xfer_io2_do
.sym 72166 soc.spimemio.xfer_io0_do
.sym 72168 soc.spimemio_cfgreg_do[22]
.sym 72169 soc.spimemio.xfer_io0_90
.sym 72175 soc.spimemio.xfer_io0_do
.sym 72177 clk$SB_IO_IN_$glb_clk
.sym 72197 iomem_wdata[8]
.sym 72199 iomem_addr[5]
.sym 72202 iomem_wdata[12]
.sym 72205 flash_io3_oe
.sym 72206 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 72208 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[0]
.sym 72220 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 72221 flash_io0_do_SB_LUT4_O_I2[2]
.sym 72224 flash_io0_oe_SB_LUT4_O_I0[1]
.sym 72225 iomem_wdata[10]
.sym 72226 flash_io3_oe_SB_LUT4_O_I1[2]
.sym 72233 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[1]
.sym 72234 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 72235 soc.spimemio.config_oe[2]
.sym 72236 iomem_wdata[11]
.sym 72238 soc.spimemio.config_oe_SB_DFFESR_Q_E
.sym 72241 soc.spimemio.xfer.obuffer[6]
.sym 72244 flash_io3_oe_SB_LUT4_O_I1[0]
.sym 72245 flash_io3_oe_SB_LUT4_O_I1[1]
.sym 72250 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 72255 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 72256 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 72260 flash_io0_oe_SB_LUT4_O_I0[1]
.sym 72261 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 72265 flash_io3_oe_SB_LUT4_O_I1[1]
.sym 72267 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[1]
.sym 72271 flash_io0_do_SB_LUT4_O_I2[2]
.sym 72272 soc.spimemio.config_oe[2]
.sym 72273 flash_io3_oe_SB_LUT4_O_I1[0]
.sym 72274 flash_io3_oe_SB_LUT4_O_I1[1]
.sym 72278 soc.spimemio.xfer.obuffer[6]
.sym 72279 flash_io3_oe_SB_LUT4_O_I1[1]
.sym 72283 flash_io0_do_SB_LUT4_O_I2[2]
.sym 72284 flash_io3_oe_SB_LUT4_O_I1[1]
.sym 72285 flash_io3_oe_SB_LUT4_O_I1[0]
.sym 72286 flash_io3_oe_SB_LUT4_O_I1[2]
.sym 72289 iomem_wdata[11]
.sym 72295 iomem_wdata[10]
.sym 72299 soc.spimemio.config_oe_SB_DFFESR_Q_E
.sym 72300 clk$SB_IO_IN_$glb_clk
.sym 72301 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 72314 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[1]
.sym 72315 flash_io0_do_SB_LUT4_O_I2[2]
.sym 72317 soc.spimemio.config_do_SB_DFFESR_Q_E
.sym 72319 soc.spimemio.dout_data[3]
.sym 72320 flash_io0_oe_SB_LUT4_O_I0[1]
.sym 72321 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[1]
.sym 72323 soc.spimemio.dout_data[0]
.sym 72324 soc.spimemio.dout_data[2]
.sym 72326 flash_io3_di
.sym 72327 $PACKER_VCC_NET
.sym 72328 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[2]
.sym 72332 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 72333 soc.spimemio.rd_inc
.sym 72334 flash_io3_oe_SB_LUT4_I1_O[0]
.sym 72335 soc.spimemio.din_valid_SB_DFFSR_Q_R
.sym 72336 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 72343 soc.spimemio.xfer.xfer_tag[0]
.sym 72346 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 72347 soc.spimemio.xfer.xfer_tag[2]
.sym 72348 soc.spimemio.xfer.xfer_tag[1]
.sym 72353 soc.spimemio.rd_inc_SB_DFFESR_Q_R[2]
.sym 72354 soc.spimemio.buffer_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 72355 soc.spimemio.buffer_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 72356 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[2]
.sym 72358 soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I1[0]
.sym 72359 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 72360 soc.spimemio.buffer_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 72366 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3[0]
.sym 72369 soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I1[2]
.sym 72371 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 72372 soc.spimemio.rd_valid_SB_LUT4_I3_1_I2_SB_LUT4_I2_O[3]
.sym 72378 soc.spimemio.xfer.xfer_tag[2]
.sym 72382 soc.spimemio.rd_inc_SB_DFFESR_Q_R[2]
.sym 72384 soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I1[2]
.sym 72385 soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I1[0]
.sym 72388 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 72389 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 72390 soc.spimemio.rd_valid_SB_LUT4_I3_1_I2_SB_LUT4_I2_O[3]
.sym 72391 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3[0]
.sym 72395 soc.spimemio.xfer.xfer_tag[0]
.sym 72400 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 72401 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 72402 soc.spimemio.rd_valid_SB_LUT4_I3_1_I2_SB_LUT4_I2_O[3]
.sym 72403 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 72406 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 72407 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 72408 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 72409 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[2]
.sym 72413 soc.spimemio.xfer.xfer_tag[1]
.sym 72418 soc.spimemio.buffer_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 72419 soc.spimemio.buffer_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 72420 soc.spimemio.buffer_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 72423 clk$SB_IO_IN_$glb_clk
.sym 72437 flash_csb$SB_IO_OUT
.sym 72438 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[2]
.sym 72439 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[2]
.sym 72441 soc.spimemio.rd_valid_SB_DFFESR_Q_E
.sym 72442 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 72445 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 72447 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 72448 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E
.sym 72449 soc.spimemio.rd_addr[3]
.sym 72452 UART_TX$SB_IO_OUT
.sym 72456 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 72460 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 72469 UART_RX_SB_LUT4_I1_O[2]
.sym 72470 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 72471 soc.spimemio.din_tag[2]
.sym 72473 soc.spimemio.rd_inc_SB_DFFESR_Q_R[2]
.sym 72475 soc.spimemio.rd_wait_SB_LUT4_I3_O[2]
.sym 72477 soc.spimemio.din_tag[0]
.sym 72481 soc.spimemio.din_tag[1]
.sym 72482 soc.spimemio.rd_valid_SB_LUT4_I3_1_O[1]
.sym 72483 iomem_wstrb[1]
.sym 72484 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[2]
.sym 72486 flash_io1_oe_SB_LUT4_I1_I2[0]
.sym 72489 soc.spimemio.rd_wait_SB_LUT4_I3_O[0]
.sym 72495 soc.spimemio_cfgreg_do[20]
.sym 72501 soc.spimemio.din_tag[0]
.sym 72505 iomem_wstrb[1]
.sym 72506 flash_io1_oe_SB_LUT4_I1_I2[0]
.sym 72507 UART_RX_SB_LUT4_I1_O[2]
.sym 72511 soc.spimemio.rd_wait_SB_LUT4_I3_O[2]
.sym 72514 soc.spimemio.rd_inc_SB_DFFESR_Q_R[2]
.sym 72524 soc.spimemio.din_tag[2]
.sym 72532 soc.spimemio.din_tag[1]
.sym 72541 soc.spimemio.rd_wait_SB_LUT4_I3_O[0]
.sym 72542 soc.spimemio.rd_valid_SB_LUT4_I3_1_O[1]
.sym 72544 soc.spimemio_cfgreg_do[20]
.sym 72545 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[2]
.sym 72546 clk$SB_IO_IN_$glb_clk
.sym 72547 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 72561 iomem_ready_SB_DFFESS_Q_D[1]
.sym 72563 UART_RX_SB_LUT4_I1_O[2]
.sym 72564 soc.spimemio.config_oe_SB_DFFESR_Q_E
.sym 72573 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[14]
.sym 72576 soc.simpleuart_reg_div_do[2]
.sym 72580 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 72581 soc.spimemio_cfgreg_do[20]
.sym 72591 soc.spimemio.rd_addr[4]
.sym 72609 soc.spimemio.rd_addr[3]
.sym 72610 soc.spimemio.rd_addr[8]
.sym 72612 soc.spimemio.rd_addr[7]
.sym 72613 soc.spimemio.rd_addr[2]
.sym 72614 soc.spimemio.rd_addr[2]
.sym 72615 soc.spimemio.rd_addr[6]
.sym 72617 soc.spimemio.rd_addr[9]
.sym 72620 soc.spimemio.rd_addr[5]
.sym 72621 $nextpnr_ICESTORM_LC_50$O
.sym 72623 soc.spimemio.rd_addr[2]
.sym 72627 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 72629 soc.spimemio.rd_addr[3]
.sym 72631 soc.spimemio.rd_addr[2]
.sym 72633 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 72636 soc.spimemio.rd_addr[4]
.sym 72637 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 72639 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[4]
.sym 72641 soc.spimemio.rd_addr[5]
.sym 72643 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 72645 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[5]
.sym 72647 soc.spimemio.rd_addr[6]
.sym 72649 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[4]
.sym 72651 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[6]
.sym 72654 soc.spimemio.rd_addr[7]
.sym 72655 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[5]
.sym 72657 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[7]
.sym 72659 soc.spimemio.rd_addr[8]
.sym 72661 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[6]
.sym 72663 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[8]
.sym 72666 soc.spimemio.rd_addr[9]
.sym 72667 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[7]
.sym 72683 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 72685 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 72686 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 72687 soc.spimemio.rd_addr[4]
.sym 72690 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 72691 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 72695 soc.spimemio.rd_addr[18]
.sym 72696 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[0]
.sym 72697 flash_io3_oe
.sym 72698 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 72699 soc.spimemio.rd_addr[2]
.sym 72700 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[16]
.sym 72701 soc.spimemio.rd_addr[6]
.sym 72702 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[17]
.sym 72703 flash_io1_oe
.sym 72704 soc.spimemio.dout_data[6]
.sym 72705 soc.spimemio.rd_addr[23]
.sym 72706 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[19]
.sym 72707 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[8]
.sym 72718 soc.spimemio.rd_addr[15]
.sym 72722 soc.spimemio.rd_addr[13]
.sym 72726 soc.spimemio.rd_addr[16]
.sym 72728 soc.spimemio.rd_addr[11]
.sym 72730 soc.spimemio.rd_addr[12]
.sym 72734 soc.spimemio.rd_addr[14]
.sym 72736 soc.spimemio.rd_addr[10]
.sym 72740 soc.spimemio.rd_addr[17]
.sym 72744 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[9]
.sym 72746 soc.spimemio.rd_addr[10]
.sym 72748 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[8]
.sym 72750 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[10]
.sym 72752 soc.spimemio.rd_addr[11]
.sym 72754 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[9]
.sym 72756 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[11]
.sym 72759 soc.spimemio.rd_addr[12]
.sym 72760 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[10]
.sym 72762 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[12]
.sym 72765 soc.spimemio.rd_addr[13]
.sym 72766 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[11]
.sym 72768 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[13]
.sym 72771 soc.spimemio.rd_addr[14]
.sym 72772 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[12]
.sym 72774 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[14]
.sym 72776 soc.spimemio.rd_addr[15]
.sym 72778 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[13]
.sym 72780 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[15]
.sym 72782 soc.spimemio.rd_addr[16]
.sym 72784 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[14]
.sym 72786 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[16]
.sym 72789 soc.spimemio.rd_addr[17]
.sym 72790 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[15]
.sym 72804 flash_io3_oe_SB_LUT4_I1_O[1]
.sym 72808 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 72809 flash_io0_oe_SB_LUT4_O_I0[1]
.sym 72813 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 72814 soc.spimemio.rd_addr[16]
.sym 72815 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[2]
.sym 72816 soc.spimemio.rd_wait_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_I3_O
.sym 72818 flash_io3_di
.sym 72819 $PACKER_VCC_NET
.sym 72821 soc.spimemio.rd_inc
.sym 72822 flash_io3_oe_SB_LUT4_I1_O[0]
.sym 72823 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[12]
.sym 72826 soc.spimemio.rd_addr[22]
.sym 72827 iomem_addr[20]
.sym 72828 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 72829 iomem_addr[20]
.sym 72830 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[16]
.sym 72841 soc.spimemio.rd_addr[20]
.sym 72847 soc.spimemio.rd_addr[19]
.sym 72849 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[14]
.sym 72850 soc.spimemio.rd_addr[21]
.sym 72851 iomem_addr[20]
.sym 72852 soc.spimemio.rd_addr[22]
.sym 72853 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[18]
.sym 72855 soc.spimemio.rd_addr[18]
.sym 72856 iomem_addr[16]
.sym 72865 soc.spimemio.rd_addr[23]
.sym 72867 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[17]
.sym 72870 soc.spimemio.rd_addr[18]
.sym 72871 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[16]
.sym 72873 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[18]
.sym 72876 soc.spimemio.rd_addr[19]
.sym 72877 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[17]
.sym 72879 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[19]
.sym 72882 soc.spimemio.rd_addr[20]
.sym 72883 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[18]
.sym 72885 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[20]
.sym 72887 soc.spimemio.rd_addr[21]
.sym 72889 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[19]
.sym 72891 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[21]
.sym 72893 soc.spimemio.rd_addr[22]
.sym 72895 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[20]
.sym 72897 $nextpnr_ICESTORM_LC_51$I3
.sym 72900 soc.spimemio.rd_addr[23]
.sym 72901 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[21]
.sym 72907 $nextpnr_ICESTORM_LC_51$I3
.sym 72910 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[14]
.sym 72911 iomem_addr[20]
.sym 72912 iomem_addr[16]
.sym 72913 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[18]
.sym 72932 iomem_addr[12]
.sym 72934 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 72935 iomem_addr[12]
.sym 72937 iomem_addr[14]
.sym 72938 soc.spimemio.rd_wait_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 72939 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[20]
.sym 72941 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 72951 UART_TX$SB_IO_OUT
.sym 72959 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[17]
.sym 72960 soc.spimemio.rd_addr[2]
.sym 72961 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 72963 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[4]
.sym 72965 soc.spimemio.rd_inc
.sym 72968 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[18]
.sym 72969 iomem_addr[5]
.sym 72971 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[21]
.sym 72973 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[5]
.sym 72976 iomem_addr[2]
.sym 72978 iomem_addr[14]
.sym 72980 iomem_addr[6]
.sym 72981 soc.spimemio.rd_inc
.sym 72982 iomem_addr[7]
.sym 72983 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[12]
.sym 72986 iomem_addr[23]
.sym 72987 iomem_addr[19]
.sym 72989 iomem_addr[20]
.sym 72991 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[5]
.sym 72992 soc.spimemio.rd_inc
.sym 72994 iomem_addr[7]
.sym 72997 iomem_addr[23]
.sym 72998 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[21]
.sym 72999 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[18]
.sym 73000 iomem_addr[20]
.sym 73003 iomem_addr[2]
.sym 73005 soc.spimemio.rd_addr[2]
.sym 73006 soc.spimemio.rd_inc
.sym 73009 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[4]
.sym 73010 iomem_addr[6]
.sym 73011 soc.spimemio.rd_inc
.sym 73016 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[17]
.sym 73017 iomem_addr[19]
.sym 73018 soc.spimemio.rd_inc
.sym 73021 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 73023 soc.spimemio.rd_inc
.sym 73024 iomem_addr[5]
.sym 73028 soc.spimemio.rd_inc
.sym 73029 iomem_addr[20]
.sym 73030 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[18]
.sym 73034 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[12]
.sym 73035 soc.spimemio.rd_inc
.sym 73036 iomem_addr[14]
.sym 73037 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O_$glb_ce
.sym 73038 clk$SB_IO_IN_$glb_clk
.sym 73052 soc.spimemio.rd_addr[8]
.sym 73055 iomem_wdata[6]
.sym 73056 soc.spimemio.rd_addr[21]
.sym 73060 flash_clk_SB_LUT4_I3_O[2]
.sym 73062 soc.spimemio.rd_addr[10]
.sym 73067 soc.spimemio_cfgreg_do[19]
.sym 73068 soc.simpleuart_reg_div_do[2]
.sym 73070 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 73071 flash_io0_oe_SB_LUT4_I0_I3[0]
.sym 73072 iomem_addr[23]
.sym 73074 soc.spimemio.rd_valid_SB_LUT4_I3_O[2]
.sym 73081 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 73082 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[14]
.sym 73083 iomem_addr[5]
.sym 73085 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 73086 soc.spimemio.rd_addr[5]
.sym 73087 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 73091 soc.spimemio.rd_inc
.sym 73092 flash_io2_oe
.sym 73093 soc.spimemio.rd_addr[22]
.sym 73094 iomem_addr[22]
.sym 73095 soc.spimemio.rd_addr[20]
.sym 73096 soc.spimemio.rd_addr[14]
.sym 73097 iomem_addr[20]
.sym 73098 iomem_addr[14]
.sym 73099 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 73100 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[0]
.sym 73102 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 73104 iomem_wstrb[2]
.sym 73105 UART_RX_SB_LUT4_I1_O[2]
.sym 73107 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 73108 flash_io1_oe_SB_LUT4_I1_I2[0]
.sym 73109 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 73110 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 73111 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 73112 iomem_addr[16]
.sym 73114 soc.spimemio.rd_addr[14]
.sym 73117 iomem_addr[14]
.sym 73120 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 73121 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 73122 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 73123 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 73126 iomem_addr[20]
.sym 73127 soc.spimemio.rd_addr[20]
.sym 73128 iomem_addr[22]
.sym 73129 soc.spimemio.rd_addr[22]
.sym 73133 flash_io2_oe
.sym 73135 flash_io1_oe_SB_LUT4_I1_I2[0]
.sym 73138 iomem_addr[5]
.sym 73139 soc.spimemio.rd_addr[5]
.sym 73140 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 73141 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[0]
.sym 73144 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 73145 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 73146 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 73147 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 73151 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[14]
.sym 73152 iomem_addr[16]
.sym 73153 soc.spimemio.rd_inc
.sym 73156 iomem_wstrb[2]
.sym 73157 flash_io1_oe_SB_LUT4_I1_I2[0]
.sym 73158 UART_RX_SB_LUT4_I1_O[2]
.sym 73160 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O_$glb_ce
.sym 73161 clk$SB_IO_IN_$glb_clk
.sym 73175 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[20]
.sym 73177 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 73178 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 73179 iomem_addr[5]
.sym 73180 iomem_addr[8]
.sym 73183 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 73184 iomem_addr[15]
.sym 73187 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 73188 flash_io1_oe_SB_LUT4_I1_I2[0]
.sym 73189 flash_io3_oe
.sym 73190 soc.simpleuart.recv_buf_valid
.sym 73191 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 73192 soc.spimemio.dout_data[6]
.sym 73193 soc.spimemio.dout_data[2]
.sym 73194 flash_io1_oe_SB_LUT4_I1_I2[0]
.sym 73195 flash_io1_oe
.sym 73196 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[0]
.sym 73198 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 73204 flash_io1_oe_SB_LUT4_I1_I2[0]
.sym 73206 iomem_wdata[18]
.sym 73207 flash_io2_oe_SB_LUT4_I3_O[0]
.sym 73208 iomem_addr[10]
.sym 73209 iomem_wdata[19]
.sym 73210 flash_io2_di
.sym 73212 flash_io2_oe_SB_LUT4_I3_O[1]
.sym 73215 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 73217 flash_io2_oe_SB_LUT4_I3_O[2]
.sym 73218 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 73220 flash_io1_oe_SB_LUT4_I1_I2[2]
.sym 73221 flash_io1_oe
.sym 73223 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 73224 flash_clk_SB_LUT4_I3_O[2]
.sym 73228 soc.simpleuart_reg_div_do[2]
.sym 73229 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 73231 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 73232 flash_clk_SB_LUT4_I3_O[2]
.sym 73234 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 73237 flash_io1_oe_SB_LUT4_I1_I2[0]
.sym 73238 flash_clk_SB_LUT4_I3_O[2]
.sym 73239 flash_io1_oe_SB_LUT4_I1_I2[2]
.sym 73240 flash_io1_oe
.sym 73244 iomem_wdata[18]
.sym 73249 flash_io2_di
.sym 73250 soc.simpleuart_reg_div_do[2]
.sym 73251 flash_io1_oe_SB_LUT4_I1_I2[0]
.sym 73252 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 73256 iomem_addr[10]
.sym 73261 flash_io2_oe_SB_LUT4_I3_O[2]
.sym 73262 flash_io2_oe_SB_LUT4_I3_O[0]
.sym 73263 flash_clk_SB_LUT4_I3_O[2]
.sym 73264 flash_io2_oe_SB_LUT4_I3_O[1]
.sym 73273 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 73274 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 73275 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 73276 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 73281 iomem_wdata[19]
.sym 73283 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 73284 clk$SB_IO_IN_$glb_clk
.sym 73285 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 73298 flash_io2_oe_SB_LUT4_I3_O[1]
.sym 73307 iomem_addr[17]
.sym 73309 iomem_wdata[1]
.sym 73310 flash_csb_SB_LUT4_I3_O[2]
.sym 73311 $PACKER_VCC_NET
.sym 73312 iomem_addr[11]
.sym 73313 iomem_addr[20]
.sym 73314 flash_io3_oe_SB_LUT4_I1_O[0]
.sym 73317 soc.simpleuart.send_dummy_SB_DFFESS_Q_E
.sym 73319 iomem_addr[20]
.sym 73328 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 73329 soc.simpleuart_reg_div_do[11]
.sym 73330 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 73331 iomem_ready_SB_DFFESS_Q_D[1]
.sym 73333 soc.simpleuart.recv_pattern[2]
.sym 73337 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I3_O[3]
.sym 73338 iomem_addr[11]
.sym 73339 iomem_addr[14]
.sym 73342 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1]
.sym 73343 flash_io3_oe_SB_LUT4_I1_I2[2]
.sym 73345 soc.simpleuart.recv_buf_data[2]
.sym 73346 flash_clk_SB_LUT4_I3_O[2]
.sym 73348 flash_io1_oe_SB_LUT4_I1_I2[0]
.sym 73349 flash_io3_oe
.sym 73350 soc.simpleuart.recv_buf_valid
.sym 73354 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 73356 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 73357 iomem_addr[13]
.sym 73360 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1]
.sym 73361 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 73362 soc.simpleuart_reg_div_do[11]
.sym 73363 soc.simpleuart.recv_buf_valid
.sym 73366 soc.simpleuart.recv_buf_valid
.sym 73367 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1]
.sym 73368 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I3_O[3]
.sym 73369 soc.simpleuart.recv_buf_data[2]
.sym 73374 soc.simpleuart.recv_pattern[2]
.sym 73378 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 73379 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 73381 iomem_ready_SB_DFFESS_Q_D[1]
.sym 73386 iomem_addr[11]
.sym 73390 iomem_addr[13]
.sym 73399 iomem_addr[14]
.sym 73402 flash_clk_SB_LUT4_I3_O[2]
.sym 73403 flash_io3_oe
.sym 73404 flash_io1_oe_SB_LUT4_I1_I2[0]
.sym 73405 flash_io3_oe_SB_LUT4_I1_I2[2]
.sym 73406 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 73407 clk$SB_IO_IN_$glb_clk
.sym 73408 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 73419 soc.mem_rdata[16]
.sym 73421 soc.simpleuart.recv_pattern[0]
.sym 73423 soc.simpleuart_reg_div_do[11]
.sym 73427 iomem_addr[14]
.sym 73429 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 73430 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1]
.sym 73436 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 73439 flash_clk_SB_LUT4_I3_O[2]
.sym 73441 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 73444 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 73451 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 73452 soc.simpleuart.recv_pattern[5]
.sym 73454 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 73455 soc.cpu.mem_rdata_SB_LUT4_O_13_I0_SB_LUT4_O_2_I2[2]
.sym 73456 soc.spimemio_cfgreg_do[19]
.sym 73457 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 73460 soc.simpleuart.recv_pattern[2]
.sym 73461 soc.simpleuart_reg_div_do[5]
.sym 73465 soc.simpleuart.recv_pattern[6]
.sym 73466 flash_clk_SB_LUT4_I3_O[2]
.sym 73468 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 73471 flash_io1_oe_SB_LUT4_I1_I2[0]
.sym 73476 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 73481 flash_csb$SB_IO_OUT
.sym 73483 soc.simpleuart.recv_pattern[5]
.sym 73489 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 73490 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 73491 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 73497 soc.simpleuart.recv_pattern[6]
.sym 73503 soc.simpleuart.recv_pattern[2]
.sym 73513 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 73514 soc.simpleuart_reg_div_do[5]
.sym 73515 flash_io1_oe_SB_LUT4_I1_I2[0]
.sym 73516 flash_csb$SB_IO_OUT
.sym 73519 flash_clk_SB_LUT4_I3_O[2]
.sym 73520 soc.cpu.mem_rdata_SB_LUT4_O_13_I0_SB_LUT4_O_2_I2[2]
.sym 73521 soc.spimemio_cfgreg_do[19]
.sym 73522 flash_io1_oe_SB_LUT4_I1_I2[0]
.sym 73529 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 73530 clk$SB_IO_IN_$glb_clk
.sym 73531 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 73544 soc.simpleuart.recv_pattern[4]
.sym 73546 soc.simpleuart.recv_pattern[2]
.sym 73550 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 73551 soc.cpu.mem_rdata_SB_LUT4_O_13_I0_SB_LUT4_O_2_I2[2]
.sym 73552 soc.spimemio.valid_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 73559 soc.spimemio.rd_valid_SB_LUT4_I3_O[2]
.sym 73560 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 73561 flash_io0_oe_SB_LUT4_I0_O[0]
.sym 73565 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O[3]
.sym 73573 soc.simpleuart.recv_pattern[4]
.sym 73574 soc.simpleuart.recv_buf_data[5]
.sym 73575 flash_csb_SB_LUT4_I3_O[0]
.sym 73576 soc.simpleuart.recv_pattern[1]
.sym 73577 soc.simpleuart.recv_pattern[3]
.sym 73578 flash_csb_SB_LUT4_I3_O[1]
.sym 73581 soc.simpleuart.recv_buf_data[1]
.sym 73582 flash_csb_SB_LUT4_I3_O[2]
.sym 73583 soc.simpleuart.recv_pattern[5]
.sym 73585 soc.simpleuart.recv_buf_data[4]
.sym 73590 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I3_O[3]
.sym 73591 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 73599 flash_clk_SB_LUT4_I3_O[2]
.sym 73600 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1]
.sym 73602 soc.simpleuart.recv_buf_valid
.sym 73607 soc.simpleuart.recv_pattern[1]
.sym 73612 soc.simpleuart.recv_pattern[5]
.sym 73618 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1]
.sym 73619 soc.simpleuart.recv_buf_data[5]
.sym 73620 soc.simpleuart.recv_buf_valid
.sym 73625 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1]
.sym 73626 soc.simpleuart.recv_buf_data[4]
.sym 73627 soc.simpleuart.recv_buf_valid
.sym 73632 soc.simpleuart.recv_pattern[4]
.sym 73637 soc.simpleuart.recv_pattern[3]
.sym 73642 soc.simpleuart.recv_buf_valid
.sym 73643 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I3_O[3]
.sym 73644 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1]
.sym 73645 soc.simpleuart.recv_buf_data[1]
.sym 73648 flash_clk_SB_LUT4_I3_O[2]
.sym 73649 flash_csb_SB_LUT4_I3_O[2]
.sym 73650 flash_csb_SB_LUT4_I3_O[1]
.sym 73651 flash_csb_SB_LUT4_I3_O[0]
.sym 73652 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 73653 clk$SB_IO_IN_$glb_clk
.sym 73654 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 73665 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 73675 flash_clk_SB_LUT4_I3_O[0]
.sym 73679 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 73680 soc.spimemio.dout_data[6]
.sym 73682 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[0]
.sym 73688 soc.simpleuart.recv_buf_valid
.sym 73689 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[0]
.sym 73690 soc.spimemio.dout_data[2]
.sym 73800 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2[1]
.sym 73806 flash_io3_oe_SB_LUT4_I1_O[0]
.sym 73807 soc.mem_rdata[19]
.sym 73810 $PACKER_VCC_NET
.sym 73812 flash_io1_oe_SB_LUT4_I1_O[0]
.sym 73821 iomem_ready
.sym 73824 soc.mem_valid
.sym 73826 iomem_ready_SB_LUT4_I3_I1[6]
.sym 73837 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 73850 soc.spimemio.dout_data[2]
.sym 73853 iomem_ready_SB_LUT4_I3_I1[6]
.sym 73854 iomem_ready
.sym 73855 soc.mem_valid
.sym 73861 soc.spimemio.dout_data[2]
.sym 73898 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 73899 clk$SB_IO_IN_$glb_clk
.sym 73917 iomem_ready
.sym 73919 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 73921 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 73923 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 73925 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 73929 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 73931 soc.mem_rdata[16]
.sym 73933 soc.mem_rdata[19]
.sym 73935 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 73943 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[0]
.sym 73944 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[3]
.sym 73945 flash_io1_oe_SB_LUT4_I1_O[1]
.sym 73946 flash_io1_oe_SB_LUT4_I1_O[3]
.sym 73947 flash_io3_oe_SB_LUT4_I1_O[3]
.sym 73948 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[1]
.sym 73952 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[0]
.sym 73954 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[3]
.sym 73955 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[1]
.sym 73956 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 73959 flash_clk_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 73961 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[0]
.sym 73963 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[3]
.sym 73966 flash_io3_oe_SB_LUT4_I1_O[0]
.sym 73967 flash_clk_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 73969 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 73971 flash_io3_oe_SB_LUT4_I1_O[1]
.sym 73972 flash_io1_oe_SB_LUT4_I1_O[0]
.sym 73973 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[1]
.sym 73975 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[1]
.sym 73976 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[3]
.sym 73977 flash_clk_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 73978 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[0]
.sym 73981 flash_io3_oe_SB_LUT4_I1_O[3]
.sym 73982 flash_clk_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 73983 flash_io3_oe_SB_LUT4_I1_O[0]
.sym 73984 flash_io3_oe_SB_LUT4_I1_O[1]
.sym 73987 flash_io1_oe_SB_LUT4_I1_O[3]
.sym 73988 flash_io1_oe_SB_LUT4_I1_O[1]
.sym 73989 flash_clk_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 73990 flash_io1_oe_SB_LUT4_I1_O[0]
.sym 73993 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 73994 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 74005 flash_clk_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 74006 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[1]
.sym 74007 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[0]
.sym 74008 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[3]
.sym 74017 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[0]
.sym 74018 flash_clk_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 74019 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[3]
.sym 74020 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[1]
.sym 74036 soc.cpu.mem_rdata_SB_LUT4_O_14_I0[3]
.sym 74038 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[3]
.sym 74041 soc.spimemio.config_en_SB_LUT4_I1_O[3]
.sym 74042 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 74043 flash_io3_oe_SB_LUT4_I1_O[3]
.sym 74046 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 74049 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 74065 soc.spimem_rdata[5]
.sym 74067 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 74068 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 74069 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 74076 soc.spimemio.dout_data[5]
.sym 74079 soc.cpu.mem_rdata_SB_LUT4_O_10_I3[0]
.sym 74098 soc.spimem_rdata[5]
.sym 74099 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 74100 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 74101 soc.cpu.mem_rdata_SB_LUT4_O_10_I3[0]
.sym 74117 soc.spimemio.dout_data[5]
.sym 74144 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 74145 clk$SB_IO_IN_$glb_clk
.sym 74165 soc.spimem_rdata[22]
.sym 74177 soc.cpu.mem_state_SB_DFFESR_Q_R
.sym 74180 soc.spimemio.dout_data[6]
.sym 74198 soc.spimemio.buffer[5]
.sym 74199 soc.spimemio.buffer[6]
.sym 74203 soc.spimemio.buffer[23]
.sym 74222 soc.spimemio.buffer[5]
.sym 74245 soc.spimemio.buffer[6]
.sym 74252 soc.spimemio.buffer[23]
.sym 74267 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O_$glb_ce
.sym 74268 clk$SB_IO_IN_$glb_clk
.sym 74286 soc.spimemio.buffer[5]
.sym 74291 soc.spimemio.buffer[23]
.sym 74295 soc.mem_rdata[19]
.sym 74298 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[0]
.sym 74302 $PACKER_VCC_NET
.sym 74322 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 74340 soc.spimemio.dout_data[6]
.sym 74365 soc.spimemio.dout_data[6]
.sym 74390 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 74391 clk$SB_IO_IN_$glb_clk
.sym 74406 soc.mem_rdata[20]
.sym 74412 flash_clk_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 74423 soc.mem_rdata[16]
.sym 74427 soc.mem_rdata[29]
.sym 74434 soc.cpu.mem_state[0]
.sym 74436 soc.cpu.mem_state_SB_DFFESR_Q_E
.sym 74440 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[2]
.sym 74442 soc.cpu.mem_state[0]
.sym 74444 UART_RX_SB_LUT4_I1_O[2]
.sym 74447 soc.cpu.mem_state[1]
.sym 74451 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 74452 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 74454 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 74455 soc.cpu.mem_la_read_SB_LUT4_O_I2[0]
.sym 74456 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 74458 soc.cpu.instr_sll_SB_LUT4_I0_O[2]
.sym 74460 soc.cpu.mem_do_rinst
.sym 74462 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 74463 soc.cpu.mem_state_SB_DFFESR_Q_R
.sym 74465 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[3]
.sym 74467 soc.cpu.mem_state[1]
.sym 74468 soc.cpu.mem_state[0]
.sym 74469 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 74470 soc.cpu.instr_sll_SB_LUT4_I0_O[2]
.sym 74479 soc.cpu.mem_state[0]
.sym 74480 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 74481 soc.cpu.mem_state[1]
.sym 74482 soc.cpu.mem_do_rinst
.sym 74485 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 74491 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[2]
.sym 74492 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 74493 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[3]
.sym 74494 soc.cpu.mem_la_read_SB_LUT4_O_I2[0]
.sym 74497 soc.cpu.instr_sll_SB_LUT4_I0_O[2]
.sym 74498 soc.cpu.mem_state[1]
.sym 74499 soc.cpu.mem_state[0]
.sym 74500 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 74509 UART_RX_SB_LUT4_I1_O[2]
.sym 74510 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 74511 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 74512 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 74513 soc.cpu.mem_state_SB_DFFESR_Q_E
.sym 74514 clk$SB_IO_IN_$glb_clk
.sym 74515 soc.cpu.mem_state_SB_DFFESR_Q_R
.sym 74530 soc.cpu.mem_state[1]
.sym 74531 soc.cpu.mem_la_secondword_SB_DFFESR_Q_E
.sym 74532 soc.cpu.mem_state_SB_DFFESR_Q_E
.sym 74536 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[2]
.sym 74540 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 74549 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 74550 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 74557 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 74558 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 74562 soc.mem_rdata[19]
.sym 74564 soc.mem_rdata[21]
.sym 74566 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 74570 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[0]
.sym 74573 soc.cpu.mem_rdata_q[16]
.sym 74574 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[2]
.sym 74575 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 74578 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 74580 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 74581 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 74582 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 74586 soc.mem_rdata[16]
.sym 74588 soc.cpu.mem_rdata_q[19]
.sym 74590 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 74591 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 74592 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 74593 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 74596 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 74598 soc.mem_rdata[21]
.sym 74599 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[0]
.sym 74602 soc.cpu.mem_rdata_q[19]
.sym 74603 soc.mem_rdata[19]
.sym 74604 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 74605 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 74608 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[2]
.sym 74614 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[0]
.sym 74615 soc.mem_rdata[21]
.sym 74616 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 74617 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 74620 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 74621 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 74622 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 74633 soc.cpu.mem_rdata_q[16]
.sym 74634 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 74635 soc.mem_rdata[16]
.sym 74636 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 74637 clk$SB_IO_IN_$glb_clk
.sym 74651 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3[1]
.sym 74654 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[2]
.sym 74657 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 74659 soc.mem_rdata[21]
.sym 74663 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 74664 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 74665 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[0]
.sym 74667 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 74671 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 74673 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 74681 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 74683 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 74684 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 74685 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 74687 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 74688 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 74689 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 74690 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 74691 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 74692 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 74693 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 74694 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 74695 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 74697 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 74698 soc.mem_rdata[16]
.sym 74699 soc.mem_rdata[29]
.sym 74700 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 74701 soc.cpu.mem_rdata_q[16]
.sym 74707 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 74708 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[0]
.sym 74710 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 74714 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 74715 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 74716 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 74719 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 74720 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 74721 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 74722 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 74725 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 74726 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[0]
.sym 74727 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 74733 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 74734 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 74737 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 74738 soc.mem_rdata[29]
.sym 74739 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 74740 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 74743 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 74744 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 74745 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 74746 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 74749 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 74750 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 74751 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 74752 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 74755 soc.cpu.mem_rdata_q[16]
.sym 74756 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 74757 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 74758 soc.mem_rdata[16]
.sym 74774 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 74777 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 74778 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O[1]
.sym 74780 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 74781 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 74782 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 74784 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[2]
.sym 74785 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 74786 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 74789 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 74793 $PACKER_VCC_NET
.sym 74794 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[0]
.sym 74796 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 74797 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 74805 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 74806 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 74808 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 74809 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 74810 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 74811 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 74812 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 74813 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 74814 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[1]
.sym 74815 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 74819 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 74821 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 74822 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 74827 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 74830 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 74832 soc.mem_rdata[25]
.sym 74833 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 74834 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 74836 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 74837 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 74838 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 74839 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 74842 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 74843 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 74844 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 74845 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 74848 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[1]
.sym 74850 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 74851 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 74854 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 74855 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 74856 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 74857 soc.mem_rdata[25]
.sym 74860 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 74861 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 74862 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 74863 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 74866 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 74867 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 74868 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 74869 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 74874 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 74880 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 74882 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 74883 clk$SB_IO_IN_$glb_clk
.sym 74898 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 74899 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 74901 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 74902 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 74904 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 74907 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 74910 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 74916 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 74920 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[2]
.sym 74926 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 74928 soc.cpu.mem_rdata_q[19]
.sym 74929 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 74931 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3[1]
.sym 74932 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 74933 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 74934 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 74937 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[1]
.sym 74938 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 74939 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 74940 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 74941 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 74943 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 74948 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 74950 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_I3[0]
.sym 74951 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 74952 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 74956 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[1]
.sym 74957 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 74965 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 74966 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 74967 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 74968 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[1]
.sym 74971 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 74974 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 74977 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 74978 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 74979 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 74980 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 74984 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 74985 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 74986 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[1]
.sym 74989 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_I3[0]
.sym 74990 soc.cpu.mem_rdata_q[19]
.sym 74991 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 74992 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 75001 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 75002 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 75003 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3[1]
.sym 75020 soc.cpu.mem_rdata_q[16]
.sym 75021 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 75024 soc.cpu.mem_rdata_q[19]
.sym 75026 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 75027 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 75028 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 75029 soc.cpu.mem_16bit_buffer[12]
.sym 75034 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 75035 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 75037 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 75042 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 75043 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O[2]
.sym 75051 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 75052 soc.cpu.mem_rdata_q_SB_DFF_Q_10_D_SB_LUT4_O_I2[2]
.sym 75055 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2[0]
.sym 75056 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 75057 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_I0[2]
.sym 75059 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[1]
.sym 75062 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O[1]
.sym 75063 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 75065 soc.cpu.mem_rdata_q_SB_DFF_Q_10_D_SB_LUT4_O_I0[0]
.sym 75068 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 75073 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O[2]
.sym 75076 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 75078 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I1_I2[2]
.sym 75079 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2[1]
.sym 75080 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[2]
.sym 75082 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[2]
.sym 75085 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_I0[2]
.sym 75088 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 75089 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I1_I2[2]
.sym 75091 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 75095 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 75096 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 75097 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[1]
.sym 75106 soc.cpu.mem_rdata_q_SB_DFF_Q_10_D_SB_LUT4_O_I0[0]
.sym 75107 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 75108 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 75109 soc.cpu.mem_rdata_q_SB_DFF_Q_10_D_SB_LUT4_O_I2[2]
.sym 75112 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2[1]
.sym 75113 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2[0]
.sym 75118 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 75119 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O[2]
.sym 75120 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O[1]
.sym 75121 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_I0[2]
.sym 75129 clk$SB_IO_IN_$glb_clk
.sym 75143 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_I0[2]
.sym 75144 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[2]
.sym 75145 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 75147 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[1]
.sym 75149 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 75151 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 75154 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 75155 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 75156 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 75158 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 75161 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 75165 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 75172 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_I1_SB_LUT4_I3_O[2]
.sym 75173 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 75174 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 75177 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]
.sym 75178 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 75180 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O[2]
.sym 75181 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 75182 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 75184 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 75185 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 75186 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 75188 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 75189 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 75192 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 75193 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 75194 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I3[0]
.sym 75196 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 75197 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 75200 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_I0[0]
.sym 75201 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 75202 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 75203 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O[2]
.sym 75205 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 75206 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 75207 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 75208 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 75211 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 75213 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 75217 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 75218 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O[2]
.sym 75219 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 75220 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 75229 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_I1_SB_LUT4_I3_O[2]
.sym 75230 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 75231 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I3[0]
.sym 75236 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O[2]
.sym 75237 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]
.sym 75238 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 75241 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 75242 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_I0[0]
.sym 75243 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 75247 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 75248 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 75249 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 75250 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 75266 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 75267 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 75272 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 75273 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 75274 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 75276 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_I1_SB_LUT4_I3_O[2]
.sym 75285 $PACKER_VCC_NET
.sym 75296 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_I1_SB_LUT4_I3_O[2]
.sym 75297 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I2[1]
.sym 75298 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 75299 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 75300 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 75301 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 75302 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 75303 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 75305 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1[0]
.sym 75307 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 75309 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I3[0]
.sym 75310 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 75313 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 75314 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 75315 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 75316 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 75317 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O[1]
.sym 75319 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 75320 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 75322 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 75323 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 75324 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 75326 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[1]
.sym 75328 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 75329 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1[0]
.sym 75330 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 75334 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 75335 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I2[1]
.sym 75336 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 75337 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 75340 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 75341 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 75342 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 75343 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 75346 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_I1_SB_LUT4_I3_O[2]
.sym 75348 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I3[0]
.sym 75352 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O[1]
.sym 75354 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 75355 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 75358 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 75359 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 75360 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 75361 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 75364 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 75365 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 75366 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[1]
.sym 75367 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 75370 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 75371 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 75372 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 75373 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I2[1]
.sym 75375 clk$SB_IO_IN_$glb_clk
.sym 75390 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 75391 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 75393 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 75394 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 75396 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 75403 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 75418 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 75420 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 75421 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 75422 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 75424 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 75426 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 75428 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 75429 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I2[2]
.sym 75430 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 75431 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 75432 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 75433 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[2]
.sym 75434 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 75436 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I2[1]
.sym 75438 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 75439 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_I0[2]
.sym 75440 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2[0]
.sym 75441 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2[1]
.sym 75447 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 75451 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I2[1]
.sym 75452 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_I0[2]
.sym 75453 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I2[2]
.sym 75454 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 75457 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 75458 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I2[1]
.sym 75460 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 75463 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 75465 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 75469 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_I0[2]
.sym 75470 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 75471 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 75472 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 75475 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 75476 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 75477 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 75478 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 75481 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2[1]
.sym 75482 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2[0]
.sym 75487 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 75488 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 75489 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 75490 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 75493 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_I0[2]
.sym 75494 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[2]
.sym 75495 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 75496 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 75498 clk$SB_IO_IN_$glb_clk
.sym 75514 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 75516 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 75520 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 75523 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 75528 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_O
.sym 75531 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 75697 clk$SB_IO_IN
.sym 75698 flash_io3_do
.sym 75700 flash_io3_oe
.sym 75704 $PACKER_VCC_NET
.sym 75710 flash_io3_oe
.sym 75712 $PACKER_VCC_NET
.sym 75718 flash_io3_do
.sym 75721 clk$SB_IO_IN
.sym 75724 flash_io1_do_SB_LUT4_O_I2[1]
.sym 75726 flash_io1_do
.sym 75727 soc.spimemio.xfer_io1_90
.sym 75728 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 75800 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 75801 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 75802 soc.spimemio.xfer.count[3]
.sym 75803 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 75804 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[2]
.sym 75805 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E[1]
.sym 75806 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 75838 flash_csb_SB_LUT4_I3_O[2]
.sym 75839 flash_csb_SB_LUT4_I3_O[2]
.sym 75844 flash_io1_do
.sym 75867 flash_io0_do_SB_LUT4_O_I2[2]
.sym 75874 soc.spimemio.xfer_io1_do
.sym 75878 soc.spimemio.xfer.count_SB_DFFESR_Q_E
.sym 75889 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 75890 soc.spimemio_cfgreg_do[22]
.sym 75891 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[1]
.sym 75894 soc.spimemio.din_valid_SB_LUT4_I3_O[2]
.sym 75895 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 75937 soc.spimemio.config_clk
.sym 75938 soc.spimemio.xfer.count_SB_DFFESR_Q_E
.sym 75939 soc.spimemio.xfer_io1_do
.sym 75940 soc.spimemio.config_csb
.sym 75941 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_E
.sym 75942 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[2]
.sym 75943 flash_clk$SB_IO_OUT
.sym 75944 soc.spimemio.xfer_resetn_SB_LUT4_I3_2_I1[0]
.sym 75980 iomem_wdata[15]
.sym 75981 flash_io0_do
.sym 75984 flash_io3_oe_SB_LUT4_I1_O[0]
.sym 75986 iomem_addr[8]
.sym 75988 iomem_wdata[9]
.sym 75991 iomem_wdata[5]
.sym 75992 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_E
.sym 75993 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 75996 flash_clk$SB_IO_OUT
.sym 76001 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 76039 flash_io3_oe_SB_LUT4_O_I1[0]
.sym 76040 soc.spimemio.xfer_csb
.sym 76041 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 76042 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 76043 flash_csb$SB_IO_OUT
.sym 76044 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 76045 flash_io1_oe_SB_LUT4_O_I0[0]
.sym 76046 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 76081 flash_io0_di
.sym 76082 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 76087 flash_io1_di
.sym 76089 soc.spimemio.dout_data[0]
.sym 76092 iomem_addr[8]
.sym 76093 flash_io0_do_SB_LUT4_O_I2[2]
.sym 76095 UART_RX_SB_LUT4_I1_O[2]
.sym 76097 flash_io0_do_SB_LUT4_O_I2[2]
.sym 76101 flash_clk$SB_IO_OUT
.sym 76142 flash_io0_oe_SB_LUT4_O_I0[0]
.sym 76143 flash_io1_oe
.sym 76146 flash_io0_oe
.sym 76147 flash_io1_oe_SB_LUT4_O_I0[2]
.sym 76148 flash_io0_oe_SB_LUT4_O_I0[2]
.sym 76186 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 76188 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 76190 flash_io3_oe_SB_LUT4_O_I1[0]
.sym 76192 soc.spimemio.xfer.obuffer[6]
.sym 76195 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 76197 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3[0]
.sym 76198 flash_io0_oe
.sym 76202 iomem_wdata[8]
.sym 76203 iomem_wdata[4]
.sym 76204 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3[0]
.sym 76246 soc.spimemio.din_valid
.sym 76285 iomem_wdata[9]
.sym 76289 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 76296 flash_io1_oe
.sym 76298 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 76299 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 76302 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 76304 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 76305 soc.spimemio.buffer_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 76306 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 76308 soc.spimemio_cfgreg_do[21]
.sym 76345 soc.spimemio.xfer.last_fetch
.sym 76346 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 76347 soc.spimemio.buffer_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 76350 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O[3]
.sym 76352 soc.spimemio.xfer.last_fetch_SB_DFFSS_Q_S
.sym 76388 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 76389 soc.spimemio.din_data[5]
.sym 76397 soc.spimemio.din_valid_SB_DFFSR_Q_R
.sym 76398 soc.spimemio.dout_data[1]
.sym 76399 iomem_wdata[5]
.sym 76403 soc.spimemio.dout_data[5]
.sym 76406 soc.spimemio.dout_data[3]
.sym 76447 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 76448 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[3]
.sym 76449 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 76450 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O[2]
.sym 76451 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3[3]
.sym 76452 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2[1]
.sym 76453 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 76454 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 76494 soc.spimemio.xfer.last_fetch_SB_DFFSS_Q_S
.sym 76500 soc.spimemio.xfer.last_fetch_SB_DFFSS_Q_S
.sym 76502 flash_clk$SB_IO_OUT
.sym 76503 UART_RX_SB_LUT4_I1_O[2]
.sym 76504 iomem_addr[20]
.sym 76505 flash_io0_do_SB_LUT4_O_I2[2]
.sym 76506 soc.spimemio.dout_data[3]
.sym 76508 iomem_addr[19]
.sym 76509 iomem_addr[21]
.sym 76511 soc.spimemio.dout_data[1]
.sym 76512 iomem_addr[18]
.sym 76549 soc.spimemio.rd_addr[10]
.sym 76550 soc.spimemio.rd_addr[15]
.sym 76551 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 76552 soc.spimemio.rd_addr[23]
.sym 76553 soc.spimemio.rd_addr[8]
.sym 76554 soc.spimemio.rd_addr[21]
.sym 76555 soc.spimemio.rd_addr[18]
.sym 76556 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[3]
.sym 76591 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[14]
.sym 76592 flash_io0_di
.sym 76593 iomem_addr[13]
.sym 76596 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 76597 soc.spimemio_cfgreg_do[20]
.sym 76598 flash_io1_di
.sym 76599 soc.spimemio_cfgreg_do[17]
.sym 76600 soc.spimemio_cfgreg_do[19]
.sym 76601 iomem_addr[16]
.sym 76603 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 76604 iomem_wdata[4]
.sym 76606 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[13]
.sym 76607 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[12]
.sym 76608 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3[0]
.sym 76609 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[13]
.sym 76612 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[8]
.sym 76614 soc.simpleuart.send_dummy_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 76651 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 76652 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3[3]
.sym 76653 soc.spimemio.rd_addr[22]
.sym 76654 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 76655 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 76656 soc.spimemio.rd_valid_SB_LUT4_I3_O[1]
.sym 76657 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 76658 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 76694 soc.spimemio.rd_addr[18]
.sym 76695 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[19]
.sym 76696 soc.spimemio.rd_addr[23]
.sym 76697 iomem_addr[6]
.sym 76699 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[16]
.sym 76701 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[17]
.sym 76703 iomem_addr[7]
.sym 76706 soc.spimemio.dout_data[2]
.sym 76708 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[21]
.sym 76710 soc.spimemio.rd_valid_SB_LUT4_I3_O[0]
.sym 76712 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 76715 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 76716 soc.spimemio_cfgreg_do[21]
.sym 76753 soc.simpleuart.send_pattern[6]
.sym 76754 soc.simpleuart.send_pattern[2]
.sym 76755 soc.simpleuart.send_pattern[8]
.sym 76756 UART_TX$SB_IO_OUT
.sym 76757 soc.simpleuart.send_pattern[3]
.sym 76758 soc.simpleuart.send_pattern[4]
.sym 76759 soc.simpleuart.send_pattern[5]
.sym 76760 soc.simpleuart.send_pattern[1]
.sym 76798 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 76799 soc.spimemio.rd_inc
.sym 76802 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 76806 soc.spimemio.rd_addr[22]
.sym 76807 iomem_wdata[5]
.sym 76808 iomem_addr[23]
.sym 76810 soc.spimemio.dout_data[3]
.sym 76811 soc.spimemio.dout_data[5]
.sym 76859 soc.simpleuart.recv_pattern[0]
.sym 76898 flash_clk_SB_LUT4_I3_O[2]
.sym 76900 UART_TX$SB_IO_OUT
.sym 76901 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 76907 flash_clk_SB_LUT4_I3_O[2]
.sym 76909 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 76911 flash_clk$SB_IO_OUT
.sym 76912 soc.simpleuart_reg_div_do[4]
.sym 76914 soc.spimemio.dout_data[3]
.sym 76915 soc.spimemio.dout_data[1]
.sym 76916 UART_RX_SB_LUT4_I1_O[2]
.sym 76917 flash_io0_do_SB_LUT4_O_I2[2]
.sym 76957 soc.simpleuart.recv_pattern[3]
.sym 76958 soc.simpleuart.recv_pattern[2]
.sym 76960 flash_clk_SB_LUT4_I3_O[1]
.sym 76963 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 76964 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 77008 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 77009 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O[3]
.sym 77016 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 77018 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 77060 flash_clk_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 77061 soc.simpleuart.send_dummy_SB_LUT4_I1_O[0]
.sym 77063 soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 77064 soc.simpleuart.send_dummy_SB_LUT4_I3_O[1]
.sym 77065 soc.simpleuart.send_dummy
.sym 77103 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 77106 flash_io1_oe_SB_LUT4_I1_I2[0]
.sym 77110 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 77111 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[0]
.sym 77114 soc.spimemio.rd_valid_SB_LUT4_I3_O[0]
.sym 77115 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1]
.sym 77116 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[0]
.sym 77120 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 77121 iomem_ready_SB_LUT4_I3_I1[6]
.sym 77122 soc.spimemio.dout_data[2]
.sym 77123 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 77161 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2[1]
.sym 77162 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 77164 soc.spimem_rdata[8]
.sym 77165 soc.spimem_rdata[2]
.sym 77166 soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 77167 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[2]
.sym 77168 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 77203 flash_clk_SB_LUT4_I3_O[2]
.sym 77206 flash_io1_oe_SB_LUT4_I1_O[0]
.sym 77211 soc.simpleuart.send_dummy_SB_DFFESS_Q_E
.sym 77215 soc.spimemio.dout_data[5]
.sym 77219 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 77220 iomem_rdata_SB_LUT4_I3_O[0]
.sym 77223 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 77226 soc.spimemio.dout_data[3]
.sym 77263 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 77264 flash_io0_oe_SB_LUT4_I0_O[3]
.sym 77265 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 77266 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 77267 soc.mem_rdata[18]
.sym 77268 iomem_ready
.sym 77269 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 77270 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 77308 flash_clk_SB_LUT4_I3_O[2]
.sym 77314 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 77317 soc.cpu.mem_valid_SB_LUT4_I2_O[3]
.sym 77319 soc.spimemio.dout_data[1]
.sym 77320 flash_clk_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 77321 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 77322 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 77324 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 77326 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 77327 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 77328 UART_RX_SB_LUT4_I1_O[2]
.sym 77365 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 77366 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[3]
.sym 77367 flash_io1_oe_SB_LUT4_I1_O[3]
.sym 77368 iomem_rdata_SB_LUT4_I3_O[3]
.sym 77369 soc.cpu.mem_rdata_SB_LUT4_O_14_I0[3]
.sym 77370 soc.cpu.mem_rdata_SB_LUT4_O_12_I0[3]
.sym 77371 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[3]
.sym 77372 soc.spimemio.buffer[21]
.sym 77409 flash_io0_oe_SB_LUT4_I0_O[0]
.sym 77411 soc.spimemio.rd_valid_SB_LUT4_I3_O[2]
.sym 77414 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 77423 soc.mem_rdata[18]
.sym 77424 iomem_rdata_SB_DFFESR_Q_R[1]
.sym 77468 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 77469 soc.spimem_rdata[15]
.sym 77470 soc.spimem_rdata[12]
.sym 77471 soc.spimem_rdata[20]
.sym 77472 soc.spimem_rdata[21]
.sym 77473 soc.spimem_rdata[22]
.sym 77474 soc.spimem_rdata[9]
.sym 77518 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 77526 iomem_rdata_SB_DFFESR_Q_R[0]
.sym 77527 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 77529 iomem_rdata_SB_DFFESR_Q_R[0]
.sym 77574 soc.spimemio.buffer[5]
.sym 77624 soc.mem_rdata[26]
.sym 77625 soc.mem_rdata[30]
.sym 77626 soc.cpu.mem_state[0]
.sym 77627 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 77629 soc.mem_rdata[20]
.sym 77632 soc.cpu.mem_state[1]
.sym 77671 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 77672 soc.cpu.mem_la_firstword_reg
.sym 77673 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3[3]
.sym 77674 iomem_rdata_SB_DFFESR_Q_E
.sym 77675 soc.cpu.mem_la_firstword_reg_SB_DFFSR_Q_D[1]
.sym 77676 soc.cpu.last_mem_valid
.sym 77677 soc.cpu.mem_valid_SB_DFFESR_Q_E
.sym 77678 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[1]
.sym 77716 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 77720 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 77725 soc.mem_rdata[22]
.sym 77726 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 77731 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 77734 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 77773 iomem_rdata
.sym 77778 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 77780 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[2]
.sym 77818 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 77820 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 77827 soc.mem_rdata[18]
.sym 77828 iomem_rdata_SB_DFFESR_Q_R[1]
.sym 77835 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 77838 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O[1]
.sym 77875 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 77876 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 77877 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 77878 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 77879 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3[1]
.sym 77880 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 77881 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 77882 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 77922 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[2]
.sym 77932 gpio_in[0]
.sym 77933 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 77934 soc.mem_rdata[27]
.sym 77935 soc.cpu.mem_16bit_buffer[1]
.sym 77937 iomem_rdata_SB_DFFESR_Q_R[0]
.sym 77939 soc.cpu.mem_16bit_buffer[0]
.sym 77977 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 77978 soc.cpu.mem_16bit_buffer[1]
.sym 77979 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 77980 soc.cpu.mem_16bit_buffer[0]
.sym 77981 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 77982 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O[1]
.sym 77983 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 77984 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 78019 soc.mem_rdata[19]
.sym 78025 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 78032 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 78033 soc.mem_rdata[20]
.sym 78037 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 78040 soc.mem_rdata[26]
.sym 78041 soc.mem_rdata[30]
.sym 78079 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 78080 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 78081 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 78082 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I2[1]
.sym 78083 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 78084 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 78085 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I2[1]
.sym 78086 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 78130 soc.mem_rdata[16]
.sym 78133 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 78134 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 78135 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[0]
.sym 78136 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 78139 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O[1]
.sym 78140 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 78141 soc.mem_rdata[29]
.sym 78181 soc.cpu.mem_rdata_q[17]
.sym 78182 soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1[0]
.sym 78183 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 78184 soc.cpu.mem_rdata_q[18]
.sym 78185 soc.cpu.mem_rdata_q[16]
.sym 78186 soc.cpu.mem_rdata_q[19]
.sym 78187 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1[0]
.sym 78188 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[0]
.sym 78225 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 78232 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 78235 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O[1]
.sym 78236 soc.cpu.mem_rdata_q[16]
.sym 78237 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 78238 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 78243 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 78244 soc.cpu.mem_rdata_q[17]
.sym 78246 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 78283 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 78284 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 78285 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 78286 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 78287 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_I0[2]
.sym 78288 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 78289 soc.cpu.mem_rdata_q_SB_DFF_Q_10_D_SB_LUT4_O_I0[2]
.sym 78290 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 78325 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 78330 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[0]
.sym 78332 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 78335 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 78336 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 78338 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_I0[2]
.sym 78339 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 78341 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 78342 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 78344 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 78347 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 78385 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_I1_SB_LUT4_I3_O[2]
.sym 78386 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 78387 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 78388 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 78389 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 78390 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 78391 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 78392 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 78433 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 78438 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 78441 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 78443 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_I0[2]
.sym 78444 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 78445 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 78446 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 78447 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I2[3]
.sym 78449 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[1]
.sym 78487 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O[2]
.sym 78488 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 78489 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1[2]
.sym 78490 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1[0]
.sym 78491 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 78492 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 78493 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 78494 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 78529 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 78531 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 78535 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_I0[0]
.sym 78537 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 78543 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 78547 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 78548 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 78551 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_I1[2]
.sym 78552 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]
.sym 78589 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I0[1]
.sym 78590 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 78591 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 78592 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 78593 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1[3]
.sym 78594 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 78595 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 78596 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O[1]
.sym 78631 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 78633 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 78638 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O[2]
.sym 78639 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 78644 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_I2[1]
.sym 78645 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 78646 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 78652 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 78654 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 78734 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 78740 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 78741 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 78742 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 78867 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_O
.sym 78885 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_O
.sym 78923 soc.spimemio.xfer.count[2]
.sym 78925 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[1]
.sym 78926 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 78928 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3[3]
.sym 78929 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 78966 flash_io1_do_SB_LUT4_O_I2[1]
.sym 78968 soc.spimemio.xfer.count[3]
.sym 78969 soc.spimemio.xfer_io1_90
.sym 78978 flash_io0_do_SB_LUT4_O_I2[2]
.sym 78982 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 78983 flash_io1_do_SB_LUT4_O_I2[0]
.sym 78991 soc.spimemio_cfgreg_do[22]
.sym 78992 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 78993 soc.spimemio.xfer_io1_do
.sym 78994 soc.spimemio.xfer_clk
.sym 79004 soc.spimemio_cfgreg_do[22]
.sym 79006 soc.spimemio.xfer_io1_do
.sym 79007 soc.spimemio.xfer_io1_90
.sym 79016 flash_io1_do_SB_LUT4_O_I2[1]
.sym 79017 flash_io1_do_SB_LUT4_O_I2[0]
.sym 79019 flash_io0_do_SB_LUT4_O_I2[2]
.sym 79023 soc.spimemio.xfer_io1_do
.sym 79028 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 79029 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 79030 soc.spimemio.xfer.count[3]
.sym 79031 soc.spimemio.xfer_clk
.sym 79045 clk$SB_IO_IN_$glb_clk
.sym 79052 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 79053 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[1]
.sym 79054 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[3]
.sym 79055 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[2]
.sym 79056 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[2]
.sym 79057 soc.spimemio.xfer.count[0]
.sym 79058 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I2[0]
.sym 79065 iomem_wdata[9]
.sym 79067 iomem_wdata[15]
.sym 79071 iomem_wdata[5]
.sym 79073 flash_clk_SB_LUT4_I3_O[2]
.sym 79074 flash_clk$SB_IO_OUT
.sym 79076 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 79080 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 79093 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 79095 soc.spimemio.xfer.count_SB_DFFESR_Q_E
.sym 79101 soc.spimemio.xfer.count[1]
.sym 79105 $PACKER_VCC_NET
.sym 79107 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E
.sym 79110 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 79111 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[2]
.sym 79112 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 79115 soc.spimemio.xfer_clk
.sym 79119 DBG[1]$SB_IO_OUT
.sym 79128 soc.spimemio.xfer.count[2]
.sym 79129 $PACKER_VCC_NET
.sym 79130 soc.spimemio.xfer.count_SB_DFFESR_Q_E
.sym 79131 soc.spimemio.xfer_clk
.sym 79134 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E[1]
.sym 79135 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 79136 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 79137 $PACKER_VCC_NET
.sym 79138 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 79139 soc.spimemio.xfer.count[3]
.sym 79141 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 79143 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 79146 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 79147 soc.spimemio.xfer.count[3]
.sym 79148 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 79150 soc.spimemio.xfer.count[0]
.sym 79151 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 79153 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 79154 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[1]
.sym 79155 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[3]
.sym 79156 soc.spimemio.xfer.count[1]
.sym 79158 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 79159 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 79160 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 79162 soc.spimemio.xfer.count[1]
.sym 79163 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E[1]
.sym 79166 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 79167 soc.spimemio.xfer_clk
.sym 79168 soc.spimemio.xfer.count[2]
.sym 79169 $PACKER_VCC_NET
.sym 79170 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 79173 soc.spimemio.xfer.count[3]
.sym 79174 soc.spimemio.xfer_clk
.sym 79175 $PACKER_VCC_NET
.sym 79176 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 79179 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 79180 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 79181 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 79182 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 79185 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 79186 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 79187 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 79188 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 79191 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[1]
.sym 79192 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 79193 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 79194 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 79197 soc.spimemio.xfer.count[2]
.sym 79198 soc.spimemio.xfer.count[3]
.sym 79199 soc.spimemio.xfer.count[0]
.sym 79200 soc.spimemio.xfer.count[1]
.sym 79203 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 79204 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[3]
.sym 79205 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 79206 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 79207 soc.spimemio.xfer.count_SB_DFFESR_Q_E
.sym 79208 clk$SB_IO_IN_$glb_clk
.sym 79209 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 79210 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O[1]
.sym 79211 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[0]
.sym 79212 soc.spimemio.xfer_resetn_SB_LUT4_I3_2_I1[1]
.sym 79213 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0[0]
.sym 79214 soc.spimemio.xfer.count[1]
.sym 79215 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 79216 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 79217 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E
.sym 79234 $PACKER_GND_NET
.sym 79235 iomem_rdata_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 79237 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 79241 flash_io0_oe_SB_LUT4_O_I0[1]
.sym 79242 flash_io0_oe_SB_LUT4_O_I0[1]
.sym 79243 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E[1]
.sym 79244 flash_clk_SB_LUT4_I3_O[2]
.sym 79245 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 79251 soc.spimemio.config_clk
.sym 79253 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 79254 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 79256 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 79257 flash_io0_oe_SB_LUT4_O_I0[1]
.sym 79260 iomem_wdata[4]
.sym 79262 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[1]
.sym 79265 soc.spimemio.din_valid_SB_LUT4_I3_O[2]
.sym 79266 soc.spimemio.xfer_resetn_SB_LUT4_I3_2_I1[0]
.sym 79267 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[1]
.sym 79268 iomem_wdata[5]
.sym 79269 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[2]
.sym 79272 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[2]
.sym 79276 flash_io0_do_SB_LUT4_O_I2[2]
.sym 79277 soc.spimemio.xfer_resetn_SB_LUT4_I3_2_I1[1]
.sym 79278 soc.spimemio.config_do_SB_DFFESR_Q_E
.sym 79279 soc.spimemio.xfer_clk
.sym 79284 iomem_wdata[4]
.sym 79292 soc.spimemio.xfer_resetn_SB_LUT4_I3_2_I1[1]
.sym 79293 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[2]
.sym 79296 flash_io0_oe_SB_LUT4_O_I0[1]
.sym 79297 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 79298 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[1]
.sym 79299 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[2]
.sym 79302 iomem_wdata[5]
.sym 79309 soc.spimemio.xfer_resetn_SB_LUT4_I3_2_I1[1]
.sym 79310 soc.spimemio.xfer_resetn_SB_LUT4_I3_2_I1[0]
.sym 79311 soc.spimemio.din_valid_SB_LUT4_I3_O[2]
.sym 79314 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 79316 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 79317 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[1]
.sym 79320 flash_io0_do_SB_LUT4_O_I2[2]
.sym 79322 soc.spimemio.config_clk
.sym 79323 soc.spimemio.xfer_clk
.sym 79326 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 79327 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 79328 soc.spimemio.xfer_clk
.sym 79330 soc.spimemio.config_do_SB_DFFESR_Q_E
.sym 79331 clk$SB_IO_IN_$glb_clk
.sym 79332 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 79333 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I0_O[0]
.sym 79334 soc.spimemio.xfer_io0_do
.sym 79335 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[2]
.sym 79336 soc.spimemio.xfer.obuffer_SB_DFFE_Q_E
.sym 79337 soc.spimemio.xfer_clk
.sym 79338 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I0_O[1]
.sym 79339 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E
.sym 79340 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[2]
.sym 79349 soc.spimemio.xfer.count_SB_DFFESR_Q_E
.sym 79355 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_E
.sym 79356 iomem_wdata[4]
.sym 79358 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 79361 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 79363 flash_clk_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 79365 soc.spimemio.din_rd
.sym 79367 iomem_addr[13]
.sym 79368 soc.spimemio.xfer_io0_do
.sym 79376 soc.spimemio.din_rd
.sym 79377 soc.spimemio.config_csb
.sym 79385 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 79390 flash_io3_oe_SB_LUT4_O_I1[0]
.sym 79391 soc.spimemio.xfer_csb
.sym 79392 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[2]
.sym 79394 $PACKER_GND_NET
.sym 79395 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 79397 soc.spimemio.din_qspi
.sym 79399 flash_io0_do_SB_LUT4_O_I2[2]
.sym 79400 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 79403 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 79405 soc.spimemio.din_ddr
.sym 79409 soc.spimemio.din_rd
.sym 79414 $PACKER_GND_NET
.sym 79421 soc.spimemio.din_ddr
.sym 79422 soc.spimemio.din_qspi
.sym 79425 soc.spimemio.din_qspi
.sym 79431 flash_io0_do_SB_LUT4_O_I2[2]
.sym 79432 soc.spimemio.xfer_csb
.sym 79434 soc.spimemio.config_csb
.sym 79437 soc.spimemio.din_qspi
.sym 79440 soc.spimemio.din_ddr
.sym 79443 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 79444 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 79445 flash_io3_oe_SB_LUT4_O_I1[0]
.sym 79449 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 79451 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 79452 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 79453 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[2]
.sym 79454 clk$SB_IO_IN_$glb_clk
.sym 79455 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 79456 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[0]
.sym 79459 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E[0]
.sym 79461 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 79476 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[1]
.sym 79478 flash_csb$SB_IO_OUT
.sym 79479 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[2]
.sym 79481 soc.spimemio.rd_wait_SB_LUT4_I1_O[2]
.sym 79482 soc.spimemio.dout_data[1]
.sym 79483 soc.spimemio.din_qspi
.sym 79484 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 79485 iomem_wdata[2]
.sym 79486 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 79487 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 79490 iomem_wstrb[1]
.sym 79491 soc.spimemio.din_ddr
.sym 79497 flash_io0_do_SB_LUT4_O_I2[2]
.sym 79502 iomem_wdata[9]
.sym 79503 flash_io1_oe_SB_LUT4_O_I0[0]
.sym 79505 flash_io0_do_SB_LUT4_O_I2[2]
.sym 79511 flash_io0_oe_SB_LUT4_O_I0[1]
.sym 79512 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 79514 flash_io0_oe_SB_LUT4_O_I0[0]
.sym 79515 soc.spimemio.config_oe_SB_DFFESR_Q_E
.sym 79519 flash_io1_oe_SB_LUT4_O_I0[2]
.sym 79527 iomem_wdata[8]
.sym 79528 flash_io0_oe_SB_LUT4_O_I0[2]
.sym 79537 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 79539 flash_io1_oe_SB_LUT4_O_I0[0]
.sym 79542 flash_io1_oe_SB_LUT4_O_I0[0]
.sym 79543 flash_io0_oe_SB_LUT4_O_I0[1]
.sym 79544 flash_io1_oe_SB_LUT4_O_I0[2]
.sym 79545 flash_io0_do_SB_LUT4_O_I2[2]
.sym 79560 flash_io0_oe_SB_LUT4_O_I0[1]
.sym 79561 flash_io0_do_SB_LUT4_O_I2[2]
.sym 79562 flash_io0_oe_SB_LUT4_O_I0[0]
.sym 79563 flash_io0_oe_SB_LUT4_O_I0[2]
.sym 79567 iomem_wdata[9]
.sym 79572 iomem_wdata[8]
.sym 79576 soc.spimemio.config_oe_SB_DFFESR_Q_E
.sym 79577 clk$SB_IO_IN_$glb_clk
.sym 79578 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 79579 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 79580 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2[0]
.sym 79582 soc.spimemio.xfer.obuffer[0]
.sym 79583 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O[1]
.sym 79598 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 79599 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_E
.sym 79605 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E[0]
.sym 79607 soc.spimemio_cfgreg_do[22]
.sym 79608 $PACKER_VCC_NET
.sym 79609 iomem_wdata[0]
.sym 79610 flash_io0_oe
.sym 79611 soc.spimemio_cfgreg_do[20]
.sym 79612 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 79613 soc.spimemio.din_valid_SB_LUT4_I3_O[2]
.sym 79614 $PACKER_VCC_NET
.sym 79629 soc.spimemio.rd_valid_SB_LUT4_I3_1_I2_SB_LUT4_I2_O[3]
.sym 79633 soc.spimemio.din_valid_SB_DFFSR_Q_R
.sym 79634 soc.spimemio.rd_wait_SB_LUT4_I1_O[1]
.sym 79636 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 79641 soc.spimemio.rd_wait_SB_LUT4_I1_O[2]
.sym 79671 soc.spimemio.rd_wait_SB_LUT4_I1_O[2]
.sym 79672 soc.spimemio.rd_valid_SB_LUT4_I3_1_I2_SB_LUT4_I2_O[3]
.sym 79673 soc.spimemio.rd_wait_SB_LUT4_I1_O[1]
.sym 79674 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 79700 clk$SB_IO_IN_$glb_clk
.sym 79701 soc.spimemio.din_valid_SB_DFFSR_Q_R
.sym 79703 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 79704 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 79705 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 79706 soc.spimemio.xfer.fetch
.sym 79707 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 79708 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 79709 flash_io0_oe_SB_LUT4_O_I0[1]
.sym 79715 soc.spimemio.rd_valid_SB_LUT4_I3_1_I2_SB_LUT4_I2_O[3]
.sym 79721 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 79722 soc.spimemio.rd_wait_SB_LUT4_I1_O[1]
.sym 79727 soc.spimemio.din_rd
.sym 79728 iomem_rdata_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 79729 soc.spimemio.rd_inc
.sym 79731 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 79732 flash_clk_SB_LUT4_I3_O[2]
.sym 79733 flash_io0_oe_SB_LUT4_O_I0[1]
.sym 79734 iomem_addr[3]
.sym 79735 soc.spimemio.din_data[0]
.sym 79743 soc.spimemio.xfer.last_fetch
.sym 79746 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O[2]
.sym 79747 soc.spimemio.xfer.last_fetch_SB_DFFSS_Q_S
.sym 79751 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 79752 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 79754 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3[0]
.sym 79755 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O[1]
.sym 79756 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O[3]
.sym 79758 soc.spimemio_cfgreg_do[21]
.sym 79763 soc.spimemio.xfer.fetch
.sym 79767 soc.spimemio_cfgreg_do[22]
.sym 79773 soc.spimemio.din_valid_SB_LUT4_I3_O[2]
.sym 79778 soc.spimemio.xfer.fetch
.sym 79782 soc.spimemio_cfgreg_do[22]
.sym 79783 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3[0]
.sym 79784 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 79785 soc.spimemio_cfgreg_do[21]
.sym 79788 soc.spimemio.xfer.fetch
.sym 79789 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O[1]
.sym 79790 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O[3]
.sym 79791 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O[2]
.sym 79806 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O[2]
.sym 79807 soc.spimemio.xfer.last_fetch
.sym 79808 soc.spimemio.din_valid_SB_LUT4_I3_O[2]
.sym 79809 soc.spimemio.xfer.fetch
.sym 79818 soc.spimemio.din_valid_SB_LUT4_I3_O[2]
.sym 79821 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 79823 clk$SB_IO_IN_$glb_clk
.sym 79824 soc.spimemio.xfer.last_fetch_SB_DFFSS_Q_S
.sym 79825 soc.spimemio.xfer.dummy_count[1]
.sym 79826 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2[1]
.sym 79827 soc.spimemio.xfer.dummy_count[0]
.sym 79828 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[3]
.sym 79829 soc.spimemio.config_cont_SB_LUT4_I1_1_O[0]
.sym 79830 soc.spimemio.xfer.dummy_count[2]
.sym 79831 soc.spimemio.xfer.dummy_count[3]
.sym 79832 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[2]
.sym 79841 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 79845 iomem_addr[4]
.sym 79849 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[6]
.sym 79850 iomem_addr[15]
.sym 79851 iomem_addr[15]
.sym 79852 iomem_addr[22]
.sym 79853 iomem_addr[8]
.sym 79854 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3[0]
.sym 79855 $PACKER_VCC_NET
.sym 79856 soc.spimemio.dout_data[7]
.sym 79857 soc.spimemio.rd_wait_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_I3_O
.sym 79858 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 79859 iomem_addr[16]
.sym 79860 flash_clk_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 79866 iomem_addr[15]
.sym 79867 soc.spimemio_cfgreg_do[21]
.sym 79868 iomem_addr[22]
.sym 79869 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 79870 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3[0]
.sym 79871 iomem_addr[16]
.sym 79872 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 79873 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 79874 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 79876 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 79877 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 79878 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3[3]
.sym 79879 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[14]
.sym 79880 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 79881 iomem_addr[13]
.sym 79882 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[20]
.sym 79883 iomem_addr[21]
.sym 79884 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[13]
.sym 79885 iomem_addr[12]
.sym 79886 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 79890 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[12]
.sym 79892 iomem_addr[20]
.sym 79893 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 79896 iomem_addr[14]
.sym 79899 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 79900 iomem_addr[12]
.sym 79901 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 79902 iomem_addr[20]
.sym 79905 soc.spimemio_cfgreg_do[21]
.sym 79906 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3[0]
.sym 79907 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 79908 iomem_addr[22]
.sym 79912 iomem_addr[16]
.sym 79913 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[14]
.sym 79919 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 79923 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 79925 iomem_addr[13]
.sym 79926 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 79929 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3[3]
.sym 79930 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 79931 iomem_addr[21]
.sym 79932 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 79935 iomem_addr[22]
.sym 79936 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 79937 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[20]
.sym 79938 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 79941 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[12]
.sym 79942 iomem_addr[15]
.sym 79943 iomem_addr[14]
.sym 79944 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[13]
.sym 79946 clk$SB_IO_IN_$glb_clk
.sym 79948 soc.spimemio.din_data[1]
.sym 79949 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 79950 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 79951 soc.spimemio.din_data[2]
.sym 79952 soc.spimemio.din_data[0]
.sym 79953 soc.spimemio.din_data[7]
.sym 79954 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2[3]
.sym 79955 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2[2]
.sym 79958 soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 79961 soc.spimemio_cfgreg_do[21]
.sym 79973 iomem_wdata[2]
.sym 79974 flash_io0_oe_SB_LUT4_I0_I3[0]
.sym 79975 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 79977 iomem_addr[10]
.sym 79978 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 79979 soc.spimemio.dout_data[1]
.sym 79980 iomem_addr[10]
.sym 79981 soc.spimemio.dout_data[5]
.sym 79982 soc.spimemio.rd_addr[15]
.sym 79983 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 79992 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[17]
.sym 79993 iomem_addr[21]
.sym 79994 iomem_addr[23]
.sym 79996 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[19]
.sym 79998 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[16]
.sym 79999 soc.spimemio.rd_inc
.sym 80000 iomem_addr[19]
.sym 80001 iomem_addr[10]
.sym 80004 iomem_addr[18]
.sym 80005 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[8]
.sym 80008 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[0]
.sym 80009 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[6]
.sym 80011 iomem_addr[15]
.sym 80012 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[3]
.sym 80013 iomem_addr[8]
.sym 80015 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[13]
.sym 80020 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[21]
.sym 80022 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[8]
.sym 80023 soc.spimemio.rd_inc
.sym 80025 iomem_addr[10]
.sym 80028 soc.spimemio.rd_inc
.sym 80030 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[13]
.sym 80031 iomem_addr[15]
.sym 80034 iomem_addr[18]
.sym 80035 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[0]
.sym 80036 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[16]
.sym 80037 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[3]
.sym 80040 soc.spimemio.rd_inc
.sym 80042 iomem_addr[23]
.sym 80043 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[21]
.sym 80047 iomem_addr[8]
.sym 80048 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[6]
.sym 80049 soc.spimemio.rd_inc
.sym 80052 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[19]
.sym 80053 iomem_addr[21]
.sym 80054 soc.spimemio.rd_inc
.sym 80058 iomem_addr[18]
.sym 80060 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[16]
.sym 80061 soc.spimemio.rd_inc
.sym 80064 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[17]
.sym 80065 iomem_addr[19]
.sym 80066 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[19]
.sym 80067 iomem_addr[21]
.sym 80068 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O_$glb_ce
.sym 80069 clk$SB_IO_IN_$glb_clk
.sym 80071 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2[2]
.sym 80072 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 80073 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2[2]
.sym 80074 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_O_I2[3]
.sym 80075 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_O_I2[2]
.sym 80076 soc.spimemio.config_cont_SB_LUT4_I1_1_O[1]
.sym 80078 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2[3]
.sym 80090 iomem_addr[23]
.sym 80091 iomem_addr[2]
.sym 80096 soc.spimemio.dout_data[4]
.sym 80098 soc.spimemio.dout_data[7]
.sym 80099 soc.spimemio_cfgreg_do[21]
.sym 80101 iomem_wdata[0]
.sym 80103 soc.spimemio.dout_data[6]
.sym 80104 soc.spimemio_cfgreg_do[16]
.sym 80106 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 80112 soc.spimemio.rd_addr[10]
.sym 80113 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3[0]
.sym 80114 iomem_addr[18]
.sym 80115 soc.spimemio.rd_addr[23]
.sym 80116 soc.spimemio.rd_addr[8]
.sym 80117 soc.spimemio.rd_addr[21]
.sym 80118 soc.spimemio.rd_addr[18]
.sym 80119 soc.spimemio.rd_inc
.sym 80120 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 80121 soc.spimemio.rd_addr[15]
.sym 80122 soc.spimemio.rd_addr[22]
.sym 80123 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 80124 soc.spimemio.rd_addr[16]
.sym 80125 iomem_addr[21]
.sym 80126 soc.spimemio_cfgreg_do[22]
.sym 80128 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[20]
.sym 80130 soc.spimemio_cfgreg_do[21]
.sym 80131 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 80132 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 80133 iomem_addr[22]
.sym 80134 flash_io0_oe_SB_LUT4_I0_I3[0]
.sym 80135 iomem_addr[15]
.sym 80136 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 80138 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 80139 iomem_addr[8]
.sym 80140 iomem_addr[10]
.sym 80141 iomem_addr[23]
.sym 80142 iomem_addr[16]
.sym 80145 soc.spimemio.rd_addr[15]
.sym 80146 iomem_addr[10]
.sym 80147 soc.spimemio.rd_addr[10]
.sym 80148 iomem_addr[15]
.sym 80151 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 80152 iomem_addr[18]
.sym 80153 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 80154 flash_io0_oe_SB_LUT4_I0_I3[0]
.sym 80158 iomem_addr[22]
.sym 80159 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[20]
.sym 80160 soc.spimemio.rd_inc
.sym 80163 soc.spimemio.rd_addr[22]
.sym 80164 iomem_addr[8]
.sym 80165 iomem_addr[22]
.sym 80166 soc.spimemio.rd_addr[8]
.sym 80169 iomem_addr[21]
.sym 80170 soc.spimemio.rd_addr[23]
.sym 80171 iomem_addr[23]
.sym 80172 soc.spimemio.rd_addr[21]
.sym 80175 iomem_addr[16]
.sym 80176 iomem_addr[18]
.sym 80177 soc.spimemio.rd_addr[16]
.sym 80178 soc.spimemio.rd_addr[18]
.sym 80181 soc.spimemio_cfgreg_do[21]
.sym 80182 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3[0]
.sym 80184 soc.spimemio_cfgreg_do[22]
.sym 80187 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 80188 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 80189 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 80190 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 80191 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O_$glb_ce
.sym 80192 clk$SB_IO_IN_$glb_clk
.sym 80199 soc.simpleuart.send_pattern[7]
.sym 80208 iomem_addr[18]
.sym 80212 soc.spimemio.rd_addr[16]
.sym 80213 iomem_addr[21]
.sym 80214 soc.spimemio_cfgreg_do[22]
.sym 80216 iomem_addr[19]
.sym 80218 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 80220 flash_clk_SB_LUT4_I3_O[2]
.sym 80222 soc.simpleuart.recv_pattern[1]
.sym 80224 flash_clk_SB_LUT4_I3_O[2]
.sym 80225 soc.spimemio.rd_valid_SB_LUT4_I3_O[1]
.sym 80228 iomem_rdata_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 80229 iomem_addr[9]
.sym 80235 iomem_wdata[4]
.sym 80236 soc.simpleuart.send_pattern[2]
.sym 80237 soc.simpleuart.send_dummy_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 80241 soc.simpleuart.send_pattern[5]
.sym 80242 soc.simpleuart.send_pattern[1]
.sym 80243 iomem_wdata[2]
.sym 80247 soc.simpleuart.send_pattern[3]
.sym 80248 soc.simpleuart.send_pattern[4]
.sym 80249 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 80250 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 80252 iomem_wdata[5]
.sym 80255 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 80257 iomem_wdata[7]
.sym 80258 iomem_wdata[3]
.sym 80259 soc.simpleuart.send_pattern[6]
.sym 80260 iomem_wdata[1]
.sym 80261 iomem_wdata[0]
.sym 80264 soc.simpleuart.send_pattern[7]
.sym 80265 iomem_ready_SB_DFFESS_Q_D[1]
.sym 80266 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 80268 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 80269 iomem_wdata[5]
.sym 80270 soc.simpleuart.send_pattern[7]
.sym 80275 iomem_wdata[1]
.sym 80276 soc.simpleuart.send_pattern[3]
.sym 80277 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 80280 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 80281 iomem_ready_SB_DFFESS_Q_D[1]
.sym 80282 iomem_wdata[7]
.sym 80283 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 80288 soc.simpleuart.send_pattern[1]
.sym 80289 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 80292 soc.simpleuart.send_pattern[4]
.sym 80293 iomem_wdata[2]
.sym 80294 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 80298 iomem_wdata[3]
.sym 80299 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 80301 soc.simpleuart.send_pattern[5]
.sym 80304 iomem_wdata[4]
.sym 80305 soc.simpleuart.send_pattern[6]
.sym 80306 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 80310 iomem_wdata[0]
.sym 80312 soc.simpleuart.send_pattern[2]
.sym 80313 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 80314 soc.simpleuart.send_dummy_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 80315 clk$SB_IO_IN_$glb_clk
.sym 80316 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 80328 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 80337 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 80341 flash_clk_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 80342 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 80346 soc.simpleuart.recv_pattern[3]
.sym 80348 soc.spimemio.dout_data[7]
.sym 80351 $PACKER_VCC_NET
.sym 80360 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 80382 soc.simpleuart.recv_pattern[1]
.sym 80418 soc.simpleuart.recv_pattern[1]
.sym 80437 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 80438 clk$SB_IO_IN_$glb_clk
.sym 80439 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 80442 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 80444 soc.simpleuart.send_bitcnt[3]
.sym 80445 soc.simpleuart.send_bitcnt[1]
.sym 80446 soc.simpleuart.send_bitcnt[0]
.sym 80447 soc.simpleuart.send_bitcnt[2]
.sym 80450 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 80464 soc.cpu.mem_rdata_SB_LUT4_O_9_I0_SB_LUT4_O_1_I3[2]
.sym 80466 soc.simpleuart.send_dummy_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 80467 soc.spimemio.dout_data[1]
.sym 80469 soc.spimemio.dout_data[5]
.sym 80473 iomem_ready_SB_DFFESS_Q_D[1]
.sym 80483 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 80484 UART_RX_SB_LUT4_I1_O[2]
.sym 80486 soc.simpleuart.send_dummy_SB_LUT4_I3_O[1]
.sym 80487 flash_io1_oe_SB_LUT4_I1_I2[0]
.sym 80488 soc.simpleuart_reg_div_do[4]
.sym 80489 soc.simpleuart.recv_pattern[3]
.sym 80494 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 80495 flash_clk$SB_IO_OUT
.sym 80505 soc.simpleuart.recv_pattern[4]
.sym 80509 soc.simpleuart.send_bitcnt[3]
.sym 80510 soc.simpleuart.send_bitcnt[1]
.sym 80511 soc.simpleuart.send_bitcnt[0]
.sym 80512 soc.simpleuart.send_bitcnt[2]
.sym 80515 soc.simpleuart.recv_pattern[4]
.sym 80520 soc.simpleuart.recv_pattern[3]
.sym 80532 flash_clk$SB_IO_OUT
.sym 80533 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 80534 soc.simpleuart_reg_div_do[4]
.sym 80535 flash_io1_oe_SB_LUT4_I1_I2[0]
.sym 80551 UART_RX_SB_LUT4_I1_O[2]
.sym 80553 soc.simpleuart.send_dummy_SB_LUT4_I3_O[1]
.sym 80556 soc.simpleuart.send_bitcnt[0]
.sym 80557 soc.simpleuart.send_bitcnt[1]
.sym 80558 soc.simpleuart.send_bitcnt[3]
.sym 80559 soc.simpleuart.send_bitcnt[2]
.sym 80560 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 80561 clk$SB_IO_IN_$glb_clk
.sym 80562 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 80568 soc.spimemio.buffer[8]
.sym 80569 soc.spimemio.buffer[11]
.sym 80582 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 80589 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 80591 soc.spimemio.dout_data[7]
.sym 80592 soc.spimemio.buffer[11]
.sym 80593 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 80595 soc.spimemio.dout_data[6]
.sym 80596 soc.spimemio.dout_data[4]
.sym 80598 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 80607 flash_clk_SB_LUT4_I3_O[1]
.sym 80611 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 80613 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 80615 soc.simpleuart.send_dummy_SB_DFFESS_Q_E
.sym 80617 flash_clk_SB_LUT4_I3_O[2]
.sym 80622 soc.simpleuart.send_dummy_SB_LUT4_I1_O[0]
.sym 80623 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1]
.sym 80625 soc.simpleuart.send_dummy_SB_LUT4_I3_O[1]
.sym 80626 soc.simpleuart.send_dummy
.sym 80633 iomem_ready_SB_DFFESS_Q_D[1]
.sym 80634 flash_clk_SB_LUT4_I3_O[0]
.sym 80643 flash_clk_SB_LUT4_I3_O[0]
.sym 80645 flash_clk_SB_LUT4_I3_O[1]
.sym 80646 flash_clk_SB_LUT4_I3_O[2]
.sym 80649 iomem_ready_SB_DFFESS_Q_D[1]
.sym 80651 soc.simpleuart.send_dummy
.sym 80652 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 80661 soc.simpleuart.send_dummy_SB_LUT4_I1_O[0]
.sym 80662 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1]
.sym 80663 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 80669 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 80670 soc.simpleuart.send_dummy
.sym 80676 soc.simpleuart.send_dummy_SB_LUT4_I3_O[1]
.sym 80683 soc.simpleuart.send_dummy_SB_DFFESS_Q_E
.sym 80684 clk$SB_IO_IN_$glb_clk
.sym 80685 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 80686 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 80687 soc.spimemio.buffer[1]
.sym 80688 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 80689 soc.spimemio.buffer[2]
.sym 80690 flash_io0_oe_SB_LUT4_I0_O[2]
.sym 80691 soc.spimemio.buffer[4]
.sym 80692 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 80693 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 80700 UART_RX_SB_LUT4_I1_O[2]
.sym 80702 flash_clk_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 80704 soc.spimemio.dout_data[3]
.sym 80711 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 80712 flash_clk_SB_LUT4_I3_O[2]
.sym 80713 soc.spimemio.rd_valid_SB_LUT4_I3_O[1]
.sym 80714 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[1]
.sym 80716 flash_clk_SB_LUT4_I3_O[2]
.sym 80717 soc.mem_valid
.sym 80718 iomem_rdata
.sym 80719 flash_io1_oe_SB_LUT4_I1_I2[0]
.sym 80720 iomem_rdata_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 80721 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 80730 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 80731 soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 80733 flash_clk_SB_LUT4_I3_O[2]
.sym 80735 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 80736 soc.cpu.mem_rdata_SB_LUT4_O_9_I0_SB_LUT4_O_1_I3[2]
.sym 80740 soc.spimemio.buffer[8]
.sym 80741 flash_clk_SB_LUT4_I3_O[2]
.sym 80742 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 80743 flash_io1_oe_SB_LUT4_I1_I2[0]
.sym 80745 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 80747 soc.spimem_rdata[2]
.sym 80749 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 80750 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 80751 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 80753 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 80754 soc.spimemio.buffer[2]
.sym 80758 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 80760 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 80761 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 80762 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 80763 flash_clk_SB_LUT4_I3_O[2]
.sym 80766 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 80767 flash_clk_SB_LUT4_I3_O[2]
.sym 80768 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 80769 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 80779 soc.spimemio.buffer[8]
.sym 80786 soc.spimemio.buffer[2]
.sym 80790 flash_clk_SB_LUT4_I3_O[2]
.sym 80791 flash_io1_oe_SB_LUT4_I1_I2[0]
.sym 80792 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 80793 soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 80796 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 80798 soc.cpu.mem_rdata_SB_LUT4_O_9_I0_SB_LUT4_O_1_I3[2]
.sym 80799 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 80802 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 80803 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 80804 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 80805 soc.spimem_rdata[2]
.sym 80806 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O_$glb_ce
.sym 80807 clk$SB_IO_IN_$glb_clk
.sym 80809 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 80810 iomem_rdata_SB_LUT4_I3_O[1]
.sym 80811 soc.spimem_rdata[1]
.sym 80812 iomem_rdata_SB_LUT4_I3_O[2]
.sym 80813 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[3]
.sym 80814 soc.spimem_rdata[18]
.sym 80815 soc.spimem_rdata[11]
.sym 80816 soc.spimem_rdata[4]
.sym 80821 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2[1]
.sym 80823 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 80824 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 80825 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 80829 soc.cpu.mem_rdata_latched_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 80831 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[2]
.sym 80833 flash_clk_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 80840 soc.spimemio.dout_data[7]
.sym 80841 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 80850 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 80851 iomem_ready_SB_LUT4_I3_I1[6]
.sym 80852 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[0]
.sym 80853 soc.spimem_rdata[8]
.sym 80854 iomem_rdata_SB_DFFESR_Q_R[0]
.sym 80855 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[0]
.sym 80856 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[2]
.sym 80857 flash_io0_oe_SB_LUT4_I0_O[0]
.sym 80858 soc.spimemio.rd_valid_SB_LUT4_I3_O[0]
.sym 80859 flash_io0_oe_SB_LUT4_I0_O[3]
.sym 80862 flash_io0_oe_SB_LUT4_I0_O[2]
.sym 80863 iomem_ready
.sym 80864 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 80865 soc.spimemio.rd_valid_SB_LUT4_I3_O[2]
.sym 80866 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 80867 iomem_rdata_SB_DFFESR_Q_R[1]
.sym 80868 UART_RX_SB_LUT4_I1_O[2]
.sym 80869 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 80871 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[2]
.sym 80872 flash_clk_SB_LUT4_I3_O[2]
.sym 80873 soc.spimemio.rd_valid_SB_LUT4_I3_O[1]
.sym 80874 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 80875 soc.cpu.mem_valid_SB_LUT4_I2_O[3]
.sym 80876 flash_clk_SB_LUT4_I3_O[2]
.sym 80877 soc.mem_valid
.sym 80878 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[3]
.sym 80879 flash_io1_oe_SB_LUT4_I1_I2[0]
.sym 80881 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 80883 soc.mem_valid
.sym 80884 iomem_ready_SB_LUT4_I3_I1[6]
.sym 80885 iomem_ready
.sym 80889 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 80890 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 80891 soc.spimem_rdata[8]
.sym 80892 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 80895 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 80896 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 80897 flash_clk_SB_LUT4_I3_O[2]
.sym 80898 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 80901 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[0]
.sym 80902 flash_io1_oe_SB_LUT4_I1_I2[0]
.sym 80903 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[2]
.sym 80904 soc.cpu.mem_valid_SB_LUT4_I2_O[3]
.sym 80907 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[2]
.sym 80908 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[3]
.sym 80909 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[0]
.sym 80910 flash_clk_SB_LUT4_I3_O[2]
.sym 80913 iomem_rdata_SB_DFFESR_Q_R[1]
.sym 80919 flash_clk_SB_LUT4_I3_O[2]
.sym 80920 flash_io0_oe_SB_LUT4_I0_O[2]
.sym 80921 flash_io0_oe_SB_LUT4_I0_O[3]
.sym 80922 flash_io0_oe_SB_LUT4_I0_O[0]
.sym 80925 soc.spimemio.rd_valid_SB_LUT4_I3_O[0]
.sym 80926 soc.spimemio.rd_valid_SB_LUT4_I3_O[2]
.sym 80927 soc.spimemio.rd_valid_SB_LUT4_I3_O[1]
.sym 80929 UART_RX_SB_LUT4_I1_O[2]
.sym 80930 clk$SB_IO_IN_$glb_clk
.sym 80931 iomem_rdata_SB_DFFESR_Q_R[0]
.sym 80932 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[3]
.sym 80933 soc.spimem_rdata[17]
.sym 80934 soc.spimem_rdata[16]
.sym 80935 soc.spimemio.config_en_SB_LUT4_I1_O[3]
.sym 80936 flash_io3_oe_SB_LUT4_I1_O[3]
.sym 80937 flash_clk_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 80938 iomem_ready_SB_LUT4_I3_O[0]
.sym 80939 soc.spimem_rdata[19]
.sym 80944 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 80948 soc.spimemio.dout_data[2]
.sym 80949 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 80950 iomem_rdata_SB_DFFESR_Q_R[0]
.sym 80951 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[0]
.sym 80957 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 80961 soc.mem_rdata[18]
.sym 80962 soc.spimemio.dout_data[5]
.sym 80964 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 80965 iomem_ready_SB_DFFESS_Q_D[1]
.sym 80973 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 80974 soc.spimemio.dout_data[5]
.sym 80975 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 80976 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 80977 soc.spimem_rdata[20]
.sym 80980 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 80981 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 80982 iomem_rdata_SB_LUT4_I3_O[1]
.sym 80984 iomem_rdata_SB_LUT4_I3_O[2]
.sym 80985 iomem_rdata_SB_LUT4_I3_O[0]
.sym 80986 soc.spimem_rdata[21]
.sym 80988 soc.spimem_rdata[9]
.sym 80990 iomem_rdata
.sym 80991 soc.spimem_rdata[16]
.sym 80992 iomem_rdata_SB_LUT4_I3_O[3]
.sym 80998 soc.spimem_rdata[17]
.sym 81006 iomem_rdata_SB_LUT4_I3_O[2]
.sym 81007 iomem_rdata_SB_LUT4_I3_O[0]
.sym 81008 iomem_rdata_SB_LUT4_I3_O[1]
.sym 81009 iomem_rdata_SB_LUT4_I3_O[3]
.sym 81012 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 81013 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 81014 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 81015 soc.spimem_rdata[20]
.sym 81018 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 81019 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 81020 soc.spimem_rdata[9]
.sym 81021 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 81024 iomem_rdata
.sym 81026 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 81030 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 81031 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 81032 soc.spimem_rdata[17]
.sym 81033 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 81036 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 81037 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 81038 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 81039 soc.spimem_rdata[21]
.sym 81042 soc.spimem_rdata[16]
.sym 81043 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 81044 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 81045 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 81050 soc.spimemio.dout_data[5]
.sym 81052 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 81053 clk$SB_IO_IN_$glb_clk
.sym 81058 soc.spimemio.buffer[15]
.sym 81059 soc.spimemio.buffer[9]
.sym 81061 soc.spimemio.buffer[12]
.sym 81069 soc.spimemio.dout_data[3]
.sym 81074 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[3]
.sym 81079 soc.spimemio.dout_data[7]
.sym 81080 soc.spimemio.dout_data[6]
.sym 81088 soc.spimemio.dout_data[4]
.sym 81101 flash_clk_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 81103 soc.spimemio.buffer[21]
.sym 81105 flash_clk_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 81106 flash_clk_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 81115 soc.spimemio.buffer[15]
.sym 81118 soc.spimemio.buffer[12]
.sym 81120 soc.spimemio.buffer[22]
.sym 81121 soc.spimemio.buffer[20]
.sym 81124 soc.spimemio.buffer[9]
.sym 81127 flash_clk_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 81135 flash_clk_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 81136 flash_clk_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 81137 flash_clk_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 81138 flash_clk_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 81142 soc.spimemio.buffer[15]
.sym 81148 soc.spimemio.buffer[12]
.sym 81153 soc.spimemio.buffer[20]
.sym 81159 soc.spimemio.buffer[21]
.sym 81168 soc.spimemio.buffer[22]
.sym 81173 soc.spimemio.buffer[9]
.sym 81175 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O_$glb_ce
.sym 81176 clk$SB_IO_IN_$glb_clk
.sym 81178 soc.spimemio.buffer[22]
.sym 81179 soc.spimemio.buffer[20]
.sym 81183 soc.spimemio.buffer[23]
.sym 81194 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 81196 soc.spimemio.buffer[7]
.sym 81201 soc.spimemio.dout_data[1]
.sym 81202 iomem_rdata
.sym 81205 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[1]
.sym 81211 soc.mem_rdata[24]
.sym 81221 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 81234 soc.spimemio.dout_data[5]
.sym 81283 soc.spimemio.dout_data[5]
.sym 81298 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 81299 clk$SB_IO_IN_$glb_clk
.sym 81334 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 81347 soc.cpu.last_mem_valid
.sym 81348 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 81349 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[1]
.sym 81350 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 81351 soc.mem_valid
.sym 81354 iomem_rdata_SB_DFFESR_Q_R[0]
.sym 81355 soc.cpu.mem_state[1]
.sym 81356 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 81357 soc.cpu.mem_state[0]
.sym 81359 soc.cpu.mem_la_firstword_reg
.sym 81363 iomem_rdata_SB_DFFESR_Q_R[1]
.sym 81364 UART_RX_SB_LUT4_I1_O[2]
.sym 81365 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 81367 soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 81368 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3[3]
.sym 81370 soc.cpu.mem_la_firstword_reg_SB_DFFSR_Q_D[1]
.sym 81371 flash_clk_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 81373 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 81375 soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 81377 flash_clk_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 81381 soc.cpu.mem_la_firstword_reg_SB_DFFSR_Q_D[1]
.sym 81387 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 81388 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 81389 UART_RX_SB_LUT4_I1_O[2]
.sym 81390 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 81393 iomem_rdata_SB_DFFESR_Q_R[1]
.sym 81395 iomem_rdata_SB_DFFESR_Q_R[0]
.sym 81396 UART_RX_SB_LUT4_I1_O[2]
.sym 81399 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 81400 soc.cpu.last_mem_valid
.sym 81402 soc.cpu.mem_la_firstword_reg
.sym 81407 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[1]
.sym 81411 soc.cpu.mem_state[1]
.sym 81412 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3[3]
.sym 81413 soc.cpu.mem_state[0]
.sym 81414 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 81418 soc.mem_valid
.sym 81419 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 81422 clk$SB_IO_IN_$glb_clk
.sym 81423 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 81447 soc.mem_valid
.sym 81448 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 81451 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 81453 soc.mem_rdata[18]
.sym 81454 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 81456 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 81457 soc.mem_rdata[31]
.sym 81459 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 81466 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 81470 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 81476 iomem_rdata_SB_DFFESR_Q_E
.sym 81481 soc.cpu.mem_state[0]
.sym 81482 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 81485 iomem_rdata_SB_DFFESR_Q_R[0]
.sym 81490 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 81491 soc.cpu.mem_state[1]
.sym 81494 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 81496 gpio_in[0]
.sym 81498 gpio_in[0]
.sym 81528 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 81529 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 81530 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 81531 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 81540 soc.cpu.mem_state[1]
.sym 81541 soc.cpu.mem_state[0]
.sym 81542 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 81544 iomem_rdata_SB_DFFESR_Q_E
.sym 81545 clk$SB_IO_IN_$glb_clk
.sym 81546 iomem_rdata_SB_DFFESR_Q_R[0]
.sym 81548 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 81549 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 81550 soc.cpu.mem_16bit_buffer[12]
.sym 81552 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 81571 soc.mem_rdata[17]
.sym 81573 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 81576 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 81579 soc.mem_rdata[28]
.sym 81582 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[2]
.sym 81593 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 81597 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 81599 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 81600 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 81601 soc.mem_rdata[19]
.sym 81605 soc.mem_rdata[23]
.sym 81606 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 81609 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 81610 soc.mem_rdata[21]
.sym 81611 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 81613 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 81615 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 81617 soc.mem_rdata[31]
.sym 81618 soc.mem_rdata[20]
.sym 81619 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 81622 soc.mem_rdata[23]
.sym 81627 soc.mem_rdata[20]
.sym 81628 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 81629 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 81630 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 81635 soc.mem_rdata[31]
.sym 81639 soc.mem_rdata[20]
.sym 81641 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 81642 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 81645 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 81646 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 81648 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 81651 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 81652 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 81653 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 81654 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 81659 soc.mem_rdata[19]
.sym 81666 soc.mem_rdata[21]
.sym 81667 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 81668 clk$SB_IO_IN_$glb_clk
.sym 81670 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 81675 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 81677 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 81691 soc.mem_rdata[22]
.sym 81696 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O[1]
.sym 81699 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 81700 soc.cpu.mem_rdata_q[18]
.sym 81701 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 81702 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 81703 soc.mem_rdata[25]
.sym 81704 soc.mem_rdata[24]
.sym 81705 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 81712 soc.mem_rdata[18]
.sym 81713 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 81715 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 81716 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 81718 soc.cpu.mem_rdata_q[18]
.sym 81721 soc.mem_rdata[16]
.sym 81722 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 81726 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 81729 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 81731 soc.mem_rdata[17]
.sym 81733 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 81734 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 81736 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 81737 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 81738 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 81739 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 81741 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 81742 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[2]
.sym 81744 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[2]
.sym 81746 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 81747 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 81753 soc.mem_rdata[17]
.sym 81756 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 81758 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 81759 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 81762 soc.mem_rdata[16]
.sym 81768 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 81769 soc.mem_rdata[18]
.sym 81770 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 81771 soc.cpu.mem_rdata_q[18]
.sym 81774 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 81775 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 81776 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 81777 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 81780 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 81781 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 81782 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 81783 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 81786 soc.cpu.mem_rdata_q[18]
.sym 81788 soc.mem_rdata[18]
.sym 81789 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 81790 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 81791 clk$SB_IO_IN_$glb_clk
.sym 81793 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 81794 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 81795 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 81796 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 81797 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 81798 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[3]
.sym 81800 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[0]
.sym 81808 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 81812 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 81813 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 81818 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 81822 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2[0]
.sym 81823 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[0]
.sym 81834 soc.cpu.mem_rdata_q[17]
.sym 81837 soc.cpu.mem_rdata_q[18]
.sym 81838 soc.cpu.mem_rdata_q[16]
.sym 81839 soc.cpu.mem_rdata_q[19]
.sym 81841 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[0]
.sym 81842 soc.cpu.mem_rdata_q[17]
.sym 81845 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 81846 soc.mem_rdata[27]
.sym 81847 soc.mem_rdata[26]
.sym 81848 soc.mem_rdata[30]
.sym 81851 soc.mem_rdata[29]
.sym 81854 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 81858 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 81863 soc.mem_rdata[25]
.sym 81865 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 81867 soc.cpu.mem_rdata_q[17]
.sym 81868 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[0]
.sym 81869 soc.cpu.mem_rdata_q[16]
.sym 81870 soc.cpu.mem_rdata_q[18]
.sym 81876 soc.mem_rdata[26]
.sym 81880 soc.mem_rdata[30]
.sym 81885 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 81886 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 81887 soc.cpu.mem_rdata_q[17]
.sym 81894 soc.mem_rdata[27]
.sym 81900 soc.mem_rdata[25]
.sym 81903 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 81904 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 81906 soc.cpu.mem_rdata_q[19]
.sym 81909 soc.mem_rdata[29]
.sym 81913 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 81914 clk$SB_IO_IN_$glb_clk
.sym 81916 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 81918 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 81919 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 81920 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 81921 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I1[1]
.sym 81923 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I1[3]
.sym 81929 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 81931 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 81942 soc.cpu.mem_rdata_q[19]
.sym 81945 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 81949 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 81957 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 81959 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 81960 soc.cpu.mem_rdata_q[18]
.sym 81961 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 81963 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I2[1]
.sym 81964 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 81965 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 81966 soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1[0]
.sym 81968 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I2[1]
.sym 81969 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 81972 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[0]
.sym 81976 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 81977 soc.cpu.mem_rdata_q[16]
.sym 81978 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 81979 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1[0]
.sym 81982 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 81983 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[0]
.sym 81990 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I2[1]
.sym 81991 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 81993 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 81996 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[0]
.sym 81998 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 81999 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[0]
.sym 82002 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 82004 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 82005 soc.cpu.mem_rdata_q[18]
.sym 82008 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 82010 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 82011 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 82015 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 82016 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1[0]
.sym 82017 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 82020 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 82022 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 82023 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I2[1]
.sym 82027 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 82028 soc.cpu.mem_rdata_q[16]
.sym 82029 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 82032 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 82033 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 82035 soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1[0]
.sym 82037 clk$SB_IO_IN_$glb_clk
.sym 82039 soc.cpu.mem_rdata_q_SB_DFF_Q_21_D_SB_LUT4_O_I1[1]
.sym 82040 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1[1]
.sym 82041 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[2]
.sym 82042 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 82044 soc.cpu.mem_rdata_q_SB_DFF_Q_21_D_SB_LUT4_O_I1[3]
.sym 82045 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I2[1]
.sym 82046 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 82057 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 82059 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1[0]
.sym 82061 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 82063 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 82064 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 82068 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_I1_SB_LUT4_I3_O[2]
.sym 82069 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 82070 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 82071 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 82072 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 82074 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 82080 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 82081 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 82083 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 82084 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 82085 UART_RX_SB_LUT4_I1_O[2]
.sym 82086 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 82090 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 82092 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 82093 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 82094 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 82095 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 82096 soc.cpu.mem_rdata_q_SB_DFF_Q_10_D_SB_LUT4_O_I0[0]
.sym 82097 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 82098 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[1]
.sym 82099 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 82100 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 82101 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 82102 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 82104 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 82105 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 82106 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 82107 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 82108 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_I0[2]
.sym 82109 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 82110 soc.cpu.mem_rdata_q_SB_DFF_Q_10_D_SB_LUT4_O_I0[2]
.sym 82111 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 82113 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 82116 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_I0[2]
.sym 82119 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 82120 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 82121 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 82122 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 82125 soc.cpu.mem_rdata_q_SB_DFF_Q_10_D_SB_LUT4_O_I0[0]
.sym 82126 soc.cpu.mem_rdata_q_SB_DFF_Q_10_D_SB_LUT4_O_I0[2]
.sym 82127 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 82131 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 82132 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 82133 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 82134 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[1]
.sym 82137 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 82138 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 82139 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 82140 UART_RX_SB_LUT4_I1_O[2]
.sym 82143 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 82144 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 82145 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 82146 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 82149 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 82150 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 82151 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 82152 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 82155 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 82156 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 82158 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 82160 clk$SB_IO_IN_$glb_clk
.sym 82162 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 82163 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 82164 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 82166 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 82167 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 82168 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 82177 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 82178 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 82187 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 82188 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 82189 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 82190 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 82192 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 82194 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 82195 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 82196 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 82203 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 82205 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 82206 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 82207 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_I0[2]
.sym 82208 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 82209 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 82210 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 82212 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O[1]
.sym 82213 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 82214 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 82215 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 82221 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 82222 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 82223 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 82224 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[0]
.sym 82225 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 82226 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 82228 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I2[3]
.sym 82230 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[1]
.sym 82231 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 82232 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 82237 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 82238 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_I0[2]
.sym 82242 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[0]
.sym 82244 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 82245 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O[1]
.sym 82248 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 82249 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 82250 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 82251 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 82254 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 82255 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[1]
.sym 82257 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 82260 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_I0[2]
.sym 82262 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 82266 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 82267 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I2[3]
.sym 82269 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_I0[2]
.sym 82272 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 82273 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 82274 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 82279 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 82280 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 82281 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 82283 clk$SB_IO_IN_$glb_clk
.sym 82285 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]
.sym 82286 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 82287 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[2]
.sym 82288 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 82289 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 82290 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 82291 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 82292 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 82299 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 82301 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 82303 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 82307 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 82308 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 82309 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 82310 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 82311 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 82318 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 82319 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 82326 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_I1_SB_LUT4_I3_O[2]
.sym 82327 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 82329 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 82330 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 82331 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I2[1]
.sym 82332 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 82333 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 82334 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_I0[2]
.sym 82335 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 82336 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 82337 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 82338 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 82339 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 82340 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 82341 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 82343 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 82345 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_I1[2]
.sym 82347 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 82348 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 82349 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 82350 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O[2]
.sym 82355 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 82356 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 82357 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 82360 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 82361 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 82365 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O[2]
.sym 82367 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_I0[2]
.sym 82368 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 82371 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 82372 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 82373 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 82374 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_I1[2]
.sym 82377 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 82378 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_I1_SB_LUT4_I3_O[2]
.sym 82379 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I2[1]
.sym 82384 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 82386 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 82389 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 82390 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 82391 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 82392 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 82395 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 82396 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 82397 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 82398 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 82401 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 82402 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 82403 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 82404 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 82409 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 82413 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O[0]
.sym 82423 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 82425 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 82427 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I2[1]
.sym 82428 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 82436 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 82443 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 82449 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 82451 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 82452 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 82453 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 82454 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_I0[2]
.sym 82455 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 82457 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O[2]
.sym 82458 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 82459 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1[2]
.sym 82460 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1[0]
.sym 82461 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 82463 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_I1[2]
.sym 82464 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]
.sym 82465 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_I2[1]
.sym 82466 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 82467 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1[1]
.sym 82468 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 82469 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1[3]
.sym 82471 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 82472 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O[1]
.sym 82473 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I0[1]
.sym 82474 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O[3]
.sym 82478 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O[0]
.sym 82479 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 82482 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 82483 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 82484 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 82488 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I0[1]
.sym 82489 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1[1]
.sym 82490 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1[2]
.sym 82491 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1[3]
.sym 82494 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O[0]
.sym 82495 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O[1]
.sym 82496 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O[3]
.sym 82497 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O[2]
.sym 82500 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_I1[2]
.sym 82501 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 82502 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 82506 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 82507 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 82508 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_I2[1]
.sym 82509 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_I0[2]
.sym 82513 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 82515 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1[0]
.sym 82518 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 82519 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 82520 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O[0]
.sym 82521 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O[2]
.sym 82524 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 82525 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]
.sym 82526 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 82527 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 82529 clk$SB_IO_IN_$glb_clk
.sym 82732 DBG[1]$SB_IO_OUT
.sym 82752 DBG[1]$SB_IO_OUT
.sym 82754 flash_clk_SB_LUT4_I3_O[2]
.sym 82767 soc.spimemio.xfer.obuffer_SB_DFFE_Q_E
.sym 82771 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I2[0]
.sym 82772 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 82787 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 82788 flash_io0_oe
.sym 82789 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 82796 soc.spimemio.xfer.count[2]
.sym 82799 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 82801 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3[3]
.sym 82802 soc.spimemio.xfer.count[0]
.sym 82804 soc.spimemio.xfer.count[2]
.sym 82812 soc.spimemio.xfer.count[1]
.sym 82814 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[1]
.sym 82815 soc.spimemio.xfer.count[3]
.sym 82816 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[2]
.sym 82817 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[2]
.sym 82820 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 82822 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 82823 soc.spimemio.xfer.count_SB_DFFESR_Q_E
.sym 82825 soc.spimemio.xfer_clk
.sym 82829 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[1]
.sym 82830 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[2]
.sym 82832 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 82841 soc.spimemio.xfer.count[2]
.sym 82842 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 82843 soc.spimemio.xfer_clk
.sym 82844 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 82847 soc.spimemio.xfer.count[3]
.sym 82848 soc.spimemio.xfer.count[1]
.sym 82849 soc.spimemio.xfer.count[2]
.sym 82850 soc.spimemio.xfer.count[0]
.sym 82859 soc.spimemio.xfer.count[3]
.sym 82860 soc.spimemio.xfer.count[1]
.sym 82861 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 82862 soc.spimemio.xfer.count[0]
.sym 82865 soc.spimemio.xfer_clk
.sym 82866 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3[3]
.sym 82867 soc.spimemio.xfer.count[2]
.sym 82868 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 82875 soc.spimemio.xfer.count_SB_DFFESR_Q_E
.sym 82876 clk$SB_IO_IN_$glb_clk
.sym 82877 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[2]
.sym 82894 iomem_rdata_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 82896 iomem_wdata[11]
.sym 82898 iomem_wdata[3]
.sym 82900 soc.memory.rdata_1[2]
.sym 82901 flash_clk_SB_LUT4_I3_O[2]
.sym 82905 $PACKER_GND_NET
.sym 82936 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[2]
.sym 82937 iomem_addr[12]
.sym 82943 soc.spimemio.xfer.obuffer_SB_DFFE_Q_E
.sym 82948 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E
.sym 82951 DBG[2]$SB_IO_OUT
.sym 82961 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[1]
.sym 82962 soc.spimemio.xfer.count[3]
.sym 82963 soc.spimemio.xfer.count[1]
.sym 82965 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 82967 soc.spimemio.xfer.count[2]
.sym 82968 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[0]
.sym 82971 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 82972 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 82973 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E[1]
.sym 82975 soc.spimemio.xfer_clk
.sym 82976 $PACKER_VCC_NET
.sym 82978 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[3]
.sym 82979 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[2]
.sym 82980 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[2]
.sym 82981 soc.spimemio.xfer.count[0]
.sym 82982 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 82984 $PACKER_VCC_NET
.sym 82986 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E
.sym 82987 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[2]
.sym 82990 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 82991 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 82993 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E[1]
.sym 82994 soc.spimemio.xfer.count[0]
.sym 82997 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 82999 soc.spimemio.xfer.count[1]
.sym 83000 $PACKER_VCC_NET
.sym 83001 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 83003 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 83004 soc.spimemio.xfer_clk
.sym 83005 soc.spimemio.xfer.count[2]
.sym 83006 $PACKER_VCC_NET
.sym 83007 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 83010 soc.spimemio.xfer.count[3]
.sym 83011 soc.spimemio.xfer_clk
.sym 83012 $PACKER_VCC_NET
.sym 83013 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 83016 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[1]
.sym 83017 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[3]
.sym 83018 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[0]
.sym 83019 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[2]
.sym 83022 $PACKER_VCC_NET
.sym 83023 soc.spimemio.xfer.count[0]
.sym 83024 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E[1]
.sym 83025 soc.spimemio.xfer_clk
.sym 83028 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 83029 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[2]
.sym 83030 soc.spimemio.xfer.count[0]
.sym 83031 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 83034 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 83035 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 83036 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[2]
.sym 83037 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 83038 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E
.sym 83039 clk$SB_IO_IN_$glb_clk
.sym 83040 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[2]
.sym 83052 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 83056 soc.spimemio.valid_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 83057 iomem_wdata[8]
.sym 83059 iomem_addr[13]
.sym 83061 iomem_wdata[14]
.sym 83062 flash_clk_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 83064 iomem_addr[11]
.sym 83065 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[0]
.sym 83071 iomem_ready_SB_DFFESS_Q_D[1]
.sym 83072 flash_clk_SB_LUT4_I3_O[2]
.sym 83075 soc.spimemio.din_data[7]
.sym 83076 soc.spimemio.valid_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 83083 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 83084 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[2]
.sym 83086 soc.spimemio.xfer_clk
.sym 83088 soc.spimemio.xfer.count[0]
.sym 83090 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O[1]
.sym 83091 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[0]
.sym 83092 soc.spimemio.xfer_resetn_SB_LUT4_I3_2_I1[1]
.sym 83093 soc.spimemio.xfer.count_SB_DFFESR_Q_E
.sym 83094 $PACKER_VCC_NET
.sym 83100 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 83101 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 83102 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[2]
.sym 83104 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E[1]
.sym 83107 flash_io0_oe_SB_LUT4_O_I0[1]
.sym 83108 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 83109 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0[0]
.sym 83110 soc.spimemio.xfer.count[1]
.sym 83111 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 83112 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 83113 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 83115 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 83116 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 83118 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 83121 soc.spimemio.xfer.count[1]
.sym 83122 soc.spimemio.xfer_clk
.sym 83123 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 83124 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 83127 flash_io0_oe_SB_LUT4_O_I0[1]
.sym 83129 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E[1]
.sym 83130 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O[1]
.sym 83133 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 83134 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 83135 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 83136 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 83139 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0[0]
.sym 83140 soc.spimemio.xfer.count[1]
.sym 83141 soc.spimemio.xfer_clk
.sym 83142 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 83145 soc.spimemio.xfer.count[1]
.sym 83146 soc.spimemio.xfer_clk
.sym 83147 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 83148 soc.spimemio.xfer.count[0]
.sym 83151 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E[1]
.sym 83152 $PACKER_VCC_NET
.sym 83154 soc.spimemio.xfer.count[1]
.sym 83157 soc.spimemio.xfer_resetn_SB_LUT4_I3_2_I1[1]
.sym 83158 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[0]
.sym 83160 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[2]
.sym 83161 soc.spimemio.xfer.count_SB_DFFESR_Q_E
.sym 83162 clk$SB_IO_IN_$glb_clk
.sym 83163 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[2]
.sym 83165 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I0[0]
.sym 83167 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 83169 soc.spimemio.xfer.obuffer[6]
.sym 83170 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 83171 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[1]
.sym 83174 iomem_addr[13]
.sym 83176 iomem_wdata[10]
.sym 83179 iomem_wstrb[1]
.sym 83181 iomem_wdata[13]
.sym 83182 iomem_wdata[11]
.sym 83183 iomem_addr[13]
.sym 83185 iomem_wdata[2]
.sym 83188 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 83199 iomem_addr[15]
.sym 83205 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I0_O[0]
.sym 83206 soc.spimemio.xfer_csb
.sym 83207 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 83208 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 83209 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[2]
.sym 83210 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 83211 soc.spimemio.din_valid_SB_LUT4_I3_O[2]
.sym 83216 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E[0]
.sym 83217 flash_io0_oe_SB_LUT4_O_I0[1]
.sym 83218 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E[1]
.sym 83220 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 83221 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 83223 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E
.sym 83225 soc.spimemio.xfer_clk
.sym 83226 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I0_O[1]
.sym 83228 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[2]
.sym 83232 soc.spimemio.xfer.obuffer[4]
.sym 83234 soc.spimemio.xfer.obuffer[6]
.sym 83236 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[1]
.sym 83238 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 83239 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 83240 soc.spimemio.xfer_clk
.sym 83241 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 83244 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[2]
.sym 83245 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 83246 flash_io0_oe_SB_LUT4_O_I0[1]
.sym 83247 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[1]
.sym 83250 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 83252 soc.spimemio.din_valid_SB_LUT4_I3_O[2]
.sym 83257 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I0_O[0]
.sym 83258 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I0_O[1]
.sym 83259 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 83262 soc.spimemio.xfer_clk
.sym 83263 soc.spimemio.xfer_csb
.sym 83269 soc.spimemio.din_valid_SB_LUT4_I3_O[2]
.sym 83270 flash_io0_oe_SB_LUT4_O_I0[1]
.sym 83271 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E[1]
.sym 83274 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E[1]
.sym 83276 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E[0]
.sym 83280 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 83281 soc.spimemio.xfer.obuffer[4]
.sym 83282 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 83283 soc.spimemio.xfer.obuffer[6]
.sym 83284 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E
.sym 83285 clk$SB_IO_IN_$glb_clk
.sym 83286 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[2]
.sym 83287 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I0[0]
.sym 83288 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I0[1]
.sym 83289 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I0[1]
.sym 83290 soc.spimemio.xfer.obuffer[4]
.sym 83291 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I0[1]
.sym 83292 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I0[0]
.sym 83294 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[1]
.sym 83301 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 83302 flash_io0_oe
.sym 83305 $PACKER_VCC_NET
.sym 83307 soc.spimemio.din_valid_SB_LUT4_I3_O[2]
.sym 83311 soc.spimemio.dout_data[2]
.sym 83312 soc.spimemio.dout_data[0]
.sym 83313 soc.spimemio.xfer.obuffer[3]
.sym 83316 soc.spimemio.xfer_clk
.sym 83318 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[1]
.sym 83320 soc.spimemio.dout_data[3]
.sym 83321 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[1]
.sym 83322 soc.spimemio.din_data[6]
.sym 83336 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 83339 flash_io0_oe_SB_LUT4_O_I0[1]
.sym 83347 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 83358 soc.spimemio.din_valid_SB_LUT4_I3_O[2]
.sym 83359 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 83363 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 83364 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 83379 soc.spimemio.din_valid_SB_LUT4_I3_O[2]
.sym 83381 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 83382 flash_io0_oe_SB_LUT4_O_I0[1]
.sym 83393 soc.spimemio.din_valid_SB_LUT4_I3_O[2]
.sym 83410 soc.spimemio.xfer.obuffer_SB_DFFE_Q_5_D_SB_LUT4_O_I2[1]
.sym 83411 soc.spimemio.xfer.obuffer_SB_DFFE_Q_4_D_SB_LUT4_O_I2[1]
.sym 83412 soc.spimemio.xfer.obuffer[1]
.sym 83413 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E_SB_LUT4_O_I1[1]
.sym 83417 soc.spimemio.xfer.obuffer[3]
.sym 83422 iomem_addr[6]
.sym 83424 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 83425 flash_io0_oe_SB_LUT4_O_I0[1]
.sym 83426 iomem_addr[2]
.sym 83428 iomem_wdata[6]
.sym 83429 iomem_addr[9]
.sym 83430 iomem_addr[7]
.sym 83432 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 83433 iomem_addr[7]
.sym 83436 soc.spimemio.xfer.obuffer_SB_DFFE_Q_E
.sym 83439 iomem_addr[12]
.sym 83440 soc.spimemio.rd_wait_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 83441 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 83442 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 83443 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 83445 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[2]
.sym 83458 flash_io0_oe_SB_LUT4_O_I0[1]
.sym 83462 soc.spimemio.din_valid
.sym 83464 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 83469 soc.spimemio.xfer.obuffer_SB_DFFE_Q_E
.sym 83476 soc.spimemio.xfer_clk
.sym 83478 soc.spimemio.din_valid_SB_LUT4_I3_O[2]
.sym 83480 soc.spimemio.din_data[0]
.sym 83481 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I2[0]
.sym 83484 soc.spimemio.din_valid
.sym 83485 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I2[0]
.sym 83486 soc.spimemio.din_valid_SB_LUT4_I3_O[2]
.sym 83487 flash_io0_oe_SB_LUT4_O_I0[1]
.sym 83491 soc.spimemio.xfer_clk
.sym 83503 soc.spimemio.din_data[0]
.sym 83509 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I2[0]
.sym 83511 flash_io0_oe_SB_LUT4_O_I0[1]
.sym 83530 soc.spimemio.xfer.obuffer_SB_DFFE_Q_E
.sym 83531 clk$SB_IO_IN_$glb_clk
.sym 83532 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 83538 soc.spimemio.din_data[6]
.sym 83539 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 83540 soc.spimemio.din_data[4]
.sym 83545 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 83546 iomem_wdata[7]
.sym 83552 iomem_addr[5]
.sym 83555 iomem_addr[3]
.sym 83557 soc.spimemio.din_data[1]
.sym 83560 soc.spimemio.valid_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 83563 soc.spimemio.din_data[2]
.sym 83564 flash_clk_SB_LUT4_I3_O[2]
.sym 83565 soc.spimemio.din_data[3]
.sym 83567 soc.spimemio.din_data[7]
.sym 83574 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 83575 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2[0]
.sym 83576 soc.spimemio.xfer.dummy_count[0]
.sym 83578 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O[1]
.sym 83580 soc.spimemio.xfer.dummy_count[3]
.sym 83581 $PACKER_VCC_NET
.sym 83582 soc.spimemio.xfer.dummy_count[1]
.sym 83583 $PACKER_VCC_NET
.sym 83584 soc.spimemio.xfer.dummy_count[0]
.sym 83586 soc.spimemio_cfgreg_do[20]
.sym 83587 soc.spimemio.xfer.dummy_count[2]
.sym 83588 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 83594 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 83600 $PACKER_VCC_NET
.sym 83606 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2_SB_CARRY_I1_CO[1]
.sym 83608 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2[0]
.sym 83609 soc.spimemio.xfer.dummy_count[0]
.sym 83612 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2_SB_CARRY_I1_CO[2]
.sym 83614 $PACKER_VCC_NET
.sym 83615 soc.spimemio.xfer.dummy_count[1]
.sym 83616 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2_SB_CARRY_I1_CO[1]
.sym 83618 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2_SB_CARRY_I1_CO[3]
.sym 83620 $PACKER_VCC_NET
.sym 83621 soc.spimemio.xfer.dummy_count[2]
.sym 83622 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2_SB_CARRY_I1_CO[2]
.sym 83626 soc.spimemio.xfer.dummy_count[3]
.sym 83627 $PACKER_VCC_NET
.sym 83628 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2_SB_CARRY_I1_CO[3]
.sym 83633 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O[1]
.sym 83637 soc.spimemio_cfgreg_do[20]
.sym 83638 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 83639 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 83644 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2[0]
.sym 83645 $PACKER_VCC_NET
.sym 83646 soc.spimemio.xfer.dummy_count[0]
.sym 83649 soc.spimemio.xfer.dummy_count[0]
.sym 83650 soc.spimemio.xfer.dummy_count[3]
.sym 83651 soc.spimemio.xfer.dummy_count[1]
.sym 83652 soc.spimemio.xfer.dummy_count[2]
.sym 83654 clk$SB_IO_IN_$glb_clk
.sym 83655 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 83658 soc.spimemio.din_data[3]
.sym 83679 iomem_addr[10]
.sym 83680 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2[2]
.sym 83682 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 83683 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 83684 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 83685 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 83686 iomem_addr[15]
.sym 83687 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 83691 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 83697 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 83698 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[3]
.sym 83699 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 83700 soc.spimemio.din_data[2]
.sym 83701 soc.spimemio.din_data[0]
.sym 83702 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 83705 soc.spimemio.din_data[1]
.sym 83706 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 83707 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 83708 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E[0]
.sym 83709 iomem_addr[3]
.sym 83710 soc.spimemio.din_rd
.sym 83711 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 83712 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[2]
.sym 83713 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 83714 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 83715 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[2]
.sym 83717 soc.spimemio_cfgreg_do[20]
.sym 83719 soc.spimemio_cfgreg_do[17]
.sym 83720 soc.spimemio_cfgreg_do[19]
.sym 83721 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 83723 soc.spimemio.din_data[3]
.sym 83724 iomem_addr[14]
.sym 83726 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 83728 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 83730 soc.spimemio.din_rd
.sym 83731 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 83732 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 83733 soc.spimemio.din_data[1]
.sym 83736 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 83737 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[2]
.sym 83738 soc.spimemio_cfgreg_do[19]
.sym 83739 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 83742 soc.spimemio.din_rd
.sym 83743 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 83744 soc.spimemio.din_data[0]
.sym 83745 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 83748 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 83749 iomem_addr[14]
.sym 83750 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[3]
.sym 83751 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 83754 soc.spimemio_cfgreg_do[17]
.sym 83755 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 83756 soc.spimemio_cfgreg_do[20]
.sym 83757 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 83760 soc.spimemio.din_data[2]
.sym 83761 soc.spimemio.din_rd
.sym 83762 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 83763 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 83766 soc.spimemio.din_rd
.sym 83767 soc.spimemio.din_data[3]
.sym 83768 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 83769 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 83772 iomem_addr[3]
.sym 83775 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[2]
.sym 83776 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E[0]
.sym 83777 clk$SB_IO_IN_$glb_clk
.sym 83778 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 83803 iomem_addr[17]
.sym 83804 soc.spimemio.dout_data[0]
.sym 83805 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 83807 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 83808 soc.spimemio.dout_data[2]
.sym 83809 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[2]
.sym 83812 soc.spimemio.rd_wait_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_I3_O
.sym 83813 soc.spimemio.dout_data[3]
.sym 83820 iomem_addr[23]
.sym 83821 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3[0]
.sym 83822 soc.spimemio.rd_wait_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 83824 soc.spimemio.rd_wait_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_I3_O
.sym 83825 iomem_addr[15]
.sym 83826 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2[3]
.sym 83827 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[2]
.sym 83830 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2[2]
.sym 83831 iomem_addr[2]
.sym 83832 soc.spimemio.config_cont_SB_LUT4_I1_1_O[0]
.sym 83833 soc.spimemio.config_cont_SB_LUT4_I1_1_O[1]
.sym 83834 iomem_addr[16]
.sym 83835 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2[3]
.sym 83836 iomem_addr[7]
.sym 83837 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 83838 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 83839 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 83842 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 83843 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2[2]
.sym 83846 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 83847 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 83848 iomem_addr[10]
.sym 83850 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 83851 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 83853 soc.spimemio.config_cont_SB_LUT4_I1_1_O[1]
.sym 83854 soc.spimemio.config_cont_SB_LUT4_I1_1_O[0]
.sym 83859 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[2]
.sym 83860 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 83861 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 83862 iomem_addr[7]
.sym 83865 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 83866 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 83867 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 83868 iomem_addr[15]
.sym 83871 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2[2]
.sym 83872 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2[3]
.sym 83873 iomem_addr[10]
.sym 83874 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 83877 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 83878 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2[2]
.sym 83879 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2[3]
.sym 83880 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 83883 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 83884 iomem_addr[23]
.sym 83885 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 83886 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 83889 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 83890 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3[0]
.sym 83891 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 83892 iomem_addr[16]
.sym 83895 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[2]
.sym 83896 iomem_addr[2]
.sym 83897 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 83898 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 83899 soc.spimemio.rd_wait_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 83900 clk$SB_IO_IN_$glb_clk
.sym 83901 soc.spimemio.rd_wait_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_I3_O
.sym 83918 soc.spimemio.rd_wait_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 83927 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 83944 iomem_addr[11]
.sym 83945 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 83946 soc.spimemio_cfgreg_do[22]
.sym 83948 iomem_addr[19]
.sym 83950 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 83952 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3[3]
.sym 83954 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_O_I2[3]
.sym 83955 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3[0]
.sym 83956 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 83957 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 83958 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 83959 soc.spimemio_cfgreg_do[16]
.sym 83962 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 83963 iomem_addr[17]
.sym 83964 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 83967 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 83968 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 83971 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_O_I2[2]
.sym 83972 soc.spimemio_cfgreg_do[21]
.sym 83973 iomem_addr[8]
.sym 83974 iomem_addr[9]
.sym 83977 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 83978 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 83979 iomem_addr[19]
.sym 83982 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 83983 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 83984 iomem_addr[11]
.sym 83985 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 83988 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 83989 iomem_addr[8]
.sym 83990 soc.spimemio_cfgreg_do[16]
.sym 83991 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 83994 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 83996 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 83997 iomem_addr[17]
.sym 84001 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3[0]
.sym 84002 soc.spimemio_cfgreg_do[21]
.sym 84003 soc.spimemio_cfgreg_do[22]
.sym 84006 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 84007 iomem_addr[9]
.sym 84008 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_O_I2[2]
.sym 84009 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_O_I2[3]
.sym 84018 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3[0]
.sym 84019 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3[3]
.sym 84020 soc.spimemio_cfgreg_do[22]
.sym 84021 soc.spimemio_cfgreg_do[21]
.sym 84038 iomem_addr[11]
.sym 84041 iomem_addr[16]
.sym 84042 iomem_addr[15]
.sym 84056 soc.spimemio.valid_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 84059 iomem_wdata[6]
.sym 84066 iomem_wdata[6]
.sym 84068 soc.simpleuart.send_pattern[8]
.sym 84077 soc.simpleuart.send_dummy_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 84087 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 84095 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 84129 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 84130 iomem_wdata[6]
.sym 84132 soc.simpleuart.send_pattern[8]
.sym 84145 soc.simpleuart.send_dummy_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 84146 clk$SB_IO_IN_$glb_clk
.sym 84147 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 84162 flash_io0_oe_SB_LUT4_I0_I3[0]
.sym 84166 flash_io2_oe_SB_LUT4_I3_O[2]
.sym 84171 soc.simpleuart.send_dummy_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 84178 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 84183 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 84294 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 84296 soc.spimemio.dout_data[0]
.sym 84297 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 84298 soc.spimemio.dout_data[3]
.sym 84300 soc.spimemio.dout_data[2]
.sym 84302 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 84314 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 84316 soc.simpleuart.send_bitcnt[3]
.sym 84318 $PACKER_VCC_NET
.sym 84319 soc.simpleuart.send_bitcnt[2]
.sym 84325 soc.simpleuart.send_bitcnt[1]
.sym 84326 $PACKER_VCC_NET
.sym 84330 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 84333 soc.simpleuart.send_dummy_SB_LUT4_I3_O[1]
.sym 84339 soc.simpleuart.send_dummy_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 84342 soc.simpleuart.send_bitcnt[0]
.sym 84344 $nextpnr_ICESTORM_LC_47$O
.sym 84346 soc.simpleuart.send_bitcnt[0]
.sym 84350 $nextpnr_ICESTORM_LC_48$I3
.sym 84352 soc.simpleuart.send_bitcnt[1]
.sym 84353 $PACKER_VCC_NET
.sym 84356 $nextpnr_ICESTORM_LC_48$COUT
.sym 84358 $PACKER_VCC_NET
.sym 84360 $nextpnr_ICESTORM_LC_48$I3
.sym 84362 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 84364 $PACKER_VCC_NET
.sym 84365 soc.simpleuart.send_bitcnt[2]
.sym 84369 soc.simpleuart.send_bitcnt[3]
.sym 84370 soc.simpleuart.send_dummy_SB_LUT4_I3_O[1]
.sym 84371 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 84372 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 84375 soc.simpleuart.send_dummy_SB_LUT4_I3_O[1]
.sym 84376 soc.simpleuart.send_bitcnt[1]
.sym 84377 soc.simpleuart.send_bitcnt[0]
.sym 84378 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 84381 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 84382 soc.simpleuart.send_bitcnt[0]
.sym 84384 soc.simpleuart.send_dummy_SB_LUT4_I3_O[1]
.sym 84387 soc.simpleuart.send_dummy_SB_LUT4_I3_O[1]
.sym 84388 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 84389 soc.simpleuart.send_bitcnt[2]
.sym 84390 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 84391 soc.simpleuart.send_dummy_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 84392 clk$SB_IO_IN_$glb_clk
.sym 84393 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 84394 soc.spimemio.buffer[3]
.sym 84399 soc.spimemio.buffer[0]
.sym 84444 soc.spimemio.dout_data[3]
.sym 84453 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 84456 soc.spimemio.dout_data[0]
.sym 84500 soc.spimemio.dout_data[0]
.sym 84506 soc.spimemio.dout_data[3]
.sym 84514 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 84515 clk$SB_IO_IN_$glb_clk
.sym 84517 soc.spimem_rdata[0]
.sym 84521 soc.spimem_rdata[3]
.sym 84563 soc.spimemio.dout_data[4]
.sym 84564 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 84565 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 84568 soc.spimemio.dout_data[1]
.sym 84569 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 84570 soc.spimemio.dout_data[2]
.sym 84571 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[2]
.sym 84573 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 84574 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 84581 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 84585 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 84586 soc.spimem_rdata[3]
.sym 84591 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 84592 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 84594 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 84597 soc.spimemio.dout_data[1]
.sym 84603 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 84604 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 84605 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 84606 soc.spimem_rdata[3]
.sym 84611 soc.spimemio.dout_data[2]
.sym 84615 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 84616 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 84617 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[2]
.sym 84623 soc.spimemio.dout_data[4]
.sym 84627 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 84629 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 84630 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 84634 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 84635 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 84636 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 84637 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 84638 clk$SB_IO_IN_$glb_clk
.sym 84646 soc.spimemio.buffer[18]
.sym 84675 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 84681 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 84684 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 84686 soc.spimem_rdata[18]
.sym 84688 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 84689 soc.spimem_rdata[0]
.sym 84690 soc.spimemio.buffer[1]
.sym 84692 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 84693 soc.spimemio.buffer[11]
.sym 84694 soc.spimemio.buffer[4]
.sym 84695 iomem_rdata_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 84696 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 84707 soc.spimem_rdata[1]
.sym 84711 soc.spimemio.buffer[18]
.sym 84714 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 84715 soc.spimem_rdata[1]
.sym 84716 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 84717 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 84720 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 84721 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 84722 iomem_rdata_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 84728 soc.spimemio.buffer[1]
.sym 84732 soc.spimem_rdata[0]
.sym 84733 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 84734 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 84735 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 84738 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 84739 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 84740 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 84741 soc.spimem_rdata[18]
.sym 84746 soc.spimemio.buffer[18]
.sym 84751 soc.spimemio.buffer[11]
.sym 84759 soc.spimemio.buffer[4]
.sym 84760 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O_$glb_ce
.sym 84761 clk$SB_IO_IN_$glb_clk
.sym 84764 soc.spimemio.buffer[19]
.sym 84765 soc.spimemio.buffer[16]
.sym 84767 soc.spimemio.buffer[17]
.sym 84789 soc.spimemio.dout_data[0]
.sym 84794 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 84810 soc.spimem_rdata[11]
.sym 84815 soc.spimemio.dout_data[7]
.sym 84819 soc.spimem_rdata[4]
.sym 84820 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 84821 soc.spimemio.buffer[19]
.sym 84823 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 84824 soc.spimemio.buffer[17]
.sym 84826 iomem_ready_SB_LUT4_I3_O[0]
.sym 84827 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 84828 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 84830 soc.spimemio.buffer[16]
.sym 84831 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 84835 soc.spimem_rdata[19]
.sym 84837 soc.spimem_rdata[19]
.sym 84838 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 84839 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 84840 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 84846 soc.spimemio.buffer[17]
.sym 84850 soc.spimemio.buffer[16]
.sym 84855 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 84856 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 84857 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 84858 iomem_ready_SB_LUT4_I3_O[0]
.sym 84861 soc.spimem_rdata[11]
.sym 84862 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 84863 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 84864 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 84867 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 84868 soc.spimem_rdata[4]
.sym 84869 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 84870 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 84875 soc.spimemio.dout_data[7]
.sym 84881 soc.spimemio.buffer[19]
.sym 84883 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O_$glb_ce
.sym 84884 clk$SB_IO_IN_$glb_clk
.sym 84892 soc.spimemio.buffer[7]
.sym 84931 soc.spimemio.dout_data[1]
.sym 84943 soc.spimemio.dout_data[4]
.sym 84944 soc.spimemio.dout_data[7]
.sym 84945 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 84978 soc.spimemio.dout_data[7]
.sym 84986 soc.spimemio.dout_data[1]
.sym 84998 soc.spimemio.dout_data[4]
.sym 85006 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 85007 clk$SB_IO_IN_$glb_clk
.sym 85029 soc.spimemio.dout_data[7]
.sym 85055 soc.spimemio.dout_data[6]
.sym 85062 soc.spimemio.dout_data[7]
.sym 85063 soc.spimemio.dout_data[4]
.sym 85077 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 85086 soc.spimemio.dout_data[6]
.sym 85090 soc.spimemio.dout_data[4]
.sym 85115 soc.spimemio.dout_data[7]
.sym 85129 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 85130 clk$SB_IO_IN_$glb_clk
.sym 85409 soc.mem_rdata[20]
.sym 85421 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 85428 soc.mem_rdata[18]
.sym 85429 soc.mem_rdata[22]
.sym 85433 soc.mem_rdata[20]
.sym 85436 soc.mem_rdata[28]
.sym 85458 soc.mem_rdata[22]
.sym 85465 soc.mem_rdata[20]
.sym 85472 soc.mem_rdata[28]
.sym 85483 soc.mem_rdata[18]
.sym 85498 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 85499 clk$SB_IO_IN_$glb_clk
.sym 85528 soc.cpu.mem_16bit_buffer[12]
.sym 85532 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 85553 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 85555 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O[1]
.sym 85563 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 85571 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 85575 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 85607 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 85618 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O[1]
.sym 85621 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 85622 clk$SB_IO_IN_$glb_clk
.sym 85645 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 85652 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[2]
.sym 85653 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 85665 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 85667 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 85668 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 85670 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 85672 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[0]
.sym 85673 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 85674 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 85676 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 85677 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 85678 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[3]
.sym 85679 soc.mem_rdata[24]
.sym 85680 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 85685 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 85689 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 85691 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 85693 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2[0]
.sym 85694 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 85696 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 85698 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 85699 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 85700 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 85701 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 85704 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 85705 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 85706 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 85707 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[3]
.sym 85710 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 85711 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 85712 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 85713 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 85716 soc.mem_rdata[24]
.sym 85723 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[0]
.sym 85724 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 85725 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 85728 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2[0]
.sym 85729 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 85730 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 85731 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 85740 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2[0]
.sym 85741 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 85742 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 85743 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 85744 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 85745 clk$SB_IO_IN_$glb_clk
.sym 85761 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 85762 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 85767 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 85770 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 85772 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 85775 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 85780 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[2]
.sym 85789 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1[1]
.sym 85791 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 85793 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 85797 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 85799 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1[0]
.sym 85800 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 85801 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I1[1]
.sym 85803 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I2[3]
.sym 85804 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 85807 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 85808 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_I0[2]
.sym 85811 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I1[3]
.sym 85815 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 85816 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 85821 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_I0[2]
.sym 85822 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 85823 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I1[1]
.sym 85824 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I1[3]
.sym 85834 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 85835 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I2[3]
.sym 85836 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 85839 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 85840 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 85841 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 85845 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_I0[2]
.sym 85846 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1[1]
.sym 85847 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1[0]
.sym 85851 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 85852 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 85854 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 85864 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 85865 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 85866 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 85868 clk$SB_IO_IN_$glb_clk
.sym 85891 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I2[3]
.sym 85902 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 85905 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 85913 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 85914 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 85915 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 85923 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_I0[2]
.sym 85924 soc.cpu.mem_rdata_q_SB_DFF_Q_21_D_SB_LUT4_O_I1[3]
.sym 85926 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 85927 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_I1_SB_LUT4_I3_O[2]
.sym 85929 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 85932 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 85934 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 85935 soc.cpu.mem_rdata_q_SB_DFF_Q_21_D_SB_LUT4_O_I1[1]
.sym 85936 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 85937 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[2]
.sym 85939 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 85944 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 85945 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 85947 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 85950 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 85951 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 85952 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_I0[2]
.sym 85953 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_I1_SB_LUT4_I3_O[2]
.sym 85956 soc.cpu.mem_rdata_q_SB_DFF_Q_21_D_SB_LUT4_O_I1[3]
.sym 85957 soc.cpu.mem_rdata_q_SB_DFF_Q_21_D_SB_LUT4_O_I1[1]
.sym 85958 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 85959 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_I0[2]
.sym 85964 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 85965 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_I1_SB_LUT4_I3_O[2]
.sym 85974 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[2]
.sym 85975 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 85976 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 85980 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 85982 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 85983 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 85986 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[2]
.sym 85988 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 85989 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 85991 clk$SB_IO_IN_$glb_clk
.sym 86017 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 86024 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 86025 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 86028 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 86035 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 86038 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 86039 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 86044 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 86048 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I2[1]
.sym 86049 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 86050 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 86052 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 86053 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1[0]
.sym 86054 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_I0[2]
.sym 86055 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 86056 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 86058 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 86059 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 86062 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_I0[0]
.sym 86063 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 86067 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 86068 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 86069 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 86070 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1[0]
.sym 86073 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 86074 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 86075 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 86076 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 86079 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 86080 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 86081 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 86082 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 86091 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 86093 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 86094 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I2[1]
.sym 86097 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 86098 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_I0[2]
.sym 86100 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 86103 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 86104 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 86105 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 86106 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_I0[0]
.sym 86114 clk$SB_IO_IN_$glb_clk
.sym 86132 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 86137 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 86158 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 86159 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 86160 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1[0]
.sym 86161 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 86163 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 86164 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 86165 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 86166 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 86168 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 86169 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 86171 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 86172 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 86174 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 86175 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[2]
.sym 86177 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 86179 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 86180 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 86181 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]
.sym 86184 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 86185 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 86186 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 86188 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 86190 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 86191 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 86192 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 86193 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 86196 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 86197 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 86198 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 86199 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 86202 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 86204 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 86205 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 86208 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 86210 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 86211 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 86214 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 86215 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1[0]
.sym 86216 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[2]
.sym 86217 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 86220 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 86221 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 86222 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]
.sym 86223 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 86226 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 86227 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 86234 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 86235 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 86237 clk$SB_IO_IN_$glb_clk
.sym 86253 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 86259 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 86262 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 86280 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I0[1]
.sym 86286 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 86294 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 86303 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 86319 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 86320 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I0[1]
.sym 86321 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 86343 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 86344 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 86345 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 86563 DBG[2]$SB_IO_OUT
.sym 86576 DBG[2]$SB_IO_OUT
.sym 86585 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[2]
.sym 86586 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 86587 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 86588 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O[3]
.sym 86589 iomem_rdata_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 86590 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 86591 soc.cpu.mem_rdata_latched_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 86592 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 86617 soc.memory.rdata_1[4]
.sym 86618 $PACKER_VCC_NET
.sym 86619 iomem_addr[12]
.sym 86620 soc.memory.wen[1]
.sym 86637 soc.spimemio.valid_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 86661 soc.spimemio.valid_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 86707 clk$SB_IO_IN_$glb_clk
.sym 86709 flash_io0_di
.sym 86711 flash_io1_di
.sym 86725 flash_clk_SB_LUT4_I3_O[2]
.sym 86726 iomem_wdata[12]
.sym 86727 soc.spimemio.valid_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 86728 iomem_wdata[0]
.sym 86730 soc.memory.rdata_1[3]
.sym 86732 iomem_wdata[4]
.sym 86733 iomem_wdata[4]
.sym 86734 iomem_ready_SB_DFFESS_Q_D[1]
.sym 86735 iomem_wdata[1]
.sym 86738 soc.memory.rdata_0[6]
.sym 86740 flash_io1_do
.sym 86742 soc.memory.rdata_1[12]
.sym 86744 soc.memory.rdata_1[13]
.sym 86746 flash_clk_SB_LUT4_I3_O[2]
.sym 86748 soc.memory.rdata_1[15]
.sym 86753 flash_io0_do
.sym 86754 flash_io0_di
.sym 86755 soc.memory.rdata_0[0]
.sym 86758 flash_io1_di
.sym 86760 flash_io1_oe
.sym 86764 flash_clk_SB_LUT4_I3_O[2]
.sym 86768 soc.memory.rdata_0[12]
.sym 86769 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O[3]
.sym 86770 soc.memory.rdata_0[13]
.sym 86772 flash_io0_di
.sym 86776 flash_io1_di
.sym 86778 soc.memory.rdata_0[15]
.sym 86782 soc.memory.rdata_0[8]
.sym 86886 iomem_addr[15]
.sym 86890 iomem_wdata[8]
.sym 86892 iomem_addr[5]
.sym 86895 iomem_wdata[12]
.sym 86898 flash_io1_oe
.sym 87024 flash_clk_SB_LUT4_I3_O[2]
.sym 87029 flash_io1_oe_SB_LUT4_I1_O[0]
.sym 87030 soc.spimemio.din_data[5]
.sym 87038 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 87039 soc.spimemio.xfer.obuffer[4]
.sym 87041 soc.spimemio.xfer.obuffer[6]
.sym 87042 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 87043 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[1]
.sym 87045 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I0[1]
.sym 87047 soc.spimemio.xfer.obuffer_SB_DFFE_Q_E
.sym 87050 soc.spimemio.din_data[7]
.sym 87052 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[0]
.sym 87053 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 87058 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 87059 soc.spimemio.din_data[6]
.sym 87061 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I0[0]
.sym 87063 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 87066 soc.spimemio.xfer.obuffer[3]
.sym 87075 soc.spimemio.xfer.obuffer[4]
.sym 87078 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[0]
.sym 87087 soc.spimemio.xfer.obuffer[6]
.sym 87088 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 87089 soc.spimemio.xfer.obuffer[3]
.sym 87090 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 87099 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 87100 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I0[1]
.sym 87101 soc.spimemio.din_data[6]
.sym 87102 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I0[0]
.sym 87105 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[0]
.sym 87106 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[1]
.sym 87111 soc.spimemio.din_data[7]
.sym 87112 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 87113 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 87114 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 87115 soc.spimemio.xfer.obuffer_SB_DFFE_Q_E
.sym 87116 clk$SB_IO_IN_$glb_clk
.sym 87134 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 87137 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E
.sym 87146 flash_clk_SB_LUT4_I3_O[2]
.sym 87152 soc.spimemio.dout_data[0]
.sym 87159 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I0[0]
.sym 87162 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E_SB_LUT4_O_I1[1]
.sym 87164 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 87166 soc.spimemio.xfer.obuffer[3]
.sym 87167 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[0]
.sym 87169 soc.spimemio.xfer.obuffer[1]
.sym 87170 soc.spimemio.xfer.obuffer[4]
.sym 87171 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I0[1]
.sym 87172 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 87174 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[1]
.sym 87175 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 87178 soc.spimemio.xfer.obuffer[0]
.sym 87180 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I0[0]
.sym 87182 soc.spimemio.din_data[4]
.sym 87185 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I0[1]
.sym 87186 soc.spimemio.xfer.obuffer_SB_DFFE_Q_E
.sym 87188 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 87190 soc.spimemio.din_data[5]
.sym 87193 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[0]
.sym 87195 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E_SB_LUT4_O_I1[1]
.sym 87198 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E_SB_LUT4_O_I1[1]
.sym 87199 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[1]
.sym 87200 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 87201 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 87204 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 87205 soc.spimemio.xfer.obuffer[3]
.sym 87206 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 87207 soc.spimemio.xfer.obuffer[0]
.sym 87210 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I0[1]
.sym 87211 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I0[0]
.sym 87212 soc.spimemio.din_data[4]
.sym 87213 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 87216 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 87217 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 87218 soc.spimemio.xfer.obuffer[4]
.sym 87219 soc.spimemio.xfer.obuffer[1]
.sym 87222 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[0]
.sym 87224 soc.spimemio.xfer.obuffer[3]
.sym 87234 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I0[1]
.sym 87235 soc.spimemio.din_data[5]
.sym 87236 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I0[0]
.sym 87237 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 87238 soc.spimemio.xfer.obuffer_SB_DFFE_Q_E
.sym 87239 clk$SB_IO_IN_$glb_clk
.sym 87267 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O[3]
.sym 87268 soc.spimemio.din_data[4]
.sym 87269 flash_io1_di
.sym 87274 flash_io0_di
.sym 87275 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 87282 soc.spimemio.xfer.obuffer_SB_DFFE_Q_5_D_SB_LUT4_O_I2[1]
.sym 87284 soc.spimemio.xfer.obuffer[1]
.sym 87285 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E_SB_LUT4_O_I1[1]
.sym 87290 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 87293 soc.spimemio.xfer.obuffer[0]
.sym 87299 soc.spimemio.xfer.obuffer_SB_DFFE_Q_4_D_SB_LUT4_O_I2[1]
.sym 87300 soc.spimemio.din_data[2]
.sym 87301 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 87302 soc.spimemio.din_data[3]
.sym 87304 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 87308 soc.spimemio.xfer.obuffer[1]
.sym 87309 soc.spimemio.xfer.obuffer_SB_DFFE_Q_E
.sym 87310 soc.spimemio.din_data[1]
.sym 87315 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 87316 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 87317 soc.spimemio.xfer.obuffer[0]
.sym 87318 soc.spimemio.xfer.obuffer[1]
.sym 87321 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E_SB_LUT4_O_I1[1]
.sym 87322 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 87323 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 87324 soc.spimemio.xfer.obuffer[1]
.sym 87327 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 87328 soc.spimemio.din_data[1]
.sym 87329 soc.spimemio.xfer.obuffer[0]
.sym 87330 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 87333 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 87334 soc.spimemio.xfer.obuffer_SB_DFFE_Q_5_D_SB_LUT4_O_I2[1]
.sym 87336 soc.spimemio.din_data[2]
.sym 87357 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 87358 soc.spimemio.din_data[3]
.sym 87359 soc.spimemio.xfer.obuffer_SB_DFFE_Q_4_D_SB_LUT4_O_I2[1]
.sym 87361 soc.spimemio.xfer.obuffer_SB_DFFE_Q_E
.sym 87362 clk$SB_IO_IN_$glb_clk
.sym 87391 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 87397 iomem_addr[6]
.sym 87407 soc.spimemio.rd_wait_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 87409 soc.spimemio.rd_wait_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_I3_O
.sym 87412 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[2]
.sym 87418 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 87420 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[2]
.sym 87421 iomem_addr[6]
.sym 87423 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 87424 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[3]
.sym 87427 iomem_addr[4]
.sym 87429 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 87435 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 87468 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[3]
.sym 87469 iomem_addr[6]
.sym 87470 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 87471 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[2]
.sym 87474 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 87475 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 87476 iomem_addr[4]
.sym 87477 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[2]
.sym 87481 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 87482 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 87484 soc.spimemio.rd_wait_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 87485 clk$SB_IO_IN_$glb_clk
.sym 87486 soc.spimemio.rd_wait_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_I3_O
.sym 87505 soc.spimemio.rd_wait_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_I3_O
.sym 87517 flash_clk_SB_LUT4_I3_O[2]
.sym 87518 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 87519 soc.spimemio.dout_data[1]
.sym 87521 flash_io1_oe_SB_LUT4_I1_O[0]
.sym 87537 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2[1]
.sym 87539 soc.spimemio.rd_wait_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 87549 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 87553 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2[2]
.sym 87557 soc.spimemio.rd_wait_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_I3_O
.sym 87573 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2[2]
.sym 87575 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2[1]
.sym 87576 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 87607 soc.spimemio.rd_wait_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 87608 clk$SB_IO_IN_$glb_clk
.sym 87609 soc.spimemio.rd_wait_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_I3_O
.sym 87627 soc.spimemio.rd_wait_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 87643 flash_clk_SB_LUT4_I3_O[2]
.sym 87644 soc.spimemio.dout_data[0]
.sym 87759 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O[3]
.sym 87891 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 88009 flash_clk_SB_LUT4_I3_O[2]
.sym 88010 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 88011 soc.spimemio.dout_data[1]
.sym 88013 flash_io1_oe_SB_LUT4_I1_O[0]
.sym 88132 soc.spimemio.dout_data[0]
.sym 88136 flash_clk_SB_LUT4_I3_O[2]
.sym 88273 soc.spimemio.dout_data[3]
.sym 88277 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 88292 soc.spimemio.dout_data[0]
.sym 88300 soc.spimemio.dout_data[3]
.sym 88329 soc.spimemio.dout_data[0]
.sym 88345 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 88346 clk$SB_IO_IN_$glb_clk
.sym 88379 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 88389 soc.spimemio.buffer[3]
.sym 88402 soc.spimemio.buffer[0]
.sym 88422 soc.spimemio.buffer[0]
.sym 88448 soc.spimemio.buffer[3]
.sym 88468 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O_$glb_ce
.sym 88469 clk$SB_IO_IN_$glb_clk
.sym 88502 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 88503 soc.spimemio.dout_data[1]
.sym 88530 soc.spimemio.dout_data[2]
.sym 88539 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 88581 soc.spimemio.dout_data[2]
.sym 88591 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 88592 clk$SB_IO_IN_$glb_clk
.sym 88654 soc.spimemio.dout_data[0]
.sym 88661 soc.spimemio.dout_data[3]
.sym 88662 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 88663 soc.spimemio.dout_data[1]
.sym 88676 soc.spimemio.dout_data[3]
.sym 88681 soc.spimemio.dout_data[0]
.sym 88695 soc.spimemio.dout_data[1]
.sym 88714 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 88715 clk$SB_IO_IN_$glb_clk
.sym 88761 soc.spimemio.dout_data[7]
.sym 88769 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 88830 soc.spimemio.dout_data[7]
.sym 88837 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 88838 clk$SB_IO_IN_$glb_clk
.sym 90391 flash_io0_do
.sym 90393 flash_io0_oe
.sym 90394 flash_io1_do
.sym 90396 flash_io1_oe
.sym 90397 $PACKER_VCC_NET
.sym 90403 flash_io1_do
.sym 90405 $PACKER_VCC_NET
.sym 90410 flash_io0_oe
.sym 90411 flash_io1_oe
.sym 90415 flash_io0_do
.sym 90416 soc.memory.wen[0]
.sym 90417 flash_csb_SB_LUT4_I3_O[2]
.sym 90418 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 90419 soc.memory.ram00_WREN
.sym 90420 flash_io2_oe_SB_LUT4_I3_O[2]
.sym 90421 soc.memory.wen[1]
.sym 90422 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 90423 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 90434 iomem_addr[16]
.sym 90442 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 90448 soc.memory.rdata_0[6]
.sym 90449 soc.memory.rdata_0[8]
.sym 90450 soc.memory.rdata_0[7]
.sym 90451 soc.memory.ram00_WREN
.sym 90458 flash_clk_SB_LUT4_I3_O[2]
.sym 90459 soc.memory.rdata_0[6]
.sym 90461 soc.memory.rdata_1[15]
.sym 90462 soc.memory.rdata_0[3]
.sym 90463 soc.memory.rdata_1[12]
.sym 90465 soc.memory.rdata_0[8]
.sym 90466 soc.memory.rdata_1[0]
.sym 90468 soc.memory.rdata_0[2]
.sym 90470 soc.memory.rdata_1[6]
.sym 90472 soc.memory.rdata_1[3]
.sym 90473 soc.memory.rdata_1[13]
.sym 90475 soc.memory.rdata_0[0]
.sym 90476 iomem_addr[16]
.sym 90479 soc.memory.rdata_0[12]
.sym 90481 soc.memory.rdata_0[13]
.sym 90482 soc.memory.rdata_1[8]
.sym 90484 iomem_addr[16]
.sym 90486 soc.memory.rdata_1[2]
.sym 90488 soc.memory.rdata_0[15]
.sym 90491 flash_clk_SB_LUT4_I3_O[2]
.sym 90492 soc.memory.rdata_0[8]
.sym 90493 iomem_addr[16]
.sym 90494 soc.memory.rdata_1[8]
.sym 90497 iomem_addr[16]
.sym 90498 flash_clk_SB_LUT4_I3_O[2]
.sym 90499 soc.memory.rdata_1[3]
.sym 90500 soc.memory.rdata_0[3]
.sym 90503 soc.memory.rdata_1[13]
.sym 90504 iomem_addr[16]
.sym 90505 flash_clk_SB_LUT4_I3_O[2]
.sym 90506 soc.memory.rdata_0[13]
.sym 90509 soc.memory.rdata_1[15]
.sym 90510 flash_clk_SB_LUT4_I3_O[2]
.sym 90511 soc.memory.rdata_0[15]
.sym 90512 iomem_addr[16]
.sym 90515 iomem_addr[16]
.sym 90516 soc.memory.rdata_1[0]
.sym 90517 flash_clk_SB_LUT4_I3_O[2]
.sym 90518 soc.memory.rdata_0[0]
.sym 90521 soc.memory.rdata_0[2]
.sym 90522 flash_clk_SB_LUT4_I3_O[2]
.sym 90523 soc.memory.rdata_1[2]
.sym 90524 iomem_addr[16]
.sym 90527 iomem_addr[16]
.sym 90528 soc.memory.rdata_0[12]
.sym 90529 flash_clk_SB_LUT4_I3_O[2]
.sym 90530 soc.memory.rdata_1[12]
.sym 90533 soc.memory.rdata_1[6]
.sym 90534 flash_clk_SB_LUT4_I3_O[2]
.sym 90535 soc.memory.rdata_0[6]
.sym 90536 iomem_addr[16]
.sym 90544 flash_io1_oe_SB_LUT4_I1_O[0]
.sym 90545 flash_io3_oe_SB_LUT4_I1_O[0]
.sym 90549 flash_clk_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 90558 soc.memory.rdata_1[1]
.sym 90560 soc.memory.rdata_1[5]
.sym 90562 soc.memory.rdata_1[6]
.sym 90564 soc.memory.rdata_1[7]
.sym 90566 soc.memory.rdata_1[0]
.sym 90572 soc.memory.rdata_1[14]
.sym 90576 soc.memory.rdata_1[8]
.sym 90581 soc.memory.rdata_1[10]
.sym 90587 soc.memory.rdata_0[2]
.sym 90588 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 90589 soc.memory.rdata_0[3]
.sym 90590 soc.cpu.mem_rdata_latched_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 90591 flash_clk$SB_IO_OUT
.sym 90593 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 90595 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[2]
.sym 90597 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 90598 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 90608 flash_csb$SB_IO_OUT
.sym 90715 soc.memory.rdata_1[12]
.sym 90717 iomem_wdata[9]
.sym 90719 soc.memory.rdata_1[13]
.sym 90721 flash_clk_SB_LUT4_I3_O[2]
.sym 90722 flash_io1_oe_SB_LUT4_I1_O[0]
.sym 90723 soc.memory.rdata_1[15]
.sym 90724 flash_io3_oe_SB_LUT4_I1_O[0]
.sym 90725 iomem_addr[8]
.sym 90726 iomem_wdata[15]
.sym 90837 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 90839 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 90848 soc.memory.rdata_0[0]
.sym 90849 iomem_addr[8]
.sym 90961 soc.memory.rdata_0[12]
.sym 90965 soc.memory.rdata_0[13]
.sym 90969 soc.memory.rdata_0[15]
.sym 90974 iomem_addr[4]
.sym 90975 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 90976 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 90977 soc.cpu.mem_rdata_latched_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 90980 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 90981 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[2]
.sym 91101 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 91338 soc.spimemio.xfer.last_fetch_SB_DFFSS_Q_S
.sym 91466 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[2]
.sym 91469 soc.cpu.mem_rdata_latched_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 91473 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 91475 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 91476 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 91589 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 91957 soc.cpu.mem_rdata_latched_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 91965 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 91966 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[2]
.sym 91967 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 91968 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 92082 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 94222 flash_clk$SB_IO_OUT
.sym 94225 flash_csb$SB_IO_OUT
.sym 94236 flash_csb$SB_IO_OUT
.sym 94242 flash_clk$SB_IO_OUT
.sym 94271 soc.memory.rdata_0[4]
.sym 94272 soc.memory.wen[0]
.sym 94273 soc.memory.rdata_0[5]
.sym 94274 iomem_wstrb[1]
.sym 94281 iomem_wstrb[1]
.sym 94282 soc.memory.rdata_0[5]
.sym 94283 soc.memory.rdata_0[1]
.sym 94284 soc.memory.rdata_1[7]
.sym 94285 soc.memory.rdata_1[10]
.sym 94288 soc.memory.rdata_1[1]
.sym 94290 soc.memory.rdata_0[14]
.sym 94293 soc.memory.rdata_1[14]
.sym 94294 soc.memory.rdata_0[10]
.sym 94296 soc.memory.rdata_1[5]
.sym 94297 flash_clk_SB_LUT4_I3_O[2]
.sym 94302 iomem_addr[16]
.sym 94303 soc.memory.rdata_0[7]
.sym 94304 iomem_ready_SB_DFFESS_Q_D[1]
.sym 94305 soc.memory.wen[0]
.sym 94310 soc.memory.wen[1]
.sym 94311 soc.spimemio.valid_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 94315 soc.spimemio.valid_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 94317 iomem_ready_SB_DFFESS_Q_D[1]
.sym 94320 iomem_addr[16]
.sym 94321 soc.memory.rdata_1[5]
.sym 94322 soc.memory.rdata_0[5]
.sym 94326 soc.memory.rdata_0[14]
.sym 94327 iomem_addr[16]
.sym 94328 flash_clk_SB_LUT4_I3_O[2]
.sym 94329 soc.memory.rdata_1[14]
.sym 94333 soc.memory.wen[1]
.sym 94334 soc.memory.wen[0]
.sym 94338 soc.memory.rdata_1[10]
.sym 94339 iomem_addr[16]
.sym 94340 soc.memory.rdata_0[10]
.sym 94344 soc.spimemio.valid_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 94345 iomem_wstrb[1]
.sym 94350 soc.memory.rdata_0[1]
.sym 94351 iomem_addr[16]
.sym 94352 flash_clk_SB_LUT4_I3_O[2]
.sym 94353 soc.memory.rdata_1[1]
.sym 94356 soc.memory.rdata_1[7]
.sym 94357 flash_clk_SB_LUT4_I3_O[2]
.sym 94358 iomem_addr[16]
.sym 94359 soc.memory.rdata_0[7]
.sym 94395 iomem_wdata[15]
.sym 94399 iomem_wdata[9]
.sym 94402 iomem_wdata[5]
.sym 94404 soc.memory.rdata_0[14]
.sym 94408 iomem_addr[16]
.sym 94409 iomem_wdata[7]
.sym 94410 iomem_wdata[8]
.sym 94413 iomem_addr[16]
.sym 94414 iomem_wdata[14]
.sym 94418 soc.spimemio.valid_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 94420 iomem_wdata[10]
.sym 94421 flash_io2_oe_SB_LUT4_I3_O[2]
.sym 94422 soc.memory.rdata_0[1]
.sym 94423 iomem_wdata[13]
.sym 94424 iomem_wdata[11]
.sym 94425 iomem_addr[10]
.sym 94427 iomem_wdata[10]
.sym 94428 iomem_wdata[2]
.sym 94430 soc.memory.rdata_0[10]
.sym 94441 flash_clk_SB_LUT4_I3_O[2]
.sym 94445 soc.memory.rdata_1[4]
.sym 94447 soc.memory.rdata_1[9]
.sym 94449 flash_clk_SB_LUT4_I3_O[2]
.sym 94451 soc.memory.rdata_1[11]
.sym 94455 iomem_addr[16]
.sym 94466 soc.memory.rdata_0[9]
.sym 94469 soc.memory.rdata_0[4]
.sym 94470 soc.memory.rdata_0[11]
.sym 94473 flash_clk_SB_LUT4_I3_O[2]
.sym 94474 soc.memory.rdata_0[9]
.sym 94475 iomem_addr[16]
.sym 94476 soc.memory.rdata_1[9]
.sym 94479 flash_clk_SB_LUT4_I3_O[2]
.sym 94480 iomem_addr[16]
.sym 94481 soc.memory.rdata_0[11]
.sym 94482 soc.memory.rdata_1[11]
.sym 94503 flash_clk_SB_LUT4_I3_O[2]
.sym 94504 soc.memory.rdata_0[4]
.sym 94505 soc.memory.rdata_1[4]
.sym 94506 iomem_addr[16]
.sym 94551 soc.memory.rdata_1[14]
.sym 94553 soc.memory.rdata_1[11]
.sym 94557 soc.memory.rdata_1[8]
.sym 94559 soc.memory.rdata_1[9]
.sym 94561 soc.memory.rdata_1[10]
.sym 94562 soc.memory.rdata_0[14]
.sym 94563 iomem_addr[7]
.sym 94564 iomem_addr[7]
.sym 94565 $PACKER_GND_NET
.sym 94566 iomem_addr[9]
.sym 94568 soc.memory.rdata_0[9]
.sym 94569 iomem_addr[6]
.sym 94570 soc.memory.rdata_0[10]
.sym 94571 iomem_addr[2]
.sym 94572 soc.memory.rdata_0[11]
.sym 94573 iomem_wdata[6]
.sym 94692 soc.memory.rdata_0[3]
.sym 94696 iomem_addr[4]
.sym 94700 soc.memory.rdata_0[2]
.sym 94704 iomem_addr[3]
.sym 94706 iomem_addr[16]
.sym 94707 iomem_wdata[7]
.sym 94708 iomem_addr[15]
.sym 94709 iomem_addr[11]
.sym 94711 iomem_addr[5]
.sym 94712 iomem_addr[16]
.sym 94845 flash_io2_oe_SB_LUT4_I3_O[2]
.sym 94848 iomem_addr[10]
.sym 94984 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 95257 iomem_addr[11]
.sym 95259 iomem_addr[15]
.sym 95260 iomem_addr[16]
.sym 95266 iomem_addr[16]
.sym 95401 flash_io2_oe_SB_LUT4_I3_O[2]
.sym 95540 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 98492 clk$SB_IO_IN_$glb_clk
.sym 98499 iomem_wdata[6]
.sym 98500 iomem_wdata[14]
.sym 98501 iomem_wdata[5]
.sym 98502 iomem_wdata[3]
.sym 98503 iomem_wdata[7]
.sym 98504 iomem_wdata[8]
.sym 98506 iomem_wdata[11]
.sym 98507 iomem_wdata[6]
.sym 98508 iomem_wdata[9]
.sym 98509 iomem_wdata[5]
.sym 98510 iomem_wdata[3]
.sym 98511 iomem_wdata[7]
.sym 98512 iomem_wdata[15]
.sym 98513 iomem_wdata[4]
.sym 98516 iomem_wdata[4]
.sym 98518 iomem_wdata[1]
.sym 98519 iomem_wdata[0]
.sym 98520 iomem_wdata[2]
.sym 98521 iomem_wdata[10]
.sym 98524 iomem_wdata[13]
.sym 98525 iomem_wdata[12]
.sym 98526 iomem_wdata[1]
.sym 98527 iomem_wdata[0]
.sym 98528 iomem_wdata[2]
.sym 98529 iomem_wdata[0]
.sym 98530 iomem_wdata[8]
.sym 98531 iomem_wdata[0]
.sym 98532 iomem_wdata[1]
.sym 98533 iomem_wdata[9]
.sym 98534 iomem_wdata[1]
.sym 98535 iomem_wdata[2]
.sym 98536 iomem_wdata[10]
.sym 98537 iomem_wdata[2]
.sym 98538 iomem_wdata[3]
.sym 98539 iomem_wdata[11]
.sym 98540 iomem_wdata[3]
.sym 98541 iomem_wdata[4]
.sym 98542 iomem_wdata[12]
.sym 98543 iomem_wdata[4]
.sym 98544 iomem_wdata[5]
.sym 98545 iomem_wdata[13]
.sym 98546 iomem_wdata[5]
.sym 98547 iomem_wdata[6]
.sym 98548 iomem_wdata[14]
.sym 98549 iomem_wdata[6]
.sym 98550 iomem_wdata[7]
.sym 98551 iomem_wdata[15]
.sym 98552 iomem_wdata[7]
.sym 98600 soc.memory.rdata_1[0]
.sym 98601 soc.memory.rdata_1[1]
.sym 98602 soc.memory.rdata_1[2]
.sym 98603 soc.memory.rdata_1[3]
.sym 98604 soc.memory.rdata_1[4]
.sym 98605 soc.memory.rdata_1[5]
.sym 98606 soc.memory.rdata_1[6]
.sym 98607 soc.memory.rdata_1[7]
.sym 98619 iomem_addr[4]
.sym 98626 iomem_addr[14]
.sym 98637 iomem_wdata[11]
.sym 98638 iomem_wdata[6]
.sym 98642 soc.memory.rdata_1[2]
.sym 98643 iomem_wdata[3]
.sym 98696 clk$SB_IO_IN_$glb_clk
.sym 98701 iomem_addr[10]
.sym 98702 iomem_addr[11]
.sym 98704 iomem_wdata[10]
.sym 98707 iomem_wdata[13]
.sym 98708 iomem_addr[3]
.sym 98710 iomem_wdata[11]
.sym 98711 iomem_wdata[14]
.sym 98713 iomem_addr[13]
.sym 98716 iomem_addr[3]
.sym 98717 iomem_addr[9]
.sym 98718 iomem_wdata[8]
.sym 98719 iomem_wdata[9]
.sym 98720 iomem_addr[6]
.sym 98721 iomem_addr[14]
.sym 98722 iomem_addr[2]
.sym 98723 iomem_addr[7]
.sym 98724 iomem_addr[15]
.sym 98725 iomem_addr[8]
.sym 98726 iomem_wdata[15]
.sym 98728 iomem_addr[5]
.sym 98729 iomem_wdata[12]
.sym 98730 iomem_addr[2]
.sym 98731 iomem_addr[4]
.sym 98732 iomem_addr[12]
.sym 98733 iomem_addr[10]
.sym 98734 iomem_addr[2]
.sym 98735 iomem_wdata[8]
.sym 98736 iomem_addr[11]
.sym 98737 iomem_addr[3]
.sym 98738 iomem_wdata[9]
.sym 98739 iomem_addr[12]
.sym 98740 iomem_addr[4]
.sym 98741 iomem_wdata[10]
.sym 98742 iomem_addr[13]
.sym 98743 iomem_addr[5]
.sym 98744 iomem_wdata[11]
.sym 98745 iomem_addr[14]
.sym 98746 iomem_addr[6]
.sym 98747 iomem_wdata[12]
.sym 98748 iomem_addr[15]
.sym 98749 iomem_addr[7]
.sym 98750 iomem_wdata[13]
.sym 98751 iomem_addr[2]
.sym 98752 iomem_addr[8]
.sym 98753 iomem_wdata[14]
.sym 98754 iomem_addr[3]
.sym 98755 iomem_addr[9]
.sym 98756 iomem_wdata[15]
.sym 98796 soc.memory.rdata_1[8]
.sym 98797 soc.memory.rdata_1[9]
.sym 98798 soc.memory.rdata_1[10]
.sym 98799 soc.memory.rdata_1[11]
.sym 98800 soc.memory.rdata_1[12]
.sym 98801 soc.memory.rdata_1[13]
.sym 98802 soc.memory.rdata_1[14]
.sym 98803 soc.memory.rdata_1[15]
.sym 98812 iomem_wdata[14]
.sym 98814 iomem_addr[13]
.sym 98817 iomem_addr[3]
.sym 98819 iomem_addr[11]
.sym 98873 iomem_addr[13]
.sym 98874 soc.memory.wen[0]
.sym 98876 soc.memory.wen[1]
.sym 98878 iomem_addr[10]
.sym 98880 soc.memory.ram00_WREN
.sym 98881 iomem_addr[4]
.sym 98882 soc.memory.wen[0]
.sym 98883 iomem_addr[12]
.sym 98884 soc.memory.wen[1]
.sym 98888 soc.memory.ram00_WREN
.sym 98889 iomem_addr[7]
.sym 98890 iomem_addr[8]
.sym 98892 iomem_addr[14]
.sym 98893 iomem_addr[11]
.sym 98895 iomem_addr[5]
.sym 98896 iomem_addr[16]
.sym 98898 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 98900 iomem_addr[15]
.sym 98902 iomem_addr[9]
.sym 98903 iomem_addr[6]
.sym 98905 soc.memory.wen[0]
.sym 98906 iomem_addr[12]
.sym 98907 iomem_addr[4]
.sym 98908 soc.memory.wen[0]
.sym 98909 iomem_addr[13]
.sym 98910 iomem_addr[5]
.sym 98911 soc.memory.wen[1]
.sym 98912 iomem_addr[14]
.sym 98913 iomem_addr[6]
.sym 98914 soc.memory.wen[1]
.sym 98915 iomem_addr[15]
.sym 98916 iomem_addr[7]
.sym 98917 soc.memory.wen[0]
.sym 98918 soc.memory.ram00_WREN
.sym 98919 iomem_addr[8]
.sym 98920 soc.memory.wen[0]
.sym 98921 soc.memory.ram00_WREN
.sym 98922 iomem_addr[9]
.sym 98923 soc.memory.wen[1]
.sym 98924 iomem_addr[16]
.sym 98925 iomem_addr[10]
.sym 98926 soc.memory.wen[1]
.sym 98927 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 98928 iomem_addr[11]
.sym 98968 soc.memory.rdata_0[0]
.sym 98969 soc.memory.rdata_0[1]
.sym 98970 soc.memory.rdata_0[2]
.sym 98971 soc.memory.rdata_0[3]
.sym 98972 soc.memory.rdata_0[4]
.sym 98973 soc.memory.rdata_0[5]
.sym 98974 soc.memory.rdata_0[6]
.sym 98975 soc.memory.rdata_0[7]
.sym 98990 iomem_addr[13]
.sym 99049 $PACKER_VCC_NET
.sym 99052 $PACKER_GND_NET
.sym 99057 $PACKER_VCC_NET
.sym 99060 $PACKER_GND_NET
.sym 99079 $PACKER_GND_NET
.sym 99082 $PACKER_GND_NET
.sym 99085 $PACKER_GND_NET
.sym 99088 $PACKER_GND_NET
.sym 99091 $PACKER_VCC_NET
.sym 99094 $PACKER_VCC_NET
.sym 99140 soc.memory.rdata_0[8]
.sym 99141 soc.memory.rdata_0[9]
.sym 99142 soc.memory.rdata_0[10]
.sym 99143 soc.memory.rdata_0[11]
.sym 99144 soc.memory.rdata_0[12]
.sym 99145 soc.memory.rdata_0[13]
.sym 99146 soc.memory.rdata_0[14]
.sym 99147 soc.memory.rdata_0[15]
.sym 99158 $PACKER_VCC_NET
.sym 103393 soc.memory.rdata_0[23]
.sym 103394 soc.memory.rdata_1[23]
.sym 103395 iomem_addr[16]
.sym 103396 flash_clk_SB_LUT4_I3_O[2]
.sym 103397 soc.memory.rdata_0[27]
.sym 103398 soc.memory.rdata_1[27]
.sym 103399 iomem_addr[16]
.sym 103400 flash_clk_SB_LUT4_I3_O[2]
.sym 103402 soc.memory.rdata_0[22]
.sym 103403 soc.memory.rdata_1[22]
.sym 103404 iomem_addr[16]
.sym 103407 soc.memory.wen[2]
.sym 103408 soc.memory.wen[3]
.sym 103409 soc.memory.rdata_0[18]
.sym 103410 soc.memory.rdata_1[18]
.sym 103411 iomem_addr[16]
.sym 103412 flash_clk_SB_LUT4_I3_O[2]
.sym 103413 soc.memory.rdata_0[25]
.sym 103414 soc.memory.rdata_1[25]
.sym 103415 iomem_addr[16]
.sym 103416 flash_clk_SB_LUT4_I3_O[2]
.sym 103417 soc.memory.rdata_0[26]
.sym 103418 soc.memory.rdata_1[26]
.sym 103419 iomem_addr[16]
.sym 103420 flash_clk_SB_LUT4_I3_O[2]
.sym 103421 soc.memory.rdata_0[16]
.sym 103422 soc.memory.rdata_1[16]
.sym 103423 iomem_addr[16]
.sym 103424 flash_clk_SB_LUT4_I3_O[2]
.sym 103426 soc.cpu.resetn_SB_LUT4_I3_O
.sym 103427 reset_cnt[0]
.sym 103431 reset_cnt[1]
.sym 103432 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[1]
.sym 103435 reset_cnt[2]
.sym 103436 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 103439 reset_cnt[3]
.sym 103440 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 103443 reset_cnt[4]
.sym 103444 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[4]
.sym 103447 reset_cnt[5]
.sym 103448 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[5]
.sym 103449 reset_cnt[2]
.sym 103450 reset_cnt[3]
.sym 103451 reset_cnt[4]
.sym 103452 reset_cnt[5]
.sym 103454 soc.cpu.resetn_SB_LUT4_O_I1[0]
.sym 103455 reset_cnt[0]
.sym 103456 reset_cnt[1]
.sym 103490 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 103491 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 103492 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 103503 soc.cpu.alu_out_SB_LUT4_O_31_I2[0]
.sym 103504 soc.cpu.alu_out_SB_LUT4_O_31_I2[1]
.sym 103509 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 103510 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 103511 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 103512 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 103518 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 103519 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 103524 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_22_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 103525 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 103526 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 103527 soc.cpu.instr_sub
.sym 103528 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 103530 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 103531 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 103532 $PACKER_VCC_NET
.sym 103533 soc.cpu.is_compare
.sym 103534 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 103535 soc.cpu.is_compare_SB_LUT4_I0_1_I2[2]
.sym 103536 soc.cpu.is_compare_SB_LUT4_I0_1_I2[3]
.sym 103540 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 103544 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 103545 soc.cpu.is_compare
.sym 103546 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 103547 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 103548 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 103552 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 103554 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 103555 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[0]
.sym 103558 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 103559 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[1]
.sym 103562 soc.cpu.mem_la_wdata[2]
.sym 103563 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[2]
.sym 103566 soc.cpu.mem_la_wdata[3]
.sym 103567 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[3]
.sym 103570 soc.cpu.mem_la_wdata[4]
.sym 103571 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 103574 soc.cpu.mem_la_wdata[5]
.sym 103575 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[5]
.sym 103578 soc.cpu.mem_la_wdata[6]
.sym 103579 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[6]
.sym 103582 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 103583 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[7]
.sym 103586 soc.cpu.pcpi_rs2[8]
.sym 103587 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[8]
.sym 103590 soc.cpu.alu_out_SB_LUT4_O_20_I1[2]
.sym 103591 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[9]
.sym 103594 soc.cpu.pcpi_rs2[10]
.sym 103595 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 103598 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 103599 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[11]
.sym 103602 soc.cpu.pcpi_rs2[12]
.sym 103603 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[12]
.sym 103606 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 103607 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[13]
.sym 103610 soc.cpu.pcpi_rs2[14]
.sym 103611 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[14]
.sym 103614 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 103615 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[15]
.sym 103618 soc.cpu.pcpi_rs2[16]
.sym 103619 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[16]
.sym 103622 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 103623 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[17]
.sym 103626 soc.cpu.pcpi_rs2[18]
.sym 103627 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[18]
.sym 103630 soc.cpu.pcpi_rs2[19]
.sym 103631 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[19]
.sym 103634 soc.cpu.pcpi_rs2[20]
.sym 103635 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[20]
.sym 103638 soc.cpu.pcpi_rs2[21]
.sym 103639 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[21]
.sym 103642 soc.cpu.pcpi_rs2[22]
.sym 103643 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[22]
.sym 103646 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 103647 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[23]
.sym 103650 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 103651 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[24]
.sym 103654 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 103655 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[25]
.sym 103658 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[1]
.sym 103659 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[26]
.sym 103662 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 103663 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[27]
.sym 103666 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[1]
.sym 103667 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[28]
.sym 103670 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 103671 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[29]
.sym 103674 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 103675 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[30]
.sym 103678 $PACKER_VCC_NET
.sym 103680 $nextpnr_ICESTORM_LC_7$I3
.sym 103682 soc.cpu.alu_out_SB_LUT4_O_25_I1[2]
.sym 103683 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[31]
.sym 103688 $nextpnr_ICESTORM_LC_8$I3
.sym 103692 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 103696 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_9_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 103700 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 103704 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 103708 soc.cpu.alu_out_SB_LUT4_O_26_I1[1]
.sym 103712 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 103713 soc.cpu.alu_out_SB_LUT4_O_25_I1[0]
.sym 103714 soc.cpu.alu_out_SB_LUT4_O_25_I1[1]
.sym 103715 soc.cpu.alu_out_SB_LUT4_O_25_I1[2]
.sym 103716 soc.cpu.alu_out_SB_LUT4_O_25_I1[3]
.sym 103720 soc.cpu.mem_la_wdata[2]
.sym 103724 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 103725 soc.cpu.alu_out_SB_LUT4_O_27_I1[0]
.sym 103726 soc.cpu.alu_out_SB_LUT4_O_27_I1[1]
.sym 103727 soc.cpu.alu_out_SB_LUT4_O_27_I1[2]
.sym 103728 soc.cpu.alu_out_SB_LUT4_O_27_I1[3]
.sym 103729 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 103730 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 103731 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 103732 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 103736 soc.cpu.mem_la_wdata[3]
.sym 103740 soc.cpu.mem_la_wdata[4]
.sym 103744 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 103747 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_22_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 103748 soc.cpu.mem_la_wdata[5]
.sym 103749 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 103750 soc.cpu.alu_out_SB_LUT4_O_26_I1[0]
.sym 103751 soc.cpu.alu_out_SB_LUT4_O_26_I2[2]
.sym 103752 soc.cpu.alu_out_SB_LUT4_O_26_I2[3]
.sym 103756 soc.cpu.mem_la_wdata[5]
.sym 103760 soc.cpu.mem_la_wdata[6]
.sym 103764 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 103765 soc.cpu.alu_out_SB_LUT4_O_26_I1[0]
.sym 103766 soc.cpu.alu_out_SB_LUT4_O_26_I1[1]
.sym 103767 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 103768 soc.cpu.alu_out_SB_LUT4_O_26_I1[3]
.sym 103769 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 103770 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 103771 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_22_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 103772 soc.cpu.mem_la_wdata[5]
.sym 103773 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[5]
.sym 103774 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[5]
.sym 103775 soc.cpu.instr_sub
.sym 103776 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 103779 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O[0]
.sym 103780 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O[1]
.sym 103781 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 103782 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 103783 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_9_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 103784 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[1]
.sym 103788 soc.cpu.pcpi_rs2[10]
.sym 103789 soc.cpu.irq_mask[2]
.sym 103790 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 103791 soc.cpu.irq_pending[2]
.sym 103792 UART_RX_SB_LUT4_I1_O[2]
.sym 103796 soc.cpu.pcpi_rs2[8]
.sym 103800 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 103804 soc.cpu.alu_out_SB_LUT4_O_20_I1[2]
.sym 103808 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 103812 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 103816 soc.cpu.pcpi_rs2[21]
.sym 103817 soc.cpu.irq_mask[1]
.sym 103818 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 103819 soc.cpu.irq_pending_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 103820 soc.cpu.irq_pending[1]
.sym 103824 soc.cpu.pcpi_rs2[19]
.sym 103825 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[10]
.sym 103826 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[10]
.sym 103827 soc.cpu.instr_sub
.sym 103828 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 103832 soc.cpu.pcpi_rs2[14]
.sym 103836 soc.cpu.pcpi_rs2[22]
.sym 103838 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 103839 UART_RX_SB_LUT4_I1_O[2]
.sym 103840 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 103841 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[26]
.sym 103842 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[26]
.sym 103843 soc.cpu.instr_sub
.sym 103844 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 103845 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[30]
.sym 103846 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[30]
.sym 103847 soc.cpu.instr_sub
.sym 103848 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 103852 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 103856 soc.cpu.pcpi_rs2[16]
.sym 103857 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 103858 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 103859 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 103860 soc.cpu.pcpi_rs2[10]
.sym 103861 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 103862 soc.cpu.alu_out_SB_LUT4_O_21_I1[1]
.sym 103863 soc.cpu.alu_out_SB_LUT4_O_21_I2[2]
.sym 103864 soc.cpu.alu_out_SB_LUT4_O_21_I2[3]
.sym 103867 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 103868 soc.cpu.pcpi_rs2[10]
.sym 103872 soc.cpu.pcpi_rs2[18]
.sym 103881 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[0]
.sym 103882 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[1]
.sym 103883 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[2]
.sym 103884 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[3]
.sym 103896 soc.cpu.alu_out_SB_LUT4_O_25_I1[1]
.sym 103898 soc.cpu.alu_out_SB_LUT4_O_25_I1[2]
.sym 103899 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[31]
.sym 103900 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[3]
.sym 103906 soc.cpu.mem_do_rinst_SB_LUT4_I2_O[0]
.sym 103907 soc.cpu.mem_do_rinst_SB_LUT4_I2_O[1]
.sym 103908 soc.cpu.mem_do_rinst_SB_LUT4_I2_O[2]
.sym 103911 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O[1]
.sym 103912 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 103913 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 103914 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 103915 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 103916 soc.cpu.instr_sw_SB_LUT4_I0_O[0]
.sym 103917 soc.cpu.mem_do_rinst_SB_LUT4_I2_O[2]
.sym 103918 soc.cpu.mem_do_rinst_SB_LUT4_I2_O[0]
.sym 103919 soc.cpu.mem_do_rinst_SB_LUT4_I2_O[1]
.sym 103920 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O[1]
.sym 103925 soc.cpu.irq_active
.sym 103930 soc.cpu.irq_active
.sym 103931 soc.cpu.irq_mask[2]
.sym 103932 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 103937 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 103938 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O[1]
.sym 103939 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O[2]
.sym 103940 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[0]
.sym 103943 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 103944 soc.cpu.cpu_state[0]
.sym 103947 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[0]
.sym 103948 UART_RX_SB_LUT4_I1_O[2]
.sym 103955 UART_RX_SB_LUT4_I1_O[2]
.sym 103956 soc.cpu.cpu_state[2]
.sym 103958 soc.cpu.irq_mask[1]
.sym 103959 soc.cpu.irq_active
.sym 103960 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 103961 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 103962 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1[1]
.sym 103963 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1[2]
.sym 103964 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[0]
.sym 103965 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[0]
.sym 103966 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[1]
.sym 103967 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[2]
.sym 103968 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 103973 $PACKER_GND_NET
.sym 103987 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_I3_O[3]
.sym 103988 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 103990 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 103991 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 103992 soc.cpu.mem_do_rinst_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 103994 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[0]
.sym 103995 soc.cpu.mem_do_rinst_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 103996 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 103998 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[1]
.sym 103999 soc.cpu.instr_sll_SB_LUT4_I0_O[2]
.sym 104000 UART_RX_SB_LUT4_I1_O[2]
.sym 104002 soc.cpu.instr_sb_SB_LUT4_I1_O[0]
.sym 104003 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 104004 soc.cpu.instr_sh_SB_LUT4_I1_O[2]
.sym 104005 soc.cpu.instr_sw_SB_LUT4_I0_O[0]
.sym 104006 soc.cpu.instr_sb_SB_LUT4_I1_O[0]
.sym 104007 soc.cpu.instr_sw_SB_LUT4_I0_O[2]
.sym 104008 soc.cpu.instr_sw_SB_LUT4_I0_O[3]
.sym 104011 UART_RX_SB_LUT4_I1_O[2]
.sym 104012 soc.cpu.cpu_state[6]
.sym 104014 soc.cpu.instr_sb_SB_LUT4_I1_O[0]
.sym 104015 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 104016 soc.cpu.instr_sb_SB_LUT4_I1_O[2]
.sym 104019 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 104020 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 104021 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 104022 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 104023 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 104024 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 104026 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 104027 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[1]
.sym 104028 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 104030 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[0]
.sym 104031 soc.cpu.cpu_state[6]
.sym 104032 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 104033 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 104034 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 104035 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 104036 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 104037 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 104038 soc.cpu.instr_sll_SB_LUT4_I0_O[2]
.sym 104039 soc.cpu.cpu_state[5]
.sym 104040 UART_RX_SB_LUT4_I1_O[2]
.sym 104041 soc.cpu.cpu_state[5]
.sym 104042 soc.cpu.instr_sh_SB_LUT4_I0_O[1]
.sym 104043 soc.cpu.instr_sh_SB_LUT4_I0_O[2]
.sym 104044 soc.cpu.instr_sh_SB_LUT4_I0_O[3]
.sym 104045 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 104046 soc.cpu.instr_sb
.sym 104047 soc.cpu.instr_sw
.sym 104048 soc.cpu.instr_sll_SB_LUT4_I0_O[2]
.sym 104050 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 104051 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[0]
.sym 104052 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 104053 soc.cpu.instr_sw
.sym 104054 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 104055 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 104056 soc.cpu.instr_lw
.sym 104057 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 104058 soc.cpu.instr_sb
.sym 104059 soc.cpu.instr_lbu_SB_LUT4_I2_O[2]
.sym 104060 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 104061 soc.cpu.do_waitirq_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 104062 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 104063 soc.cpu.cpu_state[6]
.sym 104064 soc.cpu.cpu_state[5]
.sym 104067 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O[2]
.sym 104068 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 104069 soc.cpu.instr_lw
.sym 104070 soc.cpu.instr_lbu_SB_LUT4_I2_O[2]
.sym 104071 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 104072 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[1]
.sym 104074 soc.cpu.cpu_state[6]
.sym 104075 soc.cpu.instr_lw_SB_LUT4_I0_O[1]
.sym 104076 UART_RX_SB_LUT4_I1_O[2]
.sym 104083 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[0]
.sym 104084 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 104086 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_I1[0]
.sym 104087 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_I1[1]
.sym 104088 soc.cpu.is_sll_srl_sra
.sym 104089 soc.cpu.is_sll_srl_sra
.sym 104090 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 104091 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_I1[0]
.sym 104092 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_I1[1]
.sym 104093 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_I1[0]
.sym 104094 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_I1[1]
.sym 104095 soc.cpu.cpu_state[2]
.sym 104096 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 104098 soc.cpu.alu_out_SB_LUT4_O_5_I1[0]
.sym 104099 soc.cpu.alu_out_SB_LUT4_O_5_I1[1]
.sym 104100 soc.cpu.alu_out_SB_LUT4_O_5_I1[2]
.sym 104106 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 104107 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_9_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 104108 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[1]
.sym 104109 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 104110 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 104111 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 104112 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]
.sym 104117 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 104118 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 104119 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 104120 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 104121 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 104122 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 104123 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_9_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 104124 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[1]
.sym 104127 soc.cpu.alu_out_SB_LUT4_O_1_I2[0]
.sym 104128 soc.cpu.alu_out_SB_LUT4_O_1_I2[1]
.sym 104129 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 104130 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 104131 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 104132 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 104133 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 104134 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 104135 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 104136 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 104144 display.second_timer_state_SB_LUT4_O_11_I3
.sym 104148 display.second_timer_state_SB_LUT4_O_12_I3
.sym 104152 display.second_timer_state_SB_LUT4_O_14_I3
.sym 104153 display.second_timer_state_SB_LUT4_O_14_I3
.sym 104154 display.second_timer_state_SB_LUT4_O_13_I3
.sym 104155 display.second_timer_state_SB_LUT4_O_12_I3
.sym 104156 display.second_timer_state_SB_LUT4_O_11_I3
.sym 104160 display.second_timer_state_SB_LUT4_O_13_I3
.sym 104162 display.second_timer_state[0]
.sym 104166 display.second_timer_state[1]
.sym 104167 $PACKER_VCC_NET
.sym 104168 display.second_timer_state[0]
.sym 104170 display.second_timer_state[2]
.sym 104171 $PACKER_VCC_NET
.sym 104172 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 104174 display.second_timer_state[3]
.sym 104175 $PACKER_VCC_NET
.sym 104176 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 104178 display.second_timer_state[4]
.sym 104179 $PACKER_VCC_NET
.sym 104180 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 104182 display.second_timer_state[5]
.sym 104183 $PACKER_VCC_NET
.sym 104184 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 104186 display.second_timer_state[6]
.sym 104187 $PACKER_VCC_NET
.sym 104188 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 104190 display.second_timer_state[7]
.sym 104191 $PACKER_VCC_NET
.sym 104192 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 104194 display.second_timer_state[8]
.sym 104195 $PACKER_VCC_NET
.sym 104196 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 104198 display.second_timer_state[9]
.sym 104199 $PACKER_VCC_NET
.sym 104200 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[9]
.sym 104202 display.second_timer_state[10]
.sym 104203 $PACKER_VCC_NET
.sym 104204 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[10]
.sym 104206 display.second_timer_state[11]
.sym 104207 $PACKER_VCC_NET
.sym 104208 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[11]
.sym 104210 display.second_timer_state[12]
.sym 104211 $PACKER_VCC_NET
.sym 104212 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[12]
.sym 104214 display.second_timer_state[13]
.sym 104215 $PACKER_VCC_NET
.sym 104216 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[13]
.sym 104218 display.second_timer_state[14]
.sym 104219 $PACKER_VCC_NET
.sym 104220 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[14]
.sym 104222 display.second_timer_state[15]
.sym 104223 $PACKER_VCC_NET
.sym 104224 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[15]
.sym 104226 display.second_timer_state[16]
.sym 104227 $PACKER_VCC_NET
.sym 104228 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[16]
.sym 104230 display.second_timer_state[17]
.sym 104231 $PACKER_VCC_NET
.sym 104232 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[17]
.sym 104234 display.second_timer_state[18]
.sym 104235 $PACKER_VCC_NET
.sym 104236 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[18]
.sym 104238 display.second_timer_state[19]
.sym 104239 $PACKER_VCC_NET
.sym 104240 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[19]
.sym 104242 display.second_timer_state[20]
.sym 104243 $PACKER_VCC_NET
.sym 104244 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[20]
.sym 104246 display.second_timer_state[21]
.sym 104247 $PACKER_VCC_NET
.sym 104248 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[21]
.sym 104250 display.second_timer_state[22]
.sym 104251 $PACKER_VCC_NET
.sym 104252 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[22]
.sym 104253 display.second_timer_state_SB_LUT4_O_1_I3_SB_LUT4_I1_I2[0]
.sym 104255 $PACKER_VCC_NET
.sym 104256 display.second_timer_state_SB_LUT4_O_1_I3_SB_LUT4_I1_I2[3]
.sym 104260 display.second_timer_state_SB_LUT4_O_4_I3
.sym 104261 display.second_timer_state[10]
.sym 104262 display.second_timer_state_SB_LUT4_O_1_I3
.sym 104263 display.second_timer_state_SB_LUT4_O_1_I3_SB_LUT4_I1_I2[0]
.sym 104264 display.second_timer_state_SB_LUT4_O_2_I3
.sym 104268 display.second_timer_state_SB_LUT4_O_6_I3
.sym 104272 display.second_timer_state_SB_LUT4_O_3_I3
.sym 104276 display.second_timer_state_SB_LUT4_O_2_I3
.sym 104279 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 104280 soc.cpu.instr_sw_SB_LUT4_I1_O[2]
.sym 104284 display.second_timer_state_SB_LUT4_O_1_I3
.sym 104285 display.second_timer_state_SB_LUT4_O_6_I3
.sym 104286 display.second_timer_state_SB_LUT4_O_5_I3
.sym 104287 display.second_timer_state_SB_LUT4_O_4_I3
.sym 104288 display.second_timer_state_SB_LUT4_O_3_I3
.sym 104291 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 104292 UART_RX_SB_LUT4_I1_O[2]
.sym 104300 display.refresh_timer_state_SB_LUT4_O_2_I3
.sym 104304 display.refresh_timer_state_SB_LUT4_O_1_I3
.sym 104353 soc.memory.rdata_0[29]
.sym 104354 soc.memory.rdata_1[29]
.sym 104355 iomem_addr[16]
.sym 104356 flash_clk_SB_LUT4_I3_O[2]
.sym 104357 soc.memory.rdata_0[20]
.sym 104358 soc.memory.rdata_1[20]
.sym 104359 iomem_addr[16]
.sym 104360 flash_clk_SB_LUT4_I3_O[2]
.sym 104361 soc.memory.rdata_0[31]
.sym 104362 soc.memory.rdata_1[31]
.sym 104363 iomem_addr[16]
.sym 104364 flash_clk_SB_LUT4_I3_O[2]
.sym 104365 soc.memory.rdata_0[28]
.sym 104366 soc.memory.rdata_1[28]
.sym 104367 iomem_addr[16]
.sym 104368 flash_clk_SB_LUT4_I3_O[2]
.sym 104369 soc.memory.rdata_0[24]
.sym 104370 soc.memory.rdata_1[24]
.sym 104371 iomem_addr[16]
.sym 104372 flash_clk_SB_LUT4_I3_O[2]
.sym 104373 soc.memory.rdata_0[21]
.sym 104374 soc.memory.rdata_1[21]
.sym 104375 iomem_addr[16]
.sym 104376 flash_clk_SB_LUT4_I3_O[2]
.sym 104377 soc.memory.rdata_0[17]
.sym 104378 soc.memory.rdata_1[17]
.sym 104379 iomem_addr[16]
.sym 104380 flash_clk_SB_LUT4_I3_O[2]
.sym 104381 soc.memory.rdata_0[19]
.sym 104382 soc.memory.rdata_1[19]
.sym 104383 iomem_addr[16]
.sym 104384 flash_clk_SB_LUT4_I3_O[2]
.sym 104385 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_O_I2[1]
.sym 104386 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_O_I2[0]
.sym 104387 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_O_I2[2]
.sym 104388 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 104392 soc.cpu.reg_sh[4]
.sym 104404 soc.cpu.reg_sh[0]
.sym 104406 soc.cpu.resetn_SB_LUT4_I3_O
.sym 104407 reset_cnt[0]
.sym 104412 soc.cpu.reg_sh[3]
.sym 104416 UART_RX_SB_LUT4_I1_O[2]
.sym 104418 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 104423 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 104426 $PACKER_VCC_NET
.sym 104427 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[2]
.sym 104431 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 104435 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 104438 $PACKER_VCC_NET
.sym 104440 $nextpnr_ICESTORM_LC_43$I3
.sym 104442 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_O_I2[0]
.sym 104443 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_O_I2[1]
.sym 104444 $nextpnr_ICESTORM_LC_43$COUT
.sym 104448 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_O_I2[0]
.sym 104456 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_19_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 104457 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 104458 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 104459 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 104460 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[3]
.sym 104462 soc.cpu.decoded_imm[0]
.sym 104463 soc.cpu.reg_op2_SB_DFFE_Q_31_D_SB_LUT4_O_I2[1]
.sym 104464 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 104465 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 104466 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 104467 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 104468 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 104470 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 104471 soc.cpu.decoded_imm[0]
.sym 104473 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 104474 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 104475 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 104476 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[3]
.sym 104477 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 104478 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 104479 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 104480 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 104484 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 104488 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_24_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 104489 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 104490 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 104491 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 104492 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 104496 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_23_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 104500 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 104504 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 104508 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_25_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 104512 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_21_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 104514 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 104515 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[0]
.sym 104518 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 104519 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[1]
.sym 104522 soc.cpu.mem_la_wdata[2]
.sym 104523 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[2]
.sym 104526 soc.cpu.mem_la_wdata[3]
.sym 104527 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[3]
.sym 104530 soc.cpu.mem_la_wdata[4]
.sym 104531 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 104534 soc.cpu.mem_la_wdata[5]
.sym 104535 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[5]
.sym 104538 soc.cpu.mem_la_wdata[6]
.sym 104539 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[6]
.sym 104542 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 104543 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[7]
.sym 104546 soc.cpu.pcpi_rs2[8]
.sym 104547 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[8]
.sym 104550 soc.cpu.alu_out_SB_LUT4_O_20_I1[2]
.sym 104551 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[9]
.sym 104554 soc.cpu.pcpi_rs2[10]
.sym 104555 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 104558 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 104559 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[11]
.sym 104562 soc.cpu.pcpi_rs2[12]
.sym 104563 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[12]
.sym 104566 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 104567 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[13]
.sym 104570 soc.cpu.pcpi_rs2[14]
.sym 104571 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[14]
.sym 104574 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 104575 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[15]
.sym 104578 soc.cpu.pcpi_rs2[16]
.sym 104579 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[16]
.sym 104582 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 104583 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[17]
.sym 104586 soc.cpu.pcpi_rs2[18]
.sym 104587 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[18]
.sym 104590 soc.cpu.pcpi_rs2[19]
.sym 104591 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[19]
.sym 104594 soc.cpu.pcpi_rs2[20]
.sym 104595 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[20]
.sym 104598 soc.cpu.pcpi_rs2[21]
.sym 104599 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[21]
.sym 104602 soc.cpu.pcpi_rs2[22]
.sym 104603 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[22]
.sym 104606 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 104607 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[23]
.sym 104610 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 104611 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[24]
.sym 104614 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 104615 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[25]
.sym 104618 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[1]
.sym 104619 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[26]
.sym 104622 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 104623 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[27]
.sym 104626 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[1]
.sym 104627 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[28]
.sym 104630 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 104631 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[29]
.sym 104634 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 104635 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[30]
.sym 104638 soc.cpu.alu_out_SB_LUT4_O_25_I1[2]
.sym 104639 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[31]
.sym 104641 soc.cpu.instr_bgeu
.sym 104642 soc.cpu.is_sltiu_bltu_sltu
.sym 104643 soc.cpu.instr_bne
.sym 104644 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[31]
.sym 104645 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[6]
.sym 104646 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[6]
.sym 104647 soc.cpu.instr_sub
.sym 104648 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 104649 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[7]
.sym 104650 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[7]
.sym 104651 soc.cpu.instr_sub
.sym 104652 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 104653 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[9]
.sym 104654 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[9]
.sym 104655 soc.cpu.instr_sub
.sym 104656 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 104657 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[11]
.sym 104658 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[11]
.sym 104659 soc.cpu.instr_sub
.sym 104660 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 104663 soc.cpu.alu_out_SB_LUT4_O_24_I2[0]
.sym 104664 soc.cpu.alu_out_SB_LUT4_O_24_I2[1]
.sym 104668 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_7_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 104670 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 104671 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 104672 soc.cpu.instr_bgeu_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 104675 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_19_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 104676 soc.cpu.pcpi_rs2[8]
.sym 104677 soc.cpu.instr_bgeu_SB_LUT4_I1_I3_SB_LUT4_O_I0[0]
.sym 104678 soc.cpu.instr_bgeu_SB_LUT4_I1_I3_SB_LUT4_O_I0[1]
.sym 104679 soc.cpu.instr_bgeu_SB_LUT4_I1_I3_SB_LUT4_O_I0[2]
.sym 104680 soc.cpu.instr_bgeu_SB_LUT4_I1_I3_SB_LUT4_O_I0[3]
.sym 104683 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_21_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 104684 soc.cpu.mem_la_wdata[6]
.sym 104687 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 104688 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 104689 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[8]
.sym 104690 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[8]
.sym 104691 soc.cpu.instr_sub
.sym 104692 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 104693 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[13]
.sym 104694 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[13]
.sym 104695 soc.cpu.instr_sub
.sym 104696 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 104697 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 104698 soc.cpu.alu_out_SB_LUT4_O_18_I2[1]
.sym 104699 soc.cpu.alu_out_SB_LUT4_O_18_I2[2]
.sym 104700 soc.cpu.alu_out_SB_LUT4_O_18_I2[3]
.sym 104701 soc.cpu.alu_out_SB_LUT4_O_29_I2[1]
.sym 104702 soc.cpu.alu_out_SB_LUT4_O_9_I1[1]
.sym 104703 soc.cpu.alu_out_SB_LUT4_O_23_I2[1]
.sym 104704 soc.cpu.alu_out_SB_LUT4_O_18_I2[1]
.sym 104706 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 104707 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 104710 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 104711 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 104712 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 104714 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_25_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 104715 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 104716 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 104718 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_24_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 104719 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 104720 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 104722 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_23_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 104723 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[4]
.sym 104724 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[4]
.sym 104726 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_22_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 104727 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[5]
.sym 104728 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[5]
.sym 104730 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_21_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 104731 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[6]
.sym 104732 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[6]
.sym 104734 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 104735 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[7]
.sym 104736 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[7]
.sym 104738 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_19_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 104739 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[8]
.sym 104740 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[8]
.sym 104742 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 104743 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[9]
.sym 104744 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[9]
.sym 104746 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 104747 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[10]
.sym 104748 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[10]
.sym 104750 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 104751 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[11]
.sym 104752 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[11]
.sym 104754 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 104755 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[12]
.sym 104756 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[12]
.sym 104758 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 104759 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[13]
.sym 104760 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[13]
.sym 104762 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 104763 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[14]
.sym 104764 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[14]
.sym 104766 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 104767 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[15]
.sym 104768 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[15]
.sym 104770 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_11_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 104771 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[16]
.sym 104772 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[16]
.sym 104774 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 104775 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[17]
.sym 104776 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[17]
.sym 104778 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 104779 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[18]
.sym 104780 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[18]
.sym 104782 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 104783 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[19]
.sym 104784 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[19]
.sym 104786 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 104787 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[20]
.sym 104788 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[20]
.sym 104790 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 104791 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[21]
.sym 104792 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[21]
.sym 104794 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 104795 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[22]
.sym 104796 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[22]
.sym 104798 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 104799 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[23]
.sym 104800 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[23]
.sym 104802 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 104803 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[24]
.sym 104804 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[24]
.sym 104806 soc.cpu.alu_out_SB_LUT4_O_26_I1[1]
.sym 104807 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[25]
.sym 104808 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[25]
.sym 104810 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_9_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 104811 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[26]
.sym 104812 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[26]
.sym 104814 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 104815 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[27]
.sym 104816 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[27]
.sym 104818 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_7_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 104819 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[28]
.sym 104820 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[28]
.sym 104822 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 104823 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[29]
.sym 104824 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[29]
.sym 104826 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 104827 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[30]
.sym 104828 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[30]
.sym 104829 soc.cpu.alu_out_SB_LUT4_O_25_I1[2]
.sym 104830 soc.cpu.alu_out_SB_LUT4_O_25_I1[1]
.sym 104832 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[31]
.sym 104836 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 104837 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[16]
.sym 104838 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[16]
.sym 104839 soc.cpu.instr_sub
.sym 104840 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 104844 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[1]
.sym 104848 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 104852 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[1]
.sym 104856 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 104860 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 104864 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 104866 UART_RX_SB_LUT4_I1_O[2]
.sym 104867 soc.cpu.mem_do_rinst
.sym 104868 soc.cpu.latched_compr_SB_LUT4_I1_1_I3[0]
.sym 104875 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 104876 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 104877 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O[0]
.sym 104878 soc.cpu.instr_bgeu
.sym 104879 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O[2]
.sym 104880 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[0]
.sym 104881 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 104882 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 104883 soc.cpu.cpu_state[1]
.sym 104884 UART_RX_SB_LUT4_I1_O[2]
.sym 104885 soc.cpu.is_sltiu_bltu_sltu
.sym 104886 soc.cpu.instr_bgeu_SB_LUT4_I1_O[1]
.sym 104887 soc.cpu.instr_bge
.sym 104888 soc.cpu.instr_bne
.sym 104889 soc.cpu.instr_bge
.sym 104890 soc.cpu.instr_bgeu_SB_LUT4_I1_O[1]
.sym 104891 soc.cpu.instr_bgeu_SB_LUT4_I1_O[2]
.sym 104892 soc.cpu.instr_bgeu_SB_LUT4_I1_O[3]
.sym 104894 soc.cpu.latched_store
.sym 104895 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 104896 soc.cpu.latched_compr_SB_LUT4_I1_1_I3[0]
.sym 104899 UART_RX_SB_LUT4_I1_O[2]
.sym 104900 soc.cpu.instr_sll_SB_LUT4_I0_I2[2]
.sym 104901 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 104902 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 104903 soc.cpu.cpu_state[3]
.sym 104904 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_1_O[3]
.sym 104905 soc.cpu.irq_active
.sym 104906 soc.cpu.irq_mask[1]
.sym 104907 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 104908 soc.cpu.cpu_state[2]
.sym 104914 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 104915 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[0]
.sym 104916 soc.cpu.latched_store_SB_DFFESS_Q_E_SB_LUT4_O_I3[2]
.sym 104922 soc.cpu.cpu_state[1]
.sym 104923 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 104924 UART_RX_SB_LUT4_I1_O[2]
.sym 104926 soc.cpu.cpu_state[5]
.sym 104927 soc.cpu.cpu_state[0]
.sym 104928 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 104930 soc.cpu.cpu_state[0]
.sym 104931 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 104932 soc.cpu.do_waitirq_SB_DFFSR_Q_R_SB_LUT4_O_I3[0]
.sym 104933 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 104934 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 104935 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 104936 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 104937 soc.cpu.cpu_state[4]
.sym 104938 soc.cpu.cpu_state[1]
.sym 104939 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 104940 soc.cpu.cpu_state[2]
.sym 104941 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[1]
.sym 104942 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_I3_O[1]
.sym 104943 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_I3_O[2]
.sym 104944 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_I3_O[3]
.sym 104945 soc.cpu.mem_do_rinst_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 104946 soc.cpu.mem_do_rinst_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 104947 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_I3_O[3]
.sym 104948 soc.cpu.cpu_state[2]
.sym 104951 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 104952 UART_RX_SB_LUT4_I1_O[2]
.sym 104954 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 104955 soc.cpu.do_waitirq_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 104956 soc.cpu.do_waitirq_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 104957 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 104958 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O[1]
.sym 104959 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O[2]
.sym 104960 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[0]
.sym 104962 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 104963 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_11_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 104964 soc.cpu.pcpi_rs2[16]
.sym 104965 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 104966 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 104967 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 104968 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[0]
.sym 104970 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[0]
.sym 104971 soc.cpu.cpu_state[5]
.sym 104972 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 104974 soc.cpu.alu_out_SB_LUT4_O_15_I1[0]
.sym 104975 soc.cpu.alu_out_SB_LUT4_O_15_I1[1]
.sym 104976 soc.cpu.alu_out_SB_LUT4_O_15_I1[2]
.sym 104979 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 104980 UART_RX_SB_LUT4_I1_O[2]
.sym 104981 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 104982 soc.cpu.cpu_state[1]
.sym 104983 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 104984 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I3[3]
.sym 104986 soc.cpu.instr_sll_SB_LUT4_I0_O[2]
.sym 104987 soc.cpu.cpu_state[0]
.sym 104988 UART_RX_SB_LUT4_I1_O[2]
.sym 104989 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 104990 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 104991 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_11_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 104992 soc.cpu.pcpi_rs2[16]
.sym 104993 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 104994 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 104995 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 104996 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[3]
.sym 104997 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 104998 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 104999 soc.cpu.alu_out_SB_LUT4_O_25_I1[1]
.sym 105000 soc.cpu.alu_out_SB_LUT4_O_25_I1[2]
.sym 105001 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 105002 soc.cpu.alu_out_SB_LUT4_O_25_I1[1]
.sym 105003 soc.cpu.alu_out_SB_LUT4_O_25_I1[2]
.sym 105004 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 105005 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 105006 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 105007 UART_RX_SB_LUT4_I1_O[2]
.sym 105008 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 105009 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 105010 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 105011 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 105012 UART_RX_SB_LUT4_I1_O[2]
.sym 105013 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 105014 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 105015 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 105016 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 105017 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 105018 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 105019 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 105020 soc.cpu.cpu_state[2]
.sym 105021 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 105022 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 105023 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 105024 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 105025 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 105026 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 105027 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 105028 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 105030 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[1]
.sym 105031 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 105032 soc.cpu.cpu_state[6]
.sym 105035 soc.cpu.cpu_state[6]
.sym 105036 soc.cpu.instr_lh
.sym 105039 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 105040 soc.cpu.cpu_state[5]
.sym 105043 soc.cpu.cpu_state[6]
.sym 105044 soc.cpu.instr_lb
.sym 105045 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 105046 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 105047 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 105048 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[3]
.sym 105049 soc.cpu.cpu_state[1]
.sym 105050 soc.cpu.cpu_state[6]
.sym 105051 soc.cpu.latched_is_lh_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 105052 UART_RX_SB_LUT4_I1_O[2]
.sym 105055 soc.cpu.cpu_state[1]
.sym 105056 UART_RX_SB_LUT4_I1_O[2]
.sym 105057 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 105058 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 105059 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 105060 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 105063 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 105064 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 105065 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 105066 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 105067 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 105068 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 105071 soc.cpu.instr_lbu
.sym 105072 soc.cpu.instr_lb
.sym 105075 soc.cpu.instr_lhu
.sym 105076 soc.cpu.instr_lh
.sym 105079 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 105080 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 105083 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 105084 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 105085 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 105086 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 105087 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 105088 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 105089 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D[0]
.sym 105090 soc.cpu.instr_sw
.sym 105091 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 105092 soc.cpu.instr_sb
.sym 105109 gpio_in[0]
.sym 105116 display.second_toggle_SB_LUT4_O_I3
.sym 105128 display.second_timer_state_SB_LUT4_O_9_I3
.sym 105132 display.second_timer_state_SB_LUT4_O_10_I3
.sym 105136 display.second_timer_state_SB_LUT4_O_8_I3
.sym 105137 display.second_timer_state_SB_LUT4_O_10_I3
.sym 105138 display.second_timer_state_SB_LUT4_O_9_I3
.sym 105139 display.second_timer_state_SB_LUT4_O_8_I3
.sym 105140 display.second_timer_state_SB_LUT4_O_7_I3
.sym 105142 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I1_O[0]
.sym 105143 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I1_O[1]
.sym 105144 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I1_O[2]
.sym 105145 display.second_timer_state[0]
.sym 105152 display.second_timer_state_SB_LUT4_O_I3[0]
.sym 105153 soc.cpu.instr_lw
.sym 105154 soc.cpu.instr_blt
.sym 105155 soc.cpu.instr_bge
.sym 105156 soc.cpu.instr_bne
.sym 105159 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 105160 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 105161 soc.cpu.instr_lbu_SB_LUT4_I2_O[0]
.sym 105162 soc.cpu.instr_lbu_SB_LUT4_I2_O[1]
.sym 105163 soc.cpu.instr_lbu_SB_LUT4_I2_O[2]
.sym 105164 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 105165 display.second_timer_state[11]
.sym 105166 display.second_timer_state[12]
.sym 105167 display.second_timer_state[14]
.sym 105168 display.second_timer_state[15]
.sym 105169 display.second_timer_state_SB_LUT4_O_1_I3_SB_LUT4_I1_O[0]
.sym 105170 display.second_timer_state_SB_LUT4_O_1_I3_SB_LUT4_I1_O[1]
.sym 105171 display.second_timer_state_SB_LUT4_O_1_I3_SB_LUT4_I1_O[2]
.sym 105172 display.second_timer_state_SB_LUT4_O_1_I3_SB_LUT4_I1_O[3]
.sym 105173 display.second_timer_state[16]
.sym 105174 display.second_timer_state[17]
.sym 105175 display.second_timer_state[19]
.sym 105176 display.second_timer_state_SB_LUT4_O_I3[0]
.sym 105180 display.second_timer_state_SB_LUT4_O_5_I3
.sym 105184 display.second_timer_state_SB_LUT4_O_7_I3
.sym 105186 display.refresh_timer_state[0]
.sym 105190 display.refresh_timer_state[1]
.sym 105191 $PACKER_VCC_NET
.sym 105192 display.refresh_timer_state[0]
.sym 105194 display.refresh_timer_state[2]
.sym 105195 $PACKER_VCC_NET
.sym 105196 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 105198 display.refresh_timer_state[3]
.sym 105199 $PACKER_VCC_NET
.sym 105200 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 105202 display.refresh_timer_state[4]
.sym 105203 $PACKER_VCC_NET
.sym 105204 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 105206 display.refresh_timer_state[5]
.sym 105207 $PACKER_VCC_NET
.sym 105208 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 105210 display.refresh_timer_state[6]
.sym 105211 $PACKER_VCC_NET
.sym 105212 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 105214 display.refresh_timer_state[7]
.sym 105215 $PACKER_VCC_NET
.sym 105216 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 105218 display.refresh_timer_state[8]
.sym 105219 $PACKER_VCC_NET
.sym 105220 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 105222 display.refresh_timer_state[9]
.sym 105223 $PACKER_VCC_NET
.sym 105224 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 105226 display.refresh_timer_state[10]
.sym 105227 $PACKER_VCC_NET
.sym 105228 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 105230 display.refresh_timer_state[11]
.sym 105231 $PACKER_VCC_NET
.sym 105232 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 105234 display.refresh_timer_state[12]
.sym 105235 $PACKER_VCC_NET
.sym 105236 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 105238 display.refresh_timer_state[13]
.sym 105239 $PACKER_VCC_NET
.sym 105240 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 105242 display.refresh_timer_state[14]
.sym 105243 $PACKER_VCC_NET
.sym 105244 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 105246 display.refresh_timer_state[15]
.sym 105247 $PACKER_VCC_NET
.sym 105248 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 105250 display.refresh_timer_state[16]
.sym 105251 $PACKER_VCC_NET
.sym 105252 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 105254 display.refresh_timer_state[17]
.sym 105255 $PACKER_VCC_NET
.sym 105256 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 105258 display.refresh_timer_state[18]
.sym 105259 $PACKER_VCC_NET
.sym 105260 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 105262 display.refresh_timer_state[19]
.sym 105263 $PACKER_VCC_NET
.sym 105264 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 105266 display.refresh_timer_state[20]
.sym 105267 $PACKER_VCC_NET
.sym 105268 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 105270 display.refresh_timer_state[21]
.sym 105271 $PACKER_VCC_NET
.sym 105272 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 105274 display.refresh_timer_state[22]
.sym 105275 $PACKER_VCC_NET
.sym 105276 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 105278 display.refresh_timer_state[23]
.sym 105279 $PACKER_VCC_NET
.sym 105280 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 105309 display.refresh_timer_state[16]
.sym 105310 display.refresh_timer_state[17]
.sym 105311 display.refresh_timer_state[18]
.sym 105312 display.refresh_timer_state[19]
.sym 105314 soc.cpu.reg_sh[0]
.sym 105318 soc.cpu.reg_sh[1]
.sym 105319 $PACKER_VCC_NET
.sym 105322 $PACKER_VCC_NET
.sym 105324 $nextpnr_ICESTORM_LC_39$I3
.sym 105326 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_O_I2[0]
.sym 105327 $PACKER_VCC_NET
.sym 105330 $PACKER_VCC_NET
.sym 105332 $nextpnr_ICESTORM_LC_40$I3
.sym 105334 soc.cpu.reg_sh[3]
.sym 105335 $PACKER_VCC_NET
.sym 105340 $nextpnr_ICESTORM_LC_41$I3
.sym 105341 soc.memory.rdata_0[30]
.sym 105342 soc.memory.rdata_1[30]
.sym 105343 iomem_addr[16]
.sym 105344 flash_clk_SB_LUT4_I3_O[2]
.sym 105346 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_O_I2[0]
.sym 105350 soc.cpu.reg_sh[3]
.sym 105351 $PACKER_VCC_NET
.sym 105353 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 105354 soc.cpu.reg_sh[4]
.sym 105355 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[4]
.sym 105356 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 105358 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1[0]
.sym 105359 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 105360 soc.cpu.cpu_state[4]
.sym 105361 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 105362 soc.cpu.reg_sh[3]
.sym 105363 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 105364 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_O_I2[0]
.sym 105366 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1[0]
.sym 105367 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 105368 soc.cpu.cpu_state[4]
.sym 105370 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 105371 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 105372 soc.cpu.cpu_state[4]
.sym 105373 soc.cpu.reg_sh[4]
.sym 105374 soc.cpu.reg_sh[1]
.sym 105375 soc.cpu.reg_sh[0]
.sym 105376 soc.cpu.reg_sh[3]
.sym 105378 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_O_I2[0]
.sym 105379 soc.cpu.cpu_state[4]
.sym 105380 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_O_I2[1]
.sym 105382 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_O_I2[0]
.sym 105383 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_O_I2[1]
.sym 105384 soc.cpu.cpu_state[4]
.sym 105385 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_19_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 105386 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_21_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 105387 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 105388 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 105389 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 105390 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 105391 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 105392 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 105393 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 105394 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_23_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 105395 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 105396 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_23_O_SB_LUT4_I0_O[1]
.sym 105397 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_23_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 105398 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 105399 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 105400 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 105404 soc.cpu.reg_sh[1]
.sym 105405 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_23_O_SB_LUT4_I0_O[0]
.sym 105406 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_23_O_SB_LUT4_I0_O[1]
.sym 105407 soc.cpu.cpu_state[4]
.sym 105408 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_23_O_SB_LUT4_I0_O[3]
.sym 105409 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 105410 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_24_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 105411 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 105412 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_24_O_SB_LUT4_I0_O[1]
.sym 105413 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_25_O_SB_LUT4_I0_O[0]
.sym 105414 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_25_O_SB_LUT4_I0_O[1]
.sym 105415 soc.cpu.cpu_state[4]
.sym 105416 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_25_O_SB_LUT4_I0_O[3]
.sym 105417 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_24_O_SB_LUT4_I0_O[0]
.sym 105418 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_24_O_SB_LUT4_I0_O[1]
.sym 105419 soc.cpu.cpu_state[4]
.sym 105420 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_24_O_SB_LUT4_I0_O[3]
.sym 105422 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_31_O_SB_LUT4_I1_O[0]
.sym 105423 soc.cpu.cpu_state[4]
.sym 105424 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_31_O_SB_LUT4_I1_O[2]
.sym 105425 soc.cpu.cpu_state[4]
.sym 105426 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_31_O[1]
.sym 105427 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_31_O[2]
.sym 105428 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 105429 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 105430 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 105431 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 105432 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 105433 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 105434 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_22_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 105435 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 105436 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 105437 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 105438 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_25_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 105439 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 105440 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_25_O_SB_LUT4_I0_O[1]
.sym 105441 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 105442 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_22_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 105443 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 105444 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_22_O_SB_LUT4_I0_O[1]
.sym 105445 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_23_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 105446 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_25_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 105447 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 105448 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 105449 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_22_O_SB_LUT4_I0_O[0]
.sym 105450 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_22_O_SB_LUT4_I0_O[1]
.sym 105451 soc.cpu.cpu_state[4]
.sym 105452 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_22_O_SB_LUT4_I0_O[3]
.sym 105454 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_28_O_SB_LUT4_I1_O[0]
.sym 105455 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_28_O_SB_LUT4_I1_O[1]
.sym 105456 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_28_O_SB_LUT4_I1_O[2]
.sym 105457 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_19_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 105458 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 105459 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 105460 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_27_O_SB_LUT4_I0_O[1]
.sym 105461 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 105462 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_19_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 105463 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 105464 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 105465 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 105466 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 105467 soc.cpu.instr_sub
.sym 105468 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 105469 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_27_O_SB_LUT4_I0_O[0]
.sym 105470 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_27_O_SB_LUT4_I0_O[1]
.sym 105471 soc.cpu.cpu_state[4]
.sym 105472 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_27_O_SB_LUT4_I0_O[3]
.sym 105473 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 105474 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 105475 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 105476 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 105477 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_18_O_SB_LUT4_I0_O[0]
.sym 105478 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_18_O_SB_LUT4_I0_O[1]
.sym 105479 soc.cpu.cpu_state[4]
.sym 105480 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_18_O_SB_LUT4_I0_O[3]
.sym 105484 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 105485 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 105486 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 105487 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 105488 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O_SB_LUT4_I0_O[1]
.sym 105489 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_11_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 105490 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_19_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 105491 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 105492 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_19_O_SB_LUT4_I0_O[1]
.sym 105493 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 105494 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 105495 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 105496 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_18_O_SB_LUT4_I0_O[1]
.sym 105497 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O_SB_LUT4_I0_O[0]
.sym 105498 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O_SB_LUT4_I0_O[1]
.sym 105499 soc.cpu.cpu_state[4]
.sym 105500 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O_SB_LUT4_I0_O[3]
.sym 105501 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_19_O_SB_LUT4_I0_O[0]
.sym 105502 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_19_O_SB_LUT4_I0_O[1]
.sym 105503 soc.cpu.cpu_state[4]
.sym 105504 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_19_O_SB_LUT4_I0_O[3]
.sym 105508 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 105509 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O_SB_LUT4_I0_O[0]
.sym 105510 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O_SB_LUT4_I0_O[1]
.sym 105511 soc.cpu.cpu_state[4]
.sym 105512 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O_SB_LUT4_I0_O[3]
.sym 105513 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 105514 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 105515 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 105516 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 105517 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 105518 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 105519 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 105520 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O_SB_LUT4_I0_O[1]
.sym 105524 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 105528 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 105529 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 105530 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 105531 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 105532 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 105536 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 105537 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[4]
.sym 105538 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[4]
.sym 105539 soc.cpu.instr_sub
.sym 105540 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 105544 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_11_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 105548 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 105552 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 105556 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 105560 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 105564 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 105568 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 105570 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 105571 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 105574 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 105575 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 105576 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 105578 soc.cpu.mem_la_wdata[2]
.sym 105579 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_25_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 105580 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 105582 soc.cpu.mem_la_wdata[3]
.sym 105583 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_24_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 105584 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 105586 soc.cpu.mem_la_wdata[4]
.sym 105587 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_23_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 105588 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[4]
.sym 105590 soc.cpu.mem_la_wdata[5]
.sym 105591 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_22_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 105592 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[5]
.sym 105594 soc.cpu.mem_la_wdata[6]
.sym 105595 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_21_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 105596 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[6]
.sym 105598 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 105599 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 105600 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[7]
.sym 105602 soc.cpu.pcpi_rs2[8]
.sym 105603 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_19_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 105604 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[8]
.sym 105606 soc.cpu.alu_out_SB_LUT4_O_20_I1[2]
.sym 105607 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 105608 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[9]
.sym 105610 soc.cpu.pcpi_rs2[10]
.sym 105611 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 105612 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[10]
.sym 105614 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 105615 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 105616 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[11]
.sym 105618 soc.cpu.pcpi_rs2[12]
.sym 105619 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 105620 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[12]
.sym 105622 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 105623 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 105624 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[13]
.sym 105626 soc.cpu.pcpi_rs2[14]
.sym 105627 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 105628 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[14]
.sym 105630 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 105631 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 105632 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[15]
.sym 105634 soc.cpu.pcpi_rs2[16]
.sym 105635 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_11_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 105636 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[16]
.sym 105638 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 105639 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 105640 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[17]
.sym 105642 soc.cpu.pcpi_rs2[18]
.sym 105643 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 105644 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[18]
.sym 105646 soc.cpu.pcpi_rs2[19]
.sym 105647 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 105648 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[19]
.sym 105650 soc.cpu.pcpi_rs2[20]
.sym 105651 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 105652 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[20]
.sym 105654 soc.cpu.pcpi_rs2[21]
.sym 105655 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 105656 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[21]
.sym 105658 soc.cpu.pcpi_rs2[22]
.sym 105659 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 105660 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[22]
.sym 105662 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 105663 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 105664 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[23]
.sym 105666 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 105667 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 105668 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[24]
.sym 105670 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 105671 soc.cpu.alu_out_SB_LUT4_O_26_I1[1]
.sym 105672 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[25]
.sym 105674 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[1]
.sym 105675 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_9_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 105676 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[26]
.sym 105678 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 105679 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 105680 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[27]
.sym 105682 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[1]
.sym 105683 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_7_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 105684 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[28]
.sym 105686 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 105687 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 105688 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[29]
.sym 105690 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 105691 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 105692 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[30]
.sym 105694 soc.cpu.alu_out_SB_LUT4_O_25_I1[2]
.sym 105695 soc.cpu.alu_out_SB_LUT4_O_25_I1[1]
.sym 105696 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[31]
.sym 105697 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[15]
.sym 105698 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[15]
.sym 105699 soc.cpu.instr_sub
.sym 105700 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 105701 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[14]
.sym 105702 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[14]
.sym 105703 soc.cpu.instr_sub
.sym 105704 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 105705 soc.cpu.irq_mask[0]
.sym 105706 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 105707 soc.cpu.irq_pending[0]
.sym 105708 UART_RX_SB_LUT4_I1_O[2]
.sym 105711 soc.cpu.alu_out_SB_LUT4_O_16_I2[0]
.sym 105712 soc.cpu.alu_out_SB_LUT4_O_16_I2[1]
.sym 105716 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 105717 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[12]
.sym 105718 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[12]
.sym 105719 soc.cpu.instr_sub
.sym 105720 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 105724 soc.cpu.pcpi_rs2[12]
.sym 105726 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 105727 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 105728 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 105732 soc.cpu.pcpi_rs2[20]
.sym 105733 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[21]
.sym 105734 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[21]
.sym 105735 soc.cpu.instr_sub
.sym 105736 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 105737 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[17]
.sym 105738 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[17]
.sym 105739 soc.cpu.instr_sub
.sym 105740 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 105741 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[20]
.sym 105742 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[20]
.sym 105743 soc.cpu.instr_sub
.sym 105744 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 105745 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[18]
.sym 105746 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[18]
.sym 105747 soc.cpu.instr_sub
.sym 105748 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 105749 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[22]
.sym 105750 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[22]
.sym 105751 soc.cpu.instr_sub
.sym 105752 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 105753 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[19]
.sym 105754 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[19]
.sym 105755 soc.cpu.instr_sub
.sym 105756 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 105757 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[23]
.sym 105758 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[23]
.sym 105759 soc.cpu.instr_sub
.sym 105760 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 105761 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[27]
.sym 105762 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[27]
.sym 105763 soc.cpu.instr_sub
.sym 105764 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 105765 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 105766 soc.cpu.alu_out_SB_LUT4_O_9_I1[1]
.sym 105767 soc.cpu.alu_out_SB_LUT4_O_9_I2[2]
.sym 105768 soc.cpu.alu_out_SB_LUT4_O_9_I2[3]
.sym 105769 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 105770 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 105771 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 105772 soc.cpu.pcpi_rs2[12]
.sym 105773 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 105774 soc.cpu.alu_out_SB_LUT4_O_17_I2[1]
.sym 105775 soc.cpu.alu_out_SB_LUT4_O_17_I2[2]
.sym 105776 soc.cpu.alu_out_SB_LUT4_O_17_I2[3]
.sym 105777 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 105778 soc.cpu.alu_out_SB_LUT4_O_19_I1[1]
.sym 105779 soc.cpu.alu_out_SB_LUT4_O_19_I2[2]
.sym 105780 soc.cpu.alu_out_SB_LUT4_O_19_I2[3]
.sym 105783 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 105784 soc.cpu.pcpi_rs2[12]
.sym 105785 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[25]
.sym 105786 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[25]
.sym 105787 soc.cpu.instr_sub
.sym 105788 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 105789 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[24]
.sym 105790 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[24]
.sym 105791 soc.cpu.instr_sub
.sym 105792 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 105793 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[31]
.sym 105794 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[31]
.sym 105795 soc.cpu.instr_sub
.sym 105796 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 105799 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 105800 soc.cpu.pcpi_rs2[22]
.sym 105801 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[28]
.sym 105802 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[28]
.sym 105803 soc.cpu.instr_sub
.sym 105804 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 105805 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 105806 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_11_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 105807 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 105808 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 105809 soc.cpu.alu_out_SB_LUT4_O_12_I2[1]
.sym 105810 soc.cpu.alu_out_SB_LUT4_O_19_I1[1]
.sym 105811 soc.cpu.alu_out_SB_LUT4_O_19_I1[2]
.sym 105812 soc.cpu.alu_out_SB_LUT4_O_19_I1[3]
.sym 105813 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[29]
.sym 105814 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[29]
.sym 105815 soc.cpu.instr_sub
.sym 105816 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 105817 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O_SB_LUT4_I0_O[0]
.sym 105818 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O_SB_LUT4_I0_O[1]
.sym 105819 soc.cpu.cpu_state[4]
.sym 105820 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O_SB_LUT4_I0_O[3]
.sym 105821 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 105822 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 105823 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 105824 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O_SB_LUT4_I0_O[1]
.sym 105826 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 105827 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 105828 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 105829 soc.cpu.cpu_state[3]
.sym 105830 soc.cpu.cpu_state[1]
.sym 105831 soc.cpu.instr_retirq
.sym 105832 soc.cpu.cpu_state[2]
.sym 105835 UART_RX_SB_LUT4_I1_O[2]
.sym 105836 soc.cpu.latched_branch_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 105839 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 105840 soc.cpu.pcpi_rs2[19]
.sym 105843 soc.cpu.cpu_state[3]
.sym 105844 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[3]
.sym 105847 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 105848 soc.cpu.latched_store
.sym 105849 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 105850 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 105851 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 105852 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 105853 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 105854 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 105855 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 105856 soc.cpu.pcpi_rs2[22]
.sym 105859 soc.cpu.decoder_pseudo_trigger
.sym 105860 soc.cpu.decoder_trigger
.sym 105862 soc.cpu.cpu_state[6]
.sym 105863 soc.cpu.cpu_state[2]
.sym 105864 soc.cpu.cpu_state[4]
.sym 105865 soc.cpu.cpu_state[3]
.sym 105866 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[1]
.sym 105867 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[2]
.sym 105868 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[3]
.sym 105871 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[0]
.sym 105872 soc.cpu.cpu_state[2]
.sym 105874 soc.cpu.instr_jalr
.sym 105875 soc.cpu.irq_pending_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 105876 soc.cpu.cpu_state[2]
.sym 105877 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 105883 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 105884 soc.cpu.cpu_state[3]
.sym 105885 soc.cpu.irq_pending_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 105886 soc.cpu.irq_pending_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 105887 soc.cpu.irq_pending_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 105888 soc.cpu.do_waitirq_SB_DFFSR_Q_R_SB_LUT4_O_I3[1]
.sym 105891 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 105892 soc.cpu.cpu_state[3]
.sym 105894 soc.cpu.irq_active
.sym 105895 soc.cpu.irq_delay
.sym 105896 soc.cpu.decoder_trigger
.sym 105899 soc.cpu.cpu_state[5]
.sym 105900 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[3]
.sym 105901 $PACKER_GND_NET
.sym 105907 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 105908 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 105909 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 105910 soc.cpu.cpu_state[4]
.sym 105911 soc.cpu.cpu_state[2]
.sym 105912 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 105914 soc.cpu.do_waitirq_SB_DFFSR_Q_R_SB_LUT4_O_I3[0]
.sym 105915 soc.cpu.do_waitirq_SB_DFFSR_Q_R_SB_LUT4_O_I3[1]
.sym 105916 UART_RX_SB_LUT4_I1_O[2]
.sym 105919 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_I3_O[3]
.sym 105920 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S[1]
.sym 105921 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0[0]
.sym 105922 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0[1]
.sym 105923 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[0]
.sym 105924 UART_RX_SB_LUT4_I1_O[2]
.sym 105925 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[0]
.sym 105926 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[2]
.sym 105927 soc.cpu.cpuregs.wen_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 105928 soc.cpu.cpuregs.wen_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 105929 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[2]
.sym 105930 soc.cpu.cpuregs.wen_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 105931 soc.cpu.cpuregs.wen_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 105932 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_I3_O[3]
.sym 105935 soc.cpu.alu_out_SB_LUT4_O_7_I2[0]
.sym 105936 soc.cpu.alu_out_SB_LUT4_O_7_I2[1]
.sym 105937 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 105938 soc.cpu.alu_out_SB_LUT4_O_12_I2[1]
.sym 105939 soc.cpu.alu_out_SB_LUT4_O_12_I2[2]
.sym 105940 soc.cpu.alu_out_SB_LUT4_O_12_I2[3]
.sym 105941 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 105942 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 105943 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 105944 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 105945 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 105946 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 105947 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 105948 soc.cpu.pcpi_rs2[19]
.sym 105950 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 105951 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 105952 UART_RX_SB_LUT4_I1_O[2]
.sym 105955 soc.cpu.alu_out_SB_LUT4_O_2_I2[0]
.sym 105956 soc.cpu.alu_out_SB_LUT4_O_2_I2[1]
.sym 105959 soc.cpu.alu_out_SB_LUT4_O_6_I2[0]
.sym 105960 soc.cpu.alu_out_SB_LUT4_O_6_I2[1]
.sym 105963 soc.cpu.alu_out_SB_LUT4_O_I2[0]
.sym 105964 soc.cpu.alu_out_SB_LUT4_O_I2[1]
.sym 105967 soc.cpu.alu_out_SB_LUT4_O_8_I2[0]
.sym 105968 soc.cpu.alu_out_SB_LUT4_O_8_I2[1]
.sym 105970 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 105971 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 105972 soc.cpu.pcpi_rs2[18]
.sym 105974 soc.cpu.alu_out_SB_LUT4_O_13_I1[0]
.sym 105975 soc.cpu.alu_out_SB_LUT4_O_13_I1[1]
.sym 105976 soc.cpu.alu_out_SB_LUT4_O_13_I1[2]
.sym 105977 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 105978 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 105979 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 105980 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[3]
.sym 105983 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 105984 soc.cpu.alu_out_SB_LUT4_O_14_I2[1]
.sym 105985 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 105986 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 105987 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 105988 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_12_O_SB_LUT4_I0_O[1]
.sym 105991 soc.cpu.cpu_state[6]
.sym 105992 soc.cpu.cpu_state[5]
.sym 105993 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 105994 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 105995 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 105996 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O_SB_LUT4_I0_O[1]
.sym 105997 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 105998 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 105999 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 106000 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 106001 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_12_O_SB_LUT4_I0_O[0]
.sym 106002 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_12_O_SB_LUT4_I0_O[1]
.sym 106003 soc.cpu.cpu_state[4]
.sym 106004 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_12_O_SB_LUT4_I0_O[3]
.sym 106005 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O_SB_LUT4_I0_O[0]
.sym 106006 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O_SB_LUT4_I0_O[1]
.sym 106007 soc.cpu.cpu_state[4]
.sym 106008 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O_SB_LUT4_I0_O[3]
.sym 106009 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 106010 soc.cpu.cpu_state[5]
.sym 106011 soc.cpu.instr_sll_SB_LUT4_I0_O[2]
.sym 106012 soc.cpu.instr_sll_SB_LUT4_I0_O[3]
.sym 106013 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 106014 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 106015 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 106016 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 106018 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_2_O_SB_LUT4_I1_O[0]
.sym 106019 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_2_O_SB_LUT4_I1_O[1]
.sym 106020 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_2_O_SB_LUT4_I1_O[2]
.sym 106021 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 106022 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 106023 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 106024 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_6_O_SB_LUT4_I0_O[1]
.sym 106025 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_9_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 106026 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 106027 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 106028 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 106029 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_6_O_SB_LUT4_I0_O[0]
.sym 106030 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_6_O_SB_LUT4_I0_O[1]
.sym 106031 soc.cpu.cpu_state[4]
.sym 106032 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_6_O_SB_LUT4_I0_O[3]
.sym 106033 soc.cpu.latched_is_lh_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 106034 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 106035 soc.cpu.latched_is_lh_SB_DFFESR_Q_E_SB_LUT4_O_I2[2]
.sym 106036 soc.cpu.latched_is_lh_SB_DFFESR_Q_E_SB_LUT4_O_I2[3]
.sym 106037 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 106038 soc.cpu.alu_out_SB_LUT4_O_26_I1[1]
.sym 106039 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 106040 soc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I3[3]
.sym 106041 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 106042 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 106043 soc.cpu.alu_out_SB_LUT4_O_26_I1[1]
.sym 106044 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 106045 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 106046 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_7_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 106047 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 106048 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 106049 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 106050 soc.cpu.alu_out_SB_LUT4_O_26_I1[1]
.sym 106051 soc.cpu.instr_srl_SB_LUT4_I1_O[2]
.sym 106052 soc.cpu.cpu_state[4]
.sym 106053 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 106054 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_9_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 106055 soc.cpu.instr_srl_SB_LUT4_I1_O[2]
.sym 106056 soc.cpu.cpu_state[4]
.sym 106060 soc.cpu.cpu_state[2]
.sym 106061 soc.cpu.instr_sra
.sym 106062 soc.cpu.instr_srai
.sym 106063 soc.cpu.alu_out_SB_LUT4_O_25_I1[1]
.sym 106064 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 106065 soc.cpu.instr_sra
.sym 106066 soc.cpu.instr_srai
.sym 106067 soc.cpu.instr_sll_SB_LUT4_I0_I2[2]
.sym 106068 soc.cpu.latched_is_lh_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 106070 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 106071 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 106072 soc.cpu.instr_srl_SB_LUT4_I1_O[2]
.sym 106073 soc.cpu.instr_sll
.sym 106074 soc.cpu.instr_sll_SB_LUT4_I0_I2[1]
.sym 106075 soc.cpu.instr_sll_SB_LUT4_I0_I2[2]
.sym 106076 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 106077 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_7_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 106078 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_9_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 106079 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 106080 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 106085 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 106086 soc.cpu.cpu_state[1]
.sym 106087 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I2[2]
.sym 106088 UART_RX_SB_LUT4_I1_O[2]
.sym 106089 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 106090 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 106091 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 106092 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 106098 soc.cpu.instr_retirq
.sym 106099 soc.cpu.cpu_state[1]
.sym 106100 soc.cpu.cpu_state[2]
.sym 106106 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 106107 soc.cpu.cpu_state[4]
.sym 106108 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 106115 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 106116 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 106117 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 106118 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 106119 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 106120 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 106121 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 106122 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 106123 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 106124 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 106125 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 106126 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 106127 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 106128 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 106129 soc.cpu.instr_bltu
.sym 106130 soc.cpu.instr_jalr
.sym 106131 soc.cpu.instr_bgeu
.sym 106132 soc.cpu.do_waitirq_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 106133 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 106134 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 106135 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 106136 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 106137 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 106138 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 106139 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 106140 soc.cpu.instr_slli_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 106141 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 106142 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 106143 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 106144 soc.cpu.instr_slli_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 106145 display.refresh_timer_state[4]
.sym 106146 display.refresh_timer_state[5]
.sym 106147 display.refresh_timer_state[6]
.sym 106148 display.refresh_timer_state[7]
.sym 106149 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[0]
.sym 106150 soc.cpu.instr_sw_SB_LUT4_I1_O[1]
.sym 106151 soc.cpu.instr_sw_SB_LUT4_I1_O[2]
.sym 106152 soc.cpu.instr_sw_SB_LUT4_I1_O[3]
.sym 106155 soc.cpu.instr_and
.sym 106156 soc.cpu.instr_andi
.sym 106157 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 106158 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 106159 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 106160 soc.cpu.instr_slli_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 106161 display.refresh_timer_state[0]
.sym 106162 display.refresh_timer_state[1]
.sym 106163 display.refresh_timer_state[2]
.sym 106164 display.refresh_timer_state[3]
.sym 106165 soc.cpu.instr_srai
.sym 106166 soc.cpu.instr_srli
.sym 106167 soc.cpu.instr_sll_SB_LUT4_I0_I2[1]
.sym 106168 soc.cpu.instr_andi
.sym 106169 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 106170 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 106171 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 106172 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 106173 soc.cpu.instr_or_SB_LUT4_I1_O[0]
.sym 106174 soc.cpu.instr_or_SB_LUT4_I1_O[1]
.sym 106175 soc.cpu.instr_or_SB_LUT4_I1_O[2]
.sym 106176 soc.cpu.instr_or_SB_LUT4_I1_O[3]
.sym 106179 soc.cpu.instr_xor
.sym 106180 soc.cpu.instr_xori
.sym 106183 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 106184 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 106185 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 106186 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 106187 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 106188 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 106192 display.refresh_timer_state_SB_LUT4_O_3_I3
.sym 106193 display.refresh_timer_state[12]
.sym 106194 display.refresh_timer_state[13]
.sym 106195 display.refresh_timer_state[14]
.sym 106196 display.refresh_timer_state[15]
.sym 106197 soc.cpu.instr_xor
.sym 106198 soc.cpu.instr_sll
.sym 106199 soc.cpu.instr_sub
.sym 106200 soc.cpu.instr_add
.sym 106204 display.refresh_timer_state_SB_LUT4_O_I3
.sym 106205 display.refresh_timer_state_SB_LUT4_O_3_I3
.sym 106206 display.refresh_timer_state_SB_LUT4_O_2_I3
.sym 106207 display.refresh_timer_state_SB_LUT4_O_1_I3
.sym 106208 display.refresh_timer_state_SB_LUT4_O_I3
.sym 106210 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 106211 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 106212 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 106213 display.refresh_timer_state[20]
.sym 106214 display.refresh_timer_state[21]
.sym 106215 display.refresh_timer_state[22]
.sym 106216 display.refresh_timer_state[23]
.sym 106217 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 106218 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 106219 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 106220 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 106221 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 106222 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 106223 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 106224 soc.cpu.instr_slli_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 106227 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 106228 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 106231 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 106232 soc.cpu.instr_slli_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 106233 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 106234 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 106235 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 106236 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 106237 soc.cpu.instr_ori
.sym 106238 soc.cpu.instr_xori
.sym 106239 soc.cpu.instr_addi
.sym 106240 soc.cpu.instr_beq
.sym 106256 display.refresh_timer_state[0]
.sym 106307 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 106308 soc.cpu.cpu_state[4]
.sym 106309 soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 106310 soc.cpu.reg_sh[1]
.sym 106311 soc.cpu.cpu_state[4]
.sym 106312 soc.cpu.reg_sh[0]
.sym 106330 soc.cpu.reg_sh[0]
.sym 106331 soc.cpu.reg_sh_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 106332 soc.cpu.cpu_state[4]
.sym 106337 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 106338 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_24_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 106339 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 106340 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 106342 soc.cpu.cpuregs_raddr2[0]
.sym 106343 soc.cpu.reg_op2_SB_DFFE_Q_31_D_SB_LUT4_O_I2[1]
.sym 106344 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O[2]
.sym 106345 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_20_O_SB_LUT4_I0_O[0]
.sym 106346 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_20_O_SB_LUT4_I0_O[1]
.sym 106347 soc.cpu.cpu_state[4]
.sym 106348 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_20_O_SB_LUT4_I0_O[3]
.sym 106349 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 106350 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_21_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 106351 soc.cpu.cpu_state[4]
.sym 106352 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_29_O_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 106357 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_21_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 106358 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_23_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 106359 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 106360 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 106361 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 106362 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 106363 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 106364 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 106365 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 106366 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 106367 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 106368 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_20_O_SB_LUT4_I0_O[1]
.sym 106369 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 106370 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_22_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 106371 soc.cpu.cpu_state[4]
.sym 106372 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_30_O_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 106373 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_21_O_SB_LUT4_I0_O[0]
.sym 106374 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_21_O_SB_LUT4_I0_O[1]
.sym 106375 soc.cpu.cpu_state[4]
.sym 106376 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_21_O_SB_LUT4_I0_O[3]
.sym 106377 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 106378 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_21_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 106379 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 106380 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_21_O_SB_LUT4_I0_O[1]
.sym 106383 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_30_O_SB_LUT4_I1_O[0]
.sym 106384 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_30_O_SB_LUT4_I1_O[1]
.sym 106387 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_29_O_SB_LUT4_I1_O[0]
.sym 106388 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_29_O_SB_LUT4_I1_O[1]
.sym 106389 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 106390 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_25_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 106391 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 106392 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 106393 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_26_O_SB_LUT4_I0_O[0]
.sym 106394 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_26_O_SB_LUT4_I0_O[1]
.sym 106395 soc.cpu.cpu_state[4]
.sym 106396 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_26_O_SB_LUT4_I0_O[3]
.sym 106397 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 106398 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 106399 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 106400 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_26_O_SB_LUT4_I0_O[1]
.sym 106401 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_22_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 106402 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_24_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 106403 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 106404 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 106407 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_24_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 106408 soc.cpu.mem_la_wdata[3]
.sym 106409 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 106410 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 106411 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 106412 soc.cpu.cpu_state[4]
.sym 106413 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 106414 soc.cpu.alu_out_SB_LUT4_O_28_I2[1]
.sym 106415 soc.cpu.alu_out_SB_LUT4_O_28_I2[2]
.sym 106416 soc.cpu.alu_out_SB_LUT4_O_28_I2[3]
.sym 106417 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_25_O[0]
.sym 106418 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_25_O[1]
.sym 106419 soc.cpu.cpu_state[4]
.sym 106420 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 106421 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 106422 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 106423 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_24_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 106424 soc.cpu.mem_la_wdata[3]
.sym 106425 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 106426 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 106427 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_23_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 106428 soc.cpu.mem_la_wdata[4]
.sym 106429 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 106430 soc.cpu.latched_compr_SB_LUT4_I1_1_I3[0]
.sym 106431 soc.cpu.cpuregs_rs1[0]
.sym 106432 soc.cpu.is_lui_auipc_jal
.sym 106433 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 106434 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 106435 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 106436 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 106438 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 106439 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 106440 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[0]
.sym 106442 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 106443 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 106444 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[0]
.sym 106445 soc.cpu.pcpi_rs2[14]
.sym 106446 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 106447 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 106448 soc.cpu.mem_la_wdata[6]
.sym 106450 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[0]
.sym 106451 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 106452 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[2]
.sym 106454 soc.cpu.mem_la_wdata[5]
.sym 106455 soc.cpu.pcpi_rs2[21]
.sym 106456 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[0]
.sym 106459 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_23_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 106460 soc.cpu.mem_la_wdata[4]
.sym 106461 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_11_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 106462 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 106463 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 106464 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 106467 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_25_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 106468 soc.cpu.mem_la_wdata[2]
.sym 106469 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 106470 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 106471 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 106472 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 106473 soc.cpu.cpuregs_rs1[1]
.sym 106479 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 106480 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 106481 soc.cpu.alu_out_SB_LUT4_O_20_I1[0]
.sym 106482 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 106483 soc.cpu.alu_out_SB_LUT4_O_20_I1[2]
.sym 106484 soc.cpu.alu_out_SB_LUT4_O_20_I1[3]
.sym 106485 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 106486 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 106487 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 106488 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[3]
.sym 106489 soc.cpu.cpuregs_rs1[0]
.sym 106493 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 106494 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 106495 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 106496 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 106497 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 106498 soc.cpu.alu_out_SB_LUT4_O_20_I1[0]
.sym 106499 soc.cpu.alu_out_SB_LUT4_O_20_I2[2]
.sym 106500 soc.cpu.alu_out_SB_LUT4_O_20_I2[3]
.sym 106501 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 106502 soc.cpu.alu_out_SB_LUT4_O_25_I1[0]
.sym 106503 soc.cpu.alu_out_SB_LUT4_O_25_I2[2]
.sym 106504 soc.cpu.alu_out_SB_LUT4_O_25_I2[3]
.sym 106507 soc.cpu.alu_out_SB_LUT4_O_30_I2[0]
.sym 106508 soc.cpu.alu_out_SB_LUT4_O_30_I2[1]
.sym 106509 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 106510 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 106511 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_21_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 106512 soc.cpu.mem_la_wdata[6]
.sym 106513 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_11_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 106514 soc.cpu.pcpi_rs2[16]
.sym 106515 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 106516 soc.cpu.pcpi_rs2[18]
.sym 106517 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 106518 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 106519 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 106520 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 106521 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 106522 soc.cpu.alu_out_SB_LUT4_O_27_I1[0]
.sym 106523 soc.cpu.alu_out_SB_LUT4_O_27_I2[2]
.sym 106524 soc.cpu.alu_out_SB_LUT4_O_27_I2[3]
.sym 106525 soc.cpu.alu_out_SB_LUT4_O_28_I2[1]
.sym 106526 soc.cpu.alu_out_SB_LUT4_O_3_I1[1]
.sym 106527 soc.cpu.alu_out_SB_LUT4_O_3_I1[2]
.sym 106528 soc.cpu.alu_out_SB_LUT4_O_3_I1[3]
.sym 106529 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 106530 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 106531 soc.cpu.cpuregs_rs1[2]
.sym 106532 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 106533 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 106534 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 106535 soc.cpu.instr_sub
.sym 106536 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 106537 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 106538 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 106539 soc.cpu.cpuregs_rs1[0]
.sym 106540 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 106542 soc.cpu.timer[1]
.sym 106543 $PACKER_VCC_NET
.sym 106544 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 106545 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 106546 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 106547 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[3]
.sym 106548 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 106549 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 106550 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 106551 soc.cpu.instr_sub
.sym 106552 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 106553 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 106554 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 106555 soc.cpu.cpuregs_rs1[1]
.sym 106556 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 106557 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 106558 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[3]
.sym 106559 soc.cpu.cpuregs_rs1[3]
.sym 106560 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 106561 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 106562 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[5]
.sym 106563 soc.cpu.cpuregs_rs1[5]
.sym 106564 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 106565 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 106566 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 106567 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 106568 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 106569 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 106570 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[10]
.sym 106571 soc.cpu.cpuregs_rs1[10]
.sym 106572 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 106573 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 106574 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[7]
.sym 106575 soc.cpu.cpuregs_rs1[7]
.sym 106576 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 106577 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 106578 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[8]
.sym 106579 soc.cpu.cpuregs_rs1[8]
.sym 106580 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 106581 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[8]
.sym 106582 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[9]
.sym 106583 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[10]
.sym 106584 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[11]
.sym 106585 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 106586 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[6]
.sym 106587 soc.cpu.cpuregs_rs1[6]
.sym 106588 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 106589 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[4]
.sym 106590 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[5]
.sym 106591 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[6]
.sym 106592 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[7]
.sym 106594 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 106598 soc.cpu.timer[1]
.sym 106599 $PACKER_VCC_NET
.sym 106602 soc.cpu.timer[2]
.sym 106603 $PACKER_VCC_NET
.sym 106604 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 106606 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 106607 $PACKER_VCC_NET
.sym 106608 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 106610 soc.cpu.timer[4]
.sym 106611 $PACKER_VCC_NET
.sym 106612 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 106614 soc.cpu.timer[5]
.sym 106615 $PACKER_VCC_NET
.sym 106616 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 106618 soc.cpu.timer[6]
.sym 106619 $PACKER_VCC_NET
.sym 106620 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 106622 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 106623 $PACKER_VCC_NET
.sym 106624 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 106626 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[0]
.sym 106627 $PACKER_VCC_NET
.sym 106628 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 106630 soc.cpu.timer[9]
.sym 106631 $PACKER_VCC_NET
.sym 106632 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[9]
.sym 106634 soc.cpu.timer[10]
.sym 106635 $PACKER_VCC_NET
.sym 106636 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[10]
.sym 106638 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[1]
.sym 106639 $PACKER_VCC_NET
.sym 106640 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[11]
.sym 106642 soc.cpu.timer[12]
.sym 106643 $PACKER_VCC_NET
.sym 106644 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[12]
.sym 106646 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 106647 $PACKER_VCC_NET
.sym 106648 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[13]
.sym 106650 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 106651 $PACKER_VCC_NET
.sym 106652 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[14]
.sym 106654 soc.cpu.timer[15]
.sym 106655 $PACKER_VCC_NET
.sym 106656 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[15]
.sym 106658 soc.cpu.timer[16]
.sym 106659 $PACKER_VCC_NET
.sym 106660 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[16]
.sym 106662 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 106663 $PACKER_VCC_NET
.sym 106664 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[17]
.sym 106666 soc.cpu.timer[18]
.sym 106667 $PACKER_VCC_NET
.sym 106668 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[18]
.sym 106670 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 106671 $PACKER_VCC_NET
.sym 106672 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[19]
.sym 106674 soc.cpu.timer[20]
.sym 106675 $PACKER_VCC_NET
.sym 106676 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[20]
.sym 106678 soc.cpu.timer[21]
.sym 106679 $PACKER_VCC_NET
.sym 106680 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[21]
.sym 106682 soc.cpu.timer[22]
.sym 106683 $PACKER_VCC_NET
.sym 106684 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[22]
.sym 106686 soc.cpu.timer[23]
.sym 106687 $PACKER_VCC_NET
.sym 106688 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[23]
.sym 106690 soc.cpu.timer[24]
.sym 106691 $PACKER_VCC_NET
.sym 106692 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[24]
.sym 106694 soc.cpu.timer[25]
.sym 106695 $PACKER_VCC_NET
.sym 106696 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[25]
.sym 106698 soc.cpu.timer[26]
.sym 106699 $PACKER_VCC_NET
.sym 106700 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[26]
.sym 106702 soc.cpu.timer[27]
.sym 106703 $PACKER_VCC_NET
.sym 106704 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[27]
.sym 106706 soc.cpu.timer[28]
.sym 106707 $PACKER_VCC_NET
.sym 106708 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[28]
.sym 106710 soc.cpu.timer[29]
.sym 106711 $PACKER_VCC_NET
.sym 106712 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[29]
.sym 106714 soc.cpu.timer[30]
.sym 106715 $PACKER_VCC_NET
.sym 106716 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[30]
.sym 106718 soc.cpu.timer[31]
.sym 106719 $PACKER_VCC_NET
.sym 106720 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[31]
.sym 106721 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 106722 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 106723 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 106724 soc.cpu.pcpi_rs2[14]
.sym 106725 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 106726 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[13]
.sym 106727 soc.cpu.cpuregs_rs1[13]
.sym 106728 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 106729 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O[0]
.sym 106730 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O[1]
.sym 106731 soc.cpu.cpu_state[4]
.sym 106732 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 106733 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_18_O[0]
.sym 106734 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_18_O[1]
.sym 106735 soc.cpu.cpu_state[4]
.sym 106736 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 106737 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 106738 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[15]
.sym 106739 soc.cpu.cpuregs_rs1[15]
.sym 106740 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 106741 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 106742 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[12]
.sym 106743 soc.cpu.cpuregs_rs1[12]
.sym 106744 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 106747 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 106748 soc.cpu.pcpi_rs2[14]
.sym 106749 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_19_O[0]
.sym 106750 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_19_O[1]
.sym 106751 soc.cpu.cpu_state[4]
.sym 106752 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 106753 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0]
.sym 106754 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[1]
.sym 106755 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.sym 106756 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 106757 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 106758 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[25]
.sym 106759 soc.cpu.cpuregs_rs1[25]
.sym 106760 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 106761 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[28]
.sym 106762 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[29]
.sym 106763 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[30]
.sym 106764 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[31]
.sym 106765 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[24]
.sym 106766 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[25]
.sym 106767 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[26]
.sym 106768 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[27]
.sym 106769 soc.cpu.alu_out_SB_LUT4_O_10_I2[1]
.sym 106770 soc.cpu.alu_out_SB_LUT4_O_21_I1[1]
.sym 106771 soc.cpu.alu_out_SB_LUT4_O_11_I2[1]
.sym 106772 soc.cpu.alu_out_SB_LUT4_O_17_I2[1]
.sym 106773 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 106774 soc.cpu.reg_pc[15]
.sym 106775 soc.cpu.cpuregs_rs1[15]
.sym 106776 soc.cpu.is_lui_auipc_jal
.sym 106777 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[20]
.sym 106778 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[21]
.sym 106779 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[22]
.sym 106780 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[23]
.sym 106781 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 106782 soc.cpu.reg_pc[13]
.sym 106783 soc.cpu.cpuregs_rs1[13]
.sym 106784 soc.cpu.is_lui_auipc_jal
.sym 106785 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[16]
.sym 106786 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[17]
.sym 106787 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[18]
.sym 106788 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[19]
.sym 106791 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 106792 soc.cpu.pcpi_rs2[20]
.sym 106795 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_7_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 106796 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[1]
.sym 106797 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O[0]
.sym 106798 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O[1]
.sym 106799 soc.cpu.cpu_state[4]
.sym 106800 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 106801 soc.cpu.cpu_state[3]
.sym 106802 soc.cpu.decoder_trigger
.sym 106803 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 106804 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 106805 soc.cpu.compressed_instr
.sym 106815 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 106816 soc.cpu.pcpi_rs2[21]
.sym 106817 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 106818 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[19]
.sym 106819 soc.cpu.cpuregs_rs1[19]
.sym 106820 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 106821 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_12_O[0]
.sym 106822 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_12_O[1]
.sym 106823 soc.cpu.cpu_state[4]
.sym 106824 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 106825 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 106826 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[26]
.sym 106827 soc.cpu.cpuregs_rs1[26]
.sym 106828 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 106829 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 106830 soc.cpu.reg_pc[19]
.sym 106831 soc.cpu.cpuregs_rs1[19]
.sym 106832 soc.cpu.is_lui_auipc_jal
.sym 106833 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 106834 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[17]
.sym 106835 soc.cpu.cpuregs_rs1[17]
.sym 106836 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 106837 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 106838 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[21]
.sym 106839 soc.cpu.cpuregs_rs1[21]
.sym 106840 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 106841 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 106842 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[16]
.sym 106843 soc.cpu.cpuregs_rs1[16]
.sym 106844 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 106845 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 106846 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[27]
.sym 106847 soc.cpu.cpuregs_rs1[27]
.sym 106848 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 106849 soc.cpu.do_waitirq_SB_DFFSR_Q_R[0]
.sym 106850 soc.cpu.cpu_state[1]
.sym 106851 soc.cpu.do_waitirq_SB_DFFSR_Q_R[2]
.sym 106852 soc.cpu.do_waitirq_SB_DFFSR_Q_R[3]
.sym 106855 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 106856 soc.cpu.instr_sw_SB_LUT4_I0_O[2]
.sym 106859 soc.cpu.cpuregs.wen_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 106860 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[2]
.sym 106863 UART_RX_SB_LUT4_I1_O[2]
.sym 106864 soc.cpu.cpu_state[1]
.sym 106869 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 106873 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 106874 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 106875 soc.cpu.decoder_trigger
.sym 106876 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 106879 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 106880 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 106883 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 106884 soc.cpu.decoder_trigger
.sym 106885 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 106886 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 106887 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 106888 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[3]
.sym 106889 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 106890 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 106891 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 106892 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 106893 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[1]
.sym 106894 soc.cpu.do_waitirq_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 106895 soc.cpu.do_waitirq_SB_LUT4_I1_I3_SB_LUT4_O_I2[2]
.sym 106896 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 106898 soc.cpu.do_waitirq
.sym 106899 soc.cpu.decoder_trigger
.sym 106900 soc.cpu.do_waitirq_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 106902 soc.cpu.do_waitirq
.sym 106903 soc.cpu.decoder_trigger
.sym 106904 soc.cpu.do_waitirq_SB_LUT4_I1_I3[2]
.sym 106905 soc.cpu.do_waitirq_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 106906 soc.cpu.decoder_trigger
.sym 106907 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 106908 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 106911 soc.cpu.instr_jalr
.sym 106912 soc.cpu.instr_retirq
.sym 106913 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 106914 soc.cpu.reg_pc[21]
.sym 106915 soc.cpu.cpuregs_rs1[21]
.sym 106916 soc.cpu.is_lui_auipc_jal
.sym 106917 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 106918 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 106919 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 106920 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 106922 soc.cpu.decoded_imm[17]
.sym 106923 soc.cpu.reg_op2_SB_DFFE_Q_14_D_SB_LUT4_O_I2[1]
.sym 106924 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 106925 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 106926 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 106927 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 106928 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O_SB_LUT4_I0_O[1]
.sym 106929 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O[0]
.sym 106930 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O[1]
.sym 106931 soc.cpu.cpu_state[4]
.sym 106932 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 106933 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 106934 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 106935 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 106936 soc.cpu.pcpi_rs2[18]
.sym 106938 soc.cpu.decoded_imm[23]
.sym 106939 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I3_O[1]
.sym 106940 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 106945 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_9_O_SB_LUT4_I0_O[0]
.sym 106946 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_9_O_SB_LUT4_I0_O[1]
.sym 106947 soc.cpu.cpu_state[4]
.sym 106948 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_9_O_SB_LUT4_I0_O[3]
.sym 106949 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 106950 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 106951 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 106952 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 106957 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_11_O_SB_LUT4_I0_O[0]
.sym 106958 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_11_O_SB_LUT4_I0_O[1]
.sym 106959 soc.cpu.cpu_state[4]
.sym 106960 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_11_O_SB_LUT4_I0_O[3]
.sym 106961 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O_SB_LUT4_I0_O[0]
.sym 106962 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O_SB_LUT4_I0_O[1]
.sym 106963 soc.cpu.cpu_state[4]
.sym 106964 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O_SB_LUT4_I0_O[3]
.sym 106965 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_9_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 106966 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 106967 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 106968 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_9_O_SB_LUT4_I0_O[1]
.sym 106969 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 106970 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 106971 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 106972 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 106973 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 106974 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_11_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 106975 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 106976 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_11_O_SB_LUT4_I0_O[1]
.sym 106981 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_7_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 106982 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 106983 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 106984 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_7_O_SB_LUT4_I0_O[1]
.sym 106985 soc.cpu.alu_out_SB_LUT4_O_26_I1[1]
.sym 106986 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 106987 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 106988 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O[1]
.sym 106989 soc.cpu.alu_out_SB_LUT4_O_26_I1[1]
.sym 106990 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 106991 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 106992 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 106993 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_7_O_SB_LUT4_I0_O[0]
.sym 106994 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_7_O_SB_LUT4_I0_O[1]
.sym 106995 soc.cpu.cpu_state[4]
.sym 106996 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_7_O_SB_LUT4_I0_O[3]
.sym 106997 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O[0]
.sym 106998 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O[1]
.sym 106999 soc.cpu.cpu_state[4]
.sym 107000 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O[3]
.sym 107001 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 107002 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 107003 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 107004 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 107005 soc.cpu.cpu_state[4]
.sym 107006 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_2_O[1]
.sym 107007 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_2_O[2]
.sym 107008 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 107009 soc.cpu.alu_out_SB_LUT4_O_25_I1[1]
.sym 107010 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 107011 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 107012 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_4_O_SB_LUT4_I0_O[1]
.sym 107013 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_4_O_SB_LUT4_I0_O[0]
.sym 107014 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_4_O_SB_LUT4_I0_O[1]
.sym 107015 soc.cpu.cpu_state[4]
.sym 107016 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_4_O_SB_LUT4_I0_O[3]
.sym 107017 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 107018 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 107019 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 107020 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 107021 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_5_O_SB_LUT4_I0_O[0]
.sym 107022 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_5_O_SB_LUT4_I0_O[1]
.sym 107023 soc.cpu.cpu_state[4]
.sym 107024 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_5_O_SB_LUT4_I0_O[3]
.sym 107026 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_1_O_SB_LUT4_I1_O[0]
.sym 107027 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 107028 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_1_O_SB_LUT4_I1_O[2]
.sym 107029 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_3_O_SB_LUT4_I1_O[0]
.sym 107030 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_3_O_SB_LUT4_I1_O[1]
.sym 107031 soc.cpu.cpu_state[4]
.sym 107032 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_3_O_SB_LUT4_I1_O[3]
.sym 107033 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_8_O_SB_LUT4_I0_O[0]
.sym 107034 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_8_O_SB_LUT4_I0_O[1]
.sym 107035 soc.cpu.cpu_state[4]
.sym 107036 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_8_O_SB_LUT4_I0_O[3]
.sym 107037 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 107038 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 107039 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 107040 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_8_O_SB_LUT4_I0_O[1]
.sym 107045 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 107046 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 107047 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 107048 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_5_O_SB_LUT4_I0_O[1]
.sym 107050 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 107051 soc.cpu.cpu_state[1]
.sym 107052 UART_RX_SB_LUT4_I1_O[2]
.sym 107055 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 107056 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 107057 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 107058 soc.cpu.alu_out_SB_LUT4_O_26_I1[1]
.sym 107059 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 107060 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 107061 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 107062 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 107063 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 107064 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 107065 soc.cpu.irq_delay_SB_LUT4_I2_O[2]
.sym 107069 soc.cpu.alu_out_SB_LUT4_O_25_I1[1]
.sym 107070 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 107071 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 107072 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 107075 soc.cpu.alu_out_SB_LUT4_O_4_I2[0]
.sym 107076 soc.cpu.alu_out_SB_LUT4_O_4_I2[1]
.sym 107077 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 107078 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 107079 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 107080 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[3]
.sym 107082 soc.cpu.instr_blt
.sym 107083 soc.cpu.instr_slti
.sym 107084 soc.cpu.instr_slt
.sym 107085 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 107086 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 107087 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 107088 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 107089 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D[0]
.sym 107094 soc.cpu.instr_bltu
.sym 107095 soc.cpu.instr_sltiu
.sym 107096 soc.cpu.instr_sltu
.sym 107097 soc.cpu.instr_slti
.sym 107098 soc.cpu.instr_slt
.sym 107099 soc.cpu.instr_sltiu
.sym 107100 soc.cpu.instr_sltu
.sym 107103 soc.cpu.is_lui_auipc_jal
.sym 107104 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 107105 soc.cpu.instr_and
.sym 107106 soc.cpu.instr_or
.sym 107107 soc.cpu.instr_sra
.sym 107108 soc.cpu.instr_srl
.sym 107109 soc.cpu.instr_sra
.sym 107110 soc.cpu.instr_srl
.sym 107111 soc.cpu.instr_srai
.sym 107112 soc.cpu.instr_srli
.sym 107115 soc.cpu.is_sll_srl_sra_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 107116 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 107117 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 107118 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 107119 soc.cpu.instr_slli_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 107120 soc.cpu.instr_jalr
.sym 107123 soc.cpu.is_sll_srl_sra_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 107124 soc.cpu.instr_slli_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 107127 soc.cpu.instr_slli_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 107128 soc.cpu.instr_slli_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 107130 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 107131 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 107132 soc.cpu.instr_slli_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 107134 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 107135 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 107136 soc.cpu.instr_slli_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 107137 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 107138 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 107139 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 107140 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 107143 soc.cpu.instr_or
.sym 107144 soc.cpu.instr_ori
.sym 107146 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 107147 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 107148 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 107151 soc.cpu.instr_slli_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 107152 soc.cpu.is_sll_srl_sra_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 107153 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 107154 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 107155 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 107156 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 107159 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 107160 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 107161 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 107162 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 107163 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 107164 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 107165 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 107166 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 107167 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 107168 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 107170 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 107171 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 107172 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 107174 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 107175 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 107176 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 107178 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 107179 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 107180 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 107181 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 107182 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 107183 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 107184 soc.cpu.instr_slli_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 107187 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 107188 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 107189 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 107190 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 107191 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 107192 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 107193 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 107194 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 107195 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 107196 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 107197 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 107198 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 107199 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 107200 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 107298 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[0]
.sym 107299 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 107300 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[2]
.sym 107302 soc.cpu.cpuregs_raddr2[4]
.sym 107303 soc.cpu.cpuregs.regs.0.0.0_RDATA_11_SB_LUT4_I0_O[1]
.sym 107304 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O[2]
.sym 107306 soc.cpu.cpuregs_raddr2[1]
.sym 107307 soc.cpu.cpuregs.regs.0.0.0_RDATA_14_SB_LUT4_I0_O[1]
.sym 107308 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O[2]
.sym 107309 soc.cpu.pcpi_rs2[10]
.sym 107310 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 107311 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 107312 soc.cpu.mem_la_wdata[2]
.sym 107314 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 107315 soc.cpu.pcpi_rs2[10]
.sym 107316 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[2]
.sym 107318 soc.cpu.cpuregs_raddr2[3]
.sym 107319 soc.cpu.reg_op2_SB_DFFE_Q_28_D_SB_LUT4_O_I2[1]
.sym 107320 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O[2]
.sym 107322 soc.cpu.cpuregs_raddr2[2]
.sym 107323 soc.cpu.reg_op2_SB_DFFE_Q_29_D_SB_LUT4_O_I2[1]
.sym 107324 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O[2]
.sym 107326 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[0]
.sym 107327 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[1]
.sym 107328 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[2]
.sym 107330 soc.cpu.decoded_imm[3]
.sym 107331 soc.cpu.reg_op2_SB_DFFE_Q_28_D_SB_LUT4_O_I2[1]
.sym 107332 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 107333 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_26_O[0]
.sym 107334 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_26_O[1]
.sym 107335 soc.cpu.cpu_state[4]
.sym 107336 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 107338 soc.cpu.decoded_imm[2]
.sym 107339 soc.cpu.reg_op2_SB_DFFE_Q_29_D_SB_LUT4_O_I2[1]
.sym 107340 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 107341 soc.cpu.cpu_state[4]
.sym 107342 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_29_O[1]
.sym 107343 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_29_O[2]
.sym 107344 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 107345 soc.cpu.cpuregs.regs.0.0.0_RDATA_15[0]
.sym 107346 soc.cpu.cpuregs.regs.0.0.0_RDATA_15[1]
.sym 107347 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 107348 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 107349 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 107350 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 107351 soc.cpu.alu_out_SB_LUT4_O_20_I1[2]
.sym 107352 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[3]
.sym 107353 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 107354 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 107355 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 107356 soc.cpu.alu_out_SB_LUT4_O_20_I1[2]
.sym 107357 soc.cpu.cpuregs.regs.0.0.0_RDATA_12[0]
.sym 107358 soc.cpu.cpuregs.regs.0.0.0_RDATA_12[1]
.sym 107359 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 107360 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 107361 soc.cpu.cpuregs.regs.0.0.0_RDATA_11[0]
.sym 107362 soc.cpu.cpuregs.regs.0.0.0_RDATA_11[1]
.sym 107363 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 107364 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 107366 soc.cpu.decoded_imm[4]
.sym 107367 soc.cpu.cpuregs.regs.0.0.0_RDATA_11_SB_LUT4_I0_O[1]
.sym 107368 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 107369 soc.cpu.cpu_state[4]
.sym 107370 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_28_O[1]
.sym 107371 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_28_O[2]
.sym 107372 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 107373 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 107374 soc.cpu.reg_pc[3]
.sym 107375 soc.cpu.cpuregs_rs1[3]
.sym 107376 soc.cpu.is_lui_auipc_jal
.sym 107378 soc.cpu.count_instr[11]
.sym 107379 soc.cpu.instr_rdinstr
.sym 107380 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 107381 soc.cpu.cpu_state[4]
.sym 107382 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_30_O[1]
.sym 107383 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_30_O[2]
.sym 107384 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 107385 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 107386 soc.cpu.reg_pc[2]
.sym 107387 soc.cpu.cpuregs_rs1[2]
.sym 107388 soc.cpu.is_lui_auipc_jal
.sym 107389 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_21_O[0]
.sym 107390 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_21_O[1]
.sym 107391 soc.cpu.cpu_state[4]
.sym 107392 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 107393 soc.cpu.cpuregs.regs.0.0.1_RDATA_13[0]
.sym 107394 soc.cpu.cpuregs.regs.0.0.0_RDATA_13[1]
.sym 107395 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 107396 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 107397 soc.cpu.cpuregs.regs.0.0.1_RDATA_15[0]
.sym 107398 soc.cpu.cpuregs.regs.0.0.0_RDATA_15[1]
.sym 107399 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 107400 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 107401 soc.cpu.cpuregs.regs.0.0.1_RDATA_12[0]
.sym 107402 soc.cpu.cpuregs.regs.0.0.0_RDATA_12[1]
.sym 107403 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 107404 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 107406 soc.cpu.decoded_imm[1]
.sym 107407 soc.cpu.cpuregs.regs.0.0.0_RDATA_14_SB_LUT4_I0_O[1]
.sym 107408 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 107409 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 107410 soc.cpu.reg_pc[6]
.sym 107411 soc.cpu.cpuregs_rs1[6]
.sym 107412 soc.cpu.is_lui_auipc_jal
.sym 107413 soc.cpu.cpuregs.regs.0.0.0_RDATA_14[0]
.sym 107414 soc.cpu.cpuregs.regs.0.0.0_RDATA_14[1]
.sym 107415 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 107416 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 107417 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 107418 soc.cpu.reg_pc[1]
.sym 107419 soc.cpu.cpuregs_rs1[1]
.sym 107420 soc.cpu.is_lui_auipc_jal
.sym 107421 soc.cpu.count_cycle[43]
.sym 107422 soc.cpu.instr_rdcycleh
.sym 107423 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[0]
.sym 107424 soc.cpu.count_instr[43]
.sym 107425 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_27_O[0]
.sym 107426 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_27_O[1]
.sym 107427 soc.cpu.cpu_state[4]
.sym 107428 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 107429 soc.cpu.cpuregs_wrdata[4]
.sym 107433 soc.cpu.cpuregs_wrdata[0]
.sym 107437 soc.cpu.cpuregs.regs.0.0.1_RDATA_11[0]
.sym 107438 soc.cpu.cpuregs.regs.0.0.0_RDATA_11[1]
.sym 107439 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 107440 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 107441 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 107442 soc.cpu.reg_pc[5]
.sym 107443 soc.cpu.cpuregs_rs1[5]
.sym 107444 soc.cpu.is_lui_auipc_jal
.sym 107446 soc.cpu.cpu_state[2]
.sym 107447 soc.cpu.instr_maskirq
.sym 107448 UART_RX_SB_LUT4_I1_O[2]
.sym 107449 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 107450 soc.cpu.reg_pc[4]
.sym 107451 soc.cpu.cpuregs_rs1[4]
.sym 107452 soc.cpu.is_lui_auipc_jal
.sym 107453 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 107454 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 107455 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_25_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 107456 soc.cpu.mem_la_wdata[2]
.sym 107457 soc.cpu.count_instr[14]
.sym 107458 soc.cpu.instr_rdinstr
.sym 107459 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[0]
.sym 107460 soc.cpu.count_instr[46]
.sym 107461 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_24_O[0]
.sym 107462 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_24_O[1]
.sym 107463 soc.cpu.cpu_state[4]
.sym 107464 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 107466 soc.cpu.count_cycle[46]
.sym 107467 soc.cpu.instr_rdcycleh
.sym 107468 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 107469 soc.cpu.count_cycle[37]
.sym 107470 soc.cpu.instr_rdcycleh
.sym 107471 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[0]
.sym 107472 soc.cpu.count_instr[37]
.sym 107473 soc.cpu.count_cycle[36]
.sym 107474 soc.cpu.instr_rdcycleh
.sym 107475 soc.cpu.instr_rdinstr
.sym 107476 soc.cpu.count_instr[4]
.sym 107477 soc.cpu.instr_maskirq
.sym 107478 soc.cpu.irq_mask[0]
.sym 107479 soc.cpu.instr_timer
.sym 107480 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 107481 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[0]
.sym 107482 soc.cpu.count_instr[36]
.sym 107483 soc.cpu.instr_rdinstr_SB_LUT4_I2_O[2]
.sym 107484 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[3]
.sym 107485 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 107486 soc.cpu.count_cycle[14]
.sym 107487 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 107488 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[3]
.sym 107489 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_20_O[0]
.sym 107490 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_20_O[1]
.sym 107491 soc.cpu.cpu_state[4]
.sym 107492 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 107495 soc.cpu.alu_out_SB_LUT4_O_22_I2[0]
.sym 107496 soc.cpu.alu_out_SB_LUT4_O_22_I2[1]
.sym 107497 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 107498 soc.cpu.alu_out_SB_LUT4_O_29_I2[1]
.sym 107499 soc.cpu.alu_out_SB_LUT4_O_29_I2[2]
.sym 107500 soc.cpu.alu_out_SB_LUT4_O_29_I2[3]
.sym 107501 soc.cpu.instr_maskirq
.sym 107502 soc.cpu.irq_mask[2]
.sym 107503 soc.cpu.instr_timer
.sym 107504 soc.cpu.timer[2]
.sym 107505 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 107506 soc.cpu.reg_pc[7]
.sym 107507 soc.cpu.cpuregs_rs1[7]
.sym 107508 soc.cpu.is_lui_auipc_jal
.sym 107509 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 107510 soc.cpu.reg_pc[10]
.sym 107511 soc.cpu.cpuregs_rs1[10]
.sym 107512 soc.cpu.is_lui_auipc_jal
.sym 107515 soc.cpu.cpu_state[2]
.sym 107516 soc.cpu.instr_timer
.sym 107517 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_23_O[0]
.sym 107518 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_23_O[1]
.sym 107519 soc.cpu.cpu_state[4]
.sym 107520 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 107522 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 107523 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 107524 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 107526 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[0]
.sym 107527 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[1]
.sym 107528 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[2]
.sym 107529 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 107530 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 107531 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 107532 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 107533 soc.cpu.timer[1]
.sym 107534 soc.cpu.timer[2]
.sym 107535 soc.cpu.timer[9]
.sym 107536 soc.cpu.timer[10]
.sym 107537 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 107538 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[4]
.sym 107539 soc.cpu.cpuregs_rs1[4]
.sym 107540 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 107541 soc.cpu.timer[4]
.sym 107542 soc.cpu.timer[5]
.sym 107543 soc.cpu.timer[6]
.sym 107544 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 107545 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 107546 soc.cpu.reg_pc[8]
.sym 107547 soc.cpu.cpuregs_rs1[8]
.sym 107548 soc.cpu.is_lui_auipc_jal
.sym 107549 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 107550 soc.cpu.reg_pc[11]
.sym 107551 soc.cpu.cpuregs_rs1[11]
.sym 107552 soc.cpu.is_lui_auipc_jal
.sym 107553 soc.cpu.latched_compr_SB_LUT4_I1_1_I3[0]
.sym 107554 soc.cpu.latched_compr_SB_LUT4_I1_1_O[1]
.sym 107555 soc.cpu.latched_compr_SB_LUT4_I1_1_O[2]
.sym 107556 soc.cpu.latched_compr_SB_LUT4_I1_1_O[3]
.sym 107557 soc.cpu.latched_compr_SB_LUT4_I1_1_I3[0]
.sym 107558 soc.cpu.latched_compr
.sym 107559 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 107560 soc.cpu.latched_compr_SB_LUT4_I1_1_I3[3]
.sym 107561 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 107562 soc.cpu.reg_pc[9]
.sym 107563 soc.cpu.cpuregs_rs1[9]
.sym 107564 soc.cpu.is_lui_auipc_jal
.sym 107565 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 107566 soc.cpu.alu_out_SB_LUT4_O_23_I2[1]
.sym 107567 soc.cpu.alu_out_SB_LUT4_O_23_I2[2]
.sym 107568 soc.cpu.alu_out_SB_LUT4_O_23_I2[3]
.sym 107570 soc.cpu.irq_mask[0]
.sym 107571 soc.cpu.irq_pending[0]
.sym 107572 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 107573 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 107574 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 107575 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_19_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 107576 soc.cpu.pcpi_rs2[8]
.sym 107577 soc.cpu.alu_out_q[0]
.sym 107578 soc.cpu.latched_store_SB_LUT4_I3_O[1]
.sym 107579 soc.cpu.latched_stalu
.sym 107580 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 107581 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_22_O[0]
.sym 107582 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_22_O[1]
.sym 107583 soc.cpu.cpu_state[4]
.sym 107584 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 107585 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 107586 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[11]
.sym 107587 soc.cpu.cpuregs_rs1[11]
.sym 107588 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 107589 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 107590 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[9]
.sym 107591 soc.cpu.cpuregs_rs1[9]
.sym 107592 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 107593 soc.cpu.instr_retirq
.sym 107594 soc.cpu.cpuregs_rs1[14]
.sym 107595 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 107596 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 107597 soc.cpu.timer[12]
.sym 107598 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 107599 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 107600 soc.cpu.timer[15]
.sym 107601 soc.cpu.instr_timer
.sym 107602 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 107603 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 107604 soc.cpu.cpu_state[2]
.sym 107607 soc.cpu.instr_maskirq
.sym 107608 soc.cpu.irq_mask[14]
.sym 107609 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 107610 soc.cpu.instr_timer_SB_LUT4_I3_O[1]
.sym 107611 soc.cpu.cpuregs_rs1[14]
.sym 107612 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 107613 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[12]
.sym 107614 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[13]
.sym 107615 soc.cpu.instr_timer_SB_LUT4_I3_O[1]
.sym 107616 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[15]
.sym 107617 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 107618 soc.cpu.reg_pc[14]
.sym 107619 soc.cpu.cpuregs_rs1[14]
.sym 107620 soc.cpu.is_lui_auipc_jal
.sym 107621 soc.cpu.cpuregs.regs.0.0.1_RDATA_6[0]
.sym 107622 soc.cpu.cpuregs.regs.0.0.0_RDATA_6[1]
.sym 107623 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 107624 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 107626 soc.cpu.decoded_imm[9]
.sym 107627 soc.cpu.cpuregs.regs.0.0.0_RDATA_6_SB_LUT4_I0_O[1]
.sym 107628 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 107629 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O[0]
.sym 107630 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O[1]
.sym 107631 soc.cpu.cpu_state[4]
.sym 107632 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 107634 soc.cpu.decoded_imm[10]
.sym 107635 soc.cpu.cpuregs.regs.0.0.0_RDATA_5_SB_LUT4_I0_O[1]
.sym 107636 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 107637 soc.cpu.cpuregs.regs.0.0.0_RDATA_6[0]
.sym 107638 soc.cpu.cpuregs.regs.0.0.0_RDATA_6[1]
.sym 107639 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 107640 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 107641 soc.cpu.cpuregs.regs.0.0.0_RDATA_9[0]
.sym 107642 soc.cpu.cpuregs.regs.0.0.0_RDATA_9[1]
.sym 107643 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 107644 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 107646 soc.cpu.decoded_imm[6]
.sym 107647 soc.cpu.cpuregs.regs.0.0.0_RDATA_9_SB_LUT4_I0_O[1]
.sym 107648 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 107650 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 107651 soc.cpu.decoded_imm[0]
.sym 107654 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 107655 soc.cpu.decoded_imm[1]
.sym 107656 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[1]
.sym 107658 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_25_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 107659 soc.cpu.decoded_imm[2]
.sym 107660 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[2]
.sym 107662 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_24_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 107663 soc.cpu.decoded_imm[3]
.sym 107664 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[3]
.sym 107666 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_23_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 107667 soc.cpu.decoded_imm[4]
.sym 107668 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[4]
.sym 107670 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_22_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 107671 soc.cpu.decoded_imm[5]
.sym 107672 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[5]
.sym 107674 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_21_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 107675 soc.cpu.decoded_imm[6]
.sym 107676 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[6]
.sym 107678 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 107679 soc.cpu.decoded_imm[7]
.sym 107680 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[7]
.sym 107682 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_19_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 107683 soc.cpu.decoded_imm[8]
.sym 107684 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[8]
.sym 107686 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 107687 soc.cpu.decoded_imm[9]
.sym 107688 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[9]
.sym 107690 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 107691 soc.cpu.decoded_imm[10]
.sym 107692 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[10]
.sym 107694 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 107695 soc.cpu.decoded_imm[11]
.sym 107696 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[11]
.sym 107698 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 107699 soc.cpu.decoded_imm[12]
.sym 107700 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[12]
.sym 107702 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 107703 soc.cpu.decoded_imm[13]
.sym 107704 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[13]
.sym 107706 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 107707 soc.cpu.decoded_imm[14]
.sym 107708 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[14]
.sym 107710 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 107711 soc.cpu.decoded_imm[15]
.sym 107712 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[15]
.sym 107714 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_11_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 107715 soc.cpu.decoded_imm[16]
.sym 107716 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[16]
.sym 107718 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 107719 soc.cpu.decoded_imm[17]
.sym 107720 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[17]
.sym 107722 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 107723 soc.cpu.decoded_imm[18]
.sym 107724 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[18]
.sym 107726 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 107727 soc.cpu.decoded_imm[19]
.sym 107728 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[19]
.sym 107730 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 107731 soc.cpu.decoded_imm[20]
.sym 107732 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[20]
.sym 107734 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 107735 soc.cpu.decoded_imm[21]
.sym 107736 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[21]
.sym 107738 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 107739 soc.cpu.decoded_imm[22]
.sym 107740 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[22]
.sym 107742 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 107743 soc.cpu.decoded_imm[23]
.sym 107744 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[23]
.sym 107746 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 107747 soc.cpu.decoded_imm[24]
.sym 107748 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[24]
.sym 107750 soc.cpu.alu_out_SB_LUT4_O_26_I1[1]
.sym 107751 soc.cpu.decoded_imm[25]
.sym 107752 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[25]
.sym 107754 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_9_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 107755 soc.cpu.decoded_imm[26]
.sym 107756 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[26]
.sym 107758 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 107759 soc.cpu.decoded_imm[27]
.sym 107760 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[27]
.sym 107762 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_7_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 107763 soc.cpu.decoded_imm[28]
.sym 107764 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[28]
.sym 107766 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 107767 soc.cpu.decoded_imm[29]
.sym 107768 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[29]
.sym 107770 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 107771 soc.cpu.decoded_imm[30]
.sym 107772 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[30]
.sym 107774 soc.cpu.alu_out_SB_LUT4_O_25_I1[1]
.sym 107775 soc.cpu.decoded_imm[31]
.sym 107776 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[31]
.sym 107777 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 107778 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 107779 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 107780 soc.cpu.pcpi_rs2[20]
.sym 107781 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 107782 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 107783 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_7_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 107784 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[1]
.sym 107785 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 107786 soc.cpu.alu_out_SB_LUT4_O_3_I1[1]
.sym 107787 soc.cpu.alu_out_SB_LUT4_O_3_I2[2]
.sym 107788 soc.cpu.alu_out_SB_LUT4_O_3_I2[3]
.sym 107789 soc.cpu.instr_and_SB_LUT4_I2_O[0]
.sym 107790 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 107791 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 107792 soc.cpu.pcpi_rs2[21]
.sym 107793 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O[0]
.sym 107794 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O[1]
.sym 107795 soc.cpu.cpu_state[4]
.sym 107796 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 107797 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 107798 soc.cpu.reg_pc[16]
.sym 107799 soc.cpu.cpuregs_rs1[16]
.sym 107800 soc.cpu.is_lui_auipc_jal
.sym 107801 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 107802 soc.cpu.alu_out_SB_LUT4_O_10_I2[1]
.sym 107803 soc.cpu.alu_out_SB_LUT4_O_10_I2[2]
.sym 107804 soc.cpu.alu_out_SB_LUT4_O_10_I2[3]
.sym 107805 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 107806 soc.cpu.alu_out_SB_LUT4_O_11_I2[1]
.sym 107807 soc.cpu.alu_out_SB_LUT4_O_11_I2[2]
.sym 107808 soc.cpu.alu_out_SB_LUT4_O_11_I2[3]
.sym 107810 soc.cpu.irq_delay_SB_LUT4_I2_O[0]
.sym 107811 soc.cpu.irq_delay_SB_LUT4_I2_O[1]
.sym 107812 soc.cpu.irq_delay_SB_LUT4_I2_O[2]
.sym 107813 soc.cpu.timer[28]
.sym 107814 soc.cpu.timer[29]
.sym 107815 soc.cpu.timer[30]
.sym 107816 soc.cpu.timer[31]
.sym 107821 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 107822 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 107823 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 107824 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 107825 soc.cpu.timer[24]
.sym 107826 soc.cpu.timer[25]
.sym 107827 soc.cpu.timer[26]
.sym 107828 soc.cpu.timer[27]
.sym 107829 soc.cpu.timer[20]
.sym 107830 soc.cpu.timer[21]
.sym 107831 soc.cpu.timer[22]
.sym 107832 soc.cpu.timer[23]
.sym 107833 soc.cpu.timer[16]
.sym 107834 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 107835 soc.cpu.timer[18]
.sym 107836 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 107837 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 107838 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 107839 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 107840 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 107841 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 107842 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[20]
.sym 107843 soc.cpu.cpuregs_rs1[20]
.sym 107844 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 107845 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 107846 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[22]
.sym 107847 soc.cpu.cpuregs_rs1[22]
.sym 107848 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 107849 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 107850 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[29]
.sym 107851 soc.cpu.cpuregs_rs1[29]
.sym 107852 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 107856 soc.cpu.cpuregs.wen
.sym 107859 soc.cpu.instr_sw_SB_LUT4_I0_O[2]
.sym 107860 soc.cpu.cpuregs.wen_SB_LUT4_O_I3[1]
.sym 107861 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_11_O[0]
.sym 107862 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_11_O[1]
.sym 107863 soc.cpu.cpu_state[4]
.sym 107864 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 107865 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 107866 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[18]
.sym 107867 soc.cpu.cpuregs_rs1[18]
.sym 107868 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 107869 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 107870 soc.cpu.reg_pc[20]
.sym 107871 soc.cpu.cpuregs_rs1[20]
.sym 107872 soc.cpu.is_lui_auipc_jal
.sym 107873 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 107874 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[30]
.sym 107875 soc.cpu.cpuregs_rs1[30]
.sym 107876 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 107877 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 107878 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[23]
.sym 107879 soc.cpu.cpuregs_rs1[23]
.sym 107880 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 107881 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 107882 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[28]
.sym 107883 soc.cpu.cpuregs_rs1[28]
.sym 107884 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 107885 soc.cpu.cpuregs.regs.1.0.0_RDATA_14[0]
.sym 107886 soc.cpu.cpuregs.regs.1.0.0_RDATA_14[1]
.sym 107887 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 107888 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 107889 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 107890 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[24]
.sym 107891 soc.cpu.cpuregs_rs1[24]
.sym 107892 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 107895 soc.cpu.mem_do_rinst
.sym 107896 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 107897 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 107898 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[31]
.sym 107899 soc.cpu.cpuregs_rs1[31]
.sym 107900 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 107901 soc.cpu.cpuregs.regs.1.0.0_RDATA_8[0]
.sym 107902 soc.cpu.cpuregs.regs.1.0.0_RDATA_8[1]
.sym 107903 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 107904 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 107905 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 107906 soc.cpu.reg_pc[24]
.sym 107907 soc.cpu.cpuregs_rs1[24]
.sym 107908 soc.cpu.is_lui_auipc_jal
.sym 107909 soc.cpu.cpuregs.regs.1.0.0_RDATA_7[0]
.sym 107910 soc.cpu.cpuregs.regs.1.0.0_RDATA_7[1]
.sym 107911 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 107912 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 107914 soc.cpu.decoded_imm[29]
.sym 107915 soc.cpu.cpuregs.regs.1.0.0_RDATA_2_SB_LUT4_I0_O[1]
.sym 107916 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 107917 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_7_O[0]
.sym 107918 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_7_O[1]
.sym 107919 soc.cpu.cpu_state[4]
.sym 107920 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 107921 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O[0]
.sym 107922 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O[1]
.sym 107923 soc.cpu.cpu_state[4]
.sym 107924 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 107926 soc.cpu.decoded_imm[24]
.sym 107927 soc.cpu.cpuregs.regs.1.0.0_RDATA_7_SB_LUT4_I0_O[1]
.sym 107928 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 107929 soc.cpu.cpuregs.regs.1.0.0_RDATA_2[0]
.sym 107930 soc.cpu.cpuregs.regs.1.0.0_RDATA_2[1]
.sym 107931 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 107932 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 107933 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_9_O[0]
.sym 107934 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_9_O[1]
.sym 107935 soc.cpu.cpu_state[4]
.sym 107936 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 107937 soc.cpu.cpuregs.regs.1.0.1_RDATA_14[0]
.sym 107938 soc.cpu.cpuregs.regs.1.0.0_RDATA_14[1]
.sym 107939 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 107940 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 107941 soc.cpu.cpuregs.regs.1.0.0_RDATA_5[0]
.sym 107942 soc.cpu.cpuregs.regs.1.0.0_RDATA_5[1]
.sym 107943 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 107944 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 107945 soc.cpu.cpuregs.regs.1.0.1_RDATA_8[0]
.sym 107946 soc.cpu.cpuregs.regs.1.0.0_RDATA_8[1]
.sym 107947 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 107948 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 107950 soc.cpu.decoded_imm[26]
.sym 107951 soc.cpu.cpuregs.regs.1.0.0_RDATA_5_SB_LUT4_I0_O[1]
.sym 107952 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 107953 soc.cpu.cpuregs.regs.1.0.1_RDATA_7[0]
.sym 107954 soc.cpu.cpuregs.regs.1.0.0_RDATA_7[1]
.sym 107955 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 107956 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 107957 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 107958 soc.cpu.reg_pc[29]
.sym 107959 soc.cpu.cpuregs_rs1[29]
.sym 107960 soc.cpu.is_lui_auipc_jal
.sym 107961 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_6_O[0]
.sym 107962 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_6_O[1]
.sym 107963 soc.cpu.cpu_state[4]
.sym 107964 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 107965 soc.cpu.cpuregs.regs.1.0.1_RDATA_2[0]
.sym 107966 soc.cpu.cpuregs.regs.1.0.0_RDATA_2[1]
.sym 107967 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 107968 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 107969 soc.cpu.cpuregs_wrdata[23]
.sym 107973 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 107974 soc.cpu.reg_pc[23]
.sym 107975 soc.cpu.cpuregs_rs1[23]
.sym 107976 soc.cpu.is_lui_auipc_jal
.sym 107977 soc.cpu.cpuregs.regs.1.0.0_RDATA_4[0]
.sym 107978 soc.cpu.cpuregs.regs.1.0.0_RDATA_4[1]
.sym 107979 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 107980 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 107981 soc.cpu.cpuregs_wrdata[27]
.sym 107985 soc.cpu.cpu_state[4]
.sym 107986 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_1_O[1]
.sym 107987 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_1_O[2]
.sym 107988 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 107989 soc.cpu.cpuregs.regs.1.0.1_RDATA_4[0]
.sym 107990 soc.cpu.cpuregs.regs.1.0.0_RDATA_4[1]
.sym 107991 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 107992 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 107993 soc.cpu.cpuregs_wrdata[24]
.sym 107997 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_8_O[0]
.sym 107998 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_8_O[1]
.sym 107999 soc.cpu.cpu_state[4]
.sym 108000 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 108001 soc.cpu.cpuregs.regs.1.0.1_RDATA_5[0]
.sym 108002 soc.cpu.cpuregs.regs.1.0.0_RDATA_5[1]
.sym 108003 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 108004 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 108005 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_5_O[0]
.sym 108006 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_5_O[1]
.sym 108007 soc.cpu.cpu_state[4]
.sym 108008 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 108011 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 108012 soc.cpu.irq_delay_SB_LUT4_I2_O[2]
.sym 108014 soc.cpu.decoded_imm[27]
.sym 108015 soc.cpu.cpuregs.regs.1.0.0_RDATA_4_SB_LUT4_I0_O[1]
.sym 108016 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 108017 soc.cpu.cpu_state[4]
.sym 108018 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_O[1]
.sym 108019 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_O[2]
.sym 108020 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 108021 soc.cpu.cpu_state[4]
.sym 108022 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_3_O[1]
.sym 108023 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_3_O[2]
.sym 108024 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 108027 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 108028 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 108029 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_4_O[0]
.sym 108030 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_4_O[1]
.sym 108031 soc.cpu.cpu_state[4]
.sym 108032 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 108033 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 108034 soc.cpu.reg_pc[25]
.sym 108035 soc.cpu.cpuregs_rs1[25]
.sym 108036 soc.cpu.is_lui_auipc_jal
.sym 108037 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 108038 soc.cpu.reg_pc[28]
.sym 108039 soc.cpu.cpuregs_rs1[28]
.sym 108040 soc.cpu.is_lui_auipc_jal
.sym 108041 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 108042 soc.cpu.reg_pc[31]
.sym 108043 soc.cpu.cpuregs_rs1[31]
.sym 108044 soc.cpu.is_lui_auipc_jal
.sym 108045 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 108046 soc.cpu.reg_pc[26]
.sym 108047 soc.cpu.cpuregs_rs1[26]
.sym 108048 soc.cpu.is_lui_auipc_jal
.sym 108049 soc.cpu.instr_maskirq
.sym 108050 soc.cpu.irq_mask[27]
.sym 108051 soc.cpu.instr_timer
.sym 108052 soc.cpu.timer[27]
.sym 108053 soc.cpu.cpuregs_rs1[27]
.sym 108057 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 108058 soc.cpu.reg_pc[27]
.sym 108059 soc.cpu.cpuregs_rs1[27]
.sym 108060 soc.cpu.is_lui_auipc_jal
.sym 108061 soc.cpu.count_cycle[27]
.sym 108062 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 108063 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 108064 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 108066 soc.cpu.count_cycle[29]
.sym 108067 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 108068 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 108069 soc.cpu.cpuregs_rs1[29]
.sym 108073 soc.cpu.cpuregs_rs1[27]
.sym 108074 soc.cpu.instr_retirq
.sym 108075 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 108076 soc.cpu.cpu_state[2]
.sym 108077 soc.cpu.instr_maskirq
.sym 108078 soc.cpu.irq_mask[29]
.sym 108079 soc.cpu.instr_timer
.sym 108080 soc.cpu.timer[29]
.sym 108087 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 108088 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[3]
.sym 108095 soc.cpu.instr_rdcycle
.sym 108096 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 108101 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 108102 soc.cpu.cpu_state[1]
.sym 108103 soc.cpu.cpu_state[3]
.sym 108104 UART_RX_SB_LUT4_I1_O[2]
.sym 108117 soc.cpu.cpu_state[3]
.sym 108226 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 108227 soc.cpu.pcpi_rs2[8]
.sym 108228 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[2]
.sym 108230 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[0]
.sym 108231 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 108232 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[2]
.sym 108238 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[0]
.sym 108239 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 108240 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[2]
.sym 108241 soc.cpu.pcpi_rs2[8]
.sym 108242 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 108243 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 108244 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 108246 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 108247 soc.cpu.alu_out_SB_LUT4_O_20_I1[2]
.sym 108248 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[2]
.sym 108249 soc.cpu.alu_out_SB_LUT4_O_20_I1[2]
.sym 108250 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 108251 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 108252 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 108262 soc.cpu.cpuregs_raddr2[0]
.sym 108263 soc.cpu.cpuregs_raddr2[1]
.sym 108264 soc.cpu.cpuregs.regs.1.0.0_RDATA_8_SB_LUT4_O_I3[2]
.sym 108273 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 108274 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 108275 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 108276 soc.cpu.mem_la_wdata[3]
.sym 108278 soc.cpu.cpuregs_raddr2[2]
.sym 108279 soc.cpu.cpuregs_raddr2[3]
.sym 108280 soc.cpu.cpuregs_raddr2[4]
.sym 108281 soc.cpu.cpuregs.regs.0.0.0_RDATA_13[0]
.sym 108282 soc.cpu.cpuregs.regs.0.0.0_RDATA_13[1]
.sym 108283 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 108284 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 108285 soc.cpu.cpuregs_wrdata[2]
.sym 108290 soc.cpu.count_instr[0]
.sym 108295 soc.cpu.count_instr[1]
.sym 108296 soc.cpu.count_instr[0]
.sym 108299 soc.cpu.count_instr[2]
.sym 108300 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 108303 soc.cpu.count_instr[3]
.sym 108304 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 108307 soc.cpu.count_instr[4]
.sym 108308 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 108311 soc.cpu.count_instr[5]
.sym 108312 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 108315 soc.cpu.count_instr[6]
.sym 108316 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 108319 soc.cpu.count_instr[7]
.sym 108320 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 108323 soc.cpu.count_instr[8]
.sym 108324 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 108327 soc.cpu.count_instr[9]
.sym 108328 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 108331 soc.cpu.count_instr[10]
.sym 108332 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[10]
.sym 108335 soc.cpu.count_instr[11]
.sym 108336 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[11]
.sym 108339 soc.cpu.count_instr[12]
.sym 108340 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[12]
.sym 108343 soc.cpu.count_instr[13]
.sym 108344 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[13]
.sym 108347 soc.cpu.count_instr[14]
.sym 108348 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[14]
.sym 108351 soc.cpu.count_instr[15]
.sym 108352 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[15]
.sym 108355 soc.cpu.count_instr[16]
.sym 108356 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 108359 soc.cpu.count_instr[17]
.sym 108360 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[17]
.sym 108363 soc.cpu.count_instr[18]
.sym 108364 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[18]
.sym 108367 soc.cpu.count_instr[19]
.sym 108368 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[19]
.sym 108371 soc.cpu.count_instr[20]
.sym 108372 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[20]
.sym 108375 soc.cpu.count_instr[21]
.sym 108376 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[21]
.sym 108379 soc.cpu.count_instr[22]
.sym 108380 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[22]
.sym 108383 soc.cpu.count_instr[23]
.sym 108384 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[23]
.sym 108387 soc.cpu.count_instr[24]
.sym 108388 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[24]
.sym 108391 soc.cpu.count_instr[25]
.sym 108392 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[25]
.sym 108395 soc.cpu.count_instr[26]
.sym 108396 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[26]
.sym 108399 soc.cpu.count_instr[27]
.sym 108400 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[27]
.sym 108403 soc.cpu.count_instr[28]
.sym 108404 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[28]
.sym 108407 soc.cpu.count_instr[29]
.sym 108408 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[29]
.sym 108411 soc.cpu.count_instr[30]
.sym 108412 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[30]
.sym 108415 soc.cpu.count_instr[31]
.sym 108416 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[31]
.sym 108419 soc.cpu.count_instr[32]
.sym 108420 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[32]
.sym 108423 soc.cpu.count_instr[33]
.sym 108424 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[33]
.sym 108427 soc.cpu.count_instr[34]
.sym 108428 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[34]
.sym 108431 soc.cpu.count_instr[35]
.sym 108432 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[35]
.sym 108435 soc.cpu.count_instr[36]
.sym 108436 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[36]
.sym 108439 soc.cpu.count_instr[37]
.sym 108440 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[37]
.sym 108443 soc.cpu.count_instr[38]
.sym 108444 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[38]
.sym 108447 soc.cpu.count_instr[39]
.sym 108448 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[39]
.sym 108451 soc.cpu.count_instr[40]
.sym 108452 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[40]
.sym 108455 soc.cpu.count_instr[41]
.sym 108456 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[41]
.sym 108459 soc.cpu.count_instr[42]
.sym 108460 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[42]
.sym 108463 soc.cpu.count_instr[43]
.sym 108464 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[43]
.sym 108467 soc.cpu.count_instr[44]
.sym 108468 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[44]
.sym 108471 soc.cpu.count_instr[45]
.sym 108472 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[45]
.sym 108475 soc.cpu.count_instr[46]
.sym 108476 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[46]
.sym 108479 soc.cpu.count_instr[47]
.sym 108480 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[47]
.sym 108483 soc.cpu.count_instr[48]
.sym 108484 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[48]
.sym 108487 soc.cpu.count_instr[49]
.sym 108488 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[49]
.sym 108491 soc.cpu.count_instr[50]
.sym 108492 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[50]
.sym 108495 soc.cpu.count_instr[51]
.sym 108496 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[51]
.sym 108499 soc.cpu.count_instr[52]
.sym 108500 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[52]
.sym 108503 soc.cpu.count_instr[53]
.sym 108504 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[53]
.sym 108507 soc.cpu.count_instr[54]
.sym 108508 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[54]
.sym 108511 soc.cpu.count_instr[55]
.sym 108512 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[55]
.sym 108515 soc.cpu.count_instr[56]
.sym 108516 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[56]
.sym 108519 soc.cpu.count_instr[57]
.sym 108520 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[57]
.sym 108523 soc.cpu.count_instr[58]
.sym 108524 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[58]
.sym 108527 soc.cpu.count_instr[59]
.sym 108528 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[59]
.sym 108531 soc.cpu.count_instr[60]
.sym 108532 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[60]
.sym 108535 soc.cpu.count_instr[61]
.sym 108536 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[61]
.sym 108539 soc.cpu.count_instr[62]
.sym 108540 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[62]
.sym 108543 soc.cpu.count_instr[63]
.sym 108544 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[63]
.sym 108545 soc.cpu.cpuregs.regs.0.0.1_RDATA_9[0]
.sym 108546 soc.cpu.cpuregs.regs.0.0.0_RDATA_9[1]
.sym 108547 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 108548 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 108549 soc.cpu.cpuregs_wrdata[6]
.sym 108553 soc.cpu.count_instr[17]
.sym 108554 soc.cpu.instr_rdinstr
.sym 108555 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[0]
.sym 108556 soc.cpu.count_instr[49]
.sym 108557 soc.cpu.count_cycle[56]
.sym 108558 soc.cpu.instr_rdcycleh
.sym 108559 soc.cpu.instr_rdinstr
.sym 108560 soc.cpu.count_instr[24]
.sym 108562 soc.cpu.count_instr[45]
.sym 108563 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[0]
.sym 108564 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 108565 soc.cpu.count_cycle[48]
.sym 108566 soc.cpu.instr_rdcycleh
.sym 108567 soc.cpu.instr_rdinstr
.sym 108568 soc.cpu.count_instr[16]
.sym 108569 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 108570 soc.cpu.count_cycle[13]
.sym 108571 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 108572 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[3]
.sym 108573 soc.cpu.count_cycle[53]
.sym 108574 soc.cpu.instr_rdcycleh
.sym 108575 soc.cpu.instr_rdinstr
.sym 108576 soc.cpu.count_instr[21]
.sym 108577 soc.cpu.cpuregs.regs.0.0.0_RDATA_5[0]
.sym 108578 soc.cpu.cpuregs.regs.0.0.0_RDATA_5[1]
.sym 108579 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 108580 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 108582 soc.cpu.decoded_imm[13]
.sym 108583 soc.cpu.cpuregs.regs.0.0.0_RDATA_2_SB_LUT4_I0_O[1]
.sym 108584 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 108586 soc.cpu.decoded_imm[8]
.sym 108587 soc.cpu.reg_op2_SB_DFFE_Q_23_D_SB_LUT4_O_I2[1]
.sym 108588 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 108589 soc.cpu.cpuregs.regs.0.0.0_RDATA[0]
.sym 108590 soc.cpu.cpuregs.regs.0.0.0_RDATA[1]
.sym 108591 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 108592 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 108593 soc.cpu.cpuregs.regs.0.0.0_RDATA_4[0]
.sym 108594 soc.cpu.cpuregs.regs.0.0.0_RDATA_4[1]
.sym 108595 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 108596 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 108598 soc.cpu.decoded_imm[15]
.sym 108599 soc.cpu.cpuregs.regs.0.0.0_RDATA_SB_LUT4_I0_O[1]
.sym 108600 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 108602 soc.cpu.decoded_imm[11]
.sym 108603 soc.cpu.cpuregs.regs.0.0.0_RDATA_4_SB_LUT4_I0_O[1]
.sym 108604 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 108605 soc.cpu.cpuregs.regs.0.0.0_RDATA_2[0]
.sym 108606 soc.cpu.cpuregs.regs.0.0.0_RDATA_2[1]
.sym 108607 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 108608 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 108609 soc.cpu.count_instr[23]
.sym 108610 soc.cpu.instr_rdinstr
.sym 108611 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[0]
.sym 108612 soc.cpu.count_instr[55]
.sym 108613 soc.cpu.cpuregs_wrdata[10]
.sym 108617 soc.cpu.cpuregs.regs.0.0.0_RDATA_3[0]
.sym 108618 soc.cpu.cpuregs.regs.0.0.0_RDATA_3[1]
.sym 108619 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 108620 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 108621 soc.cpu.cpuregs.regs.0.0.1_RDATA_1[0]
.sym 108622 soc.cpu.cpuregs.regs.0.0.0_RDATA_1[1]
.sym 108623 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 108624 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 108625 soc.cpu.cpuregs.regs.0.0.0_RDATA_7[0]
.sym 108626 soc.cpu.cpuregs.regs.0.0.0_RDATA_7[1]
.sym 108627 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 108628 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 108629 soc.cpu.cpuregs.regs.0.0.1_RDATA_5[0]
.sym 108630 soc.cpu.cpuregs.regs.0.0.0_RDATA_5[1]
.sym 108631 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 108632 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 108633 soc.cpu.cpuregs.regs.0.0.0_RDATA_1[0]
.sym 108634 soc.cpu.cpuregs.regs.0.0.0_RDATA_1[1]
.sym 108635 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 108636 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 108637 soc.cpu.cpuregs_wrdata[14]
.sym 108641 soc.cpu.cpuregs_wrdata[8]
.sym 108645 soc.cpu.cpuregs.regs.0.0.1_RDATA_2[0]
.sym 108646 soc.cpu.cpuregs.regs.0.0.0_RDATA_2[1]
.sym 108647 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 108648 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 108649 soc.cpu.cpuregs.regs.0.0.1_RDATA_3[0]
.sym 108650 soc.cpu.cpuregs.regs.0.0.0_RDATA_3[1]
.sym 108651 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 108652 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 108653 soc.cpu.cpuregs_wrdata[15]
.sym 108657 soc.cpu.cpuregs_wrdata[13]
.sym 108664 soc.cpu.latched_compr
.sym 108665 soc.cpu.cpuregs.regs.0.0.1_RDATA[0]
.sym 108666 soc.cpu.cpuregs.regs.0.0.0_RDATA[1]
.sym 108667 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 108668 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 108669 soc.cpu.cpuregs.regs.0.0.1_RDATA_7[0]
.sym 108670 soc.cpu.cpuregs.regs.0.0.0_RDATA_7[1]
.sym 108671 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 108672 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 108673 soc.cpu.cpuregs_rs1[13]
.sym 108677 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 108678 soc.cpu.reg_pc[12]
.sym 108679 soc.cpu.cpuregs_rs1[12]
.sym 108680 soc.cpu.is_lui_auipc_jal
.sym 108681 soc.cpu.count_cycle[12]
.sym 108682 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 108683 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 108684 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 108685 soc.cpu.cpuregs_rs1[15]
.sym 108689 soc.cpu.cpuregs_rs1[12]
.sym 108693 soc.cpu.instr_maskirq
.sym 108694 soc.cpu.irq_mask[12]
.sym 108695 soc.cpu.instr_timer
.sym 108696 soc.cpu.timer[12]
.sym 108697 soc.cpu.instr_timer
.sym 108698 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 108699 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 108700 soc.cpu.cpu_state[2]
.sym 108701 soc.cpu.instr_retirq
.sym 108702 soc.cpu.cpuregs_rs1[13]
.sym 108703 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 108704 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 108705 soc.cpu.latched_compr_SB_LUT4_I1_1_O[1]
.sym 108706 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I1[1]
.sym 108707 soc.cpu.reg_pc[12]
.sym 108708 soc.cpu.latched_compr_SB_CARRY_I0_CO[11]
.sym 108710 soc.cpu.irq_mask[12]
.sym 108711 soc.cpu.irq_pending[12]
.sym 108712 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 108713 soc.cpu.cpuregs_rs1[12]
.sym 108714 soc.cpu.instr_retirq
.sym 108715 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 108716 soc.cpu.cpu_state[2]
.sym 108719 soc.cpu.instr_maskirq
.sym 108720 soc.cpu.irq_mask[13]
.sym 108721 soc.cpu.cpuregs_wrdata[12]
.sym 108725 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_19_I3[1]
.sym 108726 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 108727 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 108728 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 108729 soc.cpu.count_cycle[60]
.sym 108730 soc.cpu.instr_rdcycleh
.sym 108731 soc.cpu.instr_rdinstr
.sym 108732 soc.cpu.count_instr[28]
.sym 108733 soc.cpu.alu_out_q[12]
.sym 108734 soc.cpu.reg_out[12]
.sym 108735 soc.cpu.latched_stalu
.sym 108736 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 108737 soc.cpu.count_cycle[51]
.sym 108738 soc.cpu.instr_rdcycleh
.sym 108739 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[0]
.sym 108740 soc.cpu.count_instr[51]
.sym 108742 soc.cpu.count_instr[19]
.sym 108743 soc.cpu.instr_rdinstr
.sym 108744 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 108745 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 108746 soc.cpu.count_cycle[19]
.sym 108747 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 108748 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[3]
.sym 108749 soc.cpu.count_instr[20]
.sym 108750 soc.cpu.instr_rdinstr
.sym 108751 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[0]
.sym 108752 soc.cpu.count_instr[52]
.sym 108753 soc.cpu.count_cycle[57]
.sym 108754 soc.cpu.instr_rdcycleh
.sym 108755 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[0]
.sym 108756 soc.cpu.count_instr[57]
.sym 108757 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[0]
.sym 108758 soc.cpu.count_instr[56]
.sym 108759 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 108760 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[3]
.sym 108762 soc.cpu.count_instr[48]
.sym 108763 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[0]
.sym 108764 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 108765 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 108766 soc.cpu.reg_pc[17]
.sym 108767 soc.cpu.cpuregs_rs1[17]
.sym 108768 soc.cpu.is_lui_auipc_jal
.sym 108769 soc.cpu.cpuregs_rs1[19]
.sym 108779 soc.cpu.instr_maskirq
.sym 108780 soc.cpu.irq_mask[19]
.sym 108781 soc.cpu.count_cycle[63]
.sym 108782 soc.cpu.instr_rdcycleh
.sym 108783 soc.cpu.instr_rdinstr
.sym 108784 soc.cpu.count_instr[31]
.sym 108785 soc.cpu.instr_timer
.sym 108786 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 108787 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 108788 soc.cpu.cpu_state[2]
.sym 108791 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 108792 soc.cpu.latched_store
.sym 108793 soc.cpu.instr_retirq
.sym 108794 soc.cpu.cpuregs_rs1[19]
.sym 108795 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 108796 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 108797 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[0]
.sym 108798 soc.cpu.count_instr[53]
.sym 108799 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 108800 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[3]
.sym 108801 soc.cpu.instr_maskirq
.sym 108802 soc.cpu.irq_mask[21]
.sym 108803 soc.cpu.instr_timer
.sym 108804 soc.cpu.timer[21]
.sym 108805 soc.cpu.cpuregs_waddr[2]
.sym 108806 soc.cpu.cpuregs.wen_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 108807 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 108808 soc.cpu.latched_compr_SB_LUT4_I1_1_O[1]
.sym 108810 soc.cpu.decoded_imm[20]
.sym 108811 soc.cpu.reg_op2_SB_DFFE_Q_11_D_SB_LUT4_O_I2[1]
.sym 108812 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 108815 soc.cpu.instr_timer
.sym 108816 soc.cpu.timer[22]
.sym 108818 soc.cpu.decoded_imm[21]
.sym 108819 soc.cpu.cpuregs.regs.1.0.0_RDATA_10_SB_LUT4_I0_O[1]
.sym 108820 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 108821 soc.cpu.count_cycle[21]
.sym 108822 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 108823 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 108824 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 108825 soc.cpu.cpuregs_waddr[0]
.sym 108826 soc.cpu.cpuregs_waddr[1]
.sym 108827 soc.cpu.cpuregs_waddr[3]
.sym 108828 soc.cpu.cpuregs_waddr[4]
.sym 108830 soc.cpu.decoded_imm[19]
.sym 108831 soc.cpu.cpuregs.regs.1.0.0_RDATA_12_SB_LUT4_I0_O[1]
.sym 108832 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 108833 soc.cpu.cpuregs.regs.1.0.0_RDATA[0]
.sym 108834 soc.cpu.cpuregs.regs.1.0.0_RDATA[1]
.sym 108835 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 108836 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 108838 soc.cpu.decoded_imm[31]
.sym 108839 soc.cpu.reg_op2_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 108840 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 108841 soc.cpu.cpuregs.regs.1.0.0_RDATA_12[0]
.sym 108842 soc.cpu.cpuregs.regs.1.0.0_RDATA_12[1]
.sym 108843 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 108844 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 108846 soc.cpu.decoded_imm[18]
.sym 108847 soc.cpu.reg_op2_SB_DFFE_Q_13_D_SB_LUT4_O_I2[1]
.sym 108848 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 108849 soc.cpu.cpuregs.regs.1.0.0_RDATA_11[0]
.sym 108850 soc.cpu.cpuregs.regs.1.0.0_RDATA_11[1]
.sym 108851 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 108852 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 108853 soc.cpu.cpuregs_rs1[21]
.sym 108854 soc.cpu.instr_retirq
.sym 108855 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 108856 soc.cpu.cpu_state[2]
.sym 108857 soc.cpu.cpuregs.regs.1.0.0_RDATA_10[0]
.sym 108858 soc.cpu.cpuregs.regs.1.0.0_RDATA_10[1]
.sym 108859 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 108860 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 108861 soc.cpu.cpuregs.regs.1.0.0_RDATA_13[0]
.sym 108862 soc.cpu.cpuregs.regs.1.0.0_RDATA_13[1]
.sym 108863 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 108864 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 108865 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 108866 soc.cpu.reg_pc[18]
.sym 108867 soc.cpu.cpuregs_rs1[18]
.sym 108868 soc.cpu.is_lui_auipc_jal
.sym 108870 soc.cpu.cpuregs_raddr2[0]
.sym 108871 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D[1]
.sym 108872 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 108874 soc.cpu.decoded_imm[30]
.sym 108875 soc.cpu.cpuregs.regs.1.0.0_RDATA_1_SB_LUT4_I0_O[1]
.sym 108876 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 108877 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 108878 soc.cpu.reg_pc[22]
.sym 108879 soc.cpu.cpuregs_rs1[22]
.sym 108880 soc.cpu.is_lui_auipc_jal
.sym 108881 soc.cpu.cpuregs.regs.1.0.0_RDATA_3[0]
.sym 108882 soc.cpu.cpuregs.regs.1.0.0_RDATA_3[1]
.sym 108883 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 108884 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 108886 soc.cpu.decoded_imm[28]
.sym 108887 soc.cpu.cpuregs.regs.1.0.0_RDATA_3_SB_LUT4_I0_O[1]
.sym 108888 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 108889 soc.cpu.cpuregs.regs.1.0.0_RDATA_1[0]
.sym 108890 soc.cpu.cpuregs.regs.1.0.0_RDATA_1[1]
.sym 108891 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 108892 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 108893 soc.cpu.cpuregs.regs.1.0.1_RDATA_10[0]
.sym 108894 soc.cpu.cpuregs.regs.1.0.0_RDATA_10[1]
.sym 108895 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 108896 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 108897 soc.cpu.cpuregs_wrdata[20]
.sym 108901 soc.cpu.cpuregs.regs.1.0.1_RDATA_3[0]
.sym 108902 soc.cpu.cpuregs.regs.1.0.0_RDATA_3[1]
.sym 108903 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 108904 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 108905 soc.cpu.cpuregs.regs.1.0.1_RDATA_12[0]
.sym 108906 soc.cpu.cpuregs.regs.1.0.0_RDATA_12[1]
.sym 108907 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 108908 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 108909 soc.cpu.cpuregs.regs.1.0.1_RDATA_11[0]
.sym 108910 soc.cpu.cpuregs.regs.1.0.0_RDATA_11[1]
.sym 108911 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 108912 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 108913 soc.cpu.cpuregs_wrdata[17]
.sym 108917 soc.cpu.cpuregs_wrdata[21]
.sym 108921 soc.cpu.cpuregs.regs.1.0.1_RDATA_13[0]
.sym 108922 soc.cpu.cpuregs.regs.1.0.0_RDATA_13[1]
.sym 108923 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 108924 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 108925 soc.cpu.cpuregs_wrdata[18]
.sym 108931 soc.cpu.instr_timer
.sym 108932 soc.cpu.timer[23]
.sym 108933 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 108934 soc.cpu.reg_pc[30]
.sym 108935 soc.cpu.cpuregs_rs1[30]
.sym 108936 soc.cpu.is_lui_auipc_jal
.sym 108937 soc.cpu.cpuregs.regs.1.0.1_RDATA_6[0]
.sym 108938 soc.cpu.cpuregs.regs.1.0.0_RDATA_6[1]
.sym 108939 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 108940 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 108941 soc.cpu.instr_retirq
.sym 108942 soc.cpu.cpuregs_rs1[23]
.sym 108943 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 108944 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 108946 soc.cpu.decoded_imm[25]
.sym 108947 soc.cpu.reg_op2_SB_DFFE_Q_6_D_SB_LUT4_O_I2[1]
.sym 108948 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 108949 soc.cpu.cpuregs.regs.1.0.0_RDATA_6[0]
.sym 108950 soc.cpu.cpuregs.regs.1.0.0_RDATA_6[1]
.sym 108951 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 108952 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 108953 soc.cpu.cpuregs.regs.1.0.1_RDATA_1[0]
.sym 108954 soc.cpu.cpuregs.regs.1.0.0_RDATA_1[1]
.sym 108955 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 108956 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 108957 soc.cpu.cpuregs.regs.1.0.1_RDATA[0]
.sym 108958 soc.cpu.cpuregs.regs.1.0.0_RDATA[0]
.sym 108959 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 108960 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 108961 soc.cpu.cpuregs_wrdata[31]
.sym 108965 soc.cpu.cpuregs_wrdata[30]
.sym 108970 soc.cpu.count_instr[25]
.sym 108971 soc.cpu.instr_rdinstr
.sym 108972 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 108973 soc.cpu.instr_maskirq
.sym 108974 soc.cpu.irq_mask[24]
.sym 108975 soc.cpu.instr_timer
.sym 108976 soc.cpu.timer[24]
.sym 108978 soc.cpu.count_cycle[24]
.sym 108979 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 108980 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 108981 soc.cpu.count_cycle[59]
.sym 108982 soc.cpu.instr_rdcycleh
.sym 108983 soc.cpu.instr_rdinstr
.sym 108984 soc.cpu.count_instr[27]
.sym 108985 soc.cpu.count_cycle[58]
.sym 108986 soc.cpu.instr_rdcycleh
.sym 108987 soc.cpu.instr_rdinstr
.sym 108988 soc.cpu.count_instr[26]
.sym 108989 soc.cpu.cpuregs_wrdata[25]
.sym 108993 soc.cpu.cpuregs_rs1[31]
.sym 108994 soc.cpu.instr_retirq
.sym 108995 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 108996 soc.cpu.cpu_state[2]
.sym 108997 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[0]
.sym 108998 soc.cpu.count_instr[58]
.sym 108999 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 109000 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[3]
.sym 109001 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[0]
.sym 109002 soc.cpu.count_instr[60]
.sym 109003 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 109004 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[3]
.sym 109005 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[0]
.sym 109006 soc.cpu.count_instr[63]
.sym 109007 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 109008 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[3]
.sym 109009 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[0]
.sym 109010 soc.cpu.count_instr[59]
.sym 109011 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 109012 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[3]
.sym 109013 soc.cpu.instr_retirq
.sym 109014 soc.cpu.cpuregs_rs1[28]
.sym 109015 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 109016 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 109017 soc.cpu.cpuregs_wrdata[26]
.sym 109021 soc.cpu.count_cycle[31]
.sym 109022 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 109023 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 109024 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 109026 soc.cpu.count_cycle[28]
.sym 109027 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 109028 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]
.sym 109029 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[0]
.sym 109030 soc.cpu.count_instr[61]
.sym 109031 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 109032 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[3]
.sym 109033 soc.cpu.count_cycle[26]
.sym 109034 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 109035 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 109036 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 109037 soc.cpu.cpuregs_wrdata[28]
.sym 109041 soc.cpu.count_cycle[61]
.sym 109042 soc.cpu.instr_rdcycleh
.sym 109043 soc.cpu.instr_rdinstr
.sym 109044 soc.cpu.count_instr[29]
.sym 109045 soc.cpu.cpuregs_wrdata[29]
.sym 109049 soc.cpu.cpuregs_rs1[26]
.sym 109050 soc.cpu.instr_retirq
.sym 109051 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 109052 soc.cpu.cpu_state[2]
.sym 109053 soc.cpu.instr_retirq
.sym 109054 soc.cpu.cpuregs_rs1[29]
.sym 109055 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 109056 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 109057 soc.cpu.cpuregs_rs1[31]
.sym 109061 soc.cpu.instr_maskirq
.sym 109062 soc.cpu.irq_mask[31]
.sym 109063 soc.cpu.instr_timer
.sym 109064 soc.cpu.timer[31]
.sym 109065 soc.cpu.instr_maskirq
.sym 109066 soc.cpu.irq_mask[26]
.sym 109067 soc.cpu.instr_timer
.sym 109068 soc.cpu.timer[26]
.sym 109069 soc.cpu.cpuregs_rs1[26]
.sym 109073 soc.cpu.instr_maskirq
.sym 109074 soc.cpu.irq_mask[28]
.sym 109075 soc.cpu.instr_timer
.sym 109076 soc.cpu.timer[28]
.sym 109077 soc.cpu.cpuregs_rs1[28]
.sym 109163 soc.spimemio.valid_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 109164 iomem_wstrb[2]
.sym 109171 soc.spimemio.valid_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 109172 iomem_wstrb[3]
.sym 109216 soc.cpu.count_instr[0]
.sym 109222 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[0]
.sym 109223 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 109224 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[2]
.sym 109230 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 109231 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 109232 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[2]
.sym 109234 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 109235 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 109236 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[2]
.sym 109237 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 109238 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 109239 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 109240 soc.cpu.mem_la_wdata[5]
.sym 109242 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[0]
.sym 109243 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[1]
.sym 109244 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[2]
.sym 109245 soc.cpu.pcpi_rs2[12]
.sym 109246 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 109247 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 109248 soc.cpu.mem_la_wdata[4]
.sym 109250 soc.cpu.count_cycle[0]
.sym 109255 soc.cpu.count_cycle[1]
.sym 109256 soc.cpu.count_cycle[0]
.sym 109259 soc.cpu.count_cycle[2]
.sym 109260 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 109263 soc.cpu.count_cycle[3]
.sym 109264 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 109267 soc.cpu.count_cycle[4]
.sym 109268 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 109271 soc.cpu.count_cycle[5]
.sym 109272 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 109275 soc.cpu.count_cycle[6]
.sym 109276 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 109279 soc.cpu.count_cycle[7]
.sym 109280 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 109283 soc.cpu.count_cycle[8]
.sym 109284 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 109287 soc.cpu.count_cycle[9]
.sym 109288 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 109291 soc.cpu.count_cycle[10]
.sym 109292 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 109295 soc.cpu.count_cycle[11]
.sym 109296 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 109299 soc.cpu.count_cycle[12]
.sym 109300 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 109303 soc.cpu.count_cycle[13]
.sym 109304 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 109307 soc.cpu.count_cycle[14]
.sym 109308 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 109311 soc.cpu.count_cycle[15]
.sym 109312 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 109315 soc.cpu.count_cycle[16]
.sym 109316 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 109319 soc.cpu.count_cycle[17]
.sym 109320 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 109323 soc.cpu.count_cycle[18]
.sym 109324 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 109327 soc.cpu.count_cycle[19]
.sym 109328 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 109331 soc.cpu.count_cycle[20]
.sym 109332 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 109335 soc.cpu.count_cycle[21]
.sym 109336 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 109339 soc.cpu.count_cycle[22]
.sym 109340 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 109343 soc.cpu.count_cycle[23]
.sym 109344 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 109347 soc.cpu.count_cycle[24]
.sym 109348 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 109351 soc.cpu.count_cycle[25]
.sym 109352 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[25]
.sym 109355 soc.cpu.count_cycle[26]
.sym 109356 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[26]
.sym 109359 soc.cpu.count_cycle[27]
.sym 109360 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[27]
.sym 109363 soc.cpu.count_cycle[28]
.sym 109364 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[28]
.sym 109367 soc.cpu.count_cycle[29]
.sym 109368 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[29]
.sym 109371 soc.cpu.count_cycle[30]
.sym 109372 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[30]
.sym 109375 soc.cpu.count_cycle[31]
.sym 109376 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[31]
.sym 109379 soc.cpu.count_cycle[32]
.sym 109380 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[32]
.sym 109383 soc.cpu.count_cycle[33]
.sym 109384 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[33]
.sym 109387 soc.cpu.count_cycle[34]
.sym 109388 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[34]
.sym 109391 soc.cpu.count_cycle[35]
.sym 109392 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[35]
.sym 109395 soc.cpu.count_cycle[36]
.sym 109396 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[36]
.sym 109399 soc.cpu.count_cycle[37]
.sym 109400 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[37]
.sym 109403 soc.cpu.count_cycle[38]
.sym 109404 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[38]
.sym 109407 soc.cpu.count_cycle[39]
.sym 109408 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[39]
.sym 109411 soc.cpu.count_cycle[40]
.sym 109412 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[40]
.sym 109415 soc.cpu.count_cycle[41]
.sym 109416 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[41]
.sym 109419 soc.cpu.count_cycle[42]
.sym 109420 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[42]
.sym 109423 soc.cpu.count_cycle[43]
.sym 109424 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[43]
.sym 109427 soc.cpu.count_cycle[44]
.sym 109428 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[44]
.sym 109431 soc.cpu.count_cycle[45]
.sym 109432 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[45]
.sym 109435 soc.cpu.count_cycle[46]
.sym 109436 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[46]
.sym 109439 soc.cpu.count_cycle[47]
.sym 109440 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[47]
.sym 109443 soc.cpu.count_cycle[48]
.sym 109444 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[48]
.sym 109447 soc.cpu.count_cycle[49]
.sym 109448 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[49]
.sym 109451 soc.cpu.count_cycle[50]
.sym 109452 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[50]
.sym 109455 soc.cpu.count_cycle[51]
.sym 109456 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[51]
.sym 109459 soc.cpu.count_cycle[52]
.sym 109460 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[52]
.sym 109463 soc.cpu.count_cycle[53]
.sym 109464 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[53]
.sym 109467 soc.cpu.count_cycle[54]
.sym 109468 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[54]
.sym 109471 soc.cpu.count_cycle[55]
.sym 109472 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[55]
.sym 109475 soc.cpu.count_cycle[56]
.sym 109476 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[56]
.sym 109479 soc.cpu.count_cycle[57]
.sym 109480 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[57]
.sym 109483 soc.cpu.count_cycle[58]
.sym 109484 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[58]
.sym 109487 soc.cpu.count_cycle[59]
.sym 109488 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[59]
.sym 109491 soc.cpu.count_cycle[60]
.sym 109492 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[60]
.sym 109495 soc.cpu.count_cycle[61]
.sym 109496 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[61]
.sym 109499 soc.cpu.count_cycle[62]
.sym 109500 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[62]
.sym 109503 soc.cpu.count_cycle[63]
.sym 109504 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[63]
.sym 109505 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 109506 soc.cpu.count_cycle[22]
.sym 109507 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 109508 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[3]
.sym 109510 soc.cpu.count_instr[50]
.sym 109511 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[0]
.sym 109512 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 109513 soc.cpu.count_cycle[45]
.sym 109514 soc.cpu.instr_rdcycleh
.sym 109515 soc.cpu.instr_rdinstr
.sym 109516 soc.cpu.count_instr[13]
.sym 109518 soc.cpu.count_cycle[49]
.sym 109519 soc.cpu.instr_rdcycleh
.sym 109520 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 109521 soc.cpu.count_cycle[54]
.sym 109522 soc.cpu.instr_rdcycleh
.sym 109523 soc.cpu.instr_rdinstr
.sym 109524 soc.cpu.count_instr[22]
.sym 109526 soc.cpu.count_instr[54]
.sym 109527 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[0]
.sym 109528 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 109529 soc.cpu.count_cycle[50]
.sym 109530 soc.cpu.instr_rdcycleh
.sym 109531 soc.cpu.instr_rdinstr
.sym 109532 soc.cpu.count_instr[18]
.sym 109533 soc.cpu.cpuregs_rs1[14]
.sym 109538 soc.cpu.decoded_imm[5]
.sym 109539 soc.cpu.cpuregs.regs.0.0.0_RDATA_10_SB_LUT4_I0_O[1]
.sym 109540 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 109542 soc.cpu.decoded_imm[7]
.sym 109543 soc.cpu.cpuregs.regs.0.0.0_RDATA_8_SB_LUT4_I0_O[1]
.sym 109544 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 109545 soc.cpu.cpuregs.regs.0.0.1_RDATA_4[0]
.sym 109546 soc.cpu.cpuregs.regs.0.0.0_RDATA_4[1]
.sym 109547 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 109548 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 109549 soc.cpu.cpuregs.regs.0.0.1_RDATA_8[0]
.sym 109550 soc.cpu.cpuregs.regs.0.0.0_RDATA_8[1]
.sym 109551 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 109552 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 109553 soc.cpu.cpuregs.regs.0.0.0_RDATA_10[0]
.sym 109554 soc.cpu.cpuregs.regs.0.0.0_RDATA_10[1]
.sym 109555 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 109556 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 109557 soc.cpu.cpuregs.regs.0.0.0_RDATA_8[0]
.sym 109558 soc.cpu.cpuregs.regs.0.0.0_RDATA_8[1]
.sym 109559 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 109560 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 109561 soc.cpu.cpuregs.regs.0.0.1_RDATA_10[0]
.sym 109562 soc.cpu.cpuregs.regs.0.0.0_RDATA_10[1]
.sym 109563 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 109564 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 109565 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 109566 soc.cpu.count_cycle[17]
.sym 109567 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 109568 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[3]
.sym 109569 soc.cpu.instr_maskirq
.sym 109570 soc.cpu.irq_mask[15]
.sym 109571 soc.cpu.instr_timer
.sym 109572 soc.cpu.timer[15]
.sym 109573 soc.cpu.irq_mask[12]
.sym 109574 soc.cpu.irq_pending[12]
.sym 109575 soc.cpu.irq_mask[0]
.sym 109576 soc.cpu.irq_pending[0]
.sym 109579 soc.cpu.irq_pending[12]
.sym 109580 soc.cpu.irq_mask[12]
.sym 109581 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[0]
.sym 109582 soc.cpu.count_instr[47]
.sym 109583 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 109584 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[3]
.sym 109585 soc.cpu.latched_compr_SB_LUT4_I1_O[14]
.sym 109586 soc.cpu.latched_compr_SB_LUT4_I1_1_O[1]
.sym 109587 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I2[2]
.sym 109588 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I2[3]
.sym 109589 soc.cpu.latched_compr_SB_LUT4_I1_O[9]
.sym 109590 soc.cpu.latched_compr_SB_LUT4_I1_1_O[1]
.sym 109591 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I2[2]
.sym 109592 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I2[3]
.sym 109593 soc.cpu.count_cycle[15]
.sym 109594 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 109595 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 109596 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 109597 soc.cpu.cpuregs_rs1[15]
.sym 109598 soc.cpu.instr_retirq
.sym 109599 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 109600 soc.cpu.cpu_state[2]
.sym 109602 soc.cpu.latched_compr
.sym 109603 soc.cpu.reg_pc[1]
.sym 109606 soc.cpu.latched_compr_SB_LUT4_I3_O[1]
.sym 109607 soc.cpu.reg_pc[2]
.sym 109608 soc.cpu.latched_compr_SB_CARRY_I0_CO[1]
.sym 109611 soc.cpu.reg_pc[3]
.sym 109612 soc.cpu.latched_compr_SB_CARRY_I0_CO[2]
.sym 109615 soc.cpu.reg_pc[4]
.sym 109616 soc.cpu.latched_compr_SB_CARRY_I0_CO[3]
.sym 109619 soc.cpu.reg_pc[5]
.sym 109620 soc.cpu.latched_compr_SB_CARRY_I0_CO[4]
.sym 109623 soc.cpu.reg_pc[6]
.sym 109624 soc.cpu.latched_compr_SB_CARRY_I0_CO[5]
.sym 109627 soc.cpu.reg_pc[7]
.sym 109628 soc.cpu.latched_compr_SB_CARRY_I0_CO[6]
.sym 109631 soc.cpu.reg_pc[8]
.sym 109632 soc.cpu.latched_compr_SB_CARRY_I0_CO[7]
.sym 109635 soc.cpu.reg_pc[9]
.sym 109636 soc.cpu.latched_compr_SB_CARRY_I0_CO[8]
.sym 109639 soc.cpu.reg_pc[10]
.sym 109640 soc.cpu.latched_compr_SB_CARRY_I0_CO[9]
.sym 109643 soc.cpu.reg_pc[11]
.sym 109644 soc.cpu.latched_compr_SB_CARRY_I0_CO[10]
.sym 109646 $PACKER_VCC_NET
.sym 109648 $nextpnr_ICESTORM_LC_5$I3
.sym 109651 soc.cpu.reg_pc[12]
.sym 109655 soc.cpu.reg_pc[13]
.sym 109656 soc.cpu.latched_compr_SB_CARRY_I0_CO[12]
.sym 109659 soc.cpu.reg_pc[14]
.sym 109660 soc.cpu.latched_compr_SB_CARRY_I0_CO[13]
.sym 109663 soc.cpu.reg_pc[15]
.sym 109664 soc.cpu.latched_compr_SB_CARRY_I0_CO[14]
.sym 109667 soc.cpu.reg_pc[16]
.sym 109668 soc.cpu.latched_compr_SB_CARRY_I0_CO[15]
.sym 109670 $PACKER_VCC_NET
.sym 109672 $nextpnr_ICESTORM_LC_6$I3
.sym 109675 soc.cpu.reg_pc[17]
.sym 109679 soc.cpu.reg_pc[18]
.sym 109680 soc.cpu.latched_compr_SB_CARRY_I0_CO[17]
.sym 109683 soc.cpu.reg_pc[19]
.sym 109684 soc.cpu.latched_compr_SB_CARRY_I0_CO[18]
.sym 109687 soc.cpu.reg_pc[20]
.sym 109688 soc.cpu.latched_compr_SB_CARRY_I0_CO[19]
.sym 109691 soc.cpu.reg_pc[21]
.sym 109692 soc.cpu.latched_compr_SB_CARRY_I0_CO[20]
.sym 109695 soc.cpu.reg_pc[22]
.sym 109696 soc.cpu.latched_compr_SB_CARRY_I0_CO[21]
.sym 109699 soc.cpu.reg_pc[23]
.sym 109700 soc.cpu.latched_compr_SB_CARRY_I0_CO[22]
.sym 109703 soc.cpu.reg_pc[24]
.sym 109704 soc.cpu.latched_compr_SB_CARRY_I0_CO[23]
.sym 109707 soc.cpu.reg_pc[25]
.sym 109708 soc.cpu.latched_compr_SB_CARRY_I0_CO[24]
.sym 109711 soc.cpu.reg_pc[26]
.sym 109712 soc.cpu.latched_compr_SB_CARRY_I0_CO[25]
.sym 109715 soc.cpu.reg_pc[27]
.sym 109716 soc.cpu.latched_compr_SB_CARRY_I0_CO[26]
.sym 109719 soc.cpu.reg_pc[28]
.sym 109720 soc.cpu.latched_compr_SB_CARRY_I0_CO[27]
.sym 109723 soc.cpu.reg_pc[29]
.sym 109724 soc.cpu.latched_compr_SB_CARRY_I0_CO[28]
.sym 109727 soc.cpu.reg_pc[30]
.sym 109728 soc.cpu.latched_compr_SB_CARRY_I0_CO[29]
.sym 109731 soc.cpu.reg_pc[31]
.sym 109732 soc.cpu.latched_compr_SB_CARRY_I0_CO[30]
.sym 109733 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 109734 soc.cpu.count_cycle[16]
.sym 109735 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 109736 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[3]
.sym 109739 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 109740 UART_RX_SB_LUT4_I1_O[2]
.sym 109741 soc.cpu.alu_out_q[22]
.sym 109742 soc.cpu.reg_out[22]
.sym 109743 soc.cpu.latched_stalu
.sym 109744 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 109745 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 109746 soc.cpu.count_cycle[18]
.sym 109747 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 109748 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[3]
.sym 109750 soc.cpu.decoded_imm[22]
.sym 109751 soc.cpu.reg_op2_SB_DFFE_Q_9_D_SB_LUT4_O_I2[1]
.sym 109752 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 109754 soc.cpu.count_cycle[52]
.sym 109755 soc.cpu.instr_rdcycleh
.sym 109756 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 109757 soc.cpu.count_cycle[20]
.sym 109758 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 109759 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 109760 soc.cpu.instr_maskirq
.sym 109762 soc.cpu.decoded_imm[16]
.sym 109763 soc.cpu.cpuregs.regs.1.0.0_RDATA_15_SB_LUT4_I0_O[1]
.sym 109764 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 109765 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_12_I3[1]
.sym 109766 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 109767 soc.cpu.latched_compr_SB_LUT4_I1_1_O[1]
.sym 109768 soc.cpu.latched_compr_SB_LUT4_I1_O[18]
.sym 109769 soc.cpu.irq_mask[19]
.sym 109770 soc.cpu.irq_pending[19]
.sym 109771 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 109772 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I2_SB_LUT4_O_1_I3[3]
.sym 109775 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I2[0]
.sym 109776 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I2[1]
.sym 109777 soc.cpu.irq_mask[20]
.sym 109778 soc.cpu.irq_pending[20]
.sym 109779 soc.cpu.irq_mask[19]
.sym 109780 soc.cpu.irq_pending[19]
.sym 109781 soc.cpu.alu_out_q[19]
.sym 109782 soc.cpu.reg_out[19]
.sym 109783 soc.cpu.latched_stalu
.sym 109784 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 109785 soc.cpu.latched_compr_SB_LUT4_I1_O[21]
.sym 109786 soc.cpu.latched_compr_SB_LUT4_I1_1_O[1]
.sym 109787 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I2[2]
.sym 109788 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I2[3]
.sym 109789 soc.cpu.instr_retirq
.sym 109790 soc.cpu.cpuregs_rs1[22]
.sym 109791 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 109792 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 109793 soc.cpu.latched_compr_SB_LUT4_I1_O[20]
.sym 109794 soc.cpu.latched_compr_SB_LUT4_I1_1_O[1]
.sym 109795 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2[2]
.sym 109796 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2[3]
.sym 109797 soc.cpu.irq_mask[20]
.sym 109798 soc.cpu.irq_pending[20]
.sym 109799 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 109800 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I2_SB_LUT4_O_1_I3[3]
.sym 109801 soc.cpu.cpuregs_rs1[22]
.sym 109805 soc.cpu.cpuregs_rs1[21]
.sym 109809 soc.cpu.cpuregs_rs1[20]
.sym 109815 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I2[0]
.sym 109816 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I2[1]
.sym 109817 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_11_I3[1]
.sym 109818 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 109819 soc.cpu.latched_compr_SB_LUT4_I1_1_O[1]
.sym 109820 soc.cpu.latched_compr_SB_LUT4_I1_O[19]
.sym 109821 soc.cpu.cpuregs.regs.1.0.0_RDATA_15[0]
.sym 109822 soc.cpu.cpuregs.regs.1.0.0_RDATA_15[1]
.sym 109823 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 109824 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 109825 soc.cpu.cpu_state[4]
.sym 109826 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 109827 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 109828 soc.cpu.irq_pending[20]
.sym 109829 soc.cpu.cpuregs.regs.1.0.0_RDATA_9[0]
.sym 109830 soc.cpu.cpuregs.regs.1.0.0_RDATA_9[1]
.sym 109831 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 109832 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 109834 soc.cpu.count_cycle[55]
.sym 109835 soc.cpu.instr_rdcycleh
.sym 109836 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 109837 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0[0]
.sym 109838 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]
.sym 109839 soc.cpu.cpu_state[2]
.sym 109840 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0[3]
.sym 109841 soc.cpu.instr_timer
.sym 109842 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 109843 soc.cpu.cpuregs_rs1[20]
.sym 109844 soc.cpu.instr_retirq
.sym 109845 soc.cpu.instr_maskirq
.sym 109846 soc.cpu.irq_mask[20]
.sym 109847 soc.cpu.instr_timer
.sym 109848 soc.cpu.timer[20]
.sym 109851 soc.cpu.irq_pending[20]
.sym 109852 soc.cpu.irq_mask[20]
.sym 109853 soc.cpu.latched_compr_SB_LUT4_I1_O[17]
.sym 109854 soc.cpu.latched_compr_SB_LUT4_I1_1_O[1]
.sym 109855 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I2[2]
.sym 109856 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I2[3]
.sym 109857 soc.cpu.cpuregs.regs.1.0.1_RDATA_9[0]
.sym 109858 soc.cpu.cpuregs.regs.1.0.0_RDATA_9[1]
.sym 109859 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 109860 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 109861 soc.cpu.count_cycle[62]
.sym 109862 soc.cpu.instr_rdcycleh
.sym 109863 soc.cpu.instr_rdinstr
.sym 109864 soc.cpu.count_instr[30]
.sym 109865 soc.cpu.latched_compr_SB_LUT4_I1_1_O[1]
.sym 109866 soc.cpu.cpuregs.wdata_SB_LUT4_O_I1[1]
.sym 109867 soc.cpu.reg_pc[17]
.sym 109868 soc.cpu.latched_compr_SB_CARRY_I0_CO[16]
.sym 109869 soc.cpu.cpuregs.regs.1.0.1_RDATA_15[0]
.sym 109870 soc.cpu.cpuregs.regs.1.0.0_RDATA_15[1]
.sym 109871 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 109872 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 109873 soc.cpu.cpuregs_wrdata[22]
.sym 109877 soc.cpu.cpuregs_wrdata[19]
.sym 109881 soc.cpu.cpuregs_wrdata[16]
.sym 109885 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 109886 soc.cpu.count_cycle[23]
.sym 109887 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 109888 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[3]
.sym 109889 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 109890 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 109891 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 109892 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 109893 soc.cpu.alu_out_q[24]
.sym 109894 soc.cpu.reg_out[24]
.sym 109895 soc.cpu.latched_stalu
.sym 109896 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 109898 soc.cpu.count_instr[62]
.sym 109899 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[0]
.sym 109900 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 109901 soc.cpu.alu_out_q[24]
.sym 109902 soc.cpu.reg_out[24]
.sym 109903 soc.cpu.latched_stalu
.sym 109904 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 109905 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 109906 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_7_I3[1]
.sym 109907 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]
.sym 109908 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 109909 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 109910 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 109911 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 109912 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 109913 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 109914 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 109915 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 109916 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 109917 soc.cpu.latched_compr_SB_LUT4_I1_O[23]
.sym 109918 soc.cpu.latched_compr_SB_LUT4_I1_1_O[1]
.sym 109919 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2[2]
.sym 109920 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2[3]
.sym 109921 soc.cpu.cpuregs_rs1[23]
.sym 109925 soc.cpu.instr_retirq
.sym 109926 soc.cpu.cpuregs_rs1[24]
.sym 109927 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 109928 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 109929 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 109930 soc.cpu.count_cycle[30]
.sym 109931 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 109932 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[3]
.sym 109933 soc.cpu.latched_compr_SB_LUT4_I1_O[30]
.sym 109934 soc.cpu.latched_compr_SB_LUT4_I1_1_O[1]
.sym 109935 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2[2]
.sym 109936 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2[3]
.sym 109937 soc.cpu.instr_maskirq
.sym 109938 soc.cpu.irq_mask[23]
.sym 109939 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 109940 soc.cpu.cpu_state[2]
.sym 109941 soc.cpu.cpuregs_rs1[24]
.sym 109945 soc.cpu.latched_compr_SB_LUT4_I1_O[29]
.sym 109946 soc.cpu.latched_compr_SB_LUT4_I1_1_O[1]
.sym 109947 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2[2]
.sym 109948 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2[3]
.sym 109949 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 109950 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_I3[1]
.sym 109951 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2_SB_LUT4_O_I2[3]
.sym 109952 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 109953 soc.cpu.instr_maskirq
.sym 109954 soc.cpu.irq_mask[30]
.sym 109955 soc.cpu.instr_timer
.sym 109956 soc.cpu.timer[30]
.sym 109957 soc.cpu.cpuregs_rs1[30]
.sym 109961 soc.cpu.latched_compr_SB_LUT4_I1_O[25]
.sym 109962 soc.cpu.latched_compr_SB_LUT4_I1_1_O[1]
.sym 109963 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2[2]
.sym 109964 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2[3]
.sym 109965 soc.cpu.alu_out_q[26]
.sym 109966 soc.cpu.reg_out[26]
.sym 109967 soc.cpu.latched_stalu
.sym 109968 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 109969 soc.cpu.alu_out_q[26]
.sym 109970 soc.cpu.reg_out[26]
.sym 109971 soc.cpu.latched_stalu
.sym 109972 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 109973 soc.cpu.instr_timer
.sym 109974 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 109975 soc.cpu.cpuregs_rs1[25]
.sym 109976 soc.cpu.instr_retirq
.sym 109977 soc.cpu.count_cycle[25]
.sym 109978 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 109979 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 109980 soc.cpu.instr_maskirq
.sym 109981 soc.cpu.instr_retirq
.sym 109982 soc.cpu.cpuregs_rs1[30]
.sym 109983 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2[2]
.sym 109984 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2[3]
.sym 109985 soc.cpu.latched_compr_SB_LUT4_I1_O[26]
.sym 109986 soc.cpu.latched_compr_SB_LUT4_I1_1_O[1]
.sym 109987 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2[2]
.sym 109988 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2[3]
.sym 109990 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[0]
.sym 109991 soc.cpu.instr_rdinstr
.sym 109992 soc.cpu.instr_rdcycleh
.sym 109993 soc.cpu.alu_out_q[27]
.sym 109994 soc.cpu.reg_out[27]
.sym 109995 soc.cpu.latched_stalu
.sym 109996 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 109999 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2[0]
.sym 110000 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2[1]
.sym 110001 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 110002 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_3_I3[1]
.sym 110003 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2_SB_LUT4_O_I2[1]
.sym 110004 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 110005 soc.cpu.latched_compr_SB_LUT4_I1_O[27]
.sym 110006 soc.cpu.latched_compr_SB_LUT4_I1_1_O[1]
.sym 110007 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2[2]
.sym 110008 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2[3]
.sym 110009 soc.cpu.cpuregs_rs1[25]
.sym 110013 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_2_I3[1]
.sym 110014 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 110015 soc.cpu.latched_compr_SB_LUT4_I1_1_O[1]
.sym 110016 soc.cpu.latched_compr_SB_LUT4_I1_O[28]
.sym 110019 soc.cpu.irq_mask[26]
.sym 110020 soc.cpu.irq_pending[26]
.sym 110027 soc.cpu.irq_mask[31]
.sym 110028 soc.cpu.irq_pending[31]
.sym 110035 soc.cpu.irq_pending[31]
.sym 110036 soc.cpu.irq_mask[31]
.sym 110039 soc.cpu.irq_mask[28]
.sym 110040 soc.cpu.irq_pending[28]
.sym 110043 soc.cpu.irq_pending[28]
.sym 110044 soc.cpu.irq_mask[28]
.sym 110047 soc.cpu.irq_pending[26]
.sym 110048 soc.cpu.irq_mask[26]
.sym 110084 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 110100 display.refresh_tick_SB_LUT4_O_I3
.sym 110180 soc.simpleuart.send_divcnt[11]
.sym 110196 soc.simpleuart.send_divcnt[15]
.sym 110197 soc.cpu.mem_la_wdata[2]
.sym 110201 soc.cpu.mem_la_wdata[4]
.sym 110206 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 110207 soc.cpu.pcpi_rs2[12]
.sym 110208 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[2]
.sym 110216 soc.simpleuart.send_divcnt[22]
.sym 110220 soc.simpleuart.send_divcnt[23]
.sym 110221 soc.cpu.count_cycle[0]
.sym 110222 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 110223 soc.cpu.instr_rdinstr
.sym 110224 soc.cpu.count_instr[0]
.sym 110240 soc.cpu.count_cycle[0]
.sym 110241 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 110242 soc.cpu.count_cycle[8]
.sym 110243 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 110244 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[3]
.sym 110245 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 110246 soc.cpu.count_cycle[11]
.sym 110247 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 110248 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[3]
.sym 110250 soc.cpu.mem_la_wdata[3]
.sym 110251 soc.cpu.pcpi_rs2[19]
.sym 110252 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[0]
.sym 110253 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 110254 soc.cpu.count_cycle[7]
.sym 110255 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 110256 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[3]
.sym 110258 soc.cpu.mem_la_wdata[4]
.sym 110259 soc.cpu.pcpi_rs2[20]
.sym 110260 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[0]
.sym 110262 soc.cpu.count_instr[7]
.sym 110263 soc.cpu.instr_rdinstr
.sym 110264 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 110265 soc.cpu.instr_rdinstr
.sym 110266 soc.cpu.count_instr[5]
.sym 110267 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 110268 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[3]
.sym 110270 soc.cpu.mem_la_wdata[2]
.sym 110271 soc.cpu.pcpi_rs2[18]
.sym 110272 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[0]
.sym 110273 soc.cpu.cpuregs.regs.0.0.1_RDATA_14[0]
.sym 110274 soc.cpu.cpuregs.regs.0.0.0_RDATA_14[1]
.sym 110275 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 110276 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 110277 soc.cpu.count_cycle[2]
.sym 110278 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 110279 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 110280 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 110281 soc.cpu.cpuregs_wrdata[1]
.sym 110285 soc.cpu.cpuregs_wrdata[3]
.sym 110289 soc.cpu.count_cycle[34]
.sym 110290 soc.cpu.instr_rdcycleh
.sym 110291 soc.cpu.instr_rdinstr
.sym 110292 soc.cpu.count_instr[2]
.sym 110293 soc.cpu.count_cycle[40]
.sym 110294 soc.cpu.instr_rdcycleh
.sym 110295 soc.cpu.instr_rdinstr
.sym 110296 soc.cpu.count_instr[8]
.sym 110298 soc.cpu.count_instr[40]
.sym 110299 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[0]
.sym 110300 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 110301 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[0]
.sym 110302 soc.cpu.count_instr[34]
.sym 110303 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 110304 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[3]
.sym 110305 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[0]
.sym 110306 soc.cpu.count_instr[38]
.sym 110307 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 110308 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[3]
.sym 110310 soc.cpu.instr_retirq
.sym 110311 soc.cpu.cpuregs_rs1[2]
.sym 110312 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I3[2]
.sym 110313 soc.cpu.count_cycle[1]
.sym 110314 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 110315 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 110316 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 110317 soc.cpu.instr_maskirq
.sym 110318 soc.cpu.irq_mask[1]
.sym 110319 soc.cpu.instr_timer
.sym 110320 soc.cpu.timer[1]
.sym 110321 soc.cpu.count_cycle[33]
.sym 110322 soc.cpu.instr_rdcycleh
.sym 110323 soc.cpu.instr_rdinstr
.sym 110324 soc.cpu.count_instr[1]
.sym 110326 soc.cpu.instr_retirq
.sym 110327 soc.cpu.cpuregs_rs1[1]
.sym 110328 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 110329 soc.cpu.count_cycle[38]
.sym 110330 soc.cpu.instr_rdcycleh
.sym 110331 soc.cpu.instr_rdinstr
.sym 110332 soc.cpu.count_instr[6]
.sym 110333 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[0]
.sym 110334 soc.cpu.count_instr[33]
.sym 110335 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 110336 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[3]
.sym 110337 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 110338 soc.cpu.count_cycle[10]
.sym 110339 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 110340 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[3]
.sym 110341 soc.cpu.count_cycle[39]
.sym 110342 soc.cpu.instr_rdcycleh
.sym 110343 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[0]
.sym 110344 soc.cpu.count_instr[39]
.sym 110345 soc.cpu.count_cycle[35]
.sym 110346 soc.cpu.instr_rdcycleh
.sym 110347 soc.cpu.instr_rdinstr
.sym 110348 soc.cpu.count_instr[3]
.sym 110350 soc.cpu.count_instr[10]
.sym 110351 soc.cpu.instr_rdinstr
.sym 110352 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 110353 soc.cpu.count_cycle[4]
.sym 110354 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 110355 soc.cpu.instr_timer_SB_LUT4_I2_O[2]
.sym 110356 soc.cpu.instr_timer_SB_LUT4_I2_O[3]
.sym 110357 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 110358 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 110359 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[3]
.sym 110360 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 110361 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[0]
.sym 110362 soc.cpu.count_instr[35]
.sym 110363 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[2]
.sym 110364 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[3]
.sym 110365 soc.cpu.count_cycle[32]
.sym 110366 soc.cpu.instr_rdcycleh
.sym 110367 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[0]
.sym 110368 soc.cpu.count_instr[32]
.sym 110369 soc.cpu.count_cycle[44]
.sym 110370 soc.cpu.instr_rdcycleh
.sym 110371 soc.cpu.instr_rdinstr
.sym 110372 soc.cpu.count_instr[12]
.sym 110373 soc.cpu.count_cycle[42]
.sym 110374 soc.cpu.instr_rdcycleh
.sym 110375 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[0]
.sym 110376 soc.cpu.count_instr[42]
.sym 110377 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[0]
.sym 110378 soc.cpu.count_instr[44]
.sym 110379 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 110380 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[3]
.sym 110381 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 110382 soc.cpu.count_cycle[9]
.sym 110383 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 110384 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[3]
.sym 110386 soc.cpu.count_instr[9]
.sym 110387 soc.cpu.instr_rdinstr
.sym 110388 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 110389 soc.cpu.count_cycle[3]
.sym 110390 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 110391 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[2]
.sym 110392 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[3]
.sym 110393 soc.cpu.count_cycle[41]
.sym 110394 soc.cpu.instr_rdcycleh
.sym 110395 soc.cpu.instr_rdinstr_SB_LUT4_I2_1_O[0]
.sym 110396 soc.cpu.count_instr[41]
.sym 110397 soc.cpu.cpuregs_rs1[2]
.sym 110401 soc.cpu.instr_retirq
.sym 110402 soc.cpu.cpuregs_rs1[11]
.sym 110403 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 110404 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 110407 soc.cpu.irq_pending[4]
.sym 110408 soc.cpu.irq_mask[4]
.sym 110409 soc.cpu.count_cycle[47]
.sym 110410 soc.cpu.instr_rdcycleh
.sym 110411 soc.cpu.instr_rdinstr
.sym 110412 soc.cpu.count_instr[15]
.sym 110413 soc.cpu.cpuregs_rs1[4]
.sym 110414 soc.cpu.instr_retirq
.sym 110415 soc.cpu.instr_retirq_SB_LUT4_I1_I2[2]
.sym 110416 soc.cpu.cpu_state[2]
.sym 110417 soc.cpu.instr_timer
.sym 110418 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[1]
.sym 110419 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 110420 soc.cpu.cpu_state[2]
.sym 110421 soc.cpu.instr_retirq
.sym 110422 soc.cpu.cpuregs_rs1[10]
.sym 110423 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 110424 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 110427 soc.cpu.instr_timer
.sym 110428 soc.cpu.timer[10]
.sym 110429 soc.cpu.instr_maskirq
.sym 110430 soc.cpu.irq_mask[4]
.sym 110431 soc.cpu.instr_timer
.sym 110432 soc.cpu.timer[4]
.sym 110433 soc.cpu.instr_maskirq
.sym 110434 soc.cpu.irq_mask[10]
.sym 110435 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 110436 soc.cpu.cpu_state[2]
.sym 110437 soc.cpu.irq_pending[4]
.sym 110438 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 110439 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2[2]
.sym 110440 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2[3]
.sym 110441 soc.cpu.instr_maskirq
.sym 110442 soc.cpu.irq_mask[9]
.sym 110443 soc.cpu.instr_timer
.sym 110444 soc.cpu.timer[9]
.sym 110445 soc.cpu.instr_maskirq
.sym 110446 soc.cpu.irq_mask[8]
.sym 110447 soc.cpu.instr_timer
.sym 110448 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[0]
.sym 110449 soc.cpu.cpuregs_rs1[10]
.sym 110453 soc.cpu.cpuregs_rs1[8]
.sym 110457 soc.cpu.instr_retirq
.sym 110458 soc.cpu.cpuregs_rs1[8]
.sym 110459 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_I2[2]
.sym 110460 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_I2[3]
.sym 110461 soc.cpu.instr_retirq
.sym 110462 soc.cpu.cpuregs_rs1[9]
.sym 110463 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_I2[2]
.sym 110464 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_I2[3]
.sym 110465 soc.cpu.irq_pending[10]
.sym 110466 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 110467 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2[2]
.sym 110468 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2[3]
.sym 110471 soc.cpu.irq_mask[10]
.sym 110472 soc.cpu.irq_pending[10]
.sym 110473 soc.cpu.alu_out_q[2]
.sym 110474 soc.cpu.reg_out[2]
.sym 110475 soc.cpu.latched_stalu
.sym 110476 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 110477 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 110478 soc.cpu.cpu_state[4]
.sym 110479 soc.cpu.cpu_state[3]
.sym 110480 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[10]
.sym 110481 soc.cpu.cpuregs_rs1[9]
.sym 110485 soc.cpu.alu_out_q[2]
.sym 110486 soc.cpu.reg_out[2]
.sym 110487 soc.cpu.latched_stalu
.sym 110488 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 110489 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 110490 soc.cpu.cpu_state[4]
.sym 110491 soc.cpu.cpu_state[3]
.sym 110492 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[11]
.sym 110493 soc.cpu.latched_compr_SB_LUT4_I1_O[5]
.sym 110494 soc.cpu.latched_compr_SB_LUT4_I1_1_O[1]
.sym 110495 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2[2]
.sym 110496 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2[3]
.sym 110497 soc.cpu.latched_compr_SB_LUT4_I1_O[1]
.sym 110498 soc.cpu.latched_compr_SB_LUT4_I1_1_O[1]
.sym 110499 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2[2]
.sym 110500 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2[3]
.sym 110503 soc.cpu.irq_mask[2]
.sym 110504 soc.cpu.irq_pending[2]
.sym 110507 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I2[0]
.sym 110508 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I2[1]
.sym 110509 soc.cpu.cpuregs_wrdata[7]
.sym 110513 soc.cpu.cpuregs_wrdata[9]
.sym 110517 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 110518 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_29_I3[1]
.sym 110519 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2[2]
.sym 110520 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 110521 soc.cpu.cpuregs_wrdata[11]
.sym 110525 soc.cpu.cpuregs_wrdata[5]
.sym 110529 soc.cpu.alu_out_q[15]
.sym 110530 soc.cpu.reg_out[15]
.sym 110531 soc.cpu.latched_stalu
.sym 110532 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 110533 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_24_I3[1]
.sym 110534 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 110535 soc.cpu.latched_compr_SB_LUT4_I1_1_O[1]
.sym 110536 soc.cpu.latched_compr_SB_LUT4_I1_O[6]
.sym 110537 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 110538 soc.cpu.cpu_state[4]
.sym 110539 soc.cpu.cpu_state[3]
.sym 110540 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[14]
.sym 110541 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 110542 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_21_I3[1]
.sym 110543 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[1]
.sym 110544 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 110547 soc.cpu.irq_mask[1]
.sym 110548 soc.cpu.irq_pending[1]
.sym 110550 soc.cpu.decoded_imm[14]
.sym 110551 soc.cpu.cpuregs.regs.0.0.0_RDATA_1_SB_LUT4_I0_O[1]
.sym 110552 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 110554 soc.cpu.decoded_imm[12]
.sym 110555 soc.cpu.cpuregs.regs.0.0.0_RDATA_3_SB_LUT4_I0_O[1]
.sym 110556 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 110557 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_23_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 110558 soc.cpu.cpu_state[4]
.sym 110559 soc.cpu.cpu_state[3]
.sym 110560 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 110562 soc.cpu.latched_compr_SB_LUT4_I1_1_I3[0]
.sym 110563 soc.cpu.decoded_imm[0]
.sym 110566 soc.cpu.reg_pc[1]
.sym 110567 soc.cpu.decoded_imm[1]
.sym 110568 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 110570 soc.cpu.reg_pc[2]
.sym 110571 soc.cpu.decoded_imm[2]
.sym 110572 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 110574 soc.cpu.reg_pc[3]
.sym 110575 soc.cpu.decoded_imm[3]
.sym 110576 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 110578 soc.cpu.reg_pc[4]
.sym 110579 soc.cpu.decoded_imm[4]
.sym 110580 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 110582 soc.cpu.reg_pc[5]
.sym 110583 soc.cpu.decoded_imm[5]
.sym 110584 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 110586 soc.cpu.reg_pc[6]
.sym 110587 soc.cpu.decoded_imm[6]
.sym 110588 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 110590 soc.cpu.reg_pc[7]
.sym 110591 soc.cpu.decoded_imm[7]
.sym 110592 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 110594 soc.cpu.reg_pc[8]
.sym 110595 soc.cpu.decoded_imm[8]
.sym 110596 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 110598 soc.cpu.reg_pc[9]
.sym 110599 soc.cpu.decoded_imm[9]
.sym 110600 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[9]
.sym 110602 soc.cpu.reg_pc[10]
.sym 110603 soc.cpu.decoded_imm[10]
.sym 110604 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[10]
.sym 110606 soc.cpu.reg_pc[11]
.sym 110607 soc.cpu.decoded_imm[11]
.sym 110608 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[11]
.sym 110610 soc.cpu.reg_pc[12]
.sym 110611 soc.cpu.decoded_imm[12]
.sym 110612 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[12]
.sym 110614 soc.cpu.reg_pc[13]
.sym 110615 soc.cpu.decoded_imm[13]
.sym 110616 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[13]
.sym 110618 soc.cpu.reg_pc[14]
.sym 110619 soc.cpu.decoded_imm[14]
.sym 110620 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[14]
.sym 110622 soc.cpu.reg_pc[15]
.sym 110623 soc.cpu.decoded_imm[15]
.sym 110624 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[15]
.sym 110626 soc.cpu.reg_pc[16]
.sym 110627 soc.cpu.decoded_imm[16]
.sym 110628 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[16]
.sym 110630 soc.cpu.reg_pc[17]
.sym 110631 soc.cpu.decoded_imm[17]
.sym 110632 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[17]
.sym 110634 soc.cpu.reg_pc[18]
.sym 110635 soc.cpu.decoded_imm[18]
.sym 110636 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[18]
.sym 110638 soc.cpu.reg_pc[19]
.sym 110639 soc.cpu.decoded_imm[19]
.sym 110640 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[19]
.sym 110642 soc.cpu.reg_pc[20]
.sym 110643 soc.cpu.decoded_imm[20]
.sym 110644 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[20]
.sym 110646 soc.cpu.reg_pc[21]
.sym 110647 soc.cpu.decoded_imm[21]
.sym 110648 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[21]
.sym 110650 soc.cpu.reg_pc[22]
.sym 110651 soc.cpu.decoded_imm[22]
.sym 110652 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[22]
.sym 110654 soc.cpu.reg_pc[23]
.sym 110655 soc.cpu.decoded_imm[23]
.sym 110656 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[23]
.sym 110658 soc.cpu.reg_pc[24]
.sym 110659 soc.cpu.decoded_imm[24]
.sym 110660 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[24]
.sym 110662 soc.cpu.reg_pc[25]
.sym 110663 soc.cpu.decoded_imm[25]
.sym 110664 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[25]
.sym 110666 soc.cpu.reg_pc[26]
.sym 110667 soc.cpu.decoded_imm[26]
.sym 110668 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[26]
.sym 110670 soc.cpu.reg_pc[27]
.sym 110671 soc.cpu.decoded_imm[27]
.sym 110672 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[27]
.sym 110674 soc.cpu.reg_pc[28]
.sym 110675 soc.cpu.decoded_imm[28]
.sym 110676 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[28]
.sym 110678 soc.cpu.reg_pc[29]
.sym 110679 soc.cpu.decoded_imm[29]
.sym 110680 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[29]
.sym 110682 soc.cpu.reg_pc[30]
.sym 110683 soc.cpu.decoded_imm[30]
.sym 110684 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[30]
.sym 110686 soc.cpu.reg_pc[31]
.sym 110687 soc.cpu.decoded_imm[31]
.sym 110688 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[31]
.sym 110689 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 110690 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 110691 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 110692 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 110695 soc.cpu.irq_pending[13]
.sym 110696 soc.cpu.irq_mask[13]
.sym 110697 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[0]
.sym 110698 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[1]
.sym 110699 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[2]
.sym 110700 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[3]
.sym 110701 soc.cpu.alu_out_q[22]
.sym 110702 soc.cpu.reg_out[22]
.sym 110703 soc.cpu.latched_stalu
.sym 110704 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 110706 soc.cpu.latched_store
.sym 110707 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 110708 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 110711 soc.cpu.irq_mask[13]
.sym 110712 soc.cpu.irq_pending[13]
.sym 110713 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2_SB_LUT4_O_I2[0]
.sym 110714 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2_SB_LUT4_O_I2[1]
.sym 110715 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2_SB_LUT4_O_I2[2]
.sym 110716 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2_SB_LUT4_O_I2[3]
.sym 110717 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]
.sym 110718 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[1]
.sym 110719 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[2]
.sym 110720 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[3]
.sym 110721 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 110722 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_9_I3[1]
.sym 110723 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2_SB_LUT4_O_I2[1]
.sym 110724 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 110727 soc.cpu.irq_mask[22]
.sym 110728 soc.cpu.irq_pending[22]
.sym 110729 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2[0]
.sym 110730 soc.cpu.cpu_state[3]
.sym 110731 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2[2]
.sym 110732 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2[3]
.sym 110733 soc.cpu.alu_out_q[19]
.sym 110734 soc.cpu.reg_out[19]
.sym 110735 soc.cpu.latched_stalu
.sym 110736 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 110737 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2_SB_LUT4_O_I2[0]
.sym 110738 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2_SB_LUT4_O_I2[1]
.sym 110739 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2_SB_LUT4_O_I2[2]
.sym 110740 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2_SB_LUT4_O_I2[3]
.sym 110741 soc.cpu.instr_maskirq
.sym 110742 soc.cpu.irq_mask[22]
.sym 110743 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 110744 soc.cpu.cpu_state[2]
.sym 110745 soc.cpu.cpu_state[4]
.sym 110746 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 110747 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 110748 soc.cpu.irq_pending[22]
.sym 110751 soc.cpu.irq_pending[19]
.sym 110752 soc.cpu.irq_mask[19]
.sym 110755 soc.cpu.irq_pending[22]
.sym 110756 soc.cpu.irq_mask[22]
.sym 110759 soc.cpu.irq_pending[21]
.sym 110760 soc.cpu.irq_mask[21]
.sym 110761 soc.cpu.alu_out_q[20]
.sym 110762 soc.cpu.reg_out[20]
.sym 110763 soc.cpu.latched_stalu
.sym 110764 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 110765 soc.cpu.instr_retirq
.sym 110766 soc.cpu.cpuregs_rs1[18]
.sym 110767 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2[2]
.sym 110768 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2[3]
.sym 110769 soc.cpu.instr_maskirq
.sym 110770 soc.cpu.irq_mask[18]
.sym 110771 soc.cpu.instr_timer
.sym 110772 soc.cpu.timer[18]
.sym 110774 soc.cpu.irq_pending[21]
.sym 110775 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 110776 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I1_SB_LUT4_O_1_I3[2]
.sym 110779 soc.cpu.irq_mask[21]
.sym 110780 soc.cpu.irq_pending[21]
.sym 110781 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 110782 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_10_I3[1]
.sym 110783 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2_SB_LUT4_O_I2[0]
.sym 110784 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 110785 soc.cpu.cpuregs_rs1[18]
.sym 110789 soc.cpu.latched_compr_SB_LUT4_I1_O[15]
.sym 110790 soc.cpu.latched_compr_SB_LUT4_I1_1_O[1]
.sym 110791 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I2[2]
.sym 110792 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I2[3]
.sym 110793 soc.cpu.instr_maskirq
.sym 110794 soc.cpu.irq_mask[16]
.sym 110795 soc.cpu.instr_timer
.sym 110796 soc.cpu.timer[16]
.sym 110797 soc.cpu.cpuregs_rs1[17]
.sym 110801 soc.cpu.irq_pending[20]
.sym 110802 soc.cpu.irq_pending[21]
.sym 110803 soc.cpu.irq_pending[22]
.sym 110804 soc.cpu.irq_pending[23]
.sym 110805 soc.cpu.cpuregs_rs1[16]
.sym 110809 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 110810 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_15_I3[1]
.sym 110811 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2_SB_LUT4_O_I2[0]
.sym 110812 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 110813 soc.cpu.instr_retirq
.sym 110814 soc.cpu.cpuregs_rs1[16]
.sym 110815 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2[2]
.sym 110816 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2[3]
.sym 110817 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[22]
.sym 110821 soc.cpu.instr_timer
.sym 110822 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 110823 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 110824 soc.cpu.cpu_state[2]
.sym 110825 soc.cpu.latched_compr_SB_LUT4_I1_O[22]
.sym 110826 soc.cpu.latched_compr_SB_LUT4_I1_1_O[1]
.sym 110827 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I2[2]
.sym 110828 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I2[3]
.sym 110829 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 110830 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_8_I3[1]
.sym 110831 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2_SB_LUT4_O_I2[2]
.sym 110832 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 110833 soc.cpu.instr_retirq
.sym 110834 soc.cpu.cpuregs_rs1[17]
.sym 110835 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 110836 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 110837 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_11_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 110838 soc.cpu.cpu_state[4]
.sym 110839 soc.cpu.cpu_state[3]
.sym 110840 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[16]
.sym 110843 soc.cpu.instr_maskirq
.sym 110844 soc.cpu.irq_mask[17]
.sym 110845 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[23]
.sym 110850 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 110851 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_7_I3[1]
.sym 110852 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_7_I3[2]
.sym 110853 soc.cpu.irq_pending[26]
.sym 110854 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[3]
.sym 110855 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[26]
.sym 110856 soc.cpu.cpu_state[3]
.sym 110857 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 110858 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 110859 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 110860 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 110861 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 110862 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 110863 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 110864 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 110865 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 110866 soc.cpu.cpu_state[4]
.sym 110867 soc.cpu.cpu_state[3]
.sym 110868 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[23]
.sym 110869 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 110870 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 110871 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 110872 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 110873 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 110874 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 110875 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 110876 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 110877 soc.cpu.irq_pending[23]
.sym 110878 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 110879 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[2]
.sym 110880 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[3]
.sym 110881 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 110882 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 110883 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 110884 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 110887 soc.cpu.irq_mask[23]
.sym 110888 soc.cpu.irq_pending[23]
.sym 110889 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2_SB_LUT4_O_I2[0]
.sym 110890 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2_SB_LUT4_O_I2[1]
.sym 110891 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2_SB_LUT4_O_I2[2]
.sym 110892 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2_SB_LUT4_O_I2[3]
.sym 110893 soc.cpu.cpu_state[3]
.sym 110894 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2[1]
.sym 110895 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2[2]
.sym 110896 soc.cpu.cpu_state[2]
.sym 110897 soc.cpu.irq_pending[31]
.sym 110898 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[3]
.sym 110899 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[31]
.sym 110900 soc.cpu.cpu_state[3]
.sym 110903 soc.cpu.irq_mask[16]
.sym 110904 soc.cpu.irq_pending[16]
.sym 110907 soc.cpu.irq_mask[24]
.sym 110908 soc.cpu.irq_pending[24]
.sym 110909 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 110910 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_1_I3[1]
.sym 110911 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2_SB_LUT4_O_I2[2]
.sym 110912 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 110913 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 110914 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_5_I3[1]
.sym 110915 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2_SB_LUT4_O_I2[2]
.sym 110916 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 110917 soc.cpu.cpu_state[4]
.sym 110918 soc.cpu.alu_out_SB_LUT4_O_26_I1[1]
.sym 110919 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 110920 soc.cpu.irq_pending[25]
.sym 110921 soc.cpu.irq_pending[24]
.sym 110922 soc.cpu.irq_pending[25]
.sym 110923 soc.cpu.irq_pending[26]
.sym 110924 soc.cpu.irq_pending[27]
.sym 110925 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[25]
.sym 110929 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 110930 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 110931 soc.cpu.cpu_state[2]
.sym 110932 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 110935 soc.cpu.irq_mask[30]
.sym 110936 soc.cpu.irq_pending[30]
.sym 110938 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 110939 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_5_I3[1]
.sym 110940 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_5_I3[2]
.sym 110941 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[28]
.sym 110945 soc.cpu.instr_maskirq
.sym 110946 soc.cpu.irq_mask[25]
.sym 110947 soc.cpu.instr_timer
.sym 110948 soc.cpu.timer[25]
.sym 110951 soc.cpu.irq_pending[27]
.sym 110952 soc.cpu.irq_mask[27]
.sym 110954 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I3[0]
.sym 110955 soc.cpu.cpu_state[3]
.sym 110956 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I3[2]
.sym 110959 soc.cpu.irq_pending[25]
.sym 110960 soc.cpu.irq_mask[25]
.sym 110961 soc.cpu.irq_pending[28]
.sym 110962 soc.cpu.irq_pending[29]
.sym 110963 soc.cpu.irq_pending[30]
.sym 110964 soc.cpu.irq_pending[31]
.sym 110967 soc.cpu.irq_pending[30]
.sym 110968 soc.cpu.irq_mask[30]
.sym 110971 soc.cpu.irq_mask[25]
.sym 110972 soc.cpu.irq_pending[25]
.sym 110975 soc.cpu.irq_pending[29]
.sym 110976 soc.cpu.irq_mask[29]
.sym 110978 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 110979 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[0]
.sym 110980 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 110983 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[0]
.sym 110984 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 110985 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 110986 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 110987 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 110988 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 110989 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 110990 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 110991 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[0]
.sym 110992 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 110993 soc.cpu.alu_out_q[27]
.sym 110994 soc.cpu.reg_out[27]
.sym 110995 soc.cpu.latched_stalu
.sym 110996 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 110998 soc.cpu.instr_timer
.sym 110999 soc.cpu.instr_maskirq
.sym 111000 soc.cpu.instr_retirq
.sym 111001 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 111002 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 111003 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 111004 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 111011 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 111012 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 111013 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 111014 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 111015 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 111016 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 111022 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 111023 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 111024 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 111025 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 111026 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 111027 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 111028 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 111031 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 111032 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 111035 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 111036 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 111037 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 111038 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 111039 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 111040 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 111043 display.refresh_tick_SB_DFFSR_C_Q[1]
.sym 111044 display.refresh_tick_SB_DFFSR_C_Q[0]
.sym 111047 display.refresh_tick_SB_DFFSR_C_Q[1]
.sym 111048 display.refresh_tick_SB_DFFSR_C_Q[0]
.sym 111049 COMM[2]$SB_IO_OUT
.sym 111059 display.refresh_tick_SB_DFFSR_C_Q[0]
.sym 111060 display.refresh_tick_SB_DFFSR_C_Q[1]
.sym 111063 display.refresh_tick_SB_DFFSR_C_Q[1]
.sym 111064 display.refresh_tick_SB_DFFSR_C_Q[0]
.sym 111065 COMM[3]$SB_IO_OUT
.sym 111071 display.refresh_tick_SB_DFFSR_C_Q[1]
.sym 111072 display.refresh_tick_SB_DFFSR_C_Q[0]
.sym 111074 soc.simpleuart.send_divcnt[0]
.sym 111079 soc.simpleuart.send_divcnt[1]
.sym 111083 soc.simpleuart.send_divcnt[2]
.sym 111084 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 111087 soc.simpleuart.send_divcnt[3]
.sym 111088 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 111091 soc.simpleuart.send_divcnt[4]
.sym 111092 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 111095 soc.simpleuart.send_divcnt[5]
.sym 111096 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 111099 soc.simpleuart.send_divcnt[6]
.sym 111100 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 111103 soc.simpleuart.send_divcnt[7]
.sym 111104 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 111107 soc.simpleuart.send_divcnt[8]
.sym 111108 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 111111 soc.simpleuart.send_divcnt[9]
.sym 111112 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 111115 soc.simpleuart.send_divcnt[10]
.sym 111116 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 111119 soc.simpleuart.send_divcnt[11]
.sym 111120 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 111123 soc.simpleuart.send_divcnt[12]
.sym 111124 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 111127 soc.simpleuart.send_divcnt[13]
.sym 111128 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 111131 soc.simpleuart.send_divcnt[14]
.sym 111132 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 111135 soc.simpleuart.send_divcnt[15]
.sym 111136 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 111139 soc.simpleuart.send_divcnt[16]
.sym 111140 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 111143 soc.simpleuart.send_divcnt[17]
.sym 111144 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 111147 soc.simpleuart.send_divcnt[18]
.sym 111148 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 111151 soc.simpleuart.send_divcnt[19]
.sym 111152 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 111155 soc.simpleuart.send_divcnt[20]
.sym 111156 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 111159 soc.simpleuart.send_divcnt[21]
.sym 111160 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 111163 soc.simpleuart.send_divcnt[22]
.sym 111164 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 111167 soc.simpleuart.send_divcnt[23]
.sym 111168 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 111171 soc.simpleuart.send_divcnt[24]
.sym 111172 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 111175 soc.simpleuart.send_divcnt[25]
.sym 111176 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[25]
.sym 111179 soc.simpleuart.send_divcnt[26]
.sym 111180 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[26]
.sym 111183 soc.simpleuart.send_divcnt[27]
.sym 111184 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[27]
.sym 111187 soc.simpleuart.send_divcnt[28]
.sym 111188 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[28]
.sym 111191 soc.simpleuart.send_divcnt[29]
.sym 111192 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[29]
.sym 111195 soc.simpleuart.send_divcnt[30]
.sym 111196 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[30]
.sym 111199 soc.simpleuart.send_divcnt[31]
.sym 111200 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[31]
.sym 111204 soc.simpleuart.send_divcnt[21]
.sym 111208 soc.simpleuart.send_divcnt[24]
.sym 111212 soc.simpleuart.send_divcnt[20]
.sym 111216 soc.simpleuart.send_divcnt[19]
.sym 111220 soc.simpleuart.send_divcnt[17]
.sym 111224 soc.simpleuart.send_divcnt[18]
.sym 111228 soc.simpleuart.send_divcnt[16]
.sym 111232 soc.simpleuart.send_divcnt[25]
.sym 111236 soc.simpleuart.send_divcnt[31]
.sym 111238 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 111239 soc.cpu.pcpi_rs2[14]
.sym 111240 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[2]
.sym 111244 soc.simpleuart.send_divcnt[28]
.sym 111248 soc.simpleuart.send_divcnt[26]
.sym 111252 soc.simpleuart.send_divcnt[29]
.sym 111256 soc.simpleuart.send_divcnt[30]
.sym 111260 soc.simpleuart.send_divcnt[27]
.sym 111269 soc.cpu.count_cycle[6]
.sym 111270 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 111271 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 111272 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 111279 soc.cpu.irq_pending[5]
.sym 111280 soc.cpu.irq_mask[5]
.sym 111281 soc.cpu.instr_maskirq
.sym 111282 soc.cpu.irq_mask[6]
.sym 111283 soc.cpu.instr_timer
.sym 111284 soc.cpu.timer[6]
.sym 111287 soc.cpu.irq_pending[6]
.sym 111288 soc.cpu.irq_mask[6]
.sym 111297 soc.cpu.cpuregs_rs1[6]
.sym 111301 soc.cpu.count_cycle[5]
.sym 111302 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 111303 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 111304 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 111307 soc.cpu.irq_mask[6]
.sym 111308 soc.cpu.irq_pending[6]
.sym 111309 soc.cpu.instr_maskirq
.sym 111310 soc.cpu.irq_mask[5]
.sym 111311 soc.cpu.instr_timer
.sym 111312 soc.cpu.timer[5]
.sym 111313 soc.cpu.cpuregs_rs1[3]
.sym 111319 soc.cpu.irq_mask[5]
.sym 111320 soc.cpu.irq_pending[5]
.sym 111321 soc.cpu.cpuregs_rs1[5]
.sym 111325 soc.cpu.cpuregs_rs1[6]
.sym 111326 soc.cpu.instr_retirq
.sym 111327 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 111328 soc.cpu.cpu_state[2]
.sym 111329 soc.cpu.instr_maskirq
.sym 111330 soc.cpu.irq_mask[3]
.sym 111331 soc.cpu.instr_timer
.sym 111332 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 111333 soc.cpu.irq_pending[6]
.sym 111334 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 111335 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[2]
.sym 111336 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 111339 soc.cpu.irq_mask[3]
.sym 111340 soc.cpu.irq_pending[3]
.sym 111343 soc.cpu.instr_maskirq
.sym 111344 soc.cpu.irq_mask[7]
.sym 111345 soc.cpu.instr_retirq
.sym 111346 soc.cpu.cpuregs_rs1[7]
.sym 111347 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 111348 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 111351 soc.cpu.irq_pending[7]
.sym 111352 soc.cpu.irq_mask[7]
.sym 111355 soc.cpu.irq_pending[3]
.sym 111356 soc.cpu.irq_mask[3]
.sym 111357 soc.cpu.cpuregs_rs1[3]
.sym 111358 soc.cpu.instr_retirq
.sym 111359 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 111360 soc.cpu.cpu_state[2]
.sym 111361 soc.cpu.irq_pending[4]
.sym 111362 soc.cpu.irq_pending[5]
.sym 111363 soc.cpu.irq_pending[6]
.sym 111364 soc.cpu.irq_pending[7]
.sym 111365 soc.cpu.cpuregs_rs1[7]
.sym 111369 soc.cpu.cpuregs_rs1[4]
.sym 111375 soc.cpu.instr_maskirq
.sym 111376 soc.cpu.irq_mask[11]
.sym 111377 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_21_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 111378 soc.cpu.cpu_state[4]
.sym 111379 soc.cpu.cpu_state[3]
.sym 111380 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 111381 soc.cpu.instr_timer
.sym 111382 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 111383 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 111384 soc.cpu.cpu_state[2]
.sym 111385 soc.cpu.cpuregs_rs1[11]
.sym 111389 soc.cpu.irq_mask[7]
.sym 111390 soc.cpu.irq_pending[7]
.sym 111391 soc.cpu.irq_mask[4]
.sym 111392 soc.cpu.irq_pending[4]
.sym 111394 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I2_SB_LUT4_O_1_I3[0]
.sym 111395 soc.cpu.cpu_state[3]
.sym 111396 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I2_SB_LUT4_O_1_I3[2]
.sym 111397 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 111398 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_28_I3[1]
.sym 111399 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2_SB_LUT4_O_I2[3]
.sym 111400 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 111401 soc.cpu.latched_compr_SB_LUT4_I1_O[2]
.sym 111402 soc.cpu.latched_compr_SB_LUT4_I1_1_O[1]
.sym 111403 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I2[2]
.sym 111404 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I2[3]
.sym 111405 soc.cpu.alu_out_q[7]
.sym 111406 soc.cpu.reg_out[7]
.sym 111407 soc.cpu.latched_stalu
.sym 111408 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 111411 soc.cpu.irq_pending[11]
.sym 111412 soc.cpu.irq_mask[11]
.sym 111413 soc.cpu.irq_mask[7]
.sym 111414 soc.cpu.irq_pending[7]
.sym 111415 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 111416 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I2_SB_LUT4_O_1_I3[3]
.sym 111417 soc.cpu.irq_pending[11]
.sym 111418 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 111419 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I2_SB_LUT4_O_I2[2]
.sym 111420 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I2_SB_LUT4_O_I2[3]
.sym 111423 soc.cpu.irq_mask[11]
.sym 111424 soc.cpu.irq_pending[11]
.sym 111427 soc.cpu.irq_pending[9]
.sym 111428 soc.cpu.irq_mask[9]
.sym 111430 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 111431 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_29_I3[1]
.sym 111432 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_29_I3[2]
.sym 111435 soc.cpu.irq_mask[9]
.sym 111436 soc.cpu.irq_pending[9]
.sym 111437 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 111438 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_25_I3[1]
.sym 111439 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2_SB_LUT4_O_I2[1]
.sym 111440 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 111441 soc.cpu.irq_pending[8]
.sym 111442 soc.cpu.irq_pending[9]
.sym 111443 soc.cpu.irq_pending[10]
.sym 111444 soc.cpu.irq_pending[11]
.sym 111447 soc.cpu.irq_pending[10]
.sym 111448 soc.cpu.irq_mask[10]
.sym 111451 soc.cpu.irq_pending[8]
.sym 111452 soc.cpu.irq_mask[8]
.sym 111455 soc.cpu.irq_mask[8]
.sym 111456 soc.cpu.irq_pending[8]
.sym 111457 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 111458 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 111459 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 111460 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 111461 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[6]
.sym 111465 soc.cpu.irq_pending[2]
.sym 111466 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[3]
.sym 111467 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 111468 soc.cpu.cpu_state[3]
.sym 111469 soc.cpu.irq_pending[3]
.sym 111470 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[3]
.sym 111471 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 111472 soc.cpu.cpu_state[3]
.sym 111473 soc.cpu.latched_compr_SB_LUT4_I1_O[7]
.sym 111474 soc.cpu.latched_compr_SB_LUT4_I1_1_O[1]
.sym 111475 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2[2]
.sym 111476 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2[3]
.sym 111477 soc.cpu.irq_pending[0]
.sym 111478 soc.cpu.irq_pending[1]
.sym 111479 soc.cpu.irq_pending[2]
.sym 111480 soc.cpu.irq_pending[3]
.sym 111481 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2[0]
.sym 111482 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2[1]
.sym 111483 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2[2]
.sym 111484 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2[3]
.sym 111485 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 111489 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 111490 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_16_I3[1]
.sym 111491 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2_SB_LUT4_O_I2[1]
.sym 111492 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 111493 soc.cpu.irq_pending[12]
.sym 111494 soc.cpu.irq_pending[13]
.sym 111495 soc.cpu.irq_pending[14]
.sym 111496 soc.cpu.irq_pending[15]
.sym 111497 soc.cpu.irq_pending[14]
.sym 111498 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 111499 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_I2[2]
.sym 111500 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_I2[3]
.sym 111501 soc.cpu.irq_pending[1]
.sym 111502 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[3]
.sym 111503 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 111504 soc.cpu.cpu_state[3]
.sym 111507 soc.cpu.irq_mask[14]
.sym 111508 soc.cpu.irq_pending[14]
.sym 111511 soc.cpu.irq_pending[14]
.sym 111512 soc.cpu.irq_mask[14]
.sym 111513 soc.cpu.latched_compr_SB_LUT4_I1_O[10]
.sym 111514 soc.cpu.latched_compr_SB_LUT4_I1_1_O[1]
.sym 111515 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I2[2]
.sym 111516 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I2[3]
.sym 111519 soc.cpu.irq_pending[15]
.sym 111520 soc.cpu.irq_mask[15]
.sym 111521 soc.cpu.latched_compr_SB_LUT4_I1_O[13]
.sym 111522 soc.cpu.latched_compr_SB_LUT4_I1_1_O[1]
.sym 111523 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2[2]
.sym 111524 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2[3]
.sym 111525 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2_SB_LUT4_O_I2[0]
.sym 111526 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2_SB_LUT4_O_I2[1]
.sym 111527 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2_SB_LUT4_O_I2[2]
.sym 111528 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2_SB_LUT4_O_I2[3]
.sym 111531 soc.cpu.irq_mask[15]
.sym 111532 soc.cpu.irq_pending[15]
.sym 111533 soc.cpu.alu_out_q[15]
.sym 111534 soc.cpu.reg_out[15]
.sym 111535 soc.cpu.latched_stalu
.sym 111536 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 111537 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[5]
.sym 111541 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[0]
.sym 111542 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[1]
.sym 111543 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[2]
.sym 111544 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[3]
.sym 111545 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 111546 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_17_I3[1]
.sym 111547 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[0]
.sym 111548 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 111549 soc.cpu.irq_pending[9]
.sym 111550 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[3]
.sym 111551 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[9]
.sym 111552 soc.cpu.cpu_state[3]
.sym 111553 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 111554 soc.cpu.cpu_state[4]
.sym 111555 soc.cpu.cpu_state[3]
.sym 111556 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[15]
.sym 111557 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 111558 soc.cpu.cpu_state[4]
.sym 111559 soc.cpu.cpu_state[3]
.sym 111560 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[13]
.sym 111561 soc.cpu.latched_compr_SB_LUT4_I1_O[12]
.sym 111562 soc.cpu.latched_compr_SB_LUT4_I1_1_O[1]
.sym 111563 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I2[2]
.sym 111564 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I2[3]
.sym 111565 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[8]
.sym 111569 soc.cpu.irq_pending[15]
.sym 111570 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 111571 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 111572 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 111573 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[9]
.sym 111577 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[13]
.sym 111581 soc.cpu.irq_pending[13]
.sym 111582 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 111583 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2[2]
.sym 111584 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2[3]
.sym 111585 soc.cpu.irq_pending[12]
.sym 111586 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 111587 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_I2[2]
.sym 111588 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_I2[3]
.sym 111589 soc.cpu.latched_compr_SB_LUT4_I1_O[0]
.sym 111590 soc.cpu.latched_compr_SB_LUT4_I1_1_O[1]
.sym 111591 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2[2]
.sym 111592 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2[3]
.sym 111595 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 111596 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 111597 soc.cpu.alu_out_q[12]
.sym 111598 soc.cpu.reg_out[12]
.sym 111599 soc.cpu.latched_stalu
.sym 111600 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 111601 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 111605 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 111606 soc.cpu.latched_store_SB_LUT4_I1_O[1]
.sym 111607 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2_SB_LUT4_O_I2[0]
.sym 111608 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 111610 soc.cpu.latched_compr
.sym 111611 soc.cpu.reg_pc[1]
.sym 111613 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 111614 soc.cpu.cpu_state[4]
.sym 111615 soc.cpu.cpu_state[3]
.sym 111616 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[12]
.sym 111617 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[11]
.sym 111624 soc.cpu.compressed_instr
.sym 111626 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 111627 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_19_I3[1]
.sym 111628 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_19_I3[2]
.sym 111629 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[14]
.sym 111634 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[6]
.sym 111635 soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I2[1]
.sym 111636 soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I2[2]
.sym 111637 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[6]
.sym 111638 soc.cpu.compressed_instr_SB_LUT4_I1_O[6]
.sym 111639 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[2]
.sym 111640 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 111641 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 111642 soc.cpu.decoder_trigger
.sym 111643 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[2]
.sym 111644 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 111646 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 111647 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_16_I3[1]
.sym 111648 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_16_I3[2]
.sym 111649 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[18]
.sym 111654 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 111655 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_10_I3[1]
.sym 111656 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_10_I3[2]
.sym 111657 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 111658 soc.cpu.cpu_state[4]
.sym 111659 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2[2]
.sym 111660 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2[3]
.sym 111661 soc.cpu.alu_out_q[21]
.sym 111662 soc.cpu.reg_out[21]
.sym 111663 soc.cpu.latched_stalu
.sym 111664 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 111665 soc.cpu.irq_pending[19]
.sym 111666 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[3]
.sym 111667 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[19]
.sym 111668 soc.cpu.cpu_state[3]
.sym 111669 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[15]
.sym 111673 soc.cpu.alu_out_q[21]
.sym 111674 soc.cpu.reg_out[21]
.sym 111675 soc.cpu.latched_stalu
.sym 111676 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 111677 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 111678 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_18_I3[1]
.sym 111679 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2_SB_LUT4_O_I2[3]
.sym 111680 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 111681 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[16]
.sym 111689 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[20]
.sym 111693 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[19]
.sym 111698 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 111699 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_12_I3[1]
.sym 111700 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_12_I3[2]
.sym 111701 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[19]
.sym 111702 soc.cpu.compressed_instr_SB_LUT4_I1_O[19]
.sym 111703 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 111704 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 111705 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[21]
.sym 111710 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 111711 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_9_I3[1]
.sym 111712 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_9_I3[2]
.sym 111714 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[19]
.sym 111715 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2[1]
.sym 111716 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2[2]
.sym 111718 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[1]
.sym 111719 soc.cpu.decoder_trigger
.sym 111720 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 111722 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 111723 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_13_I3[1]
.sym 111724 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_13_I3[2]
.sym 111725 soc.cpu.alu_out_q[20]
.sym 111726 soc.cpu.reg_out[20]
.sym 111727 soc.cpu.latched_stalu
.sym 111728 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 111730 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 111731 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_11_I3[1]
.sym 111732 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_11_I3[2]
.sym 111733 soc.cpu.alu_out_q[18]
.sym 111734 soc.cpu.reg_out[18]
.sym 111735 soc.cpu.latched_stalu
.sym 111736 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 111738 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 111739 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_15_I3[1]
.sym 111740 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_15_I3[2]
.sym 111741 soc.cpu.alu_out_q[18]
.sym 111742 soc.cpu.reg_out[18]
.sym 111743 soc.cpu.latched_stalu
.sym 111744 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 111745 soc.cpu.alu_out_q[16]
.sym 111746 soc.cpu.reg_out[16]
.sym 111747 soc.cpu.latched_stalu
.sym 111748 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 111751 soc.cpu.irq_mask[18]
.sym 111752 soc.cpu.irq_pending[18]
.sym 111753 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 111754 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_13_I3[1]
.sym 111755 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2_SB_LUT4_O_I2[3]
.sym 111756 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 111757 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 111758 soc.cpu.cpu_state[4]
.sym 111759 soc.cpu.cpu_state[3]
.sym 111760 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[17]
.sym 111761 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[17]
.sym 111765 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 111766 soc.cpu.cpu_state[4]
.sym 111767 soc.cpu.cpu_state[3]
.sym 111768 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[18]
.sym 111770 soc.cpu.irq_pending[18]
.sym 111771 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 111772 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I1_SB_LUT4_O_I3[2]
.sym 111773 soc.cpu.alu_out_q[16]
.sym 111774 soc.cpu.reg_out[16]
.sym 111775 soc.cpu.latched_stalu
.sym 111776 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 111777 soc.cpu.alu_out_q[17]
.sym 111778 soc.cpu.reg_out[17]
.sym 111779 soc.cpu.latched_stalu
.sym 111780 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 111781 soc.cpu.alu_out_q[23]
.sym 111782 soc.cpu.reg_out[23]
.sym 111783 soc.cpu.latched_stalu
.sym 111784 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 111785 soc.cpu.alu_out_q[17]
.sym 111786 soc.cpu.reg_out[17]
.sym 111787 soc.cpu.latched_stalu
.sym 111788 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 111789 soc.cpu.alu_out_q[23]
.sym 111790 soc.cpu.reg_out[23]
.sym 111791 soc.cpu.latched_stalu
.sym 111792 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 111793 soc.cpu.irq_pending[17]
.sym 111794 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 111795 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2[2]
.sym 111796 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2[3]
.sym 111799 soc.cpu.irq_pending[18]
.sym 111800 soc.cpu.irq_mask[18]
.sym 111802 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 111803 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_8_I3[1]
.sym 111804 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_8_I3[2]
.sym 111805 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_14_I3[1]
.sym 111806 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 111807 soc.cpu.cpuregs.wdata_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 111808 soc.cpu.cpuregs.wdata_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 111809 soc.cpu.irq_pending[16]
.sym 111810 soc.cpu.irq_pending[17]
.sym 111811 soc.cpu.irq_pending[18]
.sym 111812 soc.cpu.irq_pending[19]
.sym 111813 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 111814 soc.cpu.decoded_imm_j[8]
.sym 111815 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3[1]
.sym 111816 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 111818 soc.cpu.irq_mask[17]
.sym 111819 soc.cpu.irq_pending[17]
.sym 111820 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 111821 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 111822 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 111823 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 111824 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 111825 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 111826 soc.cpu.decoded_imm_j[10]
.sym 111827 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3[1]
.sym 111828 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 111830 soc.cpu.irq_pending[16]
.sym 111831 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 111832 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_I3[2]
.sym 111833 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_7_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 111834 soc.cpu.cpu_state[4]
.sym 111835 soc.cpu.cpu_state[3]
.sym 111836 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[28]
.sym 111837 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 111838 soc.cpu.decoded_imm_j[5]
.sym 111839 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3[1]
.sym 111840 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 111843 soc.cpu.irq_pending[17]
.sym 111844 soc.cpu.irq_mask[17]
.sym 111847 soc.cpu.irq_pending[24]
.sym 111848 soc.cpu.irq_mask[24]
.sym 111849 soc.cpu.alu_out_q[31]
.sym 111850 soc.cpu.reg_out[31]
.sym 111851 soc.cpu.latched_stalu
.sym 111852 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 111853 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 111854 soc.cpu.cpu_state[4]
.sym 111855 soc.cpu.cpu_state[3]
.sym 111856 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[30]
.sym 111857 soc.cpu.alu_out_q[30]
.sym 111858 soc.cpu.reg_out[30]
.sym 111859 soc.cpu.latched_stalu
.sym 111860 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 111863 soc.cpu.irq_pending[16]
.sym 111864 soc.cpu.irq_mask[16]
.sym 111867 soc.cpu.irq_pending[23]
.sym 111868 soc.cpu.irq_mask[23]
.sym 111869 soc.cpu.alu_out_q[30]
.sym 111870 soc.cpu.reg_out[30]
.sym 111871 soc.cpu.latched_stalu
.sym 111872 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 111873 soc.cpu.latched_compr_SB_LUT4_I1_O[24]
.sym 111874 soc.cpu.latched_compr_SB_LUT4_I1_1_O[1]
.sym 111875 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2[2]
.sym 111876 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2[3]
.sym 111877 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 111878 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_6_I3[1]
.sym 111879 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2[0]
.sym 111880 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 111881 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 111882 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 111883 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_I3[0]
.sym 111884 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 111885 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 111886 soc.cpu.cpu_state[4]
.sym 111887 soc.cpu.cpu_state[3]
.sym 111888 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[29]
.sym 111889 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 111890 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 111891 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 111892 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[3]
.sym 111895 soc.cpu.irq_mask[27]
.sym 111896 soc.cpu.irq_pending[27]
.sym 111897 soc.cpu.cpu_state[4]
.sym 111898 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 111899 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 111900 soc.cpu.irq_pending[27]
.sym 111901 soc.cpu.irq_mask[29]
.sym 111902 soc.cpu.irq_pending[29]
.sym 111903 soc.cpu.irq_mask[17]
.sym 111904 soc.cpu.irq_pending[17]
.sym 111905 soc.cpu.alu_out_q[29]
.sym 111906 soc.cpu.reg_out[29]
.sym 111907 soc.cpu.latched_stalu
.sym 111908 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 111909 soc.cpu.irq_mask[29]
.sym 111910 soc.cpu.irq_pending[29]
.sym 111911 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 111912 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_1_I3[3]
.sym 111914 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 111915 soc.cpu.irq_pending[28]
.sym 111916 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I3[2]
.sym 111917 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 111918 soc.cpu.irq_pending[29]
.sym 111919 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2[2]
.sym 111920 soc.cpu.cpu_state[2]
.sym 111922 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 111923 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I1[1]
.sym 111924 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I1[2]
.sym 111926 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I1[0]
.sym 111927 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I1[1]
.sym 111928 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I1[2]
.sym 111929 soc.cpu.alu_out_q[28]
.sym 111930 soc.cpu.reg_out[28]
.sym 111931 soc.cpu.latched_stalu
.sym 111932 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 111933 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 111934 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_4_I3[1]
.sym 111935 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2_SB_LUT4_O_I2[0]
.sym 111936 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 111937 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[24]
.sym 111950 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 111951 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_4_I3[1]
.sym 111952 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_4_I3[2]
.sym 111954 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 111955 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_2_I3[1]
.sym 111956 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_2_I3[2]
.sym 111961 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[26]
.sym 111965 soc.cpu.alu_out_q[29]
.sym 111966 soc.cpu.reg_out[29]
.sym 111967 soc.cpu.latched_stalu
.sym 111968 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 112036 soc.simpleuart.send_divcnt[6]
.sym 112040 soc.simpleuart.send_divcnt[7]
.sym 112041 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[0]
.sym 112047 soc.simpleuart.send_divcnt[1]
.sym 112048 soc.simpleuart.send_divcnt[0]
.sym 112052 soc.simpleuart.send_divcnt[2]
.sym 112056 soc.simpleuart.send_divcnt[0]
.sym 112060 soc.simpleuart.send_divcnt[5]
.sym 112064 soc.simpleuart.send_divcnt[3]
.sym 112068 soc.simpleuart.send_divcnt[9]
.sym 112072 soc.simpleuart.send_divcnt[10]
.sym 112076 soc.simpleuart.send_divcnt[12]
.sym 112080 soc.simpleuart.send_divcnt[4]
.sym 112084 soc.simpleuart.send_divcnt[13]
.sym 112088 soc.simpleuart.send_divcnt[1]
.sym 112092 soc.simpleuart.send_divcnt[8]
.sym 112096 soc.simpleuart.send_divcnt[14]
.sym 112098 soc.simpleuart_reg_div_do[0]
.sym 112099 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[0]
.sym 112102 soc.simpleuart_reg_div_do[1]
.sym 112103 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[1]
.sym 112106 soc.simpleuart_reg_div_do[2]
.sym 112107 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[2]
.sym 112110 soc.simpleuart_reg_div_do[3]
.sym 112111 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[3]
.sym 112114 soc.simpleuart_reg_div_do[4]
.sym 112115 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[4]
.sym 112118 soc.simpleuart_reg_div_do[5]
.sym 112119 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[5]
.sym 112122 soc.simpleuart_reg_div_do[6]
.sym 112123 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[6]
.sym 112126 soc.simpleuart_reg_div_do[7]
.sym 112127 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[7]
.sym 112130 soc.simpleuart_reg_div_do[8]
.sym 112131 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[8]
.sym 112134 soc.simpleuart_reg_div_do[9]
.sym 112135 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[9]
.sym 112138 soc.simpleuart_reg_div_do[10]
.sym 112139 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[10]
.sym 112142 soc.simpleuart_reg_div_do[11]
.sym 112143 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[11]
.sym 112146 soc.simpleuart_reg_div_do[12]
.sym 112147 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[12]
.sym 112150 soc.simpleuart_reg_div_do[13]
.sym 112151 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[13]
.sym 112154 soc.simpleuart_reg_div_do[14]
.sym 112155 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[14]
.sym 112158 soc.simpleuart_reg_div_do[15]
.sym 112159 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[15]
.sym 112162 soc.simpleuart_reg_div_do[16]
.sym 112163 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[16]
.sym 112166 soc.simpleuart_reg_div_do[17]
.sym 112167 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[17]
.sym 112170 soc.simpleuart_reg_div_do[18]
.sym 112171 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[18]
.sym 112174 soc.simpleuart_reg_div_do[19]
.sym 112175 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[19]
.sym 112178 soc.simpleuart_reg_div_do[20]
.sym 112179 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[20]
.sym 112182 soc.simpleuart_reg_div_do[21]
.sym 112183 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[21]
.sym 112186 soc.simpleuart_reg_div_do[22]
.sym 112187 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[22]
.sym 112190 soc.simpleuart_reg_div_do[23]
.sym 112191 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[23]
.sym 112194 soc.simpleuart_reg_div_do[24]
.sym 112195 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[24]
.sym 112198 soc.simpleuart_reg_div_do[25]
.sym 112199 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[25]
.sym 112202 soc.simpleuart_reg_div_do[26]
.sym 112203 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[26]
.sym 112206 soc.simpleuart_reg_div_do[27]
.sym 112207 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[27]
.sym 112210 soc.simpleuart_reg_div_do[28]
.sym 112211 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[28]
.sym 112214 soc.simpleuart_reg_div_do[29]
.sym 112215 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[29]
.sym 112218 soc.simpleuart_reg_div_do[30]
.sym 112219 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[30]
.sym 112222 soc.simpleuart_reg_div_do[31]
.sym 112223 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[31]
.sym 112228 $nextpnr_ICESTORM_LC_57$I3
.sym 112232 soc.simpleuart_reg_div_do[26]
.sym 112236 soc.simpleuart_reg_div_do[29]
.sym 112237 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 112244 soc.simpleuart_reg_div_do[27]
.sym 112248 soc.simpleuart_reg_div_do[25]
.sym 112252 soc.simpleuart_reg_div_do[24]
.sym 112256 soc.simpleuart_reg_div_do[30]
.sym 112258 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 112259 soc.cpu.pcpi_rs2[16]
.sym 112260 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[0]
.sym 112264 soc.simpleuart_reg_div_do[28]
.sym 112265 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 112266 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 112267 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 112268 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 112278 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[0]
.sym 112279 soc.cpu.alu_out_SB_LUT4_O_25_I1[2]
.sym 112280 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[2]
.sym 112282 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 112283 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 112284 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[2]
.sym 112286 soc.cpu.mem_la_wdata[6]
.sym 112287 soc.cpu.pcpi_rs2[22]
.sym 112288 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[0]
.sym 112289 iomem_wdata[24]
.sym 112293 soc.cpu.cpuregs_rs1[5]
.sym 112294 soc.cpu.instr_retirq
.sym 112295 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 112296 soc.cpu.cpu_state[2]
.sym 112297 iomem_wdata[27]
.sym 112301 iomem_wdata[29]
.sym 112305 iomem_wdata[25]
.sym 112310 soc.cpu.latched_compr_SB_LUT4_I1_1_I3[0]
.sym 112311 soc.cpu.decoded_imm[0]
.sym 112317 iomem_wdata[28]
.sym 112321 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_22_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 112322 soc.cpu.cpu_state[4]
.sym 112323 soc.cpu.cpu_state[3]
.sym 112324 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 112326 soc.cpu.irq_pending[0]
.sym 112327 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 112328 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 112337 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 112338 soc.cpu.cpu_state[2]
.sym 112339 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 112340 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 112341 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 112342 soc.cpu.cpu_state[4]
.sym 112343 soc.cpu.cpu_state[3]
.sym 112344 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 112345 soc.cpu.irq_pending[5]
.sym 112346 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 112347 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2_SB_LUT4_O_I2[2]
.sym 112348 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2_SB_LUT4_O_I2[3]
.sym 112349 soc.cpu.cpu_state[4]
.sym 112350 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 112351 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 112352 soc.cpu.irq_pending[7]
.sym 112353 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_27_I3[1]
.sym 112354 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 112355 soc.cpu.latched_compr_SB_LUT4_I1_1_O[1]
.sym 112356 soc.cpu.latched_compr_SB_LUT4_I1_O[3]
.sym 112358 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_24_I3[1]
.sym 112359 soc.cpu.reg_out[7]
.sym 112360 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 112361 soc.cpu.alu_out_q[7]
.sym 112362 soc.cpu.reg_out[7]
.sym 112363 soc.cpu.latched_stalu
.sym 112364 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 112365 soc.cpu.cpu_state[6]
.sym 112366 soc.cpu.latched_is_lb_SB_LUT4_I3_I2[0]
.sym 112367 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I2[2]
.sym 112368 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I2[3]
.sym 112369 soc.cpu.alu_out_q[4]
.sym 112370 soc.cpu.reg_out[4]
.sym 112371 soc.cpu.latched_stalu
.sym 112372 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 112373 soc.cpu.irq_mask[4]
.sym 112374 soc.cpu.irq_pending[4]
.sym 112375 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 112376 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2_SB_LUT4_O_1_I3[3]
.sym 112377 soc.cpu.alu_out_q[3]
.sym 112378 soc.cpu.reg_out[3]
.sym 112379 soc.cpu.latched_stalu
.sym 112380 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 112383 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2[0]
.sym 112384 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2[1]
.sym 112385 soc.cpu.alu_out_q[3]
.sym 112386 soc.cpu.reg_out[3]
.sym 112387 soc.cpu.latched_stalu
.sym 112388 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 112389 soc.cpu.alu_out_q[4]
.sym 112390 soc.cpu.reg_out[4]
.sym 112391 soc.cpu.latched_stalu
.sym 112392 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 112393 soc.cpu.alu_out_q[6]
.sym 112394 soc.cpu.reg_out[6]
.sym 112395 soc.cpu.latched_stalu
.sym 112396 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 112397 soc.cpu.alu_out_q[6]
.sym 112398 soc.cpu.reg_out[6]
.sym 112399 soc.cpu.latched_stalu
.sym 112400 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 112402 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1[0]
.sym 112403 soc.cpu.cpu_state[2]
.sym 112404 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1[2]
.sym 112406 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 112407 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_25_I3[1]
.sym 112408 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_25_I3[2]
.sym 112410 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 112411 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_24_I3[1]
.sym 112412 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_24_I3[2]
.sym 112414 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 112415 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_28_I3[1]
.sym 112416 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_28_I3[2]
.sym 112417 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 112421 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 112422 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_23_I3[1]
.sym 112423 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2[3]
.sym 112424 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 112425 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 112426 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_26_I3[1]
.sym 112427 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[1]
.sym 112428 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 112430 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 112431 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_27_I3[1]
.sym 112432 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_27_I3[2]
.sym 112433 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_24_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 112434 soc.cpu.cpu_state[4]
.sym 112435 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2[2]
.sym 112436 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2[3]
.sym 112437 soc.cpu.latched_compr_SB_LUT4_I1_O[4]
.sym 112438 soc.cpu.latched_compr_SB_LUT4_I1_1_O[1]
.sym 112439 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2[2]
.sym 112440 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2[3]
.sym 112441 soc.cpu.alu_out_q[8]
.sym 112442 soc.cpu.reg_out[8]
.sym 112443 soc.cpu.latched_stalu
.sym 112444 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 112445 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[4]
.sym 112449 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 112450 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_20_I3[1]
.sym 112451 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2[1]
.sym 112452 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 112453 iomem_wdata[30]
.sym 112458 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 112459 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_20_I3[1]
.sym 112460 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_20_I3[2]
.sym 112461 soc.cpu.alu_out_q[8]
.sym 112462 soc.cpu.reg_out[8]
.sym 112463 soc.cpu.latched_stalu
.sym 112464 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 112465 iomem_wdata[26]
.sym 112469 soc.cpu.alu_out_q[11]
.sym 112470 soc.cpu.reg_out[11]
.sym 112471 soc.cpu.latched_stalu
.sym 112472 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 112473 soc.cpu.alu_out_q[11]
.sym 112474 soc.cpu.reg_out[11]
.sym 112475 soc.cpu.latched_stalu
.sym 112476 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 112478 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 112479 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_23_I3[1]
.sym 112480 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_23_I3[2]
.sym 112481 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[7]
.sym 112485 soc.cpu.alu_out_q[14]
.sym 112486 soc.cpu.reg_out[14]
.sym 112487 soc.cpu.latched_stalu
.sym 112488 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 112489 soc.cpu.alu_out_q[9]
.sym 112490 soc.cpu.reg_out[9]
.sym 112491 soc.cpu.latched_stalu
.sym 112492 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 112493 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 112494 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_22_I3[1]
.sym 112495 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2_SB_LUT4_O_I2[2]
.sym 112496 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 112497 soc.cpu.latched_compr_SB_LUT4_I1_O[8]
.sym 112498 soc.cpu.latched_compr_SB_LUT4_I1_1_O[1]
.sym 112499 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2[2]
.sym 112500 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2[3]
.sym 112501 soc.cpu.alu_out_q[14]
.sym 112502 soc.cpu.reg_out[14]
.sym 112503 soc.cpu.latched_stalu
.sym 112504 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 112505 soc.cpu.alu_out_q[9]
.sym 112506 soc.cpu.reg_out[9]
.sym 112507 soc.cpu.latched_stalu
.sym 112508 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 112509 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[10]
.sym 112514 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 112515 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_18_I3[1]
.sym 112516 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_18_I3[2]
.sym 112518 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 112519 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2[1]
.sym 112520 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2[2]
.sym 112521 soc.cpu.alu_out_q[13]
.sym 112522 soc.cpu.reg_out[13]
.sym 112523 soc.cpu.latched_stalu
.sym 112524 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 112525 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[12]
.sym 112530 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 112531 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_17_I3[1]
.sym 112532 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_17_I3[2]
.sym 112533 soc.cpu.alu_out_q[13]
.sym 112534 soc.cpu.reg_out[13]
.sym 112535 soc.cpu.latched_stalu
.sym 112536 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 112538 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 112539 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_22_I3[1]
.sym 112540 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_22_I3[2]
.sym 112542 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[5]
.sym 112543 soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I2[1]
.sym 112544 soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I2[2]
.sym 112546 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[1]
.sym 112547 soc.cpu.decoder_trigger
.sym 112548 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 112550 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1[0]
.sym 112551 soc.cpu.cpu_state[6]
.sym 112552 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1[2]
.sym 112553 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[5]
.sym 112554 soc.cpu.compressed_instr_SB_LUT4_I1_O[5]
.sym 112555 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 112556 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 112558 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 112559 soc.cpu.latched_store_SB_LUT4_I1_O[1]
.sym 112560 soc.cpu.latched_store_SB_LUT4_I1_O[2]
.sym 112561 soc.cpu.alu_out_q[1]
.sym 112562 soc.cpu.latched_store_SB_LUT4_I3_1_O[1]
.sym 112563 soc.cpu.latched_stalu
.sym 112564 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 112565 soc.cpu.alu_out_q[1]
.sym 112566 soc.cpu.latched_store_SB_LUT4_I3_1_O[1]
.sym 112567 soc.cpu.latched_stalu
.sym 112568 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 112569 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 112570 soc.cpu.compressed_instr_SB_LUT4_I1_O[1]
.sym 112571 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 112572 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 112574 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[1]
.sym 112575 soc.cpu.decoder_trigger
.sym 112576 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 112578 soc.cpu.compressed_instr
.sym 112579 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 112582 soc.cpu.compressed_instr_SB_LUT4_I3_O[1]
.sym 112583 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 112584 soc.cpu.compressed_instr_SB_CARRY_I0_CO[1]
.sym 112587 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 112588 soc.cpu.compressed_instr_SB_CARRY_I0_CO[2]
.sym 112591 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 112592 soc.cpu.compressed_instr_SB_CARRY_I0_CO[3]
.sym 112595 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[4]
.sym 112596 soc.cpu.compressed_instr_SB_CARRY_I0_CO[4]
.sym 112599 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[5]
.sym 112600 soc.cpu.compressed_instr_SB_CARRY_I0_CO[5]
.sym 112603 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[6]
.sym 112604 soc.cpu.compressed_instr_SB_CARRY_I0_CO[6]
.sym 112607 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[7]
.sym 112608 soc.cpu.compressed_instr_SB_CARRY_I0_CO[7]
.sym 112611 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[8]
.sym 112612 soc.cpu.compressed_instr_SB_CARRY_I0_CO[8]
.sym 112615 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[9]
.sym 112616 soc.cpu.compressed_instr_SB_CARRY_I0_CO[9]
.sym 112619 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[10]
.sym 112620 soc.cpu.compressed_instr_SB_CARRY_I0_CO[10]
.sym 112623 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[11]
.sym 112624 soc.cpu.compressed_instr_SB_CARRY_I0_CO[11]
.sym 112627 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[12]
.sym 112628 soc.cpu.compressed_instr_SB_CARRY_I0_CO[12]
.sym 112631 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[13]
.sym 112632 soc.cpu.compressed_instr_SB_CARRY_I0_CO[13]
.sym 112635 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[14]
.sym 112636 soc.cpu.compressed_instr_SB_CARRY_I0_CO[14]
.sym 112639 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[15]
.sym 112640 soc.cpu.compressed_instr_SB_CARRY_I0_CO[15]
.sym 112643 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[16]
.sym 112644 soc.cpu.compressed_instr_SB_CARRY_I0_CO[16]
.sym 112647 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[17]
.sym 112648 soc.cpu.compressed_instr_SB_CARRY_I0_CO[17]
.sym 112651 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[18]
.sym 112652 soc.cpu.compressed_instr_SB_CARRY_I0_CO[18]
.sym 112655 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[19]
.sym 112656 soc.cpu.compressed_instr_SB_CARRY_I0_CO[19]
.sym 112659 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[20]
.sym 112660 soc.cpu.compressed_instr_SB_CARRY_I0_CO[20]
.sym 112663 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[21]
.sym 112664 soc.cpu.compressed_instr_SB_CARRY_I0_CO[21]
.sym 112667 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[22]
.sym 112668 soc.cpu.compressed_instr_SB_CARRY_I0_CO[22]
.sym 112671 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[23]
.sym 112672 soc.cpu.compressed_instr_SB_CARRY_I0_CO[23]
.sym 112675 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[24]
.sym 112676 soc.cpu.compressed_instr_SB_CARRY_I0_CO[24]
.sym 112679 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[25]
.sym 112680 soc.cpu.compressed_instr_SB_CARRY_I0_CO[25]
.sym 112683 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[26]
.sym 112684 soc.cpu.compressed_instr_SB_CARRY_I0_CO[26]
.sym 112687 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[27]
.sym 112688 soc.cpu.compressed_instr_SB_CARRY_I0_CO[27]
.sym 112691 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[28]
.sym 112692 soc.cpu.compressed_instr_SB_CARRY_I0_CO[28]
.sym 112695 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[29]
.sym 112696 soc.cpu.compressed_instr_SB_CARRY_I0_CO[29]
.sym 112699 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[30]
.sym 112700 soc.cpu.compressed_instr_SB_CARRY_I0_CO[30]
.sym 112701 soc.cpu.cpuregs.wen
.sym 112706 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 112707 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_O[1]
.sym 112708 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_O[2]
.sym 112709 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 112710 soc.cpu.decoded_imm_j[7]
.sym 112711 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3[1]
.sym 112712 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 112713 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[16]
.sym 112714 soc.cpu.compressed_instr_SB_LUT4_I1_O[16]
.sym 112715 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 112716 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 112717 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[17]
.sym 112718 soc.cpu.compressed_instr_SB_LUT4_I1_O[17]
.sym 112719 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 112720 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 112721 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[22]
.sym 112722 soc.cpu.compressed_instr_SB_LUT4_I1_O[22]
.sym 112723 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 112724 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 112725 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 112726 soc.cpu.decoded_imm_j[6]
.sym 112727 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3[1]
.sym 112728 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 112729 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[20]
.sym 112730 soc.cpu.compressed_instr_SB_LUT4_I1_O[20]
.sym 112731 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 112732 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 112733 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[25]
.sym 112734 soc.cpu.compressed_instr_SB_LUT4_I1_O[25]
.sym 112735 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 112736 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 112738 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 112739 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_14_I3[1]
.sym 112740 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_14_I3[2]
.sym 112742 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[1]
.sym 112743 soc.cpu.decoder_trigger
.sym 112744 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 112746 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[22]
.sym 112747 soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[1]
.sym 112748 soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[2]
.sym 112750 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[20]
.sym 112751 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I2[1]
.sym 112752 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I2[2]
.sym 112754 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[1]
.sym 112755 soc.cpu.decoder_trigger
.sym 112756 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 112758 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[16]
.sym 112759 soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I2[1]
.sym 112760 soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I2[2]
.sym 112762 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[17]
.sym 112763 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I2[1]
.sym 112764 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I2[2]
.sym 112766 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[1]
.sym 112767 soc.cpu.decoder_trigger
.sym 112768 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 112769 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[29]
.sym 112770 soc.cpu.compressed_instr_SB_LUT4_I1_O[29]
.sym 112771 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 112772 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 112774 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[23]
.sym 112775 soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[1]
.sym 112776 soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[2]
.sym 112778 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_9_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 112779 soc.cpu.cpu_state[4]
.sym 112780 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I1_SB_LUT4_O_1_I3[2]
.sym 112781 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[29]
.sym 112785 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[23]
.sym 112786 soc.cpu.compressed_instr_SB_LUT4_I1_O[23]
.sym 112787 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 112788 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 112789 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[30]
.sym 112790 soc.cpu.compressed_instr_SB_LUT4_I1_O[30]
.sym 112791 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 112792 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 112794 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_7_I3[1]
.sym 112795 soc.cpu.reg_out[24]
.sym 112796 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 112798 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[1]
.sym 112799 soc.cpu.decoder_trigger
.sym 112800 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 112802 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[30]
.sym 112803 soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 112804 soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 112806 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[29]
.sym 112807 soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 112808 soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[2]
.sym 112810 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[1]
.sym 112811 soc.cpu.decoder_trigger
.sym 112812 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 112813 soc.cpu.cpu_state[4]
.sym 112814 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 112815 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 112816 soc.cpu.irq_pending[24]
.sym 112818 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[1]
.sym 112819 soc.cpu.decoder_trigger
.sym 112820 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 112822 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 112823 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_1_I3[1]
.sym 112824 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_1_I3[2]
.sym 112825 soc.cpu.alu_out_q[31]
.sym 112826 soc.cpu.reg_out[31]
.sym 112827 soc.cpu.latched_stalu
.sym 112828 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 112830 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 112831 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_I3[1]
.sym 112832 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_I3[2]
.sym 112834 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[25]
.sym 112835 soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[1]
.sym 112836 soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[2]
.sym 112838 soc.cpu.irq_pending[30]
.sym 112839 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 112840 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_O_I3[2]
.sym 112841 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[30]
.sym 112845 soc.cpu.alu_out_q[25]
.sym 112846 soc.cpu.reg_out[25]
.sym 112847 soc.cpu.latched_stalu
.sym 112848 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 112850 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[27]
.sym 112851 soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 112852 soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 112853 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[27]
.sym 112854 soc.cpu.compressed_instr_SB_LUT4_I1_O[27]
.sym 112855 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 112856 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 112857 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[27]
.sym 112861 soc.cpu.cpu_state[2]
.sym 112862 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I3_SB_LUT4_O_I1[1]
.sym 112863 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I3_SB_LUT4_O_I1[2]
.sym 112864 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I3_SB_LUT4_O_I1[3]
.sym 112866 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_2_I3[1]
.sym 112867 soc.cpu.reg_out[29]
.sym 112868 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 112869 soc.cpu.cpuregs.wen
.sym 112874 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_3_I3[1]
.sym 112875 soc.cpu.reg_out[28]
.sym 112876 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 112877 soc.cpu.alu_out_q[25]
.sym 112878 soc.cpu.reg_out[25]
.sym 112879 soc.cpu.latched_stalu
.sym 112880 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 112881 soc.cpu.alu_out_q[28]
.sym 112882 soc.cpu.reg_out[28]
.sym 112883 soc.cpu.latched_stalu
.sym 112884 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 112886 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 112887 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_6_I3[1]
.sym 112888 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_6_I3[2]
.sym 112889 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[26]
.sym 112890 soc.cpu.compressed_instr_SB_LUT4_I1_O[26]
.sym 112891 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 112892 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 112894 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 112895 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_3_I3[1]
.sym 112896 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_3_I3[2]
.sym 112906 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[26]
.sym 112907 soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[1]
.sym 112908 soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[2]
.sym 112914 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[1]
.sym 112915 soc.cpu.decoder_trigger
.sym 112916 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 112918 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_4_I3[1]
.sym 112919 soc.cpu.reg_out[27]
.sym 112920 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 112926 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 112927 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 112928 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 112976 SEG[3]$SB_IO_OUT
.sym 113028 soc.simpleuart_reg_div_do[4]
.sym 113032 soc.simpleuart_reg_div_do[1]
.sym 113036 soc.simpleuart_reg_div_do[3]
.sym 113040 soc.simpleuart_reg_div_do[6]
.sym 113044 soc.simpleuart_reg_div_do[5]
.sym 113048 soc.simpleuart_reg_div_do[0]
.sym 113052 soc.simpleuart_reg_div_do[8]
.sym 113056 soc.simpleuart_reg_div_do[2]
.sym 113058 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I0_I3[1]
.sym 113059 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[0]
.sym 113062 soc.simpleuart.recv_divcnt[1]
.sym 113063 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 113066 soc.simpleuart.recv_divcnt[2]
.sym 113067 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 113070 soc.simpleuart.recv_divcnt[3]
.sym 113071 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 113074 soc.simpleuart.recv_divcnt[4]
.sym 113075 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 113078 soc.simpleuart.recv_divcnt[5]
.sym 113079 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 113082 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O[2]
.sym 113083 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 113086 soc.simpleuart.recv_divcnt[7]
.sym 113087 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 113090 soc.simpleuart.recv_divcnt[8]
.sym 113091 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 113094 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 113095 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 113098 soc.simpleuart.recv_divcnt[10]
.sym 113099 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[10]
.sym 113102 soc.simpleuart.recv_divcnt[11]
.sym 113103 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[11]
.sym 113106 soc.simpleuart.recv_divcnt[12]
.sym 113107 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[12]
.sym 113110 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[1]
.sym 113111 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[13]
.sym 113114 soc.simpleuart.recv_divcnt[14]
.sym 113115 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[14]
.sym 113118 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 113119 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[15]
.sym 113122 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 113123 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[16]
.sym 113126 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 113127 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[17]
.sym 113130 soc.simpleuart.recv_divcnt[18]
.sym 113131 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[18]
.sym 113134 soc.simpleuart.recv_divcnt[19]
.sym 113135 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[19]
.sym 113138 soc.simpleuart.recv_divcnt[20]
.sym 113139 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[20]
.sym 113142 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 113143 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[21]
.sym 113146 soc.simpleuart.recv_divcnt[22]
.sym 113147 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[22]
.sym 113150 soc.simpleuart.recv_divcnt[23]
.sym 113151 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[23]
.sym 113154 soc.simpleuart.recv_divcnt[24]
.sym 113155 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[24]
.sym 113158 soc.simpleuart.recv_divcnt[25]
.sym 113159 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[25]
.sym 113162 soc.simpleuart.recv_divcnt[26]
.sym 113163 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[26]
.sym 113166 soc.simpleuart.recv_divcnt[27]
.sym 113167 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[27]
.sym 113170 soc.simpleuart.recv_divcnt[28]
.sym 113171 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[28]
.sym 113174 soc.simpleuart.recv_divcnt[29]
.sym 113175 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[29]
.sym 113178 soc.simpleuart.recv_divcnt[30]
.sym 113179 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[30]
.sym 113182 soc.simpleuart.recv_divcnt[31]
.sym 113183 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[31]
.sym 113185 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 113186 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 113187 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 113188 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 113192 soc.simpleuart_reg_div_do[10]
.sym 113193 soc.simpleuart_reg_div_do[16]
.sym 113194 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 113195 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 113196 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 113197 soc.simpleuart_reg_div_do[5]
.sym 113198 soc.simpleuart.recv_divcnt[5]
.sym 113199 soc.simpleuart_reg_div_do[4]
.sym 113200 soc.simpleuart.recv_divcnt[4]
.sym 113201 soc.simpleuart_reg_div_do[19]
.sym 113202 soc.simpleuart.recv_divcnt[19]
.sym 113203 soc.simpleuart_reg_div_do[30]
.sym 113204 soc.simpleuart.recv_divcnt[30]
.sym 113205 soc.simpleuart_reg_div_do[6]
.sym 113206 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O[2]
.sym 113207 soc.simpleuart_reg_div_do[12]
.sym 113208 soc.simpleuart.recv_divcnt[12]
.sym 113212 soc.simpleuart_reg_div_do[31]
.sym 113213 soc.simpleuart_reg_div_do[22]
.sym 113214 soc.simpleuart.recv_divcnt[22]
.sym 113215 soc.simpleuart_reg_div_do[23]
.sym 113216 soc.simpleuart.recv_divcnt[23]
.sym 113220 soc.simpleuart_reg_div_do[17]
.sym 113221 soc.simpleuart_reg_div_do[11]
.sym 113222 soc.simpleuart.recv_divcnt[11]
.sym 113223 soc.simpleuart_reg_div_do[29]
.sym 113224 soc.simpleuart.recv_divcnt[29]
.sym 113228 soc.simpleuart_reg_div_do[18]
.sym 113229 soc.simpleuart_reg_div_do[24]
.sym 113230 soc.simpleuart.recv_divcnt[24]
.sym 113231 soc.simpleuart_reg_div_do[25]
.sym 113232 soc.simpleuart.recv_divcnt[25]
.sym 113233 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 113234 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 113235 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 113236 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 113240 soc.simpleuart_reg_div_do[20]
.sym 113244 soc.simpleuart_reg_div_do[22]
.sym 113245 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 113246 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 113247 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 113248 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 113249 soc.cpu.mem_la_wdata[6]
.sym 113253 soc.cpu.mem_la_wdata[3]
.sym 113260 soc.simpleuart_reg_div_do[15]
.sym 113264 soc.simpleuart_reg_div_do[16]
.sym 113268 soc.simpleuart_reg_div_do[23]
.sym 113269 soc.cpu.mem_la_wdata[5]
.sym 113276 soc.simpleuart_reg_div_do[21]
.sym 113277 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 113284 soc.simpleuart_reg_div_do[19]
.sym 113289 iomem_wdata[23]
.sym 113318 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_28_I3[1]
.sym 113319 soc.cpu.reg_out[3]
.sym 113320 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 113325 iomem_wdata[19]
.sym 113334 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_27_I3[1]
.sym 113335 soc.cpu.reg_out[4]
.sym 113336 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 113346 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1[0]
.sym 113347 soc.cpu.cpu_state[6]
.sym 113348 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1[2]
.sym 113351 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 113352 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 113354 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_25_I3[1]
.sym 113355 soc.cpu.reg_out[6]
.sym 113356 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 113358 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_29_I3[1]
.sym 113359 soc.cpu.reg_out[2]
.sym 113360 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 113371 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I2[0]
.sym 113372 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I2[1]
.sym 113378 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 113379 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_26_I3[1]
.sym 113380 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_26_I3[2]
.sym 113381 soc.cpu.alu_out_q[5]
.sym 113382 soc.cpu.reg_out[5]
.sym 113383 soc.cpu.latched_stalu
.sym 113384 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 113387 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2[0]
.sym 113388 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2[1]
.sym 113390 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_23_I3[1]
.sym 113391 soc.cpu.reg_out[8]
.sym 113392 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 113394 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_26_I3[1]
.sym 113395 soc.cpu.reg_out[5]
.sym 113396 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 113397 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_25_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 113398 soc.cpu.cpu_state[4]
.sym 113399 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2[2]
.sym 113400 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2[3]
.sym 113401 soc.cpu.alu_out_q[5]
.sym 113402 soc.cpu.reg_out[5]
.sym 113403 soc.cpu.latched_stalu
.sym 113404 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 113406 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1[0]
.sym 113407 soc.cpu.cpu_state[6]
.sym 113408 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1[2]
.sym 113410 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1[0]
.sym 113411 soc.cpu.cpu_state[2]
.sym 113412 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1[2]
.sym 113414 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_21_I3[1]
.sym 113415 soc.cpu.reg_out[10]
.sym 113416 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 113419 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I2[0]
.sym 113420 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I2[1]
.sym 113422 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_16_I3[1]
.sym 113423 soc.cpu.reg_out[15]
.sym 113424 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 113426 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1[0]
.sym 113427 soc.cpu.cpu_state[2]
.sym 113428 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1[2]
.sym 113429 soc.cpu.cpu_state[4]
.sym 113430 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_19_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 113431 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 113432 soc.cpu.irq_pending[8]
.sym 113434 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_20_I3[1]
.sym 113435 soc.cpu.reg_out[11]
.sym 113436 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 113437 soc.cpu.alu_out_q[10]
.sym 113438 soc.cpu.reg_out[10]
.sym 113439 soc.cpu.latched_stalu
.sym 113440 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 113441 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 113442 soc.cpu.cpu_state[4]
.sym 113443 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2[2]
.sym 113444 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2[3]
.sym 113446 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_17_I3[1]
.sym 113447 soc.cpu.reg_out[14]
.sym 113448 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 113449 soc.cpu.alu_out_q[10]
.sym 113450 soc.cpu.reg_out[10]
.sym 113451 soc.cpu.latched_stalu
.sym 113452 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 113454 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1[0]
.sym 113455 soc.cpu.cpu_state[6]
.sym 113456 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1[2]
.sym 113458 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1[0]
.sym 113459 soc.cpu.cpu_state[6]
.sym 113460 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1[2]
.sym 113462 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1[0]
.sym 113463 soc.cpu.cpu_state[2]
.sym 113464 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1[2]
.sym 113466 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_22_I3[1]
.sym 113467 soc.cpu.reg_out[9]
.sym 113468 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 113469 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2[0]
.sym 113470 soc.cpu.cpu_state[3]
.sym 113471 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2[2]
.sym 113472 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2[3]
.sym 113477 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 113478 soc.cpu.cpu_state[4]
.sym 113479 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2[2]
.sym 113480 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2[3]
.sym 113483 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O[0]
.sym 113484 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O[1]
.sym 113486 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1[0]
.sym 113487 soc.cpu.cpu_state[6]
.sym 113488 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1[2]
.sym 113490 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 113491 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_21_I3[1]
.sym 113492 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_21_I3[2]
.sym 113498 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_18_I3[1]
.sym 113499 soc.cpu.reg_out[13]
.sym 113500 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 113502 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_19_I3[1]
.sym 113503 soc.cpu.reg_out[12]
.sym 113504 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 113505 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[13]
.sym 113506 soc.cpu.compressed_instr_SB_LUT4_I1_O[13]
.sym 113507 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[2]
.sym 113508 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 113511 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 113512 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 113513 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[7]
.sym 113514 soc.cpu.compressed_instr_SB_LUT4_I1_O[7]
.sym 113515 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 113516 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 113517 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[4]
.sym 113518 soc.cpu.compressed_instr_SB_LUT4_I1_O[4]
.sym 113519 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 113520 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 113522 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[13]
.sym 113523 soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I2[1]
.sym 113524 soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I2[2]
.sym 113526 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[4]
.sym 113527 soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I2[1]
.sym 113528 soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I2[2]
.sym 113530 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[7]
.sym 113531 soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I2[1]
.sym 113532 soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I2[2]
.sym 113533 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 113534 soc.cpu.decoder_trigger
.sym 113535 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[2]
.sym 113536 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 113538 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 113539 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O[1]
.sym 113542 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 113543 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_O[1]
.sym 113544 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[1]
.sym 113546 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 113547 soc.cpu.decoded_imm_j[3]
.sym 113548 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[2]
.sym 113550 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 113551 soc.cpu.decoded_imm_j[4]
.sym 113552 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[3]
.sym 113554 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[4]
.sym 113555 soc.cpu.decoded_imm_j[5]
.sym 113556 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[4]
.sym 113558 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[5]
.sym 113559 soc.cpu.decoded_imm_j[6]
.sym 113560 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[5]
.sym 113562 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[6]
.sym 113563 soc.cpu.decoded_imm_j[7]
.sym 113564 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[6]
.sym 113566 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[7]
.sym 113567 soc.cpu.decoded_imm_j[8]
.sym 113568 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[7]
.sym 113570 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[8]
.sym 113571 soc.cpu.decoded_imm_j[9]
.sym 113572 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[8]
.sym 113574 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[9]
.sym 113575 soc.cpu.decoded_imm_j[10]
.sym 113576 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[9]
.sym 113578 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[10]
.sym 113579 soc.cpu.decoded_imm_j[11]
.sym 113580 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[10]
.sym 113582 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[11]
.sym 113583 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3[0]
.sym 113584 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[11]
.sym 113586 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[12]
.sym 113587 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I3[0]
.sym 113588 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[12]
.sym 113590 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[13]
.sym 113591 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3[1]
.sym 113592 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[13]
.sym 113594 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[14]
.sym 113595 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I3[1]
.sym 113596 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[14]
.sym 113598 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[15]
.sym 113599 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I3[1]
.sym 113600 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[15]
.sym 113602 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[16]
.sym 113603 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I3[0]
.sym 113604 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[16]
.sym 113606 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[17]
.sym 113607 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I3[1]
.sym 113608 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[17]
.sym 113610 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[18]
.sym 113611 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 113612 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[18]
.sym 113614 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[19]
.sym 113615 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 113616 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[19]
.sym 113618 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[20]
.sym 113619 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 113620 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[20]
.sym 113622 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[21]
.sym 113623 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 113624 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[21]
.sym 113626 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[22]
.sym 113627 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 113628 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[22]
.sym 113630 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[23]
.sym 113631 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 113632 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[23]
.sym 113634 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[24]
.sym 113635 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 113636 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[24]
.sym 113638 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[25]
.sym 113639 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 113640 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[25]
.sym 113642 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[26]
.sym 113643 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 113644 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[26]
.sym 113646 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[27]
.sym 113647 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 113648 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[27]
.sym 113650 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[28]
.sym 113651 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 113652 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[28]
.sym 113654 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[29]
.sym 113655 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 113656 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[29]
.sym 113658 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[30]
.sym 113659 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 113660 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[30]
.sym 113662 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 113663 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O[1]
.sym 113664 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O[2]
.sym 113665 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_I0_O[0]
.sym 113666 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_I0_O[1]
.sym 113667 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_I0_O[2]
.sym 113668 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_I0_O[3]
.sym 113669 soc.cpu.cpuregs.regs.0.0.0_RADDR_3[0]
.sym 113670 soc.cpu.cpuregs_waddr[4]
.sym 113671 soc.cpu.cpuregs_waddr[3]
.sym 113672 soc.cpu.cpuregs.regs.0.0.0_RADDR_3[3]
.sym 113674 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 113675 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 113676 UART_RX_SB_LUT4_I1_O[2]
.sym 113677 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D[1]
.sym 113678 soc.cpu.cpuregs_raddr2[0]
.sym 113679 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 113680 soc.cpu.cpuregs_waddr[0]
.sym 113681 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D[0]
.sym 113682 soc.cpu.cpuregs_raddr2[2]
.sym 113683 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 113684 soc.cpu.cpuregs_waddr[2]
.sym 113685 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D[1]
.sym 113690 soc.cpu.cpuregs_raddr2[2]
.sym 113691 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D[0]
.sym 113692 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 113693 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D[0]
.sym 113698 soc.cpu.cpuregs_raddr1[2]
.sym 113699 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D[0]
.sym 113700 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 113701 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 113702 soc.cpu.decoded_imm_j[9]
.sym 113703 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3[1]
.sym 113704 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 113706 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_8_I3[1]
.sym 113707 soc.cpu.reg_out[23]
.sym 113708 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 113710 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_14_I3[1]
.sym 113711 soc.cpu.reg_out[17]
.sym 113712 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 113713 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I3[0]
.sym 113714 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 113715 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 113716 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I3[3]
.sym 113718 soc.cpu.cpuregs_raddr1[0]
.sym 113719 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D[1]
.sym 113720 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 113723 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 113724 soc.cpu.mem_do_rinst
.sym 113726 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[1]
.sym 113727 soc.cpu.decoder_trigger
.sym 113728 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 113729 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D[0]
.sym 113730 soc.cpu.cpuregs_raddr1[2]
.sym 113731 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 113732 soc.cpu.cpuregs_waddr[2]
.sym 113734 soc.cpu.cpuregs_raddr1[0]
.sym 113735 soc.cpu.cpuregs_raddr1[1]
.sym 113736 soc.cpu.cpuregs.regs.0.0.1_RDATA_14_SB_LUT4_O_I3[2]
.sym 113738 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I1[0]
.sym 113739 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I1[1]
.sym 113740 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I1[2]
.sym 113741 soc.mem_rdata[26]
.sym 113742 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 113743 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 113744 soc.cpu.cpu_state[6]
.sym 113746 soc.cpu.cpuregs_raddr1[2]
.sym 113747 soc.cpu.cpuregs_raddr1[3]
.sym 113748 soc.cpu.cpuregs_raddr1[4]
.sym 113749 soc.cpu.cpuregs.regs.0.0.1_RADDR_3[0]
.sym 113750 soc.cpu.cpuregs_waddr[4]
.sym 113751 soc.cpu.cpuregs_waddr[3]
.sym 113752 soc.cpu.cpuregs.regs.0.0.1_RADDR_3[3]
.sym 113753 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D[1]
.sym 113754 soc.cpu.cpuregs_raddr1[0]
.sym 113755 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 113756 soc.cpu.cpuregs_waddr[0]
.sym 113758 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 113759 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 113760 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 113761 soc.mem_rdata[28]
.sym 113762 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 113763 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 113764 soc.cpu.cpu_state[6]
.sym 113765 soc.mem_rdata[25]
.sym 113766 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 113767 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 113768 soc.cpu.cpu_state[6]
.sym 113769 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_I0_O[0]
.sym 113770 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_I0_O[1]
.sym 113771 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_I0_O[2]
.sym 113772 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_I0_O[3]
.sym 113774 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I1[0]
.sym 113775 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I1[1]
.sym 113776 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I1[2]
.sym 113778 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1[0]
.sym 113779 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 113780 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 113782 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_1_I3[1]
.sym 113783 soc.cpu.reg_out[30]
.sym 113784 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 113785 soc.mem_rdata[29]
.sym 113786 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 113787 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 113788 soc.cpu.cpu_state[6]
.sym 113790 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_I3[1]
.sym 113791 soc.cpu.reg_out[31]
.sym 113792 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 113794 soc.cpu.cpuregs_raddr1[1]
.sym 113795 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D[1]
.sym 113796 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 113798 soc.cpu.alu_out_SB_LUT4_O_25_I1[1]
.sym 113799 soc.cpu.cpu_state[4]
.sym 113800 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I1_SB_LUT4_O_1_I3[2]
.sym 113801 soc.cpu.cpu_state[2]
.sym 113802 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I1[1]
.sym 113803 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I1[2]
.sym 113804 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I1[3]
.sym 113806 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[1]
.sym 113807 soc.cpu.decoder_trigger
.sym 113808 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 113810 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_6_I3[1]
.sym 113811 soc.cpu.reg_out[25]
.sym 113812 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 113813 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 113814 soc.cpu.cpu_state[3]
.sym 113815 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2[2]
.sym 113816 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 113818 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[1]
.sym 113819 soc.cpu.decoder_trigger
.sym 113820 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 113821 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D[1]
.sym 113822 soc.cpu.cpuregs_raddr1[1]
.sym 113823 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 113824 soc.cpu.cpuregs_waddr[1]
.sym 113825 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 113826 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 113827 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 113828 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 113830 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 113831 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 113832 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 113833 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3[0]
.sym 113834 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 113835 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 113836 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3[3]
.sym 113837 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 113838 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 113839 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 113840 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[3]
.sym 113843 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3[1]
.sym 113844 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 113846 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 113847 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 113848 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 113849 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I3[0]
.sym 113850 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 113851 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 113852 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I3[3]
.sym 113854 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 113855 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3[1]
.sym 113856 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3[2]
.sym 113862 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 113863 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 113864 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 113867 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D[0]
.sym 113868 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3[1]
.sym 113870 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[24]
.sym 113871 soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[1]
.sym 113872 soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 113874 soc.cpu.instr_jalr
.sym 113875 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 113876 soc.cpu.instr_slli_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 113878 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[1]
.sym 113879 soc.cpu.decoder_trigger
.sym 113880 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 113882 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[1]
.sym 113883 soc.cpu.decoder_trigger
.sym 113884 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 113886 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[28]
.sym 113887 soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[1]
.sym 113888 soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[2]
.sym 113997 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 114005 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 114012 soc.simpleuart_reg_div_do[7]
.sym 114018 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I0_I3[1]
.sym 114023 soc.simpleuart.recv_divcnt[1]
.sym 114025 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O[0]
.sym 114027 soc.simpleuart.recv_divcnt[2]
.sym 114028 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I0_I3[2]
.sym 114029 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O[0]
.sym 114031 soc.simpleuart.recv_divcnt[3]
.sym 114032 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I0_I3[3]
.sym 114033 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O[0]
.sym 114035 soc.simpleuart.recv_divcnt[4]
.sym 114036 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I0_I3[4]
.sym 114037 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O[0]
.sym 114039 soc.simpleuart.recv_divcnt[5]
.sym 114040 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I0_I3[5]
.sym 114041 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O[0]
.sym 114043 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O[2]
.sym 114044 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O[3]
.sym 114045 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O[0]
.sym 114047 soc.simpleuart.recv_divcnt[7]
.sym 114048 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I0_I3[7]
.sym 114049 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O[0]
.sym 114051 soc.simpleuart.recv_divcnt[8]
.sym 114052 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I0_I3[8]
.sym 114053 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O[0]
.sym 114055 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 114056 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I0_I3[9]
.sym 114057 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O[0]
.sym 114059 soc.simpleuart.recv_divcnt[10]
.sym 114060 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I0_I3[10]
.sym 114061 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O[0]
.sym 114063 soc.simpleuart.recv_divcnt[11]
.sym 114064 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I0_I3[11]
.sym 114065 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O[0]
.sym 114067 soc.simpleuart.recv_divcnt[12]
.sym 114068 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I0_I3[12]
.sym 114069 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O[0]
.sym 114071 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[1]
.sym 114072 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I0_I3[13]
.sym 114073 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O[0]
.sym 114075 soc.simpleuart.recv_divcnt[14]
.sym 114076 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I0_I3[14]
.sym 114077 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O[0]
.sym 114079 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 114080 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I0_I3[15]
.sym 114081 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O[0]
.sym 114083 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 114084 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I0_I3[16]
.sym 114085 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O[0]
.sym 114087 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 114088 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I0_I3[17]
.sym 114089 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O[0]
.sym 114091 soc.simpleuart.recv_divcnt[18]
.sym 114092 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I0_I3[18]
.sym 114093 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O[0]
.sym 114095 soc.simpleuart.recv_divcnt[19]
.sym 114096 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I0_I3[19]
.sym 114097 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O[0]
.sym 114099 soc.simpleuart.recv_divcnt[20]
.sym 114100 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I0_I3[20]
.sym 114101 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O[0]
.sym 114103 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 114104 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I0_I3[21]
.sym 114105 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O[0]
.sym 114107 soc.simpleuart.recv_divcnt[22]
.sym 114108 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I0_I3[22]
.sym 114109 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O[0]
.sym 114111 soc.simpleuart.recv_divcnt[23]
.sym 114112 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I0_I3[23]
.sym 114113 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O[0]
.sym 114115 soc.simpleuart.recv_divcnt[24]
.sym 114116 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I0_I3[24]
.sym 114117 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O[0]
.sym 114119 soc.simpleuart.recv_divcnt[25]
.sym 114120 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I0_I3[25]
.sym 114121 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O[0]
.sym 114123 soc.simpleuart.recv_divcnt[26]
.sym 114124 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I0_I3[26]
.sym 114125 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O[0]
.sym 114127 soc.simpleuart.recv_divcnt[27]
.sym 114128 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I0_I3[27]
.sym 114129 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O[0]
.sym 114131 soc.simpleuart.recv_divcnt[28]
.sym 114132 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I0_I3[28]
.sym 114133 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O[0]
.sym 114135 soc.simpleuart.recv_divcnt[29]
.sym 114136 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I0_I3[29]
.sym 114137 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O[0]
.sym 114139 soc.simpleuart.recv_divcnt[30]
.sym 114140 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I0_I3[30]
.sym 114141 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O[0]
.sym 114143 soc.simpleuart.recv_divcnt[31]
.sym 114144 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I0_I3[31]
.sym 114148 soc.simpleuart.recv_divcnt[20]
.sym 114149 soc.simpleuart.recv_divcnt[5]
.sym 114150 soc.simpleuart_reg_div_do[5]
.sym 114151 soc.simpleuart_reg_div_do[7]
.sym 114152 soc.simpleuart.recv_divcnt[7]
.sym 114156 soc.simpleuart.recv_divcnt[19]
.sym 114160 soc.simpleuart.recv_divcnt[22]
.sym 114164 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 114165 soc.simpleuart_reg_div_do[27]
.sym 114166 soc.simpleuart.recv_divcnt[27]
.sym 114167 soc.simpleuart_reg_div_do[31]
.sym 114168 soc.simpleuart.recv_divcnt[31]
.sym 114172 soc.simpleuart.recv_divcnt[27]
.sym 114173 soc.simpleuart_reg_div_do[17]
.sym 114174 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 114175 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 114176 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 114177 soc.simpleuart_reg_div_do[21]
.sym 114178 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 114179 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 114180 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 114181 soc.simpleuart_reg_div_do[18]
.sym 114182 soc.simpleuart.recv_divcnt[18]
.sym 114183 soc.simpleuart_reg_div_do[20]
.sym 114184 soc.simpleuart.recv_divcnt[20]
.sym 114185 soc.simpleuart.recv_divcnt[1]
.sym 114186 soc.simpleuart_reg_div_do[1]
.sym 114187 soc.simpleuart_reg_div_do[2]
.sym 114188 soc.simpleuart.recv_divcnt[2]
.sym 114189 soc.simpleuart_reg_div_do[15]
.sym 114190 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 114191 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 114192 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 114196 soc.simpleuart.recv_divcnt[24]
.sym 114197 soc.simpleuart_reg_div_do[9]
.sym 114198 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 114199 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 114200 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 114202 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I0_I3[1]
.sym 114203 soc.simpleuart_reg_div_do[0]
.sym 114204 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[2]
.sym 114205 soc.simpleuart_reg_div_do[10]
.sym 114206 soc.simpleuart.recv_divcnt[10]
.sym 114207 soc.simpleuart_reg_div_do[14]
.sym 114208 soc.simpleuart.recv_divcnt[14]
.sym 114212 soc.simpleuart.recv_divcnt[26]
.sym 114213 iomem_wdata[20]
.sym 114217 iomem_wdata[17]
.sym 114221 iomem_wdata[18]
.sym 114225 iomem_wdata[22]
.sym 114232 soc.simpleuart.recv_divcnt[28]
.sym 114233 iomem_wdata[21]
.sym 114237 soc.simpleuart_reg_div_do[26]
.sym 114238 soc.simpleuart.recv_divcnt[26]
.sym 114239 soc.simpleuart_reg_div_do[28]
.sym 114240 soc.simpleuart.recv_divcnt[28]
.sym 114242 soc.cpu.mem_la_firstword_xfer
.sym 114243 soc.cpu.next_pc[2]
.sym 114246 $PACKER_VCC_NET
.sym 114248 $nextpnr_ICESTORM_LC_9$I3
.sym 114251 soc.cpu.next_pc[3]
.sym 114254 $PACKER_VCC_NET
.sym 114256 $nextpnr_ICESTORM_LC_10$I3
.sym 114259 soc.cpu.next_pc[4]
.sym 114262 $PACKER_VCC_NET
.sym 114264 $nextpnr_ICESTORM_LC_11$I3
.sym 114267 soc.cpu.next_pc[5]
.sym 114270 $PACKER_VCC_NET
.sym 114272 $nextpnr_ICESTORM_LC_12$I3
.sym 114275 soc.cpu.next_pc[6]
.sym 114278 $PACKER_VCC_NET
.sym 114280 $nextpnr_ICESTORM_LC_13$I3
.sym 114283 soc.cpu.next_pc[7]
.sym 114286 $PACKER_VCC_NET
.sym 114288 $nextpnr_ICESTORM_LC_14$I3
.sym 114291 soc.cpu.next_pc[8]
.sym 114294 $PACKER_VCC_NET
.sym 114296 $nextpnr_ICESTORM_LC_15$I3
.sym 114299 soc.cpu.next_pc[9]
.sym 114302 $PACKER_VCC_NET
.sym 114304 $nextpnr_ICESTORM_LC_16$I3
.sym 114307 soc.cpu.next_pc[10]
.sym 114310 $PACKER_VCC_NET
.sym 114312 $nextpnr_ICESTORM_LC_17$I3
.sym 114315 soc.cpu.next_pc[11]
.sym 114318 $PACKER_VCC_NET
.sym 114320 $nextpnr_ICESTORM_LC_18$I3
.sym 114323 soc.cpu.next_pc[12]
.sym 114326 $PACKER_VCC_NET
.sym 114328 $nextpnr_ICESTORM_LC_19$I3
.sym 114331 soc.cpu.next_pc[13]
.sym 114334 $PACKER_VCC_NET
.sym 114336 $nextpnr_ICESTORM_LC_20$I3
.sym 114339 soc.cpu.next_pc[14]
.sym 114342 $PACKER_VCC_NET
.sym 114344 $nextpnr_ICESTORM_LC_21$I3
.sym 114347 soc.cpu.next_pc[15]
.sym 114350 $PACKER_VCC_NET
.sym 114352 $nextpnr_ICESTORM_LC_22$I3
.sym 114355 soc.cpu.next_pc[16]
.sym 114358 $PACKER_VCC_NET
.sym 114360 $nextpnr_ICESTORM_LC_23$I3
.sym 114363 soc.cpu.next_pc[17]
.sym 114366 $PACKER_VCC_NET
.sym 114368 $nextpnr_ICESTORM_LC_24$I3
.sym 114371 soc.cpu.next_pc[18]
.sym 114374 $PACKER_VCC_NET
.sym 114376 $nextpnr_ICESTORM_LC_25$I3
.sym 114379 soc.cpu.next_pc[19]
.sym 114382 $PACKER_VCC_NET
.sym 114384 $nextpnr_ICESTORM_LC_26$I3
.sym 114387 soc.cpu.next_pc[20]
.sym 114390 $PACKER_VCC_NET
.sym 114392 $nextpnr_ICESTORM_LC_27$I3
.sym 114395 soc.cpu.next_pc[21]
.sym 114398 $PACKER_VCC_NET
.sym 114400 $nextpnr_ICESTORM_LC_28$I3
.sym 114403 soc.cpu.next_pc[22]
.sym 114406 $PACKER_VCC_NET
.sym 114408 $nextpnr_ICESTORM_LC_29$I3
.sym 114411 soc.cpu.next_pc[23]
.sym 114414 $PACKER_VCC_NET
.sym 114416 $nextpnr_ICESTORM_LC_30$I3
.sym 114419 soc.cpu.next_pc[24]
.sym 114422 $PACKER_VCC_NET
.sym 114424 $nextpnr_ICESTORM_LC_31$I3
.sym 114427 soc.cpu.next_pc[25]
.sym 114430 $PACKER_VCC_NET
.sym 114432 $nextpnr_ICESTORM_LC_32$I3
.sym 114435 soc.cpu.next_pc[26]
.sym 114438 $PACKER_VCC_NET
.sym 114440 $nextpnr_ICESTORM_LC_33$I3
.sym 114443 soc.cpu.next_pc[27]
.sym 114446 $PACKER_VCC_NET
.sym 114448 $nextpnr_ICESTORM_LC_34$I3
.sym 114451 soc.cpu.next_pc[28]
.sym 114454 $PACKER_VCC_NET
.sym 114456 $nextpnr_ICESTORM_LC_35$I3
.sym 114459 soc.cpu.next_pc[29]
.sym 114462 $PACKER_VCC_NET
.sym 114464 $nextpnr_ICESTORM_LC_36$I3
.sym 114467 soc.cpu.next_pc[30]
.sym 114469 soc.cpu.alu_out_SB_LUT4_O_25_I1[1]
.sym 114470 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 114471 soc.cpu.next_pc[31]
.sym 114472 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[29]
.sym 114474 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[0]
.sym 114475 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2[1]
.sym 114476 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[2]
.sym 114477 soc.cpu.latched_is_lh_SB_LUT4_I1_I2[1]
.sym 114478 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[0]
.sym 114479 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[2]
.sym 114480 soc.cpu.cpu_state[6]
.sym 114481 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 114482 soc.cpu.cpu_state[4]
.sym 114483 soc.cpu.cpu_state[3]
.sym 114484 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[21]
.sym 114486 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[1]
.sym 114487 soc.cpu.decoder_trigger
.sym 114488 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 114490 soc.cpu.latched_store_SB_LUT4_I1_O[1]
.sym 114491 soc.cpu.latched_store_SB_LUT4_I3_1_O[1]
.sym 114492 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 114494 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[1]
.sym 114495 soc.cpu.decoder_trigger
.sym 114496 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 114497 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 114498 soc.cpu.compressed_instr_SB_LUT4_I1_O[3]
.sym 114499 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 114500 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 114502 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 114503 soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I2[1]
.sym 114504 soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I2[2]
.sym 114506 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 114507 soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I2[1]
.sym 114508 soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I2[2]
.sym 114510 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[8]
.sym 114511 soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I2[1]
.sym 114512 soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I2[2]
.sym 114513 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 114514 soc.cpu.compressed_instr_SB_LUT4_I1_O[2]
.sym 114515 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 114516 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 114518 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[11]
.sym 114519 soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I2[1]
.sym 114520 soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I2[2]
.sym 114522 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[1]
.sym 114523 soc.cpu.decoder_trigger
.sym 114524 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 114526 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[1]
.sym 114527 soc.cpu.decoder_trigger
.sym 114528 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 114529 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[9]
.sym 114530 soc.cpu.compressed_instr_SB_LUT4_I1_O[9]
.sym 114531 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 114532 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 114534 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[12]
.sym 114535 soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I2[1]
.sym 114536 soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I2[2]
.sym 114538 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[9]
.sym 114539 soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I2[1]
.sym 114540 soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I2[2]
.sym 114542 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[10]
.sym 114543 soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I2[1]
.sym 114544 soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I2[2]
.sym 114545 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[12]
.sym 114546 soc.cpu.compressed_instr_SB_LUT4_I1_O[12]
.sym 114547 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 114548 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 114549 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[10]
.sym 114550 soc.cpu.compressed_instr_SB_LUT4_I1_O[10]
.sym 114551 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 114552 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 114553 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[8]
.sym 114554 soc.cpu.compressed_instr_SB_LUT4_I1_O[8]
.sym 114555 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 114556 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 114557 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[11]
.sym 114558 soc.cpu.compressed_instr_SB_LUT4_I1_O[11]
.sym 114559 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 114560 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 114561 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[14]
.sym 114562 soc.cpu.compressed_instr_SB_LUT4_I1_O[14]
.sym 114563 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 114564 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 114567 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[2]
.sym 114568 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 114570 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[18]
.sym 114571 soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I2[1]
.sym 114572 soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I2[2]
.sym 114573 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[21]
.sym 114574 soc.cpu.compressed_instr_SB_LUT4_I1_O[21]
.sym 114575 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 114576 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 114577 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[18]
.sym 114578 soc.cpu.compressed_instr_SB_LUT4_I1_O[18]
.sym 114579 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 114580 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 114582 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[21]
.sym 114583 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I2[1]
.sym 114584 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I2[2]
.sym 114586 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[14]
.sym 114587 soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I2[1]
.sym 114588 soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I2[2]
.sym 114590 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[1]
.sym 114591 soc.cpu.decoder_trigger
.sym 114592 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 114594 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_15_I3[1]
.sym 114595 soc.cpu.reg_out[16]
.sym 114596 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 114597 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[24]
.sym 114598 soc.cpu.compressed_instr_SB_LUT4_I1_O[24]
.sym 114599 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 114600 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 114602 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[1]
.sym 114603 soc.cpu.decoder_trigger
.sym 114604 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 114606 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[15]
.sym 114607 soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I2[1]
.sym 114608 soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I2[2]
.sym 114609 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[15]
.sym 114610 soc.cpu.compressed_instr_SB_LUT4_I1_O[15]
.sym 114611 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 114612 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 114613 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[28]
.sym 114614 soc.cpu.compressed_instr_SB_LUT4_I1_O[28]
.sym 114615 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 114616 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 114618 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_13_I3[1]
.sym 114619 soc.cpu.reg_out[18]
.sym 114620 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 114622 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_11_I3[1]
.sym 114623 soc.cpu.reg_out[20]
.sym 114624 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 114625 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 114626 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 114627 soc.cpu.cpuregs_raddr2[4]
.sym 114628 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 114630 soc.cpu.cpuregs_raddr2[1]
.sym 114631 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D[1]
.sym 114632 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 114633 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D[1]
.sym 114638 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[1]
.sym 114639 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 114640 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 114641 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D[1]
.sym 114642 soc.cpu.cpuregs_raddr2[1]
.sym 114643 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 114644 soc.cpu.cpuregs_waddr[1]
.sym 114646 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1[1]
.sym 114647 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 114648 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 114650 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I1_I2[2]
.sym 114651 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 114652 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 114654 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 114655 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[2]
.sym 114656 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 114657 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D[1]
.sym 114663 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I1_O[0]
.sym 114664 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I1_O[1]
.sym 114665 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D[0]
.sym 114671 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2[0]
.sym 114672 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1]
.sym 114675 soc.cpu.decoded_imm_j_SB_DFFE_Q_9_D_SB_LUT4_O_I3[0]
.sym 114676 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1]
.sym 114678 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I3[0]
.sym 114679 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 114680 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I3[2]
.sym 114681 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I1_O[0]
.sym 114682 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I1_O[1]
.sym 114683 soc.cpu.cpuregs_raddr2[3]
.sym 114684 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 114686 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I3[0]
.sym 114687 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O[1]
.sym 114688 soc.cpu.decoded_imm_j_SB_DFFE_Q_9_D_SB_LUT4_O_I3[0]
.sym 114689 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 114690 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 114691 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 114692 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 114693 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 114694 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 114695 soc.cpu.cpuregs_raddr1[3]
.sym 114696 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 114697 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 114698 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 114699 soc.cpu.cpuregs_raddr1[4]
.sym 114700 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 114703 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 114704 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 114707 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 114708 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 114709 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 114710 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 114711 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I2[3]
.sym 114712 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I3[3]
.sym 114715 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 114716 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 114719 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 114720 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1]
.sym 114722 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[1]
.sym 114723 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 114724 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 114725 soc.mem_rdata[30]
.sym 114726 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 114727 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 114728 soc.cpu.cpu_state[6]
.sym 114730 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[1]
.sym 114731 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O[1]
.sym 114732 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 114734 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[1]
.sym 114735 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I1_I2[1]
.sym 114736 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I1_I2[2]
.sym 114738 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 114739 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 114740 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 114741 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]
.sym 114746 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 114747 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 114748 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 114749 soc.mem_rdata[24]
.sym 114750 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 114751 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 114752 soc.cpu.cpu_state[6]
.sym 114754 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[0]
.sym 114755 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 114756 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[2]
.sym 114757 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 114758 soc.cpu.decoded_rd[1]
.sym 114759 soc.cpu.cpu_state[3]
.sym 114760 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 114761 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 114762 soc.cpu.decoded_rd[0]
.sym 114763 soc.cpu.cpu_state[3]
.sym 114764 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 114765 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 114766 soc.cpu.decoded_imm_j[11]
.sym 114767 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 114768 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 114769 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 114770 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 114771 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 114772 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 114773 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 114774 soc.cpu.decoded_rd[2]
.sym 114775 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 114776 soc.cpu.cpu_state[3]
.sym 114778 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 114779 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 114780 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 114782 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_5_I3[1]
.sym 114783 soc.cpu.reg_out[26]
.sym 114784 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 114786 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_I1[2]
.sym 114787 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 114788 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 114789 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 114793 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D[1]
.sym 114798 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 114799 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 114800 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I3[2]
.sym 114801 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 114802 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 114803 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 114804 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 114805 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 114806 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 114807 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 114808 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 114809 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 114810 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 114811 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[2]
.sym 114812 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 114814 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 114815 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 114816 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 114818 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0[0]
.sym 114819 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0[1]
.sym 114820 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 114822 soc.cpu.cpu_state[3]
.sym 114823 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 114824 soc.cpu.decoded_rd[4]
.sym 114825 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0[0]
.sym 114826 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0[1]
.sym 114827 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 114828 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 114829 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 114830 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 114831 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 114832 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 114834 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 114835 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 114836 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I2[3]
.sym 114837 soc.cpu.decoder_trigger
.sym 114838 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 114839 soc.cpu.cpu_state[1]
.sym 114840 UART_RX_SB_LUT4_I1_O[2]
.sym 114841 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 114842 soc.cpu.cpu_state[1]
.sym 114843 soc.cpu.cpu_state[3]
.sym 114844 UART_RX_SB_LUT4_I1_O[2]
.sym 114846 soc.cpu.cpu_state[3]
.sym 114847 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 114848 soc.cpu.decoded_rd[3]
.sym 114855 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 114856 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 114857 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 114858 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 114859 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 114860 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 114873 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 114874 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 114875 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 114876 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 114896 COMM_SB_LUT4_O_I3
.sym 114967 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O[0]
.sym 114968 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I0_I3[1]
.sym 114969 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O[0]
.sym 114971 soc.simpleuart.recv_divcnt[1]
.sym 114972 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I0_I3[1]
.sym 114980 soc.simpleuart.recv_divcnt[3]
.sym 114981 iomem_wdata[7]
.sym 114985 soc.simpleuart_reg_div_do[3]
.sym 114986 soc.simpleuart.recv_divcnt[3]
.sym 114987 soc.simpleuart_reg_div_do[8]
.sym 114988 soc.simpleuart.recv_divcnt[8]
.sym 114992 soc.simpleuart.recv_divcnt[5]
.sym 114996 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O[2]
.sym 115000 soc.simpleuart.recv_divcnt[7]
.sym 115004 soc.simpleuart.recv_divcnt[4]
.sym 115008 soc.simpleuart.recv_divcnt[2]
.sym 115010 soc.simpleuart_reg_div_do[1]
.sym 115011 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[0]
.sym 115014 soc.simpleuart_reg_div_do[2]
.sym 115015 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[1]
.sym 115018 soc.simpleuart_reg_div_do[3]
.sym 115019 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[2]
.sym 115022 soc.simpleuart_reg_div_do[4]
.sym 115023 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[3]
.sym 115026 soc.simpleuart_reg_div_do[5]
.sym 115027 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[4]
.sym 115030 soc.simpleuart_reg_div_do[6]
.sym 115031 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[5]
.sym 115034 soc.simpleuart_reg_div_do[7]
.sym 115035 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[6]
.sym 115038 soc.simpleuart_reg_div_do[8]
.sym 115039 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[7]
.sym 115042 soc.simpleuart_reg_div_do[9]
.sym 115043 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[8]
.sym 115046 soc.simpleuart_reg_div_do[10]
.sym 115047 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[9]
.sym 115050 soc.simpleuart_reg_div_do[11]
.sym 115051 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[10]
.sym 115054 soc.simpleuart_reg_div_do[12]
.sym 115055 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[11]
.sym 115058 soc.simpleuart_reg_div_do[13]
.sym 115059 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[12]
.sym 115062 soc.simpleuart_reg_div_do[14]
.sym 115063 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[13]
.sym 115066 soc.simpleuart_reg_div_do[15]
.sym 115067 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[14]
.sym 115070 soc.simpleuart_reg_div_do[16]
.sym 115071 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[15]
.sym 115074 soc.simpleuart_reg_div_do[17]
.sym 115075 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[16]
.sym 115078 soc.simpleuart_reg_div_do[18]
.sym 115079 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[17]
.sym 115082 soc.simpleuart_reg_div_do[19]
.sym 115083 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[18]
.sym 115086 soc.simpleuart_reg_div_do[20]
.sym 115087 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[19]
.sym 115090 soc.simpleuart_reg_div_do[21]
.sym 115091 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[20]
.sym 115094 soc.simpleuart_reg_div_do[22]
.sym 115095 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[21]
.sym 115098 soc.simpleuart_reg_div_do[23]
.sym 115099 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[22]
.sym 115102 soc.simpleuart_reg_div_do[24]
.sym 115103 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[23]
.sym 115106 soc.simpleuart_reg_div_do[25]
.sym 115107 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[24]
.sym 115110 soc.simpleuart_reg_div_do[26]
.sym 115111 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[25]
.sym 115114 soc.simpleuart_reg_div_do[27]
.sym 115115 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[26]
.sym 115118 soc.simpleuart_reg_div_do[28]
.sym 115119 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[27]
.sym 115122 soc.simpleuart_reg_div_do[29]
.sym 115123 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[28]
.sym 115126 soc.simpleuart_reg_div_do[30]
.sym 115127 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[29]
.sym 115130 soc.simpleuart_reg_div_do[31]
.sym 115131 UART_RX_SB_LUT4_I1_I0_SB_CARRY_CO_I1[30]
.sym 115136 $nextpnr_ICESTORM_LC_54$I3
.sym 115140 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 115144 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 115148 soc.simpleuart.recv_divcnt[10]
.sym 115152 soc.simpleuart.recv_divcnt[18]
.sym 115154 soc.simpleuart_reg_div_do[13]
.sym 115155 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[1]
.sym 115156 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[2]
.sym 115160 soc.simpleuart.recv_divcnt[25]
.sym 115164 soc.simpleuart.recv_divcnt[29]
.sym 115165 iomem_wdata[6]
.sym 115169 iomem_wdata[12]
.sym 115173 iomem_wdata[10]
.sym 115177 iomem_wdata[11]
.sym 115181 iomem_wdata[14]
.sym 115185 iomem_wdata[8]
.sym 115189 iomem_wdata[9]
.sym 115193 iomem_wdata[13]
.sym 115197 iomem_wdata[15]
.sym 115201 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_19_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 115202 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 115203 soc.cpu.next_pc[8]
.sym 115204 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[6]
.sym 115209 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 115210 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 115211 soc.cpu.next_pc[15]
.sym 115212 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[13]
.sym 115213 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_22_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 115214 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 115215 soc.cpu.next_pc[5]
.sym 115216 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[3]
.sym 115219 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 115220 soc.simpleuart_reg_div_do[18]
.sym 115229 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_11_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 115230 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 115231 soc.cpu.next_pc[16]
.sym 115232 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[14]
.sym 115233 soc.simpleuart.recv_buf_valid
.sym 115234 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1]
.sym 115235 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 115236 soc.simpleuart_reg_div_do[10]
.sym 115237 iomem_addr[14]
.sym 115238 iomem_addr[15]
.sym 115239 iomem_addr[16]
.sym 115240 iomem_addr[17]
.sym 115241 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 115242 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 115243 soc.cpu.next_pc[17]
.sym 115244 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[15]
.sym 115245 soc.simpleuart.recv_buf_valid
.sym 115246 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1]
.sym 115247 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 115248 soc.simpleuart_reg_div_do[20]
.sym 115249 soc.simpleuart.recv_buf_valid
.sym 115250 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1]
.sym 115251 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 115252 soc.simpleuart_reg_div_do[9]
.sym 115254 iomem_addr[10]
.sym 115255 iomem_addr[11]
.sym 115256 iomem_addr[12]
.sym 115257 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 115258 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 115259 soc.cpu.next_pc[10]
.sym 115260 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[8]
.sym 115261 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 115262 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 115263 soc.cpu.next_pc[12]
.sym 115264 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[10]
.sym 115265 soc.simpleuart.recv_buf_data[6]
.sym 115266 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1]
.sym 115267 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 115268 soc.simpleuart_reg_div_do[6]
.sym 115270 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 115271 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 115272 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 115273 soc.simpleuart.recv_pattern[7]
.sym 115277 iomem_addr[13]
.sym 115278 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 115279 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 115280 soc.mem_valid
.sym 115283 soc.simpleuart.recv_buf_data[0]
.sym 115284 soc.simpleuart.recv_buf_valid
.sym 115285 flash_io1_oe_SB_LUT4_I1_I2[0]
.sym 115286 soc.spimemio_cfgreg_do[20]
.sym 115287 soc.spimemio.config_cont_SB_LUT4_I1_2_I2[2]
.sym 115288 flash_clk_SB_LUT4_I3_O[2]
.sym 115289 soc.simpleuart.recv_pattern[0]
.sym 115293 soc.simpleuart.recv_pattern[6]
.sym 115298 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 115299 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 115300 iomem_addr[25]
.sym 115301 soc.simpleuart.recv_buf_valid
.sym 115302 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1]
.sym 115303 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 115304 soc.simpleuart_reg_div_do[19]
.sym 115305 soc.simpleuart.recv_buf_valid
.sym 115306 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1]
.sym 115307 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 115308 soc.simpleuart_reg_div_do[22]
.sym 115309 soc.simpleuart.recv_buf_valid
.sym 115310 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1]
.sym 115311 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 115312 soc.simpleuart_reg_div_do[16]
.sym 115313 iomem_wdata[31]
.sym 115317 soc.simpleuart.recv_buf_valid
.sym 115318 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1]
.sym 115319 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 115320 soc.simpleuart_reg_div_do[31]
.sym 115321 soc.simpleuart.recv_buf_valid
.sym 115322 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1]
.sym 115323 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 115324 soc.simpleuart_reg_div_do[17]
.sym 115325 soc.simpleuart.recv_buf_data[7]
.sym 115326 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1]
.sym 115327 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 115328 soc.simpleuart_reg_div_do[7]
.sym 115330 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 115331 iomem_wstrb[2]
.sym 115332 UART_RX_SB_LUT4_I1_O[2]
.sym 115335 flash_io1_oe_SB_LUT4_I1_I2[0]
.sym 115336 soc.spimemio_cfgreg_do[22]
.sym 115337 flash_io1_oe_SB_LUT4_I1_I2[0]
.sym 115338 flash_io0_do_SB_LUT4_O_I2[2]
.sym 115339 soc.simpleuart.recv_buf_valid_SB_LUT4_I0_O[2]
.sym 115340 flash_clk_SB_LUT4_I3_O[2]
.sym 115341 iomem_wdata[16]
.sym 115346 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 115347 iomem_wstrb[3]
.sym 115348 UART_RX_SB_LUT4_I1_O[2]
.sym 115350 iomem_addr[25]
.sym 115351 iomem_addr[13]
.sym 115352 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 115353 soc.cpu.mem_rdata_SB_LUT4_O_10_I0_SB_LUT4_O_I0[0]
.sym 115354 soc.cpu.mem_rdata_SB_LUT4_O_10_I0_SB_LUT4_O_I0[1]
.sym 115355 soc.cpu.mem_rdata_SB_LUT4_O_10_I0_SB_LUT4_O_I0[2]
.sym 115356 flash_clk_SB_LUT4_I3_O[2]
.sym 115365 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 115366 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 115367 soc.cpu.next_pc[13]
.sym 115368 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[11]
.sym 115385 soc.cpu.alu_out_SB_LUT4_O_26_I1[1]
.sym 115386 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 115387 soc.cpu.next_pc[25]
.sym 115388 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[23]
.sym 115393 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]
.sym 115394 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[0]
.sym 115395 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[2]
.sym 115396 soc.cpu.cpu_state[6]
.sym 115397 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I2_SB_LUT4_O_1_I0[0]
.sym 115398 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[0]
.sym 115399 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[2]
.sym 115400 soc.cpu.cpu_state[6]
.sym 115401 soc.cpu.latched_is_lb_SB_LUT4_I3_O[0]
.sym 115402 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[0]
.sym 115403 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[2]
.sym 115404 soc.cpu.cpu_state[6]
.sym 115410 iomem_addr[29]
.sym 115411 iomem_addr[30]
.sym 115412 iomem_addr[31]
.sym 115414 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[0]
.sym 115415 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2[1]
.sym 115416 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[2]
.sym 115418 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[0]
.sym 115419 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[1]
.sym 115420 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[2]
.sym 115421 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 115422 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 115423 soc.cpu.next_pc[29]
.sym 115424 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[27]
.sym 115425 soc.cpu.mem_la_wdata_SB_LUT4_O_I1[1]
.sym 115426 soc.mem_rdata[25]
.sym 115427 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 115428 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 115429 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 115430 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 115431 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 115432 soc.cpu.cpu_state[6]
.sym 115433 soc.cpu.mem_la_wdata_SB_LUT4_O_I1[1]
.sym 115434 soc.mem_rdata[28]
.sym 115435 soc.cpu.mem_rdata_latched_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 115436 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 115437 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 115438 soc.mem_rdata[25]
.sym 115439 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 115440 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 115441 soc.mem_rdata[28]
.sym 115442 soc.cpu.mem_rdata_latched_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 115443 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 115444 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 115446 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[0]
.sym 115447 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2[1]
.sym 115448 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[2]
.sym 115451 soc.cpu.latched_is_lb_SB_LUT4_I3_I2[0]
.sym 115452 soc.cpu.latched_is_lb
.sym 115453 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I2_SB_LUT4_O_1_I0[0]
.sym 115454 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 115455 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I2_SB_LUT4_O_1_I0[2]
.sym 115456 soc.cpu.cpu_state[6]
.sym 115458 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 115459 soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I2[1]
.sym 115460 soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I2[2]
.sym 115462 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[1]
.sym 115463 soc.cpu.decoder_trigger
.sym 115464 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 115467 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 115468 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 115470 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[1]
.sym 115471 soc.cpu.decoder_trigger
.sym 115472 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 115474 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 115475 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O[1]
.sym 115478 soc.cpu.compressed_instr
.sym 115479 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 115481 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 115482 soc.cpu.compressed_instr_SB_LUT4_I1_O[0]
.sym 115483 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 115484 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 115486 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[1]
.sym 115487 soc.cpu.decoder_trigger
.sym 115488 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 115490 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I1[0]
.sym 115491 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 115492 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I1[2]
.sym 115494 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_10_I3[1]
.sym 115495 soc.cpu.reg_out[21]
.sym 115496 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 115499 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2[0]
.sym 115500 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2[1]
.sym 115506 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[1]
.sym 115507 soc.cpu.decoder_trigger
.sym 115508 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 115510 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 115511 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 115512 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 115514 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[1]
.sym 115515 soc.cpu.decoder_trigger
.sym 115516 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 115518 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[1]
.sym 115519 soc.cpu.decoder_trigger
.sym 115520 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 115522 soc.cpu.latched_is_lb
.sym 115523 soc.cpu.latched_is_lh
.sym 115524 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[0]
.sym 115526 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[1]
.sym 115527 soc.cpu.decoder_trigger
.sym 115528 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 115533 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 115538 soc.cpu.do_waitirq_SB_LUT4_I1_1_O[1]
.sym 115539 soc.cpu.decoder_trigger
.sym 115540 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 115542 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_12_I3[1]
.sym 115543 soc.cpu.reg_out[19]
.sym 115544 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 115547 soc.cpu.latched_is_lh
.sym 115548 soc.cpu.latched_is_lb
.sym 115550 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_9_I3[1]
.sym 115551 soc.cpu.reg_out[22]
.sym 115552 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 115562 soc.cpu.latched_is_lh
.sym 115563 soc.cpu.latched_is_lh_SB_LUT4_I1_I2[1]
.sym 115564 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[2]
.sym 115565 soc.cpu.cpu_state[2]
.sym 115566 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I1[1]
.sym 115567 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I1[2]
.sym 115568 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I1[3]
.sym 115569 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2[0]
.sym 115570 soc.cpu.cpu_state[3]
.sym 115571 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2[2]
.sym 115572 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2[3]
.sym 115585 soc.mem_rdata[31]
.sym 115586 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 115587 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 115588 soc.cpu.cpu_state[6]
.sym 115589 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 115590 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 115591 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 115592 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 115593 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 115594 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 115595 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[2]
.sym 115596 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 115598 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_I3[0]
.sym 115599 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 115600 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_I3[2]
.sym 115606 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 115607 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I3[1]
.sym 115608 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I3[2]
.sym 115609 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 115610 soc.cpu.decoded_imm_j[3]
.sym 115611 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 115612 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 115613 soc.mem_rdata[27]
.sym 115614 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 115615 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 115616 soc.cpu.cpu_state[6]
.sym 115619 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2[0]
.sym 115620 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2[1]
.sym 115623 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2[0]
.sym 115624 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2[1]
.sym 115625 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 115626 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 115627 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I3[0]
.sym 115628 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[2]
.sym 115630 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 115631 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 115632 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 115633 soc.cpu.cpu_state[2]
.sym 115634 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1[1]
.sym 115635 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1[2]
.sym 115636 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1[3]
.sym 115637 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 115638 soc.cpu.decoded_imm_j[4]
.sym 115639 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 115640 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 115643 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 115644 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3[1]
.sym 115647 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 115648 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1[1]
.sym 115649 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 115650 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 115651 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 115652 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 115654 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[0]
.sym 115655 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 115656 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]
.sym 115659 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 115660 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 115663 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]
.sym 115664 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2[0]
.sym 115665 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 115666 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 115667 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 115668 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 115670 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 115671 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 115672 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 115674 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[1]
.sym 115675 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 115676 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 115679 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 115680 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[1]
.sym 115681 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 115682 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 115683 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 115684 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 115685 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 115686 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_I2[1]
.sym 115687 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 115688 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 115689 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 115690 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 115691 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[0]
.sym 115692 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 115693 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 115694 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 115695 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 115696 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 115699 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 115700 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 115701 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 115702 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 115703 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 115704 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 115706 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[1]
.sym 115707 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I2[3]
.sym 115708 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 115710 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 115711 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]
.sym 115712 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 115714 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 115715 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 115716 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 115718 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 115719 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 115720 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 115721 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 115722 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 115723 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 115724 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 115727 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 115728 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 115729 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 115730 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 115731 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 115732 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]
.sym 115735 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 115736 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 115737 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 115738 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 115739 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 115740 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 115743 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[2]
.sym 115744 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O[1]
.sym 115745 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 115746 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 115747 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 115748 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 115749 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 115750 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 115751 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 115752 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I3[3]
.sym 115753 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I2[0]
.sym 115754 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 115755 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 115756 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 115758 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I3[0]
.sym 115759 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[0]
.sym 115760 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.sym 115761 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I2[0]
.sym 115762 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I2[1]
.sym 115763 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I2[2]
.sym 115764 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 115767 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 115768 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 115770 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 115771 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_I1[2]
.sym 115772 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 115774 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 115775 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 115776 soc.cpu.mem_rdata_q[19]
.sym 115779 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 115780 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 115781 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0[1]
.sym 115782 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 115783 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 115784 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 115785 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 115786 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 115787 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 115788 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 115790 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 115791 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 115792 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 115795 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 115796 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_I0[0]
.sym 115797 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0[0]
.sym 115798 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 115799 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 115800 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I3[3]
.sym 115802 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 115803 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 115804 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 115805 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 115806 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O[1]
.sym 115807 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I0_O[2]
.sym 115808 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 115813 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 115814 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 115815 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 115816 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 115817 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[2]
.sym 115818 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 115819 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 115820 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I3[0]
.sym 115823 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 115824 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 115827 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 115828 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 115829 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 115830 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 115831 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 115832 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 115835 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 115836 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 115837 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 115838 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 115839 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 115840 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 115905 iomem_wdata[0]
.sym 115909 iomem_wdata[5]
.sym 115921 iomem_wdata[2]
.sym 115925 iomem_wdata[1]
.sym 115929 iomem_wdata[3]
.sym 115938 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 115939 soc.spimemio.dout_data[1]
.sym 115940 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I2_O[2]
.sym 115950 flash_io0_di
.sym 115951 flash_io1_di
.sym 115952 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 115953 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 115954 soc.spimemio.dout_data[1]
.sym 115955 soc.spimemio.dout_data[2]
.sym 115956 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 115958 flash_io1_di
.sym 115959 soc.spimemio.dout_data[0]
.sym 115960 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 115966 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 115967 flash_io3_di
.sym 115968 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I2_I3[2]
.sym 115972 soc.simpleuart_reg_div_do[12]
.sym 115976 soc.simpleuart_reg_div_do[9]
.sym 115980 soc.simpleuart_reg_div_do[14]
.sym 115984 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I0_I3[1]
.sym 115988 soc.simpleuart_reg_div_do[11]
.sym 115992 soc.simpleuart.recv_divcnt[8]
.sym 115996 soc.simpleuart_reg_div_do[13]
.sym 116000 soc.simpleuart.recv_divcnt[1]
.sym 116004 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 116008 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 116012 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[1]
.sym 116016 soc.simpleuart.recv_divcnt[11]
.sym 116024 soc.simpleuart.recv_divcnt[12]
.sym 116028 soc.simpleuart.recv_divcnt[23]
.sym 116032 soc.simpleuart.recv_divcnt[14]
.sym 116034 UART_RX_SB_LUT4_I1_I3[1]
.sym 116039 soc.simpleuart.recv_state[1]
.sym 116041 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_I2[0]
.sym 116043 soc.simpleuart.recv_state[2]
.sym 116044 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 116045 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_I2[0]
.sym 116047 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_I2[2]
.sym 116048 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_I2[3]
.sym 116049 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_I2[0]
.sym 116050 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 116051 soc.simpleuart.recv_state[1]
.sym 116052 UART_RX_SB_LUT4_I1_I3[1]
.sym 116054 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_I2[2]
.sym 116055 soc.simpleuart.recv_state[2]
.sym 116056 soc.simpleuart.recv_state[1]
.sym 116057 soc.simpleuart.recv_state[2]
.sym 116058 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_I2[2]
.sym 116059 soc.simpleuart.recv_state[1]
.sym 116060 UART_RX_SB_LUT4_I1_I3[1]
.sym 116061 UART_RX_SB_LUT4_I1_I3[1]
.sym 116062 soc.simpleuart.recv_state[2]
.sym 116063 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_I2[2]
.sym 116064 soc.simpleuart.recv_state[1]
.sym 116067 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 116068 UART_RX_SB_LUT4_I1_I3[0]
.sym 116070 UART_RX_SB_LUT4_I1_O[0]
.sym 116071 UART_RX_SB_LUT4_I1_O[1]
.sym 116072 UART_RX_SB_LUT4_I1_O[2]
.sym 116075 UART_RX_SB_LUT4_I1_I3[0]
.sym 116076 UART_RX_SB_LUT4_I1_I3[1]
.sym 116079 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 116080 UART_RX_SB_LUT4_I1_I3[0]
.sym 116081 UART_RX_SB_LUT4_I1_I0[30]
.sym 116082 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 116083 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 116084 UART_RX_SB_LUT4_I1_O[0]
.sym 116085 UART_RX_SB_LUT4_I1_I0[30]
.sym 116086 UART_RX$SB_IO_IN
.sym 116087 UART_RX_SB_LUT4_I1_I3[1]
.sym 116088 UART_RX_SB_LUT4_I1_I3[0]
.sym 116089 iomem_wdata[4]
.sym 116096 soc.simpleuart.recv_divcnt[30]
.sym 116097 iomem_wdata[22]
.sym 116102 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 116103 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_I2[0]
.sym 116104 UART_RX_SB_LUT4_I1_O[2]
.sym 116107 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 116108 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 116113 iomem_wdata[20]
.sym 116117 iomem_wdata[17]
.sym 116121 soc.simpleuart_reg_div_do[1]
.sym 116122 soc.simpleuart.recv_divcnt[1]
.sym 116123 soc.simpleuart_reg_div_do[0]
.sym 116124 UART_RX_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I0_I3[1]
.sym 116133 soc.simpleuart.recv_pattern[7]
.sym 116142 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 116143 iomem_ready_SB_DFFESS_Q_D[1]
.sym 116144 UART_RX_SB_LUT4_I1_O[2]
.sym 116145 UART_RX$SB_IO_IN
.sym 116155 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 116156 soc.simpleuart_reg_div_do[8]
.sym 116158 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 116159 iomem_wstrb[1]
.sym 116160 UART_RX_SB_LUT4_I1_O[2]
.sym 116164 iomem_addr[5]
.sym 116165 flash_io0_oe
.sym 116166 flash_io0_oe_SB_LUT4_I0_I2[1]
.sym 116167 flash_io0_oe_SB_LUT4_I0_I2[2]
.sym 116168 flash_io0_oe_SB_LUT4_I0_I2[3]
.sym 116170 iomem_addr[3]
.sym 116171 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2[1]
.sym 116172 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2[2]
.sym 116174 iomem_addr[2]
.sym 116175 iomem_addr[4]
.sym 116176 iomem_addr[5]
.sym 116177 iomem_addr[6]
.sym 116178 iomem_addr[7]
.sym 116179 iomem_addr[8]
.sym 116180 iomem_addr[9]
.sym 116181 flash_io0_oe_SB_LUT4_I0_I3[0]
.sym 116182 flash_io0_oe_SB_LUT4_I0_I2[1]
.sym 116183 flash_io0_oe_SB_LUT4_I0_I3[2]
.sym 116184 flash_io0_oe_SB_LUT4_I0_I2[3]
.sym 116185 iomem_addr[3]
.sym 116186 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2[1]
.sym 116187 iomem_addr[2]
.sym 116188 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 116191 iomem_addr[4]
.sym 116192 iomem_addr[5]
.sym 116196 iomem_addr[16]
.sym 116197 flash_io0_oe_SB_LUT4_I0_I2[1]
.sym 116198 flash_io0_di
.sym 116199 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 116200 flash_clk_SB_LUT4_I3_O[2]
.sym 116201 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 116202 soc.simpleuart_reg_div_do[0]
.sym 116203 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 116204 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 116206 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2[2]
.sym 116207 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2[1]
.sym 116208 iomem_addr[3]
.sym 116210 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 116211 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 116212 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I1_1_O[0]
.sym 116216 iomem_addr[17]
.sym 116219 soc.simpleuart.recv_buf_valid
.sym 116220 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 116224 iomem_addr[15]
.sym 116226 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 116227 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I1_1_O[0]
.sym 116228 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 116231 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 116232 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I1_1_O[2]
.sym 116233 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 116234 soc.simpleuart_reg_div_do[1]
.sym 116235 flash_io1_oe_SB_LUT4_I1_I2[0]
.sym 116236 flash_io1_di
.sym 116237 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I1_1_O[0]
.sym 116238 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 116239 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I1_1_O[2]
.sym 116240 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 116244 iomem_addr[12]
.sym 116245 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I1_1_O[0]
.sym 116246 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 116247 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_I2[2]
.sym 116248 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 116249 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 116250 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 116251 soc.cpu.next_pc[14]
.sym 116252 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[12]
.sym 116253 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I1_1_O[0]
.sym 116254 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 116255 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I1_1_O[2]
.sym 116256 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I3[3]
.sym 116257 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I1_1_O[0]
.sym 116258 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 116259 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I1_1_O[2]
.sym 116260 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 116261 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 116262 soc.simpleuart_reg_div_do[3]
.sym 116263 flash_io1_oe_SB_LUT4_I1_I2[0]
.sym 116264 flash_io3_di
.sym 116267 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 116268 UART_RX_SB_LUT4_I1_O[2]
.sym 116269 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 116270 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 116271 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 116272 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 116273 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 116274 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 116275 soc.simpleuart.recv_buf_valid
.sym 116276 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 116280 iomem_addr[18]
.sym 116281 iomem_addr[18]
.sym 116282 iomem_addr[19]
.sym 116283 iomem_addr[20]
.sym 116284 iomem_addr[21]
.sym 116288 iomem_addr[21]
.sym 116289 flash_io1_oe_SB_LUT4_I1_I2[0]
.sym 116290 soc.spimemio_cfgreg_do[17]
.sym 116291 soc.cpu.mem_rdata_SB_LUT4_O_14_I0_SB_LUT4_O_2_I2[2]
.sym 116292 flash_clk_SB_LUT4_I3_O[2]
.sym 116293 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 116294 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 116295 soc.cpu.next_pc[20]
.sym 116296 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[18]
.sym 116297 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 116298 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 116299 soc.cpu.next_pc[18]
.sym 116300 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[16]
.sym 116301 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 116302 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 116303 soc.cpu.next_pc[19]
.sym 116304 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[17]
.sym 116305 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 116306 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 116307 soc.cpu.next_pc[21]
.sym 116308 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[19]
.sym 116310 iomem_addr[22]
.sym 116311 iomem_addr[23]
.sym 116312 iomem_addr[24]
.sym 116314 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 116315 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 116316 iomem_addr[25]
.sym 116317 flash_io1_oe_SB_LUT4_I1_I2[0]
.sym 116318 soc.spimemio_cfgreg_do[16]
.sym 116319 soc.cpu.mem_rdata_SB_LUT4_O_15_I0_SB_LUT4_O_2_I2[2]
.sym 116320 flash_clk_SB_LUT4_I3_O[2]
.sym 116321 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 116322 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 116323 soc.cpu.next_pc[24]
.sym 116324 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[22]
.sym 116327 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 116328 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 116329 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I1_1_O[0]
.sym 116330 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 116331 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_I2[2]
.sym 116332 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I3[3]
.sym 116333 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 116334 soc.simpleuart_reg_div_do[29]
.sym 116335 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 116336 soc.cpu.mem_rdata_SB_LUT4_O_7_I0_SB_LUT4_O_I3[3]
.sym 116337 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_9_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 116338 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 116339 soc.cpu.next_pc[26]
.sym 116340 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[24]
.sym 116341 soc.simpleuart.recv_buf_valid
.sym 116342 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1]
.sym 116343 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 116344 soc.simpleuart_reg_div_do[21]
.sym 116345 iomem_addr[26]
.sym 116346 iomem_addr[27]
.sym 116347 iomem_addr[28]
.sym 116348 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I2[3]
.sym 116349 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 116350 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 116351 soc.cpu.next_pc[23]
.sym 116352 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[21]
.sym 116353 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 116354 soc.simpleuart_reg_div_do[26]
.sym 116355 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 116356 soc.cpu.mem_rdata_SB_LUT4_O_4_I0_SB_LUT4_O_I3[3]
.sym 116357 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 116358 soc.simpleuart_reg_div_do[27]
.sym 116359 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 116360 soc.cpu.mem_rdata_SB_LUT4_O_5_I0_SB_LUT4_O_I3[3]
.sym 116364 iomem_addr[29]
.sym 116365 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 116366 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 116367 soc.cpu.next_pc[30]
.sym 116368 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[28]
.sym 116369 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 116370 soc.simpleuart_reg_div_do[28]
.sym 116371 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 116372 soc.cpu.mem_rdata_SB_LUT4_O_3_I0_SB_LUT4_O_I3[3]
.sym 116373 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 116374 soc.simpleuart_reg_div_do[25]
.sym 116375 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 116376 soc.cpu.mem_rdata_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 116377 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_7_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 116378 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 116379 soc.cpu.next_pc[28]
.sym 116380 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[26]
.sym 116381 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 116382 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 116383 soc.cpu.next_pc[27]
.sym 116384 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[25]
.sym 116385 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 116386 soc.mem_rdata[24]
.sym 116387 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 116388 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 116389 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 116390 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 116391 soc.mem_rdata[24]
.sym 116392 soc.cpu.mem_la_wdata_SB_LUT4_O_I1[1]
.sym 116393 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[1]
.sym 116394 soc.mem_rdata[31]
.sym 116395 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 116396 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 116397 soc.cpu.mem_la_wdata_SB_LUT4_O_I1[1]
.sym 116398 soc.mem_rdata[30]
.sym 116399 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 116400 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 116402 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 116403 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2[1]
.sym 116404 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2[2]
.sym 116405 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 116406 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 116407 soc.mem_rdata[26]
.sym 116408 soc.cpu.mem_la_wdata_SB_LUT4_O_I1[1]
.sym 116409 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 116410 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 116411 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 116412 soc.cpu.cpu_state[6]
.sym 116413 soc.cpu.mem_la_wdata_SB_LUT4_O_I1[1]
.sym 116414 soc.mem_rdata[27]
.sym 116415 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 116416 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 116417 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I3[0]
.sym 116418 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 116419 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 116420 soc.mem_rdata[23]
.sym 116421 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[1]
.sym 116422 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 116423 soc.mem_rdata[31]
.sym 116424 soc.cpu.mem_la_wdata_SB_LUT4_O_I1[1]
.sym 116425 soc.cpu.mem_la_wdata_SB_LUT4_O_I1[1]
.sym 116426 soc.mem_rdata[29]
.sym 116427 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 116428 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 116429 soc.mem_rdata[30]
.sym 116430 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 116431 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 116432 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 116433 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I3[0]
.sym 116434 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 116435 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 116436 soc.mem_rdata[20]
.sym 116438 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 116439 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 116440 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 116442 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I3[0]
.sym 116443 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2[1]
.sym 116444 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I3[2]
.sym 116447 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 116448 soc.mem_rdata[22]
.sym 116449 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 116450 soc.mem_rdata[26]
.sym 116451 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 116452 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 116457 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2_SB_LUT4_O_1_I0[0]
.sym 116458 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 116459 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2_SB_LUT4_O_1_I0[2]
.sym 116460 soc.cpu.cpu_state[6]
.sym 116462 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 116463 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I3[1]
.sym 116464 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I3[2]
.sym 116466 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 116467 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 116468 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 116469 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]
.sym 116470 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 116471 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[2]
.sym 116472 soc.cpu.cpu_state[6]
.sym 116473 soc.mem_rdata[29]
.sym 116474 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 116475 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 116476 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 116477 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 116478 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 116479 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 116480 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 116483 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2[0]
.sym 116484 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2[1]
.sym 116487 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 116488 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 116490 soc.cpu.clear_prefetched_high_word_q
.sym 116491 soc.cpu.last_mem_valid_SB_LUT4_I3_I2[2]
.sym 116492 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 116493 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 116494 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 116495 UART_RX_SB_LUT4_I1_O[2]
.sym 116496 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[3]
.sym 116497 soc.cpu.cpu_state[0]
.sym 116501 soc.mem_rdata[21]
.sym 116502 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 116503 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 116504 soc.cpu.cpu_state[6]
.sym 116505 soc.mem_rdata[19]
.sym 116506 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 116507 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 116508 soc.cpu.cpu_state[6]
.sym 116509 soc.mem_rdata[22]
.sym 116510 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 116511 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 116512 soc.cpu.cpu_state[6]
.sym 116517 soc.mem_rdata[20]
.sym 116518 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 116519 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 116520 soc.cpu.cpu_state[6]
.sym 116521 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 116522 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 116523 soc.cpu.mem_rdata_q[18]
.sym 116524 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 116525 soc.mem_rdata[18]
.sym 116526 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 116527 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 116528 soc.cpu.cpu_state[6]
.sym 116533 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 116534 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 116535 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[0]
.sym 116536 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 116538 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 116539 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I3[1]
.sym 116540 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I3[2]
.sym 116545 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 116546 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 116547 soc.cpu.mem_rdata_q[16]
.sym 116548 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 116550 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 116551 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 116552 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 116553 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 116554 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 116555 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 116556 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 116557 soc.mem_rdata[23]
.sym 116558 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 116559 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 116560 soc.cpu.cpu_state[6]
.sym 116561 soc.mem_rdata[17]
.sym 116562 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 116563 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 116564 soc.cpu.cpu_state[6]
.sym 116566 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_I3[0]
.sym 116567 soc.mem_rdata[22]
.sym 116568 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 116569 soc.mem_rdata[16]
.sym 116570 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 116571 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 116572 soc.cpu.cpu_state[6]
.sym 116573 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 116574 soc.mem_rdata[23]
.sym 116575 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 116576 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 116578 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[3]
.sym 116579 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 116580 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 116582 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[1]
.sym 116583 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 116584 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 116586 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 116587 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 116588 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 116591 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1]
.sym 116592 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3[3]
.sym 116594 soc.cpu.mem_rdata_q[17]
.sym 116595 soc.mem_rdata[17]
.sym 116596 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 116599 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1]
.sym 116600 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 116602 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 116603 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 116604 soc.cpu.mem_rdata_q[17]
.sym 116607 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 116608 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 116609 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 116610 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 116611 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 116612 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 116613 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 116614 soc.mem_rdata[24]
.sym 116615 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 116616 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 116619 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 116620 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 116622 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[0]
.sym 116623 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 116624 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 116627 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 116628 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 116630 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 116631 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 116632 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 116633 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 116634 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 116635 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 116636 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 116638 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 116639 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 116640 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 116642 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 116643 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 116644 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 116645 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 116646 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 116647 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_I1[2]
.sym 116648 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 116649 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 116650 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 116651 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3[2]
.sym 116652 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3[3]
.sym 116653 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 116654 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 116655 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 116656 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 116657 soc.cpu.mem_rdata_latched_SB_LUT4_O_I0[0]
.sym 116658 soc.cpu.mem_rdata_latched_SB_LUT4_O_I0[1]
.sym 116659 soc.cpu.mem_16bit_buffer[12]
.sym 116660 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 116662 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 116663 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 116664 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3[2]
.sym 116665 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[0]
.sym 116666 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[1]
.sym 116667 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 116668 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[3]
.sym 116669 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 116670 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 116671 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 116672 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 116673 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]
.sym 116674 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 116675 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 116676 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 116679 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 116680 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 116681 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 116682 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 116683 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_I2[1]
.sym 116684 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 116686 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 116687 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_I2[1]
.sym 116688 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 116690 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 116691 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 116692 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 116693 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 116694 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_I1[2]
.sym 116695 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 116696 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[0]
.sym 116697 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 116698 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 116699 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 116700 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 116702 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 116703 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 116704 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_I1[2]
.sym 116707 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 116708 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_I0[0]
.sym 116709 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 116710 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 116711 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 116712 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 116714 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 116715 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 116716 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[1]
.sym 116719 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 116720 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 116721 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[0]
.sym 116722 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_I1[2]
.sym 116723 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 116724 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 116726 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[0]
.sym 116727 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_I1[2]
.sym 116728 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 116729 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 116730 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 116731 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[0]
.sym 116732 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_I1[2]
.sym 116735 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 116736 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 116739 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 116740 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 116742 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I2[0]
.sym 116743 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 116744 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 116747 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 116748 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 116751 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 116752 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 116753 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 116754 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 116755 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I2[1]
.sym 116756 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[0]
.sym 116757 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 116758 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I2[0]
.sym 116759 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 116760 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 116761 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 116762 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 116763 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2[0]
.sym 116764 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 116765 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 116766 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 116767 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 116768 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 116771 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 116772 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O[1]
.sym 116775 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 116776 UART_RX_SB_LUT4_I1_O[2]
.sym 116781 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 116782 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 116783 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 116784 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 116785 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 116786 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 116787 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 116788 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 116790 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 116791 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 116792 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 116795 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[2]
.sym 116796 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 116798 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 116799 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 116800 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 116858 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 116859 flash_io1_oe_SB_LUT4_I1_I2[0]
.sym 116860 flash_io0_do_SB_LUT4_O_I2[2]
.sym 116875 soc.spimemio.rd_inc_SB_DFFESR_Q_R[2]
.sym 116876 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 116882 soc.spimemio.rd_inc_SB_DFFESR_Q_R[0]
.sym 116883 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 116884 soc.spimemio.rd_inc_SB_DFFESR_Q_R[2]
.sym 116889 $PACKER_VCC_NET
.sym 116895 soc.spimemio.softreset
.sym 116896 UART_RX_SB_LUT4_I1_O[2]
.sym 116901 soc.spimemio.rd_inc
.sym 116905 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 116906 soc.spimemio.dout_data[0]
.sym 116907 flash_io2_di
.sym 116908 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 116922 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 116923 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 116924 soc.spimemio.rd_inc_SB_DFFESR_Q_R[2]
.sym 116935 soc.spimemio.rd_inc_SB_DFFESR_Q_R[2]
.sym 116936 soc.spimemio.dout_tag[2]
.sym 116939 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 116940 soc.spimemio.buffer_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 116941 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 116942 soc.spimemio.dout_data[3]
.sym 116943 soc.spimemio.dout_data[1]
.sym 116944 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 116945 $PACKER_VCC_NET
.sym 116949 soc.spimemio.buffer_SB_DFFE_Q_23_E_SB_LUT4_O_I1[1]
.sym 116950 soc.spimemio.buffer_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 116951 soc.spimemio.buffer_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 116952 soc.spimemio.dout_tag[2]
.sym 116953 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 116954 soc.spimemio.dout_data[2]
.sym 116955 soc.spimemio.dout_data[3]
.sym 116956 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 116959 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 116960 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 116962 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 116963 soc.spimemio.dout_data[4]
.sym 116964 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 116965 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 116966 soc.spimemio.dout_data[5]
.sym 116967 soc.spimemio.dout_data[3]
.sym 116968 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 116970 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 116971 soc.spimemio.dout_data[0]
.sym 116972 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_3_I3[2]
.sym 116973 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 116974 soc.spimemio.dout_data[4]
.sym 116975 soc.spimemio.dout_data[2]
.sym 116976 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 116979 soc.spimemio.state[11]
.sym 116980 soc.spimemio.state[8]
.sym 116982 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 116983 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[2]
.sym 116984 soc.spimemio.rd_wait
.sym 116986 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 116987 soc.spimemio.dout_data[6]
.sym 116988 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 116990 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 116991 soc.spimemio.dout_data[5]
.sym 116992 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 116993 soc.spimemio_cfgreg_do[21]
.sym 116994 soc.spimemio_cfgreg_do[22]
.sym 116995 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[2]
.sym 116996 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 116997 soc.spimemio.state[8]
.sym 116998 soc.spimemio.state_SB_DFF_Q_4_D_SB_LUT4_O_I1[1]
.sym 116999 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 117000 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 117003 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 117004 soc.spimemio.state_SB_DFF_Q_9_D_SB_LUT4_O_I3[1]
.sym 117005 soc.spimemio.state[11]
.sym 117006 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[2]
.sym 117007 soc.spimemio.rd_wait_SB_LUT4_I3_O[1]
.sym 117008 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 117011 soc.spimemio.rd_wait_SB_LUT4_I1_O[1]
.sym 117012 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_I2_I3[1]
.sym 117014 soc.spimemio.rd_wait
.sym 117015 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 117016 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[2]
.sym 117017 soc.spimemio.state[8]
.sym 117018 soc.spimemio.rd_wait_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 117019 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 117020 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 117021 soc.spimemio.rd_wait_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 117022 soc.spimemio.state[11]
.sym 117023 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 117024 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 117050 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 117051 iomem_addr[3]
.sym 117052 soc.spimemio.rd_inc
.sym 117054 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[11]
.sym 117055 iomem_addr[13]
.sym 117056 soc.spimemio.rd_inc
.sym 117063 iomem_addr[3]
.sym 117064 soc.spimemio.rd_addr[3]
.sym 117065 soc.spimemio.rd_valid_SB_LUT4_I3_I0[0]
.sym 117066 soc.spimemio.rd_addr[13]
.sym 117067 iomem_addr[13]
.sym 117068 soc.spimemio.rd_valid
.sym 117077 iomem_wdata[21]
.sym 117083 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 117084 iomem_addr[4]
.sym 117085 iomem_ready_SB_DFFESS_Q_D[1]
.sym 117086 iomem_wstrb[1]
.sym 117087 iomem_wstrb[2]
.sym 117088 iomem_wstrb[3]
.sym 117089 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 117090 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 117091 soc.cpu.next_pc[7]
.sym 117092 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[5]
.sym 117097 iomem_addr[12]
.sym 117098 soc.spimemio.rd_addr[12]
.sym 117099 soc.spimemio.rd_addr[4]
.sym 117100 iomem_addr[4]
.sym 117101 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_21_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 117102 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 117103 soc.cpu.next_pc[6]
.sym 117104 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[4]
.sym 117105 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 117106 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 117107 soc.cpu.next_pc[9]
.sym 117108 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[7]
.sym 117109 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_25_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 117110 soc.cpu.mem_la_firstword_xfer
.sym 117111 soc.cpu.next_pc[2]
.sym 117112 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 117113 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_24_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 117114 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 117115 soc.cpu.next_pc[3]
.sym 117116 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[1]
.sym 117117 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_23_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 117118 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 117119 soc.cpu.next_pc[4]
.sym 117120 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[2]
.sym 117122 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[0]
.sym 117127 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[1]
.sym 117131 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[2]
.sym 117135 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[3]
.sym 117139 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[4]
.sym 117143 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[5]
.sym 117147 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[6]
.sym 117151 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[7]
.sym 117155 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[8]
.sym 117159 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[9]
.sym 117163 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[10]
.sym 117166 $PACKER_VCC_NET
.sym 117167 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[11]
.sym 117171 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[12]
.sym 117175 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[13]
.sym 117179 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 117183 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[15]
.sym 117187 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[16]
.sym 117191 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[17]
.sym 117195 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[18]
.sym 117199 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[19]
.sym 117203 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[20]
.sym 117207 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[21]
.sym 117211 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[22]
.sym 117215 iomem_ready_SB_LUT4_I3_I1[0]
.sym 117219 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[24]
.sym 117223 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[25]
.sym 117227 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[26]
.sym 117231 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[27]
.sym 117235 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[28]
.sym 117239 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[29]
.sym 117242 $PACKER_VCC_NET
.sym 117244 $nextpnr_ICESTORM_LC_53$I3
.sym 117246 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[0]
.sym 117247 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[1]
.sym 117248 $nextpnr_ICESTORM_LC_53$COUT
.sym 117252 iomem_addr[23]
.sym 117253 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 117254 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 117255 soc.cpu.next_pc[22]
.sym 117256 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[20]
.sym 117257 soc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 117258 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 117259 soc.cpu.next_pc[11]
.sym 117260 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[9]
.sym 117261 soc.simpleuart.recv_buf_data[3]
.sym 117262 soc.simpleuart.recv_buf_valid
.sym 117263 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1]
.sym 117264 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I3_O[3]
.sym 117268 iomem_addr[20]
.sym 117272 iomem_addr[22]
.sym 117276 iomem_addr[24]
.sym 117280 iomem_addr[19]
.sym 117284 iomem_addr[28]
.sym 117288 iomem_addr[26]
.sym 117292 iomem_addr[31]
.sym 117296 iomem_addr[30]
.sym 117300 iomem_addr[27]
.sym 117302 soc.simpleuart.recv_buf_valid
.sym 117303 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1]
.sym 117304 flash_clk_SB_LUT4_I3_O[2]
.sym 117306 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 117307 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 117308 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 117309 iomem_wdata[16]
.sym 117313 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 117314 soc.simpleuart_reg_div_do[15]
.sym 117315 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 117316 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O[3]
.sym 117317 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 117318 soc.simpleuart_reg_div_do[24]
.sym 117319 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 117320 soc.cpu.mem_rdata_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]
.sym 117321 iomem_addr[27]
.sym 117322 iomem_addr[28]
.sym 117323 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I2[2]
.sym 117324 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I2[3]
.sym 117325 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 117326 soc.simpleuart_reg_div_do[14]
.sym 117327 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 117328 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 117329 soc.spimemio.dout_data[2]
.sym 117333 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 117334 soc.simpleuart_reg_div_do[30]
.sym 117335 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 117336 soc.cpu.mem_rdata_SB_LUT4_O_6_I0_SB_LUT4_O_I3[3]
.sym 117337 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 117338 soc.simpleuart_reg_div_do[23]
.sym 117339 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 117340 soc.cpu.mem_rdata_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 117341 flash_io1_oe_SB_LUT4_I1_I2[0]
.sym 117342 soc.spimemio_cfgreg_do[21]
.sym 117343 soc.cpu.mem_rdata_SB_LUT4_O_12_I0_SB_LUT4_O_2_I2[2]
.sym 117344 flash_clk_SB_LUT4_I3_O[2]
.sym 117345 soc.cpu.mem_rdata_SB_LUT4_O_4_I0[0]
.sym 117346 soc.spimem_rdata[26]
.sym 117347 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 117348 flash_clk_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 117349 soc.spimemio.dout_data[3]
.sym 117353 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 117354 soc.spimem_rdata[14]
.sym 117355 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 117356 flash_clk_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 117357 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 117358 soc.spimem_rdata[15]
.sym 117359 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 117360 flash_clk_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 117361 soc.cpu.mem_rdata_SB_LUT4_O_3_I0[0]
.sym 117362 soc.spimem_rdata[28]
.sym 117363 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 117364 flash_clk_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 117365 soc.spimemio.config_en_SB_LUT4_I1_O[0]
.sym 117366 soc.spimemio.config_en_SB_LUT4_I1_O[1]
.sym 117367 flash_clk_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 117368 soc.spimemio.config_en_SB_LUT4_I1_O[3]
.sym 117369 soc.cpu.mem_rdata_SB_LUT4_O_14_I0[0]
.sym 117370 soc.cpu.mem_rdata_SB_LUT4_O_14_I0[1]
.sym 117371 flash_clk_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 117372 soc.cpu.mem_rdata_SB_LUT4_O_14_I0[3]
.sym 117373 soc.cpu.mem_rdata_SB_LUT4_O_5_I0[0]
.sym 117374 soc.spimem_rdata[27]
.sym 117375 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 117376 flash_clk_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 117379 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 117380 soc.mem_rdata[17]
.sym 117381 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 117382 soc.spimem_rdata[7]
.sym 117383 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 117384 flash_clk_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 117390 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I3[0]
.sym 117391 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 117392 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_I3[2]
.sym 117393 soc.spimemio.dout_data[1]
.sym 117397 soc.spimemio.dout_data[4]
.sym 117401 soc.cpu.mem_rdata_SB_LUT4_O_I0[0]
.sym 117402 soc.spimem_rdata[25]
.sym 117403 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 117404 flash_clk_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 117406 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I3[0]
.sym 117407 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2[1]
.sym 117408 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3[2]
.sym 117411 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 117412 soc.mem_rdata[19]
.sym 117413 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 117414 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 117415 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 117416 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 117418 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 117419 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 117420 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 117421 soc.cpu.mem_rdata_SB_LUT4_O_7_I0[0]
.sym 117422 soc.spimem_rdata[29]
.sym 117423 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 117424 flash_clk_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 117425 soc.mem_rdata[27]
.sym 117426 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 117427 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 117428 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 117429 soc.spimemio.dout_data[5]
.sym 117433 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I3[0]
.sym 117434 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 117435 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 117436 soc.mem_rdata[18]
.sym 117437 soc.cpu.mem_rdata_SB_LUT4_O_1_I0[0]
.sym 117438 soc.spimem_rdata[23]
.sym 117439 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 117440 flash_clk_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 117441 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 117442 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 117443 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 117444 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 117445 soc.cpu.clear_prefetched_high_word
.sym 117450 UART_RX_SB_LUT4_I1_O[2]
.sym 117451 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 117452 soc.cpu.instr_sll_SB_LUT4_I0_O[2]
.sym 117453 soc.cpu.mem_la_wdata_SB_LUT4_O_I1[0]
.sym 117454 soc.cpu.mem_la_wdata_SB_LUT4_O_I1[1]
.sym 117455 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[0]
.sym 117456 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 117459 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 117460 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 117463 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 117464 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 117467 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[0]
.sym 117468 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 117470 UART_RX_SB_LUT4_I1_O[2]
.sym 117471 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 117472 soc.cpu.instr_sll_SB_LUT4_I0_O[2]
.sym 117473 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D[1]
.sym 117487 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[1]
.sym 117488 soc.cpu.mem_do_rinst
.sym 117490 soc.cpu.clear_prefetched_high_word
.sym 117491 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 117492 soc.cpu.last_mem_valid_SB_LUT4_I3_I2[2]
.sym 117495 soc.cpu.clear_prefetched_high_word
.sym 117496 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 117498 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 117499 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 117500 soc.cpu.mem_la_firstword_xfer
.sym 117501 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[0]
.sym 117502 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[1]
.sym 117503 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[2]
.sym 117504 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[3]
.sym 117505 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 117506 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 117507 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 117508 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 117509 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 117510 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2[1]
.sym 117511 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 117512 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 117514 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 117515 soc.mem_rdata[31]
.sym 117516 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 117517 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 117518 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 117519 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 117520 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 117522 soc.cpu.mem_rdata_q[19]
.sym 117523 soc.mem_rdata[19]
.sym 117524 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 117525 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 117526 soc.mem_rdata[23]
.sym 117527 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 117528 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 117529 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[0]
.sym 117530 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[1]
.sym 117531 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 117532 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 117533 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 117534 soc.mem_rdata[31]
.sym 117535 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 117536 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 117537 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[2]
.sym 117538 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 117539 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 117540 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 117541 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 117542 soc.mem_rdata[26]
.sym 117543 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 117544 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 117546 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 117547 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[0]
.sym 117548 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 117549 soc.cpu.mem_rdata_q[17]
.sym 117550 soc.mem_rdata[17]
.sym 117551 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 117552 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 117553 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 117554 soc.mem_rdata[27]
.sym 117555 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 117556 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 117558 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 117559 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 117560 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 117561 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 117562 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 117563 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 117564 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 117567 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[1]
.sym 117568 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 117569 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 117570 soc.mem_rdata[27]
.sym 117571 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 117572 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 117573 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 117577 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 117578 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 117579 soc.cpu.mem_16bit_buffer[1]
.sym 117580 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 117581 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 117582 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 117583 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 117584 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 117585 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 117586 soc.cpu.mem_rdata_latched_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 117587 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 117588 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 117589 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O[1]
.sym 117590 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 117591 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[2]
.sym 117592 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 117593 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 117594 soc.mem_rdata[28]
.sym 117595 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 117596 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 117597 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 117598 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 117599 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 117600 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3[3]
.sym 117602 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 117603 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 117604 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 117606 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_I3[0]
.sym 117607 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1[1]
.sym 117608 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 117609 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 117610 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 117611 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 117612 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 117615 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 117616 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 117617 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 117618 soc.mem_rdata[29]
.sym 117619 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 117620 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 117622 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 117623 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[3]
.sym 117624 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 117625 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 117626 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 117627 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 117628 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_I1[2]
.sym 117630 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 117631 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 117632 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 117633 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 117634 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 117635 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 117636 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I2[3]
.sym 117639 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[0]
.sym 117640 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_I1[2]
.sym 117641 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 117642 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[0]
.sym 117643 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I2[1]
.sym 117644 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O[2]
.sym 117645 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 117646 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 117647 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 117648 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 117649 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 117650 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 117651 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 117652 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 117654 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[0]
.sym 117655 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 117656 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_I1[2]
.sym 117657 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 117658 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 117659 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 117660 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 117661 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 117662 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 117663 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 117664 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 117666 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[0]
.sym 117667 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_I1[2]
.sym 117668 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 117671 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[0]
.sym 117672 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 117674 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 117675 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 117676 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O[2]
.sym 117678 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_I1[2]
.sym 117679 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 117680 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[0]
.sym 117682 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I1[0]
.sym 117683 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I2[1]
.sym 117684 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 117687 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 117688 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 117691 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[0]
.sym 117692 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_I1[2]
.sym 117695 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 117696 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 117698 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 117699 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I2[0]
.sym 117700 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 117701 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 117702 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 117703 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 117704 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_I0[2]
.sym 117705 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[1]
.sym 117706 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 117707 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 117708 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 117710 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 117711 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 117712 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 117715 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I2[1]
.sym 117716 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 117718 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]
.sym 117719 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 117720 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_I0[0]
.sym 117721 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I2[1]
.sym 117722 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 117723 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 117724 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 117725 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]
.sym 117726 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 117727 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 117728 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 117729 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_I0[0]
.sym 117730 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_I0[1]
.sym 117731 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_I0[2]
.sym 117732 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 117734 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 117735 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[1]
.sym 117736 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 117737 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I0_O[2]
.sym 117738 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 117739 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 117740 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 117741 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 117742 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 117743 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I0_O[2]
.sym 117744 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 117747 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 117748 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_I1[2]
.sym 117750 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 117751 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 117752 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 117753 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 117754 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 117755 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 117756 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 117758 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 117759 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 117760 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 117793 iomem_wdata[2]
.sym 117797 iomem_wdata[0]
.sym 117805 iomem_wdata[1]
.sym 117821 iomem_wdata[3]
.sym 117830 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 117831 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 117832 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 117833 $PACKER_VCC_NET
.sym 117846 iomem_rdata_SB_DFFESR_Q_R[1]
.sym 117847 iomem_ready_SB_DFFESS_Q_D[1]
.sym 117848 UART_RX_SB_LUT4_I1_O[2]
.sym 117851 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 117852 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 117859 soc.spimemio.rd_valid_SB_LUT4_I3_1_O[1]
.sym 117860 soc.spimemio.rd_inc_SB_DFFESR_Q_R[2]
.sym 117861 soc.spimemio.state[7]
.sym 117862 soc.spimemio.state_SB_DFF_Q_8_D_SB_LUT4_O_I1[2]
.sym 117863 soc.spimemio.state_SB_DFF_Q_11_D_SB_LUT4_O_I3[0]
.sym 117864 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 117865 soc.spimemio.state[10]
.sym 117866 soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 117867 soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I1[2]
.sym 117868 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 117870 soc.spimemio.state_SB_DFF_Q_11_D_SB_LUT4_O_I3[0]
.sym 117871 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 117872 soc.spimemio.state_SB_DFF_Q_11_D_SB_LUT4_O_I3[2]
.sym 117875 soc.spimemio.rd_valid_SB_LUT4_I3_1_O[1]
.sym 117876 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3[0]
.sym 117878 soc.spimemio.state_SB_DFF_Q_11_D_SB_LUT4_O_I3[0]
.sym 117879 soc.spimemio.state[0]
.sym 117880 soc.spimemio.rd_inc_SB_DFFESR_Q_R[2]
.sym 117881 soc.spimemio.state[7]
.sym 117882 soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 117883 soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I1[2]
.sym 117884 soc.spimemio.state[0]
.sym 117886 soc.spimemio.state_SB_DFF_Q_11_D_SB_LUT4_O_I3[0]
.sym 117887 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3[0]
.sym 117888 soc.spimemio.state_SB_DFF_Q_8_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 117889 soc.spimemio_cfgreg_do[21]
.sym 117890 soc.spimemio_cfgreg_do[22]
.sym 117891 soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I1[2]
.sym 117892 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[2]
.sym 117894 soc.spimemio.buffer_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 117895 soc.spimemio.buffer_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 117896 soc.spimemio.buffer_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 117897 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3[0]
.sym 117898 soc.spimemio.state[0]
.sym 117899 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 117900 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 117902 soc.spimemio.state[7]
.sym 117903 soc.spimemio.state[10]
.sym 117904 soc.spimemio.buffer_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 117907 soc.spimemio.buffer_SB_DFFE_Q_23_E_SB_LUT4_O_I1[0]
.sym 117908 soc.spimemio.buffer_SB_DFFE_Q_23_E_SB_LUT4_O_I1[1]
.sym 117911 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 117912 soc.spimemio.buffer_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 117913 soc.spimemio.rd_inc_SB_DFFESR_Q_R[2]
.sym 117914 soc.spimemio.rd_valid_SB_LUT4_I3_1_I2_SB_LUT4_I2_O[2]
.sym 117915 soc.spimemio.state_SB_DFF_Q_8_D_SB_LUT4_O_I1[2]
.sym 117916 soc.spimemio.state[10]
.sym 117917 soc.spimemio.buffer_SB_DFFE_Q_23_E_SB_LUT4_O_I1[1]
.sym 117918 soc.spimemio.buffer_SB_DFFE_Q_23_E_SB_LUT4_O_I1[0]
.sym 117919 soc.spimemio.buffer_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 117920 soc.spimemio.buffer_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 117923 soc.spimemio_cfgreg_do[20]
.sym 117924 soc.spimemio.rd_valid_SB_LUT4_I3_1_O[1]
.sym 117926 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 117927 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[2]
.sym 117928 soc.spimemio.rd_wait_SB_LUT4_I1_O[2]
.sym 117929 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[2]
.sym 117930 soc.spimemio.rd_wait_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 117931 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 117932 soc.spimemio.rd_wait_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 117933 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[0]
.sym 117939 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[0]
.sym 117940 soc.spimemio.rd_wait_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 117941 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[2]
.sym 117945 soc.spimemio.rd_wait_SB_LUT4_I3_O[0]
.sym 117946 soc.spimemio.rd_wait_SB_LUT4_I3_O[1]
.sym 117947 soc.spimemio.rd_wait_SB_LUT4_I3_O[2]
.sym 117948 soc.spimemio.rd_inc_SB_DFFESR_Q_R[2]
.sym 117951 soc.spimemio.state[11]
.sym 117952 soc.spimemio.rd_wait_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 117954 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1[0]
.sym 117955 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1[1]
.sym 117956 soc.spimemio.rd_valid
.sym 117957 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[2]
.sym 117958 iomem_addr[5]
.sym 117959 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 117960 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 117961 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3[0]
.sym 117962 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 117963 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 117964 soc.spimemio.rd_wait_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_I0[0]
.sym 117965 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 117966 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[2]
.sym 117967 soc.spimemio.rd_wait_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 117968 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 117969 soc.spimemio.rd_wait_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_I0[0]
.sym 117970 soc.spimemio.rd_wait_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 117971 soc.spimemio.rd_wait_SB_LUT4_I3_O[0]
.sym 117972 soc.spimemio.rd_inc_SB_DFFESR_Q_R[2]
.sym 117975 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2[0]
.sym 117976 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2[1]
.sym 117979 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1[1]
.sym 117980 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 117983 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1[1]
.sym 117984 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 117985 iomem_addr[5]
.sym 117986 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 117987 iomem_addr[11]
.sym 117988 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[9]
.sym 117989 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0[0]
.sym 117990 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0[1]
.sym 117991 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0[2]
.sym 117992 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0[3]
.sym 117995 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 117996 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 117997 iomem_addr[13]
.sym 117998 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[11]
.sym 117999 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[7]
.sym 118000 iomem_addr[9]
.sym 118001 soc.spimemio.din_qspi
.sym 118002 soc.spimemio_cfgreg_do[21]
.sym 118003 soc.spimemio.rd_valid_SB_LUT4_I3_1_I2_SB_LUT4_I2_O[2]
.sym 118004 soc.spimemio.rd_valid_SB_LUT4_I3_1_I2_SB_LUT4_I2_O[3]
.sym 118005 soc.spimemio.din_ddr
.sym 118006 soc.spimemio_cfgreg_do[22]
.sym 118007 soc.spimemio.rd_valid_SB_LUT4_I3_1_I2_SB_LUT4_I2_O[2]
.sym 118008 soc.spimemio.rd_valid_SB_LUT4_I3_1_I2_SB_LUT4_I2_O[3]
.sym 118009 iomem_addr[8]
.sym 118010 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[6]
.sym 118011 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 118012 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 118013 iomem_addr[3]
.sym 118014 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 118015 iomem_addr[6]
.sym 118016 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[4]
.sym 118018 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[9]
.sym 118019 iomem_addr[11]
.sym 118020 soc.spimemio.rd_inc
.sym 118022 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 118023 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 118024 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 118026 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[10]
.sym 118027 iomem_addr[12]
.sym 118028 soc.spimemio.rd_inc
.sym 118029 iomem_addr[4]
.sym 118030 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 118031 iomem_addr[17]
.sym 118032 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[15]
.sym 118034 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[15]
.sym 118035 iomem_addr[17]
.sym 118036 soc.spimemio.rd_inc
.sym 118037 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 118038 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 118039 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 118040 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 118041 iomem_addr[10]
.sym 118042 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[8]
.sym 118043 iomem_addr[12]
.sym 118044 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[10]
.sym 118045 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[22]
.sym 118046 iomem_addr[7]
.sym 118047 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[5]
.sym 118048 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 118049 soc.spimemio.rd_addr[6]
.sym 118050 iomem_addr[6]
.sym 118051 iomem_addr[4]
.sym 118052 soc.spimemio.rd_addr[4]
.sym 118053 iomem_addr[9]
.sym 118054 soc.spimemio.rd_addr[9]
.sym 118055 iomem_addr[19]
.sym 118056 soc.spimemio.rd_addr[19]
.sym 118057 iomem_addr[6]
.sym 118058 soc.spimemio.rd_addr[6]
.sym 118059 iomem_addr[12]
.sym 118060 soc.spimemio.rd_addr[12]
.sym 118063 iomem_addr[2]
.sym 118064 soc.spimemio.rd_addr[2]
.sym 118066 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[7]
.sym 118067 iomem_addr[9]
.sym 118068 soc.spimemio.rd_inc
.sym 118069 iomem_addr[2]
.sym 118070 soc.spimemio.rd_addr[2]
.sym 118071 iomem_addr[17]
.sym 118072 soc.spimemio.rd_addr[17]
.sym 118073 iomem_addr[11]
.sym 118074 soc.spimemio.rd_addr[11]
.sym 118075 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 118076 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 118078 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 118079 iomem_addr[4]
.sym 118080 soc.spimemio.rd_inc
.sym 118084 iomem_addr[9]
.sym 118088 iomem_addr[6]
.sym 118092 iomem_addr[3]
.sym 118096 iomem_addr[4]
.sym 118097 iomem_addr[16]
.sym 118098 soc.spimemio.rd_addr[16]
.sym 118099 iomem_addr[7]
.sym 118100 soc.spimemio.rd_addr[7]
.sym 118104 iomem_addr[2]
.sym 118108 iomem_addr[8]
.sym 118112 iomem_addr[7]
.sym 118114 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[0]
.sym 118119 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[1]
.sym 118123 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[2]
.sym 118127 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[3]
.sym 118131 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[4]
.sym 118135 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[5]
.sym 118139 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[6]
.sym 118143 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[7]
.sym 118147 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[8]
.sym 118151 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[9]
.sym 118155 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[10]
.sym 118159 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[11]
.sym 118163 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[12]
.sym 118167 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[13]
.sym 118171 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 118175 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[15]
.sym 118179 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[16]
.sym 118183 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[17]
.sym 118187 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[18]
.sym 118191 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[19]
.sym 118195 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[20]
.sym 118199 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[21]
.sym 118203 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[22]
.sym 118206 $PACKER_VCC_NET
.sym 118207 iomem_ready_SB_LUT4_I3_I1[0]
.sym 118211 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[24]
.sym 118215 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[25]
.sym 118219 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[26]
.sym 118223 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[27]
.sym 118227 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[28]
.sym 118231 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[29]
.sym 118235 soc.mem_valid
.sym 118236 soc.cpu.mem_valid_SB_LUT4_I2_I3[29]
.sym 118237 iomem_wdata[31]
.sym 118241 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 118242 soc.simpleuart_reg_div_do[12]
.sym 118243 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 118244 soc.cpu.mem_rdata_latched_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 118245 iomem_addr[25]
.sym 118246 iomem_addr[24]
.sym 118247 iomem_ready_SB_LUT4_I1_O[1]
.sym 118248 iomem_addr[26]
.sym 118250 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 118251 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 118252 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 118253 iomem_rdata_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 118254 iomem_ready_SB_LUT4_I1_O[1]
.sym 118255 iomem_addr[25]
.sym 118256 iomem_addr[24]
.sym 118257 soc.spimemio.dout_data[6]
.sym 118262 flash_io1_oe_SB_LUT4_I1_I2[0]
.sym 118263 iomem_wstrb[3]
.sym 118264 UART_RX_SB_LUT4_I1_O[2]
.sym 118265 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 118266 soc.simpleuart_reg_div_do[13]
.sym 118267 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 118268 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 118272 iomem_addr[25]
.sym 118274 iomem_ready_SB_LUT4_I3_I1[0]
.sym 118279 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[24]
.sym 118283 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[25]
.sym 118287 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[26]
.sym 118291 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[27]
.sym 118295 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[28]
.sym 118299 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[29]
.sym 118304 $nextpnr_ICESTORM_LC_56$I3
.sym 118305 soc.cpu.mem_rdata_SB_LUT4_O_12_I0[0]
.sym 118306 soc.cpu.mem_rdata_SB_LUT4_O_12_I0[1]
.sym 118307 flash_clk_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 118308 soc.cpu.mem_rdata_SB_LUT4_O_12_I0[3]
.sym 118309 soc.spimemio.buffer[14]
.sym 118313 soc.spimemio.dout_data[0]
.sym 118317 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 118318 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 118319 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 118320 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 118321 soc.cpu.mem_rdata_SB_LUT4_O_2_I0[0]
.sym 118322 soc.spimem_rdata[24]
.sym 118323 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 118324 flash_clk_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 118325 soc.spimemio.buffer[10]
.sym 118329 soc.spimemio.dout_data[6]
.sym 118333 soc.cpu.mem_rdata_SB_LUT4_O_6_I0[0]
.sym 118334 soc.spimem_rdata[30]
.sym 118335 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 118336 flash_clk_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 118337 soc.spimemio.buffer[13]
.sym 118343 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 118344 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 118345 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 118346 soc.spimem_rdata[13]
.sym 118347 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 118348 flash_clk_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 118349 soc.spimemio.buffer[7]
.sym 118353 soc.cpu.mem_rdata_latched_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 118354 soc.spimem_rdata[12]
.sym 118355 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 118356 flash_clk_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 118361 soc.cpu.mem_rdata_SB_LUT4_O_10_I0[0]
.sym 118362 soc.spimem_rdata[22]
.sym 118363 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 118364 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 118365 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 118366 soc.mem_rdata[16]
.sym 118367 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 118368 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I3[0]
.sym 118369 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 118370 iomem_wstrb[3]
.sym 118371 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 118372 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 118377 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 118378 iomem_wstrb[1]
.sym 118379 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I2[2]
.sym 118380 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 118383 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I3[0]
.sym 118384 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 118385 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 118386 iomem_ready_SB_DFFESS_Q_D[1]
.sym 118387 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 118388 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 118389 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I3[0]
.sym 118390 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 118391 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 118392 soc.mem_rdata[21]
.sym 118393 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 118394 soc.spimem_rdata[6]
.sym 118395 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 118396 flash_clk_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 118397 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 118398 iomem_wstrb[2]
.sym 118399 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2[2]
.sym 118400 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 118403 soc.cpu.instr_sll_SB_LUT4_I0_O[2]
.sym 118404 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[1]
.sym 118405 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 118406 soc.cpu.mem_state[1]
.sym 118407 soc.cpu.mem_state[0]
.sym 118408 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 118410 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[1]
.sym 118411 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 118412 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 118415 soc.cpu.mem_state[1]
.sym 118416 soc.cpu.mem_state[0]
.sym 118419 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 118420 UART_RX_SB_LUT4_I1_O[2]
.sym 118423 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 118424 soc.cpu.mem_la_firstword_reg_SB_DFFSR_Q_D[1]
.sym 118425 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[0]
.sym 118426 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 118427 soc.cpu.mem_state[1]
.sym 118428 soc.cpu.mem_state[0]
.sym 118429 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[1]
.sym 118430 soc.cpu.instr_sll_SB_LUT4_I0_O[2]
.sym 118431 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 118432 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 118435 soc.cpu.mem_la_read_SB_LUT4_O_I2[0]
.sym 118436 UART_RX_SB_LUT4_I1_O[2]
.sym 118437 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[0]
.sym 118442 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 118443 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[1]
.sym 118444 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[2]
.sym 118445 soc.cpu.instr_sll_SB_LUT4_I0_O[2]
.sym 118446 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 118447 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 118448 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 118450 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 118451 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 118452 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 118453 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[1]
.sym 118454 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D[1]
.sym 118455 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[1]
.sym 118456 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[0]
.sym 118457 soc.cpu.mem_do_rinst
.sym 118458 soc.cpu.mem_state[1]
.sym 118459 soc.cpu.mem_state[0]
.sym 118460 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 118463 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[2]
.sym 118464 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 118465 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 118466 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[1]
.sym 118467 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 118468 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 118470 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[0]
.sym 118471 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 118472 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 118475 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 118476 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 118479 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[1]
.sym 118480 soc.cpu.mem_do_rinst
.sym 118481 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 118482 soc.mem_rdata[26]
.sym 118483 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 118484 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 118485 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2[0]
.sym 118486 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2[1]
.sym 118487 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 118488 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 118489 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_I3[0]
.sym 118490 soc.mem_rdata[22]
.sym 118491 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 118492 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 118493 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[2]
.sym 118494 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 118495 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 118496 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 118497 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 118498 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 118499 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 118500 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 118501 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[0]
.sym 118502 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[1]
.sym 118503 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 118504 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 118505 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 118506 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 118507 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 118508 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 118509 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 118510 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 118511 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 118512 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 118513 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 118514 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 118515 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 118516 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 118519 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 118520 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 118521 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 118522 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 118523 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 118524 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 118525 flash_clk_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 118526 soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 118527 soc.mem_valid
.sym 118528 soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O[3]
.sym 118529 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 118530 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 118531 soc.cpu.mem_16bit_buffer[0]
.sym 118532 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 118533 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 118534 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 118535 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 118536 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 118537 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 118538 soc.mem_rdata[25]
.sym 118539 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 118540 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 118541 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 118542 soc.cpu.mem_rdata_latched_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 118543 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 118544 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 118545 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 118546 soc.mem_rdata[28]
.sym 118547 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 118548 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 118549 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 118550 soc.mem_rdata[30]
.sym 118551 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 118552 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 118555 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 118556 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 118557 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 118558 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 118559 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 118560 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 118561 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0[0]
.sym 118562 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_I0[2]
.sym 118563 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 118564 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0[3]
.sym 118565 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 118566 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 118567 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 118568 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 118569 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 118570 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 118571 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 118572 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 118575 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 118576 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 118577 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I2[3]
.sym 118578 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 118579 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 118580 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[0]
.sym 118581 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 118582 soc.mem_rdata[24]
.sym 118583 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 118584 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 118587 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 118588 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[1]
.sym 118589 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 118590 soc.mem_rdata[30]
.sym 118591 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 118592 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 118593 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 118594 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_I0[2]
.sym 118595 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 118596 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 118599 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 118600 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 118602 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 118603 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 118604 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 118605 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 118606 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 118607 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 118608 soc.cpu.mem_rdata_q_SB_DFF_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 118610 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 118611 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 118612 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 118614 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 118615 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[1]
.sym 118616 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 118617 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 118618 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 118619 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 118620 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 118623 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 118624 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 118625 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 118626 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 118627 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 118628 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 118629 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 118630 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 118631 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 118632 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 118635 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_I1[2]
.sym 118636 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 118639 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2[0]
.sym 118640 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 118641 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 118642 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 118643 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 118644 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 118647 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[0]
.sym 118648 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_I2[1]
.sym 118651 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_I0[0]
.sym 118652 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[0]
.sym 118654 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 118655 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 118656 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 118657 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 118658 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 118659 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 118660 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 118661 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 118662 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 118663 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 118664 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 118667 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I2_I3[0]
.sym 118668 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 118669 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 118670 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 118671 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 118672 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 118673 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 118674 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 118675 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_I1[2]
.sym 118676 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_I1[3]
.sym 118679 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 118680 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 118683 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 118684 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 118687 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 118688 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 118691 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_I2[1]
.sym 118692 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[0]
.sym 118693 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I3[0]
.sym 118694 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 118695 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I2[1]
.sym 118696 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 118699 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 118700 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I2_I3[0]
.sym 118702 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 118703 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O[3]
.sym 118704 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 118707 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 118708 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 118709 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 118710 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 118711 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 118712 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O[1]
.sym 118714 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_I0[2]
.sym 118715 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2[1]
.sym 118716 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2[2]
.sym 118717 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 118718 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 118719 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 118720 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[2]
.sym 118754 flash_io0_do_SB_LUT4_O_I2[0]
.sym 118755 flash_io0_do_SB_LUT4_O_I2[1]
.sym 118756 flash_io0_do_SB_LUT4_O_I2[2]
.sym 118757 iomem_wdata[1]
.sym 118761 iomem_wdata[2]
.sym 118766 flash_io3_do_SB_LUT4_O_I2[0]
.sym 118767 flash_io3_do_SB_LUT4_O_I2[1]
.sym 118768 flash_io0_do_SB_LUT4_O_I2[2]
.sym 118770 flash_io2_do_SB_LUT4_O_I2[0]
.sym 118771 flash_io2_do_SB_LUT4_O_I2[1]
.sym 118772 flash_io0_do_SB_LUT4_O_I2[2]
.sym 118773 iomem_wdata[0]
.sym 118781 iomem_wdata[3]
.sym 118785 soc.spimemio.xfer_io3_do
.sym 118789 soc.spimemio.xfer_io2_do
.sym 118794 soc.spimemio.xfer_io3_90
.sym 118795 soc.spimemio.xfer_io3_do
.sym 118796 soc.spimemio_cfgreg_do[22]
.sym 118798 flash_io1_oe_SB_LUT4_I1_I2[0]
.sym 118799 iomem_ready_SB_DFFESS_Q_D[1]
.sym 118800 UART_RX_SB_LUT4_I1_O[2]
.sym 118802 soc.spimemio.xfer_io2_90
.sym 118803 soc.spimemio.xfer_io2_do
.sym 118804 soc.spimemio_cfgreg_do[22]
.sym 118810 soc.spimemio.xfer_io0_90
.sym 118811 soc.spimemio.xfer_io0_do
.sym 118812 soc.spimemio_cfgreg_do[22]
.sym 118813 soc.spimemio.xfer_io0_do
.sym 118819 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 118820 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 118823 flash_io0_oe_SB_LUT4_O_I0[1]
.sym 118824 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 118827 flash_io3_oe_SB_LUT4_O_I1[1]
.sym 118828 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[1]
.sym 118829 flash_io3_oe_SB_LUT4_O_I1[0]
.sym 118830 flash_io3_oe_SB_LUT4_O_I1[1]
.sym 118831 soc.spimemio.config_oe[2]
.sym 118832 flash_io0_do_SB_LUT4_O_I2[2]
.sym 118835 flash_io3_oe_SB_LUT4_O_I1[1]
.sym 118836 soc.spimemio.xfer.obuffer[6]
.sym 118837 flash_io3_oe_SB_LUT4_O_I1[0]
.sym 118838 flash_io3_oe_SB_LUT4_O_I1[1]
.sym 118839 flash_io3_oe_SB_LUT4_O_I1[2]
.sym 118840 flash_io0_do_SB_LUT4_O_I2[2]
.sym 118841 iomem_wdata[11]
.sym 118845 iomem_wdata[10]
.sym 118849 soc.spimemio.xfer.xfer_tag[2]
.sym 118854 soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I1[0]
.sym 118855 soc.spimemio.rd_inc_SB_DFFESR_Q_R[2]
.sym 118856 soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I1[2]
.sym 118857 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3[0]
.sym 118858 soc.spimemio.rd_valid_SB_LUT4_I3_1_I2_SB_LUT4_I2_O[3]
.sym 118859 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 118860 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 118861 soc.spimemio.xfer.xfer_tag[0]
.sym 118865 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 118866 soc.spimemio.rd_valid_SB_LUT4_I3_1_I2_SB_LUT4_I2_O[3]
.sym 118867 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 118868 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 118869 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 118870 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[2]
.sym 118871 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 118872 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 118873 soc.spimemio.xfer.xfer_tag[1]
.sym 118878 soc.spimemio.buffer_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 118879 soc.spimemio.buffer_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 118880 soc.spimemio.buffer_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 118881 soc.spimemio.din_tag[0]
.sym 118886 flash_io1_oe_SB_LUT4_I1_I2[0]
.sym 118887 iomem_wstrb[1]
.sym 118888 UART_RX_SB_LUT4_I1_O[2]
.sym 118891 soc.spimemio.rd_wait_SB_LUT4_I3_O[2]
.sym 118892 soc.spimemio.rd_inc_SB_DFFESR_Q_R[2]
.sym 118897 soc.spimemio.din_tag[2]
.sym 118901 soc.spimemio.din_tag[1]
.sym 118910 soc.spimemio_cfgreg_do[20]
.sym 118911 soc.spimemio.rd_valid_SB_LUT4_I3_1_O[1]
.sym 118912 soc.spimemio.rd_wait_SB_LUT4_I3_O[0]
.sym 118914 soc.spimemio.rd_addr[2]
.sym 118919 soc.spimemio.rd_addr[3]
.sym 118920 soc.spimemio.rd_addr[2]
.sym 118923 soc.spimemio.rd_addr[4]
.sym 118924 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 118927 soc.spimemio.rd_addr[5]
.sym 118928 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 118931 soc.spimemio.rd_addr[6]
.sym 118932 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[4]
.sym 118935 soc.spimemio.rd_addr[7]
.sym 118936 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[5]
.sym 118939 soc.spimemio.rd_addr[8]
.sym 118940 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[6]
.sym 118943 soc.spimemio.rd_addr[9]
.sym 118944 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[7]
.sym 118947 soc.spimemio.rd_addr[10]
.sym 118948 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[8]
.sym 118951 soc.spimemio.rd_addr[11]
.sym 118952 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[9]
.sym 118955 soc.spimemio.rd_addr[12]
.sym 118956 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[10]
.sym 118959 soc.spimemio.rd_addr[13]
.sym 118960 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[11]
.sym 118963 soc.spimemio.rd_addr[14]
.sym 118964 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[12]
.sym 118967 soc.spimemio.rd_addr[15]
.sym 118968 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[13]
.sym 118971 soc.spimemio.rd_addr[16]
.sym 118972 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[14]
.sym 118975 soc.spimemio.rd_addr[17]
.sym 118976 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[15]
.sym 118979 soc.spimemio.rd_addr[18]
.sym 118980 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[16]
.sym 118983 soc.spimemio.rd_addr[19]
.sym 118984 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[17]
.sym 118987 soc.spimemio.rd_addr[20]
.sym 118988 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[18]
.sym 118991 soc.spimemio.rd_addr[21]
.sym 118992 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[19]
.sym 118995 soc.spimemio.rd_addr[22]
.sym 118996 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[20]
.sym 118999 soc.spimemio.rd_addr[23]
.sym 119000 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[21]
.sym 119004 $nextpnr_ICESTORM_LC_51$I3
.sym 119005 iomem_addr[20]
.sym 119006 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[18]
.sym 119007 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[14]
.sym 119008 iomem_addr[16]
.sym 119010 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[5]
.sym 119011 iomem_addr[7]
.sym 119012 soc.spimemio.rd_inc
.sym 119013 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[18]
.sym 119014 iomem_addr[20]
.sym 119015 iomem_addr[23]
.sym 119016 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[21]
.sym 119018 soc.spimemio.rd_addr[2]
.sym 119019 iomem_addr[2]
.sym 119020 soc.spimemio.rd_inc
.sym 119022 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[4]
.sym 119023 iomem_addr[6]
.sym 119024 soc.spimemio.rd_inc
.sym 119026 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[17]
.sym 119027 iomem_addr[19]
.sym 119028 soc.spimemio.rd_inc
.sym 119030 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 119031 iomem_addr[5]
.sym 119032 soc.spimemio.rd_inc
.sym 119034 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[18]
.sym 119035 iomem_addr[20]
.sym 119036 soc.spimemio.rd_inc
.sym 119038 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[12]
.sym 119039 iomem_addr[14]
.sym 119040 soc.spimemio.rd_inc
.sym 119043 iomem_addr[14]
.sym 119044 soc.spimemio.rd_addr[14]
.sym 119045 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 119046 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 119047 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 119048 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 119049 iomem_addr[22]
.sym 119050 soc.spimemio.rd_addr[22]
.sym 119051 iomem_addr[20]
.sym 119052 soc.spimemio.rd_addr[20]
.sym 119055 flash_io1_oe_SB_LUT4_I1_I2[0]
.sym 119056 flash_io2_oe
.sym 119057 iomem_addr[5]
.sym 119058 soc.spimemio.rd_addr[5]
.sym 119059 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[0]
.sym 119060 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 119061 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 119062 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 119063 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 119064 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 119066 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[14]
.sym 119067 iomem_addr[16]
.sym 119068 soc.spimemio.rd_inc
.sym 119070 flash_io1_oe_SB_LUT4_I1_I2[0]
.sym 119071 iomem_wstrb[2]
.sym 119072 UART_RX_SB_LUT4_I1_O[2]
.sym 119073 flash_io1_oe_SB_LUT4_I1_I2[0]
.sym 119074 flash_io1_oe
.sym 119075 flash_io1_oe_SB_LUT4_I1_I2[2]
.sym 119076 flash_clk_SB_LUT4_I3_O[2]
.sym 119077 iomem_wdata[18]
.sym 119081 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 119082 soc.simpleuart_reg_div_do[2]
.sym 119083 flash_io1_oe_SB_LUT4_I1_I2[0]
.sym 119084 flash_io2_di
.sym 119088 iomem_addr[10]
.sym 119089 flash_io2_oe_SB_LUT4_I3_O[0]
.sym 119090 flash_io2_oe_SB_LUT4_I3_O[1]
.sym 119091 flash_io2_oe_SB_LUT4_I3_O[2]
.sym 119092 flash_clk_SB_LUT4_I3_O[2]
.sym 119097 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 119098 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 119099 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 119100 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 119101 iomem_wdata[19]
.sym 119105 soc.simpleuart.recv_buf_valid
.sym 119106 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1]
.sym 119107 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 119108 soc.simpleuart_reg_div_do[11]
.sym 119109 soc.simpleuart.recv_buf_data[2]
.sym 119110 soc.simpleuart.recv_buf_valid
.sym 119111 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1]
.sym 119112 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I3_O[3]
.sym 119113 soc.simpleuart.recv_pattern[2]
.sym 119118 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 119119 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 119120 iomem_ready_SB_DFFESS_Q_D[1]
.sym 119124 iomem_addr[11]
.sym 119128 iomem_addr[13]
.sym 119132 iomem_addr[14]
.sym 119133 flash_io1_oe_SB_LUT4_I1_I2[0]
.sym 119134 flash_io3_oe
.sym 119135 flash_io3_oe_SB_LUT4_I1_I2[2]
.sym 119136 flash_clk_SB_LUT4_I3_O[2]
.sym 119137 soc.simpleuart.recv_pattern[5]
.sym 119142 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 119143 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 119144 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 119145 soc.simpleuart.recv_pattern[6]
.sym 119149 soc.simpleuart.recv_pattern[2]
.sym 119157 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 119158 soc.simpleuart_reg_div_do[5]
.sym 119159 flash_io1_oe_SB_LUT4_I1_I2[0]
.sym 119160 flash_csb$SB_IO_OUT
.sym 119161 flash_io1_oe_SB_LUT4_I1_I2[0]
.sym 119162 soc.spimemio_cfgreg_do[19]
.sym 119163 soc.cpu.mem_rdata_SB_LUT4_O_13_I0_SB_LUT4_O_2_I2[2]
.sym 119164 flash_clk_SB_LUT4_I3_O[2]
.sym 119169 soc.simpleuart.recv_pattern[1]
.sym 119173 soc.simpleuart.recv_pattern[5]
.sym 119178 soc.simpleuart.recv_buf_data[5]
.sym 119179 soc.simpleuart.recv_buf_valid
.sym 119180 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1]
.sym 119182 soc.simpleuart.recv_buf_data[4]
.sym 119183 soc.simpleuart.recv_buf_valid
.sym 119184 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1]
.sym 119185 soc.simpleuart.recv_pattern[4]
.sym 119189 soc.simpleuart.recv_pattern[3]
.sym 119193 soc.simpleuart.recv_buf_data[1]
.sym 119194 soc.simpleuart.recv_buf_valid
.sym 119195 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1]
.sym 119196 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I3_O[3]
.sym 119197 flash_csb_SB_LUT4_I3_O[0]
.sym 119198 flash_csb_SB_LUT4_I3_O[1]
.sym 119199 flash_csb_SB_LUT4_I3_O[2]
.sym 119200 flash_clk_SB_LUT4_I3_O[2]
.sym 119234 iomem_ready
.sym 119235 iomem_ready_SB_LUT4_I3_I1[6]
.sym 119236 soc.mem_valid
.sym 119237 soc.spimemio.dout_data[2]
.sym 119265 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[0]
.sym 119266 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[1]
.sym 119267 flash_clk_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 119268 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[3]
.sym 119269 flash_io3_oe_SB_LUT4_I1_O[0]
.sym 119270 flash_io3_oe_SB_LUT4_I1_O[1]
.sym 119271 flash_clk_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 119272 flash_io3_oe_SB_LUT4_I1_O[3]
.sym 119273 flash_io1_oe_SB_LUT4_I1_O[0]
.sym 119274 flash_io1_oe_SB_LUT4_I1_O[1]
.sym 119275 flash_clk_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 119276 flash_io1_oe_SB_LUT4_I1_O[3]
.sym 119279 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 119280 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 119285 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[0]
.sym 119286 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[1]
.sym 119287 flash_clk_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 119288 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[3]
.sym 119293 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[0]
.sym 119294 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[1]
.sym 119295 flash_clk_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 119296 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[3]
.sym 119297 soc.cpu.mem_rdata_SB_LUT4_O_10_I3[0]
.sym 119298 soc.spimem_rdata[5]
.sym 119299 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 119300 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 119309 soc.spimemio.dout_data[5]
.sym 119329 soc.spimemio.buffer[5]
.sym 119345 soc.spimemio.buffer[6]
.sym 119349 soc.spimemio.buffer[23]
.sym 119373 soc.spimemio.dout_data[6]
.sym 119393 soc.cpu.instr_sll_SB_LUT4_I0_O[2]
.sym 119394 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 119395 soc.cpu.mem_state[1]
.sym 119396 soc.cpu.mem_state[0]
.sym 119401 soc.cpu.mem_do_rinst
.sym 119402 soc.cpu.mem_state[1]
.sym 119403 soc.cpu.mem_state[0]
.sym 119404 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 119408 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 119409 soc.cpu.mem_la_read_SB_LUT4_O_I2[0]
.sym 119410 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[2]
.sym 119411 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 119412 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[3]
.sym 119413 soc.cpu.instr_sll_SB_LUT4_I0_O[2]
.sym 119414 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 119415 soc.cpu.mem_state[1]
.sym 119416 soc.cpu.mem_state[0]
.sym 119421 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 119422 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 119423 UART_RX_SB_LUT4_I1_O[2]
.sym 119424 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 119425 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 119426 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 119427 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 119428 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 119430 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[0]
.sym 119431 soc.mem_rdata[21]
.sym 119432 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 119433 soc.cpu.mem_rdata_q[19]
.sym 119434 soc.mem_rdata[19]
.sym 119435 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 119436 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 119437 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[2]
.sym 119441 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[0]
.sym 119442 soc.mem_rdata[21]
.sym 119443 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 119444 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 119446 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 119447 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 119448 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 119454 soc.cpu.mem_rdata_q[16]
.sym 119455 soc.mem_rdata[16]
.sym 119456 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 119458 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 119459 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 119460 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 119461 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 119462 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 119463 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 119464 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 119466 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[0]
.sym 119467 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 119468 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 119471 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 119472 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 119473 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 119474 soc.mem_rdata[29]
.sym 119475 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 119476 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 119477 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 119478 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 119479 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 119480 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 119481 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 119482 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 119483 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 119484 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 119485 soc.cpu.mem_rdata_q[16]
.sym 119486 soc.mem_rdata[16]
.sym 119487 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 119488 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 119489 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 119490 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 119491 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 119492 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 119493 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 119494 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 119495 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 119496 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 119498 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 119499 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[1]
.sym 119500 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 119501 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 119502 soc.mem_rdata[25]
.sym 119503 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 119504 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 119505 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 119506 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 119507 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 119508 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 119509 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 119510 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 119511 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 119512 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 119513 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 119517 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 119525 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[1]
.sym 119526 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 119527 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 119528 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 119531 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 119532 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 119533 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 119534 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 119535 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 119536 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 119538 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 119539 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[1]
.sym 119540 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 119541 soc.cpu.mem_rdata_q[19]
.sym 119542 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_I3[0]
.sym 119543 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 119544 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 119550 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 119551 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3[1]
.sym 119552 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 119555 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_I0[2]
.sym 119556 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[2]
.sym 119558 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 119559 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I1_I2[2]
.sym 119560 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 119562 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 119563 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[1]
.sym 119564 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 119569 soc.cpu.mem_rdata_q_SB_DFF_Q_10_D_SB_LUT4_O_I0[0]
.sym 119570 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 119571 soc.cpu.mem_rdata_q_SB_DFF_Q_10_D_SB_LUT4_O_I2[2]
.sym 119572 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 119575 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2[0]
.sym 119576 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2[1]
.sym 119577 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 119578 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O[1]
.sym 119579 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O[2]
.sym 119580 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_I0[2]
.sym 119585 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 119586 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 119587 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 119588 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 119591 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 119592 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 119593 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 119594 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 119595 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O[2]
.sym 119596 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 119602 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 119603 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I3[0]
.sym 119604 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_I1_SB_LUT4_I3_O[2]
.sym 119606 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]
.sym 119607 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O[2]
.sym 119608 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 119610 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_I0[0]
.sym 119611 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 119612 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 119613 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 119614 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 119615 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 119616 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 119618 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1[0]
.sym 119619 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 119620 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 119621 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 119622 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I2[1]
.sym 119623 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 119624 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 119625 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 119626 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 119627 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 119628 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 119631 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I3[0]
.sym 119632 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_I1_SB_LUT4_I3_O[2]
.sym 119634 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 119635 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 119636 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O[1]
.sym 119637 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 119638 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 119639 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 119640 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 119641 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[1]
.sym 119642 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 119643 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 119644 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 119645 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 119646 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I2[1]
.sym 119647 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 119648 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 119649 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 119650 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I2[1]
.sym 119651 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I2[2]
.sym 119652 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_I0[2]
.sym 119654 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 119655 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I2[1]
.sym 119656 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 119659 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 119660 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 119661 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 119662 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 119663 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_I0[2]
.sym 119664 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 119665 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 119666 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 119667 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 119668 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 119671 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2[0]
.sym 119672 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2[1]
.sym 119673 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 119674 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 119675 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 119676 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 119677 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 119678 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[2]
.sym 119679 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 119680 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_I0[2]
.sym 119718 soc.spimemio.xfer_io1_90
.sym 119719 soc.spimemio.xfer_io1_do
.sym 119720 soc.spimemio_cfgreg_do[22]
.sym 119726 flash_io1_do_SB_LUT4_O_I2[0]
.sym 119727 flash_io1_do_SB_LUT4_O_I2[1]
.sym 119728 flash_io0_do_SB_LUT4_O_I2[2]
.sym 119729 soc.spimemio.xfer_io1_do
.sym 119733 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 119734 soc.spimemio.xfer_clk
.sym 119735 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 119736 soc.spimemio.xfer.count[3]
.sym 119746 soc.spimemio.xfer.count[1]
.sym 119747 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E[1]
.sym 119749 soc.spimemio.xfer_clk
.sym 119750 soc.spimemio.xfer.count[2]
.sym 119751 $PACKER_VCC_NET
.sym 119752 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 119753 soc.spimemio.xfer_clk
.sym 119754 soc.spimemio.xfer.count[3]
.sym 119755 $PACKER_VCC_NET
.sym 119756 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 119757 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 119758 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 119759 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 119760 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 119761 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 119762 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 119763 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 119764 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 119765 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 119766 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 119767 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[1]
.sym 119768 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 119769 soc.spimemio.xfer.count[3]
.sym 119770 soc.spimemio.xfer.count[0]
.sym 119771 soc.spimemio.xfer.count[1]
.sym 119772 soc.spimemio.xfer.count[2]
.sym 119773 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 119774 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 119775 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[3]
.sym 119776 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 119777 iomem_wdata[4]
.sym 119783 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[2]
.sym 119784 soc.spimemio.xfer_resetn_SB_LUT4_I3_2_I1[1]
.sym 119785 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 119786 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[1]
.sym 119787 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[2]
.sym 119788 flash_io0_oe_SB_LUT4_O_I0[1]
.sym 119789 iomem_wdata[5]
.sym 119794 soc.spimemio.xfer_resetn_SB_LUT4_I3_2_I1[0]
.sym 119795 soc.spimemio.xfer_resetn_SB_LUT4_I3_2_I1[1]
.sym 119796 soc.spimemio.din_valid_SB_LUT4_I3_O[2]
.sym 119798 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 119799 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 119800 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[1]
.sym 119802 soc.spimemio.config_clk
.sym 119803 soc.spimemio.xfer_clk
.sym 119804 flash_io0_do_SB_LUT4_O_I2[2]
.sym 119806 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 119807 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 119808 soc.spimemio.xfer_clk
.sym 119809 soc.spimemio.din_rd
.sym 119813 $PACKER_GND_NET
.sym 119819 soc.spimemio.din_qspi
.sym 119820 soc.spimemio.din_ddr
.sym 119821 soc.spimemio.din_qspi
.sym 119826 soc.spimemio.config_csb
.sym 119827 soc.spimemio.xfer_csb
.sym 119828 flash_io0_do_SB_LUT4_O_I2[2]
.sym 119831 soc.spimemio.din_qspi
.sym 119832 soc.spimemio.din_ddr
.sym 119834 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 119835 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 119836 flash_io3_oe_SB_LUT4_O_I1[0]
.sym 119838 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 119839 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 119840 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 119847 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 119848 flash_io1_oe_SB_LUT4_O_I0[0]
.sym 119849 flash_io1_oe_SB_LUT4_O_I0[0]
.sym 119850 flash_io0_oe_SB_LUT4_O_I0[1]
.sym 119851 flash_io1_oe_SB_LUT4_O_I0[2]
.sym 119852 flash_io0_do_SB_LUT4_O_I2[2]
.sym 119861 flash_io0_oe_SB_LUT4_O_I0[0]
.sym 119862 flash_io0_oe_SB_LUT4_O_I0[1]
.sym 119863 flash_io0_oe_SB_LUT4_O_I0[2]
.sym 119864 flash_io0_do_SB_LUT4_O_I2[2]
.sym 119865 iomem_wdata[9]
.sym 119869 iomem_wdata[8]
.sym 119885 soc.spimemio.rd_valid_SB_LUT4_I3_1_I2_SB_LUT4_I2_O[3]
.sym 119886 soc.spimemio.rd_wait_SB_LUT4_I1_O[1]
.sym 119887 soc.spimemio.rd_wait_SB_LUT4_I1_O[2]
.sym 119888 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 119905 soc.spimemio.xfer.fetch
.sym 119909 soc.spimemio_cfgreg_do[21]
.sym 119910 soc.spimemio_cfgreg_do[22]
.sym 119911 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3[0]
.sym 119912 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 119913 soc.spimemio.xfer.fetch
.sym 119914 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O[1]
.sym 119915 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O[2]
.sym 119916 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O[3]
.sym 119925 soc.spimemio.xfer.last_fetch
.sym 119926 soc.spimemio.xfer.fetch
.sym 119927 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O[2]
.sym 119928 soc.spimemio.din_valid_SB_LUT4_I3_O[2]
.sym 119935 soc.spimemio.din_valid_SB_LUT4_I3_O[2]
.sym 119936 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 119937 iomem_addr[12]
.sym 119938 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 119939 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 119940 iomem_addr[20]
.sym 119941 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 119942 iomem_addr[22]
.sym 119943 soc.spimemio_cfgreg_do[21]
.sym 119944 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3[0]
.sym 119947 iomem_addr[16]
.sym 119948 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[14]
.sym 119949 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 119954 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 119955 iomem_addr[13]
.sym 119956 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 119957 iomem_addr[21]
.sym 119958 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 119959 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 119960 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3[3]
.sym 119961 iomem_addr[22]
.sym 119962 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[20]
.sym 119963 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 119964 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 119965 iomem_addr[14]
.sym 119966 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[12]
.sym 119967 iomem_addr[15]
.sym 119968 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[13]
.sym 119970 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[8]
.sym 119971 iomem_addr[10]
.sym 119972 soc.spimemio.rd_inc
.sym 119974 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[13]
.sym 119975 iomem_addr[15]
.sym 119976 soc.spimemio.rd_inc
.sym 119977 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[0]
.sym 119978 iomem_addr[18]
.sym 119979 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[16]
.sym 119980 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[3]
.sym 119982 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[21]
.sym 119983 iomem_addr[23]
.sym 119984 soc.spimemio.rd_inc
.sym 119986 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[6]
.sym 119987 iomem_addr[8]
.sym 119988 soc.spimemio.rd_inc
.sym 119990 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[19]
.sym 119991 iomem_addr[21]
.sym 119992 soc.spimemio.rd_inc
.sym 119994 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[16]
.sym 119995 iomem_addr[18]
.sym 119996 soc.spimemio.rd_inc
.sym 119997 iomem_addr[19]
.sym 119998 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[17]
.sym 119999 iomem_addr[21]
.sym 120000 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[19]
.sym 120001 iomem_addr[10]
.sym 120002 soc.spimemio.rd_addr[10]
.sym 120003 iomem_addr[15]
.sym 120004 soc.spimemio.rd_addr[15]
.sym 120005 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 120006 flash_io0_oe_SB_LUT4_I0_I3[0]
.sym 120007 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 120008 iomem_addr[18]
.sym 120010 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[20]
.sym 120011 iomem_addr[22]
.sym 120012 soc.spimemio.rd_inc
.sym 120013 soc.spimemio.rd_addr[22]
.sym 120014 iomem_addr[22]
.sym 120015 iomem_addr[8]
.sym 120016 soc.spimemio.rd_addr[8]
.sym 120017 iomem_addr[21]
.sym 120018 soc.spimemio.rd_addr[21]
.sym 120019 iomem_addr[23]
.sym 120020 soc.spimemio.rd_addr[23]
.sym 120021 soc.spimemio.rd_addr[16]
.sym 120022 iomem_addr[16]
.sym 120023 iomem_addr[18]
.sym 120024 soc.spimemio.rd_addr[18]
.sym 120026 soc.spimemio_cfgreg_do[21]
.sym 120027 soc.spimemio_cfgreg_do[22]
.sym 120028 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3[0]
.sym 120029 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 120030 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 120031 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 120032 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 120034 soc.simpleuart.send_pattern[7]
.sym 120035 iomem_wdata[5]
.sym 120036 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 120038 soc.simpleuart.send_pattern[3]
.sym 120039 iomem_wdata[1]
.sym 120040 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 120041 iomem_wdata[7]
.sym 120042 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 120043 iomem_ready_SB_DFFESS_Q_D[1]
.sym 120044 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 120047 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 120048 soc.simpleuart.send_pattern[1]
.sym 120050 soc.simpleuart.send_pattern[4]
.sym 120051 iomem_wdata[2]
.sym 120052 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 120054 soc.simpleuart.send_pattern[5]
.sym 120055 iomem_wdata[3]
.sym 120056 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 120058 soc.simpleuart.send_pattern[6]
.sym 120059 iomem_wdata[4]
.sym 120060 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 120062 soc.simpleuart.send_pattern[2]
.sym 120063 iomem_wdata[0]
.sym 120064 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 120081 soc.simpleuart.recv_pattern[1]
.sym 120097 soc.simpleuart.recv_pattern[4]
.sym 120101 soc.simpleuart.recv_pattern[3]
.sym 120109 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 120110 soc.simpleuart_reg_div_do[4]
.sym 120111 flash_io1_oe_SB_LUT4_I1_I2[0]
.sym 120112 flash_clk$SB_IO_OUT
.sym 120123 UART_RX_SB_LUT4_I1_O[2]
.sym 120124 soc.simpleuart.send_dummy_SB_LUT4_I3_O[1]
.sym 120125 soc.simpleuart.send_bitcnt[0]
.sym 120126 soc.simpleuart.send_bitcnt[1]
.sym 120127 soc.simpleuart.send_bitcnt[2]
.sym 120128 soc.simpleuart.send_bitcnt[3]
.sym 120134 flash_clk_SB_LUT4_I3_O[0]
.sym 120135 flash_clk_SB_LUT4_I3_O[1]
.sym 120136 flash_clk_SB_LUT4_I3_O[2]
.sym 120138 soc.simpleuart.send_dummy
.sym 120139 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 120140 iomem_ready_SB_DFFESS_Q_D[1]
.sym 120146 soc.simpleuart.send_dummy_SB_LUT4_I1_O[0]
.sym 120147 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1]
.sym 120148 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 120151 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 120152 soc.simpleuart.send_dummy
.sym 120153 soc.simpleuart.send_dummy_SB_LUT4_I3_O[1]
.sym 120161 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 120162 flash_clk_SB_LUT4_I3_O[2]
.sym 120163 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 120164 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 120165 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 120166 flash_clk_SB_LUT4_I3_O[2]
.sym 120167 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 120168 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 120173 soc.spimemio.buffer[8]
.sym 120177 soc.spimemio.buffer[2]
.sym 120181 flash_io1_oe_SB_LUT4_I1_I2[0]
.sym 120182 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 120183 flash_clk_SB_LUT4_I3_O[2]
.sym 120184 soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 120186 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 120187 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 120188 soc.cpu.mem_rdata_SB_LUT4_O_9_I0_SB_LUT4_O_1_I3[2]
.sym 120189 soc.spimem_rdata[2]
.sym 120190 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 120191 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 120192 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 120194 iomem_ready_SB_LUT4_I3_I1[6]
.sym 120195 soc.mem_valid
.sym 120196 iomem_ready
.sym 120197 soc.spimem_rdata[8]
.sym 120198 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 120199 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 120200 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 120201 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 120202 flash_clk_SB_LUT4_I3_O[2]
.sym 120203 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 120204 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 120205 flash_io1_oe_SB_LUT4_I1_I2[0]
.sym 120206 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[2]
.sym 120207 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[0]
.sym 120208 soc.cpu.mem_valid_SB_LUT4_I2_O[3]
.sym 120209 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[0]
.sym 120210 flash_clk_SB_LUT4_I3_O[2]
.sym 120211 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[2]
.sym 120212 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[3]
.sym 120213 iomem_rdata_SB_DFFESR_Q_R[1]
.sym 120217 flash_io0_oe_SB_LUT4_I0_O[0]
.sym 120218 flash_clk_SB_LUT4_I3_O[2]
.sym 120219 flash_io0_oe_SB_LUT4_I0_O[2]
.sym 120220 flash_io0_oe_SB_LUT4_I0_O[3]
.sym 120222 soc.spimemio.rd_valid_SB_LUT4_I3_O[0]
.sym 120223 soc.spimemio.rd_valid_SB_LUT4_I3_O[1]
.sym 120224 soc.spimemio.rd_valid_SB_LUT4_I3_O[2]
.sym 120225 iomem_rdata_SB_LUT4_I3_O[0]
.sym 120226 iomem_rdata_SB_LUT4_I3_O[1]
.sym 120227 iomem_rdata_SB_LUT4_I3_O[2]
.sym 120228 iomem_rdata_SB_LUT4_I3_O[3]
.sym 120229 soc.spimem_rdata[20]
.sym 120230 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 120231 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 120232 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 120233 soc.spimem_rdata[9]
.sym 120234 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 120235 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 120236 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 120239 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 120240 iomem_rdata
.sym 120241 soc.spimem_rdata[17]
.sym 120242 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 120243 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 120244 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 120245 soc.spimem_rdata[21]
.sym 120246 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 120247 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 120248 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 120249 soc.spimem_rdata[16]
.sym 120250 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 120251 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 120252 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 120253 soc.spimemio.dout_data[5]
.sym 120261 flash_clk_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 120262 flash_clk_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 120263 flash_clk_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 120264 flash_clk_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 120265 soc.spimemio.buffer[15]
.sym 120269 soc.spimemio.buffer[12]
.sym 120273 soc.spimemio.buffer[20]
.sym 120277 soc.spimemio.buffer[21]
.sym 120281 soc.spimemio.buffer[22]
.sym 120285 soc.spimemio.buffer[9]
.sym 120309 soc.spimemio.dout_data[5]
.sym 120323 flash_clk_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 120324 soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 120325 soc.cpu.mem_la_firstword_reg_SB_DFFSR_Q_D[1]
.sym 120329 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 120330 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 120331 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 120332 UART_RX_SB_LUT4_I1_O[2]
.sym 120334 iomem_rdata_SB_DFFESR_Q_R[0]
.sym 120335 iomem_rdata_SB_DFFESR_Q_R[1]
.sym 120336 UART_RX_SB_LUT4_I1_O[2]
.sym 120338 soc.cpu.mem_la_firstword_reg
.sym 120339 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 120340 soc.cpu.last_mem_valid
.sym 120341 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[1]
.sym 120345 soc.cpu.mem_state[0]
.sym 120346 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 120347 soc.cpu.mem_state[1]
.sym 120348 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3[3]
.sym 120351 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 120352 soc.mem_valid
.sym 120353 gpio_in[0]
.sym 120373 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 120374 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 120375 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 120376 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 120382 soc.cpu.mem_state[1]
.sym 120383 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 120384 soc.cpu.mem_state[0]
.sym 120385 soc.mem_rdata[23]
.sym 120389 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 120390 soc.mem_rdata[20]
.sym 120391 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 120392 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 120393 soc.mem_rdata[31]
.sym 120398 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 120399 soc.mem_rdata[20]
.sym 120400 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 120402 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 120403 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 120404 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 120405 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 120406 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 120407 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 120408 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 120409 soc.mem_rdata[19]
.sym 120413 soc.mem_rdata[21]
.sym 120418 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 120419 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[2]
.sym 120420 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 120421 soc.mem_rdata[17]
.sym 120426 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 120427 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 120428 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 120429 soc.mem_rdata[16]
.sym 120433 soc.cpu.mem_rdata_q[18]
.sym 120434 soc.mem_rdata[18]
.sym 120435 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 120436 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 120437 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 120438 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 120439 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 120440 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 120441 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 120442 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 120443 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 120444 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 120446 soc.cpu.mem_rdata_q[18]
.sym 120447 soc.mem_rdata[18]
.sym 120448 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 120449 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[0]
.sym 120450 soc.cpu.mem_rdata_q[16]
.sym 120451 soc.cpu.mem_rdata_q[17]
.sym 120452 soc.cpu.mem_rdata_q[18]
.sym 120453 soc.mem_rdata[26]
.sym 120457 soc.mem_rdata[30]
.sym 120462 soc.cpu.mem_rdata_q[17]
.sym 120463 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 120464 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 120465 soc.mem_rdata[27]
.sym 120469 soc.mem_rdata[25]
.sym 120474 soc.cpu.mem_rdata_q[19]
.sym 120475 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 120476 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 120477 soc.mem_rdata[29]
.sym 120482 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 120483 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I2[1]
.sym 120484 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 120486 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[0]
.sym 120487 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[0]
.sym 120488 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 120490 soc.cpu.mem_rdata_q[18]
.sym 120491 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 120492 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 120494 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 120495 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 120496 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 120498 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1[0]
.sym 120499 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 120500 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 120502 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 120503 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I2[1]
.sym 120504 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 120506 soc.cpu.mem_rdata_q[16]
.sym 120507 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 120508 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 120510 soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1[0]
.sym 120511 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 120512 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 120515 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 120516 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_I0[2]
.sym 120517 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 120518 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 120519 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 120520 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 120522 soc.cpu.mem_rdata_q_SB_DFF_Q_10_D_SB_LUT4_O_I0[0]
.sym 120523 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 120524 soc.cpu.mem_rdata_q_SB_DFF_Q_10_D_SB_LUT4_O_I0[2]
.sym 120525 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 120526 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 120527 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[1]
.sym 120528 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 120529 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 120530 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 120531 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 120532 UART_RX_SB_LUT4_I1_O[2]
.sym 120533 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 120534 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 120535 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 120536 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 120537 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 120538 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 120539 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 120540 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 120542 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 120543 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 120544 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 120547 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_I0[2]
.sym 120548 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 120550 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O[1]
.sym 120551 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 120552 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[0]
.sym 120553 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 120554 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 120555 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 120556 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 120558 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 120559 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[1]
.sym 120560 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 120563 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_I0[2]
.sym 120564 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 120566 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I2[3]
.sym 120567 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_I0[2]
.sym 120568 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 120570 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 120571 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 120572 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 120574 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 120575 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 120576 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 120579 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 120580 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 120582 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 120583 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O[2]
.sym 120584 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_I0[2]
.sym 120585 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 120586 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_I1[2]
.sym 120587 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 120588 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 120590 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 120591 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I2[1]
.sym 120592 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_I1_SB_LUT4_I3_O[2]
.sym 120595 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 120596 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 120597 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 120598 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 120599 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 120600 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 120601 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 120602 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 120603 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 120604 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 120605 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 120606 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 120607 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 120608 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 120610 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 120611 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 120612 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 120613 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I0[1]
.sym 120614 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1[1]
.sym 120615 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1[2]
.sym 120616 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1[3]
.sym 120617 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O[0]
.sym 120618 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O[1]
.sym 120619 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O[2]
.sym 120620 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O[3]
.sym 120622 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 120623 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_I1[2]
.sym 120624 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 120625 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 120626 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_I2[1]
.sym 120627 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 120628 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_I0[2]
.sym 120631 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1[0]
.sym 120632 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 120633 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O[0]
.sym 120634 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 120635 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 120636 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O[2]
.sym 120637 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 120638 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 120639 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 120640 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]
.sym 120674 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 120675 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[1]
.sym 120676 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[2]
.sym 120681 soc.spimemio.xfer.count[2]
.sym 120682 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 120683 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 120684 soc.spimemio.xfer_clk
.sym 120685 soc.spimemio.xfer.count[3]
.sym 120686 soc.spimemio.xfer.count[0]
.sym 120687 soc.spimemio.xfer.count[1]
.sym 120688 soc.spimemio.xfer.count[2]
.sym 120693 soc.spimemio.xfer.count[3]
.sym 120694 soc.spimemio.xfer.count[0]
.sym 120695 soc.spimemio.xfer.count[1]
.sym 120696 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 120697 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 120698 soc.spimemio.xfer_clk
.sym 120699 soc.spimemio.xfer.count[2]
.sym 120700 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3[3]
.sym 120706 soc.spimemio.xfer.count[0]
.sym 120707 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E[1]
.sym 120710 soc.spimemio.xfer.count[1]
.sym 120711 $PACKER_VCC_NET
.sym 120712 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 120713 soc.spimemio.xfer_clk
.sym 120714 soc.spimemio.xfer.count[2]
.sym 120715 $PACKER_VCC_NET
.sym 120716 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 120717 soc.spimemio.xfer_clk
.sym 120718 soc.spimemio.xfer.count[3]
.sym 120719 $PACKER_VCC_NET
.sym 120720 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 120721 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[0]
.sym 120722 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[1]
.sym 120723 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[2]
.sym 120724 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[3]
.sym 120725 soc.spimemio.xfer_clk
.sym 120726 soc.spimemio.xfer.count[0]
.sym 120727 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E[1]
.sym 120728 $PACKER_VCC_NET
.sym 120729 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 120730 soc.spimemio.xfer.count[0]
.sym 120731 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[2]
.sym 120732 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 120733 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 120734 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 120735 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[2]
.sym 120736 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 120738 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 120739 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 120740 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 120741 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 120742 soc.spimemio.xfer.count[1]
.sym 120743 soc.spimemio.xfer_clk
.sym 120744 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 120746 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E[1]
.sym 120747 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O[1]
.sym 120748 flash_io0_oe_SB_LUT4_O_I0[1]
.sym 120749 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 120750 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 120751 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 120752 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 120753 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0[0]
.sym 120754 soc.spimemio.xfer.count[1]
.sym 120755 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 120756 soc.spimemio.xfer_clk
.sym 120757 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 120758 soc.spimemio.xfer.count[1]
.sym 120759 soc.spimemio.xfer.count[0]
.sym 120760 soc.spimemio.xfer_clk
.sym 120762 soc.spimemio.xfer.count[1]
.sym 120763 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E[1]
.sym 120764 $PACKER_VCC_NET
.sym 120766 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[0]
.sym 120767 soc.spimemio.xfer_resetn_SB_LUT4_I3_2_I1[1]
.sym 120768 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[2]
.sym 120769 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 120770 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 120771 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 120772 soc.spimemio.xfer_clk
.sym 120773 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 120774 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[1]
.sym 120775 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[2]
.sym 120776 flash_io0_oe_SB_LUT4_O_I0[1]
.sym 120779 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 120780 soc.spimemio.din_valid_SB_LUT4_I3_O[2]
.sym 120782 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I0_O[0]
.sym 120783 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I0_O[1]
.sym 120784 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 120787 soc.spimemio.xfer_clk
.sym 120788 soc.spimemio.xfer_csb
.sym 120790 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E[1]
.sym 120791 flash_io0_oe_SB_LUT4_O_I0[1]
.sym 120792 soc.spimemio.din_valid_SB_LUT4_I3_O[2]
.sym 120795 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E[0]
.sym 120796 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E[1]
.sym 120797 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 120798 soc.spimemio.xfer.obuffer[6]
.sym 120799 soc.spimemio.xfer.obuffer[4]
.sym 120800 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 120803 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 120804 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 120814 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 120815 flash_io0_oe_SB_LUT4_O_I0[1]
.sym 120816 soc.spimemio.din_valid_SB_LUT4_I3_O[2]
.sym 120824 soc.spimemio.din_valid_SB_LUT4_I3_O[2]
.sym 120833 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I2[0]
.sym 120834 flash_io0_oe_SB_LUT4_O_I0[1]
.sym 120835 soc.spimemio.din_valid_SB_LUT4_I3_O[2]
.sym 120836 soc.spimemio.din_valid
.sym 120840 soc.spimemio.xfer_clk
.sym 120845 soc.spimemio.din_data[0]
.sym 120851 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I2[0]
.sym 120852 flash_io0_oe_SB_LUT4_O_I0[1]
.sym 120866 soc.spimemio.xfer.dummy_count[0]
.sym 120867 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2[0]
.sym 120870 soc.spimemio.xfer.dummy_count[1]
.sym 120871 $PACKER_VCC_NET
.sym 120872 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2_SB_CARRY_I1_CO[1]
.sym 120874 soc.spimemio.xfer.dummy_count[2]
.sym 120875 $PACKER_VCC_NET
.sym 120876 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2_SB_CARRY_I1_CO[2]
.sym 120878 soc.spimemio.xfer.dummy_count[3]
.sym 120879 $PACKER_VCC_NET
.sym 120880 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2_SB_CARRY_I1_CO[3]
.sym 120881 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O[1]
.sym 120886 soc.spimemio_cfgreg_do[20]
.sym 120887 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 120888 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 120890 soc.spimemio.xfer.dummy_count[0]
.sym 120891 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2[0]
.sym 120892 $PACKER_VCC_NET
.sym 120893 soc.spimemio.xfer.dummy_count[0]
.sym 120894 soc.spimemio.xfer.dummy_count[1]
.sym 120895 soc.spimemio.xfer.dummy_count[2]
.sym 120896 soc.spimemio.xfer.dummy_count[3]
.sym 120897 soc.spimemio.din_data[1]
.sym 120898 soc.spimemio.din_rd
.sym 120899 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 120900 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 120901 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 120902 soc.spimemio_cfgreg_do[19]
.sym 120903 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[2]
.sym 120904 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 120905 soc.spimemio.din_rd
.sym 120906 soc.spimemio.din_data[0]
.sym 120907 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 120908 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 120909 iomem_addr[14]
.sym 120910 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 120911 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 120912 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[3]
.sym 120913 soc.spimemio_cfgreg_do[17]
.sym 120914 soc.spimemio_cfgreg_do[20]
.sym 120915 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 120916 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 120917 soc.spimemio.din_data[2]
.sym 120918 soc.spimemio.din_rd
.sym 120919 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 120920 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 120921 soc.spimemio.din_data[3]
.sym 120922 soc.spimemio.din_rd
.sym 120923 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 120924 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 120927 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[2]
.sym 120928 iomem_addr[3]
.sym 120931 soc.spimemio.config_cont_SB_LUT4_I1_1_O[0]
.sym 120932 soc.spimemio.config_cont_SB_LUT4_I1_1_O[1]
.sym 120933 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[2]
.sym 120934 iomem_addr[7]
.sym 120935 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 120936 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 120937 iomem_addr[15]
.sym 120938 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 120939 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 120940 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 120941 iomem_addr[10]
.sym 120942 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 120943 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2[2]
.sym 120944 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2[3]
.sym 120945 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 120946 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 120947 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2[2]
.sym 120948 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2[3]
.sym 120949 iomem_addr[23]
.sym 120950 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 120951 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 120952 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 120953 iomem_addr[16]
.sym 120954 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 120955 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 120956 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3[0]
.sym 120957 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[2]
.sym 120958 iomem_addr[2]
.sym 120959 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 120960 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 120962 iomem_addr[19]
.sym 120963 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 120964 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 120965 iomem_addr[11]
.sym 120966 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 120967 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 120968 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 120969 iomem_addr[8]
.sym 120970 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 120971 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 120972 soc.spimemio_cfgreg_do[16]
.sym 120974 iomem_addr[17]
.sym 120975 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 120976 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 120978 soc.spimemio_cfgreg_do[21]
.sym 120979 soc.spimemio_cfgreg_do[22]
.sym 120980 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3[0]
.sym 120981 iomem_addr[9]
.sym 120982 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 120983 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_O_I2[2]
.sym 120984 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_O_I2[3]
.sym 120989 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3[0]
.sym 120990 soc.spimemio_cfgreg_do[22]
.sym 120991 soc.spimemio_cfgreg_do[21]
.sym 120992 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3[3]
.sym 121014 soc.simpleuart.send_pattern[8]
.sym 121015 iomem_wdata[6]
.sym 121016 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 121058 soc.simpleuart.send_bitcnt[0]
.sym 121062 soc.simpleuart.send_bitcnt[1]
.sym 121063 $PACKER_VCC_NET
.sym 121066 $PACKER_VCC_NET
.sym 121068 $nextpnr_ICESTORM_LC_48$I3
.sym 121070 soc.simpleuart.send_bitcnt[2]
.sym 121071 $PACKER_VCC_NET
.sym 121073 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 121074 soc.simpleuart.send_bitcnt[3]
.sym 121075 soc.simpleuart.send_dummy_SB_LUT4_I3_O[1]
.sym 121076 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 121077 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 121078 soc.simpleuart.send_bitcnt[1]
.sym 121079 soc.simpleuart.send_dummy_SB_LUT4_I3_O[1]
.sym 121080 soc.simpleuart.send_bitcnt[0]
.sym 121082 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 121083 soc.simpleuart.send_bitcnt[0]
.sym 121084 soc.simpleuart.send_dummy_SB_LUT4_I3_O[1]
.sym 121085 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 121086 soc.simpleuart.send_bitcnt[2]
.sym 121087 soc.simpleuart.send_dummy_SB_LUT4_I3_O[1]
.sym 121088 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 121109 soc.spimemio.dout_data[0]
.sym 121113 soc.spimemio.dout_data[3]
.sym 121122 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 121123 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 121124 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 121125 soc.spimemio.dout_data[1]
.sym 121129 soc.spimem_rdata[3]
.sym 121130 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 121131 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 121132 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 121133 soc.spimemio.dout_data[2]
.sym 121138 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 121139 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 121140 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[2]
.sym 121141 soc.spimemio.dout_data[4]
.sym 121146 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 121147 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 121148 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 121150 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 121151 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 121152 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 121153 soc.spimem_rdata[1]
.sym 121154 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 121155 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 121156 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 121158 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 121159 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 121160 iomem_rdata_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 121161 soc.spimemio.buffer[1]
.sym 121165 soc.spimem_rdata[0]
.sym 121166 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 121167 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 121168 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 121169 soc.spimem_rdata[18]
.sym 121170 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 121171 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 121172 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 121173 soc.spimemio.buffer[18]
.sym 121177 soc.spimemio.buffer[11]
.sym 121181 soc.spimemio.buffer[4]
.sym 121185 soc.spimem_rdata[19]
.sym 121186 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 121187 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 121188 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 121189 soc.spimemio.buffer[17]
.sym 121193 soc.spimemio.buffer[16]
.sym 121197 iomem_ready_SB_LUT4_I3_O[0]
.sym 121198 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 121199 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 121200 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 121201 soc.spimem_rdata[11]
.sym 121202 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 121203 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 121204 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 121205 soc.spimem_rdata[4]
.sym 121206 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 121207 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 121208 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 121209 soc.spimemio.dout_data[7]
.sym 121213 soc.spimemio.buffer[19]
.sym 121229 soc.spimemio.dout_data[7]
.sym 121233 soc.spimemio.dout_data[1]
.sym 121241 soc.spimemio.dout_data[4]
.sym 121249 soc.spimemio.dout_data[6]
.sym 121253 soc.spimemio.dout_data[4]
.sym 121269 soc.spimemio.dout_data[7]
.sym 121349 soc.mem_rdata[22]
.sym 121353 soc.mem_rdata[20]
.sym 121357 soc.mem_rdata[28]
.sym 121365 soc.mem_rdata[18]
.sym 121377 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 121397 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 121405 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O[1]
.sym 121409 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 121410 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 121411 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 121412 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 121413 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 121414 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 121415 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 121416 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[3]
.sym 121417 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 121418 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 121419 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 121420 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 121421 soc.mem_rdata[24]
.sym 121426 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[0]
.sym 121427 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 121428 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 121429 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 121430 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 121431 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 121432 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2[0]
.sym 121437 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2[0]
.sym 121438 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 121439 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 121440 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 121441 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 121442 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I1[1]
.sym 121443 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_I0[2]
.sym 121444 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I1[3]
.sym 121450 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 121451 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I2[3]
.sym 121452 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 121454 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 121455 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 121456 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 121458 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1[0]
.sym 121459 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1[1]
.sym 121460 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_I0[2]
.sym 121462 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 121463 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 121464 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 121470 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 121471 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 121472 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 121474 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 121475 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 121476 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 121477 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 121478 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 121479 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_I1_SB_LUT4_I3_O[2]
.sym 121480 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_I0[2]
.sym 121481 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 121482 soc.cpu.mem_rdata_q_SB_DFF_Q_21_D_SB_LUT4_O_I1[1]
.sym 121483 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_I0[2]
.sym 121484 soc.cpu.mem_rdata_q_SB_DFF_Q_21_D_SB_LUT4_O_I1[3]
.sym 121487 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_I1_SB_LUT4_I3_O[2]
.sym 121488 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 121494 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[2]
.sym 121495 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 121496 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 121498 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 121499 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 121500 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 121502 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 121503 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 121504 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[2]
.sym 121505 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 121506 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 121507 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 121508 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1[0]
.sym 121509 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 121510 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 121511 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 121512 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 121513 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 121514 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 121515 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 121516 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 121522 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 121523 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I2[1]
.sym 121524 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 121526 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 121527 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_I0[2]
.sym 121528 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 121529 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 121530 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_I0[0]
.sym 121531 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 121532 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 121537 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 121538 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 121539 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 121540 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 121541 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 121542 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 121543 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 121544 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 121546 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 121547 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 121548 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 121550 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 121551 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 121552 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 121553 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 121554 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1[0]
.sym 121555 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[2]
.sym 121556 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 121557 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 121558 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 121559 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]
.sym 121560 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 121563 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 121564 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 121567 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 121568 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 121574 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 121575 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I0[1]
.sym 121576 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 121590 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 121591 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 121592 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 121633 soc.spimemio.valid_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 121735 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[0]
.sym 121736 soc.spimemio.xfer.obuffer[4]
.sym 121741 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 121742 soc.spimemio.xfer.obuffer[3]
.sym 121743 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 121744 soc.spimemio.xfer.obuffer[6]
.sym 121749 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I0[0]
.sym 121750 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I0[1]
.sym 121751 soc.spimemio.din_data[6]
.sym 121752 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 121755 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[0]
.sym 121756 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[1]
.sym 121757 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 121758 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 121759 soc.spimemio.din_data[7]
.sym 121760 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 121763 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[0]
.sym 121764 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E_SB_LUT4_O_I1[1]
.sym 121765 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E_SB_LUT4_O_I1[1]
.sym 121766 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 121767 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 121768 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[1]
.sym 121769 soc.spimemio.xfer.obuffer[0]
.sym 121770 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 121771 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 121772 soc.spimemio.xfer.obuffer[3]
.sym 121773 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I0[0]
.sym 121774 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I0[1]
.sym 121775 soc.spimemio.din_data[4]
.sym 121776 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 121777 soc.spimemio.xfer.obuffer[1]
.sym 121778 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 121779 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 121780 soc.spimemio.xfer.obuffer[4]
.sym 121783 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[0]
.sym 121784 soc.spimemio.xfer.obuffer[3]
.sym 121789 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I0[0]
.sym 121790 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I0[1]
.sym 121791 soc.spimemio.din_data[5]
.sym 121792 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 121793 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 121794 soc.spimemio.xfer.obuffer[0]
.sym 121795 soc.spimemio.xfer.obuffer[1]
.sym 121796 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 121797 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 121798 soc.spimemio.xfer.obuffer[1]
.sym 121799 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E_SB_LUT4_O_I1[1]
.sym 121800 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 121801 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 121802 soc.spimemio.xfer.obuffer[0]
.sym 121803 soc.spimemio.din_data[1]
.sym 121804 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 121806 soc.spimemio.din_data[2]
.sym 121807 soc.spimemio.xfer.obuffer_SB_DFFE_Q_5_D_SB_LUT4_O_I2[1]
.sym 121808 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 121822 soc.spimemio.din_data[3]
.sym 121823 soc.spimemio.xfer.obuffer_SB_DFFE_Q_4_D_SB_LUT4_O_I2[1]
.sym 121824 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 121845 iomem_addr[6]
.sym 121846 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 121847 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[2]
.sym 121848 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[3]
.sym 121849 iomem_addr[4]
.sym 121850 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 121851 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[2]
.sym 121852 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 121855 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 121856 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 121866 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 121867 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2[1]
.sym 121868 soc.spimemio.config_cont_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2[2]
.sym 122049 soc.spimemio.dout_data[3]
.sym 122069 soc.spimemio.dout_data[0]
.sym 122081 soc.spimemio.buffer[0]
.sym 122097 soc.spimemio.buffer[3]
.sym 122137 soc.spimemio.dout_data[2]
.sym 122149 soc.spimemio.dout_data[3]
.sym 122153 soc.spimemio.dout_data[0]
.sym 122161 soc.spimemio.dout_data[1]
.sym 122201 soc.spimemio.dout_data[7]
.sym 122593 soc.memory.rdata_0[8]
.sym 122594 soc.memory.rdata_1[8]
.sym 122595 iomem_addr[16]
.sym 122596 flash_clk_SB_LUT4_I3_O[2]
.sym 122597 soc.memory.rdata_0[3]
.sym 122598 soc.memory.rdata_1[3]
.sym 122599 iomem_addr[16]
.sym 122600 flash_clk_SB_LUT4_I3_O[2]
.sym 122601 soc.memory.rdata_0[13]
.sym 122602 soc.memory.rdata_1[13]
.sym 122603 iomem_addr[16]
.sym 122604 flash_clk_SB_LUT4_I3_O[2]
.sym 122605 soc.memory.rdata_0[15]
.sym 122606 soc.memory.rdata_1[15]
.sym 122607 iomem_addr[16]
.sym 122608 flash_clk_SB_LUT4_I3_O[2]
.sym 122609 soc.memory.rdata_0[0]
.sym 122610 soc.memory.rdata_1[0]
.sym 122611 iomem_addr[16]
.sym 122612 flash_clk_SB_LUT4_I3_O[2]
.sym 122613 soc.memory.rdata_0[2]
.sym 122614 soc.memory.rdata_1[2]
.sym 122615 iomem_addr[16]
.sym 122616 flash_clk_SB_LUT4_I3_O[2]
.sym 122617 soc.memory.rdata_0[12]
.sym 122618 soc.memory.rdata_1[12]
.sym 122619 iomem_addr[16]
.sym 122620 flash_clk_SB_LUT4_I3_O[2]
.sym 122621 soc.memory.rdata_0[6]
.sym 122622 soc.memory.rdata_1[6]
.sym 122623 iomem_addr[16]
.sym 122624 flash_clk_SB_LUT4_I3_O[2]
.sym 123555 soc.spimemio.valid_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 123556 iomem_ready_SB_DFFESS_Q_D[1]
.sym 123558 soc.memory.rdata_0[5]
.sym 123559 soc.memory.rdata_1[5]
.sym 123560 iomem_addr[16]
.sym 123561 soc.memory.rdata_0[14]
.sym 123562 soc.memory.rdata_1[14]
.sym 123563 iomem_addr[16]
.sym 123564 flash_clk_SB_LUT4_I3_O[2]
.sym 123567 soc.memory.wen[0]
.sym 123568 soc.memory.wen[1]
.sym 123570 soc.memory.rdata_0[10]
.sym 123571 soc.memory.rdata_1[10]
.sym 123572 iomem_addr[16]
.sym 123575 soc.spimemio.valid_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 123576 iomem_wstrb[1]
.sym 123577 soc.memory.rdata_0[1]
.sym 123578 soc.memory.rdata_1[1]
.sym 123579 iomem_addr[16]
.sym 123580 flash_clk_SB_LUT4_I3_O[2]
.sym 123581 soc.memory.rdata_0[7]
.sym 123582 soc.memory.rdata_1[7]
.sym 123583 iomem_addr[16]
.sym 123584 flash_clk_SB_LUT4_I3_O[2]
.sym 123585 soc.memory.rdata_0[9]
.sym 123586 soc.memory.rdata_1[9]
.sym 123587 iomem_addr[16]
.sym 123588 flash_clk_SB_LUT4_I3_O[2]
.sym 123589 soc.memory.rdata_0[11]
.sym 123590 soc.memory.rdata_1[11]
.sym 123591 iomem_addr[16]
.sym 123592 flash_clk_SB_LUT4_I3_O[2]
.sym 123605 soc.memory.rdata_0[4]
.sym 123606 soc.memory.rdata_1[4]
.sym 123607 iomem_addr[16]
.sym 123608 flash_clk_SB_LUT4_I3_O[2]
