{"Source Block": ["hdl/library/axi_ad9361/xilinx/axi_ad9361_lvds_if.v@319:337@HdlStmProcess", "    end\n  end\n\n  // adc-status\n \n  always @(posedge l_clk) begin\n    if (rx_valid == 1'b1) begin\n      if (rx_frame_d == rx_frame_s) begin\n        adc_status_p <= rx_locked;\n      end else begin\n        adc_status_p <= 1'b0;\n      end\n    end\n  end\n\n  // transfer to common clock\n\n  always @(negedge l_clk) begin\n    adc_valid_n <= adc_valid_p;\n"], "Clone Blocks": [["hdl/library/axi_ad9361/xilinx/axi_ad9361_cmos_if.v@243:259", "    endcase\n  end\n\n  // adc-status\n\n  always @(posedge l_clk) begin\n    if (rx_frame == rx_frame_s) begin\n      adc_status_p <= rx_locked;\n    end else begin\n      adc_status_p <= 1'b0;\n    end\n  end\n\n  // transfer to common clock\n\n  always @(negedge l_clk) begin\n    adc_valid_n <= adc_valid_p;\n"], ["hdl/library/axi_ad9361/altera/axi_ad9361_lvds_if.v@312:328", "    endcase\n  end\n\n  // adc-status\n \n  always @(posedge l_clk) begin\n    if (rx_frame_d == rx_frame_s) begin\n      adc_status_p <= locked_s;\n    end else begin\n      adc_status_p <= 1'b0;\n    end\n  end\n\n  // transfer to common clock\n\n  always @(negedge l_clk) begin\n    adc_valid_n <= adc_valid_p;\n"]], "Diff Content": {"Delete": [[326, "      if (rx_frame_d == rx_frame_s) begin\n"]], "Add": [[326, "      if (rx_frame_d == rx_frame_d_s) begin\n"]]}}