/*
 * sound\soc\sunxi\audiocodec\sun50iw2p1_codec.h
 * (C) Copyright 2010-2016
 * Allwinner Technology Co., Ltd. <www.allwinnertech.com>
 * Young <guoyingyang@allwinnertechtech.com>
 *
 * some simple description for this code
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License as
 * published by the Free Software Foundation; either version 2 of
 * the License, or (at your option) any later version.
 *
 */

#ifndef _SUN50IW2P1_CODEC_H
#define _SUN50IW2P1_CODEC_H
/*Codec Register*/
#define SUNXI_DAC_DPC		   0x00
#define SUNXI_DAC_FIFOC		   0x04
#define SUNXI_DAC_FIFOS		   0x08
#define SUNXI_ADC_FIFOC		   0x10
#define SUNXI_ADC_FIFOS		   0x14
#define SUNXI_ADC_RXDATA		   0x18
#define SUNXI_DAC_TXDATA		   0x20
#define SUNXI_DAC_CNT		   0x40
#define SUNXI_ADC_CNT		   0x44
#define SUNXI_DAC_DG		   0x48
#define SUNXI_ADC_DG		   0x4c

#define SUNXI_DAC_DAP_CTR            (0x60)

#define SUNXI_ADC_DAP_CTR            (0x70)
#define SUNXI_ADC_DAP_LCTR           (0x74)
#define SUNXI_ADC_DAP_RCTR           (0x78)
#define SUNXI_ADC_DAP_PARA           (0x7C)
#define SUNXI_ADC_DAP_LAC	         (0x80)
#define SUNXI_ADC_DAP_LDAT	         (0x84)
#define SUNXI_ADC_DAP_RAC	         (0x88)
#define SUNXI_ADC_DAP_RDAT	         (0x8C)
#define SUNXI_ADC_DAP_HPFC	         (0x90)
#define SUNXI_ADC_DAP_LINAC	         (0x94)
#define SUNXI_ADC_DAP_RINAC	         (0x98)
#define SUNXI_ADC_DAP_ORT	         (0x9C)
#define SUNXI_DAC_DRC_HHPFC		(0X100)
#define SUNXI_DAC_DRC_LHPFC		(0X104)
#define SUNXI_DAC_DRC_CTRL		(0X108)
#define SUNXI_DAC_DRC_LPFHAT		(0X10C)
#define SUNXI_DAC_DRC_LPFLAT		(0X110)
#define SUNXI_DAC_DRC_RPFHAT		(0X114)
#define SUNXI_DAC_DRC_RPFLAT		(0X118)
#define SUNXI_DAC_DRC_LPFHRT		(0X11C)
#define SUNXI_DAC_DRC_LPFLRT		(0X120)
#define SUNXI_DAC_DRC_RPFHRT		(0X124)
#define SUNXI_DAC_DRC_RPFLRT		(0X128)
#define SUNXI_DAC_DRC_LRMSHAT		(0X12C)
#define SUNXI_DAC_DRC_LRMSLAT		(0X130)
#define SUNXI_DAC_DRC_RRMSHAT		(0X134)
#define SUNXI_DAC_DRC_RRMSLAT		(0X138)
#define SUNXI_DAC_DRC_HCT		(0X13C)
#define SUNXI_DAC_DRC_LCT		(0X140)
#define SUNXI_DAC_DRC_HKC		(0X144)
#define SUNXI_DAC_DRC_LKC		(0X148)
#define SUNXI_DAC_DRC_HOPC		(0X14C)
#define SUNXI_DAC_DRC_LOPC		(0X150)
#define SUNXI_DAC_DRC_HLT		(0X154)
#define SUNXI_DAC_DRC_LLT		(0X158)
#define SUNXI_DAC_DRC_HKI		(0X15C)
#define SUNXI_DAC_DRC_LKI		(0X160)
#define SUNXI_DAC_DRC_HOPL		(0X164)
#define SUNXI_DAC_DRC_LOPL		(0X168)
#define SUNXI_DAC_DRC_HET		(0X16C)
#define	SUNXI_DAC_DRC_LET		(0X170)
#define SUNXI_DAC_DRC_HKE		(0X174)
#define SUNXI_DAC_DRC_LKE		(0X178)
#define SUNXI_DAC_DRC_HOPE		(0X17C)
#define SUNXI_DAC_DRC_LOPE		(0X180)
#define SUNXI_DAC_DRC_HKN		(0X184)
#define SUNXI_DAC_DRC_LKN		(0X188)
#define SUNXI_DAC_DRC_SFHAT		(0X18C)
#define SUNXI_DAC_DRC_SFLAT		(0X190)
#define SUNXI_DAC_DRC_SFHRT		(0X194)
#define	SUNXI_DAC_DRC_SFLRT		(0X198)
#define	SUNXI_DAC_DRC_MXGHS		(0X19C)
#define SUNXI_DAC_DRC_MXGLS		(0X1A0)
#define SUNXI_DAC_DRC_MNGHS		(0X1A4)
#define SUNXI_DAC_DRC_MNGLS		(0X1A8)
#define SUNXI_DAC_DRC_EPSHC		(0X1AC)
#define SUNXI_DAC_DRC_EPSLC		(0X1B0)
#define SUNXI_DAC_DRC_OPT		(0X1B4)
#define SUNXI_DAC_HPF_HG		(0x1B8)
#define SUNXI_DAC_HPF_LG		(0x1BC)

#define SUNXI_ADC_DRC_HHPFC		(0X200)
#define SUNXI_ADC_DRC_LHPFC		(0X204)
#define SUNXI_ADC_DRC_CTRL		(0X208)
#define SUNXI_ADC_DRC_LPFHAT		(0X20C)
#define SUNXI_ADC_DRC_LPFLAT		(0X210)
#define SUNXI_ADC_DRC_RPFHAT		(0X214)
#define SUNXI_ADC_DRC_RPFLAT		(0X218)
#define SUNXI_ADC_DRC_LPFHRT		(0X21C)
#define SUNXI_ADC_DRC_LPFLRT		(0X220)
#define SUNXI_ADC_DRC_RPFHRT		(0X224)
#define SUNXI_ADC_DRC_RPFLRT		(0X228)
#define SUNXI_ADC_DRC_LRMSHAT		(0X22C)
#define SUNXI_ADC_DRC_LRMSLAT		(0X230)
#define SUNXI_ADC_DRC_RRMSHAT		(0X234)
#define SUNXI_ADC_DRC_RRMSLAT		(0X238)
#define SUNXI_ADC_DRC_HCT		(0X23C)
#define SUNXI_ADC_DRC_LCT		(0X240)
#define SUNXI_ADC_DRC_HKC		(0X244)
#define SUNXI_ADC_DRC_LKC		(0X248)
#define SUNXI_ADC_DRC_HOPC		(0X24C)
#define SUNXI_ADC_DRC_LOPC		(0X250)
#define SUNXI_ADC_DRC_HLT		(0X254)
#define SUNXI_ADC_DRC_LLT		(0X258)
#define SUNXI_ADC_DRC_HKI		(0X25C)
#define SUNXI_ADC_DRC_LKI		(0X260)
#define SUNXI_ADC_DRC_HOPL		(0X264)
#define SUNXI_ADC_DRC_LOPL		(0X268)
#define SUNXI_ADC_DRC_HET		(0X26C)
#define SUNXI_ADC_DRC_LET		(0X270)
#define	SUNXI_ADC_DRC_HKE		(0X274)
#define SUNXI_ADC_DRC_LKE		(0X278)
#define SUNXI_ADC_DRC_HOPE		(0X27C)
#define SUNXI_ADC_DRC_LOPE		(0X280)
#define SUNXI_ADC_DRC_HKN		(0X284)
#define SUNXI_ADC_DRC_LKN		(0X288)
#define SUNXI_ADC_DRC_SFHAT		(0X28C)
#define SUNXI_ADC_DRC_SFLAT		(0X290)
#define SUNXI_ADC_DRC_SFHRT		(0X294)
#define SUNXI_ADC_DRC_SFLRT		(0X298)
#define SUNXI_ADC_DRC_MXGHS		(0X29C)
#define SUNXI_ADC_DRC_MXGLS		(0X2A0)
#define SUNXI_ADC_DRC_MNGHS		(0X2A4)
#define SUNXI_ADC_DRC_MNGLS		(0X2A8)
#define SUNXI_ADC_DRC_EPSHC		(0X2AC)
#define SUNXI_ADC_DRC_EPSLC		(0X2B0)
#define SUNXI_ADC_DRC_OPT		(0X2B4)
#define SUNXI_ADC_HPF_HG		(0x2B8)
#define SUNXI_ADC_HPF_LG		(0x2BC)

/*DAC Digital Part Control Register
*codecbase+0x00
*
*/
#define DAC_EN                    (31)
#define HPF_EN					  (18)
#define DIGITAL_VOL               (12)
#define HUB_EN					  (0)

/*DAC FIFO Control Register
* codecbase+0x04
* SUNXI_DAC_FIFOC
*/
#define DAC_FS					  (29)
#define FIR_VER					  (28)
#define SEND_LASAT                (26)
#define FIFO_MODE			(24)
#define DAC_DRQ_CLR_CNT           (21)
#define TX_TRI_LEVEL              (8)
#define ADDA_LOOP_EN			  (7)
#define DAC_MONO_EN               (6)
#define TX_SAMPLE_BITS            (5)
#define DAC_DRQ_EN                (4)
#define FIFO_FLUSH            	  (0)

/*ADC FIFO Control Register
* codecbase+0x10
* SUNXI_ADC_FIFOC
*/
#define ADFS					  (29)
#define EN_AD                	  (28)
#define RX_FIFO_MODE              (24)
#define ADCFDT					  (17)
#define ADCDFEN					  (16)
#define RX_FIFO_TRG_LEVEL         (8)
#define ADC_MONO_EN               (7)
#define RX_SAMPLE_BITS            (6)
#define ADC_DRQ_EN                (4)
#define ADC_FIFO_FLUSH            (0)

/*DAC Debug Register
* codecbase+0x48
* SUNXI_DAC_DEBUG
*/
#define DAC_MODU_SELECT			  (11)
#define DAC_PATTERN_SELECT		  (9)
#define DAC_SWP					  (6)

/*DAC Debug Register
* codecbase+0x4C
* SUNXI_ADC_DEBUG
*/
#define AD_SWP					  (24)

/*DAC Debug Register
* codecbase+0x60
* SUNXI_DAC_DAP_CTR
*/
#define DDAP_EN					  (31)
#define DDAP_START				  (30)
#define DDAP_STATE				  (29)
#define DDAP_BQ_EN				  (16)
#define DDAP_DRC_EN				  (15)
#define DDAP_HPF_EN				  (14)
#define DDAP_DE_CTL				  (12)
#define RAM_ADDR				  (0)

/*DAC Debug Register
* codecbase+0x64
* SUNXI_DAC_DAP_VOL
*/
#define DDAP_LCHAN_MUTE			  (30)
#define DDAP_RCHAN_MUTE			  (29)
#define DDAP_MMUTE			  	  (28)
#define DDAP_SKEW_CTL		  	  (24)
#define M_GAIN				  	  (16)
#define DDAP_LCHAN_GAIN		  	  (8)
#define DDAP_RCHAN_GAIN		  	  (0)

/*DAC Debug Register
* codecbase+0x68
* SUNXI_DAC_DAP_COFF
*/
#define DDAP_COF				  (0)

/*DAC Debug Register
* codecbase+0x6c
* SUNXI_DAC_DAP_OPT
*/
#define DDAP_OPT				  (0)

/*DAC Debug Register
* codecbase+0x70
* SUNXI_ADC_DAP_CTR
*/
#define DAP_EN					(31)
#define ADAP_START				(30)
#define ADC_DRC_HPF_EN 		24
#define ENADC_DRC 		26
#define ADAP_LSATU_FLAG			(21)
#define ADAP_LNOI_FLAG			(20)
#define ADAP_LCHAN_GAIN			(12)
#define ADAP_RSATU_FLAG			(9)
#define ADAP_RNOI_FLAG			(8)
#define ADAP_RCHAN_GAIN			(0)

/*DAC Debug Register
* codecbase+0x74
* SUNXI_ADC_DAP_LCTR
*/
#define ADAP_LNOI_SET			(16)
#define AAGC_LCHAN_EN			(14)
#define ADAP_LHPF_EN			(13)
#define ADAP_LNOI_DET			(12)
#define ADAP_LCHAN_HYS			(8)
#define ADAP_LNOI_DEB			(7)
#define ADAP_LSIG_DEB			(0)

/*DAC Debug Register
* codecbase+0x78
* SUNXI_ADC_DAP_RCTR
*/
#define ADAP_RNOI_SET			(16)
#define AAGC_RCHAN_EN			(14)
#define ADAP_RHPF_EN			(13)
#define ADAP_RNOI_DET			(12)
#define ADAP_RCHAN_HYS			(8)
#define ADAP_RNOI_DEB			(4)
#define ADAP_RSIG_DEB			(0)

/*DAC Debug Register
* codecbase+0x7c
* SUNXI_ADC_DAP_PARA
*/
#define ADAP_LTARG_SET			(24)
#define ADAP_RTARG_SET			(16)
#define ADAP_LGAIN_MAX			(8)
#define ADAP_RGAIN_MAX			(0)

/*DAC Debug Register
* codecbase+0x80
* SUNXI_ADC_DAP_LAC
*/
#define ADAP_LAC				(0)

/*DAC Debug Register
* codecbase+0x84
* SUNXI_ADC_DAP_LDAT
*/
#define ADAP_LATT_SET			(16)
#define ADAP_LDEC_SET			(0)

/*DAC Debug Register
* codecbase+0x88
* SUNXI_ADC_DAP_RAC
*/
#define ADAP_RAC				(0)

/*DAC Debug Register
* codecbase+0x8c
* SUNXI_ADC_DAP_RDAT
*/
#define ADAP_RATT_SET			(16)
#define ADAP_RDEC_SET			(0)

/*DAC Debug Register
* codecbase+0x90
* SUNXI_ADC_DAP_HPFC
*/
#define ADAP_HPFC				(0)

/*DAC Debug Register
* codecbase+0x94
* SUNXI_ADC_DAP_LINAC
*/
#define ADAP_LINAC				(0)

/*DAC Debug Register
* codecbase+0x98
* SUNXI_ADC_DAP_RINAC
*/
#define ADAP_RINAC				(0)

/*AC_ADC_DRC_HHPFC : 0x200*/
#define ADC_HHPF_CONF 	0

/*AC_ADC_DRC_LHPFC : 0x204*/
#define ADC_LHPF_CONF 	0


/*DAC Debug Register
* codecbase+0x9c
* SUNXI_ADC_DAP_ORT
*/
#define L_ENERGY_VAL			(10)
#define L_CHANNEL_GAIN			(8)
#define INPUT_SIGNAL_FILT		(5)
#define AGC_OUTPUT_NOISE_STATE	(4)
#define R_ENERGY_VAL			(2)
#define R_CHANNEL_GAIN			(0)

/*analog reg*/
#define ANALOG_FLAG			  	  (0x8000)
#define LINEOUT_PA_GAT			  	  (0x00 + ANALOG_FLAG)
#define LOMIXSC					  (0x01 + ANALOG_FLAG)
#define ROMIXSC					  (0x02 + ANALOG_FLAG)
#define DAC_PA_SRC				  (0x03 + ANALOG_FLAG)
#define LINEIN_GCTR				  (0x05 + ANALOG_FLAG)
#define MIC_GCTR				  (0x06 + ANALOG_FLAG)
#define PAEN_CTR				  (0x07 + ANALOG_FLAG)
#define LINEOUT_VOLC			  	  (0x09 + ANALOG_FLAG)
#define MIC2G_LINEOUT_CTR		  	  (0x0A + ANALOG_FLAG)
#define MIC1G_MICBIAS_CTR		 	  (0x0B + ANALOG_FLAG)
#define LADCMIXSC		  		  (0x0C + ANALOG_FLAG)
#define RADCMIXSC				  (0x0D + ANALOG_FLAG)
#define RES_REG 				  (0x0E + ANALOG_FLAG)
#define ADC_AP_EN				  (0x0F + ANALOG_FLAG)
#define ADDA_APT0				  (0x10 + ANALOG_FLAG)
#define ADDA_APT1				  (0x11 + ANALOG_FLAG)
#define ADDA_APT2				  (0x12 + ANALOG_FLAG)
#define BIAS_DA16_CTR0			  	  (0x13 + ANALOG_FLAG)
#define BIAS_DA16_CTR1			  	  (0x14 + ANALOG_FLAG)
#define DA16CAL					  (0x15 + ANALOG_FLAG)
#define DA16VERIFY				  (0x16 + ANALOG_FLAG)
#define BIASCALI				  (0x17 + ANALOG_FLAG)
#define BIASVERIFY				  (0x18 + ANALOG_FLAG)

/*
*	apb0 base
*	0x00 LINEOUT_PA_GAT
*/
#define PA_CLK_GC		(7)

/*
*	apb0 base
*	0x01 LOMIXSC
*/
#define LMIXMUTEDACR			  (0)
#define LMIXMUTEDACL			  (1)
#define LMIXMUTELINEINL			  (2)
#define LMIXMUTEMIC2BOOST		  (5)
#define LMIXMUTEMIC1BOOST		  (6)

/*
*	apb0 base
*	0x02 ROMIXSC
*/
#define RMIXMUTEDACL			  (0)
#define RMIXMUTEDACR			  (1)
#define RMIXMUTELINEINR			  (2)
#define RMIXMUTEMIC2BOOST		  (5)
#define RMIXMUTEMIC1BOOST		  (6)

/*
*	apb0 base
*	0x03 DAC_PA_SRC
*/
#define DACAREN			(7)
#define DACALEN			(6)
#define RMIXEN			(5)
#define LMIXEN			(4)

/*
*	apb0 base
*	0x05 LINEIN_GCTR
*/
#define LINEING			(4)

/*
*	apb0 base
*	0x06 MIC_GCTR
*/
#define MIC1G			(4)
#define MIC2G			(0)

/*
*	apb0 base
*	0x07 PAEN_CTR
*/
#define LINEOUTEN		 (7)
#define PA_ANTI_POP_CTRL (2)

/*
*	apb0 base
*	0x09 LINEOUT_VOLC
*/
#define LINEOUTVOL		 (3)

/*
*	apb0 base
*	0x0A MIC2G_LINEOUT_CTR
*/
#define MIC2AMPEN		 (7)
#define MIC2BOOST		 (4)
#define LINEOUTL_EN		 (3)
#define LINEOUTR_EN		 (2)
#define LINEOUTL_SS		 (1)
#define LINEOUTR_SS		 (0)

/*
*	apb0 base
*	0x0B MIC1G_MICBIAS_CTR
*/
#define MICBIASEN		 (6)
#define MIC1AMPEN		 (3)
#define MIC1BOOST		 (0)

/*
*	apb0 base
*	0x0C LADCMIXSC
*/
#define LADCMIXMUTEMIC1BOOST	  (6)
#define LADCMIXMUTEMIC2BOOST	  (5)
#define LADCMIXMUTELINEINL		  (2)
#define LADCMIXMUTELOUTPUT		  (1)
#define LADCMIXMUTEROUTPUT		  (0)

/*
*	apb0 base
*	0x0D RADCMIXSC
*/
#define RADCMIXMUTEMIC1BOOST	  (6)
#define RADCMIXMUTEMIC2BOOST	  (5)
#define RADCMIXMUTEPHONEPN		  (4)
#define RADCMIXMUTEPHONEP		  (3)
#define RADCMIXMUTELINEINR		  (2)
#define RADCMIXMUTEROUTPUT		  (1)
#define RADCMIXMUTELOUTPUT		  (0)

/* RES_REG 0x0e */
#define MBIASSEL 		  (4)
#define PA_ANTI_POP 		  (0)
/*
*	apb0 base
*	0x0F ADC_AP_EN
*/
#define ADCREN			 (7)
#define ADCLEN			 (6)
#define ADCG			 (0)

/*
*	apb0 base
*	0x10 ADDA_APT0
*/
#define OPDRV_OPCOM_CUR				(6)
#define OPADC1_BIAS_CUR				(4)
#define OPADC2_BIAS_CUR				(2)
#define OPAAF_BIAS_CUR				(0)

/*
*	apb0 base
*	0x11 ADDA_APT1
*/
#define OPMIC_BIAS_CUR				(6)
#define OPDAC_BIAS_CUR				(2)
#define OPMIX_BIAS_CUR				(0)

/*
*	apb0 base
*	0x12 ADDA_APT2
*/
#define ZERO_CROSS_EN 	  			(7)
#define TIMEOUT_ZERO_CROSS 			(6)
#define PTDBS						(4)
#define PA_SLOPE_SELECT	  			(3)
#define USB_BIAS_CUR				(0)

/*
*	apb0 base
*	0x13 BIAS_DA16_CTR0
*/
#define MMIC_BIAS_CHOP_EN			(7)
#define MMIC_BIAS_CLK_SEL			(5)
#define DITHER						(4)
#define DITHER_CLK_SELECT			(2)
#define BIHE_CTRL					(0)

/*
*	apb0 base
*	0x14 BIAS_DA16_CTR1
*/
#define PA_SPEED_SEL				(7)
#define CURRENT_TEST_SEL			(6)
#define BIAS_DA16_CAL_CLK_SEL		(4)
#define BIAS_CAL_MODE_SEL			(3)
#define BIAS_DA16_CAL_CTRL			(2)
#define BIASCALIVERIFY				(1)
#define DA16CALIVERIFY				(0)

/*
*	apb0 base
*	0x15 DA16CALI
*/
#define DA16CALI_DATA				(0)

/*
*	apb0 base
*	0x17 BIASCALI
*/
#define BIASCALI_DATA				(0)

/*
*	apb0 base
*	0x18 BIASVERIFY
*/
#define BIASVERIFY_DATA				(0)

struct label {
	const char *name;
	int value;
};

#define LABEL(constant) { #constant, constant }
#define LABEL_END { NULL, -1 }

struct spk_gpio_ {
	u32 gpio;
	bool cfg;
};
struct gain_config {
	u32 spkervol;
	u32 maingain;
};

struct codec_hw_config {
	u32 adcagc_cfg:1;
	u32 adcdrc_cfg:1;
	u32 dacdrc_cfg:1;
	u32 adchpf_cfg:1;
	u32 dachpf_cfg:1;
};

struct voltage_supply {
	struct regulator *vcc3v3;
};

struct sunxi_codec {
	void __iomem *codec_dbase;
	void __iomem *codec_abase;
	struct clk *srcclk;
	struct pinctrl *pinctrl;

	struct gain_config gain_config;
	struct codec_hw_config hwconfig;

	struct mutex dac_mutex;
	struct mutex adc_mutex;
	struct snd_soc_codec *codec;
	struct snd_soc_dai_driver dai;
	struct voltage_supply vol_supply;
	struct clk *pllclk;
	struct clk *moduleclk;
	u32 dac_enable;
	u32 adc_enable;
	u32 pa_sleep_time;
	bool spkenable;
};
#endif
