$date
	Tue Apr  4 22:16:22 2023
$end
$version
	Icarus Verilog
$end
$timescale
	100ns
$end
$scope module tb_SR $end
$var wire 2 ! Q [1:0] $end
$var reg 2 " CLR [1:0] $end
$var reg 2 # SET [1:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx #
bx "
bx !
$end
#400
b0 "
b0 #
#450
b0x !
b10 "
#500
b0 !
b11 "
#900
b1 !
b0 "
b1 #
#950
b10 "
#1000
b0 !
b11 "
#1400
b11 !
b0 "
b11 #
#1450
b1 !
b10 "
#1500
b0 !
b11 "
#1900
b10 !
b0 "
b10 #
#1950
b0 !
b10 "
#2000
b11 "
#2400
