\hypertarget{group___r_c_c___m_c_ox___clock___prescaler}{}\doxysection{RCC MCOx Clock Prescaler}
\label{group___r_c_c___m_c_ox___clock___prescaler}\index{RCC MCOx Clock Prescaler@{RCC MCOx Clock Prescaler}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c___m_c_ox___clock___prescaler_ga438d8c3bead4e1ec5dd5757cb0313d53}{RCC\+\_\+\+MCODIV\+\_\+1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8007a9d6ee3fd88912aaf290746ae0e}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___m_c_ox___clock___prescaler_ga6198330847077f4da351915518140bfc}{RCC\+\_\+\+MCODIV\+\_\+2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf7c1280f61d56b4897f9c876987e092}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___m_c_ox___clock___prescaler_gab9dac03733c3c5bd8877ef43bff3d5f4}{RCC\+\_\+\+MCODIV\+\_\+3}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8007a9d6ee3fd88912aaf290746ae0e}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+0}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf7c1280f61d56b4897f9c876987e092}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+1}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___m_c_ox___clock___prescaler_ga1bdc2eb56aaeb53dc3ca5cd72f22d4c8}{RCC\+\_\+\+MCODIV\+\_\+4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11e1d10d1b55e0d88d24212ea2c8ba6e}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+2}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___m_c_ox___clock___prescaler_ga67292dd05ceb8189ec439d4ac4d58b88}{RCC\+\_\+\+MCODIV\+\_\+5}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8007a9d6ee3fd88912aaf290746ae0e}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+0}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11e1d10d1b55e0d88d24212ea2c8ba6e}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+2}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___m_c_ox___clock___prescaler_ga0229b0d7e7444342b5966d4096d61b1b}{RCC\+\_\+\+MCODIV\+\_\+6}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf7c1280f61d56b4897f9c876987e092}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11e1d10d1b55e0d88d24212ea2c8ba6e}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+2}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___m_c_ox___clock___prescaler_gad32c07babb81067c9243e81cc02d6f5d}{RCC\+\_\+\+MCODIV\+\_\+7}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8007a9d6ee3fd88912aaf290746ae0e}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+0}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf7c1280f61d56b4897f9c876987e092}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11e1d10d1b55e0d88d24212ea2c8ba6e}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+2}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___m_c_ox___clock___prescaler_gadb84d9a10db2c49376be8fada619fe08}{RCC\+\_\+\+MCODIV\+\_\+8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8ebcaff127fd7a89e83e450cca28e4d}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+3}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___m_c_ox___clock___prescaler_ga0e12a28a4762fd6d7826a8349b44f0f6}{RCC\+\_\+\+MCODIV\+\_\+9}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8007a9d6ee3fd88912aaf290746ae0e}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+0}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8ebcaff127fd7a89e83e450cca28e4d}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+3}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___m_c_ox___clock___prescaler_ga160aca969815d45c15c0aaa3e84f7a53}{RCC\+\_\+\+MCODIV\+\_\+10}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf7c1280f61d56b4897f9c876987e092}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8ebcaff127fd7a89e83e450cca28e4d}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+3}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___m_c_ox___clock___prescaler_ga18c9fea34a100746a2ad7fc117bc2036}{RCC\+\_\+\+MCODIV\+\_\+11}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8007a9d6ee3fd88912aaf290746ae0e}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+0}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf7c1280f61d56b4897f9c876987e092}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8ebcaff127fd7a89e83e450cca28e4d}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+3}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___m_c_ox___clock___prescaler_ga0e15b47a23cc0f7b31a737736d64bb3f}{RCC\+\_\+\+MCODIV\+\_\+12}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11e1d10d1b55e0d88d24212ea2c8ba6e}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8ebcaff127fd7a89e83e450cca28e4d}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+3}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___m_c_ox___clock___prescaler_ga7b99a9858094aa608be6bfefed3b701e}{RCC\+\_\+\+MCODIV\+\_\+13}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8007a9d6ee3fd88912aaf290746ae0e}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+0}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11e1d10d1b55e0d88d24212ea2c8ba6e}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8ebcaff127fd7a89e83e450cca28e4d}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+3}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___m_c_ox___clock___prescaler_ga539f249e2ac961eb38327b74fceea5d7}{RCC\+\_\+\+MCODIV\+\_\+14}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf7c1280f61d56b4897f9c876987e092}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11e1d10d1b55e0d88d24212ea2c8ba6e}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8ebcaff127fd7a89e83e450cca28e4d}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+3}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___m_c_ox___clock___prescaler_gaecc7121d3dffe60e59e490c809dd8ad0}{RCC\+\_\+\+MCODIV\+\_\+15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23171ca70972a106109a6e0804385ec5}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___r_c_c___m_c_ox___clock___prescaler_ga438d8c3bead4e1ec5dd5757cb0313d53}\label{group___r_c_c___m_c_ox___clock___prescaler_ga438d8c3bead4e1ec5dd5757cb0313d53}} 
\index{RCC MCOx Clock Prescaler@{RCC MCOx Clock Prescaler}!RCC\_MCODIV\_1@{RCC\_MCODIV\_1}}
\index{RCC\_MCODIV\_1@{RCC\_MCODIV\_1}!RCC MCOx Clock Prescaler@{RCC MCOx Clock Prescaler}}
\doxysubsubsection{\texorpdfstring{RCC\_MCODIV\_1}{RCC\_MCODIV\_1}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+MCODIV\+\_\+1~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8007a9d6ee3fd88912aaf290746ae0e}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+0}}}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc_8h_source_l00601}{601}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc.\+h}}.

\mbox{\Hypertarget{group___r_c_c___m_c_ox___clock___prescaler_ga160aca969815d45c15c0aaa3e84f7a53}\label{group___r_c_c___m_c_ox___clock___prescaler_ga160aca969815d45c15c0aaa3e84f7a53}} 
\index{RCC MCOx Clock Prescaler@{RCC MCOx Clock Prescaler}!RCC\_MCODIV\_10@{RCC\_MCODIV\_10}}
\index{RCC\_MCODIV\_10@{RCC\_MCODIV\_10}!RCC MCOx Clock Prescaler@{RCC MCOx Clock Prescaler}}
\doxysubsubsection{\texorpdfstring{RCC\_MCODIV\_10}{RCC\_MCODIV\_10}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+MCODIV\+\_\+10~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf7c1280f61d56b4897f9c876987e092}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8ebcaff127fd7a89e83e450cca28e4d}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+3}})}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc_8h_source_l00610}{610}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc.\+h}}.

\mbox{\Hypertarget{group___r_c_c___m_c_ox___clock___prescaler_ga18c9fea34a100746a2ad7fc117bc2036}\label{group___r_c_c___m_c_ox___clock___prescaler_ga18c9fea34a100746a2ad7fc117bc2036}} 
\index{RCC MCOx Clock Prescaler@{RCC MCOx Clock Prescaler}!RCC\_MCODIV\_11@{RCC\_MCODIV\_11}}
\index{RCC\_MCODIV\_11@{RCC\_MCODIV\_11}!RCC MCOx Clock Prescaler@{RCC MCOx Clock Prescaler}}
\doxysubsubsection{\texorpdfstring{RCC\_MCODIV\_11}{RCC\_MCODIV\_11}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+MCODIV\+\_\+11~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8007a9d6ee3fd88912aaf290746ae0e}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+0}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf7c1280f61d56b4897f9c876987e092}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8ebcaff127fd7a89e83e450cca28e4d}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+3}})}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc_8h_source_l00611}{611}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc.\+h}}.

\mbox{\Hypertarget{group___r_c_c___m_c_ox___clock___prescaler_ga0e15b47a23cc0f7b31a737736d64bb3f}\label{group___r_c_c___m_c_ox___clock___prescaler_ga0e15b47a23cc0f7b31a737736d64bb3f}} 
\index{RCC MCOx Clock Prescaler@{RCC MCOx Clock Prescaler}!RCC\_MCODIV\_12@{RCC\_MCODIV\_12}}
\index{RCC\_MCODIV\_12@{RCC\_MCODIV\_12}!RCC MCOx Clock Prescaler@{RCC MCOx Clock Prescaler}}
\doxysubsubsection{\texorpdfstring{RCC\_MCODIV\_12}{RCC\_MCODIV\_12}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+MCODIV\+\_\+12~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11e1d10d1b55e0d88d24212ea2c8ba6e}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8ebcaff127fd7a89e83e450cca28e4d}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+3}})}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc_8h_source_l00612}{612}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc.\+h}}.

\mbox{\Hypertarget{group___r_c_c___m_c_ox___clock___prescaler_ga7b99a9858094aa608be6bfefed3b701e}\label{group___r_c_c___m_c_ox___clock___prescaler_ga7b99a9858094aa608be6bfefed3b701e}} 
\index{RCC MCOx Clock Prescaler@{RCC MCOx Clock Prescaler}!RCC\_MCODIV\_13@{RCC\_MCODIV\_13}}
\index{RCC\_MCODIV\_13@{RCC\_MCODIV\_13}!RCC MCOx Clock Prescaler@{RCC MCOx Clock Prescaler}}
\doxysubsubsection{\texorpdfstring{RCC\_MCODIV\_13}{RCC\_MCODIV\_13}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+MCODIV\+\_\+13~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8007a9d6ee3fd88912aaf290746ae0e}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+0}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11e1d10d1b55e0d88d24212ea2c8ba6e}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8ebcaff127fd7a89e83e450cca28e4d}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+3}})}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc_8h_source_l00613}{613}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc.\+h}}.

\mbox{\Hypertarget{group___r_c_c___m_c_ox___clock___prescaler_ga539f249e2ac961eb38327b74fceea5d7}\label{group___r_c_c___m_c_ox___clock___prescaler_ga539f249e2ac961eb38327b74fceea5d7}} 
\index{RCC MCOx Clock Prescaler@{RCC MCOx Clock Prescaler}!RCC\_MCODIV\_14@{RCC\_MCODIV\_14}}
\index{RCC\_MCODIV\_14@{RCC\_MCODIV\_14}!RCC MCOx Clock Prescaler@{RCC MCOx Clock Prescaler}}
\doxysubsubsection{\texorpdfstring{RCC\_MCODIV\_14}{RCC\_MCODIV\_14}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+MCODIV\+\_\+14~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf7c1280f61d56b4897f9c876987e092}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11e1d10d1b55e0d88d24212ea2c8ba6e}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8ebcaff127fd7a89e83e450cca28e4d}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+3}})}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc_8h_source_l00614}{614}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc.\+h}}.

\mbox{\Hypertarget{group___r_c_c___m_c_ox___clock___prescaler_gaecc7121d3dffe60e59e490c809dd8ad0}\label{group___r_c_c___m_c_ox___clock___prescaler_gaecc7121d3dffe60e59e490c809dd8ad0}} 
\index{RCC MCOx Clock Prescaler@{RCC MCOx Clock Prescaler}!RCC\_MCODIV\_15@{RCC\_MCODIV\_15}}
\index{RCC\_MCODIV\_15@{RCC\_MCODIV\_15}!RCC MCOx Clock Prescaler@{RCC MCOx Clock Prescaler}}
\doxysubsubsection{\texorpdfstring{RCC\_MCODIV\_15}{RCC\_MCODIV\_15}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+MCODIV\+\_\+15~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23171ca70972a106109a6e0804385ec5}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE}}}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc_8h_source_l00615}{615}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc.\+h}}.

\mbox{\Hypertarget{group___r_c_c___m_c_ox___clock___prescaler_ga6198330847077f4da351915518140bfc}\label{group___r_c_c___m_c_ox___clock___prescaler_ga6198330847077f4da351915518140bfc}} 
\index{RCC MCOx Clock Prescaler@{RCC MCOx Clock Prescaler}!RCC\_MCODIV\_2@{RCC\_MCODIV\_2}}
\index{RCC\_MCODIV\_2@{RCC\_MCODIV\_2}!RCC MCOx Clock Prescaler@{RCC MCOx Clock Prescaler}}
\doxysubsubsection{\texorpdfstring{RCC\_MCODIV\_2}{RCC\_MCODIV\_2}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+MCODIV\+\_\+2~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf7c1280f61d56b4897f9c876987e092}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+1}}}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc_8h_source_l00602}{602}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc.\+h}}.

\mbox{\Hypertarget{group___r_c_c___m_c_ox___clock___prescaler_gab9dac03733c3c5bd8877ef43bff3d5f4}\label{group___r_c_c___m_c_ox___clock___prescaler_gab9dac03733c3c5bd8877ef43bff3d5f4}} 
\index{RCC MCOx Clock Prescaler@{RCC MCOx Clock Prescaler}!RCC\_MCODIV\_3@{RCC\_MCODIV\_3}}
\index{RCC\_MCODIV\_3@{RCC\_MCODIV\_3}!RCC MCOx Clock Prescaler@{RCC MCOx Clock Prescaler}}
\doxysubsubsection{\texorpdfstring{RCC\_MCODIV\_3}{RCC\_MCODIV\_3}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+MCODIV\+\_\+3~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8007a9d6ee3fd88912aaf290746ae0e}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+0}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf7c1280f61d56b4897f9c876987e092}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+1}})}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc_8h_source_l00603}{603}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc.\+h}}.

\mbox{\Hypertarget{group___r_c_c___m_c_ox___clock___prescaler_ga1bdc2eb56aaeb53dc3ca5cd72f22d4c8}\label{group___r_c_c___m_c_ox___clock___prescaler_ga1bdc2eb56aaeb53dc3ca5cd72f22d4c8}} 
\index{RCC MCOx Clock Prescaler@{RCC MCOx Clock Prescaler}!RCC\_MCODIV\_4@{RCC\_MCODIV\_4}}
\index{RCC\_MCODIV\_4@{RCC\_MCODIV\_4}!RCC MCOx Clock Prescaler@{RCC MCOx Clock Prescaler}}
\doxysubsubsection{\texorpdfstring{RCC\_MCODIV\_4}{RCC\_MCODIV\_4}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+MCODIV\+\_\+4~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11e1d10d1b55e0d88d24212ea2c8ba6e}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+2}}}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc_8h_source_l00604}{604}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc.\+h}}.

\mbox{\Hypertarget{group___r_c_c___m_c_ox___clock___prescaler_ga67292dd05ceb8189ec439d4ac4d58b88}\label{group___r_c_c___m_c_ox___clock___prescaler_ga67292dd05ceb8189ec439d4ac4d58b88}} 
\index{RCC MCOx Clock Prescaler@{RCC MCOx Clock Prescaler}!RCC\_MCODIV\_5@{RCC\_MCODIV\_5}}
\index{RCC\_MCODIV\_5@{RCC\_MCODIV\_5}!RCC MCOx Clock Prescaler@{RCC MCOx Clock Prescaler}}
\doxysubsubsection{\texorpdfstring{RCC\_MCODIV\_5}{RCC\_MCODIV\_5}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+MCODIV\+\_\+5~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8007a9d6ee3fd88912aaf290746ae0e}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+0}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11e1d10d1b55e0d88d24212ea2c8ba6e}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+2}})}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc_8h_source_l00605}{605}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc.\+h}}.

\mbox{\Hypertarget{group___r_c_c___m_c_ox___clock___prescaler_ga0229b0d7e7444342b5966d4096d61b1b}\label{group___r_c_c___m_c_ox___clock___prescaler_ga0229b0d7e7444342b5966d4096d61b1b}} 
\index{RCC MCOx Clock Prescaler@{RCC MCOx Clock Prescaler}!RCC\_MCODIV\_6@{RCC\_MCODIV\_6}}
\index{RCC\_MCODIV\_6@{RCC\_MCODIV\_6}!RCC MCOx Clock Prescaler@{RCC MCOx Clock Prescaler}}
\doxysubsubsection{\texorpdfstring{RCC\_MCODIV\_6}{RCC\_MCODIV\_6}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+MCODIV\+\_\+6~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf7c1280f61d56b4897f9c876987e092}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11e1d10d1b55e0d88d24212ea2c8ba6e}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+2}})}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc_8h_source_l00606}{606}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc.\+h}}.

\mbox{\Hypertarget{group___r_c_c___m_c_ox___clock___prescaler_gad32c07babb81067c9243e81cc02d6f5d}\label{group___r_c_c___m_c_ox___clock___prescaler_gad32c07babb81067c9243e81cc02d6f5d}} 
\index{RCC MCOx Clock Prescaler@{RCC MCOx Clock Prescaler}!RCC\_MCODIV\_7@{RCC\_MCODIV\_7}}
\index{RCC\_MCODIV\_7@{RCC\_MCODIV\_7}!RCC MCOx Clock Prescaler@{RCC MCOx Clock Prescaler}}
\doxysubsubsection{\texorpdfstring{RCC\_MCODIV\_7}{RCC\_MCODIV\_7}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+MCODIV\+\_\+7~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8007a9d6ee3fd88912aaf290746ae0e}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+0}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf7c1280f61d56b4897f9c876987e092}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11e1d10d1b55e0d88d24212ea2c8ba6e}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+2}})}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc_8h_source_l00607}{607}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc.\+h}}.

\mbox{\Hypertarget{group___r_c_c___m_c_ox___clock___prescaler_gadb84d9a10db2c49376be8fada619fe08}\label{group___r_c_c___m_c_ox___clock___prescaler_gadb84d9a10db2c49376be8fada619fe08}} 
\index{RCC MCOx Clock Prescaler@{RCC MCOx Clock Prescaler}!RCC\_MCODIV\_8@{RCC\_MCODIV\_8}}
\index{RCC\_MCODIV\_8@{RCC\_MCODIV\_8}!RCC MCOx Clock Prescaler@{RCC MCOx Clock Prescaler}}
\doxysubsubsection{\texorpdfstring{RCC\_MCODIV\_8}{RCC\_MCODIV\_8}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+MCODIV\+\_\+8~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8ebcaff127fd7a89e83e450cca28e4d}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+3}}}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc_8h_source_l00608}{608}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc.\+h}}.

\mbox{\Hypertarget{group___r_c_c___m_c_ox___clock___prescaler_ga0e12a28a4762fd6d7826a8349b44f0f6}\label{group___r_c_c___m_c_ox___clock___prescaler_ga0e12a28a4762fd6d7826a8349b44f0f6}} 
\index{RCC MCOx Clock Prescaler@{RCC MCOx Clock Prescaler}!RCC\_MCODIV\_9@{RCC\_MCODIV\_9}}
\index{RCC\_MCODIV\_9@{RCC\_MCODIV\_9}!RCC MCOx Clock Prescaler@{RCC MCOx Clock Prescaler}}
\doxysubsubsection{\texorpdfstring{RCC\_MCODIV\_9}{RCC\_MCODIV\_9}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+MCODIV\+\_\+9~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8007a9d6ee3fd88912aaf290746ae0e}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+0}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8ebcaff127fd7a89e83e450cca28e4d}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+3}})}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc_8h_source_l00609}{609}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc.\+h}}.

