{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1720770651983 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1720770651984 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 12 03:50:51 2024 " "Processing started: Fri Jul 12 03:50:51 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1720770651984 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720770651984 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MTran_Lab7_VHDL_MagnitudeComparator -c MTran_Lab7_VHDL_MagnitudeComparator " "Command: quartus_map --read_settings_files=on --write_settings_files=off MTran_Lab7_VHDL_MagnitudeComparator -c MTran_Lab7_VHDL_MagnitudeComparator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720770651984 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1720770653171 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1720770653171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtran_lab7_vhdl_timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mtran_lab7_vhdl_timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MTran_Lab7_VHDL_Timer-RTL " "Found design unit 1: MTran_Lab7_VHDL_Timer-RTL" {  } { { "MTran_Lab7_VHDL_Timer.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_Timer.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720770685891 ""} { "Info" "ISGN_ENTITY_NAME" "1 MTran_Lab7_VHDL_Timer " "Found entity 1: MTran_Lab7_VHDL_Timer" {  } { { "MTran_Lab7_VHDL_Timer.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_Timer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720770685891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720770685891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtran_lab7_vhdl_magnitudecomparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mtran_lab7_vhdl_magnitudecomparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MTran_Lab7_VHDL_MagnitudeComparator-Behavioral " "Found design unit 1: MTran_Lab7_VHDL_MagnitudeComparator-Behavioral" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720770685897 ""} { "Info" "ISGN_ENTITY_NAME" "1 MTran_Lab7_VHDL_MagnitudeComparator " "Found entity 1: MTran_Lab7_VHDL_MagnitudeComparator" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720770685897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720770685897 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MTran_Lab7_VHDL_MagnitudeComparator " "Elaborating entity \"MTran_Lab7_VHDL_MagnitudeComparator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1720770686023 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mode MTran_Lab7_VHDL_MagnitudeComparator.vhd(89) " "VHDL Process Statement warning at MTran_Lab7_VHDL_MagnitudeComparator.vhd(89): signal \"mode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720770686036 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "intA MTran_Lab7_VHDL_MagnitudeComparator.vhd(103) " "VHDL Process Statement warning at MTran_Lab7_VHDL_MagnitudeComparator.vhd(103): signal \"intA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720770686036 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "intA MTran_Lab7_VHDL_MagnitudeComparator.vhd(104) " "VHDL Process Statement warning at MTran_Lab7_VHDL_MagnitudeComparator.vhd(104): signal \"intA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720770686040 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "intB MTran_Lab7_VHDL_MagnitudeComparator.vhd(107) " "VHDL Process Statement warning at MTran_Lab7_VHDL_MagnitudeComparator.vhd(107): signal \"intB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720770686041 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "intB MTran_Lab7_VHDL_MagnitudeComparator.vhd(108) " "VHDL Process Statement warning at MTran_Lab7_VHDL_MagnitudeComparator.vhd(108): signal \"intB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720770686042 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "intA MTran_Lab7_VHDL_MagnitudeComparator.vhd(111) " "VHDL Process Statement warning at MTran_Lab7_VHDL_MagnitudeComparator.vhd(111): signal \"intA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720770686042 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "intB MTran_Lab7_VHDL_MagnitudeComparator.vhd(111) " "VHDL Process Statement warning at MTran_Lab7_VHDL_MagnitudeComparator.vhd(111): signal \"intB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720770686043 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "intA MTran_Lab7_VHDL_MagnitudeComparator.vhd(114) " "VHDL Process Statement warning at MTran_Lab7_VHDL_MagnitudeComparator.vhd(114): signal \"intA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720770686043 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "intB MTran_Lab7_VHDL_MagnitudeComparator.vhd(114) " "VHDL Process Statement warning at MTran_Lab7_VHDL_MagnitudeComparator.vhd(114): signal \"intB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720770686043 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "intA MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "VHDL Process Statement warning at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87): inferring latch(es) for signal or variable \"intA\", which holds its previous value in one or more paths through the process" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1720770686050 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "intB MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "VHDL Process Statement warning at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87): inferring latch(es) for signal or variable \"intB\", which holds its previous value in one or more paths through the process" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1720770686050 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intB\[0\] MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "Inferred latch for \"intB\[0\]\" at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87)" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720770686059 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intB\[1\] MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "Inferred latch for \"intB\[1\]\" at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87)" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720770686060 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intB\[2\] MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "Inferred latch for \"intB\[2\]\" at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87)" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720770686060 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intB\[3\] MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "Inferred latch for \"intB\[3\]\" at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87)" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720770686060 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intB\[4\] MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "Inferred latch for \"intB\[4\]\" at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87)" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720770686060 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intB\[5\] MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "Inferred latch for \"intB\[5\]\" at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87)" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720770686061 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intB\[6\] MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "Inferred latch for \"intB\[6\]\" at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87)" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720770686061 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intB\[7\] MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "Inferred latch for \"intB\[7\]\" at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87)" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720770686061 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intB\[8\] MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "Inferred latch for \"intB\[8\]\" at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87)" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720770686062 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intB\[9\] MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "Inferred latch for \"intB\[9\]\" at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87)" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720770686062 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intB\[10\] MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "Inferred latch for \"intB\[10\]\" at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87)" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720770686062 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intB\[11\] MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "Inferred latch for \"intB\[11\]\" at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87)" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720770686062 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intB\[12\] MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "Inferred latch for \"intB\[12\]\" at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87)" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720770686063 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intB\[13\] MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "Inferred latch for \"intB\[13\]\" at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87)" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720770686063 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intB\[14\] MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "Inferred latch for \"intB\[14\]\" at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87)" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720770686063 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intB\[15\] MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "Inferred latch for \"intB\[15\]\" at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87)" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720770686063 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intB\[16\] MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "Inferred latch for \"intB\[16\]\" at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87)" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720770686064 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intB\[17\] MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "Inferred latch for \"intB\[17\]\" at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87)" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720770686064 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intB\[18\] MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "Inferred latch for \"intB\[18\]\" at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87)" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720770686064 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intB\[19\] MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "Inferred latch for \"intB\[19\]\" at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87)" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720770686064 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intB\[20\] MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "Inferred latch for \"intB\[20\]\" at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87)" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720770686065 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intB\[21\] MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "Inferred latch for \"intB\[21\]\" at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87)" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720770686065 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intB\[22\] MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "Inferred latch for \"intB\[22\]\" at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87)" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720770686065 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intB\[23\] MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "Inferred latch for \"intB\[23\]\" at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87)" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720770686065 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intB\[24\] MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "Inferred latch for \"intB\[24\]\" at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87)" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720770686065 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intB\[25\] MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "Inferred latch for \"intB\[25\]\" at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87)" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720770686065 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intB\[26\] MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "Inferred latch for \"intB\[26\]\" at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87)" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720770686066 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intB\[27\] MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "Inferred latch for \"intB\[27\]\" at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87)" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720770686066 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intB\[28\] MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "Inferred latch for \"intB\[28\]\" at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87)" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720770686066 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intB\[29\] MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "Inferred latch for \"intB\[29\]\" at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87)" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720770686066 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intB\[30\] MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "Inferred latch for \"intB\[30\]\" at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87)" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720770686066 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intB\[31\] MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "Inferred latch for \"intB\[31\]\" at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87)" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720770686067 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intA\[0\] MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "Inferred latch for \"intA\[0\]\" at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87)" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720770686067 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intA\[1\] MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "Inferred latch for \"intA\[1\]\" at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87)" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720770686067 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intA\[2\] MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "Inferred latch for \"intA\[2\]\" at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87)" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720770686067 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intA\[3\] MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "Inferred latch for \"intA\[3\]\" at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87)" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720770686067 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intA\[4\] MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "Inferred latch for \"intA\[4\]\" at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87)" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720770686067 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intA\[5\] MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "Inferred latch for \"intA\[5\]\" at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87)" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720770686068 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intA\[6\] MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "Inferred latch for \"intA\[6\]\" at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87)" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720770686068 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intA\[7\] MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "Inferred latch for \"intA\[7\]\" at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87)" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720770686068 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intA\[8\] MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "Inferred latch for \"intA\[8\]\" at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87)" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720770686068 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intA\[9\] MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "Inferred latch for \"intA\[9\]\" at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87)" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720770686068 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intA\[10\] MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "Inferred latch for \"intA\[10\]\" at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87)" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720770686069 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intA\[11\] MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "Inferred latch for \"intA\[11\]\" at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87)" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720770686069 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intA\[12\] MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "Inferred latch for \"intA\[12\]\" at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87)" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720770686069 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intA\[13\] MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "Inferred latch for \"intA\[13\]\" at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87)" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720770686070 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intA\[14\] MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "Inferred latch for \"intA\[14\]\" at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87)" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720770686070 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intA\[15\] MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "Inferred latch for \"intA\[15\]\" at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87)" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720770686070 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intA\[16\] MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "Inferred latch for \"intA\[16\]\" at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87)" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720770686070 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intA\[17\] MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "Inferred latch for \"intA\[17\]\" at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87)" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720770686070 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intA\[18\] MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "Inferred latch for \"intA\[18\]\" at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87)" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720770686071 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intA\[19\] MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "Inferred latch for \"intA\[19\]\" at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87)" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720770686071 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intA\[20\] MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "Inferred latch for \"intA\[20\]\" at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87)" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720770686071 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intA\[21\] MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "Inferred latch for \"intA\[21\]\" at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87)" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720770686072 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intA\[22\] MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "Inferred latch for \"intA\[22\]\" at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87)" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720770686072 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intA\[23\] MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "Inferred latch for \"intA\[23\]\" at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87)" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720770686072 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intA\[24\] MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "Inferred latch for \"intA\[24\]\" at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87)" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720770686072 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intA\[25\] MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "Inferred latch for \"intA\[25\]\" at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87)" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720770686073 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intA\[26\] MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "Inferred latch for \"intA\[26\]\" at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87)" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720770686073 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intA\[27\] MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "Inferred latch for \"intA\[27\]\" at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87)" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720770686073 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intA\[28\] MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "Inferred latch for \"intA\[28\]\" at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87)" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720770686073 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intA\[29\] MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "Inferred latch for \"intA\[29\]\" at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87)" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720770686074 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intA\[30\] MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "Inferred latch for \"intA\[30\]\" at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87)" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720770686074 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intA\[31\] MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "Inferred latch for \"intA\[31\]\" at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87)" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720770686074 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTran_Lab7_VHDL_Timer MTran_Lab7_VHDL_Timer:module_timer " "Elaborating entity \"MTran_Lab7_VHDL_Timer\" for hierarchy \"MTran_Lab7_VHDL_Timer:module_timer\"" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "module_timer" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720770686175 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "10 " "Inferred 10 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "Mod0" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 103 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1720770687508 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod2\"" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "Mod2" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 126 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1720770687508 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "Div0" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 104 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1720770687508 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div2\"" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "Div2" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 127 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1720770687508 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod3\"" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "Mod3" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 130 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1720770687508 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div3\"" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "Div3" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 131 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1720770687508 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "Mod1" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 107 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1720770687508 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod4\"" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "Mod4" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 134 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1720770687508 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "Div1" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 108 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1720770687508 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div4\"" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "Div4" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 135 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1720770687508 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1720770687508 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 103 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720770687627 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720770687628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720770687628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720770687628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720770687628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720770687628 ""}  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 103 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1720770687628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_uio.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_uio.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_uio " "Found entity 1: lpm_divide_uio" {  } { { "db/lpm_divide_uio.tdf" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/db/lpm_divide_uio.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720770687736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720770687736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/db/abs_divider_4dg.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720770687771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720770687771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o2f " "Found entity 1: alt_u_div_o2f" {  } { { "db/alt_u_div_o2f.tdf" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/db/alt_u_div_o2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720770687935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720770687935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_4p9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_4p9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_4p9 " "Found entity 1: lpm_abs_4p9" {  } { { "db/lpm_abs_4p9.tdf" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/db/lpm_abs_4p9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720770688021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720770688021 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod2 " "Elaborated megafunction instantiation \"lpm_divide:Mod2\"" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 126 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720770688051 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod2 " "Instantiated megafunction \"lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720770688051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720770688051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720770688051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720770688051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720770688051 ""}  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 126 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1720770688051 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 104 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720770688079 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720770688080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720770688080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720770688080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720770688080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720770688080 ""}  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 104 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1720770688080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_bpo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_bpo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_bpo " "Found entity 1: lpm_divide_bpo" {  } { { "db/lpm_divide_bpo.tdf" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/db/lpm_divide_bpo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720770688206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720770688206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_kbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_kbg " "Found entity 1: abs_divider_kbg" {  } { { "db/abs_divider_kbg.tdf" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/db/abs_divider_kbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720770688275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720770688275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ove.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ove.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ove " "Found entity 1: alt_u_div_ove" {  } { { "db/alt_u_div_ove.tdf" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/db/alt_u_div_ove.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720770688392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720770688392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_kn9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_kn9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_kn9 " "Found entity 1: lpm_abs_kn9" {  } { { "db/lpm_abs_kn9.tdf" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/db/lpm_abs_kn9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720770688452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720770688452 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div2 " "Elaborated megafunction instantiation \"lpm_divide:Div2\"" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 127 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720770688473 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div2 " "Instantiated megafunction \"lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720770688474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720770688474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720770688474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720770688474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720770688474 ""}  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 127 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1720770688474 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1720770705850 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1720770712232 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1720770713656 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720770713656 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6671 " "Implemented 6671 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1720770714551 ""} { "Info" "ICUT_CUT_TM_OPINS" "45 " "Implemented 45 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1720770714551 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6616 " "Implemented 6616 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1720770714551 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1720770714551 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4986 " "Peak virtual memory: 4986 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1720770714632 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 12 03:51:54 2024 " "Processing ended: Fri Jul 12 03:51:54 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1720770714632 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:03 " "Elapsed time: 00:01:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1720770714632 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1720770714632 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1720770714632 ""}
