# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Signal Generator.gen/sources_1/ip/dsp_macro_0/sim/dsp_macro_0.vhd" \
"../../../../Signal Generator.gen/sources_1/ip/c_accum_1/sim/c_accum_1.vhd" \
"../../../../Signal Generator.gen/sources_1/ip/c_accum_0/sim/c_accum_0.vhd" \
"../../../../Signal Generator.srcs/sources_1/new/Phase Accumulator.vhd" \
"../../../../Signal Generator.srcs/sources_1/new/phase_accumulator_2.vhd" \
"../../../../Signal Generator.srcs/sources_1/new/phase_for_Diego.vhd" \
"../../../../Signal Generator.srcs/sources_1/new/testDDS.vhd" \

# Do not sort compile order
nosort
