Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Feb  3 13:31:27 2020
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file TEST_wrapper_timing_summary_routed.rpt -pb TEST_wrapper_timing_summary_routed.pb -rpx TEST_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : TEST_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.715       -2.695                     13                 5729        0.036        0.000                      0                 5729       -0.905       -5.075                      11                  2986  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                          ------------         ----------      --------------
TEST_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_TEST_clk_wiz_0_0    {0.000 0.625}        1.250           800.000         
  clk_out2_TEST_clk_wiz_0_0    {0.000 2.500}        5.000           200.000         
  clkfbout_TEST_clk_wiz_0_0    {0.000 5.000}        10.000          100.000         
clk_fpga_0                     {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
TEST_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_TEST_clk_wiz_0_0                                                                                                                                                     -0.905       -5.075                      11                    12  
  clk_out2_TEST_clk_wiz_0_0          0.307        0.000                      0                 1385        0.050        0.000                      0                 1385        2.000        0.000                       0                   500  
  clkfbout_TEST_clk_wiz_0_0                                                                                                                                                      7.845        0.000                       0                     3  
clk_fpga_0                           2.437        0.000                      0                 4198        0.036        0.000                      0                 4198        4.020        0.000                       0                  2470  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                 To Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                 --------                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0                 clk_out2_TEST_clk_wiz_0_0       -1.715       -2.695                     13                  610        0.092        0.000                      0                  610  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  TEST_i/clk_wiz_0/inst/clk_in1
  To Clock:  TEST_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         TEST_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { TEST_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_TEST_clk_wiz_0_0
  To Clock:  clk_out1_TEST_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :           11  Failing Endpoints,  Worst Slack       -0.905ns,  Total Violation       -5.075ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_TEST_clk_wiz_0_0
Waveform(ns):       { 0.000 0.625 }
Period(ns):         1.250
Sources:            { TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         1.250       -0.905     BUFGCTRL_X0Y1    TEST_i/clk_wiz_0/inst/clkout1_buf/I
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         1.250       -0.417     ILOGIC_X1Y66     TEST_i/selectio_wiz_0/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         1.250       -0.417     ILOGIC_X1Y66     TEST_i/selectio_wiz_0/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         1.250       -0.417     ILOGIC_X1Y84     TEST_i/selectio_wiz_1/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         1.250       -0.417     ILOGIC_X1Y84     TEST_i/selectio_wiz_1/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         1.250       -0.417     ILOGIC_X1Y83     TEST_i/selectio_wiz_2/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         1.250       -0.417     ILOGIC_X1Y83     TEST_i/selectio_wiz_2/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         1.250       -0.417     ILOGIC_X1Y98     TEST_i/selectio_wiz_3/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         1.250       -0.417     ILOGIC_X1Y98     TEST_i/selectio_wiz_3/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         1.250       -0.417     ILOGIC_X1Y97     TEST_i/selectio_wiz_4/inst/pins[0].iserdese2_master/CLK
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       1.250       212.110    MMCME2_ADV_X1Y0  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_TEST_clk_wiz_0_0
  To Clock:  clk_out2_TEST_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.307ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.307ns  (required time - arrival time)
  Source:                 TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/uctr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pT3_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_TEST_clk_wiz_0_0 rise@5.000ns - clk_out2_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.519ns  (logic 2.417ns (53.479%)  route 2.102ns (46.521%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.602ns = ( 6.602 - 5.000 ) 
    Source Clock Delay      (SCD):    1.770ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2471, routed)        1.806     1.806    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=498, routed)         1.767     1.770    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/MCLK
    SLICE_X96Y75         FDRE                                         r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/uctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y75         FDRE (Prop_fdre_C_Q)         0.518     2.288 f  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/uctr_reg[2]/Q
                         net (fo=5, routed)           0.618     2.906    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/uctr[2]
    SLICE_X98Y75         LUT1 (Prop_lut1_I0_O)        0.124     3.030 r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/i__carry_i_3/O
                         net (fo=1, routed)           0.000     3.030    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/i__carry_i_3_n_0
    SLICE_X98Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.563 r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/minusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.563    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/minusOp_inferred__0/i__carry_n_0
    SLICE_X98Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.680 r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/minusOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.680    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/minusOp_inferred__0/i__carry__0_n_0
    SLICE_X98Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.797 r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/minusOp_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.797    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/minusOp_inferred__0/i__carry__1_n_0
    SLICE_X98Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.914 r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/minusOp_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.914    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/minusOp_inferred__0/i__carry__2_n_0
    SLICE_X98Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.031 r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/minusOp_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.031    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/minusOp_inferred__0/i__carry__3_n_0
    SLICE_X98Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.148 r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/minusOp_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.148    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/minusOp_inferred__0/i__carry__4_n_0
    SLICE_X98Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.265 r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/minusOp_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.265    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/minusOp_inferred__0/i__carry__5_n_0
    SLICE_X98Y82         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.504 r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/minusOp_inferred__0/i__carry__6/O[2]
                         net (fo=1, routed)           0.454     4.959    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/minusOp_inferred__0/i__carry__6_n_5
    SLICE_X99Y81         LUT3 (Prop_lut3_I2_O)        0.301     5.260 r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pT1[31]_i_2/O
                         net (fo=4, routed)           1.030     6.289    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pT4[31]
    SLICE_X101Y71        FDRE                                         r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pT3_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2471, routed)        1.612     6.612    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     3.187 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     4.912    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.003 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=498, routed)         1.599     6.602    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/MCLK
    SLICE_X101Y71        FDRE                                         r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pT3_reg[31]/C
                         clock pessimism              0.114     6.716    
                         clock uncertainty           -0.072     6.644    
    SLICE_X101Y71        FDRE (Setup_fdre_C_D)       -0.047     6.597    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pT3_reg[31]
  -------------------------------------------------------------------
                         required time                          6.597    
                         arrival time                          -6.289    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.333ns  (required time - arrival time)
  Source:                 TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pddr1_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pT1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_TEST_clk_wiz_0_0 rise@5.000ns - clk_out2_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.280ns  (logic 0.890ns (20.793%)  route 3.390ns (79.207%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.603ns = ( 6.603 - 5.000 ) 
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2471, routed)        1.806     1.806    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=498, routed)         1.859     1.862    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/MCLK
    SLICE_X108Y84        FDSE                                         r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pddr1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y84        FDSE (Prop_fdse_C_Q)         0.518     2.380 r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pddr1_reg[2]/Q
                         net (fo=5, routed)           1.304     3.684    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/p_0_in92_in
    SLICE_X102Y79        LUT6 (Prop_lut6_I2_O)        0.124     3.808 r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/status[0]_i_4/O
                         net (fo=2, routed)           0.631     4.439    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/status[0]_i_4_n_0
    SLICE_X103Y79        LUT6 (Prop_lut6_I1_O)        0.124     4.563 f  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/status[0]_i_2/O
                         net (fo=6, routed)           0.498     5.061    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/status[0]_i_2_n_0
    SLICE_X101Y77        LUT2 (Prop_lut2_I1_O)        0.124     5.185 r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pT1[31]_i_1/O
                         net (fo=32, routed)          0.957     6.142    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pD1_1
    SLICE_X96Y69         FDRE                                         r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pT1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2471, routed)        1.612     6.612    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     3.187 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     4.912    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.003 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=498, routed)         1.600     6.603    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/MCLK
    SLICE_X96Y69         FDRE                                         r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pT1_reg[0]/C
                         clock pessimism              0.114     6.717    
                         clock uncertainty           -0.072     6.645    
    SLICE_X96Y69         FDRE (Setup_fdre_C_CE)      -0.169     6.476    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pT1_reg[0]
  -------------------------------------------------------------------
                         required time                          6.476    
                         arrival time                          -6.142    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.333ns  (required time - arrival time)
  Source:                 TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pddr1_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pT1_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_TEST_clk_wiz_0_0 rise@5.000ns - clk_out2_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.280ns  (logic 0.890ns (20.793%)  route 3.390ns (79.207%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.603ns = ( 6.603 - 5.000 ) 
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2471, routed)        1.806     1.806    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=498, routed)         1.859     1.862    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/MCLK
    SLICE_X108Y84        FDSE                                         r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pddr1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y84        FDSE (Prop_fdse_C_Q)         0.518     2.380 r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pddr1_reg[2]/Q
                         net (fo=5, routed)           1.304     3.684    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/p_0_in92_in
    SLICE_X102Y79        LUT6 (Prop_lut6_I2_O)        0.124     3.808 r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/status[0]_i_4/O
                         net (fo=2, routed)           0.631     4.439    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/status[0]_i_4_n_0
    SLICE_X103Y79        LUT6 (Prop_lut6_I1_O)        0.124     4.563 f  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/status[0]_i_2/O
                         net (fo=6, routed)           0.498     5.061    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/status[0]_i_2_n_0
    SLICE_X101Y77        LUT2 (Prop_lut2_I1_O)        0.124     5.185 r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pT1[31]_i_1/O
                         net (fo=32, routed)          0.957     6.142    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pD1_1
    SLICE_X96Y69         FDRE                                         r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pT1_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2471, routed)        1.612     6.612    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     3.187 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     4.912    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.003 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=498, routed)         1.600     6.603    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/MCLK
    SLICE_X96Y69         FDRE                                         r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pT1_reg[12]/C
                         clock pessimism              0.114     6.717    
                         clock uncertainty           -0.072     6.645    
    SLICE_X96Y69         FDRE (Setup_fdre_C_CE)      -0.169     6.476    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pT1_reg[12]
  -------------------------------------------------------------------
                         required time                          6.476    
                         arrival time                          -6.142    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.333ns  (required time - arrival time)
  Source:                 TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pddr1_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pT1_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_TEST_clk_wiz_0_0 rise@5.000ns - clk_out2_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.280ns  (logic 0.890ns (20.793%)  route 3.390ns (79.207%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.603ns = ( 6.603 - 5.000 ) 
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2471, routed)        1.806     1.806    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=498, routed)         1.859     1.862    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/MCLK
    SLICE_X108Y84        FDSE                                         r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pddr1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y84        FDSE (Prop_fdse_C_Q)         0.518     2.380 r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pddr1_reg[2]/Q
                         net (fo=5, routed)           1.304     3.684    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/p_0_in92_in
    SLICE_X102Y79        LUT6 (Prop_lut6_I2_O)        0.124     3.808 r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/status[0]_i_4/O
                         net (fo=2, routed)           0.631     4.439    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/status[0]_i_4_n_0
    SLICE_X103Y79        LUT6 (Prop_lut6_I1_O)        0.124     4.563 f  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/status[0]_i_2/O
                         net (fo=6, routed)           0.498     5.061    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/status[0]_i_2_n_0
    SLICE_X101Y77        LUT2 (Prop_lut2_I1_O)        0.124     5.185 r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pT1[31]_i_1/O
                         net (fo=32, routed)          0.957     6.142    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pD1_1
    SLICE_X96Y69         FDRE                                         r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pT1_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2471, routed)        1.612     6.612    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     3.187 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     4.912    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.003 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=498, routed)         1.600     6.603    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/MCLK
    SLICE_X96Y69         FDRE                                         r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pT1_reg[15]/C
                         clock pessimism              0.114     6.717    
                         clock uncertainty           -0.072     6.645    
    SLICE_X96Y69         FDRE (Setup_fdre_C_CE)      -0.169     6.476    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pT1_reg[15]
  -------------------------------------------------------------------
                         required time                          6.476    
                         arrival time                          -6.142    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.333ns  (required time - arrival time)
  Source:                 TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pddr1_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pT1_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_TEST_clk_wiz_0_0 rise@5.000ns - clk_out2_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.280ns  (logic 0.890ns (20.793%)  route 3.390ns (79.207%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.603ns = ( 6.603 - 5.000 ) 
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2471, routed)        1.806     1.806    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=498, routed)         1.859     1.862    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/MCLK
    SLICE_X108Y84        FDSE                                         r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pddr1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y84        FDSE (Prop_fdse_C_Q)         0.518     2.380 r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pddr1_reg[2]/Q
                         net (fo=5, routed)           1.304     3.684    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/p_0_in92_in
    SLICE_X102Y79        LUT6 (Prop_lut6_I2_O)        0.124     3.808 r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/status[0]_i_4/O
                         net (fo=2, routed)           0.631     4.439    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/status[0]_i_4_n_0
    SLICE_X103Y79        LUT6 (Prop_lut6_I1_O)        0.124     4.563 f  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/status[0]_i_2/O
                         net (fo=6, routed)           0.498     5.061    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/status[0]_i_2_n_0
    SLICE_X101Y77        LUT2 (Prop_lut2_I1_O)        0.124     5.185 r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pT1[31]_i_1/O
                         net (fo=32, routed)          0.957     6.142    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pD1_1
    SLICE_X96Y69         FDRE                                         r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pT1_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2471, routed)        1.612     6.612    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     3.187 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     4.912    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.003 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=498, routed)         1.600     6.603    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/MCLK
    SLICE_X96Y69         FDRE                                         r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pT1_reg[27]/C
                         clock pessimism              0.114     6.717    
                         clock uncertainty           -0.072     6.645    
    SLICE_X96Y69         FDRE (Setup_fdre_C_CE)      -0.169     6.476    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pT1_reg[27]
  -------------------------------------------------------------------
                         required time                          6.476    
                         arrival time                          -6.142    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.333ns  (required time - arrival time)
  Source:                 TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pddr1_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pT1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_TEST_clk_wiz_0_0 rise@5.000ns - clk_out2_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.280ns  (logic 0.890ns (20.793%)  route 3.390ns (79.207%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.603ns = ( 6.603 - 5.000 ) 
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2471, routed)        1.806     1.806    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=498, routed)         1.859     1.862    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/MCLK
    SLICE_X108Y84        FDSE                                         r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pddr1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y84        FDSE (Prop_fdse_C_Q)         0.518     2.380 r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pddr1_reg[2]/Q
                         net (fo=5, routed)           1.304     3.684    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/p_0_in92_in
    SLICE_X102Y79        LUT6 (Prop_lut6_I2_O)        0.124     3.808 r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/status[0]_i_4/O
                         net (fo=2, routed)           0.631     4.439    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/status[0]_i_4_n_0
    SLICE_X103Y79        LUT6 (Prop_lut6_I1_O)        0.124     4.563 f  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/status[0]_i_2/O
                         net (fo=6, routed)           0.498     5.061    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/status[0]_i_2_n_0
    SLICE_X101Y77        LUT2 (Prop_lut2_I1_O)        0.124     5.185 r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pT1[31]_i_1/O
                         net (fo=32, routed)          0.957     6.142    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pD1_1
    SLICE_X96Y69         FDRE                                         r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pT1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2471, routed)        1.612     6.612    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     3.187 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     4.912    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.003 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=498, routed)         1.600     6.603    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/MCLK
    SLICE_X96Y69         FDRE                                         r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pT1_reg[3]/C
                         clock pessimism              0.114     6.717    
                         clock uncertainty           -0.072     6.645    
    SLICE_X96Y69         FDRE (Setup_fdre_C_CE)      -0.169     6.476    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pT1_reg[3]
  -------------------------------------------------------------------
                         required time                          6.476    
                         arrival time                          -6.142    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.333ns  (required time - arrival time)
  Source:                 TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pddr1_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pT1_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_TEST_clk_wiz_0_0 rise@5.000ns - clk_out2_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.280ns  (logic 0.890ns (20.793%)  route 3.390ns (79.207%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.603ns = ( 6.603 - 5.000 ) 
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2471, routed)        1.806     1.806    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=498, routed)         1.859     1.862    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/MCLK
    SLICE_X108Y84        FDSE                                         r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pddr1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y84        FDSE (Prop_fdse_C_Q)         0.518     2.380 r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pddr1_reg[2]/Q
                         net (fo=5, routed)           1.304     3.684    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/p_0_in92_in
    SLICE_X102Y79        LUT6 (Prop_lut6_I2_O)        0.124     3.808 r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/status[0]_i_4/O
                         net (fo=2, routed)           0.631     4.439    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/status[0]_i_4_n_0
    SLICE_X103Y79        LUT6 (Prop_lut6_I1_O)        0.124     4.563 f  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/status[0]_i_2/O
                         net (fo=6, routed)           0.498     5.061    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/status[0]_i_2_n_0
    SLICE_X101Y77        LUT2 (Prop_lut2_I1_O)        0.124     5.185 r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pT1[31]_i_1/O
                         net (fo=32, routed)          0.957     6.142    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pD1_1
    SLICE_X96Y69         FDRE                                         r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pT1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2471, routed)        1.612     6.612    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     3.187 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     4.912    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.003 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=498, routed)         1.600     6.603    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/MCLK
    SLICE_X96Y69         FDRE                                         r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pT1_reg[4]/C
                         clock pessimism              0.114     6.717    
                         clock uncertainty           -0.072     6.645    
    SLICE_X96Y69         FDRE (Setup_fdre_C_CE)      -0.169     6.476    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pT1_reg[4]
  -------------------------------------------------------------------
                         required time                          6.476    
                         arrival time                          -6.142    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.333ns  (required time - arrival time)
  Source:                 TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pddr1_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pT1_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_TEST_clk_wiz_0_0 rise@5.000ns - clk_out2_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.280ns  (logic 0.890ns (20.793%)  route 3.390ns (79.207%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.603ns = ( 6.603 - 5.000 ) 
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2471, routed)        1.806     1.806    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=498, routed)         1.859     1.862    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/MCLK
    SLICE_X108Y84        FDSE                                         r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pddr1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y84        FDSE (Prop_fdse_C_Q)         0.518     2.380 r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pddr1_reg[2]/Q
                         net (fo=5, routed)           1.304     3.684    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/p_0_in92_in
    SLICE_X102Y79        LUT6 (Prop_lut6_I2_O)        0.124     3.808 r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/status[0]_i_4/O
                         net (fo=2, routed)           0.631     4.439    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/status[0]_i_4_n_0
    SLICE_X103Y79        LUT6 (Prop_lut6_I1_O)        0.124     4.563 f  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/status[0]_i_2/O
                         net (fo=6, routed)           0.498     5.061    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/status[0]_i_2_n_0
    SLICE_X101Y77        LUT2 (Prop_lut2_I1_O)        0.124     5.185 r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pT1[31]_i_1/O
                         net (fo=32, routed)          0.957     6.142    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pD1_1
    SLICE_X96Y69         FDRE                                         r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pT1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2471, routed)        1.612     6.612    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     3.187 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     4.912    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.003 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=498, routed)         1.600     6.603    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/MCLK
    SLICE_X96Y69         FDRE                                         r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pT1_reg[5]/C
                         clock pessimism              0.114     6.717    
                         clock uncertainty           -0.072     6.645    
    SLICE_X96Y69         FDRE (Setup_fdre_C_CE)      -0.169     6.476    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pT1_reg[5]
  -------------------------------------------------------------------
                         required time                          6.476    
                         arrival time                          -6.142    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.333ns  (required time - arrival time)
  Source:                 TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pddr1_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pT1_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_TEST_clk_wiz_0_0 rise@5.000ns - clk_out2_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.280ns  (logic 0.890ns (20.793%)  route 3.390ns (79.207%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.603ns = ( 6.603 - 5.000 ) 
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2471, routed)        1.806     1.806    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=498, routed)         1.859     1.862    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/MCLK
    SLICE_X108Y84        FDSE                                         r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pddr1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y84        FDSE (Prop_fdse_C_Q)         0.518     2.380 r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pddr1_reg[2]/Q
                         net (fo=5, routed)           1.304     3.684    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/p_0_in92_in
    SLICE_X102Y79        LUT6 (Prop_lut6_I2_O)        0.124     3.808 r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/status[0]_i_4/O
                         net (fo=2, routed)           0.631     4.439    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/status[0]_i_4_n_0
    SLICE_X103Y79        LUT6 (Prop_lut6_I1_O)        0.124     4.563 f  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/status[0]_i_2/O
                         net (fo=6, routed)           0.498     5.061    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/status[0]_i_2_n_0
    SLICE_X101Y77        LUT2 (Prop_lut2_I1_O)        0.124     5.185 r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pT1[31]_i_1/O
                         net (fo=32, routed)          0.957     6.142    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pD1_1
    SLICE_X96Y69         FDRE                                         r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pT1_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2471, routed)        1.612     6.612    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     3.187 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     4.912    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.003 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=498, routed)         1.600     6.603    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/MCLK
    SLICE_X96Y69         FDRE                                         r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pT1_reg[7]/C
                         clock pessimism              0.114     6.717    
                         clock uncertainty           -0.072     6.645    
    SLICE_X96Y69         FDRE (Setup_fdre_C_CE)      -0.169     6.476    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pT1_reg[7]
  -------------------------------------------------------------------
                         required time                          6.476    
                         arrival time                          -6.142    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.341ns  (required time - arrival time)
  Source:                 TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pddr2_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pT2_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_TEST_clk_wiz_0_0 rise@5.000ns - clk_out2_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.235ns  (logic 0.952ns (22.477%)  route 3.283ns (77.523%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.602ns = ( 6.602 - 5.000 ) 
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2471, routed)        1.806     1.806    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=498, routed)         1.859     1.862    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/MCLK
    SLICE_X110Y82        FDSE                                         r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pddr2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y82        FDSE (Prop_fdse_C_Q)         0.456     2.318 r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pddr2_reg[7]/Q
                         net (fo=2, routed)           1.017     3.335    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/p_0_in56_in
    SLICE_X107Y79        LUT6 (Prop_lut6_I0_O)        0.124     3.459 r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/status[1]_i_4/O
                         net (fo=1, routed)           0.716     4.175    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/status[1]_i_4_n_0
    SLICE_X100Y77        LUT2 (Prop_lut2_I0_O)        0.124     4.299 r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/status[1]_i_3/O
                         net (fo=2, routed)           0.431     4.730    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/status[1]_i_3_n_0
    SLICE_X100Y76        LUT5 (Prop_lut5_I0_O)        0.124     4.854 f  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/status[1]_i_2/O
                         net (fo=6, routed)           0.335     5.188    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/status[1]_i_2_n_0
    SLICE_X100Y75        LUT2 (Prop_lut2_I1_O)        0.124     5.312 r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pT2[31]_i_1/O
                         net (fo=32, routed)          0.785     6.097    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pD2_2
    SLICE_X97Y71         FDRE                                         r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pT2_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2471, routed)        1.612     6.612    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     3.187 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     4.912    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.003 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=498, routed)         1.599     6.602    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/MCLK
    SLICE_X97Y71         FDRE                                         r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pT2_reg[24]/C
                         clock pessimism              0.114     6.716    
                         clock uncertainty           -0.072     6.644    
    SLICE_X97Y71         FDRE (Setup_fdre_C_CE)      -0.205     6.439    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pT2_reg[24]
  -------------------------------------------------------------------
                         required time                          6.439    
                         arrival time                          -6.097    
  -------------------------------------------------------------------
                         slack                                  0.341    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_TEST_clk_wiz_0_0 rise@0.000ns - clk_out2_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.128ns (34.688%)  route 0.241ns (65.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2471, routed)        0.597     0.597    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=498, routed)         0.601     0.603    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/MCLK
    SLICE_X95Y69         FDRE                                         r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y69         FDRE (Prop_fdre_C_Q)         0.128     0.731 r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T1_reg[7]/Q
                         net (fo=1, routed)           0.241     0.972    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[7]
    RAMB36_X4Y13         RAMB36E1                                     r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2471, routed)        0.864     0.864    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=498, routed)         0.911     0.913    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X4Y13         RAMB36E1                                     r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.234     0.679    
    RAMB36_X4Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.243     0.922    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           0.972    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_TEST_clk_wiz_0_0 rise@0.000ns - clk_out2_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.128ns (34.643%)  route 0.241ns (65.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    0.601ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2471, routed)        0.597     0.597    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=498, routed)         0.599     0.601    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/MCLK
    SLICE_X95Y71         FDRE                                         r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y71         FDRE (Prop_fdre_C_Q)         0.128     0.729 r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T1_reg[31]/Q
                         net (fo=1, routed)           0.241     0.970    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[13]
    RAMB36_X4Y14         RAMB36E1                                     r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2471, routed)        0.864     0.864    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=498, routed)         0.905     0.907    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X4Y14         RAMB36E1                                     r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.234     0.673    
    RAMB36_X4Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[12])
                                                      0.243     0.916    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.916    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_TEST_clk_wiz_0_0 rise@0.000ns - clk_out2_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.128ns (34.657%)  route 0.241ns (65.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    0.601ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2471, routed)        0.597     0.597    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=498, routed)         0.599     0.601    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/MCLK
    SLICE_X95Y71         FDRE                                         r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y71         FDRE (Prop_fdre_C_Q)         0.128     0.729 r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T1_reg[29]/Q
                         net (fo=1, routed)           0.241     0.970    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[11]
    RAMB36_X4Y14         RAMB36E1                                     r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2471, routed)        0.864     0.864    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=498, routed)         0.905     0.907    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X4Y14         RAMB36E1                                     r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.234     0.673    
    RAMB36_X4Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[10])
                                                      0.242     0.915    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.915    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T4_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_TEST_clk_wiz_0_0 rise@0.000ns - clk_out2_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.164ns (38.270%)  route 0.265ns (61.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.604ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2471, routed)        0.597     0.597    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=498, routed)         0.602     0.604    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/MCLK
    SLICE_X94Y81         FDRE                                         r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T4_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y81         FDRE (Prop_fdre_C_Q)         0.164     0.768 r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T4_reg[19]/Q
                         net (fo=1, routed)           0.265     1.032    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/din[7]
    RAMB36_X4Y16         RAMB36E1                                     r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2471, routed)        0.864     0.864    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=498, routed)         0.913     0.915    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clk
    RAMB36_X4Y16         RAMB36E1                                     r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.234     0.681    
    RAMB36_X4Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296     0.977    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.977    
                         arrival time                           1.032    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T2_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_TEST_clk_wiz_0_0 rise@0.000ns - clk_out2_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.164ns (37.899%)  route 0.269ns (62.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.606ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2471, routed)        0.597     0.597    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=498, routed)         0.604     0.606    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/MCLK
    SLICE_X96Y66         FDRE                                         r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T2_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y66         FDRE (Prop_fdre_C_Q)         0.164     0.770 r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T2_reg[27]/Q
                         net (fo=1, routed)           0.269     1.038    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/din[5]
    RAMB36_X4Y12         RAMB36E1                                     r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2471, routed)        0.864     0.864    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=498, routed)         0.915     0.917    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clk
    RAMB36_X4Y12         RAMB36E1                                     r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.234     0.683    
    RAMB36_X4Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296     0.979    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.979    
                         arrival time                           1.038    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_TEST_clk_wiz_0_0 rise@0.000ns - clk_out2_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.164ns (37.814%)  route 0.270ns (62.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.606ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2471, routed)        0.597     0.597    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=498, routed)         0.604     0.606    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/MCLK
    SLICE_X100Y67        FDRE                                         r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y67        FDRE (Prop_fdre_C_Q)         0.164     0.770 r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T2_reg[6]/Q
                         net (fo=1, routed)           0.270     1.039    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/din[2]
    RAMB36_X5Y13         RAMB36E1                                     r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2471, routed)        0.864     0.864    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=498, routed)         0.914     0.916    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clk
    RAMB36_X5Y13         RAMB36E1                                     r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.234     0.682    
    RAMB36_X5Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296     0.978    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.978    
                         arrival time                           1.039    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T2_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_TEST_clk_wiz_0_0 rise@0.000ns - clk_out2_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.164ns (36.853%)  route 0.281ns (63.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.606ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2471, routed)        0.597     0.597    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=498, routed)         0.604     0.606    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/MCLK
    SLICE_X96Y66         FDRE                                         r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T2_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y66         FDRE (Prop_fdre_C_Q)         0.164     0.770 r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T2_reg[28]/Q
                         net (fo=1, routed)           0.281     1.051    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/din[6]
    RAMB36_X4Y12         RAMB36E1                                     r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2471, routed)        0.864     0.864    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=498, routed)         0.915     0.917    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clk
    RAMB36_X4Y12         RAMB36E1                                     r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.234     0.683    
    RAMB36_X4Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296     0.979    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.979    
                         arrival time                           1.051    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_TEST_clk_wiz_0_0 rise@0.000ns - clk_out2_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.128ns (32.399%)  route 0.267ns (67.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.604ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2471, routed)        0.597     0.597    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=498, routed)         0.602     0.604    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/MCLK
    SLICE_X95Y68         FDRE                                         r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y68         FDRE (Prop_fdre_C_Q)         0.128     0.732 r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T3_reg[6]/Q
                         net (fo=1, routed)           0.267     0.999    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/din[16]
    RAMB36_X4Y12         RAMB36E1                                     r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2471, routed)        0.864     0.864    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=498, routed)         0.915     0.917    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clk
    RAMB36_X4Y12         RAMB36E1                                     r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.234     0.683    
    RAMB36_X4Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[15])
                                                      0.243     0.926    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.926    
                         arrival time                           0.999    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_TEST_clk_wiz_0_0 rise@0.000ns - clk_out2_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.128ns (32.387%)  route 0.267ns (67.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2471, routed)        0.597     0.597    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=498, routed)         0.601     0.603    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/MCLK
    SLICE_X95Y69         FDRE                                         r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y69         FDRE (Prop_fdre_C_Q)         0.128     0.731 r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T1_reg[5]/Q
                         net (fo=1, routed)           0.267     0.998    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[5]
    RAMB36_X4Y13         RAMB36E1                                     r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2471, routed)        0.864     0.864    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=498, routed)         0.911     0.913    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X4Y13         RAMB36E1                                     r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.234     0.679    
    RAMB36_X4Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.243     0.922    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           0.998    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_TEST_clk_wiz_0_0 rise@0.000ns - clk_out2_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.164ns (36.688%)  route 0.283ns (63.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2471, routed)        0.597     0.597    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=498, routed)         0.597     0.599    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/MCLK
    SLICE_X96Y73         FDRE                                         r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y73         FDRE (Prop_fdre_C_Q)         0.164     0.763 r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T2_reg[0]/Q
                         net (fo=1, routed)           0.283     1.046    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[14]
    RAMB36_X4Y14         RAMB36E1                                     r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2471, routed)        0.864     0.864    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=498, routed)         0.905     0.907    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X4Y14         RAMB36E1                                     r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.234     0.673    
    RAMB36_X4Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[13])
                                                      0.296     0.969    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.969    
                         arrival time                           1.046    
  -------------------------------------------------------------------
                         slack                                  0.077    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_TEST_clk_wiz_0_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB36_X5Y13     TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X5Y13     TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB36_X4Y15     TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X4Y15     TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB36_X4Y16     TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X4Y16     TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB36_X5Y16     TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X5Y16     TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB36_X4Y12     TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X4Y12     TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X93Y75     TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T3_reg[26]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X111Y82    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pddr2_reg[3]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X110Y82    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pddr2_reg[4]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X110Y82    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pddr2_reg[5]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X110Y82    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pddr2_reg[6]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X110Y82    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pddr2_reg[7]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X107Y88    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pddr3_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X107Y88    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pddr3_reg[2]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X107Y87    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pddr3_reg[3]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X107Y88    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pddr3_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X106Y79    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/D2_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X106Y79    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/D2_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X106Y70    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X106Y70    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X106Y70    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X106Y70    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X98Y80     TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T4_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X98Y80     TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T4_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X98Y80     TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T4_reg[24]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X104Y80    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/uctr_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_TEST_clk_wiz_0_0
  To Clock:  clkfbout_TEST_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_TEST_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    TEST_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.437ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.437ns  (required time - arrival time)
  Source:                 TEST_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DELAY/U0/gpio_core_1/Dual.gpio_OE_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.035ns  (logic 1.602ns (22.771%)  route 5.433ns (77.229%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.781ns = ( 12.781 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2471, routed)        1.737     3.031    TEST_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  TEST_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[31])
                                                      1.450     4.481 r  TEST_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[31]
                         net (fo=7, routed)           4.905     9.386    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DELAY/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[31]
    SLICE_X95Y85         LUT4 (Prop_lut4_I0_O)        0.152     9.538 r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DELAY/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio_Data_Out[0]_i_2/O
                         net (fo=2, routed)           0.528    10.066    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DELAY/U0/gpio_core_1/D[31]
    SLICE_X96Y84         FDSE                                         r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DELAY/U0/gpio_core_1/Dual.gpio_OE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2471, routed)        1.602    12.781    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DELAY/U0/gpio_core_1/s_axi_aclk
    SLICE_X96Y84         FDSE                                         r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DELAY/U0/gpio_core_1/Dual.gpio_OE_reg[0]/C
                         clock pessimism              0.129    12.910    
                         clock uncertainty           -0.154    12.756    
    SLICE_X96Y84         FDSE (Setup_fdse_C_D)       -0.253    12.503    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DELAY/U0/gpio_core_1/Dual.gpio_OE_reg[0]
  -------------------------------------------------------------------
                         required time                         12.503    
                         arrival time                         -10.066    
  -------------------------------------------------------------------
                         slack                                  2.437    

Slack (MET) :             2.461ns  (required time - arrival time)
  Source:                 TEST_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DELAY/U0/gpio_core_1/Dual.gpio2_OE_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.963ns  (logic 1.602ns (23.009%)  route 5.361ns (76.991%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.783ns = ( 12.783 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2471, routed)        1.737     3.031    TEST_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  TEST_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[31])
                                                      1.450     4.481 r  TEST_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[31]
                         net (fo=7, routed)           4.905     9.386    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DELAY/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[31]
    SLICE_X95Y85         LUT4 (Prop_lut4_I0_O)        0.152     9.538 r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DELAY/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio_Data_Out[0]_i_2/O
                         net (fo=2, routed)           0.456     9.993    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DELAY/U0/gpio_core_1/D[31]
    SLICE_X95Y87         FDSE                                         r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DELAY/U0/gpio_core_1/Dual.gpio2_OE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2471, routed)        1.604    12.783    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DELAY/U0/gpio_core_1/s_axi_aclk
    SLICE_X95Y87         FDSE                                         r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DELAY/U0/gpio_core_1/Dual.gpio2_OE_reg[0]/C
                         clock pessimism              0.129    12.912    
                         clock uncertainty           -0.154    12.758    
    SLICE_X95Y87         FDSE (Setup_fdse_C_D)       -0.303    12.455    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DELAY/U0/gpio_core_1/Dual.gpio2_OE_reg[0]
  -------------------------------------------------------------------
                         required time                         12.455    
                         arrival time                          -9.993    
  -------------------------------------------------------------------
                         slack                                  2.461    

Slack (MET) :             2.637ns  (required time - arrival time)
  Source:                 TEST_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.779ns  (logic 1.607ns (23.705%)  route 5.172ns (76.295%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 12.770 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2471, routed)        1.737     3.031    TEST_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  TEST_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[4])
                                                      1.450     4.481 r  TEST_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[4]
                         net (fo=7, routed)           4.362     8.843    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[4]
    SLICE_X92Y79         LUT3 (Prop_lut3_I2_O)        0.157     9.000 r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio_Data_Out[27]_i_1/O
                         net (fo=1, routed)           0.810     9.810    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/D[4]
    SLICE_X95Y75         FDRE                                         r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2471, routed)        1.591    12.770    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/s_axi_aclk
    SLICE_X95Y75         FDRE                                         r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/C
                         clock pessimism              0.129    12.899    
                         clock uncertainty           -0.154    12.745    
    SLICE_X95Y75         FDRE (Setup_fdre_C_D)       -0.298    12.447    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]
  -------------------------------------------------------------------
                         required time                         12.447    
                         arrival time                          -9.810    
  -------------------------------------------------------------------
                         slack                                  2.637    

Slack (MET) :             2.678ns  (required time - arrival time)
  Source:                 TEST_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DELAY/U0/gpio_core_1/Dual.gpio_OE_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.781ns  (logic 1.600ns (23.596%)  route 5.181ns (76.404%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.784ns = ( 12.784 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2471, routed)        1.737     3.031    TEST_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  TEST_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[28])
                                                      1.450     4.481 r  TEST_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[28]
                         net (fo=6, routed)           4.693     9.174    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DELAY/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[28]
    SLICE_X95Y88         LUT4 (Prop_lut4_I0_O)        0.150     9.324 r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DELAY/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio_Data_Out[3]_i_1/O
                         net (fo=2, routed)           0.487     9.812    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DELAY/U0/gpio_core_1/D[28]
    SLICE_X97Y88         FDSE                                         r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DELAY/U0/gpio_core_1/Dual.gpio_OE_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2471, routed)        1.605    12.784    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DELAY/U0/gpio_core_1/s_axi_aclk
    SLICE_X97Y88         FDSE                                         r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DELAY/U0/gpio_core_1/Dual.gpio_OE_reg[3]/C
                         clock pessimism              0.129    12.913    
                         clock uncertainty           -0.154    12.759    
    SLICE_X97Y88         FDSE (Setup_fdse_C_D)       -0.269    12.490    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DELAY/U0/gpio_core_1/Dual.gpio_OE_reg[3]
  -------------------------------------------------------------------
                         required time                         12.490    
                         arrival time                          -9.812    
  -------------------------------------------------------------------
                         slack                                  2.678    

Slack (MET) :             2.680ns  (required time - arrival time)
  Source:                 TEST_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DELAY/U0/gpio_core_1/Dual.gpio2_OE_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.753ns  (logic 1.600ns (23.694%)  route 5.153ns (76.306%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.783ns = ( 12.783 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2471, routed)        1.737     3.031    TEST_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  TEST_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[28])
                                                      1.450     4.481 r  TEST_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[28]
                         net (fo=6, routed)           4.693     9.174    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DELAY/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[28]
    SLICE_X95Y88         LUT4 (Prop_lut4_I0_O)        0.150     9.324 r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DELAY/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio_Data_Out[3]_i_1/O
                         net (fo=2, routed)           0.460     9.784    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DELAY/U0/gpio_core_1/D[28]
    SLICE_X95Y87         FDSE                                         r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DELAY/U0/gpio_core_1/Dual.gpio2_OE_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2471, routed)        1.604    12.783    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DELAY/U0/gpio_core_1/s_axi_aclk
    SLICE_X95Y87         FDSE                                         r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DELAY/U0/gpio_core_1/Dual.gpio2_OE_reg[3]/C
                         clock pessimism              0.129    12.912    
                         clock uncertainty           -0.154    12.758    
    SLICE_X95Y87         FDSE (Setup_fdse_C_D)       -0.294    12.464    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DELAY/U0/gpio_core_1/Dual.gpio2_OE_reg[3]
  -------------------------------------------------------------------
                         required time                         12.464    
                         arrival time                          -9.784    
  -------------------------------------------------------------------
                         slack                                  2.680    

Slack (MET) :             2.737ns  (required time - arrival time)
  Source:                 TEST_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DELAY/U0/gpio_core_1/Dual.gpio_OE_reg[25]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.726ns  (logic 1.568ns (23.314%)  route 5.158ns (76.686%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns = ( 12.782 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2471, routed)        1.737     3.031    TEST_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  TEST_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[6])
                                                      1.450     4.481 r  TEST_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[6]
                         net (fo=7, routed)           4.586     9.067    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DELAY/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[6]
    SLICE_X95Y85         LUT3 (Prop_lut3_I2_O)        0.118     9.185 r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DELAY/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio_Data_Out[25]_i_1/O
                         net (fo=1, routed)           0.572     9.757    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DELAY/U0/gpio_core_1/D[6]
    SLICE_X95Y85         FDSE                                         r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DELAY/U0/gpio_core_1/Dual.gpio_OE_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2471, routed)        1.603    12.782    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DELAY/U0/gpio_core_1/s_axi_aclk
    SLICE_X95Y85         FDSE                                         r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DELAY/U0/gpio_core_1/Dual.gpio_OE_reg[25]/C
                         clock pessimism              0.129    12.911    
                         clock uncertainty           -0.154    12.757    
    SLICE_X95Y85         FDSE (Setup_fdse_C_D)       -0.263    12.494    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DELAY/U0/gpio_core_1/Dual.gpio_OE_reg[25]
  -------------------------------------------------------------------
                         required time                         12.494    
                         arrival time                          -9.757    
  -------------------------------------------------------------------
                         slack                                  2.737    

Slack (MET) :             2.821ns  (required time - arrival time)
  Source:                 TEST_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.617ns  (logic 1.603ns (24.224%)  route 5.014ns (75.776%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.779ns = ( 12.779 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2471, routed)        1.737     3.031    TEST_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  TEST_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[26])
                                                      1.450     4.481 r  TEST_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[26]
                         net (fo=6, routed)           4.187     8.667    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[26]
    SLICE_X95Y75         LUT3 (Prop_lut3_I2_O)        0.153     8.820 r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio_Data_Out[5]_i_1/O
                         net (fo=1, routed)           0.828     9.648    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/D[26]
    SLICE_X99Y82         FDRE                                         r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2471, routed)        1.600    12.779    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/s_axi_aclk
    SLICE_X99Y82         FDRE                                         r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]/C
                         clock pessimism              0.129    12.908    
                         clock uncertainty           -0.154    12.754    
    SLICE_X99Y82         FDRE (Setup_fdre_C_D)       -0.284    12.470    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]
  -------------------------------------------------------------------
                         required time                         12.470    
                         arrival time                          -9.648    
  -------------------------------------------------------------------
                         slack                                  2.821    

Slack (MET) :             2.833ns  (required time - arrival time)
  Source:                 TEST_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DELAY/U0/gpio_core_1/Dual.gpio2_OE_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.647ns  (logic 1.570ns (23.618%)  route 5.077ns (76.382%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.783ns = ( 12.783 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2471, routed)        1.737     3.031    TEST_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  TEST_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[25])
                                                      1.450     4.481 r  TEST_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[25]
                         net (fo=6, routed)           4.452     8.933    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DELAY/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[25]
    SLICE_X95Y85         LUT4 (Prop_lut4_I0_O)        0.120     9.053 r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DELAY/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio_Data_Out[6]_i_1/O
                         net (fo=2, routed)           0.625     9.678    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DELAY/U0/gpio_core_1/D[25]
    SLICE_X95Y87         FDSE                                         r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DELAY/U0/gpio_core_1/Dual.gpio2_OE_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2471, routed)        1.604    12.783    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DELAY/U0/gpio_core_1/s_axi_aclk
    SLICE_X95Y87         FDSE                                         r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DELAY/U0/gpio_core_1/Dual.gpio2_OE_reg[6]/C
                         clock pessimism              0.129    12.912    
                         clock uncertainty           -0.154    12.758    
    SLICE_X95Y87         FDSE (Setup_fdse_C_D)       -0.246    12.512    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DELAY/U0/gpio_core_1/Dual.gpio2_OE_reg[6]
  -------------------------------------------------------------------
                         required time                         12.512    
                         arrival time                          -9.678    
  -------------------------------------------------------------------
                         slack                                  2.833    

Slack (MET) :             2.842ns  (required time - arrival time)
  Source:                 TEST_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.914ns  (logic 1.574ns (22.766%)  route 5.340ns (77.234%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.781ns = ( 12.781 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2471, routed)        1.737     3.031    TEST_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  TEST_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[31])
                                                      1.450     4.481 r  TEST_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[31]
                         net (fo=7, routed)           5.340     9.821    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[31]
    SLICE_X99Y84         LUT4 (Prop_lut4_I0_O)        0.124     9.945 r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio_Data_Out[0]_i_2/O
                         net (fo=1, routed)           0.000     9.945    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/D[31]
    SLICE_X99Y84         FDRE                                         r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2471, routed)        1.602    12.781    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/s_axi_aclk
    SLICE_X99Y84         FDRE                                         r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                         clock pessimism              0.129    12.910    
                         clock uncertainty           -0.154    12.756    
    SLICE_X99Y84         FDRE (Setup_fdre_C_D)        0.031    12.787    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]
  -------------------------------------------------------------------
                         required time                         12.787    
                         arrival time                          -9.945    
  -------------------------------------------------------------------
                         slack                                  2.842    

Slack (MET) :             2.872ns  (required time - arrival time)
  Source:                 TEST_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.598ns  (logic 1.603ns (24.294%)  route 4.995ns (75.705%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.772ns = ( 12.772 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2471, routed)        1.737     3.031    TEST_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  TEST_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[0])
                                                      1.450     4.481 r  TEST_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[0]
                         net (fo=12, routed)          4.065     8.546    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[0]
    SLICE_X99Y82         LUT3 (Prop_lut3_I2_O)        0.153     8.699 r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio_Data_Out[31]_i_1/O
                         net (fo=1, routed)           0.930     9.629    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/D[0]
    SLICE_X95Y76         FDRE                                         r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2471, routed)        1.593    12.772    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/s_axi_aclk
    SLICE_X95Y76         FDRE                                         r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
                         clock pessimism              0.129    12.901    
                         clock uncertainty           -0.154    12.747    
    SLICE_X95Y76         FDRE (Setup_fdre_C_D)       -0.246    12.501    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]
  -------------------------------------------------------------------
                         required time                         12.501    
                         arrival time                          -9.629    
  -------------------------------------------------------------------
                         slack                                  2.872    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.284%)  route 0.170ns (54.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2471, routed)        0.659     0.995    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y100        FDRE                                         r  TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/Q
                         net (fo=1, routed)           0.170     1.306    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[6]
    SLICE_X30Y97         SRL16E                                       r  TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2471, routed)        0.845     1.211    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y97         SRL16E                                       r  TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y97         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.270    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.709%)  route 0.174ns (48.291%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2471, routed)        0.656     0.992    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[47]/Q
                         net (fo=1, routed)           0.174     1.307    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[47]
    SLICE_X27Y99         LUT3 (Prop_lut3_I2_O)        0.045     1.352 r  TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[47]_i_1/O
                         net (fo=1, routed)           0.000     1.352    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[47]
    SLICE_X27Y99         FDRE                                         r  TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2471, routed)        0.844     1.210    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y99         FDRE                                         r  TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[47]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X27Y99         FDRE (Hold_fdre_C_D)         0.092     1.267    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[47]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.352    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.128ns (54.107%)  route 0.109ns (45.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2471, routed)        0.577     0.913    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y98         FDRE                                         r  TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y98         FDRE (Prop_fdre_C_Q)         0.128     1.041 r  TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.109     1.149    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X30Y97         SRL16E                                       r  TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2471, routed)        0.845     1.211    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y97         SRL16E                                       r  TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.282     0.929    
    SLICE_X30Y97         SRL16E (Hold_srl16e_CLK_D)
                                                      0.130     1.059    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.059    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[20].reg1_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA0/U0/ip2bus_data_i_D1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2471, routed)        0.596     0.932    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA0/U0/gpio_core_1/s_axi_aclk
    SLICE_X93Y77         FDRE                                         r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[20].reg1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y77         FDRE (Prop_fdre_C_Q)         0.141     1.073 r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[20].reg1_reg[20]/Q
                         net (fo=1, routed)           0.052     1.125    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.ALLIN0_ND_G0.READ_REG_GEN[20].reg1_reg
    SLICE_X92Y77         LUT5 (Prop_lut5_I2_O)        0.045     1.170 r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[20]_i_1/O
                         net (fo=1, routed)           0.000     1.170    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA0/U0/ip2bus_data[20]
    SLICE_X92Y77         FDRE                                         r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA0/U0/ip2bus_data_i_D1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2471, routed)        0.863     1.229    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA0/U0/s_axi_aclk
    SLICE_X92Y77         FDRE                                         r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA0/U0/ip2bus_data_i_D1_reg[20]/C
                         clock pessimism             -0.284     0.945    
    SLICE_X92Y77         FDRE (Hold_fdre_C_D)         0.121     1.066    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA0/U0/ip2bus_data_i_D1_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.066    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[31].reg1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA0/U0/ip2bus_data_i_D1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2471, routed)        0.596     0.932    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA0/U0/gpio_core_1/s_axi_aclk
    SLICE_X93Y72         FDRE                                         r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[31].reg1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y72         FDRE (Prop_fdre_C_Q)         0.141     1.073 r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[31].reg1_reg[31]/Q
                         net (fo=1, routed)           0.052     1.125    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.ALLIN0_ND_G0.READ_REG_GEN[31].reg1_reg
    SLICE_X92Y72         LUT5 (Prop_lut5_I2_O)        0.045     1.170 r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[31]_i_1/O
                         net (fo=1, routed)           0.000     1.170    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA0/U0/ip2bus_data[31]
    SLICE_X92Y72         FDRE                                         r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA0/U0/ip2bus_data_i_D1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2471, routed)        0.863     1.229    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA0/U0/s_axi_aclk
    SLICE_X92Y72         FDRE                                         r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA0/U0/ip2bus_data_i_D1_reg[31]/C
                         clock pessimism             -0.284     0.945    
    SLICE_X92Y72         FDRE (Hold_fdre_C_D)         0.121     1.066    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA0/U0/ip2bus_data_i_D1_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.066    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[17].reg3_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA0/U0/ip2bus_data_i_D1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2471, routed)        0.596     0.932    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA0/U0/gpio_core_1/s_axi_aclk
    SLICE_X93Y77         FDRE                                         r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[17].reg3_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y77         FDRE (Prop_fdre_C_Q)         0.141     1.073 r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[17].reg3_reg[17]/Q
                         net (fo=1, routed)           0.054     1.127    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.ALLIN0_ND_G2.READ_REG2_GEN[17].reg3_reg
    SLICE_X92Y77         LUT5 (Prop_lut5_I3_O)        0.045     1.172 r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[17]_i_1/O
                         net (fo=1, routed)           0.000     1.172    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA0/U0/ip2bus_data[17]
    SLICE_X92Y77         FDRE                                         r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA0/U0/ip2bus_data_i_D1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2471, routed)        0.863     1.229    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA0/U0/s_axi_aclk
    SLICE_X92Y77         FDRE                                         r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA0/U0/ip2bus_data_i_D1_reg[17]/C
                         clock pessimism             -0.284     0.945    
    SLICE_X92Y77         FDRE (Hold_fdre_C_D)         0.121     1.066    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA0/U0/ip2bus_data_i_D1_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.066    
                         arrival time                           1.172    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DELAY/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[5].reg3_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DELAY/U0/ip2bus_data_i_D1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    0.939ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2471, routed)        0.603     0.939    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DELAY/U0/gpio_core_1/s_axi_aclk
    SLICE_X95Y86         FDRE                                         r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DELAY/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[5].reg3_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y86         FDRE (Prop_fdre_C_Q)         0.141     1.080 r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DELAY/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[5].reg3_reg[29]/Q
                         net (fo=1, routed)           0.054     1.134    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DELAY/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/reg3[2]
    SLICE_X94Y86         LUT5 (Prop_lut5_I3_O)        0.045     1.179 r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DELAY/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[29]_i_1/O
                         net (fo=1, routed)           0.000     1.179    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DELAY/U0/ip2bus_data[29]
    SLICE_X94Y86         FDRE                                         r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DELAY/U0/ip2bus_data_i_D1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2471, routed)        0.872     1.238    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DELAY/U0/s_axi_aclk
    SLICE_X94Y86         FDRE                                         r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DELAY/U0/ip2bus_data_i_D1_reg[29]/C
                         clock pessimism             -0.286     0.952    
    SLICE_X94Y86         FDRE (Hold_fdre_C_D)         0.121     1.073    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DELAY/U0/ip2bus_data_i_D1_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           1.179    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA0/U0/gpio_core_1/Dual.gpio_OE_reg[21]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[21].reg1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.227ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2471, routed)        0.594     0.930    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA0/U0/gpio_core_1/s_axi_aclk
    SLICE_X93Y73         FDSE                                         r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA0/U0/gpio_core_1/Dual.gpio_OE_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y73         FDSE (Prop_fdse_C_Q)         0.141     1.071 r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA0/U0/gpio_core_1/Dual.gpio_OE_reg[21]/Q
                         net (fo=1, routed)           0.054     1.125    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA0/U0/gpio_core_1/gpio_io_t[10]
    SLICE_X92Y73         LUT5 (Prop_lut5_I4_O)        0.045     1.170 r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[21].reg1[21]_i_1/O
                         net (fo=1, routed)           0.000     1.170    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[21].reg1[21]_i_1_n_0
    SLICE_X92Y73         FDRE                                         r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[21].reg1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2471, routed)        0.861     1.227    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA0/U0/gpio_core_1/s_axi_aclk
    SLICE_X92Y73         FDRE                                         r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[21].reg1_reg[21]/C
                         clock pessimism             -0.284     0.943    
    SLICE_X92Y73         FDRE (Hold_fdre_C_D)         0.121     1.064    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[21].reg1_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.064    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[18].reg1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/ip2bus_data_i_D1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    0.935ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2471, routed)        0.599     0.935    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/s_axi_aclk
    SLICE_X91Y81         FDRE                                         r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[18].reg1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y81         FDRE (Prop_fdre_C_Q)         0.141     1.076 r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[18].reg1_reg[18]/Q
                         net (fo=1, routed)           0.054     1.130    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.ALLOUT0_ND_G1.READ_REG_GEN[18].reg1_reg
    SLICE_X90Y81         LUT6 (Prop_lut6_I0_O)        0.045     1.175 r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[18]_i_1/O
                         net (fo=1, routed)           0.000     1.175    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/ip2bus_data[18]
    SLICE_X90Y81         FDRE                                         r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/ip2bus_data_i_D1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2471, routed)        0.867     1.233    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/s_axi_aclk
    SLICE_X90Y81         FDRE                                         r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/ip2bus_data_i_D1_reg[18]/C
                         clock pessimism             -0.285     0.948    
    SLICE_X90Y81         FDRE (Hold_fdre_C_D)         0.121     1.069    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/ip2bus_data_i_D1_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           1.175    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA1/U0/gpio_core_1/Dual.gpio_OE_reg[18]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA1/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[18].reg1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.174%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2471, routed)        0.570     0.906    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA1/U0/gpio_core_1/s_axi_aclk
    SLICE_X83Y75         FDSE                                         r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA1/U0/gpio_core_1/Dual.gpio_OE_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y75         FDSE (Prop_fdse_C_Q)         0.141     1.047 r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA1/U0/gpio_core_1/Dual.gpio_OE_reg[18]/Q
                         net (fo=1, routed)           0.056     1.103    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA1/U0/gpio_core_1/gpio_io_t[13]
    SLICE_X82Y75         LUT5 (Prop_lut5_I4_O)        0.045     1.148 r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA1/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[18].reg1[18]_i_1/O
                         net (fo=1, routed)           0.000     1.148    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA1/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[18].reg1[18]_i_1_n_0
    SLICE_X82Y75         FDRE                                         r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA1/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[18].reg1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2471, routed)        0.836     1.202    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA1/U0/gpio_core_1/s_axi_aclk
    SLICE_X82Y75         FDRE                                         r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA1/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[18].reg1_reg[18]/C
                         clock pessimism             -0.283     0.919    
    SLICE_X82Y75         FDRE (Hold_fdre_C_D)         0.120     1.039    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA1/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[18].reg1_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.039    
                         arrival time                           1.148    
  -------------------------------------------------------------------
                         slack                                  0.109    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X81Y90    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X82Y90    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X82Y90    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X82Y90    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X81Y88    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X81Y88    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X81Y88    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X80Y71    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA0/U0/gpio_core_1/Dual.gpio_Data_In_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X87Y70    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA0/U0/gpio_core_1/Dual.gpio_Data_In_reg[6]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X108Y81   TEST_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X108Y81   TEST_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y88    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y88    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y88    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y88    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y91    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y91    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y92    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y91    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y96    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y96    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y96    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y96    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y95    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y95    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out2_TEST_clk_wiz_0_0

Setup :           13  Failing Endpoints,  Worst Slack       -1.715ns,  Total Violation       -2.695ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.715ns  (required time - arrival time)
  Source:                 TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/to_rst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_TEST_clk_wiz_0_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.009ns  (logic 3.105ns (61.985%)  route 1.904ns (38.015%))
  Logic Levels:           12  (CARRY4=8 LUT1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.604ns = ( 6.604 - 5.000 ) 
    Source Clock Delay      (SCD):    3.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2471, routed)        1.766     3.060    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/s_axi_aclk
    SLICE_X95Y76         FDRE                                         r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y76         FDRE (Prop_fdre_C_Q)         0.456     3.516 f  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/Q
                         net (fo=3, routed)           0.435     3.951    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/TIME_OUT[1]
    SLICE_X94Y76         LUT1 (Prop_lut1_I0_O)        0.124     4.075 r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     4.075    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/minusOp_carry_i_4_n_0
    SLICE_X94Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.588 r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.588    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/minusOp_carry_n_0
    SLICE_X94Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.705 r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.705    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/minusOp_carry__0_n_0
    SLICE_X94Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.822 r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.822    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/minusOp_carry__1_n_0
    SLICE_X94Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.939 r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.939    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/minusOp_carry__2_n_0
    SLICE_X94Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.056 r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.056    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/minusOp_carry__3_n_0
    SLICE_X94Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.173 r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.173    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/minusOp_carry__4_n_0
    SLICE_X94Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.496 r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/minusOp_carry__5/O[1]
                         net (fo=2, routed)           0.718     6.214    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/minusOp[26]
    SLICE_X95Y80         LUT4 (Prop_lut4_I3_O)        0.306     6.520 r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/to_rst1_carry__2_i_7/O
                         net (fo=1, routed)           0.000     6.520    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/to_rst1_carry__2_i_7_n_0
    SLICE_X95Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.070 r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/to_rst1_carry__2/CO[3]
                         net (fo=1, routed)           0.600     7.670    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/to_rst1_carry__2_n_0
    SLICE_X95Y81         LUT6 (Prop_lut6_I5_O)        0.124     7.794 r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/to_rst_i_2/O
                         net (fo=1, routed)           0.151     7.945    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/to_rst3_out
    SLICE_X95Y81         LUT3 (Prop_lut3_I2_O)        0.124     8.069 r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/to_rst_i_1/O
                         net (fo=1, routed)           0.000     8.069    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/to_rst_i_1_n_0
    SLICE_X95Y81         FDRE                                         r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/to_rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2471, routed)        1.612     6.612    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     3.187 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     4.912    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.003 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=498, routed)         1.601     6.604    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/MCLK
    SLICE_X95Y81         FDRE                                         r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/to_rst_reg/C
                         clock pessimism              0.000     6.604    
                         clock uncertainty           -0.281     6.323    
    SLICE_X95Y81         FDRE (Setup_fdre_C_D)        0.031     6.354    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/to_rst_reg
  -------------------------------------------------------------------
                         required time                          6.354    
                         arrival time                          -8.069    
  -------------------------------------------------------------------
                         slack                                 -1.715    

Slack (VIOLATED) :        -0.095ns  (required time - arrival time)
  Source:                 TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/D3_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_TEST_clk_wiz_0_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.922ns  (logic 0.642ns (21.971%)  route 2.280ns (78.029%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.605ns = ( 6.605 - 5.000 ) 
    Source Clock Delay      (SCD):    3.068ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2471, routed)        1.774     3.068    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/s_axi_aclk
    SLICE_X100Y81        FDRE                                         r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y81        FDRE (Prop_fdre_C_Q)         0.518     3.586 r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/Q
                         net (fo=40, routed)          0.672     4.258    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/RESETN
    SLICE_X99Y80         LUT3 (Prop_lut3_I0_O)        0.124     4.382 r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T3[31]_i_1/O
                         net (fo=36, routed)          1.608     5.990    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T3[31]_i_1_n_0
    SLICE_X105Y81        FDRE                                         r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/D3_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2471, routed)        1.612     6.612    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     3.187 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     4.912    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.003 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=498, routed)         1.602     6.605    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/MCLK
    SLICE_X105Y81        FDRE                                         r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/D3_reg[0]/C
                         clock pessimism              0.000     6.605    
                         clock uncertainty           -0.281     6.324    
    SLICE_X105Y81        FDRE (Setup_fdre_C_R)       -0.429     5.895    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/D3_reg[0]
  -------------------------------------------------------------------
                         required time                          5.895    
                         arrival time                          -5.990    
  -------------------------------------------------------------------
                         slack                                 -0.095    

Slack (VIOLATED) :        -0.093ns  (required time - arrival time)
  Source:                 TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pD0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_TEST_clk_wiz_0_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.426ns  (logic 0.766ns (22.359%)  route 2.660ns (77.641%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -1.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.601ns = ( 6.601 - 5.000 ) 
    Source Clock Delay      (SCD):    3.068ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2471, routed)        1.774     3.068    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/s_axi_aclk
    SLICE_X100Y81        FDRE                                         r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y81        FDRE (Prop_fdre_C_Q)         0.518     3.586 f  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/Q
                         net (fo=40, routed)          2.022     5.608    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/RESETN
    SLICE_X102Y75        LUT6 (Prop_lut6_I4_O)        0.124     5.732 f  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pD0[2]_i_4/O
                         net (fo=3, routed)           0.638     6.370    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pD0[2]_i_4_n_0
    SLICE_X102Y77        LUT5 (Prop_lut5_I4_O)        0.124     6.494 r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pD0[1]_i_1/O
                         net (fo=1, routed)           0.000     6.494    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pD0[1]_i_1_n_0
    SLICE_X102Y77        FDRE                                         r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pD0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2471, routed)        1.612     6.612    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     3.187 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     4.912    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.003 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=498, routed)         1.598     6.601    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/MCLK
    SLICE_X102Y77        FDRE                                         r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pD0_reg[1]/C
                         clock pessimism              0.000     6.601    
                         clock uncertainty           -0.281     6.320    
    SLICE_X102Y77        FDRE (Setup_fdre_C_D)        0.081     6.401    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pD0_reg[1]
  -------------------------------------------------------------------
                         required time                          6.401    
                         arrival time                          -6.494    
  -------------------------------------------------------------------
                         slack                                 -0.093    

Slack (VIOLATED) :        -0.086ns  (required time - arrival time)
  Source:                 TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pD0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_TEST_clk_wiz_0_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.415ns  (logic 0.766ns (22.432%)  route 2.649ns (77.568%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -1.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.601ns = ( 6.601 - 5.000 ) 
    Source Clock Delay      (SCD):    3.068ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2471, routed)        1.774     3.068    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/s_axi_aclk
    SLICE_X100Y81        FDRE                                         r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y81        FDRE (Prop_fdre_C_Q)         0.518     3.586 f  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/Q
                         net (fo=40, routed)          2.022     5.608    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/RESETN
    SLICE_X102Y75        LUT6 (Prop_lut6_I4_O)        0.124     5.732 f  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pD0[2]_i_4/O
                         net (fo=3, routed)           0.627     6.359    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pD0[2]_i_4_n_0
    SLICE_X102Y77        LUT5 (Prop_lut5_I4_O)        0.124     6.483 r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pD0[0]_i_1/O
                         net (fo=1, routed)           0.000     6.483    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pD0[0]_i_1_n_0
    SLICE_X102Y77        FDRE                                         r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pD0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2471, routed)        1.612     6.612    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     3.187 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     4.912    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.003 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=498, routed)         1.598     6.601    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/MCLK
    SLICE_X102Y77        FDRE                                         r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pD0_reg[0]/C
                         clock pessimism              0.000     6.601    
                         clock uncertainty           -0.281     6.320    
    SLICE_X102Y77        FDRE (Setup_fdre_C_D)        0.077     6.397    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pD0_reg[0]
  -------------------------------------------------------------------
                         required time                          6.397    
                         arrival time                          -6.483    
  -------------------------------------------------------------------
                         slack                                 -0.086    

Slack (VIOLATED) :        -0.081ns  (required time - arrival time)
  Source:                 TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T3_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_TEST_clk_wiz_0_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.907ns  (logic 0.642ns (22.086%)  route 2.265ns (77.914%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.604ns = ( 6.604 - 5.000 ) 
    Source Clock Delay      (SCD):    3.068ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2471, routed)        1.774     3.068    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/s_axi_aclk
    SLICE_X100Y81        FDRE                                         r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y81        FDRE (Prop_fdre_C_Q)         0.518     3.586 r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/Q
                         net (fo=40, routed)          0.672     4.258    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/RESETN
    SLICE_X99Y80         LUT3 (Prop_lut3_I0_O)        0.124     4.382 r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T3[31]_i_1/O
                         net (fo=36, routed)          1.593     5.975    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T3[31]_i_1_n_0
    SLICE_X95Y68         FDRE                                         r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T3_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2471, routed)        1.612     6.612    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     3.187 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     4.912    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.003 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=498, routed)         1.601     6.604    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/MCLK
    SLICE_X95Y68         FDRE                                         r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T3_reg[0]/C
                         clock pessimism              0.000     6.604    
                         clock uncertainty           -0.281     6.323    
    SLICE_X95Y68         FDRE (Setup_fdre_C_R)       -0.429     5.894    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T3_reg[0]
  -------------------------------------------------------------------
                         required time                          5.894    
                         arrival time                          -5.975    
  -------------------------------------------------------------------
                         slack                                 -0.081    

Slack (VIOLATED) :        -0.081ns  (required time - arrival time)
  Source:                 TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T3_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_TEST_clk_wiz_0_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.907ns  (logic 0.642ns (22.086%)  route 2.265ns (77.914%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.604ns = ( 6.604 - 5.000 ) 
    Source Clock Delay      (SCD):    3.068ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2471, routed)        1.774     3.068    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/s_axi_aclk
    SLICE_X100Y81        FDRE                                         r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y81        FDRE (Prop_fdre_C_Q)         0.518     3.586 r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/Q
                         net (fo=40, routed)          0.672     4.258    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/RESETN
    SLICE_X99Y80         LUT3 (Prop_lut3_I0_O)        0.124     4.382 r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T3[31]_i_1/O
                         net (fo=36, routed)          1.593     5.975    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T3[31]_i_1_n_0
    SLICE_X95Y68         FDRE                                         r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T3_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2471, routed)        1.612     6.612    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     3.187 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     4.912    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.003 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=498, routed)         1.601     6.604    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/MCLK
    SLICE_X95Y68         FDRE                                         r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T3_reg[1]/C
                         clock pessimism              0.000     6.604    
                         clock uncertainty           -0.281     6.323    
    SLICE_X95Y68         FDRE (Setup_fdre_C_R)       -0.429     5.894    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T3_reg[1]
  -------------------------------------------------------------------
                         required time                          5.894    
                         arrival time                          -5.975    
  -------------------------------------------------------------------
                         slack                                 -0.081    

Slack (VIOLATED) :        -0.081ns  (required time - arrival time)
  Source:                 TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T3_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_TEST_clk_wiz_0_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.907ns  (logic 0.642ns (22.086%)  route 2.265ns (77.914%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.604ns = ( 6.604 - 5.000 ) 
    Source Clock Delay      (SCD):    3.068ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2471, routed)        1.774     3.068    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/s_axi_aclk
    SLICE_X100Y81        FDRE                                         r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y81        FDRE (Prop_fdre_C_Q)         0.518     3.586 r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/Q
                         net (fo=40, routed)          0.672     4.258    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/RESETN
    SLICE_X99Y80         LUT3 (Prop_lut3_I0_O)        0.124     4.382 r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T3[31]_i_1/O
                         net (fo=36, routed)          1.593     5.975    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T3[31]_i_1_n_0
    SLICE_X95Y68         FDRE                                         r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T3_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2471, routed)        1.612     6.612    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     3.187 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     4.912    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.003 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=498, routed)         1.601     6.604    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/MCLK
    SLICE_X95Y68         FDRE                                         r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T3_reg[2]/C
                         clock pessimism              0.000     6.604    
                         clock uncertainty           -0.281     6.323    
    SLICE_X95Y68         FDRE (Setup_fdre_C_R)       -0.429     5.894    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T3_reg[2]
  -------------------------------------------------------------------
                         required time                          5.894    
                         arrival time                          -5.975    
  -------------------------------------------------------------------
                         slack                                 -0.081    

Slack (VIOLATED) :        -0.081ns  (required time - arrival time)
  Source:                 TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T3_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_TEST_clk_wiz_0_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.907ns  (logic 0.642ns (22.086%)  route 2.265ns (77.914%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.604ns = ( 6.604 - 5.000 ) 
    Source Clock Delay      (SCD):    3.068ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2471, routed)        1.774     3.068    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/s_axi_aclk
    SLICE_X100Y81        FDRE                                         r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y81        FDRE (Prop_fdre_C_Q)         0.518     3.586 r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/Q
                         net (fo=40, routed)          0.672     4.258    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/RESETN
    SLICE_X99Y80         LUT3 (Prop_lut3_I0_O)        0.124     4.382 r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T3[31]_i_1/O
                         net (fo=36, routed)          1.593     5.975    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T3[31]_i_1_n_0
    SLICE_X95Y68         FDRE                                         r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T3_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2471, routed)        1.612     6.612    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     3.187 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     4.912    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.003 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=498, routed)         1.601     6.604    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/MCLK
    SLICE_X95Y68         FDRE                                         r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T3_reg[3]/C
                         clock pessimism              0.000     6.604    
                         clock uncertainty           -0.281     6.323    
    SLICE_X95Y68         FDRE (Setup_fdre_C_R)       -0.429     5.894    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T3_reg[3]
  -------------------------------------------------------------------
                         required time                          5.894    
                         arrival time                          -5.975    
  -------------------------------------------------------------------
                         slack                                 -0.081    

Slack (VIOLATED) :        -0.081ns  (required time - arrival time)
  Source:                 TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T3_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_TEST_clk_wiz_0_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.907ns  (logic 0.642ns (22.086%)  route 2.265ns (77.914%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.604ns = ( 6.604 - 5.000 ) 
    Source Clock Delay      (SCD):    3.068ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2471, routed)        1.774     3.068    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/s_axi_aclk
    SLICE_X100Y81        FDRE                                         r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y81        FDRE (Prop_fdre_C_Q)         0.518     3.586 r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/Q
                         net (fo=40, routed)          0.672     4.258    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/RESETN
    SLICE_X99Y80         LUT3 (Prop_lut3_I0_O)        0.124     4.382 r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T3[31]_i_1/O
                         net (fo=36, routed)          1.593     5.975    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T3[31]_i_1_n_0
    SLICE_X95Y68         FDRE                                         r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T3_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2471, routed)        1.612     6.612    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     3.187 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     4.912    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.003 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=498, routed)         1.601     6.604    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/MCLK
    SLICE_X95Y68         FDRE                                         r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T3_reg[4]/C
                         clock pessimism              0.000     6.604    
                         clock uncertainty           -0.281     6.323    
    SLICE_X95Y68         FDRE (Setup_fdre_C_R)       -0.429     5.894    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T3_reg[4]
  -------------------------------------------------------------------
                         required time                          5.894    
                         arrival time                          -5.975    
  -------------------------------------------------------------------
                         slack                                 -0.081    

Slack (VIOLATED) :        -0.081ns  (required time - arrival time)
  Source:                 TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T3_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_TEST_clk_wiz_0_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.907ns  (logic 0.642ns (22.086%)  route 2.265ns (77.914%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.604ns = ( 6.604 - 5.000 ) 
    Source Clock Delay      (SCD):    3.068ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2471, routed)        1.774     3.068    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/s_axi_aclk
    SLICE_X100Y81        FDRE                                         r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y81        FDRE (Prop_fdre_C_Q)         0.518     3.586 r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/Q
                         net (fo=40, routed)          0.672     4.258    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/RESETN
    SLICE_X99Y80         LUT3 (Prop_lut3_I0_O)        0.124     4.382 r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T3[31]_i_1/O
                         net (fo=36, routed)          1.593     5.975    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T3[31]_i_1_n_0
    SLICE_X95Y68         FDRE                                         r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T3_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2471, routed)        1.612     6.612    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     3.187 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     4.912    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.003 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=498, routed)         1.601     6.604    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/MCLK
    SLICE_X95Y68         FDRE                                         r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T3_reg[5]/C
                         clock pessimism              0.000     6.604    
                         clock uncertainty           -0.281     6.323    
    SLICE_X95Y68         FDRE (Setup_fdre_C_R)       -0.429     5.894    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T3_reg[5]
  -------------------------------------------------------------------
                         required time                          5.894    
                         arrival time                          -5.975    
  -------------------------------------------------------------------
                         slack                                 -0.081    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_FIFO_R_CT_0/U0/read_en_buf_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_TEST_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.186ns (46.484%)  route 0.214ns (53.516%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.938ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2471, routed)        0.602     0.938    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/s_axi_aclk
    SLICE_X91Y84         FDRE                                         r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y84         FDRE (Prop_fdre_C_Q)         0.141     1.079 r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.214     1.293    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_FIFO_R_CT_0/U0/read_en_buf_reg_1[0]
    SLICE_X93Y84         LUT4 (Prop_lut4_I2_O)        0.045     1.338 r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_FIFO_R_CT_0/U0/read_en_buf_i_1/O
                         net (fo=1, routed)           0.000     1.338    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_FIFO_R_CT_0/U0/read_en_buf_i_1_n_0
    SLICE_X93Y84         FDRE                                         r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_FIFO_R_CT_0/U0/read_en_buf_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2471, routed)        0.864     0.864    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=498, routed)         0.872     0.874    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_FIFO_R_CT_0/U0/MCLK
    SLICE_X93Y84         FDRE                                         r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_FIFO_R_CT_0/U0/read_en_buf_reg/C
                         clock pessimism              0.000     0.874    
                         clock uncertainty            0.281     1.155    
    SLICE_X93Y84         FDRE (Hold_fdre_C_D)         0.091     1.246    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_FIFO_R_CT_0/U0/read_en_buf_reg
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.338    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_FIFO_R_CT_0/U0/valid_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_TEST_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.190ns (45.259%)  route 0.230ns (54.741%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.938ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2471, routed)        0.602     0.938    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/s_axi_aclk
    SLICE_X91Y84         FDRE                                         r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y84         FDRE (Prop_fdre_C_Q)         0.141     1.079 r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/Q
                         net (fo=5, routed)           0.230     1.308    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_FIFO_R_CT_0/U0/Dout[0]
    SLICE_X93Y84         LUT4 (Prop_lut4_I3_O)        0.049     1.357 r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_FIFO_R_CT_0/U0/valid_i_1/O
                         net (fo=1, routed)           0.000     1.357    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_FIFO_R_CT_0/U0/valid_i_1_n_0
    SLICE_X93Y84         FDRE                                         r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_FIFO_R_CT_0/U0/valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2471, routed)        0.864     0.864    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=498, routed)         0.872     0.874    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_FIFO_R_CT_0/U0/MCLK
    SLICE_X93Y84         FDRE                                         r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_FIFO_R_CT_0/U0/valid_reg/C
                         clock pessimism              0.000     0.874    
                         clock uncertainty            0.281     1.155    
    SLICE_X93Y84         FDRE (Hold_fdre_C_D)         0.107     1.262    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_FIFO_R_CT_0/U0/valid_reg
  -------------------------------------------------------------------
                         required time                         -1.262    
                         arrival time                           1.357    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_FIFO_R_CT_0/U0/self_disable_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_TEST_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.186ns (44.732%)  route 0.230ns (55.268%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.938ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2471, routed)        0.602     0.938    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/s_axi_aclk
    SLICE_X91Y84         FDRE                                         r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y84         FDRE (Prop_fdre_C_Q)         0.141     1.079 r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/Q
                         net (fo=5, routed)           0.230     1.308    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_FIFO_R_CT_0/U0/Dout[0]
    SLICE_X93Y84         LUT3 (Prop_lut3_I2_O)        0.045     1.353 r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_FIFO_R_CT_0/U0/self_disable_i_1/O
                         net (fo=1, routed)           0.000     1.353    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_FIFO_R_CT_0/U0/self_disable_i_1_n_0
    SLICE_X93Y84         FDRE                                         r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_FIFO_R_CT_0/U0/self_disable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2471, routed)        0.864     0.864    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=498, routed)         0.872     0.874    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_FIFO_R_CT_0/U0/MCLK
    SLICE_X93Y84         FDRE                                         r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_FIFO_R_CT_0/U0/self_disable_reg/C
                         clock pessimism              0.000     0.874    
                         clock uncertainty            0.281     1.155    
    SLICE_X93Y84         FDRE (Hold_fdre_C_D)         0.092     1.247    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_FIFO_R_CT_0/U0/self_disable_reg
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.353    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/to_rst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_TEST_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.209ns (37.969%)  route 0.341ns (62.031%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.937ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2471, routed)        0.601     0.937    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/s_axi_aclk
    SLICE_X100Y81        FDRE                                         r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y81        FDRE (Prop_fdre_C_Q)         0.164     1.101 r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/Q
                         net (fo=40, routed)          0.341     1.442    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/RESETN
    SLICE_X95Y81         LUT3 (Prop_lut3_I0_O)        0.045     1.487 r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/to_rst_i_1/O
                         net (fo=1, routed)           0.000     1.487    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/to_rst_i_1_n_0
    SLICE_X95Y81         FDRE                                         r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/to_rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2471, routed)        0.864     0.864    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=498, routed)         0.870     0.872    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/MCLK
    SLICE_X95Y81         FDRE                                         r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/to_rst_reg/C
                         clock pessimism              0.000     0.872    
                         clock uncertainty            0.281     1.153    
    SLICE_X95Y81         FDRE (Hold_fdre_C_D)         0.092     1.245    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/to_rst_reg
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.487    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 TEST_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_TEST_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.164ns (23.558%)  route 0.532ns (76.442%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2471, routed)        0.596     0.932    TEST_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X90Y78         FDRE                                         r  TEST_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y78         FDRE (Prop_fdre_C_Q)         0.164     1.096 f  TEST_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_3/Q
                         net (fo=18, routed)          0.532     1.628    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/peripheral_aresetn[0]_repN_3_alias
    RAMB36_X4Y15         RAMB36E1                                     r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2471, routed)        0.864     0.864    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=498, routed)         0.905     0.907    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clk
    RAMB36_X4Y15         RAMB36E1                                     r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     0.907    
                         clock uncertainty            0.281     1.188    
    RAMB36_X4Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                      0.189     1.377    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           1.628    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 TEST_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_TEST_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.164ns (22.705%)  route 0.558ns (77.294%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2471, routed)        0.596     0.932    TEST_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X90Y78         FDRE                                         r  TEST_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y78         FDRE (Prop_fdre_C_Q)         0.164     1.096 f  TEST_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_3/Q
                         net (fo=18, routed)          0.558     1.654    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/peripheral_aresetn[0]_repN_3_alias
    RAMB36_X4Y16         RAMB36E1                                     r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2471, routed)        0.864     0.864    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=498, routed)         0.911     0.913    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clk
    RAMB36_X4Y16         RAMB36E1                                     r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     0.913    
                         clock uncertainty            0.281     1.194    
    RAMB36_X4Y16         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                      0.189     1.383    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.383    
                         arrival time                           1.654    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 TEST_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_TEST_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.141ns (20.124%)  route 0.560ns (79.876%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2471, routed)        0.625     0.961    TEST_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X109Y77        FDRE                                         r  TEST_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y77        FDRE (Prop_fdre_C_Q)         0.141     1.102 f  TEST_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/Q
                         net (fo=6, routed)           0.560     1.661    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/peripheral_aresetn[0]_repN_1_alias
    RAMB36_X5Y13         RAMB36E1                                     r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2471, routed)        0.864     0.864    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=498, routed)         0.916     0.918    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clk
    RAMB36_X5Y13         RAMB36E1                                     r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     0.918    
                         clock uncertainty            0.281     1.199    
    RAMB36_X5Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                      0.189     1.388    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.388    
                         arrival time                           1.661    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 TEST_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_TEST_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.141ns (19.603%)  route 0.578ns (80.397%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2471, routed)        0.625     0.961    TEST_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X109Y77        FDRE                                         r  TEST_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y77        FDRE (Prop_fdre_C_Q)         0.141     1.102 f  TEST_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/Q
                         net (fo=6, routed)           0.578     1.680    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/peripheral_aresetn[0]_repN_1_alias
    RAMB36_X5Y16         RAMB36E1                                     r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2471, routed)        0.864     0.864    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=498, routed)         0.914     0.916    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clk
    RAMB36_X5Y16         RAMB36E1                                     r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     0.916    
                         clock uncertainty            0.281     1.197    
    RAMB36_X5Y16         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                      0.189     1.386    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.386    
                         arrival time                           1.680    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 TEST_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_TEST_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.677ns  (logic 0.186ns (27.464%)  route 0.491ns (72.536%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.958ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2471, routed)        0.622     0.958    TEST_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X109Y74        FDRE                                         r  TEST_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y74        FDRE (Prop_fdre_C_Q)         0.141     1.099 f  TEST_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=1, routed)           0.103     1.202    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/peripheral_aresetn[0]_repN_alias
    SLICE_X106Y74        LUT3 (Prop_lut3_I2_O)        0.045     1.247 r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=10, routed)          0.388     1.635    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/tmp_ram_rd_en
    RAMB36_X5Y14         RAMB36E1                                     r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2471, routed)        0.864     0.864    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=498, routed)         0.911     0.913    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clk
    RAMB36_X5Y14         RAMB36E1                                     r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     0.913    
                         clock uncertainty            0.281     1.194    
    RAMB36_X5Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ENBWREN)
                                                      0.096     1.290    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.635    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 TEST_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_TEST_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.141ns (17.161%)  route 0.681ns (82.839%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2471, routed)        0.625     0.961    TEST_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X109Y77        FDRE                                         r  TEST_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y77        FDRE (Prop_fdre_C_Q)         0.141     1.102 f  TEST_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/Q
                         net (fo=6, routed)           0.681     1.782    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/peripheral_aresetn[0]_repN_1_alias
    RAMB36_X5Y14         RAMB36E1                                     r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2471, routed)        0.864     0.864    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=498, routed)         0.911     0.913    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clk
    RAMB36_X5Y14         RAMB36E1                                     r  TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     0.913    
                         clock uncertainty            0.281     1.194    
    RAMB36_X5Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                      0.189     1.383    TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.383    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.399    





