# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../../generator/RTL/ip/dsp_macro_xbip_dsp48_macro_0_0/sim/dsp_macro_xbip_dsp48_macro_0_0.vhd" \

# Do not sort compile order
nosort
