<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p204" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_204{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_204{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_204{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_204{left:81px;bottom:998px;letter-spacing:-0.17px;}
#t5_204{left:142px;bottom:998px;letter-spacing:-0.17px;}
#t6_204{left:189px;bottom:998px;letter-spacing:-0.14px;}
#t7_204{left:432px;bottom:998px;letter-spacing:-0.13px;}
#t8_204{left:525px;bottom:998px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t9_204{left:81px;bottom:973px;letter-spacing:-0.16px;}
#ta_204{left:142px;bottom:973px;letter-spacing:-0.17px;}
#tb_204{left:189px;bottom:973px;letter-spacing:-0.14px;}
#tc_204{left:432px;bottom:973px;letter-spacing:-0.12px;}
#td_204{left:525px;bottom:973px;letter-spacing:-0.13px;word-spacing:0.04px;}
#te_204{left:81px;bottom:949px;letter-spacing:-0.16px;}
#tf_204{left:142px;bottom:949px;letter-spacing:-0.17px;}
#tg_204{left:189px;bottom:949px;letter-spacing:-0.14px;}
#th_204{left:432px;bottom:949px;letter-spacing:-0.12px;}
#ti_204{left:525px;bottom:949px;letter-spacing:-0.13px;word-spacing:0.04px;}
#tj_204{left:81px;bottom:924px;letter-spacing:-0.18px;}
#tk_204{left:142px;bottom:924px;letter-spacing:-0.15px;}
#tl_204{left:189px;bottom:924px;letter-spacing:-0.15px;}
#tm_204{left:432px;bottom:924px;letter-spacing:-0.13px;}
#tn_204{left:525px;bottom:924px;letter-spacing:-0.12px;word-spacing:0.03px;}
#to_204{left:81px;bottom:900px;letter-spacing:-0.16px;}
#tp_204{left:142px;bottom:900px;letter-spacing:-0.17px;}
#tq_204{left:189px;bottom:900px;letter-spacing:-0.14px;}
#tr_204{left:432px;bottom:900px;letter-spacing:-0.13px;}
#ts_204{left:525px;bottom:900px;letter-spacing:-0.12px;word-spacing:0.04px;}
#tt_204{left:81px;bottom:875px;letter-spacing:-0.16px;}
#tu_204{left:142px;bottom:875px;letter-spacing:-0.17px;}
#tv_204{left:189px;bottom:875px;letter-spacing:-0.14px;}
#tw_204{left:432px;bottom:875px;letter-spacing:-0.13px;}
#tx_204{left:525px;bottom:875px;letter-spacing:-0.12px;word-spacing:0.04px;}
#ty_204{left:81px;bottom:851px;letter-spacing:-0.16px;}
#tz_204{left:142px;bottom:851px;letter-spacing:-0.17px;}
#t10_204{left:189px;bottom:851px;letter-spacing:-0.14px;}
#t11_204{left:432px;bottom:851px;letter-spacing:-0.13px;}
#t12_204{left:525px;bottom:851px;letter-spacing:-0.12px;word-spacing:0.04px;}
#t13_204{left:81px;bottom:826px;letter-spacing:-0.16px;}
#t14_204{left:142px;bottom:826px;letter-spacing:-0.17px;}
#t15_204{left:189px;bottom:826px;letter-spacing:-0.14px;}
#t16_204{left:432px;bottom:826px;letter-spacing:-0.13px;}
#t17_204{left:525px;bottom:826px;letter-spacing:-0.12px;word-spacing:0.04px;}
#t18_204{left:81px;bottom:802px;letter-spacing:-0.16px;}
#t19_204{left:142px;bottom:802px;letter-spacing:-0.17px;}
#t1a_204{left:189px;bottom:802px;letter-spacing:-0.14px;}
#t1b_204{left:432px;bottom:802px;letter-spacing:-0.14px;}
#t1c_204{left:525px;bottom:802px;letter-spacing:-0.12px;}
#t1d_204{left:82px;bottom:778px;letter-spacing:-0.16px;}
#t1e_204{left:142px;bottom:778px;letter-spacing:-0.17px;}
#t1f_204{left:189px;bottom:778px;letter-spacing:-0.14px;}
#t1g_204{left:432px;bottom:778px;letter-spacing:-0.13px;}
#t1h_204{left:525px;bottom:778px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1i_204{left:525px;bottom:756px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t1j_204{left:81px;bottom:710px;letter-spacing:-0.16px;}
#t1k_204{left:142px;bottom:710px;letter-spacing:-0.17px;}
#t1l_204{left:189px;bottom:710px;letter-spacing:-0.13px;}
#t1m_204{left:432px;bottom:710px;letter-spacing:-0.14px;}
#t1n_204{left:525px;bottom:710px;letter-spacing:-0.12px;}
#t1o_204{left:525px;bottom:689px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t1p_204{left:81px;bottom:664px;letter-spacing:-0.16px;}
#t1q_204{left:142px;bottom:664px;letter-spacing:-0.17px;}
#t1r_204{left:189px;bottom:664px;letter-spacing:-0.13px;}
#t1s_204{left:432px;bottom:664px;letter-spacing:-0.14px;}
#t1t_204{left:525px;bottom:664px;letter-spacing:-0.12px;}
#t1u_204{left:525px;bottom:643px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t1v_204{left:81px;bottom:619px;letter-spacing:-0.15px;}
#t1w_204{left:142px;bottom:619px;letter-spacing:-0.17px;}
#t1x_204{left:189px;bottom:619px;letter-spacing:-0.14px;}
#t1y_204{left:432px;bottom:619px;letter-spacing:-0.13px;}
#t1z_204{left:525px;bottom:619px;letter-spacing:-0.12px;}
#t20_204{left:525px;bottom:597px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t21_204{left:81px;bottom:573px;letter-spacing:-0.17px;}
#t22_204{left:142px;bottom:573px;letter-spacing:-0.15px;}
#t23_204{left:189px;bottom:573px;letter-spacing:-0.14px;}
#t24_204{left:432px;bottom:573px;letter-spacing:-0.13px;}
#t25_204{left:525px;bottom:573px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t26_204{left:525px;bottom:556px;letter-spacing:-0.12px;}
#t27_204{left:189px;bottom:532px;letter-spacing:-0.11px;}
#t28_204{left:525px;bottom:532px;letter-spacing:-0.13px;}
#t29_204{left:525px;bottom:510px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t2a_204{left:189px;bottom:486px;}
#t2b_204{left:525px;bottom:486px;letter-spacing:-0.11px;}
#t2c_204{left:189px;bottom:461px;}
#t2d_204{left:525px;bottom:461px;letter-spacing:-0.14px;}
#t2e_204{left:525px;bottom:440px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t2f_204{left:189px;bottom:415px;letter-spacing:-0.13px;}
#t2g_204{left:525px;bottom:415px;letter-spacing:-0.15px;}
#t2h_204{left:525px;bottom:394px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t2i_204{left:189px;bottom:370px;letter-spacing:-0.12px;}
#t2j_204{left:525px;bottom:370px;letter-spacing:-0.15px;}
#t2k_204{left:525px;bottom:348px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t2l_204{left:189px;bottom:324px;letter-spacing:-0.14px;}
#t2m_204{left:525px;bottom:324px;letter-spacing:-0.12px;}
#t2n_204{left:81px;bottom:299px;letter-spacing:-0.18px;}
#t2o_204{left:142px;bottom:299px;letter-spacing:-0.17px;}
#t2p_204{left:189px;bottom:299px;letter-spacing:-0.14px;}
#t2q_204{left:432px;bottom:299px;letter-spacing:-0.13px;}
#t2r_204{left:525px;bottom:299px;letter-spacing:-0.11px;}
#t2s_204{left:525px;bottom:278px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t2t_204{left:81px;bottom:254px;letter-spacing:-0.15px;}
#t2u_204{left:142px;bottom:254px;letter-spacing:-0.17px;}
#t2v_204{left:189px;bottom:254px;letter-spacing:-0.15px;}
#t2w_204{left:525px;bottom:254px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t2x_204{left:525px;bottom:237px;letter-spacing:-0.1px;}
#t2y_204{left:189px;bottom:212px;}
#t2z_204{left:432px;bottom:212px;letter-spacing:-0.14px;}
#t30_204{left:525px;bottom:212px;letter-spacing:-0.13px;}
#t31_204{left:189px;bottom:188px;}
#t32_204{left:432px;bottom:188px;letter-spacing:-0.14px;}
#t33_204{left:525px;bottom:188px;letter-spacing:-0.13px;}
#t34_204{left:189px;bottom:163px;}
#t35_204{left:432px;bottom:163px;letter-spacing:-0.14px;}
#t36_204{left:525px;bottom:163px;letter-spacing:-0.13px;}
#t37_204{left:189px;bottom:139px;}
#t38_204{left:432px;bottom:139px;letter-spacing:-0.14px;}
#t39_204{left:525px;bottom:139px;letter-spacing:-0.13px;}
#t3a_204{left:189px;bottom:114px;}
#t3b_204{left:432px;bottom:114px;letter-spacing:-0.15px;}
#t3c_204{left:525px;bottom:114px;letter-spacing:-0.12px;}
#t3d_204{left:118px;bottom:1086px;letter-spacing:0.1px;word-spacing:-0.06px;}
#t3e_204{left:204px;bottom:1086px;letter-spacing:0.13px;}
#t3f_204{left:100px;bottom:1063px;letter-spacing:-0.12px;}
#t3g_204{left:101px;bottom:1046px;letter-spacing:-0.14px;}
#t3h_204{left:224px;bottom:1046px;letter-spacing:-0.13px;word-spacing:0.03px;}
#t3i_204{left:454px;bottom:1046px;letter-spacing:-0.14px;}
#t3j_204{left:639px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t3k_204{left:87px;bottom:1022px;letter-spacing:-0.18px;}
#t3l_204{left:143px;bottom:1022px;letter-spacing:-0.14px;}

.s1_204{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_204{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_204{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_204{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s5_204{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts204" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg204Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg204" style="-webkit-user-select: none;"><object width="935" height="1210" data="204/204.svg" type="image/svg+xml" id="pdf204" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_204" class="t s1_204">2-188 </span><span id="t2_204" class="t s1_204">Vol. 4 </span>
<span id="t3_204" class="t s2_204">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_204" class="t s3_204">26DH </span><span id="t5_204" class="t s3_204">621 </span><span id="t6_204" class="t s3_204">IA32_MTRR_FIX4K_E8000 </span><span id="t7_204" class="t s3_204">Thread </span><span id="t8_204" class="t s3_204">See Table 2-2. </span>
<span id="t9_204" class="t s3_204">26EH </span><span id="ta_204" class="t s3_204">622 </span><span id="tb_204" class="t s3_204">IA32_MTRR_FIX4K_F0000 </span><span id="tc_204" class="t s3_204">Thread </span><span id="td_204" class="t s3_204">See Table 2-2. </span>
<span id="te_204" class="t s3_204">26FH </span><span id="tf_204" class="t s3_204">623 </span><span id="tg_204" class="t s3_204">IA32_MTRR_FIX4K_F8000 </span><span id="th_204" class="t s3_204">Thread </span><span id="ti_204" class="t s3_204">See Table 2-2. </span>
<span id="tj_204" class="t s3_204">277H </span><span id="tk_204" class="t s3_204">631 </span><span id="tl_204" class="t s3_204">IA32_PAT </span><span id="tm_204" class="t s3_204">Thread </span><span id="tn_204" class="t s3_204">See Table 2-2. </span>
<span id="to_204" class="t s3_204">280H </span><span id="tp_204" class="t s3_204">640 </span><span id="tq_204" class="t s3_204">IA32_MC0_CTL2 </span><span id="tr_204" class="t s3_204">Core </span><span id="ts_204" class="t s3_204">See Table 2-2. </span>
<span id="tt_204" class="t s3_204">281H </span><span id="tu_204" class="t s3_204">641 </span><span id="tv_204" class="t s3_204">IA32_MC1_CTL2 </span><span id="tw_204" class="t s3_204">Core </span><span id="tx_204" class="t s3_204">See Table 2-2. </span>
<span id="ty_204" class="t s3_204">282H </span><span id="tz_204" class="t s3_204">642 </span><span id="t10_204" class="t s3_204">IA32_MC2_CTL2 </span><span id="t11_204" class="t s3_204">Core </span><span id="t12_204" class="t s3_204">See Table 2-2. </span>
<span id="t13_204" class="t s3_204">283H </span><span id="t14_204" class="t s3_204">643 </span><span id="t15_204" class="t s3_204">IA32_MC3_CTL2 </span><span id="t16_204" class="t s3_204">Core </span><span id="t17_204" class="t s3_204">See Table 2-2. </span>
<span id="t18_204" class="t s3_204">284H </span><span id="t19_204" class="t s3_204">644 </span><span id="t1a_204" class="t s3_204">IA32_MC4_CTL2 </span><span id="t1b_204" class="t s3_204">Package </span><span id="t1c_204" class="t s3_204">Always 0 (CMCI not supported). </span>
<span id="t1d_204" class="t s3_204">2FFH </span><span id="t1e_204" class="t s3_204">767 </span><span id="t1f_204" class="t s3_204">IA32_MTRR_DEF_TYPE </span><span id="t1g_204" class="t s3_204">Thread </span><span id="t1h_204" class="t s3_204">Default Memory Types (R/W) </span>
<span id="t1i_204" class="t s3_204">See Table 2-2. </span>
<span id="t1j_204" class="t s3_204">309H </span><span id="t1k_204" class="t s3_204">777 </span><span id="t1l_204" class="t s3_204">IA32_FIXED_CTR0 </span><span id="t1m_204" class="t s3_204">Thread </span><span id="t1n_204" class="t s3_204">Fixed-Function Performance Counter Register 0 (R/W) </span>
<span id="t1o_204" class="t s3_204">See Table 2-2. </span>
<span id="t1p_204" class="t s3_204">30AH </span><span id="t1q_204" class="t s3_204">778 </span><span id="t1r_204" class="t s3_204">IA32_FIXED_CTR1 </span><span id="t1s_204" class="t s3_204">Thread </span><span id="t1t_204" class="t s3_204">Fixed-Function Performance Counter Register 1 (R/W) </span>
<span id="t1u_204" class="t s3_204">See Table 2-2. </span>
<span id="t1v_204" class="t s3_204">30BH </span><span id="t1w_204" class="t s3_204">779 </span><span id="t1x_204" class="t s3_204">IA32_FIXED_CTR2 </span><span id="t1y_204" class="t s3_204">Thread </span><span id="t1z_204" class="t s3_204">Fixed-Function Performance Counter Register 2 (R/W) </span>
<span id="t20_204" class="t s3_204">See Table 2-2. </span>
<span id="t21_204" class="t s3_204">345H </span><span id="t22_204" class="t s3_204">837 </span><span id="t23_204" class="t s3_204">IA32_PERF_CAPABILITIES </span><span id="t24_204" class="t s3_204">Thread </span><span id="t25_204" class="t s3_204">See Table 2-2. See Section 18.4.1, “IA32_DEBUGCTL </span>
<span id="t26_204" class="t s3_204">MSR.” </span>
<span id="t27_204" class="t s3_204">5:0 </span><span id="t28_204" class="t s3_204">LBR Format </span>
<span id="t29_204" class="t s3_204">See Table 2-2. </span>
<span id="t2a_204" class="t s3_204">6 </span><span id="t2b_204" class="t s3_204">PEBS Record Format. </span>
<span id="t2c_204" class="t s3_204">7 </span><span id="t2d_204" class="t s3_204">PEBSSaveArchRegs </span>
<span id="t2e_204" class="t s3_204">See Table 2-2. </span>
<span id="t2f_204" class="t s3_204">11:8 </span><span id="t2g_204" class="t s3_204">PEBS_REC_FORMAT </span>
<span id="t2h_204" class="t s3_204">See Table 2-2. </span>
<span id="t2i_204" class="t s3_204">12 </span><span id="t2j_204" class="t s3_204">SMM_FREEZE </span>
<span id="t2k_204" class="t s3_204">See Table 2-2. </span>
<span id="t2l_204" class="t s3_204">63:13 </span><span id="t2m_204" class="t s3_204">Reserved </span>
<span id="t2n_204" class="t s3_204">38DH </span><span id="t2o_204" class="t s3_204">909 </span><span id="t2p_204" class="t s3_204">IA32_FIXED_CTR_CTRL </span><span id="t2q_204" class="t s3_204">Thread </span><span id="t2r_204" class="t s3_204">Fixed-Function-Counter Control Register (R/W) </span>
<span id="t2s_204" class="t s3_204">See Table 2-2. </span>
<span id="t2t_204" class="t s3_204">38EH </span><span id="t2u_204" class="t s3_204">910 </span><span id="t2v_204" class="t s3_204">IA32_PERF_GLOBAL_STATUS </span><span id="t2w_204" class="t s3_204">See Table 2-2. See Section 20.6.2.2, “Global Counter </span>
<span id="t2x_204" class="t s3_204">Control Facilities.” </span>
<span id="t2y_204" class="t s3_204">0 </span><span id="t2z_204" class="t s3_204">Thread </span><span id="t30_204" class="t s3_204">Ovf_PMC0 </span>
<span id="t31_204" class="t s3_204">1 </span><span id="t32_204" class="t s3_204">Thread </span><span id="t33_204" class="t s3_204">Ovf_PMC1 </span>
<span id="t34_204" class="t s3_204">2 </span><span id="t35_204" class="t s3_204">Thread </span><span id="t36_204" class="t s3_204">Ovf_PMC2 </span>
<span id="t37_204" class="t s3_204">3 </span><span id="t38_204" class="t s3_204">Thread </span><span id="t39_204" class="t s3_204">Ovf_PMC3 </span>
<span id="t3a_204" class="t s3_204">4 </span><span id="t3b_204" class="t s3_204">Core </span><span id="t3c_204" class="t s3_204">Ovf_PMC4 (if CPUID.0AH:EAX[15:8] &gt; 4) </span>
<span id="t3d_204" class="t s4_204">Table 2-20. </span><span id="t3e_204" class="t s4_204">MSRs Supported by Intel® Processors Based on Sandy Bridge Microarchitecture (Contd.) </span>
<span id="t3f_204" class="t s5_204">Register </span>
<span id="t3g_204" class="t s5_204">Address </span><span id="t3h_204" class="t s5_204">Register Name / Bit Fields </span><span id="t3i_204" class="t s5_204">Scope </span><span id="t3j_204" class="t s5_204">Bit Description </span>
<span id="t3k_204" class="t s5_204">Hex </span><span id="t3l_204" class="t s5_204">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
