{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1499288099883 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1499288099885 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul  5 17:54:59 2017 " "Processing started: Wed Jul  5 17:54:59 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1499288099885 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1499288099885 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS_UNICYCLE -c MIPS_UNICYCLE " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS_UNICYCLE -c MIPS_UNICYCLE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1499288099886 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1499288100074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ULA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-ULA_arch " "Found design unit 1: ULA-ULA_arch" {  } { { "ULA.vhd" "" { Text "/home/marcelo/Documentos/Aulas/OAC/OAC-1-2016/Final/ULA.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499288100567 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "/home/marcelo/Documentos/Aulas/OAC/OAC-1-2016/Final/ULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499288100567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499288100567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "REG_BANK.vhd 2 1 " "Found 2 design units, including 1 entities, in source file REG_BANK.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG_BANK-REG_BANK_arch " "Found design unit 1: REG_BANK-REG_BANK_arch" {  } { { "REG_BANK.vhd" "" { Text "/home/marcelo/Documentos/Aulas/OAC/OAC-1-2016/Final/REG_BANK.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499288100568 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG_BANK " "Found entity 1: REG_BANK" {  } { { "REG_BANK.vhd" "" { Text "/home/marcelo/Documentos/Aulas/OAC/OAC-1-2016/Final/REG_BANK.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499288100568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499288100568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MI.vhd 2 1 " "Found 2 design units, including 1 entities, in source file MI.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MI-MI_arch " "Found design unit 1: MI-MI_arch" {  } { { "MI.vhd" "" { Text "/home/marcelo/Documentos/Aulas/OAC/OAC-1-2016/Final/MI.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499288100583 ""} { "Info" "ISGN_ENTITY_NAME" "1 MI " "Found entity 1: MI" {  } { { "MI.vhd" "" { Text "/home/marcelo/Documentos/Aulas/OAC/OAC-1-2016/Final/MI.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499288100583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499288100583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MD.vhd 2 1 " "Found 2 design units, including 1 entities, in source file MD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MD-MD_arch " "Found design unit 1: MD-MD_arch" {  } { { "MD.vhd" "" { Text "/home/marcelo/Documentos/Aulas/OAC/OAC-1-2016/Final/MD.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499288100584 ""} { "Info" "ISGN_ENTITY_NAME" "1 MD " "Found entity 1: MD" {  } { { "MD.vhd" "" { Text "/home/marcelo/Documentos/Aulas/OAC/OAC-1-2016/Final/MD.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499288100584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499288100584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SOM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SOM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SOM-SOM_arch " "Found design unit 1: SOM-SOM_arch" {  } { { "SOM.vhd" "" { Text "/home/marcelo/Documentos/Aulas/OAC/OAC-1-2016/Final/SOM.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499288100585 ""} { "Info" "ISGN_ENTITY_NAME" "1 SOM " "Found entity 1: SOM" {  } { { "SOM.vhd" "" { Text "/home/marcelo/Documentos/Aulas/OAC/OAC-1-2016/Final/SOM.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499288100585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499288100585 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX MUX.vhd " "Entity \"MUX\" obtained from \"MUX.vhd\" instead of from Quartus II megafunction library" {  } { { "MUX.vhd" "" { Text "/home/marcelo/Documentos/Aulas/OAC/OAC-1-2016/Final/MUX.vhd" 11 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1499288100586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MUX.vhd 2 1 " "Found 2 design units, including 1 entities, in source file MUX.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX-MUX_arch " "Found design unit 1: MUX-MUX_arch" {  } { { "MUX.vhd" "" { Text "/home/marcelo/Documentos/Aulas/OAC/OAC-1-2016/Final/MUX.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499288100586 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "MUX.vhd" "" { Text "/home/marcelo/Documentos/Aulas/OAC/OAC-1-2016/Final/MUX.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499288100586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499288100586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "REG.vhd 2 1 " "Found 2 design units, including 1 entities, in source file REG.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG-REG_arch " "Found design unit 1: REG-REG_arch" {  } { { "REG.vhd" "" { Text "/home/marcelo/Documentos/Aulas/OAC/OAC-1-2016/Final/REG.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499288100586 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG " "Found entity 1: REG" {  } { { "REG.vhd" "" { Text "/home/marcelo/Documentos/Aulas/OAC/OAC-1-2016/Final/REG.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499288100586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499288100586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SIGN_EX.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SIGN_EX.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SIGN_EX-SIGN_EX_arch " "Found design unit 1: SIGN_EX-SIGN_EX_arch" {  } { { "SIGN_EX.vhd" "" { Text "/home/marcelo/Documentos/Aulas/OAC/OAC-1-2016/Final/SIGN_EX.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499288100587 ""} { "Info" "ISGN_ENTITY_NAME" "1 SIGN_EX " "Found entity 1: SIGN_EX" {  } { { "SIGN_EX.vhd" "" { Text "/home/marcelo/Documentos/Aulas/OAC/OAC-1-2016/Final/SIGN_EX.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499288100587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499288100587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MIPS_UNICYCLE.vhd 2 1 " "Found 2 design units, including 1 entities, in source file MIPS_UNICYCLE.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_UNICYCLE-MIPS_UNICYCLE_ARCH " "Found design unit 1: MIPS_UNICYCLE-MIPS_UNICYCLE_ARCH" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "/home/marcelo/Documentos/Aulas/OAC/OAC-1-2016/Final/MIPS_UNICYCLE.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499288100588 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS_UNICYCLE " "Found entity 1: MIPS_UNICYCLE" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "/home/marcelo/Documentos/Aulas/OAC/OAC-1-2016/Final/MIPS_UNICYCLE.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499288100588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499288100588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file CU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CU-CU_ARCH " "Found design unit 1: CU-CU_ARCH" {  } { { "CU.vhd" "" { Text "/home/marcelo/Documentos/Aulas/OAC/OAC-1-2016/Final/CU.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499288100589 ""} { "Info" "ISGN_ENTITY_NAME" "1 CU " "Found entity 1: CU" {  } { { "CU.vhd" "" { Text "/home/marcelo/Documentos/Aulas/OAC/OAC-1-2016/Final/CU.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499288100589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499288100589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CULA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file CULA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CULA-CULA_ARCH " "Found design unit 1: CULA-CULA_ARCH" {  } { { "CULA.vhd" "" { Text "/home/marcelo/Documentos/Aulas/OAC/OAC-1-2016/Final/CULA.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499288100590 ""} { "Info" "ISGN_ENTITY_NAME" "1 CULA " "Found entity 1: CULA" {  } { { "CULA.vhd" "" { Text "/home/marcelo/Documentos/Aulas/OAC/OAC-1-2016/Final/CULA.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499288100590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499288100590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "REG_A.vhd 2 1 " "Found 2 design units, including 1 entities, in source file REG_A.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG_A-REG_A_arch " "Found design unit 1: REG_A-REG_A_arch" {  } { { "REG_A.vhd" "" { Text "/home/marcelo/Documentos/Aulas/OAC/OAC-1-2016/Final/REG_A.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499288100591 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG_A " "Found entity 1: REG_A" {  } { { "REG_A.vhd" "" { Text "/home/marcelo/Documentos/Aulas/OAC/OAC-1-2016/Final/REG_A.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499288100591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499288100591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MUX7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file MUX7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX7-MUX7_arch " "Found design unit 1: MUX7-MUX7_arch" {  } { { "MUX7.vhd" "" { Text "/home/marcelo/Documentos/Aulas/OAC/OAC-1-2016/Final/MUX7.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499288100591 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX7 " "Found entity 1: MUX7" {  } { { "MUX7.vhd" "" { Text "/home/marcelo/Documentos/Aulas/OAC/OAC-1-2016/Final/MUX7.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499288100591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499288100591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MUX5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file MUX5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX5-MUX5_arch " "Found design unit 1: MUX5-MUX5_arch" {  } { { "MUX5.vhd" "" { Text "/home/marcelo/Documentos/Aulas/OAC/OAC-1-2016/Final/MUX5.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499288100592 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX5 " "Found entity 1: MUX5" {  } { { "MUX5.vhd" "" { Text "/home/marcelo/Documentos/Aulas/OAC/OAC-1-2016/Final/MUX5.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499288100592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499288100592 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS_UNICYCLE " "Elaborating entity \"MIPS_UNICYCLE\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1499288100662 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "DATA8 MIPS_UNICYCLE.vhd(134) " "VHDL Signal Declaration warning at MIPS_UNICYCLE.vhd(134): used explicit default value for signal \"DATA8\" because signal was never assigned a value" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "/home/marcelo/Documentos/Aulas/OAC/OAC-1-2016/Final/MIPS_UNICYCLE.vhd" 134 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1499288100665 "|MIPS_UNICYCLE"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "MIPS_UNICYCLE.vhd(192) " "VHDL Subtype or Type Declaration warning at MIPS_UNICYCLE.vhd(192): subtype or type has null range" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "/home/marcelo/Documentos/Aulas/OAC/OAC-1-2016/Final/MIPS_UNICYCLE.vhd" 192 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1499288100666 "|MIPS_UNICYCLE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CU CU:CUU " "Elaborating entity \"CU\" for hierarchy \"CU:CUU\"" {  } { { "MIPS_UNICYCLE.vhd" "CUU" { Text "/home/marcelo/Documentos/Aulas/OAC/OAC-1-2016/Final/MIPS_UNICYCLE.vhd" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499288100669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MI MI:InstMemo " "Elaborating entity \"MI\" for hierarchy \"MI:InstMemo\"" {  } { { "MIPS_UNICYCLE.vhd" "InstMemo" { Text "/home/marcelo/Documentos/Aulas/OAC/OAC-1-2016/Final/MIPS_UNICYCLE.vhd" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499288100671 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mem MI.vhd(22) " "VHDL Signal Declaration warning at MI.vhd(22): used implicit default value for signal \"mem\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MI.vhd" "" { Text "/home/marcelo/Documentos/Aulas/OAC/OAC-1-2016/Final/MI.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1499288100672 "|MIPS_UNICYCLE|MI:InstMemo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX5 MUX5:MUXREGDST " "Elaborating entity \"MUX5\" for hierarchy \"MUX5:MUXREGDST\"" {  } { { "MIPS_UNICYCLE.vhd" "MUXREGDST" { Text "/home/marcelo/Documentos/Aulas/OAC/OAC-1-2016/Final/MIPS_UNICYCLE.vhd" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499288100673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_BANK REG_BANK:RegBank " "Elaborating entity \"REG_BANK\" for hierarchy \"REG_BANK:RegBank\"" {  } { { "MIPS_UNICYCLE.vhd" "RegBank" { Text "/home/marcelo/Documentos/Aulas/OAC/OAC-1-2016/Final/MIPS_UNICYCLE.vhd" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499288100675 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zero REG_BANK.vhd(47) " "VHDL Process Statement warning at REG_BANK.vhd(47): signal \"zero\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "REG_BANK.vhd" "" { Text "/home/marcelo/Documentos/Aulas/OAC/OAC-1-2016/Final/REG_BANK.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1499288100688 "|MIPS_UNICYCLE|REG_BANK:RegBank"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "reg\[0\]\[0\] REG_BANK.vhd(39) " "Can't infer register for \"reg\[0\]\[0\]\" at REG_BANK.vhd(39) because it does not hold its value outside the clock edge" {  } { { "REG_BANK.vhd" "" { Text "/home/marcelo/Documentos/Aulas/OAC/OAC-1-2016/Final/REG_BANK.vhd" 39 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1499288100712 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[0\] REG_BANK.vhd(36) " "Inferred latch for \"reg\[0\]\[0\]\" at REG_BANK.vhd(36)" {  } { { "REG_BANK.vhd" "" { Text "/home/marcelo/Documentos/Aulas/OAC/OAC-1-2016/Final/REG_BANK.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499288100713 "|MIPS_UNICYCLE|REG_BANK:RegBank"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "reg\[0\]\[1\] REG_BANK.vhd(39) " "Can't infer register for \"reg\[0\]\[1\]\" at REG_BANK.vhd(39) because it does not hold its value outside the clock edge" {  } { { "REG_BANK.vhd" "" { Text "/home/marcelo/Documentos/Aulas/OAC/OAC-1-2016/Final/REG_BANK.vhd" 39 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1499288100713 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[1\] REG_BANK.vhd(36) " "Inferred latch for \"reg\[0\]\[1\]\" at REG_BANK.vhd(36)" {  } { { "REG_BANK.vhd" "" { Text "/home/marcelo/Documentos/Aulas/OAC/OAC-1-2016/Final/REG_BANK.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499288100713 "|MIPS_UNICYCLE|REG_BANK:RegBank"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "reg\[0\]\[2\] REG_BANK.vhd(39) " "Can't infer register for \"reg\[0\]\[2\]\" at REG_BANK.vhd(39) because it does not hold its value outside the clock edge" {  } { { "REG_BANK.vhd" "" { Text "/home/marcelo/Documentos/Aulas/OAC/OAC-1-2016/Final/REG_BANK.vhd" 39 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1499288100713 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[2\] REG_BANK.vhd(36) " "Inferred latch for \"reg\[0\]\[2\]\" at REG_BANK.vhd(36)" {  } { { "REG_BANK.vhd" "" { Text "/home/marcelo/Documentos/Aulas/OAC/OAC-1-2016/Final/REG_BANK.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499288100713 "|MIPS_UNICYCLE|REG_BANK:RegBank"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "reg\[0\]\[3\] REG_BANK.vhd(39) " "Can't infer register for \"reg\[0\]\[3\]\" at REG_BANK.vhd(39) because it does not hold its value outside the clock edge" {  } { { "REG_BANK.vhd" "" { Text "/home/marcelo/Documentos/Aulas/OAC/OAC-1-2016/Final/REG_BANK.vhd" 39 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1499288100713 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[3\] REG_BANK.vhd(36) " "Inferred latch for \"reg\[0\]\[3\]\" at REG_BANK.vhd(36)" {  } { { "REG_BANK.vhd" "" { Text "/home/marcelo/Documentos/Aulas/OAC/OAC-1-2016/Final/REG_BANK.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499288100713 "|MIPS_UNICYCLE|REG_BANK:RegBank"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "reg\[0\]\[4\] REG_BANK.vhd(39) " "Can't infer register for \"reg\[0\]\[4\]\" at REG_BANK.vhd(39) because it does not hold its value outside the clock edge" {  } { { "REG_BANK.vhd" "" { Text "/home/marcelo/Documentos/Aulas/OAC/OAC-1-2016/Final/REG_BANK.vhd" 39 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1499288100713 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[4\] REG_BANK.vhd(36) " "Inferred latch for \"reg\[0\]\[4\]\" at REG_BANK.vhd(36)" {  } { { "REG_BANK.vhd" "" { Text "/home/marcelo/Documentos/Aulas/OAC/OAC-1-2016/Final/REG_BANK.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499288100713 "|MIPS_UNICYCLE|REG_BANK:RegBank"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "reg\[0\]\[5\] REG_BANK.vhd(39) " "Can't infer register for \"reg\[0\]\[5\]\" at REG_BANK.vhd(39) because it does not hold its value outside the clock edge" {  } { { "REG_BANK.vhd" "" { Text "/home/marcelo/Documentos/Aulas/OAC/OAC-1-2016/Final/REG_BANK.vhd" 39 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1499288100713 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[5\] REG_BANK.vhd(36) " "Inferred latch for \"reg\[0\]\[5\]\" at REG_BANK.vhd(36)" {  } { { "REG_BANK.vhd" "" { Text "/home/marcelo/Documentos/Aulas/OAC/OAC-1-2016/Final/REG_BANK.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499288100714 "|MIPS_UNICYCLE|REG_BANK:RegBank"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "reg\[0\]\[6\] REG_BANK.vhd(39) " "Can't infer register for \"reg\[0\]\[6\]\" at REG_BANK.vhd(39) because it does not hold its value outside the clock edge" {  } { { "REG_BANK.vhd" "" { Text "/home/marcelo/Documentos/Aulas/OAC/OAC-1-2016/Final/REG_BANK.vhd" 39 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1499288100714 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[6\] REG_BANK.vhd(36) " "Inferred latch for \"reg\[0\]\[6\]\" at REG_BANK.vhd(36)" {  } { { "REG_BANK.vhd" "" { Text "/home/marcelo/Documentos/Aulas/OAC/OAC-1-2016/Final/REG_BANK.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499288100714 "|MIPS_UNICYCLE|REG_BANK:RegBank"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "reg\[0\]\[7\] REG_BANK.vhd(39) " "Can't infer register for \"reg\[0\]\[7\]\" at REG_BANK.vhd(39) because it does not hold its value outside the clock edge" {  } { { "REG_BANK.vhd" "" { Text "/home/marcelo/Documentos/Aulas/OAC/OAC-1-2016/Final/REG_BANK.vhd" 39 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1499288100714 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[7\] REG_BANK.vhd(36) " "Inferred latch for \"reg\[0\]\[7\]\" at REG_BANK.vhd(36)" {  } { { "REG_BANK.vhd" "" { Text "/home/marcelo/Documentos/Aulas/OAC/OAC-1-2016/Final/REG_BANK.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499288100714 "|MIPS_UNICYCLE|REG_BANK:RegBank"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "reg\[0\]\[8\] REG_BANK.vhd(39) " "Can't infer register for \"reg\[0\]\[8\]\" at REG_BANK.vhd(39) because it does not hold its value outside the clock edge" {  } { { "REG_BANK.vhd" "" { Text "/home/marcelo/Documentos/Aulas/OAC/OAC-1-2016/Final/REG_BANK.vhd" 39 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1499288100714 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[8\] REG_BANK.vhd(36) " "Inferred latch for \"reg\[0\]\[8\]\" at REG_BANK.vhd(36)" {  } { { "REG_BANK.vhd" "" { Text "/home/marcelo/Documentos/Aulas/OAC/OAC-1-2016/Final/REG_BANK.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499288100714 "|MIPS_UNICYCLE|REG_BANK:RegBank"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "reg\[0\]\[9\] REG_BANK.vhd(39) " "Can't infer register for \"reg\[0\]\[9\]\" at REG_BANK.vhd(39) because it does not hold its value outside the clock edge" {  } { { "REG_BANK.vhd" "" { Text "/home/marcelo/Documentos/Aulas/OAC/OAC-1-2016/Final/REG_BANK.vhd" 39 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1499288100714 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[9\] REG_BANK.vhd(36) " "Inferred latch for \"reg\[0\]\[9\]\" at REG_BANK.vhd(36)" {  } { { "REG_BANK.vhd" "" { Text "/home/marcelo/Documentos/Aulas/OAC/OAC-1-2016/Final/REG_BANK.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499288100714 "|MIPS_UNICYCLE|REG_BANK:RegBank"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "reg\[0\]\[10\] REG_BANK.vhd(39) " "Can't infer register for \"reg\[0\]\[10\]\" at REG_BANK.vhd(39) because it does not hold its value outside the clock edge" {  } { { "REG_BANK.vhd" "" { Text "/home/marcelo/Documentos/Aulas/OAC/OAC-1-2016/Final/REG_BANK.vhd" 39 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1499288100714 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[10\] REG_BANK.vhd(36) " "Inferred latch for \"reg\[0\]\[10\]\" at REG_BANK.vhd(36)" {  } { { "REG_BANK.vhd" "" { Text "/home/marcelo/Documentos/Aulas/OAC/OAC-1-2016/Final/REG_BANK.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499288100714 "|MIPS_UNICYCLE|REG_BANK:RegBank"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "reg\[0\]\[11\] REG_BANK.vhd(39) " "Can't infer register for \"reg\[0\]\[11\]\" at REG_BANK.vhd(39) because it does not hold its value outside the clock edge" {  } { { "REG_BANK.vhd" "" { Text "/home/marcelo/Documentos/Aulas/OAC/OAC-1-2016/Final/REG_BANK.vhd" 39 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1499288100714 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[11\] REG_BANK.vhd(36) " "Inferred latch for \"reg\[0\]\[11\]\" at REG_BANK.vhd(36)" {  } { { "REG_BANK.vhd" "" { Text "/home/marcelo/Documentos/Aulas/OAC/OAC-1-2016/Final/REG_BANK.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499288100715 "|MIPS_UNICYCLE|REG_BANK:RegBank"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "reg\[0\]\[12\] REG_BANK.vhd(39) " "Can't infer register for \"reg\[0\]\[12\]\" at REG_BANK.vhd(39) because it does not hold its value outside the clock edge" {  } { { "REG_BANK.vhd" "" { Text "/home/marcelo/Documentos/Aulas/OAC/OAC-1-2016/Final/REG_BANK.vhd" 39 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1499288100715 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[12\] REG_BANK.vhd(36) " "Inferred latch for \"reg\[0\]\[12\]\" at REG_BANK.vhd(36)" {  } { { "REG_BANK.vhd" "" { Text "/home/marcelo/Documentos/Aulas/OAC/OAC-1-2016/Final/REG_BANK.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499288100715 "|MIPS_UNICYCLE|REG_BANK:RegBank"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "reg\[0\]\[13\] REG_BANK.vhd(39) " "Can't infer register for \"reg\[0\]\[13\]\" at REG_BANK.vhd(39) because it does not hold its value outside the clock edge" {  } { { "REG_BANK.vhd" "" { Text "/home/marcelo/Documentos/Aulas/OAC/OAC-1-2016/Final/REG_BANK.vhd" 39 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1499288100715 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[13\] REG_BANK.vhd(36) " "Inferred latch for \"reg\[0\]\[13\]\" at REG_BANK.vhd(36)" {  } { { "REG_BANK.vhd" "" { Text "/home/marcelo/Documentos/Aulas/OAC/OAC-1-2016/Final/REG_BANK.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499288100715 "|MIPS_UNICYCLE|REG_BANK:RegBank"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "reg\[0\]\[14\] REG_BANK.vhd(39) " "Can't infer register for \"reg\[0\]\[14\]\" at REG_BANK.vhd(39) because it does not hold its value outside the clock edge" {  } { { "REG_BANK.vhd" "" { Text "/home/marcelo/Documentos/Aulas/OAC/OAC-1-2016/Final/REG_BANK.vhd" 39 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1499288100715 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[14\] REG_BANK.vhd(36) " "Inferred latch for \"reg\[0\]\[14\]\" at REG_BANK.vhd(36)" {  } { { "REG_BANK.vhd" "" { Text "/home/marcelo/Documentos/Aulas/OAC/OAC-1-2016/Final/REG_BANK.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499288100715 "|MIPS_UNICYCLE|REG_BANK:RegBank"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "reg\[0\]\[15\] REG_BANK.vhd(39) " "Can't infer register for \"reg\[0\]\[15\]\" at REG_BANK.vhd(39) because it does not hold its value outside the clock edge" {  } { { "REG_BANK.vhd" "" { Text "/home/marcelo/Documentos/Aulas/OAC/OAC-1-2016/Final/REG_BANK.vhd" 39 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1499288100715 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[15\] REG_BANK.vhd(36) " "Inferred latch for \"reg\[0\]\[15\]\" at REG_BANK.vhd(36)" {  } { { "REG_BANK.vhd" "" { Text "/home/marcelo/Documentos/Aulas/OAC/OAC-1-2016/Final/REG_BANK.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499288100715 "|MIPS_UNICYCLE|REG_BANK:RegBank"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "reg\[0\]\[16\] REG_BANK.vhd(39) " "Can't infer register for \"reg\[0\]\[16\]\" at REG_BANK.vhd(39) because it does not hold its value outside the clock edge" {  } { { "REG_BANK.vhd" "" { Text "/home/marcelo/Documentos/Aulas/OAC/OAC-1-2016/Final/REG_BANK.vhd" 39 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1499288100715 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[16\] REG_BANK.vhd(36) " "Inferred latch for \"reg\[0\]\[16\]\" at REG_BANK.vhd(36)" {  } { { "REG_BANK.vhd" "" { Text "/home/marcelo/Documentos/Aulas/OAC/OAC-1-2016/Final/REG_BANK.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499288100715 "|MIPS_UNICYCLE|REG_BANK:RegBank"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "reg\[0\]\[17\] REG_BANK.vhd(39) " "Can't infer register for \"reg\[0\]\[17\]\" at REG_BANK.vhd(39) because it does not hold its value outside the clock edge" {  } { { "REG_BANK.vhd" "" { Text "/home/marcelo/Documentos/Aulas/OAC/OAC-1-2016/Final/REG_BANK.vhd" 39 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1499288100715 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[17\] REG_BANK.vhd(36) " "Inferred latch for \"reg\[0\]\[17\]\" at REG_BANK.vhd(36)" {  } { { "REG_BANK.vhd" "" { Text "/home/marcelo/Documentos/Aulas/OAC/OAC-1-2016/Final/REG_BANK.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499288100715 "|MIPS_UNICYCLE|REG_BANK:RegBank"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "reg\[0\]\[18\] REG_BANK.vhd(39) " "Can't infer register for \"reg\[0\]\[18\]\" at REG_BANK.vhd(39) because it does not hold its value outside the clock edge" {  } { { "REG_BANK.vhd" "" { Text "/home/marcelo/Documentos/Aulas/OAC/OAC-1-2016/Final/REG_BANK.vhd" 39 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1499288100716 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[18\] REG_BANK.vhd(36) " "Inferred latch for \"reg\[0\]\[18\]\" at REG_BANK.vhd(36)" {  } { { "REG_BANK.vhd" "" { Text "/home/marcelo/Documentos/Aulas/OAC/OAC-1-2016/Final/REG_BANK.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499288100716 "|MIPS_UNICYCLE|REG_BANK:RegBank"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "REG_BANK:RegBank " "Can't elaborate user hierarchy \"REG_BANK:RegBank\"" {  } { { "MIPS_UNICYCLE.vhd" "RegBank" { Text "/home/marcelo/Documentos/Aulas/OAC/OAC-1-2016/Final/MIPS_UNICYCLE.vhd" 165 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499288100761 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 20 s 6 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 20 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "363 " "Peak virtual memory: 363 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1499288100871 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jul  5 17:55:00 2017 " "Processing ended: Wed Jul  5 17:55:00 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1499288100871 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1499288100871 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1499288100871 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1499288100871 ""}
