// Seed: 3377174619
module module_0 (
    input supply0 id_0,
    input supply0 id_1,
    input supply0 id_2,
    output tri1 id_3,
    input supply1 id_4,
    input uwire id_5,
    output tri0 id_6,
    input supply1 id_7,
    output tri id_8,
    input wire id_9,
    output wire id_10,
    input tri1 id_11,
    output supply1 id_12,
    input tri1 id_13,
    input supply1 id_14,
    input uwire id_15,
    input wire id_16,
    input tri0 id_17,
    input tri0 id_18,
    input supply1 id_19,
    input wor id_20,
    input wand id_21
);
  assign id_12 = {id_16, (id_15), id_21, 1, "", 1} + 1'b0;
  assign id_6  = 1;
endmodule
module module_1 (
    output supply1 id_0,
    input supply0 id_1
    , id_14,
    input supply1 id_2,
    output tri0 id_3,
    input tri0 id_4,
    output tri1 id_5,
    input tri0 id_6,
    input tri id_7,
    output tri0 id_8,
    output wire id_9,
    output wire id_10,
    input wor id_11,
    input wand id_12
);
  wire id_15;
  module_0(
      id_6,
      id_11,
      id_4,
      id_3,
      id_4,
      id_4,
      id_0,
      id_4,
      id_10,
      id_12,
      id_9,
      id_7,
      id_10,
      id_12,
      id_4,
      id_1,
      id_4,
      id_12,
      id_4,
      id_7,
      id_12,
      id_2
  );
endmodule
