library verilog;
use verilog.vl_types.all;
entity vtf_SMG_test is
end vtf_SMG_test;
