# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../VeSPA_Pipeline.srcs/sources_1/new" -d "BUS_MSB=31" -d "BUS_WIDTH=32" \
"Pipeline_tb_time_synth.v" \
"../../../../../VeSPA_Pipeline.srcs/sim_1/new/Pipeline_tb.v" \

# Do not sort compile order
nosort
