<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Simple_Circuit_pop_delay.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Simple_Circuit_pop_delay.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Simple_Circuit_pop_delay.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Simple_Circuit_pop_delay.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Simple_Circuit_pop_delay.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Simple_Circuit_pop_delay.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Simple_Circuit_pop_delay.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Simple_Circuit_pop_delay.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Simple_Circuit_pop_delay.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Simple_Circuit_pop_delay_envsettings.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Simple_Circuit_pop_delay_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Simple_Circuit_pop_delay_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Simple_Circuit_pop_delay_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="t_Simple_Circuit_opo_delay_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="t_Simple_Circuit_opo_delay_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="t_Simple_Circuit_opo_delay_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="t_Simple_Circuit_opo_delay_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1479054573" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1479054573">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1479072591" xil_pn:in_ck="8361130288100359530" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1479072591">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Simple_Circuit_pop_delay.v"/>
      <outfile xil_pn:name="t_Simple_Circuit_opo_delay.v"/>
    </transform>
    <transform xil_pn:end_ts="1479056761" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="3716684826489448353" xil_pn:start_ts="1479056761">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1479056761" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="2267922643758407203" xil_pn:start_ts="1479056761">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1479054573" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="5730383174086662863" xil_pn:start_ts="1479054573">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1479056761" xil_pn:in_ck="8361130288100359530" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1479056761">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Simple_Circuit_pop_delay.v"/>
      <outfile xil_pn:name="t_Simple_Circuit_opo_delay.v"/>
    </transform>
    <transform xil_pn:end_ts="1479056763" xil_pn:in_ck="8361130288100359530" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="6689090201678682051" xil_pn:start_ts="1479056761">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="t_Simple_Circuit_opo_delay_beh.prj"/>
      <outfile xil_pn:name="t_Simple_Circuit_opo_delay_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1479056822" xil_pn:in_ck="-2130629499338389600" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="8972724383412802086" xil_pn:start_ts="1479056822">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="t_Simple_Circuit_opo_delay_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1479054547" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1479054547">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1479054547" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="5750448763383733233" xil_pn:start_ts="1479054547">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1479054547" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="5730383174086662863" xil_pn:start_ts="1479054547">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1479054547" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1479054547">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1479054547" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="415637602670952623" xil_pn:start_ts="1479054547">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1479054547" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280842703814" xil_pn:start_ts="1479054547">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1479054547" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-1701493900458423335" xil_pn:start_ts="1479054547">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1479072567" xil_pn:in_ck="-5691282718058118212" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-6680198000681765034" xil_pn:start_ts="1479072559">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Simple_Circuit_pop_delay.lso"/>
      <outfile xil_pn:name="Simple_Circuit_pop_delay.ngc"/>
      <outfile xil_pn:name="Simple_Circuit_pop_delay.ngr"/>
      <outfile xil_pn:name="Simple_Circuit_pop_delay.prj"/>
      <outfile xil_pn:name="Simple_Circuit_pop_delay.stx"/>
      <outfile xil_pn:name="Simple_Circuit_pop_delay.syr"/>
      <outfile xil_pn:name="Simple_Circuit_pop_delay.xst"/>
      <outfile xil_pn:name="Simple_Circuit_pop_delay_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
