

================================================================
== Vivado HLS Report for 'Userplane_L1_Data_Gen'
================================================================
* Date:           Wed Mar 17 19:03:53 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        12_Dummy_L1_to_UPLANE
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     3.076|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    2|    2|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.07>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%data_src_state_load = load i2* @data_src_state, align 1" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:28]   --->   Operation 4 'load' 'data_src_state_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%t_V = load i6* @sym_count_V, align 1" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:40]   --->   Operation 5 'load' 't_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.67ns)   --->   "store i2 0, i2* @data_src_state, align 1" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:84]   --->   Operation 6 'store' <Predicate = (data_src_state_load == 2)> <Delay = 0.67>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sec_count_V = load i4* @section_count_V, align 1" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:51]   --->   Operation 7 'load' 'sec_count_V' <Predicate = (data_src_state_load == 1)> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%trunc_ln215 = trunc i4 %sec_count_V to i2" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:54]   --->   Operation 8 'trunc' 'trunc_ln215' <Predicate = (data_src_state_load == 1)> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.72ns)   --->   "%icmp_ln879 = icmp eq i4 %sec_count_V, 2" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:63]   --->   Operation 9 'icmp' 'icmp_ln879' <Predicate = (data_src_state_load == 1)> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879, label %._crit_edge495, label %2" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:63]   --->   Operation 10 'br' <Predicate = (data_src_state_load == 1)> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.79ns)   --->   "%add_ln700_1 = add i4 %sec_count_V, 1" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:74]   --->   Operation 11 'add' 'add_ln700_1' <Predicate = (data_src_state_load == 1 & !icmp_ln879)> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.65ns)   --->   "store i4 %add_ln700_1, i4* @section_count_V, align 1" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:74]   --->   Operation 12 'store' <Predicate = (data_src_state_load == 1 & !icmp_ln879)> <Delay = 0.65>
ST_1 : Operation 13 [1/1] (0.65ns)   --->   "br label %3"   --->   Operation 13 'br' <Predicate = (data_src_state_load == 1 & !icmp_ln879)> <Delay = 0.65>
ST_1 : Operation 14 [1/1] (0.65ns)   --->   "store i4 0, i4* @section_count_V, align 1" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:65]   --->   Operation 14 'store' <Predicate = (data_src_state_load == 1 & icmp_ln879)> <Delay = 0.65>
ST_1 : Operation 15 [1/1] (0.78ns)   --->   "%add_ln700 = add i6 %t_V, 1" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:66]   --->   Operation 15 'add' 'add_ln700' <Predicate = (data_src_state_load == 1 & icmp_ln879)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "store i6 %add_ln700, i6* @sym_count_V, align 1" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:66]   --->   Operation 16 'store' <Predicate = (data_src_state_load == 1 & icmp_ln879)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.78ns)   --->   "%icmp_ln879_1 = icmp eq i6 %add_ln700, 13" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:68]   --->   Operation 17 'icmp' 'icmp_ln879_1' <Predicate = (data_src_state_load == 1 & icmp_ln879)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.17ns)   --->   "%select_ln68 = select i1 %icmp_ln879_1, i2 -2, i2 0" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:68]   --->   Operation 18 'select' 'select_ln68' <Predicate = (data_src_state_load == 1 & icmp_ln879)> <Delay = 0.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.65ns)   --->   "br label %3" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:73]   --->   Operation 19 'br' <Predicate = (data_src_state_load == 1 & icmp_ln879)> <Delay = 0.65>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%storemerge1 = phi i2 [ %select_ln68, %._crit_edge495 ], [ 1, %2 ]" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:68]   --->   Operation 20 'phi' 'storemerge1' <Predicate = (data_src_state_load == 1)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.67ns)   --->   "store i2 %storemerge1, i2* @data_src_state, align 1" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:75]   --->   Operation 21 'store' <Predicate = (data_src_state_load == 1)> <Delay = 0.67>
ST_1 : Operation 22 [1/1] (0.67ns)   --->   "store i2 1, i2* @data_src_state, align 1" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:45]   --->   Operation 22 'store' <Predicate = (data_src_state_load == 0)> <Delay = 0.67>

State 2 <SV = 1> <Delay = 1.13>
ST_2 : Operation 23 [1/1] (0.44ns)   --->   "%icmp_ln10 = icmp eq i2 %trunc_ln215, 0" [aesl_mux_load.3[5 x i15]P.i2.i64:10->12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:54]   --->   Operation 23 'icmp' 'icmp_ln10' <Predicate = (data_src_state_load == 1)> <Delay = 0.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.44ns)   --->   "%icmp_ln10_1 = icmp eq i2 %trunc_ln215, 1" [aesl_mux_load.3[5 x i15]P.i2.i64:10->12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:54]   --->   Operation 24 'icmp' 'icmp_ln10_1' <Predicate = (data_src_state_load == 1)> <Delay = 0.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_1)   --->   "%select_ln215 = select i1 %icmp_ln10_1, i9 -220, i9 -221" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:54]   --->   Operation 25 'select' 'select_ln215' <Predicate = (data_src_state_load == 1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.28ns)   --->   "%or_ln215 = or i1 %icmp_ln10_1, %icmp_ln10" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:54]   --->   Operation 26 'or' 'or_ln215' <Predicate = (data_src_state_load == 1)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln215_1 = select i1 %or_ln215, i9 %select_ln215, i9 -219" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:54]   --->   Operation 27 'select' 'select_ln215_1' <Predicate = (data_src_state_load == 1)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i9 %select_ln215_1 to i12" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:54]   --->   Operation 28 'zext' 'zext_ln215' <Predicate = (data_src_state_load == 1)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_3)   --->   "%select_ln215_2 = select i1 %icmp_ln10_1, i6 -31, i6 0" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:57]   --->   Operation 29 'select' 'select_ln215_2' <Predicate = (data_src_state_load == 1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.38ns) (out node of the LUT)   --->   "%select_ln215_3 = select i1 %or_ln215, i6 %select_ln215_2, i6 -7" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:57]   --->   Operation 30 'select' 'select_ln215_3' <Predicate = (data_src_state_load == 1)> <Delay = 0.38> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln215_1 = zext i6 %select_ln215_3 to i10" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:57]   --->   Operation 31 'zext' 'zext_ln215_1' <Predicate = (data_src_state_load == 1)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_5)   --->   "%select_ln215_4 = select i1 %icmp_ln10_1, i7 24, i7 35" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:58]   --->   Operation 32 'select' 'select_ln215_4' <Predicate = (data_src_state_load == 1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.36ns) (out node of the LUT)   --->   "%select_ln215_5 = select i1 %or_ln215, i7 %select_ln215_4, i7 -42" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:58]   --->   Operation 33 'select' 'select_ln215_5' <Predicate = (data_src_state_load == 1)> <Delay = 0.36> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln215 = sext i7 %select_ln215_5 to i8" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:58]   --->   Operation 34 'sext' 'sext_ln215' <Predicate = (data_src_state_load == 1)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_1 = call i64 @_ssdm_op_BitConcatenate.i64.i12.i12.i2.i10.i8.i20(i12 69, i12 %zext_ln215, i2 0, i10 %zext_ln215_1, i8 %sext_ln215, i20 0)" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:79]   --->   Operation 35 'bitconcatenate' 'tmp_1' <Predicate = (data_src_state_load == 1)> <Delay = 0.00>
ST_2 : Operation 36 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P(i64* %L1_data_out_V, i64 %tmp_1)" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:79]   --->   Operation 36 'write' <Predicate = (data_src_state_load == 1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp = call i64 @_ssdm_op_BitConcatenate.i64.i38.i6.i20(i38 4601157057, i6 %t_V, i20 0)" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:44]   --->   Operation 37 'bitconcatenate' 'tmp' <Predicate = (data_src_state_load == 0)> <Delay = 0.00>
ST_2 : Operation 38 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P(i64* %L1_data_out_V, i64 %tmp)" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:44]   --->   Operation 38 'write' <Predicate = (data_src_state_load == 0)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 3 <SV = 2> <Delay = 0.72>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %L1_data_out_V), !map !68"   --->   Operation 39 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %st_out_V), !map !75"   --->   Operation 40 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i6* %symbol_number_V), !map !79"   --->   Operation 41 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([22 x i8]* @Userplane_L1_Data_Ge) nounwind"   --->   Operation 42 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:5]   --->   Operation 43 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %L1_data_out_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:7]   --->   Operation 44 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:8]   --->   Operation 45 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i6* %symbol_number_V, [8 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:9]   --->   Operation 46 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %st_out_V, [8 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:10]   --->   Operation 47 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i2* @data_src_state, i32 1, [1 x i8]* @p_str) nounwind" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:15]   --->   Operation 48 'specreset' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln301 = zext i2 %data_src_state_load to i4" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:28]   --->   Operation 49 'zext' 'zext_ln301' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i4P(i4* %st_out_V, i4 %zext_ln301)" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:28]   --->   Operation 50 'write' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.72ns)   --->   "switch i2 %data_src_state_load, label %._crit_edge494 [
    i2 0, label %0
    i2 1, label %1
    i2 -2, label %4
  ]" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:30]   --->   Operation 51 'switch' <Predicate = true> <Delay = 0.72>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "br label %._crit_edge494" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:85]   --->   Operation 52 'br' <Predicate = (data_src_state_load == 2)> <Delay = 0.00>
ST_3 : Operation 53 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P(i64* %L1_data_out_V, i64 %tmp_1)" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:79]   --->   Operation 53 'write' <Predicate = (data_src_state_load == 1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "br label %._crit_edge494" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:80]   --->   Operation 54 'br' <Predicate = (data_src_state_load == 1)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i6P(i6* %symbol_number_V, i6 %t_V)" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:43]   --->   Operation 55 'write' <Predicate = (data_src_state_load == 0)> <Delay = 0.00>
ST_3 : Operation 56 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P(i64* %L1_data_out_V, i64 %tmp)" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:44]   --->   Operation 56 'write' <Predicate = (data_src_state_load == 0)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "br label %._crit_edge494" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:47]   --->   Operation 57 'br' <Predicate = (data_src_state_load == 0)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "ret void" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:87]   --->   Operation 58 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 3.08ns
The critical path consists of the following:
	'load' operation ('t.V', 12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:40) on static variable 'sym_count_V' [20]  (0 ns)
	'add' operation ('add_ln700', 12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:66) [48]  (0.781 ns)
	'icmp' operation ('icmp_ln879_1', 12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:68) [50]  (0.785 ns)
	'select' operation ('select_ln68', 12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:68) [51]  (0.179 ns)
	multiplexor before 'phi' operation ('storemerge1', 12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:68) with incoming values : ('select_ln68', 12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:68) [54]  (0.656 ns)
	'phi' operation ('storemerge1', 12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:68) with incoming values : ('select_ln68', 12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:68) [54]  (0 ns)
	'store' operation ('store_ln75', 12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:75) of variable 'storemerge1', 12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:68 on static variable 'data_src_state' [55]  (0.675 ns)

 <State 2>: 1.13ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln10', aesl_mux_load.3[5 x i15]P.i2.i64:10->12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:54) [28]  (0.446 ns)
	'or' operation ('or_ln215', 12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:54) [31]  (0.287 ns)
	'select' operation ('select_ln215_1', 12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:54) [32]  (0.398 ns)

 <State 3>: 0.721ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
