
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+932 (git sha1 4072a966, clang 6.0.0-1ubuntu2 -fPIC -Os)


-- Executing script file `../model/design.ys' --

1. Executing Verilog-2005 frontend: demo.sv
Parsing formal SystemVerilog input from `demo.sv' to AST representation.
Storing AST representation for module `$abstract\demo'.
Successfully finished Verilog frontend.

2. Executing PREP pass.

2.1. Executing HIERARCHY pass (managing design hierarchy).

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\demo'.
Generating RTLIL representation for module `\demo'.

2.2.1. Analyzing design hierarchy..
Top module:  \demo

2.2.2. Analyzing design hierarchy..
Top module:  \demo
Removing unused module `$abstract\demo'.
Removed 1 unused modules.
Module demo directly or indirectly contains formal properties -> setting "keep" attribute.

2.3. Executing PROC pass (convert processes to netlists).

2.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

2.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$demo.sv:7$2 in module demo.
Removed a total of 0 dead cases.

2.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 4 assignments to connections.

2.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\demo.$proc$demo.sv:16$11'.
  Set init value: $formal$demo.sv:16$1_EN = 1'0
Found init rule in `\demo.$proc$demo.sv:5$10'.
  Set init value: \counter = 6'000000

2.3.5. Executing PROC_ARST pass (detect async resets in processes).

2.3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\demo.$proc$demo.sv:16$11'.
Creating decoders for process `\demo.$proc$demo.sv:5$10'.
Creating decoders for process `\demo.$proc$demo.sv:15$5'.
Creating decoders for process `\demo.$proc$demo.sv:7$2'.
     1/1: $0\counter[5:0]

2.3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

2.3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\demo.$formal$demo.sv:16$1_CHECK' using process `\demo.$proc$demo.sv:15$5'.
  created $dff cell `$procdff$16' with positive edge clock.
Creating register for signal `\demo.$formal$demo.sv:16$1_EN' using process `\demo.$proc$demo.sv:15$5'.
  created $dff cell `$procdff$17' with positive edge clock.
Creating register for signal `\demo.\counter' using process `\demo.$proc$demo.sv:7$2'.
  created $dff cell `$procdff$18' with positive edge clock.

2.3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `demo.$proc$demo.sv:16$11'.
Removing empty process `demo.$proc$demo.sv:5$10'.
Removing empty process `demo.$proc$demo.sv:15$5'.
Found and cleaned up 1 empty switch in `\demo.$proc$demo.sv:7$2'.
Removing empty process `demo.$proc$demo.sv:7$2'.
Cleaned up 1 empty switch.

2.4. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

2.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 0 unused cells and 6 unused wires.
<suppressed ~1 debug messages>

2.6. Executing CHECK pass (checking for obvious problems).
checking module demo..
found and reported 0 problems.

2.7. Executing OPT pass (performing simple optimizations).

2.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

2.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

2.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

2.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
Performed a total of 0 changes.

2.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

2.7.6. Executing OPT_RMDFF pass (remove dff with constant values).

2.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..

2.7.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

2.7.9. Finished OPT passes. (There is nothing left to do.)

2.8. Executing WREDUCE pass (reducing word size of cells).
Removed top 31 bits (of 32) from port B of cell demo.$add$demo.sv:11$4 ($add).
Removed top 26 bits (of 32) from port Y of cell demo.$add$demo.sv:11$4 ($add).
Removed top 26 bits (of 32) from port B of cell demo.$lt$demo.sv:16$8 ($lt).
Removed top 26 bits (of 32) from wire demo.$add$demo.sv:11$4_Y.

2.9. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

2.10. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

2.11. Executing MEMORY_COLLECT pass (generating $mem cells).

2.12. Executing OPT pass (performing simple optimizations).

2.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

2.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

2.12.3. Executing OPT_RMDFF pass (remove dff with constant values).

2.12.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..

2.12.5. Finished fast OPT passes.

2.13. Printing statistics.

=== demo ===

   Number of wires:                  8
   Number of wire bits:             23
   Number of public wires:           2
   Number of public wire bits:       7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     $add                            1
     $assert                         1
     $dff                            3
     $eq                             1
     $lt                             1
     $mux                            1

2.14. Executing CHECK pass (checking for obvious problems).
checking module demo..
found and reported 0 problems.

3. Executing MEMORY_NORDFF pass (extracting $dff cells from $mem).

4. Executing ASYNC2SYNC pass.

5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..

6. Executing SETUNDEF pass (replace undef values with defined constants).

7. Executing OPT pass (performing simple optimizations).

7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

7.3. Executing OPT_RMDFF pass (remove dff with constant values).

7.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..

7.5. Finished fast OPT passes.

8. Executing CHECK pass (checking for obvious problems).
checking module demo..
found and reported 0 problems.

9. Executing HIERARCHY pass (managing design hierarchy).

9.1. Analyzing design hierarchy..
Top module:  \demo

9.2. Analyzing design hierarchy..
Top module:  \demo
Removed 0 unused modules.
Module demo directly or indirectly contains formal properties -> setting "keep" attribute.

10. Executing ILANG backend.
Output filename: ../model/design.il

End of script. Logfile hash: 9ae2b7ea4f
CPU: user 0.01s system 0.00s, MEM: 44.40 MB total, 9.26 MB resident
Yosys 0.9+932 (git sha1 4072a966, clang 6.0.0-1ubuntu2 -fPIC -Os)
Time spent: 26% 6x opt_clean (0 sec), 20% 5x opt_expr (0 sec), ...
