#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_00000217833ccc30 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v00000217834617e0_0 .net "PC", 31 0, L_00000217834f3390;  1 drivers
v0000021783462fa0_0 .net "cycles_consumed", 31 0, v0000021783462aa0_0;  1 drivers
v0000021783463040_0 .var "input_clk", 0 0;
v00000217834619c0_0 .var "rst", 0 0;
S_0000021783169f50 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_00000217833ccc30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_00000217833a2080 .functor NOR 1, v0000021783463040_0, v000002178344b970_0, C4<0>, C4<0>;
L_00000217833a2400 .functor AND 1, v0000021783434dd0_0, v0000021783434bf0_0, C4<1>, C4<1>;
L_00000217833a1de0 .functor AND 1, L_00000217833a2400, L_0000021783463180, C4<1>, C4<1>;
L_00000217833a1130 .functor AND 1, v0000021783422110_0, v0000021783422610_0, C4<1>, C4<1>;
L_00000217833a1c20 .functor AND 1, L_00000217833a1130, L_0000021783463220, C4<1>, C4<1>;
L_00000217833a10c0 .functor AND 1, v000002178344c7d0_0, v000002178344cff0_0, C4<1>, C4<1>;
L_00000217833a22b0 .functor AND 1, L_00000217833a10c0, L_0000021783463400, C4<1>, C4<1>;
L_00000217833a1280 .functor AND 1, v0000021783434dd0_0, v0000021783434bf0_0, C4<1>, C4<1>;
L_00000217833a1670 .functor AND 1, L_00000217833a1280, L_0000021783463680, C4<1>, C4<1>;
L_00000217833a0e90 .functor AND 1, v0000021783422110_0, v0000021783422610_0, C4<1>, C4<1>;
L_00000217833a0f00 .functor AND 1, L_00000217833a0e90, L_00000217834637c0, C4<1>, C4<1>;
L_00000217833a0f70 .functor AND 1, v000002178344c7d0_0, v000002178344cff0_0, C4<1>, C4<1>;
L_00000217833a12f0 .functor AND 1, L_00000217833a0f70, L_00000217834623c0, C4<1>, C4<1>;
L_000002178346a830 .functor NOT 1, L_00000217833a2080, C4<0>, C4<0>, C4<0>;
L_000002178346ad70 .functor NOT 1, L_00000217833a2080, C4<0>, C4<0>, C4<0>;
L_0000021783474ab0 .functor NOT 1, L_00000217833a2080, C4<0>, C4<0>, C4<0>;
L_0000021783474f10 .functor NOT 1, L_00000217833a2080, C4<0>, C4<0>, C4<0>;
L_0000021783474ce0 .functor NOT 1, L_00000217833a2080, C4<0>, C4<0>, C4<0>;
L_00000217834f3390 .functor BUFZ 32, v0000021783450790_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002178344ca50_0 .net "EX1_ALU_OPER1", 31 0, L_000002178346b470;  1 drivers
v000002178344caf0_0 .net "EX1_ALU_OPER2", 31 0, L_0000021783473a10;  1 drivers
v000002178344b1f0_0 .net "EX1_PC", 31 0, v0000021783432d50_0;  1 drivers
v000002178344cc30_0 .net "EX1_PFC", 31 0, v0000021783431d10_0;  1 drivers
v000002178344b290_0 .net "EX1_PFC_to_IF", 31 0, L_00000217834671e0;  1 drivers
v000002178344b6f0_0 .net "EX1_forward_to_B", 31 0, v00000217834336b0_0;  1 drivers
v000002178344bc90_0 .net "EX1_is_beq", 0 0, v0000021783433bb0_0;  1 drivers
v000002178344bd30_0 .net "EX1_is_bne", 0 0, v0000021783432ad0_0;  1 drivers
v000002178344f6b0_0 .net "EX1_is_jal", 0 0, v00000217834320d0_0;  1 drivers
v000002178344f750_0 .net "EX1_is_jr", 0 0, v0000021783432df0_0;  1 drivers
v000002178344fc50_0 .net "EX1_is_oper2_immed", 0 0, v0000021783431c70_0;  1 drivers
v000002178344fbb0_0 .net "EX1_memread", 0 0, v0000021783432170_0;  1 drivers
v000002178344fb10_0 .net "EX1_memwrite", 0 0, v0000021783434010_0;  1 drivers
v000002178344ef30_0 .net "EX1_opcode", 11 0, v00000217834334d0_0;  1 drivers
v000002178344f9d0_0 .net "EX1_predicted", 0 0, v0000021783432850_0;  1 drivers
v000002178344ecb0_0 .net "EX1_rd_ind", 4 0, v00000217834328f0_0;  1 drivers
v000002178344ddb0_0 .net "EX1_rd_indzero", 0 0, v0000021783432c10_0;  1 drivers
v000002178344e530_0 .net "EX1_regwrite", 0 0, v0000021783433ed0_0;  1 drivers
v000002178344d6d0_0 .net "EX1_rs1", 31 0, v00000217834322b0_0;  1 drivers
v000002178344ee90_0 .net "EX1_rs1_ind", 4 0, v0000021783432f30_0;  1 drivers
v000002178344f930_0 .net "EX1_rs2", 31 0, v0000021783432fd0_0;  1 drivers
v000002178344e3f0_0 .net "EX1_rs2_ind", 4 0, v0000021783433750_0;  1 drivers
v000002178344e030_0 .net "EX1_rs2_out", 31 0, L_00000217834735b0;  1 drivers
v000002178344d8b0_0 .net "EX2_ALU_OPER1", 31 0, v0000021783434470_0;  1 drivers
v000002178344f7f0_0 .net "EX2_ALU_OPER2", 31 0, v00000217834354b0_0;  1 drivers
v000002178344e5d0_0 .net "EX2_ALU_OUT", 31 0, L_0000021783468220;  1 drivers
v000002178344fa70_0 .net "EX2_PC", 31 0, v00000217834345b0_0;  1 drivers
v000002178344efd0_0 .net "EX2_PFC_to_IF", 31 0, v0000021783435190_0;  1 drivers
v000002178344da90_0 .net "EX2_forward_to_B", 31 0, v0000021783434790_0;  1 drivers
v000002178344f890_0 .net "EX2_is_beq", 0 0, v0000021783435410_0;  1 drivers
v000002178344e710_0 .net "EX2_is_bne", 0 0, v00000217834350f0_0;  1 drivers
v000002178344de50_0 .net "EX2_is_jal", 0 0, v0000021783434650_0;  1 drivers
v000002178344d950_0 .net "EX2_is_jr", 0 0, v00000217834346f0_0;  1 drivers
v000002178344fcf0_0 .net "EX2_is_oper2_immed", 0 0, v0000021783434830_0;  1 drivers
v000002178344d770_0 .net "EX2_memread", 0 0, v0000021783434970_0;  1 drivers
v000002178344e0d0_0 .net "EX2_memwrite", 0 0, v0000021783435230_0;  1 drivers
v000002178344f2f0_0 .net "EX2_opcode", 11 0, v0000021783434d30_0;  1 drivers
v000002178344def0_0 .net "EX2_predicted", 0 0, v0000021783434ab0_0;  1 drivers
v000002178344ec10_0 .net "EX2_rd_ind", 4 0, v0000021783434b50_0;  1 drivers
v000002178344d590_0 .net "EX2_rd_indzero", 0 0, v0000021783434bf0_0;  1 drivers
v000002178344e7b0_0 .net "EX2_regwrite", 0 0, v0000021783434dd0_0;  1 drivers
v000002178344f070_0 .net "EX2_rs1", 31 0, v00000217834352d0_0;  1 drivers
v000002178344d630_0 .net "EX2_rs1_ind", 4 0, v0000021783434f10_0;  1 drivers
v000002178344e670_0 .net "EX2_rs2_ind", 4 0, v0000021783434fb0_0;  1 drivers
v000002178344f390_0 .net "EX2_rs2_out", 31 0, v0000021783435050_0;  1 drivers
v000002178344edf0_0 .net "ID_INST", 31 0, v000002178343c400_0;  1 drivers
v000002178344e170_0 .net "ID_PC", 31 0, v000002178343c4a0_0;  1 drivers
v000002178344e210_0 .net "ID_PFC_to_EX", 31 0, L_0000021783464bc0;  1 drivers
v000002178344e8f0_0 .net "ID_PFC_to_IF", 31 0, L_0000021783463e00;  1 drivers
v000002178344d810_0 .net "ID_forward_to_B", 31 0, L_0000021783465340;  1 drivers
v000002178344df90_0 .net "ID_is_beq", 0 0, L_0000021783464940;  1 drivers
v000002178344f430_0 .net "ID_is_bne", 0 0, L_00000217834649e0;  1 drivers
v000002178344f4d0_0 .net "ID_is_j", 0 0, L_0000021783467820;  1 drivers
v000002178344dbd0_0 .net "ID_is_jal", 0 0, L_0000021783466560;  1 drivers
v000002178344f570_0 .net "ID_is_jr", 0 0, L_0000021783464a80;  1 drivers
v000002178344e490_0 .net "ID_is_oper2_immed", 0 0, L_000002178346a360;  1 drivers
v000002178344f1b0_0 .net "ID_memread", 0 0, L_0000021783467000;  1 drivers
v000002178344e2b0_0 .net "ID_memwrite", 0 0, L_0000021783468a40;  1 drivers
v000002178344f110_0 .net "ID_opcode", 11 0, v00000217834503d0_0;  1 drivers
v000002178344d9f0_0 .net "ID_predicted", 0 0, v00000217834389e0_0;  1 drivers
v000002178344e850_0 .net "ID_rd_ind", 4 0, v00000217834519b0_0;  1 drivers
v000002178344e350_0 .net "ID_regwrite", 0 0, L_00000217834689a0;  1 drivers
v000002178344db30_0 .net "ID_rs1", 31 0, v0000021783439700_0;  1 drivers
v000002178344dc70_0 .net "ID_rs1_ind", 4 0, v00000217834514b0_0;  1 drivers
v000002178344dd10_0 .net "ID_rs2", 31 0, v000002178343a380_0;  1 drivers
v000002178344e990_0 .net "ID_rs2_ind", 4 0, v0000021783450dd0_0;  1 drivers
v000002178344ea30_0 .net "IF_INST", 31 0, L_0000021783469640;  1 drivers
v000002178344ed50_0 .net "IF_pc", 31 0, v0000021783450790_0;  1 drivers
v000002178344ead0_0 .net "MEM_ALU_OUT", 31 0, v0000021783423fb0_0;  1 drivers
v000002178344eb70_0 .net "MEM_Data_mem_out", 31 0, v000002178344ccd0_0;  1 drivers
v000002178344f250_0 .net "MEM_memread", 0 0, v00000217834242d0_0;  1 drivers
v000002178344f610_0 .net "MEM_memwrite", 0 0, v0000021783424230_0;  1 drivers
v0000021783462f00_0 .net "MEM_opcode", 11 0, v00000217834238d0_0;  1 drivers
v00000217834630e0_0 .net "MEM_rd_ind", 4 0, v0000021783421fd0_0;  1 drivers
v0000021783461920_0 .net "MEM_rd_indzero", 0 0, v0000021783422610_0;  1 drivers
v00000217834628c0_0 .net "MEM_regwrite", 0 0, v0000021783422110_0;  1 drivers
v0000021783463cc0_0 .net "MEM_rs2", 31 0, v0000021783424410_0;  1 drivers
v0000021783461ba0_0 .net "PC", 31 0, L_00000217834f3390;  alias, 1 drivers
v0000021783462640_0 .net "STALL_ID1_FLUSH", 0 0, v00000217834383a0_0;  1 drivers
v0000021783461560_0 .net "STALL_ID2_FLUSH", 0 0, v0000021783438760_0;  1 drivers
v00000217834639a0_0 .net "STALL_IF_FLUSH", 0 0, v0000021783436e60_0;  1 drivers
v0000021783461a60_0 .net "WB_ALU_OUT", 31 0, v000002178344bb50_0;  1 drivers
v0000021783463a40_0 .net "WB_Data_mem_out", 31 0, v000002178344d310_0;  1 drivers
v0000021783462be0_0 .net "WB_memread", 0 0, v000002178344cf50_0;  1 drivers
v0000021783462000_0 .net "WB_rd_ind", 4 0, v000002178344af70_0;  1 drivers
v00000217834621e0_0 .net "WB_rd_indzero", 0 0, v000002178344cff0_0;  1 drivers
v00000217834626e0_0 .net "WB_regwrite", 0 0, v000002178344c7d0_0;  1 drivers
v0000021783463ae0_0 .net "Wrong_prediction", 0 0, L_0000021783474dc0;  1 drivers
v0000021783462e60_0 .net *"_ivl_1", 0 0, L_00000217833a2400;  1 drivers
v00000217834635e0_0 .net *"_ivl_13", 0 0, L_00000217833a10c0;  1 drivers
v0000021783461ec0_0 .net *"_ivl_14", 0 0, L_0000021783463400;  1 drivers
v0000021783462780_0 .net *"_ivl_19", 0 0, L_00000217833a1280;  1 drivers
v0000021783463720_0 .net *"_ivl_2", 0 0, L_0000021783463180;  1 drivers
v00000217834625a0_0 .net *"_ivl_20", 0 0, L_0000021783463680;  1 drivers
v0000021783463860_0 .net *"_ivl_25", 0 0, L_00000217833a0e90;  1 drivers
v00000217834620a0_0 .net *"_ivl_26", 0 0, L_00000217834637c0;  1 drivers
v0000021783461c40_0 .net *"_ivl_31", 0 0, L_00000217833a0f70;  1 drivers
v0000021783462280_0 .net *"_ivl_32", 0 0, L_00000217834623c0;  1 drivers
v0000021783462c80_0 .net *"_ivl_40", 31 0, L_0000021783467640;  1 drivers
L_0000021783480c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021783462820_0 .net *"_ivl_43", 26 0, L_0000021783480c58;  1 drivers
L_0000021783480ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021783462460_0 .net/2u *"_ivl_44", 31 0, L_0000021783480ca0;  1 drivers
v0000021783461600_0 .net *"_ivl_52", 31 0, L_00000217834deb90;  1 drivers
L_0000021783480d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021783462500_0 .net *"_ivl_55", 26 0, L_0000021783480d30;  1 drivers
L_0000021783480d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021783463900_0 .net/2u *"_ivl_56", 31 0, L_0000021783480d78;  1 drivers
v00000217834616a0_0 .net *"_ivl_7", 0 0, L_00000217833a1130;  1 drivers
v0000021783462a00_0 .net *"_ivl_8", 0 0, L_0000021783463220;  1 drivers
v0000021783462320_0 .net "alu_selA", 1 0, L_0000021783461e20;  1 drivers
v0000021783463b80_0 .net "alu_selB", 1 0, L_0000021783465480;  1 drivers
v0000021783462960_0 .net "clk", 0 0, L_00000217833a2080;  1 drivers
v0000021783462aa0_0 .var "cycles_consumed", 31 0;
v0000021783461880_0 .net "exhaz", 0 0, L_00000217833a1c20;  1 drivers
v00000217834634a0_0 .net "exhaz2", 0 0, L_00000217833a0f00;  1 drivers
v0000021783461f60_0 .net "hlt", 0 0, v000002178344b970_0;  1 drivers
v0000021783462b40_0 .net "idhaz", 0 0, L_00000217833a1de0;  1 drivers
v0000021783461b00_0 .net "idhaz2", 0 0, L_00000217833a1670;  1 drivers
v0000021783463c20_0 .net "if_id_write", 0 0, v0000021783437f40_0;  1 drivers
v0000021783462d20_0 .net "input_clk", 0 0, v0000021783463040_0;  1 drivers
v0000021783461d80_0 .net "is_branch_and_taken", 0 0, L_000002178346aec0;  1 drivers
v0000021783462140_0 .net "memhaz", 0 0, L_00000217833a22b0;  1 drivers
v0000021783463540_0 .net "memhaz2", 0 0, L_00000217833a12f0;  1 drivers
v0000021783461ce0_0 .net "pc_src", 2 0, L_0000021783465fc0;  1 drivers
v0000021783462dc0_0 .net "pc_write", 0 0, v0000021783437fe0_0;  1 drivers
v0000021783463360_0 .net "rst", 0 0, v00000217834619c0_0;  1 drivers
v00000217834632c0_0 .net "store_rs2_forward", 1 0, L_0000021783464c60;  1 drivers
v0000021783461740_0 .net "wdata_to_reg_file", 31 0, L_0000021783474ea0;  1 drivers
E_00000217833ad080/0 .event negedge, v00000217834377c0_0;
E_00000217833ad080/1 .event posedge, v00000217834221b0_0;
E_00000217833ad080 .event/or E_00000217833ad080/0, E_00000217833ad080/1;
L_0000021783463180 .cmp/eq 5, v0000021783434b50_0, v0000021783432f30_0;
L_0000021783463220 .cmp/eq 5, v0000021783421fd0_0, v0000021783432f30_0;
L_0000021783463400 .cmp/eq 5, v000002178344af70_0, v0000021783432f30_0;
L_0000021783463680 .cmp/eq 5, v0000021783434b50_0, v0000021783433750_0;
L_00000217834637c0 .cmp/eq 5, v0000021783421fd0_0, v0000021783433750_0;
L_00000217834623c0 .cmp/eq 5, v000002178344af70_0, v0000021783433750_0;
L_0000021783467640 .concat [ 5 27 0 0], v00000217834519b0_0, L_0000021783480c58;
L_00000217834680e0 .cmp/ne 32, L_0000021783467640, L_0000021783480ca0;
L_00000217834deb90 .concat [ 5 27 0 0], v0000021783434b50_0, L_0000021783480d30;
L_00000217834de690 .cmp/ne 32, L_00000217834deb90, L_0000021783480d78;
S_000002178327d800 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_0000021783169f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_00000217833a21d0 .functor NOT 1, L_00000217833a1c20, C4<0>, C4<0>, C4<0>;
L_00000217833a0db0 .functor AND 1, L_00000217833a22b0, L_00000217833a21d0, C4<1>, C4<1>;
L_00000217833a11a0 .functor OR 1, L_00000217833a1de0, L_00000217833a0db0, C4<0>, C4<0>;
L_00000217833a1e50 .functor OR 1, L_00000217833a1de0, L_00000217833a1c20, C4<0>, C4<0>;
v00000217833cb270_0 .net *"_ivl_12", 0 0, L_00000217833a1e50;  1 drivers
v00000217833cbef0_0 .net *"_ivl_2", 0 0, L_00000217833a21d0;  1 drivers
v00000217833caf50_0 .net *"_ivl_5", 0 0, L_00000217833a0db0;  1 drivers
v00000217833cc7b0_0 .net *"_ivl_7", 0 0, L_00000217833a11a0;  1 drivers
v00000217833cc530_0 .net "alu_selA", 1 0, L_0000021783461e20;  alias, 1 drivers
v00000217833cb630_0 .net "exhaz", 0 0, L_00000217833a1c20;  alias, 1 drivers
v00000217833cb6d0_0 .net "idhaz", 0 0, L_00000217833a1de0;  alias, 1 drivers
v00000217833cb3b0_0 .net "memhaz", 0 0, L_00000217833a22b0;  alias, 1 drivers
L_0000021783461e20 .concat8 [ 1 1 0 0], L_00000217833a11a0, L_00000217833a1e50;
S_000002178327d990 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_0000021783169f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_00000217833a0fe0 .functor NOT 1, L_00000217833a0f00, C4<0>, C4<0>, C4<0>;
L_00000217833a1440 .functor AND 1, L_00000217833a12f0, L_00000217833a0fe0, C4<1>, C4<1>;
L_00000217833a19f0 .functor OR 1, L_00000217833a1670, L_00000217833a1440, C4<0>, C4<0>;
L_00000217833a1a60 .functor NOT 1, v0000021783431c70_0, C4<0>, C4<0>, C4<0>;
L_00000217833a1050 .functor AND 1, L_00000217833a19f0, L_00000217833a1a60, C4<1>, C4<1>;
L_00000217833a18a0 .functor OR 1, L_00000217833a1670, L_00000217833a0f00, C4<0>, C4<0>;
L_00000217833a1ad0 .functor NOT 1, v0000021783431c70_0, C4<0>, C4<0>, C4<0>;
L_00000217833a1910 .functor AND 1, L_00000217833a18a0, L_00000217833a1ad0, C4<1>, C4<1>;
v00000217833cb450_0 .net "EX1_is_oper2_immed", 0 0, v0000021783431c70_0;  alias, 1 drivers
v00000217833cc710_0 .net *"_ivl_11", 0 0, L_00000217833a1050;  1 drivers
v00000217833cbf90_0 .net *"_ivl_16", 0 0, L_00000217833a18a0;  1 drivers
v00000217833cbbd0_0 .net *"_ivl_17", 0 0, L_00000217833a1ad0;  1 drivers
v00000217833cb8b0_0 .net *"_ivl_2", 0 0, L_00000217833a0fe0;  1 drivers
v00000217833caa50_0 .net *"_ivl_20", 0 0, L_00000217833a1910;  1 drivers
v00000217833cc030_0 .net *"_ivl_5", 0 0, L_00000217833a1440;  1 drivers
v00000217833cc2b0_0 .net *"_ivl_7", 0 0, L_00000217833a19f0;  1 drivers
v00000217833caeb0_0 .net *"_ivl_8", 0 0, L_00000217833a1a60;  1 drivers
v00000217833cc210_0 .net "alu_selB", 1 0, L_0000021783465480;  alias, 1 drivers
v00000217833caaf0_0 .net "exhaz", 0 0, L_00000217833a0f00;  alias, 1 drivers
v00000217833cc3f0_0 .net "idhaz", 0 0, L_00000217833a1670;  alias, 1 drivers
v00000217833cc490_0 .net "memhaz", 0 0, L_00000217833a12f0;  alias, 1 drivers
L_0000021783465480 .concat8 [ 1 1 0 0], L_00000217833a1050, L_00000217833a1910;
S_00000217832769c0 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_0000021783169f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_00000217833a1b40 .functor NOT 1, L_00000217833a0f00, C4<0>, C4<0>, C4<0>;
L_00000217833a1c90 .functor AND 1, L_00000217833a12f0, L_00000217833a1b40, C4<1>, C4<1>;
L_00000217833a1d00 .functor OR 1, L_00000217833a1670, L_00000217833a1c90, C4<0>, C4<0>;
L_00000217833a1fa0 .functor OR 1, L_00000217833a1670, L_00000217833a0f00, C4<0>, C4<0>;
v00000217833cb9f0_0 .net *"_ivl_12", 0 0, L_00000217833a1fa0;  1 drivers
v00000217833cab90_0 .net *"_ivl_2", 0 0, L_00000217833a1b40;  1 drivers
v00000217833caff0_0 .net *"_ivl_5", 0 0, L_00000217833a1c90;  1 drivers
v00000217833cba90_0 .net *"_ivl_7", 0 0, L_00000217833a1d00;  1 drivers
v00000217833cbb30_0 .net "exhaz", 0 0, L_00000217833a0f00;  alias, 1 drivers
v00000217833cc5d0_0 .net "idhaz", 0 0, L_00000217833a1670;  alias, 1 drivers
v0000021783346b40_0 .net "memhaz", 0 0, L_00000217833a12f0;  alias, 1 drivers
v0000021783347040_0 .net "store_rs2_forward", 1 0, L_0000021783464c60;  alias, 1 drivers
L_0000021783464c60 .concat8 [ 1 1 0 0], L_00000217833a1d00, L_00000217833a1fa0;
S_0000021783276b50 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 157, 7 2 0, S_0000021783169f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v0000021783347a40_0 .net "EX_ALU_OUT", 31 0, L_0000021783468220;  alias, 1 drivers
v0000021783347cc0_0 .net "EX_memread", 0 0, v0000021783434970_0;  alias, 1 drivers
v0000021783330a80_0 .net "EX_memwrite", 0 0, v0000021783435230_0;  alias, 1 drivers
v0000021783330d00_0 .net "EX_opcode", 11 0, v0000021783434d30_0;  alias, 1 drivers
v0000021783422890_0 .net "EX_rd_ind", 4 0, v0000021783434b50_0;  alias, 1 drivers
v0000021783422c50_0 .net "EX_rd_indzero", 0 0, L_00000217834de690;  1 drivers
v0000021783422070_0 .net "EX_regwrite", 0 0, v0000021783434dd0_0;  alias, 1 drivers
v00000217834224d0_0 .net "EX_rs2_out", 31 0, v0000021783435050_0;  alias, 1 drivers
v0000021783423fb0_0 .var "MEM_ALU_OUT", 31 0;
v00000217834242d0_0 .var "MEM_memread", 0 0;
v0000021783424230_0 .var "MEM_memwrite", 0 0;
v00000217834238d0_0 .var "MEM_opcode", 11 0;
v0000021783421fd0_0 .var "MEM_rd_ind", 4 0;
v0000021783422610_0 .var "MEM_rd_indzero", 0 0;
v0000021783422110_0 .var "MEM_regwrite", 0 0;
v0000021783424410_0 .var "MEM_rs2", 31 0;
v0000021783423c90_0 .net "clk", 0 0, L_0000021783474f10;  1 drivers
v00000217834221b0_0 .net "rst", 0 0, v00000217834619c0_0;  alias, 1 drivers
E_00000217833ad480 .event posedge, v00000217834221b0_0, v0000021783423c90_0;
S_0000021783159aa0 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_0000021783169f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_0000021783141490 .param/l "add" 0 9 6, C4<000000100000>;
P_00000217831414c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000021783141500 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000021783141538 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000021783141570 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000217831415a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000217831415e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000021783141618 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000021783141650 .param/l "j" 0 9 19, C4<000010000000>;
P_0000021783141688 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000217831416c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000217831416f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000021783141730 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000021783141768 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000217831417a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000217831417d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000021783141810 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000021783141848 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000021783141880 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000217831418b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000217831418f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000021783141928 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000021783141960 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000021783141998 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000217831419d0 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000021783473930 .functor XOR 1, L_0000021783473700, v0000021783434ab0_0, C4<0>, C4<0>;
L_00000217834739a0 .functor NOT 1, L_0000021783473930, C4<0>, C4<0>, C4<0>;
L_0000021783474d50 .functor OR 1, v00000217834619c0_0, L_00000217834739a0, C4<0>, C4<0>;
L_0000021783474dc0 .functor NOT 1, L_0000021783474d50, C4<0>, C4<0>, C4<0>;
v0000021783427c00_0 .net "ALU_OP", 3 0, v0000021783427700_0;  1 drivers
v00000217834296e0_0 .net "BranchDecision", 0 0, L_0000021783473700;  1 drivers
v0000021783428880_0 .net "CF", 0 0, v0000021783427660_0;  1 drivers
v0000021783429280_0 .net "EX_opcode", 11 0, v0000021783434d30_0;  alias, 1 drivers
v0000021783429640_0 .net "Wrong_prediction", 0 0, L_0000021783474dc0;  alias, 1 drivers
v0000021783428a60_0 .net "ZF", 0 0, L_0000021783473c40;  1 drivers
L_0000021783480ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000217834291e0_0 .net/2u *"_ivl_0", 31 0, L_0000021783480ce8;  1 drivers
v0000021783429820_0 .net *"_ivl_11", 0 0, L_0000021783474d50;  1 drivers
v00000217834298c0_0 .net *"_ivl_2", 31 0, L_0000021783468860;  1 drivers
v00000217834295a0_0 .net *"_ivl_6", 0 0, L_0000021783473930;  1 drivers
v0000021783428600_0 .net *"_ivl_8", 0 0, L_00000217834739a0;  1 drivers
v00000217834287e0_0 .net "alu_out", 31 0, L_0000021783468220;  alias, 1 drivers
v0000021783428ce0_0 .net "alu_outw", 31 0, v0000021783427d40_0;  1 drivers
v00000217834286a0_0 .net "is_beq", 0 0, v0000021783435410_0;  alias, 1 drivers
v0000021783429320_0 .net "is_bne", 0 0, v00000217834350f0_0;  alias, 1 drivers
v0000021783428740_0 .net "is_jal", 0 0, v0000021783434650_0;  alias, 1 drivers
v0000021783429be0_0 .net "oper1", 31 0, v0000021783434470_0;  alias, 1 drivers
v0000021783429c80_0 .net "oper2", 31 0, v00000217834354b0_0;  alias, 1 drivers
v0000021783428920_0 .net "pc", 31 0, v00000217834345b0_0;  alias, 1 drivers
v0000021783429780_0 .net "predicted", 0 0, v0000021783434ab0_0;  alias, 1 drivers
v0000021783429960_0 .net "rst", 0 0, v00000217834619c0_0;  alias, 1 drivers
L_0000021783468860 .arith/sum 32, v00000217834345b0_0, L_0000021783480ce8;
L_0000021783468220 .functor MUXZ 32, v0000021783427d40_0, L_0000021783468860, v0000021783434650_0, C4<>;
S_0000021783159c30 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_0000021783159aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_00000217834747a0 .functor AND 1, v0000021783435410_0, L_0000021783474730, C4<1>, C4<1>;
L_0000021783473620 .functor NOT 1, L_0000021783474730, C4<0>, C4<0>, C4<0>;
L_0000021783473690 .functor AND 1, v00000217834350f0_0, L_0000021783473620, C4<1>, C4<1>;
L_0000021783473700 .functor OR 1, L_00000217834747a0, L_0000021783473690, C4<0>, C4<0>;
v0000021783426c60_0 .net "BranchDecision", 0 0, L_0000021783473700;  alias, 1 drivers
v0000021783426940_0 .net *"_ivl_2", 0 0, L_0000021783473620;  1 drivers
v00000217834281a0_0 .net "is_beq", 0 0, v0000021783435410_0;  alias, 1 drivers
v00000217834264e0_0 .net "is_beq_taken", 0 0, L_00000217834747a0;  1 drivers
v00000217834282e0_0 .net "is_bne", 0 0, v00000217834350f0_0;  alias, 1 drivers
v0000021783427ac0_0 .net "is_bne_taken", 0 0, L_0000021783473690;  1 drivers
v00000217834275c0_0 .net "is_eq", 0 0, L_0000021783474730;  1 drivers
v0000021783426620_0 .net "oper1", 31 0, v0000021783434470_0;  alias, 1 drivers
v00000217834266c0_0 .net "oper2", 31 0, v00000217834354b0_0;  alias, 1 drivers
S_00000217831a0140 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_0000021783159c30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_0000021783474b90 .functor XOR 1, L_0000021783469440, L_0000021783468f40, C4<0>, C4<0>;
L_0000021783474030 .functor XOR 1, L_0000021783468fe0, L_0000021783468d60, C4<0>, C4<0>;
L_00000217834746c0 .functor XOR 1, L_0000021783468e00, L_0000021783468ea0, C4<0>, C4<0>;
L_0000021783473000 .functor XOR 1, L_0000021783469260, L_0000021783469080, C4<0>, C4<0>;
L_0000021783473460 .functor XOR 1, L_0000021783469120, L_00000217834691c0, C4<0>, C4<0>;
L_0000021783473e70 .functor XOR 1, L_0000021783469300, L_00000217834693a0, C4<0>, C4<0>;
L_00000217834745e0 .functor XOR 1, L_00000217834dc1b0, L_00000217834dbfd0, C4<0>, C4<0>;
L_0000021783473ee0 .functor XOR 1, L_00000217834db7b0, L_00000217834dc390, C4<0>, C4<0>;
L_0000021783473070 .functor XOR 1, L_00000217834dc070, L_00000217834dc4d0, C4<0>, C4<0>;
L_00000217834730e0 .functor XOR 1, L_00000217834dc430, L_00000217834dadb0, C4<0>, C4<0>;
L_0000021783473cb0 .functor XOR 1, L_00000217834dc250, L_00000217834dbcb0, C4<0>, C4<0>;
L_0000021783474650 .functor XOR 1, L_00000217834da6d0, L_00000217834dc110, C4<0>, C4<0>;
L_0000021783473850 .functor XOR 1, L_00000217834da810, L_00000217834dac70, C4<0>, C4<0>;
L_00000217834731c0 .functor XOR 1, L_00000217834dc610, L_00000217834dbf30, C4<0>, C4<0>;
L_00000217834733f0 .functor XOR 1, L_00000217834dc6b0, L_00000217834db030, C4<0>, C4<0>;
L_0000021783473e00 .functor XOR 1, L_00000217834db990, L_00000217834dae50, C4<0>, C4<0>;
L_0000021783473230 .functor XOR 1, L_00000217834db5d0, L_00000217834dc750, C4<0>, C4<0>;
L_00000217834732a0 .functor XOR 1, L_00000217834db0d0, L_00000217834dc2f0, C4<0>, C4<0>;
L_0000021783473af0 .functor XOR 1, L_00000217834db490, L_00000217834db850, C4<0>, C4<0>;
L_0000021783474880 .functor XOR 1, L_00000217834db350, L_00000217834dca70, C4<0>, C4<0>;
L_0000021783473d20 .functor XOR 1, L_00000217834dc570, L_00000217834dc7f0, C4<0>, C4<0>;
L_0000021783473310 .functor XOR 1, L_00000217834da590, L_00000217834dad10, C4<0>, C4<0>;
L_0000021783473f50 .functor XOR 1, L_00000217834dc890, L_00000217834dbad0, C4<0>, C4<0>;
L_0000021783474500 .functor XOR 1, L_00000217834dc930, L_00000217834dbc10, C4<0>, C4<0>;
L_0000021783474340 .functor XOR 1, L_00000217834db710, L_00000217834da630, C4<0>, C4<0>;
L_0000021783473fc0 .functor XOR 1, L_00000217834db170, L_00000217834dc9d0, C4<0>, C4<0>;
L_0000021783474110 .functor XOR 1, L_00000217834dbd50, L_00000217834dcb10, C4<0>, C4<0>;
L_00000217834743b0 .functor XOR 1, L_00000217834da770, L_00000217834dcbb0, C4<0>, C4<0>;
L_00000217834738c0 .functor XOR 1, L_00000217834dba30, L_00000217834db210, C4<0>, C4<0>;
L_00000217834734d0 .functor XOR 1, L_00000217834da8b0, L_00000217834dcc50, C4<0>, C4<0>;
L_0000021783474420 .functor XOR 1, L_00000217834dccf0, L_00000217834daef0, C4<0>, C4<0>;
L_0000021783473540 .functor XOR 1, L_00000217834dbb70, L_00000217834da9f0, C4<0>, C4<0>;
L_0000021783474730/0/0 .functor OR 1, L_00000217834db8f0, L_00000217834dbe90, L_00000217834daa90, L_00000217834dabd0;
L_0000021783474730/0/4 .functor OR 1, L_00000217834dbdf0, L_00000217834dab30, L_00000217834daf90, L_00000217834db2b0;
L_0000021783474730/0/8 .functor OR 1, L_00000217834db3f0, L_00000217834db530, L_00000217834db670, L_00000217834de370;
L_0000021783474730/0/12 .functor OR 1, L_00000217834df270, L_00000217834dea50, L_00000217834dee10, L_00000217834dcf70;
L_0000021783474730/0/16 .functor OR 1, L_00000217834ddf10, L_00000217834dce30, L_00000217834ddbf0, L_00000217834de910;
L_0000021783474730/0/20 .functor OR 1, L_00000217834dd150, L_00000217834df1d0, L_00000217834dcd90, L_00000217834dced0;
L_0000021783474730/0/24 .functor OR 1, L_00000217834de050, L_00000217834de5f0, L_00000217834dd010, L_00000217834dd290;
L_0000021783474730/0/28 .functor OR 1, L_00000217834de550, L_00000217834de7d0, L_00000217834dde70, L_00000217834dd330;
L_0000021783474730/1/0 .functor OR 1, L_0000021783474730/0/0, L_0000021783474730/0/4, L_0000021783474730/0/8, L_0000021783474730/0/12;
L_0000021783474730/1/4 .functor OR 1, L_0000021783474730/0/16, L_0000021783474730/0/20, L_0000021783474730/0/24, L_0000021783474730/0/28;
L_0000021783474730 .functor NOR 1, L_0000021783474730/1/0, L_0000021783474730/1/4, C4<0>, C4<0>;
v0000021783424050_0 .net *"_ivl_0", 0 0, L_0000021783474b90;  1 drivers
v00000217834240f0_0 .net *"_ivl_101", 0 0, L_00000217834dc750;  1 drivers
v0000021783422570_0 .net *"_ivl_102", 0 0, L_00000217834732a0;  1 drivers
v0000021783423470_0 .net *"_ivl_105", 0 0, L_00000217834db0d0;  1 drivers
v00000217834230b0_0 .net *"_ivl_107", 0 0, L_00000217834dc2f0;  1 drivers
v0000021783422390_0 .net *"_ivl_108", 0 0, L_0000021783473af0;  1 drivers
v0000021783422ed0_0 .net *"_ivl_11", 0 0, L_0000021783468d60;  1 drivers
v0000021783423150_0 .net *"_ivl_111", 0 0, L_00000217834db490;  1 drivers
v0000021783424190_0 .net *"_ivl_113", 0 0, L_00000217834db850;  1 drivers
v0000021783423290_0 .net *"_ivl_114", 0 0, L_0000021783474880;  1 drivers
v0000021783423970_0 .net *"_ivl_117", 0 0, L_00000217834db350;  1 drivers
v0000021783422f70_0 .net *"_ivl_119", 0 0, L_00000217834dca70;  1 drivers
v0000021783423330_0 .net *"_ivl_12", 0 0, L_00000217834746c0;  1 drivers
v0000021783423d30_0 .net *"_ivl_120", 0 0, L_0000021783473d20;  1 drivers
v0000021783424370_0 .net *"_ivl_123", 0 0, L_00000217834dc570;  1 drivers
v0000021783423510_0 .net *"_ivl_125", 0 0, L_00000217834dc7f0;  1 drivers
v00000217834244b0_0 .net *"_ivl_126", 0 0, L_0000021783473310;  1 drivers
v0000021783422d90_0 .net *"_ivl_129", 0 0, L_00000217834da590;  1 drivers
v0000021783423010_0 .net *"_ivl_131", 0 0, L_00000217834dad10;  1 drivers
v0000021783422b10_0 .net *"_ivl_132", 0 0, L_0000021783473f50;  1 drivers
v0000021783424550_0 .net *"_ivl_135", 0 0, L_00000217834dc890;  1 drivers
v0000021783422cf0_0 .net *"_ivl_137", 0 0, L_00000217834dbad0;  1 drivers
v0000021783422930_0 .net *"_ivl_138", 0 0, L_0000021783474500;  1 drivers
v0000021783421e90_0 .net *"_ivl_141", 0 0, L_00000217834dc930;  1 drivers
v00000217834235b0_0 .net *"_ivl_143", 0 0, L_00000217834dbc10;  1 drivers
v00000217834231f0_0 .net *"_ivl_144", 0 0, L_0000021783474340;  1 drivers
v0000021783422e30_0 .net *"_ivl_147", 0 0, L_00000217834db710;  1 drivers
v0000021783421df0_0 .net *"_ivl_149", 0 0, L_00000217834da630;  1 drivers
v00000217834233d0_0 .net *"_ivl_15", 0 0, L_0000021783468e00;  1 drivers
v0000021783421f30_0 .net *"_ivl_150", 0 0, L_0000021783473fc0;  1 drivers
v0000021783422250_0 .net *"_ivl_153", 0 0, L_00000217834db170;  1 drivers
v0000021783422430_0 .net *"_ivl_155", 0 0, L_00000217834dc9d0;  1 drivers
v00000217834222f0_0 .net *"_ivl_156", 0 0, L_0000021783474110;  1 drivers
v0000021783423650_0 .net *"_ivl_159", 0 0, L_00000217834dbd50;  1 drivers
v0000021783422750_0 .net *"_ivl_161", 0 0, L_00000217834dcb10;  1 drivers
v00000217834227f0_0 .net *"_ivl_162", 0 0, L_00000217834743b0;  1 drivers
v00000217834236f0_0 .net *"_ivl_165", 0 0, L_00000217834da770;  1 drivers
v0000021783423bf0_0 .net *"_ivl_167", 0 0, L_00000217834dcbb0;  1 drivers
v0000021783423790_0 .net *"_ivl_168", 0 0, L_00000217834738c0;  1 drivers
v00000217834229d0_0 .net *"_ivl_17", 0 0, L_0000021783468ea0;  1 drivers
v0000021783423830_0 .net *"_ivl_171", 0 0, L_00000217834dba30;  1 drivers
v0000021783422a70_0 .net *"_ivl_173", 0 0, L_00000217834db210;  1 drivers
v0000021783423f10_0 .net *"_ivl_174", 0 0, L_00000217834734d0;  1 drivers
v0000021783423a10_0 .net *"_ivl_177", 0 0, L_00000217834da8b0;  1 drivers
v0000021783423dd0_0 .net *"_ivl_179", 0 0, L_00000217834dcc50;  1 drivers
v0000021783422bb0_0 .net *"_ivl_18", 0 0, L_0000021783473000;  1 drivers
v0000021783423e70_0 .net *"_ivl_180", 0 0, L_0000021783474420;  1 drivers
v0000021783423ab0_0 .net *"_ivl_183", 0 0, L_00000217834dccf0;  1 drivers
v0000021783423b50_0 .net *"_ivl_185", 0 0, L_00000217834daef0;  1 drivers
v0000021783425b30_0 .net *"_ivl_186", 0 0, L_0000021783473540;  1 drivers
v0000021783425a90_0 .net *"_ivl_190", 0 0, L_00000217834dbb70;  1 drivers
v0000021783425bd0_0 .net *"_ivl_192", 0 0, L_00000217834da9f0;  1 drivers
v00000217834251d0_0 .net *"_ivl_194", 0 0, L_00000217834db8f0;  1 drivers
v0000021783425630_0 .net *"_ivl_196", 0 0, L_00000217834dbe90;  1 drivers
v00000217834249b0_0 .net *"_ivl_198", 0 0, L_00000217834daa90;  1 drivers
v0000021783425c70_0 .net *"_ivl_200", 0 0, L_00000217834dabd0;  1 drivers
v00000217834256d0_0 .net *"_ivl_202", 0 0, L_00000217834dbdf0;  1 drivers
v0000021783425090_0 .net *"_ivl_204", 0 0, L_00000217834dab30;  1 drivers
v0000021783424b90_0 .net *"_ivl_206", 0 0, L_00000217834daf90;  1 drivers
v0000021783425450_0 .net *"_ivl_208", 0 0, L_00000217834db2b0;  1 drivers
v0000021783424730_0 .net *"_ivl_21", 0 0, L_0000021783469260;  1 drivers
v00000217834247d0_0 .net *"_ivl_210", 0 0, L_00000217834db3f0;  1 drivers
v0000021783424c30_0 .net *"_ivl_212", 0 0, L_00000217834db530;  1 drivers
v00000217834245f0_0 .net *"_ivl_214", 0 0, L_00000217834db670;  1 drivers
v00000217834254f0_0 .net *"_ivl_216", 0 0, L_00000217834de370;  1 drivers
v00000217834253b0_0 .net *"_ivl_218", 0 0, L_00000217834df270;  1 drivers
v0000021783425130_0 .net *"_ivl_220", 0 0, L_00000217834dea50;  1 drivers
v0000021783424870_0 .net *"_ivl_222", 0 0, L_00000217834dee10;  1 drivers
v0000021783425310_0 .net *"_ivl_224", 0 0, L_00000217834dcf70;  1 drivers
v0000021783424ff0_0 .net *"_ivl_226", 0 0, L_00000217834ddf10;  1 drivers
v0000021783424690_0 .net *"_ivl_228", 0 0, L_00000217834dce30;  1 drivers
v0000021783425770_0 .net *"_ivl_23", 0 0, L_0000021783469080;  1 drivers
v0000021783424f50_0 .net *"_ivl_230", 0 0, L_00000217834ddbf0;  1 drivers
v0000021783424cd0_0 .net *"_ivl_232", 0 0, L_00000217834de910;  1 drivers
v0000021783424910_0 .net *"_ivl_234", 0 0, L_00000217834dd150;  1 drivers
v00000217834258b0_0 .net *"_ivl_236", 0 0, L_00000217834df1d0;  1 drivers
v0000021783425270_0 .net *"_ivl_238", 0 0, L_00000217834dcd90;  1 drivers
v0000021783425590_0 .net *"_ivl_24", 0 0, L_0000021783473460;  1 drivers
v0000021783425810_0 .net *"_ivl_240", 0 0, L_00000217834dced0;  1 drivers
v0000021783425950_0 .net *"_ivl_242", 0 0, L_00000217834de050;  1 drivers
v0000021783424a50_0 .net *"_ivl_244", 0 0, L_00000217834de5f0;  1 drivers
v00000217834259f0_0 .net *"_ivl_246", 0 0, L_00000217834dd010;  1 drivers
v0000021783424af0_0 .net *"_ivl_248", 0 0, L_00000217834dd290;  1 drivers
v0000021783424d70_0 .net *"_ivl_250", 0 0, L_00000217834de550;  1 drivers
v0000021783424e10_0 .net *"_ivl_252", 0 0, L_00000217834de7d0;  1 drivers
v0000021783424eb0_0 .net *"_ivl_254", 0 0, L_00000217834dde70;  1 drivers
v00000217833472c0_0 .net *"_ivl_256", 0 0, L_00000217834dd330;  1 drivers
v00000217834269e0_0 .net *"_ivl_27", 0 0, L_0000021783469120;  1 drivers
v0000021783427980_0 .net *"_ivl_29", 0 0, L_00000217834691c0;  1 drivers
v0000021783428060_0 .net *"_ivl_3", 0 0, L_0000021783469440;  1 drivers
v00000217834270c0_0 .net *"_ivl_30", 0 0, L_0000021783473e70;  1 drivers
v0000021783427e80_0 .net *"_ivl_33", 0 0, L_0000021783469300;  1 drivers
v0000021783426800_0 .net *"_ivl_35", 0 0, L_00000217834693a0;  1 drivers
v0000021783426080_0 .net *"_ivl_36", 0 0, L_00000217834745e0;  1 drivers
v0000021783426260_0 .net *"_ivl_39", 0 0, L_00000217834dc1b0;  1 drivers
v0000021783425ea0_0 .net *"_ivl_41", 0 0, L_00000217834dbfd0;  1 drivers
v0000021783425fe0_0 .net *"_ivl_42", 0 0, L_0000021783473ee0;  1 drivers
v0000021783428560_0 .net *"_ivl_45", 0 0, L_00000217834db7b0;  1 drivers
v0000021783425e00_0 .net *"_ivl_47", 0 0, L_00000217834dc390;  1 drivers
v0000021783426d00_0 .net *"_ivl_48", 0 0, L_0000021783473070;  1 drivers
v00000217834263a0_0 .net *"_ivl_5", 0 0, L_0000021783468f40;  1 drivers
v0000021783426ee0_0 .net *"_ivl_51", 0 0, L_00000217834dc070;  1 drivers
v0000021783427160_0 .net *"_ivl_53", 0 0, L_00000217834dc4d0;  1 drivers
v0000021783428100_0 .net *"_ivl_54", 0 0, L_00000217834730e0;  1 drivers
v0000021783427020_0 .net *"_ivl_57", 0 0, L_00000217834dc430;  1 drivers
v0000021783426bc0_0 .net *"_ivl_59", 0 0, L_00000217834dadb0;  1 drivers
v0000021783426580_0 .net *"_ivl_6", 0 0, L_0000021783474030;  1 drivers
v0000021783428380_0 .net *"_ivl_60", 0 0, L_0000021783473cb0;  1 drivers
v00000217834284c0_0 .net *"_ivl_63", 0 0, L_00000217834dc250;  1 drivers
v0000021783426760_0 .net *"_ivl_65", 0 0, L_00000217834dbcb0;  1 drivers
v00000217834273e0_0 .net *"_ivl_66", 0 0, L_0000021783474650;  1 drivers
v0000021783428420_0 .net *"_ivl_69", 0 0, L_00000217834da6d0;  1 drivers
v00000217834278e0_0 .net *"_ivl_71", 0 0, L_00000217834dc110;  1 drivers
v0000021783427340_0 .net *"_ivl_72", 0 0, L_0000021783473850;  1 drivers
v0000021783427480_0 .net *"_ivl_75", 0 0, L_00000217834da810;  1 drivers
v0000021783427de0_0 .net *"_ivl_77", 0 0, L_00000217834dac70;  1 drivers
v0000021783427ca0_0 .net *"_ivl_78", 0 0, L_00000217834731c0;  1 drivers
v0000021783427a20_0 .net *"_ivl_81", 0 0, L_00000217834dc610;  1 drivers
v0000021783425f40_0 .net *"_ivl_83", 0 0, L_00000217834dbf30;  1 drivers
v0000021783426120_0 .net *"_ivl_84", 0 0, L_00000217834733f0;  1 drivers
v00000217834268a0_0 .net *"_ivl_87", 0 0, L_00000217834dc6b0;  1 drivers
v00000217834261c0_0 .net *"_ivl_89", 0 0, L_00000217834db030;  1 drivers
v0000021783427b60_0 .net *"_ivl_9", 0 0, L_0000021783468fe0;  1 drivers
v0000021783427f20_0 .net *"_ivl_90", 0 0, L_0000021783473e00;  1 drivers
v0000021783427fc0_0 .net *"_ivl_93", 0 0, L_00000217834db990;  1 drivers
v0000021783426300_0 .net *"_ivl_95", 0 0, L_00000217834dae50;  1 drivers
v00000217834277a0_0 .net *"_ivl_96", 0 0, L_0000021783473230;  1 drivers
v0000021783428240_0 .net *"_ivl_99", 0 0, L_00000217834db5d0;  1 drivers
v0000021783427200_0 .net "a", 31 0, v0000021783434470_0;  alias, 1 drivers
v0000021783426440_0 .net "b", 31 0, v00000217834354b0_0;  alias, 1 drivers
v0000021783427520_0 .net "out", 0 0, L_0000021783474730;  alias, 1 drivers
v00000217834272a0_0 .net "temp", 31 0, L_00000217834da950;  1 drivers
L_0000021783469440 .part v0000021783434470_0, 0, 1;
L_0000021783468f40 .part v00000217834354b0_0, 0, 1;
L_0000021783468fe0 .part v0000021783434470_0, 1, 1;
L_0000021783468d60 .part v00000217834354b0_0, 1, 1;
L_0000021783468e00 .part v0000021783434470_0, 2, 1;
L_0000021783468ea0 .part v00000217834354b0_0, 2, 1;
L_0000021783469260 .part v0000021783434470_0, 3, 1;
L_0000021783469080 .part v00000217834354b0_0, 3, 1;
L_0000021783469120 .part v0000021783434470_0, 4, 1;
L_00000217834691c0 .part v00000217834354b0_0, 4, 1;
L_0000021783469300 .part v0000021783434470_0, 5, 1;
L_00000217834693a0 .part v00000217834354b0_0, 5, 1;
L_00000217834dc1b0 .part v0000021783434470_0, 6, 1;
L_00000217834dbfd0 .part v00000217834354b0_0, 6, 1;
L_00000217834db7b0 .part v0000021783434470_0, 7, 1;
L_00000217834dc390 .part v00000217834354b0_0, 7, 1;
L_00000217834dc070 .part v0000021783434470_0, 8, 1;
L_00000217834dc4d0 .part v00000217834354b0_0, 8, 1;
L_00000217834dc430 .part v0000021783434470_0, 9, 1;
L_00000217834dadb0 .part v00000217834354b0_0, 9, 1;
L_00000217834dc250 .part v0000021783434470_0, 10, 1;
L_00000217834dbcb0 .part v00000217834354b0_0, 10, 1;
L_00000217834da6d0 .part v0000021783434470_0, 11, 1;
L_00000217834dc110 .part v00000217834354b0_0, 11, 1;
L_00000217834da810 .part v0000021783434470_0, 12, 1;
L_00000217834dac70 .part v00000217834354b0_0, 12, 1;
L_00000217834dc610 .part v0000021783434470_0, 13, 1;
L_00000217834dbf30 .part v00000217834354b0_0, 13, 1;
L_00000217834dc6b0 .part v0000021783434470_0, 14, 1;
L_00000217834db030 .part v00000217834354b0_0, 14, 1;
L_00000217834db990 .part v0000021783434470_0, 15, 1;
L_00000217834dae50 .part v00000217834354b0_0, 15, 1;
L_00000217834db5d0 .part v0000021783434470_0, 16, 1;
L_00000217834dc750 .part v00000217834354b0_0, 16, 1;
L_00000217834db0d0 .part v0000021783434470_0, 17, 1;
L_00000217834dc2f0 .part v00000217834354b0_0, 17, 1;
L_00000217834db490 .part v0000021783434470_0, 18, 1;
L_00000217834db850 .part v00000217834354b0_0, 18, 1;
L_00000217834db350 .part v0000021783434470_0, 19, 1;
L_00000217834dca70 .part v00000217834354b0_0, 19, 1;
L_00000217834dc570 .part v0000021783434470_0, 20, 1;
L_00000217834dc7f0 .part v00000217834354b0_0, 20, 1;
L_00000217834da590 .part v0000021783434470_0, 21, 1;
L_00000217834dad10 .part v00000217834354b0_0, 21, 1;
L_00000217834dc890 .part v0000021783434470_0, 22, 1;
L_00000217834dbad0 .part v00000217834354b0_0, 22, 1;
L_00000217834dc930 .part v0000021783434470_0, 23, 1;
L_00000217834dbc10 .part v00000217834354b0_0, 23, 1;
L_00000217834db710 .part v0000021783434470_0, 24, 1;
L_00000217834da630 .part v00000217834354b0_0, 24, 1;
L_00000217834db170 .part v0000021783434470_0, 25, 1;
L_00000217834dc9d0 .part v00000217834354b0_0, 25, 1;
L_00000217834dbd50 .part v0000021783434470_0, 26, 1;
L_00000217834dcb10 .part v00000217834354b0_0, 26, 1;
L_00000217834da770 .part v0000021783434470_0, 27, 1;
L_00000217834dcbb0 .part v00000217834354b0_0, 27, 1;
L_00000217834dba30 .part v0000021783434470_0, 28, 1;
L_00000217834db210 .part v00000217834354b0_0, 28, 1;
L_00000217834da8b0 .part v0000021783434470_0, 29, 1;
L_00000217834dcc50 .part v00000217834354b0_0, 29, 1;
L_00000217834dccf0 .part v0000021783434470_0, 30, 1;
L_00000217834daef0 .part v00000217834354b0_0, 30, 1;
LS_00000217834da950_0_0 .concat8 [ 1 1 1 1], L_0000021783474b90, L_0000021783474030, L_00000217834746c0, L_0000021783473000;
LS_00000217834da950_0_4 .concat8 [ 1 1 1 1], L_0000021783473460, L_0000021783473e70, L_00000217834745e0, L_0000021783473ee0;
LS_00000217834da950_0_8 .concat8 [ 1 1 1 1], L_0000021783473070, L_00000217834730e0, L_0000021783473cb0, L_0000021783474650;
LS_00000217834da950_0_12 .concat8 [ 1 1 1 1], L_0000021783473850, L_00000217834731c0, L_00000217834733f0, L_0000021783473e00;
LS_00000217834da950_0_16 .concat8 [ 1 1 1 1], L_0000021783473230, L_00000217834732a0, L_0000021783473af0, L_0000021783474880;
LS_00000217834da950_0_20 .concat8 [ 1 1 1 1], L_0000021783473d20, L_0000021783473310, L_0000021783473f50, L_0000021783474500;
LS_00000217834da950_0_24 .concat8 [ 1 1 1 1], L_0000021783474340, L_0000021783473fc0, L_0000021783474110, L_00000217834743b0;
LS_00000217834da950_0_28 .concat8 [ 1 1 1 1], L_00000217834738c0, L_00000217834734d0, L_0000021783474420, L_0000021783473540;
LS_00000217834da950_1_0 .concat8 [ 4 4 4 4], LS_00000217834da950_0_0, LS_00000217834da950_0_4, LS_00000217834da950_0_8, LS_00000217834da950_0_12;
LS_00000217834da950_1_4 .concat8 [ 4 4 4 4], LS_00000217834da950_0_16, LS_00000217834da950_0_20, LS_00000217834da950_0_24, LS_00000217834da950_0_28;
L_00000217834da950 .concat8 [ 16 16 0 0], LS_00000217834da950_1_0, LS_00000217834da950_1_4;
L_00000217834dbb70 .part v0000021783434470_0, 31, 1;
L_00000217834da9f0 .part v00000217834354b0_0, 31, 1;
L_00000217834db8f0 .part L_00000217834da950, 0, 1;
L_00000217834dbe90 .part L_00000217834da950, 1, 1;
L_00000217834daa90 .part L_00000217834da950, 2, 1;
L_00000217834dabd0 .part L_00000217834da950, 3, 1;
L_00000217834dbdf0 .part L_00000217834da950, 4, 1;
L_00000217834dab30 .part L_00000217834da950, 5, 1;
L_00000217834daf90 .part L_00000217834da950, 6, 1;
L_00000217834db2b0 .part L_00000217834da950, 7, 1;
L_00000217834db3f0 .part L_00000217834da950, 8, 1;
L_00000217834db530 .part L_00000217834da950, 9, 1;
L_00000217834db670 .part L_00000217834da950, 10, 1;
L_00000217834de370 .part L_00000217834da950, 11, 1;
L_00000217834df270 .part L_00000217834da950, 12, 1;
L_00000217834dea50 .part L_00000217834da950, 13, 1;
L_00000217834dee10 .part L_00000217834da950, 14, 1;
L_00000217834dcf70 .part L_00000217834da950, 15, 1;
L_00000217834ddf10 .part L_00000217834da950, 16, 1;
L_00000217834dce30 .part L_00000217834da950, 17, 1;
L_00000217834ddbf0 .part L_00000217834da950, 18, 1;
L_00000217834de910 .part L_00000217834da950, 19, 1;
L_00000217834dd150 .part L_00000217834da950, 20, 1;
L_00000217834df1d0 .part L_00000217834da950, 21, 1;
L_00000217834dcd90 .part L_00000217834da950, 22, 1;
L_00000217834dced0 .part L_00000217834da950, 23, 1;
L_00000217834de050 .part L_00000217834da950, 24, 1;
L_00000217834de5f0 .part L_00000217834da950, 25, 1;
L_00000217834dd010 .part L_00000217834da950, 26, 1;
L_00000217834dd290 .part L_00000217834da950, 27, 1;
L_00000217834de550 .part L_00000217834da950, 28, 1;
L_00000217834de7d0 .part L_00000217834da950, 29, 1;
L_00000217834dde70 .part L_00000217834da950, 30, 1;
L_00000217834dd330 .part L_00000217834da950, 31, 1;
S_00000217831a02d0 .scope module, "alu" "ALU" 8 18, 12 1 0, S_0000021783159aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_00000217833ad7c0 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_0000021783473c40 .functor NOT 1, L_0000021783468180, C4<0>, C4<0>, C4<0>;
v0000021783426a80_0 .net "A", 31 0, v0000021783434470_0;  alias, 1 drivers
v0000021783427840_0 .net "ALUOP", 3 0, v0000021783427700_0;  alias, 1 drivers
v0000021783426b20_0 .net "B", 31 0, v00000217834354b0_0;  alias, 1 drivers
v0000021783427660_0 .var "CF", 0 0;
v0000021783426da0_0 .net "ZF", 0 0, L_0000021783473c40;  alias, 1 drivers
v0000021783426e40_0 .net *"_ivl_1", 0 0, L_0000021783468180;  1 drivers
v0000021783427d40_0 .var "res", 31 0;
E_00000217833ad140 .event anyedge, v0000021783427840_0, v0000021783427200_0, v0000021783426440_0, v0000021783427660_0;
L_0000021783468180 .reduce/or v0000021783427d40_0;
S_000002178319d8a0 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_0000021783159aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_000002178342a5c0 .param/l "add" 0 9 6, C4<000000100000>;
P_000002178342a5f8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002178342a630 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002178342a668 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002178342a6a0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002178342a6d8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002178342a710 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002178342a748 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002178342a780 .param/l "j" 0 9 19, C4<000010000000>;
P_000002178342a7b8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002178342a7f0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002178342a828 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002178342a860 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002178342a898 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002178342a8d0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002178342a908 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002178342a940 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002178342a978 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002178342a9b0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002178342a9e8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002178342aa20 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002178342aa58 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002178342aa90 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002178342aac8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002178342ab00 .param/l "xori" 0 9 12, C4<001110000000>;
v0000021783427700_0 .var "ALU_OP", 3 0;
v0000021783426f80_0 .net "opcode", 11 0, v0000021783434d30_0;  alias, 1 drivers
E_00000217833ad700 .event anyedge, v0000021783330d00_0;
S_000002178319da30 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_0000021783169f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v0000021783433a70_0 .net "EX1_forward_to_B", 31 0, v00000217834336b0_0;  alias, 1 drivers
v0000021783434330_0 .net "EX_PFC", 31 0, v0000021783431d10_0;  alias, 1 drivers
v0000021783433cf0_0 .net "EX_PFC_to_IF", 31 0, L_00000217834671e0;  alias, 1 drivers
v0000021783432670_0 .net "alu_selA", 1 0, L_0000021783461e20;  alias, 1 drivers
v0000021783431bd0_0 .net "alu_selB", 1 0, L_0000021783465480;  alias, 1 drivers
v0000021783434290_0 .net "ex_haz", 31 0, v0000021783423fb0_0;  alias, 1 drivers
v0000021783432710_0 .net "id_haz", 31 0, L_0000021783468220;  alias, 1 drivers
v0000021783433d90_0 .net "is_jr", 0 0, v0000021783432df0_0;  alias, 1 drivers
v00000217834341f0_0 .net "mem_haz", 31 0, L_0000021783474ea0;  alias, 1 drivers
v0000021783433110_0 .net "oper1", 31 0, L_000002178346b470;  alias, 1 drivers
v0000021783433890_0 .net "oper2", 31 0, L_0000021783473a10;  alias, 1 drivers
v0000021783432210_0 .net "pc", 31 0, v0000021783432d50_0;  alias, 1 drivers
v0000021783434150_0 .net "rs1", 31 0, v00000217834322b0_0;  alias, 1 drivers
v0000021783433930_0 .net "rs2_in", 31 0, v0000021783432fd0_0;  alias, 1 drivers
v0000021783432e90_0 .net "rs2_out", 31 0, L_00000217834735b0;  alias, 1 drivers
v00000217834327b0_0 .net "store_rs2_forward", 1 0, L_0000021783464c60;  alias, 1 drivers
L_00000217834671e0 .functor MUXZ 32, v0000021783431d10_0, L_000002178346b470, v0000021783432df0_0, C4<>;
S_0000021783158200 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_000002178319da30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_00000217833ad4c0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_0000021783469a30 .functor NOT 1, L_0000021783467460, C4<0>, C4<0>, C4<0>;
L_0000021783469f70 .functor NOT 1, L_0000021783467780, C4<0>, C4<0>, C4<0>;
L_0000021783469c60 .functor NOT 1, L_0000021783468b80, C4<0>, C4<0>, C4<0>;
L_000002178346a750 .functor NOT 1, L_0000021783468ae0, C4<0>, C4<0>, C4<0>;
L_000002178346a670 .functor AND 32, L_000002178346aa60, v00000217834322b0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000021783469e90 .functor AND 32, L_0000021783469bf0, L_0000021783474ea0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002178346aad0 .functor OR 32, L_000002178346a670, L_0000021783469e90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000021783469870 .functor AND 32, L_0000021783469790, v0000021783423fb0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000021783469fe0 .functor OR 32, L_000002178346aad0, L_0000021783469870, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002178346b2b0 .functor AND 32, L_0000021783469800, L_0000021783468220, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002178346b470 .functor OR 32, L_0000021783469fe0, L_000002178346b2b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021783429b40_0 .net *"_ivl_1", 0 0, L_0000021783467460;  1 drivers
v0000021783428c40_0 .net *"_ivl_13", 0 0, L_0000021783468b80;  1 drivers
v0000021783428d80_0 .net *"_ivl_14", 0 0, L_0000021783469c60;  1 drivers
v0000021783428f60_0 .net *"_ivl_19", 0 0, L_00000217834682c0;  1 drivers
v0000021783429140_0 .net *"_ivl_2", 0 0, L_0000021783469a30;  1 drivers
v000002178342c330_0 .net *"_ivl_23", 0 0, L_0000021783467960;  1 drivers
v000002178342d050_0 .net *"_ivl_27", 0 0, L_0000021783468ae0;  1 drivers
v000002178342cd30_0 .net *"_ivl_28", 0 0, L_000002178346a750;  1 drivers
v000002178342dff0_0 .net *"_ivl_33", 0 0, L_0000021783467fa0;  1 drivers
v000002178342e090_0 .net *"_ivl_37", 0 0, L_0000021783468720;  1 drivers
v000002178342d230_0 .net *"_ivl_40", 31 0, L_000002178346a670;  1 drivers
v000002178342deb0_0 .net *"_ivl_42", 31 0, L_0000021783469e90;  1 drivers
v000002178342ca10_0 .net *"_ivl_44", 31 0, L_000002178346aad0;  1 drivers
v000002178342df50_0 .net *"_ivl_46", 31 0, L_0000021783469870;  1 drivers
v000002178342c3d0_0 .net *"_ivl_48", 31 0, L_0000021783469fe0;  1 drivers
v000002178342cdd0_0 .net *"_ivl_50", 31 0, L_000002178346b2b0;  1 drivers
v000002178342cbf0_0 .net *"_ivl_7", 0 0, L_0000021783467780;  1 drivers
v000002178342c6f0_0 .net *"_ivl_8", 0 0, L_0000021783469f70;  1 drivers
v000002178342bc50_0 .net "ina", 31 0, v00000217834322b0_0;  alias, 1 drivers
v000002178342d2d0_0 .net "inb", 31 0, L_0000021783474ea0;  alias, 1 drivers
v000002178342ce70_0 .net "inc", 31 0, v0000021783423fb0_0;  alias, 1 drivers
v000002178342cab0_0 .net "ind", 31 0, L_0000021783468220;  alias, 1 drivers
v000002178342bbb0_0 .net "out", 31 0, L_000002178346b470;  alias, 1 drivers
v000002178342cb50_0 .net "s0", 31 0, L_000002178346aa60;  1 drivers
v000002178342e130_0 .net "s1", 31 0, L_0000021783469bf0;  1 drivers
v000002178342c290_0 .net "s2", 31 0, L_0000021783469790;  1 drivers
v000002178342dcd0_0 .net "s3", 31 0, L_0000021783469800;  1 drivers
v000002178342d550_0 .net "sel", 1 0, L_0000021783461e20;  alias, 1 drivers
L_0000021783467460 .part L_0000021783461e20, 1, 1;
LS_0000021783467500_0_0 .concat [ 1 1 1 1], L_0000021783469a30, L_0000021783469a30, L_0000021783469a30, L_0000021783469a30;
LS_0000021783467500_0_4 .concat [ 1 1 1 1], L_0000021783469a30, L_0000021783469a30, L_0000021783469a30, L_0000021783469a30;
LS_0000021783467500_0_8 .concat [ 1 1 1 1], L_0000021783469a30, L_0000021783469a30, L_0000021783469a30, L_0000021783469a30;
LS_0000021783467500_0_12 .concat [ 1 1 1 1], L_0000021783469a30, L_0000021783469a30, L_0000021783469a30, L_0000021783469a30;
LS_0000021783467500_0_16 .concat [ 1 1 1 1], L_0000021783469a30, L_0000021783469a30, L_0000021783469a30, L_0000021783469a30;
LS_0000021783467500_0_20 .concat [ 1 1 1 1], L_0000021783469a30, L_0000021783469a30, L_0000021783469a30, L_0000021783469a30;
LS_0000021783467500_0_24 .concat [ 1 1 1 1], L_0000021783469a30, L_0000021783469a30, L_0000021783469a30, L_0000021783469a30;
LS_0000021783467500_0_28 .concat [ 1 1 1 1], L_0000021783469a30, L_0000021783469a30, L_0000021783469a30, L_0000021783469a30;
LS_0000021783467500_1_0 .concat [ 4 4 4 4], LS_0000021783467500_0_0, LS_0000021783467500_0_4, LS_0000021783467500_0_8, LS_0000021783467500_0_12;
LS_0000021783467500_1_4 .concat [ 4 4 4 4], LS_0000021783467500_0_16, LS_0000021783467500_0_20, LS_0000021783467500_0_24, LS_0000021783467500_0_28;
L_0000021783467500 .concat [ 16 16 0 0], LS_0000021783467500_1_0, LS_0000021783467500_1_4;
L_0000021783467780 .part L_0000021783461e20, 0, 1;
LS_00000217834678c0_0_0 .concat [ 1 1 1 1], L_0000021783469f70, L_0000021783469f70, L_0000021783469f70, L_0000021783469f70;
LS_00000217834678c0_0_4 .concat [ 1 1 1 1], L_0000021783469f70, L_0000021783469f70, L_0000021783469f70, L_0000021783469f70;
LS_00000217834678c0_0_8 .concat [ 1 1 1 1], L_0000021783469f70, L_0000021783469f70, L_0000021783469f70, L_0000021783469f70;
LS_00000217834678c0_0_12 .concat [ 1 1 1 1], L_0000021783469f70, L_0000021783469f70, L_0000021783469f70, L_0000021783469f70;
LS_00000217834678c0_0_16 .concat [ 1 1 1 1], L_0000021783469f70, L_0000021783469f70, L_0000021783469f70, L_0000021783469f70;
LS_00000217834678c0_0_20 .concat [ 1 1 1 1], L_0000021783469f70, L_0000021783469f70, L_0000021783469f70, L_0000021783469f70;
LS_00000217834678c0_0_24 .concat [ 1 1 1 1], L_0000021783469f70, L_0000021783469f70, L_0000021783469f70, L_0000021783469f70;
LS_00000217834678c0_0_28 .concat [ 1 1 1 1], L_0000021783469f70, L_0000021783469f70, L_0000021783469f70, L_0000021783469f70;
LS_00000217834678c0_1_0 .concat [ 4 4 4 4], LS_00000217834678c0_0_0, LS_00000217834678c0_0_4, LS_00000217834678c0_0_8, LS_00000217834678c0_0_12;
LS_00000217834678c0_1_4 .concat [ 4 4 4 4], LS_00000217834678c0_0_16, LS_00000217834678c0_0_20, LS_00000217834678c0_0_24, LS_00000217834678c0_0_28;
L_00000217834678c0 .concat [ 16 16 0 0], LS_00000217834678c0_1_0, LS_00000217834678c0_1_4;
L_0000021783468b80 .part L_0000021783461e20, 1, 1;
LS_0000021783466740_0_0 .concat [ 1 1 1 1], L_0000021783469c60, L_0000021783469c60, L_0000021783469c60, L_0000021783469c60;
LS_0000021783466740_0_4 .concat [ 1 1 1 1], L_0000021783469c60, L_0000021783469c60, L_0000021783469c60, L_0000021783469c60;
LS_0000021783466740_0_8 .concat [ 1 1 1 1], L_0000021783469c60, L_0000021783469c60, L_0000021783469c60, L_0000021783469c60;
LS_0000021783466740_0_12 .concat [ 1 1 1 1], L_0000021783469c60, L_0000021783469c60, L_0000021783469c60, L_0000021783469c60;
LS_0000021783466740_0_16 .concat [ 1 1 1 1], L_0000021783469c60, L_0000021783469c60, L_0000021783469c60, L_0000021783469c60;
LS_0000021783466740_0_20 .concat [ 1 1 1 1], L_0000021783469c60, L_0000021783469c60, L_0000021783469c60, L_0000021783469c60;
LS_0000021783466740_0_24 .concat [ 1 1 1 1], L_0000021783469c60, L_0000021783469c60, L_0000021783469c60, L_0000021783469c60;
LS_0000021783466740_0_28 .concat [ 1 1 1 1], L_0000021783469c60, L_0000021783469c60, L_0000021783469c60, L_0000021783469c60;
LS_0000021783466740_1_0 .concat [ 4 4 4 4], LS_0000021783466740_0_0, LS_0000021783466740_0_4, LS_0000021783466740_0_8, LS_0000021783466740_0_12;
LS_0000021783466740_1_4 .concat [ 4 4 4 4], LS_0000021783466740_0_16, LS_0000021783466740_0_20, LS_0000021783466740_0_24, LS_0000021783466740_0_28;
L_0000021783466740 .concat [ 16 16 0 0], LS_0000021783466740_1_0, LS_0000021783466740_1_4;
L_00000217834682c0 .part L_0000021783461e20, 0, 1;
LS_0000021783468400_0_0 .concat [ 1 1 1 1], L_00000217834682c0, L_00000217834682c0, L_00000217834682c0, L_00000217834682c0;
LS_0000021783468400_0_4 .concat [ 1 1 1 1], L_00000217834682c0, L_00000217834682c0, L_00000217834682c0, L_00000217834682c0;
LS_0000021783468400_0_8 .concat [ 1 1 1 1], L_00000217834682c0, L_00000217834682c0, L_00000217834682c0, L_00000217834682c0;
LS_0000021783468400_0_12 .concat [ 1 1 1 1], L_00000217834682c0, L_00000217834682c0, L_00000217834682c0, L_00000217834682c0;
LS_0000021783468400_0_16 .concat [ 1 1 1 1], L_00000217834682c0, L_00000217834682c0, L_00000217834682c0, L_00000217834682c0;
LS_0000021783468400_0_20 .concat [ 1 1 1 1], L_00000217834682c0, L_00000217834682c0, L_00000217834682c0, L_00000217834682c0;
LS_0000021783468400_0_24 .concat [ 1 1 1 1], L_00000217834682c0, L_00000217834682c0, L_00000217834682c0, L_00000217834682c0;
LS_0000021783468400_0_28 .concat [ 1 1 1 1], L_00000217834682c0, L_00000217834682c0, L_00000217834682c0, L_00000217834682c0;
LS_0000021783468400_1_0 .concat [ 4 4 4 4], LS_0000021783468400_0_0, LS_0000021783468400_0_4, LS_0000021783468400_0_8, LS_0000021783468400_0_12;
LS_0000021783468400_1_4 .concat [ 4 4 4 4], LS_0000021783468400_0_16, LS_0000021783468400_0_20, LS_0000021783468400_0_24, LS_0000021783468400_0_28;
L_0000021783468400 .concat [ 16 16 0 0], LS_0000021783468400_1_0, LS_0000021783468400_1_4;
L_0000021783467960 .part L_0000021783461e20, 1, 1;
LS_00000217834684a0_0_0 .concat [ 1 1 1 1], L_0000021783467960, L_0000021783467960, L_0000021783467960, L_0000021783467960;
LS_00000217834684a0_0_4 .concat [ 1 1 1 1], L_0000021783467960, L_0000021783467960, L_0000021783467960, L_0000021783467960;
LS_00000217834684a0_0_8 .concat [ 1 1 1 1], L_0000021783467960, L_0000021783467960, L_0000021783467960, L_0000021783467960;
LS_00000217834684a0_0_12 .concat [ 1 1 1 1], L_0000021783467960, L_0000021783467960, L_0000021783467960, L_0000021783467960;
LS_00000217834684a0_0_16 .concat [ 1 1 1 1], L_0000021783467960, L_0000021783467960, L_0000021783467960, L_0000021783467960;
LS_00000217834684a0_0_20 .concat [ 1 1 1 1], L_0000021783467960, L_0000021783467960, L_0000021783467960, L_0000021783467960;
LS_00000217834684a0_0_24 .concat [ 1 1 1 1], L_0000021783467960, L_0000021783467960, L_0000021783467960, L_0000021783467960;
LS_00000217834684a0_0_28 .concat [ 1 1 1 1], L_0000021783467960, L_0000021783467960, L_0000021783467960, L_0000021783467960;
LS_00000217834684a0_1_0 .concat [ 4 4 4 4], LS_00000217834684a0_0_0, LS_00000217834684a0_0_4, LS_00000217834684a0_0_8, LS_00000217834684a0_0_12;
LS_00000217834684a0_1_4 .concat [ 4 4 4 4], LS_00000217834684a0_0_16, LS_00000217834684a0_0_20, LS_00000217834684a0_0_24, LS_00000217834684a0_0_28;
L_00000217834684a0 .concat [ 16 16 0 0], LS_00000217834684a0_1_0, LS_00000217834684a0_1_4;
L_0000021783468ae0 .part L_0000021783461e20, 0, 1;
LS_0000021783467d20_0_0 .concat [ 1 1 1 1], L_000002178346a750, L_000002178346a750, L_000002178346a750, L_000002178346a750;
LS_0000021783467d20_0_4 .concat [ 1 1 1 1], L_000002178346a750, L_000002178346a750, L_000002178346a750, L_000002178346a750;
LS_0000021783467d20_0_8 .concat [ 1 1 1 1], L_000002178346a750, L_000002178346a750, L_000002178346a750, L_000002178346a750;
LS_0000021783467d20_0_12 .concat [ 1 1 1 1], L_000002178346a750, L_000002178346a750, L_000002178346a750, L_000002178346a750;
LS_0000021783467d20_0_16 .concat [ 1 1 1 1], L_000002178346a750, L_000002178346a750, L_000002178346a750, L_000002178346a750;
LS_0000021783467d20_0_20 .concat [ 1 1 1 1], L_000002178346a750, L_000002178346a750, L_000002178346a750, L_000002178346a750;
LS_0000021783467d20_0_24 .concat [ 1 1 1 1], L_000002178346a750, L_000002178346a750, L_000002178346a750, L_000002178346a750;
LS_0000021783467d20_0_28 .concat [ 1 1 1 1], L_000002178346a750, L_000002178346a750, L_000002178346a750, L_000002178346a750;
LS_0000021783467d20_1_0 .concat [ 4 4 4 4], LS_0000021783467d20_0_0, LS_0000021783467d20_0_4, LS_0000021783467d20_0_8, LS_0000021783467d20_0_12;
LS_0000021783467d20_1_4 .concat [ 4 4 4 4], LS_0000021783467d20_0_16, LS_0000021783467d20_0_20, LS_0000021783467d20_0_24, LS_0000021783467d20_0_28;
L_0000021783467d20 .concat [ 16 16 0 0], LS_0000021783467d20_1_0, LS_0000021783467d20_1_4;
L_0000021783467fa0 .part L_0000021783461e20, 1, 1;
LS_00000217834673c0_0_0 .concat [ 1 1 1 1], L_0000021783467fa0, L_0000021783467fa0, L_0000021783467fa0, L_0000021783467fa0;
LS_00000217834673c0_0_4 .concat [ 1 1 1 1], L_0000021783467fa0, L_0000021783467fa0, L_0000021783467fa0, L_0000021783467fa0;
LS_00000217834673c0_0_8 .concat [ 1 1 1 1], L_0000021783467fa0, L_0000021783467fa0, L_0000021783467fa0, L_0000021783467fa0;
LS_00000217834673c0_0_12 .concat [ 1 1 1 1], L_0000021783467fa0, L_0000021783467fa0, L_0000021783467fa0, L_0000021783467fa0;
LS_00000217834673c0_0_16 .concat [ 1 1 1 1], L_0000021783467fa0, L_0000021783467fa0, L_0000021783467fa0, L_0000021783467fa0;
LS_00000217834673c0_0_20 .concat [ 1 1 1 1], L_0000021783467fa0, L_0000021783467fa0, L_0000021783467fa0, L_0000021783467fa0;
LS_00000217834673c0_0_24 .concat [ 1 1 1 1], L_0000021783467fa0, L_0000021783467fa0, L_0000021783467fa0, L_0000021783467fa0;
LS_00000217834673c0_0_28 .concat [ 1 1 1 1], L_0000021783467fa0, L_0000021783467fa0, L_0000021783467fa0, L_0000021783467fa0;
LS_00000217834673c0_1_0 .concat [ 4 4 4 4], LS_00000217834673c0_0_0, LS_00000217834673c0_0_4, LS_00000217834673c0_0_8, LS_00000217834673c0_0_12;
LS_00000217834673c0_1_4 .concat [ 4 4 4 4], LS_00000217834673c0_0_16, LS_00000217834673c0_0_20, LS_00000217834673c0_0_24, LS_00000217834673c0_0_28;
L_00000217834673c0 .concat [ 16 16 0 0], LS_00000217834673c0_1_0, LS_00000217834673c0_1_4;
L_0000021783468720 .part L_0000021783461e20, 0, 1;
LS_00000217834667e0_0_0 .concat [ 1 1 1 1], L_0000021783468720, L_0000021783468720, L_0000021783468720, L_0000021783468720;
LS_00000217834667e0_0_4 .concat [ 1 1 1 1], L_0000021783468720, L_0000021783468720, L_0000021783468720, L_0000021783468720;
LS_00000217834667e0_0_8 .concat [ 1 1 1 1], L_0000021783468720, L_0000021783468720, L_0000021783468720, L_0000021783468720;
LS_00000217834667e0_0_12 .concat [ 1 1 1 1], L_0000021783468720, L_0000021783468720, L_0000021783468720, L_0000021783468720;
LS_00000217834667e0_0_16 .concat [ 1 1 1 1], L_0000021783468720, L_0000021783468720, L_0000021783468720, L_0000021783468720;
LS_00000217834667e0_0_20 .concat [ 1 1 1 1], L_0000021783468720, L_0000021783468720, L_0000021783468720, L_0000021783468720;
LS_00000217834667e0_0_24 .concat [ 1 1 1 1], L_0000021783468720, L_0000021783468720, L_0000021783468720, L_0000021783468720;
LS_00000217834667e0_0_28 .concat [ 1 1 1 1], L_0000021783468720, L_0000021783468720, L_0000021783468720, L_0000021783468720;
LS_00000217834667e0_1_0 .concat [ 4 4 4 4], LS_00000217834667e0_0_0, LS_00000217834667e0_0_4, LS_00000217834667e0_0_8, LS_00000217834667e0_0_12;
LS_00000217834667e0_1_4 .concat [ 4 4 4 4], LS_00000217834667e0_0_16, LS_00000217834667e0_0_20, LS_00000217834667e0_0_24, LS_00000217834667e0_0_28;
L_00000217834667e0 .concat [ 16 16 0 0], LS_00000217834667e0_1_0, LS_00000217834667e0_1_4;
S_0000021783158390 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_0000021783158200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002178346aa60 .functor AND 32, L_0000021783467500, L_00000217834678c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000217834293c0_0 .net "in1", 31 0, L_0000021783467500;  1 drivers
v00000217834289c0_0 .net "in2", 31 0, L_00000217834678c0;  1 drivers
v0000021783429a00_0 .net "out", 31 0, L_000002178346aa60;  alias, 1 drivers
S_0000021783190940 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_0000021783158200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000021783469bf0 .functor AND 32, L_0000021783466740, L_0000021783468400, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000021783429460_0 .net "in1", 31 0, L_0000021783466740;  1 drivers
v0000021783429000_0 .net "in2", 31 0, L_0000021783468400;  1 drivers
v0000021783428b00_0 .net "out", 31 0, L_0000021783469bf0;  alias, 1 drivers
S_0000021783190ad0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_0000021783158200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000021783469790 .functor AND 32, L_00000217834684a0, L_0000021783467d20, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000217834290a0_0 .net "in1", 31 0, L_00000217834684a0;  1 drivers
v0000021783429500_0 .net "in2", 31 0, L_0000021783467d20;  1 drivers
v0000021783428ba0_0 .net "out", 31 0, L_0000021783469790;  alias, 1 drivers
S_000002178342ab90 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_0000021783158200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000021783469800 .functor AND 32, L_00000217834673c0, L_00000217834667e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000021783428e20_0 .net "in1", 31 0, L_00000217834673c0;  1 drivers
v0000021783429aa0_0 .net "in2", 31 0, L_00000217834667e0;  1 drivers
v0000021783428ec0_0 .net "out", 31 0, L_0000021783469800;  alias, 1 drivers
S_000002178342ad20 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_000002178319da30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_00000217833acd40 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000002178346b400 .functor NOT 1, L_0000021783468c20, C4<0>, C4<0>, C4<0>;
L_000002178346b320 .functor NOT 1, L_00000217834666a0, C4<0>, C4<0>, C4<0>;
L_000002178346b160 .functor NOT 1, L_0000021783467a00, C4<0>, C4<0>, C4<0>;
L_00000217833a1360 .functor NOT 1, L_0000021783468540, C4<0>, C4<0>, C4<0>;
L_0000021783473770 .functor AND 32, L_000002178346b240, v00000217834336b0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000021783473b60 .functor AND 32, L_000002178346b390, L_0000021783474ea0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000217834741f0 .functor OR 32, L_0000021783473770, L_0000021783473b60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000021783474810 .functor AND 32, L_000002178346b1d0, v0000021783423fb0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000217834737e0 .functor OR 32, L_00000217834741f0, L_0000021783474810, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000021783474180 .functor AND 32, L_0000021783474260, L_0000021783468220, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000021783473a10 .functor OR 32, L_00000217834737e0, L_0000021783474180, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002178342c8d0_0 .net *"_ivl_1", 0 0, L_0000021783468c20;  1 drivers
v000002178342d190_0 .net *"_ivl_13", 0 0, L_0000021783467a00;  1 drivers
v000002178342c1f0_0 .net *"_ivl_14", 0 0, L_000002178346b160;  1 drivers
v000002178342c5b0_0 .net *"_ivl_19", 0 0, L_0000021783467aa0;  1 drivers
v000002178342d370_0 .net *"_ivl_2", 0 0, L_000002178346b400;  1 drivers
v000002178342bcf0_0 .net *"_ivl_23", 0 0, L_0000021783466ba0;  1 drivers
v000002178342c510_0 .net *"_ivl_27", 0 0, L_0000021783468540;  1 drivers
v000002178342e1d0_0 .net *"_ivl_28", 0 0, L_00000217833a1360;  1 drivers
v000002178342d410_0 .net *"_ivl_33", 0 0, L_0000021783468360;  1 drivers
v000002178342e270_0 .net *"_ivl_37", 0 0, L_00000217834685e0;  1 drivers
v000002178342c830_0 .net *"_ivl_40", 31 0, L_0000021783473770;  1 drivers
v000002178342d5f0_0 .net *"_ivl_42", 31 0, L_0000021783473b60;  1 drivers
v000002178342bd90_0 .net *"_ivl_44", 31 0, L_00000217834741f0;  1 drivers
v000002178342d690_0 .net *"_ivl_46", 31 0, L_0000021783474810;  1 drivers
v000002178342d730_0 .net *"_ivl_48", 31 0, L_00000217834737e0;  1 drivers
v000002178342d870_0 .net *"_ivl_50", 31 0, L_0000021783474180;  1 drivers
v000002178342db90_0 .net *"_ivl_7", 0 0, L_00000217834666a0;  1 drivers
v000002178342c970_0 .net *"_ivl_8", 0 0, L_000002178346b320;  1 drivers
v000002178342be30_0 .net "ina", 31 0, v00000217834336b0_0;  alias, 1 drivers
v000002178342d910_0 .net "inb", 31 0, L_0000021783474ea0;  alias, 1 drivers
v000002178342c010_0 .net "inc", 31 0, v0000021783423fb0_0;  alias, 1 drivers
v000002178342d9b0_0 .net "ind", 31 0, L_0000021783468220;  alias, 1 drivers
v000002178342bed0_0 .net "out", 31 0, L_0000021783473a10;  alias, 1 drivers
v000002178342da50_0 .net "s0", 31 0, L_000002178346b240;  1 drivers
v000002178342dd70_0 .net "s1", 31 0, L_000002178346b390;  1 drivers
v000002178342de10_0 .net "s2", 31 0, L_000002178346b1d0;  1 drivers
v000002178342bf70_0 .net "s3", 31 0, L_0000021783474260;  1 drivers
v000002178342daf0_0 .net "sel", 1 0, L_0000021783465480;  alias, 1 drivers
L_0000021783468c20 .part L_0000021783465480, 1, 1;
LS_00000217834675a0_0_0 .concat [ 1 1 1 1], L_000002178346b400, L_000002178346b400, L_000002178346b400, L_000002178346b400;
LS_00000217834675a0_0_4 .concat [ 1 1 1 1], L_000002178346b400, L_000002178346b400, L_000002178346b400, L_000002178346b400;
LS_00000217834675a0_0_8 .concat [ 1 1 1 1], L_000002178346b400, L_000002178346b400, L_000002178346b400, L_000002178346b400;
LS_00000217834675a0_0_12 .concat [ 1 1 1 1], L_000002178346b400, L_000002178346b400, L_000002178346b400, L_000002178346b400;
LS_00000217834675a0_0_16 .concat [ 1 1 1 1], L_000002178346b400, L_000002178346b400, L_000002178346b400, L_000002178346b400;
LS_00000217834675a0_0_20 .concat [ 1 1 1 1], L_000002178346b400, L_000002178346b400, L_000002178346b400, L_000002178346b400;
LS_00000217834675a0_0_24 .concat [ 1 1 1 1], L_000002178346b400, L_000002178346b400, L_000002178346b400, L_000002178346b400;
LS_00000217834675a0_0_28 .concat [ 1 1 1 1], L_000002178346b400, L_000002178346b400, L_000002178346b400, L_000002178346b400;
LS_00000217834675a0_1_0 .concat [ 4 4 4 4], LS_00000217834675a0_0_0, LS_00000217834675a0_0_4, LS_00000217834675a0_0_8, LS_00000217834675a0_0_12;
LS_00000217834675a0_1_4 .concat [ 4 4 4 4], LS_00000217834675a0_0_16, LS_00000217834675a0_0_20, LS_00000217834675a0_0_24, LS_00000217834675a0_0_28;
L_00000217834675a0 .concat [ 16 16 0 0], LS_00000217834675a0_1_0, LS_00000217834675a0_1_4;
L_00000217834666a0 .part L_0000021783465480, 0, 1;
LS_0000021783466880_0_0 .concat [ 1 1 1 1], L_000002178346b320, L_000002178346b320, L_000002178346b320, L_000002178346b320;
LS_0000021783466880_0_4 .concat [ 1 1 1 1], L_000002178346b320, L_000002178346b320, L_000002178346b320, L_000002178346b320;
LS_0000021783466880_0_8 .concat [ 1 1 1 1], L_000002178346b320, L_000002178346b320, L_000002178346b320, L_000002178346b320;
LS_0000021783466880_0_12 .concat [ 1 1 1 1], L_000002178346b320, L_000002178346b320, L_000002178346b320, L_000002178346b320;
LS_0000021783466880_0_16 .concat [ 1 1 1 1], L_000002178346b320, L_000002178346b320, L_000002178346b320, L_000002178346b320;
LS_0000021783466880_0_20 .concat [ 1 1 1 1], L_000002178346b320, L_000002178346b320, L_000002178346b320, L_000002178346b320;
LS_0000021783466880_0_24 .concat [ 1 1 1 1], L_000002178346b320, L_000002178346b320, L_000002178346b320, L_000002178346b320;
LS_0000021783466880_0_28 .concat [ 1 1 1 1], L_000002178346b320, L_000002178346b320, L_000002178346b320, L_000002178346b320;
LS_0000021783466880_1_0 .concat [ 4 4 4 4], LS_0000021783466880_0_0, LS_0000021783466880_0_4, LS_0000021783466880_0_8, LS_0000021783466880_0_12;
LS_0000021783466880_1_4 .concat [ 4 4 4 4], LS_0000021783466880_0_16, LS_0000021783466880_0_20, LS_0000021783466880_0_24, LS_0000021783466880_0_28;
L_0000021783466880 .concat [ 16 16 0 0], LS_0000021783466880_1_0, LS_0000021783466880_1_4;
L_0000021783467a00 .part L_0000021783465480, 1, 1;
LS_00000217834676e0_0_0 .concat [ 1 1 1 1], L_000002178346b160, L_000002178346b160, L_000002178346b160, L_000002178346b160;
LS_00000217834676e0_0_4 .concat [ 1 1 1 1], L_000002178346b160, L_000002178346b160, L_000002178346b160, L_000002178346b160;
LS_00000217834676e0_0_8 .concat [ 1 1 1 1], L_000002178346b160, L_000002178346b160, L_000002178346b160, L_000002178346b160;
LS_00000217834676e0_0_12 .concat [ 1 1 1 1], L_000002178346b160, L_000002178346b160, L_000002178346b160, L_000002178346b160;
LS_00000217834676e0_0_16 .concat [ 1 1 1 1], L_000002178346b160, L_000002178346b160, L_000002178346b160, L_000002178346b160;
LS_00000217834676e0_0_20 .concat [ 1 1 1 1], L_000002178346b160, L_000002178346b160, L_000002178346b160, L_000002178346b160;
LS_00000217834676e0_0_24 .concat [ 1 1 1 1], L_000002178346b160, L_000002178346b160, L_000002178346b160, L_000002178346b160;
LS_00000217834676e0_0_28 .concat [ 1 1 1 1], L_000002178346b160, L_000002178346b160, L_000002178346b160, L_000002178346b160;
LS_00000217834676e0_1_0 .concat [ 4 4 4 4], LS_00000217834676e0_0_0, LS_00000217834676e0_0_4, LS_00000217834676e0_0_8, LS_00000217834676e0_0_12;
LS_00000217834676e0_1_4 .concat [ 4 4 4 4], LS_00000217834676e0_0_16, LS_00000217834676e0_0_20, LS_00000217834676e0_0_24, LS_00000217834676e0_0_28;
L_00000217834676e0 .concat [ 16 16 0 0], LS_00000217834676e0_1_0, LS_00000217834676e0_1_4;
L_0000021783467aa0 .part L_0000021783465480, 0, 1;
LS_0000021783466b00_0_0 .concat [ 1 1 1 1], L_0000021783467aa0, L_0000021783467aa0, L_0000021783467aa0, L_0000021783467aa0;
LS_0000021783466b00_0_4 .concat [ 1 1 1 1], L_0000021783467aa0, L_0000021783467aa0, L_0000021783467aa0, L_0000021783467aa0;
LS_0000021783466b00_0_8 .concat [ 1 1 1 1], L_0000021783467aa0, L_0000021783467aa0, L_0000021783467aa0, L_0000021783467aa0;
LS_0000021783466b00_0_12 .concat [ 1 1 1 1], L_0000021783467aa0, L_0000021783467aa0, L_0000021783467aa0, L_0000021783467aa0;
LS_0000021783466b00_0_16 .concat [ 1 1 1 1], L_0000021783467aa0, L_0000021783467aa0, L_0000021783467aa0, L_0000021783467aa0;
LS_0000021783466b00_0_20 .concat [ 1 1 1 1], L_0000021783467aa0, L_0000021783467aa0, L_0000021783467aa0, L_0000021783467aa0;
LS_0000021783466b00_0_24 .concat [ 1 1 1 1], L_0000021783467aa0, L_0000021783467aa0, L_0000021783467aa0, L_0000021783467aa0;
LS_0000021783466b00_0_28 .concat [ 1 1 1 1], L_0000021783467aa0, L_0000021783467aa0, L_0000021783467aa0, L_0000021783467aa0;
LS_0000021783466b00_1_0 .concat [ 4 4 4 4], LS_0000021783466b00_0_0, LS_0000021783466b00_0_4, LS_0000021783466b00_0_8, LS_0000021783466b00_0_12;
LS_0000021783466b00_1_4 .concat [ 4 4 4 4], LS_0000021783466b00_0_16, LS_0000021783466b00_0_20, LS_0000021783466b00_0_24, LS_0000021783466b00_0_28;
L_0000021783466b00 .concat [ 16 16 0 0], LS_0000021783466b00_1_0, LS_0000021783466b00_1_4;
L_0000021783466ba0 .part L_0000021783465480, 1, 1;
LS_0000021783468cc0_0_0 .concat [ 1 1 1 1], L_0000021783466ba0, L_0000021783466ba0, L_0000021783466ba0, L_0000021783466ba0;
LS_0000021783468cc0_0_4 .concat [ 1 1 1 1], L_0000021783466ba0, L_0000021783466ba0, L_0000021783466ba0, L_0000021783466ba0;
LS_0000021783468cc0_0_8 .concat [ 1 1 1 1], L_0000021783466ba0, L_0000021783466ba0, L_0000021783466ba0, L_0000021783466ba0;
LS_0000021783468cc0_0_12 .concat [ 1 1 1 1], L_0000021783466ba0, L_0000021783466ba0, L_0000021783466ba0, L_0000021783466ba0;
LS_0000021783468cc0_0_16 .concat [ 1 1 1 1], L_0000021783466ba0, L_0000021783466ba0, L_0000021783466ba0, L_0000021783466ba0;
LS_0000021783468cc0_0_20 .concat [ 1 1 1 1], L_0000021783466ba0, L_0000021783466ba0, L_0000021783466ba0, L_0000021783466ba0;
LS_0000021783468cc0_0_24 .concat [ 1 1 1 1], L_0000021783466ba0, L_0000021783466ba0, L_0000021783466ba0, L_0000021783466ba0;
LS_0000021783468cc0_0_28 .concat [ 1 1 1 1], L_0000021783466ba0, L_0000021783466ba0, L_0000021783466ba0, L_0000021783466ba0;
LS_0000021783468cc0_1_0 .concat [ 4 4 4 4], LS_0000021783468cc0_0_0, LS_0000021783468cc0_0_4, LS_0000021783468cc0_0_8, LS_0000021783468cc0_0_12;
LS_0000021783468cc0_1_4 .concat [ 4 4 4 4], LS_0000021783468cc0_0_16, LS_0000021783468cc0_0_20, LS_0000021783468cc0_0_24, LS_0000021783468cc0_0_28;
L_0000021783468cc0 .concat [ 16 16 0 0], LS_0000021783468cc0_1_0, LS_0000021783468cc0_1_4;
L_0000021783468540 .part L_0000021783465480, 0, 1;
LS_0000021783466920_0_0 .concat [ 1 1 1 1], L_00000217833a1360, L_00000217833a1360, L_00000217833a1360, L_00000217833a1360;
LS_0000021783466920_0_4 .concat [ 1 1 1 1], L_00000217833a1360, L_00000217833a1360, L_00000217833a1360, L_00000217833a1360;
LS_0000021783466920_0_8 .concat [ 1 1 1 1], L_00000217833a1360, L_00000217833a1360, L_00000217833a1360, L_00000217833a1360;
LS_0000021783466920_0_12 .concat [ 1 1 1 1], L_00000217833a1360, L_00000217833a1360, L_00000217833a1360, L_00000217833a1360;
LS_0000021783466920_0_16 .concat [ 1 1 1 1], L_00000217833a1360, L_00000217833a1360, L_00000217833a1360, L_00000217833a1360;
LS_0000021783466920_0_20 .concat [ 1 1 1 1], L_00000217833a1360, L_00000217833a1360, L_00000217833a1360, L_00000217833a1360;
LS_0000021783466920_0_24 .concat [ 1 1 1 1], L_00000217833a1360, L_00000217833a1360, L_00000217833a1360, L_00000217833a1360;
LS_0000021783466920_0_28 .concat [ 1 1 1 1], L_00000217833a1360, L_00000217833a1360, L_00000217833a1360, L_00000217833a1360;
LS_0000021783466920_1_0 .concat [ 4 4 4 4], LS_0000021783466920_0_0, LS_0000021783466920_0_4, LS_0000021783466920_0_8, LS_0000021783466920_0_12;
LS_0000021783466920_1_4 .concat [ 4 4 4 4], LS_0000021783466920_0_16, LS_0000021783466920_0_20, LS_0000021783466920_0_24, LS_0000021783466920_0_28;
L_0000021783466920 .concat [ 16 16 0 0], LS_0000021783466920_1_0, LS_0000021783466920_1_4;
L_0000021783468360 .part L_0000021783465480, 1, 1;
LS_00000217834669c0_0_0 .concat [ 1 1 1 1], L_0000021783468360, L_0000021783468360, L_0000021783468360, L_0000021783468360;
LS_00000217834669c0_0_4 .concat [ 1 1 1 1], L_0000021783468360, L_0000021783468360, L_0000021783468360, L_0000021783468360;
LS_00000217834669c0_0_8 .concat [ 1 1 1 1], L_0000021783468360, L_0000021783468360, L_0000021783468360, L_0000021783468360;
LS_00000217834669c0_0_12 .concat [ 1 1 1 1], L_0000021783468360, L_0000021783468360, L_0000021783468360, L_0000021783468360;
LS_00000217834669c0_0_16 .concat [ 1 1 1 1], L_0000021783468360, L_0000021783468360, L_0000021783468360, L_0000021783468360;
LS_00000217834669c0_0_20 .concat [ 1 1 1 1], L_0000021783468360, L_0000021783468360, L_0000021783468360, L_0000021783468360;
LS_00000217834669c0_0_24 .concat [ 1 1 1 1], L_0000021783468360, L_0000021783468360, L_0000021783468360, L_0000021783468360;
LS_00000217834669c0_0_28 .concat [ 1 1 1 1], L_0000021783468360, L_0000021783468360, L_0000021783468360, L_0000021783468360;
LS_00000217834669c0_1_0 .concat [ 4 4 4 4], LS_00000217834669c0_0_0, LS_00000217834669c0_0_4, LS_00000217834669c0_0_8, LS_00000217834669c0_0_12;
LS_00000217834669c0_1_4 .concat [ 4 4 4 4], LS_00000217834669c0_0_16, LS_00000217834669c0_0_20, LS_00000217834669c0_0_24, LS_00000217834669c0_0_28;
L_00000217834669c0 .concat [ 16 16 0 0], LS_00000217834669c0_1_0, LS_00000217834669c0_1_4;
L_00000217834685e0 .part L_0000021783465480, 0, 1;
LS_0000021783468900_0_0 .concat [ 1 1 1 1], L_00000217834685e0, L_00000217834685e0, L_00000217834685e0, L_00000217834685e0;
LS_0000021783468900_0_4 .concat [ 1 1 1 1], L_00000217834685e0, L_00000217834685e0, L_00000217834685e0, L_00000217834685e0;
LS_0000021783468900_0_8 .concat [ 1 1 1 1], L_00000217834685e0, L_00000217834685e0, L_00000217834685e0, L_00000217834685e0;
LS_0000021783468900_0_12 .concat [ 1 1 1 1], L_00000217834685e0, L_00000217834685e0, L_00000217834685e0, L_00000217834685e0;
LS_0000021783468900_0_16 .concat [ 1 1 1 1], L_00000217834685e0, L_00000217834685e0, L_00000217834685e0, L_00000217834685e0;
LS_0000021783468900_0_20 .concat [ 1 1 1 1], L_00000217834685e0, L_00000217834685e0, L_00000217834685e0, L_00000217834685e0;
LS_0000021783468900_0_24 .concat [ 1 1 1 1], L_00000217834685e0, L_00000217834685e0, L_00000217834685e0, L_00000217834685e0;
LS_0000021783468900_0_28 .concat [ 1 1 1 1], L_00000217834685e0, L_00000217834685e0, L_00000217834685e0, L_00000217834685e0;
LS_0000021783468900_1_0 .concat [ 4 4 4 4], LS_0000021783468900_0_0, LS_0000021783468900_0_4, LS_0000021783468900_0_8, LS_0000021783468900_0_12;
LS_0000021783468900_1_4 .concat [ 4 4 4 4], LS_0000021783468900_0_16, LS_0000021783468900_0_20, LS_0000021783468900_0_24, LS_0000021783468900_0_28;
L_0000021783468900 .concat [ 16 16 0 0], LS_0000021783468900_1_0, LS_0000021783468900_1_4;
S_000002178342aeb0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000002178342ad20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002178346b240 .functor AND 32, L_00000217834675a0, L_0000021783466880, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002178342c650_0 .net "in1", 31 0, L_00000217834675a0;  1 drivers
v000002178342c470_0 .net "in2", 31 0, L_0000021783466880;  1 drivers
v000002178342d7d0_0 .net "out", 31 0, L_000002178346b240;  alias, 1 drivers
S_000002178342b9a0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000002178342ad20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002178346b390 .functor AND 32, L_00000217834676e0, L_0000021783466b00, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002178342d0f0_0 .net "in1", 31 0, L_00000217834676e0;  1 drivers
v000002178342dc30_0 .net "in2", 31 0, L_0000021783466b00;  1 drivers
v000002178342e310_0 .net "out", 31 0, L_000002178346b390;  alias, 1 drivers
S_000002178342b040 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000002178342ad20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002178346b1d0 .functor AND 32, L_0000021783468cc0, L_0000021783466920, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002178342cc90_0 .net "in1", 31 0, L_0000021783468cc0;  1 drivers
v000002178342c790_0 .net "in2", 31 0, L_0000021783466920;  1 drivers
v000002178342d4b0_0 .net "out", 31 0, L_000002178346b1d0;  alias, 1 drivers
S_000002178342b810 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000002178342ad20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000021783474260 .functor AND 32, L_00000217834669c0, L_0000021783468900, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002178342c150_0 .net "in1", 31 0, L_00000217834669c0;  1 drivers
v000002178342cf10_0 .net "in2", 31 0, L_0000021783468900;  1 drivers
v000002178342cfb0_0 .net "out", 31 0, L_0000021783474260;  alias, 1 drivers
S_000002178342b1d0 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_000002178319da30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_00000217833acc40 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_00000217834742d0 .functor NOT 1, L_0000021783468680, C4<0>, C4<0>, C4<0>;
L_0000021783474960 .functor NOT 1, L_0000021783466d80, C4<0>, C4<0>, C4<0>;
L_0000021783473d90 .functor NOT 1, L_00000217834670a0, C4<0>, C4<0>, C4<0>;
L_0000021783473380 .functor NOT 1, L_0000021783467320, C4<0>, C4<0>, C4<0>;
L_0000021783473a80 .functor AND 32, L_0000021783473150, v0000021783432fd0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000217834748f0 .functor AND 32, L_00000217834749d0, L_0000021783474ea0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000217834740a0 .functor OR 32, L_0000021783473a80, L_00000217834748f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000021783474570 .functor AND 32, L_0000021783474b20, v0000021783423fb0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000021783474490 .functor OR 32, L_00000217834740a0, L_0000021783474570, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000021783474a40 .functor AND 32, L_0000021783473bd0, L_0000021783468220, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000217834735b0 .functor OR 32, L_0000021783474490, L_0000021783474a40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002178342f490_0 .net *"_ivl_1", 0 0, L_0000021783468680;  1 drivers
v000002178342ee50_0 .net *"_ivl_13", 0 0, L_00000217834670a0;  1 drivers
v000002178342e6d0_0 .net *"_ivl_14", 0 0, L_0000021783473d90;  1 drivers
v000002178342f170_0 .net *"_ivl_19", 0 0, L_0000021783467280;  1 drivers
v000002178342e590_0 .net *"_ivl_2", 0 0, L_00000217834742d0;  1 drivers
v000002178342f0d0_0 .net *"_ivl_23", 0 0, L_0000021783466c40;  1 drivers
v000002178342e450_0 .net *"_ivl_27", 0 0, L_0000021783467320;  1 drivers
v000002178342e8b0_0 .net *"_ivl_28", 0 0, L_0000021783473380;  1 drivers
v000002178342eef0_0 .net *"_ivl_33", 0 0, L_0000021783467140;  1 drivers
v000002178342ef90_0 .net *"_ivl_37", 0 0, L_0000021783467f00;  1 drivers
v000002178342f5d0_0 .net *"_ivl_40", 31 0, L_0000021783473a80;  1 drivers
v000002178342e950_0 .net *"_ivl_42", 31 0, L_00000217834748f0;  1 drivers
v000002178342ec70_0 .net *"_ivl_44", 31 0, L_00000217834740a0;  1 drivers
v000002178342ebd0_0 .net *"_ivl_46", 31 0, L_0000021783474570;  1 drivers
v000002178342f2b0_0 .net *"_ivl_48", 31 0, L_0000021783474490;  1 drivers
v000002178342ea90_0 .net *"_ivl_50", 31 0, L_0000021783474a40;  1 drivers
v000002178342eb30_0 .net *"_ivl_7", 0 0, L_0000021783466d80;  1 drivers
v000002178342e4f0_0 .net *"_ivl_8", 0 0, L_0000021783474960;  1 drivers
v000002178342e630_0 .net "ina", 31 0, v0000021783432fd0_0;  alias, 1 drivers
v000002178342ed10_0 .net "inb", 31 0, L_0000021783474ea0;  alias, 1 drivers
v000002178342e770_0 .net "inc", 31 0, v0000021783423fb0_0;  alias, 1 drivers
v000002178342f850_0 .net "ind", 31 0, L_0000021783468220;  alias, 1 drivers
v000002178342edb0_0 .net "out", 31 0, L_00000217834735b0;  alias, 1 drivers
v000002178342f030_0 .net "s0", 31 0, L_0000021783473150;  1 drivers
v000002178342f210_0 .net "s1", 31 0, L_00000217834749d0;  1 drivers
v000002178342f350_0 .net "s2", 31 0, L_0000021783474b20;  1 drivers
v0000021783432cb0_0 .net "s3", 31 0, L_0000021783473bd0;  1 drivers
v0000021783432b70_0 .net "sel", 1 0, L_0000021783464c60;  alias, 1 drivers
L_0000021783468680 .part L_0000021783464c60, 1, 1;
LS_0000021783467b40_0_0 .concat [ 1 1 1 1], L_00000217834742d0, L_00000217834742d0, L_00000217834742d0, L_00000217834742d0;
LS_0000021783467b40_0_4 .concat [ 1 1 1 1], L_00000217834742d0, L_00000217834742d0, L_00000217834742d0, L_00000217834742d0;
LS_0000021783467b40_0_8 .concat [ 1 1 1 1], L_00000217834742d0, L_00000217834742d0, L_00000217834742d0, L_00000217834742d0;
LS_0000021783467b40_0_12 .concat [ 1 1 1 1], L_00000217834742d0, L_00000217834742d0, L_00000217834742d0, L_00000217834742d0;
LS_0000021783467b40_0_16 .concat [ 1 1 1 1], L_00000217834742d0, L_00000217834742d0, L_00000217834742d0, L_00000217834742d0;
LS_0000021783467b40_0_20 .concat [ 1 1 1 1], L_00000217834742d0, L_00000217834742d0, L_00000217834742d0, L_00000217834742d0;
LS_0000021783467b40_0_24 .concat [ 1 1 1 1], L_00000217834742d0, L_00000217834742d0, L_00000217834742d0, L_00000217834742d0;
LS_0000021783467b40_0_28 .concat [ 1 1 1 1], L_00000217834742d0, L_00000217834742d0, L_00000217834742d0, L_00000217834742d0;
LS_0000021783467b40_1_0 .concat [ 4 4 4 4], LS_0000021783467b40_0_0, LS_0000021783467b40_0_4, LS_0000021783467b40_0_8, LS_0000021783467b40_0_12;
LS_0000021783467b40_1_4 .concat [ 4 4 4 4], LS_0000021783467b40_0_16, LS_0000021783467b40_0_20, LS_0000021783467b40_0_24, LS_0000021783467b40_0_28;
L_0000021783467b40 .concat [ 16 16 0 0], LS_0000021783467b40_1_0, LS_0000021783467b40_1_4;
L_0000021783466d80 .part L_0000021783464c60, 0, 1;
LS_0000021783467be0_0_0 .concat [ 1 1 1 1], L_0000021783474960, L_0000021783474960, L_0000021783474960, L_0000021783474960;
LS_0000021783467be0_0_4 .concat [ 1 1 1 1], L_0000021783474960, L_0000021783474960, L_0000021783474960, L_0000021783474960;
LS_0000021783467be0_0_8 .concat [ 1 1 1 1], L_0000021783474960, L_0000021783474960, L_0000021783474960, L_0000021783474960;
LS_0000021783467be0_0_12 .concat [ 1 1 1 1], L_0000021783474960, L_0000021783474960, L_0000021783474960, L_0000021783474960;
LS_0000021783467be0_0_16 .concat [ 1 1 1 1], L_0000021783474960, L_0000021783474960, L_0000021783474960, L_0000021783474960;
LS_0000021783467be0_0_20 .concat [ 1 1 1 1], L_0000021783474960, L_0000021783474960, L_0000021783474960, L_0000021783474960;
LS_0000021783467be0_0_24 .concat [ 1 1 1 1], L_0000021783474960, L_0000021783474960, L_0000021783474960, L_0000021783474960;
LS_0000021783467be0_0_28 .concat [ 1 1 1 1], L_0000021783474960, L_0000021783474960, L_0000021783474960, L_0000021783474960;
LS_0000021783467be0_1_0 .concat [ 4 4 4 4], LS_0000021783467be0_0_0, LS_0000021783467be0_0_4, LS_0000021783467be0_0_8, LS_0000021783467be0_0_12;
LS_0000021783467be0_1_4 .concat [ 4 4 4 4], LS_0000021783467be0_0_16, LS_0000021783467be0_0_20, LS_0000021783467be0_0_24, LS_0000021783467be0_0_28;
L_0000021783467be0 .concat [ 16 16 0 0], LS_0000021783467be0_1_0, LS_0000021783467be0_1_4;
L_00000217834670a0 .part L_0000021783464c60, 1, 1;
LS_0000021783466e20_0_0 .concat [ 1 1 1 1], L_0000021783473d90, L_0000021783473d90, L_0000021783473d90, L_0000021783473d90;
LS_0000021783466e20_0_4 .concat [ 1 1 1 1], L_0000021783473d90, L_0000021783473d90, L_0000021783473d90, L_0000021783473d90;
LS_0000021783466e20_0_8 .concat [ 1 1 1 1], L_0000021783473d90, L_0000021783473d90, L_0000021783473d90, L_0000021783473d90;
LS_0000021783466e20_0_12 .concat [ 1 1 1 1], L_0000021783473d90, L_0000021783473d90, L_0000021783473d90, L_0000021783473d90;
LS_0000021783466e20_0_16 .concat [ 1 1 1 1], L_0000021783473d90, L_0000021783473d90, L_0000021783473d90, L_0000021783473d90;
LS_0000021783466e20_0_20 .concat [ 1 1 1 1], L_0000021783473d90, L_0000021783473d90, L_0000021783473d90, L_0000021783473d90;
LS_0000021783466e20_0_24 .concat [ 1 1 1 1], L_0000021783473d90, L_0000021783473d90, L_0000021783473d90, L_0000021783473d90;
LS_0000021783466e20_0_28 .concat [ 1 1 1 1], L_0000021783473d90, L_0000021783473d90, L_0000021783473d90, L_0000021783473d90;
LS_0000021783466e20_1_0 .concat [ 4 4 4 4], LS_0000021783466e20_0_0, LS_0000021783466e20_0_4, LS_0000021783466e20_0_8, LS_0000021783466e20_0_12;
LS_0000021783466e20_1_4 .concat [ 4 4 4 4], LS_0000021783466e20_0_16, LS_0000021783466e20_0_20, LS_0000021783466e20_0_24, LS_0000021783466e20_0_28;
L_0000021783466e20 .concat [ 16 16 0 0], LS_0000021783466e20_1_0, LS_0000021783466e20_1_4;
L_0000021783467280 .part L_0000021783464c60, 0, 1;
LS_0000021783466a60_0_0 .concat [ 1 1 1 1], L_0000021783467280, L_0000021783467280, L_0000021783467280, L_0000021783467280;
LS_0000021783466a60_0_4 .concat [ 1 1 1 1], L_0000021783467280, L_0000021783467280, L_0000021783467280, L_0000021783467280;
LS_0000021783466a60_0_8 .concat [ 1 1 1 1], L_0000021783467280, L_0000021783467280, L_0000021783467280, L_0000021783467280;
LS_0000021783466a60_0_12 .concat [ 1 1 1 1], L_0000021783467280, L_0000021783467280, L_0000021783467280, L_0000021783467280;
LS_0000021783466a60_0_16 .concat [ 1 1 1 1], L_0000021783467280, L_0000021783467280, L_0000021783467280, L_0000021783467280;
LS_0000021783466a60_0_20 .concat [ 1 1 1 1], L_0000021783467280, L_0000021783467280, L_0000021783467280, L_0000021783467280;
LS_0000021783466a60_0_24 .concat [ 1 1 1 1], L_0000021783467280, L_0000021783467280, L_0000021783467280, L_0000021783467280;
LS_0000021783466a60_0_28 .concat [ 1 1 1 1], L_0000021783467280, L_0000021783467280, L_0000021783467280, L_0000021783467280;
LS_0000021783466a60_1_0 .concat [ 4 4 4 4], LS_0000021783466a60_0_0, LS_0000021783466a60_0_4, LS_0000021783466a60_0_8, LS_0000021783466a60_0_12;
LS_0000021783466a60_1_4 .concat [ 4 4 4 4], LS_0000021783466a60_0_16, LS_0000021783466a60_0_20, LS_0000021783466a60_0_24, LS_0000021783466a60_0_28;
L_0000021783466a60 .concat [ 16 16 0 0], LS_0000021783466a60_1_0, LS_0000021783466a60_1_4;
L_0000021783466c40 .part L_0000021783464c60, 1, 1;
LS_0000021783466ce0_0_0 .concat [ 1 1 1 1], L_0000021783466c40, L_0000021783466c40, L_0000021783466c40, L_0000021783466c40;
LS_0000021783466ce0_0_4 .concat [ 1 1 1 1], L_0000021783466c40, L_0000021783466c40, L_0000021783466c40, L_0000021783466c40;
LS_0000021783466ce0_0_8 .concat [ 1 1 1 1], L_0000021783466c40, L_0000021783466c40, L_0000021783466c40, L_0000021783466c40;
LS_0000021783466ce0_0_12 .concat [ 1 1 1 1], L_0000021783466c40, L_0000021783466c40, L_0000021783466c40, L_0000021783466c40;
LS_0000021783466ce0_0_16 .concat [ 1 1 1 1], L_0000021783466c40, L_0000021783466c40, L_0000021783466c40, L_0000021783466c40;
LS_0000021783466ce0_0_20 .concat [ 1 1 1 1], L_0000021783466c40, L_0000021783466c40, L_0000021783466c40, L_0000021783466c40;
LS_0000021783466ce0_0_24 .concat [ 1 1 1 1], L_0000021783466c40, L_0000021783466c40, L_0000021783466c40, L_0000021783466c40;
LS_0000021783466ce0_0_28 .concat [ 1 1 1 1], L_0000021783466c40, L_0000021783466c40, L_0000021783466c40, L_0000021783466c40;
LS_0000021783466ce0_1_0 .concat [ 4 4 4 4], LS_0000021783466ce0_0_0, LS_0000021783466ce0_0_4, LS_0000021783466ce0_0_8, LS_0000021783466ce0_0_12;
LS_0000021783466ce0_1_4 .concat [ 4 4 4 4], LS_0000021783466ce0_0_16, LS_0000021783466ce0_0_20, LS_0000021783466ce0_0_24, LS_0000021783466ce0_0_28;
L_0000021783466ce0 .concat [ 16 16 0 0], LS_0000021783466ce0_1_0, LS_0000021783466ce0_1_4;
L_0000021783467320 .part L_0000021783464c60, 0, 1;
LS_0000021783467e60_0_0 .concat [ 1 1 1 1], L_0000021783473380, L_0000021783473380, L_0000021783473380, L_0000021783473380;
LS_0000021783467e60_0_4 .concat [ 1 1 1 1], L_0000021783473380, L_0000021783473380, L_0000021783473380, L_0000021783473380;
LS_0000021783467e60_0_8 .concat [ 1 1 1 1], L_0000021783473380, L_0000021783473380, L_0000021783473380, L_0000021783473380;
LS_0000021783467e60_0_12 .concat [ 1 1 1 1], L_0000021783473380, L_0000021783473380, L_0000021783473380, L_0000021783473380;
LS_0000021783467e60_0_16 .concat [ 1 1 1 1], L_0000021783473380, L_0000021783473380, L_0000021783473380, L_0000021783473380;
LS_0000021783467e60_0_20 .concat [ 1 1 1 1], L_0000021783473380, L_0000021783473380, L_0000021783473380, L_0000021783473380;
LS_0000021783467e60_0_24 .concat [ 1 1 1 1], L_0000021783473380, L_0000021783473380, L_0000021783473380, L_0000021783473380;
LS_0000021783467e60_0_28 .concat [ 1 1 1 1], L_0000021783473380, L_0000021783473380, L_0000021783473380, L_0000021783473380;
LS_0000021783467e60_1_0 .concat [ 4 4 4 4], LS_0000021783467e60_0_0, LS_0000021783467e60_0_4, LS_0000021783467e60_0_8, LS_0000021783467e60_0_12;
LS_0000021783467e60_1_4 .concat [ 4 4 4 4], LS_0000021783467e60_0_16, LS_0000021783467e60_0_20, LS_0000021783467e60_0_24, LS_0000021783467e60_0_28;
L_0000021783467e60 .concat [ 16 16 0 0], LS_0000021783467e60_1_0, LS_0000021783467e60_1_4;
L_0000021783467140 .part L_0000021783464c60, 1, 1;
LS_0000021783467dc0_0_0 .concat [ 1 1 1 1], L_0000021783467140, L_0000021783467140, L_0000021783467140, L_0000021783467140;
LS_0000021783467dc0_0_4 .concat [ 1 1 1 1], L_0000021783467140, L_0000021783467140, L_0000021783467140, L_0000021783467140;
LS_0000021783467dc0_0_8 .concat [ 1 1 1 1], L_0000021783467140, L_0000021783467140, L_0000021783467140, L_0000021783467140;
LS_0000021783467dc0_0_12 .concat [ 1 1 1 1], L_0000021783467140, L_0000021783467140, L_0000021783467140, L_0000021783467140;
LS_0000021783467dc0_0_16 .concat [ 1 1 1 1], L_0000021783467140, L_0000021783467140, L_0000021783467140, L_0000021783467140;
LS_0000021783467dc0_0_20 .concat [ 1 1 1 1], L_0000021783467140, L_0000021783467140, L_0000021783467140, L_0000021783467140;
LS_0000021783467dc0_0_24 .concat [ 1 1 1 1], L_0000021783467140, L_0000021783467140, L_0000021783467140, L_0000021783467140;
LS_0000021783467dc0_0_28 .concat [ 1 1 1 1], L_0000021783467140, L_0000021783467140, L_0000021783467140, L_0000021783467140;
LS_0000021783467dc0_1_0 .concat [ 4 4 4 4], LS_0000021783467dc0_0_0, LS_0000021783467dc0_0_4, LS_0000021783467dc0_0_8, LS_0000021783467dc0_0_12;
LS_0000021783467dc0_1_4 .concat [ 4 4 4 4], LS_0000021783467dc0_0_16, LS_0000021783467dc0_0_20, LS_0000021783467dc0_0_24, LS_0000021783467dc0_0_28;
L_0000021783467dc0 .concat [ 16 16 0 0], LS_0000021783467dc0_1_0, LS_0000021783467dc0_1_4;
L_0000021783467f00 .part L_0000021783464c60, 0, 1;
LS_00000217834687c0_0_0 .concat [ 1 1 1 1], L_0000021783467f00, L_0000021783467f00, L_0000021783467f00, L_0000021783467f00;
LS_00000217834687c0_0_4 .concat [ 1 1 1 1], L_0000021783467f00, L_0000021783467f00, L_0000021783467f00, L_0000021783467f00;
LS_00000217834687c0_0_8 .concat [ 1 1 1 1], L_0000021783467f00, L_0000021783467f00, L_0000021783467f00, L_0000021783467f00;
LS_00000217834687c0_0_12 .concat [ 1 1 1 1], L_0000021783467f00, L_0000021783467f00, L_0000021783467f00, L_0000021783467f00;
LS_00000217834687c0_0_16 .concat [ 1 1 1 1], L_0000021783467f00, L_0000021783467f00, L_0000021783467f00, L_0000021783467f00;
LS_00000217834687c0_0_20 .concat [ 1 1 1 1], L_0000021783467f00, L_0000021783467f00, L_0000021783467f00, L_0000021783467f00;
LS_00000217834687c0_0_24 .concat [ 1 1 1 1], L_0000021783467f00, L_0000021783467f00, L_0000021783467f00, L_0000021783467f00;
LS_00000217834687c0_0_28 .concat [ 1 1 1 1], L_0000021783467f00, L_0000021783467f00, L_0000021783467f00, L_0000021783467f00;
LS_00000217834687c0_1_0 .concat [ 4 4 4 4], LS_00000217834687c0_0_0, LS_00000217834687c0_0_4, LS_00000217834687c0_0_8, LS_00000217834687c0_0_12;
LS_00000217834687c0_1_4 .concat [ 4 4 4 4], LS_00000217834687c0_0_16, LS_00000217834687c0_0_20, LS_00000217834687c0_0_24, LS_00000217834687c0_0_28;
L_00000217834687c0 .concat [ 16 16 0 0], LS_00000217834687c0_1_0, LS_00000217834687c0_1_4;
S_000002178342b360 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000002178342b1d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000021783473150 .functor AND 32, L_0000021783467b40, L_0000021783467be0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002178342c0b0_0 .net "in1", 31 0, L_0000021783467b40;  1 drivers
v000002178342f710_0 .net "in2", 31 0, L_0000021783467be0;  1 drivers
v000002178342f8f0_0 .net "out", 31 0, L_0000021783473150;  alias, 1 drivers
S_000002178342b4f0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000002178342b1d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000217834749d0 .functor AND 32, L_0000021783466e20, L_0000021783466a60, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002178342fa30_0 .net "in1", 31 0, L_0000021783466e20;  1 drivers
v000002178342f530_0 .net "in2", 31 0, L_0000021783466a60;  1 drivers
v000002178342f7b0_0 .net "out", 31 0, L_00000217834749d0;  alias, 1 drivers
S_000002178342b680 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000002178342b1d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000021783474b20 .functor AND 32, L_0000021783466ce0, L_0000021783467e60, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002178342e9f0_0 .net "in1", 31 0, L_0000021783466ce0;  1 drivers
v000002178342e810_0 .net "in2", 31 0, L_0000021783467e60;  1 drivers
v000002178342f3f0_0 .net "out", 31 0, L_0000021783474b20;  alias, 1 drivers
S_0000021783430e70 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000002178342b1d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000021783473bd0 .functor AND 32, L_0000021783467dc0, L_00000217834687c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002178342f990_0 .net "in1", 31 0, L_0000021783467dc0;  1 drivers
v000002178342f670_0 .net "in2", 31 0, L_00000217834687c0;  1 drivers
v000002178342e3b0_0 .net "out", 31 0, L_0000021783473bd0;  alias, 1 drivers
S_000002178342fed0 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_0000021783169f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_0000021783435b80 .param/l "add" 0 9 6, C4<000000100000>;
P_0000021783435bb8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000021783435bf0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000021783435c28 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000021783435c60 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000021783435c98 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000021783435cd0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000021783435d08 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000021783435d40 .param/l "j" 0 9 19, C4<000010000000>;
P_0000021783435d78 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000021783435db0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000021783435de8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000021783435e20 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000021783435e58 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000021783435e90 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000021783435ec8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000021783435f00 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000021783435f38 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000021783435f70 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000021783435fa8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000021783435fe0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000021783436018 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000021783436050 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000021783436088 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000217834360c0 .param/l "xori" 0 9 12, C4<001110000000>;
v0000021783432d50_0 .var "EX1_PC", 31 0;
v0000021783431d10_0 .var "EX1_PFC", 31 0;
v00000217834336b0_0 .var "EX1_forward_to_B", 31 0;
v0000021783433bb0_0 .var "EX1_is_beq", 0 0;
v0000021783432ad0_0 .var "EX1_is_bne", 0 0;
v00000217834320d0_0 .var "EX1_is_jal", 0 0;
v0000021783432df0_0 .var "EX1_is_jr", 0 0;
v0000021783431c70_0 .var "EX1_is_oper2_immed", 0 0;
v0000021783432170_0 .var "EX1_memread", 0 0;
v0000021783434010_0 .var "EX1_memwrite", 0 0;
v00000217834334d0_0 .var "EX1_opcode", 11 0;
v0000021783432850_0 .var "EX1_predicted", 0 0;
v00000217834328f0_0 .var "EX1_rd_ind", 4 0;
v0000021783432c10_0 .var "EX1_rd_indzero", 0 0;
v0000021783433ed0_0 .var "EX1_regwrite", 0 0;
v00000217834322b0_0 .var "EX1_rs1", 31 0;
v0000021783432f30_0 .var "EX1_rs1_ind", 4 0;
v0000021783432fd0_0 .var "EX1_rs2", 31 0;
v0000021783433750_0 .var "EX1_rs2_ind", 4 0;
v0000021783432350_0 .net "FLUSH", 0 0, v00000217834383a0_0;  alias, 1 drivers
v0000021783432990_0 .net "ID_PC", 31 0, v000002178343c4a0_0;  alias, 1 drivers
v0000021783431db0_0 .net "ID_PFC_to_EX", 31 0, L_0000021783464bc0;  alias, 1 drivers
v0000021783433070_0 .net "ID_forward_to_B", 31 0, L_0000021783465340;  alias, 1 drivers
v00000217834323f0_0 .net "ID_is_beq", 0 0, L_0000021783464940;  alias, 1 drivers
v0000021783431e50_0 .net "ID_is_bne", 0 0, L_00000217834649e0;  alias, 1 drivers
v00000217834325d0_0 .net "ID_is_jal", 0 0, L_0000021783466560;  alias, 1 drivers
v00000217834331b0_0 .net "ID_is_jr", 0 0, L_0000021783464a80;  alias, 1 drivers
v0000021783433f70_0 .net "ID_is_oper2_immed", 0 0, L_000002178346a360;  alias, 1 drivers
v0000021783433b10_0 .net "ID_memread", 0 0, L_0000021783467000;  alias, 1 drivers
v0000021783433250_0 .net "ID_memwrite", 0 0, L_0000021783468a40;  alias, 1 drivers
v0000021783432490_0 .net "ID_opcode", 11 0, v00000217834503d0_0;  alias, 1 drivers
v00000217834340b0_0 .net "ID_predicted", 0 0, v00000217834389e0_0;  alias, 1 drivers
v00000217834332f0_0 .net "ID_rd_ind", 4 0, v00000217834519b0_0;  alias, 1 drivers
v0000021783433390_0 .net "ID_rd_indzero", 0 0, L_00000217834680e0;  1 drivers
v0000021783431ef0_0 .net "ID_regwrite", 0 0, L_00000217834689a0;  alias, 1 drivers
v0000021783431f90_0 .net "ID_rs1", 31 0, v0000021783439700_0;  alias, 1 drivers
v0000021783433430_0 .net "ID_rs1_ind", 4 0, v00000217834514b0_0;  alias, 1 drivers
v00000217834339d0_0 .net "ID_rs2", 31 0, v000002178343a380_0;  alias, 1 drivers
v0000021783433570_0 .net "ID_rs2_ind", 4 0, v0000021783450dd0_0;  alias, 1 drivers
v0000021783433610_0 .net "clk", 0 0, L_000002178346ad70;  1 drivers
v0000021783432030_0 .net "rst", 0 0, v00000217834619c0_0;  alias, 1 drivers
E_00000217833ace00 .event posedge, v00000217834221b0_0, v0000021783433610_0;
S_0000021783430060 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_0000021783169f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_0000021783436100 .param/l "add" 0 9 6, C4<000000100000>;
P_0000021783436138 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000021783436170 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000217834361a8 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000217834361e0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000021783436218 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000021783436250 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000021783436288 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000217834362c0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000217834362f8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000021783436330 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000021783436368 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000217834363a0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000217834363d8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000021783436410 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000021783436448 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000021783436480 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000217834364b8 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000217834364f0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000021783436528 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000021783436560 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000021783436598 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000217834365d0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000021783436608 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000021783436640 .param/l "xori" 0 9 12, C4<001110000000>;
v0000021783432530_0 .net "EX1_ALU_OPER1", 31 0, L_000002178346b470;  alias, 1 drivers
v00000217834337f0_0 .net "EX1_ALU_OPER2", 31 0, L_0000021783473a10;  alias, 1 drivers
v0000021783432a30_0 .net "EX1_PC", 31 0, v0000021783432d50_0;  alias, 1 drivers
v0000021783433c50_0 .net "EX1_PFC_to_IF", 31 0, L_00000217834671e0;  alias, 1 drivers
v0000021783433e30_0 .net "EX1_forward_to_B", 31 0, v00000217834336b0_0;  alias, 1 drivers
v0000021783435870_0 .net "EX1_is_beq", 0 0, v0000021783433bb0_0;  alias, 1 drivers
v0000021783434c90_0 .net "EX1_is_bne", 0 0, v0000021783432ad0_0;  alias, 1 drivers
v0000021783434510_0 .net "EX1_is_jal", 0 0, v00000217834320d0_0;  alias, 1 drivers
v0000021783434a10_0 .net "EX1_is_jr", 0 0, v0000021783432df0_0;  alias, 1 drivers
v00000217834355f0_0 .net "EX1_is_oper2_immed", 0 0, v0000021783431c70_0;  alias, 1 drivers
v0000021783435690_0 .net "EX1_memread", 0 0, v0000021783432170_0;  alias, 1 drivers
v00000217834348d0_0 .net "EX1_memwrite", 0 0, v0000021783434010_0;  alias, 1 drivers
v0000021783435370_0 .net "EX1_opcode", 11 0, v00000217834334d0_0;  alias, 1 drivers
v00000217834343d0_0 .net "EX1_predicted", 0 0, v0000021783432850_0;  alias, 1 drivers
v0000021783435730_0 .net "EX1_rd_ind", 4 0, v00000217834328f0_0;  alias, 1 drivers
v00000217834357d0_0 .net "EX1_rd_indzero", 0 0, v0000021783432c10_0;  alias, 1 drivers
v0000021783434e70_0 .net "EX1_regwrite", 0 0, v0000021783433ed0_0;  alias, 1 drivers
v0000021783435910_0 .net "EX1_rs1", 31 0, v00000217834322b0_0;  alias, 1 drivers
v0000021783435550_0 .net "EX1_rs1_ind", 4 0, v0000021783432f30_0;  alias, 1 drivers
v00000217834359b0_0 .net "EX1_rs2_ind", 4 0, v0000021783433750_0;  alias, 1 drivers
v0000021783435a50_0 .net "EX1_rs2_out", 31 0, L_00000217834735b0;  alias, 1 drivers
v0000021783434470_0 .var "EX2_ALU_OPER1", 31 0;
v00000217834354b0_0 .var "EX2_ALU_OPER2", 31 0;
v00000217834345b0_0 .var "EX2_PC", 31 0;
v0000021783435190_0 .var "EX2_PFC_to_IF", 31 0;
v0000021783434790_0 .var "EX2_forward_to_B", 31 0;
v0000021783435410_0 .var "EX2_is_beq", 0 0;
v00000217834350f0_0 .var "EX2_is_bne", 0 0;
v0000021783434650_0 .var "EX2_is_jal", 0 0;
v00000217834346f0_0 .var "EX2_is_jr", 0 0;
v0000021783434830_0 .var "EX2_is_oper2_immed", 0 0;
v0000021783434970_0 .var "EX2_memread", 0 0;
v0000021783435230_0 .var "EX2_memwrite", 0 0;
v0000021783434d30_0 .var "EX2_opcode", 11 0;
v0000021783434ab0_0 .var "EX2_predicted", 0 0;
v0000021783434b50_0 .var "EX2_rd_ind", 4 0;
v0000021783434bf0_0 .var "EX2_rd_indzero", 0 0;
v0000021783434dd0_0 .var "EX2_regwrite", 0 0;
v00000217834352d0_0 .var "EX2_rs1", 31 0;
v0000021783434f10_0 .var "EX2_rs1_ind", 4 0;
v0000021783434fb0_0 .var "EX2_rs2_ind", 4 0;
v0000021783435050_0 .var "EX2_rs2_out", 31 0;
v000002178343e0c0_0 .net "FLUSH", 0 0, v0000021783438760_0;  alias, 1 drivers
v000002178343e3e0_0 .net "clk", 0 0, L_0000021783474ab0;  1 drivers
v000002178343e020_0 .net "rst", 0 0, v00000217834619c0_0;  alias, 1 drivers
E_00000217833ad800 .event posedge, v00000217834221b0_0, v000002178343e3e0_0;
S_0000021783431190 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_0000021783169f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_000002178343e690 .param/l "add" 0 9 6, C4<000000100000>;
P_000002178343e6c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002178343e700 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002178343e738 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002178343e770 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002178343e7a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002178343e7e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002178343e818 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002178343e850 .param/l "j" 0 9 19, C4<000010000000>;
P_000002178343e888 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002178343e8c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002178343e8f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002178343e930 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002178343e968 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002178343e9a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002178343e9d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002178343ea10 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002178343ea48 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002178343ea80 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002178343eab8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002178343eaf0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002178343eb28 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002178343eb60 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002178343eb98 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002178343ebd0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000002178346ad00 .functor OR 1, L_0000021783464940, L_00000217834649e0, C4<0>, C4<0>;
L_000002178346aec0 .functor AND 1, L_000002178346ad00, L_000002178346abb0, C4<1>, C4<1>;
L_0000021783469720 .functor OR 1, L_0000021783464940, L_00000217834649e0, C4<0>, C4<0>;
L_000002178346ac90 .functor AND 1, L_0000021783469720, L_000002178346abb0, C4<1>, C4<1>;
L_0000021783469db0 .functor OR 1, L_0000021783464940, L_00000217834649e0, C4<0>, C4<0>;
L_000002178346a440 .functor AND 1, L_0000021783469db0, v00000217834389e0_0, C4<1>, C4<1>;
v000002178343d300_0 .net "EX1_memread", 0 0, v0000021783432170_0;  alias, 1 drivers
v000002178343b820_0 .net "EX1_opcode", 11 0, v00000217834334d0_0;  alias, 1 drivers
v000002178343c2c0_0 .net "EX1_rd_ind", 4 0, v00000217834328f0_0;  alias, 1 drivers
v000002178343d260_0 .net "EX1_rd_indzero", 0 0, v0000021783432c10_0;  alias, 1 drivers
v000002178343cea0_0 .net "EX2_memread", 0 0, v0000021783434970_0;  alias, 1 drivers
v000002178343dc60_0 .net "EX2_opcode", 11 0, v0000021783434d30_0;  alias, 1 drivers
v000002178343dda0_0 .net "EX2_rd_ind", 4 0, v0000021783434b50_0;  alias, 1 drivers
v000002178343cae0_0 .net "EX2_rd_indzero", 0 0, v0000021783434bf0_0;  alias, 1 drivers
v000002178343d760_0 .net "ID_EX1_flush", 0 0, v00000217834383a0_0;  alias, 1 drivers
v000002178343c0e0_0 .net "ID_EX2_flush", 0 0, v0000021783438760_0;  alias, 1 drivers
v000002178343d1c0_0 .net "ID_is_beq", 0 0, L_0000021783464940;  alias, 1 drivers
v000002178343c720_0 .net "ID_is_bne", 0 0, L_00000217834649e0;  alias, 1 drivers
v000002178343cfe0_0 .net "ID_is_j", 0 0, L_0000021783467820;  alias, 1 drivers
v000002178343db20_0 .net "ID_is_jal", 0 0, L_0000021783466560;  alias, 1 drivers
v000002178343ce00_0 .net "ID_is_jr", 0 0, L_0000021783464a80;  alias, 1 drivers
v000002178343cd60_0 .net "ID_opcode", 11 0, v00000217834503d0_0;  alias, 1 drivers
v000002178343c7c0_0 .net "ID_rs1_ind", 4 0, v00000217834514b0_0;  alias, 1 drivers
v000002178343bbe0_0 .net "ID_rs2_ind", 4 0, v0000021783450dd0_0;  alias, 1 drivers
v000002178343be60_0 .net "IF_ID_flush", 0 0, v0000021783436e60_0;  alias, 1 drivers
v000002178343cf40_0 .net "IF_ID_write", 0 0, v0000021783437f40_0;  alias, 1 drivers
v000002178343d080_0 .net "PC_src", 2 0, L_0000021783465fc0;  alias, 1 drivers
v000002178343d9e0_0 .net "PFC_to_EX", 31 0, L_0000021783464bc0;  alias, 1 drivers
v000002178343c860_0 .net "PFC_to_IF", 31 0, L_0000021783463e00;  alias, 1 drivers
v000002178343d3a0_0 .net "WB_rd_ind", 4 0, v000002178344af70_0;  alias, 1 drivers
v000002178343c040_0 .net "Wrong_prediction", 0 0, L_0000021783474dc0;  alias, 1 drivers
v000002178343c900_0 .net *"_ivl_11", 0 0, L_000002178346ac90;  1 drivers
v000002178343d8a0_0 .net *"_ivl_13", 9 0, L_00000217834648a0;  1 drivers
v000002178343c540_0 .net *"_ivl_15", 9 0, L_00000217834661a0;  1 drivers
v000002178343c220_0 .net *"_ivl_16", 9 0, L_00000217834657a0;  1 drivers
v000002178343b780_0 .net *"_ivl_19", 9 0, L_0000021783464ee0;  1 drivers
v000002178343d120_0 .net *"_ivl_20", 9 0, L_0000021783465b60;  1 drivers
v000002178343c9a0_0 .net *"_ivl_25", 0 0, L_0000021783469db0;  1 drivers
v000002178343d440_0 .net *"_ivl_27", 0 0, L_000002178346a440;  1 drivers
v000002178343bc80_0 .net *"_ivl_29", 9 0, L_0000021783465c00;  1 drivers
v000002178343ca40_0 .net *"_ivl_3", 0 0, L_000002178346ad00;  1 drivers
L_00000217834801f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v000002178343c5e0_0 .net/2u *"_ivl_30", 9 0, L_00000217834801f0;  1 drivers
v000002178343da80_0 .net *"_ivl_32", 9 0, L_0000021783465ac0;  1 drivers
v000002178343b6e0_0 .net *"_ivl_35", 9 0, L_00000217834664c0;  1 drivers
v000002178343bd20_0 .net *"_ivl_37", 9 0, L_00000217834653e0;  1 drivers
v000002178343dbc0_0 .net *"_ivl_38", 9 0, L_00000217834646c0;  1 drivers
v000002178343cb80_0 .net *"_ivl_40", 9 0, L_0000021783465840;  1 drivers
L_0000021783480238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002178343ba00_0 .net/2s *"_ivl_45", 21 0, L_0000021783480238;  1 drivers
L_0000021783480280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002178343b960_0 .net/2s *"_ivl_50", 21 0, L_0000021783480280;  1 drivers
v000002178343cc20_0 .net *"_ivl_9", 0 0, L_0000021783469720;  1 drivers
v000002178343bdc0_0 .net "clk", 0 0, L_00000217833a2080;  alias, 1 drivers
v000002178343d4e0_0 .net "forward_to_B", 31 0, L_0000021783465340;  alias, 1 drivers
v000002178343ccc0_0 .net "imm", 31 0, v0000021783439340_0;  1 drivers
v000002178343c680_0 .net "inst", 31 0, v000002178343c400_0;  alias, 1 drivers
v000002178343d580_0 .net "is_branch_and_taken", 0 0, L_000002178346aec0;  alias, 1 drivers
v000002178343baa0_0 .net "is_oper2_immed", 0 0, L_000002178346a360;  alias, 1 drivers
v000002178343d6c0_0 .net "mem_read", 0 0, L_0000021783467000;  alias, 1 drivers
v000002178343d800_0 .net "mem_write", 0 0, L_0000021783468a40;  alias, 1 drivers
v000002178343c180_0 .net "pc", 31 0, v000002178343c4a0_0;  alias, 1 drivers
v000002178343de40_0 .net "pc_write", 0 0, v0000021783437fe0_0;  alias, 1 drivers
v000002178343b8c0_0 .net "predicted", 0 0, L_000002178346abb0;  1 drivers
v000002178343d940_0 .net "predicted_to_EX", 0 0, v00000217834389e0_0;  alias, 1 drivers
v000002178343bb40_0 .net "reg_write", 0 0, L_00000217834689a0;  alias, 1 drivers
v000002178343d620_0 .net "reg_write_from_wb", 0 0, v000002178344c7d0_0;  alias, 1 drivers
v000002178343dd00_0 .net "rs1", 31 0, v0000021783439700_0;  alias, 1 drivers
v000002178343bf00_0 .net "rs2", 31 0, v000002178343a380_0;  alias, 1 drivers
v000002178343bfa0_0 .net "rst", 0 0, v00000217834619c0_0;  alias, 1 drivers
v000002178343c360_0 .net "wr_reg_data", 31 0, L_0000021783474ea0;  alias, 1 drivers
L_0000021783465340 .functor MUXZ 32, v000002178343a380_0, v0000021783439340_0, L_000002178346a360, C4<>;
L_00000217834648a0 .part v000002178343c4a0_0, 0, 10;
L_00000217834661a0 .part v000002178343c400_0, 0, 10;
L_00000217834657a0 .arith/sum 10, L_00000217834648a0, L_00000217834661a0;
L_0000021783464ee0 .part v000002178343c400_0, 0, 10;
L_0000021783465b60 .functor MUXZ 10, L_0000021783464ee0, L_00000217834657a0, L_000002178346ac90, C4<>;
L_0000021783465c00 .part v000002178343c4a0_0, 0, 10;
L_0000021783465ac0 .arith/sum 10, L_0000021783465c00, L_00000217834801f0;
L_00000217834664c0 .part v000002178343c4a0_0, 0, 10;
L_00000217834653e0 .part v000002178343c400_0, 0, 10;
L_00000217834646c0 .arith/sum 10, L_00000217834664c0, L_00000217834653e0;
L_0000021783465840 .functor MUXZ 10, L_00000217834646c0, L_0000021783465ac0, L_000002178346a440, C4<>;
L_0000021783463e00 .concat8 [ 10 22 0 0], L_0000021783465b60, L_0000021783480238;
L_0000021783464bc0 .concat8 [ 10 22 0 0], L_0000021783465840, L_0000021783480280;
S_00000217834301f0 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_0000021783431190;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_000002178343ec10 .param/l "add" 0 9 6, C4<000000100000>;
P_000002178343ec48 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002178343ec80 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002178343ecb8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002178343ecf0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002178343ed28 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002178343ed60 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002178343ed98 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002178343edd0 .param/l "j" 0 9 19, C4<000010000000>;
P_000002178343ee08 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002178343ee40 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002178343ee78 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002178343eeb0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002178343eee8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002178343ef20 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002178343ef58 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002178343ef90 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002178343efc8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002178343f000 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002178343f038 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002178343f070 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002178343f0a8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002178343f0e0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002178343f118 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002178343f150 .param/l "xori" 0 9 12, C4<001110000000>;
L_000002178346a050 .functor OR 1, L_000002178346abb0, L_0000021783464080, C4<0>, C4<0>;
L_000002178346ae50 .functor OR 1, L_000002178346a050, L_0000021783465d40, C4<0>, C4<0>;
v0000021783438da0_0 .net "EX1_opcode", 11 0, v00000217834334d0_0;  alias, 1 drivers
v0000021783438440_0 .net "EX2_opcode", 11 0, v0000021783434d30_0;  alias, 1 drivers
v0000021783436be0_0 .net "ID_opcode", 11 0, v00000217834503d0_0;  alias, 1 drivers
v0000021783437860_0 .net "PC_src", 2 0, L_0000021783465fc0;  alias, 1 drivers
v0000021783437680_0 .net "Wrong_prediction", 0 0, L_0000021783474dc0;  alias, 1 drivers
L_00000217834803e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0000021783437d60_0 .net/2u *"_ivl_0", 2 0, L_00000217834803e8;  1 drivers
v0000021783437180_0 .net *"_ivl_10", 0 0, L_0000021783466100;  1 drivers
L_0000021783480508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0000021783438d00_0 .net/2u *"_ivl_12", 2 0, L_0000021783480508;  1 drivers
L_0000021783480550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0000021783437040_0 .net/2u *"_ivl_14", 11 0, L_0000021783480550;  1 drivers
v00000217834386c0_0 .net *"_ivl_16", 0 0, L_0000021783464080;  1 drivers
v0000021783437ae0_0 .net *"_ivl_19", 0 0, L_000002178346a050;  1 drivers
L_0000021783480430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v0000021783436960_0 .net/2u *"_ivl_2", 11 0, L_0000021783480430;  1 drivers
L_0000021783480598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v00000217834372c0_0 .net/2u *"_ivl_20", 11 0, L_0000021783480598;  1 drivers
v0000021783436780_0 .net *"_ivl_22", 0 0, L_0000021783465d40;  1 drivers
v0000021783437b80_0 .net *"_ivl_25", 0 0, L_000002178346ae50;  1 drivers
L_00000217834805e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0000021783438c60_0 .net/2u *"_ivl_26", 2 0, L_00000217834805e0;  1 drivers
L_0000021783480628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v00000217834384e0_0 .net/2u *"_ivl_28", 2 0, L_0000021783480628;  1 drivers
v0000021783438120_0 .net *"_ivl_30", 2 0, L_0000021783463f40;  1 drivers
v00000217834381c0_0 .net *"_ivl_32", 2 0, L_0000021783463fe0;  1 drivers
v0000021783437720_0 .net *"_ivl_34", 2 0, L_0000021783464440;  1 drivers
v0000021783437360_0 .net *"_ivl_4", 0 0, L_0000021783463ea0;  1 drivers
L_0000021783480478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0000021783436a00_0 .net/2u *"_ivl_6", 2 0, L_0000021783480478;  1 drivers
L_00000217834804c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v00000217834374a0_0 .net/2u *"_ivl_8", 11 0, L_00000217834804c0;  1 drivers
v0000021783438bc0_0 .net "clk", 0 0, L_00000217833a2080;  alias, 1 drivers
v0000021783438b20_0 .net "predicted", 0 0, L_000002178346abb0;  alias, 1 drivers
v0000021783438260_0 .net "predicted_to_EX", 0 0, v00000217834389e0_0;  alias, 1 drivers
v0000021783437e00_0 .net "rst", 0 0, v00000217834619c0_0;  alias, 1 drivers
v00000217834368c0_0 .net "state", 1 0, v0000021783437900_0;  1 drivers
L_0000021783463ea0 .cmp/eq 12, v00000217834503d0_0, L_0000021783480430;
L_0000021783466100 .cmp/eq 12, v00000217834334d0_0, L_00000217834804c0;
L_0000021783464080 .cmp/eq 12, v00000217834503d0_0, L_0000021783480550;
L_0000021783465d40 .cmp/eq 12, v00000217834503d0_0, L_0000021783480598;
L_0000021783463f40 .functor MUXZ 3, L_0000021783480628, L_00000217834805e0, L_000002178346ae50, C4<>;
L_0000021783463fe0 .functor MUXZ 3, L_0000021783463f40, L_0000021783480508, L_0000021783466100, C4<>;
L_0000021783464440 .functor MUXZ 3, L_0000021783463fe0, L_0000021783480478, L_0000021783463ea0, C4<>;
L_0000021783465fc0 .functor MUXZ 3, L_0000021783464440, L_00000217834803e8, L_0000021783474dc0, C4<>;
S_0000021783431320 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_00000217834301f0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_000002178343f190 .param/l "add" 0 9 6, C4<000000100000>;
P_000002178343f1c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002178343f200 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002178343f238 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002178343f270 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002178343f2a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002178343f2e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002178343f318 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002178343f350 .param/l "j" 0 9 19, C4<000010000000>;
P_000002178343f388 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002178343f3c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002178343f3f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002178343f430 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002178343f468 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002178343f4a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002178343f4d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002178343f510 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002178343f548 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002178343f580 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002178343f5b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002178343f5f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002178343f628 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002178343f660 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002178343f698 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002178343f6d0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000002178346a210 .functor OR 1, L_0000021783464120, L_0000021783465980, C4<0>, C4<0>;
L_00000217834695d0 .functor OR 1, L_0000021783464300, L_0000021783465ca0, C4<0>, C4<0>;
L_000002178346a910 .functor AND 1, L_000002178346a210, L_00000217834695d0, C4<1>, C4<1>;
L_000002178346afa0 .functor NOT 1, L_000002178346a910, C4<0>, C4<0>, C4<0>;
L_000002178346a980 .functor OR 1, v00000217834619c0_0, L_000002178346afa0, C4<0>, C4<0>;
L_000002178346abb0 .functor NOT 1, L_000002178346a980, C4<0>, C4<0>, C4<0>;
v000002178343df80_0 .net "EX_opcode", 11 0, v0000021783434d30_0;  alias, 1 drivers
v000002178343e160_0 .net "ID_opcode", 11 0, v00000217834503d0_0;  alias, 1 drivers
v000002178343e200_0 .net "Wrong_prediction", 0 0, L_0000021783474dc0;  alias, 1 drivers
L_00000217834802c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000002178343e480_0 .net/2u *"_ivl_0", 11 0, L_00000217834802c8;  1 drivers
L_0000021783480358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000002178343e2a0_0 .net/2u *"_ivl_10", 1 0, L_0000021783480358;  1 drivers
v000002178343e520_0 .net *"_ivl_12", 0 0, L_0000021783464300;  1 drivers
L_00000217834803a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000002178343e340_0 .net/2u *"_ivl_14", 1 0, L_00000217834803a0;  1 drivers
v000002178343e5c0_0 .net *"_ivl_16", 0 0, L_0000021783465ca0;  1 drivers
v0000021783437540_0 .net *"_ivl_19", 0 0, L_00000217834695d0;  1 drivers
v0000021783437220_0 .net *"_ivl_2", 0 0, L_0000021783464120;  1 drivers
v0000021783436dc0_0 .net *"_ivl_21", 0 0, L_000002178346a910;  1 drivers
v0000021783437400_0 .net *"_ivl_22", 0 0, L_000002178346afa0;  1 drivers
v00000217834366e0_0 .net *"_ivl_25", 0 0, L_000002178346a980;  1 drivers
L_0000021783480310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v00000217834379a0_0 .net/2u *"_ivl_4", 11 0, L_0000021783480310;  1 drivers
v00000217834375e0_0 .net *"_ivl_6", 0 0, L_0000021783465980;  1 drivers
v0000021783436d20_0 .net *"_ivl_9", 0 0, L_000002178346a210;  1 drivers
v00000217834377c0_0 .net "clk", 0 0, L_00000217833a2080;  alias, 1 drivers
v0000021783437a40_0 .net "predicted", 0 0, L_000002178346abb0;  alias, 1 drivers
v00000217834389e0_0 .var "predicted_to_EX", 0 0;
v0000021783438620_0 .net "rst", 0 0, v00000217834619c0_0;  alias, 1 drivers
v0000021783437900_0 .var "state", 1 0;
E_00000217833ad540 .event posedge, v00000217834377c0_0, v00000217834221b0_0;
L_0000021783464120 .cmp/eq 12, v00000217834503d0_0, L_00000217834802c8;
L_0000021783465980 .cmp/eq 12, v00000217834503d0_0, L_0000021783480310;
L_0000021783464300 .cmp/eq 2, v0000021783437900_0, L_0000021783480358;
L_0000021783465ca0 .cmp/eq 2, v0000021783437900_0, L_00000217834803a0;
S_00000217834314b0 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_0000021783431190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_0000021783449730 .param/l "add" 0 9 6, C4<000000100000>;
P_0000021783449768 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000217834497a0 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000217834497d8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000021783449810 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000021783449848 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000021783449880 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000217834498b8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000217834498f0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000021783449928 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000021783449960 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000021783449998 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000217834499d0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000021783449a08 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000021783449a40 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000021783449a78 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000021783449ab0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000021783449ae8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000021783449b20 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000021783449b58 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000021783449b90 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000021783449bc8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000021783449c00 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000021783449c38 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000021783449c70 .param/l "xori" 0 9 12, C4<001110000000>;
v0000021783437c20_0 .net "EX1_memread", 0 0, v0000021783432170_0;  alias, 1 drivers
v0000021783436c80_0 .net "EX1_rd_ind", 4 0, v00000217834328f0_0;  alias, 1 drivers
v0000021783437ea0_0 .net "EX1_rd_indzero", 0 0, v0000021783432c10_0;  alias, 1 drivers
v0000021783436aa0_0 .net "EX2_memread", 0 0, v0000021783434970_0;  alias, 1 drivers
v0000021783438a80_0 .net "EX2_rd_ind", 4 0, v0000021783434b50_0;  alias, 1 drivers
v0000021783438e40_0 .net "EX2_rd_indzero", 0 0, v0000021783434bf0_0;  alias, 1 drivers
v00000217834383a0_0 .var "ID_EX1_flush", 0 0;
v0000021783438760_0 .var "ID_EX2_flush", 0 0;
v0000021783436b40_0 .net "ID_opcode", 11 0, v00000217834503d0_0;  alias, 1 drivers
v00000217834388a0_0 .net "ID_rs1_ind", 4 0, v00000217834514b0_0;  alias, 1 drivers
v0000021783437cc0_0 .net "ID_rs2_ind", 4 0, v0000021783450dd0_0;  alias, 1 drivers
v0000021783437f40_0 .var "IF_ID_Write", 0 0;
v0000021783436e60_0 .var "IF_ID_flush", 0 0;
v0000021783437fe0_0 .var "PC_Write", 0 0;
v0000021783438080_0 .net "Wrong_prediction", 0 0, L_0000021783474dc0;  alias, 1 drivers
E_00000217833ace40/0 .event anyedge, v0000021783429640_0, v0000021783432170_0, v0000021783432c10_0, v0000021783433430_0;
E_00000217833ace40/1 .event anyedge, v00000217834328f0_0, v0000021783433570_0, v0000021783347cc0_0, v0000021783434bf0_0;
E_00000217833ace40/2 .event anyedge, v0000021783422890_0, v0000021783432490_0;
E_00000217833ace40 .event/or E_00000217833ace40/0, E_00000217833ace40/1, E_00000217833ace40/2;
S_0000021783431640 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_0000021783431190;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_0000021783449cb0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000021783449ce8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000021783449d20 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000021783449d58 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000021783449d90 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000021783449dc8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000021783449e00 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000021783449e38 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000021783449e70 .param/l "j" 0 9 19, C4<000010000000>;
P_0000021783449ea8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000021783449ee0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000021783449f18 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000021783449f50 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000021783449f88 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000021783449fc0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000021783449ff8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002178344a030 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002178344a068 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002178344a0a0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002178344a0d8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002178344a110 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002178344a148 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002178344a180 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002178344a1b8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002178344a1f0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000002178346a4b0 .functor OR 1, L_0000021783466060, L_0000021783466240, C4<0>, C4<0>;
L_000002178346a2f0 .functor OR 1, L_000002178346a4b0, L_00000217834641c0, C4<0>, C4<0>;
L_000002178346b010 .functor OR 1, L_000002178346a2f0, L_0000021783464260, C4<0>, C4<0>;
L_0000021783469f00 .functor OR 1, L_000002178346b010, L_00000217834643a0, C4<0>, C4<0>;
L_000002178346af30 .functor OR 1, L_0000021783469f00, L_0000021783464580, C4<0>, C4<0>;
L_0000021783469aa0 .functor OR 1, L_000002178346af30, L_0000021783464620, C4<0>, C4<0>;
L_000002178346b0f0 .functor OR 1, L_0000021783469aa0, L_0000021783464760, C4<0>, C4<0>;
L_000002178346a360 .functor OR 1, L_000002178346b0f0, L_0000021783464800, C4<0>, C4<0>;
L_000002178346a520 .functor OR 1, L_0000021783466600, L_0000021783468040, C4<0>, C4<0>;
L_00000217834698e0 .functor OR 1, L_000002178346a520, L_0000021783466ec0, C4<0>, C4<0>;
L_00000217834699c0 .functor OR 1, L_00000217834698e0, L_0000021783466f60, C4<0>, C4<0>;
L_000002178346a600 .functor OR 1, L_00000217834699c0, L_0000021783467c80, C4<0>, C4<0>;
v0000021783438300_0 .net "ID_opcode", 11 0, v00000217834503d0_0;  alias, 1 drivers
L_0000021783480670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v0000021783436820_0 .net/2u *"_ivl_0", 11 0, L_0000021783480670;  1 drivers
L_0000021783480700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v0000021783438580_0 .net/2u *"_ivl_10", 11 0, L_0000021783480700;  1 drivers
L_0000021783480bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v0000021783436f00_0 .net/2u *"_ivl_102", 11 0, L_0000021783480bc8;  1 drivers
L_0000021783480c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v0000021783436fa0_0 .net/2u *"_ivl_106", 11 0, L_0000021783480c10;  1 drivers
v0000021783438800_0 .net *"_ivl_12", 0 0, L_00000217834641c0;  1 drivers
v0000021783438940_0 .net *"_ivl_15", 0 0, L_000002178346a2f0;  1 drivers
L_0000021783480748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v00000217834370e0_0 .net/2u *"_ivl_16", 11 0, L_0000021783480748;  1 drivers
v000002178343b3c0_0 .net *"_ivl_18", 0 0, L_0000021783464260;  1 drivers
v000002178343af60_0 .net *"_ivl_2", 0 0, L_0000021783466060;  1 drivers
v0000021783439840_0 .net *"_ivl_21", 0 0, L_000002178346b010;  1 drivers
L_0000021783480790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v0000021783439fc0_0 .net/2u *"_ivl_22", 11 0, L_0000021783480790;  1 drivers
v0000021783438f80_0 .net *"_ivl_24", 0 0, L_00000217834643a0;  1 drivers
v0000021783439d40_0 .net *"_ivl_27", 0 0, L_0000021783469f00;  1 drivers
L_00000217834807d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000002178343aa60_0 .net/2u *"_ivl_28", 11 0, L_00000217834807d8;  1 drivers
v00000217834395c0_0 .net *"_ivl_30", 0 0, L_0000021783464580;  1 drivers
v0000021783439c00_0 .net *"_ivl_33", 0 0, L_000002178346af30;  1 drivers
L_0000021783480820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0000021783438ee0_0 .net/2u *"_ivl_34", 11 0, L_0000021783480820;  1 drivers
v0000021783439de0_0 .net *"_ivl_36", 0 0, L_0000021783464620;  1 drivers
v0000021783439e80_0 .net *"_ivl_39", 0 0, L_0000021783469aa0;  1 drivers
L_00000217834806b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v0000021783439520_0 .net/2u *"_ivl_4", 11 0, L_00000217834806b8;  1 drivers
L_0000021783480868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v00000217834398e0_0 .net/2u *"_ivl_40", 11 0, L_0000021783480868;  1 drivers
v000002178343a1a0_0 .net *"_ivl_42", 0 0, L_0000021783464760;  1 drivers
v000002178343b1e0_0 .net *"_ivl_45", 0 0, L_000002178346b0f0;  1 drivers
L_00000217834808b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v0000021783439020_0 .net/2u *"_ivl_46", 11 0, L_00000217834808b0;  1 drivers
v0000021783439480_0 .net *"_ivl_48", 0 0, L_0000021783464800;  1 drivers
L_00000217834808f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000002178343a9c0_0 .net/2u *"_ivl_52", 11 0, L_00000217834808f8;  1 drivers
L_0000021783480940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000002178343a060_0 .net/2u *"_ivl_56", 11 0, L_0000021783480940;  1 drivers
v000002178343a420_0 .net *"_ivl_6", 0 0, L_0000021783466240;  1 drivers
L_0000021783480988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000002178343b5a0_0 .net/2u *"_ivl_60", 11 0, L_0000021783480988;  1 drivers
L_00000217834809d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v0000021783439980_0 .net/2u *"_ivl_64", 11 0, L_00000217834809d0;  1 drivers
L_0000021783480a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000002178343a4c0_0 .net/2u *"_ivl_68", 11 0, L_0000021783480a18;  1 drivers
L_0000021783480a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000002178343b500_0 .net/2u *"_ivl_72", 11 0, L_0000021783480a60;  1 drivers
v000002178343b280_0 .net *"_ivl_74", 0 0, L_0000021783466600;  1 drivers
L_0000021783480aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v0000021783439f20_0 .net/2u *"_ivl_76", 11 0, L_0000021783480aa8;  1 drivers
v000002178343a560_0 .net *"_ivl_78", 0 0, L_0000021783468040;  1 drivers
v0000021783439200_0 .net *"_ivl_81", 0 0, L_000002178346a520;  1 drivers
L_0000021783480af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000002178343aec0_0 .net/2u *"_ivl_82", 11 0, L_0000021783480af0;  1 drivers
v000002178343ad80_0 .net *"_ivl_84", 0 0, L_0000021783466ec0;  1 drivers
v000002178343a7e0_0 .net *"_ivl_87", 0 0, L_00000217834698e0;  1 drivers
L_0000021783480b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000002178343b640_0 .net/2u *"_ivl_88", 11 0, L_0000021783480b38;  1 drivers
v000002178343a240_0 .net *"_ivl_9", 0 0, L_000002178346a4b0;  1 drivers
v0000021783439160_0 .net *"_ivl_90", 0 0, L_0000021783466f60;  1 drivers
v000002178343ae20_0 .net *"_ivl_93", 0 0, L_00000217834699c0;  1 drivers
L_0000021783480b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000002178343a100_0 .net/2u *"_ivl_94", 11 0, L_0000021783480b80;  1 drivers
v000002178343b320_0 .net *"_ivl_96", 0 0, L_0000021783467c80;  1 drivers
v000002178343ac40_0 .net *"_ivl_99", 0 0, L_000002178346a600;  1 drivers
v000002178343b460_0 .net "is_beq", 0 0, L_0000021783464940;  alias, 1 drivers
v0000021783439a20_0 .net "is_bne", 0 0, L_00000217834649e0;  alias, 1 drivers
v000002178343b000_0 .net "is_j", 0 0, L_0000021783467820;  alias, 1 drivers
v00000217834390c0_0 .net "is_jal", 0 0, L_0000021783466560;  alias, 1 drivers
v00000217834392a0_0 .net "is_jr", 0 0, L_0000021783464a80;  alias, 1 drivers
v000002178343a880_0 .net "is_oper2_immed", 0 0, L_000002178346a360;  alias, 1 drivers
v000002178343aba0_0 .net "memread", 0 0, L_0000021783467000;  alias, 1 drivers
v000002178343ace0_0 .net "memwrite", 0 0, L_0000021783468a40;  alias, 1 drivers
v000002178343a2e0_0 .net "regwrite", 0 0, L_00000217834689a0;  alias, 1 drivers
L_0000021783466060 .cmp/eq 12, v00000217834503d0_0, L_0000021783480670;
L_0000021783466240 .cmp/eq 12, v00000217834503d0_0, L_00000217834806b8;
L_00000217834641c0 .cmp/eq 12, v00000217834503d0_0, L_0000021783480700;
L_0000021783464260 .cmp/eq 12, v00000217834503d0_0, L_0000021783480748;
L_00000217834643a0 .cmp/eq 12, v00000217834503d0_0, L_0000021783480790;
L_0000021783464580 .cmp/eq 12, v00000217834503d0_0, L_00000217834807d8;
L_0000021783464620 .cmp/eq 12, v00000217834503d0_0, L_0000021783480820;
L_0000021783464760 .cmp/eq 12, v00000217834503d0_0, L_0000021783480868;
L_0000021783464800 .cmp/eq 12, v00000217834503d0_0, L_00000217834808b0;
L_0000021783464940 .cmp/eq 12, v00000217834503d0_0, L_00000217834808f8;
L_00000217834649e0 .cmp/eq 12, v00000217834503d0_0, L_0000021783480940;
L_0000021783464a80 .cmp/eq 12, v00000217834503d0_0, L_0000021783480988;
L_0000021783466560 .cmp/eq 12, v00000217834503d0_0, L_00000217834809d0;
L_0000021783467820 .cmp/eq 12, v00000217834503d0_0, L_0000021783480a18;
L_0000021783466600 .cmp/eq 12, v00000217834503d0_0, L_0000021783480a60;
L_0000021783468040 .cmp/eq 12, v00000217834503d0_0, L_0000021783480aa8;
L_0000021783466ec0 .cmp/eq 12, v00000217834503d0_0, L_0000021783480af0;
L_0000021783466f60 .cmp/eq 12, v00000217834503d0_0, L_0000021783480b38;
L_0000021783467c80 .cmp/eq 12, v00000217834503d0_0, L_0000021783480b80;
L_00000217834689a0 .reduce/nor L_000002178346a600;
L_0000021783467000 .cmp/eq 12, v00000217834503d0_0, L_0000021783480bc8;
L_0000021783468a40 .cmp/eq 12, v00000217834503d0_0, L_0000021783480c10;
S_00000217834317d0 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_0000021783431190;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_000002178344a230 .param/l "add" 0 9 6, C4<000000100000>;
P_000002178344a268 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002178344a2a0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002178344a2d8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002178344a310 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002178344a348 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002178344a380 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002178344a3b8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002178344a3f0 .param/l "j" 0 9 19, C4<000010000000>;
P_000002178344a428 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002178344a460 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002178344a498 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002178344a4d0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002178344a508 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002178344a540 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002178344a578 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002178344a5b0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002178344a5e8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002178344a620 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002178344a658 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002178344a690 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002178344a6c8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002178344a700 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002178344a738 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002178344a770 .param/l "xori" 0 9 12, C4<001110000000>;
v0000021783439340_0 .var "Immed", 31 0;
v0000021783439ac0_0 .net "Inst", 31 0, v000002178343c400_0;  alias, 1 drivers
v000002178343a6a0_0 .net "opcode", 11 0, v00000217834503d0_0;  alias, 1 drivers
E_00000217833acf80 .event anyedge, v0000021783432490_0, v0000021783439ac0_0;
S_0000021783430380 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_0000021783431190;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v0000021783439700_0 .var "Read_data1", 31 0;
v000002178343a380_0 .var "Read_data2", 31 0;
v000002178343b0a0_0 .net "Read_reg1", 4 0, v00000217834514b0_0;  alias, 1 drivers
v000002178343a740_0 .net "Read_reg2", 4 0, v0000021783450dd0_0;  alias, 1 drivers
v0000021783439b60_0 .net "Write_data", 31 0, L_0000021783474ea0;  alias, 1 drivers
v000002178343a600_0 .net "Write_en", 0 0, v000002178344c7d0_0;  alias, 1 drivers
v00000217834397a0_0 .net "Write_reg", 4 0, v000002178344af70_0;  alias, 1 drivers
v0000021783439ca0_0 .net "clk", 0 0, L_00000217833a2080;  alias, 1 drivers
v000002178343b140_0 .var/i "i", 31 0;
v000002178343a920 .array "reg_file", 0 31, 31 0;
v000002178343ab00_0 .net "rst", 0 0, v00000217834619c0_0;  alias, 1 drivers
E_00000217833ad840 .event posedge, v00000217834377c0_0;
S_0000021783430510 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_0000021783430380;
 .timescale 0 0;
v0000021783439660_0 .var/i "i", 31 0;
S_0000021783431960 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_0000021783169f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_000002178344a7b0 .param/l "add" 0 9 6, C4<000000100000>;
P_000002178344a7e8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002178344a820 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002178344a858 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002178344a890 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002178344a8c8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002178344a900 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002178344a938 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002178344a970 .param/l "j" 0 9 19, C4<000010000000>;
P_000002178344a9a8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002178344a9e0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002178344aa18 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002178344aa50 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002178344aa88 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002178344aac0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002178344aaf8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002178344ab30 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002178344ab68 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002178344aba0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002178344abd8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002178344ac10 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002178344ac48 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002178344ac80 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002178344acb8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002178344acf0 .param/l "xori" 0 9 12, C4<001110000000>;
v000002178343c400_0 .var "ID_INST", 31 0;
v000002178343c4a0_0 .var "ID_PC", 31 0;
v00000217834503d0_0 .var "ID_opcode", 11 0;
v00000217834519b0_0 .var "ID_rd_ind", 4 0;
v00000217834514b0_0 .var "ID_rs1_ind", 4 0;
v0000021783450dd0_0 .var "ID_rs2_ind", 4 0;
v00000217834506f0_0 .net "IF_FLUSH", 0 0, v0000021783436e60_0;  alias, 1 drivers
v0000021783451a50_0 .net "IF_INST", 31 0, L_0000021783469640;  alias, 1 drivers
v0000021783452270_0 .net "IF_PC", 31 0, v0000021783450790_0;  alias, 1 drivers
v00000217834517d0_0 .net "clk", 0 0, L_000002178346a830;  1 drivers
v0000021783451550_0 .net "if_id_Write", 0 0, v0000021783437f40_0;  alias, 1 drivers
v0000021783452310_0 .net "rst", 0 0, v00000217834619c0_0;  alias, 1 drivers
E_00000217833ade40 .event posedge, v00000217834221b0_0, v00000217834517d0_0;
S_0000021783431000 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_0000021783169f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v000002178344c410_0 .net "EX1_PFC", 31 0, L_00000217834671e0;  alias, 1 drivers
v000002178344d4f0_0 .net "EX2_PFC", 31 0, v0000021783435190_0;  alias, 1 drivers
v000002178344b510_0 .net "ID_PFC", 31 0, L_0000021783463e00;  alias, 1 drivers
v000002178344c4b0_0 .net "PC_src", 2 0, L_0000021783465fc0;  alias, 1 drivers
v000002178344b830_0 .net "PC_write", 0 0, v0000021783437fe0_0;  alias, 1 drivers
L_0000021783480088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002178344bab0_0 .net/2u *"_ivl_0", 31 0, L_0000021783480088;  1 drivers
v000002178344d270_0 .net "clk", 0 0, L_00000217833a2080;  alias, 1 drivers
v000002178344c690_0 .net "inst", 31 0, L_0000021783469640;  alias, 1 drivers
v000002178344ce10_0 .net "inst_mem_in", 31 0, v0000021783450790_0;  alias, 1 drivers
v000002178344bf10_0 .net "pc_reg_in", 31 0, L_000002178346a130;  1 drivers
v000002178344bdd0_0 .net "rst", 0 0, v00000217834619c0_0;  alias, 1 drivers
L_0000021783465200 .arith/sum 32, v0000021783450790_0, L_0000021783480088;
S_0000021783430ce0 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_0000021783431000;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_0000021783469640 .functor BUFZ 32, L_0000021783466420, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002178344fd90_0 .net "Data_Out", 31 0, L_0000021783469640;  alias, 1 drivers
v0000021783450510 .array "InstMem", 0 1023, 31 0;
v0000021783451690_0 .net *"_ivl_0", 31 0, L_0000021783466420;  1 drivers
v0000021783452090_0 .net *"_ivl_3", 9 0, L_00000217834655c0;  1 drivers
v0000021783450f10_0 .net *"_ivl_4", 11 0, L_0000021783465660;  1 drivers
L_00000217834801a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000021783451e10_0 .net *"_ivl_7", 1 0, L_00000217834801a8;  1 drivers
v000002178344ff70_0 .net "addr", 31 0, v0000021783450790_0;  alias, 1 drivers
v0000021783451f50_0 .net "clk", 0 0, L_00000217833a2080;  alias, 1 drivers
v0000021783450e70_0 .var/i "i", 31 0;
L_0000021783466420 .array/port v0000021783450510, L_0000021783465660;
L_00000217834655c0 .part v0000021783450790_0, 0, 10;
L_0000021783465660 .concat [ 10 2 0 0], L_00000217834655c0, L_00000217834801a8;
S_00000217834306a0 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_0000021783431000;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_00000217833ada00 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v0000021783450330_0 .net "DataIn", 31 0, L_000002178346a130;  alias, 1 drivers
v0000021783450790_0 .var "DataOut", 31 0;
v0000021783452130_0 .net "PC_Write", 0 0, v0000021783437fe0_0;  alias, 1 drivers
v000002178344fe30_0 .net "clk", 0 0, L_00000217833a2080;  alias, 1 drivers
v0000021783450fb0_0 .net "rst", 0 0, v00000217834619c0_0;  alias, 1 drivers
S_00000217834309c0 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_0000021783431000;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_00000217833adb40 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_00000217833a2010 .functor NOT 1, L_0000021783465020, C4<0>, C4<0>, C4<0>;
L_00000217833a20f0 .functor NOT 1, L_0000021783464b20, C4<0>, C4<0>, C4<0>;
L_00000217833a2160 .functor AND 1, L_00000217833a2010, L_00000217833a20f0, C4<1>, C4<1>;
L_00000217833a2240 .functor NOT 1, L_00000217834650c0, C4<0>, C4<0>, C4<0>;
L_000002178333ec40 .functor AND 1, L_00000217833a2160, L_00000217833a2240, C4<1>, C4<1>;
L_000002178333f0a0 .functor AND 32, L_0000021783465de0, L_0000021783465200, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002178333f110 .functor NOT 1, L_0000021783465e80, C4<0>, C4<0>, C4<0>;
L_000002178333e310 .functor NOT 1, L_0000021783465160, C4<0>, C4<0>, C4<0>;
L_000002178346a0c0 .functor AND 1, L_000002178333f110, L_000002178333e310, C4<1>, C4<1>;
L_000002178346a590 .functor AND 1, L_000002178346a0c0, L_0000021783465a20, C4<1>, C4<1>;
L_000002178346a7c0 .functor AND 32, L_0000021783464d00, L_0000021783463e00, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000021783469cd0 .functor OR 32, L_000002178333f0a0, L_000002178346a7c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002178346ac20 .functor NOT 1, L_0000021783464da0, C4<0>, C4<0>, C4<0>;
L_000002178346a1a0 .functor AND 1, L_000002178346ac20, L_0000021783465520, C4<1>, C4<1>;
L_0000021783469d40 .functor NOT 1, L_00000217834658e0, C4<0>, C4<0>, C4<0>;
L_0000021783469560 .functor AND 1, L_000002178346a1a0, L_0000021783469d40, C4<1>, C4<1>;
L_000002178346a6e0 .functor AND 32, L_0000021783464f80, v0000021783450790_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000021783469e20 .functor OR 32, L_0000021783469cd0, L_000002178346a6e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000217834696b0 .functor NOT 1, L_0000021783465f20, C4<0>, C4<0>, C4<0>;
L_000002178346a8a0 .functor AND 1, L_00000217834696b0, L_0000021783464e40, C4<1>, C4<1>;
L_000002178346a280 .functor AND 1, L_000002178346a8a0, L_0000021783465700, C4<1>, C4<1>;
L_000002178346ade0 .functor AND 32, L_0000021783463d60, L_00000217834671e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002178346a3d0 .functor OR 32, L_0000021783469e20, L_000002178346ade0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002178346b080 .functor NOT 1, L_00000217834662e0, C4<0>, C4<0>, C4<0>;
L_000002178346a9f0 .functor AND 1, L_00000217834644e0, L_000002178346b080, C4<1>, C4<1>;
L_0000021783469b10 .functor NOT 1, L_0000021783466380, C4<0>, C4<0>, C4<0>;
L_000002178346ab40 .functor AND 1, L_000002178346a9f0, L_0000021783469b10, C4<1>, C4<1>;
L_0000021783469950 .functor AND 32, L_00000217834652a0, v0000021783435190_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002178346a130 .functor OR 32, L_000002178346a3d0, L_0000021783469950, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000217834510f0_0 .net *"_ivl_1", 0 0, L_0000021783465020;  1 drivers
v00000217834523b0_0 .net *"_ivl_11", 0 0, L_00000217834650c0;  1 drivers
v00000217834512d0_0 .net *"_ivl_12", 0 0, L_00000217833a2240;  1 drivers
v0000021783451410_0 .net *"_ivl_14", 0 0, L_000002178333ec40;  1 drivers
v0000021783450830_0 .net *"_ivl_16", 31 0, L_0000021783465de0;  1 drivers
v0000021783451870_0 .net *"_ivl_18", 31 0, L_000002178333f0a0;  1 drivers
v000002178344fed0_0 .net *"_ivl_2", 0 0, L_00000217833a2010;  1 drivers
v0000021783451190_0 .net *"_ivl_21", 0 0, L_0000021783465e80;  1 drivers
v00000217834501f0_0 .net *"_ivl_22", 0 0, L_000002178333f110;  1 drivers
v00000217834521d0_0 .net *"_ivl_25", 0 0, L_0000021783465160;  1 drivers
v0000021783451050_0 .net *"_ivl_26", 0 0, L_000002178333e310;  1 drivers
v0000021783452450_0 .net *"_ivl_28", 0 0, L_000002178346a0c0;  1 drivers
v0000021783450010_0 .net *"_ivl_31", 0 0, L_0000021783465a20;  1 drivers
v00000217834500b0_0 .net *"_ivl_32", 0 0, L_000002178346a590;  1 drivers
v0000021783451370_0 .net *"_ivl_34", 31 0, L_0000021783464d00;  1 drivers
v0000021783451af0_0 .net *"_ivl_36", 31 0, L_000002178346a7c0;  1 drivers
v0000021783450470_0 .net *"_ivl_38", 31 0, L_0000021783469cd0;  1 drivers
v0000021783450150_0 .net *"_ivl_41", 0 0, L_0000021783464da0;  1 drivers
v00000217834515f0_0 .net *"_ivl_42", 0 0, L_000002178346ac20;  1 drivers
v0000021783451b90_0 .net *"_ivl_45", 0 0, L_0000021783465520;  1 drivers
v0000021783451d70_0 .net *"_ivl_46", 0 0, L_000002178346a1a0;  1 drivers
v00000217834508d0_0 .net *"_ivl_49", 0 0, L_00000217834658e0;  1 drivers
v0000021783450290_0 .net *"_ivl_5", 0 0, L_0000021783464b20;  1 drivers
v0000021783451730_0 .net *"_ivl_50", 0 0, L_0000021783469d40;  1 drivers
v00000217834505b0_0 .net *"_ivl_52", 0 0, L_0000021783469560;  1 drivers
v0000021783451230_0 .net *"_ivl_54", 31 0, L_0000021783464f80;  1 drivers
v0000021783450650_0 .net *"_ivl_56", 31 0, L_000002178346a6e0;  1 drivers
v0000021783451ff0_0 .net *"_ivl_58", 31 0, L_0000021783469e20;  1 drivers
v0000021783450970_0 .net *"_ivl_6", 0 0, L_00000217833a20f0;  1 drivers
v0000021783450a10_0 .net *"_ivl_61", 0 0, L_0000021783465f20;  1 drivers
v0000021783450ab0_0 .net *"_ivl_62", 0 0, L_00000217834696b0;  1 drivers
v0000021783450b50_0 .net *"_ivl_65", 0 0, L_0000021783464e40;  1 drivers
v0000021783451eb0_0 .net *"_ivl_66", 0 0, L_000002178346a8a0;  1 drivers
v0000021783450bf0_0 .net *"_ivl_69", 0 0, L_0000021783465700;  1 drivers
v0000021783450c90_0 .net *"_ivl_70", 0 0, L_000002178346a280;  1 drivers
v0000021783451c30_0 .net *"_ivl_72", 31 0, L_0000021783463d60;  1 drivers
v0000021783450d30_0 .net *"_ivl_74", 31 0, L_000002178346ade0;  1 drivers
v0000021783451cd0_0 .net *"_ivl_76", 31 0, L_000002178346a3d0;  1 drivers
v0000021783451910_0 .net *"_ivl_79", 0 0, L_00000217834644e0;  1 drivers
v0000021783452630_0 .net *"_ivl_8", 0 0, L_00000217833a2160;  1 drivers
v0000021783452bd0_0 .net *"_ivl_81", 0 0, L_00000217834662e0;  1 drivers
v00000217834526d0_0 .net *"_ivl_82", 0 0, L_000002178346b080;  1 drivers
v0000021783452770_0 .net *"_ivl_84", 0 0, L_000002178346a9f0;  1 drivers
v00000217834528b0_0 .net *"_ivl_87", 0 0, L_0000021783466380;  1 drivers
v0000021783452c70_0 .net *"_ivl_88", 0 0, L_0000021783469b10;  1 drivers
v0000021783452b30_0 .net *"_ivl_90", 0 0, L_000002178346ab40;  1 drivers
v0000021783452810_0 .net *"_ivl_92", 31 0, L_00000217834652a0;  1 drivers
v0000021783452a90_0 .net *"_ivl_94", 31 0, L_0000021783469950;  1 drivers
v00000217834529f0_0 .net "ina", 31 0, L_0000021783465200;  1 drivers
v0000021783452590_0 .net "inb", 31 0, L_0000021783463e00;  alias, 1 drivers
v0000021783452950_0 .net "inc", 31 0, v0000021783450790_0;  alias, 1 drivers
v000002178344b150_0 .net "ind", 31 0, L_00000217834671e0;  alias, 1 drivers
v000002178344b010_0 .net "ine", 31 0, v0000021783435190_0;  alias, 1 drivers
L_00000217834800d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002178344d3b0_0 .net "inf", 31 0, L_00000217834800d0;  1 drivers
L_0000021783480118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002178344c550_0 .net "ing", 31 0, L_0000021783480118;  1 drivers
L_0000021783480160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002178344ba10_0 .net "inh", 31 0, L_0000021783480160;  1 drivers
v000002178344c190_0 .net "out", 31 0, L_000002178346a130;  alias, 1 drivers
v000002178344aed0_0 .net "sel", 2 0, L_0000021783465fc0;  alias, 1 drivers
L_0000021783465020 .part L_0000021783465fc0, 2, 1;
L_0000021783464b20 .part L_0000021783465fc0, 1, 1;
L_00000217834650c0 .part L_0000021783465fc0, 0, 1;
LS_0000021783465de0_0_0 .concat [ 1 1 1 1], L_000002178333ec40, L_000002178333ec40, L_000002178333ec40, L_000002178333ec40;
LS_0000021783465de0_0_4 .concat [ 1 1 1 1], L_000002178333ec40, L_000002178333ec40, L_000002178333ec40, L_000002178333ec40;
LS_0000021783465de0_0_8 .concat [ 1 1 1 1], L_000002178333ec40, L_000002178333ec40, L_000002178333ec40, L_000002178333ec40;
LS_0000021783465de0_0_12 .concat [ 1 1 1 1], L_000002178333ec40, L_000002178333ec40, L_000002178333ec40, L_000002178333ec40;
LS_0000021783465de0_0_16 .concat [ 1 1 1 1], L_000002178333ec40, L_000002178333ec40, L_000002178333ec40, L_000002178333ec40;
LS_0000021783465de0_0_20 .concat [ 1 1 1 1], L_000002178333ec40, L_000002178333ec40, L_000002178333ec40, L_000002178333ec40;
LS_0000021783465de0_0_24 .concat [ 1 1 1 1], L_000002178333ec40, L_000002178333ec40, L_000002178333ec40, L_000002178333ec40;
LS_0000021783465de0_0_28 .concat [ 1 1 1 1], L_000002178333ec40, L_000002178333ec40, L_000002178333ec40, L_000002178333ec40;
LS_0000021783465de0_1_0 .concat [ 4 4 4 4], LS_0000021783465de0_0_0, LS_0000021783465de0_0_4, LS_0000021783465de0_0_8, LS_0000021783465de0_0_12;
LS_0000021783465de0_1_4 .concat [ 4 4 4 4], LS_0000021783465de0_0_16, LS_0000021783465de0_0_20, LS_0000021783465de0_0_24, LS_0000021783465de0_0_28;
L_0000021783465de0 .concat [ 16 16 0 0], LS_0000021783465de0_1_0, LS_0000021783465de0_1_4;
L_0000021783465e80 .part L_0000021783465fc0, 2, 1;
L_0000021783465160 .part L_0000021783465fc0, 1, 1;
L_0000021783465a20 .part L_0000021783465fc0, 0, 1;
LS_0000021783464d00_0_0 .concat [ 1 1 1 1], L_000002178346a590, L_000002178346a590, L_000002178346a590, L_000002178346a590;
LS_0000021783464d00_0_4 .concat [ 1 1 1 1], L_000002178346a590, L_000002178346a590, L_000002178346a590, L_000002178346a590;
LS_0000021783464d00_0_8 .concat [ 1 1 1 1], L_000002178346a590, L_000002178346a590, L_000002178346a590, L_000002178346a590;
LS_0000021783464d00_0_12 .concat [ 1 1 1 1], L_000002178346a590, L_000002178346a590, L_000002178346a590, L_000002178346a590;
LS_0000021783464d00_0_16 .concat [ 1 1 1 1], L_000002178346a590, L_000002178346a590, L_000002178346a590, L_000002178346a590;
LS_0000021783464d00_0_20 .concat [ 1 1 1 1], L_000002178346a590, L_000002178346a590, L_000002178346a590, L_000002178346a590;
LS_0000021783464d00_0_24 .concat [ 1 1 1 1], L_000002178346a590, L_000002178346a590, L_000002178346a590, L_000002178346a590;
LS_0000021783464d00_0_28 .concat [ 1 1 1 1], L_000002178346a590, L_000002178346a590, L_000002178346a590, L_000002178346a590;
LS_0000021783464d00_1_0 .concat [ 4 4 4 4], LS_0000021783464d00_0_0, LS_0000021783464d00_0_4, LS_0000021783464d00_0_8, LS_0000021783464d00_0_12;
LS_0000021783464d00_1_4 .concat [ 4 4 4 4], LS_0000021783464d00_0_16, LS_0000021783464d00_0_20, LS_0000021783464d00_0_24, LS_0000021783464d00_0_28;
L_0000021783464d00 .concat [ 16 16 0 0], LS_0000021783464d00_1_0, LS_0000021783464d00_1_4;
L_0000021783464da0 .part L_0000021783465fc0, 2, 1;
L_0000021783465520 .part L_0000021783465fc0, 1, 1;
L_00000217834658e0 .part L_0000021783465fc0, 0, 1;
LS_0000021783464f80_0_0 .concat [ 1 1 1 1], L_0000021783469560, L_0000021783469560, L_0000021783469560, L_0000021783469560;
LS_0000021783464f80_0_4 .concat [ 1 1 1 1], L_0000021783469560, L_0000021783469560, L_0000021783469560, L_0000021783469560;
LS_0000021783464f80_0_8 .concat [ 1 1 1 1], L_0000021783469560, L_0000021783469560, L_0000021783469560, L_0000021783469560;
LS_0000021783464f80_0_12 .concat [ 1 1 1 1], L_0000021783469560, L_0000021783469560, L_0000021783469560, L_0000021783469560;
LS_0000021783464f80_0_16 .concat [ 1 1 1 1], L_0000021783469560, L_0000021783469560, L_0000021783469560, L_0000021783469560;
LS_0000021783464f80_0_20 .concat [ 1 1 1 1], L_0000021783469560, L_0000021783469560, L_0000021783469560, L_0000021783469560;
LS_0000021783464f80_0_24 .concat [ 1 1 1 1], L_0000021783469560, L_0000021783469560, L_0000021783469560, L_0000021783469560;
LS_0000021783464f80_0_28 .concat [ 1 1 1 1], L_0000021783469560, L_0000021783469560, L_0000021783469560, L_0000021783469560;
LS_0000021783464f80_1_0 .concat [ 4 4 4 4], LS_0000021783464f80_0_0, LS_0000021783464f80_0_4, LS_0000021783464f80_0_8, LS_0000021783464f80_0_12;
LS_0000021783464f80_1_4 .concat [ 4 4 4 4], LS_0000021783464f80_0_16, LS_0000021783464f80_0_20, LS_0000021783464f80_0_24, LS_0000021783464f80_0_28;
L_0000021783464f80 .concat [ 16 16 0 0], LS_0000021783464f80_1_0, LS_0000021783464f80_1_4;
L_0000021783465f20 .part L_0000021783465fc0, 2, 1;
L_0000021783464e40 .part L_0000021783465fc0, 1, 1;
L_0000021783465700 .part L_0000021783465fc0, 0, 1;
LS_0000021783463d60_0_0 .concat [ 1 1 1 1], L_000002178346a280, L_000002178346a280, L_000002178346a280, L_000002178346a280;
LS_0000021783463d60_0_4 .concat [ 1 1 1 1], L_000002178346a280, L_000002178346a280, L_000002178346a280, L_000002178346a280;
LS_0000021783463d60_0_8 .concat [ 1 1 1 1], L_000002178346a280, L_000002178346a280, L_000002178346a280, L_000002178346a280;
LS_0000021783463d60_0_12 .concat [ 1 1 1 1], L_000002178346a280, L_000002178346a280, L_000002178346a280, L_000002178346a280;
LS_0000021783463d60_0_16 .concat [ 1 1 1 1], L_000002178346a280, L_000002178346a280, L_000002178346a280, L_000002178346a280;
LS_0000021783463d60_0_20 .concat [ 1 1 1 1], L_000002178346a280, L_000002178346a280, L_000002178346a280, L_000002178346a280;
LS_0000021783463d60_0_24 .concat [ 1 1 1 1], L_000002178346a280, L_000002178346a280, L_000002178346a280, L_000002178346a280;
LS_0000021783463d60_0_28 .concat [ 1 1 1 1], L_000002178346a280, L_000002178346a280, L_000002178346a280, L_000002178346a280;
LS_0000021783463d60_1_0 .concat [ 4 4 4 4], LS_0000021783463d60_0_0, LS_0000021783463d60_0_4, LS_0000021783463d60_0_8, LS_0000021783463d60_0_12;
LS_0000021783463d60_1_4 .concat [ 4 4 4 4], LS_0000021783463d60_0_16, LS_0000021783463d60_0_20, LS_0000021783463d60_0_24, LS_0000021783463d60_0_28;
L_0000021783463d60 .concat [ 16 16 0 0], LS_0000021783463d60_1_0, LS_0000021783463d60_1_4;
L_00000217834644e0 .part L_0000021783465fc0, 2, 1;
L_00000217834662e0 .part L_0000021783465fc0, 1, 1;
L_0000021783466380 .part L_0000021783465fc0, 0, 1;
LS_00000217834652a0_0_0 .concat [ 1 1 1 1], L_000002178346ab40, L_000002178346ab40, L_000002178346ab40, L_000002178346ab40;
LS_00000217834652a0_0_4 .concat [ 1 1 1 1], L_000002178346ab40, L_000002178346ab40, L_000002178346ab40, L_000002178346ab40;
LS_00000217834652a0_0_8 .concat [ 1 1 1 1], L_000002178346ab40, L_000002178346ab40, L_000002178346ab40, L_000002178346ab40;
LS_00000217834652a0_0_12 .concat [ 1 1 1 1], L_000002178346ab40, L_000002178346ab40, L_000002178346ab40, L_000002178346ab40;
LS_00000217834652a0_0_16 .concat [ 1 1 1 1], L_000002178346ab40, L_000002178346ab40, L_000002178346ab40, L_000002178346ab40;
LS_00000217834652a0_0_20 .concat [ 1 1 1 1], L_000002178346ab40, L_000002178346ab40, L_000002178346ab40, L_000002178346ab40;
LS_00000217834652a0_0_24 .concat [ 1 1 1 1], L_000002178346ab40, L_000002178346ab40, L_000002178346ab40, L_000002178346ab40;
LS_00000217834652a0_0_28 .concat [ 1 1 1 1], L_000002178346ab40, L_000002178346ab40, L_000002178346ab40, L_000002178346ab40;
LS_00000217834652a0_1_0 .concat [ 4 4 4 4], LS_00000217834652a0_0_0, LS_00000217834652a0_0_4, LS_00000217834652a0_0_8, LS_00000217834652a0_0_12;
LS_00000217834652a0_1_4 .concat [ 4 4 4 4], LS_00000217834652a0_0_16, LS_00000217834652a0_0_20, LS_00000217834652a0_0_24, LS_00000217834652a0_0_28;
L_00000217834652a0 .concat [ 16 16 0 0], LS_00000217834652a0_1_0, LS_00000217834652a0_1_4;
S_000002178342fbb0 .scope module, "mem_stage" "MEM_stage" 3 165, 29 3 0, S_0000021783169f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v000002178344c230_0 .net "Write_Data", 31 0, v0000021783424410_0;  alias, 1 drivers
v000002178344d450_0 .net "addr", 31 0, v0000021783423fb0_0;  alias, 1 drivers
v000002178344d130_0 .net "clk", 0 0, L_00000217833a2080;  alias, 1 drivers
v000002178344cd70_0 .net "mem_out", 31 0, v000002178344ccd0_0;  alias, 1 drivers
v000002178344ceb0_0 .net "mem_read", 0 0, v00000217834242d0_0;  alias, 1 drivers
v000002178344c2d0_0 .net "mem_write", 0 0, v0000021783424230_0;  alias, 1 drivers
S_000002178342fd40 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_000002178342fbb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v000002178344be70 .array "DataMem", 1023 0, 31 0;
v000002178344c050_0 .net "Data_In", 31 0, v0000021783424410_0;  alias, 1 drivers
v000002178344ccd0_0 .var "Data_Out", 31 0;
v000002178344b330_0 .net "Write_en", 0 0, v0000021783424230_0;  alias, 1 drivers
v000002178344c870_0 .net "addr", 31 0, v0000021783423fb0_0;  alias, 1 drivers
v000002178344bfb0_0 .net "clk", 0 0, L_00000217833a2080;  alias, 1 drivers
v000002178344c0f0_0 .var/i "i", 31 0;
S_0000021783430830 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 169, 31 2 0, S_0000021783169f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_000002178345cf70 .param/l "add" 0 9 6, C4<000000100000>;
P_000002178345cfa8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002178345cfe0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002178345d018 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002178345d050 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002178345d088 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002178345d0c0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002178345d0f8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002178345d130 .param/l "j" 0 9 19, C4<000010000000>;
P_000002178345d168 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002178345d1a0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002178345d1d8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002178345d210 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002178345d248 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002178345d280 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002178345d2b8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002178345d2f0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002178345d328 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002178345d360 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002178345d398 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002178345d3d0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002178345d408 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002178345d440 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002178345d478 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002178345d4b0 .param/l "xori" 0 9 12, C4<001110000000>;
v000002178344c730_0 .net "MEM_ALU_OUT", 31 0, v0000021783423fb0_0;  alias, 1 drivers
v000002178344ad90_0 .net "MEM_Data_mem_out", 31 0, v000002178344ccd0_0;  alias, 1 drivers
v000002178344c370_0 .net "MEM_memread", 0 0, v00000217834242d0_0;  alias, 1 drivers
v000002178344d1d0_0 .net "MEM_opcode", 11 0, v00000217834238d0_0;  alias, 1 drivers
v000002178344b5b0_0 .net "MEM_rd_ind", 4 0, v0000021783421fd0_0;  alias, 1 drivers
v000002178344c5f0_0 .net "MEM_rd_indzero", 0 0, v0000021783422610_0;  alias, 1 drivers
v000002178344b8d0_0 .net "MEM_regwrite", 0 0, v0000021783422110_0;  alias, 1 drivers
v000002178344bb50_0 .var "WB_ALU_OUT", 31 0;
v000002178344d310_0 .var "WB_Data_mem_out", 31 0;
v000002178344cf50_0 .var "WB_memread", 0 0;
v000002178344af70_0 .var "WB_rd_ind", 4 0;
v000002178344cff0_0 .var "WB_rd_indzero", 0 0;
v000002178344c7d0_0 .var "WB_regwrite", 0 0;
v000002178344d090_0 .net "clk", 0 0, L_0000021783474ce0;  1 drivers
v000002178344b970_0 .var "hlt", 0 0;
v000002178344b470_0 .net "rst", 0 0, v00000217834619c0_0;  alias, 1 drivers
E_00000217833adb00 .event posedge, v00000217834221b0_0, v000002178344d090_0;
S_0000021783430b50 .scope module, "wb_stage" "WB_stage" 3 177, 32 3 0, S_0000021783169f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_0000021783474c00 .functor AND 32, v000002178344d310_0, L_00000217834dd470, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000021783474e30 .functor NOT 1, v000002178344cf50_0, C4<0>, C4<0>, C4<0>;
L_0000021783474c70 .functor AND 32, v000002178344bb50_0, L_00000217834ddfb0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000021783474ea0 .functor OR 32, L_0000021783474c00, L_0000021783474c70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002178344ae30_0 .net "Write_Data_RegFile", 31 0, L_0000021783474ea0;  alias, 1 drivers
v000002178344b3d0_0 .net *"_ivl_0", 31 0, L_00000217834dd470;  1 drivers
v000002178344b650_0 .net *"_ivl_2", 31 0, L_0000021783474c00;  1 drivers
v000002178344c910_0 .net *"_ivl_4", 0 0, L_0000021783474e30;  1 drivers
v000002178344b0b0_0 .net *"_ivl_6", 31 0, L_00000217834ddfb0;  1 drivers
v000002178344c9b0_0 .net *"_ivl_8", 31 0, L_0000021783474c70;  1 drivers
v000002178344cb90_0 .net "alu_out", 31 0, v000002178344bb50_0;  alias, 1 drivers
v000002178344b790_0 .net "mem_out", 31 0, v000002178344d310_0;  alias, 1 drivers
v000002178344bbf0_0 .net "mem_read", 0 0, v000002178344cf50_0;  alias, 1 drivers
LS_00000217834dd470_0_0 .concat [ 1 1 1 1], v000002178344cf50_0, v000002178344cf50_0, v000002178344cf50_0, v000002178344cf50_0;
LS_00000217834dd470_0_4 .concat [ 1 1 1 1], v000002178344cf50_0, v000002178344cf50_0, v000002178344cf50_0, v000002178344cf50_0;
LS_00000217834dd470_0_8 .concat [ 1 1 1 1], v000002178344cf50_0, v000002178344cf50_0, v000002178344cf50_0, v000002178344cf50_0;
LS_00000217834dd470_0_12 .concat [ 1 1 1 1], v000002178344cf50_0, v000002178344cf50_0, v000002178344cf50_0, v000002178344cf50_0;
LS_00000217834dd470_0_16 .concat [ 1 1 1 1], v000002178344cf50_0, v000002178344cf50_0, v000002178344cf50_0, v000002178344cf50_0;
LS_00000217834dd470_0_20 .concat [ 1 1 1 1], v000002178344cf50_0, v000002178344cf50_0, v000002178344cf50_0, v000002178344cf50_0;
LS_00000217834dd470_0_24 .concat [ 1 1 1 1], v000002178344cf50_0, v000002178344cf50_0, v000002178344cf50_0, v000002178344cf50_0;
LS_00000217834dd470_0_28 .concat [ 1 1 1 1], v000002178344cf50_0, v000002178344cf50_0, v000002178344cf50_0, v000002178344cf50_0;
LS_00000217834dd470_1_0 .concat [ 4 4 4 4], LS_00000217834dd470_0_0, LS_00000217834dd470_0_4, LS_00000217834dd470_0_8, LS_00000217834dd470_0_12;
LS_00000217834dd470_1_4 .concat [ 4 4 4 4], LS_00000217834dd470_0_16, LS_00000217834dd470_0_20, LS_00000217834dd470_0_24, LS_00000217834dd470_0_28;
L_00000217834dd470 .concat [ 16 16 0 0], LS_00000217834dd470_1_0, LS_00000217834dd470_1_4;
LS_00000217834ddfb0_0_0 .concat [ 1 1 1 1], L_0000021783474e30, L_0000021783474e30, L_0000021783474e30, L_0000021783474e30;
LS_00000217834ddfb0_0_4 .concat [ 1 1 1 1], L_0000021783474e30, L_0000021783474e30, L_0000021783474e30, L_0000021783474e30;
LS_00000217834ddfb0_0_8 .concat [ 1 1 1 1], L_0000021783474e30, L_0000021783474e30, L_0000021783474e30, L_0000021783474e30;
LS_00000217834ddfb0_0_12 .concat [ 1 1 1 1], L_0000021783474e30, L_0000021783474e30, L_0000021783474e30, L_0000021783474e30;
LS_00000217834ddfb0_0_16 .concat [ 1 1 1 1], L_0000021783474e30, L_0000021783474e30, L_0000021783474e30, L_0000021783474e30;
LS_00000217834ddfb0_0_20 .concat [ 1 1 1 1], L_0000021783474e30, L_0000021783474e30, L_0000021783474e30, L_0000021783474e30;
LS_00000217834ddfb0_0_24 .concat [ 1 1 1 1], L_0000021783474e30, L_0000021783474e30, L_0000021783474e30, L_0000021783474e30;
LS_00000217834ddfb0_0_28 .concat [ 1 1 1 1], L_0000021783474e30, L_0000021783474e30, L_0000021783474e30, L_0000021783474e30;
LS_00000217834ddfb0_1_0 .concat [ 4 4 4 4], LS_00000217834ddfb0_0_0, LS_00000217834ddfb0_0_4, LS_00000217834ddfb0_0_8, LS_00000217834ddfb0_0_12;
LS_00000217834ddfb0_1_4 .concat [ 4 4 4 4], LS_00000217834ddfb0_0_16, LS_00000217834ddfb0_0_20, LS_00000217834ddfb0_0_24, LS_00000217834ddfb0_0_28;
L_00000217834ddfb0 .concat [ 16 16 0 0], LS_00000217834ddfb0_1_0, LS_00000217834ddfb0_1_4;
    .scope S_00000217834306a0;
T_0 ;
    %wait E_00000217833ad540;
    %load/vec4 v0000021783450fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000021783450790_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000021783452130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000021783450330_0;
    %assign/vec4 v0000021783450790_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000021783430ce0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021783450e70_0, 0, 32;
T_1.0 ;
    %load/vec4 v0000021783450e70_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000021783450e70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021783450510, 0, 4;
    %load/vec4 v0000021783450e70_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021783450e70_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 537395214, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021783450510, 0, 4;
    %pushi/vec4 537460736, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021783450510, 0, 4;
    %pushi/vec4 537526272, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021783450510, 0, 4;
    %pushi/vec4 19421226, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021783450510, 0, 4;
    %pushi/vec4 291504149, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021783450510, 0, 4;
    %pushi/vec4 18898976, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021783450510, 0, 4;
    %pushi/vec4 2374828032, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021783450510, 0, 4;
    %pushi/vec4 537788416, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021783450510, 0, 4;
    %pushi/vec4 537853952, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021783450510, 0, 4;
    %pushi/vec4 30064682, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021783450510, 0, 4;
    %pushi/vec4 318767112, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021783450510, 0, 4;
    %pushi/vec4 29411360, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021783450510, 0, 4;
    %pushi/vec4 2402287630, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021783450510, 0, 4;
    %pushi/vec4 296747011, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021783450510, 0, 4;
    %pushi/vec4 567148545, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021783450510, 0, 4;
    %pushi/vec4 201326601, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021783450510, 0, 4;
    %pushi/vec4 537853953, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021783450510, 0, 4;
    %pushi/vec4 201326615, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021783450510, 0, 4;
    %pushi/vec4 299892738, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021783450510, 0, 4;
    %pushi/vec4 201326615, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021783450510, 0, 4;
    %pushi/vec4 21022752, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021783450510, 0, 4;
    %pushi/vec4 2938961934, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021783450510, 0, 4;
    %pushi/vec4 558497793, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021783450510, 0, 4;
    %pushi/vec4 556335105, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021783450510, 0, 4;
    %pushi/vec4 201326595, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021783450510, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021783450510, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021783450510, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021783450510, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021783450510, 0, 4;
    %end;
    .thread T_1;
    .scope S_0000021783431960;
T_2 ;
    %wait E_00000217833ade40;
    %load/vec4 v0000021783452310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000002178343c4a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002178343c400_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000217834519b0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021783450dd0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000217834514b0_0, 0;
    %assign/vec4 v00000217834503d0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000021783451550_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v00000217834506f0_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000002178343c4a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002178343c400_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000217834519b0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021783450dd0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000217834514b0_0, 0;
    %assign/vec4 v00000217834503d0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0000021783451550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v0000021783451a50_0;
    %assign/vec4 v000002178343c400_0, 0;
    %load/vec4 v0000021783452270_0;
    %assign/vec4 v000002178343c4a0_0, 0;
    %load/vec4 v0000021783451a50_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0000021783450dd0_0, 0;
    %load/vec4 v0000021783451a50_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000217834503d0_0, 4, 5;
    %load/vec4 v0000021783451a50_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v0000021783451a50_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000217834503d0_0, 4, 5;
    %load/vec4 v0000021783451a50_0;
    %parti/s 6, 26, 6;
    %load/vec4 v0000021783451a50_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000021783451a50_0;
    %parti/s 6, 26, 6;
    %load/vec4 v0000021783451a50_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v0000021783451a50_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v0000021783451a50_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v00000217834514b0_0, 0;
    %load/vec4 v0000021783451a50_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v0000021783451a50_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v00000217834519b0_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v0000021783451a50_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v00000217834519b0_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v0000021783451a50_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v00000217834519b0_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000021783430380;
T_3 ;
    %wait E_00000217833ad540;
    %load/vec4 v000002178343ab00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002178343b140_0, 0, 32;
T_3.2 ;
    %load/vec4 v000002178343b140_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002178343b140_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002178343a920, 0, 4;
    %load/vec4 v000002178343b140_0;
    %addi 1, 0, 32;
    %store/vec4 v000002178343b140_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000217834397a0_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v000002178343a600_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0000021783439b60_0;
    %load/vec4 v00000217834397a0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002178343a920, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002178343a920, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000021783430380;
T_4 ;
    %wait E_00000217833ad840;
    %load/vec4 v00000217834397a0_0;
    %load/vec4 v000002178343b0a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v00000217834397a0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v000002178343a600_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0000021783439b60_0;
    %assign/vec4 v0000021783439700_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002178343b0a0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000002178343a920, 4;
    %assign/vec4 v0000021783439700_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000021783430380;
T_5 ;
    %wait E_00000217833ad840;
    %load/vec4 v00000217834397a0_0;
    %load/vec4 v000002178343a740_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v00000217834397a0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v000002178343a600_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0000021783439b60_0;
    %assign/vec4 v000002178343a380_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000002178343a740_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000002178343a920, 4;
    %assign/vec4 v000002178343a380_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000021783430380;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_0000021783430510;
    %jmp t_0;
    .scope S_0000021783430510;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021783439660_0, 0, 32;
T_6.0 ;
    %load/vec4 v0000021783439660_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v0000021783439660_0;
    %ix/getv/s 4, v0000021783439660_0;
    %load/vec4a v000002178343a920, 4;
    %ix/getv/s 4, v0000021783439660_0;
    %load/vec4a v000002178343a920, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000021783439660_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021783439660_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_0000021783430380;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_00000217834317d0;
T_7 ;
    %wait E_00000217833acf80;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021783439340_0, 0, 32;
    %load/vec4 v000002178343a6a0_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002178343a6a0_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000021783439ac0_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000021783439340_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000002178343a6a0_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002178343a6a0_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002178343a6a0_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000021783439ac0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000021783439340_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v0000021783439ac0_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v0000021783439ac0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000021783439340_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000021783431320;
T_8 ;
    %wait E_00000217833ad540;
    %load/vec4 v0000021783438620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000021783437900_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000002178343df80_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002178343df80_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0000021783437900_0;
    %load/vec4 v000002178343e200_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000021783437900_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000021783437900_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000021783437900_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000021783437900_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000021783437900_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000021783437900_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000021783431320;
T_9 ;
    %wait E_00000217833ad540;
    %load/vec4 v0000021783438620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000217834389e0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000021783437a40_0;
    %assign/vec4 v00000217834389e0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_00000217834314b0;
T_10 ;
    %wait E_00000217833ace40;
    %load/vec4 v0000021783438080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021783437fe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021783437f40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021783436e60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000217834383a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021783438760_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000021783437c20_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v0000021783437ea0_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v00000217834388a0_0;
    %load/vec4 v0000021783436c80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v0000021783437cc0_0;
    %load/vec4 v0000021783436c80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v0000021783436aa0_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v0000021783438e40_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v00000217834388a0_0;
    %load/vec4 v0000021783438a80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v0000021783437cc0_0;
    %load/vec4 v0000021783438a80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021783437fe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021783437f40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021783436e60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000217834383a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021783438760_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0000021783436b40_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021783437fe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021783437f40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021783436e60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000217834383a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021783438760_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021783437fe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021783437f40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021783436e60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000217834383a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021783438760_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000002178342fed0;
T_11 ;
    %wait E_00000217833ace00;
    %load/vec4 v0000021783432030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v0000021783432c10_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000217834336b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000217834320d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021783432df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021783432ad0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021783433bb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021783431c70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021783432850_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021783431d10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021783434010_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021783432170_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021783433ed0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021783432fd0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000217834322b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021783432d50_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000217834328f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021783433750_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021783432f30_0, 0;
    %assign/vec4 v00000217834334d0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000021783432350_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0000021783432490_0;
    %assign/vec4 v00000217834334d0_0, 0;
    %load/vec4 v0000021783433430_0;
    %assign/vec4 v0000021783432f30_0, 0;
    %load/vec4 v0000021783433570_0;
    %assign/vec4 v0000021783433750_0, 0;
    %load/vec4 v00000217834332f0_0;
    %assign/vec4 v00000217834328f0_0, 0;
    %load/vec4 v0000021783432990_0;
    %assign/vec4 v0000021783432d50_0, 0;
    %load/vec4 v0000021783431f90_0;
    %assign/vec4 v00000217834322b0_0, 0;
    %load/vec4 v00000217834339d0_0;
    %assign/vec4 v0000021783432fd0_0, 0;
    %load/vec4 v0000021783431ef0_0;
    %assign/vec4 v0000021783433ed0_0, 0;
    %load/vec4 v0000021783433b10_0;
    %assign/vec4 v0000021783432170_0, 0;
    %load/vec4 v0000021783433250_0;
    %assign/vec4 v0000021783434010_0, 0;
    %load/vec4 v0000021783431db0_0;
    %assign/vec4 v0000021783431d10_0, 0;
    %load/vec4 v00000217834340b0_0;
    %assign/vec4 v0000021783432850_0, 0;
    %load/vec4 v0000021783433f70_0;
    %assign/vec4 v0000021783431c70_0, 0;
    %load/vec4 v00000217834323f0_0;
    %assign/vec4 v0000021783433bb0_0, 0;
    %load/vec4 v0000021783431e50_0;
    %assign/vec4 v0000021783432ad0_0, 0;
    %load/vec4 v00000217834331b0_0;
    %assign/vec4 v0000021783432df0_0, 0;
    %load/vec4 v00000217834325d0_0;
    %assign/vec4 v00000217834320d0_0, 0;
    %load/vec4 v0000021783433070_0;
    %assign/vec4 v00000217834336b0_0, 0;
    %load/vec4 v0000021783433390_0;
    %assign/vec4 v0000021783432c10_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v0000021783432c10_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000217834336b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000217834320d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021783432df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021783432ad0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021783433bb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021783431c70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021783432850_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021783431d10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021783434010_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021783432170_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021783433ed0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021783432fd0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000217834322b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021783432d50_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000217834328f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021783433750_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021783432f30_0, 0;
    %assign/vec4 v00000217834334d0_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000021783430060;
T_12 ;
    %wait E_00000217833ad800;
    %load/vec4 v000002178343e020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v0000021783434bf0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021783435190_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021783434790_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021783434650_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000217834346f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000217834350f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021783435410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021783434830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021783434ab0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021783435230_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021783434970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021783434dd0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021783435050_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000217834352d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000217834345b0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021783434b50_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021783434fb0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021783434f10_0, 0;
    %split/vec4 12;
    %assign/vec4 v0000021783434d30_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000217834354b0_0, 0;
    %assign/vec4 v0000021783434470_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000002178343e0c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0000021783432530_0;
    %assign/vec4 v0000021783434470_0, 0;
    %load/vec4 v00000217834337f0_0;
    %assign/vec4 v00000217834354b0_0, 0;
    %load/vec4 v0000021783435370_0;
    %assign/vec4 v0000021783434d30_0, 0;
    %load/vec4 v0000021783435550_0;
    %assign/vec4 v0000021783434f10_0, 0;
    %load/vec4 v00000217834359b0_0;
    %assign/vec4 v0000021783434fb0_0, 0;
    %load/vec4 v0000021783435730_0;
    %assign/vec4 v0000021783434b50_0, 0;
    %load/vec4 v0000021783432a30_0;
    %assign/vec4 v00000217834345b0_0, 0;
    %load/vec4 v0000021783435910_0;
    %assign/vec4 v00000217834352d0_0, 0;
    %load/vec4 v0000021783435a50_0;
    %assign/vec4 v0000021783435050_0, 0;
    %load/vec4 v0000021783434e70_0;
    %assign/vec4 v0000021783434dd0_0, 0;
    %load/vec4 v0000021783435690_0;
    %assign/vec4 v0000021783434970_0, 0;
    %load/vec4 v00000217834348d0_0;
    %assign/vec4 v0000021783435230_0, 0;
    %load/vec4 v00000217834343d0_0;
    %assign/vec4 v0000021783434ab0_0, 0;
    %load/vec4 v00000217834355f0_0;
    %assign/vec4 v0000021783434830_0, 0;
    %load/vec4 v0000021783435870_0;
    %assign/vec4 v0000021783435410_0, 0;
    %load/vec4 v0000021783434c90_0;
    %assign/vec4 v00000217834350f0_0, 0;
    %load/vec4 v0000021783434a10_0;
    %assign/vec4 v00000217834346f0_0, 0;
    %load/vec4 v0000021783434510_0;
    %assign/vec4 v0000021783434650_0, 0;
    %load/vec4 v0000021783433e30_0;
    %assign/vec4 v0000021783434790_0, 0;
    %load/vec4 v0000021783433c50_0;
    %assign/vec4 v0000021783435190_0, 0;
    %load/vec4 v00000217834357d0_0;
    %assign/vec4 v0000021783434bf0_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v0000021783434bf0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021783435190_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021783434790_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021783434650_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000217834346f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000217834350f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021783435410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021783434830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021783434ab0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021783435230_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021783434970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021783434dd0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021783435050_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000217834352d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000217834345b0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021783434b50_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021783434fb0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021783434f10_0, 0;
    %split/vec4 12;
    %assign/vec4 v0000021783434d30_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000217834354b0_0, 0;
    %assign/vec4 v0000021783434470_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000002178319d8a0;
T_13 ;
    %wait E_00000217833ad700;
    %load/vec4 v0000021783426f80_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021783427700_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021783427700_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021783427700_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021783427700_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021783427700_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021783427700_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021783427700_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021783427700_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000021783427700_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000021783427700_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000021783427700_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000021783427700_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000021783427700_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000021783427700_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000021783427700_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000021783427700_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000021783427700_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000021783427700_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000021783427700_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000021783427700_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000021783427700_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000021783427700_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_00000217831a02d0;
T_14 ;
    %wait E_00000217833ad140;
    %load/vec4 v0000021783427840_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v0000021783426a80_0;
    %pad/u 33;
    %load/vec4 v0000021783426b20_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v0000021783427d40_0, 0;
    %assign/vec4 v0000021783427660_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v0000021783426a80_0;
    %pad/u 33;
    %load/vec4 v0000021783426b20_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v0000021783427d40_0, 0;
    %assign/vec4 v0000021783427660_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v0000021783426a80_0;
    %pad/u 33;
    %load/vec4 v0000021783426b20_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v0000021783427d40_0, 0;
    %assign/vec4 v0000021783427660_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v0000021783426a80_0;
    %pad/u 33;
    %load/vec4 v0000021783426b20_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v0000021783427d40_0, 0;
    %assign/vec4 v0000021783427660_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v0000021783426a80_0;
    %pad/u 33;
    %load/vec4 v0000021783426b20_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v0000021783427d40_0, 0;
    %assign/vec4 v0000021783427660_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v0000021783426a80_0;
    %pad/u 33;
    %load/vec4 v0000021783426b20_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v0000021783427d40_0, 0;
    %assign/vec4 v0000021783427660_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v0000021783426b20_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v0000021783427660_0;
    %load/vec4 v0000021783426b20_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000021783426a80_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0000021783426b20_0;
    %sub;
    %part/u 1;
    %load/vec4 v0000021783426b20_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v0000021783427660_0, 0;
    %load/vec4 v0000021783426a80_0;
    %ix/getv 4, v0000021783426b20_0;
    %shiftl 4;
    %assign/vec4 v0000021783427d40_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v0000021783426b20_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v0000021783427660_0;
    %load/vec4 v0000021783426b20_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000021783426a80_0;
    %load/vec4 v0000021783426b20_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v0000021783426b20_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v0000021783427660_0, 0;
    %load/vec4 v0000021783426a80_0;
    %ix/getv 4, v0000021783426b20_0;
    %shiftr 4;
    %assign/vec4 v0000021783427d40_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021783427660_0, 0;
    %load/vec4 v0000021783426a80_0;
    %load/vec4 v0000021783426b20_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v0000021783427d40_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021783427660_0, 0;
    %load/vec4 v0000021783426b20_0;
    %load/vec4 v0000021783426a80_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v0000021783427d40_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000021783276b50;
T_15 ;
    %wait E_00000217833ad480;
    %load/vec4 v00000217834221b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v0000021783422610_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021783422110_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021783424230_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000217834242d0_0, 0;
    %split/vec4 12;
    %assign/vec4 v00000217834238d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021783421fd0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021783424410_0, 0;
    %assign/vec4 v0000021783423fb0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000021783347a40_0;
    %assign/vec4 v0000021783423fb0_0, 0;
    %load/vec4 v00000217834224d0_0;
    %assign/vec4 v0000021783424410_0, 0;
    %load/vec4 v0000021783422890_0;
    %assign/vec4 v0000021783421fd0_0, 0;
    %load/vec4 v0000021783330d00_0;
    %assign/vec4 v00000217834238d0_0, 0;
    %load/vec4 v0000021783347cc0_0;
    %assign/vec4 v00000217834242d0_0, 0;
    %load/vec4 v0000021783330a80_0;
    %assign/vec4 v0000021783424230_0, 0;
    %load/vec4 v0000021783422070_0;
    %assign/vec4 v0000021783422110_0, 0;
    %load/vec4 v0000021783422c50_0;
    %assign/vec4 v0000021783422610_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000002178342fd40;
T_16 ;
    %wait E_00000217833ad840;
    %load/vec4 v000002178344b330_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v000002178344c050_0;
    %load/vec4 v000002178344c870_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002178344be70, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000002178342fd40;
T_17 ;
    %wait E_00000217833ad840;
    %load/vec4 v000002178344c870_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000002178344be70, 4;
    %assign/vec4 v000002178344ccd0_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_000002178342fd40;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002178344c0f0_0, 0, 32;
T_18.0 ;
    %load/vec4 v000002178344c0f0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002178344c0f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002178344be70, 0, 4;
    %load/vec4 v000002178344c0f0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002178344c0f0_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002178344be70, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002178344be70, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002178344be70, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002178344be70, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002178344be70, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002178344be70, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002178344be70, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002178344be70, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002178344be70, 0, 4;
    %pushi/vec4 6, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002178344be70, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002178344be70, 0, 4;
    %pushi/vec4 6, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002178344be70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002178344be70, 0, 4;
    %pushi/vec4 10, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002178344be70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002178344be70, 0, 4;
    %end;
    .thread T_18;
    .scope S_000002178342fd40;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002178344c0f0_0, 0, 32;
T_19.0 ;
    %load/vec4 v000002178344c0f0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v000002178344c0f0_0;
    %load/vec4a v000002178344be70, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v000002178344c0f0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000002178344c0f0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002178344c0f0_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_0000021783430830;
T_20 ;
    %wait E_00000217833adb00;
    %load/vec4 v000002178344b470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v000002178344cff0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002178344b970_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002178344c7d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002178344cf50_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002178344af70_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002178344d310_0, 0;
    %assign/vec4 v000002178344bb50_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000002178344c730_0;
    %assign/vec4 v000002178344bb50_0, 0;
    %load/vec4 v000002178344ad90_0;
    %assign/vec4 v000002178344d310_0, 0;
    %load/vec4 v000002178344c370_0;
    %assign/vec4 v000002178344cf50_0, 0;
    %load/vec4 v000002178344b5b0_0;
    %assign/vec4 v000002178344af70_0, 0;
    %load/vec4 v000002178344b8d0_0;
    %assign/vec4 v000002178344c7d0_0, 0;
    %load/vec4 v000002178344c5f0_0;
    %assign/vec4 v000002178344cff0_0, 0;
    %load/vec4 v000002178344d1d0_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v000002178344b970_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0000021783169f50;
T_21 ;
    %wait E_00000217833ad080;
    %load/vec4 v0000021783463360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000021783462aa0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0000021783462aa0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000021783462aa0_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_00000217833ccc30;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021783463040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000217834619c0_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_00000217833ccc30;
T_23 ;
    %delay 1, 0;
    %load/vec4 v0000021783463040_0;
    %inv;
    %assign/vec4 v0000021783463040_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_00000217833ccc30;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./RemoveDuplicates/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000217834619c0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000217834619c0_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v0000021783462fa0_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
