<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1193" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1193{left:69px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.02px;}
#t2_1193{left:645px;bottom:1141px;letter-spacing:-0.13px;}
#t3_1193{left:777px;bottom:68px;letter-spacing:0.1px;}
#t4_1193{left:823px;bottom:68px;letter-spacing:0.12px;}
#t5_1193{left:70px;bottom:1083px;letter-spacing:0.16px;word-spacing:0.01px;}
#t6_1193{left:360px;bottom:722px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t7_1193{left:70px;bottom:585px;letter-spacing:0.13px;}
#t8_1193{left:70px;bottom:561px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t9_1193{left:70px;bottom:544px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ta_1193{left:70px;bottom:527px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tb_1193{left:70px;bottom:503px;letter-spacing:-0.14px;word-spacing:-1px;}
#tc_1193{left:70px;bottom:486px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#td_1193{left:70px;bottom:463px;letter-spacing:-0.16px;word-spacing:-0.49px;}
#te_1193{left:70px;bottom:446px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tf_1193{left:70px;bottom:423px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tg_1193{left:70px;bottom:406px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#th_1193{left:70px;bottom:383px;letter-spacing:-0.19px;word-spacing:-0.43px;}
#ti_1193{left:70px;bottom:367px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tj_1193{left:70px;bottom:344px;letter-spacing:-0.19px;word-spacing:-0.42px;}
#tk_1193{left:70px;bottom:327px;letter-spacing:-0.15px;word-spacing:-0.9px;}
#tl_1193{left:70px;bottom:310px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#tm_1193{left:70px;bottom:287px;letter-spacing:-0.15px;word-spacing:-0.59px;}
#tn_1193{left:70px;bottom:270px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#to_1193{left:70px;bottom:246px;letter-spacing:-0.18px;word-spacing:-0.4px;}
#tp_1193{left:75px;bottom:1065px;letter-spacing:-0.14px;}
#tq_1193{left:75px;bottom:1050px;letter-spacing:-0.12px;}
#tr_1193{left:372px;bottom:1065px;letter-spacing:-0.11px;}
#ts_1193{left:372px;bottom:1050px;letter-spacing:-0.09px;}
#tt_1193{left:415px;bottom:1065px;letter-spacing:-0.1px;word-spacing:-0.05px;}
#tu_1193{left:415px;bottom:1050px;letter-spacing:-0.12px;}
#tv_1193{left:415px;bottom:1034px;letter-spacing:-0.15px;}
#tw_1193{left:488px;bottom:1065px;letter-spacing:-0.12px;}
#tx_1193{left:488px;bottom:1050px;letter-spacing:-0.12px;}
#ty_1193{left:488px;bottom:1034px;letter-spacing:-0.17px;}
#tz_1193{left:570px;bottom:1065px;letter-spacing:-0.13px;}
#t10_1193{left:75px;bottom:1011px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t11_1193{left:75px;bottom:990px;letter-spacing:-0.14px;}
#t12_1193{left:372px;bottom:1011px;}
#t13_1193{left:415px;bottom:1011px;letter-spacing:-0.13px;}
#t14_1193{left:488px;bottom:1011px;letter-spacing:-0.15px;}
#t15_1193{left:570px;bottom:1011px;letter-spacing:-0.11px;}
#t16_1193{left:75px;bottom:967px;letter-spacing:-0.12px;}
#t17_1193{left:75px;bottom:946px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t18_1193{left:372px;bottom:967px;}
#t19_1193{left:415px;bottom:967px;letter-spacing:-0.11px;}
#t1a_1193{left:488px;bottom:967px;letter-spacing:-0.18px;}
#t1b_1193{left:570px;bottom:967px;letter-spacing:-0.12px;word-spacing:-0.28px;}
#t1c_1193{left:570px;bottom:950px;letter-spacing:-0.13px;}
#t1d_1193{left:75px;bottom:923px;letter-spacing:-0.12px;}
#t1e_1193{left:75px;bottom:901px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1f_1193{left:372px;bottom:923px;}
#t1g_1193{left:415px;bottom:923px;letter-spacing:-0.14px;}
#t1h_1193{left:488px;bottom:923px;letter-spacing:-0.16px;}
#t1i_1193{left:570px;bottom:923px;letter-spacing:-0.12px;word-spacing:-0.27px;}
#t1j_1193{left:570px;bottom:906px;letter-spacing:-0.13px;}
#t1k_1193{left:75px;bottom:878px;letter-spacing:-0.12px;}
#t1l_1193{left:75px;bottom:862px;letter-spacing:-0.15px;}
#t1m_1193{left:372px;bottom:878px;}
#t1n_1193{left:415px;bottom:878px;letter-spacing:-0.11px;}
#t1o_1193{left:488px;bottom:878px;letter-spacing:-0.17px;}
#t1p_1193{left:488px;bottom:862px;letter-spacing:-0.17px;}
#t1q_1193{left:570px;bottom:878px;letter-spacing:-0.12px;}
#t1r_1193{left:570px;bottom:862px;letter-spacing:-0.11px;}
#t1s_1193{left:75px;bottom:839px;letter-spacing:-0.12px;}
#t1t_1193{left:75px;bottom:822px;letter-spacing:-0.14px;}
#t1u_1193{left:372px;bottom:839px;}
#t1v_1193{left:415px;bottom:839px;letter-spacing:-0.11px;}
#t1w_1193{left:488px;bottom:839px;letter-spacing:-0.17px;}
#t1x_1193{left:488px;bottom:822px;letter-spacing:-0.17px;}
#t1y_1193{left:570px;bottom:839px;letter-spacing:-0.12px;}
#t1z_1193{left:570px;bottom:822px;letter-spacing:-0.11px;}
#t20_1193{left:75px;bottom:799px;letter-spacing:-0.12px;}
#t21_1193{left:75px;bottom:782px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t22_1193{left:372px;bottom:799px;}
#t23_1193{left:415px;bottom:799px;letter-spacing:-0.11px;}
#t24_1193{left:488px;bottom:799px;letter-spacing:-0.18px;}
#t25_1193{left:570px;bottom:799px;letter-spacing:-0.12px;}
#t26_1193{left:570px;bottom:782px;letter-spacing:-0.11px;}
#t27_1193{left:84px;bottom:701px;letter-spacing:-0.14px;}
#t28_1193{left:161px;bottom:701px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t29_1193{left:296px;bottom:701px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t2a_1193{left:442px;bottom:701px;letter-spacing:-0.15px;word-spacing:-0.02px;}
#t2b_1193{left:591px;bottom:701px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t2c_1193{left:743px;bottom:701px;letter-spacing:-0.13px;word-spacing:-0.05px;}
#t2d_1193{left:98px;bottom:677px;}
#t2e_1193{left:184px;bottom:677px;letter-spacing:-0.11px;}
#t2f_1193{left:278px;bottom:677px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2g_1193{left:458px;bottom:677px;letter-spacing:-0.14px;}
#t2h_1193{left:612px;bottom:677px;letter-spacing:-0.13px;}
#t2i_1193{left:764px;bottom:677px;letter-spacing:-0.15px;}
#t2j_1193{left:99px;bottom:652px;}
#t2k_1193{left:184px;bottom:652px;letter-spacing:-0.12px;}
#t2l_1193{left:289px;bottom:652px;letter-spacing:-0.12px;}
#t2m_1193{left:433px;bottom:652px;letter-spacing:-0.12px;}
#t2n_1193{left:607px;bottom:652px;letter-spacing:-0.15px;}
#t2o_1193{left:764px;bottom:652px;letter-spacing:-0.17px;}
#t2p_1193{left:99px;bottom:628px;}
#t2q_1193{left:169px;bottom:628px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t2r_1193{left:285px;bottom:628px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2s_1193{left:433px;bottom:628px;letter-spacing:-0.12px;}
#t2t_1193{left:607px;bottom:628px;letter-spacing:-0.14px;}
#t2u_1193{left:764px;bottom:628px;letter-spacing:-0.16px;}

.s1_1193{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_1193{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_1193{font-size:18px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s4_1193{font-size:15px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s5_1193{font-size:14px;font-family:Verdana_5k9;color:#000;}
.s6_1193{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
.s7_1193{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1193" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1193Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1193" style="-webkit-user-select: none;"><object width="935" height="1210" data="1193/1193.svg" type="image/svg+xml" id="pdf1193" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1193" class="t s1_1193">PSRLDQ—Shift Double Quadword Right Logical </span>
<span id="t2_1193" class="t s2_1193">INSTRUCTION SET REFERENCE, M-U </span>
<span id="t3_1193" class="t s1_1193">Vol. 2B </span><span id="t4_1193" class="t s1_1193">4-459 </span>
<span id="t5_1193" class="t s3_1193">PSRLDQ—Shift Double Quadword Right Logical </span>
<span id="t6_1193" class="t s4_1193">Instruction Operand Encoding </span>
<span id="t7_1193" class="t s4_1193">Description </span>
<span id="t8_1193" class="t s5_1193">Shifts the destination operand (first operand) to the right by the number of bytes specified in the count operand </span>
<span id="t9_1193" class="t s5_1193">(second operand). The empty high-order bytes are cleared (set to all 0s). If the value specified by the count </span>
<span id="ta_1193" class="t s5_1193">operand is greater than 15, the destination operand is set to all 0s. The count operand is an 8-bit immediate. </span>
<span id="tb_1193" class="t s5_1193">In 64-bit mode and not encoded with VEX/EVEX, using a REX prefix in the form of REX.R permits this instruction to </span>
<span id="tc_1193" class="t s5_1193">access additional registers (XMM8-XMM15). </span>
<span id="td_1193" class="t s5_1193">128-bit Legacy SSE version: The source and destination operands are the same. Bits (MAXVL-1:128) of the corre- </span>
<span id="te_1193" class="t s5_1193">sponding YMM destination register remain unchanged. </span>
<span id="tf_1193" class="t s5_1193">VEX.128 encoded version: The source and destination operands are XMM registers. Bits (MAXVL-1:128) of the </span>
<span id="tg_1193" class="t s5_1193">destination YMM register are zeroed. </span>
<span id="th_1193" class="t s5_1193">VEX.256 encoded version: The source operand is a YMM register. The destination operand is a YMM register. The </span>
<span id="ti_1193" class="t s5_1193">count operand applies to both the low and high 128-bit lanes. </span>
<span id="tj_1193" class="t s5_1193">VEX.256 encoded version: The source operand is YMM register. The destination operand is an YMM register. Bits </span>
<span id="tk_1193" class="t s5_1193">(MAXVL-1:256) of the corresponding ZMM register are zeroed. The count operand applies to both the low and high </span>
<span id="tl_1193" class="t s5_1193">128-bit lanes. </span>
<span id="tm_1193" class="t s5_1193">EVEX encoded versions: The source operand is a ZMM/YMM/XMM register or a 512/256/128-bit memory location. </span>
<span id="tn_1193" class="t s5_1193">The destination operand is a ZMM/YMM/XMM register. The count operand applies to each 128-bit lanes. </span>
<span id="to_1193" class="t s5_1193">Note: VEX.vvvv/EVEX.vvvv encodes the destination register. </span>
<span id="tp_1193" class="t s6_1193">Opcode/ </span>
<span id="tq_1193" class="t s6_1193">Instruction </span>
<span id="tr_1193" class="t s6_1193">Op/ </span>
<span id="ts_1193" class="t s6_1193">En </span>
<span id="tt_1193" class="t s6_1193">64/32 bit </span>
<span id="tu_1193" class="t s6_1193">Mode </span>
<span id="tv_1193" class="t s6_1193">Support </span>
<span id="tw_1193" class="t s6_1193">CPUID </span>
<span id="tx_1193" class="t s6_1193">Feature </span>
<span id="ty_1193" class="t s6_1193">Flag </span>
<span id="tz_1193" class="t s6_1193">Description </span>
<span id="t10_1193" class="t s7_1193">66 0F 73 /3 ib </span>
<span id="t11_1193" class="t s7_1193">PSRLDQ xmm1, imm8 </span>
<span id="t12_1193" class="t s7_1193">A </span><span id="t13_1193" class="t s7_1193">V/V </span><span id="t14_1193" class="t s7_1193">SSE2 </span><span id="t15_1193" class="t s7_1193">Shift xmm1 right by imm8 while shifting in 0s. </span>
<span id="t16_1193" class="t s7_1193">VEX.128.66.0F.WIG 73 /3 ib </span>
<span id="t17_1193" class="t s7_1193">VPSRLDQ xmm1, xmm2, imm8 </span>
<span id="t18_1193" class="t s7_1193">B </span><span id="t19_1193" class="t s7_1193">V/V </span><span id="t1a_1193" class="t s7_1193">AVX </span><span id="t1b_1193" class="t s7_1193">Shift xmm2 right by imm8 bytes while shifting in </span>
<span id="t1c_1193" class="t s7_1193">0s. </span>
<span id="t1d_1193" class="t s7_1193">VEX.256.66.0F.WIG 73 /3 ib </span>
<span id="t1e_1193" class="t s7_1193">VPSRLDQ ymm1, ymm2, imm8 </span>
<span id="t1f_1193" class="t s7_1193">B </span><span id="t1g_1193" class="t s7_1193">V/V </span><span id="t1h_1193" class="t s7_1193">AVX2 </span><span id="t1i_1193" class="t s7_1193">Shift ymm1 right by imm8 bytes while shifting in </span>
<span id="t1j_1193" class="t s7_1193">0s. </span>
<span id="t1k_1193" class="t s7_1193">EVEX.128.66.0F.WIG 73 /3 ib </span>
<span id="t1l_1193" class="t s7_1193">VPSRLDQ xmm1, xmm2/m128, imm8 </span>
<span id="t1m_1193" class="t s7_1193">C </span><span id="t1n_1193" class="t s7_1193">V/V </span><span id="t1o_1193" class="t s7_1193">AVX512VL </span>
<span id="t1p_1193" class="t s7_1193">AVX512BW </span>
<span id="t1q_1193" class="t s7_1193">Shift xmm2/m128 right by imm8 bytes while </span>
<span id="t1r_1193" class="t s7_1193">shifting in 0s and store result in xmm1. </span>
<span id="t1s_1193" class="t s7_1193">EVEX.256.66.0F.WIG 73 /3 ib </span>
<span id="t1t_1193" class="t s7_1193">VPSRLDQ ymm1, ymm2/m256, imm8 </span>
<span id="t1u_1193" class="t s7_1193">C </span><span id="t1v_1193" class="t s7_1193">V/V </span><span id="t1w_1193" class="t s7_1193">AVX512VL </span>
<span id="t1x_1193" class="t s7_1193">AVX512BW </span>
<span id="t1y_1193" class="t s7_1193">Shift ymm2/m256 right by imm8 bytes while </span>
<span id="t1z_1193" class="t s7_1193">shifting in 0s and store result in ymm1. </span>
<span id="t20_1193" class="t s7_1193">EVEX.512.66.0F.WIG 73 /3 ib </span>
<span id="t21_1193" class="t s7_1193">VPSRLDQ zmm1, zmm2/m512, imm8 </span>
<span id="t22_1193" class="t s7_1193">C </span><span id="t23_1193" class="t s7_1193">V/V </span><span id="t24_1193" class="t s7_1193">AVX512BW </span><span id="t25_1193" class="t s7_1193">Shift zmm2/m512 right by imm8 bytes while </span>
<span id="t26_1193" class="t s7_1193">shifting in 0s and store result in zmm1. </span>
<span id="t27_1193" class="t s6_1193">Op/En </span><span id="t28_1193" class="t s6_1193">Tuple Type </span><span id="t29_1193" class="t s6_1193">Operand 1 </span><span id="t2a_1193" class="t s6_1193">Operand 2 </span><span id="t2b_1193" class="t s6_1193">Operand 3 </span><span id="t2c_1193" class="t s6_1193">Operand 4 </span>
<span id="t2d_1193" class="t s7_1193">A </span><span id="t2e_1193" class="t s7_1193">N/A </span><span id="t2f_1193" class="t s7_1193">ModRM:r/m (r, w) </span><span id="t2g_1193" class="t s7_1193">imm8 </span><span id="t2h_1193" class="t s7_1193">N/A </span><span id="t2i_1193" class="t s7_1193">N/A </span>
<span id="t2j_1193" class="t s7_1193">B </span><span id="t2k_1193" class="t s7_1193">N/A </span><span id="t2l_1193" class="t s7_1193">VEX.vvvv (w) </span><span id="t2m_1193" class="t s7_1193">ModRM:r/m (r) </span><span id="t2n_1193" class="t s7_1193">imm8 </span><span id="t2o_1193" class="t s7_1193">N/A </span>
<span id="t2p_1193" class="t s7_1193">C </span><span id="t2q_1193" class="t s7_1193">Full Mem </span><span id="t2r_1193" class="t s7_1193">EVEX.vvvv (w) </span><span id="t2s_1193" class="t s7_1193">ModRM:r/m (r) </span><span id="t2t_1193" class="t s7_1193">imm8 </span><span id="t2u_1193" class="t s7_1193">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
