// Automatically generated by build.rs
use crate::consts;
#[derive(Copy, Clone)]
#[cfg_attr(feature = "serde", derive(serde::Serialize, serde::Deserialize))]
pub enum DrmFourcc {
    Abgr1555,
    Abgr16161616,
    Abgr16161616f,
    Abgr2101010,
    Abgr4444,
    Abgr8888,
    Argb1555,
    Argb16161616,
    Argb16161616f,
    Argb2101010,
    Argb4444,
    Argb8888,
    Avuy8888,
    Axbxgxrx106106106106,
    Ayuv,
    Bgr233,
    Bgr565,
    Bgr565_a8,
    Bgr888,
    Bgr888_a8,
    Bgra1010102,
    Bgra4444,
    Bgra5551,
    Bgra8888,
    Bgrx1010102,
    Bgrx4444,
    Bgrx5551,
    Bgrx8888,
    Bgrx8888_a8,
    Big_endian,
    C1,
    C2,
    C4,
    C8,
    D1,
    D2,
    D4,
    D8,
    Gr1616,
    Gr88,
    Nv12,
    Nv15,
    Nv16,
    Nv20,
    Nv21,
    Nv24,
    Nv30,
    Nv42,
    Nv61,
    P010,
    P012,
    P016,
    P030,
    P210,
    Q401,
    Q410,
    R1,
    R10,
    R12,
    R16,
    R2,
    R4,
    R8,
    Rg1616,
    Rg88,
    Rgb332,
    Rgb565,
    Rgb565_a8,
    Rgb888,
    Rgb888_a8,
    Rgba1010102,
    Rgba4444,
    Rgba5551,
    Rgba8888,
    Rgbx1010102,
    Rgbx4444,
    Rgbx5551,
    Rgbx8888,
    Rgbx8888_a8,
    S010,
    S012,
    S016,
    S210,
    S212,
    S216,
    S410,
    S412,
    S416,
    Uyvy,
    Vuy101010,
    Vuy888,
    Vyuy,
    X0l0,
    X0l2,
    Xbgr1555,
    Xbgr16161616,
    Xbgr16161616f,
    Xbgr2101010,
    Xbgr4444,
    Xbgr8888,
    Xbgr8888_a8,
    Xrgb1555,
    Xrgb16161616,
    Xrgb16161616f,
    Xrgb2101010,
    Xrgb4444,
    Xrgb8888,
    Xrgb8888_a8,
    Xvuy8888,
    Xvyu12_16161616,
    Xvyu16161616,
    Xvyu2101010,
    Xyuv8888,
    Y0l0,
    Y0l2,
    Y210,
    Y212,
    Y216,
    Y410,
    Y412,
    Y416,
    Yuv410,
    Yuv411,
    Yuv420,
    Yuv420_10bit,
    Yuv420_8bit,
    Yuv422,
    Yuv444,
    Yuyv,
    Yvu410,
    Yvu411,
    Yvu420,
    Yvu422,
    Yvu444,
    Yvyu,
    Unrecognized(u32),
}
impl DrmFourcc {
    pub(crate) fn from_u32(n: u32) -> Self {
        match n {
            consts::DRM_FOURCC_ABGR1555 => Self::Abgr1555,
            consts::DRM_FOURCC_ABGR16161616 => Self::Abgr16161616,
            consts::DRM_FOURCC_ABGR16161616F => Self::Abgr16161616f,
            consts::DRM_FOURCC_ABGR2101010 => Self::Abgr2101010,
            consts::DRM_FOURCC_ABGR4444 => Self::Abgr4444,
            consts::DRM_FOURCC_ABGR8888 => Self::Abgr8888,
            consts::DRM_FOURCC_ARGB1555 => Self::Argb1555,
            consts::DRM_FOURCC_ARGB16161616 => Self::Argb16161616,
            consts::DRM_FOURCC_ARGB16161616F => Self::Argb16161616f,
            consts::DRM_FOURCC_ARGB2101010 => Self::Argb2101010,
            consts::DRM_FOURCC_ARGB4444 => Self::Argb4444,
            consts::DRM_FOURCC_ARGB8888 => Self::Argb8888,
            consts::DRM_FOURCC_AVUY8888 => Self::Avuy8888,
            consts::DRM_FOURCC_AXBXGXRX106106106106 => Self::Axbxgxrx106106106106,
            consts::DRM_FOURCC_AYUV => Self::Ayuv,
            consts::DRM_FOURCC_BGR233 => Self::Bgr233,
            consts::DRM_FOURCC_BGR565 => Self::Bgr565,
            consts::DRM_FOURCC_BGR565_A8 => Self::Bgr565_a8,
            consts::DRM_FOURCC_BGR888 => Self::Bgr888,
            consts::DRM_FOURCC_BGR888_A8 => Self::Bgr888_a8,
            consts::DRM_FOURCC_BGRA1010102 => Self::Bgra1010102,
            consts::DRM_FOURCC_BGRA4444 => Self::Bgra4444,
            consts::DRM_FOURCC_BGRA5551 => Self::Bgra5551,
            consts::DRM_FOURCC_BGRA8888 => Self::Bgra8888,
            consts::DRM_FOURCC_BGRX1010102 => Self::Bgrx1010102,
            consts::DRM_FOURCC_BGRX4444 => Self::Bgrx4444,
            consts::DRM_FOURCC_BGRX5551 => Self::Bgrx5551,
            consts::DRM_FOURCC_BGRX8888 => Self::Bgrx8888,
            consts::DRM_FOURCC_BGRX8888_A8 => Self::Bgrx8888_a8,
            consts::DRM_FOURCC_BIG_ENDIAN => Self::Big_endian,
            consts::DRM_FOURCC_C1 => Self::C1,
            consts::DRM_FOURCC_C2 => Self::C2,
            consts::DRM_FOURCC_C4 => Self::C4,
            consts::DRM_FOURCC_C8 => Self::C8,
            consts::DRM_FOURCC_D1 => Self::D1,
            consts::DRM_FOURCC_D2 => Self::D2,
            consts::DRM_FOURCC_D4 => Self::D4,
            consts::DRM_FOURCC_D8 => Self::D8,
            consts::DRM_FOURCC_GR1616 => Self::Gr1616,
            consts::DRM_FOURCC_GR88 => Self::Gr88,
            consts::DRM_FOURCC_NV12 => Self::Nv12,
            consts::DRM_FOURCC_NV15 => Self::Nv15,
            consts::DRM_FOURCC_NV16 => Self::Nv16,
            consts::DRM_FOURCC_NV20 => Self::Nv20,
            consts::DRM_FOURCC_NV21 => Self::Nv21,
            consts::DRM_FOURCC_NV24 => Self::Nv24,
            consts::DRM_FOURCC_NV30 => Self::Nv30,
            consts::DRM_FOURCC_NV42 => Self::Nv42,
            consts::DRM_FOURCC_NV61 => Self::Nv61,
            consts::DRM_FOURCC_P010 => Self::P010,
            consts::DRM_FOURCC_P012 => Self::P012,
            consts::DRM_FOURCC_P016 => Self::P016,
            consts::DRM_FOURCC_P030 => Self::P030,
            consts::DRM_FOURCC_P210 => Self::P210,
            consts::DRM_FOURCC_Q401 => Self::Q401,
            consts::DRM_FOURCC_Q410 => Self::Q410,
            consts::DRM_FOURCC_R1 => Self::R1,
            consts::DRM_FOURCC_R10 => Self::R10,
            consts::DRM_FOURCC_R12 => Self::R12,
            consts::DRM_FOURCC_R16 => Self::R16,
            consts::DRM_FOURCC_R2 => Self::R2,
            consts::DRM_FOURCC_R4 => Self::R4,
            consts::DRM_FOURCC_R8 => Self::R8,
            consts::DRM_FOURCC_RG1616 => Self::Rg1616,
            consts::DRM_FOURCC_RG88 => Self::Rg88,
            consts::DRM_FOURCC_RGB332 => Self::Rgb332,
            consts::DRM_FOURCC_RGB565 => Self::Rgb565,
            consts::DRM_FOURCC_RGB565_A8 => Self::Rgb565_a8,
            consts::DRM_FOURCC_RGB888 => Self::Rgb888,
            consts::DRM_FOURCC_RGB888_A8 => Self::Rgb888_a8,
            consts::DRM_FOURCC_RGBA1010102 => Self::Rgba1010102,
            consts::DRM_FOURCC_RGBA4444 => Self::Rgba4444,
            consts::DRM_FOURCC_RGBA5551 => Self::Rgba5551,
            consts::DRM_FOURCC_RGBA8888 => Self::Rgba8888,
            consts::DRM_FOURCC_RGBX1010102 => Self::Rgbx1010102,
            consts::DRM_FOURCC_RGBX4444 => Self::Rgbx4444,
            consts::DRM_FOURCC_RGBX5551 => Self::Rgbx5551,
            consts::DRM_FOURCC_RGBX8888 => Self::Rgbx8888,
            consts::DRM_FOURCC_RGBX8888_A8 => Self::Rgbx8888_a8,
            consts::DRM_FOURCC_S010 => Self::S010,
            consts::DRM_FOURCC_S012 => Self::S012,
            consts::DRM_FOURCC_S016 => Self::S016,
            consts::DRM_FOURCC_S210 => Self::S210,
            consts::DRM_FOURCC_S212 => Self::S212,
            consts::DRM_FOURCC_S216 => Self::S216,
            consts::DRM_FOURCC_S410 => Self::S410,
            consts::DRM_FOURCC_S412 => Self::S412,
            consts::DRM_FOURCC_S416 => Self::S416,
            consts::DRM_FOURCC_UYVY => Self::Uyvy,
            consts::DRM_FOURCC_VUY101010 => Self::Vuy101010,
            consts::DRM_FOURCC_VUY888 => Self::Vuy888,
            consts::DRM_FOURCC_VYUY => Self::Vyuy,
            consts::DRM_FOURCC_X0L0 => Self::X0l0,
            consts::DRM_FOURCC_X0L2 => Self::X0l2,
            consts::DRM_FOURCC_XBGR1555 => Self::Xbgr1555,
            consts::DRM_FOURCC_XBGR16161616 => Self::Xbgr16161616,
            consts::DRM_FOURCC_XBGR16161616F => Self::Xbgr16161616f,
            consts::DRM_FOURCC_XBGR2101010 => Self::Xbgr2101010,
            consts::DRM_FOURCC_XBGR4444 => Self::Xbgr4444,
            consts::DRM_FOURCC_XBGR8888 => Self::Xbgr8888,
            consts::DRM_FOURCC_XBGR8888_A8 => Self::Xbgr8888_a8,
            consts::DRM_FOURCC_XRGB1555 => Self::Xrgb1555,
            consts::DRM_FOURCC_XRGB16161616 => Self::Xrgb16161616,
            consts::DRM_FOURCC_XRGB16161616F => Self::Xrgb16161616f,
            consts::DRM_FOURCC_XRGB2101010 => Self::Xrgb2101010,
            consts::DRM_FOURCC_XRGB4444 => Self::Xrgb4444,
            consts::DRM_FOURCC_XRGB8888 => Self::Xrgb8888,
            consts::DRM_FOURCC_XRGB8888_A8 => Self::Xrgb8888_a8,
            consts::DRM_FOURCC_XVUY8888 => Self::Xvuy8888,
            consts::DRM_FOURCC_XVYU12_16161616 => Self::Xvyu12_16161616,
            consts::DRM_FOURCC_XVYU16161616 => Self::Xvyu16161616,
            consts::DRM_FOURCC_XVYU2101010 => Self::Xvyu2101010,
            consts::DRM_FOURCC_XYUV8888 => Self::Xyuv8888,
            consts::DRM_FOURCC_Y0L0 => Self::Y0l0,
            consts::DRM_FOURCC_Y0L2 => Self::Y0l2,
            consts::DRM_FOURCC_Y210 => Self::Y210,
            consts::DRM_FOURCC_Y212 => Self::Y212,
            consts::DRM_FOURCC_Y216 => Self::Y216,
            consts::DRM_FOURCC_Y410 => Self::Y410,
            consts::DRM_FOURCC_Y412 => Self::Y412,
            consts::DRM_FOURCC_Y416 => Self::Y416,
            consts::DRM_FOURCC_YUV410 => Self::Yuv410,
            consts::DRM_FOURCC_YUV411 => Self::Yuv411,
            consts::DRM_FOURCC_YUV420 => Self::Yuv420,
            consts::DRM_FOURCC_YUV420_10BIT => Self::Yuv420_10bit,
            consts::DRM_FOURCC_YUV420_8BIT => Self::Yuv420_8bit,
            consts::DRM_FOURCC_YUV422 => Self::Yuv422,
            consts::DRM_FOURCC_YUV444 => Self::Yuv444,
            consts::DRM_FOURCC_YUYV => Self::Yuyv,
            consts::DRM_FOURCC_YVU410 => Self::Yvu410,
            consts::DRM_FOURCC_YVU411 => Self::Yvu411,
            consts::DRM_FOURCC_YVU420 => Self::Yvu420,
            consts::DRM_FOURCC_YVU422 => Self::Yvu422,
            consts::DRM_FOURCC_YVU444 => Self::Yvu444,
            consts::DRM_FOURCC_YVYU => Self::Yvyu,
            x => Self::Unrecognized(x),
        }
    }
    pub(crate) fn into_u32(self) -> u32 {
        match self {
            Self::Abgr1555 => consts::DRM_FOURCC_ABGR1555,
            Self::Abgr16161616 => consts::DRM_FOURCC_ABGR16161616,
            Self::Abgr16161616f => consts::DRM_FOURCC_ABGR16161616F,
            Self::Abgr2101010 => consts::DRM_FOURCC_ABGR2101010,
            Self::Abgr4444 => consts::DRM_FOURCC_ABGR4444,
            Self::Abgr8888 => consts::DRM_FOURCC_ABGR8888,
            Self::Argb1555 => consts::DRM_FOURCC_ARGB1555,
            Self::Argb16161616 => consts::DRM_FOURCC_ARGB16161616,
            Self::Argb16161616f => consts::DRM_FOURCC_ARGB16161616F,
            Self::Argb2101010 => consts::DRM_FOURCC_ARGB2101010,
            Self::Argb4444 => consts::DRM_FOURCC_ARGB4444,
            Self::Argb8888 => consts::DRM_FOURCC_ARGB8888,
            Self::Avuy8888 => consts::DRM_FOURCC_AVUY8888,
            Self::Axbxgxrx106106106106 => consts::DRM_FOURCC_AXBXGXRX106106106106,
            Self::Ayuv => consts::DRM_FOURCC_AYUV,
            Self::Bgr233 => consts::DRM_FOURCC_BGR233,
            Self::Bgr565 => consts::DRM_FOURCC_BGR565,
            Self::Bgr565_a8 => consts::DRM_FOURCC_BGR565_A8,
            Self::Bgr888 => consts::DRM_FOURCC_BGR888,
            Self::Bgr888_a8 => consts::DRM_FOURCC_BGR888_A8,
            Self::Bgra1010102 => consts::DRM_FOURCC_BGRA1010102,
            Self::Bgra4444 => consts::DRM_FOURCC_BGRA4444,
            Self::Bgra5551 => consts::DRM_FOURCC_BGRA5551,
            Self::Bgra8888 => consts::DRM_FOURCC_BGRA8888,
            Self::Bgrx1010102 => consts::DRM_FOURCC_BGRX1010102,
            Self::Bgrx4444 => consts::DRM_FOURCC_BGRX4444,
            Self::Bgrx5551 => consts::DRM_FOURCC_BGRX5551,
            Self::Bgrx8888 => consts::DRM_FOURCC_BGRX8888,
            Self::Bgrx8888_a8 => consts::DRM_FOURCC_BGRX8888_A8,
            Self::Big_endian => consts::DRM_FOURCC_BIG_ENDIAN,
            Self::C1 => consts::DRM_FOURCC_C1,
            Self::C2 => consts::DRM_FOURCC_C2,
            Self::C4 => consts::DRM_FOURCC_C4,
            Self::C8 => consts::DRM_FOURCC_C8,
            Self::D1 => consts::DRM_FOURCC_D1,
            Self::D2 => consts::DRM_FOURCC_D2,
            Self::D4 => consts::DRM_FOURCC_D4,
            Self::D8 => consts::DRM_FOURCC_D8,
            Self::Gr1616 => consts::DRM_FOURCC_GR1616,
            Self::Gr88 => consts::DRM_FOURCC_GR88,
            Self::Nv12 => consts::DRM_FOURCC_NV12,
            Self::Nv15 => consts::DRM_FOURCC_NV15,
            Self::Nv16 => consts::DRM_FOURCC_NV16,
            Self::Nv20 => consts::DRM_FOURCC_NV20,
            Self::Nv21 => consts::DRM_FOURCC_NV21,
            Self::Nv24 => consts::DRM_FOURCC_NV24,
            Self::Nv30 => consts::DRM_FOURCC_NV30,
            Self::Nv42 => consts::DRM_FOURCC_NV42,
            Self::Nv61 => consts::DRM_FOURCC_NV61,
            Self::P010 => consts::DRM_FOURCC_P010,
            Self::P012 => consts::DRM_FOURCC_P012,
            Self::P016 => consts::DRM_FOURCC_P016,
            Self::P030 => consts::DRM_FOURCC_P030,
            Self::P210 => consts::DRM_FOURCC_P210,
            Self::Q401 => consts::DRM_FOURCC_Q401,
            Self::Q410 => consts::DRM_FOURCC_Q410,
            Self::R1 => consts::DRM_FOURCC_R1,
            Self::R10 => consts::DRM_FOURCC_R10,
            Self::R12 => consts::DRM_FOURCC_R12,
            Self::R16 => consts::DRM_FOURCC_R16,
            Self::R2 => consts::DRM_FOURCC_R2,
            Self::R4 => consts::DRM_FOURCC_R4,
            Self::R8 => consts::DRM_FOURCC_R8,
            Self::Rg1616 => consts::DRM_FOURCC_RG1616,
            Self::Rg88 => consts::DRM_FOURCC_RG88,
            Self::Rgb332 => consts::DRM_FOURCC_RGB332,
            Self::Rgb565 => consts::DRM_FOURCC_RGB565,
            Self::Rgb565_a8 => consts::DRM_FOURCC_RGB565_A8,
            Self::Rgb888 => consts::DRM_FOURCC_RGB888,
            Self::Rgb888_a8 => consts::DRM_FOURCC_RGB888_A8,
            Self::Rgba1010102 => consts::DRM_FOURCC_RGBA1010102,
            Self::Rgba4444 => consts::DRM_FOURCC_RGBA4444,
            Self::Rgba5551 => consts::DRM_FOURCC_RGBA5551,
            Self::Rgba8888 => consts::DRM_FOURCC_RGBA8888,
            Self::Rgbx1010102 => consts::DRM_FOURCC_RGBX1010102,
            Self::Rgbx4444 => consts::DRM_FOURCC_RGBX4444,
            Self::Rgbx5551 => consts::DRM_FOURCC_RGBX5551,
            Self::Rgbx8888 => consts::DRM_FOURCC_RGBX8888,
            Self::Rgbx8888_a8 => consts::DRM_FOURCC_RGBX8888_A8,
            Self::S010 => consts::DRM_FOURCC_S010,
            Self::S012 => consts::DRM_FOURCC_S012,
            Self::S016 => consts::DRM_FOURCC_S016,
            Self::S210 => consts::DRM_FOURCC_S210,
            Self::S212 => consts::DRM_FOURCC_S212,
            Self::S216 => consts::DRM_FOURCC_S216,
            Self::S410 => consts::DRM_FOURCC_S410,
            Self::S412 => consts::DRM_FOURCC_S412,
            Self::S416 => consts::DRM_FOURCC_S416,
            Self::Uyvy => consts::DRM_FOURCC_UYVY,
            Self::Vuy101010 => consts::DRM_FOURCC_VUY101010,
            Self::Vuy888 => consts::DRM_FOURCC_VUY888,
            Self::Vyuy => consts::DRM_FOURCC_VYUY,
            Self::X0l0 => consts::DRM_FOURCC_X0L0,
            Self::X0l2 => consts::DRM_FOURCC_X0L2,
            Self::Xbgr1555 => consts::DRM_FOURCC_XBGR1555,
            Self::Xbgr16161616 => consts::DRM_FOURCC_XBGR16161616,
            Self::Xbgr16161616f => consts::DRM_FOURCC_XBGR16161616F,
            Self::Xbgr2101010 => consts::DRM_FOURCC_XBGR2101010,
            Self::Xbgr4444 => consts::DRM_FOURCC_XBGR4444,
            Self::Xbgr8888 => consts::DRM_FOURCC_XBGR8888,
            Self::Xbgr8888_a8 => consts::DRM_FOURCC_XBGR8888_A8,
            Self::Xrgb1555 => consts::DRM_FOURCC_XRGB1555,
            Self::Xrgb16161616 => consts::DRM_FOURCC_XRGB16161616,
            Self::Xrgb16161616f => consts::DRM_FOURCC_XRGB16161616F,
            Self::Xrgb2101010 => consts::DRM_FOURCC_XRGB2101010,
            Self::Xrgb4444 => consts::DRM_FOURCC_XRGB4444,
            Self::Xrgb8888 => consts::DRM_FOURCC_XRGB8888,
            Self::Xrgb8888_a8 => consts::DRM_FOURCC_XRGB8888_A8,
            Self::Xvuy8888 => consts::DRM_FOURCC_XVUY8888,
            Self::Xvyu12_16161616 => consts::DRM_FOURCC_XVYU12_16161616,
            Self::Xvyu16161616 => consts::DRM_FOURCC_XVYU16161616,
            Self::Xvyu2101010 => consts::DRM_FOURCC_XVYU2101010,
            Self::Xyuv8888 => consts::DRM_FOURCC_XYUV8888,
            Self::Y0l0 => consts::DRM_FOURCC_Y0L0,
            Self::Y0l2 => consts::DRM_FOURCC_Y0L2,
            Self::Y210 => consts::DRM_FOURCC_Y210,
            Self::Y212 => consts::DRM_FOURCC_Y212,
            Self::Y216 => consts::DRM_FOURCC_Y216,
            Self::Y410 => consts::DRM_FOURCC_Y410,
            Self::Y412 => consts::DRM_FOURCC_Y412,
            Self::Y416 => consts::DRM_FOURCC_Y416,
            Self::Yuv410 => consts::DRM_FOURCC_YUV410,
            Self::Yuv411 => consts::DRM_FOURCC_YUV411,
            Self::Yuv420 => consts::DRM_FOURCC_YUV420,
            Self::Yuv420_10bit => consts::DRM_FOURCC_YUV420_10BIT,
            Self::Yuv420_8bit => consts::DRM_FOURCC_YUV420_8BIT,
            Self::Yuv422 => consts::DRM_FOURCC_YUV422,
            Self::Yuv444 => consts::DRM_FOURCC_YUV444,
            Self::Yuyv => consts::DRM_FOURCC_YUYV,
            Self::Yvu410 => consts::DRM_FOURCC_YVU410,
            Self::Yvu411 => consts::DRM_FOURCC_YVU411,
            Self::Yvu420 => consts::DRM_FOURCC_YVU420,
            Self::Yvu422 => consts::DRM_FOURCC_YVU422,
            Self::Yvu444 => consts::DRM_FOURCC_YVU444,
            Self::Yvyu => consts::DRM_FOURCC_YVYU,
            Self::Unrecognized(x) => x,
        }
    }
}
#[derive(Debug, Copy, Clone)]
#[cfg_attr(feature = "serde", derive(serde::Serialize, serde::Deserialize))]
pub enum DrmVendor {
    Allwinner,
    Amd,
    Amlogic,
    Apple,
    Arm,
    Broadcom,
    Intel,
    Mtk,
    Nvidia,
    Qcom,
    Samsung,
    Vivante,
    Unrecognized(u8),
}
impl DrmVendor {
    pub(crate) fn from_u8(n: u8) -> Self {
        match n {
            consts::DRM_FOURCC_ALLWINNER => Self::Allwinner,
            consts::DRM_FOURCC_AMD => Self::Amd,
            consts::DRM_FOURCC_AMLOGIC => Self::Amlogic,
            consts::DRM_FOURCC_APPLE => Self::Apple,
            consts::DRM_FOURCC_ARM => Self::Arm,
            consts::DRM_FOURCC_BROADCOM => Self::Broadcom,
            consts::DRM_FOURCC_INTEL => Self::Intel,
            consts::DRM_FOURCC_MTK => Self::Mtk,
            consts::DRM_FOURCC_NVIDIA => Self::Nvidia,
            consts::DRM_FOURCC_QCOM => Self::Qcom,
            consts::DRM_FOURCC_SAMSUNG => Self::Samsung,
            consts::DRM_FOURCC_VIVANTE => Self::Vivante,
            x => Self::Unrecognized(x),
        }
    }
    pub(crate) fn into_u8(self) -> u8 {
        match self {
            Self::Allwinner => consts::DRM_FOURCC_ALLWINNER,
            Self::Amd => consts::DRM_FOURCC_AMD,
            Self::Amlogic => consts::DRM_FOURCC_AMLOGIC,
            Self::Apple => consts::DRM_FOURCC_APPLE,
            Self::Arm => consts::DRM_FOURCC_ARM,
            Self::Broadcom => consts::DRM_FOURCC_BROADCOM,
            Self::Intel => consts::DRM_FOURCC_INTEL,
            Self::Mtk => consts::DRM_FOURCC_MTK,
            Self::Nvidia => consts::DRM_FOURCC_NVIDIA,
            Self::Qcom => consts::DRM_FOURCC_QCOM,
            Self::Samsung => consts::DRM_FOURCC_SAMSUNG,
            Self::Vivante => consts::DRM_FOURCC_VIVANTE,
            Self::Unrecognized(x) => x,
        }
    }
}
#[derive(Debug, Copy, Clone)]
#[cfg_attr(feature = "serde", derive(serde::Serialize, serde::Deserialize))]
pub enum DrmModifier {
    Allwinner_tiled,
    Apple_gpu_tiled,
    Apple_gpu_tiled_compressed,
    Broadcom_sand128,
    Broadcom_sand256,
    Broadcom_sand32,
    Broadcom_sand64,
    Broadcom_uif,
    Broadcom_vc4_t_tiled,
    Invalid,
    Linear,
    Mtk_16l_32s_tile,
    Nvidia_16bx2_block_eight_gob,
    Nvidia_16bx2_block_four_gob,
    Nvidia_16bx2_block_one_gob,
    Nvidia_16bx2_block_sixteen_gob,
    Nvidia_16bx2_block_thirtytwo_gob,
    Nvidia_16bx2_block_two_gob,
    Nvidia_tegra_tiled,
    Qcom_compressed,
    Qcom_tiled2,
    Qcom_tiled3,
    Samsung_16_16_tile,
    Samsung_64_32_tile,
    Vivante_split_super_tiled,
    Vivante_split_tiled,
    Vivante_super_tiled,
    Vivante_tiled,
    I915_4_tiled,
    I915_4_tiled_bmg_ccs,
    I915_4_tiled_dg2_mc_ccs,
    I915_4_tiled_dg2_rc_ccs,
    I915_4_tiled_dg2_rc_ccs_cc,
    I915_4_tiled_lnl_ccs,
    I915_4_tiled_mtl_mc_ccs,
    I915_4_tiled_mtl_rc_ccs,
    I915_4_tiled_mtl_rc_ccs_cc,
    I915_x_tiled,
    I915_y_tiled,
    I915_y_tiled_ccs,
    I915_y_tiled_gen12_mc_ccs,
    I915_y_tiled_gen12_rc_ccs,
    I915_y_tiled_gen12_rc_ccs_cc,
    I915_yf_tiled,
    I915_yf_tiled_ccs,
    Unrecognized(u64),
}
impl DrmModifier {
    pub(crate) fn from_u64(n: u64) -> Self {
        match n {
            consts::DRM_FOURCC_ALLWINNER_TILED => Self::Allwinner_tiled,
            consts::DRM_FOURCC_APPLE_GPU_TILED => Self::Apple_gpu_tiled,
            consts::DRM_FOURCC_APPLE_GPU_TILED_COMPRESSED => Self::Apple_gpu_tiled_compressed,
            consts::DRM_FOURCC_BROADCOM_SAND128 => Self::Broadcom_sand128,
            consts::DRM_FOURCC_BROADCOM_SAND256 => Self::Broadcom_sand256,
            consts::DRM_FOURCC_BROADCOM_SAND32 => Self::Broadcom_sand32,
            consts::DRM_FOURCC_BROADCOM_SAND64 => Self::Broadcom_sand64,
            consts::DRM_FOURCC_BROADCOM_UIF => Self::Broadcom_uif,
            consts::DRM_FOURCC_BROADCOM_VC4_T_TILED => Self::Broadcom_vc4_t_tiled,
            consts::DRM_FOURCC_INVALID => Self::Invalid,
            consts::DRM_FOURCC_LINEAR => Self::Linear,
            consts::DRM_FOURCC_MTK_16L_32S_TILE => Self::Mtk_16l_32s_tile,
            consts::DRM_FOURCC_NVIDIA_16BX2_BLOCK_EIGHT_GOB => Self::Nvidia_16bx2_block_eight_gob,
            consts::DRM_FOURCC_NVIDIA_16BX2_BLOCK_FOUR_GOB => Self::Nvidia_16bx2_block_four_gob,
            consts::DRM_FOURCC_NVIDIA_16BX2_BLOCK_ONE_GOB => Self::Nvidia_16bx2_block_one_gob,
            consts::DRM_FOURCC_NVIDIA_16BX2_BLOCK_SIXTEEN_GOB => {
                Self::Nvidia_16bx2_block_sixteen_gob
            }
            consts::DRM_FOURCC_NVIDIA_16BX2_BLOCK_THIRTYTWO_GOB => {
                Self::Nvidia_16bx2_block_thirtytwo_gob
            }
            consts::DRM_FOURCC_NVIDIA_16BX2_BLOCK_TWO_GOB => Self::Nvidia_16bx2_block_two_gob,
            consts::DRM_FOURCC_NVIDIA_TEGRA_TILED => Self::Nvidia_tegra_tiled,
            consts::DRM_FOURCC_QCOM_COMPRESSED => Self::Qcom_compressed,
            consts::DRM_FOURCC_QCOM_TILED2 => Self::Qcom_tiled2,
            consts::DRM_FOURCC_QCOM_TILED3 => Self::Qcom_tiled3,
            consts::DRM_FOURCC_SAMSUNG_16_16_TILE => Self::Samsung_16_16_tile,
            consts::DRM_FOURCC_SAMSUNG_64_32_TILE => Self::Samsung_64_32_tile,
            consts::DRM_FOURCC_VIVANTE_SPLIT_SUPER_TILED => Self::Vivante_split_super_tiled,
            consts::DRM_FOURCC_VIVANTE_SPLIT_TILED => Self::Vivante_split_tiled,
            consts::DRM_FOURCC_VIVANTE_SUPER_TILED => Self::Vivante_super_tiled,
            consts::DRM_FOURCC_VIVANTE_TILED => Self::Vivante_tiled,
            consts::DRM_FOURCC_I915_4_TILED => Self::I915_4_tiled,
            consts::DRM_FOURCC_I915_4_TILED_BMG_CCS => Self::I915_4_tiled_bmg_ccs,
            consts::DRM_FOURCC_I915_4_TILED_DG2_MC_CCS => Self::I915_4_tiled_dg2_mc_ccs,
            consts::DRM_FOURCC_I915_4_TILED_DG2_RC_CCS => Self::I915_4_tiled_dg2_rc_ccs,
            consts::DRM_FOURCC_I915_4_TILED_DG2_RC_CCS_CC => Self::I915_4_tiled_dg2_rc_ccs_cc,
            consts::DRM_FOURCC_I915_4_TILED_LNL_CCS => Self::I915_4_tiled_lnl_ccs,
            consts::DRM_FOURCC_I915_4_TILED_MTL_MC_CCS => Self::I915_4_tiled_mtl_mc_ccs,
            consts::DRM_FOURCC_I915_4_TILED_MTL_RC_CCS => Self::I915_4_tiled_mtl_rc_ccs,
            consts::DRM_FOURCC_I915_4_TILED_MTL_RC_CCS_CC => Self::I915_4_tiled_mtl_rc_ccs_cc,
            consts::DRM_FOURCC_I915_X_TILED => Self::I915_x_tiled,
            consts::DRM_FOURCC_I915_Y_TILED => Self::I915_y_tiled,
            consts::DRM_FOURCC_I915_Y_TILED_CCS => Self::I915_y_tiled_ccs,
            consts::DRM_FOURCC_I915_Y_TILED_GEN12_MC_CCS => Self::I915_y_tiled_gen12_mc_ccs,
            consts::DRM_FOURCC_I915_Y_TILED_GEN12_RC_CCS => Self::I915_y_tiled_gen12_rc_ccs,
            consts::DRM_FOURCC_I915_Y_TILED_GEN12_RC_CCS_CC => Self::I915_y_tiled_gen12_rc_ccs_cc,
            consts::DRM_FOURCC_I915_Yf_TILED => Self::I915_yf_tiled,
            consts::DRM_FOURCC_I915_Yf_TILED_CCS => Self::I915_yf_tiled_ccs,
            x => Self::Unrecognized(x),
        }
    }
    pub(crate) fn into_u64(self) -> u64 {
        match self {
            Self::Allwinner_tiled => consts::DRM_FOURCC_ALLWINNER_TILED,
            Self::Apple_gpu_tiled => consts::DRM_FOURCC_APPLE_GPU_TILED,
            Self::Apple_gpu_tiled_compressed => consts::DRM_FOURCC_APPLE_GPU_TILED_COMPRESSED,
            Self::Broadcom_sand128 => consts::DRM_FOURCC_BROADCOM_SAND128,
            Self::Broadcom_sand256 => consts::DRM_FOURCC_BROADCOM_SAND256,
            Self::Broadcom_sand32 => consts::DRM_FOURCC_BROADCOM_SAND32,
            Self::Broadcom_sand64 => consts::DRM_FOURCC_BROADCOM_SAND64,
            Self::Broadcom_uif => consts::DRM_FOURCC_BROADCOM_UIF,
            Self::Broadcom_vc4_t_tiled => consts::DRM_FOURCC_BROADCOM_VC4_T_TILED,
            Self::Invalid => consts::DRM_FOURCC_INVALID,
            Self::Linear => consts::DRM_FOURCC_LINEAR,
            Self::Mtk_16l_32s_tile => consts::DRM_FOURCC_MTK_16L_32S_TILE,
            Self::Nvidia_16bx2_block_eight_gob => consts::DRM_FOURCC_NVIDIA_16BX2_BLOCK_EIGHT_GOB,
            Self::Nvidia_16bx2_block_four_gob => consts::DRM_FOURCC_NVIDIA_16BX2_BLOCK_FOUR_GOB,
            Self::Nvidia_16bx2_block_one_gob => consts::DRM_FOURCC_NVIDIA_16BX2_BLOCK_ONE_GOB,
            Self::Nvidia_16bx2_block_sixteen_gob => {
                consts::DRM_FOURCC_NVIDIA_16BX2_BLOCK_SIXTEEN_GOB
            }
            Self::Nvidia_16bx2_block_thirtytwo_gob => {
                consts::DRM_FOURCC_NVIDIA_16BX2_BLOCK_THIRTYTWO_GOB
            }
            Self::Nvidia_16bx2_block_two_gob => consts::DRM_FOURCC_NVIDIA_16BX2_BLOCK_TWO_GOB,
            Self::Nvidia_tegra_tiled => consts::DRM_FOURCC_NVIDIA_TEGRA_TILED,
            Self::Qcom_compressed => consts::DRM_FOURCC_QCOM_COMPRESSED,
            Self::Qcom_tiled2 => consts::DRM_FOURCC_QCOM_TILED2,
            Self::Qcom_tiled3 => consts::DRM_FOURCC_QCOM_TILED3,
            Self::Samsung_16_16_tile => consts::DRM_FOURCC_SAMSUNG_16_16_TILE,
            Self::Samsung_64_32_tile => consts::DRM_FOURCC_SAMSUNG_64_32_TILE,
            Self::Vivante_split_super_tiled => consts::DRM_FOURCC_VIVANTE_SPLIT_SUPER_TILED,
            Self::Vivante_split_tiled => consts::DRM_FOURCC_VIVANTE_SPLIT_TILED,
            Self::Vivante_super_tiled => consts::DRM_FOURCC_VIVANTE_SUPER_TILED,
            Self::Vivante_tiled => consts::DRM_FOURCC_VIVANTE_TILED,
            Self::I915_4_tiled => consts::DRM_FOURCC_I915_4_TILED,
            Self::I915_4_tiled_bmg_ccs => consts::DRM_FOURCC_I915_4_TILED_BMG_CCS,
            Self::I915_4_tiled_dg2_mc_ccs => consts::DRM_FOURCC_I915_4_TILED_DG2_MC_CCS,
            Self::I915_4_tiled_dg2_rc_ccs => consts::DRM_FOURCC_I915_4_TILED_DG2_RC_CCS,
            Self::I915_4_tiled_dg2_rc_ccs_cc => consts::DRM_FOURCC_I915_4_TILED_DG2_RC_CCS_CC,
            Self::I915_4_tiled_lnl_ccs => consts::DRM_FOURCC_I915_4_TILED_LNL_CCS,
            Self::I915_4_tiled_mtl_mc_ccs => consts::DRM_FOURCC_I915_4_TILED_MTL_MC_CCS,
            Self::I915_4_tiled_mtl_rc_ccs => consts::DRM_FOURCC_I915_4_TILED_MTL_RC_CCS,
            Self::I915_4_tiled_mtl_rc_ccs_cc => consts::DRM_FOURCC_I915_4_TILED_MTL_RC_CCS_CC,
            Self::I915_x_tiled => consts::DRM_FOURCC_I915_X_TILED,
            Self::I915_y_tiled => consts::DRM_FOURCC_I915_Y_TILED,
            Self::I915_y_tiled_ccs => consts::DRM_FOURCC_I915_Y_TILED_CCS,
            Self::I915_y_tiled_gen12_mc_ccs => consts::DRM_FOURCC_I915_Y_TILED_GEN12_MC_CCS,
            Self::I915_y_tiled_gen12_rc_ccs => consts::DRM_FOURCC_I915_Y_TILED_GEN12_RC_CCS,
            Self::I915_y_tiled_gen12_rc_ccs_cc => consts::DRM_FOURCC_I915_Y_TILED_GEN12_RC_CCS_CC,
            Self::I915_yf_tiled => consts::DRM_FOURCC_I915_Yf_TILED,
            Self::I915_yf_tiled_ccs => consts::DRM_FOURCC_I915_Yf_TILED_CCS,
            Self::Unrecognized(x) => x,
        }
    }
}
/// Aliases to duplicate variants
#[allow(non_upper_case_globals)]
impl DrmModifier {
    pub const Generic_16_16_tile: Self = Self::Samsung_16_16_tile;
}
