12:31:47 INFO  : Registering command handlers for SDK TCF services
12:31:48 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ssinharoy\Desktop\CryptographicHardware22\assignments\Assignment2\project_1\project_1.sdk\temp_xsdb_launch_script.tcl
12:31:51 INFO  : XSCT server has started successfully.
12:31:51 INFO  : Successfully done setting XSCT server connection channel  
12:31:51 INFO  : Successfully done setting SDK workspace  
12:31:51 INFO  : Processing command line option -hwspec C:/Users/ssinharoy/Desktop/CryptographicHardware22/assignments/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper.hdf.
12:33:12 INFO  : Successfully generated C:\Users\ssinharoy\Desktop\CryptographicHardware22\assignments\Assignment2\project_1\project_1.sdk\trng_app\src\lscript.ld.
12:33:12 INFO  : Applying linker script to all configurations of project trng_app.
12:33:12 INFO  : Setting rebuild state to true for all configurations of project trng_app.
12:35:14 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ssinharoy\Desktop\CryptographicHardware22\assignments\Assignment2\project_1\project_1.sdk\temp_xsdb_launch_script.tcl
12:35:16 INFO  : XSCT server has started successfully.
12:35:17 INFO  : Successfully done setting XSCT server connection channel  
12:35:17 INFO  : Successfully done setting SDK workspace  
12:35:21 INFO  : Registering command handlers for SDK TCF services
12:35:21 INFO  : Processing command line option -hwspec C:/Users/ssinharoy/Desktop/CryptographicHardware22/assignments/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper.hdf.
12:35:22 INFO  : Checking for hwspec changes in the project cryptoprocessor_wrapper_hw_platform_0.
12:36:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:36:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:36:32 INFO  : 'jtag frequency' command is executed.
12:36:32 INFO  : Sourcing of 'C:/Users/ssinharoy/Desktop/CryptographicHardware22/assignments/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:36:32 INFO  : Context for 'APU' is selected.
12:36:33 INFO  : System reset is completed.
12:36:36 INFO  : 'after 3000' command is executed.
12:36:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:36:38 INFO  : FPGA configured successfully with bitstream "C:/Users/ssinharoy/Desktop/CryptographicHardware22/assignments/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit"
12:36:38 INFO  : Context for 'APU' is selected.
12:36:38 INFO  : Hardware design information is loaded from 'C:/Users/ssinharoy/Desktop/CryptographicHardware22/assignments/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf'.
12:36:38 INFO  : 'configparams force-mem-access 1' command is executed.
12:36:38 INFO  : Context for 'APU' is selected.
12:36:38 INFO  : 'ps7_init' command is executed.
12:36:38 INFO  : 'ps7_post_config' command is executed.
12:36:38 INFO  : 'configparams force-mem-access 0' command is executed.
12:36:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ssinharoy/Desktop/CryptographicHardware22/assignments/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ssinharoy/Desktop/CryptographicHardware22/assignments/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ssinharoy/Desktop/CryptographicHardware22/assignments/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

12:36:38 INFO  : Disconnected from the channel tcfchan#1.
12:37:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:37:00 INFO  : 'fpga -state' command is executed.
12:37:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:37:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:37:00 INFO  : 'jtag frequency' command is executed.
12:37:00 INFO  : Sourcing of 'C:/Users/ssinharoy/Desktop/CryptographicHardware22/assignments/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:37:00 INFO  : Context for 'APU' is selected.
12:37:00 INFO  : Hardware design information is loaded from 'C:/Users/ssinharoy/Desktop/CryptographicHardware22/assignments/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf'.
12:37:00 INFO  : 'configparams force-mem-access 1' command is executed.
12:37:00 INFO  : Context for 'APU' is selected.
12:37:00 INFO  : 'stop' command is executed.
12:37:00 INFO  : 'ps7_init' command is executed.
12:37:01 INFO  : 'ps7_post_config' command is executed.
12:37:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:37:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:37:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:37:02 INFO  : The application 'C:/Users/ssinharoy/Desktop/CryptographicHardware22/assignments/Assignment2/project_1/project_1.sdk/trng_app/Debug/trng_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:37:02 INFO  : 'configparams force-mem-access 0' command is executed.
12:37:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ssinharoy/Desktop/CryptographicHardware22/assignments/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ssinharoy/Desktop/CryptographicHardware22/assignments/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ssinharoy/Desktop/CryptographicHardware22/assignments/Assignment2/project_1/project_1.sdk/trng_app/Debug/trng_app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:37:02 INFO  : Memory regions updated for context APU
12:37:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:37:02 INFO  : 'con' command is executed.
12:37:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:37:02 INFO  : Launch script is exported to file 'C:\Users\ssinharoy\Desktop\CryptographicHardware22\assignments\Assignment2\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_trng_app.elf_on_local.tcl'
12:40:28 INFO  : Disconnected from the channel tcfchan#2.
12:40:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:40:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:40:30 INFO  : 'jtag frequency' command is executed.
12:40:30 INFO  : Sourcing of 'C:/Users/ssinharoy/Desktop/CryptographicHardware22/assignments/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:40:30 INFO  : Context for 'APU' is selected.
12:40:30 INFO  : System reset is completed.
12:40:33 INFO  : 'after 3000' command is executed.
12:40:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:40:35 INFO  : FPGA configured successfully with bitstream "C:/Users/ssinharoy/Desktop/CryptographicHardware22/assignments/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit"
12:40:35 INFO  : Context for 'APU' is selected.
12:40:37 INFO  : Hardware design information is loaded from 'C:/Users/ssinharoy/Desktop/CryptographicHardware22/assignments/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf'.
12:40:37 INFO  : 'configparams force-mem-access 1' command is executed.
12:40:37 INFO  : Context for 'APU' is selected.
12:40:37 INFO  : 'ps7_init' command is executed.
12:40:37 INFO  : 'ps7_post_config' command is executed.
12:40:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:40:38 INFO  : The application 'C:/Users/ssinharoy/Desktop/CryptographicHardware22/assignments/Assignment2/project_1/project_1.sdk/trng_app/Debug/trng_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:40:38 INFO  : 'configparams force-mem-access 0' command is executed.
12:40:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ssinharoy/Desktop/CryptographicHardware22/assignments/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ssinharoy/Desktop/CryptographicHardware22/assignments/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ssinharoy/Desktop/CryptographicHardware22/assignments/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ssinharoy/Desktop/CryptographicHardware22/assignments/Assignment2/project_1/project_1.sdk/trng_app/Debug/trng_app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:40:39 INFO  : Memory regions updated for context APU
12:40:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:40:39 INFO  : 'con' command is executed.
12:40:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:40:39 INFO  : Launch script is exported to file 'C:\Users\ssinharoy\Desktop\CryptographicHardware22\assignments\Assignment2\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_trng_app.elf_on_local.tcl'
12:41:21 INFO  : Disconnected from the channel tcfchan#3.
13:33:56 INFO  : Registering command handlers for SDK TCF services
13:33:57 INFO  : Launching XSCT server: xsct -n -interactive /home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/temp_xsdb_launch_script.tcl
13:34:00 INFO  : XSCT server has started successfully.
13:34:00 INFO  : Successfully done setting XSCT server connection channel  
13:34:00 INFO  : Successfully done setting SDK workspace  
13:34:00 INFO  : Processing command line option -hwspec /home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper.hdf.
13:44:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:44:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

13:45:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:45:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:45:25 INFO  : 'jtag frequency' command is executed.
13:45:25 INFO  : Sourcing of '/home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:45:25 INFO  : Context for 'APU' is selected.
13:45:25 INFO  : System reset is completed.
13:45:28 INFO  : 'after 3000' command is executed.
13:45:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:45:31 INFO  : FPGA configured successfully with bitstream "/home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit"
13:45:31 INFO  : Context for 'APU' is selected.
13:45:31 INFO  : Hardware design information is loaded from '/home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf'.
13:45:31 INFO  : 'configparams force-mem-access 1' command is executed.
13:45:31 INFO  : Context for 'APU' is selected.
13:45:31 INFO  : 'ps7_init' command is executed.
13:45:31 INFO  : 'ps7_post_config' command is executed.
13:45:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:45:33 INFO  : The application '/home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/trng_app/Debug/trng_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:45:33 INFO  : 'configparams force-mem-access 0' command is executed.
13:45:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/trng_app/Debug/trng_app.elf
configparams force-mem-access 0
----------------End of Script----------------

13:45:33 INFO  : Memory regions updated for context APU
13:45:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:45:33 INFO  : 'con' command is executed.
13:45:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:45:33 INFO  : Launch script is exported to file '/home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_trng_app.elf_on_local.tcl'
14:05:59 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1672837543000,  Project:1672835578000
14:05:59 INFO  : Project cryptoprocessor_wrapper_hw_platform_0's source hardware specification located at /home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
14:06:16 INFO  : Copied contents of /home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper.hdf into /cryptoprocessor_wrapper_hw_platform_0/system.hdf.
14:06:18 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:06:20 INFO  : 
14:06:21 INFO  : Updating hardware inferred compiler options for trng_app.
14:06:21 INFO  : Clearing existing target manager status.
14:06:21 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
14:06:21 WARN  : Linker script will not be updated automatically. Users need to update it manually.
14:06:44 INFO  : Disconnected from the channel tcfchan#1.
14:06:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:06:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:06:47 INFO  : 'jtag frequency' command is executed.
14:06:47 INFO  : Sourcing of '/home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:06:47 INFO  : Context for 'APU' is selected.
14:06:47 INFO  : System reset is completed.
14:06:50 INFO  : 'after 3000' command is executed.
14:06:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:06:52 INFO  : FPGA configured successfully with bitstream "/home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit"
14:06:52 INFO  : Context for 'APU' is selected.
14:06:52 INFO  : Hardware design information is loaded from '/home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf'.
14:06:52 INFO  : 'configparams force-mem-access 1' command is executed.
14:06:52 INFO  : Context for 'APU' is selected.
14:06:53 INFO  : 'ps7_init' command is executed.
14:06:53 INFO  : 'ps7_post_config' command is executed.
14:06:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:06:54 INFO  : The application '/home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/trng_app/Debug/trng_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:06:54 INFO  : 'configparams force-mem-access 0' command is executed.
14:06:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/trng_app/Debug/trng_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:06:54 INFO  : Memory regions updated for context APU
14:06:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:06:54 INFO  : 'con' command is executed.
14:06:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:06:54 INFO  : Launch script is exported to file '/home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_trng_app.elf_on_local.tcl'
17:07:06 INFO  : Registering command handlers for SDK TCF services
17:07:06 ERROR : Unsatisfied link error while loading librdi_repo_manager.so: java.lang.UnsatisfiedLinkError: no rdi_repo_manager in java.library.path
17:07:06 INFO  : Launching XSCT server: xsct -n -interactive /home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/temp_xsdb_launch_script.tcl
17:07:07 ERROR : (XSDB Server)couldn't read file "/scripts/xsdb/xsdb/xsdb-server.tcl": no such file or directory
    while executing
"source /scripts/xsdb/xsdb/xsdb-server.tcl"
    (file "/home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/temp_xsdb_launch_script.tcl" line 1)

17:08:15 INFO  : Registering command handlers for SDK TCF services
17:08:16 INFO  : Launching XSCT server: xsct -n -interactive /home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/temp_xsdb_launch_script.tcl
17:08:18 INFO  : XSCT server has started successfully.
17:08:18 INFO  : Successfully done setting XSCT server connection channel  
17:08:19 INFO  : Successfully done setting SDK workspace  
17:08:19 INFO  : Processing command line option -hwspec /home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper.hdf.
17:08:19 INFO  : Checking for hwspec changes in the project cryptoprocessor_wrapper_hw_platform_0.
17:09:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:09:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:09:22 INFO  : 'jtag frequency' command is executed.
17:09:22 INFO  : Sourcing of '/home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:09:22 INFO  : Context for 'APU' is selected.
17:09:22 INFO  : System reset is completed.
17:09:25 INFO  : 'after 3000' command is executed.
17:09:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:09:28 INFO  : FPGA configured successfully with bitstream "/home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit"
17:09:28 INFO  : Context for 'APU' is selected.
17:09:28 INFO  : Hardware design information is loaded from '/home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf'.
17:09:28 INFO  : 'configparams force-mem-access 1' command is executed.
17:09:28 INFO  : Context for 'APU' is selected.
17:09:28 INFO  : 'ps7_init' command is executed.
17:09:28 INFO  : 'ps7_post_config' command is executed.
17:09:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:30 INFO  : The application '/home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/trng_app/Debug/trng_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:09:30 INFO  : 'configparams force-mem-access 0' command is executed.
17:09:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/trng_app/Debug/trng_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:09:30 INFO  : Memory regions updated for context APU
17:09:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:30 INFO  : 'con' command is executed.
17:09:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:09:30 INFO  : Launch script is exported to file '/home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_trng_app.elf_on_local.tcl'
11:37:36 INFO  : Registering command handlers for SDK TCF services
11:37:38 INFO  : Launching XSCT server: xsct -n -interactive /home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/temp_xsdb_launch_script.tcl
11:37:41 INFO  : XSCT server has started successfully.
11:37:41 INFO  : Successfully done setting XSCT server connection channel  
11:37:41 INFO  : Successfully done setting SDK workspace  
11:37:41 INFO  : Processing command line option -hwspec /home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper.hdf.
11:37:41 INFO  : Checking for hwspec changes in the project cryptoprocessor_wrapper_hw_platform_0.
13:04:41 INFO  : Registering command handlers for SDK TCF services
13:04:42 INFO  : Launching XSCT server: xsct -n -interactive /home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/temp_xsdb_launch_script.tcl
13:04:44 INFO  : XSCT server has started successfully.
13:04:44 INFO  : Successfully done setting XSCT server connection channel  
13:04:44 INFO  : Successfully done setting SDK workspace  
13:04:44 INFO  : Processing command line option -hwspec /home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper.hdf.
13:04:44 INFO  : Checking for hwspec changes in the project cryptoprocessor_wrapper_hw_platform_0.
10:45:41 INFO  : Registering command handlers for SDK TCF services
10:45:42 INFO  : Launching XSCT server: xsct -n -interactive /home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/temp_xsdb_launch_script.tcl
10:45:44 INFO  : XSCT server has started successfully.
10:45:44 INFO  : Successfully done setting XSCT server connection channel  
10:45:44 INFO  : Successfully done setting SDK workspace  
10:45:44 INFO  : Processing command line option -hwspec /home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper.hdf.
10:45:44 INFO  : Checking for hwspec changes in the project cryptoprocessor_wrapper_hw_platform_0.
10:45:46 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1674060855000,  Project:1672837543000
10:45:46 INFO  : The hardware specification for project 'cryptoprocessor_wrapper_hw_platform_0' is different from /home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper.hdf.
10:45:46 INFO  : Copied contents of /home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper.hdf into /cryptoprocessor_wrapper_hw_platform_0/system.hdf.
10:45:47 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
10:45:48 INFO  : 
10:45:49 INFO  : Updating hardware inferred compiler options for trng_app.
10:45:49 INFO  : Clearing existing target manager status.
10:45:49 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
10:45:50 WARN  : Linker script will not be updated automatically. Users need to update it manually.
10:46:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:46:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:46:04 INFO  : 'jtag frequency' command is executed.
10:46:04 INFO  : Sourcing of '/home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:46:04 INFO  : Context for 'APU' is selected.
10:46:04 INFO  : System reset is completed.
10:46:07 INFO  : 'after 3000' command is executed.
10:46:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:46:09 INFO  : FPGA configured successfully with bitstream "/home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit"
10:46:09 INFO  : Context for 'APU' is selected.
10:46:09 INFO  : Hardware design information is loaded from '/home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf'.
10:46:09 INFO  : 'configparams force-mem-access 1' command is executed.
10:46:09 INFO  : Context for 'APU' is selected.
10:46:09 INFO  : 'ps7_init' command is executed.
10:46:09 INFO  : 'ps7_post_config' command is executed.
10:46:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:46:11 INFO  : The application '/home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/trng_app/Debug/trng_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:46:11 INFO  : 'configparams force-mem-access 0' command is executed.
10:46:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/trng_app/Debug/trng_app.elf
configparams force-mem-access 0
----------------End of Script----------------

10:46:11 INFO  : Memory regions updated for context APU
10:46:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:46:11 INFO  : 'con' command is executed.
10:46:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:46:11 INFO  : Launch script is exported to file '/home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_trng_app.elf_on_local.tcl'
10:47:33 INFO  : Disconnected from the channel tcfchan#1.
10:47:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:47:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:47:34 INFO  : 'jtag frequency' command is executed.
10:47:34 INFO  : Sourcing of '/home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:47:34 INFO  : Context for 'APU' is selected.
10:47:34 INFO  : System reset is completed.
10:47:37 INFO  : 'after 3000' command is executed.
10:47:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:47:40 INFO  : FPGA configured successfully with bitstream "/home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit"
10:47:40 INFO  : Context for 'APU' is selected.
10:47:40 INFO  : Hardware design information is loaded from '/home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf'.
10:47:40 INFO  : 'configparams force-mem-access 1' command is executed.
10:47:40 INFO  : Context for 'APU' is selected.
10:47:41 INFO  : 'ps7_init' command is executed.
10:47:41 INFO  : 'ps7_post_config' command is executed.
10:47:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:47:42 INFO  : The application '/home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/trng_app/Debug/trng_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:47:42 INFO  : 'configparams force-mem-access 0' command is executed.
10:47:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/trng_app/Debug/trng_app.elf
configparams force-mem-access 0
----------------End of Script----------------

10:47:42 INFO  : Memory regions updated for context APU
10:47:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:47:42 INFO  : 'con' command is executed.
10:47:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:47:42 INFO  : Launch script is exported to file '/home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_trng_app.elf_on_local.tcl'
10:51:26 INFO  : Disconnected from the channel tcfchan#2.
10:51:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:51:27 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:51:27 INFO  : 'jtag frequency' command is executed.
10:51:27 INFO  : Sourcing of '/home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:51:27 INFO  : Context for 'APU' is selected.
10:51:28 INFO  : System reset is completed.
10:51:31 INFO  : 'after 3000' command is executed.
10:51:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:51:33 INFO  : FPGA configured successfully with bitstream "/home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit"
10:51:33 INFO  : Context for 'APU' is selected.
10:51:33 INFO  : Hardware design information is loaded from '/home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf'.
10:51:33 INFO  : 'configparams force-mem-access 1' command is executed.
10:51:33 INFO  : Context for 'APU' is selected.
10:51:33 INFO  : 'ps7_init' command is executed.
10:51:33 INFO  : 'ps7_post_config' command is executed.
10:51:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:51:34 INFO  : The application '/home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/trng_app/Debug/trng_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:51:34 INFO  : 'configparams force-mem-access 0' command is executed.
10:51:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/trng_app/Debug/trng_app.elf
configparams force-mem-access 0
----------------End of Script----------------

10:51:35 INFO  : Memory regions updated for context APU
10:51:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:51:35 INFO  : 'con' command is executed.
10:51:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:51:35 INFO  : Launch script is exported to file '/home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_trng_app.elf_on_local.tcl'
10:57:24 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1674208633000,  Project:1674060855000
10:57:24 INFO  : Project cryptoprocessor_wrapper_hw_platform_0's source hardware specification located at /home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
10:57:28 INFO  : Copied contents of /home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper.hdf into /cryptoprocessor_wrapper_hw_platform_0/system.hdf.
10:57:30 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
10:57:31 INFO  : 
10:57:32 INFO  : Updating hardware inferred compiler options for trng_app.
10:57:32 INFO  : Clearing existing target manager status.
10:57:32 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
10:57:32 WARN  : Linker script will not be updated automatically. Users need to update it manually.
10:57:44 INFO  : Disconnected from the channel tcfchan#3.
10:57:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:57:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:57:45 INFO  : 'jtag frequency' command is executed.
10:57:45 INFO  : Sourcing of '/home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:57:48 ERROR : no targets found with "name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"". available targets:
  1  APU
     2* ARM Cortex-A9 MPCore #0 (Running)
     3  ARM Cortex-A9 MPCore #1 (Suspended)
  4  xc7z020
10:57:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
----------------End of Script----------------

10:58:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:58:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:58:09 INFO  : 'jtag frequency' command is executed.
10:58:09 INFO  : Sourcing of '/home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:58:09 INFO  : Context for 'APU' is selected.
10:58:09 INFO  : System reset is completed.
10:58:12 INFO  : 'after 3000' command is executed.
10:58:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:58:14 INFO  : FPGA configured successfully with bitstream "/home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit"
10:58:14 INFO  : Context for 'APU' is selected.
10:58:14 INFO  : Hardware design information is loaded from '/home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf'.
10:58:14 INFO  : 'configparams force-mem-access 1' command is executed.
10:58:14 INFO  : Context for 'APU' is selected.
10:58:14 INFO  : 'ps7_init' command is executed.
10:58:14 INFO  : 'ps7_post_config' command is executed.
10:58:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:58:16 INFO  : The application '/home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/trng_app/Debug/trng_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:58:16 INFO  : 'configparams force-mem-access 0' command is executed.
10:58:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/trng_app/Debug/trng_app.elf
configparams force-mem-access 0
----------------End of Script----------------

10:58:16 INFO  : Memory regions updated for context APU
10:58:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:58:16 INFO  : 'con' command is executed.
10:58:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:58:16 INFO  : Launch script is exported to file '/home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_trng_app.elf_on_local.tcl'
11:02:19 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1674208917000,  Project:1674208633000
11:02:19 INFO  : Project cryptoprocessor_wrapper_hw_platform_0's source hardware specification located at /home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
11:02:28 INFO  : Copied contents of /home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper.hdf into /cryptoprocessor_wrapper_hw_platform_0/system.hdf.
11:02:29 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
11:02:30 INFO  : 
11:02:31 INFO  : Updating hardware inferred compiler options for trng_app.
11:02:31 INFO  : Clearing existing target manager status.
11:02:31 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
11:02:31 WARN  : Linker script will not be updated automatically. Users need to update it manually.
11:02:59 INFO  : Disconnected from the channel tcfchan#4.
11:03:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:03:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:03:00 INFO  : 'jtag frequency' command is executed.
11:03:00 INFO  : Sourcing of '/home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:03:00 INFO  : Context for 'APU' is selected.
11:03:00 INFO  : System reset is completed.
11:03:03 INFO  : 'after 3000' command is executed.
11:03:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:03:05 INFO  : FPGA configured successfully with bitstream "/home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit"
11:03:05 INFO  : Context for 'APU' is selected.
11:03:05 INFO  : Hardware design information is loaded from '/home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf'.
11:03:05 INFO  : 'configparams force-mem-access 1' command is executed.
11:03:05 INFO  : Context for 'APU' is selected.
11:03:06 INFO  : 'ps7_init' command is executed.
11:03:06 INFO  : 'ps7_post_config' command is executed.
11:03:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:03:07 INFO  : The application '/home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/trng_app/Debug/trng_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:03:07 INFO  : 'configparams force-mem-access 0' command is executed.
11:03:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/trng_app/Debug/trng_app.elf
configparams force-mem-access 0
----------------End of Script----------------

11:03:07 INFO  : Memory regions updated for context APU
11:03:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:03:07 INFO  : 'con' command is executed.
11:03:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:03:07 INFO  : Launch script is exported to file '/home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_trng_app.elf_on_local.tcl'
11:09:14 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1674209343000,  Project:1674208917000
11:09:14 INFO  : Project cryptoprocessor_wrapper_hw_platform_0's source hardware specification located at /home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
11:09:15 INFO  : Copied contents of /home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper.hdf into /cryptoprocessor_wrapper_hw_platform_0/system.hdf.
11:09:17 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
11:09:18 INFO  : 
11:09:19 INFO  : Updating hardware inferred compiler options for trng_app.
11:09:19 INFO  : Clearing existing target manager status.
11:09:19 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
11:09:19 WARN  : Linker script will not be updated automatically. Users need to update it manually.
11:12:39 INFO  : Disconnected from the channel tcfchan#5.
11:12:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:12:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:12:40 ERROR : port closed
11:12:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

11:12:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:12:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:12:51 INFO  : 'jtag frequency' command is executed.
11:12:51 INFO  : Sourcing of '/home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:12:51 INFO  : Context for 'APU' is selected.
11:12:51 INFO  : System reset is completed.
11:12:54 INFO  : 'after 3000' command is executed.
11:12:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:12:57 INFO  : FPGA configured successfully with bitstream "/home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit"
11:12:57 INFO  : Context for 'APU' is selected.
11:12:57 INFO  : Hardware design information is loaded from '/home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf'.
11:12:57 INFO  : 'configparams force-mem-access 1' command is executed.
11:12:57 INFO  : Context for 'APU' is selected.
11:12:57 INFO  : 'ps7_init' command is executed.
11:12:57 INFO  : 'ps7_post_config' command is executed.
11:12:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:12:58 INFO  : The application '/home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/trng_app/Debug/trng_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:12:58 INFO  : 'configparams force-mem-access 0' command is executed.
11:12:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/trng_app/Debug/trng_app.elf
configparams force-mem-access 0
----------------End of Script----------------

11:12:58 INFO  : Memory regions updated for context APU
11:12:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:12:58 INFO  : 'con' command is executed.
11:12:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:12:58 INFO  : Launch script is exported to file '/home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_trng_app.elf_on_local.tcl'
11:13:32 INFO  : Disconnected from the channel tcfchan#6.
11:13:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:13:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:13:33 INFO  : 'jtag frequency' command is executed.
11:13:33 INFO  : Sourcing of '/home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:13:33 INFO  : Context for 'APU' is selected.
11:13:33 INFO  : System reset is completed.
11:13:36 INFO  : 'after 3000' command is executed.
11:13:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:13:38 INFO  : FPGA configured successfully with bitstream "/home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit"
11:13:38 INFO  : Context for 'APU' is selected.
11:13:38 INFO  : Hardware design information is loaded from '/home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf'.
11:13:38 INFO  : 'configparams force-mem-access 1' command is executed.
11:13:38 INFO  : Context for 'APU' is selected.
11:13:38 INFO  : 'ps7_init' command is executed.
11:13:38 INFO  : 'ps7_post_config' command is executed.
11:13:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:13:40 INFO  : The application '/home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/trng_app/Debug/trng_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:13:40 INFO  : 'configparams force-mem-access 0' command is executed.
11:13:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/trng_app/Debug/trng_app.elf
configparams force-mem-access 0
----------------End of Script----------------

11:13:40 INFO  : Memory regions updated for context APU
11:13:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:13:40 INFO  : 'con' command is executed.
11:13:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:13:40 INFO  : Launch script is exported to file '/home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_trng_app.elf_on_local.tcl'
11:14:07 INFO  : Disconnected from the channel tcfchan#7.
11:14:16 INFO  : Registering command handlers for SDK TCF services
11:14:17 INFO  : Launching XSCT server: xsct -n -interactive /home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/temp_xsdb_launch_script.tcl
11:14:19 INFO  : XSCT server has started successfully.
11:14:19 INFO  : Successfully done setting XSCT server connection channel  
11:14:19 INFO  : Successfully done setting SDK workspace  
11:14:19 INFO  : Processing command line option -hwspec /home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper.hdf.
11:14:19 INFO  : Checking for hwspec changes in the project cryptoprocessor_wrapper_hw_platform_0.
11:14:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:14:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:14:25 INFO  : 'jtag frequency' command is executed.
11:14:25 INFO  : Sourcing of '/home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:14:25 INFO  : Context for 'APU' is selected.
11:14:25 INFO  : System reset is completed.
11:14:28 INFO  : 'after 3000' command is executed.
11:14:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:14:30 INFO  : FPGA configured successfully with bitstream "/home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit"
11:14:30 INFO  : Context for 'APU' is selected.
11:14:30 INFO  : Hardware design information is loaded from '/home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf'.
11:14:30 INFO  : 'configparams force-mem-access 1' command is executed.
11:14:30 INFO  : Context for 'APU' is selected.
11:14:30 INFO  : 'ps7_init' command is executed.
11:14:30 INFO  : 'ps7_post_config' command is executed.
11:14:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:14:32 INFO  : The application '/home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/trng_app/Debug/trng_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:14:32 INFO  : 'configparams force-mem-access 0' command is executed.
11:14:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/trng_app/Debug/trng_app.elf
configparams force-mem-access 0
----------------End of Script----------------

11:14:32 INFO  : Memory regions updated for context APU
11:14:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:14:32 INFO  : 'con' command is executed.
11:14:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:14:32 INFO  : Launch script is exported to file '/home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_trng_app.elf_on_local.tcl'
11:47:39 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1674209796000,  Project:1674209343000
11:47:39 INFO  : Project cryptoprocessor_wrapper_hw_platform_0's source hardware specification located at /home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
11:48:10 INFO  : Copied contents of /home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper.hdf into /cryptoprocessor_wrapper_hw_platform_0/system.hdf.
11:48:12 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
11:48:13 INFO  : 
11:48:13 INFO  : Updating hardware inferred compiler options for trng_app.
11:48:13 INFO  : Clearing existing target manager status.
11:48:13 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
11:48:14 WARN  : Linker script will not be updated automatically. Users need to update it manually.
11:48:24 INFO  : Disconnected from the channel tcfchan#1.
11:48:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:48:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:48:25 INFO  : 'jtag frequency' command is executed.
11:48:25 INFO  : Sourcing of '/home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:48:26 INFO  : Context for 'APU' is selected.
11:48:26 INFO  : System reset is completed.
11:48:29 INFO  : 'after 3000' command is executed.
11:48:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:48:32 INFO  : FPGA configured successfully with bitstream "/home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit"
11:48:32 INFO  : Context for 'APU' is selected.
11:48:32 INFO  : Hardware design information is loaded from '/home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf'.
11:48:32 INFO  : 'configparams force-mem-access 1' command is executed.
11:48:32 INFO  : Context for 'APU' is selected.
11:48:32 INFO  : 'ps7_init' command is executed.
11:48:32 INFO  : 'ps7_post_config' command is executed.
11:48:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:48:33 INFO  : The application '/home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/trng_app/Debug/trng_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:48:33 INFO  : 'configparams force-mem-access 0' command is executed.
11:48:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/trng_app/Debug/trng_app.elf
configparams force-mem-access 0
----------------End of Script----------------

11:48:33 INFO  : Memory regions updated for context APU
11:48:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:48:33 INFO  : 'con' command is executed.
11:48:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:48:33 INFO  : Launch script is exported to file '/home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_trng_app.elf_on_local.tcl'
13:04:05 INFO  : Disconnected from the channel tcfchan#2.
13:04:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:04:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:04:06 INFO  : 'jtag frequency' command is executed.
13:04:06 INFO  : Sourcing of '/home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:04:06 INFO  : Context for 'APU' is selected.
13:04:06 INFO  : System reset is completed.
13:04:09 INFO  : 'after 3000' command is executed.
13:04:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:04:11 INFO  : FPGA configured successfully with bitstream "/home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit"
13:04:11 INFO  : Context for 'APU' is selected.
13:04:12 INFO  : Hardware design information is loaded from '/home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf'.
13:04:12 INFO  : 'configparams force-mem-access 1' command is executed.
13:04:12 INFO  : Context for 'APU' is selected.
13:04:12 INFO  : 'ps7_init' command is executed.
13:04:12 INFO  : 'ps7_post_config' command is executed.
13:04:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:04:13 INFO  : The application '/home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/trng_app/Debug/trng_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:04:13 INFO  : 'configparams force-mem-access 0' command is executed.
13:04:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/trng_app/Debug/trng_app.elf
configparams force-mem-access 0
----------------End of Script----------------

13:04:13 INFO  : Memory regions updated for context APU
13:04:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:04:13 INFO  : 'con' command is executed.
13:04:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:04:13 INFO  : Launch script is exported to file '/home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_trng_app.elf_on_local.tcl'
13:04:43 INFO  : Disconnected from the channel tcfchan#3.
13:11:17 INFO  : Registering command handlers for SDK TCF services
13:11:17 INFO  : Launching XSCT server: xsct -n -interactive /home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/temp_xsdb_launch_script.tcl
13:11:19 INFO  : XSCT server has started successfully.
13:11:19 INFO  : Successfully done setting XSCT server connection channel  
13:11:19 INFO  : Successfully done setting SDK workspace  
13:11:19 INFO  : Processing command line option -hwspec /home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper.hdf.
13:11:19 INFO  : Checking for hwspec changes in the project cryptoprocessor_wrapper_hw_platform_0.
13:11:21 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1674216573000,  Project:1674209796000
13:11:21 INFO  : The hardware specification for project 'cryptoprocessor_wrapper_hw_platform_0' is different from /home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper.hdf.
13:11:21 INFO  : Copied contents of /home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper.hdf into /cryptoprocessor_wrapper_hw_platform_0/system.hdf.
13:11:23 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
13:11:24 INFO  : 
13:11:24 INFO  : Updating hardware inferred compiler options for trng_app.
13:11:24 INFO  : Clearing existing target manager status.
13:11:24 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
13:11:25 WARN  : Linker script will not be updated automatically. Users need to update it manually.
13:11:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:11:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:11:36 INFO  : 'jtag frequency' command is executed.
13:11:36 INFO  : Sourcing of '/home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:11:36 INFO  : Context for 'APU' is selected.
13:11:36 INFO  : System reset is completed.
13:11:39 INFO  : 'after 3000' command is executed.
13:11:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:11:42 INFO  : FPGA configured successfully with bitstream "/home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit"
13:11:42 INFO  : Context for 'APU' is selected.
13:11:42 INFO  : Hardware design information is loaded from '/home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf'.
13:11:42 INFO  : 'configparams force-mem-access 1' command is executed.
13:11:42 INFO  : Context for 'APU' is selected.
13:11:42 INFO  : 'ps7_init' command is executed.
13:11:42 INFO  : 'ps7_post_config' command is executed.
13:11:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:11:43 INFO  : The application '/home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/trng_app/Debug/trng_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:11:43 INFO  : 'configparams force-mem-access 0' command is executed.
13:11:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/trng_app/Debug/trng_app.elf
configparams force-mem-access 0
----------------End of Script----------------

13:11:43 INFO  : Memory regions updated for context APU
13:11:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:11:43 INFO  : 'con' command is executed.
13:11:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:11:43 INFO  : Launch script is exported to file '/home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_trng_app.elf_on_local.tcl'
13:18:32 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1674217099000,  Project:1674216573000
13:18:32 INFO  : Project cryptoprocessor_wrapper_hw_platform_0's source hardware specification located at /home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
13:20:27 INFO  : Copied contents of /home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper.hdf into /cryptoprocessor_wrapper_hw_platform_0/system.hdf.
13:20:29 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
13:20:30 INFO  : 
13:20:30 INFO  : Updating hardware inferred compiler options for trng_app.
13:20:30 INFO  : Clearing existing target manager status.
13:20:30 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
13:20:31 WARN  : Linker script will not be updated automatically. Users need to update it manually.
13:20:42 INFO  : Disconnected from the channel tcfchan#1.
13:20:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:20:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

13:23:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:23:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:23:01 INFO  : 'jtag frequency' command is executed.
13:23:01 INFO  : Sourcing of '/home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:23:01 INFO  : Context for 'APU' is selected.
13:23:01 INFO  : System reset is completed.
13:23:04 INFO  : 'after 3000' command is executed.
13:23:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:23:07 INFO  : FPGA configured successfully with bitstream "/home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit"
13:23:07 INFO  : Context for 'APU' is selected.
13:23:07 INFO  : Hardware design information is loaded from '/home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf'.
13:23:07 INFO  : 'configparams force-mem-access 1' command is executed.
13:23:07 INFO  : Context for 'APU' is selected.
13:23:07 INFO  : 'ps7_init' command is executed.
13:23:07 INFO  : 'ps7_post_config' command is executed.
13:23:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:23:08 INFO  : The application '/home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/trng_app/Debug/trng_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:23:08 INFO  : 'configparams force-mem-access 0' command is executed.
13:23:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/trng_app/Debug/trng_app.elf
configparams force-mem-access 0
----------------End of Script----------------

13:23:08 INFO  : Memory regions updated for context APU
13:23:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:23:08 INFO  : 'con' command is executed.
13:23:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:23:08 INFO  : Launch script is exported to file '/home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_trng_app.elf_on_local.tcl'
13:23:45 INFO  : Disconnected from the channel tcfchan#2.
13:23:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:23:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:23:46 INFO  : 'jtag frequency' command is executed.
13:23:46 INFO  : Sourcing of '/home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:23:46 INFO  : Context for 'APU' is selected.
13:23:46 INFO  : System reset is completed.
13:23:49 INFO  : 'after 3000' command is executed.
13:23:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:23:51 INFO  : FPGA configured successfully with bitstream "/home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit"
13:23:51 INFO  : Context for 'APU' is selected.
13:23:51 INFO  : Hardware design information is loaded from '/home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf'.
13:23:51 INFO  : 'configparams force-mem-access 1' command is executed.
13:23:51 INFO  : Context for 'APU' is selected.
13:23:52 INFO  : 'ps7_init' command is executed.
13:23:52 INFO  : 'ps7_post_config' command is executed.
13:23:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:23:53 INFO  : The application '/home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/trng_app/Debug/trng_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:23:53 INFO  : 'configparams force-mem-access 0' command is executed.
13:23:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/trng_app/Debug/trng_app.elf
configparams force-mem-access 0
----------------End of Script----------------

13:23:53 INFO  : Memory regions updated for context APU
13:23:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:23:53 INFO  : 'con' command is executed.
13:23:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:23:53 INFO  : Launch script is exported to file '/home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_trng_app.elf_on_local.tcl'
14:05:19 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1674219892000,  Project:1674217099000
14:05:19 INFO  : Project cryptoprocessor_wrapper_hw_platform_0's source hardware specification located at /home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
14:05:49 INFO  : Copied contents of /home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper.hdf into /cryptoprocessor_wrapper_hw_platform_0/system.hdf.
14:05:50 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:05:51 INFO  : 
14:05:52 INFO  : Updating hardware inferred compiler options for trng_app.
14:05:52 INFO  : Clearing existing target manager status.
14:05:52 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
14:05:52 WARN  : Linker script will not be updated automatically. Users need to update it manually.
14:06:09 INFO  : Disconnected from the channel tcfchan#3.
14:06:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:06:11 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:06:11 INFO  : 'jtag frequency' command is executed.
14:06:11 INFO  : Sourcing of '/home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:06:11 INFO  : Context for 'APU' is selected.
14:06:11 INFO  : System reset is completed.
14:06:14 INFO  : 'after 3000' command is executed.
14:06:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:06:16 INFO  : FPGA configured successfully with bitstream "/home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit"
14:06:16 INFO  : Context for 'APU' is selected.
14:06:16 INFO  : Hardware design information is loaded from '/home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf'.
14:06:16 INFO  : 'configparams force-mem-access 1' command is executed.
14:06:16 INFO  : Context for 'APU' is selected.
14:06:16 INFO  : 'ps7_init' command is executed.
14:06:16 INFO  : 'ps7_post_config' command is executed.
14:06:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:06:17 INFO  : The application '/home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/trng_app/Debug/trng_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:06:17 INFO  : 'configparams force-mem-access 0' command is executed.
14:06:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/trng_app/Debug/trng_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:06:17 INFO  : Memory regions updated for context APU
14:06:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:06:17 INFO  : 'con' command is executed.
14:06:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:06:17 INFO  : Launch script is exported to file '/home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_trng_app.elf_on_local.tcl'
14:21:15 INFO  : Disconnected from the channel tcfchan#4.
