/* Copyright (c) 2011-2013, The Linux Foundation. All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 and
 * only version 2 as published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

#ifndef __ARCH_ARM_MACH_MSM_BOARD_MSM8930_H
#define __ARCH_ARM_MACH_MSM_BOARD_MSM8930_H

#define MSM8930_PHASE_2

#include <linux/regulator/msm-gpio-regulator.h>
#include <linux/mfd/pm8xxx/pm8038.h>
#include <linux/mfd/pm8xxx/pm8921.h>
#include <linux/i2c.h>
#include <linux/i2c/sx150x.h>
#include <mach/irqs.h>
#include <mach/rpm-regulator.h>
#include <mach/msm_memtypes.h>
#include <mach/msm_rtb.h>
#include <linux/input.h>

#include <linux/i2c/melfas_ts.h>
/*
 * TODO: When physical 8930/PM8038 hardware becomes
 * available, remove this block.
 */
#ifndef MSM8930_PHASE_2
#include <linux/mfd/pm8xxx/pm8921.h>
#define PM8921_GPIO_BASE		NR_GPIO_IRQS
#define PM8921_GPIO_PM_TO_SYS(pm_gpio)	(pm_gpio - 1 + PM8921_GPIO_BASE)
#define PM8921_MPP_BASE			(PM8921_GPIO_BASE + PM8921_NR_GPIOS)
#define PM8921_MPP_PM_TO_SYS(pm_gpio)	(pm_gpio - 1 + PM8921_MPP_BASE)
#endif

/* Macros assume PMIC GPIOs and MPPs start at 1 */
/*
 * PM8917 has more GPIOs and MPPs than PM8038; therefore, use PM8038 sizes at
 * all times so that PM8038 vs PM8917 can be chosen at runtime.  This results in
 * the Linux GPIO address space being contiguous for PM8917 and discontiguous
 * for PM8038.
 */
#define PM8038_GPIO_BASE		NR_GPIO_IRQS
#define PM8038_GPIO_PM_TO_SYS(pm_gpio)	(pm_gpio - 1 + PM8038_GPIO_BASE)
#define PM8038_MPP_BASE			(PM8038_GPIO_BASE + PM8917_NR_GPIOS)
#define PM8038_MPP_PM_TO_SYS(pm_gpio)	(pm_gpio - 1 + PM8038_MPP_BASE)
#define PM8038_IRQ_BASE			(NR_MSM_IRQS + NR_GPIO_IRQS)

/* These PM8917 alias macros are used to provide context in board files. */
#define PM8917_GPIO_PM_TO_SYS(pm_gpio)	PM8038_GPIO_PM_TO_SYS(pm_gpio)
#define PM8917_MPP_PM_TO_SYS(pm_gpio)	PM8038_MPP_PM_TO_SYS(pm_gpio)
#define PM8917_IRQ_BASE			PM8038_IRQ_BASE

extern int get_detected_cable(void);
/*
 * TODO: When physical 8930/PM8038 hardware becomes
 * available, replace this block with 8930/pm8038 regulator
 * declarations.
 */

#ifndef MSM8930_PHASE_2
extern struct pm8xxx_regulator_platform_data
	msm_pm8921_regulator_pdata[] __devinitdata;

extern int msm_pm8921_regulator_pdata_len __devinitdata;

extern struct gpio_regulator_platform_data
	msm_gpio_regulator_pdata[] __devinitdata;

extern struct rpm_regulator_platform_data msm_rpm_regulator_pdata __devinitdata;

#define GPIO_VREG_ID_EXT_5V		0
#define GPIO_VREG_ID_EXT_L2		1
#define GPIO_VREG_ID_EXT_3P3V		2
#endif

extern struct regulator_init_data msm8930_pm8038_saw_regulator_core0_pdata;
extern struct regulator_init_data msm8930_pm8038_saw_regulator_core1_pdata;
extern struct regulator_init_data msm8930_pm8917_saw_regulator_core0_pdata;
extern struct regulator_init_data msm8930_pm8917_saw_regulator_core1_pdata;

extern struct pm8xxx_regulator_platform_data
	msm8930_pm8038_regulator_pdata[] __devinitdata;
extern int msm8930_pm8038_regulator_pdata_len __devinitdata;

extern struct pm8xxx_regulator_platform_data
	msm8930_pm8917_regulator_pdata[] __devinitdata;
extern int msm8930_pm8917_regulator_pdata_len __devinitdata;

#define MSM8930_GPIO_VREG_ID_EXT_5V		0
#define MSM8930_GPIO_VREG_ID_EXT_OTG_SW		1

extern struct gpio_regulator_platform_data
	msm8930_pm8038_gpio_regulator_pdata[] __devinitdata;
extern struct gpio_regulator_platform_data
	msm8930_pm8917_gpio_regulator_pdata[] __devinitdata;

extern struct rpm_regulator_platform_data
	msm8930_pm8038_rpm_regulator_pdata __devinitdata;
extern struct rpm_regulator_platform_data
	msm8930_pm8917_rpm_regulator_pdata __devinitdata;

#if defined(CONFIG_GPIO_SX150X) || defined(CONFIG_GPIO_SX150X_MODULE)
enum {
	GPIO_EXPANDER_IRQ_BASE = (PM8038_IRQ_BASE + PM8038_NR_IRQS),
	GPIO_EXPANDER_GPIO_BASE = (PM8038_MPP_BASE + PM8917_NR_MPPS),
	/* CAM Expander */
	GPIO_CAM_EXPANDER_BASE = GPIO_EXPANDER_GPIO_BASE,
	GPIO_CAM_GP_STROBE_READY = GPIO_CAM_EXPANDER_BASE,
	GPIO_CAM_GP_AFBUSY,
	GPIO_CAM_GP_STROBE_CE,
	GPIO_CAM_GP_CAM1MP_XCLR,
	GPIO_CAM_GP_CAMIF_RESET_N,
	GPIO_CAM_GP_XMT_FLASH_INT,
	GPIO_CAM_GP_LED_EN1,
	GPIO_CAM_GP_LED_EN2,

};
#endif

enum {
	SX150X_CAM,
};

#endif

extern struct sx150x_platform_data msm8930_sx150x_data[];
extern struct msm_camera_board_info msm8930_camera_board_info;
void msm8930_init_cam(void);
void msm8930_init_fb(void);
void msm8930_init_pmic(void);
extern void msm8930_add_vidc_device(void);

/*
 * TODO: When physical 8930/PM8038 hardware becomes
 * available, remove this block or add the config
 * option.
 */
#ifndef MSM8930_PHASE_2
void msm8960_init_pmic(void);
void msm8960_pm8921_gpio_mpp_init(void);
#endif

void msm8930_init_mmc(void);
int msm8930_init_gpiomux(void);
void msm8930_allocate_fb_region(void);
void msm8930_pm8038_gpio_mpp_init(void);
void msm8930_pm8917_gpio_mpp_init(void);
void msm8930_set_display_params(char *prim_panel, char *ext_panel);
void msm8930_mdp_writeback(struct memtype_reserve *reserve_table);
void __init msm8930_init_gpu(void);
void __init configure_8930_sglte_regulator(void);
void __init lge_add_bcm43341_device(void);


#define PLATFORM_IS_CHARM25() \
	(machine_is_msm8930_cdp() && \
		(socinfo_get_platform_subtype() == 1) \
	)

#define MSM_8930_GSBI3_QUP_I2C_BUS_ID 3
#define MSM_8930_GSBI4_QUP_I2C_BUS_ID 4
#define MSM_8930_GSBI2_QUP_I2C_BUS_ID 2
#define MSM_8930_GSBI8_QUP_I2C_BUS_ID 8
#define MSM_8930_GSBI9_QUP_I2C_BUS_ID 0
#define MSM_8930_GSBI10_QUP_I2C_BUS_ID 10
#define MSM_8930_GSBI12_QUP_I2C_BUS_ID 12

#define I2C_SURF 1
#define I2C_FFA  (1 << 1)
#define I2C_RUMI (1 << 2)
#define I2C_SIM  (1 << 3)
#define I2C_FLUID (1 << 4)
#define I2C_LIQUID (1 << 5)

extern struct msm_rtb_platform_data msm8930_rtb_pdata;
extern struct msm_cache_dump_platform_data msm8930_cache_dump_pdata;
/*
 * TODO: LGE Specific Devices for each models
 */

/* LGE Specific LCD */
//LGE_CHANGE_S [koh.euije@lge.com] LCD for L9II
//#ifndef CONFIG_MACH_LGE_F6_TMUS
//#define LCD_RESOLUTION_X			800
//#define LCD_RESOLUTION_Y			496
//#define MSM_FB_WIDTH_MM			56
//#define MSM_FB_HEIGHT_MM			94
//#else
//#define LCD_RESOLUTION_X			556
//#define LCD_RESOLUTION_Y			960
//#define MSM_FB_WIDTH_MM			53
//#define MSM_FB_HEIGHT_MM			95
//#endif
#if defined(CONFIG_MACH_LGE_L9II_COMMON)
#define LCD_RESOLUTION_X                                       1280
#define LCD_RESOLUTION_Y                                       736
#define MSM_FB_WIDTH_MM                                      59
#define MSM_FB_HEIGHT_MM                                     104
#elif defined(CONFIG_MACH_LGE_F6_TMUS) || defined(CONFIG_MACH_LGE_F6_VDF) || defined(CONFIG_MACH_LGE_F6_ORG) || defined(CONFIG_MACH_LGE_F6_OPEN) || defined(CONFIG_MACH_LGE_F6_TMO)
#define LCD_RESOLUTION_X			556
#define LCD_RESOLUTION_Y			960
#define MSM_FB_WIDTH_MM			53
#define MSM_FB_HEIGHT_MM			95
#else
#define LCD_RESOLUTION_X			800
#define LCD_RESOLUTION_Y			496
#define MSM_FB_WIDTH_MM			56
#define MSM_FB_HEIGHT_MM			94
#endif
//LGE_CHANGE_E [koh.euije@lge.com] LCD for L9II

#define DISABLE_GSBI1_SPI


/* LGE Specific TOUCH */
#define MELFAS_VD33_MAX_UV			2850000
#define MELFAS_VD33_MIN_UV			2850000
#define MELFAS_VD33_CURR_UA			4230

#define MELFAS_IO_MAX_UV			1800000
#define MELFAS_IO_MIN_UV			1800000

//LGE_CHANGE_S [hoseong.han@lge.com] Touch for L9II
#if defined(CONFIG_MACH_LGE_L9II_COMMON)
#define TS_X_MIN					0
#define TS_X_MAX					720
#define TS_Y_MIN					0
#define TS_Y_MAX					1280
#else
#define TS_X_MIN					0
#define TS_X_MAX					480
#define TS_Y_MIN					0
#define TS_Y_MAX					800
#endif
//LGE_CHANGE_E [hoseong.han@lge.com] Touch for L9II

#ifdef CONFIG_TOUCHSCREEN_MMS128
#define TS_GPIO_I2C_SDA				16
#define TS_GPIO_I2C_SCL				17
#define TS_GPIO_IRQ					11

#define ATMEL_TS_I2C_SLAVE_ADDR		0x4A
#define MELFAS_TS_I2C_SLAVE_ADDR 	0x48

#define MSM_8960_TS_PWR             52
#define MSM_8960_TS_MAKER_ID        68

#define TOUCH_FW_VERSION  			0x06

#endif


/* LGE Specific HALL-IC*/
#ifdef CONFIG_HALLIC_S5712ACDL1
#define GPIO_S5712ACDL1_IRQ         50
#endif

/* Cradle GPIOs */
#ifdef CONFIG_BU52031NVX
#if defined(CONFIG_BU52031NVX_CARKITDETECT)
#define GPIO_CARKIT_DETECT		39
#endif
#if defined(CONFIG_BU52031NVX_POUCHDETECT)
#define GPIO_POUCH_DETECT		40
#endif
#endif

/* LGE Specific Vibrator */
#ifdef CONFIG_LGE_DIRECT_QCOIN_VIBRATOR
#define MOTOR_AMP					128
#define VIB_DRV						0x4A
#define VIB_DRV_SEL_MASK			0xf8
#define VIB_DRV_SEL_SHIFT			0x03
#define VIB_DRV_EN_MANUAL_MASK		0xfc
#define VIB_DRV_LOGIC_SHIFT			0x2
#define VIB_HIGH_MAX            	24    /* for Short Impact */
#define VIB_LOW_MAX             	24    /* Max level for Normal Scene */
#define VIB_LOW_MIN             	20    /* Min level for Normal Scene */
#endif

#ifdef CONFIG_PMIC8XXX_VIBRATOR
#define VIB_MIN_TIMEOUT_MS          25
#define VIB_MIN_STOP_MS             180
#define VIB_LEVEL_MV                2300
#define VIB_OVERDRIVE_MS            10
#define VIB_OVERDRIVE_RANGE_MS      100
#endif

/* LGE Specific Headset */
#define GPIO_EAR_SENSE_N			90

//LGE_CHANGE_S [kugchin.kang@lge.com] Audio for L9II, GPIO Setting for Ear Mic, 13-03-21
#if defined (CONFIG_MACH_LGE_L9II_COMMON)
#define GPIO_EAR_MIC_EN				7
#define GPIO_EARPOL_DETECT			9
#elif defined(CONFIG_MACH_LGE_F6_VDF) || defined(CONFIG_MACH_LGE_F6_ORG) || defined(CONFIG_MACH_LGE_F6_OPEN) || defined(CONFIG_MACH_LGE_F6_TMO)
#define GPIO_EAR_MIC_EN  			50
#define GPIO_EARPOL_DETECT  		69
#else
#define GPIO_EAR_MIC_EN				47
#define GPIO_EARPOL_DETECT			48
#endif
//LGE_CHANGE_E [kugchin.kang@lge.com] Audio for L9II, GPIO Setting for Ear Mic, 13-03-21

#define GPIO_EAR_KEY_INT			55

/* LGE Specific AMP power */
#define GPIO_EXT_BOOST_EN PM8038_GPIO_PM_TO_SYS(3)

#ifdef CONFIG_LGE_CHARGER_TEMP_SCENARIO
enum chg_temp_status_enum {
	CHG_BATT_TEMP_OVER_55,
	CHG_BATT_TEMP_54_55_OVER_4V,
	CHG_BATT_TEMP_54_55_UNDER_4V,
	CHG_BATT_TEMP_46_53_OVER_4V,
	CHG_BATT_TEMP_46_53_UNDER_4V,
	CHG_BATT_TEMP_43_45_OVER_4V,
	CHG_BATT_TEMP_43_45_UNDER_4V,
	CHG_BATT_TEMP_M7_42,
	CHG_BATT_TEMP_M9_M8,
	CHG_BATT_TEMP_UNDER_M10,
	CHG_BATT_TEMP_MAX_NUMBER,
};

enum chg_status_enum {
	DISCHG_BATT_NORMAL_STATE,
	DISCHG_BATT_WARNING_STATE,
	DISCHG_BATT_POWEROFF_STATE,
	CHG_BATT_NORMAL_STATE,
	CHG_BATT_DC_CURRENT_STATE,
	CHG_BATT_WARNING_STATE,
	CHG_BATT_STOP_CHARGING_STATE,
};
#endif



/* LGE Specific Power Management */
#ifdef CONFIG_LGE_PM

#if defined(CONFIG_MACH_LGE_FX3_VZW)
#define LGE_MSM8930_NC_GPIO_INITDATA \
	15,34,35,73,74,94,95,96,99,101,106
#define LGE_PM8038_NC_GPIO_INITDATA \
	1,5,6,7,8,10,11,12
#elif defined(CONFIG_MACH_LGE_FX3Q_TMUS)
	#define LGE_MSM8930_NC_GPIO_INITDATA \
			34,35,73,74,99,101
	#define LGE_PM8038_NC_GPIO_INITDATA \
			1,5,6,7,8,10,11,12
#elif defined(CONFIG_MACH_LGE_FX3_SPCS) || defined(CONFIG_MACH_LGE_FX3_SPCSTRF)
#define LGE_MSM8930_NC_GPIO_INITDATA \
	34, 35, 73, 74, 99, 100, 101
#define LGE_PM8038_NC_GPIO_INITDATA \
	5, 6, 7, 8, 10, 11, 12
#elif defined(CONFIG_MACH_LGE_FX3_TMUS)
#define LGE_MSM8930_NC_GPIO_INITDATA \
	34, 35, 73, 74, 95, 96, 99, 100, 101, 106
#define LGE_PM8038_NC_GPIO_INITDATA \
	5, 6, 7, 8, 10, 11, 12
#elif defined(CONFIG_MACH_LGE_F6_TMUS)
#define LGE_MSM8930_NC_GPIO_INITDATA \
	0,2,6,7,8,9,10,14,18,19,33,34,35,36,38,39,40, \
    41,50,51,52,54,67,69,71,72,73,74,75,80, \
    91,92,93,97,99,100,101,102,109,110,113,120, \
    121,124,128,130,135,138,140,141,144,145,149,150,151
#define LGE_PM8038_NC_GPIO_INITDATA \
	6,7,8,10,11
#elif defined(CONFIG_MACH_LGE_F6_VDF)
#define LGE_MSM8930_NC_GPIO_INITDATA \
	0,6,7,8,9,10,14,18,19,33,34,35,36,38,39,40, \
    41,51,56,71,72,73,74,75,80, \
    91,92,93,99,100,101,102,109,110, \
    124,128,135,138,144,145,149,150,151
#define LGE_PM8038_NC_GPIO_INITDATA \
	6,7,8,10,11	
#elif defined(CONFIG_MACH_LGE_L9II_COMMON)
#define LGE_MSM8930_NC_GPIO_INITDATA \
	8, 14, 18, 19, 33, 36, 39, 41, 50, 53, \
	67, 68, 69, 71, 72, 73, 74, 75, 80, \
	91, 92, 93, 97, 102, 109, 113, 114, 115, 116, \
	120, 121, 124, 126, 133, 135, 138, 139, 140, \
	144, 145, 146, 149, 150, 151	
#define LGE_PM8038_NC_GPIO_INITDATA \
	5, 6, 7, 8, 10, 11, 12
#else
#define LGE_MSM8930_NC_GPIO_INITDATA
#define LGE_PM8038_NC_GPIO_INITDATA
#endif

#if defined(CONFIG_MACH_LGE_F6_TMUS) || defined(CONFIG_MACH_LGE_F6_VDF)
#define IBAT_CURRENT 	    1225
#elif defined(CONFIG_MACH_LGE_FX3_VZW) || defined(CONFIG_MACH_LGE_FX3Q_TMUS) 
#define IBAT_CURRENT 	    1225
#elif defined(CONFIG_MACH_LGE_L9II_COMMON)
#define IBAT_CURRENT 	    850
#else
#define IBAT_CURRENT 	    1500
#endif

/* For cable detection */
/* Ref resistance value = 200K */
#define ADC_NO_INIT_CABLE   0
#define ADC_CABLE_MHL_1K    35000
#define ADC_CABLE_U_28P7K   200000
#define ADC_CABLE_28P7K     224000
#define ADC_CABLE_56K       494000
#define ADC_CABLE_100K      520000
#define ADC_CABLE_130K      778000
#define ADC_CABLE_180K      872000
#define ADC_CABLE_200K      915000
#define ADC_CABLE_220K      981000
#define ADC_CABLE_270K      1071000
#define ADC_CABLE_330K      1246000
#define ADC_CABLE_620K      1431000
#define ADC_CABLE_910K      1630000
#define ADC_CABLE_NONE      1800000

#if defined(CONFIG_MACH_LGE_FX3_VZW) || defined(CONFIG_MACH_LGE_F6_TMUS) || defined(CONFIG_MACH_LGE_F6_VDF) || defined(CONFIG_MACH_LGE_FX3Q_TMUS)
#define C_NO_INIT_TA_MA     0
#define C_MHL_1K_TA_MA      1100
#define C_U_28P7K_TA_MA     1100
#define C_28P7K_TA_MA       1100
#define C_56K_TA_MA         1500
#define C_100K_TA_MA        1100
#define C_130K_TA_MA        1500
#define C_180K_TA_MA        1100
#define C_200K_TA_MA        1100
#define C_220K_TA_MA        1100
#define C_270K_TA_MA        1100
#define C_330K_TA_MA        1100
#define C_620K_TA_MA        1100
#define C_910K_TA_MA        1500
#define C_NONE_TA_MA        1100
#else
#define C_NO_INIT_TA_MA     0
#define C_MHL_1K_TA_MA      500
#define C_U_28P7K_TA_MA     500
#define C_28P7K_TA_MA       500
#define C_56K_TA_MA         1500 /* it will be changed in future */
#define C_100K_TA_MA        500
#define C_130K_TA_MA        1500
#define C_180K_TA_MA        900
#define C_200K_TA_MA        700
#define C_220K_TA_MA        700
#define C_270K_TA_MA        700
#define C_330K_TA_MA        500
#define C_620K_TA_MA        500
#define C_910K_TA_MA        1500//[ORG]500
#if defined(CONFIG_MACH_LGE_FX3_TMUS)
#define C_NONE_TA_MA		1100
#elif defined(CONFIG_MACH_LGE_L9II_COMMON)
#define C_NONE_TA_MA        850
#else
#define C_NONE_TA_MA        1200
#endif
#endif

#define C_NO_INIT_USB_MA    0
#define C_MHL_1K_USB_MA     500
#define C_U_28P7K_USB_MA    500
#define C_28P7K_USB_MA      500
#define C_56K_USB_MA        1500 /* it will be changed in future */
#define C_100K_USB_MA       500
#define C_130K_USB_MA       1500
#define C_180K_USB_MA       500
#define C_200K_USB_MA       500
#define C_220K_USB_MA       500
#define C_270K_USB_MA       500
#define C_330K_USB_MA       500
#define C_620K_USB_MA       500
#define C_910K_USB_MA       1500//[ORG]500
#define C_NONE_USB_MA       500
#endif

