# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do PortingTest_TL_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/Hidemichi_Gotou/Documents/intelFPGA_lite/17.0/Test001/block_mux.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:30:04 on Jul 26,2017
# vcom -reportprogress 300 -93 -work work C:/Users/Hidemichi_Gotou/Documents/intelFPGA_lite/17.0/Test001/block_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity block_mux
# -- Compiling architecture block_mux_architecture of block_mux
# End time: 17:30:04 on Jul 26,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Hidemichi_Gotou/Documents/intelFPGA_lite/17.0/Test001/block_adder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:30:04 on Jul 26,2017
# vcom -reportprogress 300 -93 -work work C:/Users/Hidemichi_Gotou/Documents/intelFPGA_lite/17.0/Test001/block_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity block_adder
# -- Compiling architecture block_adder_architecture of block_adder
# End time: 17:30:04 on Jul 26,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Hidemichi_Gotou/Documents/intelFPGA_lite/17.0/Test001/block_cnt.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:30:04 on Jul 26,2017
# vcom -reportprogress 300 -93 -work work C:/Users/Hidemichi_Gotou/Documents/intelFPGA_lite/17.0/Test001/block_cnt.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity block_cnt
# -- Compiling architecture block_cnt_architecture of block_cnt
# End time: 17:30:04 on Jul 26,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
wave create -pattern none -portmode in -language vhdl -range 3 0 /block_adder/DIN_A
# Editable Wave items are not compatible with the wave window's standard undo-redo.  Standard undo-redo has been disabled.
# block_adder
wave create -pattern none -portmode in -language vhdl -range 3 0 /block_adder/DIN_B
# block_adder
wave create -pattern none -portmode in -language vhdl /block_adder/EN_L
# block_adder
wave create -pattern none -portmode in -language vhdl /block_adder/MCK
# block_adder
wave create -pattern none -portmode out -language vhdl -range 4 0 /block_adder/DOUT
# block_adder
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
wave create -pattern none -portmode in -language vhdl /block_cnt/MCK
# block_cnt
wave create -pattern none -portmode in -language vhdl -range 3 0 /block_cnt/DIN
# block_cnt
wave create -pattern none -portmode in -language vhdl /block_cnt/EN_L
# block_cnt
wave create -pattern none -portmode in -language vhdl /block_cnt/CLR_L
# block_cnt
wave create -pattern none -portmode in -language vhdl /block_cnt/LD_L
# block_cnt
wave create -pattern none -portmode out -language vhdl /block_cnt/CARRY
# block_cnt
wave create -pattern none -portmode out -language vhdl -range 3 0 /block_cnt/DOUT
# block_cnt
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
wave create -pattern none -portmode in -language vhdl -range 3 0 /block_mux/DIN_A
# block_mux
wave create -pattern none -portmode in -language vhdl -range 3 0 /block_mux/DIN_B
# block_mux
wave create -pattern none -portmode in -language vhdl /block_mux/SEL_L
# block_mux
wave create -pattern none -portmode in -language vhdl /block_mux/EN_L
# block_mux
wave create -pattern none -portmode in -language vhdl /block_mux/MCK
# block_mux
wave create -pattern none -portmode out -language vhdl -range 3 0 /block_mux/DOUT
# block_mux
