<div id="pf1d2" class="pf w0 h0" data-page-no="1d2"><div class="pc pc1d2 w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg1d2.png"/><div class="t m0 xf5 h9 y1a5 ff1 fs2 fc0 sc0 ls0 ws20b">ADC<span class="ff7">x</span><span class="ws0">_CFG1 field descriptions</span></div><div class="t m0 x12c h10 y1a6 ff1 fs4 fc0 sc0 ls0 ws25f">Field Description</div><div class="t m0 x3a h7 y1a7 ff2 fs4 fc0 sc0 ls0">31–8</div><div class="t m0 x91 h7 y1a8 ff2 fs4 fc0 sc0 ls0">Reserved</div><div class="t m0 x83 h7 y1a7 ff2 fs4 fc0 sc0 ls0 ws0">This field is reserved.</div><div class="t m0 x83 h7 y1a8 ff2 fs4 fc0 sc0 ls0 ws0">This read-only field is reserved and always has the value 0.</div><div class="t m0 x97 h7 y2b4 ff2 fs4 fc0 sc0 ls0">7</div><div class="t m0 x4f h7 y1aa ff2 fs4 fc0 sc0 ls0">ADLPC</div><div class="t m0 x83 h7 y2b4 ff2 fs4 fc0 sc0 ls0 ws0">Low-Power Configuration</div><div class="t m0 x83 h7 y1194 ff2 fs4 fc0 sc0 ls0 ws0">Controls the power configuration of the successive approximation converter. This optimizes power</div><div class="t m0 x83 h7 y12c8 ff2 fs4 fc0 sc0 ls0 ws0">consumption when higher sample rates are not required.</div><div class="t m0 x83 h7 y333 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Normal power configuration.</div><div class="t m0 x83 h7 y7fe ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Low-power configuration. The power is reduced at the expense of maximum clock speed.</div><div class="t m0 x1 h7 y847 ff2 fs4 fc0 sc0 ls0">6–5</div><div class="t m0 x3a h7 y47f ff2 fs4 fc0 sc0 ls0">ADIV</div><div class="t m0 x83 h7 y847 ff2 fs4 fc0 sc0 ls0 ws0">Clock Divide Select</div><div class="t m0 x83 h7 y12f6 ff2 fs4 fc0 sc0 ls0 ws0">ADIV selects the divide ratio used by the ADC to generate the internal clock ADCK.</div><div class="t m0 x83 h7 y480 ff2 fs4 fc0 sc0 ls0 ws0">00<span class="_ _28"> </span>The divide ratio is 1 and the clock rate is input clock.</div><div class="t m0 x83 h7 y2971 ff2 fs4 fc0 sc0 ls0 ws0">01<span class="_ _28"> </span>The divide ratio is 2 and the clock rate is (input clock)/2.</div><div class="t m0 x83 h7 y2972 ff2 fs4 fc0 sc0 ls0 ws0">10<span class="_ _28"> </span>The divide ratio is 4 and the clock rate is (input clock)/4.</div><div class="t m0 x83 h7 y28a ff2 fs4 fc0 sc0 ls0 ws0">11<span class="_ _28"> </span>The divide ratio is 8 and the clock rate is (input clock)/8.</div><div class="t m0 x97 h7 y1f1e ff2 fs4 fc0 sc0 ls0">4</div><div class="t m0 x50 h7 yec8 ff2 fs4 fc0 sc0 ls0">ADLSMP</div><div class="t m0 x83 h7 y1f1e ff2 fs4 fc0 sc0 ls0 ws0">Sample time configuration</div><div class="t m0 x83 h7 y1f1f ff2 fs4 fc0 sc0 ls0 ws0">ADLSMP selects between different sample times based on the conversion mode selected. This bit adjusts</div><div class="t m0 x83 h7 y2973 ff2 fs4 fc0 sc0 ls0 ws0">the sample period to allow higher impedance inputs to be accurately sampled or to maximize conversion</div><div class="t m0 x83 h7 y84b ff2 fs4 fc0 sc0 ls0 ws0">speed for lower impedance inputs. Longer sample times can also be used to lower overall power</div><div class="t m0 x83 h7 y2c5 ff2 fs4 fc0 sc0 ls0 ws0">consumption if continuous conversions are enabled and high conversion rates are not required. When</div><div class="t m0 x83 h7 y2c6 ff2 fs4 fc0 sc0 ls0 ws0">ADLSMP=1, the long sample time select bits, (ADLSTS[1:0]), can select the extent of the long sample</div><div class="t m0 x83 h7 y2974 ff2 fs4 fc0 sc0 ls0">time.</div><div class="t m0 x83 h7 y275b ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Short sample time.</div><div class="t m0 x83 h7 y24b ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Long sample time.</div><div class="t m0 x1 h7 y2975 ff2 fs4 fc0 sc0 ls0">3–2</div><div class="t m0 x34 h7 y2976 ff2 fs4 fc0 sc0 ls0">MODE</div><div class="t m0 x83 h7 y2975 ff2 fs4 fc0 sc0 ls0 ws0">Conversion mode selection</div><div class="t m0 x83 h7 y2977 ff2 fs4 fc0 sc0 ls0 ws0">Selects the ADC resolution mode.</div><div class="t m0 x83 h7 y1689 ff2 fs4 fc0 sc0 ls0 ws0">00<span class="_ _28"> </span>When DIFF=0:It is single-ended 8-bit conversion; when DIFF=1, it is differential 9-bit conversion with</div><div class="t m0 x10c h7 y2978 ff2 fs4 fc0 sc0 ls0 ws0">2&apos;s complement output.</div><div class="t m0 x83 h7 y252 ff2 fs4 fc0 sc0 ls0 ws0">01<span class="_ _28"> </span>When DIFF=0:It is single-ended 12-bit conversion ; when DIFF=1, it is differential 13-bit conversion</div><div class="t m0 x10c h7 y253 ff2 fs4 fc0 sc0 ls0 ws0">with 2&apos;s complement output.</div><div class="t m0 x83 h7 y2979 ff2 fs4 fc0 sc0 ls0 ws0">10<span class="_ _28"> </span>When DIFF=0:It is single-ended 10-bit conversion ; when DIFF=1, it is differential 11-bit conversion</div><div class="t m0 x10c h7 y325 ff2 fs4 fc0 sc0 ls0 ws0">with 2&apos;s complement output.</div><div class="t m0 x83 h7 y297a ff2 fs4 fc0 sc0 ls0 ws0">11<span class="_ _28"> </span>When DIFF=0:It is single-ended 16-bit conversion; when DIFF=1, it is differential 16-bit conversion</div><div class="t m0 x10c h7 y297b ff2 fs4 fc0 sc0 ls0 ws0">with 2&apos;s complement output.</div><div class="t m0 x1 h7 y297c ff2 fs4 fc0 sc0 ls0">1–0</div><div class="t m0 x60 h7 y297d ff2 fs4 fc0 sc0 ls0">ADICLK</div><div class="t m0 x83 h7 y297c ff2 fs4 fc0 sc0 ls0 ws0">Input Clock Select</div><div class="t m0 x83 h7 y297e ff2 fs4 fc0 sc0 ls0 ws0">Selects the input clock source to generate the internal clock, ADCK. Note that when the ADACK clock</div><div class="t m0 x83 h7 y159c ff2 fs4 fc0 sc0 ls0 ws0">source is selected, it is not required to be active prior to conversion start. When it is selected and it is not</div><div class="t m0 x83 h7 y159d ff2 fs4 fc0 sc0 ls0 ws0">active prior to a conversion start, when CFG2[ADACKEN]=0, the asynchronous clock is activated at the</div><div class="t m0 x83 h7 y297f ff2 fs4 fc0 sc0 ls0 ws0">start of a conversion and deactivated when conversions are terminated. In this case, there is an</div><div class="t m0 x83 h7 y2980 ff2 fs4 fc0 sc0 ls0 ws0">associated clock startup delay each time the clock source is re-activated.</div><div class="t m0 x83 h7 y2981 ff2 fs4 fc0 sc0 ls0 ws0">00<span class="_ _28"> </span>Bus clock</div><div class="t m0 x83 h7 y2982 ff2 fs4 fc0 sc0 ls0 ws0">01<span class="_ _28"> </span>(Bus clock)/2</div><div class="t m0 x83 h7 y2983 ff2 fs4 fc0 sc0 ls0 ws0">10<span class="_ _28"> </span>Alternate clock (ALTCLK)</div><div class="t m0 x83 h7 y261 ff2 fs4 fc0 sc0 ls0 ws0">11<span class="_ _28"> </span>Asynchronous clock (ADACK)</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0 ws0">Register definition</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">466<span class="_ _113"> </span>Freescale Semiconductor, Inc.</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
