============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/Chang/software/TD/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     Admin
   Run Date =   Sat Sep 14 10:47:19 2024

   Run on =     DZ-CHANGRENWEI
============================================================
RUN-1002 : start command "open_project biss_test.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../01_src/03_ip/mypll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../01_src/03_ip/mypll.v(78)
HDL-1007 : analyze verilog file ../../01_src/01_rtl/biss_test.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/biss_control.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/led.v
RUN-1001 : Project manager successfully analyzed 4 source files.
RUN-1002 : start command "import_device eagle_20.db -package EG4X20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/M14  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/biss_test_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "read_sdc ../../01_src/04_pin/biss_test.sdc"
RUN-1002 : start command "get_ports sys_clk"
RUN-1002 : start command "create_clock -name clk_50MHz -period 20 -waveform 10 20 "
RUN-1102 : create_clock: clock name: clk_50MHz, type: 0, period: 20000, rise: 10000, fall: 0.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {U1_pll/pll_inst.clkc[0]} -source [get_ports {sys_clk}] -master_clock {clk_50MHz} -multiply_by 4.0000 [get_pins {U1_pll/pll_inst.clkc[0]}]
RUN-1002 : start command "get_ports sys_clk"
RUN-1002 : start command "get_pins U1_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name U1_pll/pll_inst.clkc[0] -source  -master_clock clk_50MHz -multiply_by 4.0000 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {U1_pll/pll_inst.clkc[1]} -source [get_ports {sys_clk}] -master_clock {clk_50MHz} -divide_by 10.0000 [get_pins {U1_pll/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports sys_clk"
RUN-1002 : start command "get_pins U1_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name U1_pll/pll_inst.clkc[1] -source  -master_clock clk_50MHz -divide_by 10.0000 "
RUN-1002 : start command "config_chipwatcher ../../01_src/05_boot/biss_test.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model biss_test
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 11 view nodes, 11 trigger nets, 11 data nets.
KIT-1004 : Chipwatcher code = 0001100100111010
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir D:/Chang/software/TD/cw/ -file biss_test_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\bus_det.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\bus_top.sv
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\cfg_int.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\cwc_top.sv
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\detect_bus.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\detect_non_bus.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\emb_ctrl.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\register.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\tap.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\trigger.sv
HDL-1007 : analyze verilog file biss_test_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in biss_test_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=11,BUS_DIN_NUM=11,BUS_CTRL_NUM=66,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100,32'sb0101,32'sb0110,32'sb0111,32'sb01000,32'sb01001,32'sb01010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000,32'sb011110,32'sb0100100,32'sb0101010,32'sb0110000,32'sb0110110,32'sb0111100}) in D:/Chang/software/TD/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=88) in D:/Chang/software/TD/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=88) in D:/Chang/software/TD/cw\register.v(21)
HDL-1007 : elaborate module tap in D:/Chang/software/TD/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=11,BUS_DIN_NUM=11,BUS_CTRL_NUM=66,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100,32'sb0101,32'sb0110,32'sb0111,32'sb01000,32'sb01001,32'sb01010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000,32'sb011110,32'sb0100100,32'sb0101010,32'sb0110000,32'sb0110110,32'sb0111100}) in D:/Chang/software/TD/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=11,BUS_DIN_NUM=11,BUS_CTRL_NUM=66,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100,32'sb0101,32'sb0110,32'sb0111,32'sb01000,32'sb01001,32'sb01010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000,32'sb011110,32'sb0100100,32'sb0101010,32'sb0110000,32'sb0110110,32'sb0111100}) in D:/Chang/software/TD/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in D:/Chang/software/TD/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "biss_test"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=11,BUS_DIN_NUM=11,BUS_CTRL_NUM=66,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100,32'sb0101,32'sb0110,32'sb0111,32'sb01000,32'sb01001,32'sb01010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000,32'sb011110,32'sb0100100,32'sb0101010,32'sb0110000,32'sb0110110,32'sb0111100})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=88)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=88)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=11,BUS_DIN_NUM=11,BUS_CTRL_NUM=66,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100,32'sb0101,32'sb0110,32'sb0111,32'sb01000,32'sb01001,32'sb01010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000,32'sb011110,32'sb0100100,32'sb0101010,32'sb0110000,32'sb0110110,32'sb0111100})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=11,BUS_DIN_NUM=11,BUS_CTRL_NUM=66,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100,32'sb0101,32'sb0110,32'sb0111,32'sb01000,32'sb01001,32'sb01010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000,32'sb011110,32'sb0100100,32'sb0101010,32'sb0110000,32'sb0110110,32'sb0111100})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model biss_test
SYN-1032 : 1603/35 useful/useless nets, 818/33 useful/useless insts
SYN-1016 : Merged 52 instances.
SYN-1032 : 1340/22 useful/useless nets, 1126/22 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 1324/16 useful/useless nets, 1114/12 useful/useless insts
SYN-1017 : Remove 2 const input seq instances
SYN-1002 :     cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/din_r1_reg
SYN-1002 :     cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/din_r2_reg
SYN-1020 : Optimized 1 distributor mux.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 1, 320 better
SYN-1014 : Optimize round 2
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 2, 10 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 1 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.203912s wall, 0.531250s user + 0.671875s system = 1.203125s CPU (99.9%)

RUN-1004 : used memory is 106 MB, reserved memory is 75 MB, peak memory is 107 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 11 IOs to PADs
RUN-1002 : start command "update_pll_param -module biss_test"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1127/23 useful/useless nets, 919/14 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 37 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 2 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 8 instances.
SYN-1032 : 1448/3 useful/useless nets, 1240/2 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 5004, tnet num: 1446, tinst num: 1238, tnode num: 6111, tedge num: 7357.
TMR-2508 : Levelizing timing graph completed, there are 51 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1446 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 144 (4.12), #lev = 5 (2.48)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 144 (4.12), #lev = 5 (2.48)
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 495 instances into 144 LUTs, name keeping = 74%.
SYN-1001 : Packing model "biss_test" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 289 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 86 adder to BLE ...
SYN-4008 : Packed 86 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model biss_test
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.772391s wall, 1.015625s user + 0.750000s system = 1.765625s CPU (99.6%)

RUN-1004 : used memory is 110 MB, reserved memory is 79 MB, peak memory is 125 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model biss_test
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net U2_control/clk driven by BUFG (51 clock/control pins, 1 other pins).
SYN-4016 : Net config_inst_syn_10 driven by BUFG (186 clock/control pins, 0 other pins).
SYN-4027 : Net U2_control/clk_5M is clkc1 of pll U1_pll/pll_inst.
SYN-4019 : Net sys_clk_dup_1 is refclk of pll U1_pll/pll_inst.
SYN-4020 : Net sys_clk_dup_1 is fbclk of pll U1_pll/pll_inst.
SYN-4025 : Tag rtl::Net U2_control/clk as clock net
SYN-4025 : Tag rtl::Net U2_control/clk_5M as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sys_clk_dup_1 as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database on model biss_test.
RUN-1001 : There are total 787 instances
RUN-0007 : 267 luts, 393 seqs, 64 mslices, 43 lslices, 11 pads, 3 brams, 0 dsps
RUN-1001 : There are total 995 nets
RUN-1001 : 586 nets have 2 pins
RUN-1001 : 344 nets have [3 - 5] pins
RUN-1001 : 37 nets have [6 - 10] pins
RUN-1001 : 14 nets have [11 - 20] pins
RUN-1001 : 8 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      2      
RUN-1001 :   No   |  No   |  Yes  |     209     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     182     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    4    |   4   |     5      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 10
PHY-3001 : Initial placement ...
PHY-3001 : design contains 785 instances, 267 luts, 393 seqs, 107 slices, 14 macros(107 instances: 64 mslices 43 lslices)
PHY-0007 : Cell area utilization is 2%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 3914, tnet num: 993, tinst num: 785, tnode num: 5308, tedge num: 6546.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 993 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.111501s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (98.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 234966
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 785.
PHY-3001 : End clustering;  0.000013s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 204617, overlap = 6.75
PHY-3002 : Step(2): len = 181068, overlap = 6.75
PHY-3002 : Step(3): len = 168699, overlap = 6.75
PHY-3002 : Step(4): len = 159243, overlap = 6.75
PHY-3002 : Step(5): len = 149835, overlap = 6.75
PHY-3002 : Step(6): len = 141256, overlap = 6.75
PHY-3002 : Step(7): len = 131533, overlap = 6.75
PHY-3002 : Step(8): len = 121740, overlap = 6.75
PHY-3002 : Step(9): len = 112085, overlap = 6.75
PHY-3002 : Step(10): len = 102767, overlap = 6.75
PHY-3002 : Step(11): len = 93641.5, overlap = 6.75
PHY-3002 : Step(12): len = 85792.6, overlap = 6.75
PHY-3002 : Step(13): len = 77490.2, overlap = 6.75
PHY-3002 : Step(14): len = 70368.2, overlap = 6.75
PHY-3002 : Step(15): len = 65392.9, overlap = 6.75
PHY-3002 : Step(16): len = 60936.1, overlap = 6.75
PHY-3002 : Step(17): len = 56150.6, overlap = 6.75
PHY-3002 : Step(18): len = 53481.3, overlap = 6.75
PHY-3002 : Step(19): len = 48725.8, overlap = 6.75
PHY-3002 : Step(20): len = 45293, overlap = 6.75
PHY-3002 : Step(21): len = 43427.1, overlap = 6.75
PHY-3002 : Step(22): len = 40775.4, overlap = 6.75
PHY-3002 : Step(23): len = 34879.7, overlap = 6.75
PHY-3002 : Step(24): len = 34151.3, overlap = 6.75
PHY-3002 : Step(25): len = 31256.9, overlap = 6.75
PHY-3002 : Step(26): len = 29267.2, overlap = 6.75
PHY-3002 : Step(27): len = 28033.5, overlap = 6.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00047417
PHY-3002 : Step(28): len = 28137.1, overlap = 2.25
PHY-3002 : Step(29): len = 27916.2, overlap = 2.25
PHY-3002 : Step(30): len = 27817.4, overlap = 2.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00094834
PHY-3002 : Step(31): len = 27669.5, overlap = 2.25
PHY-3002 : Step(32): len = 27596.1, overlap = 2.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00189668
PHY-3002 : Step(33): len = 27588.5, overlap = 2.25
PHY-3002 : Step(34): len = 26988.8, overlap = 0
PHY-3002 : Step(35): len = 26995.8, overlap = 0
PHY-3002 : Step(36): len = 26986.7, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006625s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (235.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 993 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.020826s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (150.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(37): len = 26668.2, overlap = 2.53125
PHY-3002 : Step(38): len = 26507.6, overlap = 2.34375
PHY-3002 : Step(39): len = 25756.8, overlap = 2.65625
PHY-3002 : Step(40): len = 24822.1, overlap = 2.84375
PHY-3002 : Step(41): len = 24330.7, overlap = 3.125
PHY-3002 : Step(42): len = 23874.2, overlap = 2.75
PHY-3002 : Step(43): len = 23281.6, overlap = 2.3125
PHY-3002 : Step(44): len = 22797.5, overlap = 2.34375
PHY-3002 : Step(45): len = 22256.3, overlap = 2.65625
PHY-3002 : Step(46): len = 21690.6, overlap = 2.6875
PHY-3002 : Step(47): len = 21115.5, overlap = 2.1875
PHY-3002 : Step(48): len = 20811.2, overlap = 2.125
PHY-3002 : Step(49): len = 20296.5, overlap = 1.84375
PHY-3002 : Step(50): len = 20086, overlap = 2.1875
PHY-3002 : Step(51): len = 19685, overlap = 2.3125
PHY-3002 : Step(52): len = 19331.5, overlap = 2.5625
PHY-3002 : Step(53): len = 19286.7, overlap = 2.53125
PHY-3002 : Step(54): len = 18981.4, overlap = 2.84375
PHY-3002 : Step(55): len = 18907.7, overlap = 3.34375
PHY-3002 : Step(56): len = 18715.8, overlap = 4
PHY-3002 : Step(57): len = 18561.1, overlap = 5.375
PHY-3002 : Step(58): len = 18247.2, overlap = 6.0625
PHY-3002 : Step(59): len = 17851.7, overlap = 6.9375
PHY-3002 : Step(60): len = 17811.8, overlap = 7.15625
PHY-3002 : Step(61): len = 17541, overlap = 7.59375
PHY-3002 : Step(62): len = 17414.2, overlap = 7.1875
PHY-3002 : Step(63): len = 17131.8, overlap = 7.21875
PHY-3002 : Step(64): len = 17157.2, overlap = 7.21875
PHY-3002 : Step(65): len = 17020.9, overlap = 7.34375
PHY-3002 : Step(66): len = 16835.8, overlap = 7.75
PHY-3002 : Step(67): len = 16506.6, overlap = 7.125
PHY-3002 : Step(68): len = 16302, overlap = 6.84375
PHY-3002 : Step(69): len = 16486.7, overlap = 6.78125
PHY-3002 : Step(70): len = 16493.7, overlap = 6.9375
PHY-3002 : Step(71): len = 16238.3, overlap = 7.1875
PHY-3002 : Step(72): len = 15902.8, overlap = 7.46875
PHY-3002 : Step(73): len = 15689.8, overlap = 8.03125
PHY-3002 : Step(74): len = 15672, overlap = 10.7812
PHY-3002 : Step(75): len = 15423.6, overlap = 11.5938
PHY-3002 : Step(76): len = 15329.9, overlap = 9.28125
PHY-3002 : Step(77): len = 15435.4, overlap = 9.4375
PHY-3002 : Step(78): len = 15414.4, overlap = 10.2188
PHY-3002 : Step(79): len = 15218.2, overlap = 10.5938
PHY-3002 : Step(80): len = 15163.6, overlap = 11.3125
PHY-3002 : Step(81): len = 15135.9, overlap = 11.25
PHY-3002 : Step(82): len = 15032.4, overlap = 11.25
PHY-3002 : Step(83): len = 15054.3, overlap = 11.5625
PHY-3002 : Step(84): len = 15028.3, overlap = 11.6875
PHY-3002 : Step(85): len = 15199.6, overlap = 11.625
PHY-3002 : Step(86): len = 15293.3, overlap = 10.8125
PHY-3002 : Step(87): len = 15057.3, overlap = 10.3125
PHY-3002 : Step(88): len = 15015, overlap = 10.1875
PHY-3002 : Step(89): len = 14914.9, overlap = 9.90625
PHY-3002 : Step(90): len = 14840.5, overlap = 10.2188
PHY-3002 : Step(91): len = 14840.5, overlap = 10.2188
PHY-3002 : Step(92): len = 14730.6, overlap = 10.2188
PHY-3002 : Step(93): len = 14735.5, overlap = 10.2812
PHY-3002 : Step(94): len = 14735.5, overlap = 10.2812
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 993 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.020710s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (75.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.05439e-05
PHY-3002 : Step(95): len = 14790.9, overlap = 25.9688
PHY-3002 : Step(96): len = 14790.9, overlap = 25.9688
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.10877e-05
PHY-3002 : Step(97): len = 15018.4, overlap = 26.0938
PHY-3002 : Step(98): len = 15241.3, overlap = 25.5938
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.05833e-05
PHY-3002 : Step(99): len = 15472.2, overlap = 24.7812
PHY-3002 : Step(100): len = 16317.6, overlap = 23.4062
PHY-3002 : Step(101): len = 18238.4, overlap = 16.7188
PHY-3002 : Step(102): len = 17774, overlap = 16.4688
PHY-3002 : Step(103): len = 17592.8, overlap = 18.875
PHY-3002 : Step(104): len = 17453.9, overlap = 21.1875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000161167
PHY-3002 : Step(105): len = 17291.2, overlap = 22.3125
PHY-3002 : Step(106): len = 17518.3, overlap = 21.4688
PHY-3002 : Step(107): len = 17777.9, overlap = 16.3125
PHY-3002 : Step(108): len = 17713.4, overlap = 15.25
PHY-3002 : Step(109): len = 17495.8, overlap = 15.4688
PHY-3002 : Step(110): len = 17468.7, overlap = 17.7188
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000322333
PHY-3002 : Step(111): len = 17389, overlap = 17.4688
PHY-3002 : Step(112): len = 17402.6, overlap = 16.9688
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 3914, tnet num: 993, tinst num: 785, tnode num: 5308, tedge num: 6546.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 40.44 peak overflow 2.47
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/995.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 19736, over cnt = 82(0%), over = 298, worst = 10
PHY-1001 : End global iterations;  0.062572s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (149.8%)

PHY-1001 : Congestion index: top1 = 26.85, top5 = 11.82, top10 = 6.81, top15 = 4.62.
PHY-1001 : End incremental global routing;  0.104504s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (134.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 993 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.023768s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (131.5%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.143799s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (130.4%)

OPT-1001 : Current memory(MB): used = 160, reserve = 128, peak = 160.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 601/995.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 19736, over cnt = 82(0%), over = 298, worst = 10
PHY-1002 : len = 22544, over cnt = 39(0%), over = 62, worst = 6
PHY-1002 : len = 23216, over cnt = 8(0%), over = 9, worst = 2
PHY-1002 : len = 23344, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.048999s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (95.7%)

PHY-1001 : Congestion index: top1 = 26.01, top5 = 12.88, top10 = 7.51, top15 = 5.17.
OPT-1001 : End congestion update;  0.076698s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (101.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 993 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.012508s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-0007 : Start: WNS 1786 TNS 0 NUM_FEPS 0
OPT-0007 : Iter 1: improved WNS 1786 TNS 0 NUM_FEPS 0 with 1 cells processed and 0 slack improved
OPT-0007 : Iter 2: improved WNS 1786 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End global optimization;  0.090267s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (86.5%)

OPT-1001 : Current memory(MB): used = 162, reserve = 130, peak = 162.
OPT-1001 : End physical optimization;  0.309481s wall, 0.328125s user + 0.015625s system = 0.343750s CPU (111.1%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 267 LUT to BLE ...
SYN-4008 : Packed 267 LUT and 144 SEQ to BLE.
SYN-4003 : Packing 249 remaining SEQ's ...
SYN-4005 : Packed 114 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 135 single SEQ's are left
SYN-4011 : Packing model "biss_test" (AL_USER_NORMAL) with 402/529 primitive instances ...
PHY-3001 : End packing;  0.015206s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (102.8%)

PHY-1001 : Populate physical database on model biss_test.
RUN-1001 : There are total 353 instances
RUN-1001 : 166 mslices, 167 lslices, 11 pads, 3 brams, 0 dsps
RUN-1001 : There are total 857 nets
RUN-1001 : 443 nets have 2 pins
RUN-1001 : 343 nets have [3 - 5] pins
RUN-1001 : 42 nets have [6 - 10] pins
RUN-1001 : 14 nets have [11 - 20] pins
RUN-1001 : 12 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : design contains 351 instances, 333 slices, 14 macros(107 instances: 64 mslices 43 lslices)
PHY-3001 : Cell area utilization is 4%
PHY-3001 : After packing: Len = 17488.4, Over = 25.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 3261, tnet num: 855, tinst num: 351, tnode num: 4244, tedge num: 5713.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 855 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.121554s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (102.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.99792e-05
PHY-3002 : Step(113): len = 17341.1, overlap = 24.5
PHY-3002 : Step(114): len = 17339.5, overlap = 24.5
PHY-3002 : Step(115): len = 17418.4, overlap = 24.5
PHY-3002 : Step(116): len = 17344.3, overlap = 22.75
PHY-3002 : Step(117): len = 17584.2, overlap = 21.5
PHY-3002 : Step(118): len = 17644.6, overlap = 20.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.99584e-05
PHY-3002 : Step(119): len = 17544.5, overlap = 20.75
PHY-3002 : Step(120): len = 17560.1, overlap = 20.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000119917
PHY-3002 : Step(121): len = 17969, overlap = 20.5
PHY-3002 : Step(122): len = 18130.5, overlap = 20.5
PHY-3002 : Step(123): len = 18157.4, overlap = 20.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.078434s wall, 0.062500s user + 0.234375s system = 0.296875s CPU (378.5%)

PHY-3001 : Trial Legalized: Len = 25080.7
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 855 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.013949s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (112.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00192795
PHY-3002 : Step(124): len = 23694.2, overlap = 2
PHY-3002 : Step(125): len = 22866.8, overlap = 3.25
PHY-3002 : Step(126): len = 21632.8, overlap = 5
PHY-3002 : Step(127): len = 20841.6, overlap = 6.5
PHY-3002 : Step(128): len = 20249.7, overlap = 8.25
PHY-3002 : Step(129): len = 19926.2, overlap = 10.25
PHY-3002 : Step(130): len = 19719.4, overlap = 10
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0038559
PHY-3002 : Step(131): len = 19777, overlap = 10.5
PHY-3002 : Step(132): len = 19733.7, overlap = 10.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0077118
PHY-3002 : Step(133): len = 19711.1, overlap = 10.75
PHY-3002 : Step(134): len = 19673.8, overlap = 10.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004180s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (373.8%)

PHY-3001 : Legalized: Len = 22793.3, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.004154s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 6 instances has been re-located, deltaX = 1, deltaY = 6, maxDist = 2.
PHY-3001 : Final: Len = 23021.3, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 3261, tnet num: 855, tinst num: 351, tnode num: 4244, tedge num: 5713.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 56/857.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 27632, over cnt = 80(0%), over = 141, worst = 6
PHY-1002 : len = 28584, over cnt = 29(0%), over = 39, worst = 4
PHY-1002 : len = 29128, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 29144, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.101921s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (107.3%)

PHY-1001 : Congestion index: top1 = 25.80, top5 = 15.45, top10 = 9.43, top15 = 6.58.
PHY-1001 : End incremental global routing;  0.148315s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (94.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 855 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.021981s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (142.2%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.189971s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (98.7%)

OPT-1001 : Current memory(MB): used = 163, reserve = 131, peak = 164.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 722/857.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 29144, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.003048s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (512.6%)

PHY-1001 : Congestion index: top1 = 25.80, top5 = 15.45, top10 = 9.43, top15 = 6.58.
OPT-1001 : End congestion update;  0.044475s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (105.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 855 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.017372s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (89.9%)

OPT-0007 : Start: WNS 1874 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model biss_test.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 336 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 351 instances, 333 slices, 14 macros(107 instances: 64 mslices 43 lslices)
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Initial: Len = 23048.4, Over = 0
PHY-3001 : End spreading;  0.003404s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 23048.4, Over = 0
PHY-3001 : End incremental legalization;  0.024674s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (126.6%)

OPT-0007 : Iter 1: improved WNS 1874 TNS 0 NUM_FEPS 0 with 1 cells processed and 50 slack improved
OPT-0007 : Iter 2: improved WNS 1874 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  0.093022s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (100.8%)

OPT-1001 : Current memory(MB): used = 166, reserve = 134, peak = 166.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 855 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.010244s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 718/857.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 29208, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.006434s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 25.86, top5 = 15.49, top10 = 9.47, top15 = 6.60.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 855 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.017876s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (174.8%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 1874 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 25.379310
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack 1874ps with logic level 3 
RUN-1001 :       #2 path slack 1879ps with logic level 3 
RUN-1001 :       #3 path slack 1906ps with logic level 3 
RUN-1001 :       #4 path slack 1911ps with logic level 3 
RUN-1001 :       #5 path slack 1938ps with logic level 3 
RUN-1001 :       #6 path slack 1943ps with logic level 3 
RUN-1001 :       #7 path slack 1947ps with logic level 3 
RUN-1001 :       #8 path slack 1952ps with logic level 3 
OPT-1001 : End physical optimization;  0.432408s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (101.2%)

RUN-1003 : finish command "place" in  4.234763s wall, 5.281250s user + 6.296875s system = 11.578125s CPU (273.4%)

RUN-1004 : used memory is 147 MB, reserved memory is 117 MB, peak memory is 166 MB
RUN-1002 : start command "export_db biss_test_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240914_104719.log"
