

================================================================
== Vivado HLS Report for 'pointer_arith'
================================================================
* Date:           Tue Nov 21 15:29:37 2017

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        proj_pointer_arith
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      3.50|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   25|   25|   26|   26|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   24|   24|         6|          -|          -|     4|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 7
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.03ns
ST_1: StgValue_8 (3)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %d) nounwind, !map !7

ST_1: StgValue_9 (4)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @pointer_arith_str) nounwind

ST_1: StgValue_10 (5)  [1/1] 0.00ns  loc: pointer_arith.c:95
:2  call void (...)* @_ssdm_op_SpecInterface(i32* %d, [7 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_11 (6)  [1/1] 1.03ns  loc: pointer_arith.c:98
:3  br label %1


 <State 2>: 1.54ns
ST_2: i (8)  [1/1] 0.00ns
:0  %i = phi i3 [ 0, %0 ], [ %i_1, %2 ]

ST_2: exitcond (9)  [1/1] 1.40ns  loc: pointer_arith.c:98
:1  %exitcond = icmp eq i3 %i, -4

ST_2: empty (10)  [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

ST_2: i_1 (11)  [1/1] 1.54ns  loc: pointer_arith.c:99
:3  %i_1 = add i3 %i, 1

ST_2: StgValue_16 (12)  [1/1] 0.00ns  loc: pointer_arith.c:98
:4  br i1 %exitcond, label %3, label %2

ST_2: StgValue_17 (27)  [1/1] 0.00ns  loc: pointer_arith.c:102
:0  ret void


 <State 3>: 3.50ns
ST_3: p_sum_cast (15)  [1/1] 0.00ns  loc: pointer_arith.c:99
:1  %p_sum_cast = zext i3 %i_1 to i64

ST_3: d_addr (16)  [1/1] 0.00ns  loc: pointer_arith.c:99
:2  %d_addr = getelementptr inbounds i32* %d, i64 %p_sum_cast

ST_3: d_load_req (17)  [2/2] 3.50ns  loc: pointer_arith.c:99
:3  %d_load_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %d_addr, i32 1) nounwind


 <State 4>: 3.50ns
ST_4: d_load_req (17)  [1/2] 3.50ns  loc: pointer_arith.c:99
:3  %d_load_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %d_addr, i32 1) nounwind


 <State 5>: 3.50ns
ST_5: d_addr_read (18)  [1/1] 3.50ns  loc: pointer_arith.c:99
:4  %d_addr_read = call i32 @_ssdm_op_Read.ap_bus.i32P(i32* %d_addr) nounwind


 <State 6>: 1.73ns
ST_6: acc_load (19)  [1/1] 0.00ns  loc: pointer_arith.c:99
:5  %acc_load = load i32* @acc, align 4

ST_6: tmp_1 (20)  [1/1] 1.73ns  loc: pointer_arith.c:99
:6  %tmp_1 = add nsw i32 %d_addr_read, %acc_load

ST_6: StgValue_25 (21)  [1/1] 0.00ns  loc: pointer_arith.c:99
:7  store i32 %tmp_1, i32* @acc, align 4


 <State 7>: 3.50ns
ST_7: tmp (14)  [1/1] 0.00ns  loc: pointer_arith.c:99
:0  %tmp = zext i3 %i to i64

ST_7: d_addr_1 (22)  [1/1] 0.00ns  loc: pointer_arith.c:100
:8  %d_addr_1 = getelementptr inbounds i32* %d, i64 %tmp

ST_7: d_addr_1_req (23)  [1/1] 3.50ns  loc: pointer_arith.c:100
:9  %d_addr_1_req = call i1 @_ssdm_op_WriteReq.ap_bus.i32P(i32* %d_addr_1, i32 1) nounwind

ST_7: StgValue_29 (24)  [1/1] 3.50ns  loc: pointer_arith.c:100
:10  call void @_ssdm_op_Write.ap_bus.i32P(i32* %d_addr_1, i32 %tmp_1) nounwind

ST_7: StgValue_30 (25)  [1/1] 0.00ns  loc: pointer_arith.c:98
:11  br label %1



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 0.5ns.

 <State 1>: 1.03ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', pointer_arith.c:99) [8]  (1.03 ns)

 <State 2>: 1.54ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', pointer_arith.c:99) [8]  (0 ns)
	'add' operation ('i', pointer_arith.c:99) [11]  (1.54 ns)

 <State 3>: 3.5ns
The critical path consists of the following:
	'getelementptr' operation ('d_addr', pointer_arith.c:99) [16]  (0 ns)
	bus request on port 'd' (pointer_arith.c:99) [17]  (3.5 ns)

 <State 4>: 3.5ns
The critical path consists of the following:
	bus request on port 'd' (pointer_arith.c:99) [17]  (3.5 ns)

 <State 5>: 3.5ns
The critical path consists of the following:
	bus read on port 'd' (pointer_arith.c:99) [18]  (3.5 ns)

 <State 6>: 1.73ns
The critical path consists of the following:
	'load' operation ('acc_load', pointer_arith.c:99) on static variable 'acc' [19]  (0 ns)
	'add' operation ('tmp_1', pointer_arith.c:99) [20]  (1.73 ns)

 <State 7>: 3.5ns
The critical path consists of the following:
	'getelementptr' operation ('d_addr_1', pointer_arith.c:100) [22]  (0 ns)
	bus request on port 'd' (pointer_arith.c:100) [23]  (3.5 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
