<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p483" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_483{left:96px;bottom:47px;letter-spacing:-0.11px;word-spacing:-0.31px;}
#t2_483{left:818px;bottom:47px;letter-spacing:0.17px;}
#t3_483{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.66px;}
#t4_483{left:684px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t5_483{left:96px;bottom:1038px;}
#t6_483{left:124px;bottom:1038px;letter-spacing:0.14px;word-spacing:0.46px;}
#t7_483{left:124px;bottom:1017px;letter-spacing:0.1px;word-spacing:-0.44px;}
#t8_483{left:124px;bottom:989px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t9_483{left:96px;bottom:962px;}
#ta_483{left:124px;bottom:962px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tb_483{left:96px;bottom:927px;letter-spacing:0.13px;word-spacing:-0.37px;}
#tc_483{left:96px;bottom:905px;letter-spacing:0.13px;word-spacing:-0.45px;}
#td_483{left:96px;bottom:847px;letter-spacing:0.19px;}
#te_483{left:192px;bottom:847px;letter-spacing:0.21px;}
#tf_483{left:96px;bottom:811px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tg_483{left:96px;bottom:789px;letter-spacing:0.12px;word-spacing:-0.48px;}
#th_483{left:96px;bottom:768px;letter-spacing:0.14px;word-spacing:-0.46px;}
#ti_483{left:96px;bottom:728px;letter-spacing:0.11px;}
#tj_483{left:147px;bottom:728px;letter-spacing:0.16px;word-spacing:0.04px;}
#tk_483{left:96px;bottom:693px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tl_483{left:96px;bottom:672px;letter-spacing:0.08px;word-spacing:-0.42px;}
#tm_483{left:96px;bottom:650px;letter-spacing:0.11px;word-spacing:-0.46px;}
#tn_483{left:96px;bottom:629px;letter-spacing:0.13px;word-spacing:-0.43px;}
#to_483{left:96px;bottom:607px;letter-spacing:0.12px;}
#tp_483{left:96px;bottom:572px;letter-spacing:0.12px;word-spacing:-0.52px;}
#tq_483{left:96px;bottom:551px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tr_483{left:96px;bottom:511px;letter-spacing:0.11px;}
#ts_483{left:147px;bottom:511px;letter-spacing:0.17px;word-spacing:-0.05px;}
#tt_483{left:96px;bottom:476px;letter-spacing:0.13px;word-spacing:-0.55px;}
#tu_483{left:96px;bottom:455px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tv_483{left:96px;bottom:433px;letter-spacing:0.16px;word-spacing:-0.45px;}
#tw_483{left:96px;bottom:393px;letter-spacing:0.11px;}
#tx_483{left:147px;bottom:393px;letter-spacing:0.16px;word-spacing:-0.05px;}
#ty_483{left:96px;bottom:358px;letter-spacing:0.12px;word-spacing:-0.5px;}
#tz_483{left:96px;bottom:337px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t10_483{left:96px;bottom:316px;letter-spacing:0.13px;word-spacing:-0.46px;}
#t11_483{left:96px;bottom:276px;letter-spacing:0.11px;}
#t12_483{left:147px;bottom:276px;letter-spacing:0.15px;word-spacing:0.05px;}
#t13_483{left:96px;bottom:241px;letter-spacing:0.12px;word-spacing:-0.47px;}
#t14_483{left:96px;bottom:219px;letter-spacing:0.05px;word-spacing:-0.38px;}
#t15_483{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_483{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s2_483{font-size:18px;font-family:Arial-BoldItalic_623;color:#000;}
.s3_483{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s4_483{font-size:18px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.s5_483{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s6_483{font-size:24px;font-family:Arial-Bold_61q;color:#000;}
.s7_483{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s8_483{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts483" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg483Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg483" style="-webkit-user-select: none;"><object width="935" height="1210" data="483/483.svg" type="image/svg+xml" id="pdf483" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_483" class="t s1_483">x86 and AMD64 Architecture Differences </span><span id="t2_483" class="t s2_483">28 </span>
<span id="t3_483" class="t s3_483">24593—Rev. 3.41—June 2023 </span><span id="t4_483" class="t s3_483">AMD64 Technology </span>
<span id="t5_483" class="t s4_483">• </span><span id="t6_483" class="t s5_483">Segment-limit checks are disabled in 64-bit mode for the CS, DS, ES, FS, GS, and SS segments. </span>
<span id="t7_483" class="t s5_483">Segment-limit checks remain enabled for the LDT, GDT, IDT and TSS system segments. </span>
<span id="t8_483" class="t s5_483">All segment-limit checks are performed in compatibility mode. </span>
<span id="t9_483" class="t s4_483">• </span><span id="ta_483" class="t s5_483">Code and data segments used in 64-bit mode are treated as both readable and writable. </span>
<span id="tb_483" class="t s5_483">See “Page-Protection Checks” on page 161 and “Segment-Protection Overview” on page 104 for </span>
<span id="tc_483" class="t s5_483">detailed information on the protection-check changes. </span>
<span id="td_483" class="t s6_483">2.4 </span><span id="te_483" class="t s6_483">Registers </span>
<span id="tf_483" class="t s5_483">The AMD64 architecture adds additional registers to the architecture, and in many cases expands the </span>
<span id="tg_483" class="t s5_483">size of existing registers to 64 bits. The 80-bit floating-point stack registers and their overlaid 64-bit </span>
<span id="th_483" class="t s5_483">MMX™ registers are not modified by the AMD64 architecture. </span>
<span id="ti_483" class="t s7_483">2.4.1 </span><span id="tj_483" class="t s7_483">General-Purpose Registers </span>
<span id="tk_483" class="t s5_483">In 64-bit mode, the general-purpose registers (GPRs) are 64 bits wide, and eight additional GPRs are </span>
<span id="tl_483" class="t s5_483">available. The GPRs are: RAX, RBX, RCX, RDX, RDI, RSI, RBP, RSP, and the new R8–R15 </span>
<span id="tm_483" class="t s5_483">registers. To access the full 64-bit operand size, or the new R8–R15 registers, an instruction must </span>
<span id="tn_483" class="t s5_483">include a new REX instruction-prefix byte (see “REX Prefixes” on page 30 for a summary of this </span>
<span id="to_483" class="t s5_483">prefix). </span>
<span id="tp_483" class="t s5_483">In compatibility and legacy modes, the GPRs consist only of the eight legacy 32-bit registers. All </span>
<span id="tq_483" class="t s5_483">legacy rules apply for determining operand size. </span>
<span id="tr_483" class="t s7_483">2.4.2 </span><span id="ts_483" class="t s7_483">YMM/XMM Registers </span>
<span id="tt_483" class="t s5_483">In 64-bit mode, eight additional YMM/XMM registers are available, YMM/XMM8–15. A REX </span>
<span id="tu_483" class="t s5_483">instruction prefix is used to access these registers. In compatibility and legacy modes, only registers </span>
<span id="tv_483" class="t s5_483">YMM/XMM0–7 are accessible. </span>
<span id="tw_483" class="t s7_483">2.4.3 </span><span id="tx_483" class="t s7_483">Flags Register </span>
<span id="ty_483" class="t s5_483">The flags register is expanded to 64 bits, and is called RFLAGS. All 64 bits can be accessed in 64-bit </span>
<span id="tz_483" class="t s5_483">mode, but the upper 32 bits are reserved and always read back as zeros. Compatibility mode and </span>
<span id="t10_483" class="t s5_483">legacy mode can read and write only the lower-32 bits of RFLAGS (the legacy EFLAGS). </span>
<span id="t11_483" class="t s7_483">2.4.4 </span><span id="t12_483" class="t s7_483">Instruction Pointer </span>
<span id="t13_483" class="t s5_483">In long mode, the instruction pointer is extended to 64 bits, to support 64-bit code offsets. This 64-bit </span>
<span id="t14_483" class="t s5_483">instruction pointer is called RIP. </span>
<span id="t15_483" class="t s8_483">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
