Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 27 16:28:08 2025
| Host         : archlinux running 64-bit Arch Linux
| Command      : report_control_sets -verbose -file alinx_ax7203_control_sets.rpt
| Design       : alinx_ax7203
| Device       : xc7a200t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   259 |
|    Minimum number of control sets                        |   259 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   623 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   259 |
| >= 0 to < 4        |    26 |
| >= 4 to < 6        |    42 |
| >= 6 to < 8        |     9 |
| >= 8 to < 10       |    31 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     9 |
| >= 14 to < 16      |    13 |
| >= 16              |   127 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1472 |          510 |
| No           | No                    | Yes                    |               8 |            4 |
| No           | Yes                   | No                     |             985 |          404 |
| Yes          | No                    | No                     |            2774 |          928 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            2194 |          746 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------+---------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|   Clock Signal  |                                              Enable Signal                                              |                                     Set/Reset Signal                                     | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------+---------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  sys_clk        |                                                                                                         | main_basesoc_sdram_bankmachine5_twtpcon_ready_i_1_n_0                                    |                1 |              1 |         1.00 |
|  sys_clk        |                                                                                                         | main_basesoc_sdram_bankmachine2_twtpcon_ready_i_1_n_0                                    |                1 |              1 |         1.00 |
|  sys_clk        |                                                                                                         | main_basesoc_sdram_bankmachine0_twtpcon_ready_i_1_n_0                                    |                1 |              1 |         1.00 |
|  sys_clk        |                                                                                                         | main_basesoc_sdram_bankmachine1_twtpcon_ready_i_1_n_0                                    |                1 |              1 |         1.00 |
|  sys_clk        |                                                                                                         | main_basesoc_sdram_twtrcon_ready_i_1_n_0                                                 |                1 |              1 |         1.00 |
|  idelay_clk     |                                                                                                         |                                                                                          |                1 |              1 |         1.00 |
|  sys_clk        |                                                                                                         | main_basesoc_sdram_bankmachine4_twtpcon_ready_i_1_n_0                                    |                1 |              1 |         1.00 |
|  sys_clk        |                                                                                                         | main_basesoc_sdram_bankmachine7_twtpcon_ready_i_1_n_0                                    |                1 |              1 |         1.00 |
|  sys_clk        |                                                                                                         | main_basesoc_sdram_bankmachine3_twtpcon_ready_i_1_n_0                                    |                1 |              1 |         1.00 |
|  sys_clk        |                                                                                                         | main_basesoc_sdram_tfawcon_ready_i_1_n_0                                                 |                1 |              1 |         1.00 |
|  sys_clk        |                                                                                                         | main_basesoc_sdram_bankmachine6_twtpcon_ready_i_1_n_0                                    |                1 |              1 |         1.00 |
|  sys_clk        | main_basesoc_basesoc_serial_tx_rs232phytx_next_value_ce1                                                | etherbone_rst                                                                            |                1 |              1 |         1.00 |
|  sys_clk        |                                                                                                         | main_basesoc_sdram_trrdcon_ready_i_1_n_0                                                 |                1 |              1 |         1.00 |
|  sys_clk        |                                                                                                         | main_basesoc_sdram_bankmachine3_trascon_ready_i_1_n_0                                    |                2 |              2 |         1.00 |
|  eth_tx_clk     |                                                                                                         | main_ethphy_reset                                                                        |                1 |              2 |         2.00 |
|  sys_clk        |                                                                                                         | builder_xilinxasyncresetsynchronizerimpl0                                                |                1 |              2 |         2.00 |
|  idelay_clk     |                                                                                                         | builder_xilinxasyncresetsynchronizerimpl0                                                |                1 |              2 |         2.00 |
|  eth_rx_clk     |                                                                                                         | main_ethphy_reset                                                                        |                1 |              2 |         2.00 |
|  sys_clk        |                                                                                                         | main_basesoc_sdram_bankmachine6_trccon_ready_i_1_n_0                                     |                1 |              2 |         2.00 |
|  sys_clk        |                                                                                                         | main_basesoc_sdram_bankmachine2_trccon_ready_i_1_n_0                                     |                1 |              2 |         2.00 |
|  sys_clk        |                                                                                                         | main_basesoc_sdram_bankmachine1_trccon_ready_i_1_n_0                                     |                1 |              2 |         2.00 |
|  sys_clk        |                                                                                                         | main_basesoc_sdram_bankmachine0_trascon_ready_i_1_n_0                                    |                2 |              2 |         1.00 |
|  sys_clk        |                                                                                                         | main_basesoc_sdram_bankmachine5_trascon_ready_i_1_n_0                                    |                1 |              2 |         2.00 |
|  sys_clk        |                                                                                                         | main_basesoc_sdram_bankmachine4_trascon_ready_i_1_n_0                                    |                1 |              2 |         2.00 |
|  sys_clk        |                                                                                                         | main_basesoc_sdram_bankmachine7_trascon_ready_i_1_n_0                                    |                1 |              2 |         2.00 |
|  sys_clk        | VexRiscv/_zz_iBus_rsp_valid                                                                             | VexRiscv/dataCache_1/reset0                                                              |                1 |              3 |         3.00 |
|  sys_clk        | VexRiscv/IBusCachedPlugin_cache/FSM_sequential_builder_liteethetherbonewishbonemaster_state_reg[0]_0    | etherbone_rst                                                                            |                1 |              4 |         4.00 |
|  sys_clk        | main_basesoc_basesoc_rx_tick                                                                            | p_179_in                                                                                 |                1 |              4 |         4.00 |
|  sys_clk        | main_basesoc_etherbone_probe_pipe_valid_source_payload_last_be[3]_i_2_n_0                               | main_basesoc_etherbone_probe_pipe_valid_source_payload_last_be[3]_i_1_n_0                |                1 |              4 |         4.00 |
|  sys_clk        | main_basesoc_basesoc_tx_tick                                                                            | p_175_in                                                                                 |                1 |              4 |         4.00 |
|  sys_clk        | builder_multiplexer_state[3]_i_1_n_0                                                                    | etherbone_rst                                                                            |                2 |              4 |         2.00 |
|  sys_clk        | VexRiscv/IBusCachedPlugin_cache/main_basesoc_sdram_bankmachine4_level_reg[0][0]                         | etherbone_rst                                                                            |                1 |              4 |         4.00 |
|  sys_clk        | main_basesoc_basesoc_uart_tx_fifo_wrport_we                                                             | etherbone_rst                                                                            |                1 |              4 |         4.00 |
|  sys_clk        | main_basesoc_basesoc_uart_tx_fifo_syncfifo_re                                                           | etherbone_rst                                                                            |                1 |              4 |         4.00 |
|  sys_clk        | VexRiscv/IBusCachedPlugin_cache/main_basesoc_etherbone_record_receiver_param_fifo_level0_reg[1][0]      | etherbone_rst                                                                            |                1 |              4 |         4.00 |
|  sys_clk        | VexRiscv/IBusCachedPlugin_cache/main_basesoc_etherbone_record_receiver_payload_fifo_readable_reg[0]     | etherbone_rst                                                                            |                1 |              4 |         4.00 |
|  sys_clk        | VexRiscv/IBusCachedPlugin_cache/main_basesoc_sdram_bankmachine5_level_reg[3][0]                         | etherbone_rst                                                                            |                1 |              4 |         4.00 |
|  sys_clk        | VexRiscv/IBusCachedPlugin_cache/main_basesoc_sdram_bankmachine0_level_reg[3][0]                         | etherbone_rst                                                                            |                2 |              4 |         2.00 |
|  sys_clk        | VexRiscv/IBusCachedPlugin_cache/main_basesoc_sdram_bankmachine1_level_reg[0][0]                         | etherbone_rst                                                                            |                2 |              4 |         2.00 |
|  sys_clk        | VexRiscv/IBusCachedPlugin_cache/main_basesoc_sdram_bankmachine2_level_reg[3][0]                         | etherbone_rst                                                                            |                2 |              4 |         2.00 |
|  sys_clk        | VexRiscv/IBusCachedPlugin_cache/main_basesoc_sdram_bankmachine3_level_reg[0][0]                         | etherbone_rst                                                                            |                1 |              4 |         4.00 |
|  sys_clk        | VexRiscv/IBusCachedPlugin_cache/main_basesoc_sdram_bankmachine6_level_reg[3][0]                         | etherbone_rst                                                                            |                2 |              4 |         2.00 |
|  sys_clk        | VexRiscv/IBusCachedPlugin_cache/main_basesoc_sdram_bankmachine7_level_reg[0][0]                         | etherbone_rst                                                                            |                1 |              4 |         4.00 |
|  sys_clk        | main_basesoc_sdram_time1[3]_i_1_n_0                                                                     | etherbone_rst                                                                            |                2 |              4 |         2.00 |
|  sys_clk        | main_a7ddrphy_dly_sel_storage[3]_i_1_n_0                                                                | etherbone_rst                                                                            |                1 |              4 |         4.00 |
|  eth_rx_clk     | main_basesoc_ethcore_mac_packetizer_sr[75]_i_1_n_0                                                      | main_basesoc_ethcore_mac_packetizer_sr[66]_i_1_n_0                                       |                1 |              4 |         4.00 |
|  sys_clk        | main_basesoc_basesoc_uart_rx_fifo_rdport_re                                                             | etherbone_rst                                                                            |                1 |              4 |         4.00 |
|  sys_clk        | main_basesoc_basesoc_uart_rx_fifo_wrport_we                                                             | etherbone_rst                                                                            |                1 |              4 |         4.00 |
|  sys_clk        | main_basesoc_etherbone_record_sender_payload_fifo_rdport_re                                             | etherbone_rst                                                                            |                1 |              4 |         4.00 |
|  idelay_clk     | main_crg_reset_counter[3]_i_1_n_0                                                                       | idelay_rst                                                                               |                1 |              4 |         4.00 |
|  eth_rx_clk     | sel                                                                                                     | main_basesoc_ethcore_ip_rx_liteethipv4checksum_counter[3]_i_1_n_0                        |                1 |              4 |         4.00 |
|  eth_rx_clk     | main_basesoc_ethcore_mac_packetizer_count_liteethmac_fsm0_next_value_ce0                                | eth_rx_rst                                                                               |                2 |              4 |         2.00 |
|  eth_rx_clk     | main_basesoc_ethcore_ip_tx_liteethipv4checksum_counter                                                  | main_basesoc_ethcore_ip_tx_liteethipv4checksum_counter[3]_i_1_n_0                        |                1 |              4 |         4.00 |
|  eth_tx_clk     |                                                                                                         | main_basesoc_ethcore_mac_core_tx_gap_sink_ready                                          |                1 |              4 |         4.00 |
|  eth_rx_clk     | main_basesoc_ethcore_mac_depacketizer_count_liteethmac_fsm0_next_value_ce2                              | eth_rx_rst                                                                               |                1 |              4 |         4.00 |
|  eth_rx_clk     | main_basesoc_ethcore_ip_rx_depacketizer_count_liteethip_fsm0_next_value_ce2                             | eth_rx_rst                                                                               |                1 |              5 |         5.00 |
|  eth_rx_clk     | main_basesoc_ethcore_arp_rx_depacketizer_count_liteetharp_fsm0_next_value_ce2                           | eth_rx_rst                                                                               |                2 |              5 |         2.50 |
|  eth_rx_clk     | main_basesoc_ethcore_ip_tx_packetizer_count_liteethip_fsm0_next_value_ce0                               | eth_rx_rst                                                                               |                2 |              5 |         2.50 |
|  sys_clk        | main_basesoc_sdram_time0[4]_i_1_n_0                                                                     | etherbone_rst                                                                            |                2 |              5 |         2.50 |
|  sys_clk        | VexRiscv/IBusCachedPlugin_cache/E[0]                                                                    | etherbone_rst                                                                            |                2 |              5 |         2.50 |
|  eth_rx_clk     | main_basesoc_ethcore_arp_tx_packetizer_count_liteetharp_fsm0_next_value_ce0                             | eth_rx_rst                                                                               |                2 |              5 |         2.50 |
|  sys_clk        | main_basesoc_etherbone_record_sender_payload_fifo_level0[4]_i_1_n_0                                     | etherbone_rst                                                                            |                2 |              5 |         2.50 |
|  sys_clk        | VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l1390                                                    |                                                                                          |                1 |              5 |         5.00 |
|  sys_clk        | main_basesoc_sdram_zqcs_executer_trigger[4]_i_1_n_0                                                     | etherbone_rst                                                                            |                2 |              5 |         2.50 |
|  sys_clk        | builder_csr_bankarray_csrbank1_half_sys8x_taps0_re                                                      | etherbone_rst                                                                            |                1 |              5 |         5.00 |
|  sys_clk        | main_basesoc_basesoc_uart_tx_fifo_level0[4]_i_1_n_0                                                     | etherbone_rst                                                                            |                2 |              5 |         2.50 |
|  sys_clk        | main_basesoc_basesoc_uart_rx_fifo_level0[4]_i_1_n_0                                                     | etherbone_rst                                                                            |                2 |              5 |         2.50 |
|  sys_clk        |                                                                                                         | builder_csr_bankarray_interface1_bank_bus_dat_r[4]_i_1_n_0                               |                3 |              5 |         1.67 |
|  sys_clk        | main_basesoc_sdram_sequencer_trigger[5]_i_1_n_0                                                         | etherbone_rst                                                                            |                2 |              6 |         3.00 |
|  eth_rx_clk     | main_basesoc_ethcore_ip_tx_packetizer_sr[151]_i_1_n_0                                                   | main_basesoc_ethcore_ip_tx_packetizer_sr[79]_i_1_n_0                                     |                3 |              6 |         2.00 |
|  eth_rx_clk     | main_basesoc_ethcore_arp_tx_counter_liteetharp_next_value_ce                                            | main_basesoc_ethcore_arp_tx_counter                                                      |                2 |              6 |         3.00 |
|  sys_clk        |                                                                                                         | VexRiscv/dataCache_1/SR[0]                                                               |                3 |              6 |         2.00 |
|  eth_rx_clk     | main_basesoc_ethcore_mac_core_cdc_graycounter1_ce                                                       | eth_rx_rst                                                                               |                1 |              6 |         6.00 |
|  sys_clk        | builder_csr_bankarray_csrbank4_dfii_control0_re                                                         | etherbone_rst                                                                            |                1 |              7 |         7.00 |
|  eth_rx_clk     | main_basesoc_ethcore_icmp_echo_payload_fifo_syncfifo_re                                                 | eth_rx_rst                                                                               |                3 |              7 |         2.33 |
|  eth_rx_clk     | main_basesoc_ethcore_icmp_echo_payload_fifo_wrport_we                                                   | eth_rx_rst                                                                               |                2 |              7 |         3.50 |
|  sys_clk        | main_basesoc_basesoc_tx_data1_in0                                                                       |                                                                                          |                1 |              7 |         7.00 |
|  sys_clk        | builder_csr_bankarray_csrbank4_dfii_pi2_command0_re                                                     | etherbone_rst                                                                            |                4 |              8 |         2.00 |
|  eth_rx_clk     | main_basesoc_ethcore_arp_rx_depacketizer_sr_shift                                                       | main_basesoc_ethcore_arp_rx_depacketizer_sr[223]_i_1_n_0                                 |                3 |              8 |         2.67 |
|  sys_clk        |                                                                                                         | builder_csr_bankarray_interface6_bank_bus_dat_r[7]_i_1_n_0                               |                5 |              8 |         1.60 |
|  sys_clk        | builder_csr_bankarray_csrbank4_dfii_pi3_command0_re                                                     | etherbone_rst                                                                            |                4 |              8 |         2.00 |
|  sys_clk        | VexRiscv/IBusCachedPlugin_cache/when_InstructionCache_l338                                              | VexRiscv/IBusCachedPlugin_cache/when_InstructionCache_l351                               |                2 |              8 |         4.00 |
|  sys_clk        | builder_csr_bankarray_csrbank4_dfii_pi0_command0_re                                                     | etherbone_rst                                                                            |                2 |              8 |         4.00 |
|  eth_rx_clk     | main_basesoc_ethcore_icmp_tx_packetizer_sr[63]_i_2_n_0                                                  | main_basesoc_ethcore_icmp_tx_packetizer_sr_shift                                         |                2 |              8 |         4.00 |
|  main_crg_clkin |                                                                                                         |                                                                                          |                3 |              8 |         2.67 |
|  sys_clk        | main_basesoc_basesoc_uart_tx_fifo_syncfifo_re                                                           |                                                                                          |                2 |              8 |         4.00 |
|  eth_rx_clk     | main_basesoc_ethcore_ip_tx_sink_sink_ready1                                                             | main_basesoc_ethcore_ip_tx_pipe_valid_source_payload_data[7]_i_1_n_0                     |                4 |              8 |         2.00 |
|  eth_rx_clk     | main_basesoc_ethcore_arp_tx_packetizer_sr[223]_i_2_n_0                                                  | main_basesoc_ethcore_arp_tx_packetizer_sr_shift                                          |                3 |              8 |         2.67 |
|  sys_clk        |                                                                                                         | main_basesoc_etherbone_liteethetherbonewishbonemaster_source_param_count[7]_i_1_n_0      |                2 |              8 |         4.00 |
|  sys_clk        | VexRiscv/dataCache_1/stageB_flusher_counter[7]_i_2_n_0                                                  | VexRiscv/dataCache_1/stageB_flusher_counter[7]_i_1_n_0                                   |                3 |              8 |         2.67 |
|  eth_rx_clk     | main_basesoc_ethcore_icmp_echo_payload_fifo_level0[7]_i_1_n_0                                           | eth_rx_rst                                                                               |                3 |              8 |         2.67 |
|  eth_rx_clk     | main_basesoc_ethcore_icmp_rx_depacketizer_sr_shift                                                      | main_basesoc_ethcore_icmp_rx_depacketizer_sr[63]_i_1_n_0                                 |                3 |              8 |         2.67 |
|  eth_rx_clk     | main_basesoc_ethcore_ip_tx_packetizer_sr[159]_i_2_n_0                                                   | main_basesoc_ethcore_ip_tx_packetizer_sr_shift                                           |                3 |              8 |         2.67 |
|  sys_clk        | main_basesoc_basesoc_uart_rx_fifo_rdport_re                                                             |                                                                                          |                2 |              8 |         4.00 |
|  eth_tx_clk     | main_basesoc_ethcore_mac_core_tx_padding_source_ready                                                   | main_basesoc_ethcore_mac_core_tx_crc_pipe_valid_source_payload_data[7]_i_1_n_0           |                3 |              8 |         2.67 |
|  sys_clk        | main_basesoc_basesoc_rx_data_rs232phyrx_next_value_ce1                                                  |                                                                                          |                4 |              8 |         2.00 |
|  eth_rx_clk     | main_basesoc_ethcore_tx_packetizer_sr[39]_i_1_n_0                                                       | main_basesoc_ethcore_tx_packetizer_sr[47]_i_1_n_0                                        |                3 |              8 |         2.67 |
|  sys_clk        | builder_csr_bankarray_csrbank4_dfii_pi1_command0_re                                                     | etherbone_rst                                                                            |                3 |              8 |         2.67 |
|  eth_rx_clk     |                                                                                                         | main_basesoc_ethcore_mac_core_liteethmaccrc32checker_syncfifo_level                      |                2 |              9 |         4.50 |
|  eth_rx_clk     | main_basesoc_ethcore_mac_core_rx_preamble_source_ready                                                  | eth_rx_rst                                                                               |                3 |              9 |         3.00 |
|  eth_rx_clk     | main_basesoc_etherbone_rx_converter_converter_source_payload_data[18]_i_1_n_0                           | eth_rx_rst                                                                               |                2 |              9 |         4.50 |
|  sys_clk        | VexRiscv/IBusCachedPlugin_cache/FSM_sequential_builder_liteethetherbonewishbonemaster_state_reg[1]      | main_basesoc_etherbone_record_receiver_count[8]_i_1_n_0                                  |                3 |              9 |         3.00 |
|  eth_rx_clk     | main_basesoc_ethcore_mac_core_cdc_asyncfifo_re                                                          |                                                                                          |                2 |              9 |         4.50 |
|  eth_rx_clk     | main_basesoc_etherbone_rx_converter_converter_source_payload_data[38]_i_1_n_0                           | eth_rx_rst                                                                               |                4 |              9 |         2.25 |
|  sys_clk        |                                                                                                         | main_basesoc_sdram_timer_count1[8]_i_1_n_0                                               |                2 |              9 |         4.50 |
|  sys_clk        | main_ethphy_hw_reset_counter_ce                                                                         | etherbone_rst                                                                            |                3 |              9 |         3.00 |
|  eth_rx_clk     | main_basesoc_etherbone_rx_converter_converter_source_payload_data[28]_i_1_n_0                           | eth_rx_rst                                                                               |                2 |              9 |         4.50 |
|  eth_rx_clk     | main_basesoc_etherbone_rx_converter_converter_source_payload_data[8]_i_1_n_0                            | eth_rx_rst                                                                               |                3 |              9 |         3.00 |
|  eth_tx_clk     | main_basesoc_ethcore_mac_core_tx_cdc_cdc_asyncfifo_re                                                   |                                                                                          |                4 |             10 |         2.50 |
|  eth_rx_clk     | main_basesoc_ethcore_tx_packetizer_sr[39]_i_1_n_0                                                       | main_basesoc_ethcore_tx_packetizer_sr[27]_i_1_n_0                                        |                2 |             10 |         5.00 |
|  sys_clk        | main_basesoc_basesoc_uart_tx_fifo_wrport_we                                                             |                                                                                          |                2 |             12 |         6.00 |
|  sys_clk        | builder_csr_bankarray_csrbank3_gain20_re                                                                | etherbone_rst                                                                            |                5 |             12 |         2.40 |
|  sys_clk        | main_basesoc_basesoc_uart_rx_fifo_wrport_we                                                             |                                                                                          |                2 |             12 |         6.00 |
|  sys_clk        | builder_csr_bankarray_csrbank3_gain30_re                                                                | etherbone_rst                                                                            |                4 |             12 |         3.00 |
|  sys_clk        | builder_csr_bankarray_csrbank3_gain10_re                                                                | etherbone_rst                                                                            |                6 |             12 |         2.00 |
|  sys_clk        | builder_csr_bankarray_csrbank3_gain40_re                                                                | etherbone_rst                                                                            |                5 |             12 |         2.40 |
|  eth_rx_clk     | main_basesoc_ethcore_mac_core_liteethmaccrc32checker_syncfifo_wrport_we                                 |                                                                                          |                2 |             12 |         6.00 |
|  sys_clk        | builder_csr_bankarray_csrbank3_gain00_re                                                                | etherbone_rst                                                                            |                3 |             12 |         4.00 |
|  eth_rx_clk     | main_basesoc_ethcore_mac_packetizer_sr[75]_i_1_n_0                                                      | main_basesoc_ethcore_mac_packetizer_sr[97]_i_1_n_0                                       |                3 |             13 |         4.33 |
|  eth_rx_clk     | main_basesoc_ethcore_arp_tx_packetizer_sr[215]_i_1_n_0                                                  | main_basesoc_ethcore_arp_tx_packetizer_sr[63]_i_1_n_0                                    |                3 |             14 |         4.67 |
|  sys_clk        | builder_csr_bankarray_csrbank4_dfii_pi2_address0_re                                                     |                                                                                          |                5 |             15 |         3.00 |
|  sys_clk        | VexRiscv/IBusCachedPlugin_cache/builder_bankmachine5_state_reg[2]                                       | etherbone_rst                                                                            |                4 |             15 |         3.75 |
|  sys_clk        | main_basesoc_sdram_bankmachine2_row_col_n_addr_sel                                                      | etherbone_rst                                                                            |                3 |             15 |         5.00 |
|  sys_clk        | main_basesoc_sdram_bankmachine1_row_col_n_addr_sel                                                      | etherbone_rst                                                                            |                3 |             15 |         5.00 |
|  sys_clk        | main_basesoc_sdram_phaseinjector0_address_storage[14]_i_1_n_0                                           |                                                                                          |                4 |             15 |         3.75 |
|  sys_clk        | main_basesoc_sdram_bankmachine0_row_col_n_addr_sel                                                      | etherbone_rst                                                                            |                3 |             15 |         5.00 |
|  sys_clk        | builder_csr_bankarray_csrbank4_dfii_pi3_address0_re                                                     |                                                                                          |                4 |             15 |         3.75 |
|  sys_clk        | builder_csr_bankarray_csrbank4_dfii_pi1_address0_re                                                     |                                                                                          |                4 |             15 |         3.75 |
|  sys_clk        | main_basesoc_sdram_bankmachine7_row                                                                     | etherbone_rst                                                                            |                3 |             15 |         5.00 |
|  sys_clk        | main_basesoc_sdram_bankmachine4_row_col_n_addr_sel                                                      | etherbone_rst                                                                            |                4 |             15 |         3.75 |
|  sys_clk        | main_basesoc_sdram_bankmachine6_row_col_n_addr_sel                                                      | etherbone_rst                                                                            |                3 |             15 |         5.00 |
|  sys_clk        | main_basesoc_sdram_bankmachine3_row_col_n_addr_sel                                                      | etherbone_rst                                                                            |                5 |             15 |         3.00 |
|  sys_clk        | builder_csr_bankarray_csrbank3_hs_dbg_addr0_re                                                          | etherbone_rst                                                                            |                9 |             16 |         1.78 |
|  eth_rx_clk     | main_basesoc_ethcore_mac_depacketizer_sr_shift                                                          |                                                                                          |                3 |             16 |         5.33 |
|  sys_clk        | builder_csr_bankarray_csrbank3_ls_dbg_addr0_re                                                          | etherbone_rst                                                                            |                8 |             16 |         2.00 |
|  eth_tx_clk     | main_basesoc_ethcore_mac_core_tx_padding_counter_liteethmac_clockdomainsrenamer0_next_value_ce          | main_basesoc_ethcore_mac_core_tx_padding_counter[0]_i_1_n_0                              |                4 |             16 |         4.00 |
|  eth_rx_clk     | main_basesoc_ethcore_mac_core_cdc_wrport_we                                                             |                                                                                          |                2 |             16 |         8.00 |
|  eth_rx_clk     | main_basesoc_ethcore_mac_packetizer_sink_ready0                                                         |                                                                                          |                2 |             16 |         8.00 |
|  eth_rx_clk     | main_basesoc_ethcore_rx_count_liteethudp_next_value_ce                                                  | eth_rx_rst                                                                               |                3 |             16 |         5.33 |
|  eth_tx_clk     |                                                                                                         | eth_tx_rst                                                                               |                7 |             17 |         2.43 |
|  eth_rx_clk     | main_basesoc_ethcore_ip_tx_target_mac_liteethip_next_value_ce                                           | main_basesoc_ethcore_ip_tx_target_mac[47]_i_1_n_0                                        |                9 |             19 |         2.11 |
|  sys_clk        | builder_csr_bankarray_csrbank3_cordic_rx_phase0_re                                                      | etherbone_rst                                                                            |                8 |             19 |         2.38 |
|  sys_clk        | builder_csr_bankarray_csrbank3_cordic_tx_phase0_re                                                      | etherbone_rst                                                                            |                7 |             19 |         2.71 |
|  sys_clk        | builder_csr_bankarray_csrbank3_phase_inc0_re                                                            | etherbone_rst                                                                            |                7 |             19 |         2.71 |
|  sys_clk        | VexRiscv/IBusCachedPlugin_cache/builder_count_reg_12_sn_1                                               | VexRiscv/IBusCachedPlugin_cache/FDPE_1                                                   |                5 |             20 |         4.00 |
|  sys_clk        | VexRiscv/IBusCachedPlugin_cache/main_basesoc_etherbone_record_receiver_param_fifo_level0_reg[0][0]      |                                                                                          |                5 |             20 |         4.00 |
|  sys_clk        | VexRiscv/IBusCachedPlugin_cache/builder_interface1_adr_wishbone2csr_next_value_ce1                      | FSM_onehot_builder_wishbone2csr_state_reg_n_0_[1]                                        |                4 |             20 |         5.00 |
|  sys_clk        | main_a7ddrphy_bitslip0_value30                                                                          | main_a7ddrphy_bitslip7_value1                                                            |                9 |             21 |         2.33 |
|  eth_rx_clk     | main_basesoc_ethcore_tx_packetizer_sr[39]_i_1_n_0                                                       |                                                                                          |                7 |             22 |         3.14 |
|  sys_clk        | VexRiscv/IBusCachedPlugin_cache/main_basesoc_sdram_bankmachine7_pipe_valid_source_valid_reg             | etherbone_rst                                                                            |                6 |             23 |         3.83 |
|  eth_rx_clk     |                                                                                                         | main_basesoc_ethcore_arp_table_request_timer_count[0]_i_1_n_0                            |                6 |             23 |         3.83 |
|  sys_clk        | main_basesoc_sdram_bankmachine0_syncfifo0_re                                                            | etherbone_rst                                                                            |                8 |             24 |         3.00 |
|  sys_clk        |                                                                                                         | VexRiscv/dataCache_1/reset0                                                              |               13 |             24 |         1.85 |
|  sys_clk        | main_basesoc_sdram_bankmachine5_syncfifo5_re                                                            | etherbone_rst                                                                            |                8 |             24 |         3.00 |
|  sys_clk        | main_a7ddrphy_bitslip8_value10                                                                          | main_a7ddrphy_bitslip15_value1                                                           |               10 |             24 |         2.40 |
|  sys_clk        | main_a7ddrphy_bitslip16_value10                                                                         | main_a7ddrphy_bitslip23_value1                                                           |               10 |             24 |         2.40 |
|  sys_clk        | main_basesoc_sdram_bankmachine1_syncfifo1_re                                                            | etherbone_rst                                                                            |                9 |             24 |         2.67 |
|  sys_clk        | main_basesoc_sdram_bankmachine2_syncfifo2_re                                                            | etherbone_rst                                                                            |                6 |             24 |         4.00 |
|  sys_clk        | main_a7ddrphy_bitslip24_value10                                                                         | main_a7ddrphy_bitslip31_value1                                                           |               11 |             24 |         2.18 |
|  sys_clk        | main_basesoc_sdram_bankmachine6_syncfifo6_re                                                            | etherbone_rst                                                                            |                8 |             24 |         3.00 |
|  sys_clk        | main_basesoc_sdram_bankmachine4_syncfifo4_re                                                            | etherbone_rst                                                                            |                9 |             24 |         2.67 |
|  sys_clk        | main_basesoc_sdram_bankmachine3_syncfifo3_re                                                            | etherbone_rst                                                                            |                7 |             24 |         3.43 |
|  sys_clk        |                                                                                                         | main_basesoc_sdram_zqcs_timer_count1[0]_i_1_n_0                                          |                7 |             26 |         3.71 |
|  eth_rx_clk     | main_basesoc_ethcore_arp_table_cache_count[0]_i_2_n_0                                                   | main_basesoc_ethcore_arp_table_cache_count[0]_i_1_n_0                                    |                7 |             26 |         3.71 |
|  sys_clk        | VexRiscv/IBusCachedPlugin_cache/lineLoader_address[31]_i_1_n_0                                          |                                                                                          |                8 |             27 |         3.38 |
|  sys_clk        | main_a7ddrphy_bitslip2_value00                                                                          | main_a7ddrphy_bitslip23_value0                                                           |               15 |             27 |         1.80 |
|  sys_clk        | main_a7ddrphy_bitslip3_value00                                                                          | main_a7ddrphy_bitslip31_value0                                                           |               15 |             27 |         1.80 |
|  sys_clk        | main_a7ddrphy_bitslip0_value00                                                                          | main_a7ddrphy_bitslip7_value0                                                            |               18 |             27 |         1.50 |
|  sys_clk        | main_a7ddrphy_bitslip1_value00                                                                          | main_a7ddrphy_bitslip15_value0                                                           |               13 |             27 |         2.08 |
|  eth_rx_clk     | main_basesoc_ethcore_ip_tx_target_mac_liteethip_next_value_ce                                           |                                                                                          |               12 |             29 |         2.42 |
|  sys_clk        | main_basesoc_etherbone_record_depacketizer_sr_shift                                                     | main_basesoc_etherbone_record_depacketizer_sr[31]_i_1_n_0                                |                8 |             30 |         3.75 |
|  sys_clk        |                                                                                                         | p_179_in                                                                                 |                8 |             30 |         3.75 |
|  sys_clk        | VexRiscv/dataCache_1/execute_CsrPlugin_csr_773_reg[0]                                                   |                                                                                          |                9 |             30 |         3.33 |
|  sys_clk        | VexRiscv/dataCache_1/stageB_mmuRsp_isIoAccess_i_1_n_0                                                   |                                                                                          |               10 |             30 |         3.00 |
|  sys_clk        |                                                                                                         | p_175_in                                                                                 |                8 |             30 |         3.75 |
|  sys_clk        | VexRiscv/dataCache_1/E[0]                                                                               |                                                                                          |                6 |             30 |         5.00 |
|  sys_clk        | VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_booted_reg                                     | VexRiscv/dataCache_1/reset0                                                              |               12 |             30 |         2.50 |
|  eth_rx_clk     | main_basesoc_ethcore_arp_table_request_pending_liteetharp_fsm_next_value0                               |                                                                                          |                8 |             32 |         4.00 |
|  sys_clk        |                                                                                                         | builder_csr_bankarray_interface4_bank_bus_dat_r[31]_i_1_n_0                              |               21 |             32 |         1.52 |
|  sys_clk        |                                                                                                         | main_basesoc_etherbone_liteethetherbonewishbonemaster_source_param_base_addr[31]_i_1_n_0 |                7 |             32 |         4.57 |
|  sys_clk        |                                                                                                         | builder_csr_bankarray_interface3_bank_bus_dat_r[31]_i_1_n_0                              |               21 |             32 |         1.52 |
|  eth_tx_clk     | main_basesoc_ethcore_mac_core_tx_crc_description_liteethmac_clockdomainsrenamer1_next_value_ce0         | main_basesoc_ethcore_mac_core_tx_crc_description[31]_i_1_n_0                             |               10 |             32 |         3.20 |
|  sys_clk        |                                                                                                         | builder_csr_bankarray_interface5_bank_bus_dat_r[31]_i_1_n_0                              |                6 |             32 |         5.33 |
|  sys_clk        | VexRiscv/IBusCachedPlugin_cache/FSM_sequential_builder_litedramwishbone2native_state_reg[0]_5           |                                                                                          |                4 |             32 |         8.00 |
|  eth_tx_clk     | main_basesoc_ethcore_mac_core_tx_crc_ce                                                                 | main_basesoc_ethcore_mac_core_tx_crc_reg                                                 |               11 |             32 |         2.91 |
|  sys_clk        | VexRiscv/dataCache_1/execute_arbitration_isValid_reg_1[0]                                               |                                                                                          |               22 |             32 |         1.45 |
|  sys_clk        | VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr                    |                                                                                          |               20 |             32 |         1.60 |
|  sys_clk        | builder_csr_bankarray_csrbank5_load0_re                                                                 | etherbone_rst                                                                            |                9 |             32 |         3.56 |
|  sys_clk        | main_basesoc_sdram_phaseinjector1_wrdata_storage[63]_i_1_n_0                                            |                                                                                          |               11 |             32 |         2.91 |
|  sys_clk        | VexRiscv/dataCache_1/memory_DivPlugin_div_done_reg_0[0]                                                 |                                                                                          |                8 |             32 |         4.00 |
|  sys_clk        |                                                                                                         | p_0_out                                                                                  |               14 |             32 |         2.29 |
|  sys_clk        | VexRiscv/IBusCachedPlugin_cache/FSM_sequential_builder_litedramwishbone2native_state_reg[0]_0           |                                                                                          |                4 |             32 |         8.00 |
|  sys_clk        | VexRiscv/IBusCachedPlugin_cache/FSM_sequential_builder_litedramwishbone2native_state_reg[0]             |                                                                                          |                4 |             32 |         8.00 |
|  sys_clk        | VexRiscv/IBusCachedPlugin_cache/FSM_sequential_builder_liteethetherbonewishbonemaster_state_reg[0]_1[0] | etherbone_rst                                                                            |                7 |             32 |         4.57 |
|  sys_clk        | main_basesoc_sdram_phaseinjector3_wrdata_storage[63]_i_1_n_0                                            |                                                                                          |               18 |             32 |         1.78 |
|  sys_clk        | main_basesoc_sdram_phaseinjector2_wrdata_storage[31]_i_1_n_0                                            |                                                                                          |               12 |             32 |         2.67 |
|  sys_clk        | VexRiscv/dataCache_1/execute_CsrPlugin_csr_3008_reg[0]                                                  | VexRiscv/dataCache_1/reset0                                                              |               10 |             32 |         3.20 |
|  sys_clk        | VexRiscv/IBusCachedPlugin_cache/FSM_sequential_builder_litedramwishbone2native_state_reg[0]_1           |                                                                                          |                4 |             32 |         8.00 |
|  sys_clk        | VexRiscv/memory_DivPlugin_div_result                                                                    |                                                                                          |                8 |             32 |         4.00 |
|  sys_clk        | VexRiscv/CsrPlugin_hadException                                                                         |                                                                                          |               12 |             32 |         2.67 |
|  sys_clk        | main_basesoc_etherbone_record_last_ip_address                                                           |                                                                                          |               13 |             32 |         2.46 |
|  sys_clk        | VexRiscv/memory_DivPlugin_rs1[0]                                                                        | VexRiscv/dataCache_1/memory_DivPlugin_div_counter_willClear                              |                6 |             32 |         5.33 |
|  sys_clk        | main_basesoc_etherbone_record_receiver_base_addr_update                                                 |                                                                                          |               11 |             32 |         2.91 |
|  sys_clk        | builder_csr_bankarray_csrbank3_ls_dbg_wdata0_re                                                         | etherbone_rst                                                                            |               16 |             32 |         2.00 |
|  sys_clk        | main_basesoc_sdram_phaseinjector1_wrdata_storage[31]_i_1_n_0                                            |                                                                                          |               17 |             32 |         1.88 |
|  sys_clk        | VexRiscv/IBusCachedPlugin_cache/FSM_sequential_builder_litedramwishbone2native_state_reg[0]_2           |                                                                                          |                4 |             32 |         8.00 |
|  sys_clk        | VexRiscv/IBusCachedPlugin_cache/builder_fullmemorywe_state_reg[1]                                       |                                                                                          |                4 |             32 |         8.00 |
|  sys_clk        | VexRiscv/IBusCachedPlugin_cache/FSM_sequential_builder_litedramwishbone2native_state_reg[0]_3           |                                                                                          |                4 |             32 |         8.00 |
|  sys_clk        | VexRiscv/IBusCachedPlugin_cache/FSM_sequential_builder_litedramwishbone2native_state_reg[0]_4           |                                                                                          |                4 |             32 |         8.00 |
|  sys_clk        | builder_csr_bankarray_csrbank3_hs_dbg_wdata0_re                                                         | etherbone_rst                                                                            |               11 |             32 |         2.91 |
|  sys_clk        | main_basesoc_sdram_phaseinjector0_wrdata_storage[31]_i_1_n_0                                            |                                                                                          |               12 |             32 |         2.67 |
|  sys_clk        | main_basesoc_sdram_phaseinjector2_wrdata_storage[63]_i_1_n_0                                            |                                                                                          |               13 |             32 |         2.46 |
|  sys_clk        | main_basesoc_basesoc_bus_errors                                                                         | etherbone_rst                                                                            |                8 |             32 |         4.00 |
|  sys_clk        | builder_csr_bankarray_csrbank0_scratch0_re                                                              | etherbone_rst                                                                            |               10 |             32 |         3.20 |
|  sys_clk        | main_basesoc_sdram_phaseinjector3_wrdata_storage[31]_i_1_n_0                                            |                                                                                          |               18 |             32 |         1.78 |
|  sys_clk        | builder_csr_bankarray_csrbank5_reload0_re                                                               | etherbone_rst                                                                            |               11 |             32 |         2.91 |
|  sys_clk        | builder_interface1_dat_w_wishbone2csr_next_value_ce0                                                    |                                                                                          |               14 |             32 |         2.29 |
|  sys_clk        | main_basesoc_basesoc_timer_update_value_re                                                              | etherbone_rst                                                                            |               11 |             32 |         2.91 |
|  sys_clk        | main_basesoc_sdram_phaseinjector0_wrdata_storage[63]_i_1_n_0                                            |                                                                                          |               12 |             32 |         2.67 |
|  sys_clk        | main_basesoc_etherbone_probe_sink_sink_ready1                                                           | main_basesoc_etherbone_probe_pipe_valid_source_payload_data[31]_i_1_n_0                  |               15 |             32 |         2.13 |
|  eth_tx_clk     |                                                                                                         |                                                                                          |               11 |             32 |         2.91 |
|  sys_clk        | VexRiscv/IBusCachedPlugin_cache/main_basesoc_etherbone_record_receiver_payload_fifo_readable_reg[0]     |                                                                                          |                7 |             33 |         4.71 |
|  sys_clk        | main_basesoc_etherbone_rx_depacketizer_sr_shift                                                         |                                                                                          |                7 |             36 |         5.14 |
|  eth_rx_clk     | main_basesoc_ethcore_rx_depacketizer_sr_shift                                                           |                                                                                          |                6 |             40 |         6.67 |
|  sys_clk        | main_basesoc_etherbone_record_receiver_param_fifo_wrport_we                                             |                                                                                          |                5 |             40 |         8.00 |
|  sys_clk        | main_basesoc_etherbone_record_sender_param_fifo_syncfifo_re                                             |                                                                                          |                8 |             45 |         5.62 |
|  eth_rx_clk     | main_basesoc_ethcore_mac_packetizer_sr[75]_i_1_n_0                                                      |                                                                                          |               17 |             46 |         2.71 |
|  eth_rx_clk     | main_basesoc_ethcore_icmp_tx_packetizer_sr[63]_i_2_n_0                                                  |                                                                                          |               11 |             48 |         4.36 |
|  eth_rx_clk     | main_basesoc_ethcore_ip_tx_sink_sink_ready1                                                             |                                                                                          |               16 |             48 |         3.00 |
|  eth_rx_clk     | main_basesoc_ethcore_arp_table_response_response_payload_mac_address_liteetharp_fsm_next_value_ce1      | eth_rx_rst                                                                               |               17 |             48 |         2.82 |
|  eth_rx_clk     |                                                                                                         | main_basesoc_etherbone_rx_converter_source_param_dst_port[15]_i_1_n_0                    |               14 |             54 |         3.86 |
|  sys_clk        | main_basesoc_etherbone_record_receiver_payload_fifo_wrport_we__0                                        |                                                                                          |                7 |             56 |         8.00 |
|  eth_rx_clk     | main_basesoc_ethcore_icmp_rx_depacketizer_sr_shift                                                      |                                                                                          |               20 |             56 |         2.80 |
|  eth_rx_clk     | main_basesoc_ethcore_ip_tx_packetizer_sr[151]_i_1_n_0                                                   |                                                                                          |                9 |             58 |         6.44 |
|  sys_clk        | VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_ready                  |                                                                                          |               26 |             64 |         2.46 |
|  sys_clk        | main_basesoc_etherbone_record_sender_param_fifo_wrport_we                                               |                                                                                          |                8 |             64 |         8.00 |
|  sys_clk        | VexRiscv/IBusCachedPlugin_cache/FSM_onehot_builder_grant_reg[2][0]                                      |                                                                                          |               20 |             70 |         3.50 |
|  sys_clk        | VexRiscv/toplevel_dataCache_1_io_mem_cmd_rValidN                                                        |                                                                                          |               20 |             70 |         3.50 |
|  sys_clk        | main_basesoc_etherbone_probe_param_fifo_wrport_we                                                       |                                                                                          |                9 |             72 |         8.00 |
|  eth_rx_clk     | main_basesoc_ethcore_arp_tx_packetizer_sr[215]_i_1_n_0                                                  |                                                                                          |               27 |             74 |         2.74 |
|  eth_rx_clk     | main_basesoc_ethcore_ip_tx_packetizer_sr_shift                                                          | main_basesoc_ethcore_ip_tx_packetizer_sr[159]_i_2_n_0                                    |               13 |             80 |         6.15 |
|  eth_rx_clk     | main_basesoc_ethcore_icmp_echo_param_fifo_syncfifo_re                                                   |                                                                                          |               17 |             96 |         5.65 |
|  eth_rx_clk     | mem_1_reg_0_1_0_5_i_1_n_0                                                                               |                                                                                          |               14 |            112 |         8.00 |
|  eth_rx_clk     | main_basesoc_ethcore_arp_tx_packetizer_sr_shift                                                         | main_basesoc_ethcore_arp_tx_packetizer_sr[223]_i_2_n_0                                   |               20 |            120 |         6.00 |
|  eth_rx_clk     | main_basesoc_etherbone_rx_converter_converter_source_first1                                             |                                                                                          |               16 |            122 |         7.62 |
|  eth_rx_clk     | main_basesoc_ethcore_ip_tx_liteethipv4checksum_counter                                                  |                                                                                          |               36 |            129 |         3.58 |
|  eth_rx_clk     | main_basesoc_ethcore_icmp_echo_param_fifo_wrport_we                                                     |                                                                                          |               17 |            132 |         7.76 |
|  eth_rx_clk     |                                                                                                         | eth_rx_rst                                                                               |               57 |            134 |         2.35 |
|  sys_clk        | VexRiscv/dataCache_1/when_CsrPlugin_l1259_3                                                             |                                                                                          |               64 |            140 |         2.19 |
|  sys_clk        | main_basesoc_etherbone_tx_cdc_cdc_wrport_we                                                             |                                                                                          |               18 |            144 |         8.00 |
|  eth_rx_clk     | sel                                                                                                     |                                                                                          |               41 |            160 |         3.90 |
|  eth_rx_clk     | main_basesoc_ethcore_ip_rx_depacketizer_sr_shift                                                        |                                                                                          |               59 |            160 |         2.71 |
|  sys_clk        | VexRiscv/dataCache_1/when_CsrPlugin_l1259_1                                                             |                                                                                          |               69 |            162 |         2.35 |
|  eth_rx_clk     |                                                                                                         |                                                                                          |               51 |            170 |         3.33 |
|  eth_rx_clk     | main_basesoc_ethcore_arp_rx_depacketizer_sr_shift                                                       |                                                                                          |               46 |            176 |         3.83 |
|  sys_clk        | VexRiscv/dataCache_1/memory_DivPlugin_div_counter_willClear                                             |                                                                                          |               80 |            216 |         2.70 |
|  sys_clk        | main_basesoc_sdram_phaseinjector0_rddata_status[63]_i_1_n_0                                             | etherbone_rst                                                                            |              113 |            256 |         2.27 |
|  sys_clk        |                                                                                                         | etherbone_rst                                                                            |              176 |            411 |         2.34 |
|  sys_clk        |                                                                                                         |                                                                                          |              444 |           1263 |         2.84 |
+-----------------+---------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------+----------------+--------------+


