 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : sobel
Version: K-2015.06-SP5-6
Date   : Mon Nov 30 11:51:31 2020
****************************************

Operating Conditions: PVT_1P8V_25C   Library: sclib_tsmc180_ss
Wire Load Model Mode: top

  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: gx1_reg[1] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busy_reg/CLK (DFFQQBX1)                  0.00       0.00 r
  busy_reg/Q (DFFQQBX1)                    0.16       0.16 f
  U257/Z (NAND2X1)                         0.10       0.26 r
  U388/Z (INVX2)                           0.10       0.36 f
  U166/Z (NAND2X1)                         0.12       0.48 r
  U164/Z (AND2X1)                          0.25       0.73 r
  U162/Z (NOR2X1)                          0.22       0.95 f
  U158/Z (NAND2X1)                         0.13       1.07 r
  U157/Z (NAND2X1)                         0.08       1.15 f
  gx1_reg[1]/D (DFFQX1)                    0.00       1.15 f
  data arrival time                                   1.15

  clock clk (rise edge)                    3.00       3.00
  clock network delay (ideal)              0.00       3.00
  gx1_reg[1]/CLK (DFFQX1)                  0.00       3.00 r
  library setup time                      -0.11       2.89
  data required time                                  2.89
  -----------------------------------------------------------
  data required time                                  2.89
  data arrival time                                  -1.15
  -----------------------------------------------------------
  slack (MET)                                         1.73


1
