5 a 1 * 0
8 /data/cf/uvlogic1/uvg/trevorw/projects/covered/diags/verilog -t main -vcd generate8.1.vcd -o generate8.1.cdd -v generate8.1.v
3 0 $root $root NA 0 0 1
3 0 main main generate8.1.v 1 29 1
1 A 0 80000 1 0 31 0 32 1 0 0 0 0 0 0 0 0
3 1 main.b main.b generate8.1.v 7 17 1
2 1 8 110015 0 1 400 0 0 count
2 2 8 190019 1 0 20004 0 0 32 64 0 0 0 0 0 0 0 0
2 3 8 110019 1 48 7006 2 1
2 4 10 e0012 2 3d 2100a 0 0 1 2 1102 c
2 5 16 f0011 0 2a 20000 0 0 1 2 2
2 6 16 f0011 1 1 8 0 0 f.x
2 7 16 f0011 3 29 2100a 6 5 1 2 2
2 8 16 140018 0 1 400 0 0 count
2 9 16 1c0020 1 1 14 0 0 count
2 10 16 240024 1 0 20008 0 0 32 64 1 0 0 0 0 0 0 0
2 11 16 1c0024 1 6 20098 10 9 32 2 1eaa faa faa faa faa faa faa faa
2 12 16 140024 1 37 602a 11 8
1 count 8 830011 1 0 31 0 32 1 1aa aa aa aa aa aa aa aa
4 3 0 0
4 4 0 0
4 12 7 7
4 7 12 0
3 0 foo main.b.f generate8.1.v 33 37 1
1 x 35 830004 1 0 0 0 1 1 1102
3 1 main.b.c main.b.c generate8.1.v 10 15 1
2 13 12 f000f 1 0 20008 0 0 32 64 1 0 0 0 0 0 0 0
2 14 12 e000f 2 2c 13100a 13 0 32 2 aa aa aa aa aa aa aa aa
2 15 13 130013 1 0 20004 0 0 32 64 0 0 0 0 0 0 0 0
2 16 13 110011 0 1 400 0 0 i
2 17 13 110013 1 37 6 15 16
2 18 13 1f001f 1 0 20008 0 0 32 64 1 0 0 0 0 0 0 0
2 19 13 1d001d 4 1 1c 0 0 i
2 20 13 1d001f 4 6 20298 18 19 32 66 121eaa faa faa faa faa faa faa faa
2 21 13 1b001b 0 1 400 0 0 i
2 22 13 1b001f 4 37 602a 20 21
2 23 14 160016 4 1 1c 0 0 i
2 24 14 100012 0 1 400 0 0 f.x
2 25 14 100016 4 37 2e 23 24
2 26 13 180018 1 0 20008 0 0 32 64 10 0 0 0 0 0 0 0
2 27 13 160016 5 1 c 0 0 i
2 28 13 160018 5 d 2028e 26 27 1 66 1102
1 i 11 83000f 1 0 31 0 32 65 37aa aa aa aa aa aa aa aa
4 22 28 28
4 25 22 22
4 28 25 0
4 17 28 28
4 14 17 0
