// Seed: 1472719840
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  logic id_3;
  assign id_2 = !-1'b0;
  wire id_4;
  ;
  assign id_4 = id_4;
endmodule
macromodule module_1 #(
    parameter id_18 = 32'd18,
    parameter id_29 = 32'd21,
    parameter id_7  = 32'd70
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    _id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    _id_29,
    id_30,
    id_31,
    id_32,
    id_33
);
  input wire id_33;
  output wire id_32;
  output wire id_31;
  output wire id_30;
  input wire _id_29;
  output wire id_28;
  inout wire id_27;
  output wire id_26;
  inout wire id_25;
  input logic [7:0] id_24;
  input wire id_23;
  inout wire id_22;
  inout wire id_21;
  output wire id_20;
  input wire id_19;
  inout wire _id_18;
  input wire id_17;
  inout wire id_16;
  input wire id_15;
  output wire id_14;
  input wire id_13;
  input wire id_12;
  inout wire id_11;
  module_0 modCall_1 (
      id_5,
      id_3
  );
  output tri1 id_10;
  inout wire id_9;
  output reg id_8;
  input wire _id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire [{  1  {  id_29  }  } : id_18] id_34, id_35;
  wire id_36;
  assign id_5 = -1;
  initial begin : LABEL_0
    fork
      id_8 = id_24[id_7];
    join
  end
  logic [-1 : 1] id_37;
  ;
  wire id_38;
  assign id_10 = -1;
endmodule
