
==========================================================================
global route report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
global route report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
global route report_worst_slack
--------------------------------------------------------------------------
worst slack 3.47

==========================================================================
global route report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.43 source latency ram[8][3]$_DFFE_PP_/CLK ^
  -0.44 target latency q_a[3]$_DFF_P_/CLK ^
   0.00 CRPR
--------------
  -0.01 setup skew


==========================================================================
global route report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: data_a[7] (input port clocked by core_clock)
Endpoint: ram[14][7]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ data_a[7] (in)
                                         data_a[7] (net)
                  0.00    0.00    0.20 ^ input11/A (sky130_fd_sc_hd__buf_2)
     7    0.03    0.16    0.17    0.37 ^ input11/X (sky130_fd_sc_hd__buf_2)
                                         net11 (net)
                  0.16    0.00    0.37 ^ _537_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.15    0.53 ^ _537_/X (sky130_fd_sc_hd__mux2_1)
                                         _079_ (net)
                  0.04    0.00    0.53 ^ ram[14][7]$_DFFE_PP_/D (sky130_fd_sc_hd__edfxtp_1)
                                  0.53   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.19    0.20    0.23    0.23 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.20    0.00    0.24 ^ clkbuf_4_8_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.04    0.06    0.20    0.43 ^ clkbuf_4_8_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_8_0_clk (net)
                  0.06    0.00    0.43 ^ ram[14][7]$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
                          0.00    0.43   clock reconvergence pessimism
                         -0.10    0.33   library hold time
                                  0.33   data required time
-----------------------------------------------------------------------------
                                  0.33   data required time
                                 -0.53   data arrival time
-----------------------------------------------------------------------------
                                  0.20   slack (MET)



==========================================================================
global route report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: addr_a[1] (input port clocked by core_clock)
Endpoint: ram[8][7]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ addr_a[1] (in)
                                         addr_a[1] (net)
                  0.00    0.00    0.20 ^ input1/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.01    0.15    0.14    0.34 ^ input1/X (sky130_fd_sc_hd__clkbuf_1)
                                         net1 (net)
                  0.15    0.00    0.34 ^ _359_/A (sky130_fd_sc_hd__buf_4)
    10    0.07    0.19    0.26    0.59 ^ _359_/X (sky130_fd_sc_hd__buf_4)
                                         _174_ (net)
                  0.19    0.00    0.60 ^ _360_/A_N (sky130_fd_sc_hd__nand2b_1)
     1    0.01    0.08    0.16    0.75 ^ _360_/Y (sky130_fd_sc_hd__nand2b_1)
                                         _175_ (net)
                  0.08    0.00    0.75 ^ _361_/A (sky130_fd_sc_hd__buf_4)
     7    0.07    0.19    0.23    0.99 ^ _361_/X (sky130_fd_sc_hd__buf_4)
                                         _176_ (net)
                  0.19    0.00    0.99 ^ _363_/A_N (sky130_fd_sc_hd__nand2b_1)
     1    0.01    0.08    0.15    1.14 ^ _363_/Y (sky130_fd_sc_hd__nand2b_1)
                                         _178_ (net)
                  0.08    0.00    1.14 ^ _364_/A (sky130_fd_sc_hd__buf_4)
     9    0.06    0.17    0.22    1.36 ^ _364_/X (sky130_fd_sc_hd__buf_4)
                                         _179_ (net)
                  0.17    0.00    1.36 ^ _484_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.07    0.35    1.71 v _484_/X (sky130_fd_sc_hd__mux2_1)
                                         _151_ (net)
                  0.07    0.00    1.71 v ram[8][7]$_DFFE_PP_/D (sky130_fd_sc_hd__edfxtp_1)
                                  1.71   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.03    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.19    0.20    0.23    5.23 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.20    0.00    5.24 ^ clkbuf_4_1_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.04    0.06    0.20    5.43 ^ clkbuf_4_1_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_1_0_clk (net)
                  0.06    0.00    5.43 ^ ram[8][7]$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
                          0.00    5.43   clock reconvergence pessimism
                         -0.25    5.18   library setup time
                                  5.18   data required time
-----------------------------------------------------------------------------
                                  5.18   data required time
                                 -1.71   data arrival time
-----------------------------------------------------------------------------
                                  3.47   slack (MET)



==========================================================================
global route report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: addr_a[1] (input port clocked by core_clock)
Endpoint: ram[8][7]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ addr_a[1] (in)
                                         addr_a[1] (net)
                  0.00    0.00    0.20 ^ input1/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.01    0.15    0.14    0.34 ^ input1/X (sky130_fd_sc_hd__clkbuf_1)
                                         net1 (net)
                  0.15    0.00    0.34 ^ _359_/A (sky130_fd_sc_hd__buf_4)
    10    0.07    0.19    0.26    0.59 ^ _359_/X (sky130_fd_sc_hd__buf_4)
                                         _174_ (net)
                  0.19    0.00    0.60 ^ _360_/A_N (sky130_fd_sc_hd__nand2b_1)
     1    0.01    0.08    0.16    0.75 ^ _360_/Y (sky130_fd_sc_hd__nand2b_1)
                                         _175_ (net)
                  0.08    0.00    0.75 ^ _361_/A (sky130_fd_sc_hd__buf_4)
     7    0.07    0.19    0.23    0.99 ^ _361_/X (sky130_fd_sc_hd__buf_4)
                                         _176_ (net)
                  0.19    0.00    0.99 ^ _363_/A_N (sky130_fd_sc_hd__nand2b_1)
     1    0.01    0.08    0.15    1.14 ^ _363_/Y (sky130_fd_sc_hd__nand2b_1)
                                         _178_ (net)
                  0.08    0.00    1.14 ^ _364_/A (sky130_fd_sc_hd__buf_4)
     9    0.06    0.17    0.22    1.36 ^ _364_/X (sky130_fd_sc_hd__buf_4)
                                         _179_ (net)
                  0.17    0.00    1.36 ^ _484_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.07    0.35    1.71 v _484_/X (sky130_fd_sc_hd__mux2_1)
                                         _151_ (net)
                  0.07    0.00    1.71 v ram[8][7]$_DFFE_PP_/D (sky130_fd_sc_hd__edfxtp_1)
                                  1.71   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.03    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.19    0.20    0.23    5.23 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.20    0.00    5.24 ^ clkbuf_4_1_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.04    0.06    0.20    5.43 ^ clkbuf_4_1_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_1_0_clk (net)
                  0.06    0.00    5.43 ^ ram[8][7]$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
                          0.00    5.43   clock reconvergence pessimism
                         -0.25    5.18   library setup time
                                  5.18   data required time
-----------------------------------------------------------------------------
                                  5.18   data required time
                                 -1.71   data arrival time
-----------------------------------------------------------------------------
                                  3.47   slack (MET)



==========================================================================
global route report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
global route max_slew_check_slack
--------------------------------------------------------------------------
1.0618267059326172

==========================================================================
global route max_slew_check_limit
--------------------------------------------------------------------------
1.5

==========================================================================
global route max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7079

==========================================================================
global route max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_capacitance_check_slack
--------------------------------------------------------------------------
0.07728166878223419

==========================================================================
global route max_capacitance_check_limit
--------------------------------------------------------------------------
0.08240699768066406

==========================================================================
global route max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9378

==========================================================================
global route max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
global route max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
global route max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
global route setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
global route hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
global route report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: ram[11][4]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: q_b[4]$_DFF_P_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.23    0.23 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.20    0.43 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.44 ^ ram[11][4]$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
   0.41    0.85 v ram[11][4]$_DFFE_PP_/Q (sky130_fd_sc_hd__edfxtp_1)
   0.68    1.53 v _589_/X (sky130_fd_sc_hd__mux4_4)
   0.21    1.74 ^ _590_/Y (sky130_fd_sc_hd__a22oi_2)
   0.08    1.83 v _591_/Y (sky130_fd_sc_hd__nand2_1)
   0.00    1.83 v q_b[4]$_DFF_P_/D (sky130_fd_sc_hd__dfxtp_1)
           1.83   data arrival time

   5.00    5.00   clock core_clock (rise edge)
   0.00    5.00   clock source latency
   0.00    5.00 ^ clk (in)
   0.23    5.23 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.20    5.44 ^ clkbuf_4_13_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    5.44 ^ q_b[4]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.00    5.44   clock reconvergence pessimism
  -0.11    5.32   library setup time
           5.32   data required time
---------------------------------------------------------
           5.32   data required time
          -1.83   data arrival time
---------------------------------------------------------
           3.50   slack (MET)



==========================================================================
global route report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: ram[3][5]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: q_b[5]$_DFF_P_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.23    0.23 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.20    0.43 ^ clkbuf_4_5_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.44 ^ ram[3][5]$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
   0.34    0.77 ^ ram[3][5]$_DFFE_PP_/Q (sky130_fd_sc_hd__edfxtp_1)
   0.23    1.00 ^ _595_/X (sky130_fd_sc_hd__mux4_1)
   0.09    1.09 v _597_/Y (sky130_fd_sc_hd__a22oi_1)
   0.07    1.15 ^ _598_/Y (sky130_fd_sc_hd__nand2_1)
   0.00    1.15 ^ q_b[5]$_DFF_P_/D (sky130_fd_sc_hd__dfxtp_1)
           1.15   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.23    0.23 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.20    0.43 ^ clkbuf_4_5_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.43 ^ q_b[5]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.00    0.43   clock reconvergence pessimism
  -0.03    0.41   library hold time
           0.41   data required time
---------------------------------------------------------
           0.41   data required time
          -1.15   data arrival time
---------------------------------------------------------
           0.75   slack (MET)



==========================================================================
global route critical path target clock latency max path
--------------------------------------------------------------------------
0.4335

==========================================================================
global route critical path target clock latency min path
--------------------------------------------------------------------------
0.4332

==========================================================================
global route critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
global route critical path delay
--------------------------------------------------------------------------
1.7122

==========================================================================
global route critical path slack
--------------------------------------------------------------------------
3.4696

==========================================================================
global route slack div critical path delay
--------------------------------------------------------------------------
202.639879

==========================================================================
global route report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.37e-03   2.68e-05   1.30e-09   1.40e-03  45.7%
Combinational          1.73e-04   2.37e-04   1.79e-09   4.10e-04  13.4%
Clock                  6.92e-04   5.62e-04   2.64e-10   1.25e-03  40.9%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.24e-03   8.26e-04   3.35e-09   3.06e-03 100.0%
                          73.0%      27.0%       0.0%
