$date
	Mon Nov 21 16:25:54 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module upDownCounter_tb $end
$var wire 4 ! Q [0:3] $end
$var reg 1 " clk $end
$var reg 1 # down $end
$var reg 1 $ reset $end
$var reg 1 % up $end
$scope module upDownCounterq $end
$var wire 1 " clk $end
$var wire 1 # down $end
$var wire 1 $ reset $end
$var wire 1 & t0 $end
$var wire 1 ' t1 $end
$var wire 1 ( t2 $end
$var wire 1 % up $end
$var wire 4 ) Q [3:0] $end
$scope module ff1 $end
$var wire 1 " clk $end
$var wire 1 * j $end
$var wire 1 + k $end
$var wire 1 $ reset $end
$var reg 1 , q $end
$upscope $end
$scope module ff2 $end
$var wire 1 " clk $end
$var wire 1 & j $end
$var wire 1 & k $end
$var wire 1 $ reset $end
$var reg 1 - q $end
$upscope $end
$scope module ff3 $end
$var wire 1 " clk $end
$var wire 1 ' j $end
$var wire 1 ' k $end
$var wire 1 $ reset $end
$var reg 1 . q $end
$upscope $end
$scope module ff4 $end
$var wire 1 " clk $end
$var wire 1 ( j $end
$var wire 1 ( k $end
$var wire 1 $ reset $end
$var reg 1 / q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0/
0.
0-
0,
1+
1*
b0 )
0(
1'
1&
0%
1$
0#
0"
b0 !
$end
#10
1"
#20
0'
0&
0"
0$
1%
#30
1&
b1 !
b1 )
1,
1"
#40
0"
#50
0&
0,
b10 !
b10 )
1-
1"
#60
1&
0"
1#
0%
#70
0&
0-
b1 !
b1 )
1,
1"
#80
1&
0"
0#
1%
#90
0&
0,
b10 !
b10 )
1-
1"
#100
0"
