// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Symbol table internal header
//
// Internal details; most calling programs do not need this header,
// unless using verilator public meta comments.

#ifndef VERILATED_VMUL_32_HYBRID_64_BK1_KL5_FANOUT8__SYMS_H_
#define VERILATED_VMUL_32_HYBRID_64_BK1_KL5_FANOUT8__SYMS_H_  // guard

#include "verilated.h"

// INCLUDE MODEL CLASS

#include "VMul_32_Hybrid_64_BK1_KL5_Fanout8.h"

// INCLUDE MODULE CLASSES
#include "VMul_32_Hybrid_64_BK1_KL5_Fanout8___024root.h"
#include "VMul_32_Hybrid_64_BK1_KL5_Fanout8_Hybrid_64_BK1_KL5_Fanout8.h"

// SYMS CLASS (contains all model state)
class alignas(VL_CACHE_LINE_BYTES)VMul_32_Hybrid_64_BK1_KL5_Fanout8__Syms final : public VerilatedSyms {
  public:
    // INTERNAL STATE
    VMul_32_Hybrid_64_BK1_KL5_Fanout8* const __Vm_modelp;
    VlDeleter __Vm_deleter;
    bool __Vm_didInit = false;

    // MODULE INSTANCE STATE
    VMul_32_Hybrid_64_BK1_KL5_Fanout8___024root TOP;
    VMul_32_Hybrid_64_BK1_KL5_Fanout8_Hybrid_64_BK1_KL5_Fanout8 TOP__Hybrid_64_BK1_KL5_Fanout8_top__DOT__u0;
    VMul_32_Hybrid_64_BK1_KL5_Fanout8_Hybrid_64_BK1_KL5_Fanout8 TOP__Mul_32_Hybrid_64_BK1_KL5_Fanout8__DOT__Hybrid_64_BK1_KL5_Fanout8_0;
    VMul_32_Hybrid_64_BK1_KL5_Fanout8_Hybrid_64_BK1_KL5_Fanout8 TOP__Mul_32_Hybrid_64_BK1_KL5_Fanout8__DOT__Hybrid_64_BK1_KL5_Fanout8_1;
    VMul_32_Hybrid_64_BK1_KL5_Fanout8_Hybrid_64_BK1_KL5_Fanout8 TOP__Mul_32_Hybrid_64_BK1_KL5_Fanout8__DOT__Hybrid_64_BK1_KL5_Fanout8_10;
    VMul_32_Hybrid_64_BK1_KL5_Fanout8_Hybrid_64_BK1_KL5_Fanout8 TOP__Mul_32_Hybrid_64_BK1_KL5_Fanout8__DOT__Hybrid_64_BK1_KL5_Fanout8_11;
    VMul_32_Hybrid_64_BK1_KL5_Fanout8_Hybrid_64_BK1_KL5_Fanout8 TOP__Mul_32_Hybrid_64_BK1_KL5_Fanout8__DOT__Hybrid_64_BK1_KL5_Fanout8_12;
    VMul_32_Hybrid_64_BK1_KL5_Fanout8_Hybrid_64_BK1_KL5_Fanout8 TOP__Mul_32_Hybrid_64_BK1_KL5_Fanout8__DOT__Hybrid_64_BK1_KL5_Fanout8_13;
    VMul_32_Hybrid_64_BK1_KL5_Fanout8_Hybrid_64_BK1_KL5_Fanout8 TOP__Mul_32_Hybrid_64_BK1_KL5_Fanout8__DOT__Hybrid_64_BK1_KL5_Fanout8_14;
    VMul_32_Hybrid_64_BK1_KL5_Fanout8_Hybrid_64_BK1_KL5_Fanout8 TOP__Mul_32_Hybrid_64_BK1_KL5_Fanout8__DOT__Hybrid_64_BK1_KL5_Fanout8_15;
    VMul_32_Hybrid_64_BK1_KL5_Fanout8_Hybrid_64_BK1_KL5_Fanout8 TOP__Mul_32_Hybrid_64_BK1_KL5_Fanout8__DOT__Hybrid_64_BK1_KL5_Fanout8_16;
    VMul_32_Hybrid_64_BK1_KL5_Fanout8_Hybrid_64_BK1_KL5_Fanout8 TOP__Mul_32_Hybrid_64_BK1_KL5_Fanout8__DOT__Hybrid_64_BK1_KL5_Fanout8_17;
    VMul_32_Hybrid_64_BK1_KL5_Fanout8_Hybrid_64_BK1_KL5_Fanout8 TOP__Mul_32_Hybrid_64_BK1_KL5_Fanout8__DOT__Hybrid_64_BK1_KL5_Fanout8_18;
    VMul_32_Hybrid_64_BK1_KL5_Fanout8_Hybrid_64_BK1_KL5_Fanout8 TOP__Mul_32_Hybrid_64_BK1_KL5_Fanout8__DOT__Hybrid_64_BK1_KL5_Fanout8_19;
    VMul_32_Hybrid_64_BK1_KL5_Fanout8_Hybrid_64_BK1_KL5_Fanout8 TOP__Mul_32_Hybrid_64_BK1_KL5_Fanout8__DOT__Hybrid_64_BK1_KL5_Fanout8_2;
    VMul_32_Hybrid_64_BK1_KL5_Fanout8_Hybrid_64_BK1_KL5_Fanout8 TOP__Mul_32_Hybrid_64_BK1_KL5_Fanout8__DOT__Hybrid_64_BK1_KL5_Fanout8_20;
    VMul_32_Hybrid_64_BK1_KL5_Fanout8_Hybrid_64_BK1_KL5_Fanout8 TOP__Mul_32_Hybrid_64_BK1_KL5_Fanout8__DOT__Hybrid_64_BK1_KL5_Fanout8_21;
    VMul_32_Hybrid_64_BK1_KL5_Fanout8_Hybrid_64_BK1_KL5_Fanout8 TOP__Mul_32_Hybrid_64_BK1_KL5_Fanout8__DOT__Hybrid_64_BK1_KL5_Fanout8_22;
    VMul_32_Hybrid_64_BK1_KL5_Fanout8_Hybrid_64_BK1_KL5_Fanout8 TOP__Mul_32_Hybrid_64_BK1_KL5_Fanout8__DOT__Hybrid_64_BK1_KL5_Fanout8_23;
    VMul_32_Hybrid_64_BK1_KL5_Fanout8_Hybrid_64_BK1_KL5_Fanout8 TOP__Mul_32_Hybrid_64_BK1_KL5_Fanout8__DOT__Hybrid_64_BK1_KL5_Fanout8_24;
    VMul_32_Hybrid_64_BK1_KL5_Fanout8_Hybrid_64_BK1_KL5_Fanout8 TOP__Mul_32_Hybrid_64_BK1_KL5_Fanout8__DOT__Hybrid_64_BK1_KL5_Fanout8_25;
    VMul_32_Hybrid_64_BK1_KL5_Fanout8_Hybrid_64_BK1_KL5_Fanout8 TOP__Mul_32_Hybrid_64_BK1_KL5_Fanout8__DOT__Hybrid_64_BK1_KL5_Fanout8_26;
    VMul_32_Hybrid_64_BK1_KL5_Fanout8_Hybrid_64_BK1_KL5_Fanout8 TOP__Mul_32_Hybrid_64_BK1_KL5_Fanout8__DOT__Hybrid_64_BK1_KL5_Fanout8_27;
    VMul_32_Hybrid_64_BK1_KL5_Fanout8_Hybrid_64_BK1_KL5_Fanout8 TOP__Mul_32_Hybrid_64_BK1_KL5_Fanout8__DOT__Hybrid_64_BK1_KL5_Fanout8_28;
    VMul_32_Hybrid_64_BK1_KL5_Fanout8_Hybrid_64_BK1_KL5_Fanout8 TOP__Mul_32_Hybrid_64_BK1_KL5_Fanout8__DOT__Hybrid_64_BK1_KL5_Fanout8_29;
    VMul_32_Hybrid_64_BK1_KL5_Fanout8_Hybrid_64_BK1_KL5_Fanout8 TOP__Mul_32_Hybrid_64_BK1_KL5_Fanout8__DOT__Hybrid_64_BK1_KL5_Fanout8_3;
    VMul_32_Hybrid_64_BK1_KL5_Fanout8_Hybrid_64_BK1_KL5_Fanout8 TOP__Mul_32_Hybrid_64_BK1_KL5_Fanout8__DOT__Hybrid_64_BK1_KL5_Fanout8_30;
    VMul_32_Hybrid_64_BK1_KL5_Fanout8_Hybrid_64_BK1_KL5_Fanout8 TOP__Mul_32_Hybrid_64_BK1_KL5_Fanout8__DOT__Hybrid_64_BK1_KL5_Fanout8_4;
    VMul_32_Hybrid_64_BK1_KL5_Fanout8_Hybrid_64_BK1_KL5_Fanout8 TOP__Mul_32_Hybrid_64_BK1_KL5_Fanout8__DOT__Hybrid_64_BK1_KL5_Fanout8_5;
    VMul_32_Hybrid_64_BK1_KL5_Fanout8_Hybrid_64_BK1_KL5_Fanout8 TOP__Mul_32_Hybrid_64_BK1_KL5_Fanout8__DOT__Hybrid_64_BK1_KL5_Fanout8_6;
    VMul_32_Hybrid_64_BK1_KL5_Fanout8_Hybrid_64_BK1_KL5_Fanout8 TOP__Mul_32_Hybrid_64_BK1_KL5_Fanout8__DOT__Hybrid_64_BK1_KL5_Fanout8_7;
    VMul_32_Hybrid_64_BK1_KL5_Fanout8_Hybrid_64_BK1_KL5_Fanout8 TOP__Mul_32_Hybrid_64_BK1_KL5_Fanout8__DOT__Hybrid_64_BK1_KL5_Fanout8_8;
    VMul_32_Hybrid_64_BK1_KL5_Fanout8_Hybrid_64_BK1_KL5_Fanout8 TOP__Mul_32_Hybrid_64_BK1_KL5_Fanout8__DOT__Hybrid_64_BK1_KL5_Fanout8_9;

    // CONSTRUCTORS
    VMul_32_Hybrid_64_BK1_KL5_Fanout8__Syms(VerilatedContext* contextp, const char* namep, VMul_32_Hybrid_64_BK1_KL5_Fanout8* modelp);
    ~VMul_32_Hybrid_64_BK1_KL5_Fanout8__Syms();

    // METHODS
    const char* name() { return TOP.name(); }
};

#endif  // guard
