Loading plugins phase: Elapsed time ==> 0s.281ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p I:\Data\Dropbox\Repos\gecko_psoc\Gecko01.cydsn\Gecko01.cyprj -d CY8C5888LTI-LP097 -s I:\Data\Dropbox\Repos\gecko_psoc\Gecko01.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.047ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.076ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Gecko01.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=I:\Data\Dropbox\Repos\gecko_psoc\Gecko01.cydsn\Gecko01.cyprj -dcpsoc3 Gecko01.v -verilog
======================================================================

======================================================================
Compiling:  Gecko01.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=I:\Data\Dropbox\Repos\gecko_psoc\Gecko01.cydsn\Gecko01.cyprj -dcpsoc3 Gecko01.v -verilog
======================================================================

======================================================================
Compiling:  Gecko01.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=I:\Data\Dropbox\Repos\gecko_psoc\Gecko01.cydsn\Gecko01.cyprj -dcpsoc3 -verilog Gecko01.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Thu Sep 13 08:17:44 2018


======================================================================
Compiling:  Gecko01.v
Program  :   vpp
Options  :    -yv2 -q10 Gecko01.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Thu Sep 13 08:17:44 2018

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Users\Bill\Documents\PSoC Creator\4.1\Downloads ( 4.1).cylib\B_Timer_v2_80\B_Timer_v2_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'I:\Data\Box Sync\myprograms\PSOC\PSOC-DDS\DDS24_lib\DDS24_lib.cylib\DDS24_Core_v0_1\DDS24_Core_v0_1.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\demux_v1_10\demux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Gecko01.ctl'.
C:\Users\Bill\Documents\PSoC Creator\4.1\Downloads ( 4.1).cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Users\Bill\Documents\PSoC Creator\4.1\Downloads ( 4.1).cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
I:\Data\Box Sync\myprograms\PSOC\PSOC-DDS\DDS24_lib\DDS24_lib.cylib\DDS24_Core_v0_1\DDS24_Core_v0_1.v (line 116, col 38):  Note: Substituting module 'add_vv_vv' for '+'.
I:\Data\Box Sync\myprograms\PSOC\PSOC-DDS\DDS24_lib\DDS24_lib.cylib\DDS24_Core_v0_1\DDS24_Core_v0_1.v (line 118, col 44):  Note: Substituting module 'add_vv_vv' for '+'.
I:\Data\Box Sync\myprograms\PSOC\PSOC-DDS\DDS24_lib\DDS24_lib.cylib\DDS24_Core_v0_1\DDS24_Core_v0_1.v (line 131, col 38):  Note: Substituting module 'add_vv_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Gecko01.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=I:\Data\Dropbox\Repos\gecko_psoc\Gecko01.cydsn\Gecko01.cyprj -dcpsoc3 -verilog Gecko01.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Thu Sep 13 08:17:44 2018

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'I:\Data\Dropbox\Repos\gecko_psoc\Gecko01.cydsn\codegentemp\Gecko01.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'I:\Data\Dropbox\Repos\gecko_psoc\Gecko01.cydsn\codegentemp\Gecko01.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Users\Bill\Documents\PSoC Creator\4.1\Downloads ( 4.1).cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'I:\Data\Box Sync\myprograms\PSOC\PSOC-DDS\DDS24_lib\DDS24_lib.cylib\DDS24_Core_v0_1\DDS24_Core_v0_1.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\madd_sub.vif'.
tovif:  Gecko01.v:  Warning: (W5120) Attempt to connect scalar net 'Net_744' with a formal 'out1' of size 8. Some bits of the formal 'out1' will be left unconnected.
tovif:  Gecko01.v:  Warning: (W5120) Attempt to connect scalar net 'Net_24' with a formal 'out2' of size 8. Some bits of the formal 'out2' will be left unconnected.

tovif:  No errors.  2 warnings.


======================================================================
Compiling:  Gecko01.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=I:\Data\Dropbox\Repos\gecko_psoc\Gecko01.cydsn\Gecko01.cyprj -dcpsoc3 -verilog Gecko01.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Thu Sep 13 08:17:44 2018

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'I:\Data\Dropbox\Repos\gecko_psoc\Gecko01.cydsn\codegentemp\Gecko01.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'I:\Data\Dropbox\Repos\gecko_psoc\Gecko01.cydsn\codegentemp\Gecko01.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Users\Bill\Documents\PSoC Creator\4.1\Downloads ( 4.1).cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'I:\Data\Box Sync\myprograms\PSOC\PSOC-DDS\DDS24_lib\DDS24_lib.cylib\DDS24_Core_v0_1\DDS24_Core_v0_1.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\madd_sub.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\SSD1306_I2C:udb_clk\
	Net_5
	\SSD1306_I2C:Net_973\
	Net_6
	\SSD1306_I2C:Net_974\
	\SSD1306_I2C:timeout_clk\
	Net_11
	\SSD1306_I2C:Net_975\
	Net_9
	Net_10
	\Timer_5ms_tick:Net_260\
	Net_18
	\Timer_5ms_tick:TimerUDB:ctrl_ten\
	\Timer_5ms_tick:TimerUDB:ctrl_cmode_0\
	\Timer_5ms_tick:TimerUDB:ctrl_tmode_1\
	\Timer_5ms_tick:TimerUDB:ctrl_tmode_0\
	\Timer_5ms_tick:TimerUDB:ctrl_ic_1\
	\Timer_5ms_tick:TimerUDB:ctrl_ic_0\
	Net_22
	\Timer_5ms_tick:Net_102\
	\Timer_5ms_tick:Net_266\
	\DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:switch\
	\DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_24\
	\DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_24\
	\DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:c_24\
	\DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:c_23\
	\DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:c_22\
	\DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:c_21\
	\DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:c_20\
	\DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:c_19\
	\DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:c_18\
	\DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:c_17\
	\DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:c_16\
	\DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:c_15\
	\DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:c_14\
	\DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:c_13\
	\DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:c_12\
	\DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:c_11\
	\DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:c_10\
	\DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:c_9\
	\DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:c_8\
	\DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:c_7\
	\DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:c_6\
	\DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:c_5\
	\DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:c_4\
	\DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:c_3\
	\DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:c_2\
	\DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:c_1\
	\DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:c_0\
	\DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:c(0)_0\
	\DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:c(1)_0\
	\DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:cout\
	\DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:aov\
	\DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:bov\
	\DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:sov\
	\DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:overflow\
	Net_26
	\DDS:DDSCore:control_enable\
	\DDS:DDSCore:controlD_7\
	\DDS:DDSCore:controlD_6\
	\DDS:DDSCore:controlD_5\
	\DDS:DDSCore:controlD_4\
	\DDS:DDSCore:controlD_3\
	\DDS:DDSCore:controlD_2\
	\DDS:DDSCore:controlD_1\
	\DDS:DDSCore:controlD_0\
	\WaveDAC:Net_280\
	\WaveDAC:Net_80\


Deleted 68 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__SDA_1_net_0
Aliasing tmpOE__SCL_1_net_0 to tmpOE__SDA_1_net_0
Aliasing \SSD1306_I2C:Net_969\ to tmpOE__SDA_1_net_0
Aliasing \SSD1306_I2C:Net_968\ to tmpOE__SDA_1_net_0
Aliasing tmpOE__PCB_LED_net_0 to tmpOE__SDA_1_net_0
Aliasing tmpOE__Input_Up_net_0 to tmpOE__SDA_1_net_0
Aliasing tmpOE__Input_Down_net_0 to tmpOE__SDA_1_net_0
Aliasing tmpOE__Input_Left_net_0 to tmpOE__SDA_1_net_0
Aliasing tmpOE__Input_Right_net_0 to tmpOE__SDA_1_net_0
Aliasing tmpOE__Input_Select_net_0 to tmpOE__SDA_1_net_0
Aliasing Net_39 to zero
Aliasing \Timer_5ms_tick:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \Timer_5ms_tick:TimerUDB:trigger_enable\ to tmpOE__SDA_1_net_0
Aliasing \Timer_5ms_tick:TimerUDB:status_6\ to zero
Aliasing \Timer_5ms_tick:TimerUDB:status_5\ to zero
Aliasing \Timer_5ms_tick:TimerUDB:status_4\ to zero
Aliasing \Timer_5ms_tick:TimerUDB:status_0\ to \Timer_5ms_tick:TimerUDB:tc_i\
Aliasing \DDS:DDSCore:Acc_23\\R\ to zero
Aliasing \DDS:DDSCore:Acc_23\\S\ to zero
Aliasing \DDS:DDSCore:Acc_22\\R\ to zero
Aliasing \DDS:DDSCore:Acc_22\\S\ to zero
Aliasing \DDS:DDSCore:Acc_21\\R\ to zero
Aliasing \DDS:DDSCore:Acc_21\\S\ to zero
Aliasing \DDS:DDSCore:Acc_20\\R\ to zero
Aliasing \DDS:DDSCore:Acc_20\\S\ to zero
Aliasing \DDS:DDSCore:Acc_19\\R\ to zero
Aliasing \DDS:DDSCore:Acc_19\\S\ to zero
Aliasing \DDS:DDSCore:Acc_18\\R\ to zero
Aliasing \DDS:DDSCore:Acc_18\\S\ to zero
Aliasing \DDS:DDSCore:Acc_17\\R\ to zero
Aliasing \DDS:DDSCore:Acc_17\\S\ to zero
Aliasing \DDS:DDSCore:Acc_16\\R\ to zero
Aliasing \DDS:DDSCore:Acc_16\\S\ to zero
Aliasing \DDS:DDSCore:Acc_15\\R\ to zero
Aliasing \DDS:DDSCore:Acc_15\\S\ to zero
Aliasing \DDS:DDSCore:Acc_14\\R\ to zero
Aliasing \DDS:DDSCore:Acc_14\\S\ to zero
Aliasing \DDS:DDSCore:Acc_13\\R\ to zero
Aliasing \DDS:DDSCore:Acc_13\\S\ to zero
Aliasing \DDS:DDSCore:Acc_12\\R\ to zero
Aliasing \DDS:DDSCore:Acc_12\\S\ to zero
Aliasing \DDS:DDSCore:Acc_11\\R\ to zero
Aliasing \DDS:DDSCore:Acc_11\\S\ to zero
Aliasing \DDS:DDSCore:Acc_10\\R\ to zero
Aliasing \DDS:DDSCore:Acc_10\\S\ to zero
Aliasing \DDS:DDSCore:Acc_9\\R\ to zero
Aliasing \DDS:DDSCore:Acc_9\\S\ to zero
Aliasing \DDS:DDSCore:Acc_8\\R\ to zero
Aliasing \DDS:DDSCore:Acc_8\\S\ to zero
Aliasing \DDS:DDSCore:Acc_7\\R\ to zero
Aliasing \DDS:DDSCore:Acc_7\\S\ to zero
Aliasing \DDS:DDSCore:Acc_6\\R\ to zero
Aliasing \DDS:DDSCore:Acc_6\\S\ to zero
Aliasing \DDS:DDSCore:Acc_5\\R\ to zero
Aliasing \DDS:DDSCore:Acc_5\\S\ to zero
Aliasing \DDS:DDSCore:Acc_4\\R\ to zero
Aliasing \DDS:DDSCore:Acc_4\\S\ to zero
Aliasing \DDS:DDSCore:Acc_3\\R\ to zero
Aliasing \DDS:DDSCore:Acc_3\\S\ to zero
Aliasing \DDS:DDSCore:Acc_2\\R\ to zero
Aliasing \DDS:DDSCore:Acc_2\\S\ to zero
Aliasing \DDS:DDSCore:Acc_1\\R\ to zero
Aliasing \DDS:DDSCore:Acc_1\\S\ to zero
Aliasing \DDS:DDSCore:Acc_0\\R\ to zero
Aliasing \DDS:DDSCore:Acc_0\\S\ to zero
Aliasing \DDS:DDSCore:genblk1:MODIN1_23\ to Net_744
Aliasing \DDS:DDSCore:genblk1:MODULE_1:g1:a0:b_23\ to zero
Aliasing \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:ci_0\ to zero
Aliasing \DDS:DDSCore:clock_en\ to tmpOE__SDA_1_net_0
Aliasing \WaveDAC:VDAC8:Net_83\ to zero
Aliasing \WaveDAC:VDAC8:Net_81\ to zero
Aliasing \WaveDAC:VDAC8:Net_82\ to zero
Aliasing Net_33 to zero
Aliasing tmpOE__WaveDAC_out_net_0 to tmpOE__SDA_1_net_0
Aliasing \Timer_5ms_tick:TimerUDB:capture_last\\D\ to zero
Aliasing \Timer_5ms_tick:TimerUDB:hwEnable_reg\\D\ to \Timer_5ms_tick:TimerUDB:run_mode\
Aliasing \Timer_5ms_tick:TimerUDB:capture_out_reg_i\\D\ to \Timer_5ms_tick:TimerUDB:capt_fifo_load_int\
Aliasing \DDS:DDSCore:out1_old_0\\D\ to \WaveDAC:Net_336\
Removing Lhs of wire one[6] = tmpOE__SDA_1_net_0[1]
Removing Lhs of wire tmpOE__SCL_1_net_0[9] = tmpOE__SDA_1_net_0[1]
Removing Rhs of wire \SSD1306_I2C:sda_x_wire\[14] = \SSD1306_I2C:Net_643_1\[15]
Removing Rhs of wire \SSD1306_I2C:Net_697\[17] = \SSD1306_I2C:Net_643_2\[23]
Removing Rhs of wire \SSD1306_I2C:Net_1109_0\[20] = \SSD1306_I2C:scl_yfb\[33]
Removing Rhs of wire \SSD1306_I2C:Net_1109_1\[21] = \SSD1306_I2C:sda_yfb\[34]
Removing Lhs of wire \SSD1306_I2C:scl_x_wire\[24] = \SSD1306_I2C:Net_643_0\[22]
Removing Lhs of wire \SSD1306_I2C:Net_969\[25] = tmpOE__SDA_1_net_0[1]
Removing Lhs of wire \SSD1306_I2C:Net_968\[26] = tmpOE__SDA_1_net_0[1]
Removing Lhs of wire \SSD1306_I2C:tmpOE__Bufoe_scl_net_0\[36] = tmpOE__SDA_1_net_0[1]
Removing Lhs of wire \SSD1306_I2C:tmpOE__Bufoe_sda_net_0\[38] = tmpOE__SDA_1_net_0[1]
Removing Lhs of wire tmpOE__PCB_LED_net_0[45] = tmpOE__SDA_1_net_0[1]
Removing Lhs of wire tmpOE__Input_Up_net_0[51] = tmpOE__SDA_1_net_0[1]
Removing Lhs of wire tmpOE__Input_Down_net_0[57] = tmpOE__SDA_1_net_0[1]
Removing Lhs of wire tmpOE__Input_Left_net_0[63] = tmpOE__SDA_1_net_0[1]
Removing Lhs of wire tmpOE__Input_Right_net_0[69] = tmpOE__SDA_1_net_0[1]
Removing Lhs of wire tmpOE__Input_Select_net_0[75] = tmpOE__SDA_1_net_0[1]
Removing Lhs of wire Net_39[82] = zero[2]
Removing Rhs of wire Net_45[86] = \Timer_5ms_tick:Net_53\[87]
Removing Rhs of wire Net_45[86] = \Timer_5ms_tick:TimerUDB:tc_reg_i\[119]
Removing Lhs of wire \Timer_5ms_tick:TimerUDB:ctrl_enable\[101] = \Timer_5ms_tick:TimerUDB:control_7\[93]
Removing Lhs of wire \Timer_5ms_tick:TimerUDB:ctrl_cmode_1\[103] = zero[2]
Removing Rhs of wire \Timer_5ms_tick:TimerUDB:timer_enable\[112] = \Timer_5ms_tick:TimerUDB:runmode_enable\[124]
Removing Rhs of wire \Timer_5ms_tick:TimerUDB:run_mode\[113] = \Timer_5ms_tick:TimerUDB:hwEnable\[114]
Removing Lhs of wire \Timer_5ms_tick:TimerUDB:run_mode\[113] = \Timer_5ms_tick:TimerUDB:control_7\[93]
Removing Lhs of wire \Timer_5ms_tick:TimerUDB:trigger_enable\[116] = tmpOE__SDA_1_net_0[1]
Removing Lhs of wire \Timer_5ms_tick:TimerUDB:tc_i\[118] = \Timer_5ms_tick:TimerUDB:status_tc\[115]
Removing Lhs of wire \Timer_5ms_tick:TimerUDB:capt_fifo_load_int\[123] = \Timer_5ms_tick:TimerUDB:capt_fifo_load\[111]
Removing Lhs of wire \Timer_5ms_tick:TimerUDB:status_6\[126] = zero[2]
Removing Lhs of wire \Timer_5ms_tick:TimerUDB:status_5\[127] = zero[2]
Removing Lhs of wire \Timer_5ms_tick:TimerUDB:status_4\[128] = zero[2]
Removing Lhs of wire \Timer_5ms_tick:TimerUDB:status_0\[129] = \Timer_5ms_tick:TimerUDB:status_tc\[115]
Removing Lhs of wire \Timer_5ms_tick:TimerUDB:status_1\[130] = \Timer_5ms_tick:TimerUDB:capt_fifo_load\[111]
Removing Rhs of wire \Timer_5ms_tick:TimerUDB:status_2\[131] = \Timer_5ms_tick:TimerUDB:fifo_full\[132]
Removing Rhs of wire \Timer_5ms_tick:TimerUDB:status_3\[133] = \Timer_5ms_tick:TimerUDB:fifo_nempty\[134]
Removing Lhs of wire \Timer_5ms_tick:TimerUDB:cs_addr_2\[136] = zero[2]
Removing Lhs of wire \Timer_5ms_tick:TimerUDB:cs_addr_1\[137] = \Timer_5ms_tick:TimerUDB:trig_reg\[125]
Removing Lhs of wire \Timer_5ms_tick:TimerUDB:cs_addr_0\[138] = \Timer_5ms_tick:TimerUDB:per_zero\[117]
Removing Lhs of wire \DDS:DDSCore:genblk1:add_vv_vv_MODGEN_1_23\[174] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_23\[365]
Removing Lhs of wire \DDS:DDSCore:genblk1:add_vv_vv_MODGEN_1_22\[176] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_22\[366]
Removing Lhs of wire \DDS:DDSCore:genblk1:add_vv_vv_MODGEN_1_21\[178] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_21\[367]
Removing Lhs of wire \DDS:DDSCore:genblk1:add_vv_vv_MODGEN_1_20\[180] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_20\[368]
Removing Lhs of wire \DDS:DDSCore:genblk1:add_vv_vv_MODGEN_1_19\[182] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_19\[369]
Removing Lhs of wire \DDS:DDSCore:genblk1:add_vv_vv_MODGEN_1_18\[184] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_18\[370]
Removing Lhs of wire \DDS:DDSCore:genblk1:add_vv_vv_MODGEN_1_17\[186] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_17\[371]
Removing Lhs of wire \DDS:DDSCore:genblk1:add_vv_vv_MODGEN_1_16\[188] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_16\[372]
Removing Lhs of wire \DDS:DDSCore:genblk1:add_vv_vv_MODGEN_1_15\[190] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_15\[373]
Removing Lhs of wire \DDS:DDSCore:genblk1:add_vv_vv_MODGEN_1_14\[192] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_14\[374]
Removing Lhs of wire \DDS:DDSCore:genblk1:add_vv_vv_MODGEN_1_13\[194] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_13\[375]
Removing Lhs of wire \DDS:DDSCore:genblk1:add_vv_vv_MODGEN_1_12\[196] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_12\[376]
Removing Lhs of wire \DDS:DDSCore:genblk1:add_vv_vv_MODGEN_1_11\[198] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_11\[377]
Removing Lhs of wire \DDS:DDSCore:genblk1:add_vv_vv_MODGEN_1_10\[200] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_10\[378]
Removing Lhs of wire \DDS:DDSCore:genblk1:add_vv_vv_MODGEN_1_9\[202] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_9\[379]
Removing Lhs of wire \DDS:DDSCore:genblk1:add_vv_vv_MODGEN_1_8\[204] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_8\[380]
Removing Lhs of wire \DDS:DDSCore:genblk1:add_vv_vv_MODGEN_1_7\[206] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_7\[381]
Removing Lhs of wire \DDS:DDSCore:genblk1:add_vv_vv_MODGEN_1_6\[208] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_6\[382]
Removing Lhs of wire \DDS:DDSCore:genblk1:add_vv_vv_MODGEN_1_5\[210] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_5\[383]
Removing Lhs of wire \DDS:DDSCore:genblk1:add_vv_vv_MODGEN_1_4\[212] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_4\[384]
Removing Lhs of wire \DDS:DDSCore:genblk1:add_vv_vv_MODGEN_1_3\[214] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_3\[385]
Removing Lhs of wire \DDS:DDSCore:genblk1:add_vv_vv_MODGEN_1_2\[216] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_2\[386]
Removing Lhs of wire \DDS:DDSCore:genblk1:add_vv_vv_MODGEN_1_1\[218] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_1\[387]
Removing Lhs of wire \DDS:DDSCore:genblk1:add_vv_vv_MODGEN_1_0\[220] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_0\[388]
Removing Lhs of wire \DDS:DDSCore:Acc_23\\R\[221] = zero[2]
Removing Lhs of wire \DDS:DDSCore:Acc_23\\S\[222] = zero[2]
Removing Lhs of wire \DDS:DDSCore:Acc_22\\R\[223] = zero[2]
Removing Lhs of wire \DDS:DDSCore:Acc_22\\S\[224] = zero[2]
Removing Lhs of wire \DDS:DDSCore:Acc_21\\R\[225] = zero[2]
Removing Lhs of wire \DDS:DDSCore:Acc_21\\S\[226] = zero[2]
Removing Lhs of wire \DDS:DDSCore:Acc_20\\R\[227] = zero[2]
Removing Lhs of wire \DDS:DDSCore:Acc_20\\S\[228] = zero[2]
Removing Lhs of wire \DDS:DDSCore:Acc_19\\R\[229] = zero[2]
Removing Lhs of wire \DDS:DDSCore:Acc_19\\S\[230] = zero[2]
Removing Lhs of wire \DDS:DDSCore:Acc_18\\R\[231] = zero[2]
Removing Lhs of wire \DDS:DDSCore:Acc_18\\S\[232] = zero[2]
Removing Lhs of wire \DDS:DDSCore:Acc_17\\R\[233] = zero[2]
Removing Lhs of wire \DDS:DDSCore:Acc_17\\S\[234] = zero[2]
Removing Lhs of wire \DDS:DDSCore:Acc_16\\R\[235] = zero[2]
Removing Lhs of wire \DDS:DDSCore:Acc_16\\S\[236] = zero[2]
Removing Lhs of wire \DDS:DDSCore:Acc_15\\R\[237] = zero[2]
Removing Lhs of wire \DDS:DDSCore:Acc_15\\S\[238] = zero[2]
Removing Lhs of wire \DDS:DDSCore:Acc_14\\R\[239] = zero[2]
Removing Lhs of wire \DDS:DDSCore:Acc_14\\S\[240] = zero[2]
Removing Lhs of wire \DDS:DDSCore:Acc_13\\R\[241] = zero[2]
Removing Lhs of wire \DDS:DDSCore:Acc_13\\S\[242] = zero[2]
Removing Lhs of wire \DDS:DDSCore:Acc_12\\R\[243] = zero[2]
Removing Lhs of wire \DDS:DDSCore:Acc_12\\S\[244] = zero[2]
Removing Lhs of wire \DDS:DDSCore:Acc_11\\R\[245] = zero[2]
Removing Lhs of wire \DDS:DDSCore:Acc_11\\S\[246] = zero[2]
Removing Lhs of wire \DDS:DDSCore:Acc_10\\R\[247] = zero[2]
Removing Lhs of wire \DDS:DDSCore:Acc_10\\S\[248] = zero[2]
Removing Lhs of wire \DDS:DDSCore:Acc_9\\R\[249] = zero[2]
Removing Lhs of wire \DDS:DDSCore:Acc_9\\S\[250] = zero[2]
Removing Lhs of wire \DDS:DDSCore:Acc_8\\R\[251] = zero[2]
Removing Lhs of wire \DDS:DDSCore:Acc_8\\S\[252] = zero[2]
Removing Lhs of wire \DDS:DDSCore:Acc_7\\R\[253] = zero[2]
Removing Lhs of wire \DDS:DDSCore:Acc_7\\S\[254] = zero[2]
Removing Lhs of wire \DDS:DDSCore:Acc_6\\R\[255] = zero[2]
Removing Lhs of wire \DDS:DDSCore:Acc_6\\S\[256] = zero[2]
Removing Lhs of wire \DDS:DDSCore:Acc_5\\R\[257] = zero[2]
Removing Lhs of wire \DDS:DDSCore:Acc_5\\S\[258] = zero[2]
Removing Lhs of wire \DDS:DDSCore:Acc_4\\R\[259] = zero[2]
Removing Lhs of wire \DDS:DDSCore:Acc_4\\S\[260] = zero[2]
Removing Lhs of wire \DDS:DDSCore:Acc_3\\R\[261] = zero[2]
Removing Lhs of wire \DDS:DDSCore:Acc_3\\S\[262] = zero[2]
Removing Lhs of wire \DDS:DDSCore:Acc_2\\R\[263] = zero[2]
Removing Lhs of wire \DDS:DDSCore:Acc_2\\S\[264] = zero[2]
Removing Lhs of wire \DDS:DDSCore:Acc_1\\R\[265] = zero[2]
Removing Lhs of wire \DDS:DDSCore:Acc_1\\S\[266] = zero[2]
Removing Lhs of wire \DDS:DDSCore:Acc_0\\R\[267] = zero[2]
Removing Lhs of wire \DDS:DDSCore:Acc_0\\S\[268] = zero[2]
Removing Rhs of wire Net_744[269] = \DDS:DDSCore:Acc_23\[173]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:a_23\[270] = Net_744[269]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODIN1_23\[271] = Net_744[269]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:a_22\[272] = \DDS:DDSCore:genblk1:MODIN1_22\[273]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODIN1_22\[273] = \DDS:DDSCore:Acc_22\[175]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:a_21\[274] = \DDS:DDSCore:genblk1:MODIN1_21\[275]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODIN1_21\[275] = \DDS:DDSCore:Acc_21\[177]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:a_20\[276] = \DDS:DDSCore:genblk1:MODIN1_20\[277]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODIN1_20\[277] = \DDS:DDSCore:Acc_20\[179]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:a_19\[278] = \DDS:DDSCore:genblk1:MODIN1_19\[279]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODIN1_19\[279] = \DDS:DDSCore:Acc_19\[181]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:a_18\[280] = \DDS:DDSCore:genblk1:MODIN1_18\[281]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODIN1_18\[281] = \DDS:DDSCore:Acc_18\[183]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:a_17\[282] = \DDS:DDSCore:genblk1:MODIN1_17\[283]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODIN1_17\[283] = \DDS:DDSCore:Acc_17\[185]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:a_16\[284] = \DDS:DDSCore:genblk1:MODIN1_16\[285]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODIN1_16\[285] = \DDS:DDSCore:Acc_16\[187]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:a_15\[286] = \DDS:DDSCore:genblk1:MODIN1_15\[287]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODIN1_15\[287] = \DDS:DDSCore:Acc_15\[189]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:a_14\[288] = \DDS:DDSCore:genblk1:MODIN1_14\[289]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODIN1_14\[289] = \DDS:DDSCore:Acc_14\[191]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:a_13\[290] = \DDS:DDSCore:genblk1:MODIN1_13\[291]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODIN1_13\[291] = \DDS:DDSCore:Acc_13\[193]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:a_12\[292] = \DDS:DDSCore:genblk1:MODIN1_12\[293]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODIN1_12\[293] = \DDS:DDSCore:Acc_12\[195]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:a_11\[294] = \DDS:DDSCore:genblk1:MODIN1_11\[295]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODIN1_11\[295] = \DDS:DDSCore:Acc_11\[197]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:a_10\[296] = \DDS:DDSCore:genblk1:MODIN1_10\[297]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODIN1_10\[297] = \DDS:DDSCore:Acc_10\[199]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:a_9\[298] = \DDS:DDSCore:genblk1:MODIN1_9\[299]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODIN1_9\[299] = \DDS:DDSCore:Acc_9\[201]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:a_8\[300] = \DDS:DDSCore:genblk1:MODIN1_8\[301]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODIN1_8\[301] = \DDS:DDSCore:Acc_8\[203]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:a_7\[302] = \DDS:DDSCore:genblk1:MODIN1_7\[303]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODIN1_7\[303] = \DDS:DDSCore:Acc_7\[205]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:a_6\[304] = \DDS:DDSCore:genblk1:MODIN1_6\[305]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODIN1_6\[305] = \DDS:DDSCore:Acc_6\[207]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:a_5\[306] = \DDS:DDSCore:genblk1:MODIN1_5\[307]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODIN1_5\[307] = \DDS:DDSCore:Acc_5\[209]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:a_4\[308] = \DDS:DDSCore:genblk1:MODIN1_4\[309]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODIN1_4\[309] = \DDS:DDSCore:Acc_4\[211]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:a_3\[310] = \DDS:DDSCore:genblk1:MODIN1_3\[311]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODIN1_3\[311] = \DDS:DDSCore:Acc_3\[213]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:a_2\[312] = \DDS:DDSCore:genblk1:MODIN1_2\[313]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODIN1_2\[313] = \DDS:DDSCore:Acc_2\[215]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:a_1\[314] = \DDS:DDSCore:genblk1:MODIN1_1\[315]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODIN1_1\[315] = \DDS:DDSCore:Acc_1\[217]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:a_0\[316] = \DDS:DDSCore:genblk1:MODIN1_0\[317]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODIN1_0\[317] = \DDS:DDSCore:Acc_0\[219]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:b_23\[318] = zero[2]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:b_22\[319] = \DDS:DDSCore:genblk1:MODIN2_22\[320]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODIN2_22\[320] = \DDS:DDSCore:tune_word_22\[786]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:b_21\[321] = \DDS:DDSCore:genblk1:MODIN2_21\[322]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODIN2_21\[322] = \DDS:DDSCore:tune_word_21\[787]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:b_20\[323] = \DDS:DDSCore:genblk1:MODIN2_20\[324]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODIN2_20\[324] = \DDS:DDSCore:tune_word_20\[788]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:b_19\[325] = \DDS:DDSCore:genblk1:MODIN2_19\[326]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODIN2_19\[326] = \DDS:DDSCore:tune_word_19\[789]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:b_18\[327] = \DDS:DDSCore:genblk1:MODIN2_18\[328]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODIN2_18\[328] = \DDS:DDSCore:tune_word_18\[790]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:b_17\[329] = \DDS:DDSCore:genblk1:MODIN2_17\[330]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODIN2_17\[330] = \DDS:DDSCore:tune_word_17\[791]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:b_16\[331] = \DDS:DDSCore:genblk1:MODIN2_16\[332]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODIN2_16\[332] = \DDS:DDSCore:tune_word_16\[792]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:b_15\[333] = \DDS:DDSCore:genblk1:MODIN2_15\[334]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODIN2_15\[334] = \DDS:DDSCore:tune_word_15\[793]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:b_14\[335] = \DDS:DDSCore:genblk1:MODIN2_14\[336]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODIN2_14\[336] = \DDS:DDSCore:tune_word_14\[794]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:b_13\[337] = \DDS:DDSCore:genblk1:MODIN2_13\[338]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODIN2_13\[338] = \DDS:DDSCore:tune_word_13\[795]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:b_12\[339] = \DDS:DDSCore:genblk1:MODIN2_12\[340]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODIN2_12\[340] = \DDS:DDSCore:tune_word_12\[796]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:b_11\[341] = \DDS:DDSCore:genblk1:MODIN2_11\[342]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODIN2_11\[342] = \DDS:DDSCore:tune_word_11\[797]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:b_10\[343] = \DDS:DDSCore:genblk1:MODIN2_10\[344]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODIN2_10\[344] = \DDS:DDSCore:tune_word_10\[798]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:b_9\[345] = \DDS:DDSCore:genblk1:MODIN2_9\[346]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODIN2_9\[346] = \DDS:DDSCore:tune_word_9\[799]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:b_8\[347] = \DDS:DDSCore:genblk1:MODIN2_8\[348]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODIN2_8\[348] = \DDS:DDSCore:tune_word_8\[800]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:b_7\[349] = \DDS:DDSCore:genblk1:MODIN2_7\[350]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODIN2_7\[350] = \DDS:DDSCore:tune_word_7\[801]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:b_6\[351] = \DDS:DDSCore:genblk1:MODIN2_6\[352]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODIN2_6\[352] = \DDS:DDSCore:tune_word_6\[802]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:b_5\[353] = \DDS:DDSCore:genblk1:MODIN2_5\[354]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODIN2_5\[354] = \DDS:DDSCore:tune_word_5\[803]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:b_4\[355] = \DDS:DDSCore:genblk1:MODIN2_4\[356]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODIN2_4\[356] = \DDS:DDSCore:tune_word_4\[804]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:b_3\[357] = \DDS:DDSCore:genblk1:MODIN2_3\[358]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODIN2_3\[358] = \DDS:DDSCore:tune_word_3\[805]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:b_2\[359] = \DDS:DDSCore:genblk1:MODIN2_2\[360]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODIN2_2\[360] = \DDS:DDSCore:tune_word_2\[806]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:b_1\[361] = \DDS:DDSCore:genblk1:MODIN2_1\[362]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODIN2_1\[362] = \DDS:DDSCore:tune_word_1\[807]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:b_0\[363] = \DDS:DDSCore:genblk1:MODIN2_0\[364]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODIN2_0\[364] = \DDS:DDSCore:tune_word_0\[808]
Removing Rhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_23\[365] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:tmp_sum_23\[757]
Removing Rhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_23\[365] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:s(1)(0)_23\[732]
Removing Rhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_23\[365] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:s(0)(0)_23\[707]
Removing Rhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_23\[365] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_23\[658]
Removing Rhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_23\[365] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_23\[653]
Removing Rhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_22\[366] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:tmp_sum_22\[758]
Removing Rhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_22\[366] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:s(1)(0)_22\[733]
Removing Rhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_22\[366] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:s(0)(0)_22\[708]
Removing Rhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_22\[366] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_22\[659]
Removing Rhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_22\[366] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_22\[650]
Removing Rhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_21\[367] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:tmp_sum_21\[759]
Removing Rhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_21\[367] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:s(1)(0)_21\[734]
Removing Rhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_21\[367] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:s(0)(0)_21\[709]
Removing Rhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_21\[367] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_21\[660]
Removing Rhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_21\[367] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_21\[647]
Removing Rhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_20\[368] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:tmp_sum_20\[760]
Removing Rhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_20\[368] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:s(1)(0)_20\[735]
Removing Rhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_20\[368] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:s(0)(0)_20\[710]
Removing Rhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_20\[368] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_20\[661]
Removing Rhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_20\[368] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_20\[644]
Removing Rhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_19\[369] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:tmp_sum_19\[761]
Removing Rhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_19\[369] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:s(1)(0)_19\[736]
Removing Rhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_19\[369] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:s(0)(0)_19\[711]
Removing Rhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_19\[369] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_19\[662]
Removing Rhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_19\[369] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_19\[641]
Removing Rhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_18\[370] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:tmp_sum_18\[762]
Removing Rhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_18\[370] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:s(1)(0)_18\[737]
Removing Rhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_18\[370] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:s(0)(0)_18\[712]
Removing Rhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_18\[370] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_18\[663]
Removing Rhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_18\[370] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_18\[638]
Removing Rhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_17\[371] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:tmp_sum_17\[763]
Removing Rhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_17\[371] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:s(1)(0)_17\[738]
Removing Rhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_17\[371] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:s(0)(0)_17\[713]
Removing Rhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_17\[371] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_17\[664]
Removing Rhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_17\[371] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_17\[635]
Removing Rhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_16\[372] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:tmp_sum_16\[764]
Removing Rhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_16\[372] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:s(1)(0)_16\[739]
Removing Rhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_16\[372] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:s(0)(0)_16\[714]
Removing Rhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_16\[372] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_16\[665]
Removing Rhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_16\[372] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_16\[632]
Removing Rhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_15\[373] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:tmp_sum_15\[765]
Removing Rhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_15\[373] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:s(1)(0)_15\[740]
Removing Rhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_15\[373] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:s(0)(0)_15\[715]
Removing Rhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_15\[373] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_15\[666]
Removing Rhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_15\[373] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_15\[629]
Removing Rhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_14\[374] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:tmp_sum_14\[766]
Removing Rhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_14\[374] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:s(1)(0)_14\[741]
Removing Rhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_14\[374] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:s(0)(0)_14\[716]
Removing Rhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_14\[374] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_14\[667]
Removing Rhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_14\[374] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_14\[626]
Removing Rhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_13\[375] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:tmp_sum_13\[767]
Removing Rhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_13\[375] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:s(1)(0)_13\[742]
Removing Rhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_13\[375] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:s(0)(0)_13\[717]
Removing Rhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_13\[375] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_13\[668]
Removing Rhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_13\[375] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_13\[623]
Removing Rhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_12\[376] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:tmp_sum_12\[768]
Removing Rhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_12\[376] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:s(1)(0)_12\[743]
Removing Rhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_12\[376] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:s(0)(0)_12\[718]
Removing Rhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_12\[376] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_12\[669]
Removing Rhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_12\[376] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_12\[620]
Removing Rhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_11\[377] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:tmp_sum_11\[769]
Removing Rhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_11\[377] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:s(1)(0)_11\[744]
Removing Rhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_11\[377] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:s(0)(0)_11\[719]
Removing Rhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_11\[377] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_11\[670]
Removing Rhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_11\[377] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_11\[617]
Removing Rhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_10\[378] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:tmp_sum_10\[770]
Removing Rhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_10\[378] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:s(1)(0)_10\[745]
Removing Rhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_10\[378] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:s(0)(0)_10\[720]
Removing Rhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_10\[378] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_10\[671]
Removing Rhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_10\[378] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_10\[614]
Removing Rhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_9\[379] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:tmp_sum_9\[771]
Removing Rhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_9\[379] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:s(1)(0)_9\[746]
Removing Rhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_9\[379] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:s(0)(0)_9\[721]
Removing Rhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_9\[379] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_9\[672]
Removing Rhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_9\[379] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_9\[611]
Removing Rhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_8\[380] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:tmp_sum_8\[772]
Removing Rhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_8\[380] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:s(1)(0)_8\[747]
Removing Rhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_8\[380] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:s(0)(0)_8\[722]
Removing Rhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_8\[380] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_8\[673]
Removing Rhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_8\[380] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_8\[608]
Removing Rhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_7\[381] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:tmp_sum_7\[773]
Removing Rhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_7\[381] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:s(1)(0)_7\[748]
Removing Rhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_7\[381] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:s(0)(0)_7\[723]
Removing Rhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_7\[381] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_7\[674]
Removing Rhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_7\[381] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_7\[605]
Removing Rhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_6\[382] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:tmp_sum_6\[774]
Removing Rhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_6\[382] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:s(1)(0)_6\[749]
Removing Rhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_6\[382] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:s(0)(0)_6\[724]
Removing Rhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_6\[382] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_6\[675]
Removing Rhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_6\[382] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_6\[602]
Removing Rhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_5\[383] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:tmp_sum_5\[775]
Removing Rhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_5\[383] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:s(1)(0)_5\[750]
Removing Rhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_5\[383] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:s(0)(0)_5\[725]
Removing Rhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_5\[383] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_5\[676]
Removing Rhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_5\[383] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_5\[599]
Removing Rhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_4\[384] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:tmp_sum_4\[776]
Removing Rhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_4\[384] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:s(1)(0)_4\[751]
Removing Rhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_4\[384] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:s(0)(0)_4\[726]
Removing Rhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_4\[384] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_4\[677]
Removing Rhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_4\[384] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_4\[596]
Removing Rhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_3\[385] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:tmp_sum_3\[777]
Removing Rhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_3\[385] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:s(1)(0)_3\[752]
Removing Rhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_3\[385] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:s(0)(0)_3\[727]
Removing Rhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_3\[385] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_3\[678]
Removing Rhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_3\[385] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_3\[593]
Removing Rhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_2\[386] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:tmp_sum_2\[778]
Removing Rhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_2\[386] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:s(1)(0)_2\[753]
Removing Rhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_2\[386] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:s(0)(0)_2\[728]
Removing Rhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_2\[386] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_2\[679]
Removing Rhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_2\[386] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_2\[590]
Removing Rhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_1\[387] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:tmp_sum_1\[779]
Removing Rhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_1\[387] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:s(1)(0)_1\[754]
Removing Rhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_1\[387] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:s(0)(0)_1\[729]
Removing Rhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_1\[387] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_1\[680]
Removing Rhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_1\[387] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_1\[587]
Removing Rhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_0\[388] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:tmp_sum_0\[780]
Removing Rhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_0\[388] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:s(1)(0)_0\[755]
Removing Rhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_0\[388] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:s(0)(0)_0\[730]
Removing Rhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_0\[388] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_0\[681]
Removing Rhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_0\[388] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_0\[584]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:atmp_23\[390] = Net_744[269]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:atmp_22\[391] = \DDS:DDSCore:Acc_22\[175]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:atmp_21\[392] = \DDS:DDSCore:Acc_21\[177]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:atmp_20\[393] = \DDS:DDSCore:Acc_20\[179]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:atmp_19\[394] = \DDS:DDSCore:Acc_19\[181]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:atmp_18\[395] = \DDS:DDSCore:Acc_18\[183]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:atmp_17\[396] = \DDS:DDSCore:Acc_17\[185]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:atmp_16\[397] = \DDS:DDSCore:Acc_16\[187]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:atmp_15\[398] = \DDS:DDSCore:Acc_15\[189]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:atmp_14\[399] = \DDS:DDSCore:Acc_14\[191]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:atmp_13\[400] = \DDS:DDSCore:Acc_13\[193]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:atmp_12\[401] = \DDS:DDSCore:Acc_12\[195]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:atmp_11\[402] = \DDS:DDSCore:Acc_11\[197]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:atmp_10\[403] = \DDS:DDSCore:Acc_10\[199]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:atmp_9\[404] = \DDS:DDSCore:Acc_9\[201]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:atmp_8\[405] = \DDS:DDSCore:Acc_8\[203]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:atmp_7\[406] = \DDS:DDSCore:Acc_7\[205]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:atmp_6\[407] = \DDS:DDSCore:Acc_6\[207]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:atmp_5\[408] = \DDS:DDSCore:Acc_5\[209]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:atmp_4\[409] = \DDS:DDSCore:Acc_4\[211]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:atmp_3\[410] = \DDS:DDSCore:Acc_3\[213]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:atmp_2\[411] = \DDS:DDSCore:Acc_2\[215]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:atmp_1\[412] = \DDS:DDSCore:Acc_1\[217]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:atmp_0\[413] = \DDS:DDSCore:Acc_0\[219]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:btmp_23\[414] = zero[2]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:btmp_22\[415] = \DDS:DDSCore:tune_word_22\[786]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:btmp_21\[416] = \DDS:DDSCore:tune_word_21\[787]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:btmp_20\[417] = \DDS:DDSCore:tune_word_20\[788]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:btmp_19\[418] = \DDS:DDSCore:tune_word_19\[789]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:btmp_18\[419] = \DDS:DDSCore:tune_word_18\[790]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:btmp_17\[420] = \DDS:DDSCore:tune_word_17\[791]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:btmp_16\[421] = \DDS:DDSCore:tune_word_16\[792]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:btmp_15\[422] = \DDS:DDSCore:tune_word_15\[793]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:btmp_14\[423] = \DDS:DDSCore:tune_word_14\[794]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:btmp_13\[424] = \DDS:DDSCore:tune_word_13\[795]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:btmp_12\[425] = \DDS:DDSCore:tune_word_12\[796]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:btmp_11\[426] = \DDS:DDSCore:tune_word_11\[797]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:btmp_10\[427] = \DDS:DDSCore:tune_word_10\[798]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:btmp_9\[428] = \DDS:DDSCore:tune_word_9\[799]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:btmp_8\[429] = \DDS:DDSCore:tune_word_8\[800]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:btmp_7\[430] = \DDS:DDSCore:tune_word_7\[801]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:btmp_6\[431] = \DDS:DDSCore:tune_word_6\[802]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:btmp_5\[432] = \DDS:DDSCore:tune_word_5\[803]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:btmp_4\[433] = \DDS:DDSCore:tune_word_4\[804]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:btmp_3\[434] = \DDS:DDSCore:tune_word_3\[805]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:btmp_2\[435] = \DDS:DDSCore:tune_word_2\[806]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:btmp_1\[436] = \DDS:DDSCore:tune_word_1\[807]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:btmp_0\[437] = \DDS:DDSCore:tune_word_0\[808]
Removing Lhs of wire \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:ci_0\[438] = zero[2]
Removing Rhs of wire \DDS:DDSCore:tune_word_22\[786] = \DDS:DDSCore:control_cr_22\[816]
Removing Rhs of wire \DDS:DDSCore:tune_word_21\[787] = \DDS:DDSCore:control_cr_21\[817]
Removing Rhs of wire \DDS:DDSCore:tune_word_20\[788] = \DDS:DDSCore:control_cr_20\[818]
Removing Rhs of wire \DDS:DDSCore:tune_word_19\[789] = \DDS:DDSCore:control_cr_19\[819]
Removing Rhs of wire \DDS:DDSCore:tune_word_18\[790] = \DDS:DDSCore:control_cr_18\[820]
Removing Rhs of wire \DDS:DDSCore:tune_word_17\[791] = \DDS:DDSCore:control_cr_17\[821]
Removing Rhs of wire \DDS:DDSCore:tune_word_16\[792] = \DDS:DDSCore:control_cr_16\[822]
Removing Rhs of wire \DDS:DDSCore:tune_word_15\[793] = \DDS:DDSCore:control_cr_15\[823]
Removing Rhs of wire \DDS:DDSCore:tune_word_14\[794] = \DDS:DDSCore:control_cr_14\[824]
Removing Rhs of wire \DDS:DDSCore:tune_word_13\[795] = \DDS:DDSCore:control_cr_13\[825]
Removing Rhs of wire \DDS:DDSCore:tune_word_12\[796] = \DDS:DDSCore:control_cr_12\[826]
Removing Rhs of wire \DDS:DDSCore:tune_word_11\[797] = \DDS:DDSCore:control_cr_11\[827]
Removing Rhs of wire \DDS:DDSCore:tune_word_10\[798] = \DDS:DDSCore:control_cr_10\[828]
Removing Rhs of wire \DDS:DDSCore:tune_word_9\[799] = \DDS:DDSCore:control_cr_9\[829]
Removing Rhs of wire \DDS:DDSCore:tune_word_8\[800] = \DDS:DDSCore:control_cr_8\[830]
Removing Rhs of wire \DDS:DDSCore:tune_word_7\[801] = \DDS:DDSCore:control_cr_7\[831]
Removing Rhs of wire \DDS:DDSCore:tune_word_6\[802] = \DDS:DDSCore:control_cr_6\[832]
Removing Rhs of wire \DDS:DDSCore:tune_word_5\[803] = \DDS:DDSCore:control_cr_5\[833]
Removing Rhs of wire \DDS:DDSCore:tune_word_4\[804] = \DDS:DDSCore:control_cr_4\[834]
Removing Rhs of wire \DDS:DDSCore:tune_word_3\[805] = \DDS:DDSCore:control_cr_3\[835]
Removing Rhs of wire \DDS:DDSCore:tune_word_2\[806] = \DDS:DDSCore:control_cr_2\[836]
Removing Rhs of wire \DDS:DDSCore:tune_word_1\[807] = \DDS:DDSCore:control_cr_1\[837]
Removing Rhs of wire \DDS:DDSCore:tune_word_0\[808] = \DDS:DDSCore:control_cr_0\[838]
Removing Lhs of wire \DDS:DDSCore:clock_en\[813] = tmpOE__SDA_1_net_0[1]
Removing Rhs of wire \WaveDAC:Net_183\[870] = \WaveDAC:demux:tmp__demux_0_reg\[875]
Removing Rhs of wire \WaveDAC:Net_107\[873] = \WaveDAC:demux:tmp__demux_1_reg\[878]
Removing Rhs of wire \WaveDAC:Net_134\[876] = \WaveDAC:cydff_1\[890]
Removing Lhs of wire \WaveDAC:Net_336\[877] = Net_744[269]
Removing Lhs of wire \WaveDAC:VDAC8:Net_83\[880] = zero[2]
Removing Lhs of wire \WaveDAC:VDAC8:Net_81\[881] = zero[2]
Removing Lhs of wire \WaveDAC:VDAC8:Net_82\[882] = zero[2]
Removing Lhs of wire Net_33[891] = zero[2]
Removing Lhs of wire tmpOE__WaveDAC_out_net_0[894] = tmpOE__SDA_1_net_0[1]
Removing Lhs of wire \Timer_5ms_tick:TimerUDB:capture_last\\D\[899] = zero[2]
Removing Lhs of wire \Timer_5ms_tick:TimerUDB:tc_reg_i\\D\[900] = \Timer_5ms_tick:TimerUDB:status_tc\[115]
Removing Lhs of wire \Timer_5ms_tick:TimerUDB:hwEnable_reg\\D\[901] = \Timer_5ms_tick:TimerUDB:control_7\[93]
Removing Lhs of wire \Timer_5ms_tick:TimerUDB:capture_out_reg_i\\D\[902] = \Timer_5ms_tick:TimerUDB:capt_fifo_load\[111]
Removing Lhs of wire \DDS:DDSCore:Acc_23\\D\[903] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_23\[365]
Removing Lhs of wire \DDS:DDSCore:Acc_22\\D\[904] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_22\[366]
Removing Lhs of wire \DDS:DDSCore:Acc_21\\D\[905] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_21\[367]
Removing Lhs of wire \DDS:DDSCore:Acc_20\\D\[906] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_20\[368]
Removing Lhs of wire \DDS:DDSCore:Acc_19\\D\[907] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_19\[369]
Removing Lhs of wire \DDS:DDSCore:Acc_18\\D\[908] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_18\[370]
Removing Lhs of wire \DDS:DDSCore:Acc_17\\D\[909] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_17\[371]
Removing Lhs of wire \DDS:DDSCore:Acc_16\\D\[910] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_16\[372]
Removing Lhs of wire \DDS:DDSCore:Acc_15\\D\[911] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_15\[373]
Removing Lhs of wire \DDS:DDSCore:Acc_14\\D\[912] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_14\[374]
Removing Lhs of wire \DDS:DDSCore:Acc_13\\D\[913] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_13\[375]
Removing Lhs of wire \DDS:DDSCore:Acc_12\\D\[914] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_12\[376]
Removing Lhs of wire \DDS:DDSCore:Acc_11\\D\[915] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_11\[377]
Removing Lhs of wire \DDS:DDSCore:Acc_10\\D\[916] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_10\[378]
Removing Lhs of wire \DDS:DDSCore:Acc_9\\D\[917] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_9\[379]
Removing Lhs of wire \DDS:DDSCore:Acc_8\\D\[918] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_8\[380]
Removing Lhs of wire \DDS:DDSCore:Acc_7\\D\[919] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_7\[381]
Removing Lhs of wire \DDS:DDSCore:Acc_6\\D\[920] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_6\[382]
Removing Lhs of wire \DDS:DDSCore:Acc_5\\D\[921] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_5\[383]
Removing Lhs of wire \DDS:DDSCore:Acc_4\\D\[922] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_4\[384]
Removing Lhs of wire \DDS:DDSCore:Acc_3\\D\[923] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_3\[385]
Removing Lhs of wire \DDS:DDSCore:Acc_2\\D\[924] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_2\[386]
Removing Lhs of wire \DDS:DDSCore:Acc_1\\D\[925] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_1\[387]
Removing Lhs of wire \DDS:DDSCore:Acc_0\\D\[926] = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_0\[388]
Removing Lhs of wire \DDS:DDSCore:out1_old_0\\D\[927] = Net_744[269]
Removing Lhs of wire \WaveDAC:cydff_1\\D\[928] = zero[2]

------------------------------------------------------
Aliased 0 equations, 438 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__SDA_1_net_0' (cost = 0):
tmpOE__SDA_1_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\Timer_5ms_tick:TimerUDB:fifo_load_polarized\' (cost = 0):
\Timer_5ms_tick:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\Timer_5ms_tick:TimerUDB:timer_enable\' (cost = 0):
\Timer_5ms_tick:TimerUDB:timer_enable\ <= (\Timer_5ms_tick:TimerUDB:control_7\);


Substituting virtuals - pass 2:


----------------------------------------------------------
Circuit simplification results:

	Expanded 4 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \Timer_5ms_tick:TimerUDB:capt_fifo_load\ to zero
Removing Lhs of wire \Timer_5ms_tick:TimerUDB:capt_fifo_load\[111] = zero[2]
Removing Lhs of wire \Timer_5ms_tick:TimerUDB:trig_reg\[125] = \Timer_5ms_tick:TimerUDB:control_7\[93]

------------------------------------------------------
Aliased 0 equations, 2 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=I:\Data\Dropbox\Repos\gecko_psoc\Gecko01.cydsn\Gecko01.cyprj -dcpsoc3 Gecko01.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.124ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Thursday, 13 September 2018 08:17:45
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=I:\Data\Dropbox\Repos\gecko_psoc\Gecko01.cydsn\Gecko01.cyprj -d CY8C5888LTI-LP097 Gecko01.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.020ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_23\ kept Net_744
    Removed wire end \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_23\ kept zero
    Removed wire end \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_22\ kept \DDS:DDSCore:Acc_22\
    Removed wire end \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_22\ kept \DDS:DDSCore:tune_word_22\
    Removed wire end \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_21\ kept \DDS:DDSCore:Acc_21\
    Removed wire end \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_21\ kept \DDS:DDSCore:tune_word_21\
    Removed wire end \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_20\ kept \DDS:DDSCore:Acc_20\
    Removed wire end \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_20\ kept \DDS:DDSCore:tune_word_20\
    Removed wire end \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_19\ kept \DDS:DDSCore:Acc_19\
    Removed wire end \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_19\ kept \DDS:DDSCore:tune_word_19\
    Removed wire end \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_18\ kept \DDS:DDSCore:Acc_18\
    Removed wire end \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_18\ kept \DDS:DDSCore:tune_word_18\
    Removed wire end \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_17\ kept \DDS:DDSCore:Acc_17\
    Removed wire end \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_17\ kept \DDS:DDSCore:tune_word_17\
    Removed wire end \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_16\ kept \DDS:DDSCore:Acc_16\
    Removed wire end \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_16\ kept \DDS:DDSCore:tune_word_16\
    Removed wire end \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_15\ kept \DDS:DDSCore:Acc_15\
    Removed wire end \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_15\ kept \DDS:DDSCore:tune_word_15\
    Removed wire end \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_14\ kept \DDS:DDSCore:Acc_14\
    Removed wire end \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_14\ kept \DDS:DDSCore:tune_word_14\
    Removed wire end \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_13\ kept \DDS:DDSCore:Acc_13\
    Removed wire end \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_13\ kept \DDS:DDSCore:tune_word_13\
    Removed wire end \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_12\ kept \DDS:DDSCore:Acc_12\
    Removed wire end \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_12\ kept \DDS:DDSCore:tune_word_12\
    Removed wire end \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_11\ kept \DDS:DDSCore:Acc_11\
    Removed wire end \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_11\ kept \DDS:DDSCore:tune_word_11\
    Removed wire end \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_10\ kept \DDS:DDSCore:Acc_10\
    Removed wire end \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_10\ kept \DDS:DDSCore:tune_word_10\
    Removed wire end \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_9\ kept \DDS:DDSCore:Acc_9\
    Removed wire end \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_9\ kept \DDS:DDSCore:tune_word_9\
    Removed wire end \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_8\ kept \DDS:DDSCore:Acc_8\
    Removed wire end \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_8\ kept \DDS:DDSCore:tune_word_8\
    Removed wire end \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_7\ kept \DDS:DDSCore:Acc_7\
    Removed wire end \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_7\ kept \DDS:DDSCore:tune_word_7\
    Removed wire end \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_6\ kept \DDS:DDSCore:Acc_6\
    Removed wire end \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_6\ kept \DDS:DDSCore:tune_word_6\
    Removed wire end \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_5\ kept \DDS:DDSCore:Acc_5\
    Removed wire end \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_5\ kept \DDS:DDSCore:tune_word_5\
    Removed wire end \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_4\ kept \DDS:DDSCore:Acc_4\
    Removed wire end \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_4\ kept \DDS:DDSCore:tune_word_4\
    Removed wire end \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_3\ kept \DDS:DDSCore:Acc_3\
    Removed wire end \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_3\ kept \DDS:DDSCore:tune_word_3\
    Removed wire end \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_2\ kept \DDS:DDSCore:Acc_2\
    Removed wire end \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_2\ kept \DDS:DDSCore:tune_word_2\
    Removed wire end \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_1\ kept \DDS:DDSCore:Acc_1\
    Removed wire end \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_1\ kept \DDS:DDSCore:tune_word_1\
    Removed wire end \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_0\ kept \DDS:DDSCore:Acc_0\
    Removed wire end \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_0\ kept \DDS:DDSCore:tune_word_0\
    Converted constant MacroCell: \Timer_5ms_tick:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \Timer_5ms_tick:TimerUDB:capture_out_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \WaveDAC:Net_134\ from registered to combinatorial
Assigning clock SSD1306_I2C_BusClock to clock BUS_CLK because it is a pass-through
Assigning clock timer_clock to clock ILO because it is a pass-through
Assigning clock Clock to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
</CYPRESSTAG>

Removing unused cells resulting from optimization
    Removed unused cell/equation '\DDS:DDSCore:sControl:ControlPhaseD\:controlcell'
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \Timer_5ms_tick:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: ILO was determined to be a routed clock that is asynchronous
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: ClockBlock_1k__SYNC:synccell.out
    UDB Clk/Enable \Timer_5ms_tick:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: ILO was determined to be a routed clock that is asynchronous
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: ClockBlock_1k__SYNC_1:synccell.out
    UDB Clk/Enable \DDS:DDSCore:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = SDA_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SDA_1(0)__PA ,
            fb => \SSD1306_I2C:Net_1109_1\ ,
            pin_input => \SSD1306_I2C:sda_x_wire\ ,
            pad => SDA_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCL_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SCL_1(0)__PA ,
            fb => \SSD1306_I2C:Net_1109_0\ ,
            pin_input => \SSD1306_I2C:Net_643_0\ ,
            pad => SCL_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PCB_LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PCB_LED(0)__PA ,
            pad => PCB_LED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Input_Up(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Input_Up(0)__PA ,
            pad => Input_Up(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Input_Down(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Input_Down(0)__PA ,
            pad => Input_Down(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Input_Left(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Input_Left(0)__PA ,
            pad => Input_Left(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Input_Right(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Input_Right(0)__PA ,
            pad => Input_Right(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Input_Select(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Input_Select(0)__PA ,
            pad => Input_Select(0)_PAD );
        Properties:
        {
        }

    Pin : Name = WaveDAC_out(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => WaveDAC_out(0)__PA ,
            analog_term => Net_32 ,
            pad => WaveDAC_out(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_0\, Mode=(D-Register, Carry-Chain-Start)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Cpt0 Equation   = (\DDS:DDSCore:Acc_0\ * \DDS:DDSCore:tune_word_0\)
            Cpt1 Equation   = (!\DDS:DDSCore:Acc_0\ * !\DDS:DDSCore:tune_word_0\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\DDS:DDSCore:Acc_0\ * !\DDS:DDSCore:tune_word_0\
            + \DDS:DDSCore:Acc_0\ * \DDS:DDSCore:tune_word_0\
        );
        Cout = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_0\
        Output = \DDS:DDSCore:Acc_0\ (fanout=3)

    MacroCell: Name=\DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_1\, Mode=(D-Register, Carry-Chain-Continue)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Cpt0 Equation   = (\DDS:DDSCore:Acc_1\ * \DDS:DDSCore:tune_word_1\)
            Cpt1 Equation   = (!\DDS:DDSCore:Acc_1\ * !\DDS:DDSCore:tune_word_1\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\DDS:DDSCore:Acc_1\ * !\DDS:DDSCore:tune_word_1\
            + \DDS:DDSCore:Acc_1\ * \DDS:DDSCore:tune_word_1\
        );
        Cin = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_0\
        Cout = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_1\
        Output = \DDS:DDSCore:Acc_1\ (fanout=3)

    MacroCell: Name=\DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_2\, Mode=(D-Register, Carry-Chain-Continue)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Cpt0 Equation   = (\DDS:DDSCore:Acc_2\ * \DDS:DDSCore:tune_word_2\)
            Cpt1 Equation   = (!\DDS:DDSCore:Acc_2\ * !\DDS:DDSCore:tune_word_2\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\DDS:DDSCore:Acc_2\ * !\DDS:DDSCore:tune_word_2\
            + \DDS:DDSCore:Acc_2\ * \DDS:DDSCore:tune_word_2\
        );
        Cin = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_1\
        Cout = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_2\
        Output = \DDS:DDSCore:Acc_2\ (fanout=3)

    MacroCell: Name=\DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_3\, Mode=(D-Register, Carry-Chain-Continue)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Cpt0 Equation   = (\DDS:DDSCore:Acc_3\ * \DDS:DDSCore:tune_word_3\)
            Cpt1 Equation   = (!\DDS:DDSCore:Acc_3\ * !\DDS:DDSCore:tune_word_3\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\DDS:DDSCore:Acc_3\ * !\DDS:DDSCore:tune_word_3\
            + \DDS:DDSCore:Acc_3\ * \DDS:DDSCore:tune_word_3\
        );
        Cin = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_2\
        Cout = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_3\
        Output = \DDS:DDSCore:Acc_3\ (fanout=3)

    MacroCell: Name=\DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_4\, Mode=(D-Register, Carry-Chain-Continue)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Cpt0 Equation   = (\DDS:DDSCore:Acc_4\ * \DDS:DDSCore:tune_word_4\)
            Cpt1 Equation   = (!\DDS:DDSCore:Acc_4\ * !\DDS:DDSCore:tune_word_4\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\DDS:DDSCore:Acc_4\ * !\DDS:DDSCore:tune_word_4\
            + \DDS:DDSCore:Acc_4\ * \DDS:DDSCore:tune_word_4\
        );
        Cin = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_3\
        Cout = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_4\
        Output = \DDS:DDSCore:Acc_4\ (fanout=3)

    MacroCell: Name=\DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_5\, Mode=(D-Register, Carry-Chain-Continue)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Cpt0 Equation   = (\DDS:DDSCore:Acc_5\ * \DDS:DDSCore:tune_word_5\)
            Cpt1 Equation   = (!\DDS:DDSCore:Acc_5\ * !\DDS:DDSCore:tune_word_5\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\DDS:DDSCore:Acc_5\ * !\DDS:DDSCore:tune_word_5\
            + \DDS:DDSCore:Acc_5\ * \DDS:DDSCore:tune_word_5\
        );
        Cin = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_4\
        Cout = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_5\
        Output = \DDS:DDSCore:Acc_5\ (fanout=3)

    MacroCell: Name=\DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_6\, Mode=(D-Register, Carry-Chain-Continue)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Cpt0 Equation   = (\DDS:DDSCore:Acc_6\ * \DDS:DDSCore:tune_word_6\)
            Cpt1 Equation   = (!\DDS:DDSCore:Acc_6\ * !\DDS:DDSCore:tune_word_6\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\DDS:DDSCore:Acc_6\ * !\DDS:DDSCore:tune_word_6\
            + \DDS:DDSCore:Acc_6\ * \DDS:DDSCore:tune_word_6\
        );
        Cin = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_5\
        Cout = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_6\
        Output = \DDS:DDSCore:Acc_6\ (fanout=3)

    MacroCell: Name=\DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_7\, Mode=(D-Register, Carry-Chain-Continue)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Cpt0 Equation   = (\DDS:DDSCore:Acc_7\ * \DDS:DDSCore:tune_word_7\)
            Cpt1 Equation   = (!\DDS:DDSCore:Acc_7\ * !\DDS:DDSCore:tune_word_7\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\DDS:DDSCore:Acc_7\ * !\DDS:DDSCore:tune_word_7\
            + \DDS:DDSCore:Acc_7\ * \DDS:DDSCore:tune_word_7\
        );
        Cin = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_6\
        Cout = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_7\
        Output = \DDS:DDSCore:Acc_7\ (fanout=3)

    MacroCell: Name=\DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_8\, Mode=(D-Register, Carry-Chain-Continue)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Cpt0 Equation   = (\DDS:DDSCore:Acc_8\ * \DDS:DDSCore:tune_word_8\)
            Cpt1 Equation   = (!\DDS:DDSCore:Acc_8\ * !\DDS:DDSCore:tune_word_8\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\DDS:DDSCore:Acc_8\ * !\DDS:DDSCore:tune_word_8\
            + \DDS:DDSCore:Acc_8\ * \DDS:DDSCore:tune_word_8\
        );
        Cin = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_7\
        Cout = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_8\
        Output = \DDS:DDSCore:Acc_8\ (fanout=3)

    MacroCell: Name=\DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_9\, Mode=(D-Register, Carry-Chain-Continue)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Cpt0 Equation   = (\DDS:DDSCore:Acc_9\ * \DDS:DDSCore:tune_word_9\)
            Cpt1 Equation   = (!\DDS:DDSCore:Acc_9\ * !\DDS:DDSCore:tune_word_9\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\DDS:DDSCore:Acc_9\ * !\DDS:DDSCore:tune_word_9\
            + \DDS:DDSCore:Acc_9\ * \DDS:DDSCore:tune_word_9\
        );
        Cin = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_8\
        Cout = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_9\
        Output = \DDS:DDSCore:Acc_9\ (fanout=3)

    MacroCell: Name=\DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_10\, Mode=(D-Register, Carry-Chain-Continue)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Cpt0 Equation   = (\DDS:DDSCore:Acc_10\ * \DDS:DDSCore:tune_word_10\)
            Cpt1 Equation   = (!\DDS:DDSCore:Acc_10\ * !\DDS:DDSCore:tune_word_10\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\DDS:DDSCore:Acc_10\ * !\DDS:DDSCore:tune_word_10\
            + \DDS:DDSCore:Acc_10\ * \DDS:DDSCore:tune_word_10\
        );
        Cin = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_9\
        Cout = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_10\
        Output = \DDS:DDSCore:Acc_10\ (fanout=3)

    MacroCell: Name=\DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_11\, Mode=(D-Register, Carry-Chain-Continue)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Cpt0 Equation   = (\DDS:DDSCore:Acc_11\ * \DDS:DDSCore:tune_word_11\)
            Cpt1 Equation   = (!\DDS:DDSCore:Acc_11\ * !\DDS:DDSCore:tune_word_11\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\DDS:DDSCore:Acc_11\ * !\DDS:DDSCore:tune_word_11\
            + \DDS:DDSCore:Acc_11\ * \DDS:DDSCore:tune_word_11\
        );
        Cin = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_10\
        Cout = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_11\
        Output = \DDS:DDSCore:Acc_11\ (fanout=3)

    MacroCell: Name=\DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_12\, Mode=(D-Register, Carry-Chain-Continue)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Cpt0 Equation   = (\DDS:DDSCore:Acc_12\ * \DDS:DDSCore:tune_word_12\)
            Cpt1 Equation   = (!\DDS:DDSCore:Acc_12\ * !\DDS:DDSCore:tune_word_12\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\DDS:DDSCore:Acc_12\ * !\DDS:DDSCore:tune_word_12\
            + \DDS:DDSCore:Acc_12\ * \DDS:DDSCore:tune_word_12\
        );
        Cin = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_11\
        Cout = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_12\
        Output = \DDS:DDSCore:Acc_12\ (fanout=3)

    MacroCell: Name=\DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_13\, Mode=(D-Register, Carry-Chain-Continue)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Cpt0 Equation   = (\DDS:DDSCore:Acc_13\ * \DDS:DDSCore:tune_word_13\)
            Cpt1 Equation   = (!\DDS:DDSCore:Acc_13\ * !\DDS:DDSCore:tune_word_13\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\DDS:DDSCore:Acc_13\ * !\DDS:DDSCore:tune_word_13\
            + \DDS:DDSCore:Acc_13\ * \DDS:DDSCore:tune_word_13\
        );
        Cin = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_12\
        Cout = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_13\
        Output = \DDS:DDSCore:Acc_13\ (fanout=3)

    MacroCell: Name=\DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_14\, Mode=(D-Register, Carry-Chain-Continue)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Cpt0 Equation   = (\DDS:DDSCore:Acc_14\ * \DDS:DDSCore:tune_word_14\)
            Cpt1 Equation   = (!\DDS:DDSCore:Acc_14\ * !\DDS:DDSCore:tune_word_14\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\DDS:DDSCore:Acc_14\ * !\DDS:DDSCore:tune_word_14\
            + \DDS:DDSCore:Acc_14\ * \DDS:DDSCore:tune_word_14\
        );
        Cin = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_13\
        Cout = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_14\
        Output = \DDS:DDSCore:Acc_14\ (fanout=3)

    MacroCell: Name=\DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_15\, Mode=(D-Register, Carry-Chain-Continue)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Cpt0 Equation   = (\DDS:DDSCore:Acc_15\ * \DDS:DDSCore:tune_word_15\)
            Cpt1 Equation   = (!\DDS:DDSCore:Acc_15\ * !\DDS:DDSCore:tune_word_15\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\DDS:DDSCore:Acc_15\ * !\DDS:DDSCore:tune_word_15\
            + \DDS:DDSCore:Acc_15\ * \DDS:DDSCore:tune_word_15\
        );
        Cin = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_14\
        Cout = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_15\
        Output = \DDS:DDSCore:Acc_15\ (fanout=3)

    MacroCell: Name=\DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_16\, Mode=(D-Register, Carry-Chain-Continue)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Cpt0 Equation   = (\DDS:DDSCore:Acc_16\ * \DDS:DDSCore:tune_word_16\)
            Cpt1 Equation   = (!\DDS:DDSCore:Acc_16\ * !\DDS:DDSCore:tune_word_16\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\DDS:DDSCore:Acc_16\ * !\DDS:DDSCore:tune_word_16\
            + \DDS:DDSCore:Acc_16\ * \DDS:DDSCore:tune_word_16\
        );
        Cin = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_15\
        Cout = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_16\
        Output = \DDS:DDSCore:Acc_16\ (fanout=3)

    MacroCell: Name=\DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_17\, Mode=(D-Register, Carry-Chain-Continue)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Cpt0 Equation   = (\DDS:DDSCore:Acc_17\ * \DDS:DDSCore:tune_word_17\)
            Cpt1 Equation   = (!\DDS:DDSCore:Acc_17\ * !\DDS:DDSCore:tune_word_17\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\DDS:DDSCore:Acc_17\ * !\DDS:DDSCore:tune_word_17\
            + \DDS:DDSCore:Acc_17\ * \DDS:DDSCore:tune_word_17\
        );
        Cin = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_16\
        Cout = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_17\
        Output = \DDS:DDSCore:Acc_17\ (fanout=3)

    MacroCell: Name=\DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_18\, Mode=(D-Register, Carry-Chain-Continue)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Cpt0 Equation   = (\DDS:DDSCore:Acc_18\ * \DDS:DDSCore:tune_word_18\)
            Cpt1 Equation   = (!\DDS:DDSCore:Acc_18\ * !\DDS:DDSCore:tune_word_18\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\DDS:DDSCore:Acc_18\ * !\DDS:DDSCore:tune_word_18\
            + \DDS:DDSCore:Acc_18\ * \DDS:DDSCore:tune_word_18\
        );
        Cin = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_17\
        Cout = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_18\
        Output = \DDS:DDSCore:Acc_18\ (fanout=3)

    MacroCell: Name=\DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_19\, Mode=(D-Register, Carry-Chain-Continue)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Cpt0 Equation   = (\DDS:DDSCore:Acc_19\ * \DDS:DDSCore:tune_word_19\)
            Cpt1 Equation   = (!\DDS:DDSCore:Acc_19\ * !\DDS:DDSCore:tune_word_19\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\DDS:DDSCore:Acc_19\ * !\DDS:DDSCore:tune_word_19\
            + \DDS:DDSCore:Acc_19\ * \DDS:DDSCore:tune_word_19\
        );
        Cin = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_18\
        Cout = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_19\
        Output = \DDS:DDSCore:Acc_19\ (fanout=3)

    MacroCell: Name=\DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_20\, Mode=(D-Register, Carry-Chain-Continue)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Cpt0 Equation   = (\DDS:DDSCore:Acc_20\ * \DDS:DDSCore:tune_word_20\)
            Cpt1 Equation   = (!\DDS:DDSCore:Acc_20\ * !\DDS:DDSCore:tune_word_20\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\DDS:DDSCore:Acc_20\ * !\DDS:DDSCore:tune_word_20\
            + \DDS:DDSCore:Acc_20\ * \DDS:DDSCore:tune_word_20\
        );
        Cin = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_19\
        Cout = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_20\
        Output = \DDS:DDSCore:Acc_20\ (fanout=3)

    MacroCell: Name=\DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_21\, Mode=(D-Register, Carry-Chain-Continue)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Cpt0 Equation   = (\DDS:DDSCore:Acc_21\ * \DDS:DDSCore:tune_word_21\)
            Cpt1 Equation   = (!\DDS:DDSCore:Acc_21\ * !\DDS:DDSCore:tune_word_21\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\DDS:DDSCore:Acc_21\ * !\DDS:DDSCore:tune_word_21\
            + \DDS:DDSCore:Acc_21\ * \DDS:DDSCore:tune_word_21\
        );
        Cin = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_20\
        Cout = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_21\
        Output = \DDS:DDSCore:Acc_21\ (fanout=3)

    MacroCell: Name=\DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_22\, Mode=(D-Register, Carry-Chain-Continue)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Cpt0 Equation   = (\DDS:DDSCore:Acc_22\ * \DDS:DDSCore:tune_word_22\)
            Cpt1 Equation   = (!\DDS:DDSCore:Acc_22\ * !\DDS:DDSCore:tune_word_22\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\DDS:DDSCore:Acc_22\ * !\DDS:DDSCore:tune_word_22\
            + \DDS:DDSCore:Acc_22\ * \DDS:DDSCore:tune_word_22\
        );
        Cin = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_21\
        Cout = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_22\
        Output = \DDS:DDSCore:Acc_22\ (fanout=3)

    MacroCell: Name=\DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_23\, Mode=(D-Register, Carry-Chain-Last)
        Total # of inputs        : 1
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Cpt0 Equation   = (0)
            Cpt1 Equation   = (!Net_744)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_744
        );
        Cin = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_22\
        Cout = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_23_cout\
        Output = Net_744 (fanout=4)

    MacroCell: Name=\Timer_5ms_tick:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_5ms_tick:TimerUDB:control_7\ * 
              \Timer_5ms_tick:TimerUDB:per_zero\
        );
        Output = \Timer_5ms_tick:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=Net_45, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(ClockBlock_1k__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              \Timer_5ms_tick:TimerUDB:control_7\ * 
              \Timer_5ms_tick:TimerUDB:per_zero\
        );
        Output = Net_45 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\Timer_5ms_tick:TimerUDB:sT8:timerdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \Timer_5ms_tick:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_5ms_tick:TimerUDB:per_zero\ ,
            z0_comb => \Timer_5ms_tick:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Timer_5ms_tick:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Timer_5ms_tick:TimerUDB:status_2\ ,
            clk_en => ClockBlock_1k__SYNC_OUT );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(ClockBlock_1k__SYNC_OUT)
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\Timer_5ms_tick:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_3 => \Timer_5ms_tick:TimerUDB:status_3\ ,
            status_2 => \Timer_5ms_tick:TimerUDB:status_2\ ,
            status_0 => \Timer_5ms_tick:TimerUDB:status_tc\ ,
            clk_en => ClockBlock_1k__SYNC_OUT );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(ClockBlock_1k__SYNC_OUT)
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =ClockBlock_1k__SYNC_1
        PORT MAP (
            in => ClockBlock_1k ,
            out => ClockBlock_1k__SYNC_OUT_1 ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =ClockBlock_1k__SYNC
        PORT MAP (
            in => ClockBlock_1k ,
            out => ClockBlock_1k__SYNC_OUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =SCL_1(0)_SYNC
        PORT MAP (
            in => \SSD1306_I2C:Net_1109_0\ ,
            out => \SSD1306_I2C:Net_1109_0_SYNCOUT\ ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =SDA_1(0)_SYNC
        PORT MAP (
            in => \SSD1306_I2C:Net_1109_1\ ,
            out => \SSD1306_I2C:Net_1109_1_SYNCOUT\ ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Timer_5ms_tick:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \Timer_5ms_tick:TimerUDB:control_7\ ,
            control_6 => \Timer_5ms_tick:TimerUDB:control_6\ ,
            control_5 => \Timer_5ms_tick:TimerUDB:control_5\ ,
            control_4 => \Timer_5ms_tick:TimerUDB:control_4\ ,
            control_3 => \Timer_5ms_tick:TimerUDB:control_3\ ,
            control_2 => \Timer_5ms_tick:TimerUDB:control_2\ ,
            control_1 => \Timer_5ms_tick:TimerUDB:control_1\ ,
            control_0 => \Timer_5ms_tick:TimerUDB:control_0\ ,
            clk_en => ClockBlock_1k__SYNC_OUT_1 );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(ClockBlock_1k__SYNC_OUT_1)

    controlcell: Name =\DDS:DDSCore:sControl:ControlPhaseA\
        PORT MAP (
            control_7 => \DDS:DDSCore:tune_word_7\ ,
            control_6 => \DDS:DDSCore:tune_word_6\ ,
            control_5 => \DDS:DDSCore:tune_word_5\ ,
            control_4 => \DDS:DDSCore:tune_word_4\ ,
            control_3 => \DDS:DDSCore:tune_word_3\ ,
            control_2 => \DDS:DDSCore:tune_word_2\ ,
            control_1 => \DDS:DDSCore:tune_word_1\ ,
            control_0 => \DDS:DDSCore:tune_word_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\DDS:DDSCore:sControl:ControlPhaseB\
        PORT MAP (
            control_7 => \DDS:DDSCore:tune_word_15\ ,
            control_6 => \DDS:DDSCore:tune_word_14\ ,
            control_5 => \DDS:DDSCore:tune_word_13\ ,
            control_4 => \DDS:DDSCore:tune_word_12\ ,
            control_3 => \DDS:DDSCore:tune_word_11\ ,
            control_2 => \DDS:DDSCore:tune_word_10\ ,
            control_1 => \DDS:DDSCore:tune_word_9\ ,
            control_0 => \DDS:DDSCore:tune_word_8\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\DDS:DDSCore:sControl:ControlPhaseC\
        PORT MAP (
            control_7 => \DDS:DDSCore:control_cr_23\ ,
            control_6 => \DDS:DDSCore:tune_word_22\ ,
            control_5 => \DDS:DDSCore:tune_word_21\ ,
            control_4 => \DDS:DDSCore:tune_word_20\ ,
            control_3 => \DDS:DDSCore:tune_word_19\ ,
            control_2 => \DDS:DDSCore:tune_word_18\ ,
            control_1 => \DDS:DDSCore:tune_word_17\ ,
            control_0 => \DDS:DDSCore:tune_word_16\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =\WaveDAC:Wave1_DMA\
        PORT MAP (
            dmareq => Net_744 ,
            termin => zero ,
            termout => Net_34 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }

    drqcell: Name =\WaveDAC:Wave2_DMA\
        PORT MAP (
            termin => zero ,
            termout => Net_35 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\SSD1306_I2C:I2C_IRQ\
        PORT MAP (
            interrupt => \SSD1306_I2C:Net_697\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =isr_5ms_tick
        PORT MAP (
            interrupt => Net_45 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    0 :    8 :    8 :  0.00 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    2 :   30 :   32 :  6.25 %
IO                            :   12 :   36 :   48 : 25.00 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    1 :    0 :    1 : 100.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    2 :   22 :   24 :  8.33 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   26 :  166 :  192 : 13.54 %
  Unique P-terms              :   48 :  336 :  384 : 12.50 %
  Total P-terms               :   49 :      :      :        
  Datapath Cells              :    1 :   23 :   24 :  4.17 %
  Status Cells                :    2 :   22 :   24 :  8.33 %
    StatusI Registers         :    1 :      :      :        
    Sync Cells (x4)           :    1 :      :      :        
  Control Cells               :    4 :   20 :   24 : 16.67 %
    Control Registers         :    4 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    1 :    3 :    4 : 25.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.109ms
ADD: mpr.M0037: information: Unused pieces of the design have been optimized out. See the Tech mapping section of the report file for details.
 * I:\Data\Dropbox\Repos\gecko_psoc\Gecko01.cydsn\codegentemp\Gecko01.rpt (Tech mapping)

Tech Mapping phase: Elapsed time ==> 0s.221ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_5@[IOP=(2)][IoId=(5)] : Input_Down(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : Input_Left(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : Input_Right(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : Input_Select(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : Input_Up(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : PCB_LED(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : SCL_1(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : SDA_1(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : WaveDAC_out(0) (fixed)
VIDAC[3]@[FFB(VIDAC,3)] : \WaveDAC:VDAC8:viDAC8\
Log: apr.M0058: The analog placement iterative improvement is 27% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 90% done. (App=cydsfit)
Analog Placement Results:
IO_5@[IOP=(2)][IoId=(5)] : Input_Down(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : Input_Left(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : Input_Right(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : Input_Select(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : Input_Up(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : PCB_LED(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : SCL_1(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : SDA_1(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : WaveDAC_out(0) (fixed)
VIDAC[2]@[FFB(VIDAC,2)] : \WaveDAC:VDAC8:viDAC8\

Analog Placement phase: Elapsed time ==> 0s.477ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_32 {
    vidac_2_vout
    agl5_x_vidac_2_vout
    agl5
    agl5_x_p0_1
    p0_1
  }
  Net: \WaveDAC:VDAC8:Net_77\ {
  }
}
Map of item to net {
  vidac_2_vout                                     -> Net_32
  agl5_x_vidac_2_vout                              -> Net_32
  agl5                                             -> Net_32
  agl5_x_p0_1                                      -> Net_32
  p0_1                                             -> Net_32
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.335ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.8 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    7 :   41 :   48 :  14.58%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            7.00
                   Pterms :            7.00
               Macrocells :            3.71
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.032ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          4 :      12.25 :       6.50
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=4, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_0\, Mode=(D-Register, Carry-Chain-Start (next @ [UDB=(0,3)][LB=0][MC=1])) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Cpt0 Equation   = (\DDS:DDSCore:Acc_0\ * \DDS:DDSCore:tune_word_0\)
            Cpt1 Equation   = (!\DDS:DDSCore:Acc_0\ * !\DDS:DDSCore:tune_word_0\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\DDS:DDSCore:Acc_0\ * !\DDS:DDSCore:tune_word_0\
            + \DDS:DDSCore:Acc_0\ * \DDS:DDSCore:tune_word_0\
        );
        Cout = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_0\
        Output = \DDS:DDSCore:Acc_0\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_1\, Mode=(D-Register, Carry-Chain-Continue (next @ [UDB=(0,3)][LB=0][MC=2])) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Cpt0 Equation   = (\DDS:DDSCore:Acc_1\ * \DDS:DDSCore:tune_word_1\)
            Cpt1 Equation   = (!\DDS:DDSCore:Acc_1\ * !\DDS:DDSCore:tune_word_1\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\DDS:DDSCore:Acc_1\ * !\DDS:DDSCore:tune_word_1\
            + \DDS:DDSCore:Acc_1\ * \DDS:DDSCore:tune_word_1\
        );
        Cin = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_0\
        Cout = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_1\
        Output = \DDS:DDSCore:Acc_1\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_2\, Mode=(D-Register, Carry-Chain-Continue (next @ [UDB=(0,3)][LB=0][MC=3])) @ [UDB=(0,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Cpt0 Equation   = (\DDS:DDSCore:Acc_2\ * \DDS:DDSCore:tune_word_2\)
            Cpt1 Equation   = (!\DDS:DDSCore:Acc_2\ * !\DDS:DDSCore:tune_word_2\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\DDS:DDSCore:Acc_2\ * !\DDS:DDSCore:tune_word_2\
            + \DDS:DDSCore:Acc_2\ * \DDS:DDSCore:tune_word_2\
        );
        Cin = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_1\
        Cout = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_2\
        Output = \DDS:DDSCore:Acc_2\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_3\, Mode=(D-Register, Carry-Chain-Continue (next @ [UDB=(0,3)][LB=1][MC=0])) @ [UDB=(0,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Cpt0 Equation   = (\DDS:DDSCore:Acc_3\ * \DDS:DDSCore:tune_word_3\)
            Cpt1 Equation   = (!\DDS:DDSCore:Acc_3\ * !\DDS:DDSCore:tune_word_3\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\DDS:DDSCore:Acc_3\ * !\DDS:DDSCore:tune_word_3\
            + \DDS:DDSCore:Acc_3\ * \DDS:DDSCore:tune_word_3\
        );
        Cin = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_2\
        Cout = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_3\
        Output = \DDS:DDSCore:Acc_3\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,3)][LB=1] #macrocells=4, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_4\, Mode=(D-Register, Carry-Chain-Continue (next @ [UDB=(0,3)][LB=1][MC=1])) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Cpt0 Equation   = (\DDS:DDSCore:Acc_4\ * \DDS:DDSCore:tune_word_4\)
            Cpt1 Equation   = (!\DDS:DDSCore:Acc_4\ * !\DDS:DDSCore:tune_word_4\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\DDS:DDSCore:Acc_4\ * !\DDS:DDSCore:tune_word_4\
            + \DDS:DDSCore:Acc_4\ * \DDS:DDSCore:tune_word_4\
        );
        Cin = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_3\
        Cout = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_4\
        Output = \DDS:DDSCore:Acc_4\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_5\, Mode=(D-Register, Carry-Chain-Continue (next @ [UDB=(0,3)][LB=1][MC=2])) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Cpt0 Equation   = (\DDS:DDSCore:Acc_5\ * \DDS:DDSCore:tune_word_5\)
            Cpt1 Equation   = (!\DDS:DDSCore:Acc_5\ * !\DDS:DDSCore:tune_word_5\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\DDS:DDSCore:Acc_5\ * !\DDS:DDSCore:tune_word_5\
            + \DDS:DDSCore:Acc_5\ * \DDS:DDSCore:tune_word_5\
        );
        Cin = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_4\
        Cout = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_5\
        Output = \DDS:DDSCore:Acc_5\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_6\, Mode=(D-Register, Carry-Chain-Continue (next @ [UDB=(0,3)][LB=1][MC=3])) @ [UDB=(0,3)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Cpt0 Equation   = (\DDS:DDSCore:Acc_6\ * \DDS:DDSCore:tune_word_6\)
            Cpt1 Equation   = (!\DDS:DDSCore:Acc_6\ * !\DDS:DDSCore:tune_word_6\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\DDS:DDSCore:Acc_6\ * !\DDS:DDSCore:tune_word_6\
            + \DDS:DDSCore:Acc_6\ * \DDS:DDSCore:tune_word_6\
        );
        Cin = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_5\
        Cout = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_6\
        Output = \DDS:DDSCore:Acc_6\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_7\, Mode=(D-Register, Carry-Chain-Continue (next @ [UDB=(1,3)][LB=0][MC=0])) @ [UDB=(0,3)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Cpt0 Equation   = (\DDS:DDSCore:Acc_7\ * \DDS:DDSCore:tune_word_7\)
            Cpt1 Equation   = (!\DDS:DDSCore:Acc_7\ * !\DDS:DDSCore:tune_word_7\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\DDS:DDSCore:Acc_7\ * !\DDS:DDSCore:tune_word_7\
            + \DDS:DDSCore:Acc_7\ * \DDS:DDSCore:tune_word_7\
        );
        Cin = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_6\
        Cout = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_7\
        Output = \DDS:DDSCore:Acc_7\ (fanout=3)
        Properties               : 
        {
        }
}

statusicell: Name =\Timer_5ms_tick:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_3 => \Timer_5ms_tick:TimerUDB:status_3\ ,
        status_2 => \Timer_5ms_tick:TimerUDB:status_2\ ,
        status_0 => \Timer_5ms_tick:TimerUDB:status_tc\ ,
        clk_en => ClockBlock_1k__SYNC_OUT );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(ClockBlock_1k__SYNC_OUT)

controlcell: Name =\DDS:DDSCore:sControl:ControlPhaseA\
    PORT MAP (
        control_7 => \DDS:DDSCore:tune_word_7\ ,
        control_6 => \DDS:DDSCore:tune_word_6\ ,
        control_5 => \DDS:DDSCore:tune_word_5\ ,
        control_4 => \DDS:DDSCore:tune_word_4\ ,
        control_3 => \DDS:DDSCore:tune_word_3\ ,
        control_2 => \DDS:DDSCore:tune_word_2\ ,
        control_1 => \DDS:DDSCore:tune_word_1\ ,
        control_0 => \DDS:DDSCore:tune_word_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=2, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_45, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(ClockBlock_1k__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              \Timer_5ms_tick:TimerUDB:control_7\ * 
              \Timer_5ms_tick:TimerUDB:per_zero\
        );
        Output = Net_45 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Timer_5ms_tick:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_5ms_tick:TimerUDB:control_7\ * 
              \Timer_5ms_tick:TimerUDB:per_zero\
        );
        Output = \Timer_5ms_tick:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Timer_5ms_tick:TimerUDB:sT8:timerdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \Timer_5ms_tick:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_5ms_tick:TimerUDB:per_zero\ ,
        z0_comb => \Timer_5ms_tick:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Timer_5ms_tick:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Timer_5ms_tick:TimerUDB:status_2\ ,
        clk_en => ClockBlock_1k__SYNC_OUT );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(ClockBlock_1k__SYNC_OUT)

controlcell: Name =\Timer_5ms_tick:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \Timer_5ms_tick:TimerUDB:control_7\ ,
        control_6 => \Timer_5ms_tick:TimerUDB:control_6\ ,
        control_5 => \Timer_5ms_tick:TimerUDB:control_5\ ,
        control_4 => \Timer_5ms_tick:TimerUDB:control_4\ ,
        control_3 => \Timer_5ms_tick:TimerUDB:control_3\ ,
        control_2 => \Timer_5ms_tick:TimerUDB:control_2\ ,
        control_1 => \Timer_5ms_tick:TimerUDB:control_1\ ,
        control_0 => \Timer_5ms_tick:TimerUDB:control_0\ ,
        clk_en => ClockBlock_1k__SYNC_OUT_1 );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(ClockBlock_1k__SYNC_OUT_1)

UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=4, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_8\, Mode=(D-Register, Carry-Chain-Continue (next @ [UDB=(1,3)][LB=0][MC=1])) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Cpt0 Equation   = (\DDS:DDSCore:Acc_8\ * \DDS:DDSCore:tune_word_8\)
            Cpt1 Equation   = (!\DDS:DDSCore:Acc_8\ * !\DDS:DDSCore:tune_word_8\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\DDS:DDSCore:Acc_8\ * !\DDS:DDSCore:tune_word_8\
            + \DDS:DDSCore:Acc_8\ * \DDS:DDSCore:tune_word_8\
        );
        Cin = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_7\
        Cout = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_8\
        Output = \DDS:DDSCore:Acc_8\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_9\, Mode=(D-Register, Carry-Chain-Continue (next @ [UDB=(1,3)][LB=0][MC=2])) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Cpt0 Equation   = (\DDS:DDSCore:Acc_9\ * \DDS:DDSCore:tune_word_9\)
            Cpt1 Equation   = (!\DDS:DDSCore:Acc_9\ * !\DDS:DDSCore:tune_word_9\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\DDS:DDSCore:Acc_9\ * !\DDS:DDSCore:tune_word_9\
            + \DDS:DDSCore:Acc_9\ * \DDS:DDSCore:tune_word_9\
        );
        Cin = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_8\
        Cout = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_9\
        Output = \DDS:DDSCore:Acc_9\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_10\, Mode=(D-Register, Carry-Chain-Continue (next @ [UDB=(1,3)][LB=0][MC=3])) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Cpt0 Equation   = (\DDS:DDSCore:Acc_10\ * \DDS:DDSCore:tune_word_10\)
            Cpt1 Equation   = (!\DDS:DDSCore:Acc_10\ * !\DDS:DDSCore:tune_word_10\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\DDS:DDSCore:Acc_10\ * !\DDS:DDSCore:tune_word_10\
            + \DDS:DDSCore:Acc_10\ * \DDS:DDSCore:tune_word_10\
        );
        Cin = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_9\
        Cout = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_10\
        Output = \DDS:DDSCore:Acc_10\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_11\, Mode=(D-Register, Carry-Chain-Continue (next @ [UDB=(1,3)][LB=1][MC=0])) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Cpt0 Equation   = (\DDS:DDSCore:Acc_11\ * \DDS:DDSCore:tune_word_11\)
            Cpt1 Equation   = (!\DDS:DDSCore:Acc_11\ * !\DDS:DDSCore:tune_word_11\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\DDS:DDSCore:Acc_11\ * !\DDS:DDSCore:tune_word_11\
            + \DDS:DDSCore:Acc_11\ * \DDS:DDSCore:tune_word_11\
        );
        Cin = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_10\
        Cout = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_11\
        Output = \DDS:DDSCore:Acc_11\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,3)][LB=1] #macrocells=4, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_12\, Mode=(D-Register, Carry-Chain-Continue (next @ [UDB=(1,3)][LB=1][MC=1])) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Cpt0 Equation   = (\DDS:DDSCore:Acc_12\ * \DDS:DDSCore:tune_word_12\)
            Cpt1 Equation   = (!\DDS:DDSCore:Acc_12\ * !\DDS:DDSCore:tune_word_12\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\DDS:DDSCore:Acc_12\ * !\DDS:DDSCore:tune_word_12\
            + \DDS:DDSCore:Acc_12\ * \DDS:DDSCore:tune_word_12\
        );
        Cin = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_11\
        Cout = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_12\
        Output = \DDS:DDSCore:Acc_12\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_13\, Mode=(D-Register, Carry-Chain-Continue (next @ [UDB=(1,3)][LB=1][MC=2])) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Cpt0 Equation   = (\DDS:DDSCore:Acc_13\ * \DDS:DDSCore:tune_word_13\)
            Cpt1 Equation   = (!\DDS:DDSCore:Acc_13\ * !\DDS:DDSCore:tune_word_13\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\DDS:DDSCore:Acc_13\ * !\DDS:DDSCore:tune_word_13\
            + \DDS:DDSCore:Acc_13\ * \DDS:DDSCore:tune_word_13\
        );
        Cin = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_12\
        Cout = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_13\
        Output = \DDS:DDSCore:Acc_13\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_14\, Mode=(D-Register, Carry-Chain-Continue (next @ [UDB=(1,3)][LB=1][MC=3])) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Cpt0 Equation   = (\DDS:DDSCore:Acc_14\ * \DDS:DDSCore:tune_word_14\)
            Cpt1 Equation   = (!\DDS:DDSCore:Acc_14\ * !\DDS:DDSCore:tune_word_14\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\DDS:DDSCore:Acc_14\ * !\DDS:DDSCore:tune_word_14\
            + \DDS:DDSCore:Acc_14\ * \DDS:DDSCore:tune_word_14\
        );
        Cin = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_13\
        Cout = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_14\
        Output = \DDS:DDSCore:Acc_14\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_15\, Mode=(D-Register, Carry-Chain-Continue (next @ [UDB=(1,4)][LB=0][MC=0])) @ [UDB=(1,3)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Cpt0 Equation   = (\DDS:DDSCore:Acc_15\ * \DDS:DDSCore:tune_word_15\)
            Cpt1 Equation   = (!\DDS:DDSCore:Acc_15\ * !\DDS:DDSCore:tune_word_15\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\DDS:DDSCore:Acc_15\ * !\DDS:DDSCore:tune_word_15\
            + \DDS:DDSCore:Acc_15\ * \DDS:DDSCore:tune_word_15\
        );
        Cin = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_14\
        Cout = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_15\
        Output = \DDS:DDSCore:Acc_15\ (fanout=3)
        Properties               : 
        {
        }
}

controlcell: Name =\DDS:DDSCore:sControl:ControlPhaseB\
    PORT MAP (
        control_7 => \DDS:DDSCore:tune_word_15\ ,
        control_6 => \DDS:DDSCore:tune_word_14\ ,
        control_5 => \DDS:DDSCore:tune_word_13\ ,
        control_4 => \DDS:DDSCore:tune_word_12\ ,
        control_3 => \DDS:DDSCore:tune_word_11\ ,
        control_2 => \DDS:DDSCore:tune_word_10\ ,
        control_1 => \DDS:DDSCore:tune_word_9\ ,
        control_0 => \DDS:DDSCore:tune_word_8\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

synccell: Name =ClockBlock_1k__SYNC
    PORT MAP (
        in => ClockBlock_1k ,
        out => ClockBlock_1k__SYNC_OUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =SCL_1(0)_SYNC
    PORT MAP (
        in => \SSD1306_I2C:Net_1109_0\ ,
        out => \SSD1306_I2C:Net_1109_0_SYNCOUT\ ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =SDA_1(0)_SYNC
    PORT MAP (
        in => \SSD1306_I2C:Net_1109_1\ ,
        out => \SSD1306_I2C:Net_1109_1_SYNCOUT\ ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =ClockBlock_1k__SYNC_1
    PORT MAP (
        in => ClockBlock_1k ,
        out => ClockBlock_1k__SYNC_OUT_1 ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=4, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_16\, Mode=(D-Register, Carry-Chain-Continue (next @ [UDB=(1,4)][LB=0][MC=1])) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Cpt0 Equation   = (\DDS:DDSCore:Acc_16\ * \DDS:DDSCore:tune_word_16\)
            Cpt1 Equation   = (!\DDS:DDSCore:Acc_16\ * !\DDS:DDSCore:tune_word_16\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\DDS:DDSCore:Acc_16\ * !\DDS:DDSCore:tune_word_16\
            + \DDS:DDSCore:Acc_16\ * \DDS:DDSCore:tune_word_16\
        );
        Cin = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_15\
        Cout = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_16\
        Output = \DDS:DDSCore:Acc_16\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_17\, Mode=(D-Register, Carry-Chain-Continue (next @ [UDB=(1,4)][LB=0][MC=2])) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Cpt0 Equation   = (\DDS:DDSCore:Acc_17\ * \DDS:DDSCore:tune_word_17\)
            Cpt1 Equation   = (!\DDS:DDSCore:Acc_17\ * !\DDS:DDSCore:tune_word_17\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\DDS:DDSCore:Acc_17\ * !\DDS:DDSCore:tune_word_17\
            + \DDS:DDSCore:Acc_17\ * \DDS:DDSCore:tune_word_17\
        );
        Cin = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_16\
        Cout = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_17\
        Output = \DDS:DDSCore:Acc_17\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_18\, Mode=(D-Register, Carry-Chain-Continue (next @ [UDB=(1,4)][LB=0][MC=3])) @ [UDB=(1,4)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Cpt0 Equation   = (\DDS:DDSCore:Acc_18\ * \DDS:DDSCore:tune_word_18\)
            Cpt1 Equation   = (!\DDS:DDSCore:Acc_18\ * !\DDS:DDSCore:tune_word_18\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\DDS:DDSCore:Acc_18\ * !\DDS:DDSCore:tune_word_18\
            + \DDS:DDSCore:Acc_18\ * \DDS:DDSCore:tune_word_18\
        );
        Cin = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_17\
        Cout = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_18\
        Output = \DDS:DDSCore:Acc_18\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_19\, Mode=(D-Register, Carry-Chain-Continue (next @ [UDB=(1,4)][LB=1][MC=0])) @ [UDB=(1,4)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Cpt0 Equation   = (\DDS:DDSCore:Acc_19\ * \DDS:DDSCore:tune_word_19\)
            Cpt1 Equation   = (!\DDS:DDSCore:Acc_19\ * !\DDS:DDSCore:tune_word_19\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\DDS:DDSCore:Acc_19\ * !\DDS:DDSCore:tune_word_19\
            + \DDS:DDSCore:Acc_19\ * \DDS:DDSCore:tune_word_19\
        );
        Cin = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_18\
        Cout = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_19\
        Output = \DDS:DDSCore:Acc_19\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,4)][LB=1] #macrocells=4, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_20\, Mode=(D-Register, Carry-Chain-Continue (next @ [UDB=(1,4)][LB=1][MC=1])) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Cpt0 Equation   = (\DDS:DDSCore:Acc_20\ * \DDS:DDSCore:tune_word_20\)
            Cpt1 Equation   = (!\DDS:DDSCore:Acc_20\ * !\DDS:DDSCore:tune_word_20\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\DDS:DDSCore:Acc_20\ * !\DDS:DDSCore:tune_word_20\
            + \DDS:DDSCore:Acc_20\ * \DDS:DDSCore:tune_word_20\
        );
        Cin = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_19\
        Cout = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_20\
        Output = \DDS:DDSCore:Acc_20\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_21\, Mode=(D-Register, Carry-Chain-Continue (next @ [UDB=(1,4)][LB=1][MC=2])) @ [UDB=(1,4)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Cpt0 Equation   = (\DDS:DDSCore:Acc_21\ * \DDS:DDSCore:tune_word_21\)
            Cpt1 Equation   = (!\DDS:DDSCore:Acc_21\ * !\DDS:DDSCore:tune_word_21\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\DDS:DDSCore:Acc_21\ * !\DDS:DDSCore:tune_word_21\
            + \DDS:DDSCore:Acc_21\ * \DDS:DDSCore:tune_word_21\
        );
        Cin = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_20\
        Cout = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_21\
        Output = \DDS:DDSCore:Acc_21\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_22\, Mode=(D-Register, Carry-Chain-Continue (next @ [UDB=(1,4)][LB=1][MC=3])) @ [UDB=(1,4)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Cpt0 Equation   = (\DDS:DDSCore:Acc_22\ * \DDS:DDSCore:tune_word_22\)
            Cpt1 Equation   = (!\DDS:DDSCore:Acc_22\ * !\DDS:DDSCore:tune_word_22\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\DDS:DDSCore:Acc_22\ * !\DDS:DDSCore:tune_word_22\
            + \DDS:DDSCore:Acc_22\ * \DDS:DDSCore:tune_word_22\
        );
        Cin = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_21\
        Cout = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_22\
        Output = \DDS:DDSCore:Acc_22\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_23\, Mode=(D-Register, Carry-Chain-Last) @ [UDB=(1,4)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Cpt0 Equation   = (0)
            Cpt1 Equation   = (!Net_744)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_744
        );
        Cin = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_22\
        Cout = \DDS:DDSCore:genblk1:MODULE_1:g1:a0:s_23_cout\
        Output = Net_744 (fanout=4)
        Properties               : 
        {
        }
}

controlcell: Name =\DDS:DDSCore:sControl:ControlPhaseC\
    PORT MAP (
        control_7 => \DDS:DDSCore:control_cr_23\ ,
        control_6 => \DDS:DDSCore:tune_word_22\ ,
        control_5 => \DDS:DDSCore:tune_word_21\ ,
        control_4 => \DDS:DDSCore:tune_word_20\ ,
        control_3 => \DDS:DDSCore:tune_word_19\ ,
        control_2 => \DDS:DDSCore:tune_word_18\ ,
        control_1 => \DDS:DDSCore:tune_word_17\ ,
        control_0 => \DDS:DDSCore:tune_word_16\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =isr_5ms_tick
        PORT MAP (
            interrupt => Net_45 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(15)] 
    interrupt: Name =\SSD1306_I2C:I2C_IRQ\
        PORT MAP (
            interrupt => \SSD1306_I2C:Net_697\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: 
  Dma@ [DrqContainer=(0)][DrqId=(0)] 
    drqcell: Name =\WaveDAC:Wave1_DMA\
        PORT MAP (
            dmareq => Net_744 ,
            termin => zero ,
            termout => Net_34 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(1)] 
    drqcell: Name =\WaveDAC:Wave2_DMA\
        PORT MAP (
            termin => zero ,
            termout => Net_35 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
Port 0 contains the following IO cells:
[IoId=1]: 
Pin : Name = WaveDAC_out(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => WaveDAC_out(0)__PA ,
        analog_term => Net_32 ,
        pad => WaveDAC_out(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = SCL_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SCL_1(0)__PA ,
        fb => \SSD1306_I2C:Net_1109_0\ ,
        pin_input => \SSD1306_I2C:Net_643_0\ ,
        pad => SCL_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = SDA_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SDA_1(0)__PA ,
        fb => \SSD1306_I2C:Net_1109_1\ ,
        pin_input => \SSD1306_I2C:sda_x_wire\ ,
        pad => SDA_1(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = Input_Right(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Input_Right(0)__PA ,
        pad => Input_Right(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = PCB_LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PCB_LED(0)__PA ,
        pad => PCB_LED(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Input_Left(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Input_Left(0)__PA ,
        pad => Input_Left(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Input_Down(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Input_Down(0)__PA ,
        pad => Input_Down(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Input_Select(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Input_Select(0)__PA ,
        pad => Input_Select(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Input_Up(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Input_Up(0)__PA ,
        pad => Input_Up(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
Port 12 contains the following IO cells:
Port 15 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: 
    I2C Block @ F(I2C,0): 
    i2ccell: Name =\SSD1306_I2C:I2C_FF\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            scl_in => \SSD1306_I2C:Net_1109_0\ ,
            sda_in => \SSD1306_I2C:Net_1109_1\ ,
            scl_out => \SSD1306_I2C:Net_643_0\ ,
            sda_out => \SSD1306_I2C:sda_x_wire\ ,
            interrupt => \SSD1306_I2C:Net_697\ );
        Properties:
        {
            cy_registers = ""
            use_wakeup = 0
        }
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: 
    VIDAC Block @ F(VIDAC,2): 
    vidaccell: Name =\WaveDAC:VDAC8:viDAC8\
        PORT MAP (
            strobe_udb => Net_744 ,
            vout => Net_32 ,
            iout => \WaveDAC:VDAC8:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                 | 
Port | Pin | Fixed |      Type |       Drive Mode |            Name | Connections
-----+-----+-------+-----------+------------------+-----------------+-----------------------------------------------------------
   0 |   1 |     * |      NONE |      HI_Z_ANALOG |  WaveDAC_out(0) | Analog(Net_32)
     |   6 |     * |      NONE |    OPEN_DRAIN_LO |        SCL_1(0) | FB(\SSD1306_I2C:Net_1109_0\), In(\SSD1306_I2C:Net_643_0\)
     |   7 |     * |      NONE |    OPEN_DRAIN_LO |        SDA_1(0) | FB(\SSD1306_I2C:Net_1109_1\), In(\SSD1306_I2C:sda_x_wire\)
-----+-----+-------+-----------+------------------+-----------------+-----------------------------------------------------------
   2 |   0 |     * |      NONE |      RES_PULL_UP |  Input_Right(0) | 
     |   1 |     * |      NONE |         CMOS_OUT |      PCB_LED(0) | 
     |   3 |     * |      NONE |      RES_PULL_UP |   Input_Left(0) | 
     |   5 |     * |      NONE |      RES_PULL_UP |   Input_Down(0) | 
     |   6 |     * |      NONE |      RES_PULL_UP | Input_Select(0) | 
     |   7 |     * |      NONE |      RES_PULL_UP |     Input_Up(0) | 
--------------------------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.051ms
Digital Placement phase: Elapsed time ==> 1s.169ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "Gecko01_r.vh2" --pcf-path "Gecko01.pco" --des-name "Gecko01" --dsf-path "Gecko01.dsf" --sdc-path "Gecko01.sdc" --lib-path "Gecko01_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.741ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.231ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.038ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Gecko01_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.421ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.263ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 4s.945ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 4s.945ms
API generation phase: Elapsed time ==> 1s.394ms
Dependency generation phase: Elapsed time ==> 0s.009ms
Cleanup phase: Elapsed time ==> 0s.000ms
