module counter_tb;
reg clk , rst ;
wire[3:0] q ;


counter_4bit DUT (clk, rst, q);
initial
	begin
		clk = 0;
		forever #10 clk = !clk;
	
	end
	
initial 
	begin
		rst = 0;
		#20;
		rst =1;
		#20;
	end
	
endmodule
