--------------------------------------------------------------------------------
Release 14.6 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/var/autofs/misc/cad/xilinx/14.6/14.6/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 25
system.ncd system.pcf

Design file:              system.ncd
Physical constraint file: system.pcf
Device,package,speed:     xc5vlx110t,ff1136,-1 (PRODUCTION 1.73 2013-06-08, STEPPING level 0)
Report level:             verbose report, limited to 25 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "clk_pad/xcv2.u0/ol" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   7.142ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_pad/xcv2.u0/ol" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.858ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 7.142ns (140.017MHz) (Tdcmpco)
  Physical resource: clkgen1/xc5l.v/dll0/CLKFX
  Logical resource: clkgen1/xc5l.v/dll0/CLKFX
  Location pin: DCM_ADV_X0Y1.CLKFX
  Clock network: clkgen1/xc5l.v/clk0B
--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpc)
  Physical resource: clkgen1/xc5l.v/dll0/CLKIN
  Logical resource: clkgen1/xc5l.v/dll0/CLKIN
  Location pin: DCM_ADV_X0Y1.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpco)
  Physical resource: clkgen1/xc5l.v/dll0/CLK0
  Logical resource: clkgen1/xc5l.v/dll0/CLK0
  Location pin: DCM_ADV_X0Y1.CLK0
  Clock network: clkgen1/xc5l.v/clk_j
--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpc)
  Physical resource: dvi.dvictrl0/dll1/CLKIN
  Logical resource: dvi.dvictrl0/dll1/CLKIN
  Location pin: DCM_ADV_X0Y2.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpc)
  Physical resource: dvi.dvictrl0/dll2/CLKIN
  Logical resource: dvi.dvictrl0/dll2/CLKIN
  Location pin: DCM_ADV_X0Y10.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpco)
  Physical resource: dvi.dvictrl0/dll2/CLK0
  Logical resource: dvi.dvictrl0/dll2/CLK0
  Location pin: DCM_ADV_X0Y10.CLK0
  Clock network: dvi.dvictrl0/clk_n
--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpc)
  Physical resource: clkgen0/xc5l.v/dll0/CLKIN
  Logical resource: clkgen0/xc5l.v/dll0/CLKIN
  Location pin: DCM_ADV_X0Y11.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpco)
  Physical resource: clkgen0/xc5l.v/dll0/CLK0
  Logical resource: clkgen0/xc5l.v/dll0/CLK0
  Location pin: DCM_ADV_X0Y11.CLK0
  Clock network: clkgen0/xc5l.v/clk_j
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clkgen1/xc5l.v/dll0/CLKIN
  Logical resource: clkgen1/xc5l.v/dll0/CLKIN
  Location pin: DCM_ADV_X0Y1.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clkgen1/xc5l.v/dll0/CLKIN
  Logical resource: clkgen1/xc5l.v/dll0/CLKIN
  Location pin: DCM_ADV_X0Y1.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: dvi.dvictrl0/dll1/CLKIN
  Logical resource: dvi.dvictrl0/dll1/CLKIN
  Location pin: DCM_ADV_X0Y2.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: dvi.dvictrl0/dll1/CLKIN
  Logical resource: dvi.dvictrl0/dll1/CLKIN
  Location pin: DCM_ADV_X0Y2.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: dvi.dvictrl0/dll2/CLKIN
  Logical resource: dvi.dvictrl0/dll2/CLKIN
  Location pin: DCM_ADV_X0Y10.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: dvi.dvictrl0/dll2/CLKIN
  Logical resource: dvi.dvictrl0/dll2/CLKIN
  Location pin: DCM_ADV_X0Y10.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clkgen0/xc5l.v/dll0/CLKIN
  Logical resource: clkgen0/xc5l.v/dll0/CLKIN
  Location pin: DCM_ADV_X0Y11.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clkgen0/xc5l.v/dll0/CLKIN
  Logical resource: clkgen0/xc5l.v/dll0/CLKIN
  Location pin: DCM_ADV_X0Y11.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 6.251ns (max period limit - period)
  Period: 25.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpfx)
  Physical resource: dvi.dvictrl0/dll1/CLKFX
  Logical resource: dvi.dvictrl0/dll1/CLKFX
  Location pin: DCM_ADV_X0Y2.CLKFX
  Clock network: clk40
--------------------------------------------------------------------------------
Slack: 8.243ns (period - min period limit)
  Period: 15.385ns
  Min period limit: 7.142ns (140.017MHz) (Tdcmpco)
  Physical resource: dvi.dvictrl0/dll2/CLKFX
  Logical resource: dvi.dvictrl0/dll2/CLKFX
  Location pin: DCM_ADV_X0Y10.CLKFX
  Clock network: clk65
--------------------------------------------------------------------------------
Slack: 8.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: clk_pad/xcv2.u0/g2.ttl0.bf/I0
  Logical resource: clk_pad/xcv2.u0/g2.ttl0.bf/I0
  Location pin: BUFGCTRL_X0Y1.I0
  Clock network: clk_pad/xcv2.u0/ol
--------------------------------------------------------------------------------
Slack: 15.866ns (max period limit - period)
  Period: 15.385ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpfx)
  Physical resource: dvi.dvictrl0/dll2/CLKFX
  Logical resource: dvi.dvictrl0/dll2/CLKFX
  Location pin: DCM_ADV_X0Y10.CLKFX
  Clock network: clk65
--------------------------------------------------------------------------------
Slack: 17.858ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 7.142ns (140.017MHz) (Tdcmpco)
  Physical resource: dvi.dvictrl0/dll1/CLKFX
  Logical resource: dvi.dvictrl0/dll1/CLKFX
  Location pin: DCM_ADV_X0Y2.CLKFX
  Clock network: clk40
--------------------------------------------------------------------------------
Slack: 21.251ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpc)
  Physical resource: clkgen1/xc5l.v/dll0/CLKIN
  Logical resource: clkgen1/xc5l.v/dll0/CLKIN
  Location pin: DCM_ADV_X0Y1.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 21.251ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpco)
  Physical resource: clkgen1/xc5l.v/dll0/CLK0
  Logical resource: clkgen1/xc5l.v/dll0/CLK0
  Location pin: DCM_ADV_X0Y1.CLK0
  Clock network: clkgen1/xc5l.v/clk_j
--------------------------------------------------------------------------------
Slack: 21.251ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpc)
  Physical resource: dvi.dvictrl0/dll1/CLKIN
  Logical resource: dvi.dvictrl0/dll1/CLKIN
  Location pin: DCM_ADV_X0Y2.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 21.251ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpc)
  Physical resource: dvi.dvictrl0/dll2/CLKIN
  Logical resource: dvi.dvictrl0/dll2/CLKIN
  Location pin: DCM_ADV_X0Y10.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "clkgen0/xc5l.v/clk0B" derived from  
NET "clk_pad/xcv2.u0/ol" PERIOD = 10 ns HIGH 50%;  multiplied by 2.00 to 20 nS 
and duty cycle corrected to HIGH 10 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1167236057 paths analyzed, 18321 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.967ns.
--------------------------------------------------------------------------------
Slack:                  0.033ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.idx_b_1 (FF)
  Destination:          cpus[0].u0/cpu_0/exeUnit/data_to_MEM_1_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.708ns (Levels of Logic = 18)
  Clock Path Skew:      -0.009ns (1.572 - 1.581)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.idx_b_1 to cpus[0].u0/cpu_0/exeUnit/data_to_MEM_1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y23.BQ      Tcko                  0.471   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.idx_b_3
                                                       cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.idx_b_1
    SLICE_X29Y22.B2      net (fanout=2)        1.372   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.idx_b_1
    SLICE_X29Y22.B       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/wb_d_id_out_2_23
                                                       cpus[0].u0/cpu_0/exeUnit/operands_b_0_and0000_SW0
    SLICE_X29Y22.A5      net (fanout=1)        0.224   cpus[0].u0/cpu_0/exeUnit/N370
    SLICE_X29Y22.A       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/wb_d_id_out_2_23
                                                       cpus[0].u0/cpu_0/exeUnit/operands_b_0_and0000
    SLICE_X3Y23.C1       net (fanout=196)      2.474   cpus[0].u0/cpu_0/exeUnit/operands_b_0_and0000
    SLICE_X3Y23.C        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal_1_and0003
                                                       cpus[0].u0/cpu_0/exeUnit/operands_b_1_mux0000(31)1
    SLICE_X1Y22.C4       net (fanout=5)        0.520   cpus[0].u0/cpu_0/exeUnit/operands_b(1)(31)
    SLICE_X1Y22.C        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/N217
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_1_and00021
    SLICE_X1Y20.D3       net (fanout=5)        0.607   cpus[0].u0/cpu_0/exeUnit/B_internal_1_and0002
    SLICE_X1Y20.D        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/N229
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_1_mux0001(0)31
    SLICE_X6Y30.B1       net (fanout=34)       2.298   cpus[0].u0/cpu_0/exeUnit/N229
    SLICE_X6Y30.B        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal(1)(29)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_1_mux0001(29)1
    SLICE_X0Y26.A2       net (fanout=4)        1.127   cpus[0].u0/cpu_0/exeUnit/B_internal(1)(29)
    SLICE_X0Y26.A        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/N103
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(0)978_SW0
    SLICE_X3Y23.A1       net (fanout=1)        1.010   N1417
    SLICE_X3Y23.A        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal_1_and0003
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(0)978
    SLICE_X0Y19.D4       net (fanout=88)       0.912   cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(0)_bdd28
    SLICE_X0Y19.D        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(0)_bdd21
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(0)191
    SLICE_X1Y19.B1       net (fanout=4)        0.736   cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(0)_bdd21
    SLICE_X1Y19.B        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/Q_internal(1)(6)
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(0)51
    SLICE_X4Y18.D5       net (fanout=2)        0.553   cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(0)_bdd17
    SLICE_X4Y18.D        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(10)_bdd48
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(10)231
    SLICE_X1Y26.A1       net (fanout=4)        1.263   cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(10)_bdd48
    SLICE_X1Y26.A        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(15)_bdd6
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(18)21
    SLICE_X5Y26.D3       net (fanout=2)        0.968   cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(18)_bdd5
    SLICE_X5Y26.D        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(18)37
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(18)37
    SLICE_X1Y32.D1       net (fanout=2)        1.063   cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(18)37
    SLICE_X1Y32.CMUX     Topdc                 0.389   cpus[0].u0/cpu_0/exeUnit/S_internal_1(0)
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(18)130_F
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(18)130
    SLICE_X7Y20.B2       net (fanout=2)        1.330   cpus[0].u0/cpu_0/exeUnit/Q_internal(1)(18)
    SLICE_X7Y20.B        Tilo                  0.094   N1505
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_1_mux0000(0)95
    SLICE_X6Y19.A3       net (fanout=1)        0.589   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_1_mux0000(0)95
    SLICE_X6Y19.A        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_1_mux0000(0)15
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_1_mux0000(0)300
    SLICE_X7Y19.A6       net (fanout=1)        0.136   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_1_mux0000(0)300
    SLICE_X7Y19.A        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_1_1
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_1_mux0000(0)387
    SLICE_X7Y19.B6       net (fanout=1)        0.135   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_1_mux0000(0)387
    SLICE_X7Y19.CLK      Tas                   0.027   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_1_1
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_1_mux0000(0)427
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_1_0
    -------------------------------------------------  ---------------------------
    Total                                     19.708ns (2.391ns logic, 17.317ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------
Slack:                  0.033ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.idx_b_1 (FF)
  Destination:          cpus[0].u0/cpu_0/exeUnit/data_to_MEM_1_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.708ns (Levels of Logic = 18)
  Clock Path Skew:      -0.009ns (1.572 - 1.581)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.idx_b_1 to cpus[0].u0/cpu_0/exeUnit/data_to_MEM_1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y23.BQ      Tcko                  0.471   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.idx_b_3
                                                       cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.idx_b_1
    SLICE_X29Y22.B2      net (fanout=2)        1.372   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.idx_b_1
    SLICE_X29Y22.B       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/wb_d_id_out_2_23
                                                       cpus[0].u0/cpu_0/exeUnit/operands_b_0_and0000_SW0
    SLICE_X29Y22.A5      net (fanout=1)        0.224   cpus[0].u0/cpu_0/exeUnit/N370
    SLICE_X29Y22.A       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/wb_d_id_out_2_23
                                                       cpus[0].u0/cpu_0/exeUnit/operands_b_0_and0000
    SLICE_X3Y23.C1       net (fanout=196)      2.474   cpus[0].u0/cpu_0/exeUnit/operands_b_0_and0000
    SLICE_X3Y23.C        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal_1_and0003
                                                       cpus[0].u0/cpu_0/exeUnit/operands_b_1_mux0000(31)1
    SLICE_X1Y22.C4       net (fanout=5)        0.520   cpus[0].u0/cpu_0/exeUnit/operands_b(1)(31)
    SLICE_X1Y22.C        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/N217
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_1_and00021
    SLICE_X1Y20.D3       net (fanout=5)        0.607   cpus[0].u0/cpu_0/exeUnit/B_internal_1_and0002
    SLICE_X1Y20.D        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/N229
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_1_mux0001(0)31
    SLICE_X6Y30.B1       net (fanout=34)       2.298   cpus[0].u0/cpu_0/exeUnit/N229
    SLICE_X6Y30.B        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal(1)(29)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_1_mux0001(29)1
    SLICE_X0Y26.A2       net (fanout=4)        1.127   cpus[0].u0/cpu_0/exeUnit/B_internal(1)(29)
    SLICE_X0Y26.A        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/N103
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(0)978_SW0
    SLICE_X3Y23.A1       net (fanout=1)        1.010   N1417
    SLICE_X3Y23.A        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal_1_and0003
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(0)978
    SLICE_X0Y19.D4       net (fanout=88)       0.912   cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(0)_bdd28
    SLICE_X0Y19.D        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(0)_bdd21
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(0)191
    SLICE_X1Y19.B1       net (fanout=4)        0.736   cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(0)_bdd21
    SLICE_X1Y19.B        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/Q_internal(1)(6)
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(0)51
    SLICE_X4Y18.D5       net (fanout=2)        0.553   cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(0)_bdd17
    SLICE_X4Y18.D        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(10)_bdd48
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(10)231
    SLICE_X1Y26.A1       net (fanout=4)        1.263   cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(10)_bdd48
    SLICE_X1Y26.A        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(15)_bdd6
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(18)21
    SLICE_X5Y26.D3       net (fanout=2)        0.968   cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(18)_bdd5
    SLICE_X5Y26.D        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(18)37
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(18)37
    SLICE_X1Y32.C1       net (fanout=2)        1.060   cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(18)37
    SLICE_X1Y32.CMUX     Tilo                  0.392   cpus[0].u0/cpu_0/exeUnit/S_internal_1(0)
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(18)130_G
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(18)130
    SLICE_X7Y20.B2       net (fanout=2)        1.330   cpus[0].u0/cpu_0/exeUnit/Q_internal(1)(18)
    SLICE_X7Y20.B        Tilo                  0.094   N1505
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_1_mux0000(0)95
    SLICE_X6Y19.A3       net (fanout=1)        0.589   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_1_mux0000(0)95
    SLICE_X6Y19.A        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_1_mux0000(0)15
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_1_mux0000(0)300
    SLICE_X7Y19.A6       net (fanout=1)        0.136   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_1_mux0000(0)300
    SLICE_X7Y19.A        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_1_1
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_1_mux0000(0)387
    SLICE_X7Y19.B6       net (fanout=1)        0.135   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_1_mux0000(0)387
    SLICE_X7Y19.CLK      Tas                   0.027   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_1_1
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_1_mux0000(0)427
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_1_0
    -------------------------------------------------  ---------------------------
    Total                                     19.708ns (2.394ns logic, 17.314ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------
Slack:                  0.069ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.idx_b_1 (FF)
  Destination:          cpus[0].u0/cpu_0/exeUnit/data_to_MEM_1_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.672ns (Levels of Logic = 18)
  Clock Path Skew:      -0.009ns (1.572 - 1.581)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.idx_b_1 to cpus[0].u0/cpu_0/exeUnit/data_to_MEM_1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y23.BQ      Tcko                  0.471   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.idx_b_3
                                                       cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.idx_b_1
    SLICE_X29Y22.B2      net (fanout=2)        1.372   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.idx_b_1
    SLICE_X29Y22.B       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/wb_d_id_out_2_23
                                                       cpus[0].u0/cpu_0/exeUnit/operands_b_0_and0000_SW0
    SLICE_X29Y22.A5      net (fanout=1)        0.224   cpus[0].u0/cpu_0/exeUnit/N370
    SLICE_X29Y22.A       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/wb_d_id_out_2_23
                                                       cpus[0].u0/cpu_0/exeUnit/operands_b_0_and0000
    SLICE_X3Y23.C1       net (fanout=196)      2.474   cpus[0].u0/cpu_0/exeUnit/operands_b_0_and0000
    SLICE_X3Y23.C        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal_1_and0003
                                                       cpus[0].u0/cpu_0/exeUnit/operands_b_1_mux0000(31)1
    SLICE_X3Y23.D5       net (fanout=5)        0.245   cpus[0].u0/cpu_0/exeUnit/operands_b(1)(31)
    SLICE_X3Y23.D        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal_1_and0003
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_1_and00031
    SLICE_X1Y20.D4       net (fanout=5)        0.846   cpus[0].u0/cpu_0/exeUnit/B_internal_1_and0003
    SLICE_X1Y20.D        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/N229
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_1_mux0001(0)31
    SLICE_X6Y30.B1       net (fanout=34)       2.298   cpus[0].u0/cpu_0/exeUnit/N229
    SLICE_X6Y30.B        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal(1)(29)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_1_mux0001(29)1
    SLICE_X0Y26.A2       net (fanout=4)        1.127   cpus[0].u0/cpu_0/exeUnit/B_internal(1)(29)
    SLICE_X0Y26.A        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/N103
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(0)978_SW0
    SLICE_X3Y23.A1       net (fanout=1)        1.010   N1417
    SLICE_X3Y23.A        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal_1_and0003
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(0)978
    SLICE_X0Y19.D4       net (fanout=88)       0.912   cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(0)_bdd28
    SLICE_X0Y19.D        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(0)_bdd21
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(0)191
    SLICE_X1Y19.B1       net (fanout=4)        0.736   cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(0)_bdd21
    SLICE_X1Y19.B        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/Q_internal(1)(6)
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(0)51
    SLICE_X4Y18.D5       net (fanout=2)        0.553   cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(0)_bdd17
    SLICE_X4Y18.D        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(10)_bdd48
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(10)231
    SLICE_X1Y26.A1       net (fanout=4)        1.263   cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(10)_bdd48
    SLICE_X1Y26.A        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(15)_bdd6
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(18)21
    SLICE_X5Y26.D3       net (fanout=2)        0.968   cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(18)_bdd5
    SLICE_X5Y26.D        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(18)37
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(18)37
    SLICE_X1Y32.C1       net (fanout=2)        1.060   cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(18)37
    SLICE_X1Y32.CMUX     Tilo                  0.392   cpus[0].u0/cpu_0/exeUnit/S_internal_1(0)
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(18)130_G
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(18)130
    SLICE_X7Y20.B2       net (fanout=2)        1.330   cpus[0].u0/cpu_0/exeUnit/Q_internal(1)(18)
    SLICE_X7Y20.B        Tilo                  0.094   N1505
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_1_mux0000(0)95
    SLICE_X6Y19.A3       net (fanout=1)        0.589   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_1_mux0000(0)95
    SLICE_X6Y19.A        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_1_mux0000(0)15
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_1_mux0000(0)300
    SLICE_X7Y19.A6       net (fanout=1)        0.136   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_1_mux0000(0)300
    SLICE_X7Y19.A        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_1_1
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_1_mux0000(0)387
    SLICE_X7Y19.B6       net (fanout=1)        0.135   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_1_mux0000(0)387
    SLICE_X7Y19.CLK      Tas                   0.027   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_1_1
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_1_mux0000(0)427
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_1_0
    -------------------------------------------------  ---------------------------
    Total                                     19.672ns (2.394ns logic, 17.278ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Slack:                  0.069ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.idx_b_1 (FF)
  Destination:          cpus[0].u0/cpu_0/exeUnit/data_to_MEM_1_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.672ns (Levels of Logic = 18)
  Clock Path Skew:      -0.009ns (1.572 - 1.581)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.idx_b_1 to cpus[0].u0/cpu_0/exeUnit/data_to_MEM_1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y23.BQ      Tcko                  0.471   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.idx_b_3
                                                       cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.idx_b_1
    SLICE_X29Y22.B2      net (fanout=2)        1.372   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.idx_b_1
    SLICE_X29Y22.B       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/wb_d_id_out_2_23
                                                       cpus[0].u0/cpu_0/exeUnit/operands_b_0_and0000_SW0
    SLICE_X29Y22.A5      net (fanout=1)        0.224   cpus[0].u0/cpu_0/exeUnit/N370
    SLICE_X29Y22.A       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/wb_d_id_out_2_23
                                                       cpus[0].u0/cpu_0/exeUnit/operands_b_0_and0000
    SLICE_X3Y23.C1       net (fanout=196)      2.474   cpus[0].u0/cpu_0/exeUnit/operands_b_0_and0000
    SLICE_X3Y23.C        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal_1_and0003
                                                       cpus[0].u0/cpu_0/exeUnit/operands_b_1_mux0000(31)1
    SLICE_X3Y23.D5       net (fanout=5)        0.245   cpus[0].u0/cpu_0/exeUnit/operands_b(1)(31)
    SLICE_X3Y23.D        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal_1_and0003
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_1_and00031
    SLICE_X1Y20.D4       net (fanout=5)        0.846   cpus[0].u0/cpu_0/exeUnit/B_internal_1_and0003
    SLICE_X1Y20.D        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/N229
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_1_mux0001(0)31
    SLICE_X6Y30.B1       net (fanout=34)       2.298   cpus[0].u0/cpu_0/exeUnit/N229
    SLICE_X6Y30.B        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal(1)(29)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_1_mux0001(29)1
    SLICE_X0Y26.A2       net (fanout=4)        1.127   cpus[0].u0/cpu_0/exeUnit/B_internal(1)(29)
    SLICE_X0Y26.A        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/N103
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(0)978_SW0
    SLICE_X3Y23.A1       net (fanout=1)        1.010   N1417
    SLICE_X3Y23.A        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal_1_and0003
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(0)978
    SLICE_X0Y19.D4       net (fanout=88)       0.912   cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(0)_bdd28
    SLICE_X0Y19.D        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(0)_bdd21
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(0)191
    SLICE_X1Y19.B1       net (fanout=4)        0.736   cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(0)_bdd21
    SLICE_X1Y19.B        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/Q_internal(1)(6)
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(0)51
    SLICE_X4Y18.D5       net (fanout=2)        0.553   cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(0)_bdd17
    SLICE_X4Y18.D        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(10)_bdd48
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(10)231
    SLICE_X1Y26.A1       net (fanout=4)        1.263   cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(10)_bdd48
    SLICE_X1Y26.A        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(15)_bdd6
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(18)21
    SLICE_X5Y26.D3       net (fanout=2)        0.968   cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(18)_bdd5
    SLICE_X5Y26.D        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(18)37
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(18)37
    SLICE_X1Y32.D1       net (fanout=2)        1.063   cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(18)37
    SLICE_X1Y32.CMUX     Topdc                 0.389   cpus[0].u0/cpu_0/exeUnit/S_internal_1(0)
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(18)130_F
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(18)130
    SLICE_X7Y20.B2       net (fanout=2)        1.330   cpus[0].u0/cpu_0/exeUnit/Q_internal(1)(18)
    SLICE_X7Y20.B        Tilo                  0.094   N1505
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_1_mux0000(0)95
    SLICE_X6Y19.A3       net (fanout=1)        0.589   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_1_mux0000(0)95
    SLICE_X6Y19.A        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_1_mux0000(0)15
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_1_mux0000(0)300
    SLICE_X7Y19.A6       net (fanout=1)        0.136   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_1_mux0000(0)300
    SLICE_X7Y19.A        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_1_1
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_1_mux0000(0)387
    SLICE_X7Y19.B6       net (fanout=1)        0.135   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_1_mux0000(0)387
    SLICE_X7Y19.CLK      Tas                   0.027   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_1_1
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_1_mux0000(0)427
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_1_0
    -------------------------------------------------  ---------------------------
    Total                                     19.672ns (2.391ns logic, 17.281ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Slack:                  0.080ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file_2_ren (RAM)
  Destination:          cpus[0].u0/cpu_0/exeUnit/data_to_MEM_2_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.248ns (Levels of Logic = 15)
  Clock Path Skew:      -0.422ns (1.344 - 1.766)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file_2_ren to cpus[0].u0/cpu_0/exeUnit/data_to_MEM_2_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y3.DOADOL12 Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file_2_ren
                                                       cpus[0].u0/cpu_0/idunit/Mram_reg_file_2_ren
    SLICE_X31Y20.B5      net (fanout=1)        0.719   cpus[0].u0/cpu_0/idunit/operand_b_temp_reg(2)(12)
    SLICE_X31Y20.B       Tilo                  0.094   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_b(2)(1)
                                                       cpus[0].u0/cpu_0/idunit/operands_to_EXE_b_2_mux0000(12)1
    SLICE_X32Y21.D2      net (fanout=1)        0.969   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_b(2)(12)
    SLICE_X32Y21.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_2_5
                                                       cpus[0].u0/cpu_0/exeUnit/operands_b_2_mux0000(12)1
    SLICE_X42Y20.A2      net (fanout=4)        1.378   cpus[0].u0/cpu_0/exeUnit/operands_b(2)(12)
    SLICE_X42Y20.COUT    Topcya                0.509   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_2_share0000_cy(15)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_2_mux0000(12)1
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_2_share0000_cy(15)
    SLICE_X42Y21.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_2_share0000_cy(15)
    SLICE_X42Y21.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_2_share0000_cy(19)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_2_share0000_cy(19)
    SLICE_X42Y22.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_2_share0000_cy(19)
    SLICE_X42Y22.AMUX    Tcina                 0.271   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_2_share0000_cy(23)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_2_share0000_cy(23)
    SLICE_X55Y20.B5      net (fanout=3)        1.831   cpus[0].u0/cpu_0/exeUnit/B_internal_2_share0000(20)
    SLICE_X55Y20.B       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal(2)(20)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_2_mux0001(20)1
    SLICE_X46Y20.A1      net (fanout=99)       2.699   cpus[0].u0/cpu_0/exeUnit/B_internal(2)(20)
    SLICE_X46Y20.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_2/Q(14)_bdd50
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_2/Q(10)251
    SLICE_X48Y20.A1      net (fanout=2)        1.323   cpus[0].u0/cpu_0/exeUnit/ALU_unit_2/Q(10)_bdd52
    SLICE_X48Y20.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal(2)(18)
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_2/Q(10)231
    SLICE_X47Y16.C5      net (fanout=5)        1.246   cpus[0].u0/cpu_0/exeUnit/ALU_unit_2/Q(10)_bdd48
    SLICE_X47Y16.C       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_2/Q(11)39
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_2/Q(11)101
    SLICE_X47Y16.D4      net (fanout=3)        0.514   cpus[0].u0/cpu_0/exeUnit/ALU_unit_2/Q(11)_bdd6
    SLICE_X47Y16.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_2/Q(11)39
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_2/Q(11)39
    SLICE_X45Y16.D5      net (fanout=2)        0.376   cpus[0].u0/cpu_0/exeUnit/ALU_unit_2/Q(11)39
    SLICE_X45Y16.CMUX    Topdc                 0.389   cpus[0].u0/cpu_0/exeUnit/B_internal(2)(11)
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_2/Q(11)1311_F
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_2/Q(11)1311
    SLICE_X51Y20.A3      net (fanout=2)        1.910   cpus[0].u0/cpu_0/exeUnit/Q_internal(2)(11)
    SLICE_X51Y20.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_2/Q(10)27
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_2_mux0000(0)152
    SLICE_X43Y22.C3      net (fanout=1)        1.300   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_2_mux0000(0)152
    SLICE_X43Y22.C       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_2_mux0000(0)188
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_2_mux0000(0)300
    SLICE_X41Y26.A6      net (fanout=1)        0.428   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_2_mux0000(0)300
    SLICE_X41Y26.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_2_1
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_2_mux0000(0)386
    SLICE_X41Y26.B6      net (fanout=1)        0.135   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_2_mux0000(0)386
    SLICE_X41Y26.CLK     Tas                   0.027   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_2_1
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_2_mux0000(0)427
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_2_0
    -------------------------------------------------  ---------------------------
    Total                                     19.248ns (4.420ns logic, 14.828ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack:                  0.081ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file_2_ren (RAM)
  Destination:          cpus[0].u0/cpu_0/exeUnit/data_to_MEM_2_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.247ns (Levels of Logic = 15)
  Clock Path Skew:      -0.422ns (1.344 - 1.766)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file_2_ren to cpus[0].u0/cpu_0/exeUnit/data_to_MEM_2_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y3.DOADOL12 Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file_2_ren
                                                       cpus[0].u0/cpu_0/idunit/Mram_reg_file_2_ren
    SLICE_X31Y20.B5      net (fanout=1)        0.719   cpus[0].u0/cpu_0/idunit/operand_b_temp_reg(2)(12)
    SLICE_X31Y20.B       Tilo                  0.094   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_b(2)(1)
                                                       cpus[0].u0/cpu_0/idunit/operands_to_EXE_b_2_mux0000(12)1
    SLICE_X32Y21.D2      net (fanout=1)        0.969   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_b(2)(12)
    SLICE_X32Y21.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_2_5
                                                       cpus[0].u0/cpu_0/exeUnit/operands_b_2_mux0000(12)1
    SLICE_X42Y20.A2      net (fanout=4)        1.378   cpus[0].u0/cpu_0/exeUnit/operands_b(2)(12)
    SLICE_X42Y20.COUT    Topcya                0.509   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_2_share0000_cy(15)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_2_mux0000(12)1
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_2_share0000_cy(15)
    SLICE_X42Y21.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_2_share0000_cy(15)
    SLICE_X42Y21.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_2_share0000_cy(19)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_2_share0000_cy(19)
    SLICE_X42Y22.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_2_share0000_cy(19)
    SLICE_X42Y22.AMUX    Tcina                 0.271   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_2_share0000_cy(23)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_2_share0000_cy(23)
    SLICE_X55Y20.B5      net (fanout=3)        1.831   cpus[0].u0/cpu_0/exeUnit/B_internal_2_share0000(20)
    SLICE_X55Y20.B       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal(2)(20)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_2_mux0001(20)1
    SLICE_X46Y20.A1      net (fanout=99)       2.699   cpus[0].u0/cpu_0/exeUnit/B_internal(2)(20)
    SLICE_X46Y20.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_2/Q(14)_bdd50
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_2/Q(10)251
    SLICE_X48Y20.A1      net (fanout=2)        1.323   cpus[0].u0/cpu_0/exeUnit/ALU_unit_2/Q(10)_bdd52
    SLICE_X48Y20.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal(2)(18)
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_2/Q(10)231
    SLICE_X47Y16.C5      net (fanout=5)        1.246   cpus[0].u0/cpu_0/exeUnit/ALU_unit_2/Q(10)_bdd48
    SLICE_X47Y16.C       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_2/Q(11)39
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_2/Q(11)101
    SLICE_X47Y16.D4      net (fanout=3)        0.514   cpus[0].u0/cpu_0/exeUnit/ALU_unit_2/Q(11)_bdd6
    SLICE_X47Y16.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_2/Q(11)39
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_2/Q(11)39
    SLICE_X45Y16.C5      net (fanout=2)        0.372   cpus[0].u0/cpu_0/exeUnit/ALU_unit_2/Q(11)39
    SLICE_X45Y16.CMUX    Tilo                  0.392   cpus[0].u0/cpu_0/exeUnit/B_internal(2)(11)
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_2/Q(11)1311_G
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_2/Q(11)1311
    SLICE_X51Y20.A3      net (fanout=2)        1.910   cpus[0].u0/cpu_0/exeUnit/Q_internal(2)(11)
    SLICE_X51Y20.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_2/Q(10)27
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_2_mux0000(0)152
    SLICE_X43Y22.C3      net (fanout=1)        1.300   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_2_mux0000(0)152
    SLICE_X43Y22.C       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_2_mux0000(0)188
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_2_mux0000(0)300
    SLICE_X41Y26.A6      net (fanout=1)        0.428   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_2_mux0000(0)300
    SLICE_X41Y26.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_2_1
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_2_mux0000(0)386
    SLICE_X41Y26.B6      net (fanout=1)        0.135   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_2_mux0000(0)386
    SLICE_X41Y26.CLK     Tas                   0.027   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_2_1
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_2_mux0000(0)427
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_2_0
    -------------------------------------------------  ---------------------------
    Total                                     19.247ns (4.423ns logic, 14.824ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack:                  0.116ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.idx_b_0 (FF)
  Destination:          cpus[0].u0/cpu_0/exeUnit/data_to_MEM_1_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.625ns (Levels of Logic = 18)
  Clock Path Skew:      -0.009ns (1.572 - 1.581)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.idx_b_0 to cpus[0].u0/cpu_0/exeUnit/data_to_MEM_1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y23.AQ      Tcko                  0.471   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.idx_b_3
                                                       cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.idx_b_0
    SLICE_X29Y22.B1      net (fanout=2)        1.289   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.idx_b_0
    SLICE_X29Y22.B       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/wb_d_id_out_2_23
                                                       cpus[0].u0/cpu_0/exeUnit/operands_b_0_and0000_SW0
    SLICE_X29Y22.A5      net (fanout=1)        0.224   cpus[0].u0/cpu_0/exeUnit/N370
    SLICE_X29Y22.A       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/wb_d_id_out_2_23
                                                       cpus[0].u0/cpu_0/exeUnit/operands_b_0_and0000
    SLICE_X3Y23.C1       net (fanout=196)      2.474   cpus[0].u0/cpu_0/exeUnit/operands_b_0_and0000
    SLICE_X3Y23.C        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal_1_and0003
                                                       cpus[0].u0/cpu_0/exeUnit/operands_b_1_mux0000(31)1
    SLICE_X1Y22.C4       net (fanout=5)        0.520   cpus[0].u0/cpu_0/exeUnit/operands_b(1)(31)
    SLICE_X1Y22.C        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/N217
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_1_and00021
    SLICE_X1Y20.D3       net (fanout=5)        0.607   cpus[0].u0/cpu_0/exeUnit/B_internal_1_and0002
    SLICE_X1Y20.D        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/N229
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_1_mux0001(0)31
    SLICE_X6Y30.B1       net (fanout=34)       2.298   cpus[0].u0/cpu_0/exeUnit/N229
    SLICE_X6Y30.B        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal(1)(29)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_1_mux0001(29)1
    SLICE_X0Y26.A2       net (fanout=4)        1.127   cpus[0].u0/cpu_0/exeUnit/B_internal(1)(29)
    SLICE_X0Y26.A        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/N103
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(0)978_SW0
    SLICE_X3Y23.A1       net (fanout=1)        1.010   N1417
    SLICE_X3Y23.A        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal_1_and0003
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(0)978
    SLICE_X0Y19.D4       net (fanout=88)       0.912   cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(0)_bdd28
    SLICE_X0Y19.D        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(0)_bdd21
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(0)191
    SLICE_X1Y19.B1       net (fanout=4)        0.736   cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(0)_bdd21
    SLICE_X1Y19.B        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/Q_internal(1)(6)
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(0)51
    SLICE_X4Y18.D5       net (fanout=2)        0.553   cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(0)_bdd17
    SLICE_X4Y18.D        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(10)_bdd48
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(10)231
    SLICE_X1Y26.A1       net (fanout=4)        1.263   cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(10)_bdd48
    SLICE_X1Y26.A        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(15)_bdd6
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(18)21
    SLICE_X5Y26.D3       net (fanout=2)        0.968   cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(18)_bdd5
    SLICE_X5Y26.D        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(18)37
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(18)37
    SLICE_X1Y32.C1       net (fanout=2)        1.060   cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(18)37
    SLICE_X1Y32.CMUX     Tilo                  0.392   cpus[0].u0/cpu_0/exeUnit/S_internal_1(0)
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(18)130_G
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(18)130
    SLICE_X7Y20.B2       net (fanout=2)        1.330   cpus[0].u0/cpu_0/exeUnit/Q_internal(1)(18)
    SLICE_X7Y20.B        Tilo                  0.094   N1505
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_1_mux0000(0)95
    SLICE_X6Y19.A3       net (fanout=1)        0.589   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_1_mux0000(0)95
    SLICE_X6Y19.A        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_1_mux0000(0)15
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_1_mux0000(0)300
    SLICE_X7Y19.A6       net (fanout=1)        0.136   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_1_mux0000(0)300
    SLICE_X7Y19.A        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_1_1
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_1_mux0000(0)387
    SLICE_X7Y19.B6       net (fanout=1)        0.135   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_1_mux0000(0)387
    SLICE_X7Y19.CLK      Tas                   0.027   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_1_1
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_1_mux0000(0)427
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_1_0
    -------------------------------------------------  ---------------------------
    Total                                     19.625ns (2.394ns logic, 17.231ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Slack:                  0.116ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.idx_b_0 (FF)
  Destination:          cpus[0].u0/cpu_0/exeUnit/data_to_MEM_1_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.625ns (Levels of Logic = 18)
  Clock Path Skew:      -0.009ns (1.572 - 1.581)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.idx_b_0 to cpus[0].u0/cpu_0/exeUnit/data_to_MEM_1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y23.AQ      Tcko                  0.471   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.idx_b_3
                                                       cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.idx_b_0
    SLICE_X29Y22.B1      net (fanout=2)        1.289   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.idx_b_0
    SLICE_X29Y22.B       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/wb_d_id_out_2_23
                                                       cpus[0].u0/cpu_0/exeUnit/operands_b_0_and0000_SW0
    SLICE_X29Y22.A5      net (fanout=1)        0.224   cpus[0].u0/cpu_0/exeUnit/N370
    SLICE_X29Y22.A       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/wb_d_id_out_2_23
                                                       cpus[0].u0/cpu_0/exeUnit/operands_b_0_and0000
    SLICE_X3Y23.C1       net (fanout=196)      2.474   cpus[0].u0/cpu_0/exeUnit/operands_b_0_and0000
    SLICE_X3Y23.C        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal_1_and0003
                                                       cpus[0].u0/cpu_0/exeUnit/operands_b_1_mux0000(31)1
    SLICE_X1Y22.C4       net (fanout=5)        0.520   cpus[0].u0/cpu_0/exeUnit/operands_b(1)(31)
    SLICE_X1Y22.C        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/N217
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_1_and00021
    SLICE_X1Y20.D3       net (fanout=5)        0.607   cpus[0].u0/cpu_0/exeUnit/B_internal_1_and0002
    SLICE_X1Y20.D        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/N229
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_1_mux0001(0)31
    SLICE_X6Y30.B1       net (fanout=34)       2.298   cpus[0].u0/cpu_0/exeUnit/N229
    SLICE_X6Y30.B        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal(1)(29)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_1_mux0001(29)1
    SLICE_X0Y26.A2       net (fanout=4)        1.127   cpus[0].u0/cpu_0/exeUnit/B_internal(1)(29)
    SLICE_X0Y26.A        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/N103
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(0)978_SW0
    SLICE_X3Y23.A1       net (fanout=1)        1.010   N1417
    SLICE_X3Y23.A        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal_1_and0003
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(0)978
    SLICE_X0Y19.D4       net (fanout=88)       0.912   cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(0)_bdd28
    SLICE_X0Y19.D        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(0)_bdd21
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(0)191
    SLICE_X1Y19.B1       net (fanout=4)        0.736   cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(0)_bdd21
    SLICE_X1Y19.B        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/Q_internal(1)(6)
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(0)51
    SLICE_X4Y18.D5       net (fanout=2)        0.553   cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(0)_bdd17
    SLICE_X4Y18.D        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(10)_bdd48
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(10)231
    SLICE_X1Y26.A1       net (fanout=4)        1.263   cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(10)_bdd48
    SLICE_X1Y26.A        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(15)_bdd6
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(18)21
    SLICE_X5Y26.D3       net (fanout=2)        0.968   cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(18)_bdd5
    SLICE_X5Y26.D        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(18)37
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(18)37
    SLICE_X1Y32.D1       net (fanout=2)        1.063   cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(18)37
    SLICE_X1Y32.CMUX     Topdc                 0.389   cpus[0].u0/cpu_0/exeUnit/S_internal_1(0)
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(18)130_F
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(18)130
    SLICE_X7Y20.B2       net (fanout=2)        1.330   cpus[0].u0/cpu_0/exeUnit/Q_internal(1)(18)
    SLICE_X7Y20.B        Tilo                  0.094   N1505
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_1_mux0000(0)95
    SLICE_X6Y19.A3       net (fanout=1)        0.589   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_1_mux0000(0)95
    SLICE_X6Y19.A        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_1_mux0000(0)15
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_1_mux0000(0)300
    SLICE_X7Y19.A6       net (fanout=1)        0.136   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_1_mux0000(0)300
    SLICE_X7Y19.A        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_1_1
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_1_mux0000(0)387
    SLICE_X7Y19.B6       net (fanout=1)        0.135   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_1_mux0000(0)387
    SLICE_X7Y19.CLK      Tas                   0.027   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_1_1
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_1_mux0000(0)427
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_1_0
    -------------------------------------------------  ---------------------------
    Total                                     19.625ns (2.391ns logic, 17.234ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Slack:                  0.119ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.idx_a_2 (FF)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.696ns (Levels of Logic = 8)
  Clock Path Skew:      0.065ns (0.728 - 0.663)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm falling at 10.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.idx_a_2 to cpus[0].u0/cpu_0/cache/Mram_inst_cache
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X25Y24.CQ        Tcko                  0.450   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.idx_a_3
                                                         cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.idx_a_2
    SLICE_X23Y24.C2        net (fanout=2)        0.920   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.idx_a_2
    SLICE_X23Y24.C         Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.idx_d_4
                                                         cpus[0].u0/cpu_0/exeUnit/operands_a_0_and0000_SW0
    SLICE_X23Y26.C5        net (fanout=1)        0.376   cpus[0].u0/cpu_0/exeUnit/N374
    SLICE_X23Y26.C         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/data_valid_flag_for_WB
                                                         cpus[0].u0/cpu_0/exeUnit/operands_a_0_and0000
    SLICE_X21Y11.A5        net (fanout=167)      2.042   cpus[0].u0/cpu_0/exeUnit/operands_a_0_and0000
    SLICE_X21Y11.A         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal(3)(4)
                                                         cpus[0].u0/cpu_0/exeUnit/operands_a_3_mux0000(4)1
    SLICE_X25Y19.D2        net (fanout=19)       1.595   cpus[0].u0/cpu_0/exeUnit/operands_a(3)(4)
    SLICE_X25Y19.D         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/mux0003_cmp_eq0000240
                                                         cpus[0].u0/cpu_0/exeUnit/mux0003_cmp_eq0000240
    SLICE_X25Y19.C6        net (fanout=1)        0.139   cpus[0].u0/cpu_0/exeUnit/mux0003_cmp_eq0000240
    SLICE_X25Y19.C         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/mux0003_cmp_eq0000240
                                                         cpus[0].u0/cpu_0/exeUnit/mux0003_cmp_eq0000262
    SLICE_X26Y25.D5        net (fanout=2)        0.591   cpus[0].u0/cpu_0/exeUnit/mux0003_cmp_eq0000
    SLICE_X26Y25.D         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_and000210
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_and000210
    SLICE_X27Y37.B6        net (fanout=1)        0.858   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_and000210
    SLICE_X27Y37.B         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_11
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_and000229
    SLICE_X26Y37.A1        net (fanout=61)       0.973   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_and000229
    SLICE_X26Y37.A         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_9
                                                         cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(6)1
    RAMB36_X1Y7.ADDRAL10   net (fanout=15)       0.653   cpus[0].u0/cpu_0/IF_to_cache_adr(6)
    RAMB36_X1Y7.CLKARDCLKL Trcck_ADDR            0.347   cpus[0].u0/cpu_0/cache/Mram_inst_cache
                                                         cpus[0].u0/cpu_0/cache/Mram_inst_cache
    ---------------------------------------------------  ---------------------------
    Total                                        9.696ns (1.549ns logic, 8.147ns route)
                                                         (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack:                  0.131ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file_3_ren (RAM)
  Destination:          cpus[0].u0/cpu_0/exeUnit/data_to_MEM_3_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.432ns (Levels of Logic = 19)
  Clock Path Skew:      -0.187ns (0.590 - 0.777)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file_3_ren to cpus[0].u0/cpu_0/exeUnit/data_to_MEM_3_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y1.DOADOL13 Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file_3_ren
                                                       cpus[0].u0/cpu_0/idunit/Mram_reg_file_3_ren
    SLICE_X12Y5.C1       net (fanout=1)        1.362   cpus[0].u0/cpu_0/idunit/operand_b_temp_reg(3)(13)
    SLICE_X12Y5.C        Tilo                  0.094   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_b(3)(13)
                                                       cpus[0].u0/cpu_0/idunit/operands_to_EXE_b_3_mux0000(13)1
    SLICE_X20Y6.A4       net (fanout=1)        0.875   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_b(3)(13)
    SLICE_X20Y6.A        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/operands_b(3)(13)
                                                       cpus[0].u0/cpu_0/exeUnit/operands_b_3_mux0000(13)1
    SLICE_X22Y7.B1       net (fanout=4)        1.183   cpus[0].u0/cpu_0/exeUnit/operands_b(3)(13)
    SLICE_X22Y7.COUT     Topcyb                0.501   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(15)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_3_mux0000(13)1
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(15)
    SLICE_X22Y8.CIN      net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(15)
    SLICE_X22Y8.COUT     Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(19)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(19)
    SLICE_X22Y9.CIN      net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(19)
    SLICE_X22Y9.COUT     Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(23)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(23)
    SLICE_X22Y10.CIN     net (fanout=1)        0.010   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(23)
    SLICE_X22Y10.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(27)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(27)
    SLICE_X22Y11.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(27)
    SLICE_X22Y11.BMUX    Tcinb                 0.335   cpus[0].u0/cpu_0/exeUnit/B_internal_3_share0000(31)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_xor(31)
    SLICE_X18Y7.B1       net (fanout=1)        1.439   cpus[0].u0/cpu_0/exeUnit/B_internal_3_share0000(29)
    SLICE_X18Y7.B        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal(3)(29)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_3_mux0001(29)1
    SLICE_X19Y5.C3       net (fanout=4)        0.599   cpus[0].u0/cpu_0/exeUnit/B_internal(3)(29)
    SLICE_X19Y5.C        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal(3)(26)
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(0)2271
    SLICE_X18Y4.C1       net (fanout=1)        1.009   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(0)2271
    SLICE_X18Y4.C        Tilo                  0.094   N1755
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(0)22207
    SLICE_X23Y11.C1      net (fanout=50)       1.463   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(0)_bdd55
    SLICE_X23Y11.C       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(17)_bdd24
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(0)321
    SLICE_X21Y16.C4      net (fanout=25)       0.787   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(0)_bdd74
    SLICE_X21Y16.CMUX    Tilo                  0.392   cpus[0].u0/cpu_0/exeUnit/operands_a(3)(15)
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(19)81
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(19)8_f7
    SLICE_X21Y3.A2       net (fanout=2)        1.314   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(19)_bdd16
    SLICE_X21Y3.A        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(26)_bdd0
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(20)71
    SLICE_X24Y5.C2       net (fanout=2)        0.937   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(20)_bdd14
    SLICE_X24Y5.C        Tilo                  0.094   N1723
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(28)4121
    SLICE_X19Y7.C2       net (fanout=1)        0.955   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(28)_bdd1
    SLICE_X19Y7.CMUX     Tilo                  0.392   cpus[0].u0/cpu_0/exeUnit/B_internal(3)(28)
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(28)_G
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(28)
    SLICE_X18Y6.A2       net (fanout=2)        0.788   cpus[0].u0/cpu_0/exeUnit/Q_internal(3)(28)
    SLICE_X18Y6.A        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(13)_bdd13
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_3_mux0000(0)188
    SLICE_X20Y8.A4       net (fanout=1)        0.686   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_3_mux0000(0)188
    SLICE_X20Y8.A        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/operands_b(3)(1)
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_3_mux0000(0)300
    SLICE_X23Y9.A3       net (fanout=1)        0.717   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_3_mux0000(0)300
    SLICE_X23Y9.A        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_3_1
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_3_mux0000(0)392
    SLICE_X23Y9.B6       net (fanout=1)        0.135   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_3_mux0000(0)392
    SLICE_X23Y9.CLK      Tas                   0.027   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_3_1
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_3_mux0000(0)432
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_3_0
    -------------------------------------------------  ---------------------------
    Total                                     19.432ns (5.173ns logic, 14.259ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack:                  0.132ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file_3_ren (RAM)
  Destination:          cpus[0].u0/cpu_0/exeUnit/data_to_MEM_3_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.431ns (Levels of Logic = 19)
  Clock Path Skew:      -0.187ns (0.590 - 0.777)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file_3_ren to cpus[0].u0/cpu_0/exeUnit/data_to_MEM_3_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y1.DOADOL13 Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file_3_ren
                                                       cpus[0].u0/cpu_0/idunit/Mram_reg_file_3_ren
    SLICE_X12Y5.C1       net (fanout=1)        1.362   cpus[0].u0/cpu_0/idunit/operand_b_temp_reg(3)(13)
    SLICE_X12Y5.C        Tilo                  0.094   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_b(3)(13)
                                                       cpus[0].u0/cpu_0/idunit/operands_to_EXE_b_3_mux0000(13)1
    SLICE_X20Y6.A4       net (fanout=1)        0.875   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_b(3)(13)
    SLICE_X20Y6.A        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/operands_b(3)(13)
                                                       cpus[0].u0/cpu_0/exeUnit/operands_b_3_mux0000(13)1
    SLICE_X22Y7.B1       net (fanout=4)        1.183   cpus[0].u0/cpu_0/exeUnit/operands_b(3)(13)
    SLICE_X22Y7.COUT     Topcyb                0.501   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(15)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_3_mux0000(13)1
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(15)
    SLICE_X22Y8.CIN      net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(15)
    SLICE_X22Y8.COUT     Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(19)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(19)
    SLICE_X22Y9.CIN      net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(19)
    SLICE_X22Y9.COUT     Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(23)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(23)
    SLICE_X22Y10.CIN     net (fanout=1)        0.010   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(23)
    SLICE_X22Y10.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(27)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(27)
    SLICE_X22Y11.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(27)
    SLICE_X22Y11.BMUX    Tcinb                 0.335   cpus[0].u0/cpu_0/exeUnit/B_internal_3_share0000(31)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_xor(31)
    SLICE_X18Y7.B1       net (fanout=1)        1.439   cpus[0].u0/cpu_0/exeUnit/B_internal_3_share0000(29)
    SLICE_X18Y7.B        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal(3)(29)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_3_mux0001(29)1
    SLICE_X19Y5.C3       net (fanout=4)        0.599   cpus[0].u0/cpu_0/exeUnit/B_internal(3)(29)
    SLICE_X19Y5.C        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal(3)(26)
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(0)2271
    SLICE_X18Y4.C1       net (fanout=1)        1.009   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(0)2271
    SLICE_X18Y4.C        Tilo                  0.094   N1755
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(0)22207
    SLICE_X23Y11.C1      net (fanout=50)       1.463   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(0)_bdd55
    SLICE_X23Y11.C       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(17)_bdd24
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(0)321
    SLICE_X21Y16.D4      net (fanout=25)       0.789   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(0)_bdd74
    SLICE_X21Y16.CMUX    Topdc                 0.389   cpus[0].u0/cpu_0/exeUnit/operands_a(3)(15)
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(19)82
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(19)8_f7
    SLICE_X21Y3.A2       net (fanout=2)        1.314   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(19)_bdd16
    SLICE_X21Y3.A        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(26)_bdd0
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(20)71
    SLICE_X24Y5.C2       net (fanout=2)        0.937   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(20)_bdd14
    SLICE_X24Y5.C        Tilo                  0.094   N1723
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(28)4121
    SLICE_X19Y7.C2       net (fanout=1)        0.955   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(28)_bdd1
    SLICE_X19Y7.CMUX     Tilo                  0.392   cpus[0].u0/cpu_0/exeUnit/B_internal(3)(28)
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(28)_G
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(28)
    SLICE_X18Y6.A2       net (fanout=2)        0.788   cpus[0].u0/cpu_0/exeUnit/Q_internal(3)(28)
    SLICE_X18Y6.A        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(13)_bdd13
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_3_mux0000(0)188
    SLICE_X20Y8.A4       net (fanout=1)        0.686   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_3_mux0000(0)188
    SLICE_X20Y8.A        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/operands_b(3)(1)
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_3_mux0000(0)300
    SLICE_X23Y9.A3       net (fanout=1)        0.717   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_3_mux0000(0)300
    SLICE_X23Y9.A        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_3_1
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_3_mux0000(0)392
    SLICE_X23Y9.B6       net (fanout=1)        0.135   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_3_mux0000(0)392
    SLICE_X23Y9.CLK      Tas                   0.027   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_3_1
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_3_mux0000(0)432
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_3_0
    -------------------------------------------------  ---------------------------
    Total                                     19.431ns (5.170ns logic, 14.261ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack:                  0.134ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.idx_a_2 (FF)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.681ns (Levels of Logic = 8)
  Clock Path Skew:      0.065ns (0.728 - 0.663)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm falling at 10.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.idx_a_2 to cpus[0].u0/cpu_0/cache/Mram_inst_cache
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X25Y24.CQ        Tcko                  0.450   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.idx_a_3
                                                         cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.idx_a_2
    SLICE_X23Y24.C2        net (fanout=2)        0.920   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.idx_a_2
    SLICE_X23Y24.C         Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.idx_d_4
                                                         cpus[0].u0/cpu_0/exeUnit/operands_a_0_and0000_SW0
    SLICE_X23Y26.C5        net (fanout=1)        0.376   cpus[0].u0/cpu_0/exeUnit/N374
    SLICE_X23Y26.C         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/data_valid_flag_for_WB
                                                         cpus[0].u0/cpu_0/exeUnit/operands_a_0_and0000
    SLICE_X20Y10.B6        net (fanout=167)      2.003   cpus[0].u0/cpu_0/exeUnit/operands_a_0_and0000
    SLICE_X20Y10.B         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/operands_a(3)(21)
                                                         cpus[0].u0/cpu_0/exeUnit/operands_a_3_mux0000(21)1
    SLICE_X25Y18.B5        net (fanout=21)       1.187   cpus[0].u0/cpu_0/exeUnit/operands_a(3)(21)
    SLICE_X25Y18.B         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_3_mux0000(31)50
                                                         cpus[0].u0/cpu_0/exeUnit/mux0003_cmp_eq0000164
    SLICE_X25Y19.C3        net (fanout=1)        0.571   cpus[0].u0/cpu_0/exeUnit/mux0003_cmp_eq0000164
    SLICE_X25Y19.C         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/mux0003_cmp_eq0000240
                                                         cpus[0].u0/cpu_0/exeUnit/mux0003_cmp_eq0000262
    SLICE_X26Y25.D5        net (fanout=2)        0.591   cpus[0].u0/cpu_0/exeUnit/mux0003_cmp_eq0000
    SLICE_X26Y25.D         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_and000210
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_and000210
    SLICE_X27Y37.B6        net (fanout=1)        0.858   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_and000210
    SLICE_X27Y37.B         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_11
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_and000229
    SLICE_X26Y37.A1        net (fanout=61)       0.973   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_and000229
    SLICE_X26Y37.A         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_9
                                                         cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(6)1
    RAMB36_X1Y7.ADDRAL10   net (fanout=15)       0.653   cpus[0].u0/cpu_0/IF_to_cache_adr(6)
    RAMB36_X1Y7.CLKARDCLKL Trcck_ADDR            0.347   cpus[0].u0/cpu_0/cache/Mram_inst_cache
                                                         cpus[0].u0/cpu_0/cache/Mram_inst_cache
    ---------------------------------------------------  ---------------------------
    Total                                        9.681ns (1.549ns logic, 8.132ns route)
                                                         (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack:                  0.145ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file_3_ren (RAM)
  Destination:          cpus[0].u0/cpu_0/exeUnit/data_to_MEM_3_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.418ns (Levels of Logic = 19)
  Clock Path Skew:      -0.187ns (0.590 - 0.777)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file_3_ren to cpus[0].u0/cpu_0/exeUnit/data_to_MEM_3_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y1.DOADOL13 Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file_3_ren
                                                       cpus[0].u0/cpu_0/idunit/Mram_reg_file_3_ren
    SLICE_X12Y5.C1       net (fanout=1)        1.362   cpus[0].u0/cpu_0/idunit/operand_b_temp_reg(3)(13)
    SLICE_X12Y5.C        Tilo                  0.094   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_b(3)(13)
                                                       cpus[0].u0/cpu_0/idunit/operands_to_EXE_b_3_mux0000(13)1
    SLICE_X20Y6.A4       net (fanout=1)        0.875   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_b(3)(13)
    SLICE_X20Y6.A        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/operands_b(3)(13)
                                                       cpus[0].u0/cpu_0/exeUnit/operands_b_3_mux0000(13)1
    SLICE_X22Y7.B1       net (fanout=4)        1.183   cpus[0].u0/cpu_0/exeUnit/operands_b(3)(13)
    SLICE_X22Y7.COUT     Topcyb                0.501   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(15)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_3_mux0000(13)1
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(15)
    SLICE_X22Y8.CIN      net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(15)
    SLICE_X22Y8.COUT     Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(19)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(19)
    SLICE_X22Y9.CIN      net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(19)
    SLICE_X22Y9.COUT     Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(23)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(23)
    SLICE_X22Y10.CIN     net (fanout=1)        0.010   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(23)
    SLICE_X22Y10.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(27)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(27)
    SLICE_X22Y11.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(27)
    SLICE_X22Y11.BMUX    Tcinb                 0.335   cpus[0].u0/cpu_0/exeUnit/B_internal_3_share0000(31)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_xor(31)
    SLICE_X18Y7.B1       net (fanout=1)        1.439   cpus[0].u0/cpu_0/exeUnit/B_internal_3_share0000(29)
    SLICE_X18Y7.B        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal(3)(29)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_3_mux0001(29)1
    SLICE_X19Y5.C3       net (fanout=4)        0.599   cpus[0].u0/cpu_0/exeUnit/B_internal(3)(29)
    SLICE_X19Y5.C        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal(3)(26)
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(0)2271
    SLICE_X18Y4.C1       net (fanout=1)        1.009   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(0)2271
    SLICE_X18Y4.C        Tilo                  0.094   N1755
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(0)22207
    SLICE_X24Y16.A4      net (fanout=50)       1.434   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(0)_bdd55
    SLICE_X24Y16.A       Tilo                  0.094   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(3)(2)
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(0)411
    SLICE_X18Y3.A3       net (fanout=4)        1.738   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(0)_bdd88
    SLICE_X18Y3.A        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(25)_bdd0
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(13)81
    SLICE_X18Y6.D2       net (fanout=4)        0.968   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(13)_bdd18
    SLICE_X18Y6.CMUX     Topdc                 0.389   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(13)_bdd13
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(13)2_F
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(13)2
    SLICE_X20Y10.A3      net (fanout=2)        0.927   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(13)_bdd5
    SLICE_X20Y10.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/operands_a(3)(21)
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(21)12
    SLICE_X20Y10.C5      net (fanout=1)        0.373   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(21)12
    SLICE_X20Y10.CMUX    Tilo                  0.376   cpus[0].u0/cpu_0/exeUnit/operands_a(3)(21)
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(21)131_G
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(21)131
    SLICE_X20Y7.C4       net (fanout=2)        0.546   cpus[0].u0/cpu_0/exeUnit/Q_internal(3)(21)
    SLICE_X20Y7.C        Tilo                  0.094   N1349
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_3_mux0000(0)267
    SLICE_X20Y8.A2       net (fanout=1)        0.949   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_3_mux0000(0)267
    SLICE_X20Y8.A        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/operands_b(3)(1)
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_3_mux0000(0)300
    SLICE_X23Y9.A3       net (fanout=1)        0.717   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_3_mux0000(0)300
    SLICE_X23Y9.A        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_3_1
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_3_mux0000(0)392
    SLICE_X23Y9.B6       net (fanout=1)        0.135   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_3_mux0000(0)392
    SLICE_X23Y9.CLK      Tas                   0.027   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_3_1
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_3_mux0000(0)432
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_3_0
    -------------------------------------------------  ---------------------------
    Total                                     19.418ns (5.154ns logic, 14.264ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack:                  0.152ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.idx_b_0 (FF)
  Destination:          cpus[0].u0/cpu_0/exeUnit/data_to_MEM_1_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.589ns (Levels of Logic = 18)
  Clock Path Skew:      -0.009ns (1.572 - 1.581)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.idx_b_0 to cpus[0].u0/cpu_0/exeUnit/data_to_MEM_1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y23.AQ      Tcko                  0.471   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.idx_b_3
                                                       cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.idx_b_0
    SLICE_X29Y22.B1      net (fanout=2)        1.289   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.idx_b_0
    SLICE_X29Y22.B       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/wb_d_id_out_2_23
                                                       cpus[0].u0/cpu_0/exeUnit/operands_b_0_and0000_SW0
    SLICE_X29Y22.A5      net (fanout=1)        0.224   cpus[0].u0/cpu_0/exeUnit/N370
    SLICE_X29Y22.A       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/wb_d_id_out_2_23
                                                       cpus[0].u0/cpu_0/exeUnit/operands_b_0_and0000
    SLICE_X3Y23.C1       net (fanout=196)      2.474   cpus[0].u0/cpu_0/exeUnit/operands_b_0_and0000
    SLICE_X3Y23.C        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal_1_and0003
                                                       cpus[0].u0/cpu_0/exeUnit/operands_b_1_mux0000(31)1
    SLICE_X3Y23.D5       net (fanout=5)        0.245   cpus[0].u0/cpu_0/exeUnit/operands_b(1)(31)
    SLICE_X3Y23.D        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal_1_and0003
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_1_and00031
    SLICE_X1Y20.D4       net (fanout=5)        0.846   cpus[0].u0/cpu_0/exeUnit/B_internal_1_and0003
    SLICE_X1Y20.D        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/N229
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_1_mux0001(0)31
    SLICE_X6Y30.B1       net (fanout=34)       2.298   cpus[0].u0/cpu_0/exeUnit/N229
    SLICE_X6Y30.B        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal(1)(29)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_1_mux0001(29)1
    SLICE_X0Y26.A2       net (fanout=4)        1.127   cpus[0].u0/cpu_0/exeUnit/B_internal(1)(29)
    SLICE_X0Y26.A        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/N103
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(0)978_SW0
    SLICE_X3Y23.A1       net (fanout=1)        1.010   N1417
    SLICE_X3Y23.A        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal_1_and0003
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(0)978
    SLICE_X0Y19.D4       net (fanout=88)       0.912   cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(0)_bdd28
    SLICE_X0Y19.D        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(0)_bdd21
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(0)191
    SLICE_X1Y19.B1       net (fanout=4)        0.736   cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(0)_bdd21
    SLICE_X1Y19.B        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/Q_internal(1)(6)
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(0)51
    SLICE_X4Y18.D5       net (fanout=2)        0.553   cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(0)_bdd17
    SLICE_X4Y18.D        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(10)_bdd48
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(10)231
    SLICE_X1Y26.A1       net (fanout=4)        1.263   cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(10)_bdd48
    SLICE_X1Y26.A        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(15)_bdd6
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(18)21
    SLICE_X5Y26.D3       net (fanout=2)        0.968   cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(18)_bdd5
    SLICE_X5Y26.D        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(18)37
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(18)37
    SLICE_X1Y32.D1       net (fanout=2)        1.063   cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(18)37
    SLICE_X1Y32.CMUX     Topdc                 0.389   cpus[0].u0/cpu_0/exeUnit/S_internal_1(0)
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(18)130_F
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(18)130
    SLICE_X7Y20.B2       net (fanout=2)        1.330   cpus[0].u0/cpu_0/exeUnit/Q_internal(1)(18)
    SLICE_X7Y20.B        Tilo                  0.094   N1505
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_1_mux0000(0)95
    SLICE_X6Y19.A3       net (fanout=1)        0.589   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_1_mux0000(0)95
    SLICE_X6Y19.A        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_1_mux0000(0)15
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_1_mux0000(0)300
    SLICE_X7Y19.A6       net (fanout=1)        0.136   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_1_mux0000(0)300
    SLICE_X7Y19.A        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_1_1
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_1_mux0000(0)387
    SLICE_X7Y19.B6       net (fanout=1)        0.135   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_1_mux0000(0)387
    SLICE_X7Y19.CLK      Tas                   0.027   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_1_1
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_1_mux0000(0)427
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_1_0
    -------------------------------------------------  ---------------------------
    Total                                     19.589ns (2.391ns logic, 17.198ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Slack:                  0.152ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.idx_b_0 (FF)
  Destination:          cpus[0].u0/cpu_0/exeUnit/data_to_MEM_1_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.589ns (Levels of Logic = 18)
  Clock Path Skew:      -0.009ns (1.572 - 1.581)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.idx_b_0 to cpus[0].u0/cpu_0/exeUnit/data_to_MEM_1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y23.AQ      Tcko                  0.471   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.idx_b_3
                                                       cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.idx_b_0
    SLICE_X29Y22.B1      net (fanout=2)        1.289   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.idx_b_0
    SLICE_X29Y22.B       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/wb_d_id_out_2_23
                                                       cpus[0].u0/cpu_0/exeUnit/operands_b_0_and0000_SW0
    SLICE_X29Y22.A5      net (fanout=1)        0.224   cpus[0].u0/cpu_0/exeUnit/N370
    SLICE_X29Y22.A       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/wb_d_id_out_2_23
                                                       cpus[0].u0/cpu_0/exeUnit/operands_b_0_and0000
    SLICE_X3Y23.C1       net (fanout=196)      2.474   cpus[0].u0/cpu_0/exeUnit/operands_b_0_and0000
    SLICE_X3Y23.C        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal_1_and0003
                                                       cpus[0].u0/cpu_0/exeUnit/operands_b_1_mux0000(31)1
    SLICE_X3Y23.D5       net (fanout=5)        0.245   cpus[0].u0/cpu_0/exeUnit/operands_b(1)(31)
    SLICE_X3Y23.D        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal_1_and0003
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_1_and00031
    SLICE_X1Y20.D4       net (fanout=5)        0.846   cpus[0].u0/cpu_0/exeUnit/B_internal_1_and0003
    SLICE_X1Y20.D        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/N229
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_1_mux0001(0)31
    SLICE_X6Y30.B1       net (fanout=34)       2.298   cpus[0].u0/cpu_0/exeUnit/N229
    SLICE_X6Y30.B        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal(1)(29)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_1_mux0001(29)1
    SLICE_X0Y26.A2       net (fanout=4)        1.127   cpus[0].u0/cpu_0/exeUnit/B_internal(1)(29)
    SLICE_X0Y26.A        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/N103
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(0)978_SW0
    SLICE_X3Y23.A1       net (fanout=1)        1.010   N1417
    SLICE_X3Y23.A        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal_1_and0003
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(0)978
    SLICE_X0Y19.D4       net (fanout=88)       0.912   cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(0)_bdd28
    SLICE_X0Y19.D        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(0)_bdd21
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(0)191
    SLICE_X1Y19.B1       net (fanout=4)        0.736   cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(0)_bdd21
    SLICE_X1Y19.B        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/Q_internal(1)(6)
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(0)51
    SLICE_X4Y18.D5       net (fanout=2)        0.553   cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(0)_bdd17
    SLICE_X4Y18.D        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(10)_bdd48
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(10)231
    SLICE_X1Y26.A1       net (fanout=4)        1.263   cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(10)_bdd48
    SLICE_X1Y26.A        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(15)_bdd6
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(18)21
    SLICE_X5Y26.D3       net (fanout=2)        0.968   cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(18)_bdd5
    SLICE_X5Y26.D        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(18)37
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(18)37
    SLICE_X1Y32.C1       net (fanout=2)        1.060   cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(18)37
    SLICE_X1Y32.CMUX     Tilo                  0.392   cpus[0].u0/cpu_0/exeUnit/S_internal_1(0)
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(18)130_G
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_1/Q(18)130
    SLICE_X7Y20.B2       net (fanout=2)        1.330   cpus[0].u0/cpu_0/exeUnit/Q_internal(1)(18)
    SLICE_X7Y20.B        Tilo                  0.094   N1505
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_1_mux0000(0)95
    SLICE_X6Y19.A3       net (fanout=1)        0.589   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_1_mux0000(0)95
    SLICE_X6Y19.A        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_1_mux0000(0)15
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_1_mux0000(0)300
    SLICE_X7Y19.A6       net (fanout=1)        0.136   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_1_mux0000(0)300
    SLICE_X7Y19.A        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_1_1
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_1_mux0000(0)387
    SLICE_X7Y19.B6       net (fanout=1)        0.135   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_1_mux0000(0)387
    SLICE_X7Y19.CLK      Tas                   0.027   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_1_1
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_1_mux0000(0)427
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_1_0
    -------------------------------------------------  ---------------------------
    Total                                     19.589ns (2.394ns logic, 17.195ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Slack:                  0.164ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file_0_ren (RAM)
  Destination:          cpus[0].u0/cpu_0/exeUnit/data_to_MEM_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.406ns (Levels of Logic = 23)
  Clock Path Skew:      -0.180ns (0.656 - 0.836)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file_0_ren to cpus[0].u0/cpu_0/exeUnit/data_to_MEM_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y6.DOADOL1  Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file_0_ren
                                                       cpus[0].u0/cpu_0/idunit/Mram_reg_file_0_ren
    SLICE_X10Y37.A1      net (fanout=1)        1.411   cpus[0].u0/cpu_0/idunit/operand_b_temp_reg(0)(1)
    SLICE_X10Y37.A       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/wb_d_id_out_0_7
                                                       cpus[0].u0/cpu_0/idunit/operands_to_EXE_b_0_mux0000(1)1
    SLICE_X14Y35.D4      net (fanout=1)        0.692   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_b(0)(1)
    SLICE_X14Y35.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_0_1
                                                       cpus[0].u0/cpu_0/exeUnit/operands_b_0_mux0000(1)1
    SLICE_X17Y38.B3      net (fanout=4)        0.756   cpus[0].u0/cpu_0/exeUnit/operands_b(0)(1)
    SLICE_X17Y38.COUT    Topcyb                0.501   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_0_share0000_cy(3)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_0_mux0000(1)1
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_0_share0000_cy(3)
    SLICE_X17Y39.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_0_share0000_cy(3)
    SLICE_X17Y39.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_0_share0000_cy(7)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_0_share0000_cy(7)
    SLICE_X17Y40.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_0_share0000_cy(7)
    SLICE_X17Y40.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_0_share0000_cy(11)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_0_share0000_cy(11)
    SLICE_X17Y41.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_0_share0000_cy(11)
    SLICE_X17Y41.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_0_share0000_cy(15)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_0_share0000_cy(15)
    SLICE_X17Y42.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_0_share0000_cy(15)
    SLICE_X17Y42.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_0_share0000_cy(19)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_0_share0000_cy(19)
    SLICE_X17Y43.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_0_share0000_cy(19)
    SLICE_X17Y43.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_0_share0000_cy(23)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_0_share0000_cy(23)
    SLICE_X17Y44.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_0_share0000_cy(23)
    SLICE_X17Y44.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_0_share0000_cy(27)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_0_share0000_cy(27)
    SLICE_X17Y45.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_0_share0000_cy(27)
    SLICE_X17Y45.DMUX    Tcind                 0.402   cpus[0].u0/cpu_0/exeUnit/B_internal_0_share0000(31)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_0_share0000_xor(31)
    SLICE_X8Y47.B2       net (fanout=1)        1.248   cpus[0].u0/cpu_0/exeUnit/B_internal_0_share0000(31)
    SLICE_X8Y47.B        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/adr_to_MEM_temp(31)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_0_mux0001(31)1
    SLICE_X13Y48.B1      net (fanout=4)        1.142   cpus[0].u0/cpu_0/exeUnit/B_internal(0)(31)
    SLICE_X13Y48.B       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_0/Q(0)929
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_0/Q(0)22207_SW0
    SLICE_X13Y48.A1      net (fanout=1)        0.986   N1761
    SLICE_X13Y48.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_0/Q(0)929
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_0/Q(0)22207
    SLICE_X15Y51.D6      net (fanout=50)       0.577   cpus[0].u0/cpu_0/exeUnit/ALU_unit_0/Q(0)_bdd55
    SLICE_X15Y51.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_0/Q(0)_bdd21
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_0/Q(0)191
    SLICE_X21Y50.A1      net (fanout=4)        1.324   cpus[0].u0/cpu_0/exeUnit/ALU_unit_0/Q(0)_bdd21
    SLICE_X21Y50.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_0_mux0000(0)152
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_0/Q(14)81
    SLICE_X17Y52.B3      net (fanout=4)        0.903   cpus[0].u0/cpu_0/exeUnit/ALU_unit_0/Q(14)_bdd18
    SLICE_X17Y52.AMUX    Topba                 0.371   cpus[0].u0/cpu_0/exeUnit/ALU_unit_0/Q(15)_bdd11
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_0/Q(15)2_F
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_0/Q(15)2
    SLICE_X19Y49.B5      net (fanout=2)        0.530   cpus[0].u0/cpu_0/exeUnit/ALU_unit_0/Q(15)_bdd5
    SLICE_X19Y49.B       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/adr_to_MEM_temp(23)
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_0/Q(23)37
    SLICE_X19Y49.C3      net (fanout=2)        0.432   cpus[0].u0/cpu_0/exeUnit/ALU_unit_0/Q(23)37
    SLICE_X19Y49.CMUX    Tilo                  0.392   cpus[0].u0/cpu_0/exeUnit/adr_to_MEM_temp(23)
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_0/Q(23)130_G
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_0/Q(23)130
    SLICE_X22Y47.B1      net (fanout=2)        1.050   cpus[0].u0/cpu_0/exeUnit/Q_internal(0)(23)
    SLICE_X22Y47.B       Tilo                  0.094   N1347
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_0_mux0000(0)264_SW0
    SLICE_X22Y47.A5      net (fanout=1)        0.245   N1347
    SLICE_X22Y47.A       Tilo                  0.094   N1347
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_0_mux0000(0)267
    SLICE_X17Y47.A1      net (fanout=1)        1.016   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_0_mux0000(0)267
    SLICE_X17Y47.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_0/Q(11)_bdd40
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_0_mux0000(0)300
    SLICE_X14Y35.A2      net (fanout=1)        1.315   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_0_mux0000(0)300
    SLICE_X14Y35.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_0_1
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_0_mux0000(0)385
    SLICE_X14Y35.B6      net (fanout=1)        0.154   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_0_mux0000(0)385
    SLICE_X14Y35.CLK     Tas                   0.027   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_0_1
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_0_mux0000(0)427
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_0_0
    -------------------------------------------------  ---------------------------
    Total                                     19.406ns (5.625ns logic, 13.781ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack:                  0.165ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/memUnit/MEM_to_WB.idx_d_1 (FF)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.641ns (Levels of Logic = 7)
  Clock Path Skew:      0.056ns (0.728 - 0.672)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm falling at 10.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/memUnit/MEM_to_WB.idx_d_1 to cpus[0].u0/cpu_0/cache/Mram_inst_cache
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X23Y23.BQ        Tcko                  0.450   cpus[0].u0/cpu_0/memUnit/MEM_to_WB.idx_d_3
                                                         cpus[0].u0/cpu_0/memUnit/MEM_to_WB.idx_d_1
    SLICE_X22Y23.B2        net (fanout=13)       0.984   cpus[0].u0/cpu_0/memUnit/MEM_to_WB.idx_d_1
    SLICE_X22Y23.B         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_1_mux0000(2)81
                                                         cpus[0].u0/cpu_0/exeUnit/operands_a_0_and0001_SW0
    SLICE_X22Y23.A5        net (fanout=1)        0.245   cpus[0].u0/cpu_0/exeUnit/N372
    SLICE_X22Y23.A         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_1_mux0000(2)81
                                                         cpus[0].u0/cpu_0/exeUnit/operands_a_0_and0001
    SLICE_X18Y36.A1        net (fanout=167)      2.663   cpus[0].u0/cpu_0/exeUnit/operands_a_0_and0001
    SLICE_X18Y36.A         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/operands_b(0)(5)
                                                         cpus[0].u0/cpu_0/exeUnit/operands_a_0_mux0000(10)1
    SLICE_X17Y34.B1        net (fanout=19)       1.053   cpus[0].u0/cpu_0/exeUnit/operands_a(0)(10)
    SLICE_X17Y34.B         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/operands_a(0)(28)
                                                         cpus[0].u0/cpu_0/exeUnit/mux0000_cmp_eq000071
    SLICE_X19Y35.A3        net (fanout=1)        0.739   cpus[0].u0/cpu_0/exeUnit/mux0000_cmp_eq000071
    SLICE_X19Y35.A         Tilo                  0.094   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_target(6)
                                                         cpus[0].u0/cpu_0/exeUnit/mux0000_cmp_eq0000262
    SLICE_X27Y37.B5        net (fanout=2)        0.876   cpus[0].u0/cpu_0/exeUnit/mux0000_cmp_eq0000
    SLICE_X27Y37.B         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_11
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_and000229
    SLICE_X26Y37.A1        net (fanout=61)       0.973   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_and000229
    SLICE_X26Y37.A         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_9
                                                         cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(6)1
    RAMB36_X1Y7.ADDRAL10   net (fanout=15)       0.653   cpus[0].u0/cpu_0/IF_to_cache_adr(6)
    RAMB36_X1Y7.CLKARDCLKL Trcck_ADDR            0.347   cpus[0].u0/cpu_0/cache/Mram_inst_cache
                                                         cpus[0].u0/cpu_0/cache/Mram_inst_cache
    ---------------------------------------------------  ---------------------------
    Total                                        9.641ns (1.455ns logic, 8.186ns route)
                                                         (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack:                  0.168ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file_2_ren (RAM)
  Destination:          cpus[0].u0/cpu_0/exeUnit/data_to_MEM_2_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.160ns (Levels of Logic = 17)
  Clock Path Skew:      -0.422ns (1.344 - 1.766)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file_2_ren to cpus[0].u0/cpu_0/exeUnit/data_to_MEM_2_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y3.DOADOL6  Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file_2_ren
                                                       cpus[0].u0/cpu_0/idunit/Mram_reg_file_2_ren
    SLICE_X29Y17.A6      net (fanout=1)        0.621   cpus[0].u0/cpu_0/idunit/operand_b_temp_reg(2)(6)
    SLICE_X29Y17.A       Tilo                  0.094   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_b(2)(13)
                                                       cpus[0].u0/cpu_0/idunit/operands_to_EXE_b_2_mux0000(6)1
    SLICE_X32Y20.B3      net (fanout=1)        0.820   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_b(2)(6)
    SLICE_X32Y20.B       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/operands_b(2)(5)
                                                       cpus[0].u0/cpu_0/exeUnit/operands_b_2_mux0000(6)1
    SLICE_X42Y18.C1      net (fanout=4)        1.415   cpus[0].u0/cpu_0/exeUnit/operands_b(2)(6)
    SLICE_X42Y18.COUT    Topcyc                0.423   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_2_share0000_cy(7)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_2_mux0000(6)1
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_2_share0000_cy(7)
    SLICE_X42Y19.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_2_share0000_cy(7)
    SLICE_X42Y19.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_2_share0000_cy(11)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_2_share0000_cy(11)
    SLICE_X42Y20.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_2_share0000_cy(11)
    SLICE_X42Y20.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_2_share0000_cy(15)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_2_share0000_cy(15)
    SLICE_X42Y21.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_2_share0000_cy(15)
    SLICE_X42Y21.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_2_share0000_cy(19)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_2_share0000_cy(19)
    SLICE_X42Y22.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_2_share0000_cy(19)
    SLICE_X42Y22.AMUX    Tcina                 0.271   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_2_share0000_cy(23)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_2_share0000_cy(23)
    SLICE_X55Y20.B5      net (fanout=3)        1.831   cpus[0].u0/cpu_0/exeUnit/B_internal_2_share0000(20)
    SLICE_X55Y20.B       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal(2)(20)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_2_mux0001(20)1
    SLICE_X46Y20.A1      net (fanout=99)       2.699   cpus[0].u0/cpu_0/exeUnit/B_internal(2)(20)
    SLICE_X46Y20.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_2/Q(14)_bdd50
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_2/Q(10)251
    SLICE_X48Y20.A1      net (fanout=2)        1.323   cpus[0].u0/cpu_0/exeUnit/ALU_unit_2/Q(10)_bdd52
    SLICE_X48Y20.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal(2)(18)
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_2/Q(10)231
    SLICE_X47Y16.C5      net (fanout=5)        1.246   cpus[0].u0/cpu_0/exeUnit/ALU_unit_2/Q(10)_bdd48
    SLICE_X47Y16.C       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_2/Q(11)39
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_2/Q(11)101
    SLICE_X47Y16.D4      net (fanout=3)        0.514   cpus[0].u0/cpu_0/exeUnit/ALU_unit_2/Q(11)_bdd6
    SLICE_X47Y16.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_2/Q(11)39
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_2/Q(11)39
    SLICE_X45Y16.D5      net (fanout=2)        0.376   cpus[0].u0/cpu_0/exeUnit/ALU_unit_2/Q(11)39
    SLICE_X45Y16.CMUX    Topdc                 0.389   cpus[0].u0/cpu_0/exeUnit/B_internal(2)(11)
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_2/Q(11)1311_F
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_2/Q(11)1311
    SLICE_X51Y20.A3      net (fanout=2)        1.910   cpus[0].u0/cpu_0/exeUnit/Q_internal(2)(11)
    SLICE_X51Y20.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_2/Q(10)27
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_2_mux0000(0)152
    SLICE_X43Y22.C3      net (fanout=1)        1.300   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_2_mux0000(0)152
    SLICE_X43Y22.C       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_2_mux0000(0)188
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_2_mux0000(0)300
    SLICE_X41Y26.A6      net (fanout=1)        0.428   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_2_mux0000(0)300
    SLICE_X41Y26.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_2_1
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_2_mux0000(0)386
    SLICE_X41Y26.B6      net (fanout=1)        0.135   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_2_mux0000(0)386
    SLICE_X41Y26.CLK     Tas                   0.027   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_2_1
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_2_mux0000(0)427
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_2_0
    -------------------------------------------------  ---------------------------
    Total                                     19.160ns (4.542ns logic, 14.618ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack:                  0.169ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file_2_ren (RAM)
  Destination:          cpus[0].u0/cpu_0/exeUnit/data_to_MEM_2_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.159ns (Levels of Logic = 17)
  Clock Path Skew:      -0.422ns (1.344 - 1.766)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file_2_ren to cpus[0].u0/cpu_0/exeUnit/data_to_MEM_2_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y3.DOADOL6  Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file_2_ren
                                                       cpus[0].u0/cpu_0/idunit/Mram_reg_file_2_ren
    SLICE_X29Y17.A6      net (fanout=1)        0.621   cpus[0].u0/cpu_0/idunit/operand_b_temp_reg(2)(6)
    SLICE_X29Y17.A       Tilo                  0.094   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_b(2)(13)
                                                       cpus[0].u0/cpu_0/idunit/operands_to_EXE_b_2_mux0000(6)1
    SLICE_X32Y20.B3      net (fanout=1)        0.820   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_b(2)(6)
    SLICE_X32Y20.B       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/operands_b(2)(5)
                                                       cpus[0].u0/cpu_0/exeUnit/operands_b_2_mux0000(6)1
    SLICE_X42Y18.C1      net (fanout=4)        1.415   cpus[0].u0/cpu_0/exeUnit/operands_b(2)(6)
    SLICE_X42Y18.COUT    Topcyc                0.423   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_2_share0000_cy(7)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_2_mux0000(6)1
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_2_share0000_cy(7)
    SLICE_X42Y19.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_2_share0000_cy(7)
    SLICE_X42Y19.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_2_share0000_cy(11)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_2_share0000_cy(11)
    SLICE_X42Y20.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_2_share0000_cy(11)
    SLICE_X42Y20.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_2_share0000_cy(15)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_2_share0000_cy(15)
    SLICE_X42Y21.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_2_share0000_cy(15)
    SLICE_X42Y21.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_2_share0000_cy(19)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_2_share0000_cy(19)
    SLICE_X42Y22.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_2_share0000_cy(19)
    SLICE_X42Y22.AMUX    Tcina                 0.271   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_2_share0000_cy(23)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_2_share0000_cy(23)
    SLICE_X55Y20.B5      net (fanout=3)        1.831   cpus[0].u0/cpu_0/exeUnit/B_internal_2_share0000(20)
    SLICE_X55Y20.B       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal(2)(20)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_2_mux0001(20)1
    SLICE_X46Y20.A1      net (fanout=99)       2.699   cpus[0].u0/cpu_0/exeUnit/B_internal(2)(20)
    SLICE_X46Y20.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_2/Q(14)_bdd50
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_2/Q(10)251
    SLICE_X48Y20.A1      net (fanout=2)        1.323   cpus[0].u0/cpu_0/exeUnit/ALU_unit_2/Q(10)_bdd52
    SLICE_X48Y20.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal(2)(18)
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_2/Q(10)231
    SLICE_X47Y16.C5      net (fanout=5)        1.246   cpus[0].u0/cpu_0/exeUnit/ALU_unit_2/Q(10)_bdd48
    SLICE_X47Y16.C       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_2/Q(11)39
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_2/Q(11)101
    SLICE_X47Y16.D4      net (fanout=3)        0.514   cpus[0].u0/cpu_0/exeUnit/ALU_unit_2/Q(11)_bdd6
    SLICE_X47Y16.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_2/Q(11)39
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_2/Q(11)39
    SLICE_X45Y16.C5      net (fanout=2)        0.372   cpus[0].u0/cpu_0/exeUnit/ALU_unit_2/Q(11)39
    SLICE_X45Y16.CMUX    Tilo                  0.392   cpus[0].u0/cpu_0/exeUnit/B_internal(2)(11)
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_2/Q(11)1311_G
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_2/Q(11)1311
    SLICE_X51Y20.A3      net (fanout=2)        1.910   cpus[0].u0/cpu_0/exeUnit/Q_internal(2)(11)
    SLICE_X51Y20.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_2/Q(10)27
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_2_mux0000(0)152
    SLICE_X43Y22.C3      net (fanout=1)        1.300   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_2_mux0000(0)152
    SLICE_X43Y22.C       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_2_mux0000(0)188
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_2_mux0000(0)300
    SLICE_X41Y26.A6      net (fanout=1)        0.428   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_2_mux0000(0)300
    SLICE_X41Y26.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_2_1
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_2_mux0000(0)386
    SLICE_X41Y26.B6      net (fanout=1)        0.135   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_2_mux0000(0)386
    SLICE_X41Y26.CLK     Tas                   0.027   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_2_1
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_2_mux0000(0)427
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_2_0
    -------------------------------------------------  ---------------------------
    Total                                     19.159ns (4.545ns logic, 14.614ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack:                  0.175ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file_2_ren (RAM)
  Destination:          cpus[0].u0/cpu_0/exeUnit/data_to_MEM_2_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.153ns (Levels of Logic = 19)
  Clock Path Skew:      -0.422ns (1.344 - 1.766)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file_2_ren to cpus[0].u0/cpu_0/exeUnit/data_to_MEM_2_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y3.DOADOL12 Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file_2_ren
                                                       cpus[0].u0/cpu_0/idunit/Mram_reg_file_2_ren
    SLICE_X31Y20.B5      net (fanout=1)        0.719   cpus[0].u0/cpu_0/idunit/operand_b_temp_reg(2)(12)
    SLICE_X31Y20.B       Tilo                  0.094   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_b(2)(1)
                                                       cpus[0].u0/cpu_0/idunit/operands_to_EXE_b_2_mux0000(12)1
    SLICE_X32Y21.D2      net (fanout=1)        0.969   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_b(2)(12)
    SLICE_X32Y21.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_2_5
                                                       cpus[0].u0/cpu_0/exeUnit/operands_b_2_mux0000(12)1
    SLICE_X42Y20.A2      net (fanout=4)        1.378   cpus[0].u0/cpu_0/exeUnit/operands_b(2)(12)
    SLICE_X42Y20.COUT    Topcya                0.509   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_2_share0000_cy(15)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_2_mux0000(12)1
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_2_share0000_cy(15)
    SLICE_X42Y21.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_2_share0000_cy(15)
    SLICE_X42Y21.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_2_share0000_cy(19)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_2_share0000_cy(19)
    SLICE_X42Y22.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_2_share0000_cy(19)
    SLICE_X42Y22.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_2_share0000_cy(23)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_2_share0000_cy(23)
    SLICE_X42Y23.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_2_share0000_cy(23)
    SLICE_X42Y23.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_2_share0000_cy(27)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_2_share0000_cy(27)
    SLICE_X42Y24.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_2_share0000_cy(27)
    SLICE_X42Y24.DMUX    Tcind                 0.402   cpus[0].u0/cpu_0/exeUnit/B_internal_2_share0000(31)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_2_share0000_xor(31)
    SLICE_X49Y24.A4      net (fanout=1)        1.070   cpus[0].u0/cpu_0/exeUnit/B_internal_2_share0000(31)
    SLICE_X49Y24.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_2/Q(31)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_2_mux0001(31)1
    SLICE_X47Y22.D3      net (fanout=4)        1.030   cpus[0].u0/cpu_0/exeUnit/B_internal(2)(31)
    SLICE_X47Y22.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_2/Q(0)940
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_2/Q(0)940
    SLICE_X47Y20.C4      net (fanout=1)        0.507   cpus[0].u0/cpu_0/exeUnit/ALU_unit_2/Q(0)940
    SLICE_X47Y20.C       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_2/Q(0)929
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_2/Q(0)978
    SLICE_X50Y16.B1      net (fanout=86)       1.579   cpus[0].u0/cpu_0/exeUnit/ALU_unit_2/Q(0)_bdd28
    SLICE_X50Y16.B       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_2/Q(0)_bdd114
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_2/Q(0)761
    SLICE_X46Y15.A2      net (fanout=4)        1.570   cpus[0].u0/cpu_0/exeUnit/ALU_unit_2/Q(0)_bdd157
    SLICE_X46Y15.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal(2)(2)
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_2/Q(2)21
    SLICE_X46Y15.B6      net (fanout=1)        0.154   cpus[0].u0/cpu_0/exeUnit/ALU_unit_2/Q(2)_bdd5
    SLICE_X46Y15.B       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal(2)(2)
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_2/Q(2)1_SW3
    SLICE_X53Y20.B5      net (fanout=3)        1.603   N1697
    SLICE_X53Y20.B       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_2/Q(2)_bdd0
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_2/Q(2)1
    SLICE_X53Y20.C3      net (fanout=1)        0.432   cpus[0].u0/cpu_0/exeUnit/ALU_unit_2/Q(2)_bdd0
    SLICE_X53Y20.CMUX    Tilo                  0.392   cpus[0].u0/cpu_0/exeUnit/ALU_unit_2/Q(2)_bdd0
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_2/Q(2)_G
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_2/Q(2)
    SLICE_X40Y22.A1      net (fanout=2)        2.088   cpus[0].u0/cpu_0/exeUnit/Q_internal(2)(2)
    SLICE_X40Y22.A       Tilo                  0.094   N1326
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_2_mux0000(0)95
    SLICE_X43Y22.C5      net (fanout=1)        0.541   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_2_mux0000(0)95
    SLICE_X43Y22.C       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_2_mux0000(0)188
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_2_mux0000(0)300
    SLICE_X41Y26.A6      net (fanout=1)        0.428   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_2_mux0000(0)300
    SLICE_X41Y26.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_2_1
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_2_mux0000(0)386
    SLICE_X41Y26.B6      net (fanout=1)        0.135   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_2_mux0000(0)386
    SLICE_X41Y26.CLK     Tas                   0.027   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_2_1
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_2_mux0000(0)427
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_2_0
    -------------------------------------------------  ---------------------------
    Total                                     19.153ns (4.950ns logic, 14.203ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack:                  0.182ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.idx_a_2 (FF)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.633ns (Levels of Logic = 8)
  Clock Path Skew:      0.065ns (0.728 - 0.663)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm falling at 10.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.idx_a_2 to cpus[0].u0/cpu_0/cache/Mram_inst_cache
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X25Y24.CQ        Tcko                  0.450   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.idx_a_3
                                                         cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.idx_a_2
    SLICE_X23Y24.C2        net (fanout=2)        0.920   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.idx_a_2
    SLICE_X23Y24.C         Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.idx_d_4
                                                         cpus[0].u0/cpu_0/exeUnit/operands_a_0_and0000_SW0
    SLICE_X23Y26.C5        net (fanout=1)        0.376   cpus[0].u0/cpu_0/exeUnit/N374
    SLICE_X23Y26.C         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/data_valid_flag_for_WB
                                                         cpus[0].u0/cpu_0/exeUnit/operands_a_0_and0000
    SLICE_X22Y13.B5        net (fanout=167)      1.872   cpus[0].u0/cpu_0/exeUnit/operands_a_0_and0000
    SLICE_X22Y13.B         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/operands_a(3)(10)
                                                         cpus[0].u0/cpu_0/exeUnit/operands_a_3_mux0000(10)1
    SLICE_X26Y19.B3        net (fanout=18)       1.093   cpus[0].u0/cpu_0/exeUnit/operands_a(3)(10)
    SLICE_X26Y19.B         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_0_mux0000(7)62
                                                         cpus[0].u0/cpu_0/exeUnit/mux0003_cmp_eq000071
    SLICE_X25Y19.C2        net (fanout=1)        0.748   cpus[0].u0/cpu_0/exeUnit/mux0003_cmp_eq000071
    SLICE_X25Y19.C         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/mux0003_cmp_eq0000240
                                                         cpus[0].u0/cpu_0/exeUnit/mux0003_cmp_eq0000262
    SLICE_X26Y25.D5        net (fanout=2)        0.591   cpus[0].u0/cpu_0/exeUnit/mux0003_cmp_eq0000
    SLICE_X26Y25.D         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_and000210
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_and000210
    SLICE_X27Y37.B6        net (fanout=1)        0.858   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_and000210
    SLICE_X27Y37.B         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_11
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_and000229
    SLICE_X26Y37.A1        net (fanout=61)       0.973   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_and000229
    SLICE_X26Y37.A         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_9
                                                         cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(6)1
    RAMB36_X1Y7.ADDRAL10   net (fanout=15)       0.653   cpus[0].u0/cpu_0/IF_to_cache_adr(6)
    RAMB36_X1Y7.CLKARDCLKL Trcck_ADDR            0.347   cpus[0].u0/cpu_0/cache/Mram_inst_cache
                                                         cpus[0].u0/cpu_0/cache/Mram_inst_cache
    ---------------------------------------------------  ---------------------------
    Total                                        9.633ns (1.549ns logic, 8.084ns route)
                                                         (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack:                  0.190ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file_2_ren (RAM)
  Destination:          cpus[0].u0/cpu_0/exeUnit/data_to_MEM_2_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.138ns (Levels of Logic = 19)
  Clock Path Skew:      -0.422ns (1.344 - 1.766)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file_2_ren to cpus[0].u0/cpu_0/exeUnit/data_to_MEM_2_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y3.DOADOL12 Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file_2_ren
                                                       cpus[0].u0/cpu_0/idunit/Mram_reg_file_2_ren
    SLICE_X31Y20.B5      net (fanout=1)        0.719   cpus[0].u0/cpu_0/idunit/operand_b_temp_reg(2)(12)
    SLICE_X31Y20.B       Tilo                  0.094   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_b(2)(1)
                                                       cpus[0].u0/cpu_0/idunit/operands_to_EXE_b_2_mux0000(12)1
    SLICE_X32Y21.D2      net (fanout=1)        0.969   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_b(2)(12)
    SLICE_X32Y21.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_2_5
                                                       cpus[0].u0/cpu_0/exeUnit/operands_b_2_mux0000(12)1
    SLICE_X42Y20.A2      net (fanout=4)        1.378   cpus[0].u0/cpu_0/exeUnit/operands_b(2)(12)
    SLICE_X42Y20.COUT    Topcya                0.509   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_2_share0000_cy(15)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_2_mux0000(12)1
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_2_share0000_cy(15)
    SLICE_X42Y21.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_2_share0000_cy(15)
    SLICE_X42Y21.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_2_share0000_cy(19)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_2_share0000_cy(19)
    SLICE_X42Y22.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_2_share0000_cy(19)
    SLICE_X42Y22.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_2_share0000_cy(23)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_2_share0000_cy(23)
    SLICE_X42Y23.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_2_share0000_cy(23)
    SLICE_X42Y23.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_2_share0000_cy(27)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_2_share0000_cy(27)
    SLICE_X42Y24.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_2_share0000_cy(27)
    SLICE_X42Y24.DMUX    Tcind                 0.402   cpus[0].u0/cpu_0/exeUnit/B_internal_2_share0000(31)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_2_share0000_xor(31)
    SLICE_X49Y24.A4      net (fanout=1)        1.070   cpus[0].u0/cpu_0/exeUnit/B_internal_2_share0000(31)
    SLICE_X49Y24.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_2/Q(31)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_2_mux0001(31)1
    SLICE_X46Y19.D5      net (fanout=4)        1.306   cpus[0].u0/cpu_0/exeUnit/B_internal(2)(31)
    SLICE_X46Y19.D       Tilo                  0.094   N1759
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_2/Q(0)22207_SW0
    SLICE_X46Y19.C3      net (fanout=1)        0.735   N1759
    SLICE_X46Y19.C       Tilo                  0.094   N1759
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_2/Q(0)22207
    SLICE_X50Y16.B5      net (fanout=50)       1.060   cpus[0].u0/cpu_0/exeUnit/ALU_unit_2/Q(0)_bdd55
    SLICE_X50Y16.B       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_2/Q(0)_bdd114
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_2/Q(0)761
    SLICE_X46Y15.A2      net (fanout=4)        1.570   cpus[0].u0/cpu_0/exeUnit/ALU_unit_2/Q(0)_bdd157
    SLICE_X46Y15.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal(2)(2)
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_2/Q(2)21
    SLICE_X46Y15.B6      net (fanout=1)        0.154   cpus[0].u0/cpu_0/exeUnit/ALU_unit_2/Q(2)_bdd5
    SLICE_X46Y15.B       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal(2)(2)
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_2/Q(2)1_SW3
    SLICE_X53Y20.B5      net (fanout=3)        1.603   N1697
    SLICE_X53Y20.B       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_2/Q(2)_bdd0
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_2/Q(2)1
    SLICE_X53Y20.C3      net (fanout=1)        0.432   cpus[0].u0/cpu_0/exeUnit/ALU_unit_2/Q(2)_bdd0
    SLICE_X53Y20.CMUX    Tilo                  0.392   cpus[0].u0/cpu_0/exeUnit/ALU_unit_2/Q(2)_bdd0
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_2/Q(2)_G
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_2/Q(2)
    SLICE_X40Y22.A1      net (fanout=2)        2.088   cpus[0].u0/cpu_0/exeUnit/Q_internal(2)(2)
    SLICE_X40Y22.A       Tilo                  0.094   N1326
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_2_mux0000(0)95
    SLICE_X43Y22.C5      net (fanout=1)        0.541   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_2_mux0000(0)95
    SLICE_X43Y22.C       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_2_mux0000(0)188
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_2_mux0000(0)300
    SLICE_X41Y26.A6      net (fanout=1)        0.428   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_2_mux0000(0)300
    SLICE_X41Y26.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_2_1
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_2_mux0000(0)386
    SLICE_X41Y26.B6      net (fanout=1)        0.135   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_2_mux0000(0)386
    SLICE_X41Y26.CLK     Tas                   0.027   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_2_1
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_2_mux0000(0)427
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_2_0
    -------------------------------------------------  ---------------------------
    Total                                     19.138ns (4.950ns logic, 14.188ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack:                  0.191ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.idx_a_0 (FF)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.624ns (Levels of Logic = 8)
  Clock Path Skew:      0.065ns (0.728 - 0.663)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm falling at 10.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.idx_a_0 to cpus[0].u0/cpu_0/cache/Mram_inst_cache
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X25Y24.AQ        Tcko                  0.450   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.idx_a_3
                                                         cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.idx_a_0
    SLICE_X23Y24.C1        net (fanout=2)        0.848   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.idx_a_0
    SLICE_X23Y24.C         Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.idx_d_4
                                                         cpus[0].u0/cpu_0/exeUnit/operands_a_0_and0000_SW0
    SLICE_X23Y26.C5        net (fanout=1)        0.376   cpus[0].u0/cpu_0/exeUnit/N374
    SLICE_X23Y26.C         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/data_valid_flag_for_WB
                                                         cpus[0].u0/cpu_0/exeUnit/operands_a_0_and0000
    SLICE_X21Y11.A5        net (fanout=167)      2.042   cpus[0].u0/cpu_0/exeUnit/operands_a_0_and0000
    SLICE_X21Y11.A         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal(3)(4)
                                                         cpus[0].u0/cpu_0/exeUnit/operands_a_3_mux0000(4)1
    SLICE_X25Y19.D2        net (fanout=19)       1.595   cpus[0].u0/cpu_0/exeUnit/operands_a(3)(4)
    SLICE_X25Y19.D         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/mux0003_cmp_eq0000240
                                                         cpus[0].u0/cpu_0/exeUnit/mux0003_cmp_eq0000240
    SLICE_X25Y19.C6        net (fanout=1)        0.139   cpus[0].u0/cpu_0/exeUnit/mux0003_cmp_eq0000240
    SLICE_X25Y19.C         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/mux0003_cmp_eq0000240
                                                         cpus[0].u0/cpu_0/exeUnit/mux0003_cmp_eq0000262
    SLICE_X26Y25.D5        net (fanout=2)        0.591   cpus[0].u0/cpu_0/exeUnit/mux0003_cmp_eq0000
    SLICE_X26Y25.D         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_and000210
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_and000210
    SLICE_X27Y37.B6        net (fanout=1)        0.858   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_and000210
    SLICE_X27Y37.B         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_11
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_and000229
    SLICE_X26Y37.A1        net (fanout=61)       0.973   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_and000229
    SLICE_X26Y37.A         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_9
                                                         cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(6)1
    RAMB36_X1Y7.ADDRAL10   net (fanout=15)       0.653   cpus[0].u0/cpu_0/IF_to_cache_adr(6)
    RAMB36_X1Y7.CLKARDCLKL Trcck_ADDR            0.347   cpus[0].u0/cpu_0/cache/Mram_inst_cache
                                                         cpus[0].u0/cpu_0/cache/Mram_inst_cache
    ---------------------------------------------------  ---------------------------
    Total                                        9.624ns (1.549ns logic, 8.075ns route)
                                                         (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack:                  0.198ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file_3_ren (RAM)
  Destination:          cpus[0].u0/cpu_0/exeUnit/data_to_MEM_3_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.365ns (Levels of Logic = 22)
  Clock Path Skew:      -0.187ns (0.590 - 0.777)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file_3_ren to cpus[0].u0/cpu_0/exeUnit/data_to_MEM_3_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y1.DOADOL1  Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file_3_ren
                                                       cpus[0].u0/cpu_0/idunit/Mram_reg_file_3_ren
    SLICE_X13Y4.C1       net (fanout=1)        1.285   cpus[0].u0/cpu_0/idunit/operand_b_temp_reg(3)(1)
    SLICE_X13Y4.C        Tilo                  0.094   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_b(3)(14)
                                                       cpus[0].u0/cpu_0/idunit/operands_to_EXE_b_3_mux0000(1)1
    SLICE_X20Y8.D6       net (fanout=1)        0.661   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_b(3)(1)
    SLICE_X20Y8.D        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/operands_b(3)(1)
                                                       cpus[0].u0/cpu_0/exeUnit/operands_b_3_mux0000(1)1
    SLICE_X22Y4.B1       net (fanout=4)        1.095   cpus[0].u0/cpu_0/exeUnit/operands_b(3)(1)
    SLICE_X22Y4.COUT     Topcyb                0.501   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(3)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_3_mux0000(1)1
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(3)
    SLICE_X22Y5.CIN      net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(3)
    SLICE_X22Y5.COUT     Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(7)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(7)
    SLICE_X22Y6.CIN      net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(7)
    SLICE_X22Y6.COUT     Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(11)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(11)
    SLICE_X22Y7.CIN      net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(11)
    SLICE_X22Y7.COUT     Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(15)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(15)
    SLICE_X22Y8.CIN      net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(15)
    SLICE_X22Y8.COUT     Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(19)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(19)
    SLICE_X22Y9.CIN      net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(19)
    SLICE_X22Y9.COUT     Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(23)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(23)
    SLICE_X22Y10.CIN     net (fanout=1)        0.010   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(23)
    SLICE_X22Y10.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(27)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(27)
    SLICE_X22Y11.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(27)
    SLICE_X22Y11.BMUX    Tcinb                 0.335   cpus[0].u0/cpu_0/exeUnit/B_internal_3_share0000(31)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_xor(31)
    SLICE_X18Y7.B1       net (fanout=1)        1.439   cpus[0].u0/cpu_0/exeUnit/B_internal_3_share0000(29)
    SLICE_X18Y7.B        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal(3)(29)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_3_mux0001(29)1
    SLICE_X19Y5.C3       net (fanout=4)        0.599   cpus[0].u0/cpu_0/exeUnit/B_internal(3)(29)
    SLICE_X19Y5.C        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal(3)(26)
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(0)2271
    SLICE_X18Y4.C1       net (fanout=1)        1.009   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(0)2271
    SLICE_X18Y4.C        Tilo                  0.094   N1755
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(0)22207
    SLICE_X23Y11.C1      net (fanout=50)       1.463   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(0)_bdd55
    SLICE_X23Y11.C       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(17)_bdd24
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(0)321
    SLICE_X21Y16.C4      net (fanout=25)       0.787   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(0)_bdd74
    SLICE_X21Y16.CMUX    Tilo                  0.392   cpus[0].u0/cpu_0/exeUnit/operands_a(3)(15)
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(19)81
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(19)8_f7
    SLICE_X21Y3.A2       net (fanout=2)        1.314   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(19)_bdd16
    SLICE_X21Y3.A        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(26)_bdd0
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(20)71
    SLICE_X24Y5.C2       net (fanout=2)        0.937   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(20)_bdd14
    SLICE_X24Y5.C        Tilo                  0.094   N1723
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(28)4121
    SLICE_X19Y7.C2       net (fanout=1)        0.955   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(28)_bdd1
    SLICE_X19Y7.CMUX     Tilo                  0.392   cpus[0].u0/cpu_0/exeUnit/B_internal(3)(28)
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(28)_G
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(28)
    SLICE_X18Y6.A2       net (fanout=2)        0.788   cpus[0].u0/cpu_0/exeUnit/Q_internal(3)(28)
    SLICE_X18Y6.A        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(13)_bdd13
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_3_mux0000(0)188
    SLICE_X20Y8.A4       net (fanout=1)        0.686   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_3_mux0000(0)188
    SLICE_X20Y8.A        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/operands_b(3)(1)
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_3_mux0000(0)300
    SLICE_X23Y9.A3       net (fanout=1)        0.717   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_3_mux0000(0)300
    SLICE_X23Y9.A        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_3_1
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_3_mux0000(0)392
    SLICE_X23Y9.B6       net (fanout=1)        0.135   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_3_mux0000(0)392
    SLICE_X23Y9.CLK      Tas                   0.027   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_3_1
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_3_mux0000(0)432
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_3_0
    -------------------------------------------------  ---------------------------
    Total                                     19.365ns (5.485ns logic, 13.880ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack:                  0.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file_3_ren (RAM)
  Destination:          cpus[0].u0/cpu_0/exeUnit/data_to_MEM_3_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.364ns (Levels of Logic = 22)
  Clock Path Skew:      -0.187ns (0.590 - 0.777)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file_3_ren to cpus[0].u0/cpu_0/exeUnit/data_to_MEM_3_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y1.DOADOL1  Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file_3_ren
                                                       cpus[0].u0/cpu_0/idunit/Mram_reg_file_3_ren
    SLICE_X13Y4.C1       net (fanout=1)        1.285   cpus[0].u0/cpu_0/idunit/operand_b_temp_reg(3)(1)
    SLICE_X13Y4.C        Tilo                  0.094   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_b(3)(14)
                                                       cpus[0].u0/cpu_0/idunit/operands_to_EXE_b_3_mux0000(1)1
    SLICE_X20Y8.D6       net (fanout=1)        0.661   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_b(3)(1)
    SLICE_X20Y8.D        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/operands_b(3)(1)
                                                       cpus[0].u0/cpu_0/exeUnit/operands_b_3_mux0000(1)1
    SLICE_X22Y4.B1       net (fanout=4)        1.095   cpus[0].u0/cpu_0/exeUnit/operands_b(3)(1)
    SLICE_X22Y4.COUT     Topcyb                0.501   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(3)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_3_mux0000(1)1
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(3)
    SLICE_X22Y5.CIN      net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(3)
    SLICE_X22Y5.COUT     Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(7)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(7)
    SLICE_X22Y6.CIN      net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(7)
    SLICE_X22Y6.COUT     Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(11)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(11)
    SLICE_X22Y7.CIN      net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(11)
    SLICE_X22Y7.COUT     Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(15)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(15)
    SLICE_X22Y8.CIN      net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(15)
    SLICE_X22Y8.COUT     Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(19)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(19)
    SLICE_X22Y9.CIN      net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(19)
    SLICE_X22Y9.COUT     Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(23)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(23)
    SLICE_X22Y10.CIN     net (fanout=1)        0.010   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(23)
    SLICE_X22Y10.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(27)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(27)
    SLICE_X22Y11.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(27)
    SLICE_X22Y11.BMUX    Tcinb                 0.335   cpus[0].u0/cpu_0/exeUnit/B_internal_3_share0000(31)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_xor(31)
    SLICE_X18Y7.B1       net (fanout=1)        1.439   cpus[0].u0/cpu_0/exeUnit/B_internal_3_share0000(29)
    SLICE_X18Y7.B        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal(3)(29)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_3_mux0001(29)1
    SLICE_X19Y5.C3       net (fanout=4)        0.599   cpus[0].u0/cpu_0/exeUnit/B_internal(3)(29)
    SLICE_X19Y5.C        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal(3)(26)
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(0)2271
    SLICE_X18Y4.C1       net (fanout=1)        1.009   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(0)2271
    SLICE_X18Y4.C        Tilo                  0.094   N1755
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(0)22207
    SLICE_X23Y11.C1      net (fanout=50)       1.463   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(0)_bdd55
    SLICE_X23Y11.C       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(17)_bdd24
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(0)321
    SLICE_X21Y16.D4      net (fanout=25)       0.789   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(0)_bdd74
    SLICE_X21Y16.CMUX    Topdc                 0.389   cpus[0].u0/cpu_0/exeUnit/operands_a(3)(15)
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(19)82
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(19)8_f7
    SLICE_X21Y3.A2       net (fanout=2)        1.314   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(19)_bdd16
    SLICE_X21Y3.A        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(26)_bdd0
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(20)71
    SLICE_X24Y5.C2       net (fanout=2)        0.937   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(20)_bdd14
    SLICE_X24Y5.C        Tilo                  0.094   N1723
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(28)4121
    SLICE_X19Y7.C2       net (fanout=1)        0.955   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(28)_bdd1
    SLICE_X19Y7.CMUX     Tilo                  0.392   cpus[0].u0/cpu_0/exeUnit/B_internal(3)(28)
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(28)_G
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(28)
    SLICE_X18Y6.A2       net (fanout=2)        0.788   cpus[0].u0/cpu_0/exeUnit/Q_internal(3)(28)
    SLICE_X18Y6.A        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(13)_bdd13
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_3_mux0000(0)188
    SLICE_X20Y8.A4       net (fanout=1)        0.686   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_3_mux0000(0)188
    SLICE_X20Y8.A        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/operands_b(3)(1)
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_3_mux0000(0)300
    SLICE_X23Y9.A3       net (fanout=1)        0.717   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_3_mux0000(0)300
    SLICE_X23Y9.A        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_3_1
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_3_mux0000(0)392
    SLICE_X23Y9.B6       net (fanout=1)        0.135   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_3_mux0000(0)392
    SLICE_X23Y9.CLK      Tas                   0.027   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_3_1
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_3_mux0000(0)432
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_3_0
    -------------------------------------------------  ---------------------------
    Total                                     19.364ns (5.482ns logic, 13.882ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "clkgen0/xc5l.v/clk0B" derived from
 NET "clk_pad/xcv2.u0/ol" PERIOD = 10 ns HIGH 50%;
 multiplied by 2.00 to 20 nS and duty cycle corrected to HIGH 10 nS 

--------------------------------------------------------------------------------
Slack: 11.251ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpfx)
  Physical resource: clkgen0/xc5l.v/dll0/CLKFX
  Logical resource: clkgen0/xc5l.v/dll0/CLKFX
  Location pin: DCM_ADV_X0Y11.CLKFX
  Clock network: clkgen0/xc5l.v/clk0B
--------------------------------------------------------------------------------
Slack: 11.251ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpc)
  Physical resource: clkgen0/xc5l.v/sd0.dll1/CLKIN
  Logical resource: clkgen0/xc5l.v/sd0.dll1/CLKIN
  Location pin: DCM_ADV_X0Y0.CLKIN
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 11.251ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpco)
  Physical resource: clkgen0/xc5l.v/sd0.dll1/CLK0
  Logical resource: clkgen0/xc5l.v/sd0.dll1/CLK0
  Location pin: DCM_ADV_X0Y0.CLK0
  Clock network: clkgen0/xc5l.v/lsdclk
--------------------------------------------------------------------------------
Slack: 11.668ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpc)
  Physical resource: clkgen0/xc5l.v/sd0.dll1/CLKIN
  Logical resource: clkgen0/xc5l.v/sd0.dll1/CLKIN
  Location pin: DCM_ADV_X0Y0.CLKIN
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 11.668ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpco)
  Physical resource: clkgen0/xc5l.v/sd0.dll1/CLK0
  Logical resource: clkgen0/xc5l.v/sd0.dll1/CLK0
  Location pin: DCM_ADV_X0Y0.CLK0
  Clock network: clkgen0/xc5l.v/lsdclk
--------------------------------------------------------------------------------
Slack: 12.858ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 7.142ns (140.017MHz) (Tdcmpco)
  Physical resource: clkgen0/xc5l.v/dll0/CLKFX
  Logical resource: clkgen0/xc5l.v/dll0/CLKFX
  Location pin: DCM_ADV_X0Y11.CLKFX
  Clock network: clkgen0/xc5l.v/clk0B
--------------------------------------------------------------------------------
Slack: 14.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: clkgen0/xc5l.v/sd0.dll1/CLKIN
  Logical resource: clkgen0/xc5l.v/sd0.dll1/CLKIN
  Location pin: DCM_ADV_X0Y0.CLKIN
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 14.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: clkgen0/xc5l.v/sd0.dll1/CLKIN
  Logical resource: clkgen0/xc5l.v/sd0.dll1/CLKIN
  Location pin: DCM_ADV_X0Y0.CLKIN
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[0].r/CLKAL
  Logical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[0].r/CLKAL
  Location pin: RAMB36_X1Y13.CLKARDCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[0].r/REGCLKAL
  Logical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[0].r/REGCLKAL
  Location pin: RAMB36_X1Y13.REGCLKARDRCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[1].r/CLKAL
  Logical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[1].r/CLKAL
  Location pin: RAMB36_X0Y22.CLKARDCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[1].r/REGCLKAL
  Logical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[1].r/REGCLKAL
  Location pin: RAMB36_X0Y22.REGCLKARDRCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[5].r/CLKAL
  Logical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[5].r/CLKAL
  Location pin: RAMB36_X2Y22.CLKARDCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[5].r/REGCLKAL
  Logical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[5].r/REGCLKAL
  Location pin: RAMB36_X2Y22.REGCLKARDRCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[6].r/CLKAL
  Logical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[6].r/CLKAL
  Location pin: RAMB36_X1Y20.CLKARDCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[6].r/REGCLKAL
  Logical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[6].r/REGCLKAL
  Location pin: RAMB36_X1Y20.REGCLKARDRCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[7].r/CLKAL
  Logical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[7].r/CLKAL
  Location pin: RAMB36_X1Y24.CLKARDCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[7].r/REGCLKAL
  Logical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[7].r/REGCLKAL
  Location pin: RAMB36_X1Y24.REGCLKARDRCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[3].r/CLKAL
  Logical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[3].r/CLKAL
  Location pin: RAMB36_X1Y27.CLKARDCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[3].r/REGCLKAL
  Logical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[3].r/REGCLKAL
  Location pin: RAMB36_X1Y27.REGCLKARDRCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[4].r/CLKAL
  Logical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[4].r/CLKAL
  Location pin: RAMB36_X0Y28.CLKARDCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[4].r/REGCLKAL
  Logical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[4].r/REGCLKAL
  Location pin: RAMB36_X0Y28.REGCLKARDRCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[5].r/CLKAL
  Logical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[5].r/CLKAL
  Location pin: RAMB36_X1Y28.CLKARDCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[5].r/REGCLKAL
  Logical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[5].r/REGCLKAL
  Location pin: RAMB36_X1Y28.REGCLKARDRCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[6].r/CLKAL
  Logical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[6].r/CLKAL
  Location pin: RAMB36_X1Y14.CLKARDCLKL
  Clock network: clkm
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "dvi.dvictrl0/clk_l" derived from  
NET "clk_pad/xcv2.u0/ol" PERIOD = 10 ns HIGH 50%;  duty cycle corrected to 10 
nS  HIGH 5 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.332ns.
--------------------------------------------------------------------------------
Slack:                  8.825ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi.dvictrl0/clkval_0 (FF)
  Destination:          dvi.dvictrl0/clkval_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.077ns (Levels of Logic = 1)
  Clock Path Skew:      -0.003ns (0.120 - 0.123)
  Source Clock:         dvi.dvictrl0/clk_m rising at 0.000ns
  Destination Clock:    dvi.dvictrl0/clk_m rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvictrl0/clkval_0 to dvi.dvictrl0/clkval_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y69.AQ      Tcko                  0.450   dvi.dvictrl0/clkval(0)
                                                       dvi.dvictrl0/clkval_0
    SLICE_X49Y71.A3      net (fanout=2)        0.601   dvi.dvictrl0/clkval(0)
    SLICE_X49Y71.CLK     Tas                   0.026   clk25
                                                       dvi.dvictrl0/Mcount_clkval_xor(1)11
                                                       dvi.dvictrl0/clkval_1
    -------------------------------------------------  ---------------------------
    Total                                      1.077ns (0.476ns logic, 0.601ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------
Slack:                  9.067ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi.dvictrl0/clkval_0 (FF)
  Destination:          dvi.dvictrl0/clkval_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      0.838ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         dvi.dvictrl0/clk_m rising at 0.000ns
  Destination Clock:    dvi.dvictrl0/clk_m rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvictrl0/clkval_0 to dvi.dvictrl0/clkval_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y69.AQ      Tcko                  0.450   dvi.dvictrl0/clkval(0)
                                                       dvi.dvictrl0/clkval_0
    SLICE_X49Y69.A4      net (fanout=2)        0.362   dvi.dvictrl0/clkval(0)
    SLICE_X49Y69.CLK     Tas                   0.026   dvi.dvictrl0/clkval(0)
                                                       dvi.dvictrl0/Mcount_clkval_xor(0)11_INV_0
                                                       dvi.dvictrl0/clkval_0
    -------------------------------------------------  ---------------------------
    Total                                      0.838ns (0.476ns logic, 0.362ns route)
                                                       (56.8% logic, 43.2% route)

--------------------------------------------------------------------------------
Slack:                  9.068ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi.dvictrl0/clkval_1 (FF)
  Destination:          dvi.dvictrl0/clkval_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      0.837ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         dvi.dvictrl0/clk_m rising at 0.000ns
  Destination Clock:    dvi.dvictrl0/clk_m rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvictrl0/clkval_1 to dvi.dvictrl0/clkval_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y71.AQ      Tcko                  0.450   clk25
                                                       dvi.dvictrl0/clkval_1
    SLICE_X49Y71.A4      net (fanout=2)        0.361   clk25
    SLICE_X49Y71.CLK     Tas                   0.026   clk25
                                                       dvi.dvictrl0/Mcount_clkval_xor(1)11
                                                       dvi.dvictrl0/clkval_1
    -------------------------------------------------  ---------------------------
    Total                                      0.837ns (0.476ns logic, 0.361ns route)
                                                       (56.9% logic, 43.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "dvi.dvictrl0/clk_l" derived from
 NET "clk_pad/xcv2.u0/ol" PERIOD = 10 ns HIGH 50%;
 duty cycle corrected to 10 nS  HIGH 5 nS 

--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpco)
  Physical resource: dvi.dvictrl0/dll1/CLK0
  Logical resource: dvi.dvictrl0/dll1/CLK0
  Location pin: DCM_ADV_X0Y2.CLK0
  Clock network: dvi.dvictrl0/clk_l
--------------------------------------------------------------------------------
Slack: 8.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: dvi.dvictrl0/bufg03/I0
  Logical resource: dvi.dvictrl0/bufg03/I0
  Location pin: BUFGCTRL_X0Y5.I0
  Clock network: dvi.dvictrl0/clk_l
--------------------------------------------------------------------------------
Slack: 9.182ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.409ns (Tcl)
  Physical resource: dvi.dvictrl0/clkval(0)/CLK
  Logical resource: dvi.dvictrl0/clkval_0/CK
  Location pin: SLICE_X49Y69.CLK
  Clock network: dvi.dvictrl0/clk_m
--------------------------------------------------------------------------------
Slack: 9.182ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.409ns (Tch)
  Physical resource: dvi.dvictrl0/clkval(0)/CLK
  Logical resource: dvi.dvictrl0/clkval_0/CK
  Location pin: SLICE_X49Y69.CLK
  Clock network: dvi.dvictrl0/clk_m
--------------------------------------------------------------------------------
Slack: 9.182ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.409ns (Tcl)
  Physical resource: clk25/CLK
  Logical resource: dvi.dvictrl0/clkval_1/CK
  Location pin: SLICE_X49Y71.CLK
  Clock network: dvi.dvictrl0/clk_m
--------------------------------------------------------------------------------
Slack: 9.182ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.409ns (Tch)
  Physical resource: clk25/CLK
  Logical resource: dvi.dvictrl0/clkval_1/CK
  Location pin: SLICE_X49Y71.CLK
  Clock network: dvi.dvictrl0/clk_m
--------------------------------------------------------------------------------
Slack: 21.251ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpco)
  Physical resource: dvi.dvictrl0/dll1/CLK0
  Logical resource: dvi.dvictrl0/dll1/CLK0
  Location pin: DCM_ADV_X0Y2.CLK0
  Clock network: dvi.dvictrl0/clk_l
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "clkvga" PERIOD = 15.385 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.700ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clkvga" PERIOD = 15.385 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 13.685ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.850ns (Twpl)
  Physical resource: dvi.dvi0/sync_c.s3_1/CLK
  Logical resource: dvi.dvi0/Mshreg_sync_c.s3_1/CLK
  Location pin: SLICE_X56Y64.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 13.685ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.850ns (Twph)
  Physical resource: dvi.dvi0/sync_c.s3_1/CLK
  Logical resource: dvi.dvi0/Mshreg_sync_c.s3_1/CLK
  Location pin: SLICE_X56Y64.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 13.685ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.850ns (Twpl)
  Physical resource: dvi.dvi0/sync_w.s3_2/CLK
  Logical resource: dvi.dvi0/Mshreg_sync_w.s3_2/CLK
  Location pin: SLICE_X64Y40.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 13.685ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.850ns (Twph)
  Physical resource: dvi.dvi0/sync_w.s3_2/CLK
  Logical resource: dvi.dvi0/Mshreg_sync_w.s3_2/CLK
  Location pin: SLICE_X64Y40.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 13.685ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.850ns (Twpl)
  Physical resource: dvi.dvi0/sync_w.s3_1/CLK
  Logical resource: dvi.dvi0/Mshreg_sync_w.s3_0/CLK
  Location pin: SLICE_X64Y41.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 13.685ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.850ns (Twph)
  Physical resource: dvi.dvi0/sync_w.s3_1/CLK
  Logical resource: dvi.dvi0/Mshreg_sync_w.s3_0/CLK
  Location pin: SLICE_X64Y41.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 13.685ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.850ns (Twpl)
  Physical resource: dvi.dvi0/sync_w.s3_1/CLK
  Logical resource: dvi.dvi0/Mshreg_sync_w.s3_1/CLK
  Location pin: SLICE_X64Y41.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 13.685ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.850ns (Twph)
  Physical resource: dvi.dvi0/sync_w.s3_1/CLK
  Logical resource: dvi.dvi0/Mshreg_sync_w.s3_1/CLK
  Location pin: SLICE_X64Y41.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: clkvga_n/CLK
  Logical resource: dvi.dvictrl0/ddroreg_n/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y62.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: clkvga_n/CLK
  Logical resource: dvi.dvictrl0/ddroreg_n/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y62.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: clkvga_p/CLK
  Logical resource: dvi.dvictrl0/ddroreg_p/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y63.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: clkvga_p/CLK
  Logical resource: dvi.dvictrl0/ddroreg_p/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y63.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: lcd_datal(0)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[0].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y68.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: lcd_datal(0)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[0].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y68.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: lcd_datal(1)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[1].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y69.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: lcd_datal(1)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[1].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y69.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: lcd_datal(2)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[2].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y70.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: lcd_datal(2)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[2].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y70.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: lcd_datal(3)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[3].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y71.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: lcd_datal(3)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[3].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y71.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: lcd_datal(4)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[4].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y72.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: lcd_datal(4)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[4].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y72.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: lcd_datal(5)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[5].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y73.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: lcd_datal(5)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[5].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y73.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: lcd_datal(6)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[6].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y74.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "clk65" PERIOD = 15.385 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk65" PERIOD = 15.385 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 13.719ns (period - min period limit)
  Period: 15.385ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: dvi.dvictrl0/bufg00/I0
  Logical resource: dvi.dvictrl0/bufg00/I0
  Location pin: BUFGCTRL_X0Y6.I0
  Clock network: dvi.dvictrl0/lvgaclk
--------------------------------------------------------------------------------
Slack: 13.719ns (period - min period limit)
  Period: 15.385ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: dvi.dvictrl0/bufg02/I0
  Logical resource: dvi.dvictrl0/bufg02/I0
  Location pin: BUFGCTRL_X0Y27.I0
  Clock network: clk65
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "clk40" PERIOD = 25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk40" PERIOD = 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 23.334ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: dvi.dvictrl0/bufg00/I0
  Logical resource: dvi.dvictrl0/bufg00/I0
  Location pin: BUFGCTRL_X0Y6.I0
  Clock network: dvi.dvictrl0/lvgaclk
--------------------------------------------------------------------------------
Slack: 23.334ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: dvi.dvictrl0/bufg01/I0
  Logical resource: dvi.dvictrl0/bufg01/I0
  Location pin: BUFGCTRL_X0Y4.I0
  Clock network: clk40
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "clk25" PERIOD = 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk25" PERIOD = 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 38.334ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: dvi.dvictrl0/bufg00/I0
  Logical resource: dvi.dvictrl0/bufg00/I0
  Location pin: BUFGCTRL_X0Y6.I0
  Clock network: dvi.dvictrl0/lvgaclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "clk_200" PERIOD = 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7339 paths analyzed, 1869 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.917ns.
--------------------------------------------------------------------------------
Slack:                  0.083ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.964ns (Levels of Logic = 1)
  Clock Path Skew:      0.082ns (0.790 - 0.708)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X3Y86.BQ          Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_21
                                                          ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20
    SLICE_X5Y109.C4         net (fanout=131)      2.632   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20
    SLICE_X5Y109.C          Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.address_12
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(55)1
    RAMB36_X0Y16.DIBDIL3    net (fanout=1)        1.446   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(55)
    RAMB36_X0Y16.CLKBWRCLKL Trdck_DI              0.342   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    ----------------------------------------------------  ---------------------------
    Total                                         4.964ns (0.886ns logic, 4.078ns route)
                                                          (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack:                  0.118ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[57].qi (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.641ns (Levels of Logic = 1)
  Clock Path Skew:      -0.206ns (1.479 - 1.685)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[57].qi to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    ILOGIC_X0Y272.Q2        Tickq                 0.530   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(57)
                                                          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[57].qi
    SLICE_X5Y109.B5         net (fanout=1)        2.037   ddrsp0.ddrc0/sdi_data(57)
    SLICE_X5Y109.B          Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.address_12
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(57)1
    RAMB36_X0Y16.DIBDIL5    net (fanout=1)        1.638   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(57)
    RAMB36_X0Y16.CLKBWRCLKL Trdck_DI              0.342   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    ----------------------------------------------------  ---------------------------
    Total                                         4.641ns (0.966ns logic, 3.675ns route)
                                                          (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack:                  0.124ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[20].qi (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.623ns (Levels of Logic = 1)
  Clock Path Skew:      -0.218ns (1.467 - 1.685)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[20].qi to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    ILOGIC_X0Y72.Q2         Tickq                 0.530   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(20)
                                                          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[20].qi
    SLICE_X6Y78.B6          net (fanout=1)        2.858   ddrsp0.ddrc0/sdi_data(20)
    SLICE_X6Y78.B           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(20)
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(20)1
    RAMB36_X0Y17.DIBDIL4    net (fanout=1)        0.799   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(20)
    RAMB36_X0Y17.CLKBWRCLKL Trdck_DI              0.342   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    ----------------------------------------------------  ---------------------------
    Total                                         4.623ns (0.966ns logic, 3.657ns route)
                                                          (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack:                  0.128ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.919ns (Levels of Logic = 1)
  Clock Path Skew:      0.082ns (0.790 - 0.708)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X3Y86.BQ          Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_21
                                                          ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20
    SLICE_X4Y104.A4         net (fanout=131)      2.206   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20
    SLICE_X4Y104.A          Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(53)
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(53)1
    RAMB36_X0Y16.DIBDIL1    net (fanout=1)        1.827   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(53)
    RAMB36_X0Y16.CLKBWRCLKL Trdck_DI              0.342   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    ----------------------------------------------------  ---------------------------
    Total                                         4.919ns (0.886ns logic, 4.033ns route)
                                                          (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack:                  0.129ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].dsqreg (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.336ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].dsqreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.BQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
    SLICE_X3Y80.B6       net (fanout=65)       0.289   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
    SLICE_X3Y80.B        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/oe1_INV_0
    SLICE_X0Y59.AX       net (fanout=8)        1.512   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/oe
    SLICE_X0Y59.CLK      Tdick                -0.009   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].dsqreg
    -------------------------------------------------  ---------------------------
    Total                                      2.336ns (0.535ns logic, 1.801ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack:                  0.135ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].dsqreg (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.330ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].dsqreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.BQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
    SLICE_X3Y80.B6       net (fanout=65)       0.289   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
    SLICE_X3Y80.B        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/oe1_INV_0
    SLICE_X0Y59.BX       net (fanout=8)        1.512   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/oe
    SLICE_X0Y59.CLK      Tdick                -0.015   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].dsqreg
    -------------------------------------------------  ---------------------------
    Total                                      2.330ns (0.529ns logic, 1.801ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack:                  0.153ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.894ns (Levels of Logic = 1)
  Clock Path Skew:      0.082ns (0.790 - 0.708)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X3Y86.BQ          Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_21
                                                          ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20
    SLICE_X3Y109.A4         net (fanout=131)      2.450   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20
    SLICE_X3Y109.A          Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(58)
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(58)1
    RAMB36_X0Y16.DIBDIL6    net (fanout=1)        1.558   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(58)
    RAMB36_X0Y16.CLKBWRCLKL Trdck_DI              0.342   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    ----------------------------------------------------  ---------------------------
    Total                                         4.894ns (0.886ns logic, 4.008ns route)
                                                          (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack:                  0.161ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.wdata_112 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.719ns (Levels of Logic = 1)
  Clock Path Skew:      -0.085ns (1.340 - 1.425)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/r.wdata_112
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y79.AQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X24Y103.C1     net (fanout=68)       3.173   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    SLICE_X24Y103.CMUX   Tilo                  0.246   ddrsp0.ddrc0/ddr64.ddrc/wdata(113)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd3_RAMC
    SLICE_X11Y99.AX      net (fanout=1)        0.858   ddrsp0.ddrc0/ddr64.ddrc/wdata(112)
    SLICE_X11Y99.CLK     Tdick                -0.008   ddrsp0.ddrc0/ddr64.ddrc/r.wdata_115
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.wdata_112
    -------------------------------------------------  ---------------------------
    Total                                      4.719ns (0.688ns logic, 4.031ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack:                  0.175ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.872ns (Levels of Logic = 1)
  Clock Path Skew:      0.082ns (0.790 - 0.708)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X3Y86.BQ          Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_21
                                                          ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20
    SLICE_X2Y109.A5         net (fanout=131)      2.348   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20
    SLICE_X2Y109.A          Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(59)
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(59)1
    RAMB36_X0Y16.DIBDIL7    net (fanout=1)        1.638   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(59)
    RAMB36_X0Y16.CLKBWRCLKL Trdck_DI              0.342   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    ----------------------------------------------------  ---------------------------
    Total                                         4.872ns (0.886ns logic, 3.986ns route)
                                                          (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack:                  0.206ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdwen (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/wengen (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.288ns (Levels of Logic = 0)
  Clock Path Skew:      0.029ns (1.493 - 1.464)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdwen to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/wengen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y99.CQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.sdwen
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.sdwen
    OLOGIC_X0Y230.D2     net (fanout=4)        1.404   ddrsp0.ddrc0/ddr64.ddrc/r.sdwen
    OLOGIC_X0Y230.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_wenr
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/wengen
    -------------------------------------------------  ---------------------------
    Total                                      2.288ns (0.884ns logic, 1.404ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack:                  0.207ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[62].qi (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[62].dinq1 (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.027ns (Levels of Logic = 0)
  Clock Path Skew:      -0.231ns (1.457 - 1.688)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[62].qi to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[62].dinq1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y277.Q1     Tickq                 0.517   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(62)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[62].qi
    SLICE_X0Y119.CX      net (fanout=1)        1.515   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(62)
    SLICE_X0Y119.CLK     Tdick                -0.005   ddrsp0.ddrc0/sdi_data(127)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[62].dinq1
    -------------------------------------------------  ---------------------------
    Total                                      2.027ns (0.512ns logic, 1.515ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack:                  0.221ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdwen (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/wengen (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.273ns (Levels of Logic = 0)
  Clock Path Skew:      0.029ns (1.493 - 1.464)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdwen to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/wengen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y99.CQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.sdwen
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.sdwen
    OLOGIC_X0Y230.D1     net (fanout=4)        1.389   ddrsp0.ddrc0/ddr64.ddrc/r.sdwen
    OLOGIC_X0Y230.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_wenr
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/wengen
    -------------------------------------------------  ---------------------------
    Total                                      2.273ns (0.884ns logic, 1.389ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack:                  0.224ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.casn (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/casgen (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.272ns (Levels of Logic = 0)
  Clock Path Skew:      0.031ns (1.495 - 1.464)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.casn to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/casgen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y99.BQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.sdwen
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.casn
    OLOGIC_X0Y232.D1     net (fanout=4)        1.388   ddrsp0.ddrc0/ddr64.ddrc/r.casn
    OLOGIC_X0Y232.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_casnr
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/casgen
    -------------------------------------------------  ---------------------------
    Total                                      2.272ns (0.884ns logic, 1.388ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack:                  0.224ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.casn (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/casgen (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.272ns (Levels of Logic = 0)
  Clock Path Skew:      0.031ns (1.495 - 1.464)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.casn to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/casgen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y99.BQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.sdwen
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.casn
    OLOGIC_X0Y232.D2     net (fanout=4)        1.388   ddrsp0.ddrc0/ddr64.ddrc/r.casn
    OLOGIC_X0Y232.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_casnr
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/casgen
    -------------------------------------------------  ---------------------------
    Total                                      2.272ns (0.884ns logic, 1.388ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack:                  0.226ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdcsn_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrbanks[0].csn0gen (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.201ns (Levels of Logic = 0)
  Clock Path Skew:      -0.038ns (0.714 - 0.752)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdcsn_0 to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrbanks[0].csn0gen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y100.BQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.sdcsn_1
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.sdcsn_0
    OLOGIC_X0Y231.D1     net (fanout=10)       1.317   ddrsp0.ddrc0/ddr64.ddrc/r.sdcsn_0
    OLOGIC_X0Y231.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_csnr(0)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrbanks[0].csn0gen
    -------------------------------------------------  ---------------------------
    Total                                      2.201ns (0.884ns logic, 1.317ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack:                  0.226ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdcsn_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrbanks[0].csn0gen (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.201ns (Levels of Logic = 0)
  Clock Path Skew:      -0.038ns (0.714 - 0.752)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdcsn_0 to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrbanks[0].csn0gen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y100.BQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.sdcsn_1
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.sdcsn_0
    OLOGIC_X0Y231.D2     net (fanout=10)       1.317   ddrsp0.ddrc0/ddr64.ddrc/r.sdcsn_0
    OLOGIC_X0Y231.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_csnr(0)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrbanks[0].csn0gen
    -------------------------------------------------  ---------------------------
    Total                                      2.201ns (0.884ns logic, 1.317ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack:                  0.243ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.792ns (Levels of Logic = 1)
  Clock Path Skew:      0.070ns (0.778 - 0.708)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X3Y86.BQ          Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_21
                                                          ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20
    SLICE_X3Y59.A5          net (fanout=131)      1.962   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20
    SLICE_X3Y59.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(9)
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(9)1
    RAMB36_X0Y17.DIADIL9    net (fanout=1)        1.944   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(9)
    RAMB36_X0Y17.CLKBWRCLKL Trdck_DI              0.342   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    ----------------------------------------------------  ---------------------------
    Total                                         4.792ns (0.886ns logic, 3.906ns route)
                                                          (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack:                  0.265ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.waddr_d_5 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.692ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (1.459 - 1.467)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.waddr_d_5 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X7Y86.AQ          Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.waddr_d_4
                                                          ddrsp0.ddrc0/ddr64.ddrc/r.waddr_d_5
    SLICE_X6Y86.C3          net (fanout=9)        0.826   ddrsp0.ddrc0/ddr64.ddrc/r.waddr_d_5
    SLICE_X6Y86.C           Tilo                  0.094   N1423
                                                          ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_1_and0000_SW2
    SLICE_X5Y86.B4          net (fanout=1)        0.504   N1092
    SLICE_X5Y86.B           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_1_cmp_le00001
                                                          ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_1_and0000
    SLICE_X7Y81.B6          net (fanout=6)        0.656   ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_1_and0000
    SLICE_X7Y81.B           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.WEBL0      net (fanout=32)       1.350   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    ----------------------------------------------------  ---------------------------
    Total                                         4.692ns (1.356ns logic, 3.336ns route)
                                                          (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack:                  0.265ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.waddr_d_5 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.692ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (1.459 - 1.467)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.waddr_d_5 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X7Y86.AQ          Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.waddr_d_4
                                                          ddrsp0.ddrc0/ddr64.ddrc/r.waddr_d_5
    SLICE_X6Y86.C3          net (fanout=9)        0.826   ddrsp0.ddrc0/ddr64.ddrc/r.waddr_d_5
    SLICE_X6Y86.C           Tilo                  0.094   N1423
                                                          ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_1_and0000_SW2
    SLICE_X5Y86.B4          net (fanout=1)        0.504   N1092
    SLICE_X5Y86.B           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_1_cmp_le00001
                                                          ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_1_and0000
    SLICE_X7Y81.B6          net (fanout=6)        0.656   ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_1_and0000
    SLICE_X7Y81.B           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.WEBL3      net (fanout=32)       1.350   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    ----------------------------------------------------  ---------------------------
    Total                                         4.692ns (1.356ns logic, 3.336ns route)
                                                          (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack:                  0.265ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.waddr_d_5 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.692ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (1.459 - 1.467)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.waddr_d_5 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X7Y86.AQ          Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.waddr_d_4
                                                          ddrsp0.ddrc0/ddr64.ddrc/r.waddr_d_5
    SLICE_X6Y86.C3          net (fanout=9)        0.826   ddrsp0.ddrc0/ddr64.ddrc/r.waddr_d_5
    SLICE_X6Y86.C           Tilo                  0.094   N1423
                                                          ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_1_and0000_SW2
    SLICE_X5Y86.B4          net (fanout=1)        0.504   N1092
    SLICE_X5Y86.B           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_1_cmp_le00001
                                                          ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_1_and0000
    SLICE_X7Y81.B6          net (fanout=6)        0.656   ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_1_and0000
    SLICE_X7Y81.B           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.WEBL2      net (fanout=32)       1.350   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    ----------------------------------------------------  ---------------------------
    Total                                         4.692ns (1.356ns logic, 3.336ns route)
                                                          (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack:                  0.265ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.waddr_d_5 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.692ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (1.459 - 1.467)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.waddr_d_5 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X7Y86.AQ          Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.waddr_d_4
                                                          ddrsp0.ddrc0/ddr64.ddrc/r.waddr_d_5
    SLICE_X6Y86.C3          net (fanout=9)        0.826   ddrsp0.ddrc0/ddr64.ddrc/r.waddr_d_5
    SLICE_X6Y86.C           Tilo                  0.094   N1423
                                                          ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_1_and0000_SW2
    SLICE_X5Y86.B4          net (fanout=1)        0.504   N1092
    SLICE_X5Y86.B           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_1_cmp_le00001
                                                          ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_1_and0000
    SLICE_X7Y81.B6          net (fanout=6)        0.656   ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_1_and0000
    SLICE_X7Y81.B           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.WEBL1      net (fanout=32)       1.350   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    ----------------------------------------------------  ---------------------------
    Total                                         4.692ns (1.356ns logic, 3.336ns route)
                                                          (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack:                  0.270ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].dsqreg (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.118ns (Levels of Logic = 1)
  Clock Path Skew:      -0.077ns (0.646 - 0.723)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].dsqreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.BQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
    SLICE_X3Y80.B6       net (fanout=65)       0.289   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
    SLICE_X3Y80.B        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/oe1_INV_0
    SLICE_X0Y90.DX       net (fanout=8)        1.287   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/oe
    SLICE_X0Y90.CLK      Tdick                -0.002   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].dsqreg
    -------------------------------------------------  ---------------------------
    Total                                      2.118ns (0.542ns logic, 1.576ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack:                  0.270ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].dsqreg (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.118ns (Levels of Logic = 1)
  Clock Path Skew:      -0.077ns (0.646 - 0.723)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].dsqreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.BQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
    SLICE_X3Y80.B6       net (fanout=65)       0.289   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
    SLICE_X3Y80.B        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/oe1_INV_0
    SLICE_X0Y90.CX       net (fanout=8)        1.287   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/oe
    SLICE_X0Y90.CLK      Tdick                -0.002   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].dsqreg
    -------------------------------------------------  ---------------------------
    Total                                      2.118ns (0.542ns logic, 1.576ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack:                  0.274ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.773ns (Levels of Logic = 1)
  Clock Path Skew:      0.082ns (0.790 - 0.708)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X3Y86.BQ          Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_21
                                                          ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20
    SLICE_X2Y108.A4         net (fanout=131)      2.332   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20
    SLICE_X2Y108.A          Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(56)
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(56)1
    RAMB36_X0Y16.DIBDIL4    net (fanout=1)        1.555   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(56)
    RAMB36_X0Y16.CLKBWRCLKL Trdck_DI              0.342   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    ----------------------------------------------------  ---------------------------
    Total                                         4.773ns (0.886ns logic, 3.887ns route)
                                                          (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack:                  0.276ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[9].qi (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.480ns (Levels of Logic = 1)
  Clock Path Skew:      -0.209ns (1.467 - 1.676)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[9].qi to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    ILOGIC_X0Y64.Q2         Tickq                 0.530   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(9)
                                                          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[9].qi
    SLICE_X3Y59.A6          net (fanout=1)        1.570   ddrsp0.ddrc0/sdi_data(9)
    SLICE_X3Y59.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(9)
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(9)1
    RAMB36_X0Y17.DIADIL9    net (fanout=1)        1.944   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(9)
    RAMB36_X0Y17.CLKBWRCLKL Trdck_DI              0.342   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    ----------------------------------------------------  ---------------------------
    Total                                         4.480ns (0.966ns logic, 3.514ns route)
                                                          (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_200" PERIOD = 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[39].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[39].del_dq0/C
  Location pin: IODELAY_X0Y118.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[47].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[47].del_dq0/C
  Location pin: IODELAY_X0Y248.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[55].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[55].del_dq0/C
  Location pin: IODELAY_X0Y268.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[63].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[63].del_dq0/C
  Location pin: IODELAY_X0Y278.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[48].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[48].del_dq0/C
  Location pin: IODELAY_X0Y249.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[56].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[56].del_dq0/C
  Location pin: IODELAY_X0Y269.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[49].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[49].del_dq0/C
  Location pin: IODELAY_X0Y252.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[57].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[57].del_dq0/C
  Location pin: IODELAY_X0Y272.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[58].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[58].del_dq0/C
  Location pin: IODELAY_X0Y275.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[0].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[0].del_dq0/C
  Location pin: IODELAY_X0Y84.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[59].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[59].del_dq0/C
  Location pin: IODELAY_X0Y276.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[1].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[1].del_dq0/C
  Location pin: IODELAY_X0Y86.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[2].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[2].del_dq0/C
  Location pin: IODELAY_X0Y91.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[3].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[3].del_dq0/C
  Location pin: IODELAY_X0Y93.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[10].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[10].del_dq0/C
  Location pin: IODELAY_X0Y66.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[4].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[4].del_dq0/C
  Location pin: IODELAY_X0Y83.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[11].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[11].del_dq0/C
  Location pin: IODELAY_X0Y68.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[5].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[5].del_dq0/C
  Location pin: IODELAY_X0Y85.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[12].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[12].del_dq0/C
  Location pin: IODELAY_X0Y52.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[20].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[20].del_dq0/C
  Location pin: IODELAY_X0Y72.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[6].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[6].del_dq0/C
  Location pin: IODELAY_X0Y88.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[13].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[13].del_dq0/C
  Location pin: IODELAY_X0Y56.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[21].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[21].del_dq0/C
  Location pin: IODELAY_X0Y74.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[7].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[7].del_dq0/C
  Location pin: IODELAY_X0Y89.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[14].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[14].del_dq0/C
  Location pin: IODELAY_X0Y67.C
  Clock network: clkml
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net 
"ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_90ro" derived from  NET 
"clk_200" PERIOD = 5 ns HIGH 50%;  duty cycle corrected to 5 nS  HIGH 2.500 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 32 paths analyzed, 32 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.544ns.
--------------------------------------------------------------------------------
Slack:                  0.342ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].da0 (FF)
  Requirement:          3.750ns
  Data Path Delay:      3.350ns (Levels of Logic = 0)
  Clock Path Skew:      0.097ns (1.889 - 1.792)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].da0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y90.BQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].dsqreg
    OLOGIC_X0Y257.D1     net (fanout=2)        2.449   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(5)
    OLOGIC_X0Y257.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(5)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].da0
    -------------------------------------------------  ---------------------------
    Total                                      3.350ns (0.901ns logic, 2.449ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack:                  0.342ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].da0/N5 (FF)
  Requirement:          3.750ns
  Data Path Delay:      3.350ns (Levels of Logic = 0)
  Clock Path Skew:      0.097ns (1.889 - 1.792)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].da0/N5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y90.BQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].dsqreg
    OLOGIC_X0Y256.D1     net (fanout=2)        2.449   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(5)
    OLOGIC_X0Y256.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].da0/N5
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].da0/N5
    -------------------------------------------------  ---------------------------
    Total                                      3.350ns (0.901ns logic, 2.449ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack:                  0.533ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].da0 (FF)
  Requirement:          3.750ns
  Data Path Delay:      3.087ns (Levels of Logic = 0)
  Clock Path Skew:      0.025ns (1.817 - 1.792)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].da0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y90.AQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].dsqreg
    OLOGIC_X0Y103.D1     net (fanout=2)        2.186   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(4)
    OLOGIC_X0Y103.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(4)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].da0
    -------------------------------------------------  ---------------------------
    Total                                      3.087ns (0.901ns logic, 2.186ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack:                  0.533ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].da0/N4 (FF)
  Requirement:          3.750ns
  Data Path Delay:      3.087ns (Levels of Logic = 0)
  Clock Path Skew:      0.025ns (1.817 - 1.792)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].da0/N4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y90.AQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].dsqreg
    OLOGIC_X0Y102.D1     net (fanout=2)        2.186   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(4)
    OLOGIC_X0Y102.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].da0/N4
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].da0/N4
    -------------------------------------------------  ---------------------------
    Total                                      3.087ns (0.901ns logic, 2.186ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack:                  0.579ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen (FF)
  Requirement:          3.750ns
  Data Path Delay:      3.107ns (Levels of Logic = 0)
  Clock Path Skew:      0.091ns (1.889 - 1.798)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y91.BQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen_reg
    OLOGIC_X0Y257.T1     net (fanout=2)        2.230   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(5)
    OLOGIC_X0Y257.CLK    Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(5)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen
    -------------------------------------------------  ---------------------------
    Total                                      3.107ns (0.877ns logic, 2.230ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack:                  0.579ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen/N5 (FF)
  Requirement:          3.750ns
  Data Path Delay:      3.107ns (Levels of Logic = 0)
  Clock Path Skew:      0.091ns (1.889 - 1.798)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen/N5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y91.BQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen_reg
    OLOGIC_X0Y256.T1     net (fanout=2)        2.230   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(5)
    OLOGIC_X0Y256.CLK    Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].da0/N5
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen/N5
    -------------------------------------------------  ---------------------------
    Total                                      3.107ns (0.877ns logic, 2.230ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack:                  0.630ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].da0 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.922ns (Levels of Logic = 0)
  Clock Path Skew:      -0.043ns (1.888 - 1.931)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].da0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y59.CQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].dsqreg
    OLOGIC_X0Y63.D1      net (fanout=2)        2.021   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(2)
    OLOGIC_X0Y63.CLK     Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(2)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].da0
    -------------------------------------------------  ---------------------------
    Total                                      2.922ns (0.901ns logic, 2.021ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack:                  0.630ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].da0/N2 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.922ns (Levels of Logic = 0)
  Clock Path Skew:      -0.043ns (1.888 - 1.931)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].da0/N2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y59.CQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].dsqreg
    OLOGIC_X0Y62.D1      net (fanout=2)        2.021   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(2)
    OLOGIC_X0Y62.CLK     Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].da0/N2
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].da0/N2
    -------------------------------------------------  ---------------------------
    Total                                      2.922ns (0.901ns logic, 2.021ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack:                  0.696ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.918ns (Levels of Logic = 0)
  Clock Path Skew:      0.019ns (1.817 - 1.798)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y91.AQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen_reg
    OLOGIC_X0Y103.T1     net (fanout=2)        2.041   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(4)
    OLOGIC_X0Y103.CLK    Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(4)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen
    -------------------------------------------------  ---------------------------
    Total                                      2.918ns (0.877ns logic, 2.041ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack:                  0.696ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen/N4 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.918ns (Levels of Logic = 0)
  Clock Path Skew:      0.019ns (1.817 - 1.798)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen/N4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y91.AQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen_reg
    OLOGIC_X0Y102.T1     net (fanout=2)        2.041   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(4)
    OLOGIC_X0Y102.CLK    Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].da0/N4
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen/N4
    -------------------------------------------------  ---------------------------
    Total                                      2.918ns (0.877ns logic, 2.041ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack:                  0.713ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].da0 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.979ns (Levels of Logic = 0)
  Clock Path Skew:      0.097ns (1.889 - 1.792)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].da0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y90.DQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].dsqreg
    OLOGIC_X0Y263.D1     net (fanout=2)        2.078   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
    OLOGIC_X0Y263.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].da0
    -------------------------------------------------  ---------------------------
    Total                                      2.979ns (0.901ns logic, 2.078ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack:                  0.713ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].da0/N7 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.979ns (Levels of Logic = 0)
  Clock Path Skew:      0.097ns (1.889 - 1.792)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].da0/N7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y90.DQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].dsqreg
    OLOGIC_X0Y262.D1     net (fanout=2)        2.078   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
    OLOGIC_X0Y262.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].da0/N7
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].da0/N7
    -------------------------------------------------  ---------------------------
    Total                                      2.979ns (0.901ns logic, 2.078ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack:                  0.727ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].da0 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.962ns (Levels of Logic = 0)
  Clock Path Skew:      0.094ns (1.886 - 1.792)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].da0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y90.CQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].dsqreg
    OLOGIC_X0Y261.D1     net (fanout=2)        2.061   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(6)
    OLOGIC_X0Y261.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(6)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].da0
    -------------------------------------------------  ---------------------------
    Total                                      2.962ns (0.901ns logic, 2.061ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack:                  0.727ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].da0/N6 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.962ns (Levels of Logic = 0)
  Clock Path Skew:      0.094ns (1.886 - 1.792)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].da0/N6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y90.CQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].dsqreg
    OLOGIC_X0Y260.D1     net (fanout=2)        2.061   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(6)
    OLOGIC_X0Y260.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].da0/N6
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].da0/N6
    -------------------------------------------------  ---------------------------
    Total                                      2.962ns (0.901ns logic, 2.061ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack:                  0.894ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.792ns (Levels of Logic = 0)
  Clock Path Skew:      0.091ns (1.889 - 1.798)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y91.DQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen_reg
    OLOGIC_X0Y263.T1     net (fanout=2)        1.915   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
    OLOGIC_X0Y263.CLK    Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen
    -------------------------------------------------  ---------------------------
    Total                                      2.792ns (0.877ns logic, 1.915ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack:                  0.894ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen/N7 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.792ns (Levels of Logic = 0)
  Clock Path Skew:      0.091ns (1.889 - 1.798)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen/N7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y91.DQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen_reg
    OLOGIC_X0Y262.T1     net (fanout=2)        1.915   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
    OLOGIC_X0Y262.CLK    Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].da0/N7
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen/N7
    -------------------------------------------------  ---------------------------
    Total                                      2.792ns (0.877ns logic, 1.915ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack:                  0.985ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.564ns (Levels of Logic = 0)
  Clock Path Skew:      -0.046ns (1.885 - 1.931)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y59.BQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].dsqreg
    OLOGIC_X0Y59.D1      net (fanout=2)        1.663   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(1)
    OLOGIC_X0Y59.CLK     Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(1)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0
    -------------------------------------------------  ---------------------------
    Total                                      2.564ns (0.901ns logic, 1.663ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack:                  0.985ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.564ns (Levels of Logic = 0)
  Clock Path Skew:      -0.046ns (1.885 - 1.931)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y59.BQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].dsqreg
    OLOGIC_X0Y58.D1      net (fanout=2)        1.663   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(1)
    OLOGIC_X0Y58.CLK     Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1
    -------------------------------------------------  ---------------------------
    Total                                      2.564ns (0.901ns logic, 1.663ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack:                  1.009ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.674ns (Levels of Logic = 0)
  Clock Path Skew:      0.088ns (1.886 - 1.798)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y91.CQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen_reg
    OLOGIC_X0Y261.T1     net (fanout=2)        1.797   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(6)
    OLOGIC_X0Y261.CLK    Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(6)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen
    -------------------------------------------------  ---------------------------
    Total                                      2.674ns (0.877ns logic, 1.797ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack:                  1.009ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen/N6 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.674ns (Levels of Logic = 0)
  Clock Path Skew:      0.088ns (1.886 - 1.798)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen/N6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y91.CQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen_reg
    OLOGIC_X0Y260.T1     net (fanout=2)        1.797   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(6)
    OLOGIC_X0Y260.CLK    Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].da0/N6
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen/N6
    -------------------------------------------------  ---------------------------
    Total                                      2.674ns (0.877ns logic, 1.797ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack:                  1.026ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.536ns (Levels of Logic = 0)
  Clock Path Skew:      -0.033ns (1.888 - 1.921)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y55.CQ       Tcko                  0.445   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen_reg
    OLOGIC_X0Y63.T1      net (fanout=2)        1.681   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(2)
    OLOGIC_X0Y63.CLK     Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(2)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen
    -------------------------------------------------  ---------------------------
    Total                                      2.536ns (0.855ns logic, 1.681ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack:                  1.026ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen/N2 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.536ns (Levels of Logic = 0)
  Clock Path Skew:      -0.033ns (1.888 - 1.921)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen/N2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y55.CQ       Tcko                  0.445   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen_reg
    OLOGIC_X0Y62.T1      net (fanout=2)        1.681   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(2)
    OLOGIC_X0Y62.CLK     Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].da0/N2
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen/N2
    -------------------------------------------------  ---------------------------
    Total                                      2.536ns (0.855ns logic, 1.681ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack:                  1.074ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.485ns (Levels of Logic = 0)
  Clock Path Skew:      -0.036ns (1.885 - 1.921)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y55.BQ       Tcko                  0.445   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen_reg
    OLOGIC_X0Y59.T1      net (fanout=2)        1.630   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(1)
    OLOGIC_X0Y59.CLK     Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(1)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen
    -------------------------------------------------  ---------------------------
    Total                                      2.485ns (0.855ns logic, 1.630ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack:                  1.074ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen/N1 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.485ns (Levels of Logic = 0)
  Clock Path Skew:      -0.036ns (1.885 - 1.921)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen/N1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y55.BQ       Tcko                  0.445   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen_reg
    OLOGIC_X0Y58.T1      net (fanout=2)        1.630   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(1)
    OLOGIC_X0Y58.CLK     Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen/N1
    -------------------------------------------------  ---------------------------
    Total                                      2.485ns (0.855ns logic, 1.630ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack:                  1.630ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0 (FF)
  Requirement:          3.750ns
  Data Path Delay:      1.851ns (Levels of Logic = 0)
  Clock Path Skew:      -0.114ns (1.817 - 1.931)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y59.AQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].dsqreg
    OLOGIC_X0Y97.D1      net (fanout=2)        0.950   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(0)
    OLOGIC_X0Y97.CLK     Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(0)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0
    -------------------------------------------------  ---------------------------
    Total                                      1.851ns (0.901ns logic, 0.950ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_90ro" derived from
 NET "clk_200" PERIOD = 5 ns HIGH 50%;
 duty cycle corrected to 5 nS  HIGH 2.500 nS 

--------------------------------------------------------------------------------
Slack: 2.779ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.221ns (450.248MHz) (Tdcmpco)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/HMODE_dll.dll/CLK0
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/HMODE_dll.dll/CLK0
  Location pin: DCM_ADV_X0Y9.CLK0
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_90ro
--------------------------------------------------------------------------------
Slack: 3.334ns (max period limit - period)
  Period: 5.000ns
  Max period limit: 8.334ns (119.990MHz) (Tdcmpco)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/HMODE_dll.dll/CLK0
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/HMODE_dll.dll/CLK0
  Location pin: DCM_ADV_X0Y9.CLK0
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_90ro
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/bufg2/I0
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/bufg2/I0
  Location pin: BUFGCTRL_X0Y25.I0
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_90ro
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkl(0)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[0].dclk0r/CK
  Location pin: OLOGIC_X0Y61.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkl(0)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[0].dclk0r/CK
  Location pin: OLOGIC_X0Y61.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tockper)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkl(0)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[0].dclk0r/CK
  Location pin: OLOGIC_X0Y61.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkl(1)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[1].dclk0r/CK
  Location pin: OLOGIC_X0Y259.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkl(1)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[1].dclk0r/CK
  Location pin: OLOGIC_X0Y259.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tockper)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkl(1)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[1].dclk0r/CK
  Location pin: OLOGIC_X0Y259.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkbl(0)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[0].dclk0rb/CK
  Location pin: OLOGIC_X0Y60.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkbl(0)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[0].dclk0rb/CK
  Location pin: OLOGIC_X0Y60.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tockper)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkbl(0)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[0].dclk0rb/CK
  Location pin: OLOGIC_X0Y60.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkbl(1)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[1].dclk0rb/CK
  Location pin: OLOGIC_X0Y258.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkbl(1)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[1].dclk0rb/CK
  Location pin: OLOGIC_X0Y258.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tockper)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkbl(1)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[1].dclk0rb/CK
  Location pin: OLOGIC_X0Y258.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0/N0/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0/N0/CK
  Location pin: OLOGIC_X0Y96.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0/N0/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0/N0/CK
  Location pin: OLOGIC_X0Y96.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tockper)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0/N0/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0/N0/CK
  Location pin: OLOGIC_X0Y96.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0/N0/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].doen/N0/CK
  Location pin: OLOGIC_X0Y96.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0/N0/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].doen/N0/CK
  Location pin: OLOGIC_X0Y96.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tockper)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0/N0/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].doen/N0/CK
  Location pin: OLOGIC_X0Y96.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1/CK
  Location pin: OLOGIC_X0Y58.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1/CK
  Location pin: OLOGIC_X0Y58.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tockper)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1/CK
  Location pin: OLOGIC_X0Y58.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen/N1/CK
  Location pin: OLOGIC_X0Y58.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_clkm_clkml_path" TIG;

 1813 paths analyzed, 479 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  6.769ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4 (RAM)
  Data Path Delay:      6.731ns (Levels of Logic = 2)
  Clock Path Skew:      0.272ns (4.291 - 4.019)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X61Y85.AQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X6Y91.A3          net (fanout=295)      2.970   rst0/rstoutl_1
    SLICE_X6Y91.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y81.B4          net (fanout=25)       1.149   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y81.B           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.WEBL3      net (fanout=32)       1.350   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    ----------------------------------------------------  ---------------------------
    Total                                         6.731ns (1.262ns logic, 5.469ns route)
                                                          (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Delay:                  6.769ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4 (RAM)
  Data Path Delay:      6.731ns (Levels of Logic = 2)
  Clock Path Skew:      0.272ns (4.291 - 4.019)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X61Y85.AQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X6Y91.A3          net (fanout=295)      2.970   rst0/rstoutl_1
    SLICE_X6Y91.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y81.B4          net (fanout=25)       1.149   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y81.B           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.WEBL2      net (fanout=32)       1.350   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    ----------------------------------------------------  ---------------------------
    Total                                         6.731ns (1.262ns logic, 5.469ns route)
                                                          (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Delay:                  6.769ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4 (RAM)
  Data Path Delay:      6.731ns (Levels of Logic = 2)
  Clock Path Skew:      0.272ns (4.291 - 4.019)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X61Y85.AQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X6Y91.A3          net (fanout=295)      2.970   rst0/rstoutl_1
    SLICE_X6Y91.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y81.B4          net (fanout=25)       1.149   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y81.B           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.WEBL1      net (fanout=32)       1.350   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    ----------------------------------------------------  ---------------------------
    Total                                         6.731ns (1.262ns logic, 5.469ns route)
                                                          (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Delay:                  6.769ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4 (RAM)
  Data Path Delay:      6.731ns (Levels of Logic = 2)
  Clock Path Skew:      0.272ns (4.291 - 4.019)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X61Y85.AQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X6Y91.A3          net (fanout=295)      2.970   rst0/rstoutl_1
    SLICE_X6Y91.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y81.B4          net (fanout=25)       1.149   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y81.B           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.WEBL0      net (fanout=32)       1.350   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    ----------------------------------------------------  ---------------------------
    Total                                         6.731ns (1.262ns logic, 5.469ns route)
                                                          (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Delay:                  6.639ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_19 (FF)
  Data Path Delay:      6.483ns (Levels of Logic = 3)
  Clock Path Skew:      0.154ns (4.173 - 4.019)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y85.AQ      Tcko                  0.450   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X6Y91.A3       net (fanout=295)      2.970   rst0/rstoutl_1
    SLICE_X6Y91.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                       ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y99.B4       net (fanout=25)       1.278   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y99.B        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.cfg.renable
                                                       ddrsp0.ddrc0/ddr64.ddrc/ri_sdstate(19)19
    SLICE_X7Y99.A5       net (fanout=1)        0.224   ddrsp0.ddrc0/ddr64.ddrc/ri_sdstate(19)19
    SLICE_X7Y99.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.cfg.renable
                                                       ddrsp0.ddrc0/ddr64.ddrc/ri_sdstate(19)25
    SLICE_X8Y95.SR       net (fanout=1)        0.738   ddrsp0.ddrc0/ddr64.ddrc/ri_sdstate(19)25
    SLICE_X8Y95.CLK      Tsrck                 0.541   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_19
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_19
    -------------------------------------------------  ---------------------------
    Total                                      6.483ns (1.273ns logic, 5.210ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Delay:                  6.566ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4 (RAM)
  Data Path Delay:      6.528ns (Levels of Logic = 2)
  Clock Path Skew:      0.272ns (4.291 - 4.019)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X61Y85.AQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X6Y91.A3          net (fanout=295)      2.970   rst0/rstoutl_1
    SLICE_X6Y91.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y81.B4          net (fanout=25)       1.149   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y81.B           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.WEBL6      net (fanout=32)       1.147   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    ----------------------------------------------------  ---------------------------
    Total                                         6.528ns (1.262ns logic, 5.266ns route)
                                                          (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Delay:                  6.566ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4 (RAM)
  Data Path Delay:      6.528ns (Levels of Logic = 2)
  Clock Path Skew:      0.272ns (4.291 - 4.019)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X61Y85.AQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X6Y91.A3          net (fanout=295)      2.970   rst0/rstoutl_1
    SLICE_X6Y91.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y81.B4          net (fanout=25)       1.149   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y81.B           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.WEBL5      net (fanout=32)       1.147   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    ----------------------------------------------------  ---------------------------
    Total                                         6.528ns (1.262ns logic, 5.266ns route)
                                                          (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Delay:                  6.566ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4 (RAM)
  Data Path Delay:      6.528ns (Levels of Logic = 2)
  Clock Path Skew:      0.272ns (4.291 - 4.019)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X61Y85.AQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X6Y91.A3          net (fanout=295)      2.970   rst0/rstoutl_1
    SLICE_X6Y91.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y81.B4          net (fanout=25)       1.149   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y81.B           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.WEBL4      net (fanout=32)       1.147   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    ----------------------------------------------------  ---------------------------
    Total                                         6.528ns (1.262ns logic, 5.266ns route)
                                                          (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Delay:                  6.566ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4 (RAM)
  Data Path Delay:      6.528ns (Levels of Logic = 2)
  Clock Path Skew:      0.272ns (4.291 - 4.019)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X61Y85.AQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X6Y91.A3          net (fanout=295)      2.970   rst0/rstoutl_1
    SLICE_X6Y91.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y81.B4          net (fanout=25)       1.149   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y81.B           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.WEBL7      net (fanout=32)       1.147   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    ----------------------------------------------------  ---------------------------
    Total                                         6.528ns (1.262ns logic, 5.266ns route)
                                                          (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Delay:                  6.288ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd3 (RAM)
  Data Path Delay:      6.267ns (Levels of Logic = 2)
  Clock Path Skew:      0.289ns (4.308 - 4.019)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X61Y85.AQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X6Y91.A3          net (fanout=295)      2.970   rst0/rstoutl_1
    SLICE_X6Y91.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y81.B4          net (fanout=25)       1.149   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y81.B           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y15.WEBL1      net (fanout=32)       0.886   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y15.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd3
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd3
    ----------------------------------------------------  ---------------------------
    Total                                         6.267ns (1.262ns logic, 5.005ns route)
                                                          (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Delay:                  6.288ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd3 (RAM)
  Data Path Delay:      6.267ns (Levels of Logic = 2)
  Clock Path Skew:      0.289ns (4.308 - 4.019)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X61Y85.AQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X6Y91.A3          net (fanout=295)      2.970   rst0/rstoutl_1
    SLICE_X6Y91.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y81.B4          net (fanout=25)       1.149   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y81.B           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y15.WEBL3      net (fanout=32)       0.886   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y15.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd3
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd3
    ----------------------------------------------------  ---------------------------
    Total                                         6.267ns (1.262ns logic, 5.005ns route)
                                                          (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Delay:                  6.288ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd3 (RAM)
  Data Path Delay:      6.267ns (Levels of Logic = 2)
  Clock Path Skew:      0.289ns (4.308 - 4.019)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X61Y85.AQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X6Y91.A3          net (fanout=295)      2.970   rst0/rstoutl_1
    SLICE_X6Y91.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y81.B4          net (fanout=25)       1.149   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y81.B           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y15.WEBL2      net (fanout=32)       0.886   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y15.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd3
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd3
    ----------------------------------------------------  ---------------------------
    Total                                         6.267ns (1.262ns logic, 5.005ns route)
                                                          (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Delay:                  6.288ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd3 (RAM)
  Data Path Delay:      6.267ns (Levels of Logic = 2)
  Clock Path Skew:      0.289ns (4.308 - 4.019)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X61Y85.AQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X6Y91.A3          net (fanout=295)      2.970   rst0/rstoutl_1
    SLICE_X6Y91.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y81.B4          net (fanout=25)       1.149   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y81.B           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y15.WEBL0      net (fanout=32)       0.886   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y15.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd3
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd3
    ----------------------------------------------------  ---------------------------
    Total                                         6.267ns (1.262ns logic, 5.005ns route)
                                                          (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Delay:                  6.232ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.dqm_11 (FF)
  Data Path Delay:      6.106ns (Levels of Logic = 3)
  Clock Path Skew:      0.184ns (4.203 - 4.019)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/r.dqm_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y85.AQ      Tcko                  0.450   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X6Y91.A3       net (fanout=295)      2.970   rst0/rstoutl_1
    SLICE_X6Y91.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                       ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X4Y86.A3       net (fanout=25)       0.975   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X4Y86.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.dqm_7
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00062
    SLICE_X5Y83.B6       net (fanout=4)        0.600   ddrsp0.ddrc0/ddr64.ddrc/N55
    SLICE_X5Y83.B        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.nbdrive
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_10_mux00052
    SLICE_X5Y82.SR       net (fanout=2)        0.282   ddrsp0.ddrc0/ddr64.ddrc/N93
    SLICE_X5Y82.CLK      Tsrck                 0.547   ddrsp0.ddrc0/ddr64.ddrc/r.dqm_11
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.dqm_11
    -------------------------------------------------  ---------------------------
    Total                                      6.106ns (1.279ns logic, 4.827ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Delay:                  6.232ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.dqm_9 (FF)
  Data Path Delay:      6.106ns (Levels of Logic = 3)
  Clock Path Skew:      0.184ns (4.203 - 4.019)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/r.dqm_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y85.AQ      Tcko                  0.450   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X6Y91.A3       net (fanout=295)      2.970   rst0/rstoutl_1
    SLICE_X6Y91.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                       ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X4Y86.A3       net (fanout=25)       0.975   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X4Y86.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.dqm_7
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00062
    SLICE_X5Y83.B6       net (fanout=4)        0.600   ddrsp0.ddrc0/ddr64.ddrc/N55
    SLICE_X5Y83.B        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.nbdrive
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_10_mux00052
    SLICE_X4Y82.SR       net (fanout=2)        0.282   ddrsp0.ddrc0/ddr64.ddrc/N93
    SLICE_X4Y82.CLK      Tsrck                 0.547   ddrsp0.ddrc0/ddr64.ddrc/r.dqm_9
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.dqm_9
    -------------------------------------------------  ---------------------------
    Total                                      6.106ns (1.279ns logic, 4.827ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Delay:                  6.230ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.dqm_10 (FF)
  Data Path Delay:      6.104ns (Levels of Logic = 3)
  Clock Path Skew:      0.184ns (4.203 - 4.019)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/r.dqm_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y85.AQ      Tcko                  0.450   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X6Y91.A3       net (fanout=295)      2.970   rst0/rstoutl_1
    SLICE_X6Y91.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                       ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X4Y86.A3       net (fanout=25)       0.975   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X4Y86.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.dqm_7
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00062
    SLICE_X5Y83.B6       net (fanout=4)        0.600   ddrsp0.ddrc0/ddr64.ddrc/N55
    SLICE_X5Y83.B        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.nbdrive
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_10_mux00052
    SLICE_X5Y82.SR       net (fanout=2)        0.282   ddrsp0.ddrc0/ddr64.ddrc/N93
    SLICE_X5Y82.CLK      Tsrck                 0.545   ddrsp0.ddrc0/ddr64.ddrc/r.dqm_11
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.dqm_10
    -------------------------------------------------  ---------------------------
    Total                                      6.104ns (1.277ns logic, 4.827ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Delay:                  6.226ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.dqm_8 (FF)
  Data Path Delay:      6.100ns (Levels of Logic = 3)
  Clock Path Skew:      0.184ns (4.203 - 4.019)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/r.dqm_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y85.AQ      Tcko                  0.450   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X6Y91.A3       net (fanout=295)      2.970   rst0/rstoutl_1
    SLICE_X6Y91.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                       ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X4Y86.A3       net (fanout=25)       0.975   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X4Y86.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.dqm_7
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00062
    SLICE_X5Y83.B6       net (fanout=4)        0.600   ddrsp0.ddrc0/ddr64.ddrc/N55
    SLICE_X5Y83.B        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.nbdrive
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_10_mux00052
    SLICE_X4Y82.SR       net (fanout=2)        0.282   ddrsp0.ddrc0/ddr64.ddrc/N93
    SLICE_X4Y82.CLK      Tsrck                 0.541   ddrsp0.ddrc0/ddr64.ddrc/r.dqm_9
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.dqm_8
    -------------------------------------------------  ---------------------------
    Total                                      6.100ns (1.273ns logic, 4.827ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Delay:                  6.120ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 (RAM)
  Data Path Delay:      6.090ns (Levels of Logic = 2)
  Clock Path Skew:      0.280ns (4.299 - 4.019)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X61Y85.AQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X6Y91.A3          net (fanout=295)      2.970   rst0/rstoutl_1
    SLICE_X6Y91.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y81.B4          net (fanout=25)       1.149   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y81.B           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.WEBL5      net (fanout=32)       0.709   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    ----------------------------------------------------  ---------------------------
    Total                                         6.090ns (1.262ns logic, 4.828ns route)
                                                          (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Delay:                  6.120ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 (RAM)
  Data Path Delay:      6.090ns (Levels of Logic = 2)
  Clock Path Skew:      0.280ns (4.299 - 4.019)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X61Y85.AQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X6Y91.A3          net (fanout=295)      2.970   rst0/rstoutl_1
    SLICE_X6Y91.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y81.B4          net (fanout=25)       1.149   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y81.B           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.WEBL7      net (fanout=32)       0.709   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    ----------------------------------------------------  ---------------------------
    Total                                         6.090ns (1.262ns logic, 4.828ns route)
                                                          (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Delay:                  6.120ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 (RAM)
  Data Path Delay:      6.090ns (Levels of Logic = 2)
  Clock Path Skew:      0.280ns (4.299 - 4.019)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X61Y85.AQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X6Y91.A3          net (fanout=295)      2.970   rst0/rstoutl_1
    SLICE_X6Y91.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y81.B4          net (fanout=25)       1.149   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y81.B           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.WEBL4      net (fanout=32)       0.709   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    ----------------------------------------------------  ---------------------------
    Total                                         6.090ns (1.262ns logic, 4.828ns route)
                                                          (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Delay:                  6.120ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 (RAM)
  Data Path Delay:      6.090ns (Levels of Logic = 2)
  Clock Path Skew:      0.280ns (4.299 - 4.019)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X61Y85.AQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X6Y91.A3          net (fanout=295)      2.970   rst0/rstoutl_1
    SLICE_X6Y91.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y81.B4          net (fanout=25)       1.149   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y81.B           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.WEBL6      net (fanout=32)       0.709   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    ----------------------------------------------------  ---------------------------
    Total                                         6.090ns (1.262ns logic, 4.828ns route)
                                                          (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Delay:                  6.112ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.dqm_7 (FF)
  Data Path Delay:      5.972ns (Levels of Logic = 3)
  Clock Path Skew:      0.170ns (4.189 - 4.019)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/r.dqm_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y85.AQ      Tcko                  0.450   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X6Y91.A3       net (fanout=295)      2.970   rst0/rstoutl_1
    SLICE_X6Y91.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                       ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X4Y86.A3       net (fanout=25)       0.975   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X4Y86.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.dqm_7
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00062
    SLICE_X5Y84.D6       net (fanout=4)        0.451   ddrsp0.ddrc0/ddr64.ddrc/N55
    SLICE_X5Y84.D        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.dqm_6
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00063111
    SLICE_X4Y86.SR       net (fanout=2)        0.297   ddrsp0.ddrc0/ddr64.ddrc/N88
    SLICE_X4Y86.CLK      Tsrck                 0.547   ddrsp0.ddrc0/ddr64.ddrc/r.dqm_7
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.dqm_7
    -------------------------------------------------  ---------------------------
    Total                                      5.972ns (1.279ns logic, 4.693ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Delay:                  6.097ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.dqm_5 (FF)
  Data Path Delay:      5.965ns (Levels of Logic = 3)
  Clock Path Skew:      0.178ns (4.197 - 4.019)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/r.dqm_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y85.AQ      Tcko                  0.450   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X6Y91.A3       net (fanout=295)      2.970   rst0/rstoutl_1
    SLICE_X6Y91.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                       ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X4Y86.A3       net (fanout=25)       0.975   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X4Y86.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.dqm_7
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00062
    SLICE_X5Y84.D6       net (fanout=4)        0.451   ddrsp0.ddrc0/ddr64.ddrc/N55
    SLICE_X5Y84.D        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.dqm_6
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00063111
    SLICE_X5Y84.SR       net (fanout=2)        0.290   ddrsp0.ddrc0/ddr64.ddrc/N88
    SLICE_X5Y84.CLK      Tsrck                 0.547   ddrsp0.ddrc0/ddr64.ddrc/r.dqm_6
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.dqm_5
    -------------------------------------------------  ---------------------------
    Total                                      5.965ns (1.279ns logic, 4.686ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Delay:                  6.097ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.dqm_6 (FF)
  Data Path Delay:      5.965ns (Levels of Logic = 3)
  Clock Path Skew:      0.178ns (4.197 - 4.019)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/r.dqm_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y85.AQ      Tcko                  0.450   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X6Y91.A3       net (fanout=295)      2.970   rst0/rstoutl_1
    SLICE_X6Y91.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                       ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X4Y86.A3       net (fanout=25)       0.975   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X4Y86.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.dqm_7
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00062
    SLICE_X5Y84.D6       net (fanout=4)        0.451   ddrsp0.ddrc0/ddr64.ddrc/N55
    SLICE_X5Y84.D        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.dqm_6
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00063111
    SLICE_X5Y84.SR       net (fanout=2)        0.290   ddrsp0.ddrc0/ddr64.ddrc/N88
    SLICE_X5Y84.CLK      Tsrck                 0.547   ddrsp0.ddrc0/ddr64.ddrc/r.dqm_6
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.dqm_6
    -------------------------------------------------  ---------------------------
    Total                                      5.965ns (1.279ns logic, 4.686ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Delay:                  6.095ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.dqm_4 (FF)
  Data Path Delay:      5.963ns (Levels of Logic = 3)
  Clock Path Skew:      0.178ns (4.197 - 4.019)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/r.dqm_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y85.AQ      Tcko                  0.450   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X6Y91.A3       net (fanout=295)      2.970   rst0/rstoutl_1
    SLICE_X6Y91.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                       ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X4Y86.A3       net (fanout=25)       0.975   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X4Y86.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.dqm_7
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00062
    SLICE_X5Y84.D6       net (fanout=4)        0.451   ddrsp0.ddrc0/ddr64.ddrc/N55
    SLICE_X5Y84.D        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.dqm_6
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00063111
    SLICE_X5Y84.SR       net (fanout=2)        0.290   ddrsp0.ddrc0/ddr64.ddrc/N88
    SLICE_X5Y84.CLK      Tsrck                 0.545   ddrsp0.ddrc0/ddr64.ddrc/r.dqm_6
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.dqm_4
    -------------------------------------------------  ---------------------------
    Total                                      5.963ns (1.277ns logic, 4.686ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_clkml_clkm_path" TIG;

 514 paths analyzed, 514 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  3.816ns (data path - clock path skew + uncertainty)
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/vlockl (FF)
  Destination:          rst0/r_0 (FF)
  Data Path Delay:      2.835ns (Levels of Logic = 2)
  Clock Path Skew:      -0.671ns (3.888 - 4.559)
  Source Clock:         clkml rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/vlockl to rst0/r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y104.BQ      Tcko                  0.450   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/vlockl
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/vlockl
    SLICE_X29Y82.A3      net (fanout=2)        2.121   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/vlockl
    SLICE_X29Y82.A       Tilo                  0.094   rst0/r(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/odtl_0_and000011
    SLICE_X29Y82.B6      net (fanout=3)        0.143   lock
    SLICE_X29Y82.CLK     Tas                   0.027   rst0/r(3)
                                                       clklock1
                                                       rst0/r_0
    -------------------------------------------------  ---------------------------
    Total                                      2.835ns (0.571ns logic, 2.264ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Delay:                  3.623ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd3_RAMC_D1 (RAM)
  Data Path Delay:      3.623ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd3_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y79.AQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X24Y103.C1     net (fanout=68)       3.173   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.623ns (0.450ns logic, 3.173ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------
Delay:                  3.623ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd3_RAMC (RAM)
  Data Path Delay:      3.623ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd3_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y79.AQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X24Y103.C1     net (fanout=68)       3.173   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.623ns (0.450ns logic, 3.173ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------
Delay:                  3.468ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd3_RAMA_D1 (RAM)
  Data Path Delay:      3.468ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd3_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y79.AQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X24Y106.A1     net (fanout=68)       3.018   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.468ns (0.450ns logic, 3.018ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Delay:                  3.468ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd3_RAMA (RAM)
  Data Path Delay:      3.468ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd3_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y79.AQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X24Y106.A1     net (fanout=68)       3.018   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.468ns (0.450ns logic, 3.018ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Delay:                  3.463ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd3_RAMB_D1 (RAM)
  Data Path Delay:      3.463ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd3_RAMB_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y79.AQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X24Y106.B1     net (fanout=68)       3.013   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.463ns (0.450ns logic, 3.013ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Delay:                  3.463ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd3_RAMB (RAM)
  Data Path Delay:      3.463ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd3_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y79.AQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X24Y106.B1     net (fanout=68)       3.013   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.463ns (0.450ns logic, 3.013ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Delay:                  3.428ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd3_RAMC_D1 (RAM)
  Data Path Delay:      3.428ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd3_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y79.AQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X24Y106.C1     net (fanout=68)       2.978   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.428ns (0.450ns logic, 2.978ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Delay:                  3.428ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd3_RAMC (RAM)
  Data Path Delay:      3.428ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd3_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y79.AQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X24Y106.C1     net (fanout=68)       2.978   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.428ns (0.450ns logic, 2.978ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Delay:                  3.418ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd4_RAMC_D1 (RAM)
  Data Path Delay:      3.418ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd4_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y79.AQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X16Y104.C1     net (fanout=68)       2.968   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.418ns (0.450ns logic, 2.968ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------
Delay:                  3.418ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd4_RAMC (RAM)
  Data Path Delay:      3.418ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd4_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y79.AQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X16Y104.C1     net (fanout=68)       2.968   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.418ns (0.450ns logic, 2.968ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------
Delay:                  3.390ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd4_RAMC_D1 (RAM)
  Data Path Delay:      3.390ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd4_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y79.AQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X16Y98.C1      net (fanout=68)       2.940   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.390ns (0.450ns logic, 2.940ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------
Delay:                  3.390ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd4_RAMC (RAM)
  Data Path Delay:      3.390ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd4_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y79.AQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X16Y98.C1      net (fanout=68)       2.940   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.390ns (0.450ns logic, 2.940ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------
Delay:                  3.304ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd3_RAMA_D1 (RAM)
  Data Path Delay:      3.304ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd3_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y79.AQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X24Y103.A1     net (fanout=68)       2.854   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.304ns (0.450ns logic, 2.854ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Delay:                  3.304ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd3_RAMA (RAM)
  Data Path Delay:      3.304ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd3_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y79.AQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X24Y103.A1     net (fanout=68)       2.854   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.304ns (0.450ns logic, 2.854ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Delay:                  3.303ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd62/DP (RAM)
  Data Path Delay:      3.303ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd62/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y79.AQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X16Y106.B2     net (fanout=68)       2.853   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.303ns (0.450ns logic, 2.853ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Delay:                  3.299ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd3_RAMB_D1 (RAM)
  Data Path Delay:      3.299ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd3_RAMB_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y79.AQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X24Y103.B1     net (fanout=68)       2.849   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.299ns (0.450ns logic, 2.849ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Delay:                  3.299ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd3_RAMB (RAM)
  Data Path Delay:      3.299ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd3_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y79.AQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X24Y103.B1     net (fanout=68)       2.849   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.299ns (0.450ns logic, 2.849ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Delay:                  3.298ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd3_RAMC_D1 (RAM)
  Data Path Delay:      3.298ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd3_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y79.CQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2
    SLICE_X24Y106.C3     net (fanout=68)       2.848   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(2)
    -------------------------------------------------  ---------------------------
    Total                                      3.298ns (0.450ns logic, 2.848ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Delay:                  3.298ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd3_RAMC (RAM)
  Data Path Delay:      3.298ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd3_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y79.CQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2
    SLICE_X24Y106.C3     net (fanout=68)       2.848   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(2)
    -------------------------------------------------  ---------------------------
    Total                                      3.298ns (0.450ns logic, 2.848ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Delay:                  3.262ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd5_RAMA_D1 (RAM)
  Data Path Delay:      3.262ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd5_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y79.AQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X8Y106.A1      net (fanout=68)       2.812   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.262ns (0.450ns logic, 2.812ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Delay:                  3.262ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd5_RAMA (RAM)
  Data Path Delay:      3.262ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd5_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y79.AQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X8Y106.A1      net (fanout=68)       2.812   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.262ns (0.450ns logic, 2.812ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Delay:                  3.257ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd5_RAMB_D1 (RAM)
  Data Path Delay:      3.257ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd5_RAMB_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y79.AQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X8Y106.B1      net (fanout=68)       2.807   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.257ns (0.450ns logic, 2.807ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Delay:                  3.257ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd5_RAMB (RAM)
  Data Path Delay:      3.257ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd5_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y79.AQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X8Y106.B1      net (fanout=68)       2.807   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.257ns (0.450ns logic, 2.807ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Delay:                  3.254ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd62/DP (RAM)
  Data Path Delay:      3.254ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd62/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y79.AQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X16Y105.B2     net (fanout=68)       2.804   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.254ns (0.450ns logic, 2.804ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSPLB_TFT25_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSPLB_TFT40_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSPLB_TFT65_path" TIG;

 49939 paths analyzed, 458 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  5.648ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/r.int_reg_4_9 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      8.684ns (Levels of Logic = 5)
  Clock Path Skew:      3.814ns (5.406 - 1.592)
  Source Clock:         clkm rising
  Destination Clock:    clkvga rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/r.int_reg_4_9 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X67Y67.BQ        Tcko                  0.450   dvi.dvi0/r.int_reg_4_11
                                                         dvi.dvi0/r.int_reg_4_9
    SLICE_X72Y65.B1        net (fanout=5)        1.445   dvi.dvi0/r.int_reg_4_9
    SLICE_X72Y65.COUT      Topcyb                0.483   dvi.dvi0/Msub__sub0001_cy(11)
                                                         dvi.dvi0/Msub__sub0001_lut(9)_INV_0
                                                         dvi.dvi0/Msub__sub0001_cy(11)
    SLICE_X72Y66.CIN       net (fanout=1)        0.000   dvi.dvi0/Msub__sub0001_cy(11)
    SLICE_X72Y66.BMUX      Tcinb                 0.342   dvi.dvi0/_sub0001(15)
                                                         dvi.dvi0/Msub__sub0001_xor(15)
    SLICE_X73Y65.A1        net (fanout=1)        0.898   dvi.dvi0/_sub0001(13)
    SLICE_X73Y65.BMUX      Topab                 0.621   dvi.dvi0/t.hsync
                                                         dvi.dvi0/Mcompar_v1.fifo_ren_cmp_eq0000_lut(4)
                                                         dvi.dvi0/Mcompar_v1.fifo_ren_cmp_eq0000_cy(5)
    SLICE_X71Y57.B1        net (fanout=3)        1.500   dvi.dvi0/v1_fifo_ren_cmp_eq0000
    SLICE_X71Y57.B         Tilo                  0.094   N928
                                                         dvi.dvi0/read_en_clut_SW1
    SLICE_X71Y57.A5        net (fanout=1)        0.224   N928
    SLICE_X71Y57.A         Tilo                  0.094   N928
                                                         dvi.dvi0/read_en_clut
    RAMB36_X3Y8.ENARDENL   net (fanout=1)        2.119   dvi.dvi0/read_en_clut
    RAMB36_X3Y8.CLKARDCLKL Trcck_RDEN            0.414   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        8.684ns (2.498ns logic, 6.186ns route)
                                                         (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Delay:                  5.617ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/r.int_reg_4_4 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      8.626ns (Levels of Logic = 6)
  Clock Path Skew:      3.787ns (5.406 - 1.619)
  Source Clock:         clkm rising
  Destination Clock:    clkvga rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/r.int_reg_4_4 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X66Y67.AQ        Tcko                  0.450   dvi.dvi0/r.int_reg_4_7
                                                         dvi.dvi0/r.int_reg_4_4
    SLICE_X72Y64.A3        net (fanout=5)        1.267   dvi.dvi0/r.int_reg_4_4
    SLICE_X72Y64.COUT      Topcya                0.499   dvi.dvi0/Msub__sub0001_cy(7)
                                                         dvi.dvi0/Msub__sub0001_lut(4)_INV_0
                                                         dvi.dvi0/Msub__sub0001_cy(7)
    SLICE_X72Y65.CIN       net (fanout=1)        0.000   dvi.dvi0/Msub__sub0001_cy(7)
    SLICE_X72Y65.COUT      Tbyp                  0.104   dvi.dvi0/Msub__sub0001_cy(11)
                                                         dvi.dvi0/Msub__sub0001_cy(11)
    SLICE_X72Y66.CIN       net (fanout=1)        0.000   dvi.dvi0/Msub__sub0001_cy(11)
    SLICE_X72Y66.BMUX      Tcinb                 0.342   dvi.dvi0/_sub0001(15)
                                                         dvi.dvi0/Msub__sub0001_xor(15)
    SLICE_X73Y65.A1        net (fanout=1)        0.898   dvi.dvi0/_sub0001(13)
    SLICE_X73Y65.BMUX      Topab                 0.621   dvi.dvi0/t.hsync
                                                         dvi.dvi0/Mcompar_v1.fifo_ren_cmp_eq0000_lut(4)
                                                         dvi.dvi0/Mcompar_v1.fifo_ren_cmp_eq0000_cy(5)
    SLICE_X71Y57.B1        net (fanout=3)        1.500   dvi.dvi0/v1_fifo_ren_cmp_eq0000
    SLICE_X71Y57.B         Tilo                  0.094   N928
                                                         dvi.dvi0/read_en_clut_SW1
    SLICE_X71Y57.A5        net (fanout=1)        0.224   N928
    SLICE_X71Y57.A         Tilo                  0.094   N928
                                                         dvi.dvi0/read_en_clut
    RAMB36_X3Y8.ENARDENL   net (fanout=1)        2.119   dvi.dvi0/read_en_clut
    RAMB36_X3Y8.CLKARDCLKL Trcck_RDEN            0.414   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        8.626ns (2.618ns logic, 6.008ns route)
                                                         (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Delay:                  5.561ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/r.int_reg_4_4 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      8.570ns (Levels of Logic = 6)
  Clock Path Skew:      3.787ns (5.406 - 1.619)
  Source Clock:         clkm rising
  Destination Clock:    clkvga rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/r.int_reg_4_4 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X66Y67.AQ        Tcko                  0.450   dvi.dvi0/r.int_reg_4_7
                                                         dvi.dvi0/r.int_reg_4_4
    SLICE_X72Y64.A3        net (fanout=5)        1.267   dvi.dvi0/r.int_reg_4_4
    SLICE_X72Y64.COUT      Topcya                0.499   dvi.dvi0/Msub__sub0001_cy(7)
                                                         dvi.dvi0/Msub__sub0001_lut(4)_INV_0
                                                         dvi.dvi0/Msub__sub0001_cy(7)
    SLICE_X72Y65.CIN       net (fanout=1)        0.000   dvi.dvi0/Msub__sub0001_cy(7)
    SLICE_X72Y65.DMUX      Tcind                 0.405   dvi.dvi0/Msub__sub0001_cy(11)
                                                         dvi.dvi0/Msub__sub0001_cy(11)
    SLICE_X73Y64.D1        net (fanout=1)        0.850   dvi.dvi0/_sub0001(11)
    SLICE_X73Y64.COUT      Topcyd                0.392   dvi.dvi0/Mcompar_v1.fifo_ren_cmp_eq0000_cy(3)
                                                         dvi.dvi0/Mcompar_v1.fifo_ren_cmp_eq0000_lut(3)
                                                         dvi.dvi0/Mcompar_v1.fifo_ren_cmp_eq0000_cy(3)
    SLICE_X73Y65.CIN       net (fanout=1)        0.000   dvi.dvi0/Mcompar_v1.fifo_ren_cmp_eq0000_cy(3)
    SLICE_X73Y65.BMUX      Tcinb                 0.262   dvi.dvi0/t.hsync
                                                         dvi.dvi0/Mcompar_v1.fifo_ren_cmp_eq0000_cy(5)
    SLICE_X71Y57.B1        net (fanout=3)        1.500   dvi.dvi0/v1_fifo_ren_cmp_eq0000
    SLICE_X71Y57.B         Tilo                  0.094   N928
                                                         dvi.dvi0/read_en_clut_SW1
    SLICE_X71Y57.A5        net (fanout=1)        0.224   N928
    SLICE_X71Y57.A         Tilo                  0.094   N928
                                                         dvi.dvi0/read_en_clut
    RAMB36_X3Y8.ENARDENL   net (fanout=1)        2.119   dvi.dvi0/read_en_clut
    RAMB36_X3Y8.CLKARDCLKL Trcck_RDEN            0.414   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        8.570ns (2.610ns logic, 5.960ns route)
                                                         (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Delay:                  5.528ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/r.int_reg_4_3 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      8.560ns (Levels of Logic = 7)
  Clock Path Skew:      3.810ns (5.406 - 1.596)
  Source Clock:         clkm rising
  Destination Clock:    clkvga rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/r.int_reg_4_3 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X68Y67.DQ        Tcko                  0.471   dvi.dvi0/r.int_reg_4_3
                                                         dvi.dvi0/r.int_reg_4_3
    SLICE_X72Y63.D3        net (fanout=5)        1.191   dvi.dvi0/r.int_reg_4_3
    SLICE_X72Y63.COUT      Topcyd                0.384   dvi.dvi0/Msub__sub0001_cy(3)
                                                         dvi.dvi0/Msub__sub0001_lut(3)_INV_0
                                                         dvi.dvi0/Msub__sub0001_cy(3)
    SLICE_X72Y64.CIN       net (fanout=1)        0.000   dvi.dvi0/Msub__sub0001_cy(3)
    SLICE_X72Y64.COUT      Tbyp                  0.104   dvi.dvi0/Msub__sub0001_cy(7)
                                                         dvi.dvi0/Msub__sub0001_cy(7)
    SLICE_X72Y65.CIN       net (fanout=1)        0.000   dvi.dvi0/Msub__sub0001_cy(7)
    SLICE_X72Y65.COUT      Tbyp                  0.104   dvi.dvi0/Msub__sub0001_cy(11)
                                                         dvi.dvi0/Msub__sub0001_cy(11)
    SLICE_X72Y66.CIN       net (fanout=1)        0.000   dvi.dvi0/Msub__sub0001_cy(11)
    SLICE_X72Y66.BMUX      Tcinb                 0.342   dvi.dvi0/_sub0001(15)
                                                         dvi.dvi0/Msub__sub0001_xor(15)
    SLICE_X73Y65.A1        net (fanout=1)        0.898   dvi.dvi0/_sub0001(13)
    SLICE_X73Y65.BMUX      Topab                 0.621   dvi.dvi0/t.hsync
                                                         dvi.dvi0/Mcompar_v1.fifo_ren_cmp_eq0000_lut(4)
                                                         dvi.dvi0/Mcompar_v1.fifo_ren_cmp_eq0000_cy(5)
    SLICE_X71Y57.B1        net (fanout=3)        1.500   dvi.dvi0/v1_fifo_ren_cmp_eq0000
    SLICE_X71Y57.B         Tilo                  0.094   N928
                                                         dvi.dvi0/read_en_clut_SW1
    SLICE_X71Y57.A5        net (fanout=1)        0.224   N928
    SLICE_X71Y57.A         Tilo                  0.094   N928
                                                         dvi.dvi0/read_en_clut
    RAMB36_X3Y8.ENARDENL   net (fanout=1)        2.119   dvi.dvi0/read_en_clut
    RAMB36_X3Y8.CLKARDCLKL Trcck_RDEN            0.414   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        8.560ns (2.628ns logic, 5.932ns route)
                                                         (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Delay:                  5.509ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/r.int_reg_4_9 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      8.545ns (Levels of Logic = 5)
  Clock Path Skew:      3.814ns (5.406 - 1.592)
  Source Clock:         clkm rising
  Destination Clock:    clkvga rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/r.int_reg_4_9 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X67Y67.BQ        Tcko                  0.450   dvi.dvi0/r.int_reg_4_11
                                                         dvi.dvi0/r.int_reg_4_9
    SLICE_X72Y65.B1        net (fanout=5)        1.445   dvi.dvi0/r.int_reg_4_9
    SLICE_X72Y65.DMUX      Topbd                 0.701   dvi.dvi0/Msub__sub0001_cy(11)
                                                         dvi.dvi0/Msub__sub0001_lut(9)_INV_0
                                                         dvi.dvi0/Msub__sub0001_cy(11)
    SLICE_X73Y64.D1        net (fanout=1)        0.850   dvi.dvi0/_sub0001(11)
    SLICE_X73Y64.COUT      Topcyd                0.392   dvi.dvi0/Mcompar_v1.fifo_ren_cmp_eq0000_cy(3)
                                                         dvi.dvi0/Mcompar_v1.fifo_ren_cmp_eq0000_lut(3)
                                                         dvi.dvi0/Mcompar_v1.fifo_ren_cmp_eq0000_cy(3)
    SLICE_X73Y65.CIN       net (fanout=1)        0.000   dvi.dvi0/Mcompar_v1.fifo_ren_cmp_eq0000_cy(3)
    SLICE_X73Y65.BMUX      Tcinb                 0.262   dvi.dvi0/t.hsync
                                                         dvi.dvi0/Mcompar_v1.fifo_ren_cmp_eq0000_cy(5)
    SLICE_X71Y57.B1        net (fanout=3)        1.500   dvi.dvi0/v1_fifo_ren_cmp_eq0000
    SLICE_X71Y57.B         Tilo                  0.094   N928
                                                         dvi.dvi0/read_en_clut_SW1
    SLICE_X71Y57.A5        net (fanout=1)        0.224   N928
    SLICE_X71Y57.A         Tilo                  0.094   N928
                                                         dvi.dvi0/read_en_clut
    RAMB36_X3Y8.ENARDENL   net (fanout=1)        2.119   dvi.dvi0/read_en_clut
    RAMB36_X3Y8.CLKARDCLKL Trcck_RDEN            0.414   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        8.545ns (2.407ns logic, 6.138ns route)
                                                         (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Delay:                  5.472ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/r.int_reg_4_3 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      8.504ns (Levels of Logic = 7)
  Clock Path Skew:      3.810ns (5.406 - 1.596)
  Source Clock:         clkm rising
  Destination Clock:    clkvga rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/r.int_reg_4_3 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X68Y67.DQ        Tcko                  0.471   dvi.dvi0/r.int_reg_4_3
                                                         dvi.dvi0/r.int_reg_4_3
    SLICE_X72Y63.D3        net (fanout=5)        1.191   dvi.dvi0/r.int_reg_4_3
    SLICE_X72Y63.COUT      Topcyd                0.384   dvi.dvi0/Msub__sub0001_cy(3)
                                                         dvi.dvi0/Msub__sub0001_lut(3)_INV_0
                                                         dvi.dvi0/Msub__sub0001_cy(3)
    SLICE_X72Y64.CIN       net (fanout=1)        0.000   dvi.dvi0/Msub__sub0001_cy(3)
    SLICE_X72Y64.COUT      Tbyp                  0.104   dvi.dvi0/Msub__sub0001_cy(7)
                                                         dvi.dvi0/Msub__sub0001_cy(7)
    SLICE_X72Y65.CIN       net (fanout=1)        0.000   dvi.dvi0/Msub__sub0001_cy(7)
    SLICE_X72Y65.DMUX      Tcind                 0.405   dvi.dvi0/Msub__sub0001_cy(11)
                                                         dvi.dvi0/Msub__sub0001_cy(11)
    SLICE_X73Y64.D1        net (fanout=1)        0.850   dvi.dvi0/_sub0001(11)
    SLICE_X73Y64.COUT      Topcyd                0.392   dvi.dvi0/Mcompar_v1.fifo_ren_cmp_eq0000_cy(3)
                                                         dvi.dvi0/Mcompar_v1.fifo_ren_cmp_eq0000_lut(3)
                                                         dvi.dvi0/Mcompar_v1.fifo_ren_cmp_eq0000_cy(3)
    SLICE_X73Y65.CIN       net (fanout=1)        0.000   dvi.dvi0/Mcompar_v1.fifo_ren_cmp_eq0000_cy(3)
    SLICE_X73Y65.BMUX      Tcinb                 0.262   dvi.dvi0/t.hsync
                                                         dvi.dvi0/Mcompar_v1.fifo_ren_cmp_eq0000_cy(5)
    SLICE_X71Y57.B1        net (fanout=3)        1.500   dvi.dvi0/v1_fifo_ren_cmp_eq0000
    SLICE_X71Y57.B         Tilo                  0.094   N928
                                                         dvi.dvi0/read_en_clut_SW1
    SLICE_X71Y57.A5        net (fanout=1)        0.224   N928
    SLICE_X71Y57.A         Tilo                  0.094   N928
                                                         dvi.dvi0/read_en_clut
    RAMB36_X3Y8.ENARDENL   net (fanout=1)        2.119   dvi.dvi0/read_en_clut
    RAMB36_X3Y8.CLKARDCLKL Trcck_RDEN            0.414   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        8.504ns (2.620ns logic, 5.884ns route)
                                                         (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Delay:                  5.445ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/r.int_reg_4_4 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      8.454ns (Levels of Logic = 6)
  Clock Path Skew:      3.787ns (5.406 - 1.619)
  Source Clock:         clkm rising
  Destination Clock:    clkvga rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/r.int_reg_4_4 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X66Y67.AQ        Tcko                  0.450   dvi.dvi0/r.int_reg_4_7
                                                         dvi.dvi0/r.int_reg_4_4
    SLICE_X72Y64.A3        net (fanout=5)        1.267   dvi.dvi0/r.int_reg_4_4
    SLICE_X72Y64.COUT      Topcya                0.499   dvi.dvi0/Msub__sub0001_cy(7)
                                                         dvi.dvi0/Msub__sub0001_lut(4)_INV_0
                                                         dvi.dvi0/Msub__sub0001_cy(7)
    SLICE_X72Y65.CIN       net (fanout=1)        0.000   dvi.dvi0/Msub__sub0001_cy(7)
    SLICE_X72Y65.CMUX      Tcinc                 0.337   dvi.dvi0/Msub__sub0001_cy(11)
                                                         dvi.dvi0/Msub__sub0001_cy(11)
    SLICE_X73Y64.D2        net (fanout=1)        0.802   dvi.dvi0/_sub0001(10)
    SLICE_X73Y64.COUT      Topcyd                0.392   dvi.dvi0/Mcompar_v1.fifo_ren_cmp_eq0000_cy(3)
                                                         dvi.dvi0/Mcompar_v1.fifo_ren_cmp_eq0000_lut(3)
                                                         dvi.dvi0/Mcompar_v1.fifo_ren_cmp_eq0000_cy(3)
    SLICE_X73Y65.CIN       net (fanout=1)        0.000   dvi.dvi0/Mcompar_v1.fifo_ren_cmp_eq0000_cy(3)
    SLICE_X73Y65.BMUX      Tcinb                 0.262   dvi.dvi0/t.hsync
                                                         dvi.dvi0/Mcompar_v1.fifo_ren_cmp_eq0000_cy(5)
    SLICE_X71Y57.B1        net (fanout=3)        1.500   dvi.dvi0/v1_fifo_ren_cmp_eq0000
    SLICE_X71Y57.B         Tilo                  0.094   N928
                                                         dvi.dvi0/read_en_clut_SW1
    SLICE_X71Y57.A5        net (fanout=1)        0.224   N928
    SLICE_X71Y57.A         Tilo                  0.094   N928
                                                         dvi.dvi0/read_en_clut
    RAMB36_X3Y8.ENARDENL   net (fanout=1)        2.119   dvi.dvi0/read_en_clut
    RAMB36_X3Y8.CLKARDCLKL Trcck_RDEN            0.414   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        8.454ns (2.542ns logic, 5.912ns route)
                                                         (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Delay:                  5.434ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/r.int_reg_4_9 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      8.470ns (Levels of Logic = 5)
  Clock Path Skew:      3.814ns (5.406 - 1.592)
  Source Clock:         clkm rising
  Destination Clock:    clkvga rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/r.int_reg_4_9 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X67Y67.BQ        Tcko                  0.450   dvi.dvi0/r.int_reg_4_11
                                                         dvi.dvi0/r.int_reg_4_9
    SLICE_X72Y65.B1        net (fanout=5)        1.445   dvi.dvi0/r.int_reg_4_9
    SLICE_X72Y65.COUT      Topcyb                0.483   dvi.dvi0/Msub__sub0001_cy(11)
                                                         dvi.dvi0/Msub__sub0001_lut(9)_INV_0
                                                         dvi.dvi0/Msub__sub0001_cy(11)
    SLICE_X72Y66.CIN       net (fanout=1)        0.000   dvi.dvi0/Msub__sub0001_cy(11)
    SLICE_X72Y66.DMUX      Tcind                 0.405   dvi.dvi0/_sub0001(15)
                                                         dvi.dvi0/Msub__sub0001_xor(15)
    SLICE_X73Y65.B3        net (fanout=1)        0.629   dvi.dvi0/_sub0001(15)
    SLICE_X73Y65.BMUX      Topbb                 0.613   dvi.dvi0/t.hsync
                                                         dvi.dvi0/Mcompar_v1.fifo_ren_cmp_eq0000_lut(5)
                                                         dvi.dvi0/Mcompar_v1.fifo_ren_cmp_eq0000_cy(5)
    SLICE_X71Y57.B1        net (fanout=3)        1.500   dvi.dvi0/v1_fifo_ren_cmp_eq0000
    SLICE_X71Y57.B         Tilo                  0.094   N928
                                                         dvi.dvi0/read_en_clut_SW1
    SLICE_X71Y57.A5        net (fanout=1)        0.224   N928
    SLICE_X71Y57.A         Tilo                  0.094   N928
                                                         dvi.dvi0/read_en_clut
    RAMB36_X3Y8.ENARDENL   net (fanout=1)        2.119   dvi.dvi0/read_en_clut
    RAMB36_X3Y8.CLKARDCLKL Trcck_RDEN            0.414   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        8.470ns (2.553ns logic, 5.917ns route)
                                                         (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Delay:                  5.418ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/r.int_reg_4_9 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      8.454ns (Levels of Logic = 5)
  Clock Path Skew:      3.814ns (5.406 - 1.592)
  Source Clock:         clkm rising
  Destination Clock:    clkvga rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/r.int_reg_4_9 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X67Y67.BQ        Tcko                  0.450   dvi.dvi0/r.int_reg_4_11
                                                         dvi.dvi0/r.int_reg_4_9
    SLICE_X72Y65.B1        net (fanout=5)        1.445   dvi.dvi0/r.int_reg_4_9
    SLICE_X72Y65.CMUX      Topbc                 0.658   dvi.dvi0/Msub__sub0001_cy(11)
                                                         dvi.dvi0/Msub__sub0001_lut(9)_INV_0
                                                         dvi.dvi0/Msub__sub0001_cy(11)
    SLICE_X73Y64.D2        net (fanout=1)        0.802   dvi.dvi0/_sub0001(10)
    SLICE_X73Y64.COUT      Topcyd                0.392   dvi.dvi0/Mcompar_v1.fifo_ren_cmp_eq0000_cy(3)
                                                         dvi.dvi0/Mcompar_v1.fifo_ren_cmp_eq0000_lut(3)
                                                         dvi.dvi0/Mcompar_v1.fifo_ren_cmp_eq0000_cy(3)
    SLICE_X73Y65.CIN       net (fanout=1)        0.000   dvi.dvi0/Mcompar_v1.fifo_ren_cmp_eq0000_cy(3)
    SLICE_X73Y65.BMUX      Tcinb                 0.262   dvi.dvi0/t.hsync
                                                         dvi.dvi0/Mcompar_v1.fifo_ren_cmp_eq0000_cy(5)
    SLICE_X71Y57.B1        net (fanout=3)        1.500   dvi.dvi0/v1_fifo_ren_cmp_eq0000
    SLICE_X71Y57.B         Tilo                  0.094   N928
                                                         dvi.dvi0/read_en_clut_SW1
    SLICE_X71Y57.A5        net (fanout=1)        0.224   N928
    SLICE_X71Y57.A         Tilo                  0.094   N928
                                                         dvi.dvi0/read_en_clut
    RAMB36_X3Y8.ENARDENL   net (fanout=1)        2.119   dvi.dvi0/read_en_clut
    RAMB36_X3Y8.CLKARDCLKL Trcck_RDEN            0.414   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        8.454ns (2.364ns logic, 6.090ns route)
                                                         (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Delay:                  5.405ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/r.int_reg_4_5 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      8.414ns (Levels of Logic = 6)
  Clock Path Skew:      3.787ns (5.406 - 1.619)
  Source Clock:         clkm rising
  Destination Clock:    clkvga rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/r.int_reg_4_5 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X66Y67.BQ        Tcko                  0.450   dvi.dvi0/r.int_reg_4_7
                                                         dvi.dvi0/r.int_reg_4_5
    SLICE_X72Y64.B4        net (fanout=5)        1.071   dvi.dvi0/r.int_reg_4_5
    SLICE_X72Y64.COUT      Topcyb                0.483   dvi.dvi0/Msub__sub0001_cy(7)
                                                         dvi.dvi0/Msub__sub0001_lut(5)_INV_0
                                                         dvi.dvi0/Msub__sub0001_cy(7)
    SLICE_X72Y65.CIN       net (fanout=1)        0.000   dvi.dvi0/Msub__sub0001_cy(7)
    SLICE_X72Y65.COUT      Tbyp                  0.104   dvi.dvi0/Msub__sub0001_cy(11)
                                                         dvi.dvi0/Msub__sub0001_cy(11)
    SLICE_X72Y66.CIN       net (fanout=1)        0.000   dvi.dvi0/Msub__sub0001_cy(11)
    SLICE_X72Y66.BMUX      Tcinb                 0.342   dvi.dvi0/_sub0001(15)
                                                         dvi.dvi0/Msub__sub0001_xor(15)
    SLICE_X73Y65.A1        net (fanout=1)        0.898   dvi.dvi0/_sub0001(13)
    SLICE_X73Y65.BMUX      Topab                 0.621   dvi.dvi0/t.hsync
                                                         dvi.dvi0/Mcompar_v1.fifo_ren_cmp_eq0000_lut(4)
                                                         dvi.dvi0/Mcompar_v1.fifo_ren_cmp_eq0000_cy(5)
    SLICE_X71Y57.B1        net (fanout=3)        1.500   dvi.dvi0/v1_fifo_ren_cmp_eq0000
    SLICE_X71Y57.B         Tilo                  0.094   N928
                                                         dvi.dvi0/read_en_clut_SW1
    SLICE_X71Y57.A5        net (fanout=1)        0.224   N928
    SLICE_X71Y57.A         Tilo                  0.094   N928
                                                         dvi.dvi0/read_en_clut
    RAMB36_X3Y8.ENARDENL   net (fanout=1)        2.119   dvi.dvi0/read_en_clut
    RAMB36_X3Y8.CLKARDCLKL Trcck_RDEN            0.414   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        8.414ns (2.602ns logic, 5.812ns route)
                                                         (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Delay:                  5.403ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/r.int_reg_4_4 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      8.412ns (Levels of Logic = 6)
  Clock Path Skew:      3.787ns (5.406 - 1.619)
  Source Clock:         clkm rising
  Destination Clock:    clkvga rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/r.int_reg_4_4 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X66Y67.AQ        Tcko                  0.450   dvi.dvi0/r.int_reg_4_7
                                                         dvi.dvi0/r.int_reg_4_4
    SLICE_X72Y64.A3        net (fanout=5)        1.267   dvi.dvi0/r.int_reg_4_4
    SLICE_X72Y64.COUT      Topcya                0.499   dvi.dvi0/Msub__sub0001_cy(7)
                                                         dvi.dvi0/Msub__sub0001_lut(4)_INV_0
                                                         dvi.dvi0/Msub__sub0001_cy(7)
    SLICE_X72Y65.CIN       net (fanout=1)        0.000   dvi.dvi0/Msub__sub0001_cy(7)
    SLICE_X72Y65.COUT      Tbyp                  0.104   dvi.dvi0/Msub__sub0001_cy(11)
                                                         dvi.dvi0/Msub__sub0001_cy(11)
    SLICE_X72Y66.CIN       net (fanout=1)        0.000   dvi.dvi0/Msub__sub0001_cy(11)
    SLICE_X72Y66.DMUX      Tcind                 0.405   dvi.dvi0/_sub0001(15)
                                                         dvi.dvi0/Msub__sub0001_xor(15)
    SLICE_X73Y65.B3        net (fanout=1)        0.629   dvi.dvi0/_sub0001(15)
    SLICE_X73Y65.BMUX      Topbb                 0.613   dvi.dvi0/t.hsync
                                                         dvi.dvi0/Mcompar_v1.fifo_ren_cmp_eq0000_lut(5)
                                                         dvi.dvi0/Mcompar_v1.fifo_ren_cmp_eq0000_cy(5)
    SLICE_X71Y57.B1        net (fanout=3)        1.500   dvi.dvi0/v1_fifo_ren_cmp_eq0000
    SLICE_X71Y57.B         Tilo                  0.094   N928
                                                         dvi.dvi0/read_en_clut_SW1
    SLICE_X71Y57.A5        net (fanout=1)        0.224   N928
    SLICE_X71Y57.A         Tilo                  0.094   N928
                                                         dvi.dvi0/read_en_clut
    RAMB36_X3Y8.ENARDENL   net (fanout=1)        2.119   dvi.dvi0/read_en_clut
    RAMB36_X3Y8.CLKARDCLKL Trcck_RDEN            0.414   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        8.412ns (2.673ns logic, 5.739ns route)
                                                         (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Delay:                  5.387ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/r.int_reg_4_0 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      8.419ns (Levels of Logic = 7)
  Clock Path Skew:      3.810ns (5.406 - 1.596)
  Source Clock:         clkm rising
  Destination Clock:    clkvga rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/r.int_reg_4_0 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X68Y67.AQ        Tcko                  0.471   dvi.dvi0/r.int_reg_4_3
                                                         dvi.dvi0/r.int_reg_4_0
    SLICE_X72Y63.A3        net (fanout=5)        0.935   dvi.dvi0/r.int_reg_4_0
    SLICE_X72Y63.COUT      Topcya                0.499   dvi.dvi0/Msub__sub0001_cy(3)
                                                         dvi.dvi0/r.int_reg_4_0_rt
                                                         dvi.dvi0/Msub__sub0001_cy(3)
    SLICE_X72Y64.CIN       net (fanout=1)        0.000   dvi.dvi0/Msub__sub0001_cy(3)
    SLICE_X72Y64.COUT      Tbyp                  0.104   dvi.dvi0/Msub__sub0001_cy(7)
                                                         dvi.dvi0/Msub__sub0001_cy(7)
    SLICE_X72Y65.CIN       net (fanout=1)        0.000   dvi.dvi0/Msub__sub0001_cy(7)
    SLICE_X72Y65.COUT      Tbyp                  0.104   dvi.dvi0/Msub__sub0001_cy(11)
                                                         dvi.dvi0/Msub__sub0001_cy(11)
    SLICE_X72Y66.CIN       net (fanout=1)        0.000   dvi.dvi0/Msub__sub0001_cy(11)
    SLICE_X72Y66.BMUX      Tcinb                 0.342   dvi.dvi0/_sub0001(15)
                                                         dvi.dvi0/Msub__sub0001_xor(15)
    SLICE_X73Y65.A1        net (fanout=1)        0.898   dvi.dvi0/_sub0001(13)
    SLICE_X73Y65.BMUX      Topab                 0.621   dvi.dvi0/t.hsync
                                                         dvi.dvi0/Mcompar_v1.fifo_ren_cmp_eq0000_lut(4)
                                                         dvi.dvi0/Mcompar_v1.fifo_ren_cmp_eq0000_cy(5)
    SLICE_X71Y57.B1        net (fanout=3)        1.500   dvi.dvi0/v1_fifo_ren_cmp_eq0000
    SLICE_X71Y57.B         Tilo                  0.094   N928
                                                         dvi.dvi0/read_en_clut_SW1
    SLICE_X71Y57.A5        net (fanout=1)        0.224   N928
    SLICE_X71Y57.A         Tilo                  0.094   N928
                                                         dvi.dvi0/read_en_clut
    RAMB36_X3Y8.ENARDENL   net (fanout=1)        2.119   dvi.dvi0/read_en_clut
    RAMB36_X3Y8.CLKARDCLKL Trcck_RDEN            0.414   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        8.419ns (2.743ns logic, 5.676ns route)
                                                         (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Delay:                  5.358ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/r.int_reg_4_4 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      8.367ns (Levels of Logic = 5)
  Clock Path Skew:      3.787ns (5.406 - 1.619)
  Source Clock:         clkm rising
  Destination Clock:    clkvga rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/r.int_reg_4_4 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X66Y67.AQ        Tcko                  0.450   dvi.dvi0/r.int_reg_4_7
                                                         dvi.dvi0/r.int_reg_4_4
    SLICE_X72Y64.A3        net (fanout=5)        1.267   dvi.dvi0/r.int_reg_4_4
    SLICE_X72Y64.CMUX      Topac                 0.676   dvi.dvi0/Msub__sub0001_cy(7)
                                                         dvi.dvi0/Msub__sub0001_lut(4)_INV_0
                                                         dvi.dvi0/Msub__sub0001_cy(7)
    SLICE_X73Y64.C1        net (fanout=1)        0.844   dvi.dvi0/_sub0001(6)
    SLICE_X73Y64.COUT      Topcyc                0.423   dvi.dvi0/Mcompar_v1.fifo_ren_cmp_eq0000_cy(3)
                                                         dvi.dvi0/Mcompar_v1.fifo_ren_cmp_eq0000_lut(2)
                                                         dvi.dvi0/Mcompar_v1.fifo_ren_cmp_eq0000_cy(3)
    SLICE_X73Y65.CIN       net (fanout=1)        0.000   dvi.dvi0/Mcompar_v1.fifo_ren_cmp_eq0000_cy(3)
    SLICE_X73Y65.BMUX      Tcinb                 0.262   dvi.dvi0/t.hsync
                                                         dvi.dvi0/Mcompar_v1.fifo_ren_cmp_eq0000_cy(5)
    SLICE_X71Y57.B1        net (fanout=3)        1.500   dvi.dvi0/v1_fifo_ren_cmp_eq0000
    SLICE_X71Y57.B         Tilo                  0.094   N928
                                                         dvi.dvi0/read_en_clut_SW1
    SLICE_X71Y57.A5        net (fanout=1)        0.224   N928
    SLICE_X71Y57.A         Tilo                  0.094   N928
                                                         dvi.dvi0/read_en_clut
    RAMB36_X3Y8.ENARDENL   net (fanout=1)        2.119   dvi.dvi0/read_en_clut
    RAMB36_X3Y8.CLKARDCLKL Trcck_RDEN            0.414   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        8.367ns (2.413ns logic, 5.954ns route)
                                                         (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Delay:                  5.356ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/r.int_reg_4_3 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      8.388ns (Levels of Logic = 7)
  Clock Path Skew:      3.810ns (5.406 - 1.596)
  Source Clock:         clkm rising
  Destination Clock:    clkvga rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/r.int_reg_4_3 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X68Y67.DQ        Tcko                  0.471   dvi.dvi0/r.int_reg_4_3
                                                         dvi.dvi0/r.int_reg_4_3
    SLICE_X72Y63.D3        net (fanout=5)        1.191   dvi.dvi0/r.int_reg_4_3
    SLICE_X72Y63.COUT      Topcyd                0.384   dvi.dvi0/Msub__sub0001_cy(3)
                                                         dvi.dvi0/Msub__sub0001_lut(3)_INV_0
                                                         dvi.dvi0/Msub__sub0001_cy(3)
    SLICE_X72Y64.CIN       net (fanout=1)        0.000   dvi.dvi0/Msub__sub0001_cy(3)
    SLICE_X72Y64.COUT      Tbyp                  0.104   dvi.dvi0/Msub__sub0001_cy(7)
                                                         dvi.dvi0/Msub__sub0001_cy(7)
    SLICE_X72Y65.CIN       net (fanout=1)        0.000   dvi.dvi0/Msub__sub0001_cy(7)
    SLICE_X72Y65.CMUX      Tcinc                 0.337   dvi.dvi0/Msub__sub0001_cy(11)
                                                         dvi.dvi0/Msub__sub0001_cy(11)
    SLICE_X73Y64.D2        net (fanout=1)        0.802   dvi.dvi0/_sub0001(10)
    SLICE_X73Y64.COUT      Topcyd                0.392   dvi.dvi0/Mcompar_v1.fifo_ren_cmp_eq0000_cy(3)
                                                         dvi.dvi0/Mcompar_v1.fifo_ren_cmp_eq0000_lut(3)
                                                         dvi.dvi0/Mcompar_v1.fifo_ren_cmp_eq0000_cy(3)
    SLICE_X73Y65.CIN       net (fanout=1)        0.000   dvi.dvi0/Mcompar_v1.fifo_ren_cmp_eq0000_cy(3)
    SLICE_X73Y65.BMUX      Tcinb                 0.262   dvi.dvi0/t.hsync
                                                         dvi.dvi0/Mcompar_v1.fifo_ren_cmp_eq0000_cy(5)
    SLICE_X71Y57.B1        net (fanout=3)        1.500   dvi.dvi0/v1_fifo_ren_cmp_eq0000
    SLICE_X71Y57.B         Tilo                  0.094   N928
                                                         dvi.dvi0/read_en_clut_SW1
    SLICE_X71Y57.A5        net (fanout=1)        0.224   N928
    SLICE_X71Y57.A         Tilo                  0.094   N928
                                                         dvi.dvi0/read_en_clut
    RAMB36_X3Y8.ENARDENL   net (fanout=1)        2.119   dvi.dvi0/read_en_clut
    RAMB36_X3Y8.CLKARDCLKL Trcck_RDEN            0.414   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        8.388ns (2.552ns logic, 5.836ns route)
                                                         (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Delay:                  5.349ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/r.int_reg_4_5 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      8.358ns (Levels of Logic = 6)
  Clock Path Skew:      3.787ns (5.406 - 1.619)
  Source Clock:         clkm rising
  Destination Clock:    clkvga rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/r.int_reg_4_5 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X66Y67.BQ        Tcko                  0.450   dvi.dvi0/r.int_reg_4_7
                                                         dvi.dvi0/r.int_reg_4_5
    SLICE_X72Y64.B4        net (fanout=5)        1.071   dvi.dvi0/r.int_reg_4_5
    SLICE_X72Y64.COUT      Topcyb                0.483   dvi.dvi0/Msub__sub0001_cy(7)
                                                         dvi.dvi0/Msub__sub0001_lut(5)_INV_0
                                                         dvi.dvi0/Msub__sub0001_cy(7)
    SLICE_X72Y65.CIN       net (fanout=1)        0.000   dvi.dvi0/Msub__sub0001_cy(7)
    SLICE_X72Y65.DMUX      Tcind                 0.405   dvi.dvi0/Msub__sub0001_cy(11)
                                                         dvi.dvi0/Msub__sub0001_cy(11)
    SLICE_X73Y64.D1        net (fanout=1)        0.850   dvi.dvi0/_sub0001(11)
    SLICE_X73Y64.COUT      Topcyd                0.392   dvi.dvi0/Mcompar_v1.fifo_ren_cmp_eq0000_cy(3)
                                                         dvi.dvi0/Mcompar_v1.fifo_ren_cmp_eq0000_lut(3)
                                                         dvi.dvi0/Mcompar_v1.fifo_ren_cmp_eq0000_cy(3)
    SLICE_X73Y65.CIN       net (fanout=1)        0.000   dvi.dvi0/Mcompar_v1.fifo_ren_cmp_eq0000_cy(3)
    SLICE_X73Y65.BMUX      Tcinb                 0.262   dvi.dvi0/t.hsync
                                                         dvi.dvi0/Mcompar_v1.fifo_ren_cmp_eq0000_cy(5)
    SLICE_X71Y57.B1        net (fanout=3)        1.500   dvi.dvi0/v1_fifo_ren_cmp_eq0000
    SLICE_X71Y57.B         Tilo                  0.094   N928
                                                         dvi.dvi0/read_en_clut_SW1
    SLICE_X71Y57.A5        net (fanout=1)        0.224   N928
    SLICE_X71Y57.A         Tilo                  0.094   N928
                                                         dvi.dvi0/read_en_clut
    RAMB36_X3Y8.ENARDENL   net (fanout=1)        2.119   dvi.dvi0/read_en_clut
    RAMB36_X3Y8.CLKARDCLKL Trcck_RDEN            0.414   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        8.358ns (2.594ns logic, 5.764ns route)
                                                         (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Delay:                  5.348ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/r.int_reg_4_3 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      8.380ns (Levels of Logic = 6)
  Clock Path Skew:      3.810ns (5.406 - 1.596)
  Source Clock:         clkm rising
  Destination Clock:    clkvga rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/r.int_reg_4_3 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X68Y67.DQ        Tcko                  0.471   dvi.dvi0/r.int_reg_4_3
                                                         dvi.dvi0/r.int_reg_4_3
    SLICE_X72Y63.D3        net (fanout=5)        1.191   dvi.dvi0/r.int_reg_4_3
    SLICE_X72Y63.COUT      Topcyd                0.384   dvi.dvi0/Msub__sub0001_cy(3)
                                                         dvi.dvi0/Msub__sub0001_lut(3)_INV_0
                                                         dvi.dvi0/Msub__sub0001_cy(3)
    SLICE_X72Y64.CIN       net (fanout=1)        0.000   dvi.dvi0/Msub__sub0001_cy(3)
    SLICE_X72Y64.BMUX      Tcinb                 0.342   dvi.dvi0/Msub__sub0001_cy(7)
                                                         dvi.dvi0/Msub__sub0001_cy(7)
    SLICE_X73Y64.B2        net (fanout=1)        0.784   dvi.dvi0/_sub0001(5)
    SLICE_X73Y64.COUT      Topcyb                0.501   dvi.dvi0/Mcompar_v1.fifo_ren_cmp_eq0000_cy(3)
                                                         dvi.dvi0/Mcompar_v1.fifo_ren_cmp_eq0000_lut(1)
                                                         dvi.dvi0/Mcompar_v1.fifo_ren_cmp_eq0000_cy(3)
    SLICE_X73Y65.CIN       net (fanout=1)        0.000   dvi.dvi0/Mcompar_v1.fifo_ren_cmp_eq0000_cy(3)
    SLICE_X73Y65.BMUX      Tcinb                 0.262   dvi.dvi0/t.hsync
                                                         dvi.dvi0/Mcompar_v1.fifo_ren_cmp_eq0000_cy(5)
    SLICE_X71Y57.B1        net (fanout=3)        1.500   dvi.dvi0/v1_fifo_ren_cmp_eq0000
    SLICE_X71Y57.B         Tilo                  0.094   N928
                                                         dvi.dvi0/read_en_clut_SW1
    SLICE_X71Y57.A5        net (fanout=1)        0.224   N928
    SLICE_X71Y57.A         Tilo                  0.094   N928
                                                         dvi.dvi0/read_en_clut
    RAMB36_X3Y8.ENARDENL   net (fanout=1)        2.119   dvi.dvi0/read_en_clut
    RAMB36_X3Y8.CLKARDCLKL Trcck_RDEN            0.414   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        8.380ns (2.562ns logic, 5.818ns route)
                                                         (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Delay:                  5.334ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/r.int_reg_4_7 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      8.343ns (Levels of Logic = 6)
  Clock Path Skew:      3.787ns (5.406 - 1.619)
  Source Clock:         clkm rising
  Destination Clock:    clkvga rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/r.int_reg_4_7 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X66Y67.DQ        Tcko                  0.450   dvi.dvi0/r.int_reg_4_7
                                                         dvi.dvi0/r.int_reg_4_7
    SLICE_X72Y64.D3        net (fanout=5)        1.099   dvi.dvi0/r.int_reg_4_7
    SLICE_X72Y64.COUT      Topcyd                0.384   dvi.dvi0/Msub__sub0001_cy(7)
                                                         dvi.dvi0/Msub__sub0001_lut(7)_INV_0
                                                         dvi.dvi0/Msub__sub0001_cy(7)
    SLICE_X72Y65.CIN       net (fanout=1)        0.000   dvi.dvi0/Msub__sub0001_cy(7)
    SLICE_X72Y65.COUT      Tbyp                  0.104   dvi.dvi0/Msub__sub0001_cy(11)
                                                         dvi.dvi0/Msub__sub0001_cy(11)
    SLICE_X72Y66.CIN       net (fanout=1)        0.000   dvi.dvi0/Msub__sub0001_cy(11)
    SLICE_X72Y66.BMUX      Tcinb                 0.342   dvi.dvi0/_sub0001(15)
                                                         dvi.dvi0/Msub__sub0001_xor(15)
    SLICE_X73Y65.A1        net (fanout=1)        0.898   dvi.dvi0/_sub0001(13)
    SLICE_X73Y65.BMUX      Topab                 0.621   dvi.dvi0/t.hsync
                                                         dvi.dvi0/Mcompar_v1.fifo_ren_cmp_eq0000_lut(4)
                                                         dvi.dvi0/Mcompar_v1.fifo_ren_cmp_eq0000_cy(5)
    SLICE_X71Y57.B1        net (fanout=3)        1.500   dvi.dvi0/v1_fifo_ren_cmp_eq0000
    SLICE_X71Y57.B         Tilo                  0.094   N928
                                                         dvi.dvi0/read_en_clut_SW1
    SLICE_X71Y57.A5        net (fanout=1)        0.224   N928
    SLICE_X71Y57.A         Tilo                  0.094   N928
                                                         dvi.dvi0/read_en_clut
    RAMB36_X3Y8.ENARDENL   net (fanout=1)        2.119   dvi.dvi0/read_en_clut
    RAMB36_X3Y8.CLKARDCLKL Trcck_RDEN            0.414   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        8.343ns (2.503ns logic, 5.840ns route)
                                                         (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Delay:                  5.331ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/r.int_reg_4_0 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      8.363ns (Levels of Logic = 7)
  Clock Path Skew:      3.810ns (5.406 - 1.596)
  Source Clock:         clkm rising
  Destination Clock:    clkvga rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/r.int_reg_4_0 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X68Y67.AQ        Tcko                  0.471   dvi.dvi0/r.int_reg_4_3
                                                         dvi.dvi0/r.int_reg_4_0
    SLICE_X72Y63.A3        net (fanout=5)        0.935   dvi.dvi0/r.int_reg_4_0
    SLICE_X72Y63.COUT      Topcya                0.499   dvi.dvi0/Msub__sub0001_cy(3)
                                                         dvi.dvi0/r.int_reg_4_0_rt
                                                         dvi.dvi0/Msub__sub0001_cy(3)
    SLICE_X72Y64.CIN       net (fanout=1)        0.000   dvi.dvi0/Msub__sub0001_cy(3)
    SLICE_X72Y64.COUT      Tbyp                  0.104   dvi.dvi0/Msub__sub0001_cy(7)
                                                         dvi.dvi0/Msub__sub0001_cy(7)
    SLICE_X72Y65.CIN       net (fanout=1)        0.000   dvi.dvi0/Msub__sub0001_cy(7)
    SLICE_X72Y65.DMUX      Tcind                 0.405   dvi.dvi0/Msub__sub0001_cy(11)
                                                         dvi.dvi0/Msub__sub0001_cy(11)
    SLICE_X73Y64.D1        net (fanout=1)        0.850   dvi.dvi0/_sub0001(11)
    SLICE_X73Y64.COUT      Topcyd                0.392   dvi.dvi0/Mcompar_v1.fifo_ren_cmp_eq0000_cy(3)
                                                         dvi.dvi0/Mcompar_v1.fifo_ren_cmp_eq0000_lut(3)
                                                         dvi.dvi0/Mcompar_v1.fifo_ren_cmp_eq0000_cy(3)
    SLICE_X73Y65.CIN       net (fanout=1)        0.000   dvi.dvi0/Mcompar_v1.fifo_ren_cmp_eq0000_cy(3)
    SLICE_X73Y65.BMUX      Tcinb                 0.262   dvi.dvi0/t.hsync
                                                         dvi.dvi0/Mcompar_v1.fifo_ren_cmp_eq0000_cy(5)
    SLICE_X71Y57.B1        net (fanout=3)        1.500   dvi.dvi0/v1_fifo_ren_cmp_eq0000
    SLICE_X71Y57.B         Tilo                  0.094   N928
                                                         dvi.dvi0/read_en_clut_SW1
    SLICE_X71Y57.A5        net (fanout=1)        0.224   N928
    SLICE_X71Y57.A         Tilo                  0.094   N928
                                                         dvi.dvi0/read_en_clut
    RAMB36_X3Y8.ENARDENL   net (fanout=1)        2.119   dvi.dvi0/read_en_clut
    RAMB36_X3Y8.CLKARDCLKL Trcck_RDEN            0.414   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        8.363ns (2.735ns logic, 5.628ns route)
                                                         (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Delay:                  5.325ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/r.int_reg_4_3 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      8.357ns (Levels of Logic = 6)
  Clock Path Skew:      3.810ns (5.406 - 1.596)
  Source Clock:         clkm rising
  Destination Clock:    clkvga rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/r.int_reg_4_3 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X68Y67.DQ        Tcko                  0.471   dvi.dvi0/r.int_reg_4_3
                                                         dvi.dvi0/r.int_reg_4_3
    SLICE_X72Y63.D3        net (fanout=5)        1.191   dvi.dvi0/r.int_reg_4_3
    SLICE_X72Y63.COUT      Topcyd                0.384   dvi.dvi0/Msub__sub0001_cy(3)
                                                         dvi.dvi0/Msub__sub0001_lut(3)_INV_0
                                                         dvi.dvi0/Msub__sub0001_cy(3)
    SLICE_X72Y64.CIN       net (fanout=1)        0.000   dvi.dvi0/Msub__sub0001_cy(3)
    SLICE_X72Y64.CMUX      Tcinc                 0.337   dvi.dvi0/Msub__sub0001_cy(7)
                                                         dvi.dvi0/Msub__sub0001_cy(7)
    SLICE_X73Y64.C1        net (fanout=1)        0.844   dvi.dvi0/_sub0001(6)
    SLICE_X73Y64.COUT      Topcyc                0.423   dvi.dvi0/Mcompar_v1.fifo_ren_cmp_eq0000_cy(3)
                                                         dvi.dvi0/Mcompar_v1.fifo_ren_cmp_eq0000_lut(2)
                                                         dvi.dvi0/Mcompar_v1.fifo_ren_cmp_eq0000_cy(3)
    SLICE_X73Y65.CIN       net (fanout=1)        0.000   dvi.dvi0/Mcompar_v1.fifo_ren_cmp_eq0000_cy(3)
    SLICE_X73Y65.BMUX      Tcinb                 0.262   dvi.dvi0/t.hsync
                                                         dvi.dvi0/Mcompar_v1.fifo_ren_cmp_eq0000_cy(5)
    SLICE_X71Y57.B1        net (fanout=3)        1.500   dvi.dvi0/v1_fifo_ren_cmp_eq0000
    SLICE_X71Y57.B         Tilo                  0.094   N928
                                                         dvi.dvi0/read_en_clut_SW1
    SLICE_X71Y57.A5        net (fanout=1)        0.224   N928
    SLICE_X71Y57.A         Tilo                  0.094   N928
                                                         dvi.dvi0/read_en_clut
    RAMB36_X3Y8.ENARDENL   net (fanout=1)        2.119   dvi.dvi0/read_en_clut
    RAMB36_X3Y8.CLKARDCLKL Trcck_RDEN            0.414   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        8.357ns (2.479ns logic, 5.878ns route)
                                                         (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Delay:                  5.314ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/r.int_reg_4_3 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      8.346ns (Levels of Logic = 7)
  Clock Path Skew:      3.810ns (5.406 - 1.596)
  Source Clock:         clkm rising
  Destination Clock:    clkvga rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/r.int_reg_4_3 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X68Y67.DQ        Tcko                  0.471   dvi.dvi0/r.int_reg_4_3
                                                         dvi.dvi0/r.int_reg_4_3
    SLICE_X72Y63.D3        net (fanout=5)        1.191   dvi.dvi0/r.int_reg_4_3
    SLICE_X72Y63.COUT      Topcyd                0.384   dvi.dvi0/Msub__sub0001_cy(3)
                                                         dvi.dvi0/Msub__sub0001_lut(3)_INV_0
                                                         dvi.dvi0/Msub__sub0001_cy(3)
    SLICE_X72Y64.CIN       net (fanout=1)        0.000   dvi.dvi0/Msub__sub0001_cy(3)
    SLICE_X72Y64.COUT      Tbyp                  0.104   dvi.dvi0/Msub__sub0001_cy(7)
                                                         dvi.dvi0/Msub__sub0001_cy(7)
    SLICE_X72Y65.CIN       net (fanout=1)        0.000   dvi.dvi0/Msub__sub0001_cy(7)
    SLICE_X72Y65.COUT      Tbyp                  0.104   dvi.dvi0/Msub__sub0001_cy(11)
                                                         dvi.dvi0/Msub__sub0001_cy(11)
    SLICE_X72Y66.CIN       net (fanout=1)        0.000   dvi.dvi0/Msub__sub0001_cy(11)
    SLICE_X72Y66.DMUX      Tcind                 0.405   dvi.dvi0/_sub0001(15)
                                                         dvi.dvi0/Msub__sub0001_xor(15)
    SLICE_X73Y65.B3        net (fanout=1)        0.629   dvi.dvi0/_sub0001(15)
    SLICE_X73Y65.BMUX      Topbb                 0.613   dvi.dvi0/t.hsync
                                                         dvi.dvi0/Mcompar_v1.fifo_ren_cmp_eq0000_lut(5)
                                                         dvi.dvi0/Mcompar_v1.fifo_ren_cmp_eq0000_cy(5)
    SLICE_X71Y57.B1        net (fanout=3)        1.500   dvi.dvi0/v1_fifo_ren_cmp_eq0000
    SLICE_X71Y57.B         Tilo                  0.094   N928
                                                         dvi.dvi0/read_en_clut_SW1
    SLICE_X71Y57.A5        net (fanout=1)        0.224   N928
    SLICE_X71Y57.A         Tilo                  0.094   N928
                                                         dvi.dvi0/read_en_clut
    RAMB36_X3Y8.ENARDENL   net (fanout=1)        2.119   dvi.dvi0/read_en_clut
    RAMB36_X3Y8.CLKARDCLKL Trcck_RDEN            0.414   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        8.346ns (2.683ns logic, 5.663ns route)
                                                         (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Delay:                  5.298ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/r.int_reg_4_9 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      8.334ns (Levels of Logic = 5)
  Clock Path Skew:      3.814ns (5.406 - 1.592)
  Source Clock:         clkm rising
  Destination Clock:    clkvga rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/r.int_reg_4_9 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X67Y67.BQ        Tcko                  0.450   dvi.dvi0/r.int_reg_4_11
                                                         dvi.dvi0/r.int_reg_4_9
    SLICE_X72Y65.B1        net (fanout=5)        1.445   dvi.dvi0/r.int_reg_4_9
    SLICE_X72Y65.COUT      Topcyb                0.483   dvi.dvi0/Msub__sub0001_cy(11)
                                                         dvi.dvi0/Msub__sub0001_lut(9)_INV_0
                                                         dvi.dvi0/Msub__sub0001_cy(11)
    SLICE_X72Y66.CIN       net (fanout=1)        0.000   dvi.dvi0/Msub__sub0001_cy(11)
    SLICE_X72Y66.CMUX      Tcinc                 0.337   dvi.dvi0/_sub0001(15)
                                                         dvi.dvi0/Msub__sub0001_xor(15)
    SLICE_X73Y65.A4        net (fanout=1)        0.553   dvi.dvi0/_sub0001(14)
    SLICE_X73Y65.BMUX      Topab                 0.621   dvi.dvi0/t.hsync
                                                         dvi.dvi0/Mcompar_v1.fifo_ren_cmp_eq0000_lut(4)
                                                         dvi.dvi0/Mcompar_v1.fifo_ren_cmp_eq0000_cy(5)
    SLICE_X71Y57.B1        net (fanout=3)        1.500   dvi.dvi0/v1_fifo_ren_cmp_eq0000
    SLICE_X71Y57.B         Tilo                  0.094   N928
                                                         dvi.dvi0/read_en_clut_SW1
    SLICE_X71Y57.A5        net (fanout=1)        0.224   N928
    SLICE_X71Y57.A         Tilo                  0.094   N928
                                                         dvi.dvi0/read_en_clut
    RAMB36_X3Y8.ENARDENL   net (fanout=1)        2.119   dvi.dvi0/read_en_clut
    RAMB36_X3Y8.CLKARDCLKL Trcck_RDEN            0.414   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        8.334ns (2.493ns logic, 5.841ns route)
                                                         (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Delay:                  5.296ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/r.int_reg_4_1 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      8.328ns (Levels of Logic = 7)
  Clock Path Skew:      3.810ns (5.406 - 1.596)
  Source Clock:         clkm rising
  Destination Clock:    clkvga rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/r.int_reg_4_1 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X68Y67.BQ        Tcko                  0.471   dvi.dvi0/r.int_reg_4_3
                                                         dvi.dvi0/r.int_reg_4_1
    SLICE_X72Y63.B4        net (fanout=5)        0.860   dvi.dvi0/r.int_reg_4_1
    SLICE_X72Y63.COUT      Topcyb                0.483   dvi.dvi0/Msub__sub0001_cy(3)
                                                         dvi.dvi0/Msub__sub0001_lut(1)_INV_0
                                                         dvi.dvi0/Msub__sub0001_cy(3)
    SLICE_X72Y64.CIN       net (fanout=1)        0.000   dvi.dvi0/Msub__sub0001_cy(3)
    SLICE_X72Y64.COUT      Tbyp                  0.104   dvi.dvi0/Msub__sub0001_cy(7)
                                                         dvi.dvi0/Msub__sub0001_cy(7)
    SLICE_X72Y65.CIN       net (fanout=1)        0.000   dvi.dvi0/Msub__sub0001_cy(7)
    SLICE_X72Y65.COUT      Tbyp                  0.104   dvi.dvi0/Msub__sub0001_cy(11)
                                                         dvi.dvi0/Msub__sub0001_cy(11)
    SLICE_X72Y66.CIN       net (fanout=1)        0.000   dvi.dvi0/Msub__sub0001_cy(11)
    SLICE_X72Y66.BMUX      Tcinb                 0.342   dvi.dvi0/_sub0001(15)
                                                         dvi.dvi0/Msub__sub0001_xor(15)
    SLICE_X73Y65.A1        net (fanout=1)        0.898   dvi.dvi0/_sub0001(13)
    SLICE_X73Y65.BMUX      Topab                 0.621   dvi.dvi0/t.hsync
                                                         dvi.dvi0/Mcompar_v1.fifo_ren_cmp_eq0000_lut(4)
                                                         dvi.dvi0/Mcompar_v1.fifo_ren_cmp_eq0000_cy(5)
    SLICE_X71Y57.B1        net (fanout=3)        1.500   dvi.dvi0/v1_fifo_ren_cmp_eq0000
    SLICE_X71Y57.B         Tilo                  0.094   N928
                                                         dvi.dvi0/read_en_clut_SW1
    SLICE_X71Y57.A5        net (fanout=1)        0.224   N928
    SLICE_X71Y57.A         Tilo                  0.094   N928
                                                         dvi.dvi0/read_en_clut
    RAMB36_X3Y8.ENARDENL   net (fanout=1)        2.119   dvi.dvi0/read_en_clut
    RAMB36_X3Y8.CLKARDCLKL Trcck_RDEN            0.414   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        8.328ns (2.727ns logic, 5.601ns route)
                                                         (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Delay:                  5.278ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/r.int_reg_4_7 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      8.287ns (Levels of Logic = 6)
  Clock Path Skew:      3.787ns (5.406 - 1.619)
  Source Clock:         clkm rising
  Destination Clock:    clkvga rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/r.int_reg_4_7 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X66Y67.DQ        Tcko                  0.450   dvi.dvi0/r.int_reg_4_7
                                                         dvi.dvi0/r.int_reg_4_7
    SLICE_X72Y64.D3        net (fanout=5)        1.099   dvi.dvi0/r.int_reg_4_7
    SLICE_X72Y64.COUT      Topcyd                0.384   dvi.dvi0/Msub__sub0001_cy(7)
                                                         dvi.dvi0/Msub__sub0001_lut(7)_INV_0
                                                         dvi.dvi0/Msub__sub0001_cy(7)
    SLICE_X72Y65.CIN       net (fanout=1)        0.000   dvi.dvi0/Msub__sub0001_cy(7)
    SLICE_X72Y65.DMUX      Tcind                 0.405   dvi.dvi0/Msub__sub0001_cy(11)
                                                         dvi.dvi0/Msub__sub0001_cy(11)
    SLICE_X73Y64.D1        net (fanout=1)        0.850   dvi.dvi0/_sub0001(11)
    SLICE_X73Y64.COUT      Topcyd                0.392   dvi.dvi0/Mcompar_v1.fifo_ren_cmp_eq0000_cy(3)
                                                         dvi.dvi0/Mcompar_v1.fifo_ren_cmp_eq0000_lut(3)
                                                         dvi.dvi0/Mcompar_v1.fifo_ren_cmp_eq0000_cy(3)
    SLICE_X73Y65.CIN       net (fanout=1)        0.000   dvi.dvi0/Mcompar_v1.fifo_ren_cmp_eq0000_cy(3)
    SLICE_X73Y65.BMUX      Tcinb                 0.262   dvi.dvi0/t.hsync
                                                         dvi.dvi0/Mcompar_v1.fifo_ren_cmp_eq0000_cy(5)
    SLICE_X71Y57.B1        net (fanout=3)        1.500   dvi.dvi0/v1_fifo_ren_cmp_eq0000
    SLICE_X71Y57.B         Tilo                  0.094   N928
                                                         dvi.dvi0/read_en_clut_SW1
    SLICE_X71Y57.A5        net (fanout=1)        0.224   N928
    SLICE_X71Y57.A         Tilo                  0.094   N928
                                                         dvi.dvi0/read_en_clut
    RAMB36_X3Y8.ENARDENL   net (fanout=1)        2.119   dvi.dvi0/read_en_clut
    RAMB36_X3Y8.CLKARDCLKL Trcck_RDEN            0.414   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        8.287ns (2.495ns logic, 5.792ns route)
                                                         (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Delay:                  5.267ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/r.int_reg_4_4 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      8.276ns (Levels of Logic = 6)
  Clock Path Skew:      3.787ns (5.406 - 1.619)
  Source Clock:         clkm rising
  Destination Clock:    clkvga rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/r.int_reg_4_4 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X66Y67.AQ        Tcko                  0.450   dvi.dvi0/r.int_reg_4_7
                                                         dvi.dvi0/r.int_reg_4_4
    SLICE_X72Y64.A3        net (fanout=5)        1.267   dvi.dvi0/r.int_reg_4_4
    SLICE_X72Y64.COUT      Topcya                0.499   dvi.dvi0/Msub__sub0001_cy(7)
                                                         dvi.dvi0/Msub__sub0001_lut(4)_INV_0
                                                         dvi.dvi0/Msub__sub0001_cy(7)
    SLICE_X72Y65.CIN       net (fanout=1)        0.000   dvi.dvi0/Msub__sub0001_cy(7)
    SLICE_X72Y65.COUT      Tbyp                  0.104   dvi.dvi0/Msub__sub0001_cy(11)
                                                         dvi.dvi0/Msub__sub0001_cy(11)
    SLICE_X72Y66.CIN       net (fanout=1)        0.000   dvi.dvi0/Msub__sub0001_cy(11)
    SLICE_X72Y66.CMUX      Tcinc                 0.337   dvi.dvi0/_sub0001(15)
                                                         dvi.dvi0/Msub__sub0001_xor(15)
    SLICE_X73Y65.A4        net (fanout=1)        0.553   dvi.dvi0/_sub0001(14)
    SLICE_X73Y65.BMUX      Topab                 0.621   dvi.dvi0/t.hsync
                                                         dvi.dvi0/Mcompar_v1.fifo_ren_cmp_eq0000_lut(4)
                                                         dvi.dvi0/Mcompar_v1.fifo_ren_cmp_eq0000_cy(5)
    SLICE_X71Y57.B1        net (fanout=3)        1.500   dvi.dvi0/v1_fifo_ren_cmp_eq0000
    SLICE_X71Y57.B         Tilo                  0.094   N928
                                                         dvi.dvi0/read_en_clut_SW1
    SLICE_X71Y57.A5        net (fanout=1)        0.224   N928
    SLICE_X71Y57.A         Tilo                  0.094   N928
                                                         dvi.dvi0/read_en_clut
    RAMB36_X3Y8.ENARDENL   net (fanout=1)        2.119   dvi.dvi0/read_en_clut
    RAMB36_X3Y8.CLKARDCLKL Trcck_RDEN            0.414   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        8.276ns (2.613ns logic, 5.663ns route)
                                                         (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Delay:                  5.240ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/r.int_reg_4_1 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      8.272ns (Levels of Logic = 7)
  Clock Path Skew:      3.810ns (5.406 - 1.596)
  Source Clock:         clkm rising
  Destination Clock:    clkvga rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/r.int_reg_4_1 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X68Y67.BQ        Tcko                  0.471   dvi.dvi0/r.int_reg_4_3
                                                         dvi.dvi0/r.int_reg_4_1
    SLICE_X72Y63.B4        net (fanout=5)        0.860   dvi.dvi0/r.int_reg_4_1
    SLICE_X72Y63.COUT      Topcyb                0.483   dvi.dvi0/Msub__sub0001_cy(3)
                                                         dvi.dvi0/Msub__sub0001_lut(1)_INV_0
                                                         dvi.dvi0/Msub__sub0001_cy(3)
    SLICE_X72Y64.CIN       net (fanout=1)        0.000   dvi.dvi0/Msub__sub0001_cy(3)
    SLICE_X72Y64.COUT      Tbyp                  0.104   dvi.dvi0/Msub__sub0001_cy(7)
                                                         dvi.dvi0/Msub__sub0001_cy(7)
    SLICE_X72Y65.CIN       net (fanout=1)        0.000   dvi.dvi0/Msub__sub0001_cy(7)
    SLICE_X72Y65.DMUX      Tcind                 0.405   dvi.dvi0/Msub__sub0001_cy(11)
                                                         dvi.dvi0/Msub__sub0001_cy(11)
    SLICE_X73Y64.D1        net (fanout=1)        0.850   dvi.dvi0/_sub0001(11)
    SLICE_X73Y64.COUT      Topcyd                0.392   dvi.dvi0/Mcompar_v1.fifo_ren_cmp_eq0000_cy(3)
                                                         dvi.dvi0/Mcompar_v1.fifo_ren_cmp_eq0000_lut(3)
                                                         dvi.dvi0/Mcompar_v1.fifo_ren_cmp_eq0000_cy(3)
    SLICE_X73Y65.CIN       net (fanout=1)        0.000   dvi.dvi0/Mcompar_v1.fifo_ren_cmp_eq0000_cy(3)
    SLICE_X73Y65.BMUX      Tcinb                 0.262   dvi.dvi0/t.hsync
                                                         dvi.dvi0/Mcompar_v1.fifo_ren_cmp_eq0000_cy(5)
    SLICE_X71Y57.B1        net (fanout=3)        1.500   dvi.dvi0/v1_fifo_ren_cmp_eq0000
    SLICE_X71Y57.B         Tilo                  0.094   N928
                                                         dvi.dvi0/read_en_clut_SW1
    SLICE_X71Y57.A5        net (fanout=1)        0.224   N928
    SLICE_X71Y57.A         Tilo                  0.094   N928
                                                         dvi.dvi0/read_en_clut
    RAMB36_X3Y8.ENARDENL   net (fanout=1)        2.119   dvi.dvi0/read_en_clut
    RAMB36_X3Y8.CLKARDCLKL Trcck_RDEN            0.414   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        8.272ns (2.719ns logic, 5.553ns route)
                                                         (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSTFT25_PLB_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSTFT25_TFT40_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSTFT25_TFT65_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  2.842ns (data path)
  Source:               dvi.dvictrl0/clkval_1 (FF)
  Destination:          dvi.dvictrl0/bufg00 (OTHER)
  Data Path Delay:      2.842ns (Levels of Logic = 1)
  Source Clock:         dvi.dvictrl0/clk_m rising at 0.000ns

  Maximum Data Path: dvi.dvictrl0/clkval_1 to dvi.dvictrl0/bufg00
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y71.AQ      Tcko                  0.450   clk25
                                                       dvi.dvictrl0/clkval_1
    SLICE_X48Y72.D2      net (fanout=2)        0.780   clk25
    SLICE_X48Y72.D       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.518   dvi.dvictrl0/lvgaclk
    -------------------------------------------------  ---------------------------
    Total                                      2.842ns (0.544ns logic, 2.298ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSTFT40_PLB_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSTFT40_TFT25_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSTFT40_TFT65_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  3.595ns (data path)
  Source:               dvi.dvictrl0/bufg01 (OTHER)
  Destination:          dvi.dvictrl0/bufg00 (OTHER)
  Data Path Delay:      3.595ns (Levels of Logic = 1)

  Maximum Data Path: dvi.dvictrl0/bufg01 to dvi.dvictrl0/bufg00
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y72.D5      net (fanout=1)        1.983   dvi.dvictrl0/lclk40
    SLICE_X48Y72.D       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.518   dvi.dvictrl0/lvgaclk
    -------------------------------------------------  ---------------------------
    Total                                      3.595ns (0.094ns logic, 3.501ns route)
                                                       (2.6% logic, 97.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSTFT65_PLB_path" TIG;

 132 paths analyzed, 120 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  11.540ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_en (FF)
  Destination:          apb0/r.prdata_3 (FF)
  Data Path Delay:      6.742ns (Levels of Logic = 4)
  Clock Path Skew:      -4.020ns (1.524 - 5.544)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/t.fifo_en to apb0/r.prdata_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y57.AQ      Tcko                  0.450   dvi.dvi0/t.fifo_en
                                                       dvi.dvi0/t.fifo_en
    SLICE_X59Y70.A3      net (fanout=12)       1.866   dvi.dvi0/t.fifo_en
    SLICE_X59Y70.A       Tilo                  0.094   apb0/rin_prdata(3)998
                                                       apb0/rin_prdata(3)998
    SLICE_X59Y73.C5      net (fanout=1)        0.513   apb0/rin_prdata(3)998
    SLICE_X59Y73.C       Tilo                  0.094   apb0/rin_prdata(3)979
                                                       apb0/rin_prdata(3)1007
    SLICE_X50Y82.D3      net (fanout=1)        1.323   apb0/rin_prdata(3)1007
    SLICE_X50Y82.D       Tilo                  0.094   apb0/rin_prdata(3)1075
                                                       apb0/rin_prdata(3)1075
    SLICE_X37Y69.A2      net (fanout=1)        2.282   apb0/rin_prdata(3)1075
    SLICE_X37Y69.CLK     Tas                   0.026   apb0/r.prdata_3
                                                       apb0/rin_prdata(3)11041
                                                       apb0/r.prdata_3
    -------------------------------------------------  ---------------------------
    Total                                      6.742ns (0.758ns logic, 5.984ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------
Delay:                  10.577ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_22 (FF)
  Data Path Delay:      5.915ns (Levels of Logic = 2)
  Clock Path Skew:      -3.884ns (1.530 - 5.414)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y64.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X62Y41.C6      net (fanout=70)       1.391   dvi.dvi0/sync_c.s3_1
    SLICE_X62Y41.C       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X40Y84.A1      net (fanout=34)       3.952   dvi.dvi0/r.status_cst
    SLICE_X40Y84.CLK     Tas                   0.007   dvi.dvi0/r.adress_25
                                                       dvi.dvi0/Mmux_r.adress_mux0000321
                                                       dvi.dvi0/r.adress_22
    -------------------------------------------------  ---------------------------
    Total                                      5.915ns (0.572ns logic, 5.343ns route)
                                                       (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------
Delay:                  10.568ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_23 (FF)
  Data Path Delay:      5.906ns (Levels of Logic = 2)
  Clock Path Skew:      -3.884ns (1.530 - 5.414)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y64.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X62Y41.C6      net (fanout=70)       1.391   dvi.dvi0/sync_c.s3_1
    SLICE_X62Y41.C       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X40Y84.B1      net (fanout=34)       3.947   dvi.dvi0/r.status_cst
    SLICE_X40Y84.CLK     Tas                   0.003   dvi.dvi0/r.adress_25
                                                       dvi.dvi0/Mmux_r.adress_mux0000341
                                                       dvi.dvi0/r.adress_23
    -------------------------------------------------  ---------------------------
    Total                                      5.906ns (0.568ns logic, 5.338ns route)
                                                       (9.6% logic, 90.4% route)

--------------------------------------------------------------------------------
Delay:                  10.536ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_29 (FF)
  Data Path Delay:      5.877ns (Levels of Logic = 2)
  Clock Path Skew:      -3.881ns (1.533 - 5.414)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y64.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X62Y41.C6      net (fanout=70)       1.391   dvi.dvi0/sync_c.s3_1
    SLICE_X62Y41.C       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X39Y84.D1      net (fanout=34)       3.893   dvi.dvi0/r.status_cst
    SLICE_X39Y84.CLK     Tas                   0.028   dvi.dvi0/r.adress_29
                                                       dvi.dvi0/Mmux_r.adress_mux0000461
                                                       dvi.dvi0/r.adress_29
    -------------------------------------------------  ---------------------------
    Total                                      5.877ns (0.593ns logic, 5.284ns route)
                                                       (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------
Delay:                  10.534ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_28 (FF)
  Data Path Delay:      5.875ns (Levels of Logic = 2)
  Clock Path Skew:      -3.881ns (1.533 - 5.414)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y64.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X62Y41.C6      net (fanout=70)       1.391   dvi.dvi0/sync_c.s3_1
    SLICE_X62Y41.C       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X39Y84.C1      net (fanout=34)       3.890   dvi.dvi0/r.status_cst
    SLICE_X39Y84.CLK     Tas                   0.029   dvi.dvi0/r.adress_29
                                                       dvi.dvi0/Mmux_r.adress_mux0000441
                                                       dvi.dvi0/r.adress_28
    -------------------------------------------------  ---------------------------
    Total                                      5.875ns (0.594ns logic, 5.281ns route)
                                                       (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------
Delay:                  10.518ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_30 (FF)
  Data Path Delay:      5.866ns (Levels of Logic = 2)
  Clock Path Skew:      -3.874ns (1.540 - 5.414)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y64.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X62Y41.C6      net (fanout=70)       1.391   dvi.dvi0/sync_c.s3_1
    SLICE_X62Y41.C       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X39Y81.A1      net (fanout=34)       3.884   dvi.dvi0/r.status_cst
    SLICE_X39Y81.CLK     Tas                   0.026   dvi.dvi0/r.adress_31
                                                       dvi.dvi0/Mmux_r.adress_mux0000501
                                                       dvi.dvi0/r.adress_30
    -------------------------------------------------  ---------------------------
    Total                                      5.866ns (0.591ns logic, 5.275ns route)
                                                       (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------
Delay:                  10.374ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_18 (FF)
  Data Path Delay:      5.718ns (Levels of Logic = 2)
  Clock Path Skew:      -3.878ns (1.536 - 5.414)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y64.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X62Y41.C6      net (fanout=70)       1.391   dvi.dvi0/sync_c.s3_1
    SLICE_X62Y41.C       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X39Y83.A1      net (fanout=34)       3.736   dvi.dvi0/r.status_cst
    SLICE_X39Y83.CLK     Tas                   0.026   dvi.dvi0/r.adress_21
                                                       dvi.dvi0/Mmux_r.adress_mux0000221
                                                       dvi.dvi0/r.adress_18
    -------------------------------------------------  ---------------------------
    Total                                      5.718ns (0.591ns logic, 5.127ns route)
                                                       (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------
Delay:                  10.373ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_19 (FF)
  Data Path Delay:      5.717ns (Levels of Logic = 2)
  Clock Path Skew:      -3.878ns (1.536 - 5.414)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y64.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X62Y41.C6      net (fanout=70)       1.391   dvi.dvi0/sync_c.s3_1
    SLICE_X62Y41.C       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X39Y83.B1      net (fanout=34)       3.734   dvi.dvi0/r.status_cst
    SLICE_X39Y83.CLK     Tas                   0.027   dvi.dvi0/r.adress_21
                                                       dvi.dvi0/Mmux_r.adress_mux0000241
                                                       dvi.dvi0/r.adress_19
    -------------------------------------------------  ---------------------------
    Total                                      5.717ns (0.592ns logic, 5.125ns route)
                                                       (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------
Delay:                  10.362ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_14 (FF)
  Data Path Delay:      5.708ns (Levels of Logic = 2)
  Clock Path Skew:      -3.876ns (1.538 - 5.414)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y64.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X62Y41.C6      net (fanout=70)       1.391   dvi.dvi0/sync_c.s3_1
    SLICE_X62Y41.C       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X39Y82.A1      net (fanout=34)       3.726   dvi.dvi0/r.status_cst
    SLICE_X39Y82.CLK     Tas                   0.026   dvi.dvi0/r.adress_17
                                                       dvi.dvi0/Mmux_r.adress_mux0000141
                                                       dvi.dvi0/r.adress_14
    -------------------------------------------------  ---------------------------
    Total                                      5.708ns (0.591ns logic, 5.117ns route)
                                                       (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------
Delay:                  10.361ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_15 (FF)
  Data Path Delay:      5.707ns (Levels of Logic = 2)
  Clock Path Skew:      -3.876ns (1.538 - 5.414)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y64.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X62Y41.C6      net (fanout=70)       1.391   dvi.dvi0/sync_c.s3_1
    SLICE_X62Y41.C       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X39Y82.B1      net (fanout=34)       3.724   dvi.dvi0/r.status_cst
    SLICE_X39Y82.CLK     Tas                   0.027   dvi.dvi0/r.adress_17
                                                       dvi.dvi0/Mmux_r.adress_mux0000161
                                                       dvi.dvi0/r.adress_15
    -------------------------------------------------  ---------------------------
    Total                                      5.707ns (0.592ns logic, 5.115ns route)
                                                       (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------
Delay:                  10.074ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_31 (FF)
  Data Path Delay:      5.422ns (Levels of Logic = 2)
  Clock Path Skew:      -3.874ns (1.540 - 5.414)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y64.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X62Y41.C6      net (fanout=70)       1.391   dvi.dvi0/sync_c.s3_1
    SLICE_X62Y41.C       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X39Y81.B3      net (fanout=34)       3.439   dvi.dvi0/r.status_cst
    SLICE_X39Y81.CLK     Tas                   0.027   dvi.dvi0/r.adress_31
                                                       dvi.dvi0/Mmux_r.adress_mux0000521
                                                       dvi.dvi0/r.adress_31
    -------------------------------------------------  ---------------------------
    Total                                      5.422ns (0.592ns logic, 4.830ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------
Delay:                  10.054ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_11 (FF)
  Data Path Delay:      5.401ns (Levels of Logic = 2)
  Clock Path Skew:      -3.875ns (1.539 - 5.414)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y64.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X62Y41.C6      net (fanout=70)       1.391   dvi.dvi0/sync_c.s3_1
    SLICE_X62Y41.C       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X40Y81.A3      net (fanout=34)       3.438   dvi.dvi0/r.status_cst
    SLICE_X40Y81.CLK     Tas                   0.007   dvi.dvi0/r.adress_13
                                                       dvi.dvi0/Mmux_r.adress_mux000081
                                                       dvi.dvi0/r.adress_11
    -------------------------------------------------  ---------------------------
    Total                                      5.401ns (0.572ns logic, 4.829ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------
Delay:                  9.991ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_25 (FF)
  Data Path Delay:      5.329ns (Levels of Logic = 2)
  Clock Path Skew:      -3.884ns (1.530 - 5.414)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y64.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X62Y41.C6      net (fanout=70)       1.391   dvi.dvi0/sync_c.s3_1
    SLICE_X62Y41.C       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X40Y84.D6      net (fanout=34)       3.363   dvi.dvi0/r.status_cst
    SLICE_X40Y84.CLK     Tas                   0.010   dvi.dvi0/r.adress_25
                                                       dvi.dvi0/Mmux_r.adress_mux0000381
                                                       dvi.dvi0/r.adress_25
    -------------------------------------------------  ---------------------------
    Total                                      5.329ns (0.575ns logic, 4.754ns route)
                                                       (10.8% logic, 89.2% route)

--------------------------------------------------------------------------------
Delay:                  9.989ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_24 (FF)
  Data Path Delay:      5.327ns (Levels of Logic = 2)
  Clock Path Skew:      -3.884ns (1.530 - 5.414)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y64.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X62Y41.C6      net (fanout=70)       1.391   dvi.dvi0/sync_c.s3_1
    SLICE_X62Y41.C       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X40Y84.C6      net (fanout=34)       3.362   dvi.dvi0/r.status_cst
    SLICE_X40Y84.CLK     Tas                   0.009   dvi.dvi0/r.adress_25
                                                       dvi.dvi0/Mmux_r.adress_mux0000361
                                                       dvi.dvi0/r.adress_24
    -------------------------------------------------  ---------------------------
    Total                                      5.327ns (0.574ns logic, 4.753ns route)
                                                       (10.8% logic, 89.2% route)

--------------------------------------------------------------------------------
Delay:                  9.971ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_27 (FF)
  Data Path Delay:      5.312ns (Levels of Logic = 2)
  Clock Path Skew:      -3.881ns (1.533 - 5.414)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y64.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X62Y41.C6      net (fanout=70)       1.391   dvi.dvi0/sync_c.s3_1
    SLICE_X62Y41.C       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X39Y84.B6      net (fanout=34)       3.329   dvi.dvi0/r.status_cst
    SLICE_X39Y84.CLK     Tas                   0.027   dvi.dvi0/r.adress_29
                                                       dvi.dvi0/Mmux_r.adress_mux0000421
                                                       dvi.dvi0/r.adress_27
    -------------------------------------------------  ---------------------------
    Total                                      5.312ns (0.592ns logic, 4.720ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------
Delay:                  9.967ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_26 (FF)
  Data Path Delay:      5.308ns (Levels of Logic = 2)
  Clock Path Skew:      -3.881ns (1.533 - 5.414)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y64.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X62Y41.C6      net (fanout=70)       1.391   dvi.dvi0/sync_c.s3_1
    SLICE_X62Y41.C       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X39Y84.A6      net (fanout=34)       3.326   dvi.dvi0/r.status_cst
    SLICE_X39Y84.CLK     Tas                   0.026   dvi.dvi0/r.adress_29
                                                       dvi.dvi0/Mmux_r.adress_mux0000401
                                                       dvi.dvi0/r.adress_26
    -------------------------------------------------  ---------------------------
    Total                                      5.308ns (0.591ns logic, 4.717ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------
Delay:                  9.851ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_10 (FF)
  Data Path Delay:      5.195ns (Levels of Logic = 2)
  Clock Path Skew:      -3.878ns (1.536 - 5.414)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y64.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X62Y41.C6      net (fanout=70)       1.391   dvi.dvi0/sync_c.s3_1
    SLICE_X62Y41.C       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X40Y82.D5      net (fanout=34)       3.229   dvi.dvi0/r.status_cst
    SLICE_X40Y82.CLK     Tas                   0.010   dvi.dvi0/r.adress_10
                                                       dvi.dvi0/Mmux_r.adress_mux000061
                                                       dvi.dvi0/r.adress_10
    -------------------------------------------------  ---------------------------
    Total                                      5.195ns (0.575ns logic, 4.620ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------
Delay:                  9.849ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_13 (FF)
  Data Path Delay:      5.196ns (Levels of Logic = 2)
  Clock Path Skew:      -3.875ns (1.539 - 5.414)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y64.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X62Y41.C6      net (fanout=70)       1.391   dvi.dvi0/sync_c.s3_1
    SLICE_X62Y41.C       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X40Y81.D5      net (fanout=34)       3.230   dvi.dvi0/r.status_cst
    SLICE_X40Y81.CLK     Tas                   0.010   dvi.dvi0/r.adress_13
                                                       dvi.dvi0/Mmux_r.adress_mux0000121
                                                       dvi.dvi0/r.adress_13
    -------------------------------------------------  ---------------------------
    Total                                      5.196ns (0.575ns logic, 4.621ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------
Delay:                  9.835ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_12 (FF)
  Data Path Delay:      5.182ns (Levels of Logic = 2)
  Clock Path Skew:      -3.875ns (1.539 - 5.414)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y64.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X62Y41.C6      net (fanout=70)       1.391   dvi.dvi0/sync_c.s3_1
    SLICE_X62Y41.C       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X40Y81.C5      net (fanout=34)       3.217   dvi.dvi0/r.status_cst
    SLICE_X40Y81.CLK     Tas                   0.009   dvi.dvi0/r.adress_13
                                                       dvi.dvi0/Mmux_r.adress_mux0000101
                                                       dvi.dvi0/r.adress_12
    -------------------------------------------------  ---------------------------
    Total                                      5.182ns (0.574ns logic, 4.608ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------
Delay:                  9.813ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_20 (FF)
  Data Path Delay:      5.157ns (Levels of Logic = 2)
  Clock Path Skew:      -3.878ns (1.536 - 5.414)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y64.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X62Y41.C6      net (fanout=70)       1.391   dvi.dvi0/sync_c.s3_1
    SLICE_X62Y41.C       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X39Y83.C6      net (fanout=34)       3.172   dvi.dvi0/r.status_cst
    SLICE_X39Y83.CLK     Tas                   0.029   dvi.dvi0/r.adress_21
                                                       dvi.dvi0/Mmux_r.adress_mux0000281
                                                       dvi.dvi0/r.adress_20
    -------------------------------------------------  ---------------------------
    Total                                      5.157ns (0.594ns logic, 4.563ns route)
                                                       (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------
Delay:                  9.807ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_21 (FF)
  Data Path Delay:      5.151ns (Levels of Logic = 2)
  Clock Path Skew:      -3.878ns (1.536 - 5.414)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y64.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X62Y41.C6      net (fanout=70)       1.391   dvi.dvi0/sync_c.s3_1
    SLICE_X62Y41.C       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X39Y83.D6      net (fanout=34)       3.167   dvi.dvi0/r.status_cst
    SLICE_X39Y83.CLK     Tas                   0.028   dvi.dvi0/r.adress_21
                                                       dvi.dvi0/Mmux_r.adress_mux0000301
                                                       dvi.dvi0/r.adress_21
    -------------------------------------------------  ---------------------------
    Total                                      5.151ns (0.593ns logic, 4.558ns route)
                                                       (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------
Delay:                  9.801ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_16 (FF)
  Data Path Delay:      5.147ns (Levels of Logic = 2)
  Clock Path Skew:      -3.876ns (1.538 - 5.414)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y64.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X62Y41.C6      net (fanout=70)       1.391   dvi.dvi0/sync_c.s3_1
    SLICE_X62Y41.C       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X39Y82.C6      net (fanout=34)       3.162   dvi.dvi0/r.status_cst
    SLICE_X39Y82.CLK     Tas                   0.029   dvi.dvi0/r.adress_17
                                                       dvi.dvi0/Mmux_r.adress_mux0000181
                                                       dvi.dvi0/r.adress_16
    -------------------------------------------------  ---------------------------
    Total                                      5.147ns (0.594ns logic, 4.553ns route)
                                                       (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------
Delay:                  9.795ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_17 (FF)
  Data Path Delay:      5.141ns (Levels of Logic = 2)
  Clock Path Skew:      -3.876ns (1.538 - 5.414)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y64.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X62Y41.C6      net (fanout=70)       1.391   dvi.dvi0/sync_c.s3_1
    SLICE_X62Y41.C       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X39Y82.D6      net (fanout=34)       3.157   dvi.dvi0/r.status_cst
    SLICE_X39Y82.CLK     Tas                   0.028   dvi.dvi0/r.adress_17
                                                       dvi.dvi0/Mmux_r.adress_mux0000201
                                                       dvi.dvi0/r.adress_17
    -------------------------------------------------  ---------------------------
    Total                                      5.141ns (0.593ns logic, 4.548ns route)
                                                       (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------
Delay:                  9.158ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      4.762ns (Levels of Logic = 2)
  Clock Path Skew:      -3.618ns (1.796 - 5.414)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X56Y64.AQ        Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                         dvi.dvi0/sync_c.s3_1
    SLICE_X66Y37.A1        net (fanout=70)       2.331   dvi.dvi0/sync_c.s3_1
    SLICE_X66Y37.A         Tilo                  0.094   dvi.dvi0/N49
                                                         dvi.dvi0/v_ram_address_mux0002(0)11
    SLICE_X69Y36.A2        net (fanout=9)        0.788   dvi.dvi0/N49
    SLICE_X69Y36.A         Tilo                  0.094   dvi.dvi0/write_pointer_fifo(2)
                                                         dvi.dvi0/v_ram_address_mux0002(6)1
    RAMB36_X2Y7.ADDRBL12   net (fanout=1)        0.637   dvi.dvi0/write_pointer_fifo(6)
    RAMB36_X2Y7.CLKBWRCLKL Trcck_ADDR            0.347   dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        4.762ns (1.006ns logic, 3.756ns route)
                                                         (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Delay:                  9.151ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      4.755ns (Levels of Logic = 2)
  Clock Path Skew:      -3.618ns (1.796 - 5.414)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X56Y64.AQ        Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                         dvi.dvi0/sync_c.s3_1
    SLICE_X66Y37.A1        net (fanout=70)       2.331   dvi.dvi0/sync_c.s3_1
    SLICE_X66Y37.A         Tilo                  0.094   dvi.dvi0/N49
                                                         dvi.dvi0/v_ram_address_mux0002(0)11
    SLICE_X69Y37.B1        net (fanout=9)        0.910   dvi.dvi0/N49
    SLICE_X69Y37.B         Tilo                  0.094   dvi.dvi0/write_pointer_fifo(0)
                                                         dvi.dvi0/v_ram_address_mux0002(5)1
    RAMB36_X2Y7.ADDRBL11   net (fanout=1)        0.508   dvi.dvi0/write_pointer_fifo(5)
    RAMB36_X2Y7.CLKBWRCLKL Trcck_ADDR            0.347   dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        4.755ns (1.006ns logic, 3.749ns route)
                                                         (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSTFT65_TFT25_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSTFT65_TFT40_path" TIG;

 7268 paths analyzed, 890 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  9.139ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      9.041ns (Levels of Logic = 5)
  Clock Path Skew:      0.209ns (0.720 - 0.511)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X68Y57.DQ        Tcko                  0.471   dvi.dvi0/t.fifo_ren
                                                         dvi.dvi0/t.fifo_ren
    SLICE_X70Y32.A5        net (fanout=20)       1.725   dvi.dvi0/t.fifo_ren
    SLICE_X70Y32.A         Tilo                  0.094   N1099
                                                         dvi.dvi0/t_sync_not00012_SW0
    SLICE_X71Y34.C2        net (fanout=1)        0.763   N1099
    SLICE_X71Y34.C         Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                         dvi.dvi0/t_sync_not00012
    SLICE_X67Y38.D2        net (fanout=3)        1.118   dvi.dvi0/v1_lock_and0000
    SLICE_X67Y38.CMUX      Topdc                 0.389   dvi.dvi0/t.lock
                                                         dvi.dvi0/v1_lock_mux0002_F
                                                         dvi.dvi0/v1_lock_mux0002
    SLICE_X90Y37.A4        net (fanout=15)       1.261   dvi.dvi0/v1_lock_mux0002
    SLICE_X90Y37.A         Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X76Y37.A2        net (fanout=48)       1.639   dvi.dvi0/N47
    SLICE_X76Y37.A         Tilo                  0.094   dvi.dvi0/read_pointer_clut(1)
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(2)1
    RAMB36_X3Y8.ADDRAL8    net (fanout=1)        0.952   dvi.dvi0/read_pointer_clut(2)
    RAMB36_X3Y8.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        9.041ns (1.583ns logic, 7.458ns route)
                                                         (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Delay:                  9.060ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      8.962ns (Levels of Logic = 5)
  Clock Path Skew:      0.209ns (0.720 - 0.511)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X68Y57.DQ        Tcko                  0.471   dvi.dvi0/t.fifo_ren
                                                         dvi.dvi0/t.fifo_ren
    SLICE_X70Y32.A5        net (fanout=20)       1.725   dvi.dvi0/t.fifo_ren
    SLICE_X70Y32.A         Tilo                  0.094   N1099
                                                         dvi.dvi0/t_sync_not00012_SW0
    SLICE_X71Y34.C2        net (fanout=1)        0.763   N1099
    SLICE_X71Y34.C         Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                         dvi.dvi0/t_sync_not00012
    SLICE_X67Y38.D2        net (fanout=3)        1.118   dvi.dvi0/v1_lock_and0000
    SLICE_X67Y38.CMUX      Topdc                 0.389   dvi.dvi0/t.lock
                                                         dvi.dvi0/v1_lock_mux0002_F
                                                         dvi.dvi0/v1_lock_mux0002
    SLICE_X90Y37.A4        net (fanout=15)       1.261   dvi.dvi0/v1_lock_mux0002
    SLICE_X90Y37.A         Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X76Y37.B2        net (fanout=48)       1.631   dvi.dvi0/N47
    SLICE_X76Y37.B         Tilo                  0.094   dvi.dvi0/read_pointer_clut(1)
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(5)1
    RAMB36_X3Y8.ADDRAL11   net (fanout=1)        0.881   dvi.dvi0/read_pointer_clut(5)
    RAMB36_X3Y8.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        8.962ns (1.583ns logic, 7.379ns route)
                                                         (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Delay:                  8.994ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      8.896ns (Levels of Logic = 5)
  Clock Path Skew:      0.209ns (0.720 - 0.511)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X68Y57.DQ        Tcko                  0.471   dvi.dvi0/t.fifo_ren
                                                         dvi.dvi0/t.fifo_ren
    SLICE_X70Y32.A5        net (fanout=20)       1.725   dvi.dvi0/t.fifo_ren
    SLICE_X70Y32.A         Tilo                  0.094   N1099
                                                         dvi.dvi0/t_sync_not00012_SW0
    SLICE_X71Y34.C2        net (fanout=1)        0.763   N1099
    SLICE_X71Y34.C         Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                         dvi.dvi0/t_sync_not00012
    SLICE_X67Y38.D2        net (fanout=3)        1.118   dvi.dvi0/v1_lock_and0000
    SLICE_X67Y38.CMUX      Topdc                 0.389   dvi.dvi0/t.lock
                                                         dvi.dvi0/v1_lock_mux0002_F
                                                         dvi.dvi0/v1_lock_mux0002
    SLICE_X90Y37.A4        net (fanout=15)       1.261   dvi.dvi0/v1_lock_mux0002
    SLICE_X90Y37.A         Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X76Y37.D4        net (fanout=48)       1.387   dvi.dvi0/N47
    SLICE_X76Y37.D         Tilo                  0.094   dvi.dvi0/read_pointer_clut(1)
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(1)1
    RAMB36_X3Y8.ADDRAL7    net (fanout=1)        1.059   dvi.dvi0/read_pointer_clut(1)
    RAMB36_X3Y8.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        8.896ns (1.583ns logic, 7.313ns route)
                                                         (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Delay:                  8.820ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      8.722ns (Levels of Logic = 5)
  Clock Path Skew:      0.209ns (0.720 - 0.511)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X68Y57.DQ        Tcko                  0.471   dvi.dvi0/t.fifo_ren
                                                         dvi.dvi0/t.fifo_ren
    SLICE_X70Y32.A5        net (fanout=20)       1.725   dvi.dvi0/t.fifo_ren
    SLICE_X70Y32.A         Tilo                  0.094   N1099
                                                         dvi.dvi0/t_sync_not00012_SW0
    SLICE_X71Y34.C2        net (fanout=1)        0.763   N1099
    SLICE_X71Y34.C         Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                         dvi.dvi0/t_sync_not00012
    SLICE_X67Y38.D2        net (fanout=3)        1.118   dvi.dvi0/v1_lock_and0000
    SLICE_X67Y38.CMUX      Topdc                 0.389   dvi.dvi0/t.lock
                                                         dvi.dvi0/v1_lock_mux0002_F
                                                         dvi.dvi0/v1_lock_mux0002
    SLICE_X76Y35.A1        net (fanout=15)       1.355   dvi.dvi0/v1_lock_mux0002
    SLICE_X76Y35.A         Tilo                  0.094   dvi.dvi0/read_pointer_clut(7)
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)41
    SLICE_X76Y37.D1        net (fanout=8)        1.119   dvi.dvi0/N77
    SLICE_X76Y37.D         Tilo                  0.094   dvi.dvi0/read_pointer_clut(1)
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(1)1
    RAMB36_X3Y8.ADDRAL7    net (fanout=1)        1.059   dvi.dvi0/read_pointer_clut(1)
    RAMB36_X3Y8.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        8.722ns (1.583ns logic, 7.139ns route)
                                                         (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Delay:                  8.744ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      8.646ns (Levels of Logic = 5)
  Clock Path Skew:      0.209ns (0.720 - 0.511)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X68Y57.DQ        Tcko                  0.471   dvi.dvi0/t.fifo_ren
                                                         dvi.dvi0/t.fifo_ren
    SLICE_X70Y32.A5        net (fanout=20)       1.725   dvi.dvi0/t.fifo_ren
    SLICE_X70Y32.A         Tilo                  0.094   N1099
                                                         dvi.dvi0/t_sync_not00012_SW0
    SLICE_X71Y34.C2        net (fanout=1)        0.763   N1099
    SLICE_X71Y34.C         Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                         dvi.dvi0/t_sync_not00012
    SLICE_X67Y38.D2        net (fanout=3)        1.118   dvi.dvi0/v1_lock_and0000
    SLICE_X67Y38.CMUX      Topdc                 0.389   dvi.dvi0/t.lock
                                                         dvi.dvi0/v1_lock_mux0002_F
                                                         dvi.dvi0/v1_lock_mux0002
    SLICE_X90Y37.A4        net (fanout=15)       1.261   dvi.dvi0/v1_lock_mux0002
    SLICE_X90Y37.A         Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X76Y35.B2        net (fanout=48)       1.282   dvi.dvi0/N47
    SLICE_X76Y35.B         Tilo                  0.094   dvi.dvi0/read_pointer_clut(7)
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(7)1
    RAMB36_X3Y8.ADDRAL13   net (fanout=1)        0.914   dvi.dvi0/read_pointer_clut(7)
    RAMB36_X3Y8.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        8.646ns (1.583ns logic, 7.063ns route)
                                                         (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Delay:                  8.669ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      8.571ns (Levels of Logic = 5)
  Clock Path Skew:      0.209ns (0.720 - 0.511)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X68Y57.DQ        Tcko                  0.471   dvi.dvi0/t.fifo_ren
                                                         dvi.dvi0/t.fifo_ren
    SLICE_X70Y32.A5        net (fanout=20)       1.725   dvi.dvi0/t.fifo_ren
    SLICE_X70Y32.A         Tilo                  0.094   N1099
                                                         dvi.dvi0/t_sync_not00012_SW0
    SLICE_X71Y34.C2        net (fanout=1)        0.763   N1099
    SLICE_X71Y34.C         Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                         dvi.dvi0/t_sync_not00012
    SLICE_X67Y38.D2        net (fanout=3)        1.118   dvi.dvi0/v1_lock_and0000
    SLICE_X67Y38.CMUX      Topdc                 0.389   dvi.dvi0/t.lock
                                                         dvi.dvi0/v1_lock_mux0002_F
                                                         dvi.dvi0/v1_lock_mux0002
    SLICE_X90Y37.A4        net (fanout=15)       1.261   dvi.dvi0/v1_lock_mux0002
    SLICE_X90Y37.A         Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X79Y35.C4        net (fanout=48)       1.021   dvi.dvi0/N47
    SLICE_X79Y35.C         Tilo                  0.094   dvi.dvi0/read_pointer_clut(4)
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(4)1
    RAMB36_X3Y8.ADDRAL10   net (fanout=1)        1.100   dvi.dvi0/read_pointer_clut(4)
    RAMB36_X3Y8.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        8.571ns (1.583ns logic, 6.988ns route)
                                                         (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Delay:                  8.638ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      8.540ns (Levels of Logic = 5)
  Clock Path Skew:      0.209ns (0.720 - 0.511)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X68Y57.DQ        Tcko                  0.471   dvi.dvi0/t.fifo_ren
                                                         dvi.dvi0/t.fifo_ren
    SLICE_X70Y32.A5        net (fanout=20)       1.725   dvi.dvi0/t.fifo_ren
    SLICE_X70Y32.A         Tilo                  0.094   N1099
                                                         dvi.dvi0/t_sync_not00012_SW0
    SLICE_X71Y34.C2        net (fanout=1)        0.763   N1099
    SLICE_X71Y34.C         Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                         dvi.dvi0/t_sync_not00012
    SLICE_X67Y38.D2        net (fanout=3)        1.118   dvi.dvi0/v1_lock_and0000
    SLICE_X67Y38.CMUX      Topdc                 0.389   dvi.dvi0/t.lock
                                                         dvi.dvi0/v1_lock_mux0002_F
                                                         dvi.dvi0/v1_lock_mux0002
    SLICE_X76Y35.A1        net (fanout=15)       1.355   dvi.dvi0/v1_lock_mux0002
    SLICE_X76Y35.A         Tilo                  0.094   dvi.dvi0/read_pointer_clut(7)
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)41
    SLICE_X79Y35.C3        net (fanout=8)        0.896   dvi.dvi0/N77
    SLICE_X79Y35.C         Tilo                  0.094   dvi.dvi0/read_pointer_clut(4)
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(4)1
    RAMB36_X3Y8.ADDRAL10   net (fanout=1)        1.100   dvi.dvi0/read_pointer_clut(4)
    RAMB36_X3Y8.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        8.540ns (1.583ns logic, 6.957ns route)
                                                         (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Delay:                  8.607ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      8.509ns (Levels of Logic = 5)
  Clock Path Skew:      0.209ns (0.720 - 0.511)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X68Y57.DQ        Tcko                  0.471   dvi.dvi0/t.fifo_ren
                                                         dvi.dvi0/t.fifo_ren
    SLICE_X70Y32.A5        net (fanout=20)       1.725   dvi.dvi0/t.fifo_ren
    SLICE_X70Y32.A         Tilo                  0.094   N1099
                                                         dvi.dvi0/t_sync_not00012_SW0
    SLICE_X71Y34.C2        net (fanout=1)        0.763   N1099
    SLICE_X71Y34.C         Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                         dvi.dvi0/t_sync_not00012
    SLICE_X67Y38.D2        net (fanout=3)        1.118   dvi.dvi0/v1_lock_and0000
    SLICE_X67Y38.CMUX      Topdc                 0.389   dvi.dvi0/t.lock
                                                         dvi.dvi0/v1_lock_mux0002_F
                                                         dvi.dvi0/v1_lock_mux0002
    SLICE_X76Y35.A1        net (fanout=15)       1.355   dvi.dvi0/v1_lock_mux0002
    SLICE_X76Y35.A         Tilo                  0.094   dvi.dvi0/read_pointer_clut(7)
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)41
    SLICE_X79Y36.A1        net (fanout=8)        1.029   dvi.dvi0/N77
    SLICE_X79Y36.A         Tilo                  0.094   ua0.uart0/r.dpar
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)1
    RAMB36_X3Y8.ADDRAL6    net (fanout=1)        0.936   dvi.dvi0/read_pointer_clut(0)
    RAMB36_X3Y8.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        8.509ns (1.583ns logic, 6.926ns route)
                                                         (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Delay:                  8.587ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      8.489ns (Levels of Logic = 5)
  Clock Path Skew:      0.209ns (0.720 - 0.511)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X68Y57.DQ        Tcko                  0.471   dvi.dvi0/t.fifo_ren
                                                         dvi.dvi0/t.fifo_ren
    SLICE_X70Y32.A5        net (fanout=20)       1.725   dvi.dvi0/t.fifo_ren
    SLICE_X70Y32.A         Tilo                  0.094   N1099
                                                         dvi.dvi0/t_sync_not00012_SW0
    SLICE_X71Y34.C2        net (fanout=1)        0.763   N1099
    SLICE_X71Y34.C         Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                         dvi.dvi0/t_sync_not00012
    SLICE_X67Y38.C5        net (fanout=3)        0.563   dvi.dvi0/v1_lock_and0000
    SLICE_X67Y38.CMUX      Tilo                  0.392   dvi.dvi0/t.lock
                                                         dvi.dvi0/v1_lock_mux0002_G
                                                         dvi.dvi0/v1_lock_mux0002
    SLICE_X90Y37.A4        net (fanout=15)       1.261   dvi.dvi0/v1_lock_mux0002
    SLICE_X90Y37.A         Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X76Y37.A2        net (fanout=48)       1.639   dvi.dvi0/N47
    SLICE_X76Y37.A         Tilo                  0.094   dvi.dvi0/read_pointer_clut(1)
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(2)1
    RAMB36_X3Y8.ADDRAL8    net (fanout=1)        0.952   dvi.dvi0/read_pointer_clut(2)
    RAMB36_X3Y8.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        8.489ns (1.586ns logic, 6.903ns route)
                                                         (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Delay:                  8.565ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      8.467ns (Levels of Logic = 5)
  Clock Path Skew:      0.209ns (0.720 - 0.511)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X68Y57.DQ        Tcko                  0.471   dvi.dvi0/t.fifo_ren
                                                         dvi.dvi0/t.fifo_ren
    SLICE_X70Y32.A5        net (fanout=20)       1.725   dvi.dvi0/t.fifo_ren
    SLICE_X70Y32.A         Tilo                  0.094   N1099
                                                         dvi.dvi0/t_sync_not00012_SW0
    SLICE_X71Y34.C2        net (fanout=1)        0.763   N1099
    SLICE_X71Y34.C         Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                         dvi.dvi0/t_sync_not00012
    SLICE_X67Y38.D2        net (fanout=3)        1.118   dvi.dvi0/v1_lock_and0000
    SLICE_X67Y38.CMUX      Topdc                 0.389   dvi.dvi0/t.lock
                                                         dvi.dvi0/v1_lock_mux0002_F
                                                         dvi.dvi0/v1_lock_mux0002
    SLICE_X90Y37.A4        net (fanout=15)       1.261   dvi.dvi0/v1_lock_mux0002
    SLICE_X90Y37.A         Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X77Y36.A6        net (fanout=48)       1.098   dvi.dvi0/N47
    SLICE_X77Y36.A         Tilo                  0.094   dvi.dvi0/read_pointer_clut(6)
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(6)1
    RAMB36_X3Y8.ADDRAL12   net (fanout=1)        0.919   dvi.dvi0/read_pointer_clut(6)
    RAMB36_X3Y8.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        8.467ns (1.583ns logic, 6.884ns route)
                                                         (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Delay:                  8.508ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      8.410ns (Levels of Logic = 5)
  Clock Path Skew:      0.209ns (0.720 - 0.511)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X68Y57.DQ        Tcko                  0.471   dvi.dvi0/t.fifo_ren
                                                         dvi.dvi0/t.fifo_ren
    SLICE_X70Y32.A5        net (fanout=20)       1.725   dvi.dvi0/t.fifo_ren
    SLICE_X70Y32.A         Tilo                  0.094   N1099
                                                         dvi.dvi0/t_sync_not00012_SW0
    SLICE_X71Y34.C2        net (fanout=1)        0.763   N1099
    SLICE_X71Y34.C         Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                         dvi.dvi0/t_sync_not00012
    SLICE_X67Y38.C5        net (fanout=3)        0.563   dvi.dvi0/v1_lock_and0000
    SLICE_X67Y38.CMUX      Tilo                  0.392   dvi.dvi0/t.lock
                                                         dvi.dvi0/v1_lock_mux0002_G
                                                         dvi.dvi0/v1_lock_mux0002
    SLICE_X90Y37.A4        net (fanout=15)       1.261   dvi.dvi0/v1_lock_mux0002
    SLICE_X90Y37.A         Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X76Y37.B2        net (fanout=48)       1.631   dvi.dvi0/N47
    SLICE_X76Y37.B         Tilo                  0.094   dvi.dvi0/read_pointer_clut(1)
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(5)1
    RAMB36_X3Y8.ADDRAL11   net (fanout=1)        0.881   dvi.dvi0/read_pointer_clut(5)
    RAMB36_X3Y8.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        8.410ns (1.586ns logic, 6.824ns route)
                                                         (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Delay:                  8.442ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      8.344ns (Levels of Logic = 5)
  Clock Path Skew:      0.209ns (0.720 - 0.511)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X68Y57.DQ        Tcko                  0.471   dvi.dvi0/t.fifo_ren
                                                         dvi.dvi0/t.fifo_ren
    SLICE_X70Y32.A5        net (fanout=20)       1.725   dvi.dvi0/t.fifo_ren
    SLICE_X70Y32.A         Tilo                  0.094   N1099
                                                         dvi.dvi0/t_sync_not00012_SW0
    SLICE_X71Y34.C2        net (fanout=1)        0.763   N1099
    SLICE_X71Y34.C         Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                         dvi.dvi0/t_sync_not00012
    SLICE_X67Y38.C5        net (fanout=3)        0.563   dvi.dvi0/v1_lock_and0000
    SLICE_X67Y38.CMUX      Tilo                  0.392   dvi.dvi0/t.lock
                                                         dvi.dvi0/v1_lock_mux0002_G
                                                         dvi.dvi0/v1_lock_mux0002
    SLICE_X90Y37.A4        net (fanout=15)       1.261   dvi.dvi0/v1_lock_mux0002
    SLICE_X90Y37.A         Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X76Y37.D4        net (fanout=48)       1.387   dvi.dvi0/N47
    SLICE_X76Y37.D         Tilo                  0.094   dvi.dvi0/read_pointer_clut(1)
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(1)1
    RAMB36_X3Y8.ADDRAL7    net (fanout=1)        1.059   dvi.dvi0/read_pointer_clut(1)
    RAMB36_X3Y8.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        8.344ns (1.586ns logic, 6.758ns route)
                                                         (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Delay:                  8.406ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.read_pointer_out_2 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      8.175ns (Levels of Logic = 5)
  Clock Path Skew:      0.076ns (1.498 - 1.422)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.read_pointer_out_2 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X71Y33.CQ        Tcko                  0.450   dvi.dvi0/t.read_pointer_out_3
                                                         dvi.dvi0/t.read_pointer_out_2
    SLICE_X70Y32.A1        net (fanout=2)        0.880   dvi.dvi0/t.read_pointer_out_2
    SLICE_X70Y32.A         Tilo                  0.094   N1099
                                                         dvi.dvi0/t_sync_not00012_SW0
    SLICE_X71Y34.C2        net (fanout=1)        0.763   N1099
    SLICE_X71Y34.C         Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                         dvi.dvi0/t_sync_not00012
    SLICE_X67Y38.D2        net (fanout=3)        1.118   dvi.dvi0/v1_lock_and0000
    SLICE_X67Y38.CMUX      Topdc                 0.389   dvi.dvi0/t.lock
                                                         dvi.dvi0/v1_lock_mux0002_F
                                                         dvi.dvi0/v1_lock_mux0002
    SLICE_X90Y37.A4        net (fanout=15)       1.261   dvi.dvi0/v1_lock_mux0002
    SLICE_X90Y37.A         Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X76Y37.A2        net (fanout=48)       1.639   dvi.dvi0/N47
    SLICE_X76Y37.A         Tilo                  0.094   dvi.dvi0/read_pointer_clut(1)
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(2)1
    RAMB36_X3Y8.ADDRAL8    net (fanout=1)        0.952   dvi.dvi0/read_pointer_clut(2)
    RAMB36_X3Y8.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        8.175ns (1.562ns logic, 6.613ns route)
                                                         (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Delay:                  8.327ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.read_pointer_out_2 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      8.096ns (Levels of Logic = 5)
  Clock Path Skew:      0.076ns (1.498 - 1.422)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.read_pointer_out_2 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X71Y33.CQ        Tcko                  0.450   dvi.dvi0/t.read_pointer_out_3
                                                         dvi.dvi0/t.read_pointer_out_2
    SLICE_X70Y32.A1        net (fanout=2)        0.880   dvi.dvi0/t.read_pointer_out_2
    SLICE_X70Y32.A         Tilo                  0.094   N1099
                                                         dvi.dvi0/t_sync_not00012_SW0
    SLICE_X71Y34.C2        net (fanout=1)        0.763   N1099
    SLICE_X71Y34.C         Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                         dvi.dvi0/t_sync_not00012
    SLICE_X67Y38.D2        net (fanout=3)        1.118   dvi.dvi0/v1_lock_and0000
    SLICE_X67Y38.CMUX      Topdc                 0.389   dvi.dvi0/t.lock
                                                         dvi.dvi0/v1_lock_mux0002_F
                                                         dvi.dvi0/v1_lock_mux0002
    SLICE_X90Y37.A4        net (fanout=15)       1.261   dvi.dvi0/v1_lock_mux0002
    SLICE_X90Y37.A         Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X76Y37.B2        net (fanout=48)       1.631   dvi.dvi0/N47
    SLICE_X76Y37.B         Tilo                  0.094   dvi.dvi0/read_pointer_clut(1)
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(5)1
    RAMB36_X3Y8.ADDRAL11   net (fanout=1)        0.881   dvi.dvi0/read_pointer_clut(5)
    RAMB36_X3Y8.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        8.096ns (1.562ns logic, 6.534ns route)
                                                         (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Delay:                  8.323ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      8.225ns (Levels of Logic = 5)
  Clock Path Skew:      0.209ns (0.720 - 0.511)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X68Y57.DQ        Tcko                  0.471   dvi.dvi0/t.fifo_ren
                                                         dvi.dvi0/t.fifo_ren
    SLICE_X70Y32.A5        net (fanout=20)       1.725   dvi.dvi0/t.fifo_ren
    SLICE_X70Y32.A         Tilo                  0.094   N1099
                                                         dvi.dvi0/t_sync_not00012_SW0
    SLICE_X71Y34.C2        net (fanout=1)        0.763   N1099
    SLICE_X71Y34.C         Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                         dvi.dvi0/t_sync_not00012
    SLICE_X67Y38.D2        net (fanout=3)        1.118   dvi.dvi0/v1_lock_and0000
    SLICE_X67Y38.CMUX      Topdc                 0.389   dvi.dvi0/t.lock
                                                         dvi.dvi0/v1_lock_mux0002_F
                                                         dvi.dvi0/v1_lock_mux0002
    SLICE_X90Y37.A4        net (fanout=15)       1.261   dvi.dvi0/v1_lock_mux0002
    SLICE_X90Y37.A         Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X80Y36.A5        net (fanout=48)       0.908   dvi.dvi0/N47
    SLICE_X80Y36.A         Tilo                  0.094   N391
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(3)1
    RAMB36_X3Y8.ADDRAL9    net (fanout=1)        0.867   dvi.dvi0/read_pointer_clut(3)
    RAMB36_X3Y8.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        8.225ns (1.583ns logic, 6.642ns route)
                                                         (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Delay:                  8.268ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      8.170ns (Levels of Logic = 5)
  Clock Path Skew:      0.209ns (0.720 - 0.511)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X68Y57.DQ        Tcko                  0.471   dvi.dvi0/t.fifo_ren
                                                         dvi.dvi0/t.fifo_ren
    SLICE_X70Y32.A5        net (fanout=20)       1.725   dvi.dvi0/t.fifo_ren
    SLICE_X70Y32.A         Tilo                  0.094   N1099
                                                         dvi.dvi0/t_sync_not00012_SW0
    SLICE_X71Y34.C2        net (fanout=1)        0.763   N1099
    SLICE_X71Y34.C         Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                         dvi.dvi0/t_sync_not00012
    SLICE_X67Y38.C5        net (fanout=3)        0.563   dvi.dvi0/v1_lock_and0000
    SLICE_X67Y38.CMUX      Tilo                  0.392   dvi.dvi0/t.lock
                                                         dvi.dvi0/v1_lock_mux0002_G
                                                         dvi.dvi0/v1_lock_mux0002
    SLICE_X76Y35.A1        net (fanout=15)       1.355   dvi.dvi0/v1_lock_mux0002
    SLICE_X76Y35.A         Tilo                  0.094   dvi.dvi0/read_pointer_clut(7)
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)41
    SLICE_X76Y37.D1        net (fanout=8)        1.119   dvi.dvi0/N77
    SLICE_X76Y37.D         Tilo                  0.094   dvi.dvi0/read_pointer_clut(1)
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(1)1
    RAMB36_X3Y8.ADDRAL7    net (fanout=1)        1.059   dvi.dvi0/read_pointer_clut(1)
    RAMB36_X3Y8.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        8.170ns (1.586ns logic, 6.584ns route)
                                                         (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Delay:                  8.261ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.read_pointer_out_2 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      8.030ns (Levels of Logic = 5)
  Clock Path Skew:      0.076ns (1.498 - 1.422)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.read_pointer_out_2 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X71Y33.CQ        Tcko                  0.450   dvi.dvi0/t.read_pointer_out_3
                                                         dvi.dvi0/t.read_pointer_out_2
    SLICE_X70Y32.A1        net (fanout=2)        0.880   dvi.dvi0/t.read_pointer_out_2
    SLICE_X70Y32.A         Tilo                  0.094   N1099
                                                         dvi.dvi0/t_sync_not00012_SW0
    SLICE_X71Y34.C2        net (fanout=1)        0.763   N1099
    SLICE_X71Y34.C         Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                         dvi.dvi0/t_sync_not00012
    SLICE_X67Y38.D2        net (fanout=3)        1.118   dvi.dvi0/v1_lock_and0000
    SLICE_X67Y38.CMUX      Topdc                 0.389   dvi.dvi0/t.lock
                                                         dvi.dvi0/v1_lock_mux0002_F
                                                         dvi.dvi0/v1_lock_mux0002
    SLICE_X90Y37.A4        net (fanout=15)       1.261   dvi.dvi0/v1_lock_mux0002
    SLICE_X90Y37.A         Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X76Y37.D4        net (fanout=48)       1.387   dvi.dvi0/N47
    SLICE_X76Y37.D         Tilo                  0.094   dvi.dvi0/read_pointer_clut(1)
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(1)1
    RAMB36_X3Y8.ADDRAL7    net (fanout=1)        1.059   dvi.dvi0/read_pointer_clut(1)
    RAMB36_X3Y8.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        8.030ns (1.562ns logic, 6.468ns route)
                                                         (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Delay:                  8.211ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      8.113ns (Levels of Logic = 5)
  Clock Path Skew:      0.209ns (0.720 - 0.511)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X68Y57.DQ        Tcko                  0.471   dvi.dvi0/t.fifo_ren
                                                         dvi.dvi0/t.fifo_ren
    SLICE_X70Y32.A5        net (fanout=20)       1.725   dvi.dvi0/t.fifo_ren
    SLICE_X70Y32.A         Tilo                  0.094   N1099
                                                         dvi.dvi0/t_sync_not00012_SW0
    SLICE_X71Y34.C2        net (fanout=1)        0.763   N1099
    SLICE_X71Y34.C         Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                         dvi.dvi0/t_sync_not00012
    SLICE_X67Y38.D2        net (fanout=3)        1.118   dvi.dvi0/v1_lock_and0000
    SLICE_X67Y38.CMUX      Topdc                 0.389   dvi.dvi0/t.lock
                                                         dvi.dvi0/v1_lock_mux0002_F
                                                         dvi.dvi0/v1_lock_mux0002
    SLICE_X76Y35.A1        net (fanout=15)       1.355   dvi.dvi0/v1_lock_mux0002
    SLICE_X76Y35.A         Tilo                  0.094   dvi.dvi0/read_pointer_clut(7)
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)41
    SLICE_X80Y36.A4        net (fanout=8)        0.702   dvi.dvi0/N77
    SLICE_X80Y36.A         Tilo                  0.094   N391
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(3)1
    RAMB36_X3Y8.ADDRAL9    net (fanout=1)        0.867   dvi.dvi0/read_pointer_clut(3)
    RAMB36_X3Y8.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        8.113ns (1.583ns logic, 6.530ns route)
                                                         (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Delay:                  8.192ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      8.094ns (Levels of Logic = 5)
  Clock Path Skew:      0.209ns (0.720 - 0.511)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X68Y57.DQ        Tcko                  0.471   dvi.dvi0/t.fifo_ren
                                                         dvi.dvi0/t.fifo_ren
    SLICE_X70Y32.A5        net (fanout=20)       1.725   dvi.dvi0/t.fifo_ren
    SLICE_X70Y32.A         Tilo                  0.094   N1099
                                                         dvi.dvi0/t_sync_not00012_SW0
    SLICE_X71Y34.C2        net (fanout=1)        0.763   N1099
    SLICE_X71Y34.C         Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                         dvi.dvi0/t_sync_not00012
    SLICE_X67Y38.C5        net (fanout=3)        0.563   dvi.dvi0/v1_lock_and0000
    SLICE_X67Y38.CMUX      Tilo                  0.392   dvi.dvi0/t.lock
                                                         dvi.dvi0/v1_lock_mux0002_G
                                                         dvi.dvi0/v1_lock_mux0002
    SLICE_X90Y37.A4        net (fanout=15)       1.261   dvi.dvi0/v1_lock_mux0002
    SLICE_X90Y37.A         Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X76Y35.B2        net (fanout=48)       1.282   dvi.dvi0/N47
    SLICE_X76Y35.B         Tilo                  0.094   dvi.dvi0/read_pointer_clut(7)
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(7)1
    RAMB36_X3Y8.ADDRAL13   net (fanout=1)        0.914   dvi.dvi0/read_pointer_clut(7)
    RAMB36_X3Y8.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        8.094ns (1.586ns logic, 6.508ns route)
                                                         (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Delay:                  8.164ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.read_pointer_out_6 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      7.937ns (Levels of Logic = 5)
  Clock Path Skew:      0.080ns (1.498 - 1.418)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.read_pointer_out_6 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X71Y32.DQ        Tcko                  0.450   dvi.dvi0/t.read_pointer_out_6
                                                         dvi.dvi0/t.read_pointer_out_6
    SLICE_X70Y32.A2        net (fanout=2)        0.642   dvi.dvi0/t.read_pointer_out_6
    SLICE_X70Y32.A         Tilo                  0.094   N1099
                                                         dvi.dvi0/t_sync_not00012_SW0
    SLICE_X71Y34.C2        net (fanout=1)        0.763   N1099
    SLICE_X71Y34.C         Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                         dvi.dvi0/t_sync_not00012
    SLICE_X67Y38.D2        net (fanout=3)        1.118   dvi.dvi0/v1_lock_and0000
    SLICE_X67Y38.CMUX      Topdc                 0.389   dvi.dvi0/t.lock
                                                         dvi.dvi0/v1_lock_mux0002_F
                                                         dvi.dvi0/v1_lock_mux0002
    SLICE_X90Y37.A4        net (fanout=15)       1.261   dvi.dvi0/v1_lock_mux0002
    SLICE_X90Y37.A         Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X76Y37.A2        net (fanout=48)       1.639   dvi.dvi0/N47
    SLICE_X76Y37.A         Tilo                  0.094   dvi.dvi0/read_pointer_clut(1)
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(2)1
    RAMB36_X3Y8.ADDRAL8    net (fanout=1)        0.952   dvi.dvi0/read_pointer_clut(2)
    RAMB36_X3Y8.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        7.937ns (1.562ns logic, 6.375ns route)
                                                         (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Delay:                  8.144ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      8.046ns (Levels of Logic = 5)
  Clock Path Skew:      0.209ns (0.720 - 0.511)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X68Y57.DQ        Tcko                  0.471   dvi.dvi0/t.fifo_ren
                                                         dvi.dvi0/t.fifo_ren
    SLICE_X70Y32.A5        net (fanout=20)       1.725   dvi.dvi0/t.fifo_ren
    SLICE_X70Y32.A         Tilo                  0.094   N1099
                                                         dvi.dvi0/t_sync_not00012_SW0
    SLICE_X71Y34.C2        net (fanout=1)        0.763   N1099
    SLICE_X71Y34.C         Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                         dvi.dvi0/t_sync_not00012
    SLICE_X67Y38.D2        net (fanout=3)        1.118   dvi.dvi0/v1_lock_and0000
    SLICE_X67Y38.CMUX      Topdc                 0.389   dvi.dvi0/t.lock
                                                         dvi.dvi0/v1_lock_mux0002_F
                                                         dvi.dvi0/v1_lock_mux0002
    SLICE_X76Y35.A1        net (fanout=15)       1.355   dvi.dvi0/v1_lock_mux0002
    SLICE_X76Y35.A         Tilo                  0.094   dvi.dvi0/read_pointer_clut(7)
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)41
    SLICE_X77Y36.A5        net (fanout=8)        0.583   dvi.dvi0/N77
    SLICE_X77Y36.A         Tilo                  0.094   dvi.dvi0/read_pointer_clut(6)
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(6)1
    RAMB36_X3Y8.ADDRAL12   net (fanout=1)        0.919   dvi.dvi0/read_pointer_clut(6)
    RAMB36_X3Y8.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        8.046ns (1.583ns logic, 6.463ns route)
                                                         (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Delay:                  8.144ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.read_pointer_out_5 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      7.917ns (Levels of Logic = 5)
  Clock Path Skew:      0.080ns (1.498 - 1.418)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.read_pointer_out_5 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X71Y32.CQ        Tcko                  0.450   dvi.dvi0/t.read_pointer_out_6
                                                         dvi.dvi0/t.read_pointer_out_5
    SLICE_X70Y32.A3        net (fanout=2)        0.622   dvi.dvi0/t.read_pointer_out_5
    SLICE_X70Y32.A         Tilo                  0.094   N1099
                                                         dvi.dvi0/t_sync_not00012_SW0
    SLICE_X71Y34.C2        net (fanout=1)        0.763   N1099
    SLICE_X71Y34.C         Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                         dvi.dvi0/t_sync_not00012
    SLICE_X67Y38.D2        net (fanout=3)        1.118   dvi.dvi0/v1_lock_and0000
    SLICE_X67Y38.CMUX      Topdc                 0.389   dvi.dvi0/t.lock
                                                         dvi.dvi0/v1_lock_mux0002_F
                                                         dvi.dvi0/v1_lock_mux0002
    SLICE_X90Y37.A4        net (fanout=15)       1.261   dvi.dvi0/v1_lock_mux0002
    SLICE_X90Y37.A         Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X76Y37.A2        net (fanout=48)       1.639   dvi.dvi0/N47
    SLICE_X76Y37.A         Tilo                  0.094   dvi.dvi0/read_pointer_clut(1)
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(2)1
    RAMB36_X3Y8.ADDRAL8    net (fanout=1)        0.952   dvi.dvi0/read_pointer_clut(2)
    RAMB36_X3Y8.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        7.917ns (1.562ns logic, 6.355ns route)
                                                         (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Delay:                  8.119ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      8.021ns (Levels of Logic = 5)
  Clock Path Skew:      0.209ns (0.720 - 0.511)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X68Y57.DQ        Tcko                  0.471   dvi.dvi0/t.fifo_ren
                                                         dvi.dvi0/t.fifo_ren
    SLICE_X70Y32.A5        net (fanout=20)       1.725   dvi.dvi0/t.fifo_ren
    SLICE_X70Y32.A         Tilo                  0.094   N1099
                                                         dvi.dvi0/t_sync_not00012_SW0
    SLICE_X71Y34.C2        net (fanout=1)        0.763   N1099
    SLICE_X71Y34.C         Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                         dvi.dvi0/t_sync_not00012
    SLICE_X67Y38.D2        net (fanout=3)        1.118   dvi.dvi0/v1_lock_and0000
    SLICE_X67Y38.CMUX      Topdc                 0.389   dvi.dvi0/t.lock
                                                         dvi.dvi0/v1_lock_mux0002_F
                                                         dvi.dvi0/v1_lock_mux0002
    SLICE_X76Y35.A1        net (fanout=15)       1.355   dvi.dvi0/v1_lock_mux0002
    SLICE_X76Y35.A         Tilo                  0.094   dvi.dvi0/read_pointer_clut(7)
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)41
    SLICE_X76Y37.A6        net (fanout=8)        0.525   dvi.dvi0/N77
    SLICE_X76Y37.A         Tilo                  0.094   dvi.dvi0/read_pointer_clut(1)
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(2)1
    RAMB36_X3Y8.ADDRAL8    net (fanout=1)        0.952   dvi.dvi0/read_pointer_clut(2)
    RAMB36_X3Y8.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        8.021ns (1.583ns logic, 6.438ns route)
                                                         (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Delay:                  8.117ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      8.019ns (Levels of Logic = 5)
  Clock Path Skew:      0.209ns (0.720 - 0.511)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X68Y57.DQ        Tcko                  0.471   dvi.dvi0/t.fifo_ren
                                                         dvi.dvi0/t.fifo_ren
    SLICE_X70Y32.A5        net (fanout=20)       1.725   dvi.dvi0/t.fifo_ren
    SLICE_X70Y32.A         Tilo                  0.094   N1099
                                                         dvi.dvi0/t_sync_not00012_SW0
    SLICE_X71Y34.C2        net (fanout=1)        0.763   N1099
    SLICE_X71Y34.C         Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                         dvi.dvi0/t_sync_not00012
    SLICE_X67Y38.C5        net (fanout=3)        0.563   dvi.dvi0/v1_lock_and0000
    SLICE_X67Y38.CMUX      Tilo                  0.392   dvi.dvi0/t.lock
                                                         dvi.dvi0/v1_lock_mux0002_G
                                                         dvi.dvi0/v1_lock_mux0002
    SLICE_X90Y37.A4        net (fanout=15)       1.261   dvi.dvi0/v1_lock_mux0002
    SLICE_X90Y37.A         Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X79Y35.C4        net (fanout=48)       1.021   dvi.dvi0/N47
    SLICE_X79Y35.C         Tilo                  0.094   dvi.dvi0/read_pointer_clut(4)
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(4)1
    RAMB36_X3Y8.ADDRAL10   net (fanout=1)        1.100   dvi.dvi0/read_pointer_clut(4)
    RAMB36_X3Y8.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        8.019ns (1.586ns logic, 6.433ns route)
                                                         (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Delay:                  8.107ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      8.009ns (Levels of Logic = 5)
  Clock Path Skew:      0.209ns (0.720 - 0.511)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X68Y57.DQ        Tcko                  0.471   dvi.dvi0/t.fifo_ren
                                                         dvi.dvi0/t.fifo_ren
    SLICE_X70Y32.A5        net (fanout=20)       1.725   dvi.dvi0/t.fifo_ren
    SLICE_X70Y32.A         Tilo                  0.094   N1099
                                                         dvi.dvi0/t_sync_not00012_SW0
    SLICE_X71Y34.C2        net (fanout=1)        0.763   N1099
    SLICE_X71Y34.C         Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                         dvi.dvi0/t_sync_not00012
    SLICE_X67Y38.D2        net (fanout=3)        1.118   dvi.dvi0/v1_lock_and0000
    SLICE_X67Y38.CMUX      Topdc                 0.389   dvi.dvi0/t.lock
                                                         dvi.dvi0/v1_lock_mux0002_F
                                                         dvi.dvi0/v1_lock_mux0002
    SLICE_X90Y37.A4        net (fanout=15)       1.261   dvi.dvi0/v1_lock_mux0002
    SLICE_X90Y37.A         Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X79Y36.A6        net (fanout=48)       0.623   dvi.dvi0/N47
    SLICE_X79Y36.A         Tilo                  0.094   ua0.uart0/r.dpar
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)1
    RAMB36_X3Y8.ADDRAL6    net (fanout=1)        0.936   dvi.dvi0/read_pointer_clut(0)
    RAMB36_X3Y8.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        8.009ns (1.583ns logic, 6.426ns route)
                                                         (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for clk_pad/xcv2.u0/ol
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|clk_pad/xcv2.u0/ol             |     10.000ns|      7.142ns|      9.983ns|            0|            0|            0|   1167236060|
| clkgen0/xc5l.v/clk0B          |     20.000ns|     19.967ns|          N/A|            0|            0|   1167236057|            0|
| dvi.dvictrl0/clk_l            |     10.000ns|      8.332ns|          N/A|            0|            0|            3|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for clk_200
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|clk_200                        |      5.000ns|      4.917ns|      4.544ns|            0|            0|         7339|           32|
| ddrsp0.ddrc0/ddr_phy0/ddr_phy0|      5.000ns|      4.544ns|          N/A|            0|            0|           32|            0|
| /xc4v.ddr_phy0/clk_90ro       |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100        |   19.967|    3.530|    9.881|         |
clk_200_n      |    3.816|         |         |         |
clk_200_p      |    3.816|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_200_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100        |    6.769|         |         |         |
clk_200_n      |    4.917|    3.408|    2.371|         |
clk_200_p      |    4.917|    3.408|    2.371|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_200_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100        |    6.769|         |         |         |
clk_200_n      |    4.917|    3.408|    2.371|         |
clk_200_p      |    4.917|    3.408|    2.371|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1167303099 paths, 0 nets, and 53306 connections

Design statistics:
   Minimum period:  19.967ns{1}   (Maximum frequency:  50.083MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jan 12 13:08:14 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 803 MB



