Analysis & Synthesis report for final_proyect
Tue Jun 11 22:07:21 2024
Quartus Prime Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |final_project|vga_driver:draw|h_state
  9. State Machine - |final_project|vga_driver:draw|v_state
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Parameter Settings for User Entity Instance: processorTop:proce|MUXd:pcsr
 15. Parameter Settings for User Entity Instance: processorTop:proce|MUXd:regsrc0
 16. Parameter Settings for User Entity Instance: processorTop:proce|MUXd:regsrc1
 17. Parameter Settings for User Entity Instance: processorTop:proce|MUXd:alusr
 18. Parameter Settings for User Entity Instance: processorTop:proce|MUXd:mem2reg
 19. Parameter Settings for User Entity Instance: vga_driver:draw
 20. Port Connectivity Checks: "processorTop:proce|DataMem:dmem"
 21. Port Connectivity Checks: "processorTop:proce|MUXd:regsrc0"
 22. Port Connectivity Checks: "processorTop:proce|Adder:ADD8"
 23. Port Connectivity Checks: "processorTop:proce|Adder:ADD4"
 24. Post-Synthesis Netlist Statistics for Top Partition
 25. Elapsed Time Per Partition
 26. Analysis & Synthesis Messages
 27. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+---------------------------------+------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Jun 11 22:07:20 2024          ;
; Quartus Prime Version           ; 22.1std.0 Build 915 10/25/2022 SC Lite Edition ;
; Revision Name                   ; final_proyect                                  ;
; Top-level Entity Name           ; final_project                                  ;
; Family                          ; Cyclone V                                      ;
; Logic utilization (in ALMs)     ; N/A                                            ;
; Total registers                 ; 16969                                          ;
; Total pins                      ; 36                                             ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 0                                              ;
; Total DSP Blocks                ; 0                                              ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 0                                              ;
; Total DLLs                      ; 0                                              ;
+---------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; final_project      ; final_proyect      ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.51        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  32.7%      ;
;     Processor 3            ;  17.5%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.1%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-12        ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                             ;
+----------------------------------+-----------------+---------------------------------------------+-------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                                   ; File Name with Absolute Path                                                                          ; Library ;
+----------------------------------+-----------------+---------------------------------------------+-------------------------------------------------------------------------------------------------------+---------+
; Program_counter.sv               ; yes             ; User SystemVerilog HDL File                 ; C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/Program_counter.sv   ;         ;
; InstMem.sv                       ; yes             ; User SystemVerilog HDL File                 ; C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/InstMem.sv           ;         ;
; Register.sv                      ; yes             ; User SystemVerilog HDL File                 ; C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/Register.sv          ;         ;
; DataMem.sv                       ; yes             ; User SystemVerilog HDL File                 ; C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/DataMem.sv           ;         ;
; MUX.sv                           ; yes             ; User SystemVerilog HDL File                 ; C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/MUX.sv               ;         ;
; Adder.sv                         ; yes             ; User SystemVerilog HDL File                 ; C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/Adder.sv             ;         ;
; Extend.sv                        ; yes             ; User SystemVerilog HDL File                 ; C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/Extend.sv            ;         ;
; ALU.sv                           ; yes             ; User SystemVerilog HDL File                 ; C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/ALU.sv               ;         ;
; Main_Decoder.sv                  ; yes             ; User SystemVerilog HDL File                 ; C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/Main_Decoder.sv      ;         ;
; PC_Logic.sv                      ; yes             ; User SystemVerilog HDL File                 ; C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/PC_Logic.sv          ;         ;
; ALU_Decoder.sv                   ; yes             ; User SystemVerilog HDL File                 ; C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/ALU_Decoder.sv       ;         ;
; Decoder.sv                       ; yes             ; User SystemVerilog HDL File                 ; C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/Decoder.sv           ;         ;
; Condition_Check.sv               ; yes             ; User SystemVerilog HDL File                 ; C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/Condition_Check.sv   ;         ;
; Flagsreg.sv                      ; yes             ; User SystemVerilog HDL File                 ; C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/Flagsreg.sv          ;         ;
; Conditional_Logic.sv             ; yes             ; User SystemVerilog HDL File                 ; C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/Conditional_Logic.sv ;         ;
; Control_Unit.sv                  ; yes             ; User SystemVerilog HDL File                 ; C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/Control_Unit.sv      ;         ;
; processorTop.sv                  ; yes             ; User SystemVerilog HDL File                 ; C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/processorTop.sv      ;         ;
; vga_driver.v                     ; yes             ; User Verilog HDL File                       ; C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/vga_driver.v         ;         ;
; chargenrom.sv                    ; yes             ; User SystemVerilog HDL File                 ; C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/chargenrom.sv        ;         ;
; text_display.sv                  ; yes             ; User SystemVerilog HDL File                 ; C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/text_display.sv      ;         ;
; final_project.sv                 ; yes             ; User SystemVerilog HDL File                 ; C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/final_project.sv     ;         ;
; charrom.bin                      ; yes             ; Auto-Found Unspecified File                 ; C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/charrom.bin          ;         ;
; projecttext3.hex                 ; yes             ; Auto-Found Hexadecimal (Intel-Format) File  ; C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/projecttext3.hex     ;         ;
; changevowels2.hex                ; yes             ; Auto-Found Hexadecimal (Intel-Format) File  ; C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/changevowels2.hex    ;         ;
+----------------------------------+-----------------+---------------------------------------------+-------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary            ;
+---------------------------------------------+----------+
; Resource                                    ; Usage    ;
+---------------------------------------------+----------+
; Estimate of Logic utilization (ALMs needed) ; 15335    ;
;                                             ;          ;
; Combinational ALUT usage for logic          ; 14912    ;
;     -- 7 input functions                    ; 17       ;
;     -- 6 input functions                    ; 11433    ;
;     -- 5 input functions                    ; 233      ;
;     -- 4 input functions                    ; 94       ;
;     -- <=3 input functions                  ; 3135     ;
;                                             ;          ;
; Dedicated logic registers                   ; 16969    ;
;                                             ;          ;
; I/O pins                                    ; 36       ;
;                                             ;          ;
; Total DSP Blocks                            ; 0        ;
;                                             ;          ;
; Maximum fan-out node                        ; clk25MHz ;
; Maximum fan-out                             ; 16970    ;
; Total fan-out                               ; 125877   ;
; Average fan-out                             ; 3.94     ;
+---------------------------------------------+----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                    ;
+-----------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
; Compilation Hierarchy Node              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                              ; Entity Name       ; Library Name ;
+-----------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
; |final_project                          ; 14912 (1)           ; 16969 (1)                 ; 0                 ; 0          ; 36   ; 0            ; |final_project                                                                                                   ; final_project     ; work         ;
;    |processorTop:proce|                 ; 9230 (0)            ; 16929 (0)                 ; 0                 ; 0          ; 0    ; 0            ; |final_project|processorTop:proce                                                                                ; processorTop      ; work         ;
;       |ALUx:alu|                        ; 107 (107)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |final_project|processorTop:proce|ALUx:alu                                                                       ; ALUx              ; work         ;
;       |Adder:ADD4|                      ; 30 (30)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |final_project|processorTop:proce|Adder:ADD4                                                                     ; Adder             ; work         ;
;       |Adder:ADD8|                      ; 29 (29)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |final_project|processorTop:proce|Adder:ADD8                                                                     ; Adder             ; work         ;
;       |Control_Unit:controlunit|        ; 13 (0)              ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |final_project|processorTop:proce|Control_Unit:controlunit                                                       ; Control_Unit      ; work         ;
;          |Conditional_Logic:condlogic|  ; 4 (3)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |final_project|processorTop:proce|Control_Unit:controlunit|Conditional_Logic:condlogic                           ; Conditional_Logic ; work         ;
;             |Condition_Check:condcheck| ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |final_project|processorTop:proce|Control_Unit:controlunit|Conditional_Logic:condlogic|Condition_Check:condcheck ; Condition_Check   ; work         ;
;             |Flagsreg:flagsreg32|       ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |final_project|processorTop:proce|Control_Unit:controlunit|Conditional_Logic:condlogic|Flagsreg:flagsreg32       ; Flagsreg          ; work         ;
;          |Decoder:deco|                 ; 9 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |final_project|processorTop:proce|Control_Unit:controlunit|Decoder:deco                                          ; Decoder           ; work         ;
;             |ALU_Decoder:aludeco|       ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |final_project|processorTop:proce|Control_Unit:controlunit|Decoder:deco|ALU_Decoder:aludeco                      ; ALU_Decoder       ; work         ;
;             |Main_Decoder:maindeco|     ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |final_project|processorTop:proce|Control_Unit:controlunit|Decoder:deco|Main_Decoder:maindeco                    ; Main_Decoder      ; work         ;
;       |DataMem:dmem|                    ; 8474 (8474)         ; 16384 (16384)             ; 0                 ; 0          ; 0    ; 0            ; |final_project|processorTop:proce|DataMem:dmem                                                                   ; DataMem           ; work         ;
;       |Extend:ext|                      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |final_project|processorTop:proce|Extend:ext                                                                     ; Extend            ; work         ;
;       |InstMem:Imem|                    ; 81 (81)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |final_project|processorTop:proce|InstMem:Imem                                                                   ; InstMem           ; work         ;
;       |MUXd:alusr|                      ; 35 (35)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |final_project|processorTop:proce|MUXd:alusr                                                                     ; MUXd              ; work         ;
;       |MUXd:mem2reg|                    ; 51 (51)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |final_project|processorTop:proce|MUXd:mem2reg                                                                   ; MUXd              ; work         ;
;       |MUXd:regsrc0|                    ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |final_project|processorTop:proce|MUXd:regsrc0                                                                   ; MUXd              ; work         ;
;       |MUXd:regsrc1|                    ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |final_project|processorTop:proce|MUXd:regsrc1                                                                   ; MUXd              ; work         ;
;       |Program_counter:PC|              ; 1 (1)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |final_project|processorTop:proce|Program_counter:PC                                                             ; Program_counter   ; work         ;
;       |Register:register|               ; 400 (400)           ; 512 (512)                 ; 0                 ; 0          ; 0    ; 0            ; |final_project|processorTop:proce|Register:register                                                              ; Register          ; work         ;
;    |text_display:txt_disp|              ; 5616 (5488)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |final_project|text_display:txt_disp                                                                             ; text_display      ; work         ;
;       |chargenrom:char_rom|             ; 128 (128)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |final_project|text_display:txt_disp|chargenrom:char_rom                                                         ; chargenrom        ; work         ;
;    |vga_driver:draw|                    ; 65 (65)             ; 39 (39)                   ; 0                 ; 0          ; 0    ; 0            ; |final_project|vga_driver:draw                                                                                   ; vga_driver        ; work         ;
+-----------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------+
; State Machine - |final_project|vga_driver:draw|h_state                                                                 ;
+------------------------+----------------------+-----------------------+-----------------------+------------------------+
; Name                   ; h_state.H_BACK_STATE ; h_state.H_PULSE_STATE ; h_state.H_FRONT_STATE ; h_state.H_ACTIVE_STATE ;
+------------------------+----------------------+-----------------------+-----------------------+------------------------+
; h_state.H_ACTIVE_STATE ; 0                    ; 0                     ; 0                     ; 0                      ;
; h_state.H_FRONT_STATE  ; 0                    ; 0                     ; 1                     ; 1                      ;
; h_state.H_PULSE_STATE  ; 0                    ; 1                     ; 0                     ; 1                      ;
; h_state.H_BACK_STATE   ; 1                    ; 0                     ; 0                     ; 1                      ;
+------------------------+----------------------+-----------------------+-----------------------+------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------+
; State Machine - |final_project|vga_driver:draw|v_state                                                                 ;
+------------------------+----------------------+-----------------------+-----------------------+------------------------+
; Name                   ; v_state.V_BACK_STATE ; v_state.V_PULSE_STATE ; v_state.V_FRONT_STATE ; v_state.V_ACTIVE_STATE ;
+------------------------+----------------------+-----------------------+-----------------------+------------------------+
; v_state.V_ACTIVE_STATE ; 0                    ; 0                     ; 0                     ; 0                      ;
; v_state.V_FRONT_STATE  ; 0                    ; 0                     ; 1                     ; 1                      ;
; v_state.V_PULSE_STATE  ; 0                    ; 1                     ; 0                     ; 1                      ;
; v_state.V_BACK_STATE   ; 1                    ; 0                     ; 0                     ; 1                      ;
+------------------------+----------------------+-----------------------+-----------------------+------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                            ;
+------------------------------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                                        ; Reason for Removal                     ;
+------------------------------------------------------------------------------------------------------+----------------------------------------+
; vga_driver:draw|blue_reg[0]                                                                          ; Stuck at GND due to stuck port data_in ;
; vga_driver:draw|red_reg[0..4]                                                                        ; Stuck at GND due to stuck port data_in ;
; vga_driver:draw|green_reg[0..4]                                                                      ; Stuck at GND due to stuck port data_in ;
; vga_driver:draw|blue_reg[1..5]                                                                       ; Stuck at GND due to stuck port data_in ;
; processorTop:proce|Control_Unit:controlunit|Conditional_Logic:condlogic|Flagsreg:flagsreg32|out[1]   ; Lost fanout                            ;
; processorTop:proce|Control_Unit:controlunit|Conditional_Logic:condlogic|Flagsreg:flagsreg10|out[0,1] ; Lost fanout                            ;
; vga_driver:draw|h_state~7                                                                            ; Lost fanout                            ;
; vga_driver:draw|h_state~8                                                                            ; Lost fanout                            ;
; vga_driver:draw|h_state~9                                                                            ; Lost fanout                            ;
; vga_driver:draw|h_state~10                                                                           ; Lost fanout                            ;
; vga_driver:draw|h_state~11                                                                           ; Lost fanout                            ;
; vga_driver:draw|h_state~12                                                                           ; Lost fanout                            ;
; vga_driver:draw|h_state~13                                                                           ; Lost fanout                            ;
; vga_driver:draw|h_state~14                                                                           ; Lost fanout                            ;
; vga_driver:draw|v_state~7                                                                            ; Lost fanout                            ;
; vga_driver:draw|v_state~8                                                                            ; Lost fanout                            ;
; vga_driver:draw|v_state~9                                                                            ; Lost fanout                            ;
; vga_driver:draw|v_state~10                                                                           ; Lost fanout                            ;
; vga_driver:draw|v_state~11                                                                           ; Lost fanout                            ;
; vga_driver:draw|v_state~12                                                                           ; Lost fanout                            ;
; vga_driver:draw|v_state~13                                                                           ; Lost fanout                            ;
; vga_driver:draw|v_state~14                                                                           ; Lost fanout                            ;
; Total Number of Removed Registers = 35                                                               ;                                        ;
+------------------------------------------------------------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 16969 ;
; Number of registers using Synchronous Clear  ; 48    ;
; Number of registers using Synchronous Load   ; 58    ;
; Number of registers using Asynchronous Clear ; 62    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 16882 ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------+
; Inverted Register Statistics                              ;
+-------------------------------------------------+---------+
; Inverted Register                               ; Fan out ;
+-------------------------------------------------+---------+
; processorTop:proce|DataMem:dmem|Memory[1][20]   ; 2       ;
; processorTop:proce|DataMem:dmem|Memory[3][20]   ; 2       ;
; processorTop:proce|DataMem:dmem|Memory[129][28] ; 2       ;
; processorTop:proce|DataMem:dmem|Memory[7][20]   ; 2       ;
; processorTop:proce|DataMem:dmem|Memory[6][28]   ; 2       ;
; processorTop:proce|DataMem:dmem|Memory[5][28]   ; 2       ;
; processorTop:proce|DataMem:dmem|Memory[7][28]   ; 2       ;
; processorTop:proce|DataMem:dmem|Memory[132][28] ; 2       ;
; processorTop:proce|DataMem:dmem|Memory[134][28] ; 2       ;
; processorTop:proce|DataMem:dmem|Memory[33][20]  ; 2       ;
; processorTop:proce|DataMem:dmem|Memory[35][28]  ; 2       ;
; processorTop:proce|DataMem:dmem|Memory[162][28] ; 2       ;
; processorTop:proce|DataMem:dmem|Memory[161][28] ; 2       ;
; processorTop:proce|DataMem:dmem|Memory[37][28]  ; 2       ;
; processorTop:proce|DataMem:dmem|Memory[39][28]  ; 2       ;
; processorTop:proce|DataMem:dmem|Memory[164][20] ; 2       ;
; processorTop:proce|DataMem:dmem|Memory[64][28]  ; 2       ;
; processorTop:proce|DataMem:dmem|Memory[66][28]  ; 2       ;
; processorTop:proce|DataMem:dmem|Memory[65][28]  ; 2       ;
; processorTop:proce|DataMem:dmem|Memory[71][20]  ; 2       ;
; processorTop:proce|DataMem:dmem|Memory[68][28]  ; 2       ;
; processorTop:proce|DataMem:dmem|Memory[98][20]  ; 2       ;
; processorTop:proce|DataMem:dmem|Memory[97][28]  ; 2       ;
; processorTop:proce|DataMem:dmem|Memory[100][20] ; 2       ;
; processorTop:proce|DataMem:dmem|Memory[100][28] ; 2       ;
; processorTop:proce|DataMem:dmem|Memory[102][28] ; 2       ;
; processorTop:proce|DataMem:dmem|Memory[80][20]  ; 2       ;
; processorTop:proce|DataMem:dmem|Memory[16][28]  ; 2       ;
; processorTop:proce|DataMem:dmem|Memory[144][20] ; 2       ;
; processorTop:proce|DataMem:dmem|Memory[17][20]  ; 2       ;
; processorTop:proce|DataMem:dmem|Memory[81][28]  ; 2       ;
; processorTop:proce|DataMem:dmem|Memory[83][28]  ; 2       ;
; processorTop:proce|DataMem:dmem|Memory[147][28] ; 2       ;
; processorTop:proce|DataMem:dmem|Memory[48][20]  ; 2       ;
; processorTop:proce|DataMem:dmem|Memory[50][20]  ; 2       ;
; processorTop:proce|DataMem:dmem|Memory[114][28] ; 2       ;
; processorTop:proce|DataMem:dmem|Memory[113][28] ; 2       ;
; processorTop:proce|DataMem:dmem|Memory[148][20] ; 2       ;
; processorTop:proce|DataMem:dmem|Memory[84][28]  ; 2       ;
; processorTop:proce|DataMem:dmem|Memory[21][20]  ; 2       ;
; processorTop:proce|DataMem:dmem|Memory[149][20] ; 2       ;
; processorTop:proce|DataMem:dmem|Memory[150][20] ; 2       ;
; processorTop:proce|DataMem:dmem|Memory[22][28]  ; 2       ;
; processorTop:proce|DataMem:dmem|Memory[52][20]  ; 2       ;
; processorTop:proce|DataMem:dmem|Memory[52][28]  ; 2       ;
; processorTop:proce|DataMem:dmem|Memory[118][20] ; 2       ;
; processorTop:proce|DataMem:dmem|Memory[8][20]   ; 2       ;
; processorTop:proce|DataMem:dmem|Memory[42][20]  ; 2       ;
; processorTop:proce|DataMem:dmem|Memory[40][28]  ; 2       ;
; processorTop:proce|DataMem:dmem|Memory[41][20]  ; 2       ;
; processorTop:proce|DataMem:dmem|Memory[11][28]  ; 2       ;
; processorTop:proce|DataMem:dmem|Memory[43][28]  ; 2       ;
; processorTop:proce|DataMem:dmem|Memory[12][28]  ; 2       ;
; processorTop:proce|DataMem:dmem|Memory[13][20]  ; 2       ;
; processorTop:proce|DataMem:dmem|Memory[13][28]  ; 2       ;
; processorTop:proce|DataMem:dmem|Memory[45][28]  ; 2       ;
; processorTop:proce|DataMem:dmem|Memory[15][28]  ; 2       ;
; processorTop:proce|DataMem:dmem|Memory[73][28]  ; 2       ;
; processorTop:proce|DataMem:dmem|Memory[105][20] ; 2       ;
; processorTop:proce|DataMem:dmem|Memory[106][28] ; 2       ;
; processorTop:proce|DataMem:dmem|Memory[105][28] ; 2       ;
; processorTop:proce|DataMem:dmem|Memory[107][28] ; 2       ;
; processorTop:proce|DataMem:dmem|Memory[78][20]  ; 2       ;
; processorTop:proce|DataMem:dmem|Memory[77][20]  ; 2       ;
; processorTop:proce|DataMem:dmem|Memory[79][20]  ; 2       ;
; processorTop:proce|DataMem:dmem|Memory[77][28]  ; 2       ;
; processorTop:proce|DataMem:dmem|Memory[108][20] ; 2       ;
; processorTop:proce|DataMem:dmem|Memory[109][20] ; 2       ;
; processorTop:proce|DataMem:dmem|Memory[109][28] ; 2       ;
; processorTop:proce|DataMem:dmem|Memory[111][28] ; 2       ;
; processorTop:proce|DataMem:dmem|Memory[137][20] ; 2       ;
; processorTop:proce|DataMem:dmem|Memory[137][28] ; 2       ;
; processorTop:proce|DataMem:dmem|Memory[139][28] ; 2       ;
; processorTop:proce|DataMem:dmem|Memory[142][20] ; 2       ;
; processorTop:proce|DataMem:dmem|Memory[141][28] ; 2       ;
; processorTop:proce|DataMem:dmem|Memory[24][20]  ; 2       ;
; processorTop:proce|DataMem:dmem|Memory[56][28]  ; 2       ;
; processorTop:proce|DataMem:dmem|Memory[60][28]  ; 2       ;
; processorTop:proce|DataMem:dmem|Memory[25][20]  ; 2       ;
; processorTop:proce|DataMem:dmem|Memory[61][20]  ; 2       ;
; processorTop:proce|DataMem:dmem|Memory[25][28]  ; 2       ;
; processorTop:proce|DataMem:dmem|Memory[31][28]  ; 2       ;
; processorTop:proce|DataMem:dmem|Memory[120][20] ; 2       ;
; processorTop:proce|DataMem:dmem|Memory[121][20] ; 2       ;
; processorTop:proce|DataMem:dmem|Memory[88][28]  ; 2       ;
; processorTop:proce|DataMem:dmem|Memory[89][28]  ; 2       ;
; processorTop:proce|DataMem:dmem|Memory[124][20] ; 2       ;
; processorTop:proce|DataMem:dmem|Memory[93][20]  ; 2       ;
; processorTop:proce|DataMem:dmem|Memory[92][28]  ; 2       ;
; processorTop:proce|DataMem:dmem|Memory[91][20]  ; 2       ;
; processorTop:proce|DataMem:dmem|Memory[126][20] ; 2       ;
; processorTop:proce|DataMem:dmem|Memory[126][28] ; 2       ;
; processorTop:proce|DataMem:dmem|Memory[127][28] ; 2       ;
; processorTop:proce|DataMem:dmem|Memory[152][28] ; 2       ;
; processorTop:proce|DataMem:dmem|Memory[159][20] ; 2       ;
; processorTop:proce|DataMem:dmem|Memory[157][28] ; 2       ;
; processorTop:proce|DataMem:dmem|Memory[36][12]  ; 2       ;
; processorTop:proce|DataMem:dmem|Memory[44][12]  ; 2       ;
; processorTop:proce|DataMem:dmem|Memory[60][12]  ; 2       ;
; processorTop:proce|DataMem:dmem|Memory[96][12]  ; 2       ;
; Total number of inverted registers = 2401*      ;         ;
+-------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------+
; 5:1                ; 24 bits   ; 72 LEs        ; 0 LEs                ; 72 LEs                 ; Yes        ; |final_project|processorTop:proce|DataMem:dmem|Memory[510][17] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |final_project|processorTop:proce|MUXd:alusr|out[1]            ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |final_project|processorTop:proce|MUXd:alusr|out[21]           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |final_project|processorTop:proce|ALUx:alu|Mux28               ;
; 3:1                ; 21 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; No         ; |final_project|processorTop:proce|MUXd:mem2reg|out[22]         ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |final_project|processorTop:proce|MUXd:alusr|out[7]            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |final_project|processorTop:proce|MUXd:alusr|out[8]            ;
; 17:1               ; 31 bits   ; 341 LEs       ; 341 LEs              ; 0 LEs                  ; No         ; |final_project|processorTop:proce|Register:register|data1[25]  ;
; 9:1                ; 10 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |final_project|vga_driver:draw|v_counter[8]                    ;
; 9:1                ; 10 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |final_project|vga_driver:draw|h_counter[1]                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |final_project|processorTop:proce|MUXd:mem2reg|out[9]          ;
; 6:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; No         ; |final_project|processorTop:proce|MUXd:mem2reg|out[7]          ;
; 17:1               ; 32 bits   ; 352 LEs       ; 352 LEs              ; 0 LEs                  ; No         ; |final_project|processorTop:proce|Register:register|data2[7]   ;
; 512:1              ; 32 bits   ; 10912 LEs     ; 10912 LEs            ; 0 LEs                  ; No         ; |final_project|processorTop:proce|DataMem:dmem|Mux44           ;
; 2048:1             ; 8 bits    ; 10920 LEs     ; 10920 LEs            ; 0 LEs                  ; No         ; |final_project|text_display:txt_disp|Mux4                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processorTop:proce|MUXd:pcsr ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; N              ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processorTop:proce|MUXd:regsrc0 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; N              ; 4     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processorTop:proce|MUXd:regsrc1 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; N              ; 4     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processorTop:proce|MUXd:alusr ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; N              ; 32    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processorTop:proce|MUXd:mem2reg ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; N              ; 32    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_driver:draw ;
+----------------+------------+--------------------------------+
; Parameter Name ; Value      ; Type                           ;
+----------------+------------+--------------------------------+
; H_ACTIVE       ; 1001111111 ; Unsigned Binary                ;
; H_FRONT        ; 0000001111 ; Unsigned Binary                ;
; H_PULSE        ; 0001011111 ; Unsigned Binary                ;
; H_BACK         ; 0000101111 ; Unsigned Binary                ;
; v_ACTIVE       ; 0111011111 ; Unsigned Binary                ;
; v_FRONT        ; 0000001001 ; Unsigned Binary                ;
; v_PULSE        ; 0000000001 ; Unsigned Binary                ;
; v_BACK         ; 0000100000 ; Unsigned Binary                ;
; LOW            ; 0          ; Unsigned Binary                ;
; HIGH           ; 1          ; Unsigned Binary                ;
; H_ACTIVE_STATE ; 00000000   ; Unsigned Binary                ;
; H_FRONT_STATE  ; 00000001   ; Unsigned Binary                ;
; H_PULSE_STATE  ; 00000010   ; Unsigned Binary                ;
; H_BACK_STATE   ; 00000011   ; Unsigned Binary                ;
; V_ACTIVE_STATE ; 00000000   ; Unsigned Binary                ;
; V_FRONT_STATE  ; 00000001   ; Unsigned Binary                ;
; V_PULSE_STATE  ; 00000010   ; Unsigned Binary                ;
; V_BACK_STATE   ; 00000011   ; Unsigned Binary                ;
+----------------+------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Port Connectivity Checks: "processorTop:proce|DataMem:dmem" ;
+--------------------+-------+----------+---------------------+
; Port               ; Type  ; Severity ; Details             ;
+--------------------+-------+----------+---------------------+
; Write_data1[31..4] ; Input ; Info     ; Stuck at GND        ;
+--------------------+-------+----------+---------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "processorTop:proce|MUXd:regsrc0" ;
+------+-------+----------+-----------------------------------+
; Port ; Type  ; Severity ; Details                           ;
+------+-------+----------+-----------------------------------+
; in2  ; Input ; Info     ; Stuck at VCC                      ;
+------+-------+----------+-----------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "processorTop:proce|Adder:ADD8" ;
+----------+-------+----------+-----------------------------+
; Port     ; Type  ; Severity ; Details                     ;
+----------+-------+----------+-----------------------------+
; b[31..4] ; Input ; Info     ; Stuck at GND                ;
; b[2..0]  ; Input ; Info     ; Stuck at GND                ;
; b[3]     ; Input ; Info     ; Stuck at VCC                ;
+----------+-------+----------+-----------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "processorTop:proce|Adder:ADD4" ;
+----------+-------+----------+-----------------------------+
; Port     ; Type  ; Severity ; Details                     ;
+----------+-------+----------+-----------------------------+
; b[31..3] ; Input ; Info     ; Stuck at GND                ;
; b[1..0]  ; Input ; Info     ; Stuck at GND                ;
; b[2]     ; Input ; Info     ; Stuck at VCC                ;
+----------+-------+----------+-----------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 16969                       ;
;     CLR               ; 10                          ;
;     CLR SCLR          ; 10                          ;
;     ENA               ; 16840                       ;
;     ENA CLR           ; 2                           ;
;     ENA CLR SCLR      ; 10                          ;
;     ENA CLR SLD       ; 30                          ;
;     SCLR              ; 4                           ;
;     SCLR SLD          ; 24                          ;
;     SLD               ; 4                           ;
;     plain             ; 35                          ;
; arriav_lcell_comb     ; 14913                       ;
;     arith             ; 160                         ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 79                          ;
;         2 data inputs ; 5                           ;
;         3 data inputs ; 6                           ;
;         4 data inputs ; 3                           ;
;         5 data inputs ; 64                          ;
;     extend            ; 17                          ;
;         7 data inputs ; 17                          ;
;     normal            ; 14736                       ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 2402                        ;
;         2 data inputs ; 56                          ;
;         3 data inputs ; 584                         ;
;         4 data inputs ; 91                          ;
;         5 data inputs ; 169                         ;
;         6 data inputs ; 11433                       ;
; boundary_port         ; 36                          ;
;                       ;                             ;
; Max LUT depth         ; 15.90                       ;
; Average LUT depth     ; 12.12                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:01:23     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition
    Info: Processing started: Tue Jun 11 22:05:44 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off final_proyect -c final_proyect
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file program_counter.sv
    Info (12023): Found entity 1: Program_counter File: C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/Program_counter.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file instmem.sv
    Info (12023): Found entity 1: InstMem File: C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/InstMem.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file register.sv
    Info (12023): Found entity 1: Register File: C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/Register.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datamem.sv
    Info (12023): Found entity 1: DataMem File: C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/DataMem.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux.sv
    Info (12023): Found entity 1: MUXd File: C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/MUX.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file adder.sv
    Info (12023): Found entity 1: Adder File: C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/Adder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file extend.sv
    Info (12023): Found entity 1: Extend File: C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/Extend.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.sv
    Info (12023): Found entity 1: ALUx File: C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/ALU.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file main_decoder.sv
    Info (12023): Found entity 1: Main_Decoder File: C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/Main_Decoder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pc_logic.sv
    Info (12023): Found entity 1: PC_Logic File: C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/PC_Logic.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu_decoder.sv
    Info (12023): Found entity 1: ALU_Decoder File: C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/ALU_Decoder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file decoder.sv
    Info (12023): Found entity 1: Decoder File: C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/Decoder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file condition_check.sv
    Info (12023): Found entity 1: Condition_Check File: C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/Condition_Check.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file flagsreg.sv
    Info (12023): Found entity 1: Flagsreg File: C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/Flagsreg.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file conditional_logic.sv
    Info (12023): Found entity 1: Conditional_Logic File: C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/Conditional_Logic.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file control_unit.sv
    Info (12023): Found entity 1: Control_Unit File: C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/Control_Unit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processortop.sv
    Info (12023): Found entity 1: processorTop File: C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/processorTop.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fetch_tb.sv
    Info (12023): Found entity 1: Fetch_tb File: C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/Fetch_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file decode_tb.sv
    Info (12023): Found entity 1: Decode_tb File: C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/Decode_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file excecute_tb.sv
    Info (12023): Found entity 1: Excecute_tb File: C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/Excecute_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datamem_tb.sv
    Info (12023): Found entity 1: DataMem_tb File: C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/DataMem_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processortop_tb4.sv
    Info (12023): Found entity 1: processorTop_tb4 File: C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/processorTop_tb4.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga_driver.v
    Info (12023): Found entity 1: vga_driver File: C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/vga_driver.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file chargenrom.sv
    Info (12023): Found entity 1: chargenrom File: C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/chargenrom.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file chargenrom_tb.sv
    Info (12023): Found entity 1: chargenrom_tb File: C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/chargenrom_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file text_display.sv
    Info (12023): Found entity 1: text_display File: C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/text_display.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file final_project.sv
    Info (12023): Found entity 1: final_project File: C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/final_project.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file text_display_tb.sv
    Info (12023): Found entity 1: text_display_tb File: C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/text_display_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file final_project_tb.sv
    Info (12023): Found entity 1: final_project_tb File: C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/final_project_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file output_files/vgacontroller.sv
    Info (12023): Found entity 1: vgaController File: C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/output_files/vgaController.sv Line: 1
Info (12127): Elaborating entity "final_project" for the top level hierarchy
Info (12128): Elaborating entity "processorTop" for hierarchy "processorTop:proce" File: C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/final_project.sv Line: 49
Info (12128): Elaborating entity "MUXd" for hierarchy "processorTop:proce|MUXd:pcsr" File: C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/processorTop.sv Line: 19
Info (12128): Elaborating entity "Program_counter" for hierarchy "processorTop:proce|Program_counter:PC" File: C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/processorTop.sv Line: 28
Info (12128): Elaborating entity "Adder" for hierarchy "processorTop:proce|Adder:ADD4" File: C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/processorTop.sv Line: 35
Info (12128): Elaborating entity "InstMem" for hierarchy "processorTop:proce|InstMem:Imem" File: C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/processorTop.sv Line: 48
Warning (10030): Net "Memory.data_a" at InstMem.sv(6) has no driver or initial value, using a default initial value '0' File: C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/InstMem.sv Line: 6
Warning (10030): Net "Memory.waddr_a" at InstMem.sv(6) has no driver or initial value, using a default initial value '0' File: C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/InstMem.sv Line: 6
Warning (10030): Net "Memory.we_a" at InstMem.sv(6) has no driver or initial value, using a default initial value '0' File: C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/InstMem.sv Line: 6
Info (12128): Elaborating entity "MUXd" for hierarchy "processorTop:proce|MUXd:regsrc0" File: C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/processorTop.sv Line: 56
Info (12128): Elaborating entity "Register" for hierarchy "processorTop:proce|Register:register" File: C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/processorTop.sv Line: 77
Info (12128): Elaborating entity "Extend" for hierarchy "processorTop:proce|Extend:ext" File: C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/processorTop.sv Line: 84
Info (12128): Elaborating entity "ALUx" for hierarchy "processorTop:proce|ALUx:alu" File: C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/processorTop.sv Line: 101
Info (12128): Elaborating entity "DataMem" for hierarchy "processorTop:proce|DataMem:dmem" File: C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/processorTop.sv Line: 113
Info (12128): Elaborating entity "Control_Unit" for hierarchy "processorTop:proce|Control_Unit:controlunit" File: C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/processorTop.sv Line: 138
Info (12128): Elaborating entity "Conditional_Logic" for hierarchy "processorTop:proce|Control_Unit:controlunit|Conditional_Logic:condlogic" File: C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/Control_Unit.sv Line: 26
Info (12128): Elaborating entity "Flagsreg" for hierarchy "processorTop:proce|Control_Unit:controlunit|Conditional_Logic:condlogic|Flagsreg:flagsreg32" File: C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/Conditional_Logic.sv Line: 18
Info (12128): Elaborating entity "Condition_Check" for hierarchy "processorTop:proce|Control_Unit:controlunit|Conditional_Logic:condlogic|Condition_Check:condcheck" File: C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/Conditional_Logic.sv Line: 32
Info (12128): Elaborating entity "Decoder" for hierarchy "processorTop:proce|Control_Unit:controlunit|Decoder:deco" File: C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/Control_Unit.sv Line: 43
Info (12128): Elaborating entity "Main_Decoder" for hierarchy "processorTop:proce|Control_Unit:controlunit|Decoder:deco|Main_Decoder:maindeco" File: C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/Decoder.sv Line: 24
Info (12128): Elaborating entity "PC_Logic" for hierarchy "processorTop:proce|Control_Unit:controlunit|Decoder:deco|PC_Logic:pclogic" File: C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/Decoder.sv Line: 31
Info (12128): Elaborating entity "ALU_Decoder" for hierarchy "processorTop:proce|Control_Unit:controlunit|Decoder:deco|ALU_Decoder:aludeco" File: C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/Decoder.sv Line: 39
Info (12128): Elaborating entity "vga_driver" for hierarchy "vga_driver:draw" File: C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/final_project.sv Line: 65
Info (12128): Elaborating entity "text_display" for hierarchy "text_display:txt_disp" File: C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/final_project.sv Line: 74
Info (12128): Elaborating entity "chargenrom" for hierarchy "text_display:txt_disp|chargenrom:char_rom" File: C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/text_display.sv Line: 19
Warning (10030): Net "charrom.data_a" at chargenrom.sv(7) has no driver or initial value, using a default initial value '0' File: C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/chargenrom.sv Line: 7
Warning (10030): Net "charrom.waddr_a" at chargenrom.sv(7) has no driver or initial value, using a default initial value '0' File: C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/chargenrom.sv Line: 7
Warning (10030): Net "charrom.we_a" at chargenrom.sv(7) has no driver or initial value, using a default initial value '0' File: C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/chargenrom.sv Line: 7
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276007): RAM logic "text_display:txt_disp|chargenrom:char_rom|charrom" is uninferred due to asynchronous read logic File: C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/chargenrom.sv Line: 7
    Info (276004): RAM logic "processorTop:proce|InstMem:Imem|Memory" is uninferred due to inappropriate RAM size File: C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/InstMem.sv Line: 6
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGA_R[0]" is stuck at GND File: C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/final_project.sv Line: 7
    Warning (13410): Pin "VGA_R[1]" is stuck at GND File: C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/final_project.sv Line: 7
    Warning (13410): Pin "VGA_R[2]" is stuck at GND File: C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/final_project.sv Line: 7
    Warning (13410): Pin "VGA_R[3]" is stuck at GND File: C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/final_project.sv Line: 7
    Warning (13410): Pin "VGA_R[4]" is stuck at GND File: C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/final_project.sv Line: 7
    Warning (13410): Pin "VGA_G[0]" is stuck at GND File: C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/final_project.sv Line: 8
    Warning (13410): Pin "VGA_G[1]" is stuck at GND File: C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/final_project.sv Line: 8
    Warning (13410): Pin "VGA_G[2]" is stuck at GND File: C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/final_project.sv Line: 8
    Warning (13410): Pin "VGA_G[3]" is stuck at GND File: C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/final_project.sv Line: 8
    Warning (13410): Pin "VGA_G[4]" is stuck at GND File: C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/final_project.sv Line: 8
    Warning (13410): Pin "VGA_B[0]" is stuck at GND File: C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/final_project.sv Line: 9
    Warning (13410): Pin "VGA_B[1]" is stuck at GND File: C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/final_project.sv Line: 9
    Warning (13410): Pin "VGA_B[2]" is stuck at GND File: C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/final_project.sv Line: 9
    Warning (13410): Pin "VGA_B[3]" is stuck at GND File: C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/final_project.sv Line: 9
    Warning (13410): Pin "VGA_B[4]" is stuck at GND File: C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/final_project.sv Line: 9
    Warning (13410): Pin "VGA_B[5]" is stuck at GND File: C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/final_project.sv Line: 9
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND File: C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/final_project.sv Line: 10
Info (286030): Timing-Driven Synthesis is running
Info (17049): 19 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/output_files/final_proyect.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 29443 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 29 output pins
    Info (21061): Implemented 29407 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings
    Info: Peak virtual memory: 5099 megabytes
    Info: Processing ended: Tue Jun 11 22:07:21 2024
    Info: Elapsed time: 00:01:37
    Info: Total CPU time (on all processors): 00:01:44


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/output_files/final_proyect.map.smsg.


