#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1194480 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x11db000 .scope module, "tb" "tb" 3 211;
 .timescale -12 -12;
L_0x11927b0 .functor NOT 1, L_0x1205a70, C4<0>, C4<0>, C4<0>;
L_0x11ab390 .functor XOR 8, L_0x1205600, L_0x12057c0, C4<00000000>, C4<00000000>;
L_0x11dc510 .functor XOR 8, L_0x11ab390, L_0x1205900, C4<00000000>, C4<00000000>;
v0x12031e0_0 .net *"_ivl_10", 7 0, L_0x1205900;  1 drivers
v0x12032e0_0 .net *"_ivl_12", 7 0, L_0x11dc510;  1 drivers
v0x12033c0_0 .net *"_ivl_2", 7 0, L_0x1205560;  1 drivers
v0x1203480_0 .net *"_ivl_4", 7 0, L_0x1205600;  1 drivers
v0x1203560_0 .net *"_ivl_6", 7 0, L_0x12057c0;  1 drivers
v0x1203690_0 .net *"_ivl_8", 7 0, L_0x11ab390;  1 drivers
v0x1203770_0 .net "areset", 0 0, L_0x1192bc0;  1 drivers
v0x1203810_0 .var "clk", 0 0;
v0x12038b0_0 .net "predict_history_dut", 6 0, v0x1202570_0;  1 drivers
v0x1203a00_0 .net "predict_history_ref", 6 0, L_0x12053d0;  1 drivers
v0x1203aa0_0 .net "predict_pc", 6 0, L_0x1204660;  1 drivers
v0x1203b40_0 .net "predict_taken_dut", 0 0, v0x12027b0_0;  1 drivers
v0x1203be0_0 .net "predict_taken_ref", 0 0, L_0x1205210;  1 drivers
v0x1203c80_0 .net "predict_valid", 0 0, v0x1200310_0;  1 drivers
v0x1203d20_0 .var/2u "stats1", 223 0;
v0x1203dc0_0 .var/2u "strobe", 0 0;
v0x1203e80_0 .net "tb_match", 0 0, L_0x1205a70;  1 drivers
v0x1204030_0 .net "tb_mismatch", 0 0, L_0x11927b0;  1 drivers
v0x12040d0_0 .net "train_history", 6 0, L_0x1204c10;  1 drivers
v0x1204190_0 .net "train_mispredicted", 0 0, L_0x1204ab0;  1 drivers
v0x1204230_0 .net "train_pc", 6 0, L_0x1204da0;  1 drivers
v0x12042f0_0 .net "train_taken", 0 0, L_0x1204890;  1 drivers
v0x1204390_0 .net "train_valid", 0 0, v0x1200c90_0;  1 drivers
v0x1204430_0 .net "wavedrom_enable", 0 0, v0x1200d60_0;  1 drivers
v0x12044d0_0 .net/2s "wavedrom_hide_after_time", 31 0, v0x1200e00_0;  1 drivers
v0x1204570_0 .net "wavedrom_title", 511 0, v0x1200ee0_0;  1 drivers
L_0x1205560 .concat [ 7 1 0 0], L_0x12053d0, L_0x1205210;
L_0x1205600 .concat [ 7 1 0 0], L_0x12053d0, L_0x1205210;
L_0x12057c0 .concat [ 7 1 0 0], v0x1202570_0, v0x12027b0_0;
L_0x1205900 .concat [ 7 1 0 0], L_0x12053d0, L_0x1205210;
L_0x1205a70 .cmp/eeq 8, L_0x1205560, L_0x11dc510;
S_0x1191b30 .scope module, "good1" "reference_module" 3 268, 3 4 0, S_0x11db000;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
P_0x11c9f00 .param/l "LNT" 0 3 22, C4<01>;
P_0x11c9f40 .param/l "LT" 0 3 22, C4<10>;
P_0x11c9f80 .param/l "SNT" 0 3 22, C4<00>;
P_0x11c9fc0 .param/l "ST" 0 3 22, C4<11>;
P_0x11ca000 .param/l "n" 0 3 19, +C4<00000000000000000000000000000111>;
L_0x11930a0 .functor XOR 7, v0x11fe4b0_0, L_0x1204660, C4<0000000>, C4<0000000>;
L_0x11bc620 .functor XOR 7, L_0x1204c10, L_0x1204da0, C4<0000000>, C4<0000000>;
v0x11d0490_0 .net *"_ivl_11", 0 0, L_0x1205120;  1 drivers
L_0x7fe274aa71c8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x11d0760_0 .net *"_ivl_12", 0 0, L_0x7fe274aa71c8;  1 drivers
L_0x7fe274aa7210 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x1192820_0 .net *"_ivl_16", 6 0, L_0x7fe274aa7210;  1 drivers
v0x1192a60_0 .net *"_ivl_4", 1 0, L_0x1204f30;  1 drivers
v0x1192c30_0 .net *"_ivl_6", 8 0, L_0x1205030;  1 drivers
L_0x7fe274aa7180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1193190_0 .net *"_ivl_9", 1 0, L_0x7fe274aa7180;  1 drivers
v0x11fe190_0 .net "areset", 0 0, L_0x1192bc0;  alias, 1 drivers
v0x11fe250_0 .net "clk", 0 0, v0x1203810_0;  1 drivers
v0x11fe310 .array "pht", 0 127, 1 0;
v0x11fe3d0_0 .net "predict_history", 6 0, L_0x12053d0;  alias, 1 drivers
v0x11fe4b0_0 .var "predict_history_r", 6 0;
v0x11fe590_0 .net "predict_index", 6 0, L_0x11930a0;  1 drivers
v0x11fe670_0 .net "predict_pc", 6 0, L_0x1204660;  alias, 1 drivers
v0x11fe750_0 .net "predict_taken", 0 0, L_0x1205210;  alias, 1 drivers
v0x11fe810_0 .net "predict_valid", 0 0, v0x1200310_0;  alias, 1 drivers
v0x11fe8d0_0 .net "train_history", 6 0, L_0x1204c10;  alias, 1 drivers
v0x11fe9b0_0 .net "train_index", 6 0, L_0x11bc620;  1 drivers
v0x11fea90_0 .net "train_mispredicted", 0 0, L_0x1204ab0;  alias, 1 drivers
v0x11feb50_0 .net "train_pc", 6 0, L_0x1204da0;  alias, 1 drivers
v0x11fec30_0 .net "train_taken", 0 0, L_0x1204890;  alias, 1 drivers
v0x11fecf0_0 .net "train_valid", 0 0, v0x1200c90_0;  alias, 1 drivers
E_0x11a2010 .event posedge, v0x11fe190_0, v0x11fe250_0;
L_0x1204f30 .array/port v0x11fe310, L_0x1205030;
L_0x1205030 .concat [ 7 2 0 0], L_0x11930a0, L_0x7fe274aa7180;
L_0x1205120 .part L_0x1204f30, 1, 1;
L_0x1205210 .functor MUXZ 1, L_0x7fe274aa71c8, L_0x1205120, v0x1200310_0, C4<>;
L_0x12053d0 .functor MUXZ 7, L_0x7fe274aa7210, v0x11fe4b0_0, v0x1200310_0, C4<>;
S_0x11bbac0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 30, 3 30 0, S_0x1191b30;
 .timescale -12 -12;
v0x11d0070_0 .var/i "i", 31 0;
S_0x11fef10 .scope module, "stim1" "stimulus_gen" 3 257, 3 51 0, S_0x11db000;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "predict_valid";
    .port_info 3 /OUTPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "train_valid";
    .port_info 5 /OUTPUT 1 "train_taken";
    .port_info 6 /OUTPUT 1 "train_mispredicted";
    .port_info 7 /OUTPUT 7 "train_history";
    .port_info 8 /OUTPUT 7 "train_pc";
    .port_info 9 /INPUT 1 "tb_match";
    .port_info 10 /OUTPUT 512 "wavedrom_title";
    .port_info 11 /OUTPUT 1 "wavedrom_enable";
    .port_info 12 /OUTPUT 32 "wavedrom_hide_after_time";
P_0x11ff0c0 .param/l "N" 0 3 52, +C4<00000000000000000000000000000111>;
L_0x1192bc0 .functor BUFZ 1, v0x12003e0_0, C4<0>, C4<0>, C4<0>;
L_0x7fe274aa70a8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x11ffba0_0 .net *"_ivl_10", 0 0, L_0x7fe274aa70a8;  1 drivers
L_0x7fe274aa70f0 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x11ffc80_0 .net *"_ivl_14", 6 0, L_0x7fe274aa70f0;  1 drivers
L_0x7fe274aa7138 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x11ffd60_0 .net *"_ivl_18", 6 0, L_0x7fe274aa7138;  1 drivers
L_0x7fe274aa7018 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x11ffe20_0 .net *"_ivl_2", 6 0, L_0x7fe274aa7018;  1 drivers
L_0x7fe274aa7060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x11fff00_0 .net *"_ivl_6", 0 0, L_0x7fe274aa7060;  1 drivers
v0x1200030_0 .net "areset", 0 0, L_0x1192bc0;  alias, 1 drivers
v0x12000d0_0 .net "clk", 0 0, v0x1203810_0;  alias, 1 drivers
v0x12001a0_0 .net "predict_pc", 6 0, L_0x1204660;  alias, 1 drivers
v0x1200270_0 .var "predict_pc_r", 6 0;
v0x1200310_0 .var "predict_valid", 0 0;
v0x12003e0_0 .var "reset", 0 0;
v0x1200480_0 .net "tb_match", 0 0, L_0x1205a70;  alias, 1 drivers
v0x1200540_0 .net "train_history", 6 0, L_0x1204c10;  alias, 1 drivers
v0x1200630_0 .var "train_history_r", 6 0;
v0x12006f0_0 .net "train_mispredicted", 0 0, L_0x1204ab0;  alias, 1 drivers
v0x12007c0_0 .var "train_mispredicted_r", 0 0;
v0x1200860_0 .net "train_pc", 6 0, L_0x1204da0;  alias, 1 drivers
v0x1200a60_0 .var "train_pc_r", 6 0;
v0x1200b20_0 .net "train_taken", 0 0, L_0x1204890;  alias, 1 drivers
v0x1200bf0_0 .var "train_taken_r", 0 0;
v0x1200c90_0 .var "train_valid", 0 0;
v0x1200d60_0 .var "wavedrom_enable", 0 0;
v0x1200e00_0 .var/2s "wavedrom_hide_after_time", 31 0;
v0x1200ee0_0 .var "wavedrom_title", 511 0;
E_0x11a14b0/0 .event negedge, v0x11fe250_0;
E_0x11a14b0/1 .event posedge, v0x11fe250_0;
E_0x11a14b0 .event/or E_0x11a14b0/0, E_0x11a14b0/1;
L_0x1204660 .functor MUXZ 7, L_0x7fe274aa7018, v0x1200270_0, v0x1200310_0, C4<>;
L_0x1204890 .functor MUXZ 1, L_0x7fe274aa7060, v0x1200bf0_0, v0x1200c90_0, C4<>;
L_0x1204ab0 .functor MUXZ 1, L_0x7fe274aa70a8, v0x12007c0_0, v0x1200c90_0, C4<>;
L_0x1204c10 .functor MUXZ 7, L_0x7fe274aa70f0, v0x1200630_0, v0x1200c90_0, C4<>;
L_0x1204da0 .functor MUXZ 7, L_0x7fe274aa7138, v0x1200a60_0, v0x1200c90_0, C4<>;
S_0x11ff180 .scope task, "reset_test" "reset_test" 3 86, 3 86 0, S_0x11fef10;
 .timescale -12 -12;
v0x11ff3e0_0 .var/2u "arfail", 0 0;
v0x11ff4c0_0 .var "async", 0 0;
v0x11ff580_0 .var/2u "datafail", 0 0;
v0x11ff620_0 .var/2u "srfail", 0 0;
E_0x11a1260 .event posedge, v0x11fe250_0;
E_0x11839f0 .event negedge, v0x11fe250_0;
TD_tb.stim1.reset_test ;
    %wait E_0x11a1260;
    %wait E_0x11a1260;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12003e0_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x11a1260;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x11839f0;
    %load/vec4 v0x1200480_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x11ff580_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12003e0_0, 0;
    %wait E_0x11a1260;
    %load/vec4 v0x1200480_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x11ff3e0_0, 0, 1;
    %wait E_0x11a1260;
    %load/vec4 v0x1200480_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x11ff620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12003e0_0, 0;
    %load/vec4 v0x11ff620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 100 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x11ff3e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x11ff4c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x11ff580_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x11ff4c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 102 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x11ff6e0 .scope task, "wavedrom_start" "wavedrom_start" 3 77, 3 77 0, S_0x11fef10;
 .timescale -12 -12;
v0x11ff8e0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x11ff9c0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 80, 3 80 0, S_0x11fef10;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1201160 .scope module, "top_module1" "top_module" 3 281, 4 1 0, S_0x11db000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
v0x12021f0_0 .net "areset", 0 0, L_0x1192bc0;  alias, 1 drivers
v0x1202300_0 .net "clk", 0 0, v0x1203810_0;  alias, 1 drivers
v0x1202410_0 .var "global_history", 6 0;
v0x12024b0 .array "pht", 0 127, 1 0;
v0x1202570_0 .var "predict_history", 6 0;
v0x12026a0_0 .net "predict_pc", 6 0, L_0x1204660;  alias, 1 drivers
v0x12027b0_0 .var "predict_taken", 0 0;
v0x1202870_0 .net "predict_valid", 0 0, v0x1200310_0;  alias, 1 drivers
v0x1202960_0 .net "train_history", 6 0, L_0x1204c10;  alias, 1 drivers
v0x1202a20_0 .net "train_mispredicted", 0 0, L_0x1204ab0;  alias, 1 drivers
v0x1202b10_0 .net "train_pc", 6 0, L_0x1204da0;  alias, 1 drivers
v0x1202c20_0 .net "train_taken", 0 0, L_0x1204890;  alias, 1 drivers
v0x1202d10_0 .net "train_valid", 0 0, v0x1200c90_0;  alias, 1 drivers
S_0x1201490 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 35, 4 35 0, S_0x1201160;
 .timescale 0 0;
v0x1201670_0 .var/2s "i", 31 0;
S_0x1201770 .scope begin, "$unm_blk_6" "$unm_blk_6" 4 41, 4 41 0, S_0x1201160;
 .timescale 0 0;
v0x1201970_0 .var/i "index", 31 0;
S_0x1201a50 .scope begin, "$unm_blk_7" "$unm_blk_7" 4 54, 4 54 0, S_0x1201160;
 .timescale 0 0;
v0x1201c60_0 .var/i "index", 31 0;
S_0x1201d40 .scope function.vec4.s7, "hash_index" "hash_index" 4 24, 4 24 0, S_0x1201160;
 .timescale 0 0;
; Variable hash_index is vec4 return value of scope S_0x1201d40
v0x1202020_0 .var "history", 6 0;
v0x1202100_0 .var "pc", 6 0;
TD_tb.top_module1.hash_index ;
    %load/vec4 v0x1202100_0;
    %load/vec4 v0x1202020_0;
    %xor;
    %ret/vec4 0, 0, 7;  Assign to hash_index (store_vec4_to_lval)
    %end;
S_0x1202fc0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 296, 3 296 0, S_0x11db000;
 .timescale -12 -12;
E_0x11e2fe0 .event anyedge, v0x1203dc0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_4.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.11, 5;
    %jmp/1 T_4.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1203dc0_0;
    %nor/r;
    %assign/vec4 v0x1203dc0_0, 0;
    %wait E_0x11e2fe0;
    %jmp T_4.10;
T_4.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x11fef10;
T_5 ;
    %wait E_0x11a1260;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12003e0_0, 0;
    %wait E_0x11a1260;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12003e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1200310_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12007c0_0, 0;
    %pushi/vec4 127, 0, 7;
    %assign/vec4 v0x1200630_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x1200a60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1200bf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1200c90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1200310_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x1200270_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11ff4c0_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x11ff180;
    %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0x11ff9c0;
    %join;
    %wait E_0x11a1260;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12003e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1200310_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x1200270_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1200310_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1200630_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x1200a60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1200bf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1200c90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12007c0_0, 0;
    %wait E_0x11839f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12003e0_0, 0;
    %wait E_0x11a1260;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1200c90_0, 0;
    %wait E_0x11a1260;
    %pushi/vec4 2, 0, 7;
    %assign/vec4 v0x1200630_0, 0;
    %wait E_0x11a1260;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1200c90_0, 0;
    %pushi/vec4 4, 0, 32;
T_5.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.1, 5;
    %jmp/1 T_5.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x11a1260;
    %jmp T_5.0;
T_5.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1200630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1200bf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1200c90_0, 0;
    %wait E_0x11a1260;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1200c90_0, 0;
    %pushi/vec4 8, 0, 32;
T_5.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.3, 5;
    %jmp/1 T_5.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x11a1260;
    %jmp T_5.2;
T_5.3 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x11ff9c0;
    %join;
    %wait E_0x11a1260;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12003e0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x1200270_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1200310_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1200630_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x1200a60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1200bf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1200c90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12007c0_0, 0;
    %wait E_0x11839f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12003e0_0, 0;
    %wait E_0x11a1260;
    %wait E_0x11a1260;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1200c90_0, 0;
    %wait E_0x11a1260;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1200c90_0, 0;
    %wait E_0x11a1260;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1200c90_0, 0;
    %pushi/vec4 16, 0, 7;
    %assign/vec4 v0x1200630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1200bf0_0, 0;
    %wait E_0x11a1260;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1200c90_0, 0;
    %pushi/vec4 4, 0, 32;
T_5.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.5, 5;
    %jmp/1 T_5.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x11a1260;
    %jmp T_5.4;
T_5.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1200630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1200bf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1200c90_0, 0;
    %wait E_0x11a1260;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1200c90_0, 0;
    %wait E_0x11a1260;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1200c90_0, 0;
    %pushi/vec4 32, 0, 7;
    %assign/vec4 v0x1200630_0, 0;
    %wait E_0x11a1260;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1200c90_0, 0;
    %pushi/vec4 3, 0, 32;
T_5.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.7, 5;
    %jmp/1 T_5.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x11a1260;
    %jmp T_5.6;
T_5.7 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x11ff9c0;
    %join;
    %pushi/vec4 1000, 0, 32;
T_5.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.9, 5;
    %jmp/1 T_5.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x11a14b0;
    %vpi_func 3 201 "$urandom" 32 {0 0 0};
    %pad/u 17;
    %split/vec4 1;
    %assign/vec4 v0x1200c90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1200bf0_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x1200a60_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x1200270_0, 0;
    %assign/vec4 v0x1200310_0, 0;
    %vpi_func 3 202 "$urandom" 32 {0 0 0};
    %pad/u 7;
    %assign/vec4 v0x1200630_0, 0;
    %vpi_func 3 203 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %nor/r;
    %assign/vec4 v0x12007c0_0, 0;
    %jmp T_5.8;
T_5.9 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 206 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1191b30;
T_6 ;
    %wait E_0x11a2010;
    %load/vec4 v0x11fe190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %fork t_1, S_0x11bbac0;
    %jmp t_0;
    .scope S_0x11bbac0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x11d0070_0, 0, 32;
T_6.2 ; Top of for-loop 
    %load/vec4 v0x11d0070_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 4, v0x11d0070_0;
    %store/vec4a v0x11fe310, 4, 0;
T_6.4 ; for-loop step statement
    %load/vec4 v0x11d0070_0;
    %addi 1, 0, 32;
    %store/vec4 v0x11d0070_0, 0, 32;
    %jmp T_6.2;
T_6.3 ; for-loop exit label
    %end;
    .scope S_0x1191b30;
t_0 %join;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x11fe4b0_0, 0, 7;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x11fe810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.5, 8;
    %load/vec4 v0x11fe4b0_0;
    %load/vec4 v0x11fe750_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x11fe4b0_0, 0;
T_6.5 ;
    %load/vec4 v0x11fecf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.7, 8;
    %load/vec4 v0x11fe9b0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x11fe310, 4;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_6.11, 5;
    %load/vec4 v0x11fec30_0;
    %and;
T_6.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.9, 8;
    %load/vec4 v0x11fe9b0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x11fe310, 4;
    %addi 1, 0, 2;
    %load/vec4 v0x11fe9b0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11fe310, 0, 4;
    %jmp T_6.10;
T_6.9 ;
    %load/vec4 v0x11fe9b0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x11fe310, 4;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_6.14, 5;
    %load/vec4 v0x11fec30_0;
    %nor/r;
    %and;
T_6.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.12, 8;
    %load/vec4 v0x11fe9b0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x11fe310, 4;
    %subi 1, 0, 2;
    %load/vec4 v0x11fe9b0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11fe310, 0, 4;
T_6.12 ;
T_6.10 ;
    %load/vec4 v0x11fea90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.15, 8;
    %load/vec4 v0x11fe8d0_0;
    %load/vec4 v0x11fec30_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x11fe4b0_0, 0;
T_6.15 ;
T_6.7 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1201770;
T_7 ;
    %load/vec4 v0x12026a0_0;
    %load/vec4 v0x1202410_0;
    %store/vec4 v0x1202020_0, 0, 7;
    %store/vec4 v0x1202100_0, 0, 7;
    %callf/vec4 TD_tb.top_module1.hash_index, S_0x1201d40;
    %pad/u 32;
    %store/vec4 v0x1201970_0, 0, 32;
    %end;
    .thread T_7, $init;
    .scope S_0x1201a50;
T_8 ;
    %load/vec4 v0x1202b10_0;
    %load/vec4 v0x1202960_0;
    %store/vec4 v0x1202020_0, 0, 7;
    %store/vec4 v0x1202100_0, 0, 7;
    %callf/vec4 TD_tb.top_module1.hash_index, S_0x1201d40;
    %pad/u 32;
    %store/vec4 v0x1201c60_0, 0, 32;
    %end;
    .thread T_8, $init;
    .scope S_0x1201160;
T_9 ;
    %wait E_0x11a2010;
    %load/vec4 v0x12021f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1202410_0, 0;
    %fork t_3, S_0x1201490;
    %jmp t_2;
    .scope S_0x1201490;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1201670_0, 0, 32;
T_9.2 ; Top of for-loop 
    %load/vec4 v0x1201670_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_9.3, 5;
    %pushi/vec4 2, 0, 2;
    %ix/getv/s 3, v0x1201670_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12024b0, 0, 4;
T_9.4 ; for-loop step statement
    %load/vec4 v0x1201670_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1201670_0, 0, 32;
    %jmp T_9.2;
T_9.3 ; for-loop exit label
    %end;
    .scope S_0x1201160;
t_2 %join;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x1202870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.5, 8;
    %fork t_5, S_0x1201770;
    %jmp t_4;
    .scope S_0x1201770;
t_5 ;
    %pushi/vec4 2, 0, 2;
    %ix/getv/s 4, v0x1201970_0;
    %load/vec4a v0x12024b0, 4;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %assign/vec4 v0x12027b0_0, 0;
    %load/vec4 v0x1202410_0;
    %assign/vec4 v0x1202570_0, 0;
    %load/vec4 v0x1202410_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x12027b0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1202410_0, 0;
    %end;
    .scope S_0x1201160;
t_4 %join;
T_9.5 ;
    %load/vec4 v0x1202d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.7, 8;
    %fork t_7, S_0x1201a50;
    %jmp t_6;
    .scope S_0x1201a50;
t_7 ;
    %load/vec4 v0x1202c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.9, 8;
    %ix/getv/s 4, v0x1201c60_0;
    %load/vec4a v0x12024b0, 4;
    %cmpi/e 0, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_9.11, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_9.12, 8;
T_9.11 ; End of true expr.
    %ix/getv/s 4, v0x1201c60_0;
    %load/vec4a v0x12024b0, 4;
    %addi 1, 0, 2;
    %jmp/0 T_9.12, 8;
 ; End of false expr.
    %blend;
T_9.12;
    %ix/getv/s 3, v0x1201c60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12024b0, 0, 4;
    %jmp T_9.10;
T_9.9 ;
    %ix/getv/s 4, v0x1201c60_0;
    %load/vec4a v0x12024b0, 4;
    %cmpi/e 3, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_9.13, 8;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_9.14, 8;
T_9.13 ; End of true expr.
    %ix/getv/s 4, v0x1201c60_0;
    %load/vec4a v0x12024b0, 4;
    %subi 1, 0, 2;
    %jmp/0 T_9.14, 8;
 ; End of false expr.
    %blend;
T_9.14;
    %ix/getv/s 3, v0x1201c60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12024b0, 0, 4;
T_9.10 ;
    %load/vec4 v0x1202a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.15, 8;
    %load/vec4 v0x1202960_0;
    %assign/vec4 v0x1202410_0, 0;
T_9.15 ;
    %end;
    .scope S_0x1201160;
t_6 %join;
T_9.7 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x11db000;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1203810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1203dc0_0, 0, 1;
    %end;
    .thread T_10, $init;
    .scope S_0x11db000;
T_11 ;
T_11.0 ;
    %delay 5, 0;
    %load/vec4 v0x1203810_0;
    %inv;
    %store/vec4 v0x1203810_0, 0, 1;
    %jmp T_11.0;
T_11.1 ;
    %end;
    .thread T_11;
    .scope S_0x11db000;
T_12 ;
    %vpi_call/w 3 249 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 250 "$dumpvars", 32'sb00000000000000000000000000000001, v0x12000d0_0, v0x1204030_0, v0x1203810_0, v0x1203770_0, v0x1203c80_0, v0x1203aa0_0, v0x1204390_0, v0x12042f0_0, v0x1204190_0, v0x12040d0_0, v0x1204230_0, v0x1203be0_0, v0x1203b40_0, v0x1203a00_0, v0x12038b0_0 {0 0 0};
    %end;
    .thread T_12;
    .scope S_0x11db000;
T_13 ;
    %load/vec4 v0x1203d20_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v0x1203d20_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1203d20_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 305 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_taken", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_13.1;
T_13.0 ;
    %vpi_call/w 3 306 "$display", "Hint: Output '%s' has no mismatches.", "predict_taken" {0 0 0};
T_13.1 ;
    %load/vec4 v0x1203d20_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %load/vec4 v0x1203d20_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1203d20_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 307 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_history", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_13.3;
T_13.2 ;
    %vpi_call/w 3 308 "$display", "Hint: Output '%s' has no mismatches.", "predict_history" {0 0 0};
T_13.3 ;
    %load/vec4 v0x1203d20_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1203d20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 310 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 311 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1203d20_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1203d20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 312 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_13, $final;
    .scope S_0x11db000;
T_14 ;
    %wait E_0x11a14b0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1203d20_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1203d20_0, 4, 32;
    %load/vec4 v0x1203e80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x1203d20_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.2, 4;
    %vpi_func 3 323 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1203d20_0, 4, 32;
T_14.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1203d20_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1203d20_0, 4, 32;
T_14.0 ;
    %load/vec4 v0x1203be0_0;
    %load/vec4 v0x1203be0_0;
    %load/vec4 v0x1203b40_0;
    %xor;
    %load/vec4 v0x1203be0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_14.4, 6;
    %load/vec4 v0x1203d20_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.6, 4;
    %vpi_func 3 327 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1203d20_0, 4, 32;
T_14.6 ;
    %load/vec4 v0x1203d20_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1203d20_0, 4, 32;
T_14.4 ;
    %load/vec4 v0x1203a00_0;
    %load/vec4 v0x1203a00_0;
    %load/vec4 v0x12038b0_0;
    %xor;
    %load/vec4 v0x1203a00_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_14.8, 6;
    %load/vec4 v0x1203d20_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.10, 4;
    %vpi_func 3 330 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1203d20_0, 4, 32;
T_14.10 ;
    %load/vec4 v0x1203d20_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1203d20_0, 4, 32;
T_14.8 ;
    %jmp T_14;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gshare/gshare_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/human/gshare/iter0/response15/top_module.sv";
