LIBRARY ieee ;
	USE ieee.std_logic_1164.all;
	USE ieee.std_logic_signed.all;

ENTITY CONTROL IS
	PORT(	INSTRUCAO 	: IN STD_LOGIC_VECTOR(31 DOWNTO 0);
			RegWrite		: OUT STD_LOGIC;
			ALUSrc		: OUT STD_LOGIC;
			ALUOp			: OUT STD_LOGIC_VECTOR(2 DOWNTO 0);
			RegDst		: OUT STD_LOGIC;
			Branch		: OUT STD_LOGIC;
			MemWrite		: OUT STD_LOGIC;
			MemRead		: OUT STD_LOGIC;
			MemtoReg		: OUT STD_LOGIC;
	) ;
END ENTITY ; -- CONTROL

ARCHITECTURE arch OF ADDER IS
BEGIN
	RESULT <= ENTRADA_0 + ENTRADA_1;
	
END ARCHITECTURE ; -- arch