{"vcs1":{"timestamp_begin":1713286790.479761291, "rt":1.00, "ut":0.53, "st":0.32}}
{"vcselab":{"timestamp_begin":1713286791.659655557, "rt":0.94, "ut":0.52, "st":0.28}}
{"link":{"timestamp_begin":1713286792.750342892, "rt":0.44, "ut":0.18, "st":0.24}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1713286789.596593332}
{"VCS_COMP_START_TIME": 1713286789.596593332}
{"VCS_COMP_END_TIME": 1713286793.362207965}
{"VCS_USER_OPTIONS": "-sverilog -debug library.sv task2.sv"}
{"vcs1": {"peak_mem": 338596}}
{"stitch_vcselab": {"peak_mem": 238992}}
