"dummy" , "dummy" , ; static const char * mx51_spdif_xtal_sel [ ] { "osc" "ckih" "ckih2" } ; ; static const char * mx53_spdif_xtal_sel [ ] { "osc" "ckih" "ckih2" "pll4_sw" } ; ; static const char * spdif_sel [ ] { "pll1_sw" "pll2_sw" "pll3_sw" "spdif_xtal_sel" } ; ; static const char * spdif0_com_sel [ ] { "spdif0_podf" "ssi1_root_gate" } ; ; static const char * mx51_spdif1_com_sel [ ] { "spdif1_podf" "ssi2_root_gate" } ; ; static const char * step_sels [ ] { "lp_apm" } ; ; static const char * cpu_podf_sels [ ] { "pll1_sw" "step_sel" } ; ; static const char * ieee1588_sels [ ] { "pll3_sw" "pll4_sw" "dummy" "dummy" } ; ; static struct clk * clk [ IMX5_CLK_END ] ; static struct clk * * const uart_clks [ ] __initconst = { & clk [ IMX5_CLK_UART1_IPG_GATE ] & clk [ IMX5_CLK_UART1_PER_GATE ] & clk [ IMX5_CLK_UART2_IPG_GATE ] & clk [ IMX5_CLK_UART2_PER_GATE ] & clk [ IMX5_CLK_UART3_IPG_GATE ] & clk [ IMX5_CLK_UART3_PER_GATE ] & clk [ IMX5_CLK_UART4_IPG_GATE ] & clk [ IMX5_CLK_UART4_PER_GATE ] & clk [ IMX5_CLK_UART5_IPG_GATE ] & clk [ IMX5_CLK_UART5_PER_GATE ] NULL } ; 