;redcode
;assert 1
	SPL 0, <702
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	SUB <0, @2
	MOV -1, <-20
	SUB @121, 103
	SUB @18, @13
	MOV -1, <-20
	CMP #12, @-200
	SUB @-136, 100
	ADD 210, 60
	SUB @121, 103
	SPL -1, @-20
	MOV -207, <-120
	JMP -1, @-5
	JMP @12, #-200
	SUB @18, @13
	SLT 121, 3
	ADD 1, <-1
	MOV 712, @16
	MOV 712, @16
	SUB @-127, 100
	ADD 210, 30
	SUB 121, 106
	SUB 121, 106
	SUB @121, 103
	JMP @12, #-200
	DJN @12, #-200
	JMZ 72, <17
	SUB <0, @2
	SPL @-100, 1
	SUB 20, @12
	SPL @300, 90
	ADD #270, <1
	MOV -1, <-20
	SUB @121, 106
	CMP @121, 103
	DAT #310, #630
	ADD 210, 61
	DAT #310, #630
	SLT 0, -319
	SLT 0, -319
	JMN 12, #11
	DJN 1, @21
	MOV -1, <-20
	JMZ 72, <17
	ADD #290, <-301
	JMZ 72, <17
	ADD #270, <1
	ADD #270, <1
	SUB <0, @2
