Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot keyboard_driver_behav xil_defaultlib.keyboard_driver xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'key_reg' [D:/semester/7th sem/davinci/testing/keyboard_memory_led/keyboard_memory_led.srcs/sources_1/new/keyboard_driver.v:84]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 17 for port 'addr' [D:/semester/7th sem/davinci/testing/keyboard_memory_led/keyboard_memory_led.srcs/sources_1/new/Memory.v:114]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ps2_rx
Compiling module xil_defaultlib.scanToAscii
Compiling module xil_defaultlib.Screen_Memory
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.keyboard_driver
Compiling module xil_defaultlib.glbl
Built simulation snapshot keyboard_driver_behav
