{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1663771478110 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1663771478111 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 21 20:14:38 2022 " "Processing started: Wed Sep 21 20:14:38 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1663771478111 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663771478111 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Comparator -c Comparator " "Command: quartus_map --read_settings_files=on --write_settings_files=off Comparator -c Comparator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663771478111 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1663771478332 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1663771478332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates.vhdl 19 9 " "Found 19 design units, including 9 entities, in source file gates.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gates " "Found design unit 1: Gates" {  } { { "Gates.vhdl" "" { Text "C:/Users/aryav/Desktop/Quartus_Dada/LABs/Midsem/Gates.vhdl" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663771484510 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 INVERTER-Equations " "Found design unit 2: INVERTER-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/aryav/Desktop/Quartus_Dada/LABs/Midsem/Gates.vhdl" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663771484510 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 AND_2-Equations " "Found design unit 3: AND_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/aryav/Desktop/Quartus_Dada/LABs/Midsem/Gates.vhdl" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663771484510 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 NAND_2-Equations " "Found design unit 4: NAND_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/aryav/Desktop/Quartus_Dada/LABs/Midsem/Gates.vhdl" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663771484510 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 OR_2-Equations " "Found design unit 5: OR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/aryav/Desktop/Quartus_Dada/LABs/Midsem/Gates.vhdl" 87 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663771484510 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 NOR_2-Equations " "Found design unit 6: NOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/aryav/Desktop/Quartus_Dada/LABs/Midsem/Gates.vhdl" 98 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663771484510 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 XOR_2-Equations " "Found design unit 7: XOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/aryav/Desktop/Quartus_Dada/LABs/Midsem/Gates.vhdl" 110 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663771484510 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 XNOR_2-Equations " "Found design unit 8: XNOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/aryav/Desktop/Quartus_Dada/LABs/Midsem/Gates.vhdl" 121 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663771484510 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 HALF_ADDER-Equations " "Found design unit 9: HALF_ADDER-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/aryav/Desktop/Quartus_Dada/LABs/Midsem/Gates.vhdl" 132 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663771484510 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 FULL_ADDER-Equations " "Found design unit 10: FULL_ADDER-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/aryav/Desktop/Quartus_Dada/LABs/Midsem/Gates.vhdl" 144 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663771484510 ""} { "Info" "ISGN_ENTITY_NAME" "1 INVERTER " "Found entity 1: INVERTER" {  } { { "Gates.vhdl" "" { Text "C:/Users/aryav/Desktop/Quartus_Dada/LABs/Midsem/Gates.vhdl" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663771484510 ""} { "Info" "ISGN_ENTITY_NAME" "2 AND_2 " "Found entity 2: AND_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/aryav/Desktop/Quartus_Dada/LABs/Midsem/Gates.vhdl" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663771484510 ""} { "Info" "ISGN_ENTITY_NAME" "3 NAND_2 " "Found entity 3: NAND_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/aryav/Desktop/Quartus_Dada/LABs/Midsem/Gates.vhdl" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663771484510 ""} { "Info" "ISGN_ENTITY_NAME" "4 OR_2 " "Found entity 4: OR_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/aryav/Desktop/Quartus_Dada/LABs/Midsem/Gates.vhdl" 83 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663771484510 ""} { "Info" "ISGN_ENTITY_NAME" "5 NOR_2 " "Found entity 5: NOR_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/aryav/Desktop/Quartus_Dada/LABs/Midsem/Gates.vhdl" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663771484510 ""} { "Info" "ISGN_ENTITY_NAME" "6 XOR_2 " "Found entity 6: XOR_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/aryav/Desktop/Quartus_Dada/LABs/Midsem/Gates.vhdl" 106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663771484510 ""} { "Info" "ISGN_ENTITY_NAME" "7 XNOR_2 " "Found entity 7: XNOR_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/aryav/Desktop/Quartus_Dada/LABs/Midsem/Gates.vhdl" 117 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663771484510 ""} { "Info" "ISGN_ENTITY_NAME" "8 HALF_ADDER " "Found entity 8: HALF_ADDER" {  } { { "Gates.vhdl" "" { Text "C:/Users/aryav/Desktop/Quartus_Dada/LABs/Midsem/Gates.vhdl" 128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663771484510 ""} { "Info" "ISGN_ENTITY_NAME" "9 FULL_ADDER " "Found entity 9: FULL_ADDER" {  } { { "Gates.vhdl" "" { Text "C:/Users/aryav/Desktop/Quartus_Dada/LABs/Midsem/Gates.vhdl" 140 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663771484510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663771484510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhdl" "" { Text "C:/Users/aryav/Desktop/Quartus_Dada/LABs/Midsem/DUT.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663771484512 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhdl" "" { Text "C:/Users/aryav/Desktop/Quartus_Dada/LABs/Midsem/DUT.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663771484512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663771484512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.vhd 10 5 " "Found 10 design units, including 5 entities, in source file comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 halfadder-trivial " "Found design unit 1: halfadder-trivial" {  } { { "Comparator.vhd" "" { Text "C:/Users/aryav/Desktop/Quartus_Dada/LABs/Midsem/Comparator.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663771484513 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fulladder-trivial " "Found design unit 2: fulladder-trivial" {  } { { "Comparator.vhd" "" { Text "C:/Users/aryav/Desktop/Quartus_Dada/LABs/Midsem/Comparator.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663771484513 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 fourbitas-trivial " "Found design unit 3: fourbitas-trivial" {  } { { "Comparator.vhd" "" { Text "C:/Users/aryav/Desktop/Quartus_Dada/LABs/Midsem/Comparator.vhd" 82 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663771484513 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 ZNVLG-Struct " "Found design unit 4: ZNVLG-Struct" {  } { { "Comparator.vhd" "" { Text "C:/Users/aryav/Desktop/Quartus_Dada/LABs/Midsem/Comparator.vhd" 138 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663771484513 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 alpha-subtractor " "Found design unit 5: alpha-subtractor" {  } { { "Comparator.vhd" "" { Text "C:/Users/aryav/Desktop/Quartus_Dada/LABs/Midsem/Comparator.vhd" 221 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663771484513 ""} { "Info" "ISGN_ENTITY_NAME" "1 halfadder " "Found entity 1: halfadder" {  } { { "Comparator.vhd" "" { Text "C:/Users/aryav/Desktop/Quartus_Dada/LABs/Midsem/Comparator.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663771484513 ""} { "Info" "ISGN_ENTITY_NAME" "2 fulladder " "Found entity 2: fulladder" {  } { { "Comparator.vhd" "" { Text "C:/Users/aryav/Desktop/Quartus_Dada/LABs/Midsem/Comparator.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663771484513 ""} { "Info" "ISGN_ENTITY_NAME" "3 fourbitas " "Found entity 3: fourbitas" {  } { { "Comparator.vhd" "" { Text "C:/Users/aryav/Desktop/Quartus_Dada/LABs/Midsem/Comparator.vhd" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663771484513 ""} { "Info" "ISGN_ENTITY_NAME" "4 ZNVLG " "Found entity 4: ZNVLG" {  } { { "Comparator.vhd" "" { Text "C:/Users/aryav/Desktop/Quartus_Dada/LABs/Midsem/Comparator.vhd" 134 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663771484513 ""} { "Info" "ISGN_ENTITY_NAME" "5 alpha " "Found entity 5: alpha" {  } { { "Comparator.vhd" "" { Text "C:/Users/aryav/Desktop/Quartus_Dada/LABs/Midsem/Comparator.vhd" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663771484513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663771484513 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1663771484532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ZNVLG ZNVLG:flag_instance " "Elaborating entity \"ZNVLG\" for hierarchy \"ZNVLG:flag_instance\"" {  } { { "DUT.vhdl" "flag_instance" { Text "C:/Users/aryav/Desktop/Quartus_Dada/LABs/Midsem/DUT.vhdl" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663771484539 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cout_temp Comparator.vhd(149) " "Verilog HDL or VHDL warning at Comparator.vhd(149): object \"cout_temp\" assigned a value but never read" {  } { { "Comparator.vhd" "" { Text "C:/Users/aryav/Desktop/Quartus_Dada/LABs/Midsem/Comparator.vhd" 149 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1663771484539 "|DUT|ZNVLG:flag_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fourbitas ZNVLG:flag_instance\|fourbitas:fourbit_1 " "Elaborating entity \"fourbitas\" for hierarchy \"ZNVLG:flag_instance\|fourbitas:fourbit_1\"" {  } { { "Comparator.vhd" "fourbit_1" { Text "C:/Users/aryav/Desktop/Quartus_Dada/LABs/Midsem/Comparator.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663771484545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "XOR_2 ZNVLG:flag_instance\|fourbitas:fourbit_1\|XOR_2:xor1 A:equations " "Elaborating entity \"XOR_2\" using architecture \"A:equations\" for hierarchy \"ZNVLG:flag_instance\|fourbitas:fourbit_1\|XOR_2:xor1\"" {  } { { "Comparator.vhd" "xor1" { Text "C:/Users/aryav/Desktop/Quartus_Dada/LABs/Midsem/Comparator.vhd" 98 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663771484546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "fulladder ZNVLG:flag_instance\|fourbitas:fourbit_1\|fulladder:fulladder1 A:trivial " "Elaborating entity \"fulladder\" using architecture \"A:trivial\" for hierarchy \"ZNVLG:flag_instance\|fourbitas:fourbit_1\|fulladder:fulladder1\"" {  } { { "Comparator.vhd" "fulladder1" { Text "C:/Users/aryav/Desktop/Quartus_Dada/LABs/Midsem/Comparator.vhd" 101 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663771484546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "halfadder ZNVLG:flag_instance\|fourbitas:fourbit_1\|fulladder:fulladder1\|halfadder:half1 A:trivial " "Elaborating entity \"halfadder\" using architecture \"A:trivial\" for hierarchy \"ZNVLG:flag_instance\|fourbitas:fourbit_1\|fulladder:fulladder1\|halfadder:half1\"" {  } { { "Comparator.vhd" "half1" { Text "C:/Users/aryav/Desktop/Quartus_Dada/LABs/Midsem/Comparator.vhd" 57 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663771484547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "AND_2 ZNVLG:flag_instance\|fourbitas:fourbit_1\|fulladder:fulladder1\|halfadder:half1\|AND_2:and1 A:equations " "Elaborating entity \"AND_2\" using architecture \"A:equations\" for hierarchy \"ZNVLG:flag_instance\|fourbitas:fourbit_1\|fulladder:fulladder1\|halfadder:half1\|AND_2:and1\"" {  } { { "Comparator.vhd" "and1" { Text "C:/Users/aryav/Desktop/Quartus_Dada/LABs/Midsem/Comparator.vhd" 23 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663771484547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "OR_2 ZNVLG:flag_instance\|fourbitas:fourbit_1\|fulladder:fulladder1\|OR_2:or1 A:equations " "Elaborating entity \"OR_2\" using architecture \"A:equations\" for hierarchy \"ZNVLG:flag_instance\|fourbitas:fourbit_1\|fulladder:fulladder1\|OR_2:or1\"" {  } { { "Comparator.vhd" "or1" { Text "C:/Users/aryav/Desktop/Quartus_Dada/LABs/Midsem/Comparator.vhd" 63 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663771484550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INVERTER ZNVLG:flag_instance\|INVERTER:not_1 " "Elaborating entity \"INVERTER\" for hierarchy \"ZNVLG:flag_instance\|INVERTER:not_1\"" {  } { { "Comparator.vhd" "not_1" { Text "C:/Users/aryav/Desktop/Quartus_Dada/LABs/Midsem/Comparator.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663771484555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_2 ZNVLG:flag_instance\|AND_2:and_1 " "Elaborating entity \"AND_2\" for hierarchy \"ZNVLG:flag_instance\|AND_2:and_1\"" {  } { { "Comparator.vhd" "and_1" { Text "C:/Users/aryav/Desktop/Quartus_Dada/LABs/Midsem/Comparator.vhd" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663771484556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_2 ZNVLG:flag_instance\|OR_2:or_1 " "Elaborating entity \"OR_2\" for hierarchy \"ZNVLG:flag_instance\|OR_2:or_1\"" {  } { { "Comparator.vhd" "or_1" { Text "C:/Users/aryav/Desktop/Quartus_Dada/LABs/Midsem/Comparator.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663771484557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOR_2 ZNVLG:flag_instance\|NOR_2:nor_1 " "Elaborating entity \"NOR_2\" for hierarchy \"ZNVLG:flag_instance\|NOR_2:nor_1\"" {  } { { "Comparator.vhd" "nor_1" { Text "C:/Users/aryav/Desktop/Quartus_Dada/LABs/Midsem/Comparator.vhd" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663771484557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR_2 ZNVLG:flag_instance\|XOR_2:xor_1 " "Elaborating entity \"XOR_2\" for hierarchy \"ZNVLG:flag_instance\|XOR_2:xor_1\"" {  } { { "Comparator.vhd" "xor_1" { Text "C:/Users/aryav/Desktop/Quartus_Dada/LABs/Midsem/Comparator.vhd" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663771484558 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1663771484851 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1663771485100 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663771485100 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "22 " "Implemented 22 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1663771485123 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1663771485123 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9 " "Implemented 9 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1663771485123 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1663771485123 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4775 " "Peak virtual memory: 4775 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1663771485134 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 21 20:14:45 2022 " "Processing ended: Wed Sep 21 20:14:45 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1663771485134 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1663771485134 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1663771485134 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1663771485134 ""}
