// Seed: 334474514
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout id_4;
  inout id_3;
  input id_2;
  inout id_1;
  wor id_4, id_5;
  rtran (.id_0(1), .id_1((id_4)), .id_2(1), .id_3(1), .id_4(1));
  logic id_6, id_7;
  assign id_3 = id_4;
  assign id_4[1] = "";
endmodule
