[2025-09-15 15:49:40] START suite=spec trace=445.gobmk-30B
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/spec2k17/445.gobmk-30B.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2714692 heartbeat IPC: 3.684 cumulative IPC: 3.684 (Simulation time: 00 hr 00 min 38 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 5157479 heartbeat IPC: 4.094 cumulative IPC: 3.878 (Simulation time: 00 hr 01 min 14 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 5157479 cumulative IPC: 3.878 (Simulation time: 00 hr 01 min 14 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 5157479 cumulative IPC: 3.878 (Simulation time: 00 hr 01 min 14 sec)
Heartbeat CPU 0 instructions: 30000001 cycles: 14066098 heartbeat IPC: 1.123 cumulative IPC: 1.123 (Simulation time: 00 hr 02 min 12 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 22868310 heartbeat IPC: 1.136 cumulative IPC: 1.129 (Simulation time: 00 hr 03 min 13 sec)
Heartbeat CPU 0 instructions: 50000005 cycles: 31612236 heartbeat IPC: 1.144 cumulative IPC: 1.134 (Simulation time: 00 hr 04 min 18 sec)
Heartbeat CPU 0 instructions: 60000005 cycles: 40445433 heartbeat IPC: 1.132 cumulative IPC: 1.134 (Simulation time: 00 hr 05 min 23 sec)
Heartbeat CPU 0 instructions: 70000006 cycles: 49257777 heartbeat IPC: 1.135 cumulative IPC: 1.134 (Simulation time: 00 hr 06 min 30 sec)
Heartbeat CPU 0 instructions: 80000007 cycles: 57648372 heartbeat IPC: 1.192 cumulative IPC: 1.143 (Simulation time: 00 hr 07 min 37 sec)
Heartbeat CPU 0 instructions: 90000009 cycles: 66282573 heartbeat IPC: 1.158 cumulative IPC: 1.145 (Simulation time: 00 hr 08 min 39 sec)
Heartbeat CPU 0 instructions: 100000011 cycles: 75030904 heartbeat IPC: 1.143 cumulative IPC: 1.145 (Simulation time: 00 hr 09 min 40 sec)
Heartbeat CPU 0 instructions: 110000011 cycles: 83792198 heartbeat IPC: 1.141 cumulative IPC: 1.145 (Simulation time: 00 hr 10 min 45 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 87597532 cumulative IPC: 1.142 (Simulation time: 00 hr 11 min 50 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 87597532 cumulative IPC: 1.142 (Simulation time: 00 hr 11 min 50 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/spec2k17/445.gobmk-30B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.142 instructions: 100000003 cycles: 87597532
CPU 0 Branch Prediction Accuracy: 86.15% MPKI: 25.2 Average ROB Occupancy at Mispredict: 13.21
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.07216
BRANCH_INDIRECT: 0.00012
BRANCH_CONDITIONAL: 25.12
BRANCH_DIRECT_CALL: 0.00217
BRANCH_INDIRECT_CALL: 0.00296
BRANCH_RETURN: 0.00209


====Backend Stall Breakdown====
ROB_STALL: 108453
LQ_STALL: 694
SQ_STALL: 413495


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 331.1905
REPLAY_LOAD: 107.03704
NON_REPLAY_LOAD: 6.2919855

== Total ==
ADDR_TRANS: 6955
REPLAY_LOAD: 2890
NON_REPLAY_LOAD: 98608

== Counts ==
ADDR_TRANS: 21
REPLAY_LOAD: 27
NON_REPLAY_LOAD: 15672

cpu0->cpu0_STLB TOTAL        ACCESS:      38330 HIT:      30170 MISS:       8160 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:      38330 HIT:      30170 MISS:       8160 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 233.2 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     633767 HIT:     569329 MISS:      64438 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     450469 HIT:     409207 MISS:      41262 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      66626 HIT:      59179 MISS:       7447 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     100642 HIT:     100462 MISS:        180 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      16030 HIT:        481 MISS:      15549 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 77.17 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   11673286 HIT:   11215746 MISS:     457540 MSHR_MERGE:      92104
cpu0->cpu0_L1I LOAD         ACCESS:   11673286 HIT:   11215746 MISS:     457540 MSHR_MERGE:      92104
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 11.42 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   32461457 HIT:   32072159 MISS:     389298 MSHR_MERGE:     221607
cpu0->cpu0_L1D LOAD         ACCESS:   18455303 HIT:   18317130 MISS:     138173 MSHR_MERGE:      53139
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13989833 HIT:   13754763 MISS:     235070 MSHR_MERGE:     168443
cpu0->cpu0_L1D TRANSLATION  ACCESS:      16321 HIT:        266 MISS:      16055 MSHR_MERGE:         25
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 41.04 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    9375533 HIT:    9375186 MISS:        347 MSHR_MERGE:        189
cpu0->cpu0_ITLB LOAD         ACCESS:    9375533 HIT:    9375186 MISS:        347 MSHR_MERGE:        189
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 69.43 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   31063334 HIT:   31001523 MISS:      61811 MSHR_MERGE:      23639
cpu0->cpu0_DTLB LOAD         ACCESS:   31063334 HIT:   31001523 MISS:      61811 MSHR_MERGE:      23639
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 54.8 cycles
cpu0->LLC TOTAL        ACCESS:      93449 HIT:      53154 MISS:      40295 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      41262 HIT:      13107 MISS:      28155 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:       7447 HIT:       4806 MISS:       2641 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      29191 HIT:      28783 MISS:        408 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      15549 HIT:       6458 MISS:       9091 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 78.52 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         53
  ROW_BUFFER_MISS:      39833
  AVG DBUS CONGESTED CYCLE: 5.156
Channel 0 WQ ROW_BUFFER_HIT:        512
  ROW_BUFFER_MISS:      11066
  FULL:          0
Channel 0 REFRESHES ISSUED:       7300
[2025-09-15 16:01:30] END   suite=spec trace=445.gobmk-30B (rc=0)
