-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity run_insert_point2_Pipeline_VITIS_LOOP_262_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    zext_ln243_5 : IN STD_LOGIC_VECTOR (8 downto 0);
    regions_min_0_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    regions_min_0_ce0 : OUT STD_LOGIC;
    regions_min_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    regions_min_0_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    regions_min_0_ce1 : OUT STD_LOGIC;
    regions_min_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    zext_ln243_4 : IN STD_LOGIC_VECTOR (8 downto 0);
    regions_min_1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    regions_min_1_ce0 : OUT STD_LOGIC;
    regions_min_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    regions_min_1_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    regions_min_1_ce1 : OUT STD_LOGIC;
    regions_min_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    zext_ln243_3 : IN STD_LOGIC_VECTOR (8 downto 0);
    regions_max_0_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    regions_max_0_ce0 : OUT STD_LOGIC;
    regions_max_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    regions_max_0_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    regions_max_0_ce1 : OUT STD_LOGIC;
    regions_max_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    zext_ln243_2 : IN STD_LOGIC_VECTOR (8 downto 0);
    regions_max_1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    regions_max_1_ce0 : OUT STD_LOGIC;
    regions_max_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    regions_max_1_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    regions_max_1_ce1 : OUT STD_LOGIC;
    regions_max_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    zext_ln243_1 : IN STD_LOGIC_VECTOR (8 downto 0);
    regions_center_0_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    regions_center_0_ce0 : OUT STD_LOGIC;
    regions_center_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    regions_center_0_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    regions_center_0_ce1 : OUT STD_LOGIC;
    regions_center_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    zext_ln243 : IN STD_LOGIC_VECTOR (8 downto 0);
    regions_center_1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    regions_center_1_ce0 : OUT STD_LOGIC;
    regions_center_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    regions_center_1_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    regions_center_1_ce1 : OUT STD_LOGIC;
    regions_center_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    merge_2_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    merge_2_out_ap_vld : OUT STD_LOGIC;
    merge_1_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    merge_1_out_ap_vld : OUT STD_LOGIC;
    grp_fu_2725_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2725_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2725_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_2725_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2725_p_ce : OUT STD_LOGIC;
    grp_fu_2729_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2729_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2729_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2729_p_ce : OUT STD_LOGIC;
    grp_fu_2713_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2713_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2713_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
    grp_fu_2713_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_2713_p_ce : OUT STD_LOGIC;
    grp_fu_2717_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2717_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2717_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
    grp_fu_2717_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_2717_p_ce : OUT STD_LOGIC;
    grp_fu_2721_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2721_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2721_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
    grp_fu_2721_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_2721_p_ce : OUT STD_LOGIC );
end;


architecture behav of run_insert_point2_Pipeline_VITIS_LOOP_262_1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (7 downto 0) := "00000100";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (7 downto 0) := "00001000";
    constant ap_ST_fsm_pp0_stage4 : STD_LOGIC_VECTOR (7 downto 0) := "00010000";
    constant ap_ST_fsm_pp0_stage5 : STD_LOGIC_VECTOR (7 downto 0) := "00100000";
    constant ap_ST_fsm_pp0_stage6 : STD_LOGIC_VECTOR (7 downto 0) := "01000000";
    constant ap_ST_fsm_pp0_stage7 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv12_2 : STD_LOGIC_VECTOR (11 downto 0) := "000000000010";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv23_0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    constant ap_const_lv12_3 : STD_LOGIC_VECTOR (11 downto 0) := "000000000011";
    constant ap_const_lv12_4 : STD_LOGIC_VECTOR (11 downto 0) := "000000000100";
    constant ap_const_lv12_5 : STD_LOGIC_VECTOR (11 downto 0) := "000000000101";
    constant ap_const_lv12_6 : STD_LOGIC_VECTOR (11 downto 0) := "000000000110";
    constant ap_const_lv12_7 : STD_LOGIC_VECTOR (11 downto 0) := "000000000111";
    constant ap_const_lv32_80000000 : STD_LOGIC_VECTOR (31 downto 0) := "10000000000000000000000000000000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv5_4 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage7 : signal is "none";
    signal ap_block_state8_pp0_stage7_iter0 : BOOLEAN;
    signal ap_block_state16_pp0_stage7_iter1 : BOOLEAN;
    signal ap_block_state24_pp0_stage7_iter2 : BOOLEAN;
    signal ap_block_state32_pp0_stage7_iter3 : BOOLEAN;
    signal ap_block_state40_pp0_stage7_iter4 : BOOLEAN;
    signal ap_block_pp0_stage7_subdone : BOOLEAN;
    signal icmp_ln1073_reg_4094 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage7 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal grp_fu_1057_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1113 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_state3_pp0_stage2_iter0 : BOOLEAN;
    signal ap_block_state11_pp0_stage2_iter1 : BOOLEAN;
    signal ap_block_state19_pp0_stage2_iter2 : BOOLEAN;
    signal ap_block_state27_pp0_stage2_iter3 : BOOLEAN;
    signal ap_block_state35_pp0_stage2_iter4 : BOOLEAN;
    signal ap_block_state43_pp0_stage2_iter5 : BOOLEAN;
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage6 : signal is "none";
    signal ap_block_state7_pp0_stage6_iter0 : BOOLEAN;
    signal ap_block_state15_pp0_stage6_iter1 : BOOLEAN;
    signal ap_block_state23_pp0_stage6_iter2 : BOOLEAN;
    signal ap_block_state31_pp0_stage6_iter3 : BOOLEAN;
    signal ap_block_state39_pp0_stage6_iter4 : BOOLEAN;
    signal ap_block_state47_pp0_stage6_iter5 : BOOLEAN;
    signal ap_block_pp0_stage6_11001 : BOOLEAN;
    signal grp_fu_1066_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1119 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1075_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1125 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1084_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1131 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1094_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1142 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1103_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1148 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1159 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_block_state4_pp0_stage3_iter0 : BOOLEAN;
    signal ap_block_state12_pp0_stage3_iter1 : BOOLEAN;
    signal ap_block_state20_pp0_stage3_iter2 : BOOLEAN;
    signal ap_block_state28_pp0_stage3_iter3 : BOOLEAN;
    signal ap_block_state36_pp0_stage3_iter4 : BOOLEAN;
    signal ap_block_state44_pp0_stage3_iter5 : BOOLEAN;
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal ap_block_pp0_stage7_11001 : BOOLEAN;
    signal reg_1165 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1171 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1177 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1188 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1194 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1205 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage4 : signal is "none";
    signal ap_block_state5_pp0_stage4_iter0 : BOOLEAN;
    signal ap_block_state13_pp0_stage4_iter1 : BOOLEAN;
    signal ap_block_state21_pp0_stage4_iter2 : BOOLEAN;
    signal ap_block_state29_pp0_stage4_iter3 : BOOLEAN;
    signal ap_block_state37_pp0_stage4_iter4 : BOOLEAN;
    signal ap_block_state45_pp0_stage4_iter5 : BOOLEAN;
    signal ap_block_pp0_stage4_11001 : BOOLEAN;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state25_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state33_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state41_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal reg_1211 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1217 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp0_stage5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage5 : signal is "none";
    signal ap_block_state6_pp0_stage5_iter0 : BOOLEAN;
    signal ap_block_state14_pp0_stage5_iter1 : BOOLEAN;
    signal ap_block_state22_pp0_stage5_iter2 : BOOLEAN;
    signal ap_block_state30_pp0_stage5_iter3 : BOOLEAN;
    signal ap_block_state38_pp0_stage5_iter4 : BOOLEAN;
    signal ap_block_state46_pp0_stage5_iter5 : BOOLEAN;
    signal ap_block_pp0_stage5_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_state2_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_state10_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_state18_pp0_stage1_iter2 : BOOLEAN;
    signal ap_block_state26_pp0_stage1_iter3 : BOOLEAN;
    signal ap_block_state34_pp0_stage1_iter4 : BOOLEAN;
    signal ap_block_state42_pp0_stage1_iter5 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal reg_1223 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1233 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1239 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1249 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1006_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1255 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1073_reg_4094_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1010_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1262 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1014_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1268 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1018_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1274 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1280 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1286 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1295 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1301 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1307 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1313 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln298_13_reg_4875 : STD_LOGIC_VECTOR (0 downto 0);
    signal reg_1319 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1022_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1325 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1073_reg_4094_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1039_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1331 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1027_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1336 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln298_15_reg_4907 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1073_reg_4094_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal reg_1341 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_real_3_reg_4086 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_real_3_reg_4086_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal i_real_3_reg_4086_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal i_real_3_reg_4086_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal i_real_3_reg_4086_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal i_real_3_reg_4086_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1073_fu_1385_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1073_reg_4094_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1073_reg_4094_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln251_fu_1394_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln251_reg_4098 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_112_fu_1413_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_112_reg_4105 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_113_fu_1431_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_113_reg_4121 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_114_fu_1449_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_114_reg_4137 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_115_fu_1467_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_115_reg_4153 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_116_fu_1485_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_116_reg_4169 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_117_fu_1503_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_117_reg_4185 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_118_fu_1531_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_118_reg_4201 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_119_fu_1549_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_119_reg_4217 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_120_fu_1567_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_120_reg_4233 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_121_fu_1585_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_121_reg_4249 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_122_fu_1603_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_122_reg_4265 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_123_fu_1621_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_123_reg_4281 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln1065_fu_1634_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1065_reg_4297 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1065_reg_4297_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1065_reg_4297_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1065_reg_4297_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1065_reg_4297_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1065_reg_4297_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln251_1_fu_1665_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln251_1_reg_4307 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln298_1_fu_1989_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln298_1_reg_4434 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln298_3_fu_2193_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln298_3_reg_4499 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_reg_4504 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_77_reg_4509 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_79_reg_4514 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_81_reg_4523 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln298_5_fu_2395_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln298_5_reg_4592 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_82_reg_4597 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_83_reg_4602 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln298_7_fu_2599_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln298_7_reg_4667 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln298_9_fu_2803_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln298_9_reg_4732 : STD_LOGIC_VECTOR (0 downto 0);
    signal mul_reg_4797 : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_2_reg_4802 : STD_LOGIC_VECTOR (31 downto 0);
    signal d2_2_reg_4807 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub79_2_reg_4812 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub91_2_reg_4817 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln298_11_fu_3007_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln298_11_reg_4822 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_100_reg_4827 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_101_reg_4832 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_103_reg_4837 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_105_reg_4846 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_real_4_fu_3013_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_real_4_reg_4855 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_real_4_reg_4855_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal i_real_4_reg_4855_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal i_real_4_reg_4855_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal i_real_4_reg_4855_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_1_reg_4860 : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_3_reg_4865 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub91_3_reg_4870 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln298_13_fu_3105_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_106_reg_4880 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_107_reg_4885 : STD_LOGIC_VECTOR (31 downto 0);
    signal ov_2_fu_3111_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ov_2_reg_4890 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_2_reg_4897 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub91_4_reg_4902 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln298_15_fu_3196_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ov_6_fu_3202_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ov_6_reg_4912 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_3_reg_4919 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_3_reg_4919_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal sub91_5_reg_4924 : STD_LOGIC_VECTOR (31 downto 0);
    signal distance_reg_4929 : STD_LOGIC_VECTOR (31 downto 0);
    signal ov_32_fu_3250_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ov_32_reg_4934 : STD_LOGIC_VECTOR (31 downto 0);
    signal ov_10_fu_3257_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ov_10_reg_4939 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_4_reg_4946 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_4_reg_4946_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_6_reg_4951 : STD_LOGIC_VECTOR (31 downto 0);
    signal d2_6_reg_4956 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub79_6_reg_4961 : STD_LOGIC_VECTOR (31 downto 0);
    signal ov_7_fu_3305_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ov_7_reg_4966 : STD_LOGIC_VECTOR (31 downto 0);
    signal ov_14_fu_3312_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ov_14_reg_4971 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_5_reg_4978 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_5_reg_4978_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d2_7_reg_4983 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub79_7_reg_4988 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub91_7_reg_4993 : STD_LOGIC_VECTOR (31 downto 0);
    signal ov_11_fu_3360_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ov_11_reg_4998 : STD_LOGIC_VECTOR (31 downto 0);
    signal ov_18_fu_3367_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ov_18_reg_5003 : STD_LOGIC_VECTOR (31 downto 0);
    signal d_7_reg_5010 : STD_LOGIC_VECTOR (31 downto 0);
    signal overlap_1_reg_5016 : STD_LOGIC_VECTOR (31 downto 0);
    signal ov_15_fu_3415_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ov_15_reg_5021 : STD_LOGIC_VECTOR (31 downto 0);
    signal ov_22_fu_3422_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ov_22_reg_5026 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_6_reg_5033 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_6_reg_5033_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_6_reg_5033_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal ov_19_fu_3470_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ov_19_reg_5038 : STD_LOGIC_VECTOR (31 downto 0);
    signal ov_23_fu_3518_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ov_23_reg_5043 : STD_LOGIC_VECTOR (31 downto 0);
    signal ov_26_fu_3525_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ov_26_reg_5048 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_7_reg_5055 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_7_reg_5055_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_7_reg_5055_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal ov_30_fu_3532_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ov_30_reg_5060 : STD_LOGIC_VECTOR (31 downto 0);
    signal ov_27_fu_3580_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ov_27_reg_5067 : STD_LOGIC_VECTOR (31 downto 0);
    signal ov_31_fu_3628_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ov_31_reg_5072 : STD_LOGIC_VECTOR (31 downto 0);
    signal ov_31_reg_5072_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal distance_3_reg_5077 : STD_LOGIC_VECTOR (31 downto 0);
    signal overlap_7_reg_5082 : STD_LOGIC_VECTOR (31 downto 0);
    signal overlap_7_reg_5082_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1031_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal distance_5_reg_5089 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_55_reg_5094 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_55_reg_5094_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal distance_6_reg_5099 : STD_LOGIC_VECTOR (31 downto 0);
    signal sc_2_fu_3689_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sc_2_reg_5104 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_score_load_reg_5111 : STD_LOGIC_VECTOR (31 downto 0);
    signal merge_1_1_reg_5118 : STD_LOGIC_VECTOR (31 downto 0);
    signal merge_2_1_reg_5125 : STD_LOGIC_VECTOR (31 downto 0);
    signal score_load_reg_5131 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_other_6_fu_3817_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_other_6_reg_5139 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_score_4_fu_3824_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_score_4_reg_5144 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage5_subdone : BOOLEAN;
    signal ap_condition_exit_pp0_iter5_stage5 : STD_LOGIC;
    signal ap_block_pp0_stage6_subdone : BOOLEAN;
    signal zext_ln295_fu_1421_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal zext_ln295_8_fu_1439_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln295_16_fu_1457_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln295_24_fu_1475_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln290_fu_1493_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln290_8_fu_1511_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln296_fu_1539_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln296_8_fu_1557_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln296_16_fu_1575_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln296_24_fu_1593_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln290_16_fu_1611_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln290_24_fu_1629_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln295_1_fu_1676_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal zext_ln295_9_fu_1686_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln295_17_fu_1696_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln295_25_fu_1706_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln290_1_fu_1716_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln290_9_fu_1726_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln296_1_fu_1736_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln296_9_fu_1746_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln296_17_fu_1756_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln296_25_fu_1766_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln290_17_fu_1776_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln290_25_fu_1786_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln295_2_fu_1796_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage3 : BOOLEAN;
    signal zext_ln295_10_fu_1806_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln295_18_fu_1816_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln295_26_fu_1826_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln290_2_fu_1836_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln290_10_fu_1846_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln296_2_fu_1856_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln296_10_fu_1866_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln296_18_fu_1876_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln296_26_fu_1886_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln290_18_fu_1896_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln290_26_fu_1906_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln295_3_fu_2000_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage4 : BOOLEAN;
    signal zext_ln295_11_fu_2010_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln295_19_fu_2020_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln295_27_fu_2030_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln290_3_fu_2040_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln290_11_fu_2050_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln296_3_fu_2060_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln296_11_fu_2070_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln296_19_fu_2080_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln296_27_fu_2090_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln290_19_fu_2100_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln290_27_fu_2110_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln295_4_fu_2204_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage5 : BOOLEAN;
    signal zext_ln295_12_fu_2214_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln295_20_fu_2224_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln295_28_fu_2234_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln290_4_fu_2244_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln290_12_fu_2254_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln296_4_fu_2264_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln296_12_fu_2274_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln296_20_fu_2284_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln296_28_fu_2294_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln290_20_fu_2304_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln290_28_fu_2314_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln295_5_fu_2406_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage6 : BOOLEAN;
    signal zext_ln295_13_fu_2416_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln295_21_fu_2426_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln295_29_fu_2436_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln290_5_fu_2446_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln290_13_fu_2456_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln296_5_fu_2466_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln296_13_fu_2476_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln296_21_fu_2486_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln296_29_fu_2496_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln290_21_fu_2506_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln290_29_fu_2516_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln295_6_fu_2610_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage7 : BOOLEAN;
    signal zext_ln295_14_fu_2620_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln295_22_fu_2630_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln295_30_fu_2640_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln290_6_fu_2650_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln290_14_fu_2660_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln296_6_fu_2670_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln296_14_fu_2680_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln296_22_fu_2690_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln296_30_fu_2700_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln290_22_fu_2710_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln290_30_fu_2720_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln295_7_fu_2814_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln295_15_fu_2824_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln295_23_fu_2834_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln295_31_fu_2844_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln290_7_fu_2854_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln290_15_fu_2864_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln296_7_fu_2874_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln296_15_fu_2884_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln296_23_fu_2894_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln296_31_fu_2904_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln290_23_fu_2914_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln290_31_fu_2924_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal merge_1_fu_102 : STD_LOGIC_VECTOR (31 downto 0);
    signal merge_1_6_fu_3980_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal merge_2_fu_106 : STD_LOGIC_VECTOR (31 downto 0);
    signal merge_2_6_fu_3974_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal score_fu_110 : STD_LOGIC_VECTOR (31 downto 0);
    signal score_3_fu_3968_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_other_1_fu_114 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_real_fu_3018_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_real_1_fu_118 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_real_3_fu_1652_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_score_fu_122 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_score_3_fu_3838_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_other_fu_126 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_other_5_fu_3831_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage5_01001 : BOOLEAN;
    signal grp_fu_1002_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1002_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1006_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1006_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1010_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1010_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1014_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1014_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1018_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1018_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1022_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1022_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1027_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1027_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1035_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1035_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1039_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1039_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1047_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1052_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1052_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1057_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1075_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1084_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal lshr_ln_fu_1398_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln295_fu_1408_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln295_1_fu_1426_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln295_2_fu_1444_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln295_3_fu_1462_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln290_fu_1480_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln290_1_fu_1498_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal lshr_ln290_1_fu_1516_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln296_fu_1526_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln296_1_fu_1544_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln296_2_fu_1562_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln296_3_fu_1580_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln290_2_fu_1598_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln290_3_fu_1616_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal k_real_fu_1640_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_real_2_fu_1646_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln295_fu_1671_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln295_7_fu_1681_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln295_14_fu_1691_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln295_21_fu_1701_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln290_fu_1711_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln290_7_fu_1721_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln296_fu_1731_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln296_7_fu_1741_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln296_14_fu_1751_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln296_21_fu_1761_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln290_14_fu_1771_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln290_21_fu_1781_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln295_1_fu_1791_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln295_8_fu_1801_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln295_15_fu_1811_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln295_22_fu_1821_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln290_1_fu_1831_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln290_8_fu_1841_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln296_1_fu_1851_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln296_8_fu_1861_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln296_15_fu_1871_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln296_22_fu_1881_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln290_15_fu_1891_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln290_22_fu_1901_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal bitcast_ln298_fu_1911_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln298_1_fu_1929_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_14_fu_1915_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln298_fu_1925_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln298_1_fu_1953_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln298_fu_1947_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_15_fu_1933_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln298_1_fu_1943_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln298_3_fu_1971_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln298_2_fu_1965_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln298_fu_1959_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln298_1_fu_1977_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln298_fu_1983_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln295_2_fu_1995_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln295_9_fu_2005_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln295_16_fu_2015_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln295_23_fu_2025_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln290_2_fu_2035_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln290_9_fu_2045_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln296_2_fu_2055_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln296_9_fu_2065_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln296_16_fu_2075_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln296_23_fu_2085_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln290_16_fu_2095_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln290_23_fu_2105_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal bitcast_ln298_2_fu_2115_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln298_3_fu_2133_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_19_fu_2119_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln298_2_fu_2129_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln298_5_fu_2157_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln298_4_fu_2151_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_fu_2137_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln298_3_fu_2147_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln298_7_fu_2175_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln298_6_fu_2169_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln298_2_fu_2163_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln298_2_fu_2187_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln298_3_fu_2181_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln295_3_fu_2199_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln295_10_fu_2209_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln295_17_fu_2219_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln295_24_fu_2229_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln290_3_fu_2239_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln290_10_fu_2249_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln296_3_fu_2259_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln296_10_fu_2269_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln296_17_fu_2279_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln296_24_fu_2289_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln290_17_fu_2299_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln290_24_fu_2309_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal bitcast_ln298_4_fu_2319_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln298_5_fu_2336_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_24_fu_2322_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln298_4_fu_2332_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln298_9_fu_2359_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln298_8_fu_2353_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_25_fu_2339_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln298_5_fu_2349_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln298_11_fu_2377_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln298_10_fu_2371_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln298_4_fu_2365_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln298_4_fu_2389_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln298_5_fu_2383_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln295_4_fu_2401_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln295_11_fu_2411_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln295_18_fu_2421_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln295_25_fu_2431_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln290_4_fu_2441_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln290_11_fu_2451_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln296_4_fu_2461_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln296_11_fu_2471_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln296_18_fu_2481_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln296_25_fu_2491_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln290_18_fu_2501_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln290_25_fu_2511_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal bitcast_ln298_6_fu_2521_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln298_7_fu_2539_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_29_fu_2525_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln298_6_fu_2535_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln298_13_fu_2563_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln298_12_fu_2557_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_fu_2543_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln298_7_fu_2553_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln298_15_fu_2581_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln298_14_fu_2575_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln298_6_fu_2569_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln298_7_fu_2587_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln298_6_fu_2593_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln295_5_fu_2605_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln295_12_fu_2615_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln295_19_fu_2625_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln295_26_fu_2635_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln290_5_fu_2645_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln290_12_fu_2655_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln296_5_fu_2665_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln296_12_fu_2675_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln296_19_fu_2685_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln296_26_fu_2695_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln290_19_fu_2705_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln290_26_fu_2715_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal bitcast_ln298_8_fu_2725_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln298_9_fu_2743_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_34_fu_2729_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln298_8_fu_2739_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln298_17_fu_2767_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln298_16_fu_2761_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_35_fu_2747_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln298_9_fu_2757_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln298_19_fu_2785_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln298_18_fu_2779_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln298_8_fu_2773_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln298_9_fu_2791_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln298_8_fu_2797_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln295_6_fu_2809_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln295_13_fu_2819_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln295_20_fu_2829_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln295_27_fu_2839_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln290_6_fu_2849_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln290_13_fu_2859_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln296_6_fu_2869_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln296_13_fu_2879_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln296_20_fu_2889_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln296_27_fu_2899_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln290_20_fu_2909_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln290_27_fu_2919_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal bitcast_ln298_10_fu_2929_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln298_11_fu_2947_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_39_fu_2933_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln298_10_fu_2943_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln298_21_fu_2971_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln298_20_fu_2965_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_40_fu_2951_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln298_11_fu_2961_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln298_23_fu_2989_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln298_22_fu_2983_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln298_10_fu_2977_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln298_11_fu_2995_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln298_10_fu_3001_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln298_12_fu_3029_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln298_13_fu_3046_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_44_fu_3032_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln298_12_fu_3042_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln298_25_fu_3069_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln298_24_fu_3063_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_45_fu_3049_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln298_13_fu_3059_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln298_27_fu_3087_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln298_26_fu_3081_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln298_12_fu_3075_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln298_13_fu_3093_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln298_12_fu_3099_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln298_14_fu_3118_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln298_15_fu_3136_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_49_fu_3122_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln298_14_fu_3132_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln298_29_fu_3160_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln298_28_fu_3154_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_50_fu_3140_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln298_15_fu_3150_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln298_31_fu_3178_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln298_30_fu_3172_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln298_14_fu_3166_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln298_15_fu_3184_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln298_14_fu_3190_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln302_fu_3209_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_17_fu_3212_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln302_fu_3222_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln302_1_fu_3232_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln302_fu_3226_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln302_fu_3238_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln302_fu_3244_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln302_1_fu_3264_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_22_fu_3267_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln302_1_fu_3277_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln302_3_fu_3287_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln302_2_fu_3281_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln302_1_fu_3293_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln302_1_fu_3299_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln302_2_fu_3319_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_27_fu_3322_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln302_2_fu_3332_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln302_5_fu_3342_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln302_4_fu_3336_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln302_2_fu_3348_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln302_2_fu_3354_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln302_3_fu_3374_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_32_fu_3377_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln302_3_fu_3387_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln302_7_fu_3397_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln302_6_fu_3391_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln302_3_fu_3403_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln302_3_fu_3409_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln302_4_fu_3429_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_37_fu_3432_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln302_4_fu_3442_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln302_9_fu_3452_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln302_8_fu_3446_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln302_4_fu_3458_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln302_4_fu_3464_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln302_5_fu_3477_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_42_fu_3480_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln302_5_fu_3490_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln302_11_fu_3500_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln302_10_fu_3494_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln302_5_fu_3506_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln302_5_fu_3512_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln302_6_fu_3539_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_47_fu_3542_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln302_6_fu_3552_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln302_13_fu_3562_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln302_12_fu_3556_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln302_6_fu_3568_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln302_6_fu_3574_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln302_7_fu_3587_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_52_fu_3590_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln302_7_fu_3600_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln302_15_fu_3610_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln302_14_fu_3604_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln302_7_fu_3616_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln302_7_fu_3622_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln308_fu_3635_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_54_fu_3638_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln308_fu_3648_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln308_1_fu_3658_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln308_fu_3652_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln308_fu_3664_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln312_fu_3675_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xor_ln312_fu_3679_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln308_fu_3670_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sc_fu_3685_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln316_fu_3729_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln316_1_fu_3746_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_56_fu_3732_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln316_fu_3742_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln316_2_fu_3769_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln316_1_fu_3763_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_57_fu_3749_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln316_1_fu_3759_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln316_4_fu_3787_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln316_3_fu_3781_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln316_1_fu_3775_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln316_2_fu_3793_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln316_fu_3799_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln316_fu_3723_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln316_1_fu_3805_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln316_fu_3811_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln329_fu_3862_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln329_1_fu_3879_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_59_fu_3865_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln329_fu_3875_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln329_1_fu_3902_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln329_fu_3896_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_fu_3882_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln329_1_fu_3892_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln329_3_fu_3920_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln329_2_fu_3914_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln329_1_fu_3908_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln329_2_fu_3926_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln329_fu_3932_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_fu_3855_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln329_1_fu_3938_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln329_fu_3944_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal score_2_fu_3950_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal merge_2_5_fu_3956_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal merge_1_5_fu_3962_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1002_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_block_pp0_stage1_00001 : BOOLEAN;
    signal ap_block_pp0_stage3_00001 : BOOLEAN;
    signal ap_block_pp0_stage4_00001 : BOOLEAN;
    signal ap_block_pp0_stage5_00001 : BOOLEAN;
    signal ap_block_pp0_stage6_00001 : BOOLEAN;
    signal ap_block_pp0_stage7_00001 : BOOLEAN;
    signal ap_block_pp0_stage0_00001 : BOOLEAN;
    signal ap_block_pp0_stage2_00001 : BOOLEAN;
    signal grp_fu_1022_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1027_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1052_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_idle_pp0_0to4 : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_idle_pp0_1to5 : STD_LOGIC;
    signal ap_done_pending_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal ap_block_pp0_stage4_subdone : BOOLEAN;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component run_faddfsub_32ns_32ns_32_4_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        opcode : IN STD_LOGIC_VECTOR (1 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component run_fsub_32ns_32ns_32_4_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component run_fadd_32ns_32ns_32_4_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component run_fmul_32ns_32ns_32_2_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component run_fcmp_32ns_32ns_1_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component run_mux_21_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (0 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component run_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    fsub_32ns_32ns_32_4_full_dsp_1_U178 : component run_fsub_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1006_p0,
        din1 => grp_fu_1006_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1006_p2);

    fsub_32ns_32ns_32_4_full_dsp_1_U179 : component run_fsub_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1010_p0,
        din1 => grp_fu_1010_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1010_p2);

    fsub_32ns_32ns_32_4_full_dsp_1_U180 : component run_fsub_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1014_p0,
        din1 => grp_fu_1014_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1014_p2);

    fsub_32ns_32ns_32_4_full_dsp_1_U181 : component run_fsub_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1018_p0,
        din1 => grp_fu_1018_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1018_p2);

    faddfsub_32ns_32ns_32_4_full_dsp_1_U182 : component run_faddfsub_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1022_p0,
        din1 => grp_fu_1022_p1,
        opcode => grp_fu_1022_opcode,
        ce => ap_const_logic_1,
        dout => grp_fu_1022_p2);

    faddfsub_32ns_32ns_32_4_full_dsp_1_U183 : component run_faddfsub_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1027_p0,
        din1 => grp_fu_1027_p1,
        opcode => grp_fu_1027_opcode,
        ce => ap_const_logic_1,
        dout => grp_fu_1027_p2);

    fadd_32ns_32ns_32_4_full_dsp_1_U184 : component run_fadd_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => reg_1336,
        din1 => mul_5_reg_4978_pp0_iter2_reg,
        ce => ap_const_logic_1,
        dout => grp_fu_1031_p2);

    fmul_32ns_32ns_32_2_max_dsp_1_U186 : component run_fmul_32ns_32ns_32_2_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1039_p0,
        din1 => grp_fu_1039_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1039_p2);

    mux_21_32_1_1_U190 : component run_mux_21_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 1,
        dout_WIDTH => 32)
    port map (
        din0 => regions_center_0_q1,
        din1 => regions_center_1_q1,
        din2 => grp_fu_1057_p3,
        dout => grp_fu_1057_p4);

    mux_21_32_1_1_U191 : component run_mux_21_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 1,
        dout_WIDTH => 32)
    port map (
        din0 => regions_center_0_q0,
        din1 => regions_center_1_q0,
        din2 => trunc_ln251_reg_4098,
        dout => grp_fu_1066_p4);

    mux_21_32_1_1_U192 : component run_mux_21_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 1,
        dout_WIDTH => 32)
    port map (
        din0 => regions_max_0_q1,
        din1 => regions_max_1_q1,
        din2 => grp_fu_1075_p3,
        dout => grp_fu_1075_p4);

    mux_21_32_1_1_U193 : component run_mux_21_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 1,
        dout_WIDTH => 32)
    port map (
        din0 => regions_min_0_q1,
        din1 => regions_min_1_q1,
        din2 => grp_fu_1084_p3,
        dout => grp_fu_1084_p4);

    mux_21_32_1_1_U194 : component run_mux_21_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 1,
        dout_WIDTH => 32)
    port map (
        din0 => regions_max_0_q0,
        din1 => regions_max_1_q0,
        din2 => trunc_ln251_reg_4098,
        dout => grp_fu_1094_p4);

    mux_21_32_1_1_U195 : component run_mux_21_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 1,
        dout_WIDTH => 32)
    port map (
        din0 => regions_min_0_q0,
        din1 => regions_min_1_q0,
        din2 => trunc_ln251_reg_4098,
        dout => grp_fu_1103_p4);

    flow_control_loop_pipe_sequential_init_U : component run_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage7,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_subdone) and (ap_loop_exit_ready_pp0_iter5_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage7_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage7_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage7_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage7_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_condition_exit_pp0_iter5_stage5) or ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)))) then 
                    ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage7_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_loop_exit_ready_pp0_iter1_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_idle_pp0_0to4 = ap_const_logic_1) and (ap_const_logic_1 = ap_condition_exit_pp0_iter5_stage5))) then 
                ap_loop_exit_ready_pp0_iter1_reg <= ap_const_logic_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter2_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_idle_pp0_0to4 = ap_const_logic_1) and (ap_const_logic_1 = ap_condition_exit_pp0_iter5_stage5))) then 
                ap_loop_exit_ready_pp0_iter2_reg <= ap_const_logic_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter3_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_idle_pp0_0to4 = ap_const_logic_1) and (ap_const_logic_1 = ap_condition_exit_pp0_iter5_stage5))) then 
                ap_loop_exit_ready_pp0_iter3_reg <= ap_const_logic_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter4_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_idle_pp0_0to4 = ap_const_logic_1) and (ap_const_logic_1 = ap_condition_exit_pp0_iter5_stage5))) then 
                ap_loop_exit_ready_pp0_iter4_reg <= ap_const_logic_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter5_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage6_subdone) and (ap_loop_exit_ready_pp0_iter4_reg = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_idle_pp0_0to4 = ap_const_logic_1) and (ap_const_logic_1 = ap_condition_exit_pp0_iter5_stage5)))) then 
                ap_loop_exit_ready_pp0_iter5_reg <= ap_const_logic_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
            end if; 
        end if;
    end process;

    k_real_1_fu_118_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                k_real_1_fu_118 <= ap_const_lv32_1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln1073_fu_1385_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                k_real_1_fu_118 <= k_real_3_fu_1652_p3;
            end if; 
        end if;
    end process;

    merge_1_fu_102_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                merge_1_fu_102 <= ap_const_lv32_FFFFFFFF;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (icmp_ln1073_reg_4094_pp0_iter5_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                merge_1_fu_102 <= merge_1_6_fu_3980_p3;
            end if; 
        end if;
    end process;

    merge_2_fu_106_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                merge_2_fu_106 <= ap_const_lv32_FFFFFFFF;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (icmp_ln1073_reg_4094_pp0_iter5_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                merge_2_fu_106 <= merge_2_6_fu_3974_p3;
            end if; 
        end if;
    end process;

    score_fu_110_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                score_fu_110 <= ap_const_lv32_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (icmp_ln1073_reg_4094_pp0_iter5_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                score_fu_110 <= score_3_fu_3968_p3;
            end if; 
        end if;
    end process;

    tmp_other_1_fu_114_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    tmp_other_1_fu_114 <= ap_const_lv32_0;
                elsif (((icmp_ln1073_reg_4094 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    tmp_other_1_fu_114 <= i_real_fu_3018_p3;
                end if;
            end if; 
        end if;
    end process;

    tmp_other_fu_126_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                tmp_other_fu_126 <= ap_const_lv32_FFFFFFFF;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (icmp_ln1073_reg_4094_pp0_iter5_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                tmp_other_fu_126 <= tmp_other_5_fu_3831_p3;
            end if; 
        end if;
    end process;

    tmp_score_fu_122_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                tmp_score_fu_122 <= ap_const_lv32_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (icmp_ln1073_reg_4094_pp0_iter5_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                tmp_score_fu_122 <= tmp_score_3_fu_3838_p3;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1073_reg_4094 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                and_ln298_11_reg_4822 <= and_ln298_11_fu_3007_p2;
                i_real_4_reg_4855 <= i_real_4_fu_3013_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1073_reg_4094 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                and_ln298_13_reg_4875 <= and_ln298_13_fu_3105_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln1073_reg_4094_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                and_ln298_15_reg_4907 <= and_ln298_15_fu_3196_p2;
                ov_2_reg_4890 <= ov_2_fu_3111_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1073_reg_4094 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                and_ln298_1_reg_4434 <= and_ln298_1_fu_1989_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1073_reg_4094 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then
                and_ln298_3_reg_4499 <= and_ln298_3_fu_2193_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1073_reg_4094 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then
                and_ln298_5_reg_4592 <= and_ln298_5_fu_2395_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1073_reg_4094 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then
                and_ln298_7_reg_4667 <= and_ln298_7_fu_2599_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1073_reg_4094 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then
                and_ln298_9_reg_4732 <= and_ln298_9_fu_2803_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1073_reg_4094 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                d1_2_reg_4802 <= grp_fu_1006_p2;
                d2_2_reg_4807 <= grp_fu_1010_p2;
                mul_reg_4797 <= grp_fu_2729_p_dout0;
                sub79_2_reg_4812 <= grp_fu_1014_p2;
                sub91_2_reg_4817 <= grp_fu_1018_p2;
                tmp_100_reg_4827 <= grp_fu_1057_p4;
                tmp_101_reg_4832 <= grp_fu_1066_p4;
                tmp_103_reg_4837 <= grp_fu_1084_p4;
                tmp_105_reg_4846 <= grp_fu_1103_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1073_reg_4094 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                d1_3_reg_4865 <= grp_fu_1006_p2;
                mul_1_reg_4860 <= grp_fu_2729_p_dout0;
                sub91_3_reg_4870 <= grp_fu_1018_p2;
                tmp_106_reg_4880 <= grp_fu_1057_p4;
                tmp_107_reg_4885 <= grp_fu_1066_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1073_reg_4094_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then
                d1_6_reg_4951 <= grp_fu_1010_p2;
                d2_6_reg_4956 <= grp_fu_1014_p2;
                distance_reg_4929 <= grp_fu_2725_p_dout0;
                mul_4_reg_4946 <= grp_fu_2729_p_dout0;
                sub79_6_reg_4961 <= grp_fu_1018_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1073_reg_4094_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then
                d2_7_reg_4983 <= grp_fu_1018_p2;
                mul_5_reg_4978 <= grp_fu_2729_p_dout0;
                sub79_7_reg_4988 <= grp_fu_1022_p2;
                sub91_7_reg_4993 <= grp_fu_1027_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1073_reg_4094_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then
                d_7_reg_5010 <= grp_fu_1027_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1073_reg_4094_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                distance_3_reg_5077 <= grp_fu_1027_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1073_reg_4094_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                distance_5_reg_5089 <= grp_fu_1031_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (icmp_ln1073_reg_4094_pp0_iter4_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then
                distance_6_reg_5099 <= grp_fu_1027_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                i_real_3_reg_4086 <= tmp_other_1_fu_114;
                i_real_3_reg_4086_pp0_iter1_reg <= i_real_3_reg_4086;
                i_real_3_reg_4086_pp0_iter2_reg <= i_real_3_reg_4086_pp0_iter1_reg;
                i_real_3_reg_4086_pp0_iter3_reg <= i_real_3_reg_4086_pp0_iter2_reg;
                i_real_3_reg_4086_pp0_iter4_reg <= i_real_3_reg_4086_pp0_iter3_reg;
                i_real_3_reg_4086_pp0_iter5_reg <= i_real_3_reg_4086_pp0_iter4_reg;
                icmp_ln1065_reg_4297_pp0_iter1_reg <= icmp_ln1065_reg_4297;
                icmp_ln1065_reg_4297_pp0_iter2_reg <= icmp_ln1065_reg_4297_pp0_iter1_reg;
                icmp_ln1065_reg_4297_pp0_iter3_reg <= icmp_ln1065_reg_4297_pp0_iter2_reg;
                icmp_ln1065_reg_4297_pp0_iter4_reg <= icmp_ln1065_reg_4297_pp0_iter3_reg;
                icmp_ln1065_reg_4297_pp0_iter5_reg <= icmp_ln1065_reg_4297_pp0_iter4_reg;
                icmp_ln1073_reg_4094 <= icmp_ln1073_fu_1385_p2;
                icmp_ln1073_reg_4094_pp0_iter1_reg <= icmp_ln1073_reg_4094;
                icmp_ln1073_reg_4094_pp0_iter2_reg <= icmp_ln1073_reg_4094_pp0_iter1_reg;
                icmp_ln1073_reg_4094_pp0_iter3_reg <= icmp_ln1073_reg_4094_pp0_iter2_reg;
                icmp_ln1073_reg_4094_pp0_iter4_reg <= icmp_ln1073_reg_4094_pp0_iter3_reg;
                icmp_ln1073_reg_4094_pp0_iter5_reg <= icmp_ln1073_reg_4094_pp0_iter4_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                i_real_4_reg_4855_pp0_iter2_reg <= i_real_4_reg_4855;
                i_real_4_reg_4855_pp0_iter3_reg <= i_real_4_reg_4855_pp0_iter2_reg;
                i_real_4_reg_4855_pp0_iter4_reg <= i_real_4_reg_4855_pp0_iter3_reg;
                i_real_4_reg_4855_pp0_iter5_reg <= i_real_4_reg_4855_pp0_iter4_reg;
                tmp_55_reg_5094_pp0_iter5_reg <= tmp_55_reg_5094;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln1073_fu_1385_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                icmp_ln1065_reg_4297 <= icmp_ln1065_fu_1634_p2;
                    tmp_112_reg_4105(11 downto 3) <= tmp_112_fu_1413_p3(11 downto 3);
                    tmp_113_reg_4121(11 downto 3) <= tmp_113_fu_1431_p3(11 downto 3);
                    tmp_114_reg_4137(11 downto 3) <= tmp_114_fu_1449_p3(11 downto 3);
                    tmp_115_reg_4153(11 downto 3) <= tmp_115_fu_1467_p3(11 downto 3);
                    tmp_116_reg_4169(11 downto 3) <= tmp_116_fu_1485_p3(11 downto 3);
                    tmp_117_reg_4185(11 downto 3) <= tmp_117_fu_1503_p3(11 downto 3);
                    tmp_118_reg_4201(11 downto 3) <= tmp_118_fu_1531_p3(11 downto 3);
                    tmp_119_reg_4217(11 downto 3) <= tmp_119_fu_1549_p3(11 downto 3);
                    tmp_120_reg_4233(11 downto 3) <= tmp_120_fu_1567_p3(11 downto 3);
                    tmp_121_reg_4249(11 downto 3) <= tmp_121_fu_1585_p3(11 downto 3);
                    tmp_122_reg_4265(11 downto 3) <= tmp_122_fu_1603_p3(11 downto 3);
                    tmp_123_reg_4281(11 downto 3) <= tmp_123_fu_1621_p3(11 downto 3);
                trunc_ln251_reg_4098 <= trunc_ln251_fu_1394_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then
                merge_1_1_reg_5118 <= merge_1_fu_102;
                merge_2_1_reg_5125 <= merge_2_fu_106;
                mul_5_reg_4978_pp0_iter2_reg <= mul_5_reg_4978;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1073_reg_4094_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                mul_2_reg_4897 <= grp_fu_2729_p_dout0;
                sub91_4_reg_4902 <= grp_fu_1022_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1073_reg_4094_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                mul_3_reg_4919 <= grp_fu_2729_p_dout0;
                sub91_5_reg_4924 <= grp_fu_1022_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                mul_3_reg_4919_pp0_iter2_reg <= mul_3_reg_4919;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then
                mul_4_reg_4946_pp0_iter2_reg <= mul_4_reg_4946;
                ov_31_reg_5072_pp0_iter3_reg <= ov_31_reg_5072;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1073_reg_4094_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then
                mul_6_reg_5033 <= grp_fu_1039_p2;
                overlap_1_reg_5016 <= grp_fu_2729_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then
                mul_6_reg_5033_pp0_iter2_reg <= mul_6_reg_5033;
                mul_6_reg_5033_pp0_iter3_reg <= mul_6_reg_5033_pp0_iter2_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln1073_reg_4094_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                mul_7_reg_5055 <= grp_fu_1039_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                mul_7_reg_5055_pp0_iter3_reg <= mul_7_reg_5055;
                mul_7_reg_5055_pp0_iter4_reg <= mul_7_reg_5055_pp0_iter3_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (icmp_ln1073_reg_4094_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then
                ov_10_reg_4939 <= ov_10_fu_3257_p3;
                ov_32_reg_4934 <= ov_32_fu_3250_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (icmp_ln1073_reg_4094_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then
                ov_11_reg_4998 <= ov_11_fu_3360_p3;
                ov_18_reg_5003 <= ov_18_fu_3367_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (icmp_ln1073_reg_4094_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then
                ov_14_reg_4971 <= ov_14_fu_3312_p3;
                ov_7_reg_4966 <= ov_7_fu_3305_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (icmp_ln1073_reg_4094_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then
                ov_15_reg_5021 <= ov_15_fu_3415_p3;
                ov_22_reg_5026 <= ov_22_fu_3422_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1073_reg_4094_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ov_19_reg_5038 <= ov_19_fu_3470_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln1073_reg_4094_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                ov_23_reg_5043 <= ov_23_fu_3518_p3;
                ov_26_reg_5048 <= ov_26_fu_3525_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (icmp_ln1073_reg_4094_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                ov_27_reg_5067 <= ov_27_fu_3580_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln1073_reg_4094_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                ov_30_reg_5060 <= ov_30_fu_3532_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (icmp_ln1073_reg_4094_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then
                ov_31_reg_5072 <= ov_31_fu_3628_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (icmp_ln1073_reg_4094_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                ov_6_reg_4912 <= ov_6_fu_3202_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (icmp_ln1073_reg_4094_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then
                overlap_7_reg_5082 <= grp_fu_2729_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then
                overlap_7_reg_5082_pp0_iter4_reg <= overlap_7_reg_5082;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((icmp_ln1073_reg_4094 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((icmp_ln1073_reg_4094 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then
                reg_1113 <= grp_fu_1057_p4;
                reg_1119 <= grp_fu_1066_p4;
                reg_1125 <= grp_fu_1075_p4;
                reg_1131 <= grp_fu_1084_p4;
                reg_1142 <= grp_fu_1094_p4;
                reg_1148 <= grp_fu_1103_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((icmp_ln1073_reg_4094 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((icmp_ln1073_reg_4094 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then
                reg_1159 <= grp_fu_1057_p4;
                reg_1165 <= grp_fu_1066_p4;
                reg_1171 <= grp_fu_1075_p4;
                reg_1177 <= grp_fu_1084_p4;
                reg_1188 <= grp_fu_1094_p4;
                reg_1194 <= grp_fu_1103_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((icmp_ln1073_reg_4094 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln1073_reg_4094 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)))) then
                reg_1205 <= grp_fu_1075_p4;
                reg_1211 <= grp_fu_1094_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((icmp_ln1073_reg_4094 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((icmp_ln1073_reg_4094 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)))) then
                reg_1217 <= grp_fu_1075_p4;
                reg_1223 <= grp_fu_1084_p4;
                reg_1233 <= grp_fu_1094_p4;
                reg_1239 <= grp_fu_1103_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((icmp_ln1073_reg_4094 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln1073_reg_4094 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)))) then
                reg_1249 <= grp_fu_2725_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((icmp_ln1073_reg_4094 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1073_reg_4094_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then
                reg_1255 <= grp_fu_1006_p2;
                reg_1262 <= grp_fu_1010_p2;
                reg_1268 <= grp_fu_1014_p2;
                reg_1274 <= grp_fu_1018_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((icmp_ln1073_reg_4094 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((icmp_ln1073_reg_4094 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)))) then
                reg_1280 <= grp_fu_2725_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1073_reg_4094_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1073_reg_4094_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((icmp_ln1073_reg_4094 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)))) then
                reg_1286 <= grp_fu_1006_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1073_reg_4094_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((icmp_ln1073_reg_4094 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)))) then
                reg_1295 <= grp_fu_1010_p2;
                reg_1301 <= grp_fu_1014_p2;
                reg_1307 <= grp_fu_1018_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_lv1_0 = and_ln298_13_reg_4875) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1073_reg_4094_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((icmp_ln1073_reg_4094 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then
                reg_1313 <= grp_fu_1010_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1073_reg_4094_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((icmp_ln1073_reg_4094 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then
                reg_1319 <= grp_fu_1014_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln1073_reg_4094_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (icmp_ln1073_reg_4094_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)))) then
                reg_1325 <= grp_fu_1022_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln1073_reg_4094_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (icmp_ln1073_reg_4094_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (icmp_ln1073_reg_4094_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then
                reg_1331 <= grp_fu_1039_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln1073_reg_4094_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln298_15_reg_4907)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (icmp_ln1073_reg_4094_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)))) then
                reg_1336 <= grp_fu_1027_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1073_reg_4094_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (icmp_ln1073_reg_4094_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)))) then
                reg_1341 <= grp_fu_1039_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (icmp_ln1073_reg_4094_pp0_iter5_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                sc_2_reg_5104 <= sc_2_fu_3689_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (icmp_ln1073_reg_4094_pp0_iter5_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then
                score_load_reg_5131 <= score_fu_110;
                tmp_other_6_reg_5139 <= tmp_other_6_fu_3817_p3;
                tmp_score_4_reg_5144 <= tmp_score_4_fu_3824_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (icmp_ln1073_reg_4094_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_55_reg_5094 <= grp_fu_2721_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1073_reg_4094 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then
                tmp_76_reg_4504 <= grp_fu_1057_p4;
                tmp_77_reg_4509 <= grp_fu_1066_p4;
                tmp_79_reg_4514 <= grp_fu_1084_p4;
                tmp_81_reg_4523 <= grp_fu_1103_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1073_reg_4094 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then
                tmp_82_reg_4597 <= grp_fu_1057_p4;
                tmp_83_reg_4602 <= grp_fu_1066_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (icmp_ln1073_reg_4094_pp0_iter5_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then
                tmp_score_load_reg_5111 <= tmp_score_fu_122;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1073_reg_4094 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                trunc_ln251_1_reg_4307 <= trunc_ln251_1_fu_1665_p1;
            end if;
        end if;
    end process;
    tmp_112_reg_4105(2 downto 0) <= "000";
    tmp_113_reg_4121(2 downto 0) <= "000";
    tmp_114_reg_4137(2 downto 0) <= "000";
    tmp_115_reg_4153(2 downto 0) <= "000";
    tmp_116_reg_4169(2 downto 0) <= "000";
    tmp_117_reg_4185(2 downto 0) <= "000";
    tmp_118_reg_4201(2 downto 0) <= "000";
    tmp_119_reg_4217(2 downto 0) <= "000";
    tmp_120_reg_4233(2 downto 0) <= "000";
    tmp_121_reg_4249(2 downto 0) <= "000";
    tmp_122_reg_4265(2 downto 0) <= "000";
    tmp_123_reg_4281(2 downto 0) <= "000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage7_subdone, ap_block_pp0_stage5_subdone, ap_condition_exit_pp0_iter5_stage5, ap_block_pp0_stage6_subdone, ap_idle_pp0_0to4, ap_block_pp0_stage0_subdone, ap_idle_pp0_1to5, ap_done_pending_pp0, ap_block_pp0_stage1_subdone, ap_block_pp0_stage2_subdone, ap_block_pp0_stage3_subdone, ap_block_pp0_stage4_subdone, ap_start_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_start_int = ap_const_logic_0) and (ap_done_pending_pp0 = ap_const_logic_0) and (ap_idle_pp0_1to5 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when ap_ST_fsm_pp0_stage4 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                end if;
            when ap_ST_fsm_pp0_stage5 => 
                if (((ap_idle_pp0_0to4 = ap_const_logic_1) and (ap_const_logic_1 = ap_condition_exit_pp0_iter5_stage5))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                end if;
            when ap_ST_fsm_pp0_stage6 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                end if;
            when ap_ST_fsm_pp0_stage7 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage7_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXX";
        end case;
    end process;
    add_ln290_1_fu_1498_p2 <= std_logic_vector(unsigned(zext_ln243) + unsigned(lshr_ln_fu_1398_p4));
    add_ln290_2_fu_1598_p2 <= std_logic_vector(unsigned(zext_ln243_1) + unsigned(lshr_ln290_1_fu_1516_p4));
    add_ln290_3_fu_1616_p2 <= std_logic_vector(unsigned(zext_ln243) + unsigned(lshr_ln290_1_fu_1516_p4));
    add_ln290_fu_1480_p2 <= std_logic_vector(unsigned(zext_ln243_1) + unsigned(lshr_ln_fu_1398_p4));
    add_ln295_1_fu_1426_p2 <= std_logic_vector(unsigned(zext_ln243_4) + unsigned(lshr_ln_fu_1398_p4));
    add_ln295_2_fu_1444_p2 <= std_logic_vector(unsigned(zext_ln243_3) + unsigned(lshr_ln_fu_1398_p4));
    add_ln295_3_fu_1462_p2 <= std_logic_vector(unsigned(zext_ln243_2) + unsigned(lshr_ln_fu_1398_p4));
    add_ln295_fu_1408_p2 <= std_logic_vector(unsigned(zext_ln243_5) + unsigned(lshr_ln_fu_1398_p4));
    add_ln296_1_fu_1544_p2 <= std_logic_vector(unsigned(zext_ln243_4) + unsigned(lshr_ln290_1_fu_1516_p4));
    add_ln296_2_fu_1562_p2 <= std_logic_vector(unsigned(zext_ln243_3) + unsigned(lshr_ln290_1_fu_1516_p4));
    add_ln296_3_fu_1580_p2 <= std_logic_vector(unsigned(zext_ln243_2) + unsigned(lshr_ln290_1_fu_1516_p4));
    add_ln296_fu_1526_p2 <= std_logic_vector(unsigned(zext_ln243_5) + unsigned(lshr_ln290_1_fu_1516_p4));
    and_ln298_10_fu_3001_p2 <= (or_ln298_11_fu_2995_p2 and or_ln298_10_fu_2977_p2);
    and_ln298_11_fu_3007_p2 <= (grp_fu_2713_p_dout0 and and_ln298_10_fu_3001_p2);
    and_ln298_12_fu_3099_p2 <= (or_ln298_13_fu_3093_p2 and or_ln298_12_fu_3075_p2);
    and_ln298_13_fu_3105_p2 <= (grp_fu_2713_p_dout0 and and_ln298_12_fu_3099_p2);
    and_ln298_14_fu_3190_p2 <= (or_ln298_15_fu_3184_p2 and or_ln298_14_fu_3166_p2);
    and_ln298_15_fu_3196_p2 <= (grp_fu_2713_p_dout0 and and_ln298_14_fu_3190_p2);
    and_ln298_1_fu_1989_p2 <= (grp_fu_2713_p_dout0 and and_ln298_fu_1983_p2);
    and_ln298_2_fu_2187_p2 <= (or_ln298_2_fu_2163_p2 and grp_fu_2713_p_dout0);
    and_ln298_3_fu_2193_p2 <= (or_ln298_3_fu_2181_p2 and and_ln298_2_fu_2187_p2);
    and_ln298_4_fu_2389_p2 <= (or_ln298_4_fu_2365_p2 and grp_fu_2713_p_dout0);
    and_ln298_5_fu_2395_p2 <= (or_ln298_5_fu_2383_p2 and and_ln298_4_fu_2389_p2);
    and_ln298_6_fu_2593_p2 <= (or_ln298_7_fu_2587_p2 and or_ln298_6_fu_2569_p2);
    and_ln298_7_fu_2599_p2 <= (grp_fu_2713_p_dout0 and and_ln298_6_fu_2593_p2);
    and_ln298_8_fu_2797_p2 <= (or_ln298_9_fu_2791_p2 and or_ln298_8_fu_2773_p2);
    and_ln298_9_fu_2803_p2 <= (grp_fu_2713_p_dout0 and and_ln298_8_fu_2797_p2);
    and_ln298_fu_1983_p2 <= (or_ln298_fu_1959_p2 and or_ln298_1_fu_1977_p2);
    and_ln302_1_fu_3299_p2 <= (or_ln302_1_fu_3293_p2 and grp_fu_2717_p_dout0);
    and_ln302_2_fu_3354_p2 <= (or_ln302_2_fu_3348_p2 and grp_fu_2717_p_dout0);
    and_ln302_3_fu_3409_p2 <= (or_ln302_3_fu_3403_p2 and grp_fu_2717_p_dout0);
    and_ln302_4_fu_3464_p2 <= (or_ln302_4_fu_3458_p2 and grp_fu_2717_p_dout0);
    and_ln302_5_fu_3512_p2 <= (or_ln302_5_fu_3506_p2 and grp_fu_2717_p_dout0);
    and_ln302_6_fu_3574_p2 <= (or_ln302_6_fu_3568_p2 and grp_fu_2717_p_dout0);
    and_ln302_7_fu_3622_p2 <= (or_ln302_7_fu_3616_p2 and grp_fu_2721_p_dout0);
    and_ln302_fu_3244_p2 <= (or_ln302_fu_3238_p2 and grp_fu_2717_p_dout0);
    and_ln308_fu_3670_p2 <= (tmp_55_reg_5094_pp0_iter5_reg and or_ln308_fu_3664_p2);
    and_ln316_1_fu_3805_p2 <= (grp_fu_2721_p_dout0 and and_ln316_fu_3799_p2);
    and_ln316_fu_3799_p2 <= (or_ln316_2_fu_3793_p2 and or_ln316_1_fu_3775_p2);
    and_ln329_1_fu_3938_p2 <= (grp_fu_2721_p_dout0 and and_ln329_fu_3932_p2);
    and_ln329_fu_3932_p2 <= (or_ln329_2_fu_3926_p2 and or_ln329_1_fu_3908_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(3);
    ap_CS_fsm_pp0_stage4 <= ap_CS_fsm(4);
    ap_CS_fsm_pp0_stage5 <= ap_CS_fsm(5);
    ap_CS_fsm_pp0_stage6 <= ap_CS_fsm(6);
    ap_CS_fsm_pp0_stage7 <= ap_CS_fsm(7);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage2_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage3_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage4_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage5_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage6_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage7_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage1_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage2_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage3_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage4_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage5_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage6_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage7_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp0_stage1_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp0_stage2_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state28_pp0_stage3_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state29_pp0_stage4_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state30_pp0_stage5_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state31_pp0_stage6_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state32_pp0_stage7_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state33_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state34_pp0_stage1_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state35_pp0_stage2_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state36_pp0_stage3_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state37_pp0_stage4_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state38_pp0_stage5_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state39_pp0_stage6_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state40_pp0_stage7_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state41_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state42_pp0_stage1_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state43_pp0_stage2_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state44_pp0_stage3_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state45_pp0_stage4_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state46_pp0_stage5_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state47_pp0_stage6_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage3_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage4_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage5_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage6_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage7_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage7_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_subdone, icmp_ln1073_reg_4094)
    begin
        if (((icmp_ln1073_reg_4094 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            ap_condition_exit_pp0_iter0_stage7 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage7 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_exit_pp0_iter5_stage5_assign_proc : process(ap_enable_reg_pp0_iter5, ap_CS_fsm_pp0_stage5, icmp_ln1073_reg_4094_pp0_iter5_reg, ap_block_pp0_stage5_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage5_subdone) and (icmp_ln1073_reg_4094_pp0_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            ap_condition_exit_pp0_iter5_stage5 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter5_stage5 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter5_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage5_subdone) and (ap_loop_exit_ready_pp0_iter5_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;


    ap_done_pending_pp0_assign_proc : process(ap_loop_exit_ready, ap_loop_exit_ready_pp0_iter1_reg, ap_loop_exit_ready_pp0_iter2_reg, ap_loop_exit_ready_pp0_iter3_reg, ap_loop_exit_ready_pp0_iter4_reg, ap_loop_exit_ready_pp0_iter5_reg)
    begin
        if (not(((ap_loop_exit_ready = ap_const_logic_0) and (ap_loop_exit_ready_pp0_iter5_reg = ap_const_logic_0) and (ap_loop_exit_ready_pp0_iter4_reg = ap_const_logic_0) and (ap_loop_exit_ready_pp0_iter3_reg = ap_const_logic_0) and (ap_loop_exit_ready_pp0_iter2_reg = ap_const_logic_0) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_0)))) then 
            ap_done_pending_pp0 <= ap_const_logic_1;
        else 
            ap_done_pending_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg, ap_start_int)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start_int;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5)
    begin
        if (((ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to4_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to4 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to4 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to5_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5)
    begin
        if (((ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0_1to5 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to5 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage7;

    ap_ready_int_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage7_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;

    bitcast_ln298_10_fu_2929_p1 <= reg_1177;
    bitcast_ln298_11_fu_2947_p1 <= reg_1194;
    bitcast_ln298_12_fu_3029_p1 <= tmp_103_reg_4837;
    bitcast_ln298_13_fu_3046_p1 <= tmp_105_reg_4846;
    bitcast_ln298_14_fu_3118_p1 <= reg_1223;
    bitcast_ln298_15_fu_3136_p1 <= reg_1239;
    bitcast_ln298_1_fu_1929_p1 <= reg_1148;
    bitcast_ln298_2_fu_2115_p1 <= reg_1177;
    bitcast_ln298_3_fu_2133_p1 <= reg_1194;
    bitcast_ln298_4_fu_2319_p1 <= tmp_79_reg_4514;
    bitcast_ln298_5_fu_2336_p1 <= tmp_81_reg_4523;
    bitcast_ln298_6_fu_2521_p1 <= reg_1223;
    bitcast_ln298_7_fu_2539_p1 <= reg_1239;
    bitcast_ln298_8_fu_2725_p1 <= reg_1131;
    bitcast_ln298_9_fu_2743_p1 <= reg_1148;
    bitcast_ln298_fu_1911_p1 <= reg_1131;
    bitcast_ln302_1_fu_3264_p1 <= ov_6_reg_4912;
    bitcast_ln302_2_fu_3319_p1 <= ov_10_reg_4939;
    bitcast_ln302_3_fu_3374_p1 <= ov_14_reg_4971;
    bitcast_ln302_4_fu_3429_p1 <= ov_18_reg_5003;
    bitcast_ln302_5_fu_3477_p1 <= ov_22_reg_5026;
    bitcast_ln302_6_fu_3539_p1 <= ov_26_reg_5048;
    bitcast_ln302_7_fu_3587_p1 <= ov_30_reg_5060;
    bitcast_ln302_fu_3209_p1 <= ov_2_reg_4890;
    bitcast_ln308_fu_3635_p1 <= overlap_7_reg_5082_pp0_iter4_reg;
    bitcast_ln312_fu_3675_p1 <= grp_fu_1027_p2;
    bitcast_ln316_1_fu_3746_p1 <= tmp_score_load_reg_5111;
    bitcast_ln316_fu_3729_p1 <= sc_2_reg_5104;
    bitcast_ln329_1_fu_3879_p1 <= score_load_reg_5131;
    bitcast_ln329_fu_3862_p1 <= tmp_score_4_reg_5144;

    grp_fu_1002_opcode_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, icmp_ln1073_reg_4094, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, icmp_ln1073_reg_4094_pp0_iter1_reg, and_ln298_1_reg_4434, and_ln298_3_reg_4499, and_ln298_7_reg_4667, ap_block_pp0_stage1_00001, ap_block_pp0_stage3_00001, ap_block_pp0_stage4_00001, ap_block_pp0_stage5_00001, ap_block_pp0_stage6_00001, ap_block_pp0_stage7_00001, ap_block_pp0_stage0_00001, ap_block_pp0_stage2_00001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_00001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1073_reg_4094_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_lv1_1 = and_ln298_7_reg_4667)) or ((icmp_ln1073_reg_4094 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_00001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln298_3_reg_4499)) or ((icmp_ln1073_reg_4094 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage7_00001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_lv1_1 = and_ln298_1_reg_4434)) or ((icmp_ln1073_reg_4094 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_00001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((icmp_ln1073_reg_4094 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_00001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((icmp_ln1073_reg_4094 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_00001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((icmp_ln1073_reg_4094 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_00001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_lv1_0 = and_ln298_7_reg_4667) and (ap_const_boolean_0 = ap_block_pp0_stage2_00001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1073_reg_4094_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_lv1_0 = and_ln298_3_reg_4499) and (icmp_ln1073_reg_4094 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_00001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_lv1_0 = and_ln298_1_reg_4434) and (icmp_ln1073_reg_4094 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage7_00001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)))) then 
            grp_fu_1002_opcode <= ap_const_lv2_1;
        elsif (((icmp_ln1073_reg_4094 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_00001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_1002_opcode <= ap_const_lv2_0;
        else 
            grp_fu_1002_opcode <= "XX";
        end if; 
    end process;


    grp_fu_1002_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, icmp_ln1073_reg_4094, reg_1113, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, reg_1159, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, reg_1255, icmp_ln1073_reg_4094_pp0_iter1_reg, reg_1262, reg_1286, reg_1295, reg_1313, and_ln298_1_reg_4434, and_ln298_3_reg_4499, tmp_76_reg_4504, tmp_82_reg_4597, and_ln298_7_reg_4667, mul_reg_4797, d1_3_reg_4865, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage0)
    begin
        if (((ap_const_lv1_0 = and_ln298_7_reg_4667) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1073_reg_4094_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_1002_p0 <= reg_1313;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1073_reg_4094_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_lv1_1 = and_ln298_7_reg_4667))) then 
            grp_fu_1002_p0 <= d1_3_reg_4865;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_1002_p0 <= mul_reg_4797;
        elsif (((ap_const_lv1_0 = and_ln298_3_reg_4499) and (icmp_ln1073_reg_4094 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_1002_p0 <= reg_1295;
        elsif (((icmp_ln1073_reg_4094 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln298_3_reg_4499))) then 
            grp_fu_1002_p0 <= reg_1286;
        elsif (((ap_const_lv1_0 = and_ln298_1_reg_4434) and (icmp_ln1073_reg_4094 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            grp_fu_1002_p0 <= reg_1262;
        elsif (((icmp_ln1073_reg_4094 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_lv1_1 = and_ln298_1_reg_4434))) then 
            grp_fu_1002_p0 <= reg_1255;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            grp_fu_1002_p0 <= tmp_82_reg_4597;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_fu_1002_p0 <= tmp_76_reg_4504;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_1002_p0 <= reg_1159;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_1002_p0 <= reg_1113;
        else 
            grp_fu_1002_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1002_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, icmp_ln1073_reg_4094, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, reg_1119, ap_CS_fsm_pp0_stage3, reg_1165, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, icmp_ln1073_reg_4094_pp0_iter1_reg, reg_1268, reg_1274, reg_1301, reg_1307, reg_1319, and_ln298_1_reg_4434, and_ln298_3_reg_4499, tmp_77_reg_4509, tmp_83_reg_4602, and_ln298_7_reg_4667, sub91_3_reg_4870, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage0)
    begin
        if (((ap_const_lv1_0 = and_ln298_7_reg_4667) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1073_reg_4094_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_1002_p1 <= sub91_3_reg_4870;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1073_reg_4094_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_lv1_1 = and_ln298_7_reg_4667))) then 
            grp_fu_1002_p1 <= reg_1319;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_1002_p1 <= ap_const_lv32_0;
        elsif (((ap_const_lv1_0 = and_ln298_3_reg_4499) and (icmp_ln1073_reg_4094 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_1002_p1 <= reg_1307;
        elsif (((icmp_ln1073_reg_4094 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln298_3_reg_4499))) then 
            grp_fu_1002_p1 <= reg_1301;
        elsif (((ap_const_lv1_0 = and_ln298_1_reg_4434) and (icmp_ln1073_reg_4094 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            grp_fu_1002_p1 <= reg_1274;
        elsif (((icmp_ln1073_reg_4094 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_lv1_1 = and_ln298_1_reg_4434))) then 
            grp_fu_1002_p1 <= reg_1268;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            grp_fu_1002_p1 <= tmp_83_reg_4602;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_fu_1002_p1 <= tmp_77_reg_4509;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_1002_p1 <= reg_1165;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_1002_p1 <= reg_1119;
        else 
            grp_fu_1002_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1006_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, icmp_ln1073_reg_4094, reg_1113, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, reg_1125, reg_1159, ap_CS_fsm_pp0_stage3, reg_1171, reg_1205, ap_CS_fsm_pp0_stage4, reg_1217, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, and_ln298_5_reg_4592, d1_2_reg_4802, d2_2_reg_4807, tmp_100_reg_4827, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_1006_p0 <= tmp_100_reg_4827;
        elsif (((ap_const_lv1_0 = and_ln298_5_reg_4592) and (icmp_ln1073_reg_4094 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_1006_p0 <= d2_2_reg_4807;
        elsif (((icmp_ln1073_reg_4094 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln298_5_reg_4592))) then 
            grp_fu_1006_p0 <= d1_2_reg_4802;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_1006_p0 <= reg_1159;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            grp_fu_1006_p0 <= reg_1113;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            grp_fu_1006_p0 <= reg_1217;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_fu_1006_p0 <= reg_1205;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_1006_p0 <= reg_1171;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_1006_p0 <= reg_1125;
        else 
            grp_fu_1006_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1006_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, icmp_ln1073_reg_4094, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, reg_1119, reg_1131, ap_CS_fsm_pp0_stage3, reg_1165, reg_1177, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, reg_1223, tmp_79_reg_4514, and_ln298_5_reg_4592, sub79_2_reg_4812, sub91_2_reg_4817, tmp_101_reg_4832, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_1006_p1 <= tmp_101_reg_4832;
        elsif (((ap_const_lv1_0 = and_ln298_5_reg_4592) and (icmp_ln1073_reg_4094 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_1006_p1 <= sub91_2_reg_4817;
        elsif (((icmp_ln1073_reg_4094 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln298_5_reg_4592))) then 
            grp_fu_1006_p1 <= sub79_2_reg_4812;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_1006_p1 <= reg_1165;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            grp_fu_1006_p1 <= reg_1119;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            grp_fu_1006_p1 <= reg_1223;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_fu_1006_p1 <= tmp_79_reg_4514;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_1006_p1 <= reg_1177;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_1006_p1 <= reg_1131;
        else 
            grp_fu_1006_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1010_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, reg_1125, reg_1142, ap_CS_fsm_pp0_stage3, reg_1171, reg_1188, reg_1205, ap_CS_fsm_pp0_stage4, reg_1211, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, reg_1233, tmp_103_reg_4837, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_1010_p0 <= tmp_103_reg_4837;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_1010_p0 <= reg_1205;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_1010_p0 <= reg_1171;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            grp_fu_1010_p0 <= reg_1125;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            grp_fu_1010_p0 <= reg_1233;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_fu_1010_p0 <= reg_1211;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_1010_p0 <= reg_1188;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_1010_p0 <= reg_1142;
        else 
            grp_fu_1010_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1010_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, reg_1131, reg_1148, ap_CS_fsm_pp0_stage3, reg_1177, reg_1194, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, reg_1239, tmp_81_reg_4523, tmp_103_reg_4837, tmp_105_reg_4846, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_1010_p1 <= tmp_105_reg_4846;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_1010_p1 <= tmp_103_reg_4837;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_1010_p1 <= reg_1177;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            grp_fu_1010_p1 <= reg_1131;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            grp_fu_1010_p1 <= reg_1239;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_fu_1010_p1 <= tmp_81_reg_4523;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_1010_p1 <= reg_1194;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_1010_p1 <= reg_1148;
        else 
            grp_fu_1010_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1014_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, reg_1142, reg_1148, ap_CS_fsm_pp0_stage3, reg_1188, reg_1194, ap_CS_fsm_pp0_stage4, reg_1211, reg_1217, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, reg_1239, tmp_81_reg_4523, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_1014_p0 <= reg_1217;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_1014_p0 <= reg_1211;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_1014_p0 <= reg_1188;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            grp_fu_1014_p0 <= reg_1142;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            grp_fu_1014_p0 <= reg_1239;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_fu_1014_p0 <= tmp_81_reg_4523;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_1014_p0 <= reg_1194;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_1014_p0 <= reg_1148;
        else 
            grp_fu_1014_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1014_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, reg_1131, reg_1148, ap_CS_fsm_pp0_stage3, reg_1177, reg_1194, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, reg_1223, tmp_79_reg_4514, tmp_105_reg_4846, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_1014_p1 <= tmp_105_reg_4846;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_1014_p1 <= reg_1194;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            grp_fu_1014_p1 <= reg_1148;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            grp_fu_1014_p1 <= reg_1223;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_fu_1014_p1 <= tmp_79_reg_4514;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_1014_p1 <= reg_1177;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_1014_p1 <= reg_1131;
        else 
            grp_fu_1014_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1018_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, reg_1131, reg_1148, ap_CS_fsm_pp0_stage3, reg_1177, reg_1194, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, reg_1223, reg_1233, tmp_79_reg_4514, tmp_105_reg_4846, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_1018_p0 <= reg_1233;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_1018_p0 <= tmp_105_reg_4846;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_1018_p0 <= reg_1194;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            grp_fu_1018_p0 <= reg_1148;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            grp_fu_1018_p0 <= reg_1223;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_fu_1018_p0 <= tmp_79_reg_4514;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_1018_p0 <= reg_1177;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_1018_p0 <= reg_1131;
        else 
            grp_fu_1018_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1018_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, reg_1131, reg_1148, ap_CS_fsm_pp0_stage3, reg_1177, reg_1194, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, reg_1239, tmp_81_reg_4523, tmp_103_reg_4837, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_1018_p1 <= tmp_103_reg_4837;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_1018_p1 <= reg_1177;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            grp_fu_1018_p1 <= reg_1131;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            grp_fu_1018_p1 <= reg_1239;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_fu_1018_p1 <= tmp_81_reg_4523;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_1018_p1 <= reg_1194;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_1018_p1 <= reg_1148;
        else 
            grp_fu_1018_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1022_opcode_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage7, icmp_ln1073_reg_4094, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, icmp_ln1073_reg_4094_pp0_iter1_reg, and_ln298_13_reg_4875, and_ln298_9_reg_4732, and_ln298_11_reg_4822, ap_block_pp0_stage1_00001, ap_block_pp0_stage3_00001, ap_block_pp0_stage4_00001, ap_block_pp0_stage5_00001, ap_block_pp0_stage6_00001, ap_block_pp0_stage7_00001, ap_block_pp0_stage0_00001, ap_block_pp0_stage2_00001)
    begin
        if ((((ap_const_lv1_0 = and_ln298_13_reg_4875) and (ap_const_boolean_0 = ap_block_pp0_stage6_00001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1073_reg_4094_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_00001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1073_reg_4094_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_00001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1073_reg_4094_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_lv1_1 = and_ln298_13_reg_4875)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_00001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1073_reg_4094_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_lv1_1 = and_ln298_11_reg_4822)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_00001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1073_reg_4094_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_lv1_1 = and_ln298_9_reg_4732)) or ((icmp_ln1073_reg_4094 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_00001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln1073_reg_4094 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage7_00001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_lv1_0 = and_ln298_11_reg_4822) and (ap_const_boolean_0 = ap_block_pp0_stage4_00001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1073_reg_4094_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_lv1_0 = and_ln298_9_reg_4732) and (ap_const_boolean_0 = ap_block_pp0_stage3_00001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1073_reg_4094_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            grp_fu_1022_opcode <= ap_const_lv2_1;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage5_00001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1073_reg_4094_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_00001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln1073_reg_4094_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_fu_1022_opcode <= ap_const_lv2_0;
        else 
            grp_fu_1022_opcode <= "XX";
        end if; 
    end process;


    grp_fu_1022_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, reg_1131, ap_CS_fsm_pp0_stage3, reg_1177, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, reg_1239, icmp_ln1073_reg_4094_pp0_iter1_reg, reg_1262, reg_1268, reg_1295, reg_1301, and_ln298_13_reg_4875, reg_1325, and_ln298_9_reg_4732, and_ln298_11_reg_4822, distance_reg_4929, d1_6_reg_4951, d2_6_reg_4956, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_1022_p0 <= reg_1325;
        elsif (((ap_const_lv1_0 = and_ln298_13_reg_4875) and (ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1073_reg_4094_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            grp_fu_1022_p0 <= d2_6_reg_4956;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1073_reg_4094_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_lv1_1 = and_ln298_13_reg_4875))) then 
            grp_fu_1022_p0 <= d1_6_reg_4951;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_fu_1022_p0 <= distance_reg_4929;
        elsif (((ap_const_lv1_0 = and_ln298_11_reg_4822) and (ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1073_reg_4094_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_1022_p0 <= reg_1301;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1073_reg_4094_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_lv1_1 = and_ln298_11_reg_4822))) then 
            grp_fu_1022_p0 <= reg_1295;
        elsif (((ap_const_lv1_0 = and_ln298_9_reg_4732) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1073_reg_4094_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_1022_p0 <= reg_1268;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1073_reg_4094_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_lv1_1 = and_ln298_9_reg_4732))) then 
            grp_fu_1022_p0 <= reg_1262;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_1022_p0 <= reg_1239;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_1022_p0 <= reg_1177;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            grp_fu_1022_p0 <= reg_1131;
        else 
            grp_fu_1022_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1022_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, reg_1148, ap_CS_fsm_pp0_stage3, reg_1194, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, reg_1223, icmp_ln1073_reg_4094_pp0_iter1_reg, reg_1274, reg_1307, reg_1313, and_ln298_13_reg_4875, and_ln298_9_reg_4732, and_ln298_11_reg_4822, mul_1_reg_4860, mul_2_reg_4897, sub91_4_reg_4902, sub91_5_reg_4924, sub79_6_reg_4961, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_1022_p1 <= mul_2_reg_4897;
        elsif (((ap_const_lv1_0 = and_ln298_13_reg_4875) and (ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1073_reg_4094_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            grp_fu_1022_p1 <= reg_1313;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1073_reg_4094_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_lv1_1 = and_ln298_13_reg_4875))) then 
            grp_fu_1022_p1 <= sub79_6_reg_4961;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_fu_1022_p1 <= mul_1_reg_4860;
        elsif (((ap_const_lv1_0 = and_ln298_11_reg_4822) and (ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1073_reg_4094_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_1022_p1 <= sub91_5_reg_4924;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1073_reg_4094_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_lv1_1 = and_ln298_11_reg_4822))) then 
            grp_fu_1022_p1 <= reg_1307;
        elsif (((ap_const_lv1_0 = and_ln298_9_reg_4732) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1073_reg_4094_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_1022_p1 <= sub91_4_reg_4902;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1073_reg_4094_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_lv1_1 = and_ln298_9_reg_4732))) then 
            grp_fu_1022_p1 <= reg_1274;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_1022_p1 <= reg_1223;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_1022_p1 <= reg_1194;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            grp_fu_1022_p1 <= reg_1148;
        else 
            grp_fu_1022_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1027_opcode_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, icmp_ln1073_reg_4094_pp0_iter1_reg, icmp_ln1073_reg_4094_pp0_iter2_reg, and_ln298_15_reg_4907, icmp_ln1073_reg_4094_pp0_iter4_reg, ap_block_pp0_stage1_00001, ap_block_pp0_stage3_00001, ap_block_pp0_stage4_00001, ap_block_pp0_stage5_00001, ap_block_pp0_stage6_00001, ap_block_pp0_stage7_00001, ap_block_pp0_stage0_00001, ap_block_pp0_stage2_00001)
    begin
        if ((((ap_const_lv1_0 = and_ln298_15_reg_4907) and (ap_const_boolean_0 = ap_block_pp0_stage7_00001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1073_reg_4094_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_00001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1073_reg_4094_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_00001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1073_reg_4094_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_lv1_1 = and_ln298_15_reg_4907)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_00001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1073_reg_4094_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            grp_fu_1027_opcode <= ap_const_lv2_1;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_00001) and (icmp_ln1073_reg_4094_pp0_iter4_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_00001) and (icmp_ln1073_reg_4094_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_00001) and (icmp_ln1073_reg_4094_pp0_iter4_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_00001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1073_reg_4094_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_fu_1027_opcode <= ap_const_lv2_0;
        else 
            grp_fu_1027_opcode <= "XX";
        end if; 
    end process;


    grp_fu_1027_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, reg_1223, reg_1319, reg_1325, tmp_106_reg_4880, d2_7_reg_4983, distance_3_reg_5077, distance_5_reg_5089, distance_6_reg_5099, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_1027_p0 <= distance_6_reg_5099;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_1027_p0 <= distance_5_reg_5089;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_1027_p0 <= distance_3_reg_5077;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_fu_1027_p0 <= reg_1325;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            grp_fu_1027_p0 <= d2_7_reg_4983;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            grp_fu_1027_p0 <= reg_1319;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_1027_p0 <= tmp_106_reg_4880;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_1027_p0 <= reg_1223;
        else 
            grp_fu_1027_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1027_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, reg_1239, tmp_107_reg_4885, mul_3_reg_4919_pp0_iter2_reg, mul_4_reg_4946_pp0_iter2_reg, sub79_7_reg_4988, sub91_7_reg_4993, mul_6_reg_5033_pp0_iter3_reg, mul_7_reg_5055_pp0_iter4_reg, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_1027_p1 <= mul_7_reg_5055_pp0_iter4_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_1027_p1 <= mul_6_reg_5033_pp0_iter3_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_1027_p1 <= mul_4_reg_4946_pp0_iter2_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_fu_1027_p1 <= mul_3_reg_4919_pp0_iter2_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            grp_fu_1027_p1 <= sub91_7_reg_4993;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            grp_fu_1027_p1 <= sub79_7_reg_4988;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_1027_p1 <= tmp_107_reg_4885;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_1027_p1 <= reg_1239;
        else 
            grp_fu_1027_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1035_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, reg_1249, reg_1255, reg_1280, reg_1286, reg_1341, ov_32_reg_4934, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_fu_1035_p0 <= reg_1341;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            grp_fu_1035_p0 <= ov_32_reg_4934;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_1035_p0 <= reg_1286;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_1035_p0 <= reg_1255;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            grp_fu_1035_p0 <= reg_1280;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_fu_1035_p0 <= reg_1249;
        else 
            grp_fu_1035_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1035_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, reg_1249, reg_1255, reg_1280, reg_1286, ov_7_reg_4966, ov_31_reg_5072_pp0_iter3_reg, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_fu_1035_p1 <= ov_31_reg_5072_pp0_iter3_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            grp_fu_1035_p1 <= ov_7_reg_4966;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_1035_p1 <= reg_1286;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_1035_p1 <= reg_1255;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            grp_fu_1035_p1 <= reg_1280;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_fu_1035_p1 <= reg_1249;
        else 
            grp_fu_1035_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1039_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage1, reg_1286, reg_1331, reg_1341, d_7_reg_5010, overlap_1_reg_5016, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_1039_p0 <= reg_1341;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            grp_fu_1039_p0 <= reg_1331;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_1039_p0 <= d_7_reg_5010;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_1039_p0 <= overlap_1_reg_5016;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            grp_fu_1039_p0 <= reg_1286;
        else 
            grp_fu_1039_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1039_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage1, reg_1286, ov_11_reg_4998, d_7_reg_5010, ov_15_reg_5021, ov_19_reg_5038, ov_23_reg_5043, ov_27_reg_5067, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_1039_p1 <= ov_27_reg_5067;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            grp_fu_1039_p1 <= ov_23_reg_5043;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_1039_p1 <= ov_19_reg_5038;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_1039_p1 <= ov_15_reg_5021;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_1039_p1 <= d_7_reg_5010;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_1039_p1 <= ov_11_reg_4998;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            grp_fu_1039_p1 <= reg_1286;
        else 
            grp_fu_1039_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1047_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ov_2_reg_4890, ov_6_reg_4912, ov_10_reg_4939, ov_14_reg_4971, ov_18_reg_5003, ov_22_reg_5026, ov_26_reg_5048, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_1047_p0 <= ov_26_reg_5048;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_1047_p0 <= ov_22_reg_5026;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            grp_fu_1047_p0 <= ov_18_reg_5003;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            grp_fu_1047_p0 <= ov_14_reg_4971;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_fu_1047_p0 <= ov_10_reg_4939;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_1047_p0 <= ov_6_reg_4912;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_1047_p0 <= ov_2_reg_4890;
        else 
            grp_fu_1047_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1052_opcode_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter5, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, icmp_ln1073_reg_4094_pp0_iter2_reg, icmp_ln1073_reg_4094_pp0_iter3_reg, icmp_ln1073_reg_4094_pp0_iter5_reg, ap_block_pp0_stage3_00001, ap_block_pp0_stage4_00001, ap_block_pp0_stage5_00001, ap_block_pp0_stage7_00001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_00001) and (icmp_ln1073_reg_4094_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_00001) and (icmp_ln1073_reg_4094_pp0_iter5_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_00001) and (icmp_ln1073_reg_4094_pp0_iter5_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)))) then 
            grp_fu_1052_opcode <= ap_const_lv5_2;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_00001) and (icmp_ln1073_reg_4094_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_1052_opcode <= ap_const_lv5_4;
        else 
            grp_fu_1052_opcode <= "XXXXX";
        end if; 
    end process;


    grp_fu_1052_p0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter5, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ov_30_reg_5060, overlap_7_reg_5082, sc_2_reg_5104, tmp_score_4_fu_3824_p3, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_fu_1052_p0 <= tmp_score_4_fu_3824_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_1052_p0 <= sc_2_reg_5104;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            grp_fu_1052_p0 <= overlap_7_reg_5082;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_1052_p0 <= ov_30_reg_5060;
        else 
            grp_fu_1052_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1052_p1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter5, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage7, score_fu_110, tmp_score_fu_122)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_fu_1052_p1 <= score_fu_110;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_1052_p1 <= tmp_score_fu_122;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            grp_fu_1052_p1 <= ap_const_lv32_0;
        else 
            grp_fu_1052_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1057_p3_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, trunc_ln251_1_fu_1665_p1, trunc_ln251_1_reg_4307, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_fu_1057_p3 <= trunc_ln251_1_reg_4307;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_1057_p3 <= trunc_ln251_1_fu_1665_p1;
        else 
            grp_fu_1057_p3 <= "X";
        end if; 
    end process;


    grp_fu_1075_p3_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, trunc_ln251_1_fu_1665_p1, trunc_ln251_1_reg_4307, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_fu_1075_p3 <= trunc_ln251_1_reg_4307;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_1075_p3 <= trunc_ln251_1_fu_1665_p1;
        else 
            grp_fu_1075_p3 <= "X";
        end if; 
    end process;


    grp_fu_1084_p3_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, trunc_ln251_1_fu_1665_p1, trunc_ln251_1_reg_4307, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_fu_1084_p3 <= trunc_ln251_1_reg_4307;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_1084_p3 <= trunc_ln251_1_fu_1665_p1;
        else 
            grp_fu_1084_p3 <= "X";
        end if; 
    end process;

    grp_fu_2713_p_ce <= ap_const_logic_1;
    grp_fu_2713_p_din0 <= grp_fu_1084_p4;
    grp_fu_2713_p_din1 <= grp_fu_1103_p4;
    grp_fu_2713_p_opcode <= ap_const_lv5_4;
    grp_fu_2717_p_ce <= ap_const_logic_1;
    grp_fu_2717_p_din0 <= grp_fu_1047_p0;
    grp_fu_2717_p_din1 <= ap_const_lv32_0;
    grp_fu_2717_p_opcode <= ap_const_lv5_4;
    grp_fu_2721_p_ce <= ap_const_logic_1;
    grp_fu_2721_p_din0 <= grp_fu_1052_p0;
    grp_fu_2721_p_din1 <= grp_fu_1052_p1;
    grp_fu_2721_p_opcode <= grp_fu_1052_opcode;
    grp_fu_2725_p_ce <= ap_const_logic_1;
    grp_fu_2725_p_din0 <= grp_fu_1002_p0;
    grp_fu_2725_p_din1 <= grp_fu_1002_p1;
    grp_fu_2725_p_opcode <= grp_fu_1002_opcode;
    grp_fu_2729_p_ce <= ap_const_logic_1;
    grp_fu_2729_p_din0 <= grp_fu_1035_p0;
    grp_fu_2729_p_din1 <= grp_fu_1035_p1;
    i_real_4_fu_3013_p2 <= std_logic_vector(unsigned(i_real_3_reg_4086) + unsigned(ap_const_lv32_1));
    i_real_fu_3018_p3 <= 
        i_real_4_fu_3013_p2 when (icmp_ln1065_reg_4297(0) = '1') else 
        i_real_3_reg_4086;
    icmp_ln1065_fu_1634_p2 <= "1" when (k_real_1_fu_118 = ap_const_lv32_F) else "0";
    icmp_ln1073_fu_1385_p2 <= "1" when (signed(tmp_other_1_fu_114) < signed(ap_const_lv32_F)) else "0";
    icmp_ln298_10_fu_2371_p2 <= "0" when (tmp_25_fu_2339_p4 = ap_const_lv8_FF) else "1";
    icmp_ln298_11_fu_2377_p2 <= "1" when (trunc_ln298_5_fu_2349_p1 = ap_const_lv23_0) else "0";
    icmp_ln298_12_fu_2557_p2 <= "0" when (tmp_29_fu_2525_p4 = ap_const_lv8_FF) else "1";
    icmp_ln298_13_fu_2563_p2 <= "1" when (trunc_ln298_6_fu_2535_p1 = ap_const_lv23_0) else "0";
    icmp_ln298_14_fu_2575_p2 <= "0" when (tmp_30_fu_2543_p4 = ap_const_lv8_FF) else "1";
    icmp_ln298_15_fu_2581_p2 <= "1" when (trunc_ln298_7_fu_2553_p1 = ap_const_lv23_0) else "0";
    icmp_ln298_16_fu_2761_p2 <= "0" when (tmp_34_fu_2729_p4 = ap_const_lv8_FF) else "1";
    icmp_ln298_17_fu_2767_p2 <= "1" when (trunc_ln298_8_fu_2739_p1 = ap_const_lv23_0) else "0";
    icmp_ln298_18_fu_2779_p2 <= "0" when (tmp_35_fu_2747_p4 = ap_const_lv8_FF) else "1";
    icmp_ln298_19_fu_2785_p2 <= "1" when (trunc_ln298_9_fu_2757_p1 = ap_const_lv23_0) else "0";
    icmp_ln298_1_fu_1953_p2 <= "1" when (trunc_ln298_fu_1925_p1 = ap_const_lv23_0) else "0";
    icmp_ln298_20_fu_2965_p2 <= "0" when (tmp_39_fu_2933_p4 = ap_const_lv8_FF) else "1";
    icmp_ln298_21_fu_2971_p2 <= "1" when (trunc_ln298_10_fu_2943_p1 = ap_const_lv23_0) else "0";
    icmp_ln298_22_fu_2983_p2 <= "0" when (tmp_40_fu_2951_p4 = ap_const_lv8_FF) else "1";
    icmp_ln298_23_fu_2989_p2 <= "1" when (trunc_ln298_11_fu_2961_p1 = ap_const_lv23_0) else "0";
    icmp_ln298_24_fu_3063_p2 <= "0" when (tmp_44_fu_3032_p4 = ap_const_lv8_FF) else "1";
    icmp_ln298_25_fu_3069_p2 <= "1" when (trunc_ln298_12_fu_3042_p1 = ap_const_lv23_0) else "0";
    icmp_ln298_26_fu_3081_p2 <= "0" when (tmp_45_fu_3049_p4 = ap_const_lv8_FF) else "1";
    icmp_ln298_27_fu_3087_p2 <= "1" when (trunc_ln298_13_fu_3059_p1 = ap_const_lv23_0) else "0";
    icmp_ln298_28_fu_3154_p2 <= "0" when (tmp_49_fu_3122_p4 = ap_const_lv8_FF) else "1";
    icmp_ln298_29_fu_3160_p2 <= "1" when (trunc_ln298_14_fu_3132_p1 = ap_const_lv23_0) else "0";
    icmp_ln298_2_fu_1965_p2 <= "0" when (tmp_15_fu_1933_p4 = ap_const_lv8_FF) else "1";
    icmp_ln298_30_fu_3172_p2 <= "0" when (tmp_50_fu_3140_p4 = ap_const_lv8_FF) else "1";
    icmp_ln298_31_fu_3178_p2 <= "1" when (trunc_ln298_15_fu_3150_p1 = ap_const_lv23_0) else "0";
    icmp_ln298_3_fu_1971_p2 <= "1" when (trunc_ln298_1_fu_1943_p1 = ap_const_lv23_0) else "0";
    icmp_ln298_4_fu_2151_p2 <= "0" when (tmp_19_fu_2119_p4 = ap_const_lv8_FF) else "1";
    icmp_ln298_5_fu_2157_p2 <= "1" when (trunc_ln298_2_fu_2129_p1 = ap_const_lv23_0) else "0";
    icmp_ln298_6_fu_2169_p2 <= "0" when (tmp_20_fu_2137_p4 = ap_const_lv8_FF) else "1";
    icmp_ln298_7_fu_2175_p2 <= "1" when (trunc_ln298_3_fu_2147_p1 = ap_const_lv23_0) else "0";
    icmp_ln298_8_fu_2353_p2 <= "0" when (tmp_24_fu_2322_p4 = ap_const_lv8_FF) else "1";
    icmp_ln298_9_fu_2359_p2 <= "1" when (trunc_ln298_4_fu_2332_p1 = ap_const_lv23_0) else "0";
    icmp_ln298_fu_1947_p2 <= "0" when (tmp_14_fu_1915_p4 = ap_const_lv8_FF) else "1";
    icmp_ln302_10_fu_3494_p2 <= "0" when (tmp_42_fu_3480_p4 = ap_const_lv8_FF) else "1";
    icmp_ln302_11_fu_3500_p2 <= "1" when (trunc_ln302_5_fu_3490_p1 = ap_const_lv23_0) else "0";
    icmp_ln302_12_fu_3556_p2 <= "0" when (tmp_47_fu_3542_p4 = ap_const_lv8_FF) else "1";
    icmp_ln302_13_fu_3562_p2 <= "1" when (trunc_ln302_6_fu_3552_p1 = ap_const_lv23_0) else "0";
    icmp_ln302_14_fu_3604_p2 <= "0" when (tmp_52_fu_3590_p4 = ap_const_lv8_FF) else "1";
    icmp_ln302_15_fu_3610_p2 <= "1" when (trunc_ln302_7_fu_3600_p1 = ap_const_lv23_0) else "0";
    icmp_ln302_1_fu_3232_p2 <= "1" when (trunc_ln302_fu_3222_p1 = ap_const_lv23_0) else "0";
    icmp_ln302_2_fu_3281_p2 <= "0" when (tmp_22_fu_3267_p4 = ap_const_lv8_FF) else "1";
    icmp_ln302_3_fu_3287_p2 <= "1" when (trunc_ln302_1_fu_3277_p1 = ap_const_lv23_0) else "0";
    icmp_ln302_4_fu_3336_p2 <= "0" when (tmp_27_fu_3322_p4 = ap_const_lv8_FF) else "1";
    icmp_ln302_5_fu_3342_p2 <= "1" when (trunc_ln302_2_fu_3332_p1 = ap_const_lv23_0) else "0";
    icmp_ln302_6_fu_3391_p2 <= "0" when (tmp_32_fu_3377_p4 = ap_const_lv8_FF) else "1";
    icmp_ln302_7_fu_3397_p2 <= "1" when (trunc_ln302_3_fu_3387_p1 = ap_const_lv23_0) else "0";
    icmp_ln302_8_fu_3446_p2 <= "0" when (tmp_37_fu_3432_p4 = ap_const_lv8_FF) else "1";
    icmp_ln302_9_fu_3452_p2 <= "1" when (trunc_ln302_4_fu_3442_p1 = ap_const_lv23_0) else "0";
    icmp_ln302_fu_3226_p2 <= "0" when (tmp_17_fu_3212_p4 = ap_const_lv8_FF) else "1";
    icmp_ln308_1_fu_3658_p2 <= "1" when (trunc_ln308_fu_3648_p1 = ap_const_lv23_0) else "0";
    icmp_ln308_fu_3652_p2 <= "0" when (tmp_54_fu_3638_p4 = ap_const_lv8_FF) else "1";
    icmp_ln316_1_fu_3763_p2 <= "0" when (tmp_56_fu_3732_p4 = ap_const_lv8_FF) else "1";
    icmp_ln316_2_fu_3769_p2 <= "1" when (trunc_ln316_fu_3742_p1 = ap_const_lv23_0) else "0";
    icmp_ln316_3_fu_3781_p2 <= "0" when (tmp_57_fu_3749_p4 = ap_const_lv8_FF) else "1";
    icmp_ln316_4_fu_3787_p2 <= "1" when (trunc_ln316_1_fu_3759_p1 = ap_const_lv23_0) else "0";
    icmp_ln316_fu_3723_p2 <= "1" when (tmp_other_fu_126 = ap_const_lv32_FFFFFFFF) else "0";
    icmp_ln329_1_fu_3902_p2 <= "1" when (trunc_ln329_fu_3875_p1 = ap_const_lv23_0) else "0";
    icmp_ln329_2_fu_3914_p2 <= "0" when (tmp_60_fu_3882_p4 = ap_const_lv8_FF) else "1";
    icmp_ln329_3_fu_3920_p2 <= "1" when (trunc_ln329_1_fu_3892_p1 = ap_const_lv23_0) else "0";
    icmp_ln329_fu_3896_p2 <= "0" when (tmp_59_fu_3865_p4 = ap_const_lv8_FF) else "1";
    k_real_2_fu_1646_p2 <= std_logic_vector(unsigned(k_real_1_fu_118) + unsigned(ap_const_lv32_1));
    k_real_3_fu_1652_p3 <= 
        k_real_fu_1640_p2 when (icmp_ln1065_fu_1634_p2(0) = '1') else 
        k_real_2_fu_1646_p2;
    k_real_fu_1640_p2 <= std_logic_vector(unsigned(tmp_other_1_fu_114) + unsigned(ap_const_lv32_2));
    lshr_ln290_1_fu_1516_p4 <= k_real_1_fu_118(9 downto 1);
    lshr_ln_fu_1398_p4 <= tmp_other_1_fu_114(9 downto 1);
    merge_1_5_fu_3962_p3 <= 
        i_real_4_reg_4855_pp0_iter5_reg when (or_ln329_fu_3944_p2(0) = '1') else 
        merge_1_1_reg_5118;
    merge_1_6_fu_3980_p3 <= 
        merge_1_5_fu_3962_p3 when (icmp_ln1065_reg_4297_pp0_iter5_reg(0) = '1') else 
        merge_1_1_reg_5118;
    merge_1_out <= merge_1_fu_102(10 - 1 downto 0);

    merge_1_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, icmp_ln1073_reg_4094_pp0_iter5_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (icmp_ln1073_reg_4094_pp0_iter5_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            merge_1_out_ap_vld <= ap_const_logic_1;
        else 
            merge_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    merge_2_5_fu_3956_p3 <= 
        tmp_other_6_reg_5139 when (or_ln329_fu_3944_p2(0) = '1') else 
        merge_2_1_reg_5125;
    merge_2_6_fu_3974_p3 <= 
        merge_2_5_fu_3956_p3 when (icmp_ln1065_reg_4297_pp0_iter5_reg(0) = '1') else 
        merge_2_1_reg_5125;
    merge_2_out <= merge_2_fu_106(10 - 1 downto 0);

    merge_2_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, icmp_ln1073_reg_4094_pp0_iter5_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (icmp_ln1073_reg_4094_pp0_iter5_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            merge_2_out_ap_vld <= ap_const_logic_1;
        else 
            merge_2_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    or_ln290_10_fu_2249_p2 <= (tmp_117_reg_4185 or ap_const_lv12_4);
    or_ln290_11_fu_2451_p2 <= (tmp_117_reg_4185 or ap_const_lv12_5);
    or_ln290_12_fu_2655_p2 <= (tmp_117_reg_4185 or ap_const_lv12_6);
    or_ln290_13_fu_2859_p2 <= (tmp_117_reg_4185 or ap_const_lv12_7);
    or_ln290_14_fu_1771_p2 <= (tmp_122_reg_4265 or ap_const_lv12_1);
    or_ln290_15_fu_1891_p2 <= (tmp_122_reg_4265 or ap_const_lv12_2);
    or_ln290_16_fu_2095_p2 <= (tmp_122_reg_4265 or ap_const_lv12_3);
    or_ln290_17_fu_2299_p2 <= (tmp_122_reg_4265 or ap_const_lv12_4);
    or_ln290_18_fu_2501_p2 <= (tmp_122_reg_4265 or ap_const_lv12_5);
    or_ln290_19_fu_2705_p2 <= (tmp_122_reg_4265 or ap_const_lv12_6);
    or_ln290_1_fu_1831_p2 <= (tmp_116_reg_4169 or ap_const_lv12_2);
    or_ln290_20_fu_2909_p2 <= (tmp_122_reg_4265 or ap_const_lv12_7);
    or_ln290_21_fu_1781_p2 <= (tmp_123_reg_4281 or ap_const_lv12_1);
    or_ln290_22_fu_1901_p2 <= (tmp_123_reg_4281 or ap_const_lv12_2);
    or_ln290_23_fu_2105_p2 <= (tmp_123_reg_4281 or ap_const_lv12_3);
    or_ln290_24_fu_2309_p2 <= (tmp_123_reg_4281 or ap_const_lv12_4);
    or_ln290_25_fu_2511_p2 <= (tmp_123_reg_4281 or ap_const_lv12_5);
    or_ln290_26_fu_2715_p2 <= (tmp_123_reg_4281 or ap_const_lv12_6);
    or_ln290_27_fu_2919_p2 <= (tmp_123_reg_4281 or ap_const_lv12_7);
    or_ln290_2_fu_2035_p2 <= (tmp_116_reg_4169 or ap_const_lv12_3);
    or_ln290_3_fu_2239_p2 <= (tmp_116_reg_4169 or ap_const_lv12_4);
    or_ln290_4_fu_2441_p2 <= (tmp_116_reg_4169 or ap_const_lv12_5);
    or_ln290_5_fu_2645_p2 <= (tmp_116_reg_4169 or ap_const_lv12_6);
    or_ln290_6_fu_2849_p2 <= (tmp_116_reg_4169 or ap_const_lv12_7);
    or_ln290_7_fu_1721_p2 <= (tmp_117_reg_4185 or ap_const_lv12_1);
    or_ln290_8_fu_1841_p2 <= (tmp_117_reg_4185 or ap_const_lv12_2);
    or_ln290_9_fu_2045_p2 <= (tmp_117_reg_4185 or ap_const_lv12_3);
    or_ln290_fu_1711_p2 <= (tmp_116_reg_4169 or ap_const_lv12_1);
    or_ln295_10_fu_2209_p2 <= (tmp_113_reg_4121 or ap_const_lv12_4);
    or_ln295_11_fu_2411_p2 <= (tmp_113_reg_4121 or ap_const_lv12_5);
    or_ln295_12_fu_2615_p2 <= (tmp_113_reg_4121 or ap_const_lv12_6);
    or_ln295_13_fu_2819_p2 <= (tmp_113_reg_4121 or ap_const_lv12_7);
    or_ln295_14_fu_1691_p2 <= (tmp_114_reg_4137 or ap_const_lv12_1);
    or_ln295_15_fu_1811_p2 <= (tmp_114_reg_4137 or ap_const_lv12_2);
    or_ln295_16_fu_2015_p2 <= (tmp_114_reg_4137 or ap_const_lv12_3);
    or_ln295_17_fu_2219_p2 <= (tmp_114_reg_4137 or ap_const_lv12_4);
    or_ln295_18_fu_2421_p2 <= (tmp_114_reg_4137 or ap_const_lv12_5);
    or_ln295_19_fu_2625_p2 <= (tmp_114_reg_4137 or ap_const_lv12_6);
    or_ln295_1_fu_1791_p2 <= (tmp_112_reg_4105 or ap_const_lv12_2);
    or_ln295_20_fu_2829_p2 <= (tmp_114_reg_4137 or ap_const_lv12_7);
    or_ln295_21_fu_1701_p2 <= (tmp_115_reg_4153 or ap_const_lv12_1);
    or_ln295_22_fu_1821_p2 <= (tmp_115_reg_4153 or ap_const_lv12_2);
    or_ln295_23_fu_2025_p2 <= (tmp_115_reg_4153 or ap_const_lv12_3);
    or_ln295_24_fu_2229_p2 <= (tmp_115_reg_4153 or ap_const_lv12_4);
    or_ln295_25_fu_2431_p2 <= (tmp_115_reg_4153 or ap_const_lv12_5);
    or_ln295_26_fu_2635_p2 <= (tmp_115_reg_4153 or ap_const_lv12_6);
    or_ln295_27_fu_2839_p2 <= (tmp_115_reg_4153 or ap_const_lv12_7);
    or_ln295_2_fu_1995_p2 <= (tmp_112_reg_4105 or ap_const_lv12_3);
    or_ln295_3_fu_2199_p2 <= (tmp_112_reg_4105 or ap_const_lv12_4);
    or_ln295_4_fu_2401_p2 <= (tmp_112_reg_4105 or ap_const_lv12_5);
    or_ln295_5_fu_2605_p2 <= (tmp_112_reg_4105 or ap_const_lv12_6);
    or_ln295_6_fu_2809_p2 <= (tmp_112_reg_4105 or ap_const_lv12_7);
    or_ln295_7_fu_1681_p2 <= (tmp_113_reg_4121 or ap_const_lv12_1);
    or_ln295_8_fu_1801_p2 <= (tmp_113_reg_4121 or ap_const_lv12_2);
    or_ln295_9_fu_2005_p2 <= (tmp_113_reg_4121 or ap_const_lv12_3);
    or_ln295_fu_1671_p2 <= (tmp_112_reg_4105 or ap_const_lv12_1);
    or_ln296_10_fu_2269_p2 <= (tmp_119_reg_4217 or ap_const_lv12_4);
    or_ln296_11_fu_2471_p2 <= (tmp_119_reg_4217 or ap_const_lv12_5);
    or_ln296_12_fu_2675_p2 <= (tmp_119_reg_4217 or ap_const_lv12_6);
    or_ln296_13_fu_2879_p2 <= (tmp_119_reg_4217 or ap_const_lv12_7);
    or_ln296_14_fu_1751_p2 <= (tmp_120_reg_4233 or ap_const_lv12_1);
    or_ln296_15_fu_1871_p2 <= (tmp_120_reg_4233 or ap_const_lv12_2);
    or_ln296_16_fu_2075_p2 <= (tmp_120_reg_4233 or ap_const_lv12_3);
    or_ln296_17_fu_2279_p2 <= (tmp_120_reg_4233 or ap_const_lv12_4);
    or_ln296_18_fu_2481_p2 <= (tmp_120_reg_4233 or ap_const_lv12_5);
    or_ln296_19_fu_2685_p2 <= (tmp_120_reg_4233 or ap_const_lv12_6);
    or_ln296_1_fu_1851_p2 <= (tmp_118_reg_4201 or ap_const_lv12_2);
    or_ln296_20_fu_2889_p2 <= (tmp_120_reg_4233 or ap_const_lv12_7);
    or_ln296_21_fu_1761_p2 <= (tmp_121_reg_4249 or ap_const_lv12_1);
    or_ln296_22_fu_1881_p2 <= (tmp_121_reg_4249 or ap_const_lv12_2);
    or_ln296_23_fu_2085_p2 <= (tmp_121_reg_4249 or ap_const_lv12_3);
    or_ln296_24_fu_2289_p2 <= (tmp_121_reg_4249 or ap_const_lv12_4);
    or_ln296_25_fu_2491_p2 <= (tmp_121_reg_4249 or ap_const_lv12_5);
    or_ln296_26_fu_2695_p2 <= (tmp_121_reg_4249 or ap_const_lv12_6);
    or_ln296_27_fu_2899_p2 <= (tmp_121_reg_4249 or ap_const_lv12_7);
    or_ln296_2_fu_2055_p2 <= (tmp_118_reg_4201 or ap_const_lv12_3);
    or_ln296_3_fu_2259_p2 <= (tmp_118_reg_4201 or ap_const_lv12_4);
    or_ln296_4_fu_2461_p2 <= (tmp_118_reg_4201 or ap_const_lv12_5);
    or_ln296_5_fu_2665_p2 <= (tmp_118_reg_4201 or ap_const_lv12_6);
    or_ln296_6_fu_2869_p2 <= (tmp_118_reg_4201 or ap_const_lv12_7);
    or_ln296_7_fu_1741_p2 <= (tmp_119_reg_4217 or ap_const_lv12_1);
    or_ln296_8_fu_1861_p2 <= (tmp_119_reg_4217 or ap_const_lv12_2);
    or_ln296_9_fu_2065_p2 <= (tmp_119_reg_4217 or ap_const_lv12_3);
    or_ln296_fu_1731_p2 <= (tmp_118_reg_4201 or ap_const_lv12_1);
    or_ln298_10_fu_2977_p2 <= (icmp_ln298_21_fu_2971_p2 or icmp_ln298_20_fu_2965_p2);
    or_ln298_11_fu_2995_p2 <= (icmp_ln298_23_fu_2989_p2 or icmp_ln298_22_fu_2983_p2);
    or_ln298_12_fu_3075_p2 <= (icmp_ln298_25_fu_3069_p2 or icmp_ln298_24_fu_3063_p2);
    or_ln298_13_fu_3093_p2 <= (icmp_ln298_27_fu_3087_p2 or icmp_ln298_26_fu_3081_p2);
    or_ln298_14_fu_3166_p2 <= (icmp_ln298_29_fu_3160_p2 or icmp_ln298_28_fu_3154_p2);
    or_ln298_15_fu_3184_p2 <= (icmp_ln298_31_fu_3178_p2 or icmp_ln298_30_fu_3172_p2);
    or_ln298_1_fu_1977_p2 <= (icmp_ln298_3_fu_1971_p2 or icmp_ln298_2_fu_1965_p2);
    or_ln298_2_fu_2163_p2 <= (icmp_ln298_5_fu_2157_p2 or icmp_ln298_4_fu_2151_p2);
    or_ln298_3_fu_2181_p2 <= (icmp_ln298_7_fu_2175_p2 or icmp_ln298_6_fu_2169_p2);
    or_ln298_4_fu_2365_p2 <= (icmp_ln298_9_fu_2359_p2 or icmp_ln298_8_fu_2353_p2);
    or_ln298_5_fu_2383_p2 <= (icmp_ln298_11_fu_2377_p2 or icmp_ln298_10_fu_2371_p2);
    or_ln298_6_fu_2569_p2 <= (icmp_ln298_13_fu_2563_p2 or icmp_ln298_12_fu_2557_p2);
    or_ln298_7_fu_2587_p2 <= (icmp_ln298_15_fu_2581_p2 or icmp_ln298_14_fu_2575_p2);
    or_ln298_8_fu_2773_p2 <= (icmp_ln298_17_fu_2767_p2 or icmp_ln298_16_fu_2761_p2);
    or_ln298_9_fu_2791_p2 <= (icmp_ln298_19_fu_2785_p2 or icmp_ln298_18_fu_2779_p2);
    or_ln298_fu_1959_p2 <= (icmp_ln298_fu_1947_p2 or icmp_ln298_1_fu_1953_p2);
    or_ln302_1_fu_3293_p2 <= (icmp_ln302_3_fu_3287_p2 or icmp_ln302_2_fu_3281_p2);
    or_ln302_2_fu_3348_p2 <= (icmp_ln302_5_fu_3342_p2 or icmp_ln302_4_fu_3336_p2);
    or_ln302_3_fu_3403_p2 <= (icmp_ln302_7_fu_3397_p2 or icmp_ln302_6_fu_3391_p2);
    or_ln302_4_fu_3458_p2 <= (icmp_ln302_9_fu_3452_p2 or icmp_ln302_8_fu_3446_p2);
    or_ln302_5_fu_3506_p2 <= (icmp_ln302_11_fu_3500_p2 or icmp_ln302_10_fu_3494_p2);
    or_ln302_6_fu_3568_p2 <= (icmp_ln302_13_fu_3562_p2 or icmp_ln302_12_fu_3556_p2);
    or_ln302_7_fu_3616_p2 <= (icmp_ln302_15_fu_3610_p2 or icmp_ln302_14_fu_3604_p2);
    or_ln302_fu_3238_p2 <= (icmp_ln302_fu_3226_p2 or icmp_ln302_1_fu_3232_p2);
    or_ln308_fu_3664_p2 <= (icmp_ln308_fu_3652_p2 or icmp_ln308_1_fu_3658_p2);
    or_ln316_1_fu_3775_p2 <= (icmp_ln316_2_fu_3769_p2 or icmp_ln316_1_fu_3763_p2);
    or_ln316_2_fu_3793_p2 <= (icmp_ln316_4_fu_3787_p2 or icmp_ln316_3_fu_3781_p2);
    or_ln316_fu_3811_p2 <= (icmp_ln316_fu_3723_p2 or and_ln316_1_fu_3805_p2);
    or_ln329_1_fu_3908_p2 <= (icmp_ln329_fu_3896_p2 or icmp_ln329_1_fu_3902_p2);
    or_ln329_2_fu_3926_p2 <= (icmp_ln329_3_fu_3920_p2 or icmp_ln329_2_fu_3914_p2);
    or_ln329_fu_3944_p2 <= (tmp_fu_3855_p3 or and_ln329_1_fu_3938_p2);
    ov_10_fu_3257_p3 <= 
        grp_fu_1006_p2 when (and_ln298_5_reg_4592(0) = '1') else 
        grp_fu_1006_p2;
    ov_11_fu_3360_p3 <= 
        ap_const_lv32_0 when (and_ln302_2_fu_3354_p2(0) = '1') else 
        ov_10_reg_4939;
    ov_14_fu_3312_p3 <= 
        grp_fu_2725_p_dout0 when (and_ln298_7_reg_4667(0) = '1') else 
        grp_fu_2725_p_dout0;
    ov_15_fu_3415_p3 <= 
        ap_const_lv32_0 when (and_ln302_3_fu_3409_p2(0) = '1') else 
        ov_14_reg_4971;
    ov_18_fu_3367_p3 <= 
        grp_fu_1022_p2 when (and_ln298_9_reg_4732(0) = '1') else 
        grp_fu_1022_p2;
    ov_19_fu_3470_p3 <= 
        ap_const_lv32_0 when (and_ln302_4_fu_3464_p2(0) = '1') else 
        ov_18_reg_5003;
    ov_22_fu_3422_p3 <= 
        grp_fu_1022_p2 when (and_ln298_11_reg_4822(0) = '1') else 
        grp_fu_1022_p2;
    ov_23_fu_3518_p3 <= 
        ap_const_lv32_0 when (and_ln302_5_fu_3512_p2(0) = '1') else 
        ov_22_reg_5026;
    ov_26_fu_3525_p3 <= 
        grp_fu_1022_p2 when (and_ln298_13_reg_4875(0) = '1') else 
        grp_fu_1022_p2;
    ov_27_fu_3580_p3 <= 
        ap_const_lv32_0 when (and_ln302_6_fu_3574_p2(0) = '1') else 
        ov_26_reg_5048;
    ov_2_fu_3111_p3 <= 
        grp_fu_2725_p_dout0 when (and_ln298_1_reg_4434(0) = '1') else 
        grp_fu_2725_p_dout0;
    ov_30_fu_3532_p3 <= 
        reg_1336 when (and_ln298_15_reg_4907(0) = '1') else 
        grp_fu_1027_p2;
    ov_31_fu_3628_p3 <= 
        ap_const_lv32_0 when (and_ln302_7_fu_3622_p2(0) = '1') else 
        ov_30_reg_5060;
    ov_32_fu_3250_p3 <= 
        ap_const_lv32_0 when (and_ln302_fu_3244_p2(0) = '1') else 
        ov_2_reg_4890;
    ov_6_fu_3202_p3 <= 
        grp_fu_2725_p_dout0 when (and_ln298_3_reg_4499(0) = '1') else 
        grp_fu_2725_p_dout0;
    ov_7_fu_3305_p3 <= 
        ap_const_lv32_0 when (and_ln302_1_fu_3299_p2(0) = '1') else 
        ov_6_reg_4912;

    regions_center_0_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, zext_ln290_16_fu_1611_p1, ap_block_pp0_stage2, zext_ln290_17_fu_1776_p1, ap_block_pp0_stage3, zext_ln290_18_fu_1896_p1, ap_block_pp0_stage4, zext_ln290_19_fu_2100_p1, ap_block_pp0_stage5, zext_ln290_20_fu_2304_p1, ap_block_pp0_stage6, zext_ln290_21_fu_2506_p1, ap_block_pp0_stage7, zext_ln290_22_fu_2710_p1, ap_block_pp0_stage0, zext_ln290_23_fu_2914_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            regions_center_0_address0 <= zext_ln290_23_fu_2914_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            regions_center_0_address0 <= zext_ln290_22_fu_2710_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            regions_center_0_address0 <= zext_ln290_21_fu_2506_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            regions_center_0_address0 <= zext_ln290_20_fu_2304_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            regions_center_0_address0 <= zext_ln290_19_fu_2100_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            regions_center_0_address0 <= zext_ln290_18_fu_1896_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            regions_center_0_address0 <= zext_ln290_17_fu_1776_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            regions_center_0_address0 <= zext_ln290_16_fu_1611_p1(12 - 1 downto 0);
        else 
            regions_center_0_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    regions_center_0_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, zext_ln290_fu_1493_p1, ap_block_pp0_stage2, zext_ln290_1_fu_1716_p1, ap_block_pp0_stage3, zext_ln290_2_fu_1836_p1, ap_block_pp0_stage4, zext_ln290_3_fu_2040_p1, ap_block_pp0_stage5, zext_ln290_4_fu_2244_p1, ap_block_pp0_stage6, zext_ln290_5_fu_2446_p1, ap_block_pp0_stage7, zext_ln290_6_fu_2650_p1, ap_block_pp0_stage0, zext_ln290_7_fu_2854_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            regions_center_0_address1 <= zext_ln290_7_fu_2854_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            regions_center_0_address1 <= zext_ln290_6_fu_2650_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            regions_center_0_address1 <= zext_ln290_5_fu_2446_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            regions_center_0_address1 <= zext_ln290_4_fu_2244_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            regions_center_0_address1 <= zext_ln290_3_fu_2040_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            regions_center_0_address1 <= zext_ln290_2_fu_1836_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            regions_center_0_address1 <= zext_ln290_1_fu_1716_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            regions_center_0_address1 <= zext_ln290_fu_1493_p1(12 - 1 downto 0);
        else 
            regions_center_0_address1 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    regions_center_0_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            regions_center_0_ce0 <= ap_const_logic_1;
        else 
            regions_center_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    regions_center_0_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            regions_center_0_ce1 <= ap_const_logic_1;
        else 
            regions_center_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    regions_center_1_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, zext_ln290_24_fu_1629_p1, ap_block_pp0_stage2, zext_ln290_25_fu_1786_p1, ap_block_pp0_stage3, zext_ln290_26_fu_1906_p1, ap_block_pp0_stage4, zext_ln290_27_fu_2110_p1, ap_block_pp0_stage5, zext_ln290_28_fu_2314_p1, ap_block_pp0_stage6, zext_ln290_29_fu_2516_p1, ap_block_pp0_stage7, zext_ln290_30_fu_2720_p1, ap_block_pp0_stage0, zext_ln290_31_fu_2924_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            regions_center_1_address0 <= zext_ln290_31_fu_2924_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            regions_center_1_address0 <= zext_ln290_30_fu_2720_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            regions_center_1_address0 <= zext_ln290_29_fu_2516_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            regions_center_1_address0 <= zext_ln290_28_fu_2314_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            regions_center_1_address0 <= zext_ln290_27_fu_2110_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            regions_center_1_address0 <= zext_ln290_26_fu_1906_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            regions_center_1_address0 <= zext_ln290_25_fu_1786_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            regions_center_1_address0 <= zext_ln290_24_fu_1629_p1(12 - 1 downto 0);
        else 
            regions_center_1_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    regions_center_1_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, zext_ln290_8_fu_1511_p1, ap_block_pp0_stage2, zext_ln290_9_fu_1726_p1, ap_block_pp0_stage3, zext_ln290_10_fu_1846_p1, ap_block_pp0_stage4, zext_ln290_11_fu_2050_p1, ap_block_pp0_stage5, zext_ln290_12_fu_2254_p1, ap_block_pp0_stage6, zext_ln290_13_fu_2456_p1, ap_block_pp0_stage7, zext_ln290_14_fu_2660_p1, ap_block_pp0_stage0, zext_ln290_15_fu_2864_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            regions_center_1_address1 <= zext_ln290_15_fu_2864_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            regions_center_1_address1 <= zext_ln290_14_fu_2660_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            regions_center_1_address1 <= zext_ln290_13_fu_2456_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            regions_center_1_address1 <= zext_ln290_12_fu_2254_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            regions_center_1_address1 <= zext_ln290_11_fu_2050_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            regions_center_1_address1 <= zext_ln290_10_fu_1846_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            regions_center_1_address1 <= zext_ln290_9_fu_1726_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            regions_center_1_address1 <= zext_ln290_8_fu_1511_p1(12 - 1 downto 0);
        else 
            regions_center_1_address1 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    regions_center_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            regions_center_1_ce0 <= ap_const_logic_1;
        else 
            regions_center_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    regions_center_1_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            regions_center_1_ce1 <= ap_const_logic_1;
        else 
            regions_center_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    regions_max_0_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, zext_ln296_16_fu_1575_p1, ap_block_pp0_stage2, zext_ln296_17_fu_1756_p1, ap_block_pp0_stage3, zext_ln296_18_fu_1876_p1, ap_block_pp0_stage4, zext_ln296_19_fu_2080_p1, ap_block_pp0_stage5, zext_ln296_20_fu_2284_p1, ap_block_pp0_stage6, zext_ln296_21_fu_2486_p1, ap_block_pp0_stage7, zext_ln296_22_fu_2690_p1, ap_block_pp0_stage0, zext_ln296_23_fu_2894_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            regions_max_0_address0 <= zext_ln296_23_fu_2894_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            regions_max_0_address0 <= zext_ln296_22_fu_2690_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            regions_max_0_address0 <= zext_ln296_21_fu_2486_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            regions_max_0_address0 <= zext_ln296_20_fu_2284_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            regions_max_0_address0 <= zext_ln296_19_fu_2080_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            regions_max_0_address0 <= zext_ln296_18_fu_1876_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            regions_max_0_address0 <= zext_ln296_17_fu_1756_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            regions_max_0_address0 <= zext_ln296_16_fu_1575_p1(12 - 1 downto 0);
        else 
            regions_max_0_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    regions_max_0_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, zext_ln295_16_fu_1457_p1, ap_block_pp0_stage2, zext_ln295_17_fu_1696_p1, ap_block_pp0_stage3, zext_ln295_18_fu_1816_p1, ap_block_pp0_stage4, zext_ln295_19_fu_2020_p1, ap_block_pp0_stage5, zext_ln295_20_fu_2224_p1, ap_block_pp0_stage6, zext_ln295_21_fu_2426_p1, ap_block_pp0_stage7, zext_ln295_22_fu_2630_p1, ap_block_pp0_stage0, zext_ln295_23_fu_2834_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            regions_max_0_address1 <= zext_ln295_23_fu_2834_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            regions_max_0_address1 <= zext_ln295_22_fu_2630_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            regions_max_0_address1 <= zext_ln295_21_fu_2426_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            regions_max_0_address1 <= zext_ln295_20_fu_2224_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            regions_max_0_address1 <= zext_ln295_19_fu_2020_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            regions_max_0_address1 <= zext_ln295_18_fu_1816_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            regions_max_0_address1 <= zext_ln295_17_fu_1696_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            regions_max_0_address1 <= zext_ln295_16_fu_1457_p1(12 - 1 downto 0);
        else 
            regions_max_0_address1 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    regions_max_0_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            regions_max_0_ce0 <= ap_const_logic_1;
        else 
            regions_max_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    regions_max_0_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            regions_max_0_ce1 <= ap_const_logic_1;
        else 
            regions_max_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    regions_max_1_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, zext_ln296_24_fu_1593_p1, ap_block_pp0_stage2, zext_ln296_25_fu_1766_p1, ap_block_pp0_stage3, zext_ln296_26_fu_1886_p1, ap_block_pp0_stage4, zext_ln296_27_fu_2090_p1, ap_block_pp0_stage5, zext_ln296_28_fu_2294_p1, ap_block_pp0_stage6, zext_ln296_29_fu_2496_p1, ap_block_pp0_stage7, zext_ln296_30_fu_2700_p1, ap_block_pp0_stage0, zext_ln296_31_fu_2904_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            regions_max_1_address0 <= zext_ln296_31_fu_2904_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            regions_max_1_address0 <= zext_ln296_30_fu_2700_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            regions_max_1_address0 <= zext_ln296_29_fu_2496_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            regions_max_1_address0 <= zext_ln296_28_fu_2294_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            regions_max_1_address0 <= zext_ln296_27_fu_2090_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            regions_max_1_address0 <= zext_ln296_26_fu_1886_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            regions_max_1_address0 <= zext_ln296_25_fu_1766_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            regions_max_1_address0 <= zext_ln296_24_fu_1593_p1(12 - 1 downto 0);
        else 
            regions_max_1_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    regions_max_1_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, zext_ln295_24_fu_1475_p1, ap_block_pp0_stage2, zext_ln295_25_fu_1706_p1, ap_block_pp0_stage3, zext_ln295_26_fu_1826_p1, ap_block_pp0_stage4, zext_ln295_27_fu_2030_p1, ap_block_pp0_stage5, zext_ln295_28_fu_2234_p1, ap_block_pp0_stage6, zext_ln295_29_fu_2436_p1, ap_block_pp0_stage7, zext_ln295_30_fu_2640_p1, ap_block_pp0_stage0, zext_ln295_31_fu_2844_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            regions_max_1_address1 <= zext_ln295_31_fu_2844_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            regions_max_1_address1 <= zext_ln295_30_fu_2640_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            regions_max_1_address1 <= zext_ln295_29_fu_2436_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            regions_max_1_address1 <= zext_ln295_28_fu_2234_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            regions_max_1_address1 <= zext_ln295_27_fu_2030_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            regions_max_1_address1 <= zext_ln295_26_fu_1826_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            regions_max_1_address1 <= zext_ln295_25_fu_1706_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            regions_max_1_address1 <= zext_ln295_24_fu_1475_p1(12 - 1 downto 0);
        else 
            regions_max_1_address1 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    regions_max_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            regions_max_1_ce0 <= ap_const_logic_1;
        else 
            regions_max_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    regions_max_1_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            regions_max_1_ce1 <= ap_const_logic_1;
        else 
            regions_max_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    regions_min_0_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, zext_ln296_fu_1539_p1, ap_block_pp0_stage2, zext_ln296_1_fu_1736_p1, ap_block_pp0_stage3, zext_ln296_2_fu_1856_p1, ap_block_pp0_stage4, zext_ln296_3_fu_2060_p1, ap_block_pp0_stage5, zext_ln296_4_fu_2264_p1, ap_block_pp0_stage6, zext_ln296_5_fu_2466_p1, ap_block_pp0_stage7, zext_ln296_6_fu_2670_p1, ap_block_pp0_stage0, zext_ln296_7_fu_2874_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            regions_min_0_address0 <= zext_ln296_7_fu_2874_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            regions_min_0_address0 <= zext_ln296_6_fu_2670_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            regions_min_0_address0 <= zext_ln296_5_fu_2466_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            regions_min_0_address0 <= zext_ln296_4_fu_2264_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            regions_min_0_address0 <= zext_ln296_3_fu_2060_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            regions_min_0_address0 <= zext_ln296_2_fu_1856_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            regions_min_0_address0 <= zext_ln296_1_fu_1736_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            regions_min_0_address0 <= zext_ln296_fu_1539_p1(12 - 1 downto 0);
        else 
            regions_min_0_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    regions_min_0_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, zext_ln295_fu_1421_p1, ap_block_pp0_stage1, zext_ln295_1_fu_1676_p1, ap_block_pp0_stage2, zext_ln295_2_fu_1796_p1, ap_block_pp0_stage3, zext_ln295_3_fu_2000_p1, ap_block_pp0_stage4, zext_ln295_4_fu_2204_p1, ap_block_pp0_stage5, zext_ln295_5_fu_2406_p1, ap_block_pp0_stage6, zext_ln295_6_fu_2610_p1, ap_block_pp0_stage7, zext_ln295_7_fu_2814_p1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            regions_min_0_address1 <= zext_ln295_7_fu_2814_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            regions_min_0_address1 <= zext_ln295_6_fu_2610_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            regions_min_0_address1 <= zext_ln295_5_fu_2406_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            regions_min_0_address1 <= zext_ln295_4_fu_2204_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            regions_min_0_address1 <= zext_ln295_3_fu_2000_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            regions_min_0_address1 <= zext_ln295_2_fu_1796_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            regions_min_0_address1 <= zext_ln295_1_fu_1676_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            regions_min_0_address1 <= zext_ln295_fu_1421_p1(12 - 1 downto 0);
        else 
            regions_min_0_address1 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    regions_min_0_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            regions_min_0_ce0 <= ap_const_logic_1;
        else 
            regions_min_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    regions_min_0_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            regions_min_0_ce1 <= ap_const_logic_1;
        else 
            regions_min_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    regions_min_1_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, zext_ln296_8_fu_1557_p1, ap_block_pp0_stage2, zext_ln296_9_fu_1746_p1, ap_block_pp0_stage3, zext_ln296_10_fu_1866_p1, ap_block_pp0_stage4, zext_ln296_11_fu_2070_p1, ap_block_pp0_stage5, zext_ln296_12_fu_2274_p1, ap_block_pp0_stage6, zext_ln296_13_fu_2476_p1, ap_block_pp0_stage7, zext_ln296_14_fu_2680_p1, ap_block_pp0_stage0, zext_ln296_15_fu_2884_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            regions_min_1_address0 <= zext_ln296_15_fu_2884_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            regions_min_1_address0 <= zext_ln296_14_fu_2680_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            regions_min_1_address0 <= zext_ln296_13_fu_2476_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            regions_min_1_address0 <= zext_ln296_12_fu_2274_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            regions_min_1_address0 <= zext_ln296_11_fu_2070_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            regions_min_1_address0 <= zext_ln296_10_fu_1866_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            regions_min_1_address0 <= zext_ln296_9_fu_1746_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            regions_min_1_address0 <= zext_ln296_8_fu_1557_p1(12 - 1 downto 0);
        else 
            regions_min_1_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    regions_min_1_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, zext_ln295_8_fu_1439_p1, ap_block_pp0_stage2, zext_ln295_9_fu_1686_p1, ap_block_pp0_stage3, zext_ln295_10_fu_1806_p1, ap_block_pp0_stage4, zext_ln295_11_fu_2010_p1, ap_block_pp0_stage5, zext_ln295_12_fu_2214_p1, ap_block_pp0_stage6, zext_ln295_13_fu_2416_p1, ap_block_pp0_stage7, zext_ln295_14_fu_2620_p1, ap_block_pp0_stage0, zext_ln295_15_fu_2824_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            regions_min_1_address1 <= zext_ln295_15_fu_2824_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            regions_min_1_address1 <= zext_ln295_14_fu_2620_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            regions_min_1_address1 <= zext_ln295_13_fu_2416_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            regions_min_1_address1 <= zext_ln295_12_fu_2214_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            regions_min_1_address1 <= zext_ln295_11_fu_2010_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            regions_min_1_address1 <= zext_ln295_10_fu_1806_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            regions_min_1_address1 <= zext_ln295_9_fu_1686_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            regions_min_1_address1 <= zext_ln295_8_fu_1439_p1(12 - 1 downto 0);
        else 
            regions_min_1_address1 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    regions_min_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            regions_min_1_ce0 <= ap_const_logic_1;
        else 
            regions_min_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    regions_min_1_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            regions_min_1_ce1 <= ap_const_logic_1;
        else 
            regions_min_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    sc_2_fu_3689_p3 <= 
        overlap_7_reg_5082_pp0_iter4_reg when (and_ln308_fu_3670_p2(0) = '1') else 
        sc_fu_3685_p1;
    sc_fu_3685_p1 <= xor_ln312_fu_3679_p2;
    score_2_fu_3950_p3 <= 
        tmp_score_4_reg_5144 when (or_ln329_fu_3944_p2(0) = '1') else 
        score_load_reg_5131;
    score_3_fu_3968_p3 <= 
        score_2_fu_3950_p3 when (icmp_ln1065_reg_4297_pp0_iter5_reg(0) = '1') else 
        score_load_reg_5131;
    tmp_112_fu_1413_p3 <= (add_ln295_fu_1408_p2 & ap_const_lv3_0);
    tmp_113_fu_1431_p3 <= (add_ln295_1_fu_1426_p2 & ap_const_lv3_0);
    tmp_114_fu_1449_p3 <= (add_ln295_2_fu_1444_p2 & ap_const_lv3_0);
    tmp_115_fu_1467_p3 <= (add_ln295_3_fu_1462_p2 & ap_const_lv3_0);
    tmp_116_fu_1485_p3 <= (add_ln290_fu_1480_p2 & ap_const_lv3_0);
    tmp_117_fu_1503_p3 <= (add_ln290_1_fu_1498_p2 & ap_const_lv3_0);
    tmp_118_fu_1531_p3 <= (add_ln296_fu_1526_p2 & ap_const_lv3_0);
    tmp_119_fu_1549_p3 <= (add_ln296_1_fu_1544_p2 & ap_const_lv3_0);
    tmp_120_fu_1567_p3 <= (add_ln296_2_fu_1562_p2 & ap_const_lv3_0);
    tmp_121_fu_1585_p3 <= (add_ln296_3_fu_1580_p2 & ap_const_lv3_0);
    tmp_122_fu_1603_p3 <= (add_ln290_2_fu_1598_p2 & ap_const_lv3_0);
    tmp_123_fu_1621_p3 <= (add_ln290_3_fu_1616_p2 & ap_const_lv3_0);
    tmp_14_fu_1915_p4 <= bitcast_ln298_fu_1911_p1(30 downto 23);
    tmp_15_fu_1933_p4 <= bitcast_ln298_1_fu_1929_p1(30 downto 23);
    tmp_17_fu_3212_p4 <= bitcast_ln302_fu_3209_p1(30 downto 23);
    tmp_19_fu_2119_p4 <= bitcast_ln298_2_fu_2115_p1(30 downto 23);
    tmp_20_fu_2137_p4 <= bitcast_ln298_3_fu_2133_p1(30 downto 23);
    tmp_22_fu_3267_p4 <= bitcast_ln302_1_fu_3264_p1(30 downto 23);
    tmp_24_fu_2322_p4 <= bitcast_ln298_4_fu_2319_p1(30 downto 23);
    tmp_25_fu_2339_p4 <= bitcast_ln298_5_fu_2336_p1(30 downto 23);
    tmp_27_fu_3322_p4 <= bitcast_ln302_2_fu_3319_p1(30 downto 23);
    tmp_29_fu_2525_p4 <= bitcast_ln298_6_fu_2521_p1(30 downto 23);
    tmp_30_fu_2543_p4 <= bitcast_ln298_7_fu_2539_p1(30 downto 23);
    tmp_32_fu_3377_p4 <= bitcast_ln302_3_fu_3374_p1(30 downto 23);
    tmp_34_fu_2729_p4 <= bitcast_ln298_8_fu_2725_p1(30 downto 23);
    tmp_35_fu_2747_p4 <= bitcast_ln298_9_fu_2743_p1(30 downto 23);
    tmp_37_fu_3432_p4 <= bitcast_ln302_4_fu_3429_p1(30 downto 23);
    tmp_39_fu_2933_p4 <= bitcast_ln298_10_fu_2929_p1(30 downto 23);
    tmp_40_fu_2951_p4 <= bitcast_ln298_11_fu_2947_p1(30 downto 23);
    tmp_42_fu_3480_p4 <= bitcast_ln302_5_fu_3477_p1(30 downto 23);
    tmp_44_fu_3032_p4 <= bitcast_ln298_12_fu_3029_p1(30 downto 23);
    tmp_45_fu_3049_p4 <= bitcast_ln298_13_fu_3046_p1(30 downto 23);
    tmp_47_fu_3542_p4 <= bitcast_ln302_6_fu_3539_p1(30 downto 23);
    tmp_49_fu_3122_p4 <= bitcast_ln298_14_fu_3118_p1(30 downto 23);
    tmp_50_fu_3140_p4 <= bitcast_ln298_15_fu_3136_p1(30 downto 23);
    tmp_52_fu_3590_p4 <= bitcast_ln302_7_fu_3587_p1(30 downto 23);
    tmp_54_fu_3638_p4 <= bitcast_ln308_fu_3635_p1(30 downto 23);
    tmp_56_fu_3732_p4 <= bitcast_ln316_fu_3729_p1(30 downto 23);
    tmp_57_fu_3749_p4 <= bitcast_ln316_1_fu_3746_p1(30 downto 23);
    tmp_59_fu_3865_p4 <= bitcast_ln329_fu_3862_p1(30 downto 23);
    tmp_60_fu_3882_p4 <= bitcast_ln329_1_fu_3879_p1(30 downto 23);
    tmp_fu_3855_p3 <= merge_1_1_reg_5118(31 downto 31);
    tmp_other_5_fu_3831_p3 <= 
        ap_const_lv32_FFFFFFFF when (icmp_ln1065_reg_4297_pp0_iter5_reg(0) = '1') else 
        tmp_other_6_fu_3817_p3;
    tmp_other_6_fu_3817_p3 <= 
        i_real_3_reg_4086_pp0_iter5_reg when (or_ln316_fu_3811_p2(0) = '1') else 
        tmp_other_fu_126;
    tmp_score_3_fu_3838_p3 <= 
        ap_const_lv32_0 when (icmp_ln1065_reg_4297_pp0_iter5_reg(0) = '1') else 
        tmp_score_4_fu_3824_p3;
    tmp_score_4_fu_3824_p3 <= 
        sc_2_reg_5104 when (or_ln316_fu_3811_p2(0) = '1') else 
        tmp_score_load_reg_5111;
    trunc_ln251_1_fu_1665_p1 <= i_real_3_reg_4086(1 - 1 downto 0);
    trunc_ln251_fu_1394_p1 <= k_real_1_fu_118(1 - 1 downto 0);
    trunc_ln298_10_fu_2943_p1 <= bitcast_ln298_10_fu_2929_p1(23 - 1 downto 0);
    trunc_ln298_11_fu_2961_p1 <= bitcast_ln298_11_fu_2947_p1(23 - 1 downto 0);
    trunc_ln298_12_fu_3042_p1 <= bitcast_ln298_12_fu_3029_p1(23 - 1 downto 0);
    trunc_ln298_13_fu_3059_p1 <= bitcast_ln298_13_fu_3046_p1(23 - 1 downto 0);
    trunc_ln298_14_fu_3132_p1 <= bitcast_ln298_14_fu_3118_p1(23 - 1 downto 0);
    trunc_ln298_15_fu_3150_p1 <= bitcast_ln298_15_fu_3136_p1(23 - 1 downto 0);
    trunc_ln298_1_fu_1943_p1 <= bitcast_ln298_1_fu_1929_p1(23 - 1 downto 0);
    trunc_ln298_2_fu_2129_p1 <= bitcast_ln298_2_fu_2115_p1(23 - 1 downto 0);
    trunc_ln298_3_fu_2147_p1 <= bitcast_ln298_3_fu_2133_p1(23 - 1 downto 0);
    trunc_ln298_4_fu_2332_p1 <= bitcast_ln298_4_fu_2319_p1(23 - 1 downto 0);
    trunc_ln298_5_fu_2349_p1 <= bitcast_ln298_5_fu_2336_p1(23 - 1 downto 0);
    trunc_ln298_6_fu_2535_p1 <= bitcast_ln298_6_fu_2521_p1(23 - 1 downto 0);
    trunc_ln298_7_fu_2553_p1 <= bitcast_ln298_7_fu_2539_p1(23 - 1 downto 0);
    trunc_ln298_8_fu_2739_p1 <= bitcast_ln298_8_fu_2725_p1(23 - 1 downto 0);
    trunc_ln298_9_fu_2757_p1 <= bitcast_ln298_9_fu_2743_p1(23 - 1 downto 0);
    trunc_ln298_fu_1925_p1 <= bitcast_ln298_fu_1911_p1(23 - 1 downto 0);
    trunc_ln302_1_fu_3277_p1 <= bitcast_ln302_1_fu_3264_p1(23 - 1 downto 0);
    trunc_ln302_2_fu_3332_p1 <= bitcast_ln302_2_fu_3319_p1(23 - 1 downto 0);
    trunc_ln302_3_fu_3387_p1 <= bitcast_ln302_3_fu_3374_p1(23 - 1 downto 0);
    trunc_ln302_4_fu_3442_p1 <= bitcast_ln302_4_fu_3429_p1(23 - 1 downto 0);
    trunc_ln302_5_fu_3490_p1 <= bitcast_ln302_5_fu_3477_p1(23 - 1 downto 0);
    trunc_ln302_6_fu_3552_p1 <= bitcast_ln302_6_fu_3539_p1(23 - 1 downto 0);
    trunc_ln302_7_fu_3600_p1 <= bitcast_ln302_7_fu_3587_p1(23 - 1 downto 0);
    trunc_ln302_fu_3222_p1 <= bitcast_ln302_fu_3209_p1(23 - 1 downto 0);
    trunc_ln308_fu_3648_p1 <= bitcast_ln308_fu_3635_p1(23 - 1 downto 0);
    trunc_ln316_1_fu_3759_p1 <= bitcast_ln316_1_fu_3746_p1(23 - 1 downto 0);
    trunc_ln316_fu_3742_p1 <= bitcast_ln316_fu_3729_p1(23 - 1 downto 0);
    trunc_ln329_1_fu_3892_p1 <= bitcast_ln329_1_fu_3879_p1(23 - 1 downto 0);
    trunc_ln329_fu_3875_p1 <= bitcast_ln329_fu_3862_p1(23 - 1 downto 0);
    xor_ln312_fu_3679_p2 <= (bitcast_ln312_fu_3675_p1 xor ap_const_lv32_80000000);
    zext_ln290_10_fu_1846_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln290_8_fu_1841_p2),64));
    zext_ln290_11_fu_2050_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln290_9_fu_2045_p2),64));
    zext_ln290_12_fu_2254_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln290_10_fu_2249_p2),64));
    zext_ln290_13_fu_2456_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln290_11_fu_2451_p2),64));
    zext_ln290_14_fu_2660_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln290_12_fu_2655_p2),64));
    zext_ln290_15_fu_2864_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln290_13_fu_2859_p2),64));
    zext_ln290_16_fu_1611_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_122_fu_1603_p3),64));
    zext_ln290_17_fu_1776_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln290_14_fu_1771_p2),64));
    zext_ln290_18_fu_1896_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln290_15_fu_1891_p2),64));
    zext_ln290_19_fu_2100_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln290_16_fu_2095_p2),64));
    zext_ln290_1_fu_1716_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln290_fu_1711_p2),64));
    zext_ln290_20_fu_2304_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln290_17_fu_2299_p2),64));
    zext_ln290_21_fu_2506_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln290_18_fu_2501_p2),64));
    zext_ln290_22_fu_2710_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln290_19_fu_2705_p2),64));
    zext_ln290_23_fu_2914_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln290_20_fu_2909_p2),64));
    zext_ln290_24_fu_1629_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_123_fu_1621_p3),64));
    zext_ln290_25_fu_1786_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln290_21_fu_1781_p2),64));
    zext_ln290_26_fu_1906_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln290_22_fu_1901_p2),64));
    zext_ln290_27_fu_2110_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln290_23_fu_2105_p2),64));
    zext_ln290_28_fu_2314_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln290_24_fu_2309_p2),64));
    zext_ln290_29_fu_2516_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln290_25_fu_2511_p2),64));
    zext_ln290_2_fu_1836_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln290_1_fu_1831_p2),64));
    zext_ln290_30_fu_2720_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln290_26_fu_2715_p2),64));
    zext_ln290_31_fu_2924_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln290_27_fu_2919_p2),64));
    zext_ln290_3_fu_2040_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln290_2_fu_2035_p2),64));
    zext_ln290_4_fu_2244_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln290_3_fu_2239_p2),64));
    zext_ln290_5_fu_2446_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln290_4_fu_2441_p2),64));
    zext_ln290_6_fu_2650_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln290_5_fu_2645_p2),64));
    zext_ln290_7_fu_2854_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln290_6_fu_2849_p2),64));
    zext_ln290_8_fu_1511_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_117_fu_1503_p3),64));
    zext_ln290_9_fu_1726_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln290_7_fu_1721_p2),64));
    zext_ln290_fu_1493_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_116_fu_1485_p3),64));
    zext_ln295_10_fu_1806_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln295_8_fu_1801_p2),64));
    zext_ln295_11_fu_2010_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln295_9_fu_2005_p2),64));
    zext_ln295_12_fu_2214_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln295_10_fu_2209_p2),64));
    zext_ln295_13_fu_2416_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln295_11_fu_2411_p2),64));
    zext_ln295_14_fu_2620_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln295_12_fu_2615_p2),64));
    zext_ln295_15_fu_2824_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln295_13_fu_2819_p2),64));
    zext_ln295_16_fu_1457_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_114_fu_1449_p3),64));
    zext_ln295_17_fu_1696_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln295_14_fu_1691_p2),64));
    zext_ln295_18_fu_1816_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln295_15_fu_1811_p2),64));
    zext_ln295_19_fu_2020_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln295_16_fu_2015_p2),64));
    zext_ln295_1_fu_1676_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln295_fu_1671_p2),64));
    zext_ln295_20_fu_2224_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln295_17_fu_2219_p2),64));
    zext_ln295_21_fu_2426_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln295_18_fu_2421_p2),64));
    zext_ln295_22_fu_2630_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln295_19_fu_2625_p2),64));
    zext_ln295_23_fu_2834_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln295_20_fu_2829_p2),64));
    zext_ln295_24_fu_1475_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_115_fu_1467_p3),64));
    zext_ln295_25_fu_1706_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln295_21_fu_1701_p2),64));
    zext_ln295_26_fu_1826_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln295_22_fu_1821_p2),64));
    zext_ln295_27_fu_2030_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln295_23_fu_2025_p2),64));
    zext_ln295_28_fu_2234_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln295_24_fu_2229_p2),64));
    zext_ln295_29_fu_2436_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln295_25_fu_2431_p2),64));
    zext_ln295_2_fu_1796_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln295_1_fu_1791_p2),64));
    zext_ln295_30_fu_2640_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln295_26_fu_2635_p2),64));
    zext_ln295_31_fu_2844_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln295_27_fu_2839_p2),64));
    zext_ln295_3_fu_2000_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln295_2_fu_1995_p2),64));
    zext_ln295_4_fu_2204_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln295_3_fu_2199_p2),64));
    zext_ln295_5_fu_2406_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln295_4_fu_2401_p2),64));
    zext_ln295_6_fu_2610_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln295_5_fu_2605_p2),64));
    zext_ln295_7_fu_2814_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln295_6_fu_2809_p2),64));
    zext_ln295_8_fu_1439_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_113_fu_1431_p3),64));
    zext_ln295_9_fu_1686_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln295_7_fu_1681_p2),64));
    zext_ln295_fu_1421_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_112_fu_1413_p3),64));
    zext_ln296_10_fu_1866_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln296_8_fu_1861_p2),64));
    zext_ln296_11_fu_2070_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln296_9_fu_2065_p2),64));
    zext_ln296_12_fu_2274_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln296_10_fu_2269_p2),64));
    zext_ln296_13_fu_2476_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln296_11_fu_2471_p2),64));
    zext_ln296_14_fu_2680_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln296_12_fu_2675_p2),64));
    zext_ln296_15_fu_2884_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln296_13_fu_2879_p2),64));
    zext_ln296_16_fu_1575_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_120_fu_1567_p3),64));
    zext_ln296_17_fu_1756_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln296_14_fu_1751_p2),64));
    zext_ln296_18_fu_1876_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln296_15_fu_1871_p2),64));
    zext_ln296_19_fu_2080_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln296_16_fu_2075_p2),64));
    zext_ln296_1_fu_1736_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln296_fu_1731_p2),64));
    zext_ln296_20_fu_2284_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln296_17_fu_2279_p2),64));
    zext_ln296_21_fu_2486_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln296_18_fu_2481_p2),64));
    zext_ln296_22_fu_2690_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln296_19_fu_2685_p2),64));
    zext_ln296_23_fu_2894_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln296_20_fu_2889_p2),64));
    zext_ln296_24_fu_1593_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_121_fu_1585_p3),64));
    zext_ln296_25_fu_1766_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln296_21_fu_1761_p2),64));
    zext_ln296_26_fu_1886_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln296_22_fu_1881_p2),64));
    zext_ln296_27_fu_2090_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln296_23_fu_2085_p2),64));
    zext_ln296_28_fu_2294_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln296_24_fu_2289_p2),64));
    zext_ln296_29_fu_2496_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln296_25_fu_2491_p2),64));
    zext_ln296_2_fu_1856_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln296_1_fu_1851_p2),64));
    zext_ln296_30_fu_2700_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln296_26_fu_2695_p2),64));
    zext_ln296_31_fu_2904_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln296_27_fu_2899_p2),64));
    zext_ln296_3_fu_2060_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln296_2_fu_2055_p2),64));
    zext_ln296_4_fu_2264_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln296_3_fu_2259_p2),64));
    zext_ln296_5_fu_2466_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln296_4_fu_2461_p2),64));
    zext_ln296_6_fu_2670_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln296_5_fu_2665_p2),64));
    zext_ln296_7_fu_2874_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln296_6_fu_2869_p2),64));
    zext_ln296_8_fu_1557_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_119_fu_1549_p3),64));
    zext_ln296_9_fu_1746_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln296_7_fu_1741_p2),64));
    zext_ln296_fu_1539_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_118_fu_1531_p3),64));
end behav;
