
Atividade_Aula04_Exercicio03.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006bf4  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000230  08006dc4  08006dc4  00007dc4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006ff4  08006ff4  00009060  2**0
                  CONTENTS
  4 .ARM          00000008  08006ff4  08006ff4  00007ff4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006ffc  08006ffc  00009060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006ffc  08006ffc  00007ffc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007000  08007000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  08007004  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004bf0  20000060  08007064  00009060  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004c50  08007064  00009c50  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00009060  2**0
                  CONTENTS, READONLY
 12 .debug_info   000185d7  00000000  00000000  00009090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000033e2  00000000  00000000  00021667  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001448  00000000  00000000  00024a50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000fc8  00000000  00000000  00025e98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00003a14  00000000  00000000  00026e60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016407  00000000  00000000  0002a874  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000db883  00000000  00000000  00040c7b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0011c4fe  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005a9c  00000000  00000000  0011c544  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007d  00000000  00000000  00121fe0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000060 	.word	0x20000060
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08006dac 	.word	0x08006dac

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000064 	.word	0x20000064
 800020c:	08006dac 	.word	0x08006dac

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002d4:	f000 b96a 	b.w	80005ac <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	460c      	mov	r4, r1
 80002f8:	2b00      	cmp	r3, #0
 80002fa:	d14e      	bne.n	800039a <__udivmoddi4+0xaa>
 80002fc:	4694      	mov	ip, r2
 80002fe:	458c      	cmp	ip, r1
 8000300:	4686      	mov	lr, r0
 8000302:	fab2 f282 	clz	r2, r2
 8000306:	d962      	bls.n	80003ce <__udivmoddi4+0xde>
 8000308:	b14a      	cbz	r2, 800031e <__udivmoddi4+0x2e>
 800030a:	f1c2 0320 	rsb	r3, r2, #32
 800030e:	4091      	lsls	r1, r2
 8000310:	fa20 f303 	lsr.w	r3, r0, r3
 8000314:	fa0c fc02 	lsl.w	ip, ip, r2
 8000318:	4319      	orrs	r1, r3
 800031a:	fa00 fe02 	lsl.w	lr, r0, r2
 800031e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000322:	fa1f f68c 	uxth.w	r6, ip
 8000326:	fbb1 f4f7 	udiv	r4, r1, r7
 800032a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800032e:	fb07 1114 	mls	r1, r7, r4, r1
 8000332:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000336:	fb04 f106 	mul.w	r1, r4, r6
 800033a:	4299      	cmp	r1, r3
 800033c:	d90a      	bls.n	8000354 <__udivmoddi4+0x64>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000346:	f080 8112 	bcs.w	800056e <__udivmoddi4+0x27e>
 800034a:	4299      	cmp	r1, r3
 800034c:	f240 810f 	bls.w	800056e <__udivmoddi4+0x27e>
 8000350:	3c02      	subs	r4, #2
 8000352:	4463      	add	r3, ip
 8000354:	1a59      	subs	r1, r3, r1
 8000356:	fa1f f38e 	uxth.w	r3, lr
 800035a:	fbb1 f0f7 	udiv	r0, r1, r7
 800035e:	fb07 1110 	mls	r1, r7, r0, r1
 8000362:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000366:	fb00 f606 	mul.w	r6, r0, r6
 800036a:	429e      	cmp	r6, r3
 800036c:	d90a      	bls.n	8000384 <__udivmoddi4+0x94>
 800036e:	eb1c 0303 	adds.w	r3, ip, r3
 8000372:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000376:	f080 80fc 	bcs.w	8000572 <__udivmoddi4+0x282>
 800037a:	429e      	cmp	r6, r3
 800037c:	f240 80f9 	bls.w	8000572 <__udivmoddi4+0x282>
 8000380:	4463      	add	r3, ip
 8000382:	3802      	subs	r0, #2
 8000384:	1b9b      	subs	r3, r3, r6
 8000386:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800038a:	2100      	movs	r1, #0
 800038c:	b11d      	cbz	r5, 8000396 <__udivmoddi4+0xa6>
 800038e:	40d3      	lsrs	r3, r2
 8000390:	2200      	movs	r2, #0
 8000392:	e9c5 3200 	strd	r3, r2, [r5]
 8000396:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800039a:	428b      	cmp	r3, r1
 800039c:	d905      	bls.n	80003aa <__udivmoddi4+0xba>
 800039e:	b10d      	cbz	r5, 80003a4 <__udivmoddi4+0xb4>
 80003a0:	e9c5 0100 	strd	r0, r1, [r5]
 80003a4:	2100      	movs	r1, #0
 80003a6:	4608      	mov	r0, r1
 80003a8:	e7f5      	b.n	8000396 <__udivmoddi4+0xa6>
 80003aa:	fab3 f183 	clz	r1, r3
 80003ae:	2900      	cmp	r1, #0
 80003b0:	d146      	bne.n	8000440 <__udivmoddi4+0x150>
 80003b2:	42a3      	cmp	r3, r4
 80003b4:	d302      	bcc.n	80003bc <__udivmoddi4+0xcc>
 80003b6:	4290      	cmp	r0, r2
 80003b8:	f0c0 80f0 	bcc.w	800059c <__udivmoddi4+0x2ac>
 80003bc:	1a86      	subs	r6, r0, r2
 80003be:	eb64 0303 	sbc.w	r3, r4, r3
 80003c2:	2001      	movs	r0, #1
 80003c4:	2d00      	cmp	r5, #0
 80003c6:	d0e6      	beq.n	8000396 <__udivmoddi4+0xa6>
 80003c8:	e9c5 6300 	strd	r6, r3, [r5]
 80003cc:	e7e3      	b.n	8000396 <__udivmoddi4+0xa6>
 80003ce:	2a00      	cmp	r2, #0
 80003d0:	f040 8090 	bne.w	80004f4 <__udivmoddi4+0x204>
 80003d4:	eba1 040c 	sub.w	r4, r1, ip
 80003d8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003dc:	fa1f f78c 	uxth.w	r7, ip
 80003e0:	2101      	movs	r1, #1
 80003e2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003e6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003ea:	fb08 4416 	mls	r4, r8, r6, r4
 80003ee:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003f2:	fb07 f006 	mul.w	r0, r7, r6
 80003f6:	4298      	cmp	r0, r3
 80003f8:	d908      	bls.n	800040c <__udivmoddi4+0x11c>
 80003fa:	eb1c 0303 	adds.w	r3, ip, r3
 80003fe:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 8000402:	d202      	bcs.n	800040a <__udivmoddi4+0x11a>
 8000404:	4298      	cmp	r0, r3
 8000406:	f200 80cd 	bhi.w	80005a4 <__udivmoddi4+0x2b4>
 800040a:	4626      	mov	r6, r4
 800040c:	1a1c      	subs	r4, r3, r0
 800040e:	fa1f f38e 	uxth.w	r3, lr
 8000412:	fbb4 f0f8 	udiv	r0, r4, r8
 8000416:	fb08 4410 	mls	r4, r8, r0, r4
 800041a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800041e:	fb00 f707 	mul.w	r7, r0, r7
 8000422:	429f      	cmp	r7, r3
 8000424:	d908      	bls.n	8000438 <__udivmoddi4+0x148>
 8000426:	eb1c 0303 	adds.w	r3, ip, r3
 800042a:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 800042e:	d202      	bcs.n	8000436 <__udivmoddi4+0x146>
 8000430:	429f      	cmp	r7, r3
 8000432:	f200 80b0 	bhi.w	8000596 <__udivmoddi4+0x2a6>
 8000436:	4620      	mov	r0, r4
 8000438:	1bdb      	subs	r3, r3, r7
 800043a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800043e:	e7a5      	b.n	800038c <__udivmoddi4+0x9c>
 8000440:	f1c1 0620 	rsb	r6, r1, #32
 8000444:	408b      	lsls	r3, r1
 8000446:	fa22 f706 	lsr.w	r7, r2, r6
 800044a:	431f      	orrs	r7, r3
 800044c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000450:	fa04 f301 	lsl.w	r3, r4, r1
 8000454:	ea43 030c 	orr.w	r3, r3, ip
 8000458:	40f4      	lsrs	r4, r6
 800045a:	fa00 f801 	lsl.w	r8, r0, r1
 800045e:	0c38      	lsrs	r0, r7, #16
 8000460:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000464:	fbb4 fef0 	udiv	lr, r4, r0
 8000468:	fa1f fc87 	uxth.w	ip, r7
 800046c:	fb00 441e 	mls	r4, r0, lr, r4
 8000470:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000474:	fb0e f90c 	mul.w	r9, lr, ip
 8000478:	45a1      	cmp	r9, r4
 800047a:	fa02 f201 	lsl.w	r2, r2, r1
 800047e:	d90a      	bls.n	8000496 <__udivmoddi4+0x1a6>
 8000480:	193c      	adds	r4, r7, r4
 8000482:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000486:	f080 8084 	bcs.w	8000592 <__udivmoddi4+0x2a2>
 800048a:	45a1      	cmp	r9, r4
 800048c:	f240 8081 	bls.w	8000592 <__udivmoddi4+0x2a2>
 8000490:	f1ae 0e02 	sub.w	lr, lr, #2
 8000494:	443c      	add	r4, r7
 8000496:	eba4 0409 	sub.w	r4, r4, r9
 800049a:	fa1f f983 	uxth.w	r9, r3
 800049e:	fbb4 f3f0 	udiv	r3, r4, r0
 80004a2:	fb00 4413 	mls	r4, r0, r3, r4
 80004a6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004aa:	fb03 fc0c 	mul.w	ip, r3, ip
 80004ae:	45a4      	cmp	ip, r4
 80004b0:	d907      	bls.n	80004c2 <__udivmoddi4+0x1d2>
 80004b2:	193c      	adds	r4, r7, r4
 80004b4:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 80004b8:	d267      	bcs.n	800058a <__udivmoddi4+0x29a>
 80004ba:	45a4      	cmp	ip, r4
 80004bc:	d965      	bls.n	800058a <__udivmoddi4+0x29a>
 80004be:	3b02      	subs	r3, #2
 80004c0:	443c      	add	r4, r7
 80004c2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004c6:	fba0 9302 	umull	r9, r3, r0, r2
 80004ca:	eba4 040c 	sub.w	r4, r4, ip
 80004ce:	429c      	cmp	r4, r3
 80004d0:	46ce      	mov	lr, r9
 80004d2:	469c      	mov	ip, r3
 80004d4:	d351      	bcc.n	800057a <__udivmoddi4+0x28a>
 80004d6:	d04e      	beq.n	8000576 <__udivmoddi4+0x286>
 80004d8:	b155      	cbz	r5, 80004f0 <__udivmoddi4+0x200>
 80004da:	ebb8 030e 	subs.w	r3, r8, lr
 80004de:	eb64 040c 	sbc.w	r4, r4, ip
 80004e2:	fa04 f606 	lsl.w	r6, r4, r6
 80004e6:	40cb      	lsrs	r3, r1
 80004e8:	431e      	orrs	r6, r3
 80004ea:	40cc      	lsrs	r4, r1
 80004ec:	e9c5 6400 	strd	r6, r4, [r5]
 80004f0:	2100      	movs	r1, #0
 80004f2:	e750      	b.n	8000396 <__udivmoddi4+0xa6>
 80004f4:	f1c2 0320 	rsb	r3, r2, #32
 80004f8:	fa20 f103 	lsr.w	r1, r0, r3
 80004fc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000500:	fa24 f303 	lsr.w	r3, r4, r3
 8000504:	4094      	lsls	r4, r2
 8000506:	430c      	orrs	r4, r1
 8000508:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800050c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000510:	fa1f f78c 	uxth.w	r7, ip
 8000514:	fbb3 f0f8 	udiv	r0, r3, r8
 8000518:	fb08 3110 	mls	r1, r8, r0, r3
 800051c:	0c23      	lsrs	r3, r4, #16
 800051e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000522:	fb00 f107 	mul.w	r1, r0, r7
 8000526:	4299      	cmp	r1, r3
 8000528:	d908      	bls.n	800053c <__udivmoddi4+0x24c>
 800052a:	eb1c 0303 	adds.w	r3, ip, r3
 800052e:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000532:	d22c      	bcs.n	800058e <__udivmoddi4+0x29e>
 8000534:	4299      	cmp	r1, r3
 8000536:	d92a      	bls.n	800058e <__udivmoddi4+0x29e>
 8000538:	3802      	subs	r0, #2
 800053a:	4463      	add	r3, ip
 800053c:	1a5b      	subs	r3, r3, r1
 800053e:	b2a4      	uxth	r4, r4
 8000540:	fbb3 f1f8 	udiv	r1, r3, r8
 8000544:	fb08 3311 	mls	r3, r8, r1, r3
 8000548:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800054c:	fb01 f307 	mul.w	r3, r1, r7
 8000550:	42a3      	cmp	r3, r4
 8000552:	d908      	bls.n	8000566 <__udivmoddi4+0x276>
 8000554:	eb1c 0404 	adds.w	r4, ip, r4
 8000558:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 800055c:	d213      	bcs.n	8000586 <__udivmoddi4+0x296>
 800055e:	42a3      	cmp	r3, r4
 8000560:	d911      	bls.n	8000586 <__udivmoddi4+0x296>
 8000562:	3902      	subs	r1, #2
 8000564:	4464      	add	r4, ip
 8000566:	1ae4      	subs	r4, r4, r3
 8000568:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800056c:	e739      	b.n	80003e2 <__udivmoddi4+0xf2>
 800056e:	4604      	mov	r4, r0
 8000570:	e6f0      	b.n	8000354 <__udivmoddi4+0x64>
 8000572:	4608      	mov	r0, r1
 8000574:	e706      	b.n	8000384 <__udivmoddi4+0x94>
 8000576:	45c8      	cmp	r8, r9
 8000578:	d2ae      	bcs.n	80004d8 <__udivmoddi4+0x1e8>
 800057a:	ebb9 0e02 	subs.w	lr, r9, r2
 800057e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000582:	3801      	subs	r0, #1
 8000584:	e7a8      	b.n	80004d8 <__udivmoddi4+0x1e8>
 8000586:	4631      	mov	r1, r6
 8000588:	e7ed      	b.n	8000566 <__udivmoddi4+0x276>
 800058a:	4603      	mov	r3, r0
 800058c:	e799      	b.n	80004c2 <__udivmoddi4+0x1d2>
 800058e:	4630      	mov	r0, r6
 8000590:	e7d4      	b.n	800053c <__udivmoddi4+0x24c>
 8000592:	46d6      	mov	lr, sl
 8000594:	e77f      	b.n	8000496 <__udivmoddi4+0x1a6>
 8000596:	4463      	add	r3, ip
 8000598:	3802      	subs	r0, #2
 800059a:	e74d      	b.n	8000438 <__udivmoddi4+0x148>
 800059c:	4606      	mov	r6, r0
 800059e:	4623      	mov	r3, r4
 80005a0:	4608      	mov	r0, r1
 80005a2:	e70f      	b.n	80003c4 <__udivmoddi4+0xd4>
 80005a4:	3e02      	subs	r6, #2
 80005a6:	4463      	add	r3, ip
 80005a8:	e730      	b.n	800040c <__udivmoddi4+0x11c>
 80005aa:	bf00      	nop

080005ac <__aeabi_idiv0>:
 80005ac:	4770      	bx	lr
 80005ae:	bf00      	nop

080005b0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005b0:	b580      	push	{r7, lr}
 80005b2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005b4:	f000 fbb8 	bl	8000d28 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005b8:	f000 f832 	bl	8000620 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005bc:	f000 f8c8 	bl	8000750 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 80005c0:	f000 f89c 	bl	80006fc <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80005c4:	f002 fb88 	bl	8002cd8 <osKernelInitialize>
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of CountingSem01 */
  CountingSem01Handle = osSemaphoreNew(1, 1, &CountingSem01_attributes);
 80005c8:	4a0d      	ldr	r2, [pc, #52]	@ (8000600 <main+0x50>)
 80005ca:	2101      	movs	r1, #1
 80005cc:	2001      	movs	r0, #1
 80005ce:	f002 fc7a 	bl	8002ec6 <osSemaphoreNew>
 80005d2:	4603      	mov	r3, r0
 80005d4:	4a0b      	ldr	r2, [pc, #44]	@ (8000604 <main+0x54>)
 80005d6:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of Task01 */
  Task01Handle = osThreadNew(StartTask01, NULL, &Task01_attributes);
 80005d8:	4a0b      	ldr	r2, [pc, #44]	@ (8000608 <main+0x58>)
 80005da:	2100      	movs	r1, #0
 80005dc:	480b      	ldr	r0, [pc, #44]	@ (800060c <main+0x5c>)
 80005de:	f002 fbc5 	bl	8002d6c <osThreadNew>
 80005e2:	4603      	mov	r3, r0
 80005e4:	4a0a      	ldr	r2, [pc, #40]	@ (8000610 <main+0x60>)
 80005e6:	6013      	str	r3, [r2, #0]

  /* creation of Task02 */
  Task02Handle = osThreadNew(StartTask02, NULL, &Task02_attributes);
 80005e8:	4a0a      	ldr	r2, [pc, #40]	@ (8000614 <main+0x64>)
 80005ea:	2100      	movs	r1, #0
 80005ec:	480a      	ldr	r0, [pc, #40]	@ (8000618 <main+0x68>)
 80005ee:	f002 fbbd 	bl	8002d6c <osThreadNew>
 80005f2:	4603      	mov	r3, r0
 80005f4:	4a09      	ldr	r2, [pc, #36]	@ (800061c <main+0x6c>)
 80005f6:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80005f8:	f002 fb92 	bl	8002d20 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80005fc:	bf00      	nop
 80005fe:	e7fd      	b.n	80005fc <main+0x4c>
 8000600:	08006f98 	.word	0x08006f98
 8000604:	200000cc 	.word	0x200000cc
 8000608:	08006f50 	.word	0x08006f50
 800060c:	0800082d 	.word	0x0800082d
 8000610:	200000c4 	.word	0x200000c4
 8000614:	08006f74 	.word	0x08006f74
 8000618:	080008d5 	.word	0x080008d5
 800061c:	200000c8 	.word	0x200000c8

08000620 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000620:	b580      	push	{r7, lr}
 8000622:	b094      	sub	sp, #80	@ 0x50
 8000624:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000626:	f107 031c 	add.w	r3, r7, #28
 800062a:	2234      	movs	r2, #52	@ 0x34
 800062c:	2100      	movs	r1, #0
 800062e:	4618      	mov	r0, r3
 8000630:	f005 fee6 	bl	8006400 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000634:	f107 0308 	add.w	r3, r7, #8
 8000638:	2200      	movs	r2, #0
 800063a:	601a      	str	r2, [r3, #0]
 800063c:	605a      	str	r2, [r3, #4]
 800063e:	609a      	str	r2, [r3, #8]
 8000640:	60da      	str	r2, [r3, #12]
 8000642:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000644:	2300      	movs	r3, #0
 8000646:	607b      	str	r3, [r7, #4]
 8000648:	4b2a      	ldr	r3, [pc, #168]	@ (80006f4 <SystemClock_Config+0xd4>)
 800064a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800064c:	4a29      	ldr	r2, [pc, #164]	@ (80006f4 <SystemClock_Config+0xd4>)
 800064e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000652:	6413      	str	r3, [r2, #64]	@ 0x40
 8000654:	4b27      	ldr	r3, [pc, #156]	@ (80006f4 <SystemClock_Config+0xd4>)
 8000656:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000658:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800065c:	607b      	str	r3, [r7, #4]
 800065e:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000660:	2300      	movs	r3, #0
 8000662:	603b      	str	r3, [r7, #0]
 8000664:	4b24      	ldr	r3, [pc, #144]	@ (80006f8 <SystemClock_Config+0xd8>)
 8000666:	681b      	ldr	r3, [r3, #0]
 8000668:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 800066c:	4a22      	ldr	r2, [pc, #136]	@ (80006f8 <SystemClock_Config+0xd8>)
 800066e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000672:	6013      	str	r3, [r2, #0]
 8000674:	4b20      	ldr	r3, [pc, #128]	@ (80006f8 <SystemClock_Config+0xd8>)
 8000676:	681b      	ldr	r3, [r3, #0]
 8000678:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800067c:	603b      	str	r3, [r7, #0]
 800067e:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000680:	2302      	movs	r3, #2
 8000682:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000684:	2301      	movs	r3, #1
 8000686:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000688:	2310      	movs	r3, #16
 800068a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800068c:	2302      	movs	r3, #2
 800068e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000690:	2300      	movs	r3, #0
 8000692:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000694:	2310      	movs	r3, #16
 8000696:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000698:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 800069c:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800069e:	2304      	movs	r3, #4
 80006a0:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80006a2:	2302      	movs	r3, #2
 80006a4:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80006a6:	2302      	movs	r3, #2
 80006a8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006aa:	f107 031c 	add.w	r3, r7, #28
 80006ae:	4618      	mov	r0, r3
 80006b0:	f001 f988 	bl	80019c4 <HAL_RCC_OscConfig>
 80006b4:	4603      	mov	r3, r0
 80006b6:	2b00      	cmp	r3, #0
 80006b8:	d001      	beq.n	80006be <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80006ba:	f000 f9a7 	bl	8000a0c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006be:	230f      	movs	r3, #15
 80006c0:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006c2:	2302      	movs	r3, #2
 80006c4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006c6:	2300      	movs	r3, #0
 80006c8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80006ca:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80006ce:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006d0:	2300      	movs	r3, #0
 80006d2:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80006d4:	f107 0308 	add.w	r3, r7, #8
 80006d8:	2102      	movs	r1, #2
 80006da:	4618      	mov	r0, r3
 80006dc:	f000 fdf6 	bl	80012cc <HAL_RCC_ClockConfig>
 80006e0:	4603      	mov	r3, r0
 80006e2:	2b00      	cmp	r3, #0
 80006e4:	d001      	beq.n	80006ea <SystemClock_Config+0xca>
  {
    Error_Handler();
 80006e6:	f000 f991 	bl	8000a0c <Error_Handler>
  }
}
 80006ea:	bf00      	nop
 80006ec:	3750      	adds	r7, #80	@ 0x50
 80006ee:	46bd      	mov	sp, r7
 80006f0:	bd80      	pop	{r7, pc}
 80006f2:	bf00      	nop
 80006f4:	40023800 	.word	0x40023800
 80006f8:	40007000 	.word	0x40007000

080006fc <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80006fc:	b580      	push	{r7, lr}
 80006fe:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000700:	4b11      	ldr	r3, [pc, #68]	@ (8000748 <MX_USART1_UART_Init+0x4c>)
 8000702:	4a12      	ldr	r2, [pc, #72]	@ (800074c <MX_USART1_UART_Init+0x50>)
 8000704:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000706:	4b10      	ldr	r3, [pc, #64]	@ (8000748 <MX_USART1_UART_Init+0x4c>)
 8000708:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800070c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800070e:	4b0e      	ldr	r3, [pc, #56]	@ (8000748 <MX_USART1_UART_Init+0x4c>)
 8000710:	2200      	movs	r2, #0
 8000712:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000714:	4b0c      	ldr	r3, [pc, #48]	@ (8000748 <MX_USART1_UART_Init+0x4c>)
 8000716:	2200      	movs	r2, #0
 8000718:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800071a:	4b0b      	ldr	r3, [pc, #44]	@ (8000748 <MX_USART1_UART_Init+0x4c>)
 800071c:	2200      	movs	r2, #0
 800071e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000720:	4b09      	ldr	r3, [pc, #36]	@ (8000748 <MX_USART1_UART_Init+0x4c>)
 8000722:	220c      	movs	r2, #12
 8000724:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000726:	4b08      	ldr	r3, [pc, #32]	@ (8000748 <MX_USART1_UART_Init+0x4c>)
 8000728:	2200      	movs	r2, #0
 800072a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800072c:	4b06      	ldr	r3, [pc, #24]	@ (8000748 <MX_USART1_UART_Init+0x4c>)
 800072e:	2200      	movs	r2, #0
 8000730:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000732:	4805      	ldr	r0, [pc, #20]	@ (8000748 <MX_USART1_UART_Init+0x4c>)
 8000734:	f001 fe80 	bl	8002438 <HAL_UART_Init>
 8000738:	4603      	mov	r3, r0
 800073a:	2b00      	cmp	r3, #0
 800073c:	d001      	beq.n	8000742 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800073e:	f000 f965 	bl	8000a0c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000742:	bf00      	nop
 8000744:	bd80      	pop	{r7, pc}
 8000746:	bf00      	nop
 8000748:	2000007c 	.word	0x2000007c
 800074c:	40011000 	.word	0x40011000

08000750 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000750:	b580      	push	{r7, lr}
 8000752:	b08a      	sub	sp, #40	@ 0x28
 8000754:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000756:	f107 0314 	add.w	r3, r7, #20
 800075a:	2200      	movs	r2, #0
 800075c:	601a      	str	r2, [r3, #0]
 800075e:	605a      	str	r2, [r3, #4]
 8000760:	609a      	str	r2, [r3, #8]
 8000762:	60da      	str	r2, [r3, #12]
 8000764:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000766:	2300      	movs	r3, #0
 8000768:	613b      	str	r3, [r7, #16]
 800076a:	4b2d      	ldr	r3, [pc, #180]	@ (8000820 <MX_GPIO_Init+0xd0>)
 800076c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800076e:	4a2c      	ldr	r2, [pc, #176]	@ (8000820 <MX_GPIO_Init+0xd0>)
 8000770:	f043 0304 	orr.w	r3, r3, #4
 8000774:	6313      	str	r3, [r2, #48]	@ 0x30
 8000776:	4b2a      	ldr	r3, [pc, #168]	@ (8000820 <MX_GPIO_Init+0xd0>)
 8000778:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800077a:	f003 0304 	and.w	r3, r3, #4
 800077e:	613b      	str	r3, [r7, #16]
 8000780:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000782:	2300      	movs	r3, #0
 8000784:	60fb      	str	r3, [r7, #12]
 8000786:	4b26      	ldr	r3, [pc, #152]	@ (8000820 <MX_GPIO_Init+0xd0>)
 8000788:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800078a:	4a25      	ldr	r2, [pc, #148]	@ (8000820 <MX_GPIO_Init+0xd0>)
 800078c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000790:	6313      	str	r3, [r2, #48]	@ 0x30
 8000792:	4b23      	ldr	r3, [pc, #140]	@ (8000820 <MX_GPIO_Init+0xd0>)
 8000794:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000796:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800079a:	60fb      	str	r3, [r7, #12]
 800079c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800079e:	2300      	movs	r3, #0
 80007a0:	60bb      	str	r3, [r7, #8]
 80007a2:	4b1f      	ldr	r3, [pc, #124]	@ (8000820 <MX_GPIO_Init+0xd0>)
 80007a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007a6:	4a1e      	ldr	r2, [pc, #120]	@ (8000820 <MX_GPIO_Init+0xd0>)
 80007a8:	f043 0301 	orr.w	r3, r3, #1
 80007ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80007ae:	4b1c      	ldr	r3, [pc, #112]	@ (8000820 <MX_GPIO_Init+0xd0>)
 80007b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007b2:	f003 0301 	and.w	r3, r3, #1
 80007b6:	60bb      	str	r3, [r7, #8]
 80007b8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007ba:	2300      	movs	r3, #0
 80007bc:	607b      	str	r3, [r7, #4]
 80007be:	4b18      	ldr	r3, [pc, #96]	@ (8000820 <MX_GPIO_Init+0xd0>)
 80007c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007c2:	4a17      	ldr	r2, [pc, #92]	@ (8000820 <MX_GPIO_Init+0xd0>)
 80007c4:	f043 0302 	orr.w	r3, r3, #2
 80007c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80007ca:	4b15      	ldr	r3, [pc, #84]	@ (8000820 <MX_GPIO_Init+0xd0>)
 80007cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007ce:	f003 0302 	and.w	r3, r3, #2
 80007d2:	607b      	str	r3, [r7, #4]
 80007d4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80007d6:	2200      	movs	r2, #0
 80007d8:	2120      	movs	r1, #32
 80007da:	4812      	ldr	r0, [pc, #72]	@ (8000824 <MX_GPIO_Init+0xd4>)
 80007dc:	f000 fd5c 	bl	8001298 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80007e0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80007e4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80007e6:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80007ea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007ec:	2300      	movs	r3, #0
 80007ee:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80007f0:	f107 0314 	add.w	r3, r7, #20
 80007f4:	4619      	mov	r1, r3
 80007f6:	480c      	ldr	r0, [pc, #48]	@ (8000828 <MX_GPIO_Init+0xd8>)
 80007f8:	f000 fbba 	bl	8000f70 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80007fc:	2320      	movs	r3, #32
 80007fe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000800:	2301      	movs	r3, #1
 8000802:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000804:	2300      	movs	r3, #0
 8000806:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000808:	2300      	movs	r3, #0
 800080a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800080c:	f107 0314 	add.w	r3, r7, #20
 8000810:	4619      	mov	r1, r3
 8000812:	4804      	ldr	r0, [pc, #16]	@ (8000824 <MX_GPIO_Init+0xd4>)
 8000814:	f000 fbac 	bl	8000f70 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000818:	bf00      	nop
 800081a:	3728      	adds	r7, #40	@ 0x28
 800081c:	46bd      	mov	sp, r7
 800081e:	bd80      	pop	{r7, pc}
 8000820:	40023800 	.word	0x40023800
 8000824:	40020000 	.word	0x40020000
 8000828:	40020800 	.word	0x40020800

0800082c <StartTask01>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartTask01 */
void StartTask01(void *argument)
{
 800082c:	b580      	push	{r7, lr}
 800082e:	b096      	sub	sp, #88	@ 0x58
 8000830:	af00      	add	r7, sp, #0
 8000832:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  char *str = "Task1: Tentando adquirir o semaforo...\r\n";
 8000834:	4b22      	ldr	r3, [pc, #136]	@ (80008c0 <StartTask01+0x94>)
 8000836:	657b      	str	r3, [r7, #84]	@ 0x54
  char *str1 = "Task1: Semaforo adquirido. Trabalhando...\r\n";
 8000838:	4b22      	ldr	r3, [pc, #136]	@ (80008c4 <StartTask01+0x98>)
 800083a:	653b      	str	r3, [r7, #80]	@ 0x50
  char buffer[64];
  for(;;)
  {
	  HAL_UART_Transmit(&huart1, (uint8_t *)str,strlen(str),100);
 800083c:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 800083e:	f7ff fce7 	bl	8000210 <strlen>
 8000842:	4603      	mov	r3, r0
 8000844:	b29a      	uxth	r2, r3
 8000846:	2364      	movs	r3, #100	@ 0x64
 8000848:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800084a:	481f      	ldr	r0, [pc, #124]	@ (80008c8 <StartTask01+0x9c>)
 800084c:	f001 fe44 	bl	80024d8 <HAL_UART_Transmit>
	  if(osSemaphoreAcquire(CountingSem01Handle, osWaitForever) ==  osOK)
 8000850:	4b1e      	ldr	r3, [pc, #120]	@ (80008cc <StartTask01+0xa0>)
 8000852:	681b      	ldr	r3, [r3, #0]
 8000854:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000858:	4618      	mov	r0, r3
 800085a:	f002 fbbd 	bl	8002fd8 <osSemaphoreAcquire>
 800085e:	4603      	mov	r3, r0
 8000860:	2b00      	cmp	r3, #0
 8000862:	d10d      	bne.n	8000880 <StartTask01+0x54>
	  {
		  HAL_UART_Transmit(&huart1, (uint8_t *)str1,strlen(str1),100);
 8000864:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 8000866:	f7ff fcd3 	bl	8000210 <strlen>
 800086a:	4603      	mov	r3, r0
 800086c:	b29a      	uxth	r2, r3
 800086e:	2364      	movs	r3, #100	@ 0x64
 8000870:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8000872:	4815      	ldr	r0, [pc, #84]	@ (80008c8 <StartTask01+0x9c>)
 8000874:	f001 fe30 	bl	80024d8 <HAL_UART_Transmit>
		  osDelay(3000);
 8000878:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 800087c:	f002 fb08 	bl	8002e90 <osDelay>
	  }

	  uint32_t count = osSemaphoreGetCount(CountingSem01Handle);
 8000880:	4b12      	ldr	r3, [pc, #72]	@ (80008cc <StartTask01+0xa0>)
 8000882:	681b      	ldr	r3, [r3, #0]
 8000884:	4618      	mov	r0, r3
 8000886:	f002 fc3d 	bl	8003104 <osSemaphoreGetCount>
 800088a:	64f8      	str	r0, [r7, #76]	@ 0x4c
	  snprintf(buffer,64,"Task01: Contagem do Semaforo: %lu",count);
 800088c:	f107 000c 	add.w	r0, r7, #12
 8000890:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000892:	4a0f      	ldr	r2, [pc, #60]	@ (80008d0 <StartTask01+0xa4>)
 8000894:	2140      	movs	r1, #64	@ 0x40
 8000896:	f005 fd7f 	bl	8006398 <sniprintf>
	  HAL_UART_Transmit(&huart1, (uint8_t *)buffer,strlen(buffer),100);
 800089a:	f107 030c 	add.w	r3, r7, #12
 800089e:	4618      	mov	r0, r3
 80008a0:	f7ff fcb6 	bl	8000210 <strlen>
 80008a4:	4603      	mov	r3, r0
 80008a6:	b29a      	uxth	r2, r3
 80008a8:	f107 010c 	add.w	r1, r7, #12
 80008ac:	2364      	movs	r3, #100	@ 0x64
 80008ae:	4806      	ldr	r0, [pc, #24]	@ (80008c8 <StartTask01+0x9c>)
 80008b0:	f001 fe12 	bl	80024d8 <HAL_UART_Transmit>

	  osDelay(1000);
 80008b4:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80008b8:	f002 faea 	bl	8002e90 <osDelay>
  {
 80008bc:	e7be      	b.n	800083c <StartTask01+0x10>
 80008be:	bf00      	nop
 80008c0:	08006de4 	.word	0x08006de4
 80008c4:	08006e10 	.word	0x08006e10
 80008c8:	2000007c 	.word	0x2000007c
 80008cc:	200000cc 	.word	0x200000cc
 80008d0:	08006e3c 	.word	0x08006e3c

080008d4 <StartTask02>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask02 */
void StartTask02(void *argument)
{
 80008d4:	b580      	push	{r7, lr}
 80008d6:	b096      	sub	sp, #88	@ 0x58
 80008d8:	af00      	add	r7, sp, #0
 80008da:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask02 */
  /* Infinite loop */
	osDelay(1000);
 80008dc:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80008e0:	f002 fad6 	bl	8002e90 <osDelay>
  //char *str = "Task1: Tentando adquirir o semáforo...\r\n";
  //char *str1 = "Task1: Semaforo adquirido. Trabalhando...\r\n";
  char *str2 = "Task2: Semaforo indisponivel. Fazendo release manual...\r\n";
 80008e4:	4b39      	ldr	r3, [pc, #228]	@ (80009cc <StartTask02+0xf8>)
 80008e6:	657b      	str	r3, [r7, #84]	@ 0x54
  char *str3 = "Task2: Tentando adquirir semaforo...\r\n";
 80008e8:	4b39      	ldr	r3, [pc, #228]	@ (80009d0 <StartTask02+0xfc>)
 80008ea:	653b      	str	r3, [r7, #80]	@ 0x50
  char *str4 = "Task2: Semaforo adquirido apos release manual!\r\n";
 80008ec:	4b39      	ldr	r3, [pc, #228]	@ (80009d4 <StartTask02+0x100>)
 80008ee:	64fb      	str	r3, [r7, #76]	@ 0x4c
  char buffer[64];

  for(;;)
  {
	 uint32_t count = osSemaphoreGetCount(CountingSem01Handle);
 80008f0:	4b39      	ldr	r3, [pc, #228]	@ (80009d8 <StartTask02+0x104>)
 80008f2:	681b      	ldr	r3, [r3, #0]
 80008f4:	4618      	mov	r0, r3
 80008f6:	f002 fc05 	bl	8003104 <osSemaphoreGetCount>
 80008fa:	64b8      	str	r0, [r7, #72]	@ 0x48
	 snprintf(buffer,64,"Task02: Contagem do Semaforo: %lu",count);
 80008fc:	f107 0008 	add.w	r0, r7, #8
 8000900:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000902:	4a36      	ldr	r2, [pc, #216]	@ (80009dc <StartTask02+0x108>)
 8000904:	2140      	movs	r1, #64	@ 0x40
 8000906:	f005 fd47 	bl	8006398 <sniprintf>
	 HAL_UART_Transmit(&huart1, (uint8_t *)buffer,strlen(buffer),100);
 800090a:	f107 0308 	add.w	r3, r7, #8
 800090e:	4618      	mov	r0, r3
 8000910:	f7ff fc7e 	bl	8000210 <strlen>
 8000914:	4603      	mov	r3, r0
 8000916:	b29a      	uxth	r2, r3
 8000918:	f107 0108 	add.w	r1, r7, #8
 800091c:	2364      	movs	r3, #100	@ 0x64
 800091e:	4830      	ldr	r0, [pc, #192]	@ (80009e0 <StartTask02+0x10c>)
 8000920:	f001 fdda 	bl	80024d8 <HAL_UART_Transmit>

	 if(count == 0 )
 8000924:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000926:	2b00      	cmp	r3, #0
 8000928:	d14b      	bne.n	80009c2 <StartTask02+0xee>
	 {
		 HAL_UART_Transmit(&huart1, (uint8_t *)str2, strlen(str2),100);
 800092a:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 800092c:	f7ff fc70 	bl	8000210 <strlen>
 8000930:	4603      	mov	r3, r0
 8000932:	b29a      	uxth	r2, r3
 8000934:	2364      	movs	r3, #100	@ 0x64
 8000936:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8000938:	4829      	ldr	r0, [pc, #164]	@ (80009e0 <StartTask02+0x10c>)
 800093a:	f001 fdcd 	bl	80024d8 <HAL_UART_Transmit>
		 osSemaphoreRelease(CountingSem01Handle);
 800093e:	4b26      	ldr	r3, [pc, #152]	@ (80009d8 <StartTask02+0x104>)
 8000940:	681b      	ldr	r3, [r3, #0]
 8000942:	4618      	mov	r0, r3
 8000944:	f002 fb9a 	bl	800307c <osSemaphoreRelease>

		 count = osSemaphoreGetCount(CountingSem01Handle);
 8000948:	4b23      	ldr	r3, [pc, #140]	@ (80009d8 <StartTask02+0x104>)
 800094a:	681b      	ldr	r3, [r3, #0]
 800094c:	4618      	mov	r0, r3
 800094e:	f002 fbd9 	bl	8003104 <osSemaphoreGetCount>
 8000952:	64b8      	str	r0, [r7, #72]	@ 0x48
		 snprintf(buffer,64,"Task2: Nova contagem: %lu\r\n",count);
 8000954:	f107 0008 	add.w	r0, r7, #8
 8000958:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800095a:	4a22      	ldr	r2, [pc, #136]	@ (80009e4 <StartTask02+0x110>)
 800095c:	2140      	movs	r1, #64	@ 0x40
 800095e:	f005 fd1b 	bl	8006398 <sniprintf>
		 HAL_UART_Transmit(&huart1, (uint8_t *)buffer, strlen(buffer),100);
 8000962:	f107 0308 	add.w	r3, r7, #8
 8000966:	4618      	mov	r0, r3
 8000968:	f7ff fc52 	bl	8000210 <strlen>
 800096c:	4603      	mov	r3, r0
 800096e:	b29a      	uxth	r2, r3
 8000970:	f107 0108 	add.w	r1, r7, #8
 8000974:	2364      	movs	r3, #100	@ 0x64
 8000976:	481a      	ldr	r0, [pc, #104]	@ (80009e0 <StartTask02+0x10c>)
 8000978:	f001 fdae 	bl	80024d8 <HAL_UART_Transmit>

		 HAL_UART_Transmit(&huart1, (uint8_t *) str3, strlen(str3),100);
 800097c:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800097e:	f7ff fc47 	bl	8000210 <strlen>
 8000982:	4603      	mov	r3, r0
 8000984:	b29a      	uxth	r2, r3
 8000986:	2364      	movs	r3, #100	@ 0x64
 8000988:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800098a:	4815      	ldr	r0, [pc, #84]	@ (80009e0 <StartTask02+0x10c>)
 800098c:	f001 fda4 	bl	80024d8 <HAL_UART_Transmit>

		 if(osSemaphoreAcquire(CountingSem01Handle, osWaitForever) == osOK)
 8000990:	4b11      	ldr	r3, [pc, #68]	@ (80009d8 <StartTask02+0x104>)
 8000992:	681b      	ldr	r3, [r3, #0]
 8000994:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000998:	4618      	mov	r0, r3
 800099a:	f002 fb1d 	bl	8002fd8 <osSemaphoreAcquire>
 800099e:	4603      	mov	r3, r0
 80009a0:	2b00      	cmp	r3, #0
 80009a2:	d10e      	bne.n	80009c2 <StartTask02+0xee>
		 {
			 HAL_UART_Transmit(&huart1, (uint8_t *)str4,strlen(str4),100);
 80009a4:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 80009a6:	f7ff fc33 	bl	8000210 <strlen>
 80009aa:	4603      	mov	r3, r0
 80009ac:	b29a      	uxth	r2, r3
 80009ae:	2364      	movs	r3, #100	@ 0x64
 80009b0:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 80009b2:	480b      	ldr	r0, [pc, #44]	@ (80009e0 <StartTask02+0x10c>)
 80009b4:	f001 fd90 	bl	80024d8 <HAL_UART_Transmit>
			 osSemaphoreRelease(CountingSem01Handle);
 80009b8:	4b07      	ldr	r3, [pc, #28]	@ (80009d8 <StartTask02+0x104>)
 80009ba:	681b      	ldr	r3, [r3, #0]
 80009bc:	4618      	mov	r0, r3
 80009be:	f002 fb5d 	bl	800307c <osSemaphoreRelease>



	 }

    osDelay(2000);
 80009c2:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80009c6:	f002 fa63 	bl	8002e90 <osDelay>
  {
 80009ca:	e791      	b.n	80008f0 <StartTask02+0x1c>
 80009cc:	08006e60 	.word	0x08006e60
 80009d0:	08006e9c 	.word	0x08006e9c
 80009d4:	08006ec4 	.word	0x08006ec4
 80009d8:	200000cc 	.word	0x200000cc
 80009dc:	08006ef8 	.word	0x08006ef8
 80009e0:	2000007c 	.word	0x2000007c
 80009e4:	08006f1c 	.word	0x08006f1c

080009e8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80009e8:	b580      	push	{r7, lr}
 80009ea:	b082      	sub	sp, #8
 80009ec:	af00      	add	r7, sp, #0
 80009ee:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 80009f0:	687b      	ldr	r3, [r7, #4]
 80009f2:	681b      	ldr	r3, [r3, #0]
 80009f4:	4a04      	ldr	r2, [pc, #16]	@ (8000a08 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80009f6:	4293      	cmp	r3, r2
 80009f8:	d101      	bne.n	80009fe <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80009fa:	f000 f9b7 	bl	8000d6c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80009fe:	bf00      	nop
 8000a00:	3708      	adds	r7, #8
 8000a02:	46bd      	mov	sp, r7
 8000a04:	bd80      	pop	{r7, pc}
 8000a06:	bf00      	nop
 8000a08:	40001000 	.word	0x40001000

08000a0c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a0c:	b480      	push	{r7}
 8000a0e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a10:	b672      	cpsid	i
}
 8000a12:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a14:	bf00      	nop
 8000a16:	e7fd      	b.n	8000a14 <Error_Handler+0x8>

08000a18 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a18:	b580      	push	{r7, lr}
 8000a1a:	b082      	sub	sp, #8
 8000a1c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a1e:	2300      	movs	r3, #0
 8000a20:	607b      	str	r3, [r7, #4]
 8000a22:	4b12      	ldr	r3, [pc, #72]	@ (8000a6c <HAL_MspInit+0x54>)
 8000a24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a26:	4a11      	ldr	r2, [pc, #68]	@ (8000a6c <HAL_MspInit+0x54>)
 8000a28:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000a2c:	6453      	str	r3, [r2, #68]	@ 0x44
 8000a2e:	4b0f      	ldr	r3, [pc, #60]	@ (8000a6c <HAL_MspInit+0x54>)
 8000a30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a32:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000a36:	607b      	str	r3, [r7, #4]
 8000a38:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a3a:	2300      	movs	r3, #0
 8000a3c:	603b      	str	r3, [r7, #0]
 8000a3e:	4b0b      	ldr	r3, [pc, #44]	@ (8000a6c <HAL_MspInit+0x54>)
 8000a40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a42:	4a0a      	ldr	r2, [pc, #40]	@ (8000a6c <HAL_MspInit+0x54>)
 8000a44:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000a48:	6413      	str	r3, [r2, #64]	@ 0x40
 8000a4a:	4b08      	ldr	r3, [pc, #32]	@ (8000a6c <HAL_MspInit+0x54>)
 8000a4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a4e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a52:	603b      	str	r3, [r7, #0]
 8000a54:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000a56:	2200      	movs	r2, #0
 8000a58:	210f      	movs	r1, #15
 8000a5a:	f06f 0001 	mvn.w	r0, #1
 8000a5e:	f000 fa5d 	bl	8000f1c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a62:	bf00      	nop
 8000a64:	3708      	adds	r7, #8
 8000a66:	46bd      	mov	sp, r7
 8000a68:	bd80      	pop	{r7, pc}
 8000a6a:	bf00      	nop
 8000a6c:	40023800 	.word	0x40023800

08000a70 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000a70:	b580      	push	{r7, lr}
 8000a72:	b08a      	sub	sp, #40	@ 0x28
 8000a74:	af00      	add	r7, sp, #0
 8000a76:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a78:	f107 0314 	add.w	r3, r7, #20
 8000a7c:	2200      	movs	r2, #0
 8000a7e:	601a      	str	r2, [r3, #0]
 8000a80:	605a      	str	r2, [r3, #4]
 8000a82:	609a      	str	r2, [r3, #8]
 8000a84:	60da      	str	r2, [r3, #12]
 8000a86:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8000a88:	687b      	ldr	r3, [r7, #4]
 8000a8a:	681b      	ldr	r3, [r3, #0]
 8000a8c:	4a19      	ldr	r2, [pc, #100]	@ (8000af4 <HAL_UART_MspInit+0x84>)
 8000a8e:	4293      	cmp	r3, r2
 8000a90:	d12c      	bne.n	8000aec <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000a92:	2300      	movs	r3, #0
 8000a94:	613b      	str	r3, [r7, #16]
 8000a96:	4b18      	ldr	r3, [pc, #96]	@ (8000af8 <HAL_UART_MspInit+0x88>)
 8000a98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a9a:	4a17      	ldr	r2, [pc, #92]	@ (8000af8 <HAL_UART_MspInit+0x88>)
 8000a9c:	f043 0310 	orr.w	r3, r3, #16
 8000aa0:	6453      	str	r3, [r2, #68]	@ 0x44
 8000aa2:	4b15      	ldr	r3, [pc, #84]	@ (8000af8 <HAL_UART_MspInit+0x88>)
 8000aa4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000aa6:	f003 0310 	and.w	r3, r3, #16
 8000aaa:	613b      	str	r3, [r7, #16]
 8000aac:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000aae:	2300      	movs	r3, #0
 8000ab0:	60fb      	str	r3, [r7, #12]
 8000ab2:	4b11      	ldr	r3, [pc, #68]	@ (8000af8 <HAL_UART_MspInit+0x88>)
 8000ab4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ab6:	4a10      	ldr	r2, [pc, #64]	@ (8000af8 <HAL_UART_MspInit+0x88>)
 8000ab8:	f043 0301 	orr.w	r3, r3, #1
 8000abc:	6313      	str	r3, [r2, #48]	@ 0x30
 8000abe:	4b0e      	ldr	r3, [pc, #56]	@ (8000af8 <HAL_UART_MspInit+0x88>)
 8000ac0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ac2:	f003 0301 	and.w	r3, r3, #1
 8000ac6:	60fb      	str	r3, [r7, #12]
 8000ac8:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000aca:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8000ace:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ad0:	2302      	movs	r3, #2
 8000ad2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ad4:	2300      	movs	r3, #0
 8000ad6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ad8:	2303      	movs	r3, #3
 8000ada:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000adc:	2307      	movs	r3, #7
 8000ade:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ae0:	f107 0314 	add.w	r3, r7, #20
 8000ae4:	4619      	mov	r1, r3
 8000ae6:	4805      	ldr	r0, [pc, #20]	@ (8000afc <HAL_UART_MspInit+0x8c>)
 8000ae8:	f000 fa42 	bl	8000f70 <HAL_GPIO_Init>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 8000aec:	bf00      	nop
 8000aee:	3728      	adds	r7, #40	@ 0x28
 8000af0:	46bd      	mov	sp, r7
 8000af2:	bd80      	pop	{r7, pc}
 8000af4:	40011000 	.word	0x40011000
 8000af8:	40023800 	.word	0x40023800
 8000afc:	40020000 	.word	0x40020000

08000b00 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b00:	b580      	push	{r7, lr}
 8000b02:	b08e      	sub	sp, #56	@ 0x38
 8000b04:	af00      	add	r7, sp, #0
 8000b06:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8000b08:	2300      	movs	r3, #0
 8000b0a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8000b0c:	2300      	movs	r3, #0
 8000b0e:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000b10:	2300      	movs	r3, #0
 8000b12:	60fb      	str	r3, [r7, #12]
 8000b14:	4b33      	ldr	r3, [pc, #204]	@ (8000be4 <HAL_InitTick+0xe4>)
 8000b16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b18:	4a32      	ldr	r2, [pc, #200]	@ (8000be4 <HAL_InitTick+0xe4>)
 8000b1a:	f043 0310 	orr.w	r3, r3, #16
 8000b1e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b20:	4b30      	ldr	r3, [pc, #192]	@ (8000be4 <HAL_InitTick+0xe4>)
 8000b22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b24:	f003 0310 	and.w	r3, r3, #16
 8000b28:	60fb      	str	r3, [r7, #12]
 8000b2a:	68fb      	ldr	r3, [r7, #12]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000b2c:	f107 0210 	add.w	r2, r7, #16
 8000b30:	f107 0314 	add.w	r3, r7, #20
 8000b34:	4611      	mov	r1, r2
 8000b36:	4618      	mov	r0, r3
 8000b38:	f000 fce2 	bl	8001500 <HAL_RCC_GetClockConfig>
  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000b3c:	6a3b      	ldr	r3, [r7, #32]
 8000b3e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000b40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000b42:	2b00      	cmp	r3, #0
 8000b44:	d103      	bne.n	8000b4e <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000b46:	f000 fcb3 	bl	80014b0 <HAL_RCC_GetPCLK1Freq>
 8000b4a:	6378      	str	r0, [r7, #52]	@ 0x34
 8000b4c:	e004      	b.n	8000b58 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000b4e:	f000 fcaf 	bl	80014b0 <HAL_RCC_GetPCLK1Freq>
 8000b52:	4603      	mov	r3, r0
 8000b54:	005b      	lsls	r3, r3, #1
 8000b56:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000b58:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000b5a:	4a23      	ldr	r2, [pc, #140]	@ (8000be8 <HAL_InitTick+0xe8>)
 8000b5c:	fba2 2303 	umull	r2, r3, r2, r3
 8000b60:	0c9b      	lsrs	r3, r3, #18
 8000b62:	3b01      	subs	r3, #1
 8000b64:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000b66:	4b21      	ldr	r3, [pc, #132]	@ (8000bec <HAL_InitTick+0xec>)
 8000b68:	4a21      	ldr	r2, [pc, #132]	@ (8000bf0 <HAL_InitTick+0xf0>)
 8000b6a:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000b6c:	4b1f      	ldr	r3, [pc, #124]	@ (8000bec <HAL_InitTick+0xec>)
 8000b6e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000b72:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000b74:	4a1d      	ldr	r2, [pc, #116]	@ (8000bec <HAL_InitTick+0xec>)
 8000b76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000b78:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000b7a:	4b1c      	ldr	r3, [pc, #112]	@ (8000bec <HAL_InitTick+0xec>)
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b80:	4b1a      	ldr	r3, [pc, #104]	@ (8000bec <HAL_InitTick+0xec>)
 8000b82:	2200      	movs	r2, #0
 8000b84:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b86:	4b19      	ldr	r3, [pc, #100]	@ (8000bec <HAL_InitTick+0xec>)
 8000b88:	2200      	movs	r2, #0
 8000b8a:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8000b8c:	4817      	ldr	r0, [pc, #92]	@ (8000bec <HAL_InitTick+0xec>)
 8000b8e:	f001 f9b7 	bl	8001f00 <HAL_TIM_Base_Init>
 8000b92:	4603      	mov	r3, r0
 8000b94:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8000b98:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000b9c:	2b00      	cmp	r3, #0
 8000b9e:	d11b      	bne.n	8000bd8 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8000ba0:	4812      	ldr	r0, [pc, #72]	@ (8000bec <HAL_InitTick+0xec>)
 8000ba2:	f001 fa07 	bl	8001fb4 <HAL_TIM_Base_Start_IT>
 8000ba6:	4603      	mov	r3, r0
 8000ba8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8000bac:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000bb0:	2b00      	cmp	r3, #0
 8000bb2:	d111      	bne.n	8000bd8 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000bb4:	2036      	movs	r0, #54	@ 0x36
 8000bb6:	f000 f9cd 	bl	8000f54 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	2b0f      	cmp	r3, #15
 8000bbe:	d808      	bhi.n	8000bd2 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8000bc0:	2200      	movs	r2, #0
 8000bc2:	6879      	ldr	r1, [r7, #4]
 8000bc4:	2036      	movs	r0, #54	@ 0x36
 8000bc6:	f000 f9a9 	bl	8000f1c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000bca:	4a0a      	ldr	r2, [pc, #40]	@ (8000bf4 <HAL_InitTick+0xf4>)
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	6013      	str	r3, [r2, #0]
 8000bd0:	e002      	b.n	8000bd8 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8000bd2:	2301      	movs	r3, #1
 8000bd4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000bd8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8000bdc:	4618      	mov	r0, r3
 8000bde:	3738      	adds	r7, #56	@ 0x38
 8000be0:	46bd      	mov	sp, r7
 8000be2:	bd80      	pop	{r7, pc}
 8000be4:	40023800 	.word	0x40023800
 8000be8:	431bde83 	.word	0x431bde83
 8000bec:	200000d0 	.word	0x200000d0
 8000bf0:	40001000 	.word	0x40001000
 8000bf4:	20000004 	.word	0x20000004

08000bf8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000bf8:	b480      	push	{r7}
 8000bfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000bfc:	bf00      	nop
 8000bfe:	e7fd      	b.n	8000bfc <NMI_Handler+0x4>

08000c00 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c00:	b480      	push	{r7}
 8000c02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c04:	bf00      	nop
 8000c06:	e7fd      	b.n	8000c04 <HardFault_Handler+0x4>

08000c08 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c08:	b480      	push	{r7}
 8000c0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c0c:	bf00      	nop
 8000c0e:	e7fd      	b.n	8000c0c <MemManage_Handler+0x4>

08000c10 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c10:	b480      	push	{r7}
 8000c12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c14:	bf00      	nop
 8000c16:	e7fd      	b.n	8000c14 <BusFault_Handler+0x4>

08000c18 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c18:	b480      	push	{r7}
 8000c1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c1c:	bf00      	nop
 8000c1e:	e7fd      	b.n	8000c1c <UsageFault_Handler+0x4>

08000c20 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c20:	b480      	push	{r7}
 8000c22:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c24:	bf00      	nop
 8000c26:	46bd      	mov	sp, r7
 8000c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c2c:	4770      	bx	lr
	...

08000c30 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1, DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000c30:	b580      	push	{r7, lr}
 8000c32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000c34:	4802      	ldr	r0, [pc, #8]	@ (8000c40 <TIM6_DAC_IRQHandler+0x10>)
 8000c36:	f001 fa2d 	bl	8002094 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000c3a:	bf00      	nop
 8000c3c:	bd80      	pop	{r7, pc}
 8000c3e:	bf00      	nop
 8000c40:	200000d0 	.word	0x200000d0

08000c44 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c44:	b580      	push	{r7, lr}
 8000c46:	b086      	sub	sp, #24
 8000c48:	af00      	add	r7, sp, #0
 8000c4a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c4c:	4a14      	ldr	r2, [pc, #80]	@ (8000ca0 <_sbrk+0x5c>)
 8000c4e:	4b15      	ldr	r3, [pc, #84]	@ (8000ca4 <_sbrk+0x60>)
 8000c50:	1ad3      	subs	r3, r2, r3
 8000c52:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c54:	697b      	ldr	r3, [r7, #20]
 8000c56:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c58:	4b13      	ldr	r3, [pc, #76]	@ (8000ca8 <_sbrk+0x64>)
 8000c5a:	681b      	ldr	r3, [r3, #0]
 8000c5c:	2b00      	cmp	r3, #0
 8000c5e:	d102      	bne.n	8000c66 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000c60:	4b11      	ldr	r3, [pc, #68]	@ (8000ca8 <_sbrk+0x64>)
 8000c62:	4a12      	ldr	r2, [pc, #72]	@ (8000cac <_sbrk+0x68>)
 8000c64:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000c66:	4b10      	ldr	r3, [pc, #64]	@ (8000ca8 <_sbrk+0x64>)
 8000c68:	681a      	ldr	r2, [r3, #0]
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	4413      	add	r3, r2
 8000c6e:	693a      	ldr	r2, [r7, #16]
 8000c70:	429a      	cmp	r2, r3
 8000c72:	d207      	bcs.n	8000c84 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000c74:	f005 fc22 	bl	80064bc <__errno>
 8000c78:	4603      	mov	r3, r0
 8000c7a:	220c      	movs	r2, #12
 8000c7c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000c7e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000c82:	e009      	b.n	8000c98 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000c84:	4b08      	ldr	r3, [pc, #32]	@ (8000ca8 <_sbrk+0x64>)
 8000c86:	681b      	ldr	r3, [r3, #0]
 8000c88:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000c8a:	4b07      	ldr	r3, [pc, #28]	@ (8000ca8 <_sbrk+0x64>)
 8000c8c:	681a      	ldr	r2, [r3, #0]
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	4413      	add	r3, r2
 8000c92:	4a05      	ldr	r2, [pc, #20]	@ (8000ca8 <_sbrk+0x64>)
 8000c94:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000c96:	68fb      	ldr	r3, [r7, #12]
}
 8000c98:	4618      	mov	r0, r3
 8000c9a:	3718      	adds	r7, #24
 8000c9c:	46bd      	mov	sp, r7
 8000c9e:	bd80      	pop	{r7, pc}
 8000ca0:	20020000 	.word	0x20020000
 8000ca4:	00000400 	.word	0x00000400
 8000ca8:	20000118 	.word	0x20000118
 8000cac:	20004c50 	.word	0x20004c50

08000cb0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000cb0:	b480      	push	{r7}
 8000cb2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000cb4:	4b06      	ldr	r3, [pc, #24]	@ (8000cd0 <SystemInit+0x20>)
 8000cb6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000cba:	4a05      	ldr	r2, [pc, #20]	@ (8000cd0 <SystemInit+0x20>)
 8000cbc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000cc0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000cc4:	bf00      	nop
 8000cc6:	46bd      	mov	sp, r7
 8000cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ccc:	4770      	bx	lr
 8000cce:	bf00      	nop
 8000cd0:	e000ed00 	.word	0xe000ed00

08000cd4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000cd4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000d0c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000cd8:	f7ff ffea 	bl	8000cb0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000cdc:	480c      	ldr	r0, [pc, #48]	@ (8000d10 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000cde:	490d      	ldr	r1, [pc, #52]	@ (8000d14 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000ce0:	4a0d      	ldr	r2, [pc, #52]	@ (8000d18 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000ce2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ce4:	e002      	b.n	8000cec <LoopCopyDataInit>

08000ce6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ce6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ce8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000cea:	3304      	adds	r3, #4

08000cec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000cec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000cee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000cf0:	d3f9      	bcc.n	8000ce6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000cf2:	4a0a      	ldr	r2, [pc, #40]	@ (8000d1c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000cf4:	4c0a      	ldr	r4, [pc, #40]	@ (8000d20 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000cf6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000cf8:	e001      	b.n	8000cfe <LoopFillZerobss>

08000cfa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000cfa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000cfc:	3204      	adds	r2, #4

08000cfe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000cfe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d00:	d3fb      	bcc.n	8000cfa <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8000d02:	f005 fbe1 	bl	80064c8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000d06:	f7ff fc53 	bl	80005b0 <main>
  bx  lr    
 8000d0a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000d0c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000d10:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d14:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8000d18:	08007004 	.word	0x08007004
  ldr r2, =_sbss
 8000d1c:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8000d20:	20004c50 	.word	0x20004c50

08000d24 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000d24:	e7fe      	b.n	8000d24 <ADC_IRQHandler>
	...

08000d28 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000d2c:	4b0e      	ldr	r3, [pc, #56]	@ (8000d68 <HAL_Init+0x40>)
 8000d2e:	681b      	ldr	r3, [r3, #0]
 8000d30:	4a0d      	ldr	r2, [pc, #52]	@ (8000d68 <HAL_Init+0x40>)
 8000d32:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000d36:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000d38:	4b0b      	ldr	r3, [pc, #44]	@ (8000d68 <HAL_Init+0x40>)
 8000d3a:	681b      	ldr	r3, [r3, #0]
 8000d3c:	4a0a      	ldr	r2, [pc, #40]	@ (8000d68 <HAL_Init+0x40>)
 8000d3e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000d42:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000d44:	4b08      	ldr	r3, [pc, #32]	@ (8000d68 <HAL_Init+0x40>)
 8000d46:	681b      	ldr	r3, [r3, #0]
 8000d48:	4a07      	ldr	r2, [pc, #28]	@ (8000d68 <HAL_Init+0x40>)
 8000d4a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000d4e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d50:	2003      	movs	r0, #3
 8000d52:	f000 f8d8 	bl	8000f06 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000d56:	200f      	movs	r0, #15
 8000d58:	f7ff fed2 	bl	8000b00 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000d5c:	f7ff fe5c 	bl	8000a18 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000d60:	2300      	movs	r3, #0
}
 8000d62:	4618      	mov	r0, r3
 8000d64:	bd80      	pop	{r7, pc}
 8000d66:	bf00      	nop
 8000d68:	40023c00 	.word	0x40023c00

08000d6c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d6c:	b480      	push	{r7}
 8000d6e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000d70:	4b06      	ldr	r3, [pc, #24]	@ (8000d8c <HAL_IncTick+0x20>)
 8000d72:	781b      	ldrb	r3, [r3, #0]
 8000d74:	461a      	mov	r2, r3
 8000d76:	4b06      	ldr	r3, [pc, #24]	@ (8000d90 <HAL_IncTick+0x24>)
 8000d78:	681b      	ldr	r3, [r3, #0]
 8000d7a:	4413      	add	r3, r2
 8000d7c:	4a04      	ldr	r2, [pc, #16]	@ (8000d90 <HAL_IncTick+0x24>)
 8000d7e:	6013      	str	r3, [r2, #0]
}
 8000d80:	bf00      	nop
 8000d82:	46bd      	mov	sp, r7
 8000d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d88:	4770      	bx	lr
 8000d8a:	bf00      	nop
 8000d8c:	20000008 	.word	0x20000008
 8000d90:	2000011c 	.word	0x2000011c

08000d94 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d94:	b480      	push	{r7}
 8000d96:	af00      	add	r7, sp, #0
  return uwTick;
 8000d98:	4b03      	ldr	r3, [pc, #12]	@ (8000da8 <HAL_GetTick+0x14>)
 8000d9a:	681b      	ldr	r3, [r3, #0]
}
 8000d9c:	4618      	mov	r0, r3
 8000d9e:	46bd      	mov	sp, r7
 8000da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da4:	4770      	bx	lr
 8000da6:	bf00      	nop
 8000da8:	2000011c 	.word	0x2000011c

08000dac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000dac:	b480      	push	{r7}
 8000dae:	b085      	sub	sp, #20
 8000db0:	af00      	add	r7, sp, #0
 8000db2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	f003 0307 	and.w	r3, r3, #7
 8000dba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000dbc:	4b0c      	ldr	r3, [pc, #48]	@ (8000df0 <__NVIC_SetPriorityGrouping+0x44>)
 8000dbe:	68db      	ldr	r3, [r3, #12]
 8000dc0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000dc2:	68ba      	ldr	r2, [r7, #8]
 8000dc4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000dc8:	4013      	ands	r3, r2
 8000dca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000dcc:	68fb      	ldr	r3, [r7, #12]
 8000dce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000dd0:	68bb      	ldr	r3, [r7, #8]
 8000dd2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000dd4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000dd8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000ddc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000dde:	4a04      	ldr	r2, [pc, #16]	@ (8000df0 <__NVIC_SetPriorityGrouping+0x44>)
 8000de0:	68bb      	ldr	r3, [r7, #8]
 8000de2:	60d3      	str	r3, [r2, #12]
}
 8000de4:	bf00      	nop
 8000de6:	3714      	adds	r7, #20
 8000de8:	46bd      	mov	sp, r7
 8000dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dee:	4770      	bx	lr
 8000df0:	e000ed00 	.word	0xe000ed00

08000df4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000df4:	b480      	push	{r7}
 8000df6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000df8:	4b04      	ldr	r3, [pc, #16]	@ (8000e0c <__NVIC_GetPriorityGrouping+0x18>)
 8000dfa:	68db      	ldr	r3, [r3, #12]
 8000dfc:	0a1b      	lsrs	r3, r3, #8
 8000dfe:	f003 0307 	and.w	r3, r3, #7
}
 8000e02:	4618      	mov	r0, r3
 8000e04:	46bd      	mov	sp, r7
 8000e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e0a:	4770      	bx	lr
 8000e0c:	e000ed00 	.word	0xe000ed00

08000e10 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e10:	b480      	push	{r7}
 8000e12:	b083      	sub	sp, #12
 8000e14:	af00      	add	r7, sp, #0
 8000e16:	4603      	mov	r3, r0
 8000e18:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	db0b      	blt.n	8000e3a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000e22:	79fb      	ldrb	r3, [r7, #7]
 8000e24:	f003 021f 	and.w	r2, r3, #31
 8000e28:	4907      	ldr	r1, [pc, #28]	@ (8000e48 <__NVIC_EnableIRQ+0x38>)
 8000e2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e2e:	095b      	lsrs	r3, r3, #5
 8000e30:	2001      	movs	r0, #1
 8000e32:	fa00 f202 	lsl.w	r2, r0, r2
 8000e36:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000e3a:	bf00      	nop
 8000e3c:	370c      	adds	r7, #12
 8000e3e:	46bd      	mov	sp, r7
 8000e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e44:	4770      	bx	lr
 8000e46:	bf00      	nop
 8000e48:	e000e100 	.word	0xe000e100

08000e4c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000e4c:	b480      	push	{r7}
 8000e4e:	b083      	sub	sp, #12
 8000e50:	af00      	add	r7, sp, #0
 8000e52:	4603      	mov	r3, r0
 8000e54:	6039      	str	r1, [r7, #0]
 8000e56:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e58:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e5c:	2b00      	cmp	r3, #0
 8000e5e:	db0a      	blt.n	8000e76 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e60:	683b      	ldr	r3, [r7, #0]
 8000e62:	b2da      	uxtb	r2, r3
 8000e64:	490c      	ldr	r1, [pc, #48]	@ (8000e98 <__NVIC_SetPriority+0x4c>)
 8000e66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e6a:	0112      	lsls	r2, r2, #4
 8000e6c:	b2d2      	uxtb	r2, r2
 8000e6e:	440b      	add	r3, r1
 8000e70:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000e74:	e00a      	b.n	8000e8c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e76:	683b      	ldr	r3, [r7, #0]
 8000e78:	b2da      	uxtb	r2, r3
 8000e7a:	4908      	ldr	r1, [pc, #32]	@ (8000e9c <__NVIC_SetPriority+0x50>)
 8000e7c:	79fb      	ldrb	r3, [r7, #7]
 8000e7e:	f003 030f 	and.w	r3, r3, #15
 8000e82:	3b04      	subs	r3, #4
 8000e84:	0112      	lsls	r2, r2, #4
 8000e86:	b2d2      	uxtb	r2, r2
 8000e88:	440b      	add	r3, r1
 8000e8a:	761a      	strb	r2, [r3, #24]
}
 8000e8c:	bf00      	nop
 8000e8e:	370c      	adds	r7, #12
 8000e90:	46bd      	mov	sp, r7
 8000e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e96:	4770      	bx	lr
 8000e98:	e000e100 	.word	0xe000e100
 8000e9c:	e000ed00 	.word	0xe000ed00

08000ea0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ea0:	b480      	push	{r7}
 8000ea2:	b089      	sub	sp, #36	@ 0x24
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	60f8      	str	r0, [r7, #12]
 8000ea8:	60b9      	str	r1, [r7, #8]
 8000eaa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000eac:	68fb      	ldr	r3, [r7, #12]
 8000eae:	f003 0307 	and.w	r3, r3, #7
 8000eb2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000eb4:	69fb      	ldr	r3, [r7, #28]
 8000eb6:	f1c3 0307 	rsb	r3, r3, #7
 8000eba:	2b04      	cmp	r3, #4
 8000ebc:	bf28      	it	cs
 8000ebe:	2304      	movcs	r3, #4
 8000ec0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000ec2:	69fb      	ldr	r3, [r7, #28]
 8000ec4:	3304      	adds	r3, #4
 8000ec6:	2b06      	cmp	r3, #6
 8000ec8:	d902      	bls.n	8000ed0 <NVIC_EncodePriority+0x30>
 8000eca:	69fb      	ldr	r3, [r7, #28]
 8000ecc:	3b03      	subs	r3, #3
 8000ece:	e000      	b.n	8000ed2 <NVIC_EncodePriority+0x32>
 8000ed0:	2300      	movs	r3, #0
 8000ed2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ed4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000ed8:	69bb      	ldr	r3, [r7, #24]
 8000eda:	fa02 f303 	lsl.w	r3, r2, r3
 8000ede:	43da      	mvns	r2, r3
 8000ee0:	68bb      	ldr	r3, [r7, #8]
 8000ee2:	401a      	ands	r2, r3
 8000ee4:	697b      	ldr	r3, [r7, #20]
 8000ee6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000ee8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000eec:	697b      	ldr	r3, [r7, #20]
 8000eee:	fa01 f303 	lsl.w	r3, r1, r3
 8000ef2:	43d9      	mvns	r1, r3
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ef8:	4313      	orrs	r3, r2
         );
}
 8000efa:	4618      	mov	r0, r3
 8000efc:	3724      	adds	r7, #36	@ 0x24
 8000efe:	46bd      	mov	sp, r7
 8000f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f04:	4770      	bx	lr

08000f06 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f06:	b580      	push	{r7, lr}
 8000f08:	b082      	sub	sp, #8
 8000f0a:	af00      	add	r7, sp, #0
 8000f0c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000f0e:	6878      	ldr	r0, [r7, #4]
 8000f10:	f7ff ff4c 	bl	8000dac <__NVIC_SetPriorityGrouping>
}
 8000f14:	bf00      	nop
 8000f16:	3708      	adds	r7, #8
 8000f18:	46bd      	mov	sp, r7
 8000f1a:	bd80      	pop	{r7, pc}

08000f1c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	b086      	sub	sp, #24
 8000f20:	af00      	add	r7, sp, #0
 8000f22:	4603      	mov	r3, r0
 8000f24:	60b9      	str	r1, [r7, #8]
 8000f26:	607a      	str	r2, [r7, #4]
 8000f28:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000f2e:	f7ff ff61 	bl	8000df4 <__NVIC_GetPriorityGrouping>
 8000f32:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000f34:	687a      	ldr	r2, [r7, #4]
 8000f36:	68b9      	ldr	r1, [r7, #8]
 8000f38:	6978      	ldr	r0, [r7, #20]
 8000f3a:	f7ff ffb1 	bl	8000ea0 <NVIC_EncodePriority>
 8000f3e:	4602      	mov	r2, r0
 8000f40:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f44:	4611      	mov	r1, r2
 8000f46:	4618      	mov	r0, r3
 8000f48:	f7ff ff80 	bl	8000e4c <__NVIC_SetPriority>
}
 8000f4c:	bf00      	nop
 8000f4e:	3718      	adds	r7, #24
 8000f50:	46bd      	mov	sp, r7
 8000f52:	bd80      	pop	{r7, pc}

08000f54 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b082      	sub	sp, #8
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	4603      	mov	r3, r0
 8000f5c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000f5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f62:	4618      	mov	r0, r3
 8000f64:	f7ff ff54 	bl	8000e10 <__NVIC_EnableIRQ>
}
 8000f68:	bf00      	nop
 8000f6a:	3708      	adds	r7, #8
 8000f6c:	46bd      	mov	sp, r7
 8000f6e:	bd80      	pop	{r7, pc}

08000f70 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000f70:	b480      	push	{r7}
 8000f72:	b089      	sub	sp, #36	@ 0x24
 8000f74:	af00      	add	r7, sp, #0
 8000f76:	6078      	str	r0, [r7, #4]
 8000f78:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000f7a:	2300      	movs	r3, #0
 8000f7c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000f7e:	2300      	movs	r3, #0
 8000f80:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000f82:	2300      	movs	r3, #0
 8000f84:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000f86:	2300      	movs	r3, #0
 8000f88:	61fb      	str	r3, [r7, #28]
 8000f8a:	e165      	b.n	8001258 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000f8c:	2201      	movs	r2, #1
 8000f8e:	69fb      	ldr	r3, [r7, #28]
 8000f90:	fa02 f303 	lsl.w	r3, r2, r3
 8000f94:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000f96:	683b      	ldr	r3, [r7, #0]
 8000f98:	681b      	ldr	r3, [r3, #0]
 8000f9a:	697a      	ldr	r2, [r7, #20]
 8000f9c:	4013      	ands	r3, r2
 8000f9e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000fa0:	693a      	ldr	r2, [r7, #16]
 8000fa2:	697b      	ldr	r3, [r7, #20]
 8000fa4:	429a      	cmp	r2, r3
 8000fa6:	f040 8154 	bne.w	8001252 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000faa:	683b      	ldr	r3, [r7, #0]
 8000fac:	685b      	ldr	r3, [r3, #4]
 8000fae:	f003 0303 	and.w	r3, r3, #3
 8000fb2:	2b01      	cmp	r3, #1
 8000fb4:	d005      	beq.n	8000fc2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000fb6:	683b      	ldr	r3, [r7, #0]
 8000fb8:	685b      	ldr	r3, [r3, #4]
 8000fba:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000fbe:	2b02      	cmp	r3, #2
 8000fc0:	d130      	bne.n	8001024 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	689b      	ldr	r3, [r3, #8]
 8000fc6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000fc8:	69fb      	ldr	r3, [r7, #28]
 8000fca:	005b      	lsls	r3, r3, #1
 8000fcc:	2203      	movs	r2, #3
 8000fce:	fa02 f303 	lsl.w	r3, r2, r3
 8000fd2:	43db      	mvns	r3, r3
 8000fd4:	69ba      	ldr	r2, [r7, #24]
 8000fd6:	4013      	ands	r3, r2
 8000fd8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000fda:	683b      	ldr	r3, [r7, #0]
 8000fdc:	68da      	ldr	r2, [r3, #12]
 8000fde:	69fb      	ldr	r3, [r7, #28]
 8000fe0:	005b      	lsls	r3, r3, #1
 8000fe2:	fa02 f303 	lsl.w	r3, r2, r3
 8000fe6:	69ba      	ldr	r2, [r7, #24]
 8000fe8:	4313      	orrs	r3, r2
 8000fea:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	69ba      	ldr	r2, [r7, #24]
 8000ff0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	685b      	ldr	r3, [r3, #4]
 8000ff6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000ff8:	2201      	movs	r2, #1
 8000ffa:	69fb      	ldr	r3, [r7, #28]
 8000ffc:	fa02 f303 	lsl.w	r3, r2, r3
 8001000:	43db      	mvns	r3, r3
 8001002:	69ba      	ldr	r2, [r7, #24]
 8001004:	4013      	ands	r3, r2
 8001006:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001008:	683b      	ldr	r3, [r7, #0]
 800100a:	685b      	ldr	r3, [r3, #4]
 800100c:	091b      	lsrs	r3, r3, #4
 800100e:	f003 0201 	and.w	r2, r3, #1
 8001012:	69fb      	ldr	r3, [r7, #28]
 8001014:	fa02 f303 	lsl.w	r3, r2, r3
 8001018:	69ba      	ldr	r2, [r7, #24]
 800101a:	4313      	orrs	r3, r2
 800101c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	69ba      	ldr	r2, [r7, #24]
 8001022:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001024:	683b      	ldr	r3, [r7, #0]
 8001026:	685b      	ldr	r3, [r3, #4]
 8001028:	f003 0303 	and.w	r3, r3, #3
 800102c:	2b03      	cmp	r3, #3
 800102e:	d017      	beq.n	8001060 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	68db      	ldr	r3, [r3, #12]
 8001034:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001036:	69fb      	ldr	r3, [r7, #28]
 8001038:	005b      	lsls	r3, r3, #1
 800103a:	2203      	movs	r2, #3
 800103c:	fa02 f303 	lsl.w	r3, r2, r3
 8001040:	43db      	mvns	r3, r3
 8001042:	69ba      	ldr	r2, [r7, #24]
 8001044:	4013      	ands	r3, r2
 8001046:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001048:	683b      	ldr	r3, [r7, #0]
 800104a:	689a      	ldr	r2, [r3, #8]
 800104c:	69fb      	ldr	r3, [r7, #28]
 800104e:	005b      	lsls	r3, r3, #1
 8001050:	fa02 f303 	lsl.w	r3, r2, r3
 8001054:	69ba      	ldr	r2, [r7, #24]
 8001056:	4313      	orrs	r3, r2
 8001058:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	69ba      	ldr	r2, [r7, #24]
 800105e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001060:	683b      	ldr	r3, [r7, #0]
 8001062:	685b      	ldr	r3, [r3, #4]
 8001064:	f003 0303 	and.w	r3, r3, #3
 8001068:	2b02      	cmp	r3, #2
 800106a:	d123      	bne.n	80010b4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800106c:	69fb      	ldr	r3, [r7, #28]
 800106e:	08da      	lsrs	r2, r3, #3
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	3208      	adds	r2, #8
 8001074:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001078:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800107a:	69fb      	ldr	r3, [r7, #28]
 800107c:	f003 0307 	and.w	r3, r3, #7
 8001080:	009b      	lsls	r3, r3, #2
 8001082:	220f      	movs	r2, #15
 8001084:	fa02 f303 	lsl.w	r3, r2, r3
 8001088:	43db      	mvns	r3, r3
 800108a:	69ba      	ldr	r2, [r7, #24]
 800108c:	4013      	ands	r3, r2
 800108e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001090:	683b      	ldr	r3, [r7, #0]
 8001092:	691a      	ldr	r2, [r3, #16]
 8001094:	69fb      	ldr	r3, [r7, #28]
 8001096:	f003 0307 	and.w	r3, r3, #7
 800109a:	009b      	lsls	r3, r3, #2
 800109c:	fa02 f303 	lsl.w	r3, r2, r3
 80010a0:	69ba      	ldr	r2, [r7, #24]
 80010a2:	4313      	orrs	r3, r2
 80010a4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80010a6:	69fb      	ldr	r3, [r7, #28]
 80010a8:	08da      	lsrs	r2, r3, #3
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	3208      	adds	r2, #8
 80010ae:	69b9      	ldr	r1, [r7, #24]
 80010b0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80010ba:	69fb      	ldr	r3, [r7, #28]
 80010bc:	005b      	lsls	r3, r3, #1
 80010be:	2203      	movs	r2, #3
 80010c0:	fa02 f303 	lsl.w	r3, r2, r3
 80010c4:	43db      	mvns	r3, r3
 80010c6:	69ba      	ldr	r2, [r7, #24]
 80010c8:	4013      	ands	r3, r2
 80010ca:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80010cc:	683b      	ldr	r3, [r7, #0]
 80010ce:	685b      	ldr	r3, [r3, #4]
 80010d0:	f003 0203 	and.w	r2, r3, #3
 80010d4:	69fb      	ldr	r3, [r7, #28]
 80010d6:	005b      	lsls	r3, r3, #1
 80010d8:	fa02 f303 	lsl.w	r3, r2, r3
 80010dc:	69ba      	ldr	r2, [r7, #24]
 80010de:	4313      	orrs	r3, r2
 80010e0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	69ba      	ldr	r2, [r7, #24]
 80010e6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80010e8:	683b      	ldr	r3, [r7, #0]
 80010ea:	685b      	ldr	r3, [r3, #4]
 80010ec:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	f000 80ae 	beq.w	8001252 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010f6:	2300      	movs	r3, #0
 80010f8:	60fb      	str	r3, [r7, #12]
 80010fa:	4b5d      	ldr	r3, [pc, #372]	@ (8001270 <HAL_GPIO_Init+0x300>)
 80010fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80010fe:	4a5c      	ldr	r2, [pc, #368]	@ (8001270 <HAL_GPIO_Init+0x300>)
 8001100:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001104:	6453      	str	r3, [r2, #68]	@ 0x44
 8001106:	4b5a      	ldr	r3, [pc, #360]	@ (8001270 <HAL_GPIO_Init+0x300>)
 8001108:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800110a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800110e:	60fb      	str	r3, [r7, #12]
 8001110:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001112:	4a58      	ldr	r2, [pc, #352]	@ (8001274 <HAL_GPIO_Init+0x304>)
 8001114:	69fb      	ldr	r3, [r7, #28]
 8001116:	089b      	lsrs	r3, r3, #2
 8001118:	3302      	adds	r3, #2
 800111a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800111e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001120:	69fb      	ldr	r3, [r7, #28]
 8001122:	f003 0303 	and.w	r3, r3, #3
 8001126:	009b      	lsls	r3, r3, #2
 8001128:	220f      	movs	r2, #15
 800112a:	fa02 f303 	lsl.w	r3, r2, r3
 800112e:	43db      	mvns	r3, r3
 8001130:	69ba      	ldr	r2, [r7, #24]
 8001132:	4013      	ands	r3, r2
 8001134:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	4a4f      	ldr	r2, [pc, #316]	@ (8001278 <HAL_GPIO_Init+0x308>)
 800113a:	4293      	cmp	r3, r2
 800113c:	d025      	beq.n	800118a <HAL_GPIO_Init+0x21a>
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	4a4e      	ldr	r2, [pc, #312]	@ (800127c <HAL_GPIO_Init+0x30c>)
 8001142:	4293      	cmp	r3, r2
 8001144:	d01f      	beq.n	8001186 <HAL_GPIO_Init+0x216>
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	4a4d      	ldr	r2, [pc, #308]	@ (8001280 <HAL_GPIO_Init+0x310>)
 800114a:	4293      	cmp	r3, r2
 800114c:	d019      	beq.n	8001182 <HAL_GPIO_Init+0x212>
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	4a4c      	ldr	r2, [pc, #304]	@ (8001284 <HAL_GPIO_Init+0x314>)
 8001152:	4293      	cmp	r3, r2
 8001154:	d013      	beq.n	800117e <HAL_GPIO_Init+0x20e>
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	4a4b      	ldr	r2, [pc, #300]	@ (8001288 <HAL_GPIO_Init+0x318>)
 800115a:	4293      	cmp	r3, r2
 800115c:	d00d      	beq.n	800117a <HAL_GPIO_Init+0x20a>
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	4a4a      	ldr	r2, [pc, #296]	@ (800128c <HAL_GPIO_Init+0x31c>)
 8001162:	4293      	cmp	r3, r2
 8001164:	d007      	beq.n	8001176 <HAL_GPIO_Init+0x206>
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	4a49      	ldr	r2, [pc, #292]	@ (8001290 <HAL_GPIO_Init+0x320>)
 800116a:	4293      	cmp	r3, r2
 800116c:	d101      	bne.n	8001172 <HAL_GPIO_Init+0x202>
 800116e:	2306      	movs	r3, #6
 8001170:	e00c      	b.n	800118c <HAL_GPIO_Init+0x21c>
 8001172:	2307      	movs	r3, #7
 8001174:	e00a      	b.n	800118c <HAL_GPIO_Init+0x21c>
 8001176:	2305      	movs	r3, #5
 8001178:	e008      	b.n	800118c <HAL_GPIO_Init+0x21c>
 800117a:	2304      	movs	r3, #4
 800117c:	e006      	b.n	800118c <HAL_GPIO_Init+0x21c>
 800117e:	2303      	movs	r3, #3
 8001180:	e004      	b.n	800118c <HAL_GPIO_Init+0x21c>
 8001182:	2302      	movs	r3, #2
 8001184:	e002      	b.n	800118c <HAL_GPIO_Init+0x21c>
 8001186:	2301      	movs	r3, #1
 8001188:	e000      	b.n	800118c <HAL_GPIO_Init+0x21c>
 800118a:	2300      	movs	r3, #0
 800118c:	69fa      	ldr	r2, [r7, #28]
 800118e:	f002 0203 	and.w	r2, r2, #3
 8001192:	0092      	lsls	r2, r2, #2
 8001194:	4093      	lsls	r3, r2
 8001196:	69ba      	ldr	r2, [r7, #24]
 8001198:	4313      	orrs	r3, r2
 800119a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800119c:	4935      	ldr	r1, [pc, #212]	@ (8001274 <HAL_GPIO_Init+0x304>)
 800119e:	69fb      	ldr	r3, [r7, #28]
 80011a0:	089b      	lsrs	r3, r3, #2
 80011a2:	3302      	adds	r3, #2
 80011a4:	69ba      	ldr	r2, [r7, #24]
 80011a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80011aa:	4b3a      	ldr	r3, [pc, #232]	@ (8001294 <HAL_GPIO_Init+0x324>)
 80011ac:	689b      	ldr	r3, [r3, #8]
 80011ae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011b0:	693b      	ldr	r3, [r7, #16]
 80011b2:	43db      	mvns	r3, r3
 80011b4:	69ba      	ldr	r2, [r7, #24]
 80011b6:	4013      	ands	r3, r2
 80011b8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80011ba:	683b      	ldr	r3, [r7, #0]
 80011bc:	685b      	ldr	r3, [r3, #4]
 80011be:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d003      	beq.n	80011ce <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80011c6:	69ba      	ldr	r2, [r7, #24]
 80011c8:	693b      	ldr	r3, [r7, #16]
 80011ca:	4313      	orrs	r3, r2
 80011cc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80011ce:	4a31      	ldr	r2, [pc, #196]	@ (8001294 <HAL_GPIO_Init+0x324>)
 80011d0:	69bb      	ldr	r3, [r7, #24]
 80011d2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80011d4:	4b2f      	ldr	r3, [pc, #188]	@ (8001294 <HAL_GPIO_Init+0x324>)
 80011d6:	68db      	ldr	r3, [r3, #12]
 80011d8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011da:	693b      	ldr	r3, [r7, #16]
 80011dc:	43db      	mvns	r3, r3
 80011de:	69ba      	ldr	r2, [r7, #24]
 80011e0:	4013      	ands	r3, r2
 80011e2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80011e4:	683b      	ldr	r3, [r7, #0]
 80011e6:	685b      	ldr	r3, [r3, #4]
 80011e8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d003      	beq.n	80011f8 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80011f0:	69ba      	ldr	r2, [r7, #24]
 80011f2:	693b      	ldr	r3, [r7, #16]
 80011f4:	4313      	orrs	r3, r2
 80011f6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80011f8:	4a26      	ldr	r2, [pc, #152]	@ (8001294 <HAL_GPIO_Init+0x324>)
 80011fa:	69bb      	ldr	r3, [r7, #24]
 80011fc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80011fe:	4b25      	ldr	r3, [pc, #148]	@ (8001294 <HAL_GPIO_Init+0x324>)
 8001200:	685b      	ldr	r3, [r3, #4]
 8001202:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001204:	693b      	ldr	r3, [r7, #16]
 8001206:	43db      	mvns	r3, r3
 8001208:	69ba      	ldr	r2, [r7, #24]
 800120a:	4013      	ands	r3, r2
 800120c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800120e:	683b      	ldr	r3, [r7, #0]
 8001210:	685b      	ldr	r3, [r3, #4]
 8001212:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001216:	2b00      	cmp	r3, #0
 8001218:	d003      	beq.n	8001222 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800121a:	69ba      	ldr	r2, [r7, #24]
 800121c:	693b      	ldr	r3, [r7, #16]
 800121e:	4313      	orrs	r3, r2
 8001220:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001222:	4a1c      	ldr	r2, [pc, #112]	@ (8001294 <HAL_GPIO_Init+0x324>)
 8001224:	69bb      	ldr	r3, [r7, #24]
 8001226:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001228:	4b1a      	ldr	r3, [pc, #104]	@ (8001294 <HAL_GPIO_Init+0x324>)
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800122e:	693b      	ldr	r3, [r7, #16]
 8001230:	43db      	mvns	r3, r3
 8001232:	69ba      	ldr	r2, [r7, #24]
 8001234:	4013      	ands	r3, r2
 8001236:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001238:	683b      	ldr	r3, [r7, #0]
 800123a:	685b      	ldr	r3, [r3, #4]
 800123c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001240:	2b00      	cmp	r3, #0
 8001242:	d003      	beq.n	800124c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001244:	69ba      	ldr	r2, [r7, #24]
 8001246:	693b      	ldr	r3, [r7, #16]
 8001248:	4313      	orrs	r3, r2
 800124a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800124c:	4a11      	ldr	r2, [pc, #68]	@ (8001294 <HAL_GPIO_Init+0x324>)
 800124e:	69bb      	ldr	r3, [r7, #24]
 8001250:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001252:	69fb      	ldr	r3, [r7, #28]
 8001254:	3301      	adds	r3, #1
 8001256:	61fb      	str	r3, [r7, #28]
 8001258:	69fb      	ldr	r3, [r7, #28]
 800125a:	2b0f      	cmp	r3, #15
 800125c:	f67f ae96 	bls.w	8000f8c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001260:	bf00      	nop
 8001262:	bf00      	nop
 8001264:	3724      	adds	r7, #36	@ 0x24
 8001266:	46bd      	mov	sp, r7
 8001268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800126c:	4770      	bx	lr
 800126e:	bf00      	nop
 8001270:	40023800 	.word	0x40023800
 8001274:	40013800 	.word	0x40013800
 8001278:	40020000 	.word	0x40020000
 800127c:	40020400 	.word	0x40020400
 8001280:	40020800 	.word	0x40020800
 8001284:	40020c00 	.word	0x40020c00
 8001288:	40021000 	.word	0x40021000
 800128c:	40021400 	.word	0x40021400
 8001290:	40021800 	.word	0x40021800
 8001294:	40013c00 	.word	0x40013c00

08001298 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001298:	b480      	push	{r7}
 800129a:	b083      	sub	sp, #12
 800129c:	af00      	add	r7, sp, #0
 800129e:	6078      	str	r0, [r7, #4]
 80012a0:	460b      	mov	r3, r1
 80012a2:	807b      	strh	r3, [r7, #2]
 80012a4:	4613      	mov	r3, r2
 80012a6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80012a8:	787b      	ldrb	r3, [r7, #1]
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d003      	beq.n	80012b6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80012ae:	887a      	ldrh	r2, [r7, #2]
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80012b4:	e003      	b.n	80012be <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80012b6:	887b      	ldrh	r3, [r7, #2]
 80012b8:	041a      	lsls	r2, r3, #16
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	619a      	str	r2, [r3, #24]
}
 80012be:	bf00      	nop
 80012c0:	370c      	adds	r7, #12
 80012c2:	46bd      	mov	sp, r7
 80012c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c8:	4770      	bx	lr
	...

080012cc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b084      	sub	sp, #16
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	6078      	str	r0, [r7, #4]
 80012d4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d101      	bne.n	80012e0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80012dc:	2301      	movs	r3, #1
 80012de:	e0cc      	b.n	800147a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80012e0:	4b68      	ldr	r3, [pc, #416]	@ (8001484 <HAL_RCC_ClockConfig+0x1b8>)
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	f003 030f 	and.w	r3, r3, #15
 80012e8:	683a      	ldr	r2, [r7, #0]
 80012ea:	429a      	cmp	r2, r3
 80012ec:	d90c      	bls.n	8001308 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80012ee:	4b65      	ldr	r3, [pc, #404]	@ (8001484 <HAL_RCC_ClockConfig+0x1b8>)
 80012f0:	683a      	ldr	r2, [r7, #0]
 80012f2:	b2d2      	uxtb	r2, r2
 80012f4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80012f6:	4b63      	ldr	r3, [pc, #396]	@ (8001484 <HAL_RCC_ClockConfig+0x1b8>)
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	f003 030f 	and.w	r3, r3, #15
 80012fe:	683a      	ldr	r2, [r7, #0]
 8001300:	429a      	cmp	r2, r3
 8001302:	d001      	beq.n	8001308 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001304:	2301      	movs	r3, #1
 8001306:	e0b8      	b.n	800147a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	f003 0302 	and.w	r3, r3, #2
 8001310:	2b00      	cmp	r3, #0
 8001312:	d020      	beq.n	8001356 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	f003 0304 	and.w	r3, r3, #4
 800131c:	2b00      	cmp	r3, #0
 800131e:	d005      	beq.n	800132c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001320:	4b59      	ldr	r3, [pc, #356]	@ (8001488 <HAL_RCC_ClockConfig+0x1bc>)
 8001322:	689b      	ldr	r3, [r3, #8]
 8001324:	4a58      	ldr	r2, [pc, #352]	@ (8001488 <HAL_RCC_ClockConfig+0x1bc>)
 8001326:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800132a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	f003 0308 	and.w	r3, r3, #8
 8001334:	2b00      	cmp	r3, #0
 8001336:	d005      	beq.n	8001344 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001338:	4b53      	ldr	r3, [pc, #332]	@ (8001488 <HAL_RCC_ClockConfig+0x1bc>)
 800133a:	689b      	ldr	r3, [r3, #8]
 800133c:	4a52      	ldr	r2, [pc, #328]	@ (8001488 <HAL_RCC_ClockConfig+0x1bc>)
 800133e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001342:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001344:	4b50      	ldr	r3, [pc, #320]	@ (8001488 <HAL_RCC_ClockConfig+0x1bc>)
 8001346:	689b      	ldr	r3, [r3, #8]
 8001348:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	689b      	ldr	r3, [r3, #8]
 8001350:	494d      	ldr	r1, [pc, #308]	@ (8001488 <HAL_RCC_ClockConfig+0x1bc>)
 8001352:	4313      	orrs	r3, r2
 8001354:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	f003 0301 	and.w	r3, r3, #1
 800135e:	2b00      	cmp	r3, #0
 8001360:	d044      	beq.n	80013ec <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	685b      	ldr	r3, [r3, #4]
 8001366:	2b01      	cmp	r3, #1
 8001368:	d107      	bne.n	800137a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800136a:	4b47      	ldr	r3, [pc, #284]	@ (8001488 <HAL_RCC_ClockConfig+0x1bc>)
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001372:	2b00      	cmp	r3, #0
 8001374:	d119      	bne.n	80013aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001376:	2301      	movs	r3, #1
 8001378:	e07f      	b.n	800147a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	685b      	ldr	r3, [r3, #4]
 800137e:	2b02      	cmp	r3, #2
 8001380:	d003      	beq.n	800138a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001386:	2b03      	cmp	r3, #3
 8001388:	d107      	bne.n	800139a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800138a:	4b3f      	ldr	r3, [pc, #252]	@ (8001488 <HAL_RCC_ClockConfig+0x1bc>)
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001392:	2b00      	cmp	r3, #0
 8001394:	d109      	bne.n	80013aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001396:	2301      	movs	r3, #1
 8001398:	e06f      	b.n	800147a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800139a:	4b3b      	ldr	r3, [pc, #236]	@ (8001488 <HAL_RCC_ClockConfig+0x1bc>)
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	f003 0302 	and.w	r3, r3, #2
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d101      	bne.n	80013aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80013a6:	2301      	movs	r3, #1
 80013a8:	e067      	b.n	800147a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80013aa:	4b37      	ldr	r3, [pc, #220]	@ (8001488 <HAL_RCC_ClockConfig+0x1bc>)
 80013ac:	689b      	ldr	r3, [r3, #8]
 80013ae:	f023 0203 	bic.w	r2, r3, #3
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	685b      	ldr	r3, [r3, #4]
 80013b6:	4934      	ldr	r1, [pc, #208]	@ (8001488 <HAL_RCC_ClockConfig+0x1bc>)
 80013b8:	4313      	orrs	r3, r2
 80013ba:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80013bc:	f7ff fcea 	bl	8000d94 <HAL_GetTick>
 80013c0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80013c2:	e00a      	b.n	80013da <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80013c4:	f7ff fce6 	bl	8000d94 <HAL_GetTick>
 80013c8:	4602      	mov	r2, r0
 80013ca:	68fb      	ldr	r3, [r7, #12]
 80013cc:	1ad3      	subs	r3, r2, r3
 80013ce:	f241 3288 	movw	r2, #5000	@ 0x1388
 80013d2:	4293      	cmp	r3, r2
 80013d4:	d901      	bls.n	80013da <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80013d6:	2303      	movs	r3, #3
 80013d8:	e04f      	b.n	800147a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80013da:	4b2b      	ldr	r3, [pc, #172]	@ (8001488 <HAL_RCC_ClockConfig+0x1bc>)
 80013dc:	689b      	ldr	r3, [r3, #8]
 80013de:	f003 020c 	and.w	r2, r3, #12
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	685b      	ldr	r3, [r3, #4]
 80013e6:	009b      	lsls	r3, r3, #2
 80013e8:	429a      	cmp	r2, r3
 80013ea:	d1eb      	bne.n	80013c4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80013ec:	4b25      	ldr	r3, [pc, #148]	@ (8001484 <HAL_RCC_ClockConfig+0x1b8>)
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	f003 030f 	and.w	r3, r3, #15
 80013f4:	683a      	ldr	r2, [r7, #0]
 80013f6:	429a      	cmp	r2, r3
 80013f8:	d20c      	bcs.n	8001414 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80013fa:	4b22      	ldr	r3, [pc, #136]	@ (8001484 <HAL_RCC_ClockConfig+0x1b8>)
 80013fc:	683a      	ldr	r2, [r7, #0]
 80013fe:	b2d2      	uxtb	r2, r2
 8001400:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001402:	4b20      	ldr	r3, [pc, #128]	@ (8001484 <HAL_RCC_ClockConfig+0x1b8>)
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	f003 030f 	and.w	r3, r3, #15
 800140a:	683a      	ldr	r2, [r7, #0]
 800140c:	429a      	cmp	r2, r3
 800140e:	d001      	beq.n	8001414 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001410:	2301      	movs	r3, #1
 8001412:	e032      	b.n	800147a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	f003 0304 	and.w	r3, r3, #4
 800141c:	2b00      	cmp	r3, #0
 800141e:	d008      	beq.n	8001432 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001420:	4b19      	ldr	r3, [pc, #100]	@ (8001488 <HAL_RCC_ClockConfig+0x1bc>)
 8001422:	689b      	ldr	r3, [r3, #8]
 8001424:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	68db      	ldr	r3, [r3, #12]
 800142c:	4916      	ldr	r1, [pc, #88]	@ (8001488 <HAL_RCC_ClockConfig+0x1bc>)
 800142e:	4313      	orrs	r3, r2
 8001430:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	f003 0308 	and.w	r3, r3, #8
 800143a:	2b00      	cmp	r3, #0
 800143c:	d009      	beq.n	8001452 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800143e:	4b12      	ldr	r3, [pc, #72]	@ (8001488 <HAL_RCC_ClockConfig+0x1bc>)
 8001440:	689b      	ldr	r3, [r3, #8]
 8001442:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	691b      	ldr	r3, [r3, #16]
 800144a:	00db      	lsls	r3, r3, #3
 800144c:	490e      	ldr	r1, [pc, #56]	@ (8001488 <HAL_RCC_ClockConfig+0x1bc>)
 800144e:	4313      	orrs	r3, r2
 8001450:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001452:	f000 f887 	bl	8001564 <HAL_RCC_GetSysClockFreq>
 8001456:	4602      	mov	r2, r0
 8001458:	4b0b      	ldr	r3, [pc, #44]	@ (8001488 <HAL_RCC_ClockConfig+0x1bc>)
 800145a:	689b      	ldr	r3, [r3, #8]
 800145c:	091b      	lsrs	r3, r3, #4
 800145e:	f003 030f 	and.w	r3, r3, #15
 8001462:	490a      	ldr	r1, [pc, #40]	@ (800148c <HAL_RCC_ClockConfig+0x1c0>)
 8001464:	5ccb      	ldrb	r3, [r1, r3]
 8001466:	fa22 f303 	lsr.w	r3, r2, r3
 800146a:	4a09      	ldr	r2, [pc, #36]	@ (8001490 <HAL_RCC_ClockConfig+0x1c4>)
 800146c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800146e:	4b09      	ldr	r3, [pc, #36]	@ (8001494 <HAL_RCC_ClockConfig+0x1c8>)
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	4618      	mov	r0, r3
 8001474:	f7ff fb44 	bl	8000b00 <HAL_InitTick>

  return HAL_OK;
 8001478:	2300      	movs	r3, #0
}
 800147a:	4618      	mov	r0, r3
 800147c:	3710      	adds	r7, #16
 800147e:	46bd      	mov	sp, r7
 8001480:	bd80      	pop	{r7, pc}
 8001482:	bf00      	nop
 8001484:	40023c00 	.word	0x40023c00
 8001488:	40023800 	.word	0x40023800
 800148c:	08006fa8 	.word	0x08006fa8
 8001490:	20000000 	.word	0x20000000
 8001494:	20000004 	.word	0x20000004

08001498 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001498:	b480      	push	{r7}
 800149a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800149c:	4b03      	ldr	r3, [pc, #12]	@ (80014ac <HAL_RCC_GetHCLKFreq+0x14>)
 800149e:	681b      	ldr	r3, [r3, #0]
}
 80014a0:	4618      	mov	r0, r3
 80014a2:	46bd      	mov	sp, r7
 80014a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a8:	4770      	bx	lr
 80014aa:	bf00      	nop
 80014ac:	20000000 	.word	0x20000000

080014b0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80014b4:	f7ff fff0 	bl	8001498 <HAL_RCC_GetHCLKFreq>
 80014b8:	4602      	mov	r2, r0
 80014ba:	4b05      	ldr	r3, [pc, #20]	@ (80014d0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80014bc:	689b      	ldr	r3, [r3, #8]
 80014be:	0a9b      	lsrs	r3, r3, #10
 80014c0:	f003 0307 	and.w	r3, r3, #7
 80014c4:	4903      	ldr	r1, [pc, #12]	@ (80014d4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80014c6:	5ccb      	ldrb	r3, [r1, r3]
 80014c8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80014cc:	4618      	mov	r0, r3
 80014ce:	bd80      	pop	{r7, pc}
 80014d0:	40023800 	.word	0x40023800
 80014d4:	08006fb8 	.word	0x08006fb8

080014d8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80014d8:	b580      	push	{r7, lr}
 80014da:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80014dc:	f7ff ffdc 	bl	8001498 <HAL_RCC_GetHCLKFreq>
 80014e0:	4602      	mov	r2, r0
 80014e2:	4b05      	ldr	r3, [pc, #20]	@ (80014f8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80014e4:	689b      	ldr	r3, [r3, #8]
 80014e6:	0b5b      	lsrs	r3, r3, #13
 80014e8:	f003 0307 	and.w	r3, r3, #7
 80014ec:	4903      	ldr	r1, [pc, #12]	@ (80014fc <HAL_RCC_GetPCLK2Freq+0x24>)
 80014ee:	5ccb      	ldrb	r3, [r1, r3]
 80014f0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80014f4:	4618      	mov	r0, r3
 80014f6:	bd80      	pop	{r7, pc}
 80014f8:	40023800 	.word	0x40023800
 80014fc:	08006fb8 	.word	0x08006fb8

08001500 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001500:	b480      	push	{r7}
 8001502:	b083      	sub	sp, #12
 8001504:	af00      	add	r7, sp, #0
 8001506:	6078      	str	r0, [r7, #4]
 8001508:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	220f      	movs	r2, #15
 800150e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001510:	4b12      	ldr	r3, [pc, #72]	@ (800155c <HAL_RCC_GetClockConfig+0x5c>)
 8001512:	689b      	ldr	r3, [r3, #8]
 8001514:	f003 0203 	and.w	r2, r3, #3
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800151c:	4b0f      	ldr	r3, [pc, #60]	@ (800155c <HAL_RCC_GetClockConfig+0x5c>)
 800151e:	689b      	ldr	r3, [r3, #8]
 8001520:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001528:	4b0c      	ldr	r3, [pc, #48]	@ (800155c <HAL_RCC_GetClockConfig+0x5c>)
 800152a:	689b      	ldr	r3, [r3, #8]
 800152c:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001534:	4b09      	ldr	r3, [pc, #36]	@ (800155c <HAL_RCC_GetClockConfig+0x5c>)
 8001536:	689b      	ldr	r3, [r3, #8]
 8001538:	08db      	lsrs	r3, r3, #3
 800153a:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001542:	4b07      	ldr	r3, [pc, #28]	@ (8001560 <HAL_RCC_GetClockConfig+0x60>)
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	f003 020f 	and.w	r2, r3, #15
 800154a:	683b      	ldr	r3, [r7, #0]
 800154c:	601a      	str	r2, [r3, #0]
}
 800154e:	bf00      	nop
 8001550:	370c      	adds	r7, #12
 8001552:	46bd      	mov	sp, r7
 8001554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001558:	4770      	bx	lr
 800155a:	bf00      	nop
 800155c:	40023800 	.word	0x40023800
 8001560:	40023c00 	.word	0x40023c00

08001564 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001564:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001568:	b0ae      	sub	sp, #184	@ 0xb8
 800156a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800156c:	2300      	movs	r3, #0
 800156e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8001572:	2300      	movs	r3, #0
 8001574:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8001578:	2300      	movs	r3, #0
 800157a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 800157e:	2300      	movs	r3, #0
 8001580:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8001584:	2300      	movs	r3, #0
 8001586:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800158a:	4bcb      	ldr	r3, [pc, #812]	@ (80018b8 <HAL_RCC_GetSysClockFreq+0x354>)
 800158c:	689b      	ldr	r3, [r3, #8]
 800158e:	f003 030c 	and.w	r3, r3, #12
 8001592:	2b0c      	cmp	r3, #12
 8001594:	f200 8206 	bhi.w	80019a4 <HAL_RCC_GetSysClockFreq+0x440>
 8001598:	a201      	add	r2, pc, #4	@ (adr r2, 80015a0 <HAL_RCC_GetSysClockFreq+0x3c>)
 800159a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800159e:	bf00      	nop
 80015a0:	080015d5 	.word	0x080015d5
 80015a4:	080019a5 	.word	0x080019a5
 80015a8:	080019a5 	.word	0x080019a5
 80015ac:	080019a5 	.word	0x080019a5
 80015b0:	080015dd 	.word	0x080015dd
 80015b4:	080019a5 	.word	0x080019a5
 80015b8:	080019a5 	.word	0x080019a5
 80015bc:	080019a5 	.word	0x080019a5
 80015c0:	080015e5 	.word	0x080015e5
 80015c4:	080019a5 	.word	0x080019a5
 80015c8:	080019a5 	.word	0x080019a5
 80015cc:	080019a5 	.word	0x080019a5
 80015d0:	080017d5 	.word	0x080017d5
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80015d4:	4bb9      	ldr	r3, [pc, #740]	@ (80018bc <HAL_RCC_GetSysClockFreq+0x358>)
 80015d6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80015da:	e1e7      	b.n	80019ac <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80015dc:	4bb8      	ldr	r3, [pc, #736]	@ (80018c0 <HAL_RCC_GetSysClockFreq+0x35c>)
 80015de:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80015e2:	e1e3      	b.n	80019ac <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80015e4:	4bb4      	ldr	r3, [pc, #720]	@ (80018b8 <HAL_RCC_GetSysClockFreq+0x354>)
 80015e6:	685b      	ldr	r3, [r3, #4]
 80015e8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80015ec:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80015f0:	4bb1      	ldr	r3, [pc, #708]	@ (80018b8 <HAL_RCC_GetSysClockFreq+0x354>)
 80015f2:	685b      	ldr	r3, [r3, #4]
 80015f4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d071      	beq.n	80016e0 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80015fc:	4bae      	ldr	r3, [pc, #696]	@ (80018b8 <HAL_RCC_GetSysClockFreq+0x354>)
 80015fe:	685b      	ldr	r3, [r3, #4]
 8001600:	099b      	lsrs	r3, r3, #6
 8001602:	2200      	movs	r2, #0
 8001604:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8001608:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 800160c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001610:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001614:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8001618:	2300      	movs	r3, #0
 800161a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800161e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8001622:	4622      	mov	r2, r4
 8001624:	462b      	mov	r3, r5
 8001626:	f04f 0000 	mov.w	r0, #0
 800162a:	f04f 0100 	mov.w	r1, #0
 800162e:	0159      	lsls	r1, r3, #5
 8001630:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001634:	0150      	lsls	r0, r2, #5
 8001636:	4602      	mov	r2, r0
 8001638:	460b      	mov	r3, r1
 800163a:	4621      	mov	r1, r4
 800163c:	1a51      	subs	r1, r2, r1
 800163e:	6439      	str	r1, [r7, #64]	@ 0x40
 8001640:	4629      	mov	r1, r5
 8001642:	eb63 0301 	sbc.w	r3, r3, r1
 8001646:	647b      	str	r3, [r7, #68]	@ 0x44
 8001648:	f04f 0200 	mov.w	r2, #0
 800164c:	f04f 0300 	mov.w	r3, #0
 8001650:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8001654:	4649      	mov	r1, r9
 8001656:	018b      	lsls	r3, r1, #6
 8001658:	4641      	mov	r1, r8
 800165a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800165e:	4641      	mov	r1, r8
 8001660:	018a      	lsls	r2, r1, #6
 8001662:	4641      	mov	r1, r8
 8001664:	1a51      	subs	r1, r2, r1
 8001666:	63b9      	str	r1, [r7, #56]	@ 0x38
 8001668:	4649      	mov	r1, r9
 800166a:	eb63 0301 	sbc.w	r3, r3, r1
 800166e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001670:	f04f 0200 	mov.w	r2, #0
 8001674:	f04f 0300 	mov.w	r3, #0
 8001678:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 800167c:	4649      	mov	r1, r9
 800167e:	00cb      	lsls	r3, r1, #3
 8001680:	4641      	mov	r1, r8
 8001682:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001686:	4641      	mov	r1, r8
 8001688:	00ca      	lsls	r2, r1, #3
 800168a:	4610      	mov	r0, r2
 800168c:	4619      	mov	r1, r3
 800168e:	4603      	mov	r3, r0
 8001690:	4622      	mov	r2, r4
 8001692:	189b      	adds	r3, r3, r2
 8001694:	633b      	str	r3, [r7, #48]	@ 0x30
 8001696:	462b      	mov	r3, r5
 8001698:	460a      	mov	r2, r1
 800169a:	eb42 0303 	adc.w	r3, r2, r3
 800169e:	637b      	str	r3, [r7, #52]	@ 0x34
 80016a0:	f04f 0200 	mov.w	r2, #0
 80016a4:	f04f 0300 	mov.w	r3, #0
 80016a8:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80016ac:	4629      	mov	r1, r5
 80016ae:	024b      	lsls	r3, r1, #9
 80016b0:	4621      	mov	r1, r4
 80016b2:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80016b6:	4621      	mov	r1, r4
 80016b8:	024a      	lsls	r2, r1, #9
 80016ba:	4610      	mov	r0, r2
 80016bc:	4619      	mov	r1, r3
 80016be:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80016c2:	2200      	movs	r2, #0
 80016c4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80016c8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80016cc:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 80016d0:	f7fe fdf6 	bl	80002c0 <__aeabi_uldivmod>
 80016d4:	4602      	mov	r2, r0
 80016d6:	460b      	mov	r3, r1
 80016d8:	4613      	mov	r3, r2
 80016da:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80016de:	e067      	b.n	80017b0 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80016e0:	4b75      	ldr	r3, [pc, #468]	@ (80018b8 <HAL_RCC_GetSysClockFreq+0x354>)
 80016e2:	685b      	ldr	r3, [r3, #4]
 80016e4:	099b      	lsrs	r3, r3, #6
 80016e6:	2200      	movs	r2, #0
 80016e8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80016ec:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 80016f0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80016f4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80016f8:	67bb      	str	r3, [r7, #120]	@ 0x78
 80016fa:	2300      	movs	r3, #0
 80016fc:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80016fe:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8001702:	4622      	mov	r2, r4
 8001704:	462b      	mov	r3, r5
 8001706:	f04f 0000 	mov.w	r0, #0
 800170a:	f04f 0100 	mov.w	r1, #0
 800170e:	0159      	lsls	r1, r3, #5
 8001710:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001714:	0150      	lsls	r0, r2, #5
 8001716:	4602      	mov	r2, r0
 8001718:	460b      	mov	r3, r1
 800171a:	4621      	mov	r1, r4
 800171c:	1a51      	subs	r1, r2, r1
 800171e:	62b9      	str	r1, [r7, #40]	@ 0x28
 8001720:	4629      	mov	r1, r5
 8001722:	eb63 0301 	sbc.w	r3, r3, r1
 8001726:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001728:	f04f 0200 	mov.w	r2, #0
 800172c:	f04f 0300 	mov.w	r3, #0
 8001730:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8001734:	4649      	mov	r1, r9
 8001736:	018b      	lsls	r3, r1, #6
 8001738:	4641      	mov	r1, r8
 800173a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800173e:	4641      	mov	r1, r8
 8001740:	018a      	lsls	r2, r1, #6
 8001742:	4641      	mov	r1, r8
 8001744:	ebb2 0a01 	subs.w	sl, r2, r1
 8001748:	4649      	mov	r1, r9
 800174a:	eb63 0b01 	sbc.w	fp, r3, r1
 800174e:	f04f 0200 	mov.w	r2, #0
 8001752:	f04f 0300 	mov.w	r3, #0
 8001756:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800175a:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800175e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8001762:	4692      	mov	sl, r2
 8001764:	469b      	mov	fp, r3
 8001766:	4623      	mov	r3, r4
 8001768:	eb1a 0303 	adds.w	r3, sl, r3
 800176c:	623b      	str	r3, [r7, #32]
 800176e:	462b      	mov	r3, r5
 8001770:	eb4b 0303 	adc.w	r3, fp, r3
 8001774:	627b      	str	r3, [r7, #36]	@ 0x24
 8001776:	f04f 0200 	mov.w	r2, #0
 800177a:	f04f 0300 	mov.w	r3, #0
 800177e:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8001782:	4629      	mov	r1, r5
 8001784:	028b      	lsls	r3, r1, #10
 8001786:	4621      	mov	r1, r4
 8001788:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800178c:	4621      	mov	r1, r4
 800178e:	028a      	lsls	r2, r1, #10
 8001790:	4610      	mov	r0, r2
 8001792:	4619      	mov	r1, r3
 8001794:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001798:	2200      	movs	r2, #0
 800179a:	673b      	str	r3, [r7, #112]	@ 0x70
 800179c:	677a      	str	r2, [r7, #116]	@ 0x74
 800179e:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 80017a2:	f7fe fd8d 	bl	80002c0 <__aeabi_uldivmod>
 80017a6:	4602      	mov	r2, r0
 80017a8:	460b      	mov	r3, r1
 80017aa:	4613      	mov	r3, r2
 80017ac:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80017b0:	4b41      	ldr	r3, [pc, #260]	@ (80018b8 <HAL_RCC_GetSysClockFreq+0x354>)
 80017b2:	685b      	ldr	r3, [r3, #4]
 80017b4:	0c1b      	lsrs	r3, r3, #16
 80017b6:	f003 0303 	and.w	r3, r3, #3
 80017ba:	3301      	adds	r3, #1
 80017bc:	005b      	lsls	r3, r3, #1
 80017be:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 80017c2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80017c6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80017ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80017ce:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80017d2:	e0eb      	b.n	80019ac <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80017d4:	4b38      	ldr	r3, [pc, #224]	@ (80018b8 <HAL_RCC_GetSysClockFreq+0x354>)
 80017d6:	685b      	ldr	r3, [r3, #4]
 80017d8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80017dc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80017e0:	4b35      	ldr	r3, [pc, #212]	@ (80018b8 <HAL_RCC_GetSysClockFreq+0x354>)
 80017e2:	685b      	ldr	r3, [r3, #4]
 80017e4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d06b      	beq.n	80018c4 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80017ec:	4b32      	ldr	r3, [pc, #200]	@ (80018b8 <HAL_RCC_GetSysClockFreq+0x354>)
 80017ee:	685b      	ldr	r3, [r3, #4]
 80017f0:	099b      	lsrs	r3, r3, #6
 80017f2:	2200      	movs	r2, #0
 80017f4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80017f6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80017f8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80017fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80017fe:	663b      	str	r3, [r7, #96]	@ 0x60
 8001800:	2300      	movs	r3, #0
 8001802:	667b      	str	r3, [r7, #100]	@ 0x64
 8001804:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8001808:	4622      	mov	r2, r4
 800180a:	462b      	mov	r3, r5
 800180c:	f04f 0000 	mov.w	r0, #0
 8001810:	f04f 0100 	mov.w	r1, #0
 8001814:	0159      	lsls	r1, r3, #5
 8001816:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800181a:	0150      	lsls	r0, r2, #5
 800181c:	4602      	mov	r2, r0
 800181e:	460b      	mov	r3, r1
 8001820:	4621      	mov	r1, r4
 8001822:	1a51      	subs	r1, r2, r1
 8001824:	61b9      	str	r1, [r7, #24]
 8001826:	4629      	mov	r1, r5
 8001828:	eb63 0301 	sbc.w	r3, r3, r1
 800182c:	61fb      	str	r3, [r7, #28]
 800182e:	f04f 0200 	mov.w	r2, #0
 8001832:	f04f 0300 	mov.w	r3, #0
 8001836:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 800183a:	4659      	mov	r1, fp
 800183c:	018b      	lsls	r3, r1, #6
 800183e:	4651      	mov	r1, sl
 8001840:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001844:	4651      	mov	r1, sl
 8001846:	018a      	lsls	r2, r1, #6
 8001848:	4651      	mov	r1, sl
 800184a:	ebb2 0801 	subs.w	r8, r2, r1
 800184e:	4659      	mov	r1, fp
 8001850:	eb63 0901 	sbc.w	r9, r3, r1
 8001854:	f04f 0200 	mov.w	r2, #0
 8001858:	f04f 0300 	mov.w	r3, #0
 800185c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001860:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001864:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001868:	4690      	mov	r8, r2
 800186a:	4699      	mov	r9, r3
 800186c:	4623      	mov	r3, r4
 800186e:	eb18 0303 	adds.w	r3, r8, r3
 8001872:	613b      	str	r3, [r7, #16]
 8001874:	462b      	mov	r3, r5
 8001876:	eb49 0303 	adc.w	r3, r9, r3
 800187a:	617b      	str	r3, [r7, #20]
 800187c:	f04f 0200 	mov.w	r2, #0
 8001880:	f04f 0300 	mov.w	r3, #0
 8001884:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8001888:	4629      	mov	r1, r5
 800188a:	024b      	lsls	r3, r1, #9
 800188c:	4621      	mov	r1, r4
 800188e:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001892:	4621      	mov	r1, r4
 8001894:	024a      	lsls	r2, r1, #9
 8001896:	4610      	mov	r0, r2
 8001898:	4619      	mov	r1, r3
 800189a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800189e:	2200      	movs	r2, #0
 80018a0:	65bb      	str	r3, [r7, #88]	@ 0x58
 80018a2:	65fa      	str	r2, [r7, #92]	@ 0x5c
 80018a4:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80018a8:	f7fe fd0a 	bl	80002c0 <__aeabi_uldivmod>
 80018ac:	4602      	mov	r2, r0
 80018ae:	460b      	mov	r3, r1
 80018b0:	4613      	mov	r3, r2
 80018b2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80018b6:	e065      	b.n	8001984 <HAL_RCC_GetSysClockFreq+0x420>
 80018b8:	40023800 	.word	0x40023800
 80018bc:	00f42400 	.word	0x00f42400
 80018c0:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80018c4:	4b3d      	ldr	r3, [pc, #244]	@ (80019bc <HAL_RCC_GetSysClockFreq+0x458>)
 80018c6:	685b      	ldr	r3, [r3, #4]
 80018c8:	099b      	lsrs	r3, r3, #6
 80018ca:	2200      	movs	r2, #0
 80018cc:	4618      	mov	r0, r3
 80018ce:	4611      	mov	r1, r2
 80018d0:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80018d4:	653b      	str	r3, [r7, #80]	@ 0x50
 80018d6:	2300      	movs	r3, #0
 80018d8:	657b      	str	r3, [r7, #84]	@ 0x54
 80018da:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 80018de:	4642      	mov	r2, r8
 80018e0:	464b      	mov	r3, r9
 80018e2:	f04f 0000 	mov.w	r0, #0
 80018e6:	f04f 0100 	mov.w	r1, #0
 80018ea:	0159      	lsls	r1, r3, #5
 80018ec:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80018f0:	0150      	lsls	r0, r2, #5
 80018f2:	4602      	mov	r2, r0
 80018f4:	460b      	mov	r3, r1
 80018f6:	4641      	mov	r1, r8
 80018f8:	1a51      	subs	r1, r2, r1
 80018fa:	60b9      	str	r1, [r7, #8]
 80018fc:	4649      	mov	r1, r9
 80018fe:	eb63 0301 	sbc.w	r3, r3, r1
 8001902:	60fb      	str	r3, [r7, #12]
 8001904:	f04f 0200 	mov.w	r2, #0
 8001908:	f04f 0300 	mov.w	r3, #0
 800190c:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8001910:	4659      	mov	r1, fp
 8001912:	018b      	lsls	r3, r1, #6
 8001914:	4651      	mov	r1, sl
 8001916:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800191a:	4651      	mov	r1, sl
 800191c:	018a      	lsls	r2, r1, #6
 800191e:	4651      	mov	r1, sl
 8001920:	1a54      	subs	r4, r2, r1
 8001922:	4659      	mov	r1, fp
 8001924:	eb63 0501 	sbc.w	r5, r3, r1
 8001928:	f04f 0200 	mov.w	r2, #0
 800192c:	f04f 0300 	mov.w	r3, #0
 8001930:	00eb      	lsls	r3, r5, #3
 8001932:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001936:	00e2      	lsls	r2, r4, #3
 8001938:	4614      	mov	r4, r2
 800193a:	461d      	mov	r5, r3
 800193c:	4643      	mov	r3, r8
 800193e:	18e3      	adds	r3, r4, r3
 8001940:	603b      	str	r3, [r7, #0]
 8001942:	464b      	mov	r3, r9
 8001944:	eb45 0303 	adc.w	r3, r5, r3
 8001948:	607b      	str	r3, [r7, #4]
 800194a:	f04f 0200 	mov.w	r2, #0
 800194e:	f04f 0300 	mov.w	r3, #0
 8001952:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001956:	4629      	mov	r1, r5
 8001958:	028b      	lsls	r3, r1, #10
 800195a:	4621      	mov	r1, r4
 800195c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001960:	4621      	mov	r1, r4
 8001962:	028a      	lsls	r2, r1, #10
 8001964:	4610      	mov	r0, r2
 8001966:	4619      	mov	r1, r3
 8001968:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800196c:	2200      	movs	r2, #0
 800196e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001970:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8001972:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8001976:	f7fe fca3 	bl	80002c0 <__aeabi_uldivmod>
 800197a:	4602      	mov	r2, r0
 800197c:	460b      	mov	r3, r1
 800197e:	4613      	mov	r3, r2
 8001980:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8001984:	4b0d      	ldr	r3, [pc, #52]	@ (80019bc <HAL_RCC_GetSysClockFreq+0x458>)
 8001986:	685b      	ldr	r3, [r3, #4]
 8001988:	0f1b      	lsrs	r3, r3, #28
 800198a:	f003 0307 	and.w	r3, r3, #7
 800198e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8001992:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8001996:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800199a:	fbb2 f3f3 	udiv	r3, r2, r3
 800199e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80019a2:	e003      	b.n	80019ac <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80019a4:	4b06      	ldr	r3, [pc, #24]	@ (80019c0 <HAL_RCC_GetSysClockFreq+0x45c>)
 80019a6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80019aa:	bf00      	nop
    }
  }
  return sysclockfreq;
 80019ac:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 80019b0:	4618      	mov	r0, r3
 80019b2:	37b8      	adds	r7, #184	@ 0xb8
 80019b4:	46bd      	mov	sp, r7
 80019b6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80019ba:	bf00      	nop
 80019bc:	40023800 	.word	0x40023800
 80019c0:	00f42400 	.word	0x00f42400

080019c4 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80019c4:	b580      	push	{r7, lr}
 80019c6:	b086      	sub	sp, #24
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d101      	bne.n	80019d6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80019d2:	2301      	movs	r3, #1
 80019d4:	e28d      	b.n	8001ef2 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	f003 0301 	and.w	r3, r3, #1
 80019de:	2b00      	cmp	r3, #0
 80019e0:	f000 8083 	beq.w	8001aea <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80019e4:	4b94      	ldr	r3, [pc, #592]	@ (8001c38 <HAL_RCC_OscConfig+0x274>)
 80019e6:	689b      	ldr	r3, [r3, #8]
 80019e8:	f003 030c 	and.w	r3, r3, #12
 80019ec:	2b04      	cmp	r3, #4
 80019ee:	d019      	beq.n	8001a24 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80019f0:	4b91      	ldr	r3, [pc, #580]	@ (8001c38 <HAL_RCC_OscConfig+0x274>)
 80019f2:	689b      	ldr	r3, [r3, #8]
 80019f4:	f003 030c 	and.w	r3, r3, #12
        || \
 80019f8:	2b08      	cmp	r3, #8
 80019fa:	d106      	bne.n	8001a0a <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80019fc:	4b8e      	ldr	r3, [pc, #568]	@ (8001c38 <HAL_RCC_OscConfig+0x274>)
 80019fe:	685b      	ldr	r3, [r3, #4]
 8001a00:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001a04:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001a08:	d00c      	beq.n	8001a24 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001a0a:	4b8b      	ldr	r3, [pc, #556]	@ (8001c38 <HAL_RCC_OscConfig+0x274>)
 8001a0c:	689b      	ldr	r3, [r3, #8]
 8001a0e:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8001a12:	2b0c      	cmp	r3, #12
 8001a14:	d112      	bne.n	8001a3c <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001a16:	4b88      	ldr	r3, [pc, #544]	@ (8001c38 <HAL_RCC_OscConfig+0x274>)
 8001a18:	685b      	ldr	r3, [r3, #4]
 8001a1a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001a1e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001a22:	d10b      	bne.n	8001a3c <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a24:	4b84      	ldr	r3, [pc, #528]	@ (8001c38 <HAL_RCC_OscConfig+0x274>)
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d05b      	beq.n	8001ae8 <HAL_RCC_OscConfig+0x124>
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	685b      	ldr	r3, [r3, #4]
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d157      	bne.n	8001ae8 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8001a38:	2301      	movs	r3, #1
 8001a3a:	e25a      	b.n	8001ef2 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	685b      	ldr	r3, [r3, #4]
 8001a40:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001a44:	d106      	bne.n	8001a54 <HAL_RCC_OscConfig+0x90>
 8001a46:	4b7c      	ldr	r3, [pc, #496]	@ (8001c38 <HAL_RCC_OscConfig+0x274>)
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	4a7b      	ldr	r2, [pc, #492]	@ (8001c38 <HAL_RCC_OscConfig+0x274>)
 8001a4c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001a50:	6013      	str	r3, [r2, #0]
 8001a52:	e01d      	b.n	8001a90 <HAL_RCC_OscConfig+0xcc>
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	685b      	ldr	r3, [r3, #4]
 8001a58:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001a5c:	d10c      	bne.n	8001a78 <HAL_RCC_OscConfig+0xb4>
 8001a5e:	4b76      	ldr	r3, [pc, #472]	@ (8001c38 <HAL_RCC_OscConfig+0x274>)
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	4a75      	ldr	r2, [pc, #468]	@ (8001c38 <HAL_RCC_OscConfig+0x274>)
 8001a64:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001a68:	6013      	str	r3, [r2, #0]
 8001a6a:	4b73      	ldr	r3, [pc, #460]	@ (8001c38 <HAL_RCC_OscConfig+0x274>)
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	4a72      	ldr	r2, [pc, #456]	@ (8001c38 <HAL_RCC_OscConfig+0x274>)
 8001a70:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001a74:	6013      	str	r3, [r2, #0]
 8001a76:	e00b      	b.n	8001a90 <HAL_RCC_OscConfig+0xcc>
 8001a78:	4b6f      	ldr	r3, [pc, #444]	@ (8001c38 <HAL_RCC_OscConfig+0x274>)
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	4a6e      	ldr	r2, [pc, #440]	@ (8001c38 <HAL_RCC_OscConfig+0x274>)
 8001a7e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001a82:	6013      	str	r3, [r2, #0]
 8001a84:	4b6c      	ldr	r3, [pc, #432]	@ (8001c38 <HAL_RCC_OscConfig+0x274>)
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	4a6b      	ldr	r2, [pc, #428]	@ (8001c38 <HAL_RCC_OscConfig+0x274>)
 8001a8a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001a8e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	685b      	ldr	r3, [r3, #4]
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d013      	beq.n	8001ac0 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a98:	f7ff f97c 	bl	8000d94 <HAL_GetTick>
 8001a9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a9e:	e008      	b.n	8001ab2 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001aa0:	f7ff f978 	bl	8000d94 <HAL_GetTick>
 8001aa4:	4602      	mov	r2, r0
 8001aa6:	693b      	ldr	r3, [r7, #16]
 8001aa8:	1ad3      	subs	r3, r2, r3
 8001aaa:	2b64      	cmp	r3, #100	@ 0x64
 8001aac:	d901      	bls.n	8001ab2 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8001aae:	2303      	movs	r3, #3
 8001ab0:	e21f      	b.n	8001ef2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ab2:	4b61      	ldr	r3, [pc, #388]	@ (8001c38 <HAL_RCC_OscConfig+0x274>)
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d0f0      	beq.n	8001aa0 <HAL_RCC_OscConfig+0xdc>
 8001abe:	e014      	b.n	8001aea <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ac0:	f7ff f968 	bl	8000d94 <HAL_GetTick>
 8001ac4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001ac6:	e008      	b.n	8001ada <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ac8:	f7ff f964 	bl	8000d94 <HAL_GetTick>
 8001acc:	4602      	mov	r2, r0
 8001ace:	693b      	ldr	r3, [r7, #16]
 8001ad0:	1ad3      	subs	r3, r2, r3
 8001ad2:	2b64      	cmp	r3, #100	@ 0x64
 8001ad4:	d901      	bls.n	8001ada <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8001ad6:	2303      	movs	r3, #3
 8001ad8:	e20b      	b.n	8001ef2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001ada:	4b57      	ldr	r3, [pc, #348]	@ (8001c38 <HAL_RCC_OscConfig+0x274>)
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d1f0      	bne.n	8001ac8 <HAL_RCC_OscConfig+0x104>
 8001ae6:	e000      	b.n	8001aea <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ae8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	f003 0302 	and.w	r3, r3, #2
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d06f      	beq.n	8001bd6 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8001af6:	4b50      	ldr	r3, [pc, #320]	@ (8001c38 <HAL_RCC_OscConfig+0x274>)
 8001af8:	689b      	ldr	r3, [r3, #8]
 8001afa:	f003 030c 	and.w	r3, r3, #12
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d017      	beq.n	8001b32 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8001b02:	4b4d      	ldr	r3, [pc, #308]	@ (8001c38 <HAL_RCC_OscConfig+0x274>)
 8001b04:	689b      	ldr	r3, [r3, #8]
 8001b06:	f003 030c 	and.w	r3, r3, #12
        || \
 8001b0a:	2b08      	cmp	r3, #8
 8001b0c:	d105      	bne.n	8001b1a <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8001b0e:	4b4a      	ldr	r3, [pc, #296]	@ (8001c38 <HAL_RCC_OscConfig+0x274>)
 8001b10:	685b      	ldr	r3, [r3, #4]
 8001b12:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d00b      	beq.n	8001b32 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001b1a:	4b47      	ldr	r3, [pc, #284]	@ (8001c38 <HAL_RCC_OscConfig+0x274>)
 8001b1c:	689b      	ldr	r3, [r3, #8]
 8001b1e:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8001b22:	2b0c      	cmp	r3, #12
 8001b24:	d11c      	bne.n	8001b60 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001b26:	4b44      	ldr	r3, [pc, #272]	@ (8001c38 <HAL_RCC_OscConfig+0x274>)
 8001b28:	685b      	ldr	r3, [r3, #4]
 8001b2a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d116      	bne.n	8001b60 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001b32:	4b41      	ldr	r3, [pc, #260]	@ (8001c38 <HAL_RCC_OscConfig+0x274>)
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	f003 0302 	and.w	r3, r3, #2
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d005      	beq.n	8001b4a <HAL_RCC_OscConfig+0x186>
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	68db      	ldr	r3, [r3, #12]
 8001b42:	2b01      	cmp	r3, #1
 8001b44:	d001      	beq.n	8001b4a <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8001b46:	2301      	movs	r3, #1
 8001b48:	e1d3      	b.n	8001ef2 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b4a:	4b3b      	ldr	r3, [pc, #236]	@ (8001c38 <HAL_RCC_OscConfig+0x274>)
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	691b      	ldr	r3, [r3, #16]
 8001b56:	00db      	lsls	r3, r3, #3
 8001b58:	4937      	ldr	r1, [pc, #220]	@ (8001c38 <HAL_RCC_OscConfig+0x274>)
 8001b5a:	4313      	orrs	r3, r2
 8001b5c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001b5e:	e03a      	b.n	8001bd6 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	68db      	ldr	r3, [r3, #12]
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d020      	beq.n	8001baa <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001b68:	4b34      	ldr	r3, [pc, #208]	@ (8001c3c <HAL_RCC_OscConfig+0x278>)
 8001b6a:	2201      	movs	r2, #1
 8001b6c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b6e:	f7ff f911 	bl	8000d94 <HAL_GetTick>
 8001b72:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b74:	e008      	b.n	8001b88 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001b76:	f7ff f90d 	bl	8000d94 <HAL_GetTick>
 8001b7a:	4602      	mov	r2, r0
 8001b7c:	693b      	ldr	r3, [r7, #16]
 8001b7e:	1ad3      	subs	r3, r2, r3
 8001b80:	2b02      	cmp	r3, #2
 8001b82:	d901      	bls.n	8001b88 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8001b84:	2303      	movs	r3, #3
 8001b86:	e1b4      	b.n	8001ef2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b88:	4b2b      	ldr	r3, [pc, #172]	@ (8001c38 <HAL_RCC_OscConfig+0x274>)
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	f003 0302 	and.w	r3, r3, #2
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d0f0      	beq.n	8001b76 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b94:	4b28      	ldr	r3, [pc, #160]	@ (8001c38 <HAL_RCC_OscConfig+0x274>)
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	691b      	ldr	r3, [r3, #16]
 8001ba0:	00db      	lsls	r3, r3, #3
 8001ba2:	4925      	ldr	r1, [pc, #148]	@ (8001c38 <HAL_RCC_OscConfig+0x274>)
 8001ba4:	4313      	orrs	r3, r2
 8001ba6:	600b      	str	r3, [r1, #0]
 8001ba8:	e015      	b.n	8001bd6 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001baa:	4b24      	ldr	r3, [pc, #144]	@ (8001c3c <HAL_RCC_OscConfig+0x278>)
 8001bac:	2200      	movs	r2, #0
 8001bae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001bb0:	f7ff f8f0 	bl	8000d94 <HAL_GetTick>
 8001bb4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001bb6:	e008      	b.n	8001bca <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001bb8:	f7ff f8ec 	bl	8000d94 <HAL_GetTick>
 8001bbc:	4602      	mov	r2, r0
 8001bbe:	693b      	ldr	r3, [r7, #16]
 8001bc0:	1ad3      	subs	r3, r2, r3
 8001bc2:	2b02      	cmp	r3, #2
 8001bc4:	d901      	bls.n	8001bca <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8001bc6:	2303      	movs	r3, #3
 8001bc8:	e193      	b.n	8001ef2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001bca:	4b1b      	ldr	r3, [pc, #108]	@ (8001c38 <HAL_RCC_OscConfig+0x274>)
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	f003 0302 	and.w	r3, r3, #2
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d1f0      	bne.n	8001bb8 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	f003 0308 	and.w	r3, r3, #8
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d036      	beq.n	8001c50 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	695b      	ldr	r3, [r3, #20]
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d016      	beq.n	8001c18 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001bea:	4b15      	ldr	r3, [pc, #84]	@ (8001c40 <HAL_RCC_OscConfig+0x27c>)
 8001bec:	2201      	movs	r2, #1
 8001bee:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001bf0:	f7ff f8d0 	bl	8000d94 <HAL_GetTick>
 8001bf4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001bf6:	e008      	b.n	8001c0a <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001bf8:	f7ff f8cc 	bl	8000d94 <HAL_GetTick>
 8001bfc:	4602      	mov	r2, r0
 8001bfe:	693b      	ldr	r3, [r7, #16]
 8001c00:	1ad3      	subs	r3, r2, r3
 8001c02:	2b02      	cmp	r3, #2
 8001c04:	d901      	bls.n	8001c0a <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8001c06:	2303      	movs	r3, #3
 8001c08:	e173      	b.n	8001ef2 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c0a:	4b0b      	ldr	r3, [pc, #44]	@ (8001c38 <HAL_RCC_OscConfig+0x274>)
 8001c0c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001c0e:	f003 0302 	and.w	r3, r3, #2
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d0f0      	beq.n	8001bf8 <HAL_RCC_OscConfig+0x234>
 8001c16:	e01b      	b.n	8001c50 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001c18:	4b09      	ldr	r3, [pc, #36]	@ (8001c40 <HAL_RCC_OscConfig+0x27c>)
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c1e:	f7ff f8b9 	bl	8000d94 <HAL_GetTick>
 8001c22:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c24:	e00e      	b.n	8001c44 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c26:	f7ff f8b5 	bl	8000d94 <HAL_GetTick>
 8001c2a:	4602      	mov	r2, r0
 8001c2c:	693b      	ldr	r3, [r7, #16]
 8001c2e:	1ad3      	subs	r3, r2, r3
 8001c30:	2b02      	cmp	r3, #2
 8001c32:	d907      	bls.n	8001c44 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8001c34:	2303      	movs	r3, #3
 8001c36:	e15c      	b.n	8001ef2 <HAL_RCC_OscConfig+0x52e>
 8001c38:	40023800 	.word	0x40023800
 8001c3c:	42470000 	.word	0x42470000
 8001c40:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c44:	4b8a      	ldr	r3, [pc, #552]	@ (8001e70 <HAL_RCC_OscConfig+0x4ac>)
 8001c46:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001c48:	f003 0302 	and.w	r3, r3, #2
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d1ea      	bne.n	8001c26 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	f003 0304 	and.w	r3, r3, #4
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	f000 8097 	beq.w	8001d8c <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001c5e:	2300      	movs	r3, #0
 8001c60:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001c62:	4b83      	ldr	r3, [pc, #524]	@ (8001e70 <HAL_RCC_OscConfig+0x4ac>)
 8001c64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c66:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d10f      	bne.n	8001c8e <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001c6e:	2300      	movs	r3, #0
 8001c70:	60bb      	str	r3, [r7, #8]
 8001c72:	4b7f      	ldr	r3, [pc, #508]	@ (8001e70 <HAL_RCC_OscConfig+0x4ac>)
 8001c74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c76:	4a7e      	ldr	r2, [pc, #504]	@ (8001e70 <HAL_RCC_OscConfig+0x4ac>)
 8001c78:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001c7c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c7e:	4b7c      	ldr	r3, [pc, #496]	@ (8001e70 <HAL_RCC_OscConfig+0x4ac>)
 8001c80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c82:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c86:	60bb      	str	r3, [r7, #8]
 8001c88:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001c8a:	2301      	movs	r3, #1
 8001c8c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c8e:	4b79      	ldr	r3, [pc, #484]	@ (8001e74 <HAL_RCC_OscConfig+0x4b0>)
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d118      	bne.n	8001ccc <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001c9a:	4b76      	ldr	r3, [pc, #472]	@ (8001e74 <HAL_RCC_OscConfig+0x4b0>)
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	4a75      	ldr	r2, [pc, #468]	@ (8001e74 <HAL_RCC_OscConfig+0x4b0>)
 8001ca0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001ca4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001ca6:	f7ff f875 	bl	8000d94 <HAL_GetTick>
 8001caa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001cac:	e008      	b.n	8001cc0 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001cae:	f7ff f871 	bl	8000d94 <HAL_GetTick>
 8001cb2:	4602      	mov	r2, r0
 8001cb4:	693b      	ldr	r3, [r7, #16]
 8001cb6:	1ad3      	subs	r3, r2, r3
 8001cb8:	2b02      	cmp	r3, #2
 8001cba:	d901      	bls.n	8001cc0 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8001cbc:	2303      	movs	r3, #3
 8001cbe:	e118      	b.n	8001ef2 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001cc0:	4b6c      	ldr	r3, [pc, #432]	@ (8001e74 <HAL_RCC_OscConfig+0x4b0>)
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d0f0      	beq.n	8001cae <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	689b      	ldr	r3, [r3, #8]
 8001cd0:	2b01      	cmp	r3, #1
 8001cd2:	d106      	bne.n	8001ce2 <HAL_RCC_OscConfig+0x31e>
 8001cd4:	4b66      	ldr	r3, [pc, #408]	@ (8001e70 <HAL_RCC_OscConfig+0x4ac>)
 8001cd6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001cd8:	4a65      	ldr	r2, [pc, #404]	@ (8001e70 <HAL_RCC_OscConfig+0x4ac>)
 8001cda:	f043 0301 	orr.w	r3, r3, #1
 8001cde:	6713      	str	r3, [r2, #112]	@ 0x70
 8001ce0:	e01c      	b.n	8001d1c <HAL_RCC_OscConfig+0x358>
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	689b      	ldr	r3, [r3, #8]
 8001ce6:	2b05      	cmp	r3, #5
 8001ce8:	d10c      	bne.n	8001d04 <HAL_RCC_OscConfig+0x340>
 8001cea:	4b61      	ldr	r3, [pc, #388]	@ (8001e70 <HAL_RCC_OscConfig+0x4ac>)
 8001cec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001cee:	4a60      	ldr	r2, [pc, #384]	@ (8001e70 <HAL_RCC_OscConfig+0x4ac>)
 8001cf0:	f043 0304 	orr.w	r3, r3, #4
 8001cf4:	6713      	str	r3, [r2, #112]	@ 0x70
 8001cf6:	4b5e      	ldr	r3, [pc, #376]	@ (8001e70 <HAL_RCC_OscConfig+0x4ac>)
 8001cf8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001cfa:	4a5d      	ldr	r2, [pc, #372]	@ (8001e70 <HAL_RCC_OscConfig+0x4ac>)
 8001cfc:	f043 0301 	orr.w	r3, r3, #1
 8001d00:	6713      	str	r3, [r2, #112]	@ 0x70
 8001d02:	e00b      	b.n	8001d1c <HAL_RCC_OscConfig+0x358>
 8001d04:	4b5a      	ldr	r3, [pc, #360]	@ (8001e70 <HAL_RCC_OscConfig+0x4ac>)
 8001d06:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001d08:	4a59      	ldr	r2, [pc, #356]	@ (8001e70 <HAL_RCC_OscConfig+0x4ac>)
 8001d0a:	f023 0301 	bic.w	r3, r3, #1
 8001d0e:	6713      	str	r3, [r2, #112]	@ 0x70
 8001d10:	4b57      	ldr	r3, [pc, #348]	@ (8001e70 <HAL_RCC_OscConfig+0x4ac>)
 8001d12:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001d14:	4a56      	ldr	r2, [pc, #344]	@ (8001e70 <HAL_RCC_OscConfig+0x4ac>)
 8001d16:	f023 0304 	bic.w	r3, r3, #4
 8001d1a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	689b      	ldr	r3, [r3, #8]
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d015      	beq.n	8001d50 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d24:	f7ff f836 	bl	8000d94 <HAL_GetTick>
 8001d28:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d2a:	e00a      	b.n	8001d42 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d2c:	f7ff f832 	bl	8000d94 <HAL_GetTick>
 8001d30:	4602      	mov	r2, r0
 8001d32:	693b      	ldr	r3, [r7, #16]
 8001d34:	1ad3      	subs	r3, r2, r3
 8001d36:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d3a:	4293      	cmp	r3, r2
 8001d3c:	d901      	bls.n	8001d42 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8001d3e:	2303      	movs	r3, #3
 8001d40:	e0d7      	b.n	8001ef2 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d42:	4b4b      	ldr	r3, [pc, #300]	@ (8001e70 <HAL_RCC_OscConfig+0x4ac>)
 8001d44:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001d46:	f003 0302 	and.w	r3, r3, #2
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d0ee      	beq.n	8001d2c <HAL_RCC_OscConfig+0x368>
 8001d4e:	e014      	b.n	8001d7a <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d50:	f7ff f820 	bl	8000d94 <HAL_GetTick>
 8001d54:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001d56:	e00a      	b.n	8001d6e <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d58:	f7ff f81c 	bl	8000d94 <HAL_GetTick>
 8001d5c:	4602      	mov	r2, r0
 8001d5e:	693b      	ldr	r3, [r7, #16]
 8001d60:	1ad3      	subs	r3, r2, r3
 8001d62:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d66:	4293      	cmp	r3, r2
 8001d68:	d901      	bls.n	8001d6e <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8001d6a:	2303      	movs	r3, #3
 8001d6c:	e0c1      	b.n	8001ef2 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001d6e:	4b40      	ldr	r3, [pc, #256]	@ (8001e70 <HAL_RCC_OscConfig+0x4ac>)
 8001d70:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001d72:	f003 0302 	and.w	r3, r3, #2
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d1ee      	bne.n	8001d58 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001d7a:	7dfb      	ldrb	r3, [r7, #23]
 8001d7c:	2b01      	cmp	r3, #1
 8001d7e:	d105      	bne.n	8001d8c <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001d80:	4b3b      	ldr	r3, [pc, #236]	@ (8001e70 <HAL_RCC_OscConfig+0x4ac>)
 8001d82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d84:	4a3a      	ldr	r2, [pc, #232]	@ (8001e70 <HAL_RCC_OscConfig+0x4ac>)
 8001d86:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001d8a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	699b      	ldr	r3, [r3, #24]
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	f000 80ad 	beq.w	8001ef0 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001d96:	4b36      	ldr	r3, [pc, #216]	@ (8001e70 <HAL_RCC_OscConfig+0x4ac>)
 8001d98:	689b      	ldr	r3, [r3, #8]
 8001d9a:	f003 030c 	and.w	r3, r3, #12
 8001d9e:	2b08      	cmp	r3, #8
 8001da0:	d060      	beq.n	8001e64 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	699b      	ldr	r3, [r3, #24]
 8001da6:	2b02      	cmp	r3, #2
 8001da8:	d145      	bne.n	8001e36 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001daa:	4b33      	ldr	r3, [pc, #204]	@ (8001e78 <HAL_RCC_OscConfig+0x4b4>)
 8001dac:	2200      	movs	r2, #0
 8001dae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001db0:	f7fe fff0 	bl	8000d94 <HAL_GetTick>
 8001db4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001db6:	e008      	b.n	8001dca <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001db8:	f7fe ffec 	bl	8000d94 <HAL_GetTick>
 8001dbc:	4602      	mov	r2, r0
 8001dbe:	693b      	ldr	r3, [r7, #16]
 8001dc0:	1ad3      	subs	r3, r2, r3
 8001dc2:	2b02      	cmp	r3, #2
 8001dc4:	d901      	bls.n	8001dca <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8001dc6:	2303      	movs	r3, #3
 8001dc8:	e093      	b.n	8001ef2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001dca:	4b29      	ldr	r3, [pc, #164]	@ (8001e70 <HAL_RCC_OscConfig+0x4ac>)
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d1f0      	bne.n	8001db8 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	69da      	ldr	r2, [r3, #28]
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	6a1b      	ldr	r3, [r3, #32]
 8001dde:	431a      	orrs	r2, r3
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001de4:	019b      	lsls	r3, r3, #6
 8001de6:	431a      	orrs	r2, r3
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001dec:	085b      	lsrs	r3, r3, #1
 8001dee:	3b01      	subs	r3, #1
 8001df0:	041b      	lsls	r3, r3, #16
 8001df2:	431a      	orrs	r2, r3
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001df8:	061b      	lsls	r3, r3, #24
 8001dfa:	431a      	orrs	r2, r3
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e00:	071b      	lsls	r3, r3, #28
 8001e02:	491b      	ldr	r1, [pc, #108]	@ (8001e70 <HAL_RCC_OscConfig+0x4ac>)
 8001e04:	4313      	orrs	r3, r2
 8001e06:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001e08:	4b1b      	ldr	r3, [pc, #108]	@ (8001e78 <HAL_RCC_OscConfig+0x4b4>)
 8001e0a:	2201      	movs	r2, #1
 8001e0c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e0e:	f7fe ffc1 	bl	8000d94 <HAL_GetTick>
 8001e12:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001e14:	e008      	b.n	8001e28 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e16:	f7fe ffbd 	bl	8000d94 <HAL_GetTick>
 8001e1a:	4602      	mov	r2, r0
 8001e1c:	693b      	ldr	r3, [r7, #16]
 8001e1e:	1ad3      	subs	r3, r2, r3
 8001e20:	2b02      	cmp	r3, #2
 8001e22:	d901      	bls.n	8001e28 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8001e24:	2303      	movs	r3, #3
 8001e26:	e064      	b.n	8001ef2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001e28:	4b11      	ldr	r3, [pc, #68]	@ (8001e70 <HAL_RCC_OscConfig+0x4ac>)
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d0f0      	beq.n	8001e16 <HAL_RCC_OscConfig+0x452>
 8001e34:	e05c      	b.n	8001ef0 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e36:	4b10      	ldr	r3, [pc, #64]	@ (8001e78 <HAL_RCC_OscConfig+0x4b4>)
 8001e38:	2200      	movs	r2, #0
 8001e3a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e3c:	f7fe ffaa 	bl	8000d94 <HAL_GetTick>
 8001e40:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001e42:	e008      	b.n	8001e56 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e44:	f7fe ffa6 	bl	8000d94 <HAL_GetTick>
 8001e48:	4602      	mov	r2, r0
 8001e4a:	693b      	ldr	r3, [r7, #16]
 8001e4c:	1ad3      	subs	r3, r2, r3
 8001e4e:	2b02      	cmp	r3, #2
 8001e50:	d901      	bls.n	8001e56 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8001e52:	2303      	movs	r3, #3
 8001e54:	e04d      	b.n	8001ef2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001e56:	4b06      	ldr	r3, [pc, #24]	@ (8001e70 <HAL_RCC_OscConfig+0x4ac>)
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d1f0      	bne.n	8001e44 <HAL_RCC_OscConfig+0x480>
 8001e62:	e045      	b.n	8001ef0 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	699b      	ldr	r3, [r3, #24]
 8001e68:	2b01      	cmp	r3, #1
 8001e6a:	d107      	bne.n	8001e7c <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8001e6c:	2301      	movs	r3, #1
 8001e6e:	e040      	b.n	8001ef2 <HAL_RCC_OscConfig+0x52e>
 8001e70:	40023800 	.word	0x40023800
 8001e74:	40007000 	.word	0x40007000
 8001e78:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001e7c:	4b1f      	ldr	r3, [pc, #124]	@ (8001efc <HAL_RCC_OscConfig+0x538>)
 8001e7e:	685b      	ldr	r3, [r3, #4]
 8001e80:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	699b      	ldr	r3, [r3, #24]
 8001e86:	2b01      	cmp	r3, #1
 8001e88:	d030      	beq.n	8001eec <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e8a:	68fb      	ldr	r3, [r7, #12]
 8001e8c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001e94:	429a      	cmp	r2, r3
 8001e96:	d129      	bne.n	8001eec <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ea2:	429a      	cmp	r2, r3
 8001ea4:	d122      	bne.n	8001eec <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001ea6:	68fa      	ldr	r2, [r7, #12]
 8001ea8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001eac:	4013      	ands	r3, r2
 8001eae:	687a      	ldr	r2, [r7, #4]
 8001eb0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001eb2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001eb4:	4293      	cmp	r3, r2
 8001eb6:	d119      	bne.n	8001eec <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ec2:	085b      	lsrs	r3, r3, #1
 8001ec4:	3b01      	subs	r3, #1
 8001ec6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001ec8:	429a      	cmp	r2, r3
 8001eca:	d10f      	bne.n	8001eec <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ed6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001ed8:	429a      	cmp	r2, r3
 8001eda:	d107      	bne.n	8001eec <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8001edc:	68fb      	ldr	r3, [r7, #12]
 8001ede:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ee6:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001ee8:	429a      	cmp	r2, r3
 8001eea:	d001      	beq.n	8001ef0 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8001eec:	2301      	movs	r3, #1
 8001eee:	e000      	b.n	8001ef2 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8001ef0:	2300      	movs	r3, #0
}
 8001ef2:	4618      	mov	r0, r3
 8001ef4:	3718      	adds	r7, #24
 8001ef6:	46bd      	mov	sp, r7
 8001ef8:	bd80      	pop	{r7, pc}
 8001efa:	bf00      	nop
 8001efc:	40023800 	.word	0x40023800

08001f00 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	b082      	sub	sp, #8
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d101      	bne.n	8001f12 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001f0e:	2301      	movs	r3, #1
 8001f10:	e041      	b.n	8001f96 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001f18:	b2db      	uxtb	r3, r3
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d106      	bne.n	8001f2c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	2200      	movs	r2, #0
 8001f22:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001f26:	6878      	ldr	r0, [r7, #4]
 8001f28:	f000 f839 	bl	8001f9e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	2202      	movs	r2, #2
 8001f30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681a      	ldr	r2, [r3, #0]
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	3304      	adds	r3, #4
 8001f3c:	4619      	mov	r1, r3
 8001f3e:	4610      	mov	r0, r2
 8001f40:	f000 f9c0 	bl	80022c4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	2201      	movs	r2, #1
 8001f48:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	2201      	movs	r2, #1
 8001f50:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	2201      	movs	r2, #1
 8001f58:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	2201      	movs	r2, #1
 8001f60:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	2201      	movs	r2, #1
 8001f68:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	2201      	movs	r2, #1
 8001f70:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	2201      	movs	r2, #1
 8001f78:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	2201      	movs	r2, #1
 8001f80:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	2201      	movs	r2, #1
 8001f88:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	2201      	movs	r2, #1
 8001f90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001f94:	2300      	movs	r3, #0
}
 8001f96:	4618      	mov	r0, r3
 8001f98:	3708      	adds	r7, #8
 8001f9a:	46bd      	mov	sp, r7
 8001f9c:	bd80      	pop	{r7, pc}

08001f9e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001f9e:	b480      	push	{r7}
 8001fa0:	b083      	sub	sp, #12
 8001fa2:	af00      	add	r7, sp, #0
 8001fa4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001fa6:	bf00      	nop
 8001fa8:	370c      	adds	r7, #12
 8001faa:	46bd      	mov	sp, r7
 8001fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb0:	4770      	bx	lr
	...

08001fb4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001fb4:	b480      	push	{r7}
 8001fb6:	b085      	sub	sp, #20
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001fc2:	b2db      	uxtb	r3, r3
 8001fc4:	2b01      	cmp	r3, #1
 8001fc6:	d001      	beq.n	8001fcc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001fc8:	2301      	movs	r3, #1
 8001fca:	e04e      	b.n	800206a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	2202      	movs	r2, #2
 8001fd0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	68da      	ldr	r2, [r3, #12]
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	f042 0201 	orr.w	r2, r2, #1
 8001fe2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	4a23      	ldr	r2, [pc, #140]	@ (8002078 <HAL_TIM_Base_Start_IT+0xc4>)
 8001fea:	4293      	cmp	r3, r2
 8001fec:	d022      	beq.n	8002034 <HAL_TIM_Base_Start_IT+0x80>
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001ff6:	d01d      	beq.n	8002034 <HAL_TIM_Base_Start_IT+0x80>
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	4a1f      	ldr	r2, [pc, #124]	@ (800207c <HAL_TIM_Base_Start_IT+0xc8>)
 8001ffe:	4293      	cmp	r3, r2
 8002000:	d018      	beq.n	8002034 <HAL_TIM_Base_Start_IT+0x80>
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	4a1e      	ldr	r2, [pc, #120]	@ (8002080 <HAL_TIM_Base_Start_IT+0xcc>)
 8002008:	4293      	cmp	r3, r2
 800200a:	d013      	beq.n	8002034 <HAL_TIM_Base_Start_IT+0x80>
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	4a1c      	ldr	r2, [pc, #112]	@ (8002084 <HAL_TIM_Base_Start_IT+0xd0>)
 8002012:	4293      	cmp	r3, r2
 8002014:	d00e      	beq.n	8002034 <HAL_TIM_Base_Start_IT+0x80>
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	4a1b      	ldr	r2, [pc, #108]	@ (8002088 <HAL_TIM_Base_Start_IT+0xd4>)
 800201c:	4293      	cmp	r3, r2
 800201e:	d009      	beq.n	8002034 <HAL_TIM_Base_Start_IT+0x80>
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	4a19      	ldr	r2, [pc, #100]	@ (800208c <HAL_TIM_Base_Start_IT+0xd8>)
 8002026:	4293      	cmp	r3, r2
 8002028:	d004      	beq.n	8002034 <HAL_TIM_Base_Start_IT+0x80>
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	4a18      	ldr	r2, [pc, #96]	@ (8002090 <HAL_TIM_Base_Start_IT+0xdc>)
 8002030:	4293      	cmp	r3, r2
 8002032:	d111      	bne.n	8002058 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	689b      	ldr	r3, [r3, #8]
 800203a:	f003 0307 	and.w	r3, r3, #7
 800203e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	2b06      	cmp	r3, #6
 8002044:	d010      	beq.n	8002068 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	681a      	ldr	r2, [r3, #0]
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	f042 0201 	orr.w	r2, r2, #1
 8002054:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002056:	e007      	b.n	8002068 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	681a      	ldr	r2, [r3, #0]
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	f042 0201 	orr.w	r2, r2, #1
 8002066:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002068:	2300      	movs	r3, #0
}
 800206a:	4618      	mov	r0, r3
 800206c:	3714      	adds	r7, #20
 800206e:	46bd      	mov	sp, r7
 8002070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002074:	4770      	bx	lr
 8002076:	bf00      	nop
 8002078:	40010000 	.word	0x40010000
 800207c:	40000400 	.word	0x40000400
 8002080:	40000800 	.word	0x40000800
 8002084:	40000c00 	.word	0x40000c00
 8002088:	40010400 	.word	0x40010400
 800208c:	40014000 	.word	0x40014000
 8002090:	40001800 	.word	0x40001800

08002094 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002094:	b580      	push	{r7, lr}
 8002096:	b084      	sub	sp, #16
 8002098:	af00      	add	r7, sp, #0
 800209a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	68db      	ldr	r3, [r3, #12]
 80020a2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	691b      	ldr	r3, [r3, #16]
 80020aa:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80020ac:	68bb      	ldr	r3, [r7, #8]
 80020ae:	f003 0302 	and.w	r3, r3, #2
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d020      	beq.n	80020f8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	f003 0302 	and.w	r3, r3, #2
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d01b      	beq.n	80020f8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	f06f 0202 	mvn.w	r2, #2
 80020c8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	2201      	movs	r2, #1
 80020ce:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	699b      	ldr	r3, [r3, #24]
 80020d6:	f003 0303 	and.w	r3, r3, #3
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d003      	beq.n	80020e6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80020de:	6878      	ldr	r0, [r7, #4]
 80020e0:	f000 f8d2 	bl	8002288 <HAL_TIM_IC_CaptureCallback>
 80020e4:	e005      	b.n	80020f2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80020e6:	6878      	ldr	r0, [r7, #4]
 80020e8:	f000 f8c4 	bl	8002274 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80020ec:	6878      	ldr	r0, [r7, #4]
 80020ee:	f000 f8d5 	bl	800229c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	2200      	movs	r2, #0
 80020f6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80020f8:	68bb      	ldr	r3, [r7, #8]
 80020fa:	f003 0304 	and.w	r3, r3, #4
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d020      	beq.n	8002144 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	f003 0304 	and.w	r3, r3, #4
 8002108:	2b00      	cmp	r3, #0
 800210a:	d01b      	beq.n	8002144 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	f06f 0204 	mvn.w	r2, #4
 8002114:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	2202      	movs	r2, #2
 800211a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	699b      	ldr	r3, [r3, #24]
 8002122:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002126:	2b00      	cmp	r3, #0
 8002128:	d003      	beq.n	8002132 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800212a:	6878      	ldr	r0, [r7, #4]
 800212c:	f000 f8ac 	bl	8002288 <HAL_TIM_IC_CaptureCallback>
 8002130:	e005      	b.n	800213e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002132:	6878      	ldr	r0, [r7, #4]
 8002134:	f000 f89e 	bl	8002274 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002138:	6878      	ldr	r0, [r7, #4]
 800213a:	f000 f8af 	bl	800229c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	2200      	movs	r2, #0
 8002142:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002144:	68bb      	ldr	r3, [r7, #8]
 8002146:	f003 0308 	and.w	r3, r3, #8
 800214a:	2b00      	cmp	r3, #0
 800214c:	d020      	beq.n	8002190 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	f003 0308 	and.w	r3, r3, #8
 8002154:	2b00      	cmp	r3, #0
 8002156:	d01b      	beq.n	8002190 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	f06f 0208 	mvn.w	r2, #8
 8002160:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	2204      	movs	r2, #4
 8002166:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	69db      	ldr	r3, [r3, #28]
 800216e:	f003 0303 	and.w	r3, r3, #3
 8002172:	2b00      	cmp	r3, #0
 8002174:	d003      	beq.n	800217e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002176:	6878      	ldr	r0, [r7, #4]
 8002178:	f000 f886 	bl	8002288 <HAL_TIM_IC_CaptureCallback>
 800217c:	e005      	b.n	800218a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800217e:	6878      	ldr	r0, [r7, #4]
 8002180:	f000 f878 	bl	8002274 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002184:	6878      	ldr	r0, [r7, #4]
 8002186:	f000 f889 	bl	800229c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	2200      	movs	r2, #0
 800218e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002190:	68bb      	ldr	r3, [r7, #8]
 8002192:	f003 0310 	and.w	r3, r3, #16
 8002196:	2b00      	cmp	r3, #0
 8002198:	d020      	beq.n	80021dc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	f003 0310 	and.w	r3, r3, #16
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d01b      	beq.n	80021dc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	f06f 0210 	mvn.w	r2, #16
 80021ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	2208      	movs	r2, #8
 80021b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	69db      	ldr	r3, [r3, #28]
 80021ba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d003      	beq.n	80021ca <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80021c2:	6878      	ldr	r0, [r7, #4]
 80021c4:	f000 f860 	bl	8002288 <HAL_TIM_IC_CaptureCallback>
 80021c8:	e005      	b.n	80021d6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80021ca:	6878      	ldr	r0, [r7, #4]
 80021cc:	f000 f852 	bl	8002274 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80021d0:	6878      	ldr	r0, [r7, #4]
 80021d2:	f000 f863 	bl	800229c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	2200      	movs	r2, #0
 80021da:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80021dc:	68bb      	ldr	r3, [r7, #8]
 80021de:	f003 0301 	and.w	r3, r3, #1
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d00c      	beq.n	8002200 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	f003 0301 	and.w	r3, r3, #1
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d007      	beq.n	8002200 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	f06f 0201 	mvn.w	r2, #1
 80021f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80021fa:	6878      	ldr	r0, [r7, #4]
 80021fc:	f7fe fbf4 	bl	80009e8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002200:	68bb      	ldr	r3, [r7, #8]
 8002202:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002206:	2b00      	cmp	r3, #0
 8002208:	d00c      	beq.n	8002224 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002210:	2b00      	cmp	r3, #0
 8002212:	d007      	beq.n	8002224 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800221c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800221e:	6878      	ldr	r0, [r7, #4]
 8002220:	f000 f900 	bl	8002424 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002224:	68bb      	ldr	r3, [r7, #8]
 8002226:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800222a:	2b00      	cmp	r3, #0
 800222c:	d00c      	beq.n	8002248 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002234:	2b00      	cmp	r3, #0
 8002236:	d007      	beq.n	8002248 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002240:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002242:	6878      	ldr	r0, [r7, #4]
 8002244:	f000 f834 	bl	80022b0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002248:	68bb      	ldr	r3, [r7, #8]
 800224a:	f003 0320 	and.w	r3, r3, #32
 800224e:	2b00      	cmp	r3, #0
 8002250:	d00c      	beq.n	800226c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	f003 0320 	and.w	r3, r3, #32
 8002258:	2b00      	cmp	r3, #0
 800225a:	d007      	beq.n	800226c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	f06f 0220 	mvn.w	r2, #32
 8002264:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002266:	6878      	ldr	r0, [r7, #4]
 8002268:	f000 f8d2 	bl	8002410 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800226c:	bf00      	nop
 800226e:	3710      	adds	r7, #16
 8002270:	46bd      	mov	sp, r7
 8002272:	bd80      	pop	{r7, pc}

08002274 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002274:	b480      	push	{r7}
 8002276:	b083      	sub	sp, #12
 8002278:	af00      	add	r7, sp, #0
 800227a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800227c:	bf00      	nop
 800227e:	370c      	adds	r7, #12
 8002280:	46bd      	mov	sp, r7
 8002282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002286:	4770      	bx	lr

08002288 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002288:	b480      	push	{r7}
 800228a:	b083      	sub	sp, #12
 800228c:	af00      	add	r7, sp, #0
 800228e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002290:	bf00      	nop
 8002292:	370c      	adds	r7, #12
 8002294:	46bd      	mov	sp, r7
 8002296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800229a:	4770      	bx	lr

0800229c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800229c:	b480      	push	{r7}
 800229e:	b083      	sub	sp, #12
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80022a4:	bf00      	nop
 80022a6:	370c      	adds	r7, #12
 80022a8:	46bd      	mov	sp, r7
 80022aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ae:	4770      	bx	lr

080022b0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80022b0:	b480      	push	{r7}
 80022b2:	b083      	sub	sp, #12
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80022b8:	bf00      	nop
 80022ba:	370c      	adds	r7, #12
 80022bc:	46bd      	mov	sp, r7
 80022be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c2:	4770      	bx	lr

080022c4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80022c4:	b480      	push	{r7}
 80022c6:	b085      	sub	sp, #20
 80022c8:	af00      	add	r7, sp, #0
 80022ca:	6078      	str	r0, [r7, #4]
 80022cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	4a43      	ldr	r2, [pc, #268]	@ (80023e4 <TIM_Base_SetConfig+0x120>)
 80022d8:	4293      	cmp	r3, r2
 80022da:	d013      	beq.n	8002304 <TIM_Base_SetConfig+0x40>
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80022e2:	d00f      	beq.n	8002304 <TIM_Base_SetConfig+0x40>
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	4a40      	ldr	r2, [pc, #256]	@ (80023e8 <TIM_Base_SetConfig+0x124>)
 80022e8:	4293      	cmp	r3, r2
 80022ea:	d00b      	beq.n	8002304 <TIM_Base_SetConfig+0x40>
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	4a3f      	ldr	r2, [pc, #252]	@ (80023ec <TIM_Base_SetConfig+0x128>)
 80022f0:	4293      	cmp	r3, r2
 80022f2:	d007      	beq.n	8002304 <TIM_Base_SetConfig+0x40>
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	4a3e      	ldr	r2, [pc, #248]	@ (80023f0 <TIM_Base_SetConfig+0x12c>)
 80022f8:	4293      	cmp	r3, r2
 80022fa:	d003      	beq.n	8002304 <TIM_Base_SetConfig+0x40>
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	4a3d      	ldr	r2, [pc, #244]	@ (80023f4 <TIM_Base_SetConfig+0x130>)
 8002300:	4293      	cmp	r3, r2
 8002302:	d108      	bne.n	8002316 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800230a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800230c:	683b      	ldr	r3, [r7, #0]
 800230e:	685b      	ldr	r3, [r3, #4]
 8002310:	68fa      	ldr	r2, [r7, #12]
 8002312:	4313      	orrs	r3, r2
 8002314:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	4a32      	ldr	r2, [pc, #200]	@ (80023e4 <TIM_Base_SetConfig+0x120>)
 800231a:	4293      	cmp	r3, r2
 800231c:	d02b      	beq.n	8002376 <TIM_Base_SetConfig+0xb2>
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002324:	d027      	beq.n	8002376 <TIM_Base_SetConfig+0xb2>
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	4a2f      	ldr	r2, [pc, #188]	@ (80023e8 <TIM_Base_SetConfig+0x124>)
 800232a:	4293      	cmp	r3, r2
 800232c:	d023      	beq.n	8002376 <TIM_Base_SetConfig+0xb2>
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	4a2e      	ldr	r2, [pc, #184]	@ (80023ec <TIM_Base_SetConfig+0x128>)
 8002332:	4293      	cmp	r3, r2
 8002334:	d01f      	beq.n	8002376 <TIM_Base_SetConfig+0xb2>
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	4a2d      	ldr	r2, [pc, #180]	@ (80023f0 <TIM_Base_SetConfig+0x12c>)
 800233a:	4293      	cmp	r3, r2
 800233c:	d01b      	beq.n	8002376 <TIM_Base_SetConfig+0xb2>
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	4a2c      	ldr	r2, [pc, #176]	@ (80023f4 <TIM_Base_SetConfig+0x130>)
 8002342:	4293      	cmp	r3, r2
 8002344:	d017      	beq.n	8002376 <TIM_Base_SetConfig+0xb2>
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	4a2b      	ldr	r2, [pc, #172]	@ (80023f8 <TIM_Base_SetConfig+0x134>)
 800234a:	4293      	cmp	r3, r2
 800234c:	d013      	beq.n	8002376 <TIM_Base_SetConfig+0xb2>
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	4a2a      	ldr	r2, [pc, #168]	@ (80023fc <TIM_Base_SetConfig+0x138>)
 8002352:	4293      	cmp	r3, r2
 8002354:	d00f      	beq.n	8002376 <TIM_Base_SetConfig+0xb2>
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	4a29      	ldr	r2, [pc, #164]	@ (8002400 <TIM_Base_SetConfig+0x13c>)
 800235a:	4293      	cmp	r3, r2
 800235c:	d00b      	beq.n	8002376 <TIM_Base_SetConfig+0xb2>
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	4a28      	ldr	r2, [pc, #160]	@ (8002404 <TIM_Base_SetConfig+0x140>)
 8002362:	4293      	cmp	r3, r2
 8002364:	d007      	beq.n	8002376 <TIM_Base_SetConfig+0xb2>
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	4a27      	ldr	r2, [pc, #156]	@ (8002408 <TIM_Base_SetConfig+0x144>)
 800236a:	4293      	cmp	r3, r2
 800236c:	d003      	beq.n	8002376 <TIM_Base_SetConfig+0xb2>
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	4a26      	ldr	r2, [pc, #152]	@ (800240c <TIM_Base_SetConfig+0x148>)
 8002372:	4293      	cmp	r3, r2
 8002374:	d108      	bne.n	8002388 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800237c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800237e:	683b      	ldr	r3, [r7, #0]
 8002380:	68db      	ldr	r3, [r3, #12]
 8002382:	68fa      	ldr	r2, [r7, #12]
 8002384:	4313      	orrs	r3, r2
 8002386:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800238e:	683b      	ldr	r3, [r7, #0]
 8002390:	695b      	ldr	r3, [r3, #20]
 8002392:	4313      	orrs	r3, r2
 8002394:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002396:	683b      	ldr	r3, [r7, #0]
 8002398:	689a      	ldr	r2, [r3, #8]
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800239e:	683b      	ldr	r3, [r7, #0]
 80023a0:	681a      	ldr	r2, [r3, #0]
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	4a0e      	ldr	r2, [pc, #56]	@ (80023e4 <TIM_Base_SetConfig+0x120>)
 80023aa:	4293      	cmp	r3, r2
 80023ac:	d003      	beq.n	80023b6 <TIM_Base_SetConfig+0xf2>
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	4a10      	ldr	r2, [pc, #64]	@ (80023f4 <TIM_Base_SetConfig+0x130>)
 80023b2:	4293      	cmp	r3, r2
 80023b4:	d103      	bne.n	80023be <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80023b6:	683b      	ldr	r3, [r7, #0]
 80023b8:	691a      	ldr	r2, [r3, #16]
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	f043 0204 	orr.w	r2, r3, #4
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	2201      	movs	r2, #1
 80023ce:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	68fa      	ldr	r2, [r7, #12]
 80023d4:	601a      	str	r2, [r3, #0]
}
 80023d6:	bf00      	nop
 80023d8:	3714      	adds	r7, #20
 80023da:	46bd      	mov	sp, r7
 80023dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e0:	4770      	bx	lr
 80023e2:	bf00      	nop
 80023e4:	40010000 	.word	0x40010000
 80023e8:	40000400 	.word	0x40000400
 80023ec:	40000800 	.word	0x40000800
 80023f0:	40000c00 	.word	0x40000c00
 80023f4:	40010400 	.word	0x40010400
 80023f8:	40014000 	.word	0x40014000
 80023fc:	40014400 	.word	0x40014400
 8002400:	40014800 	.word	0x40014800
 8002404:	40001800 	.word	0x40001800
 8002408:	40001c00 	.word	0x40001c00
 800240c:	40002000 	.word	0x40002000

08002410 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002410:	b480      	push	{r7}
 8002412:	b083      	sub	sp, #12
 8002414:	af00      	add	r7, sp, #0
 8002416:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002418:	bf00      	nop
 800241a:	370c      	adds	r7, #12
 800241c:	46bd      	mov	sp, r7
 800241e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002422:	4770      	bx	lr

08002424 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002424:	b480      	push	{r7}
 8002426:	b083      	sub	sp, #12
 8002428:	af00      	add	r7, sp, #0
 800242a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800242c:	bf00      	nop
 800242e:	370c      	adds	r7, #12
 8002430:	46bd      	mov	sp, r7
 8002432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002436:	4770      	bx	lr

08002438 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002438:	b580      	push	{r7, lr}
 800243a:	b082      	sub	sp, #8
 800243c:	af00      	add	r7, sp, #0
 800243e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	2b00      	cmp	r3, #0
 8002444:	d101      	bne.n	800244a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002446:	2301      	movs	r3, #1
 8002448:	e042      	b.n	80024d0 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002450:	b2db      	uxtb	r3, r3
 8002452:	2b00      	cmp	r3, #0
 8002454:	d106      	bne.n	8002464 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	2200      	movs	r2, #0
 800245a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800245e:	6878      	ldr	r0, [r7, #4]
 8002460:	f7fe fb06 	bl	8000a70 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	2224      	movs	r2, #36	@ 0x24
 8002468:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	68da      	ldr	r2, [r3, #12]
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800247a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800247c:	6878      	ldr	r0, [r7, #4]
 800247e:	f000 f973 	bl	8002768 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	691a      	ldr	r2, [r3, #16]
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002490:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	695a      	ldr	r2, [r3, #20]
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80024a0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	68da      	ldr	r2, [r3, #12]
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80024b0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	2200      	movs	r2, #0
 80024b6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	2220      	movs	r2, #32
 80024bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	2220      	movs	r2, #32
 80024c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	2200      	movs	r2, #0
 80024cc:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80024ce:	2300      	movs	r3, #0
}
 80024d0:	4618      	mov	r0, r3
 80024d2:	3708      	adds	r7, #8
 80024d4:	46bd      	mov	sp, r7
 80024d6:	bd80      	pop	{r7, pc}

080024d8 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80024d8:	b580      	push	{r7, lr}
 80024da:	b08a      	sub	sp, #40	@ 0x28
 80024dc:	af02      	add	r7, sp, #8
 80024de:	60f8      	str	r0, [r7, #12]
 80024e0:	60b9      	str	r1, [r7, #8]
 80024e2:	603b      	str	r3, [r7, #0]
 80024e4:	4613      	mov	r3, r2
 80024e6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80024e8:	2300      	movs	r3, #0
 80024ea:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80024f2:	b2db      	uxtb	r3, r3
 80024f4:	2b20      	cmp	r3, #32
 80024f6:	d175      	bne.n	80025e4 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80024f8:	68bb      	ldr	r3, [r7, #8]
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d002      	beq.n	8002504 <HAL_UART_Transmit+0x2c>
 80024fe:	88fb      	ldrh	r3, [r7, #6]
 8002500:	2b00      	cmp	r3, #0
 8002502:	d101      	bne.n	8002508 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002504:	2301      	movs	r3, #1
 8002506:	e06e      	b.n	80025e6 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	2200      	movs	r2, #0
 800250c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	2221      	movs	r2, #33	@ 0x21
 8002512:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002516:	f7fe fc3d 	bl	8000d94 <HAL_GetTick>
 800251a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	88fa      	ldrh	r2, [r7, #6]
 8002520:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	88fa      	ldrh	r2, [r7, #6]
 8002526:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	689b      	ldr	r3, [r3, #8]
 800252c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002530:	d108      	bne.n	8002544 <HAL_UART_Transmit+0x6c>
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	691b      	ldr	r3, [r3, #16]
 8002536:	2b00      	cmp	r3, #0
 8002538:	d104      	bne.n	8002544 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800253a:	2300      	movs	r3, #0
 800253c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800253e:	68bb      	ldr	r3, [r7, #8]
 8002540:	61bb      	str	r3, [r7, #24]
 8002542:	e003      	b.n	800254c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002544:	68bb      	ldr	r3, [r7, #8]
 8002546:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002548:	2300      	movs	r3, #0
 800254a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800254c:	e02e      	b.n	80025ac <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800254e:	683b      	ldr	r3, [r7, #0]
 8002550:	9300      	str	r3, [sp, #0]
 8002552:	697b      	ldr	r3, [r7, #20]
 8002554:	2200      	movs	r2, #0
 8002556:	2180      	movs	r1, #128	@ 0x80
 8002558:	68f8      	ldr	r0, [r7, #12]
 800255a:	f000 f848 	bl	80025ee <UART_WaitOnFlagUntilTimeout>
 800255e:	4603      	mov	r3, r0
 8002560:	2b00      	cmp	r3, #0
 8002562:	d005      	beq.n	8002570 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	2220      	movs	r2, #32
 8002568:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800256c:	2303      	movs	r3, #3
 800256e:	e03a      	b.n	80025e6 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002570:	69fb      	ldr	r3, [r7, #28]
 8002572:	2b00      	cmp	r3, #0
 8002574:	d10b      	bne.n	800258e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002576:	69bb      	ldr	r3, [r7, #24]
 8002578:	881b      	ldrh	r3, [r3, #0]
 800257a:	461a      	mov	r2, r3
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002584:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002586:	69bb      	ldr	r3, [r7, #24]
 8002588:	3302      	adds	r3, #2
 800258a:	61bb      	str	r3, [r7, #24]
 800258c:	e007      	b.n	800259e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800258e:	69fb      	ldr	r3, [r7, #28]
 8002590:	781a      	ldrb	r2, [r3, #0]
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002598:	69fb      	ldr	r3, [r7, #28]
 800259a:	3301      	adds	r3, #1
 800259c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80025a2:	b29b      	uxth	r3, r3
 80025a4:	3b01      	subs	r3, #1
 80025a6:	b29a      	uxth	r2, r3
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80025b0:	b29b      	uxth	r3, r3
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d1cb      	bne.n	800254e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80025b6:	683b      	ldr	r3, [r7, #0]
 80025b8:	9300      	str	r3, [sp, #0]
 80025ba:	697b      	ldr	r3, [r7, #20]
 80025bc:	2200      	movs	r2, #0
 80025be:	2140      	movs	r1, #64	@ 0x40
 80025c0:	68f8      	ldr	r0, [r7, #12]
 80025c2:	f000 f814 	bl	80025ee <UART_WaitOnFlagUntilTimeout>
 80025c6:	4603      	mov	r3, r0
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d005      	beq.n	80025d8 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	2220      	movs	r2, #32
 80025d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80025d4:	2303      	movs	r3, #3
 80025d6:	e006      	b.n	80025e6 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	2220      	movs	r2, #32
 80025dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80025e0:	2300      	movs	r3, #0
 80025e2:	e000      	b.n	80025e6 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80025e4:	2302      	movs	r3, #2
  }
}
 80025e6:	4618      	mov	r0, r3
 80025e8:	3720      	adds	r7, #32
 80025ea:	46bd      	mov	sp, r7
 80025ec:	bd80      	pop	{r7, pc}

080025ee <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80025ee:	b580      	push	{r7, lr}
 80025f0:	b086      	sub	sp, #24
 80025f2:	af00      	add	r7, sp, #0
 80025f4:	60f8      	str	r0, [r7, #12]
 80025f6:	60b9      	str	r1, [r7, #8]
 80025f8:	603b      	str	r3, [r7, #0]
 80025fa:	4613      	mov	r3, r2
 80025fc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80025fe:	e03b      	b.n	8002678 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002600:	6a3b      	ldr	r3, [r7, #32]
 8002602:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002606:	d037      	beq.n	8002678 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002608:	f7fe fbc4 	bl	8000d94 <HAL_GetTick>
 800260c:	4602      	mov	r2, r0
 800260e:	683b      	ldr	r3, [r7, #0]
 8002610:	1ad3      	subs	r3, r2, r3
 8002612:	6a3a      	ldr	r2, [r7, #32]
 8002614:	429a      	cmp	r2, r3
 8002616:	d302      	bcc.n	800261e <UART_WaitOnFlagUntilTimeout+0x30>
 8002618:	6a3b      	ldr	r3, [r7, #32]
 800261a:	2b00      	cmp	r3, #0
 800261c:	d101      	bne.n	8002622 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800261e:	2303      	movs	r3, #3
 8002620:	e03a      	b.n	8002698 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	68db      	ldr	r3, [r3, #12]
 8002628:	f003 0304 	and.w	r3, r3, #4
 800262c:	2b00      	cmp	r3, #0
 800262e:	d023      	beq.n	8002678 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002630:	68bb      	ldr	r3, [r7, #8]
 8002632:	2b80      	cmp	r3, #128	@ 0x80
 8002634:	d020      	beq.n	8002678 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002636:	68bb      	ldr	r3, [r7, #8]
 8002638:	2b40      	cmp	r3, #64	@ 0x40
 800263a:	d01d      	beq.n	8002678 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	f003 0308 	and.w	r3, r3, #8
 8002646:	2b08      	cmp	r3, #8
 8002648:	d116      	bne.n	8002678 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800264a:	2300      	movs	r3, #0
 800264c:	617b      	str	r3, [r7, #20]
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	617b      	str	r3, [r7, #20]
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	685b      	ldr	r3, [r3, #4]
 800265c:	617b      	str	r3, [r7, #20]
 800265e:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002660:	68f8      	ldr	r0, [r7, #12]
 8002662:	f000 f81d 	bl	80026a0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	2208      	movs	r2, #8
 800266a:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	2200      	movs	r2, #0
 8002670:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002674:	2301      	movs	r3, #1
 8002676:	e00f      	b.n	8002698 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	681a      	ldr	r2, [r3, #0]
 800267e:	68bb      	ldr	r3, [r7, #8]
 8002680:	4013      	ands	r3, r2
 8002682:	68ba      	ldr	r2, [r7, #8]
 8002684:	429a      	cmp	r2, r3
 8002686:	bf0c      	ite	eq
 8002688:	2301      	moveq	r3, #1
 800268a:	2300      	movne	r3, #0
 800268c:	b2db      	uxtb	r3, r3
 800268e:	461a      	mov	r2, r3
 8002690:	79fb      	ldrb	r3, [r7, #7]
 8002692:	429a      	cmp	r2, r3
 8002694:	d0b4      	beq.n	8002600 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002696:	2300      	movs	r3, #0
}
 8002698:	4618      	mov	r0, r3
 800269a:	3718      	adds	r7, #24
 800269c:	46bd      	mov	sp, r7
 800269e:	bd80      	pop	{r7, pc}

080026a0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80026a0:	b480      	push	{r7}
 80026a2:	b095      	sub	sp, #84	@ 0x54
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	330c      	adds	r3, #12
 80026ae:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80026b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80026b2:	e853 3f00 	ldrex	r3, [r3]
 80026b6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80026b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80026ba:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80026be:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	330c      	adds	r3, #12
 80026c6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80026c8:	643a      	str	r2, [r7, #64]	@ 0x40
 80026ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80026cc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80026ce:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80026d0:	e841 2300 	strex	r3, r2, [r1]
 80026d4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80026d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d1e5      	bne.n	80026a8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	3314      	adds	r3, #20
 80026e2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80026e4:	6a3b      	ldr	r3, [r7, #32]
 80026e6:	e853 3f00 	ldrex	r3, [r3]
 80026ea:	61fb      	str	r3, [r7, #28]
   return(result);
 80026ec:	69fb      	ldr	r3, [r7, #28]
 80026ee:	f023 0301 	bic.w	r3, r3, #1
 80026f2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	3314      	adds	r3, #20
 80026fa:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80026fc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80026fe:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002700:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002702:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002704:	e841 2300 	strex	r3, r2, [r1]
 8002708:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800270a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800270c:	2b00      	cmp	r3, #0
 800270e:	d1e5      	bne.n	80026dc <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002714:	2b01      	cmp	r3, #1
 8002716:	d119      	bne.n	800274c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	330c      	adds	r3, #12
 800271e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	e853 3f00 	ldrex	r3, [r3]
 8002726:	60bb      	str	r3, [r7, #8]
   return(result);
 8002728:	68bb      	ldr	r3, [r7, #8]
 800272a:	f023 0310 	bic.w	r3, r3, #16
 800272e:	647b      	str	r3, [r7, #68]	@ 0x44
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	330c      	adds	r3, #12
 8002736:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002738:	61ba      	str	r2, [r7, #24]
 800273a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800273c:	6979      	ldr	r1, [r7, #20]
 800273e:	69ba      	ldr	r2, [r7, #24]
 8002740:	e841 2300 	strex	r3, r2, [r1]
 8002744:	613b      	str	r3, [r7, #16]
   return(result);
 8002746:	693b      	ldr	r3, [r7, #16]
 8002748:	2b00      	cmp	r3, #0
 800274a:	d1e5      	bne.n	8002718 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	2220      	movs	r2, #32
 8002750:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	2200      	movs	r2, #0
 8002758:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800275a:	bf00      	nop
 800275c:	3754      	adds	r7, #84	@ 0x54
 800275e:	46bd      	mov	sp, r7
 8002760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002764:	4770      	bx	lr
	...

08002768 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002768:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800276c:	b0c0      	sub	sp, #256	@ 0x100
 800276e:	af00      	add	r7, sp, #0
 8002770:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002774:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	691b      	ldr	r3, [r3, #16]
 800277c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8002780:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002784:	68d9      	ldr	r1, [r3, #12]
 8002786:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800278a:	681a      	ldr	r2, [r3, #0]
 800278c:	ea40 0301 	orr.w	r3, r0, r1
 8002790:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002792:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002796:	689a      	ldr	r2, [r3, #8]
 8002798:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800279c:	691b      	ldr	r3, [r3, #16]
 800279e:	431a      	orrs	r2, r3
 80027a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80027a4:	695b      	ldr	r3, [r3, #20]
 80027a6:	431a      	orrs	r2, r3
 80027a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80027ac:	69db      	ldr	r3, [r3, #28]
 80027ae:	4313      	orrs	r3, r2
 80027b0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80027b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	68db      	ldr	r3, [r3, #12]
 80027bc:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80027c0:	f021 010c 	bic.w	r1, r1, #12
 80027c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80027c8:	681a      	ldr	r2, [r3, #0]
 80027ca:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80027ce:	430b      	orrs	r3, r1
 80027d0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80027d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	695b      	ldr	r3, [r3, #20]
 80027da:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80027de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80027e2:	6999      	ldr	r1, [r3, #24]
 80027e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80027e8:	681a      	ldr	r2, [r3, #0]
 80027ea:	ea40 0301 	orr.w	r3, r0, r1
 80027ee:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80027f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80027f4:	681a      	ldr	r2, [r3, #0]
 80027f6:	4b8f      	ldr	r3, [pc, #572]	@ (8002a34 <UART_SetConfig+0x2cc>)
 80027f8:	429a      	cmp	r2, r3
 80027fa:	d005      	beq.n	8002808 <UART_SetConfig+0xa0>
 80027fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002800:	681a      	ldr	r2, [r3, #0]
 8002802:	4b8d      	ldr	r3, [pc, #564]	@ (8002a38 <UART_SetConfig+0x2d0>)
 8002804:	429a      	cmp	r2, r3
 8002806:	d104      	bne.n	8002812 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002808:	f7fe fe66 	bl	80014d8 <HAL_RCC_GetPCLK2Freq>
 800280c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8002810:	e003      	b.n	800281a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002812:	f7fe fe4d 	bl	80014b0 <HAL_RCC_GetPCLK1Freq>
 8002816:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800281a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800281e:	69db      	ldr	r3, [r3, #28]
 8002820:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002824:	f040 810c 	bne.w	8002a40 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002828:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800282c:	2200      	movs	r2, #0
 800282e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8002832:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8002836:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800283a:	4622      	mov	r2, r4
 800283c:	462b      	mov	r3, r5
 800283e:	1891      	adds	r1, r2, r2
 8002840:	65b9      	str	r1, [r7, #88]	@ 0x58
 8002842:	415b      	adcs	r3, r3
 8002844:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002846:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800284a:	4621      	mov	r1, r4
 800284c:	eb12 0801 	adds.w	r8, r2, r1
 8002850:	4629      	mov	r1, r5
 8002852:	eb43 0901 	adc.w	r9, r3, r1
 8002856:	f04f 0200 	mov.w	r2, #0
 800285a:	f04f 0300 	mov.w	r3, #0
 800285e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002862:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002866:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800286a:	4690      	mov	r8, r2
 800286c:	4699      	mov	r9, r3
 800286e:	4623      	mov	r3, r4
 8002870:	eb18 0303 	adds.w	r3, r8, r3
 8002874:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8002878:	462b      	mov	r3, r5
 800287a:	eb49 0303 	adc.w	r3, r9, r3
 800287e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8002882:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002886:	685b      	ldr	r3, [r3, #4]
 8002888:	2200      	movs	r2, #0
 800288a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800288e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8002892:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8002896:	460b      	mov	r3, r1
 8002898:	18db      	adds	r3, r3, r3
 800289a:	653b      	str	r3, [r7, #80]	@ 0x50
 800289c:	4613      	mov	r3, r2
 800289e:	eb42 0303 	adc.w	r3, r2, r3
 80028a2:	657b      	str	r3, [r7, #84]	@ 0x54
 80028a4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80028a8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80028ac:	f7fd fd08 	bl	80002c0 <__aeabi_uldivmod>
 80028b0:	4602      	mov	r2, r0
 80028b2:	460b      	mov	r3, r1
 80028b4:	4b61      	ldr	r3, [pc, #388]	@ (8002a3c <UART_SetConfig+0x2d4>)
 80028b6:	fba3 2302 	umull	r2, r3, r3, r2
 80028ba:	095b      	lsrs	r3, r3, #5
 80028bc:	011c      	lsls	r4, r3, #4
 80028be:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80028c2:	2200      	movs	r2, #0
 80028c4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80028c8:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80028cc:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80028d0:	4642      	mov	r2, r8
 80028d2:	464b      	mov	r3, r9
 80028d4:	1891      	adds	r1, r2, r2
 80028d6:	64b9      	str	r1, [r7, #72]	@ 0x48
 80028d8:	415b      	adcs	r3, r3
 80028da:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80028dc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80028e0:	4641      	mov	r1, r8
 80028e2:	eb12 0a01 	adds.w	sl, r2, r1
 80028e6:	4649      	mov	r1, r9
 80028e8:	eb43 0b01 	adc.w	fp, r3, r1
 80028ec:	f04f 0200 	mov.w	r2, #0
 80028f0:	f04f 0300 	mov.w	r3, #0
 80028f4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80028f8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80028fc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002900:	4692      	mov	sl, r2
 8002902:	469b      	mov	fp, r3
 8002904:	4643      	mov	r3, r8
 8002906:	eb1a 0303 	adds.w	r3, sl, r3
 800290a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800290e:	464b      	mov	r3, r9
 8002910:	eb4b 0303 	adc.w	r3, fp, r3
 8002914:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8002918:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800291c:	685b      	ldr	r3, [r3, #4]
 800291e:	2200      	movs	r2, #0
 8002920:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002924:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8002928:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800292c:	460b      	mov	r3, r1
 800292e:	18db      	adds	r3, r3, r3
 8002930:	643b      	str	r3, [r7, #64]	@ 0x40
 8002932:	4613      	mov	r3, r2
 8002934:	eb42 0303 	adc.w	r3, r2, r3
 8002938:	647b      	str	r3, [r7, #68]	@ 0x44
 800293a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800293e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8002942:	f7fd fcbd 	bl	80002c0 <__aeabi_uldivmod>
 8002946:	4602      	mov	r2, r0
 8002948:	460b      	mov	r3, r1
 800294a:	4611      	mov	r1, r2
 800294c:	4b3b      	ldr	r3, [pc, #236]	@ (8002a3c <UART_SetConfig+0x2d4>)
 800294e:	fba3 2301 	umull	r2, r3, r3, r1
 8002952:	095b      	lsrs	r3, r3, #5
 8002954:	2264      	movs	r2, #100	@ 0x64
 8002956:	fb02 f303 	mul.w	r3, r2, r3
 800295a:	1acb      	subs	r3, r1, r3
 800295c:	00db      	lsls	r3, r3, #3
 800295e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8002962:	4b36      	ldr	r3, [pc, #216]	@ (8002a3c <UART_SetConfig+0x2d4>)
 8002964:	fba3 2302 	umull	r2, r3, r3, r2
 8002968:	095b      	lsrs	r3, r3, #5
 800296a:	005b      	lsls	r3, r3, #1
 800296c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8002970:	441c      	add	r4, r3
 8002972:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002976:	2200      	movs	r2, #0
 8002978:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800297c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8002980:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8002984:	4642      	mov	r2, r8
 8002986:	464b      	mov	r3, r9
 8002988:	1891      	adds	r1, r2, r2
 800298a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800298c:	415b      	adcs	r3, r3
 800298e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002990:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8002994:	4641      	mov	r1, r8
 8002996:	1851      	adds	r1, r2, r1
 8002998:	6339      	str	r1, [r7, #48]	@ 0x30
 800299a:	4649      	mov	r1, r9
 800299c:	414b      	adcs	r3, r1
 800299e:	637b      	str	r3, [r7, #52]	@ 0x34
 80029a0:	f04f 0200 	mov.w	r2, #0
 80029a4:	f04f 0300 	mov.w	r3, #0
 80029a8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80029ac:	4659      	mov	r1, fp
 80029ae:	00cb      	lsls	r3, r1, #3
 80029b0:	4651      	mov	r1, sl
 80029b2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80029b6:	4651      	mov	r1, sl
 80029b8:	00ca      	lsls	r2, r1, #3
 80029ba:	4610      	mov	r0, r2
 80029bc:	4619      	mov	r1, r3
 80029be:	4603      	mov	r3, r0
 80029c0:	4642      	mov	r2, r8
 80029c2:	189b      	adds	r3, r3, r2
 80029c4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80029c8:	464b      	mov	r3, r9
 80029ca:	460a      	mov	r2, r1
 80029cc:	eb42 0303 	adc.w	r3, r2, r3
 80029d0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80029d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80029d8:	685b      	ldr	r3, [r3, #4]
 80029da:	2200      	movs	r2, #0
 80029dc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80029e0:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80029e4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80029e8:	460b      	mov	r3, r1
 80029ea:	18db      	adds	r3, r3, r3
 80029ec:	62bb      	str	r3, [r7, #40]	@ 0x28
 80029ee:	4613      	mov	r3, r2
 80029f0:	eb42 0303 	adc.w	r3, r2, r3
 80029f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80029f6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80029fa:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80029fe:	f7fd fc5f 	bl	80002c0 <__aeabi_uldivmod>
 8002a02:	4602      	mov	r2, r0
 8002a04:	460b      	mov	r3, r1
 8002a06:	4b0d      	ldr	r3, [pc, #52]	@ (8002a3c <UART_SetConfig+0x2d4>)
 8002a08:	fba3 1302 	umull	r1, r3, r3, r2
 8002a0c:	095b      	lsrs	r3, r3, #5
 8002a0e:	2164      	movs	r1, #100	@ 0x64
 8002a10:	fb01 f303 	mul.w	r3, r1, r3
 8002a14:	1ad3      	subs	r3, r2, r3
 8002a16:	00db      	lsls	r3, r3, #3
 8002a18:	3332      	adds	r3, #50	@ 0x32
 8002a1a:	4a08      	ldr	r2, [pc, #32]	@ (8002a3c <UART_SetConfig+0x2d4>)
 8002a1c:	fba2 2303 	umull	r2, r3, r2, r3
 8002a20:	095b      	lsrs	r3, r3, #5
 8002a22:	f003 0207 	and.w	r2, r3, #7
 8002a26:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	4422      	add	r2, r4
 8002a2e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002a30:	e106      	b.n	8002c40 <UART_SetConfig+0x4d8>
 8002a32:	bf00      	nop
 8002a34:	40011000 	.word	0x40011000
 8002a38:	40011400 	.word	0x40011400
 8002a3c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002a40:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002a44:	2200      	movs	r2, #0
 8002a46:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8002a4a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8002a4e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8002a52:	4642      	mov	r2, r8
 8002a54:	464b      	mov	r3, r9
 8002a56:	1891      	adds	r1, r2, r2
 8002a58:	6239      	str	r1, [r7, #32]
 8002a5a:	415b      	adcs	r3, r3
 8002a5c:	627b      	str	r3, [r7, #36]	@ 0x24
 8002a5e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002a62:	4641      	mov	r1, r8
 8002a64:	1854      	adds	r4, r2, r1
 8002a66:	4649      	mov	r1, r9
 8002a68:	eb43 0501 	adc.w	r5, r3, r1
 8002a6c:	f04f 0200 	mov.w	r2, #0
 8002a70:	f04f 0300 	mov.w	r3, #0
 8002a74:	00eb      	lsls	r3, r5, #3
 8002a76:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002a7a:	00e2      	lsls	r2, r4, #3
 8002a7c:	4614      	mov	r4, r2
 8002a7e:	461d      	mov	r5, r3
 8002a80:	4643      	mov	r3, r8
 8002a82:	18e3      	adds	r3, r4, r3
 8002a84:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8002a88:	464b      	mov	r3, r9
 8002a8a:	eb45 0303 	adc.w	r3, r5, r3
 8002a8e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8002a92:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002a96:	685b      	ldr	r3, [r3, #4]
 8002a98:	2200      	movs	r2, #0
 8002a9a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8002a9e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8002aa2:	f04f 0200 	mov.w	r2, #0
 8002aa6:	f04f 0300 	mov.w	r3, #0
 8002aaa:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8002aae:	4629      	mov	r1, r5
 8002ab0:	008b      	lsls	r3, r1, #2
 8002ab2:	4621      	mov	r1, r4
 8002ab4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002ab8:	4621      	mov	r1, r4
 8002aba:	008a      	lsls	r2, r1, #2
 8002abc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8002ac0:	f7fd fbfe 	bl	80002c0 <__aeabi_uldivmod>
 8002ac4:	4602      	mov	r2, r0
 8002ac6:	460b      	mov	r3, r1
 8002ac8:	4b60      	ldr	r3, [pc, #384]	@ (8002c4c <UART_SetConfig+0x4e4>)
 8002aca:	fba3 2302 	umull	r2, r3, r3, r2
 8002ace:	095b      	lsrs	r3, r3, #5
 8002ad0:	011c      	lsls	r4, r3, #4
 8002ad2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002ad6:	2200      	movs	r2, #0
 8002ad8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002adc:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8002ae0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8002ae4:	4642      	mov	r2, r8
 8002ae6:	464b      	mov	r3, r9
 8002ae8:	1891      	adds	r1, r2, r2
 8002aea:	61b9      	str	r1, [r7, #24]
 8002aec:	415b      	adcs	r3, r3
 8002aee:	61fb      	str	r3, [r7, #28]
 8002af0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002af4:	4641      	mov	r1, r8
 8002af6:	1851      	adds	r1, r2, r1
 8002af8:	6139      	str	r1, [r7, #16]
 8002afa:	4649      	mov	r1, r9
 8002afc:	414b      	adcs	r3, r1
 8002afe:	617b      	str	r3, [r7, #20]
 8002b00:	f04f 0200 	mov.w	r2, #0
 8002b04:	f04f 0300 	mov.w	r3, #0
 8002b08:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002b0c:	4659      	mov	r1, fp
 8002b0e:	00cb      	lsls	r3, r1, #3
 8002b10:	4651      	mov	r1, sl
 8002b12:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002b16:	4651      	mov	r1, sl
 8002b18:	00ca      	lsls	r2, r1, #3
 8002b1a:	4610      	mov	r0, r2
 8002b1c:	4619      	mov	r1, r3
 8002b1e:	4603      	mov	r3, r0
 8002b20:	4642      	mov	r2, r8
 8002b22:	189b      	adds	r3, r3, r2
 8002b24:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002b28:	464b      	mov	r3, r9
 8002b2a:	460a      	mov	r2, r1
 8002b2c:	eb42 0303 	adc.w	r3, r2, r3
 8002b30:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8002b34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002b38:	685b      	ldr	r3, [r3, #4]
 8002b3a:	2200      	movs	r2, #0
 8002b3c:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002b3e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8002b40:	f04f 0200 	mov.w	r2, #0
 8002b44:	f04f 0300 	mov.w	r3, #0
 8002b48:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8002b4c:	4649      	mov	r1, r9
 8002b4e:	008b      	lsls	r3, r1, #2
 8002b50:	4641      	mov	r1, r8
 8002b52:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002b56:	4641      	mov	r1, r8
 8002b58:	008a      	lsls	r2, r1, #2
 8002b5a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8002b5e:	f7fd fbaf 	bl	80002c0 <__aeabi_uldivmod>
 8002b62:	4602      	mov	r2, r0
 8002b64:	460b      	mov	r3, r1
 8002b66:	4611      	mov	r1, r2
 8002b68:	4b38      	ldr	r3, [pc, #224]	@ (8002c4c <UART_SetConfig+0x4e4>)
 8002b6a:	fba3 2301 	umull	r2, r3, r3, r1
 8002b6e:	095b      	lsrs	r3, r3, #5
 8002b70:	2264      	movs	r2, #100	@ 0x64
 8002b72:	fb02 f303 	mul.w	r3, r2, r3
 8002b76:	1acb      	subs	r3, r1, r3
 8002b78:	011b      	lsls	r3, r3, #4
 8002b7a:	3332      	adds	r3, #50	@ 0x32
 8002b7c:	4a33      	ldr	r2, [pc, #204]	@ (8002c4c <UART_SetConfig+0x4e4>)
 8002b7e:	fba2 2303 	umull	r2, r3, r2, r3
 8002b82:	095b      	lsrs	r3, r3, #5
 8002b84:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002b88:	441c      	add	r4, r3
 8002b8a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002b8e:	2200      	movs	r2, #0
 8002b90:	673b      	str	r3, [r7, #112]	@ 0x70
 8002b92:	677a      	str	r2, [r7, #116]	@ 0x74
 8002b94:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8002b98:	4642      	mov	r2, r8
 8002b9a:	464b      	mov	r3, r9
 8002b9c:	1891      	adds	r1, r2, r2
 8002b9e:	60b9      	str	r1, [r7, #8]
 8002ba0:	415b      	adcs	r3, r3
 8002ba2:	60fb      	str	r3, [r7, #12]
 8002ba4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002ba8:	4641      	mov	r1, r8
 8002baa:	1851      	adds	r1, r2, r1
 8002bac:	6039      	str	r1, [r7, #0]
 8002bae:	4649      	mov	r1, r9
 8002bb0:	414b      	adcs	r3, r1
 8002bb2:	607b      	str	r3, [r7, #4]
 8002bb4:	f04f 0200 	mov.w	r2, #0
 8002bb8:	f04f 0300 	mov.w	r3, #0
 8002bbc:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002bc0:	4659      	mov	r1, fp
 8002bc2:	00cb      	lsls	r3, r1, #3
 8002bc4:	4651      	mov	r1, sl
 8002bc6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002bca:	4651      	mov	r1, sl
 8002bcc:	00ca      	lsls	r2, r1, #3
 8002bce:	4610      	mov	r0, r2
 8002bd0:	4619      	mov	r1, r3
 8002bd2:	4603      	mov	r3, r0
 8002bd4:	4642      	mov	r2, r8
 8002bd6:	189b      	adds	r3, r3, r2
 8002bd8:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002bda:	464b      	mov	r3, r9
 8002bdc:	460a      	mov	r2, r1
 8002bde:	eb42 0303 	adc.w	r3, r2, r3
 8002be2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002be4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002be8:	685b      	ldr	r3, [r3, #4]
 8002bea:	2200      	movs	r2, #0
 8002bec:	663b      	str	r3, [r7, #96]	@ 0x60
 8002bee:	667a      	str	r2, [r7, #100]	@ 0x64
 8002bf0:	f04f 0200 	mov.w	r2, #0
 8002bf4:	f04f 0300 	mov.w	r3, #0
 8002bf8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8002bfc:	4649      	mov	r1, r9
 8002bfe:	008b      	lsls	r3, r1, #2
 8002c00:	4641      	mov	r1, r8
 8002c02:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002c06:	4641      	mov	r1, r8
 8002c08:	008a      	lsls	r2, r1, #2
 8002c0a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8002c0e:	f7fd fb57 	bl	80002c0 <__aeabi_uldivmod>
 8002c12:	4602      	mov	r2, r0
 8002c14:	460b      	mov	r3, r1
 8002c16:	4b0d      	ldr	r3, [pc, #52]	@ (8002c4c <UART_SetConfig+0x4e4>)
 8002c18:	fba3 1302 	umull	r1, r3, r3, r2
 8002c1c:	095b      	lsrs	r3, r3, #5
 8002c1e:	2164      	movs	r1, #100	@ 0x64
 8002c20:	fb01 f303 	mul.w	r3, r1, r3
 8002c24:	1ad3      	subs	r3, r2, r3
 8002c26:	011b      	lsls	r3, r3, #4
 8002c28:	3332      	adds	r3, #50	@ 0x32
 8002c2a:	4a08      	ldr	r2, [pc, #32]	@ (8002c4c <UART_SetConfig+0x4e4>)
 8002c2c:	fba2 2303 	umull	r2, r3, r2, r3
 8002c30:	095b      	lsrs	r3, r3, #5
 8002c32:	f003 020f 	and.w	r2, r3, #15
 8002c36:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	4422      	add	r2, r4
 8002c3e:	609a      	str	r2, [r3, #8]
}
 8002c40:	bf00      	nop
 8002c42:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8002c46:	46bd      	mov	sp, r7
 8002c48:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002c4c:	51eb851f 	.word	0x51eb851f

08002c50 <__NVIC_SetPriority>:
{
 8002c50:	b480      	push	{r7}
 8002c52:	b083      	sub	sp, #12
 8002c54:	af00      	add	r7, sp, #0
 8002c56:	4603      	mov	r3, r0
 8002c58:	6039      	str	r1, [r7, #0]
 8002c5a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c5c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	db0a      	blt.n	8002c7a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c64:	683b      	ldr	r3, [r7, #0]
 8002c66:	b2da      	uxtb	r2, r3
 8002c68:	490c      	ldr	r1, [pc, #48]	@ (8002c9c <__NVIC_SetPriority+0x4c>)
 8002c6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c6e:	0112      	lsls	r2, r2, #4
 8002c70:	b2d2      	uxtb	r2, r2
 8002c72:	440b      	add	r3, r1
 8002c74:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8002c78:	e00a      	b.n	8002c90 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c7a:	683b      	ldr	r3, [r7, #0]
 8002c7c:	b2da      	uxtb	r2, r3
 8002c7e:	4908      	ldr	r1, [pc, #32]	@ (8002ca0 <__NVIC_SetPriority+0x50>)
 8002c80:	79fb      	ldrb	r3, [r7, #7]
 8002c82:	f003 030f 	and.w	r3, r3, #15
 8002c86:	3b04      	subs	r3, #4
 8002c88:	0112      	lsls	r2, r2, #4
 8002c8a:	b2d2      	uxtb	r2, r2
 8002c8c:	440b      	add	r3, r1
 8002c8e:	761a      	strb	r2, [r3, #24]
}
 8002c90:	bf00      	nop
 8002c92:	370c      	adds	r7, #12
 8002c94:	46bd      	mov	sp, r7
 8002c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c9a:	4770      	bx	lr
 8002c9c:	e000e100 	.word	0xe000e100
 8002ca0:	e000ed00 	.word	0xe000ed00

08002ca4 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8002ca4:	b580      	push	{r7, lr}
 8002ca6:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8002ca8:	4b05      	ldr	r3, [pc, #20]	@ (8002cc0 <SysTick_Handler+0x1c>)
 8002caa:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8002cac:	f002 f9f4 	bl	8005098 <xTaskGetSchedulerState>
 8002cb0:	4603      	mov	r3, r0
 8002cb2:	2b01      	cmp	r3, #1
 8002cb4:	d001      	beq.n	8002cba <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8002cb6:	f003 f8ef 	bl	8005e98 <xPortSysTickHandler>
  }
}
 8002cba:	bf00      	nop
 8002cbc:	bd80      	pop	{r7, pc}
 8002cbe:	bf00      	nop
 8002cc0:	e000e010 	.word	0xe000e010

08002cc4 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8002cc4:	b580      	push	{r7, lr}
 8002cc6:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8002cc8:	2100      	movs	r1, #0
 8002cca:	f06f 0004 	mvn.w	r0, #4
 8002cce:	f7ff ffbf 	bl	8002c50 <__NVIC_SetPriority>
#endif
}
 8002cd2:	bf00      	nop
 8002cd4:	bd80      	pop	{r7, pc}
	...

08002cd8 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8002cd8:	b480      	push	{r7}
 8002cda:	b083      	sub	sp, #12
 8002cdc:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002cde:	f3ef 8305 	mrs	r3, IPSR
 8002ce2:	603b      	str	r3, [r7, #0]
  return(result);
 8002ce4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d003      	beq.n	8002cf2 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8002cea:	f06f 0305 	mvn.w	r3, #5
 8002cee:	607b      	str	r3, [r7, #4]
 8002cf0:	e00c      	b.n	8002d0c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8002cf2:	4b0a      	ldr	r3, [pc, #40]	@ (8002d1c <osKernelInitialize+0x44>)
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d105      	bne.n	8002d06 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8002cfa:	4b08      	ldr	r3, [pc, #32]	@ (8002d1c <osKernelInitialize+0x44>)
 8002cfc:	2201      	movs	r2, #1
 8002cfe:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8002d00:	2300      	movs	r3, #0
 8002d02:	607b      	str	r3, [r7, #4]
 8002d04:	e002      	b.n	8002d0c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8002d06:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002d0a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8002d0c:	687b      	ldr	r3, [r7, #4]
}
 8002d0e:	4618      	mov	r0, r3
 8002d10:	370c      	adds	r7, #12
 8002d12:	46bd      	mov	sp, r7
 8002d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d18:	4770      	bx	lr
 8002d1a:	bf00      	nop
 8002d1c:	20000120 	.word	0x20000120

08002d20 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8002d20:	b580      	push	{r7, lr}
 8002d22:	b082      	sub	sp, #8
 8002d24:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002d26:	f3ef 8305 	mrs	r3, IPSR
 8002d2a:	603b      	str	r3, [r7, #0]
  return(result);
 8002d2c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d003      	beq.n	8002d3a <osKernelStart+0x1a>
    stat = osErrorISR;
 8002d32:	f06f 0305 	mvn.w	r3, #5
 8002d36:	607b      	str	r3, [r7, #4]
 8002d38:	e010      	b.n	8002d5c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8002d3a:	4b0b      	ldr	r3, [pc, #44]	@ (8002d68 <osKernelStart+0x48>)
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	2b01      	cmp	r3, #1
 8002d40:	d109      	bne.n	8002d56 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8002d42:	f7ff ffbf 	bl	8002cc4 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8002d46:	4b08      	ldr	r3, [pc, #32]	@ (8002d68 <osKernelStart+0x48>)
 8002d48:	2202      	movs	r2, #2
 8002d4a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8002d4c:	f001 fd40 	bl	80047d0 <vTaskStartScheduler>
      stat = osOK;
 8002d50:	2300      	movs	r3, #0
 8002d52:	607b      	str	r3, [r7, #4]
 8002d54:	e002      	b.n	8002d5c <osKernelStart+0x3c>
    } else {
      stat = osError;
 8002d56:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002d5a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8002d5c:	687b      	ldr	r3, [r7, #4]
}
 8002d5e:	4618      	mov	r0, r3
 8002d60:	3708      	adds	r7, #8
 8002d62:	46bd      	mov	sp, r7
 8002d64:	bd80      	pop	{r7, pc}
 8002d66:	bf00      	nop
 8002d68:	20000120 	.word	0x20000120

08002d6c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8002d6c:	b580      	push	{r7, lr}
 8002d6e:	b08e      	sub	sp, #56	@ 0x38
 8002d70:	af04      	add	r7, sp, #16
 8002d72:	60f8      	str	r0, [r7, #12]
 8002d74:	60b9      	str	r1, [r7, #8]
 8002d76:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8002d78:	2300      	movs	r3, #0
 8002d7a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002d7c:	f3ef 8305 	mrs	r3, IPSR
 8002d80:	617b      	str	r3, [r7, #20]
  return(result);
 8002d82:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d17e      	bne.n	8002e86 <osThreadNew+0x11a>
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d07b      	beq.n	8002e86 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8002d8e:	2380      	movs	r3, #128	@ 0x80
 8002d90:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8002d92:	2318      	movs	r3, #24
 8002d94:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8002d96:	2300      	movs	r3, #0
 8002d98:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8002d9a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002d9e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d045      	beq.n	8002e32 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d002      	beq.n	8002db4 <osThreadNew+0x48>
        name = attr->name;
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	699b      	ldr	r3, [r3, #24]
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d002      	beq.n	8002dc2 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	699b      	ldr	r3, [r3, #24]
 8002dc0:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8002dc2:	69fb      	ldr	r3, [r7, #28]
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d008      	beq.n	8002dda <osThreadNew+0x6e>
 8002dc8:	69fb      	ldr	r3, [r7, #28]
 8002dca:	2b38      	cmp	r3, #56	@ 0x38
 8002dcc:	d805      	bhi.n	8002dda <osThreadNew+0x6e>
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	685b      	ldr	r3, [r3, #4]
 8002dd2:	f003 0301 	and.w	r3, r3, #1
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d001      	beq.n	8002dde <osThreadNew+0x72>
        return (NULL);
 8002dda:	2300      	movs	r3, #0
 8002ddc:	e054      	b.n	8002e88 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	695b      	ldr	r3, [r3, #20]
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d003      	beq.n	8002dee <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	695b      	ldr	r3, [r3, #20]
 8002dea:	089b      	lsrs	r3, r3, #2
 8002dec:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	689b      	ldr	r3, [r3, #8]
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d00e      	beq.n	8002e14 <osThreadNew+0xa8>
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	68db      	ldr	r3, [r3, #12]
 8002dfa:	2ba7      	cmp	r3, #167	@ 0xa7
 8002dfc:	d90a      	bls.n	8002e14 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d006      	beq.n	8002e14 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	695b      	ldr	r3, [r3, #20]
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d002      	beq.n	8002e14 <osThreadNew+0xa8>
        mem = 1;
 8002e0e:	2301      	movs	r3, #1
 8002e10:	61bb      	str	r3, [r7, #24]
 8002e12:	e010      	b.n	8002e36 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	689b      	ldr	r3, [r3, #8]
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d10c      	bne.n	8002e36 <osThreadNew+0xca>
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	68db      	ldr	r3, [r3, #12]
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d108      	bne.n	8002e36 <osThreadNew+0xca>
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	691b      	ldr	r3, [r3, #16]
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d104      	bne.n	8002e36 <osThreadNew+0xca>
          mem = 0;
 8002e2c:	2300      	movs	r3, #0
 8002e2e:	61bb      	str	r3, [r7, #24]
 8002e30:	e001      	b.n	8002e36 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8002e32:	2300      	movs	r3, #0
 8002e34:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8002e36:	69bb      	ldr	r3, [r7, #24]
 8002e38:	2b01      	cmp	r3, #1
 8002e3a:	d110      	bne.n	8002e5e <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8002e40:	687a      	ldr	r2, [r7, #4]
 8002e42:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8002e44:	9202      	str	r2, [sp, #8]
 8002e46:	9301      	str	r3, [sp, #4]
 8002e48:	69fb      	ldr	r3, [r7, #28]
 8002e4a:	9300      	str	r3, [sp, #0]
 8002e4c:	68bb      	ldr	r3, [r7, #8]
 8002e4e:	6a3a      	ldr	r2, [r7, #32]
 8002e50:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002e52:	68f8      	ldr	r0, [r7, #12]
 8002e54:	f001 fac8 	bl	80043e8 <xTaskCreateStatic>
 8002e58:	4603      	mov	r3, r0
 8002e5a:	613b      	str	r3, [r7, #16]
 8002e5c:	e013      	b.n	8002e86 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8002e5e:	69bb      	ldr	r3, [r7, #24]
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d110      	bne.n	8002e86 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8002e64:	6a3b      	ldr	r3, [r7, #32]
 8002e66:	b29a      	uxth	r2, r3
 8002e68:	f107 0310 	add.w	r3, r7, #16
 8002e6c:	9301      	str	r3, [sp, #4]
 8002e6e:	69fb      	ldr	r3, [r7, #28]
 8002e70:	9300      	str	r3, [sp, #0]
 8002e72:	68bb      	ldr	r3, [r7, #8]
 8002e74:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002e76:	68f8      	ldr	r0, [r7, #12]
 8002e78:	f001 fb16 	bl	80044a8 <xTaskCreate>
 8002e7c:	4603      	mov	r3, r0
 8002e7e:	2b01      	cmp	r3, #1
 8002e80:	d001      	beq.n	8002e86 <osThreadNew+0x11a>
            hTask = NULL;
 8002e82:	2300      	movs	r3, #0
 8002e84:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8002e86:	693b      	ldr	r3, [r7, #16]
}
 8002e88:	4618      	mov	r0, r3
 8002e8a:	3728      	adds	r7, #40	@ 0x28
 8002e8c:	46bd      	mov	sp, r7
 8002e8e:	bd80      	pop	{r7, pc}

08002e90 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8002e90:	b580      	push	{r7, lr}
 8002e92:	b084      	sub	sp, #16
 8002e94:	af00      	add	r7, sp, #0
 8002e96:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002e98:	f3ef 8305 	mrs	r3, IPSR
 8002e9c:	60bb      	str	r3, [r7, #8]
  return(result);
 8002e9e:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d003      	beq.n	8002eac <osDelay+0x1c>
    stat = osErrorISR;
 8002ea4:	f06f 0305 	mvn.w	r3, #5
 8002ea8:	60fb      	str	r3, [r7, #12]
 8002eaa:	e007      	b.n	8002ebc <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8002eac:	2300      	movs	r3, #0
 8002eae:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d002      	beq.n	8002ebc <osDelay+0x2c>
      vTaskDelay(ticks);
 8002eb6:	6878      	ldr	r0, [r7, #4]
 8002eb8:	f001 fc54 	bl	8004764 <vTaskDelay>
    }
  }

  return (stat);
 8002ebc:	68fb      	ldr	r3, [r7, #12]
}
 8002ebe:	4618      	mov	r0, r3
 8002ec0:	3710      	adds	r7, #16
 8002ec2:	46bd      	mov	sp, r7
 8002ec4:	bd80      	pop	{r7, pc}

08002ec6 <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 8002ec6:	b580      	push	{r7, lr}
 8002ec8:	b08a      	sub	sp, #40	@ 0x28
 8002eca:	af02      	add	r7, sp, #8
 8002ecc:	60f8      	str	r0, [r7, #12]
 8002ece:	60b9      	str	r1, [r7, #8]
 8002ed0:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 8002ed2:	2300      	movs	r3, #0
 8002ed4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002ed6:	f3ef 8305 	mrs	r3, IPSR
 8002eda:	613b      	str	r3, [r7, #16]
  return(result);
 8002edc:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d175      	bne.n	8002fce <osSemaphoreNew+0x108>
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d072      	beq.n	8002fce <osSemaphoreNew+0x108>
 8002ee8:	68ba      	ldr	r2, [r7, #8]
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	429a      	cmp	r2, r3
 8002eee:	d86e      	bhi.n	8002fce <osSemaphoreNew+0x108>
    mem = -1;
 8002ef0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002ef4:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d015      	beq.n	8002f28 <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	689b      	ldr	r3, [r3, #8]
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d006      	beq.n	8002f12 <osSemaphoreNew+0x4c>
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	68db      	ldr	r3, [r3, #12]
 8002f08:	2b4f      	cmp	r3, #79	@ 0x4f
 8002f0a:	d902      	bls.n	8002f12 <osSemaphoreNew+0x4c>
        mem = 1;
 8002f0c:	2301      	movs	r3, #1
 8002f0e:	61bb      	str	r3, [r7, #24]
 8002f10:	e00c      	b.n	8002f2c <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	689b      	ldr	r3, [r3, #8]
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d108      	bne.n	8002f2c <osSemaphoreNew+0x66>
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	68db      	ldr	r3, [r3, #12]
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d104      	bne.n	8002f2c <osSemaphoreNew+0x66>
          mem = 0;
 8002f22:	2300      	movs	r3, #0
 8002f24:	61bb      	str	r3, [r7, #24]
 8002f26:	e001      	b.n	8002f2c <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 8002f28:	2300      	movs	r3, #0
 8002f2a:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 8002f2c:	69bb      	ldr	r3, [r7, #24]
 8002f2e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002f32:	d04c      	beq.n	8002fce <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	2b01      	cmp	r3, #1
 8002f38:	d128      	bne.n	8002f8c <osSemaphoreNew+0xc6>
        if (mem == 1) {
 8002f3a:	69bb      	ldr	r3, [r7, #24]
 8002f3c:	2b01      	cmp	r3, #1
 8002f3e:	d10a      	bne.n	8002f56 <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	689b      	ldr	r3, [r3, #8]
 8002f44:	2203      	movs	r2, #3
 8002f46:	9200      	str	r2, [sp, #0]
 8002f48:	2200      	movs	r2, #0
 8002f4a:	2100      	movs	r1, #0
 8002f4c:	2001      	movs	r0, #1
 8002f4e:	f000 fa4b 	bl	80033e8 <xQueueGenericCreateStatic>
 8002f52:	61f8      	str	r0, [r7, #28]
 8002f54:	e005      	b.n	8002f62 <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 8002f56:	2203      	movs	r2, #3
 8002f58:	2100      	movs	r1, #0
 8002f5a:	2001      	movs	r0, #1
 8002f5c:	f000 fac1 	bl	80034e2 <xQueueGenericCreate>
 8002f60:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 8002f62:	69fb      	ldr	r3, [r7, #28]
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d022      	beq.n	8002fae <osSemaphoreNew+0xe8>
 8002f68:	68bb      	ldr	r3, [r7, #8]
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d01f      	beq.n	8002fae <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8002f6e:	2300      	movs	r3, #0
 8002f70:	2200      	movs	r2, #0
 8002f72:	2100      	movs	r1, #0
 8002f74:	69f8      	ldr	r0, [r7, #28]
 8002f76:	f000 fb81 	bl	800367c <xQueueGenericSend>
 8002f7a:	4603      	mov	r3, r0
 8002f7c:	2b01      	cmp	r3, #1
 8002f7e:	d016      	beq.n	8002fae <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 8002f80:	69f8      	ldr	r0, [r7, #28]
 8002f82:	f001 f85d 	bl	8004040 <vQueueDelete>
            hSemaphore = NULL;
 8002f86:	2300      	movs	r3, #0
 8002f88:	61fb      	str	r3, [r7, #28]
 8002f8a:	e010      	b.n	8002fae <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 8002f8c:	69bb      	ldr	r3, [r7, #24]
 8002f8e:	2b01      	cmp	r3, #1
 8002f90:	d108      	bne.n	8002fa4 <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	689b      	ldr	r3, [r3, #8]
 8002f96:	461a      	mov	r2, r3
 8002f98:	68b9      	ldr	r1, [r7, #8]
 8002f9a:	68f8      	ldr	r0, [r7, #12]
 8002f9c:	f000 faff 	bl	800359e <xQueueCreateCountingSemaphoreStatic>
 8002fa0:	61f8      	str	r0, [r7, #28]
 8002fa2:	e004      	b.n	8002fae <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 8002fa4:	68b9      	ldr	r1, [r7, #8]
 8002fa6:	68f8      	ldr	r0, [r7, #12]
 8002fa8:	f000 fb32 	bl	8003610 <xQueueCreateCountingSemaphore>
 8002fac:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 8002fae:	69fb      	ldr	r3, [r7, #28]
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d00c      	beq.n	8002fce <osSemaphoreNew+0x108>
        if (attr != NULL) {
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d003      	beq.n	8002fc2 <osSemaphoreNew+0xfc>
          name = attr->name;
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	617b      	str	r3, [r7, #20]
 8002fc0:	e001      	b.n	8002fc6 <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 8002fc2:	2300      	movs	r3, #0
 8002fc4:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 8002fc6:	6979      	ldr	r1, [r7, #20]
 8002fc8:	69f8      	ldr	r0, [r7, #28]
 8002fca:	f001 f985 	bl	80042d8 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 8002fce:	69fb      	ldr	r3, [r7, #28]
}
 8002fd0:	4618      	mov	r0, r3
 8002fd2:	3720      	adds	r7, #32
 8002fd4:	46bd      	mov	sp, r7
 8002fd6:	bd80      	pop	{r7, pc}

08002fd8 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 8002fd8:	b580      	push	{r7, lr}
 8002fda:	b086      	sub	sp, #24
 8002fdc:	af00      	add	r7, sp, #0
 8002fde:	6078      	str	r0, [r7, #4]
 8002fe0:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8002fe6:	2300      	movs	r3, #0
 8002fe8:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8002fea:	693b      	ldr	r3, [r7, #16]
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d103      	bne.n	8002ff8 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 8002ff0:	f06f 0303 	mvn.w	r3, #3
 8002ff4:	617b      	str	r3, [r7, #20]
 8002ff6:	e039      	b.n	800306c <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002ff8:	f3ef 8305 	mrs	r3, IPSR
 8002ffc:	60fb      	str	r3, [r7, #12]
  return(result);
 8002ffe:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8003000:	2b00      	cmp	r3, #0
 8003002:	d022      	beq.n	800304a <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 8003004:	683b      	ldr	r3, [r7, #0]
 8003006:	2b00      	cmp	r3, #0
 8003008:	d003      	beq.n	8003012 <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 800300a:	f06f 0303 	mvn.w	r3, #3
 800300e:	617b      	str	r3, [r7, #20]
 8003010:	e02c      	b.n	800306c <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 8003012:	2300      	movs	r3, #0
 8003014:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 8003016:	f107 0308 	add.w	r3, r7, #8
 800301a:	461a      	mov	r2, r3
 800301c:	2100      	movs	r1, #0
 800301e:	6938      	ldr	r0, [r7, #16]
 8003020:	f000 ff4e 	bl	8003ec0 <xQueueReceiveFromISR>
 8003024:	4603      	mov	r3, r0
 8003026:	2b01      	cmp	r3, #1
 8003028:	d003      	beq.n	8003032 <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 800302a:	f06f 0302 	mvn.w	r3, #2
 800302e:	617b      	str	r3, [r7, #20]
 8003030:	e01c      	b.n	800306c <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 8003032:	68bb      	ldr	r3, [r7, #8]
 8003034:	2b00      	cmp	r3, #0
 8003036:	d019      	beq.n	800306c <osSemaphoreAcquire+0x94>
 8003038:	4b0f      	ldr	r3, [pc, #60]	@ (8003078 <osSemaphoreAcquire+0xa0>)
 800303a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800303e:	601a      	str	r2, [r3, #0]
 8003040:	f3bf 8f4f 	dsb	sy
 8003044:	f3bf 8f6f 	isb	sy
 8003048:	e010      	b.n	800306c <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 800304a:	6839      	ldr	r1, [r7, #0]
 800304c:	6938      	ldr	r0, [r7, #16]
 800304e:	f000 fe27 	bl	8003ca0 <xQueueSemaphoreTake>
 8003052:	4603      	mov	r3, r0
 8003054:	2b01      	cmp	r3, #1
 8003056:	d009      	beq.n	800306c <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 8003058:	683b      	ldr	r3, [r7, #0]
 800305a:	2b00      	cmp	r3, #0
 800305c:	d003      	beq.n	8003066 <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 800305e:	f06f 0301 	mvn.w	r3, #1
 8003062:	617b      	str	r3, [r7, #20]
 8003064:	e002      	b.n	800306c <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 8003066:	f06f 0302 	mvn.w	r3, #2
 800306a:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 800306c:	697b      	ldr	r3, [r7, #20]
}
 800306e:	4618      	mov	r0, r3
 8003070:	3718      	adds	r7, #24
 8003072:	46bd      	mov	sp, r7
 8003074:	bd80      	pop	{r7, pc}
 8003076:	bf00      	nop
 8003078:	e000ed04 	.word	0xe000ed04

0800307c <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 800307c:	b580      	push	{r7, lr}
 800307e:	b086      	sub	sp, #24
 8003080:	af00      	add	r7, sp, #0
 8003082:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8003088:	2300      	movs	r3, #0
 800308a:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 800308c:	693b      	ldr	r3, [r7, #16]
 800308e:	2b00      	cmp	r3, #0
 8003090:	d103      	bne.n	800309a <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 8003092:	f06f 0303 	mvn.w	r3, #3
 8003096:	617b      	str	r3, [r7, #20]
 8003098:	e02c      	b.n	80030f4 <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800309a:	f3ef 8305 	mrs	r3, IPSR
 800309e:	60fb      	str	r3, [r7, #12]
  return(result);
 80030a0:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d01a      	beq.n	80030dc <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 80030a6:	2300      	movs	r3, #0
 80030a8:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 80030aa:	f107 0308 	add.w	r3, r7, #8
 80030ae:	4619      	mov	r1, r3
 80030b0:	6938      	ldr	r0, [r7, #16]
 80030b2:	f000 fc83 	bl	80039bc <xQueueGiveFromISR>
 80030b6:	4603      	mov	r3, r0
 80030b8:	2b01      	cmp	r3, #1
 80030ba:	d003      	beq.n	80030c4 <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 80030bc:	f06f 0302 	mvn.w	r3, #2
 80030c0:	617b      	str	r3, [r7, #20]
 80030c2:	e017      	b.n	80030f4 <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 80030c4:	68bb      	ldr	r3, [r7, #8]
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d014      	beq.n	80030f4 <osSemaphoreRelease+0x78>
 80030ca:	4b0d      	ldr	r3, [pc, #52]	@ (8003100 <osSemaphoreRelease+0x84>)
 80030cc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80030d0:	601a      	str	r2, [r3, #0]
 80030d2:	f3bf 8f4f 	dsb	sy
 80030d6:	f3bf 8f6f 	isb	sy
 80030da:	e00b      	b.n	80030f4 <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 80030dc:	2300      	movs	r3, #0
 80030de:	2200      	movs	r2, #0
 80030e0:	2100      	movs	r1, #0
 80030e2:	6938      	ldr	r0, [r7, #16]
 80030e4:	f000 faca 	bl	800367c <xQueueGenericSend>
 80030e8:	4603      	mov	r3, r0
 80030ea:	2b01      	cmp	r3, #1
 80030ec:	d002      	beq.n	80030f4 <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 80030ee:	f06f 0302 	mvn.w	r3, #2
 80030f2:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 80030f4:	697b      	ldr	r3, [r7, #20]
}
 80030f6:	4618      	mov	r0, r3
 80030f8:	3718      	adds	r7, #24
 80030fa:	46bd      	mov	sp, r7
 80030fc:	bd80      	pop	{r7, pc}
 80030fe:	bf00      	nop
 8003100:	e000ed04 	.word	0xe000ed04

08003104 <osSemaphoreGetCount>:

uint32_t osSemaphoreGetCount (osSemaphoreId_t semaphore_id) {
 8003104:	b580      	push	{r7, lr}
 8003106:	b086      	sub	sp, #24
 8003108:	af00      	add	r7, sp, #0
 800310a:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	613b      	str	r3, [r7, #16]
  uint32_t count;

  if (hSemaphore == NULL) {
 8003110:	693b      	ldr	r3, [r7, #16]
 8003112:	2b00      	cmp	r3, #0
 8003114:	d102      	bne.n	800311c <osSemaphoreGetCount+0x18>
    count = 0U;
 8003116:	2300      	movs	r3, #0
 8003118:	617b      	str	r3, [r7, #20]
 800311a:	e00e      	b.n	800313a <osSemaphoreGetCount+0x36>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800311c:	f3ef 8305 	mrs	r3, IPSR
 8003120:	60fb      	str	r3, [r7, #12]
  return(result);
 8003122:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8003124:	2b00      	cmp	r3, #0
 8003126:	d004      	beq.n	8003132 <osSemaphoreGetCount+0x2e>
    count = uxQueueMessagesWaitingFromISR (hSemaphore);
 8003128:	6938      	ldr	r0, [r7, #16]
 800312a:	f000 ff6a 	bl	8004002 <uxQueueMessagesWaitingFromISR>
 800312e:	6178      	str	r0, [r7, #20]
 8003130:	e003      	b.n	800313a <osSemaphoreGetCount+0x36>
  } else {
    count = (uint32_t)uxSemaphoreGetCount (hSemaphore);
 8003132:	6938      	ldr	r0, [r7, #16]
 8003134:	f000 ff46 	bl	8003fc4 <uxQueueMessagesWaiting>
 8003138:	6178      	str	r0, [r7, #20]
  }

  return (count);
 800313a:	697b      	ldr	r3, [r7, #20]
}
 800313c:	4618      	mov	r0, r3
 800313e:	3718      	adds	r7, #24
 8003140:	46bd      	mov	sp, r7
 8003142:	bd80      	pop	{r7, pc}

08003144 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8003144:	b480      	push	{r7}
 8003146:	b085      	sub	sp, #20
 8003148:	af00      	add	r7, sp, #0
 800314a:	60f8      	str	r0, [r7, #12]
 800314c:	60b9      	str	r1, [r7, #8]
 800314e:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	4a07      	ldr	r2, [pc, #28]	@ (8003170 <vApplicationGetIdleTaskMemory+0x2c>)
 8003154:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8003156:	68bb      	ldr	r3, [r7, #8]
 8003158:	4a06      	ldr	r2, [pc, #24]	@ (8003174 <vApplicationGetIdleTaskMemory+0x30>)
 800315a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	2280      	movs	r2, #128	@ 0x80
 8003160:	601a      	str	r2, [r3, #0]
}
 8003162:	bf00      	nop
 8003164:	3714      	adds	r7, #20
 8003166:	46bd      	mov	sp, r7
 8003168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800316c:	4770      	bx	lr
 800316e:	bf00      	nop
 8003170:	20000124 	.word	0x20000124
 8003174:	200001cc 	.word	0x200001cc

08003178 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8003178:	b480      	push	{r7}
 800317a:	b085      	sub	sp, #20
 800317c:	af00      	add	r7, sp, #0
 800317e:	60f8      	str	r0, [r7, #12]
 8003180:	60b9      	str	r1, [r7, #8]
 8003182:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	4a07      	ldr	r2, [pc, #28]	@ (80031a4 <vApplicationGetTimerTaskMemory+0x2c>)
 8003188:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800318a:	68bb      	ldr	r3, [r7, #8]
 800318c:	4a06      	ldr	r2, [pc, #24]	@ (80031a8 <vApplicationGetTimerTaskMemory+0x30>)
 800318e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003196:	601a      	str	r2, [r3, #0]
}
 8003198:	bf00      	nop
 800319a:	3714      	adds	r7, #20
 800319c:	46bd      	mov	sp, r7
 800319e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a2:	4770      	bx	lr
 80031a4:	200003cc 	.word	0x200003cc
 80031a8:	20000474 	.word	0x20000474

080031ac <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80031ac:	b480      	push	{r7}
 80031ae:	b083      	sub	sp, #12
 80031b0:	af00      	add	r7, sp, #0
 80031b2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	f103 0208 	add.w	r2, r3, #8
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80031c4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	f103 0208 	add.w	r2, r3, #8
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	f103 0208 	add.w	r2, r3, #8
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	2200      	movs	r2, #0
 80031de:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80031e0:	bf00      	nop
 80031e2:	370c      	adds	r7, #12
 80031e4:	46bd      	mov	sp, r7
 80031e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ea:	4770      	bx	lr

080031ec <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80031ec:	b480      	push	{r7}
 80031ee:	b083      	sub	sp, #12
 80031f0:	af00      	add	r7, sp, #0
 80031f2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	2200      	movs	r2, #0
 80031f8:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80031fa:	bf00      	nop
 80031fc:	370c      	adds	r7, #12
 80031fe:	46bd      	mov	sp, r7
 8003200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003204:	4770      	bx	lr

08003206 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003206:	b480      	push	{r7}
 8003208:	b085      	sub	sp, #20
 800320a:	af00      	add	r7, sp, #0
 800320c:	6078      	str	r0, [r7, #4]
 800320e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	685b      	ldr	r3, [r3, #4]
 8003214:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8003216:	683b      	ldr	r3, [r7, #0]
 8003218:	68fa      	ldr	r2, [r7, #12]
 800321a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	689a      	ldr	r2, [r3, #8]
 8003220:	683b      	ldr	r3, [r7, #0]
 8003222:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	689b      	ldr	r3, [r3, #8]
 8003228:	683a      	ldr	r2, [r7, #0]
 800322a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	683a      	ldr	r2, [r7, #0]
 8003230:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8003232:	683b      	ldr	r3, [r7, #0]
 8003234:	687a      	ldr	r2, [r7, #4]
 8003236:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	1c5a      	adds	r2, r3, #1
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	601a      	str	r2, [r3, #0]
}
 8003242:	bf00      	nop
 8003244:	3714      	adds	r7, #20
 8003246:	46bd      	mov	sp, r7
 8003248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800324c:	4770      	bx	lr

0800324e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800324e:	b480      	push	{r7}
 8003250:	b085      	sub	sp, #20
 8003252:	af00      	add	r7, sp, #0
 8003254:	6078      	str	r0, [r7, #4]
 8003256:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003258:	683b      	ldr	r3, [r7, #0]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800325e:	68bb      	ldr	r3, [r7, #8]
 8003260:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003264:	d103      	bne.n	800326e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	691b      	ldr	r3, [r3, #16]
 800326a:	60fb      	str	r3, [r7, #12]
 800326c:	e00c      	b.n	8003288 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	3308      	adds	r3, #8
 8003272:	60fb      	str	r3, [r7, #12]
 8003274:	e002      	b.n	800327c <vListInsert+0x2e>
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	685b      	ldr	r3, [r3, #4]
 800327a:	60fb      	str	r3, [r7, #12]
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	685b      	ldr	r3, [r3, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	68ba      	ldr	r2, [r7, #8]
 8003284:	429a      	cmp	r2, r3
 8003286:	d2f6      	bcs.n	8003276 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	685a      	ldr	r2, [r3, #4]
 800328c:	683b      	ldr	r3, [r7, #0]
 800328e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003290:	683b      	ldr	r3, [r7, #0]
 8003292:	685b      	ldr	r3, [r3, #4]
 8003294:	683a      	ldr	r2, [r7, #0]
 8003296:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8003298:	683b      	ldr	r3, [r7, #0]
 800329a:	68fa      	ldr	r2, [r7, #12]
 800329c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	683a      	ldr	r2, [r7, #0]
 80032a2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80032a4:	683b      	ldr	r3, [r7, #0]
 80032a6:	687a      	ldr	r2, [r7, #4]
 80032a8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	1c5a      	adds	r2, r3, #1
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	601a      	str	r2, [r3, #0]
}
 80032b4:	bf00      	nop
 80032b6:	3714      	adds	r7, #20
 80032b8:	46bd      	mov	sp, r7
 80032ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032be:	4770      	bx	lr

080032c0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80032c0:	b480      	push	{r7}
 80032c2:	b085      	sub	sp, #20
 80032c4:	af00      	add	r7, sp, #0
 80032c6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	691b      	ldr	r3, [r3, #16]
 80032cc:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	685b      	ldr	r3, [r3, #4]
 80032d2:	687a      	ldr	r2, [r7, #4]
 80032d4:	6892      	ldr	r2, [r2, #8]
 80032d6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	689b      	ldr	r3, [r3, #8]
 80032dc:	687a      	ldr	r2, [r7, #4]
 80032de:	6852      	ldr	r2, [r2, #4]
 80032e0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	685b      	ldr	r3, [r3, #4]
 80032e6:	687a      	ldr	r2, [r7, #4]
 80032e8:	429a      	cmp	r2, r3
 80032ea:	d103      	bne.n	80032f4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	689a      	ldr	r2, [r3, #8]
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	2200      	movs	r2, #0
 80032f8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	1e5a      	subs	r2, r3, #1
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	681b      	ldr	r3, [r3, #0]
}
 8003308:	4618      	mov	r0, r3
 800330a:	3714      	adds	r7, #20
 800330c:	46bd      	mov	sp, r7
 800330e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003312:	4770      	bx	lr

08003314 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8003314:	b580      	push	{r7, lr}
 8003316:	b084      	sub	sp, #16
 8003318:	af00      	add	r7, sp, #0
 800331a:	6078      	str	r0, [r7, #4]
 800331c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	2b00      	cmp	r3, #0
 8003326:	d10b      	bne.n	8003340 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8003328:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800332c:	f383 8811 	msr	BASEPRI, r3
 8003330:	f3bf 8f6f 	isb	sy
 8003334:	f3bf 8f4f 	dsb	sy
 8003338:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800333a:	bf00      	nop
 800333c:	bf00      	nop
 800333e:	e7fd      	b.n	800333c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8003340:	f002 fd1a 	bl	8005d78 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	681a      	ldr	r2, [r3, #0]
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800334c:	68f9      	ldr	r1, [r7, #12]
 800334e:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8003350:	fb01 f303 	mul.w	r3, r1, r3
 8003354:	441a      	add	r2, r3
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	2200      	movs	r2, #0
 800335e:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	681a      	ldr	r2, [r3, #0]
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	681a      	ldr	r2, [r3, #0]
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003370:	3b01      	subs	r3, #1
 8003372:	68f9      	ldr	r1, [r7, #12]
 8003374:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8003376:	fb01 f303 	mul.w	r3, r1, r3
 800337a:	441a      	add	r2, r3
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	22ff      	movs	r2, #255	@ 0xff
 8003384:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	22ff      	movs	r2, #255	@ 0xff
 800338c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8003390:	683b      	ldr	r3, [r7, #0]
 8003392:	2b00      	cmp	r3, #0
 8003394:	d114      	bne.n	80033c0 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	691b      	ldr	r3, [r3, #16]
 800339a:	2b00      	cmp	r3, #0
 800339c:	d01a      	beq.n	80033d4 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	3310      	adds	r3, #16
 80033a2:	4618      	mov	r0, r3
 80033a4:	f001 fcb2 	bl	8004d0c <xTaskRemoveFromEventList>
 80033a8:	4603      	mov	r3, r0
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d012      	beq.n	80033d4 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80033ae:	4b0d      	ldr	r3, [pc, #52]	@ (80033e4 <xQueueGenericReset+0xd0>)
 80033b0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80033b4:	601a      	str	r2, [r3, #0]
 80033b6:	f3bf 8f4f 	dsb	sy
 80033ba:	f3bf 8f6f 	isb	sy
 80033be:	e009      	b.n	80033d4 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	3310      	adds	r3, #16
 80033c4:	4618      	mov	r0, r3
 80033c6:	f7ff fef1 	bl	80031ac <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	3324      	adds	r3, #36	@ 0x24
 80033ce:	4618      	mov	r0, r3
 80033d0:	f7ff feec 	bl	80031ac <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80033d4:	f002 fd02 	bl	8005ddc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80033d8:	2301      	movs	r3, #1
}
 80033da:	4618      	mov	r0, r3
 80033dc:	3710      	adds	r7, #16
 80033de:	46bd      	mov	sp, r7
 80033e0:	bd80      	pop	{r7, pc}
 80033e2:	bf00      	nop
 80033e4:	e000ed04 	.word	0xe000ed04

080033e8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80033e8:	b580      	push	{r7, lr}
 80033ea:	b08e      	sub	sp, #56	@ 0x38
 80033ec:	af02      	add	r7, sp, #8
 80033ee:	60f8      	str	r0, [r7, #12]
 80033f0:	60b9      	str	r1, [r7, #8]
 80033f2:	607a      	str	r2, [r7, #4]
 80033f4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d10b      	bne.n	8003414 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 80033fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003400:	f383 8811 	msr	BASEPRI, r3
 8003404:	f3bf 8f6f 	isb	sy
 8003408:	f3bf 8f4f 	dsb	sy
 800340c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800340e:	bf00      	nop
 8003410:	bf00      	nop
 8003412:	e7fd      	b.n	8003410 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8003414:	683b      	ldr	r3, [r7, #0]
 8003416:	2b00      	cmp	r3, #0
 8003418:	d10b      	bne.n	8003432 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800341a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800341e:	f383 8811 	msr	BASEPRI, r3
 8003422:	f3bf 8f6f 	isb	sy
 8003426:	f3bf 8f4f 	dsb	sy
 800342a:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800342c:	bf00      	nop
 800342e:	bf00      	nop
 8003430:	e7fd      	b.n	800342e <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	2b00      	cmp	r3, #0
 8003436:	d002      	beq.n	800343e <xQueueGenericCreateStatic+0x56>
 8003438:	68bb      	ldr	r3, [r7, #8]
 800343a:	2b00      	cmp	r3, #0
 800343c:	d001      	beq.n	8003442 <xQueueGenericCreateStatic+0x5a>
 800343e:	2301      	movs	r3, #1
 8003440:	e000      	b.n	8003444 <xQueueGenericCreateStatic+0x5c>
 8003442:	2300      	movs	r3, #0
 8003444:	2b00      	cmp	r3, #0
 8003446:	d10b      	bne.n	8003460 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8003448:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800344c:	f383 8811 	msr	BASEPRI, r3
 8003450:	f3bf 8f6f 	isb	sy
 8003454:	f3bf 8f4f 	dsb	sy
 8003458:	623b      	str	r3, [r7, #32]
}
 800345a:	bf00      	nop
 800345c:	bf00      	nop
 800345e:	e7fd      	b.n	800345c <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	2b00      	cmp	r3, #0
 8003464:	d102      	bne.n	800346c <xQueueGenericCreateStatic+0x84>
 8003466:	68bb      	ldr	r3, [r7, #8]
 8003468:	2b00      	cmp	r3, #0
 800346a:	d101      	bne.n	8003470 <xQueueGenericCreateStatic+0x88>
 800346c:	2301      	movs	r3, #1
 800346e:	e000      	b.n	8003472 <xQueueGenericCreateStatic+0x8a>
 8003470:	2300      	movs	r3, #0
 8003472:	2b00      	cmp	r3, #0
 8003474:	d10b      	bne.n	800348e <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8003476:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800347a:	f383 8811 	msr	BASEPRI, r3
 800347e:	f3bf 8f6f 	isb	sy
 8003482:	f3bf 8f4f 	dsb	sy
 8003486:	61fb      	str	r3, [r7, #28]
}
 8003488:	bf00      	nop
 800348a:	bf00      	nop
 800348c:	e7fd      	b.n	800348a <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800348e:	2350      	movs	r3, #80	@ 0x50
 8003490:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8003492:	697b      	ldr	r3, [r7, #20]
 8003494:	2b50      	cmp	r3, #80	@ 0x50
 8003496:	d00b      	beq.n	80034b0 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8003498:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800349c:	f383 8811 	msr	BASEPRI, r3
 80034a0:	f3bf 8f6f 	isb	sy
 80034a4:	f3bf 8f4f 	dsb	sy
 80034a8:	61bb      	str	r3, [r7, #24]
}
 80034aa:	bf00      	nop
 80034ac:	bf00      	nop
 80034ae:	e7fd      	b.n	80034ac <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80034b0:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80034b2:	683b      	ldr	r3, [r7, #0]
 80034b4:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 80034b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d00d      	beq.n	80034d8 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80034bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80034be:	2201      	movs	r2, #1
 80034c0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80034c4:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80034c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80034ca:	9300      	str	r3, [sp, #0]
 80034cc:	4613      	mov	r3, r2
 80034ce:	687a      	ldr	r2, [r7, #4]
 80034d0:	68b9      	ldr	r1, [r7, #8]
 80034d2:	68f8      	ldr	r0, [r7, #12]
 80034d4:	f000 f840 	bl	8003558 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80034d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80034da:	4618      	mov	r0, r3
 80034dc:	3730      	adds	r7, #48	@ 0x30
 80034de:	46bd      	mov	sp, r7
 80034e0:	bd80      	pop	{r7, pc}

080034e2 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80034e2:	b580      	push	{r7, lr}
 80034e4:	b08a      	sub	sp, #40	@ 0x28
 80034e6:	af02      	add	r7, sp, #8
 80034e8:	60f8      	str	r0, [r7, #12]
 80034ea:	60b9      	str	r1, [r7, #8]
 80034ec:	4613      	mov	r3, r2
 80034ee:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d10b      	bne.n	800350e <xQueueGenericCreate+0x2c>
	__asm volatile
 80034f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80034fa:	f383 8811 	msr	BASEPRI, r3
 80034fe:	f3bf 8f6f 	isb	sy
 8003502:	f3bf 8f4f 	dsb	sy
 8003506:	613b      	str	r3, [r7, #16]
}
 8003508:	bf00      	nop
 800350a:	bf00      	nop
 800350c:	e7fd      	b.n	800350a <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	68ba      	ldr	r2, [r7, #8]
 8003512:	fb02 f303 	mul.w	r3, r2, r3
 8003516:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8003518:	69fb      	ldr	r3, [r7, #28]
 800351a:	3350      	adds	r3, #80	@ 0x50
 800351c:	4618      	mov	r0, r3
 800351e:	f002 fd4d 	bl	8005fbc <pvPortMalloc>
 8003522:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8003524:	69bb      	ldr	r3, [r7, #24]
 8003526:	2b00      	cmp	r3, #0
 8003528:	d011      	beq.n	800354e <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800352a:	69bb      	ldr	r3, [r7, #24]
 800352c:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800352e:	697b      	ldr	r3, [r7, #20]
 8003530:	3350      	adds	r3, #80	@ 0x50
 8003532:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8003534:	69bb      	ldr	r3, [r7, #24]
 8003536:	2200      	movs	r2, #0
 8003538:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800353c:	79fa      	ldrb	r2, [r7, #7]
 800353e:	69bb      	ldr	r3, [r7, #24]
 8003540:	9300      	str	r3, [sp, #0]
 8003542:	4613      	mov	r3, r2
 8003544:	697a      	ldr	r2, [r7, #20]
 8003546:	68b9      	ldr	r1, [r7, #8]
 8003548:	68f8      	ldr	r0, [r7, #12]
 800354a:	f000 f805 	bl	8003558 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800354e:	69bb      	ldr	r3, [r7, #24]
	}
 8003550:	4618      	mov	r0, r3
 8003552:	3720      	adds	r7, #32
 8003554:	46bd      	mov	sp, r7
 8003556:	bd80      	pop	{r7, pc}

08003558 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8003558:	b580      	push	{r7, lr}
 800355a:	b084      	sub	sp, #16
 800355c:	af00      	add	r7, sp, #0
 800355e:	60f8      	str	r0, [r7, #12]
 8003560:	60b9      	str	r1, [r7, #8]
 8003562:	607a      	str	r2, [r7, #4]
 8003564:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8003566:	68bb      	ldr	r3, [r7, #8]
 8003568:	2b00      	cmp	r3, #0
 800356a:	d103      	bne.n	8003574 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800356c:	69bb      	ldr	r3, [r7, #24]
 800356e:	69ba      	ldr	r2, [r7, #24]
 8003570:	601a      	str	r2, [r3, #0]
 8003572:	e002      	b.n	800357a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8003574:	69bb      	ldr	r3, [r7, #24]
 8003576:	687a      	ldr	r2, [r7, #4]
 8003578:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800357a:	69bb      	ldr	r3, [r7, #24]
 800357c:	68fa      	ldr	r2, [r7, #12]
 800357e:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8003580:	69bb      	ldr	r3, [r7, #24]
 8003582:	68ba      	ldr	r2, [r7, #8]
 8003584:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8003586:	2101      	movs	r1, #1
 8003588:	69b8      	ldr	r0, [r7, #24]
 800358a:	f7ff fec3 	bl	8003314 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800358e:	69bb      	ldr	r3, [r7, #24]
 8003590:	78fa      	ldrb	r2, [r7, #3]
 8003592:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8003596:	bf00      	nop
 8003598:	3710      	adds	r7, #16
 800359a:	46bd      	mov	sp, r7
 800359c:	bd80      	pop	{r7, pc}

0800359e <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 800359e:	b580      	push	{r7, lr}
 80035a0:	b08a      	sub	sp, #40	@ 0x28
 80035a2:	af02      	add	r7, sp, #8
 80035a4:	60f8      	str	r0, [r7, #12]
 80035a6:	60b9      	str	r1, [r7, #8]
 80035a8:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d10b      	bne.n	80035c8 <xQueueCreateCountingSemaphoreStatic+0x2a>
	__asm volatile
 80035b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80035b4:	f383 8811 	msr	BASEPRI, r3
 80035b8:	f3bf 8f6f 	isb	sy
 80035bc:	f3bf 8f4f 	dsb	sy
 80035c0:	61bb      	str	r3, [r7, #24]
}
 80035c2:	bf00      	nop
 80035c4:	bf00      	nop
 80035c6:	e7fd      	b.n	80035c4 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 80035c8:	68ba      	ldr	r2, [r7, #8]
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	429a      	cmp	r2, r3
 80035ce:	d90b      	bls.n	80035e8 <xQueueCreateCountingSemaphoreStatic+0x4a>
	__asm volatile
 80035d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80035d4:	f383 8811 	msr	BASEPRI, r3
 80035d8:	f3bf 8f6f 	isb	sy
 80035dc:	f3bf 8f4f 	dsb	sy
 80035e0:	617b      	str	r3, [r7, #20]
}
 80035e2:	bf00      	nop
 80035e4:	bf00      	nop
 80035e6:	e7fd      	b.n	80035e4 <xQueueCreateCountingSemaphoreStatic+0x46>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 80035e8:	2302      	movs	r3, #2
 80035ea:	9300      	str	r3, [sp, #0]
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	2200      	movs	r2, #0
 80035f0:	2100      	movs	r1, #0
 80035f2:	68f8      	ldr	r0, [r7, #12]
 80035f4:	f7ff fef8 	bl	80033e8 <xQueueGenericCreateStatic>
 80035f8:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 80035fa:	69fb      	ldr	r3, [r7, #28]
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d002      	beq.n	8003606 <xQueueCreateCountingSemaphoreStatic+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8003600:	69fb      	ldr	r3, [r7, #28]
 8003602:	68ba      	ldr	r2, [r7, #8]
 8003604:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8003606:	69fb      	ldr	r3, [r7, #28]
	}
 8003608:	4618      	mov	r0, r3
 800360a:	3720      	adds	r7, #32
 800360c:	46bd      	mov	sp, r7
 800360e:	bd80      	pop	{r7, pc}

08003610 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8003610:	b580      	push	{r7, lr}
 8003612:	b086      	sub	sp, #24
 8003614:	af00      	add	r7, sp, #0
 8003616:	6078      	str	r0, [r7, #4]
 8003618:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	2b00      	cmp	r3, #0
 800361e:	d10b      	bne.n	8003638 <xQueueCreateCountingSemaphore+0x28>
	__asm volatile
 8003620:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003624:	f383 8811 	msr	BASEPRI, r3
 8003628:	f3bf 8f6f 	isb	sy
 800362c:	f3bf 8f4f 	dsb	sy
 8003630:	613b      	str	r3, [r7, #16]
}
 8003632:	bf00      	nop
 8003634:	bf00      	nop
 8003636:	e7fd      	b.n	8003634 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 8003638:	683a      	ldr	r2, [r7, #0]
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	429a      	cmp	r2, r3
 800363e:	d90b      	bls.n	8003658 <xQueueCreateCountingSemaphore+0x48>
	__asm volatile
 8003640:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003644:	f383 8811 	msr	BASEPRI, r3
 8003648:	f3bf 8f6f 	isb	sy
 800364c:	f3bf 8f4f 	dsb	sy
 8003650:	60fb      	str	r3, [r7, #12]
}
 8003652:	bf00      	nop
 8003654:	bf00      	nop
 8003656:	e7fd      	b.n	8003654 <xQueueCreateCountingSemaphore+0x44>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8003658:	2202      	movs	r2, #2
 800365a:	2100      	movs	r1, #0
 800365c:	6878      	ldr	r0, [r7, #4]
 800365e:	f7ff ff40 	bl	80034e2 <xQueueGenericCreate>
 8003662:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8003664:	697b      	ldr	r3, [r7, #20]
 8003666:	2b00      	cmp	r3, #0
 8003668:	d002      	beq.n	8003670 <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800366a:	697b      	ldr	r3, [r7, #20]
 800366c:	683a      	ldr	r2, [r7, #0]
 800366e:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8003670:	697b      	ldr	r3, [r7, #20]
	}
 8003672:	4618      	mov	r0, r3
 8003674:	3718      	adds	r7, #24
 8003676:	46bd      	mov	sp, r7
 8003678:	bd80      	pop	{r7, pc}
	...

0800367c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800367c:	b580      	push	{r7, lr}
 800367e:	b08e      	sub	sp, #56	@ 0x38
 8003680:	af00      	add	r7, sp, #0
 8003682:	60f8      	str	r0, [r7, #12]
 8003684:	60b9      	str	r1, [r7, #8]
 8003686:	607a      	str	r2, [r7, #4]
 8003688:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800368a:	2300      	movs	r3, #0
 800368c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8003692:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003694:	2b00      	cmp	r3, #0
 8003696:	d10b      	bne.n	80036b0 <xQueueGenericSend+0x34>
	__asm volatile
 8003698:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800369c:	f383 8811 	msr	BASEPRI, r3
 80036a0:	f3bf 8f6f 	isb	sy
 80036a4:	f3bf 8f4f 	dsb	sy
 80036a8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80036aa:	bf00      	nop
 80036ac:	bf00      	nop
 80036ae:	e7fd      	b.n	80036ac <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80036b0:	68bb      	ldr	r3, [r7, #8]
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d103      	bne.n	80036be <xQueueGenericSend+0x42>
 80036b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d101      	bne.n	80036c2 <xQueueGenericSend+0x46>
 80036be:	2301      	movs	r3, #1
 80036c0:	e000      	b.n	80036c4 <xQueueGenericSend+0x48>
 80036c2:	2300      	movs	r3, #0
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d10b      	bne.n	80036e0 <xQueueGenericSend+0x64>
	__asm volatile
 80036c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80036cc:	f383 8811 	msr	BASEPRI, r3
 80036d0:	f3bf 8f6f 	isb	sy
 80036d4:	f3bf 8f4f 	dsb	sy
 80036d8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80036da:	bf00      	nop
 80036dc:	bf00      	nop
 80036de:	e7fd      	b.n	80036dc <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80036e0:	683b      	ldr	r3, [r7, #0]
 80036e2:	2b02      	cmp	r3, #2
 80036e4:	d103      	bne.n	80036ee <xQueueGenericSend+0x72>
 80036e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80036ea:	2b01      	cmp	r3, #1
 80036ec:	d101      	bne.n	80036f2 <xQueueGenericSend+0x76>
 80036ee:	2301      	movs	r3, #1
 80036f0:	e000      	b.n	80036f4 <xQueueGenericSend+0x78>
 80036f2:	2300      	movs	r3, #0
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d10b      	bne.n	8003710 <xQueueGenericSend+0x94>
	__asm volatile
 80036f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80036fc:	f383 8811 	msr	BASEPRI, r3
 8003700:	f3bf 8f6f 	isb	sy
 8003704:	f3bf 8f4f 	dsb	sy
 8003708:	623b      	str	r3, [r7, #32]
}
 800370a:	bf00      	nop
 800370c:	bf00      	nop
 800370e:	e7fd      	b.n	800370c <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003710:	f001 fcc2 	bl	8005098 <xTaskGetSchedulerState>
 8003714:	4603      	mov	r3, r0
 8003716:	2b00      	cmp	r3, #0
 8003718:	d102      	bne.n	8003720 <xQueueGenericSend+0xa4>
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	2b00      	cmp	r3, #0
 800371e:	d101      	bne.n	8003724 <xQueueGenericSend+0xa8>
 8003720:	2301      	movs	r3, #1
 8003722:	e000      	b.n	8003726 <xQueueGenericSend+0xaa>
 8003724:	2300      	movs	r3, #0
 8003726:	2b00      	cmp	r3, #0
 8003728:	d10b      	bne.n	8003742 <xQueueGenericSend+0xc6>
	__asm volatile
 800372a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800372e:	f383 8811 	msr	BASEPRI, r3
 8003732:	f3bf 8f6f 	isb	sy
 8003736:	f3bf 8f4f 	dsb	sy
 800373a:	61fb      	str	r3, [r7, #28]
}
 800373c:	bf00      	nop
 800373e:	bf00      	nop
 8003740:	e7fd      	b.n	800373e <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003742:	f002 fb19 	bl	8005d78 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003746:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003748:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800374a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800374c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800374e:	429a      	cmp	r2, r3
 8003750:	d302      	bcc.n	8003758 <xQueueGenericSend+0xdc>
 8003752:	683b      	ldr	r3, [r7, #0]
 8003754:	2b02      	cmp	r3, #2
 8003756:	d129      	bne.n	80037ac <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003758:	683a      	ldr	r2, [r7, #0]
 800375a:	68b9      	ldr	r1, [r7, #8]
 800375c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800375e:	f000 fcab 	bl	80040b8 <prvCopyDataToQueue>
 8003762:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003764:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003766:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003768:	2b00      	cmp	r3, #0
 800376a:	d010      	beq.n	800378e <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800376c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800376e:	3324      	adds	r3, #36	@ 0x24
 8003770:	4618      	mov	r0, r3
 8003772:	f001 facb 	bl	8004d0c <xTaskRemoveFromEventList>
 8003776:	4603      	mov	r3, r0
 8003778:	2b00      	cmp	r3, #0
 800377a:	d013      	beq.n	80037a4 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800377c:	4b3f      	ldr	r3, [pc, #252]	@ (800387c <xQueueGenericSend+0x200>)
 800377e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003782:	601a      	str	r2, [r3, #0]
 8003784:	f3bf 8f4f 	dsb	sy
 8003788:	f3bf 8f6f 	isb	sy
 800378c:	e00a      	b.n	80037a4 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800378e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003790:	2b00      	cmp	r3, #0
 8003792:	d007      	beq.n	80037a4 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8003794:	4b39      	ldr	r3, [pc, #228]	@ (800387c <xQueueGenericSend+0x200>)
 8003796:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800379a:	601a      	str	r2, [r3, #0]
 800379c:	f3bf 8f4f 	dsb	sy
 80037a0:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80037a4:	f002 fb1a 	bl	8005ddc <vPortExitCritical>
				return pdPASS;
 80037a8:	2301      	movs	r3, #1
 80037aa:	e063      	b.n	8003874 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d103      	bne.n	80037ba <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80037b2:	f002 fb13 	bl	8005ddc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80037b6:	2300      	movs	r3, #0
 80037b8:	e05c      	b.n	8003874 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80037ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d106      	bne.n	80037ce <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80037c0:	f107 0314 	add.w	r3, r7, #20
 80037c4:	4618      	mov	r0, r3
 80037c6:	f001 fb05 	bl	8004dd4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80037ca:	2301      	movs	r3, #1
 80037cc:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80037ce:	f002 fb05 	bl	8005ddc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80037d2:	f001 f86d 	bl	80048b0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80037d6:	f002 facf 	bl	8005d78 <vPortEnterCritical>
 80037da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80037dc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80037e0:	b25b      	sxtb	r3, r3
 80037e2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80037e6:	d103      	bne.n	80037f0 <xQueueGenericSend+0x174>
 80037e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80037ea:	2200      	movs	r2, #0
 80037ec:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80037f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80037f2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80037f6:	b25b      	sxtb	r3, r3
 80037f8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80037fc:	d103      	bne.n	8003806 <xQueueGenericSend+0x18a>
 80037fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003800:	2200      	movs	r2, #0
 8003802:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003806:	f002 fae9 	bl	8005ddc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800380a:	1d3a      	adds	r2, r7, #4
 800380c:	f107 0314 	add.w	r3, r7, #20
 8003810:	4611      	mov	r1, r2
 8003812:	4618      	mov	r0, r3
 8003814:	f001 faf4 	bl	8004e00 <xTaskCheckForTimeOut>
 8003818:	4603      	mov	r3, r0
 800381a:	2b00      	cmp	r3, #0
 800381c:	d124      	bne.n	8003868 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800381e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003820:	f000 fd42 	bl	80042a8 <prvIsQueueFull>
 8003824:	4603      	mov	r3, r0
 8003826:	2b00      	cmp	r3, #0
 8003828:	d018      	beq.n	800385c <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800382a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800382c:	3310      	adds	r3, #16
 800382e:	687a      	ldr	r2, [r7, #4]
 8003830:	4611      	mov	r1, r2
 8003832:	4618      	mov	r0, r3
 8003834:	f001 fa18 	bl	8004c68 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8003838:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800383a:	f000 fccd 	bl	80041d8 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800383e:	f001 f845 	bl	80048cc <xTaskResumeAll>
 8003842:	4603      	mov	r3, r0
 8003844:	2b00      	cmp	r3, #0
 8003846:	f47f af7c 	bne.w	8003742 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800384a:	4b0c      	ldr	r3, [pc, #48]	@ (800387c <xQueueGenericSend+0x200>)
 800384c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003850:	601a      	str	r2, [r3, #0]
 8003852:	f3bf 8f4f 	dsb	sy
 8003856:	f3bf 8f6f 	isb	sy
 800385a:	e772      	b.n	8003742 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800385c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800385e:	f000 fcbb 	bl	80041d8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003862:	f001 f833 	bl	80048cc <xTaskResumeAll>
 8003866:	e76c      	b.n	8003742 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8003868:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800386a:	f000 fcb5 	bl	80041d8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800386e:	f001 f82d 	bl	80048cc <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8003872:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8003874:	4618      	mov	r0, r3
 8003876:	3738      	adds	r7, #56	@ 0x38
 8003878:	46bd      	mov	sp, r7
 800387a:	bd80      	pop	{r7, pc}
 800387c:	e000ed04 	.word	0xe000ed04

08003880 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8003880:	b580      	push	{r7, lr}
 8003882:	b090      	sub	sp, #64	@ 0x40
 8003884:	af00      	add	r7, sp, #0
 8003886:	60f8      	str	r0, [r7, #12]
 8003888:	60b9      	str	r1, [r7, #8]
 800388a:	607a      	str	r2, [r7, #4]
 800388c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8003892:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003894:	2b00      	cmp	r3, #0
 8003896:	d10b      	bne.n	80038b0 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8003898:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800389c:	f383 8811 	msr	BASEPRI, r3
 80038a0:	f3bf 8f6f 	isb	sy
 80038a4:	f3bf 8f4f 	dsb	sy
 80038a8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80038aa:	bf00      	nop
 80038ac:	bf00      	nop
 80038ae:	e7fd      	b.n	80038ac <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80038b0:	68bb      	ldr	r3, [r7, #8]
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d103      	bne.n	80038be <xQueueGenericSendFromISR+0x3e>
 80038b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80038b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d101      	bne.n	80038c2 <xQueueGenericSendFromISR+0x42>
 80038be:	2301      	movs	r3, #1
 80038c0:	e000      	b.n	80038c4 <xQueueGenericSendFromISR+0x44>
 80038c2:	2300      	movs	r3, #0
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d10b      	bne.n	80038e0 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 80038c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80038cc:	f383 8811 	msr	BASEPRI, r3
 80038d0:	f3bf 8f6f 	isb	sy
 80038d4:	f3bf 8f4f 	dsb	sy
 80038d8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80038da:	bf00      	nop
 80038dc:	bf00      	nop
 80038de:	e7fd      	b.n	80038dc <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80038e0:	683b      	ldr	r3, [r7, #0]
 80038e2:	2b02      	cmp	r3, #2
 80038e4:	d103      	bne.n	80038ee <xQueueGenericSendFromISR+0x6e>
 80038e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80038e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80038ea:	2b01      	cmp	r3, #1
 80038ec:	d101      	bne.n	80038f2 <xQueueGenericSendFromISR+0x72>
 80038ee:	2301      	movs	r3, #1
 80038f0:	e000      	b.n	80038f4 <xQueueGenericSendFromISR+0x74>
 80038f2:	2300      	movs	r3, #0
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d10b      	bne.n	8003910 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 80038f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80038fc:	f383 8811 	msr	BASEPRI, r3
 8003900:	f3bf 8f6f 	isb	sy
 8003904:	f3bf 8f4f 	dsb	sy
 8003908:	623b      	str	r3, [r7, #32]
}
 800390a:	bf00      	nop
 800390c:	bf00      	nop
 800390e:	e7fd      	b.n	800390c <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8003910:	f002 fb12 	bl	8005f38 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8003914:	f3ef 8211 	mrs	r2, BASEPRI
 8003918:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800391c:	f383 8811 	msr	BASEPRI, r3
 8003920:	f3bf 8f6f 	isb	sy
 8003924:	f3bf 8f4f 	dsb	sy
 8003928:	61fa      	str	r2, [r7, #28]
 800392a:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800392c:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800392e:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003930:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003932:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003934:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003936:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003938:	429a      	cmp	r2, r3
 800393a:	d302      	bcc.n	8003942 <xQueueGenericSendFromISR+0xc2>
 800393c:	683b      	ldr	r3, [r7, #0]
 800393e:	2b02      	cmp	r3, #2
 8003940:	d12f      	bne.n	80039a2 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8003942:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003944:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003948:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800394c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800394e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003950:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003952:	683a      	ldr	r2, [r7, #0]
 8003954:	68b9      	ldr	r1, [r7, #8]
 8003956:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8003958:	f000 fbae 	bl	80040b8 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800395c:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8003960:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003964:	d112      	bne.n	800398c <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003966:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003968:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800396a:	2b00      	cmp	r3, #0
 800396c:	d016      	beq.n	800399c <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800396e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003970:	3324      	adds	r3, #36	@ 0x24
 8003972:	4618      	mov	r0, r3
 8003974:	f001 f9ca 	bl	8004d0c <xTaskRemoveFromEventList>
 8003978:	4603      	mov	r3, r0
 800397a:	2b00      	cmp	r3, #0
 800397c:	d00e      	beq.n	800399c <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	2b00      	cmp	r3, #0
 8003982:	d00b      	beq.n	800399c <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	2201      	movs	r2, #1
 8003988:	601a      	str	r2, [r3, #0]
 800398a:	e007      	b.n	800399c <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800398c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8003990:	3301      	adds	r3, #1
 8003992:	b2db      	uxtb	r3, r3
 8003994:	b25a      	sxtb	r2, r3
 8003996:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003998:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800399c:	2301      	movs	r3, #1
 800399e:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 80039a0:	e001      	b.n	80039a6 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80039a2:	2300      	movs	r3, #0
 80039a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80039a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80039a8:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80039aa:	697b      	ldr	r3, [r7, #20]
 80039ac:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80039b0:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80039b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80039b4:	4618      	mov	r0, r3
 80039b6:	3740      	adds	r7, #64	@ 0x40
 80039b8:	46bd      	mov	sp, r7
 80039ba:	bd80      	pop	{r7, pc}

080039bc <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80039bc:	b580      	push	{r7, lr}
 80039be:	b08e      	sub	sp, #56	@ 0x38
 80039c0:	af00      	add	r7, sp, #0
 80039c2:	6078      	str	r0, [r7, #4]
 80039c4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 80039ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d10b      	bne.n	80039e8 <xQueueGiveFromISR+0x2c>
	__asm volatile
 80039d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80039d4:	f383 8811 	msr	BASEPRI, r3
 80039d8:	f3bf 8f6f 	isb	sy
 80039dc:	f3bf 8f4f 	dsb	sy
 80039e0:	623b      	str	r3, [r7, #32]
}
 80039e2:	bf00      	nop
 80039e4:	bf00      	nop
 80039e6:	e7fd      	b.n	80039e4 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80039e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d00b      	beq.n	8003a08 <xQueueGiveFromISR+0x4c>
	__asm volatile
 80039f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80039f4:	f383 8811 	msr	BASEPRI, r3
 80039f8:	f3bf 8f6f 	isb	sy
 80039fc:	f3bf 8f4f 	dsb	sy
 8003a00:	61fb      	str	r3, [r7, #28]
}
 8003a02:	bf00      	nop
 8003a04:	bf00      	nop
 8003a06:	e7fd      	b.n	8003a04 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8003a08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d103      	bne.n	8003a18 <xQueueGiveFromISR+0x5c>
 8003a10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a12:	689b      	ldr	r3, [r3, #8]
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d101      	bne.n	8003a1c <xQueueGiveFromISR+0x60>
 8003a18:	2301      	movs	r3, #1
 8003a1a:	e000      	b.n	8003a1e <xQueueGiveFromISR+0x62>
 8003a1c:	2300      	movs	r3, #0
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d10b      	bne.n	8003a3a <xQueueGiveFromISR+0x7e>
	__asm volatile
 8003a22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a26:	f383 8811 	msr	BASEPRI, r3
 8003a2a:	f3bf 8f6f 	isb	sy
 8003a2e:	f3bf 8f4f 	dsb	sy
 8003a32:	61bb      	str	r3, [r7, #24]
}
 8003a34:	bf00      	nop
 8003a36:	bf00      	nop
 8003a38:	e7fd      	b.n	8003a36 <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8003a3a:	f002 fa7d 	bl	8005f38 <vPortValidateInterruptPriority>
	__asm volatile
 8003a3e:	f3ef 8211 	mrs	r2, BASEPRI
 8003a42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a46:	f383 8811 	msr	BASEPRI, r3
 8003a4a:	f3bf 8f6f 	isb	sy
 8003a4e:	f3bf 8f4f 	dsb	sy
 8003a52:	617a      	str	r2, [r7, #20]
 8003a54:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8003a56:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8003a58:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003a5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a5e:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8003a60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a62:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a64:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003a66:	429a      	cmp	r2, r3
 8003a68:	d22b      	bcs.n	8003ac2 <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8003a6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a6c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003a70:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8003a74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a76:	1c5a      	adds	r2, r3, #1
 8003a78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a7a:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8003a7c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8003a80:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003a84:	d112      	bne.n	8003aac <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003a86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d016      	beq.n	8003abc <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003a8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a90:	3324      	adds	r3, #36	@ 0x24
 8003a92:	4618      	mov	r0, r3
 8003a94:	f001 f93a 	bl	8004d0c <xTaskRemoveFromEventList>
 8003a98:	4603      	mov	r3, r0
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d00e      	beq.n	8003abc <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8003a9e:	683b      	ldr	r3, [r7, #0]
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d00b      	beq.n	8003abc <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8003aa4:	683b      	ldr	r3, [r7, #0]
 8003aa6:	2201      	movs	r2, #1
 8003aa8:	601a      	str	r2, [r3, #0]
 8003aaa:	e007      	b.n	8003abc <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8003aac:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003ab0:	3301      	adds	r3, #1
 8003ab2:	b2db      	uxtb	r3, r3
 8003ab4:	b25a      	sxtb	r2, r3
 8003ab6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ab8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8003abc:	2301      	movs	r3, #1
 8003abe:	637b      	str	r3, [r7, #52]	@ 0x34
 8003ac0:	e001      	b.n	8003ac6 <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8003ac2:	2300      	movs	r3, #0
 8003ac4:	637b      	str	r3, [r7, #52]	@ 0x34
 8003ac6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003ac8:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	f383 8811 	msr	BASEPRI, r3
}
 8003ad0:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8003ad2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8003ad4:	4618      	mov	r0, r3
 8003ad6:	3738      	adds	r7, #56	@ 0x38
 8003ad8:	46bd      	mov	sp, r7
 8003ada:	bd80      	pop	{r7, pc}

08003adc <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8003adc:	b580      	push	{r7, lr}
 8003ade:	b08c      	sub	sp, #48	@ 0x30
 8003ae0:	af00      	add	r7, sp, #0
 8003ae2:	60f8      	str	r0, [r7, #12]
 8003ae4:	60b9      	str	r1, [r7, #8]
 8003ae6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8003ae8:	2300      	movs	r3, #0
 8003aea:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8003af0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d10b      	bne.n	8003b0e <xQueueReceive+0x32>
	__asm volatile
 8003af6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003afa:	f383 8811 	msr	BASEPRI, r3
 8003afe:	f3bf 8f6f 	isb	sy
 8003b02:	f3bf 8f4f 	dsb	sy
 8003b06:	623b      	str	r3, [r7, #32]
}
 8003b08:	bf00      	nop
 8003b0a:	bf00      	nop
 8003b0c:	e7fd      	b.n	8003b0a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003b0e:	68bb      	ldr	r3, [r7, #8]
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d103      	bne.n	8003b1c <xQueueReceive+0x40>
 8003b14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d101      	bne.n	8003b20 <xQueueReceive+0x44>
 8003b1c:	2301      	movs	r3, #1
 8003b1e:	e000      	b.n	8003b22 <xQueueReceive+0x46>
 8003b20:	2300      	movs	r3, #0
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d10b      	bne.n	8003b3e <xQueueReceive+0x62>
	__asm volatile
 8003b26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003b2a:	f383 8811 	msr	BASEPRI, r3
 8003b2e:	f3bf 8f6f 	isb	sy
 8003b32:	f3bf 8f4f 	dsb	sy
 8003b36:	61fb      	str	r3, [r7, #28]
}
 8003b38:	bf00      	nop
 8003b3a:	bf00      	nop
 8003b3c:	e7fd      	b.n	8003b3a <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003b3e:	f001 faab 	bl	8005098 <xTaskGetSchedulerState>
 8003b42:	4603      	mov	r3, r0
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d102      	bne.n	8003b4e <xQueueReceive+0x72>
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d101      	bne.n	8003b52 <xQueueReceive+0x76>
 8003b4e:	2301      	movs	r3, #1
 8003b50:	e000      	b.n	8003b54 <xQueueReceive+0x78>
 8003b52:	2300      	movs	r3, #0
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d10b      	bne.n	8003b70 <xQueueReceive+0x94>
	__asm volatile
 8003b58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003b5c:	f383 8811 	msr	BASEPRI, r3
 8003b60:	f3bf 8f6f 	isb	sy
 8003b64:	f3bf 8f4f 	dsb	sy
 8003b68:	61bb      	str	r3, [r7, #24]
}
 8003b6a:	bf00      	nop
 8003b6c:	bf00      	nop
 8003b6e:	e7fd      	b.n	8003b6c <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003b70:	f002 f902 	bl	8005d78 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003b74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b78:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003b7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d01f      	beq.n	8003bc0 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8003b80:	68b9      	ldr	r1, [r7, #8]
 8003b82:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003b84:	f000 fb02 	bl	800418c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8003b88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b8a:	1e5a      	subs	r2, r3, #1
 8003b8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b8e:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003b90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b92:	691b      	ldr	r3, [r3, #16]
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d00f      	beq.n	8003bb8 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003b98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b9a:	3310      	adds	r3, #16
 8003b9c:	4618      	mov	r0, r3
 8003b9e:	f001 f8b5 	bl	8004d0c <xTaskRemoveFromEventList>
 8003ba2:	4603      	mov	r3, r0
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d007      	beq.n	8003bb8 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8003ba8:	4b3c      	ldr	r3, [pc, #240]	@ (8003c9c <xQueueReceive+0x1c0>)
 8003baa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003bae:	601a      	str	r2, [r3, #0]
 8003bb0:	f3bf 8f4f 	dsb	sy
 8003bb4:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8003bb8:	f002 f910 	bl	8005ddc <vPortExitCritical>
				return pdPASS;
 8003bbc:	2301      	movs	r3, #1
 8003bbe:	e069      	b.n	8003c94 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d103      	bne.n	8003bce <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003bc6:	f002 f909 	bl	8005ddc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8003bca:	2300      	movs	r3, #0
 8003bcc:	e062      	b.n	8003c94 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003bce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d106      	bne.n	8003be2 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003bd4:	f107 0310 	add.w	r3, r7, #16
 8003bd8:	4618      	mov	r0, r3
 8003bda:	f001 f8fb 	bl	8004dd4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003bde:	2301      	movs	r3, #1
 8003be0:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003be2:	f002 f8fb 	bl	8005ddc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003be6:	f000 fe63 	bl	80048b0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003bea:	f002 f8c5 	bl	8005d78 <vPortEnterCritical>
 8003bee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003bf0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003bf4:	b25b      	sxtb	r3, r3
 8003bf6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003bfa:	d103      	bne.n	8003c04 <xQueueReceive+0x128>
 8003bfc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003bfe:	2200      	movs	r2, #0
 8003c00:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003c04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c06:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003c0a:	b25b      	sxtb	r3, r3
 8003c0c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003c10:	d103      	bne.n	8003c1a <xQueueReceive+0x13e>
 8003c12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c14:	2200      	movs	r2, #0
 8003c16:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003c1a:	f002 f8df 	bl	8005ddc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003c1e:	1d3a      	adds	r2, r7, #4
 8003c20:	f107 0310 	add.w	r3, r7, #16
 8003c24:	4611      	mov	r1, r2
 8003c26:	4618      	mov	r0, r3
 8003c28:	f001 f8ea 	bl	8004e00 <xTaskCheckForTimeOut>
 8003c2c:	4603      	mov	r3, r0
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d123      	bne.n	8003c7a <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003c32:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003c34:	f000 fb22 	bl	800427c <prvIsQueueEmpty>
 8003c38:	4603      	mov	r3, r0
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d017      	beq.n	8003c6e <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8003c3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c40:	3324      	adds	r3, #36	@ 0x24
 8003c42:	687a      	ldr	r2, [r7, #4]
 8003c44:	4611      	mov	r1, r2
 8003c46:	4618      	mov	r0, r3
 8003c48:	f001 f80e 	bl	8004c68 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8003c4c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003c4e:	f000 fac3 	bl	80041d8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8003c52:	f000 fe3b 	bl	80048cc <xTaskResumeAll>
 8003c56:	4603      	mov	r3, r0
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d189      	bne.n	8003b70 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8003c5c:	4b0f      	ldr	r3, [pc, #60]	@ (8003c9c <xQueueReceive+0x1c0>)
 8003c5e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003c62:	601a      	str	r2, [r3, #0]
 8003c64:	f3bf 8f4f 	dsb	sy
 8003c68:	f3bf 8f6f 	isb	sy
 8003c6c:	e780      	b.n	8003b70 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8003c6e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003c70:	f000 fab2 	bl	80041d8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003c74:	f000 fe2a 	bl	80048cc <xTaskResumeAll>
 8003c78:	e77a      	b.n	8003b70 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8003c7a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003c7c:	f000 faac 	bl	80041d8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003c80:	f000 fe24 	bl	80048cc <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003c84:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003c86:	f000 faf9 	bl	800427c <prvIsQueueEmpty>
 8003c8a:	4603      	mov	r3, r0
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	f43f af6f 	beq.w	8003b70 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8003c92:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8003c94:	4618      	mov	r0, r3
 8003c96:	3730      	adds	r7, #48	@ 0x30
 8003c98:	46bd      	mov	sp, r7
 8003c9a:	bd80      	pop	{r7, pc}
 8003c9c:	e000ed04 	.word	0xe000ed04

08003ca0 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8003ca0:	b580      	push	{r7, lr}
 8003ca2:	b08e      	sub	sp, #56	@ 0x38
 8003ca4:	af00      	add	r7, sp, #0
 8003ca6:	6078      	str	r0, [r7, #4]
 8003ca8:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8003caa:	2300      	movs	r3, #0
 8003cac:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8003cb2:	2300      	movs	r3, #0
 8003cb4:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8003cb6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d10b      	bne.n	8003cd4 <xQueueSemaphoreTake+0x34>
	__asm volatile
 8003cbc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003cc0:	f383 8811 	msr	BASEPRI, r3
 8003cc4:	f3bf 8f6f 	isb	sy
 8003cc8:	f3bf 8f4f 	dsb	sy
 8003ccc:	623b      	str	r3, [r7, #32]
}
 8003cce:	bf00      	nop
 8003cd0:	bf00      	nop
 8003cd2:	e7fd      	b.n	8003cd0 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8003cd4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003cd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d00b      	beq.n	8003cf4 <xQueueSemaphoreTake+0x54>
	__asm volatile
 8003cdc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ce0:	f383 8811 	msr	BASEPRI, r3
 8003ce4:	f3bf 8f6f 	isb	sy
 8003ce8:	f3bf 8f4f 	dsb	sy
 8003cec:	61fb      	str	r3, [r7, #28]
}
 8003cee:	bf00      	nop
 8003cf0:	bf00      	nop
 8003cf2:	e7fd      	b.n	8003cf0 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003cf4:	f001 f9d0 	bl	8005098 <xTaskGetSchedulerState>
 8003cf8:	4603      	mov	r3, r0
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d102      	bne.n	8003d04 <xQueueSemaphoreTake+0x64>
 8003cfe:	683b      	ldr	r3, [r7, #0]
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d101      	bne.n	8003d08 <xQueueSemaphoreTake+0x68>
 8003d04:	2301      	movs	r3, #1
 8003d06:	e000      	b.n	8003d0a <xQueueSemaphoreTake+0x6a>
 8003d08:	2300      	movs	r3, #0
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d10b      	bne.n	8003d26 <xQueueSemaphoreTake+0x86>
	__asm volatile
 8003d0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d12:	f383 8811 	msr	BASEPRI, r3
 8003d16:	f3bf 8f6f 	isb	sy
 8003d1a:	f3bf 8f4f 	dsb	sy
 8003d1e:	61bb      	str	r3, [r7, #24]
}
 8003d20:	bf00      	nop
 8003d22:	bf00      	nop
 8003d24:	e7fd      	b.n	8003d22 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003d26:	f002 f827 	bl	8005d78 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8003d2a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d2e:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8003d30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d024      	beq.n	8003d80 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8003d36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d38:	1e5a      	subs	r2, r3, #1
 8003d3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d3c:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003d3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d104      	bne.n	8003d50 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8003d46:	f001 fb21 	bl	800538c <pvTaskIncrementMutexHeldCount>
 8003d4a:	4602      	mov	r2, r0
 8003d4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d4e:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003d50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d52:	691b      	ldr	r3, [r3, #16]
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d00f      	beq.n	8003d78 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003d58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d5a:	3310      	adds	r3, #16
 8003d5c:	4618      	mov	r0, r3
 8003d5e:	f000 ffd5 	bl	8004d0c <xTaskRemoveFromEventList>
 8003d62:	4603      	mov	r3, r0
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d007      	beq.n	8003d78 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8003d68:	4b54      	ldr	r3, [pc, #336]	@ (8003ebc <xQueueSemaphoreTake+0x21c>)
 8003d6a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003d6e:	601a      	str	r2, [r3, #0]
 8003d70:	f3bf 8f4f 	dsb	sy
 8003d74:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8003d78:	f002 f830 	bl	8005ddc <vPortExitCritical>
				return pdPASS;
 8003d7c:	2301      	movs	r3, #1
 8003d7e:	e098      	b.n	8003eb2 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003d80:	683b      	ldr	r3, [r7, #0]
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d112      	bne.n	8003dac <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8003d86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d00b      	beq.n	8003da4 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8003d8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d90:	f383 8811 	msr	BASEPRI, r3
 8003d94:	f3bf 8f6f 	isb	sy
 8003d98:	f3bf 8f4f 	dsb	sy
 8003d9c:	617b      	str	r3, [r7, #20]
}
 8003d9e:	bf00      	nop
 8003da0:	bf00      	nop
 8003da2:	e7fd      	b.n	8003da0 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8003da4:	f002 f81a 	bl	8005ddc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8003da8:	2300      	movs	r3, #0
 8003daa:	e082      	b.n	8003eb2 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003dac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d106      	bne.n	8003dc0 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003db2:	f107 030c 	add.w	r3, r7, #12
 8003db6:	4618      	mov	r0, r3
 8003db8:	f001 f80c 	bl	8004dd4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003dbc:	2301      	movs	r3, #1
 8003dbe:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003dc0:	f002 f80c 	bl	8005ddc <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003dc4:	f000 fd74 	bl	80048b0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003dc8:	f001 ffd6 	bl	8005d78 <vPortEnterCritical>
 8003dcc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003dce:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003dd2:	b25b      	sxtb	r3, r3
 8003dd4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003dd8:	d103      	bne.n	8003de2 <xQueueSemaphoreTake+0x142>
 8003dda:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003ddc:	2200      	movs	r2, #0
 8003dde:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003de2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003de4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003de8:	b25b      	sxtb	r3, r3
 8003dea:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003dee:	d103      	bne.n	8003df8 <xQueueSemaphoreTake+0x158>
 8003df0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003df2:	2200      	movs	r2, #0
 8003df4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003df8:	f001 fff0 	bl	8005ddc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003dfc:	463a      	mov	r2, r7
 8003dfe:	f107 030c 	add.w	r3, r7, #12
 8003e02:	4611      	mov	r1, r2
 8003e04:	4618      	mov	r0, r3
 8003e06:	f000 fffb 	bl	8004e00 <xTaskCheckForTimeOut>
 8003e0a:	4603      	mov	r3, r0
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d132      	bne.n	8003e76 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003e10:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8003e12:	f000 fa33 	bl	800427c <prvIsQueueEmpty>
 8003e16:	4603      	mov	r3, r0
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d026      	beq.n	8003e6a <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003e1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d109      	bne.n	8003e38 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8003e24:	f001 ffa8 	bl	8005d78 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8003e28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003e2a:	689b      	ldr	r3, [r3, #8]
 8003e2c:	4618      	mov	r0, r3
 8003e2e:	f001 f951 	bl	80050d4 <xTaskPriorityInherit>
 8003e32:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8003e34:	f001 ffd2 	bl	8005ddc <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8003e38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003e3a:	3324      	adds	r3, #36	@ 0x24
 8003e3c:	683a      	ldr	r2, [r7, #0]
 8003e3e:	4611      	mov	r1, r2
 8003e40:	4618      	mov	r0, r3
 8003e42:	f000 ff11 	bl	8004c68 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8003e46:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8003e48:	f000 f9c6 	bl	80041d8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8003e4c:	f000 fd3e 	bl	80048cc <xTaskResumeAll>
 8003e50:	4603      	mov	r3, r0
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	f47f af67 	bne.w	8003d26 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8003e58:	4b18      	ldr	r3, [pc, #96]	@ (8003ebc <xQueueSemaphoreTake+0x21c>)
 8003e5a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003e5e:	601a      	str	r2, [r3, #0]
 8003e60:	f3bf 8f4f 	dsb	sy
 8003e64:	f3bf 8f6f 	isb	sy
 8003e68:	e75d      	b.n	8003d26 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8003e6a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8003e6c:	f000 f9b4 	bl	80041d8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003e70:	f000 fd2c 	bl	80048cc <xTaskResumeAll>
 8003e74:	e757      	b.n	8003d26 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8003e76:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8003e78:	f000 f9ae 	bl	80041d8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003e7c:	f000 fd26 	bl	80048cc <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003e80:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8003e82:	f000 f9fb 	bl	800427c <prvIsQueueEmpty>
 8003e86:	4603      	mov	r3, r0
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	f43f af4c 	beq.w	8003d26 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8003e8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d00d      	beq.n	8003eb0 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8003e94:	f001 ff70 	bl	8005d78 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8003e98:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8003e9a:	f000 f8f5 	bl	8004088 <prvGetDisinheritPriorityAfterTimeout>
 8003e9e:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8003ea0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003ea2:	689b      	ldr	r3, [r3, #8]
 8003ea4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003ea6:	4618      	mov	r0, r3
 8003ea8:	f001 f9ec 	bl	8005284 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8003eac:	f001 ff96 	bl	8005ddc <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8003eb0:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8003eb2:	4618      	mov	r0, r3
 8003eb4:	3738      	adds	r7, #56	@ 0x38
 8003eb6:	46bd      	mov	sp, r7
 8003eb8:	bd80      	pop	{r7, pc}
 8003eba:	bf00      	nop
 8003ebc:	e000ed04 	.word	0xe000ed04

08003ec0 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8003ec0:	b580      	push	{r7, lr}
 8003ec2:	b08e      	sub	sp, #56	@ 0x38
 8003ec4:	af00      	add	r7, sp, #0
 8003ec6:	60f8      	str	r0, [r7, #12]
 8003ec8:	60b9      	str	r1, [r7, #8]
 8003eca:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8003ed0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d10b      	bne.n	8003eee <xQueueReceiveFromISR+0x2e>
	__asm volatile
 8003ed6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003eda:	f383 8811 	msr	BASEPRI, r3
 8003ede:	f3bf 8f6f 	isb	sy
 8003ee2:	f3bf 8f4f 	dsb	sy
 8003ee6:	623b      	str	r3, [r7, #32]
}
 8003ee8:	bf00      	nop
 8003eea:	bf00      	nop
 8003eec:	e7fd      	b.n	8003eea <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003eee:	68bb      	ldr	r3, [r7, #8]
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d103      	bne.n	8003efc <xQueueReceiveFromISR+0x3c>
 8003ef4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ef6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d101      	bne.n	8003f00 <xQueueReceiveFromISR+0x40>
 8003efc:	2301      	movs	r3, #1
 8003efe:	e000      	b.n	8003f02 <xQueueReceiveFromISR+0x42>
 8003f00:	2300      	movs	r3, #0
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d10b      	bne.n	8003f1e <xQueueReceiveFromISR+0x5e>
	__asm volatile
 8003f06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f0a:	f383 8811 	msr	BASEPRI, r3
 8003f0e:	f3bf 8f6f 	isb	sy
 8003f12:	f3bf 8f4f 	dsb	sy
 8003f16:	61fb      	str	r3, [r7, #28]
}
 8003f18:	bf00      	nop
 8003f1a:	bf00      	nop
 8003f1c:	e7fd      	b.n	8003f1a <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8003f1e:	f002 f80b 	bl	8005f38 <vPortValidateInterruptPriority>
	__asm volatile
 8003f22:	f3ef 8211 	mrs	r2, BASEPRI
 8003f26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f2a:	f383 8811 	msr	BASEPRI, r3
 8003f2e:	f3bf 8f6f 	isb	sy
 8003f32:	f3bf 8f4f 	dsb	sy
 8003f36:	61ba      	str	r2, [r7, #24]
 8003f38:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8003f3a:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8003f3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003f3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f40:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f42:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003f44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d02f      	beq.n	8003faa <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8003f4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f4c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003f50:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8003f54:	68b9      	ldr	r1, [r7, #8]
 8003f56:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003f58:	f000 f918 	bl	800418c <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8003f5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f5e:	1e5a      	subs	r2, r3, #1
 8003f60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f62:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8003f64:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8003f68:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003f6c:	d112      	bne.n	8003f94 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003f6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f70:	691b      	ldr	r3, [r3, #16]
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d016      	beq.n	8003fa4 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003f76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f78:	3310      	adds	r3, #16
 8003f7a:	4618      	mov	r0, r3
 8003f7c:	f000 fec6 	bl	8004d0c <xTaskRemoveFromEventList>
 8003f80:	4603      	mov	r3, r0
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d00e      	beq.n	8003fa4 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d00b      	beq.n	8003fa4 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	2201      	movs	r2, #1
 8003f90:	601a      	str	r2, [r3, #0]
 8003f92:	e007      	b.n	8003fa4 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8003f94:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003f98:	3301      	adds	r3, #1
 8003f9a:	b2db      	uxtb	r3, r3
 8003f9c:	b25a      	sxtb	r2, r3
 8003f9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003fa0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8003fa4:	2301      	movs	r3, #1
 8003fa6:	637b      	str	r3, [r7, #52]	@ 0x34
 8003fa8:	e001      	b.n	8003fae <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 8003faa:	2300      	movs	r3, #0
 8003fac:	637b      	str	r3, [r7, #52]	@ 0x34
 8003fae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003fb0:	613b      	str	r3, [r7, #16]
	__asm volatile
 8003fb2:	693b      	ldr	r3, [r7, #16]
 8003fb4:	f383 8811 	msr	BASEPRI, r3
}
 8003fb8:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8003fba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8003fbc:	4618      	mov	r0, r3
 8003fbe:	3738      	adds	r7, #56	@ 0x38
 8003fc0:	46bd      	mov	sp, r7
 8003fc2:	bd80      	pop	{r7, pc}

08003fc4 <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 8003fc4:	b580      	push	{r7, lr}
 8003fc6:	b084      	sub	sp, #16
 8003fc8:	af00      	add	r7, sp, #0
 8003fca:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d10b      	bne.n	8003fea <uxQueueMessagesWaiting+0x26>
	__asm volatile
 8003fd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003fd6:	f383 8811 	msr	BASEPRI, r3
 8003fda:	f3bf 8f6f 	isb	sy
 8003fde:	f3bf 8f4f 	dsb	sy
 8003fe2:	60bb      	str	r3, [r7, #8]
}
 8003fe4:	bf00      	nop
 8003fe6:	bf00      	nop
 8003fe8:	e7fd      	b.n	8003fe6 <uxQueueMessagesWaiting+0x22>

	taskENTER_CRITICAL();
 8003fea:	f001 fec5 	bl	8005d78 <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ff2:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 8003ff4:	f001 fef2 	bl	8005ddc <vPortExitCritical>

	return uxReturn;
 8003ff8:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8003ffa:	4618      	mov	r0, r3
 8003ffc:	3710      	adds	r7, #16
 8003ffe:	46bd      	mov	sp, r7
 8004000:	bd80      	pop	{r7, pc}

08004002 <uxQueueMessagesWaitingFromISR>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
 8004002:	b480      	push	{r7}
 8004004:	b087      	sub	sp, #28
 8004006:	af00      	add	r7, sp, #0
 8004008:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	617b      	str	r3, [r7, #20]

	configASSERT( pxQueue );
 800400e:	697b      	ldr	r3, [r7, #20]
 8004010:	2b00      	cmp	r3, #0
 8004012:	d10b      	bne.n	800402c <uxQueueMessagesWaitingFromISR+0x2a>
	__asm volatile
 8004014:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004018:	f383 8811 	msr	BASEPRI, r3
 800401c:	f3bf 8f6f 	isb	sy
 8004020:	f3bf 8f4f 	dsb	sy
 8004024:	60fb      	str	r3, [r7, #12]
}
 8004026:	bf00      	nop
 8004028:	bf00      	nop
 800402a:	e7fd      	b.n	8004028 <uxQueueMessagesWaitingFromISR+0x26>
	uxReturn = pxQueue->uxMessagesWaiting;
 800402c:	697b      	ldr	r3, [r7, #20]
 800402e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004030:	613b      	str	r3, [r7, #16]

	return uxReturn;
 8004032:	693b      	ldr	r3, [r7, #16]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8004034:	4618      	mov	r0, r3
 8004036:	371c      	adds	r7, #28
 8004038:	46bd      	mov	sp, r7
 800403a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800403e:	4770      	bx	lr

08004040 <vQueueDelete>:
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8004040:	b580      	push	{r7, lr}
 8004042:	b084      	sub	sp, #16
 8004044:	af00      	add	r7, sp, #0
 8004046:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	2b00      	cmp	r3, #0
 8004050:	d10b      	bne.n	800406a <vQueueDelete+0x2a>
	__asm volatile
 8004052:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004056:	f383 8811 	msr	BASEPRI, r3
 800405a:	f3bf 8f6f 	isb	sy
 800405e:	f3bf 8f4f 	dsb	sy
 8004062:	60bb      	str	r3, [r7, #8]
}
 8004064:	bf00      	nop
 8004066:	bf00      	nop
 8004068:	e7fd      	b.n	8004066 <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 800406a:	68f8      	ldr	r0, [r7, #12]
 800406c:	f000 f95e 	bl	800432c <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8004076:	2b00      	cmp	r3, #0
 8004078:	d102      	bne.n	8004080 <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 800407a:	68f8      	ldr	r0, [r7, #12]
 800407c:	f002 f86c 	bl	8006158 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8004080:	bf00      	nop
 8004082:	3710      	adds	r7, #16
 8004084:	46bd      	mov	sp, r7
 8004086:	bd80      	pop	{r7, pc}

08004088 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8004088:	b480      	push	{r7}
 800408a:	b085      	sub	sp, #20
 800408c:	af00      	add	r7, sp, #0
 800408e:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004094:	2b00      	cmp	r3, #0
 8004096:	d006      	beq.n	80040a6 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 80040a2:	60fb      	str	r3, [r7, #12]
 80040a4:	e001      	b.n	80040aa <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80040a6:	2300      	movs	r3, #0
 80040a8:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80040aa:	68fb      	ldr	r3, [r7, #12]
	}
 80040ac:	4618      	mov	r0, r3
 80040ae:	3714      	adds	r7, #20
 80040b0:	46bd      	mov	sp, r7
 80040b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040b6:	4770      	bx	lr

080040b8 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80040b8:	b580      	push	{r7, lr}
 80040ba:	b086      	sub	sp, #24
 80040bc:	af00      	add	r7, sp, #0
 80040be:	60f8      	str	r0, [r7, #12]
 80040c0:	60b9      	str	r1, [r7, #8]
 80040c2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80040c4:	2300      	movs	r3, #0
 80040c6:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040cc:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d10d      	bne.n	80040f2 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d14d      	bne.n	800417a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	689b      	ldr	r3, [r3, #8]
 80040e2:	4618      	mov	r0, r3
 80040e4:	f001 f85e 	bl	80051a4 <xTaskPriorityDisinherit>
 80040e8:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	2200      	movs	r2, #0
 80040ee:	609a      	str	r2, [r3, #8]
 80040f0:	e043      	b.n	800417a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d119      	bne.n	800412c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	6858      	ldr	r0, [r3, #4]
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004100:	461a      	mov	r2, r3
 8004102:	68b9      	ldr	r1, [r7, #8]
 8004104:	f002 fa06 	bl	8006514 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	685a      	ldr	r2, [r3, #4]
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004110:	441a      	add	r2, r3
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	685a      	ldr	r2, [r3, #4]
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	689b      	ldr	r3, [r3, #8]
 800411e:	429a      	cmp	r2, r3
 8004120:	d32b      	bcc.n	800417a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	681a      	ldr	r2, [r3, #0]
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	605a      	str	r2, [r3, #4]
 800412a:	e026      	b.n	800417a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	68d8      	ldr	r0, [r3, #12]
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004134:	461a      	mov	r2, r3
 8004136:	68b9      	ldr	r1, [r7, #8]
 8004138:	f002 f9ec 	bl	8006514 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	68da      	ldr	r2, [r3, #12]
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004144:	425b      	negs	r3, r3
 8004146:	441a      	add	r2, r3
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	68da      	ldr	r2, [r3, #12]
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	429a      	cmp	r2, r3
 8004156:	d207      	bcs.n	8004168 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	689a      	ldr	r2, [r3, #8]
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004160:	425b      	negs	r3, r3
 8004162:	441a      	add	r2, r3
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	2b02      	cmp	r3, #2
 800416c:	d105      	bne.n	800417a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800416e:	693b      	ldr	r3, [r7, #16]
 8004170:	2b00      	cmp	r3, #0
 8004172:	d002      	beq.n	800417a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8004174:	693b      	ldr	r3, [r7, #16]
 8004176:	3b01      	subs	r3, #1
 8004178:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800417a:	693b      	ldr	r3, [r7, #16]
 800417c:	1c5a      	adds	r2, r3, #1
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8004182:	697b      	ldr	r3, [r7, #20]
}
 8004184:	4618      	mov	r0, r3
 8004186:	3718      	adds	r7, #24
 8004188:	46bd      	mov	sp, r7
 800418a:	bd80      	pop	{r7, pc}

0800418c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800418c:	b580      	push	{r7, lr}
 800418e:	b082      	sub	sp, #8
 8004190:	af00      	add	r7, sp, #0
 8004192:	6078      	str	r0, [r7, #4]
 8004194:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800419a:	2b00      	cmp	r3, #0
 800419c:	d018      	beq.n	80041d0 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	68da      	ldr	r2, [r3, #12]
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041a6:	441a      	add	r2, r3
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	68da      	ldr	r2, [r3, #12]
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	689b      	ldr	r3, [r3, #8]
 80041b4:	429a      	cmp	r2, r3
 80041b6:	d303      	bcc.n	80041c0 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681a      	ldr	r2, [r3, #0]
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	68d9      	ldr	r1, [r3, #12]
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041c8:	461a      	mov	r2, r3
 80041ca:	6838      	ldr	r0, [r7, #0]
 80041cc:	f002 f9a2 	bl	8006514 <memcpy>
	}
}
 80041d0:	bf00      	nop
 80041d2:	3708      	adds	r7, #8
 80041d4:	46bd      	mov	sp, r7
 80041d6:	bd80      	pop	{r7, pc}

080041d8 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80041d8:	b580      	push	{r7, lr}
 80041da:	b084      	sub	sp, #16
 80041dc:	af00      	add	r7, sp, #0
 80041de:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80041e0:	f001 fdca 	bl	8005d78 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80041ea:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80041ec:	e011      	b.n	8004212 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d012      	beq.n	800421c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	3324      	adds	r3, #36	@ 0x24
 80041fa:	4618      	mov	r0, r3
 80041fc:	f000 fd86 	bl	8004d0c <xTaskRemoveFromEventList>
 8004200:	4603      	mov	r3, r0
 8004202:	2b00      	cmp	r3, #0
 8004204:	d001      	beq.n	800420a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8004206:	f000 fe5f 	bl	8004ec8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800420a:	7bfb      	ldrb	r3, [r7, #15]
 800420c:	3b01      	subs	r3, #1
 800420e:	b2db      	uxtb	r3, r3
 8004210:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004212:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004216:	2b00      	cmp	r3, #0
 8004218:	dce9      	bgt.n	80041ee <prvUnlockQueue+0x16>
 800421a:	e000      	b.n	800421e <prvUnlockQueue+0x46>
					break;
 800421c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	22ff      	movs	r2, #255	@ 0xff
 8004222:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8004226:	f001 fdd9 	bl	8005ddc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800422a:	f001 fda5 	bl	8005d78 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004234:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004236:	e011      	b.n	800425c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	691b      	ldr	r3, [r3, #16]
 800423c:	2b00      	cmp	r3, #0
 800423e:	d012      	beq.n	8004266 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	3310      	adds	r3, #16
 8004244:	4618      	mov	r0, r3
 8004246:	f000 fd61 	bl	8004d0c <xTaskRemoveFromEventList>
 800424a:	4603      	mov	r3, r0
 800424c:	2b00      	cmp	r3, #0
 800424e:	d001      	beq.n	8004254 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8004250:	f000 fe3a 	bl	8004ec8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8004254:	7bbb      	ldrb	r3, [r7, #14]
 8004256:	3b01      	subs	r3, #1
 8004258:	b2db      	uxtb	r3, r3
 800425a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800425c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004260:	2b00      	cmp	r3, #0
 8004262:	dce9      	bgt.n	8004238 <prvUnlockQueue+0x60>
 8004264:	e000      	b.n	8004268 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8004266:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	22ff      	movs	r2, #255	@ 0xff
 800426c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8004270:	f001 fdb4 	bl	8005ddc <vPortExitCritical>
}
 8004274:	bf00      	nop
 8004276:	3710      	adds	r7, #16
 8004278:	46bd      	mov	sp, r7
 800427a:	bd80      	pop	{r7, pc}

0800427c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800427c:	b580      	push	{r7, lr}
 800427e:	b084      	sub	sp, #16
 8004280:	af00      	add	r7, sp, #0
 8004282:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004284:	f001 fd78 	bl	8005d78 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800428c:	2b00      	cmp	r3, #0
 800428e:	d102      	bne.n	8004296 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8004290:	2301      	movs	r3, #1
 8004292:	60fb      	str	r3, [r7, #12]
 8004294:	e001      	b.n	800429a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8004296:	2300      	movs	r3, #0
 8004298:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800429a:	f001 fd9f 	bl	8005ddc <vPortExitCritical>

	return xReturn;
 800429e:	68fb      	ldr	r3, [r7, #12]
}
 80042a0:	4618      	mov	r0, r3
 80042a2:	3710      	adds	r7, #16
 80042a4:	46bd      	mov	sp, r7
 80042a6:	bd80      	pop	{r7, pc}

080042a8 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80042a8:	b580      	push	{r7, lr}
 80042aa:	b084      	sub	sp, #16
 80042ac:	af00      	add	r7, sp, #0
 80042ae:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80042b0:	f001 fd62 	bl	8005d78 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80042bc:	429a      	cmp	r2, r3
 80042be:	d102      	bne.n	80042c6 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80042c0:	2301      	movs	r3, #1
 80042c2:	60fb      	str	r3, [r7, #12]
 80042c4:	e001      	b.n	80042ca <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80042c6:	2300      	movs	r3, #0
 80042c8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80042ca:	f001 fd87 	bl	8005ddc <vPortExitCritical>

	return xReturn;
 80042ce:	68fb      	ldr	r3, [r7, #12]
}
 80042d0:	4618      	mov	r0, r3
 80042d2:	3710      	adds	r7, #16
 80042d4:	46bd      	mov	sp, r7
 80042d6:	bd80      	pop	{r7, pc}

080042d8 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80042d8:	b480      	push	{r7}
 80042da:	b085      	sub	sp, #20
 80042dc:	af00      	add	r7, sp, #0
 80042de:	6078      	str	r0, [r7, #4]
 80042e0:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80042e2:	2300      	movs	r3, #0
 80042e4:	60fb      	str	r3, [r7, #12]
 80042e6:	e014      	b.n	8004312 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80042e8:	4a0f      	ldr	r2, [pc, #60]	@ (8004328 <vQueueAddToRegistry+0x50>)
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d10b      	bne.n	800430c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80042f4:	490c      	ldr	r1, [pc, #48]	@ (8004328 <vQueueAddToRegistry+0x50>)
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	683a      	ldr	r2, [r7, #0]
 80042fa:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80042fe:	4a0a      	ldr	r2, [pc, #40]	@ (8004328 <vQueueAddToRegistry+0x50>)
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	00db      	lsls	r3, r3, #3
 8004304:	4413      	add	r3, r2
 8004306:	687a      	ldr	r2, [r7, #4]
 8004308:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800430a:	e006      	b.n	800431a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	3301      	adds	r3, #1
 8004310:	60fb      	str	r3, [r7, #12]
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	2b07      	cmp	r3, #7
 8004316:	d9e7      	bls.n	80042e8 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8004318:	bf00      	nop
 800431a:	bf00      	nop
 800431c:	3714      	adds	r7, #20
 800431e:	46bd      	mov	sp, r7
 8004320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004324:	4770      	bx	lr
 8004326:	bf00      	nop
 8004328:	20000874 	.word	0x20000874

0800432c <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 800432c:	b480      	push	{r7}
 800432e:	b085      	sub	sp, #20
 8004330:	af00      	add	r7, sp, #0
 8004332:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004334:	2300      	movs	r3, #0
 8004336:	60fb      	str	r3, [r7, #12]
 8004338:	e016      	b.n	8004368 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800433a:	4a10      	ldr	r2, [pc, #64]	@ (800437c <vQueueUnregisterQueue+0x50>)
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	00db      	lsls	r3, r3, #3
 8004340:	4413      	add	r3, r2
 8004342:	685b      	ldr	r3, [r3, #4]
 8004344:	687a      	ldr	r2, [r7, #4]
 8004346:	429a      	cmp	r2, r3
 8004348:	d10b      	bne.n	8004362 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800434a:	4a0c      	ldr	r2, [pc, #48]	@ (800437c <vQueueUnregisterQueue+0x50>)
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	2100      	movs	r1, #0
 8004350:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8004354:	4a09      	ldr	r2, [pc, #36]	@ (800437c <vQueueUnregisterQueue+0x50>)
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	00db      	lsls	r3, r3, #3
 800435a:	4413      	add	r3, r2
 800435c:	2200      	movs	r2, #0
 800435e:	605a      	str	r2, [r3, #4]
				break;
 8004360:	e006      	b.n	8004370 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	3301      	adds	r3, #1
 8004366:	60fb      	str	r3, [r7, #12]
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	2b07      	cmp	r3, #7
 800436c:	d9e5      	bls.n	800433a <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800436e:	bf00      	nop
 8004370:	bf00      	nop
 8004372:	3714      	adds	r7, #20
 8004374:	46bd      	mov	sp, r7
 8004376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800437a:	4770      	bx	lr
 800437c:	20000874 	.word	0x20000874

08004380 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004380:	b580      	push	{r7, lr}
 8004382:	b086      	sub	sp, #24
 8004384:	af00      	add	r7, sp, #0
 8004386:	60f8      	str	r0, [r7, #12]
 8004388:	60b9      	str	r1, [r7, #8]
 800438a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8004390:	f001 fcf2 	bl	8005d78 <vPortEnterCritical>
 8004394:	697b      	ldr	r3, [r7, #20]
 8004396:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800439a:	b25b      	sxtb	r3, r3
 800439c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80043a0:	d103      	bne.n	80043aa <vQueueWaitForMessageRestricted+0x2a>
 80043a2:	697b      	ldr	r3, [r7, #20]
 80043a4:	2200      	movs	r2, #0
 80043a6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80043aa:	697b      	ldr	r3, [r7, #20]
 80043ac:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80043b0:	b25b      	sxtb	r3, r3
 80043b2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80043b6:	d103      	bne.n	80043c0 <vQueueWaitForMessageRestricted+0x40>
 80043b8:	697b      	ldr	r3, [r7, #20]
 80043ba:	2200      	movs	r2, #0
 80043bc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80043c0:	f001 fd0c 	bl	8005ddc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80043c4:	697b      	ldr	r3, [r7, #20]
 80043c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d106      	bne.n	80043da <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80043cc:	697b      	ldr	r3, [r7, #20]
 80043ce:	3324      	adds	r3, #36	@ 0x24
 80043d0:	687a      	ldr	r2, [r7, #4]
 80043d2:	68b9      	ldr	r1, [r7, #8]
 80043d4:	4618      	mov	r0, r3
 80043d6:	f000 fc6d 	bl	8004cb4 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80043da:	6978      	ldr	r0, [r7, #20]
 80043dc:	f7ff fefc 	bl	80041d8 <prvUnlockQueue>
	}
 80043e0:	bf00      	nop
 80043e2:	3718      	adds	r7, #24
 80043e4:	46bd      	mov	sp, r7
 80043e6:	bd80      	pop	{r7, pc}

080043e8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80043e8:	b580      	push	{r7, lr}
 80043ea:	b08e      	sub	sp, #56	@ 0x38
 80043ec:	af04      	add	r7, sp, #16
 80043ee:	60f8      	str	r0, [r7, #12]
 80043f0:	60b9      	str	r1, [r7, #8]
 80043f2:	607a      	str	r2, [r7, #4]
 80043f4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80043f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d10b      	bne.n	8004414 <xTaskCreateStatic+0x2c>
	__asm volatile
 80043fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004400:	f383 8811 	msr	BASEPRI, r3
 8004404:	f3bf 8f6f 	isb	sy
 8004408:	f3bf 8f4f 	dsb	sy
 800440c:	623b      	str	r3, [r7, #32]
}
 800440e:	bf00      	nop
 8004410:	bf00      	nop
 8004412:	e7fd      	b.n	8004410 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8004414:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004416:	2b00      	cmp	r3, #0
 8004418:	d10b      	bne.n	8004432 <xTaskCreateStatic+0x4a>
	__asm volatile
 800441a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800441e:	f383 8811 	msr	BASEPRI, r3
 8004422:	f3bf 8f6f 	isb	sy
 8004426:	f3bf 8f4f 	dsb	sy
 800442a:	61fb      	str	r3, [r7, #28]
}
 800442c:	bf00      	nop
 800442e:	bf00      	nop
 8004430:	e7fd      	b.n	800442e <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8004432:	23a8      	movs	r3, #168	@ 0xa8
 8004434:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8004436:	693b      	ldr	r3, [r7, #16]
 8004438:	2ba8      	cmp	r3, #168	@ 0xa8
 800443a:	d00b      	beq.n	8004454 <xTaskCreateStatic+0x6c>
	__asm volatile
 800443c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004440:	f383 8811 	msr	BASEPRI, r3
 8004444:	f3bf 8f6f 	isb	sy
 8004448:	f3bf 8f4f 	dsb	sy
 800444c:	61bb      	str	r3, [r7, #24]
}
 800444e:	bf00      	nop
 8004450:	bf00      	nop
 8004452:	e7fd      	b.n	8004450 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8004454:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8004456:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004458:	2b00      	cmp	r3, #0
 800445a:	d01e      	beq.n	800449a <xTaskCreateStatic+0xb2>
 800445c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800445e:	2b00      	cmp	r3, #0
 8004460:	d01b      	beq.n	800449a <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004462:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004464:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8004466:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004468:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800446a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800446c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800446e:	2202      	movs	r2, #2
 8004470:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8004474:	2300      	movs	r3, #0
 8004476:	9303      	str	r3, [sp, #12]
 8004478:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800447a:	9302      	str	r3, [sp, #8]
 800447c:	f107 0314 	add.w	r3, r7, #20
 8004480:	9301      	str	r3, [sp, #4]
 8004482:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004484:	9300      	str	r3, [sp, #0]
 8004486:	683b      	ldr	r3, [r7, #0]
 8004488:	687a      	ldr	r2, [r7, #4]
 800448a:	68b9      	ldr	r1, [r7, #8]
 800448c:	68f8      	ldr	r0, [r7, #12]
 800448e:	f000 f851 	bl	8004534 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004492:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8004494:	f000 f8f6 	bl	8004684 <prvAddNewTaskToReadyList>
 8004498:	e001      	b.n	800449e <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800449a:	2300      	movs	r3, #0
 800449c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800449e:	697b      	ldr	r3, [r7, #20]
	}
 80044a0:	4618      	mov	r0, r3
 80044a2:	3728      	adds	r7, #40	@ 0x28
 80044a4:	46bd      	mov	sp, r7
 80044a6:	bd80      	pop	{r7, pc}

080044a8 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80044a8:	b580      	push	{r7, lr}
 80044aa:	b08c      	sub	sp, #48	@ 0x30
 80044ac:	af04      	add	r7, sp, #16
 80044ae:	60f8      	str	r0, [r7, #12]
 80044b0:	60b9      	str	r1, [r7, #8]
 80044b2:	603b      	str	r3, [r7, #0]
 80044b4:	4613      	mov	r3, r2
 80044b6:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80044b8:	88fb      	ldrh	r3, [r7, #6]
 80044ba:	009b      	lsls	r3, r3, #2
 80044bc:	4618      	mov	r0, r3
 80044be:	f001 fd7d 	bl	8005fbc <pvPortMalloc>
 80044c2:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80044c4:	697b      	ldr	r3, [r7, #20]
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d00e      	beq.n	80044e8 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80044ca:	20a8      	movs	r0, #168	@ 0xa8
 80044cc:	f001 fd76 	bl	8005fbc <pvPortMalloc>
 80044d0:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80044d2:	69fb      	ldr	r3, [r7, #28]
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d003      	beq.n	80044e0 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80044d8:	69fb      	ldr	r3, [r7, #28]
 80044da:	697a      	ldr	r2, [r7, #20]
 80044dc:	631a      	str	r2, [r3, #48]	@ 0x30
 80044de:	e005      	b.n	80044ec <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80044e0:	6978      	ldr	r0, [r7, #20]
 80044e2:	f001 fe39 	bl	8006158 <vPortFree>
 80044e6:	e001      	b.n	80044ec <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80044e8:	2300      	movs	r3, #0
 80044ea:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80044ec:	69fb      	ldr	r3, [r7, #28]
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d017      	beq.n	8004522 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80044f2:	69fb      	ldr	r3, [r7, #28]
 80044f4:	2200      	movs	r2, #0
 80044f6:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80044fa:	88fa      	ldrh	r2, [r7, #6]
 80044fc:	2300      	movs	r3, #0
 80044fe:	9303      	str	r3, [sp, #12]
 8004500:	69fb      	ldr	r3, [r7, #28]
 8004502:	9302      	str	r3, [sp, #8]
 8004504:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004506:	9301      	str	r3, [sp, #4]
 8004508:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800450a:	9300      	str	r3, [sp, #0]
 800450c:	683b      	ldr	r3, [r7, #0]
 800450e:	68b9      	ldr	r1, [r7, #8]
 8004510:	68f8      	ldr	r0, [r7, #12]
 8004512:	f000 f80f 	bl	8004534 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004516:	69f8      	ldr	r0, [r7, #28]
 8004518:	f000 f8b4 	bl	8004684 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800451c:	2301      	movs	r3, #1
 800451e:	61bb      	str	r3, [r7, #24]
 8004520:	e002      	b.n	8004528 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004522:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004526:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8004528:	69bb      	ldr	r3, [r7, #24]
	}
 800452a:	4618      	mov	r0, r3
 800452c:	3720      	adds	r7, #32
 800452e:	46bd      	mov	sp, r7
 8004530:	bd80      	pop	{r7, pc}
	...

08004534 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004534:	b580      	push	{r7, lr}
 8004536:	b088      	sub	sp, #32
 8004538:	af00      	add	r7, sp, #0
 800453a:	60f8      	str	r0, [r7, #12]
 800453c:	60b9      	str	r1, [r7, #8]
 800453e:	607a      	str	r2, [r7, #4]
 8004540:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8004542:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004544:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	009b      	lsls	r3, r3, #2
 800454a:	461a      	mov	r2, r3
 800454c:	21a5      	movs	r1, #165	@ 0xa5
 800454e:	f001 ff57 	bl	8006400 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8004552:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004554:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800455c:	3b01      	subs	r3, #1
 800455e:	009b      	lsls	r3, r3, #2
 8004560:	4413      	add	r3, r2
 8004562:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8004564:	69bb      	ldr	r3, [r7, #24]
 8004566:	f023 0307 	bic.w	r3, r3, #7
 800456a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800456c:	69bb      	ldr	r3, [r7, #24]
 800456e:	f003 0307 	and.w	r3, r3, #7
 8004572:	2b00      	cmp	r3, #0
 8004574:	d00b      	beq.n	800458e <prvInitialiseNewTask+0x5a>
	__asm volatile
 8004576:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800457a:	f383 8811 	msr	BASEPRI, r3
 800457e:	f3bf 8f6f 	isb	sy
 8004582:	f3bf 8f4f 	dsb	sy
 8004586:	617b      	str	r3, [r7, #20]
}
 8004588:	bf00      	nop
 800458a:	bf00      	nop
 800458c:	e7fd      	b.n	800458a <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800458e:	68bb      	ldr	r3, [r7, #8]
 8004590:	2b00      	cmp	r3, #0
 8004592:	d01f      	beq.n	80045d4 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004594:	2300      	movs	r3, #0
 8004596:	61fb      	str	r3, [r7, #28]
 8004598:	e012      	b.n	80045c0 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800459a:	68ba      	ldr	r2, [r7, #8]
 800459c:	69fb      	ldr	r3, [r7, #28]
 800459e:	4413      	add	r3, r2
 80045a0:	7819      	ldrb	r1, [r3, #0]
 80045a2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80045a4:	69fb      	ldr	r3, [r7, #28]
 80045a6:	4413      	add	r3, r2
 80045a8:	3334      	adds	r3, #52	@ 0x34
 80045aa:	460a      	mov	r2, r1
 80045ac:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80045ae:	68ba      	ldr	r2, [r7, #8]
 80045b0:	69fb      	ldr	r3, [r7, #28]
 80045b2:	4413      	add	r3, r2
 80045b4:	781b      	ldrb	r3, [r3, #0]
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d006      	beq.n	80045c8 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80045ba:	69fb      	ldr	r3, [r7, #28]
 80045bc:	3301      	adds	r3, #1
 80045be:	61fb      	str	r3, [r7, #28]
 80045c0:	69fb      	ldr	r3, [r7, #28]
 80045c2:	2b0f      	cmp	r3, #15
 80045c4:	d9e9      	bls.n	800459a <prvInitialiseNewTask+0x66>
 80045c6:	e000      	b.n	80045ca <prvInitialiseNewTask+0x96>
			{
				break;
 80045c8:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80045ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045cc:	2200      	movs	r2, #0
 80045ce:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80045d2:	e003      	b.n	80045dc <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80045d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045d6:	2200      	movs	r2, #0
 80045d8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80045dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045de:	2b37      	cmp	r3, #55	@ 0x37
 80045e0:	d901      	bls.n	80045e6 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80045e2:	2337      	movs	r3, #55	@ 0x37
 80045e4:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80045e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045e8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80045ea:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80045ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045ee:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80045f0:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80045f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045f4:	2200      	movs	r2, #0
 80045f6:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80045f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045fa:	3304      	adds	r3, #4
 80045fc:	4618      	mov	r0, r3
 80045fe:	f7fe fdf5 	bl	80031ec <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004602:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004604:	3318      	adds	r3, #24
 8004606:	4618      	mov	r0, r3
 8004608:	f7fe fdf0 	bl	80031ec <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800460c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800460e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004610:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004612:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004614:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8004618:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800461a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800461c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800461e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004620:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8004622:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004624:	2200      	movs	r2, #0
 8004626:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800462a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800462c:	2200      	movs	r2, #0
 800462e:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8004632:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004634:	3354      	adds	r3, #84	@ 0x54
 8004636:	224c      	movs	r2, #76	@ 0x4c
 8004638:	2100      	movs	r1, #0
 800463a:	4618      	mov	r0, r3
 800463c:	f001 fee0 	bl	8006400 <memset>
 8004640:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004642:	4a0d      	ldr	r2, [pc, #52]	@ (8004678 <prvInitialiseNewTask+0x144>)
 8004644:	659a      	str	r2, [r3, #88]	@ 0x58
 8004646:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004648:	4a0c      	ldr	r2, [pc, #48]	@ (800467c <prvInitialiseNewTask+0x148>)
 800464a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800464c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800464e:	4a0c      	ldr	r2, [pc, #48]	@ (8004680 <prvInitialiseNewTask+0x14c>)
 8004650:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004652:	683a      	ldr	r2, [r7, #0]
 8004654:	68f9      	ldr	r1, [r7, #12]
 8004656:	69b8      	ldr	r0, [r7, #24]
 8004658:	f001 fa5a 	bl	8005b10 <pxPortInitialiseStack>
 800465c:	4602      	mov	r2, r0
 800465e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004660:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8004662:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004664:	2b00      	cmp	r3, #0
 8004666:	d002      	beq.n	800466e <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004668:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800466a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800466c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800466e:	bf00      	nop
 8004670:	3720      	adds	r7, #32
 8004672:	46bd      	mov	sp, r7
 8004674:	bd80      	pop	{r7, pc}
 8004676:	bf00      	nop
 8004678:	20004b08 	.word	0x20004b08
 800467c:	20004b70 	.word	0x20004b70
 8004680:	20004bd8 	.word	0x20004bd8

08004684 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004684:	b580      	push	{r7, lr}
 8004686:	b082      	sub	sp, #8
 8004688:	af00      	add	r7, sp, #0
 800468a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800468c:	f001 fb74 	bl	8005d78 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8004690:	4b2d      	ldr	r3, [pc, #180]	@ (8004748 <prvAddNewTaskToReadyList+0xc4>)
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	3301      	adds	r3, #1
 8004696:	4a2c      	ldr	r2, [pc, #176]	@ (8004748 <prvAddNewTaskToReadyList+0xc4>)
 8004698:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800469a:	4b2c      	ldr	r3, [pc, #176]	@ (800474c <prvAddNewTaskToReadyList+0xc8>)
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d109      	bne.n	80046b6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80046a2:	4a2a      	ldr	r2, [pc, #168]	@ (800474c <prvAddNewTaskToReadyList+0xc8>)
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80046a8:	4b27      	ldr	r3, [pc, #156]	@ (8004748 <prvAddNewTaskToReadyList+0xc4>)
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	2b01      	cmp	r3, #1
 80046ae:	d110      	bne.n	80046d2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80046b0:	f000 fc2e 	bl	8004f10 <prvInitialiseTaskLists>
 80046b4:	e00d      	b.n	80046d2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80046b6:	4b26      	ldr	r3, [pc, #152]	@ (8004750 <prvAddNewTaskToReadyList+0xcc>)
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d109      	bne.n	80046d2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80046be:	4b23      	ldr	r3, [pc, #140]	@ (800474c <prvAddNewTaskToReadyList+0xc8>)
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046c8:	429a      	cmp	r2, r3
 80046ca:	d802      	bhi.n	80046d2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80046cc:	4a1f      	ldr	r2, [pc, #124]	@ (800474c <prvAddNewTaskToReadyList+0xc8>)
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80046d2:	4b20      	ldr	r3, [pc, #128]	@ (8004754 <prvAddNewTaskToReadyList+0xd0>)
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	3301      	adds	r3, #1
 80046d8:	4a1e      	ldr	r2, [pc, #120]	@ (8004754 <prvAddNewTaskToReadyList+0xd0>)
 80046da:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80046dc:	4b1d      	ldr	r3, [pc, #116]	@ (8004754 <prvAddNewTaskToReadyList+0xd0>)
 80046de:	681a      	ldr	r2, [r3, #0]
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80046e8:	4b1b      	ldr	r3, [pc, #108]	@ (8004758 <prvAddNewTaskToReadyList+0xd4>)
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	429a      	cmp	r2, r3
 80046ee:	d903      	bls.n	80046f8 <prvAddNewTaskToReadyList+0x74>
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046f4:	4a18      	ldr	r2, [pc, #96]	@ (8004758 <prvAddNewTaskToReadyList+0xd4>)
 80046f6:	6013      	str	r3, [r2, #0]
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80046fc:	4613      	mov	r3, r2
 80046fe:	009b      	lsls	r3, r3, #2
 8004700:	4413      	add	r3, r2
 8004702:	009b      	lsls	r3, r3, #2
 8004704:	4a15      	ldr	r2, [pc, #84]	@ (800475c <prvAddNewTaskToReadyList+0xd8>)
 8004706:	441a      	add	r2, r3
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	3304      	adds	r3, #4
 800470c:	4619      	mov	r1, r3
 800470e:	4610      	mov	r0, r2
 8004710:	f7fe fd79 	bl	8003206 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8004714:	f001 fb62 	bl	8005ddc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8004718:	4b0d      	ldr	r3, [pc, #52]	@ (8004750 <prvAddNewTaskToReadyList+0xcc>)
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	2b00      	cmp	r3, #0
 800471e:	d00e      	beq.n	800473e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8004720:	4b0a      	ldr	r3, [pc, #40]	@ (800474c <prvAddNewTaskToReadyList+0xc8>)
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800472a:	429a      	cmp	r2, r3
 800472c:	d207      	bcs.n	800473e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800472e:	4b0c      	ldr	r3, [pc, #48]	@ (8004760 <prvAddNewTaskToReadyList+0xdc>)
 8004730:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004734:	601a      	str	r2, [r3, #0]
 8004736:	f3bf 8f4f 	dsb	sy
 800473a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800473e:	bf00      	nop
 8004740:	3708      	adds	r7, #8
 8004742:	46bd      	mov	sp, r7
 8004744:	bd80      	pop	{r7, pc}
 8004746:	bf00      	nop
 8004748:	20000d88 	.word	0x20000d88
 800474c:	200008b4 	.word	0x200008b4
 8004750:	20000d94 	.word	0x20000d94
 8004754:	20000da4 	.word	0x20000da4
 8004758:	20000d90 	.word	0x20000d90
 800475c:	200008b8 	.word	0x200008b8
 8004760:	e000ed04 	.word	0xe000ed04

08004764 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8004764:	b580      	push	{r7, lr}
 8004766:	b084      	sub	sp, #16
 8004768:	af00      	add	r7, sp, #0
 800476a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800476c:	2300      	movs	r3, #0
 800476e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	2b00      	cmp	r3, #0
 8004774:	d018      	beq.n	80047a8 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8004776:	4b14      	ldr	r3, [pc, #80]	@ (80047c8 <vTaskDelay+0x64>)
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	2b00      	cmp	r3, #0
 800477c:	d00b      	beq.n	8004796 <vTaskDelay+0x32>
	__asm volatile
 800477e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004782:	f383 8811 	msr	BASEPRI, r3
 8004786:	f3bf 8f6f 	isb	sy
 800478a:	f3bf 8f4f 	dsb	sy
 800478e:	60bb      	str	r3, [r7, #8]
}
 8004790:	bf00      	nop
 8004792:	bf00      	nop
 8004794:	e7fd      	b.n	8004792 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8004796:	f000 f88b 	bl	80048b0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800479a:	2100      	movs	r1, #0
 800479c:	6878      	ldr	r0, [r7, #4]
 800479e:	f000 fe09 	bl	80053b4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80047a2:	f000 f893 	bl	80048cc <xTaskResumeAll>
 80047a6:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d107      	bne.n	80047be <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80047ae:	4b07      	ldr	r3, [pc, #28]	@ (80047cc <vTaskDelay+0x68>)
 80047b0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80047b4:	601a      	str	r2, [r3, #0]
 80047b6:	f3bf 8f4f 	dsb	sy
 80047ba:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80047be:	bf00      	nop
 80047c0:	3710      	adds	r7, #16
 80047c2:	46bd      	mov	sp, r7
 80047c4:	bd80      	pop	{r7, pc}
 80047c6:	bf00      	nop
 80047c8:	20000db0 	.word	0x20000db0
 80047cc:	e000ed04 	.word	0xe000ed04

080047d0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80047d0:	b580      	push	{r7, lr}
 80047d2:	b08a      	sub	sp, #40	@ 0x28
 80047d4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80047d6:	2300      	movs	r3, #0
 80047d8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80047da:	2300      	movs	r3, #0
 80047dc:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80047de:	463a      	mov	r2, r7
 80047e0:	1d39      	adds	r1, r7, #4
 80047e2:	f107 0308 	add.w	r3, r7, #8
 80047e6:	4618      	mov	r0, r3
 80047e8:	f7fe fcac 	bl	8003144 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80047ec:	6839      	ldr	r1, [r7, #0]
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	68ba      	ldr	r2, [r7, #8]
 80047f2:	9202      	str	r2, [sp, #8]
 80047f4:	9301      	str	r3, [sp, #4]
 80047f6:	2300      	movs	r3, #0
 80047f8:	9300      	str	r3, [sp, #0]
 80047fa:	2300      	movs	r3, #0
 80047fc:	460a      	mov	r2, r1
 80047fe:	4924      	ldr	r1, [pc, #144]	@ (8004890 <vTaskStartScheduler+0xc0>)
 8004800:	4824      	ldr	r0, [pc, #144]	@ (8004894 <vTaskStartScheduler+0xc4>)
 8004802:	f7ff fdf1 	bl	80043e8 <xTaskCreateStatic>
 8004806:	4603      	mov	r3, r0
 8004808:	4a23      	ldr	r2, [pc, #140]	@ (8004898 <vTaskStartScheduler+0xc8>)
 800480a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800480c:	4b22      	ldr	r3, [pc, #136]	@ (8004898 <vTaskStartScheduler+0xc8>)
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	2b00      	cmp	r3, #0
 8004812:	d002      	beq.n	800481a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8004814:	2301      	movs	r3, #1
 8004816:	617b      	str	r3, [r7, #20]
 8004818:	e001      	b.n	800481e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800481a:	2300      	movs	r3, #0
 800481c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800481e:	697b      	ldr	r3, [r7, #20]
 8004820:	2b01      	cmp	r3, #1
 8004822:	d102      	bne.n	800482a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8004824:	f000 fe1a 	bl	800545c <xTimerCreateTimerTask>
 8004828:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800482a:	697b      	ldr	r3, [r7, #20]
 800482c:	2b01      	cmp	r3, #1
 800482e:	d11b      	bne.n	8004868 <vTaskStartScheduler+0x98>
	__asm volatile
 8004830:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004834:	f383 8811 	msr	BASEPRI, r3
 8004838:	f3bf 8f6f 	isb	sy
 800483c:	f3bf 8f4f 	dsb	sy
 8004840:	613b      	str	r3, [r7, #16]
}
 8004842:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8004844:	4b15      	ldr	r3, [pc, #84]	@ (800489c <vTaskStartScheduler+0xcc>)
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	3354      	adds	r3, #84	@ 0x54
 800484a:	4a15      	ldr	r2, [pc, #84]	@ (80048a0 <vTaskStartScheduler+0xd0>)
 800484c:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800484e:	4b15      	ldr	r3, [pc, #84]	@ (80048a4 <vTaskStartScheduler+0xd4>)
 8004850:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004854:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8004856:	4b14      	ldr	r3, [pc, #80]	@ (80048a8 <vTaskStartScheduler+0xd8>)
 8004858:	2201      	movs	r2, #1
 800485a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800485c:	4b13      	ldr	r3, [pc, #76]	@ (80048ac <vTaskStartScheduler+0xdc>)
 800485e:	2200      	movs	r2, #0
 8004860:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8004862:	f001 f9e5 	bl	8005c30 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8004866:	e00f      	b.n	8004888 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8004868:	697b      	ldr	r3, [r7, #20]
 800486a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800486e:	d10b      	bne.n	8004888 <vTaskStartScheduler+0xb8>
	__asm volatile
 8004870:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004874:	f383 8811 	msr	BASEPRI, r3
 8004878:	f3bf 8f6f 	isb	sy
 800487c:	f3bf 8f4f 	dsb	sy
 8004880:	60fb      	str	r3, [r7, #12]
}
 8004882:	bf00      	nop
 8004884:	bf00      	nop
 8004886:	e7fd      	b.n	8004884 <vTaskStartScheduler+0xb4>
}
 8004888:	bf00      	nop
 800488a:	3718      	adds	r7, #24
 800488c:	46bd      	mov	sp, r7
 800488e:	bd80      	pop	{r7, pc}
 8004890:	08006f38 	.word	0x08006f38
 8004894:	08004ee1 	.word	0x08004ee1
 8004898:	20000dac 	.word	0x20000dac
 800489c:	200008b4 	.word	0x200008b4
 80048a0:	20000010 	.word	0x20000010
 80048a4:	20000da8 	.word	0x20000da8
 80048a8:	20000d94 	.word	0x20000d94
 80048ac:	20000d8c 	.word	0x20000d8c

080048b0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80048b0:	b480      	push	{r7}
 80048b2:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80048b4:	4b04      	ldr	r3, [pc, #16]	@ (80048c8 <vTaskSuspendAll+0x18>)
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	3301      	adds	r3, #1
 80048ba:	4a03      	ldr	r2, [pc, #12]	@ (80048c8 <vTaskSuspendAll+0x18>)
 80048bc:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80048be:	bf00      	nop
 80048c0:	46bd      	mov	sp, r7
 80048c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c6:	4770      	bx	lr
 80048c8:	20000db0 	.word	0x20000db0

080048cc <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80048cc:	b580      	push	{r7, lr}
 80048ce:	b084      	sub	sp, #16
 80048d0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80048d2:	2300      	movs	r3, #0
 80048d4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80048d6:	2300      	movs	r3, #0
 80048d8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80048da:	4b42      	ldr	r3, [pc, #264]	@ (80049e4 <xTaskResumeAll+0x118>)
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d10b      	bne.n	80048fa <xTaskResumeAll+0x2e>
	__asm volatile
 80048e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80048e6:	f383 8811 	msr	BASEPRI, r3
 80048ea:	f3bf 8f6f 	isb	sy
 80048ee:	f3bf 8f4f 	dsb	sy
 80048f2:	603b      	str	r3, [r7, #0]
}
 80048f4:	bf00      	nop
 80048f6:	bf00      	nop
 80048f8:	e7fd      	b.n	80048f6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80048fa:	f001 fa3d 	bl	8005d78 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80048fe:	4b39      	ldr	r3, [pc, #228]	@ (80049e4 <xTaskResumeAll+0x118>)
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	3b01      	subs	r3, #1
 8004904:	4a37      	ldr	r2, [pc, #220]	@ (80049e4 <xTaskResumeAll+0x118>)
 8004906:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004908:	4b36      	ldr	r3, [pc, #216]	@ (80049e4 <xTaskResumeAll+0x118>)
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	2b00      	cmp	r3, #0
 800490e:	d162      	bne.n	80049d6 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004910:	4b35      	ldr	r3, [pc, #212]	@ (80049e8 <xTaskResumeAll+0x11c>)
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	2b00      	cmp	r3, #0
 8004916:	d05e      	beq.n	80049d6 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004918:	e02f      	b.n	800497a <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800491a:	4b34      	ldr	r3, [pc, #208]	@ (80049ec <xTaskResumeAll+0x120>)
 800491c:	68db      	ldr	r3, [r3, #12]
 800491e:	68db      	ldr	r3, [r3, #12]
 8004920:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	3318      	adds	r3, #24
 8004926:	4618      	mov	r0, r3
 8004928:	f7fe fcca 	bl	80032c0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	3304      	adds	r3, #4
 8004930:	4618      	mov	r0, r3
 8004932:	f7fe fcc5 	bl	80032c0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800493a:	4b2d      	ldr	r3, [pc, #180]	@ (80049f0 <xTaskResumeAll+0x124>)
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	429a      	cmp	r2, r3
 8004940:	d903      	bls.n	800494a <xTaskResumeAll+0x7e>
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004946:	4a2a      	ldr	r2, [pc, #168]	@ (80049f0 <xTaskResumeAll+0x124>)
 8004948:	6013      	str	r3, [r2, #0]
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800494e:	4613      	mov	r3, r2
 8004950:	009b      	lsls	r3, r3, #2
 8004952:	4413      	add	r3, r2
 8004954:	009b      	lsls	r3, r3, #2
 8004956:	4a27      	ldr	r2, [pc, #156]	@ (80049f4 <xTaskResumeAll+0x128>)
 8004958:	441a      	add	r2, r3
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	3304      	adds	r3, #4
 800495e:	4619      	mov	r1, r3
 8004960:	4610      	mov	r0, r2
 8004962:	f7fe fc50 	bl	8003206 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800496a:	4b23      	ldr	r3, [pc, #140]	@ (80049f8 <xTaskResumeAll+0x12c>)
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004970:	429a      	cmp	r2, r3
 8004972:	d302      	bcc.n	800497a <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8004974:	4b21      	ldr	r3, [pc, #132]	@ (80049fc <xTaskResumeAll+0x130>)
 8004976:	2201      	movs	r2, #1
 8004978:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800497a:	4b1c      	ldr	r3, [pc, #112]	@ (80049ec <xTaskResumeAll+0x120>)
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	2b00      	cmp	r3, #0
 8004980:	d1cb      	bne.n	800491a <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	2b00      	cmp	r3, #0
 8004986:	d001      	beq.n	800498c <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8004988:	f000 fb66 	bl	8005058 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800498c:	4b1c      	ldr	r3, [pc, #112]	@ (8004a00 <xTaskResumeAll+0x134>)
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	2b00      	cmp	r3, #0
 8004996:	d010      	beq.n	80049ba <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8004998:	f000 f846 	bl	8004a28 <xTaskIncrementTick>
 800499c:	4603      	mov	r3, r0
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d002      	beq.n	80049a8 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 80049a2:	4b16      	ldr	r3, [pc, #88]	@ (80049fc <xTaskResumeAll+0x130>)
 80049a4:	2201      	movs	r2, #1
 80049a6:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	3b01      	subs	r3, #1
 80049ac:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d1f1      	bne.n	8004998 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 80049b4:	4b12      	ldr	r3, [pc, #72]	@ (8004a00 <xTaskResumeAll+0x134>)
 80049b6:	2200      	movs	r2, #0
 80049b8:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80049ba:	4b10      	ldr	r3, [pc, #64]	@ (80049fc <xTaskResumeAll+0x130>)
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d009      	beq.n	80049d6 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80049c2:	2301      	movs	r3, #1
 80049c4:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80049c6:	4b0f      	ldr	r3, [pc, #60]	@ (8004a04 <xTaskResumeAll+0x138>)
 80049c8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80049cc:	601a      	str	r2, [r3, #0]
 80049ce:	f3bf 8f4f 	dsb	sy
 80049d2:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80049d6:	f001 fa01 	bl	8005ddc <vPortExitCritical>

	return xAlreadyYielded;
 80049da:	68bb      	ldr	r3, [r7, #8]
}
 80049dc:	4618      	mov	r0, r3
 80049de:	3710      	adds	r7, #16
 80049e0:	46bd      	mov	sp, r7
 80049e2:	bd80      	pop	{r7, pc}
 80049e4:	20000db0 	.word	0x20000db0
 80049e8:	20000d88 	.word	0x20000d88
 80049ec:	20000d48 	.word	0x20000d48
 80049f0:	20000d90 	.word	0x20000d90
 80049f4:	200008b8 	.word	0x200008b8
 80049f8:	200008b4 	.word	0x200008b4
 80049fc:	20000d9c 	.word	0x20000d9c
 8004a00:	20000d98 	.word	0x20000d98
 8004a04:	e000ed04 	.word	0xe000ed04

08004a08 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8004a08:	b480      	push	{r7}
 8004a0a:	b083      	sub	sp, #12
 8004a0c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8004a0e:	4b05      	ldr	r3, [pc, #20]	@ (8004a24 <xTaskGetTickCount+0x1c>)
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8004a14:	687b      	ldr	r3, [r7, #4]
}
 8004a16:	4618      	mov	r0, r3
 8004a18:	370c      	adds	r7, #12
 8004a1a:	46bd      	mov	sp, r7
 8004a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a20:	4770      	bx	lr
 8004a22:	bf00      	nop
 8004a24:	20000d8c 	.word	0x20000d8c

08004a28 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004a28:	b580      	push	{r7, lr}
 8004a2a:	b086      	sub	sp, #24
 8004a2c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8004a2e:	2300      	movs	r3, #0
 8004a30:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004a32:	4b4f      	ldr	r3, [pc, #316]	@ (8004b70 <xTaskIncrementTick+0x148>)
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	f040 8090 	bne.w	8004b5c <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004a3c:	4b4d      	ldr	r3, [pc, #308]	@ (8004b74 <xTaskIncrementTick+0x14c>)
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	3301      	adds	r3, #1
 8004a42:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8004a44:	4a4b      	ldr	r2, [pc, #300]	@ (8004b74 <xTaskIncrementTick+0x14c>)
 8004a46:	693b      	ldr	r3, [r7, #16]
 8004a48:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8004a4a:	693b      	ldr	r3, [r7, #16]
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	d121      	bne.n	8004a94 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8004a50:	4b49      	ldr	r3, [pc, #292]	@ (8004b78 <xTaskIncrementTick+0x150>)
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d00b      	beq.n	8004a72 <xTaskIncrementTick+0x4a>
	__asm volatile
 8004a5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a5e:	f383 8811 	msr	BASEPRI, r3
 8004a62:	f3bf 8f6f 	isb	sy
 8004a66:	f3bf 8f4f 	dsb	sy
 8004a6a:	603b      	str	r3, [r7, #0]
}
 8004a6c:	bf00      	nop
 8004a6e:	bf00      	nop
 8004a70:	e7fd      	b.n	8004a6e <xTaskIncrementTick+0x46>
 8004a72:	4b41      	ldr	r3, [pc, #260]	@ (8004b78 <xTaskIncrementTick+0x150>)
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	60fb      	str	r3, [r7, #12]
 8004a78:	4b40      	ldr	r3, [pc, #256]	@ (8004b7c <xTaskIncrementTick+0x154>)
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	4a3e      	ldr	r2, [pc, #248]	@ (8004b78 <xTaskIncrementTick+0x150>)
 8004a7e:	6013      	str	r3, [r2, #0]
 8004a80:	4a3e      	ldr	r2, [pc, #248]	@ (8004b7c <xTaskIncrementTick+0x154>)
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	6013      	str	r3, [r2, #0]
 8004a86:	4b3e      	ldr	r3, [pc, #248]	@ (8004b80 <xTaskIncrementTick+0x158>)
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	3301      	adds	r3, #1
 8004a8c:	4a3c      	ldr	r2, [pc, #240]	@ (8004b80 <xTaskIncrementTick+0x158>)
 8004a8e:	6013      	str	r3, [r2, #0]
 8004a90:	f000 fae2 	bl	8005058 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8004a94:	4b3b      	ldr	r3, [pc, #236]	@ (8004b84 <xTaskIncrementTick+0x15c>)
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	693a      	ldr	r2, [r7, #16]
 8004a9a:	429a      	cmp	r2, r3
 8004a9c:	d349      	bcc.n	8004b32 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004a9e:	4b36      	ldr	r3, [pc, #216]	@ (8004b78 <xTaskIncrementTick+0x150>)
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d104      	bne.n	8004ab2 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004aa8:	4b36      	ldr	r3, [pc, #216]	@ (8004b84 <xTaskIncrementTick+0x15c>)
 8004aaa:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004aae:	601a      	str	r2, [r3, #0]
					break;
 8004ab0:	e03f      	b.n	8004b32 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004ab2:	4b31      	ldr	r3, [pc, #196]	@ (8004b78 <xTaskIncrementTick+0x150>)
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	68db      	ldr	r3, [r3, #12]
 8004ab8:	68db      	ldr	r3, [r3, #12]
 8004aba:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8004abc:	68bb      	ldr	r3, [r7, #8]
 8004abe:	685b      	ldr	r3, [r3, #4]
 8004ac0:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8004ac2:	693a      	ldr	r2, [r7, #16]
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	429a      	cmp	r2, r3
 8004ac8:	d203      	bcs.n	8004ad2 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8004aca:	4a2e      	ldr	r2, [pc, #184]	@ (8004b84 <xTaskIncrementTick+0x15c>)
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8004ad0:	e02f      	b.n	8004b32 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004ad2:	68bb      	ldr	r3, [r7, #8]
 8004ad4:	3304      	adds	r3, #4
 8004ad6:	4618      	mov	r0, r3
 8004ad8:	f7fe fbf2 	bl	80032c0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004adc:	68bb      	ldr	r3, [r7, #8]
 8004ade:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d004      	beq.n	8004aee <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004ae4:	68bb      	ldr	r3, [r7, #8]
 8004ae6:	3318      	adds	r3, #24
 8004ae8:	4618      	mov	r0, r3
 8004aea:	f7fe fbe9 	bl	80032c0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8004aee:	68bb      	ldr	r3, [r7, #8]
 8004af0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004af2:	4b25      	ldr	r3, [pc, #148]	@ (8004b88 <xTaskIncrementTick+0x160>)
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	429a      	cmp	r2, r3
 8004af8:	d903      	bls.n	8004b02 <xTaskIncrementTick+0xda>
 8004afa:	68bb      	ldr	r3, [r7, #8]
 8004afc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004afe:	4a22      	ldr	r2, [pc, #136]	@ (8004b88 <xTaskIncrementTick+0x160>)
 8004b00:	6013      	str	r3, [r2, #0]
 8004b02:	68bb      	ldr	r3, [r7, #8]
 8004b04:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004b06:	4613      	mov	r3, r2
 8004b08:	009b      	lsls	r3, r3, #2
 8004b0a:	4413      	add	r3, r2
 8004b0c:	009b      	lsls	r3, r3, #2
 8004b0e:	4a1f      	ldr	r2, [pc, #124]	@ (8004b8c <xTaskIncrementTick+0x164>)
 8004b10:	441a      	add	r2, r3
 8004b12:	68bb      	ldr	r3, [r7, #8]
 8004b14:	3304      	adds	r3, #4
 8004b16:	4619      	mov	r1, r3
 8004b18:	4610      	mov	r0, r2
 8004b1a:	f7fe fb74 	bl	8003206 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004b1e:	68bb      	ldr	r3, [r7, #8]
 8004b20:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004b22:	4b1b      	ldr	r3, [pc, #108]	@ (8004b90 <xTaskIncrementTick+0x168>)
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b28:	429a      	cmp	r2, r3
 8004b2a:	d3b8      	bcc.n	8004a9e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8004b2c:	2301      	movs	r3, #1
 8004b2e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004b30:	e7b5      	b.n	8004a9e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8004b32:	4b17      	ldr	r3, [pc, #92]	@ (8004b90 <xTaskIncrementTick+0x168>)
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004b38:	4914      	ldr	r1, [pc, #80]	@ (8004b8c <xTaskIncrementTick+0x164>)
 8004b3a:	4613      	mov	r3, r2
 8004b3c:	009b      	lsls	r3, r3, #2
 8004b3e:	4413      	add	r3, r2
 8004b40:	009b      	lsls	r3, r3, #2
 8004b42:	440b      	add	r3, r1
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	2b01      	cmp	r3, #1
 8004b48:	d901      	bls.n	8004b4e <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8004b4a:	2301      	movs	r3, #1
 8004b4c:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8004b4e:	4b11      	ldr	r3, [pc, #68]	@ (8004b94 <xTaskIncrementTick+0x16c>)
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d007      	beq.n	8004b66 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8004b56:	2301      	movs	r3, #1
 8004b58:	617b      	str	r3, [r7, #20]
 8004b5a:	e004      	b.n	8004b66 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8004b5c:	4b0e      	ldr	r3, [pc, #56]	@ (8004b98 <xTaskIncrementTick+0x170>)
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	3301      	adds	r3, #1
 8004b62:	4a0d      	ldr	r2, [pc, #52]	@ (8004b98 <xTaskIncrementTick+0x170>)
 8004b64:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8004b66:	697b      	ldr	r3, [r7, #20]
}
 8004b68:	4618      	mov	r0, r3
 8004b6a:	3718      	adds	r7, #24
 8004b6c:	46bd      	mov	sp, r7
 8004b6e:	bd80      	pop	{r7, pc}
 8004b70:	20000db0 	.word	0x20000db0
 8004b74:	20000d8c 	.word	0x20000d8c
 8004b78:	20000d40 	.word	0x20000d40
 8004b7c:	20000d44 	.word	0x20000d44
 8004b80:	20000da0 	.word	0x20000da0
 8004b84:	20000da8 	.word	0x20000da8
 8004b88:	20000d90 	.word	0x20000d90
 8004b8c:	200008b8 	.word	0x200008b8
 8004b90:	200008b4 	.word	0x200008b4
 8004b94:	20000d9c 	.word	0x20000d9c
 8004b98:	20000d98 	.word	0x20000d98

08004b9c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8004b9c:	b480      	push	{r7}
 8004b9e:	b085      	sub	sp, #20
 8004ba0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8004ba2:	4b2b      	ldr	r3, [pc, #172]	@ (8004c50 <vTaskSwitchContext+0xb4>)
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d003      	beq.n	8004bb2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8004baa:	4b2a      	ldr	r3, [pc, #168]	@ (8004c54 <vTaskSwitchContext+0xb8>)
 8004bac:	2201      	movs	r2, #1
 8004bae:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8004bb0:	e047      	b.n	8004c42 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8004bb2:	4b28      	ldr	r3, [pc, #160]	@ (8004c54 <vTaskSwitchContext+0xb8>)
 8004bb4:	2200      	movs	r2, #0
 8004bb6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004bb8:	4b27      	ldr	r3, [pc, #156]	@ (8004c58 <vTaskSwitchContext+0xbc>)
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	60fb      	str	r3, [r7, #12]
 8004bbe:	e011      	b.n	8004be4 <vTaskSwitchContext+0x48>
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d10b      	bne.n	8004bde <vTaskSwitchContext+0x42>
	__asm volatile
 8004bc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004bca:	f383 8811 	msr	BASEPRI, r3
 8004bce:	f3bf 8f6f 	isb	sy
 8004bd2:	f3bf 8f4f 	dsb	sy
 8004bd6:	607b      	str	r3, [r7, #4]
}
 8004bd8:	bf00      	nop
 8004bda:	bf00      	nop
 8004bdc:	e7fd      	b.n	8004bda <vTaskSwitchContext+0x3e>
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	3b01      	subs	r3, #1
 8004be2:	60fb      	str	r3, [r7, #12]
 8004be4:	491d      	ldr	r1, [pc, #116]	@ (8004c5c <vTaskSwitchContext+0xc0>)
 8004be6:	68fa      	ldr	r2, [r7, #12]
 8004be8:	4613      	mov	r3, r2
 8004bea:	009b      	lsls	r3, r3, #2
 8004bec:	4413      	add	r3, r2
 8004bee:	009b      	lsls	r3, r3, #2
 8004bf0:	440b      	add	r3, r1
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d0e3      	beq.n	8004bc0 <vTaskSwitchContext+0x24>
 8004bf8:	68fa      	ldr	r2, [r7, #12]
 8004bfa:	4613      	mov	r3, r2
 8004bfc:	009b      	lsls	r3, r3, #2
 8004bfe:	4413      	add	r3, r2
 8004c00:	009b      	lsls	r3, r3, #2
 8004c02:	4a16      	ldr	r2, [pc, #88]	@ (8004c5c <vTaskSwitchContext+0xc0>)
 8004c04:	4413      	add	r3, r2
 8004c06:	60bb      	str	r3, [r7, #8]
 8004c08:	68bb      	ldr	r3, [r7, #8]
 8004c0a:	685b      	ldr	r3, [r3, #4]
 8004c0c:	685a      	ldr	r2, [r3, #4]
 8004c0e:	68bb      	ldr	r3, [r7, #8]
 8004c10:	605a      	str	r2, [r3, #4]
 8004c12:	68bb      	ldr	r3, [r7, #8]
 8004c14:	685a      	ldr	r2, [r3, #4]
 8004c16:	68bb      	ldr	r3, [r7, #8]
 8004c18:	3308      	adds	r3, #8
 8004c1a:	429a      	cmp	r2, r3
 8004c1c:	d104      	bne.n	8004c28 <vTaskSwitchContext+0x8c>
 8004c1e:	68bb      	ldr	r3, [r7, #8]
 8004c20:	685b      	ldr	r3, [r3, #4]
 8004c22:	685a      	ldr	r2, [r3, #4]
 8004c24:	68bb      	ldr	r3, [r7, #8]
 8004c26:	605a      	str	r2, [r3, #4]
 8004c28:	68bb      	ldr	r3, [r7, #8]
 8004c2a:	685b      	ldr	r3, [r3, #4]
 8004c2c:	68db      	ldr	r3, [r3, #12]
 8004c2e:	4a0c      	ldr	r2, [pc, #48]	@ (8004c60 <vTaskSwitchContext+0xc4>)
 8004c30:	6013      	str	r3, [r2, #0]
 8004c32:	4a09      	ldr	r2, [pc, #36]	@ (8004c58 <vTaskSwitchContext+0xbc>)
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8004c38:	4b09      	ldr	r3, [pc, #36]	@ (8004c60 <vTaskSwitchContext+0xc4>)
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	3354      	adds	r3, #84	@ 0x54
 8004c3e:	4a09      	ldr	r2, [pc, #36]	@ (8004c64 <vTaskSwitchContext+0xc8>)
 8004c40:	6013      	str	r3, [r2, #0]
}
 8004c42:	bf00      	nop
 8004c44:	3714      	adds	r7, #20
 8004c46:	46bd      	mov	sp, r7
 8004c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c4c:	4770      	bx	lr
 8004c4e:	bf00      	nop
 8004c50:	20000db0 	.word	0x20000db0
 8004c54:	20000d9c 	.word	0x20000d9c
 8004c58:	20000d90 	.word	0x20000d90
 8004c5c:	200008b8 	.word	0x200008b8
 8004c60:	200008b4 	.word	0x200008b4
 8004c64:	20000010 	.word	0x20000010

08004c68 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8004c68:	b580      	push	{r7, lr}
 8004c6a:	b084      	sub	sp, #16
 8004c6c:	af00      	add	r7, sp, #0
 8004c6e:	6078      	str	r0, [r7, #4]
 8004c70:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d10b      	bne.n	8004c90 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8004c78:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c7c:	f383 8811 	msr	BASEPRI, r3
 8004c80:	f3bf 8f6f 	isb	sy
 8004c84:	f3bf 8f4f 	dsb	sy
 8004c88:	60fb      	str	r3, [r7, #12]
}
 8004c8a:	bf00      	nop
 8004c8c:	bf00      	nop
 8004c8e:	e7fd      	b.n	8004c8c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004c90:	4b07      	ldr	r3, [pc, #28]	@ (8004cb0 <vTaskPlaceOnEventList+0x48>)
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	3318      	adds	r3, #24
 8004c96:	4619      	mov	r1, r3
 8004c98:	6878      	ldr	r0, [r7, #4]
 8004c9a:	f7fe fad8 	bl	800324e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8004c9e:	2101      	movs	r1, #1
 8004ca0:	6838      	ldr	r0, [r7, #0]
 8004ca2:	f000 fb87 	bl	80053b4 <prvAddCurrentTaskToDelayedList>
}
 8004ca6:	bf00      	nop
 8004ca8:	3710      	adds	r7, #16
 8004caa:	46bd      	mov	sp, r7
 8004cac:	bd80      	pop	{r7, pc}
 8004cae:	bf00      	nop
 8004cb0:	200008b4 	.word	0x200008b4

08004cb4 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004cb4:	b580      	push	{r7, lr}
 8004cb6:	b086      	sub	sp, #24
 8004cb8:	af00      	add	r7, sp, #0
 8004cba:	60f8      	str	r0, [r7, #12]
 8004cbc:	60b9      	str	r1, [r7, #8]
 8004cbe:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d10b      	bne.n	8004cde <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8004cc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004cca:	f383 8811 	msr	BASEPRI, r3
 8004cce:	f3bf 8f6f 	isb	sy
 8004cd2:	f3bf 8f4f 	dsb	sy
 8004cd6:	617b      	str	r3, [r7, #20]
}
 8004cd8:	bf00      	nop
 8004cda:	bf00      	nop
 8004cdc:	e7fd      	b.n	8004cda <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004cde:	4b0a      	ldr	r3, [pc, #40]	@ (8004d08 <vTaskPlaceOnEventListRestricted+0x54>)
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	3318      	adds	r3, #24
 8004ce4:	4619      	mov	r1, r3
 8004ce6:	68f8      	ldr	r0, [r7, #12]
 8004ce8:	f7fe fa8d 	bl	8003206 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d002      	beq.n	8004cf8 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8004cf2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004cf6:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8004cf8:	6879      	ldr	r1, [r7, #4]
 8004cfa:	68b8      	ldr	r0, [r7, #8]
 8004cfc:	f000 fb5a 	bl	80053b4 <prvAddCurrentTaskToDelayedList>
	}
 8004d00:	bf00      	nop
 8004d02:	3718      	adds	r7, #24
 8004d04:	46bd      	mov	sp, r7
 8004d06:	bd80      	pop	{r7, pc}
 8004d08:	200008b4 	.word	0x200008b4

08004d0c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8004d0c:	b580      	push	{r7, lr}
 8004d0e:	b086      	sub	sp, #24
 8004d10:	af00      	add	r7, sp, #0
 8004d12:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	68db      	ldr	r3, [r3, #12]
 8004d18:	68db      	ldr	r3, [r3, #12]
 8004d1a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8004d1c:	693b      	ldr	r3, [r7, #16]
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d10b      	bne.n	8004d3a <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8004d22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d26:	f383 8811 	msr	BASEPRI, r3
 8004d2a:	f3bf 8f6f 	isb	sy
 8004d2e:	f3bf 8f4f 	dsb	sy
 8004d32:	60fb      	str	r3, [r7, #12]
}
 8004d34:	bf00      	nop
 8004d36:	bf00      	nop
 8004d38:	e7fd      	b.n	8004d36 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8004d3a:	693b      	ldr	r3, [r7, #16]
 8004d3c:	3318      	adds	r3, #24
 8004d3e:	4618      	mov	r0, r3
 8004d40:	f7fe fabe 	bl	80032c0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004d44:	4b1d      	ldr	r3, [pc, #116]	@ (8004dbc <xTaskRemoveFromEventList+0xb0>)
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d11d      	bne.n	8004d88 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8004d4c:	693b      	ldr	r3, [r7, #16]
 8004d4e:	3304      	adds	r3, #4
 8004d50:	4618      	mov	r0, r3
 8004d52:	f7fe fab5 	bl	80032c0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8004d56:	693b      	ldr	r3, [r7, #16]
 8004d58:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004d5a:	4b19      	ldr	r3, [pc, #100]	@ (8004dc0 <xTaskRemoveFromEventList+0xb4>)
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	429a      	cmp	r2, r3
 8004d60:	d903      	bls.n	8004d6a <xTaskRemoveFromEventList+0x5e>
 8004d62:	693b      	ldr	r3, [r7, #16]
 8004d64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d66:	4a16      	ldr	r2, [pc, #88]	@ (8004dc0 <xTaskRemoveFromEventList+0xb4>)
 8004d68:	6013      	str	r3, [r2, #0]
 8004d6a:	693b      	ldr	r3, [r7, #16]
 8004d6c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004d6e:	4613      	mov	r3, r2
 8004d70:	009b      	lsls	r3, r3, #2
 8004d72:	4413      	add	r3, r2
 8004d74:	009b      	lsls	r3, r3, #2
 8004d76:	4a13      	ldr	r2, [pc, #76]	@ (8004dc4 <xTaskRemoveFromEventList+0xb8>)
 8004d78:	441a      	add	r2, r3
 8004d7a:	693b      	ldr	r3, [r7, #16]
 8004d7c:	3304      	adds	r3, #4
 8004d7e:	4619      	mov	r1, r3
 8004d80:	4610      	mov	r0, r2
 8004d82:	f7fe fa40 	bl	8003206 <vListInsertEnd>
 8004d86:	e005      	b.n	8004d94 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8004d88:	693b      	ldr	r3, [r7, #16]
 8004d8a:	3318      	adds	r3, #24
 8004d8c:	4619      	mov	r1, r3
 8004d8e:	480e      	ldr	r0, [pc, #56]	@ (8004dc8 <xTaskRemoveFromEventList+0xbc>)
 8004d90:	f7fe fa39 	bl	8003206 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004d94:	693b      	ldr	r3, [r7, #16]
 8004d96:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004d98:	4b0c      	ldr	r3, [pc, #48]	@ (8004dcc <xTaskRemoveFromEventList+0xc0>)
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d9e:	429a      	cmp	r2, r3
 8004da0:	d905      	bls.n	8004dae <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8004da2:	2301      	movs	r3, #1
 8004da4:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8004da6:	4b0a      	ldr	r3, [pc, #40]	@ (8004dd0 <xTaskRemoveFromEventList+0xc4>)
 8004da8:	2201      	movs	r2, #1
 8004daa:	601a      	str	r2, [r3, #0]
 8004dac:	e001      	b.n	8004db2 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8004dae:	2300      	movs	r3, #0
 8004db0:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8004db2:	697b      	ldr	r3, [r7, #20]
}
 8004db4:	4618      	mov	r0, r3
 8004db6:	3718      	adds	r7, #24
 8004db8:	46bd      	mov	sp, r7
 8004dba:	bd80      	pop	{r7, pc}
 8004dbc:	20000db0 	.word	0x20000db0
 8004dc0:	20000d90 	.word	0x20000d90
 8004dc4:	200008b8 	.word	0x200008b8
 8004dc8:	20000d48 	.word	0x20000d48
 8004dcc:	200008b4 	.word	0x200008b4
 8004dd0:	20000d9c 	.word	0x20000d9c

08004dd4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8004dd4:	b480      	push	{r7}
 8004dd6:	b083      	sub	sp, #12
 8004dd8:	af00      	add	r7, sp, #0
 8004dda:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8004ddc:	4b06      	ldr	r3, [pc, #24]	@ (8004df8 <vTaskInternalSetTimeOutState+0x24>)
 8004dde:	681a      	ldr	r2, [r3, #0]
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8004de4:	4b05      	ldr	r3, [pc, #20]	@ (8004dfc <vTaskInternalSetTimeOutState+0x28>)
 8004de6:	681a      	ldr	r2, [r3, #0]
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	605a      	str	r2, [r3, #4]
}
 8004dec:	bf00      	nop
 8004dee:	370c      	adds	r7, #12
 8004df0:	46bd      	mov	sp, r7
 8004df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004df6:	4770      	bx	lr
 8004df8:	20000da0 	.word	0x20000da0
 8004dfc:	20000d8c 	.word	0x20000d8c

08004e00 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8004e00:	b580      	push	{r7, lr}
 8004e02:	b088      	sub	sp, #32
 8004e04:	af00      	add	r7, sp, #0
 8004e06:	6078      	str	r0, [r7, #4]
 8004e08:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d10b      	bne.n	8004e28 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8004e10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e14:	f383 8811 	msr	BASEPRI, r3
 8004e18:	f3bf 8f6f 	isb	sy
 8004e1c:	f3bf 8f4f 	dsb	sy
 8004e20:	613b      	str	r3, [r7, #16]
}
 8004e22:	bf00      	nop
 8004e24:	bf00      	nop
 8004e26:	e7fd      	b.n	8004e24 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8004e28:	683b      	ldr	r3, [r7, #0]
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d10b      	bne.n	8004e46 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8004e2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e32:	f383 8811 	msr	BASEPRI, r3
 8004e36:	f3bf 8f6f 	isb	sy
 8004e3a:	f3bf 8f4f 	dsb	sy
 8004e3e:	60fb      	str	r3, [r7, #12]
}
 8004e40:	bf00      	nop
 8004e42:	bf00      	nop
 8004e44:	e7fd      	b.n	8004e42 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8004e46:	f000 ff97 	bl	8005d78 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8004e4a:	4b1d      	ldr	r3, [pc, #116]	@ (8004ec0 <xTaskCheckForTimeOut+0xc0>)
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	685b      	ldr	r3, [r3, #4]
 8004e54:	69ba      	ldr	r2, [r7, #24]
 8004e56:	1ad3      	subs	r3, r2, r3
 8004e58:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8004e5a:	683b      	ldr	r3, [r7, #0]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004e62:	d102      	bne.n	8004e6a <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8004e64:	2300      	movs	r3, #0
 8004e66:	61fb      	str	r3, [r7, #28]
 8004e68:	e023      	b.n	8004eb2 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681a      	ldr	r2, [r3, #0]
 8004e6e:	4b15      	ldr	r3, [pc, #84]	@ (8004ec4 <xTaskCheckForTimeOut+0xc4>)
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	429a      	cmp	r2, r3
 8004e74:	d007      	beq.n	8004e86 <xTaskCheckForTimeOut+0x86>
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	685b      	ldr	r3, [r3, #4]
 8004e7a:	69ba      	ldr	r2, [r7, #24]
 8004e7c:	429a      	cmp	r2, r3
 8004e7e:	d302      	bcc.n	8004e86 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8004e80:	2301      	movs	r3, #1
 8004e82:	61fb      	str	r3, [r7, #28]
 8004e84:	e015      	b.n	8004eb2 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8004e86:	683b      	ldr	r3, [r7, #0]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	697a      	ldr	r2, [r7, #20]
 8004e8c:	429a      	cmp	r2, r3
 8004e8e:	d20b      	bcs.n	8004ea8 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8004e90:	683b      	ldr	r3, [r7, #0]
 8004e92:	681a      	ldr	r2, [r3, #0]
 8004e94:	697b      	ldr	r3, [r7, #20]
 8004e96:	1ad2      	subs	r2, r2, r3
 8004e98:	683b      	ldr	r3, [r7, #0]
 8004e9a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8004e9c:	6878      	ldr	r0, [r7, #4]
 8004e9e:	f7ff ff99 	bl	8004dd4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8004ea2:	2300      	movs	r3, #0
 8004ea4:	61fb      	str	r3, [r7, #28]
 8004ea6:	e004      	b.n	8004eb2 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8004ea8:	683b      	ldr	r3, [r7, #0]
 8004eaa:	2200      	movs	r2, #0
 8004eac:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8004eae:	2301      	movs	r3, #1
 8004eb0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8004eb2:	f000 ff93 	bl	8005ddc <vPortExitCritical>

	return xReturn;
 8004eb6:	69fb      	ldr	r3, [r7, #28]
}
 8004eb8:	4618      	mov	r0, r3
 8004eba:	3720      	adds	r7, #32
 8004ebc:	46bd      	mov	sp, r7
 8004ebe:	bd80      	pop	{r7, pc}
 8004ec0:	20000d8c 	.word	0x20000d8c
 8004ec4:	20000da0 	.word	0x20000da0

08004ec8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8004ec8:	b480      	push	{r7}
 8004eca:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8004ecc:	4b03      	ldr	r3, [pc, #12]	@ (8004edc <vTaskMissedYield+0x14>)
 8004ece:	2201      	movs	r2, #1
 8004ed0:	601a      	str	r2, [r3, #0]
}
 8004ed2:	bf00      	nop
 8004ed4:	46bd      	mov	sp, r7
 8004ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eda:	4770      	bx	lr
 8004edc:	20000d9c 	.word	0x20000d9c

08004ee0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004ee0:	b580      	push	{r7, lr}
 8004ee2:	b082      	sub	sp, #8
 8004ee4:	af00      	add	r7, sp, #0
 8004ee6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8004ee8:	f000 f852 	bl	8004f90 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8004eec:	4b06      	ldr	r3, [pc, #24]	@ (8004f08 <prvIdleTask+0x28>)
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	2b01      	cmp	r3, #1
 8004ef2:	d9f9      	bls.n	8004ee8 <prvIdleTask+0x8>
			{
				taskYIELD();
 8004ef4:	4b05      	ldr	r3, [pc, #20]	@ (8004f0c <prvIdleTask+0x2c>)
 8004ef6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004efa:	601a      	str	r2, [r3, #0]
 8004efc:	f3bf 8f4f 	dsb	sy
 8004f00:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8004f04:	e7f0      	b.n	8004ee8 <prvIdleTask+0x8>
 8004f06:	bf00      	nop
 8004f08:	200008b8 	.word	0x200008b8
 8004f0c:	e000ed04 	.word	0xe000ed04

08004f10 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004f10:	b580      	push	{r7, lr}
 8004f12:	b082      	sub	sp, #8
 8004f14:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004f16:	2300      	movs	r3, #0
 8004f18:	607b      	str	r3, [r7, #4]
 8004f1a:	e00c      	b.n	8004f36 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004f1c:	687a      	ldr	r2, [r7, #4]
 8004f1e:	4613      	mov	r3, r2
 8004f20:	009b      	lsls	r3, r3, #2
 8004f22:	4413      	add	r3, r2
 8004f24:	009b      	lsls	r3, r3, #2
 8004f26:	4a12      	ldr	r2, [pc, #72]	@ (8004f70 <prvInitialiseTaskLists+0x60>)
 8004f28:	4413      	add	r3, r2
 8004f2a:	4618      	mov	r0, r3
 8004f2c:	f7fe f93e 	bl	80031ac <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	3301      	adds	r3, #1
 8004f34:	607b      	str	r3, [r7, #4]
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	2b37      	cmp	r3, #55	@ 0x37
 8004f3a:	d9ef      	bls.n	8004f1c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8004f3c:	480d      	ldr	r0, [pc, #52]	@ (8004f74 <prvInitialiseTaskLists+0x64>)
 8004f3e:	f7fe f935 	bl	80031ac <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8004f42:	480d      	ldr	r0, [pc, #52]	@ (8004f78 <prvInitialiseTaskLists+0x68>)
 8004f44:	f7fe f932 	bl	80031ac <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8004f48:	480c      	ldr	r0, [pc, #48]	@ (8004f7c <prvInitialiseTaskLists+0x6c>)
 8004f4a:	f7fe f92f 	bl	80031ac <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8004f4e:	480c      	ldr	r0, [pc, #48]	@ (8004f80 <prvInitialiseTaskLists+0x70>)
 8004f50:	f7fe f92c 	bl	80031ac <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8004f54:	480b      	ldr	r0, [pc, #44]	@ (8004f84 <prvInitialiseTaskLists+0x74>)
 8004f56:	f7fe f929 	bl	80031ac <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8004f5a:	4b0b      	ldr	r3, [pc, #44]	@ (8004f88 <prvInitialiseTaskLists+0x78>)
 8004f5c:	4a05      	ldr	r2, [pc, #20]	@ (8004f74 <prvInitialiseTaskLists+0x64>)
 8004f5e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004f60:	4b0a      	ldr	r3, [pc, #40]	@ (8004f8c <prvInitialiseTaskLists+0x7c>)
 8004f62:	4a05      	ldr	r2, [pc, #20]	@ (8004f78 <prvInitialiseTaskLists+0x68>)
 8004f64:	601a      	str	r2, [r3, #0]
}
 8004f66:	bf00      	nop
 8004f68:	3708      	adds	r7, #8
 8004f6a:	46bd      	mov	sp, r7
 8004f6c:	bd80      	pop	{r7, pc}
 8004f6e:	bf00      	nop
 8004f70:	200008b8 	.word	0x200008b8
 8004f74:	20000d18 	.word	0x20000d18
 8004f78:	20000d2c 	.word	0x20000d2c
 8004f7c:	20000d48 	.word	0x20000d48
 8004f80:	20000d5c 	.word	0x20000d5c
 8004f84:	20000d74 	.word	0x20000d74
 8004f88:	20000d40 	.word	0x20000d40
 8004f8c:	20000d44 	.word	0x20000d44

08004f90 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004f90:	b580      	push	{r7, lr}
 8004f92:	b082      	sub	sp, #8
 8004f94:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004f96:	e019      	b.n	8004fcc <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8004f98:	f000 feee 	bl	8005d78 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004f9c:	4b10      	ldr	r3, [pc, #64]	@ (8004fe0 <prvCheckTasksWaitingTermination+0x50>)
 8004f9e:	68db      	ldr	r3, [r3, #12]
 8004fa0:	68db      	ldr	r3, [r3, #12]
 8004fa2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	3304      	adds	r3, #4
 8004fa8:	4618      	mov	r0, r3
 8004faa:	f7fe f989 	bl	80032c0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8004fae:	4b0d      	ldr	r3, [pc, #52]	@ (8004fe4 <prvCheckTasksWaitingTermination+0x54>)
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	3b01      	subs	r3, #1
 8004fb4:	4a0b      	ldr	r2, [pc, #44]	@ (8004fe4 <prvCheckTasksWaitingTermination+0x54>)
 8004fb6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8004fb8:	4b0b      	ldr	r3, [pc, #44]	@ (8004fe8 <prvCheckTasksWaitingTermination+0x58>)
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	3b01      	subs	r3, #1
 8004fbe:	4a0a      	ldr	r2, [pc, #40]	@ (8004fe8 <prvCheckTasksWaitingTermination+0x58>)
 8004fc0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8004fc2:	f000 ff0b 	bl	8005ddc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8004fc6:	6878      	ldr	r0, [r7, #4]
 8004fc8:	f000 f810 	bl	8004fec <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004fcc:	4b06      	ldr	r3, [pc, #24]	@ (8004fe8 <prvCheckTasksWaitingTermination+0x58>)
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d1e1      	bne.n	8004f98 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8004fd4:	bf00      	nop
 8004fd6:	bf00      	nop
 8004fd8:	3708      	adds	r7, #8
 8004fda:	46bd      	mov	sp, r7
 8004fdc:	bd80      	pop	{r7, pc}
 8004fde:	bf00      	nop
 8004fe0:	20000d5c 	.word	0x20000d5c
 8004fe4:	20000d88 	.word	0x20000d88
 8004fe8:	20000d70 	.word	0x20000d70

08004fec <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8004fec:	b580      	push	{r7, lr}
 8004fee:	b084      	sub	sp, #16
 8004ff0:	af00      	add	r7, sp, #0
 8004ff2:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	3354      	adds	r3, #84	@ 0x54
 8004ff8:	4618      	mov	r0, r3
 8004ffa:	f001 fa09 	bl	8006410 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8005004:	2b00      	cmp	r3, #0
 8005006:	d108      	bne.n	800501a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800500c:	4618      	mov	r0, r3
 800500e:	f001 f8a3 	bl	8006158 <vPortFree>
				vPortFree( pxTCB );
 8005012:	6878      	ldr	r0, [r7, #4]
 8005014:	f001 f8a0 	bl	8006158 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8005018:	e019      	b.n	800504e <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8005020:	2b01      	cmp	r3, #1
 8005022:	d103      	bne.n	800502c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8005024:	6878      	ldr	r0, [r7, #4]
 8005026:	f001 f897 	bl	8006158 <vPortFree>
	}
 800502a:	e010      	b.n	800504e <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8005032:	2b02      	cmp	r3, #2
 8005034:	d00b      	beq.n	800504e <prvDeleteTCB+0x62>
	__asm volatile
 8005036:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800503a:	f383 8811 	msr	BASEPRI, r3
 800503e:	f3bf 8f6f 	isb	sy
 8005042:	f3bf 8f4f 	dsb	sy
 8005046:	60fb      	str	r3, [r7, #12]
}
 8005048:	bf00      	nop
 800504a:	bf00      	nop
 800504c:	e7fd      	b.n	800504a <prvDeleteTCB+0x5e>
	}
 800504e:	bf00      	nop
 8005050:	3710      	adds	r7, #16
 8005052:	46bd      	mov	sp, r7
 8005054:	bd80      	pop	{r7, pc}
	...

08005058 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005058:	b480      	push	{r7}
 800505a:	b083      	sub	sp, #12
 800505c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800505e:	4b0c      	ldr	r3, [pc, #48]	@ (8005090 <prvResetNextTaskUnblockTime+0x38>)
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	2b00      	cmp	r3, #0
 8005066:	d104      	bne.n	8005072 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005068:	4b0a      	ldr	r3, [pc, #40]	@ (8005094 <prvResetNextTaskUnblockTime+0x3c>)
 800506a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800506e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8005070:	e008      	b.n	8005084 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005072:	4b07      	ldr	r3, [pc, #28]	@ (8005090 <prvResetNextTaskUnblockTime+0x38>)
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	68db      	ldr	r3, [r3, #12]
 8005078:	68db      	ldr	r3, [r3, #12]
 800507a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	685b      	ldr	r3, [r3, #4]
 8005080:	4a04      	ldr	r2, [pc, #16]	@ (8005094 <prvResetNextTaskUnblockTime+0x3c>)
 8005082:	6013      	str	r3, [r2, #0]
}
 8005084:	bf00      	nop
 8005086:	370c      	adds	r7, #12
 8005088:	46bd      	mov	sp, r7
 800508a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800508e:	4770      	bx	lr
 8005090:	20000d40 	.word	0x20000d40
 8005094:	20000da8 	.word	0x20000da8

08005098 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8005098:	b480      	push	{r7}
 800509a:	b083      	sub	sp, #12
 800509c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800509e:	4b0b      	ldr	r3, [pc, #44]	@ (80050cc <xTaskGetSchedulerState+0x34>)
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d102      	bne.n	80050ac <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80050a6:	2301      	movs	r3, #1
 80050a8:	607b      	str	r3, [r7, #4]
 80050aa:	e008      	b.n	80050be <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80050ac:	4b08      	ldr	r3, [pc, #32]	@ (80050d0 <xTaskGetSchedulerState+0x38>)
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d102      	bne.n	80050ba <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80050b4:	2302      	movs	r3, #2
 80050b6:	607b      	str	r3, [r7, #4]
 80050b8:	e001      	b.n	80050be <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80050ba:	2300      	movs	r3, #0
 80050bc:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80050be:	687b      	ldr	r3, [r7, #4]
	}
 80050c0:	4618      	mov	r0, r3
 80050c2:	370c      	adds	r7, #12
 80050c4:	46bd      	mov	sp, r7
 80050c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ca:	4770      	bx	lr
 80050cc:	20000d94 	.word	0x20000d94
 80050d0:	20000db0 	.word	0x20000db0

080050d4 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 80050d4:	b580      	push	{r7, lr}
 80050d6:	b084      	sub	sp, #16
 80050d8:	af00      	add	r7, sp, #0
 80050da:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80050e0:	2300      	movs	r3, #0
 80050e2:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d051      	beq.n	800518e <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80050ea:	68bb      	ldr	r3, [r7, #8]
 80050ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80050ee:	4b2a      	ldr	r3, [pc, #168]	@ (8005198 <xTaskPriorityInherit+0xc4>)
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050f4:	429a      	cmp	r2, r3
 80050f6:	d241      	bcs.n	800517c <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80050f8:	68bb      	ldr	r3, [r7, #8]
 80050fa:	699b      	ldr	r3, [r3, #24]
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	db06      	blt.n	800510e <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005100:	4b25      	ldr	r3, [pc, #148]	@ (8005198 <xTaskPriorityInherit+0xc4>)
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005106:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800510a:	68bb      	ldr	r3, [r7, #8]
 800510c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800510e:	68bb      	ldr	r3, [r7, #8]
 8005110:	6959      	ldr	r1, [r3, #20]
 8005112:	68bb      	ldr	r3, [r7, #8]
 8005114:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005116:	4613      	mov	r3, r2
 8005118:	009b      	lsls	r3, r3, #2
 800511a:	4413      	add	r3, r2
 800511c:	009b      	lsls	r3, r3, #2
 800511e:	4a1f      	ldr	r2, [pc, #124]	@ (800519c <xTaskPriorityInherit+0xc8>)
 8005120:	4413      	add	r3, r2
 8005122:	4299      	cmp	r1, r3
 8005124:	d122      	bne.n	800516c <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005126:	68bb      	ldr	r3, [r7, #8]
 8005128:	3304      	adds	r3, #4
 800512a:	4618      	mov	r0, r3
 800512c:	f7fe f8c8 	bl	80032c0 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8005130:	4b19      	ldr	r3, [pc, #100]	@ (8005198 <xTaskPriorityInherit+0xc4>)
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005136:	68bb      	ldr	r3, [r7, #8]
 8005138:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800513a:	68bb      	ldr	r3, [r7, #8]
 800513c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800513e:	4b18      	ldr	r3, [pc, #96]	@ (80051a0 <xTaskPriorityInherit+0xcc>)
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	429a      	cmp	r2, r3
 8005144:	d903      	bls.n	800514e <xTaskPriorityInherit+0x7a>
 8005146:	68bb      	ldr	r3, [r7, #8]
 8005148:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800514a:	4a15      	ldr	r2, [pc, #84]	@ (80051a0 <xTaskPriorityInherit+0xcc>)
 800514c:	6013      	str	r3, [r2, #0]
 800514e:	68bb      	ldr	r3, [r7, #8]
 8005150:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005152:	4613      	mov	r3, r2
 8005154:	009b      	lsls	r3, r3, #2
 8005156:	4413      	add	r3, r2
 8005158:	009b      	lsls	r3, r3, #2
 800515a:	4a10      	ldr	r2, [pc, #64]	@ (800519c <xTaskPriorityInherit+0xc8>)
 800515c:	441a      	add	r2, r3
 800515e:	68bb      	ldr	r3, [r7, #8]
 8005160:	3304      	adds	r3, #4
 8005162:	4619      	mov	r1, r3
 8005164:	4610      	mov	r0, r2
 8005166:	f7fe f84e 	bl	8003206 <vListInsertEnd>
 800516a:	e004      	b.n	8005176 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800516c:	4b0a      	ldr	r3, [pc, #40]	@ (8005198 <xTaskPriorityInherit+0xc4>)
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005172:	68bb      	ldr	r3, [r7, #8]
 8005174:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8005176:	2301      	movs	r3, #1
 8005178:	60fb      	str	r3, [r7, #12]
 800517a:	e008      	b.n	800518e <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800517c:	68bb      	ldr	r3, [r7, #8]
 800517e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005180:	4b05      	ldr	r3, [pc, #20]	@ (8005198 <xTaskPriorityInherit+0xc4>)
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005186:	429a      	cmp	r2, r3
 8005188:	d201      	bcs.n	800518e <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800518a:	2301      	movs	r3, #1
 800518c:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800518e:	68fb      	ldr	r3, [r7, #12]
	}
 8005190:	4618      	mov	r0, r3
 8005192:	3710      	adds	r7, #16
 8005194:	46bd      	mov	sp, r7
 8005196:	bd80      	pop	{r7, pc}
 8005198:	200008b4 	.word	0x200008b4
 800519c:	200008b8 	.word	0x200008b8
 80051a0:	20000d90 	.word	0x20000d90

080051a4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80051a4:	b580      	push	{r7, lr}
 80051a6:	b086      	sub	sp, #24
 80051a8:	af00      	add	r7, sp, #0
 80051aa:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80051b0:	2300      	movs	r3, #0
 80051b2:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d058      	beq.n	800526c <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80051ba:	4b2f      	ldr	r3, [pc, #188]	@ (8005278 <xTaskPriorityDisinherit+0xd4>)
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	693a      	ldr	r2, [r7, #16]
 80051c0:	429a      	cmp	r2, r3
 80051c2:	d00b      	beq.n	80051dc <xTaskPriorityDisinherit+0x38>
	__asm volatile
 80051c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051c8:	f383 8811 	msr	BASEPRI, r3
 80051cc:	f3bf 8f6f 	isb	sy
 80051d0:	f3bf 8f4f 	dsb	sy
 80051d4:	60fb      	str	r3, [r7, #12]
}
 80051d6:	bf00      	nop
 80051d8:	bf00      	nop
 80051da:	e7fd      	b.n	80051d8 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80051dc:	693b      	ldr	r3, [r7, #16]
 80051de:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d10b      	bne.n	80051fc <xTaskPriorityDisinherit+0x58>
	__asm volatile
 80051e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051e8:	f383 8811 	msr	BASEPRI, r3
 80051ec:	f3bf 8f6f 	isb	sy
 80051f0:	f3bf 8f4f 	dsb	sy
 80051f4:	60bb      	str	r3, [r7, #8]
}
 80051f6:	bf00      	nop
 80051f8:	bf00      	nop
 80051fa:	e7fd      	b.n	80051f8 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80051fc:	693b      	ldr	r3, [r7, #16]
 80051fe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005200:	1e5a      	subs	r2, r3, #1
 8005202:	693b      	ldr	r3, [r7, #16]
 8005204:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8005206:	693b      	ldr	r3, [r7, #16]
 8005208:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800520a:	693b      	ldr	r3, [r7, #16]
 800520c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800520e:	429a      	cmp	r2, r3
 8005210:	d02c      	beq.n	800526c <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8005212:	693b      	ldr	r3, [r7, #16]
 8005214:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005216:	2b00      	cmp	r3, #0
 8005218:	d128      	bne.n	800526c <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800521a:	693b      	ldr	r3, [r7, #16]
 800521c:	3304      	adds	r3, #4
 800521e:	4618      	mov	r0, r3
 8005220:	f7fe f84e 	bl	80032c0 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8005224:	693b      	ldr	r3, [r7, #16]
 8005226:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005228:	693b      	ldr	r3, [r7, #16]
 800522a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800522c:	693b      	ldr	r3, [r7, #16]
 800522e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005230:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8005234:	693b      	ldr	r3, [r7, #16]
 8005236:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8005238:	693b      	ldr	r3, [r7, #16]
 800523a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800523c:	4b0f      	ldr	r3, [pc, #60]	@ (800527c <xTaskPriorityDisinherit+0xd8>)
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	429a      	cmp	r2, r3
 8005242:	d903      	bls.n	800524c <xTaskPriorityDisinherit+0xa8>
 8005244:	693b      	ldr	r3, [r7, #16]
 8005246:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005248:	4a0c      	ldr	r2, [pc, #48]	@ (800527c <xTaskPriorityDisinherit+0xd8>)
 800524a:	6013      	str	r3, [r2, #0]
 800524c:	693b      	ldr	r3, [r7, #16]
 800524e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005250:	4613      	mov	r3, r2
 8005252:	009b      	lsls	r3, r3, #2
 8005254:	4413      	add	r3, r2
 8005256:	009b      	lsls	r3, r3, #2
 8005258:	4a09      	ldr	r2, [pc, #36]	@ (8005280 <xTaskPriorityDisinherit+0xdc>)
 800525a:	441a      	add	r2, r3
 800525c:	693b      	ldr	r3, [r7, #16]
 800525e:	3304      	adds	r3, #4
 8005260:	4619      	mov	r1, r3
 8005262:	4610      	mov	r0, r2
 8005264:	f7fd ffcf 	bl	8003206 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8005268:	2301      	movs	r3, #1
 800526a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800526c:	697b      	ldr	r3, [r7, #20]
	}
 800526e:	4618      	mov	r0, r3
 8005270:	3718      	adds	r7, #24
 8005272:	46bd      	mov	sp, r7
 8005274:	bd80      	pop	{r7, pc}
 8005276:	bf00      	nop
 8005278:	200008b4 	.word	0x200008b4
 800527c:	20000d90 	.word	0x20000d90
 8005280:	200008b8 	.word	0x200008b8

08005284 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8005284:	b580      	push	{r7, lr}
 8005286:	b088      	sub	sp, #32
 8005288:	af00      	add	r7, sp, #0
 800528a:	6078      	str	r0, [r7, #4]
 800528c:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8005292:	2301      	movs	r3, #1
 8005294:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	2b00      	cmp	r3, #0
 800529a:	d06c      	beq.n	8005376 <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800529c:	69bb      	ldr	r3, [r7, #24]
 800529e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d10b      	bne.n	80052bc <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 80052a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80052a8:	f383 8811 	msr	BASEPRI, r3
 80052ac:	f3bf 8f6f 	isb	sy
 80052b0:	f3bf 8f4f 	dsb	sy
 80052b4:	60fb      	str	r3, [r7, #12]
}
 80052b6:	bf00      	nop
 80052b8:	bf00      	nop
 80052ba:	e7fd      	b.n	80052b8 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 80052bc:	69bb      	ldr	r3, [r7, #24]
 80052be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80052c0:	683a      	ldr	r2, [r7, #0]
 80052c2:	429a      	cmp	r2, r3
 80052c4:	d902      	bls.n	80052cc <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 80052c6:	683b      	ldr	r3, [r7, #0]
 80052c8:	61fb      	str	r3, [r7, #28]
 80052ca:	e002      	b.n	80052d2 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 80052cc:	69bb      	ldr	r3, [r7, #24]
 80052ce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80052d0:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 80052d2:	69bb      	ldr	r3, [r7, #24]
 80052d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052d6:	69fa      	ldr	r2, [r7, #28]
 80052d8:	429a      	cmp	r2, r3
 80052da:	d04c      	beq.n	8005376 <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80052dc:	69bb      	ldr	r3, [r7, #24]
 80052de:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80052e0:	697a      	ldr	r2, [r7, #20]
 80052e2:	429a      	cmp	r2, r3
 80052e4:	d147      	bne.n	8005376 <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 80052e6:	4b26      	ldr	r3, [pc, #152]	@ (8005380 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	69ba      	ldr	r2, [r7, #24]
 80052ec:	429a      	cmp	r2, r3
 80052ee:	d10b      	bne.n	8005308 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 80052f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80052f4:	f383 8811 	msr	BASEPRI, r3
 80052f8:	f3bf 8f6f 	isb	sy
 80052fc:	f3bf 8f4f 	dsb	sy
 8005300:	60bb      	str	r3, [r7, #8]
}
 8005302:	bf00      	nop
 8005304:	bf00      	nop
 8005306:	e7fd      	b.n	8005304 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8005308:	69bb      	ldr	r3, [r7, #24]
 800530a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800530c:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800530e:	69bb      	ldr	r3, [r7, #24]
 8005310:	69fa      	ldr	r2, [r7, #28]
 8005312:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8005314:	69bb      	ldr	r3, [r7, #24]
 8005316:	699b      	ldr	r3, [r3, #24]
 8005318:	2b00      	cmp	r3, #0
 800531a:	db04      	blt.n	8005326 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800531c:	69fb      	ldr	r3, [r7, #28]
 800531e:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8005322:	69bb      	ldr	r3, [r7, #24]
 8005324:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8005326:	69bb      	ldr	r3, [r7, #24]
 8005328:	6959      	ldr	r1, [r3, #20]
 800532a:	693a      	ldr	r2, [r7, #16]
 800532c:	4613      	mov	r3, r2
 800532e:	009b      	lsls	r3, r3, #2
 8005330:	4413      	add	r3, r2
 8005332:	009b      	lsls	r3, r3, #2
 8005334:	4a13      	ldr	r2, [pc, #76]	@ (8005384 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8005336:	4413      	add	r3, r2
 8005338:	4299      	cmp	r1, r3
 800533a:	d11c      	bne.n	8005376 <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800533c:	69bb      	ldr	r3, [r7, #24]
 800533e:	3304      	adds	r3, #4
 8005340:	4618      	mov	r0, r3
 8005342:	f7fd ffbd 	bl	80032c0 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8005346:	69bb      	ldr	r3, [r7, #24]
 8005348:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800534a:	4b0f      	ldr	r3, [pc, #60]	@ (8005388 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	429a      	cmp	r2, r3
 8005350:	d903      	bls.n	800535a <vTaskPriorityDisinheritAfterTimeout+0xd6>
 8005352:	69bb      	ldr	r3, [r7, #24]
 8005354:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005356:	4a0c      	ldr	r2, [pc, #48]	@ (8005388 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8005358:	6013      	str	r3, [r2, #0]
 800535a:	69bb      	ldr	r3, [r7, #24]
 800535c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800535e:	4613      	mov	r3, r2
 8005360:	009b      	lsls	r3, r3, #2
 8005362:	4413      	add	r3, r2
 8005364:	009b      	lsls	r3, r3, #2
 8005366:	4a07      	ldr	r2, [pc, #28]	@ (8005384 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8005368:	441a      	add	r2, r3
 800536a:	69bb      	ldr	r3, [r7, #24]
 800536c:	3304      	adds	r3, #4
 800536e:	4619      	mov	r1, r3
 8005370:	4610      	mov	r0, r2
 8005372:	f7fd ff48 	bl	8003206 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005376:	bf00      	nop
 8005378:	3720      	adds	r7, #32
 800537a:	46bd      	mov	sp, r7
 800537c:	bd80      	pop	{r7, pc}
 800537e:	bf00      	nop
 8005380:	200008b4 	.word	0x200008b4
 8005384:	200008b8 	.word	0x200008b8
 8005388:	20000d90 	.word	0x20000d90

0800538c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800538c:	b480      	push	{r7}
 800538e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8005390:	4b07      	ldr	r3, [pc, #28]	@ (80053b0 <pvTaskIncrementMutexHeldCount+0x24>)
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	2b00      	cmp	r3, #0
 8005396:	d004      	beq.n	80053a2 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8005398:	4b05      	ldr	r3, [pc, #20]	@ (80053b0 <pvTaskIncrementMutexHeldCount+0x24>)
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800539e:	3201      	adds	r2, #1
 80053a0:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 80053a2:	4b03      	ldr	r3, [pc, #12]	@ (80053b0 <pvTaskIncrementMutexHeldCount+0x24>)
 80053a4:	681b      	ldr	r3, [r3, #0]
	}
 80053a6:	4618      	mov	r0, r3
 80053a8:	46bd      	mov	sp, r7
 80053aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ae:	4770      	bx	lr
 80053b0:	200008b4 	.word	0x200008b4

080053b4 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80053b4:	b580      	push	{r7, lr}
 80053b6:	b084      	sub	sp, #16
 80053b8:	af00      	add	r7, sp, #0
 80053ba:	6078      	str	r0, [r7, #4]
 80053bc:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80053be:	4b21      	ldr	r3, [pc, #132]	@ (8005444 <prvAddCurrentTaskToDelayedList+0x90>)
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80053c4:	4b20      	ldr	r3, [pc, #128]	@ (8005448 <prvAddCurrentTaskToDelayedList+0x94>)
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	3304      	adds	r3, #4
 80053ca:	4618      	mov	r0, r3
 80053cc:	f7fd ff78 	bl	80032c0 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80053d6:	d10a      	bne.n	80053ee <prvAddCurrentTaskToDelayedList+0x3a>
 80053d8:	683b      	ldr	r3, [r7, #0]
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d007      	beq.n	80053ee <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80053de:	4b1a      	ldr	r3, [pc, #104]	@ (8005448 <prvAddCurrentTaskToDelayedList+0x94>)
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	3304      	adds	r3, #4
 80053e4:	4619      	mov	r1, r3
 80053e6:	4819      	ldr	r0, [pc, #100]	@ (800544c <prvAddCurrentTaskToDelayedList+0x98>)
 80053e8:	f7fd ff0d 	bl	8003206 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80053ec:	e026      	b.n	800543c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80053ee:	68fa      	ldr	r2, [r7, #12]
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	4413      	add	r3, r2
 80053f4:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80053f6:	4b14      	ldr	r3, [pc, #80]	@ (8005448 <prvAddCurrentTaskToDelayedList+0x94>)
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	68ba      	ldr	r2, [r7, #8]
 80053fc:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80053fe:	68ba      	ldr	r2, [r7, #8]
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	429a      	cmp	r2, r3
 8005404:	d209      	bcs.n	800541a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005406:	4b12      	ldr	r3, [pc, #72]	@ (8005450 <prvAddCurrentTaskToDelayedList+0x9c>)
 8005408:	681a      	ldr	r2, [r3, #0]
 800540a:	4b0f      	ldr	r3, [pc, #60]	@ (8005448 <prvAddCurrentTaskToDelayedList+0x94>)
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	3304      	adds	r3, #4
 8005410:	4619      	mov	r1, r3
 8005412:	4610      	mov	r0, r2
 8005414:	f7fd ff1b 	bl	800324e <vListInsert>
}
 8005418:	e010      	b.n	800543c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800541a:	4b0e      	ldr	r3, [pc, #56]	@ (8005454 <prvAddCurrentTaskToDelayedList+0xa0>)
 800541c:	681a      	ldr	r2, [r3, #0]
 800541e:	4b0a      	ldr	r3, [pc, #40]	@ (8005448 <prvAddCurrentTaskToDelayedList+0x94>)
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	3304      	adds	r3, #4
 8005424:	4619      	mov	r1, r3
 8005426:	4610      	mov	r0, r2
 8005428:	f7fd ff11 	bl	800324e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800542c:	4b0a      	ldr	r3, [pc, #40]	@ (8005458 <prvAddCurrentTaskToDelayedList+0xa4>)
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	68ba      	ldr	r2, [r7, #8]
 8005432:	429a      	cmp	r2, r3
 8005434:	d202      	bcs.n	800543c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8005436:	4a08      	ldr	r2, [pc, #32]	@ (8005458 <prvAddCurrentTaskToDelayedList+0xa4>)
 8005438:	68bb      	ldr	r3, [r7, #8]
 800543a:	6013      	str	r3, [r2, #0]
}
 800543c:	bf00      	nop
 800543e:	3710      	adds	r7, #16
 8005440:	46bd      	mov	sp, r7
 8005442:	bd80      	pop	{r7, pc}
 8005444:	20000d8c 	.word	0x20000d8c
 8005448:	200008b4 	.word	0x200008b4
 800544c:	20000d74 	.word	0x20000d74
 8005450:	20000d44 	.word	0x20000d44
 8005454:	20000d40 	.word	0x20000d40
 8005458:	20000da8 	.word	0x20000da8

0800545c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800545c:	b580      	push	{r7, lr}
 800545e:	b08a      	sub	sp, #40	@ 0x28
 8005460:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8005462:	2300      	movs	r3, #0
 8005464:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8005466:	f000 fb13 	bl	8005a90 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800546a:	4b1d      	ldr	r3, [pc, #116]	@ (80054e0 <xTimerCreateTimerTask+0x84>)
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	2b00      	cmp	r3, #0
 8005470:	d021      	beq.n	80054b6 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8005472:	2300      	movs	r3, #0
 8005474:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8005476:	2300      	movs	r3, #0
 8005478:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800547a:	1d3a      	adds	r2, r7, #4
 800547c:	f107 0108 	add.w	r1, r7, #8
 8005480:	f107 030c 	add.w	r3, r7, #12
 8005484:	4618      	mov	r0, r3
 8005486:	f7fd fe77 	bl	8003178 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800548a:	6879      	ldr	r1, [r7, #4]
 800548c:	68bb      	ldr	r3, [r7, #8]
 800548e:	68fa      	ldr	r2, [r7, #12]
 8005490:	9202      	str	r2, [sp, #8]
 8005492:	9301      	str	r3, [sp, #4]
 8005494:	2302      	movs	r3, #2
 8005496:	9300      	str	r3, [sp, #0]
 8005498:	2300      	movs	r3, #0
 800549a:	460a      	mov	r2, r1
 800549c:	4911      	ldr	r1, [pc, #68]	@ (80054e4 <xTimerCreateTimerTask+0x88>)
 800549e:	4812      	ldr	r0, [pc, #72]	@ (80054e8 <xTimerCreateTimerTask+0x8c>)
 80054a0:	f7fe ffa2 	bl	80043e8 <xTaskCreateStatic>
 80054a4:	4603      	mov	r3, r0
 80054a6:	4a11      	ldr	r2, [pc, #68]	@ (80054ec <xTimerCreateTimerTask+0x90>)
 80054a8:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80054aa:	4b10      	ldr	r3, [pc, #64]	@ (80054ec <xTimerCreateTimerTask+0x90>)
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d001      	beq.n	80054b6 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80054b2:	2301      	movs	r3, #1
 80054b4:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80054b6:	697b      	ldr	r3, [r7, #20]
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d10b      	bne.n	80054d4 <xTimerCreateTimerTask+0x78>
	__asm volatile
 80054bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80054c0:	f383 8811 	msr	BASEPRI, r3
 80054c4:	f3bf 8f6f 	isb	sy
 80054c8:	f3bf 8f4f 	dsb	sy
 80054cc:	613b      	str	r3, [r7, #16]
}
 80054ce:	bf00      	nop
 80054d0:	bf00      	nop
 80054d2:	e7fd      	b.n	80054d0 <xTimerCreateTimerTask+0x74>
	return xReturn;
 80054d4:	697b      	ldr	r3, [r7, #20]
}
 80054d6:	4618      	mov	r0, r3
 80054d8:	3718      	adds	r7, #24
 80054da:	46bd      	mov	sp, r7
 80054dc:	bd80      	pop	{r7, pc}
 80054de:	bf00      	nop
 80054e0:	20000de4 	.word	0x20000de4
 80054e4:	08006f40 	.word	0x08006f40
 80054e8:	08005629 	.word	0x08005629
 80054ec:	20000de8 	.word	0x20000de8

080054f0 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80054f0:	b580      	push	{r7, lr}
 80054f2:	b08a      	sub	sp, #40	@ 0x28
 80054f4:	af00      	add	r7, sp, #0
 80054f6:	60f8      	str	r0, [r7, #12]
 80054f8:	60b9      	str	r1, [r7, #8]
 80054fa:	607a      	str	r2, [r7, #4]
 80054fc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80054fe:	2300      	movs	r3, #0
 8005500:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	2b00      	cmp	r3, #0
 8005506:	d10b      	bne.n	8005520 <xTimerGenericCommand+0x30>
	__asm volatile
 8005508:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800550c:	f383 8811 	msr	BASEPRI, r3
 8005510:	f3bf 8f6f 	isb	sy
 8005514:	f3bf 8f4f 	dsb	sy
 8005518:	623b      	str	r3, [r7, #32]
}
 800551a:	bf00      	nop
 800551c:	bf00      	nop
 800551e:	e7fd      	b.n	800551c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8005520:	4b19      	ldr	r3, [pc, #100]	@ (8005588 <xTimerGenericCommand+0x98>)
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	2b00      	cmp	r3, #0
 8005526:	d02a      	beq.n	800557e <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8005528:	68bb      	ldr	r3, [r7, #8]
 800552a:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8005534:	68bb      	ldr	r3, [r7, #8]
 8005536:	2b05      	cmp	r3, #5
 8005538:	dc18      	bgt.n	800556c <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800553a:	f7ff fdad 	bl	8005098 <xTaskGetSchedulerState>
 800553e:	4603      	mov	r3, r0
 8005540:	2b02      	cmp	r3, #2
 8005542:	d109      	bne.n	8005558 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8005544:	4b10      	ldr	r3, [pc, #64]	@ (8005588 <xTimerGenericCommand+0x98>)
 8005546:	6818      	ldr	r0, [r3, #0]
 8005548:	f107 0110 	add.w	r1, r7, #16
 800554c:	2300      	movs	r3, #0
 800554e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005550:	f7fe f894 	bl	800367c <xQueueGenericSend>
 8005554:	6278      	str	r0, [r7, #36]	@ 0x24
 8005556:	e012      	b.n	800557e <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8005558:	4b0b      	ldr	r3, [pc, #44]	@ (8005588 <xTimerGenericCommand+0x98>)
 800555a:	6818      	ldr	r0, [r3, #0]
 800555c:	f107 0110 	add.w	r1, r7, #16
 8005560:	2300      	movs	r3, #0
 8005562:	2200      	movs	r2, #0
 8005564:	f7fe f88a 	bl	800367c <xQueueGenericSend>
 8005568:	6278      	str	r0, [r7, #36]	@ 0x24
 800556a:	e008      	b.n	800557e <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800556c:	4b06      	ldr	r3, [pc, #24]	@ (8005588 <xTimerGenericCommand+0x98>)
 800556e:	6818      	ldr	r0, [r3, #0]
 8005570:	f107 0110 	add.w	r1, r7, #16
 8005574:	2300      	movs	r3, #0
 8005576:	683a      	ldr	r2, [r7, #0]
 8005578:	f7fe f982 	bl	8003880 <xQueueGenericSendFromISR>
 800557c:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800557e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8005580:	4618      	mov	r0, r3
 8005582:	3728      	adds	r7, #40	@ 0x28
 8005584:	46bd      	mov	sp, r7
 8005586:	bd80      	pop	{r7, pc}
 8005588:	20000de4 	.word	0x20000de4

0800558c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800558c:	b580      	push	{r7, lr}
 800558e:	b088      	sub	sp, #32
 8005590:	af02      	add	r7, sp, #8
 8005592:	6078      	str	r0, [r7, #4]
 8005594:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005596:	4b23      	ldr	r3, [pc, #140]	@ (8005624 <prvProcessExpiredTimer+0x98>)
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	68db      	ldr	r3, [r3, #12]
 800559c:	68db      	ldr	r3, [r3, #12]
 800559e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80055a0:	697b      	ldr	r3, [r7, #20]
 80055a2:	3304      	adds	r3, #4
 80055a4:	4618      	mov	r0, r3
 80055a6:	f7fd fe8b 	bl	80032c0 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80055aa:	697b      	ldr	r3, [r7, #20]
 80055ac:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80055b0:	f003 0304 	and.w	r3, r3, #4
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d023      	beq.n	8005600 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80055b8:	697b      	ldr	r3, [r7, #20]
 80055ba:	699a      	ldr	r2, [r3, #24]
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	18d1      	adds	r1, r2, r3
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	683a      	ldr	r2, [r7, #0]
 80055c4:	6978      	ldr	r0, [r7, #20]
 80055c6:	f000 f8d5 	bl	8005774 <prvInsertTimerInActiveList>
 80055ca:	4603      	mov	r3, r0
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	d020      	beq.n	8005612 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80055d0:	2300      	movs	r3, #0
 80055d2:	9300      	str	r3, [sp, #0]
 80055d4:	2300      	movs	r3, #0
 80055d6:	687a      	ldr	r2, [r7, #4]
 80055d8:	2100      	movs	r1, #0
 80055da:	6978      	ldr	r0, [r7, #20]
 80055dc:	f7ff ff88 	bl	80054f0 <xTimerGenericCommand>
 80055e0:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80055e2:	693b      	ldr	r3, [r7, #16]
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d114      	bne.n	8005612 <prvProcessExpiredTimer+0x86>
	__asm volatile
 80055e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80055ec:	f383 8811 	msr	BASEPRI, r3
 80055f0:	f3bf 8f6f 	isb	sy
 80055f4:	f3bf 8f4f 	dsb	sy
 80055f8:	60fb      	str	r3, [r7, #12]
}
 80055fa:	bf00      	nop
 80055fc:	bf00      	nop
 80055fe:	e7fd      	b.n	80055fc <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005600:	697b      	ldr	r3, [r7, #20]
 8005602:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005606:	f023 0301 	bic.w	r3, r3, #1
 800560a:	b2da      	uxtb	r2, r3
 800560c:	697b      	ldr	r3, [r7, #20]
 800560e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005612:	697b      	ldr	r3, [r7, #20]
 8005614:	6a1b      	ldr	r3, [r3, #32]
 8005616:	6978      	ldr	r0, [r7, #20]
 8005618:	4798      	blx	r3
}
 800561a:	bf00      	nop
 800561c:	3718      	adds	r7, #24
 800561e:	46bd      	mov	sp, r7
 8005620:	bd80      	pop	{r7, pc}
 8005622:	bf00      	nop
 8005624:	20000ddc 	.word	0x20000ddc

08005628 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8005628:	b580      	push	{r7, lr}
 800562a:	b084      	sub	sp, #16
 800562c:	af00      	add	r7, sp, #0
 800562e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005630:	f107 0308 	add.w	r3, r7, #8
 8005634:	4618      	mov	r0, r3
 8005636:	f000 f859 	bl	80056ec <prvGetNextExpireTime>
 800563a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800563c:	68bb      	ldr	r3, [r7, #8]
 800563e:	4619      	mov	r1, r3
 8005640:	68f8      	ldr	r0, [r7, #12]
 8005642:	f000 f805 	bl	8005650 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8005646:	f000 f8d7 	bl	80057f8 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800564a:	bf00      	nop
 800564c:	e7f0      	b.n	8005630 <prvTimerTask+0x8>
	...

08005650 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8005650:	b580      	push	{r7, lr}
 8005652:	b084      	sub	sp, #16
 8005654:	af00      	add	r7, sp, #0
 8005656:	6078      	str	r0, [r7, #4]
 8005658:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800565a:	f7ff f929 	bl	80048b0 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800565e:	f107 0308 	add.w	r3, r7, #8
 8005662:	4618      	mov	r0, r3
 8005664:	f000 f866 	bl	8005734 <prvSampleTimeNow>
 8005668:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800566a:	68bb      	ldr	r3, [r7, #8]
 800566c:	2b00      	cmp	r3, #0
 800566e:	d130      	bne.n	80056d2 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8005670:	683b      	ldr	r3, [r7, #0]
 8005672:	2b00      	cmp	r3, #0
 8005674:	d10a      	bne.n	800568c <prvProcessTimerOrBlockTask+0x3c>
 8005676:	687a      	ldr	r2, [r7, #4]
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	429a      	cmp	r2, r3
 800567c:	d806      	bhi.n	800568c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800567e:	f7ff f925 	bl	80048cc <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8005682:	68f9      	ldr	r1, [r7, #12]
 8005684:	6878      	ldr	r0, [r7, #4]
 8005686:	f7ff ff81 	bl	800558c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800568a:	e024      	b.n	80056d6 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800568c:	683b      	ldr	r3, [r7, #0]
 800568e:	2b00      	cmp	r3, #0
 8005690:	d008      	beq.n	80056a4 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8005692:	4b13      	ldr	r3, [pc, #76]	@ (80056e0 <prvProcessTimerOrBlockTask+0x90>)
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	2b00      	cmp	r3, #0
 800569a:	d101      	bne.n	80056a0 <prvProcessTimerOrBlockTask+0x50>
 800569c:	2301      	movs	r3, #1
 800569e:	e000      	b.n	80056a2 <prvProcessTimerOrBlockTask+0x52>
 80056a0:	2300      	movs	r3, #0
 80056a2:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80056a4:	4b0f      	ldr	r3, [pc, #60]	@ (80056e4 <prvProcessTimerOrBlockTask+0x94>)
 80056a6:	6818      	ldr	r0, [r3, #0]
 80056a8:	687a      	ldr	r2, [r7, #4]
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	1ad3      	subs	r3, r2, r3
 80056ae:	683a      	ldr	r2, [r7, #0]
 80056b0:	4619      	mov	r1, r3
 80056b2:	f7fe fe65 	bl	8004380 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80056b6:	f7ff f909 	bl	80048cc <xTaskResumeAll>
 80056ba:	4603      	mov	r3, r0
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d10a      	bne.n	80056d6 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80056c0:	4b09      	ldr	r3, [pc, #36]	@ (80056e8 <prvProcessTimerOrBlockTask+0x98>)
 80056c2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80056c6:	601a      	str	r2, [r3, #0]
 80056c8:	f3bf 8f4f 	dsb	sy
 80056cc:	f3bf 8f6f 	isb	sy
}
 80056d0:	e001      	b.n	80056d6 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80056d2:	f7ff f8fb 	bl	80048cc <xTaskResumeAll>
}
 80056d6:	bf00      	nop
 80056d8:	3710      	adds	r7, #16
 80056da:	46bd      	mov	sp, r7
 80056dc:	bd80      	pop	{r7, pc}
 80056de:	bf00      	nop
 80056e0:	20000de0 	.word	0x20000de0
 80056e4:	20000de4 	.word	0x20000de4
 80056e8:	e000ed04 	.word	0xe000ed04

080056ec <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80056ec:	b480      	push	{r7}
 80056ee:	b085      	sub	sp, #20
 80056f0:	af00      	add	r7, sp, #0
 80056f2:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80056f4:	4b0e      	ldr	r3, [pc, #56]	@ (8005730 <prvGetNextExpireTime+0x44>)
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d101      	bne.n	8005702 <prvGetNextExpireTime+0x16>
 80056fe:	2201      	movs	r2, #1
 8005700:	e000      	b.n	8005704 <prvGetNextExpireTime+0x18>
 8005702:	2200      	movs	r2, #0
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	2b00      	cmp	r3, #0
 800570e:	d105      	bne.n	800571c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005710:	4b07      	ldr	r3, [pc, #28]	@ (8005730 <prvGetNextExpireTime+0x44>)
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	68db      	ldr	r3, [r3, #12]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	60fb      	str	r3, [r7, #12]
 800571a:	e001      	b.n	8005720 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800571c:	2300      	movs	r3, #0
 800571e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8005720:	68fb      	ldr	r3, [r7, #12]
}
 8005722:	4618      	mov	r0, r3
 8005724:	3714      	adds	r7, #20
 8005726:	46bd      	mov	sp, r7
 8005728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800572c:	4770      	bx	lr
 800572e:	bf00      	nop
 8005730:	20000ddc 	.word	0x20000ddc

08005734 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8005734:	b580      	push	{r7, lr}
 8005736:	b084      	sub	sp, #16
 8005738:	af00      	add	r7, sp, #0
 800573a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800573c:	f7ff f964 	bl	8004a08 <xTaskGetTickCount>
 8005740:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8005742:	4b0b      	ldr	r3, [pc, #44]	@ (8005770 <prvSampleTimeNow+0x3c>)
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	68fa      	ldr	r2, [r7, #12]
 8005748:	429a      	cmp	r2, r3
 800574a:	d205      	bcs.n	8005758 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800574c:	f000 f93a 	bl	80059c4 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	2201      	movs	r2, #1
 8005754:	601a      	str	r2, [r3, #0]
 8005756:	e002      	b.n	800575e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	2200      	movs	r2, #0
 800575c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800575e:	4a04      	ldr	r2, [pc, #16]	@ (8005770 <prvSampleTimeNow+0x3c>)
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8005764:	68fb      	ldr	r3, [r7, #12]
}
 8005766:	4618      	mov	r0, r3
 8005768:	3710      	adds	r7, #16
 800576a:	46bd      	mov	sp, r7
 800576c:	bd80      	pop	{r7, pc}
 800576e:	bf00      	nop
 8005770:	20000dec 	.word	0x20000dec

08005774 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8005774:	b580      	push	{r7, lr}
 8005776:	b086      	sub	sp, #24
 8005778:	af00      	add	r7, sp, #0
 800577a:	60f8      	str	r0, [r7, #12]
 800577c:	60b9      	str	r1, [r7, #8]
 800577e:	607a      	str	r2, [r7, #4]
 8005780:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8005782:	2300      	movs	r3, #0
 8005784:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	68ba      	ldr	r2, [r7, #8]
 800578a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	68fa      	ldr	r2, [r7, #12]
 8005790:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8005792:	68ba      	ldr	r2, [r7, #8]
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	429a      	cmp	r2, r3
 8005798:	d812      	bhi.n	80057c0 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800579a:	687a      	ldr	r2, [r7, #4]
 800579c:	683b      	ldr	r3, [r7, #0]
 800579e:	1ad2      	subs	r2, r2, r3
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	699b      	ldr	r3, [r3, #24]
 80057a4:	429a      	cmp	r2, r3
 80057a6:	d302      	bcc.n	80057ae <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80057a8:	2301      	movs	r3, #1
 80057aa:	617b      	str	r3, [r7, #20]
 80057ac:	e01b      	b.n	80057e6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80057ae:	4b10      	ldr	r3, [pc, #64]	@ (80057f0 <prvInsertTimerInActiveList+0x7c>)
 80057b0:	681a      	ldr	r2, [r3, #0]
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	3304      	adds	r3, #4
 80057b6:	4619      	mov	r1, r3
 80057b8:	4610      	mov	r0, r2
 80057ba:	f7fd fd48 	bl	800324e <vListInsert>
 80057be:	e012      	b.n	80057e6 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80057c0:	687a      	ldr	r2, [r7, #4]
 80057c2:	683b      	ldr	r3, [r7, #0]
 80057c4:	429a      	cmp	r2, r3
 80057c6:	d206      	bcs.n	80057d6 <prvInsertTimerInActiveList+0x62>
 80057c8:	68ba      	ldr	r2, [r7, #8]
 80057ca:	683b      	ldr	r3, [r7, #0]
 80057cc:	429a      	cmp	r2, r3
 80057ce:	d302      	bcc.n	80057d6 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80057d0:	2301      	movs	r3, #1
 80057d2:	617b      	str	r3, [r7, #20]
 80057d4:	e007      	b.n	80057e6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80057d6:	4b07      	ldr	r3, [pc, #28]	@ (80057f4 <prvInsertTimerInActiveList+0x80>)
 80057d8:	681a      	ldr	r2, [r3, #0]
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	3304      	adds	r3, #4
 80057de:	4619      	mov	r1, r3
 80057e0:	4610      	mov	r0, r2
 80057e2:	f7fd fd34 	bl	800324e <vListInsert>
		}
	}

	return xProcessTimerNow;
 80057e6:	697b      	ldr	r3, [r7, #20]
}
 80057e8:	4618      	mov	r0, r3
 80057ea:	3718      	adds	r7, #24
 80057ec:	46bd      	mov	sp, r7
 80057ee:	bd80      	pop	{r7, pc}
 80057f0:	20000de0 	.word	0x20000de0
 80057f4:	20000ddc 	.word	0x20000ddc

080057f8 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80057f8:	b580      	push	{r7, lr}
 80057fa:	b08e      	sub	sp, #56	@ 0x38
 80057fc:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80057fe:	e0ce      	b.n	800599e <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	2b00      	cmp	r3, #0
 8005804:	da19      	bge.n	800583a <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8005806:	1d3b      	adds	r3, r7, #4
 8005808:	3304      	adds	r3, #4
 800580a:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800580c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800580e:	2b00      	cmp	r3, #0
 8005810:	d10b      	bne.n	800582a <prvProcessReceivedCommands+0x32>
	__asm volatile
 8005812:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005816:	f383 8811 	msr	BASEPRI, r3
 800581a:	f3bf 8f6f 	isb	sy
 800581e:	f3bf 8f4f 	dsb	sy
 8005822:	61fb      	str	r3, [r7, #28]
}
 8005824:	bf00      	nop
 8005826:	bf00      	nop
 8005828:	e7fd      	b.n	8005826 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800582a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005830:	6850      	ldr	r0, [r2, #4]
 8005832:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005834:	6892      	ldr	r2, [r2, #8]
 8005836:	4611      	mov	r1, r2
 8005838:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	2b00      	cmp	r3, #0
 800583e:	f2c0 80ae 	blt.w	800599e <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8005846:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005848:	695b      	ldr	r3, [r3, #20]
 800584a:	2b00      	cmp	r3, #0
 800584c:	d004      	beq.n	8005858 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800584e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005850:	3304      	adds	r3, #4
 8005852:	4618      	mov	r0, r3
 8005854:	f7fd fd34 	bl	80032c0 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005858:	463b      	mov	r3, r7
 800585a:	4618      	mov	r0, r3
 800585c:	f7ff ff6a 	bl	8005734 <prvSampleTimeNow>
 8005860:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	2b09      	cmp	r3, #9
 8005866:	f200 8097 	bhi.w	8005998 <prvProcessReceivedCommands+0x1a0>
 800586a:	a201      	add	r2, pc, #4	@ (adr r2, 8005870 <prvProcessReceivedCommands+0x78>)
 800586c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005870:	08005899 	.word	0x08005899
 8005874:	08005899 	.word	0x08005899
 8005878:	08005899 	.word	0x08005899
 800587c:	0800590f 	.word	0x0800590f
 8005880:	08005923 	.word	0x08005923
 8005884:	0800596f 	.word	0x0800596f
 8005888:	08005899 	.word	0x08005899
 800588c:	08005899 	.word	0x08005899
 8005890:	0800590f 	.word	0x0800590f
 8005894:	08005923 	.word	0x08005923
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8005898:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800589a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800589e:	f043 0301 	orr.w	r3, r3, #1
 80058a2:	b2da      	uxtb	r2, r3
 80058a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058a6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80058aa:	68ba      	ldr	r2, [r7, #8]
 80058ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058ae:	699b      	ldr	r3, [r3, #24]
 80058b0:	18d1      	adds	r1, r2, r3
 80058b2:	68bb      	ldr	r3, [r7, #8]
 80058b4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80058b6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80058b8:	f7ff ff5c 	bl	8005774 <prvInsertTimerInActiveList>
 80058bc:	4603      	mov	r3, r0
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d06c      	beq.n	800599c <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80058c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058c4:	6a1b      	ldr	r3, [r3, #32]
 80058c6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80058c8:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80058ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058cc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80058d0:	f003 0304 	and.w	r3, r3, #4
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d061      	beq.n	800599c <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80058d8:	68ba      	ldr	r2, [r7, #8]
 80058da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058dc:	699b      	ldr	r3, [r3, #24]
 80058de:	441a      	add	r2, r3
 80058e0:	2300      	movs	r3, #0
 80058e2:	9300      	str	r3, [sp, #0]
 80058e4:	2300      	movs	r3, #0
 80058e6:	2100      	movs	r1, #0
 80058e8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80058ea:	f7ff fe01 	bl	80054f0 <xTimerGenericCommand>
 80058ee:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80058f0:	6a3b      	ldr	r3, [r7, #32]
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d152      	bne.n	800599c <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 80058f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058fa:	f383 8811 	msr	BASEPRI, r3
 80058fe:	f3bf 8f6f 	isb	sy
 8005902:	f3bf 8f4f 	dsb	sy
 8005906:	61bb      	str	r3, [r7, #24]
}
 8005908:	bf00      	nop
 800590a:	bf00      	nop
 800590c:	e7fd      	b.n	800590a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800590e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005910:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005914:	f023 0301 	bic.w	r3, r3, #1
 8005918:	b2da      	uxtb	r2, r3
 800591a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800591c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8005920:	e03d      	b.n	800599e <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8005922:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005924:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005928:	f043 0301 	orr.w	r3, r3, #1
 800592c:	b2da      	uxtb	r2, r3
 800592e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005930:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8005934:	68ba      	ldr	r2, [r7, #8]
 8005936:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005938:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800593a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800593c:	699b      	ldr	r3, [r3, #24]
 800593e:	2b00      	cmp	r3, #0
 8005940:	d10b      	bne.n	800595a <prvProcessReceivedCommands+0x162>
	__asm volatile
 8005942:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005946:	f383 8811 	msr	BASEPRI, r3
 800594a:	f3bf 8f6f 	isb	sy
 800594e:	f3bf 8f4f 	dsb	sy
 8005952:	617b      	str	r3, [r7, #20]
}
 8005954:	bf00      	nop
 8005956:	bf00      	nop
 8005958:	e7fd      	b.n	8005956 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800595a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800595c:	699a      	ldr	r2, [r3, #24]
 800595e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005960:	18d1      	adds	r1, r2, r3
 8005962:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005964:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005966:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005968:	f7ff ff04 	bl	8005774 <prvInsertTimerInActiveList>
					break;
 800596c:	e017      	b.n	800599e <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800596e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005970:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005974:	f003 0302 	and.w	r3, r3, #2
 8005978:	2b00      	cmp	r3, #0
 800597a:	d103      	bne.n	8005984 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800597c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800597e:	f000 fbeb 	bl	8006158 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8005982:	e00c      	b.n	800599e <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005984:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005986:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800598a:	f023 0301 	bic.w	r3, r3, #1
 800598e:	b2da      	uxtb	r2, r3
 8005990:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005992:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8005996:	e002      	b.n	800599e <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8005998:	bf00      	nop
 800599a:	e000      	b.n	800599e <prvProcessReceivedCommands+0x1a6>
					break;
 800599c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800599e:	4b08      	ldr	r3, [pc, #32]	@ (80059c0 <prvProcessReceivedCommands+0x1c8>)
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	1d39      	adds	r1, r7, #4
 80059a4:	2200      	movs	r2, #0
 80059a6:	4618      	mov	r0, r3
 80059a8:	f7fe f898 	bl	8003adc <xQueueReceive>
 80059ac:	4603      	mov	r3, r0
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	f47f af26 	bne.w	8005800 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 80059b4:	bf00      	nop
 80059b6:	bf00      	nop
 80059b8:	3730      	adds	r7, #48	@ 0x30
 80059ba:	46bd      	mov	sp, r7
 80059bc:	bd80      	pop	{r7, pc}
 80059be:	bf00      	nop
 80059c0:	20000de4 	.word	0x20000de4

080059c4 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80059c4:	b580      	push	{r7, lr}
 80059c6:	b088      	sub	sp, #32
 80059c8:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80059ca:	e049      	b.n	8005a60 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80059cc:	4b2e      	ldr	r3, [pc, #184]	@ (8005a88 <prvSwitchTimerLists+0xc4>)
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	68db      	ldr	r3, [r3, #12]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80059d6:	4b2c      	ldr	r3, [pc, #176]	@ (8005a88 <prvSwitchTimerLists+0xc4>)
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	68db      	ldr	r3, [r3, #12]
 80059dc:	68db      	ldr	r3, [r3, #12]
 80059de:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	3304      	adds	r3, #4
 80059e4:	4618      	mov	r0, r3
 80059e6:	f7fd fc6b 	bl	80032c0 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	6a1b      	ldr	r3, [r3, #32]
 80059ee:	68f8      	ldr	r0, [r7, #12]
 80059f0:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80059f8:	f003 0304 	and.w	r3, r3, #4
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d02f      	beq.n	8005a60 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	699b      	ldr	r3, [r3, #24]
 8005a04:	693a      	ldr	r2, [r7, #16]
 8005a06:	4413      	add	r3, r2
 8005a08:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8005a0a:	68ba      	ldr	r2, [r7, #8]
 8005a0c:	693b      	ldr	r3, [r7, #16]
 8005a0e:	429a      	cmp	r2, r3
 8005a10:	d90e      	bls.n	8005a30 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	68ba      	ldr	r2, [r7, #8]
 8005a16:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	68fa      	ldr	r2, [r7, #12]
 8005a1c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005a1e:	4b1a      	ldr	r3, [pc, #104]	@ (8005a88 <prvSwitchTimerLists+0xc4>)
 8005a20:	681a      	ldr	r2, [r3, #0]
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	3304      	adds	r3, #4
 8005a26:	4619      	mov	r1, r3
 8005a28:	4610      	mov	r0, r2
 8005a2a:	f7fd fc10 	bl	800324e <vListInsert>
 8005a2e:	e017      	b.n	8005a60 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005a30:	2300      	movs	r3, #0
 8005a32:	9300      	str	r3, [sp, #0]
 8005a34:	2300      	movs	r3, #0
 8005a36:	693a      	ldr	r2, [r7, #16]
 8005a38:	2100      	movs	r1, #0
 8005a3a:	68f8      	ldr	r0, [r7, #12]
 8005a3c:	f7ff fd58 	bl	80054f0 <xTimerGenericCommand>
 8005a40:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d10b      	bne.n	8005a60 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8005a48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a4c:	f383 8811 	msr	BASEPRI, r3
 8005a50:	f3bf 8f6f 	isb	sy
 8005a54:	f3bf 8f4f 	dsb	sy
 8005a58:	603b      	str	r3, [r7, #0]
}
 8005a5a:	bf00      	nop
 8005a5c:	bf00      	nop
 8005a5e:	e7fd      	b.n	8005a5c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8005a60:	4b09      	ldr	r3, [pc, #36]	@ (8005a88 <prvSwitchTimerLists+0xc4>)
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d1b0      	bne.n	80059cc <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8005a6a:	4b07      	ldr	r3, [pc, #28]	@ (8005a88 <prvSwitchTimerLists+0xc4>)
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8005a70:	4b06      	ldr	r3, [pc, #24]	@ (8005a8c <prvSwitchTimerLists+0xc8>)
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	4a04      	ldr	r2, [pc, #16]	@ (8005a88 <prvSwitchTimerLists+0xc4>)
 8005a76:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8005a78:	4a04      	ldr	r2, [pc, #16]	@ (8005a8c <prvSwitchTimerLists+0xc8>)
 8005a7a:	697b      	ldr	r3, [r7, #20]
 8005a7c:	6013      	str	r3, [r2, #0]
}
 8005a7e:	bf00      	nop
 8005a80:	3718      	adds	r7, #24
 8005a82:	46bd      	mov	sp, r7
 8005a84:	bd80      	pop	{r7, pc}
 8005a86:	bf00      	nop
 8005a88:	20000ddc 	.word	0x20000ddc
 8005a8c:	20000de0 	.word	0x20000de0

08005a90 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8005a90:	b580      	push	{r7, lr}
 8005a92:	b082      	sub	sp, #8
 8005a94:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8005a96:	f000 f96f 	bl	8005d78 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8005a9a:	4b15      	ldr	r3, [pc, #84]	@ (8005af0 <prvCheckForValidListAndQueue+0x60>)
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d120      	bne.n	8005ae4 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8005aa2:	4814      	ldr	r0, [pc, #80]	@ (8005af4 <prvCheckForValidListAndQueue+0x64>)
 8005aa4:	f7fd fb82 	bl	80031ac <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8005aa8:	4813      	ldr	r0, [pc, #76]	@ (8005af8 <prvCheckForValidListAndQueue+0x68>)
 8005aaa:	f7fd fb7f 	bl	80031ac <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8005aae:	4b13      	ldr	r3, [pc, #76]	@ (8005afc <prvCheckForValidListAndQueue+0x6c>)
 8005ab0:	4a10      	ldr	r2, [pc, #64]	@ (8005af4 <prvCheckForValidListAndQueue+0x64>)
 8005ab2:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8005ab4:	4b12      	ldr	r3, [pc, #72]	@ (8005b00 <prvCheckForValidListAndQueue+0x70>)
 8005ab6:	4a10      	ldr	r2, [pc, #64]	@ (8005af8 <prvCheckForValidListAndQueue+0x68>)
 8005ab8:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8005aba:	2300      	movs	r3, #0
 8005abc:	9300      	str	r3, [sp, #0]
 8005abe:	4b11      	ldr	r3, [pc, #68]	@ (8005b04 <prvCheckForValidListAndQueue+0x74>)
 8005ac0:	4a11      	ldr	r2, [pc, #68]	@ (8005b08 <prvCheckForValidListAndQueue+0x78>)
 8005ac2:	2110      	movs	r1, #16
 8005ac4:	200a      	movs	r0, #10
 8005ac6:	f7fd fc8f 	bl	80033e8 <xQueueGenericCreateStatic>
 8005aca:	4603      	mov	r3, r0
 8005acc:	4a08      	ldr	r2, [pc, #32]	@ (8005af0 <prvCheckForValidListAndQueue+0x60>)
 8005ace:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8005ad0:	4b07      	ldr	r3, [pc, #28]	@ (8005af0 <prvCheckForValidListAndQueue+0x60>)
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d005      	beq.n	8005ae4 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8005ad8:	4b05      	ldr	r3, [pc, #20]	@ (8005af0 <prvCheckForValidListAndQueue+0x60>)
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	490b      	ldr	r1, [pc, #44]	@ (8005b0c <prvCheckForValidListAndQueue+0x7c>)
 8005ade:	4618      	mov	r0, r3
 8005ae0:	f7fe fbfa 	bl	80042d8 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005ae4:	f000 f97a 	bl	8005ddc <vPortExitCritical>
}
 8005ae8:	bf00      	nop
 8005aea:	46bd      	mov	sp, r7
 8005aec:	bd80      	pop	{r7, pc}
 8005aee:	bf00      	nop
 8005af0:	20000de4 	.word	0x20000de4
 8005af4:	20000db4 	.word	0x20000db4
 8005af8:	20000dc8 	.word	0x20000dc8
 8005afc:	20000ddc 	.word	0x20000ddc
 8005b00:	20000de0 	.word	0x20000de0
 8005b04:	20000e90 	.word	0x20000e90
 8005b08:	20000df0 	.word	0x20000df0
 8005b0c:	08006f48 	.word	0x08006f48

08005b10 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8005b10:	b480      	push	{r7}
 8005b12:	b085      	sub	sp, #20
 8005b14:	af00      	add	r7, sp, #0
 8005b16:	60f8      	str	r0, [r7, #12]
 8005b18:	60b9      	str	r1, [r7, #8]
 8005b1a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	3b04      	subs	r3, #4
 8005b20:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8005b28:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	3b04      	subs	r3, #4
 8005b2e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8005b30:	68bb      	ldr	r3, [r7, #8]
 8005b32:	f023 0201 	bic.w	r2, r3, #1
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	3b04      	subs	r3, #4
 8005b3e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8005b40:	4a0c      	ldr	r2, [pc, #48]	@ (8005b74 <pxPortInitialiseStack+0x64>)
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	3b14      	subs	r3, #20
 8005b4a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8005b4c:	687a      	ldr	r2, [r7, #4]
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	3b04      	subs	r3, #4
 8005b56:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	f06f 0202 	mvn.w	r2, #2
 8005b5e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	3b20      	subs	r3, #32
 8005b64:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8005b66:	68fb      	ldr	r3, [r7, #12]
}
 8005b68:	4618      	mov	r0, r3
 8005b6a:	3714      	adds	r7, #20
 8005b6c:	46bd      	mov	sp, r7
 8005b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b72:	4770      	bx	lr
 8005b74:	08005b79 	.word	0x08005b79

08005b78 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8005b78:	b480      	push	{r7}
 8005b7a:	b085      	sub	sp, #20
 8005b7c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8005b7e:	2300      	movs	r3, #0
 8005b80:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8005b82:	4b13      	ldr	r3, [pc, #76]	@ (8005bd0 <prvTaskExitError+0x58>)
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005b8a:	d00b      	beq.n	8005ba4 <prvTaskExitError+0x2c>
	__asm volatile
 8005b8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b90:	f383 8811 	msr	BASEPRI, r3
 8005b94:	f3bf 8f6f 	isb	sy
 8005b98:	f3bf 8f4f 	dsb	sy
 8005b9c:	60fb      	str	r3, [r7, #12]
}
 8005b9e:	bf00      	nop
 8005ba0:	bf00      	nop
 8005ba2:	e7fd      	b.n	8005ba0 <prvTaskExitError+0x28>
	__asm volatile
 8005ba4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ba8:	f383 8811 	msr	BASEPRI, r3
 8005bac:	f3bf 8f6f 	isb	sy
 8005bb0:	f3bf 8f4f 	dsb	sy
 8005bb4:	60bb      	str	r3, [r7, #8]
}
 8005bb6:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8005bb8:	bf00      	nop
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	d0fc      	beq.n	8005bba <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8005bc0:	bf00      	nop
 8005bc2:	bf00      	nop
 8005bc4:	3714      	adds	r7, #20
 8005bc6:	46bd      	mov	sp, r7
 8005bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bcc:	4770      	bx	lr
 8005bce:	bf00      	nop
 8005bd0:	2000000c 	.word	0x2000000c
	...

08005be0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8005be0:	4b07      	ldr	r3, [pc, #28]	@ (8005c00 <pxCurrentTCBConst2>)
 8005be2:	6819      	ldr	r1, [r3, #0]
 8005be4:	6808      	ldr	r0, [r1, #0]
 8005be6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005bea:	f380 8809 	msr	PSP, r0
 8005bee:	f3bf 8f6f 	isb	sy
 8005bf2:	f04f 0000 	mov.w	r0, #0
 8005bf6:	f380 8811 	msr	BASEPRI, r0
 8005bfa:	4770      	bx	lr
 8005bfc:	f3af 8000 	nop.w

08005c00 <pxCurrentTCBConst2>:
 8005c00:	200008b4 	.word	0x200008b4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8005c04:	bf00      	nop
 8005c06:	bf00      	nop

08005c08 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8005c08:	4808      	ldr	r0, [pc, #32]	@ (8005c2c <prvPortStartFirstTask+0x24>)
 8005c0a:	6800      	ldr	r0, [r0, #0]
 8005c0c:	6800      	ldr	r0, [r0, #0]
 8005c0e:	f380 8808 	msr	MSP, r0
 8005c12:	f04f 0000 	mov.w	r0, #0
 8005c16:	f380 8814 	msr	CONTROL, r0
 8005c1a:	b662      	cpsie	i
 8005c1c:	b661      	cpsie	f
 8005c1e:	f3bf 8f4f 	dsb	sy
 8005c22:	f3bf 8f6f 	isb	sy
 8005c26:	df00      	svc	0
 8005c28:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8005c2a:	bf00      	nop
 8005c2c:	e000ed08 	.word	0xe000ed08

08005c30 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005c30:	b580      	push	{r7, lr}
 8005c32:	b086      	sub	sp, #24
 8005c34:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8005c36:	4b47      	ldr	r3, [pc, #284]	@ (8005d54 <xPortStartScheduler+0x124>)
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	4a47      	ldr	r2, [pc, #284]	@ (8005d58 <xPortStartScheduler+0x128>)
 8005c3c:	4293      	cmp	r3, r2
 8005c3e:	d10b      	bne.n	8005c58 <xPortStartScheduler+0x28>
	__asm volatile
 8005c40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c44:	f383 8811 	msr	BASEPRI, r3
 8005c48:	f3bf 8f6f 	isb	sy
 8005c4c:	f3bf 8f4f 	dsb	sy
 8005c50:	613b      	str	r3, [r7, #16]
}
 8005c52:	bf00      	nop
 8005c54:	bf00      	nop
 8005c56:	e7fd      	b.n	8005c54 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8005c58:	4b3e      	ldr	r3, [pc, #248]	@ (8005d54 <xPortStartScheduler+0x124>)
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	4a3f      	ldr	r2, [pc, #252]	@ (8005d5c <xPortStartScheduler+0x12c>)
 8005c5e:	4293      	cmp	r3, r2
 8005c60:	d10b      	bne.n	8005c7a <xPortStartScheduler+0x4a>
	__asm volatile
 8005c62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c66:	f383 8811 	msr	BASEPRI, r3
 8005c6a:	f3bf 8f6f 	isb	sy
 8005c6e:	f3bf 8f4f 	dsb	sy
 8005c72:	60fb      	str	r3, [r7, #12]
}
 8005c74:	bf00      	nop
 8005c76:	bf00      	nop
 8005c78:	e7fd      	b.n	8005c76 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8005c7a:	4b39      	ldr	r3, [pc, #228]	@ (8005d60 <xPortStartScheduler+0x130>)
 8005c7c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8005c7e:	697b      	ldr	r3, [r7, #20]
 8005c80:	781b      	ldrb	r3, [r3, #0]
 8005c82:	b2db      	uxtb	r3, r3
 8005c84:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8005c86:	697b      	ldr	r3, [r7, #20]
 8005c88:	22ff      	movs	r2, #255	@ 0xff
 8005c8a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8005c8c:	697b      	ldr	r3, [r7, #20]
 8005c8e:	781b      	ldrb	r3, [r3, #0]
 8005c90:	b2db      	uxtb	r3, r3
 8005c92:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005c94:	78fb      	ldrb	r3, [r7, #3]
 8005c96:	b2db      	uxtb	r3, r3
 8005c98:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8005c9c:	b2da      	uxtb	r2, r3
 8005c9e:	4b31      	ldr	r3, [pc, #196]	@ (8005d64 <xPortStartScheduler+0x134>)
 8005ca0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8005ca2:	4b31      	ldr	r3, [pc, #196]	@ (8005d68 <xPortStartScheduler+0x138>)
 8005ca4:	2207      	movs	r2, #7
 8005ca6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005ca8:	e009      	b.n	8005cbe <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8005caa:	4b2f      	ldr	r3, [pc, #188]	@ (8005d68 <xPortStartScheduler+0x138>)
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	3b01      	subs	r3, #1
 8005cb0:	4a2d      	ldr	r2, [pc, #180]	@ (8005d68 <xPortStartScheduler+0x138>)
 8005cb2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8005cb4:	78fb      	ldrb	r3, [r7, #3]
 8005cb6:	b2db      	uxtb	r3, r3
 8005cb8:	005b      	lsls	r3, r3, #1
 8005cba:	b2db      	uxtb	r3, r3
 8005cbc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005cbe:	78fb      	ldrb	r3, [r7, #3]
 8005cc0:	b2db      	uxtb	r3, r3
 8005cc2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005cc6:	2b80      	cmp	r3, #128	@ 0x80
 8005cc8:	d0ef      	beq.n	8005caa <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8005cca:	4b27      	ldr	r3, [pc, #156]	@ (8005d68 <xPortStartScheduler+0x138>)
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	f1c3 0307 	rsb	r3, r3, #7
 8005cd2:	2b04      	cmp	r3, #4
 8005cd4:	d00b      	beq.n	8005cee <xPortStartScheduler+0xbe>
	__asm volatile
 8005cd6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005cda:	f383 8811 	msr	BASEPRI, r3
 8005cde:	f3bf 8f6f 	isb	sy
 8005ce2:	f3bf 8f4f 	dsb	sy
 8005ce6:	60bb      	str	r3, [r7, #8]
}
 8005ce8:	bf00      	nop
 8005cea:	bf00      	nop
 8005cec:	e7fd      	b.n	8005cea <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8005cee:	4b1e      	ldr	r3, [pc, #120]	@ (8005d68 <xPortStartScheduler+0x138>)
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	021b      	lsls	r3, r3, #8
 8005cf4:	4a1c      	ldr	r2, [pc, #112]	@ (8005d68 <xPortStartScheduler+0x138>)
 8005cf6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8005cf8:	4b1b      	ldr	r3, [pc, #108]	@ (8005d68 <xPortStartScheduler+0x138>)
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005d00:	4a19      	ldr	r2, [pc, #100]	@ (8005d68 <xPortStartScheduler+0x138>)
 8005d02:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	b2da      	uxtb	r2, r3
 8005d08:	697b      	ldr	r3, [r7, #20]
 8005d0a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8005d0c:	4b17      	ldr	r3, [pc, #92]	@ (8005d6c <xPortStartScheduler+0x13c>)
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	4a16      	ldr	r2, [pc, #88]	@ (8005d6c <xPortStartScheduler+0x13c>)
 8005d12:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8005d16:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8005d18:	4b14      	ldr	r3, [pc, #80]	@ (8005d6c <xPortStartScheduler+0x13c>)
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	4a13      	ldr	r2, [pc, #76]	@ (8005d6c <xPortStartScheduler+0x13c>)
 8005d1e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8005d22:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8005d24:	f000 f8da 	bl	8005edc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8005d28:	4b11      	ldr	r3, [pc, #68]	@ (8005d70 <xPortStartScheduler+0x140>)
 8005d2a:	2200      	movs	r2, #0
 8005d2c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8005d2e:	f000 f8f9 	bl	8005f24 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8005d32:	4b10      	ldr	r3, [pc, #64]	@ (8005d74 <xPortStartScheduler+0x144>)
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	4a0f      	ldr	r2, [pc, #60]	@ (8005d74 <xPortStartScheduler+0x144>)
 8005d38:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8005d3c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8005d3e:	f7ff ff63 	bl	8005c08 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8005d42:	f7fe ff2b 	bl	8004b9c <vTaskSwitchContext>
	prvTaskExitError();
 8005d46:	f7ff ff17 	bl	8005b78 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8005d4a:	2300      	movs	r3, #0
}
 8005d4c:	4618      	mov	r0, r3
 8005d4e:	3718      	adds	r7, #24
 8005d50:	46bd      	mov	sp, r7
 8005d52:	bd80      	pop	{r7, pc}
 8005d54:	e000ed00 	.word	0xe000ed00
 8005d58:	410fc271 	.word	0x410fc271
 8005d5c:	410fc270 	.word	0x410fc270
 8005d60:	e000e400 	.word	0xe000e400
 8005d64:	20000ee0 	.word	0x20000ee0
 8005d68:	20000ee4 	.word	0x20000ee4
 8005d6c:	e000ed20 	.word	0xe000ed20
 8005d70:	2000000c 	.word	0x2000000c
 8005d74:	e000ef34 	.word	0xe000ef34

08005d78 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8005d78:	b480      	push	{r7}
 8005d7a:	b083      	sub	sp, #12
 8005d7c:	af00      	add	r7, sp, #0
	__asm volatile
 8005d7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d82:	f383 8811 	msr	BASEPRI, r3
 8005d86:	f3bf 8f6f 	isb	sy
 8005d8a:	f3bf 8f4f 	dsb	sy
 8005d8e:	607b      	str	r3, [r7, #4]
}
 8005d90:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8005d92:	4b10      	ldr	r3, [pc, #64]	@ (8005dd4 <vPortEnterCritical+0x5c>)
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	3301      	adds	r3, #1
 8005d98:	4a0e      	ldr	r2, [pc, #56]	@ (8005dd4 <vPortEnterCritical+0x5c>)
 8005d9a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8005d9c:	4b0d      	ldr	r3, [pc, #52]	@ (8005dd4 <vPortEnterCritical+0x5c>)
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	2b01      	cmp	r3, #1
 8005da2:	d110      	bne.n	8005dc6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8005da4:	4b0c      	ldr	r3, [pc, #48]	@ (8005dd8 <vPortEnterCritical+0x60>)
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	b2db      	uxtb	r3, r3
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d00b      	beq.n	8005dc6 <vPortEnterCritical+0x4e>
	__asm volatile
 8005dae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005db2:	f383 8811 	msr	BASEPRI, r3
 8005db6:	f3bf 8f6f 	isb	sy
 8005dba:	f3bf 8f4f 	dsb	sy
 8005dbe:	603b      	str	r3, [r7, #0]
}
 8005dc0:	bf00      	nop
 8005dc2:	bf00      	nop
 8005dc4:	e7fd      	b.n	8005dc2 <vPortEnterCritical+0x4a>
	}
}
 8005dc6:	bf00      	nop
 8005dc8:	370c      	adds	r7, #12
 8005dca:	46bd      	mov	sp, r7
 8005dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dd0:	4770      	bx	lr
 8005dd2:	bf00      	nop
 8005dd4:	2000000c 	.word	0x2000000c
 8005dd8:	e000ed04 	.word	0xe000ed04

08005ddc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8005ddc:	b480      	push	{r7}
 8005dde:	b083      	sub	sp, #12
 8005de0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8005de2:	4b12      	ldr	r3, [pc, #72]	@ (8005e2c <vPortExitCritical+0x50>)
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d10b      	bne.n	8005e02 <vPortExitCritical+0x26>
	__asm volatile
 8005dea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005dee:	f383 8811 	msr	BASEPRI, r3
 8005df2:	f3bf 8f6f 	isb	sy
 8005df6:	f3bf 8f4f 	dsb	sy
 8005dfa:	607b      	str	r3, [r7, #4]
}
 8005dfc:	bf00      	nop
 8005dfe:	bf00      	nop
 8005e00:	e7fd      	b.n	8005dfe <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8005e02:	4b0a      	ldr	r3, [pc, #40]	@ (8005e2c <vPortExitCritical+0x50>)
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	3b01      	subs	r3, #1
 8005e08:	4a08      	ldr	r2, [pc, #32]	@ (8005e2c <vPortExitCritical+0x50>)
 8005e0a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8005e0c:	4b07      	ldr	r3, [pc, #28]	@ (8005e2c <vPortExitCritical+0x50>)
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	2b00      	cmp	r3, #0
 8005e12:	d105      	bne.n	8005e20 <vPortExitCritical+0x44>
 8005e14:	2300      	movs	r3, #0
 8005e16:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005e18:	683b      	ldr	r3, [r7, #0]
 8005e1a:	f383 8811 	msr	BASEPRI, r3
}
 8005e1e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8005e20:	bf00      	nop
 8005e22:	370c      	adds	r7, #12
 8005e24:	46bd      	mov	sp, r7
 8005e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e2a:	4770      	bx	lr
 8005e2c:	2000000c 	.word	0x2000000c

08005e30 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005e30:	f3ef 8009 	mrs	r0, PSP
 8005e34:	f3bf 8f6f 	isb	sy
 8005e38:	4b15      	ldr	r3, [pc, #84]	@ (8005e90 <pxCurrentTCBConst>)
 8005e3a:	681a      	ldr	r2, [r3, #0]
 8005e3c:	f01e 0f10 	tst.w	lr, #16
 8005e40:	bf08      	it	eq
 8005e42:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8005e46:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e4a:	6010      	str	r0, [r2, #0]
 8005e4c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8005e50:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8005e54:	f380 8811 	msr	BASEPRI, r0
 8005e58:	f3bf 8f4f 	dsb	sy
 8005e5c:	f3bf 8f6f 	isb	sy
 8005e60:	f7fe fe9c 	bl	8004b9c <vTaskSwitchContext>
 8005e64:	f04f 0000 	mov.w	r0, #0
 8005e68:	f380 8811 	msr	BASEPRI, r0
 8005e6c:	bc09      	pop	{r0, r3}
 8005e6e:	6819      	ldr	r1, [r3, #0]
 8005e70:	6808      	ldr	r0, [r1, #0]
 8005e72:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e76:	f01e 0f10 	tst.w	lr, #16
 8005e7a:	bf08      	it	eq
 8005e7c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8005e80:	f380 8809 	msr	PSP, r0
 8005e84:	f3bf 8f6f 	isb	sy
 8005e88:	4770      	bx	lr
 8005e8a:	bf00      	nop
 8005e8c:	f3af 8000 	nop.w

08005e90 <pxCurrentTCBConst>:
 8005e90:	200008b4 	.word	0x200008b4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8005e94:	bf00      	nop
 8005e96:	bf00      	nop

08005e98 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005e98:	b580      	push	{r7, lr}
 8005e9a:	b082      	sub	sp, #8
 8005e9c:	af00      	add	r7, sp, #0
	__asm volatile
 8005e9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ea2:	f383 8811 	msr	BASEPRI, r3
 8005ea6:	f3bf 8f6f 	isb	sy
 8005eaa:	f3bf 8f4f 	dsb	sy
 8005eae:	607b      	str	r3, [r7, #4]
}
 8005eb0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8005eb2:	f7fe fdb9 	bl	8004a28 <xTaskIncrementTick>
 8005eb6:	4603      	mov	r3, r0
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d003      	beq.n	8005ec4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8005ebc:	4b06      	ldr	r3, [pc, #24]	@ (8005ed8 <xPortSysTickHandler+0x40>)
 8005ebe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005ec2:	601a      	str	r2, [r3, #0]
 8005ec4:	2300      	movs	r3, #0
 8005ec6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005ec8:	683b      	ldr	r3, [r7, #0]
 8005eca:	f383 8811 	msr	BASEPRI, r3
}
 8005ece:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8005ed0:	bf00      	nop
 8005ed2:	3708      	adds	r7, #8
 8005ed4:	46bd      	mov	sp, r7
 8005ed6:	bd80      	pop	{r7, pc}
 8005ed8:	e000ed04 	.word	0xe000ed04

08005edc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8005edc:	b480      	push	{r7}
 8005ede:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8005ee0:	4b0b      	ldr	r3, [pc, #44]	@ (8005f10 <vPortSetupTimerInterrupt+0x34>)
 8005ee2:	2200      	movs	r2, #0
 8005ee4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8005ee6:	4b0b      	ldr	r3, [pc, #44]	@ (8005f14 <vPortSetupTimerInterrupt+0x38>)
 8005ee8:	2200      	movs	r2, #0
 8005eea:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8005eec:	4b0a      	ldr	r3, [pc, #40]	@ (8005f18 <vPortSetupTimerInterrupt+0x3c>)
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	4a0a      	ldr	r2, [pc, #40]	@ (8005f1c <vPortSetupTimerInterrupt+0x40>)
 8005ef2:	fba2 2303 	umull	r2, r3, r2, r3
 8005ef6:	099b      	lsrs	r3, r3, #6
 8005ef8:	4a09      	ldr	r2, [pc, #36]	@ (8005f20 <vPortSetupTimerInterrupt+0x44>)
 8005efa:	3b01      	subs	r3, #1
 8005efc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8005efe:	4b04      	ldr	r3, [pc, #16]	@ (8005f10 <vPortSetupTimerInterrupt+0x34>)
 8005f00:	2207      	movs	r2, #7
 8005f02:	601a      	str	r2, [r3, #0]
}
 8005f04:	bf00      	nop
 8005f06:	46bd      	mov	sp, r7
 8005f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f0c:	4770      	bx	lr
 8005f0e:	bf00      	nop
 8005f10:	e000e010 	.word	0xe000e010
 8005f14:	e000e018 	.word	0xe000e018
 8005f18:	20000000 	.word	0x20000000
 8005f1c:	10624dd3 	.word	0x10624dd3
 8005f20:	e000e014 	.word	0xe000e014

08005f24 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8005f24:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8005f34 <vPortEnableVFP+0x10>
 8005f28:	6801      	ldr	r1, [r0, #0]
 8005f2a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8005f2e:	6001      	str	r1, [r0, #0]
 8005f30:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8005f32:	bf00      	nop
 8005f34:	e000ed88 	.word	0xe000ed88

08005f38 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8005f38:	b480      	push	{r7}
 8005f3a:	b085      	sub	sp, #20
 8005f3c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8005f3e:	f3ef 8305 	mrs	r3, IPSR
 8005f42:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	2b0f      	cmp	r3, #15
 8005f48:	d915      	bls.n	8005f76 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8005f4a:	4a18      	ldr	r2, [pc, #96]	@ (8005fac <vPortValidateInterruptPriority+0x74>)
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	4413      	add	r3, r2
 8005f50:	781b      	ldrb	r3, [r3, #0]
 8005f52:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8005f54:	4b16      	ldr	r3, [pc, #88]	@ (8005fb0 <vPortValidateInterruptPriority+0x78>)
 8005f56:	781b      	ldrb	r3, [r3, #0]
 8005f58:	7afa      	ldrb	r2, [r7, #11]
 8005f5a:	429a      	cmp	r2, r3
 8005f5c:	d20b      	bcs.n	8005f76 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8005f5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f62:	f383 8811 	msr	BASEPRI, r3
 8005f66:	f3bf 8f6f 	isb	sy
 8005f6a:	f3bf 8f4f 	dsb	sy
 8005f6e:	607b      	str	r3, [r7, #4]
}
 8005f70:	bf00      	nop
 8005f72:	bf00      	nop
 8005f74:	e7fd      	b.n	8005f72 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8005f76:	4b0f      	ldr	r3, [pc, #60]	@ (8005fb4 <vPortValidateInterruptPriority+0x7c>)
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8005f7e:	4b0e      	ldr	r3, [pc, #56]	@ (8005fb8 <vPortValidateInterruptPriority+0x80>)
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	429a      	cmp	r2, r3
 8005f84:	d90b      	bls.n	8005f9e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8005f86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f8a:	f383 8811 	msr	BASEPRI, r3
 8005f8e:	f3bf 8f6f 	isb	sy
 8005f92:	f3bf 8f4f 	dsb	sy
 8005f96:	603b      	str	r3, [r7, #0]
}
 8005f98:	bf00      	nop
 8005f9a:	bf00      	nop
 8005f9c:	e7fd      	b.n	8005f9a <vPortValidateInterruptPriority+0x62>
	}
 8005f9e:	bf00      	nop
 8005fa0:	3714      	adds	r7, #20
 8005fa2:	46bd      	mov	sp, r7
 8005fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fa8:	4770      	bx	lr
 8005faa:	bf00      	nop
 8005fac:	e000e3f0 	.word	0xe000e3f0
 8005fb0:	20000ee0 	.word	0x20000ee0
 8005fb4:	e000ed0c 	.word	0xe000ed0c
 8005fb8:	20000ee4 	.word	0x20000ee4

08005fbc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8005fbc:	b580      	push	{r7, lr}
 8005fbe:	b08a      	sub	sp, #40	@ 0x28
 8005fc0:	af00      	add	r7, sp, #0
 8005fc2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8005fc4:	2300      	movs	r3, #0
 8005fc6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8005fc8:	f7fe fc72 	bl	80048b0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8005fcc:	4b5c      	ldr	r3, [pc, #368]	@ (8006140 <pvPortMalloc+0x184>)
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d101      	bne.n	8005fd8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8005fd4:	f000 f924 	bl	8006220 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8005fd8:	4b5a      	ldr	r3, [pc, #360]	@ (8006144 <pvPortMalloc+0x188>)
 8005fda:	681a      	ldr	r2, [r3, #0]
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	4013      	ands	r3, r2
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	f040 8095 	bne.w	8006110 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	d01e      	beq.n	800602a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8005fec:	2208      	movs	r2, #8
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	4413      	add	r3, r2
 8005ff2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	f003 0307 	and.w	r3, r3, #7
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d015      	beq.n	800602a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	f023 0307 	bic.w	r3, r3, #7
 8006004:	3308      	adds	r3, #8
 8006006:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	f003 0307 	and.w	r3, r3, #7
 800600e:	2b00      	cmp	r3, #0
 8006010:	d00b      	beq.n	800602a <pvPortMalloc+0x6e>
	__asm volatile
 8006012:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006016:	f383 8811 	msr	BASEPRI, r3
 800601a:	f3bf 8f6f 	isb	sy
 800601e:	f3bf 8f4f 	dsb	sy
 8006022:	617b      	str	r3, [r7, #20]
}
 8006024:	bf00      	nop
 8006026:	bf00      	nop
 8006028:	e7fd      	b.n	8006026 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	2b00      	cmp	r3, #0
 800602e:	d06f      	beq.n	8006110 <pvPortMalloc+0x154>
 8006030:	4b45      	ldr	r3, [pc, #276]	@ (8006148 <pvPortMalloc+0x18c>)
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	687a      	ldr	r2, [r7, #4]
 8006036:	429a      	cmp	r2, r3
 8006038:	d86a      	bhi.n	8006110 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800603a:	4b44      	ldr	r3, [pc, #272]	@ (800614c <pvPortMalloc+0x190>)
 800603c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800603e:	4b43      	ldr	r3, [pc, #268]	@ (800614c <pvPortMalloc+0x190>)
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006044:	e004      	b.n	8006050 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8006046:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006048:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800604a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006050:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006052:	685b      	ldr	r3, [r3, #4]
 8006054:	687a      	ldr	r2, [r7, #4]
 8006056:	429a      	cmp	r2, r3
 8006058:	d903      	bls.n	8006062 <pvPortMalloc+0xa6>
 800605a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	2b00      	cmp	r3, #0
 8006060:	d1f1      	bne.n	8006046 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8006062:	4b37      	ldr	r3, [pc, #220]	@ (8006140 <pvPortMalloc+0x184>)
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006068:	429a      	cmp	r2, r3
 800606a:	d051      	beq.n	8006110 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800606c:	6a3b      	ldr	r3, [r7, #32]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	2208      	movs	r2, #8
 8006072:	4413      	add	r3, r2
 8006074:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006076:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006078:	681a      	ldr	r2, [r3, #0]
 800607a:	6a3b      	ldr	r3, [r7, #32]
 800607c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800607e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006080:	685a      	ldr	r2, [r3, #4]
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	1ad2      	subs	r2, r2, r3
 8006086:	2308      	movs	r3, #8
 8006088:	005b      	lsls	r3, r3, #1
 800608a:	429a      	cmp	r2, r3
 800608c:	d920      	bls.n	80060d0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800608e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	4413      	add	r3, r2
 8006094:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006096:	69bb      	ldr	r3, [r7, #24]
 8006098:	f003 0307 	and.w	r3, r3, #7
 800609c:	2b00      	cmp	r3, #0
 800609e:	d00b      	beq.n	80060b8 <pvPortMalloc+0xfc>
	__asm volatile
 80060a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060a4:	f383 8811 	msr	BASEPRI, r3
 80060a8:	f3bf 8f6f 	isb	sy
 80060ac:	f3bf 8f4f 	dsb	sy
 80060b0:	613b      	str	r3, [r7, #16]
}
 80060b2:	bf00      	nop
 80060b4:	bf00      	nop
 80060b6:	e7fd      	b.n	80060b4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80060b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060ba:	685a      	ldr	r2, [r3, #4]
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	1ad2      	subs	r2, r2, r3
 80060c0:	69bb      	ldr	r3, [r7, #24]
 80060c2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80060c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060c6:	687a      	ldr	r2, [r7, #4]
 80060c8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80060ca:	69b8      	ldr	r0, [r7, #24]
 80060cc:	f000 f90a 	bl	80062e4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80060d0:	4b1d      	ldr	r3, [pc, #116]	@ (8006148 <pvPortMalloc+0x18c>)
 80060d2:	681a      	ldr	r2, [r3, #0]
 80060d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060d6:	685b      	ldr	r3, [r3, #4]
 80060d8:	1ad3      	subs	r3, r2, r3
 80060da:	4a1b      	ldr	r2, [pc, #108]	@ (8006148 <pvPortMalloc+0x18c>)
 80060dc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80060de:	4b1a      	ldr	r3, [pc, #104]	@ (8006148 <pvPortMalloc+0x18c>)
 80060e0:	681a      	ldr	r2, [r3, #0]
 80060e2:	4b1b      	ldr	r3, [pc, #108]	@ (8006150 <pvPortMalloc+0x194>)
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	429a      	cmp	r2, r3
 80060e8:	d203      	bcs.n	80060f2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80060ea:	4b17      	ldr	r3, [pc, #92]	@ (8006148 <pvPortMalloc+0x18c>)
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	4a18      	ldr	r2, [pc, #96]	@ (8006150 <pvPortMalloc+0x194>)
 80060f0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80060f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060f4:	685a      	ldr	r2, [r3, #4]
 80060f6:	4b13      	ldr	r3, [pc, #76]	@ (8006144 <pvPortMalloc+0x188>)
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	431a      	orrs	r2, r3
 80060fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060fe:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006100:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006102:	2200      	movs	r2, #0
 8006104:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8006106:	4b13      	ldr	r3, [pc, #76]	@ (8006154 <pvPortMalloc+0x198>)
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	3301      	adds	r3, #1
 800610c:	4a11      	ldr	r2, [pc, #68]	@ (8006154 <pvPortMalloc+0x198>)
 800610e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006110:	f7fe fbdc 	bl	80048cc <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006114:	69fb      	ldr	r3, [r7, #28]
 8006116:	f003 0307 	and.w	r3, r3, #7
 800611a:	2b00      	cmp	r3, #0
 800611c:	d00b      	beq.n	8006136 <pvPortMalloc+0x17a>
	__asm volatile
 800611e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006122:	f383 8811 	msr	BASEPRI, r3
 8006126:	f3bf 8f6f 	isb	sy
 800612a:	f3bf 8f4f 	dsb	sy
 800612e:	60fb      	str	r3, [r7, #12]
}
 8006130:	bf00      	nop
 8006132:	bf00      	nop
 8006134:	e7fd      	b.n	8006132 <pvPortMalloc+0x176>
	return pvReturn;
 8006136:	69fb      	ldr	r3, [r7, #28]
}
 8006138:	4618      	mov	r0, r3
 800613a:	3728      	adds	r7, #40	@ 0x28
 800613c:	46bd      	mov	sp, r7
 800613e:	bd80      	pop	{r7, pc}
 8006140:	20004af0 	.word	0x20004af0
 8006144:	20004b04 	.word	0x20004b04
 8006148:	20004af4 	.word	0x20004af4
 800614c:	20004ae8 	.word	0x20004ae8
 8006150:	20004af8 	.word	0x20004af8
 8006154:	20004afc 	.word	0x20004afc

08006158 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006158:	b580      	push	{r7, lr}
 800615a:	b086      	sub	sp, #24
 800615c:	af00      	add	r7, sp, #0
 800615e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	2b00      	cmp	r3, #0
 8006168:	d04f      	beq.n	800620a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800616a:	2308      	movs	r3, #8
 800616c:	425b      	negs	r3, r3
 800616e:	697a      	ldr	r2, [r7, #20]
 8006170:	4413      	add	r3, r2
 8006172:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006174:	697b      	ldr	r3, [r7, #20]
 8006176:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006178:	693b      	ldr	r3, [r7, #16]
 800617a:	685a      	ldr	r2, [r3, #4]
 800617c:	4b25      	ldr	r3, [pc, #148]	@ (8006214 <vPortFree+0xbc>)
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	4013      	ands	r3, r2
 8006182:	2b00      	cmp	r3, #0
 8006184:	d10b      	bne.n	800619e <vPortFree+0x46>
	__asm volatile
 8006186:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800618a:	f383 8811 	msr	BASEPRI, r3
 800618e:	f3bf 8f6f 	isb	sy
 8006192:	f3bf 8f4f 	dsb	sy
 8006196:	60fb      	str	r3, [r7, #12]
}
 8006198:	bf00      	nop
 800619a:	bf00      	nop
 800619c:	e7fd      	b.n	800619a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800619e:	693b      	ldr	r3, [r7, #16]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d00b      	beq.n	80061be <vPortFree+0x66>
	__asm volatile
 80061a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061aa:	f383 8811 	msr	BASEPRI, r3
 80061ae:	f3bf 8f6f 	isb	sy
 80061b2:	f3bf 8f4f 	dsb	sy
 80061b6:	60bb      	str	r3, [r7, #8]
}
 80061b8:	bf00      	nop
 80061ba:	bf00      	nop
 80061bc:	e7fd      	b.n	80061ba <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80061be:	693b      	ldr	r3, [r7, #16]
 80061c0:	685a      	ldr	r2, [r3, #4]
 80061c2:	4b14      	ldr	r3, [pc, #80]	@ (8006214 <vPortFree+0xbc>)
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	4013      	ands	r3, r2
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d01e      	beq.n	800620a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80061cc:	693b      	ldr	r3, [r7, #16]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d11a      	bne.n	800620a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80061d4:	693b      	ldr	r3, [r7, #16]
 80061d6:	685a      	ldr	r2, [r3, #4]
 80061d8:	4b0e      	ldr	r3, [pc, #56]	@ (8006214 <vPortFree+0xbc>)
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	43db      	mvns	r3, r3
 80061de:	401a      	ands	r2, r3
 80061e0:	693b      	ldr	r3, [r7, #16]
 80061e2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80061e4:	f7fe fb64 	bl	80048b0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80061e8:	693b      	ldr	r3, [r7, #16]
 80061ea:	685a      	ldr	r2, [r3, #4]
 80061ec:	4b0a      	ldr	r3, [pc, #40]	@ (8006218 <vPortFree+0xc0>)
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	4413      	add	r3, r2
 80061f2:	4a09      	ldr	r2, [pc, #36]	@ (8006218 <vPortFree+0xc0>)
 80061f4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80061f6:	6938      	ldr	r0, [r7, #16]
 80061f8:	f000 f874 	bl	80062e4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80061fc:	4b07      	ldr	r3, [pc, #28]	@ (800621c <vPortFree+0xc4>)
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	3301      	adds	r3, #1
 8006202:	4a06      	ldr	r2, [pc, #24]	@ (800621c <vPortFree+0xc4>)
 8006204:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8006206:	f7fe fb61 	bl	80048cc <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800620a:	bf00      	nop
 800620c:	3718      	adds	r7, #24
 800620e:	46bd      	mov	sp, r7
 8006210:	bd80      	pop	{r7, pc}
 8006212:	bf00      	nop
 8006214:	20004b04 	.word	0x20004b04
 8006218:	20004af4 	.word	0x20004af4
 800621c:	20004b00 	.word	0x20004b00

08006220 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006220:	b480      	push	{r7}
 8006222:	b085      	sub	sp, #20
 8006224:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006226:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800622a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800622c:	4b27      	ldr	r3, [pc, #156]	@ (80062cc <prvHeapInit+0xac>)
 800622e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	f003 0307 	and.w	r3, r3, #7
 8006236:	2b00      	cmp	r3, #0
 8006238:	d00c      	beq.n	8006254 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	3307      	adds	r3, #7
 800623e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	f023 0307 	bic.w	r3, r3, #7
 8006246:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006248:	68ba      	ldr	r2, [r7, #8]
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	1ad3      	subs	r3, r2, r3
 800624e:	4a1f      	ldr	r2, [pc, #124]	@ (80062cc <prvHeapInit+0xac>)
 8006250:	4413      	add	r3, r2
 8006252:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006258:	4a1d      	ldr	r2, [pc, #116]	@ (80062d0 <prvHeapInit+0xb0>)
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800625e:	4b1c      	ldr	r3, [pc, #112]	@ (80062d0 <prvHeapInit+0xb0>)
 8006260:	2200      	movs	r2, #0
 8006262:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	68ba      	ldr	r2, [r7, #8]
 8006268:	4413      	add	r3, r2
 800626a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800626c:	2208      	movs	r2, #8
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	1a9b      	subs	r3, r3, r2
 8006272:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	f023 0307 	bic.w	r3, r3, #7
 800627a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	4a15      	ldr	r2, [pc, #84]	@ (80062d4 <prvHeapInit+0xb4>)
 8006280:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006282:	4b14      	ldr	r3, [pc, #80]	@ (80062d4 <prvHeapInit+0xb4>)
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	2200      	movs	r2, #0
 8006288:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800628a:	4b12      	ldr	r3, [pc, #72]	@ (80062d4 <prvHeapInit+0xb4>)
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	2200      	movs	r2, #0
 8006290:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006296:	683b      	ldr	r3, [r7, #0]
 8006298:	68fa      	ldr	r2, [r7, #12]
 800629a:	1ad2      	subs	r2, r2, r3
 800629c:	683b      	ldr	r3, [r7, #0]
 800629e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80062a0:	4b0c      	ldr	r3, [pc, #48]	@ (80062d4 <prvHeapInit+0xb4>)
 80062a2:	681a      	ldr	r2, [r3, #0]
 80062a4:	683b      	ldr	r3, [r7, #0]
 80062a6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80062a8:	683b      	ldr	r3, [r7, #0]
 80062aa:	685b      	ldr	r3, [r3, #4]
 80062ac:	4a0a      	ldr	r2, [pc, #40]	@ (80062d8 <prvHeapInit+0xb8>)
 80062ae:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80062b0:	683b      	ldr	r3, [r7, #0]
 80062b2:	685b      	ldr	r3, [r3, #4]
 80062b4:	4a09      	ldr	r2, [pc, #36]	@ (80062dc <prvHeapInit+0xbc>)
 80062b6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80062b8:	4b09      	ldr	r3, [pc, #36]	@ (80062e0 <prvHeapInit+0xc0>)
 80062ba:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80062be:	601a      	str	r2, [r3, #0]
}
 80062c0:	bf00      	nop
 80062c2:	3714      	adds	r7, #20
 80062c4:	46bd      	mov	sp, r7
 80062c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ca:	4770      	bx	lr
 80062cc:	20000ee8 	.word	0x20000ee8
 80062d0:	20004ae8 	.word	0x20004ae8
 80062d4:	20004af0 	.word	0x20004af0
 80062d8:	20004af8 	.word	0x20004af8
 80062dc:	20004af4 	.word	0x20004af4
 80062e0:	20004b04 	.word	0x20004b04

080062e4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80062e4:	b480      	push	{r7}
 80062e6:	b085      	sub	sp, #20
 80062e8:	af00      	add	r7, sp, #0
 80062ea:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80062ec:	4b28      	ldr	r3, [pc, #160]	@ (8006390 <prvInsertBlockIntoFreeList+0xac>)
 80062ee:	60fb      	str	r3, [r7, #12]
 80062f0:	e002      	b.n	80062f8 <prvInsertBlockIntoFreeList+0x14>
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	60fb      	str	r3, [r7, #12]
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	687a      	ldr	r2, [r7, #4]
 80062fe:	429a      	cmp	r2, r3
 8006300:	d8f7      	bhi.n	80062f2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	685b      	ldr	r3, [r3, #4]
 800630a:	68ba      	ldr	r2, [r7, #8]
 800630c:	4413      	add	r3, r2
 800630e:	687a      	ldr	r2, [r7, #4]
 8006310:	429a      	cmp	r2, r3
 8006312:	d108      	bne.n	8006326 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	685a      	ldr	r2, [r3, #4]
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	685b      	ldr	r3, [r3, #4]
 800631c:	441a      	add	r2, r3
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	685b      	ldr	r3, [r3, #4]
 800632e:	68ba      	ldr	r2, [r7, #8]
 8006330:	441a      	add	r2, r3
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	429a      	cmp	r2, r3
 8006338:	d118      	bne.n	800636c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	681a      	ldr	r2, [r3, #0]
 800633e:	4b15      	ldr	r3, [pc, #84]	@ (8006394 <prvInsertBlockIntoFreeList+0xb0>)
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	429a      	cmp	r2, r3
 8006344:	d00d      	beq.n	8006362 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	685a      	ldr	r2, [r3, #4]
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	685b      	ldr	r3, [r3, #4]
 8006350:	441a      	add	r2, r3
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	681a      	ldr	r2, [r3, #0]
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	601a      	str	r2, [r3, #0]
 8006360:	e008      	b.n	8006374 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006362:	4b0c      	ldr	r3, [pc, #48]	@ (8006394 <prvInsertBlockIntoFreeList+0xb0>)
 8006364:	681a      	ldr	r2, [r3, #0]
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	601a      	str	r2, [r3, #0]
 800636a:	e003      	b.n	8006374 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	681a      	ldr	r2, [r3, #0]
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006374:	68fa      	ldr	r2, [r7, #12]
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	429a      	cmp	r2, r3
 800637a:	d002      	beq.n	8006382 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	687a      	ldr	r2, [r7, #4]
 8006380:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006382:	bf00      	nop
 8006384:	3714      	adds	r7, #20
 8006386:	46bd      	mov	sp, r7
 8006388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800638c:	4770      	bx	lr
 800638e:	bf00      	nop
 8006390:	20004ae8 	.word	0x20004ae8
 8006394:	20004af0 	.word	0x20004af0

08006398 <sniprintf>:
 8006398:	b40c      	push	{r2, r3}
 800639a:	b530      	push	{r4, r5, lr}
 800639c:	4b17      	ldr	r3, [pc, #92]	@ (80063fc <sniprintf+0x64>)
 800639e:	1e0c      	subs	r4, r1, #0
 80063a0:	681d      	ldr	r5, [r3, #0]
 80063a2:	b09d      	sub	sp, #116	@ 0x74
 80063a4:	da08      	bge.n	80063b8 <sniprintf+0x20>
 80063a6:	238b      	movs	r3, #139	@ 0x8b
 80063a8:	602b      	str	r3, [r5, #0]
 80063aa:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80063ae:	b01d      	add	sp, #116	@ 0x74
 80063b0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80063b4:	b002      	add	sp, #8
 80063b6:	4770      	bx	lr
 80063b8:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80063bc:	f8ad 3014 	strh.w	r3, [sp, #20]
 80063c0:	bf14      	ite	ne
 80063c2:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 80063c6:	4623      	moveq	r3, r4
 80063c8:	9304      	str	r3, [sp, #16]
 80063ca:	9307      	str	r3, [sp, #28]
 80063cc:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80063d0:	9002      	str	r0, [sp, #8]
 80063d2:	9006      	str	r0, [sp, #24]
 80063d4:	f8ad 3016 	strh.w	r3, [sp, #22]
 80063d8:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80063da:	ab21      	add	r3, sp, #132	@ 0x84
 80063dc:	a902      	add	r1, sp, #8
 80063de:	4628      	mov	r0, r5
 80063e0:	9301      	str	r3, [sp, #4]
 80063e2:	f000 f9f9 	bl	80067d8 <_svfiprintf_r>
 80063e6:	1c43      	adds	r3, r0, #1
 80063e8:	bfbc      	itt	lt
 80063ea:	238b      	movlt	r3, #139	@ 0x8b
 80063ec:	602b      	strlt	r3, [r5, #0]
 80063ee:	2c00      	cmp	r4, #0
 80063f0:	d0dd      	beq.n	80063ae <sniprintf+0x16>
 80063f2:	9b02      	ldr	r3, [sp, #8]
 80063f4:	2200      	movs	r2, #0
 80063f6:	701a      	strb	r2, [r3, #0]
 80063f8:	e7d9      	b.n	80063ae <sniprintf+0x16>
 80063fa:	bf00      	nop
 80063fc:	20000010 	.word	0x20000010

08006400 <memset>:
 8006400:	4402      	add	r2, r0
 8006402:	4603      	mov	r3, r0
 8006404:	4293      	cmp	r3, r2
 8006406:	d100      	bne.n	800640a <memset+0xa>
 8006408:	4770      	bx	lr
 800640a:	f803 1b01 	strb.w	r1, [r3], #1
 800640e:	e7f9      	b.n	8006404 <memset+0x4>

08006410 <_reclaim_reent>:
 8006410:	4b29      	ldr	r3, [pc, #164]	@ (80064b8 <_reclaim_reent+0xa8>)
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	4283      	cmp	r3, r0
 8006416:	b570      	push	{r4, r5, r6, lr}
 8006418:	4604      	mov	r4, r0
 800641a:	d04b      	beq.n	80064b4 <_reclaim_reent+0xa4>
 800641c:	69c3      	ldr	r3, [r0, #28]
 800641e:	b1ab      	cbz	r3, 800644c <_reclaim_reent+0x3c>
 8006420:	68db      	ldr	r3, [r3, #12]
 8006422:	b16b      	cbz	r3, 8006440 <_reclaim_reent+0x30>
 8006424:	2500      	movs	r5, #0
 8006426:	69e3      	ldr	r3, [r4, #28]
 8006428:	68db      	ldr	r3, [r3, #12]
 800642a:	5959      	ldr	r1, [r3, r5]
 800642c:	2900      	cmp	r1, #0
 800642e:	d13b      	bne.n	80064a8 <_reclaim_reent+0x98>
 8006430:	3504      	adds	r5, #4
 8006432:	2d80      	cmp	r5, #128	@ 0x80
 8006434:	d1f7      	bne.n	8006426 <_reclaim_reent+0x16>
 8006436:	69e3      	ldr	r3, [r4, #28]
 8006438:	4620      	mov	r0, r4
 800643a:	68d9      	ldr	r1, [r3, #12]
 800643c:	f000 f878 	bl	8006530 <_free_r>
 8006440:	69e3      	ldr	r3, [r4, #28]
 8006442:	6819      	ldr	r1, [r3, #0]
 8006444:	b111      	cbz	r1, 800644c <_reclaim_reent+0x3c>
 8006446:	4620      	mov	r0, r4
 8006448:	f000 f872 	bl	8006530 <_free_r>
 800644c:	6961      	ldr	r1, [r4, #20]
 800644e:	b111      	cbz	r1, 8006456 <_reclaim_reent+0x46>
 8006450:	4620      	mov	r0, r4
 8006452:	f000 f86d 	bl	8006530 <_free_r>
 8006456:	69e1      	ldr	r1, [r4, #28]
 8006458:	b111      	cbz	r1, 8006460 <_reclaim_reent+0x50>
 800645a:	4620      	mov	r0, r4
 800645c:	f000 f868 	bl	8006530 <_free_r>
 8006460:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8006462:	b111      	cbz	r1, 800646a <_reclaim_reent+0x5a>
 8006464:	4620      	mov	r0, r4
 8006466:	f000 f863 	bl	8006530 <_free_r>
 800646a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800646c:	b111      	cbz	r1, 8006474 <_reclaim_reent+0x64>
 800646e:	4620      	mov	r0, r4
 8006470:	f000 f85e 	bl	8006530 <_free_r>
 8006474:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8006476:	b111      	cbz	r1, 800647e <_reclaim_reent+0x6e>
 8006478:	4620      	mov	r0, r4
 800647a:	f000 f859 	bl	8006530 <_free_r>
 800647e:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8006480:	b111      	cbz	r1, 8006488 <_reclaim_reent+0x78>
 8006482:	4620      	mov	r0, r4
 8006484:	f000 f854 	bl	8006530 <_free_r>
 8006488:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800648a:	b111      	cbz	r1, 8006492 <_reclaim_reent+0x82>
 800648c:	4620      	mov	r0, r4
 800648e:	f000 f84f 	bl	8006530 <_free_r>
 8006492:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8006494:	b111      	cbz	r1, 800649c <_reclaim_reent+0x8c>
 8006496:	4620      	mov	r0, r4
 8006498:	f000 f84a 	bl	8006530 <_free_r>
 800649c:	6a23      	ldr	r3, [r4, #32]
 800649e:	b14b      	cbz	r3, 80064b4 <_reclaim_reent+0xa4>
 80064a0:	4620      	mov	r0, r4
 80064a2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80064a6:	4718      	bx	r3
 80064a8:	680e      	ldr	r6, [r1, #0]
 80064aa:	4620      	mov	r0, r4
 80064ac:	f000 f840 	bl	8006530 <_free_r>
 80064b0:	4631      	mov	r1, r6
 80064b2:	e7bb      	b.n	800642c <_reclaim_reent+0x1c>
 80064b4:	bd70      	pop	{r4, r5, r6, pc}
 80064b6:	bf00      	nop
 80064b8:	20000010 	.word	0x20000010

080064bc <__errno>:
 80064bc:	4b01      	ldr	r3, [pc, #4]	@ (80064c4 <__errno+0x8>)
 80064be:	6818      	ldr	r0, [r3, #0]
 80064c0:	4770      	bx	lr
 80064c2:	bf00      	nop
 80064c4:	20000010 	.word	0x20000010

080064c8 <__libc_init_array>:
 80064c8:	b570      	push	{r4, r5, r6, lr}
 80064ca:	4d0d      	ldr	r5, [pc, #52]	@ (8006500 <__libc_init_array+0x38>)
 80064cc:	4c0d      	ldr	r4, [pc, #52]	@ (8006504 <__libc_init_array+0x3c>)
 80064ce:	1b64      	subs	r4, r4, r5
 80064d0:	10a4      	asrs	r4, r4, #2
 80064d2:	2600      	movs	r6, #0
 80064d4:	42a6      	cmp	r6, r4
 80064d6:	d109      	bne.n	80064ec <__libc_init_array+0x24>
 80064d8:	4d0b      	ldr	r5, [pc, #44]	@ (8006508 <__libc_init_array+0x40>)
 80064da:	4c0c      	ldr	r4, [pc, #48]	@ (800650c <__libc_init_array+0x44>)
 80064dc:	f000 fc66 	bl	8006dac <_init>
 80064e0:	1b64      	subs	r4, r4, r5
 80064e2:	10a4      	asrs	r4, r4, #2
 80064e4:	2600      	movs	r6, #0
 80064e6:	42a6      	cmp	r6, r4
 80064e8:	d105      	bne.n	80064f6 <__libc_init_array+0x2e>
 80064ea:	bd70      	pop	{r4, r5, r6, pc}
 80064ec:	f855 3b04 	ldr.w	r3, [r5], #4
 80064f0:	4798      	blx	r3
 80064f2:	3601      	adds	r6, #1
 80064f4:	e7ee      	b.n	80064d4 <__libc_init_array+0xc>
 80064f6:	f855 3b04 	ldr.w	r3, [r5], #4
 80064fa:	4798      	blx	r3
 80064fc:	3601      	adds	r6, #1
 80064fe:	e7f2      	b.n	80064e6 <__libc_init_array+0x1e>
 8006500:	08006ffc 	.word	0x08006ffc
 8006504:	08006ffc 	.word	0x08006ffc
 8006508:	08006ffc 	.word	0x08006ffc
 800650c:	08007000 	.word	0x08007000

08006510 <__retarget_lock_acquire_recursive>:
 8006510:	4770      	bx	lr

08006512 <__retarget_lock_release_recursive>:
 8006512:	4770      	bx	lr

08006514 <memcpy>:
 8006514:	440a      	add	r2, r1
 8006516:	4291      	cmp	r1, r2
 8006518:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800651c:	d100      	bne.n	8006520 <memcpy+0xc>
 800651e:	4770      	bx	lr
 8006520:	b510      	push	{r4, lr}
 8006522:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006526:	f803 4f01 	strb.w	r4, [r3, #1]!
 800652a:	4291      	cmp	r1, r2
 800652c:	d1f9      	bne.n	8006522 <memcpy+0xe>
 800652e:	bd10      	pop	{r4, pc}

08006530 <_free_r>:
 8006530:	b538      	push	{r3, r4, r5, lr}
 8006532:	4605      	mov	r5, r0
 8006534:	2900      	cmp	r1, #0
 8006536:	d041      	beq.n	80065bc <_free_r+0x8c>
 8006538:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800653c:	1f0c      	subs	r4, r1, #4
 800653e:	2b00      	cmp	r3, #0
 8006540:	bfb8      	it	lt
 8006542:	18e4      	addlt	r4, r4, r3
 8006544:	f000 f8e0 	bl	8006708 <__malloc_lock>
 8006548:	4a1d      	ldr	r2, [pc, #116]	@ (80065c0 <_free_r+0x90>)
 800654a:	6813      	ldr	r3, [r2, #0]
 800654c:	b933      	cbnz	r3, 800655c <_free_r+0x2c>
 800654e:	6063      	str	r3, [r4, #4]
 8006550:	6014      	str	r4, [r2, #0]
 8006552:	4628      	mov	r0, r5
 8006554:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006558:	f000 b8dc 	b.w	8006714 <__malloc_unlock>
 800655c:	42a3      	cmp	r3, r4
 800655e:	d908      	bls.n	8006572 <_free_r+0x42>
 8006560:	6820      	ldr	r0, [r4, #0]
 8006562:	1821      	adds	r1, r4, r0
 8006564:	428b      	cmp	r3, r1
 8006566:	bf01      	itttt	eq
 8006568:	6819      	ldreq	r1, [r3, #0]
 800656a:	685b      	ldreq	r3, [r3, #4]
 800656c:	1809      	addeq	r1, r1, r0
 800656e:	6021      	streq	r1, [r4, #0]
 8006570:	e7ed      	b.n	800654e <_free_r+0x1e>
 8006572:	461a      	mov	r2, r3
 8006574:	685b      	ldr	r3, [r3, #4]
 8006576:	b10b      	cbz	r3, 800657c <_free_r+0x4c>
 8006578:	42a3      	cmp	r3, r4
 800657a:	d9fa      	bls.n	8006572 <_free_r+0x42>
 800657c:	6811      	ldr	r1, [r2, #0]
 800657e:	1850      	adds	r0, r2, r1
 8006580:	42a0      	cmp	r0, r4
 8006582:	d10b      	bne.n	800659c <_free_r+0x6c>
 8006584:	6820      	ldr	r0, [r4, #0]
 8006586:	4401      	add	r1, r0
 8006588:	1850      	adds	r0, r2, r1
 800658a:	4283      	cmp	r3, r0
 800658c:	6011      	str	r1, [r2, #0]
 800658e:	d1e0      	bne.n	8006552 <_free_r+0x22>
 8006590:	6818      	ldr	r0, [r3, #0]
 8006592:	685b      	ldr	r3, [r3, #4]
 8006594:	6053      	str	r3, [r2, #4]
 8006596:	4408      	add	r0, r1
 8006598:	6010      	str	r0, [r2, #0]
 800659a:	e7da      	b.n	8006552 <_free_r+0x22>
 800659c:	d902      	bls.n	80065a4 <_free_r+0x74>
 800659e:	230c      	movs	r3, #12
 80065a0:	602b      	str	r3, [r5, #0]
 80065a2:	e7d6      	b.n	8006552 <_free_r+0x22>
 80065a4:	6820      	ldr	r0, [r4, #0]
 80065a6:	1821      	adds	r1, r4, r0
 80065a8:	428b      	cmp	r3, r1
 80065aa:	bf04      	itt	eq
 80065ac:	6819      	ldreq	r1, [r3, #0]
 80065ae:	685b      	ldreq	r3, [r3, #4]
 80065b0:	6063      	str	r3, [r4, #4]
 80065b2:	bf04      	itt	eq
 80065b4:	1809      	addeq	r1, r1, r0
 80065b6:	6021      	streq	r1, [r4, #0]
 80065b8:	6054      	str	r4, [r2, #4]
 80065ba:	e7ca      	b.n	8006552 <_free_r+0x22>
 80065bc:	bd38      	pop	{r3, r4, r5, pc}
 80065be:	bf00      	nop
 80065c0:	20004c4c 	.word	0x20004c4c

080065c4 <sbrk_aligned>:
 80065c4:	b570      	push	{r4, r5, r6, lr}
 80065c6:	4e0f      	ldr	r6, [pc, #60]	@ (8006604 <sbrk_aligned+0x40>)
 80065c8:	460c      	mov	r4, r1
 80065ca:	6831      	ldr	r1, [r6, #0]
 80065cc:	4605      	mov	r5, r0
 80065ce:	b911      	cbnz	r1, 80065d6 <sbrk_aligned+0x12>
 80065d0:	f000 fba6 	bl	8006d20 <_sbrk_r>
 80065d4:	6030      	str	r0, [r6, #0]
 80065d6:	4621      	mov	r1, r4
 80065d8:	4628      	mov	r0, r5
 80065da:	f000 fba1 	bl	8006d20 <_sbrk_r>
 80065de:	1c43      	adds	r3, r0, #1
 80065e0:	d103      	bne.n	80065ea <sbrk_aligned+0x26>
 80065e2:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80065e6:	4620      	mov	r0, r4
 80065e8:	bd70      	pop	{r4, r5, r6, pc}
 80065ea:	1cc4      	adds	r4, r0, #3
 80065ec:	f024 0403 	bic.w	r4, r4, #3
 80065f0:	42a0      	cmp	r0, r4
 80065f2:	d0f8      	beq.n	80065e6 <sbrk_aligned+0x22>
 80065f4:	1a21      	subs	r1, r4, r0
 80065f6:	4628      	mov	r0, r5
 80065f8:	f000 fb92 	bl	8006d20 <_sbrk_r>
 80065fc:	3001      	adds	r0, #1
 80065fe:	d1f2      	bne.n	80065e6 <sbrk_aligned+0x22>
 8006600:	e7ef      	b.n	80065e2 <sbrk_aligned+0x1e>
 8006602:	bf00      	nop
 8006604:	20004c48 	.word	0x20004c48

08006608 <_malloc_r>:
 8006608:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800660c:	1ccd      	adds	r5, r1, #3
 800660e:	f025 0503 	bic.w	r5, r5, #3
 8006612:	3508      	adds	r5, #8
 8006614:	2d0c      	cmp	r5, #12
 8006616:	bf38      	it	cc
 8006618:	250c      	movcc	r5, #12
 800661a:	2d00      	cmp	r5, #0
 800661c:	4606      	mov	r6, r0
 800661e:	db01      	blt.n	8006624 <_malloc_r+0x1c>
 8006620:	42a9      	cmp	r1, r5
 8006622:	d904      	bls.n	800662e <_malloc_r+0x26>
 8006624:	230c      	movs	r3, #12
 8006626:	6033      	str	r3, [r6, #0]
 8006628:	2000      	movs	r0, #0
 800662a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800662e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006704 <_malloc_r+0xfc>
 8006632:	f000 f869 	bl	8006708 <__malloc_lock>
 8006636:	f8d8 3000 	ldr.w	r3, [r8]
 800663a:	461c      	mov	r4, r3
 800663c:	bb44      	cbnz	r4, 8006690 <_malloc_r+0x88>
 800663e:	4629      	mov	r1, r5
 8006640:	4630      	mov	r0, r6
 8006642:	f7ff ffbf 	bl	80065c4 <sbrk_aligned>
 8006646:	1c43      	adds	r3, r0, #1
 8006648:	4604      	mov	r4, r0
 800664a:	d158      	bne.n	80066fe <_malloc_r+0xf6>
 800664c:	f8d8 4000 	ldr.w	r4, [r8]
 8006650:	4627      	mov	r7, r4
 8006652:	2f00      	cmp	r7, #0
 8006654:	d143      	bne.n	80066de <_malloc_r+0xd6>
 8006656:	2c00      	cmp	r4, #0
 8006658:	d04b      	beq.n	80066f2 <_malloc_r+0xea>
 800665a:	6823      	ldr	r3, [r4, #0]
 800665c:	4639      	mov	r1, r7
 800665e:	4630      	mov	r0, r6
 8006660:	eb04 0903 	add.w	r9, r4, r3
 8006664:	f000 fb5c 	bl	8006d20 <_sbrk_r>
 8006668:	4581      	cmp	r9, r0
 800666a:	d142      	bne.n	80066f2 <_malloc_r+0xea>
 800666c:	6821      	ldr	r1, [r4, #0]
 800666e:	1a6d      	subs	r5, r5, r1
 8006670:	4629      	mov	r1, r5
 8006672:	4630      	mov	r0, r6
 8006674:	f7ff ffa6 	bl	80065c4 <sbrk_aligned>
 8006678:	3001      	adds	r0, #1
 800667a:	d03a      	beq.n	80066f2 <_malloc_r+0xea>
 800667c:	6823      	ldr	r3, [r4, #0]
 800667e:	442b      	add	r3, r5
 8006680:	6023      	str	r3, [r4, #0]
 8006682:	f8d8 3000 	ldr.w	r3, [r8]
 8006686:	685a      	ldr	r2, [r3, #4]
 8006688:	bb62      	cbnz	r2, 80066e4 <_malloc_r+0xdc>
 800668a:	f8c8 7000 	str.w	r7, [r8]
 800668e:	e00f      	b.n	80066b0 <_malloc_r+0xa8>
 8006690:	6822      	ldr	r2, [r4, #0]
 8006692:	1b52      	subs	r2, r2, r5
 8006694:	d420      	bmi.n	80066d8 <_malloc_r+0xd0>
 8006696:	2a0b      	cmp	r2, #11
 8006698:	d917      	bls.n	80066ca <_malloc_r+0xc2>
 800669a:	1961      	adds	r1, r4, r5
 800669c:	42a3      	cmp	r3, r4
 800669e:	6025      	str	r5, [r4, #0]
 80066a0:	bf18      	it	ne
 80066a2:	6059      	strne	r1, [r3, #4]
 80066a4:	6863      	ldr	r3, [r4, #4]
 80066a6:	bf08      	it	eq
 80066a8:	f8c8 1000 	streq.w	r1, [r8]
 80066ac:	5162      	str	r2, [r4, r5]
 80066ae:	604b      	str	r3, [r1, #4]
 80066b0:	4630      	mov	r0, r6
 80066b2:	f000 f82f 	bl	8006714 <__malloc_unlock>
 80066b6:	f104 000b 	add.w	r0, r4, #11
 80066ba:	1d23      	adds	r3, r4, #4
 80066bc:	f020 0007 	bic.w	r0, r0, #7
 80066c0:	1ac2      	subs	r2, r0, r3
 80066c2:	bf1c      	itt	ne
 80066c4:	1a1b      	subne	r3, r3, r0
 80066c6:	50a3      	strne	r3, [r4, r2]
 80066c8:	e7af      	b.n	800662a <_malloc_r+0x22>
 80066ca:	6862      	ldr	r2, [r4, #4]
 80066cc:	42a3      	cmp	r3, r4
 80066ce:	bf0c      	ite	eq
 80066d0:	f8c8 2000 	streq.w	r2, [r8]
 80066d4:	605a      	strne	r2, [r3, #4]
 80066d6:	e7eb      	b.n	80066b0 <_malloc_r+0xa8>
 80066d8:	4623      	mov	r3, r4
 80066da:	6864      	ldr	r4, [r4, #4]
 80066dc:	e7ae      	b.n	800663c <_malloc_r+0x34>
 80066de:	463c      	mov	r4, r7
 80066e0:	687f      	ldr	r7, [r7, #4]
 80066e2:	e7b6      	b.n	8006652 <_malloc_r+0x4a>
 80066e4:	461a      	mov	r2, r3
 80066e6:	685b      	ldr	r3, [r3, #4]
 80066e8:	42a3      	cmp	r3, r4
 80066ea:	d1fb      	bne.n	80066e4 <_malloc_r+0xdc>
 80066ec:	2300      	movs	r3, #0
 80066ee:	6053      	str	r3, [r2, #4]
 80066f0:	e7de      	b.n	80066b0 <_malloc_r+0xa8>
 80066f2:	230c      	movs	r3, #12
 80066f4:	6033      	str	r3, [r6, #0]
 80066f6:	4630      	mov	r0, r6
 80066f8:	f000 f80c 	bl	8006714 <__malloc_unlock>
 80066fc:	e794      	b.n	8006628 <_malloc_r+0x20>
 80066fe:	6005      	str	r5, [r0, #0]
 8006700:	e7d6      	b.n	80066b0 <_malloc_r+0xa8>
 8006702:	bf00      	nop
 8006704:	20004c4c 	.word	0x20004c4c

08006708 <__malloc_lock>:
 8006708:	4801      	ldr	r0, [pc, #4]	@ (8006710 <__malloc_lock+0x8>)
 800670a:	f7ff bf01 	b.w	8006510 <__retarget_lock_acquire_recursive>
 800670e:	bf00      	nop
 8006710:	20004c44 	.word	0x20004c44

08006714 <__malloc_unlock>:
 8006714:	4801      	ldr	r0, [pc, #4]	@ (800671c <__malloc_unlock+0x8>)
 8006716:	f7ff befc 	b.w	8006512 <__retarget_lock_release_recursive>
 800671a:	bf00      	nop
 800671c:	20004c44 	.word	0x20004c44

08006720 <__ssputs_r>:
 8006720:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006724:	688e      	ldr	r6, [r1, #8]
 8006726:	461f      	mov	r7, r3
 8006728:	42be      	cmp	r6, r7
 800672a:	680b      	ldr	r3, [r1, #0]
 800672c:	4682      	mov	sl, r0
 800672e:	460c      	mov	r4, r1
 8006730:	4690      	mov	r8, r2
 8006732:	d82d      	bhi.n	8006790 <__ssputs_r+0x70>
 8006734:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006738:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800673c:	d026      	beq.n	800678c <__ssputs_r+0x6c>
 800673e:	6965      	ldr	r5, [r4, #20]
 8006740:	6909      	ldr	r1, [r1, #16]
 8006742:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006746:	eba3 0901 	sub.w	r9, r3, r1
 800674a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800674e:	1c7b      	adds	r3, r7, #1
 8006750:	444b      	add	r3, r9
 8006752:	106d      	asrs	r5, r5, #1
 8006754:	429d      	cmp	r5, r3
 8006756:	bf38      	it	cc
 8006758:	461d      	movcc	r5, r3
 800675a:	0553      	lsls	r3, r2, #21
 800675c:	d527      	bpl.n	80067ae <__ssputs_r+0x8e>
 800675e:	4629      	mov	r1, r5
 8006760:	f7ff ff52 	bl	8006608 <_malloc_r>
 8006764:	4606      	mov	r6, r0
 8006766:	b360      	cbz	r0, 80067c2 <__ssputs_r+0xa2>
 8006768:	6921      	ldr	r1, [r4, #16]
 800676a:	464a      	mov	r2, r9
 800676c:	f7ff fed2 	bl	8006514 <memcpy>
 8006770:	89a3      	ldrh	r3, [r4, #12]
 8006772:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8006776:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800677a:	81a3      	strh	r3, [r4, #12]
 800677c:	6126      	str	r6, [r4, #16]
 800677e:	6165      	str	r5, [r4, #20]
 8006780:	444e      	add	r6, r9
 8006782:	eba5 0509 	sub.w	r5, r5, r9
 8006786:	6026      	str	r6, [r4, #0]
 8006788:	60a5      	str	r5, [r4, #8]
 800678a:	463e      	mov	r6, r7
 800678c:	42be      	cmp	r6, r7
 800678e:	d900      	bls.n	8006792 <__ssputs_r+0x72>
 8006790:	463e      	mov	r6, r7
 8006792:	6820      	ldr	r0, [r4, #0]
 8006794:	4632      	mov	r2, r6
 8006796:	4641      	mov	r1, r8
 8006798:	f000 faa8 	bl	8006cec <memmove>
 800679c:	68a3      	ldr	r3, [r4, #8]
 800679e:	1b9b      	subs	r3, r3, r6
 80067a0:	60a3      	str	r3, [r4, #8]
 80067a2:	6823      	ldr	r3, [r4, #0]
 80067a4:	4433      	add	r3, r6
 80067a6:	6023      	str	r3, [r4, #0]
 80067a8:	2000      	movs	r0, #0
 80067aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80067ae:	462a      	mov	r2, r5
 80067b0:	f000 fac6 	bl	8006d40 <_realloc_r>
 80067b4:	4606      	mov	r6, r0
 80067b6:	2800      	cmp	r0, #0
 80067b8:	d1e0      	bne.n	800677c <__ssputs_r+0x5c>
 80067ba:	6921      	ldr	r1, [r4, #16]
 80067bc:	4650      	mov	r0, sl
 80067be:	f7ff feb7 	bl	8006530 <_free_r>
 80067c2:	230c      	movs	r3, #12
 80067c4:	f8ca 3000 	str.w	r3, [sl]
 80067c8:	89a3      	ldrh	r3, [r4, #12]
 80067ca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80067ce:	81a3      	strh	r3, [r4, #12]
 80067d0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80067d4:	e7e9      	b.n	80067aa <__ssputs_r+0x8a>
	...

080067d8 <_svfiprintf_r>:
 80067d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80067dc:	4698      	mov	r8, r3
 80067de:	898b      	ldrh	r3, [r1, #12]
 80067e0:	061b      	lsls	r3, r3, #24
 80067e2:	b09d      	sub	sp, #116	@ 0x74
 80067e4:	4607      	mov	r7, r0
 80067e6:	460d      	mov	r5, r1
 80067e8:	4614      	mov	r4, r2
 80067ea:	d510      	bpl.n	800680e <_svfiprintf_r+0x36>
 80067ec:	690b      	ldr	r3, [r1, #16]
 80067ee:	b973      	cbnz	r3, 800680e <_svfiprintf_r+0x36>
 80067f0:	2140      	movs	r1, #64	@ 0x40
 80067f2:	f7ff ff09 	bl	8006608 <_malloc_r>
 80067f6:	6028      	str	r0, [r5, #0]
 80067f8:	6128      	str	r0, [r5, #16]
 80067fa:	b930      	cbnz	r0, 800680a <_svfiprintf_r+0x32>
 80067fc:	230c      	movs	r3, #12
 80067fe:	603b      	str	r3, [r7, #0]
 8006800:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006804:	b01d      	add	sp, #116	@ 0x74
 8006806:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800680a:	2340      	movs	r3, #64	@ 0x40
 800680c:	616b      	str	r3, [r5, #20]
 800680e:	2300      	movs	r3, #0
 8006810:	9309      	str	r3, [sp, #36]	@ 0x24
 8006812:	2320      	movs	r3, #32
 8006814:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006818:	f8cd 800c 	str.w	r8, [sp, #12]
 800681c:	2330      	movs	r3, #48	@ 0x30
 800681e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80069bc <_svfiprintf_r+0x1e4>
 8006822:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006826:	f04f 0901 	mov.w	r9, #1
 800682a:	4623      	mov	r3, r4
 800682c:	469a      	mov	sl, r3
 800682e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006832:	b10a      	cbz	r2, 8006838 <_svfiprintf_r+0x60>
 8006834:	2a25      	cmp	r2, #37	@ 0x25
 8006836:	d1f9      	bne.n	800682c <_svfiprintf_r+0x54>
 8006838:	ebba 0b04 	subs.w	fp, sl, r4
 800683c:	d00b      	beq.n	8006856 <_svfiprintf_r+0x7e>
 800683e:	465b      	mov	r3, fp
 8006840:	4622      	mov	r2, r4
 8006842:	4629      	mov	r1, r5
 8006844:	4638      	mov	r0, r7
 8006846:	f7ff ff6b 	bl	8006720 <__ssputs_r>
 800684a:	3001      	adds	r0, #1
 800684c:	f000 80a7 	beq.w	800699e <_svfiprintf_r+0x1c6>
 8006850:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006852:	445a      	add	r2, fp
 8006854:	9209      	str	r2, [sp, #36]	@ 0x24
 8006856:	f89a 3000 	ldrb.w	r3, [sl]
 800685a:	2b00      	cmp	r3, #0
 800685c:	f000 809f 	beq.w	800699e <_svfiprintf_r+0x1c6>
 8006860:	2300      	movs	r3, #0
 8006862:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006866:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800686a:	f10a 0a01 	add.w	sl, sl, #1
 800686e:	9304      	str	r3, [sp, #16]
 8006870:	9307      	str	r3, [sp, #28]
 8006872:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006876:	931a      	str	r3, [sp, #104]	@ 0x68
 8006878:	4654      	mov	r4, sl
 800687a:	2205      	movs	r2, #5
 800687c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006880:	484e      	ldr	r0, [pc, #312]	@ (80069bc <_svfiprintf_r+0x1e4>)
 8006882:	f7f9 fccd 	bl	8000220 <memchr>
 8006886:	9a04      	ldr	r2, [sp, #16]
 8006888:	b9d8      	cbnz	r0, 80068c2 <_svfiprintf_r+0xea>
 800688a:	06d0      	lsls	r0, r2, #27
 800688c:	bf44      	itt	mi
 800688e:	2320      	movmi	r3, #32
 8006890:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006894:	0711      	lsls	r1, r2, #28
 8006896:	bf44      	itt	mi
 8006898:	232b      	movmi	r3, #43	@ 0x2b
 800689a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800689e:	f89a 3000 	ldrb.w	r3, [sl]
 80068a2:	2b2a      	cmp	r3, #42	@ 0x2a
 80068a4:	d015      	beq.n	80068d2 <_svfiprintf_r+0xfa>
 80068a6:	9a07      	ldr	r2, [sp, #28]
 80068a8:	4654      	mov	r4, sl
 80068aa:	2000      	movs	r0, #0
 80068ac:	f04f 0c0a 	mov.w	ip, #10
 80068b0:	4621      	mov	r1, r4
 80068b2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80068b6:	3b30      	subs	r3, #48	@ 0x30
 80068b8:	2b09      	cmp	r3, #9
 80068ba:	d94b      	bls.n	8006954 <_svfiprintf_r+0x17c>
 80068bc:	b1b0      	cbz	r0, 80068ec <_svfiprintf_r+0x114>
 80068be:	9207      	str	r2, [sp, #28]
 80068c0:	e014      	b.n	80068ec <_svfiprintf_r+0x114>
 80068c2:	eba0 0308 	sub.w	r3, r0, r8
 80068c6:	fa09 f303 	lsl.w	r3, r9, r3
 80068ca:	4313      	orrs	r3, r2
 80068cc:	9304      	str	r3, [sp, #16]
 80068ce:	46a2      	mov	sl, r4
 80068d0:	e7d2      	b.n	8006878 <_svfiprintf_r+0xa0>
 80068d2:	9b03      	ldr	r3, [sp, #12]
 80068d4:	1d19      	adds	r1, r3, #4
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	9103      	str	r1, [sp, #12]
 80068da:	2b00      	cmp	r3, #0
 80068dc:	bfbb      	ittet	lt
 80068de:	425b      	neglt	r3, r3
 80068e0:	f042 0202 	orrlt.w	r2, r2, #2
 80068e4:	9307      	strge	r3, [sp, #28]
 80068e6:	9307      	strlt	r3, [sp, #28]
 80068e8:	bfb8      	it	lt
 80068ea:	9204      	strlt	r2, [sp, #16]
 80068ec:	7823      	ldrb	r3, [r4, #0]
 80068ee:	2b2e      	cmp	r3, #46	@ 0x2e
 80068f0:	d10a      	bne.n	8006908 <_svfiprintf_r+0x130>
 80068f2:	7863      	ldrb	r3, [r4, #1]
 80068f4:	2b2a      	cmp	r3, #42	@ 0x2a
 80068f6:	d132      	bne.n	800695e <_svfiprintf_r+0x186>
 80068f8:	9b03      	ldr	r3, [sp, #12]
 80068fa:	1d1a      	adds	r2, r3, #4
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	9203      	str	r2, [sp, #12]
 8006900:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006904:	3402      	adds	r4, #2
 8006906:	9305      	str	r3, [sp, #20]
 8006908:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80069cc <_svfiprintf_r+0x1f4>
 800690c:	7821      	ldrb	r1, [r4, #0]
 800690e:	2203      	movs	r2, #3
 8006910:	4650      	mov	r0, sl
 8006912:	f7f9 fc85 	bl	8000220 <memchr>
 8006916:	b138      	cbz	r0, 8006928 <_svfiprintf_r+0x150>
 8006918:	9b04      	ldr	r3, [sp, #16]
 800691a:	eba0 000a 	sub.w	r0, r0, sl
 800691e:	2240      	movs	r2, #64	@ 0x40
 8006920:	4082      	lsls	r2, r0
 8006922:	4313      	orrs	r3, r2
 8006924:	3401      	adds	r4, #1
 8006926:	9304      	str	r3, [sp, #16]
 8006928:	f814 1b01 	ldrb.w	r1, [r4], #1
 800692c:	4824      	ldr	r0, [pc, #144]	@ (80069c0 <_svfiprintf_r+0x1e8>)
 800692e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006932:	2206      	movs	r2, #6
 8006934:	f7f9 fc74 	bl	8000220 <memchr>
 8006938:	2800      	cmp	r0, #0
 800693a:	d036      	beq.n	80069aa <_svfiprintf_r+0x1d2>
 800693c:	4b21      	ldr	r3, [pc, #132]	@ (80069c4 <_svfiprintf_r+0x1ec>)
 800693e:	bb1b      	cbnz	r3, 8006988 <_svfiprintf_r+0x1b0>
 8006940:	9b03      	ldr	r3, [sp, #12]
 8006942:	3307      	adds	r3, #7
 8006944:	f023 0307 	bic.w	r3, r3, #7
 8006948:	3308      	adds	r3, #8
 800694a:	9303      	str	r3, [sp, #12]
 800694c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800694e:	4433      	add	r3, r6
 8006950:	9309      	str	r3, [sp, #36]	@ 0x24
 8006952:	e76a      	b.n	800682a <_svfiprintf_r+0x52>
 8006954:	fb0c 3202 	mla	r2, ip, r2, r3
 8006958:	460c      	mov	r4, r1
 800695a:	2001      	movs	r0, #1
 800695c:	e7a8      	b.n	80068b0 <_svfiprintf_r+0xd8>
 800695e:	2300      	movs	r3, #0
 8006960:	3401      	adds	r4, #1
 8006962:	9305      	str	r3, [sp, #20]
 8006964:	4619      	mov	r1, r3
 8006966:	f04f 0c0a 	mov.w	ip, #10
 800696a:	4620      	mov	r0, r4
 800696c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006970:	3a30      	subs	r2, #48	@ 0x30
 8006972:	2a09      	cmp	r2, #9
 8006974:	d903      	bls.n	800697e <_svfiprintf_r+0x1a6>
 8006976:	2b00      	cmp	r3, #0
 8006978:	d0c6      	beq.n	8006908 <_svfiprintf_r+0x130>
 800697a:	9105      	str	r1, [sp, #20]
 800697c:	e7c4      	b.n	8006908 <_svfiprintf_r+0x130>
 800697e:	fb0c 2101 	mla	r1, ip, r1, r2
 8006982:	4604      	mov	r4, r0
 8006984:	2301      	movs	r3, #1
 8006986:	e7f0      	b.n	800696a <_svfiprintf_r+0x192>
 8006988:	ab03      	add	r3, sp, #12
 800698a:	9300      	str	r3, [sp, #0]
 800698c:	462a      	mov	r2, r5
 800698e:	4b0e      	ldr	r3, [pc, #56]	@ (80069c8 <_svfiprintf_r+0x1f0>)
 8006990:	a904      	add	r1, sp, #16
 8006992:	4638      	mov	r0, r7
 8006994:	f3af 8000 	nop.w
 8006998:	1c42      	adds	r2, r0, #1
 800699a:	4606      	mov	r6, r0
 800699c:	d1d6      	bne.n	800694c <_svfiprintf_r+0x174>
 800699e:	89ab      	ldrh	r3, [r5, #12]
 80069a0:	065b      	lsls	r3, r3, #25
 80069a2:	f53f af2d 	bmi.w	8006800 <_svfiprintf_r+0x28>
 80069a6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80069a8:	e72c      	b.n	8006804 <_svfiprintf_r+0x2c>
 80069aa:	ab03      	add	r3, sp, #12
 80069ac:	9300      	str	r3, [sp, #0]
 80069ae:	462a      	mov	r2, r5
 80069b0:	4b05      	ldr	r3, [pc, #20]	@ (80069c8 <_svfiprintf_r+0x1f0>)
 80069b2:	a904      	add	r1, sp, #16
 80069b4:	4638      	mov	r0, r7
 80069b6:	f000 f879 	bl	8006aac <_printf_i>
 80069ba:	e7ed      	b.n	8006998 <_svfiprintf_r+0x1c0>
 80069bc:	08006fc0 	.word	0x08006fc0
 80069c0:	08006fca 	.word	0x08006fca
 80069c4:	00000000 	.word	0x00000000
 80069c8:	08006721 	.word	0x08006721
 80069cc:	08006fc6 	.word	0x08006fc6

080069d0 <_printf_common>:
 80069d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80069d4:	4616      	mov	r6, r2
 80069d6:	4698      	mov	r8, r3
 80069d8:	688a      	ldr	r2, [r1, #8]
 80069da:	690b      	ldr	r3, [r1, #16]
 80069dc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80069e0:	4293      	cmp	r3, r2
 80069e2:	bfb8      	it	lt
 80069e4:	4613      	movlt	r3, r2
 80069e6:	6033      	str	r3, [r6, #0]
 80069e8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80069ec:	4607      	mov	r7, r0
 80069ee:	460c      	mov	r4, r1
 80069f0:	b10a      	cbz	r2, 80069f6 <_printf_common+0x26>
 80069f2:	3301      	adds	r3, #1
 80069f4:	6033      	str	r3, [r6, #0]
 80069f6:	6823      	ldr	r3, [r4, #0]
 80069f8:	0699      	lsls	r1, r3, #26
 80069fa:	bf42      	ittt	mi
 80069fc:	6833      	ldrmi	r3, [r6, #0]
 80069fe:	3302      	addmi	r3, #2
 8006a00:	6033      	strmi	r3, [r6, #0]
 8006a02:	6825      	ldr	r5, [r4, #0]
 8006a04:	f015 0506 	ands.w	r5, r5, #6
 8006a08:	d106      	bne.n	8006a18 <_printf_common+0x48>
 8006a0a:	f104 0a19 	add.w	sl, r4, #25
 8006a0e:	68e3      	ldr	r3, [r4, #12]
 8006a10:	6832      	ldr	r2, [r6, #0]
 8006a12:	1a9b      	subs	r3, r3, r2
 8006a14:	42ab      	cmp	r3, r5
 8006a16:	dc26      	bgt.n	8006a66 <_printf_common+0x96>
 8006a18:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006a1c:	6822      	ldr	r2, [r4, #0]
 8006a1e:	3b00      	subs	r3, #0
 8006a20:	bf18      	it	ne
 8006a22:	2301      	movne	r3, #1
 8006a24:	0692      	lsls	r2, r2, #26
 8006a26:	d42b      	bmi.n	8006a80 <_printf_common+0xb0>
 8006a28:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006a2c:	4641      	mov	r1, r8
 8006a2e:	4638      	mov	r0, r7
 8006a30:	47c8      	blx	r9
 8006a32:	3001      	adds	r0, #1
 8006a34:	d01e      	beq.n	8006a74 <_printf_common+0xa4>
 8006a36:	6823      	ldr	r3, [r4, #0]
 8006a38:	6922      	ldr	r2, [r4, #16]
 8006a3a:	f003 0306 	and.w	r3, r3, #6
 8006a3e:	2b04      	cmp	r3, #4
 8006a40:	bf02      	ittt	eq
 8006a42:	68e5      	ldreq	r5, [r4, #12]
 8006a44:	6833      	ldreq	r3, [r6, #0]
 8006a46:	1aed      	subeq	r5, r5, r3
 8006a48:	68a3      	ldr	r3, [r4, #8]
 8006a4a:	bf0c      	ite	eq
 8006a4c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006a50:	2500      	movne	r5, #0
 8006a52:	4293      	cmp	r3, r2
 8006a54:	bfc4      	itt	gt
 8006a56:	1a9b      	subgt	r3, r3, r2
 8006a58:	18ed      	addgt	r5, r5, r3
 8006a5a:	2600      	movs	r6, #0
 8006a5c:	341a      	adds	r4, #26
 8006a5e:	42b5      	cmp	r5, r6
 8006a60:	d11a      	bne.n	8006a98 <_printf_common+0xc8>
 8006a62:	2000      	movs	r0, #0
 8006a64:	e008      	b.n	8006a78 <_printf_common+0xa8>
 8006a66:	2301      	movs	r3, #1
 8006a68:	4652      	mov	r2, sl
 8006a6a:	4641      	mov	r1, r8
 8006a6c:	4638      	mov	r0, r7
 8006a6e:	47c8      	blx	r9
 8006a70:	3001      	adds	r0, #1
 8006a72:	d103      	bne.n	8006a7c <_printf_common+0xac>
 8006a74:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006a78:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006a7c:	3501      	adds	r5, #1
 8006a7e:	e7c6      	b.n	8006a0e <_printf_common+0x3e>
 8006a80:	18e1      	adds	r1, r4, r3
 8006a82:	1c5a      	adds	r2, r3, #1
 8006a84:	2030      	movs	r0, #48	@ 0x30
 8006a86:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006a8a:	4422      	add	r2, r4
 8006a8c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006a90:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006a94:	3302      	adds	r3, #2
 8006a96:	e7c7      	b.n	8006a28 <_printf_common+0x58>
 8006a98:	2301      	movs	r3, #1
 8006a9a:	4622      	mov	r2, r4
 8006a9c:	4641      	mov	r1, r8
 8006a9e:	4638      	mov	r0, r7
 8006aa0:	47c8      	blx	r9
 8006aa2:	3001      	adds	r0, #1
 8006aa4:	d0e6      	beq.n	8006a74 <_printf_common+0xa4>
 8006aa6:	3601      	adds	r6, #1
 8006aa8:	e7d9      	b.n	8006a5e <_printf_common+0x8e>
	...

08006aac <_printf_i>:
 8006aac:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006ab0:	7e0f      	ldrb	r7, [r1, #24]
 8006ab2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006ab4:	2f78      	cmp	r7, #120	@ 0x78
 8006ab6:	4691      	mov	r9, r2
 8006ab8:	4680      	mov	r8, r0
 8006aba:	460c      	mov	r4, r1
 8006abc:	469a      	mov	sl, r3
 8006abe:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006ac2:	d807      	bhi.n	8006ad4 <_printf_i+0x28>
 8006ac4:	2f62      	cmp	r7, #98	@ 0x62
 8006ac6:	d80a      	bhi.n	8006ade <_printf_i+0x32>
 8006ac8:	2f00      	cmp	r7, #0
 8006aca:	f000 80d2 	beq.w	8006c72 <_printf_i+0x1c6>
 8006ace:	2f58      	cmp	r7, #88	@ 0x58
 8006ad0:	f000 80b9 	beq.w	8006c46 <_printf_i+0x19a>
 8006ad4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006ad8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006adc:	e03a      	b.n	8006b54 <_printf_i+0xa8>
 8006ade:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006ae2:	2b15      	cmp	r3, #21
 8006ae4:	d8f6      	bhi.n	8006ad4 <_printf_i+0x28>
 8006ae6:	a101      	add	r1, pc, #4	@ (adr r1, 8006aec <_printf_i+0x40>)
 8006ae8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006aec:	08006b45 	.word	0x08006b45
 8006af0:	08006b59 	.word	0x08006b59
 8006af4:	08006ad5 	.word	0x08006ad5
 8006af8:	08006ad5 	.word	0x08006ad5
 8006afc:	08006ad5 	.word	0x08006ad5
 8006b00:	08006ad5 	.word	0x08006ad5
 8006b04:	08006b59 	.word	0x08006b59
 8006b08:	08006ad5 	.word	0x08006ad5
 8006b0c:	08006ad5 	.word	0x08006ad5
 8006b10:	08006ad5 	.word	0x08006ad5
 8006b14:	08006ad5 	.word	0x08006ad5
 8006b18:	08006c59 	.word	0x08006c59
 8006b1c:	08006b83 	.word	0x08006b83
 8006b20:	08006c13 	.word	0x08006c13
 8006b24:	08006ad5 	.word	0x08006ad5
 8006b28:	08006ad5 	.word	0x08006ad5
 8006b2c:	08006c7b 	.word	0x08006c7b
 8006b30:	08006ad5 	.word	0x08006ad5
 8006b34:	08006b83 	.word	0x08006b83
 8006b38:	08006ad5 	.word	0x08006ad5
 8006b3c:	08006ad5 	.word	0x08006ad5
 8006b40:	08006c1b 	.word	0x08006c1b
 8006b44:	6833      	ldr	r3, [r6, #0]
 8006b46:	1d1a      	adds	r2, r3, #4
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	6032      	str	r2, [r6, #0]
 8006b4c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006b50:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006b54:	2301      	movs	r3, #1
 8006b56:	e09d      	b.n	8006c94 <_printf_i+0x1e8>
 8006b58:	6833      	ldr	r3, [r6, #0]
 8006b5a:	6820      	ldr	r0, [r4, #0]
 8006b5c:	1d19      	adds	r1, r3, #4
 8006b5e:	6031      	str	r1, [r6, #0]
 8006b60:	0606      	lsls	r6, r0, #24
 8006b62:	d501      	bpl.n	8006b68 <_printf_i+0xbc>
 8006b64:	681d      	ldr	r5, [r3, #0]
 8006b66:	e003      	b.n	8006b70 <_printf_i+0xc4>
 8006b68:	0645      	lsls	r5, r0, #25
 8006b6a:	d5fb      	bpl.n	8006b64 <_printf_i+0xb8>
 8006b6c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006b70:	2d00      	cmp	r5, #0
 8006b72:	da03      	bge.n	8006b7c <_printf_i+0xd0>
 8006b74:	232d      	movs	r3, #45	@ 0x2d
 8006b76:	426d      	negs	r5, r5
 8006b78:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006b7c:	4859      	ldr	r0, [pc, #356]	@ (8006ce4 <_printf_i+0x238>)
 8006b7e:	230a      	movs	r3, #10
 8006b80:	e011      	b.n	8006ba6 <_printf_i+0xfa>
 8006b82:	6821      	ldr	r1, [r4, #0]
 8006b84:	6833      	ldr	r3, [r6, #0]
 8006b86:	0608      	lsls	r0, r1, #24
 8006b88:	f853 5b04 	ldr.w	r5, [r3], #4
 8006b8c:	d402      	bmi.n	8006b94 <_printf_i+0xe8>
 8006b8e:	0649      	lsls	r1, r1, #25
 8006b90:	bf48      	it	mi
 8006b92:	b2ad      	uxthmi	r5, r5
 8006b94:	2f6f      	cmp	r7, #111	@ 0x6f
 8006b96:	4853      	ldr	r0, [pc, #332]	@ (8006ce4 <_printf_i+0x238>)
 8006b98:	6033      	str	r3, [r6, #0]
 8006b9a:	bf14      	ite	ne
 8006b9c:	230a      	movne	r3, #10
 8006b9e:	2308      	moveq	r3, #8
 8006ba0:	2100      	movs	r1, #0
 8006ba2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006ba6:	6866      	ldr	r6, [r4, #4]
 8006ba8:	60a6      	str	r6, [r4, #8]
 8006baa:	2e00      	cmp	r6, #0
 8006bac:	bfa2      	ittt	ge
 8006bae:	6821      	ldrge	r1, [r4, #0]
 8006bb0:	f021 0104 	bicge.w	r1, r1, #4
 8006bb4:	6021      	strge	r1, [r4, #0]
 8006bb6:	b90d      	cbnz	r5, 8006bbc <_printf_i+0x110>
 8006bb8:	2e00      	cmp	r6, #0
 8006bba:	d04b      	beq.n	8006c54 <_printf_i+0x1a8>
 8006bbc:	4616      	mov	r6, r2
 8006bbe:	fbb5 f1f3 	udiv	r1, r5, r3
 8006bc2:	fb03 5711 	mls	r7, r3, r1, r5
 8006bc6:	5dc7      	ldrb	r7, [r0, r7]
 8006bc8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006bcc:	462f      	mov	r7, r5
 8006bce:	42bb      	cmp	r3, r7
 8006bd0:	460d      	mov	r5, r1
 8006bd2:	d9f4      	bls.n	8006bbe <_printf_i+0x112>
 8006bd4:	2b08      	cmp	r3, #8
 8006bd6:	d10b      	bne.n	8006bf0 <_printf_i+0x144>
 8006bd8:	6823      	ldr	r3, [r4, #0]
 8006bda:	07df      	lsls	r7, r3, #31
 8006bdc:	d508      	bpl.n	8006bf0 <_printf_i+0x144>
 8006bde:	6923      	ldr	r3, [r4, #16]
 8006be0:	6861      	ldr	r1, [r4, #4]
 8006be2:	4299      	cmp	r1, r3
 8006be4:	bfde      	ittt	le
 8006be6:	2330      	movle	r3, #48	@ 0x30
 8006be8:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006bec:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8006bf0:	1b92      	subs	r2, r2, r6
 8006bf2:	6122      	str	r2, [r4, #16]
 8006bf4:	f8cd a000 	str.w	sl, [sp]
 8006bf8:	464b      	mov	r3, r9
 8006bfa:	aa03      	add	r2, sp, #12
 8006bfc:	4621      	mov	r1, r4
 8006bfe:	4640      	mov	r0, r8
 8006c00:	f7ff fee6 	bl	80069d0 <_printf_common>
 8006c04:	3001      	adds	r0, #1
 8006c06:	d14a      	bne.n	8006c9e <_printf_i+0x1f2>
 8006c08:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006c0c:	b004      	add	sp, #16
 8006c0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006c12:	6823      	ldr	r3, [r4, #0]
 8006c14:	f043 0320 	orr.w	r3, r3, #32
 8006c18:	6023      	str	r3, [r4, #0]
 8006c1a:	4833      	ldr	r0, [pc, #204]	@ (8006ce8 <_printf_i+0x23c>)
 8006c1c:	2778      	movs	r7, #120	@ 0x78
 8006c1e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006c22:	6823      	ldr	r3, [r4, #0]
 8006c24:	6831      	ldr	r1, [r6, #0]
 8006c26:	061f      	lsls	r7, r3, #24
 8006c28:	f851 5b04 	ldr.w	r5, [r1], #4
 8006c2c:	d402      	bmi.n	8006c34 <_printf_i+0x188>
 8006c2e:	065f      	lsls	r7, r3, #25
 8006c30:	bf48      	it	mi
 8006c32:	b2ad      	uxthmi	r5, r5
 8006c34:	6031      	str	r1, [r6, #0]
 8006c36:	07d9      	lsls	r1, r3, #31
 8006c38:	bf44      	itt	mi
 8006c3a:	f043 0320 	orrmi.w	r3, r3, #32
 8006c3e:	6023      	strmi	r3, [r4, #0]
 8006c40:	b11d      	cbz	r5, 8006c4a <_printf_i+0x19e>
 8006c42:	2310      	movs	r3, #16
 8006c44:	e7ac      	b.n	8006ba0 <_printf_i+0xf4>
 8006c46:	4827      	ldr	r0, [pc, #156]	@ (8006ce4 <_printf_i+0x238>)
 8006c48:	e7e9      	b.n	8006c1e <_printf_i+0x172>
 8006c4a:	6823      	ldr	r3, [r4, #0]
 8006c4c:	f023 0320 	bic.w	r3, r3, #32
 8006c50:	6023      	str	r3, [r4, #0]
 8006c52:	e7f6      	b.n	8006c42 <_printf_i+0x196>
 8006c54:	4616      	mov	r6, r2
 8006c56:	e7bd      	b.n	8006bd4 <_printf_i+0x128>
 8006c58:	6833      	ldr	r3, [r6, #0]
 8006c5a:	6825      	ldr	r5, [r4, #0]
 8006c5c:	6961      	ldr	r1, [r4, #20]
 8006c5e:	1d18      	adds	r0, r3, #4
 8006c60:	6030      	str	r0, [r6, #0]
 8006c62:	062e      	lsls	r6, r5, #24
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	d501      	bpl.n	8006c6c <_printf_i+0x1c0>
 8006c68:	6019      	str	r1, [r3, #0]
 8006c6a:	e002      	b.n	8006c72 <_printf_i+0x1c6>
 8006c6c:	0668      	lsls	r0, r5, #25
 8006c6e:	d5fb      	bpl.n	8006c68 <_printf_i+0x1bc>
 8006c70:	8019      	strh	r1, [r3, #0]
 8006c72:	2300      	movs	r3, #0
 8006c74:	6123      	str	r3, [r4, #16]
 8006c76:	4616      	mov	r6, r2
 8006c78:	e7bc      	b.n	8006bf4 <_printf_i+0x148>
 8006c7a:	6833      	ldr	r3, [r6, #0]
 8006c7c:	1d1a      	adds	r2, r3, #4
 8006c7e:	6032      	str	r2, [r6, #0]
 8006c80:	681e      	ldr	r6, [r3, #0]
 8006c82:	6862      	ldr	r2, [r4, #4]
 8006c84:	2100      	movs	r1, #0
 8006c86:	4630      	mov	r0, r6
 8006c88:	f7f9 faca 	bl	8000220 <memchr>
 8006c8c:	b108      	cbz	r0, 8006c92 <_printf_i+0x1e6>
 8006c8e:	1b80      	subs	r0, r0, r6
 8006c90:	6060      	str	r0, [r4, #4]
 8006c92:	6863      	ldr	r3, [r4, #4]
 8006c94:	6123      	str	r3, [r4, #16]
 8006c96:	2300      	movs	r3, #0
 8006c98:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006c9c:	e7aa      	b.n	8006bf4 <_printf_i+0x148>
 8006c9e:	6923      	ldr	r3, [r4, #16]
 8006ca0:	4632      	mov	r2, r6
 8006ca2:	4649      	mov	r1, r9
 8006ca4:	4640      	mov	r0, r8
 8006ca6:	47d0      	blx	sl
 8006ca8:	3001      	adds	r0, #1
 8006caa:	d0ad      	beq.n	8006c08 <_printf_i+0x15c>
 8006cac:	6823      	ldr	r3, [r4, #0]
 8006cae:	079b      	lsls	r3, r3, #30
 8006cb0:	d413      	bmi.n	8006cda <_printf_i+0x22e>
 8006cb2:	68e0      	ldr	r0, [r4, #12]
 8006cb4:	9b03      	ldr	r3, [sp, #12]
 8006cb6:	4298      	cmp	r0, r3
 8006cb8:	bfb8      	it	lt
 8006cba:	4618      	movlt	r0, r3
 8006cbc:	e7a6      	b.n	8006c0c <_printf_i+0x160>
 8006cbe:	2301      	movs	r3, #1
 8006cc0:	4632      	mov	r2, r6
 8006cc2:	4649      	mov	r1, r9
 8006cc4:	4640      	mov	r0, r8
 8006cc6:	47d0      	blx	sl
 8006cc8:	3001      	adds	r0, #1
 8006cca:	d09d      	beq.n	8006c08 <_printf_i+0x15c>
 8006ccc:	3501      	adds	r5, #1
 8006cce:	68e3      	ldr	r3, [r4, #12]
 8006cd0:	9903      	ldr	r1, [sp, #12]
 8006cd2:	1a5b      	subs	r3, r3, r1
 8006cd4:	42ab      	cmp	r3, r5
 8006cd6:	dcf2      	bgt.n	8006cbe <_printf_i+0x212>
 8006cd8:	e7eb      	b.n	8006cb2 <_printf_i+0x206>
 8006cda:	2500      	movs	r5, #0
 8006cdc:	f104 0619 	add.w	r6, r4, #25
 8006ce0:	e7f5      	b.n	8006cce <_printf_i+0x222>
 8006ce2:	bf00      	nop
 8006ce4:	08006fd1 	.word	0x08006fd1
 8006ce8:	08006fe2 	.word	0x08006fe2

08006cec <memmove>:
 8006cec:	4288      	cmp	r0, r1
 8006cee:	b510      	push	{r4, lr}
 8006cf0:	eb01 0402 	add.w	r4, r1, r2
 8006cf4:	d902      	bls.n	8006cfc <memmove+0x10>
 8006cf6:	4284      	cmp	r4, r0
 8006cf8:	4623      	mov	r3, r4
 8006cfa:	d807      	bhi.n	8006d0c <memmove+0x20>
 8006cfc:	1e43      	subs	r3, r0, #1
 8006cfe:	42a1      	cmp	r1, r4
 8006d00:	d008      	beq.n	8006d14 <memmove+0x28>
 8006d02:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006d06:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006d0a:	e7f8      	b.n	8006cfe <memmove+0x12>
 8006d0c:	4402      	add	r2, r0
 8006d0e:	4601      	mov	r1, r0
 8006d10:	428a      	cmp	r2, r1
 8006d12:	d100      	bne.n	8006d16 <memmove+0x2a>
 8006d14:	bd10      	pop	{r4, pc}
 8006d16:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006d1a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006d1e:	e7f7      	b.n	8006d10 <memmove+0x24>

08006d20 <_sbrk_r>:
 8006d20:	b538      	push	{r3, r4, r5, lr}
 8006d22:	4d06      	ldr	r5, [pc, #24]	@ (8006d3c <_sbrk_r+0x1c>)
 8006d24:	2300      	movs	r3, #0
 8006d26:	4604      	mov	r4, r0
 8006d28:	4608      	mov	r0, r1
 8006d2a:	602b      	str	r3, [r5, #0]
 8006d2c:	f7f9 ff8a 	bl	8000c44 <_sbrk>
 8006d30:	1c43      	adds	r3, r0, #1
 8006d32:	d102      	bne.n	8006d3a <_sbrk_r+0x1a>
 8006d34:	682b      	ldr	r3, [r5, #0]
 8006d36:	b103      	cbz	r3, 8006d3a <_sbrk_r+0x1a>
 8006d38:	6023      	str	r3, [r4, #0]
 8006d3a:	bd38      	pop	{r3, r4, r5, pc}
 8006d3c:	20004c40 	.word	0x20004c40

08006d40 <_realloc_r>:
 8006d40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006d44:	4680      	mov	r8, r0
 8006d46:	4615      	mov	r5, r2
 8006d48:	460c      	mov	r4, r1
 8006d4a:	b921      	cbnz	r1, 8006d56 <_realloc_r+0x16>
 8006d4c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006d50:	4611      	mov	r1, r2
 8006d52:	f7ff bc59 	b.w	8006608 <_malloc_r>
 8006d56:	b92a      	cbnz	r2, 8006d64 <_realloc_r+0x24>
 8006d58:	f7ff fbea 	bl	8006530 <_free_r>
 8006d5c:	2400      	movs	r4, #0
 8006d5e:	4620      	mov	r0, r4
 8006d60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006d64:	f000 f81a 	bl	8006d9c <_malloc_usable_size_r>
 8006d68:	4285      	cmp	r5, r0
 8006d6a:	4606      	mov	r6, r0
 8006d6c:	d802      	bhi.n	8006d74 <_realloc_r+0x34>
 8006d6e:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8006d72:	d8f4      	bhi.n	8006d5e <_realloc_r+0x1e>
 8006d74:	4629      	mov	r1, r5
 8006d76:	4640      	mov	r0, r8
 8006d78:	f7ff fc46 	bl	8006608 <_malloc_r>
 8006d7c:	4607      	mov	r7, r0
 8006d7e:	2800      	cmp	r0, #0
 8006d80:	d0ec      	beq.n	8006d5c <_realloc_r+0x1c>
 8006d82:	42b5      	cmp	r5, r6
 8006d84:	462a      	mov	r2, r5
 8006d86:	4621      	mov	r1, r4
 8006d88:	bf28      	it	cs
 8006d8a:	4632      	movcs	r2, r6
 8006d8c:	f7ff fbc2 	bl	8006514 <memcpy>
 8006d90:	4621      	mov	r1, r4
 8006d92:	4640      	mov	r0, r8
 8006d94:	f7ff fbcc 	bl	8006530 <_free_r>
 8006d98:	463c      	mov	r4, r7
 8006d9a:	e7e0      	b.n	8006d5e <_realloc_r+0x1e>

08006d9c <_malloc_usable_size_r>:
 8006d9c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006da0:	1f18      	subs	r0, r3, #4
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	bfbc      	itt	lt
 8006da6:	580b      	ldrlt	r3, [r1, r0]
 8006da8:	18c0      	addlt	r0, r0, r3
 8006daa:	4770      	bx	lr

08006dac <_init>:
 8006dac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006dae:	bf00      	nop
 8006db0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006db2:	bc08      	pop	{r3}
 8006db4:	469e      	mov	lr, r3
 8006db6:	4770      	bx	lr

08006db8 <_fini>:
 8006db8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006dba:	bf00      	nop
 8006dbc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006dbe:	bc08      	pop	{r3}
 8006dc0:	469e      	mov	lr, r3
 8006dc2:	4770      	bx	lr
