==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu5p-flva2104-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu5p-flva2104-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.225 GB.
INFO: [HLS 200-10] Analyzing design file 'maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.53 seconds. CPU system time: 0.43 seconds. Elapsed time: 2.29 seconds; current allocated memory: 221.098 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'void write_mem<float, 6272u>(hls::stream<float, 0>&, float*)' into 'void write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>(hls::stream<float, 0>&, float*, hls::stream<window<bool, 2u, 2u>, 0>&, window<bool, 2u, 2u>*)' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:36:2)
INFO: [HLS 214-131] Inlining function 'void write_mem<window<bool, 2u, 2u>, 6272u>(hls::stream<window<bool, 2u, 2u>, 0>&, window<bool, 2u, 2u>*)' into 'void write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>(hls::stream<float, 0>&, float*, hls::stream<window<bool, 2u, 2u>, 0>&, window<bool, 2u, 2u>*)' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:37:2)
INFO: [HLS 214-178] Inlining function 'window<bool, 2u, 2u>::operator=(window<bool, 2u, 2u> const&)' into 'void write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>(hls::stream<float, 0>&, float*, hls::stream<window<bool, 2u, 2u>, 0>&, window<bool, 2u, 2u>*)' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:34:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'activations_window_stream' with compact=bit mode in 4-bits (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:146:70)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'window_stream' with compact=bit mode in 128-bits (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:142:47)
INFO: [HLS 214-115] Multiple burst reads of length 1568 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:8:19)
INFO: [HLS 214-115] Multiple burst writes of length 392 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:21:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.window<float, 2, 2>s' into 'void create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>(hls::stream<float, 0>&, hls::stream<window<float, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i128.s_struct.window<float, 2, 2>s.1' into 'void create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>(hls::stream<float, 0>&, hls::stream<window<float, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.a2a2f32' into '_llvm.fpga.unpack.bits.s_struct.window<float, 2, 2>s.i128.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 2, 2>s.i128.1' into 'void maxp2d<6272u, 2u, 2u>(hls::stream<window<float, 2u, 2u>, 0>&, hls::stream<float, 0>&, hls::stream<window<bool, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i4.s_struct.window<bool, 2, 2>s.1' into 'void maxp2d<6272u, 2u, 2u>(hls::stream<window<float, 2u, 2u>, 0>&, hls::stream<float, 0>&, hls::stream<window<bool, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.window<bool, 2, 2>s' into 'void maxp2d<6272u, 2u, 2u>(hls::stream<window<float, 2u, 2u>, 0>&, hls::stream<float, 0>&, hls::stream<window<bool, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.a2a2i1' into '_llvm.fpga.unpack.bits.s_struct.window<bool, 2, 2>s.i4.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<bool, 2, 2>s.i4.1' into 'void write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>(hls::stream<float, 0>&, float*, hls::stream<window<bool, 2u, 2u>, 0>&, window<bool, 2u, 2u>*) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.59 seconds. CPU system time: 0.52 seconds. Elapsed time: 4.34 seconds; current allocated memory: 222.293 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 222.293 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 223.102 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 224.020 MB.
INFO: [XFORM 203-510] Pipelining loop 'write_out_mem' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'write_out_mem' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:144) in function 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'write_in_stream' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:8) in function 'read_mem<float, 25088u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_97_1' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:99) in function 'maxp2d<6272u, 2u, 2u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_57_2' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:59) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'write_out_mem' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:144) in function 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_97_1' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:99) in function 'maxp2d<6272u, 2u, 2u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_57_2' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:59) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_29_1' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:29) in function 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_30_2' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:30) in function 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_109_2' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:101) in function 'maxp2d<6272u, 2u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_110_3' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:101) in function 'maxp2d<6272u, 2u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_64_3' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:64) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_65_4' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:67) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' completely with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:59) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.0' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:59) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.1' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:59) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:99) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.0' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.1' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp.elements' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:155) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp.elements.0' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:23) automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp.elements.1' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:23) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'accel' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:132), detected/extracted 5 process function(s): 
	 'entry_proc'
	 'read_mem<float, 25088u>'
	 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>'
	 'maxp2d<6272u, 2u, 2u>'
	 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:59:52) to (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:75:37) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:79:10) to (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:54:19) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 247.719 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_54_1' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:54:37) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>'.
INFO: [HLS 200-472] Inferring partial write operation for 'activation.elements' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:113:45)
INFO: [HLS 200-472] Inferring partial write operation for 'activation.elements' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:123:45)
INFO: [HLS 200-472] Inferring partial write operation for 'line_buffer' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:62:43)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 316.973 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accel' ...
WARNING: [SYN 201-103] Legalizing function name 'read_mem<float, 25088u>_Pipeline_write_in_stream' to 'read_mem_float_25088u_Pipeline_write_in_stream'.
WARNING: [SYN 201-103] Legalizing function name 'read_mem<float, 25088u>' to 'read_mem_float_25088u_s'.
WARNING: [SYN 201-103] Legalizing function name 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' to 'create_window_stream_maxp2d_28u_28u_32u_2u_2u_s'.
WARNING: [SYN 201-103] Legalizing function name 'maxp2d<6272u, 2u, 2u>' to 'maxp2d_6272u_2u_2u_s'.
WARNING: [SYN 201-103] Legalizing function name 'write_mem_wrapper<float,6272u,window,6272u>_Pipeline_write_out_mem' to 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem'.
WARNING: [SYN 201-103] Legalizing function name 'write_mem_wrapper<float,6272u,window,6272u>_Pipeline_write_out_mem1' to 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1'.
WARNING: [SYN 201-103] Legalizing function name 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>' to 'write_mem_wrapper_float_6272u_window_bool_2u_2u_6272u_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 317.402 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 317.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_mem_float_25088u_Pipeline_write_in_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'write_in_stream'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'write_in_stream'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 318.645 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 318.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_mem_float_25088u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 318.789 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 318.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'create_window_stream_maxp2d_28u_28u_32u_2u_2u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'line_buffer'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_54_1_VITIS_LOOP_57_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_54_1_VITIS_LOOP_57_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 320.621 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 320.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxp2d_6272u_2u_2u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_97_1'.
WARNING: [HLS 200-880] The II Violation in module 'maxp2d_6272u_2u_2u_s' (loop 'VITIS_LOOP_97_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'load' operation ('activation_elements_load', /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on array 'activation.elements', maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:106 and 'store' operation ('activation_elements_addr_1_write_ln113', maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:113) of constant 0 on array 'activation.elements', maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:106.
WARNING: [HLS 200-885] The II Violation in module 'maxp2d_6272u_2u_2u_s' (loop 'VITIS_LOOP_97_1'): Unable to schedule 'store' operation ('activation_elements_addr_1_write_ln113', maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:113) of constant 0 on array 'activation.elements', maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:106 due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'activation_elements'.
WARNING: [HLS 200-885] The II Violation in module 'maxp2d_6272u_2u_2u_s' (loop 'VITIS_LOOP_97_1'): Unable to schedule 'store' operation ('activation_elements_addr_2_write_ln113', maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:113) of constant 0 on array 'activation.elements', maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:106 due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'activation_elements'.
WARNING: [HLS 200-885] The II Violation in module 'maxp2d_6272u_2u_2u_s' (loop 'VITIS_LOOP_97_1'): Unable to schedule 'store' operation ('activation_elements_addr_1_write_ln113', maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:113) of constant 0 on array 'activation.elements', maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:106 due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'activation_elements'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 11, loop 'VITIS_LOOP_97_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 320.953 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 320.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'write_out_mem'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'write_out_mem'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 321.391 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 321.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'write_out_mem'.
WARNING: [HLS 200-885] The II Violation in module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1' (loop 'write_out_mem'): Unable to schedule bus request operation ('empty_36', maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:31) on port 'gmem' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:31) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1' (loop 'write_out_mem'): Unable to schedule bus request operation ('empty_38', maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:31) on port 'gmem' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:31) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1' (loop 'write_out_mem'): Unable to schedule bus request operation ('empty_40', maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:31) on port 'gmem' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:31) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 74, loop 'write_out_mem'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 322.164 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 322.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_mem_wrapper_float_6272u_window_bool_2u_2u_6272u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 323.172 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 323.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 323.172 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 323.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 323.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_mem_float_25088u_Pipeline_write_in_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_mem_float_25088u_Pipeline_write_in_stream' pipeline 'write_in_stream' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_mem_float_25088u_Pipeline_write_in_stream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 324.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_mem_float_25088u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_mem_float_25088u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 326.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'create_window_stream_maxp2d_28u_28u_32u_2u_2u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'create_window_stream_maxp2d_28u_28u_32u_2u_2u_s' pipeline 'VITIS_LOOP_54_1_VITIS_LOOP_57_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'create_window_stream_maxp2d_28u_28u_32u_2u_2u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 327.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxp2d_6272u_2u_2u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'maxp2d_6272u_2u_2u_s' pipeline 'VITIS_LOOP_97_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxp2d_6272u_2u_2u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 331.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem' pipeline 'write_out_mem' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWQOS' to 0.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu5p-flva2104-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu5p-flva2104-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.225 GB.
INFO: [HLS 200-10] Analyzing design file 'maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.58 seconds. CPU system time: 0.46 seconds. Elapsed time: 1.93 seconds; current allocated memory: 221.098 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'void write_mem<float, 6272u>(hls::stream<float, 0>&, float*)' into 'void write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>(hls::stream<float, 0>&, float*, hls::stream<window<bool, 2u, 2u>, 0>&, window<bool, 2u, 2u>*)' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:36:2)
INFO: [HLS 214-131] Inlining function 'void write_mem<window<bool, 2u, 2u>, 6272u>(hls::stream<window<bool, 2u, 2u>, 0>&, window<bool, 2u, 2u>*)' into 'void write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>(hls::stream<float, 0>&, float*, hls::stream<window<bool, 2u, 2u>, 0>&, window<bool, 2u, 2u>*)' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:37:2)
INFO: [HLS 214-178] Inlining function 'window<bool, 2u, 2u>::operator=(window<bool, 2u, 2u> const&)' into 'void write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>(hls::stream<float, 0>&, float*, hls::stream<window<bool, 2u, 2u>, 0>&, window<bool, 2u, 2u>*)' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:34:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'activations_window_stream' with compact=bit mode in 4-bits (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:146:70)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'window_stream' with compact=bit mode in 128-bits (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:142:47)
INFO: [HLS 214-115] Multiple burst reads of length 1568 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:8:19)
INFO: [HLS 214-115] Multiple burst writes of length 392 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:21:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.window<float, 2, 2>s' into 'void create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>(hls::stream<float, 0>&, hls::stream<window<float, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i128.s_struct.window<float, 2, 2>s.1' into 'void create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>(hls::stream<float, 0>&, hls::stream<window<float, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.a2a2f32' into '_llvm.fpga.unpack.bits.s_struct.window<float, 2, 2>s.i128.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 2, 2>s.i128.1' into 'void maxp2d<6272u, 2u, 2u>(hls::stream<window<float, 2u, 2u>, 0>&, hls::stream<float, 0>&, hls::stream<window<bool, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i4.s_struct.window<bool, 2, 2>s.1' into 'void maxp2d<6272u, 2u, 2u>(hls::stream<window<float, 2u, 2u>, 0>&, hls::stream<float, 0>&, hls::stream<window<bool, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.window<bool, 2, 2>s' into 'void maxp2d<6272u, 2u, 2u>(hls::stream<window<float, 2u, 2u>, 0>&, hls::stream<float, 0>&, hls::stream<window<bool, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.a2a2i1' into '_llvm.fpga.unpack.bits.s_struct.window<bool, 2, 2>s.i4.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<bool, 2, 2>s.i4.1' into 'void write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>(hls::stream<float, 0>&, float*, hls::stream<window<bool, 2u, 2u>, 0>&, window<bool, 2u, 2u>*) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.68 seconds. CPU system time: 0.49 seconds. Elapsed time: 4.19 seconds; current allocated memory: 222.293 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 222.293 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 223.105 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 224.016 MB.
INFO: [XFORM 203-510] Pipelining loop 'write_out_mem' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'write_out_mem' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:144) in function 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'write_in_stream' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:8) in function 'read_mem<float, 25088u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_99_1' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:101) in function 'maxp2d<6272u, 2u, 2u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_57_2' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:59) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'write_out_mem' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:144) in function 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_99_1' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:101) in function 'maxp2d<6272u, 2u, 2u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_57_2' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:59) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_29_1' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:29) in function 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_30_2' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:30) in function 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_109_2' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:103) in function 'maxp2d<6272u, 2u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_110_3' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:103) in function 'maxp2d<6272u, 2u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_64_3' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:64) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_65_4' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:67) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' completely with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:59) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.0' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:59) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.1' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:59) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:101) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.0' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.1' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp.elements' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:155) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp.elements.0' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:23) automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp.elements.1' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:23) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'accel' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:132), detected/extracted 5 process function(s): 
	 'entry_proc'
	 'read_mem<float, 25088u>'
	 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>'
	 'maxp2d<6272u, 2u, 2u>'
	 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:59:52) to (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:75:37) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:79:10) to (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:54:19) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 247.723 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_54_1' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:54:37) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>'.
INFO: [HLS 200-472] Inferring partial write operation for 'activation.elements' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:113:45)
INFO: [HLS 200-472] Inferring partial write operation for 'activation.elements' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:123:45)
INFO: [HLS 200-472] Inferring partial write operation for 'line_buffer' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:62:43)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 316.977 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accel' ...
WARNING: [SYN 201-103] Legalizing function name 'read_mem<float, 25088u>_Pipeline_write_in_stream' to 'read_mem_float_25088u_Pipeline_write_in_stream'.
WARNING: [SYN 201-103] Legalizing function name 'read_mem<float, 25088u>' to 'read_mem_float_25088u_s'.
WARNING: [SYN 201-103] Legalizing function name 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' to 'create_window_stream_maxp2d_28u_28u_32u_2u_2u_s'.
WARNING: [SYN 201-103] Legalizing function name 'maxp2d<6272u, 2u, 2u>' to 'maxp2d_6272u_2u_2u_s'.
WARNING: [SYN 201-103] Legalizing function name 'write_mem_wrapper<float,6272u,window,6272u>_Pipeline_write_out_mem' to 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem'.
WARNING: [SYN 201-103] Legalizing function name 'write_mem_wrapper<float,6272u,window,6272u>_Pipeline_write_out_mem1' to 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1'.
WARNING: [SYN 201-103] Legalizing function name 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>' to 'write_mem_wrapper_float_6272u_window_bool_2u_2u_6272u_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 317.398 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 317.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_mem_float_25088u_Pipeline_write_in_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'write_in_stream'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'write_in_stream'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 318.641 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 318.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_mem_float_25088u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 318.801 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 318.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'create_window_stream_maxp2d_28u_28u_32u_2u_2u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'line_buffer'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_54_1_VITIS_LOOP_57_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_54_1_VITIS_LOOP_57_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 320.605 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 320.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxp2d_6272u_2u_2u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_99_1'.
WARNING: [HLS 200-880] The II Violation in module 'maxp2d_6272u_2u_2u_s' (loop 'VITIS_LOOP_99_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'load' operation ('activation_elements_load', /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on array 'activation.elements', maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:97 and 'store' operation ('activation_elements_addr_write_ln113', maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:113) of constant 0 on array 'activation.elements', maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:97.
WARNING: [HLS 200-885] The II Violation in module 'maxp2d_6272u_2u_2u_s' (loop 'VITIS_LOOP_99_1'): Unable to schedule 'store' operation ('activation_elements_addr_write_ln113', maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:113) of constant 0 on array 'activation.elements', maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:97 due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'activation_elements'.
WARNING: [HLS 200-885] The II Violation in module 'maxp2d_6272u_2u_2u_s' (loop 'VITIS_LOOP_99_1'): Unable to schedule 'store' operation ('activation_elements_addr_1_write_ln113', maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:113) of constant 0 on array 'activation.elements', maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:97 due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'activation_elements'.
WARNING: [HLS 200-885] The II Violation in module 'maxp2d_6272u_2u_2u_s' (loop 'VITIS_LOOP_99_1'): Unable to schedule 'store' operation ('activation_elements_addr_write_ln113', maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:113) of constant 0 on array 'activation.elements', maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:97 due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'activation_elements'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 11, loop 'VITIS_LOOP_99_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 320.977 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 320.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'write_out_mem'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'write_out_mem'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 321.473 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 321.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'write_out_mem'.
WARNING: [HLS 200-885] The II Violation in module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1' (loop 'write_out_mem'): Unable to schedule bus request operation ('empty_36', maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:31) on port 'gmem' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:31) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1' (loop 'write_out_mem'): Unable to schedule bus request operation ('empty_38', maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:31) on port 'gmem' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:31) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1' (loop 'write_out_mem'): Unable to schedule bus request operation ('empty_40', maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:31) on port 'gmem' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:31) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 74, loop 'write_out_mem'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 322.152 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 322.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_mem_wrapper_float_6272u_window_bool_2u_2u_6272u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 323.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 323.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 323.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 323.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 323.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_mem_float_25088u_Pipeline_write_in_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_mem_float_25088u_Pipeline_write_in_stream' pipeline 'write_in_stream' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_mem_float_25088u_Pipeline_write_in_stream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 324.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_mem_float_25088u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_mem_float_25088u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 326.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'create_window_stream_maxp2d_28u_28u_32u_2u_2u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'create_window_stream_maxp2d_28u_28u_32u_2u_2u_s' pipeline 'VITIS_LOOP_54_1_VITIS_LOOP_57_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'create_window_stream_maxp2d_28u_28u_32u_2u_2u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 327.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxp2d_6272u_2u_2u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'maxp2d_6272u_2u_2u_s' pipeline 'VITIS_LOOP_99_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxp2d_6272u_2u_2u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 331.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem' pipeline 'write_out_mem' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu5p-flva2104-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu5p-flva2104-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.225 GB.
INFO: [HLS 200-10] Analyzing design file 'maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.53 seconds. CPU system time: 0.5 seconds. Elapsed time: 1.95 seconds; current allocated memory: 221.098 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'void write_mem<float, 6272u>(hls::stream<float, 0>&, float*)' into 'void write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>(hls::stream<float, 0>&, float*, hls::stream<window<bool, 2u, 2u>, 0>&, window<bool, 2u, 2u>*)' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:36:2)
INFO: [HLS 214-131] Inlining function 'void write_mem<window<bool, 2u, 2u>, 6272u>(hls::stream<window<bool, 2u, 2u>, 0>&, window<bool, 2u, 2u>*)' into 'void write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>(hls::stream<float, 0>&, float*, hls::stream<window<bool, 2u, 2u>, 0>&, window<bool, 2u, 2u>*)' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:37:2)
INFO: [HLS 214-210] Disaggregating variable 'activation' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:97:49)
INFO: [HLS 214-178] Inlining function 'window<bool, 2u, 2u>::operator=(window<bool, 2u, 2u> const&)' into 'void write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>(hls::stream<float, 0>&, float*, hls::stream<window<bool, 2u, 2u>, 0>&, window<bool, 2u, 2u>*)' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:34:0)
INFO: [HLS 214-248] Applying array_partition to 'activation': Complete partitioning on dimension 1. (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:97:49)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'activations_window_stream' with compact=bit mode in 4-bits (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:147:70)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'window_stream' with compact=bit mode in 128-bits (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:143:47)
INFO: [HLS 214-115] Multiple burst reads of length 1568 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:8:19)
INFO: [HLS 214-115] Multiple burst writes of length 392 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:21:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.window<float, 2, 2>s' into 'void create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>(hls::stream<float, 0>&, hls::stream<window<float, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i128.s_struct.window<float, 2, 2>s.1' into 'void create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>(hls::stream<float, 0>&, hls::stream<window<float, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.a2a2f32' into '_llvm.fpga.unpack.bits.s_struct.window<float, 2, 2>s.i128.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 2, 2>s.i128.1' into 'void maxp2d<6272u, 2u, 2u>(hls::stream<window<float, 2u, 2u>, 0>&, hls::stream<float, 0>&, hls::stream<window<bool, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i4.s_struct.window<bool, 2, 2>s.1' into 'void maxp2d<6272u, 2u, 2u>(hls::stream<window<float, 2u, 2u>, 0>&, hls::stream<float, 0>&, hls::stream<window<bool, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.window<bool, 2, 2>s' into 'void maxp2d<6272u, 2u, 2u>(hls::stream<window<float, 2u, 2u>, 0>&, hls::stream<float, 0>&, hls::stream<window<bool, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.a2a2i1' into '_llvm.fpga.unpack.bits.s_struct.window<bool, 2, 2>s.i4.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<bool, 2, 2>s.i4.1' into 'void write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>(hls::stream<float, 0>&, float*, hls::stream<window<bool, 2u, 2u>, 0>&, window<bool, 2u, 2u>*) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.02 seconds. CPU system time: 0.42 seconds. Elapsed time: 4.45 seconds; current allocated memory: 222.375 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 222.375 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 223.199 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 224.129 MB.
INFO: [XFORM 203-510] Pipelining loop 'write_out_mem' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'write_out_mem' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:144) in function 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'write_in_stream' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:8) in function 'read_mem<float, 25088u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_100_1' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:102) in function 'maxp2d<6272u, 2u, 2u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_57_2' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:59) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'write_out_mem' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:144) in function 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_100_1' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:102) in function 'maxp2d<6272u, 2u, 2u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_57_2' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:59) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_29_1' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:29) in function 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_30_2' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:30) in function 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_110_2' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:104) in function 'maxp2d<6272u, 2u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_111_3' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:104) in function 'maxp2d<6272u, 2u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_64_3' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:64) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_65_4' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:67) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' completely with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:59) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.0' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:59) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.1' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:59) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:102) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.0' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.1' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp.elements' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:155) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp.elements.0' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:23) automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp.elements.1' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:23) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'accel' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:133), detected/extracted 5 process function(s): 
	 'entry_proc'
	 'read_mem<float, 25088u>'
	 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>'
	 'maxp2d<6272u, 2u, 2u>'
	 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:59:52) to (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:75:37) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:79:10) to (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:54:19) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 247.828 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_54_1' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:54:37) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>'.
INFO: [HLS 200-472] Inferring partial write operation for 'activation.elements' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:114:45)
INFO: [HLS 200-472] Inferring partial write operation for 'activation.elements' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:124:45)
INFO: [HLS 200-472] Inferring partial write operation for 'line_buffer' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:62:43)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 317.082 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accel' ...
WARNING: [SYN 201-103] Legalizing function name 'read_mem<float, 25088u>_Pipeline_write_in_stream' to 'read_mem_float_25088u_Pipeline_write_in_stream'.
WARNING: [SYN 201-103] Legalizing function name 'read_mem<float, 25088u>' to 'read_mem_float_25088u_s'.
WARNING: [SYN 201-103] Legalizing function name 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' to 'create_window_stream_maxp2d_28u_28u_32u_2u_2u_s'.
WARNING: [SYN 201-103] Legalizing function name 'maxp2d<6272u, 2u, 2u>' to 'maxp2d_6272u_2u_2u_s'.
WARNING: [SYN 201-103] Legalizing function name 'write_mem_wrapper<float,6272u,window,6272u>_Pipeline_write_out_mem' to 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem'.
WARNING: [SYN 201-103] Legalizing function name 'write_mem_wrapper<float,6272u,window,6272u>_Pipeline_write_out_mem1' to 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1'.
WARNING: [SYN 201-103] Legalizing function name 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>' to 'write_mem_wrapper_float_6272u_window_bool_2u_2u_6272u_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 317.621 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 317.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_mem_float_25088u_Pipeline_write_in_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'write_in_stream'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'write_in_stream'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 318.863 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 318.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_mem_float_25088u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 319.066 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 319.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'create_window_stream_maxp2d_28u_28u_32u_2u_2u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'line_buffer'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_54_1_VITIS_LOOP_57_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_54_1_VITIS_LOOP_57_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 320.836 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 320.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxp2d_6272u_2u_2u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_100_1'.
WARNING: [HLS 200-880] The II Violation in module 'maxp2d_6272u_2u_2u_s' (loop 'VITIS_LOOP_100_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'load' operation ('activation_elements_load', /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on array 'activation.elements', maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:97 and 'store' operation ('activation_elements_addr_write_ln114', maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:114) of constant 0 on array 'activation.elements', maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:97.
WARNING: [HLS 200-885] The II Violation in module 'maxp2d_6272u_2u_2u_s' (loop 'VITIS_LOOP_100_1'): Unable to schedule 'load' operation ('activation_elements_load', /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on array 'activation.elements', maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:97 due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'activation_elements'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 9, loop 'VITIS_LOOP_100_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 321.258 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 321.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'write_out_mem'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'write_out_mem'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 321.703 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 321.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'write_out_mem'.
WARNING: [HLS 200-885] The II Violation in module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1' (loop 'write_out_mem'): Unable to schedule bus request operation ('empty_36', maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:31) on port 'gmem' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:31) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1' (loop 'write_out_mem'): Unable to schedule bus request operation ('empty_38', maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:31) on port 'gmem' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:31) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1' (loop 'write_out_mem'): Unable to schedule bus request operation ('empty_40', maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:31) on port 'gmem' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:31) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 74, loop 'write_out_mem'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 322.395 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 322.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_mem_wrapper_float_6272u_window_bool_2u_2u_6272u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 323.469 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 323.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 323.469 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 323.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 323.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_mem_float_25088u_Pipeline_write_in_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_mem_float_25088u_Pipeline_write_in_stream' pipeline 'write_in_stream' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_mem_float_25088u_Pipeline_write_in_stream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 324.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_mem_float_25088u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_mem_float_25088u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 326.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'create_window_stream_maxp2d_28u_28u_32u_2u_2u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'create_window_stream_maxp2d_28u_28u_32u_2u_2u_s' pipeline 'VITIS_LOOP_54_1_VITIS_LOOP_57_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'create_window_stream_maxp2d_28u_28u_32u_2u_2u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 328.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxp2d_6272u_2u_2u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'maxp2d_6272u_2u_2u_s' pipeline 'VITIS_LOOP_100_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxp2d_6272u_2u_2u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 331.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem' pipeline 'write_out_mem' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 334.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu5p-flva2104-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu5p-flva2104-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.225 GB.
INFO: [HLS 200-10] Analyzing design file 'maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.51 seconds. CPU system time: 0.48 seconds. Elapsed time: 1.85 seconds; current allocated memory: 221.098 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'void write_mem<float, 6272u>(hls::stream<float, 0>&, float*)' into 'void write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>(hls::stream<float, 0>&, float*, hls::stream<window<bool, 2u, 2u>, 0>&, window<bool, 2u, 2u>*)' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:36:2)
INFO: [HLS 214-131] Inlining function 'void write_mem<window<bool, 2u, 2u>, 6272u>(hls::stream<window<bool, 2u, 2u>, 0>&, window<bool, 2u, 2u>*)' into 'void write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>(hls::stream<float, 0>&, float*, hls::stream<window<bool, 2u, 2u>, 0>&, window<bool, 2u, 2u>*)' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:37:2)
INFO: [HLS 214-210] Disaggregating variable 'activation' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:97:49)
INFO: [HLS 214-178] Inlining function 'window<bool, 2u, 2u>::operator=(window<bool, 2u, 2u> const&)' into 'void write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>(hls::stream<float, 0>&, float*, hls::stream<window<bool, 2u, 2u>, 0>&, window<bool, 2u, 2u>*)' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:34:0)
INFO: [HLS 214-248] Applying array_partition to 'activation': Complete partitioning on dimension 1. (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:97:49)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'activations_window_stream' with compact=bit mode in 4-bits (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:147:70)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'window_stream' with compact=bit mode in 128-bits (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:143:47)
INFO: [HLS 214-115] Multiple burst reads of length 1568 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:8:19)
INFO: [HLS 214-115] Multiple burst writes of length 392 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:21:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.window<float, 2, 2>s' into 'void create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>(hls::stream<float, 0>&, hls::stream<window<float, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i128.s_struct.window<float, 2, 2>s.1' into 'void create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>(hls::stream<float, 0>&, hls::stream<window<float, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.a2a2f32' into '_llvm.fpga.unpack.bits.s_struct.window<float, 2, 2>s.i128.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 2, 2>s.i128.1' into 'void maxp2d<6272u, 2u, 2u>(hls::stream<window<float, 2u, 2u>, 0>&, hls::stream<float, 0>&, hls::stream<window<bool, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i4.s_struct.window<bool, 2, 2>s.1' into 'void maxp2d<6272u, 2u, 2u>(hls::stream<window<float, 2u, 2u>, 0>&, hls::stream<float, 0>&, hls::stream<window<bool, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.window<bool, 2, 2>s' into 'void maxp2d<6272u, 2u, 2u>(hls::stream<window<float, 2u, 2u>, 0>&, hls::stream<float, 0>&, hls::stream<window<bool, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.a2a2i1' into '_llvm.fpga.unpack.bits.s_struct.window<bool, 2, 2>s.i4.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<bool, 2, 2>s.i4.1' into 'void write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>(hls::stream<float, 0>&, float*, hls::stream<window<bool, 2u, 2u>, 0>&, window<bool, 2u, 2u>*) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.81 seconds. CPU system time: 0.45 seconds. Elapsed time: 4.27 seconds; current allocated memory: 222.379 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 222.379 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 223.199 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 224.129 MB.
INFO: [XFORM 203-510] Pipelining loop 'write_out_mem' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'write_out_mem' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:144) in function 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'write_in_stream' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:8) in function 'read_mem<float, 25088u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_100_1' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:102) in function 'maxp2d<6272u, 2u, 2u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_57_2' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:59) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'write_out_mem' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:144) in function 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_100_1' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:102) in function 'maxp2d<6272u, 2u, 2u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_57_2' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:59) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_29_1' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:29) in function 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_30_2' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:30) in function 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_110_2' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:104) in function 'maxp2d<6272u, 2u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_111_3' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:104) in function 'maxp2d<6272u, 2u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_64_3' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:64) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_65_4' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:67) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' completely with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:59) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.0' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:59) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.1' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:59) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:102) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.0' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.1' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp.elements' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:155) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp.elements.0' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:23) automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp.elements.1' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:23) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'accel' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:133), detected/extracted 5 process function(s): 
	 'entry_proc'
	 'read_mem<float, 25088u>'
	 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>'
	 'maxp2d<6272u, 2u, 2u>'
	 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:59:52) to (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:75:37) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:79:10) to (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:54:19) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 247.828 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_54_1' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:54:37) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>'.
INFO: [HLS 200-472] Inferring partial write operation for 'activation.elements' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:114:45)
INFO: [HLS 200-472] Inferring partial write operation for 'activation.elements' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:124:45)
INFO: [HLS 200-472] Inferring partial write operation for 'line_buffer' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:62:43)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.12 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.15 seconds; current allocated memory: 317.082 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accel' ...
WARNING: [SYN 201-103] Legalizing function name 'read_mem<float, 25088u>_Pipeline_write_in_stream' to 'read_mem_float_25088u_Pipeline_write_in_stream'.
WARNING: [SYN 201-103] Legalizing function name 'read_mem<float, 25088u>' to 'read_mem_float_25088u_s'.
WARNING: [SYN 201-103] Legalizing function name 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' to 'create_window_stream_maxp2d_28u_28u_32u_2u_2u_s'.
WARNING: [SYN 201-103] Legalizing function name 'maxp2d<6272u, 2u, 2u>' to 'maxp2d_6272u_2u_2u_s'.
WARNING: [SYN 201-103] Legalizing function name 'write_mem_wrapper<float,6272u,window,6272u>_Pipeline_write_out_mem' to 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem'.
WARNING: [SYN 201-103] Legalizing function name 'write_mem_wrapper<float,6272u,window,6272u>_Pipeline_write_out_mem1' to 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1'.
WARNING: [SYN 201-103] Legalizing function name 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>' to 'write_mem_wrapper_float_6272u_window_bool_2u_2u_6272u_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.07 seconds; current allocated memory: 317.617 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 317.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_mem_float_25088u_Pipeline_write_in_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'write_in_stream'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'write_in_stream'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 318.859 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 318.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_mem_float_25088u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 319.062 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 319.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'create_window_stream_maxp2d_28u_28u_32u_2u_2u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'line_buffer'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_54_1_VITIS_LOOP_57_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_54_1_VITIS_LOOP_57_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 320.836 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 320.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxp2d_6272u_2u_2u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_100_1'.
WARNING: [HLS 200-880] The II Violation in module 'maxp2d_6272u_2u_2u_s' (loop 'VITIS_LOOP_100_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'load' operation ('activation_elements_load', /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on array 'activation.elements', maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:97 and 'store' operation ('activation_elements_addr_write_ln114', maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:114) of constant 0 on array 'activation.elements', maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:97.
WARNING: [HLS 200-885] The II Violation in module 'maxp2d_6272u_2u_2u_s' (loop 'VITIS_LOOP_100_1'): Unable to schedule 'load' operation ('activation_elements_load', /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on array 'activation.elements', maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:97 due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'activation_elements'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 9, loop 'VITIS_LOOP_100_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 321.293 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 321.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'write_out_mem'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'write_out_mem'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 321.613 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 321.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'write_out_mem'.
WARNING: [HLS 200-885] The II Violation in module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1' (loop 'write_out_mem'): Unable to schedule bus request operation ('empty_36', maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:31) on port 'gmem' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:31) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1' (loop 'write_out_mem'): Unable to schedule bus request operation ('empty_38', maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:31) on port 'gmem' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:31) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1' (loop 'write_out_mem'): Unable to schedule bus request operation ('empty_40', maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:31) on port 'gmem' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:31) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 74, loop 'write_out_mem'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 322.387 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 322.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_mem_wrapper_float_6272u_window_bool_2u_2u_6272u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 323.465 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 323.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 323.465 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 323.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 323.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_mem_float_25088u_Pipeline_write_in_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_mem_float_25088u_Pipeline_write_in_stream' pipeline 'write_in_stream' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_mem_float_25088u_Pipeline_write_in_stream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 324.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_mem_float_25088u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_mem_float_25088u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 326.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'create_window_stream_maxp2d_28u_28u_32u_2u_2u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'create_window_stream_maxp2d_28u_28u_32u_2u_2u_s' pipeline 'VITIS_LOOP_54_1_VITIS_LOOP_57_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'create_window_stream_maxp2d_28u_28u_32u_2u_2u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 328.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxp2d_6272u_2u_2u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'maxp2d_6272u_2u_2u_s' pipeline 'VITIS_LOOP_100_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxp2d_6272u_2u_2u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 331.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem' pipeline 'write_out_mem' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 334.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu5p-flva2104-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu5p-flva2104-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.225 GB.
INFO: [HLS 200-10] Analyzing design file 'maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.47 seconds. CPU system time: 0.44 seconds. Elapsed time: 1.79 seconds; current allocated memory: 221.098 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'void write_mem<float, 6272u>(hls::stream<float, 0>&, float*)' into 'void write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>(hls::stream<float, 0>&, float*, hls::stream<window<bool, 2u, 2u>, 0>&, window<bool, 2u, 2u>*)' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:36:2)
INFO: [HLS 214-131] Inlining function 'void write_mem<window<bool, 2u, 2u>, 6272u>(hls::stream<window<bool, 2u, 2u>, 0>&, window<bool, 2u, 2u>*)' into 'void write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>(hls::stream<float, 0>&, float*, hls::stream<window<bool, 2u, 2u>, 0>&, window<bool, 2u, 2u>*)' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:37:2)
INFO: [HLS 214-210] Disaggregating variable 'activation' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:97:49)
INFO: [HLS 214-178] Inlining function 'window<bool, 2u, 2u>::operator=(window<bool, 2u, 2u> const&)' into 'void write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>(hls::stream<float, 0>&, float*, hls::stream<window<bool, 2u, 2u>, 0>&, window<bool, 2u, 2u>*)' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:34:0)
INFO: [HLS 214-248] Applying array_partition to 'activation': Complete partitioning on dimension 1. (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:97:49)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'activations_window_stream' with compact=bit mode in 4-bits (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:147:70)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'window_stream' with compact=bit mode in 128-bits (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:143:47)
INFO: [HLS 214-115] Multiple burst reads of length 1568 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:8:19)
INFO: [HLS 214-115] Multiple burst writes of length 392 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:21:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.window<float, 2, 2>s' into 'void create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>(hls::stream<float, 0>&, hls::stream<window<float, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i128.s_struct.window<float, 2, 2>s.1' into 'void create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>(hls::stream<float, 0>&, hls::stream<window<float, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.a2a2f32' into '_llvm.fpga.unpack.bits.s_struct.window<float, 2, 2>s.i128.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 2, 2>s.i128.1' into 'void maxp2d<6272u, 2u, 2u>(hls::stream<window<float, 2u, 2u>, 0>&, hls::stream<float, 0>&, hls::stream<window<bool, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i4.s_struct.window<bool, 2, 2>s.1' into 'void maxp2d<6272u, 2u, 2u>(hls::stream<window<float, 2u, 2u>, 0>&, hls::stream<float, 0>&, hls::stream<window<bool, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.window<bool, 2, 2>s' into 'void maxp2d<6272u, 2u, 2u>(hls::stream<window<float, 2u, 2u>, 0>&, hls::stream<float, 0>&, hls::stream<window<bool, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.a2a2i1' into '_llvm.fpga.unpack.bits.s_struct.window<bool, 2, 2>s.i4.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<bool, 2, 2>s.i4.1' into 'void write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>(hls::stream<float, 0>&, float*, hls::stream<window<bool, 2u, 2u>, 0>&, window<bool, 2u, 2u>*) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.5 seconds. CPU system time: 0.44 seconds. Elapsed time: 3.95 seconds; current allocated memory: 222.309 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 222.309 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 223.109 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 224.027 MB.
INFO: [XFORM 203-510] Pipelining loop 'write_out_mem' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'write_out_mem' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:144) in function 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'write_in_stream' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:8) in function 'read_mem<float, 25088u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_100_1' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:102) in function 'maxp2d<6272u, 2u, 2u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_57_2' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:59) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'write_out_mem' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:144) in function 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_100_1' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:102) in function 'maxp2d<6272u, 2u, 2u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_57_2' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:59) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_29_1' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:29) in function 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_30_2' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:30) in function 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_110_2' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:104) in function 'maxp2d<6272u, 2u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_111_3' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:104) in function 'maxp2d<6272u, 2u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_64_3' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:64) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_65_4' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:67) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' completely with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:59) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.0' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:59) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.1' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:59) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:102) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.0' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.1' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp.elements' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:155) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp.elements.0' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:23) automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp.elements.1' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:23) automatically.
INFO: [XFORM 203-102] Partitioning array 'activation.elements' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:97) automatically.
INFO: [XFORM 203-102] Partitioning array 'activation.elements.2' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:97) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'accel' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:133), detected/extracted 5 process function(s): 
	 'entry_proc'
	 'read_mem<float, 25088u>'
	 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>'
	 'maxp2d<6272u, 2u, 2u>'
	 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:59:52) to (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:75:37) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:79:10) to (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:54:19) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 247.691 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_54_1' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:54:37) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>'.
INFO: [HLS 200-472] Inferring partial write operation for 'line_buffer' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:62:43)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 314.801 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accel' ...
WARNING: [SYN 201-103] Legalizing function name 'read_mem<float, 25088u>_Pipeline_write_in_stream' to 'read_mem_float_25088u_Pipeline_write_in_stream'.
WARNING: [SYN 201-103] Legalizing function name 'read_mem<float, 25088u>' to 'read_mem_float_25088u_s'.
WARNING: [SYN 201-103] Legalizing function name 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' to 'create_window_stream_maxp2d_28u_28u_32u_2u_2u_s'.
WARNING: [SYN 201-103] Legalizing function name 'maxp2d<6272u, 2u, 2u>' to 'maxp2d_6272u_2u_2u_s'.
WARNING: [SYN 201-103] Legalizing function name 'write_mem_wrapper<float,6272u,window,6272u>_Pipeline_write_out_mem' to 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem'.
WARNING: [SYN 201-103] Legalizing function name 'write_mem_wrapper<float,6272u,window,6272u>_Pipeline_write_out_mem1' to 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1'.
WARNING: [SYN 201-103] Legalizing function name 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>' to 'write_mem_wrapper_float_6272u_window_bool_2u_2u_6272u_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 315.332 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 315.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_mem_float_25088u_Pipeline_write_in_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'write_in_stream'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'write_in_stream'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 316.574 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 316.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_mem_float_25088u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 316.758 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 316.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'create_window_stream_maxp2d_28u_28u_32u_2u_2u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'line_buffer'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_54_1_VITIS_LOOP_57_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_54_1_VITIS_LOOP_57_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 318.539 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 318.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxp2d_6272u_2u_2u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_100_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_100_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 318.691 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 318.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'write_out_mem'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'write_out_mem'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 319.250 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 319.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'write_out_mem'.
WARNING: [HLS 200-885] The II Violation in module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1' (loop 'write_out_mem'): Unable to schedule bus request operation ('empty_36', maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:31) on port 'gmem' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:31) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1' (loop 'write_out_mem'): Unable to schedule bus request operation ('empty_38', maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:31) on port 'gmem' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:31) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1' (loop 'write_out_mem'): Unable to schedule bus request operation ('empty_40', maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:31) on port 'gmem' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:31) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 74, loop 'write_out_mem'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 319.887 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 319.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_mem_wrapper_float_6272u_window_bool_2u_2u_6272u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 320.902 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 320.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 320.902 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 320.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 321.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_mem_float_25088u_Pipeline_write_in_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_mem_float_25088u_Pipeline_write_in_stream' pipeline 'write_in_stream' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_mem_float_25088u_Pipeline_write_in_stream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 322.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_mem_float_25088u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_mem_float_25088u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 323.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'create_window_stream_maxp2d_28u_28u_32u_2u_2u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'create_window_stream_maxp2d_28u_28u_32u_2u_2u_s' pipeline 'VITIS_LOOP_54_1_VITIS_LOOP_57_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'create_window_stream_maxp2d_28u_28u_32u_2u_2u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 325.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxp2d_6272u_2u_2u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'maxp2d_6272u_2u_2u_s' pipeline 'VITIS_LOOP_100_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxp2d_6272u_2u_2u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 328.965 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem' pipeline 'write_out_mem' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 331.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1' pipeline 'write_out_mem' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 333.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_mem_wrapper_float_6272u_window_bool_2u_2u_6272u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu5p-flva2104-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu5p-flva2104-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.225 GB.
INFO: [HLS 200-10] Analyzing design file 'maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.49 seconds. CPU system time: 0.43 seconds. Elapsed time: 1.81 seconds; current allocated memory: 221.098 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'void write_mem<float, 6272u>(hls::stream<float, 0>&, float*)' into 'void write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>(hls::stream<float, 0>&, float*, hls::stream<window<bool, 2u, 2u>, 0>&, window<bool, 2u, 2u>*)' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:36:2)
INFO: [HLS 214-131] Inlining function 'void write_mem<window<bool, 2u, 2u>, 6272u>(hls::stream<window<bool, 2u, 2u>, 0>&, window<bool, 2u, 2u>*)' into 'void write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>(hls::stream<float, 0>&, float*, hls::stream<window<bool, 2u, 2u>, 0>&, window<bool, 2u, 2u>*)' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:37:2)
INFO: [HLS 214-210] Disaggregating variable 'activation' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:97:49)
INFO: [HLS 214-178] Inlining function 'window<bool, 2u, 2u>::operator=(window<bool, 2u, 2u> const&)' into 'void write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>(hls::stream<float, 0>&, float*, hls::stream<window<bool, 2u, 2u>, 0>&, window<bool, 2u, 2u>*)' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:34:0)
INFO: [HLS 214-248] Applying array_partition to 'activation': Complete partitioning on dimension 1. (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:97:49)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'activations_window_stream' with compact=bit mode in 4-bits (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:147:70)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'window_stream' with compact=bit mode in 128-bits (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:143:47)
INFO: [HLS 214-115] Multiple burst reads of length 1568 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:8:19)
INFO: [HLS 214-115] Multiple burst writes of length 392 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:21:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.window<float, 2, 2>s' into 'void create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>(hls::stream<float, 0>&, hls::stream<window<float, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i128.s_struct.window<float, 2, 2>s.1' into 'void create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>(hls::stream<float, 0>&, hls::stream<window<float, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.a2a2f32' into '_llvm.fpga.unpack.bits.s_struct.window<float, 2, 2>s.i128.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 2, 2>s.i128.1' into 'void maxp2d<6272u, 2u, 2u>(hls::stream<window<float, 2u, 2u>, 0>&, hls::stream<float, 0>&, hls::stream<window<bool, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i4.s_struct.window<bool, 2, 2>s.1' into 'void maxp2d<6272u, 2u, 2u>(hls::stream<window<float, 2u, 2u>, 0>&, hls::stream<float, 0>&, hls::stream<window<bool, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.window<bool, 2, 2>s' into 'void maxp2d<6272u, 2u, 2u>(hls::stream<window<float, 2u, 2u>, 0>&, hls::stream<float, 0>&, hls::stream<window<bool, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.a2a2i1' into '_llvm.fpga.unpack.bits.s_struct.window<bool, 2, 2>s.i4.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<bool, 2, 2>s.i4.1' into 'void write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>(hls::stream<float, 0>&, float*, hls::stream<window<bool, 2u, 2u>, 0>&, window<bool, 2u, 2u>*) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.72 seconds. CPU system time: 0.4 seconds. Elapsed time: 4.12 seconds; current allocated memory: 222.395 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 222.395 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 223.246 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 224.184 MB.
INFO: [XFORM 203-510] Pipelining loop 'write_out_mem' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'write_out_mem' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:144) in function 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'write_in_stream' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:8) in function 'read_mem<float, 25088u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_100_1' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:102) in function 'maxp2d<6272u, 2u, 2u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_57_2' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:59) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'write_out_mem' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:144) in function 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_100_1' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:102) in function 'maxp2d<6272u, 2u, 2u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_57_2' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:59) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_29_1' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:29) in function 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_30_2' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:30) in function 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_110_2' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:104) in function 'maxp2d<6272u, 2u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_111_3' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:104) in function 'maxp2d<6272u, 2u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_119_4' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:119) in function 'maxp2d<6272u, 2u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_120_5' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:120) in function 'maxp2d<6272u, 2u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_64_3' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:64) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_65_4' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:67) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' completely with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:59) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.0' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:59) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.1' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:59) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:102) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.0' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.1' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp.elements' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:155) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp.elements.0' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:23) automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp.elements.1' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:23) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'accel' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:133), detected/extracted 5 process function(s): 
	 'entry_proc'
	 'read_mem<float, 25088u>'
	 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>'
	 'maxp2d<6272u, 2u, 2u>'
	 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:59:52) to (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:75:37) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:79:10) to (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:54:19) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 247.926 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_54_1' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:54:37) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>'.
INFO: [HLS 200-472] Inferring partial write operation for 'activation.elements' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:122:48)
INFO: [HLS 200-472] Inferring partial write operation for 'activation.elements' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:124:48)
INFO: [HLS 200-472] Inferring partial write operation for 'line_buffer' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:62:43)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 317.680 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accel' ...
WARNING: [SYN 201-103] Legalizing function name 'read_mem<float, 25088u>_Pipeline_write_in_stream' to 'read_mem_float_25088u_Pipeline_write_in_stream'.
WARNING: [SYN 201-103] Legalizing function name 'read_mem<float, 25088u>' to 'read_mem_float_25088u_s'.
WARNING: [SYN 201-103] Legalizing function name 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' to 'create_window_stream_maxp2d_28u_28u_32u_2u_2u_s'.
WARNING: [SYN 201-103] Legalizing function name 'maxp2d<6272u, 2u, 2u>' to 'maxp2d_6272u_2u_2u_s'.
WARNING: [SYN 201-103] Legalizing function name 'write_mem_wrapper<float,6272u,window,6272u>_Pipeline_write_out_mem' to 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem'.
WARNING: [SYN 201-103] Legalizing function name 'write_mem_wrapper<float,6272u,window,6272u>_Pipeline_write_out_mem1' to 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1'.
WARNING: [SYN 201-103] Legalizing function name 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>' to 'write_mem_wrapper_float_6272u_window_bool_2u_2u_6272u_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 317.988 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 318.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_mem_float_25088u_Pipeline_write_in_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'write_in_stream'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'write_in_stream'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 319.230 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 319.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_mem_float_25088u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 319.426 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 319.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'create_window_stream_maxp2d_28u_28u_32u_2u_2u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'line_buffer'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_54_1_VITIS_LOOP_57_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_54_1_VITIS_LOOP_57_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 321.191 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 321.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxp2d_6272u_2u_2u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_100_1'.
WARNING: [HLS 200-880] The II Violation in module 'maxp2d_6272u_2u_2u_s' (loop 'VITIS_LOOP_100_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('activation_elements_addr_2_write_ln124', maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:124) of constant 0 on array 'activation.elements', maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:97 and 'store' operation ('activation_elements_addr_2_write_ln124', maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:124) of constant 0 on array 'activation.elements', maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:97.
WARNING: [HLS 200-880] The II Violation in module 'maxp2d_6272u_2u_2u_s' (loop 'VITIS_LOOP_100_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('activation_elements_addr_2_write_ln124', maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:124) of constant 0 on array 'activation.elements', maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:97 and 'store' operation ('activation_elements_addr_2_write_ln124', maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:124) of constant 0 on array 'activation.elements', maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:97.
WARNING: [HLS 200-880] The II Violation in module 'maxp2d_6272u_2u_2u_s' (loop 'VITIS_LOOP_100_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('activation_elements_addr_2_write_ln124', maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:124) of constant 0 on array 'activation.elements', maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:97 and 'store' operation ('activation_elements_addr_2_write_ln124', maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:124) of constant 0 on array 'activation.elements', maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:97.
WARNING: [HLS 200-885] The II Violation in module 'maxp2d_6272u_2u_2u_s' (loop 'VITIS_LOOP_100_1'): Unable to schedule 'store' operation ('activation_elements_addr_2_write_ln124', maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:124) of constant 0 on array 'activation.elements', maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:97 due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'activation_elements'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 11, loop 'VITIS_LOOP_100_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 322.723 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 322.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'write_out_mem'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'write_out_mem'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 322.723 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 322.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'write_out_mem'.
WARNING: [HLS 200-885] The II Violation in module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1' (loop 'write_out_mem'): Unable to schedule bus request operation ('empty_36', maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:31) on port 'gmem' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:31) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1' (loop 'write_out_mem'): Unable to schedule bus request operation ('empty_38', maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:31) on port 'gmem' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:31) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1' (loop 'write_out_mem'): Unable to schedule bus request operation ('empty_40', maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:31) on port 'gmem' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:31) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 74, loop 'write_out_mem'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 322.996 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 322.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_mem_wrapper_float_6272u_window_bool_2u_2u_6272u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 324.082 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 324.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 324.082 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 324.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 324.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_mem_float_25088u_Pipeline_write_in_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_mem_float_25088u_Pipeline_write_in_stream' pipeline 'write_in_stream' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_mem_float_25088u_Pipeline_write_in_stream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 325.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_mem_float_25088u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_mem_float_25088u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 327.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'create_window_stream_maxp2d_28u_28u_32u_2u_2u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'create_window_stream_maxp2d_28u_28u_32u_2u_2u_s' pipeline 'VITIS_LOOP_54_1_VITIS_LOOP_57_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'create_window_stream_maxp2d_28u_28u_32u_2u_2u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 328.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxp2d_6272u_2u_2u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'maxp2d_6272u_2u_2u_s' pipeline 'VITIS_LOOP_100_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxp2d_6272u_2u_2u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 332.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem' pipeline 'write_out_mem' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWSIZE' to 0.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu5p-flva2104-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu5p-flva2104-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.225 GB.
INFO: [HLS 200-10] Analyzing design file 'maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.51 seconds. CPU system time: 0.45 seconds. Elapsed time: 1.8 seconds; current allocated memory: 221.098 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'void write_mem<float, 6272u>(hls::stream<float, 0>&, float*)' into 'void write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>(hls::stream<float, 0>&, float*, hls::stream<window<bool, 2u, 2u>, 0>&, window<bool, 2u, 2u>*)' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:36:2)
INFO: [HLS 214-131] Inlining function 'void write_mem<window<bool, 2u, 2u>, 6272u>(hls::stream<window<bool, 2u, 2u>, 0>&, window<bool, 2u, 2u>*)' into 'void write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>(hls::stream<float, 0>&, float*, hls::stream<window<bool, 2u, 2u>, 0>&, window<bool, 2u, 2u>*)' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:37:2)
INFO: [HLS 214-210] Disaggregating variable 'activation' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:97:49)
INFO: [HLS 214-178] Inlining function 'window<bool, 2u, 2u>::operator=(window<bool, 2u, 2u> const&)' into 'void write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>(hls::stream<float, 0>&, float*, hls::stream<window<bool, 2u, 2u>, 0>&, window<bool, 2u, 2u>*)' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:34:0)
INFO: [HLS 214-248] Applying array_partition to 'activation': Complete partitioning on dimension 1. (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:97:49)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'activations_window_stream' with compact=bit mode in 4-bits (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:140:70)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'window_stream' with compact=bit mode in 128-bits (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:136:47)
INFO: [HLS 214-115] Multiple burst reads of length 1568 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:8:19)
INFO: [HLS 214-115] Multiple burst writes of length 392 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:21:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.window<float, 2, 2>s' into 'void create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>(hls::stream<float, 0>&, hls::stream<window<float, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i128.s_struct.window<float, 2, 2>s.1' into 'void create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>(hls::stream<float, 0>&, hls::stream<window<float, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.a2a2f32' into '_llvm.fpga.unpack.bits.s_struct.window<float, 2, 2>s.i128.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 2, 2>s.i128.1' into 'void maxp2d<6272u, 2u, 2u>(hls::stream<window<float, 2u, 2u>, 0>&, hls::stream<float, 0>&, hls::stream<window<bool, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i4.s_struct.window<bool, 2, 2>s.1' into 'void maxp2d<6272u, 2u, 2u>(hls::stream<window<float, 2u, 2u>, 0>&, hls::stream<float, 0>&, hls::stream<window<bool, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.window<bool, 2, 2>s' into 'void maxp2d<6272u, 2u, 2u>(hls::stream<window<float, 2u, 2u>, 0>&, hls::stream<float, 0>&, hls::stream<window<bool, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.a2a2i1' into '_llvm.fpga.unpack.bits.s_struct.window<bool, 2, 2>s.i4.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<bool, 2, 2>s.i4.1' into 'void write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>(hls::stream<float, 0>&, float*, hls::stream<window<bool, 2u, 2u>, 0>&, window<bool, 2u, 2u>*) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.57 seconds. CPU system time: 0.43 seconds. Elapsed time: 4 seconds; current allocated memory: 222.395 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 222.395 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 223.207 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 224.156 MB.
INFO: [XFORM 203-510] Pipelining loop 'write_out_mem' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'write_out_mem' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:144) in function 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'write_in_stream' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:8) in function 'read_mem<float, 25088u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_100_1' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:102) in function 'maxp2d<6272u, 2u, 2u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_57_2' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:59) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'write_out_mem' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:144) in function 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_100_1' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:102) in function 'maxp2d<6272u, 2u, 2u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_57_2' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:59) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_29_1' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:29) in function 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_30_2' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:30) in function 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_107_2' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:104) in function 'maxp2d<6272u, 2u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_108_3' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:104) in function 'maxp2d<6272u, 2u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_112_4' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:112) in function 'maxp2d<6272u, 2u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_113_5' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:113) in function 'maxp2d<6272u, 2u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_64_3' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:64) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_65_4' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:67) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' completely with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:59) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.0' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:59) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.1' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:59) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:102) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.0' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.1' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp.elements' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:155) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp.elements.0' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:23) automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp.elements.1' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:23) automatically.
INFO: [XFORM 203-102] Partitioning array 'activation.elements' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:97) automatically.
INFO: [XFORM 203-102] Partitioning array 'activation.elements.2' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:97) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'accel' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:126), detected/extracted 5 process function(s): 
	 'entry_proc'
	 'read_mem<float, 25088u>'
	 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>'
	 'maxp2d<6272u, 2u, 2u>'
	 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:59:52) to (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:75:37) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:79:10) to (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:54:19) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 247.852 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_54_1' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:54:37) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>'.
INFO: [HLS 200-472] Inferring partial write operation for 'line_buffer' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:62:43)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 317.105 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accel' ...
WARNING: [SYN 201-103] Legalizing function name 'read_mem<float, 25088u>_Pipeline_write_in_stream' to 'read_mem_float_25088u_Pipeline_write_in_stream'.
WARNING: [SYN 201-103] Legalizing function name 'read_mem<float, 25088u>' to 'read_mem_float_25088u_s'.
WARNING: [SYN 201-103] Legalizing function name 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' to 'create_window_stream_maxp2d_28u_28u_32u_2u_2u_s'.
WARNING: [SYN 201-103] Legalizing function name 'maxp2d<6272u, 2u, 2u>' to 'maxp2d_6272u_2u_2u_s'.
WARNING: [SYN 201-103] Legalizing function name 'write_mem_wrapper<float,6272u,window,6272u>_Pipeline_write_out_mem' to 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem'.
WARNING: [SYN 201-103] Legalizing function name 'write_mem_wrapper<float,6272u,window,6272u>_Pipeline_write_out_mem1' to 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1'.
WARNING: [SYN 201-103] Legalizing function name 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>' to 'write_mem_wrapper_float_6272u_window_bool_2u_2u_6272u_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.07 seconds; current allocated memory: 317.496 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 317.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_mem_float_25088u_Pipeline_write_in_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'write_in_stream'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'write_in_stream'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 318.738 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 318.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_mem_float_25088u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 318.938 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 318.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'create_window_stream_maxp2d_28u_28u_32u_2u_2u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'line_buffer'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_54_1_VITIS_LOOP_57_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_54_1_VITIS_LOOP_57_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 320.703 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 320.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxp2d_6272u_2u_2u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_100_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_100_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 321.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 321.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'write_out_mem'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'write_out_mem'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 321.516 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 321.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'write_out_mem'.
WARNING: [HLS 200-885] The II Violation in module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1' (loop 'write_out_mem'): Unable to schedule bus request operation ('empty_36', maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:31) on port 'gmem' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:31) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1' (loop 'write_out_mem'): Unable to schedule bus request operation ('empty_38', maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:31) on port 'gmem' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:31) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1' (loop 'write_out_mem'): Unable to schedule bus request operation ('empty_40', maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:31) on port 'gmem' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:31) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 74, loop 'write_out_mem'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 322.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 322.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_mem_wrapper_float_6272u_window_bool_2u_2u_6272u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 323.203 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 323.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 323.203 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 323.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 323.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_mem_float_25088u_Pipeline_write_in_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_mem_float_25088u_Pipeline_write_in_stream' pipeline 'write_in_stream' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_mem_float_25088u_Pipeline_write_in_stream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 324.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_mem_float_25088u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_mem_float_25088u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 326.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'create_window_stream_maxp2d_28u_28u_32u_2u_2u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'create_window_stream_maxp2d_28u_28u_32u_2u_2u_s' pipeline 'VITIS_LOOP_54_1_VITIS_LOOP_57_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'create_window_stream_maxp2d_28u_28u_32u_2u_2u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 327.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxp2d_6272u_2u_2u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'maxp2d_6272u_2u_2u_s' pipeline 'VITIS_LOOP_100_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxp2d_6272u_2u_2u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 331.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem' pipeline 'write_out_mem' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 333.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1' pipeline 'write_out_mem' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 335.969 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu5p-flva2104-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu5p-flva2104-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.225 GB.
INFO: [HLS 200-10] Analyzing design file 'maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'in_stream_2' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:33:30)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.54 seconds. CPU system time: 0.46 seconds. Elapsed time: 1.85 seconds; current allocated memory: 221.098 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'void write_mem<float, 6272u>(hls::stream<float, 0>&, float*)' into 'void write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>(hls::stream<float, 0>&, float*, hls::stream<window<bool, 2u, 2u>, 0>&)' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:36:2)
INFO: [HLS 214-210] Disaggregating variable 'activation' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:96:49)
INFO: [HLS 214-248] Applying array_partition to 'activation': Complete partitioning on dimension 1. (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:96:49)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'activations_window_stream' with compact=bit mode in 4-bits (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:138:70)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'window_stream' with compact=bit mode in 128-bits (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:134:47)
INFO: [HLS 214-115] Multiple burst reads of length 1568 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:8:19)
INFO: [HLS 214-115] Multiple burst writes of length 392 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:21:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.window<float, 2, 2>s' into 'void create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>(hls::stream<float, 0>&, hls::stream<window<float, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i128.s_struct.window<float, 2, 2>s.1' into 'void create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>(hls::stream<float, 0>&, hls::stream<window<float, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.a2a2f32' into '_llvm.fpga.unpack.bits.s_struct.window<float, 2, 2>s.i128.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 2, 2>s.i128.1' into 'void maxp2d<6272u, 2u, 2u>(hls::stream<window<float, 2u, 2u>, 0>&, hls::stream<float, 0>&, hls::stream<window<bool, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i4.s_struct.window<bool, 2, 2>s.1' into 'void maxp2d<6272u, 2u, 2u>(hls::stream<window<float, 2u, 2u>, 0>&, hls::stream<float, 0>&, hls::stream<window<bool, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.window<bool, 2, 2>s' into 'void maxp2d<6272u, 2u, 2u>(hls::stream<window<float, 2u, 2u>, 0>&, hls::stream<float, 0>&, hls::stream<window<bool, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.72 seconds. CPU system time: 0.42 seconds. Elapsed time: 4.15 seconds; current allocated memory: 222.188 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 222.188 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 222.891 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 223.801 MB.
INFO: [XFORM 203-510] Pipelining loop 'write_out_mem' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'write_in_stream' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:8) in function 'read_mem<float, 25088u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_99_1' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:101) in function 'maxp2d<6272u, 2u, 2u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_56_2' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:58) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_99_1' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:101) in function 'maxp2d<6272u, 2u, 2u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_56_2' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:58) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_106_2' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:103) in function 'maxp2d<6272u, 2u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_107_3' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:103) in function 'maxp2d<6272u, 2u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_111_4' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:111) in function 'maxp2d<6272u, 2u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_112_5' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:112) in function 'maxp2d<6272u, 2u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_63_3' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:63) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_64_4' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:66) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' completely with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:58) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.0' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:58) automatically.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu5p-flva2104-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu5p-flva2104-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.225 GB.
INFO: [HLS 200-10] Analyzing design file 'maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp' ... 
WARNING: [HLS 207-5560] Array_Partition/Array_Reshape pragma is ignored, because variable is scalar type  (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:24:38)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.7 seconds. CPU system time: 0.44 seconds. Elapsed time: 1.95 seconds; current allocated memory: 221.098 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'void write_mem<float, 6272u>(hls::stream<float, 0>&, float*)' into 'void write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>(hls::stream<float, 0>&, float*, hls::stream<window<bool, 2u, 2u>, 0>&, window<bool, 2u, 2u>*)' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:37:2)
INFO: [HLS 214-131] Inlining function 'void write_mem<window<bool, 2u, 2u>, 6272u>(hls::stream<window<bool, 2u, 2u>, 0>&, window<bool, 2u, 2u>*)' into 'void write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>(hls::stream<float, 0>&, float*, hls::stream<window<bool, 2u, 2u>, 0>&, window<bool, 2u, 2u>*)' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:38:2)
INFO: [HLS 214-210] Disaggregating variable 'activation' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:98:49)
INFO: [HLS 214-210] Disaggregating variable 'temp.i'
INFO: [HLS 214-178] Inlining function 'window<bool, 2u, 2u>::operator=(window<bool, 2u, 2u> const&)' into 'void write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>(hls::stream<float, 0>&, float*, hls::stream<window<bool, 2u, 2u>, 0>&, window<bool, 2u, 2u>*)' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:35:0)
INFO: [HLS 214-248] Applying array_partition to 'activation': Complete partitioning on dimension 1. (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:98:49)
INFO: [HLS 214-248] Applying array_partition to 'temp.i': Complete partitioning on dimension 1.
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'activations_window_stream' with compact=bit mode in 4-bits (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:141:70)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'window_stream' with compact=bit mode in 128-bits (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:137:47)
INFO: [HLS 214-115] Multiple burst reads of length 1568 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:8:19)
INFO: [HLS 214-115] Multiple burst writes of length 392 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:21:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.window<float, 2, 2>s' into 'void create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>(hls::stream<float, 0>&, hls::stream<window<float, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i128.s_struct.window<float, 2, 2>s.1' into 'void create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>(hls::stream<float, 0>&, hls::stream<window<float, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.a2a2f32' into '_llvm.fpga.unpack.bits.s_struct.window<float, 2, 2>s.i128.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 2, 2>s.i128.1' into 'void maxp2d<6272u, 2u, 2u>(hls::stream<window<float, 2u, 2u>, 0>&, hls::stream<float, 0>&, hls::stream<window<bool, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i4.s_struct.window<bool, 2, 2>s.1' into 'void maxp2d<6272u, 2u, 2u>(hls::stream<window<float, 2u, 2u>, 0>&, hls::stream<float, 0>&, hls::stream<window<bool, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.window<bool, 2, 2>s' into 'void maxp2d<6272u, 2u, 2u>(hls::stream<window<float, 2u, 2u>, 0>&, hls::stream<float, 0>&, hls::stream<window<bool, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.a2a2i1' into '_llvm.fpga.unpack.bits.s_struct.window<bool, 2, 2>s.i4.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<bool, 2, 2>s.i4.1' into 'void write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>(hls::stream<float, 0>&, float*, hls::stream<window<bool, 2u, 2u>, 0>&, window<bool, 2u, 2u>*) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.77 seconds. CPU system time: 0.46 seconds. Elapsed time: 4.23 seconds; current allocated memory: 222.434 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 222.434 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 223.277 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 224.234 MB.
INFO: [XFORM 203-510] Pipelining loop 'write_out_mem' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'write_out_mem' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:144) in function 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'write_in_stream' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:8) in function 'read_mem<float, 25088u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_101_1' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:103) in function 'maxp2d<6272u, 2u, 2u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_2' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:60) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'write_out_mem' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:144) in function 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_101_1' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:103) in function 'maxp2d<6272u, 2u, 2u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_58_2' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:60) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_29_1' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:29) in function 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_30_2' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:30) in function 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_108_2' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:105) in function 'maxp2d<6272u, 2u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_109_3' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:105) in function 'maxp2d<6272u, 2u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_113_4' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:113) in function 'maxp2d<6272u, 2u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_114_5' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:114) in function 'maxp2d<6272u, 2u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_65_3' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:65) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_66_4' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:68) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' completely with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:60) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.0' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:60) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.1' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:60) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:103) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.0' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.1' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'activation.elements' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:98) automatically.
INFO: [XFORM 203-102] Partitioning array 'activation.elements.2' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:98) automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp.elements' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp.elements.2' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:155) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'accel' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:127), detected/extracted 5 process function(s): 
	 'entry_proc'
	 'read_mem<float, 25088u>'
	 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>'
	 'maxp2d<6272u, 2u, 2u>'
	 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:60:52) to (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:76:37) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:80:10) to (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:55:19) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 247.910 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_55_1' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:55:37) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>'.
INFO: [HLS 200-472] Inferring partial write operation for 'line_buffer' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:63:43)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.12 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.15 seconds; current allocated memory: 317.164 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accel' ...
WARNING: [SYN 201-103] Legalizing function name 'read_mem<float, 25088u>_Pipeline_write_in_stream' to 'read_mem_float_25088u_Pipeline_write_in_stream'.
WARNING: [SYN 201-103] Legalizing function name 'read_mem<float, 25088u>' to 'read_mem_float_25088u_s'.
WARNING: [SYN 201-103] Legalizing function name 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' to 'create_window_stream_maxp2d_28u_28u_32u_2u_2u_s'.
WARNING: [SYN 201-103] Legalizing function name 'maxp2d<6272u, 2u, 2u>' to 'maxp2d_6272u_2u_2u_s'.
WARNING: [SYN 201-103] Legalizing function name 'write_mem_wrapper<float,6272u,window,6272u>_Pipeline_write_out_mem' to 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem'.
WARNING: [SYN 201-103] Legalizing function name 'write_mem_wrapper<float,6272u,window,6272u>_Pipeline_write_out_mem1' to 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1'.
WARNING: [SYN 201-103] Legalizing function name 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>' to 'write_mem_wrapper_float_6272u_window_bool_2u_2u_6272u_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 317.605 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 317.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_mem_float_25088u_Pipeline_write_in_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'write_in_stream'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'write_in_stream'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 318.801 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 318.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_mem_float_25088u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 319.008 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 319.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'create_window_stream_maxp2d_28u_28u_32u_2u_2u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'line_buffer'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_55_1_VITIS_LOOP_58_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_55_1_VITIS_LOOP_58_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 320.777 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 320.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxp2d_6272u_2u_2u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_101_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_101_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 321.059 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 321.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'write_out_mem'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'write_out_mem'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 321.574 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 321.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'write_out_mem'.
WARNING: [HLS 200-885] The II Violation in module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1' (loop 'write_out_mem'): Unable to schedule bus request operation ('empty_36', maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:31) on port 'gmem' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:31) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1' (loop 'write_out_mem'): Unable to schedule bus request operation ('empty_38', maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:31) on port 'gmem' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:31) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1' (loop 'write_out_mem'): Unable to schedule bus request operation ('empty_40', maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:31) on port 'gmem' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:31) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 74, loop 'write_out_mem'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 322.262 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 322.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_mem_wrapper_float_6272u_window_bool_2u_2u_6272u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 323.305 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 323.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 323.305 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 323.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 323.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_mem_float_25088u_Pipeline_write_in_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_mem_float_25088u_Pipeline_write_in_stream' pipeline 'write_in_stream' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_mem_float_25088u_Pipeline_write_in_stream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 324.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_mem_float_25088u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_mem_float_25088u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 326.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'create_window_stream_maxp2d_28u_28u_32u_2u_2u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'create_window_stream_maxp2d_28u_28u_32u_2u_2u_s' pipeline 'VITIS_LOOP_55_1_VITIS_LOOP_58_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'create_window_stream_maxp2d_28u_28u_32u_2u_2u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 328.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxp2d_6272u_2u_2u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'maxp2d_6272u_2u_2u_s' pipeline 'VITIS_LOOP_101_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxp2d_6272u_2u_2u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 331.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem' pipeline 'write_out_mem' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 333.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1' pipeline 'write_out_mem' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1'.
INFO==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu5p-flva2104-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu5p-flva2104-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.225 GB.
INFO: [HLS 200-10] Analyzing design file 'maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.67 seconds. CPU system time: 0.44 seconds. Elapsed time: 1.91 seconds; current allocated memory: 221.098 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'void write_mem<float, 6272u>(hls::stream<float, 0>&, float*)' into 'void write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>(hls::stream<float, 0>&, float*, hls::stream<window<bool, 2u, 2u>, 0>&, window<bool, 2u, 2u>*)' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:36:2)
INFO: [HLS 214-131] Inlining function 'void write_mem<window<bool, 2u, 2u>, 6272u>(hls::stream<window<bool, 2u, 2u>, 0>&, window<bool, 2u, 2u>*)' into 'void write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>(hls::stream<float, 0>&, float*, hls::stream<window<bool, 2u, 2u>, 0>&, window<bool, 2u, 2u>*)' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:37:2)
INFO: [HLS 214-210] Disaggregating variable 'activation' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:97:49)
INFO: [HLS 214-178] Inlining function 'window<bool, 2u, 2u>::operator=(window<bool, 2u, 2u> const&)' into 'void write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>(hls::stream<float, 0>&, float*, hls::stream<window<bool, 2u, 2u>, 0>&, window<bool, 2u, 2u>*)' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:34:0)
INFO: [HLS 214-248] Applying array_partition to 'activation': Complete partitioning on dimension 1. (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:97:49)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'activations_window_stream' with compact=bit mode in 4-bits (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:140:70)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'window_stream' with compact=bit mode in 128-bits (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:136:47)
INFO: [HLS 214-115] Multiple burst reads of length 1568 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:8:19)
INFO: [HLS 214-115] Multiple burst writes of length 392 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:21:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.window<float, 2, 2>s' into 'void create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>(hls::stream<float, 0>&, hls::stream<window<float, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i128.s_struct.window<float, 2, 2>s.1' into 'void create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>(hls::stream<float, 0>&, hls::stream<window<float, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.a2a2f32' into '_llvm.fpga.unpack.bits.s_struct.window<float, 2, 2>s.i128.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 2, 2>s.i128.1' into 'void maxp2d<6272u, 2u, 2u>(hls::stream<window<float, 2u, 2u>, 0>&, hls::stream<float, 0>&, hls::stream<window<bool, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i4.s_struct.window<bool, 2, 2>s.1' into 'void maxp2d<6272u, 2u, 2u>(hls::stream<window<float, 2u, 2u>, 0>&, hls::stream<float, 0>&, hls::stream<window<bool, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.window<bool, 2, 2>s' into 'void maxp2d<6272u, 2u, 2u>(hls::stream<window<float, 2u, 2u>, 0>&, hls::stream<float, 0>&, hls::stream<window<bool, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.a2a2i1' into '_llvm.fpga.unpack.bits.s_struct.window<bool, 2, 2>s.i4.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<bool, 2, 2>s.i4.1' into 'void write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>(hls::stream<float, 0>&, float*, hls::stream<window<bool, 2u, 2u>, 0>&, window<bool, 2u, 2u>*) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.76 seconds. CPU system time: 0.45 seconds. Elapsed time: 4.2 seconds; current allocated memory: 222.395 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 222.395 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 223.211 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 224.156 MB.
INFO: [XFORM 203-510] Pipelining loop 'write_out_mem' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'write_out_mem' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:144) in function 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'write_in_stream' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:8) in function 'read_mem<float, 25088u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_100_1' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:102) in function 'maxp2d<6272u, 2u, 2u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_57_2' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:59) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'write_out_mem' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:144) in function 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_100_1' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:102) in function 'maxp2d<6272u, 2u, 2u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_57_2' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:59) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_29_1' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:29) in function 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_30_2' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:30) in function 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_107_2' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:104) in function 'maxp2d<6272u, 2u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_108_3' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:104) in function 'maxp2d<6272u, 2u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_112_4' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:112) in function 'maxp2d<6272u, 2u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_113_5' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:113) in function 'maxp2d<6272u, 2u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_64_3' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:64) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_65_4' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:67) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' completely with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:59) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.0' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:59) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.1' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:59) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:102) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.0' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.1' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp.elements' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:155) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp.elements.0' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:23) automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp.elements.1' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:23) automatically.
INFO: [XFORM 203-102] Partitioning array 'activation.elements' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:97) automatically.
INFO: [XFORM 203-102] Partitioning array 'activation.elements.2' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:97) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'accel' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:126), detected/extracted 5 process function(s): 
	 'entry_proc'
	 'read_mem<float, 25088u>'
	 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>'
	 'maxp2d<6272u, 2u, 2u>'
	 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:59:52) to (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:75:37) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:79:10) to (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:54:19) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 247.848 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_54_1' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:54:37) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>'.
INFO: [HLS 200-472] Inferring partial write operation for 'line_buffer' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:62:43)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 317.102 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accel' ...
WARNING: [SYN 201-103] Legalizing function name 'read_mem<float, 25088u>_Pipeline_write_in_stream' to 'read_mem_float_25088u_Pipeline_write_in_stream'.
WARNING: [SYN 201-103] Legalizing function name 'read_mem<float, 25088u>' to 'read_mem_float_25088u_s'.
WARNING: [SYN 201-103] Legalizing function name 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' to 'create_window_stream_maxp2d_28u_28u_32u_2u_2u_s'.
WARNING: [SYN 201-103] Legalizing function name 'maxp2d<6272u, 2u, 2u>' to 'maxp2d_6272u_2u_2u_s'.
WARNING: [SYN 201-103] Legalizing function name 'write_mem_wrapper<float,6272u,window,6272u>_Pipeline_write_out_mem' to 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem'.
WARNING: [SYN 201-103] Legalizing function name 'write_mem_wrapper<float,6272u,window,6272u>_Pipeline_write_out_mem1' to 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1'.
WARNING: [SYN 201-103] Legalizing function name 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>' to 'write_mem_wrapper_float_6272u_window_bool_2u_2u_6272u_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.05 seconds; current allocated memory: 317.500 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 317.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_mem_float_25088u_Pipeline_write_in_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'write_in_stream'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'write_in_stream'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 318.742 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 318.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_mem_float_25088u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 318.938 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 318.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'create_window_stream_maxp2d_28u_28u_32u_2u_2u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'line_buffer'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_54_1_VITIS_LOOP_57_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_54_1_VITIS_LOOP_57_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 320.703 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 320.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxp2d_6272u_2u_2u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_100_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_100_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 321.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 321.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'write_out_mem'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'write_out_mem'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 321.516 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 321.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'write_out_mem'.
WARNING: [HLS 200-885] The II Violation in module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1' (loop 'write_out_mem'): Unable to schedule bus request operation ('empty_36', maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:31) on port 'gmem' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:31) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1' (loop 'write_out_mem'): Unable to schedule bus request operation ('empty_38', maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:31) on port 'gmem' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:31) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1' (loop 'write_out_mem'): Unable to schedule bus request operation ('empty_40', maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:31) on port 'gmem' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:31) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 74, loop 'write_out_mem'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 322.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 322.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_mem_wrapper_float_6272u_window_bool_2u_2u_6272u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 323.199 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 323.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 323.199 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 323.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 323.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_mem_float_25088u_Pipeline_write_in_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_mem_float_25088u_Pipeline_write_in_stream' pipeline 'write_in_stream' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_mem_float_25088u_Pipeline_write_in_stream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 324.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_mem_float_25088u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_mem_float_25088u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 326.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'create_window_stream_maxp2d_28u_28u_32u_2u_2u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'create_window_stream_maxp2d_28u_28u_32u_2u_2u_s' pipeline 'VITIS_LOOP_54_1_VITIS_LOOP_57_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'create_window_stream_maxp2d_28u_28u_32u_2u_2u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 327.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxp2d_6272u_2u_2u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'maxp2d_6272u_2u_2u_s' pipeline 'VITIS_LOOP_100_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxp2d_6272u_2u_2u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 331.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem' pipeline 'write_out_mem' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 333.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1' pipeline 'write_out_mem' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 335.969 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu5p-flva2104-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu5p-flva2104-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.225 GB.
INFO: [HLS 200-10] Analyzing design file 'maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp' ... 
WARNING: [HLS 207-910] 'INLINE' macro redefined (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_common.h:170:9)
INFO: [HLS 207-71] previous definition is here (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_vector.h:19:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.81 seconds. CPU system time: 0.45 seconds. Elapsed time: 5.07 seconds; current allocated memory: 221.098 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'void write_mem<float, 6272u>(hls::stream<float, 0>&, float*)' into 'void write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>(hls::stream<float, 0>&, float*, hls::stream<window<bool, 2u, 2u>, 0>&, window<bool, 2u, 2u>*)' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:37:2)
INFO: [HLS 214-131] Inlining function 'void write_mem<window<bool, 2u, 2u>, 6272u>(hls::stream<window<bool, 2u, 2u>, 0>&, window<bool, 2u, 2u>*)' into 'void write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>(hls::stream<float, 0>&, float*, hls::stream<window<bool, 2u, 2u>, 0>&, window<bool, 2u, 2u>*)' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:38:2)
INFO: [HLS 214-178] Inlining function 'window<bool, 2u, 2u>::operator=(window<bool, 2u, 2u> const&)' into 'void write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>(hls::stream<float, 0>&, float*, hls::stream<window<bool, 2u, 2u>, 0>&, window<bool, 2u, 2u>*)' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:35:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'activations_window_stream' with compact=bit mode in 4-bits (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:140:70)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'window_stream' with compact=bit mode in 128-bits (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:136:47)
INFO: [HLS 214-115] Multiple burst reads of length 1568 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:9:19)
INFO: [HLS 214-115] Multiple burst writes of length 392 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:22:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.window<float, 2, 2>s' into 'void create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>(hls::stream<float, 0>&, hls::stream<window<float, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i128.s_struct.window<float, 2, 2>s.1' into 'void create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>(hls::stream<float, 0>&, hls::stream<window<float, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.a2a2f32' into '_llvm.fpga.unpack.bits.s_struct.window<float, 2, 2>s.i128.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 2, 2>s.i128.1' into 'void maxp2d<6272u, 2u, 2u>(hls::stream<window<float, 2u, 2u>, 0>&, hls::stream<float, 0>&, hls::stream<window<bool, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i4.s_struct.window<bool, 2, 2>s.1' into 'void maxp2d<6272u, 2u, 2u>(hls::stream<window<float, 2u, 2u>, 0>&, hls::stream<float, 0>&, hls::stream<window<bool, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.window<bool, 2, 2>s' into 'void maxp2d<6272u, 2u, 2u>(hls::stream<window<float, 2u, 2u>, 0>&, hls::stream<float, 0>&, hls::stream<window<bool, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.a2a2i1' into '_llvm.fpga.unpack.bits.s_struct.window<bool, 2, 2>s.i4.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<bool, 2, 2>s.i4.1' into 'void write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>(hls::stream<float, 0>&, float*, hls::stream<window<bool, 2u, 2u>, 0>&, window<bool, 2u, 2u>*) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.36 seconds. CPU system time: 0.48 seconds. Elapsed time: 3.86 seconds; current allocated memory: 222.398 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 222.398 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 229.762 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 240.102 MB.
INFO: [XFORM 203-510] Pipelining loop 'write_out_mem' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'write_out_mem' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:144) in function 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'write_in_stream' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:9) in function 'read_mem<float, 25088u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_100_1' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:102) in function 'maxp2d<6272u, 2u, 2u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_2' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:60) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'write_out_mem' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:144) in function 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_100_1' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:102) in function 'maxp2d<6272u, 2u, 2u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_58_2' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:60) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_29_1' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:29) in function 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_30_2' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:30) in function 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_107_2' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:107) in function 'maxp2d<6272u, 2u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_108_3' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:108) in function 'maxp2d<6272u, 2u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_112_4' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:112) in function 'maxp2d<6272u, 2u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_113_5' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:113) in function 'maxp2d<6272u, 2u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_65_3' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:65) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_66_4' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:68) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' completely with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:60) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.0' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:60) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.1' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:60) automatically.
INFO: [XFORM 203-102] Partitioning array 'activation.elements' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:98) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:102) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'activation.elements.0' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:98) automatically.
INFO: [XFORM 203-102] Partitioning array 'activation.elements.1' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:98) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.0' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.1' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp.elements' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:155) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp.elements.0' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:24) automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp.elements.1' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:24) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'accel' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:126), detected/extracted 5 process function(s): 
	 'entry_proc'
	 'read_mem<float, 25088u>'
	 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>'
	 'maxp2d<6272u, 2u, 2u>'
	 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:60:52) to (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:76:37) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:80:10) to (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:55:19) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 272.609 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_55_1' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:55:37) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>'.
INFO: [HLS 200-472] Inferring partial write operation for 'line_buffer' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:63:43)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.12 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.16 seconds; current allocated memory: 344.551 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accel' ...
WARNING: [SYN 201-103] Legalizing function name 'read_mem<float, 25088u>_Pipeline_write_in_stream' to 'read_mem_float_25088u_Pipeline_write_in_stream'.
WARNING: [SYN 201-103] Legalizing function name 'read_mem<float, 25088u>' to 'read_mem_float_25088u_s'.
WARNING: [SYN 201-103] Legalizing function name 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' to 'create_window_stream_maxp2d_28u_28u_32u_2u_2u_s'.
WARNING: [SYN 201-103] Legalizing function name 'maxp2d<6272u, 2u, 2u>' to 'maxp2d_6272u_2u_2u_s'.
WARNING: [SYN 201-103] Legalizing function name 'write_mem_wrapper<float,6272u,window,6272u>_Pipeline_write_out_mem' to 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem'.
WARNING: [SYN 201-103] Legalizing function name 'write_mem_wrapper<float,6272u,window,6272u>_Pipeline_write_out_mem1' to 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1'.
WARNING: [SYN 201-103] Legalizing function name 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>' to 'write_mem_wrapper_float_6272u_window_bool_2u_2u_6272u_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 344.965 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 344.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_mem_float_25088u_Pipeline_write_in_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'write_in_stream'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'write_in_stream'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 346.176 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 346.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_mem_float_25088u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 346.367 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 346.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'create_window_stream_maxp2d_28u_28u_32u_2u_2u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'line_buffer'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_55_1_VITIS_LOOP_58_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_55_1_VITIS_LOOP_58_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 348.137 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 348.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxp2d_6272u_2u_2u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_100_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_100_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 348.430 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 348.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'write_out_mem'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'write_out_mem'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 348.953 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 348.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'write_out_mem'.
WARNING: [HLS 200-885] The II Violation in module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1' (loop 'write_out_mem'): Unable to schedule bus request operation ('empty_36', maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:31) on port 'gmem' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:31) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1' (loop 'write_out_mem'): Unable to schedule bus request operation ('empty_38', maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:31) on port 'gmem' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:31) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1' (loop 'write_out_mem'): Unable to schedule bus request operation ('empty_40', maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:31) on port 'gmem' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:31) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 74, loop 'write_out_mem'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 349.613 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 349.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_mem_wrapper_float_6272u_window_bool_2u_2u_6272u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 350.680 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 350.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 350.680 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 350.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 350.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_mem_float_25088u_Pipeline_write_in_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_mem_float_25088u_Pipeline_write_in_stream' pipeline 'write_in_stream' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_mem_float_25088u_Pipeline_write_in_stream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 351.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_mem_float_25088u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_mem_float_25088u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 353.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'create_window_stream_maxp2d_28u_28u_32u_2u_2u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'create_window_stream_maxp2d_28u_28u_32u_2u_2u_s' pipeline 'VITIS_LOOP_55_1_VITIS_LOOP_58_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'create_window_stream_maxp2d_28u_28u_32u_2u_2u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 355.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxp2d_6272u_2u_2u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'maxp2d_6272u_2u_2u_s' pipeline 'VITIS_LOOP_100_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxp2d_6272u_2u_2u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 358.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem' pipeline 'write_out_mem' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 361.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1' pipeline 'write_out_mem' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu5p-flva2104-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu5p-flva2104-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.225 GB.
INFO: [HLS 200-10] Analyzing design file 'maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp' ... 
WARNING: [HLS 207-910] 'INLINE' macro redefined (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_common.h:170:9)
INFO: [HLS 207-71] previous definition is here (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_vector.h:19:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6.26 seconds. CPU system time: 0.54 seconds. Elapsed time: 5.65 seconds; current allocated memory: 221.098 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'void write_mem<float, 6272u>(hls::stream<float, 0>&, float*)' into 'void write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>(hls::stream<float, 0>&, float*, hls::stream<window<bool, 2u, 2u>, 0>&, window<bool, 2u, 2u>*)' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:37:2)
INFO: [HLS 214-131] Inlining function 'void write_mem<window<bool, 2u, 2u>, 6272u>(hls::stream<window<bool, 2u, 2u>, 0>&, window<bool, 2u, 2u>*)' into 'void write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>(hls::stream<float, 0>&, float*, hls::stream<window<bool, 2u, 2u>, 0>&, window<bool, 2u, 2u>*)' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:38:2)
INFO: [HLS 214-178] Inlining function 'window<bool, 2u, 2u>::operator=(window<bool, 2u, 2u> const&)' into 'void write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>(hls::stream<float, 0>&, float*, hls::stream<window<bool, 2u, 2u>, 0>&, window<bool, 2u, 2u>*)' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:35:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'activations_window_stream' with compact=bit mode in 4-bits (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:140:70)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'window_stream' with compact=bit mode in 128-bits (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:136:47)
INFO: [HLS 214-115] Multiple burst reads of length 1568 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:9:19)
INFO: [HLS 214-115] Multiple burst writes of length 392 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:22:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.window<float, 2, 2>s' into 'void create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>(hls::stream<float, 0>&, hls::stream<window<float, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i128.s_struct.window<float, 2, 2>s.1' into 'void create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>(hls::stream<float, 0>&, hls::stream<window<float, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.a2a2f32' into '_llvm.fpga.unpack.bits.s_struct.window<float, 2, 2>s.i128.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 2, 2>s.i128.1' into 'void maxp2d<6272u, 2u, 2u>(hls::stream<window<float, 2u, 2u>, 0>&, hls::stream<float, 0>&, hls::stream<window<bool, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i4.s_struct.window<bool, 2, 2>s.1' into 'void maxp2d<6272u, 2u, 2u>(hls::stream<window<float, 2u, 2u>, 0>&, hls::stream<float, 0>&, hls::stream<window<bool, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.window<bool, 2, 2>s' into 'void maxp2d<6272u, 2u, 2u>(hls::stream<window<float, 2u, 2u>, 0>&, hls::stream<float, 0>&, hls::stream<window<bool, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.a2a2i1' into '_llvm.fpga.unpack.bits.s_struct.window<bool, 2, 2>s.i4.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<bool, 2, 2>s.i4.1' into 'void write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>(hls::stream<float, 0>&, float*, hls::stream<window<bool, 2u, 2u>, 0>&, window<bool, 2u, 2u>*) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.9 seconds. CPU system time: 0.44 seconds. Elapsed time: 4.34 seconds; current allocated memory: 222.398 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 222.398 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 231.023 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 241.828 MB.
INFO: [XFORM 203-510] Pipelining loop 'write_out_mem' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'write_out_mem' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:144) in function 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'write_in_stream' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:9) in function 'read_mem<float, 25088u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_100_1' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:102) in function 'maxp2d<6272u, 2u, 2u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_2' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:60) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'write_out_mem' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:144) in function 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_100_1' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:102) in function 'maxp2d<6272u, 2u, 2u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_58_2' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:60) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_29_1' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:29) in function 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_30_2' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:30) in function 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_107_2' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:104) in function 'maxp2d<6272u, 2u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_108_3' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:104) in function 'maxp2d<6272u, 2u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_112_4' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:112) in function 'maxp2d<6272u, 2u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_113_5' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:113) in function 'maxp2d<6272u, 2u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_65_3' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:65) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_66_4' in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' completely with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:60) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.0' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:60) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.1' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:60) automatically.
INFO: [XFORM 203-102] Partitioning array 'activation.elements' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:98) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:102) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'activation.elements.0' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:98) automatically.
INFO: [XFORM 203-102] Partitioning array 'activation.elements.1' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:98) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.0' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.1' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp.elements' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:155) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp.elements.0' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:24) automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp.elements.1' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:24) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'accel' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:126), detected/extracted 5 process function(s): 
	 'entry_proc'
	 'read_mem<float, 25088u>'
	 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>'
	 'maxp2d<6272u, 2u, 2u>'
	 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:60:52) to (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:76:8) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:55:19) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 274.605 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_55_1' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:52:13) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>'.
INFO: [HLS 200-472] Inferring partial write operation for 'line_buffer' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:63:43)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.15 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.19 seconds; current allocated memory: 346.160 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accel' ...
WARNING: [SYN 201-103] Legalizing function name 'read_mem<float, 25088u>_Pipeline_write_in_stream' to 'read_mem_float_25088u_Pipeline_write_in_stream'.
WARNING: [SYN 201-103] Legalizing function name 'read_mem<float, 25088u>' to 'read_mem_float_25088u_s'.
WARNING: [SYN 201-103] Legalizing function name 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' to 'create_window_stream_maxp2d_28u_28u_32u_2u_2u_s'.
WARNING: [SYN 201-103] Legalizing function name 'maxp2d<6272u, 2u, 2u>' to 'maxp2d_6272u_2u_2u_s'.
WARNING: [SYN 201-103] Legalizing function name 'write_mem_wrapper<float,6272u,window,6272u>_Pipeline_write_out_mem' to 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem'.
WARNING: [SYN 201-103] Legalizing function name 'write_mem_wrapper<float,6272u,window,6272u>_Pipeline_write_out_mem1' to 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1'.
WARNING: [SYN 201-103] Legalizing function name 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>' to 'write_mem_wrapper_float_6272u_window_bool_2u_2u_6272u_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 346.629 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 346.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_mem_float_25088u_Pipeline_write_in_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'write_in_stream'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'write_in_stream'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 347.844 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 347.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_mem_float_25088u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 348.027 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 348.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'create_window_stream_maxp2d_28u_28u_32u_2u_2u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'line_buffer'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_55_1_VITIS_LOOP_58_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_55_1_VITIS_LOOP_58_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 349.785 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 349.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxp2d_6272u_2u_2u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_100_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_100_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 350.152 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 350.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'write_out_mem'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'write_out_mem'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 350.664 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 350.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'write_out_mem'.
WARNING: [HLS 200-885] The II Violation in module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1' (loop 'write_out_mem'): Unable to schedule bus request operation ('empty_36', maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:31) on port 'gmem' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:31) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1' (loop 'write_out_mem'): Unable to schedule bus request operation ('empty_38', maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:31) on port 'gmem' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:31) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1' (loop 'write_out_mem'): Unable to schedule bus request operation ('empty_40', maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:31) on port 'gmem' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:31) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 74, loop 'write_out_mem'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 351.328 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 351.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_mem_wrapper_float_6272u_window_bool_2u_2u_6272u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 352.391 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 352.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 352.391 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 352.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 352.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_mem_float_25088u_Pipeline_write_in_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_mem_float_25088u_Pipeline_write_in_stream' pipeline 'write_in_stream' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_mem_float_25088u_Pipeline_write_in_stream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 353.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_mem_float_25088u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_mem_float_25088u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 355.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'create_window_stream_maxp2d_28u_28u_32u_2u_2u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'create_window_stream_maxp2d_28u_28u_32u_2u_2u_s' pipeline 'VITIS_LOOP_55_1_VITIS_LOOP_58_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'create_window_stream_maxp2d_28u_28u_32u_2u_2u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 357.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxp2d_6272u_2u_2u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'maxp2d_6272u_2u_2u_s' pipeline 'VITIS_LOOP_100_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxp2d_6272u_2u_2u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 360.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem' pipeline 'write_out_mem' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 363.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1' pipeline 'write_out_mem' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 365.352 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu5p-flva2104-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu5p-flva2104-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.225 GB.
INFO: [HLS 200-10] Analyzing design file 'maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp' ... 
WARNING: [HLS 207-910] 'INLINE' macro redefined (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_common.h:170:9)
INFO: [HLS 207-71] previous definition is here (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_vector.h:19:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6.32 seconds. CPU system time: 0.56 seconds. Elapsed time: 5.86 seconds; current allocated memory: 221.098 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'void write_mem<float, 6272u>(hls::stream<float, 0>&, float*)' into 'void write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>(hls::stream<float, 0>&, float*, hls::stream<window<bool, 2u, 2u>, 0>&, window<bool, 2u, 2u>*)' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:37:2)
INFO: [HLS 214-131] Inlining function 'void write_mem<window<bool, 2u, 2u>, 6272u>(hls::stream<window<bool, 2u, 2u>, 0>&, window<bool, 2u, 2u>*)' into 'void write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>(hls::stream<float, 0>&, float*, hls::stream<window<bool, 2u, 2u>, 0>&, window<bool, 2u, 2u>*)' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:38:2)
INFO: [HLS 214-178] Inlining function 'window<bool, 2u, 2u>::operator=(window<bool, 2u, 2u> const&)' into 'void write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>(hls::stream<float, 0>&, float*, hls::stream<window<bool, 2u, 2u>, 0>&, window<bool, 2u, 2u>*)' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:35:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'activations_window_stream' with compact=bit mode in 4-bits (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:140:70)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'window_stream' with compact=bit mode in 128-bits (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:136:47)
INFO: [HLS 214-115] Multiple burst reads of length 1568 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:9:19)
INFO: [HLS 214-115] Multiple burst writes of length 392 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:22:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.window<float, 2, 2>s' into 'void create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>(hls::stream<float, 0>&, hls::stream<window<float, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i128.s_struct.window<float, 2, 2>s.1' into 'void create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>(hls::stream<float, 0>&, hls::stream<window<float, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.a2a2f32' into '_llvm.fpga.unpack.bits.s_struct.window<float, 2, 2>s.i128.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 2, 2>s.i128.1' into 'void maxp2d<6272u, 2u, 2u>(hls::stream<window<float, 2u, 2u>, 0>&, hls::stream<float, 0>&, hls::stream<window<bool, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i4.s_struct.window<bool, 2, 2>s.1' into 'void maxp2d<6272u, 2u, 2u>(hls::stream<window<float, 2u, 2u>, 0>&, hls::stream<float, 0>&, hls::stream<window<bool, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.window<bool, 2, 2>s' into 'void maxp2d<6272u, 2u, 2u>(hls::stream<window<float, 2u, 2u>, 0>&, hls::stream<float, 0>&, hls::stream<window<bool, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.a2a2i1' into '_llvm.fpga.unpack.bits.s_struct.window<bool, 2, 2>s.i4.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<bool, 2, 2>s.i4.1' into 'void write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>(hls::stream<float, 0>&, float*, hls::stream<window<bool, 2u, 2u>, 0>&, window<bool, 2u, 2u>*) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.09 seconds. CPU system time: 0.5 seconds. Elapsed time: 4.59 seconds; current allocated memory: 222.398 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 222.398 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 231.930 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.13 seconds; current allocated memory: 244.207 MB.
INFO: [XFORM 203-510] Pipelining loop 'write_out_mem' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'write_out_mem' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:144) in function 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'write_in_stream' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:9) in function 'read_mem<float, 25088u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_100_1' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:102) in function 'maxp2d<6272u, 2u, 2u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_2' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:60) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'write_out_mem' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:144) in function 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_100_1' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:102) in function 'maxp2d<6272u, 2u, 2u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_58_2' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:60) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_29_1' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:29) in function 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_30_2' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:30) in function 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_107_2' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:104) in function 'maxp2d<6272u, 2u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_108_3' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:104) in function 'maxp2d<6272u, 2u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_112_4' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:112) in function 'maxp2d<6272u, 2u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_113_5' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:113) in function 'maxp2d<6272u, 2u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_65_3' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:65) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_66_4' in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' completely with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:60) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.0' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:60) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.1' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:60) automatically.
INFO: [XFORM 203-102] Partitioning array 'activation.elements' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:98) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:102) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'activation.elements.0' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:98) automatically.
INFO: [XFORM 203-102] Partitioning array 'activation.elements.1' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:98) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.0' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.1' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp.elements' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:155) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp.elements.0' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:24) automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp.elements.1' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:24) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'accel' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:126), detected/extracted 5 process function(s): 
	 'entry_proc'
	 'read_mem<float, 25088u>'
	 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>'
	 'maxp2d<6272u, 2u, 2u>'
	 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:60:52) to (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:76:8) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:55:19) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 279.062 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_55_1' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:52:13) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>'.
INFO: [HLS 200-472] Inferring partial write operation for 'line_buffer' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:63:43)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.17 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.19 seconds; current allocated memory: 351.203 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accel' ...
WARNING: [SYN 201-103] Legalizing function name 'read_mem<float, 25088u>_Pipeline_write_in_stream' to 'read_mem_float_25088u_Pipeline_write_in_stream'.
WARNING: [SYN 201-103] Legalizing function name 'read_mem<float, 25088u>' to 'read_mem_float_25088u_s'.
WARNING: [SYN 201-103] Legalizing function name 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' to 'create_window_stream_maxp2d_28u_28u_32u_2u_2u_s'.
WARNING: [SYN 201-103] Legalizing function name 'maxp2d<6272u, 2u, 2u>' to 'maxp2d_6272u_2u_2u_s'.
WARNING: [SYN 201-103] Legalizing function name 'write_mem_wrapper<float,6272u,window,6272u>_Pipeline_write_out_mem' to 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem'.
WARNING: [SYN 201-103] Legalizing function name 'write_mem_wrapper<float,6272u,window,6272u>_Pipeline_write_out_mem1' to 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1'.
WARNING: [SYN 201-103] Legalizing function name 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>' to 'write_mem_wrapper_float_6272u_window_bool_2u_2u_6272u_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 351.539 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 351.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_mem_float_25088u_Pipeline_write_in_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'write_in_stream'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'write_in_stream'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 352.750 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 352.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_mem_float_25088u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 352.918 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 352.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'create_window_stream_maxp2d_28u_28u_32u_2u_2u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'line_buffer'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_55_1_VITIS_LOOP_58_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_55_1_VITIS_LOOP_58_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 354.691 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 354.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxp2d_6272u_2u_2u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_100_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_100_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 355.062 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 355.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'write_out_mem'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'write_out_mem'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 355.578 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 355.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'write_out_mem'.
WARNING: [HLS 200-885] The II Violation in module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1' (loop 'write_out_mem'): Unable to schedule bus request operation ('empty_36', maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:31) on port 'gmem' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:31) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1' (loop 'write_out_mem'): Unable to schedule bus request operation ('empty_38', maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:31) on port 'gmem' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:31) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1' (loop 'write_out_mem'): Unable to schedule bus request operation ('empty_40', maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:31) on port 'gmem' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:31) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 74, loop 'write_out_mem'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 356.312 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 356.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_mem_wrapper_float_6272u_window_bool_2u_2u_6272u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 357.301 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 357.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 357.301 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 357.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 357.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_mem_float_25088u_Pipeline_write_in_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_mem_float_25088u_Pipeline_write_in_stream' pipeline 'write_in_stream' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_mem_float_25088u_Pipeline_write_in_stream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 358.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_mem_float_25088u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_mem_float_25088u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 360.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'create_window_stream_maxp2d_28u_28u_32u_2u_2u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'create_window_stream_maxp2d_28u_28u_32u_2u_2u_s' pipeline 'VITIS_LOOP_55_1_VITIS_LOOP_58_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'create_window_stream_maxp2d_28u_28u_32u_2u_2u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 362.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxp2d_6272u_2u_2u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'maxp2d_6272u_2u_2u_s' pipeline 'VITIS_LOOP_100_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxp2d_6272u_2u_2u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.64 seconds. CPU system time: 0 seconds. Elapsed time: 0.64 seconds; current allocated memory: 365.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem' pipeline 'write_out_mem' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 368.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1' pipeline 'write_out_mem' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 370.270 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu5p-flva2104-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu5p-flva2104-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.225 GB.
INFO: [HLS 200-10] Analyzing design file 'maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.68 seconds. CPU system time: 0.43 seconds. Elapsed time: 1.97 seconds; current allocated memory: 221.098 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'void write_mem<float, 6272u>(hls::stream<float, 0>&, float*)' into 'void write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>(hls::stream<float, 0>&, float*, hls::stream<window<bool, 2u, 2u>, 0>&, window<bool, 2u, 2u>*)' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:36:2)
INFO: [HLS 214-131] Inlining function 'void write_mem<window<bool, 2u, 2u>, 6272u>(hls::stream<window<bool, 2u, 2u>, 0>&, window<bool, 2u, 2u>*)' into 'void write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>(hls::stream<float, 0>&, float*, hls::stream<window<bool, 2u, 2u>, 0>&, window<bool, 2u, 2u>*)' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:37:2)
INFO: [HLS 214-178] Inlining function 'window<bool, 2u, 2u>::operator=(window<bool, 2u, 2u> const&)' into 'void write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>(hls::stream<float, 0>&, float*, hls::stream<window<bool, 2u, 2u>, 0>&, window<bool, 2u, 2u>*)' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:34:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'activations_window_stream' with compact=bit mode in 4-bits (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:139:70)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'window_stream' with compact=bit mode in 128-bits (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:135:47)
INFO: [HLS 214-115] Multiple burst reads of length 1568 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:8:19)
INFO: [HLS 214-115] Multiple burst writes of length 392 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:21:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.window<float, 2, 2>s' into 'void create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>(hls::stream<float, 0>&, hls::stream<window<float, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i128.s_struct.window<float, 2, 2>s.1' into 'void create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>(hls::stream<float, 0>&, hls::stream<window<float, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.a2a2f32' into '_llvm.fpga.unpack.bits.s_struct.window<float, 2, 2>s.i128.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 2, 2>s.i128.1' into 'void maxp2d<6272u, 2u, 2u>(hls::stream<window<float, 2u, 2u>, 0>&, hls::stream<float, 0>&, hls::stream<window<bool, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i4.s_struct.window<bool, 2, 2>s.1' into 'void maxp2d<6272u, 2u, 2u>(hls::stream<window<float, 2u, 2u>, 0>&, hls::stream<float, 0>&, hls::stream<window<bool, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.window<bool, 2, 2>s' into 'void maxp2d<6272u, 2u, 2u>(hls::stream<window<float, 2u, 2u>, 0>&, hls::stream<float, 0>&, hls::stream<window<bool, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.a2a2i1' into '_llvm.fpga.unpack.bits.s_struct.window<bool, 2, 2>s.i4.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<bool, 2, 2>s.i4.1' into 'void write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>(hls::stream<float, 0>&, float*, hls::stream<window<bool, 2u, 2u>, 0>&, window<bool, 2u, 2u>*) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.7 seconds. CPU system time: 0.4 seconds. Elapsed time: 4.12 seconds; current allocated memory: 222.328 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 222.328 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 223.121 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 224.055 MB.
INFO: [XFORM 203-510] Pipelining loop 'write_out_mem' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'write_out_mem' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:144) in function 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'write_in_stream' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:8) in function 'read_mem<float, 25088u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_99_1' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:101) in function 'maxp2d<6272u, 2u, 2u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_57_2' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:59) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'write_out_mem' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:144) in function 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_99_1' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:101) in function 'maxp2d<6272u, 2u, 2u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_57_2' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:59) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_29_1' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:29) in function 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_30_2' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:30) in function 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_106_2' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:103) in function 'maxp2d<6272u, 2u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_107_3' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:103) in function 'maxp2d<6272u, 2u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_111_4' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:111) in function 'maxp2d<6272u, 2u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_112_5' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:112) in function 'maxp2d<6272u, 2u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_64_3' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:64) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_65_4' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:67) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' completely with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:59) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.0' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:59) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.1' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:59) automatically.
INFO: [XFORM 203-102] Partitioning array 'activation.elements' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:97) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:101) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'activation.elements.0' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:97) automatically.
INFO: [XFORM 203-102] Partitioning array 'activation.elements.1' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:97) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.0' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.1' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp.elements' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:155) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp.elements.0' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:23) automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp.elements.1' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:23) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'accel' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:125), detected/extracted 5 process function(s): 
	 'entry_proc'
	 'read_mem<float, 25088u>'
	 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>'
	 'maxp2d<6272u, 2u, 2u>'
	 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:59:52) to (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:75:37) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:79:10) to (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:54:19) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 247.758 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_54_1' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:54:37) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>'.
INFO: [HLS 200-472] Inferring partial write operation for 'line_buffer' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:62:43)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.1 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.14 seconds; current allocated memory: 314.914 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accel' ...
WARNING: [SYN 201-103] Legalizing function name 'read_mem<float, 25088u>_Pipeline_write_in_stream' to 'read_mem_float_25088u_Pipeline_write_in_stream'.
WARNING: [SYN 201-103] Legalizing function name 'read_mem<float, 25088u>' to 'read_mem_float_25088u_s'.
WARNING: [SYN 201-103] Legalizing function name 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' to 'create_window_stream_maxp2d_28u_28u_32u_2u_2u_s'.
WARNING: [SYN 201-103] Legalizing function name 'maxp2d<6272u, 2u, 2u>' to 'maxp2d_6272u_2u_2u_s'.
WARNING: [SYN 201-103] Legalizing function name 'write_mem_wrapper<float,6272u,window,6272u>_Pipeline_write_out_mem' to 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem'.
WARNING: [SYN 201-103] Legalizing function name 'write_mem_wrapper<float,6272u,window,6272u>_Pipeline_write_out_mem1' to 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1'.
WARNING: [SYN 201-103] Legalizing function name 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>' to 'write_mem_wrapper_float_6272u_window_bool_2u_2u_6272u_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 315.461 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 315.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_mem_float_25088u_Pipeline_write_in_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'write_in_stream'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'write_in_stream'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 316.688 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 316.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_mem_float_25088u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 316.848 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 316.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'create_window_stream_maxp2d_28u_28u_32u_2u_2u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'line_buffer'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_54_1_VITIS_LOOP_57_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_54_1_VITIS_LOOP_57_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 318.676 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 318.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxp2d_6272u_2u_2u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_99_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_99_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 318.922 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 318.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'write_out_mem'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'write_out_mem'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 319.477 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 319.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'write_out_mem'.
WARNING: [HLS 200-885] The II Violation in module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1' (loop 'write_out_mem'): Unable to schedule bus request operation ('empty_36', maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:31) on port 'gmem' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:31) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1' (loop 'write_out_mem'): Unable to schedule bus request operation ('empty_38', maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:31) on port 'gmem' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:31) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1' (loop 'write_out_mem'): Unable to schedule bus request operation ('empty_40', maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:31) on port 'gmem' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:31) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 74, loop 'write_out_mem'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 320.172 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 320.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_mem_wrapper_float_6272u_window_bool_2u_2u_6272u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 321.164 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 321.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 321.164 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 321.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 321.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_mem_float_25088u_Pipeline_write_in_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_mem_float_25088u_Pipeline_write_in_stream' pipeline 'write_in_stream' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_mem_float_25088u_Pipeline_write_in_stream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 322.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_mem_float_25088u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_mem_float_25088u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 324.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'create_window_stream_maxp2d_28u_28u_32u_2u_2u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'create_window_stream_maxp2d_28u_28u_32u_2u_2u_s' pipeline 'VITIS_LOOP_54_1_VITIS_LOOP_57_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'create_window_stream_maxp2d_28u_28u_32u_2u_2u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 325.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxp2d_6272u_2u_2u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'maxp2d_6272u_2u_2u_s' pipeline 'VITIS_LOOP_99_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxp2d_6272u_2u_2u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 329.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem' pipeline 'write_out_mem' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 331.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1' pipeline 'write_out_mem' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 333.910 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu5p-flva2104-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu5p-flva2104-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.225 GB.
INFO: [HLS 200-10] Analyzing design file 'maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.54 seconds. CPU system time: 0.46 seconds. Elapsed time: 1.85 seconds; current allocated memory: 221.098 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'void write_mem<float, 6272u>(hls::stream<float, 0>&, float*)' into 'void write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>(hls::stream<float, 0>&, float*, hls::stream<window<bool, 2u, 2u>, 0>&, window<bool, 2u, 2u>*)' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:36:2)
INFO: [HLS 214-131] Inlining function 'void write_mem<window<bool, 2u, 2u>, 6272u>(hls::stream<window<bool, 2u, 2u>, 0>&, window<bool, 2u, 2u>*)' into 'void write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>(hls::stream<float, 0>&, float*, hls::stream<window<bool, 2u, 2u>, 0>&, window<bool, 2u, 2u>*)' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:37:2)
INFO: [HLS 214-178] Inlining function 'window<bool, 2u, 2u>::operator=(window<bool, 2u, 2u> const&)' into 'void write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>(hls::stream<float, 0>&, float*, hls::stream<window<bool, 2u, 2u>, 0>&, window<bool, 2u, 2u>*)' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:34:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'activations_window_stream' with compact=bit mode in 4-bits (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:138:70)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'window_stream' with compact=bit mode in 128-bits (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:134:47)
INFO: [HLS 214-115] Multiple burst reads of length 1568 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:8:19)
INFO: [HLS 214-115] Multiple burst writes of length 392 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:21:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.window<float, 2, 2>s' into 'void create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>(hls::stream<float, 0>&, hls::stream<window<float, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i128.s_struct.window<float, 2, 2>s.1' into 'void create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>(hls::stream<float, 0>&, hls::stream<window<float, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.a2a2f32' into '_llvm.fpga.unpack.bits.s_struct.window<float, 2, 2>s.i128.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 2, 2>s.i128.1' into 'void maxp2d<6272u, 2u, 2u>(hls::stream<window<float, 2u, 2u>, 0>&, hls::stream<float, 0>&, hls::stream<window<bool, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i4.s_struct.window<bool, 2, 2>s.1' into 'void maxp2d<6272u, 2u, 2u>(hls::stream<window<float, 2u, 2u>, 0>&, hls::stream<float, 0>&, hls::stream<window<bool, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.window<bool, 2, 2>s' into 'void maxp2d<6272u, 2u, 2u>(hls::stream<window<float, 2u, 2u>, 0>&, hls::stream<float, 0>&, hls::stream<window<bool, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.a2a2i1' into '_llvm.fpga.unpack.bits.s_struct.window<bool, 2, 2>s.i4.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<bool, 2, 2>s.i4.1' into 'void write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>(hls::stream<float, 0>&, float*, hls::stream<window<bool, 2u, 2u>, 0>&, window<bool, 2u, 2u>*) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.68 seconds. CPU system time: 0.44 seconds. Elapsed time: 4.12 seconds; current allocated memory: 222.328 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 222.328 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 223.117 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 224.051 MB.
INFO: [XFORM 203-510] Pipelining loop 'write_out_mem' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'write_out_mem' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:144) in function 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'write_in_stream' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:8) in function 'read_mem<float, 25088u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_98_1' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:100) in function 'maxp2d<6272u, 2u, 2u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_57_2' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:59) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'write_out_mem' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:144) in function 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_98_1' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:100) in function 'maxp2d<6272u, 2u, 2u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_57_2' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:59) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_29_1' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:29) in function 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_30_2' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:30) in function 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_105_2' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:102) in function 'maxp2d<6272u, 2u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_106_3' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:102) in function 'maxp2d<6272u, 2u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_110_4' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:110) in function 'maxp2d<6272u, 2u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_111_5' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:111) in function 'maxp2d<6272u, 2u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_63_3' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:63) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_64_4' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:66) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' completely with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:59) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.0' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:59) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.1' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:59) automatically.
INFO: [XFORM 203-102] Partitioning array 'activation.elements' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:96) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:100) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'activation.elements.0' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:96) automatically.
INFO: [XFORM 203-102] Partitioning array 'activation.elements.1' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:96) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.0' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.1' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp.elements' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:155) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp.elements.0' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:23) automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp.elements.1' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:23) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'accel' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:124), detected/extracted 5 process function(s): 
	 'entry_proc'
	 'read_mem<float, 25088u>'
	 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>'
	 'maxp2d<6272u, 2u, 2u>'
	 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:59:52) to (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:74:37) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:78:10) to (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:54:19) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 247.754 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_54_1' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:54:37) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>'.
INFO: [HLS 200-472] Inferring partial write operation for 'line_buffer' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:61:43)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 317.008 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accel' ...
WARNING: [SYN 201-103] Legalizing function name 'read_mem<float, 25088u>_Pipeline_write_in_stream' to 'read_mem_float_25088u_Pipeline_write_in_stream'.
WARNING: [SYN 201-103] Legalizing function name 'read_mem<float, 25088u>' to 'read_mem_float_25088u_s'.
WARNING: [SYN 201-103] Legalizing function name 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' to 'create_window_stream_maxp2d_28u_28u_32u_2u_2u_s'.
WARNING: [SYN 201-103] Legalizing function name 'maxp2d<6272u, 2u, 2u>' to 'maxp2d_6272u_2u_2u_s'.
WARNING: [SYN 201-103] Legalizing function name 'write_mem_wrapper<float,6272u,window,6272u>_Pipeline_write_out_mem' to 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem'.
WARNING: [SYN 201-103] Legalizing function name 'write_mem_wrapper<float,6272u,window,6272u>_Pipeline_write_out_mem1' to 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1'.
WARNING: [SYN 201-103] Legalizing function name 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>' to 'write_mem_wrapper_float_6272u_window_bool_2u_2u_6272u_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.08 seconds; current allocated memory: 317.414 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 317.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_mem_float_25088u_Pipeline_write_in_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'write_in_stream'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'write_in_stream'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 318.641 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 318.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_mem_float_25088u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 318.797 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 318.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'create_window_stream_maxp2d_28u_28u_32u_2u_2u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'line_buffer'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_54_1_VITIS_LOOP_57_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_54_1_VITIS_LOOP_57_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 320.625 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 320.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxp2d_6272u_2u_2u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_98_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_98_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 320.863 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 320.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'write_out_mem'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'write_out_mem'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 321.430 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 321.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'write_out_mem'.
WARNING: [HLS 200-885] The II Violation in module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1' (loop 'write_out_mem'): Unable to schedule bus request operation ('empty_36', maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:31) on port 'gmem' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:31) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1' (loop 'write_out_mem'): Unable to schedule bus request operation ('empty_38', maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:31) on port 'gmem' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:31) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1' (loop 'write_out_mem'): Unable to schedule bus request operation ('empty_40', maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:31) on port 'gmem' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:31) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 74, loop 'write_out_mem'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 322.090 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 322.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_mem_wrapper_float_6272u_window_bool_2u_2u_6272u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 323.121 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 323.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 323.121 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 323.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 323.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_mem_float_25088u_Pipeline_write_in_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_mem_float_25088u_Pipeline_write_in_stream' pipeline 'write_in_stream' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_mem_float_25088u_Pipeline_write_in_stream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 324.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_mem_float_25088u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_mem_float_25088u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 326.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'create_window_stream_maxp2d_28u_28u_32u_2u_2u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'create_window_stream_maxp2d_28u_28u_32u_2u_2u_s' pipeline 'VITIS_LOOP_54_1_VITIS_LOOP_57_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'create_window_stream_maxp2d_28u_28u_32u_2u_2u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 327.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxp2d_6272u_2u_2u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'maxp2d_6272u_2u_2u_s' pipeline 'VITIS_LOOP_98_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxp2d_6272u_2u_2u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 331.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem' pipeline 'write_out_mem' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 333.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1' pipeline 'write_out_mem' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 335.871 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu5p-flva2104-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu5p-flva2104-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.225 GB.
INFO: [HLS 200-10] Analyzing design file 'maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.45 seconds. CPU system time: 0.41 seconds. Elapsed time: 1.77 seconds; current allocated memory: 221.098 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'void write_mem<float, 6272u>(hls::stream<float, 0>&, float*)' into 'void write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>(hls::stream<float, 0>&, float*, hls::stream<window<bool, 2u, 2u>, 0>&, window<bool, 2u, 2u>*)' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:36:2)
INFO: [HLS 214-131] Inlining function 'void write_mem<window<bool, 2u, 2u>, 6272u>(hls::stream<window<bool, 2u, 2u>, 0>&, window<bool, 2u, 2u>*)' into 'void write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>(hls::stream<float, 0>&, float*, hls::stream<window<bool, 2u, 2u>, 0>&, window<bool, 2u, 2u>*)' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:37:2)
INFO: [HLS 214-178] Inlining function 'window<bool, 2u, 2u>::operator=(window<bool, 2u, 2u> const&)' into 'void write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>(hls::stream<float, 0>&, float*, hls::stream<window<bool, 2u, 2u>, 0>&, window<bool, 2u, 2u>*)' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:34:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'activations_window_stream' with compact=bit mode in 4-bits (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:141:70)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'window_stream' with compact=bit mode in 128-bits (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:137:47)
INFO: [HLS 214-115] Multiple burst reads of length 1568 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:8:19)
INFO: [HLS 214-115] Multiple burst writes of length 392 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:21:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.window<float, 2, 2>s' into 'void create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>(hls::stream<float, 0>&, hls::stream<window<float, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i128.s_struct.window<float, 2, 2>s.1' into 'void create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>(hls::stream<float, 0>&, hls::stream<window<float, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.a2a2f32' into '_llvm.fpga.unpack.bits.s_struct.window<float, 2, 2>s.i128.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 2, 2>s.i128.1' into 'void maxp2d<6272u, 2u, 2u>(hls::stream<window<float, 2u, 2u>, 0>&, hls::stream<float, 0>&, hls::stream<window<bool, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i4.s_struct.window<bool, 2, 2>s.1' into 'void maxp2d<6272u, 2u, 2u>(hls::stream<window<float, 2u, 2u>, 0>&, hls::stream<float, 0>&, hls::stream<window<bool, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.window<bool, 2, 2>s' into 'void maxp2d<6272u, 2u, 2u>(hls::stream<window<float, 2u, 2u>, 0>&, hls::stream<float, 0>&, hls::stream<window<bool, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.a2a2i1' into '_llvm.fpga.unpack.bits.s_struct.window<bool, 2, 2>s.i4.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<bool, 2, 2>s.i4.1' into 'void write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>(hls::stream<float, 0>&, float*, hls::stream<window<bool, 2u, 2u>, 0>&, window<bool, 2u, 2u>*) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.66 seconds. CPU system time: 0.39 seconds. Elapsed time: 4.06 seconds; current allocated memory: 222.328 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 222.328 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 223.121 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 224.055 MB.
INFO: [XFORM 203-510] Pipelining loop 'write_out_mem' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'write_out_mem' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:144) in function 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'write_in_stream' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:8) in function 'read_mem<float, 25088u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_101_1' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:103) in function 'maxp2d<6272u, 2u, 2u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_57_2' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:59) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'write_out_mem' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:144) in function 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_101_1' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:103) in function 'maxp2d<6272u, 2u, 2u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_57_2' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:59) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_29_1' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:29) in function 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_30_2' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:30) in function 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_108_2' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:105) in function 'maxp2d<6272u, 2u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_109_3' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:105) in function 'maxp2d<6272u, 2u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_113_4' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:113) in function 'maxp2d<6272u, 2u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_114_5' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:114) in function 'maxp2d<6272u, 2u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_66_3' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:66) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_67_4' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:69) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' completely with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:59) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.0' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:59) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.1' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:59) automatically.
INFO: [XFORM 203-102] Partitioning array 'activation.elements' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:99) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:103) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'activation.elements.0' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:99) automatically.
INFO: [XFORM 203-102] Partitioning array 'activation.elements.1' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:99) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.0' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.1' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp.elements' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:155) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp.elements.0' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:23) automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp.elements.1' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:23) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'accel' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:127), detected/extracted 5 process function(s): 
	 'entry_proc'
	 'read_mem<float, 25088u>'
	 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>'
	 'maxp2d<6272u, 2u, 2u>'
	 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:59:52) to (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:77:37) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:81:10) to (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:54:19) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 247.758 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_54_1' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:54:37) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>'.
INFO: [HLS 200-472] Inferring partial write operation for 'line_buffer' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:61:43)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 317.012 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accel' ...
WARNING: [SYN 201-103] Legalizing function name 'read_mem<float, 25088u>_Pipeline_write_in_stream' to 'read_mem_float_25088u_Pipeline_write_in_stream'.
WARNING: [SYN 201-103] Legalizing function name 'read_mem<float, 25088u>' to 'read_mem_float_25088u_s'.
WARNING: [SYN 201-103] Legalizing function name 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' to 'create_window_stream_maxp2d_28u_28u_32u_2u_2u_s'.
WARNING: [SYN 201-103] Legalizing function name 'maxp2d<6272u, 2u, 2u>' to 'maxp2d_6272u_2u_2u_s'.
WARNING: [SYN 201-103] Legalizing function name 'write_mem_wrapper<float,6272u,window,6272u>_Pipeline_write_out_mem' to 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem'.
WARNING: [SYN 201-103] Legalizing function name 'write_mem_wrapper<float,6272u,window,6272u>_Pipeline_write_out_mem1' to 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1'.
WARNING: [SYN 201-103] Legalizing function name 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>' to 'write_mem_wrapper_float_6272u_window_bool_2u_2u_6272u_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 317.418 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 317.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_mem_float_25088u_Pipeline_write_in_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'write_in_stream'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'write_in_stream'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 318.645 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 318.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_mem_float_25088u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 318.820 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 318.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'create_window_stream_maxp2d_28u_28u_32u_2u_2u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'line_buffer'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_54_1_VITIS_LOOP_57_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_54_1_VITIS_LOOP_57_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 320.629 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 320.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxp2d_6272u_2u_2u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_101_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_101_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 320.871 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 320.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'write_out_mem'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'write_out_mem'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 321.402 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 321.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'write_out_mem'.
WARNING: [HLS 200-885] The II Violation in module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1' (loop 'write_out_mem'): Unable to schedule bus request operation ('empty_36', maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:31) on port 'gmem' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:31) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1' (loop 'write_out_mem'): Unable to schedule bus request operation ('empty_38', maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:31) on port 'gmem' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:31) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1' (loop 'write_out_mem'): Unable to schedule bus request operation ('empty_40', maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:31) on port 'gmem' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:31) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 74, loop 'write_out_mem'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 322.117 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 322.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_mem_wrapper_float_6272u_window_bool_2u_2u_6272u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 323.117 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 323.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 323.117 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 323.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 323.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_mem_float_25088u_Pipeline_write_in_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_mem_float_25088u_Pipeline_write_in_stream' pipeline 'write_in_stream' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_mem_float_25088u_Pipeline_write_in_stream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 324.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_mem_float_25088u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_mem_float_25088u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 326.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'create_window_stream_maxp2d_28u_28u_32u_2u_2u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'create_window_stream_maxp2d_28u_28u_32u_2u_2u_s' pipeline 'VITIS_LOOP_54_1_VITIS_LOOP_57_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'create_window_stream_maxp2d_28u_28u_32u_2u_2u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 327.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxp2d_6272u_2u_2u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'maxp2d_6272u_2u_2u_s' pipeline 'VITIS_LOOP_101_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxp2d_6272u_2u_2u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 331.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem' pipeline 'write_out_mem' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 333.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1' pipeline 'write_out_mem' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 335.875 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu5p-flva2104-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu5p-flva2104-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.225 GB.
INFO: [HLS 200-10] Analyzing design file 'maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.44 seconds. CPU system time: 0.48 seconds. Elapsed time: 1.81 seconds; current allocated memory: 221.098 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'void write_mem<float, 6272u>(hls::stream<float, 0>&, float*)' into 'void write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>(hls::stream<float, 0>&, float*, hls::stream<window<bool, 2u, 2u>, 0>&, window<bool, 2u, 2u>*)' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:36:2)
INFO: [HLS 214-131] Inlining function 'void write_mem<window<bool, 2u, 2u>, 6272u>(hls::stream<window<bool, 2u, 2u>, 0>&, window<bool, 2u, 2u>*)' into 'void write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>(hls::stream<float, 0>&, float*, hls::stream<window<bool, 2u, 2u>, 0>&, window<bool, 2u, 2u>*)' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:37:2)
INFO: [HLS 214-178] Inlining function 'window<bool, 2u, 2u>::operator=(window<bool, 2u, 2u> const&)' into 'void write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>(hls::stream<float, 0>&, float*, hls::stream<window<bool, 2u, 2u>, 0>&, window<bool, 2u, 2u>*)' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:34:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'activations_window_stream' with compact=bit mode in 4-bits (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:137:70)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'window_stream' with compact=bit mode in 128-bits (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:133:47)
INFO: [HLS 214-115] Multiple burst reads of length 1568 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:8:19)
INFO: [HLS 214-115] Multiple burst writes of length 392 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:21:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.window<float, 2, 2>s' into 'void create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>(hls::stream<float, 0>&, hls::stream<window<float, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i128.s_struct.window<float, 2, 2>s.1' into 'void create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>(hls::stream<float, 0>&, hls::stream<window<float, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.a2a2f32' into '_llvm.fpga.unpack.bits.s_struct.window<float, 2, 2>s.i128.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 2, 2>s.i128.1' into 'void maxp2d<6272u, 2u, 2u>(hls::stream<window<float, 2u, 2u>, 0>&, hls::stream<float, 0>&, hls::stream<window<bool, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i4.s_struct.window<bool, 2, 2>s.1' into 'void maxp2d<6272u, 2u, 2u>(hls::stream<window<float, 2u, 2u>, 0>&, hls::stream<float, 0>&, hls::stream<window<bool, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.window<bool, 2, 2>s' into 'void maxp2d<6272u, 2u, 2u>(hls::stream<window<float, 2u, 2u>, 0>&, hls::stream<float, 0>&, hls::stream<window<bool, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.a2a2i1' into '_llvm.fpga.unpack.bits.s_struct.window<bool, 2, 2>s.i4.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<bool, 2, 2>s.i4.1' into 'void write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>(hls::stream<float, 0>&, float*, hls::stream<window<bool, 2u, 2u>, 0>&, window<bool, 2u, 2u>*) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.53 seconds. CPU system time: 0.47 seconds. Elapsed time: 4.01 seconds; current allocated memory: 222.328 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 222.328 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 223.117 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 224.051 MB.
INFO: [XFORM 203-510] Pipelining loop 'write_out_mem' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'write_out_mem' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:144) in function 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'write_in_stream' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:8) in function 'read_mem<float, 25088u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_97_1' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:99) in function 'maxp2d<6272u, 2u, 2u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_57_2' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:59) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'write_out_mem' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:144) in function 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_97_1' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:99) in function 'maxp2d<6272u, 2u, 2u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_57_2' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:59) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_29_1' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:29) in function 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_30_2' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:30) in function 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_104_2' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:101) in function 'maxp2d<6272u, 2u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_105_3' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:101) in function 'maxp2d<6272u, 2u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_109_4' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:109) in function 'maxp2d<6272u, 2u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_110_5' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:110) in function 'maxp2d<6272u, 2u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_63_3' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:63) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_64_4' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:66) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' completely with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:59) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.0' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:59) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.1' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:59) automatically.
INFO: [XFORM 203-102] Partitioning array 'activation.elements' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:95) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:99) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'activation.elements.0' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:95) automatically.
INFO: [XFORM 203-102] Partitioning array 'activation.elements.1' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:95) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.0' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.1' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp.elements' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:155) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp.elements.0' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:23) automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp.elements.1' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:23) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'accel' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:123), detected/extracted 5 process function(s): 
	 'entry_proc'
	 'read_mem<float, 25088u>'
	 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>'
	 'maxp2d<6272u, 2u, 2u>'
	 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:59:52) to (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:73:37) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:77:10) to (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:54:19) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 247.758 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_54_1' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:54:37) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>'.
INFO: [HLS 200-472] Inferring partial write operation for 'line_buffer' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:61:43)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.11 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.13 seconds; current allocated memory: 314.910 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accel' ...
WARNING: [SYN 201-103] Legalizing function name 'read_mem<float, 25088u>_Pipeline_write_in_stream' to 'read_mem_float_25088u_Pipeline_write_in_stream'.
WARNING: [SYN 201-103] Legalizing function name 'read_mem<float, 25088u>' to 'read_mem_float_25088u_s'.
WARNING: [SYN 201-103] Legalizing function name 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' to 'create_window_stream_maxp2d_28u_28u_32u_2u_2u_s'.
WARNING: [SYN 201-103] Legalizing function name 'maxp2d<6272u, 2u, 2u>' to 'maxp2d_6272u_2u_2u_s'.
WARNING: [SYN 201-103] Legalizing function name 'write_mem_wrapper<float,6272u,window,6272u>_Pipeline_write_out_mem' to 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem'.
WARNING: [SYN 201-103] Legalizing function name 'write_mem_wrapper<float,6272u,window,6272u>_Pipeline_write_out_mem1' to 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1'.
WARNING: [SYN 201-103] Legalizing function name 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>' to 'write_mem_wrapper_float_6272u_window_bool_2u_2u_6272u_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 315.457 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 315.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_mem_float_25088u_Pipeline_write_in_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'write_in_stream'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'write_in_stream'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 316.684 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 316.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_mem_float_25088u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 316.863 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 316.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'create_window_stream_maxp2d_28u_28u_32u_2u_2u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'line_buffer'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_54_1_VITIS_LOOP_57_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_54_1_VITIS_LOOP_57_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 318.668 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 318.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxp2d_6272u_2u_2u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_97_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_97_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 318.918 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 318.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'write_out_mem'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'write_out_mem'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 319.477 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 319.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'write_out_mem'.
WARNING: [HLS 200-885] The II Violation in module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1' (loop 'write_out_mem'): Unable to schedule bus request operation ('empty_36', maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:31) on port 'gmem' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:31) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1' (loop 'write_out_mem'): Unable to schedule bus request operation ('empty_38', maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:31) on port 'gmem' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:31) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1' (loop 'write_out_mem'): Unable to schedule bus request operation ('empty_40', maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:31) on port 'gmem' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:31) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 74, loop 'write_out_mem'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 320.141 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 320.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_mem_wrapper_float_6272u_window_bool_2u_2u_6272u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 321.164 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 321.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 321.164 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 321.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 321.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_mem_float_25088u_Pipeline_write_in_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_mem_float_25088u_Pipeline_write_in_stream' pipeline 'write_in_stream' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_mem_float_25088u_Pipeline_write_in_stream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 322.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_mem_float_25088u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_mem_float_25088u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 324.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'create_window_stream_maxp2d_28u_28u_32u_2u_2u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'create_window_stream_maxp2d_28u_28u_32u_2u_2u_s' pipeline 'VITIS_LOOP_54_1_VITIS_LOOP_57_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'create_window_stream_maxp2d_28u_28u_32u_2u_2u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 325.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxp2d_6272u_2u_2u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'maxp2d_6272u_2u_2u_s' pipeline 'VITIS_LOOP_97_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxp2d_6272u_2u_2u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 329.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem' pipeline 'write_out_mem' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 331.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1' pipeline 'write_out_mem' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 333.914 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu5p-flva2104-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu5p-flva2104-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.225 GB.
INFO: [HLS 200-10] Analyzing design file 'maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.5 seconds. CPU system time: 0.44 seconds. Elapsed time: 1.85 seconds; current allocated memory: 221.051 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'void write_mem<float, 6272u>(hls::stream<float, 0>&, float*)' into 'void write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>(hls::stream<float, 0>&, float*, hls::stream<window<bool, 2u, 2u>, 0>&, window<bool, 2u, 2u>*)' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:36:2)
INFO: [HLS 214-131] Inlining function 'void write_mem<window<bool, 2u, 2u>, 6272u>(hls::stream<window<bool, 2u, 2u>, 0>&, window<bool, 2u, 2u>*)' into 'void write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>(hls::stream<float, 0>&, float*, hls::stream<window<bool, 2u, 2u>, 0>&, window<bool, 2u, 2u>*)' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:37:2)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_105_2' is marked as complete unroll implied by the pipeline pragma (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:105:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_106_3' is marked as complete unroll implied by the pipeline pragma (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:106:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_110_4' is marked as complete unroll implied by the pipeline pragma (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:110:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_111_5' is marked as complete unroll implied by the pipeline pragma (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:111:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_105_2' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:105:21) in function 'maxp2d<6272u, 2u, 2u>' completely with a factor of 2 (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:94:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_106_3' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:106:22) in function 'maxp2d<6272u, 2u, 2u>' completely with a factor of 2 (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:94:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_110_4' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:110:21) in function 'maxp2d<6272u, 2u, 2u>' completely with a factor of 2 (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:94:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_111_5' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:111:22) in function 'maxp2d<6272u, 2u, 2u>' completely with a factor of 2 (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:94:0)
INFO: [HLS 214-178] Inlining function 'window<bool, 2u, 2u>::operator=(window<bool, 2u, 2u> const&)' into 'void write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>(hls::stream<float, 0>&, float*, hls::stream<window<bool, 2u, 2u>, 0>&, window<bool, 2u, 2u>*)' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:34:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'activations_window_stream' with compact=bit mode in 4-bits (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:138:70)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'window_stream' with compact=bit mode in 128-bits (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:134:47)
INFO: [HLS 214-115] Multiple burst reads of length 1568 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:8:19)
INFO: [HLS 214-115] Multiple burst writes of length 392 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:21:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.window<float, 2, 2>s' into 'void create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>(hls::stream<float, 0>&, hls::stream<window<float, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i128.s_struct.window<float, 2, 2>s.1' into 'void create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>(hls::stream<float, 0>&, hls::stream<window<float, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.a2a2f32' into '_llvm.fpga.unpack.bits.s_struct.window<float, 2, 2>s.i128.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 2, 2>s.i128.1' into 'void maxp2d<6272u, 2u, 2u>(hls::stream<window<float, 2u, 2u>, 0>&, hls::stream<float, 0>&, hls::stream<window<bool, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i4.s_struct.window<bool, 2, 2>s.1' into 'void maxp2d<6272u, 2u, 2u>(hls::stream<window<float, 2u, 2u>, 0>&, hls::stream<float, 0>&, hls::stream<window<bool, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.window<bool, 2, 2>s' into 'void maxp2d<6272u, 2u, 2u>(hls::stream<window<float, 2u, 2u>, 0>&, hls::stream<float, 0>&, hls::stream<window<bool, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.a2a2i1' into '_llvm.fpga.unpack.bits.s_struct.window<bool, 2, 2>s.i4.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<bool, 2, 2>s.i4.1' into 'void write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>(hls::stream<float, 0>&, float*, hls::stream<window<bool, 2u, 2u>, 0>&, window<bool, 2u, 2u>*) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.51 seconds. CPU system time: 0.43 seconds. Elapsed time: 3.97 seconds; current allocated memory: 222.312 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 222.312 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 223.105 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 224.035 MB.
INFO: [XFORM 203-510] Pipelining loop 'write_out_mem' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'write_out_mem' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:144) in function 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'write_in_stream' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:8) in function 'read_mem<float, 25088u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_57_2' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:59) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'write_out_mem' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:144) in function 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_57_2' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:59) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_29_1' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:29) in function 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_30_2' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:30) in function 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_63_3' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:63) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_64_4' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:66) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' completely with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:59) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.0' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:59) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.1' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:59) automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp.elements' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:155) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp.elements.0' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:23) automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp.elements.1' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:23) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'accel' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:124), detected/extracted 5 process function(s): 
	 'entry_proc'
	 'read_mem<float, 25088u>'
	 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>'
	 'maxp2d<6272u, 2u, 2u>'
	 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:59:52) to (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:73:37) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:77:10) to (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:54:19) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 247.699 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_54_1' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:54:37) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>'.
INFO: [HLS 200-472] Inferring partial write operation for 'line_buffer' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:61:43)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 314.852 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accel' ...
WARNING: [SYN 201-103] Legalizing function name 'read_mem<float, 25088u>_Pipeline_write_in_stream' to 'read_mem_float_25088u_Pipeline_write_in_stream'.
WARNING: [SYN 201-103] Legalizing function name 'read_mem<float, 25088u>' to 'read_mem_float_25088u_s'.
WARNING: [SYN 201-103] Legalizing function name 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' to 'create_window_stream_maxp2d_28u_28u_32u_2u_2u_s'.
WARNING: [SYN 201-103] Legalizing function name 'maxp2d<6272u, 2u, 2u>' to 'maxp2d_6272u_2u_2u_s'.
WARNING: [SYN 201-103] Legalizing function name 'write_mem_wrapper<float,6272u,window,6272u>_Pipeline_write_out_mem' to 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem'.
WARNING: [SYN 201-103] Legalizing function name 'write_mem_wrapper<float,6272u,window,6272u>_Pipeline_write_out_mem1' to 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1'.
WARNING: [SYN 201-103] Legalizing function name 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>' to 'write_mem_wrapper_float_6272u_window_bool_2u_2u_6272u_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 315.402 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 315.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_mem_float_25088u_Pipeline_write_in_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'write_in_stream'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'write_in_stream'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 316.672 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 316.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_mem_float_25088u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 316.828 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 316.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'create_window_stream_maxp2d_28u_28u_32u_2u_2u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'line_buffer'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_54_1_VITIS_LOOP_57_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_54_1_VITIS_LOOP_57_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 318.605 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 318.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxp2d_6272u_2u_2u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_97_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 10, loop 'VITIS_LOOP_97_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 318.949 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 318.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'write_out_mem'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'write_out_mem'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 319.391 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 319.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'write_out_mem'.
WARNING: [HLS 200-885] The II Violation in module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1' (loop 'write_out_mem'): Unable to schedule bus request operation ('empty_36', maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:31) on port 'gmem' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:31) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1' (loop 'write_out_mem'): Unable to schedule bus request operation ('empty_38', maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:31) on port 'gmem' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:31) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1' (loop 'write_out_mem'): Unable to schedule bus request operation ('empty_40', maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:31) on port 'gmem' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:31) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 74, loop 'write_out_mem'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 320.152 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 320.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_mem_wrapper_float_6272u_window_bool_2u_2u_6272u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 321.137 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 321.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 321.137 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 321.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 321.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_mem_float_25088u_Pipeline_write_in_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_mem_float_25088u_Pipeline_write_in_stream' pipeline 'write_in_stream' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_mem_float_25088u_Pipeline_write_in_stream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 322.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_mem_float_25088u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_mem_float_25088u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 324.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'create_window_stream_maxp2d_28u_28u_32u_2u_2u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'create_window_stream_maxp2d_28u_28u_32u_2u_2u_s' pipeline 'VITIS_LOOP_54_1_VITIS_LOOP_57_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'create_window_stream_maxp2d_28u_28u_32u_2u_2u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 325.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxp2d_6272u_2u_2u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'maxp2d_6272u_2u_2u_s' pipeline 'VITIS_LOOP_97_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxp2d_6272u_2u_2u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 329.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem' pipeline 'write_out_mem' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 331.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1' pipeline 'write_out_mem' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 333.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_mem_wrapper_float_6272u_window_bool_2u_2u_6272u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_mem_wrapper_float_6272u_window_bool_2u_2u_6272u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 337.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu5p-flva2104-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu5p-flva2104-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.225 GB.
INFO: [HLS 200-10] Analyzing design file 'maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.5 seconds. CPU system time: 0.48 seconds. Elapsed time: 1.9 seconds; current allocated memory: 221.051 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'void write_mem<float, 6272u>(hls::stream<float, 0>&, float*)' into 'void write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>(hls::stream<float, 0>&, float*, hls::stream<window<bool, 2u, 2u>, 0>&, window<bool, 2u, 2u>*)' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:36:2)
INFO: [HLS 214-131] Inlining function 'void write_mem<window<bool, 2u, 2u>, 6272u>(hls::stream<window<bool, 2u, 2u>, 0>&, window<bool, 2u, 2u>*)' into 'void write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>(hls::stream<float, 0>&, float*, hls::stream<window<bool, 2u, 2u>, 0>&, window<bool, 2u, 2u>*)' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:37:2)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_105_2' is marked as complete unroll implied by the pipeline pragma (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:105:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_106_3' is marked as complete unroll implied by the pipeline pragma (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:106:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_110_4' is marked as complete unroll implied by the pipeline pragma (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:110:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_111_5' is marked as complete unroll implied by the pipeline pragma (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:111:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_105_2' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:105:21) in function 'maxp2d<6272u, 2u, 2u>' completely with a factor of 2 (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:94:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_106_3' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:106:22) in function 'maxp2d<6272u, 2u, 2u>' completely with a factor of 2 (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:94:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_110_4' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:110:21) in function 'maxp2d<6272u, 2u, 2u>' completely with a factor of 2 (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:94:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_111_5' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:111:22) in function 'maxp2d<6272u, 2u, 2u>' completely with a factor of 2 (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:94:0)
INFO: [HLS 214-178] Inlining function 'window<bool, 2u, 2u>::operator=(window<bool, 2u, 2u> const&)' into 'void write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>(hls::stream<float, 0>&, float*, hls::stream<window<bool, 2u, 2u>, 0>&, window<bool, 2u, 2u>*)' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:34:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'activations_window_stream' with compact=bit mode in 4-bits (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:138:70)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'window_stream' with compact=bit mode in 128-bits (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:134:47)
INFO: [HLS 214-115] Multiple burst reads of length 1568 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:8:19)
INFO: [HLS 214-115] Multiple burst writes of length 392 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:21:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.window<float, 2, 2>s' into 'void create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>(hls::stream<float, 0>&, hls::stream<window<float, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i128.s_struct.window<float, 2, 2>s.1' into 'void create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>(hls::stream<float, 0>&, hls::stream<window<float, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.a2a2f32' into '_llvm.fpga.unpack.bits.s_struct.window<float, 2, 2>s.i128.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 2, 2>s.i128.1' into 'void maxp2d<6272u, 2u, 2u>(hls::stream<window<float, 2u, 2u>, 0>&, hls::stream<float, 0>&, hls::stream<window<bool, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i4.s_struct.window<bool, 2, 2>s.1' into 'void maxp2d<6272u, 2u, 2u>(hls::stream<window<float, 2u, 2u>, 0>&, hls::stream<float, 0>&, hls::stream<window<bool, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.window<bool, 2, 2>s' into 'void maxp2d<6272u, 2u, 2u>(hls::stream<window<float, 2u, 2u>, 0>&, hls::stream<float, 0>&, hls::stream<window<bool, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.a2a2i1' into '_llvm.fpga.unpack.bits.s_struct.window<bool, 2, 2>s.i4.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<bool, 2, 2>s.i4.1' into 'void write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>(hls::stream<float, 0>&, float*, hls::stream<window<bool, 2u, 2u>, 0>&, window<bool, 2u, 2u>*) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.8 seconds. CPU system time: 0.47 seconds. Elapsed time: 4.28 seconds; current allocated memory: 222.312 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 222.312 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 223.105 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 224.035 MB.
INFO: [XFORM 203-510] Pipelining loop 'write_out_mem' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'write_out_mem' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:144) in function 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'write_in_stream' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:8) in function 'read_mem<float, 25088u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_57_2' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:59) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'write_out_mem' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:144) in function 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_57_2' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:59) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_29_1' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:29) in function 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_30_2' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:30) in function 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_63_3' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:63) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_64_4' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:66) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' completely with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:59) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.0' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:59) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.1' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:59) automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp.elements' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:155) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp.elements.0' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:23) automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp.elements.1' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:23) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'accel' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:124), detected/extracted 5 process function(s): 
	 'entry_proc'
	 'read_mem<float, 25088u>'
	 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>'
	 'maxp2d<6272u, 2u, 2u>'
	 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:59:52) to (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:73:37) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:77:10) to (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:54:19) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 247.699 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_54_1' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:54:37) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>'.
INFO: [HLS 200-472] Inferring partial write operation for 'line_buffer' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:61:43)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.1 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.15 seconds; current allocated memory: 316.953 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accel' ...
WARNING: [SYN 201-103] Legalizing function name 'read_mem<float, 25088u>_Pipeline_write_in_stream' to 'read_mem_float_25088u_Pipeline_write_in_stream'.
WARNING: [SYN 201-103] Legalizing function name 'read_mem<float, 25088u>' to 'read_mem_float_25088u_s'.
WARNING: [SYN 201-103] Legalizing function name 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' to 'create_window_stream_maxp2d_28u_28u_32u_2u_2u_s'.
WARNING: [SYN 201-103] Legalizing function name 'maxp2d<6272u, 2u, 2u>' to 'maxp2d_6272u_2u_2u_s'.
WARNING: [SYN 201-103] Legalizing function name 'write_mem_wrapper<float,6272u,window,6272u>_Pipeline_write_out_mem' to 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem'.
WARNING: [SYN 201-103] Legalizing function name 'write_mem_wrapper<float,6272u,window,6272u>_Pipeline_write_out_mem1' to 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1'.
WARNING: [SYN 201-103] Legalizing function name 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>' to 'write_mem_wrapper_float_6272u_window_bool_2u_2u_6272u_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 317.363 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 317.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_mem_float_25088u_Pipeline_write_in_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'write_in_stream'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'write_in_stream'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 318.633 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 318.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_mem_float_25088u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 318.793 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 318.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'create_window_stream_maxp2d_28u_28u_32u_2u_2u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'line_buffer'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_54_1_VITIS_LOOP_57_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_54_1_VITIS_LOOP_57_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 320.562 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 320.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxp2d_6272u_2u_2u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_97_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 8, loop 'VITIS_LOOP_97_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 320.906 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 320.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'write_out_mem'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'write_out_mem'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 321.344 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 321.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'write_out_mem'.
WARNING: [HLS 200-885] The II Violation in module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1' (loop 'write_out_mem'): Unable to schedule bus request operation ('empty_36', maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:31) on port 'gmem' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:31) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1' (loop 'write_out_mem'): Unable to schedule bus request operation ('empty_38', maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:31) on port 'gmem' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:31) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1' (loop 'write_out_mem'): Unable to schedule bus request operation ('empty_40', maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:31) on port 'gmem' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:31) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 74, loop 'write_out_mem'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 322.031 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 322.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_mem_wrapper_float_6272u_window_bool_2u_2u_6272u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 323.090 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 323.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 323.090 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 323.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 323.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_mem_float_25088u_Pipeline_write_in_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_mem_float_25088u_Pipeline_write_in_stream' pipeline 'write_in_stream' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_mem_float_25088u_Pipeline_write_in_stream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 324.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_mem_float_25088u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_mem_float_25088u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 326.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'create_window_stream_maxp2d_28u_28u_32u_2u_2u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'create_window_stream_maxp2d_28u_28u_32u_2u_2u_s' pipeline 'VITIS_LOOP_54_1_VITIS_LOOP_57_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'create_window_stream_maxp2d_28u_28u_32u_2u_2u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 327.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxp2d_6272u_2u_2u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'maxp2d_6272u_2u_2u_s' pipeline 'VITIS_LOOP_97_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxp2d_6272u_2u_2u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 331.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem' pipeline 'write_out_mem' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 333.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1' pipeline 'write_out_mem' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 335.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_mem_wrapper_float_6272u_window_bool_2u_2u_6272u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_mem_wrapper_float_6272u_window_bool_2u_2u_6272u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 339.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu5p-flva2104-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu5p-flva2104-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.225 GB.
INFO: [HLS 200-10] Analyzing design file 'maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.63 seconds. CPU system time: 0.49 seconds. Elapsed time: 1.94 seconds; current allocated memory: 221.051 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'void write_mem<float, 6272u>(hls::stream<float, 0>&, float*)' into 'void write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>(hls::stream<float, 0>&, float*, hls::stream<window<bool, 2u, 2u>, 0>&, window<bool, 2u, 2u>*)' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:36:2)
INFO: [HLS 214-131] Inlining function 'void write_mem<window<bool, 2u, 2u>, 6272u>(hls::stream<window<bool, 2u, 2u>, 0>&, window<bool, 2u, 2u>*)' into 'void write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>(hls::stream<float, 0>&, float*, hls::stream<window<bool, 2u, 2u>, 0>&, window<bool, 2u, 2u>*)' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:37:2)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_105_2' is marked as complete unroll implied by the pipeline pragma (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:105:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_106_3' is marked as complete unroll implied by the pipeline pragma (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:106:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_110_4' is marked as complete unroll implied by the pipeline pragma (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:110:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_111_5' is marked as complete unroll implied by the pipeline pragma (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:111:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_105_2' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:105:21) in function 'maxp2d<6272u, 2u, 2u>' completely with a factor of 2 (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:94:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_106_3' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:106:22) in function 'maxp2d<6272u, 2u, 2u>' completely with a factor of 2 (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:94:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_110_4' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:110:21) in function 'maxp2d<6272u, 2u, 2u>' completely with a factor of 2 (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:94:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_111_5' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:111:22) in function 'maxp2d<6272u, 2u, 2u>' completely with a factor of 2 (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:94:0)
INFO: [HLS 214-178] Inlining function 'window<bool, 2u, 2u>::operator=(window<bool, 2u, 2u> const&)' into 'void write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>(hls::stream<float, 0>&, float*, hls::stream<window<bool, 2u, 2u>, 0>&, window<bool, 2u, 2u>*)' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:34:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'activations_window_stream' with compact=bit mode in 4-bits (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:138:70)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'window_stream' with compact=bit mode in 128-bits (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:134:47)
INFO: [HLS 214-115] Multiple burst reads of length 1568 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:8:19)
INFO: [HLS 214-115] Multiple burst writes of length 392 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:21:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.window<float, 2, 2>s' into 'void create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>(hls::stream<float, 0>&, hls::stream<window<float, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i128.s_struct.window<float, 2, 2>s.1' into 'void create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>(hls::stream<float, 0>&, hls::stream<window<float, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.a2a2f32' into '_llvm.fpga.unpack.bits.s_struct.window<float, 2, 2>s.i128.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 2, 2>s.i128.1' into 'void maxp2d<6272u, 2u, 2u>(hls::stream<window<float, 2u, 2u>, 0>&, hls::stream<float, 0>&, hls::stream<window<bool, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i4.s_struct.window<bool, 2, 2>s.1' into 'void maxp2d<6272u, 2u, 2u>(hls::stream<window<float, 2u, 2u>, 0>&, hls::stream<float, 0>&, hls::stream<window<bool, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.window<bool, 2, 2>s' into 'void maxp2d<6272u, 2u, 2u>(hls::stream<window<float, 2u, 2u>, 0>&, hls::stream<float, 0>&, hls::stream<window<bool, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.a2a2i1' into '_llvm.fpga.unpack.bits.s_struct.window<bool, 2, 2>s.i4.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<bool, 2, 2>s.i4.1' into 'void write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>(hls::stream<float, 0>&, float*, hls::stream<window<bool, 2u, 2u>, 0>&, window<bool, 2u, 2u>*) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.7 seconds. CPU system time: 0.49 seconds. Elapsed time: 4.2 seconds; current allocated memory: 222.312 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 222.312 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 223.105 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 224.031 MB.
INFO: [XFORM 203-510] Pipelining loop 'write_out_mem' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'write_out_mem' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:144) in function 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'write_in_stream' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:8) in function 'read_mem<float, 25088u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_57_2' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:59) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'write_out_mem' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:144) in function 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_57_2' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:59) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_29_1' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:29) in function 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_30_2' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:30) in function 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_63_3' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:63) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_64_4' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:66) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' completely with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:59) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.0' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:59) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.1' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:59) automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp.elements' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:155) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp.elements.0' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:23) automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp.elements.1' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:23) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'accel' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:124), detected/extracted 5 process function(s): 
	 'entry_proc'
	 'read_mem<float, 25088u>'
	 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>'
	 'maxp2d<6272u, 2u, 2u>'
	 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:59:52) to (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:73:37) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:77:10) to (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:54:19) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 247.695 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_54_1' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:54:37) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>'.
INFO: [HLS 200-472] Inferring partial write operation for 'line_buffer' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.cpp:61:43)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 316.949 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accel' ...
WARNING: [SYN 201-103] Legalizing function name 'read_mem<float, 25088u>_Pipeline_write_in_stream' to 'read_mem_float_25088u_Pipeline_write_in_stream'.
WARNING: [SYN 201-103] Legalizing function name 'read_mem<float, 25088u>' to 'read_mem_float_25088u_s'.
WARNING: [SYN 201-103] Legalizing function name 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' to 'create_window_stream_maxp2d_28u_28u_32u_2u_2u_s'.
WARNING: [SYN 201-103] Legalizing function name 'maxp2d<6272u, 2u, 2u>' to 'maxp2d_6272u_2u_2u_s'.
WARNING: [SYN 201-103] Legalizing function name 'write_mem_wrapper<float,6272u,window,6272u>_Pipeline_write_out_mem' to 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem'.
WARNING: [SYN 201-103] Legalizing function name 'write_mem_wrapper<float,6272u,window,6272u>_Pipeline_write_out_mem1' to 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1'.
WARNING: [SYN 201-103] Legalizing function name 'write_mem_wrapper<float, 6272u, window<bool, 2u, 2u>, 6272u>' to 'write_mem_wrapper_float_6272u_window_bool_2u_2u_6272u_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 317.359 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 317.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_mem_float_25088u_Pipeline_write_in_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'write_in_stream'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'write_in_stream'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 318.633 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 318.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_mem_float_25088u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 318.785 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 318.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'create_window_stream_maxp2d_28u_28u_32u_2u_2u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'line_buffer'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_54_1_VITIS_LOOP_57_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_54_1_VITIS_LOOP_57_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 320.566 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 320.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxp2d_6272u_2u_2u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_97_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_97_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 320.898 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 320.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'write_out_mem'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'write_out_mem'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 321.414 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 321.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'write_out_mem'.
WARNING: [HLS 200-885] The II Violation in module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1' (loop 'write_out_mem'): Unable to schedule bus request operation ('empty_36', maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:31) on port 'gmem' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:31) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1' (loop 'write_out_mem'): Unable to schedule bus request operation ('empty_38', maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:31) on port 'gmem' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:31) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1' (loop 'write_out_mem'): Unable to schedule bus request operation ('empty_40', maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:31) on port 'gmem' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:31) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 74, loop 'write_out_mem'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 322.016 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 322.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_mem_wrapper_float_6272u_window_bool_2u_2u_6272u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 323.062 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 323.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 323.062 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 323.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 323.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_mem_float_25088u_Pipeline_write_in_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_mem_float_25088u_Pipeline_write_in_stream' pipeline 'write_in_stream' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_mem_float_25088u_Pipeline_write_in_stream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 324.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_mem_float_25088u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_mem_float_25088u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 326.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'create_window_stream_maxp2d_28u_28u_32u_2u_2u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'create_window_stream_maxp2d_28u_28u_32u_2u_2u_s' pipeline 'VITIS_LOOP_54_1_VITIS_LOOP_57_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'create_window_stream_maxp2d_28u_28u_32u_2u_2u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 327.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxp2d_6272u_2u_2u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'maxp2d_6272u_2u_2u_s' pipeline 'VITIS_LOOP_97_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxp2d_6272u_2u_2u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 331.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem' pipeline 'write_out_mem' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 333.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1' pipeline 'write_out_mem' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 335.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_mem_wrapper_float_6272u_window_bool_2u_2u_6272u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_mem_wrapper_float_6272u_window_bool_2u_2u_6272u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 339.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
