

================================================================
== Vivado HLS Report for 'relu_array_ap_fixed_3u_array_ap_ufixed_8_0_4_0_0_3u_relu_config8_s'
================================================================
* Date:           Fri Jul 25 03:44:35 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myhls_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.085 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      147|      147| 0.735 us | 0.735 us |  147|  147|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReLUActLoop  |      145|      145|         3|          1|          1|   144|    yes   |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      324|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|      120|     -|
|Register             |        -|      -|       42|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|       42|      444|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln415_1_fu_416_p2             |     +    |      0|  0|  15|           8|           8|
    |add_ln415_2_fu_554_p2             |     +    |      0|  0|  15|           8|           8|
    |add_ln415_fu_278_p2               |     +    |      0|  0|  15|           8|           8|
    |i_fu_194_p2                       |     +    |      0|  0|  15|           8|           1|
    |and_ln415_1_fu_406_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln415_2_fu_544_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln415_fu_268_p2               |    and   |      0|  0|   2|           1|           1|
    |and_ln416_1_fu_436_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln416_2_fu_574_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln416_fu_298_p2               |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter2  |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op18          |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op85          |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1494_1_fu_350_p2           |   icmp   |      0|  0|  20|          22|           1|
    |icmp_ln1494_2_fu_488_p2           |   icmp   |      0|  0|  20|          22|           1|
    |icmp_ln1494_fu_212_p2             |   icmp   |      0|  0|  20|          22|           1|
    |icmp_ln41_fu_188_p2               |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln718_1_fu_378_p2            |   icmp   |      0|  0|  11|           6|           1|
    |icmp_ln718_2_fu_516_p2            |   icmp   |      0|  0|  11|           6|           1|
    |icmp_ln718_fu_240_p2              |   icmp   |      0|  0|  11|           6|           1|
    |icmp_ln768_1_fu_458_p2            |   icmp   |      0|  0|  11|           7|           1|
    |icmp_ln768_2_fu_596_p2            |   icmp   |      0|  0|  11|           7|           1|
    |icmp_ln768_fu_320_p2              |   icmp   |      0|  0|  11|           7|           1|
    |icmp_ln879_1_fu_452_p2            |   icmp   |      0|  0|  11|           7|           2|
    |icmp_ln879_2_fu_590_p2            |   icmp   |      0|  0|  11|           7|           2|
    |icmp_ln879_fu_314_p2              |   icmp   |      0|  0|  11|           7|           2|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |or_ln412_1_fu_392_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln412_2_fu_530_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln412_fu_254_p2                |    or    |      0|  0|   2|           1|           1|
    |select_ln340_1_fu_472_p3          |  select  |      0|  0|   8|           1|           8|
    |select_ln340_2_fu_610_p3          |  select  |      0|  0|   8|           1|           8|
    |select_ln340_fu_334_p3            |  select  |      0|  0|   8|           1|           8|
    |select_ln777_1_fu_464_p3          |  select  |      0|  0|   2|           1|           1|
    |select_ln777_2_fu_602_p3          |  select  |      0|  0|   2|           1|           1|
    |select_ln777_fu_326_p3            |  select  |      0|  0|   2|           1|           1|
    |tmp_data_0_V_1_fu_342_p3          |  select  |      0|  0|   8|           1|           8|
    |tmp_data_1_V_1_fu_480_p3          |  select  |      0|  0|   8|           1|           8|
    |tmp_data_2_V_1_fu_618_p3          |  select  |      0|  0|   8|           1|           8|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |xor_ln416_1_fu_430_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_2_fu_568_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_fu_292_p2               |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 324|         196|         123|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |data_V_data_0_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_1_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_2_V_blk_n    |   9|          2|    1|          2|
    |i_0_reg_177              |   9|          2|    8|         16|
    |real_start               |   9|          2|    1|          2|
    |res_V_data_0_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_1_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_2_V_blk_n     |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 120|         26|   19|         40|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+---+----+-----+-----------+
    |               Name              | FF| LUT| Bits| Const Bits|
    +---------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                        |  3|   0|    3|          0|
    |ap_done_reg                      |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0          |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |  1|   0|    1|          0|
    |i_0_reg_177                      |  8|   0|    8|          0|
    |icmp_ln41_reg_626                |  1|   0|    1|          0|
    |icmp_ln41_reg_626_pp0_iter1_reg  |  1|   0|    1|          0|
    |start_once_reg                   |  1|   0|    1|          0|
    |tmp_data_0_V_1_reg_635           |  8|   0|    8|          0|
    |tmp_data_1_V_1_reg_640           |  8|   0|    8|          0|
    |tmp_data_2_V_1_reg_645           |  8|   0|    8|          0|
    +---------------------------------+---+----+-----+-----------+
    |Total                            | 42|   0|   42|          0|
    +---------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                             Source Object                            |    C Type    |
+-------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | relu<array<ap_fixed,3u>,array<ap_ufixed<8,0,4,0,0>,3u>,relu_config8> | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | relu<array<ap_fixed,3u>,array<ap_ufixed<8,0,4,0,0>,3u>,relu_config8> | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | relu<array<ap_fixed,3u>,array<ap_ufixed<8,0,4,0,0>,3u>,relu_config8> | return value |
|start_full_n             |  in |    1| ap_ctrl_hs | relu<array<ap_fixed,3u>,array<ap_ufixed<8,0,4,0,0>,3u>,relu_config8> | return value |
|ap_done                  | out |    1| ap_ctrl_hs | relu<array<ap_fixed,3u>,array<ap_ufixed<8,0,4,0,0>,3u>,relu_config8> | return value |
|ap_continue              |  in |    1| ap_ctrl_hs | relu<array<ap_fixed,3u>,array<ap_ufixed<8,0,4,0,0>,3u>,relu_config8> | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | relu<array<ap_fixed,3u>,array<ap_ufixed<8,0,4,0,0>,3u>,relu_config8> | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | relu<array<ap_fixed,3u>,array<ap_ufixed<8,0,4,0,0>,3u>,relu_config8> | return value |
|start_out                | out |    1| ap_ctrl_hs | relu<array<ap_fixed,3u>,array<ap_ufixed<8,0,4,0,0>,3u>,relu_config8> | return value |
|start_write              | out |    1| ap_ctrl_hs | relu<array<ap_fixed,3u>,array<ap_ufixed<8,0,4,0,0>,3u>,relu_config8> | return value |
|data_V_data_0_V_dout     |  in |   22|   ap_fifo  |                            data_V_data_0_V                           |    pointer   |
|data_V_data_0_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_0_V                           |    pointer   |
|data_V_data_0_V_read     | out |    1|   ap_fifo  |                            data_V_data_0_V                           |    pointer   |
|data_V_data_1_V_dout     |  in |   22|   ap_fifo  |                            data_V_data_1_V                           |    pointer   |
|data_V_data_1_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_1_V                           |    pointer   |
|data_V_data_1_V_read     | out |    1|   ap_fifo  |                            data_V_data_1_V                           |    pointer   |
|data_V_data_2_V_dout     |  in |   22|   ap_fifo  |                            data_V_data_2_V                           |    pointer   |
|data_V_data_2_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_2_V                           |    pointer   |
|data_V_data_2_V_read     | out |    1|   ap_fifo  |                            data_V_data_2_V                           |    pointer   |
|res_V_data_0_V_din       | out |    8|   ap_fifo  |                            res_V_data_0_V                            |    pointer   |
|res_V_data_0_V_full_n    |  in |    1|   ap_fifo  |                            res_V_data_0_V                            |    pointer   |
|res_V_data_0_V_write     | out |    1|   ap_fifo  |                            res_V_data_0_V                            |    pointer   |
|res_V_data_1_V_din       | out |    8|   ap_fifo  |                            res_V_data_1_V                            |    pointer   |
|res_V_data_1_V_full_n    |  in |    1|   ap_fifo  |                            res_V_data_1_V                            |    pointer   |
|res_V_data_1_V_write     | out |    1|   ap_fifo  |                            res_V_data_1_V                            |    pointer   |
|res_V_data_2_V_din       | out |    8|   ap_fifo  |                            res_V_data_2_V                            |    pointer   |
|res_V_data_2_V_full_n    |  in |    1|   ap_fifo  |                            res_V_data_2_V                            |    pointer   |
|res_V_data_2_V_write     | out |    1|   ap_fifo  |                            res_V_data_2_V                            |    pointer   |
+-------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+

