source [find interface/ftdi/digilent_jtag_hs3.cfg]

source [find cpld/xilinx-xc6s.cfg]
source [find cpld/jtagspi.cfg]
adapter_khz 10000
telnet_port 4444

proc program_fpga {} {
    global _CHIPNAME
    xc6s_program $_CHIPNAME.tap
    pld load 0 FPGA1394EthQLA.bit
}

proc program_fpga_filename {filename} {
    global _CHIPNAME
    xc6s_program $_CHIPNAME.tap
    pld load 0 $filename
}

proc program_prom {} {
    jtagspi_init 0 bscan_spi_xc6slx45.bit
    jtagspi_program FPGA1394Eth-QLA.bin 0x0
    program_fpga
}
