#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Feb 16 07:46:10 2019
# Process ID: 412
# Current directory: C:/Users/FoersterGame/Documents/GitHub/FPGAintro/1_1_Parallel_c
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8360 C:\Users\FoersterGame\Documents\GitHub\FPGAintro\1_1_Parallel_c\1_1_Parallel_c.xpr
# Log file: C:/Users/FoersterGame/Documents/GitHub/FPGAintro/1_1_Parallel_c/vivado.log
# Journal file: C:/Users/FoersterGame/Documents/GitHub/FPGAintro/1_1_Parallel_c\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/FoersterGame/Documents/GitHub/FPGAintro/1_1_Parallel_c/1_1_Parallel_c.xpr
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/Users/FoersterGame/Documents/GitHub/FPGAintro/1_1_Parallel_c/1_1_Parallel_c.runs/impl_1/Parallela.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/FoersterGame/Documents/GitHub/FPGAintro/1_1_Parallel_c/1_1_Parallel_c.runs/impl_1/Parallela.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
open_run synth_1 -name synth_1
close_project
create_project 0_1_HelloWorld_b C:/Users/FoersterGame/Documents/GitHub/FPGAintro/0_1_HelloWorld_b -part xc7a100tcsg324-1
set_property board_part digilentinc.com:nexys4_ddr:part0:1.1 [current_project]
set_property simulator_language Verilog [current_project]
add_files -norecurse C:/Users/FoersterGame/Documents/GitHub/FPGAintro/0_1_HelloWorld_b/0_1_HelloWorld.sv
import_files -force -norecurse
import_files -fileset constrs_1 -force -norecurse C:/Users/FoersterGame/Documents/GitHub/FPGAintro/0_1_HelloWorld_b/Nexys4DDR_Master.xdc
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
close_project
