

================================================================
== Vitis HLS Report for 'Linear_layer_ds0_1'
================================================================
* Date:           Mon Sep 18 11:31:51 2023

* Version:        2019.2.1 (Build 2729669 on Thu Dec 05 05:13:00 MST 2019)
* Project:        out_test_2019_0.prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.431 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    19381|    19381| 64.539 us | 64.539 us |  19381|  19381|   none  |
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------+---------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                      |                           |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |               Instance               |           Module          |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +--------------------------------------+---------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_gemm_systolic_array_ds0_1_fu_131  |gemm_systolic_array_ds0_1  |    18610|    18610| 61.971 us | 61.971 us |  18610|  18610|   none  |
        +--------------------------------------+---------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_j1    |      768|      768|         2|          1|          1|   768|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       27|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |      419|   304|   144497|   121944|    -|
|Memory               |        8|     -|        0|        0|    -|
|Multiplexer          |        -|     -|        -|      144|    -|
|Register             |        -|     -|       37|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |      427|   304|   144534|   122115|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       31|    10|       16|       28|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       10|     3|        5|        9|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------+---------------------------------+---------+-----+--------+--------+-----+
    |                Instance               |              Module             | BRAM_18K| DSP |   FF   |   LUT  | URAM|
    +---------------------------------------+---------------------------------+---------+-----+--------+--------+-----+
    |Bert_layer_add_10ns_10ns_10_1_1_U3730  |Bert_layer_add_10ns_10ns_10_1_1  |        0|    0|       0|      10|    0|
    |grp_gemm_systolic_array_ds0_1_fu_131   |gemm_systolic_array_ds0_1        |      419|  304|  144497|  121934|    0|
    +---------------------------------------+---------------------------------+---------+-----+--------+--------+-----+
    |Total                                  |                                 |      419|  304|  144497|  121944|    0|
    +---------------------------------------+---------------------------------+---------+-----+--------+--------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------+------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |            Module            | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |inp_buf_V_U  |Linear_layer_ds0_1_inp_buf_V  |        8|  0|   0|    0|   768|  128|     1|        98304|
    +-------------+------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                              |        8|  0|   0|    0|   768|  128|     1|        98304|
    +-------------+------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------------------------+----------+----+---+----+------------+------------+
    |                     Variable Name                     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------------------------+----------+----+---+----+------------+------------+
    |ap_block_pp0_stage0_11001                              |    and   |   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1                       |    and   |   0|  0|   2|           1|           1|
    |icmp_ln46_fu_167_p2                                    |   icmp   |   0|  0|  13|          10|          10|
    |ap_block_state1                                        |    or    |   0|  0|   2|           1|           1|
    |ap_sync_grp_gemm_systolic_array_ds0_1_fu_131_ap_done   |    or    |   0|  0|   2|           1|           1|
    |ap_sync_grp_gemm_systolic_array_ds0_1_fu_131_ap_ready  |    or    |   0|  0|   2|           1|           1|
    |ap_enable_pp0                                          |    xor   |   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1                                |    xor   |   0|  0|   2|           2|           1|
    +-------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                  |          |   0|  0|  27|          18|          18|
    +-------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  27|          5|    1|          5|
    |ap_done                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |  15|          3|    1|          3|
    |ap_phi_mux_j1_phi_fu_123_p4  |   9|          2|   10|         20|
    |ds_channel182_write          |   9|          2|    1|          2|
    |inp_buf_V_address0           |  15|          3|   10|         30|
    |inp_buf_V_ce0                |  15|          3|    1|          3|
    |inp_channel171_blk_n         |   9|          2|    1|          2|
    |j1_reg_119                   |   9|          2|   10|         20|
    |ps_id_blk_n                  |   9|          2|    1|          2|
    |ps_id_out_blk_n              |   9|          2|    1|          2|
    |real_start                   |   9|          2|    1|          2|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 144|         30|   39|         93|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------+----+----+-----+-----------+
    |                            Name                           | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------+----+----+-----+-----------+
    |add_ln46_reg_193                                           |  10|   0|   10|          0|
    |ap_CS_fsm                                                  |   4|   0|    4|          0|
    |ap_done_reg                                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                    |   1|   0|    1|          0|
    |ap_sync_reg_grp_gemm_systolic_array_ds0_1_fu_131_ap_done   |   1|   0|    1|          0|
    |ap_sync_reg_grp_gemm_systolic_array_ds0_1_fu_131_ap_ready  |   1|   0|    1|          0|
    |grp_gemm_systolic_array_ds0_1_fu_131_ap_start_reg          |   1|   0|    1|          0|
    |icmp_ln46_reg_189                                          |   1|   0|    1|          0|
    |j1_reg_119                                                 |  10|   0|   10|          0|
    |shl_ln_reg_184                                             |   5|   0|    9|          4|
    |start_once_reg                                             |   1|   0|    1|          0|
    +-----------------------------------------------------------+----+----+-----+-----------+
    |Total                                                      |  37|   0|   41|          4|
    +-----------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs | Linear_layer_ds0.1 | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs | Linear_layer_ds0.1 | return value |
|ap_start                |  in |    1| ap_ctrl_hs | Linear_layer_ds0.1 | return value |
|start_full_n            |  in |    1| ap_ctrl_hs | Linear_layer_ds0.1 | return value |
|ap_done                 | out |    1| ap_ctrl_hs | Linear_layer_ds0.1 | return value |
|ap_continue             |  in |    1| ap_ctrl_hs | Linear_layer_ds0.1 | return value |
|ap_idle                 | out |    1| ap_ctrl_hs | Linear_layer_ds0.1 | return value |
|ap_ready                | out |    1| ap_ctrl_hs | Linear_layer_ds0.1 | return value |
|start_out               | out |    1| ap_ctrl_hs | Linear_layer_ds0.1 | return value |
|start_write             | out |    1| ap_ctrl_hs | Linear_layer_ds0.1 | return value |
|inp_channel171_dout     |  in |  128|   ap_fifo  |   inp_channel171   |    pointer   |
|inp_channel171_empty_n  |  in |    1|   ap_fifo  |   inp_channel171   |    pointer   |
|inp_channel171_read     | out |    1|   ap_fifo  |   inp_channel171   |    pointer   |
|ds_channel182_din       | out |  512|   ap_fifo  |    ds_channel182   |    pointer   |
|ds_channel182_full_n    |  in |    1|   ap_fifo  |    ds_channel182   |    pointer   |
|ds_channel182_write     | out |    1|   ap_fifo  |    ds_channel182   |    pointer   |
|ps_id_dout              |  in |    5|   ap_fifo  |        ps_id       |    pointer   |
|ps_id_empty_n           |  in |    1|   ap_fifo  |        ps_id       |    pointer   |
|ps_id_read              | out |    1|   ap_fifo  |        ps_id       |    pointer   |
|ps_id_out_din           | out |    5|   ap_fifo  |      ps_id_out     |    pointer   |
|ps_id_out_full_n        |  in |    1|   ap_fifo  |      ps_id_out     |    pointer   |
|ps_id_out_write         | out |    1|   ap_fifo  |      ps_id_out     |    pointer   |
+------------------------+-----+-----+------------+--------------------+--------------+

