$comment
	File created using the following command:
		vcd file Branch_unit.msim.vcd -direction
$end
$date
	Sun Apr 21 19:06:51 2024
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module Branch_unit_vlg_vec_tst $end
$var reg 5 ! BrOp [4:0] $end
$var reg 32 " In1 [31:0] $end
$var reg 32 # In2 [31:0] $end
$var wire 1 $ NextPCSrc $end
$var wire 1 % sampler $end
$scope module i1 $end
$var wire 1 & gnd $end
$var wire 1 ' vcc $end
$var wire 1 ( unknown $end
$var tri1 1 ) devclrn $end
$var tri1 1 * devpor $end
$var tri1 1 + devoe $end
$var wire 1 , NextPCSrc~output_o $end
$var wire 1 - BrOp[1]~input_o $end
$var wire 1 . BrOp[3]~input_o $end
$var wire 1 / BrOp[0]~input_o $end
$var wire 1 0 In1[21]~input_o $end
$var wire 1 1 In2[21]~input_o $end
$var wire 1 2 In1[20]~input_o $end
$var wire 1 3 In2[20]~input_o $end
$var wire 1 4 LessThan0~0_combout $end
$var wire 1 5 In1[19]~input_o $end
$var wire 1 6 In2[19]~input_o $end
$var wire 1 7 In1[18]~input_o $end
$var wire 1 8 In2[18]~input_o $end
$var wire 1 9 LessThan0~1_combout $end
$var wire 1 : In1[17]~input_o $end
$var wire 1 ; In2[17]~input_o $end
$var wire 1 < In1[16]~input_o $end
$var wire 1 = In2[16]~input_o $end
$var wire 1 > LessThan0~2_combout $end
$var wire 1 ? In1[15]~input_o $end
$var wire 1 @ In2[15]~input_o $end
$var wire 1 A In1[14]~input_o $end
$var wire 1 B In2[14]~input_o $end
$var wire 1 C Equal1~0_combout $end
$var wire 1 D In1[13]~input_o $end
$var wire 1 E In2[13]~input_o $end
$var wire 1 F In1[12]~input_o $end
$var wire 1 G In2[12]~input_o $end
$var wire 1 H LessThan0~3_combout $end
$var wire 1 I LessThan0~4_combout $end
$var wire 1 J In1[3]~input_o $end
$var wire 1 K In2[3]~input_o $end
$var wire 1 L In1[2]~input_o $end
$var wire 1 M In2[2]~input_o $end
$var wire 1 N In1[1]~input_o $end
$var wire 1 O In2[1]~input_o $end
$var wire 1 P In1[0]~input_o $end
$var wire 1 Q In2[0]~input_o $end
$var wire 1 R LessThan0~7_combout $end
$var wire 1 S LessThan0~8_combout $end
$var wire 1 T In1[9]~input_o $end
$var wire 1 U In2[9]~input_o $end
$var wire 1 V In1[8]~input_o $end
$var wire 1 W In2[8]~input_o $end
$var wire 1 X LessThan0~5_combout $end
$var wire 1 Y In1[5]~input_o $end
$var wire 1 Z In2[5]~input_o $end
$var wire 1 [ In1[4]~input_o $end
$var wire 1 \ In2[4]~input_o $end
$var wire 1 ] In1[7]~input_o $end
$var wire 1 ^ In2[7]~input_o $end
$var wire 1 _ In1[6]~input_o $end
$var wire 1 ` In2[6]~input_o $end
$var wire 1 a Equal1~1_combout $end
$var wire 1 b Equal1~2_combout $end
$var wire 1 c LessThan0~9_combout $end
$var wire 1 d LessThan0~10_combout $end
$var wire 1 e LessThan0~11_combout $end
$var wire 1 f LessThan0~12_combout $end
$var wire 1 g In1[11]~input_o $end
$var wire 1 h In2[11]~input_o $end
$var wire 1 i In1[10]~input_o $end
$var wire 1 j In2[10]~input_o $end
$var wire 1 k Equal1~3_combout $end
$var wire 1 l LessThan0~13_combout $end
$var wire 1 m In1[25]~input_o $end
$var wire 1 n In2[25]~input_o $end
$var wire 1 o In1[28]~input_o $end
$var wire 1 p In2[28]~input_o $end
$var wire 1 q In1[27]~input_o $end
$var wire 1 r In2[27]~input_o $end
$var wire 1 s In1[26]~input_o $end
$var wire 1 t In2[26]~input_o $end
$var wire 1 u LessThan0~6_combout $end
$var wire 1 v In1[24]~input_o $end
$var wire 1 w In2[24]~input_o $end
$var wire 1 x Equal1~4_combout $end
$var wire 1 y In1[23]~input_o $end
$var wire 1 z In2[23]~input_o $end
$var wire 1 { Equal1~5_combout $end
$var wire 1 | In1[22]~input_o $end
$var wire 1 } In2[22]~input_o $end
$var wire 1 ~ Equal1~6_combout $end
$var wire 1 !! Equal1~7_combout $end
$var wire 1 "! LessThan0~14_combout $end
$var wire 1 #! LessThan0~15_combout $end
$var wire 1 $! LessThan0~16_combout $end
$var wire 1 %! LessThan0~17_combout $end
$var wire 1 &! LessThan0~18_combout $end
$var wire 1 '! LessThan0~19_combout $end
$var wire 1 (! LessThan0~20_combout $end
$var wire 1 )! LessThan0~21_combout $end
$var wire 1 *! LessThan0~22_combout $end
$var wire 1 +! In1[31]~input_o $end
$var wire 1 ,! In2[31]~input_o $end
$var wire 1 -! In1[30]~input_o $end
$var wire 1 .! In2[30]~input_o $end
$var wire 1 /! In1[29]~input_o $end
$var wire 1 0! In2[29]~input_o $end
$var wire 1 1! Equal1~9_combout $end
$var wire 1 2! Equal1~11_combout $end
$var wire 1 3! LessThan0~23_combout $end
$var wire 1 4! LessThan0~24_combout $end
$var wire 1 5! LessThan0~25_combout $end
$var wire 1 6! LessThan0~26_combout $end
$var wire 1 7! LessThan0~27_combout $end
$var wire 1 8! BrOp[2]~input_o $end
$var wire 1 9! BrOp[4]~input_o $end
$var wire 1 :! Equal1~8_combout $end
$var wire 1 ;! Equal1~10_combout $end
$var wire 1 <! NextPCSrc~0_combout $end
$var wire 1 =! NextPCSrc~1_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
b10000 "
b1000 #
0$
x%
0&
1'
x(
1)
1*
1+
0,
0-
0.
0/
00
01
02
03
14
05
06
07
08
19
0:
0;
0<
0=
1>
0?
0@
0A
0B
1C
0D
0E
0F
0G
1H
1I
0J
1K
0L
0M
0N
0O
0P
0Q
0R
1S
0T
0U
0V
0W
1X
0Y
0Z
1[
0\
0]
0^
0_
0`
1a
0b
0c
0d
0e
1f
0g
0h
0i
0j
1k
0l
0m
0n
0o
0p
0q
0r
0s
0t
1u
0v
0w
0x
0y
0z
0{
0|
0}
0~
1!!
0"!
0#!
0$!
0%!
1&!
0'!
0(!
0)!
1*!
0+!
0,!
0-!
0.!
0/!
00!
11!
12!
03!
14!
15!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
$end
#40000
b1000 !
1.
0%
#80000
b1001 !
1/
1%
1<!
1=!
1,
1$
#120000
b1101 !
b1100 !
0/
18!
0%
0<!
0=!
0,
0$
#160000
b1101 !
1/
1%
1<!
1=!
1,
1$
#200000
b1111 !
b1110 !
0/
1-
0%
0<!
0=!
0,
0$
#240000
b1111 !
1/
1%
1<!
1=!
1,
1$
#280000
b11111 !
b10111 !
b10011 !
b10001 !
b10000 !
0/
0-
08!
0.
19!
0%
0<!
#320000
b0 "
b0 #
b0 !
09!
0K
0[
1%
0S
1:!
1b
0=!
1;!
0,
0$
1<!
#1000000
