Analysis & Synthesis report for RiscvProcessor
Mon May 30 18:26:45 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Parameter Settings for User Entity Instance: Top-level Entity: |RiscvProcessor
 13. Port Connectivity Checks: "ALU:alu_unit"
 14. Port Connectivity Checks: "register_file:U4"
 15. Port Connectivity Checks: "alucontrol:U2"
 16. Port Connectivity Checks: "control:U1"
 17. Post-Synthesis Netlist Statistics for Top Partition
 18. Elapsed Time Per Partition
 19. Analysis & Synthesis Messages
 20. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon May 30 18:26:45 2022       ;
; Quartus Prime Version           ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                   ; RiscvProcessor                              ;
; Top-level Entity Name           ; RiscvProcessor                              ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 47                                          ;
; Total pins                      ; 164                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; RiscvProcessor     ; RiscvProcessor     ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                           ;
+----------------------------------+-----------------+------------------------+--------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                                             ; Library ;
+----------------------------------+-----------------+------------------------+--------------------------------------------------------------------------+---------+
; RiscvProcessor.v                 ; yes             ; User Verilog HDL File  ; C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v ;         ;
; register_file.v                  ; yes             ; User Verilog HDL File  ; C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/register_file.v  ;         ;
; ALU.v                            ; yes             ; User Verilog HDL File  ; C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v            ;         ;
+----------------------------------+-----------------+------------------------+--------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 77        ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 145       ;
;     -- 7 input functions                    ; 0         ;
;     -- 6 input functions                    ; 9         ;
;     -- 5 input functions                    ; 5         ;
;     -- 4 input functions                    ; 19        ;
;     -- <=3 input functions                  ; 112       ;
;                                             ;           ;
; Dedicated logic registers                   ; 47        ;
;                                             ;           ;
; I/O pins                                    ; 164       ;
;                                             ;           ;
; Total DSP Blocks                            ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 47        ;
; Total fan-out                               ; 799       ;
; Average fan-out                             ; 1.54      ;
+---------------------------------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                    ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------+----------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name              ; Entity Name    ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------+----------------+--------------+
; |RiscvProcessor            ; 145 (111)           ; 47 (31)                   ; 0                 ; 0          ; 164  ; 0            ; |RiscvProcessor                  ; RiscvProcessor ; work         ;
;    |control:U1|            ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RiscvProcessor|control:U1       ; control        ; work         ;
;    |register_file:U4|      ; 25 (25)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |RiscvProcessor|register_file:U4 ; register_file  ; work         ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------+----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                               ;
+----------------------------------------------------+---------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------+------------------------+
; control:U1|aluop[0]                                ; control:U1|WideOr0  ; yes                    ;
; Number of user-specified and inferred latches = 1  ;                     ;                        ;
+----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; pc_current[0]                          ; Stuck at GND due to stuck port data_in ;
; register_file:U4|reg_file[30][0]       ; Stuck at GND due to stuck port data_in ;
; register_file:U4|reg_file[28][0]       ; Stuck at GND due to stuck port data_in ;
; register_file:U4|reg_file[26][0]       ; Stuck at GND due to stuck port data_in ;
; register_file:U4|reg_file[24][0]       ; Stuck at GND due to stuck port data_in ;
; register_file:U4|reg_file[22][0]       ; Stuck at GND due to stuck port data_in ;
; register_file:U4|reg_file[20][0]       ; Stuck at GND due to stuck port data_in ;
; register_file:U4|reg_file[18][0]       ; Stuck at GND due to stuck port data_in ;
; register_file:U4|reg_file[16][0]       ; Stuck at GND due to stuck port data_in ;
; register_file:U4|reg_file[14][0]       ; Stuck at GND due to stuck port data_in ;
; register_file:U4|reg_file[12][0]       ; Stuck at GND due to stuck port data_in ;
; register_file:U4|reg_file[10][0]       ; Stuck at GND due to stuck port data_in ;
; register_file:U4|reg_file[8][0]        ; Stuck at GND due to stuck port data_in ;
; register_file:U4|reg_file[6][0]        ; Stuck at GND due to stuck port data_in ;
; register_file:U4|reg_file[4][0]        ; Stuck at GND due to stuck port data_in ;
; register_file:U4|reg_file[2][0]        ; Stuck at GND due to stuck port data_in ;
; register_file:U4|reg_file[0][0]        ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 17 ;                                        ;
+----------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 47    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 47    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; pc_current[22]                         ; 3       ;
; Total number of inverted registers = 1 ;         ;
+----------------------------------------+---------+


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |RiscvProcessor ;
+----------------+----------------------------------+----------------------------+
; Parameter Name ; Value                            ; Type                       ;
+----------------+----------------------------------+----------------------------+
; INITIAL_PC     ; 00000000010000000000000000000000 ; Unsigned Binary            ;
+----------------+----------------------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:alu_unit"                                                                                                                                           ;
+-------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                          ;
+-------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; ALU_Ctrl    ; Input  ; Warning  ; Input port expression (4 bits) is smaller than the input port (6 bits) it drives.  Extra input bit(s) "ALU_Ctrl[5..4]" will be connected to GND. ;
; Zero_fg     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                              ;
; dwrite_data ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "dwrite_data[31..1]" have no fanouts                 ;
; wd          ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "wd[31..1]" have no fanouts                          ;
; wd          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                              ;
+-------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "register_file:U4"                                                                                                                                                              ;
+-------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                                                 ;
+-------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; read_data_1 ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (32 bits) it drives.  The 31 most-significant bit(s) in the port expression will be connected to GND. ;
; read_data_2 ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (32 bits) it drives.  The 31 most-significant bit(s) in the port expression will be connected to GND. ;
; write_data  ; Input  ; Warning  ; Input port expression (5 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "write_data[31..5]" will be connected to GND.                    ;
+-------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alucontrol:U2"                                                                                                                                      ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                       ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; aluop      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "aluop[3..1]" will be connected to GND. ;
; out_to_alu ; Output ; Warning  ; Output or bidir port (6 bits) is wider than the port expression (4 bits) it drives; bit(s) "out_to_alu[5..4]" have no fanouts                 ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control:U1"                                                                                                                    ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                  ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; mem_to_reg ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                      ;
; aluop      ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (1 bits) it drives; bit(s) "aluop[3..1]" have no fanouts ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 47                          ;
;     CLR               ; 46                          ;
;     ENA CLR           ; 1                           ;
; arriav_lcell_comb     ; 147                         ;
;     arith             ; 61                          ;
;         1 data inputs ; 30                          ;
;         2 data inputs ; 31                          ;
;     normal            ; 86                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 19                          ;
;         3 data inputs ; 32                          ;
;         4 data inputs ; 19                          ;
;         5 data inputs ; 5                           ;
;         6 data inputs ; 9                           ;
; boundary_port         ; 164                         ;
;                       ;                             ;
; Max LUT depth         ; 5.00                        ;
; Average LUT depth     ; 3.54                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Mon May 30 18:26:28 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RiscvProcessor -c RiscvProcessor
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning (10229): Verilog HDL Expression warning at RiscvProcessor.v(53): truncated literal to match 3 bits File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 53
Info (12021): Found 3 design units, including 3 entities, in source file riscvprocessor.v
    Info (12023): Found entity 1: RiscvProcessor File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 1
    Info (12023): Found entity 2: control File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 100
    Info (12023): Found entity 3: alucontrol File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 126
Info (12021): Found 1 design units, including 1 entities, in source file register_file.v
    Info (12023): Found entity 1: register_file File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/register_file.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: ALU File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file instruction_memory.v
    Info (12023): Found entity 1: instruction_memory File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/instruction_memory.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file data_memory.v
    Info (12023): Found entity 1: data_memory File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/data_memory.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbench.v
    Info (12023): Found entity 1: testbench File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/testbench.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at RiscvProcessor.v(17): created implicit net for "ALUop" File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 17
Warning (10236): Verilog HDL Implicit Net warning at RiscvProcessor.v(71): created implicit net for "dwrite_data" File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 71
Warning (10236): Verilog HDL Implicit Net warning at RiscvProcessor.v(72): created implicit net for "wd" File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 72
Info (12127): Elaborating entity "RiscvProcessor" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at RiscvProcessor.v(22): object "write_data" assigned a value but never read File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
Warning (10199): Verilog HDL Case Statement warning at RiscvProcessor.v(47): case item expression never matches the case expression File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 47
Warning (10199): Verilog HDL Case Statement warning at RiscvProcessor.v(48): case item expression never matches the case expression File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 48
Warning (10199): Verilog HDL Case Statement warning at RiscvProcessor.v(49): case item expression never matches the case expression File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 49
Warning (10199): Verilog HDL Case Statement warning at RiscvProcessor.v(50): case item expression never matches the case expression File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 50
Warning (10199): Verilog HDL Case Statement warning at RiscvProcessor.v(51): case item expression never matches the case expression File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 51
Warning (10199): Verilog HDL Case Statement warning at RiscvProcessor.v(52): case item expression never matches the case expression File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 52
Warning (10272): Verilog HDL Case Statement warning at RiscvProcessor.v(53): case item expression covers a value already covered by a previous case item File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 53
Info (12128): Elaborating entity "control" for hierarchy "control:U1" File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 17
Warning (10270): Verilog HDL Case Statement warning at RiscvProcessor.v(112): incomplete case statement has no default case item File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 112
Warning (10240): Verilog HDL Always Construct warning at RiscvProcessor.v(110): inferring latch(es) for variable "aluop", which holds its previous value in one or more paths through the always construct File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 110
Info (10041): Inferred latch for "aluop[0]" at RiscvProcessor.v(110) File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 110
Info (10041): Inferred latch for "aluop[1]" at RiscvProcessor.v(110) File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 110
Info (10041): Inferred latch for "aluop[2]" at RiscvProcessor.v(110) File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 110
Info (10041): Inferred latch for "aluop[3]" at RiscvProcessor.v(110) File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 110
Info (12128): Elaborating entity "alucontrol" for hierarchy "alucontrol:U2" File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 19
Warning (10270): Verilog HDL Case Statement warning at RiscvProcessor.v(139): incomplete case statement has no default case item File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 139
Warning (10270): Verilog HDL Case Statement warning at RiscvProcessor.v(149): incomplete case statement has no default case item File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 149
Warning (10270): Verilog HDL Case Statement warning at RiscvProcessor.v(158): incomplete case statement has no default case item File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 158
Warning (10059): Verilog HDL Case Statement warning at RiscvProcessor.v(166): case item expression never matches the case expression because it contains an 'x' or 'z' value File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 166
Warning (10059): Verilog HDL Case Statement warning at RiscvProcessor.v(167): case item expression never matches the case expression because it contains an 'x' or 'z' value File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 167
Warning (10059): Verilog HDL Case Statement warning at RiscvProcessor.v(168): case item expression never matches the case expression because it contains an 'x' or 'z' value File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 168
Warning (10059): Verilog HDL Case Statement warning at RiscvProcessor.v(169): case item expression never matches the case expression because it contains an 'x' or 'z' value File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 169
Warning (10059): Verilog HDL Case Statement warning at RiscvProcessor.v(170): case item expression never matches the case expression because it contains an 'x' or 'z' value File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 170
Warning (10059): Verilog HDL Case Statement warning at RiscvProcessor.v(171): case item expression never matches the case expression because it contains an 'x' or 'z' value File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 171
Warning (10270): Verilog HDL Case Statement warning at RiscvProcessor.v(165): incomplete case statement has no default case item File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 165
Warning (10270): Verilog HDL Case Statement warning at RiscvProcessor.v(178): incomplete case statement has no default case item File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 178
Warning (10270): Verilog HDL Case Statement warning at RiscvProcessor.v(133): incomplete case statement has no default case item File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 133
Warning (10240): Verilog HDL Always Construct warning at RiscvProcessor.v(133): inferring latch(es) for variable "out_to_alu", which holds its previous value in one or more paths through the always construct File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 133
Info (10041): Inferred latch for "out_to_alu[0]" at RiscvProcessor.v(133) File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 133
Info (10041): Inferred latch for "out_to_alu[1]" at RiscvProcessor.v(133) File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 133
Info (10041): Inferred latch for "out_to_alu[2]" at RiscvProcessor.v(133) File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 133
Info (10041): Inferred latch for "out_to_alu[3]" at RiscvProcessor.v(133) File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 133
Info (10041): Inferred latch for "out_to_alu[4]" at RiscvProcessor.v(133) File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 133
Info (10041): Inferred latch for "out_to_alu[5]" at RiscvProcessor.v(133) File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 133
Info (12128): Elaborating entity "register_file" for hierarchy "register_file:U4" File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 38
Warning (10230): Verilog HDL assignment warning at register_file.v(10): truncated value with size 32 to match size of target (1) File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/register_file.v Line: 10
Warning (10230): Verilog HDL assignment warning at register_file.v(11): truncated value with size 32 to match size of target (1) File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/register_file.v Line: 11
Warning (10240): Verilog HDL Always Construct warning at register_file.v(13): inferring latch(es) for variable "k", which holds its previous value in one or more paths through the always construct File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/register_file.v Line: 13
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:alu_unit" File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 73
Warning (10240): Verilog HDL Always Construct warning at ALU.v(16): inferring latch(es) for variable "result", which holds its previous value in one or more paths through the always construct File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v Line: 16
Warning (10240): Verilog HDL Always Construct warning at ALU.v(16): inferring latch(es) for variable "wd", which holds its previous value in one or more paths through the always construct File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v Line: 16
Warning (10240): Verilog HDL Always Construct warning at ALU.v(16): inferring latch(es) for variable "PCSrc", which holds its previous value in one or more paths through the always construct File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v Line: 16
Warning (10240): Verilog HDL Always Construct warning at ALU.v(16): inferring latch(es) for variable "dwrite_data", which holds its previous value in one or more paths through the always construct File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v Line: 16
Info (10041): Inferred latch for "dwrite_data[0]" at ALU.v(16) File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v Line: 16
Info (10041): Inferred latch for "dwrite_data[1]" at ALU.v(16) File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v Line: 16
Info (10041): Inferred latch for "dwrite_data[2]" at ALU.v(16) File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v Line: 16
Info (10041): Inferred latch for "dwrite_data[3]" at ALU.v(16) File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v Line: 16
Info (10041): Inferred latch for "dwrite_data[4]" at ALU.v(16) File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v Line: 16
Info (10041): Inferred latch for "dwrite_data[5]" at ALU.v(16) File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v Line: 16
Info (10041): Inferred latch for "dwrite_data[6]" at ALU.v(16) File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v Line: 16
Info (10041): Inferred latch for "dwrite_data[7]" at ALU.v(16) File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v Line: 16
Info (10041): Inferred latch for "dwrite_data[8]" at ALU.v(16) File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v Line: 16
Info (10041): Inferred latch for "dwrite_data[9]" at ALU.v(16) File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v Line: 16
Info (10041): Inferred latch for "dwrite_data[10]" at ALU.v(16) File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v Line: 16
Info (10041): Inferred latch for "dwrite_data[11]" at ALU.v(16) File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v Line: 16
Info (10041): Inferred latch for "dwrite_data[12]" at ALU.v(16) File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v Line: 16
Info (10041): Inferred latch for "dwrite_data[13]" at ALU.v(16) File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v Line: 16
Info (10041): Inferred latch for "dwrite_data[14]" at ALU.v(16) File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v Line: 16
Info (10041): Inferred latch for "dwrite_data[15]" at ALU.v(16) File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v Line: 16
Info (10041): Inferred latch for "dwrite_data[16]" at ALU.v(16) File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v Line: 16
Info (10041): Inferred latch for "dwrite_data[17]" at ALU.v(16) File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v Line: 16
Info (10041): Inferred latch for "dwrite_data[18]" at ALU.v(16) File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v Line: 16
Info (10041): Inferred latch for "dwrite_data[19]" at ALU.v(16) File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v Line: 16
Info (10041): Inferred latch for "dwrite_data[20]" at ALU.v(16) File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v Line: 16
Info (10041): Inferred latch for "dwrite_data[21]" at ALU.v(16) File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v Line: 16
Info (10041): Inferred latch for "dwrite_data[22]" at ALU.v(16) File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v Line: 16
Info (10041): Inferred latch for "dwrite_data[23]" at ALU.v(16) File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v Line: 16
Info (10041): Inferred latch for "dwrite_data[24]" at ALU.v(16) File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v Line: 16
Info (10041): Inferred latch for "dwrite_data[25]" at ALU.v(16) File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v Line: 16
Info (10041): Inferred latch for "dwrite_data[26]" at ALU.v(16) File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v Line: 16
Info (10041): Inferred latch for "dwrite_data[27]" at ALU.v(16) File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v Line: 16
Info (10041): Inferred latch for "dwrite_data[28]" at ALU.v(16) File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v Line: 16
Info (10041): Inferred latch for "dwrite_data[29]" at ALU.v(16) File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v Line: 16
Info (10041): Inferred latch for "dwrite_data[30]" at ALU.v(16) File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v Line: 16
Info (10041): Inferred latch for "dwrite_data[31]" at ALU.v(16) File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v Line: 16
Info (10041): Inferred latch for "PCSrc" at ALU.v(16) File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v Line: 16
Info (10041): Inferred latch for "wd[0]" at ALU.v(16) File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v Line: 16
Info (10041): Inferred latch for "wd[1]" at ALU.v(16) File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v Line: 16
Info (10041): Inferred latch for "wd[2]" at ALU.v(16) File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v Line: 16
Info (10041): Inferred latch for "wd[3]" at ALU.v(16) File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v Line: 16
Info (10041): Inferred latch for "wd[4]" at ALU.v(16) File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v Line: 16
Info (10041): Inferred latch for "wd[5]" at ALU.v(16) File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v Line: 16
Info (10041): Inferred latch for "wd[6]" at ALU.v(16) File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v Line: 16
Info (10041): Inferred latch for "wd[7]" at ALU.v(16) File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v Line: 16
Info (10041): Inferred latch for "wd[8]" at ALU.v(16) File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v Line: 16
Info (10041): Inferred latch for "wd[9]" at ALU.v(16) File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v Line: 16
Info (10041): Inferred latch for "wd[10]" at ALU.v(16) File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v Line: 16
Info (10041): Inferred latch for "wd[11]" at ALU.v(16) File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v Line: 16
Info (10041): Inferred latch for "wd[12]" at ALU.v(16) File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v Line: 16
Info (10041): Inferred latch for "wd[13]" at ALU.v(16) File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v Line: 16
Info (10041): Inferred latch for "wd[14]" at ALU.v(16) File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v Line: 16
Info (10041): Inferred latch for "wd[15]" at ALU.v(16) File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v Line: 16
Info (10041): Inferred latch for "wd[16]" at ALU.v(16) File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v Line: 16
Info (10041): Inferred latch for "wd[17]" at ALU.v(16) File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v Line: 16
Info (10041): Inferred latch for "wd[18]" at ALU.v(16) File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v Line: 16
Info (10041): Inferred latch for "wd[19]" at ALU.v(16) File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v Line: 16
Info (10041): Inferred latch for "wd[20]" at ALU.v(16) File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v Line: 16
Info (10041): Inferred latch for "wd[21]" at ALU.v(16) File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v Line: 16
Info (10041): Inferred latch for "wd[22]" at ALU.v(16) File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v Line: 16
Info (10041): Inferred latch for "wd[23]" at ALU.v(16) File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v Line: 16
Info (10041): Inferred latch for "wd[24]" at ALU.v(16) File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v Line: 16
Info (10041): Inferred latch for "wd[25]" at ALU.v(16) File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v Line: 16
Info (10041): Inferred latch for "wd[26]" at ALU.v(16) File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v Line: 16
Info (10041): Inferred latch for "wd[27]" at ALU.v(16) File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v Line: 16
Info (10041): Inferred latch for "wd[28]" at ALU.v(16) File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v Line: 16
Info (10041): Inferred latch for "wd[29]" at ALU.v(16) File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v Line: 16
Info (10041): Inferred latch for "wd[30]" at ALU.v(16) File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v Line: 16
Info (10041): Inferred latch for "wd[31]" at ALU.v(16) File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v Line: 16
Info (10041): Inferred latch for "result[0]" at ALU.v(16) File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v Line: 16
Info (10041): Inferred latch for "result[1]" at ALU.v(16) File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v Line: 16
Info (10041): Inferred latch for "result[2]" at ALU.v(16) File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v Line: 16
Info (10041): Inferred latch for "result[3]" at ALU.v(16) File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v Line: 16
Info (10041): Inferred latch for "result[4]" at ALU.v(16) File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v Line: 16
Info (10041): Inferred latch for "result[5]" at ALU.v(16) File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v Line: 16
Info (10041): Inferred latch for "result[6]" at ALU.v(16) File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v Line: 16
Info (10041): Inferred latch for "result[7]" at ALU.v(16) File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v Line: 16
Info (10041): Inferred latch for "result[8]" at ALU.v(16) File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v Line: 16
Info (10041): Inferred latch for "result[9]" at ALU.v(16) File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v Line: 16
Info (10041): Inferred latch for "result[10]" at ALU.v(16) File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v Line: 16
Info (10041): Inferred latch for "result[11]" at ALU.v(16) File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v Line: 16
Info (10041): Inferred latch for "result[12]" at ALU.v(16) File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v Line: 16
Info (10041): Inferred latch for "result[13]" at ALU.v(16) File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v Line: 16
Info (10041): Inferred latch for "result[14]" at ALU.v(16) File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v Line: 16
Info (10041): Inferred latch for "result[15]" at ALU.v(16) File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v Line: 16
Info (10041): Inferred latch for "result[16]" at ALU.v(16) File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v Line: 16
Info (10041): Inferred latch for "result[17]" at ALU.v(16) File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v Line: 16
Info (10041): Inferred latch for "result[18]" at ALU.v(16) File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v Line: 16
Info (10041): Inferred latch for "result[19]" at ALU.v(16) File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v Line: 16
Info (10041): Inferred latch for "result[20]" at ALU.v(16) File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v Line: 16
Info (10041): Inferred latch for "result[21]" at ALU.v(16) File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v Line: 16
Info (10041): Inferred latch for "result[22]" at ALU.v(16) File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v Line: 16
Info (10041): Inferred latch for "result[23]" at ALU.v(16) File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v Line: 16
Info (10041): Inferred latch for "result[24]" at ALU.v(16) File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v Line: 16
Info (10041): Inferred latch for "result[25]" at ALU.v(16) File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v Line: 16
Info (10041): Inferred latch for "result[26]" at ALU.v(16) File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v Line: 16
Info (10041): Inferred latch for "result[27]" at ALU.v(16) File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v Line: 16
Info (10041): Inferred latch for "result[28]" at ALU.v(16) File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v Line: 16
Info (10041): Inferred latch for "result[29]" at ALU.v(16) File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v Line: 16
Info (10041): Inferred latch for "result[30]" at ALU.v(16) File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v Line: 16
Info (10041): Inferred latch for "result[31]" at ALU.v(16) File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v Line: 16
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "read_data_1[31]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_1[30]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_1[29]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_1[28]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_1[27]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_1[26]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_1[25]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_1[24]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_1[23]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_1[22]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_1[21]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_1[20]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_1[19]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_1[18]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_1[17]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_1[16]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_1[15]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_1[14]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_1[13]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_1[12]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_1[11]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_1[10]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_1[9]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_1[8]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_1[7]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_1[6]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_1[5]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_1[4]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_1[3]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_1[2]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_1[1]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_2[31]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_2[30]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_2[29]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_2[28]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_2[27]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_2[26]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_2[25]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_2[24]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_2[23]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_2[22]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_2[21]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_2[20]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_2[19]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_2[18]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_2[17]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_2[16]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_2[15]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_2[14]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_2[13]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_2[12]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_2[11]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_2[10]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_2[9]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_2[8]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_2[7]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_2[6]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_2[5]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_2[4]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_2[3]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_2[2]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_2[1]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "read_data_1[31]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_1[30]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_1[29]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_1[28]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_1[27]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_1[26]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_1[25]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_1[24]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_1[23]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_1[22]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_1[21]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_1[20]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_1[19]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_1[18]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_1[17]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_1[16]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_1[15]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_1[14]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_1[13]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_1[12]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_1[11]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_1[10]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_1[9]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_1[8]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_1[7]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_1[6]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_1[5]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_1[4]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_1[3]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_1[2]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_1[1]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_2[31]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_2[30]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_2[29]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_2[28]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_2[27]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_2[26]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_2[25]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_2[24]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_2[23]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_2[22]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_2[21]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_2[20]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_2[19]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_2[18]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_2[17]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_2[16]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_2[15]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_2[14]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_2[13]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_2[12]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_2[11]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_2[10]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_2[9]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_2[8]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_2[7]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_2[6]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_2[5]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_2[4]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_2[3]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_2[2]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_2[1]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "read_data_1[31]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_1[30]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_1[29]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_1[28]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_1[27]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_1[26]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_1[25]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_1[24]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_1[23]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_1[22]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_1[21]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_1[20]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_1[19]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_1[18]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_1[17]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_1[16]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_1[15]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_1[14]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_1[13]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_1[12]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_1[11]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_1[10]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_1[9]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_1[8]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_1[7]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_1[6]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_1[5]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_1[4]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_1[3]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_1[2]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_1[1]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_2[31]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_2[30]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_2[29]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_2[28]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_2[27]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_2[26]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_2[25]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_2[24]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_2[23]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_2[22]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_2[21]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_2[20]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_2[19]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_2[18]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_2[17]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_2[16]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_2[15]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_2[14]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_2[13]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_2[12]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_2[11]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_2[10]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_2[9]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_2[8]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_2[7]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_2[6]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_2[5]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_2[4]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_2[3]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_2[2]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
    Warning (12110): Net "read_data_2[1]" is missing source, defaulting to GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 22
Warning (14026): LATCH primitive "ALU:alu_unit|PCSrc" is permanently enabled File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v Line: 10
Warning (14026): LATCH primitive "alucontrol:U2|out_to_alu[0]" is permanently enabled File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 133
Warning (14025): LATCH primitive "ALU:alu_unit|dwrite_data[0]" is permanently disabled File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v Line: 16
Warning (14026): LATCH primitive "ALU:alu_unit|result[12]" is permanently enabled File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v Line: 16
Warning (14026): LATCH primitive "ALU:alu_unit|result[13]" is permanently enabled File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v Line: 16
Warning (14026): LATCH primitive "ALU:alu_unit|result[14]" is permanently enabled File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v Line: 16
Warning (14026): LATCH primitive "ALU:alu_unit|result[15]" is permanently enabled File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v Line: 16
Warning (14026): LATCH primitive "ALU:alu_unit|result[16]" is permanently enabled File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v Line: 16
Warning (14026): LATCH primitive "ALU:alu_unit|result[17]" is permanently enabled File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v Line: 16
Warning (14026): LATCH primitive "ALU:alu_unit|result[18]" is permanently enabled File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v Line: 16
Warning (14026): LATCH primitive "ALU:alu_unit|result[19]" is permanently enabled File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v Line: 16
Warning (14026): LATCH primitive "ALU:alu_unit|result[20]" is permanently enabled File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v Line: 16
Warning (14026): LATCH primitive "ALU:alu_unit|result[21]" is permanently enabled File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v Line: 16
Warning (14026): LATCH primitive "ALU:alu_unit|result[22]" is permanently enabled File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v Line: 16
Warning (14026): LATCH primitive "ALU:alu_unit|result[23]" is permanently enabled File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v Line: 16
Warning (14026): LATCH primitive "ALU:alu_unit|result[24]" is permanently enabled File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v Line: 16
Warning (14026): LATCH primitive "ALU:alu_unit|result[25]" is permanently enabled File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v Line: 16
Warning (14026): LATCH primitive "ALU:alu_unit|result[26]" is permanently enabled File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v Line: 16
Warning (14026): LATCH primitive "ALU:alu_unit|result[27]" is permanently enabled File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v Line: 16
Warning (14026): LATCH primitive "ALU:alu_unit|result[28]" is permanently enabled File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v Line: 16
Warning (14026): LATCH primitive "ALU:alu_unit|result[29]" is permanently enabled File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v Line: 16
Warning (14026): LATCH primitive "ALU:alu_unit|result[30]" is permanently enabled File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v Line: 16
Warning (14026): LATCH primitive "ALU:alu_unit|result[31]" is permanently enabled File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v Line: 16
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch control:U1|aluop[0] has unsafe behavior File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 110
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instruction[0] File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 4
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "PC[0]" is stuck at GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 6
    Warning (13410): Pin "dAddress[0]" is stuck at GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 7
    Warning (13410): Pin "dAddress[1]" is stuck at GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 7
    Warning (13410): Pin "dAddress[2]" is stuck at GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 7
    Warning (13410): Pin "dAddress[3]" is stuck at GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 7
    Warning (13410): Pin "dAddress[4]" is stuck at GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 7
    Warning (13410): Pin "dAddress[5]" is stuck at GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 7
    Warning (13410): Pin "dAddress[6]" is stuck at GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 7
    Warning (13410): Pin "dAddress[7]" is stuck at GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 7
    Warning (13410): Pin "dAddress[8]" is stuck at GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 7
    Warning (13410): Pin "dAddress[9]" is stuck at GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 7
    Warning (13410): Pin "dAddress[10]" is stuck at GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 7
    Warning (13410): Pin "dAddress[11]" is stuck at GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 7
    Warning (13410): Pin "dWriteData[0]" is stuck at GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 7
    Warning (13410): Pin "dWriteData[1]" is stuck at GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 7
    Warning (13410): Pin "dWriteData[2]" is stuck at GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 7
    Warning (13410): Pin "dWriteData[3]" is stuck at GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 7
    Warning (13410): Pin "dWriteData[4]" is stuck at GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 7
    Warning (13410): Pin "dWriteData[5]" is stuck at GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 7
    Warning (13410): Pin "dWriteData[6]" is stuck at GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 7
    Warning (13410): Pin "dWriteData[7]" is stuck at GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 7
    Warning (13410): Pin "dWriteData[8]" is stuck at GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 7
    Warning (13410): Pin "dWriteData[9]" is stuck at GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 7
    Warning (13410): Pin "dWriteData[10]" is stuck at GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 7
    Warning (13410): Pin "dWriteData[11]" is stuck at GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 7
    Warning (13410): Pin "dWriteData[12]" is stuck at GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 7
    Warning (13410): Pin "dWriteData[13]" is stuck at GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 7
    Warning (13410): Pin "dWriteData[14]" is stuck at GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 7
    Warning (13410): Pin "dWriteData[15]" is stuck at GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 7
    Warning (13410): Pin "dWriteData[16]" is stuck at GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 7
    Warning (13410): Pin "dWriteData[17]" is stuck at GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 7
    Warning (13410): Pin "dWriteData[18]" is stuck at GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 7
    Warning (13410): Pin "dWriteData[19]" is stuck at GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 7
    Warning (13410): Pin "dWriteData[20]" is stuck at GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 7
    Warning (13410): Pin "dWriteData[21]" is stuck at GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 7
    Warning (13410): Pin "dWriteData[22]" is stuck at GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 7
    Warning (13410): Pin "dWriteData[23]" is stuck at GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 7
    Warning (13410): Pin "dWriteData[24]" is stuck at GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 7
    Warning (13410): Pin "dWriteData[25]" is stuck at GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 7
    Warning (13410): Pin "dWriteData[26]" is stuck at GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 7
    Warning (13410): Pin "dWriteData[27]" is stuck at GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 7
    Warning (13410): Pin "dWriteData[28]" is stuck at GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 7
    Warning (13410): Pin "dWriteData[29]" is stuck at GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 7
    Warning (13410): Pin "dWriteData[30]" is stuck at GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 7
    Warning (13410): Pin "dWriteData[31]" is stuck at GND File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 7
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/output_files/RiscvProcessor.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 32 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "dReadData[0]" File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 5
    Warning (15610): No output dependent on input pin "dReadData[1]" File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 5
    Warning (15610): No output dependent on input pin "dReadData[2]" File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 5
    Warning (15610): No output dependent on input pin "dReadData[3]" File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 5
    Warning (15610): No output dependent on input pin "dReadData[4]" File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 5
    Warning (15610): No output dependent on input pin "dReadData[5]" File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 5
    Warning (15610): No output dependent on input pin "dReadData[6]" File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 5
    Warning (15610): No output dependent on input pin "dReadData[7]" File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 5
    Warning (15610): No output dependent on input pin "dReadData[8]" File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 5
    Warning (15610): No output dependent on input pin "dReadData[9]" File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 5
    Warning (15610): No output dependent on input pin "dReadData[10]" File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 5
    Warning (15610): No output dependent on input pin "dReadData[11]" File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 5
    Warning (15610): No output dependent on input pin "dReadData[12]" File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 5
    Warning (15610): No output dependent on input pin "dReadData[13]" File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 5
    Warning (15610): No output dependent on input pin "dReadData[14]" File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 5
    Warning (15610): No output dependent on input pin "dReadData[15]" File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 5
    Warning (15610): No output dependent on input pin "dReadData[16]" File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 5
    Warning (15610): No output dependent on input pin "dReadData[17]" File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 5
    Warning (15610): No output dependent on input pin "dReadData[18]" File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 5
    Warning (15610): No output dependent on input pin "dReadData[19]" File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 5
    Warning (15610): No output dependent on input pin "dReadData[20]" File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 5
    Warning (15610): No output dependent on input pin "dReadData[21]" File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 5
    Warning (15610): No output dependent on input pin "dReadData[22]" File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 5
    Warning (15610): No output dependent on input pin "dReadData[23]" File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 5
    Warning (15610): No output dependent on input pin "dReadData[24]" File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 5
    Warning (15610): No output dependent on input pin "dReadData[25]" File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 5
    Warning (15610): No output dependent on input pin "dReadData[26]" File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 5
    Warning (15610): No output dependent on input pin "dReadData[27]" File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 5
    Warning (15610): No output dependent on input pin "dReadData[28]" File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 5
    Warning (15610): No output dependent on input pin "dReadData[29]" File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 5
    Warning (15610): No output dependent on input pin "dReadData[30]" File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 5
    Warning (15610): No output dependent on input pin "dReadData[31]" File: C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v Line: 5
Info (21057): Implemented 309 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 66 input pins
    Info (21059): Implemented 98 output pins
    Info (21061): Implemented 145 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 329 warnings
    Info: Peak virtual memory: 4801 megabytes
    Info: Processing ended: Mon May 30 18:26:45 2022
    Info: Elapsed time: 00:00:17
    Info: Total CPU time (on all processors): 00:00:19


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/output_files/RiscvProcessor.map.smsg.


