// Seed: 1760178840
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_5 = id_3;
endmodule
module module_1 (
    output supply0 id_0,
    input supply1 id_1,
    output supply1 id_2,
    input tri id_3,
    input wor id_4,
    output logic id_5,
    output tri1 id_6,
    output tri id_7,
    output wand id_8,
    output supply1 id_9,
    input supply0 id_10,
    input wor id_11,
    input wire id_12,
    input wand id_13,
    input tri id_14,
    output uwire id_15,
    input uwire id_16,
    input wor id_17,
    input wand id_18,
    output supply1 id_19,
    input wand id_20,
    input wire id_21
);
  wire id_23;
  always @(id_11 or posedge 1'b0) begin
    id_5 <= 1;
  end
  xor (
      id_0,
      id_12,
      id_11,
      id_14,
      id_23,
      id_4,
      id_13,
      id_21,
      id_3,
      id_16,
      id_18,
      id_1,
      id_10,
      id_17,
      id_20
  );
  module_0(
      id_23, id_23, id_23, id_23, id_23, id_23
  );
endmodule
