0.6
2017.1
Apr 14 2017
19:10:27
G:/Vivado_Project/Summer1/ALU/ALU.sim/sim_1/synth/func/ALU_tb_func_synth.v,1498279322,verilog,,,,ALU;glbl,,,,,,,,
G:/Vivado_Project/Summer1/ALU/ALU.srcs/sim_1/new/ALU_tb.v,1498279269,verilog,,,,ALU_tb,,,,,,,,
