<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Tests imported from basejump
rc: 1 (means success: 0)
should_fail: 0
tags: basejump
incdirs: /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_noc /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_dmc
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_dmc/bsg_dmc.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_dmc/bsg_dmc.v</a>
defines: 
time_elapsed: 1.448s
ram usage: 45564 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpvbo4m6yb/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_noc -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_dmc <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_dmc/bsg_dmc.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_dmc/bsg_dmc.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PP0113] <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html#l-18" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v:18</a>:8: Unused macro argument &#34;val&#34;.

[WRN:PP0113] <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html#l-26" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v:26</a>:8: Unused macro argument &#34;val&#34;.

[WRN:PP0113] <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html#l-50" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v:50</a>:8: Unused macro argument &#34;x&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html#l-7" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v:7</a>: No timescale set for &#34;bsg_cache_non_blocking_pkg&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html#l-7" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v:7</a>: No timescale set for &#34;bsg_cache_pkg&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/basejump_stl/bsg_dmc/bsg_dmc.v.html#l-1" target="file-frame">third_party/cores/basejump_stl/bsg_dmc/bsg_dmc.v:1</a>: No timescale set for &#34;bsg_dmc&#34;.

[INF:CP0300] Compilation...

[INF:CP0301] <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html#l-7" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v:7</a>: Compile package &#34;bsg_cache_non_blocking_pkg&#34;.

[INF:CP0301] <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html#l-7" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v:7</a>: Compile package &#34;bsg_cache_pkg&#34;.

[INF:CP0303] <a href="../../../../third_party/cores/basejump_stl/bsg_dmc/bsg_dmc.v.html#l-1" target="file-frame">third_party/cores/basejump_stl/bsg_dmc/bsg_dmc.v:1</a>: Compile module &#34;work@bsg_dmc&#34;.

[ERR:CP0316] <a href="../../../../third_party/cores/basejump_stl/bsg_dmc/bsg_dmc.v.html#l-2" target="file-frame">third_party/cores/basejump_stl/bsg_dmc/bsg_dmc.v:2</a>: Undefined package &#34;bsg_dmc_pkg&#34;.

[NTE:CP0309] <a href="../../../../third_party/cores/basejump_stl/bsg_dmc/bsg_dmc.v.html#l-18" target="file-frame">third_party/cores/basejump_stl/bsg_dmc/bsg_dmc.v:18</a>: Implicit port type (wire) for &#34;app_rdy_o&#34;,
there are 31 more instances of this message.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/cores/basejump_stl/bsg_dmc/bsg_dmc.v.html#l-1" target="file-frame">third_party/cores/basejump_stl/bsg_dmc/bsg_dmc.v:1</a>: Top level module &#34;work@bsg_dmc&#34;.

[ERR:EL0528] <a href="../../../../third_party/cores/basejump_stl/bsg_dmc/bsg_dmc.v.html#l-2" target="file-frame">third_party/cores/basejump_stl/bsg_dmc/bsg_dmc.v:2</a>: Undefined imported package: &#34;bsg_dmc_pkg&#34;.

[WRN:EL0500] <a href="../../../../third_party/cores/basejump_stl/bsg_dmc/bsg_dmc.v.html#l-94" target="file-frame">third_party/cores/basejump_stl/bsg_dmc/bsg_dmc.v:94</a>: Cannot find a module definition for &#34;work@bsg_dmc::bsg_sync_sync&#34;.

[WRN:EL0500] <a href="../../../../third_party/cores/basejump_stl/bsg_dmc/bsg_dmc.v.html#l-99" target="file-frame">third_party/cores/basejump_stl/bsg_dmc/bsg_dmc.v:99</a>: Cannot find a module definition for &#34;work@bsg_dmc::bsg_sync_sync&#34;.

[WRN:EL0500] <a href="../../../../third_party/cores/basejump_stl/bsg_dmc/bsg_dmc.v.html#l-106" target="file-frame">third_party/cores/basejump_stl/bsg_dmc/bsg_dmc.v:106</a>: Cannot find a module definition for &#34;work@bsg_dmc::bsg_dmc_controller&#34;.

[WRN:EL0500] <a href="../../../../third_party/cores/basejump_stl/bsg_dmc/bsg_dmc.v.html#l-162" target="file-frame">third_party/cores/basejump_stl/bsg_dmc/bsg_dmc.v:162</a>: Cannot find a module definition for &#34;work@bsg_dmc::bsg_dmc_phy&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 5.

[NTE:EL0511] Nb leaf instances: 4.

[WRN:EL0512] Nb undefined modules: 3.

[WRN:EL0513] Nb undefined instances: 4.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 12
[   NOTE] : 6
+ cat /tmpfs/tmp/tmpvbo4m6yb/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_None
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpvbo4m6yb/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 0a06379e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1593156724456/work=/usr/local/src/conda/uhdm-integration-0.0_0080_g5facd9a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpvbo4m6yb/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@bsg_dmc)
 |vpiName:work@bsg_dmc
 |uhdmallPackages:
 \_package: bsg_cache_non_blocking_pkg, file:<a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v</a>, line:7, parent:work@bsg_dmc
   |vpiDefName:bsg_cache_non_blocking_pkg
   |vpiFullName:bsg_cache_non_blocking_pkg
   |vpiTypedef:
   \_struct_typespec: (bsg_cache_non_blocking_decode_s), line:54
     |vpiPacked:1
     |vpiName:bsg_cache_non_blocking_decode_s
     |vpiTypespecMember:
     \_typespec_member: (size_op), line:59
       |vpiName:size_op
       |vpiTypespec:
       \_logic_typespec: , line:59
         |vpiRange:
         \_range: , line:59, parent:bsg_cache_non_blocking_decode_s
           |vpiLeftRange:
           \_constant: , line:59
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
           |vpiRightRange:
           \_constant: , line:59
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
     |vpiTypespecMember:
     \_typespec_member: (sigext_op), line:60
       |vpiName:sigext_op
       |vpiTypespec:
       \_logic_typespec: , line:60
     |vpiTypespecMember:
     \_typespec_member: (ld_op), line:61
       |vpiName:ld_op
       |vpiTypespec:
       \_logic_typespec: , line:61
     |vpiTypespecMember:
     \_typespec_member: (st_op), line:62
       |vpiName:st_op
       |vpiTypespec:
       \_logic_typespec: , line:62
     |vpiTypespecMember:
     \_typespec_member: (block_ld_op), line:63
       |vpiName:block_ld_op
       |vpiTypespec:
       \_logic_typespec: , line:63
     |vpiTypespecMember:
     \_typespec_member: (mask_op), line:64
       |vpiName:mask_op
       |vpiTypespec:
       \_logic_typespec: , line:64
     |vpiTypespecMember:
     \_typespec_member: (tagst_op), line:66
       |vpiName:tagst_op
       |vpiTypespec:
       \_logic_typespec: , line:66
     |vpiTypespecMember:
     \_typespec_member: (taglv_op), line:67
       |vpiName:taglv_op
       |vpiTypespec:
       \_logic_typespec: , line:67
     |vpiTypespecMember:
     \_typespec_member: (tagla_op), line:68
       |vpiName:tagla_op
       |vpiTypespec:
       \_logic_typespec: , line:68
     |vpiTypespecMember:
     \_typespec_member: (tagfl_op), line:70
       |vpiName:tagfl_op
       |vpiTypespec:
       \_logic_typespec: , line:70
     |vpiTypespecMember:
     \_typespec_member: (afl_op), line:71
       |vpiName:afl_op
       |vpiTypespec:
       \_logic_typespec: , line:71
     |vpiTypespecMember:
     \_typespec_member: (aflinv_op), line:72
       |vpiName:aflinv_op
       |vpiTypespec:
       \_logic_typespec: , line:72
     |vpiTypespecMember:
     \_typespec_member: (ainv_op), line:73
       |vpiName:ainv_op
       |vpiTypespec:
       \_logic_typespec: , line:73
     |vpiTypespecMember:
     \_typespec_member: (alock_op), line:75
       |vpiName:alock_op
       |vpiTypespec:
       \_logic_typespec: , line:75
     |vpiTypespecMember:
     \_typespec_member: (aunlock_op), line:76
       |vpiName:aunlock_op
       |vpiTypespec:
       \_logic_typespec: , line:76
     |vpiTypespecMember:
     \_typespec_member: (mgmt_op), line:78
       |vpiName:mgmt_op
       |vpiTypespec:
       \_logic_typespec: , line:78
   |vpiTypedef:
   \_enum_typespec: (bsg_cache_non_blocking_miss_fifo_op_e), line:153
     |vpiName:bsg_cache_non_blocking_miss_fifo_op_e
     |vpiBaseTypespec:
     \_logic_typespec: , line:149
       |vpiRange:
       \_range: , line:149
         |vpiLeftRange:
         \_constant: , line:149
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
         |vpiRightRange:
         \_constant: , line:149
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiEnumConst:
     \_enum_const: (e_miss_fifo_dequeue), line:150
       |vpiName:e_miss_fifo_dequeue
       |INT:0
     |vpiEnumConst:
     \_enum_const: (e_miss_fifo_invalidate), line:152
       |vpiName:e_miss_fifo_invalidate
       |INT:2
     |vpiEnumConst:
     \_enum_const: (e_miss_fifo_skip), line:151
       |vpiName:e_miss_fifo_skip
       |INT:1
   |vpiTypedef:
   \_enum_typespec: (bsg_cache_non_blocking_opcode_e), line:43
     |vpiName:bsg_cache_non_blocking_opcode_e
     |vpiBaseTypespec:
     \_logic_typespec: , line:12
       |vpiRange:
       \_range: , line:12
         |vpiLeftRange:
         \_constant: , line:12
           |vpiConstType:7
           |vpiDecompile:4
           |vpiSize:32
           |INT:4
         |vpiRightRange:
         \_constant: , line:12
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiEnumConst:
     \_enum_const: (AFL), line:36
       |vpiName:AFL
       |INT:24
     |vpiEnumConst:
     \_enum_const: (AFLINV), line:37
       |vpiName:AFLINV
       |INT:25
     |vpiEnumConst:
     \_enum_const: (AINV), line:38
       |vpiName:AINV
       |INT:26
     |vpiEnumConst:
     \_enum_const: (ALOCK), line:40
       |vpiName:ALOCK
       |INT:27
     |vpiEnumConst:
     \_enum_const: (AUNLOCK), line:41
       |vpiName:AUNLOCK
       |INT:28
     |vpiEnumConst:
     \_enum_const: (BLOCK_LD), line:29
       |vpiName:BLOCK_LD
       |INT:14
     |vpiEnumConst:
     \_enum_const: (LB), line:14
       |vpiName:LB
       |INT:0
     |vpiEnumConst:
     \_enum_const: (LBU), line:19
       |vpiName:LBU
       |INT:4
     |vpiEnumConst:
     \_enum_const: (LD), line:17
       |vpiName:LD
       |INT:3
     |vpiEnumConst:
     \_enum_const: (LH), line:15
       |vpiName:LH
       |INT:1
     |vpiEnumConst:
     \_enum_const: (LHU), line:20
       |vpiName:LHU
       |INT:5
     |vpiEnumConst:
     \_enum_const: (LW), line:16
       |vpiName:LW
       |INT:2
     |vpiEnumConst:
     \_enum_const: (LWU), line:21
       |vpiName:LWU
       |INT:6
     |vpiEnumConst:
     \_enum_const: (SB), line:23
       |vpiName:SB
       |INT:8
     |vpiEnumConst:
     \_enum_const: (SD), line:26
       |vpiName:SD
       |INT:11
     |vpiEnumConst:
     \_enum_const: (SH), line:24
       |vpiName:SH
       |INT:9
     |vpiEnumConst:
     \_enum_const: (SM), line:27
       |vpiName:SM
       |INT:13
     |vpiEnumConst:
     \_enum_const: (SW), line:25
       |vpiName:SW
       |INT:10
     |vpiEnumConst:
     \_enum_const: (TAGFL), line:32
       |vpiName:TAGFL
       |INT:17
     |vpiEnumConst:
     \_enum_const: (TAGLA), line:34
       |vpiName:TAGLA
       |INT:19
     |vpiEnumConst:
     \_enum_const: (TAGLV), line:33
       |vpiName:TAGLV
       |INT:18
     |vpiEnumConst:
     \_enum_const: (TAGST), line:31
       |vpiName:TAGST
       |INT:16
   |vpiTypedef:
   \_enum_typespec: (bsg_cache_non_blocking_stat_op_e), line:139
     |vpiName:bsg_cache_non_blocking_stat_op_e
     |vpiBaseTypespec:
     \_logic_typespec: , line:132
       |vpiRange:
       \_range: , line:132
         |vpiLeftRange:
         \_constant: , line:132
           |vpiConstType:7
           |vpiDecompile:2
           |vpiSize:32
           |INT:2
         |vpiRightRange:
         \_constant: , line:132
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiEnumConst:
     \_enum_const: (e_stat_clear_dirty), line:134
       |vpiName:e_stat_clear_dirty
       |INT:1
     |vpiEnumConst:
     \_enum_const: (e_stat_read), line:133
       |vpiName:e_stat_read
       |INT:0
     |vpiEnumConst:
     \_enum_const: (e_stat_reset), line:138
       |vpiName:e_stat_reset
       |INT:5
     |vpiEnumConst:
     \_enum_const: (e_stat_set_lru), line:135
       |vpiName:e_stat_set_lru
       |INT:2
     |vpiEnumConst:
     \_enum_const: (e_stat_set_lru_and_clear_dirty), line:137
       |vpiName:e_stat_set_lru_and_clear_dirty
       |INT:4
     |vpiEnumConst:
     \_enum_const: (e_stat_set_lru_and_dirty), line:136
       |vpiName:e_stat_set_lru_and_dirty
       |INT:3
   |vpiTypedef:
   \_enum_typespec: (bsg_cache_non_blocking_tag_op_e), line:115
     |vpiName:bsg_cache_non_blocking_tag_op_e
     |vpiBaseTypespec:
     \_logic_typespec: , line:107
       |vpiRange:
       \_range: , line:107
         |vpiLeftRange:
         \_constant: , line:107
           |vpiConstType:7
           |vpiDecompile:2
           |vpiSize:32
           |INT:2
         |vpiRightRange:
         \_constant: , line:107
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiEnumConst:
     \_enum_const: (e_tag_invalidate), line:112
       |vpiName:e_tag_invalidate
       |INT:4
     |vpiEnumConst:
     \_enum_const: (e_tag_lock), line:113
       |vpiName:e_tag_lock
       |INT:5
     |vpiEnumConst:
     \_enum_const: (e_tag_read), line:108
       |vpiName:e_tag_read
       |INT:0
     |vpiEnumConst:
     \_enum_const: (e_tag_set_tag), line:110
       |vpiName:e_tag_set_tag
       |INT:2
     |vpiEnumConst:
     \_enum_const: (e_tag_set_tag_and_lock), line:111
       |vpiName:e_tag_set_tag_and_lock
       |INT:3
     |vpiEnumConst:
     \_enum_const: (e_tag_store), line:109
       |vpiName:e_tag_store
       |INT:1
     |vpiEnumConst:
     \_enum_const: (e_tag_unlock), line:114
       |vpiName:e_tag_unlock
       |INT:6
   |vpiTypedef:
   \_enum_typespec: (mhu_state_e), line:181
     |vpiName:mhu_state_e
     |vpiBaseTypespec:
     \_logic_typespec: , line:168
       |vpiRange:
       \_range: , line:168
         |vpiLeftRange:
         \_constant: , line:168
           |vpiConstType:7
           |vpiDecompile:3
           |vpiSize:32
           |INT:3
         |vpiRightRange:
         \_constant: , line:168
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiEnumConst:
     \_enum_const: (DEQUEUE_MODE), line:176
       |vpiName:DEQUEUE_MODE
       |INT:7
     |vpiEnumConst:
     \_enum_const: (MGMT_OP), line:170
       |vpiName:MGMT_OP
       |INT:1
     |vpiEnumConst:
     \_enum_const: (MHU_IDLE), line:169
       |vpiName:MHU_IDLE
       |INT:0
     |vpiEnumConst:
     \_enum_const: (READ_TAG1), line:173
       |vpiName:READ_TAG1
       |INT:4
     |vpiEnumConst:
     \_enum_const: (READ_TAG2), line:177
       |vpiName:READ_TAG2
       |INT:8
     |vpiEnumConst:
     \_enum_const: (RECOVER), line:180
       |vpiName:RECOVER
       |INT:11
     |vpiEnumConst:
     \_enum_const: (SCAN_MODE), line:179
       |vpiName:SCAN_MODE
       |INT:10
     |vpiEnumConst:
     \_enum_const: (SEND_DMA_REQ1), line:174
       |vpiName:SEND_DMA_REQ1
       |INT:5
     |vpiEnumConst:
     \_enum_const: (SEND_DMA_REQ2), line:178
       |vpiName:SEND_DMA_REQ2
       |INT:9
     |vpiEnumConst:
     \_enum_const: (SEND_MGMT_DMA), line:171
       |vpiName:SEND_MGMT_DMA
       |INT:2
     |vpiEnumConst:
     \_enum_const: (WAIT_DMA_DONE), line:175
       |vpiName:WAIT_DMA_DONE
       |INT:6
     |vpiEnumConst:
     \_enum_const: (WAIT_MGMT_DMA), line:172
       |vpiName:WAIT_MGMT_DMA
       |INT:3
 |uhdmallPackages:
 \_package: bsg_cache_pkg, file:<a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v</a>, line:7, parent:work@bsg_dmc
   |vpiDefName:bsg_cache_pkg
   |vpiFullName:bsg_cache_pkg
   |vpiTypedef:
   \_struct_typespec: (bsg_cache_decode_s), line:72
     |vpiPacked:1
     |vpiName:bsg_cache_decode_s
     |vpiTypespecMember:
     \_typespec_member: (data_size_op), line:77
       |vpiName:data_size_op
       |vpiTypespec:
       \_logic_typespec: , line:77
         |vpiRange:
         \_range: , line:77, parent:bsg_cache_decode_s
           |vpiLeftRange:
           \_constant: , line:77
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
           |vpiRightRange:
           \_constant: , line:77
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
     |vpiTypespecMember:
     \_typespec_member: (sigext_op), line:78
       |vpiName:sigext_op
       |vpiTypespec:
       \_logic_typespec: , line:78
     |vpiTypespecMember:
     \_typespec_member: (mask_op), line:79
       |vpiName:mask_op
       |vpiTypespec:
       \_logic_typespec: , line:79
     |vpiTypespecMember:
     \_typespec_member: (ld_op), line:80
       |vpiName:ld_op
       |vpiTypespec:
       \_logic_typespec: , line:80
     |vpiTypespecMember:
     \_typespec_member: (st_op), line:81
       |vpiName:st_op
       |vpiTypespec:
       \_logic_typespec: , line:81
     |vpiTypespecMember:
     \_typespec_member: (tagst_op), line:82
       |vpiName:tagst_op
       |vpiTypespec:
       \_logic_typespec: , line:82
     |vpiTypespecMember:
     \_typespec_member: (tagfl_op), line:83
       |vpiName:tagfl_op
       |vpiTypespec:
       \_logic_typespec: , line:83
     |vpiTypespecMember:
     \_typespec_member: (taglv_op), line:84
       |vpiName:taglv_op
       |vpiTypespec:
       \_logic_typespec: , line:84
     |vpiTypespecMember:
     \_typespec_member: (tagla_op), line:85
       |vpiName:tagla_op
       |vpiTypespec:
       \_logic_typespec: , line:85
     |vpiTypespecMember:
     \_typespec_member: (afl_op), line:86
       |vpiName:afl_op
       |vpiTypespec:
       \_logic_typespec: , line:86
     |vpiTypespecMember:
     \_typespec_member: (aflinv_op), line:87
       |vpiName:aflinv_op
       |vpiTypespec:
       \_logic_typespec: , line:87
     |vpiTypespecMember:
     \_typespec_member: (ainv_op), line:88
       |vpiName:ainv_op
       |vpiTypespec:
       \_logic_typespec: , line:88
     |vpiTypespecMember:
     \_typespec_member: (alock_op), line:89
       |vpiName:alock_op
       |vpiTypespec:
       \_logic_typespec: , line:89
     |vpiTypespecMember:
     \_typespec_member: (aunlock_op), line:90
       |vpiName:aunlock_op
       |vpiTypespec:
       \_logic_typespec: , line:90
     |vpiTypespecMember:
     \_typespec_member: (tag_read_op), line:91
       |vpiName:tag_read_op
       |vpiTypespec:
       \_logic_typespec: , line:91
     |vpiTypespecMember:
     \_typespec_member: (atomic_op), line:93
       |vpiName:atomic_op
       |vpiTypespec:
       \_logic_typespec: , line:93
     |vpiTypespecMember:
     \_typespec_member: (amoswap_op), line:94
       |vpiName:amoswap_op
       |vpiTypespec:
       \_logic_typespec: , line:94
     |vpiTypespecMember:
     \_typespec_member: (amoor_op), line:95
       |vpiName:amoor_op
       |vpiTypespec:
       \_logic_typespec: , line:95
   |vpiTypedef:
   \_enum_typespec: (bsg_cache_dma_cmd_e), line:111
     |vpiName:bsg_cache_dma_cmd_e
     |vpiBaseTypespec:
     \_logic_typespec: , line:105
       |vpiRange:
       \_range: , line:105
         |vpiLeftRange:
         \_constant: , line:105
           |vpiConstType:7
           |vpiDecompile:3
           |vpiSize:32
           |INT:3
         |vpiRightRange:
         \_constant: , line:105
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiEnumConst:
     \_enum_const: (e_dma_get_fill_data), line:109
       |vpiName:e_dma_get_fill_data
       |INT:4
     |vpiEnumConst:
     \_enum_const: (e_dma_nop), line:106
       |vpiName:e_dma_nop
       |INT:0
     |vpiEnumConst:
     \_enum_const: (e_dma_send_evict_addr), line:108
       |vpiName:e_dma_send_evict_addr
       |INT:2
     |vpiEnumConst:
     \_enum_const: (e_dma_send_evict_data), line:110
       |vpiName:e_dma_send_evict_data
       |INT:8
     |vpiEnumConst:
     \_enum_const: (e_dma_send_fill_addr), line:107
       |vpiName:e_dma_send_fill_addr
       |INT:1
   |vpiTypedef:
   \_enum_typespec: (bsg_cache_opcode_e), line:63
     |vpiName:bsg_cache_opcode_e
     |vpiBaseTypespec:
     \_logic_typespec: , line:11
       |vpiRange:
       \_range: , line:11
         |vpiLeftRange:
         \_constant: , line:11
           |vpiConstType:7
           |vpiDecompile:5
           |vpiSize:32
           |INT:5
         |vpiRightRange:
         \_constant: , line:11
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiEnumConst:
     \_enum_const: (AFL), line:35
       |vpiName:AFL
       |INT:24
     |vpiEnumConst:
     \_enum_const: (AFLINV), line:36
       |vpiName:AFLINV
       |INT:25
     |vpiEnumConst:
     \_enum_const: (AINV), line:37
       |vpiName:AINV
       |INT:26
     |vpiEnumConst:
     \_enum_const: (ALOCK), line:39
       |vpiName:ALOCK
       |INT:27
     |vpiEnumConst:
     \_enum_const: (AMOADD_D), line:55
       |vpiName:AMOADD_D
       |INT:49
     |vpiEnumConst:
     \_enum_const: (AMOADD_W), line:44
       |vpiName:AMOADD_W
       |INT:33
     |vpiEnumConst:
     \_enum_const: (AMOAND_D), line:57
       |vpiName:AMOAND_D
       |INT:51
     |vpiEnumConst:
     \_enum_const: (AMOAND_W), line:46
       |vpiName:AMOAND_W
       |INT:35
     |vpiEnumConst:
     \_enum_const: (AMOMAXU_D), line:62
       |vpiName:AMOMAXU_D
       |INT:56
     |vpiEnumConst:
     \_enum_const: (AMOMAXU_W), line:51
       |vpiName:AMOMAXU_W
       |INT:40
     |vpiEnumConst:
     \_enum_const: (AMOMAX_D), line:60
       |vpiName:AMOMAX_D
       |INT:54
     |vpiEnumConst:
     \_enum_const: (AMOMAX_W), line:49
       |vpiName:AMOMAX_W
       |INT:38
     |vpiEnumConst:
     \_enum_const: (AMOMINU_D), line:61
       |vpiName:AMOMINU_D
       |INT:55
     |vpiEnumConst:
     \_enum_const: (AMOMINU_W), line:50
       |vpiName:AMOMINU_W
       |INT:39
     |vpiEnumConst:
     \_enum_const: (AMOMIN_D), line:59
       |vpiName:AMOMIN_D
       |INT:53
     |vpiEnumConst:
     \_enum_const: (AMOMIN_W), line:48
       |vpiName:AMOMIN_W
       |INT:37
     |vpiEnumConst:
     \_enum_const: (AMOOR_D), line:58
       |vpiName:AMOOR_D
       |INT:52
     |vpiEnumConst:
     \_enum_const: (AMOOR_W), line:47
       |vpiName:AMOOR_W
       |INT:36
     |vpiEnumConst:
     \_enum_const: (AMOSWAP_D), line:54
       |vpiName:AMOSWAP_D
       |INT:48
     |vpiEnumConst:
     \_enum_const: (AMOSWAP_W), line:43
       |vpiName:AMOSWAP_W
       |INT:32
     |vpiEnumConst:
     \_enum_const: (AMOXOR_D), line:56
       |vpiName:AMOXOR_D
       |INT:50
     |vpiEnumConst:
     \_enum_const: (AMOXOR_W), line:45
       |vpiName:AMOXOR_W
       |INT:34
     |vpiEnumConst:
     \_enum_const: (AUNLOCK), line:40
       |vpiName:AUNLOCK
       |INT:28
     |vpiEnumConst:
     \_enum_const: (LB), line:12
       |vpiName:LB
       |INT:0
     |vpiEnumConst:
     \_enum_const: (LBU), line:17
       |vpiName:LBU
       |INT:4
     |vpiEnumConst:
     \_enum_const: (LD), line:15
       |vpiName:LD
       |INT:3
     |vpiEnumConst:
     \_enum_const: (LDU), line:20
       |vpiName:LDU
       |INT:7
     |vpiEnumConst:
     \_enum_const: (LH), line:13
       |vpiName:LH
       |INT:1
     |vpiEnumConst:
     \_enum_const: (LHU), line:18
       |vpiName:LHU
       |INT:5
     |vpiEnumConst:
     \_enum_const: (LM), line:27
       |vpiName:LM
       |INT:12
     |vpiEnumConst:
     \_enum_const: (LW), line:14
       |vpiName:LW
       |INT:2
     |vpiEnumConst:
     \_enum_const: (LWU), line:19
       |vpiName:LWU
       |INT:6
     |vpiEnumConst:
     \_enum_const: (SB), line:22
       |vpiName:SB
       |INT:8
     |vpiEnumConst:
     \_enum_const: (SD), line:25
       |vpiName:SD
       |INT:11
     |vpiEnumConst:
     \_enum_const: (SH), line:23
       |vpiName:SH
       |INT:9
     |vpiEnumConst:
     \_enum_const: (SM), line:28
       |vpiName:SM
       |INT:13
     |vpiEnumConst:
     \_enum_const: (SW), line:24
       |vpiName:SW
       |INT:10
     |vpiEnumConst:
     \_enum_const: (TAGFL), line:31
       |vpiName:TAGFL
       |INT:17
     |vpiEnumConst:
     \_enum_const: (TAGLA), line:33
       |vpiName:TAGLA
       |INT:19
     |vpiEnumConst:
     \_enum_const: (TAGLV), line:32
       |vpiName:TAGLV
       |INT:18
     |vpiEnumConst:
     \_enum_const: (TAGST), line:30
       |vpiName:TAGST
       |INT:16
 |uhdmallPackages:
 \_package: builtin, parent:work@bsg_dmc
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallModules:
 \_module: work@bsg_dmc, file:<a href="../../../../third_party/cores/basejump_stl/bsg_dmc/bsg_dmc.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_dmc/bsg_dmc.v</a>, line:1, parent:work@bsg_dmc
   |vpiDefName:work@bsg_dmc
   |vpiFullName:work@bsg_dmc
   |vpiPort:
   \_port: (dmc_p_i), line:12
     |vpiName:dmc_p_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dmc_p_i), line:12
         |vpiName:dmc_p_i
         |vpiFullName:work@bsg_dmc.dmc_p_i
   |vpiPort:
   \_port: (sys_rst_i), line:13
     |vpiName:sys_rst_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (sys_rst_i), line:13
         |vpiName:sys_rst_i
         |vpiFullName:work@bsg_dmc.sys_rst_i
   |vpiPort:
   \_port: (app_addr_i), line:15
     |vpiName:app_addr_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (app_addr_i), line:15
         |vpiName:app_addr_i
         |vpiFullName:work@bsg_dmc.app_addr_i
   |vpiPort:
   \_port: (app_cmd_i), line:16
     |vpiName:app_cmd_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (app_cmd_i), line:16
         |vpiName:app_cmd_i
         |vpiFullName:work@bsg_dmc.app_cmd_i
   |vpiPort:
   \_port: (app_en_i), line:17
     |vpiName:app_en_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (app_en_i), line:17
         |vpiName:app_en_i
         |vpiFullName:work@bsg_dmc.app_en_i
   |vpiPort:
   \_port: (app_rdy_o), line:18
     |vpiName:app_rdy_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (app_rdy_o), line:18
         |vpiName:app_rdy_o
         |vpiFullName:work@bsg_dmc.app_rdy_o
   |vpiPort:
   \_port: (app_wdf_wren_i), line:19
     |vpiName:app_wdf_wren_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (app_wdf_wren_i), line:19
         |vpiName:app_wdf_wren_i
         |vpiFullName:work@bsg_dmc.app_wdf_wren_i
   |vpiPort:
   \_port: (app_wdf_data_i), line:20
     |vpiName:app_wdf_data_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (app_wdf_data_i), line:20
         |vpiName:app_wdf_data_i
         |vpiFullName:work@bsg_dmc.app_wdf_data_i
   |vpiPort:
   \_port: (app_wdf_mask_i), line:21
     |vpiName:app_wdf_mask_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (app_wdf_mask_i), line:21
         |vpiName:app_wdf_mask_i
         |vpiFullName:work@bsg_dmc.app_wdf_mask_i
   |vpiPort:
   \_port: (app_wdf_end_i), line:22
     |vpiName:app_wdf_end_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (app_wdf_end_i), line:22
         |vpiName:app_wdf_end_i
         |vpiFullName:work@bsg_dmc.app_wdf_end_i
   |vpiPort:
   \_port: (app_wdf_rdy_o), line:23
     |vpiName:app_wdf_rdy_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (app_wdf_rdy_o), line:23
         |vpiName:app_wdf_rdy_o
         |vpiFullName:work@bsg_dmc.app_wdf_rdy_o
   |vpiPort:
   \_port: (app_rd_data_valid_o), line:24
     |vpiName:app_rd_data_valid_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (app_rd_data_valid_o), line:24
         |vpiName:app_rd_data_valid_o
         |vpiFullName:work@bsg_dmc.app_rd_data_valid_o
   |vpiPort:
   \_port: (app_rd_data_o), line:25
     |vpiName:app_rd_data_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (app_rd_data_o), line:25
         |vpiName:app_rd_data_o
         |vpiFullName:work@bsg_dmc.app_rd_data_o
   |vpiPort:
   \_port: (app_rd_data_end_o), line:26
     |vpiName:app_rd_data_end_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (app_rd_data_end_o), line:26
         |vpiName:app_rd_data_end_o
         |vpiFullName:work@bsg_dmc.app_rd_data_end_o
   |vpiPort:
   \_port: (app_ref_req_i), line:28
     |vpiName:app_ref_req_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (app_ref_req_i), line:28
         |vpiName:app_ref_req_i
         |vpiFullName:work@bsg_dmc.app_ref_req_i
   |vpiPort:
   \_port: (app_ref_ack_o), line:29
     |vpiName:app_ref_ack_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (app_ref_ack_o), line:29
         |vpiName:app_ref_ack_o
         |vpiFullName:work@bsg_dmc.app_ref_ack_o
   |vpiPort:
   \_port: (app_zq_req_i), line:30
     |vpiName:app_zq_req_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (app_zq_req_i), line:30
         |vpiName:app_zq_req_i
         |vpiFullName:work@bsg_dmc.app_zq_req_i
   |vpiPort:
   \_port: (app_zq_ack_o), line:31
     |vpiName:app_zq_ack_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (app_zq_ack_o), line:31
         |vpiName:app_zq_ack_o
         |vpiFullName:work@bsg_dmc.app_zq_ack_o
   |vpiPort:
   \_port: (app_sr_req_i), line:32
     |vpiName:app_sr_req_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (app_sr_req_i), line:32
         |vpiName:app_sr_req_i
         |vpiFullName:work@bsg_dmc.app_sr_req_i
   |vpiPort:
   \_port: (app_sr_active_o), line:33
     |vpiName:app_sr_active_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (app_sr_active_o), line:33
         |vpiName:app_sr_active_o
         |vpiFullName:work@bsg_dmc.app_sr_active_o
   |vpiPort:
   \_port: (init_calib_complete_o), line:35
     |vpiName:init_calib_complete_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (init_calib_complete_o), line:35
         |vpiName:init_calib_complete_o
         |vpiFullName:work@bsg_dmc.init_calib_complete_o
   |vpiPort:
   \_port: (ddr_ck_p_o), line:37
     |vpiName:ddr_ck_p_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr_ck_p_o), line:37
         |vpiName:ddr_ck_p_o
         |vpiFullName:work@bsg_dmc.ddr_ck_p_o
   |vpiPort:
   \_port: (ddr_ck_n_o), line:38
     |vpiName:ddr_ck_n_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr_ck_n_o), line:38
         |vpiName:ddr_ck_n_o
         |vpiFullName:work@bsg_dmc.ddr_ck_n_o
   |vpiPort:
   \_port: (ddr_cke_o), line:39
     |vpiName:ddr_cke_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr_cke_o), line:39
         |vpiName:ddr_cke_o
         |vpiFullName:work@bsg_dmc.ddr_cke_o
   |vpiPort:
   \_port: (ddr_ba_o), line:40
     |vpiName:ddr_ba_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr_ba_o), line:40
         |vpiName:ddr_ba_o
         |vpiFullName:work@bsg_dmc.ddr_ba_o
   |vpiPort:
   \_port: (ddr_addr_o), line:41
     |vpiName:ddr_addr_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr_addr_o), line:41
         |vpiName:ddr_addr_o
         |vpiFullName:work@bsg_dmc.ddr_addr_o
   |vpiPort:
   \_port: (ddr_cs_n_o), line:42
     |vpiName:ddr_cs_n_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr_cs_n_o), line:42
         |vpiName:ddr_cs_n_o
         |vpiFullName:work@bsg_dmc.ddr_cs_n_o
   |vpiPort:
   \_port: (ddr_ras_n_o), line:43
     |vpiName:ddr_ras_n_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr_ras_n_o), line:43
         |vpiName:ddr_ras_n_o
         |vpiFullName:work@bsg_dmc.ddr_ras_n_o
   |vpiPort:
   \_port: (ddr_cas_n_o), line:44
     |vpiName:ddr_cas_n_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr_cas_n_o), line:44
         |vpiName:ddr_cas_n_o
         |vpiFullName:work@bsg_dmc.ddr_cas_n_o
   |vpiPort:
   \_port: (ddr_we_n_o), line:45
     |vpiName:ddr_we_n_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr_we_n_o), line:45
         |vpiName:ddr_we_n_o
         |vpiFullName:work@bsg_dmc.ddr_we_n_o
   |vpiPort:
   \_port: (ddr_reset_n_o), line:46
     |vpiName:ddr_reset_n_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr_reset_n_o), line:46
         |vpiName:ddr_reset_n_o
         |vpiFullName:work@bsg_dmc.ddr_reset_n_o
   |vpiPort:
   \_port: (ddr_odt_o), line:47
     |vpiName:ddr_odt_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr_odt_o), line:47
         |vpiName:ddr_odt_o
         |vpiFullName:work@bsg_dmc.ddr_odt_o
   |vpiPort:
   \_port: (ddr_dm_oen_o), line:49
     |vpiName:ddr_dm_oen_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr_dm_oen_o), line:49
         |vpiName:ddr_dm_oen_o
         |vpiFullName:work@bsg_dmc.ddr_dm_oen_o
   |vpiPort:
   \_port: (ddr_dm_o), line:50
     |vpiName:ddr_dm_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr_dm_o), line:50
         |vpiName:ddr_dm_o
         |vpiFullName:work@bsg_dmc.ddr_dm_o
   |vpiPort:
   \_port: (ddr_dqs_p_oen_o), line:51
     |vpiName:ddr_dqs_p_oen_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr_dqs_p_oen_o), line:51
         |vpiName:ddr_dqs_p_oen_o
         |vpiFullName:work@bsg_dmc.ddr_dqs_p_oen_o
   |vpiPort:
   \_port: (ddr_dqs_p_ien_o), line:52
     |vpiName:ddr_dqs_p_ien_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr_dqs_p_ien_o), line:52
         |vpiName:ddr_dqs_p_ien_o
         |vpiFullName:work@bsg_dmc.ddr_dqs_p_ien_o
   |vpiPort:
   \_port: (ddr_dqs_p_o), line:53
     |vpiName:ddr_dqs_p_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr_dqs_p_o), line:53
         |vpiName:ddr_dqs_p_o
         |vpiFullName:work@bsg_dmc.ddr_dqs_p_o
   |vpiPort:
   \_port: (ddr_dqs_p_i), line:54
     |vpiName:ddr_dqs_p_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr_dqs_p_i), line:54
         |vpiName:ddr_dqs_p_i
         |vpiFullName:work@bsg_dmc.ddr_dqs_p_i
   |vpiPort:
   \_port: (ddr_dqs_n_oen_o), line:55
     |vpiName:ddr_dqs_n_oen_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr_dqs_n_oen_o), line:55
         |vpiName:ddr_dqs_n_oen_o
         |vpiFullName:work@bsg_dmc.ddr_dqs_n_oen_o
   |vpiPort:
   \_port: (ddr_dqs_n_ien_o), line:56
     |vpiName:ddr_dqs_n_ien_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr_dqs_n_ien_o), line:56
         |vpiName:ddr_dqs_n_ien_o
         |vpiFullName:work@bsg_dmc.ddr_dqs_n_ien_o
   |vpiPort:
   \_port: (ddr_dqs_n_o), line:57
     |vpiName:ddr_dqs_n_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr_dqs_n_o), line:57
         |vpiName:ddr_dqs_n_o
         |vpiFullName:work@bsg_dmc.ddr_dqs_n_o
   |vpiPort:
   \_port: (ddr_dqs_n_i), line:58
     |vpiName:ddr_dqs_n_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr_dqs_n_i), line:58
         |vpiName:ddr_dqs_n_i
         |vpiFullName:work@bsg_dmc.ddr_dqs_n_i
   |vpiPort:
   \_port: (ddr_dq_oen_o), line:59
     |vpiName:ddr_dq_oen_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr_dq_oen_o), line:59
         |vpiName:ddr_dq_oen_o
         |vpiFullName:work@bsg_dmc.ddr_dq_oen_o
   |vpiPort:
   \_port: (ddr_dq_o), line:60
     |vpiName:ddr_dq_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr_dq_o), line:60
         |vpiName:ddr_dq_o
         |vpiFullName:work@bsg_dmc.ddr_dq_o
   |vpiPort:
   \_port: (ddr_dq_i), line:61
     |vpiName:ddr_dq_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr_dq_i), line:61
         |vpiName:ddr_dq_i
         |vpiFullName:work@bsg_dmc.ddr_dq_i
   |vpiPort:
   \_port: (ui_clk_i), line:63
     |vpiName:ui_clk_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ui_clk_i), line:63
         |vpiName:ui_clk_i
         |vpiFullName:work@bsg_dmc.ui_clk_i
   |vpiPort:
   \_port: (dfi_clk_2x_i), line:65
     |vpiName:dfi_clk_2x_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dfi_clk_2x_i), line:65
         |vpiName:dfi_clk_2x_i
         |vpiFullName:work@bsg_dmc.dfi_clk_2x_i
   |vpiPort:
   \_port: (dfi_clk_i), line:66
     |vpiName:dfi_clk_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dfi_clk_i), line:66
         |vpiName:dfi_clk_i
         |vpiFullName:work@bsg_dmc.dfi_clk_i
   |vpiPort:
   \_port: (ui_clk_sync_rst_o), line:68
     |vpiName:ui_clk_sync_rst_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ui_clk_sync_rst_o), line:68
         |vpiName:ui_clk_sync_rst_o
         |vpiFullName:work@bsg_dmc.ui_clk_sync_rst_o
   |vpiPort:
   \_port: (device_temp_o), line:70
     |vpiName:device_temp_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (device_temp_o), line:70
         |vpiName:device_temp_o
         |vpiFullName:work@bsg_dmc.device_temp_o
   |vpiContAssign:
   \_cont_assign: , line:92
     |vpiRhs:
     \_constant: , line:92
       |vpiConstType:3
       |vpiDecompile:12&#39;d0
       |BIN:12&#39;d0
     |vpiLhs:
     \_ref_obj: (device_temp_o), line:92
       |vpiName:device_temp_o
       |vpiFullName:work@bsg_dmc.device_temp_o
       |vpiActual:
       \_logic_net: (device_temp_o), line:70
   |vpiContAssign:
   \_cont_assign: , line:104
     |vpiRhs:
     \_ref_obj: (ui_reset), line:104
       |vpiName:ui_reset
       |vpiFullName:work@bsg_dmc.ui_reset
       |vpiActual:
       \_logic_net: (ui_reset), line:73
         |vpiName:ui_reset
         |vpiFullName:work@bsg_dmc.ui_reset
         |vpiNetType:36
     |vpiLhs:
     \_ref_obj: (ui_clk_sync_rst_o), line:104
       |vpiName:ui_clk_sync_rst_o
       |vpiFullName:work@bsg_dmc.ui_clk_sync_rst_o
       |vpiActual:
       \_logic_net: (ui_clk_sync_rst_o), line:68
   |vpiContAssign:
   \_cont_assign: , line:159
     |vpiRhs:
     \_ref_obj: (ddr_dqs_p_i), line:159
       |vpiName:ddr_dqs_p_i
       |vpiFullName:work@bsg_dmc.ddr_dqs_p_i
       |vpiActual:
       \_logic_net: (ddr_dqs_p_i), line:54
     |vpiLhs:
     \_ref_obj: (dqs_90), line:159
       |vpiName:dqs_90
       |vpiFullName:work@bsg_dmc.dqs_90
       |vpiActual:
       \_logic_net: (dqs_90), line:158
         |vpiName:dqs_90
         |vpiFullName:work@bsg_dmc.dqs_90
         |vpiNetType:1
   |vpiContAssign:
   \_cont_assign: , line:160
     |vpiRhs:
     \_ref_obj: (ddr_dqs_n_i), line:160
       |vpiName:ddr_dqs_n_i
       |vpiFullName:work@bsg_dmc.ddr_dqs_n_i
       |vpiActual:
       \_logic_net: (ddr_dqs_n_i), line:58
     |vpiLhs:
     \_ref_obj: (dqs_270), line:160
       |vpiName:dqs_270
       |vpiFullName:work@bsg_dmc.dqs_270
       |vpiActual:
       \_logic_net: (dqs_270), line:158
         |vpiName:dqs_270
         |vpiFullName:work@bsg_dmc.dqs_270
         |vpiNetType:1
   |vpiNet:
   \_logic_net: (dmc_p_i), line:12
   |vpiNet:
   \_logic_net: (sys_rst_i), line:13
   |vpiNet:
   \_logic_net: (app_addr_i), line:15
   |vpiNet:
   \_logic_net: (app_cmd_i), line:16
   |vpiNet:
   \_logic_net: (app_en_i), line:17
   |vpiNet:
   \_logic_net: (app_rdy_o), line:18
   |vpiNet:
   \_logic_net: (app_wdf_wren_i), line:19
   |vpiNet:
   \_logic_net: (app_wdf_data_i), line:20
   |vpiNet:
   \_logic_net: (app_wdf_mask_i), line:21
   |vpiNet:
   \_logic_net: (app_wdf_end_i), line:22
   |vpiNet:
   \_logic_net: (app_wdf_rdy_o), line:23
   |vpiNet:
   \_logic_net: (app_rd_data_valid_o), line:24
   |vpiNet:
   \_logic_net: (app_rd_data_o), line:25
   |vpiNet:
   \_logic_net: (app_rd_data_end_o), line:26
   |vpiNet:
   \_logic_net: (app_ref_req_i), line:28
   |vpiNet:
   \_logic_net: (app_ref_ack_o), line:29
   |vpiNet:
   \_logic_net: (app_zq_req_i), line:30
   |vpiNet:
   \_logic_net: (app_zq_ack_o), line:31
   |vpiNet:
   \_logic_net: (app_sr_req_i), line:32
   |vpiNet:
   \_logic_net: (app_sr_active_o), line:33
   |vpiNet:
   \_logic_net: (init_calib_complete_o), line:35
   |vpiNet:
   \_logic_net: (ddr_ck_p_o), line:37
   |vpiNet:
   \_logic_net: (ddr_ck_n_o), line:38
   |vpiNet:
   \_logic_net: (ddr_cke_o), line:39
   |vpiNet:
   \_logic_net: (ddr_ba_o), line:40
   |vpiNet:
   \_logic_net: (ddr_addr_o), line:41
   |vpiNet:
   \_logic_net: (ddr_cs_n_o), line:42
   |vpiNet:
   \_logic_net: (ddr_ras_n_o), line:43
   |vpiNet:
   \_logic_net: (ddr_cas_n_o), line:44
   |vpiNet:
   \_logic_net: (ddr_we_n_o), line:45
   |vpiNet:
   \_logic_net: (ddr_reset_n_o), line:46
   |vpiNet:
   \_logic_net: (ddr_odt_o), line:47
   |vpiNet:
   \_logic_net: (ddr_dm_oen_o), line:49
   |vpiNet:
   \_logic_net: (ddr_dm_o), line:50
   |vpiNet:
   \_logic_net: (ddr_dqs_p_oen_o), line:51
   |vpiNet:
   \_logic_net: (ddr_dqs_p_ien_o), line:52
   |vpiNet:
   \_logic_net: (ddr_dqs_p_o), line:53
   |vpiNet:
   \_logic_net: (ddr_dqs_p_i), line:54
   |vpiNet:
   \_logic_net: (ddr_dqs_n_oen_o), line:55
   |vpiNet:
   \_logic_net: (ddr_dqs_n_ien_o), line:56
   |vpiNet:
   \_logic_net: (ddr_dqs_n_o), line:57
   |vpiNet:
   \_logic_net: (ddr_dqs_n_i), line:58
   |vpiNet:
   \_logic_net: (ddr_dq_oen_o), line:59
   |vpiNet:
   \_logic_net: (ddr_dq_o), line:60
   |vpiNet:
   \_logic_net: (ddr_dq_i), line:61
   |vpiNet:
   \_logic_net: (ui_clk_i), line:63
   |vpiNet:
   \_logic_net: (dfi_clk_2x_i), line:65
   |vpiNet:
   \_logic_net: (dfi_clk_i), line:66
   |vpiNet:
   \_logic_net: (ui_clk_sync_rst_o), line:68
   |vpiNet:
   \_logic_net: (device_temp_o), line:70
   |vpiNet:
   \_logic_net: (ui_reset), line:73
   |vpiNet:
   \_logic_net: (dfi_reset), line:74
     |vpiName:dfi_reset
     |vpiFullName:work@bsg_dmc.dfi_reset
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (dfi_bank), line:76
     |vpiName:dfi_bank
     |vpiFullName:work@bsg_dmc.dfi_bank
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (dfi_address), line:77
     |vpiName:dfi_address
     |vpiFullName:work@bsg_dmc.dfi_address
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (dfi_cke), line:78
     |vpiName:dfi_cke
     |vpiFullName:work@bsg_dmc.dfi_cke
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (dfi_cs_n), line:79
     |vpiName:dfi_cs_n
     |vpiFullName:work@bsg_dmc.dfi_cs_n
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (dfi_ras_n), line:80
     |vpiName:dfi_ras_n
     |vpiFullName:work@bsg_dmc.dfi_ras_n
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (dfi_cas_n), line:81
     |vpiName:dfi_cas_n
     |vpiFullName:work@bsg_dmc.dfi_cas_n
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (dfi_we_n), line:82
     |vpiName:dfi_we_n
     |vpiFullName:work@bsg_dmc.dfi_we_n
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (dfi_reset_n), line:83
     |vpiName:dfi_reset_n
     |vpiFullName:work@bsg_dmc.dfi_reset_n
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (dfi_odt), line:84
     |vpiName:dfi_odt
     |vpiFullName:work@bsg_dmc.dfi_odt
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (dfi_wrdata_en), line:85
     |vpiName:dfi_wrdata_en
     |vpiFullName:work@bsg_dmc.dfi_wrdata_en
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (dfi_wrdata), line:86
     |vpiName:dfi_wrdata
     |vpiFullName:work@bsg_dmc.dfi_wrdata
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (dfi_wrdata_mask), line:87
     |vpiName:dfi_wrdata_mask
     |vpiFullName:work@bsg_dmc.dfi_wrdata_mask
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (dfi_rddata_en), line:88
     |vpiName:dfi_rddata_en
     |vpiFullName:work@bsg_dmc.dfi_rddata_en
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (dfi_rddata), line:89
     |vpiName:dfi_rddata
     |vpiFullName:work@bsg_dmc.dfi_rddata
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (dfi_rddata_valid), line:90
     |vpiName:dfi_rddata_valid
     |vpiFullName:work@bsg_dmc.dfi_rddata_valid
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (dqs_90), line:158
   |vpiNet:
   \_logic_net: (dqs_270), line:158
   |vpiParamAssign:
   \_param_assign: , line:3
     |vpiRhs:
     \_constant: , line:3
       |vpiConstType:6
       |vpiDecompile:&#34;inv&#34;
       |vpiSize:5
       |STRING:&#34;inv&#34;
     |vpiLhs:
     \_parameter: (ui_addr_width_p), line:3
       |vpiName:ui_addr_width_p
   |vpiParamAssign:
   \_param_assign: , line:4
     |vpiRhs:
     \_constant: , line:4
       |vpiConstType:6
       |vpiDecompile:&#34;inv&#34;
       |vpiSize:5
       |STRING:&#34;inv&#34;
     |vpiLhs:
     \_parameter: (ui_data_width_p), line:4
       |vpiName:ui_data_width_p
   |vpiParamAssign:
   \_param_assign: , line:5
     |vpiRhs:
     \_constant: , line:5
       |vpiConstType:6
       |vpiDecompile:&#34;inv&#34;
       |vpiSize:5
       |STRING:&#34;inv&#34;
     |vpiLhs:
     \_parameter: (burst_data_width_p), line:5
       |vpiName:burst_data_width_p
   |vpiParamAssign:
   \_param_assign: , line:6
     |vpiRhs:
     \_constant: , line:6
       |vpiConstType:6
       |vpiDecompile:&#34;inv&#34;
       |vpiSize:5
       |STRING:&#34;inv&#34;
     |vpiLhs:
     \_parameter: (dq_data_width_p), line:6
       |vpiName:dq_data_width_p
   |vpiParamAssign:
   \_param_assign: , line:7
     |vpiRhs:
     \_constant: , line:7
       |vpiDecompile:306177337
       |INT:306177337
     |vpiLhs:
     \_parameter: (ui_mask_width_lp), line:7
       |vpiName:ui_mask_width_lp
       |vpiLocalParam:1
   |vpiParamAssign:
   \_param_assign: , line:8
     |vpiRhs:
     \_constant: , line:8
       |vpiDecompile:603870416
       |INT:603870416
     |vpiLhs:
     \_parameter: (dfi_data_width_lp), line:8
       |vpiName:dfi_data_width_lp
       |vpiLocalParam:1
   |vpiParamAssign:
   \_param_assign: , line:9
     |vpiRhs:
     \_constant: , line:9
       |vpiDecompile:612354712
       |INT:612354712
     |vpiLhs:
     \_parameter: (dfi_mask_width_lp), line:9
       |vpiName:dfi_mask_width_lp
       |vpiLocalParam:1
   |vpiParamAssign:
   \_param_assign: , line:10
     |vpiRhs:
     \_constant: , line:10
       |vpiDecompile:306177355
       |INT:306177355
     |vpiLhs:
     \_parameter: (dq_group_lp), line:10
       |vpiName:dq_group_lp
       |vpiLocalParam:1
   |vpiParameter:
   \_parameter: (ui_addr_width_p), line:3
   |vpiParameter:
   \_parameter: (ui_data_width_p), line:4
   |vpiParameter:
   \_parameter: (burst_data_width_p), line:5
   |vpiParameter:
   \_parameter: (dq_data_width_p), line:6
   |vpiParameter:
   \_parameter: (ui_mask_width_lp), line:7
   |vpiParameter:
   \_parameter: (dfi_data_width_lp), line:8
   |vpiParameter:
   \_parameter: (dfi_mask_width_lp), line:9
   |vpiParameter:
   \_parameter: (dq_group_lp), line:10
 |uhdmtopModules:
 \_module: work@bsg_dmc (work@bsg_dmc), file:<a href="../../../../third_party/cores/basejump_stl/bsg_dmc/bsg_dmc.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_dmc/bsg_dmc.v</a>, line:1
   |vpiDefName:work@bsg_dmc
   |vpiName:work@bsg_dmc
   |vpiPort:
   \_port: (dmc_p_i), line:12, parent:work@bsg_dmc
     |vpiName:dmc_p_i
     |vpiDirection:1
     |vpiTypedef:
     \_void_typespec: (bsg_dmc_s), line:12
       |vpiName:bsg_dmc_s
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dmc_p_i), line:12, parent:work@bsg_dmc
         |vpiName:dmc_p_i
         |vpiFullName:work@bsg_dmc.dmc_p_i
   |vpiPort:
   \_port: (sys_rst_i), line:13, parent:work@bsg_dmc
     |vpiName:sys_rst_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (sys_rst_i), line:13, parent:work@bsg_dmc
         |vpiName:sys_rst_i
         |vpiFullName:work@bsg_dmc.sys_rst_i
   |vpiPort:
   \_port: (app_addr_i), line:15, parent:work@bsg_dmc
     |vpiName:app_addr_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (app_addr_i), line:15, parent:work@bsg_dmc
         |vpiName:app_addr_i
         |vpiFullName:work@bsg_dmc.app_addr_i
   |vpiPort:
   \_port: (app_cmd_i), line:16, parent:work@bsg_dmc
     |vpiName:app_cmd_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (app_cmd_i), line:16, parent:work@bsg_dmc
         |vpiName:app_cmd_i
         |vpiFullName:work@bsg_dmc.app_cmd_i
   |vpiPort:
   \_port: (app_en_i), line:17, parent:work@bsg_dmc
     |vpiName:app_en_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (app_en_i), line:17, parent:work@bsg_dmc
         |vpiName:app_en_i
         |vpiFullName:work@bsg_dmc.app_en_i
   |vpiPort:
   \_port: (app_rdy_o), line:18, parent:work@bsg_dmc
     |vpiName:app_rdy_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (app_rdy_o), line:18, parent:work@bsg_dmc
         |vpiName:app_rdy_o
         |vpiFullName:work@bsg_dmc.app_rdy_o
   |vpiPort:
   \_port: (app_wdf_wren_i), line:19, parent:work@bsg_dmc
     |vpiName:app_wdf_wren_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (app_wdf_wren_i), line:19, parent:work@bsg_dmc
         |vpiName:app_wdf_wren_i
         |vpiFullName:work@bsg_dmc.app_wdf_wren_i
   |vpiPort:
   \_port: (app_wdf_data_i), line:20, parent:work@bsg_dmc
     |vpiName:app_wdf_data_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (app_wdf_data_i), line:20, parent:work@bsg_dmc
         |vpiName:app_wdf_data_i
         |vpiFullName:work@bsg_dmc.app_wdf_data_i
   |vpiPort:
   \_port: (app_wdf_mask_i), line:21, parent:work@bsg_dmc
     |vpiName:app_wdf_mask_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (app_wdf_mask_i), line:21, parent:work@bsg_dmc
         |vpiName:app_wdf_mask_i
         |vpiFullName:work@bsg_dmc.app_wdf_mask_i
   |vpiPort:
   \_port: (app_wdf_end_i), line:22, parent:work@bsg_dmc
     |vpiName:app_wdf_end_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (app_wdf_end_i), line:22, parent:work@bsg_dmc
         |vpiName:app_wdf_end_i
         |vpiFullName:work@bsg_dmc.app_wdf_end_i
   |vpiPort:
   \_port: (app_wdf_rdy_o), line:23, parent:work@bsg_dmc
     |vpiName:app_wdf_rdy_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (app_wdf_rdy_o), line:23, parent:work@bsg_dmc
         |vpiName:app_wdf_rdy_o
         |vpiFullName:work@bsg_dmc.app_wdf_rdy_o
   |vpiPort:
   \_port: (app_rd_data_valid_o), line:24, parent:work@bsg_dmc
     |vpiName:app_rd_data_valid_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (app_rd_data_valid_o), line:24, parent:work@bsg_dmc
         |vpiName:app_rd_data_valid_o
         |vpiFullName:work@bsg_dmc.app_rd_data_valid_o
   |vpiPort:
   \_port: (app_rd_data_o), line:25, parent:work@bsg_dmc
     |vpiName:app_rd_data_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (app_rd_data_o), line:25, parent:work@bsg_dmc
         |vpiName:app_rd_data_o
         |vpiFullName:work@bsg_dmc.app_rd_data_o
   |vpiPort:
   \_port: (app_rd_data_end_o), line:26, parent:work@bsg_dmc
     |vpiName:app_rd_data_end_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (app_rd_data_end_o), line:26, parent:work@bsg_dmc
         |vpiName:app_rd_data_end_o
         |vpiFullName:work@bsg_dmc.app_rd_data_end_o
   |vpiPort:
   \_port: (app_ref_req_i), line:28, parent:work@bsg_dmc
     |vpiName:app_ref_req_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (app_ref_req_i), line:28, parent:work@bsg_dmc
         |vpiName:app_ref_req_i
         |vpiFullName:work@bsg_dmc.app_ref_req_i
   |vpiPort:
   \_port: (app_ref_ack_o), line:29, parent:work@bsg_dmc
     |vpiName:app_ref_ack_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (app_ref_ack_o), line:29, parent:work@bsg_dmc
         |vpiName:app_ref_ack_o
         |vpiFullName:work@bsg_dmc.app_ref_ack_o
   |vpiPort:
   \_port: (app_zq_req_i), line:30, parent:work@bsg_dmc
     |vpiName:app_zq_req_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (app_zq_req_i), line:30, parent:work@bsg_dmc
         |vpiName:app_zq_req_i
         |vpiFullName:work@bsg_dmc.app_zq_req_i
   |vpiPort:
   \_port: (app_zq_ack_o), line:31, parent:work@bsg_dmc
     |vpiName:app_zq_ack_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (app_zq_ack_o), line:31, parent:work@bsg_dmc
         |vpiName:app_zq_ack_o
         |vpiFullName:work@bsg_dmc.app_zq_ack_o
   |vpiPort:
   \_port: (app_sr_req_i), line:32, parent:work@bsg_dmc
     |vpiName:app_sr_req_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (app_sr_req_i), line:32, parent:work@bsg_dmc
         |vpiName:app_sr_req_i
         |vpiFullName:work@bsg_dmc.app_sr_req_i
   |vpiPort:
   \_port: (app_sr_active_o), line:33, parent:work@bsg_dmc
     |vpiName:app_sr_active_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (app_sr_active_o), line:33, parent:work@bsg_dmc
         |vpiName:app_sr_active_o
         |vpiFullName:work@bsg_dmc.app_sr_active_o
   |vpiPort:
   \_port: (init_calib_complete_o), line:35, parent:work@bsg_dmc
     |vpiName:init_calib_complete_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (init_calib_complete_o), line:35, parent:work@bsg_dmc
         |vpiName:init_calib_complete_o
         |vpiFullName:work@bsg_dmc.init_calib_complete_o
   |vpiPort:
   \_port: (ddr_ck_p_o), line:37, parent:work@bsg_dmc
     |vpiName:ddr_ck_p_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr_ck_p_o), line:37, parent:work@bsg_dmc
         |vpiName:ddr_ck_p_o
         |vpiFullName:work@bsg_dmc.ddr_ck_p_o
   |vpiPort:
   \_port: (ddr_ck_n_o), line:38, parent:work@bsg_dmc
     |vpiName:ddr_ck_n_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr_ck_n_o), line:38, parent:work@bsg_dmc
         |vpiName:ddr_ck_n_o
         |vpiFullName:work@bsg_dmc.ddr_ck_n_o
   |vpiPort:
   \_port: (ddr_cke_o), line:39, parent:work@bsg_dmc
     |vpiName:ddr_cke_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr_cke_o), line:39, parent:work@bsg_dmc
         |vpiName:ddr_cke_o
         |vpiFullName:work@bsg_dmc.ddr_cke_o
   |vpiPort:
   \_port: (ddr_ba_o), line:40, parent:work@bsg_dmc
     |vpiName:ddr_ba_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr_ba_o), line:40, parent:work@bsg_dmc
         |vpiName:ddr_ba_o
         |vpiFullName:work@bsg_dmc.ddr_ba_o
   |vpiPort:
   \_port: (ddr_addr_o), line:41, parent:work@bsg_dmc
     |vpiName:ddr_addr_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr_addr_o), line:41, parent:work@bsg_dmc
         |vpiName:ddr_addr_o
         |vpiFullName:work@bsg_dmc.ddr_addr_o
   |vpiPort:
   \_port: (ddr_cs_n_o), line:42, parent:work@bsg_dmc
     |vpiName:ddr_cs_n_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr_cs_n_o), line:42, parent:work@bsg_dmc
         |vpiName:ddr_cs_n_o
         |vpiFullName:work@bsg_dmc.ddr_cs_n_o
   |vpiPort:
   \_port: (ddr_ras_n_o), line:43, parent:work@bsg_dmc
     |vpiName:ddr_ras_n_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr_ras_n_o), line:43, parent:work@bsg_dmc
         |vpiName:ddr_ras_n_o
         |vpiFullName:work@bsg_dmc.ddr_ras_n_o
   |vpiPort:
   \_port: (ddr_cas_n_o), line:44, parent:work@bsg_dmc
     |vpiName:ddr_cas_n_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr_cas_n_o), line:44, parent:work@bsg_dmc
         |vpiName:ddr_cas_n_o
         |vpiFullName:work@bsg_dmc.ddr_cas_n_o
   |vpiPort:
   \_port: (ddr_we_n_o), line:45, parent:work@bsg_dmc
     |vpiName:ddr_we_n_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr_we_n_o), line:45, parent:work@bsg_dmc
         |vpiName:ddr_we_n_o
         |vpiFullName:work@bsg_dmc.ddr_we_n_o
   |vpiPort:
   \_port: (ddr_reset_n_o), line:46, parent:work@bsg_dmc
     |vpiName:ddr_reset_n_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr_reset_n_o), line:46, parent:work@bsg_dmc
         |vpiName:ddr_reset_n_o
         |vpiFullName:work@bsg_dmc.ddr_reset_n_o
   |vpiPort:
   \_port: (ddr_odt_o), line:47, parent:work@bsg_dmc
     |vpiName:ddr_odt_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr_odt_o), line:47, parent:work@bsg_dmc
         |vpiName:ddr_odt_o
         |vpiFullName:work@bsg_dmc.ddr_odt_o
   |vpiPort:
   \_port: (ddr_dm_oen_o), line:49, parent:work@bsg_dmc
     |vpiName:ddr_dm_oen_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr_dm_oen_o), line:49, parent:work@bsg_dmc
         |vpiName:ddr_dm_oen_o
         |vpiFullName:work@bsg_dmc.ddr_dm_oen_o
   |vpiPort:
   \_port: (ddr_dm_o), line:50, parent:work@bsg_dmc
     |vpiName:ddr_dm_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr_dm_o), line:50, parent:work@bsg_dmc
         |vpiName:ddr_dm_o
         |vpiFullName:work@bsg_dmc.ddr_dm_o
   |vpiPort:
   \_port: (ddr_dqs_p_oen_o), line:51, parent:work@bsg_dmc
     |vpiName:ddr_dqs_p_oen_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr_dqs_p_oen_o), line:51, parent:work@bsg_dmc
         |vpiName:ddr_dqs_p_oen_o
         |vpiFullName:work@bsg_dmc.ddr_dqs_p_oen_o
   |vpiPort:
   \_port: (ddr_dqs_p_ien_o), line:52, parent:work@bsg_dmc
     |vpiName:ddr_dqs_p_ien_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr_dqs_p_ien_o), line:52, parent:work@bsg_dmc
         |vpiName:ddr_dqs_p_ien_o
         |vpiFullName:work@bsg_dmc.ddr_dqs_p_ien_o
   |vpiPort:
   \_port: (ddr_dqs_p_o), line:53, parent:work@bsg_dmc
     |vpiName:ddr_dqs_p_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr_dqs_p_o), line:53, parent:work@bsg_dmc
         |vpiName:ddr_dqs_p_o
         |vpiFullName:work@bsg_dmc.ddr_dqs_p_o
   |vpiPort:
   \_port: (ddr_dqs_p_i), line:54, parent:work@bsg_dmc
     |vpiName:ddr_dqs_p_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr_dqs_p_i), line:54, parent:work@bsg_dmc
         |vpiName:ddr_dqs_p_i
         |vpiFullName:work@bsg_dmc.ddr_dqs_p_i
   |vpiPort:
   \_port: (ddr_dqs_n_oen_o), line:55, parent:work@bsg_dmc
     |vpiName:ddr_dqs_n_oen_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr_dqs_n_oen_o), line:55, parent:work@bsg_dmc
         |vpiName:ddr_dqs_n_oen_o
         |vpiFullName:work@bsg_dmc.ddr_dqs_n_oen_o
   |vpiPort:
   \_port: (ddr_dqs_n_ien_o), line:56, parent:work@bsg_dmc
     |vpiName:ddr_dqs_n_ien_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr_dqs_n_ien_o), line:56, parent:work@bsg_dmc
         |vpiName:ddr_dqs_n_ien_o
         |vpiFullName:work@bsg_dmc.ddr_dqs_n_ien_o
   |vpiPort:
   \_port: (ddr_dqs_n_o), line:57, parent:work@bsg_dmc
     |vpiName:ddr_dqs_n_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr_dqs_n_o), line:57, parent:work@bsg_dmc
         |vpiName:ddr_dqs_n_o
         |vpiFullName:work@bsg_dmc.ddr_dqs_n_o
   |vpiPort:
   \_port: (ddr_dqs_n_i), line:58, parent:work@bsg_dmc
     |vpiName:ddr_dqs_n_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr_dqs_n_i), line:58, parent:work@bsg_dmc
         |vpiName:ddr_dqs_n_i
         |vpiFullName:work@bsg_dmc.ddr_dqs_n_i
   |vpiPort:
   \_port: (ddr_dq_oen_o), line:59, parent:work@bsg_dmc
     |vpiName:ddr_dq_oen_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr_dq_oen_o), line:59, parent:work@bsg_dmc
         |vpiName:ddr_dq_oen_o
         |vpiFullName:work@bsg_dmc.ddr_dq_oen_o
   |vpiPort:
   \_port: (ddr_dq_o), line:60, parent:work@bsg_dmc
     |vpiName:ddr_dq_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr_dq_o), line:60, parent:work@bsg_dmc
         |vpiName:ddr_dq_o
         |vpiFullName:work@bsg_dmc.ddr_dq_o
   |vpiPort:
   \_port: (ddr_dq_i), line:61, parent:work@bsg_dmc
     |vpiName:ddr_dq_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr_dq_i), line:61, parent:work@bsg_dmc
         |vpiName:ddr_dq_i
         |vpiFullName:work@bsg_dmc.ddr_dq_i
   |vpiPort:
   \_port: (ui_clk_i), line:63, parent:work@bsg_dmc
     |vpiName:ui_clk_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ui_clk_i), line:63, parent:work@bsg_dmc
         |vpiName:ui_clk_i
         |vpiFullName:work@bsg_dmc.ui_clk_i
   |vpiPort:
   \_port: (dfi_clk_2x_i), line:65, parent:work@bsg_dmc
     |vpiName:dfi_clk_2x_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dfi_clk_2x_i), line:65, parent:work@bsg_dmc
         |vpiName:dfi_clk_2x_i
         |vpiFullName:work@bsg_dmc.dfi_clk_2x_i
   |vpiPort:
   \_port: (dfi_clk_i), line:66, parent:work@bsg_dmc
     |vpiName:dfi_clk_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dfi_clk_i), line:66, parent:work@bsg_dmc
         |vpiName:dfi_clk_i
         |vpiFullName:work@bsg_dmc.dfi_clk_i
   |vpiPort:
   \_port: (ui_clk_sync_rst_o), line:68, parent:work@bsg_dmc
     |vpiName:ui_clk_sync_rst_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ui_clk_sync_rst_o), line:68, parent:work@bsg_dmc
         |vpiName:ui_clk_sync_rst_o
         |vpiFullName:work@bsg_dmc.ui_clk_sync_rst_o
   |vpiPort:
   \_port: (device_temp_o), line:70, parent:work@bsg_dmc
     |vpiName:device_temp_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (device_temp_o), line:70, parent:work@bsg_dmc
         |vpiName:device_temp_o
         |vpiFullName:work@bsg_dmc.device_temp_o
   |vpiModule:
   \_module: work@bsg_dmc::bsg_sync_sync (ui_reset_inst), file:<a href="../../../../third_party/cores/basejump_stl/bsg_dmc/bsg_dmc.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_dmc/bsg_dmc.v</a>, line:94, parent:work@bsg_dmc
     |vpiDefName:work@bsg_dmc::bsg_sync_sync
     |vpiName:ui_reset_inst
     |vpiFullName:work@bsg_dmc.ui_reset_inst
     |vpiPort:
     \_port: (oclk_i), parent:ui_reset_inst
       |vpiName:oclk_i
       |vpiHighConn:
       \_ref_obj: (ui_clk_i), line:95
         |vpiName:ui_clk_i
         |vpiActual:
         \_logic_net: (ui_clk_i), line:63, parent:work@bsg_dmc
     |vpiPort:
     \_port: (iclk_data_i), parent:ui_reset_inst
       |vpiName:iclk_data_i
       |vpiHighConn:
       \_ref_obj: (sys_rst_i), line:96
         |vpiName:sys_rst_i
         |vpiActual:
         \_logic_net: (sys_rst_i), line:13, parent:work@bsg_dmc
     |vpiPort:
     \_port: (oclk_data_o), parent:ui_reset_inst
       |vpiName:oclk_data_o
       |vpiHighConn:
       \_ref_obj: (ui_reset), line:97
         |vpiName:ui_reset
         |vpiActual:
         \_logic_net: (ui_reset), line:73, parent:work@bsg_dmc
           |vpiName:ui_reset
           |vpiFullName:work@bsg_dmc.ui_reset
           |vpiNetType:36
     |vpiInstance:
     \_module: work@bsg_dmc (work@bsg_dmc), file:<a href="../../../../third_party/cores/basejump_stl/bsg_dmc/bsg_dmc.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_dmc/bsg_dmc.v</a>, line:1
   |vpiModule:
   \_module: work@bsg_dmc::bsg_sync_sync (dfi_reset_inst), file:<a href="../../../../third_party/cores/basejump_stl/bsg_dmc/bsg_dmc.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_dmc/bsg_dmc.v</a>, line:99, parent:work@bsg_dmc
     |vpiDefName:work@bsg_dmc::bsg_sync_sync
     |vpiName:dfi_reset_inst
     |vpiFullName:work@bsg_dmc.dfi_reset_inst
     |vpiPort:
     \_port: (oclk_i), parent:dfi_reset_inst
       |vpiName:oclk_i
       |vpiHighConn:
       \_ref_obj: (dfi_clk_i), line:100
         |vpiName:dfi_clk_i
         |vpiActual:
         \_logic_net: (dfi_clk_i), line:66, parent:work@bsg_dmc
     |vpiPort:
     \_port: (iclk_data_i), parent:dfi_reset_inst
       |vpiName:iclk_data_i
       |vpiHighConn:
       \_ref_obj: (sys_rst_i), line:101
         |vpiName:sys_rst_i
         |vpiActual:
         \_logic_net: (sys_rst_i), line:13, parent:work@bsg_dmc
     |vpiPort:
     \_port: (oclk_data_o), parent:dfi_reset_inst
       |vpiName:oclk_data_o
       |vpiHighConn:
       \_ref_obj: (dfi_reset), line:102
         |vpiName:dfi_reset
         |vpiActual:
         \_logic_net: (dfi_reset), line:74, parent:work@bsg_dmc
           |vpiName:dfi_reset
           |vpiFullName:work@bsg_dmc.dfi_reset
           |vpiNetType:36
     |vpiInstance:
     \_module: work@bsg_dmc (work@bsg_dmc), file:<a href="../../../../third_party/cores/basejump_stl/bsg_dmc/bsg_dmc.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_dmc/bsg_dmc.v</a>, line:1
   |vpiModule:
   \_module: work@bsg_dmc::bsg_dmc_controller (dmc_controller), file:<a href="../../../../third_party/cores/basejump_stl/bsg_dmc/bsg_dmc.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_dmc/bsg_dmc.v</a>, line:106, parent:work@bsg_dmc
     |vpiDefName:work@bsg_dmc::bsg_dmc_controller
     |vpiName:dmc_controller
     |vpiFullName:work@bsg_dmc.dmc_controller
     |vpiPort:
     \_port: (ui_clk_i), parent:dmc_controller
       |vpiName:ui_clk_i
       |vpiHighConn:
       \_ref_obj: (ui_clk_i), line:113
         |vpiName:ui_clk_i
         |vpiActual:
         \_logic_net: (ui_clk_i), line:63, parent:work@bsg_dmc
     |vpiPort:
     \_port: (ui_clk_sync_rst_i), parent:dmc_controller
       |vpiName:ui_clk_sync_rst_i
       |vpiHighConn:
       \_ref_obj: (ui_reset), line:114
         |vpiName:ui_reset
         |vpiActual:
         \_logic_net: (ui_reset), line:73, parent:work@bsg_dmc
     |vpiPort:
     \_port: (app_addr_i), parent:dmc_controller
       |vpiName:app_addr_i
       |vpiHighConn:
       \_ref_obj: (app_addr_i), line:116
         |vpiName:app_addr_i
         |vpiActual:
         \_logic_net: (app_addr_i), line:15, parent:work@bsg_dmc
     |vpiPort:
     \_port: (app_cmd_i), parent:dmc_controller
       |vpiName:app_cmd_i
       |vpiHighConn:
       \_ref_obj: (app_cmd_i), line:117
         |vpiName:app_cmd_i
         |vpiActual:
         \_logic_net: (app_cmd_i), line:16, parent:work@bsg_dmc
     |vpiPort:
     \_port: (app_en_i), parent:dmc_controller
       |vpiName:app_en_i
       |vpiHighConn:
       \_ref_obj: (app_en_i), line:118
         |vpiName:app_en_i
         |vpiActual:
         \_logic_net: (app_en_i), line:17, parent:work@bsg_dmc
     |vpiPort:
     \_port: (app_rdy_o), parent:dmc_controller
       |vpiName:app_rdy_o
       |vpiHighConn:
       \_ref_obj: (app_rdy_o), line:119
         |vpiName:app_rdy_o
         |vpiActual:
         \_logic_net: (app_rdy_o), line:18, parent:work@bsg_dmc
     |vpiPort:
     \_port: (app_wdf_wren_i), parent:dmc_controller
       |vpiName:app_wdf_wren_i
       |vpiHighConn:
       \_ref_obj: (app_wdf_wren_i), line:120
         |vpiName:app_wdf_wren_i
         |vpiActual:
         \_logic_net: (app_wdf_wren_i), line:19, parent:work@bsg_dmc
     |vpiPort:
     \_port: (app_wdf_data_i), parent:dmc_controller
       |vpiName:app_wdf_data_i
       |vpiHighConn:
       \_ref_obj: (app_wdf_data_i), line:121
         |vpiName:app_wdf_data_i
         |vpiActual:
         \_logic_net: (app_wdf_data_i), line:20, parent:work@bsg_dmc
     |vpiPort:
     \_port: (app_wdf_mask_i), parent:dmc_controller
       |vpiName:app_wdf_mask_i
       |vpiHighConn:
       \_ref_obj: (app_wdf_mask_i), line:122
         |vpiName:app_wdf_mask_i
         |vpiActual:
         \_logic_net: (app_wdf_mask_i), line:21, parent:work@bsg_dmc
     |vpiPort:
     \_port: (app_wdf_end_i), parent:dmc_controller
       |vpiName:app_wdf_end_i
       |vpiHighConn:
       \_ref_obj: (app_wdf_end_i), line:123
         |vpiName:app_wdf_end_i
         |vpiActual:
         \_logic_net: (app_wdf_end_i), line:22, parent:work@bsg_dmc
     |vpiPort:
     \_port: (app_wdf_rdy_o), parent:dmc_controller
       |vpiName:app_wdf_rdy_o
       |vpiHighConn:
       \_ref_obj: (app_wdf_rdy_o), line:124
         |vpiName:app_wdf_rdy_o
         |vpiActual:
         \_logic_net: (app_wdf_rdy_o), line:23, parent:work@bsg_dmc
     |vpiPort:
     \_port: (app_rd_data_valid_o), parent:dmc_controller
       |vpiName:app_rd_data_valid_o
       |vpiHighConn:
       \_ref_obj: (app_rd_data_valid_o), line:125
         |vpiName:app_rd_data_valid_o
         |vpiActual:
         \_logic_net: (app_rd_data_valid_o), line:24, parent:work@bsg_dmc
     |vpiPort:
     \_port: (app_rd_data_o), parent:dmc_controller
       |vpiName:app_rd_data_o
       |vpiHighConn:
       \_ref_obj: (app_rd_data_o), line:126
         |vpiName:app_rd_data_o
         |vpiActual:
         \_logic_net: (app_rd_data_o), line:25, parent:work@bsg_dmc
     |vpiPort:
     \_port: (app_rd_data_end_o), parent:dmc_controller
       |vpiName:app_rd_data_end_o
       |vpiHighConn:
       \_ref_obj: (app_rd_data_end_o), line:127
         |vpiName:app_rd_data_end_o
         |vpiActual:
         \_logic_net: (app_rd_data_end_o), line:26, parent:work@bsg_dmc
     |vpiPort:
     \_port: (app_ref_req_i), parent:dmc_controller
       |vpiName:app_ref_req_i
       |vpiHighConn:
       \_ref_obj: (app_ref_req_i), line:128
         |vpiName:app_ref_req_i
         |vpiActual:
         \_logic_net: (app_ref_req_i), line:28, parent:work@bsg_dmc
     |vpiPort:
     \_port: (app_ref_ack_o), parent:dmc_controller
       |vpiName:app_ref_ack_o
       |vpiHighConn:
       \_ref_obj: (app_ref_ack_o), line:129
         |vpiName:app_ref_ack_o
         |vpiActual:
         \_logic_net: (app_ref_ack_o), line:29, parent:work@bsg_dmc
     |vpiPort:
     \_port: (app_zq_req_i), parent:dmc_controller
       |vpiName:app_zq_req_i
       |vpiHighConn:
       \_ref_obj: (app_zq_req_i), line:130
         |vpiName:app_zq_req_i
         |vpiActual:
         \_logic_net: (app_zq_req_i), line:30, parent:work@bsg_dmc
     |vpiPort:
     \_port: (app_zq_ack_o), parent:dmc_controller
       |vpiName:app_zq_ack_o
       |vpiHighConn:
       \_ref_obj: (app_zq_ack_o), line:131
         |vpiName:app_zq_ack_o
         |vpiActual:
         \_logic_net: (app_zq_ack_o), line:31, parent:work@bsg_dmc
     |vpiPort:
     \_port: (app_sr_req_i), parent:dmc_controller
       |vpiName:app_sr_req_i
       |vpiHighConn:
       \_ref_obj: (app_sr_req_i), line:132
         |vpiName:app_sr_req_i
         |vpiActual:
         \_logic_net: (app_sr_req_i), line:32, parent:work@bsg_dmc
     |vpiPort:
     \_port: (app_sr_active_o), parent:dmc_controller
       |vpiName:app_sr_active_o
       |vpiHighConn:
       \_ref_obj: (app_sr_active_o), line:133
         |vpiName:app_sr_active_o
         |vpiActual:
         \_logic_net: (app_sr_active_o), line:33, parent:work@bsg_dmc
     |vpiPort:
     \_port: (dfi_clk_i), parent:dmc_controller
       |vpiName:dfi_clk_i
       |vpiHighConn:
       \_ref_obj: (dfi_clk_i), line:135
         |vpiName:dfi_clk_i
         |vpiActual:
         \_logic_net: (dfi_clk_i), line:66, parent:work@bsg_dmc
     |vpiPort:
     \_port: (dfi_clk_sync_rst_i), parent:dmc_controller
       |vpiName:dfi_clk_sync_rst_i
       |vpiHighConn:
       \_ref_obj: (dfi_reset), line:136
         |vpiName:dfi_reset
         |vpiActual:
         \_logic_net: (dfi_reset), line:74, parent:work@bsg_dmc
     |vpiPort:
     \_port: (dfi_bank_o), parent:dmc_controller
       |vpiName:dfi_bank_o
       |vpiHighConn:
       \_ref_obj: (dfi_bank), line:138
         |vpiName:dfi_bank
         |vpiActual:
         \_logic_net: (dfi_bank), line:76, parent:work@bsg_dmc
           |vpiName:dfi_bank
           |vpiFullName:work@bsg_dmc.dfi_bank
           |vpiNetType:1
           |vpiRange:
           \_range: , line:76
             |vpiLeftRange:
             \_constant: , line:76
               |vpiConstType:7
               |vpiDecompile:2
               |vpiSize:32
               |INT:2
             |vpiRightRange:
             \_constant: , line:76
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (dfi_address_o), parent:dmc_controller
       |vpiName:dfi_address_o
       |vpiHighConn:
       \_ref_obj: (dfi_address), line:139
         |vpiName:dfi_address
         |vpiActual:
         \_logic_net: (dfi_address), line:77, parent:work@bsg_dmc
           |vpiName:dfi_address
           |vpiFullName:work@bsg_dmc.dfi_address
           |vpiNetType:1
           |vpiRange:
           \_range: , line:77
             |vpiLeftRange:
             \_constant: , line:77
               |vpiConstType:7
               |vpiDecompile:15
               |vpiSize:32
               |INT:15
             |vpiRightRange:
             \_constant: , line:77
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (dfi_cke_o), parent:dmc_controller
       |vpiName:dfi_cke_o
       |vpiHighConn:
       \_ref_obj: (dfi_cke), line:140
         |vpiName:dfi_cke
         |vpiActual:
         \_logic_net: (dfi_cke), line:78, parent:work@bsg_dmc
           |vpiName:dfi_cke
           |vpiFullName:work@bsg_dmc.dfi_cke
           |vpiNetType:1
     |vpiPort:
     \_port: (dfi_cs_n_o), parent:dmc_controller
       |vpiName:dfi_cs_n_o
       |vpiHighConn:
       \_ref_obj: (dfi_cs_n), line:141
         |vpiName:dfi_cs_n
         |vpiActual:
         \_logic_net: (dfi_cs_n), line:79, parent:work@bsg_dmc
           |vpiName:dfi_cs_n
           |vpiFullName:work@bsg_dmc.dfi_cs_n
           |vpiNetType:1
     |vpiPort:
     \_port: (dfi_ras_n_o), parent:dmc_controller
       |vpiName:dfi_ras_n_o
       |vpiHighConn:
       \_ref_obj: (dfi_ras_n), line:142
         |vpiName:dfi_ras_n
         |vpiActual:
         \_logic_net: (dfi_ras_n), line:80, parent:work@bsg_dmc
           |vpiName:dfi_ras_n
           |vpiFullName:work@bsg_dmc.dfi_ras_n
           |vpiNetType:1
     |vpiPort:
     \_port: (dfi_cas_n_o), parent:dmc_controller
       |vpiName:dfi_cas_n_o
       |vpiHighConn:
       \_ref_obj: (dfi_cas_n), line:143
         |vpiName:dfi_cas_n
         |vpiActual:
         \_logic_net: (dfi_cas_n), line:81, parent:work@bsg_dmc
           |vpiName:dfi_cas_n
           |vpiFullName:work@bsg_dmc.dfi_cas_n
           |vpiNetType:1
     |vpiPort:
     \_port: (dfi_we_n_o), parent:dmc_controller
       |vpiName:dfi_we_n_o
       |vpiHighConn:
       \_ref_obj: (dfi_we_n), line:144
         |vpiName:dfi_we_n
         |vpiActual:
         \_logic_net: (dfi_we_n), line:82, parent:work@bsg_dmc
           |vpiName:dfi_we_n
           |vpiFullName:work@bsg_dmc.dfi_we_n
           |vpiNetType:1
     |vpiPort:
     \_port: (dfi_reset_n_o), parent:dmc_controller
       |vpiName:dfi_reset_n_o
       |vpiHighConn:
       \_ref_obj: (dfi_reset_n), line:145
         |vpiName:dfi_reset_n
         |vpiActual:
         \_logic_net: (dfi_reset_n), line:83, parent:work@bsg_dmc
           |vpiName:dfi_reset_n
           |vpiFullName:work@bsg_dmc.dfi_reset_n
           |vpiNetType:1
     |vpiPort:
     \_port: (dfi_odt_o), parent:dmc_controller
       |vpiName:dfi_odt_o
       |vpiHighConn:
       \_ref_obj: (dfi_odt), line:146
         |vpiName:dfi_odt
         |vpiActual:
         \_logic_net: (dfi_odt), line:84, parent:work@bsg_dmc
           |vpiName:dfi_odt
           |vpiFullName:work@bsg_dmc.dfi_odt
           |vpiNetType:1
     |vpiPort:
     \_port: (dfi_wrdata_en_o), parent:dmc_controller
       |vpiName:dfi_wrdata_en_o
       |vpiHighConn:
       \_ref_obj: (dfi_wrdata_en), line:147
         |vpiName:dfi_wrdata_en
         |vpiActual:
         \_logic_net: (dfi_wrdata_en), line:85, parent:work@bsg_dmc
           |vpiName:dfi_wrdata_en
           |vpiFullName:work@bsg_dmc.dfi_wrdata_en
           |vpiNetType:1
     |vpiPort:
     \_port: (dfi_wrdata_o), parent:dmc_controller
       |vpiName:dfi_wrdata_o
       |vpiHighConn:
       \_ref_obj: (dfi_wrdata), line:148
         |vpiName:dfi_wrdata
         |vpiActual:
         \_logic_net: (dfi_wrdata), line:86, parent:work@bsg_dmc
           |vpiName:dfi_wrdata
           |vpiFullName:work@bsg_dmc.dfi_wrdata
           |vpiNetType:1
           |vpiRange:
           \_range: , line:86
             |vpiLeftRange:
             \_constant: , line:86
               |vpiConstType:7
               |vpiDecompile:18446744073709551615
               |vpiSize:32
               |INT:-1
             |vpiRightRange:
             \_constant: , line:86
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (dfi_wrdata_mask_o), parent:dmc_controller
       |vpiName:dfi_wrdata_mask_o
       |vpiHighConn:
       \_ref_obj: (dfi_wrdata_mask), line:149
         |vpiName:dfi_wrdata_mask
         |vpiActual:
         \_logic_net: (dfi_wrdata_mask), line:87, parent:work@bsg_dmc
           |vpiName:dfi_wrdata_mask
           |vpiFullName:work@bsg_dmc.dfi_wrdata_mask
           |vpiNetType:1
           |vpiRange:
           \_range: , line:87
             |vpiLeftRange:
             \_constant: , line:87
               |vpiConstType:7
               |vpiDecompile:18446744073709551615
               |vpiSize:32
               |INT:-1
             |vpiRightRange:
             \_constant: , line:87
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (dfi_rddata_en_o), parent:dmc_controller
       |vpiName:dfi_rddata_en_o
       |vpiHighConn:
       \_ref_obj: (dfi_rddata_en), line:150
         |vpiName:dfi_rddata_en
         |vpiActual:
         \_logic_net: (dfi_rddata_en), line:88, parent:work@bsg_dmc
           |vpiName:dfi_rddata_en
           |vpiFullName:work@bsg_dmc.dfi_rddata_en
           |vpiNetType:1
     |vpiPort:
     \_port: (dfi_rddata_i), parent:dmc_controller
       |vpiName:dfi_rddata_i
       |vpiHighConn:
       \_ref_obj: (dfi_rddata), line:151
         |vpiName:dfi_rddata
         |vpiActual:
         \_logic_net: (dfi_rddata), line:89, parent:work@bsg_dmc
           |vpiName:dfi_rddata
           |vpiFullName:work@bsg_dmc.dfi_rddata
           |vpiNetType:1
           |vpiRange:
           \_range: , line:89
             |vpiLeftRange:
             \_constant: , line:89
               |vpiConstType:7
               |vpiDecompile:18446744073709551615
               |vpiSize:32
               |INT:-1
             |vpiRightRange:
             \_constant: , line:89
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (dfi_rddata_valid_i), parent:dmc_controller
       |vpiName:dfi_rddata_valid_i
       |vpiHighConn:
       \_ref_obj: (dfi_rddata_valid), line:152
         |vpiName:dfi_rddata_valid
         |vpiActual:
         \_logic_net: (dfi_rddata_valid), line:90, parent:work@bsg_dmc
           |vpiName:dfi_rddata_valid
           |vpiFullName:work@bsg_dmc.dfi_rddata_valid
           |vpiNetType:1
     |vpiPort:
     \_port: (dmc_p_i), parent:dmc_controller
       |vpiName:dmc_p_i
       |vpiHighConn:
       \_ref_obj: (dmc_p_i), line:154
         |vpiName:dmc_p_i
         |vpiActual:
         \_logic_net: (dmc_p_i), line:12, parent:work@bsg_dmc
     |vpiPort:
     \_port: (init_calib_complete_o), parent:dmc_controller
       |vpiName:init_calib_complete_o
       |vpiHighConn:
       \_ref_obj: (init_calib_complete_o), line:156
         |vpiName:init_calib_complete_o
         |vpiActual:
         \_logic_net: (init_calib_complete_o), line:35, parent:work@bsg_dmc
     |vpiInstance:
     \_module: work@bsg_dmc (work@bsg_dmc), file:<a href="../../../../third_party/cores/basejump_stl/bsg_dmc/bsg_dmc.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_dmc/bsg_dmc.v</a>, line:1
   |vpiModule:
   \_module: work@bsg_dmc::bsg_dmc_phy (dmc_phy), file:<a href="../../../../third_party/cores/basejump_stl/bsg_dmc/bsg_dmc.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_dmc/bsg_dmc.v</a>, line:162, parent:work@bsg_dmc
     |vpiDefName:work@bsg_dmc::bsg_dmc_phy
     |vpiName:dmc_phy
     |vpiFullName:work@bsg_dmc.dmc_phy
     |vpiPort:
     \_port: (dfi_clk_i), parent:dmc_phy
       |vpiName:dfi_clk_i
       |vpiHighConn:
       \_ref_obj: (dfi_clk_i), line:164
         |vpiName:dfi_clk_i
         |vpiActual:
         \_logic_net: (dfi_clk_i), line:66, parent:work@bsg_dmc
     |vpiPort:
     \_port: (dfi_clk_2x_i), parent:dmc_phy
       |vpiName:dfi_clk_2x_i
       |vpiHighConn:
       \_ref_obj: (dfi_clk_2x_i), line:165
         |vpiName:dfi_clk_2x_i
         |vpiActual:
         \_logic_net: (dfi_clk_2x_i), line:65, parent:work@bsg_dmc
     |vpiPort:
     \_port: (dfi_rst_i), parent:dmc_phy
       |vpiName:dfi_rst_i
       |vpiHighConn:
       \_ref_obj: (dfi_reset), line:166
         |vpiName:dfi_reset
         |vpiActual:
         \_logic_net: (dfi_reset), line:74, parent:work@bsg_dmc
     |vpiPort:
     \_port: (dfi_bank_i), parent:dmc_phy
       |vpiName:dfi_bank_i
       |vpiHighConn:
       \_ref_obj: (dfi_bank), line:168
         |vpiName:dfi_bank
         |vpiActual:
         \_logic_net: (dfi_bank), line:76, parent:work@bsg_dmc
     |vpiPort:
     \_port: (dfi_address_i), parent:dmc_phy
       |vpiName:dfi_address_i
       |vpiHighConn:
       \_ref_obj: (dfi_address), line:169
         |vpiName:dfi_address
         |vpiActual:
         \_logic_net: (dfi_address), line:77, parent:work@bsg_dmc
     |vpiPort:
     \_port: (dfi_cke_i), parent:dmc_phy
       |vpiName:dfi_cke_i
       |vpiHighConn:
       \_ref_obj: (dfi_cke), line:170
         |vpiName:dfi_cke
         |vpiActual:
         \_logic_net: (dfi_cke), line:78, parent:work@bsg_dmc
     |vpiPort:
     \_port: (dfi_cs_n_i), parent:dmc_phy
       |vpiName:dfi_cs_n_i
       |vpiHighConn:
       \_ref_obj: (dfi_cs_n), line:171
         |vpiName:dfi_cs_n
         |vpiActual:
         \_logic_net: (dfi_cs_n), line:79, parent:work@bsg_dmc
     |vpiPort:
     \_port: (dfi_ras_n_i), parent:dmc_phy
       |vpiName:dfi_ras_n_i
       |vpiHighConn:
       \_ref_obj: (dfi_ras_n), line:172
         |vpiName:dfi_ras_n
         |vpiActual:
         \_logic_net: (dfi_ras_n), line:80, parent:work@bsg_dmc
     |vpiPort:
     \_port: (dfi_cas_n_i), parent:dmc_phy
       |vpiName:dfi_cas_n_i
       |vpiHighConn:
       \_ref_obj: (dfi_cas_n), line:173
         |vpiName:dfi_cas_n
         |vpiActual:
         \_logic_net: (dfi_cas_n), line:81, parent:work@bsg_dmc
     |vpiPort:
     \_port: (dfi_we_n_i), parent:dmc_phy
       |vpiName:dfi_we_n_i
       |vpiHighConn:
       \_ref_obj: (dfi_we_n), line:174
         |vpiName:dfi_we_n
         |vpiActual:
         \_logic_net: (dfi_we_n), line:82, parent:work@bsg_dmc
     |vpiPort:
     \_port: (dfi_reset_n_i), parent:dmc_phy
       |vpiName:dfi_reset_n_i
       |vpiHighConn:
       \_ref_obj: (dfi_reset_n), line:175
         |vpiName:dfi_reset_n
         |vpiActual:
         \_logic_net: (dfi_reset_n), line:83, parent:work@bsg_dmc
     |vpiPort:
     \_port: (dfi_odt_i), parent:dmc_phy
       |vpiName:dfi_odt_i
       |vpiHighConn:
       \_ref_obj: (dfi_odt), line:176
         |vpiName:dfi_odt
         |vpiActual:
         \_logic_net: (dfi_odt), line:84, parent:work@bsg_dmc
     |vpiPort:
     \_port: (dfi_wrdata_en_i), parent:dmc_phy
       |vpiName:dfi_wrdata_en_i
       |vpiHighConn:
       \_ref_obj: (dfi_wrdata_en), line:177
         |vpiName:dfi_wrdata_en
         |vpiActual:
         \_logic_net: (dfi_wrdata_en), line:85, parent:work@bsg_dmc
     |vpiPort:
     \_port: (dfi_wrdata_i), parent:dmc_phy
       |vpiName:dfi_wrdata_i
       |vpiHighConn:
       \_ref_obj: (dfi_wrdata), line:178
         |vpiName:dfi_wrdata
         |vpiActual:
         \_logic_net: (dfi_wrdata), line:86, parent:work@bsg_dmc
     |vpiPort:
     \_port: (dfi_wrdata_mask_i), parent:dmc_phy
       |vpiName:dfi_wrdata_mask_i
       |vpiHighConn:
       \_ref_obj: (dfi_wrdata_mask), line:179
         |vpiName:dfi_wrdata_mask
         |vpiActual:
         \_logic_net: (dfi_wrdata_mask), line:87, parent:work@bsg_dmc
     |vpiPort:
     \_port: (dfi_rddata_en_i), parent:dmc_phy
       |vpiName:dfi_rddata_en_i
       |vpiHighConn:
       \_ref_obj: (dfi_rddata_en), line:180
         |vpiName:dfi_rddata_en
         |vpiActual:
         \_logic_net: (dfi_rddata_en), line:88, parent:work@bsg_dmc
     |vpiPort:
     \_port: (dfi_rddata_o), parent:dmc_phy
       |vpiName:dfi_rddata_o
       |vpiHighConn:
       \_ref_obj: (dfi_rddata), line:181
         |vpiName:dfi_rddata
         |vpiActual:
         \_logic_net: (dfi_rddata), line:89, parent:work@bsg_dmc
     |vpiPort:
     \_port: (dfi_rddata_valid_o), parent:dmc_phy
       |vpiName:dfi_rddata_valid_o
       |vpiHighConn:
       \_ref_obj: (dfi_rddata_valid), line:182
         |vpiName:dfi_rddata_valid
         |vpiActual:
         \_logic_net: (dfi_rddata_valid), line:90, parent:work@bsg_dmc
     |vpiPort:
     \_port: (ck_p_o), parent:dmc_phy
       |vpiName:ck_p_o
       |vpiHighConn:
       \_ref_obj: (ddr_ck_p_o), line:184
         |vpiName:ddr_ck_p_o
         |vpiActual:
         \_logic_net: (ddr_ck_p_o), line:37, parent:work@bsg_dmc
     |vpiPort:
     \_port: (ck_n_o), parent:dmc_phy
       |vpiName:ck_n_o
       |vpiHighConn:
       \_ref_obj: (ddr_ck_n_o), line:185
         |vpiName:ddr_ck_n_o
         |vpiActual:
         \_logic_net: (ddr_ck_n_o), line:38, parent:work@bsg_dmc
     |vpiPort:
     \_port: (cke_o), parent:dmc_phy
       |vpiName:cke_o
       |vpiHighConn:
       \_ref_obj: (ddr_cke_o), line:186
         |vpiName:ddr_cke_o
         |vpiActual:
         \_logic_net: (ddr_cke_o), line:39, parent:work@bsg_dmc
     |vpiPort:
     \_port: (ba_o), parent:dmc_phy
       |vpiName:ba_o
       |vpiHighConn:
       \_ref_obj: (ddr_ba_o), line:187
         |vpiName:ddr_ba_o
         |vpiActual:
         \_logic_net: (ddr_ba_o), line:40, parent:work@bsg_dmc
     |vpiPort:
     \_port: (a_o), parent:dmc_phy
       |vpiName:a_o
       |vpiHighConn:
       \_ref_obj: (ddr_addr_o), line:188
         |vpiName:ddr_addr_o
         |vpiActual:
         \_logic_net: (ddr_addr_o), line:41, parent:work@bsg_dmc
     |vpiPort:
     \_port: (cs_n_o), parent:dmc_phy
       |vpiName:cs_n_o
       |vpiHighConn:
       \_ref_obj: (ddr_cs_n_o), line:189
         |vpiName:ddr_cs_n_o
         |vpiActual:
         \_logic_net: (ddr_cs_n_o), line:42, parent:work@bsg_dmc
     |vpiPort:
     \_port: (ras_n_o), parent:dmc_phy
       |vpiName:ras_n_o
       |vpiHighConn:
       \_ref_obj: (ddr_ras_n_o), line:190
         |vpiName:ddr_ras_n_o
         |vpiActual:
         \_logic_net: (ddr_ras_n_o), line:43, parent:work@bsg_dmc
     |vpiPort:
     \_port: (cas_n_o), parent:dmc_phy
       |vpiName:cas_n_o
       |vpiHighConn:
       \_ref_obj: (ddr_cas_n_o), line:191
         |vpiName:ddr_cas_n_o
         |vpiActual:
         \_logic_net: (ddr_cas_n_o), line:44, parent:work@bsg_dmc
     |vpiPort:
     \_port: (we_n_o), parent:dmc_phy
       |vpiName:we_n_o
       |vpiHighConn:
       \_ref_obj: (ddr_we_n_o), line:192
         |vpiName:ddr_we_n_o
         |vpiActual:
         \_logic_net: (ddr_we_n_o), line:45, parent:work@bsg_dmc
     |vpiPort:
     \_port: (reset_o), parent:dmc_phy
       |vpiName:reset_o
       |vpiHighConn:
       \_ref_obj: (ddr_reset_n_o), line:193
         |vpiName:ddr_reset_n_o
         |vpiActual:
         \_logic_net: (ddr_reset_n_o), line:46, parent:work@bsg_dmc
     |vpiPort:
     \_port: (odt_o), parent:dmc_phy
       |vpiName:odt_o
       |vpiHighConn:
       \_ref_obj: (ddr_odt_o), line:194
         |vpiName:ddr_odt_o
         |vpiActual:
         \_logic_net: (ddr_odt_o), line:47, parent:work@bsg_dmc
     |vpiPort:
     \_port: (dm_oe_n_o), parent:dmc_phy
       |vpiName:dm_oe_n_o
       |vpiHighConn:
       \_ref_obj: (ddr_dm_oen_o), line:195
         |vpiName:ddr_dm_oen_o
         |vpiActual:
         \_logic_net: (ddr_dm_oen_o), line:49, parent:work@bsg_dmc
     |vpiPort:
     \_port: (dm_o), parent:dmc_phy
       |vpiName:dm_o
       |vpiHighConn:
       \_ref_obj: (ddr_dm_o), line:196
         |vpiName:ddr_dm_o
         |vpiActual:
         \_logic_net: (ddr_dm_o), line:50, parent:work@bsg_dmc
     |vpiPort:
     \_port: (dqs_p_oe_n_o), parent:dmc_phy
       |vpiName:dqs_p_oe_n_o
       |vpiHighConn:
       \_ref_obj: (ddr_dqs_p_oen_o), line:197
         |vpiName:ddr_dqs_p_oen_o
         |vpiActual:
         \_logic_net: (ddr_dqs_p_oen_o), line:51, parent:work@bsg_dmc
     |vpiPort:
     \_port: (dqs_p_ie_n_o), parent:dmc_phy
       |vpiName:dqs_p_ie_n_o
       |vpiHighConn:
       \_ref_obj: (ddr_dqs_p_ien_o), line:198
         |vpiName:ddr_dqs_p_ien_o
         |vpiActual:
         \_logic_net: (ddr_dqs_p_ien_o), line:52, parent:work@bsg_dmc
     |vpiPort:
     \_port: (dqs_p_o), parent:dmc_phy
       |vpiName:dqs_p_o
       |vpiHighConn:
       \_ref_obj: (ddr_dqs_p_o), line:199
         |vpiName:ddr_dqs_p_o
         |vpiActual:
         \_logic_net: (ddr_dqs_p_o), line:53, parent:work@bsg_dmc
     |vpiPort:
     \_port: (dqs_p_i), parent:dmc_phy
       |vpiName:dqs_p_i
       |vpiHighConn:
       \_ref_obj: (ddr_dqs_p_i), line:200
         |vpiName:ddr_dqs_p_i
         |vpiActual:
         \_logic_net: (ddr_dqs_p_i), line:54, parent:work@bsg_dmc
     |vpiPort:
     \_port: (dqs_n_oe_n_o), parent:dmc_phy
       |vpiName:dqs_n_oe_n_o
       |vpiHighConn:
       \_ref_obj: (ddr_dqs_n_oen_o), line:201
         |vpiName:ddr_dqs_n_oen_o
         |vpiActual:
         \_logic_net: (ddr_dqs_n_oen_o), line:55, parent:work@bsg_dmc
     |vpiPort:
     \_port: (dqs_n_ie_n_o), parent:dmc_phy
       |vpiName:dqs_n_ie_n_o
       |vpiHighConn:
       \_ref_obj: (ddr_dqs_n_ien_o), line:202
         |vpiName:ddr_dqs_n_ien_o
         |vpiActual:
         \_logic_net: (ddr_dqs_n_ien_o), line:56, parent:work@bsg_dmc
     |vpiPort:
     \_port: (dqs_n_o), parent:dmc_phy
       |vpiName:dqs_n_o
       |vpiHighConn:
       \_ref_obj: (ddr_dqs_n_o), line:203
         |vpiName:ddr_dqs_n_o
         |vpiActual:
         \_logic_net: (ddr_dqs_n_o), line:57, parent:work@bsg_dmc
     |vpiPort:
     \_port: (dqs_n_i), parent:dmc_phy
       |vpiName:dqs_n_i
       |vpiHighConn:
       \_operation: , line:204
         |vpiOpType:4
         |vpiOperand:
         \_ref_obj: (ddr_dqs_p_i), line:204
           |vpiName:ddr_dqs_p_i
     |vpiPort:
     \_port: (dq_oe_n_o), parent:dmc_phy
       |vpiName:dq_oe_n_o
       |vpiHighConn:
       \_ref_obj: (ddr_dq_oen_o), line:205
         |vpiName:ddr_dq_oen_o
         |vpiActual:
         \_logic_net: (ddr_dq_oen_o), line:59, parent:work@bsg_dmc
     |vpiPort:
     \_port: (dq_o), parent:dmc_phy
       |vpiName:dq_o
       |vpiHighConn:
       \_ref_obj: (ddr_dq_o), line:206
         |vpiName:ddr_dq_o
         |vpiActual:
         \_logic_net: (ddr_dq_o), line:60, parent:work@bsg_dmc
     |vpiPort:
     \_port: (dq_i), parent:dmc_phy
       |vpiName:dq_i
       |vpiHighConn:
       \_ref_obj: (ddr_dq_i), line:207
         |vpiName:ddr_dq_i
         |vpiActual:
         \_logic_net: (ddr_dq_i), line:61, parent:work@bsg_dmc
     |vpiPort:
     \_port: (dqs_sel_cal), parent:dmc_phy
       |vpiName:dqs_sel_cal
       |vpiHighConn:
       \_ref_obj: (dmc_p_i.dqs_sel_cal), line:209
         |vpiName:dmc_p_i.dqs_sel_cal
     |vpiInstance:
     \_module: work@bsg_dmc (work@bsg_dmc), file:<a href="../../../../third_party/cores/basejump_stl/bsg_dmc/bsg_dmc.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_dmc/bsg_dmc.v</a>, line:1
   |vpiNet:
   \_logic_net: (dmc_p_i), line:12, parent:work@bsg_dmc
   |vpiNet:
   \_logic_net: (sys_rst_i), line:13, parent:work@bsg_dmc
   |vpiNet:
   \_logic_net: (app_addr_i), line:15, parent:work@bsg_dmc
   |vpiNet:
   \_logic_net: (app_cmd_i), line:16, parent:work@bsg_dmc
   |vpiNet:
   \_logic_net: (app_en_i), line:17, parent:work@bsg_dmc
   |vpiNet:
   \_logic_net: (app_rdy_o), line:18, parent:work@bsg_dmc
   |vpiNet:
   \_logic_net: (app_wdf_wren_i), line:19, parent:work@bsg_dmc
   |vpiNet:
   \_logic_net: (app_wdf_data_i), line:20, parent:work@bsg_dmc
   |vpiNet:
   \_logic_net: (app_wdf_mask_i), line:21, parent:work@bsg_dmc
   |vpiNet:
   \_logic_net: (app_wdf_end_i), line:22, parent:work@bsg_dmc
   |vpiNet:
   \_logic_net: (app_wdf_rdy_o), line:23, parent:work@bsg_dmc
   |vpiNet:
   \_logic_net: (app_rd_data_valid_o), line:24, parent:work@bsg_dmc
   |vpiNet:
   \_logic_net: (app_rd_data_o), line:25, parent:work@bsg_dmc
   |vpiNet:
   \_logic_net: (app_rd_data_end_o), line:26, parent:work@bsg_dmc
   |vpiNet:
   \_logic_net: (app_ref_req_i), line:28, parent:work@bsg_dmc
   |vpiNet:
   \_logic_net: (app_ref_ack_o), line:29, parent:work@bsg_dmc
   |vpiNet:
   \_logic_net: (app_zq_req_i), line:30, parent:work@bsg_dmc
   |vpiNet:
   \_logic_net: (app_zq_ack_o), line:31, parent:work@bsg_dmc
   |vpiNet:
   \_logic_net: (app_sr_req_i), line:32, parent:work@bsg_dmc
   |vpiNet:
   \_logic_net: (app_sr_active_o), line:33, parent:work@bsg_dmc
   |vpiNet:
   \_logic_net: (init_calib_complete_o), line:35, parent:work@bsg_dmc
   |vpiNet:
   \_logic_net: (ddr_ck_p_o), line:37, parent:work@bsg_dmc
   |vpiNet:
   \_logic_net: (ddr_ck_n_o), line:38, parent:work@bsg_dmc
   |vpiNet:
   \_logic_net: (ddr_cke_o), line:39, parent:work@bsg_dmc
   |vpiNet:
   \_logic_net: (ddr_ba_o), line:40, parent:work@bsg_dmc
   |vpiNet:
   \_logic_net: (ddr_addr_o), line:41, parent:work@bsg_dmc
   |vpiNet:
   \_logic_net: (ddr_cs_n_o), line:42, parent:work@bsg_dmc
   |vpiNet:
   \_logic_net: (ddr_ras_n_o), line:43, parent:work@bsg_dmc
   |vpiNet:
   \_logic_net: (ddr_cas_n_o), line:44, parent:work@bsg_dmc
   |vpiNet:
   \_logic_net: (ddr_we_n_o), line:45, parent:work@bsg_dmc
   |vpiNet:
   \_logic_net: (ddr_reset_n_o), line:46, parent:work@bsg_dmc
   |vpiNet:
   \_logic_net: (ddr_odt_o), line:47, parent:work@bsg_dmc
   |vpiNet:
   \_logic_net: (ddr_dm_oen_o), line:49, parent:work@bsg_dmc
   |vpiNet:
   \_logic_net: (ddr_dm_o), line:50, parent:work@bsg_dmc
   |vpiNet:
   \_logic_net: (ddr_dqs_p_oen_o), line:51, parent:work@bsg_dmc
   |vpiNet:
   \_logic_net: (ddr_dqs_p_ien_o), line:52, parent:work@bsg_dmc
   |vpiNet:
   \_logic_net: (ddr_dqs_p_o), line:53, parent:work@bsg_dmc
   |vpiNet:
   \_logic_net: (ddr_dqs_p_i), line:54, parent:work@bsg_dmc
   |vpiNet:
   \_logic_net: (ddr_dqs_n_oen_o), line:55, parent:work@bsg_dmc
   |vpiNet:
   \_logic_net: (ddr_dqs_n_ien_o), line:56, parent:work@bsg_dmc
   |vpiNet:
   \_logic_net: (ddr_dqs_n_o), line:57, parent:work@bsg_dmc
   |vpiNet:
   \_logic_net: (ddr_dqs_n_i), line:58, parent:work@bsg_dmc
   |vpiNet:
   \_logic_net: (ddr_dq_oen_o), line:59, parent:work@bsg_dmc
   |vpiNet:
   \_logic_net: (ddr_dq_o), line:60, parent:work@bsg_dmc
   |vpiNet:
   \_logic_net: (ddr_dq_i), line:61, parent:work@bsg_dmc
   |vpiNet:
   \_logic_net: (ui_clk_i), line:63, parent:work@bsg_dmc
   |vpiNet:
   \_logic_net: (dfi_clk_2x_i), line:65, parent:work@bsg_dmc
   |vpiNet:
   \_logic_net: (dfi_clk_i), line:66, parent:work@bsg_dmc
   |vpiNet:
   \_logic_net: (ui_clk_sync_rst_o), line:68, parent:work@bsg_dmc
   |vpiNet:
   \_logic_net: (device_temp_o), line:70, parent:work@bsg_dmc
   |vpiNet:
   \_logic_net: (ui_reset), line:73, parent:work@bsg_dmc
   |vpiNet:
   \_logic_net: (dfi_reset), line:74, parent:work@bsg_dmc
   |vpiNet:
   \_logic_net: (dfi_bank), line:76, parent:work@bsg_dmc
   |vpiNet:
   \_logic_net: (dfi_address), line:77, parent:work@bsg_dmc
   |vpiNet:
   \_logic_net: (dfi_cke), line:78, parent:work@bsg_dmc
   |vpiNet:
   \_logic_net: (dfi_cs_n), line:79, parent:work@bsg_dmc
   |vpiNet:
   \_logic_net: (dfi_ras_n), line:80, parent:work@bsg_dmc
   |vpiNet:
   \_logic_net: (dfi_cas_n), line:81, parent:work@bsg_dmc
   |vpiNet:
   \_logic_net: (dfi_we_n), line:82, parent:work@bsg_dmc
   |vpiNet:
   \_logic_net: (dfi_reset_n), line:83, parent:work@bsg_dmc
   |vpiNet:
   \_logic_net: (dfi_odt), line:84, parent:work@bsg_dmc
   |vpiNet:
   \_logic_net: (dfi_wrdata_en), line:85, parent:work@bsg_dmc
   |vpiNet:
   \_logic_net: (dfi_wrdata), line:86, parent:work@bsg_dmc
   |vpiNet:
   \_logic_net: (dfi_wrdata_mask), line:87, parent:work@bsg_dmc
   |vpiNet:
   \_logic_net: (dfi_rddata_en), line:88, parent:work@bsg_dmc
   |vpiNet:
   \_logic_net: (dfi_rddata), line:89, parent:work@bsg_dmc
   |vpiNet:
   \_logic_net: (dfi_rddata_valid), line:90, parent:work@bsg_dmc
   |vpiNet:
   \_logic_net: (dqs_90), line:158, parent:work@bsg_dmc
     |vpiName:dqs_90
     |vpiFullName:work@bsg_dmc.dqs_90
     |vpiNetType:1
     |vpiRange:
     \_range: , line:158
       |vpiLeftRange:
       \_constant: , line:158
         |vpiConstType:7
         |vpiDecompile:3
         |vpiSize:32
         |INT:3
       |vpiRightRange:
       \_constant: , line:158
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (dqs_270), line:158, parent:work@bsg_dmc
     |vpiName:dqs_270
     |vpiFullName:work@bsg_dmc.dqs_270
     |vpiNetType:1
     |vpiRange:
     \_range: , line:158
       |vpiLeftRange:
       \_constant: , line:158
         |vpiConstType:7
         |vpiDecompile:3
         |vpiSize:32
         |INT:3
       |vpiRightRange:
       \_constant: , line:158
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiParameter:
   \_parameter: (burst_data_width_p), line:5
     |vpiName:burst_data_width_p
     |STRING:&#34;inv&#34;
   |vpiParameter:
   \_parameter: (dfi_data_width_lp), line:8
     |vpiName:dfi_data_width_lp
     |INT:0
   |vpiParameter:
   \_parameter: (dfi_mask_width_lp), line:9
     |vpiName:dfi_mask_width_lp
     |INT:0
   |vpiParameter:
   \_parameter: (dq_data_width_p), line:6
     |vpiName:dq_data_width_p
     |STRING:&#34;inv&#34;
   |vpiParameter:
   \_parameter: (dq_group_lp), line:10
     |vpiName:dq_group_lp
     |INT:0
   |vpiParameter:
   \_parameter: (ui_addr_width_p), line:3
     |vpiName:ui_addr_width_p
     |STRING:&#34;inv&#34;
   |vpiParameter:
   \_parameter: (ui_data_width_p), line:4
     |vpiName:ui_data_width_p
     |STRING:&#34;inv&#34;
   |vpiParameter:
   \_parameter: (ui_mask_width_lp), line:7
     |vpiName:ui_mask_width_lp
     |INT:0
Object: \work_bsg_dmc of type 3000
Object: \work_bsg_dmc of type 32
Object: \dmc_p_i of type 44
Object: \sys_rst_i of type 44
Object: \app_addr_i of type 44
Object: \app_cmd_i of type 44
Object: \app_en_i of type 44
Object: \app_rdy_o of type 44
Object: \app_wdf_wren_i of type 44
Object: \app_wdf_data_i of type 44
Object: \app_wdf_mask_i of type 44
Object: \app_wdf_end_i of type 44
Object: \app_wdf_rdy_o of type 44
Object: \app_rd_data_valid_o of type 44
Object: \app_rd_data_o of type 44
Object: \app_rd_data_end_o of type 44
Object: \app_ref_req_i of type 44
Object: \app_ref_ack_o of type 44
Object: \app_zq_req_i of type 44
Object: \app_zq_ack_o of type 44
Object: \app_sr_req_i of type 44
Object: \app_sr_active_o of type 44
Object: \init_calib_complete_o of type 44
Object: \ddr_ck_p_o of type 44
Object: \ddr_ck_n_o of type 44
Object: \ddr_cke_o of type 44
Object: \ddr_ba_o of type 44
Object: \ddr_addr_o of type 44
Object: \ddr_cs_n_o of type 44
Object: \ddr_ras_n_o of type 44
Object: \ddr_cas_n_o of type 44
Object: \ddr_we_n_o of type 44
Object: \ddr_reset_n_o of type 44
Object: \ddr_odt_o of type 44
Object: \ddr_dm_oen_o of type 44
Object: \ddr_dm_o of type 44
Object: \ddr_dqs_p_oen_o of type 44
Object: \ddr_dqs_p_ien_o of type 44
Object: \ddr_dqs_p_o of type 44
Object: \ddr_dqs_p_i of type 44
Object: \ddr_dqs_n_oen_o of type 44
Object: \ddr_dqs_n_ien_o of type 44
Object: \ddr_dqs_n_o of type 44
Object: \ddr_dqs_n_i of type 44
Object: \ddr_dq_oen_o of type 44
Object: \ddr_dq_o of type 44
Object: \ddr_dq_i of type 44
Object: \ui_clk_i of type 44
Object: \dfi_clk_2x_i of type 44
Object: \dfi_clk_i of type 44
Object: \ui_clk_sync_rst_o of type 44
Object: \device_temp_o of type 44
Object: \ui_reset_inst of type 32
Object: \oclk_i of type 44
Object: \iclk_data_i of type 44
Object: \oclk_data_o of type 44
Object: \dfi_reset_inst of type 32
Object: \dmc_controller of type 32
Object: \ui_clk_i of type 44
Object: \ui_clk_sync_rst_i of type 44
Object: \app_addr_i of type 44
Object: \app_cmd_i of type 44
Object: \app_en_i of type 44
Object: \app_rdy_o of type 44
Object: \app_wdf_wren_i of type 44
Object: \app_wdf_data_i of type 44
Object: \app_wdf_mask_i of type 44
Object: \app_wdf_end_i of type 44
Object: \app_wdf_rdy_o of type 44
Object: \app_rd_data_valid_o of type 44
Object: \app_rd_data_o of type 44
Object: \app_rd_data_end_o of type 44
Object: \app_ref_req_i of type 44
Object: \app_ref_ack_o of type 44
Object: \app_zq_req_i of type 44
Object: \app_zq_ack_o of type 44
Object: \app_sr_req_i of type 44
Object: \app_sr_active_o of type 44
Object: \dfi_clk_i of type 44
Object: \dfi_clk_sync_rst_i of type 44
Object: \dfi_bank_o of type 44
Object: \dfi_address_o of type 44
Object: \dfi_cke_o of type 44
Object: \dfi_cs_n_o of type 44
Object: \dfi_ras_n_o of type 44
Object: \dfi_cas_n_o of type 44
Object: \dfi_we_n_o of type 44
Object: \dfi_reset_n_o of type 44
Object: \dfi_odt_o of type 44
Object: \dfi_wrdata_en_o of type 44
Object: \dfi_wrdata_o of type 44
Object: \dfi_wrdata_mask_o of type 44
Object: \dfi_rddata_en_o of type 44
Object: \dfi_rddata_i of type 44
Object: \dfi_rddata_valid_i of type 44
Object: \dmc_p_i of type 44
Object: \init_calib_complete_o of type 44
Object: \dmc_phy of type 32
Object: \dfi_clk_i of type 44
Object: \dfi_clk_2x_i of type 44
Object: \dfi_rst_i of type 44
Object: \dfi_bank_i of type 44
Object: \dfi_address_i of type 44
Object: \dfi_cke_i of type 44
Object: \dfi_cs_n_i of type 44
Object: \dfi_ras_n_i of type 44
Object: \dfi_cas_n_i of type 44
Object: \dfi_we_n_i of type 44
Object: \dfi_reset_n_i of type 44
Object: \dfi_odt_i of type 44
Object: \dfi_wrdata_en_i of type 44
Object: \dfi_wrdata_i of type 44
Object: \dfi_wrdata_mask_i of type 44
Object: \dfi_rddata_en_i of type 44
Object: \dfi_rddata_o of type 44
Object: \dfi_rddata_valid_o of type 44
Object: \ck_p_o of type 44
Object: \ck_n_o of type 44
Object: \cke_o of type 44
Object: \ba_o of type 44
Object: \a_o of type 44
Object: \cs_n_o of type 44
Object: \ras_n_o of type 44
Object: \cas_n_o of type 44
Object: \we_n_o of type 44
Object: \reset_o of type 44
Object: \odt_o of type 44
Object: \dm_oe_n_o of type 44
Object: \dm_o of type 44
Object: \dqs_p_oe_n_o of type 44
Object: \dqs_p_ie_n_o of type 44
Object: \dqs_p_o of type 44
Object: \dqs_p_i of type 44
Object: \dqs_n_oe_n_o of type 44
Object: \dqs_n_ie_n_o of type 44
Object: \dqs_n_o of type 44
Object: \dqs_n_i of type 44
Object: \dq_oe_n_o of type 44
Object: \dq_o of type 44
Object: \dq_i of type 44
Object: \dqs_sel_cal of type 44
Object: \burst_data_width_p of type 41
ERROR: Encountered unhandled parameter format: 8

</pre>
</body>