# sv-mint
SystemVerilog linter for modeling code
