version 3
Z:/l/l61/core.vhd
core
VHDL
VHDL
Z:/l/l61/test_core.xwv
Clocked
-
-
1000000000
ns
GSR:false
PRLD:false
100000000
CLOCK_LIST_BEGIN
clk
50000000
50000000
15000000
15000000
0
RISING
CLOCK_LIST_END
SIGNAL_LIST_BEGIN
x
clk
y
clk
ye
clk
yf6
clk
yk
clk
SIGNAL_LIST_END
SIGNALS_NOT_ON_DISPLAY
ye_DIFF
yf6_DIFF
SIGNALS_NOT_ON_DISPLAY_END
MARKER_LIST_BEGIN
MARKER_LIST_END
MEASURE_LIST_BEGIN
MEASURE_LIST_END
SIGNAL_ORDER_BEGIN
clk
x
yf6
ye
y
yk
SIGNAL_ORDER_END
DIFFERENTIAL_CLKS_BEGIN
DIFFERENTIAL_CLKS_END
DIVIDERS_BEGIN
DIVIDERS_END
