PPA Report for parity_gen_check.v (Module: parity_gen_check)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 10
FF Count: 15
IO Count: 15
Cell Count: 70

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 810.37 MHz
Reg-to-Reg Critical Path Delay: 1.092 ns

POWER METRICS:
-------------
Total Power Consumption: 0.452 W
