##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for CyINTCLK
		4.3::Critical Path Report for CyMASTER_CLK
		4.4::Critical Path Report for CyPWMCLK
		4.5::Critical Path Report for PWMB_PSB_DMA/termout
		4.6::Critical Path Report for UART_CLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyPWMCLK(routed):R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyPWMCLK(routed):F vs. CyBUS_CLK:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.4::Critical Path Report for (CyBUS_CLK:R vs. CyPWMCLK:R)
		5.5::Critical Path Report for (CyBUS_CLK:R vs. CyINTCLK:R)
		5.6::Critical Path Report for (CyBUS_CLK:R vs. UART_CLK:R)
		5.7::Critical Path Report for (CyBUS_CLK:R vs. PWMB_PSB_DMA/termout:R)
		5.8::Critical Path Report for (CyBUS_CLK(fixed-function):R vs. CyBUS_CLK:R)
		5.9::Critical Path Report for (CyBUS_CLK(fixed-function):R vs. CyPWMCLK:R)
		5.10::Critical Path Report for (CyPWMCLK:R vs. CyBUS_CLK:R)
		5.11::Critical Path Report for (CyPWMCLK:R vs. CyPWMCLK:R)
		5.12::Critical Path Report for (CyINTCLK:R vs. CyBUS_CLK:R)
		5.13::Critical Path Report for (CyINTCLK:R vs. CyPWMCLK:R)
		5.14::Critical Path Report for (CyINTCLK:R vs. CyINTCLK:R)
		5.15::Critical Path Report for (CyINTCLK:R vs. PWMB_PSB_DMA/termout:R)
		5.16::Critical Path Report for (UART_CLK:R vs. UART_CLK:R)
		5.17::Critical Path Report for (ADC_peak_theACLK(fixed-function):R vs. CyPWMCLK:R)
		5.18::Critical Path Report for (PWMB_PSB_DMA/termout:R vs. CyBUS_CLK:R)
		5.19::Critical Path Report for (PWMB_PSB_DMA/termout:R vs. PWMB_PSB_DMA/termout:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 26
Clock: ADC_peak_theACLK                   | N/A                     | Target: 1.78 MHz    | 
Clock: ADC_peak_theACLK(fixed-function)   | N/A                     | Target: 1.78 MHz    | 
Clock: ADC_theACLK                        | N/A                     | Target: 1.78 MHz    | 
Clock: ADC_theACLK(fixed-function)        | N/A                     | Target: 1.78 MHz    | 
Clock: ADC_therm_Ext_CP_Clk               | N/A                     | Target: 64.00 MHz   | 
Clock: ADC_therm_Ext_CP_Clk(routed)       | N/A                     | Target: 64.00 MHz   | 
Clock: ADC_therm_theACLK                  | N/A                     | Target: 1.88 MHz    | 
Clock: ADC_therm_theACLK(fixed-function)  | N/A                     | Target: 1.88 MHz    | 
Clock: Clock_18                           | N/A                     | Target: 0.01 MHz    | 
Clock: Clock_18(routed)                   | N/A                     | Target: 0.01 MHz    | 
Clock: CyBUS_CLK                          | Frequency: 41.40 MHz    | Target: 64.00 MHz   | 
Clock: CyBUS_CLK(fixed-function)          | N/A                     | Target: 64.00 MHz   | 
Clock: CyBUS_CLK(routed)                  | N/A                     | Target: 64.00 MHz   | 
Clock: CyILO                              | N/A                     | Target: 0.10 MHz    | 
Clock: CyIMO                              | N/A                     | Target: 24.00 MHz   | 
Clock: CyINTCLK                           | Frequency: 48.05 MHz    | Target: 1.00 MHz    | 
Clock: CyINTCLK(routed)                   | N/A                     | Target: 1.00 MHz    | 
Clock: CyMASTER_CLK                       | Frequency: -613.08 MHz  | Target: 64.00 MHz   | 
Clock: CyPLL_OUT                          | N/A                     | Target: 64.00 MHz   | 
Clock: CyPWMCLK                           | Frequency: 43.64 MHz    | Target: 32.00 MHz   | 
Clock: CyPWMCLK(routed)                   | N/A                     | Target: 32.00 MHz   | 
Clock: Cysamp_clk                         | N/A                     | Target: 0.03 MHz    | 
Clock: Cysamp_clk(routed)                 | N/A                     | Target: 0.03 MHz    | 
Clock: PWMB_PSB_DMA/termout               | Frequency: 41.40 MHz    | Target: 32.00 MHz   | 
Clock: UART_CLK                           | Frequency: 44.60 MHz    | Target: 16.00 MHz   | 
Clock: \ADC_therm:DSM\/dec_clock          | N/A                     | Target: 100.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock                      Capture Clock         Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
--------------------------------  --------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
ADC_peak_theACLK(fixed-function)  CyPWMCLK              31250            23101       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK                         CyBUS_CLK             15625            -5339       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK                         CyINTCLK              15625            -1146       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK                         CyPWMCLK              15625            -7290       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK                         PWMB_PSB_DMA/termout  15625            15154       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK                         UART_CLK              15625            146         N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK(fixed-function)         CyBUS_CLK             15625            -5496       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK(fixed-function)         CyPWMCLK              15625            -2347       N/A              N/A         N/A              N/A         N/A              N/A         
CyINTCLK                          CyBUS_CLK             15625            679         N/A              N/A         N/A              N/A         N/A              N/A         
CyINTCLK                          CyINTCLK              1e+006           983209      N/A              N/A         N/A              N/A         N/A              N/A         
CyINTCLK                          CyPWMCLK              15625            -5187       N/A              N/A         N/A              N/A         N/A              N/A         
CyINTCLK                          PWMB_PSB_DMA/termout  15625            17256       N/A              N/A         N/A              N/A         N/A              N/A         
CyPWMCLK                          CyBUS_CLK             15625            -5664       N/A              N/A         N/A              N/A         N/A              N/A         
CyPWMCLK                          CyPWMCLK              31250            10167       N/A              N/A         N/A              N/A         N/A              N/A         
CyPWMCLK(routed)                  CyBUS_CLK             15625            -7882       N/A              N/A         N/A              N/A         15625            -7882       
PWMB_PSB_DMA/termout              CyBUS_CLK             15625            -8530       N/A              N/A         N/A              N/A         N/A              N/A         
PWMB_PSB_DMA/termout              PWMB_PSB_DMA/termout  31250            25614       N/A              N/A         N/A              N/A         N/A              N/A         
UART_CLK                          UART_CLK              62500            40079       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name               Setup to Clk  Clock Name:Phase  
----------------------  ------------  ----------------  
Ext_Interrupter(0)_PAD  26226         CyINTCLK:R        


                       3.2::Clock to Out
                       -----------------

Port Name         Clock to Out  Clock Name:Phase             
----------------  ------------  ---------------------------  
GD1A(0)_PAD       22334         CyPWMCLK:R                   
GD1B(0)_PAD       23325         CyPWMCLK:R                   
GD2A(0)_PAD       22881         CyPWMCLK:R                   
GD2B(0)_PAD       23403         CyPWMCLK:R                   
LED_OCD(0)_PAD    30990         CyBUS_CLK:R                  
LED_int(0)_PAD    33583         CyINTCLK:R                   
LED_int(0)_PAD    31883         CyBUS_CLK:R                  
Relay3(0)_PAD     25258         CyINTCLK:R                   
Relay4(0)_PAD     23975         CyINTCLK:R                   
SCL_1(0)_PAD:out  25453         CyBUS_CLK(fixed-function):R  
SDA_1(0)_PAD:out  23091         CyBUS_CLK(fixed-function):R  
TP6(0)_PAD        24995         CyINTCLK:R                   
Tx(0)_PAD         27912         CyBUS_CLK:R                  
Tx(0)_PAD         27259         UART_CLK:R                   
ZCD_Debug(0)_PAD  35401         CyPWMCLK:R                   
ZCD_Debug(0)_PAD  34733         CyBUS_CLK:R                  
ZCD_Debug(0)_PAD  34629         CyBUS_CLK(fixed-function):R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 41.40 MHz | Target: 64.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_17/q
Path End       : Net_4423/clk_en
Capture Clock  : Net_4423/clock_0
Path slack     : -8530p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (PWMB_PSB_DMA/termout:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                                  -1470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                14155

Launch Clock Arrival Time                       0
+ Clock path delay                      14842
+ Data path delay                        7843
-------------------------------------   ----- 
End-of-path arrival time (ps)           22685
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PWMB_PSB_DMA/clock                                          drqcell7            0      0  RISE       1
PWMB_PSB_DMA/termout                                        drqcell7         6300   6300  
PWMB_PSB_DMA/termout (TOTAL_ADJUSTMENTS)                    drqcell7            0   6300  RISE       1
--PWMB_PSB_DMA/termout (Clock Phase Adjustment Delay)       drqcell7            0    N/A  
cydff_17/clock_0                                            macrocell68      8542  14842  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
cydff_17/q        macrocell68    875  15717  -8530  RISE       1
Net_13009/main_3  macrocell10   2286  18003  -8530  RISE       1
Net_13009/q       macrocell10   2345  20348  -8530  RISE       1
Net_4423/clk_en   macrocell50   2337  22685  -8530  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_4423/clock_0                                            macrocell50         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyINTCLK
**************************************
Clock: CyINTCLK
Frequency: 48.05 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : interrupter/q
Path End       : \FB_glitch_detect:PWMUDB:sP8:pwmdp:u0\/cs_addr_0
Capture Clock  : \FB_glitch_detect:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : -5187p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (period of common ancestor clock between CyINTCLK CyPWMCLK)   15625
- Setup time                                                                 -4240
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               11385

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16572
-------------------------------------   ----- 
End-of-path arrival time (ps)           16572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
interrupter/clock_0                                        macrocell57         0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
interrupter/q                                     macrocell57      875    875  -5187  RISE       1
pwm_reset/main_0                                  macrocell8      3849   4724  -5187  RISE       1
pwm_reset/q                                       macrocell8      2345   7069  -5187  RISE       1
Net_12206/main_0                                  macrocell15     4367  11436  -5187  RISE       1
Net_12206/q                                       macrocell15     2345  13781  -5187  RISE       1
\FB_glitch_detect:PWMUDB:sP8:pwmdp:u0\/cs_addr_0  datapathcell3   2791  16572  -5187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FB_glitch_detect:PWMUDB:sP8:pwmdp:u0\/clock               datapathcell3       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for CyMASTER_CLK
******************************************
Clock: CyMASTER_CLK
Frequency: -613.08 MHz | Target: 64.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : interrupter/q
Path End       : cydff_17/ar_0
Capture Clock  : cydff_17/clock_0
Path slack     : 17256p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                       14842
+ Cycle adjust (period of common ancestor clock between CyINTCLK PWMB_PSB_DMA/termout)   15625
- Recovery time                                                                              0
--------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                           30467

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13211
-------------------------------------   ----- 
End-of-path arrival time (ps)           13211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
interrupter/clock_0                                        macrocell57         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
interrupter/q     macrocell57    875    875  17256  RISE       1
pwm_reset/main_0  macrocell8    3849   4724  17256  RISE       1
pwm_reset/q       macrocell8    2345   7069  17256  RISE       1
cydff_17/ar_0     macrocell68   6142  13211  17256  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PWMB_PSB_DMA/clock                                          drqcell7            0      0  RISE       1
PWMB_PSB_DMA/termout                                        drqcell7         6300   6300  
PWMB_PSB_DMA/termout (TOTAL_ADJUSTMENTS)                    drqcell7            0   6300  RISE       1
--PWMB_PSB_DMA/termout (Clock Phase Adjustment Delay)       drqcell7            0    N/A  
cydff_17/clock_0                                            macrocell68      8542  14842  RISE       1


===================================================================== 
4.4::Critical Path Report for CyPWMCLK
**************************************
Clock: CyPWMCLK
Frequency: 43.64 MHz | Target: 32.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QCW_enable:Sync:ctrl_reg\/control_0
Path End       : \FB_glitch_detect:PWMUDB:sP8:pwmdp:u0\/cs_addr_0
Capture Clock  : \FB_glitch_detect:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : -7290p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. CyPWMCLK:R#2)   15625
- Setup time                                      -4240
-----------------------------------------------   ----- 
End-of-path required time (ps)                    11385

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18675
-------------------------------------   ----- 
End-of-path arrival time (ps)           18675
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QCW_enable:Sync:ctrl_reg\/busclk                           controlcell3        0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QCW_enable:Sync:ctrl_reg\/control_0              controlcell3    1435   1435  -7290  RISE       1
pwm_reset/main_4                                  macrocell8      5392   6827  -7290  RISE       1
pwm_reset/q                                       macrocell8      2345   9172  -7290  RISE       1
Net_12206/main_0                                  macrocell15     4367  13538  -7290  RISE       1
Net_12206/q                                       macrocell15     2345  15883  -7290  RISE       1
\FB_glitch_detect:PWMUDB:sP8:pwmdp:u0\/cs_addr_0  datapathcell3   2791  18675  -7290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FB_glitch_detect:PWMUDB:sP8:pwmdp:u0\/clock               datapathcell3       0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for PWMB_PSB_DMA/termout
**************************************************
Clock: PWMB_PSB_DMA/termout
Frequency: 41.40 MHz | Target: 32.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_17/q
Path End       : Net_4423/clk_en
Capture Clock  : Net_4423/clock_0
Path slack     : -8530p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (PWMB_PSB_DMA/termout:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                                  -1470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                14155

Launch Clock Arrival Time                       0
+ Clock path delay                      14842
+ Data path delay                        7843
-------------------------------------   ----- 
End-of-path arrival time (ps)           22685
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PWMB_PSB_DMA/clock                                          drqcell7            0      0  RISE       1
PWMB_PSB_DMA/termout                                        drqcell7         6300   6300  
PWMB_PSB_DMA/termout (TOTAL_ADJUSTMENTS)                    drqcell7            0   6300  RISE       1
--PWMB_PSB_DMA/termout (Clock Phase Adjustment Delay)       drqcell7            0    N/A  
cydff_17/clock_0                                            macrocell68      8542  14842  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
cydff_17/q        macrocell68    875  15717  -8530  RISE       1
Net_13009/main_3  macrocell10   2286  18003  -8530  RISE       1
Net_13009/q       macrocell10   2345  20348  -8530  RISE       1
Net_4423/clk_en   macrocell50   2337  22685  -8530  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_4423/clock_0                                            macrocell50         0      0  RISE       1


===================================================================== 
4.6::Critical Path Report for UART_CLK
**************************************
Clock: UART_CLK
Frequency: 44.60 MHz | Target: 16.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 40079p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (UART_CLK:R#1 vs. UART_CLK:R#2)   62500
- Setup time                                     -4330
----------------------------------------------   ----- 
End-of-path required time (ps)                   58170

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18091
-------------------------------------   ----- 
End-of-path arrival time (ps)           18091
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell89         0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART:BUART:tx_state_1\/q                      macrocell89      875    875  40079  RISE       1
\UART:BUART:counter_load_not\/main_0           macrocell27     7995   8870  40079  RISE       1
\UART:BUART:counter_load_not\/q                macrocell27     2345  11215  40079  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell6   6876  18091  40079  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell6       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyPWMCLK(routed):R vs. CyBUS_CLK:R)
******************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_0
Path End       : \interrupterTimebase:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \interrupterTimebase:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : -7882p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyPWMCLK(routed):R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                              -2960
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            12665

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20547
-------------------------------------   ----- 
End-of-path arrival time (ps)           20547
 
Data path
pin name                                                      model name      delay     AT  slack  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
ClockBlock/dclk_0                                             clockblockcell      0      0   COMP  RISE       1
\interrupterTimebase:CounterUDB:count_enable\/main_2          macrocell38      7370   7370  -7882  RISE       1
\interrupterTimebase:CounterUDB:count_enable\/q               macrocell38      2345   9715  -7882  RISE       1
\interrupterTimebase:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell8    2622  12337  -7882  RISE       1
\interrupterTimebase:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell8    3590  15927  -7882  RISE       1
\interrupterTimebase:CounterUDB:sC32:counterdp:u1\/ci         datapathcell9       0  15927  -7882  RISE       1
\interrupterTimebase:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell9    2310  18237  -7882  RISE       1
\interrupterTimebase:CounterUDB:sC32:counterdp:u2\/ci         datapathcell10      0  18237  -7882  RISE       1
\interrupterTimebase:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell10   2310  20547  -7882  RISE       1
\interrupterTimebase:CounterUDB:sC32:counterdp:u3\/ci         datapathcell11      0  20547  -7882  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\interrupterTimebase:CounterUDB:sC32:counterdp:u3\/clock    datapathcell11      0      0  RISE       1


5.2::Critical Path Report for (CyPWMCLK(routed):F vs. CyBUS_CLK:R)
******************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_0
Path End       : \interrupterTimebase:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \interrupterTimebase:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : -7882p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyPWMCLK(routed):F#1 vs. CyBUS_CLK:R#3)   31250
- Setup time                                              -2960
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            28290

Launch Clock Arrival Time                   15625
+ Clock path delay                          0
+ Data path delay                       20547
-------------------------------------   ----- 
End-of-path arrival time (ps)           36172
 
Data path
pin name                                                      model name      delay     AT  slack  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
ClockBlock/dclk_0                                             clockblockcell      0  15625   COMP  FALL       1
\interrupterTimebase:CounterUDB:count_enable\/main_2          macrocell38      7370  22995  -7882  FALL       1
\interrupterTimebase:CounterUDB:count_enable\/q               macrocell38      2345  25340  -7882  FALL       1
\interrupterTimebase:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell8    2622  27962  -7882  FALL       1
\interrupterTimebase:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell8    3590  31552  -7882  FALL       1
\interrupterTimebase:CounterUDB:sC32:counterdp:u1\/ci         datapathcell9       0  31552  -7882  FALL       1
\interrupterTimebase:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell9    2310  33862  -7882  FALL       1
\interrupterTimebase:CounterUDB:sC32:counterdp:u2\/ci         datapathcell10      0  33862  -7882  FALL       1
\interrupterTimebase:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell10   2310  36172  -7882  FALL       1
\interrupterTimebase:CounterUDB:sC32:counterdp:u3\/ci         datapathcell11      0  36172  -7882  FALL       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\interrupterTimebase:CounterUDB:sC32:counterdp:u3\/clock    datapathcell11      0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cy_srff_1/q
Path End       : Net_4423/clk_en
Capture Clock  : Net_4423/clock_0
Path slack     : -5339p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -1470
------------------------------------------------   ----- 
End-of-path required time (ps)                     14155

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19494
-------------------------------------   ----- 
End-of-path arrival time (ps)           19494
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cy_srff_1/clock_0                                           macrocell69         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
cy_srff_1/q       macrocell69    875    875  -5339  RISE       1
ST/main_3         macrocell24   5045   5920  -5339  RISE       1
ST/q              macrocell24   2345   8265  -5339  RISE       1
Net_13009/main_0  macrocell10   6548  14812  -5339  RISE       1
Net_13009/q       macrocell10   2345  17157  -5339  RISE       1
Net_4423/clk_en   macrocell50   2337  19494  -5339  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_4423/clock_0                                            macrocell50         0      0  RISE       1


5.4::Critical Path Report for (CyBUS_CLK:R vs. CyPWMCLK:R)
**********************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QCW_enable:Sync:ctrl_reg\/control_0
Path End       : \FB_glitch_detect:PWMUDB:sP8:pwmdp:u0\/cs_addr_0
Capture Clock  : \FB_glitch_detect:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : -7290p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. CyPWMCLK:R#2)   15625
- Setup time                                      -4240
-----------------------------------------------   ----- 
End-of-path required time (ps)                    11385

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18675
-------------------------------------   ----- 
End-of-path arrival time (ps)           18675
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QCW_enable:Sync:ctrl_reg\/busclk                           controlcell3        0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QCW_enable:Sync:ctrl_reg\/control_0              controlcell3    1435   1435  -7290  RISE       1
pwm_reset/main_4                                  macrocell8      5392   6827  -7290  RISE       1
pwm_reset/q                                       macrocell8      2345   9172  -7290  RISE       1
Net_12206/main_0                                  macrocell15     4367  13538  -7290  RISE       1
Net_12206/q                                       macrocell15     2345  15883  -7290  RISE       1
\FB_glitch_detect:PWMUDB:sP8:pwmdp:u0\/cs_addr_0  datapathcell3   2791  18675  -7290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FB_glitch_detect:PWMUDB:sP8:pwmdp:u0\/clock               datapathcell3       0      0  RISE       1


5.5::Critical Path Report for (CyBUS_CLK:R vs. CyINTCLK:R)
**********************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \interrupter1_control:Sync:ctrl_reg\/control_3
Path End       : \interrupter1:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \interrupter1:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : -1146p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#64 vs. CyINTCLK:R#2)   15625
- Setup time                                       -2960
------------------------------------------------   ----- 
End-of-path required time (ps)                     12665

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13811
-------------------------------------   ----- 
End-of-path arrival time (ps)           13811
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\interrupter1_control:Sync:ctrl_reg\/busclk                 controlcell2        0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\interrupter1_control:Sync:ctrl_reg\/control_3  controlcell2    1435   1435  -1146  RISE       1
int1_reset/main_4                               macrocell9      2318   3753  -1146  RISE       1
int1_reset/q                                    macrocell9      2345   6098  -1146  RISE       1
\interrupter1:PWMUDB:sP16:pwmdp:u0\/cs_addr_0   datapathcell1   4123  10221  -1146  RISE       1
\interrupter1:PWMUDB:sP16:pwmdp:u0\/co_msb      datapathcell1   3590  13811  -1146  RISE       1
\interrupter1:PWMUDB:sP16:pwmdp:u1\/ci          datapathcell2      0  13811  -1146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\interrupter1:PWMUDB:sP16:pwmdp:u1\/clock                  datapathcell2       0      0  RISE       1


5.6::Critical Path Report for (CyBUS_CLK:R vs. UART_CLK:R)
**********************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IVO:Sync:ctrl_reg\/control_1
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 146p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#4 vs. UART_CLK:R#2)   15625
- Setup time                                      -2430
-----------------------------------------------   ----- 
End-of-path required time (ps)                    13195

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13049
-------------------------------------   ----- 
End-of-path arrival time (ps)           13049
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IVO:Sync:ctrl_reg\/busclk                                  controlcell8        0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\IVO:Sync:ctrl_reg\/control_1           controlcell8    1435   1435    146  RISE       1
\UART:BUART:rx_postpoll\/main_2         macrocell31     3504   4939    146  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell31     2345   7284    146  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell7   5765  13049    146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell7       0      0  RISE       1


5.7::Critical Path Report for (CyBUS_CLK:R vs. PWMB_PSB_DMA/termout:R)
**********************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QCW_enable:Sync:ctrl_reg\/control_0
Path End       : cydff_17/ar_0
Capture Clock  : cydff_17/clock_0
Path slack     : 15154p

Capture Clock Arrival Time                                        0
+ Clock path delay                                            14842
+ Cycle adjust (CyBUS_CLK:R#2 vs. PWMB_PSB_DMA/termout:R#2)   15625
- Recovery time                                                   0
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                30467

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15313
-------------------------------------   ----- 
End-of-path arrival time (ps)           15313
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QCW_enable:Sync:ctrl_reg\/busclk                           controlcell3        0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\QCW_enable:Sync:ctrl_reg\/control_0  controlcell3   1435   1435  15154  RISE       1
pwm_reset/main_4                      macrocell8     5392   6827  15154  RISE       1
pwm_reset/q                           macrocell8     2345   9172  15154  RISE       1
cydff_17/ar_0                         macrocell68    6142  15313  15154  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PWMB_PSB_DMA/clock                                          drqcell7            0      0  RISE       1
PWMB_PSB_DMA/termout                                        drqcell7         6300   6300  
PWMB_PSB_DMA/termout (TOTAL_ADJUSTMENTS)                    drqcell7            0   6300  RISE       1
--PWMB_PSB_DMA/termout (Clock Phase Adjustment Delay)       drqcell7            0    N/A  
cydff_17/clock_0                                            macrocell68      8542  14842  RISE       1


5.8::Critical Path Report for (CyBUS_CLK(fixed-function):R vs. CyBUS_CLK:R)
***************************************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMA:PWMHW\/cmp
Path End       : Net_4423/clk_en
Capture Clock  : Net_4423/clock_0
Path slack     : -5496p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CyBUS_CLK(fixed-function):R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                                       -1470
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     14155

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19651
-------------------------------------   ----- 
End-of-path arrival time (ps)           19651
 
Launch Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb_ff                                      clockblockcell      0      0  RISE       1
\PWMA:PWMHW\/clock                                             timercell           0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
\PWMA:PWMHW\/cmp  timercell     1000   1000  -5496  RISE       1
ST/main_0         macrocell24   5077   6077  -5496  RISE       1
ST/q              macrocell24   2345   8422  -5496  RISE       1
Net_13009/main_0  macrocell10   6548  14970  -5496  RISE       1
Net_13009/q       macrocell10   2345  17315  -5496  RISE       1
Net_4423/clk_en   macrocell50   2337  19651  -5496  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_4423/clock_0                                            macrocell50         0      0  RISE       1


5.9::Critical Path Report for (CyBUS_CLK(fixed-function):R vs. CyPWMCLK:R)
**************************************************************************

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMB:PWMHW\/cmp
Path End       : \ZCD_counter:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \ZCD_counter:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : -2347p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (CyBUS_CLK(fixed-function):R#2 vs. CyPWMCLK:R#2)   15625
- Setup time                                                      -4240
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    11385

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13732
-------------------------------------   ----- 
End-of-path arrival time (ps)           13732
 
Launch Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb_ff                                      clockblockcell      0      0  RISE       1
\PWMB:PWMHW\/clock                                             timercell           0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWMB:PWMHW\/cmp                                     timercell       1000   1000  -2347  RISE       1
\ZCD_counter:CounterUDB:count_enable\/main_0         macrocell23     6704   7704  -2347  RISE       1
\ZCD_counter:CounterUDB:count_enable\/q              macrocell23     2345  10049  -2347  RISE       1
\ZCD_counter:CounterUDB:sC8:counterdp:u0\/cs_addr_1  datapathcell4   3683  13732  -2347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ZCD_counter:CounterUDB:sC8:counterdp:u0\/clock            datapathcell4       0      0  RISE       1


5.10::Critical Path Report for (CyPWMCLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : FB_STABLE/q
Path End       : Net_4423/clk_en
Capture Clock  : Net_4423/clock_0
Path slack     : -5664p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyPWMCLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                      -1470
-----------------------------------------------   ----- 
End-of-path required time (ps)                    14155

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19819
-------------------------------------   ----- 
End-of-path arrival time (ps)           19819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
FB_STABLE/clock_0                                          macrocell105        0      0  RISE       1

Data path
pin name          model name    delay     AT  slack  edge  Fanout
----------------  ------------  -----  -----  -----  ----  ------
FB_STABLE/q       macrocell105    875    875  -5664  RISE       1
ST/main_2         macrocell24    5369   6244  -5664  RISE       1
ST/q              macrocell24    2345   8589  -5664  RISE       1
Net_13009/main_0  macrocell10    6548  15137  -5664  RISE       1
Net_13009/q       macrocell10    2345  17482  -5664  RISE       1
Net_4423/clk_en   macrocell50    2337  19819  -5664  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_4423/clock_0                                            macrocell50         0      0  RISE       1


5.11::Critical Path Report for (CyPWMCLK:R vs. CyPWMCLK:R)
**********************************************************

++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : FB_STABLE/q
Path End       : \FB_glitch_detect:PWMUDB:sP8:pwmdp:u0\/cs_addr_0
Capture Clock  : \FB_glitch_detect:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 10167p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyPWMCLK:R#1 vs. CyPWMCLK:R#2)   31250
- Setup time                                     -4240
----------------------------------------------   ----- 
End-of-path required time (ps)                   27010

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16843
-------------------------------------   ----- 
End-of-path arrival time (ps)           16843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
FB_STABLE/clock_0                                          macrocell105        0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
FB_STABLE/q                                       macrocell105     875    875  10167  RISE       1
Net_12206/main_1                                  macrocell15    10832  11707  10167  RISE       1
Net_12206/q                                       macrocell15     2345  14052  10167  RISE       1
\FB_glitch_detect:PWMUDB:sP8:pwmdp:u0\/cs_addr_0  datapathcell3   2791  16843  10167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FB_glitch_detect:PWMUDB:sP8:pwmdp:u0\/clock               datapathcell3       0      0  RISE       1


5.12::Critical Path Report for (CyINTCLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : interrupter/q
Path End       : cydff_19/ap_0
Capture Clock  : cydff_19/clock_0
Path slack     : 679p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyINTCLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Recovery time                                       0
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15625

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14946
-------------------------------------   ----- 
End-of-path arrival time (ps)           14946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
interrupter/clock_0                                        macrocell57         0      0  RISE       1

Data path
pin name          model name    delay     AT  slack  edge  Fanout
----------------  ------------  -----  -----  -----  ----  ------
interrupter/q     macrocell57     875    875    679  RISE       1
pwm_reset/main_0  macrocell8     3849   4724    679  RISE       1
pwm_reset/q       macrocell8     2345   7069    679  RISE       1
cydff_19/ap_0     macrocell118   7877  14946    679  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_19/clock_0                                            macrocell118        0      0  RISE       1


5.13::Critical Path Report for (CyINTCLK:R vs. CyPWMCLK:R)
**********************************************************

++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : interrupter/q
Path End       : \FB_glitch_detect:PWMUDB:sP8:pwmdp:u0\/cs_addr_0
Capture Clock  : \FB_glitch_detect:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : -5187p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (period of common ancestor clock between CyINTCLK CyPWMCLK)   15625
- Setup time                                                                 -4240
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               11385

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16572
-------------------------------------   ----- 
End-of-path arrival time (ps)           16572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
interrupter/clock_0                                        macrocell57         0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
interrupter/q                                     macrocell57      875    875  -5187  RISE       1
pwm_reset/main_0                                  macrocell8      3849   4724  -5187  RISE       1
pwm_reset/q                                       macrocell8      2345   7069  -5187  RISE       1
Net_12206/main_0                                  macrocell15     4367  11436  -5187  RISE       1
Net_12206/q                                       macrocell15     2345  13781  -5187  RISE       1
\FB_glitch_detect:PWMUDB:sP8:pwmdp:u0\/cs_addr_0  datapathcell3   2791  16572  -5187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FB_glitch_detect:PWMUDB:sP8:pwmdp:u0\/clock               datapathcell3       0      0  RISE       1


5.14::Critical Path Report for (CyINTCLK:R vs. CyINTCLK:R)
**********************************************************

++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_7037/q
Path End       : \interrupter1:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \interrupter1:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 983209p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyINTCLK:R#1 vs. CyINTCLK:R#2)   1000000
- Setup time                                       -2960
----------------------------------------------   ------- 
End-of-path required time (ps)                    997040

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13831
-------------------------------------   ----- 
End-of-path arrival time (ps)           13831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_7037/clock_0                                           macrocell54         0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
Net_7037/q                                     macrocell54      875    875  983209  RISE       1
int1_reset/main_1                              macrocell9      2898   3773  983209  RISE       1
int1_reset/q                                   macrocell9      2345   6118  983209  RISE       1
\interrupter1:PWMUDB:sP16:pwmdp:u0\/cs_addr_0  datapathcell1   4123  10241  983209  RISE       1
\interrupter1:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell1   3590  13831  983209  RISE       1
\interrupter1:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell2      0  13831  983209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\interrupter1:PWMUDB:sP16:pwmdp:u1\/clock                  datapathcell2       0      0  RISE       1


5.15::Critical Path Report for (CyINTCLK:R vs. PWMB_PSB_DMA/termout:R)
**********************************************************************

++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : interrupter/q
Path End       : cydff_17/ar_0
Capture Clock  : cydff_17/clock_0
Path slack     : 17256p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                       14842
+ Cycle adjust (period of common ancestor clock between CyINTCLK PWMB_PSB_DMA/termout)   15625
- Recovery time                                                                              0
--------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                           30467

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13211
-------------------------------------   ----- 
End-of-path arrival time (ps)           13211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
interrupter/clock_0                                        macrocell57         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
interrupter/q     macrocell57    875    875  17256  RISE       1
pwm_reset/main_0  macrocell8    3849   4724  17256  RISE       1
pwm_reset/q       macrocell8    2345   7069  17256  RISE       1
cydff_17/ar_0     macrocell68   6142  13211  17256  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PWMB_PSB_DMA/clock                                          drqcell7            0      0  RISE       1
PWMB_PSB_DMA/termout                                        drqcell7         6300   6300  
PWMB_PSB_DMA/termout (TOTAL_ADJUSTMENTS)                    drqcell7            0   6300  RISE       1
--PWMB_PSB_DMA/termout (Clock Phase Adjustment Delay)       drqcell7            0    N/A  
cydff_17/clock_0                                            macrocell68      8542  14842  RISE       1


5.16::Critical Path Report for (UART_CLK:R vs. UART_CLK:R)
**********************************************************

++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 40079p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (UART_CLK:R#1 vs. UART_CLK:R#2)   62500
- Setup time                                     -4330
----------------------------------------------   ----- 
End-of-path required time (ps)                   58170

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18091
-------------------------------------   ----- 
End-of-path arrival time (ps)           18091
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell89         0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART:BUART:tx_state_1\/q                      macrocell89      875    875  40079  RISE       1
\UART:BUART:counter_load_not\/main_0           macrocell27     7995   8870  40079  RISE       1
\UART:BUART:counter_load_not\/q                macrocell27     2345  11215  40079  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell6   6876  18091  40079  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell6       0      0  RISE       1


5.17::Critical Path Report for (ADC_peak_theACLK(fixed-function):R vs. CyPWMCLK:R)
**********************************************************************************

++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_peak:ADC_SAR\/eof_udb
Path End       : Net_13728/main_4
Capture Clock  : Net_13728/clock_0
Path slack     : 23101p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (ADC_peak_theACLK(fixed-function):R#1 vs. CyPWMCLK:R#2)   31250
- Setup time                                                             -2457
----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                           28793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5692
-------------------------------------   ---- 
End-of-path arrival time (ps)           5692
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/aclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\ADC_peak:ADC_SAR\/clock                                      sarcell             0      0  RISE       1

Data path
pin name                    model name    delay     AT  slack  edge  Fanout
--------------------------  ------------  -----  -----  -----  ----  ------
\ADC_peak:ADC_SAR\/eof_udb  sarcell        1000   1000  23101  RISE       1
Net_13728/main_4            macrocell123   4692   5692  23101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_13728/clock_0                                          macrocell123        0      0  RISE       1


5.18::Critical Path Report for (PWMB_PSB_DMA/termout:R vs. CyBUS_CLK:R)
***********************************************************************

++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_17/q
Path End       : Net_4423/clk_en
Capture Clock  : Net_4423/clock_0
Path slack     : -8530p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (PWMB_PSB_DMA/termout:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                                  -1470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                14155

Launch Clock Arrival Time                       0
+ Clock path delay                      14842
+ Data path delay                        7843
-------------------------------------   ----- 
End-of-path arrival time (ps)           22685
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PWMB_PSB_DMA/clock                                          drqcell7            0      0  RISE       1
PWMB_PSB_DMA/termout                                        drqcell7         6300   6300  
PWMB_PSB_DMA/termout (TOTAL_ADJUSTMENTS)                    drqcell7            0   6300  RISE       1
--PWMB_PSB_DMA/termout (Clock Phase Adjustment Delay)       drqcell7            0    N/A  
cydff_17/clock_0                                            macrocell68      8542  14842  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
cydff_17/q        macrocell68    875  15717  -8530  RISE       1
Net_13009/main_3  macrocell10   2286  18003  -8530  RISE       1
Net_13009/q       macrocell10   2345  20348  -8530  RISE       1
Net_4423/clk_en   macrocell50   2337  22685  -8530  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_4423/clock_0                                            macrocell50         0      0  RISE       1


5.19::Critical Path Report for (PWMB_PSB_DMA/termout:R vs. PWMB_PSB_DMA/termout:R)
**********************************************************************************

++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13204/q
Path End       : cydff_17/main_0
Capture Clock  : cydff_17/clock_0
Path slack     : 25614p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                       14842
+ Cycle adjust (PWMB_PSB_DMA/termout:R#1 vs. PWMB_PSB_DMA/termout:R#2)   31250
- Setup time                                                             -2457
----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                           43635

Launch Clock Arrival Time                       0
+ Clock path delay                      14842
+ Data path delay                        3179
-------------------------------------   ----- 
End-of-path arrival time (ps)           18021
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PWMB_PSB_DMA/clock                                          drqcell7            0      0  RISE       1
PWMB_PSB_DMA/termout                                        drqcell7         6300   6300  
PWMB_PSB_DMA/termout (TOTAL_ADJUSTMENTS)                    drqcell7            0   6300  RISE       1
--PWMB_PSB_DMA/termout (Clock Phase Adjustment Delay)       drqcell7            0    N/A  
Net_13204/clock_0                                           macrocell87      8542  14842  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_13204/q      macrocell87    875  15717  25614  RISE       1
cydff_17/main_0  macrocell68   2304  18021  25614  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PWMB_PSB_DMA/clock                                          drqcell7            0      0  RISE       1
PWMB_PSB_DMA/termout                                        drqcell7         6300   6300  
PWMB_PSB_DMA/termout (TOTAL_ADJUSTMENTS)                    drqcell7            0   6300  RISE       1
--PWMB_PSB_DMA/termout (Clock Phase Adjustment Delay)       drqcell7            0    N/A  
cydff_17/clock_0                                            macrocell68      8542  14842  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_17/q
Path End       : Net_4423/clk_en
Capture Clock  : Net_4423/clock_0
Path slack     : -8530p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (PWMB_PSB_DMA/termout:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                                  -1470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                14155

Launch Clock Arrival Time                       0
+ Clock path delay                      14842
+ Data path delay                        7843
-------------------------------------   ----- 
End-of-path arrival time (ps)           22685
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PWMB_PSB_DMA/clock                                          drqcell7            0      0  RISE       1
PWMB_PSB_DMA/termout                                        drqcell7         6300   6300  
PWMB_PSB_DMA/termout (TOTAL_ADJUSTMENTS)                    drqcell7            0   6300  RISE       1
--PWMB_PSB_DMA/termout (Clock Phase Adjustment Delay)       drqcell7            0    N/A  
cydff_17/clock_0                                            macrocell68      8542  14842  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
cydff_17/q        macrocell68    875  15717  -8530  RISE       1
Net_13009/main_3  macrocell10   2286  18003  -8530  RISE       1
Net_13009/q       macrocell10   2345  20348  -8530  RISE       1
Net_4423/clk_en   macrocell50   2337  22685  -8530  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_4423/clock_0                                            macrocell50         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_17/q
Path End       : Net_12930/clk_en
Capture Clock  : Net_12930/clock_0
Path slack     : -8518p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (PWMB_PSB_DMA/termout:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                                  -1470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                14155

Launch Clock Arrival Time                       0
+ Clock path delay                      14842
+ Data path delay                        7832
-------------------------------------   ----- 
End-of-path arrival time (ps)           22673
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PWMB_PSB_DMA/clock                                          drqcell7            0      0  RISE       1
PWMB_PSB_DMA/termout                                        drqcell7         6300   6300  
PWMB_PSB_DMA/termout (TOTAL_ADJUSTMENTS)                    drqcell7            0   6300  RISE       1
--PWMB_PSB_DMA/termout (Clock Phase Adjustment Delay)       drqcell7            0    N/A  
cydff_17/clock_0                                            macrocell68      8542  14842  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
cydff_17/q        macrocell68    875  15717  -8530  RISE       1
Net_11931/main_3  macrocell12   2286  18003  -8518  RISE       1
Net_11931/q       macrocell12   2345  20348  -8518  RISE       1
Net_12930/clk_en  macrocell55   2325  22673  -8518  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_12930/clock_0                                           macrocell55         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_0
Path End       : \interrupterTimebase:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \interrupterTimebase:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : -7882p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyPWMCLK(routed):R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                              -2960
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            12665

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20547
-------------------------------------   ----- 
End-of-path arrival time (ps)           20547
 
Data path
pin name                                                      model name      delay     AT  slack  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
ClockBlock/dclk_0                                             clockblockcell      0      0   COMP  RISE       1
\interrupterTimebase:CounterUDB:count_enable\/main_2          macrocell38      7370   7370  -7882  RISE       1
\interrupterTimebase:CounterUDB:count_enable\/q               macrocell38      2345   9715  -7882  RISE       1
\interrupterTimebase:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell8    2622  12337  -7882  RISE       1
\interrupterTimebase:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell8    3590  15927  -7882  RISE       1
\interrupterTimebase:CounterUDB:sC32:counterdp:u1\/ci         datapathcell9       0  15927  -7882  RISE       1
\interrupterTimebase:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell9    2310  18237  -7882  RISE       1
\interrupterTimebase:CounterUDB:sC32:counterdp:u2\/ci         datapathcell10      0  18237  -7882  RISE       1
\interrupterTimebase:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell10   2310  20547  -7882  RISE       1
\interrupterTimebase:CounterUDB:sC32:counterdp:u3\/ci         datapathcell11      0  20547  -7882  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\interrupterTimebase:CounterUDB:sC32:counterdp:u3\/clock    datapathcell11      0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QCW_enable:Sync:ctrl_reg\/control_0
Path End       : \FB_glitch_detect:PWMUDB:sP8:pwmdp:u0\/cs_addr_0
Capture Clock  : \FB_glitch_detect:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : -7290p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. CyPWMCLK:R#2)   15625
- Setup time                                      -4240
-----------------------------------------------   ----- 
End-of-path required time (ps)                    11385

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18675
-------------------------------------   ----- 
End-of-path arrival time (ps)           18675
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QCW_enable:Sync:ctrl_reg\/busclk                           controlcell3        0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QCW_enable:Sync:ctrl_reg\/control_0              controlcell3    1435   1435  -7290  RISE       1
pwm_reset/main_4                                  macrocell8      5392   6827  -7290  RISE       1
pwm_reset/q                                       macrocell8      2345   9172  -7290  RISE       1
Net_12206/main_0                                  macrocell15     4367  13538  -7290  RISE       1
Net_12206/q                                       macrocell15     2345  15883  -7290  RISE       1
\FB_glitch_detect:PWMUDB:sP8:pwmdp:u0\/cs_addr_0  datapathcell3   2791  18675  -7290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FB_glitch_detect:PWMUDB:sP8:pwmdp:u0\/clock               datapathcell3       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QCW_enable:Sync:ctrl_reg\/control_0
Path End       : \ZCD_counter:CounterUDB:sC8:counterdp:u0\/cs_addr_0
Capture Clock  : \ZCD_counter:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : -5831p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. CyPWMCLK:R#2)   15625
- Setup time                                      -4240
-----------------------------------------------   ----- 
End-of-path required time (ps)                    11385

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17216
-------------------------------------   ----- 
End-of-path arrival time (ps)           17216
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QCW_enable:Sync:ctrl_reg\/busclk                           controlcell3        0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QCW_enable:Sync:ctrl_reg\/control_0                 controlcell3    1435   1435  -7290  RISE       1
pwm_reset/main_4                                     macrocell8      5392   6827  -7290  RISE       1
pwm_reset/q                                          macrocell8      2345   9172  -7290  RISE       1
\ZCD_counter:CounterUDB:sC8:counterdp:u0\/cs_addr_0  datapathcell4   8044  17216  -5831  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ZCD_counter:CounterUDB:sC8:counterdp:u0\/clock            datapathcell4       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_0
Path End       : \interrupterTimebase:CounterUDB:sC32:counterdp:u2\/ci
Capture Clock  : \interrupterTimebase:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : -5572p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyPWMCLK(routed):R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                              -2960
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            12665

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18237
-------------------------------------   ----- 
End-of-path arrival time (ps)           18237
 
Data path
pin name                                                      model name      delay     AT  slack  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
ClockBlock/dclk_0                                             clockblockcell      0      0   COMP  RISE       1
\interrupterTimebase:CounterUDB:count_enable\/main_2          macrocell38      7370   7370  -7882  RISE       1
\interrupterTimebase:CounterUDB:count_enable\/q               macrocell38      2345   9715  -7882  RISE       1
\interrupterTimebase:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell8    2622  12337  -7882  RISE       1
\interrupterTimebase:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell8    3590  15927  -7882  RISE       1
\interrupterTimebase:CounterUDB:sC32:counterdp:u1\/ci         datapathcell9       0  15927  -7882  RISE       1
\interrupterTimebase:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell9    2310  18237  -7882  RISE       1
\interrupterTimebase:CounterUDB:sC32:counterdp:u2\/ci         datapathcell10      0  18237  -5572  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\interrupterTimebase:CounterUDB:sC32:counterdp:u2\/clock    datapathcell10      0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : FB_STABLE/q
Path End       : cydff_13/clk_en
Capture Clock  : cydff_13/clock_0
Path slack     : -5009p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyPWMCLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                      -1470
-----------------------------------------------   ----- 
End-of-path required time (ps)                    14155

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19164
-------------------------------------   ----- 
End-of-path arrival time (ps)           19164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
FB_STABLE/clock_0                                          macrocell105        0      0  RISE       1

Data path
pin name          model name    delay     AT  slack  edge  Fanout
----------------  ------------  -----  -----  -----  ----  ------
FB_STABLE/q       macrocell105    875    875  -5664  RISE       1
ST/main_2         macrocell24    5369   6244  -5664  RISE       1
ST/q              macrocell24    2345   8589  -5664  RISE       1
Net_19331/main_1  macrocell46    5893  14482  -5009  RISE       1
Net_19331/q       macrocell46    2345  16827  -5009  RISE       1
cydff_13/clk_en   macrocell106   2337  19164  -5009  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_13/clock_0                                            macrocell106        0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QCW_enable:Sync:ctrl_reg\/control_0
Path End       : FB_STABLE/main_0
Capture Clock  : FB_STABLE/clock_0
Path slack     : -4776p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. CyPWMCLK:R#2)   15625
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    13168

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17944
-------------------------------------   ----- 
End-of-path arrival time (ps)           17944
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QCW_enable:Sync:ctrl_reg\/busclk                           controlcell3        0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\QCW_enable:Sync:ctrl_reg\/control_0  controlcell3   1435   1435  -7290  RISE       1
pwm_reset/main_4                      macrocell8     5392   6827  -7290  RISE       1
pwm_reset/q                           macrocell8     2345   9172  -7290  RISE       1
FB_STABLE/main_0                      macrocell105   8772  17944  -4776  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
FB_STABLE/clock_0                                          macrocell105        0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QCW_enable:Sync:ctrl_reg\/control_0
Path End       : \FB_glitch_detect:PWMUDB:genblk8:stsreg\/reset
Capture Clock  : \FB_glitch_detect:PWMUDB:genblk8:stsreg\/clock
Path slack     : -3906p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. CyPWMCLK:R#2)   15625
- Recovery time                                       0
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15625

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19531
-------------------------------------   ----- 
End-of-path arrival time (ps)           19531
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QCW_enable:Sync:ctrl_reg\/busclk                           controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\QCW_enable:Sync:ctrl_reg\/control_0            controlcell3   1435   1435  -7290  RISE       1
pwm_reset/main_4                                macrocell8     5392   6827  -7290  RISE       1
pwm_reset/q                                     macrocell8     2345   9172  -7290  RISE       1
Net_12206/main_0                                macrocell15    4367  13538  -7290  RISE       1
Net_12206/q                                     macrocell15    2345  15883  -7290  RISE       1
\FB_glitch_detect:PWMUDB:genblk8:stsreg\/reset  statusicell1   3647  19531  -3906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FB_glitch_detect:PWMUDB:genblk8:stsreg\/clock             statusicell1        0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_0
Path End       : \interrupterTimebase:CounterUDB:sC32:counterdp:u1\/ci
Capture Clock  : \interrupterTimebase:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : -3262p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyPWMCLK(routed):R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                              -2960
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            12665

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15927
-------------------------------------   ----- 
End-of-path arrival time (ps)           15927
 
Data path
pin name                                                      model name      delay     AT  slack  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
ClockBlock/dclk_0                                             clockblockcell      0      0   COMP  RISE       1
\interrupterTimebase:CounterUDB:count_enable\/main_2          macrocell38      7370   7370  -7882  RISE       1
\interrupterTimebase:CounterUDB:count_enable\/q               macrocell38      2345   9715  -7882  RISE       1
\interrupterTimebase:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell8    2622  12337  -7882  RISE       1
\interrupterTimebase:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell8    3590  15927  -7882  RISE       1
\interrupterTimebase:CounterUDB:sC32:counterdp:u1\/ci         datapathcell9       0  15927  -3262  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\interrupterTimebase:CounterUDB:sC32:counterdp:u1\/clock    datapathcell9       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QCW_enable:Sync:ctrl_reg\/control_0
Path End       : \FB_glitch_detect:PWMUDB:runmode_enable\/ar_0
Capture Clock  : \FB_glitch_detect:PWMUDB:runmode_enable\/clock_0
Path slack     : -3048p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. CyPWMCLK:R#2)   15625
- Recovery time                                       0
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15625

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18673
-------------------------------------   ----- 
End-of-path arrival time (ps)           18673
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QCW_enable:Sync:ctrl_reg\/busclk                           controlcell3        0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\QCW_enable:Sync:ctrl_reg\/control_0           controlcell3   1435   1435  -7290  RISE       1
pwm_reset/main_4                               macrocell8     5392   6827  -7290  RISE       1
pwm_reset/q                                    macrocell8     2345   9172  -7290  RISE       1
Net_12206/main_0                               macrocell15    4367  13538  -7290  RISE       1
Net_12206/q                                    macrocell15    2345  15883  -7290  RISE       1
\FB_glitch_detect:PWMUDB:runmode_enable\/ar_0  macrocell61    2789  18673  -3048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FB_glitch_detect:PWMUDB:runmode_enable\/clock_0           macrocell61         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QCW_enable:Sync:ctrl_reg\/control_0
Path End       : \FB_glitch_detect:PWMUDB:trig_disable\/ar_0
Capture Clock  : \FB_glitch_detect:PWMUDB:trig_disable\/clock_0
Path slack     : -3048p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. CyPWMCLK:R#2)   15625
- Recovery time                                       0
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15625

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18673
-------------------------------------   ----- 
End-of-path arrival time (ps)           18673
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QCW_enable:Sync:ctrl_reg\/busclk                           controlcell3        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\QCW_enable:Sync:ctrl_reg\/control_0         controlcell3   1435   1435  -7290  RISE       1
pwm_reset/main_4                             macrocell8     5392   6827  -7290  RISE       1
pwm_reset/q                                  macrocell8     2345   9172  -7290  RISE       1
Net_12206/main_0                             macrocell15    4367  13538  -7290  RISE       1
Net_12206/q                                  macrocell15    2345  15883  -7290  RISE       1
\FB_glitch_detect:PWMUDB:trig_disable\/ar_0  macrocell62    2789  18673  -3048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FB_glitch_detect:PWMUDB:trig_disable\/clock_0             macrocell62         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QCW_enable:Sync:ctrl_reg\/control_0
Path End       : \FB_glitch_detect:PWMUDB:status_0\/ar_0
Capture Clock  : \FB_glitch_detect:PWMUDB:status_0\/clock_0
Path slack     : -3048p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. CyPWMCLK:R#2)   15625
- Recovery time                                       0
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15625

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18673
-------------------------------------   ----- 
End-of-path arrival time (ps)           18673
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QCW_enable:Sync:ctrl_reg\/busclk                           controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\QCW_enable:Sync:ctrl_reg\/control_0     controlcell3   1435   1435  -7290  RISE       1
pwm_reset/main_4                         macrocell8     5392   6827  -7290  RISE       1
pwm_reset/q                              macrocell8     2345   9172  -7290  RISE       1
Net_12206/main_0                         macrocell15    4367  13538  -7290  RISE       1
Net_12206/q                              macrocell15    2345  15883  -7290  RISE       1
\FB_glitch_detect:PWMUDB:status_0\/ar_0  macrocell65    2789  18673  -3048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FB_glitch_detect:PWMUDB:status_0\/clock_0                 macrocell65         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QCW_enable:Sync:ctrl_reg\/control_0
Path End       : \FB_glitch_detect:PWMUDB:status_1\/ar_0
Capture Clock  : \FB_glitch_detect:PWMUDB:status_1\/clock_0
Path slack     : -3048p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. CyPWMCLK:R#2)   15625
- Recovery time                                       0
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15625

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18673
-------------------------------------   ----- 
End-of-path arrival time (ps)           18673
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QCW_enable:Sync:ctrl_reg\/busclk                           controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\QCW_enable:Sync:ctrl_reg\/control_0     controlcell3   1435   1435  -7290  RISE       1
pwm_reset/main_4                         macrocell8     5392   6827  -7290  RISE       1
pwm_reset/q                              macrocell8     2345   9172  -7290  RISE       1
Net_12206/main_0                         macrocell15    4367  13538  -7290  RISE       1
Net_12206/q                              macrocell15    2345  15883  -7290  RISE       1
\FB_glitch_detect:PWMUDB:status_1\/ar_0  macrocell66    2789  18673  -3048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FB_glitch_detect:PWMUDB:status_1\/clock_0                 macrocell66         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : FB_STABLE/q
Path End       : cydff_25/clk_en
Capture Clock  : cydff_25/clock_0
Path slack     : -2580p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyPWMCLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                      -1470
-----------------------------------------------   ----- 
End-of-path required time (ps)                    14155

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16735
-------------------------------------   ----- 
End-of-path arrival time (ps)           16735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
FB_STABLE/clock_0                                          macrocell105        0      0  RISE       1

Data path
pin name         model name    delay     AT  slack  edge  Fanout
---------------  ------------  -----  -----  -----  ----  ------
FB_STABLE/q      macrocell105    875    875  -5664  RISE       1
ST/main_2        macrocell24    5369   6244  -5664  RISE       1
ST/q             macrocell24    2345   8589  -5664  RISE       1
cydff_25/clk_en  macrocell124   8146  16735  -2580  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_25/clock_0                                            macrocell124        0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMB:PWMHW\/cmp
Path End       : \ZCD_counter:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \ZCD_counter:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : -2347p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (CyBUS_CLK(fixed-function):R#2 vs. CyPWMCLK:R#2)   15625
- Setup time                                                      -4240
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    11385

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13732
-------------------------------------   ----- 
End-of-path arrival time (ps)           13732
 
Launch Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb_ff                                      clockblockcell      0      0  RISE       1
\PWMB:PWMHW\/clock                                             timercell           0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWMB:PWMHW\/cmp                                     timercell       1000   1000  -2347  RISE       1
\ZCD_counter:CounterUDB:count_enable\/main_0         macrocell23     6704   7704  -2347  RISE       1
\ZCD_counter:CounterUDB:count_enable\/q              macrocell23     2345  10049  -2347  RISE       1
\ZCD_counter:CounterUDB:sC8:counterdp:u0\/cs_addr_1  datapathcell4   3683  13732  -2347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ZCD_counter:CounterUDB:sC8:counterdp:u0\/clock            datapathcell4       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_0
Path End       : \interrupterTimebase:CounterUDB:sC32:counterdp:u3\/cs_addr_1
Capture Clock  : \interrupterTimebase:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : -2132p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyPWMCLK(routed):R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                              -4330
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            11295

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13427
-------------------------------------   ----- 
End-of-path arrival time (ps)           13427
 
Data path
pin name                                                      model name      delay     AT  slack  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
ClockBlock/dclk_0                                             clockblockcell      0      0   COMP  RISE       1
\interrupterTimebase:CounterUDB:count_enable\/main_2          macrocell38      7370   7370  -7882  RISE       1
\interrupterTimebase:CounterUDB:count_enable\/q               macrocell38      2345   9715  -7882  RISE       1
\interrupterTimebase:CounterUDB:sC32:counterdp:u3\/cs_addr_1  datapathcell11   3712  13427  -2132  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\interrupterTimebase:CounterUDB:sC32:counterdp:u3\/clock    datapathcell11      0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_0
Path End       : \interrupterTimebase:CounterUDB:sC32:counterdp:u2\/cs_addr_1
Capture Clock  : \interrupterTimebase:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : -2131p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyPWMCLK(routed):R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                              -4330
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            11295

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13426
-------------------------------------   ----- 
End-of-path arrival time (ps)           13426
 
Data path
pin name                                                      model name      delay     AT  slack  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
ClockBlock/dclk_0                                             clockblockcell      0      0   COMP  RISE       1
\interrupterTimebase:CounterUDB:count_enable\/main_2          macrocell38      7370   7370  -7882  RISE       1
\interrupterTimebase:CounterUDB:count_enable\/q               macrocell38      2345   9715  -7882  RISE       1
\interrupterTimebase:CounterUDB:sC32:counterdp:u2\/cs_addr_1  datapathcell10   3710  13426  -2131  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\interrupterTimebase:CounterUDB:sC32:counterdp:u2\/clock    datapathcell10      0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : FB_STABLE/q
Path End       : cydff_19/clk_en
Capture Clock  : cydff_19/clock_0
Path slack     : -1889p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyPWMCLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                      -1470
-----------------------------------------------   ----- 
End-of-path required time (ps)                    14155

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16044
-------------------------------------   ----- 
End-of-path arrival time (ps)           16044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
FB_STABLE/clock_0                                          macrocell105        0      0  RISE       1

Data path
pin name          model name    delay     AT  slack  edge  Fanout
----------------  ------------  -----  -----  -----  ----  ------
FB_STABLE/q       macrocell105    875    875  -5664  RISE       1
Net_18966/main_1  macrocell26    9363  10238  -1889  RISE       1
Net_18966/q       macrocell26    2345  12583  -1889  RISE       1
cydff_19/clk_en   macrocell118   3460  16044  -1889  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_19/clock_0                                            macrocell118        0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QCW_enable:Sync:ctrl_reg\/control_0
Path End       : cydff_19/ap_0
Capture Clock  : cydff_19/clock_0
Path slack     : -1424p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     15625

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17049
-------------------------------------   ----- 
End-of-path arrival time (ps)           17049
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QCW_enable:Sync:ctrl_reg\/busclk                           controlcell3        0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\QCW_enable:Sync:ctrl_reg\/control_0  controlcell3   1435   1435  -1424  RISE       1
pwm_reset/main_4                      macrocell8     5392   6827  -1424  RISE       1
pwm_reset/q                           macrocell8     2345   9172  -1424  RISE       1
cydff_19/ap_0                         macrocell118   7877  17049  -1424  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_19/clock_0                                            macrocell118        0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \interrupter1_control:Sync:ctrl_reg\/control_3
Path End       : \interrupter1:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \interrupter1:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : -1146p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#64 vs. CyINTCLK:R#2)   15625
- Setup time                                       -2960
------------------------------------------------   ----- 
End-of-path required time (ps)                     12665

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13811
-------------------------------------   ----- 
End-of-path arrival time (ps)           13811
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\interrupter1_control:Sync:ctrl_reg\/busclk                 controlcell2        0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\interrupter1_control:Sync:ctrl_reg\/control_3  controlcell2    1435   1435  -1146  RISE       1
int1_reset/main_4                               macrocell9      2318   3753  -1146  RISE       1
int1_reset/q                                    macrocell9      2345   6098  -1146  RISE       1
\interrupter1:PWMUDB:sP16:pwmdp:u0\/cs_addr_0   datapathcell1   4123  10221  -1146  RISE       1
\interrupter1:PWMUDB:sP16:pwmdp:u0\/co_msb      datapathcell1   3590  13811  -1146  RISE       1
\interrupter1:PWMUDB:sP16:pwmdp:u1\/ci          datapathcell2      0  13811  -1146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\interrupter1:PWMUDB:sP16:pwmdp:u1\/clock                  datapathcell2       0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : FB_STABLE/q
Path End       : \no_fb_reg:sts:sts_reg\/status_0
Capture Clock  : \no_fb_reg:sts:sts_reg\/clock
Path slack     : -1110p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyPWMCLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -350
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15275

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16385
-------------------------------------   ----- 
End-of-path arrival time (ps)           16385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
FB_STABLE/clock_0                                          macrocell105        0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
FB_STABLE/q                       macrocell105    875    875  -5664  RISE       1
no_fb/main_1                      macrocell44   10842  11717  -1110  RISE       1
no_fb/q                           macrocell44    2345  14062  -1110  RISE       1
\no_fb_reg:sts:sts_reg\/status_0  statuscell1    2323  16385  -1110  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\no_fb_reg:sts:sts_reg\/clock                               statuscell1         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QCW_enable:Sync:ctrl_reg\/control_0
Path End       : \ZCD_counter:CounterUDB:disable_run_i\/main_0
Capture Clock  : \ZCD_counter:CounterUDB:disable_run_i\/clock_0
Path slack     : -1099p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. CyPWMCLK:R#2)   15625
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    13168

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14267
-------------------------------------   ----- 
End-of-path arrival time (ps)           14267
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QCW_enable:Sync:ctrl_reg\/busclk                           controlcell3        0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\QCW_enable:Sync:ctrl_reg\/control_0           controlcell3   1435   1435  -7290  RISE       1
pwm_reset/main_4                               macrocell8     5392   6827  -7290  RISE       1
pwm_reset/q                                    macrocell8     2345   9172  -7290  RISE       1
\ZCD_counter:CounterUDB:disable_run_i\/main_0  macrocell80    5095  14267  -1099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ZCD_counter:CounterUDB:disable_run_i\/clock_0             macrocell80         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_0
Path End       : \interrupterTimebase:CounterUDB:sC32:counterdp:u0\/cs_addr_1
Capture Clock  : \interrupterTimebase:CounterUDB:sC32:counterdp:u0\/clock
Path slack     : -1042p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyPWMCLK(routed):R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                              -4330
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            11295

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12337
-------------------------------------   ----- 
End-of-path arrival time (ps)           12337
 
Data path
pin name                                                      model name      delay     AT  slack  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
ClockBlock/dclk_0                                             clockblockcell      0      0   COMP  RISE       1
\interrupterTimebase:CounterUDB:count_enable\/main_2          macrocell38      7370   7370  -7882  RISE       1
\interrupterTimebase:CounterUDB:count_enable\/q               macrocell38      2345   9715  -7882  RISE       1
\interrupterTimebase:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell8    2622  12337  -1042  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\interrupterTimebase:CounterUDB:sC32:counterdp:u0\/clock    datapathcell8       0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_0
Path End       : \interrupterTimebase:CounterUDB:sC32:counterdp:u1\/cs_addr_1
Capture Clock  : \interrupterTimebase:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : -1041p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyPWMCLK(routed):R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                              -4330
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            11295

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12336
-------------------------------------   ----- 
End-of-path arrival time (ps)           12336
 
Data path
pin name                                                      model name      delay     AT  slack  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
ClockBlock/dclk_0                                             clockblockcell      0      0   COMP  RISE       1
\interrupterTimebase:CounterUDB:count_enable\/main_2          macrocell38      7370   7370  -7882  RISE       1
\interrupterTimebase:CounterUDB:count_enable\/q               macrocell38      2345   9715  -7882  RISE       1
\interrupterTimebase:CounterUDB:sC32:counterdp:u1\/cs_addr_1  datapathcell9    2620  12336  -1041  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\interrupterTimebase:CounterUDB:sC32:counterdp:u1\/clock    datapathcell9       0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \interrupterTimebase:CounterUDB:sC32:counterdp:u0\/cl1
Path End       : \interrupterTimebase:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \interrupterTimebase:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : -1019p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                        -350
------------------------------------------------   ----- 
End-of-path required time (ps)                     15275

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16294
-------------------------------------   ----- 
End-of-path arrival time (ps)           16294
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\interrupterTimebase:CounterUDB:sC32:counterdp:u0\/clock    datapathcell8       0      0  RISE       1

Data path
pin name                                                     model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\interrupterTimebase:CounterUDB:sC32:counterdp:u0\/cl1       datapathcell8    1120   1120  -1019  RISE       1
\interrupterTimebase:CounterUDB:sC32:counterdp:u1\/cl1i      datapathcell9       0   1120  -1019  RISE       1
\interrupterTimebase:CounterUDB:sC32:counterdp:u1\/cl1       datapathcell9     900   2020  -1019  RISE       1
\interrupterTimebase:CounterUDB:sC32:counterdp:u2\/cl1i      datapathcell10      0   2020  -1019  RISE       1
\interrupterTimebase:CounterUDB:sC32:counterdp:u2\/cl1       datapathcell10    900   2920  -1019  RISE       1
\interrupterTimebase:CounterUDB:sC32:counterdp:u3\/cl1i      datapathcell11      0   2920  -1019  RISE       1
\interrupterTimebase:CounterUDB:sC32:counterdp:u3\/cl1_comb  datapathcell11   1590   4510  -1019  RISE       1
\interrupterTimebase:CounterUDB:status_0\/main_0             macrocell36      3084   7594  -1019  RISE       1
\interrupterTimebase:CounterUDB:status_0\/q                  macrocell36      2345   9939  -1019  RISE       1
\interrupterTimebase:CounterUDB:sSTSReg:stsreg\/status_0     statusicell5     6355  16294  -1019  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\interrupterTimebase:CounterUDB:sSTSReg:stsreg\/clock       statusicell5        0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QCW_enable:Sync:ctrl_reg\/control_0
Path End       : Net_12937/ar_0
Capture Clock  : Net_12937/clock_0
Path slack     : -820p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     15625

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16445
-------------------------------------   ----- 
End-of-path arrival time (ps)           16445
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QCW_enable:Sync:ctrl_reg\/busclk                           controlcell3        0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\QCW_enable:Sync:ctrl_reg\/control_0  controlcell3   1435   1435  -1424  RISE       1
pwm_reset/main_4                      macrocell8     5392   6827  -1424  RISE       1
pwm_reset/q                           macrocell8     2345   9172  -1424  RISE       1
Net_12937/ar_0                        macrocell49    7273  16445   -820  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_12937/clock_0                                           macrocell49         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QCW_enable:Sync:ctrl_reg\/control_0
Path End       : \ZCD_counter:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \ZCD_counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : -820p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. CyPWMCLK:R#2)   15625
- Recovery time                                       0
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15625

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16445
-------------------------------------   ----- 
End-of-path arrival time (ps)           16445
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QCW_enable:Sync:ctrl_reg\/busclk                           controlcell3        0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\QCW_enable:Sync:ctrl_reg\/control_0           controlcell3   1435   1435  -7290  RISE       1
pwm_reset/main_4                               macrocell8     5392   6827  -7290  RISE       1
pwm_reset/q                                    macrocell8     2345   9172  -7290  RISE       1
\ZCD_counter:CounterUDB:sSTSReg:stsreg\/reset  statusicell2   7273  16445   -820  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ZCD_counter:CounterUDB:sSTSReg:stsreg\/clock              statusicell2        0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QCW_enable:Sync:ctrl_reg\/control_0
Path End       : Net_12965/ap_0
Capture Clock  : Net_12965/clock_0
Path slack     : -820p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     15625

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16445
-------------------------------------   ----- 
End-of-path arrival time (ps)           16445
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QCW_enable:Sync:ctrl_reg\/busclk                           controlcell3        0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\QCW_enable:Sync:ctrl_reg\/control_0  controlcell3   1435   1435  -1424  RISE       1
pwm_reset/main_4                      macrocell8     5392   6827  -1424  RISE       1
pwm_reset/q                           macrocell8     2345   9172  -1424  RISE       1
Net_12965/ap_0                        macrocell60    7273  16445   -820  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_12965/clock_0                                           macrocell60         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QCW_enable:Sync:ctrl_reg\/control_0
Path End       : cydff_3/ar_0
Capture Clock  : cydff_3/clock_0
Path slack     : -820p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     15625

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16445
-------------------------------------   ----- 
End-of-path arrival time (ps)           16445
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QCW_enable:Sync:ctrl_reg\/busclk                           controlcell3        0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\QCW_enable:Sync:ctrl_reg\/control_0  controlcell3   1435   1435  -1424  RISE       1
pwm_reset/main_4                      macrocell8     5392   6827  -1424  RISE       1
pwm_reset/q                           macrocell8     2345   9172  -1424  RISE       1
cydff_3/ar_0                          macrocell70    7273  16445   -820  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_3/clock_0                                             macrocell70         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QCW_enable:Sync:ctrl_reg\/control_0
Path End       : Tselect/ar_0
Capture Clock  : Tselect/clock_0
Path slack     : -820p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     15625

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16445
-------------------------------------   ----- 
End-of-path arrival time (ps)           16445
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QCW_enable:Sync:ctrl_reg\/busclk                           controlcell3        0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\QCW_enable:Sync:ctrl_reg\/control_0  controlcell3   1435   1435  -1424  RISE       1
pwm_reset/main_4                      macrocell8     5392   6827  -1424  RISE       1
pwm_reset/q                           macrocell8     2345   9172  -1424  RISE       1
Tselect/ar_0                          macrocell71    7273  16445   -820  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Tselect/clock_0                                             macrocell71         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : FB_STABLE/q
Path End       : Net_18729/ar_0
Capture Clock  : Net_18729/clock_0
Path slack     : -754p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyPWMCLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Recovery time                                       0
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15625

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16379
-------------------------------------   ----- 
End-of-path arrival time (ps)           16379
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
FB_STABLE/clock_0                                          macrocell105        0      0  RISE       1

Data path
pin name          model name    delay     AT  slack  edge  Fanout
----------------  ------------  -----  -----  -----  ----  ------
FB_STABLE/q       macrocell105    875    875  -5664  RISE       1
Net_18750/main_1  macrocell39   10842  11717   -754  RISE       1
Net_18750/q       macrocell39    2345  14062   -754  RISE       1
Net_18729/ar_0    macrocell119   2317  16379   -754  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_18729/clock_0                                           macrocell119        0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : FB_STABLE/q
Path End       : Net_13092/clk_en
Capture Clock  : Net_13092/clock_0
Path slack     : -748p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyPWMCLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                      -1470
-----------------------------------------------   ----- 
End-of-path required time (ps)                    14155

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14903
-------------------------------------   ----- 
End-of-path arrival time (ps)           14903
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
FB_STABLE/clock_0                                          macrocell105        0      0  RISE       1

Data path
pin name          model name    delay     AT  slack  edge  Fanout
----------------  ------------  -----  -----  -----  ----  ------
FB_STABLE/q       macrocell105    875    875  -5664  RISE       1
ZCD_pulse/main_0  macrocell45    5246   6121   -748  RISE       1
ZCD_pulse/q       macrocell45    2345   8466   -748  RISE       1
Net_13092/clk_en  macrocell86    6438  14903   -748  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13092/clock_0                                           macrocell86         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : FB_STABLE/q
Path End       : Net_13073/clk_en
Capture Clock  : Net_13073/clock_0
Path slack     : -748p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyPWMCLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                      -1470
-----------------------------------------------   ----- 
End-of-path required time (ps)                    14155

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14903
-------------------------------------   ----- 
End-of-path arrival time (ps)           14903
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
FB_STABLE/clock_0                                          macrocell105        0      0  RISE       1

Data path
pin name          model name    delay     AT  slack  edge  Fanout
----------------  ------------  -----  -----  -----  ----  ------
FB_STABLE/q       macrocell105    875    875  -5664  RISE       1
ZCD_pulse/main_0  macrocell45    5246   6121   -748  RISE       1
ZCD_pulse/q       macrocell45    2345   8466   -748  RISE       1
Net_13073/clk_en  macrocell120   6438  14903   -748  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13073/clock_0                                           macrocell120        0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OnTimeCounter:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \OnTimeCounter:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \OnTimeCounter:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : -17p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -2960
------------------------------------------------   ----- 
End-of-path required time (ps)                     12665

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12682
-------------------------------------   ----- 
End-of-path arrival time (ps)           12682
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OnTimeCounter:TimerUDB:sT24:timerdp:u0\/clock              datapathcell12      0      0  RISE       1

Data path
pin name                                            model name      delay     AT  slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -----  ----  ------
\OnTimeCounter:TimerUDB:sT24:timerdp:u0\/z0         datapathcell12    530    530    -17  RISE       1
\OnTimeCounter:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell13      0    530    -17  RISE       1
\OnTimeCounter:TimerUDB:sT24:timerdp:u1\/z0         datapathcell13    850   1380    -17  RISE       1
\OnTimeCounter:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell14      0   1380    -17  RISE       1
\OnTimeCounter:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell14   1920   3300    -17  RISE       1
\OnTimeCounter:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell12   3482   6782    -17  RISE       1
\OnTimeCounter:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell12   3590  10372    -17  RISE       1
\OnTimeCounter:TimerUDB:sT24:timerdp:u1\/ci         datapathcell13      0  10372    -17  RISE       1
\OnTimeCounter:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell13   2310  12682    -17  RISE       1
\OnTimeCounter:TimerUDB:sT24:timerdp:u2\/ci         datapathcell14      0  12682    -17  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OnTimeCounter:TimerUDB:sT24:timerdp:u2\/clock              datapathcell14      0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IVO:Sync:ctrl_reg\/control_1
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 146p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#4 vs. UART_CLK:R#2)   15625
- Setup time                                      -2430
-----------------------------------------------   ----- 
End-of-path required time (ps)                    13195

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13049
-------------------------------------   ----- 
End-of-path arrival time (ps)           13049
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IVO:Sync:ctrl_reg\/busclk                                  controlcell8        0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\IVO:Sync:ctrl_reg\/control_1           controlcell8    1435   1435    146  RISE       1
\UART:BUART:rx_postpoll\/main_2         macrocell31     3504   4939    146  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell31     2345   7284    146  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell7   5765  13049    146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell7       0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QCW_enable:Sync:ctrl_reg\/control_0
Path End       : Net_4423/ar_0
Capture Clock  : Net_4423/clock_0
Path slack     : 312p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     15625

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15313
-------------------------------------   ----- 
End-of-path arrival time (ps)           15313
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QCW_enable:Sync:ctrl_reg\/busclk                           controlcell3        0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\QCW_enable:Sync:ctrl_reg\/control_0  controlcell3   1435   1435  -1424  RISE       1
pwm_reset/main_4                      macrocell8     5392   6827  -1424  RISE       1
pwm_reset/q                           macrocell8     2345   9172  -1424  RISE       1
Net_4423/ar_0                         macrocell50    6142  15313    312  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_4423/clock_0                                            macrocell50         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \interrupterTimebase:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \interrupterTimebase:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \interrupterTimebase:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 793p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                        -350
------------------------------------------------   ----- 
End-of-path required time (ps)                     15275

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14482
-------------------------------------   ----- 
End-of-path arrival time (ps)           14482
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\interrupterTimebase:CounterUDB:sC32:counterdp:u0\/clock    datapathcell8       0      0  RISE       1

Data path
pin name                                                     model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\interrupterTimebase:CounterUDB:sC32:counterdp:u0\/ce0       datapathcell8     870    870    793  RISE       1
\interrupterTimebase:CounterUDB:sC32:counterdp:u1\/ce0i      datapathcell9       0    870    793  RISE       1
\interrupterTimebase:CounterUDB:sC32:counterdp:u1\/ce0       datapathcell9     850   1720    793  RISE       1
\interrupterTimebase:CounterUDB:sC32:counterdp:u2\/ce0i      datapathcell10      0   1720    793  RISE       1
\interrupterTimebase:CounterUDB:sC32:counterdp:u2\/ce0       datapathcell10    850   2570    793  RISE       1
\interrupterTimebase:CounterUDB:sC32:counterdp:u3\/ce0i      datapathcell11      0   2570    793  RISE       1
\interrupterTimebase:CounterUDB:sC32:counterdp:u3\/ce0_comb  datapathcell11   1590   4160    793  RISE       1
\interrupterTimebase:CounterUDB:status_2\/main_0             macrocell37      3801   7961    793  RISE       1
\interrupterTimebase:CounterUDB:status_2\/q                  macrocell37      2345  10306    793  RISE       1
\interrupterTimebase:CounterUDB:sSTSReg:stsreg\/status_2     statusicell5     4176  14482    793  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\interrupterTimebase:CounterUDB:sSTSReg:stsreg\/clock       statusicell5        0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \interrupter1_control:Sync:ctrl_reg\/control_3
Path End       : \interrupter1:PWMUDB:sP16:pwmdp:u0\/cs_addr_0
Capture Clock  : \interrupter1:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 1164p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#64 vs. CyINTCLK:R#2)   15625
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     11385

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10221
-------------------------------------   ----- 
End-of-path arrival time (ps)           10221
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\interrupter1_control:Sync:ctrl_reg\/busclk                 controlcell2        0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\interrupter1_control:Sync:ctrl_reg\/control_3  controlcell2    1435   1435  -1146  RISE       1
int1_reset/main_4                               macrocell9      2318   3753  -1146  RISE       1
int1_reset/q                                    macrocell9      2345   6098  -1146  RISE       1
\interrupter1:PWMUDB:sP16:pwmdp:u0\/cs_addr_0   datapathcell1   4123  10221   1164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\interrupter1:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \interrupter1_control:Sync:ctrl_reg\/control_3
Path End       : \interrupter1:PWMUDB:sP16:pwmdp:u1\/cs_addr_0
Capture Clock  : \interrupter1:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 1177p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#64 vs. CyINTCLK:R#2)   15625
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     11385

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10208
-------------------------------------   ----- 
End-of-path arrival time (ps)           10208
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\interrupter1_control:Sync:ctrl_reg\/busclk                 controlcell2        0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\interrupter1_control:Sync:ctrl_reg\/control_3  controlcell2    1435   1435  -1146  RISE       1
int1_reset/main_4                               macrocell9      2318   3753  -1146  RISE       1
int1_reset/q                                    macrocell9      2345   6098  -1146  RISE       1
\interrupter1:PWMUDB:sP16:pwmdp:u1\/cs_addr_0   datapathcell2   4109  10208   1177  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\interrupter1:PWMUDB:sP16:pwmdp:u1\/clock                  datapathcell2       0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QCW_enable:Sync:ctrl_reg\/control_0
Path End       : Net_18729/clk_en
Capture Clock  : Net_18729/clock_0
Path slack     : 1329p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -1470
------------------------------------------------   ----- 
End-of-path required time (ps)                     14155

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12826
-------------------------------------   ----- 
End-of-path arrival time (ps)           12826
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QCW_enable:Sync:ctrl_reg\/busclk                           controlcell3        0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\QCW_enable:Sync:ctrl_reg\/control_0  controlcell3   1435   1435  -1424  RISE       1
Net_18735/main_1                      macrocell19    6710   8145   1329  RISE       1
Net_18735/q                           macrocell19    2345  10490   1329  RISE       1
Net_18729/clk_en                      macrocell119   2337  12826   1329  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_18729/clock_0                                           macrocell119        0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QCW_enable:Sync:ctrl_reg\/control_0
Path End       : Net_12930/ar_0
Capture Clock  : Net_12930/clock_0
Path slack     : 1357p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     15625

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14268
-------------------------------------   ----- 
End-of-path arrival time (ps)           14268
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QCW_enable:Sync:ctrl_reg\/busclk                           controlcell3        0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\QCW_enable:Sync:ctrl_reg\/control_0  controlcell3   1435   1435  -1424  RISE       1
pwm_reset/main_4                      macrocell8     5392   6827  -1424  RISE       1
pwm_reset/q                           macrocell8     2345   9172  -1424  RISE       1
Net_12930/ar_0                        macrocell55    5096  14268   1357  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_12930/clock_0                                           macrocell55         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IVO:Sync:ctrl_reg\/control_1
Path End       : \UART:BUART:rx_state_0\/main_3
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1428p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#4 vs. UART_CLK:R#2)   15625
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    13168

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11740
-------------------------------------   ----- 
End-of-path arrival time (ps)           11740
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IVO:Sync:ctrl_reg\/busclk                                  controlcell8        0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
\IVO:Sync:ctrl_reg\/control_1    controlcell8   1435   1435    146  RISE       1
\UART:BUART:rx_postpoll\/main_2  macrocell31    3504   4939    146  RISE       1
\UART:BUART:rx_postpoll\/q       macrocell31    2345   7284    146  RISE       1
\UART:BUART:rx_state_0\/main_3   macrocell94    4456  11740   1428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell94         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \interrupterTimebase:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \interrupterTimebase:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \interrupterTimebase:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 1876p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13168

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11292
-------------------------------------   ----- 
End-of-path arrival time (ps)           11292
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\interrupterTimebase:CounterUDB:sC32:counterdp:u0\/clock    datapathcell8       0      0  RISE       1

Data path
pin name                                                     model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\interrupterTimebase:CounterUDB:sC32:counterdp:u0\/ce0       datapathcell8     870    870    793  RISE       1
\interrupterTimebase:CounterUDB:sC32:counterdp:u1\/ce0i      datapathcell9       0    870    793  RISE       1
\interrupterTimebase:CounterUDB:sC32:counterdp:u1\/ce0       datapathcell9     850   1720    793  RISE       1
\interrupterTimebase:CounterUDB:sC32:counterdp:u2\/ce0i      datapathcell10      0   1720    793  RISE       1
\interrupterTimebase:CounterUDB:sC32:counterdp:u2\/ce0       datapathcell10    850   2570    793  RISE       1
\interrupterTimebase:CounterUDB:sC32:counterdp:u3\/ce0i      datapathcell11      0   2570    793  RISE       1
\interrupterTimebase:CounterUDB:sC32:counterdp:u3\/ce0_comb  datapathcell11   1590   4160    793  RISE       1
\interrupterTimebase:CounterUDB:overflow_reg_i\/main_0       macrocell107     7132  11292   1876  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\interrupterTimebase:CounterUDB:overflow_reg_i\/clock_0     macrocell107        0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : FB_STABLE/q
Path End       : Net_12937/clk_en
Capture Clock  : Net_12937/clock_0
Path slack     : 1884p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyPWMCLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                      -1470
-----------------------------------------------   ----- 
End-of-path required time (ps)                    14155

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12271
-------------------------------------   ----- 
End-of-path arrival time (ps)           12271
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
FB_STABLE/clock_0                                          macrocell105        0      0  RISE       1

Data path
pin name          model name    delay     AT  slack  edge  Fanout
----------------  ------------  -----  -----  -----  ----  ------
FB_STABLE/q       macrocell105    875    875  -5664  RISE       1
ST/main_2         macrocell24    5369   6244  -5664  RISE       1
ST/q              macrocell24    2345   8589  -5664  RISE       1
Net_12937/clk_en  macrocell49    3682  12271   1884  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_12937/clock_0                                           macrocell49         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : FB_STABLE/q
Path End       : cydff_3/clk_en
Capture Clock  : cydff_3/clock_0
Path slack     : 1884p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyPWMCLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                      -1470
-----------------------------------------------   ----- 
End-of-path required time (ps)                    14155

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12271
-------------------------------------   ----- 
End-of-path arrival time (ps)           12271
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
FB_STABLE/clock_0                                          macrocell105        0      0  RISE       1

Data path
pin name        model name    delay     AT  slack  edge  Fanout
--------------  ------------  -----  -----  -----  ----  ------
FB_STABLE/q     macrocell105    875    875  -5664  RISE       1
ST/main_2       macrocell24    5369   6244  -5664  RISE       1
ST/q            macrocell24    2345   8589  -5664  RISE       1
cydff_3/clk_en  macrocell70    3682  12271   1884  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_3/clock_0                                             macrocell70         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : FB_STABLE/q
Path End       : Tselect/clk_en
Capture Clock  : Tselect/clock_0
Path slack     : 1884p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyPWMCLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                      -1470
-----------------------------------------------   ----- 
End-of-path required time (ps)                    14155

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12271
-------------------------------------   ----- 
End-of-path arrival time (ps)           12271
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
FB_STABLE/clock_0                                          macrocell105        0      0  RISE       1

Data path
pin name        model name    delay     AT  slack  edge  Fanout
--------------  ------------  -----  -----  -----  ----  ------
FB_STABLE/q     macrocell105    875    875  -5664  RISE       1
ST/main_2       macrocell24    5369   6244  -5664  RISE       1
ST/q            macrocell24    2345   8589  -5664  RISE       1
Tselect/clk_en  macrocell71    3682  12271   1884  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Tselect/clock_0                                             macrocell71         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : FB_STABLE/q
Path End       : cydff_23/clk_en
Capture Clock  : cydff_23/clock_0
Path slack     : 1884p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyPWMCLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                      -1470
-----------------------------------------------   ----- 
End-of-path required time (ps)                    14155

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12271
-------------------------------------   ----- 
End-of-path arrival time (ps)           12271
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
FB_STABLE/clock_0                                          macrocell105        0      0  RISE       1

Data path
pin name         model name    delay     AT  slack  edge  Fanout
---------------  ------------  -----  -----  -----  ----  ------
FB_STABLE/q      macrocell105    875    875  -5664  RISE       1
ST/main_2        macrocell24    5369   6244  -5664  RISE       1
ST/q             macrocell24    2345   8589  -5664  RISE       1
cydff_23/clk_en  macrocell104   3682  12271   1884  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_23/clock_0                                            macrocell104        0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : FB_STABLE/q
Path End       : cydff_10/clk_en
Capture Clock  : cydff_10/clock_0
Path slack     : 2084p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyPWMCLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                      -1470
-----------------------------------------------   ----- 
End-of-path required time (ps)                    14155

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12071
-------------------------------------   ----- 
End-of-path arrival time (ps)           12071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
FB_STABLE/clock_0                                          macrocell105        0      0  RISE       1

Data path
pin name         model name    delay     AT  slack  edge  Fanout
---------------  ------------  -----  -----  -----  ----  ------
FB_STABLE/q      macrocell105    875    875  -5664  RISE       1
ST/main_2        macrocell24    5369   6244  -5664  RISE       1
ST/q             macrocell24    2345   8589  -5664  RISE       1
cydff_10/clk_en  macrocell59    3482  12071   2084  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_10/clock_0                                            macrocell59         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OnTimeCounter:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \OnTimeCounter:TimerUDB:sT24:timerdp:u1\/ci
Capture Clock  : \OnTimeCounter:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 2293p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -2960
------------------------------------------------   ----- 
End-of-path required time (ps)                     12665

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10372
-------------------------------------   ----- 
End-of-path arrival time (ps)           10372
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OnTimeCounter:TimerUDB:sT24:timerdp:u0\/clock              datapathcell12      0      0  RISE       1

Data path
pin name                                            model name      delay     AT  slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -----  ----  ------
\OnTimeCounter:TimerUDB:sT24:timerdp:u0\/z0         datapathcell12    530    530    -17  RISE       1
\OnTimeCounter:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell13      0    530    -17  RISE       1
\OnTimeCounter:TimerUDB:sT24:timerdp:u1\/z0         datapathcell13    850   1380    -17  RISE       1
\OnTimeCounter:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell14      0   1380    -17  RISE       1
\OnTimeCounter:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell14   1920   3300    -17  RISE       1
\OnTimeCounter:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell12   3482   6782    -17  RISE       1
\OnTimeCounter:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell12   3590  10372    -17  RISE       1
\OnTimeCounter:TimerUDB:sT24:timerdp:u1\/ci         datapathcell13      0  10372   2293  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OnTimeCounter:TimerUDB:sT24:timerdp:u1\/clock              datapathcell13      0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_23/q
Path End       : cydff_25/main_0
Capture Clock  : cydff_25/clock_0
Path slack     : 2753p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13168

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10415
-------------------------------------   ----- 
End-of-path arrival time (ps)           10415
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_23/clock_0                                            macrocell104        0      0  RISE       1

Data path
pin name         model name    delay     AT  slack  edge  Fanout
---------------  ------------  -----  -----  -----  ----  ------
cydff_23/q       macrocell104    875    875   2753  RISE       1
cydff_25/main_0  macrocell124   9540  10415   2753  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_25/clock_0                                            macrocell124        0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : FB_STABLE/q
Path End       : cydff_19/main_0
Capture Clock  : cydff_19/clock_0
Path slack     : 2932p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyPWMCLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    13168

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10236
-------------------------------------   ----- 
End-of-path arrival time (ps)           10236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
FB_STABLE/clock_0                                          macrocell105        0      0  RISE       1

Data path
pin name         model name    delay     AT  slack  edge  Fanout
---------------  ------------  -----  -----  -----  ----  ------
FB_STABLE/q      macrocell105    875    875  -5664  RISE       1
cydff_19/main_0  macrocell118   9361  10236   2932  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_19/clock_0                                            macrocell118        0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IVO:Sync:ctrl_reg\/control_1
Path End       : \UART:BUART:rx_status_3\/main_3
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 3264p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#4 vs. UART_CLK:R#2)   15625
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    13168

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9904
-------------------------------------   ---- 
End-of-path arrival time (ps)           9904
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IVO:Sync:ctrl_reg\/busclk                                  controlcell8        0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
\IVO:Sync:ctrl_reg\/control_1    controlcell8   1435   1435    146  RISE       1
\UART:BUART:rx_postpoll\/main_2  macrocell31    3504   4939    146  RISE       1
\UART:BUART:rx_postpoll\/q       macrocell31    2345   7284    146  RISE       1
\UART:BUART:rx_status_3\/main_3  macrocell102   2620   9904   3264  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell102        0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OnTimeCounter:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \OnTimeCounter:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \OnTimeCounter:TimerUDB:rstSts:stsreg\/clock
Path slack     : 3856p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                        -350
------------------------------------------------   ----- 
End-of-path required time (ps)                     15275

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11419
-------------------------------------   ----- 
End-of-path arrival time (ps)           11419
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OnTimeCounter:TimerUDB:sT24:timerdp:u0\/clock              datapathcell12      0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\OnTimeCounter:TimerUDB:sT24:timerdp:u0\/z0       datapathcell12    530    530    -17  RISE       1
\OnTimeCounter:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell13      0    530    -17  RISE       1
\OnTimeCounter:TimerUDB:sT24:timerdp:u1\/z0       datapathcell13    850   1380    -17  RISE       1
\OnTimeCounter:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell14      0   1380    -17  RISE       1
\OnTimeCounter:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell14   1920   3300    -17  RISE       1
\OnTimeCounter:TimerUDB:status_tc\/main_1         macrocell40      3448   6748   3856  RISE       1
\OnTimeCounter:TimerUDB:status_tc\/q              macrocell40      2345   9093   3856  RISE       1
\OnTimeCounter:TimerUDB:rstSts:stsreg\/status_0   statusicell6     2326  11419   3856  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OnTimeCounter:TimerUDB:rstSts:stsreg\/clock                statusicell6        0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OnTimeCounter:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \OnTimeCounter:TimerUDB:sT24:timerdp:u0\/cs_addr_0
Capture Clock  : \OnTimeCounter:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 4603p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     11385

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6782
-------------------------------------   ---- 
End-of-path arrival time (ps)           6782
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OnTimeCounter:TimerUDB:sT24:timerdp:u0\/clock              datapathcell12      0      0  RISE       1

Data path
pin name                                            model name      delay     AT  slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -----  ----  ------
\OnTimeCounter:TimerUDB:sT24:timerdp:u0\/z0         datapathcell12    530    530    -17  RISE       1
\OnTimeCounter:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell13      0    530    -17  RISE       1
\OnTimeCounter:TimerUDB:sT24:timerdp:u1\/z0         datapathcell13    850   1380    -17  RISE       1
\OnTimeCounter:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell14      0   1380    -17  RISE       1
\OnTimeCounter:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell14   1920   3300    -17  RISE       1
\OnTimeCounter:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell12   3482   6782   4603  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OnTimeCounter:TimerUDB:sT24:timerdp:u0\/clock              datapathcell12      0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OnTimeCounter:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \OnTimeCounter:TimerUDB:sT24:timerdp:u1\/cs_addr_0
Capture Clock  : \OnTimeCounter:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 4604p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     11385

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6781
-------------------------------------   ---- 
End-of-path arrival time (ps)           6781
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OnTimeCounter:TimerUDB:sT24:timerdp:u0\/clock              datapathcell12      0      0  RISE       1

Data path
pin name                                            model name      delay     AT  slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -----  ----  ------
\OnTimeCounter:TimerUDB:sT24:timerdp:u0\/z0         datapathcell12    530    530    -17  RISE       1
\OnTimeCounter:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell13      0    530    -17  RISE       1
\OnTimeCounter:TimerUDB:sT24:timerdp:u1\/z0         datapathcell13    850   1380    -17  RISE       1
\OnTimeCounter:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell14      0   1380    -17  RISE       1
\OnTimeCounter:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell14   1920   3300    -17  RISE       1
\OnTimeCounter:TimerUDB:sT24:timerdp:u1\/cs_addr_0  datapathcell13   3481   6781   4604  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OnTimeCounter:TimerUDB:sT24:timerdp:u1\/clock              datapathcell13      0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \interrupter1_control:Sync:ctrl_reg\/control_3
Path End       : \interrupter1:PWMUDB:runmode_enable\/ar_0
Capture Clock  : \interrupter1:PWMUDB:runmode_enable\/clock_0
Path slack     : 4644p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#64 vs. CyINTCLK:R#2)   15625
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     15625

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10981
-------------------------------------   ----- 
End-of-path arrival time (ps)           10981
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\interrupter1_control:Sync:ctrl_reg\/busclk                 controlcell2        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\interrupter1_control:Sync:ctrl_reg\/control_3  controlcell2   1435   1435  -1146  RISE       1
int1_reset/main_4                               macrocell9     2318   3753  -1146  RISE       1
int1_reset/q                                    macrocell9     2345   6098  -1146  RISE       1
\interrupter1:PWMUDB:runmode_enable\/ar_0       macrocell51    4883  10981   4644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\interrupter1:PWMUDB:runmode_enable\/clock_0               macrocell51         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \interrupter1_control:Sync:ctrl_reg\/control_3
Path End       : \interrupter1:PWMUDB:trig_disable\/ar_0
Capture Clock  : \interrupter1:PWMUDB:trig_disable\/clock_0
Path slack     : 4644p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#64 vs. CyINTCLK:R#2)   15625
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     15625

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10981
-------------------------------------   ----- 
End-of-path arrival time (ps)           10981
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\interrupter1_control:Sync:ctrl_reg\/busclk                 controlcell2        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\interrupter1_control:Sync:ctrl_reg\/control_3  controlcell2   1435   1435  -1146  RISE       1
int1_reset/main_4                               macrocell9     2318   3753  -1146  RISE       1
int1_reset/q                                    macrocell9     2345   6098  -1146  RISE       1
\interrupter1:PWMUDB:trig_disable\/ar_0         macrocell52    4883  10981   4644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\interrupter1:PWMUDB:trig_disable\/clock_0                 macrocell52         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cy_srff_1/q
Path End       : fb_nGlitchFilter/ar_0
Capture Clock  : fb_nGlitchFilter/clock_0
Path slack     : 4722p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. CyPWMCLK:R#2)   15625
- Recovery time                                       0
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15625

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10903
-------------------------------------   ----- 
End-of-path arrival time (ps)           10903
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cy_srff_1/clock_0                                           macrocell69         0      0  RISE       1

Data path
pin name               model name   delay     AT  slack  edge  Fanout
---------------------  -----------  -----  -----  -----  ----  ------
cy_srff_1/q            macrocell69    875    875  -3131  RISE       1
ZCD_pulse/main_1       macrocell45   4113   4988   4722  RISE       1
ZCD_pulse/q            macrocell45   2345   7333   4722  RISE       1
fb_nGlitchFilter/ar_0  macrocell58   3571  10903   4722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
fb_nGlitchFilter/clock_0                                   macrocell58         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMB:PWMHW\/cmp
Path End       : Net_13025/main_1
Capture Clock  : Net_13025/clock_0
Path slack     : 4914p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CyBUS_CLK(fixed-function):R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                                       -2457
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     13168

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8254
-------------------------------------   ---- 
End-of-path arrival time (ps)           8254
 
Launch Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb_ff                                      clockblockcell      0      0  RISE       1
\PWMB:PWMHW\/clock                                             timercell           0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
\PWMB:PWMHW\/cmp  timercell     1000   1000  -5469  RISE       1
Net_13025/main_1  macrocell85   7254   8254   4914  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13025/clock_0                                           macrocell85         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cy_srff_1/q
Path End       : cydff_24/main_0
Capture Clock  : cydff_24/clock_0
Path slack     : 5443p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. CyPWMCLK:R#2)   15625
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    13168

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7725
-------------------------------------   ---- 
End-of-path arrival time (ps)           7725
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cy_srff_1/clock_0                                           macrocell69         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
cy_srff_1/q      macrocell69    875    875  -3131  RISE       1
cydff_24/main_0  macrocell78   6850   7725   5443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
cydff_24/clock_0                                           macrocell78         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : interrupter/q
Path End       : Net_12965/main_0
Capture Clock  : Net_12965/clock_0
Path slack     : 5475p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyINTCLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    13168

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7693
-------------------------------------   ---- 
End-of-path arrival time (ps)           7693
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
interrupter/clock_0                                        macrocell57         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
interrupter/q     macrocell57    875    875    679  RISE       1
Net_12965/main_0  macrocell60   6818   7693   5475  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_12965/clock_0                                           macrocell60         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \interrupterTimebase:CounterUDB:sC32:counterdp:u0\/cl1
Path End       : \interrupterTimebase:CounterUDB:prevCompare\/main_0
Capture Clock  : \interrupterTimebase:CounterUDB:prevCompare\/clock_0
Path slack     : 5560p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13168

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7608
-------------------------------------   ---- 
End-of-path arrival time (ps)           7608
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\interrupterTimebase:CounterUDB:sC32:counterdp:u0\/clock    datapathcell8       0      0  RISE       1

Data path
pin name                                                     model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\interrupterTimebase:CounterUDB:sC32:counterdp:u0\/cl1       datapathcell8    1120   1120  -1019  RISE       1
\interrupterTimebase:CounterUDB:sC32:counterdp:u1\/cl1i      datapathcell9       0   1120  -1019  RISE       1
\interrupterTimebase:CounterUDB:sC32:counterdp:u1\/cl1       datapathcell9     900   2020  -1019  RISE       1
\interrupterTimebase:CounterUDB:sC32:counterdp:u2\/cl1i      datapathcell10      0   2020  -1019  RISE       1
\interrupterTimebase:CounterUDB:sC32:counterdp:u2\/cl1       datapathcell10    900   2920  -1019  RISE       1
\interrupterTimebase:CounterUDB:sC32:counterdp:u3\/cl1i      datapathcell11      0   2920  -1019  RISE       1
\interrupterTimebase:CounterUDB:sC32:counterdp:u3\/cl1_comb  datapathcell11   1590   4510  -1019  RISE       1
\interrupterTimebase:CounterUDB:prevCompare\/main_0          macrocell108     3098   7608   5560  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\interrupterTimebase:CounterUDB:prevCompare\/clock_0        macrocell108        0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : FB_STABLE/q
Path End       : Net_13092/ar_0
Capture Clock  : Net_13092/clock_0
Path slack     : 5571p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyPWMCLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Recovery time                                       0
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15625

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10054
-------------------------------------   ----- 
End-of-path arrival time (ps)           10054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
FB_STABLE/clock_0                                          macrocell105        0      0  RISE       1

Data path
pin name        model name    delay     AT  slack  edge  Fanout
--------------  ------------  -----  -----  -----  ----  ------
FB_STABLE/q     macrocell105    875    875  -5664  RISE       1
Net_13092/ar_0  macrocell86    9179  10054   5571  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13092/clock_0                                           macrocell86         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : FB_STABLE/q
Path End       : Net_13073/ar_0
Capture Clock  : Net_13073/clock_0
Path slack     : 5571p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyPWMCLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Recovery time                                       0
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15625

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10054
-------------------------------------   ----- 
End-of-path arrival time (ps)           10054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
FB_STABLE/clock_0                                          macrocell105        0      0  RISE       1

Data path
pin name        model name    delay     AT  slack  edge  Fanout
--------------  ------------  -----  -----  -----  ----  ------
FB_STABLE/q     macrocell105    875    875  -5664  RISE       1
Net_13073/ar_0  macrocell120   9179  10054   5571  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13073/clock_0                                           macrocell120        0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_18873/q
Path End       : Net_13025/main_5
Capture Clock  : Net_13025/clock_0
Path slack     : 5642p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyPWMCLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    13168

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7526
-------------------------------------   ---- 
End-of-path arrival time (ps)           7526
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_18873/clock_0                                          macrocell122        0      0  RISE       1

Data path
pin name          model name    delay     AT  slack  edge  Fanout
----------------  ------------  -----  -----  -----  ----  ------
Net_18873/q       macrocell122    875    875  -4708  RISE       1
Net_13025/main_5  macrocell85    6651   7526   5642  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13025/clock_0                                           macrocell85         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_23/q
Path End       : cydff_10/main_0
Capture Clock  : cydff_10/clock_0
Path slack     : 5766p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13168

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7402
-------------------------------------   ---- 
End-of-path arrival time (ps)           7402
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_23/clock_0                                            macrocell104        0      0  RISE       1

Data path
pin name         model name    delay     AT  slack  edge  Fanout
---------------  ------------  -----  -----  -----  ----  ------
cydff_23/q       macrocell104    875    875   2753  RISE       1
cydff_10/main_0  macrocell59    6527   7402   5766  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_10/clock_0                                            macrocell59         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_0
Path End       : \interrupterTimebase:CounterUDB:count_stored_i\/main_0
Capture Clock  : \interrupterTimebase:CounterUDB:count_stored_i\/clock_0
Path slack     : 5798p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyPWMCLK(routed):R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                              -2457
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            13168

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7370
-------------------------------------   ---- 
End-of-path arrival time (ps)           7370
 
Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
ClockBlock/dclk_0                                       clockblockcell      0      0   COMP  RISE       1
\interrupterTimebase:CounterUDB:count_stored_i\/main_0  macrocell109     7370   7370   5798  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\interrupterTimebase:CounterUDB:count_stored_i\/clock_0     macrocell109        0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OnTimeCounter:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \OnTimeCounter:TimerUDB:sT24:timerdp:u2\/cs_addr_0
Capture Clock  : \OnTimeCounter:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 5849p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     11385

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5536
-------------------------------------   ---- 
End-of-path arrival time (ps)           5536
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OnTimeCounter:TimerUDB:sT24:timerdp:u0\/clock              datapathcell12      0      0  RISE       1

Data path
pin name                                            model name      delay     AT  slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -----  ----  ------
\OnTimeCounter:TimerUDB:sT24:timerdp:u0\/z0         datapathcell12    530    530    -17  RISE       1
\OnTimeCounter:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell13      0    530    -17  RISE       1
\OnTimeCounter:TimerUDB:sT24:timerdp:u1\/z0         datapathcell13    850   1380    -17  RISE       1
\OnTimeCounter:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell14      0   1380    -17  RISE       1
\OnTimeCounter:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell14   1920   3300    -17  RISE       1
\OnTimeCounter:TimerUDB:sT24:timerdp:u2\/cs_addr_0  datapathcell14   2236   5536   5849  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OnTimeCounter:TimerUDB:sT24:timerdp:u2\/clock              datapathcell14      0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMA:PWMHW\/cmp
Path End       : Net_13025/main_0
Capture Clock  : Net_13025/clock_0
Path slack     : 6186p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CyBUS_CLK(fixed-function):R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                                       -2457
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     13168

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6982
-------------------------------------   ---- 
End-of-path arrival time (ps)           6982
 
Launch Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb_ff                                      clockblockcell      0      0  RISE       1
\PWMA:PWMHW\/clock                                             timercell           0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
\PWMA:PWMHW\/cmp  timercell     1000   1000  -5496  RISE       1
Net_13025/main_0  macrocell85   5982   6982   6186  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13025/clock_0                                           macrocell85         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \interrupterTimebase:CounterUDB:prevCompare\/q
Path End       : \interrupterTimebase:CounterUDB:sC32:counterdp:u3\/cs_addr_0
Capture Clock  : \interrupterTimebase:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 6207p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -4330
------------------------------------------------   ----- 
End-of-path required time (ps)                     11295

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5088
-------------------------------------   ---- 
End-of-path arrival time (ps)           5088
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\interrupterTimebase:CounterUDB:prevCompare\/clock_0        macrocell108        0      0  RISE       1

Data path
pin name                                                      model name      delay     AT  slack  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\interrupterTimebase:CounterUDB:prevCompare\/q                macrocell108      875    875    458  RISE       1
\interrupterTimebase:CounterUDB:sC32:counterdp:u3\/cs_addr_0  datapathcell11   4213   5088   6207  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\interrupterTimebase:CounterUDB:sC32:counterdp:u3\/clock    datapathcell11      0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \interrupterTimebase:CounterUDB:prevCompare\/q
Path End       : \interrupterTimebase:CounterUDB:sC32:counterdp:u2\/cs_addr_0
Capture Clock  : \interrupterTimebase:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : 6209p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -4330
------------------------------------------------   ----- 
End-of-path required time (ps)                     11295

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5086
-------------------------------------   ---- 
End-of-path arrival time (ps)           5086
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\interrupterTimebase:CounterUDB:prevCompare\/clock_0        macrocell108        0      0  RISE       1

Data path
pin name                                                      model name      delay     AT  slack  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\interrupterTimebase:CounterUDB:prevCompare\/q                macrocell108      875    875    458  RISE       1
\interrupterTimebase:CounterUDB:sC32:counterdp:u2\/cs_addr_0  datapathcell10   4211   5086   6209  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\interrupterTimebase:CounterUDB:sC32:counterdp:u2\/clock    datapathcell10      0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QCW_enable:Sync:ctrl_reg\/control_0
Path End       : cydff_7/main_3
Capture Clock  : cydff_7/clock_0
Path slack     : 6341p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#64 vs. CyINTCLK:R#2)   15625
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13168

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6827
-------------------------------------   ---- 
End-of-path arrival time (ps)           6827
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QCW_enable:Sync:ctrl_reg\/busclk                           controlcell3        0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\QCW_enable:Sync:ctrl_reg\/control_0  controlcell3   1435   1435   6341  RISE       1
cydff_7/main_3                        macrocell56    5392   6827   6341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
cydff_7/clock_0                                            macrocell56         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_23/q
Path End       : Net_19641/main_0
Capture Clock  : Net_19641/clock_0
Path slack     : 6475p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. CyPWMCLK:R#2)   15625
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    13168

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6693
-------------------------------------   ---- 
End-of-path arrival time (ps)           6693
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_23/clock_0                                            macrocell104        0      0  RISE       1

Data path
pin name          model name    delay     AT  slack  edge  Fanout
----------------  ------------  -----  -----  -----  ----  ------
cydff_23/q        macrocell104    875    875   6475  RISE       1
Net_19641/main_0  macrocell125   5818   6693   6475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_19641/clock_0                                          macrocell125        0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IVO:Sync:ctrl_reg\/control_1
Path End       : \UART:BUART:rx_state_2\/main_9
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 6755p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#4 vs. UART_CLK:R#2)   15625
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    13168

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6413
-------------------------------------   ---- 
End-of-path arrival time (ps)           6413
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IVO:Sync:ctrl_reg\/busclk                                  controlcell8        0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\IVO:Sync:ctrl_reg\/control_1   controlcell8   1435   1435    146  RISE       1
\UART:BUART:rx_state_2\/main_9  macrocell97    4978   6413   6755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell97         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IVO:Sync:ctrl_reg\/control_1
Path End       : \UART:BUART:rx_last\/main_0
Capture Clock  : \UART:BUART:rx_last\/clock_0
Path slack     : 6765p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#4 vs. UART_CLK:R#2)   15625
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    13168

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6403
-------------------------------------   ---- 
End-of-path arrival time (ps)           6403
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IVO:Sync:ctrl_reg\/busclk                                  controlcell8        0      0  RISE       1

Data path
pin name                       model name    delay     AT  slack  edge  Fanout
-----------------------------  ------------  -----  -----  -----  ----  ------
\IVO:Sync:ctrl_reg\/control_1  controlcell8   1435   1435    146  RISE       1
\UART:BUART:rx_last\/main_0    macrocell103   4968   6403   6765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell103        0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \system_fault:Sync:ctrl_reg\/control_0
Path End       : Net_13728/main_2
Capture Clock  : Net_13728/clock_0
Path slack     : 6857p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. CyPWMCLK:R#2)   15625
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    13168

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6311
-------------------------------------   ---- 
End-of-path arrival time (ps)           6311
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\system_fault:Sync:ctrl_reg\/busclk                         controlcell5        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\system_fault:Sync:ctrl_reg\/control_0  controlcell5   1435   1435  -5438  RISE       1
Net_13728/main_2                        macrocell123   4876   6311   6857  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_13728/clock_0                                          macrocell123        0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_13/q
Path End       : cydff_10/main_1
Capture Clock  : cydff_10/clock_0
Path slack     : 6951p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13168

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6217
-------------------------------------   ---- 
End-of-path arrival time (ps)           6217
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_13/clock_0                                            macrocell106        0      0  RISE       1

Data path
pin name         model name    delay     AT  slack  edge  Fanout
---------------  ------------  -----  -----  -----  ----  ------
cydff_13/q       macrocell106    875    875   6951  RISE       1
cydff_10/main_1  macrocell59    5342   6217   6951  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_10/clock_0                                            macrocell59         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \interrupterTimebase:CounterUDB:sC32:counterdp:u0\/z0
Path End       : \interrupterTimebase:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \interrupterTimebase:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 6985p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                        -350
------------------------------------------------   ----- 
End-of-path required time (ps)                     15275

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8290
-------------------------------------   ---- 
End-of-path arrival time (ps)           8290
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\interrupterTimebase:CounterUDB:sC32:counterdp:u0\/clock    datapathcell8       0      0  RISE       1

Data path
pin name                                                    model name      delay     AT  slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\interrupterTimebase:CounterUDB:sC32:counterdp:u0\/z0       datapathcell8     530    530   6985  RISE       1
\interrupterTimebase:CounterUDB:sC32:counterdp:u1\/z0i      datapathcell9       0    530   6985  RISE       1
\interrupterTimebase:CounterUDB:sC32:counterdp:u1\/z0       datapathcell9     850   1380   6985  RISE       1
\interrupterTimebase:CounterUDB:sC32:counterdp:u2\/z0i      datapathcell10      0   1380   6985  RISE       1
\interrupterTimebase:CounterUDB:sC32:counterdp:u2\/z0       datapathcell10    850   2230   6985  RISE       1
\interrupterTimebase:CounterUDB:sC32:counterdp:u3\/z0i      datapathcell11      0   2230   6985  RISE       1
\interrupterTimebase:CounterUDB:sC32:counterdp:u3\/z0_comb  datapathcell11   1920   4150   6985  RISE       1
\interrupterTimebase:CounterUDB:sSTSReg:stsreg\/status_1    statusicell5     4140   8290   6985  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\interrupterTimebase:CounterUDB:sSTSReg:stsreg\/clock       statusicell5        0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OnTimeCounter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \OnTimeCounter:TimerUDB:sT24:timerdp:u1\/cs_addr_1
Capture Clock  : \OnTimeCounter:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 7039p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     11385

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4346
-------------------------------------   ---- 
End-of-path arrival time (ps)           4346
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OnTimeCounter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock     controlcell10       0      0  RISE       1

Data path
pin name                                                     model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\OnTimeCounter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell10     847    847   2423  RISE       1
\OnTimeCounter:TimerUDB:sT24:timerdp:u1\/cs_addr_1           datapathcell13   3499   4346   7039  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OnTimeCounter:TimerUDB:sT24:timerdp:u1\/clock              datapathcell13      0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OnTimeCounter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \OnTimeCounter:TimerUDB:sT24:timerdp:u0\/cs_addr_1
Capture Clock  : \OnTimeCounter:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 7043p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     11385

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4342
-------------------------------------   ---- 
End-of-path arrival time (ps)           4342
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OnTimeCounter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock     controlcell10       0      0  RISE       1

Data path
pin name                                                     model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\OnTimeCounter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell10     847    847   2423  RISE       1
\OnTimeCounter:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell12   3495   4342   7043  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OnTimeCounter:TimerUDB:sT24:timerdp:u0\/clock              datapathcell12      0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : FB_STABLE/q
Path End       : Net_13025/main_2
Capture Clock  : Net_13025/clock_0
Path slack     : 7047p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyPWMCLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    13168

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6121
-------------------------------------   ---- 
End-of-path arrival time (ps)           6121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
FB_STABLE/clock_0                                          macrocell105        0      0  RISE       1

Data path
pin name          model name    delay     AT  slack  edge  Fanout
----------------  ------------  -----  -----  -----  ----  ------
FB_STABLE/q       macrocell105    875    875  -5664  RISE       1
Net_13025/main_2  macrocell85    5246   6121   7047  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13025/clock_0                                           macrocell85         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMB:PWMHW\/cmp
Path End       : \ZCD_counter:CounterUDB:count_stored_i\/main_0
Capture Clock  : \ZCD_counter:CounterUDB:count_stored_i\/clock_0
Path slack     : 7118p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (CyBUS_CLK(fixed-function):R#2 vs. CyPWMCLK:R#2)   15625
- Setup time                                                      -2457
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    13168

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6050
-------------------------------------   ---- 
End-of-path arrival time (ps)           6050
 
Launch Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb_ff                                      clockblockcell      0      0  RISE       1
\PWMB:PWMHW\/clock                                             timercell           0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
\PWMB:PWMHW\/cmp                                timercell     1000   1000  -2347  RISE       1
\ZCD_counter:CounterUDB:count_stored_i\/main_0  macrocell83   5050   6050   7118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ZCD_counter:CounterUDB:count_stored_i\/clock_0            macrocell83         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \interrupterTimebase:CounterUDB:prevCompare\/q
Path End       : \interrupterTimebase:CounterUDB:sC32:counterdp:u0\/cs_addr_0
Capture Clock  : \interrupterTimebase:CounterUDB:sC32:counterdp:u0\/clock
Path slack     : 7298p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -4330
------------------------------------------------   ----- 
End-of-path required time (ps)                     11295

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3997
-------------------------------------   ---- 
End-of-path arrival time (ps)           3997
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\interrupterTimebase:CounterUDB:prevCompare\/clock_0        macrocell108        0      0  RISE       1

Data path
pin name                                                      model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\interrupterTimebase:CounterUDB:prevCompare\/q                macrocell108     875    875    458  RISE       1
\interrupterTimebase:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell8   3122   3997   7298  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\interrupterTimebase:CounterUDB:sC32:counterdp:u0\/clock    datapathcell8       0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \interrupterTimebase:CounterUDB:prevCompare\/q
Path End       : \interrupterTimebase:CounterUDB:sC32:counterdp:u1\/cs_addr_0
Capture Clock  : \interrupterTimebase:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : 7300p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -4330
------------------------------------------------   ----- 
End-of-path required time (ps)                     11295

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3995
-------------------------------------   ---- 
End-of-path arrival time (ps)           3995
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\interrupterTimebase:CounterUDB:prevCompare\/clock_0        macrocell108        0      0  RISE       1

Data path
pin name                                                      model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\interrupterTimebase:CounterUDB:prevCompare\/q                macrocell108     875    875    458  RISE       1
\interrupterTimebase:CounterUDB:sC32:counterdp:u1\/cs_addr_0  datapathcell9   3120   3995   7300  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\interrupterTimebase:CounterUDB:sC32:counterdp:u1\/clock    datapathcell9       0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)_SYNC/out
Path End       : \UART:BUART:rx_state_2\/main_10
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 7363p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#4 vs. UART_CLK:R#2)   15625
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    13168

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5805
-------------------------------------   ---- 
End-of-path arrival time (ps)           5805
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)_SYNC/clock                                            synccell            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx(0)_SYNC/out                   synccell       710    710   1587  RISE       1
\UART:BUART:rx_state_2\/main_10  macrocell97   5095   5805   7363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell97         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QCW_enable:Sync:ctrl_reg\/control_0
Path End       : Net_13728/main_3
Capture Clock  : Net_13728/clock_0
Path slack     : 7875p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. CyPWMCLK:R#2)   15625
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    13168

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5293
-------------------------------------   ---- 
End-of-path arrival time (ps)           5293
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QCW_enable:Sync:ctrl_reg\/busclk                           controlcell3        0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\QCW_enable:Sync:ctrl_reg\/control_0  controlcell3   1435   1435  -7290  RISE       1
Net_13728/main_3                      macrocell123   3858   5293   7875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_13728/clock_0                                          macrocell123        0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)_SYNC/out
Path End       : \UART:BUART:rx_last\/main_1
Capture Clock  : \UART:BUART:rx_last\/clock_0
Path slack     : 7909p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#4 vs. UART_CLK:R#2)   15625
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    13168

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5259
-------------------------------------   ---- 
End-of-path arrival time (ps)           5259
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)_SYNC/clock                                            synccell            0      0  RISE       1

Data path
pin name                     model name    delay     AT  slack  edge  Fanout
---------------------------  ------------  -----  -----  -----  ----  ------
Rx(0)_SYNC/out               synccell        710    710   1587  RISE       1
\UART:BUART:rx_last\/main_1  macrocell103   4549   5259   7909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell103        0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Amux_Ctrl:Sync:ctrl_reg\/control_1
Path End       : AMuxHw_1_Decoder_one_hot_0/main_1
Capture Clock  : AMuxHw_1_Decoder_one_hot_0/clock_0
Path slack     : 8010p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13168

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5158
-------------------------------------   ---- 
End-of-path arrival time (ps)           5158
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Amux_Ctrl:Sync:ctrl_reg\/busclk                            controlcell7        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\Amux_Ctrl:Sync:ctrl_reg\/control_1  controlcell7   1435   1435   8010  RISE       1
AMuxHw_1_Decoder_one_hot_0/main_1    macrocell74    3723   5158   8010  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_0/clock_0                          macrocell74         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Amux_Ctrl:Sync:ctrl_reg\/control_0
Path End       : AMuxHw_1_Decoder_one_hot_0/main_3
Capture Clock  : AMuxHw_1_Decoder_one_hot_0/clock_0
Path slack     : 8179p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13168

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4989
-------------------------------------   ---- 
End-of-path arrival time (ps)           4989
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Amux_Ctrl:Sync:ctrl_reg\/busclk                            controlcell7        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\Amux_Ctrl:Sync:ctrl_reg\/control_0  controlcell7   1435   1435   8179  RISE       1
AMuxHw_1_Decoder_one_hot_0/main_3    macrocell74    3554   4989   8179  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_0/clock_0                          macrocell74         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cy_srff_1/q
Path End       : cy_srff_1/main_3
Capture Clock  : cy_srff_1/clock_0
Path slack     : 8180p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13168

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4988
-------------------------------------   ---- 
End-of-path arrival time (ps)           4988
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cy_srff_1/clock_0                                           macrocell69         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
cy_srff_1/q       macrocell69    875    875  -5339  RISE       1
cy_srff_1/main_3  macrocell69   4113   4988   8180  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cy_srff_1/clock_0                                           macrocell69         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cy_srff_1/q
Path End       : Net_13025/main_3
Capture Clock  : Net_13025/clock_0
Path slack     : 8180p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13168

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4988
-------------------------------------   ---- 
End-of-path arrival time (ps)           4988
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cy_srff_1/clock_0                                           macrocell69         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
cy_srff_1/q       macrocell69    875    875  -5339  RISE       1
Net_13025/main_3  macrocell85   4113   4988   8180  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13025/clock_0                                           macrocell85         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \system_fault:Sync:ctrl_reg\/control_0
Path End       : cydff_7/main_2
Capture Clock  : cydff_7/clock_0
Path slack     : 8193p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#64 vs. CyINTCLK:R#2)   15625
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13168

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4975
-------------------------------------   ---- 
End-of-path arrival time (ps)           4975
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\system_fault:Sync:ctrl_reg\/busclk                         controlcell5        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\system_fault:Sync:ctrl_reg\/control_0  controlcell5   1435   1435   8193  RISE       1
cydff_7/main_2                          macrocell56    3540   4975   8193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
cydff_7/clock_0                                            macrocell56         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OnTimeCounter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \OnTimeCounter:TimerUDB:sT24:timerdp:u2\/cs_addr_1
Capture Clock  : \OnTimeCounter:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 8270p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     11385

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3115
-------------------------------------   ---- 
End-of-path arrival time (ps)           3115
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OnTimeCounter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock     controlcell10       0      0  RISE       1

Data path
pin name                                                     model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\OnTimeCounter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell10     847    847   2423  RISE       1
\OnTimeCounter:TimerUDB:sT24:timerdp:u2\/cs_addr_1           datapathcell14   2268   3115   8270  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OnTimeCounter:TimerUDB:sT24:timerdp:u2\/clock              datapathcell14      0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_18729/q
Path End       : Net_13728/main_1
Capture Clock  : Net_13728/clock_0
Path slack     : 8473p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. CyPWMCLK:R#2)   15625
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    13168

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4695
-------------------------------------   ---- 
End-of-path arrival time (ps)           4695
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_18729/clock_0                                           macrocell119        0      0  RISE       1

Data path
pin name          model name    delay     AT  slack  edge  Fanout
----------------  ------------  -----  -----  -----  ----  ------
Net_18729/q       macrocell119    875    875  -4240  RISE       1
Net_13728/main_1  macrocell123   3820   4695   8473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_13728/clock_0                                          macrocell123        0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IVO:Sync:ctrl_reg\/control_1
Path End       : \UART:BUART:pollcount_1\/main_4
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 8492p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#4 vs. UART_CLK:R#2)   15625
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    13168

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4676
-------------------------------------   ---- 
End-of-path arrival time (ps)           4676
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IVO:Sync:ctrl_reg\/busclk                                  controlcell8        0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
\IVO:Sync:ctrl_reg\/control_1    controlcell8   1435   1435    146  RISE       1
\UART:BUART:pollcount_1\/main_4  macrocell100   3241   4676   8492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell100        0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IVO:Sync:ctrl_reg\/control_1
Path End       : \UART:BUART:pollcount_0\/main_3
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 8492p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#4 vs. UART_CLK:R#2)   15625
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    13168

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4676
-------------------------------------   ---- 
End-of-path arrival time (ps)           4676
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IVO:Sync:ctrl_reg\/busclk                                  controlcell8        0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
\IVO:Sync:ctrl_reg\/control_1    controlcell8   1435   1435    146  RISE       1
\UART:BUART:pollcount_0\/main_3  macrocell101   3241   4676   8492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell101        0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_16573__SYNC/out
Path End       : \OnTimeCounter:TimerUDB:sT24:timerdp:u0\/clk_en
Capture Clock  : \OnTimeCounter:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 8609p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -1470
------------------------------------------------   ----- 
End-of-path required time (ps)                     14155

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5546
-------------------------------------   ---- 
End-of-path arrival time (ps)           5546
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_16573__SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_16573__SYNC/out                              synccell          710    710   8609  RISE       1
\OnTimeCounter:TimerUDB:sT24:timerdp:u0\/clk_en  datapathcell12   4836   5546   8609  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OnTimeCounter:TimerUDB:sT24:timerdp:u0\/clock              datapathcell12      0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_1_Decoder_old_id_0/q
Path End       : AMuxHw_1_Decoder_one_hot_0/main_2
Capture Clock  : AMuxHw_1_Decoder_one_hot_0/clock_0
Path slack     : 8793p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13168

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4375
-------------------------------------   ---- 
End-of-path arrival time (ps)           4375
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_old_id_0/clock_0                           macrocell73         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_1_Decoder_old_id_0/q        macrocell73    875    875   8793  RISE       1
AMuxHw_1_Decoder_one_hot_0/main_2  macrocell74   3500   4375   8793  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_0/clock_0                          macrocell74         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_1_Decoder_old_id_1/q
Path End       : AMuxHw_1_Decoder_one_hot_0/main_0
Capture Clock  : AMuxHw_1_Decoder_one_hot_0/clock_0
Path slack     : 8795p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13168

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4373
-------------------------------------   ---- 
End-of-path arrival time (ps)           4373
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_old_id_1/clock_0                           macrocell72         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_1_Decoder_old_id_1/q        macrocell72    875    875   8795  RISE       1
AMuxHw_1_Decoder_one_hot_0/main_0  macrocell74   3498   4373   8795  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_0/clock_0                          macrocell74         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_23/q
Path End       : cydff_23/main_0
Capture Clock  : cydff_23/clock_0
Path slack     : 8853p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13168

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4315
-------------------------------------   ---- 
End-of-path arrival time (ps)           4315
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_23/clock_0                                            macrocell104        0      0  RISE       1

Data path
pin name         model name    delay     AT  slack  edge  Fanout
---------------  ------------  -----  -----  -----  ----  ------
cydff_23/q       macrocell104    875    875   2753  RISE       1
cydff_23/main_0  macrocell104   3440   4315   8853  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_23/clock_0                                            macrocell104        0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Tselect/q
Path End       : cydff_3/main_0
Capture Clock  : cydff_3/clock_0
Path slack     : 8854p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13168

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4314
-------------------------------------   ---- 
End-of-path arrival time (ps)           4314
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Tselect/clock_0                                             macrocell71         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Tselect/q       macrocell71    875    875    464  RISE       1
cydff_3/main_0  macrocell70   3439   4314   8854  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_3/clock_0                                             macrocell70         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12256/q
Path End       : Net_13025/main_4
Capture Clock  : Net_13025/clock_0
Path slack     : 8864p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyPWMCLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    13168

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4304
-------------------------------------   ---- 
End-of-path arrival time (ps)           4304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_12256/clock_0                                          macrocell79         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_12256/q       macrocell79    875    875  -5231  RISE       1
Net_13025/main_4  macrocell85   3429   4304   8864  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13025/clock_0                                           macrocell85         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : int1/q
Path End       : Net_13728/main_0
Capture Clock  : Net_13728/clock_0
Path slack     : 8910p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (period of common ancestor clock between CyINTCLK CyPWMCLK)   15625
- Setup time                                                                 -2457
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               13168

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4258
-------------------------------------   ---- 
End-of-path arrival time (ps)           4258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
int1/clock_0                                               macrocell53         0      0  RISE       1

Data path
pin name          model name    delay     AT  slack  edge  Fanout
----------------  ------------  -----  -----  -----  ----  ------
int1/q            macrocell53     875    875  -3958  RISE       1
Net_13728/main_0  macrocell123   3383   4258   8910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_13728/clock_0                                          macrocell123        0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Amux_Ctrl:Sync:ctrl_reg\/control_1
Path End       : AMuxHw_1_Decoder_one_hot_1/main_1
Capture Clock  : AMuxHw_1_Decoder_one_hot_1/clock_0
Path slack     : 8924p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13168

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4244
-------------------------------------   ---- 
End-of-path arrival time (ps)           4244
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Amux_Ctrl:Sync:ctrl_reg\/busclk                            controlcell7        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\Amux_Ctrl:Sync:ctrl_reg\/control_1  controlcell7   1435   1435   8010  RISE       1
AMuxHw_1_Decoder_one_hot_1/main_1    macrocell75    2809   4244   8924  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_1/clock_0                          macrocell75         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Amux_Ctrl:Sync:ctrl_reg\/control_1
Path End       : AMuxHw_1_Decoder_one_hot_2/main_1
Capture Clock  : AMuxHw_1_Decoder_one_hot_2/clock_0
Path slack     : 8924p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13168

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4244
-------------------------------------   ---- 
End-of-path arrival time (ps)           4244
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Amux_Ctrl:Sync:ctrl_reg\/busclk                            controlcell7        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\Amux_Ctrl:Sync:ctrl_reg\/control_1  controlcell7   1435   1435   8010  RISE       1
AMuxHw_1_Decoder_one_hot_2/main_1    macrocell76    2809   4244   8924  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_2/clock_0                          macrocell76         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Amux_Ctrl:Sync:ctrl_reg\/control_1
Path End       : AMuxHw_1_Decoder_old_id_1/main_0
Capture Clock  : AMuxHw_1_Decoder_old_id_1/clock_0
Path slack     : 8929p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13168

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4239
-------------------------------------   ---- 
End-of-path arrival time (ps)           4239
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Amux_Ctrl:Sync:ctrl_reg\/busclk                            controlcell7        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\Amux_Ctrl:Sync:ctrl_reg\/control_1  controlcell7   1435   1435   8010  RISE       1
AMuxHw_1_Decoder_old_id_1/main_0     macrocell72    2804   4239   8929  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_old_id_1/clock_0                           macrocell72         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Amux_Ctrl:Sync:ctrl_reg\/control_1
Path End       : AMuxHw_1_Decoder_one_hot_3/main_1
Capture Clock  : AMuxHw_1_Decoder_one_hot_3/clock_0
Path slack     : 8929p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13168

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4239
-------------------------------------   ---- 
End-of-path arrival time (ps)           4239
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Amux_Ctrl:Sync:ctrl_reg\/busclk                            controlcell7        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\Amux_Ctrl:Sync:ctrl_reg\/control_1  controlcell7   1435   1435   8010  RISE       1
AMuxHw_1_Decoder_one_hot_3/main_1    macrocell77    2804   4239   8929  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_3/clock_0                          macrocell77         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Amux_Ctrl:Sync:ctrl_reg\/control_0
Path End       : AMuxHw_1_Decoder_one_hot_1/main_3
Capture Clock  : AMuxHw_1_Decoder_one_hot_1/clock_0
Path slack     : 9099p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13168

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4069
-------------------------------------   ---- 
End-of-path arrival time (ps)           4069
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Amux_Ctrl:Sync:ctrl_reg\/busclk                            controlcell7        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\Amux_Ctrl:Sync:ctrl_reg\/control_0  controlcell7   1435   1435   8179  RISE       1
AMuxHw_1_Decoder_one_hot_1/main_3    macrocell75    2634   4069   9099  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_1/clock_0                          macrocell75         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Amux_Ctrl:Sync:ctrl_reg\/control_0
Path End       : AMuxHw_1_Decoder_one_hot_2/main_3
Capture Clock  : AMuxHw_1_Decoder_one_hot_2/clock_0
Path slack     : 9099p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13168

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4069
-------------------------------------   ---- 
End-of-path arrival time (ps)           4069
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Amux_Ctrl:Sync:ctrl_reg\/busclk                            controlcell7        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\Amux_Ctrl:Sync:ctrl_reg\/control_0  controlcell7   1435   1435   8179  RISE       1
AMuxHw_1_Decoder_one_hot_2/main_3    macrocell76    2634   4069   9099  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_2/clock_0                          macrocell76         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Amux_Ctrl:Sync:ctrl_reg\/control_0
Path End       : AMuxHw_1_Decoder_old_id_0/main_0
Capture Clock  : AMuxHw_1_Decoder_old_id_0/clock_0
Path slack     : 9103p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13168

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4065
-------------------------------------   ---- 
End-of-path arrival time (ps)           4065
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Amux_Ctrl:Sync:ctrl_reg\/busclk                            controlcell7        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\Amux_Ctrl:Sync:ctrl_reg\/control_0  controlcell7   1435   1435   8179  RISE       1
AMuxHw_1_Decoder_old_id_0/main_0     macrocell73    2630   4065   9103  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_old_id_0/clock_0                           macrocell73         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Amux_Ctrl:Sync:ctrl_reg\/control_0
Path End       : AMuxHw_1_Decoder_one_hot_3/main_3
Capture Clock  : AMuxHw_1_Decoder_one_hot_3/clock_0
Path slack     : 9103p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13168

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4065
-------------------------------------   ---- 
End-of-path arrival time (ps)           4065
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Amux_Ctrl:Sync:ctrl_reg\/busclk                            controlcell7        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\Amux_Ctrl:Sync:ctrl_reg\/control_0  controlcell7   1435   1435   8179  RISE       1
AMuxHw_1_Decoder_one_hot_3/main_3    macrocell77    2630   4065   9103  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_3/clock_0                          macrocell77         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_13/q
Path End       : cydff_23/main_1
Capture Clock  : cydff_23/clock_0
Path slack     : 9374p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13168

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3794
-------------------------------------   ---- 
End-of-path arrival time (ps)           3794
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_13/clock_0                                            macrocell106        0      0  RISE       1

Data path
pin name         model name    delay     AT  slack  edge  Fanout
---------------  ------------  -----  -----  -----  ----  ------
cydff_13/q       macrocell106    875    875   6951  RISE       1
cydff_23/main_1  macrocell104   2919   3794   9374  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_23/clock_0                                            macrocell104        0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_18729/q
Path End       : cydff_7/main_1
Capture Clock  : cydff_7/clock_0
Path slack     : 9391p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#64 vs. CyINTCLK:R#2)   15625
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13168

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3777
-------------------------------------   ---- 
End-of-path arrival time (ps)           3777
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_18729/clock_0                                           macrocell119        0      0  RISE       1

Data path
pin name        model name    delay     AT  slack  edge  Fanout
--------------  ------------  -----  -----  -----  ----  ------
Net_18729/q     macrocell119    875    875   9391  RISE       1
cydff_7/main_1  macrocell56    2902   3777   9391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
cydff_7/clock_0                                            macrocell56         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_19641/q
Path End       : Net_12965/main_1
Capture Clock  : Net_12965/clock_0
Path slack     : 9405p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyPWMCLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    13168

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3763
-------------------------------------   ---- 
End-of-path arrival time (ps)           3763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_19641/clock_0                                          macrocell125        0      0  RISE       1

Data path
pin name          model name    delay     AT  slack  edge  Fanout
----------------  ------------  -----  -----  -----  ----  ------
Net_19641/q       macrocell125    875    875   9405  RISE       1
Net_12965/main_1  macrocell60    2888   3763   9405  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_12965/clock_0                                           macrocell60         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_19/q
Path End       : cydff_21/main_0
Capture Clock  : cydff_21/clock_0
Path slack     : 9425p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. CyPWMCLK:R#2)   15625
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    13168

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3743
-------------------------------------   ---- 
End-of-path arrival time (ps)           3743
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_19/clock_0                                            macrocell118        0      0  RISE       1

Data path
pin name         model name    delay     AT  slack  edge  Fanout
---------------  ------------  -----  -----  -----  ----  ------
cydff_19/q       macrocell118    875    875   9425  RISE       1
cydff_21/main_0  macrocell121   2868   3743   9425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
cydff_21/clock_0                                           macrocell121        0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_16573__SYNC/out
Path End       : \OnTimeCounter:TimerUDB:rstSts:stsreg\/clk_en
Capture Clock  : \OnTimeCounter:TimerUDB:rstSts:stsreg\/clock
Path slack     : 9579p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -1470
------------------------------------------------   ----- 
End-of-path required time (ps)                     14155

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4576
-------------------------------------   ---- 
End-of-path arrival time (ps)           4576
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_16573__SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_16573__SYNC/out                            synccell        710    710   8609  RISE       1
\OnTimeCounter:TimerUDB:rstSts:stsreg\/clk_en  statusicell6   3866   4576   9579  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OnTimeCounter:TimerUDB:rstSts:stsreg\/clock                statusicell6        0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_16573__SYNC/out
Path End       : \OnTimeCounter:TimerUDB:sT24:timerdp:u1\/clk_en
Capture Clock  : \OnTimeCounter:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 9579p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -1470
------------------------------------------------   ----- 
End-of-path required time (ps)                     14155

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4576
-------------------------------------   ---- 
End-of-path arrival time (ps)           4576
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_16573__SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_16573__SYNC/out                              synccell          710    710   8609  RISE       1
\OnTimeCounter:TimerUDB:sT24:timerdp:u1\/clk_en  datapathcell13   3866   4576   9579  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OnTimeCounter:TimerUDB:sT24:timerdp:u1\/clock              datapathcell13      0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)_SYNC/out
Path End       : \UART:BUART:pollcount_1\/main_5
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 9637p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#4 vs. UART_CLK:R#2)   15625
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    13168

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3531
-------------------------------------   ---- 
End-of-path arrival time (ps)           3531
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)_SYNC/clock                                            synccell            0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
Rx(0)_SYNC/out                   synccell        710    710   1587  RISE       1
\UART:BUART:pollcount_1\/main_5  macrocell100   2821   3531   9637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell100        0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)_SYNC/out
Path End       : \UART:BUART:pollcount_0\/main_4
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 9637p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#4 vs. UART_CLK:R#2)   15625
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    13168

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3531
-------------------------------------   ---- 
End-of-path arrival time (ps)           3531
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)_SYNC/clock                                            synccell            0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
Rx(0)_SYNC/out                   synccell        710    710   1587  RISE       1
\UART:BUART:pollcount_0\/main_4  macrocell101   2821   3531   9637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell101        0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_1_Decoder_old_id_0/q
Path End       : AMuxHw_1_Decoder_one_hot_1/main_2
Capture Clock  : AMuxHw_1_Decoder_one_hot_1/clock_0
Path slack     : 9707p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13168

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3461
-------------------------------------   ---- 
End-of-path arrival time (ps)           3461
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_old_id_0/clock_0                           macrocell73         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_1_Decoder_old_id_0/q        macrocell73    875    875   8793  RISE       1
AMuxHw_1_Decoder_one_hot_1/main_2  macrocell75   2586   3461   9707  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_1/clock_0                          macrocell75         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_1_Decoder_old_id_0/q
Path End       : AMuxHw_1_Decoder_one_hot_2/main_2
Capture Clock  : AMuxHw_1_Decoder_one_hot_2/clock_0
Path slack     : 9707p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13168

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3461
-------------------------------------   ---- 
End-of-path arrival time (ps)           3461
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_old_id_0/clock_0                           macrocell73         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_1_Decoder_old_id_0/q        macrocell73    875    875   8793  RISE       1
AMuxHw_1_Decoder_one_hot_2/main_2  macrocell76   2586   3461   9707  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_2/clock_0                          macrocell76         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_1_Decoder_old_id_0/q
Path End       : AMuxHw_1_Decoder_one_hot_3/main_2
Capture Clock  : AMuxHw_1_Decoder_one_hot_3/clock_0
Path slack     : 9708p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13168

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3460
-------------------------------------   ---- 
End-of-path arrival time (ps)           3460
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_old_id_0/clock_0                           macrocell73         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_1_Decoder_old_id_0/q        macrocell73    875    875   8793  RISE       1
AMuxHw_1_Decoder_one_hot_3/main_2  macrocell77   2585   3460   9708  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_3/clock_0                          macrocell77         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_1_Decoder_old_id_1/q
Path End       : AMuxHw_1_Decoder_one_hot_1/main_0
Capture Clock  : AMuxHw_1_Decoder_one_hot_1/clock_0
Path slack     : 9711p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13168

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3457
-------------------------------------   ---- 
End-of-path arrival time (ps)           3457
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_old_id_1/clock_0                           macrocell72         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_1_Decoder_old_id_1/q        macrocell72    875    875   8795  RISE       1
AMuxHw_1_Decoder_one_hot_1/main_0  macrocell75   2582   3457   9711  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_1/clock_0                          macrocell75         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_1_Decoder_old_id_1/q
Path End       : AMuxHw_1_Decoder_one_hot_2/main_0
Capture Clock  : AMuxHw_1_Decoder_one_hot_2/clock_0
Path slack     : 9711p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13168

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3457
-------------------------------------   ---- 
End-of-path arrival time (ps)           3457
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_old_id_1/clock_0                           macrocell72         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_1_Decoder_old_id_1/q        macrocell72    875    875   8795  RISE       1
AMuxHw_1_Decoder_one_hot_2/main_0  macrocell76   2582   3457   9711  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_2/clock_0                          macrocell76         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_1_Decoder_old_id_1/q
Path End       : AMuxHw_1_Decoder_one_hot_3/main_0
Capture Clock  : AMuxHw_1_Decoder_one_hot_3/clock_0
Path slack     : 9717p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13168

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3451
-------------------------------------   ---- 
End-of-path arrival time (ps)           3451
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_old_id_1/clock_0                           macrocell72         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_1_Decoder_old_id_1/q        macrocell72    875    875   8795  RISE       1
AMuxHw_1_Decoder_one_hot_3/main_0  macrocell77   2576   3451   9717  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_3/clock_0                          macrocell77         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13025/q
Path End       : cydff_22/main_0
Capture Clock  : cydff_22/clock_0
Path slack     : 9986p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13168

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3182
-------------------------------------   ---- 
End-of-path arrival time (ps)           3182
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13025/clock_0                                           macrocell85         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_13025/q      macrocell85    875    875   9986  RISE       1
cydff_22/main_0  macrocell84   2307   3182   9986  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_22/clock_0                                            macrocell84         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13073/q
Path End       : Net_13092/main_0
Capture Clock  : Net_13092/clock_0
Path slack     : 10000p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13168

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3168
-------------------------------------   ---- 
End-of-path arrival time (ps)           3168
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13073/clock_0                                           macrocell120        0      0  RISE       1

Data path
pin name          model name    delay     AT  slack  edge  Fanout
----------------  ------------  -----  -----  -----  ----  ------
Net_13073/q       macrocell120    875    875  10000  RISE       1
Net_13092/main_0  macrocell86    2293   3168  10000  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13092/clock_0                                           macrocell86         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : fb_nGlitchFilter/q
Path End       : cy_srff_1/main_0
Capture Clock  : cy_srff_1/clock_0
Path slack     : 10001p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyPWMCLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    13168

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3167
-------------------------------------   ---- 
End-of-path arrival time (ps)           3167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
fb_nGlitchFilter/clock_0                                   macrocell58         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
fb_nGlitchFilter/q  macrocell58    875    875  10001  RISE       1
cy_srff_1/main_0    macrocell69   2292   3167  10001  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cy_srff_1/clock_0                                           macrocell69         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_3/q
Path End       : Tselect/main_0
Capture Clock  : Tselect/clock_0
Path slack     : 10002p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13168

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3166
-------------------------------------   ---- 
End-of-path arrival time (ps)           3166
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_3/clock_0                                             macrocell70         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
cydff_3/q       macrocell70    875    875  10002  RISE       1
Tselect/main_0  macrocell71   2291   3166  10002  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Tselect/clock_0                                             macrocell71         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12937/q
Path End       : Net_12965/clk_en
Capture Clock  : Net_12965/clock_0
Path slack     : 10641p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -1470
------------------------------------------------   ----- 
End-of-path required time (ps)                     14155

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3514
-------------------------------------   ---- 
End-of-path arrival time (ps)           3514
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_12937/clock_0                                           macrocell49         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_12937/q       macrocell49    875    875   5229  RISE       1
Net_12965/clk_en  macrocell60   2639   3514  10641  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_12965/clock_0                                           macrocell60         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_16573__SYNC/out
Path End       : \OnTimeCounter:TimerUDB:sT24:timerdp:u2\/clk_en
Capture Clock  : \OnTimeCounter:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 11190p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -1470
------------------------------------------------   ----- 
End-of-path required time (ps)                     14155

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2965
-------------------------------------   ---- 
End-of-path arrival time (ps)           2965
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_16573__SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_16573__SYNC/out                              synccell          710    710   8609  RISE       1
\OnTimeCounter:TimerUDB:sT24:timerdp:u2\/clk_en  datapathcell14   2255   2965  11190  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OnTimeCounter:TimerUDB:sT24:timerdp:u2\/clock              datapathcell14      0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_16573__SYNC_1/out
Path End       : \OnTimeCounter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clk_en
Capture Clock  : \OnTimeCounter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock
Path slack     : 11192p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -1470
------------------------------------------------   ----- 
End-of-path required time (ps)                     14155

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2963
-------------------------------------   ---- 
End-of-path arrival time (ps)           2963
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_16573__SYNC_1/clock                                     synccell            0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_16573__SYNC_1/out                                     synccell         710    710  11192  RISE       1
\OnTimeCounter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clk_en  controlcell10   2253   2963  11192  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OnTimeCounter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock     controlcell10       0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \interrupter1_control:Sync:ctrl_reg\/control_0
Path End       : cydff_11/ap_0
Capture Clock  : cydff_11/clock_0
Path slack     : 11893p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#64 vs. CyINTCLK:R#2)   15625
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     15625

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3732
-------------------------------------   ---- 
End-of-path arrival time (ps)           3732
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\interrupter1_control:Sync:ctrl_reg\/busclk                 controlcell2        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\interrupter1_control:Sync:ctrl_reg\/control_0  controlcell2   1435   1435  11893  RISE       1
cydff_11/ap_0                                   macrocell48    2297   3732  11893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
cydff_11/clock_0                                           macrocell48         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QCW_enable:Sync:ctrl_reg\/control_0
Path End       : cydff_17/ar_0
Capture Clock  : cydff_17/clock_0
Path slack     : 15154p

Capture Clock Arrival Time                                        0
+ Clock path delay                                            14842
+ Cycle adjust (CyBUS_CLK:R#2 vs. PWMB_PSB_DMA/termout:R#2)   15625
- Recovery time                                                   0
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                30467

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15313
-------------------------------------   ----- 
End-of-path arrival time (ps)           15313
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QCW_enable:Sync:ctrl_reg\/busclk                           controlcell3        0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\QCW_enable:Sync:ctrl_reg\/control_0  controlcell3   1435   1435  15154  RISE       1
pwm_reset/main_4                      macrocell8     5392   6827  15154  RISE       1
pwm_reset/q                           macrocell8     2345   9172  15154  RISE       1
cydff_17/ar_0                         macrocell68    6142  15313  15154  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PWMB_PSB_DMA/clock                                          drqcell7            0      0  RISE       1
PWMB_PSB_DMA/termout                                        drqcell7         6300   6300  
PWMB_PSB_DMA/termout (TOTAL_ADJUSTMENTS)                    drqcell7            0   6300  RISE       1
--PWMB_PSB_DMA/termout (Clock Phase Adjustment Delay)       drqcell7            0    N/A  
cydff_17/clock_0                                            macrocell68      8542  14842  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QCW_enable:Sync:ctrl_reg\/control_0
Path End       : Net_13204/ar_0
Capture Clock  : Net_13204/clock_0
Path slack     : 15154p

Capture Clock Arrival Time                                        0
+ Clock path delay                                            14842
+ Cycle adjust (CyBUS_CLK:R#2 vs. PWMB_PSB_DMA/termout:R#2)   15625
- Recovery time                                                   0
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                30467

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15313
-------------------------------------   ----- 
End-of-path arrival time (ps)           15313
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QCW_enable:Sync:ctrl_reg\/busclk                           controlcell3        0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\QCW_enable:Sync:ctrl_reg\/control_0  controlcell3   1435   1435  15154  RISE       1
pwm_reset/main_4                      macrocell8     5392   6827  15154  RISE       1
pwm_reset/q                           macrocell8     2345   9172  15154  RISE       1
Net_13204/ar_0                        macrocell87    6142  15313  15154  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PWMB_PSB_DMA/clock                                          drqcell7            0      0  RISE       1
PWMB_PSB_DMA/termout                                        drqcell7         6300   6300  
PWMB_PSB_DMA/termout (TOTAL_ADJUSTMENTS)                    drqcell7            0   6300  RISE       1
--PWMB_PSB_DMA/termout (Clock Phase Adjustment Delay)       drqcell7            0    N/A  
Net_13204/clock_0                                           macrocell87      8542  14842  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ZCD_counter:CounterUDB:underflow_reg_i\/q
Path End       : \ZCD_counter:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \ZCD_counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 18742p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyPWMCLK:R#1 vs. CyPWMCLK:R#2)   31250
- Setup time                                      -350
----------------------------------------------   ----- 
End-of-path required time (ps)                   30900

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12158
-------------------------------------   ----- 
End-of-path arrival time (ps)           12158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ZCD_counter:CounterUDB:underflow_reg_i\/clock_0           macrocell81         0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\ZCD_counter:CounterUDB:underflow_reg_i\/q        macrocell81     875    875  18742  RISE       1
\ZCD_counter:CounterUDB:underflow_status\/main_1  macrocell22    6625   7500  18742  RISE       1
\ZCD_counter:CounterUDB:underflow_status\/q       macrocell22    2345   9845  18742  RISE       1
\ZCD_counter:CounterUDB:sSTSReg:stsreg\/status_3  statusicell2   2313  12158  18742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ZCD_counter:CounterUDB:sSTSReg:stsreg\/clock              statusicell2        0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FB_glitch_detect:PWMUDB:runmode_enable\/q
Path End       : \FB_glitch_detect:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \FB_glitch_detect:PWMUDB:genblk8:stsreg\/clock
Path slack     : 19192p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyPWMCLK:R#1 vs. CyPWMCLK:R#2)   31250
- Setup time                                      -350
----------------------------------------------   ----- 
End-of-path required time (ps)                   30900

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11708
-------------------------------------   ----- 
End-of-path arrival time (ps)           11708
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FB_glitch_detect:PWMUDB:runmode_enable\/clock_0           macrocell61         0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FB_glitch_detect:PWMUDB:runmode_enable\/q         macrocell61     875    875  19192  RISE       1
\FB_glitch_detect:PWMUDB:status_2\/main_0          macrocell17    5559   6434  19192  RISE       1
\FB_glitch_detect:PWMUDB:status_2\/q               macrocell17    2345   8779  19192  RISE       1
\FB_glitch_detect:PWMUDB:genblk8:stsreg\/status_2  statusicell1   2929  11708  19192  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FB_glitch_detect:PWMUDB:genblk8:stsreg\/clock             statusicell1        0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ZCD_counter:CounterUDB:sC8:counterdp:u0\/z0_comb
Path End       : \ZCD_counter:CounterUDB:disable_run_i\/main_2
Capture Clock  : \ZCD_counter:CounterUDB:disable_run_i\/clock_0
Path slack     : 19607p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyPWMCLK:R#1 vs. CyPWMCLK:R#2)   31250
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   28793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9186
-------------------------------------   ---- 
End-of-path arrival time (ps)           9186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ZCD_counter:CounterUDB:sC8:counterdp:u0\/clock            datapathcell4       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ZCD_counter:CounterUDB:sC8:counterdp:u0\/z0_comb  datapathcell4   1600   1600  19573  RISE       1
\ZCD_counter:CounterUDB:disable_run_i\/main_2      macrocell80     7586   9186  19607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ZCD_counter:CounterUDB:disable_run_i\/clock_0             macrocell80         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ZCD_counter:CounterUDB:sC8:counterdp:u0\/ce1_comb
Path End       : \ZCD_counter:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \ZCD_counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 20050p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyPWMCLK:R#1 vs. CyPWMCLK:R#2)   31250
- Setup time                                      -350
----------------------------------------------   ----- 
End-of-path required time (ps)                   30900

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10850
-------------------------------------   ----- 
End-of-path arrival time (ps)           10850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ZCD_counter:CounterUDB:sC8:counterdp:u0\/clock            datapathcell4       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ZCD_counter:CounterUDB:sC8:counterdp:u0\/ce1_comb  datapathcell4   1700   1700  20050  RISE       1
\ZCD_counter:CounterUDB:status_0\/main_1            macrocell21     3867   5567  20050  RISE       1
\ZCD_counter:CounterUDB:status_0\/q                 macrocell21     2345   7912  20050  RISE       1
\ZCD_counter:CounterUDB:sSTSReg:stsreg\/status_0    statusicell2    2939  10850  20050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ZCD_counter:CounterUDB:sSTSReg:stsreg\/clock              statusicell2        0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ZCD_counter:CounterUDB:sC8:counterdp:u0\/z0_comb
Path End       : \ZCD_counter:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \ZCD_counter:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 20537p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyPWMCLK:R#1 vs. CyPWMCLK:R#2)   31250
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   28793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8256
-------------------------------------   ---- 
End-of-path arrival time (ps)           8256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ZCD_counter:CounterUDB:sC8:counterdp:u0\/clock            datapathcell4       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ZCD_counter:CounterUDB:sC8:counterdp:u0\/z0_comb  datapathcell4   1600   1600  19573  RISE       1
\ZCD_counter:CounterUDB:underflow_reg_i\/main_0    macrocell81     6656   8256  20537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ZCD_counter:CounterUDB:underflow_reg_i\/clock_0           macrocell81         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_21/q
Path End       : Net_18873/main_0
Capture Clock  : Net_18873/clock_0
Path slack     : 20618p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyPWMCLK:R#1 vs. CyPWMCLK:R#2)   31250
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   28793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8175
-------------------------------------   ---- 
End-of-path arrival time (ps)           8175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
cydff_21/clock_0                                           macrocell121        0      0  RISE       1

Data path
pin name          model name    delay     AT  slack  edge  Fanout
----------------  ------------  -----  -----  -----  ----  ------
cydff_21/q        macrocell121    875    875  20618  RISE       1
Net_18873/main_0  macrocell122   7300   8175  20618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_18873/clock_0                                          macrocell122        0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FB_glitch_detect:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \FB_glitch_detect:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \FB_glitch_detect:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 21444p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyPWMCLK:R#1 vs. CyPWMCLK:R#2)   31250
- Setup time                                     -4240
----------------------------------------------   ----- 
End-of-path required time (ps)                   27010

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5566
-------------------------------------   ---- 
End-of-path arrival time (ps)           5566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FB_glitch_detect:PWMUDB:sP8:pwmdp:u0\/clock               datapathcell3       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\FB_glitch_detect:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell3   1600   1600  19396  RISE       1
\FB_glitch_detect:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell3   3966   5566  21444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FB_glitch_detect:PWMUDB:sP8:pwmdp:u0\/clock               datapathcell3       0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_24/q
Path End       : Net_12256/main_0
Capture Clock  : Net_12256/clock_0
Path slack     : 21589p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyPWMCLK:R#1 vs. CyPWMCLK:R#2)   31250
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   28793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7204
-------------------------------------   ---- 
End-of-path arrival time (ps)           7204
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
cydff_24/clock_0                                           macrocell78         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
cydff_24/q        macrocell78    875    875  21589  RISE       1
Net_12256/main_0  macrocell79   6329   7204  21589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_12256/clock_0                                          macrocell79         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FB_glitch_detect:PWMUDB:runmode_enable\/q
Path End       : Net_12147/main_0
Capture Clock  : Net_12147/clock_0
Path slack     : 21795p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyPWMCLK:R#1 vs. CyPWMCLK:R#2)   31250
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   28793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6998
-------------------------------------   ---- 
End-of-path arrival time (ps)           6998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FB_glitch_detect:PWMUDB:runmode_enable\/clock_0           macrocell61         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\FB_glitch_detect:PWMUDB:runmode_enable\/q  macrocell61    875    875  19192  RISE       1
Net_12147/main_0                            macrocell67   6123   6998  21795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_12147/clock_0                                          macrocell67         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : FB_STABLE/q
Path End       : FB_STABLE/main_1
Capture Clock  : FB_STABLE/clock_0
Path slack     : 21982p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyPWMCLK:R#1 vs. CyPWMCLK:R#2)   31250
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   28793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6811
-------------------------------------   ---- 
End-of-path arrival time (ps)           6811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
FB_STABLE/clock_0                                          macrocell105        0      0  RISE       1

Data path
pin name          model name    delay     AT  slack  edge  Fanout
----------------  ------------  -----  -----  -----  ----  ------
FB_STABLE/q       macrocell105    875    875  10167  RISE       1
FB_STABLE/main_1  macrocell105   5936   6811  21982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
FB_STABLE/clock_0                                          macrocell105        0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FB_glitch_detect:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \FB_glitch_detect:PWMUDB:runmode_enable\/main_2
Capture Clock  : \FB_glitch_detect:PWMUDB:runmode_enable\/clock_0
Path slack     : 22667p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyPWMCLK:R#1 vs. CyPWMCLK:R#2)   31250
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   28793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6126
-------------------------------------   ---- 
End-of-path arrival time (ps)           6126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FB_glitch_detect:PWMUDB:sP8:pwmdp:u0\/clock               datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\FB_glitch_detect:PWMUDB:sP8:pwmdp:u0\/z0_comb   datapathcell3   1600   1600  19396  RISE       1
\FB_glitch_detect:PWMUDB:runmode_enable\/main_2  macrocell61     4526   6126  22667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FB_glitch_detect:PWMUDB:runmode_enable\/clock_0           macrocell61         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FB_glitch_detect:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \FB_glitch_detect:PWMUDB:trig_disable\/main_2
Capture Clock  : \FB_glitch_detect:PWMUDB:trig_disable\/clock_0
Path slack     : 22667p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyPWMCLK:R#1 vs. CyPWMCLK:R#2)   31250
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   28793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6126
-------------------------------------   ---- 
End-of-path arrival time (ps)           6126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FB_glitch_detect:PWMUDB:sP8:pwmdp:u0\/clock               datapathcell3       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\FB_glitch_detect:PWMUDB:sP8:pwmdp:u0\/z0_comb  datapathcell3   1600   1600  19396  RISE       1
\FB_glitch_detect:PWMUDB:trig_disable\/main_2   macrocell62     4526   6126  22667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FB_glitch_detect:PWMUDB:trig_disable\/clock_0             macrocell62         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12147/q
Path End       : fb_nGlitchFilter/clk_en
Capture Clock  : fb_nGlitchFilter/clock_0
Path slack     : 22838p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyPWMCLK:R#1 vs. CyPWMCLK:R#2)   31250
- Setup time                                     -1470
----------------------------------------------   ----- 
End-of-path required time (ps)                   29780

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6942
-------------------------------------   ---- 
End-of-path arrival time (ps)           6942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_12147/clock_0                                          macrocell67         0      0  RISE       1

Data path
pin name                 model name   delay     AT  slack  edge  Fanout
-----------------------  -----------  -----  -----  -----  ----  ------
Net_12147/q              macrocell67    875    875  22838  RISE       1
fb_nGlitchFilter/clk_en  macrocell58   6067   6942  22838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
fb_nGlitchFilter/clock_0                                   macrocell58         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FB_glitch_detect:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_12147/main_2
Capture Clock  : Net_12147/clock_0
Path slack     : 22870p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyPWMCLK:R#1 vs. CyPWMCLK:R#2)   31250
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   28793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5923
-------------------------------------   ---- 
End-of-path arrival time (ps)           5923
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FB_glitch_detect:PWMUDB:sP8:pwmdp:u0\/clock               datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\FB_glitch_detect:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell3   1760   1760  22870  RISE       1
Net_12147/main_2                                 macrocell67     4163   5923  22870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_12147/clock_0                                          macrocell67         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FB_glitch_detect:PWMUDB:runmode_enable\/q
Path End       : \FB_glitch_detect:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \FB_glitch_detect:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 22998p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyPWMCLK:R#1 vs. CyPWMCLK:R#2)   31250
- Setup time                                     -4240
----------------------------------------------   ----- 
End-of-path required time (ps)                   27010

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4012
-------------------------------------   ---- 
End-of-path arrival time (ps)           4012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FB_glitch_detect:PWMUDB:runmode_enable\/clock_0           macrocell61         0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\FB_glitch_detect:PWMUDB:runmode_enable\/q        macrocell61      875    875  19192  RISE       1
\FB_glitch_detect:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell3   3137   4012  22998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FB_glitch_detect:PWMUDB:sP8:pwmdp:u0\/clock               datapathcell3       0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FB_glitch_detect:PWMUDB:sP8:pwmdp:u0\/ce0_comb
Path End       : Net_12147/main_1
Capture Clock  : Net_12147/clock_0
Path slack     : 23027p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyPWMCLK:R#1 vs. CyPWMCLK:R#2)   31250
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   28793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5766
-------------------------------------   ---- 
End-of-path arrival time (ps)           5766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FB_glitch_detect:PWMUDB:sP8:pwmdp:u0\/clock               datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\FB_glitch_detect:PWMUDB:sP8:pwmdp:u0\/ce0_comb  datapathcell3   1610   1610  23027  RISE       1
Net_12147/main_1                                 macrocell67     4156   5766  23027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_12147/clock_0                                          macrocell67         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_peak:ADC_SAR\/eof_udb
Path End       : Net_13728/main_4
Capture Clock  : Net_13728/clock_0
Path slack     : 23101p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (ADC_peak_theACLK(fixed-function):R#1 vs. CyPWMCLK:R#2)   31250
- Setup time                                                             -2457
----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                           28793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5692
-------------------------------------   ---- 
End-of-path arrival time (ps)           5692
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/aclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\ADC_peak:ADC_SAR\/clock                                      sarcell             0      0  RISE       1

Data path
pin name                    model name    delay     AT  slack  edge  Fanout
--------------------------  ------------  -----  -----  -----  ----  ------
\ADC_peak:ADC_SAR\/eof_udb  sarcell        1000   1000  23101  RISE       1
Net_13728/main_4            macrocell123   4692   5692  23101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_13728/clock_0                                          macrocell123        0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ZCD_counter:CounterUDB:sC8:counterdp:u0\/ce1_comb
Path End       : \ZCD_counter:CounterUDB:prevCompare\/main_1
Capture Clock  : \ZCD_counter:CounterUDB:prevCompare\/clock_0
Path slack     : 23239p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyPWMCLK:R#1 vs. CyPWMCLK:R#2)   31250
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   28793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5554
-------------------------------------   ---- 
End-of-path arrival time (ps)           5554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ZCD_counter:CounterUDB:sC8:counterdp:u0\/clock            datapathcell4       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ZCD_counter:CounterUDB:sC8:counterdp:u0\/ce1_comb  datapathcell4   1700   1700  20050  RISE       1
\ZCD_counter:CounterUDB:prevCompare\/main_1         macrocell82     3854   5554  23239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ZCD_counter:CounterUDB:prevCompare\/clock_0               macrocell82         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ZCD_counter:CounterUDB:sC8:counterdp:u0\/z0_comb
Path End       : \ZCD_counter:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \ZCD_counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 23649p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyPWMCLK:R#1 vs. CyPWMCLK:R#2)   31250
- Setup time                                      -350
----------------------------------------------   ----- 
End-of-path required time (ps)                   30900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7251
-------------------------------------   ---- 
End-of-path arrival time (ps)           7251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ZCD_counter:CounterUDB:sC8:counterdp:u0\/clock            datapathcell4       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ZCD_counter:CounterUDB:sC8:counterdp:u0\/z0_comb  datapathcell4   1600   1600  19573  RISE       1
\ZCD_counter:CounterUDB:sSTSReg:stsreg\/status_1   statusicell2    5651   7251  23649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ZCD_counter:CounterUDB:sSTSReg:stsreg\/clock              statusicell2        0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ZCD_counter:CounterUDB:underflow_reg_i\/q
Path End       : \ZCD_counter:CounterUDB:disable_run_i\/main_3
Capture Clock  : \ZCD_counter:CounterUDB:disable_run_i\/clock_0
Path slack     : 23851p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyPWMCLK:R#1 vs. CyPWMCLK:R#2)   31250
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   28793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4942
-------------------------------------   ---- 
End-of-path arrival time (ps)           4942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ZCD_counter:CounterUDB:underflow_reg_i\/clock_0           macrocell81         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\ZCD_counter:CounterUDB:underflow_reg_i\/q     macrocell81    875    875  18742  RISE       1
\ZCD_counter:CounterUDB:disable_run_i\/main_3  macrocell80   4067   4942  23851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ZCD_counter:CounterUDB:disable_run_i\/clock_0             macrocell80         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FB_glitch_detect:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \FB_glitch_detect:PWMUDB:prevCompare1\/main_1
Capture Clock  : \FB_glitch_detect:PWMUDB:prevCompare1\/clock_0
Path slack     : 24402p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyPWMCLK:R#1 vs. CyPWMCLK:R#2)   31250
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   28793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4391
-------------------------------------   ---- 
End-of-path arrival time (ps)           4391
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FB_glitch_detect:PWMUDB:sP8:pwmdp:u0\/clock               datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\FB_glitch_detect:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell3   1760   1760  22870  RISE       1
\FB_glitch_detect:PWMUDB:prevCompare1\/main_1    macrocell63     2631   4391  24402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FB_glitch_detect:PWMUDB:prevCompare1\/clock_0             macrocell63         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FB_glitch_detect:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \FB_glitch_detect:PWMUDB:status_0\/main_2
Capture Clock  : \FB_glitch_detect:PWMUDB:status_0\/clock_0
Path slack     : 24402p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyPWMCLK:R#1 vs. CyPWMCLK:R#2)   31250
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   28793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4391
-------------------------------------   ---- 
End-of-path arrival time (ps)           4391
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FB_glitch_detect:PWMUDB:sP8:pwmdp:u0\/clock               datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\FB_glitch_detect:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell3   1760   1760  22870  RISE       1
\FB_glitch_detect:PWMUDB:status_0\/main_2        macrocell65     2631   4391  24402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FB_glitch_detect:PWMUDB:status_0\/clock_0                 macrocell65         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ZCD_counter:CounterUDB:disable_run_i\/q
Path End       : \ZCD_counter:CounterUDB:disable_run_i\/main_1
Capture Clock  : \ZCD_counter:CounterUDB:disable_run_i\/clock_0
Path slack     : 24511p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyPWMCLK:R#1 vs. CyPWMCLK:R#2)   31250
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   28793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4282
-------------------------------------   ---- 
End-of-path arrival time (ps)           4282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ZCD_counter:CounterUDB:disable_run_i\/clock_0             macrocell80         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\ZCD_counter:CounterUDB:disable_run_i\/q       macrocell80    875    875  13367  RISE       1
\ZCD_counter:CounterUDB:disable_run_i\/main_1  macrocell80   3407   4282  24511  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ZCD_counter:CounterUDB:disable_run_i\/clock_0             macrocell80         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FB_glitch_detect:PWMUDB:sP8:pwmdp:u0\/ce0_comb
Path End       : \FB_glitch_detect:PWMUDB:prevCompare1\/main_0
Capture Clock  : \FB_glitch_detect:PWMUDB:prevCompare1\/clock_0
Path slack     : 24572p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyPWMCLK:R#1 vs. CyPWMCLK:R#2)   31250
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   28793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4221
-------------------------------------   ---- 
End-of-path arrival time (ps)           4221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FB_glitch_detect:PWMUDB:sP8:pwmdp:u0\/clock               datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\FB_glitch_detect:PWMUDB:sP8:pwmdp:u0\/ce0_comb  datapathcell3   1610   1610  23027  RISE       1
\FB_glitch_detect:PWMUDB:prevCompare1\/main_0    macrocell63     2611   4221  24572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FB_glitch_detect:PWMUDB:prevCompare1\/clock_0             macrocell63         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FB_glitch_detect:PWMUDB:sP8:pwmdp:u0\/ce0_comb
Path End       : \FB_glitch_detect:PWMUDB:status_0\/main_1
Capture Clock  : \FB_glitch_detect:PWMUDB:status_0\/clock_0
Path slack     : 24572p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyPWMCLK:R#1 vs. CyPWMCLK:R#2)   31250
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   28793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4221
-------------------------------------   ---- 
End-of-path arrival time (ps)           4221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FB_glitch_detect:PWMUDB:sP8:pwmdp:u0\/clock               datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\FB_glitch_detect:PWMUDB:sP8:pwmdp:u0\/ce0_comb  datapathcell3   1610   1610  23027  RISE       1
\FB_glitch_detect:PWMUDB:status_0\/main_1        macrocell65     2611   4221  24572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FB_glitch_detect:PWMUDB:status_0\/clock_0                 macrocell65         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FB_glitch_detect:PWMUDB:runmode_enable\/q
Path End       : \FB_glitch_detect:PWMUDB:runmode_enable\/main_1
Capture Clock  : \FB_glitch_detect:PWMUDB:runmode_enable\/clock_0
Path slack     : 24790p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyPWMCLK:R#1 vs. CyPWMCLK:R#2)   31250
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   28793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4003
-------------------------------------   ---- 
End-of-path arrival time (ps)           4003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FB_glitch_detect:PWMUDB:runmode_enable\/clock_0           macrocell61         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\FB_glitch_detect:PWMUDB:runmode_enable\/q       macrocell61    875    875  19192  RISE       1
\FB_glitch_detect:PWMUDB:runmode_enable\/main_1  macrocell61   3128   4003  24790  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FB_glitch_detect:PWMUDB:runmode_enable\/clock_0           macrocell61         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FB_glitch_detect:PWMUDB:runmode_enable\/q
Path End       : \FB_glitch_detect:PWMUDB:trig_disable\/main_1
Capture Clock  : \FB_glitch_detect:PWMUDB:trig_disable\/clock_0
Path slack     : 24790p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyPWMCLK:R#1 vs. CyPWMCLK:R#2)   31250
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   28793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4003
-------------------------------------   ---- 
End-of-path arrival time (ps)           4003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FB_glitch_detect:PWMUDB:runmode_enable\/clock_0           macrocell61         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\FB_glitch_detect:PWMUDB:runmode_enable\/q     macrocell61    875    875  19192  RISE       1
\FB_glitch_detect:PWMUDB:trig_disable\/main_1  macrocell62   3128   4003  24790  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FB_glitch_detect:PWMUDB:trig_disable\/clock_0             macrocell62         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13204/q
Path End       : cydff_17/main_0
Capture Clock  : cydff_17/clock_0
Path slack     : 25614p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                       14842
+ Cycle adjust (PWMB_PSB_DMA/termout:R#1 vs. PWMB_PSB_DMA/termout:R#2)   31250
- Setup time                                                             -2457
----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                           43635

Launch Clock Arrival Time                       0
+ Clock path delay                      14842
+ Data path delay                        3179
-------------------------------------   ----- 
End-of-path arrival time (ps)           18021
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PWMB_PSB_DMA/clock                                          drqcell7            0      0  RISE       1
PWMB_PSB_DMA/termout                                        drqcell7         6300   6300  
PWMB_PSB_DMA/termout (TOTAL_ADJUSTMENTS)                    drqcell7            0   6300  RISE       1
--PWMB_PSB_DMA/termout (Clock Phase Adjustment Delay)       drqcell7            0    N/A  
Net_13204/clock_0                                           macrocell87      8542  14842  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_13204/q      macrocell87    875  15717  25614  RISE       1
cydff_17/main_0  macrocell68   2304  18021  25614  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PWMB_PSB_DMA/clock                                          drqcell7            0      0  RISE       1
PWMB_PSB_DMA/termout                                        drqcell7         6300   6300  
PWMB_PSB_DMA/termout (TOTAL_ADJUSTMENTS)                    drqcell7            0   6300  RISE       1
--PWMB_PSB_DMA/termout (Clock Phase Adjustment Delay)       drqcell7            0    N/A  
cydff_17/clock_0                                            macrocell68      8542  14842  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13728/q
Path End       : Net_13728/main_5
Capture Clock  : Net_13728/clock_0
Path slack     : 25619p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyPWMCLK:R#1 vs. CyPWMCLK:R#2)   31250
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   28793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3174
-------------------------------------   ---- 
End-of-path arrival time (ps)           3174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_13728/clock_0                                          macrocell123        0      0  RISE       1

Data path
pin name          model name    delay     AT  slack  edge  Fanout
----------------  ------------  -----  -----  -----  ----  ------
Net_13728/q       macrocell123    875    875  25619  RISE       1
Net_13728/main_5  macrocell123   2299   3174  25619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_13728/clock_0                                          macrocell123        0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FB_glitch_detect:PWMUDB:prevCompare1\/q
Path End       : \FB_glitch_detect:PWMUDB:status_0\/main_0
Capture Clock  : \FB_glitch_detect:PWMUDB:status_0\/clock_0
Path slack     : 25625p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyPWMCLK:R#1 vs. CyPWMCLK:R#2)   31250
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   28793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3168
-------------------------------------   ---- 
End-of-path arrival time (ps)           3168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FB_glitch_detect:PWMUDB:prevCompare1\/clock_0             macrocell63         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\FB_glitch_detect:PWMUDB:prevCompare1\/q   macrocell63    875    875  25625  RISE       1
\FB_glitch_detect:PWMUDB:status_0\/main_0  macrocell65   2293   3168  25625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FB_glitch_detect:PWMUDB:status_0\/clock_0                 macrocell65         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FB_glitch_detect:PWMUDB:trig_disable\/q
Path End       : \FB_glitch_detect:PWMUDB:runmode_enable\/main_3
Capture Clock  : \FB_glitch_detect:PWMUDB:runmode_enable\/clock_0
Path slack     : 25625p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyPWMCLK:R#1 vs. CyPWMCLK:R#2)   31250
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   28793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3168
-------------------------------------   ---- 
End-of-path arrival time (ps)           3168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FB_glitch_detect:PWMUDB:trig_disable\/clock_0             macrocell62         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\FB_glitch_detect:PWMUDB:trig_disable\/q         macrocell62    875    875  25625  RISE       1
\FB_glitch_detect:PWMUDB:runmode_enable\/main_3  macrocell61   2293   3168  25625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FB_glitch_detect:PWMUDB:runmode_enable\/clock_0           macrocell61         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FB_glitch_detect:PWMUDB:trig_disable\/q
Path End       : \FB_glitch_detect:PWMUDB:trig_disable\/main_3
Capture Clock  : \FB_glitch_detect:PWMUDB:trig_disable\/clock_0
Path slack     : 25625p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyPWMCLK:R#1 vs. CyPWMCLK:R#2)   31250
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   28793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3168
-------------------------------------   ---- 
End-of-path arrival time (ps)           3168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FB_glitch_detect:PWMUDB:trig_disable\/clock_0             macrocell62         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\FB_glitch_detect:PWMUDB:trig_disable\/q       macrocell62    875    875  25625  RISE       1
\FB_glitch_detect:PWMUDB:trig_disable\/main_3  macrocell62   2293   3168  25625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FB_glitch_detect:PWMUDB:trig_disable\/clock_0             macrocell62         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FB_glitch_detect:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \FB_glitch_detect:PWMUDB:runmode_enable\/main_0
Capture Clock  : \FB_glitch_detect:PWMUDB:runmode_enable\/clock_0
Path slack     : 25632p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyPWMCLK:R#1 vs. CyPWMCLK:R#2)   31250
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   28793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3161
-------------------------------------   ---- 
End-of-path arrival time (ps)           3161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FB_glitch_detect:PWMUDB:genblk1:ctrlreg\/clock            controlcell4        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FB_glitch_detect:PWMUDB:genblk1:ctrlreg\/control_7  controlcell4    847    847  25632  RISE       1
\FB_glitch_detect:PWMUDB:runmode_enable\/main_0      macrocell61    2314   3161  25632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FB_glitch_detect:PWMUDB:runmode_enable\/clock_0           macrocell61         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FB_glitch_detect:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \FB_glitch_detect:PWMUDB:trig_disable\/main_0
Capture Clock  : \FB_glitch_detect:PWMUDB:trig_disable\/clock_0
Path slack     : 25632p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyPWMCLK:R#1 vs. CyPWMCLK:R#2)   31250
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   28793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3161
-------------------------------------   ---- 
End-of-path arrival time (ps)           3161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FB_glitch_detect:PWMUDB:genblk1:ctrlreg\/clock            controlcell4        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FB_glitch_detect:PWMUDB:genblk1:ctrlreg\/control_7  controlcell4    847    847  25632  RISE       1
\FB_glitch_detect:PWMUDB:trig_disable\/main_0        macrocell62    2314   3161  25632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FB_glitch_detect:PWMUDB:trig_disable\/clock_0             macrocell62         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FB_glitch_detect:PWMUDB:prevCompare2\/q
Path End       : \FB_glitch_detect:PWMUDB:status_1\/main_0
Capture Clock  : \FB_glitch_detect:PWMUDB:status_1\/clock_0
Path slack     : 25633p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyPWMCLK:R#1 vs. CyPWMCLK:R#2)   31250
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   28793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3160
-------------------------------------   ---- 
End-of-path arrival time (ps)           3160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FB_glitch_detect:PWMUDB:prevCompare2\/clock_0             macrocell64         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\FB_glitch_detect:PWMUDB:prevCompare2\/q   macrocell64    875    875  25633  RISE       1
\FB_glitch_detect:PWMUDB:status_1\/main_0  macrocell66   2285   3160  25633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FB_glitch_detect:PWMUDB:status_1\/clock_0                 macrocell66         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FB_glitch_detect:PWMUDB:status_1\/q
Path End       : \FB_glitch_detect:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \FB_glitch_detect:PWMUDB:genblk8:stsreg\/clock
Path slack     : 27127p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyPWMCLK:R#1 vs. CyPWMCLK:R#2)   31250
- Setup time                                      -350
----------------------------------------------   ----- 
End-of-path required time (ps)                   30900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3773
-------------------------------------   ---- 
End-of-path arrival time (ps)           3773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FB_glitch_detect:PWMUDB:status_1\/clock_0                 macrocell66         0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FB_glitch_detect:PWMUDB:status_1\/q               macrocell66     875    875  27127  RISE       1
\FB_glitch_detect:PWMUDB:genblk8:stsreg\/status_1  statusicell1   2898   3773  27127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FB_glitch_detect:PWMUDB:genblk8:stsreg\/clock             statusicell1        0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FB_glitch_detect:PWMUDB:status_0\/q
Path End       : \FB_glitch_detect:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \FB_glitch_detect:PWMUDB:genblk8:stsreg\/clock
Path slack     : 27134p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyPWMCLK:R#1 vs. CyPWMCLK:R#2)   31250
- Setup time                                      -350
----------------------------------------------   ----- 
End-of-path required time (ps)                   30900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3766
-------------------------------------   ---- 
End-of-path arrival time (ps)           3766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FB_glitch_detect:PWMUDB:status_0\/clock_0                 macrocell65         0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FB_glitch_detect:PWMUDB:status_0\/q               macrocell65     875    875  27134  RISE       1
\FB_glitch_detect:PWMUDB:genblk8:stsreg\/status_0  statusicell1   2891   3766  27134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FB_glitch_detect:PWMUDB:genblk8:stsreg\/clock             statusicell1        0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 40079p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (UART_CLK:R#1 vs. UART_CLK:R#2)   62500
- Setup time                                     -4330
----------------------------------------------   ----- 
End-of-path required time (ps)                   58170

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18091
-------------------------------------   ----- 
End-of-path arrival time (ps)           18091
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell89         0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART:BUART:tx_state_1\/q                      macrocell89      875    875  40079  RISE       1
\UART:BUART:counter_load_not\/main_0           macrocell27     7995   8870  40079  RISE       1
\UART:BUART:counter_load_not\/q                macrocell27     2345  11215  40079  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell6   6876  18091  40079  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell6       0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 44983p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (UART_CLK:R#1 vs. UART_CLK:R#2)   62500
- Setup time                                     -3760
----------------------------------------------   ----- 
End-of-path required time (ps)                   58740

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13757
-------------------------------------   ----- 
End-of-path arrival time (ps)           13757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell93         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q     macrocell93    875    875  44983  RISE       1
\UART:BUART:rx_counter_load\/main_0  macrocell30   8279   9154  44983  RISE       1
\UART:BUART:rx_counter_load\/q       macrocell30   2345  11499  44983  RISE       1
\UART:BUART:sRX:RxBitCounter\/load   count7cell    2258  13757  44983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_0\/main_0
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 47513p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (UART_CLK:R#1 vs. UART_CLK:R#2)   62500
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   60043

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12530
-------------------------------------   ----- 
End-of-path arrival time (ps)           12530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell89         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:tx_state_1\/q       macrocell89    875    875  40079  RISE       1
\UART:BUART:tx_state_0\/main_0  macrocell90  11655  12530  47513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell90         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART:BUART:sTX:TxSts\/clock
Path slack     : 47827p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (UART_CLK:R#1 vs. UART_CLK:R#2)   62500
- Setup time                                      -350
----------------------------------------------   ----- 
End-of-path required time (ps)                   62150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14323
-------------------------------------   ----- 
End-of-path arrival time (ps)           14323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell90         0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
\UART:BUART:tx_state_0\/q        macrocell90     875    875  42724  RISE       1
\UART:BUART:tx_status_0\/main_1  macrocell28    8780   9655  47827  RISE       1
\UART:BUART:tx_status_0\/q       macrocell28    2345  12000  47827  RISE       1
\UART:BUART:sTX:TxSts\/status_0  statusicell3   2323  14323  47827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxSts\/clock                               statusicell3        0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_2\/main_0
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 48051p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (UART_CLK:R#1 vs. UART_CLK:R#2)   62500
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   60043

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11992
-------------------------------------   ----- 
End-of-path arrival time (ps)           11992
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell89         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:tx_state_1\/q       macrocell89    875    875  40079  RISE       1
\UART:BUART:tx_state_2\/main_0  macrocell91  11117  11992  48051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell91         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 48610p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (UART_CLK:R#1 vs. UART_CLK:R#2)   62500
- Setup time                                     -4210
----------------------------------------------   ----- 
End-of-path required time (ps)                   58290

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9680
-------------------------------------   ---- 
End-of-path arrival time (ps)           9680
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell93         0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q         macrocell93      875    875  44983  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell7   8805   9680  48610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell7       0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 48651p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (UART_CLK:R#1 vs. UART_CLK:R#2)   62500
- Setup time                                     -4210
----------------------------------------------   ----- 
End-of-path required time (ps)                   58290

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9639
-------------------------------------   ---- 
End-of-path arrival time (ps)           9639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell90         0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\UART:BUART:tx_state_0\/q                macrocell90      875    875  42724  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell5   8764   9639  48651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell5       0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:tx_state_0\/main_3
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 48961p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (UART_CLK:R#1 vs. UART_CLK:R#2)   62500
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   60043

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11082
-------------------------------------   ----- 
End-of-path arrival time (ps)           11082
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell5       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell5   2510   2510  48961  RISE       1
\UART:BUART:tx_state_0\/main_3                  macrocell90     8572  11082  48961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell90         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_bitclk\/main_0
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 49824p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (UART_CLK:R#1 vs. UART_CLK:R#2)   62500
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   60043

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10219
-------------------------------------   ----- 
End-of-path arrival time (ps)           10219
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell89         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:tx_state_1\/q      macrocell89    875    875  40079  RISE       1
\UART:BUART:tx_bitclk\/main_0  macrocell92   9344  10219  49824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell92         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:txn\/main_2
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 50379p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (UART_CLK:R#1 vs. UART_CLK:R#2)   62500
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9664
-------------------------------------   ---- 
End-of-path arrival time (ps)           9664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell90         0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:tx_state_0\/q  macrocell90    875    875  42724  RISE       1
\UART:BUART:txn\/main_2    macrocell88   8789   9664  50379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell88         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_1\/main_1
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 50379p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (UART_CLK:R#1 vs. UART_CLK:R#2)   62500
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9664
-------------------------------------   ---- 
End-of-path arrival time (ps)           9664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell90         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:tx_state_0\/q       macrocell90    875    875  42724  RISE       1
\UART:BUART:tx_state_1\/main_1  macrocell89   8789   9664  50379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell89         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 50689p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (UART_CLK:R#1 vs. UART_CLK:R#2)   62500
- Setup time                                      -350
----------------------------------------------   ----- 
End-of-path required time (ps)                   62150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11461
-------------------------------------   ----- 
End-of-path arrival time (ps)           11461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell7       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell7   2510   2510  50689  RISE       1
\UART:BUART:rx_status_4\/main_1                 macrocell32     2234   4744  50689  RISE       1
\UART:BUART:rx_status_4\/q                      macrocell32     2345   7089  50689  RISE       1
\UART:BUART:sRX:RxSts\/status_4                 statusicell4    4372  11461  50689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell4        0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_0\/main_2
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 50808p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (UART_CLK:R#1 vs. UART_CLK:R#2)   62500
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9235
-------------------------------------   ---- 
End-of-path arrival time (ps)           9235
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell6    130    130  41165  RISE       1
\UART:BUART:tx_state_0\/main_2               macrocell90     9105   9235  50808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell90         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:txn\/main_4
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 50847p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (UART_CLK:R#1 vs. UART_CLK:R#2)   62500
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9196
-------------------------------------   ---- 
End-of-path arrival time (ps)           9196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell91         0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:tx_state_2\/q  macrocell91    875    875  43066  RISE       1
\UART:BUART:txn\/main_4    macrocell88   8321   9196  50847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell88         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_1\/main_3
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 50847p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (UART_CLK:R#1 vs. UART_CLK:R#2)   62500
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9196
-------------------------------------   ---- 
End-of-path arrival time (ps)           9196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell91         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:tx_state_2\/q       macrocell91    875    875  43066  RISE       1
\UART:BUART:tx_state_1\/main_3  macrocell89   8321   9196  50847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell89         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_0\/main_0
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 50889p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (UART_CLK:R#1 vs. UART_CLK:R#2)   62500
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9154
-------------------------------------   ---- 
End-of-path arrival time (ps)           9154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell93         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell93    875    875  44983  RISE       1
\UART:BUART:rx_state_0\/main_0    macrocell94   8279   9154  50889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell94         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 51263p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (UART_CLK:R#1 vs. UART_CLK:R#2)   62500
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8780
-------------------------------------   ---- 
End-of-path arrival time (ps)           8780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell93         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell93    875    875  44983  RISE       1
\UART:BUART:rx_load_fifo\/main_0  macrocell95   7905   8780  51263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell95         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_3\/main_0
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 51263p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (UART_CLK:R#1 vs. UART_CLK:R#2)   62500
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8780
-------------------------------------   ---- 
End-of-path arrival time (ps)           8780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell93         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell93    875    875  44983  RISE       1
\UART:BUART:rx_state_3\/main_0    macrocell96   7905   8780  51263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell96         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_2\/main_0
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 51263p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (UART_CLK:R#1 vs. UART_CLK:R#2)   62500
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8780
-------------------------------------   ---- 
End-of-path arrival time (ps)           8780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell93         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell93    875    875  44983  RISE       1
\UART:BUART:rx_state_2\/main_0    macrocell97   7905   8780  51263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell97         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_2\/main_2
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 51344p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (UART_CLK:R#1 vs. UART_CLK:R#2)   62500
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8699
-------------------------------------   ---- 
End-of-path arrival time (ps)           8699
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell6    130    130  41165  RISE       1
\UART:BUART:tx_state_2\/main_2               macrocell91     8569   8699  51344  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell91         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 52824p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (UART_CLK:R#1 vs. UART_CLK:R#2)   62500
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7219
-------------------------------------   ---- 
End-of-path arrival time (ps)           7219
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell93         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q        macrocell93    875    875  44983  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_0  macrocell99   6344   7219  52824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell99         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_status_3\/main_0
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 52824p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (UART_CLK:R#1 vs. UART_CLK:R#2)   62500
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7219
-------------------------------------   ---- 
End-of-path arrival time (ps)           7219
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell93         0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell93     875    875  44983  RISE       1
\UART:BUART:rx_status_3\/main_0   macrocell102   6344   7219  52824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell102        0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:txn\/main_6
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 52959p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (UART_CLK:R#1 vs. UART_CLK:R#2)   62500
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7084
-------------------------------------   ---- 
End-of-path arrival time (ps)           7084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell92         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:tx_bitclk\/q  macrocell92    875    875  52959  RISE       1
\UART:BUART:txn\/main_6   macrocell88   6209   7084  52959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell88         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_1\/main_5
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 52959p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (UART_CLK:R#1 vs. UART_CLK:R#2)   62500
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7084
-------------------------------------   ---- 
End-of-path arrival time (ps)           7084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell92         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell92    875    875  52959  RISE       1
\UART:BUART:tx_state_1\/main_5  macrocell89   6209   7084  52959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell89         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_bitclk\/main_2
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 52987p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (UART_CLK:R#1 vs. UART_CLK:R#2)   62500
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7056
-------------------------------------   ---- 
End-of-path arrival time (ps)           7056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell6    130    130  41165  RISE       1
\UART:BUART:tx_bitclk\/main_2                macrocell92     6926   7056  52987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell92         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_2\/main_4
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 53015p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (UART_CLK:R#1 vs. UART_CLK:R#2)   62500
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7028
-------------------------------------   ---- 
End-of-path arrival time (ps)           7028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell6    130    130  53015  RISE       1
\UART:BUART:tx_state_2\/main_4               macrocell91     6898   7028  53015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell91         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 53045p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (UART_CLK:R#1 vs. UART_CLK:R#2)   62500
- Setup time                                     -4210
----------------------------------------------   ----- 
End-of-path required time (ps)                   58290

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5245
-------------------------------------   ---- 
End-of-path arrival time (ps)           5245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell98         0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\UART:BUART:rx_bitclk_enable\/q          macrocell98      875    875  53045  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell7   4370   5245  53045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell7       0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 53344p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (UART_CLK:R#1 vs. UART_CLK:R#2)   62500
- Setup time                                     -4210
----------------------------------------------   ----- 
End-of-path required time (ps)                   58290

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4946
-------------------------------------   ---- 
End-of-path arrival time (ps)           4946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell6    130    130  41165  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell5   4816   4946  53344  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell5       0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 53559p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (UART_CLK:R#1 vs. UART_CLK:R#2)   62500
- Setup time                                     -4210
----------------------------------------------   ----- 
End-of-path required time (ps)                   58290

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4731
-------------------------------------   ---- 
End-of-path arrival time (ps)           4731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell89         0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\UART:BUART:tx_state_1\/q                macrocell89      875    875  40079  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell5   3856   4731  53559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell5       0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 54132p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (UART_CLK:R#1 vs. UART_CLK:R#2)   62500
- Setup time                                     -4210
----------------------------------------------   ----- 
End-of-path required time (ps)                   58290

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4158
-------------------------------------   ---- 
End-of-path arrival time (ps)           4158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell94         0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\UART:BUART:rx_state_0\/q                macrocell94      875    875  49985  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell7   3283   4158  54132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell7       0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_1\/main_2
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 54137p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (UART_CLK:R#1 vs. UART_CLK:R#2)   62500
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5906
-------------------------------------   ---- 
End-of-path arrival time (ps)           5906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell6    130    130  41165  RISE       1
\UART:BUART:tx_state_1\/main_2               macrocell89     5776   5906  54137  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell89         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_0\/main_2
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 54257p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (UART_CLK:R#1 vs. UART_CLK:R#2)   62500
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5786
-------------------------------------   ---- 
End-of-path arrival time (ps)           5786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell98         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell98    875    875  53045  RISE       1
\UART:BUART:rx_state_0\/main_2   macrocell94   4911   5786  54257  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell94         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 54389p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (UART_CLK:R#1 vs. UART_CLK:R#2)   62500
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5654
-------------------------------------   ---- 
End-of-path arrival time (ps)           5654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1360   1360  54389  RISE       1
\UART:BUART:rx_bitclk_enable\/main_0   macrocell98   4294   5654  54389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell98         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART:BUART:txn\/main_3
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 54681p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (UART_CLK:R#1 vs. UART_CLK:R#2)   62500
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5362
-------------------------------------   ---- 
End-of-path arrival time (ps)           5362
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell5       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell5   3060   3060  54681  RISE       1
\UART:BUART:txn\/main_3                macrocell88     2302   5362  54681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell88         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_2\/main_5
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 54891p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (UART_CLK:R#1 vs. UART_CLK:R#2)   62500
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5152
-------------------------------------   ---- 
End-of-path arrival time (ps)           5152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell92         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell92    875    875  52959  RISE       1
\UART:BUART:tx_state_2\/main_5  macrocell91   4277   5152  54891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell91         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:pollcount_1\/main_0
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 54949p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (UART_CLK:R#1 vs. UART_CLK:R#2)   62500
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5094
-------------------------------------   ---- 
End-of-path arrival time (ps)           5094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell     1360   1360  54389  RISE       1
\UART:BUART:pollcount_1\/main_0        macrocell100   3734   5094  54949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell100        0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:pollcount_0\/main_0
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 54949p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (UART_CLK:R#1 vs. UART_CLK:R#2)   62500
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5094
-------------------------------------   ---- 
End-of-path arrival time (ps)           5094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell     1360   1360  54389  RISE       1
\UART:BUART:pollcount_0\/main_0        macrocell101   3734   5094  54949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell101        0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 55161p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (UART_CLK:R#1 vs. UART_CLK:R#2)   62500
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4882
-------------------------------------   ---- 
End-of-path arrival time (ps)           4882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell98         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:rx_bitclk_enable\/q   macrocell98    875    875  53045  RISE       1
\UART:BUART:rx_load_fifo\/main_2  macrocell95   4007   4882  55161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell95         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_3\/main_2
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 55161p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (UART_CLK:R#1 vs. UART_CLK:R#2)   62500
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4882
-------------------------------------   ---- 
End-of-path arrival time (ps)           4882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell98         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell98    875    875  53045  RISE       1
\UART:BUART:rx_state_3\/main_2   macrocell96   4007   4882  55161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell96         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_2\/main_2
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 55161p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (UART_CLK:R#1 vs. UART_CLK:R#2)   62500
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4882
-------------------------------------   ---- 
End-of-path arrival time (ps)           4882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell98         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell98    875    875  53045  RISE       1
\UART:BUART:rx_state_2\/main_2   macrocell97   4007   4882  55161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell97         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 55249p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (UART_CLK:R#1 vs. UART_CLK:R#2)   62500
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4794
-------------------------------------   ---- 
End-of-path arrival time (ps)           4794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell94         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:rx_state_0\/q               macrocell94    875    875  49985  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_1  macrocell99   3919   4794  55249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell99         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_status_3\/main_1
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 55249p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (UART_CLK:R#1 vs. UART_CLK:R#2)   62500
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4794
-------------------------------------   ---- 
End-of-path arrival time (ps)           4794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell94         0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
\UART:BUART:rx_state_0\/q        macrocell94     875    875  49985  RISE       1
\UART:BUART:rx_status_3\/main_1  macrocell102   3919   4794  55249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell102        0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_bitclk\/main_1
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 55259p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (UART_CLK:R#1 vs. UART_CLK:R#2)   62500
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4784
-------------------------------------   ---- 
End-of-path arrival time (ps)           4784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell90         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:tx_state_0\/q      macrocell90    875    875  42724  RISE       1
\UART:BUART:tx_bitclk\/main_1  macrocell92   3909   4784  55259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell92         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:txn\/main_1
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 55320p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (UART_CLK:R#1 vs. UART_CLK:R#2)   62500
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4723
-------------------------------------   ---- 
End-of-path arrival time (ps)           4723
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell89         0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:tx_state_1\/q  macrocell89    875    875  40079  RISE       1
\UART:BUART:txn\/main_1    macrocell88   3848   4723  55320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell88         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_1\/main_0
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 55320p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (UART_CLK:R#1 vs. UART_CLK:R#2)   62500
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4723
-------------------------------------   ---- 
End-of-path arrival time (ps)           4723
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell89         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:tx_state_1\/q       macrocell89    875    875  40079  RISE       1
\UART:BUART:tx_state_1\/main_0  macrocell89   3848   4723  55320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell89         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 55391p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (UART_CLK:R#1 vs. UART_CLK:R#2)   62500
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4652
-------------------------------------   ---- 
End-of-path arrival time (ps)           4652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell96         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:rx_state_3\/q               macrocell96    875    875  50273  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_2  macrocell99   3777   4652  55391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell99         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_status_3\/main_4
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 55391p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (UART_CLK:R#1 vs. UART_CLK:R#2)   62500
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4652
-------------------------------------   ---- 
End-of-path arrival time (ps)           4652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell96         0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
\UART:BUART:rx_state_3\/q        macrocell96     875    875  50273  RISE       1
\UART:BUART:rx_status_3\/main_4  macrocell102   3777   4652  55391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell102        0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_0\/main_5
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 55417p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (UART_CLK:R#1 vs. UART_CLK:R#2)   62500
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4626
-------------------------------------   ---- 
End-of-path arrival time (ps)           4626
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell92         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell92    875    875  52959  RISE       1
\UART:BUART:tx_state_0\/main_5  macrocell90   3751   4626  55417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell90         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:txn\/main_5
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 55519p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (UART_CLK:R#1 vs. UART_CLK:R#2)   62500
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4524
-------------------------------------   ---- 
End-of-path arrival time (ps)           4524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell6    130    130  53015  RISE       1
\UART:BUART:txn\/main_5                      macrocell88     4394   4524  55519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell88         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_1\/main_4
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 55519p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (UART_CLK:R#1 vs. UART_CLK:R#2)   62500
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4524
-------------------------------------   ---- 
End-of-path arrival time (ps)           4524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell6    130    130  53015  RISE       1
\UART:BUART:tx_state_1\/main_4               macrocell89     4394   4524  55519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell89         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 55568p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (UART_CLK:R#1 vs. UART_CLK:R#2)   62500
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4475
-------------------------------------   ---- 
End-of-path arrival time (ps)           4475
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell97         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:rx_state_2\/q               macrocell97    875    875  50576  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_3  macrocell99   3600   4475  55568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell99         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_status_3\/main_5
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 55568p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (UART_CLK:R#1 vs. UART_CLK:R#2)   62500
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4475
-------------------------------------   ---- 
End-of-path arrival time (ps)           4475
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell97         0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
\UART:BUART:rx_state_2\/q        macrocell97     875    875  50576  RISE       1
\UART:BUART:rx_status_3\/main_5  macrocell102   3600   4475  55568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell102        0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_bitclk\/main_3
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 55583p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (UART_CLK:R#1 vs. UART_CLK:R#2)   62500
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4460
-------------------------------------   ---- 
End-of-path arrival time (ps)           4460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell91         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:tx_state_2\/q      macrocell91    875    875  43066  RISE       1
\UART:BUART:tx_bitclk\/main_3  macrocell92   3585   4460  55583  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell92         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 55674p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (UART_CLK:R#1 vs. UART_CLK:R#2)   62500
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4369
-------------------------------------   ---- 
End-of-path arrival time (ps)           4369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1360   1360  55674  RISE       1
\UART:BUART:rx_bitclk_enable\/main_1   macrocell98   3009   4369  55674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell98         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:pollcount_1\/main_1
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 55691p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (UART_CLK:R#1 vs. UART_CLK:R#2)   62500
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4352
-------------------------------------   ---- 
End-of-path arrival time (ps)           4352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell     1360   1360  55674  RISE       1
\UART:BUART:pollcount_1\/main_1        macrocell100   2992   4352  55691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell100        0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:pollcount_0\/main_1
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 55691p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (UART_CLK:R#1 vs. UART_CLK:R#2)   62500
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4352
-------------------------------------   ---- 
End-of-path arrival time (ps)           4352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell     1360   1360  55674  RISE       1
\UART:BUART:pollcount_0\/main_1        macrocell101   2992   4352  55691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell101        0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 55832p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (UART_CLK:R#1 vs. UART_CLK:R#2)   62500
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4211
-------------------------------------   ---- 
End-of-path arrival time (ps)           4211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_0  count7cell    1360   1360  55832  RISE       1
\UART:BUART:rx_bitclk_enable\/main_2   macrocell98   2851   4211  55832  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell98         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_0\/main_1
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 55891p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (UART_CLK:R#1 vs. UART_CLK:R#2)   62500
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4152
-------------------------------------   ---- 
End-of-path arrival time (ps)           4152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell94         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:rx_state_0\/q       macrocell94    875    875  49985  RISE       1
\UART:BUART:rx_state_0\/main_1  macrocell94   3277   4152  55891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell94         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 55951p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (UART_CLK:R#1 vs. UART_CLK:R#2)   62500
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4092
-------------------------------------   ---- 
End-of-path arrival time (ps)           4092
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1360   1360  55951  RISE       1
\UART:BUART:rx_load_fifo\/main_7       macrocell95   2732   4092  55951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell95         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_3\/main_7
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 55951p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (UART_CLK:R#1 vs. UART_CLK:R#2)   62500
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4092
-------------------------------------   ---- 
End-of-path arrival time (ps)           4092
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1360   1360  55951  RISE       1
\UART:BUART:rx_state_3\/main_7         macrocell96   2732   4092  55951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell96         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_2\/main_7
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 55951p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (UART_CLK:R#1 vs. UART_CLK:R#2)   62500
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4092
-------------------------------------   ---- 
End-of-path arrival time (ps)           4092
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1360   1360  55951  RISE       1
\UART:BUART:rx_state_2\/main_7         macrocell97   2732   4092  55951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell97         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 55956p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (UART_CLK:R#1 vs. UART_CLK:R#2)   62500
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4087
-------------------------------------   ---- 
End-of-path arrival time (ps)           4087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1360   1360  55956  RISE       1
\UART:BUART:rx_load_fifo\/main_5       macrocell95   2727   4087  55956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell95         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_3\/main_5
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 55956p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (UART_CLK:R#1 vs. UART_CLK:R#2)   62500
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4087
-------------------------------------   ---- 
End-of-path arrival time (ps)           4087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1360   1360  55956  RISE       1
\UART:BUART:rx_state_3\/main_5         macrocell96   2727   4087  55956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell96         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_2\/main_5
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 55956p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (UART_CLK:R#1 vs. UART_CLK:R#2)   62500
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4087
-------------------------------------   ---- 
End-of-path arrival time (ps)           4087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1360   1360  55956  RISE       1
\UART:BUART:rx_state_2\/main_5         macrocell97   2727   4087  55956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell97         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 55958p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (UART_CLK:R#1 vs. UART_CLK:R#2)   62500
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4085
-------------------------------------   ---- 
End-of-path arrival time (ps)           4085
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1360   1360  55958  RISE       1
\UART:BUART:rx_load_fifo\/main_6       macrocell95   2725   4085  55958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell95         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_3\/main_6
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 55958p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (UART_CLK:R#1 vs. UART_CLK:R#2)   62500
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4085
-------------------------------------   ---- 
End-of-path arrival time (ps)           4085
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1360   1360  55958  RISE       1
\UART:BUART:rx_state_3\/main_6         macrocell96   2725   4085  55958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell96         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_2\/main_6
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 55958p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (UART_CLK:R#1 vs. UART_CLK:R#2)   62500
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4085
-------------------------------------   ---- 
End-of-path arrival time (ps)           4085
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1360   1360  55958  RISE       1
\UART:BUART:rx_state_2\/main_6         macrocell97   2725   4085  55958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell97         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_0\/main_8
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 55969p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (UART_CLK:R#1 vs. UART_CLK:R#2)   62500
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4074
-------------------------------------   ---- 
End-of-path arrival time (ps)           4074
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1360   1360  55951  RISE       1
\UART:BUART:rx_state_0\/main_8         macrocell94   2714   4074  55969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell94         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_0\/main_7
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 55991p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (UART_CLK:R#1 vs. UART_CLK:R#2)   62500
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4052
-------------------------------------   ---- 
End-of-path arrival time (ps)           4052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1360   1360  55958  RISE       1
\UART:BUART:rx_state_0\/main_7         macrocell94   2692   4052  55991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell94         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_0\/main_6
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 55994p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (UART_CLK:R#1 vs. UART_CLK:R#2)   62500
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4049
-------------------------------------   ---- 
End-of-path arrival time (ps)           4049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1360   1360  55956  RISE       1
\UART:BUART:rx_state_0\/main_6         macrocell94   2689   4049  55994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell94         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 56022p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (UART_CLK:R#1 vs. UART_CLK:R#2)   62500
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4021
-------------------------------------   ---- 
End-of-path arrival time (ps)           4021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell94         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:rx_state_0\/q         macrocell94    875    875  49985  RISE       1
\UART:BUART:rx_load_fifo\/main_1  macrocell95   3146   4021  56022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell95         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_3\/main_1
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 56022p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (UART_CLK:R#1 vs. UART_CLK:R#2)   62500
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4021
-------------------------------------   ---- 
End-of-path arrival time (ps)           4021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell94         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:rx_state_0\/q       macrocell94    875    875  49985  RISE       1
\UART:BUART:rx_state_3\/main_1  macrocell96   3146   4021  56022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell96         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_2\/main_1
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 56022p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (UART_CLK:R#1 vs. UART_CLK:R#2)   62500
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4021
-------------------------------------   ---- 
End-of-path arrival time (ps)           4021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell94         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:rx_state_0\/q       macrocell94    875    875  49985  RISE       1
\UART:BUART:rx_state_2\/main_1  macrocell97   3146   4021  56022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell97         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_0\/main_1
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 56147p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (UART_CLK:R#1 vs. UART_CLK:R#2)   62500
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3896
-------------------------------------   ---- 
End-of-path arrival time (ps)           3896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell90         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:tx_state_0\/q       macrocell90    875    875  42724  RISE       1
\UART:BUART:tx_state_0\/main_1  macrocell90   3021   3896  56147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell90         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_2\/main_1
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 56151p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (UART_CLK:R#1 vs. UART_CLK:R#2)   62500
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3892
-------------------------------------   ---- 
End-of-path arrival time (ps)           3892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell90         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:tx_state_0\/q       macrocell90    875    875  42724  RISE       1
\UART:BUART:tx_state_2\/main_1  macrocell91   3017   3892  56151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell91         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_0\/main_4
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 56179p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (UART_CLK:R#1 vs. UART_CLK:R#2)   62500
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3864
-------------------------------------   ---- 
End-of-path arrival time (ps)           3864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell96         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:rx_state_3\/q       macrocell96    875    875  50273  RISE       1
\UART:BUART:rx_state_0\/main_4  macrocell94   2989   3864  56179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell94         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 56182p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (UART_CLK:R#1 vs. UART_CLK:R#2)   62500
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3861
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell96         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:rx_state_3\/q         macrocell96    875    875  50273  RISE       1
\UART:BUART:rx_load_fifo\/main_3  macrocell95   2986   3861  56182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell95         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_3\/main_3
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 56182p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (UART_CLK:R#1 vs. UART_CLK:R#2)   62500
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3861
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell96         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:rx_state_3\/q       macrocell96    875    875  50273  RISE       1
\UART:BUART:rx_state_3\/main_3  macrocell96   2986   3861  56182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell96         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_2\/main_3
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 56182p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (UART_CLK:R#1 vs. UART_CLK:R#2)   62500
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3861
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell96         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:rx_state_3\/q       macrocell96    875    875  50273  RISE       1
\UART:BUART:rx_state_2\/main_3  macrocell97   2986   3861  56182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell97         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:txn\/q
Path End       : \UART:BUART:txn\/main_0
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 56366p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (UART_CLK:R#1 vs. UART_CLK:R#2)   62500
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3677
-------------------------------------   ---- 
End-of-path arrival time (ps)           3677
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell88         0      0  RISE       1

Data path
pin name                 model name   delay     AT  slack  edge  Fanout
-----------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:txn\/q       macrocell88    875    875  56366  RISE       1
\UART:BUART:txn\/main_0  macrocell88   2802   3677  56366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell88         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:pollcount_1\/main_3
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 56374p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (UART_CLK:R#1 vs. UART_CLK:R#2)   62500
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3669
-------------------------------------   ---- 
End-of-path arrival time (ps)           3669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell101        0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
\UART:BUART:pollcount_0\/q       macrocell101    875    875  48298  RISE       1
\UART:BUART:pollcount_1\/main_3  macrocell100   2794   3669  56374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell100        0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:pollcount_0\/main_2
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 56374p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (UART_CLK:R#1 vs. UART_CLK:R#2)   62500
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3669
-------------------------------------   ---- 
End-of-path arrival time (ps)           3669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell101        0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
\UART:BUART:pollcount_0\/q       macrocell101    875    875  48298  RISE       1
\UART:BUART:pollcount_0\/main_2  macrocell101   2794   3669  56374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell101        0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:pollcount_1\/main_2
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 56390p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (UART_CLK:R#1 vs. UART_CLK:R#2)   62500
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3653
-------------------------------------   ---- 
End-of-path arrival time (ps)           3653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell100        0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
\UART:BUART:pollcount_1\/q       macrocell100    875    875  48322  RISE       1
\UART:BUART:pollcount_1\/main_2  macrocell100   2778   3653  56390  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell100        0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_0\/main_5
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 56482p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (UART_CLK:R#1 vs. UART_CLK:R#2)   62500
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell97         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:rx_state_2\/q       macrocell97    875    875  50576  RISE       1
\UART:BUART:rx_state_0\/main_5  macrocell94   2686   3561  56482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell94         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_2\/main_3
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 56485p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (UART_CLK:R#1 vs. UART_CLK:R#2)   62500
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell91         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:tx_state_2\/q       macrocell91    875    875  43066  RISE       1
\UART:BUART:tx_state_2\/main_3  macrocell91   2683   3558  56485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell91         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 56490p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (UART_CLK:R#1 vs. UART_CLK:R#2)   62500
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell97         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:rx_state_2\/q         macrocell97    875    875  50576  RISE       1
\UART:BUART:rx_load_fifo\/main_4  macrocell95   2678   3553  56490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell95         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_3\/main_4
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 56490p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (UART_CLK:R#1 vs. UART_CLK:R#2)   62500
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell97         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:rx_state_2\/q       macrocell97    875    875  50576  RISE       1
\UART:BUART:rx_state_3\/main_4  macrocell96   2678   3553  56490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell96         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_2\/main_4
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 56490p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (UART_CLK:R#1 vs. UART_CLK:R#2)   62500
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell97         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:rx_state_2\/q       macrocell97    875    875  50576  RISE       1
\UART:BUART:rx_state_2\/main_4  macrocell97   2678   3553  56490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell97         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_0\/main_4
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 56493p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (UART_CLK:R#1 vs. UART_CLK:R#2)   62500
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell91         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:tx_state_2\/q       macrocell91    875    875  43066  RISE       1
\UART:BUART:tx_state_0\/main_4  macrocell90   2675   3550  56493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell90         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_status_3\/main_2
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 56558p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (UART_CLK:R#1 vs. UART_CLK:R#2)   62500
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3485
-------------------------------------   ---- 
End-of-path arrival time (ps)           3485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell98         0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell98     875    875  53045  RISE       1
\UART:BUART:rx_status_3\/main_2  macrocell102   2610   3485  56558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell102        0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_load_fifo\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 56730p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (UART_CLK:R#1 vs. UART_CLK:R#2)   62500
- Setup time                                     -2190
----------------------------------------------   ----- 
End-of-path required time (ps)                   60310

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3580
-------------------------------------   ---- 
End-of-path arrival time (ps)           3580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell95         0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\UART:BUART:rx_load_fifo\/q            macrocell95      875    875  51862  RISE       1
\UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell7   2705   3580  56730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell7       0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_last\/q
Path End       : \UART:BUART:rx_state_2\/main_8
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 56927p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (UART_CLK:R#1 vs. UART_CLK:R#2)   62500
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3116
-------------------------------------   ---- 
End-of-path arrival time (ps)           3116
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell103        0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\UART:BUART:rx_last\/q          macrocell103    875    875  56927  RISE       1
\UART:BUART:rx_state_2\/main_8  macrocell97    2241   3116  56927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell97         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_status_3\/q
Path End       : \UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 57597p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (UART_CLK:R#1 vs. UART_CLK:R#2)   62500
- Setup time                                      -350
----------------------------------------------   ----- 
End-of-path required time (ps)                   62150

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4553
-------------------------------------   ---- 
End-of-path arrival time (ps)           4553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell102        0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
\UART:BUART:rx_status_3\/q       macrocell102    875    875  57597  RISE       1
\UART:BUART:sRX:RxSts\/status_3  statusicell4   3678   4553  57597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell4        0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \temp_pwm:PWMUDB:runmode_enable\/q
Path End       : \temp_pwm:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \temp_pwm:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 989516p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyINTCLK:R#1 vs. CyINTCLK:R#2)   1000000
- Setup time                                       -4240
----------------------------------------------   ------- 
End-of-path required time (ps)                    995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6244
-------------------------------------   ---- 
End-of-path arrival time (ps)           6244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\temp_pwm:PWMUDB:runmode_enable\/clock_0                   macrocell111        0      0  RISE       1

Data path
pin name                                  model name      delay     AT   slack  edge  Fanout
----------------------------------------  --------------  -----  -----  ------  ----  ------
\temp_pwm:PWMUDB:runmode_enable\/q        macrocell111      875    875  989516  RISE       1
\temp_pwm:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell15   5369   6244  989516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\temp_pwm:PWMUDB:sP8:pwmdp:u0\/clock                       datapathcell15      0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \interrupter1:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \interrupter1:PWMUDB:runmode_enable\/main_0
Capture Clock  : \interrupter1:PWMUDB:runmode_enable\/clock_0
Path slack     : 990055p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyINTCLK:R#1 vs. CyINTCLK:R#2)   1000000
- Setup time                                       -2457
----------------------------------------------   ------- 
End-of-path required time (ps)                    997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7488
-------------------------------------   ---- 
End-of-path arrival time (ps)           7488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\interrupter1:PWMUDB:genblk1:ctrlreg\/clock                controlcell1        0      0  RISE       1

Data path
pin name                                         model name    delay     AT   slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  ------  ----  ------
\interrupter1:PWMUDB:genblk1:ctrlreg\/control_7  controlcell1    847    847  990055  RISE       1
\interrupter1:PWMUDB:runmode_enable\/main_0      macrocell51    6641   7488  990055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\interrupter1:PWMUDB:runmode_enable\/clock_0               macrocell51         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \interrupter1:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \interrupter1:PWMUDB:trig_disable\/main_0
Capture Clock  : \interrupter1:PWMUDB:trig_disable\/clock_0
Path slack     : 990055p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyINTCLK:R#1 vs. CyINTCLK:R#2)   1000000
- Setup time                                       -2457
----------------------------------------------   ------- 
End-of-path required time (ps)                    997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7488
-------------------------------------   ---- 
End-of-path arrival time (ps)           7488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\interrupter1:PWMUDB:genblk1:ctrlreg\/clock                controlcell1        0      0  RISE       1

Data path
pin name                                         model name    delay     AT   slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  ------  ----  ------
\interrupter1:PWMUDB:genblk1:ctrlreg\/control_7  controlcell1    847    847  990055  RISE       1
\interrupter1:PWMUDB:trig_disable\/main_0        macrocell52    6641   7488  990055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\interrupter1:PWMUDB:trig_disable\/clock_0                 macrocell52         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \interrupter1:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \interrupter1:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \interrupter1:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 990090p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyINTCLK:R#1 vs. CyINTCLK:R#2)   1000000
- Setup time                                       -4240
----------------------------------------------   ------- 
End-of-path required time (ps)                    995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5670
-------------------------------------   ---- 
End-of-path arrival time (ps)           5670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\interrupter1:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\interrupter1:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    530    530  987780  RISE       1
\interrupter1:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    530  987780  RISE       1
\interrupter1:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   1920   2450  987780  RISE       1
\interrupter1:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   3220   5670  990090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\interrupter1:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \interrupter1:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \interrupter1:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \interrupter1:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 990090p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyINTCLK:R#1 vs. CyINTCLK:R#2)   1000000
- Setup time                                       -4240
----------------------------------------------   ------- 
End-of-path required time (ps)                    995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5670
-------------------------------------   ---- 
End-of-path arrival time (ps)           5670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\interrupter1:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\interrupter1:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    530    530  987780  RISE       1
\interrupter1:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    530  987780  RISE       1
\interrupter1:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   1920   2450  987780  RISE       1
\interrupter1:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell2   3220   5670  990090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\interrupter1:PWMUDB:sP16:pwmdp:u1\/clock                  datapathcell2       0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \temp_pwm:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \temp_pwm:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \temp_pwm:PWMUDB:genblk8:stsreg\/clock
Path slack     : 990194p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyINTCLK:R#1 vs. CyINTCLK:R#2)   1000000
- Setup time                                        -350
----------------------------------------------   ------- 
End-of-path required time (ps)                    999650

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9456
-------------------------------------   ---- 
End-of-path arrival time (ps)           9456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\temp_pwm:PWMUDB:sP8:pwmdp:u0\/clock                       datapathcell15      0      0  RISE       1

Data path
pin name                                   model name      delay     AT   slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  ------  ----  ------
\temp_pwm:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell15   1600   1600  990194  RISE       1
\temp_pwm:PWMUDB:status_2\/main_1          macrocell42      3208   4808  990194  RISE       1
\temp_pwm:PWMUDB:status_2\/q               macrocell42      2345   7153  990194  RISE       1
\temp_pwm:PWMUDB:genblk8:stsreg\/status_2  statusicell7     2303   9456  990194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\temp_pwm:PWMUDB:genblk8:stsreg\/clock                     statusicell7        0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \interrupter1:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : Net_7037/main_1
Capture Clock  : Net_7037/clock_0
Path slack     : 991338p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyINTCLK:R#1 vs. CyINTCLK:R#2)   1000000
- Setup time                                       -2457
----------------------------------------------   ------- 
End-of-path required time (ps)                    997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6205
-------------------------------------   ---- 
End-of-path arrival time (ps)           6205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\interrupter1:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\interrupter1:PWMUDB:sP16:pwmdp:u0\/z0       datapathcell1    530    530  987780  RISE       1
\interrupter1:PWMUDB:sP16:pwmdp:u1\/z0i      datapathcell2      0    530  987780  RISE       1
\interrupter1:PWMUDB:sP16:pwmdp:u1\/z0_comb  datapathcell2   1920   2450  987780  RISE       1
Net_7037/main_1                              macrocell54     3755   6205  991338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_7037/clock_0                                           macrocell54         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \temp_pwm:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \temp_pwm:PWMUDB:prevCompare1\/main_0
Capture Clock  : \temp_pwm:PWMUDB:prevCompare1\/clock_0
Path slack     : 991383p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyINTCLK:R#1 vs. CyINTCLK:R#2)   1000000
- Setup time                                       -2457
----------------------------------------------   ------- 
End-of-path required time (ps)                    997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6160
-------------------------------------   ---- 
End-of-path arrival time (ps)           6160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\temp_pwm:PWMUDB:sP8:pwmdp:u0\/clock                       datapathcell15      0      0  RISE       1

Data path
pin name                                 model name      delay     AT   slack  edge  Fanout
---------------------------------------  --------------  -----  -----  ------  ----  ------
\temp_pwm:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell15   1760   1760  991383  RISE       1
\temp_pwm:PWMUDB:prevCompare1\/main_0    macrocell112     4400   6160  991383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\temp_pwm:PWMUDB:prevCompare1\/clock_0                     macrocell112        0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \temp_pwm:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \temp_pwm:PWMUDB:status_0\/main_1
Capture Clock  : \temp_pwm:PWMUDB:status_0\/clock_0
Path slack     : 991383p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyINTCLK:R#1 vs. CyINTCLK:R#2)   1000000
- Setup time                                       -2457
----------------------------------------------   ------- 
End-of-path required time (ps)                    997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6160
-------------------------------------   ---- 
End-of-path arrival time (ps)           6160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\temp_pwm:PWMUDB:sP8:pwmdp:u0\/clock                       datapathcell15      0      0  RISE       1

Data path
pin name                                 model name      delay     AT   slack  edge  Fanout
---------------------------------------  --------------  -----  -----  ------  ----  ------
\temp_pwm:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell15   1760   1760  991383  RISE       1
\temp_pwm:PWMUDB:status_0\/main_1        macrocell114     4400   6160  991383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\temp_pwm:PWMUDB:status_0\/clock_0                         macrocell114        0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \interrupter1:PWMUDB:runmode_enable\/q
Path End       : \interrupter1:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \interrupter1:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 991679p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyINTCLK:R#1 vs. CyINTCLK:R#2)   1000000
- Setup time                                       -4240
----------------------------------------------   ------- 
End-of-path required time (ps)                    995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4081
-------------------------------------   ---- 
End-of-path arrival time (ps)           4081
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\interrupter1:PWMUDB:runmode_enable\/clock_0               macrocell51         0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\interrupter1:PWMUDB:runmode_enable\/q         macrocell51      875    875  989369  RISE       1
\interrupter1:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell1   3206   4081  991679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\interrupter1:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \interrupter1:PWMUDB:runmode_enable\/q
Path End       : \interrupter1:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \interrupter1:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 991680p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyINTCLK:R#1 vs. CyINTCLK:R#2)   1000000
- Setup time                                       -4240
----------------------------------------------   ------- 
End-of-path required time (ps)                    995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4080
-------------------------------------   ---- 
End-of-path arrival time (ps)           4080
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\interrupter1:PWMUDB:runmode_enable\/clock_0               macrocell51         0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\interrupter1:PWMUDB:runmode_enable\/q         macrocell51      875    875  989369  RISE       1
\interrupter1:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell2   3205   4080  991680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\interrupter1:PWMUDB:sP16:pwmdp:u1\/clock                  datapathcell2       0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \interrupter1:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \interrupter1:PWMUDB:runmode_enable\/main_2
Capture Clock  : \interrupter1:PWMUDB:runmode_enable\/clock_0
Path slack     : 991856p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyINTCLK:R#1 vs. CyINTCLK:R#2)   1000000
- Setup time                                       -2457
----------------------------------------------   ------- 
End-of-path required time (ps)                    997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5687
-------------------------------------   ---- 
End-of-path arrival time (ps)           5687
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\interrupter1:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\interrupter1:PWMUDB:sP16:pwmdp:u0\/z0       datapathcell1    530    530  987780  RISE       1
\interrupter1:PWMUDB:sP16:pwmdp:u1\/z0i      datapathcell2      0    530  987780  RISE       1
\interrupter1:PWMUDB:sP16:pwmdp:u1\/z0_comb  datapathcell2   1920   2450  987780  RISE       1
\interrupter1:PWMUDB:runmode_enable\/main_2  macrocell51     3237   5687  991856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\interrupter1:PWMUDB:runmode_enable\/clock_0               macrocell51         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \interrupter1:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \interrupter1:PWMUDB:trig_disable\/main_2
Capture Clock  : \interrupter1:PWMUDB:trig_disable\/clock_0
Path slack     : 991856p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyINTCLK:R#1 vs. CyINTCLK:R#2)   1000000
- Setup time                                       -2457
----------------------------------------------   ------- 
End-of-path required time (ps)                    997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5687
-------------------------------------   ---- 
End-of-path arrival time (ps)           5687
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\interrupter1:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\interrupter1:PWMUDB:sP16:pwmdp:u0\/z0       datapathcell1    530    530  987780  RISE       1
\interrupter1:PWMUDB:sP16:pwmdp:u1\/z0i      datapathcell2      0    530  987780  RISE       1
\interrupter1:PWMUDB:sP16:pwmdp:u1\/z0_comb  datapathcell2   1920   2450  987780  RISE       1
\interrupter1:PWMUDB:trig_disable\/main_2    macrocell52     3237   5687  991856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\interrupter1:PWMUDB:trig_disable\/clock_0                 macrocell52         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \temp_pwm:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \temp_pwm:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \temp_pwm:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 991858p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyINTCLK:R#1 vs. CyINTCLK:R#2)   1000000
- Setup time                                       -4240
----------------------------------------------   ------- 
End-of-path required time (ps)                    995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3902
-------------------------------------   ---- 
End-of-path arrival time (ps)           3902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\temp_pwm:PWMUDB:sP8:pwmdp:u0\/clock                       datapathcell15      0      0  RISE       1

Data path
pin name                                  model name      delay     AT   slack  edge  Fanout
----------------------------------------  --------------  -----  -----  ------  ----  ------
\temp_pwm:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell15   1600   1600  990194  RISE       1
\temp_pwm:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell15   2302   3902  991858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\temp_pwm:PWMUDB:sP8:pwmdp:u0\/clock                       datapathcell15      0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \temp_pwm:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_16816/main_1
Capture Clock  : Net_16816/clock_0
Path slack     : 991949p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyINTCLK:R#1 vs. CyINTCLK:R#2)   1000000
- Setup time                                       -2457
----------------------------------------------   ------- 
End-of-path required time (ps)                    997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5594
-------------------------------------   ---- 
End-of-path arrival time (ps)           5594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\temp_pwm:PWMUDB:sP8:pwmdp:u0\/clock                       datapathcell15      0      0  RISE       1

Data path
pin name                                 model name      delay     AT   slack  edge  Fanout
---------------------------------------  --------------  -----  -----  ------  ----  ------
\temp_pwm:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell15   1760   1760  991383  RISE       1
Net_16816/main_1                         macrocell116     3834   5594  991949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_16816/clock_0                                          macrocell116        0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \temp_pwm:PWMUDB:runmode_enable\/q
Path End       : Net_16816/main_0
Capture Clock  : Net_16816/clock_0
Path slack     : 992206p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyINTCLK:R#1 vs. CyINTCLK:R#2)   1000000
- Setup time                                       -2457
----------------------------------------------   ------- 
End-of-path required time (ps)                    997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5337
-------------------------------------   ---- 
End-of-path arrival time (ps)           5337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\temp_pwm:PWMUDB:runmode_enable\/clock_0                   macrocell111        0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\temp_pwm:PWMUDB:runmode_enable\/q  macrocell111    875    875  989516  RISE       1
Net_16816/main_0                    macrocell116   4462   5337  992206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_16816/clock_0                                          macrocell116        0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \interrupter1:PWMUDB:runmode_enable\/q
Path End       : Net_7037/main_0
Capture Clock  : Net_7037/clock_0
Path slack     : 992548p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyINTCLK:R#1 vs. CyINTCLK:R#2)   1000000
- Setup time                                       -2457
----------------------------------------------   ------- 
End-of-path required time (ps)                    997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4995
-------------------------------------   ---- 
End-of-path arrival time (ps)           4995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\interrupter1:PWMUDB:runmode_enable\/clock_0               macrocell51         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\interrupter1:PWMUDB:runmode_enable\/q  macrocell51    875    875  989369  RISE       1
Net_7037/main_0                         macrocell54   4120   4995  992548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_7037/clock_0                                           macrocell54         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \interrupter1:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : int1/main_2
Capture Clock  : int1/clock_0
Path slack     : 992617p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyINTCLK:R#1 vs. CyINTCLK:R#2)   1000000
- Setup time                                       -2457
----------------------------------------------   ------- 
End-of-path required time (ps)                    997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4926
-------------------------------------   ---- 
End-of-path arrival time (ps)           4926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\interrupter1:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\interrupter1:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   1060   1060  992617  RISE       1
\interrupter1:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   1060  992617  RISE       1
\interrupter1:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   1560   2620  992617  RISE       1
int1/main_2                                   macrocell53     2306   4926  992617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
int1/clock_0                                               macrocell53         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \interrupter1:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : int1/main_1
Capture Clock  : int1/clock_0
Path slack     : 992751p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyINTCLK:R#1 vs. CyINTCLK:R#2)   1000000
- Setup time                                       -2457
----------------------------------------------   ------- 
End-of-path required time (ps)                    997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4792
-------------------------------------   ---- 
End-of-path arrival time (ps)           4792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\interrupter1:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\interrupter1:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell1    870    870  992751  RISE       1
\interrupter1:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell2      0    870  992751  RISE       1
\interrupter1:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell2   1590   2460  992751  RISE       1
int1/main_1                                   macrocell53     2332   4792  992751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
int1/clock_0                                               macrocell53         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \temp_pwm:PWMUDB:runmode_enable\/q
Path End       : Net_16817/main_0
Capture Clock  : Net_16817/clock_0
Path slack     : 993177p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyINTCLK:R#1 vs. CyINTCLK:R#2)   1000000
- Setup time                                       -2457
----------------------------------------------   ------- 
End-of-path required time (ps)                    997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4366
-------------------------------------   ---- 
End-of-path arrival time (ps)           4366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\temp_pwm:PWMUDB:runmode_enable\/clock_0                   macrocell111        0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\temp_pwm:PWMUDB:runmode_enable\/q  macrocell111    875    875  989516  RISE       1
Net_16817/main_0                    macrocell117   3491   4366  993177  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_16817/clock_0                                          macrocell117        0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \interrupter1:PWMUDB:runmode_enable\/q
Path End       : int1/main_0
Capture Clock  : int1/clock_0
Path slack     : 993474p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyINTCLK:R#1 vs. CyINTCLK:R#2)   1000000
- Setup time                                       -2457
----------------------------------------------   ------- 
End-of-path required time (ps)                    997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4069
-------------------------------------   ---- 
End-of-path arrival time (ps)           4069
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\interrupter1:PWMUDB:runmode_enable\/clock_0               macrocell51         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\interrupter1:PWMUDB:runmode_enable\/q  macrocell51    875    875  989369  RISE       1
int1/main_0                             macrocell53   3194   4069  993474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
int1/clock_0                                               macrocell53         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \interrupter1:PWMUDB:runmode_enable\/q
Path End       : \interrupter1:PWMUDB:runmode_enable\/main_1
Capture Clock  : \interrupter1:PWMUDB:runmode_enable\/clock_0
Path slack     : 993474p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyINTCLK:R#1 vs. CyINTCLK:R#2)   1000000
- Setup time                                       -2457
----------------------------------------------   ------- 
End-of-path required time (ps)                    997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4069
-------------------------------------   ---- 
End-of-path arrival time (ps)           4069
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\interrupter1:PWMUDB:runmode_enable\/clock_0               macrocell51         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\interrupter1:PWMUDB:runmode_enable\/q       macrocell51    875    875  989369  RISE       1
\interrupter1:PWMUDB:runmode_enable\/main_1  macrocell51   3194   4069  993474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\interrupter1:PWMUDB:runmode_enable\/clock_0               macrocell51         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \interrupter1:PWMUDB:runmode_enable\/q
Path End       : \interrupter1:PWMUDB:trig_disable\/main_1
Capture Clock  : \interrupter1:PWMUDB:trig_disable\/clock_0
Path slack     : 993474p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyINTCLK:R#1 vs. CyINTCLK:R#2)   1000000
- Setup time                                       -2457
----------------------------------------------   ------- 
End-of-path required time (ps)                    997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4069
-------------------------------------   ---- 
End-of-path arrival time (ps)           4069
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\interrupter1:PWMUDB:runmode_enable\/clock_0               macrocell51         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\interrupter1:PWMUDB:runmode_enable\/q     macrocell51    875    875  989369  RISE       1
\interrupter1:PWMUDB:trig_disable\/main_1  macrocell52   3194   4069  993474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\interrupter1:PWMUDB:trig_disable\/clock_0                 macrocell52         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : int1/q
Path End       : cydff_7/main_0
Capture Clock  : cydff_7/clock_0
Path slack     : 994049p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyINTCLK:R#1 vs. CyINTCLK:R#2)   1000000
- Setup time                                       -2457
----------------------------------------------   ------- 
End-of-path required time (ps)                    997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3494
-------------------------------------   ---- 
End-of-path arrival time (ps)           3494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
int1/clock_0                                               macrocell53         0      0  RISE       1

Data path
pin name        model name   delay     AT   slack  edge  Fanout
--------------  -----------  -----  -----  ------  ----  ------
int1/q          macrocell53    875    875  994049  RISE       1
cydff_7/main_0  macrocell56   2619   3494  994049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
cydff_7/clock_0                                            macrocell56         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \temp_pwm:PWMUDB:prevCompare2\/q
Path End       : \temp_pwm:PWMUDB:status_1\/main_0
Capture Clock  : \temp_pwm:PWMUDB:status_1\/clock_0
Path slack     : 994356p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyINTCLK:R#1 vs. CyINTCLK:R#2)   1000000
- Setup time                                       -2457
----------------------------------------------   ------- 
End-of-path required time (ps)                    997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3187
-------------------------------------   ---- 
End-of-path arrival time (ps)           3187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\temp_pwm:PWMUDB:prevCompare2\/clock_0                     macrocell113        0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\temp_pwm:PWMUDB:prevCompare2\/q   macrocell113    875    875  994356  RISE       1
\temp_pwm:PWMUDB:status_1\/main_0  macrocell115   2312   3187  994356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\temp_pwm:PWMUDB:status_1\/clock_0                         macrocell115        0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \interrupter1:PWMUDB:trig_disable\/q
Path End       : \interrupter1:PWMUDB:runmode_enable\/main_3
Capture Clock  : \interrupter1:PWMUDB:runmode_enable\/clock_0
Path slack     : 994362p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyINTCLK:R#1 vs. CyINTCLK:R#2)   1000000
- Setup time                                       -2457
----------------------------------------------   ------- 
End-of-path required time (ps)                    997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3181
-------------------------------------   ---- 
End-of-path arrival time (ps)           3181
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\interrupter1:PWMUDB:trig_disable\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\interrupter1:PWMUDB:trig_disable\/q         macrocell52    875    875  994362  RISE       1
\interrupter1:PWMUDB:runmode_enable\/main_3  macrocell51   2306   3181  994362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\interrupter1:PWMUDB:runmode_enable\/clock_0               macrocell51         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \interrupter1:PWMUDB:trig_disable\/q
Path End       : \interrupter1:PWMUDB:trig_disable\/main_3
Capture Clock  : \interrupter1:PWMUDB:trig_disable\/clock_0
Path slack     : 994362p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyINTCLK:R#1 vs. CyINTCLK:R#2)   1000000
- Setup time                                       -2457
----------------------------------------------   ------- 
End-of-path required time (ps)                    997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3181
-------------------------------------   ---- 
End-of-path arrival time (ps)           3181
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\interrupter1:PWMUDB:trig_disable\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\interrupter1:PWMUDB:trig_disable\/q       macrocell52    875    875  994362  RISE       1
\interrupter1:PWMUDB:trig_disable\/main_3  macrocell52   2306   3181  994362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\interrupter1:PWMUDB:trig_disable\/clock_0                 macrocell52         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_7/q
Path End       : interrupter/main_0
Capture Clock  : interrupter/clock_0
Path slack     : 994371p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyINTCLK:R#1 vs. CyINTCLK:R#2)   1000000
- Setup time                                       -2457
----------------------------------------------   ------- 
End-of-path required time (ps)                    997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3172
-------------------------------------   ---- 
End-of-path arrival time (ps)           3172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
cydff_7/clock_0                                            macrocell56         0      0  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
cydff_7/q           macrocell56    875    875  994371  RISE       1
interrupter/main_0  macrocell57   2297   3172  994371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
interrupter/clock_0                                        macrocell57         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \temp_pwm:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \temp_pwm:PWMUDB:runmode_enable\/main_0
Capture Clock  : \temp_pwm:PWMUDB:runmode_enable\/clock_0
Path slack     : 994373p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyINTCLK:R#1 vs. CyINTCLK:R#2)   1000000
- Setup time                                       -2457
----------------------------------------------   ------- 
End-of-path required time (ps)                    997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3170
-------------------------------------   ---- 
End-of-path arrival time (ps)           3170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\temp_pwm:PWMUDB:genblk1:ctrlreg\/clock                    controlcell11       0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\temp_pwm:PWMUDB:genblk1:ctrlreg\/control_7  controlcell11    847    847  994373  RISE       1
\temp_pwm:PWMUDB:runmode_enable\/main_0      macrocell111    2323   3170  994373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\temp_pwm:PWMUDB:runmode_enable\/clock_0                   macrocell111        0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \temp_pwm:PWMUDB:prevCompare1\/q
Path End       : \temp_pwm:PWMUDB:status_0\/main_0
Capture Clock  : \temp_pwm:PWMUDB:status_0\/clock_0
Path slack     : 994375p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyINTCLK:R#1 vs. CyINTCLK:R#2)   1000000
- Setup time                                       -2457
----------------------------------------------   ------- 
End-of-path required time (ps)                    997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3168
-------------------------------------   ---- 
End-of-path arrival time (ps)           3168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\temp_pwm:PWMUDB:prevCompare1\/clock_0                     macrocell112        0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\temp_pwm:PWMUDB:prevCompare1\/q   macrocell112    875    875  994375  RISE       1
\temp_pwm:PWMUDB:status_0\/main_0  macrocell114   2293   3168  994375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\temp_pwm:PWMUDB:status_0\/clock_0                         macrocell114        0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \temp_pwm:PWMUDB:status_1\/q
Path End       : \temp_pwm:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \temp_pwm:PWMUDB:genblk8:stsreg\/clock
Path slack     : 996462p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyINTCLK:R#1 vs. CyINTCLK:R#2)   1000000
- Setup time                                        -350
----------------------------------------------   ------- 
End-of-path required time (ps)                    999650

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3188
-------------------------------------   ---- 
End-of-path arrival time (ps)           3188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\temp_pwm:PWMUDB:status_1\/clock_0                         macrocell115        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\temp_pwm:PWMUDB:status_1\/q               macrocell115    875    875  996462  RISE       1
\temp_pwm:PWMUDB:genblk8:stsreg\/status_1  statusicell7   2313   3188  996462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\temp_pwm:PWMUDB:genblk8:stsreg\/clock                     statusicell7        0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \temp_pwm:PWMUDB:status_0\/q
Path End       : \temp_pwm:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \temp_pwm:PWMUDB:genblk8:stsreg\/clock
Path slack     : 996479p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyINTCLK:R#1 vs. CyINTCLK:R#2)   1000000
- Setup time                                        -350
----------------------------------------------   ------- 
End-of-path required time (ps)                    999650

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3171
-------------------------------------   ---- 
End-of-path arrival time (ps)           3171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\temp_pwm:PWMUDB:status_0\/clock_0                         macrocell114        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\temp_pwm:PWMUDB:status_0\/q               macrocell114    875    875  996479  RISE       1
\temp_pwm:PWMUDB:genblk8:stsreg\/status_0  statusicell7   2296   3171  996479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\temp_pwm:PWMUDB:genblk8:stsreg\/clock                     statusicell7        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

