<?xml version="1.0" encoding="UTF-8"?>
<root versionMajor="1" versionMinor="5">
  <kernel name="processStateG" language="clc" vlnv="xilinx.com:hls:processStateG:1.0" attributes="" hash="" preferredWorkGroupSizeMultiple="0" workGroupSize="4096" debug="true" compileOptions=" -g -I /home/klugo/workspace/BiSUNA-U50/src/OCL/Kernels -I /home/klugo/workspace/BiSUNA-U50/src/OCL/Kernels" profileType="" interrupt="true" hwControlProtocol="ap_ctrl_chain">
    <ports>
      <port name="M_AXI_GMEM" mode="master" range="0xFFFFFFFF" dataWidth="128" portType="addressable" base="0x0"/>
      <port name="S_AXI_CONTROL" mode="slave" range="0x1000" dataWidth="32" portType="addressable" base="0x0"/>
    </ports>
    <args>
      <arg name="inputG" addressQualifier="1" id="0" port="M_AXI_GMEM" size="0x8" offset="0x10" hostOffset="0x0" hostSize="0x8" type="CLPType*"/>
      <arg name="outputG" addressQualifier="1" id="1" port="M_AXI_GMEM" size="0x8" offset="0x1C" hostOffset="0x0" hostSize="0x8" type="CLPType*"/>
      <arg name="cells" addressQualifier="1" id="2" port="M_AXI_GMEM" size="0x8" offset="0x28" hostOffset="0x0" hostSize="0x8" type="CLCell*"/>
      <arg name="start" addressQualifier="0" id="3" port="S_AXI_CONTROL" size="0x4" offset="0x34" hostOffset="0x0" hostSize="0x4" type="uint"/>
      <arg name="end" addressQualifier="0" id="4" port="S_AXI_CONTROL" size="0x4" offset="0x3C" hostOffset="0x0" hostSize="0x4" type="uint"/>
    </args>
    <compileWorkGroupSize x="0" y="0" z="0"/>
    <maxWorkGroupSize x="0" y="0" z="0"/>
  </kernel>
</root>
