# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../GA_backUP.srcs/sources_1/imports/sources_1/imports/GA/lfsr_random.sv" \
"../../../../GA_backUP.srcs/sources_1/imports/sources_1/imports/GA/mutation.sv" \
"../../../../GA_backUP.srcs/sim_1/imports/new/mutation_TB.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
