Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Sat Feb 29 18:44:38 2020
| Host         : topalc-S551LB running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_control_sets -verbose -file top_artya7_100_control_sets_placed.rpt
| Design       : top_artya7_100
| Device       : xc7a100t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   420 |
| Unused register locations in slices containing registers |  1738 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           19 |
|      2 |           43 |
|      3 |           75 |
|      4 |          202 |
|      5 |            7 |
|      6 |            7 |
|      7 |            5 |
|      8 |           17 |
|      9 |            8 |
|     10 |            3 |
|     11 |            3 |
|     12 |            2 |
|     14 |            3 |
|     15 |            1 |
|    16+ |           25 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              18 |            6 |
| No           | No                    | Yes                    |              43 |           33 |
| No           | Yes                   | No                     |               1 |            1 |
| Yes          | No                    | No                     |             474 |          225 |
| Yes          | No                    | Yes                    |            1782 |         1068 |
| Yes          | Yes                   | No                     |             160 |           64 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------+--------------------------------------------------------------------+----------------------------------------------------+------------------+----------------+
|          Clock Signal         |                            Enable Signal                           |                  Set/Reset Signal                  | Slice Load Count | Bel Load Count |
+-------------------------------+--------------------------------------------------------------------+----------------------------------------------------+------------------+----------------+
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/mscratch_q_reg[31]_2[0]                          | clkgen/data_type_q_reg[1]                          |                1 |              1 |
|  u_core/core_clock_gate_i/clk | u_core/id_stage_i/controller_i/mstack_epc_q_reg[31]                | clkgen/data_type_q_reg[1]                          |                1 |              1 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/dcsr_q_reg[prv][0][0]                            | clkgen/mstack_epc_q_reg[19]                        |                1 |              1 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/div_en_ex                                        | clkgen/rvalid_o_reg                                |                1 |              1 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/dcsr_d6_out                                      | clkgen/mstack_epc_q_reg[19]                        |                1 |              1 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/dcsr_d6_out                                      | clkgen/rvalid_o_reg                                |                1 |              1 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/mepc_q_reg[31]_1[0]                              | clkgen/data_type_q_reg[1]                          |                1 |              1 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/dscratch1_q_reg[31][0]                           | clkgen/handle_misaligned_q_reg                     |                1 |              1 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/dscratch0_q_reg[31]_0[0]                         | clkgen/handle_misaligned_q_reg                     |                1 |              1 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/mtval_q_reg[31]_0[0]                             | clkgen/rvalid_o_reg                                |                1 |              1 |
|  u_core/core_clock_gate_i/clk |                                                                    | clkgen/mstack_epc_q_reg[19]                        |                1 |              1 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/mie_q_reg[irq_software]_0[0]                     | clkgen/data_type_q_reg[1]                          |                1 |              1 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/mie_q_reg[irq_software]_0[0]                     | clkgen/rvalid_o_reg                                |                1 |              1 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/mscratch_q_reg[31]_2[0]                          | clkgen/rvalid_o_reg                                |                1 |              1 |
|  u_core/core_clock_gate_i/clk | u_core/load_store_unit_i/addr_update                               | clkgen/data_type_q_reg[1]                          |                1 |              1 |
|  u_core/core_clock_gate_i/clk | u_core/load_store_unit_i/addr_update                               | clkgen/handle_misaligned_q_reg                     |                1 |              1 |
|  u_core/core_clock_gate_i/clk | u_core/load_store_unit_i/data_we_q_i_1_n_0                         | clkgen/data_sign_ext_q_reg                         |                1 |              1 |
|  clkgen/clk_sys               |                                                                    | convert_data[2]                                    |                1 |              1 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/mscratch_q_reg[31]_2[0]                          | clkgen/mac_res_q_reg[28]                           |                1 |              1 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[16]                                     | clkgen/instr_rdata_id_o_reg[8]                     |                2 |              2 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/dscratch1_q_reg[31][0]                           | clkgen/mac_res_q_reg[28]                           |                2 |              2 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[8]                                      | clkgen/handle_misaligned_q_reg                     |                1 |              2 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/dscratch0_q_reg[31]_0[0]                         | clkgen/rvalid_o_reg                                |                1 |              2 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/dscratch0_q_reg[31]_0[0]                         | clkgen/mac_res_q_reg[28]                           |                2 |              2 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[10]                                     | clkgen/instr_rdata_id_o_reg[8]                     |                2 |              2 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[11]                                     | clkgen/instr_rdata_id_o_reg[8]                     |                2 |              2 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[13]                                     | clkgen/instr_rdata_id_o_reg[8]                     |                2 |              2 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[14]                                     | clkgen/instr_rdata_id_o_reg[8]                     |                2 |              2 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[15]                                     | clkgen/instr_rdata_id_o_reg[8]                     |                2 |              2 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[12]                                     | clkgen/instr_rdata_id_o_reg[8]                     |                2 |              2 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/dscratch1_q_reg[31][0]                           | clkgen/rvalid_o_reg                                |                2 |              2 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[7]                                      | clkgen/handle_misaligned_q_reg                     |                1 |              2 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[9]                                      | clkgen/instr_rdata_id_o_reg[8]                     |                2 |              2 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[6]                                      | clkgen/handle_misaligned_q_reg                     |                1 |              2 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[5]                                      | clkgen/handle_misaligned_q_reg                     |                1 |              2 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[4]                                      | clkgen/handle_misaligned_q_reg                     |                1 |              2 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[3]                                      | clkgen/handle_misaligned_q_reg                     |                1 |              2 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[2]                                      | clkgen/handle_misaligned_q_reg                     |                1 |              2 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/mhpmcounter_q_reg[1][45][0]                      | clkgen/handle_misaligned_q_reg                     |                2 |              2 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[1]                                      | clkgen/handle_misaligned_q_reg                     |                1 |              2 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[0]                                      | clkgen/handle_misaligned_q_reg                     |                2 |              2 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/mhpmcounter_q_reg[1][45][1]                      | clkgen/handle_misaligned_q_reg                     |                1 |              2 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/rf_reg_tmp_reg[25][31][0]                        | clkgen/instr_rdata_id_o_reg[8]                     |                2 |              2 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/rf_reg_tmp_reg[24][31][0]                        | clkgen/instr_rdata_id_o_reg[8]                     |                2 |              2 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/rf_reg_tmp_reg[20][31][0]                        | clkgen/instr_rdata_id_o_reg[8]                     |                2 |              2 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/mhpmcounter_q_reg[2][45][1]                      | clkgen/handle_misaligned_q_reg                     |                1 |              2 |
|  clkgen/clk_sys               |                                                                    | clkgen/data_type_q_reg[1]                          |                2 |              2 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[23]                                     | clkgen/instr_rdata_id_o_reg[8]                     |                2 |              2 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[22]                                     | clkgen/instr_rdata_id_o_reg[8]                     |                2 |              2 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[24]                                     | clkgen/instr_rdata_id_o_reg[8]                     |                2 |              2 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[21]                                     | clkgen/instr_rdata_id_o_reg[8]                     |                2 |              2 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[20]                                     | clkgen/instr_rdata_id_o_reg[8]                     |                2 |              2 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[19]                                     | clkgen/instr_rdata_id_o_reg[8]                     |                2 |              2 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[25]                                     | clkgen/instr_rdata_id_o_reg[8]                     |                2 |              2 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[18]                                     | clkgen/instr_rdata_id_o_reg[8]                     |                2 |              2 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[26]                                     | clkgen/instr_rdata_id_o_reg[8]                     |                2 |              2 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[17]                                     | clkgen/instr_rdata_id_o_reg[8]                     |                2 |              2 |
|  u_core/core_clock_gate_i/clk | u_core/id_stage_i/controller_i/mstatus_q_reg[mpp][0][0]            | clkgen/handle_misaligned_q_reg                     |                1 |              2 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[27]                                     | clkgen/instr_rdata_id_o_reg[8]                     |                2 |              2 |
|  clkgen/clk_sys               |                                                                    | clkgen/rvalid_o_reg                                |                2 |              2 |
|  u_core/core_clock_gate_i/clk | u_core/id_stage_i/controller_i/mstatus_q_reg[mpp][0][0]            | clkgen/data_type_q_reg[1]                          |                1 |              2 |
|  u_core/core_clock_gate_i/clk |                                                                    | clkgen/data_type_q_reg[1]                          |                2 |              2 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[3]                                      | clkgen/rf_reg_tmp_reg[1][1]                        |                2 |              3 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[24]                                     | clkgen/rf_reg_tmp_reg[25][30]                      |                3 |              3 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[24]                                     | clkgen/handle_misaligned_q_reg                     |                2 |              3 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[2]                                      | clkgen/instr_rdata_id_o_reg[8]                     |                2 |              3 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[2]                                      | clkgen/rf_reg_tmp_reg[1][1]                        |                2 |              3 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[3]                                      | clkgen/instr_rdata_id_o_reg[8]                     |                3 |              3 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[1]                                      | clkgen/instr_rdata_id_o_reg[8]                     |                3 |              3 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[23]                                     | clkgen/rf_reg_tmp_reg[25][30]                      |                3 |              3 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[4]                                      | clkgen/instr_rdata_id_o_reg[8]                     |                2 |              3 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[4]                                      | clkgen/rf_reg_tmp_reg[1][1]                        |                3 |              3 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[23]                                     | clkgen/handle_misaligned_q_reg                     |                3 |              3 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[5]                                      | clkgen/instr_rdata_id_o_reg[8]                     |                3 |              3 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[22]                                     | clkgen/handle_misaligned_q_reg                     |                2 |              3 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[1]                                      | clkgen/rf_reg_tmp_reg[1][1]                        |                2 |              3 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/rf_reg_tmp_reg[20][31][0]                        | clkgen/rf_reg_tmp_reg[17][22]                      |                1 |              3 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[27]                                     | clkgen/rf_reg_tmp_reg[25][30]                      |                3 |              3 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[0]                                      | clkgen/rf_reg_tmp_reg[25][30]                      |                2 |              3 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[27]                                     | clkgen/handle_misaligned_q_reg                     |                2 |              3 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[25]                                     | clkgen/handle_misaligned_q_reg                     |                2 |              3 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[0]                                      | clkgen/instr_rdata_id_o_reg[8]                     |                2 |              3 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/rf_reg_tmp_reg[25][31][0]                        | clkgen/handle_misaligned_q_reg                     |                2 |              3 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/rf_reg_tmp_reg[25][31][0]                        | clkgen/rf_reg_tmp_reg[21][26]                      |                3 |              3 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[25]                                     | clkgen/rf_reg_tmp_reg[25][30]                      |                3 |              3 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/rf_reg_tmp_reg[24][31][0]                        | clkgen/handle_misaligned_q_reg                     |                2 |              3 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/rf_reg_tmp_reg[24][31][0]                        | clkgen/rf_reg_tmp_reg[21][26]                      |                2 |              3 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[26]                                     | clkgen/rf_reg_tmp_reg[25][30]                      |                3 |              3 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/rf_reg_tmp_reg[20][31][0]                        | clkgen/handle_misaligned_q_reg                     |                2 |              3 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[26]                                     | clkgen/handle_misaligned_q_reg                     |                2 |              3 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[17]                                     | clkgen/rf_reg_tmp_reg[17][22]                      |                1 |              3 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[18]                                     | clkgen/handle_misaligned_q_reg                     |                2 |              3 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[11]                                     | clkgen/rf_reg_tmp_reg[9][14]                       |                2 |              3 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[11]                                     | clkgen/handle_misaligned_q_reg                     |                2 |              3 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[5]                                      | clkgen/rf_reg_tmp_reg[5][3]                        |                2 |              3 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[18]                                     | clkgen/rf_reg_tmp_reg[17][22]                      |                2 |              3 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[12]                                     | clkgen/rf_reg_tmp_reg[9][14]                       |                2 |              3 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[12]                                     | clkgen/handle_misaligned_q_reg                     |                3 |              3 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[17]                                     | clkgen/handle_misaligned_q_reg                     |                2 |              3 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[10]                                     | clkgen/handle_misaligned_q_reg                     |                2 |              3 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[13]                                     | clkgen/handle_misaligned_q_reg                     |                2 |              3 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[13]                                     | clkgen/rf_reg_tmp_reg[13][18]                      |                1 |              3 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[14]                                     | clkgen/handle_misaligned_q_reg                     |                2 |              3 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[14]                                     | clkgen/rf_reg_tmp_reg[13][18]                      |                1 |              3 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[15]                                     | clkgen/handle_misaligned_q_reg                     |                2 |              3 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[15]                                     | clkgen/rf_reg_tmp_reg[13][18]                      |                1 |              3 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[16]                                     | clkgen/rf_reg_tmp_reg[13][18]                      |                1 |              3 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[21]                                     | clkgen/rf_reg_tmp_reg[21][26]                      |                1 |              3 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[6]                                      | clkgen/rf_reg_tmp_reg[5][3]                        |                3 |              3 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[22]                                     | clkgen/rf_reg_tmp_reg[25][30]                      |                3 |              3 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[16]                                     | clkgen/handle_misaligned_q_reg                     |                1 |              3 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[9]                                      | clkgen/rf_reg_tmp_reg[9][14]                       |                2 |              3 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[9]                                      | clkgen/handle_misaligned_q_reg                     |                2 |              3 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[21]                                     | clkgen/handle_misaligned_q_reg                     |                2 |              3 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[7]                                      | clkgen/instr_rdata_id_o_reg[8]                     |                3 |              3 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[7]                                      | clkgen/rf_reg_tmp_reg[5][3]                        |                2 |              3 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[6]                                      | clkgen/instr_rdata_id_o_reg[8]                     |                3 |              3 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[20]                                     | clkgen/handle_misaligned_q_reg                     |                2 |              3 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[20]                                     | clkgen/rf_reg_tmp_reg[21][26]                      |                2 |              3 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[8]                                      | clkgen/instr_rdata_id_o_reg[8]                     |                3 |              3 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[8]                                      | clkgen/rf_reg_tmp_reg[5][3]                        |                2 |              3 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[19]                                     | clkgen/handle_misaligned_q_reg                     |                2 |              3 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[19]                                     | clkgen/rf_reg_tmp_reg[17][22]                      |                1 |              3 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[10]                                     | clkgen/rf_reg_tmp_reg[9][14]                       |                2 |              3 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/mie_q_reg[irq_software]_0[0]                     | clkgen/mtval_q_reg[10]                             |                3 |              3 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/mhpmcounter_q_reg[2][45][0]                      | clkgen/handle_misaligned_q_reg                     |                2 |              3 |
|  u_core/core_clock_gate_i/clk | u_core/id_stage_i/controller_i/mtvec_q_reg[31]_1[0]                | clkgen/rvalid_o_reg                                |                2 |              3 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/mcause_q_reg[5][0]                               | clkgen/mtval_q_reg[10]                             |                2 |              3 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/depc_q_reg[31]_0[0]                              | clkgen/handle_misaligned_q_reg                     |                3 |              3 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/mcause_q_reg[5][0]                               | clkgen/mstack_epc_q_reg[19]                        |                2 |              3 |
|  u_core/core_clock_gate_i/clk |                                                                    | clkgen/rf_reg_tmp_reg[25][30]                      |                2 |              3 |
|  u_core/core_clock_gate_i/clk | u_core/cs_registers_i/mhpmcounter_q[0][31]_i_1_n_0                 | clkgen/handle_misaligned_q_reg                     |                2 |              3 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/mhpmcounter_q_reg[0][45][0]                      | clkgen/handle_misaligned_q_reg                     |                1 |              3 |
|  u_core/core_clock_gate_i/clk | u_core/id_stage_i/controller_i/mstack_epc_q_reg[31]                | clkgen/rvalid_o_reg                                |                2 |              3 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/dcsr_d6_out                                      | clkgen/handle_misaligned_q_reg                     |                2 |              3 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/mepc_q_reg[31]_1[0]                              | clkgen/rvalid_o_reg                                |                1 |              3 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/depc_q_reg[31]_0[0]                              | clkgen/rvalid_o_reg                                |                2 |              3 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[14]                                     | clkgen/rf_reg_tmp_reg[9][14]                       |                3 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[26]                                     | clkgen/rf_reg_tmp_reg[1][1]                        |                2 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[14]                                     | clkgen/rf_reg_tmp_reg[1][1]                        |                2 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[14]                                     | clkgen/rf_reg_tmp_reg[21][26]                      |                3 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[14]                                     | clkgen/rf_reg_tmp_reg[5][3]                        |                2 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[27]                                     | clkgen/rf_reg_tmp_reg[17][22]                      |                3 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[14]                                     | clkgen/rf_reg_tmp_reg[17][22]                      |                2 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[26]                                     | clkgen/rf_reg_tmp_reg[13][18]                      |                1 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[13]                                     | clkgen/rf_reg_tmp_reg[25][30]                      |                3 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[12]                                     | clkgen/rf_reg_tmp_reg[13][18]                      |                2 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[14]                                     | clkgen/rf_reg_tmp_reg[25][30]                      |                3 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[26]                                     | clkgen/rf_reg_tmp_reg[21][26]                      |                3 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[15]                                     | clkgen/rf_reg_tmp_reg[17][22]                      |                2 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[26]                                     | clkgen/rf_reg_tmp_reg[5][3]                        |                2 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[15]                                     | clkgen/rf_reg_tmp_reg[9][14]                       |                4 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[15]                                     | clkgen/rf_reg_tmp_reg[5][3]                        |                3 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[15]                                     | clkgen/rf_reg_tmp_reg[21][26]                      |                1 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[15]                                     | clkgen/rf_reg_tmp_reg[1][1]                        |                2 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[26]                                     | clkgen/rf_reg_tmp_reg[9][14]                       |                2 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[15]                                     | clkgen/rf_reg_tmp_reg[25][30]                      |                3 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[16]                                     | clkgen/rf_reg_tmp_reg[17][22]                      |                1 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/ex_block_i/gen_multdiv_fast.multdiv_i/mac_res_q[31]_i_1_n_0 | clkgen/mac_res_q_reg[28]                           |                4 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[16]                                     | clkgen/rf_reg_tmp_reg[9][14]                       |                3 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[16]                                     | clkgen/rf_reg_tmp_reg[5][3]                        |                3 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[11]                                     | clkgen/rf_reg_tmp_reg[1][1]                        |                3 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/mie_q_reg[irq_software]_0[0]                     | clkgen/mstack_epc_q_reg[19]                        |                2 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[8]                                      | clkgen/rf_reg_tmp_reg[25][30]                      |                3 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[8]                                      | clkgen/rf_reg_tmp_reg[13][18]                      |                2 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[10]                                     | clkgen/rf_reg_tmp_reg[17][22]                      |                2 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[10]                                     | clkgen/rf_reg_tmp_reg[5][3]                        |                2 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[10]                                     | clkgen/rf_reg_tmp_reg[21][26]                      |                2 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[10]                                     | clkgen/rf_reg_tmp_reg[1][1]                        |                3 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[10]                                     | clkgen/rf_reg_tmp_reg[25][30]                      |                3 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[10]                                     | clkgen/rf_reg_tmp_reg[13][18]                      |                2 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[11]                                     | clkgen/rf_reg_tmp_reg[17][22]                      |                1 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[27]                                     | clkgen/rf_reg_tmp_reg[9][14]                       |                3 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[11]                                     | clkgen/rf_reg_tmp_reg[5][3]                        |                2 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[11]                                     | clkgen/rf_reg_tmp_reg[21][26]                      |                2 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[13]                                     | clkgen/rf_reg_tmp_reg[1][1]                        |                2 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[11]                                     | clkgen/rf_reg_tmp_reg[25][30]                      |                3 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[11]                                     | clkgen/rf_reg_tmp_reg[13][18]                      |                2 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[12]                                     | clkgen/rf_reg_tmp_reg[17][22]                      |                2 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/dcsr_q_reg[prv][0][0]                            | clkgen/mtval_q_reg[10]                             |                3 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[12]                                     | clkgen/rf_reg_tmp_reg[5][3]                        |                2 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[12]                                     | clkgen/rf_reg_tmp_reg[21][26]                      |                2 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[12]                                     | clkgen/rf_reg_tmp_reg[1][1]                        |                2 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[12]                                     | clkgen/rf_reg_tmp_reg[25][30]                      |                3 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[27]                                     | clkgen/rf_reg_tmp_reg[5][3]                        |                3 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[13]                                     | clkgen/rf_reg_tmp_reg[17][22]                      |                2 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[13]                                     | clkgen/rf_reg_tmp_reg[9][14]                       |                3 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[13]                                     | clkgen/rf_reg_tmp_reg[5][3]                        |                2 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[13]                                     | clkgen/rf_reg_tmp_reg[21][26]                      |                2 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[21]                                     | clkgen/rf_reg_tmp_reg[25][30]                      |                3 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[20]                                     | clkgen/rf_reg_tmp_reg[9][14]                       |                3 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[20]                                     | clkgen/rf_reg_tmp_reg[5][3]                        |                3 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[24]                                     | clkgen/rf_reg_tmp_reg[21][26]                      |                3 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[20]                                     | clkgen/rf_reg_tmp_reg[1][1]                        |                3 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[24]                                     | clkgen/rf_reg_tmp_reg[5][3]                        |                2 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[20]                                     | clkgen/rf_reg_tmp_reg[25][30]                      |                3 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[20]                                     | clkgen/rf_reg_tmp_reg[13][18]                      |                1 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[21]                                     | clkgen/rf_reg_tmp_reg[17][22]                      |                2 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[24]                                     | clkgen/rf_reg_tmp_reg[9][14]                       |                2 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[21]                                     | clkgen/rf_reg_tmp_reg[9][14]                       |                3 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[21]                                     | clkgen/rf_reg_tmp_reg[5][3]                        |                4 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/cs_registers_i/mhpmcounter_q[0][31]_i_1_n_0                 | clkgen/data_type_q_reg[1]                          |                3 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[21]                                     | clkgen/rf_reg_tmp_reg[1][1]                        |                3 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[24]                                     | clkgen/rf_reg_tmp_reg[17][22]                      |                1 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[24]                                     | clkgen/rf_reg_tmp_reg[1][1]                        |                2 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[21]                                     | clkgen/rf_reg_tmp_reg[13][18]                      |                2 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[22]                                     | clkgen/rf_reg_tmp_reg[17][22]                      |                2 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[23]                                     | clkgen/rf_reg_tmp_reg[13][18]                      |                2 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[22]                                     | clkgen/rf_reg_tmp_reg[9][14]                       |                3 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[22]                                     | clkgen/rf_reg_tmp_reg[5][3]                        |                2 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[22]                                     | clkgen/rf_reg_tmp_reg[21][26]                      |                3 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[22]                                     | clkgen/rf_reg_tmp_reg[1][1]                        |                2 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[22]                                     | clkgen/rf_reg_tmp_reg[13][18]                      |                1 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[23]                                     | clkgen/rf_reg_tmp_reg[17][22]                      |                2 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[23]                                     | clkgen/rf_reg_tmp_reg[9][14]                       |                2 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[23]                                     | clkgen/rf_reg_tmp_reg[5][3]                        |                2 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[23]                                     | clkgen/rf_reg_tmp_reg[21][26]                      |                3 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[23]                                     | clkgen/rf_reg_tmp_reg[1][1]                        |                2 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/cs_registers_i/mhpmcounter_q[0][31]_i_1_n_0                 | clkgen/mtval_q_reg[10]                             |                1 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[18]                                     | clkgen/rf_reg_tmp_reg[21][26]                      |                1 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[16]                                     | clkgen/rf_reg_tmp_reg[1][1]                        |                2 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[16]                                     | clkgen/rf_reg_tmp_reg[25][30]                      |                3 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[26]                                     | clkgen/rf_reg_tmp_reg[17][22]                      |                2 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[25]                                     | clkgen/rf_reg_tmp_reg[13][18]                      |                2 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[17]                                     | clkgen/rf_reg_tmp_reg[9][14]                       |                4 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[17]                                     | clkgen/rf_reg_tmp_reg[5][3]                        |                2 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[17]                                     | clkgen/rf_reg_tmp_reg[21][26]                      |                2 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[17]                                     | clkgen/rf_reg_tmp_reg[1][1]                        |                2 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[25]                                     | clkgen/rf_reg_tmp_reg[1][1]                        |                2 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[17]                                     | clkgen/rf_reg_tmp_reg[25][30]                      |                3 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[17]                                     | clkgen/rf_reg_tmp_reg[13][18]                      |                1 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[25]                                     | clkgen/rf_reg_tmp_reg[21][26]                      |                2 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[18]                                     | clkgen/rf_reg_tmp_reg[9][14]                       |                3 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[18]                                     | clkgen/rf_reg_tmp_reg[5][3]                        |                3 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[16]                                     | clkgen/rf_reg_tmp_reg[21][26]                      |                1 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[18]                                     | clkgen/rf_reg_tmp_reg[1][1]                        |                2 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[25]                                     | clkgen/rf_reg_tmp_reg[5][3]                        |                2 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[18]                                     | clkgen/rf_reg_tmp_reg[25][30]                      |                3 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[18]                                     | clkgen/rf_reg_tmp_reg[13][18]                      |                1 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[25]                                     | clkgen/rf_reg_tmp_reg[9][14]                       |                2 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[25]                                     | clkgen/rf_reg_tmp_reg[17][22]                      |                2 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[19]                                     | clkgen/rf_reg_tmp_reg[9][14]                       |                3 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[19]                                     | clkgen/rf_reg_tmp_reg[5][3]                        |                3 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[19]                                     | clkgen/rf_reg_tmp_reg[21][26]                      |                3 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[19]                                     | clkgen/rf_reg_tmp_reg[1][1]                        |                2 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[24]                                     | clkgen/rf_reg_tmp_reg[13][18]                      |                1 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[19]                                     | clkgen/rf_reg_tmp_reg[25][30]                      |                4 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[19]                                     | clkgen/rf_reg_tmp_reg[13][18]                      |                1 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[20]                                     | clkgen/rf_reg_tmp_reg[17][22]                      |                1 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[2]                                      | clkgen/rf_reg_tmp_reg[9][14]                       |                3 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[0]                                      | clkgen/rf_reg_tmp_reg[5][3]                        |                2 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[0]                                      | clkgen/rf_reg_tmp_reg[21][26]                      |                1 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[0]                                      | clkgen/rf_reg_tmp_reg[1][1]                        |                3 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[0]                                      | clkgen/rf_reg_tmp_reg[13][18]                      |                2 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[1]                                      | clkgen/rf_reg_tmp_reg[17][22]                      |                3 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/mhpmcounter_q_reg[1][45][1]                      | clkgen/mtval_q_reg[10]                             |                3 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[1]                                      | clkgen/rf_reg_tmp_reg[9][14]                       |                3 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[1]                                      | clkgen/rf_reg_tmp_reg[5][3]                        |                2 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[1]                                      | clkgen/rf_reg_tmp_reg[21][26]                      |                1 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/mhpmcounter_q_reg[1][45][1]                      | clkgen/data_type_q_reg[1]                          |                3 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[1]                                      | clkgen/rf_reg_tmp_reg[25][30]                      |                2 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[1]                                      | clkgen/rf_reg_tmp_reg[13][18]                      |                2 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[2]                                      | clkgen/rf_reg_tmp_reg[17][22]                      |                2 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[0]                                      | clkgen/rf_reg_tmp_reg[9][14]                       |                3 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[2]                                      | clkgen/rf_reg_tmp_reg[5][3]                        |                2 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[2]                                      | clkgen/rf_reg_tmp_reg[21][26]                      |                1 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/mhpmcounter_q_reg[1][45][0]                      | clkgen/mtval_q_reg[10]                             |                2 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[2]                                      | clkgen/rf_reg_tmp_reg[25][30]                      |                2 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[2]                                      | clkgen/rf_reg_tmp_reg[13][18]                      |                2 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[3]                                      | clkgen/rf_reg_tmp_reg[17][22]                      |                3 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[3]                                      | clkgen/rf_reg_tmp_reg[9][14]                       |                3 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[3]                                      | clkgen/rf_reg_tmp_reg[5][3]                        |                2 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[3]                                      | clkgen/rf_reg_tmp_reg[21][26]                      |                2 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/mhpmcounter_q_reg[1][45][0]                      | clkgen/data_type_q_reg[1]                          |                2 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[3]                                      | clkgen/rf_reg_tmp_reg[25][30]                      |                2 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[3]                                      | clkgen/rf_reg_tmp_reg[13][18]                      |                2 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/rf_reg_tmp_reg[24][31][0]                        | clkgen/rf_reg_tmp_reg[5][3]                        |                2 |              4 |
|  clkgen/clk_sys               | i[3]_i_1_n_0                                                       | sel0[5]                                            |                1 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[27]                                     | clkgen/rf_reg_tmp_reg[13][18]                      |                1 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/mhpmcounter_q_reg[2][45][1]                      | clkgen/mtval_q_reg[10]                             |                2 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/rf_reg_tmp_reg[20][31][0]                        | clkgen/rf_reg_tmp_reg[9][14]                       |                4 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/rf_reg_tmp_reg[20][31][0]                        | clkgen/rf_reg_tmp_reg[5][3]                        |                3 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/rf_reg_tmp_reg[20][31][0]                        | clkgen/rf_reg_tmp_reg[21][26]                      |                2 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/rf_reg_tmp_reg[20][31][0]                        | clkgen/rf_reg_tmp_reg[1][1]                        |                3 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/rf_reg_tmp_reg[20][31][0]                        | clkgen/rf_reg_tmp_reg[25][30]                      |                3 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/rf_reg_tmp_reg[20][31][0]                        | clkgen/rf_reg_tmp_reg[13][18]                      |                1 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/rf_reg_tmp_reg[24][31][0]                        | clkgen/rf_reg_tmp_reg[17][22]                      |                3 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/mhpmcounter_q_reg[2][45][1]                      | clkgen/data_type_q_reg[1]                          |                2 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/rf_reg_tmp_reg[24][31][0]                        | clkgen/rf_reg_tmp_reg[9][14]                       |                2 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[8]                                      | clkgen/rf_reg_tmp_reg[21][26]                      |                3 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/rf_reg_tmp_reg[24][31][0]                        | clkgen/rf_reg_tmp_reg[1][1]                        |                2 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/rf_reg_tmp_reg[24][31][0]                        | clkgen/rf_reg_tmp_reg[25][30]                      |                3 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/rf_reg_tmp_reg[24][31][0]                        | clkgen/rf_reg_tmp_reg[13][18]                      |                1 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/rf_reg_tmp_reg[25][31][0]                        | clkgen/rf_reg_tmp_reg[17][22]                      |                1 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/rf_reg_tmp_reg[25][31][0]                        | clkgen/rf_reg_tmp_reg[9][14]                       |                2 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/rf_reg_tmp_reg[25][31][0]                        | clkgen/rf_reg_tmp_reg[5][3]                        |                2 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/mhpmcounter_q_reg[2][45][0]                      | clkgen/mtval_q_reg[10]                             |                2 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/rf_reg_tmp_reg[25][31][0]                        | clkgen/rf_reg_tmp_reg[1][1]                        |                2 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/rf_reg_tmp_reg[25][31][0]                        | clkgen/rf_reg_tmp_reg[25][30]                      |                4 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/rf_reg_tmp_reg[25][31][0]                        | clkgen/rf_reg_tmp_reg[13][18]                      |                2 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[0]                                      | clkgen/rf_reg_tmp_reg[17][22]                      |                1 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/mhpmcounter_q_reg[2][45][0]                      | clkgen/data_type_q_reg[1]                          |                2 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[6]                                      | clkgen/rf_reg_tmp_reg[21][26]                      |                2 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[5]                                      | clkgen/rf_reg_tmp_reg[25][30]                      |                3 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[7]                                      | clkgen/rf_reg_tmp_reg[13][18]                      |                3 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[5]                                      | clkgen/rf_reg_tmp_reg[13][18]                      |                2 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[6]                                      | clkgen/rf_reg_tmp_reg[17][22]                      |                3 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[6]                                      | clkgen/rf_reg_tmp_reg[9][14]                       |                3 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[9]                                      | clkgen/rf_reg_tmp_reg[25][30]                      |                3 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[8]                                      | clkgen/rf_reg_tmp_reg[9][14]                       |                3 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[9]                                      | clkgen/rf_reg_tmp_reg[1][1]                        |                2 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[8]                                      | clkgen/rf_reg_tmp_reg[17][22]                      |                2 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/mhpmcounter_q_reg[0][45][0]                      | clkgen/data_type_q_reg[1]                          |                2 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[6]                                      | clkgen/rf_reg_tmp_reg[1][1]                        |                2 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[27]                                     | clkgen/rf_reg_tmp_reg[1][1]                        |                3 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[6]                                      | clkgen/rf_reg_tmp_reg[25][30]                      |                2 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[6]                                      | clkgen/rf_reg_tmp_reg[13][18]                      |                3 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[9]                                      | clkgen/rf_reg_tmp_reg[17][22]                      |                2 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[4]                                      | clkgen/rf_reg_tmp_reg[17][22]                      |                3 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[9]                                      | clkgen/rf_reg_tmp_reg[5][3]                        |                2 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[9]                                      | clkgen/rf_reg_tmp_reg[21][26]                      |                2 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[4]                                      | clkgen/rf_reg_tmp_reg[13][18]                      |                2 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[27]                                     | clkgen/rf_reg_tmp_reg[21][26]                      |                3 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[4]                                      | clkgen/rf_reg_tmp_reg[9][14]                       |                3 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[7]                                      | clkgen/rf_reg_tmp_reg[1][1]                        |                3 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[4]                                      | clkgen/rf_reg_tmp_reg[5][3]                        |                3 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[4]                                      | clkgen/rf_reg_tmp_reg[21][26]                      |                2 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[8]                                      | clkgen/rf_reg_tmp_reg[1][1]                        |                3 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[7]                                      | clkgen/rf_reg_tmp_reg[21][26]                      |                3 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/mhpmcounter_q_reg[0][45][0]                      | clkgen/mtval_q_reg[10]                             |                1 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[4]                                      | clkgen/rf_reg_tmp_reg[25][30]                      |                2 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[5]                                      | clkgen/rf_reg_tmp_reg[1][1]                        |                2 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[5]                                      | clkgen/rf_reg_tmp_reg[17][22]                      |                2 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[7]                                      | clkgen/rf_reg_tmp_reg[9][14]                       |                3 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[7]                                      | clkgen/rf_reg_tmp_reg[25][30]                      |                3 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[5]                                      | clkgen/rf_reg_tmp_reg[9][14]                       |                3 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[7]                                      | clkgen/rf_reg_tmp_reg[17][22]                      |                1 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[9]                                      | clkgen/rf_reg_tmp_reg[13][18]                      |                2 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/we_a_dec[5]                                      | clkgen/rf_reg_tmp_reg[21][26]                      |                3 |              4 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/depc_q_reg[31]_0[0]                              | clkgen/mstack_epc_q_reg[29]                        |                4 |              5 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/depc_q_reg[31]_0[0]                              | clkgen/data_type_q_reg[1]                          |                4 |              5 |
|  u_core/core_clock_gate_i/clk | u_core/cs_registers_i/mhpmcounter_q[0][31]_i_1_n_0                 | clkgen/mac_res_q_reg[28]                           |                2 |              5 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/mhpmcounter_q_reg[2][45][0]                      | clkgen/mac_res_q_reg[28]                           |                2 |              5 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/mtval_q_reg[31]_0[0]                             | clkgen/data_type_q_reg[1]                          |                4 |              5 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/mhpmcounter_q_reg[0][45][0]                      | clkgen/mac_res_q_reg[28]                           |                3 |              5 |
|  u_core/core_clock_gate_i/clk | u_core/load_store_unit_i/data_we_q_i_1_n_0                         | clkgen/data_type_q_reg[1]                          |                2 |              5 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/mtval_q_reg[31]_0[0]                             | clkgen/mstack_epc_q_reg[29]                        |                4 |              6 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/mepc_q_reg[31]_1[0]                              | clkgen/mstack_epc_q_reg[19]                        |                4 |              6 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/mhpmcounter_q_reg[1][45][1]                      | clkgen/mac_res_q_reg[28]                           |                6 |              6 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/mhpmcounter_q_reg[2][45][1]                      | clkgen/mac_res_q_reg[28]                           |                5 |              6 |
|  u_core/core_clock_gate_i/clk | u_core/id_stage_i/controller_i/mtvec_q_reg[31]_1[0]                | clkgen/mtval_q_reg[10]                             |                4 |              6 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/mhpmcounter_q_reg[1][45][0]                      | clkgen/mac_res_q_reg[28]                           |                4 |              6 |
|  u_core/core_clock_gate_i/clk | u_core/id_stage_i/controller_i/mtvec_q_reg[31]_1[0]                | clkgen/mstack_epc_q_reg[19]                        |                4 |              6 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/depc_q_reg[31]_0[0]                              | clkgen/mstack_epc_q_reg[19]                        |                6 |              7 |
|  u_core/core_clock_gate_i/clk |                                                                    |                                                    |                4 |              7 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/div_en_ex                                        | clkgen/mac_res_q_reg[28]                           |                4 |              7 |
|  u_core/core_clock_gate_i/clk |                                                                    | clkgen/mac_res_q_reg[28]                           |                6 |              7 |
|  u_core/core_clock_gate_i/clk |                                                                    | clkgen/instr_rdata_id_o_reg[8]                     |                6 |              7 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/mhpmcounter_q_reg[2][45][0]                      | clkgen/mstack_epc_q_reg[19]                        |                4 |              8 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/mhpmcounter_q_reg[0][45][0]                      | clkgen/mstack_epc_q_reg[19]                        |                4 |              8 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/mhpmcounter_q_reg[0][45][0]                      | clkgen/mstack_epc_q_reg[29]                        |                4 |              8 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/mhpmcounter_q_reg[1][45][0]                      | clkgen/mstack_epc_q_reg[29]                        |                6 |              8 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/mhpmcounter_q_reg[1][45][0]                      | clkgen/mstack_epc_q_reg[19]                        |                6 |              8 |
|  u_core/core_clock_gate_i/clk | u_core/cs_registers_i/mhpmcounter_q[0][31]_i_1_n_0                 | clkgen/mstack_epc_q_reg[29]                        |                2 |              8 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/mhpmcounter_q_reg[2][45][1]                      | clkgen/mstack_epc_q_reg[19]                        |                6 |              8 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/dscratch0_q_reg[31]_0[0]                         | clkgen/mstack_epc_q_reg[29]                        |                2 |              8 |
|  u_core/core_clock_gate_i/clk | u_core/cs_registers_i/mhpmcounter_q[0][31]_i_1_n_0                 | clkgen/mstack_epc_q_reg[19]                        |                3 |              8 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/mtval_q_reg[31]_0[0]                             | clkgen/mstack_epc_q_reg[19]                        |                6 |              8 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/mhpmcounter_q_reg[2][45][1]                      | clkgen/mstack_epc_q_reg[29]                        |                4 |              8 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/dscratch0_q_reg[31]_0[0]                         | clkgen/mstack_epc_q_reg[19]                        |                5 |              8 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/mhpmcounter_q_reg[1][45][1]                      | clkgen/mstack_epc_q_reg[29]                        |                7 |              8 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/mhpmcounter_q_reg[1][45][1]                      | clkgen/mstack_epc_q_reg[19]                        |                6 |              8 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/mhpmcounter_q_reg[2][45][0]                      | clkgen/mstack_epc_q_reg[29]                        |                2 |              8 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/dscratch1_q_reg[31][0]                           | clkgen/mstack_epc_q_reg[19]                        |                5 |              8 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/dscratch1_q_reg[31][0]                           | clkgen/mstack_epc_q_reg[29]                        |                2 |              8 |
|  u_core/core_clock_gate_i/clk |                                                                    | clkgen/rvalid_o_reg                                |                4 |              9 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/mie_q_reg[irq_software]_0[0]                     | clkgen/mstack_epc_q_reg[29]                        |                3 |              9 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/mscratch_q_reg[31]_2[0]                          | clkgen/mstack_epc_q_reg[29]                        |                2 |              9 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/depc_q_reg[31]_0[0]                              | clkgen/mtval_q_reg[10]                             |                6 |              9 |
|  u_core/core_clock_gate_i/clk | u_core/id_stage_i/controller_i/mtvec_q_reg[31]_1[0]                | clkgen/mstack_epc_q_reg[29]                        |                5 |              9 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/mepc_q_reg[31]_1[0]                              | clkgen/mstack_epc_q_reg[29]                        |                5 |              9 |
|  u_core/core_clock_gate_i/clk | u_core/id_stage_i/controller_i/mstack_epc_q_reg[31]                | clkgen/mstack_epc_q_reg[19]                        |                5 |              9 |
|  u_core/core_clock_gate_i/clk | u_core/id_stage_i/controller_i/mstack_epc_q_reg[31]                | clkgen/mstack_epc_q_reg[29]                        |                5 |              9 |
|  u_core/core_clock_gate_i/clk |                                                                    | clkgen/handle_misaligned_q_reg                     |                8 |             10 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/mscratch_q_reg[31]_2[0]                          | clkgen/mtval_q_reg[10]                             |                6 |             10 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/mscratch_q_reg[31]_2[0]                          | clkgen/mstack_epc_q_reg[19]                        |                6 |             10 |
|  clkgen/clk_sys               |                                                                    |                                                    |                2 |             11 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/dscratch1_q_reg[31][0]                           | clkgen/mtval_q_reg[10]                             |                3 |             11 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/dscratch0_q_reg[31]_0[0]                         | clkgen/mtval_q_reg[10]                             |                6 |             11 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/mtval_q_reg[31]_0[0]                             | clkgen/mtval_q_reg[10]                             |                7 |             12 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/mepc_q_reg[31]_1[0]                              | clkgen/mtval_q_reg[10]                             |                8 |             12 |
|  u_core/core_clock_gate_i/clk | u_core/ex_block_i/cust_i/ram_addr_out[13]_i_2_n_0                  | u_core/ex_block_i/cust_i/ram_addr_out[13]_i_1_n_0  |                4 |             14 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/prefetch_buffer_i/fifo_i/if_id_pipe_reg_we       | clkgen/data_type_q_reg[1]                          |               10 |             14 |
|  u_core/core_clock_gate_i/clk | u_core/ex_block_i/cust_i/custom_result[15]_i_2_n_0                 | u_core/ex_block_i/cust_i/custom_result[15]_i_1_n_0 |                4 |             14 |
|  u_core/core_clock_gate_i/clk | u_core/id_stage_i/controller_i/mstack_epc_q_reg[31]                | clkgen/mtval_q_reg[10]                             |                9 |             15 |
|  clkgen/clk_sys               | u_core/if_stage_i/prefetch_buffer_i/fifo_i/leds_reg[0][0]          | clkgen/data_sign_ext_q_reg                         |                8 |             24 |
|  u_core/core_clock_gate_i/clk | u_core/load_store_unit_i/rdata_update                              | clkgen/data_type_q_reg[1]                          |                9 |             24 |
|  u_core/core_clock_gate_i/clk | u_core/ex_block_i/gen_multdiv_fast.multdiv_i/mac_res_q[31]_i_1_n_0 | clkgen/rvalid_o_reg                                |               25 |             28 |
|  u_core/core_clock_gate_i/clk | u_core/load_store_unit_i/addr_update                               | clkgen/rvalid_o_reg                                |               10 |             30 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/prefetch_buffer_i/fifo_i/stored_addr_q_reg[2][0] |                                                    |               14 |             30 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/prefetch_buffer_i/fifo_i/E[0]                    |                                                    |                8 |             30 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/prefetch_buffer_i/fifo_i/if_id_pipe_reg_we       | clkgen/rvalid_o_reg                                |               13 |             30 |
|  u_core/core_clock_gate_i/clk | u_core/id_stage_i/controller_i/E[0]                                |                                                    |                8 |             31 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/prefetch_buffer_i/fifo_i/entry_en_0              |                                                    |               10 |             32 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/prefetch_buffer_i/fifo_i/entry_en_2              |                                                    |                6 |             32 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/prefetch_buffer_i/fifo_i/entry_en_1              |                                                    |                8 |             32 |
|  u_core/core_clock_gate_i/clk | u_core/ex_block_i/gen_multdiv_fast.multdiv_i/op_denominator_q      | clkgen/data_type_q_reg[1]                          |               24 |             32 |
|  u_core/core_clock_gate_i/clk | u_core/ex_block_i/cust_i/p_0_out_i_1_n_0                           | u_core/ex_block_i/cust_i/data_reg2[0][31]_i_1_n_0  |               20 |             32 |
|  u_core/core_clock_gate_i/clk | u_core/ex_block_i/gen_multdiv_fast.multdiv_i/op_numerator_q        | clkgen/mac_res_q_reg[28]                           |                7 |             32 |
|  u_core/core_clock_gate_i/clk | u_core/ex_block_i/cust_i/p_0_out__5_i_1_n_0                        | u_core/ex_block_i/cust_i/data_reg2[2][31]_i_1_n_0  |               13 |             32 |
|  u_core/core_clock_gate_i/clk | u_core/ex_block_i/cust_i/p_0_out__2_i_1_n_0                        | u_core/ex_block_i/cust_i/data_reg2[1][31]_i_1_n_0  |               13 |             32 |
|  u_core/core_clock_gate_i/clk | u_core/ex_block_i/gen_multdiv_fast.multdiv_i/op_quotient_q         | clkgen/mac_res_q_reg[28]                           |               18 |             32 |
|  u_core/core_clock_gate_i/clk | u_core/ex_block_i/cust_i/i[31]_i_2_n_0                             | u_core/ex_block_i/cust_i/i[31]_i_1_n_0             |                9 |             32 |
|  u_core/core_clock_gate_i/clk | u_core/ex_block_i/cust_i/data_reg1[2][31]_i_1_n_0                  |                                                    |               24 |             32 |
|  u_core/core_clock_gate_i/clk | u_core/ex_block_i/cust_i/data_reg1[1][31]_i_1_n_0                  |                                                    |               15 |             32 |
|  u_core/core_clock_gate_i/clk | u_core/ex_block_i/cust_i/data_reg1[0][31]_i_1_n_0                  |                                                    |               18 |             32 |
|  u_core/core_clock_gate_i/clk | u_core/ex_block_i/cust_i/custom_data[31]_i_1_n_0                   |                                                    |               18 |             32 |
|  u_core/core_clock_gate_i/clk | u_core/if_stage_i/prefetch_buffer_i/fifo_i/if_id_pipe_reg_we       | clkgen/instr_rdata_id_o_reg[8]                     |               27 |             42 |
|  u_core/core_clock_gate_i/clk | u_core/ex_block_i/cust_i/array1_addr_temp[13]_i_1_n_0              |                                                    |               31 |             63 |
|  u_core/core_clock_gate_i/clk | u_core/ex_block_i/cust_i/data_reg3[0][31]_i_1_n_0                  |                                                    |               65 |             96 |
+-------------------------------+--------------------------------------------------------------------+----------------------------------------------------+------------------+----------------+


