Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab -s snapshot -L work -relax -mt 12 -log xeda_xelab.log -generic_top G_FNAME_PDI=/home/luke/GMU/xeda_projects/Xoodyak_HSCPL_CERG_LWC/Hardware_Implementations/Xoodyak/Xoodyak_DOM_first_order/KAT/pdi.txt -generic_top G_FNAME_SDI=/home/luke/GMU/xeda_projects/Xoodyak_HSCPL_CERG_LWC/Hardware_Implementations/Xoodyak/Xoodyak_DOM_first_order/KAT/sdi.txt -generic_top G_FNAME_RDI=/home/luke/GMU/xeda_projects/Xoodyak_HSCPL_CERG_LWC/Hardware_Implementations/Xoodyak/Xoodyak_DOM_first_order/KAT/rdi.txt -generic_top G_FNAME_DO=/home/luke/GMU/xeda_projects/Xoodyak_HSCPL_CERG_LWC/Hardware_Implementations/Xoodyak/Xoodyak_DOM_first_order/KAT/do.txt -generic_top G_TEST_MODE=0 -generic_top G_RANDOM_STALL=True -generic_top G_TIMEOUT_CYCLES=1000 -generic_top G_MAX_FAILURES=0 LWC_TB 
Using 12 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
ERROR: [XSIM 43-4544] /home/luke/GMU/xeda_projects/Xoodyak_HSCPL_CERG_LWC/Hardware_Implementations/Xoodyak/Xoodyak_DOM_first_order/src_rtl/CryptoCore_SCA.vhd Line 194. VHDL integer data type can only be connected to Verilog int or integer ports. Connecting actual VHDL integer "word_index_in_s" to Verilog non-integer port "word_index_in" is not supported. 
