
RFM70_receive.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000050a  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000007c  00800060  0000050a  0000059e  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000023  008000dc  008000dc  0000061a  2**0
                  ALLOC
  3 .debug_aranges 00000060  00000000  00000000  0000061a  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_pubnames 000001cd  00000000  00000000  0000067a  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   000009e1  00000000  00000000  00000847  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000486  00000000  00000000  00001228  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00000854  00000000  00000000  000016ae  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000150  00000000  00000000  00001f04  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000334  00000000  00000000  00002054  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    000003c0  00000000  00000000  00002388  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000018  00000000  00000000  00002748  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	12 c0       	rjmp	.+36     	; 0x26 <__ctors_end>
   2:	2c c0       	rjmp	.+88     	; 0x5c <__bad_interrupt>
   4:	2b c0       	rjmp	.+86     	; 0x5c <__bad_interrupt>
   6:	2a c0       	rjmp	.+84     	; 0x5c <__bad_interrupt>
   8:	29 c0       	rjmp	.+82     	; 0x5c <__bad_interrupt>
   a:	28 c0       	rjmp	.+80     	; 0x5c <__bad_interrupt>
   c:	27 c0       	rjmp	.+78     	; 0x5c <__bad_interrupt>
   e:	26 c0       	rjmp	.+76     	; 0x5c <__bad_interrupt>
  10:	25 c0       	rjmp	.+74     	; 0x5c <__bad_interrupt>
  12:	24 c0       	rjmp	.+72     	; 0x5c <__bad_interrupt>
  14:	23 c0       	rjmp	.+70     	; 0x5c <__bad_interrupt>
  16:	22 c0       	rjmp	.+68     	; 0x5c <__bad_interrupt>
  18:	21 c0       	rjmp	.+66     	; 0x5c <__bad_interrupt>
  1a:	20 c0       	rjmp	.+64     	; 0x5c <__bad_interrupt>
  1c:	1f c0       	rjmp	.+62     	; 0x5c <__bad_interrupt>
  1e:	1e c0       	rjmp	.+60     	; 0x5c <__bad_interrupt>
  20:	1d c0       	rjmp	.+58     	; 0x5c <__bad_interrupt>
  22:	1c c0       	rjmp	.+56     	; 0x5c <__bad_interrupt>
  24:	1b c0       	rjmp	.+54     	; 0x5c <__bad_interrupt>

00000026 <__ctors_end>:
  26:	11 24       	eor	r1, r1
  28:	1f be       	out	0x3f, r1	; 63
  2a:	cf e5       	ldi	r28, 0x5F	; 95
  2c:	d4 e0       	ldi	r29, 0x04	; 4
  2e:	de bf       	out	0x3e, r29	; 62
  30:	cd bf       	out	0x3d, r28	; 61

00000032 <__do_copy_data>:
  32:	10 e0       	ldi	r17, 0x00	; 0
  34:	a0 e6       	ldi	r26, 0x60	; 96
  36:	b0 e0       	ldi	r27, 0x00	; 0
  38:	ea e0       	ldi	r30, 0x0A	; 10
  3a:	f5 e0       	ldi	r31, 0x05	; 5
  3c:	02 c0       	rjmp	.+4      	; 0x42 <.do_copy_data_start>

0000003e <.do_copy_data_loop>:
  3e:	05 90       	lpm	r0, Z+
  40:	0d 92       	st	X+, r0

00000042 <.do_copy_data_start>:
  42:	ac 3d       	cpi	r26, 0xDC	; 220
  44:	b1 07       	cpc	r27, r17
  46:	d9 f7       	brne	.-10     	; 0x3e <.do_copy_data_loop>

00000048 <__do_clear_bss>:
  48:	10 e0       	ldi	r17, 0x00	; 0
  4a:	ac ed       	ldi	r26, 0xDC	; 220
  4c:	b0 e0       	ldi	r27, 0x00	; 0
  4e:	01 c0       	rjmp	.+2      	; 0x52 <.do_clear_bss_start>

00000050 <.do_clear_bss_loop>:
  50:	1d 92       	st	X+, r1

00000052 <.do_clear_bss_start>:
  52:	af 3f       	cpi	r26, 0xFF	; 255
  54:	b1 07       	cpc	r27, r17
  56:	e1 f7       	brne	.-8      	; 0x50 <.do_clear_bss_loop>
  58:	2c d0       	rcall	.+88     	; 0xb2 <main>
  5a:	55 c2       	rjmp	.+1194   	; 0x506 <_exit>

0000005c <__bad_interrupt>:
  5c:	d1 cf       	rjmp	.-94     	; 0x0 <__vectors>

0000005e <Receive_Packet>:
}



void Receive_Packet(void)
{
  5e:	df 93       	push	r29
  60:	cf 93       	push	r28
  62:	0f 92       	push	r0
  64:	cd b7       	in	r28, 0x3d	; 61
  66:	de b7       	in	r29, 0x3e	; 62
	UINT8 i, len, chksum = 0; 
	
	RFM73_Receive_Packet(rx_buf, &len);
  68:	8f ed       	ldi	r24, 0xDF	; 223
  6a:	90 e0       	ldi	r25, 0x00	; 0
  6c:	be 01       	movw	r22, r28
  6e:	6f 5f       	subi	r22, 0xFF	; 255
  70:	7f 4f       	sbci	r23, 0xFF	; 255
  72:	dc d1       	rcall	.+952    	; 0x42c <RFM73_Receive_Packet>
  74:	ef ed       	ldi	r30, 0xDF	; 223
  76:	f0 e0       	ldi	r31, 0x00	; 0
  78:	90 e0       	ldi	r25, 0x00	; 0
	
	for(i=0;i<16;i++)
	{
		chksum +=rx_buf[i]; 
  7a:	81 91       	ld	r24, Z+
  7c:	98 0f       	add	r25, r24
{
	UINT8 i, len, chksum = 0; 
	
	RFM73_Receive_Packet(rx_buf, &len);
	
	for(i=0;i<16;i++)
  7e:	80 e0       	ldi	r24, 0x00	; 0
  80:	ef 3e       	cpi	r30, 0xEF	; 239
  82:	f8 07       	cpc	r31, r24
  84:	d1 f7       	brne	.-12     	; 0x7a <Receive_Packet+0x1c>
	{
		chksum +=rx_buf[i]; 
	}
	if(chksum==rx_buf[16]&&rx_buf[0]==0x30)
  86:	80 81       	ld	r24, Z
  88:	98 17       	cp	r25, r24
  8a:	79 f4       	brne	.+30     	; 0xaa <Receive_Packet+0x4c>
  8c:	80 91 df 00 	lds	r24, 0x00DF
  90:	80 33       	cpi	r24, 0x30	; 48
  92:	59 f4       	brne	.+22     	; 0xaa <Receive_Packet+0x4c>
	{
		/* Packet received correctly */
		RED_LED_ON();
  94:	c0 9a       	sbi	0x18, 0	; 24
  96:	84 ef       	ldi	r24, 0xF4	; 244
  98:	91 e0       	ldi	r25, 0x01	; 1
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
  9a:	28 ec       	ldi	r18, 0xC8	; 200
  9c:	30 e0       	ldi	r19, 0x00	; 0
  9e:	f9 01       	movw	r30, r18
  a0:	31 97       	sbiw	r30, 0x01	; 1
  a2:	f1 f7       	brne	.-4      	; 0xa0 <Receive_Packet+0x42>
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
  a4:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
  a6:	d9 f7       	brne	.-10     	; 0x9e <Receive_Packet+0x40>
		_delay_ms(50);
		RED_LED_OFF();
  a8:	c0 98       	cbi	0x18, 0	; 24
	}
}
  aa:	0f 90       	pop	r0
  ac:	cf 91       	pop	r28
  ae:	df 91       	pop	r29
  b0:	08 95       	ret

000000b2 <main>:

UINT8 rx_buf[MAX_PACKET_LEN];


int main(void)
{	
  b2:	80 e1       	ldi	r24, 0x10	; 16
  b4:	97 e2       	ldi	r25, 0x27	; 39
  b6:	28 ec       	ldi	r18, 0xC8	; 200
  b8:	30 e0       	ldi	r19, 0x00	; 0
  ba:	f9 01       	movw	r30, r18
  bc:	31 97       	sbiw	r30, 0x01	; 1
  be:	f1 f7       	brne	.-4      	; 0xbc <main+0xa>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
  c0:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
  c2:	d9 f7       	brne	.-10     	; 0xba <main+0x8>
	_delay_ms(1000); //power_on_delay
	RFM73_Initialize();
  c4:	96 d0       	rcall	.+300    	; 0x1f2 <RFM73_Initialize>
	RED_LED_OUT();
  c6:	b8 9a       	sbi	0x17, 0	; 23
	RED_LED_OFF();
  c8:	c0 98       	cbi	0x18, 0	; 24
	
	set_sleep_mode(SLEEP_MODE_PWR_DOWN);
  ca:	85 b7       	in	r24, 0x35	; 53
  cc:	8f 78       	andi	r24, 0x8F	; 143
  ce:	80 62       	ori	r24, 0x20	; 32
  d0:	85 bf       	out	0x35, r24	; 53
	sei();   // enable interrupts globally
  d2:	78 94       	sei
	sleep_mode();  // go to sleep
  d4:	85 b7       	in	r24, 0x35	; 53
  d6:	80 68       	ori	r24, 0x80	; 128
  d8:	85 bf       	out	0x35, r24	; 53
  da:	88 95       	sleep
  dc:	85 b7       	in	r24, 0x35	; 53
  de:	8f 77       	andi	r24, 0x7F	; 127
  e0:	85 bf       	out	0x35, r24	; 53
	
	while(1)
	{
		Receive_Packet();
  e2:	bd df       	rcall	.-134    	; 0x5e <Receive_Packet>
		sleep_mode();
  e4:	85 b7       	in	r24, 0x35	; 53
  e6:	80 68       	ori	r24, 0x80	; 128
  e8:	85 bf       	out	0x35, r24	; 53
  ea:	88 95       	sleep
  ec:	f7 cf       	rjmp	.-18     	; 0xdc <main+0x2a>

000000ee <SPI_Read_Reg>:
**************************************************/        
UINT8 SPI_Read_Reg(UINT8 reg)                               
{                                                           
	UINT8 value, status;
	
	CSN_LOW();                // CSN low, initialize SPI communication...
  ee:	c2 98       	cbi	0x18, 2	; 24
	status=SPI_TxRx(reg);            // Select register to read from..
  f0:	ea d1       	rcall	.+980    	; 0x4c6 <SPI_TxRx>
	value = SPI_TxRx(0);    // ..then read register value
  f2:	80 e0       	ldi	r24, 0x00	; 0
  f4:	e8 d1       	rcall	.+976    	; 0x4c6 <SPI_TxRx>
	CSN_HIGH();                // CSN high, terminate SPI communication
  f6:	c2 9a       	sbi	0x18, 2	; 24

	return(value);        // return register value
}                                                           
  f8:	08 95       	ret

000000fa <SPI_Write_Reg>:
                                                            
Description:                                                
	Writes value 'value' to register 'reg'              
**************************************************/        
void SPI_Write_Reg(UINT8 reg, UINT8 value)                 
{
  fa:	1f 93       	push	r17
  fc:	16 2f       	mov	r17, r22
	UINT8 status;
	
	CSN_LOW();                   // CSN low, init SPI transaction
  fe:	c2 98       	cbi	0x18, 2	; 24
	status = SPI_TxRx(reg);      // select register
 100:	e2 d1       	rcall	.+964    	; 0x4c6 <SPI_TxRx>
	SPI_TxRx(value);             // ..and write value to it..
 102:	81 2f       	mov	r24, r17
 104:	e0 d1       	rcall	.+960    	; 0x4c6 <SPI_TxRx>
	CSN_HIGH();                   // CSN high again
 106:	c2 9a       	sbi	0x18, 2	; 24
}                                                         
 108:	1f 91       	pop	r17
 10a:	08 95       	ret

0000010c <SwitchCFG>:
	          0:register bank0
Return:
     None
**************************************************/
void SwitchCFG(char _cfg)//1:Bank1 0:Bank0
{
 10c:	1f 93       	push	r17
 10e:	18 2f       	mov	r17, r24
	UINT8 Tmp;

	Tmp=SPI_Read_Reg(7);
 110:	87 e0       	ldi	r24, 0x07	; 7
 112:	ed df       	rcall	.-38     	; 0xee <SPI_Read_Reg>
	Tmp=Tmp&0x80;

	if( ( (Tmp)&&(_cfg==0) )
 114:	87 ff       	sbrs	r24, 7
 116:	03 c0       	rjmp	.+6      	; 0x11e <SwitchCFG+0x12>
 118:	11 23       	and	r17, r17
 11a:	19 f0       	breq	.+6      	; 0x122 <SwitchCFG+0x16>
 11c:	05 c0       	rjmp	.+10     	; 0x128 <SwitchCFG+0x1c>
 11e:	11 23       	and	r17, r17
 120:	19 f0       	breq	.+6      	; 0x128 <SwitchCFG+0x1c>
	||( ((Tmp)==0)&&(_cfg) ) )
	{
		SPI_Write_Reg(ACTIVATE_CMD,0x53);
 122:	80 e5       	ldi	r24, 0x50	; 80
 124:	63 e5       	ldi	r22, 0x53	; 83
 126:	e9 df       	rcall	.-46     	; 0xfa <SPI_Write_Reg>
	}
}
 128:	1f 91       	pop	r17
 12a:	08 95       	ret

0000012c <SwitchToPowerDownMode>:

void SwitchToPowerDownMode(void)
{
	UINT8 value;
	
	value=SPI_Read_Reg(CONFIG);
 12c:	80 e0       	ldi	r24, 0x00	; 0
 12e:	df df       	rcall	.-66     	; 0xee <SPI_Read_Reg>
	value &= ~(1 << 1); // Clear PWR_UP bit
	SPI_Write_Reg(WRITE_REG|CONFIG, value); 
 130:	68 2f       	mov	r22, r24
 132:	6d 7f       	andi	r22, 0xFD	; 253
 134:	80 e2       	ldi	r24, 0x20	; 32
 136:	e1 df       	rcall	.-62     	; 0xfa <SPI_Write_Reg>
}
 138:	08 95       	ret

0000013a <SwitchToTxMode>:
	switch to Tx mode
**************************************************/
void SwitchToTxMode()
{
	UINT8 value;
	SPI_Write_Reg(FLUSH_TX,0);//flush Tx
 13a:	81 ee       	ldi	r24, 0xE1	; 225
 13c:	60 e0       	ldi	r22, 0x00	; 0
 13e:	dd df       	rcall	.-70     	; 0xfa <SPI_Write_Reg>

	CE_LOW();
 140:	c1 98       	cbi	0x18, 1	; 24
	
	value=SPI_Read_Reg(CONFIG);	// read register CONFIG's value
 142:	80 e0       	ldi	r24, 0x00	; 0
 144:	d4 df       	rcall	.-88     	; 0xee <SPI_Read_Reg>
//PTX
	value=value&0xfe;//set bit 0
 146:	68 2f       	mov	r22, r24
 148:	6e 7f       	andi	r22, 0xFE	; 254
	value |= (1 << 1); // Set PWR_UP bit
  	SPI_Write_Reg(WRITE_REG|CONFIG, value); // Set PWR_UP bit, enable CRC(2 length) & Prim:RX. RX_DR enabled.
 14a:	62 60       	ori	r22, 0x02	; 2
 14c:	80 e2       	ldi	r24, 0x20	; 32
 14e:	d5 df       	rcall	.-86     	; 0xfa <SPI_Write_Reg>
	
	CE_HIGH();
 150:	c1 9a       	sbi	0x18, 1	; 24
 152:	80 ea       	ldi	r24, 0xA0	; 160
 154:	9f e0       	ldi	r25, 0x0F	; 15
 156:	01 97       	sbiw	r24, 0x01	; 1
 158:	f1 f7       	brne	.-4      	; 0x156 <SwitchToTxMode+0x1c>
	
	_delay_ms(2); // Power-up delay 1.5 ms
}
 15a:	08 95       	ret

0000015c <SwitchToRxMode>:
**************************************************/
void SwitchToRxMode()
{
	UINT8 value;

	SPI_Write_Reg(FLUSH_RX,0);//flush Rx
 15c:	82 ee       	ldi	r24, 0xE2	; 226
 15e:	60 e0       	ldi	r22, 0x00	; 0
 160:	cc df       	rcall	.-104    	; 0xfa <SPI_Write_Reg>

	value=SPI_Read_Reg(STATUS);	// read register STATUS's value
 162:	87 e0       	ldi	r24, 0x07	; 7
 164:	c4 df       	rcall	.-120    	; 0xee <SPI_Read_Reg>
 166:	68 2f       	mov	r22, r24
	SPI_Write_Reg(WRITE_REG|STATUS,value);// clear RX_DR or TX_DS or MAX_RT interrupt flag
 168:	87 e2       	ldi	r24, 0x27	; 39
 16a:	c7 df       	rcall	.-114    	; 0xfa <SPI_Write_Reg>

	CE_LOW();
 16c:	c1 98       	cbi	0x18, 1	; 24

	value=SPI_Read_Reg(CONFIG);	// read register CONFIG's value
 16e:	80 e0       	ldi	r24, 0x00	; 0
 170:	be df       	rcall	.-132    	; 0xee <SPI_Read_Reg>
	
//PRX
	value=value|0x01;//set bit 1
  	SPI_Write_Reg(WRITE_REG|CONFIG, value); // Set PWR_UP bit, enable CRC(2 length) & Prim:RX. RX_DR enabled..
 172:	68 2f       	mov	r22, r24
 174:	61 60       	ori	r22, 0x01	; 1
 176:	80 e2       	ldi	r24, 0x20	; 32
 178:	c0 df       	rcall	.-128    	; 0xfa <SPI_Write_Reg>
	
	CE_HIGH();
 17a:	c1 9a       	sbi	0x18, 1	; 24
}
 17c:	08 95       	ret

0000017e <SetChannelNum>:
Description:
	set channel number

**************************************************/
void SetChannelNum(UINT8 ch)
{
 17e:	68 2f       	mov	r22, r24
	SPI_Write_Reg((UINT8)(WRITE_REG|5),(UINT8)(ch));
 180:	85 e2       	ldi	r24, 0x25	; 37
 182:	bb df       	rcall	.-138    	; 0xfa <SPI_Write_Reg>
}
 184:	08 95       	ret

00000186 <SPI_Write_Buf>:
                                                            
Description:                                                
	Writes contents of buffer '*pBuf' to RFM73         
**************************************************/        
void SPI_Write_Buf(UINT8 reg, UINT8 *pBuf, UINT8 length)    
{                                                                                     
 186:	ff 92       	push	r15
 188:	0f 93       	push	r16
 18a:	1f 93       	push	r17
 18c:	8b 01       	movw	r16, r22
 18e:	f4 2e       	mov	r15, r20
	UINT8 status;
	
	CSN_LOW();                   // Set CSN low, init SPI tranaction
 190:	c2 98       	cbi	0x18, 2	; 24
	status = SPI_TxRx(reg);    // Select register to write to and read status UINT8
 192:	99 d1       	rcall	.+818    	; 0x4c6 <SPI_TxRx>
	SPI_TxBuf(pBuf, length);	   // Write buffer to RFM70
 194:	c8 01       	movw	r24, r16
 196:	6f 2d       	mov	r22, r15
 198:	70 e0       	ldi	r23, 0x00	; 0
 19a:	9a d1       	rcall	.+820    	; 0x4d0 <SPI_TxBuf>
	CSN_HIGH();                 // Set CSN high again      
 19c:	c2 9a       	sbi	0x18, 2	; 24

}
 19e:	1f 91       	pop	r17
 1a0:	0f 91       	pop	r16
 1a2:	ff 90       	pop	r15
 1a4:	08 95       	ret

000001a6 <RFM73_Send_Packet>:
	len: packet length
Return:
	None
**************************************************/
uint8_t RFM73_Send_Packet(UINT8 type,UINT8* pbuf,UINT8 len)
{
 1a6:	0f 93       	push	r16
 1a8:	1f 93       	push	r17
 1aa:	cf 93       	push	r28
 1ac:	df 93       	push	r29
 1ae:	18 2f       	mov	r17, r24
 1b0:	eb 01       	movw	r28, r22
 1b2:	04 2f       	mov	r16, r20
	UINT8 fifo_sta;
	uint8_t ret = 0;
	
	SwitchToTxMode();  //switch to tx mode
 1b4:	c2 df       	rcall	.-124    	; 0x13a <SwitchToTxMode>
	
	CE_HIGH();
 1b6:	c1 9a       	sbi	0x18, 1	; 24
	
	fifo_sta=SPI_Read_Reg(FIFO_STATUS);	// read register FIFO_STATUS's value
 1b8:	87 e1       	ldi	r24, 0x17	; 23
 1ba:	99 df       	rcall	.-206    	; 0xee <SPI_Read_Reg>
	if((fifo_sta&FIFO_STATUS_TX_FULL)==0)//if not full, send data (write buff)
 1bc:	85 fd       	sbrc	r24, 5
 1be:	04 c0       	rjmp	.+8      	; 0x1c8 <RFM73_Send_Packet+0x22>
	{
		SPI_Write_Buf(type, pbuf, len); // Writes data to buffer
 1c0:	81 2f       	mov	r24, r17
 1c2:	be 01       	movw	r22, r28
 1c4:	40 2f       	mov	r20, r16
 1c6:	df df       	rcall	.-66     	; 0x186 <SPI_Write_Buf>
	}
	
	CE_LOW();
 1c8:	c1 98       	cbi	0x18, 1	; 24
	
	do {
		if(tx_done == true) {
 1ca:	80 91 dc 00 	lds	r24, 0x00DC
 1ce:	88 23       	and	r24, r24
 1d0:	21 f0       	breq	.+8      	; 0x1da <RFM73_Send_Packet+0x34>
			tx_done = false;
 1d2:	10 92 dc 00 	sts	0x00DC, r1
 1d6:	80 e0       	ldi	r24, 0x00	; 0
 1d8:	07 c0       	rjmp	.+14     	; 0x1e8 <RFM73_Send_Packet+0x42>
			ret = 0;
			break;
		}
		if (max_retries == true) {
 1da:	80 91 de 00 	lds	r24, 0x00DE
 1de:	88 23       	and	r24, r24
 1e0:	a1 f3       	breq	.-24     	; 0x1ca <RFM73_Send_Packet+0x24>
			max_retries = false;
 1e2:	10 92 de 00 	sts	0x00DE, r1
 1e6:	81 e0       	ldi	r24, 0x01	; 1
			break;
		}
	} while(1);

	return ret;
}
 1e8:	df 91       	pop	r29
 1ea:	cf 91       	pop	r28
 1ec:	1f 91       	pop	r17
 1ee:	0f 91       	pop	r16
 1f0:	08 95       	ret

000001f2 <RFM73_Initialize>:

Description:                                                
	register initialization
**************************************************/   
void RFM73_Initialize()
{
 1f2:	cf 92       	push	r12
 1f4:	df 92       	push	r13
 1f6:	ef 92       	push	r14
 1f8:	ff 92       	push	r15
 1fa:	0f 93       	push	r16
 1fc:	1f 93       	push	r17
 1fe:	df 93       	push	r29
 200:	cf 93       	push	r28
 202:	cd b7       	in	r28, 0x3d	; 61
 204:	de b7       	in	r29, 0x3e	; 62
 206:	2c 97       	sbiw	r28, 0x0c	; 12
 208:	0f b6       	in	r0, 0x3f	; 63
 20a:	f8 94       	cli
 20c:	de bf       	out	0x3e, r29	; 62
 20e:	0f be       	out	0x3f, r0	; 63
 210:	cd bf       	out	0x3d, r28	; 61
Description:                                                
	initialization of MCU needed for RFM73
**************************************************/ 
static void mcu_init(void)
{
	CE_OUT();
 212:	b9 9a       	sbi	0x17, 1	; 23
	SPI_Init(SPI_MODE0, SPI_CLKDIV_4);
 214:	80 e0       	ldi	r24, 0x00	; 0
 216:	60 e0       	ldi	r22, 0x00	; 0
 218:	43 d1       	rcall	.+646    	; 0x4a0 <SPI_Init>
 21a:	80 ed       	ldi	r24, 0xD0	; 208
 21c:	97 e0       	ldi	r25, 0x07	; 7
 21e:	28 ec       	ldi	r18, 0xC8	; 200
 220:	30 e0       	ldi	r19, 0x00	; 0
 222:	f9 01       	movw	r30, r18
 224:	31 97       	sbiw	r30, 0x01	; 1
 226:	f1 f7       	brne	.-4      	; 0x224 <RFM73_Initialize+0x32>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
 228:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
 22a:	d9 f7       	brne	.-10     	; 0x222 <RFM73_Initialize+0x30>
	mcu_init();
	
	//delay more than 50ms.
	_delay_ms(200);
	
	SwitchCFG(0);
 22c:	80 e0       	ldi	r24, 0x00	; 0
 22e:	6e df       	rcall	.-292    	; 0x10c <SwitchCFG>
 230:	a3 ea       	ldi	r26, 0xA3	; 163
 232:	ea 2e       	mov	r14, r26
 234:	a0 e0       	ldi	r26, 0x00	; 0
 236:	fa 2e       	mov	r15, r26

	for(i=0;i<20;i++)
	{
		SPI_Write_Reg((WRITE_REG|Bank0_Reg[i][0]),Bank0_Reg[i][1]);
 238:	f7 01       	movw	r30, r14
 23a:	80 81       	ld	r24, Z
 23c:	80 62       	ori	r24, 0x20	; 32
 23e:	61 81       	ldd	r22, Z+1	; 0x01
 240:	5c df       	rcall	.-328    	; 0xfa <SPI_Write_Reg>
 242:	82 e0       	ldi	r24, 0x02	; 2
 244:	90 e0       	ldi	r25, 0x00	; 0
 246:	e8 0e       	add	r14, r24
 248:	f9 1e       	adc	r15, r25
	//delay more than 50ms.
	_delay_ms(200);
	
	SwitchCFG(0);

	for(i=0;i<20;i++)
 24a:	9b ec       	ldi	r25, 0xCB	; 203
 24c:	e9 16       	cp	r14, r25
 24e:	90 e0       	ldi	r25, 0x00	; 0
 250:	f9 06       	cpc	r15, r25
 252:	91 f7       	brne	.-28     	; 0x238 <RFM73_Initialize+0x46>
	SPI_Write_Buf((WRITE_REG|16),RX0_Address,5);*/

//reg 10 - Rx0 addr
	for(j=0;j<5;j++)
	{
		WriteArr[j]=RX0_Address[j];
 254:	f4 e3       	ldi	r31, 0x34	; 52
 256:	cf 2e       	mov	r12, r31
 258:	c9 82       	std	Y+1, r12	; 0x01
 25a:	e3 e4       	ldi	r30, 0x43	; 67
 25c:	de 2e       	mov	r13, r30
 25e:	da 82       	std	Y+2, r13	; 0x02
 260:	70 e1       	ldi	r23, 0x10	; 16
 262:	f7 2e       	mov	r15, r23
 264:	fb 82       	std	Y+3, r15	; 0x03
 266:	fc 82       	std	Y+4, r15	; 0x04
 268:	ee 24       	eor	r14, r14
 26a:	e3 94       	inc	r14
 26c:	ed 82       	std	Y+5, r14	; 0x05
	}
	SPI_Write_Buf((WRITE_REG|10),&(WriteArr[0]),5);
 26e:	8a e2       	ldi	r24, 0x2A	; 42
 270:	8e 01       	movw	r16, r28
 272:	0f 5f       	subi	r16, 0xFF	; 255
 274:	1f 4f       	sbci	r17, 0xFF	; 255
 276:	b8 01       	movw	r22, r16
 278:	45 e0       	ldi	r20, 0x05	; 5
 27a:	85 df       	rcall	.-246    	; 0x186 <SPI_Write_Buf>
	
//REG 11 - Rx1 addr
	for(j=0;j<5;j++)
	{
		WriteArr[j]=RX1_Address[j];
 27c:	89 e3       	ldi	r24, 0x39	; 57
 27e:	89 83       	std	Y+1, r24	; 0x01
 280:	88 e3       	ldi	r24, 0x38	; 56
 282:	8a 83       	std	Y+2, r24	; 0x02
 284:	87 e3       	ldi	r24, 0x37	; 55
 286:	8b 83       	std	Y+3, r24	; 0x03
 288:	86 e3       	ldi	r24, 0x36	; 54
 28a:	8c 83       	std	Y+4, r24	; 0x04
 28c:	82 ec       	ldi	r24, 0xC2	; 194
 28e:	8d 83       	std	Y+5, r24	; 0x05
	}
	SPI_Write_Buf((WRITE_REG|11),&(WriteArr[0]),5);
 290:	8b e2       	ldi	r24, 0x2B	; 43
 292:	b8 01       	movw	r22, r16
 294:	45 e0       	ldi	r20, 0x05	; 5
 296:	77 df       	rcall	.-274    	; 0x186 <SPI_Write_Buf>
//REG 16 - TX addr
	for(j=0;j<5;j++)
	{
		WriteArr[j]=RX0_Address[j];
 298:	c9 82       	std	Y+1, r12	; 0x01
 29a:	da 82       	std	Y+2, r13	; 0x02
 29c:	fb 82       	std	Y+3, r15	; 0x03
 29e:	fc 82       	std	Y+4, r15	; 0x04
 2a0:	ed 82       	std	Y+5, r14	; 0x05
	}
	SPI_Write_Buf((WRITE_REG|16),&(WriteArr[0]),5);
 2a2:	80 e3       	ldi	r24, 0x30	; 48
 2a4:	b8 01       	movw	r22, r16
 2a6:	45 e0       	ldi	r20, 0x05	; 5
 2a8:	6e df       	rcall	.-292    	; 0x186 <SPI_Write_Buf>
	
//	printf("\nEnd Load Reg");

	i=SPI_Read_Reg(29);//read Feature Register 如果要支持动态长度或者 Payload With ACK，需要先给芯片发送 ACTIVATE命令（数据为0x73),然后使能动态长度或者 Payload With ACK (REG28,REG29).
 2aa:	8d e1       	ldi	r24, 0x1D	; 29
 2ac:	20 df       	rcall	.-448    	; 0xee <SPI_Read_Reg>
	if(i==0) // i!=0 showed that chip has been actived.so do not active again.
 2ae:	88 23       	and	r24, r24
 2b0:	19 f4       	brne	.+6      	; 0x2b8 <RFM73_Initialize+0xc6>
		SPI_Write_Reg(ACTIVATE_CMD,0x73);// Active
 2b2:	80 e5       	ldi	r24, 0x50	; 80
 2b4:	63 e7       	ldi	r22, 0x73	; 115
 2b6:	21 df       	rcall	.-446    	; 0xfa <SPI_Write_Reg>
	for(i=22;i>=21;i--)
	{
		SPI_Write_Reg((WRITE_REG|Bank0_Reg[i][0]),Bank0_Reg[i][1]);
 2b8:	80 91 cf 00 	lds	r24, 0x00CF
 2bc:	80 62       	ori	r24, 0x20	; 32
 2be:	60 91 d0 00 	lds	r22, 0x00D0
 2c2:	1b df       	rcall	.-458    	; 0xfa <SPI_Write_Reg>
 2c4:	80 91 cd 00 	lds	r24, 0x00CD
 2c8:	80 62       	ori	r24, 0x20	; 32
 2ca:	60 91 ce 00 	lds	r22, 0x00CE
 2ce:	15 df       	rcall	.-470    	; 0xfa <SPI_Write_Reg>
		//SPI_Write_Reg_Bank0(Bank0_Reg[i][0],Bank0_Reg[i][1]);
	}
	
//********************Write Bank1 register******************
	SwitchCFG(1);
 2d0:	81 e0       	ldi	r24, 0x01	; 1
 2d2:	1c df       	rcall	.-456    	; 0x10c <SwitchCFG>
 2d4:	60 e6       	ldi	r22, 0x60	; 96
 2d6:	e6 2e       	mov	r14, r22
 2d8:	60 e0       	ldi	r22, 0x00	; 0
 2da:	f6 2e       	mov	r15, r22
 2dc:	00 e0       	ldi	r16, 0x00	; 0
	for(i=0;i<=8;i++)//reverse
	{
		for(j=0;j<4;j++)
			WriteArr[j]=(Bank1_Reg0_13[i]>>(8*(j) ) )&0xff;

		SPI_Write_Buf((WRITE_REG|i),&(WriteArr[0]),4);
 2de:	6e 01       	movw	r12, r28
 2e0:	08 94       	sec
 2e2:	c1 1c       	adc	r12, r1
 2e4:	d1 1c       	adc	r13, r1
 2e6:	09 c0       	rjmp	.+18     	; 0x2fa <RFM73_Initialize+0x108>
		SPI_Write_Reg((WRITE_REG|Bank0_Reg[i][0]),Bank0_Reg[i][1]);
		//SPI_Write_Reg_Bank0(Bank0_Reg[i][0],Bank0_Reg[i][1]);
	}
	
//********************Write Bank1 register******************
	SwitchCFG(1);
 2e8:	54 e8       	ldi	r21, 0x84	; 132
 2ea:	e5 2e       	mov	r14, r21
 2ec:	50 e0       	ldi	r21, 0x00	; 0
 2ee:	f5 2e       	mov	r15, r21
	}

	for(i=9;i<=13;i++)
	{
		for(j=0;j<4;j++)
			WriteArr[j]=(Bank1_Reg0_13[i]>>(8*(3-j) ) )&0xff;
 2f0:	6e 01       	movw	r12, r28
 2f2:	08 94       	sec
 2f4:	c1 1c       	adc	r12, r1
 2f6:	d1 1c       	adc	r13, r1
 2f8:	3b c0       	rjmp	.+118    	; 0x370 <RFM73_Initialize+0x17e>
	SwitchCFG(1);
	
	for(i=0;i<=8;i++)//reverse
	{
		for(j=0;j<4;j++)
			WriteArr[j]=(Bank1_Reg0_13[i]>>(8*(j) ) )&0xff;
 2fa:	f7 01       	movw	r30, r14
 2fc:	81 91       	ld	r24, Z+
 2fe:	91 91       	ld	r25, Z+
 300:	a1 91       	ld	r26, Z+
 302:	b1 91       	ld	r27, Z+
 304:	7f 01       	movw	r14, r30
 306:	89 83       	std	Y+1, r24	; 0x01
 308:	29 2f       	mov	r18, r25
 30a:	3a 2f       	mov	r19, r26
 30c:	4b 2f       	mov	r20, r27
 30e:	55 27       	eor	r21, r21
 310:	2a 83       	std	Y+2, r18	; 0x02
 312:	9d 01       	movw	r18, r26
 314:	44 27       	eor	r20, r20
 316:	55 27       	eor	r21, r21
 318:	2b 83       	std	Y+3, r18	; 0x03
 31a:	8b 2f       	mov	r24, r27
 31c:	99 27       	eor	r25, r25
 31e:	aa 27       	eor	r26, r26
 320:	bb 27       	eor	r27, r27
 322:	8c 83       	std	Y+4, r24	; 0x04

		SPI_Write_Buf((WRITE_REG|i),&(WriteArr[0]),4);
 324:	80 2f       	mov	r24, r16
 326:	80 62       	ori	r24, 0x20	; 32
 328:	b6 01       	movw	r22, r12
 32a:	44 e0       	ldi	r20, 0x04	; 4
 32c:	2c df       	rcall	.-424    	; 0x186 <SPI_Write_Buf>
	}
	
//********************Write Bank1 register******************
	SwitchCFG(1);
	
	for(i=0;i<=8;i++)//reverse
 32e:	0f 5f       	subi	r16, 0xFF	; 255
 330:	09 30       	cpi	r16, 0x09	; 9
 332:	19 f7       	brne	.-58     	; 0x2fa <RFM73_Initialize+0x108>
 334:	d9 cf       	rjmp	.-78     	; 0x2e8 <RFM73_Initialize+0xf6>
	}

	for(i=9;i<=13;i++)
	{
		for(j=0;j<4;j++)
			WriteArr[j]=(Bank1_Reg0_13[i]>>(8*(3-j) ) )&0xff;
 336:	db 01       	movw	r26, r22
 338:	ca 01       	movw	r24, r20
 33a:	02 2e       	mov	r0, r18
 33c:	04 c0       	rjmp	.+8      	; 0x346 <RFM73_Initialize+0x154>
 33e:	b6 95       	lsr	r27
 340:	a7 95       	ror	r26
 342:	97 95       	ror	r25
 344:	87 95       	ror	r24
 346:	0a 94       	dec	r0
 348:	d2 f7       	brpl	.-12     	; 0x33e <RFM73_Initialize+0x14c>
 34a:	81 93       	st	Z+, r24
 34c:	28 50       	subi	r18, 0x08	; 8
 34e:	30 40       	sbci	r19, 0x00	; 0
		SPI_Write_Buf((WRITE_REG|i),&(WriteArr[0]),4);
	}

	for(i=9;i<=13;i++)
	{
		for(j=0;j<4;j++)
 350:	8f ef       	ldi	r24, 0xFF	; 255
 352:	28 3f       	cpi	r18, 0xF8	; 248
 354:	38 07       	cpc	r19, r24
 356:	79 f7       	brne	.-34     	; 0x336 <RFM73_Initialize+0x144>
			WriteArr[j]=(Bank1_Reg0_13[i]>>(8*(3-j) ) )&0xff;

		SPI_Write_Buf((WRITE_REG|i),&(WriteArr[0]),4);
 358:	80 2f       	mov	r24, r16
 35a:	80 62       	ori	r24, 0x20	; 32
 35c:	b6 01       	movw	r22, r12
 35e:	44 e0       	ldi	r20, 0x04	; 4
 360:	12 df       	rcall	.-476    	; 0x186 <SPI_Write_Buf>
			WriteArr[j]=(Bank1_Reg0_13[i]>>(8*(j) ) )&0xff;

		SPI_Write_Buf((WRITE_REG|i),&(WriteArr[0]),4);
	}

	for(i=9;i<=13;i++)
 362:	0f 5f       	subi	r16, 0xFF	; 255
 364:	e4 e0       	ldi	r30, 0x04	; 4
 366:	f0 e0       	ldi	r31, 0x00	; 0
 368:	ee 0e       	add	r14, r30
 36a:	ff 1e       	adc	r15, r31
 36c:	0e 30       	cpi	r16, 0x0E	; 14
 36e:	49 f0       	breq	.+18     	; 0x382 <RFM73_Initialize+0x190>
	{
		for(j=0;j<4;j++)
			WriteArr[j]=(Bank1_Reg0_13[i]>>(8*(3-j) ) )&0xff;
 370:	f7 01       	movw	r30, r14
 372:	40 81       	ld	r20, Z
 374:	51 81       	ldd	r21, Z+1	; 0x01
 376:	62 81       	ldd	r22, Z+2	; 0x02
 378:	73 81       	ldd	r23, Z+3	; 0x03
 37a:	f6 01       	movw	r30, r12
 37c:	28 e1       	ldi	r18, 0x18	; 24
 37e:	30 e0       	ldi	r19, 0x00	; 0
 380:	da cf       	rjmp	.-76     	; 0x336 <RFM73_Initialize+0x144>
 382:	20 e0       	ldi	r18, 0x00	; 0
 384:	30 e0       	ldi	r19, 0x00	; 0
	}

	//SPI_Write_Buf((WRITE_REG|14),&(Bank1_Reg14[0]),11);
	for(j=0;j<11;j++)
	{
		WriteArr[j]=Bank1_Reg14[j];
 386:	7e 01       	movw	r14, r28
 388:	08 94       	sec
 38a:	e1 1c       	adc	r14, r1
 38c:	f1 1c       	adc	r15, r1
 38e:	f7 01       	movw	r30, r14
 390:	e2 0f       	add	r30, r18
 392:	f3 1f       	adc	r31, r19
 394:	d9 01       	movw	r26, r18
 396:	a8 56       	subi	r26, 0x68	; 104
 398:	bf 4f       	sbci	r27, 0xFF	; 255
 39a:	8c 91       	ld	r24, X
 39c:	80 83       	st	Z, r24
 39e:	2f 5f       	subi	r18, 0xFF	; 255
 3a0:	3f 4f       	sbci	r19, 0xFF	; 255

		SPI_Write_Buf((WRITE_REG|i),&(WriteArr[0]),4);
	}

	//SPI_Write_Buf((WRITE_REG|14),&(Bank1_Reg14[0]),11);
	for(j=0;j<11;j++)
 3a2:	2b 30       	cpi	r18, 0x0B	; 11
 3a4:	31 05       	cpc	r19, r1
 3a6:	99 f7       	brne	.-26     	; 0x38e <RFM73_Initialize+0x19c>
	{
		WriteArr[j]=Bank1_Reg14[j];
	}
	SPI_Write_Buf((WRITE_REG|14),&(WriteArr[0]),11);
 3a8:	8e e2       	ldi	r24, 0x2E	; 46
 3aa:	b7 01       	movw	r22, r14
 3ac:	4b e0       	ldi	r20, 0x0B	; 11
 3ae:	eb de       	rcall	.-554    	; 0x186 <SPI_Write_Buf>

//toggle REG4<25,26>
	for(j=0;j<4;j++)
		//WriteArr[j]=(RegArrFSKAnalog[4]>>(8*(j) ) )&0xff;
		WriteArr[j]=(Bank1_Reg0_13[4]>>(8*(j) ) )&0xff;
 3b0:	86 e9       	ldi	r24, 0x96	; 150
 3b2:	8a 83       	std	Y+2, r24	; 0x02
 3b4:	82 e8       	ldi	r24, 0x82	; 130
 3b6:	8b 83       	std	Y+3, r24	; 0x03
 3b8:	8b e1       	ldi	r24, 0x1B	; 27
 3ba:	8c 83       	std	Y+4, r24	; 0x04

	WriteArr[0]=WriteArr[0]|0x06;
 3bc:	8f ed       	ldi	r24, 0xDF	; 223
 3be:	89 83       	std	Y+1, r24	; 0x01
	SPI_Write_Buf((WRITE_REG|4),&(WriteArr[0]),4);
 3c0:	84 e2       	ldi	r24, 0x24	; 36
 3c2:	b7 01       	movw	r22, r14
 3c4:	44 e0       	ldi	r20, 0x04	; 4
 3c6:	df de       	rcall	.-578    	; 0x186 <SPI_Write_Buf>

	WriteArr[0]=WriteArr[0]&0xf9;
 3c8:	89 81       	ldd	r24, Y+1	; 0x01
 3ca:	89 7f       	andi	r24, 0xF9	; 249
 3cc:	89 83       	std	Y+1, r24	; 0x01
	SPI_Write_Buf((WRITE_REG|4),&(WriteArr[0]),4);
 3ce:	84 e2       	ldi	r24, 0x24	; 36
 3d0:	b7 01       	movw	r22, r14
 3d2:	44 e0       	ldi	r20, 0x04	; 4
 3d4:	d8 de       	rcall	.-592    	; 0x186 <SPI_Write_Buf>
 3d6:	84 ef       	ldi	r24, 0xF4	; 244
 3d8:	91 e0       	ldi	r25, 0x01	; 1
 3da:	28 ec       	ldi	r18, 0xC8	; 200
 3dc:	30 e0       	ldi	r19, 0x00	; 0
 3de:	f9 01       	movw	r30, r18
 3e0:	31 97       	sbiw	r30, 0x01	; 1
 3e2:	f1 f7       	brne	.-4      	; 0x3e0 <RFM73_Initialize+0x1ee>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
 3e4:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
 3e6:	d9 f7       	brne	.-10     	; 0x3de <RFM73_Initialize+0x1ec>
	
	//DelayMs(10);
	_delay_ms(50);
	
//********************switch back to Bank0 register access******************
	SwitchCFG(0);
 3e8:	80 e0       	ldi	r24, 0x00	; 0
 3ea:	90 de       	rcall	.-736    	; 0x10c <SwitchCFG>
	SwitchToRxMode();//switch to RX mode
 3ec:	b7 de       	rcall	.-658    	; 0x15c <SwitchToRxMode>
}
 3ee:	2c 96       	adiw	r28, 0x0c	; 12
 3f0:	0f b6       	in	r0, 0x3f	; 63
 3f2:	f8 94       	cli
 3f4:	de bf       	out	0x3e, r29	; 62
 3f6:	0f be       	out	0x3f, r0	; 63
 3f8:	cd bf       	out	0x3d, r28	; 61
 3fa:	cf 91       	pop	r28
 3fc:	df 91       	pop	r29
 3fe:	1f 91       	pop	r17
 400:	0f 91       	pop	r16
 402:	ff 90       	pop	r15
 404:	ef 90       	pop	r14
 406:	df 90       	pop	r13
 408:	cf 90       	pop	r12
 40a:	08 95       	ret

0000040c <SPI_Read_Buf>:
Description:                                                
	Reads 'length' #of length from register 'reg'         

**************************************************/        
void SPI_Read_Buf(UINT8 reg, UINT8 *pBuf, UINT8 length)     
{                                                           
 40c:	ff 92       	push	r15
 40e:	0f 93       	push	r16
 410:	1f 93       	push	r17
 412:	8b 01       	movw	r16, r22
 414:	f4 2e       	mov	r15, r20
	UINT8 status;                              
                                                            
	CSN_LOW();                    		// Set CSN l
 416:	c2 98       	cbi	0x18, 2	; 24
	status = SPI_TxRx(reg);       		// Select register to write, and read status UINT8
 418:	56 d0       	rcall	.+172    	; 0x4c6 <SPI_TxRx>
	SPI_RxBuf(pBuf, length);			// Read bytes from RFM70 
 41a:	c8 01       	movw	r24, r16
 41c:	6f 2d       	mov	r22, r15
 41e:	70 e0       	ldi	r23, 0x00	; 0
 420:	65 d0       	rcall	.+202    	; 0x4ec <SPI_RxBuf>
	CSN_HIGH();                           // Set CSN high again
 422:	c2 9a       	sbi	0x18, 2	; 24
               
}                                                           
 424:	1f 91       	pop	r17
 426:	0f 91       	pop	r16
 428:	ff 90       	pop	r15
 42a:	08 95       	ret

0000042c <RFM73_Receive_Packet>:
	None
Return:
	None
**************************************************/
void RFM73_Receive_Packet(UINT8* pbuf,UINT8* length)
{
 42c:	ef 92       	push	r14
 42e:	ff 92       	push	r15
 430:	1f 93       	push	r17
 432:	cf 93       	push	r28
 434:	df 93       	push	r29
 436:	7c 01       	movw	r14, r24
 438:	eb 01       	movw	r28, r22
#endif
	
	/* Wait for RX_DR */
#if RFM70_POLLED_MODE
	/* Check for Rx packet ready in STATUS reg */
	status = SPI_Read_Reg(STATUS);
 43a:	87 e0       	ldi	r24, 0x07	; 7
 43c:	58 de       	rcall	.-848    	; 0xee <SPI_Read_Reg>
 43e:	68 2f       	mov	r22, r24
	rx_ready = (status & STATUS_RX_DR) ? true : false;
 440:	90 e0       	ldi	r25, 0x00	; 0
 442:	b6 e0       	ldi	r27, 0x06	; 6
 444:	96 95       	lsr	r25
 446:	87 95       	ror	r24
 448:	ba 95       	dec	r27
 44a:	e1 f7       	brne	.-8      	; 0x444 <RFM73_Receive_Packet+0x18>
 44c:	81 70       	andi	r24, 0x01	; 1
 44e:	80 93 dd 00 	sts	0x00DD, r24
	if(rx_ready) {
 452:	80 91 dd 00 	lds	r24, 0x00DD
 456:	88 23       	and	r24, r24
 458:	11 f0       	breq	.+4      	; 0x45e <RFM73_Receive_Packet+0x32>
		/* Clear flag */
		SPI_Write_Reg(WRITE_REG|STATUS, status);
 45a:	87 e2       	ldi	r24, 0x27	; 39
 45c:	4e de       	rcall	.-868    	; 0xfa <SPI_Write_Reg>
	}
#endif
	
	if(rx_ready == true)
 45e:	80 91 dd 00 	lds	r24, 0x00DD
 462:	88 23       	and	r24, r24
 464:	b1 f0       	breq	.+44     	; 0x492 <__stack+0x33>
	{
		rx_ready = false;
 466:	10 92 dd 00 	sts	0x00DD, r1

		do
		{
			len=SPI_Read_Reg(R_RX_PL_WID_CMD);	// read len
 46a:	80 e6       	ldi	r24, 0x60	; 96
 46c:	40 de       	rcall	.-896    	; 0xee <SPI_Read_Reg>
 46e:	18 2f       	mov	r17, r24

			if(len<=MAX_PACKET_LEN)
 470:	81 32       	cpi	r24, 0x21	; 33
 472:	30 f4       	brcc	.+12     	; 0x480 <__stack+0x21>
			{
				SPI_Read_Buf(RD_RX_PLOAD,pbuf,len);// read receive payload from RX_FIFO buffer
 474:	81 e6       	ldi	r24, 0x61	; 97
 476:	b7 01       	movw	r22, r14
 478:	41 2f       	mov	r20, r17
 47a:	c8 df       	rcall	.-112    	; 0x40c <SPI_Read_Buf>
				*length = len;
 47c:	18 83       	st	Y, r17
 47e:	04 c0       	rjmp	.+8      	; 0x488 <__stack+0x29>
			}
			else
			{
				SPI_Write_Reg(FLUSH_RX,0);//flush Rx
 480:	82 ee       	ldi	r24, 0xE2	; 226
 482:	60 e0       	ldi	r22, 0x00	; 0
 484:	3a de       	rcall	.-908    	; 0xfa <SPI_Write_Reg>
				*length = 0;
 486:	18 82       	st	Y, r1
			}

			fifo_sta=SPI_Read_Reg(FIFO_STATUS);	// read register FIFO_STATUS's value
 488:	87 e1       	ldi	r24, 0x17	; 23
 48a:	31 de       	rcall	.-926    	; 0xee <SPI_Read_Reg>
							
		} while((fifo_sta&FIFO_STATUS_RX_EMPTY)==0); //while not empty
 48c:	80 ff       	sbrs	r24, 0
 48e:	ed cf       	rjmp	.-38     	; 0x46a <__stack+0xb>
 490:	01 c0       	rjmp	.+2      	; 0x494 <__stack+0x35>
	}
	else {
		*length = 0;
 492:	18 82       	st	Y, r1
	}
	
}
 494:	df 91       	pop	r29
 496:	cf 91       	pop	r28
 498:	1f 91       	pop	r17
 49a:	ff 90       	pop	r15
 49c:	ef 90       	pop	r14
 49e:	08 95       	ret

000004a0 <SPI_Init>:

/* Initialize the SPI interface in Master mode with given SPI mode and clock rate division */
void SPI_Init(SPI_MODE_t mode, SPI_CLKDIV_t clk_div)
{
	/* Set MOSI, SCK as ouput */
	DDRB |= (1 << 3)|(1 << 5);
 4a0:	97 b3       	in	r25, 0x17	; 23
 4a2:	98 62       	ori	r25, 0x28	; 40
 4a4:	97 bb       	out	0x17, r25	; 23
	
	/* Slave Select pin is output, initially HIGH */
	SS_DDR |= (1 << SS_PIN);
 4a6:	ba 9a       	sbi	0x17, 2	; 23
	SS_HIGH();
 4a8:	c2 9a       	sbi	0x18, 2	; 24
	
	/* Initialize SPI */
	SPCR = (1 << 6)|(1 << 4)|(mode << 2);  /* Enable SPI, master mode, MSB first, given mode */
 4aa:	88 0f       	add	r24, r24
 4ac:	88 0f       	add	r24, r24
 4ae:	80 65       	ori	r24, 0x50	; 80
 4b0:	8d b9       	out	0x0d, r24	; 13
	SPCR |= (clk_div & 0x3); /* Clock rate division */
 4b2:	9d b1       	in	r25, 0x0d	; 13
 4b4:	86 2f       	mov	r24, r22
 4b6:	83 70       	andi	r24, 0x03	; 3
 4b8:	89 2b       	or	r24, r25
 4ba:	8d b9       	out	0x0d, r24	; 13
	if(clk_div & (1 << 2))
 4bc:	62 ff       	sbrs	r22, 2
 4be:	02 c0       	rjmp	.+4      	; 0x4c4 <SPI_Init+0x24>
	{
		SPSR = 0x1;  /* SPI2X bit */
 4c0:	81 e0       	ldi	r24, 0x01	; 1
 4c2:	8e b9       	out	0x0e, r24	; 14
 4c4:	08 95       	ret

000004c6 <SPI_TxRx>:


uint8_t SPI_TxRx(uint8_t data)
{
	/* Start transmission */
	SPDR = data;
 4c6:	8f b9       	out	0x0f, r24	; 15
	
	/* Wait for transmission complete */
	while(!(SPSR & (1 << SPIF)) )
 4c8:	77 9b       	sbis	0x0e, 7	; 14
 4ca:	fe cf       	rjmp	.-4      	; 0x4c8 <SPI_TxRx+0x2>
		;
	
	return SPDR;
 4cc:	8f b1       	in	r24, 0x0f	; 15
}
 4ce:	08 95       	ret

000004d0 <SPI_TxBuf>:


void SPI_TxBuf(uint8_t *buf, uint16_t length)
{
 4d0:	fc 01       	movw	r30, r24
 4d2:	08 c0       	rjmp	.+16     	; 0x4e4 <SPI_TxBuf+0x14>
	while(length--)
	{
		SPI_TxRx(*buf++);
 4d4:	80 81       	ld	r24, Z


uint8_t SPI_TxRx(uint8_t data)
{
	/* Start transmission */
	SPDR = data;
 4d6:	8f b9       	out	0x0f, r24	; 15
	
	/* Wait for transmission complete */
	while(!(SPSR & (1 << SPIF)) )
 4d8:	77 9b       	sbis	0x0e, 7	; 14
 4da:	fe cf       	rjmp	.-4      	; 0x4d8 <SPI_TxBuf+0x8>

void SPI_TxBuf(uint8_t *buf, uint16_t length)
{
	while(length--)
	{
		SPI_TxRx(*buf++);
 4dc:	31 96       	adiw	r30, 0x01	; 1
	
	/* Wait for transmission complete */
	while(!(SPSR & (1 << SPIF)) )
		;
	
	return SPDR;
 4de:	8f b1       	in	r24, 0x0f	; 15
 4e0:	61 50       	subi	r22, 0x01	; 1
 4e2:	70 40       	sbci	r23, 0x00	; 0
}


void SPI_TxBuf(uint8_t *buf, uint16_t length)
{
	while(length--)
 4e4:	61 15       	cp	r22, r1
 4e6:	71 05       	cpc	r23, r1
 4e8:	a9 f7       	brne	.-22     	; 0x4d4 <SPI_TxBuf+0x4>
	{
		SPI_TxRx(*buf++);
	}
}
 4ea:	08 95       	ret

000004ec <SPI_RxBuf>:

void SPI_RxBuf(uint8_t *buf, uint16_t length)
{
 4ec:	fc 01       	movw	r30, r24
 4ee:	07 c0       	rjmp	.+14     	; 0x4fe <SPI_RxBuf+0x12>


uint8_t SPI_TxRx(uint8_t data)
{
	/* Start transmission */
	SPDR = data;
 4f0:	1f b8       	out	0x0f, r1	; 15
	
	/* Wait for transmission complete */
	while(!(SPSR & (1 << SPIF)) )
 4f2:	77 9b       	sbis	0x0e, 7	; 14
 4f4:	fe cf       	rjmp	.-4      	; 0x4f2 <SPI_RxBuf+0x6>
		;
	
	return SPDR;
 4f6:	8f b1       	in	r24, 0x0f	; 15

void SPI_RxBuf(uint8_t *buf, uint16_t length)
{
	while(length--)
	{
		*buf++ = SPI_TxRx(0x00);
 4f8:	81 93       	st	Z+, r24
 4fa:	61 50       	subi	r22, 0x01	; 1
 4fc:	70 40       	sbci	r23, 0x00	; 0
	}
}

void SPI_RxBuf(uint8_t *buf, uint16_t length)
{
	while(length--)
 4fe:	61 15       	cp	r22, r1
 500:	71 05       	cpc	r23, r1
 502:	b1 f7       	brne	.-20     	; 0x4f0 <SPI_RxBuf+0x4>
	{
		*buf++ = SPI_TxRx(0x00);
	}	
}
 504:	08 95       	ret

00000506 <_exit>:
 506:	f8 94       	cli

00000508 <__stop_program>:
 508:	ff cf       	rjmp	.-2      	; 0x508 <__stop_program>
