$comment
	File created using the following command:
		vcd file ADC_tutorial.msim.vcd -direction
$end
$date
	Fri Nov 22 22:03:59 2024
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module floodfill_para_simular_vlg_vec_tst $end
$var reg 4 ! B [3:0] $end
$var reg 4 " d0 [3:0] $end
$var reg 4 # d1 [3:0] $end
$var reg 4 $ d2 [3:0] $end
$var reg 4 % d3 [3:0] $end
$var wire 1 & Cout $end
$var wire 1 ' pos [1] $end
$var wire 1 ( pos [0] $end
$var wire 1 ) S [3] $end
$var wire 1 * S [2] $end
$var wire 1 + S [1] $end
$var wire 1 , S [0] $end
$var wire 1 - sampler $end
$scope module i1 $end
$var wire 1 . gnd $end
$var wire 1 / vcc $end
$var wire 1 0 unknown $end
$var tri1 1 1 devclrn $end
$var tri1 1 2 devpor $end
$var tri1 1 3 devoe $end
$var wire 1 4 inst7|min_value~8_combout $end
$var wire 1 5 inst7|LessThan1~0_combout $end
$var wire 1 6 inst7|min_value~11_combout $end
$var wire 1 7 d2[3]~input_o $end
$var wire 1 8 d2[1]~input_o $end
$var wire 1 9 d3[1]~input_o $end
$var wire 1 : d1[2]~input_o $end
$var wire 1 ; Cout~output_o $end
$var wire 1 < pos[1]~output_o $end
$var wire 1 = pos[0]~output_o $end
$var wire 1 > S[3]~output_o $end
$var wire 1 ? S[2]~output_o $end
$var wire 1 @ S[1]~output_o $end
$var wire 1 A S[0]~output_o $end
$var wire 1 B d1[3]~input_o $end
$var wire 1 C d3[3]~input_o $end
$var wire 1 D d0[3]~input_o $end
$var wire 1 E inst7|menor[3]~7_combout $end
$var wire 1 F B[2]~input_o $end
$var wire 1 G inst19|C[3]~1_combout $end
$var wire 1 H B[3]~input_o $end
$var wire 1 I d1[0]~input_o $end
$var wire 1 J d1[1]~input_o $end
$var wire 1 K d2[2]~input_o $end
$var wire 1 L d0[1]~input_o $end
$var wire 1 M d0[0]~input_o $end
$var wire 1 N d2[0]~input_o $end
$var wire 1 O inst7|LessThan0~0_combout $end
$var wire 1 P d0[2]~input_o $end
$var wire 1 Q inst7|LessThan0~1_combout $end
$var wire 1 R inst7|LessThan0~2_combout $end
$var wire 1 S inst7|min_value~6_combout $end
$var wire 1 T d3[0]~input_o $end
$var wire 1 U inst7|min_value~9_combout $end
$var wire 1 V inst7|LessThan2~0_combout $end
$var wire 1 W inst7|min_value~7_combout $end
$var wire 1 X d3[2]~input_o $end
$var wire 1 Y inst7|LessThan1~1_combout $end
$var wire 1 Z inst7|LessThan1~2_combout $end
$var wire 1 [ inst7|min_value~10_combout $end
$var wire 1 \ inst7|LessThan2~1_combout $end
$var wire 1 ] inst7|min_value~12_combout $end
$var wire 1 ^ inst7|LessThan2~2_combout $end
$var wire 1 _ inst7|menor[2]~6_combout $end
$var wire 1 ` inst19|C[3]~2_combout $end
$var wire 1 a inst19|Cout~0_combout $end
$var wire 1 b inst7|pos[1]~0_combout $end
$var wire 1 c inst7|pos[0]~1_combout $end
$var wire 1 d inst7|menor[0]~4_combout $end
$var wire 1 e B[0]~input_o $end
$var wire 1 f B[1]~input_o $end
$var wire 1 g inst19|C[2]~0_combout $end
$var wire 1 h inst7|menor[1]~5_combout $end
$var wire 1 i inst19|S~0_combout $end
$var wire 1 j inst19|S [3] $end
$var wire 1 k inst19|S [2] $end
$var wire 1 l inst19|S [1] $end
$var wire 1 m inst19|S [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 !
b100 "
b1111 #
b1 $
b1000 %
0&
0(
1'
0,
1+
0*
0)
x-
0.
1/
x0
11
12
13
04
15
06
07
08
09
1:
0;
1<
0=
0>
0?
1@
0A
1B
1C
0D
0E
0F
0G
0H
1I
1J
0K
0L
0M
1N
0O
1P
1Q
1R
1S
0T
1U
0V
0W
0X
1Y
0Z
0[
0\
0]
0^
0_
0`
0a
1b
0c
1d
1e
0f
0g
0h
0i
zm
1l
0k
0j
$end
#1000000
