#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Nov 23 12:56:48 2023
# Process ID: 13716
# Current directory: H:/5A/CE514/ZyboZ7/MatriceZyboZ7Topr
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1604 H:\5A\CE514\ZyboZ7\MatriceZyboZ7Topr\MatriceZyboZ7.xpr
# Log file: H:/5A/CE514/ZyboZ7/MatriceZyboZ7Topr/vivado.log
# Journal file: H:/5A/CE514/ZyboZ7/MatriceZyboZ7Topr\vivado.jou
#-----------------------------------------------------------
start_gui
open_project H:/5A/CE514/ZyboZ7/MatriceZyboZ7Topr/MatriceZyboZ7.xpr
update_compile_order -fileset sources_1
open_bd_design {H:/5A/CE514/ZyboZ7/MatriceZyboZ7Topr/MatriceZyboZ7.srcs/sources_1/bd/design_1/design_1.bd}
set_property  ip_repo_paths  h:/5A/CE514/ip_repo/my_matrice_LED_1.0 [current_project]
update_ip_catalog
set_property  ip_repo_paths  {h:/5A/CE514/ip_repo/my_matrice_LED_1.0 H:/CE515/vivado-library-zmod-v1-2019.1-2} [current_project]
update_ip_catalog
set_property  ip_repo_paths  h:/5A/CE514/ip_repo/my_matrice_LED_1.0 [current_project]
update_ip_catalog
set_property  ip_repo_paths  {h:/5A/CE514/ip_repo/my_matrice_LED_1.0 H:/CE515/vivado-library-zmod-v1-2019.1-2} [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv digilentinc.com:IP:PmodKYPD:1.0 PmodKYPD_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (125 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (125 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/PmodKYPD_0/AXI_LITE_GPIO} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins PmodKYPD_0/AXI_LITE_GPIO]
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins PmodKYPD_0/Pmod_out]
endgroup
save_bd_design
validate_bd_design
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
reset_run synth_1
reset_run design_1_PmodKYPD_0_0_synth_1
reset_run design_1_xbar_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
delete_bd_objs [get_bd_intf_nets PmodKYPD_0_Pmod_out] [get_bd_intf_ports Pmod_out_0]
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins PmodKYPD_0/Pmod_out]
endgroup
startgroup
create_bd_cell -type ip -vlnv digilentinc.com:ip:pmod_bridge:1.1 pmod_bridge_0
endgroup
delete_bd_objs [get_bd_intf_nets PmodKYPD_0_Pmod_out]
delete_bd_objs [get_bd_intf_ports Pmod_out_0]
regenerate_bd_layout
undo
undo
undo
undo
set_property location {1087 -26} [get_bd_intf_ports Pmod_out_0]
set_property location {1127 15} [get_bd_intf_ports Pmod_out_0]
set_property location {1116 -8} [get_bd_intf_ports Pmod_out_0]
save_bd_design
open_run impl_1
open_bd_design {H:/5A/CE514/ZyboZ7/MatriceZyboZ7Topr/MatriceZyboZ7.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_intf_nets PmodKYPD_0_Pmod_out] [get_bd_intf_ports Pmod_out_0]
save_bd_design
set_property IOSTANDARD LVCMOS33 [get_ports [list Pmod_out_0_pin1_io]]
set_property IOSTANDARD LVCMOS33 [get_ports [list Pmod_out_0_pin2_io]]
set_property IOSTANDARD LVCMOS33 [get_ports [list Pmod_out_0_pin3_io]]
set_property IOSTANDARD LVCMOS33 [get_ports [list Pmod_out_0_pin4_io]]
set_property IOSTANDARD LVCMOS33 [get_ports [list Pmod_out_0_pin7_io]]
set_property IOSTANDARD LVCMOS33 [get_ports [list Pmod_out_0_pin8_io]]
set_property IOSTANDARD LVCMOS33 [get_ports [list Pmod_out_0_pin9_io]]
set_property IOSTANDARD LVCMOS33 [get_ports [list Pmod_out_0_pin10_io]]
set_property target_constrs_file H:/5A/CE514/ZyboZ7/MatriceZyboZ7Topr/MatriceZyboZ7.srcs/constrs_1/imports/ZyboZ7/Zybo-Z7-Master.xdc [current_fileset -constrset]
save_constraints -force
open_bd_design {H:/5A/CE514/ZyboZ7/MatriceZyboZ7Topr/MatriceZyboZ7.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins PmodKYPD_0/Pmod_out]
endgroup
open_bd_design {H:/5A/CE514/ZyboZ7/MatriceZyboZ7Topr/MatriceZyboZ7.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {H:/5A/CE514/ZyboZ7/MatriceZyboZ7Topr/MatriceZyboZ7.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {H:/5A/CE514/ZyboZ7/MatriceZyboZ7Topr/MatriceZyboZ7.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.PMOD {jc}] [get_bd_cells PmodKYPD_0]
endgroup
save_bd_design
reset_run design_1_PmodKYPD_0_0_synth_1
reset_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
write_hw_platform -fixed -force  -include_bit -file H:/5A/CE514/ZyboZ7/MatriceZyboZ7Topr/design_1_wrapper.xsa
