Generating HDL for page 16.43.01.1 1ST-2ND-3RD SCAN CONTROLS-ACC at 10/5/2020 3:49:33 PM
No existing test bench file D:\Users\jay\Schematics\IBM1410\VHDL\ALD_16_43_01_1_1ST_2ND_3RD_SCAN_CONTROLS_ACC_tb.vhdl, generating default test bench code.
Note: DOT Function at 1A has input level(s) of S, and output level(s) of S, Logic Function set to OR
Note: DOT Function at 2D has input level(s) of S, and output level(s) of S, Logic Function set to OR
Note: DOT Function at 1E has input level(s) of S, and output level(s) of S, Logic Function set to OR
Note: DOT Function at 2H has input level(s) of S, and output level(s) of S, Logic Function set to OR
Generating Statement for block at 3A with output pin(s) of OUT_3A_D
	and inputs of MS_MPLY_DOT_X_DOT_B_DOT_REGEN_1,MS_DIV_DOT_U_OR_Y_DOT_B,MS_MPLY_DOT_U_OR_Y_DOT_B_DOT_NOT_AW
	and logic function of NAND
Generating Statement for block at 3B with output pin(s) of OUT_3B_C
	and inputs of MB_DIV_DOT_X_DOT_B_DOT_S_DOT_RC,MB_MPLY_DOT_MQ_DOT_B_DOT_T_DOT_B0_DOT_NOT_BW,MB_RA_OR_RS_OR_A_OR_S_DOT_B_DOT_NOT_BW
	and logic function of NAND
Generating Statement for block at 3C with output pin(s) of OUT_3C_P
	and inputs of MS_LB_DOT_B_CYCLE_DOT_1ST_SCAN_DOT_UNITS,MS_LB_DOT_B_CYCLE_DOT_BODY_LATCH
	and logic function of NAND
Generating Statement for block at 3D with output pin(s) of OUT_3D_C
	and inputs of MS_DIV_DOT_X_DOT_B_DOT_T_DOT_NOT_MDL,MS_FILE_OP_TAKE_2ND_SCAN_CYCLE
	and logic function of NAND
Generating Statement for block at 2D with output pin(s) of OUT_2D_D
	and inputs of MB_MPLY_DOT_MQ_DOT_B_DOT_1_DOT_B0_DOT_BW
	and logic function of NOT
Generating Statement for block at 3E with output pin(s) of OUT_3E_D
	and inputs of MS_MPLY_DOT_1_OR_N_OR_3_DOT_D,MS_DIV_DOT_2_DOT_D,MS_DIV_DOT_X_DOT_B_DOT_T_DOT_MDL
	and logic function of NAND
Generating Statement for block at 3F with output pin(s) of OUT_3F_B
	and inputs of MB_A_OR_S_DOT_B_DOT_1_DOT_S_DOT_BW_DOT_NOT_RC,MB_DIV_DOT_MQ_DOT_B_DOT_S_DOT_NOT_RC,MB_DIV_DOT_X_DOT_B_DOT_S_DOT_NOT_RC
	and logic function of NAND
Generating Statement for block at 3G with output pin(s) of OUT_3G_C
	and inputs of MB_MPLY_DOT_MQ_DOT_B_DOT_T_DOT_B0_DOT_NOT_BW,MB_DIV_DOT_X_DOT_B_DOT_S_DOT_RC,MB_MPLY_DOT_MQ_DOT_B_DOT_T_DOT_3_DOT_B1_9
	and logic function of NAND
Generating Statement for block at 2H with output pin(s) of OUT_2H_C
	and inputs of MB_MPLY_DOT_MQ_DOT_B_DOT_S,MB_A_OR_S_DOT_B_DOT_3_DOT_NOT_BW
	and logic function of NAND
Generating Statement for block at 3I with output pin(s) of OUT_3I_E
	and inputs of MS_MPLY_DOT_X_DOT_B_DOT_NOT_MDL,MS_DIV_DOT_U_OR_Y_DOT_B,MS_MPLY_DOT_U_OR_Y_DOT_B
	and logic function of NAND
Generating Statement for block at 1A with output pin(s) of OUT_DOT_1A
	and inputs of OUT_3A_D,OUT_3B_C,OUT_3C_P
	and logic function of OR
Generating Statement for block at 2D with output pin(s) of OUT_DOT_2D
	and inputs of OUT_3D_C,OUT_2D_D
	and logic function of OR
Generating Statement for block at 1E with output pin(s) of OUT_DOT_1E
	and inputs of OUT_3E_D,OUT_3F_B
	and logic function of OR
Generating Statement for block at 2H with output pin(s) of OUT_DOT_2H
	and inputs of OUT_3G_C,OUT_2H_C,OUT_3I_E
	and logic function of OR
Generating output sheet edge signal assignment to 
	signal PS_REGEN_1ST_SCAN_CTRL_STAR_ARITH
	from gate output OUT_DOT_1A
Generating output sheet edge signal assignment to 
	signal PS_SET_2ND_SCAN_CTRL_STAR_ARITH
	from gate output OUT_DOT_2D
Generating output sheet edge signal assignment to 
	signal PS_SET_3RD_SCAN_CTRL_STAR_ARITH
	from gate output OUT_DOT_1E
Generating output sheet edge signal assignment to 
	signal PS_RGEN_3RD_SCAN_CTRL_STAR_ARITH
	from gate output OUT_DOT_2H
