INFO-FLOW: Workspace /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1 opened at Thu Oct 26 16:46:17 PDT 2023
Execute       send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_latency=64 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
Execute       config_interface -m_axi_latency=64 
Command       config_interface done; 0.16 sec.
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
Execute       config_interface -m_axi_alignment_byte_size=64 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
Execute       config_interface -m_axi_max_widen_bitwidth=512 
INFO-FLOW: Setting macro_cmd open_solution -flow_target vitis configuration: config_interface -default_interface=kernel
Execute       config_interface -default_interface=kernel 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_rtl -register_reset_num=3 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
Execute       config_rtl -register_reset_num=3 
Command       config_rtl done; 0.14 sec.
Command     open_solution done; 0.88 sec.
Execute     set_part xczu7ev-ffvc1156-2-i 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-i 
Execute       create_platform xczu7ev-ffvc1156-2-i -board  
DBG:HLSDevice: Trying to load device library: /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/AD.UCSD.EDU/swalia/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-i'
Command       create_platform done; 2.95 sec.
Execute       source /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.11 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-i -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.2 sec.
Execute     create_clock -period 250MHz 
INFO: [HLS 200-1510] Running: create_clock -period 250MHz 
Execute       ap_set_clock -name default -period 4 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Command     create_clock done; 0.16 sec.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.064 GB.
Execute         set_directive_top seq_align_multiple_static -name=seq_align_multiple_static 
Execute         source /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'src/frontend.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling src/frontend.cpp as C++
Execute         ap_part_info -name xczu7ev-ffvc1156-2-i -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang src/frontend.cpp -foptimization-record-file=/home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/frontend.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/frontend.pp.0.cpp -hls-platform-db-name=/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-i > /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/frontend.cpp.clang.out.log 2> /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/frontend.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/frontend.pp.0.cpp -hls-platform-db-name=/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-i > /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/clang.out.log 2> /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/frontend.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/.systemc_flag -fix-errors /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/frontend.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.87 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/frontend.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/all.directive.json -fix-errors /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/frontend.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.88 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.9 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/frontend.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/frontend.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/frontend.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/frontend.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/frontend.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 1.89 sec.
INFO-FLOW: run_clang exec: /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/frontend.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/frontend.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/frontend.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/frontend.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xczu7ev-ffvc1156-2-i -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/frontend.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/frontend.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/frontend.bc -hls-platform-db-name=/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-i > /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/frontend.pp.0.cpp.clang.out.log 2> /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/frontend.pp.0.cpp.clang.err.log
WARNING: [HLS 207-5292] unused parameter 'qry_len' (src/frontend.cpp:131:68)
WARNING: [HLS 207-5292] unused parameter 'penalties' (src/frontend.cpp:345:15)
WARNING: [HLS 207-5292] unused parameter 'query_len' (src/frontend.cpp:357:11)
WARNING: [HLS 207-5292] unused parameter 'ref_len' (src/frontend.cpp:357:28)
WARNING: [HLS 207-5292] unused parameter 'qry_len' (src/frontend.cpp:378:67)
WARNING: [HLS 207-5292] unused parameter 'ref_len' (src/frontend.cpp:378:82)
INFO: [HLS 200-10] Analyzing design file 'src/utils.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling src/utils.cpp as C++
Execute         ap_part_info -name xczu7ev-ffvc1156-2-i -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang src/utils.cpp -foptimization-record-file=/home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/utils.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/utils.pp.0.cpp -hls-platform-db-name=/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-i > /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/utils.cpp.clang.out.log 2> /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/utils.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/utils.pp.0.cpp -hls-platform-db-name=/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-i > /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/clang.out.log 2> /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/utils.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/.systemc_flag -fix-errors /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.62 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/utils.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/all.directive.json -fix-errors /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.57 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.6 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/utils.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/utils.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/utils.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/utils.pp.0.cpp.clang-tidy.loop-label.err.log
Command         clang_tidy done; 1.56 sec.
INFO-FLOW: run_clang exec: /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/utils.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/utils.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/utils.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xczu7ev-ffvc1156-2-i -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/utils.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/utils.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/utils.bc -hls-platform-db-name=/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-i > /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/utils.pp.0.cpp.clang.out.log 2> /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/utils.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'src/traceback.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling src/traceback.cpp as C++
Execute         ap_part_info -name xczu7ev-ffvc1156-2-i -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang src/traceback.cpp -foptimization-record-file=/home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/traceback.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/traceback.pp.0.cpp -hls-platform-db-name=/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-i > /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/traceback.cpp.clang.out.log 2> /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/traceback.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/traceback.pp.0.cpp -hls-platform-db-name=/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-i > /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/clang.out.log 2> /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/traceback.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/.systemc_flag -fix-errors /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/traceback.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.61 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/traceback.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/all.directive.json -fix-errors /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/traceback.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.57 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.6 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/traceback.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/traceback.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/traceback.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/traceback.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/traceback.pp.0.cpp.clang-tidy.loop-label.err.log
Command         clang_tidy done; 1.57 sec.
INFO-FLOW: run_clang exec: /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/traceback.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/traceback.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/traceback.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/traceback.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xczu7ev-ffvc1156-2-i -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/traceback.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/traceback.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/traceback.bc -hls-platform-db-name=/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-i > /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/traceback.pp.0.cpp.clang.out.log 2> /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/traceback.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'src/toplevel/seq_align_multiple.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling src/toplevel/seq_align_multiple.cpp as C++
Execute         ap_part_info -name xczu7ev-ffvc1156-2-i -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang src/toplevel/seq_align_multiple.cpp -foptimization-record-file=/home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/seq_align_multiple.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/seq_align_multiple.pp.0.cpp -hls-platform-db-name=/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-i > /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/seq_align_multiple.cpp.clang.out.log 2> /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/seq_align_multiple.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/seq_align_multiple.pp.0.cpp -hls-platform-db-name=/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-i > /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/clang.out.log 2> /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/seq_align_multiple.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/.systemc_flag -fix-errors /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/seq_align_multiple.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.74 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/seq_align_multiple.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/all.directive.json -fix-errors /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/seq_align_multiple.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.13 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/seq_align_multiple.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/seq_align_multiple.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/seq_align_multiple.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/seq_align_multiple.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/seq_align_multiple.pp.0.cpp.clang-tidy.loop-label.err.log
Command         clang_tidy done; 2.04 sec.
INFO-FLOW: run_clang exec: /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/seq_align_multiple.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/seq_align_multiple.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/seq_align_multiple.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/seq_align_multiple.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xczu7ev-ffvc1156-2-i -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/seq_align_multiple.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/seq_align_multiple.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/seq_align_multiple.bc -hls-platform-db-name=/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-i > /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/seq_align_multiple.pp.0.cpp.clang.out.log 2> /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/seq_align_multiple.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'src/pe/pe.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling src/pe/pe.cpp as C++
Execute         ap_part_info -name xczu7ev-ffvc1156-2-i -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang src/pe/pe.cpp -foptimization-record-file=/home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/pe.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/pe.pp.0.cpp -hls-platform-db-name=/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-i > /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/pe.cpp.clang.out.log 2> /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/pe.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/pe.pp.0.cpp -hls-platform-db-name=/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-i > /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/clang.out.log 2> /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/pe.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/.systemc_flag -fix-errors /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/pe.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.78 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/pe.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/all.directive.json -fix-errors /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/pe.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.74 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/pe.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/pe.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/pe.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/pe.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/pe.pp.0.cpp.clang-tidy.loop-label.err.log
Command         clang_tidy done; 1.98 sec.
INFO-FLOW: run_clang exec: /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/pe.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/pe.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/pe.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/pe.pp.0.cpp.xilinx-dataflow-lawyer.err.log
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (src/pe/pe.cpp:94:9)
Execute         send_msg_by_id WARNING @200-471@%s%s 1 src/pe/pe.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file src/pe/pe.cpp
Execute         ap_part_info -name xczu7ev-ffvc1156-2-i -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/pe.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/pe.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/pe.bc -hls-platform-db-name=/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-i > /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/pe.pp.0.cpp.clang.out.log 2> /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/pe.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'src/align/align.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling src/align/align.cpp as C++
Execute         ap_part_info -name xczu7ev-ffvc1156-2-i -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang src/align/align.cpp -foptimization-record-file=/home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/align.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/align.pp.0.cpp -hls-platform-db-name=/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-i > /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/align.cpp.clang.out.log 2> /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/align.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/align.pp.0.cpp -hls-platform-db-name=/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-i > /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/clang.out.log 2> /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/align.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/.systemc_flag -fix-errors /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/align.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.68 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/align.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/all.directive.json -fix-errors /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/align.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.64 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.6 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/align.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/align.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/align.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/align.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/align.pp.0.cpp.clang-tidy.loop-label.err.log
Command         clang_tidy done; 2.07 sec.
INFO-FLOW: run_clang exec: /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/align.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/align.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/align.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/align.pp.0.cpp.xilinx-dataflow-lawyer.err.log
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop (src/align/align.cpp:150:40)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/align/align.cpp:161:24)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/align/align.cpp:162:24)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/align/align.cpp:164:28)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/align/align.cpp:164:48)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/align/align.cpp:166:34)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/align/align.cpp:166:54)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/align/align.cpp:169:46)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/align/align.cpp:169:63)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/align/align.cpp:172:29)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/align/align.cpp:172:58)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/align/align.cpp:172:78)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/align/align.cpp:172:89)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/align/align.cpp:172:102)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/align/align.cpp:172:115)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/align/align.cpp:176:4)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/align/align.cpp:177:4)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/align/align.cpp:178:4)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/align/align.cpp:179:4)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/align/align.cpp:180:4)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/align/align.cpp:181:4)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/align/align.cpp:183:27)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/align/align.cpp:183:44)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/align/align.cpp:183:56)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/align/align.cpp:185:26)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/align/align.cpp:185:35)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/align/align.cpp:185:46)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (src/align/align.cpp:213:9)
Execute         send_msg_by_id WARNING @200-471@%s%s 28 src/align/align.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 28 issue(s) in file src/align/align.cpp
Execute         ap_part_info -name xczu7ev-ffvc1156-2-i -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/align.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/align.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/align.bc -hls-platform-db-name=/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-i > /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/align.pp.0.cpp.clang.out.log 2> /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/align.pp.0.cpp.clang.err.log
WARNING: [HLS 207-5292] unused parameter 'chunk_row_offset' (src/align/align.cpp:105:8)
WARNING: [HLS 207-5292] unused parameter 'init_row_scr' (src/align/align.cpp:109:27)
WARNING: [HLS 207-5292] unused parameter 'preserved_row_scr' (src/align/align.cpp:111:27)
WARNING: [HLS 207-5292] unused parameter 'max' (src/align/align.cpp:112:13)
WARNING: [HLS 207-5292] unused parameter 'query_len' (src/align/align.cpp:230:64)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 31.49 seconds. CPU system time: 4.26 seconds. Elapsed time: 36.4 seconds; current allocated memory: 1.072 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/frontend.g.bc" "/home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/utils.g.bc" "/home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/traceback.g.bc" "/home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/seq_align_multiple.g.bc" "/home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/pe.g.bc" "/home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/align.g.bc"  
INFO-FLOW: run_clang exec: /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/frontend.g.bc /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/utils.g.bc /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/traceback.g.bc /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/seq_align_multiple.g.bc /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/pe.g.bc /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/align.g.bc -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/a.g.ld.0.bc > /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Command         run_link_or_opt done; 0.11 sec.
Execute         run_link_or_opt -opt -out /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.12 sec.
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsm_39.bc /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsm_39.bc /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsmc++_39.bc -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command         run_link_or_opt done; 1.96 sec.
Execute         run_link_or_opt -opt -out /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=seq_align_multiple_static -reflow-float-conversion 
INFO-FLOW: run_clang exec: /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=seq_align_multiple_static -reflow-float-conversion -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.8 sec.
Execute         run_link_or_opt -out /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/lnx64/lib/libfloatconversion_39.bc -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=seq_align_multiple_static 
INFO-FLOW: run_clang exec: /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=seq_align_multiple_static -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute         send_msg_by_id INFO @200-777@%s Vitis 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=seq_align_multiple_static -mllvm -hls-db-dir -mllvm /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/../../../kernel.xml -mllvm -top-io-mapping-info=/home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=true -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=64 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=512 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1024 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=64 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=1024 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -enable-reflow-vitis-flow-setting=true -mllvm -default-clock-period=4 -x ir /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-i 2> /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log
Execute         send_msg_by_id INFO @200-1995@%s%s%s 6,228 Compile/Link /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 6,228 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 41,219 Unroll/Inline /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 41,219 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 15,964 Performance/Pipeline /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 15,964 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 15,535 Optimizations /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 15,535 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul>::vector(std::initializer_list<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0> >)' into 'GlobalAffine::InitializeScores(hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul> (&) [256], hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul> (&) [256], Penalties)' (src/frontend.cpp:102:60)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul>::vector(std::initializer_list<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0> >)' into 'GlobalAffine::InitializeScores(hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul> (&) [256], hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul> (&) [256], Penalties)' (src/frontend.cpp:96:42)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul>::vector(std::initializer_list<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0> >)' into 'GlobalAffine::InitializeScores(hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul> (&) [256], hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul> (&) [256], Penalties)' (src/frontend.cpp:98:42)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul>::vector(std::initializer_list<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0> >)' into 'GlobalAffine::InitializeScores(hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul> (&) [256], hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul> (&) [256], Penalties)' (src/frontend.cpp:100:60)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_441_1' is marked as complete unroll implied by the pipeline pragma (src/align/align.cpp:441:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_428_1' is marked as complete unroll implied by the pipeline pragma (src/align/align.cpp:428:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_107_1' is marked as complete unroll implied by the pipeline pragma (src/frontend.cpp:107:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_293_1' is marked as complete unroll implied by the pipeline pragma (src/pe/pe.cpp:293:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_713_1' is marked as complete unroll implied by the pipeline pragma (src/align/align.cpp:713:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_39_1' is marked as complete unroll implied by the pipeline pragma (src/align/../../include/./utils.h:39:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_43_1' (src/toplevel/seq_align_multiple.cpp:43:19) in function 'seq_align_multiple_static' completely with a factor of 1 (src/toplevel/seq_align_multiple.cpp:33:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_441_1' (src/align/align.cpp:441:20) in function 'Align::UpdatePEOffset' completely with a factor of 32 (src/align/align.cpp:440:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_428_1' (src/align/align.cpp:428:20) in function 'Align::ArrangeTBPArr' completely with a factor of 32 (src/align/align.cpp:426:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_107_1' (src/frontend.cpp:107:23) in function 'GlobalAffine::UpdatePEMaximum' completely with a factor of 32 (src/frontend.cpp:106:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_293_1' (src/pe/pe.cpp:293:23) in function 'PE::PEUnroll' completely with a factor of 32 (src/pe/pe.cpp:292:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_713_1' (src/align/align.cpp:713:20) in function 'Align::UpdateDPMemShift' completely with a factor of 33 (src/align/align.cpp:712:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_39_1' (src/align/../../include/./utils.h:39:21) in function 'Utils::Array::ShiftRight<ap_uint<2>, 32>' completely with a factor of 31 (src/align/../../include/./utils.h:38:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_39_1' (src/align/../../include/./utils.h:39:21) in function 'Utils::Array::ShiftRight<bool, 32>' completely with a factor of 31 (src/align/../../include/./utils.h:38:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_95_1' (src/align/../../include/./utils.h:95:21) in function 'Utils::Init::ArrSet<int, 32>' completely with a factor of 32 (src/align/../../include/./utils.h:93:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_95_1' (src/align/../../include/./utils.h:95:21) in function 'Utils::Init::ArrSet<bool, 32>' completely with a factor of 32 (src/align/../../include/./utils.h:93:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_483_1' (src/align/align.cpp:483:20) in function 'Align::CopyColScore' completely with a factor of 32 (src/align/align.cpp:480:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_498_1' (src/align/align.cpp:498:20) in function 'Align::PrepareLocalQuery' completely with a factor of 32 (src/align/align.cpp:497:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_134_1' (src/frontend.cpp:134:23) in function 'GlobalAffine::InitializeMaxScores' completely with a factor of 32 (src/frontend.cpp:132:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_140_1' (/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_vector.h:140:23) in function 'GlobalAffine::InitializeScores' completely with a factor of 3 (src/frontend.cpp:94:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_106_1' (src/../include/utils.h:106:22) in function 'Utils::Init::ArrSet<hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul>, 256>' completely with a factor of 256 (src/../include/utils.h:104:0)
WARNING: [HLS 214-366] Duplicating function 'std::remove_reference<hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul>&>::type&& std::move<hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul>&>(hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul>&)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:194:13)
WARNING: [HLS 214-366] Duplicating function 'std::remove_reference<hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul>&>::type&& std::move<hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul>&>(hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul>&)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:193:19)
WARNING: [HLS 214-366] Duplicating function 'std::array<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul>::operator[](unsigned long)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/../include/utils.h:109:18)
WARNING: [HLS 214-366] Duplicating function 'std::array<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul>::operator[](unsigned long)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_vector.h:142:2)
WARNING: [HLS 214-366] Duplicating function 'std::array<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul>::operator[](unsigned long)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/frontend.cpp:54:69)
WARNING: [HLS 214-366] Duplicating function 'std::array<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul>::operator[](unsigned long)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/frontend.cpp:54:102)
WARNING: [HLS 214-366] Duplicating function 'std::array<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul>::operator[](unsigned long)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/frontend.cpp:30:34)
WARNING: [HLS 214-366] Duplicating function 'std::array<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul>::operator[](unsigned long)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/frontend.cpp:29:32)
WARNING: [HLS 214-366] Duplicating function 'std::array<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul>::operator[](unsigned long)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/frontend.cpp:28:34)
WARNING: [HLS 214-366] Duplicating function 'std::array<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul>::operator[](unsigned long)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/frontend.cpp:27:29)
WARNING: [HLS 214-366] Duplicating function 'std::__array_traits<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul>::_S_ref(ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [3], unsigned long)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:16)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul>::_S_ref(ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [3], unsigned long)' into 'std::array<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul>::operator[](unsigned long) (.115)' (/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul>::_S_ref(ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [3], unsigned long) (.116)' into 'std::array<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul>::operator[](unsigned long)' (/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul>::operator[](unsigned long) (.115)' into 'void Utils::Init::ArrSet<hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul>, 256>(hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul> (&) [256], int, hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul>) (.106)' (src/../include/utils.h:104:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul>::operator[](unsigned long)' into 'void Utils::Init::ArrSet<hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul>, 256>(hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul> (&) [256], int, hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul>) (.106)' (src/../include/utils.h:104:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul>::operator[](unsigned long)' into 'void Utils::Init::Linspace<hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul> [256]>(hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul> (&) [256], int, int, ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, int)' (src/../include/utils.h:126:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul>::operator[](unsigned long) (.115)' into 'void Utils::Init::ArrSet<hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul>, 256>(hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul> (&) [256], int, hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul>)' (src/../include/utils.h:104:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul>::operator[](unsigned long)' into 'void Utils::Init::ArrSet<hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul>, 256>(hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul> (&) [256], int, hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul>)' (src/../include/utils.h:104:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul>::operator[](unsigned long)' into 'void Utils::Init::Linspace<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3, 256>(hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3> (&) [256], int, int, ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/../include/utils.h:115:0)
INFO: [HLS 214-178] Inlining function 'std::initializer_list<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0> >::size() const' into 'GlobalAffine::InitializeScores(hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul> (&) [256], hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul> (&) [256], Penalties)' (src/frontend.cpp:94:0)
INFO: [HLS 214-178] Inlining function 'std::initializer_list<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0> >::begin() const' into 'GlobalAffine::InitializeScores(hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul> (&) [256], hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul> (&) [256], Penalties)' (src/frontend.cpp:94:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul>::operator[](unsigned long) (.115)' into 'GlobalAffine::InitializeScores(hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul> (&) [256], hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul> (&) [256], Penalties)' (src/frontend.cpp:94:0)
INFO: [HLS 214-178] Inlining function 'void Utils::Init::Linspace<hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul> [256]>(hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul> (&) [256], int, int, ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, int)' into 'GlobalAffine::InitializeScores(hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul> (&) [256], hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul> (&) [256], Penalties)' (src/frontend.cpp:94:0)
INFO: [HLS 214-178] Inlining function 'void Utils::Init::Linspace<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3, 256>(hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3> (&) [256], int, int, ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'GlobalAffine::InitializeScores(hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul> (&) [256], hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul> (&) [256], Penalties)' (src/frontend.cpp:94:0)
INFO: [HLS 214-178] Inlining function 'Align::UpdateDPMemSet(hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul> (&) [33][3], int, hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul> (&) [33], hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul> (&) [256])' into 'Align::UpdateDPMem(hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul> (&) [33][3], int, hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul> (&) [33], hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul> (&) [256])' (src/align/align.cpp:707:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul>::operator[](unsigned long) (.115)' into 'GlobalAffine::PE::Compute(ap_uint<2>, ap_uint<2>, hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul>, hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul>, hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul>, Penalties, hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul>&, ap_uint<4>&)' (src/frontend.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul>::operator[](unsigned long)' into 'GlobalAffine::PE::Compute(ap_uint<2>, ap_uint<2>, hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul>, hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul>, hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul>, Penalties, hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul>&, ap_uint<4>&)' (src/frontend.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul>::operator[](unsigned long)' into 'GlobalAffine::UpdatePEMaximum(hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul> (*) [3], ScorePack (&) [32], int (&) [32], int, bool (&) [32], int, int)' (src/frontend.cpp:106:0)
INFO: [HLS 214-178] Inlining function 'void Utils::Init::ArrSet<bool, 32>(bool (&) [32], bool)' into 'Align::ChunkCompute(int, ap_uint<2> (&) [32], ap_uint<2> (&) [256], hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul> (&) [33], hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul> (&) [256], int, int, int, Penalties, hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul> (&) [256], ScorePack (&) [32], ap_uint<4> (*) [256])' (src/align/align.cpp:313:0)
INFO: [HLS 214-178] Inlining function 'void Utils::Init::ArrSet<int, 32>(int (&) [32], int)' into 'Align::ChunkCompute(int, ap_uint<2> (&) [32], ap_uint<2> (&) [256], hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul> (&) [33], hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul> (&) [256], int, int, int, Penalties, hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul> (&) [256], ScorePack (&) [32], ap_uint<4> (*) [256])' (src/align/align.cpp:313:0)
INFO: [HLS 214-178] Inlining function 'Align::ShiftPredicate(bool (&) [32], int, int, int)' into 'Align::ChunkCompute(int, ap_uint<2> (&) [32], ap_uint<2> (&) [256], hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul> (&) [33], hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul> (&) [256], int, int, int, Penalties, hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul> (&) [256], ScorePack (&) [32], ap_uint<4> (*) [256])' (src/align/align.cpp:313:0)
INFO: [HLS 214-178] Inlining function 'Align::ShiftReferece(ap_uint<2> (&) [32], ap_uint<2> (&) [256], int, int)' into 'Align::ChunkCompute(int, ap_uint<2> (&) [32], ap_uint<2> (&) [256], hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul> (&) [33], hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul> (&) [256], int, int, int, Penalties, hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul> (&) [256], ScorePack (&) [32], ap_uint<4> (*) [256])' (src/align/align.cpp:313:0)
INFO: [HLS 214-178] Inlining function 'Align::UpdateDPMem(hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul> (&) [33][3], int, hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul> (&) [33], hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul> (&) [256])' into 'Align::ChunkCompute(int, ap_uint<2> (&) [32], ap_uint<2> (&) [256], hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul> (&) [33], hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul> (&) [256], int, int, int, Penalties, hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul> (&) [256], ScorePack (&) [32], ap_uint<4> (*) [256])' (src/align/align.cpp:313:0)
INFO: [HLS 214-178] Inlining function 'Align::PreserveRowScore(hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul> (&) [256], hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul> const&, bool, int)' into 'Align::ChunkCompute(int, ap_uint<2> (&) [32], ap_uint<2> (&) [256], hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul> (&) [33], hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul> (&) [256], int, int, int, Penalties, hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul> (&) [256], ScorePack (&) [32], ap_uint<4> (*) [256])' (src/align/align.cpp:313:0)
INFO: [HLS 214-178] Inlining function 'std::remove_reference<hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul>&>::type&& std::move<hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul>&>(hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul>&) (.114)' into 'std::enable_if<__and_<std::__not_<std::__is_tuple_like<hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul> > >, std::is_move_constructible<hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul> >, std::is_move_assignable<hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul> > >::value, void>::type std::swap<hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul> >(hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul>&, hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul>&)' (/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:189:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<__and_<std::__not_<std::__is_tuple_like<hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul> > >, std::is_move_constructible<hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul> >, std::is_move_assignable<hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul> > >::value, void>::type std::swap<hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul> >(hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul>&, hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul>&)' into 'std::enable_if<__is_swappable<hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul> >::value, void>::type std::swap<hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul>, 256ul>(hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul> (&) [256ul], hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul> (&) [256ul])' (/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:211:0)
INFO: [HLS 214-178] Inlining function 'GlobalAffine::Traceback::StateInit(ap_uint<4>, TB_STATE&)' into 'Traceback::Traceback(ap_uint<4> (&) [256][256], ap_uint<2> (&) [512], int, int)' (src/traceback.cpp:16:0)
INFO: [HLS 214-178] Inlining function 'GlobalAffine::Traceback::StateToPath(TB_STATE)' into 'Traceback::Traceback(ap_uint<4> (&) [256][256], ap_uint<2> (&) [512], int, int)' (src/traceback.cpp:16:0)
INFO: [HLS 214-178] Inlining function 'GlobalAffine::Traceback::StateMapping(ap_uint<4>, TB_STATE&, int&, int&)' into 'Traceback::Traceback(ap_uint<4> (&) [256][256], ap_uint<2> (&) [512], int, int)' (src/traceback.cpp:16:0)
INFO: [HLS 214-178] Inlining function 'ScorePack::ScorePack()' into 'Align::AlignStatic(ap_uint<2> (&) [256], ap_uint<2> (&) [256], int, int, Penalties, ap_uint<2> (&) [512])' (src/align/align.cpp:522:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<__is_swappable<hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul> >::value, void>::type std::swap<hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul>, 256ul>(hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul> (&) [256ul], hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul> (&) [256ul])' into 'Align::AlignStatic(ap_uint<2> (&) [256], ap_uint<2> (&) [256], int, int, Penalties, ap_uint<2> (&) [512])' (src/align/align.cpp:522:0)
INFO: [HLS 214-178] Inlining function 'Align::FindMax::ReductionMaxScores(ScorePack (&) [32], ScorePack&)' into 'Align::AlignStatic(ap_uint<2> (&) [256], ap_uint<2> (&) [256], int, int, Penalties, ap_uint<2> (&) [512])' (src/align/align.cpp:522:0)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'agg.tmp'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (src/pe/pe.cpp:296:2)
INFO: [HLS 214-248] Applying array_partition to 'predicate': Complete partitioning on dimension 1. (src/align/align.cpp:318:7)
INFO: [HLS 214-248] Applying array_partition to 'pe_col_offsets': Complete partitioning on dimension 1. (src/align/align.cpp:321:8)
INFO: [HLS 214-248] Applying array_partition to 'local_reference': Complete partitioning on dimension 1. (src/align/align.cpp:324:9)
INFO: [HLS 214-248] Applying array_partition to 'tbp_out': Complete partitioning on dimension 1. (src/align/align.cpp:326:14)
INFO: [HLS 214-248] Applying array_partition to 'dp_mem': Complete partitioning on dimension 1. (src/align/align.cpp:332:17)
INFO: [HLS 214-248] Applying array_partition to 'tbp_matrix': Cyclic partitioning with factor 32 on dimension 1. (src/align/align.cpp:537:8)
INFO: [HLS 214-248] Applying array_partition to 'local_query': Complete partitioning on dimension 1. (src/align/align.cpp:551:9)
INFO: [HLS 214-248] Applying array_partition to 'querys': Cyclic partitioning with factor 32 on dimension 1. (src/toplevel/seq_align_multiple.cpp:33:0)
INFO: [HLS 214-248] Applying array_partition to 'references': Complete partitioning on dimension 1. (src/toplevel/seq_align_multiple.cpp:33:0)
INFO: [HLS 214-248] Applying array_partition to 'query_lengths': Complete partitioning on dimension 1. (src/toplevel/seq_align_multiple.cpp:33:0)
INFO: [HLS 214-248] Applying array_partition to 'reference_lengths': Complete partitioning on dimension 1. (src/toplevel/seq_align_multiple.cpp:33:0)
INFO: [HLS 214-248] Applying array_partition to 'tb_streams': Complete partitioning on dimension 1. (src/toplevel/seq_align_multiple.cpp:33:0)
INFO: [HLS 214-241] Aggregating maxi variable 'tb_streams' with compact=none mode in 8-bits (src/toplevel/seq_align_multiple.cpp:33:0)
INFO: [HLS 214-241] Aggregating maxi variable 'references' with compact=none mode in 8-bits (src/toplevel/seq_align_multiple.cpp:33:0)
INFO: [HLS 214-241] Aggregating maxi variable 'querys_31' with compact=none mode in 8-bits (src/toplevel/seq_align_multiple.cpp:33:0)
INFO: [HLS 214-241] Aggregating maxi variable 'querys_30' with compact=none mode in 8-bits (src/toplevel/seq_align_multiple.cpp:33:0)
INFO: [HLS 214-241] Aggregating maxi variable 'querys_29' with compact=none mode in 8-bits (src/toplevel/seq_align_multiple.cpp:33:0)
INFO: [HLS 214-241] Aggregating maxi variable 'querys_28' with compact=none mode in 8-bits (src/toplevel/seq_align_multiple.cpp:33:0)
INFO: [HLS 214-241] Aggregating maxi variable 'querys_27' with compact=none mode in 8-bits (src/toplevel/seq_align_multiple.cpp:33:0)
INFO: [HLS 214-241] Aggregating maxi variable 'querys_26' with compact=none mode in 8-bits (src/toplevel/seq_align_multiple.cpp:33:0)
INFO: [HLS 214-241] Aggregating maxi variable 'querys_25' with compact=none mode in 8-bits (src/toplevel/seq_align_multiple.cpp:33:0)
INFO: [HLS 214-241] Aggregating maxi variable 'querys_24' with compact=none mode in 8-bits (src/toplevel/seq_align_multiple.cpp:33:0)
INFO: [HLS 214-241] Aggregating maxi variable 'querys_23' with compact=none mode in 8-bits (src/toplevel/seq_align_multiple.cpp:33:0)
INFO: [HLS 214-241] Aggregating maxi variable 'querys_22' with compact=none mode in 8-bits (src/toplevel/seq_align_multiple.cpp:33:0)
INFO: [HLS 214-241] Aggregating maxi variable 'querys_21' with compact=none mode in 8-bits (src/toplevel/seq_align_multiple.cpp:33:0)
INFO: [HLS 214-241] Aggregating maxi variable 'querys_20' with compact=none mode in 8-bits (src/toplevel/seq_align_multiple.cpp:33:0)
INFO: [HLS 214-241] Aggregating maxi variable 'querys_19' with compact=none mode in 8-bits (src/toplevel/seq_align_multiple.cpp:33:0)
INFO: [HLS 214-241] Aggregating maxi variable 'querys_18' with compact=none mode in 8-bits (src/toplevel/seq_align_multiple.cpp:33:0)
INFO: [HLS 214-241] Aggregating maxi variable 'querys_17' with compact=none mode in 8-bits (src/toplevel/seq_align_multiple.cpp:33:0)
INFO: [HLS 214-241] Aggregating maxi variable 'querys_16' with compact=none mode in 8-bits (src/toplevel/seq_align_multiple.cpp:33:0)
INFO: [HLS 214-241] Aggregating maxi variable 'querys_15' with compact=none mode in 8-bits (src/toplevel/seq_align_multiple.cpp:33:0)
INFO: [HLS 214-241] Aggregating maxi variable 'querys_14' with compact=none mode in 8-bits (src/toplevel/seq_align_multiple.cpp:33:0)
INFO: [HLS 214-241] Aggregating maxi variable 'querys_13' with compact=none mode in 8-bits (src/toplevel/seq_align_multiple.cpp:33:0)
INFO: [HLS 214-241] Aggregating maxi variable 'querys_12' with compact=none mode in 8-bits (src/toplevel/seq_align_multiple.cpp:33:0)
INFO: [HLS 214-241] Aggregating maxi variable 'querys_11' with compact=none mode in 8-bits (src/toplevel/seq_align_multiple.cpp:33:0)
INFO: [HLS 214-241] Aggregating maxi variable 'querys_10' with compact=none mode in 8-bits (src/toplevel/seq_align_multiple.cpp:33:0)
INFO: [HLS 214-241] Aggregating maxi variable 'querys_9' with compact=none mode in 8-bits (src/toplevel/seq_align_multiple.cpp:33:0)
INFO: [HLS 214-241] Aggregating maxi variable 'querys_8' with compact=none mode in 8-bits (src/toplevel/seq_align_multiple.cpp:33:0)
INFO: [HLS 214-241] Aggregating maxi variable 'querys_7' with compact=none mode in 8-bits (src/toplevel/seq_align_multiple.cpp:33:0)
INFO: [HLS 214-241] Aggregating maxi variable 'querys_6' with compact=none mode in 8-bits (src/toplevel/seq_align_multiple.cpp:33:0)
INFO: [HLS 214-241] Aggregating maxi variable 'querys_5' with compact=none mode in 8-bits (src/toplevel/seq_align_multiple.cpp:33:0)
INFO: [HLS 214-241] Aggregating maxi variable 'querys_4' with compact=none mode in 8-bits (src/toplevel/seq_align_multiple.cpp:33:0)
INFO: [HLS 214-241] Aggregating maxi variable 'querys_3' with compact=none mode in 8-bits (src/toplevel/seq_align_multiple.cpp:33:0)
INFO: [HLS 214-241] Aggregating maxi variable 'querys_2' with compact=none mode in 8-bits (src/toplevel/seq_align_multiple.cpp:33:0)
INFO: [HLS 214-241] Aggregating maxi variable 'querys_1' with compact=none mode in 8-bits (src/toplevel/seq_align_multiple.cpp:33:0)
INFO: [HLS 214-241] Aggregating maxi variable 'querys_0' with compact=none mode in 8-bits (src/toplevel/seq_align_multiple.cpp:33:0)
INFO: [HLS 214-241] Aggregating bram variable 'init_row_score' with compact=bit mode in 48-bits (src/align/align.cpp:531:14)
INFO: [HLS 214-241] Aggregating scalar variable 'agg.tmp27' with compact=bit mode in 48-bits
INFO: [HLS 214-241] Aggregating scalar variable 'agg.tmp14' with compact=bit mode in 48-bits
INFO: [HLS 214-241] Aggregating scalar variable 'agg.tmp5' with compact=bit mode in 48-bits
INFO: [HLS 214-241] Aggregating scalar variable 'agg.tmp' with compact=bit mode in 48-bits
INFO: [HLS 214-241] Aggregating bram variable 'init_col_score' with compact=bit mode in 48-bits (src/align/align.cpp:530:14)
INFO: [HLS 214-241] Aggregating scalar variable 'agg.tmp10' with compact=bit mode in 48-bits
INFO: [HLS 214-241] Aggregating scalar variable 'agg.tmp15' with compact=bit mode in 48-bits
INFO: [HLS 214-241] Aggregating bram variable 'dp_mem_32' with compact=bit mode in 48-bits (src/align/align.cpp:332:17)
INFO: [HLS 214-241] Aggregating bram variable 'dp_mem_31' with compact=bit mode in 48-bits (src/align/align.cpp:332:17)
INFO: [HLS 214-241] Aggregating bram variable 'dp_mem_30' with compact=bit mode in 48-bits (src/align/align.cpp:332:17)
INFO: [HLS 214-241] Aggregating bram variable 'dp_mem_29' with compact=bit mode in 48-bits (src/align/align.cpp:332:17)
INFO: [HLS 214-241] Aggregating bram variable 'dp_mem_28' with compact=bit mode in 48-bits (src/align/align.cpp:332:17)
INFO: [HLS 214-241] Aggregating bram variable 'dp_mem_27' with compact=bit mode in 48-bits (src/align/align.cpp:332:17)
INFO: [HLS 214-241] Aggregating bram variable 'dp_mem_26' with compact=bit mode in 48-bits (src/align/align.cpp:332:17)
INFO: [HLS 214-241] Aggregating bram variable 'dp_mem_25' with compact=bit mode in 48-bits (src/align/align.cpp:332:17)
INFO: [HLS 214-241] Aggregating bram variable 'dp_mem_24' with compact=bit mode in 48-bits (src/align/align.cpp:332:17)
INFO: [HLS 214-241] Aggregating bram variable 'dp_mem_23' with compact=bit mode in 48-bits (src/align/align.cpp:332:17)
INFO: [HLS 214-241] Aggregating bram variable 'dp_mem_22' with compact=bit mode in 48-bits (src/align/align.cpp:332:17)
INFO: [HLS 214-241] Aggregating bram variable 'dp_mem_21' with compact=bit mode in 48-bits (src/align/align.cpp:332:17)
INFO: [HLS 214-241] Aggregating bram variable 'dp_mem_20' with compact=bit mode in 48-bits (src/align/align.cpp:332:17)
INFO: [HLS 214-241] Aggregating bram variable 'dp_mem_19' with compact=bit mode in 48-bits (src/align/align.cpp:332:17)
INFO: [HLS 214-241] Aggregating bram variable 'dp_mem_18' with compact=bit mode in 48-bits (src/align/align.cpp:332:17)
INFO: [HLS 214-241] Aggregating bram variable 'dp_mem_17' with compact=bit mode in 48-bits (src/align/align.cpp:332:17)
INFO: [HLS 214-241] Aggregating bram variable 'dp_mem_16' with compact=bit mode in 48-bits (src/align/align.cpp:332:17)
INFO: [HLS 214-241] Aggregating bram variable 'dp_mem_15' with compact=bit mode in 48-bits (src/align/align.cpp:332:17)
INFO: [HLS 214-241] Aggregating bram variable 'dp_mem_14' with compact=bit mode in 48-bits (src/align/align.cpp:332:17)
INFO: [HLS 214-241] Aggregating bram variable 'dp_mem_13' with compact=bit mode in 48-bits (src/align/align.cpp:332:17)
INFO: [HLS 214-241] Aggregating bram variable 'dp_mem_12' with compact=bit mode in 48-bits (src/align/align.cpp:332:17)
INFO: [HLS 214-241] Aggregating bram variable 'dp_mem_11' with compact=bit mode in 48-bits (src/align/align.cpp:332:17)
INFO: [HLS 214-241] Aggregating bram variable 'dp_mem_10' with compact=bit mode in 48-bits (src/align/align.cpp:332:17)
INFO: [HLS 214-241] Aggregating bram variable 'dp_mem_9' with compact=bit mode in 48-bits (src/align/align.cpp:332:17)
INFO: [HLS 214-241] Aggregating bram variable 'dp_mem_8' with compact=bit mode in 48-bits (src/align/align.cpp:332:17)
INFO: [HLS 214-241] Aggregating bram variable 'dp_mem_7' with compact=bit mode in 48-bits (src/align/align.cpp:332:17)
INFO: [HLS 214-241] Aggregating bram variable 'dp_mem_6' with compact=bit mode in 48-bits (src/align/align.cpp:332:17)
INFO: [HLS 214-241] Aggregating bram variable 'dp_mem_5' with compact=bit mode in 48-bits (src/align/align.cpp:332:17)
INFO: [HLS 214-241] Aggregating bram variable 'dp_mem_4' with compact=bit mode in 48-bits (src/align/align.cpp:332:17)
INFO: [HLS 214-241] Aggregating bram variable 'dp_mem_3' with compact=bit mode in 48-bits (src/align/align.cpp:332:17)
INFO: [HLS 214-241] Aggregating bram variable 'dp_mem_2' with compact=bit mode in 48-bits (src/align/align.cpp:332:17)
INFO: [HLS 214-241] Aggregating bram variable 'dp_mem_1' with compact=bit mode in 48-bits (src/align/align.cpp:332:17)
INFO: [HLS 214-241] Aggregating bram variable 'dp_mem_0' with compact=bit mode in 48-bits (src/align/align.cpp:332:17)
INFO: [HLS 214-364] Automatically inlining function 'void Utils::Array::ShiftRight<bool, 32>(bool (&) [32], bool)' to improve effectiveness of pipeline pragma in function 'Align::ChunkCompute(int, ap_uint<2> (&) [32], ap_uint<2> (&) [256], hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul> (&) [33], hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul> (&) [256], int, int, int, Penalties, hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul> (&) [256], ScorePack (&) [32], ap_uint<4> (*) [256])' (src/align/align.cpp:238:3)
INFO: [HLS 214-364] Automatically inlining function 'void Utils::Array::ShiftRight<bool, 32>(bool (&) [32], bool)' to improve effectiveness of pipeline pragma in function 'Align::ChunkCompute(int, ap_uint<2> (&) [32], ap_uint<2> (&) [256], hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul> (&) [33], hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul> (&) [256], int, int, int, Penalties, hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul> (&) [256], ScorePack (&) [32], ap_uint<4> (*) [256])' (src/align/align.cpp:234:3)
INFO: [HLS 214-364] Automatically inlining function 'void Utils::Array::ShiftRight<ap_uint<2>, 32>(ap_uint<2> (&) [32], ap_uint<2>)' to improve effectiveness of pipeline pragma in function 'Align::ChunkCompute(int, ap_uint<2> (&) [32], ap_uint<2> (&) [256], hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul> (&) [33], hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul> (&) [256], int, int, int, Penalties, hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul> (&) [256], ScorePack (&) [32], ap_uint<4> (*) [256])' (src/align/align.cpp:253:3)
INFO: [HLS 214-364] Automatically inlining function 'void Utils::Array::ShiftRight<ap_uint<2>, 32>(ap_uint<2> (&) [32], ap_uint<2>)' to improve effectiveness of pipeline pragma in function 'Align::ChunkCompute(int, ap_uint<2> (&) [32], ap_uint<2> (&) [256], hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul> (&) [33], hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul> (&) [256], int, int, int, Penalties, hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul> (&) [256], ScorePack (&) [32], ap_uint<4> (*) [256])' (src/align/align.cpp:249:3)
INFO: [HLS 214-364] Automatically inlining function 'Align::UpdateDPMemShift(hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul> (&) [33][3])' to improve effectiveness of pipeline pragma in function 'Align::ChunkCompute(int, ap_uint<2> (&) [32], ap_uint<2> (&) [256], hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul> (&) [33], hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul> (&) [256], int, int, int, Penalties, hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul> (&) [256], ScorePack (&) [32], ap_uint<4> (*) [256])' (src/align/align.cpp:708:2)
INFO: [HLS 214-364] Automatically inlining function 'PE::PEUnroll(hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul> (&) [33][3], ap_uint<2>*, ap_uint<2>*, Penalties, ap_uint<4> (&) [32]) (.138.139)' to improve effectiveness of pipeline pragma in function 'Align::ChunkCompute(int, ap_uint<2> (&) [32], ap_uint<2> (&) [256], hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul> (&) [33], hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul> (&) [256], int, int, int, Penalties, hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul> (&) [256], ScorePack (&) [32], ap_uint<4> (*) [256])' (src/align/align.cpp:373:3)
INFO: [HLS 214-364] Automatically inlining function 'Align::ArrangeTBPArr(ap_uint<4> (&) [32], bool (&) [32], int (&) [32], ap_uint<4> (*) [256]) (.140.141)' to improve effectiveness of pipeline pragma in function 'Align::ChunkCompute(int, ap_uint<2> (&) [32], ap_uint<2> (&) [256], hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul> (&) [33], hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul> (&) [256], int, int, int, Penalties, hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul> (&) [256], ScorePack (&) [32], ap_uint<4> (*) [256])' (src/align/align.cpp:401:9)
INFO: [HLS 214-364] Automatically inlining function 'Align::UpdatePEOffset(int (&) [32], bool (&) [32])' to improve effectiveness of pipeline pragma in function 'Align::ChunkCompute(int, ap_uint<2> (&) [32], ap_uint<2> (&) [256], hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul> (&) [33], hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul> (&) [256], int, int, int, Penalties, hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul> (&) [256], ScorePack (&) [32], ap_uint<4> (*) [256])' (src/align/align.cpp:403:3)
INFO: [HLS 214-364] Automatically inlining function 'GlobalAffine::PE::Compute(ap_uint<2>, ap_uint<2>, hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul>, hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul>, hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul>, Penalties, hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul>&, ap_uint<4>&)' to improve effectiveness of pipeline pragma in function 'Align::ChunkCompute(int, ap_uint<2> (&) [32], ap_uint<2> (&) [256], hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul> (&) [33], hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul> (&) [256], int, int, int, Penalties, hls::vector<ap_fixed<16, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 3ul> (&) [256], ScorePack (&) [32], ap_uint<4> (*) [256])' (src/pe/pe.cpp:296:2)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'dp_mem_0' due to pipeline pragma (src/align/align.cpp:350:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'dp_mem_1' due to pipeline pragma (src/align/align.cpp:350:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'dp_mem_10' due to pipeline pragma (src/align/align.cpp:350:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'dp_mem_11' due to pipeline pragma (src/align/align.cpp:350:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'dp_mem_12' due to pipeline pragma (src/align/align.cpp:350:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'dp_mem_13' due to pipeline pragma (src/align/align.cpp:350:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'dp_mem_14' due to pipeline pragma (src/align/align.cpp:350:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'dp_mem_15' due to pipeline pragma (src/align/align.cpp:350:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'dp_mem_16' due to pipeline pragma (src/align/align.cpp:350:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'dp_mem_17' due to pipeline pragma (src/align/align.cpp:350:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'dp_mem_18' due to pipeline pragma (src/align/align.cpp:350:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'dp_mem_19' due to pipeline pragma (src/align/align.cpp:350:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'dp_mem_2' due to pipeline pragma (src/align/align.cpp:350:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'dp_mem_20' due to pipeline pragma (src/align/align.cpp:350:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'dp_mem_21' due to pipeline pragma (src/align/align.cpp:350:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'dp_mem_22' due to pipeline pragma (src/align/align.cpp:350:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'dp_mem_23' due to pipeline pragma (src/align/align.cpp:350:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'dp_mem_24' due to pipeline pragma (src/align/align.cpp:350:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'dp_mem_25' due to pipeline pragma (src/align/align.cpp:350:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'dp_mem_26' due to pipeline pragma (src/align/align.cpp:350:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'dp_mem_27' due to pipeline pragma (src/align/align.cpp:350:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'dp_mem_28' due to pipeline pragma (src/align/align.cpp:350:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'dp_mem_29' due to pipeline pragma (src/align/align.cpp:350:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'dp_mem_3' due to pipeline pragma (src/align/align.cpp:350:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'dp_mem_30' due to pipeline pragma (src/align/align.cpp:350:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'dp_mem_31' due to pipeline pragma (src/align/align.cpp:350:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'dp_mem_32' due to pipeline pragma (src/align/align.cpp:350:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'dp_mem_4' due to pipeline pragma (src/align/align.cpp:350:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'dp_mem_5' due to pipeline pragma (src/align/align.cpp:350:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'dp_mem_6' due to pipeline pragma (src/align/align.cpp:350:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'dp_mem_7' due to pipeline pragma (src/align/align.cpp:350:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'dp_mem_8' due to pipeline pragma (src/align/align.cpp:350:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'dp_mem_9' due to pipeline pragma (src/align/align.cpp:350:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'local_max.chunk_offset' due to pipeline pragma (src/align/align.cpp:350:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'local_max.pe_offset' due to pipeline pragma (src/align/align.cpp:350:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'local_max.score' due to pipeline pragma (src/align/align.cpp:350:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'local_init_col_score' due to pipeline pragma (src/align/align.cpp:350:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'preserved_row_buffer' due to pipeline pragma (src/align/align.cpp:350:9)
INFO: [HLS 214-248] Applying array_partition to 'dp_mem_0': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'dp_mem_1': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'dp_mem_2': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'dp_mem_3': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'dp_mem_4': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'dp_mem_5': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'dp_mem_6': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'dp_mem_7': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'dp_mem_8': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'dp_mem_9': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'dp_mem_10': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'dp_mem_11': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'dp_mem_12': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'dp_mem_13': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'dp_mem_14': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'dp_mem_15': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'dp_mem_16': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'dp_mem_17': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'dp_mem_18': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'dp_mem_19': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'dp_mem_20': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'dp_mem_21': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'dp_mem_22': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'dp_mem_23': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'dp_mem_24': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'dp_mem_25': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'dp_mem_26': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'dp_mem_27': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'dp_mem_28': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'dp_mem_29': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'dp_mem_30': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'dp_mem_31': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'dp_mem_32': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'local_max.score': Complete partitioning on dimension 1. (src/align/align.cpp:547:12)
INFO: [HLS 214-248] Applying array_partition to 'local_max.chunk_offset': Complete partitioning on dimension 1. (src/align/align.cpp:547:12)
INFO: [HLS 214-248] Applying array_partition to 'local_max.pe_offset': Complete partitioning on dimension 1. (src/align/align.cpp:547:12)
INFO: [HLS 214-248] Applying array_partition to 'local_init_col_score': Complete partitioning on dimension 2. (src/align/align.cpp:552:25)
INFO: [HLS 214-248] Applying array_partition to 'preserved_row_buffer': Complete partitioning on dimension 2. (src/align/align.cpp:554:25)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'querys_0' since this interface mode only supports scalar types (src/toplevel/seq_align_multiple.cpp:33:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'querys_1' since this interface mode only supports scalar types (src/toplevel/seq_align_multiple.cpp:33:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'querys_2' since this interface mode only supports scalar types (src/toplevel/seq_align_multiple.cpp:33:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'querys_3' since this interface mode only supports scalar types (src/toplevel/seq_align_multiple.cpp:33:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'querys_4' since this interface mode only supports scalar types (src/toplevel/seq_align_multiple.cpp:33:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'querys_5' since this interface mode only supports scalar types (src/toplevel/seq_align_multiple.cpp:33:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'querys_6' since this interface mode only supports scalar types (src/toplevel/seq_align_multiple.cpp:33:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'querys_7' since this interface mode only supports scalar types (src/toplevel/seq_align_multiple.cpp:33:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'querys_8' since this interface mode only supports scalar types (src/toplevel/seq_align_multiple.cpp:33:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'querys_9' since this interface mode only supports scalar types (src/toplevel/seq_align_multiple.cpp:33:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'querys_10' since this interface mode only supports scalar types (src/toplevel/seq_align_multiple.cpp:33:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'querys_11' since this interface mode only supports scalar types (src/toplevel/seq_align_multiple.cpp:33:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'querys_12' since this interface mode only supports scalar types (src/toplevel/seq_align_multiple.cpp:33:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'querys_13' since this interface mode only supports scalar types (src/toplevel/seq_align_multiple.cpp:33:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'querys_14' since this interface mode only supports scalar types (src/toplevel/seq_align_multiple.cpp:33:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'querys_15' since this interface mode only supports scalar types (src/toplevel/seq_align_multiple.cpp:33:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'querys_16' since this interface mode only supports scalar types (src/toplevel/seq_align_multiple.cpp:33:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'querys_17' since this interface mode only supports scalar types (src/toplevel/seq_align_multiple.cpp:33:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'querys_18' since this interface mode only supports scalar types (src/toplevel/seq_align_multiple.cpp:33:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'querys_19' since this interface mode only supports scalar types (src/toplevel/seq_align_multiple.cpp:33:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'querys_20' since this interface mode only supports scalar types (src/toplevel/seq_align_multiple.cpp:33:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'querys_21' since this interface mode only supports scalar types (src/toplevel/seq_align_multiple.cpp:33:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'querys_22' since this interface mode only supports scalar types (src/toplevel/seq_align_multiple.cpp:33:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'querys_23' since this interface mode only supports scalar types (src/toplevel/seq_align_multiple.cpp:33:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'querys_24' since this interface mode only supports scalar types (src/toplevel/seq_align_multiple.cpp:33:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'querys_25' since this interface mode only supports scalar types (src/toplevel/seq_align_multiple.cpp:33:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'querys_26' since this interface mode only supports scalar types (src/toplevel/seq_align_multiple.cpp:33:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'querys_27' since this interface mode only supports scalar types (src/toplevel/seq_align_multiple.cpp:33:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'querys_28' since this interface mode only supports scalar types (src/toplevel/seq_align_multiple.cpp:33:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'querys_29' since this interface mode only supports scalar types (src/toplevel/seq_align_multiple.cpp:33:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'querys_30' since this interface mode only supports scalar types (src/toplevel/seq_align_multiple.cpp:33:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'querys_31' since this interface mode only supports scalar types (src/toplevel/seq_align_multiple.cpp:33:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'references' since this interface mode only supports scalar types (src/toplevel/seq_align_multiple.cpp:33:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'tb_streams' since this interface mode only supports scalar types (src/toplevel/seq_align_multiple.cpp:33:0)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: copying raw kernel.xml: /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/../../../kernel.xml -> /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 33.59 seconds. CPU system time: 1.23 seconds. Elapsed time: 39.29 seconds; current allocated memory: 1.083 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.083 GB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top seq_align_multiple_static -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/a.g.0.bc -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.75 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.74 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.75 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/a.g.1.bc -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'GlobalAffine::InitializeScores' into 'Align::AlignStatic' (src/align/align.cpp:534) automatically.
Command           transform done; 0.84 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.91 seconds. CPU system time: 0 seconds. Elapsed time: 0.9 seconds; current allocated memory: 1.115 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/a.g.1.bc to /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/a.o.1.bc -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'traceback_loop' (src/traceback.cpp:26) in function 'Traceback::Traceback' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_128_1' (src/../include/utils.h:128) in function 'GlobalAffine::InitializeScores' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_117_1' (src/../include/utils.h:117) in function 'GlobalAffine::InitializeScores' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' (src/align/align.cpp:547) in function 'Align::AlignStatic' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3.1' (/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:212) in function 'Align::AlignStatic' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_463_1' (src/align/align.cpp:463) in function 'Align::AlignStatic' automatically.
INFO: [XFORM 203-602] Inlining function 'GlobalAffine::InitializeScores' into 'Align::AlignStatic' (src/align/align.cpp:534) automatically.
Command           transform done; 3.76 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/traceback.cpp:29:27) to (src/traceback.cpp:32:17) in function 'Traceback::Traceback'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'Traceback::Traceback'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/frontend.cpp:129:1) in function 'GlobalAffine::UpdatePEMaximum'... converting 97 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/align/align.cpp:350:9) to (src/align/align.cpp:247:6) in function 'Align::ChunkCompute'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/align/align.cpp:324:9) to (src/align/align.cpp:730:6) in function 'Align::ChunkCompute'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/align/align.cpp:326:14) to (src/align/align.cpp:454:6) in function 'Align::ChunkCompute'... converting 63 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/align/align.cpp:462:12) to (src/align/align.cpp:463:20) in function 'Align::AlignStatic'... converting 3 basic blocks.
INFO: [XFORM 203-602] Inlining function 'GlobalAffine::InitializeMaxScores' into 'Align::AlignStatic' (src/align/align.cpp:548) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'GlobalAffine::UpdatePEMaximum' (src/frontend.cpp:116:1)...96 expression(s) balanced.
Command           transform done; 1.18 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 4.92 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.94 seconds; current allocated memory: 1.153 GB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/a.o.2.bc -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_559_1' (src/align/align.cpp:559:20) in function 'Align::AlignStatic' the outer loop is not a perfect loop.
Execute             auto_get_db
Command           transform done; 7.38 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 7.27 seconds. CPU system time: 0.11 seconds. Elapsed time: 7.38 seconds; current allocated memory: 1.369 GB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 14 sec.
Command       elaborate done; 89.7 sec.
Execute       ap_eval exec zip -j /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command       ap_eval done; 0.11 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'seq_align_multiple_static' ...
Execute         ap_set_top_model seq_align_multiple_static 
WARNING: [SYN 201-103] Legalizing function name 'ArrSet<vector<ap_fixed<16, 11, 5, 3, 0>, 3ul>, 256>.1' to 'ArrSet_vector_ap_fixed_16_11_5_3_0_3ul_256_1'.
WARNING: [SYN 201-103] Legalizing function name 'ArrSet<vector<ap_fixed<16, 11, 5, 3, 0>, 3ul>, 256>' to 'ArrSet_vector_ap_fixed_16_11_5_3_0_3ul_256_s'.
Execute         get_model_list seq_align_multiple_static -filter all-wo-channel -topdown 
Execute         preproc_iomode -model seq_align_multiple_static 
Execute         preproc_iomode -model AlignStatic 
Execute         preproc_iomode -model Traceback 
Execute         preproc_iomode -model Traceback_Pipeline_traceback_loop 
Execute         preproc_iomode -model AlignStatic_Pipeline_VITIS_LOOP_463_1 
Execute         preproc_iomode -model AlignStatic_Pipeline_4 
Execute         preproc_iomode -model ChunkCompute 
Execute         preproc_iomode -model ChunkCompute_Pipeline_VITIS_LOOP_347_1 
Execute         preproc_iomode -model UpdatePEMaximum 
Execute         preproc_iomode -model CopyColScore 
Execute         preproc_iomode -model PrepareLocalQuery 
Execute         preproc_iomode -model AlignStatic_Pipeline_VITIS_LOOP_117_1 
Execute         preproc_iomode -model ArrSet<vector<ap_fixed<16, 11, 5, 3, 0>, 3ul>, 256> 
Execute         preproc_iomode -model AlignStatic_Pipeline_VITIS_LOOP_128_1 
Execute         preproc_iomode -model ArrSet<vector<ap_fixed<16, 11, 5, 3, 0>, 3ul>, 256>.1 
Execute         get_model_list seq_align_multiple_static -filter all-wo-channel 
INFO-FLOW: Model list for configure: {ArrSet<vector<ap_fixed<16, 11, 5, 3, 0>, 3ul>, 256>.1} AlignStatic_Pipeline_VITIS_LOOP_128_1 {ArrSet<vector<ap_fixed<16, 11, 5, 3, 0>, 3ul>, 256>} AlignStatic_Pipeline_VITIS_LOOP_117_1 PrepareLocalQuery CopyColScore UpdatePEMaximum ChunkCompute_Pipeline_VITIS_LOOP_347_1 ChunkCompute AlignStatic_Pipeline_4 AlignStatic_Pipeline_VITIS_LOOP_463_1 Traceback_Pipeline_traceback_loop Traceback AlignStatic seq_align_multiple_static
INFO-FLOW: Configuring Module : ArrSet<vector<ap_fixed<16, 11, 5, 3, 0>, 3ul>, 256>.1 ...
Execute         set_default_model ArrSet<vector<ap_fixed<16, 11, 5, 3, 0>, 3ul>, 256>.1 
Execute         apply_spec_resource_limit ArrSet<vector<ap_fixed<16, 11, 5, 3, 0>, 3ul>, 256>.1 
INFO-FLOW: Configuring Module : AlignStatic_Pipeline_VITIS_LOOP_128_1 ...
Execute         set_default_model AlignStatic_Pipeline_VITIS_LOOP_128_1 
Execute         apply_spec_resource_limit AlignStatic_Pipeline_VITIS_LOOP_128_1 
INFO-FLOW: Configuring Module : ArrSet<vector<ap_fixed<16, 11, 5, 3, 0>, 3ul>, 256> ...
Execute         set_default_model ArrSet<vector<ap_fixed<16, 11, 5, 3, 0>, 3ul>, 256> 
Execute         apply_spec_resource_limit ArrSet<vector<ap_fixed<16, 11, 5, 3, 0>, 3ul>, 256> 
INFO-FLOW: Configuring Module : AlignStatic_Pipeline_VITIS_LOOP_117_1 ...
Execute         set_default_model AlignStatic_Pipeline_VITIS_LOOP_117_1 
Execute         apply_spec_resource_limit AlignStatic_Pipeline_VITIS_LOOP_117_1 
INFO-FLOW: Configuring Module : PrepareLocalQuery ...
Execute         set_default_model PrepareLocalQuery 
Execute         apply_spec_resource_limit PrepareLocalQuery 
INFO-FLOW: Configuring Module : CopyColScore ...
Execute         set_default_model CopyColScore 
Execute         apply_spec_resource_limit CopyColScore 
INFO-FLOW: Configuring Module : UpdatePEMaximum ...
Execute         set_default_model UpdatePEMaximum 
Execute         apply_spec_resource_limit UpdatePEMaximum 
INFO-FLOW: Configuring Module : ChunkCompute_Pipeline_VITIS_LOOP_347_1 ...
Execute         set_default_model ChunkCompute_Pipeline_VITIS_LOOP_347_1 
Execute         apply_spec_resource_limit ChunkCompute_Pipeline_VITIS_LOOP_347_1 
INFO-FLOW: Configuring Module : ChunkCompute ...
Execute         set_default_model ChunkCompute 
Execute         apply_spec_resource_limit ChunkCompute 
INFO-FLOW: Configuring Module : AlignStatic_Pipeline_4 ...
Execute         set_default_model AlignStatic_Pipeline_4 
Execute         apply_spec_resource_limit AlignStatic_Pipeline_4 
INFO-FLOW: Configuring Module : AlignStatic_Pipeline_VITIS_LOOP_463_1 ...
Execute         set_default_model AlignStatic_Pipeline_VITIS_LOOP_463_1 
Execute         apply_spec_resource_limit AlignStatic_Pipeline_VITIS_LOOP_463_1 
INFO-FLOW: Configuring Module : Traceback_Pipeline_traceback_loop ...
Execute         set_default_model Traceback_Pipeline_traceback_loop 
Execute         apply_spec_resource_limit Traceback_Pipeline_traceback_loop 
INFO-FLOW: Configuring Module : Traceback ...
Execute         set_default_model Traceback 
Execute         apply_spec_resource_limit Traceback 
INFO-FLOW: Configuring Module : AlignStatic ...
Execute         set_default_model AlignStatic 
Execute         apply_spec_resource_limit AlignStatic 
INFO-FLOW: Configuring Module : seq_align_multiple_static ...
Execute         set_default_model seq_align_multiple_static 
Execute         apply_spec_resource_limit seq_align_multiple_static 
INFO-FLOW: Model list for preprocess: {ArrSet<vector<ap_fixed<16, 11, 5, 3, 0>, 3ul>, 256>.1} AlignStatic_Pipeline_VITIS_LOOP_128_1 {ArrSet<vector<ap_fixed<16, 11, 5, 3, 0>, 3ul>, 256>} AlignStatic_Pipeline_VITIS_LOOP_117_1 PrepareLocalQuery CopyColScore UpdatePEMaximum ChunkCompute_Pipeline_VITIS_LOOP_347_1 ChunkCompute AlignStatic_Pipeline_4 AlignStatic_Pipeline_VITIS_LOOP_463_1 Traceback_Pipeline_traceback_loop Traceback AlignStatic seq_align_multiple_static
INFO-FLOW: Preprocessing Module: ArrSet<vector<ap_fixed<16, 11, 5, 3, 0>, 3ul>, 256>.1 ...
Execute         set_default_model ArrSet<vector<ap_fixed<16, 11, 5, 3, 0>, 3ul>, 256>.1 
Execute         cdfg_preprocess -model ArrSet<vector<ap_fixed<16, 11, 5, 3, 0>, 3ul>, 256>.1 
Command         cdfg_preprocess done; 0.11 sec.
Execute         rtl_gen_preprocess ArrSet<vector<ap_fixed<16, 11, 5, 3, 0>, 3ul>, 256>.1 
INFO-FLOW: Preprocessing Module: AlignStatic_Pipeline_VITIS_LOOP_128_1 ...
Execute         set_default_model AlignStatic_Pipeline_VITIS_LOOP_128_1 
Execute         cdfg_preprocess -model AlignStatic_Pipeline_VITIS_LOOP_128_1 
Execute         rtl_gen_preprocess AlignStatic_Pipeline_VITIS_LOOP_128_1 
INFO-FLOW: Preprocessing Module: ArrSet<vector<ap_fixed<16, 11, 5, 3, 0>, 3ul>, 256> ...
Execute         set_default_model ArrSet<vector<ap_fixed<16, 11, 5, 3, 0>, 3ul>, 256> 
Execute         cdfg_preprocess -model ArrSet<vector<ap_fixed<16, 11, 5, 3, 0>, 3ul>, 256> 
Execute         rtl_gen_preprocess ArrSet<vector<ap_fixed<16, 11, 5, 3, 0>, 3ul>, 256> 
INFO-FLOW: Preprocessing Module: AlignStatic_Pipeline_VITIS_LOOP_117_1 ...
Execute         set_default_model AlignStatic_Pipeline_VITIS_LOOP_117_1 
Execute         cdfg_preprocess -model AlignStatic_Pipeline_VITIS_LOOP_117_1 
Execute         rtl_gen_preprocess AlignStatic_Pipeline_VITIS_LOOP_117_1 
INFO-FLOW: Preprocessing Module: PrepareLocalQuery ...
Execute         set_default_model PrepareLocalQuery 
Execute         cdfg_preprocess -model PrepareLocalQuery 
Execute         rtl_gen_preprocess PrepareLocalQuery 
INFO-FLOW: Preprocessing Module: CopyColScore ...
Execute         set_default_model CopyColScore 
Execute         cdfg_preprocess -model CopyColScore 
Execute         rtl_gen_preprocess CopyColScore 
INFO-FLOW: Preprocessing Module: UpdatePEMaximum ...
Execute         set_default_model UpdatePEMaximum 
Execute         cdfg_preprocess -model UpdatePEMaximum 
Execute         rtl_gen_preprocess UpdatePEMaximum 
INFO-FLOW: Preprocessing Module: ChunkCompute_Pipeline_VITIS_LOOP_347_1 ...
Execute         set_default_model ChunkCompute_Pipeline_VITIS_LOOP_347_1 
Execute         cdfg_preprocess -model ChunkCompute_Pipeline_VITIS_LOOP_347_1 
Command         cdfg_preprocess done; 10.7 sec.
Execute         rtl_gen_preprocess ChunkCompute_Pipeline_VITIS_LOOP_347_1 
INFO-FLOW: Preprocessing Module: ChunkCompute ...
Execute         set_default_model ChunkCompute 
Execute         cdfg_preprocess -model ChunkCompute 
Execute         rtl_gen_preprocess ChunkCompute 
INFO-FLOW: Preprocessing Module: AlignStatic_Pipeline_4 ...
Execute         set_default_model AlignStatic_Pipeline_4 
Execute         cdfg_preprocess -model AlignStatic_Pipeline_4 
Execute         rtl_gen_preprocess AlignStatic_Pipeline_4 
INFO-FLOW: Preprocessing Module: AlignStatic_Pipeline_VITIS_LOOP_463_1 ...
Execute         set_default_model AlignStatic_Pipeline_VITIS_LOOP_463_1 
Execute         cdfg_preprocess -model AlignStatic_Pipeline_VITIS_LOOP_463_1 
Execute         rtl_gen_preprocess AlignStatic_Pipeline_VITIS_LOOP_463_1 
INFO-FLOW: Preprocessing Module: Traceback_Pipeline_traceback_loop ...
Execute         set_default_model Traceback_Pipeline_traceback_loop 
Execute         cdfg_preprocess -model Traceback_Pipeline_traceback_loop 
Execute         rtl_gen_preprocess Traceback_Pipeline_traceback_loop 
INFO-FLOW: Preprocessing Module: Traceback ...
Execute         set_default_model Traceback 
Execute         cdfg_preprocess -model Traceback 
Execute         rtl_gen_preprocess Traceback 
INFO-FLOW: Preprocessing Module: AlignStatic ...
Execute         set_default_model AlignStatic 
Execute         cdfg_preprocess -model AlignStatic 
Execute         rtl_gen_preprocess AlignStatic 
INFO-FLOW: Preprocessing Module: seq_align_multiple_static ...
Execute         set_default_model seq_align_multiple_static 
Execute         cdfg_preprocess -model seq_align_multiple_static 
Execute         rtl_gen_preprocess seq_align_multiple_static 
INFO-FLOW: Model list for synthesis: {ArrSet<vector<ap_fixed<16, 11, 5, 3, 0>, 3ul>, 256>.1} AlignStatic_Pipeline_VITIS_LOOP_128_1 {ArrSet<vector<ap_fixed<16, 11, 5, 3, 0>, 3ul>, 256>} AlignStatic_Pipeline_VITIS_LOOP_117_1 PrepareLocalQuery CopyColScore UpdatePEMaximum ChunkCompute_Pipeline_VITIS_LOOP_347_1 ChunkCompute AlignStatic_Pipeline_4 AlignStatic_Pipeline_VITIS_LOOP_463_1 Traceback_Pipeline_traceback_loop Traceback AlignStatic seq_align_multiple_static
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ArrSet_vector_ap_fixed_16_11_5_3_0_3ul_256_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ArrSet<vector<ap_fixed<16, 11, 5, 3, 0>, 3ul>, 256>.1 
Execute         schedule -model ArrSet<vector<ap_fixed<16, 11, 5, 3, 0>, 3ul>, 256>.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 3.52 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 14.57 seconds. CPU system time: 0.17 seconds. Elapsed time: 14.72 seconds; current allocated memory: 1.441 GB.
Execute         syn_report -verbosereport -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/ArrSet_vector_ap_fixed_16_11_5_3_0_3ul_256_1.verbose.sched.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Command         syn_report done; 2.05 sec.
Execute         db_write -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/ArrSet_vector_ap_fixed_16_11_5_3_0_3ul_256_1.sched.adb -f 
INFO-FLOW: Finish scheduling ArrSet<vector<ap_fixed<16, 11, 5, 3, 0>, 3ul>, 256>.1.
Execute         set_default_model ArrSet<vector<ap_fixed<16, 11, 5, 3, 0>, 3ul>, 256>.1 
Execute         bind -model ArrSet<vector<ap_fixed<16, 11, 5, 3, 0>, 3ul>, 256>.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 1.35 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.47 seconds; current allocated memory: 1.441 GB.
Execute         syn_report -verbosereport -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/ArrSet_vector_ap_fixed_16_11_5_3_0_3ul_256_1.verbose.bind.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Command         syn_report done; 0.52 sec.
Execute         db_write -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/ArrSet_vector_ap_fixed_16_11_5_3_0_3ul_256_1.bind.adb -f 
INFO-FLOW: Finish binding ArrSet<vector<ap_fixed<16, 11, 5, 3, 0>, 3ul>, 256>.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AlignStatic_Pipeline_VITIS_LOOP_128_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model AlignStatic_Pipeline_VITIS_LOOP_128_1 
Execute         schedule -model AlignStatic_Pipeline_VITIS_LOOP_128_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_128_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_128_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.63 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.67 seconds; current allocated memory: 1.441 GB.
Execute         syn_report -verbosereport -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/AlignStatic_Pipeline_VITIS_LOOP_128_1.verbose.sched.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/AlignStatic_Pipeline_VITIS_LOOP_128_1.sched.adb -f 
INFO-FLOW: Finish scheduling AlignStatic_Pipeline_VITIS_LOOP_128_1.
Execute         set_default_model AlignStatic_Pipeline_VITIS_LOOP_128_1 
Execute         bind -model AlignStatic_Pipeline_VITIS_LOOP_128_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.441 GB.
Execute         syn_report -verbosereport -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/AlignStatic_Pipeline_VITIS_LOOP_128_1.verbose.bind.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/AlignStatic_Pipeline_VITIS_LOOP_128_1.bind.adb -f 
INFO-FLOW: Finish binding AlignStatic_Pipeline_VITIS_LOOP_128_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ArrSet_vector_ap_fixed_16_11_5_3_0_3ul_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ArrSet<vector<ap_fixed<16, 11, 5, 3, 0>, 3ul>, 256> 
Execute         schedule -model ArrSet<vector<ap_fixed<16, 11, 5, 3, 0>, 3ul>, 256> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 3.37 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.38 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.42 seconds; current allocated memory: 1.451 GB.
Execute         syn_report -verbosereport -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/ArrSet_vector_ap_fixed_16_11_5_3_0_3ul_256_s.verbose.sched.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Command         syn_report done; 2.06 sec.
Execute         db_write -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/ArrSet_vector_ap_fixed_16_11_5_3_0_3ul_256_s.sched.adb -f 
INFO-FLOW: Finish scheduling ArrSet<vector<ap_fixed<16, 11, 5, 3, 0>, 3ul>, 256>.
Execute         set_default_model ArrSet<vector<ap_fixed<16, 11, 5, 3, 0>, 3ul>, 256> 
Execute         bind -model ArrSet<vector<ap_fixed<16, 11, 5, 3, 0>, 3ul>, 256> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 1.33 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.45 seconds. CPU system time: 0 seconds. Elapsed time: 3.46 seconds; current allocated memory: 1.451 GB.
Execute         syn_report -verbosereport -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/ArrSet_vector_ap_fixed_16_11_5_3_0_3ul_256_s.verbose.bind.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Command         syn_report done; 0.49 sec.
Execute         db_write -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/ArrSet_vector_ap_fixed_16_11_5_3_0_3ul_256_s.bind.adb -f 
INFO-FLOW: Finish binding ArrSet<vector<ap_fixed<16, 11, 5, 3, 0>, 3ul>, 256>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AlignStatic_Pipeline_VITIS_LOOP_117_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model AlignStatic_Pipeline_VITIS_LOOP_117_1 
Execute         schedule -model AlignStatic_Pipeline_VITIS_LOOP_117_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_117_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_117_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.65 seconds; current allocated memory: 1.451 GB.
Execute         syn_report -verbosereport -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/AlignStatic_Pipeline_VITIS_LOOP_117_1.verbose.sched.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/AlignStatic_Pipeline_VITIS_LOOP_117_1.sched.adb -f 
INFO-FLOW: Finish scheduling AlignStatic_Pipeline_VITIS_LOOP_117_1.
Execute         set_default_model AlignStatic_Pipeline_VITIS_LOOP_117_1 
Execute         bind -model AlignStatic_Pipeline_VITIS_LOOP_117_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.451 GB.
Execute         syn_report -verbosereport -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/AlignStatic_Pipeline_VITIS_LOOP_117_1.verbose.bind.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/AlignStatic_Pipeline_VITIS_LOOP_117_1.bind.adb -f 
INFO-FLOW: Finish binding AlignStatic_Pipeline_VITIS_LOOP_117_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PrepareLocalQuery' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PrepareLocalQuery 
Execute         schedule -model PrepareLocalQuery 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 11.42 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11.44 seconds. CPU system time: 0 seconds. Elapsed time: 11.45 seconds; current allocated memory: 1.456 GB.
Execute         syn_report -verbosereport -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/PrepareLocalQuery.verbose.sched.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Command         syn_report done; 17.69 sec.
Execute         db_write -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/PrepareLocalQuery.sched.adb -f 
INFO-FLOW: Finish scheduling PrepareLocalQuery.
Execute         set_default_model PrepareLocalQuery 
Execute         bind -model PrepareLocalQuery 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 10.85 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 28.55 seconds. CPU system time: 0.04 seconds. Elapsed time: 28.59 seconds; current allocated memory: 1.486 GB.
Execute         syn_report -verbosereport -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/PrepareLocalQuery.verbose.bind.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Command         syn_report done; 3.68 sec.
Execute         db_write -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/PrepareLocalQuery.bind.adb -f 
INFO-FLOW: Finish binding PrepareLocalQuery.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CopyColScore' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model CopyColScore 
Execute         schedule -model CopyColScore 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.45 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.21 seconds. CPU system time: 0.03 seconds. Elapsed time: 4.22 seconds; current allocated memory: 1.486 GB.
Execute         syn_report -verbosereport -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/CopyColScore.verbose.sched.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Command         syn_report done; 0.16 sec.
Execute         db_write -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/CopyColScore.sched.adb -f 
INFO-FLOW: Finish scheduling CopyColScore.
Execute         set_default_model CopyColScore 
Execute         bind -model CopyColScore 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.486 GB.
Execute         syn_report -verbosereport -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/CopyColScore.verbose.bind.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/CopyColScore.bind.adb -f 
INFO-FLOW: Finish binding CopyColScore.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'UpdatePEMaximum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model UpdatePEMaximum 
Execute         schedule -model UpdatePEMaximum 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'UpdatePEMaximum'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'UpdatePEMaximum'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.48 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.57 seconds. CPU system time: 0 seconds. Elapsed time: 1.57 seconds; current allocated memory: 1.492 GB.
Execute         syn_report -verbosereport -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/UpdatePEMaximum.verbose.sched.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/UpdatePEMaximum.sched.adb -f 
INFO-FLOW: Finish scheduling UpdatePEMaximum.
Execute         set_default_model UpdatePEMaximum 
Execute         bind -model UpdatePEMaximum 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.492 GB.
Execute         syn_report -verbosereport -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/UpdatePEMaximum.verbose.bind.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/UpdatePEMaximum.bind.adb -f 
INFO-FLOW: Finish binding UpdatePEMaximum.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ChunkCompute_Pipeline_VITIS_LOOP_347_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ChunkCompute_Pipeline_VITIS_LOOP_347_1 
Execute         schedule -model ChunkCompute_Pipeline_VITIS_LOOP_347_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_347_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 75, loop 'VITIS_LOOP_347_1'
WARNING: [HLS 200-871] Estimated clock period (5.230 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
WARNING: [HLS 200-1016] The critical path in module 'ChunkCompute_Pipeline_VITIS_LOOP_347_1' consists of the following:
	'load' operation ('dp_mem_1_0_0_load') on local variable 'dp_mem_1_0_0' [807]  (0.000 ns)
	multiplexor before 'phi' operation ('dp_mem_1_1_2', src/align/align.cpp:731->src/align/align.cpp:709->src/align/align.cpp:363) with incoming values : ('dp_mem_1_0_0_load') ('or_ln731_1', src/align/align.cpp:731->src/align/align.cpp:709->src/align/align.cpp:363) [1130]  (0.747 ns)
	'phi' operation ('dp_mem_1_1_2', src/align/align.cpp:731->src/align/align.cpp:709->src/align/align.cpp:363) with incoming values : ('dp_mem_1_0_0_load') ('or_ln731_1', src/align/align.cpp:731->src/align/align.cpp:709->src/align/align.cpp:363) [1130]  (0.000 ns)
	'add' operation ('delete_extend', src/frontend.cpp:30->src/pe/pe.cpp:296->src/align/align.cpp:373) [1218]  (0.853 ns)
	'icmp' operation ('icmp_ln47_1', src/frontend.cpp:47->src/pe/pe.cpp:296->src/align/align.cpp:373) [1221]  (0.853 ns)
	'select' operation ('select_ln47_1', src/frontend.cpp:47->src/pe/pe.cpp:296->src/align/align.cpp:373) [1222]  (0.357 ns)
	'icmp' operation ('icmp_ln62_1', src/frontend.cpp:62->src/pe/pe.cpp:296->src/align/align.cpp:373) [1226]  (0.853 ns)
	'select' operation ('select_ln62_1', src/frontend.cpp:62->src/pe/pe.cpp:296->src/align/align.cpp:373) [1227]  (0.357 ns)
	'icmp' operation ('icmp_ln63_1', src/frontend.cpp:63->src/pe/pe.cpp:296->src/align/align.cpp:373) [1228]  (0.853 ns)
	'select' operation ('max_value', src/frontend.cpp:63->src/pe/pe.cpp:296->src/align/align.cpp:373) [1229]  (0.357 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 115.04 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 113.89 seconds. CPU system time: 1.23 seconds. Elapsed time: 115.13 seconds; current allocated memory: 2.664 GB.
Execute         syn_report -verbosereport -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/ChunkCompute_Pipeline_VITIS_LOOP_347_1.verbose.sched.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Command         syn_report done; 1.84 sec.
Execute         db_write -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/ChunkCompute_Pipeline_VITIS_LOOP_347_1.sched.adb -f 
Command         db_write done; 1.35 sec.
INFO-FLOW: Finish scheduling ChunkCompute_Pipeline_VITIS_LOOP_347_1.
Execute         set_default_model ChunkCompute_Pipeline_VITIS_LOOP_347_1 
Execute         bind -model ChunkCompute_Pipeline_VITIS_LOOP_347_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.97 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.08 seconds. CPU system time: 0.09 seconds. Elapsed time: 4.16 seconds; current allocated memory: 2.664 GB.
Execute         syn_report -verbosereport -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/ChunkCompute_Pipeline_VITIS_LOOP_347_1.verbose.bind.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Command         syn_report done; 1.22 sec.
Execute         db_write -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/ChunkCompute_Pipeline_VITIS_LOOP_347_1.bind.adb -f 
Command         db_write done; 1.2 sec.
INFO-FLOW: Finish binding ChunkCompute_Pipeline_VITIS_LOOP_347_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ChunkCompute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ChunkCompute 
Execute         schedule -model ChunkCompute 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.23 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.6 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.67 seconds; current allocated memory: 2.664 GB.
Execute         syn_report -verbosereport -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/ChunkCompute.verbose.sched.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/ChunkCompute.sched.adb -f 
INFO-FLOW: Finish scheduling ChunkCompute.
Execute         set_default_model ChunkCompute 
Execute         bind -model ChunkCompute 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.664 GB.
Execute         syn_report -verbosereport -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/ChunkCompute.verbose.bind.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/ChunkCompute.bind.adb -f 
INFO-FLOW: Finish binding ChunkCompute.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AlignStatic_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model AlignStatic_Pipeline_4 
Execute         schedule -model AlignStatic_Pipeline_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.664 GB.
Execute         syn_report -verbosereport -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/AlignStatic_Pipeline_4.verbose.sched.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/AlignStatic_Pipeline_4.sched.adb -f 
INFO-FLOW: Finish scheduling AlignStatic_Pipeline_4.
Execute         set_default_model AlignStatic_Pipeline_4 
Execute         bind -model AlignStatic_Pipeline_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.664 GB.
Execute         syn_report -verbosereport -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/AlignStatic_Pipeline_4.verbose.bind.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/AlignStatic_Pipeline_4.bind.adb -f 
INFO-FLOW: Finish binding AlignStatic_Pipeline_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AlignStatic_Pipeline_VITIS_LOOP_463_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model AlignStatic_Pipeline_VITIS_LOOP_463_1 
Execute         schedule -model AlignStatic_Pipeline_VITIS_LOOP_463_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_463_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_463_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.17 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.664 GB.
Execute         syn_report -verbosereport -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/AlignStatic_Pipeline_VITIS_LOOP_463_1.verbose.sched.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/AlignStatic_Pipeline_VITIS_LOOP_463_1.sched.adb -f 
INFO-FLOW: Finish scheduling AlignStatic_Pipeline_VITIS_LOOP_463_1.
Execute         set_default_model AlignStatic_Pipeline_VITIS_LOOP_463_1 
Execute         bind -model AlignStatic_Pipeline_VITIS_LOOP_463_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.664 GB.
Execute         syn_report -verbosereport -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/AlignStatic_Pipeline_VITIS_LOOP_463_1.verbose.bind.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/AlignStatic_Pipeline_VITIS_LOOP_463_1.bind.adb -f 
INFO-FLOW: Finish binding AlignStatic_Pipeline_VITIS_LOOP_463_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Traceback_Pipeline_traceback_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Traceback_Pipeline_traceback_loop 
Execute         schedule -model Traceback_Pipeline_traceback_loop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'traceback_loop'.
WARNING: [HLS 200-880] The II Violation in module 'Traceback_Pipeline_traceback_loop' (loop 'traceback_loop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'icmp' operation ('state', src/frontend.cpp:149->src/traceback.cpp:31) and 'or' operation ('or_ln28_1', src/traceback.cpp:28).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 72, loop 'traceback_loop'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.69 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.73 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.74 seconds; current allocated memory: 2.664 GB.
Execute         syn_report -verbosereport -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/Traceback_Pipeline_traceback_loop.verbose.sched.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Command         syn_report done; 0.55 sec.
Execute         db_write -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/Traceback_Pipeline_traceback_loop.sched.adb -f 
INFO-FLOW: Finish scheduling Traceback_Pipeline_traceback_loop.
Execute         set_default_model Traceback_Pipeline_traceback_loop 
Execute         bind -model Traceback_Pipeline_traceback_loop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.37 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.92 seconds. CPU system time: 0 seconds. Elapsed time: 0.93 seconds; current allocated memory: 2.664 GB.
Execute         syn_report -verbosereport -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/Traceback_Pipeline_traceback_loop.verbose.bind.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/Traceback_Pipeline_traceback_loop.bind.adb -f 
INFO-FLOW: Finish binding Traceback_Pipeline_traceback_loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Traceback' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Traceback 
Execute         schedule -model Traceback 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.664 GB.
Execute         syn_report -verbosereport -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/Traceback.verbose.sched.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/Traceback.sched.adb -f 
INFO-FLOW: Finish scheduling Traceback.
Execute         set_default_model Traceback 
Execute         bind -model Traceback 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.664 GB.
Execute         syn_report -verbosereport -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/Traceback.verbose.bind.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/Traceback.bind.adb -f 
INFO-FLOW: Finish binding Traceback.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AlignStatic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model AlignStatic 
Execute         schedule -model AlignStatic 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.39 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.664 GB.
Execute         syn_report -verbosereport -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/AlignStatic.verbose.sched.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Command         syn_report done; 0.15 sec.
Execute         db_write -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/AlignStatic.sched.adb -f 
INFO-FLOW: Finish scheduling AlignStatic.
Execute         set_default_model AlignStatic 
Execute         bind -model AlignStatic 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.24 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 2.664 GB.
Execute         syn_report -verbosereport -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/AlignStatic.verbose.bind.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Command         syn_report done; 0.28 sec.
Execute         db_write -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/AlignStatic.bind.adb -f 
INFO-FLOW: Finish binding AlignStatic.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_multiple_static' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model seq_align_multiple_static 
Execute         schedule -model seq_align_multiple_static 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.37 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.69 seconds. CPU system time: 0 seconds. Elapsed time: 0.7 seconds; current allocated memory: 2.664 GB.
Execute         syn_report -verbosereport -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/seq_align_multiple_static.verbose.sched.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Command         syn_report done; 0.58 sec.
Execute         db_write -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/seq_align_multiple_static.sched.adb -f 
INFO-FLOW: Finish scheduling seq_align_multiple_static.
Execute         set_default_model seq_align_multiple_static 
Execute         bind -model seq_align_multiple_static 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.44 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.02 seconds; current allocated memory: 2.664 GB.
Execute         syn_report -verbosereport -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/seq_align_multiple_static.verbose.bind.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Command         syn_report done; 0.37 sec.
Execute         db_write -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/seq_align_multiple_static.bind.adb -f 
INFO-FLOW: Finish binding seq_align_multiple_static.
Execute         get_model_list seq_align_multiple_static -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess ArrSet<vector<ap_fixed<16, 11, 5, 3, 0>, 3ul>, 256>.1 
Execute         rtl_gen_preprocess AlignStatic_Pipeline_VITIS_LOOP_128_1 
Execute         rtl_gen_preprocess ArrSet<vector<ap_fixed<16, 11, 5, 3, 0>, 3ul>, 256> 
Execute         rtl_gen_preprocess AlignStatic_Pipeline_VITIS_LOOP_117_1 
Execute         rtl_gen_preprocess PrepareLocalQuery 
Execute         rtl_gen_preprocess CopyColScore 
Execute         rtl_gen_preprocess UpdatePEMaximum 
Execute         rtl_gen_preprocess ChunkCompute_Pipeline_VITIS_LOOP_347_1 
Execute         rtl_gen_preprocess ChunkCompute 
Execute         rtl_gen_preprocess AlignStatic_Pipeline_4 
Execute         rtl_gen_preprocess AlignStatic_Pipeline_VITIS_LOOP_463_1 
Execute         rtl_gen_preprocess Traceback_Pipeline_traceback_loop 
Execute         rtl_gen_preprocess Traceback 
Execute         rtl_gen_preprocess AlignStatic 
Execute         rtl_gen_preprocess seq_align_multiple_static 
INFO-FLOW: Model list for RTL generation: {ArrSet<vector<ap_fixed<16, 11, 5, 3, 0>, 3ul>, 256>.1} AlignStatic_Pipeline_VITIS_LOOP_128_1 {ArrSet<vector<ap_fixed<16, 11, 5, 3, 0>, 3ul>, 256>} AlignStatic_Pipeline_VITIS_LOOP_117_1 PrepareLocalQuery CopyColScore UpdatePEMaximum ChunkCompute_Pipeline_VITIS_LOOP_347_1 ChunkCompute AlignStatic_Pipeline_4 AlignStatic_Pipeline_VITIS_LOOP_463_1 Traceback_Pipeline_traceback_loop Traceback AlignStatic seq_align_multiple_static
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ArrSet_vector_ap_fixed_16_11_5_3_0_3ul_256_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ArrSet<vector<ap_fixed<16, 11, 5, 3, 0>, 3ul>, 256>.1 -top_prefix seq_align_multiple_static_ -sub_prefix seq_align_multiple_static_ -mg_file /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/ArrSet_vector_ap_fixed_16_11_5_3_0_3ul_256_1.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'ArrSet_vector_ap_fixed_16_11_5_3_0_3ul_256_1' is 12304 from HDL expression: (1'b1 == ap_CS_fsm_state129)
INFO: [RTGEN 206-100] Finished creating RTL model for 'ArrSet_vector_ap_fixed_16_11_5_3_0_3ul_256_1'.
Command         create_rtl_model done; 0.52 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.93 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.93 seconds; current allocated memory: 2.664 GB.
Execute         source /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/seq_align_multiple_static.rtl_wrap.cfg.tcl 
Execute         gen_rtl ArrSet<vector<ap_fixed<16, 11, 5, 3, 0>, 3ul>, 256>.1 -style xilinx -f -lang vhdl -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/syn/vhdl/seq_align_multiple_static_ArrSet_vector_ap_fixed_16_11_5_3_0_3ul_256_1 
Execute         gen_rtl ArrSet<vector<ap_fixed<16, 11, 5, 3, 0>, 3ul>, 256>.1 -style xilinx -f -lang vlog -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/syn/verilog/seq_align_multiple_static_ArrSet_vector_ap_fixed_16_11_5_3_0_3ul_256_1 
Execute         syn_report -csynth -model ArrSet<vector<ap_fixed<16, 11, 5, 3, 0>, 3ul>, 256>.1 -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/syn/report/ArrSet_vector_ap_fixed_16_11_5_3_0_3ul_256_1_csynth.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         syn_report -rtlxml -model ArrSet<vector<ap_fixed<16, 11, 5, 3, 0>, 3ul>, 256>.1 -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/syn/report/ArrSet_vector_ap_fixed_16_11_5_3_0_3ul_256_1_csynth.xml 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         syn_report -verbosereport -model ArrSet<vector<ap_fixed<16, 11, 5, 3, 0>, 3ul>, 256>.1 -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/ArrSet_vector_ap_fixed_16_11_5_3_0_3ul_256_1.verbose.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Command         syn_report done; 0.51 sec.
Execute         db_write -model ArrSet<vector<ap_fixed<16, 11, 5, 3, 0>, 3ul>, 256>.1 -f -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/ArrSet_vector_ap_fixed_16_11_5_3_0_3ul_256_1.adb 
Command         db_write done; 0.12 sec.
Execute         db_write -model ArrSet<vector<ap_fixed<16, 11, 5, 3, 0>, 3ul>, 256>.1 -bindview -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ArrSet<vector<ap_fixed<16, 11, 5, 3, 0>, 3ul>, 256>.1 -p /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/ArrSet_vector_ap_fixed_16_11_5_3_0_3ul_256_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AlignStatic_Pipeline_VITIS_LOOP_128_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model AlignStatic_Pipeline_VITIS_LOOP_128_1 -top_prefix seq_align_multiple_static_ -sub_prefix seq_align_multiple_static_ -mg_file /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/AlignStatic_Pipeline_VITIS_LOOP_128_1.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_128_1' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AlignStatic_Pipeline_VITIS_LOOP_128_1' pipeline 'VITIS_LOOP_128_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AlignStatic_Pipeline_VITIS_LOOP_128_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.09 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.17 seconds; current allocated memory: 2.664 GB.
Execute         source /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/seq_align_multiple_static.rtl_wrap.cfg.tcl 
Execute         gen_rtl AlignStatic_Pipeline_VITIS_LOOP_128_1 -style xilinx -f -lang vhdl -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/syn/vhdl/seq_align_multiple_static_AlignStatic_Pipeline_VITIS_LOOP_128_1 
Execute         gen_rtl AlignStatic_Pipeline_VITIS_LOOP_128_1 -style xilinx -f -lang vlog -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/syn/verilog/seq_align_multiple_static_AlignStatic_Pipeline_VITIS_LOOP_128_1 
Execute         syn_report -csynth -model AlignStatic_Pipeline_VITIS_LOOP_128_1 -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/syn/report/AlignStatic_Pipeline_VITIS_LOOP_128_1_csynth.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         syn_report -rtlxml -model AlignStatic_Pipeline_VITIS_LOOP_128_1 -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/syn/report/AlignStatic_Pipeline_VITIS_LOOP_128_1_csynth.xml 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         syn_report -verbosereport -model AlignStatic_Pipeline_VITIS_LOOP_128_1 -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/AlignStatic_Pipeline_VITIS_LOOP_128_1.verbose.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -model AlignStatic_Pipeline_VITIS_LOOP_128_1 -f -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/AlignStatic_Pipeline_VITIS_LOOP_128_1.adb 
Execute         db_write -model AlignStatic_Pipeline_VITIS_LOOP_128_1 -bindview -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info AlignStatic_Pipeline_VITIS_LOOP_128_1 -p /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/AlignStatic_Pipeline_VITIS_LOOP_128_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ArrSet_vector_ap_fixed_16_11_5_3_0_3ul_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ArrSet<vector<ap_fixed<16, 11, 5, 3, 0>, 3ul>, 256> -top_prefix seq_align_multiple_static_ -sub_prefix seq_align_multiple_static_ -mg_file /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/ArrSet_vector_ap_fixed_16_11_5_3_0_3ul_256_s.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'ArrSet_vector_ap_fixed_16_11_5_3_0_3ul_256_s' is 12304 from HDL expression: (1'b1 == ap_CS_fsm_state129)
INFO: [RTGEN 206-100] Finished creating RTL model for 'ArrSet_vector_ap_fixed_16_11_5_3_0_3ul_256_s'.
Command         create_rtl_model done; 0.52 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 2.664 GB.
Execute         source /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/seq_align_multiple_static.rtl_wrap.cfg.tcl 
Execute         gen_rtl ArrSet<vector<ap_fixed<16, 11, 5, 3, 0>, 3ul>, 256> -style xilinx -f -lang vhdl -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/syn/vhdl/seq_align_multiple_static_ArrSet_vector_ap_fixed_16_11_5_3_0_3ul_256_s 
Execute         gen_rtl ArrSet<vector<ap_fixed<16, 11, 5, 3, 0>, 3ul>, 256> -style xilinx -f -lang vlog -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/syn/verilog/seq_align_multiple_static_ArrSet_vector_ap_fixed_16_11_5_3_0_3ul_256_s 
Execute         syn_report -csynth -model ArrSet<vector<ap_fixed<16, 11, 5, 3, 0>, 3ul>, 256> -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/syn/report/ArrSet_vector_ap_fixed_16_11_5_3_0_3ul_256_s_csynth.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         syn_report -rtlxml -model ArrSet<vector<ap_fixed<16, 11, 5, 3, 0>, 3ul>, 256> -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/syn/report/ArrSet_vector_ap_fixed_16_11_5_3_0_3ul_256_s_csynth.xml 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         syn_report -verbosereport -model ArrSet<vector<ap_fixed<16, 11, 5, 3, 0>, 3ul>, 256> -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/ArrSet_vector_ap_fixed_16_11_5_3_0_3ul_256_s.verbose.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Command         syn_report done; 0.51 sec.
Execute         db_write -model ArrSet<vector<ap_fixed<16, 11, 5, 3, 0>, 3ul>, 256> -f -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/ArrSet_vector_ap_fixed_16_11_5_3_0_3ul_256_s.adb 
Command         db_write done; 0.13 sec.
Execute         db_write -model ArrSet<vector<ap_fixed<16, 11, 5, 3, 0>, 3ul>, 256> -bindview -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ArrSet<vector<ap_fixed<16, 11, 5, 3, 0>, 3ul>, 256> -p /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/ArrSet_vector_ap_fixed_16_11_5_3_0_3ul_256_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AlignStatic_Pipeline_VITIS_LOOP_117_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model AlignStatic_Pipeline_VITIS_LOOP_117_1 -top_prefix seq_align_multiple_static_ -sub_prefix seq_align_multiple_static_ -mg_file /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/AlignStatic_Pipeline_VITIS_LOOP_117_1.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_117_1' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AlignStatic_Pipeline_VITIS_LOOP_117_1' pipeline 'VITIS_LOOP_117_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AlignStatic_Pipeline_VITIS_LOOP_117_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.07 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.15 seconds; current allocated memory: 2.664 GB.
Execute         source /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/seq_align_multiple_static.rtl_wrap.cfg.tcl 
Execute         gen_rtl AlignStatic_Pipeline_VITIS_LOOP_117_1 -style xilinx -f -lang vhdl -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/syn/vhdl/seq_align_multiple_static_AlignStatic_Pipeline_VITIS_LOOP_117_1 
Execute         gen_rtl AlignStatic_Pipeline_VITIS_LOOP_117_1 -style xilinx -f -lang vlog -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/syn/verilog/seq_align_multiple_static_AlignStatic_Pipeline_VITIS_LOOP_117_1 
Execute         syn_report -csynth -model AlignStatic_Pipeline_VITIS_LOOP_117_1 -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/syn/report/AlignStatic_Pipeline_VITIS_LOOP_117_1_csynth.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         syn_report -rtlxml -model AlignStatic_Pipeline_VITIS_LOOP_117_1 -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/syn/report/AlignStatic_Pipeline_VITIS_LOOP_117_1_csynth.xml 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         syn_report -verbosereport -model AlignStatic_Pipeline_VITIS_LOOP_117_1 -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/AlignStatic_Pipeline_VITIS_LOOP_117_1.verbose.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -model AlignStatic_Pipeline_VITIS_LOOP_117_1 -f -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/AlignStatic_Pipeline_VITIS_LOOP_117_1.adb 
Execute         db_write -model AlignStatic_Pipeline_VITIS_LOOP_117_1 -bindview -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info AlignStatic_Pipeline_VITIS_LOOP_117_1 -p /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/AlignStatic_Pipeline_VITIS_LOOP_117_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PrepareLocalQuery' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model PrepareLocalQuery -top_prefix seq_align_multiple_static_ -sub_prefix seq_align_multiple_static_ -mg_file /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/PrepareLocalQuery.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'PrepareLocalQuery'.
Command         create_rtl_model done; 1.18 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.28 seconds; current allocated memory: 2.664 GB.
Execute         source /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/seq_align_multiple_static.rtl_wrap.cfg.tcl 
Execute         gen_rtl PrepareLocalQuery -style xilinx -f -lang vhdl -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/syn/vhdl/seq_align_multiple_static_PrepareLocalQuery 
Command         gen_rtl done; 0.42 sec.
Execute         gen_rtl PrepareLocalQuery -style xilinx -f -lang vlog -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/syn/verilog/seq_align_multiple_static_PrepareLocalQuery 
Command         gen_rtl done; 0.54 sec.
Execute         syn_report -csynth -model PrepareLocalQuery -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/syn/report/PrepareLocalQuery_csynth.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Command         syn_report done; 0.18 sec.
Execute         syn_report -rtlxml -model PrepareLocalQuery -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/syn/report/PrepareLocalQuery_csynth.xml 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         syn_report -verbosereport -model PrepareLocalQuery -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/PrepareLocalQuery.verbose.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Command         syn_report done; 3.75 sec.
Execute         db_write -model PrepareLocalQuery -f -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/PrepareLocalQuery.adb 
Command         db_write done; 0.22 sec.
Execute         db_write -model PrepareLocalQuery -bindview -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PrepareLocalQuery -p /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/PrepareLocalQuery 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CopyColScore' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model CopyColScore -top_prefix seq_align_multiple_static_ -sub_prefix seq_align_multiple_static_ -mg_file /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/CopyColScore.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'CopyColScore'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.36 seconds. CPU system time: 0.04 seconds. Elapsed time: 5.45 seconds; current allocated memory: 2.664 GB.
Execute         source /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/seq_align_multiple_static.rtl_wrap.cfg.tcl 
Execute         gen_rtl CopyColScore -style xilinx -f -lang vhdl -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/syn/vhdl/seq_align_multiple_static_CopyColScore 
Execute         gen_rtl CopyColScore -style xilinx -f -lang vlog -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/syn/verilog/seq_align_multiple_static_CopyColScore 
Execute         syn_report -csynth -model CopyColScore -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/syn/report/CopyColScore_csynth.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         syn_report -rtlxml -model CopyColScore -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/syn/report/CopyColScore_csynth.xml 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         syn_report -verbosereport -model CopyColScore -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/CopyColScore.verbose.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -model CopyColScore -f -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/CopyColScore.adb 
Execute         db_write -model CopyColScore -bindview -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info CopyColScore -p /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/CopyColScore 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'UpdatePEMaximum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model UpdatePEMaximum -top_prefix seq_align_multiple_static_ -sub_prefix seq_align_multiple_static_ -mg_file /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/UpdatePEMaximum.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'UpdatePEMaximum'.
Command         create_rtl_model done; 0.39 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.71 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.73 seconds; current allocated memory: 2.664 GB.
Execute         source /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/seq_align_multiple_static.rtl_wrap.cfg.tcl 
Execute         gen_rtl UpdatePEMaximum -style xilinx -f -lang vhdl -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/syn/vhdl/seq_align_multiple_static_UpdatePEMaximum 
Execute         gen_rtl UpdatePEMaximum -style xilinx -f -lang vlog -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/syn/verilog/seq_align_multiple_static_UpdatePEMaximum 
Execute         syn_report -csynth -model UpdatePEMaximum -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/syn/report/UpdatePEMaximum_csynth.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Command         syn_report done; 0.2 sec.
Execute         syn_report -rtlxml -model UpdatePEMaximum -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/syn/report/UpdatePEMaximum_csynth.xml 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         syn_report -verbosereport -model UpdatePEMaximum -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/UpdatePEMaximum.verbose.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Command         syn_report done; 0.11 sec.
Execute         db_write -model UpdatePEMaximum -f -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/UpdatePEMaximum.adb 
Execute         db_write -model UpdatePEMaximum -bindview -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info UpdatePEMaximum -p /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/UpdatePEMaximum 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ChunkCompute_Pipeline_VITIS_LOOP_347_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ChunkCompute_Pipeline_VITIS_LOOP_347_1 -top_prefix seq_align_multiple_static_ -sub_prefix seq_align_multiple_static_ -mg_file /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/ChunkCompute_Pipeline_VITIS_LOOP_347_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ChunkCompute_Pipeline_VITIS_LOOP_347_1' pipeline 'VITIS_LOOP_347_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'ChunkCompute_Pipeline_VITIS_LOOP_347_1' is 13618 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Finished creating RTL model for 'ChunkCompute_Pipeline_VITIS_LOOP_347_1'.
Command         create_rtl_model done; 3.16 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.67 seconds. CPU system time: 0.08 seconds. Elapsed time: 3.74 seconds; current allocated memory: 2.664 GB.
Execute         source /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/seq_align_multiple_static.rtl_wrap.cfg.tcl 
Execute         gen_rtl ChunkCompute_Pipeline_VITIS_LOOP_347_1 -style xilinx -f -lang vhdl -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/syn/vhdl/seq_align_multiple_static_ChunkCompute_Pipeline_VITIS_LOOP_347_1 
Execute         gen_rtl ChunkCompute_Pipeline_VITIS_LOOP_347_1 -style xilinx -f -lang vlog -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/syn/verilog/seq_align_multiple_static_ChunkCompute_Pipeline_VITIS_LOOP_347_1 
Execute         syn_report -csynth -model ChunkCompute_Pipeline_VITIS_LOOP_347_1 -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/syn/report/ChunkCompute_Pipeline_VITIS_LOOP_347_1_csynth.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Command         syn_report done; 0.42 sec.
Execute         syn_report -rtlxml -model ChunkCompute_Pipeline_VITIS_LOOP_347_1 -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/syn/report/ChunkCompute_Pipeline_VITIS_LOOP_347_1_csynth.xml 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Command         syn_report done; 0.15 sec.
Execute         syn_report -verbosereport -model ChunkCompute_Pipeline_VITIS_LOOP_347_1 -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/ChunkCompute_Pipeline_VITIS_LOOP_347_1.verbose.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Command         syn_report done; 1.62 sec.
Execute         db_write -model ChunkCompute_Pipeline_VITIS_LOOP_347_1 -f -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/ChunkCompute_Pipeline_VITIS_LOOP_347_1.adb 
Command         db_write done; 1.59 sec.
Execute         db_write -model ChunkCompute_Pipeline_VITIS_LOOP_347_1 -bindview -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.11 sec.
Execute         gen_tb_info ChunkCompute_Pipeline_VITIS_LOOP_347_1 -p /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/ChunkCompute_Pipeline_VITIS_LOOP_347_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ChunkCompute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ChunkCompute -top_prefix seq_align_multiple_static_ -sub_prefix seq_align_multiple_static_ -mg_file /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/ChunkCompute.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ChunkCompute'.
Command         create_rtl_model done; 0.41 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.34 seconds. CPU system time: 0.18 seconds. Elapsed time: 5.73 seconds; current allocated memory: 2.664 GB.
Execute         source /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/seq_align_multiple_static.rtl_wrap.cfg.tcl 
Execute         gen_rtl ChunkCompute -style xilinx -f -lang vhdl -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/syn/vhdl/seq_align_multiple_static_ChunkCompute 
Execute         gen_rtl ChunkCompute -style xilinx -f -lang vlog -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/syn/verilog/seq_align_multiple_static_ChunkCompute 
Execute         syn_report -csynth -model ChunkCompute -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/syn/report/ChunkCompute_csynth.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         syn_report -rtlxml -model ChunkCompute -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/syn/report/ChunkCompute_csynth.xml 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         syn_report -verbosereport -model ChunkCompute -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/ChunkCompute.verbose.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Command         syn_report done; 0.3 sec.
Execute         db_write -model ChunkCompute -f -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/ChunkCompute.adb 
Execute         db_write -model ChunkCompute -bindview -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ChunkCompute -p /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/ChunkCompute 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AlignStatic_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model AlignStatic_Pipeline_4 -top_prefix seq_align_multiple_static_ -sub_prefix seq_align_multiple_static_ -mg_file /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/AlignStatic_Pipeline_4.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'Loop 1' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AlignStatic_Pipeline_4' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AlignStatic_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.664 GB.
Execute         source /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/seq_align_multiple_static.rtl_wrap.cfg.tcl 
Execute         gen_rtl AlignStatic_Pipeline_4 -style xilinx -f -lang vhdl -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/syn/vhdl/seq_align_multiple_static_AlignStatic_Pipeline_4 
Execute         gen_rtl AlignStatic_Pipeline_4 -style xilinx -f -lang vlog -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/syn/verilog/seq_align_multiple_static_AlignStatic_Pipeline_4 
Execute         syn_report -csynth -model AlignStatic_Pipeline_4 -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/syn/report/AlignStatic_Pipeline_4_csynth.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         syn_report -rtlxml -model AlignStatic_Pipeline_4 -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/syn/report/AlignStatic_Pipeline_4_csynth.xml 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         syn_report -verbosereport -model AlignStatic_Pipeline_4 -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/AlignStatic_Pipeline_4.verbose.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -model AlignStatic_Pipeline_4 -f -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/AlignStatic_Pipeline_4.adb 
Execute         db_write -model AlignStatic_Pipeline_4 -bindview -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info AlignStatic_Pipeline_4 -p /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/AlignStatic_Pipeline_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AlignStatic_Pipeline_VITIS_LOOP_463_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model AlignStatic_Pipeline_VITIS_LOOP_463_1 -top_prefix seq_align_multiple_static_ -sub_prefix seq_align_multiple_static_ -mg_file /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/AlignStatic_Pipeline_VITIS_LOOP_463_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AlignStatic_Pipeline_VITIS_LOOP_463_1' pipeline 'VITIS_LOOP_463_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_5_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_5_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AlignStatic_Pipeline_VITIS_LOOP_463_1'.
INFO: [RTMG 210-279] Implementing memory 'seq_align_multiple_static_AlignStatic_Pipeline_VITIS_LOOP_463_1_local_max_pe_ROM_AUTO_1R' using auto ROMs.
Command         create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.664 GB.
Execute         source /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/seq_align_multiple_static.rtl_wrap.cfg.tcl 
Execute         gen_rtl AlignStatic_Pipeline_VITIS_LOOP_463_1 -style xilinx -f -lang vhdl -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/syn/vhdl/seq_align_multiple_static_AlignStatic_Pipeline_VITIS_LOOP_463_1 
Execute         gen_rtl AlignStatic_Pipeline_VITIS_LOOP_463_1 -style xilinx -f -lang vlog -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/syn/verilog/seq_align_multiple_static_AlignStatic_Pipeline_VITIS_LOOP_463_1 
Execute         syn_report -csynth -model AlignStatic_Pipeline_VITIS_LOOP_463_1 -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/syn/report/AlignStatic_Pipeline_VITIS_LOOP_463_1_csynth.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         syn_report -rtlxml -model AlignStatic_Pipeline_VITIS_LOOP_463_1 -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/syn/report/AlignStatic_Pipeline_VITIS_LOOP_463_1_csynth.xml 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         syn_report -verbosereport -model AlignStatic_Pipeline_VITIS_LOOP_463_1 -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/AlignStatic_Pipeline_VITIS_LOOP_463_1.verbose.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -model AlignStatic_Pipeline_VITIS_LOOP_463_1 -f -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/AlignStatic_Pipeline_VITIS_LOOP_463_1.adb 
Execute         db_write -model AlignStatic_Pipeline_VITIS_LOOP_463_1 -bindview -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info AlignStatic_Pipeline_VITIS_LOOP_463_1 -p /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/AlignStatic_Pipeline_VITIS_LOOP_463_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Traceback_Pipeline_traceback_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model Traceback_Pipeline_traceback_loop -top_prefix seq_align_multiple_static_ -sub_prefix seq_align_multiple_static_ -mg_file /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/Traceback_Pipeline_traceback_loop.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Traceback_Pipeline_traceback_loop' pipeline 'traceback_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_5_3_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Traceback_Pipeline_traceback_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.664 GB.
Execute         source /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/seq_align_multiple_static.rtl_wrap.cfg.tcl 
Execute         gen_rtl Traceback_Pipeline_traceback_loop -style xilinx -f -lang vhdl -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/syn/vhdl/seq_align_multiple_static_Traceback_Pipeline_traceback_loop 
Execute         gen_rtl Traceback_Pipeline_traceback_loop -style xilinx -f -lang vlog -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/syn/verilog/seq_align_multiple_static_Traceback_Pipeline_traceback_loop 
Execute         syn_report -csynth -model Traceback_Pipeline_traceback_loop -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/syn/report/Traceback_Pipeline_traceback_loop_csynth.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Command         syn_report done; 0.12 sec.
Execute         syn_report -rtlxml -model Traceback_Pipeline_traceback_loop -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/syn/report/Traceback_Pipeline_traceback_loop_csynth.xml 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         syn_report -verbosereport -model Traceback_Pipeline_traceback_loop -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/Traceback_Pipeline_traceback_loop.verbose.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Command         syn_report done; 0.22 sec.
Execute         db_write -model Traceback_Pipeline_traceback_loop -f -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/Traceback_Pipeline_traceback_loop.adb 
Execute         db_write -model Traceback_Pipeline_traceback_loop -bindview -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Traceback_Pipeline_traceback_loop -p /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/Traceback_Pipeline_traceback_loop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Traceback' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model Traceback -top_prefix seq_align_multiple_static_ -sub_prefix seq_align_multiple_static_ -mg_file /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/Traceback.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mux_32_5_2_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Traceback'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.64 seconds. CPU system time: 0 seconds. Elapsed time: 0.78 seconds; current allocated memory: 2.664 GB.
Execute         source /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/seq_align_multiple_static.rtl_wrap.cfg.tcl 
Execute         gen_rtl Traceback -style xilinx -f -lang vhdl -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/syn/vhdl/seq_align_multiple_static_Traceback 
Execute         gen_rtl Traceback -style xilinx -f -lang vlog -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/syn/verilog/seq_align_multiple_static_Traceback 
Execute         syn_report -csynth -model Traceback -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/syn/report/Traceback_csynth.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         syn_report -rtlxml -model Traceback -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/syn/report/Traceback_csynth.xml 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         syn_report -verbosereport -model Traceback -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/Traceback.verbose.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -model Traceback -f -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/Traceback.adb 
Execute         db_write -model Traceback -bindview -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Traceback -p /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/Traceback 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AlignStatic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model AlignStatic -top_prefix seq_align_multiple_static_ -sub_prefix seq_align_multiple_static_ -mg_file /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/AlignStatic.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'AlignStatic'.
INFO: [RTMG 210-278] Implementing memory 'seq_align_multiple_static_AlignStatic_init_col_score_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'seq_align_multiple_static_AlignStatic_tbp_matrix_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'seq_align_multiple_static_AlignStatic_local_init_col_score_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'seq_align_multiple_static_AlignStatic_local_init_col_score_2_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'seq_align_multiple_static_AlignStatic_preserved_row_buffer_RAM_AUTO_1R1W' using auto RAMs.
Command         create_rtl_model done; 0.32 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 2.664 GB.
Execute         source /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/seq_align_multiple_static.rtl_wrap.cfg.tcl 
Execute         gen_rtl AlignStatic -style xilinx -f -lang vhdl -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/syn/vhdl/seq_align_multiple_static_AlignStatic 
Execute         gen_rtl AlignStatic -style xilinx -f -lang vlog -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/syn/verilog/seq_align_multiple_static_AlignStatic 
Execute         syn_report -csynth -model AlignStatic -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/syn/report/AlignStatic_csynth.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Command         syn_report done; 0.11 sec.
Execute         syn_report -rtlxml -model AlignStatic -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/syn/report/AlignStatic_csynth.xml 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         syn_report -verbosereport -model AlignStatic -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/AlignStatic.verbose.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Command         syn_report done; 0.56 sec.
Execute         db_write -model AlignStatic -f -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/AlignStatic.adb 
Execute         db_write -model AlignStatic -bindview -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info AlignStatic -p /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/AlignStatic 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_multiple_static' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model seq_align_multiple_static -top_prefix  -sub_prefix seq_align_multiple_static_ -mg_file /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/seq_align_multiple_static.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple_static/gmem_0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple_static/gmem_1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple_static/gmem_2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple_static/gmem_3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple_static/gmem_4' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple_static/gmem_5' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple_static/gmem_6' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple_static/gmem_7' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple_static/gmem_8' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple_static/gmem_9' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple_static/gmem_10' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple_static/gmem_11' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple_static/gmem_12' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple_static/gmem_13' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple_static/gmem_14' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple_static/gmem_15' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple_static/gmem_16' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple_static/gmem_17' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple_static/gmem_18' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple_static/gmem_19' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple_static/gmem_20' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple_static/gmem_21' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple_static/gmem_22' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple_static/gmem_23' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple_static/gmem_24' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple_static/gmem_25' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple_static/gmem_26' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple_static/gmem_27' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple_static/gmem_28' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple_static/gmem_29' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple_static/gmem_30' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple_static/gmem_31' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple_static/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple_static/querys_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple_static/querys_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple_static/querys_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple_static/querys_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple_static/querys_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple_static/querys_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple_static/querys_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple_static/querys_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple_static/querys_8' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple_static/querys_9' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple_static/querys_10' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple_static/querys_11' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple_static/querys_12' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple_static/querys_13' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple_static/querys_14' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple_static/querys_15' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple_static/querys_16' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple_static/querys_17' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple_static/querys_18' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple_static/querys_19' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple_static/querys_20' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple_static/querys_21' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple_static/querys_22' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple_static/querys_23' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple_static/querys_24' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple_static/querys_25' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple_static/querys_26' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple_static/querys_27' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple_static/querys_28' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple_static/querys_29' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple_static/querys_30' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple_static/querys_31' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple_static/references' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple_static/query_lengths' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple_static/reference_lengths' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple_static/penalties' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple_static/tb_streams' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'seq_align_multiple_static' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'querys_0', 'querys_1', 'querys_2', 'querys_3', 'querys_4', 'querys_5', 'querys_6', 'querys_7', 'querys_8', 'querys_9', 'querys_10', 'querys_11', 'querys_12', 'querys_13', 'querys_14', 'querys_15', 'querys_16', 'querys_17', 'querys_18', 'querys_19', 'querys_20', 'querys_21', 'querys_22', 'querys_23', 'querys_24', 'querys_25', 'querys_26', 'querys_27', 'querys_28', 'querys_29', 'querys_30', 'querys_31', 'references', 'query_lengths', 'reference_lengths', 'penalties', 'tb_streams' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_1_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_1_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_1_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_1_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_1_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_1_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_1_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_1_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_1_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_1_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_1_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_1_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_1_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_1_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_1_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_1_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_1_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_1_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_1_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_1_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_1_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_1_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_1_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_1_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_1_WID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_1_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_1_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_1_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_1_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_1_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_1_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_1_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_1_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_1_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_1_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_1_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_1_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_1_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_1_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_1_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_1_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_1_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_1_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_1_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_1_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_1_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_1_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_1_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_1_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_1_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_1_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_1_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_1_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_1_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_1_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_1_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_2_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_2_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_2_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_2_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_2_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_2_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_2_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_2_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_2_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_2_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_2_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_2_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_2_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_2_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_2_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_2_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_2_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_2_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_2_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_2_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_2_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_2_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_2_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_2_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_2_WID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_2_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_2_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_2_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_2_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_2_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_2_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_2_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_2_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_2_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_2_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_2_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_2_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_2_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_2_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_2_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_2_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_2_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_2_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_2_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_2_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_2_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_2_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_2_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_2_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_2_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_2_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_2_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_2_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_2_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_2_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_2_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_2_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_2_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_2_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_2_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_2_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_2_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_2_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_2_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_2_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_2_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_3_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_3_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_3_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_3_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_3_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_3_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_3_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_3_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_3_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_3_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_3_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_3_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_3_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_3_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_3_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_3_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_3_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_3_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_3_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_3_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_3_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_3_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_3_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_3_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_3_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_3_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_3_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_3_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_3_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_3_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_3_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_3_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_3_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_3_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_3_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_3_WID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_3_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_3_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_3_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_3_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_3_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_3_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_3_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_3_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_3_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_3_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_3_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_3_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_3_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_3_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_3_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_3_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_3_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_3_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_3_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_3_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_3_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_3_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_3_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_3_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_3_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_3_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_3_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_3_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_3_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_3_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_3_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_3_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_3_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_3_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_3_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_3_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_3_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_3_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_3_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_3_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_3_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_4_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_4_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_4_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_4_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_4_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_4_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_4_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_4_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_4_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_4_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_4_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_4_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_4_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_4_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_4_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_4_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_4_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_4_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_4_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_4_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_4_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_4_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_4_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_4_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_4_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_4_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_4_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_4_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_4_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_4_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_4_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_4_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_4_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_4_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_4_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_4_WID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_4_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_4_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_4_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_4_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_4_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_4_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_4_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_4_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_4_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_4_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_4_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_4_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_4_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_4_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_4_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_4_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_4_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_4_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_4_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_4_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_4_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_4_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_4_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_4_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_4_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_4_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_4_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_4_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_4_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_4_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_4_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_4_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_4_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_4_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_4_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_4_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_4_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_4_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_4_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_4_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_4_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_5_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_5_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_5_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_5_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_5_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_5_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_5_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_5_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_5_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_5_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_5_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_5_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_5_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_5_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_5_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_5_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_5_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_5_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_5_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_5_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_5_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_5_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_5_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_5_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_5_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_5_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_5_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_5_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_5_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_5_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_5_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_5_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_5_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_5_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_5_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_5_WID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_5_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_5_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_5_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_5_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_5_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_5_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_5_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_5_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_5_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_5_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_5_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_5_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_5_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_5_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_5_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_5_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_5_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_5_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_5_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_5_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_5_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_5_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_5_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_5_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_5_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_5_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_5_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_5_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_5_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_5_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_5_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_5_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_5_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_5_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_5_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_5_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_5_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_5_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_5_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_5_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_5_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_6_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_6_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_6_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_6_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_6_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_6_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_6_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_6_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_6_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_6_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_6_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_6_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_6_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_6_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_6_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_6_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_6_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_6_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_6_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_6_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_6_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_6_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_6_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_6_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_6_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_6_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_6_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_6_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_6_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_6_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_6_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_6_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_6_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_6_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_6_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_6_WID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_6_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_6_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_6_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_6_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_6_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_6_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_6_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_6_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_6_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_6_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_6_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_6_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_6_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_6_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_6_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_6_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_6_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_6_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_6_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_6_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_6_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_6_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_6_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_6_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_6_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_6_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_6_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_6_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_6_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_6_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_6_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_6_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_6_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_6_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_6_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_6_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_6_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_6_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_6_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_6_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_6_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_7_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_7_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_7_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_7_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_7_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_7_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_7_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_7_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_7_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_7_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_7_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_7_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_7_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_7_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_7_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_7_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_7_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_7_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_7_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_7_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_7_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_7_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_7_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_7_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_7_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_7_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_7_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_7_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_7_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_7_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_7_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_7_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_7_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_7_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_7_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_7_WID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_7_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_7_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_7_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_7_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_7_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_7_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_7_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_7_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_7_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_7_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_7_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_7_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_7_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_7_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_7_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_7_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_7_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_7_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_7_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_7_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_7_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_7_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_7_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_7_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_7_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_7_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_7_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_7_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_7_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_7_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_7_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_7_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_7_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_7_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_7_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_7_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_7_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_7_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_7_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_7_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_7_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_8_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_8_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_8_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_8_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_8_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_8_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_8_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_8_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_8_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_8_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_8_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_8_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_8_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_8_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_8_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_8_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_8_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_8_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_8_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_8_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_8_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_8_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_8_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_8_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_8_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_8_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_8_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_8_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_8_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_8_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_8_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_8_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_8_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_8_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_8_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_8_WID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_8_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_8_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_8_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_8_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_8_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_8_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_8_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_8_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_8_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_8_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_8_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_8_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_8_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_8_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_8_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_8_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_8_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_8_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_8_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_8_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_8_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_8_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_8_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_8_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_8_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_8_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_8_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_8_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_8_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_8_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_8_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_8_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_8_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_8_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_8_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_8_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_8_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_8_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_8_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_8_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_8_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_9_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_9_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_9_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_9_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_9_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_9_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_9_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_9_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_9_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_9_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_9_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_9_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_9_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_9_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_9_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_9_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_9_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_9_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_9_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_9_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_9_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_9_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_9_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_9_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_9_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_9_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_9_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_9_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_9_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_9_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_9_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_9_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_9_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_9_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_9_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_9_WID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_9_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_9_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_9_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_9_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_9_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_9_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_9_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_9_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_9_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_9_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_9_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_9_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_9_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_9_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_9_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_9_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_9_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_9_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_9_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_9_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_9_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_9_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_9_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_9_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_9_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_9_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_9_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_9_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_9_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_9_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_9_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_9_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_9_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_9_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_9_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_9_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_9_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_9_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_9_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_9_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_9_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_10_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_10_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_10_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_10_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_10_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_10_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_10_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_10_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_10_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_10_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_10_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_10_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_10_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_10_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_10_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_10_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_10_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_10_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_10_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_10_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_10_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_10_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_10_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_10_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_10_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_10_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_10_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_10_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_10_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_10_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_10_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_10_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_10_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_10_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_10_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_10_WID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_10_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_10_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_10_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_10_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_10_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_10_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_10_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_10_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_10_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_10_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_10_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_10_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_10_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_10_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_10_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_10_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_10_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_10_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_10_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_10_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_10_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_10_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_10_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_10_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_10_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_10_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_10_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_10_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_10_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_10_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_10_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_10_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_10_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_10_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_10_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_10_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_10_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_10_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_10_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_10_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_10_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_11_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_11_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_11_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_11_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_11_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_11_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_11_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_11_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_11_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_11_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_11_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_11_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_11_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_11_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_11_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_11_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_11_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_11_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_11_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_11_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_11_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_11_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_11_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_11_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_11_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_11_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_11_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_11_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_11_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_11_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_11_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_11_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_11_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_11_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_11_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_11_WID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_11_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_11_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_11_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_11_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_11_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_11_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_11_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_11_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_11_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_11_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_11_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_11_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_11_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_11_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_11_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_11_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_11_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_11_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_11_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_11_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_11_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_11_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_11_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_11_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_11_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_11_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_11_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_11_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_11_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_11_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_11_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_11_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_11_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_11_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_11_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_11_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_11_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_11_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_11_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_11_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_11_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_12_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_12_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_12_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_12_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_12_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_12_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_12_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_12_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_12_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_12_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_12_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_12_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_12_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_12_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_12_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_12_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_12_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_12_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_12_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_12_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_12_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_12_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_12_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_12_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_12_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_12_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_12_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_12_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_12_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_12_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_12_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_12_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_12_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_12_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_12_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_12_WID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_12_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_12_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_12_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_12_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_12_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_12_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_12_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_12_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_12_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_12_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_12_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_12_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_12_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_12_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_12_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_12_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_12_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_12_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_12_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_12_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_12_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_12_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_12_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_12_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_12_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_12_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_12_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_12_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_12_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_12_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_12_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_12_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_12_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_12_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_12_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_12_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_12_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_12_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_12_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_12_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_12_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_13_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_13_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_13_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_13_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_13_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_13_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_13_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_13_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_13_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_13_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_13_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_13_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_13_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_13_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_13_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_13_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_13_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_13_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_13_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_13_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_13_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_13_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_13_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_13_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_13_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_13_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_13_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_13_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_13_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_13_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_13_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_13_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_13_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_13_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_13_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_13_WID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_13_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_13_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_13_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_13_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_13_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_13_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_13_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_13_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_13_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_13_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_13_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_13_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_13_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_13_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_13_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_13_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_13_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_13_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_13_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_13_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_13_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_13_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_13_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_13_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_13_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_13_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_13_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_13_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_13_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_13_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_13_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_13_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_13_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_13_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_13_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_13_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_13_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_13_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_13_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_13_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_13_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_14_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_14_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_14_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_14_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_14_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_14_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_14_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_14_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_14_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_14_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_14_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_14_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_14_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_14_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_14_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_14_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_14_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_14_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_14_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_14_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_14_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_14_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_14_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_14_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_14_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_14_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_14_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_14_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_14_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_14_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_14_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_14_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_14_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_14_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_14_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_14_WID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_14_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_14_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_14_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_14_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_14_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_14_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_14_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_14_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_14_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_14_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_14_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_14_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_14_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_14_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_14_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_14_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_14_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_14_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_14_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_14_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_14_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_14_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_14_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_14_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_14_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_14_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_14_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_14_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_14_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_14_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_14_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_14_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_14_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_14_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_14_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_14_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_14_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_14_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_14_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_14_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_14_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_15_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_15_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_15_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_15_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_15_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_15_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_15_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_15_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_15_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_15_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_15_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_15_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_15_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_15_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_15_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_15_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_15_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_15_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_15_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_15_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_15_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_15_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_15_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_15_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_15_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_15_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_15_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_15_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_15_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_15_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_15_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_15_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_15_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_15_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_15_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_15_WID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_15_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_15_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_15_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_15_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_15_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_15_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_15_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_15_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_15_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_15_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_15_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_15_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_15_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_15_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_15_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_15_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_15_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_15_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_15_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_15_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_15_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_15_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_15_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_15_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_15_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_15_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_15_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_15_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_15_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_15_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_15_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_15_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_15_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_15_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_15_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_15_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_15_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_15_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_15_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_15_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_15_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_16_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_16_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_16_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_16_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_16_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_16_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_16_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_16_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_16_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_16_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_16_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_16_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_16_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_16_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_16_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_16_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_16_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_16_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_16_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_16_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_16_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_16_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_16_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_16_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_16_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_16_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_16_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_16_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_16_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_16_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_16_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_16_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_16_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_16_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_16_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_16_WID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_16_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_16_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_16_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_16_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_16_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_16_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_16_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_16_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_16_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_16_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_16_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_16_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_16_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_16_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_16_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_16_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_16_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_16_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_16_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_16_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_16_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_16_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_16_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_16_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_16_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_16_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_16_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_16_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_16_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_16_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_16_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_16_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_16_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_16_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_16_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_16_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_16_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_16_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_16_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_16_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_16_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_17_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_17_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_17_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_17_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_17_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_17_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_17_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_17_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_17_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_17_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_17_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_17_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_17_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_17_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_17_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_17_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_17_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_17_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_17_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_17_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_17_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_17_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_17_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_17_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_17_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_17_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_17_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_17_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_17_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_17_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_17_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_17_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_17_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_17_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_17_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_17_WID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_17_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_17_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_17_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_17_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_17_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_17_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_17_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_17_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_17_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_17_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_17_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_17_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_17_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_17_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_17_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_17_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_17_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_17_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_17_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_17_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_17_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_17_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_17_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_17_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_17_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_17_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_17_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_17_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_17_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_17_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_17_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_17_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_17_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_17_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_17_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_17_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_17_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_17_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_17_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_17_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_17_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_18_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_18_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_18_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_18_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_18_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_18_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_18_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_18_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_18_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_18_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_18_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_18_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_18_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_18_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_18_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_18_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_18_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_18_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_18_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_18_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_18_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_18_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_18_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_18_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_18_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_18_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_18_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_18_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_18_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_18_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_18_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_18_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_18_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_18_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_18_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_18_WID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_18_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_18_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_18_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_18_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_18_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_18_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_18_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_18_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_18_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_18_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_18_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_18_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_18_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_18_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_18_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_18_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_18_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_18_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_18_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_18_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_18_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_18_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_18_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_18_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_18_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_18_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_18_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_18_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_18_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_18_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_18_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_18_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_18_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_18_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_18_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_18_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_18_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_18_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_18_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_18_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_18_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_19_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_19_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_19_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_19_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_19_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_19_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_19_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_19_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_19_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_19_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_19_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_19_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_19_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_19_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_19_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_19_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_19_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_19_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_19_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_19_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_19_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_19_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_19_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_19_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_19_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_19_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_19_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_19_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_19_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_19_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_19_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_19_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_19_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_19_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_19_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_19_WID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_19_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_19_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_19_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_19_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_19_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_19_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_19_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_19_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_19_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_19_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_19_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_19_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_19_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_19_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_19_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_19_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_19_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_19_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_19_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_19_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_19_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_19_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_19_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_19_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_19_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_19_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_19_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_19_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_19_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_19_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_19_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_19_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_19_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_19_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_19_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_19_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_19_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_19_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_19_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_19_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_19_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_20_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_20_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_20_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_20_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_20_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_20_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_20_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_20_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_20_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_20_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_20_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_20_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_20_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_20_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_20_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_20_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_20_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_20_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_20_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_20_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_20_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_20_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_20_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_20_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_20_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_20_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_20_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_20_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_20_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_20_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_20_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_20_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_20_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_20_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_20_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_20_WID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_20_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_20_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_20_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_20_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_20_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_20_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_20_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_20_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_20_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_20_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_20_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_20_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_20_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_20_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_20_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_20_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_20_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_20_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_20_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_20_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_20_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_20_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_20_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_20_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_20_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_20_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_20_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_20_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_20_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_20_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_20_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_20_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_20_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_20_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_20_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_20_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_20_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_20_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_20_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_20_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_20_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_21_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_21_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_21_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_21_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_21_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_21_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_21_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_21_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_21_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_21_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_21_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_21_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_21_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_21_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_21_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_21_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_21_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_21_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_21_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_21_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_21_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_21_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_21_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_21_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_21_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_21_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_21_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_21_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_21_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_21_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_21_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_21_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_21_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_21_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_21_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_21_WID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_21_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_21_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_21_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_21_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_21_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_21_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_21_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_21_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_21_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_21_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_21_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_21_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_21_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_21_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_21_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_21_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_21_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_21_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_21_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_21_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_21_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_21_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_21_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_21_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_21_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_21_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_21_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_21_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_21_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_21_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_21_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_21_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_21_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_21_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_21_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_21_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_21_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_21_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_21_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_21_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_21_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_22_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_22_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_22_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_22_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_22_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_22_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_22_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_22_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_22_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_22_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_22_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_22_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_22_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_22_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_22_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_22_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_22_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_22_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_22_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_22_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_22_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_22_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_22_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_22_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_22_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_22_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_22_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_22_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_22_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_22_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_22_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_22_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_22_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_22_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_22_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_22_WID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_22_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_22_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_22_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_22_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_22_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_22_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_22_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_22_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_22_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_22_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_22_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_22_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_22_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_22_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_22_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_22_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_22_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_22_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_22_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_22_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_22_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_22_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_22_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_22_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_22_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_22_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_22_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_22_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_22_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_22_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_22_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_22_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_22_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_22_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_22_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_22_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_22_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_22_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_22_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_22_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_22_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_23_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_23_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_23_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_23_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_23_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_23_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_23_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_23_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_23_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_23_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_23_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_23_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_23_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_23_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_23_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_23_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_23_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_23_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_23_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_23_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_23_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_23_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_23_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_23_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_23_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_23_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_23_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_23_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_23_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_23_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_23_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_23_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_23_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_23_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_23_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_23_WID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_23_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_23_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_23_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_23_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_23_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_23_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_23_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_23_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_23_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_23_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_23_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_23_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_23_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_23_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_23_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_23_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_23_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_23_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_23_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_23_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_23_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_23_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_23_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_23_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_23_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_23_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_23_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_23_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_23_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_23_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_23_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_23_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_23_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_23_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_23_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_23_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_23_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_23_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_23_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_23_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_23_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_24_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_24_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_24_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_24_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_24_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_24_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_24_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_24_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_24_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_24_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_24_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_24_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_24_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_24_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_24_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_24_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_24_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_24_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_24_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_24_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_24_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_24_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_24_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_24_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_24_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_24_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_24_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_24_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_24_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_24_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_24_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_24_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_24_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_24_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_24_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_24_WID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_24_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_24_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_24_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_24_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_24_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_24_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_24_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_24_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_24_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_24_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_24_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_24_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_24_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_24_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_24_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_24_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_24_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_24_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_24_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_24_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_24_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_24_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_24_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_24_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_24_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_24_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_24_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_24_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_24_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_24_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_24_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_24_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_24_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_24_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_24_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_24_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_24_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_24_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_24_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_24_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_24_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_25_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_25_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_25_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_25_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_25_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_25_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_25_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_25_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_25_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_25_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_25_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_25_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_25_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_25_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_25_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_25_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_25_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_25_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_25_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_25_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_25_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_25_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_25_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_25_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_25_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_25_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_25_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_25_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_25_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_25_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_25_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_25_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_25_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_25_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_25_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_25_WID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_25_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_25_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_25_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_25_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_25_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_25_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_25_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_25_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_25_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_25_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_25_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_25_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_25_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_25_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_25_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_25_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_25_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_25_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_25_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_25_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_25_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_25_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_25_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_25_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_25_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_25_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_25_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_25_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_25_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_25_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_25_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_25_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_25_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_25_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_25_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_25_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_25_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_25_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_25_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_25_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_25_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_26_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_26_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_26_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_26_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_26_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_26_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_26_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_26_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_26_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_26_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_26_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_26_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_26_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_26_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_26_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_26_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_26_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_26_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_26_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_26_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_26_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_26_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_26_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_26_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_26_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_26_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_26_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_26_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_26_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_26_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_26_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_26_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_26_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_26_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_26_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_26_WID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_26_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_26_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_26_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_26_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_26_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_26_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_26_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_26_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_26_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_26_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_26_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_26_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_26_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_26_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_26_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_26_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_26_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_26_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_26_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_26_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_26_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_26_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_26_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_26_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_26_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_26_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_26_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_26_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_26_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_26_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_26_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_26_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_26_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_26_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_26_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_26_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_26_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_26_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_26_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_26_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_26_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_27_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_27_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_27_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_27_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_27_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_27_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_27_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_27_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_27_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_27_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_27_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_27_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_27_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_27_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_27_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_27_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_27_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_27_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_27_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_27_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_27_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_27_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_27_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_27_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_27_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_27_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_27_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_27_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_27_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_27_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_27_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_27_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_27_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_27_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_27_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_27_WID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_27_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_27_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_27_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_27_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_27_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_27_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_27_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_27_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_27_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_27_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_27_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_27_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_27_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_27_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_27_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_27_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_27_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_27_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_27_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_27_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_27_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_27_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_27_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_27_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_27_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_27_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_27_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_27_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_27_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_27_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_27_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_27_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_27_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_27_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_27_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_27_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_27_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_27_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_27_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_27_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_27_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_28_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_28_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_28_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_28_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_28_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_28_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_28_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_28_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_28_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_28_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_28_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_28_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_28_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_28_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_28_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_28_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_28_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_28_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_28_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_28_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_28_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_28_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_28_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_28_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_28_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_28_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_28_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_28_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_28_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_28_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_28_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_28_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_28_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_28_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_28_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_28_WID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_28_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_28_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_28_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_28_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_28_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_28_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_28_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_28_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_28_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_28_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_28_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_28_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_28_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_28_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_28_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_28_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_28_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_28_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_28_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_28_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_28_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_28_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_28_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_28_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_28_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_28_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_28_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_28_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_28_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_28_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_28_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_28_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_28_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_28_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_28_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_28_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_28_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_28_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_28_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_28_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_28_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_29_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_29_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_29_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_29_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_29_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_29_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_29_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_29_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_29_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_29_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_29_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_29_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_29_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_29_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_29_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_29_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_29_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_29_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_29_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_29_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_29_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_29_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_29_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_29_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_29_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_29_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_29_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_29_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_29_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_29_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_29_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_29_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_29_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_29_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_29_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_29_WID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_29_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_29_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_29_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_29_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_29_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_29_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_29_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_29_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_29_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_29_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_29_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_29_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_29_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_29_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_29_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_29_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_29_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_29_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_29_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_29_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_29_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_29_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_29_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_29_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_29_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_29_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_29_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_29_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_29_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_29_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_29_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_29_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_29_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_29_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_29_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_29_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_29_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_29_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_29_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_29_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_29_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_30_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_30_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_30_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_30_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_30_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_30_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_30_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_30_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_30_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_30_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_30_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_30_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_30_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_30_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_30_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_30_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_30_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_30_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_30_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_30_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_30_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_30_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_30_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_30_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_30_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_30_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_30_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_30_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_30_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_30_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_30_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_30_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_30_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_30_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_30_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_30_WID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_30_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_30_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_30_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_30_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_30_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_30_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_30_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_30_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_30_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_30_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_30_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_30_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_30_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_30_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_30_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_30_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_30_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_30_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_30_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_30_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_30_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_30_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_30_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_30_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_30_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_30_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_30_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_30_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_30_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_30_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_30_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_30_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_30_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_30_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_30_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_30_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_30_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_30_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_30_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_30_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_30_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_31_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_31_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_31_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_31_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_31_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_31_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_31_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_31_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_31_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_31_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_31_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_31_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_31_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_31_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_31_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_31_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_31_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_31_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_31_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_31_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_31_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_31_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_31_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_31_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_31_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_31_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_31_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_31_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_31_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_31_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_31_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_31_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_31_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_31_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_31_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_31_WID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_31_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_31_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_31_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_31_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_31_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_31_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_31_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_31_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_31_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_31_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_31_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_31_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_31_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_31_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_31_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_31_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_31_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_31_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_31_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_31_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_31_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_31_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_31_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_31_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_31_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_31_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_31_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_31_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_31_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_31_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_31_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_31_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_31_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_31_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_31_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_31_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_31_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple_static/m_axi_gmem_31_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_31_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_31_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple_static/m_axi_gmem_31_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_multiple_static'.
Command         create_rtl_model done; 43.72 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 42.3 seconds. CPU system time: 1.67 seconds. Elapsed time: 44.72 seconds; current allocated memory: 2.664 GB.
Execute         source /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/seq_align_multiple_static.rtl_wrap.cfg.tcl 
Execute         gen_rtl seq_align_multiple_static -istop -style xilinx -f -lang vhdl -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/syn/vhdl/seq_align_multiple_static 
Execute         gen_rtl seq_align_multiple_static -istop -style xilinx -f -lang vlog -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/syn/verilog/seq_align_multiple_static 
Execute         syn_report -csynth -model seq_align_multiple_static -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/syn/report/seq_align_multiple_static_csynth.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         syn_report -rtlxml -model seq_align_multiple_static -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/syn/report/seq_align_multiple_static_csynth.xml 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         syn_report -verbosereport -model seq_align_multiple_static -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/seq_align_multiple_static.verbose.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Command         syn_report done; 0.45 sec.
Execute         db_write -model seq_align_multiple_static -f -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/seq_align_multiple_static.adb 
Execute         db_write -model seq_align_multiple_static -bindview -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info seq_align_multiple_static -p /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/seq_align_multiple_static 
Execute         export_constraint_db -f -tool general -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/seq_align_multiple_static.constraint.tcl 
Execute         syn_report -designview -model seq_align_multiple_static -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/seq_align_multiple_static.design.xml 
Command         syn_report done; 1.25 sec.
Execute         syn_report -csynthDesign -model seq_align_multiple_static -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/syn/report/csynth.rpt -MHOut /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         syn_report -wcfg -model seq_align_multiple_static -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/seq_align_multiple_static_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model seq_align_multiple_static -o /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/seq_align_multiple_static.protoinst 
Execute         sc_get_clocks seq_align_multiple_static 
Execute         sc_get_portdomain seq_align_multiple_static 
INFO-FLOW: Model list for RTL component generation: {ArrSet<vector<ap_fixed<16, 11, 5, 3, 0>, 3ul>, 256>.1} AlignStatic_Pipeline_VITIS_LOOP_128_1 {ArrSet<vector<ap_fixed<16, 11, 5, 3, 0>, 3ul>, 256>} AlignStatic_Pipeline_VITIS_LOOP_117_1 PrepareLocalQuery CopyColScore UpdatePEMaximum ChunkCompute_Pipeline_VITIS_LOOP_347_1 ChunkCompute AlignStatic_Pipeline_4 AlignStatic_Pipeline_VITIS_LOOP_463_1 Traceback_Pipeline_traceback_loop Traceback AlignStatic seq_align_multiple_static
INFO-FLOW: Handling components in module [ArrSet_vector_ap_fixed_16_11_5_3_0_3ul_256_1] ... 
Execute         source /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/ArrSet_vector_ap_fixed_16_11_5_3_0_3ul_256_1.compgen.tcl 
INFO-FLOW: Handling components in module [AlignStatic_Pipeline_VITIS_LOOP_128_1] ... 
Execute         source /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/AlignStatic_Pipeline_VITIS_LOOP_128_1.compgen.tcl 
INFO-FLOW: Found component seq_align_multiple_static_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model seq_align_multiple_static_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ArrSet_vector_ap_fixed_16_11_5_3_0_3ul_256_s] ... 
Execute         source /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/ArrSet_vector_ap_fixed_16_11_5_3_0_3ul_256_s.compgen.tcl 
INFO-FLOW: Handling components in module [AlignStatic_Pipeline_VITIS_LOOP_117_1] ... 
Execute         source /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/AlignStatic_Pipeline_VITIS_LOOP_117_1.compgen.tcl 
INFO-FLOW: Found component seq_align_multiple_static_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model seq_align_multiple_static_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [PrepareLocalQuery] ... 
Execute         source /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/PrepareLocalQuery.compgen.tcl 
INFO-FLOW: Handling components in module [CopyColScore] ... 
Execute         source /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/CopyColScore.compgen.tcl 
INFO-FLOW: Handling components in module [UpdatePEMaximum] ... 
Execute         source /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/UpdatePEMaximum.compgen.tcl 
INFO-FLOW: Handling components in module [ChunkCompute_Pipeline_VITIS_LOOP_347_1] ... 
Execute         source /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/ChunkCompute_Pipeline_VITIS_LOOP_347_1.compgen.tcl 
INFO-FLOW: Found component seq_align_multiple_static_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model seq_align_multiple_static_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ChunkCompute] ... 
Execute         source /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/ChunkCompute.compgen.tcl 
INFO-FLOW: Handling components in module [AlignStatic_Pipeline_4] ... 
Execute         source /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/AlignStatic_Pipeline_4.compgen.tcl 
INFO-FLOW: Found component seq_align_multiple_static_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model seq_align_multiple_static_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [AlignStatic_Pipeline_VITIS_LOOP_463_1] ... 
Execute         source /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/AlignStatic_Pipeline_VITIS_LOOP_463_1.compgen.tcl 
INFO-FLOW: Found component seq_align_multiple_static_mux_32_5_16_1_1.
INFO-FLOW: Append model seq_align_multiple_static_mux_32_5_16_1_1
INFO-FLOW: Found component seq_align_multiple_static_mux_32_5_32_1_1.
INFO-FLOW: Append model seq_align_multiple_static_mux_32_5_32_1_1
INFO-FLOW: Found component seq_align_multiple_static_AlignStatic_Pipeline_VITIS_LOOP_463_1_local_max_pe_ROM_AUTO_1R.
INFO-FLOW: Append model seq_align_multiple_static_AlignStatic_Pipeline_VITIS_LOOP_463_1_local_max_pe_ROM_AUTO_1R
INFO-FLOW: Found component seq_align_multiple_static_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model seq_align_multiple_static_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Traceback_Pipeline_traceback_loop] ... 
Execute         source /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/Traceback_Pipeline_traceback_loop.compgen.tcl 
INFO-FLOW: Found component seq_align_multiple_static_mux_32_5_3_1_1.
INFO-FLOW: Append model seq_align_multiple_static_mux_32_5_3_1_1
INFO-FLOW: Found component seq_align_multiple_static_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model seq_align_multiple_static_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Traceback] ... 
Execute         source /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/Traceback.compgen.tcl 
INFO-FLOW: Found component seq_align_multiple_static_mux_32_5_2_1_1.
INFO-FLOW: Append model seq_align_multiple_static_mux_32_5_2_1_1
INFO-FLOW: Handling components in module [AlignStatic] ... 
Execute         source /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/AlignStatic.compgen.tcl 
INFO-FLOW: Found component seq_align_multiple_static_AlignStatic_init_col_score_RAM_AUTO_1R1W.
INFO-FLOW: Append model seq_align_multiple_static_AlignStatic_init_col_score_RAM_AUTO_1R1W
INFO-FLOW: Found component seq_align_multiple_static_AlignStatic_tbp_matrix_RAM_AUTO_1R1W.
INFO-FLOW: Append model seq_align_multiple_static_AlignStatic_tbp_matrix_RAM_AUTO_1R1W
INFO-FLOW: Found component seq_align_multiple_static_AlignStatic_local_init_col_score_RAM_AUTO_1R1W.
INFO-FLOW: Append model seq_align_multiple_static_AlignStatic_local_init_col_score_RAM_AUTO_1R1W
INFO-FLOW: Found component seq_align_multiple_static_AlignStatic_local_init_col_score_2_RAM_AUTO_1R1W.
INFO-FLOW: Append model seq_align_multiple_static_AlignStatic_local_init_col_score_2_RAM_AUTO_1R1W
INFO-FLOW: Found component seq_align_multiple_static_AlignStatic_preserved_row_buffer_RAM_AUTO_1R1W.
INFO-FLOW: Append model seq_align_multiple_static_AlignStatic_preserved_row_buffer_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [seq_align_multiple_static] ... 
Execute         source /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/seq_align_multiple_static.compgen.tcl 
INFO-FLOW: Found component seq_align_multiple_static_gmem_0_m_axi.
INFO-FLOW: Append model seq_align_multiple_static_gmem_0_m_axi
INFO-FLOW: Found component seq_align_multiple_static_gmem_m_axi.
INFO-FLOW: Append model seq_align_multiple_static_gmem_m_axi
INFO-FLOW: Found component seq_align_multiple_static_control_s_axi.
INFO-FLOW: Append model seq_align_multiple_static_control_s_axi
INFO-FLOW: Append model ArrSet_vector_ap_fixed_16_11_5_3_0_3ul_256_1
INFO-FLOW: Append model AlignStatic_Pipeline_VITIS_LOOP_128_1
INFO-FLOW: Append model ArrSet_vector_ap_fixed_16_11_5_3_0_3ul_256_s
INFO-FLOW: Append model AlignStatic_Pipeline_VITIS_LOOP_117_1
INFO-FLOW: Append model PrepareLocalQuery
INFO-FLOW: Append model CopyColScore
INFO-FLOW: Append model UpdatePEMaximum
INFO-FLOW: Append model ChunkCompute_Pipeline_VITIS_LOOP_347_1
INFO-FLOW: Append model ChunkCompute
INFO-FLOW: Append model AlignStatic_Pipeline_4
INFO-FLOW: Append model AlignStatic_Pipeline_VITIS_LOOP_463_1
INFO-FLOW: Append model Traceback_Pipeline_traceback_loop
INFO-FLOW: Append model Traceback
INFO-FLOW: Append model AlignStatic
INFO-FLOW: Append model seq_align_multiple_static
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: seq_align_multiple_static_flow_control_loop_pipe_sequential_init seq_align_multiple_static_flow_control_loop_pipe_sequential_init seq_align_multiple_static_flow_control_loop_pipe_sequential_init seq_align_multiple_static_flow_control_loop_pipe_sequential_init seq_align_multiple_static_mux_32_5_16_1_1 seq_align_multiple_static_mux_32_5_32_1_1 seq_align_multiple_static_AlignStatic_Pipeline_VITIS_LOOP_463_1_local_max_pe_ROM_AUTO_1R seq_align_multiple_static_flow_control_loop_pipe_sequential_init seq_align_multiple_static_mux_32_5_3_1_1 seq_align_multiple_static_flow_control_loop_pipe_sequential_init seq_align_multiple_static_mux_32_5_2_1_1 seq_align_multiple_static_AlignStatic_init_col_score_RAM_AUTO_1R1W seq_align_multiple_static_AlignStatic_tbp_matrix_RAM_AUTO_1R1W seq_align_multiple_static_AlignStatic_local_init_col_score_RAM_AUTO_1R1W seq_align_multiple_static_AlignStatic_local_init_col_score_2_RAM_AUTO_1R1W seq_align_multiple_static_AlignStatic_preserved_row_buffer_RAM_AUTO_1R1W seq_align_multiple_static_gmem_0_m_axi seq_align_multiple_static_gmem_m_axi seq_align_multiple_static_control_s_axi ArrSet_vector_ap_fixed_16_11_5_3_0_3ul_256_1 AlignStatic_Pipeline_VITIS_LOOP_128_1 ArrSet_vector_ap_fixed_16_11_5_3_0_3ul_256_s AlignStatic_Pipeline_VITIS_LOOP_117_1 PrepareLocalQuery CopyColScore UpdatePEMaximum ChunkCompute_Pipeline_VITIS_LOOP_347_1 ChunkCompute AlignStatic_Pipeline_4 AlignStatic_Pipeline_VITIS_LOOP_463_1 Traceback_Pipeline_traceback_loop Traceback AlignStatic seq_align_multiple_static
INFO-FLOW: Generating /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model seq_align_multiple_static_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model seq_align_multiple_static_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model seq_align_multiple_static_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model seq_align_multiple_static_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model seq_align_multiple_static_mux_32_5_16_1_1
INFO-FLOW: To file: write model seq_align_multiple_static_mux_32_5_32_1_1
INFO-FLOW: To file: write model seq_align_multiple_static_AlignStatic_Pipeline_VITIS_LOOP_463_1_local_max_pe_ROM_AUTO_1R
INFO-FLOW: To file: write model seq_align_multiple_static_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model seq_align_multiple_static_mux_32_5_3_1_1
INFO-FLOW: To file: write model seq_align_multiple_static_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model seq_align_multiple_static_mux_32_5_2_1_1
INFO-FLOW: To file: write model seq_align_multiple_static_AlignStatic_init_col_score_RAM_AUTO_1R1W
INFO-FLOW: To file: write model seq_align_multiple_static_AlignStatic_tbp_matrix_RAM_AUTO_1R1W
INFO-FLOW: To file: write model seq_align_multiple_static_AlignStatic_local_init_col_score_RAM_AUTO_1R1W
INFO-FLOW: To file: write model seq_align_multiple_static_AlignStatic_local_init_col_score_2_RAM_AUTO_1R1W
INFO-FLOW: To file: write model seq_align_multiple_static_AlignStatic_preserved_row_buffer_RAM_AUTO_1R1W
INFO-FLOW: To file: write model seq_align_multiple_static_gmem_0_m_axi
INFO-FLOW: To file: write model seq_align_multiple_static_gmem_m_axi
INFO-FLOW: To file: write model seq_align_multiple_static_control_s_axi
INFO-FLOW: To file: write model ArrSet_vector_ap_fixed_16_11_5_3_0_3ul_256_1
INFO-FLOW: To file: write model AlignStatic_Pipeline_VITIS_LOOP_128_1
INFO-FLOW: To file: write model ArrSet_vector_ap_fixed_16_11_5_3_0_3ul_256_s
INFO-FLOW: To file: write model AlignStatic_Pipeline_VITIS_LOOP_117_1
INFO-FLOW: To file: write model PrepareLocalQuery
INFO-FLOW: To file: write model CopyColScore
INFO-FLOW: To file: write model UpdatePEMaximum
INFO-FLOW: To file: write model ChunkCompute_Pipeline_VITIS_LOOP_347_1
INFO-FLOW: To file: write model ChunkCompute
INFO-FLOW: To file: write model AlignStatic_Pipeline_4
INFO-FLOW: To file: write model AlignStatic_Pipeline_VITIS_LOOP_463_1
INFO-FLOW: To file: write model Traceback_Pipeline_traceback_loop
INFO-FLOW: To file: write model Traceback
INFO-FLOW: To file: write model AlignStatic
INFO-FLOW: To file: write model seq_align_multiple_static
INFO-FLOW: Generating /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/global.setting.tcl
Execute         source /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute           source /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute         source /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute         source /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute           source /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=4.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/vhdl' dstVlogDir='/home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/vlog' tclDir='/home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db' modelList='seq_align_multiple_static_flow_control_loop_pipe_sequential_init
seq_align_multiple_static_flow_control_loop_pipe_sequential_init
seq_align_multiple_static_flow_control_loop_pipe_sequential_init
seq_align_multiple_static_flow_control_loop_pipe_sequential_init
seq_align_multiple_static_mux_32_5_16_1_1
seq_align_multiple_static_mux_32_5_32_1_1
seq_align_multiple_static_AlignStatic_Pipeline_VITIS_LOOP_463_1_local_max_pe_ROM_AUTO_1R
seq_align_multiple_static_flow_control_loop_pipe_sequential_init
seq_align_multiple_static_mux_32_5_3_1_1
seq_align_multiple_static_flow_control_loop_pipe_sequential_init
seq_align_multiple_static_mux_32_5_2_1_1
seq_align_multiple_static_AlignStatic_init_col_score_RAM_AUTO_1R1W
seq_align_multiple_static_AlignStatic_tbp_matrix_RAM_AUTO_1R1W
seq_align_multiple_static_AlignStatic_local_init_col_score_RAM_AUTO_1R1W
seq_align_multiple_static_AlignStatic_local_init_col_score_2_RAM_AUTO_1R1W
seq_align_multiple_static_AlignStatic_preserved_row_buffer_RAM_AUTO_1R1W
seq_align_multiple_static_gmem_0_m_axi
seq_align_multiple_static_gmem_m_axi
seq_align_multiple_static_control_s_axi
ArrSet_vector_ap_fixed_16_11_5_3_0_3ul_256_1
AlignStatic_Pipeline_VITIS_LOOP_128_1
ArrSet_vector_ap_fixed_16_11_5_3_0_3ul_256_s
AlignStatic_Pipeline_VITIS_LOOP_117_1
PrepareLocalQuery
CopyColScore
UpdatePEMaximum
ChunkCompute_Pipeline_VITIS_LOOP_347_1
ChunkCompute
AlignStatic_Pipeline_4
AlignStatic_Pipeline_VITIS_LOOP_463_1
Traceback_Pipeline_traceback_loop
Traceback
AlignStatic
seq_align_multiple_static
' expOnly='0'
Execute         source /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-i -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-i -data info -quiet 
Execute         source /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/ArrSet_vector_ap_fixed_16_11_5_3_0_3ul_256_1.compgen.tcl 
Execute         source /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/AlignStatic_Pipeline_VITIS_LOOP_128_1.compgen.tcl 
Execute         source /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/ArrSet_vector_ap_fixed_16_11_5_3_0_3ul_256_s.compgen.tcl 
Execute         source /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/AlignStatic_Pipeline_VITIS_LOOP_117_1.compgen.tcl 
Execute         source /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/PrepareLocalQuery.compgen.tcl 
Execute         source /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/CopyColScore.compgen.tcl 
Execute         source /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/UpdatePEMaximum.compgen.tcl 
Execute         source /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/ChunkCompute_Pipeline_VITIS_LOOP_347_1.compgen.tcl 
Execute         source /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/ChunkCompute.compgen.tcl 
Execute         source /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/AlignStatic_Pipeline_4.compgen.tcl 
Execute         source /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/AlignStatic_Pipeline_VITIS_LOOP_463_1.compgen.tcl 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-i -data names -quiet 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-i -data info -quiet 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-i -data names -quiet 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-i -data info -quiet 
Execute         source /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/Traceback_Pipeline_traceback_loop.compgen.tcl 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-i -data names -quiet 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-i -data info -quiet 
Execute         source /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/Traceback.compgen.tcl 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-i -data names -quiet 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-i -data info -quiet 
Execute         source /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/AlignStatic.compgen.tcl 
Execute         source /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/seq_align_multiple_static.compgen.tcl 
Execute           source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.22 seconds. CPU system time: 0.1 seconds. Elapsed time: 2.4 seconds; current allocated memory: 2.664 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='seq_align_multiple_static_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name ArrSet_vector_ap_fixed_16_11_5_3_0_3ul_256_1
INFO-FLOW: No bind nodes found for module_name ArrSet_vector_ap_fixed_16_11_5_3_0_3ul_256_s
INFO-FLOW: No bind nodes found for module_name seq_align_multiple_static
INFO-FLOW: Done: create_csynth_xml bind info time: 0.2 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='seq_align_multiple_static_flow_control_loop_pipe_sequential_init
seq_align_multiple_static_flow_control_loop_pipe_sequential_init
seq_align_multiple_static_flow_control_loop_pipe_sequential_init
seq_align_multiple_static_flow_control_loop_pipe_sequential_init
seq_align_multiple_static_mux_32_5_16_1_1
seq_align_multiple_static_mux_32_5_32_1_1
seq_align_multiple_static_AlignStatic_Pipeline_VITIS_LOOP_463_1_local_max_pe_ROM_AUTO_1R
seq_align_multiple_static_flow_control_loop_pipe_sequential_init
seq_align_multiple_static_mux_32_5_3_1_1
seq_align_multiple_static_flow_control_loop_pipe_sequential_init
seq_align_multiple_static_mux_32_5_2_1_1
seq_align_multiple_static_AlignStatic_init_col_score_RAM_AUTO_1R1W
seq_align_multiple_static_AlignStatic_tbp_matrix_RAM_AUTO_1R1W
seq_align_multiple_static_AlignStatic_local_init_col_score_RAM_AUTO_1R1W
seq_align_multiple_static_AlignStatic_local_init_col_score_2_RAM_AUTO_1R1W
seq_align_multiple_static_AlignStatic_preserved_row_buffer_RAM_AUTO_1R1W
seq_align_multiple_static_gmem_0_m_axi
seq_align_multiple_static_gmem_m_axi
seq_align_multiple_static_control_s_axi
ArrSet_vector_ap_fixed_16_11_5_3_0_3ul_256_1
AlignStatic_Pipeline_VITIS_LOOP_128_1
ArrSet_vector_ap_fixed_16_11_5_3_0_3ul_256_s
AlignStatic_Pipeline_VITIS_LOOP_117_1
PrepareLocalQuery
CopyColScore
UpdatePEMaximum
ChunkCompute_Pipeline_VITIS_LOOP_347_1
ChunkCompute
AlignStatic_Pipeline_4
AlignStatic_Pipeline_VITIS_LOOP_463_1
Traceback_Pipeline_traceback_loop
Traceback
AlignStatic
seq_align_multiple_static
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/top-io-be.tcl 
Execute         source /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/seq_align_multiple_static.tbgen.tcl 
Execute         source /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/seq_align_multiple_static.compgen.dataonly.tcl 
Execute         source /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/seq_align_multiple_static.compgen.dataonly.tcl 
Execute         source /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/seq_align_multiple_static.rtl_wrap.cfg.tcl 
Execute         source /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/seq_align_multiple_static.compgen.dataonly.tcl 
Execute         source /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/ArrSet_vector_ap_fixed_16_11_5_3_0_3ul_256_1.tbgen.tcl 
Execute         source /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/AlignStatic_Pipeline_VITIS_LOOP_128_1.tbgen.tcl 
Execute         source /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/ArrSet_vector_ap_fixed_16_11_5_3_0_3ul_256_s.tbgen.tcl 
Execute         source /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/AlignStatic_Pipeline_VITIS_LOOP_117_1.tbgen.tcl 
Execute         source /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/PrepareLocalQuery.tbgen.tcl 
Execute         source /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/CopyColScore.tbgen.tcl 
Execute         source /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/UpdatePEMaximum.tbgen.tcl 
Execute         source /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/ChunkCompute_Pipeline_VITIS_LOOP_347_1.tbgen.tcl 
Execute         source /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/ChunkCompute.tbgen.tcl 
Execute         source /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/AlignStatic_Pipeline_4.tbgen.tcl 
Execute         source /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/AlignStatic_Pipeline_VITIS_LOOP_463_1.tbgen.tcl 
Execute         source /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/Traceback_Pipeline_traceback_loop.tbgen.tcl 
Execute         source /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/Traceback.tbgen.tcl 
Execute         source /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/AlignStatic.tbgen.tcl 
Execute         source /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/seq_align_multiple_static.tbgen.tcl 
Execute         source /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-i -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-i -data info -quiet 
Execute         source /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/seq_align_multiple_static.constraint.tcl 
Execute         sc_get_clocks seq_align_multiple_static 
Execute         source /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE seq_align_multiple_static LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem_m_axi_U SOURCE {} VARIABLE {} MODULE seq_align_multiple_static LOOP {} BUNDLEDNAME gmem DSP 0 BRAM 4 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem_0_m_axi_U SOURCE {} VARIABLE {} MODULE seq_align_multiple_static LOOP {} BUNDLEDNAME gmem_0 DSP 0 BRAM 2 URAM 0}} report_dict {TOPINST seq_align_multiple_static MODULE2INSTS {seq_align_multiple_static seq_align_multiple_static AlignStatic grp_AlignStatic_fu_404 ArrSet_vector_ap_fixed_16_11_5_3_0_3ul_256_1 grp_ArrSet_vector_ap_fixed_16_11_5_3_0_3ul_256_1_fu_704 ArrSet_vector_ap_fixed_16_11_5_3_0_3ul_256_s grp_ArrSet_vector_ap_fixed_16_11_5_3_0_3ul_256_s_fu_716 AlignStatic_Pipeline_VITIS_LOOP_128_1 grp_AlignStatic_Pipeline_VITIS_LOOP_128_1_fu_728 AlignStatic_Pipeline_VITIS_LOOP_117_1 grp_AlignStatic_Pipeline_VITIS_LOOP_117_1_fu_737 AlignStatic_Pipeline_VITIS_LOOP_463_1 grp_AlignStatic_Pipeline_VITIS_LOOP_463_1_fu_746 PrepareLocalQuery grp_PrepareLocalQuery_fu_851 CopyColScore grp_CopyColScore_fu_860 ChunkCompute grp_ChunkCompute_fu_869 ChunkCompute_Pipeline_VITIS_LOOP_347_1 grp_ChunkCompute_Pipeline_VITIS_LOOP_347_1_fu_1598 UpdatePEMaximum call_ret_UpdatePEMaximum_fu_16690 AlignStatic_Pipeline_4 grp_AlignStatic_Pipeline_4_fu_1051 Traceback grp_Traceback_fu_1059 Traceback_Pipeline_traceback_loop grp_Traceback_Pipeline_traceback_loop_fu_552} INST2MODULE {seq_align_multiple_static seq_align_multiple_static grp_AlignStatic_fu_404 AlignStatic grp_ArrSet_vector_ap_fixed_16_11_5_3_0_3ul_256_1_fu_704 ArrSet_vector_ap_fixed_16_11_5_3_0_3ul_256_1 grp_ArrSet_vector_ap_fixed_16_11_5_3_0_3ul_256_s_fu_716 ArrSet_vector_ap_fixed_16_11_5_3_0_3ul_256_s grp_AlignStatic_Pipeline_VITIS_LOOP_128_1_fu_728 AlignStatic_Pipeline_VITIS_LOOP_128_1 grp_AlignStatic_Pipeline_VITIS_LOOP_117_1_fu_737 AlignStatic_Pipeline_VITIS_LOOP_117_1 grp_AlignStatic_Pipeline_VITIS_LOOP_463_1_fu_746 AlignStatic_Pipeline_VITIS_LOOP_463_1 grp_PrepareLocalQuery_fu_851 PrepareLocalQuery grp_CopyColScore_fu_860 CopyColScore grp_ChunkCompute_fu_869 ChunkCompute grp_ChunkCompute_Pipeline_VITIS_LOOP_347_1_fu_1598 ChunkCompute_Pipeline_VITIS_LOOP_347_1 call_ret_UpdatePEMaximum_fu_16690 UpdatePEMaximum grp_AlignStatic_Pipeline_4_fu_1051 AlignStatic_Pipeline_4 grp_Traceback_fu_1059 Traceback grp_Traceback_Pipeline_traceback_loop_fu_552 Traceback_Pipeline_traceback_loop} INSTDATA {seq_align_multiple_static {DEPTH 1 CHILDREN grp_AlignStatic_fu_404} grp_AlignStatic_fu_404 {DEPTH 2 CHILDREN {grp_ArrSet_vector_ap_fixed_16_11_5_3_0_3ul_256_1_fu_704 grp_ArrSet_vector_ap_fixed_16_11_5_3_0_3ul_256_s_fu_716 grp_AlignStatic_Pipeline_VITIS_LOOP_128_1_fu_728 grp_AlignStatic_Pipeline_VITIS_LOOP_117_1_fu_737 grp_AlignStatic_Pipeline_VITIS_LOOP_463_1_fu_746 grp_PrepareLocalQuery_fu_851 grp_CopyColScore_fu_860 grp_ChunkCompute_fu_869 grp_AlignStatic_Pipeline_4_fu_1051 grp_Traceback_fu_1059}} grp_ArrSet_vector_ap_fixed_16_11_5_3_0_3ul_256_1_fu_704 {DEPTH 3 CHILDREN {}} grp_ArrSet_vector_ap_fixed_16_11_5_3_0_3ul_256_s_fu_716 {DEPTH 3 CHILDREN {}} grp_AlignStatic_Pipeline_VITIS_LOOP_128_1_fu_728 {DEPTH 3 CHILDREN {}} grp_AlignStatic_Pipeline_VITIS_LOOP_117_1_fu_737 {DEPTH 3 CHILDREN {}} grp_AlignStatic_Pipeline_VITIS_LOOP_463_1_fu_746 {DEPTH 3 CHILDREN {}} grp_PrepareLocalQuery_fu_851 {DEPTH 3 CHILDREN {}} grp_CopyColScore_fu_860 {DEPTH 3 CHILDREN {}} grp_ChunkCompute_fu_869 {DEPTH 3 CHILDREN grp_ChunkCompute_Pipeline_VITIS_LOOP_347_1_fu_1598} grp_ChunkCompute_Pipeline_VITIS_LOOP_347_1_fu_1598 {DEPTH 4 CHILDREN call_ret_UpdatePEMaximum_fu_16690} call_ret_UpdatePEMaximum_fu_16690 {DEPTH 5 CHILDREN {}} grp_AlignStatic_Pipeline_4_fu_1051 {DEPTH 3 CHILDREN {}} grp_Traceback_fu_1059 {DEPTH 3 CHILDREN grp_Traceback_Pipeline_traceback_loop_fu_552} grp_Traceback_Pipeline_traceback_loop_fu_552 {DEPTH 4 CHILDREN {}}} MODULEDATA {AlignStatic_Pipeline_VITIS_LOOP_128_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln128_fu_98_p2 SOURCE src/../include/utils.h:128 VARIABLE add_ln128 LOOP VITIS_LOOP_128_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME cnt_1_fu_117_p2 SOURCE src/../include/utils.h:130 VARIABLE cnt_1 LOOP VITIS_LOOP_128_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} AlignStatic_Pipeline_VITIS_LOOP_117_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_fu_98_p2 SOURCE src/../include/utils.h:117 VARIABLE add_ln117 LOOP VITIS_LOOP_117_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME cnt_2_fu_117_p2 SOURCE src/../include/utils.h:119 VARIABLE cnt_2 LOOP VITIS_LOOP_117_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} PrepareLocalQuery {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln501_fu_921_p2 SOURCE src/align/align.cpp:501 VARIABLE add_ln501 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln501_1_fu_952_p2 SOURCE src/align/align.cpp:501 VARIABLE add_ln501_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln501_2_fu_961_p2 SOURCE src/align/align.cpp:501 VARIABLE add_ln501_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln501_3_fu_981_p2 SOURCE src/align/align.cpp:501 VARIABLE add_ln501_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln501_4_fu_990_p2 SOURCE src/align/align.cpp:501 VARIABLE add_ln501_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln501_5_fu_1020_p2 SOURCE src/align/align.cpp:501 VARIABLE add_ln501_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln501_6_fu_1029_p2 SOURCE src/align/align.cpp:501 VARIABLE add_ln501_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln501_7_fu_1049_p2 SOURCE src/align/align.cpp:501 VARIABLE add_ln501_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln501_8_fu_1058_p2 SOURCE src/align/align.cpp:501 VARIABLE add_ln501_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln501_9_fu_1078_p2 SOURCE src/align/align.cpp:501 VARIABLE add_ln501_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln501_10_fu_1087_p2 SOURCE src/align/align.cpp:501 VARIABLE add_ln501_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln501_11_fu_1107_p2 SOURCE src/align/align.cpp:501 VARIABLE add_ln501_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln501_12_fu_1116_p2 SOURCE src/align/align.cpp:501 VARIABLE add_ln501_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln501_13_fu_1146_p2 SOURCE src/align/align.cpp:501 VARIABLE add_ln501_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln501_14_fu_1155_p2 SOURCE src/align/align.cpp:501 VARIABLE add_ln501_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln501_15_fu_1175_p2 SOURCE src/align/align.cpp:501 VARIABLE add_ln501_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln501_16_fu_1184_p2 SOURCE src/align/align.cpp:501 VARIABLE add_ln501_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln501_17_fu_1204_p2 SOURCE src/align/align.cpp:501 VARIABLE add_ln501_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln501_18_fu_1213_p2 SOURCE src/align/align.cpp:501 VARIABLE add_ln501_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln501_19_fu_1233_p2 SOURCE src/align/align.cpp:501 VARIABLE add_ln501_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln501_20_fu_1242_p2 SOURCE src/align/align.cpp:501 VARIABLE add_ln501_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln501_21_fu_1262_p2 SOURCE src/align/align.cpp:501 VARIABLE add_ln501_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln501_22_fu_1271_p2 SOURCE src/align/align.cpp:501 VARIABLE add_ln501_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln501_23_fu_1291_p2 SOURCE src/align/align.cpp:501 VARIABLE add_ln501_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln501_24_fu_1300_p2 SOURCE src/align/align.cpp:501 VARIABLE add_ln501_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln501_25_fu_1320_p2 SOURCE src/align/align.cpp:501 VARIABLE add_ln501_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln501_26_fu_1329_p2 SOURCE src/align/align.cpp:501 VARIABLE add_ln501_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln501_27_fu_1349_p2 SOURCE src/align/align.cpp:501 VARIABLE add_ln501_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln501_28_fu_1358_p2 SOURCE src/align/align.cpp:501 VARIABLE add_ln501_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln501_29_fu_1388_p2 SOURCE src/align/align.cpp:501 VARIABLE add_ln501_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln501_30_fu_1397_p2 SOURCE src/align/align.cpp:501 VARIABLE add_ln501_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln501_31_fu_1417_p2 SOURCE src/align/align.cpp:501 VARIABLE add_ln501_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln501_32_fu_1426_p2 SOURCE src/align/align.cpp:501 VARIABLE add_ln501_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln501_33_fu_1446_p2 SOURCE src/align/align.cpp:501 VARIABLE add_ln501_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln501_34_fu_1455_p2 SOURCE src/align/align.cpp:501 VARIABLE add_ln501_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln501_35_fu_1475_p2 SOURCE src/align/align.cpp:501 VARIABLE add_ln501_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln501_36_fu_1484_p2 SOURCE src/align/align.cpp:501 VARIABLE add_ln501_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln501_37_fu_1504_p2 SOURCE src/align/align.cpp:501 VARIABLE add_ln501_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln501_38_fu_1513_p2 SOURCE src/align/align.cpp:501 VARIABLE add_ln501_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln501_39_fu_1533_p2 SOURCE src/align/align.cpp:501 VARIABLE add_ln501_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln501_40_fu_1542_p2 SOURCE src/align/align.cpp:501 VARIABLE add_ln501_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln501_41_fu_1562_p2 SOURCE src/align/align.cpp:501 VARIABLE add_ln501_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln501_42_fu_1571_p2 SOURCE src/align/align.cpp:501 VARIABLE add_ln501_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln501_43_fu_1591_p2 SOURCE src/align/align.cpp:501 VARIABLE add_ln501_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln501_44_fu_1600_p2 SOURCE src/align/align.cpp:501 VARIABLE add_ln501_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln501_45_fu_1620_p2 SOURCE src/align/align.cpp:501 VARIABLE add_ln501_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln501_46_fu_1629_p2 SOURCE src/align/align.cpp:501 VARIABLE add_ln501_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln501_47_fu_1649_p2 SOURCE src/align/align.cpp:501 VARIABLE add_ln501_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln501_48_fu_1658_p2 SOURCE src/align/align.cpp:501 VARIABLE add_ln501_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln501_49_fu_1678_p2 SOURCE src/align/align.cpp:501 VARIABLE add_ln501_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln501_50_fu_1687_p2 SOURCE src/align/align.cpp:501 VARIABLE add_ln501_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln501_51_fu_1707_p2 SOURCE src/align/align.cpp:501 VARIABLE add_ln501_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln501_52_fu_1716_p2 SOURCE src/align/align.cpp:501 VARIABLE add_ln501_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln501_53_fu_1736_p2 SOURCE src/align/align.cpp:501 VARIABLE add_ln501_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln501_54_fu_1745_p2 SOURCE src/align/align.cpp:501 VARIABLE add_ln501_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln501_55_fu_1765_p2 SOURCE src/align/align.cpp:501 VARIABLE add_ln501_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln501_56_fu_1774_p2 SOURCE src/align/align.cpp:501 VARIABLE add_ln501_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln501_57_fu_1794_p2 SOURCE src/align/align.cpp:501 VARIABLE add_ln501_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln501_58_fu_1803_p2 SOURCE src/align/align.cpp:501 VARIABLE add_ln501_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln501_59_fu_1823_p2 SOURCE src/align/align.cpp:501 VARIABLE add_ln501_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln501_60_fu_1832_p2 SOURCE src/align/align.cpp:501 VARIABLE add_ln501_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln501_61_fu_1862_p2 SOURCE src/align/align.cpp:501 VARIABLE add_ln501_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln501_62_fu_1871_p2 SOURCE src/align/align.cpp:501 VARIABLE add_ln501_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} CopyColScore {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln486_fu_1395_p2 SOURCE src/align/align.cpp:486 VARIABLE add_ln486 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln486_1_fu_1416_p2 SOURCE src/align/align.cpp:486 VARIABLE add_ln486_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln486_2_fu_1426_p2 SOURCE src/align/align.cpp:486 VARIABLE add_ln486_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln486_3_fu_1446_p2 SOURCE src/align/align.cpp:486 VARIABLE add_ln486_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln486_4_fu_1456_p2 SOURCE src/align/align.cpp:486 VARIABLE add_ln486_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln486_5_fu_1476_p2 SOURCE src/align/align.cpp:486 VARIABLE add_ln486_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln486_6_fu_1486_p2 SOURCE src/align/align.cpp:486 VARIABLE add_ln486_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln486_7_fu_1506_p2 SOURCE src/align/align.cpp:486 VARIABLE add_ln486_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln486_8_fu_1516_p2 SOURCE src/align/align.cpp:486 VARIABLE add_ln486_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln486_9_fu_1536_p2 SOURCE src/align/align.cpp:486 VARIABLE add_ln486_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln486_10_fu_1546_p2 SOURCE src/align/align.cpp:486 VARIABLE add_ln486_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln486_11_fu_1566_p2 SOURCE src/align/align.cpp:486 VARIABLE add_ln486_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln486_12_fu_1576_p2 SOURCE src/align/align.cpp:486 VARIABLE add_ln486_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln486_13_fu_1596_p2 SOURCE src/align/align.cpp:486 VARIABLE add_ln486_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln486_14_fu_1606_p2 SOURCE src/align/align.cpp:486 VARIABLE add_ln486_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln486_15_fu_1626_p2 SOURCE src/align/align.cpp:486 VARIABLE add_ln486_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln486_16_fu_1636_p2 SOURCE src/align/align.cpp:486 VARIABLE add_ln486_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln486_17_fu_1656_p2 SOURCE src/align/align.cpp:486 VARIABLE add_ln486_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln486_18_fu_1666_p2 SOURCE src/align/align.cpp:486 VARIABLE add_ln486_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln486_19_fu_1686_p2 SOURCE src/align/align.cpp:486 VARIABLE add_ln486_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln486_20_fu_1696_p2 SOURCE src/align/align.cpp:486 VARIABLE add_ln486_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln486_21_fu_1716_p2 SOURCE src/align/align.cpp:486 VARIABLE add_ln486_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln486_22_fu_1726_p2 SOURCE src/align/align.cpp:486 VARIABLE add_ln486_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln486_23_fu_1746_p2 SOURCE src/align/align.cpp:486 VARIABLE add_ln486_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln486_24_fu_1756_p2 SOURCE src/align/align.cpp:486 VARIABLE add_ln486_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln486_25_fu_1776_p2 SOURCE src/align/align.cpp:486 VARIABLE add_ln486_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln486_26_fu_1786_p2 SOURCE src/align/align.cpp:486 VARIABLE add_ln486_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln486_27_fu_1806_p2 SOURCE src/align/align.cpp:486 VARIABLE add_ln486_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln486_28_fu_1816_p2 SOURCE src/align/align.cpp:486 VARIABLE add_ln486_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln486_29_fu_1836_p2 SOURCE src/align/align.cpp:486 VARIABLE add_ln486_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln486_30_fu_1846_p2 SOURCE src/align/align.cpp:486 VARIABLE add_ln486_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} UpdatePEMaximum {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_fu_1768_p2 SOURCE {} VARIABLE sub LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub12_fu_1774_p2 SOURCE {} VARIABLE sub12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_fu_1842_p2 SOURCE src/frontend.cpp:120 VARIABLE add_ln120 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_1_fu_1898_p2 SOURCE src/frontend.cpp:120 VARIABLE add_ln120_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_2_fu_1950_p2 SOURCE src/frontend.cpp:120 VARIABLE add_ln120_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_3_fu_2002_p2 SOURCE src/frontend.cpp:120 VARIABLE add_ln120_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_4_fu_2054_p2 SOURCE src/frontend.cpp:120 VARIABLE add_ln120_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_5_fu_2106_p2 SOURCE src/frontend.cpp:120 VARIABLE add_ln120_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_6_fu_2158_p2 SOURCE src/frontend.cpp:120 VARIABLE add_ln120_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_7_fu_2210_p2 SOURCE src/frontend.cpp:120 VARIABLE add_ln120_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_8_fu_2262_p2 SOURCE src/frontend.cpp:120 VARIABLE add_ln120_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_9_fu_2314_p2 SOURCE src/frontend.cpp:120 VARIABLE add_ln120_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_10_fu_2366_p2 SOURCE src/frontend.cpp:120 VARIABLE add_ln120_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_11_fu_2418_p2 SOURCE src/frontend.cpp:120 VARIABLE add_ln120_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_12_fu_2470_p2 SOURCE src/frontend.cpp:120 VARIABLE add_ln120_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_13_fu_2522_p2 SOURCE src/frontend.cpp:120 VARIABLE add_ln120_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_14_fu_2574_p2 SOURCE src/frontend.cpp:120 VARIABLE add_ln120_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_15_fu_2626_p2 SOURCE src/frontend.cpp:120 VARIABLE add_ln120_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_16_fu_2678_p2 SOURCE src/frontend.cpp:120 VARIABLE add_ln120_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_17_fu_2730_p2 SOURCE src/frontend.cpp:120 VARIABLE add_ln120_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_18_fu_2782_p2 SOURCE src/frontend.cpp:120 VARIABLE add_ln120_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_19_fu_2834_p2 SOURCE src/frontend.cpp:120 VARIABLE add_ln120_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_20_fu_2886_p2 SOURCE src/frontend.cpp:120 VARIABLE add_ln120_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_21_fu_2938_p2 SOURCE src/frontend.cpp:120 VARIABLE add_ln120_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_22_fu_2990_p2 SOURCE src/frontend.cpp:120 VARIABLE add_ln120_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_23_fu_3042_p2 SOURCE src/frontend.cpp:120 VARIABLE add_ln120_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_24_fu_3094_p2 SOURCE src/frontend.cpp:120 VARIABLE add_ln120_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_25_fu_3146_p2 SOURCE src/frontend.cpp:120 VARIABLE add_ln120_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_26_fu_3198_p2 SOURCE src/frontend.cpp:120 VARIABLE add_ln120_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_27_fu_3250_p2 SOURCE src/frontend.cpp:120 VARIABLE add_ln120_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_28_fu_3302_p2 SOURCE src/frontend.cpp:120 VARIABLE add_ln120_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_29_fu_3354_p2 SOURCE src/frontend.cpp:120 VARIABLE add_ln120_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_30_fu_3406_p2 SOURCE src/frontend.cpp:120 VARIABLE add_ln120_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} ChunkCompute_Pipeline_VITIS_LOOP_347_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln347_fu_17547_p2 SOURCE src/align/align.cpp:347 VARIABLE add_ln347 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln249_fu_17596_p2 SOURCE src/align/align.cpp:249 VARIABLE add_ln249 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln249_1_fu_17622_p2 SOURCE src/align/align.cpp:249 VARIABLE add_ln249_1 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln731_fu_17644_p2 SOURCE src/align/align.cpp:731 VARIABLE add_ln731 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln27_fu_17699_p2 SOURCE src/frontend.cpp:27 VARIABLE add_ln27 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME delete_open_1_fu_20732_p2 SOURCE src/frontend.cpp:27 VARIABLE delete_open_1 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME insert_extend_fu_20737_p2 SOURCE src/frontend.cpp:28 VARIABLE insert_extend LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME delete_open_fu_17703_p2 SOURCE src/frontend.cpp:29 VARIABLE delete_open LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME delete_extend_fu_17709_p2 SOURCE src/frontend.cpp:30 VARIABLE delete_extend LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_fu_20767_p2 SOURCE src/frontend.cpp:54 VARIABLE match LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME insert_open_fu_20890_p2 SOURCE src/frontend.cpp:27 VARIABLE insert_open LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME insert_extend_1_fu_20895_p2 SOURCE src/frontend.cpp:28 VARIABLE insert_extend_1 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME delete_extend_1_fu_20900_p2 SOURCE src/frontend.cpp:30 VARIABLE delete_extend_1 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_1_fu_20944_p2 SOURCE src/frontend.cpp:54 VARIABLE match_1 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME insert_open_17_fu_21022_p2 SOURCE src/frontend.cpp:27 VARIABLE insert_open_17 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME insert_extend_2_fu_21027_p2 SOURCE src/frontend.cpp:28 VARIABLE insert_extend_2 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME delete_extend_2_fu_21032_p2 SOURCE src/frontend.cpp:30 VARIABLE delete_extend_2 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_2_fu_21076_p2 SOURCE src/frontend.cpp:54 VARIABLE match_2 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME insert_open_18_fu_21154_p2 SOURCE src/frontend.cpp:27 VARIABLE insert_open_18 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME insert_extend_3_fu_21159_p2 SOURCE src/frontend.cpp:28 VARIABLE insert_extend_3 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME delete_extend_3_fu_21164_p2 SOURCE src/frontend.cpp:30 VARIABLE delete_extend_3 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_3_fu_21208_p2 SOURCE src/frontend.cpp:54 VARIABLE match_3 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME insert_open_19_fu_21286_p2 SOURCE src/frontend.cpp:27 VARIABLE insert_open_19 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME insert_extend_4_fu_21291_p2 SOURCE src/frontend.cpp:28 VARIABLE insert_extend_4 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME delete_extend_4_fu_21296_p2 SOURCE src/frontend.cpp:30 VARIABLE delete_extend_4 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_4_fu_21340_p2 SOURCE src/frontend.cpp:54 VARIABLE match_4 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME insert_open_20_fu_21418_p2 SOURCE src/frontend.cpp:27 VARIABLE insert_open_20 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME insert_extend_5_fu_21423_p2 SOURCE src/frontend.cpp:28 VARIABLE insert_extend_5 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME delete_extend_5_fu_21428_p2 SOURCE src/frontend.cpp:30 VARIABLE delete_extend_5 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_5_fu_21472_p2 SOURCE src/frontend.cpp:54 VARIABLE match_5 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME insert_open_21_fu_21550_p2 SOURCE src/frontend.cpp:27 VARIABLE insert_open_21 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME insert_extend_6_fu_21555_p2 SOURCE src/frontend.cpp:28 VARIABLE insert_extend_6 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME delete_extend_6_fu_21560_p2 SOURCE src/frontend.cpp:30 VARIABLE delete_extend_6 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_6_fu_21604_p2 SOURCE src/frontend.cpp:54 VARIABLE match_6 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME insert_open_22_fu_21682_p2 SOURCE src/frontend.cpp:27 VARIABLE insert_open_22 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME insert_extend_7_fu_21687_p2 SOURCE src/frontend.cpp:28 VARIABLE insert_extend_7 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME delete_extend_7_fu_21692_p2 SOURCE src/frontend.cpp:30 VARIABLE delete_extend_7 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_7_fu_21736_p2 SOURCE src/frontend.cpp:54 VARIABLE match_7 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME insert_open_23_fu_21814_p2 SOURCE src/frontend.cpp:27 VARIABLE insert_open_23 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME insert_extend_8_fu_21819_p2 SOURCE src/frontend.cpp:28 VARIABLE insert_extend_8 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME delete_extend_8_fu_21824_p2 SOURCE src/frontend.cpp:30 VARIABLE delete_extend_8 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_8_fu_21868_p2 SOURCE src/frontend.cpp:54 VARIABLE match_8 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME insert_open_24_fu_21946_p2 SOURCE src/frontend.cpp:27 VARIABLE insert_open_24 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME insert_extend_9_fu_21951_p2 SOURCE src/frontend.cpp:28 VARIABLE insert_extend_9 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME delete_extend_9_fu_21956_p2 SOURCE src/frontend.cpp:30 VARIABLE delete_extend_9 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_9_fu_22000_p2 SOURCE src/frontend.cpp:54 VARIABLE match_9 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME insert_open_25_fu_22078_p2 SOURCE src/frontend.cpp:27 VARIABLE insert_open_25 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME insert_extend_10_fu_22083_p2 SOURCE src/frontend.cpp:28 VARIABLE insert_extend_10 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME delete_extend_10_fu_22088_p2 SOURCE src/frontend.cpp:30 VARIABLE delete_extend_10 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_10_fu_22132_p2 SOURCE src/frontend.cpp:54 VARIABLE match_10 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME insert_open_26_fu_22210_p2 SOURCE src/frontend.cpp:27 VARIABLE insert_open_26 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME insert_extend_11_fu_22215_p2 SOURCE src/frontend.cpp:28 VARIABLE insert_extend_11 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME delete_extend_11_fu_22220_p2 SOURCE src/frontend.cpp:30 VARIABLE delete_extend_11 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_11_fu_22264_p2 SOURCE src/frontend.cpp:54 VARIABLE match_11 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME insert_open_27_fu_22342_p2 SOURCE src/frontend.cpp:27 VARIABLE insert_open_27 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME insert_extend_12_fu_22347_p2 SOURCE src/frontend.cpp:28 VARIABLE insert_extend_12 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME delete_extend_12_fu_22352_p2 SOURCE src/frontend.cpp:30 VARIABLE delete_extend_12 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_12_fu_22396_p2 SOURCE src/frontend.cpp:54 VARIABLE match_12 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME insert_open_28_fu_22474_p2 SOURCE src/frontend.cpp:27 VARIABLE insert_open_28 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME insert_extend_13_fu_22479_p2 SOURCE src/frontend.cpp:28 VARIABLE insert_extend_13 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME delete_extend_13_fu_22484_p2 SOURCE src/frontend.cpp:30 VARIABLE delete_extend_13 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_13_fu_22528_p2 SOURCE src/frontend.cpp:54 VARIABLE match_13 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME insert_open_29_fu_22606_p2 SOURCE src/frontend.cpp:27 VARIABLE insert_open_29 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME insert_extend_14_fu_22611_p2 SOURCE src/frontend.cpp:28 VARIABLE insert_extend_14 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME delete_extend_14_fu_22616_p2 SOURCE src/frontend.cpp:30 VARIABLE delete_extend_14 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_14_fu_22660_p2 SOURCE src/frontend.cpp:54 VARIABLE match_14 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME insert_open_30_fu_22738_p2 SOURCE src/frontend.cpp:27 VARIABLE insert_open_30 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME insert_extend_15_fu_22743_p2 SOURCE src/frontend.cpp:28 VARIABLE insert_extend_15 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME delete_extend_15_fu_22748_p2 SOURCE src/frontend.cpp:30 VARIABLE delete_extend_15 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_15_fu_22792_p2 SOURCE src/frontend.cpp:54 VARIABLE match_15 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME insert_open_31_fu_22870_p2 SOURCE src/frontend.cpp:27 VARIABLE insert_open_31 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME insert_extend_16_fu_22875_p2 SOURCE src/frontend.cpp:28 VARIABLE insert_extend_16 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME delete_extend_16_fu_22880_p2 SOURCE src/frontend.cpp:30 VARIABLE delete_extend_16 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_16_fu_22924_p2 SOURCE src/frontend.cpp:54 VARIABLE match_16 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME insert_open_32_fu_23002_p2 SOURCE src/frontend.cpp:27 VARIABLE insert_open_32 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME insert_extend_17_fu_23007_p2 SOURCE src/frontend.cpp:28 VARIABLE insert_extend_17 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME delete_extend_17_fu_23012_p2 SOURCE src/frontend.cpp:30 VARIABLE delete_extend_17 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_17_fu_23056_p2 SOURCE src/frontend.cpp:54 VARIABLE match_17 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME insert_open_33_fu_23134_p2 SOURCE src/frontend.cpp:27 VARIABLE insert_open_33 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME insert_extend_18_fu_23139_p2 SOURCE src/frontend.cpp:28 VARIABLE insert_extend_18 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME delete_extend_18_fu_23144_p2 SOURCE src/frontend.cpp:30 VARIABLE delete_extend_18 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_18_fu_23188_p2 SOURCE src/frontend.cpp:54 VARIABLE match_18 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME insert_open_34_fu_23266_p2 SOURCE src/frontend.cpp:27 VARIABLE insert_open_34 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME insert_extend_19_fu_23271_p2 SOURCE src/frontend.cpp:28 VARIABLE insert_extend_19 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME delete_extend_19_fu_23276_p2 SOURCE src/frontend.cpp:30 VARIABLE delete_extend_19 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_19_fu_23320_p2 SOURCE src/frontend.cpp:54 VARIABLE match_19 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME insert_open_35_fu_23398_p2 SOURCE src/frontend.cpp:27 VARIABLE insert_open_35 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME insert_extend_20_fu_23403_p2 SOURCE src/frontend.cpp:28 VARIABLE insert_extend_20 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME delete_extend_20_fu_23408_p2 SOURCE src/frontend.cpp:30 VARIABLE delete_extend_20 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_20_fu_23452_p2 SOURCE src/frontend.cpp:54 VARIABLE match_20 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME insert_open_36_fu_23530_p2 SOURCE src/frontend.cpp:27 VARIABLE insert_open_36 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME insert_extend_21_fu_23535_p2 SOURCE src/frontend.cpp:28 VARIABLE insert_extend_21 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME delete_extend_21_fu_23540_p2 SOURCE src/frontend.cpp:30 VARIABLE delete_extend_21 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_21_fu_23584_p2 SOURCE src/frontend.cpp:54 VARIABLE match_21 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME insert_open_37_fu_23662_p2 SOURCE src/frontend.cpp:27 VARIABLE insert_open_37 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME insert_extend_22_fu_23667_p2 SOURCE src/frontend.cpp:28 VARIABLE insert_extend_22 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME delete_extend_22_fu_23672_p2 SOURCE src/frontend.cpp:30 VARIABLE delete_extend_22 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_22_fu_23716_p2 SOURCE src/frontend.cpp:54 VARIABLE match_22 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME insert_open_38_fu_23794_p2 SOURCE src/frontend.cpp:27 VARIABLE insert_open_38 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME insert_extend_23_fu_23799_p2 SOURCE src/frontend.cpp:28 VARIABLE insert_extend_23 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME delete_extend_23_fu_23804_p2 SOURCE src/frontend.cpp:30 VARIABLE delete_extend_23 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_23_fu_23848_p2 SOURCE src/frontend.cpp:54 VARIABLE match_23 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME insert_open_39_fu_23926_p2 SOURCE src/frontend.cpp:27 VARIABLE insert_open_39 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME insert_extend_24_fu_23931_p2 SOURCE src/frontend.cpp:28 VARIABLE insert_extend_24 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME delete_extend_24_fu_23936_p2 SOURCE src/frontend.cpp:30 VARIABLE delete_extend_24 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_24_fu_23980_p2 SOURCE src/frontend.cpp:54 VARIABLE match_24 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME insert_open_40_fu_24058_p2 SOURCE src/frontend.cpp:27 VARIABLE insert_open_40 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME insert_extend_25_fu_24063_p2 SOURCE src/frontend.cpp:28 VARIABLE insert_extend_25 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME delete_extend_25_fu_24068_p2 SOURCE src/frontend.cpp:30 VARIABLE delete_extend_25 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_25_fu_24112_p2 SOURCE src/frontend.cpp:54 VARIABLE match_25 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME insert_open_41_fu_24190_p2 SOURCE src/frontend.cpp:27 VARIABLE insert_open_41 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME insert_extend_26_fu_24195_p2 SOURCE src/frontend.cpp:28 VARIABLE insert_extend_26 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME delete_extend_26_fu_24200_p2 SOURCE src/frontend.cpp:30 VARIABLE delete_extend_26 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_26_fu_24244_p2 SOURCE src/frontend.cpp:54 VARIABLE match_26 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME insert_open_42_fu_24322_p2 SOURCE src/frontend.cpp:27 VARIABLE insert_open_42 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME insert_extend_27_fu_24327_p2 SOURCE src/frontend.cpp:28 VARIABLE insert_extend_27 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME delete_extend_27_fu_24332_p2 SOURCE src/frontend.cpp:30 VARIABLE delete_extend_27 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_27_fu_24376_p2 SOURCE src/frontend.cpp:54 VARIABLE match_27 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME insert_open_43_fu_24454_p2 SOURCE src/frontend.cpp:27 VARIABLE insert_open_43 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME insert_extend_28_fu_24459_p2 SOURCE src/frontend.cpp:28 VARIABLE insert_extend_28 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME delete_extend_28_fu_24464_p2 SOURCE src/frontend.cpp:30 VARIABLE delete_extend_28 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_28_fu_24508_p2 SOURCE src/frontend.cpp:54 VARIABLE match_28 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME insert_open_44_fu_24586_p2 SOURCE src/frontend.cpp:27 VARIABLE insert_open_44 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME insert_extend_29_fu_24591_p2 SOURCE src/frontend.cpp:28 VARIABLE insert_extend_29 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME delete_extend_29_fu_24596_p2 SOURCE src/frontend.cpp:30 VARIABLE delete_extend_29 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_29_fu_24640_p2 SOURCE src/frontend.cpp:54 VARIABLE match_29 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME insert_open_45_fu_24718_p2 SOURCE src/frontend.cpp:27 VARIABLE insert_open_45 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME insert_extend_30_fu_24723_p2 SOURCE src/frontend.cpp:28 VARIABLE insert_extend_30 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME delete_extend_30_fu_24728_p2 SOURCE src/frontend.cpp:30 VARIABLE delete_extend_30 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_30_fu_24772_p2 SOURCE src/frontend.cpp:54 VARIABLE match_30 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME insert_open_16_fu_24840_p2 SOURCE src/frontend.cpp:27 VARIABLE insert_open_16 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME insert_extend_31_fu_24845_p2 SOURCE src/frontend.cpp:28 VARIABLE insert_extend_31 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME delete_extend_31_fu_24850_p2 SOURCE src/frontend.cpp:30 VARIABLE delete_extend_31 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_31_fu_24896_p2 SOURCE src/frontend.cpp:54 VARIABLE match_31 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln433_31_fu_28402_p2 SOURCE src/align/align.cpp:433 VARIABLE add_ln433_31 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln433_fu_28451_p2 SOURCE src/align/align.cpp:433 VARIABLE add_ln433 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln433_32_fu_28474_p2 SOURCE src/align/align.cpp:433 VARIABLE add_ln433_32 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln433_1_fu_28523_p2 SOURCE src/align/align.cpp:433 VARIABLE add_ln433_1 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln433_33_fu_28546_p2 SOURCE src/align/align.cpp:433 VARIABLE add_ln433_33 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln433_2_fu_28595_p2 SOURCE src/align/align.cpp:433 VARIABLE add_ln433_2 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln433_34_fu_28618_p2 SOURCE src/align/align.cpp:433 VARIABLE add_ln433_34 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln433_3_fu_28667_p2 SOURCE src/align/align.cpp:433 VARIABLE add_ln433_3 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln433_35_fu_28690_p2 SOURCE src/align/align.cpp:433 VARIABLE add_ln433_35 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln433_4_fu_28739_p2 SOURCE src/align/align.cpp:433 VARIABLE add_ln433_4 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln433_36_fu_28762_p2 SOURCE src/align/align.cpp:433 VARIABLE add_ln433_36 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln433_5_fu_28811_p2 SOURCE src/align/align.cpp:433 VARIABLE add_ln433_5 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln433_37_fu_28834_p2 SOURCE src/align/align.cpp:433 VARIABLE add_ln433_37 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln433_6_fu_28883_p2 SOURCE src/align/align.cpp:433 VARIABLE add_ln433_6 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln433_38_fu_28906_p2 SOURCE src/align/align.cpp:433 VARIABLE add_ln433_38 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln433_7_fu_28955_p2 SOURCE src/align/align.cpp:433 VARIABLE add_ln433_7 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln433_39_fu_28978_p2 SOURCE src/align/align.cpp:433 VARIABLE add_ln433_39 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln433_8_fu_29027_p2 SOURCE src/align/align.cpp:433 VARIABLE add_ln433_8 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln433_40_fu_29050_p2 SOURCE src/align/align.cpp:433 VARIABLE add_ln433_40 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln433_9_fu_29099_p2 SOURCE src/align/align.cpp:433 VARIABLE add_ln433_9 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln433_41_fu_29122_p2 SOURCE src/align/align.cpp:433 VARIABLE add_ln433_41 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln433_10_fu_29171_p2 SOURCE src/align/align.cpp:433 VARIABLE add_ln433_10 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln433_42_fu_29194_p2 SOURCE src/align/align.cpp:433 VARIABLE add_ln433_42 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln433_11_fu_29243_p2 SOURCE src/align/align.cpp:433 VARIABLE add_ln433_11 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln433_43_fu_29266_p2 SOURCE src/align/align.cpp:433 VARIABLE add_ln433_43 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln433_12_fu_29315_p2 SOURCE src/align/align.cpp:433 VARIABLE add_ln433_12 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln433_44_fu_29338_p2 SOURCE src/align/align.cpp:433 VARIABLE add_ln433_44 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln433_13_fu_29387_p2 SOURCE src/align/align.cpp:433 VARIABLE add_ln433_13 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln433_45_fu_29410_p2 SOURCE src/align/align.cpp:433 VARIABLE add_ln433_45 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln433_14_fu_29459_p2 SOURCE src/align/align.cpp:433 VARIABLE add_ln433_14 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln433_46_fu_29482_p2 SOURCE src/align/align.cpp:433 VARIABLE add_ln433_46 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln433_15_fu_29531_p2 SOURCE src/align/align.cpp:433 VARIABLE add_ln433_15 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln433_47_fu_29554_p2 SOURCE src/align/align.cpp:433 VARIABLE add_ln433_47 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln433_16_fu_29603_p2 SOURCE src/align/align.cpp:433 VARIABLE add_ln433_16 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln433_48_fu_29626_p2 SOURCE src/align/align.cpp:433 VARIABLE add_ln433_48 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln433_17_fu_29675_p2 SOURCE src/align/align.cpp:433 VARIABLE add_ln433_17 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln433_49_fu_29698_p2 SOURCE src/align/align.cpp:433 VARIABLE add_ln433_49 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln433_18_fu_29747_p2 SOURCE src/align/align.cpp:433 VARIABLE add_ln433_18 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln433_50_fu_29770_p2 SOURCE src/align/align.cpp:433 VARIABLE add_ln433_50 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln433_19_fu_29819_p2 SOURCE src/align/align.cpp:433 VARIABLE add_ln433_19 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln433_51_fu_29842_p2 SOURCE src/align/align.cpp:433 VARIABLE add_ln433_51 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln433_20_fu_29891_p2 SOURCE src/align/align.cpp:433 VARIABLE add_ln433_20 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln433_52_fu_29914_p2 SOURCE src/align/align.cpp:433 VARIABLE add_ln433_52 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln433_21_fu_29963_p2 SOURCE src/align/align.cpp:433 VARIABLE add_ln433_21 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln433_53_fu_29986_p2 SOURCE src/align/align.cpp:433 VARIABLE add_ln433_53 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln433_22_fu_30035_p2 SOURCE src/align/align.cpp:433 VARIABLE add_ln433_22 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln433_54_fu_30058_p2 SOURCE src/align/align.cpp:433 VARIABLE add_ln433_54 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln433_23_fu_30107_p2 SOURCE src/align/align.cpp:433 VARIABLE add_ln433_23 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln433_55_fu_30130_p2 SOURCE src/align/align.cpp:433 VARIABLE add_ln433_55 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln433_24_fu_30179_p2 SOURCE src/align/align.cpp:433 VARIABLE add_ln433_24 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln433_56_fu_30202_p2 SOURCE src/align/align.cpp:433 VARIABLE add_ln433_56 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln433_25_fu_30251_p2 SOURCE src/align/align.cpp:433 VARIABLE add_ln433_25 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln433_57_fu_30274_p2 SOURCE src/align/align.cpp:433 VARIABLE add_ln433_57 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln433_26_fu_30323_p2 SOURCE src/align/align.cpp:433 VARIABLE add_ln433_26 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln433_58_fu_30346_p2 SOURCE src/align/align.cpp:433 VARIABLE add_ln433_58 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln433_27_fu_30395_p2 SOURCE src/align/align.cpp:433 VARIABLE add_ln433_27 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln433_59_fu_30418_p2 SOURCE src/align/align.cpp:433 VARIABLE add_ln433_59 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln433_28_fu_30467_p2 SOURCE src/align/align.cpp:433 VARIABLE add_ln433_28 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln433_60_fu_30490_p2 SOURCE src/align/align.cpp:433 VARIABLE add_ln433_60 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln433_29_fu_30539_p2 SOURCE src/align/align.cpp:433 VARIABLE add_ln433_29 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln433_61_fu_30562_p2 SOURCE src/align/align.cpp:433 VARIABLE add_ln433_61 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln433_30_fu_24957_p2 SOURCE src/align/align.cpp:433 VARIABLE add_ln433_30 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln433_62_fu_24980_p2 SOURCE src/align/align.cpp:433 VARIABLE add_ln433_62 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME pe_col_offsets_31_fu_30735_p2 SOURCE src/align/align.cpp:444 VARIABLE pe_col_offsets_31 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME pe_col_offsets_32_fu_30831_p2 SOURCE src/align/align.cpp:444 VARIABLE pe_col_offsets_32 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME pe_col_offsets_33_fu_30837_p2 SOURCE src/align/align.cpp:444 VARIABLE pe_col_offsets_33 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME pe_col_offsets_34_fu_30843_p2 SOURCE src/align/align.cpp:444 VARIABLE pe_col_offsets_34 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME pe_col_offsets_35_fu_30849_p2 SOURCE src/align/align.cpp:444 VARIABLE pe_col_offsets_35 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME pe_col_offsets_36_fu_30855_p2 SOURCE src/align/align.cpp:444 VARIABLE pe_col_offsets_36 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME pe_col_offsets_37_fu_30861_p2 SOURCE src/align/align.cpp:444 VARIABLE pe_col_offsets_37 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME pe_col_offsets_38_fu_30867_p2 SOURCE src/align/align.cpp:444 VARIABLE pe_col_offsets_38 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME pe_col_offsets_39_fu_30873_p2 SOURCE src/align/align.cpp:444 VARIABLE pe_col_offsets_39 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME pe_col_offsets_40_fu_30879_p2 SOURCE src/align/align.cpp:444 VARIABLE pe_col_offsets_40 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME pe_col_offsets_41_fu_30885_p2 SOURCE src/align/align.cpp:444 VARIABLE pe_col_offsets_41 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME pe_col_offsets_42_fu_30891_p2 SOURCE src/align/align.cpp:444 VARIABLE pe_col_offsets_42 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME pe_col_offsets_43_fu_30897_p2 SOURCE src/align/align.cpp:444 VARIABLE pe_col_offsets_43 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME pe_col_offsets_44_fu_30903_p2 SOURCE src/align/align.cpp:444 VARIABLE pe_col_offsets_44 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME pe_col_offsets_45_fu_30909_p2 SOURCE src/align/align.cpp:444 VARIABLE pe_col_offsets_45 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME pe_col_offsets_46_fu_30915_p2 SOURCE src/align/align.cpp:444 VARIABLE pe_col_offsets_46 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME pe_col_offsets_47_fu_30921_p2 SOURCE src/align/align.cpp:444 VARIABLE pe_col_offsets_47 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME pe_col_offsets_48_fu_30927_p2 SOURCE src/align/align.cpp:444 VARIABLE pe_col_offsets_48 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME pe_col_offsets_49_fu_30933_p2 SOURCE src/align/align.cpp:444 VARIABLE pe_col_offsets_49 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME pe_col_offsets_50_fu_30939_p2 SOURCE src/align/align.cpp:444 VARIABLE pe_col_offsets_50 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME pe_col_offsets_51_fu_30945_p2 SOURCE src/align/align.cpp:444 VARIABLE pe_col_offsets_51 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME pe_col_offsets_52_fu_30951_p2 SOURCE src/align/align.cpp:444 VARIABLE pe_col_offsets_52 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME pe_col_offsets_53_fu_30957_p2 SOURCE src/align/align.cpp:444 VARIABLE pe_col_offsets_53 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME pe_col_offsets_54_fu_30963_p2 SOURCE src/align/align.cpp:444 VARIABLE pe_col_offsets_54 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME pe_col_offsets_55_fu_30969_p2 SOURCE src/align/align.cpp:444 VARIABLE pe_col_offsets_55 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME pe_col_offsets_56_fu_30975_p2 SOURCE src/align/align.cpp:444 VARIABLE pe_col_offsets_56 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME pe_col_offsets_57_fu_30981_p2 SOURCE src/align/align.cpp:444 VARIABLE pe_col_offsets_57 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME pe_col_offsets_58_fu_30987_p2 SOURCE src/align/align.cpp:444 VARIABLE pe_col_offsets_58 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME pe_col_offsets_59_fu_30993_p2 SOURCE src/align/align.cpp:444 VARIABLE pe_col_offsets_59 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME pe_col_offsets_60_fu_30999_p2 SOURCE src/align/align.cpp:444 VARIABLE pe_col_offsets_60 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME pe_col_offsets_61_fu_31005_p2 SOURCE src/align/align.cpp:444 VARIABLE pe_col_offsets_61 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME pe_col_offsets_62_fu_25038_p2 SOURCE src/align/align.cpp:444 VARIABLE pe_col_offsets_62 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} ChunkCompute {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_fu_2060_p2 SOURCE {} VARIABLE sub LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} AlignStatic_Pipeline_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_n_2_fu_128_p2 SOURCE /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:212 VARIABLE p_n_2 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} AlignStatic_Pipeline_VITIS_LOOP_463_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln463_fu_900_p2 SOURCE src/align/align.cpp:463 VARIABLE add_ln463 LOOP VITIS_LOOP_463_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME local_max_pe_U SOURCE {} VARIABLE local_max_pe LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 0 URAM 0}} Traceback_Pipeline_traceback_loop {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln26_fu_727_p2 SOURCE src/traceback.cpp:26 VARIABLE add_ln26 LOOP traceback_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln29_fu_783_p2 SOURCE src/traceback.cpp:29 VARIABLE add_ln29 LOOP traceback_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_669_p2 SOURCE src/traceback.cpp:30 VARIABLE add_ln30 LOOP traceback_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_1_fu_829_p2 SOURCE src/traceback.cpp:30 VARIABLE add_ln30_1 LOOP traceback_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME row_5_fu_1037_p2 SOURCE src/frontend.cpp:184 VARIABLE row_5 LOOP traceback_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_5_fu_1042_p2 SOURCE src/frontend.cpp:196 VARIABLE col_5 LOOP traceback_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_669_p2 SOURCE src/traceback.cpp:34 VARIABLE add_ln34 LOOP traceback_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_1_fu_858_p2 SOURCE src/traceback.cpp:34 VARIABLE add_ln34_1 LOOP traceback_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Traceback {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_fu_654_p2 SOURCE src/traceback.cpp:23 VARIABLE add_ln23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} AlignStatic {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME init_col_score_U SOURCE {} VARIABLE init_col_score LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME init_row_score_U SOURCE {} VARIABLE init_row_score LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tbp_matrix_U SOURCE src/align/align.cpp:537 VARIABLE tbp_matrix LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tbp_matrix_1_U SOURCE src/align/align.cpp:537 VARIABLE tbp_matrix_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tbp_matrix_2_U SOURCE src/align/align.cpp:537 VARIABLE tbp_matrix_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tbp_matrix_3_U SOURCE src/align/align.cpp:537 VARIABLE tbp_matrix_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tbp_matrix_4_U SOURCE src/align/align.cpp:537 VARIABLE tbp_matrix_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tbp_matrix_5_U SOURCE src/align/align.cpp:537 VARIABLE tbp_matrix_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tbp_matrix_6_U SOURCE src/align/align.cpp:537 VARIABLE tbp_matrix_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tbp_matrix_7_U SOURCE src/align/align.cpp:537 VARIABLE tbp_matrix_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tbp_matrix_8_U SOURCE src/align/align.cpp:537 VARIABLE tbp_matrix_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tbp_matrix_9_U SOURCE src/align/align.cpp:537 VARIABLE tbp_matrix_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tbp_matrix_10_U SOURCE src/align/align.cpp:537 VARIABLE tbp_matrix_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tbp_matrix_11_U SOURCE src/align/align.cpp:537 VARIABLE tbp_matrix_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tbp_matrix_12_U SOURCE src/align/align.cpp:537 VARIABLE tbp_matrix_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tbp_matrix_13_U SOURCE src/align/align.cpp:537 VARIABLE tbp_matrix_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tbp_matrix_14_U SOURCE src/align/align.cpp:537 VARIABLE tbp_matrix_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tbp_matrix_15_U SOURCE src/align/align.cpp:537 VARIABLE tbp_matrix_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tbp_matrix_16_U SOURCE src/align/align.cpp:537 VARIABLE tbp_matrix_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tbp_matrix_17_U SOURCE src/align/align.cpp:537 VARIABLE tbp_matrix_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tbp_matrix_18_U SOURCE src/align/align.cpp:537 VARIABLE tbp_matrix_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tbp_matrix_19_U SOURCE src/align/align.cpp:537 VARIABLE tbp_matrix_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tbp_matrix_20_U SOURCE src/align/align.cpp:537 VARIABLE tbp_matrix_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tbp_matrix_21_U SOURCE src/align/align.cpp:537 VARIABLE tbp_matrix_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tbp_matrix_22_U SOURCE src/align/align.cpp:537 VARIABLE tbp_matrix_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tbp_matrix_23_U SOURCE src/align/align.cpp:537 VARIABLE tbp_matrix_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tbp_matrix_24_U SOURCE src/align/align.cpp:537 VARIABLE tbp_matrix_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tbp_matrix_25_U SOURCE src/align/align.cpp:537 VARIABLE tbp_matrix_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tbp_matrix_26_U SOURCE src/align/align.cpp:537 VARIABLE tbp_matrix_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tbp_matrix_27_U SOURCE src/align/align.cpp:537 VARIABLE tbp_matrix_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tbp_matrix_28_U SOURCE src/align/align.cpp:537 VARIABLE tbp_matrix_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tbp_matrix_29_U SOURCE src/align/align.cpp:537 VARIABLE tbp_matrix_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tbp_matrix_30_U SOURCE src/align/align.cpp:537 VARIABLE tbp_matrix_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tbp_matrix_31_U SOURCE src/align/align.cpp:537 VARIABLE tbp_matrix_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME local_init_col_score_U SOURCE src/align/align.cpp:552 VARIABLE local_init_col_score LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME local_init_col_score_1_U SOURCE src/align/align.cpp:552 VARIABLE local_init_col_score_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME local_init_col_score_2_U SOURCE src/align/align.cpp:552 VARIABLE local_init_col_score_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME preserved_row_buffer_U SOURCE src/align/align.cpp:554 VARIABLE preserved_row_buffer LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME preserved_row_buffer_3_U SOURCE src/align/align.cpp:554 VARIABLE preserved_row_buffer_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME preserved_row_buffer_4_U SOURCE src/align/align.cpp:554 VARIABLE preserved_row_buffer_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln561_fu_2657_p2 SOURCE src/align/align.cpp:561 VARIABLE sub_ln561 LOOP VITIS_LOOP_559_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln559_fu_2662_p2 SOURCE src/align/align.cpp:559 VARIABLE add_ln559 LOOP VITIS_LOOP_559_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln605_fu_3692_p2 SOURCE src/align/align.cpp:605 VARIABLE add_ln605 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 41 URAM 0}} ArrSet_vector_ap_fixed_16_11_5_3_0_3ul_256_1 {AREA {DSP 0 BRAM 0 URAM 0}} ArrSet_vector_ap_fixed_16_11_5_3_0_3ul_256_s {AREA {DSP 0 BRAM 0 URAM 0}} seq_align_multiple_static {AREA {DSP 0 BRAM 47 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0.1 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 60.25 seconds. CPU system time: 0.09 seconds. Elapsed time: 60.35 seconds; current allocated memory: 2.664 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for seq_align_multiple_static.
INFO: [VLOG 209-307] Generating Verilog RTL for seq_align_multiple_static.
Execute         syn_report -model seq_align_multiple_static -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 191.19 MHz
Command       autosyn done; 331.26 sec.
Command     csynth_design done; 421.2 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 404.7 seconds. CPU system time: 9.85 seconds. Elapsed time: 421.2 seconds; current allocated memory: 1.600 GB.
Command   ap_source done; 425.9 sec.
Execute   open_solution -flow_target vitis solution1 
INFO: [HLS 200-1510] Running: open_solution -flow_target vitis solution1 
Execute     cleanup_all 
Command     cleanup_all done; 0.65 sec.
Execute     cleanup_all 
INFO-FLOW: Workspace /home/AD.UCSD.EDU/jsliang/DP-HLS/BasicKernel/solution1 opened at Thu Oct 26 16:53:23 PDT 2023
Execute     ap_set_clock -name default -period 4 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute     set_part xczu7ev-ffvc1156-2-i 
Execute       create_platform xczu7ev-ffvc1156-2-i -board  
Execute       source /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.11 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-i -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.17 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute     config_interface -m_axi_latency=64 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute     config_interface -m_axi_alignment_byte_size=64 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute     config_interface -m_axi_max_widen_bitwidth=512 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -default_interface=kernel 
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
Execute     config_interface -default_interface=kernel 
Execute     send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute     config_rtl -register_reset_num=3 
Command   open_solution done; 0.98 sec.
