// Seed: 1581081139
module module_0;
  assign id_1[1] = 1;
  module_0(
      .id_0(1), .id_1(1)
  );
  assign module_2.type_4 = 0;
  wire id_2;
  wire id_3 = id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  supply1 id_5;
  assign id_4 = 1;
  assign id_4 = id_5;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output supply0 id_0,
    input wand id_1,
    output wire id_2,
    output supply0 id_3,
    output tri1 id_4,
    inout uwire id_5,
    input tri0 id_6,
    input supply1 id_7,
    input uwire id_8,
    input wand id_9,
    input wor id_10,
    output tri0 id_11,
    input wand id_12
    , id_16,
    input wire id_13,
    input uwire id_14,
    wire id_17
);
  id_18(
      .id_0(1), .id_1(1), .id_2(id_5), .id_3(id_8)
  );
  wire id_19;
  module_0 modCall_1 ();
endmodule
