{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1640620739969 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1640620739969 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "mediKitVerilog EPM1270T144C5 " "Selected device EPM1270T144C5 for design \"mediKitVerilog\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1640620739972 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1640620740015 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1640620740015 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1640620740063 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1640620740072 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144C5 " "Device EPM570T144C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1640620740394 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144I5 " "Device EPM570T144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1640620740394 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144A5 " "Device EPM570T144A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1640620740394 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144I5 " "Device EPM1270T144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1640620740394 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144A5 " "Device EPM1270T144A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1640620740394 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1640620740394 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "147 " "The Timing Analyzer is analyzing 147 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1640620740472 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "mediKitVerilog.sdc " "Synopsys Design Constraints File file not found: 'mediKitVerilog.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1640620740473 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1640620740473 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst23\|clktmp~0\|combout " "Node \"b2v_inst23\|clktmp~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740478 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst23\|clktmp~0\|datac " "Node \"b2v_inst23\|clktmp~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740478 ""}  } { { "freqdiv_1000.v" "" { Text "D:/works/FPGA/mediKitVerilog/freqdiv_1000.v" 24 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1640620740478 ""}
{ "Warning" "WSTA_SCC_LOOP" "61 " "Found combinational loop of 61 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst23\|Equal0~2\|combout " "Node \"b2v_inst23\|Equal0~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740479 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst23\|Add0~36\|datab " "Node \"b2v_inst23\|Add0~36\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740479 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst23\|Add0~36\|cout " "Node \"b2v_inst23\|Add0~36\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740479 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst23\|Add0~6\|cin " "Node \"b2v_inst23\|Add0~6\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740479 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst23\|Add0~6\|combout " "Node \"b2v_inst23\|Add0~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740479 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst23\|tmp\[8\]~11\|dataa " "Node \"b2v_inst23\|tmp\[8\]~11\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740479 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst23\|tmp\[8\]~11\|combout " "Node \"b2v_inst23\|tmp\[8\]~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740479 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst23\|Add0~6\|dataa " "Node \"b2v_inst23\|Add0~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740479 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst23\|Equal0~2\|datac " "Node \"b2v_inst23\|Equal0~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740479 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst23\|Add0~36\|combout " "Node \"b2v_inst23\|Add0~36\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740479 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst23\|Equal0~1\|datad " "Node \"b2v_inst23\|Equal0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740479 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst23\|Equal0~1\|combout " "Node \"b2v_inst23\|Equal0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740479 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst23\|Equal0~2\|datad " "Node \"b2v_inst23\|Equal0~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740479 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst23\|Add0~36\|dataa " "Node \"b2v_inst23\|Add0~36\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740479 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst23\|Add0~31\|dataa " "Node \"b2v_inst23\|Add0~31\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740479 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst23\|Add0~31\|cout " "Node \"b2v_inst23\|Add0~31\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740479 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst23\|Add0~36\|cin " "Node \"b2v_inst23\|Add0~36\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740479 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst23\|Add0~31\|combout " "Node \"b2v_inst23\|Add0~31\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740479 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst23\|Equal0~1\|datac " "Node \"b2v_inst23\|Equal0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740479 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst23\|Add0~31\|datab " "Node \"b2v_inst23\|Add0~31\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740479 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst23\|Add0~26\|dataa " "Node \"b2v_inst23\|Add0~26\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740479 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst23\|Add0~26\|cout " "Node \"b2v_inst23\|Add0~26\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740479 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst23\|Add0~31\|cin " "Node \"b2v_inst23\|Add0~31\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740479 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst23\|Add0~26\|combout " "Node \"b2v_inst23\|Add0~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740479 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst23\|Equal0~1\|datab " "Node \"b2v_inst23\|Equal0~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740479 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst23\|Add0~26\|datab " "Node \"b2v_inst23\|Add0~26\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740479 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst23\|Equal0~0\|datab " "Node \"b2v_inst23\|Equal0~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740479 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst23\|Equal0~0\|combout " "Node \"b2v_inst23\|Equal0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740479 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst23\|Equal0~1\|dataa " "Node \"b2v_inst23\|Equal0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740479 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst23\|Add0~21\|dataa " "Node \"b2v_inst23\|Add0~21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740479 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst23\|Add0~21\|cout " "Node \"b2v_inst23\|Add0~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740479 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst23\|Add0~11\|cin " "Node \"b2v_inst23\|Add0~11\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740479 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst23\|Add0~11\|cout " "Node \"b2v_inst23\|Add0~11\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740479 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst23\|Add0~26\|cin " "Node \"b2v_inst23\|Add0~26\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740479 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst23\|Add0~11\|combout " "Node \"b2v_inst23\|Add0~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740479 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst23\|Equal0~0\|dataa " "Node \"b2v_inst23\|Equal0~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740479 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst23\|Add0~11\|datab " "Node \"b2v_inst23\|Add0~11\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740479 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst23\|Add0~21\|combout " "Node \"b2v_inst23\|Add0~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740479 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst23\|Equal0~0\|datad " "Node \"b2v_inst23\|Equal0~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740479 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst23\|Add0~21\|datab " "Node \"b2v_inst23\|Add0~21\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740479 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst23\|Add0~16\|dataa " "Node \"b2v_inst23\|Add0~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740479 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst23\|Add0~16\|cout " "Node \"b2v_inst23\|Add0~16\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740479 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst23\|Add0~21\|cin " "Node \"b2v_inst23\|Add0~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740479 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst23\|Add0~16\|combout " "Node \"b2v_inst23\|Add0~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740479 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst23\|Equal0~0\|datac " "Node \"b2v_inst23\|Equal0~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740479 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst23\|Add0~16\|datab " "Node \"b2v_inst23\|Add0~16\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740479 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst23\|Add0~11\|dataa " "Node \"b2v_inst23\|Add0~11\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740479 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst23\|tmp\[8\]~11\|datad " "Node \"b2v_inst23\|tmp\[8\]~11\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740479 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst23\|tmp\[0\]~10\|datad " "Node \"b2v_inst23\|tmp\[0\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740479 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst23\|tmp\[0\]~10\|combout " "Node \"b2v_inst23\|tmp\[0\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740479 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst23\|tmp\[0\]~10\|dataa " "Node \"b2v_inst23\|tmp\[0\]~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740479 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst23\|Equal0~2\|datab " "Node \"b2v_inst23\|Equal0~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740479 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst23\|Add0~1\|dataa " "Node \"b2v_inst23\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740479 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst23\|Add0~1\|cout " "Node \"b2v_inst23\|Add0~1\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740479 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst23\|Add0~16\|cin " "Node \"b2v_inst23\|Add0~16\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740479 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst23\|Add0~1\|combout " "Node \"b2v_inst23\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740479 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst23\|tmp\[1\]~9\|dataa " "Node \"b2v_inst23\|tmp\[1\]~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740479 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst23\|tmp\[1\]~9\|combout " "Node \"b2v_inst23\|tmp\[1\]~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740479 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst23\|Equal0~2\|dataa " "Node \"b2v_inst23\|Equal0~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740479 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst23\|Add0~1\|datab " "Node \"b2v_inst23\|Add0~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740479 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst23\|tmp\[1\]~9\|datad " "Node \"b2v_inst23\|tmp\[1\]~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740479 ""}  } { { "freqdiv_1000.v" "" { Text "D:/works/FPGA/mediKitVerilog/freqdiv_1000.v" 27 -1 0 } } { "freqdiv_1000.v" "" { Text "D:/works/FPGA/mediKitVerilog/freqdiv_1000.v" 33 -1 0 } } { "freqdiv_1000.v" "" { Text "D:/works/FPGA/mediKitVerilog/freqdiv_1000.v" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1640620740479 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst34\|Add0~0\|combout " "Node \"b2v_inst34\|Add0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740480 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst34\|Add0~0\|datac " "Node \"b2v_inst34\|Add0~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740480 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 82 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1640620740480 ""}
{ "Warning" "WSTA_SCC_LOOP" "26 " "Found combinational loop of 26 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst14\|cnt_b0\[0\]~3\|combout " "Node \"b2v_inst14\|cnt_b0\[0\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740481 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst14\|Add0~3\|dataa " "Node \"b2v_inst14\|Add0~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740481 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst14\|Add0~3\|combout " "Node \"b2v_inst14\|Add0~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740481 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst14\|Add0~3\|datad " "Node \"b2v_inst14\|Add0~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740481 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst14\|Add0~2\|datac " "Node \"b2v_inst14\|Add0~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740481 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst14\|Add0~2\|combout " "Node \"b2v_inst14\|Add0~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740481 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst14\|Add0~2\|dataa " "Node \"b2v_inst14\|Add0~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740481 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst14\|cnt_b0\[3\]~4\|datab " "Node \"b2v_inst14\|cnt_b0\[3\]~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740481 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst14\|cnt_b0\[3\]~4\|combout " "Node \"b2v_inst14\|cnt_b0\[3\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740481 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst14\|cnt_b0\[3\]~4\|dataa " "Node \"b2v_inst14\|cnt_b0\[3\]~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740481 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst14\|Equal0~1\|dataa " "Node \"b2v_inst14\|Equal0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740481 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst14\|Equal0~1\|combout " "Node \"b2v_inst14\|Equal0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740481 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst14\|cnt_b0\[3\]~4\|datad " "Node \"b2v_inst14\|cnt_b0\[3\]~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740481 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst14\|Add0~2\|datad " "Node \"b2v_inst14\|Add0~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740481 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst14\|Add0~3\|datab " "Node \"b2v_inst14\|Add0~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740481 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst14\|Equal0~1\|datad " "Node \"b2v_inst14\|Equal0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740481 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst14\|Equal0~0\|datad " "Node \"b2v_inst14\|Equal0~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740481 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst14\|Equal0~0\|combout " "Node \"b2v_inst14\|Equal0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740481 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst14\|cnt_b0\[3\]~4\|datac " "Node \"b2v_inst14\|cnt_b0\[3\]~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740481 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst14\|Equal0~1\|datac " "Node \"b2v_inst14\|Equal0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740481 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst14\|cnt_b0\[0\]~3\|datab " "Node \"b2v_inst14\|cnt_b0\[0\]~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740481 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst14\|Equal0~1\|datab " "Node \"b2v_inst14\|Equal0~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740481 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst14\|Equal0~0\|datab " "Node \"b2v_inst14\|Equal0~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740481 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst14\|Add0~2\|datab " "Node \"b2v_inst14\|Add0~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740481 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst14\|Equal0~0\|dataa " "Node \"b2v_inst14\|Equal0~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740481 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst14\|cnt_b0\[0\]~3\|dataa " "Node \"b2v_inst14\|cnt_b0\[0\]~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740481 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 45 -1 0 } } { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 76 -1 0 } } { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 73 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1640620740481 ""}
{ "Warning" "WSTA_SCC_LOOP" "46 " "Found combinational loop of 46 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst35\|Add0~17\|combout " "Node \"b2v_inst35\|Add0~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740482 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst35\|Equal0~0\|datad " "Node \"b2v_inst35\|Equal0~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740482 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst35\|Equal0~0\|combout " "Node \"b2v_inst35\|Equal0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740482 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst35\|Equal0~1\|datac " "Node \"b2v_inst35\|Equal0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740482 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst35\|Equal0~1\|combout " "Node \"b2v_inst35\|Equal0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740482 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst35\|Equal0~0\|datab " "Node \"b2v_inst35\|Equal0~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740482 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst35\|xhdl0.cnt\[3\]~8\|datad " "Node \"b2v_inst35\|xhdl0.cnt\[3\]~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740482 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst35\|xhdl0.cnt\[3\]~8\|combout " "Node \"b2v_inst35\|xhdl0.cnt\[3\]~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740482 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst35\|Equal0~1\|datad " "Node \"b2v_inst35\|Equal0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740482 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst35\|Add0~22\|dataa " "Node \"b2v_inst35\|Add0~22\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740482 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst35\|Add0~22\|cout " "Node \"b2v_inst35\|Add0~22\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740482 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst35\|Add0~17\|cin " "Node \"b2v_inst35\|Add0~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740482 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst35\|Add0~17\|cout " "Node \"b2v_inst35\|Add0~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740482 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst35\|Add0~2\|cin " "Node \"b2v_inst35\|Add0~2\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740482 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst35\|Add0~2\|combout " "Node \"b2v_inst35\|Add0~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740482 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst35\|xhdl0.cnt\[5\]~5\|dataa " "Node \"b2v_inst35\|xhdl0.cnt\[5\]~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740482 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst35\|xhdl0.cnt\[5\]~5\|combout " "Node \"b2v_inst35\|xhdl0.cnt\[5\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740482 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst35\|Equal0~1\|dataa " "Node \"b2v_inst35\|Equal0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740482 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst35\|Add0~2\|dataa " "Node \"b2v_inst35\|Add0~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740482 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst35\|Add0~22\|combout " "Node \"b2v_inst35\|Add0~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740482 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst35\|xhdl0.cnt\[3\]~8\|dataa " "Node \"b2v_inst35\|xhdl0.cnt\[3\]~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740482 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst35\|Add0~22\|datab " "Node \"b2v_inst35\|Add0~22\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740482 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst35\|xhdl0.cnt\[4\]~7\|datad " "Node \"b2v_inst35\|xhdl0.cnt\[4\]~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740482 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst35\|xhdl0.cnt\[4\]~7\|combout " "Node \"b2v_inst35\|xhdl0.cnt\[4\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740482 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst35\|Add0~17\|dataa " "Node \"b2v_inst35\|Add0~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740482 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst35\|Add0~12\|datab " "Node \"b2v_inst35\|Add0~12\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740482 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst35\|Add0~12\|cout " "Node \"b2v_inst35\|Add0~12\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740482 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst35\|Add0~22\|cin " "Node \"b2v_inst35\|Add0~22\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740482 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst35\|Add0~12\|combout " "Node \"b2v_inst35\|Add0~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740482 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst35\|Equal0~0\|dataa " "Node \"b2v_inst35\|Equal0~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740482 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst35\|Add0~12\|dataa " "Node \"b2v_inst35\|Add0~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740482 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst35\|Mux2~16\|datad " "Node \"b2v_inst35\|Mux2~16\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740482 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst35\|Mux2~16\|combout " "Node \"b2v_inst35\|Mux2~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740482 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst35\|Add0~7\|dataa " "Node \"b2v_inst35\|Add0~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740482 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst35\|Add0~7\|cout " "Node \"b2v_inst35\|Add0~7\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740482 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst35\|Add0~12\|cin " "Node \"b2v_inst35\|Add0~12\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740482 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst35\|Add0~7\|combout " "Node \"b2v_inst35\|Add0~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740482 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst35\|Mux2~16\|dataa " "Node \"b2v_inst35\|Mux2~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740482 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst35\|Equal0~1\|datab " "Node \"b2v_inst35\|Equal0~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740482 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst35\|xhdl0.cnt\[0\]~6\|datad " "Node \"b2v_inst35\|xhdl0.cnt\[0\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740482 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst35\|xhdl0.cnt\[0\]~6\|combout " "Node \"b2v_inst35\|xhdl0.cnt\[0\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740482 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst35\|Equal0~0\|datac " "Node \"b2v_inst35\|Equal0~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740482 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst35\|Add0~7\|datab " "Node \"b2v_inst35\|Add0~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740482 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst35\|xhdl0.cnt\[0\]~6\|dataa " "Node \"b2v_inst35\|xhdl0.cnt\[0\]~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740482 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst35\|xhdl0.cnt\[5\]~5\|datad " "Node \"b2v_inst35\|xhdl0.cnt\[5\]~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740482 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst35\|xhdl0.cnt\[4\]~7\|dataa " "Node \"b2v_inst35\|xhdl0.cnt\[4\]~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740482 ""}  } { { "lcd1602driver.v" "" { Text "D:/works/FPGA/mediKitVerilog/lcd1602driver.v" 66 -1 0 } } { "lcd1602driver.v" "" { Text "D:/works/FPGA/mediKitVerilog/lcd1602driver.v" 63 -1 0 } } { "lcd1602driver.v" "" { Text "D:/works/FPGA/mediKitVerilog/lcd1602driver.v" 59 -1 0 } } { "lcd1602driver.v" "" { Text "D:/works/FPGA/mediKitVerilog/lcd1602driver.v" 69 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1640620740482 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst30\|Add0~4\|combout " "Node \"b2v_inst30\|Add0~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740483 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst30\|Add0~4\|datac " "Node \"b2v_inst30\|Add0~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740483 ""}  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 43 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1640620740483 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst30\|Add0~3\|combout " "Node \"b2v_inst30\|Add0~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740483 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst30\|Add0~3\|datac " "Node \"b2v_inst30\|Add0~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640620740483 ""}  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 43 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1640620740483 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "main:b2v_inst14\|cur_state.0000_3092 main:b2v_inst14\|cur_state.0000_3092 " "Clock target main:b2v_inst14\|cur_state.0000_3092 of clock main:b2v_inst14\|cur_state.0000_3092 is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Fitter" 0 -1 1640620740484 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1640620740488 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1640620740488 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1640620740488 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1640620740488 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000        clock " "   1.000        clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1640620740488 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000   key_row\[0\] " "   1.000   key_row\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1640620740488 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 main:b2v_inst14\|cur_state.0000_3092 " "   1.000 main:b2v_inst14\|cur_state.0000_3092" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1640620740488 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 main:b2v_inst14\|cur_state.0110_2858 " "   1.000 main:b2v_inst14\|cur_state.0110_2858" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1640620740488 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1640620740488 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1640620740503 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1640620740524 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1640620740534 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "numKeyAndSegDriver:b2v_inst34\|pre.10000~0 Global clock " "Automatically promoted some destinations of signal \"numKeyAndSegDriver:b2v_inst34\|pre.10000~0\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "numKeyAndSegDriver:b2v_inst34\|seg_temp5\[0\]~0 " "Destination \"numKeyAndSegDriver:b2v_inst34\|seg_temp5\[0\]~0\" may be non-global or may not use global clock" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 536 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1640620740550 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "numKeyAndSegDriver:b2v_inst34\|seg_temp1\[0\]~0 " "Destination \"numKeyAndSegDriver:b2v_inst34\|seg_temp1\[0\]~0\" may be non-global or may not use global clock" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 536 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1640620740550 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "numKeyAndSegDriver:b2v_inst34\|seg_temp6\[0\]~0 " "Destination \"numKeyAndSegDriver:b2v_inst34\|seg_temp6\[0\]~0\" may be non-global or may not use global clock" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 536 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1640620740550 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "numKeyAndSegDriver:b2v_inst34\|seg_temp2\[0\]~0 " "Destination \"numKeyAndSegDriver:b2v_inst34\|seg_temp2\[0\]~0\" may be non-global or may not use global clock" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 536 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1640620740550 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 37 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1640620740550 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "numKeyAndSegDriver:b2v_inst34\|Mux68~0 Global clock " "Automatically promoted some destinations of signal \"numKeyAndSegDriver:b2v_inst34\|Mux68~0\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "numKeyAndSegDriver:b2v_inst34\|C.00000_5854 " "Destination \"numKeyAndSegDriver:b2v_inst34\|C.00000_5854\" may be non-global or may not use global clock" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 89 0 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1640620740550 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 137 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1640620740550 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "LCD1602driver:b2v_inst35\|WideOr0~23 Global clock " "Automatically promoted signal \"LCD1602driver:b2v_inst35\|WideOr0~23\" to use Global clock" {  } { { "lcd1602driver.v" "" { Text "D:/works/FPGA/mediKitVerilog/lcd1602driver.v" 69 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1640620740550 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "numKeyAndSegDriver:b2v_inst34\|always3~4 Global clock " "Automatically promoted some destinations of signal \"numKeyAndSegDriver:b2v_inst34\|always3~4\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "numKeyAndSegDriver:b2v_inst34\|seg_tempnb\[0\]~2 " "Destination \"numKeyAndSegDriver:b2v_inst34\|seg_tempnb\[0\]~2\" may be non-global or may not use global clock" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 252 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1640620740550 ""}  } { { "temporary_test_loc" "" { Generic "D:/works/FPGA/mediKitVerilog/" { { 0 { 0 ""} 0 7038 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1640620740550 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1640620740550 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1640620740553 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1640620740593 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1640620740636 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1640620740637 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1640620740637 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1640620740637 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1640620740678 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1640620740681 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1640620740815 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1640620741240 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1640620741253 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1640620743873 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1640620743874 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1640620743952 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "1e+03 ns 15.8% " "1e+03 ns of routing delay (approximately 15.8% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1640620744476 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "29 " "Router estimated average interconnect usage is 29% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "33 X0_Y0 X8_Y11 " "Router estimated peak interconnect usage is 33% of the available device resources in the region that extends from location X0_Y0 to location X8_Y11" {  } { { "loc" "" { Generic "D:/works/FPGA/mediKitVerilog/" { { 1 { 0 "Router estimated peak interconnect usage is 33% of the available device resources in the region that extends from location X0_Y0 to location X8_Y11"} { { 12 { 0 ""} 0 0 9 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1640620744604 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1640620744604 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1640620746269 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1640620746269 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1640620746270 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.60 " "Total time spent on timing analysis during the Fitter is 1.60 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1640620746288 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1640620746298 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1640620746353 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/works/FPGA/mediKitVerilog/output_files/mediKitVerilog.fit.smsg " "Generated suppressed messages file D:/works/FPGA/mediKitVerilog/output_files/mediKitVerilog.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1640620746409 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 154 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 154 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5767 " "Peak virtual memory: 5767 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1640620746448 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 27 23:59:06 2021 " "Processing ended: Mon Dec 27 23:59:06 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1640620746448 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1640620746448 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1640620746448 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1640620746448 ""}
