

================================================================
== Vivado HLS Report for 'rms_norm_16_s'
================================================================
* Date:           Thu Nov 28 07:55:39 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        attention.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.731 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      101|      101| 1.010 us | 1.010 us |  101|  101|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------+--------------------+---------+---------+----------+----------+-----+-----+----------+
        |                               |                    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |            Instance           |       Module       |   min   |   max   |    min   |    max   | min | max |   Type   |
        +-------------------------------+--------------------+---------+---------+----------+----------+-----+-----+----------+
        |grp_sqrt_fixed_42_26_s_fu_139  |sqrt_fixed_42_26_s  |       17|       17| 0.170 us | 0.170 us |    1|    1| function |
        +-------------------------------+--------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- RMS_NORM_LOOP_1  |       18|       18|         4|          1|          1|    16|    yes   |
        |- RMS_NORM_LOOP_2  |       23|       23|         9|          1|          1|    16|    yes   |
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      9|       0|    309|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        2|      7|    3976|   7688|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    343|    -|
|Register         |        0|      -|     669|     96|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|     16|    4645|   8436|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      7|       4|     15|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------+----------------------+---------+-------+------+------+-----+
    |            Instance           |        Module        | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +-------------------------------+----------------------+---------+-------+------+------+-----+
    |dut_mul_72s_40s_7cud_U3        |dut_mul_72s_40s_7cud  |        0|      7|   441|   256|    0|
    |dut_udiv_33s_29nsbkb_U2        |dut_udiv_33s_29nsbkb  |        0|      0|   406|   247|    0|
    |grp_sqrt_fixed_42_26_s_fu_139  |sqrt_fixed_42_26_s    |        2|      0|  3129|  7185|    0|
    +-------------------------------+----------------------+---------+-------+------+------+-----+
    |Total                          |                      |        2|      7|  3976|  7688|    0|
    +-------------------------------+----------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1118_fu_288_p2     |     *    |      4|  0|  29|          40|          33|
    |mul_ln1192_fu_169_p2     |     *    |      5|  0|  29|          40|          40|
    |i_1_fu_273_p2            |     +    |      0|  0|  15|           5|           1|
    |i_fu_154_p2              |     +    |      0|  0|  15|           5|           1|
    |ret_V_fu_183_p2          |     +    |      0|  0|  63|          56|          56|
    |sub_ln1148_1_fu_226_p2   |     -    |      0|  0|  44|           1|          37|
    |sub_ln1148_fu_206_p2     |     -    |      0|  0|  47|           1|          40|
    |icmp_ln88_fu_148_p2      |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln93_fu_267_p2      |   icmp   |      0|  0|  11|           5|           6|
    |select_ln1148_fu_246_p3  |  select  |      0|  0|  37|           1|          37|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1  |    xor   |      0|  0|   2|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      9|  0| 309|         165|         263|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+-----+-----------+-----+-----------+
    |           Name          | LUT | Input Size| Bits| Total Bits|
    +-------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                |  265|         62|    1|         62|
    |ap_enable_reg_pp0_iter1  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3  |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1  |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter8  |    9|          2|    1|          2|
    |i1_0_reg_128             |    9|          2|    5|         10|
    |i_0_reg_117              |    9|          2|    5|         10|
    |input_0_V_address0       |   15|          3|    4|         12|
    |p_Val2_s_reg_105         |    9|          2|   40|         80|
    +-------------------------+-----+-----------+-----+-----------+
    |Total                    |  343|         79|   59|        182|
    +-------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |agg_result_V_i_reg_341    |  29|   0|   29|          0|
    |ap_CS_fsm                 |  61|   0|   61|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter5   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter6   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter7   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter8   |   1|   0|    1|          0|
    |i1_0_reg_128              |   5|   0|    5|          0|
    |i_0_reg_117               |   5|   0|    5|          0|
    |icmp_ln88_reg_312         |   1|   0|    1|          0|
    |icmp_ln93_reg_356         |   1|   0|    1|          0|
    |input_0_V_addr_1_reg_370  |   4|   0|    4|          0|
    |mul_ln1118_reg_381        |  72|   0|   72|          0|
    |mul_ln1192_reg_326        |  56|   0|   56|          0|
    |p_Val2_s_reg_105          |  40|   0|   40|          0|
    |reg_144                   |  40|   0|   40|          0|
    |select_ln1148_reg_336     |  37|   0|   37|          0|
    |trunc_ln5_reg_391         |  40|   0|   40|          0|
    |weight_V_load_reg_376     |  40|   0|   40|          0|
    |zext_ln1118_reg_351       |  33|   0|   72|         39|
    |icmp_ln88_reg_312         |  64|  32|    1|          0|
    |icmp_ln93_reg_356         |  64|  32|    1|          0|
    |input_0_V_addr_1_reg_370  |  64|  32|    4|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 669|  96|  522|         39|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs | rms_norm<16> | return value |
|ap_rst              |  in |    1| ap_ctrl_hs | rms_norm<16> | return value |
|ap_start            |  in |    1| ap_ctrl_hs | rms_norm<16> | return value |
|ap_done             | out |    1| ap_ctrl_hs | rms_norm<16> | return value |
|ap_idle             | out |    1| ap_ctrl_hs | rms_norm<16> | return value |
|ap_ready            | out |    1| ap_ctrl_hs | rms_norm<16> | return value |
|input_0_V_address0  | out |    4|  ap_memory |   input_0_V  |     array    |
|input_0_V_ce0       | out |    1|  ap_memory |   input_0_V  |     array    |
|input_0_V_q0        |  in |   40|  ap_memory |   input_0_V  |     array    |
|input_0_V_address1  | out |    4|  ap_memory |   input_0_V  |     array    |
|input_0_V_ce1       | out |    1|  ap_memory |   input_0_V  |     array    |
|input_0_V_we1       | out |    1|  ap_memory |   input_0_V  |     array    |
|input_0_V_d1        | out |   40|  ap_memory |   input_0_V  |     array    |
|weight_V_address0   | out |    4|  ap_memory |   weight_V   |     array    |
|weight_V_ce0        | out |    1|  ap_memory |   weight_V   |     array    |
|weight_V_q0         |  in |   40|  ap_memory |   weight_V   |     array    |
+--------------------+-----+-----+------------+--------------+--------------+

