#  Simulation Model Generator
#  Xilinx EDK 13.4 EDK_O.87xd
#  Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
#
#  File     DDR2_SDRAM_wave.tcl (Tue Nov 27 16:45:12 2012)
#
#  Module   ddr2_sdram_wrapper
#  Instance DDR2_SDRAM
if { [info exists PathSeparator] } { set ps $PathSeparator } else { set ps "/" }
if { ![info exists tbpath] } { set tbpath "${ps}MB_tb${ps}dut" }

# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL0_M_Clk -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL0_M_Write -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL0_M_Data -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL0_M_Control -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL0_M_Full -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL0_S_Clk -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL0_S_Read -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL0_S_Data -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL0_S_Control -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL0_S_Exists -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL0_B_M_Clk -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL0_B_M_Write -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL0_B_M_Data -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL0_B_M_Control -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL0_B_M_Full -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL0_B_S_Clk -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL0_B_S_Read -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL0_B_S_Data -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL0_B_S_Control -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL0_B_S_Exists -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB0_Clk -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB0_Rst -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB0_PLB_ABus -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB0_PLB_PAValid -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB0_PLB_SAValid -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB0_PLB_masterID -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB0_PLB_RNW -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB0_PLB_BE -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB0_PLB_UABus -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB0_PLB_rdPrim -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB0_PLB_wrPrim -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB0_PLB_abort -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB0_PLB_busLock -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB0_PLB_MSize -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB0_PLB_size -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB0_PLB_type -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB0_PLB_lockErr -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB0_PLB_wrPendReq -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB0_PLB_wrPendPri -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB0_PLB_rdPendReq -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB0_PLB_rdPendPri -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB0_PLB_reqPri -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB0_PLB_TAttribute -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB0_PLB_rdBurst -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB0_PLB_wrBurst -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB0_PLB_wrDBus -into $id
  wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB0_Sl_addrAck -into $id
  wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB0_Sl_SSize -into $id
  wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB0_Sl_wait -into $id
  wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB0_Sl_rearbitrate -into $id
  wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB0_Sl_wrDAck -into $id
  wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB0_Sl_wrComp -into $id
  wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB0_Sl_wrBTerm -into $id
  wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB0_Sl_rdDBus -into $id
  wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB0_Sl_rdWdAddr -into $id
  wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB0_Sl_rdDAck -into $id
  wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB0_Sl_rdComp -into $id
  wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB0_Sl_rdBTerm -into $id
  wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB0_Sl_MBusy -into $id
  wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB0_Sl_MRdErr -into $id
  wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB0_Sl_MWrErr -into $id
  wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB0_Sl_MIRQ -into $id
  wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA0_Clk -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA0_Rx_IntOut -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA0_Tx_IntOut -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA0_RstOut -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA0_TX_D -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA0_TX_Rem -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA0_TX_SOF -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA0_TX_EOF -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA0_TX_SOP -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA0_TX_EOP -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA0_TX_Src_Rdy -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA0_TX_Dst_Rdy -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA0_RX_D -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA0_RX_Rem -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA0_RX_SOF -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA0_RX_EOF -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA0_RX_SOP -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA0_RX_EOP -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA0_RX_Src_Rdy -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA0_RX_Dst_Rdy -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL0_Clk -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL0_Rst -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL0_PLB_ABus -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL0_PLB_PAValid -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL0_PLB_SAValid -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL0_PLB_masterID -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL0_PLB_RNW -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL0_PLB_BE -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL0_PLB_UABus -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL0_PLB_rdPrim -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL0_PLB_wrPrim -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL0_PLB_abort -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL0_PLB_busLock -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL0_PLB_MSize -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL0_PLB_size -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL0_PLB_type -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL0_PLB_lockErr -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL0_PLB_wrPendReq -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL0_PLB_wrPendPri -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL0_PLB_rdPendReq -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL0_PLB_rdPendPri -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL0_PLB_reqPri -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL0_PLB_TAttribute -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL0_PLB_rdBurst -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL0_PLB_wrBurst -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL0_PLB_wrDBus -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL0_Sl_addrAck -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL0_Sl_SSize -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL0_Sl_wait -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL0_Sl_rearbitrate -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL0_Sl_wrDAck -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL0_Sl_wrComp -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL0_Sl_wrBTerm -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL0_Sl_rdDBus -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL0_Sl_rdWdAddr -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL0_Sl_rdDAck -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL0_Sl_rdComp -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL0_Sl_rdBTerm -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL0_Sl_MBusy -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL0_Sl_MRdErr -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL0_Sl_MWrErr -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL0_Sl_MIRQ -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM0_Addr -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM0_AddrReq -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM0_AddrAck -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM0_RNW -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM0_Size -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM0_RdModWr -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM0_WrFIFO_Data -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM0_WrFIFO_BE -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM0_WrFIFO_Push -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM0_RdFIFO_Data -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM0_RdFIFO_Pop -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM0_RdFIFO_RdWdAddr -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM0_WrFIFO_Empty -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM0_WrFIFO_AlmostFull -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM0_WrFIFO_Flush -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM0_RdFIFO_Empty -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM0_RdFIFO_Flush -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM0_RdFIFO_Latency -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM0_InitDone -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PPC440MC0_MIMCReadNotWrite -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PPC440MC0_MIMCAddress -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PPC440MC0_MIMCAddressValid -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PPC440MC0_MIMCWriteData -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PPC440MC0_MIMCWriteDataValid -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PPC440MC0_MIMCByteEnable -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PPC440MC0_MIMCBankConflict -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PPC440MC0_MIMCRowConflict -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PPC440MC0_MCMIReadData -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PPC440MC0_MCMIReadDataValid -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PPC440MC0_MCMIReadDataErr -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PPC440MC0_MCMIAddrReadyToAccept -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC0_Cmd_Clk -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC0_Cmd_Reset -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC0_Cmd_Data -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC0_Cmd_Write -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC0_Cmd_End -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC0_Cmd_Full -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC0_Cmd_Almost_Full -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC0_Cmd_Idle -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC0_Wd_Clk -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC0_Wd_Reset -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC0_Wd_Write -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC0_Wd_End_Burst -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC0_Wd_Flush -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC0_Wd_Data -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC0_Wd_Data_BE -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC0_Wd_Full -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC0_Wd_Almost_Full -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC0_Rd_Clk -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC0_Rd_Reset -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC0_Rd_Read -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC0_Rd_End_Burst -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC0_Rd_Flush -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC0_Rd_Data -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC0_Rd_Empty -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC0_Rd_Almost_Empty -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB0_cmd_clk -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB0_cmd_en -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB0_cmd_instr -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB0_cmd_bl -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB0_cmd_byte_addr -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB0_cmd_empty -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB0_cmd_full -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB0_wr_clk -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB0_wr_en -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB0_wr_mask -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB0_wr_data -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB0_wr_full -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB0_wr_empty -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB0_wr_count -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB0_wr_underrun -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB0_wr_error -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB0_rd_clk -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB0_rd_en -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB0_rd_data -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB0_rd_full -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB0_rd_empty -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB0_rd_count -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB0_rd_overflow -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB0_rd_error -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL1_M_Clk -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL1_M_Write -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL1_M_Data -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL1_M_Control -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL1_M_Full -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL1_S_Clk -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL1_S_Read -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL1_S_Data -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL1_S_Control -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL1_S_Exists -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL1_B_M_Clk -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL1_B_M_Write -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL1_B_M_Data -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL1_B_M_Control -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL1_B_M_Full -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL1_B_S_Clk -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL1_B_S_Read -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL1_B_S_Data -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL1_B_S_Control -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL1_B_S_Exists -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB1_Clk -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB1_Rst -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB1_PLB_ABus -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB1_PLB_PAValid -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB1_PLB_SAValid -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB1_PLB_masterID -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB1_PLB_RNW -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB1_PLB_BE -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB1_PLB_UABus -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB1_PLB_rdPrim -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB1_PLB_wrPrim -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB1_PLB_abort -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB1_PLB_busLock -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB1_PLB_MSize -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB1_PLB_size -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB1_PLB_type -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB1_PLB_lockErr -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB1_PLB_wrPendReq -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB1_PLB_wrPendPri -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB1_PLB_rdPendReq -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB1_PLB_rdPendPri -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB1_PLB_reqPri -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB1_PLB_TAttribute -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB1_PLB_rdBurst -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB1_PLB_wrBurst -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB1_PLB_wrDBus -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB1_Sl_addrAck -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB1_Sl_SSize -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB1_Sl_wait -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB1_Sl_rearbitrate -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB1_Sl_wrDAck -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB1_Sl_wrComp -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB1_Sl_wrBTerm -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB1_Sl_rdDBus -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB1_Sl_rdWdAddr -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB1_Sl_rdDAck -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB1_Sl_rdComp -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB1_Sl_rdBTerm -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB1_Sl_MBusy -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB1_Sl_MRdErr -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB1_Sl_MWrErr -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB1_Sl_MIRQ -into $id
  wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA1_Clk -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA1_Rx_IntOut -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA1_Tx_IntOut -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA1_RstOut -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA1_TX_D -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA1_TX_Rem -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA1_TX_SOF -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA1_TX_EOF -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA1_TX_SOP -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA1_TX_EOP -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA1_TX_Src_Rdy -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA1_TX_Dst_Rdy -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA1_RX_D -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA1_RX_Rem -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA1_RX_SOF -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA1_RX_EOF -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA1_RX_SOP -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA1_RX_EOP -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA1_RX_Src_Rdy -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA1_RX_Dst_Rdy -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL1_Clk -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL1_Rst -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL1_PLB_ABus -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL1_PLB_PAValid -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL1_PLB_SAValid -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL1_PLB_masterID -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL1_PLB_RNW -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL1_PLB_BE -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL1_PLB_UABus -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL1_PLB_rdPrim -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL1_PLB_wrPrim -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL1_PLB_abort -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL1_PLB_busLock -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL1_PLB_MSize -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL1_PLB_size -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL1_PLB_type -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL1_PLB_lockErr -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL1_PLB_wrPendReq -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL1_PLB_wrPendPri -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL1_PLB_rdPendReq -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL1_PLB_rdPendPri -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL1_PLB_reqPri -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL1_PLB_TAttribute -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL1_PLB_rdBurst -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL1_PLB_wrBurst -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL1_PLB_wrDBus -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL1_Sl_addrAck -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL1_Sl_SSize -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL1_Sl_wait -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL1_Sl_rearbitrate -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL1_Sl_wrDAck -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL1_Sl_wrComp -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL1_Sl_wrBTerm -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL1_Sl_rdDBus -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL1_Sl_rdWdAddr -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL1_Sl_rdDAck -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL1_Sl_rdComp -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL1_Sl_rdBTerm -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL1_Sl_MBusy -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL1_Sl_MRdErr -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL1_Sl_MWrErr -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL1_Sl_MIRQ -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM1_Addr -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM1_AddrReq -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM1_AddrAck -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM1_RNW -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM1_Size -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM1_RdModWr -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM1_WrFIFO_Data -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM1_WrFIFO_BE -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM1_WrFIFO_Push -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM1_RdFIFO_Data -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM1_RdFIFO_Pop -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM1_RdFIFO_RdWdAddr -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM1_WrFIFO_Empty -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM1_WrFIFO_AlmostFull -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM1_WrFIFO_Flush -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM1_RdFIFO_Empty -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM1_RdFIFO_Flush -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM1_RdFIFO_Latency -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM1_InitDone -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PPC440MC1_MIMCReadNotWrite -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PPC440MC1_MIMCAddress -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PPC440MC1_MIMCAddressValid -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PPC440MC1_MIMCWriteData -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PPC440MC1_MIMCWriteDataValid -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PPC440MC1_MIMCByteEnable -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PPC440MC1_MIMCBankConflict -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PPC440MC1_MIMCRowConflict -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PPC440MC1_MCMIReadData -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PPC440MC1_MCMIReadDataValid -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PPC440MC1_MCMIReadDataErr -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PPC440MC1_MCMIAddrReadyToAccept -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC1_Cmd_Clk -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC1_Cmd_Reset -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC1_Cmd_Data -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC1_Cmd_Write -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC1_Cmd_End -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC1_Cmd_Full -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC1_Cmd_Almost_Full -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC1_Cmd_Idle -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC1_Wd_Clk -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC1_Wd_Reset -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC1_Wd_Write -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC1_Wd_End_Burst -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC1_Wd_Flush -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC1_Wd_Data -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC1_Wd_Data_BE -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC1_Wd_Full -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC1_Wd_Almost_Full -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC1_Rd_Clk -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC1_Rd_Reset -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC1_Rd_Read -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC1_Rd_End_Burst -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC1_Rd_Flush -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC1_Rd_Data -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC1_Rd_Empty -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC1_Rd_Almost_Empty -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB1_cmd_clk -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB1_cmd_en -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB1_cmd_instr -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB1_cmd_bl -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB1_cmd_byte_addr -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB1_cmd_empty -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB1_cmd_full -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB1_wr_clk -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB1_wr_en -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB1_wr_mask -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB1_wr_data -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB1_wr_full -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB1_wr_empty -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB1_wr_count -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB1_wr_underrun -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB1_wr_error -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB1_rd_clk -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB1_rd_en -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB1_rd_data -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB1_rd_full -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB1_rd_empty -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB1_rd_count -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB1_rd_overflow -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB1_rd_error -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL2_M_Clk -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL2_M_Write -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL2_M_Data -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL2_M_Control -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL2_M_Full -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL2_S_Clk -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL2_S_Read -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL2_S_Data -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL2_S_Control -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL2_S_Exists -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL2_B_M_Clk -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL2_B_M_Write -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL2_B_M_Data -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL2_B_M_Control -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL2_B_M_Full -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL2_B_S_Clk -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL2_B_S_Read -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL2_B_S_Data -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL2_B_S_Control -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL2_B_S_Exists -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB2_Clk -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB2_Rst -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB2_PLB_ABus -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB2_PLB_PAValid -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB2_PLB_SAValid -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB2_PLB_masterID -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB2_PLB_RNW -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB2_PLB_BE -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB2_PLB_UABus -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB2_PLB_rdPrim -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB2_PLB_wrPrim -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB2_PLB_abort -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB2_PLB_busLock -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB2_PLB_MSize -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB2_PLB_size -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB2_PLB_type -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB2_PLB_lockErr -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB2_PLB_wrPendReq -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB2_PLB_wrPendPri -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB2_PLB_rdPendReq -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB2_PLB_rdPendPri -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB2_PLB_reqPri -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB2_PLB_TAttribute -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB2_PLB_rdBurst -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB2_PLB_wrBurst -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB2_PLB_wrDBus -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB2_Sl_addrAck -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB2_Sl_SSize -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB2_Sl_wait -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB2_Sl_rearbitrate -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB2_Sl_wrDAck -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB2_Sl_wrComp -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB2_Sl_wrBTerm -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB2_Sl_rdDBus -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB2_Sl_rdWdAddr -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB2_Sl_rdDAck -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB2_Sl_rdComp -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB2_Sl_rdBTerm -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB2_Sl_MBusy -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB2_Sl_MRdErr -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB2_Sl_MWrErr -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB2_Sl_MIRQ -into $id
  wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA2_Clk -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA2_Rx_IntOut -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA2_Tx_IntOut -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA2_RstOut -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA2_TX_D -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA2_TX_Rem -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA2_TX_SOF -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA2_TX_EOF -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA2_TX_SOP -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA2_TX_EOP -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA2_TX_Src_Rdy -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA2_TX_Dst_Rdy -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA2_RX_D -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA2_RX_Rem -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA2_RX_SOF -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA2_RX_EOF -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA2_RX_SOP -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA2_RX_EOP -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA2_RX_Src_Rdy -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA2_RX_Dst_Rdy -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL2_Clk -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL2_Rst -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL2_PLB_ABus -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL2_PLB_PAValid -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL2_PLB_SAValid -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL2_PLB_masterID -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL2_PLB_RNW -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL2_PLB_BE -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL2_PLB_UABus -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL2_PLB_rdPrim -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL2_PLB_wrPrim -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL2_PLB_abort -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL2_PLB_busLock -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL2_PLB_MSize -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL2_PLB_size -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL2_PLB_type -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL2_PLB_lockErr -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL2_PLB_wrPendReq -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL2_PLB_wrPendPri -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL2_PLB_rdPendReq -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL2_PLB_rdPendPri -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL2_PLB_reqPri -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL2_PLB_TAttribute -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL2_PLB_rdBurst -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL2_PLB_wrBurst -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL2_PLB_wrDBus -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL2_Sl_addrAck -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL2_Sl_SSize -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL2_Sl_wait -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL2_Sl_rearbitrate -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL2_Sl_wrDAck -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL2_Sl_wrComp -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL2_Sl_wrBTerm -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL2_Sl_rdDBus -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL2_Sl_rdWdAddr -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL2_Sl_rdDAck -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL2_Sl_rdComp -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL2_Sl_rdBTerm -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL2_Sl_MBusy -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL2_Sl_MRdErr -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL2_Sl_MWrErr -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL2_Sl_MIRQ -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM2_Addr -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM2_AddrReq -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM2_AddrAck -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM2_RNW -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM2_Size -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM2_RdModWr -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM2_WrFIFO_Data -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM2_WrFIFO_BE -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM2_WrFIFO_Push -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM2_RdFIFO_Data -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM2_RdFIFO_Pop -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM2_RdFIFO_RdWdAddr -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM2_WrFIFO_Empty -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM2_WrFIFO_AlmostFull -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM2_WrFIFO_Flush -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM2_RdFIFO_Empty -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM2_RdFIFO_Flush -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM2_RdFIFO_Latency -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM2_InitDone -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PPC440MC2_MIMCReadNotWrite -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PPC440MC2_MIMCAddress -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PPC440MC2_MIMCAddressValid -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PPC440MC2_MIMCWriteData -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PPC440MC2_MIMCWriteDataValid -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PPC440MC2_MIMCByteEnable -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PPC440MC2_MIMCBankConflict -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PPC440MC2_MIMCRowConflict -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PPC440MC2_MCMIReadData -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PPC440MC2_MCMIReadDataValid -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PPC440MC2_MCMIReadDataErr -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PPC440MC2_MCMIAddrReadyToAccept -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC2_Cmd_Clk -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC2_Cmd_Reset -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC2_Cmd_Data -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC2_Cmd_Write -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC2_Cmd_End -into $id
  wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC2_Cmd_Full -into $id
  wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC2_Cmd_Almost_Full -into $id
  wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC2_Cmd_Idle -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC2_Wd_Clk -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC2_Wd_Reset -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC2_Wd_Write -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC2_Wd_End_Burst -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC2_Wd_Flush -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC2_Wd_Data -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC2_Wd_Data_BE -into $id
  wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC2_Wd_Full -into $id
  wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC2_Wd_Almost_Full -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC2_Rd_Clk -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC2_Rd_Reset -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC2_Rd_Read -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC2_Rd_End_Burst -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC2_Rd_Flush -into $id
  wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC2_Rd_Data -into $id
  wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC2_Rd_Empty -into $id
  wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC2_Rd_Almost_Empty -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB2_cmd_clk -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB2_cmd_en -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB2_cmd_instr -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB2_cmd_bl -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB2_cmd_byte_addr -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB2_cmd_empty -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB2_cmd_full -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB2_wr_clk -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB2_wr_en -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB2_wr_mask -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB2_wr_data -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB2_wr_full -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB2_wr_empty -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB2_wr_count -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB2_wr_underrun -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB2_wr_error -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB2_rd_clk -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB2_rd_en -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB2_rd_data -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB2_rd_full -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB2_rd_empty -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB2_rd_count -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB2_rd_overflow -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB2_rd_error -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL3_M_Clk -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL3_M_Write -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL3_M_Data -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL3_M_Control -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL3_M_Full -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL3_S_Clk -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL3_S_Read -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL3_S_Data -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL3_S_Control -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL3_S_Exists -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL3_B_M_Clk -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL3_B_M_Write -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL3_B_M_Data -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL3_B_M_Control -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL3_B_M_Full -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL3_B_S_Clk -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL3_B_S_Read -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL3_B_S_Data -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL3_B_S_Control -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL3_B_S_Exists -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB3_Clk -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB3_Rst -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB3_PLB_ABus -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB3_PLB_PAValid -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB3_PLB_SAValid -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB3_PLB_masterID -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB3_PLB_RNW -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB3_PLB_BE -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB3_PLB_UABus -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB3_PLB_rdPrim -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB3_PLB_wrPrim -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB3_PLB_abort -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB3_PLB_busLock -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB3_PLB_MSize -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB3_PLB_size -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB3_PLB_type -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB3_PLB_lockErr -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB3_PLB_wrPendReq -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB3_PLB_wrPendPri -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB3_PLB_rdPendReq -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB3_PLB_rdPendPri -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB3_PLB_reqPri -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB3_PLB_TAttribute -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB3_PLB_rdBurst -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB3_PLB_wrBurst -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB3_PLB_wrDBus -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB3_Sl_addrAck -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB3_Sl_SSize -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB3_Sl_wait -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB3_Sl_rearbitrate -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB3_Sl_wrDAck -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB3_Sl_wrComp -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB3_Sl_wrBTerm -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB3_Sl_rdDBus -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB3_Sl_rdWdAddr -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB3_Sl_rdDAck -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB3_Sl_rdComp -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB3_Sl_rdBTerm -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB3_Sl_MBusy -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB3_Sl_MRdErr -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB3_Sl_MWrErr -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB3_Sl_MIRQ -into $id
  wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA3_Clk -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA3_Rx_IntOut -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA3_Tx_IntOut -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA3_RstOut -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA3_TX_D -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA3_TX_Rem -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA3_TX_SOF -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA3_TX_EOF -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA3_TX_SOP -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA3_TX_EOP -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA3_TX_Src_Rdy -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA3_TX_Dst_Rdy -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA3_RX_D -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA3_RX_Rem -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA3_RX_SOF -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA3_RX_EOF -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA3_RX_SOP -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA3_RX_EOP -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA3_RX_Src_Rdy -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA3_RX_Dst_Rdy -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL3_Clk -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL3_Rst -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL3_PLB_ABus -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL3_PLB_PAValid -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL3_PLB_SAValid -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL3_PLB_masterID -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL3_PLB_RNW -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL3_PLB_BE -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL3_PLB_UABus -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL3_PLB_rdPrim -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL3_PLB_wrPrim -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL3_PLB_abort -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL3_PLB_busLock -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL3_PLB_MSize -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL3_PLB_size -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL3_PLB_type -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL3_PLB_lockErr -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL3_PLB_wrPendReq -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL3_PLB_wrPendPri -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL3_PLB_rdPendReq -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL3_PLB_rdPendPri -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL3_PLB_reqPri -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL3_PLB_TAttribute -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL3_PLB_rdBurst -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL3_PLB_wrBurst -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL3_PLB_wrDBus -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL3_Sl_addrAck -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL3_Sl_SSize -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL3_Sl_wait -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL3_Sl_rearbitrate -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL3_Sl_wrDAck -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL3_Sl_wrComp -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL3_Sl_wrBTerm -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL3_Sl_rdDBus -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL3_Sl_rdWdAddr -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL3_Sl_rdDAck -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL3_Sl_rdComp -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL3_Sl_rdBTerm -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL3_Sl_MBusy -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL3_Sl_MRdErr -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL3_Sl_MWrErr -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL3_Sl_MIRQ -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM3_Addr -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM3_AddrReq -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM3_AddrAck -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM3_RNW -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM3_Size -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM3_RdModWr -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM3_WrFIFO_Data -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM3_WrFIFO_BE -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM3_WrFIFO_Push -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM3_RdFIFO_Data -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM3_RdFIFO_Pop -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM3_RdFIFO_RdWdAddr -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM3_WrFIFO_Empty -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM3_WrFIFO_AlmostFull -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM3_WrFIFO_Flush -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM3_RdFIFO_Empty -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM3_RdFIFO_Flush -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM3_RdFIFO_Latency -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM3_InitDone -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PPC440MC3_MIMCReadNotWrite -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PPC440MC3_MIMCAddress -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PPC440MC3_MIMCAddressValid -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PPC440MC3_MIMCWriteData -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PPC440MC3_MIMCWriteDataValid -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PPC440MC3_MIMCByteEnable -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PPC440MC3_MIMCBankConflict -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PPC440MC3_MIMCRowConflict -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PPC440MC3_MCMIReadData -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PPC440MC3_MCMIReadDataValid -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PPC440MC3_MCMIReadDataErr -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PPC440MC3_MCMIAddrReadyToAccept -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC3_Cmd_Clk -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC3_Cmd_Reset -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC3_Cmd_Data -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC3_Cmd_Write -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC3_Cmd_End -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC3_Cmd_Full -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC3_Cmd_Almost_Full -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC3_Cmd_Idle -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC3_Wd_Clk -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC3_Wd_Reset -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC3_Wd_Write -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC3_Wd_End_Burst -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC3_Wd_Flush -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC3_Wd_Data -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC3_Wd_Data_BE -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC3_Wd_Full -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC3_Wd_Almost_Full -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC3_Rd_Clk -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC3_Rd_Reset -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC3_Rd_Read -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC3_Rd_End_Burst -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC3_Rd_Flush -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC3_Rd_Data -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC3_Rd_Empty -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC3_Rd_Almost_Empty -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB3_cmd_clk -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB3_cmd_en -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB3_cmd_instr -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB3_cmd_bl -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB3_cmd_byte_addr -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB3_cmd_empty -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB3_cmd_full -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB3_wr_clk -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB3_wr_en -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB3_wr_mask -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB3_wr_data -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB3_wr_full -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB3_wr_empty -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB3_wr_count -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB3_wr_underrun -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB3_wr_error -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB3_rd_clk -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB3_rd_en -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB3_rd_data -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB3_rd_full -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB3_rd_empty -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB3_rd_count -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB3_rd_overflow -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB3_rd_error -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL4_M_Clk -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL4_M_Write -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL4_M_Data -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL4_M_Control -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL4_M_Full -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL4_S_Clk -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL4_S_Read -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL4_S_Data -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL4_S_Control -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL4_S_Exists -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL4_B_M_Clk -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL4_B_M_Write -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL4_B_M_Data -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL4_B_M_Control -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL4_B_M_Full -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL4_B_S_Clk -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL4_B_S_Read -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL4_B_S_Data -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL4_B_S_Control -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL4_B_S_Exists -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB4_Clk -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB4_Rst -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB4_PLB_ABus -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB4_PLB_PAValid -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB4_PLB_SAValid -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB4_PLB_masterID -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB4_PLB_RNW -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB4_PLB_BE -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB4_PLB_UABus -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB4_PLB_rdPrim -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB4_PLB_wrPrim -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB4_PLB_abort -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB4_PLB_busLock -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB4_PLB_MSize -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB4_PLB_size -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB4_PLB_type -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB4_PLB_lockErr -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB4_PLB_wrPendReq -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB4_PLB_wrPendPri -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB4_PLB_rdPendReq -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB4_PLB_rdPendPri -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB4_PLB_reqPri -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB4_PLB_TAttribute -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB4_PLB_rdBurst -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB4_PLB_wrBurst -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB4_PLB_wrDBus -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB4_Sl_addrAck -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB4_Sl_SSize -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB4_Sl_wait -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB4_Sl_rearbitrate -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB4_Sl_wrDAck -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB4_Sl_wrComp -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB4_Sl_wrBTerm -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB4_Sl_rdDBus -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB4_Sl_rdWdAddr -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB4_Sl_rdDAck -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB4_Sl_rdComp -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB4_Sl_rdBTerm -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB4_Sl_MBusy -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB4_Sl_MRdErr -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB4_Sl_MWrErr -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB4_Sl_MIRQ -into $id
  wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA4_Clk -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA4_Rx_IntOut -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA4_Tx_IntOut -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA4_RstOut -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA4_TX_D -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA4_TX_Rem -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA4_TX_SOF -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA4_TX_EOF -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA4_TX_SOP -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA4_TX_EOP -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA4_TX_Src_Rdy -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA4_TX_Dst_Rdy -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA4_RX_D -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA4_RX_Rem -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA4_RX_SOF -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA4_RX_EOF -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA4_RX_SOP -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA4_RX_EOP -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA4_RX_Src_Rdy -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA4_RX_Dst_Rdy -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL4_Clk -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL4_Rst -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL4_PLB_ABus -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL4_PLB_PAValid -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL4_PLB_SAValid -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL4_PLB_masterID -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL4_PLB_RNW -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL4_PLB_BE -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL4_PLB_UABus -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL4_PLB_rdPrim -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL4_PLB_wrPrim -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL4_PLB_abort -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL4_PLB_busLock -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL4_PLB_MSize -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL4_PLB_size -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL4_PLB_type -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL4_PLB_lockErr -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL4_PLB_wrPendReq -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL4_PLB_wrPendPri -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL4_PLB_rdPendReq -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL4_PLB_rdPendPri -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL4_PLB_reqPri -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL4_PLB_TAttribute -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL4_PLB_rdBurst -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL4_PLB_wrBurst -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL4_PLB_wrDBus -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL4_Sl_addrAck -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL4_Sl_SSize -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL4_Sl_wait -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL4_Sl_rearbitrate -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL4_Sl_wrDAck -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL4_Sl_wrComp -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL4_Sl_wrBTerm -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL4_Sl_rdDBus -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL4_Sl_rdWdAddr -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL4_Sl_rdDAck -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL4_Sl_rdComp -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL4_Sl_rdBTerm -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL4_Sl_MBusy -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL4_Sl_MRdErr -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL4_Sl_MWrErr -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL4_Sl_MIRQ -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM4_Addr -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM4_AddrReq -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM4_AddrAck -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM4_RNW -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM4_Size -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM4_RdModWr -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM4_WrFIFO_Data -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM4_WrFIFO_BE -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM4_WrFIFO_Push -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM4_RdFIFO_Data -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM4_RdFIFO_Pop -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM4_RdFIFO_RdWdAddr -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM4_WrFIFO_Empty -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM4_WrFIFO_AlmostFull -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM4_WrFIFO_Flush -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM4_RdFIFO_Empty -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM4_RdFIFO_Flush -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM4_RdFIFO_Latency -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM4_InitDone -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PPC440MC4_MIMCReadNotWrite -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PPC440MC4_MIMCAddress -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PPC440MC4_MIMCAddressValid -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PPC440MC4_MIMCWriteData -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PPC440MC4_MIMCWriteDataValid -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PPC440MC4_MIMCByteEnable -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PPC440MC4_MIMCBankConflict -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PPC440MC4_MIMCRowConflict -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PPC440MC4_MCMIReadData -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PPC440MC4_MCMIReadDataValid -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PPC440MC4_MCMIReadDataErr -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PPC440MC4_MCMIAddrReadyToAccept -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC4_Cmd_Clk -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC4_Cmd_Reset -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC4_Cmd_Data -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC4_Cmd_Write -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC4_Cmd_End -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC4_Cmd_Full -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC4_Cmd_Almost_Full -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC4_Cmd_Idle -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC4_Wd_Clk -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC4_Wd_Reset -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC4_Wd_Write -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC4_Wd_End_Burst -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC4_Wd_Flush -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC4_Wd_Data -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC4_Wd_Data_BE -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC4_Wd_Full -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC4_Wd_Almost_Full -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC4_Rd_Clk -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC4_Rd_Reset -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC4_Rd_Read -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC4_Rd_End_Burst -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC4_Rd_Flush -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC4_Rd_Data -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC4_Rd_Empty -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC4_Rd_Almost_Empty -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB4_cmd_clk -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB4_cmd_en -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB4_cmd_instr -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB4_cmd_bl -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB4_cmd_byte_addr -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB4_cmd_empty -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB4_cmd_full -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB4_wr_clk -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB4_wr_en -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB4_wr_mask -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB4_wr_data -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB4_wr_full -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB4_wr_empty -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB4_wr_count -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB4_wr_underrun -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB4_wr_error -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB4_rd_clk -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB4_rd_en -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB4_rd_data -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB4_rd_full -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB4_rd_empty -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB4_rd_count -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB4_rd_overflow -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB4_rd_error -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL5_M_Clk -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL5_M_Write -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL5_M_Data -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL5_M_Control -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL5_M_Full -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL5_S_Clk -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL5_S_Read -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL5_S_Data -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL5_S_Control -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL5_S_Exists -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL5_B_M_Clk -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL5_B_M_Write -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL5_B_M_Data -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL5_B_M_Control -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL5_B_M_Full -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL5_B_S_Clk -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL5_B_S_Read -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL5_B_S_Data -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL5_B_S_Control -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL5_B_S_Exists -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB5_Clk -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB5_Rst -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB5_PLB_ABus -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB5_PLB_PAValid -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB5_PLB_SAValid -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB5_PLB_masterID -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB5_PLB_RNW -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB5_PLB_BE -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB5_PLB_UABus -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB5_PLB_rdPrim -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB5_PLB_wrPrim -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB5_PLB_abort -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB5_PLB_busLock -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB5_PLB_MSize -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB5_PLB_size -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB5_PLB_type -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB5_PLB_lockErr -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB5_PLB_wrPendReq -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB5_PLB_wrPendPri -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB5_PLB_rdPendReq -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB5_PLB_rdPendPri -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB5_PLB_reqPri -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB5_PLB_TAttribute -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB5_PLB_rdBurst -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB5_PLB_wrBurst -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB5_PLB_wrDBus -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB5_Sl_addrAck -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB5_Sl_SSize -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB5_Sl_wait -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB5_Sl_rearbitrate -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB5_Sl_wrDAck -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB5_Sl_wrComp -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB5_Sl_wrBTerm -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB5_Sl_rdDBus -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB5_Sl_rdWdAddr -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB5_Sl_rdDAck -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB5_Sl_rdComp -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB5_Sl_rdBTerm -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB5_Sl_MBusy -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB5_Sl_MRdErr -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB5_Sl_MWrErr -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB5_Sl_MIRQ -into $id
  wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA5_Clk -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA5_Rx_IntOut -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA5_Tx_IntOut -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA5_RstOut -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA5_TX_D -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA5_TX_Rem -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA5_TX_SOF -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA5_TX_EOF -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA5_TX_SOP -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA5_TX_EOP -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA5_TX_Src_Rdy -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA5_TX_Dst_Rdy -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA5_RX_D -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA5_RX_Rem -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA5_RX_SOF -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA5_RX_EOF -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA5_RX_SOP -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA5_RX_EOP -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA5_RX_Src_Rdy -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA5_RX_Dst_Rdy -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL5_Clk -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL5_Rst -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL5_PLB_ABus -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL5_PLB_PAValid -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL5_PLB_SAValid -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL5_PLB_masterID -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL5_PLB_RNW -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL5_PLB_BE -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL5_PLB_UABus -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL5_PLB_rdPrim -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL5_PLB_wrPrim -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL5_PLB_abort -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL5_PLB_busLock -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL5_PLB_MSize -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL5_PLB_size -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL5_PLB_type -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL5_PLB_lockErr -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL5_PLB_wrPendReq -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL5_PLB_wrPendPri -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL5_PLB_rdPendReq -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL5_PLB_rdPendPri -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL5_PLB_reqPri -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL5_PLB_TAttribute -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL5_PLB_rdBurst -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL5_PLB_wrBurst -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL5_PLB_wrDBus -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL5_Sl_addrAck -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL5_Sl_SSize -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL5_Sl_wait -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL5_Sl_rearbitrate -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL5_Sl_wrDAck -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL5_Sl_wrComp -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL5_Sl_wrBTerm -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL5_Sl_rdDBus -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL5_Sl_rdWdAddr -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL5_Sl_rdDAck -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL5_Sl_rdComp -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL5_Sl_rdBTerm -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL5_Sl_MBusy -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL5_Sl_MRdErr -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL5_Sl_MWrErr -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL5_Sl_MIRQ -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM5_Addr -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM5_AddrReq -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM5_AddrAck -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM5_RNW -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM5_Size -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM5_RdModWr -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM5_WrFIFO_Data -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM5_WrFIFO_BE -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM5_WrFIFO_Push -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM5_RdFIFO_Data -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM5_RdFIFO_Pop -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM5_RdFIFO_RdWdAddr -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM5_WrFIFO_Empty -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM5_WrFIFO_AlmostFull -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM5_WrFIFO_Flush -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM5_RdFIFO_Empty -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM5_RdFIFO_Flush -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM5_RdFIFO_Latency -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM5_InitDone -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PPC440MC5_MIMCReadNotWrite -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PPC440MC5_MIMCAddress -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PPC440MC5_MIMCAddressValid -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PPC440MC5_MIMCWriteData -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PPC440MC5_MIMCWriteDataValid -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PPC440MC5_MIMCByteEnable -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PPC440MC5_MIMCBankConflict -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PPC440MC5_MIMCRowConflict -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PPC440MC5_MCMIReadData -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PPC440MC5_MCMIReadDataValid -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PPC440MC5_MCMIReadDataErr -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PPC440MC5_MCMIAddrReadyToAccept -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC5_Cmd_Clk -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC5_Cmd_Reset -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC5_Cmd_Data -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC5_Cmd_Write -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC5_Cmd_End -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC5_Cmd_Full -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC5_Cmd_Almost_Full -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC5_Cmd_Idle -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC5_Wd_Clk -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC5_Wd_Reset -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC5_Wd_Write -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC5_Wd_End_Burst -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC5_Wd_Flush -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC5_Wd_Data -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC5_Wd_Data_BE -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC5_Wd_Full -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC5_Wd_Almost_Full -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC5_Rd_Clk -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC5_Rd_Reset -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC5_Rd_Read -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC5_Rd_End_Burst -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC5_Rd_Flush -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC5_Rd_Data -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC5_Rd_Empty -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC5_Rd_Almost_Empty -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB5_cmd_clk -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB5_cmd_en -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB5_cmd_instr -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB5_cmd_bl -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB5_cmd_byte_addr -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB5_cmd_empty -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB5_cmd_full -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB5_wr_clk -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB5_wr_en -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB5_wr_mask -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB5_wr_data -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB5_wr_full -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB5_wr_empty -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB5_wr_count -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB5_wr_underrun -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB5_wr_error -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB5_rd_clk -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB5_rd_en -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB5_rd_data -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB5_rd_full -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB5_rd_empty -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB5_rd_count -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB5_rd_overflow -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB5_rd_error -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL6_M_Clk -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL6_M_Write -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL6_M_Data -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL6_M_Control -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL6_M_Full -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL6_S_Clk -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL6_S_Read -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL6_S_Data -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL6_S_Control -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL6_S_Exists -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL6_B_M_Clk -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL6_B_M_Write -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL6_B_M_Data -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL6_B_M_Control -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL6_B_M_Full -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL6_B_S_Clk -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL6_B_S_Read -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL6_B_S_Data -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL6_B_S_Control -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL6_B_S_Exists -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB6_Clk -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB6_Rst -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB6_PLB_ABus -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB6_PLB_PAValid -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB6_PLB_SAValid -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB6_PLB_masterID -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB6_PLB_RNW -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB6_PLB_BE -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB6_PLB_UABus -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB6_PLB_rdPrim -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB6_PLB_wrPrim -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB6_PLB_abort -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB6_PLB_busLock -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB6_PLB_MSize -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB6_PLB_size -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB6_PLB_type -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB6_PLB_lockErr -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB6_PLB_wrPendReq -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB6_PLB_wrPendPri -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB6_PLB_rdPendReq -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB6_PLB_rdPendPri -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB6_PLB_reqPri -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB6_PLB_TAttribute -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB6_PLB_rdBurst -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB6_PLB_wrBurst -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB6_PLB_wrDBus -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB6_Sl_addrAck -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB6_Sl_SSize -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB6_Sl_wait -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB6_Sl_rearbitrate -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB6_Sl_wrDAck -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB6_Sl_wrComp -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB6_Sl_wrBTerm -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB6_Sl_rdDBus -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB6_Sl_rdWdAddr -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB6_Sl_rdDAck -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB6_Sl_rdComp -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB6_Sl_rdBTerm -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB6_Sl_MBusy -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB6_Sl_MRdErr -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB6_Sl_MWrErr -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB6_Sl_MIRQ -into $id
  wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA6_Clk -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA6_Rx_IntOut -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA6_Tx_IntOut -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA6_RstOut -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA6_TX_D -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA6_TX_Rem -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA6_TX_SOF -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA6_TX_EOF -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA6_TX_SOP -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA6_TX_EOP -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA6_TX_Src_Rdy -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA6_TX_Dst_Rdy -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA6_RX_D -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA6_RX_Rem -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA6_RX_SOF -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA6_RX_EOF -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA6_RX_SOP -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA6_RX_EOP -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA6_RX_Src_Rdy -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA6_RX_Dst_Rdy -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL6_Clk -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL6_Rst -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL6_PLB_ABus -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL6_PLB_PAValid -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL6_PLB_SAValid -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL6_PLB_masterID -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL6_PLB_RNW -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL6_PLB_BE -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL6_PLB_UABus -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL6_PLB_rdPrim -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL6_PLB_wrPrim -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL6_PLB_abort -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL6_PLB_busLock -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL6_PLB_MSize -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL6_PLB_size -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL6_PLB_type -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL6_PLB_lockErr -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL6_PLB_wrPendReq -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL6_PLB_wrPendPri -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL6_PLB_rdPendReq -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL6_PLB_rdPendPri -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL6_PLB_reqPri -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL6_PLB_TAttribute -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL6_PLB_rdBurst -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL6_PLB_wrBurst -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL6_PLB_wrDBus -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL6_Sl_addrAck -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL6_Sl_SSize -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL6_Sl_wait -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL6_Sl_rearbitrate -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL6_Sl_wrDAck -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL6_Sl_wrComp -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL6_Sl_wrBTerm -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL6_Sl_rdDBus -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL6_Sl_rdWdAddr -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL6_Sl_rdDAck -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL6_Sl_rdComp -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL6_Sl_rdBTerm -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL6_Sl_MBusy -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL6_Sl_MRdErr -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL6_Sl_MWrErr -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL6_Sl_MIRQ -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM6_Addr -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM6_AddrReq -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM6_AddrAck -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM6_RNW -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM6_Size -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM6_RdModWr -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM6_WrFIFO_Data -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM6_WrFIFO_BE -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM6_WrFIFO_Push -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM6_RdFIFO_Data -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM6_RdFIFO_Pop -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM6_RdFIFO_RdWdAddr -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM6_WrFIFO_Empty -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM6_WrFIFO_AlmostFull -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM6_WrFIFO_Flush -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM6_RdFIFO_Empty -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM6_RdFIFO_Flush -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM6_RdFIFO_Latency -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM6_InitDone -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PPC440MC6_MIMCReadNotWrite -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PPC440MC6_MIMCAddress -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PPC440MC6_MIMCAddressValid -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PPC440MC6_MIMCWriteData -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PPC440MC6_MIMCWriteDataValid -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PPC440MC6_MIMCByteEnable -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PPC440MC6_MIMCBankConflict -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PPC440MC6_MIMCRowConflict -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PPC440MC6_MCMIReadData -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PPC440MC6_MCMIReadDataValid -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PPC440MC6_MCMIReadDataErr -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PPC440MC6_MCMIAddrReadyToAccept -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC6_Cmd_Clk -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC6_Cmd_Reset -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC6_Cmd_Data -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC6_Cmd_Write -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC6_Cmd_End -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC6_Cmd_Full -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC6_Cmd_Almost_Full -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC6_Cmd_Idle -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC6_Wd_Clk -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC6_Wd_Reset -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC6_Wd_Write -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC6_Wd_End_Burst -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC6_Wd_Flush -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC6_Wd_Data -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC6_Wd_Data_BE -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC6_Wd_Full -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC6_Wd_Almost_Full -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC6_Rd_Clk -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC6_Rd_Reset -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC6_Rd_Read -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC6_Rd_End_Burst -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC6_Rd_Flush -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC6_Rd_Data -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC6_Rd_Empty -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC6_Rd_Almost_Empty -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB6_cmd_clk -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB6_cmd_en -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB6_cmd_instr -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB6_cmd_bl -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB6_cmd_byte_addr -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB6_cmd_empty -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB6_cmd_full -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB6_wr_clk -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB6_wr_en -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB6_wr_mask -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB6_wr_data -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB6_wr_full -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB6_wr_empty -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB6_wr_count -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB6_wr_underrun -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB6_wr_error -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB6_rd_clk -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB6_rd_en -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB6_rd_data -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB6_rd_full -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB6_rd_empty -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB6_rd_count -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB6_rd_overflow -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB6_rd_error -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL7_M_Clk -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL7_M_Write -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL7_M_Data -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL7_M_Control -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL7_M_Full -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL7_S_Clk -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL7_S_Read -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL7_S_Data -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL7_S_Control -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL7_S_Exists -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL7_B_M_Clk -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL7_B_M_Write -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL7_B_M_Data -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL7_B_M_Control -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL7_B_M_Full -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL7_B_S_Clk -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL7_B_S_Read -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL7_B_S_Data -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL7_B_S_Control -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}FSL7_B_S_Exists -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB7_Clk -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB7_Rst -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB7_PLB_ABus -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB7_PLB_PAValid -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB7_PLB_SAValid -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB7_PLB_masterID -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB7_PLB_RNW -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB7_PLB_BE -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB7_PLB_UABus -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB7_PLB_rdPrim -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB7_PLB_wrPrim -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB7_PLB_abort -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB7_PLB_busLock -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB7_PLB_MSize -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB7_PLB_size -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB7_PLB_type -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB7_PLB_lockErr -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB7_PLB_wrPendReq -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB7_PLB_wrPendPri -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB7_PLB_rdPendReq -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB7_PLB_rdPendPri -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB7_PLB_reqPri -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB7_PLB_TAttribute -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB7_PLB_rdBurst -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB7_PLB_wrBurst -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB7_PLB_wrDBus -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB7_Sl_addrAck -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB7_Sl_SSize -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB7_Sl_wait -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB7_Sl_rearbitrate -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB7_Sl_wrDAck -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB7_Sl_wrComp -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB7_Sl_wrBTerm -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB7_Sl_rdDBus -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB7_Sl_rdWdAddr -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB7_Sl_rdDAck -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB7_Sl_rdComp -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB7_Sl_rdBTerm -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB7_Sl_MBusy -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB7_Sl_MRdErr -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB7_Sl_MWrErr -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SPLB7_Sl_MIRQ -into $id
  wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA7_Clk -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA7_Rx_IntOut -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA7_Tx_IntOut -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA7_RstOut -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA7_TX_D -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA7_TX_Rem -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA7_TX_SOF -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA7_TX_EOF -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA7_TX_SOP -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA7_TX_EOP -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA7_TX_Src_Rdy -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA7_TX_Dst_Rdy -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA7_RX_D -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA7_RX_Rem -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA7_RX_SOF -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA7_RX_EOF -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA7_RX_SOP -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA7_RX_EOP -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA7_RX_Src_Rdy -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA7_RX_Dst_Rdy -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL7_Clk -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL7_Rst -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL7_PLB_ABus -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL7_PLB_PAValid -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL7_PLB_SAValid -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL7_PLB_masterID -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL7_PLB_RNW -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL7_PLB_BE -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL7_PLB_UABus -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL7_PLB_rdPrim -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL7_PLB_wrPrim -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL7_PLB_abort -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL7_PLB_busLock -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL7_PLB_MSize -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL7_PLB_size -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL7_PLB_type -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL7_PLB_lockErr -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL7_PLB_wrPendReq -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL7_PLB_wrPendPri -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL7_PLB_rdPendReq -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL7_PLB_rdPendPri -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL7_PLB_reqPri -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL7_PLB_TAttribute -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL7_PLB_rdBurst -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL7_PLB_wrBurst -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL7_PLB_wrDBus -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL7_Sl_addrAck -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL7_Sl_SSize -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL7_Sl_wait -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL7_Sl_rearbitrate -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL7_Sl_wrDAck -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL7_Sl_wrComp -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL7_Sl_wrBTerm -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL7_Sl_rdDBus -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL7_Sl_rdWdAddr -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL7_Sl_rdDAck -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL7_Sl_rdComp -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL7_Sl_rdBTerm -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL7_Sl_MBusy -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL7_Sl_MRdErr -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL7_Sl_MWrErr -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL7_Sl_MIRQ -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM7_Addr -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM7_AddrReq -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM7_AddrAck -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM7_RNW -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM7_Size -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM7_RdModWr -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM7_WrFIFO_Data -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM7_WrFIFO_BE -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM7_WrFIFO_Push -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM7_RdFIFO_Data -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM7_RdFIFO_Pop -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM7_RdFIFO_RdWdAddr -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM7_WrFIFO_Empty -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM7_WrFIFO_AlmostFull -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM7_WrFIFO_Flush -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM7_RdFIFO_Empty -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM7_RdFIFO_Flush -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM7_RdFIFO_Latency -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PIM7_InitDone -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PPC440MC7_MIMCReadNotWrite -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PPC440MC7_MIMCAddress -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PPC440MC7_MIMCAddressValid -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PPC440MC7_MIMCWriteData -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PPC440MC7_MIMCWriteDataValid -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PPC440MC7_MIMCByteEnable -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PPC440MC7_MIMCBankConflict -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PPC440MC7_MIMCRowConflict -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PPC440MC7_MCMIReadData -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PPC440MC7_MCMIReadDataValid -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PPC440MC7_MCMIReadDataErr -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}PPC440MC7_MCMIAddrReadyToAccept -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC7_Cmd_Clk -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC7_Cmd_Reset -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC7_Cmd_Data -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC7_Cmd_Write -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC7_Cmd_End -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC7_Cmd_Full -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC7_Cmd_Almost_Full -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC7_Cmd_Idle -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC7_Wd_Clk -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC7_Wd_Reset -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC7_Wd_Write -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC7_Wd_End_Burst -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC7_Wd_Flush -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC7_Wd_Data -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC7_Wd_Data_BE -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC7_Wd_Full -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC7_Wd_Almost_Full -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC7_Rd_Clk -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC7_Rd_Reset -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC7_Rd_Read -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC7_Rd_End_Burst -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC7_Rd_Flush -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC7_Rd_Data -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC7_Rd_Empty -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}VFBC7_Rd_Almost_Empty -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB7_cmd_clk -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB7_cmd_en -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB7_cmd_instr -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB7_cmd_bl -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB7_cmd_byte_addr -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB7_cmd_empty -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB7_cmd_full -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB7_wr_clk -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB7_wr_en -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB7_wr_mask -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB7_wr_data -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB7_wr_full -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB7_wr_empty -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB7_wr_count -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB7_wr_underrun -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB7_wr_error -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB7_rd_clk -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB7_rd_en -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB7_rd_data -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB7_rd_full -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB7_rd_empty -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB7_rd_count -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB7_rd_overflow -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MCB7_rd_error -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MPMC_CTRL_Clk -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MPMC_CTRL_Rst -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MPMC_CTRL_PLB_ABus -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MPMC_CTRL_PLB_PAValid -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MPMC_CTRL_PLB_SAValid -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MPMC_CTRL_PLB_masterID -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MPMC_CTRL_PLB_RNW -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MPMC_CTRL_PLB_BE -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MPMC_CTRL_PLB_UABus -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MPMC_CTRL_PLB_rdPrim -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MPMC_CTRL_PLB_wrPrim -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MPMC_CTRL_PLB_abort -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MPMC_CTRL_PLB_busLock -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MPMC_CTRL_PLB_MSize -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MPMC_CTRL_PLB_size -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MPMC_CTRL_PLB_type -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MPMC_CTRL_PLB_lockErr -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MPMC_CTRL_PLB_wrPendReq -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MPMC_CTRL_PLB_wrPendPri -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MPMC_CTRL_PLB_rdPendReq -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MPMC_CTRL_PLB_rdPendPri -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MPMC_CTRL_PLB_reqPri -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MPMC_CTRL_PLB_TAttribute -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MPMC_CTRL_PLB_rdBurst -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MPMC_CTRL_PLB_wrBurst -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MPMC_CTRL_PLB_wrDBus -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MPMC_CTRL_Sl_addrAck -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MPMC_CTRL_Sl_SSize -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MPMC_CTRL_Sl_wait -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MPMC_CTRL_Sl_rearbitrate -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MPMC_CTRL_Sl_wrDAck -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MPMC_CTRL_Sl_wrComp -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MPMC_CTRL_Sl_wrBTerm -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MPMC_CTRL_Sl_rdDBus -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MPMC_CTRL_Sl_rdWdAddr -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MPMC_CTRL_Sl_rdDAck -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MPMC_CTRL_Sl_rdComp -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MPMC_CTRL_Sl_rdBTerm -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MPMC_CTRL_Sl_MBusy -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MPMC_CTRL_Sl_MRdErr -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MPMC_CTRL_Sl_MWrErr -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MPMC_CTRL_Sl_MIRQ -into $id
  wave add $tbpath${ps}DDR2_SDRAM${ps}MPMC_Clk0 -into $id
  wave add $tbpath${ps}DDR2_SDRAM${ps}MPMC_Clk0_DIV2 -into $id
  wave add $tbpath${ps}DDR2_SDRAM${ps}MPMC_Clk90 -into $id
  wave add $tbpath${ps}DDR2_SDRAM${ps}MPMC_Clk_200MHz -into $id
  wave add $tbpath${ps}DDR2_SDRAM${ps}MPMC_Rst -into $id
  wave add $tbpath${ps}DDR2_SDRAM${ps}MPMC_Clk_Mem -into $id
  wave add $tbpath${ps}DDR2_SDRAM${ps}MPMC_Clk_Mem_2x -into $id
  wave add $tbpath${ps}DDR2_SDRAM${ps}MPMC_Clk_Mem_2x_180 -into $id
  wave add $tbpath${ps}DDR2_SDRAM${ps}MPMC_Clk_Mem_2x_CE0 -into $id
  wave add $tbpath${ps}DDR2_SDRAM${ps}MPMC_Clk_Mem_2x_CE90 -into $id
  wave add $tbpath${ps}DDR2_SDRAM${ps}MPMC_Clk_Rd_Base -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MPMC_Clk_Mem_2x_bufpll_o -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MPMC_Clk_Mem_2x_180_bufpll_o -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MPMC_Clk_Mem_2x_CE0_bufpll_o -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MPMC_Clk_Mem_2x_CE90_bufpll_o -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MPMC_PLL_Lock_bufpll_o -into $id
  wave add $tbpath${ps}DDR2_SDRAM${ps}MPMC_PLL_Lock -into $id
  wave add $tbpath${ps}DDR2_SDRAM${ps}MPMC_Idelayctrl_Rdy_I -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MPMC_Idelayctrl_Rdy_O -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MPMC_InitDone -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MPMC_ECC_Intr -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MPMC_DCM_PSEN -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}MPMC_DCM_PSINCDEC -into $id
  wave add $tbpath${ps}DDR2_SDRAM${ps}MPMC_DCM_PSDONE -into $id
  wave add $tbpath${ps}DDR2_SDRAM${ps}MPMC_MCB_DRP_Clk -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDRAM_Clk -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDRAM_CE -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDRAM_CS_n -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDRAM_RAS_n -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDRAM_CAS_n -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDRAM_WE_n -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDRAM_BankAddr -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDRAM_Addr -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDRAM_DQ -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}SDRAM_DM -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}DDR_Clk -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}DDR_Clk_n -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}DDR_CE -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}DDR_CS_n -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}DDR_RAS_n -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}DDR_CAS_n -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}DDR_WE_n -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}DDR_BankAddr -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}DDR_Addr -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}DDR_DQ -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}DDR_DM -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}DDR_DQS -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}DDR_DQS_Div_O -into $id
  wave add $tbpath${ps}DDR2_SDRAM${ps}DDR_DQS_Div_I -into $id
  wave add $tbpath${ps}DDR2_SDRAM${ps}DDR2_Clk -into $id
  wave add $tbpath${ps}DDR2_SDRAM${ps}DDR2_Clk_n -into $id
  wave add $tbpath${ps}DDR2_SDRAM${ps}DDR2_CE -into $id
  wave add $tbpath${ps}DDR2_SDRAM${ps}DDR2_CS_n -into $id
  wave add $tbpath${ps}DDR2_SDRAM${ps}DDR2_ODT -into $id
  wave add $tbpath${ps}DDR2_SDRAM${ps}DDR2_RAS_n -into $id
  wave add $tbpath${ps}DDR2_SDRAM${ps}DDR2_CAS_n -into $id
  wave add $tbpath${ps}DDR2_SDRAM${ps}DDR2_WE_n -into $id
  wave add $tbpath${ps}DDR2_SDRAM${ps}DDR2_BankAddr -into $id
  wave add $tbpath${ps}DDR2_SDRAM${ps}DDR2_Addr -into $id
  wave add $tbpath${ps}DDR2_SDRAM${ps}DDR2_DQ -into $id
  wave add $tbpath${ps}DDR2_SDRAM${ps}DDR2_DM -into $id
  wave add $tbpath${ps}DDR2_SDRAM${ps}DDR2_DQS -into $id
  wave add $tbpath${ps}DDR2_SDRAM${ps}DDR2_DQS_n -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}DDR2_DQS_Div_O -into $id
  wave add $tbpath${ps}DDR2_SDRAM${ps}DDR2_DQS_Div_I -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}DDR3_Clk -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}DDR3_Clk_n -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}DDR3_CE -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}DDR3_CS_n -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}DDR3_ODT -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}DDR3_RAS_n -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}DDR3_CAS_n -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}DDR3_WE_n -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}DDR3_BankAddr -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}DDR3_Addr -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}DDR3_DQ -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}DDR3_DM -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}DDR3_Reset_n -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}DDR3_DQS -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}DDR3_DQS_n -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}mcbx_dram_addr -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}mcbx_dram_ba -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}mcbx_dram_ras_n -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}mcbx_dram_cas_n -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}mcbx_dram_we_n -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}mcbx_dram_cke -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}mcbx_dram_clk -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}mcbx_dram_clk_n -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}mcbx_dram_dq -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}mcbx_dram_dqs -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}mcbx_dram_dqs_n -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}mcbx_dram_udqs -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}mcbx_dram_udqs_n -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}mcbx_dram_udm -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}mcbx_dram_ldm -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}mcbx_dram_odt -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}mcbx_dram_ddr3_rst -into $id
  wave add $tbpath${ps}DDR2_SDRAM${ps}selfrefresh_enter -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}selfrefresh_mode -into $id
  wave add $tbpath${ps}DDR2_SDRAM${ps}calib_recal -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}rzq -into $id
# wave add $tbpath${ps}DDR2_SDRAM${ps}zio -into $id

