0.6
2018.2
Jun 14 2018
20:41:02
C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/wrapper/wrapper.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/wrapper/wrapper.srcs/sources_1/new/CORDIC_exp_top.sv,1588150323,systemVerilog,,C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/wrapper/wrapper.srcs/sources_1/new/lampFPU_TAY_pkg.sv,,CORDIC_exp_top,,,,,,,,
C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/wrapper/wrapper.srcs/sources_1/new/TAYLOR_exp_top.sv,1588341161,systemVerilog,,C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/wrapper/wrapper.srcs/sources_1/new/lampFPU_ASM_pkg.sv,,TAYLOR_exp_top,,,,,,,,
C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/wrapper/wrapper.srcs/sources_1/new/lampFPU_ASM_addsub.sv,1588094538,systemVerilog,,C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/wrapper/wrapper.srcs/sources_1/new/lampFPU_ASM_mul.sv,,lampFPU_ASM_addsub,,,,,,,,
C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/wrapper/wrapper.srcs/sources_1/new/lampFPU_ASM_mul.sv,1588094487,systemVerilog,,C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/wrapper/wrapper.srcs/sources_1/new/lampFPU_ASM_top.sv,,lampFPU_ASM_mul,,,,,,,,
C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/wrapper/wrapper.srcs/sources_1/new/lampFPU_ASM_pkg.sv,1588094521,systemVerilog,C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/wrapper/wrapper.srcs/sources_1/new/lampFPU_ASM_addsub.sv;C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/wrapper/wrapper.srcs/sources_1/new/lampFPU_ASM_mul.sv;C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/wrapper/wrapper.srcs/sources_1/new/lampFPU_ASM_top.sv;C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/wrapper/wrapper.srcs/sources_1/new/range_reduction.sv;C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/wrapper/wrapper.srcs/sources_1/new/range_reduction_tb2.sv,C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/wrapper/wrapper.srcs/sources_1/new/lampFPU_ASM_addsub.sv,,lampFPU_ASM_pkg,,,,,,,,
C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/wrapper/wrapper.srcs/sources_1/new/lampFPU_ASM_top.sv,1588094504,systemVerilog,,C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/wrapper/wrapper.srcs/sources_1/new/lampFPU_COR_addsub.sv,,lampFPU_ASM_top,,,,,,,,
C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/wrapper/wrapper.srcs/sources_1/new/lampFPU_COR_addsub.sv,1588150293,systemVerilog,,C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/wrapper/wrapper.srcs/sources_1/new/lampFPU_COR_top.sv,,lampFPU_COR_addsub,,,,,,,,
C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/wrapper/wrapper.srcs/sources_1/new/lampFPU_COR_pkg.sv,1588150237,systemVerilog,C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/wrapper/wrapper.srcs/sources_1/new/CORDIC_exp_top.sv;C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/wrapper/wrapper.srcs/sources_1/new/lampFPU_COR_addsub.sv;C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/wrapper/wrapper.srcs/sources_1/new/lampFPU_COR_top.sv,C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/wrapper/wrapper.srcs/sources_1/new/CORDIC_exp_top.sv,,lampFPU_COR_pkg,,,,,,,,
C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/wrapper/wrapper.srcs/sources_1/new/lampFPU_COR_top.sv,1588150268,systemVerilog,,C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/wrapper/wrapper.srcs/sources_1/new/lampFPU_TAY_addsub.sv,,lampFPU_COR_top,,,,,,,,
C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/wrapper/wrapper.srcs/sources_1/new/lampFPU_TAY_addsub.sv,1588327737,systemVerilog,,C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/wrapper/wrapper.srcs/sources_1/new/lampFPU_TAY_mul.sv,,lampFPU_TAY_addsub,,,,,,,,
C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/wrapper/wrapper.srcs/sources_1/new/lampFPU_TAY_mul.sv,1588327761,systemVerilog,,C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/wrapper/wrapper.srcs/sources_1/new/lampFPU_TAY_top.sv,,lampFPU_TAY_mul,,,,,,,,
C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/wrapper/wrapper.srcs/sources_1/new/lampFPU_TAY_pkg.sv,1588327785,systemVerilog,C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/wrapper/wrapper.srcs/sources_1/new/TAYLOR_exp_top.sv;C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/wrapper/wrapper.srcs/sources_1/new/lampFPU_TAY_addsub.sv;C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/wrapper/wrapper.srcs/sources_1/new/lampFPU_TAY_mul.sv;C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/wrapper/wrapper.srcs/sources_1/new/lampFPU_TAY_top.sv,C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/wrapper/wrapper.srcs/sources_1/new/TAYLOR_exp_top.sv,,lampFPU_TAY_pkg,,,,,,,,
C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/wrapper/wrapper.srcs/sources_1/new/lampFPU_TAY_top.sv,1588327665,systemVerilog,,C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/wrapper/wrapper.srcs/sources_1/new/range_reduction.sv,,lampFPU_TAY_top,,,,,,,,
C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/wrapper/wrapper.srcs/sources_1/new/range_reduction.sv,1588543653,systemVerilog,,C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/wrapper/wrapper.srcs/sources_1/new/range_reduction_tb2.sv,,range_reduction,,,,,,,,
C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/wrapper/wrapper.srcs/sources_1/new/range_reduction_tb.sv,1588515532,systemVerilog,,,,range_reduction_tb,,,,,,,,
C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/wrapper/wrapper.srcs/sources_1/new/range_reduction_tb2.sv,1588525222,systemVerilog,,,,range_reduction_tb2,,,,,,,,
