;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; CLK_5
CLK_5__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
CLK_5__0__MASK EQU 0x80
CLK_5__0__PC EQU CYREG_PRT0_PC7
CLK_5__0__PORT EQU 0
CLK_5__0__SHIFT EQU 7
CLK_5__AG EQU CYREG_PRT0_AG
CLK_5__AMUX EQU CYREG_PRT0_AMUX
CLK_5__BIE EQU CYREG_PRT0_BIE
CLK_5__BIT_MASK EQU CYREG_PRT0_BIT_MASK
CLK_5__BYP EQU CYREG_PRT0_BYP
CLK_5__CTL EQU CYREG_PRT0_CTL
CLK_5__DM0 EQU CYREG_PRT0_DM0
CLK_5__DM1 EQU CYREG_PRT0_DM1
CLK_5__DM2 EQU CYREG_PRT0_DM2
CLK_5__DR EQU CYREG_PRT0_DR
CLK_5__INP_DIS EQU CYREG_PRT0_INP_DIS
CLK_5__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
CLK_5__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
CLK_5__LCD_EN EQU CYREG_PRT0_LCD_EN
CLK_5__MASK EQU 0x80
CLK_5__PORT EQU 0
CLK_5__PRT EQU CYREG_PRT0_PRT
CLK_5__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
CLK_5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
CLK_5__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
CLK_5__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
CLK_5__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
CLK_5__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
CLK_5__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
CLK_5__PS EQU CYREG_PRT0_PS
CLK_5__SHIFT EQU 7
CLK_5__SLW EQU CYREG_PRT0_SLW

; CPU_A3
CPU_A3__0__INTTYPE EQU CYREG_PICU4_INTTYPE4
CPU_A3__0__MASK EQU 0x10
CPU_A3__0__PC EQU CYREG_PRT4_PC4
CPU_A3__0__PORT EQU 4
CPU_A3__0__SHIFT EQU 4
CPU_A3__AG EQU CYREG_PRT4_AG
CPU_A3__AMUX EQU CYREG_PRT4_AMUX
CPU_A3__BIE EQU CYREG_PRT4_BIE
CPU_A3__BIT_MASK EQU CYREG_PRT4_BIT_MASK
CPU_A3__BYP EQU CYREG_PRT4_BYP
CPU_A3__CTL EQU CYREG_PRT4_CTL
CPU_A3__DM0 EQU CYREG_PRT4_DM0
CPU_A3__DM1 EQU CYREG_PRT4_DM1
CPU_A3__DM2 EQU CYREG_PRT4_DM2
CPU_A3__DR EQU CYREG_PRT4_DR
CPU_A3__INP_DIS EQU CYREG_PRT4_INP_DIS
CPU_A3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
CPU_A3__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
CPU_A3__LCD_EN EQU CYREG_PRT4_LCD_EN
CPU_A3__MASK EQU 0x10
CPU_A3__PORT EQU 4
CPU_A3__PRT EQU CYREG_PRT4_PRT
CPU_A3__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
CPU_A3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
CPU_A3__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
CPU_A3__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
CPU_A3__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
CPU_A3__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
CPU_A3__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
CPU_A3__PS EQU CYREG_PRT4_PS
CPU_A3__SHIFT EQU 4
CPU_A3__SLW EQU CYREG_PRT4_SLW

; CPU_A4
CPU_A4__0__INTTYPE EQU CYREG_PICU2_INTTYPE7
CPU_A4__0__MASK EQU 0x80
CPU_A4__0__PC EQU CYREG_PRT2_PC7
CPU_A4__0__PORT EQU 2
CPU_A4__0__SHIFT EQU 7
CPU_A4__AG EQU CYREG_PRT2_AG
CPU_A4__AMUX EQU CYREG_PRT2_AMUX
CPU_A4__BIE EQU CYREG_PRT2_BIE
CPU_A4__BIT_MASK EQU CYREG_PRT2_BIT_MASK
CPU_A4__BYP EQU CYREG_PRT2_BYP
CPU_A4__CTL EQU CYREG_PRT2_CTL
CPU_A4__DM0 EQU CYREG_PRT2_DM0
CPU_A4__DM1 EQU CYREG_PRT2_DM1
CPU_A4__DM2 EQU CYREG_PRT2_DM2
CPU_A4__DR EQU CYREG_PRT2_DR
CPU_A4__INP_DIS EQU CYREG_PRT2_INP_DIS
CPU_A4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
CPU_A4__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
CPU_A4__LCD_EN EQU CYREG_PRT2_LCD_EN
CPU_A4__MASK EQU 0x80
CPU_A4__PORT EQU 2
CPU_A4__PRT EQU CYREG_PRT2_PRT
CPU_A4__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
CPU_A4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
CPU_A4__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
CPU_A4__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
CPU_A4__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
CPU_A4__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
CPU_A4__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
CPU_A4__PS EQU CYREG_PRT2_PS
CPU_A4__SHIFT EQU 7
CPU_A4__SLW EQU CYREG_PRT2_SLW

; CPU_A5
CPU_A5__0__INTTYPE EQU CYREG_PICU15_INTTYPE5
CPU_A5__0__MASK EQU 0x20
CPU_A5__0__PC EQU CYREG_IO_PC_PRT15_PC5
CPU_A5__0__PORT EQU 15
CPU_A5__0__SHIFT EQU 5
CPU_A5__AG EQU CYREG_PRT15_AG
CPU_A5__AMUX EQU CYREG_PRT15_AMUX
CPU_A5__BIE EQU CYREG_PRT15_BIE
CPU_A5__BIT_MASK EQU CYREG_PRT15_BIT_MASK
CPU_A5__BYP EQU CYREG_PRT15_BYP
CPU_A5__CTL EQU CYREG_PRT15_CTL
CPU_A5__DM0 EQU CYREG_PRT15_DM0
CPU_A5__DM1 EQU CYREG_PRT15_DM1
CPU_A5__DM2 EQU CYREG_PRT15_DM2
CPU_A5__DR EQU CYREG_PRT15_DR
CPU_A5__INP_DIS EQU CYREG_PRT15_INP_DIS
CPU_A5__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
CPU_A5__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
CPU_A5__LCD_EN EQU CYREG_PRT15_LCD_EN
CPU_A5__MASK EQU 0x20
CPU_A5__PORT EQU 15
CPU_A5__PRT EQU CYREG_PRT15_PRT
CPU_A5__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
CPU_A5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
CPU_A5__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
CPU_A5__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
CPU_A5__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
CPU_A5__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
CPU_A5__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
CPU_A5__PS EQU CYREG_PRT15_PS
CPU_A5__SHIFT EQU 5
CPU_A5__SLW EQU CYREG_PRT15_SLW

; CPU_A6
CPU_A6__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
CPU_A6__0__MASK EQU 0x08
CPU_A6__0__PC EQU CYREG_PRT2_PC3
CPU_A6__0__PORT EQU 2
CPU_A6__0__SHIFT EQU 3
CPU_A6__AG EQU CYREG_PRT2_AG
CPU_A6__AMUX EQU CYREG_PRT2_AMUX
CPU_A6__BIE EQU CYREG_PRT2_BIE
CPU_A6__BIT_MASK EQU CYREG_PRT2_BIT_MASK
CPU_A6__BYP EQU CYREG_PRT2_BYP
CPU_A6__CTL EQU CYREG_PRT2_CTL
CPU_A6__DM0 EQU CYREG_PRT2_DM0
CPU_A6__DM1 EQU CYREG_PRT2_DM1
CPU_A6__DM2 EQU CYREG_PRT2_DM2
CPU_A6__DR EQU CYREG_PRT2_DR
CPU_A6__INP_DIS EQU CYREG_PRT2_INP_DIS
CPU_A6__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
CPU_A6__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
CPU_A6__LCD_EN EQU CYREG_PRT2_LCD_EN
CPU_A6__MASK EQU 0x08
CPU_A6__PORT EQU 2
CPU_A6__PRT EQU CYREG_PRT2_PRT
CPU_A6__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
CPU_A6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
CPU_A6__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
CPU_A6__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
CPU_A6__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
CPU_A6__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
CPU_A6__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
CPU_A6__PS EQU CYREG_PRT2_PS
CPU_A6__SHIFT EQU 3
CPU_A6__SLW EQU CYREG_PRT2_SLW

; CPU_A7
CPU_A7__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
CPU_A7__0__MASK EQU 0x20
CPU_A7__0__PC EQU CYREG_PRT0_PC5
CPU_A7__0__PORT EQU 0
CPU_A7__0__SHIFT EQU 5
CPU_A7__AG EQU CYREG_PRT0_AG
CPU_A7__AMUX EQU CYREG_PRT0_AMUX
CPU_A7__BIE EQU CYREG_PRT0_BIE
CPU_A7__BIT_MASK EQU CYREG_PRT0_BIT_MASK
CPU_A7__BYP EQU CYREG_PRT0_BYP
CPU_A7__CTL EQU CYREG_PRT0_CTL
CPU_A7__DM0 EQU CYREG_PRT0_DM0
CPU_A7__DM1 EQU CYREG_PRT0_DM1
CPU_A7__DM2 EQU CYREG_PRT0_DM2
CPU_A7__DR EQU CYREG_PRT0_DR
CPU_A7__INP_DIS EQU CYREG_PRT0_INP_DIS
CPU_A7__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
CPU_A7__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
CPU_A7__LCD_EN EQU CYREG_PRT0_LCD_EN
CPU_A7__MASK EQU 0x20
CPU_A7__PORT EQU 0
CPU_A7__PRT EQU CYREG_PRT0_PRT
CPU_A7__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
CPU_A7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
CPU_A7__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
CPU_A7__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
CPU_A7__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
CPU_A7__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
CPU_A7__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
CPU_A7__PS EQU CYREG_PRT0_PS
CPU_A7__SHIFT EQU 5
CPU_A7__SLW EQU CYREG_PRT0_SLW

; IOCS_n
IOCS_n__0__INTTYPE EQU CYREG_PICU12_INTTYPE2
IOCS_n__0__MASK EQU 0x04
IOCS_n__0__PC EQU CYREG_PRT12_PC2
IOCS_n__0__PORT EQU 12
IOCS_n__0__SHIFT EQU 2
IOCS_n__AG EQU CYREG_PRT12_AG
IOCS_n__BIE EQU CYREG_PRT12_BIE
IOCS_n__BIT_MASK EQU CYREG_PRT12_BIT_MASK
IOCS_n__BYP EQU CYREG_PRT12_BYP
IOCS_n__DM0 EQU CYREG_PRT12_DM0
IOCS_n__DM1 EQU CYREG_PRT12_DM1
IOCS_n__DM2 EQU CYREG_PRT12_DM2
IOCS_n__DR EQU CYREG_PRT12_DR
IOCS_n__INP_DIS EQU CYREG_PRT12_INP_DIS
IOCS_n__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
IOCS_n__MASK EQU 0x04
IOCS_n__PORT EQU 12
IOCS_n__PRT EQU CYREG_PRT12_PRT
IOCS_n__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
IOCS_n__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
IOCS_n__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
IOCS_n__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
IOCS_n__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
IOCS_n__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
IOCS_n__PS EQU CYREG_PRT12_PS
IOCS_n__SHIFT EQU 2
IOCS_n__SIO_CFG EQU CYREG_PRT12_SIO_CFG
IOCS_n__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
IOCS_n__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
IOCS_n__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
IOCS_n__SLW EQU CYREG_PRT12_SLW

; IORQ_n
IORQ_n__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
IORQ_n__0__MASK EQU 0x10
IORQ_n__0__PC EQU CYREG_PRT0_PC4
IORQ_n__0__PORT EQU 0
IORQ_n__0__SHIFT EQU 4
IORQ_n__AG EQU CYREG_PRT0_AG
IORQ_n__AMUX EQU CYREG_PRT0_AMUX
IORQ_n__BIE EQU CYREG_PRT0_BIE
IORQ_n__BIT_MASK EQU CYREG_PRT0_BIT_MASK
IORQ_n__BYP EQU CYREG_PRT0_BYP
IORQ_n__CTL EQU CYREG_PRT0_CTL
IORQ_n__DM0 EQU CYREG_PRT0_DM0
IORQ_n__DM1 EQU CYREG_PRT0_DM1
IORQ_n__DM2 EQU CYREG_PRT0_DM2
IORQ_n__DR EQU CYREG_PRT0_DR
IORQ_n__INP_DIS EQU CYREG_PRT0_INP_DIS
IORQ_n__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
IORQ_n__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
IORQ_n__LCD_EN EQU CYREG_PRT0_LCD_EN
IORQ_n__MASK EQU 0x10
IORQ_n__PORT EQU 0
IORQ_n__PRT EQU CYREG_PRT0_PRT
IORQ_n__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
IORQ_n__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
IORQ_n__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
IORQ_n__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
IORQ_n__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
IORQ_n__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
IORQ_n__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
IORQ_n__PS EQU CYREG_PRT0_PS
IORQ_n__SHIFT EQU 4
IORQ_n__SLW EQU CYREG_PRT0_SLW

; IOWR_n
IOWR_n__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
IOWR_n__0__MASK EQU 0x01
IOWR_n__0__PC EQU CYREG_PRT0_PC0
IOWR_n__0__PORT EQU 0
IOWR_n__0__SHIFT EQU 0
IOWR_n__AG EQU CYREG_PRT0_AG
IOWR_n__AMUX EQU CYREG_PRT0_AMUX
IOWR_n__BIE EQU CYREG_PRT0_BIE
IOWR_n__BIT_MASK EQU CYREG_PRT0_BIT_MASK
IOWR_n__BYP EQU CYREG_PRT0_BYP
IOWR_n__CTL EQU CYREG_PRT0_CTL
IOWR_n__DM0 EQU CYREG_PRT0_DM0
IOWR_n__DM1 EQU CYREG_PRT0_DM1
IOWR_n__DM2 EQU CYREG_PRT0_DM2
IOWR_n__DR EQU CYREG_PRT0_DR
IOWR_n__INP_DIS EQU CYREG_PRT0_INP_DIS
IOWR_n__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
IOWR_n__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
IOWR_n__LCD_EN EQU CYREG_PRT0_LCD_EN
IOWR_n__MASK EQU 0x01
IOWR_n__PORT EQU 0
IOWR_n__PRT EQU CYREG_PRT0_PRT
IOWR_n__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
IOWR_n__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
IOWR_n__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
IOWR_n__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
IOWR_n__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
IOWR_n__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
IOWR_n__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
IOWR_n__PS EQU CYREG_PRT0_PS
IOWR_n__SHIFT EQU 0
IOWR_n__SLW EQU CYREG_PRT0_SLW

; MREQ_n
MREQ_n__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
MREQ_n__0__MASK EQU 0x04
MREQ_n__0__PC EQU CYREG_PRT0_PC2
MREQ_n__0__PORT EQU 0
MREQ_n__0__SHIFT EQU 2
MREQ_n__AG EQU CYREG_PRT0_AG
MREQ_n__AMUX EQU CYREG_PRT0_AMUX
MREQ_n__BIE EQU CYREG_PRT0_BIE
MREQ_n__BIT_MASK EQU CYREG_PRT0_BIT_MASK
MREQ_n__BYP EQU CYREG_PRT0_BYP
MREQ_n__CTL EQU CYREG_PRT0_CTL
MREQ_n__DM0 EQU CYREG_PRT0_DM0
MREQ_n__DM1 EQU CYREG_PRT0_DM1
MREQ_n__DM2 EQU CYREG_PRT0_DM2
MREQ_n__DR EQU CYREG_PRT0_DR
MREQ_n__INP_DIS EQU CYREG_PRT0_INP_DIS
MREQ_n__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
MREQ_n__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
MREQ_n__LCD_EN EQU CYREG_PRT0_LCD_EN
MREQ_n__MASK EQU 0x04
MREQ_n__PORT EQU 0
MREQ_n__PRT EQU CYREG_PRT0_PRT
MREQ_n__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
MREQ_n__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
MREQ_n__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
MREQ_n__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
MREQ_n__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
MREQ_n__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
MREQ_n__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
MREQ_n__PS EQU CYREG_PRT0_PS
MREQ_n__SHIFT EQU 2
MREQ_n__SLW EQU CYREG_PRT0_SLW

; CPU_A14
CPU_A14__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
CPU_A14__0__MASK EQU 0x08
CPU_A14__0__PC EQU CYREG_PRT0_PC3
CPU_A14__0__PORT EQU 0
CPU_A14__0__SHIFT EQU 3
CPU_A14__AG EQU CYREG_PRT0_AG
CPU_A14__AMUX EQU CYREG_PRT0_AMUX
CPU_A14__BIE EQU CYREG_PRT0_BIE
CPU_A14__BIT_MASK EQU CYREG_PRT0_BIT_MASK
CPU_A14__BYP EQU CYREG_PRT0_BYP
CPU_A14__CTL EQU CYREG_PRT0_CTL
CPU_A14__DM0 EQU CYREG_PRT0_DM0
CPU_A14__DM1 EQU CYREG_PRT0_DM1
CPU_A14__DM2 EQU CYREG_PRT0_DM2
CPU_A14__DR EQU CYREG_PRT0_DR
CPU_A14__INP_DIS EQU CYREG_PRT0_INP_DIS
CPU_A14__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
CPU_A14__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
CPU_A14__LCD_EN EQU CYREG_PRT0_LCD_EN
CPU_A14__MASK EQU 0x08
CPU_A14__PORT EQU 0
CPU_A14__PRT EQU CYREG_PRT0_PRT
CPU_A14__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
CPU_A14__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
CPU_A14__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
CPU_A14__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
CPU_A14__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
CPU_A14__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
CPU_A14__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
CPU_A14__PS EQU CYREG_PRT0_PS
CPU_A14__SHIFT EQU 3
CPU_A14__SLW EQU CYREG_PRT0_SLW

; CPU_A15
CPU_A15__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
CPU_A15__0__MASK EQU 0x40
CPU_A15__0__PC EQU CYREG_PRT0_PC6
CPU_A15__0__PORT EQU 0
CPU_A15__0__SHIFT EQU 6
CPU_A15__AG EQU CYREG_PRT0_AG
CPU_A15__AMUX EQU CYREG_PRT0_AMUX
CPU_A15__BIE EQU CYREG_PRT0_BIE
CPU_A15__BIT_MASK EQU CYREG_PRT0_BIT_MASK
CPU_A15__BYP EQU CYREG_PRT0_BYP
CPU_A15__CTL EQU CYREG_PRT0_CTL
CPU_A15__DM0 EQU CYREG_PRT0_DM0
CPU_A15__DM1 EQU CYREG_PRT0_DM1
CPU_A15__DM2 EQU CYREG_PRT0_DM2
CPU_A15__DR EQU CYREG_PRT0_DR
CPU_A15__INP_DIS EQU CYREG_PRT0_INP_DIS
CPU_A15__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
CPU_A15__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
CPU_A15__LCD_EN EQU CYREG_PRT0_LCD_EN
CPU_A15__MASK EQU 0x40
CPU_A15__PORT EQU 0
CPU_A15__PRT EQU CYREG_PRT0_PRT
CPU_A15__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
CPU_A15__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
CPU_A15__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
CPU_A15__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
CPU_A15__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
CPU_A15__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
CPU_A15__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
CPU_A15__PS EQU CYREG_PRT0_PS
CPU_A15__SHIFT EQU 6
CPU_A15__SLW EQU CYREG_PRT0_SLW

; CPU_CLK
CPU_CLK__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
CPU_CLK__0__MASK EQU 0x02
CPU_CLK__0__PC EQU CYREG_PRT0_PC1
CPU_CLK__0__PORT EQU 0
CPU_CLK__0__SHIFT EQU 1
CPU_CLK__AG EQU CYREG_PRT0_AG
CPU_CLK__AMUX EQU CYREG_PRT0_AMUX
CPU_CLK__BIE EQU CYREG_PRT0_BIE
CPU_CLK__BIT_MASK EQU CYREG_PRT0_BIT_MASK
CPU_CLK__BYP EQU CYREG_PRT0_BYP
CPU_CLK__CTL EQU CYREG_PRT0_CTL
CPU_CLK__DM0 EQU CYREG_PRT0_DM0
CPU_CLK__DM1 EQU CYREG_PRT0_DM1
CPU_CLK__DM2 EQU CYREG_PRT0_DM2
CPU_CLK__DR EQU CYREG_PRT0_DR
CPU_CLK__INP_DIS EQU CYREG_PRT0_INP_DIS
CPU_CLK__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
CPU_CLK__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
CPU_CLK__LCD_EN EQU CYREG_PRT0_LCD_EN
CPU_CLK__MASK EQU 0x02
CPU_CLK__PORT EQU 0
CPU_CLK__PRT EQU CYREG_PRT0_PRT
CPU_CLK__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
CPU_CLK__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
CPU_CLK__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
CPU_CLK__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
CPU_CLK__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
CPU_CLK__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
CPU_CLK__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
CPU_CLK__PS EQU CYREG_PRT0_PS
CPU_CLK__SHIFT EQU 1
CPU_CLK__SLW EQU CYREG_PRT0_SLW

; Clock_1
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x00
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x01
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x01

; EEPCS_n
EEPCS_n__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
EEPCS_n__0__MASK EQU 0x01
EEPCS_n__0__PC EQU CYREG_PRT2_PC0
EEPCS_n__0__PORT EQU 2
EEPCS_n__0__SHIFT EQU 0
EEPCS_n__AG EQU CYREG_PRT2_AG
EEPCS_n__AMUX EQU CYREG_PRT2_AMUX
EEPCS_n__BIE EQU CYREG_PRT2_BIE
EEPCS_n__BIT_MASK EQU CYREG_PRT2_BIT_MASK
EEPCS_n__BYP EQU CYREG_PRT2_BYP
EEPCS_n__CTL EQU CYREG_PRT2_CTL
EEPCS_n__DM0 EQU CYREG_PRT2_DM0
EEPCS_n__DM1 EQU CYREG_PRT2_DM1
EEPCS_n__DM2 EQU CYREG_PRT2_DM2
EEPCS_n__DR EQU CYREG_PRT2_DR
EEPCS_n__INP_DIS EQU CYREG_PRT2_INP_DIS
EEPCS_n__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
EEPCS_n__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
EEPCS_n__LCD_EN EQU CYREG_PRT2_LCD_EN
EEPCS_n__MASK EQU 0x01
EEPCS_n__PORT EQU 2
EEPCS_n__PRT EQU CYREG_PRT2_PRT
EEPCS_n__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
EEPCS_n__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
EEPCS_n__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
EEPCS_n__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
EEPCS_n__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
EEPCS_n__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
EEPCS_n__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
EEPCS_n__PS EQU CYREG_PRT2_PS
EEPCS_n__SHIFT EQU 0
EEPCS_n__SLW EQU CYREG_PRT2_SLW

; SIOCS_n
SIOCS_n__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
SIOCS_n__0__MASK EQU 0x02
SIOCS_n__0__PC EQU CYREG_PRT2_PC1
SIOCS_n__0__PORT EQU 2
SIOCS_n__0__SHIFT EQU 1
SIOCS_n__AG EQU CYREG_PRT2_AG
SIOCS_n__AMUX EQU CYREG_PRT2_AMUX
SIOCS_n__BIE EQU CYREG_PRT2_BIE
SIOCS_n__BIT_MASK EQU CYREG_PRT2_BIT_MASK
SIOCS_n__BYP EQU CYREG_PRT2_BYP
SIOCS_n__CTL EQU CYREG_PRT2_CTL
SIOCS_n__DM0 EQU CYREG_PRT2_DM0
SIOCS_n__DM1 EQU CYREG_PRT2_DM1
SIOCS_n__DM2 EQU CYREG_PRT2_DM2
SIOCS_n__DR EQU CYREG_PRT2_DR
SIOCS_n__INP_DIS EQU CYREG_PRT2_INP_DIS
SIOCS_n__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
SIOCS_n__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
SIOCS_n__LCD_EN EQU CYREG_PRT2_LCD_EN
SIOCS_n__MASK EQU 0x02
SIOCS_n__PORT EQU 2
SIOCS_n__PRT EQU CYREG_PRT2_PRT
SIOCS_n__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
SIOCS_n__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
SIOCS_n__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
SIOCS_n__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
SIOCS_n__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
SIOCS_n__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
SIOCS_n__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
SIOCS_n__PS EQU CYREG_PRT2_PS
SIOCS_n__SHIFT EQU 1
SIOCS_n__SLW EQU CYREG_PRT2_SLW

; CRESET_n
CRESET_n__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
CRESET_n__0__MASK EQU 0x40
CRESET_n__0__PC EQU CYREG_PRT1_PC6
CRESET_n__0__PORT EQU 1
CRESET_n__0__SHIFT EQU 6
CRESET_n__AG EQU CYREG_PRT1_AG
CRESET_n__AMUX EQU CYREG_PRT1_AMUX
CRESET_n__BIE EQU CYREG_PRT1_BIE
CRESET_n__BIT_MASK EQU CYREG_PRT1_BIT_MASK
CRESET_n__BYP EQU CYREG_PRT1_BYP
CRESET_n__CTL EQU CYREG_PRT1_CTL
CRESET_n__DM0 EQU CYREG_PRT1_DM0
CRESET_n__DM1 EQU CYREG_PRT1_DM1
CRESET_n__DM2 EQU CYREG_PRT1_DM2
CRESET_n__DR EQU CYREG_PRT1_DR
CRESET_n__INP_DIS EQU CYREG_PRT1_INP_DIS
CRESET_n__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
CRESET_n__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
CRESET_n__LCD_EN EQU CYREG_PRT1_LCD_EN
CRESET_n__MASK EQU 0x40
CRESET_n__PORT EQU 1
CRESET_n__PRT EQU CYREG_PRT1_PRT
CRESET_n__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
CRESET_n__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
CRESET_n__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
CRESET_n__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
CRESET_n__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
CRESET_n__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
CRESET_n__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
CRESET_n__PS EQU CYREG_PRT1_PS
CRESET_n__SHIFT EQU 6
CRESET_n__SLW EQU CYREG_PRT1_SLW

; MAIN_CLK
MAIN_CLK__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
MAIN_CLK__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
MAIN_CLK__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
MAIN_CLK__CFG2_SRC_SEL_MASK EQU 0x07
MAIN_CLK__INDEX EQU 0x01
MAIN_CLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
MAIN_CLK__PM_ACT_MSK EQU 0x02
MAIN_CLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
MAIN_CLK__PM_STBY_MSK EQU 0x02

; WRESET_n
WRESET_n__0__INTTYPE EQU CYREG_PICU15_INTTYPE4
WRESET_n__0__MASK EQU 0x10
WRESET_n__0__PC EQU CYREG_IO_PC_PRT15_PC4
WRESET_n__0__PORT EQU 15
WRESET_n__0__SHIFT EQU 4
WRESET_n__AG EQU CYREG_PRT15_AG
WRESET_n__AMUX EQU CYREG_PRT15_AMUX
WRESET_n__BIE EQU CYREG_PRT15_BIE
WRESET_n__BIT_MASK EQU CYREG_PRT15_BIT_MASK
WRESET_n__BYP EQU CYREG_PRT15_BYP
WRESET_n__CTL EQU CYREG_PRT15_CTL
WRESET_n__DM0 EQU CYREG_PRT15_DM0
WRESET_n__DM1 EQU CYREG_PRT15_DM1
WRESET_n__DM2 EQU CYREG_PRT15_DM2
WRESET_n__DR EQU CYREG_PRT15_DR
WRESET_n__INP_DIS EQU CYREG_PRT15_INP_DIS
WRESET_n__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
WRESET_n__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
WRESET_n__LCD_EN EQU CYREG_PRT15_LCD_EN
WRESET_n__MASK EQU 0x10
WRESET_n__PORT EQU 15
WRESET_n__PRT EQU CYREG_PRT15_PRT
WRESET_n__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
WRESET_n__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
WRESET_n__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
WRESET_n__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
WRESET_n__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
WRESET_n__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
WRESET_n__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
WRESET_n__PS EQU CYREG_PRT15_PS
WRESET_n__SHIFT EQU 4
WRESET_n__SLW EQU CYREG_PRT15_SLW

; SRAMCS1_n
SRAMCS1_n__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
SRAMCS1_n__0__MASK EQU 0x04
SRAMCS1_n__0__PC EQU CYREG_PRT2_PC2
SRAMCS1_n__0__PORT EQU 2
SRAMCS1_n__0__SHIFT EQU 2
SRAMCS1_n__AG EQU CYREG_PRT2_AG
SRAMCS1_n__AMUX EQU CYREG_PRT2_AMUX
SRAMCS1_n__BIE EQU CYREG_PRT2_BIE
SRAMCS1_n__BIT_MASK EQU CYREG_PRT2_BIT_MASK
SRAMCS1_n__BYP EQU CYREG_PRT2_BYP
SRAMCS1_n__CTL EQU CYREG_PRT2_CTL
SRAMCS1_n__DM0 EQU CYREG_PRT2_DM0
SRAMCS1_n__DM1 EQU CYREG_PRT2_DM1
SRAMCS1_n__DM2 EQU CYREG_PRT2_DM2
SRAMCS1_n__DR EQU CYREG_PRT2_DR
SRAMCS1_n__INP_DIS EQU CYREG_PRT2_INP_DIS
SRAMCS1_n__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
SRAMCS1_n__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
SRAMCS1_n__LCD_EN EQU CYREG_PRT2_LCD_EN
SRAMCS1_n__MASK EQU 0x04
SRAMCS1_n__PORT EQU 2
SRAMCS1_n__PRT EQU CYREG_PRT2_PRT
SRAMCS1_n__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
SRAMCS1_n__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
SRAMCS1_n__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
SRAMCS1_n__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
SRAMCS1_n__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
SRAMCS1_n__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
SRAMCS1_n__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
SRAMCS1_n__PS EQU CYREG_PRT2_PS
SRAMCS1_n__SHIFT EQU 2
SRAMCS1_n__SLW EQU CYREG_PRT2_SLW

; SRAMCS2_n
SRAMCS2_n__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
SRAMCS2_n__0__MASK EQU 0x10
SRAMCS2_n__0__PC EQU CYREG_PRT2_PC4
SRAMCS2_n__0__PORT EQU 2
SRAMCS2_n__0__SHIFT EQU 4
SRAMCS2_n__AG EQU CYREG_PRT2_AG
SRAMCS2_n__AMUX EQU CYREG_PRT2_AMUX
SRAMCS2_n__BIE EQU CYREG_PRT2_BIE
SRAMCS2_n__BIT_MASK EQU CYREG_PRT2_BIT_MASK
SRAMCS2_n__BYP EQU CYREG_PRT2_BYP
SRAMCS2_n__CTL EQU CYREG_PRT2_CTL
SRAMCS2_n__DM0 EQU CYREG_PRT2_DM0
SRAMCS2_n__DM1 EQU CYREG_PRT2_DM1
SRAMCS2_n__DM2 EQU CYREG_PRT2_DM2
SRAMCS2_n__DR EQU CYREG_PRT2_DR
SRAMCS2_n__INP_DIS EQU CYREG_PRT2_INP_DIS
SRAMCS2_n__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
SRAMCS2_n__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
SRAMCS2_n__LCD_EN EQU CYREG_PRT2_LCD_EN
SRAMCS2_n__MASK EQU 0x10
SRAMCS2_n__PORT EQU 2
SRAMCS2_n__PRT EQU CYREG_PRT2_PRT
SRAMCS2_n__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
SRAMCS2_n__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
SRAMCS2_n__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
SRAMCS2_n__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
SRAMCS2_n__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
SRAMCS2_n__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
SRAMCS2_n__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
SRAMCS2_n__PS EQU CYREG_PRT2_PS
SRAMCS2_n__SHIFT EQU 4
SRAMCS2_n__SLW EQU CYREG_PRT2_SLW

; RESET_CTRL_REG
RESET_CTRL_REG_Sync_ctrl_reg__0__MASK EQU 0x01
RESET_CTRL_REG_Sync_ctrl_reg__0__POS EQU 0
RESET_CTRL_REG_Sync_ctrl_reg__1__MASK EQU 0x02
RESET_CTRL_REG_Sync_ctrl_reg__1__POS EQU 1
RESET_CTRL_REG_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
RESET_CTRL_REG_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
RESET_CTRL_REG_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
RESET_CTRL_REG_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
RESET_CTRL_REG_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
RESET_CTRL_REG_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB04_05_MSK
RESET_CTRL_REG_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
RESET_CTRL_REG_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB04_05_MSK
RESET_CTRL_REG_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
RESET_CTRL_REG_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
RESET_CTRL_REG_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB04_CTL
RESET_CTRL_REG_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB04_ST_CTL
RESET_CTRL_REG_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB04_CTL
RESET_CTRL_REG_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB04_ST_CTL
RESET_CTRL_REG_Sync_ctrl_reg__MASK EQU 0x03
RESET_CTRL_REG_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
RESET_CTRL_REG_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
RESET_CTRL_REG_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB04_MSK

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 66352499
BCLK__BUS_CLK__KHZ EQU 66352
BCLK__BUS_CLK__MHZ EQU 66
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E133069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000000
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP EQU 1
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
