; Top Design: "RRAM_Project_lib:RRAM_Test:schematic"
; Netlisted using Hierarchy Policy: "Standard"

Options ResourceUsage=yes UseNutmegFormat=no EnableOptim=no TopDesignName="RRAM_Project_lib:RRAM_Test:schematic" DcopOutputNodeVoltages=yes DcopOutputPinCurrents=yes DcopOutputAllSweepPoints=no DcopOutputDcopType=0
simulator lang = spectre
global 0
ahdl_include "C:/ADS/RRAM_Project/RRAM_Project_lib/%%R%%R%%A%%M_%%Cell/veriloga/veriloga.va"


simulator lang = ads
simulator lang = spectre
X1 (V_in 0 N__3 N__1) RRAM
simulator lang = ads
#uselib "ckt" , "VtPulseDT"
VtPulseDT:SRC1  N__5 N__0 Vlow=0 V Vhigh=0.5 V Delay=0 msec Width=1 msec Period=2 msec Rout=1 Ohm 
#uselib "ckt" , "VtPulseDT"
VtPulseDT:SRC2  N__0 0 Vlow=0 V Vhigh=-1 Delay=200 msec Width=1 msec Period=2 msec Rout=1 Ohm 
Tran:Tran1 StartTime=0.0 msec StopTime=400 msec MaxTimeStep=10 usec LimitStepForTL=yes TimeStepControl=2 TruncTol=7.0 ChargeTol=1.0e-14 IntegMethod=0 MaxGearOrder=2 \
Mu=0.5 MaxOrder=4 Freq[1]=1.0 GHz Order[1]=3 HB_Window=no \
HB_Sol=no ImpApprox=no ShortTL_Delay=1.0 psec ImpMode=1 UseInitCond=no \
LoadGminDC=no CheckKCL=yes CheckOnlyDeltaV=yes OverloadAlert=no DeviceBypass=no \
MaxIters=10 MaxItersDC=200 DevOpPtLevel=0 StatusLevel=2 OutputAllPoints=yes \
NoiseScale=1 ImpEnforcePassivity=yes ImpSkipTotalEnergy=1000 ImpLFEOn=yes \
OutputPlan="Tran1_Output" 

OutputPlan:Tran1_Output \
      Type="Output" \
      UseNodeNestLevel=yes \
      NodeNestLevel=2 \
      UseEquationNestLevel=yes \
      EquationNestLevel=2 \
      UseSavedEquationNestLevel=yes \
      SavedEquationNestLevel=2 \
      UseDeviceCurrentNestLevel=no \
      DeviceCurrentNestLevel=0 \
      DeviceCurrentDeviceType="All" \
      DeviceCurrentSymSyntax=yes \
      UseCurrentNestLevel=yes \
      CurrentNestLevel=999 \
      UseDeviceVoltageNestLevel=no \
      DeviceVoltageNestLevel=0 \
      DeviceVoltageDeviceType="All"

Short:I_Probe1  N__5 V_in Mode=0 SaveCurrent=yes 
