DESIGN design_1
PART xc7a50tfgg484-1

CELL mem/ram_reg
  TILE BRAM_L_X6Y20
  CELLTYPE RAMB18E1
  CELLPLACEMENT RAMB18_X0Y8
  MEM.PORTA.DATA_BIT_LAYOUT p0_d16
  RTL_RAM_NAME ram
  RAM_EXTENSION_A NONE
  RAM_MODE TDP
  READ_WIDTH_A 18
  READ_WIDTH_B 18
  WRITE_WIDTH_A 18
  WRITE_WIDTH_B 18
  RAM_OFFSET NONE
  BRAM_ADDR_BEGIN 0
  BRAM_ADDR_END 1023
  BRAM_SLICE_BEGIN 0
  BRAM_SLICE_END 15
  RAM_ADDR_BEGIN NONE
  RAM_ADDR_END NONE
  RAM_SLICE_BEGIN NONE
  RAM_SLICE_END NONE
ENDCELL
