

================================================================
== Synthesis Summary Report of 'basic_output'
================================================================
+ General Information: 
    * Date:           Sat Feb 25 13:31:30 2023
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        Basic_Output
    * Solution:       sol1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------+------+------+---------+--------+----------+---------+------+----------+------+----+---+----+-----+
    |     Modules    | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |    |   |    |     |
    |     & Loops    | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP| FF| LUT| URAM|
    +----------------+------+------+---------+--------+----------+---------+------+----------+------+----+---+----+-----+
    |+ basic_output  |     -|  7.30|        0|   0.000|         -|        1|     -|        no|     -|   -|  -|   -|    -|
    +----------------+------+------+---------+--------+----------+---------+------+----------+------+----+---+----+-----+


================================================================
== HW Interfaces
================================================================
* Other Ports
+-----------+--------+----------+
| Interface | Mode   | Bitwidth |
+-----------+--------+----------+
| o         | ap_vld | 3        |
+-----------+--------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+------------+
| Argument | Direction | Datatype   |
+----------+-----------+------------+
| o        | out       | ap_int<3>* |
+----------+-----------+------------+

* SW-to-HW Mapping
+----------+--------------+---------+
| Argument | HW Interface | HW Type |
+----------+--------------+---------+
| o        | o            | port    |
| o        | o_ap_vld     | port    |
+----------+--------------+---------+


================================================================
== Bind Op Report
================================================================
  No bind op info in design

================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
  No pragmas found

