#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Jan 25 21:53:47 2020
# Process ID: 4546
# Current directory: /home/trevor/dev/myelect/vivado_video/XVES_0015/proj_1/proj_1.runs/test_VPG_bd_video_pattern_genera_0_0_synth_1
# Command line: vivado -log test_VPG_bd_video_pattern_genera_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source test_VPG_bd_video_pattern_genera_0_0.tcl
# Log file: /home/trevor/dev/myelect/vivado_video/XVES_0015/proj_1/proj_1.runs/test_VPG_bd_video_pattern_genera_0_0_synth_1/test_VPG_bd_video_pattern_genera_0_0.vds
# Journal file: /home/trevor/dev/myelect/vivado_video/XVES_0015/proj_1/proj_1.runs/test_VPG_bd_video_pattern_genera_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source test_VPG_bd_video_pattern_genera_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/trevor/dev/myelect/vivado_video/XVES_0015/src/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.1/data/ip'.
Command: synth_design -top test_VPG_bd_video_pattern_genera_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4597 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1711.590 ; gain = 152.688 ; free physical = 10096 ; free virtual = 27582
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'test_VPG_bd_video_pattern_genera_0_0' [/home/trevor/dev/myelect/vivado_video/XVES_0015/proj_1/proj_1.srcs/sources_1/bd/test_VPG_bd/ip/test_VPG_bd_video_pattern_genera_0_0/synth/test_VPG_bd_video_pattern_genera_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'video_pattern_generator' [/home/trevor/dev/myelect/vivado_video/XVES_0015/proj_1/proj_1.srcs/sources_1/bd/test_VPG_bd/ipshared/80ec/hdl/verilog/video_pattern_generator.v:12]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state5 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/trevor/dev/myelect/vivado_video/XVES_0015/proj_1/proj_1.srcs/sources_1/bd/test_VPG_bd/ipshared/80ec/hdl/verilog/video_pattern_generator.v:55]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/dev/myelect/vivado_video/XVES_0015/proj_1/proj_1.srcs/sources_1/bd/test_VPG_bd/ipshared/80ec/hdl/verilog/video_pattern_generator.v:800]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/dev/myelect/vivado_video/XVES_0015/proj_1/proj_1.srcs/sources_1/bd/test_VPG_bd/ipshared/80ec/hdl/verilog/video_pattern_generator.v:802]
WARNING: [Synth 8-6014] Unused sequential element m_axis_video_V_data_V_1_sel_rd_reg was removed.  [/home/trevor/dev/myelect/vivado_video/XVES_0015/proj_1/proj_1.srcs/sources_1/bd/test_VPG_bd/ipshared/80ec/hdl/verilog/video_pattern_generator.v:233]
WARNING: [Synth 8-6014] Unused sequential element m_axis_video_V_dest_V_1_sel_rd_reg was removed.  [/home/trevor/dev/myelect/vivado_video/XVES_0015/proj_1/proj_1.srcs/sources_1/bd/test_VPG_bd/ipshared/80ec/hdl/verilog/video_pattern_generator.v:259]
WARNING: [Synth 8-6014] Unused sequential element m_axis_video_V_id_V_1_sel_rd_reg was removed.  [/home/trevor/dev/myelect/vivado_video/XVES_0015/proj_1/proj_1.srcs/sources_1/bd/test_VPG_bd/ipshared/80ec/hdl/verilog/video_pattern_generator.v:285]
WARNING: [Synth 8-6014] Unused sequential element m_axis_video_V_keep_V_1_sel_rd_reg was removed.  [/home/trevor/dev/myelect/vivado_video/XVES_0015/proj_1/proj_1.srcs/sources_1/bd/test_VPG_bd/ipshared/80ec/hdl/verilog/video_pattern_generator.v:311]
WARNING: [Synth 8-6014] Unused sequential element m_axis_video_V_strb_V_1_sel_rd_reg was removed.  [/home/trevor/dev/myelect/vivado_video/XVES_0015/proj_1/proj_1.srcs/sources_1/bd/test_VPG_bd/ipshared/80ec/hdl/verilog/video_pattern_generator.v:373]
INFO: [Synth 8-6155] done synthesizing module 'video_pattern_generator' (1#1) [/home/trevor/dev/myelect/vivado_video/XVES_0015/proj_1/proj_1.srcs/sources_1/bd/test_VPG_bd/ipshared/80ec/hdl/verilog/video_pattern_generator.v:12]
INFO: [Synth 8-6155] done synthesizing module 'test_VPG_bd_video_pattern_genera_0_0' (2#1) [/home/trevor/dev/myelect/vivado_video/XVES_0015/proj_1/proj_1.srcs/sources_1/bd/test_VPG_bd/ip/test_VPG_bd_video_pattern_genera_0_0/synth/test_VPG_bd_video_pattern_genera_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1765.340 ; gain = 206.438 ; free physical = 10104 ; free virtual = 27591
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1768.309 ; gain = 209.406 ; free physical = 10101 ; free virtual = 27588
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1768.309 ; gain = 209.406 ; free physical = 10101 ; free virtual = 27588
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/trevor/dev/myelect/vivado_video/XVES_0015/proj_1/proj_1.srcs/sources_1/bd/test_VPG_bd/ip/test_VPG_bd_video_pattern_genera_0_0/constraints/video_pattern_generator_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/trevor/dev/myelect/vivado_video/XVES_0015/proj_1/proj_1.srcs/sources_1/bd/test_VPG_bd/ip/test_VPG_bd_video_pattern_genera_0_0/constraints/video_pattern_generator_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/trevor/dev/myelect/vivado_video/XVES_0015/proj_1/proj_1.runs/test_VPG_bd_video_pattern_genera_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/trevor/dev/myelect/vivado_video/XVES_0015/proj_1/proj_1.runs/test_VPG_bd_video_pattern_genera_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1946.996 ; gain = 0.000 ; free physical = 9964 ; free virtual = 27451
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1952.934 ; gain = 5.938 ; free physical = 9963 ; free virtual = 27451
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1952.934 ; gain = 394.031 ; free physical = 10072 ; free virtual = 27561
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1952.934 ; gain = 394.031 ; free physical = 10072 ; free virtual = 27561
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/trevor/dev/myelect/vivado_video/XVES_0015/proj_1/proj_1.runs/test_VPG_bd_video_pattern_genera_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1952.934 ; gain = 394.031 ; free physical = 10072 ; free virtual = 27561
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1952.934 ; gain = 394.031 ; free physical = 10063 ; free virtual = 27552
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 29    
	   2 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module video_pattern_generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 29    
	   2 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1952.934 ; gain = 394.031 ; free physical = 10048 ; free virtual = 27540
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1952.934 ; gain = 394.031 ; free physical = 9925 ; free virtual = 27417
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1952.934 ; gain = 394.031 ; free physical = 9921 ; free virtual = 27413
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1952.934 ; gain = 394.031 ; free physical = 9920 ; free virtual = 27412
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1952.934 ; gain = 394.031 ; free physical = 9921 ; free virtual = 27412
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1952.934 ; gain = 394.031 ; free physical = 9921 ; free virtual = 27412
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1952.934 ; gain = 394.031 ; free physical = 9921 ; free virtual = 27412
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1952.934 ; gain = 394.031 ; free physical = 9921 ; free virtual = 27412
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1952.934 ; gain = 394.031 ; free physical = 9921 ; free virtual = 27412
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1952.934 ; gain = 394.031 ; free physical = 9921 ; free virtual = 27412
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     5|
|2     |LUT1   |     3|
|3     |LUT2   |     5|
|4     |LUT3   |    10|
|5     |LUT4   |    29|
|6     |LUT5   |    29|
|7     |LUT6   |    31|
|8     |FDRE   |    80|
|9     |FDSE   |     1|
+------+-------+------+

Report Instance Areas: 
+------+---------+------------------------+------+
|      |Instance |Module                  |Cells |
+------+---------+------------------------+------+
|1     |top      |                        |   193|
|2     |  inst   |video_pattern_generator |   193|
+------+---------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1952.934 ; gain = 394.031 ; free physical = 9921 ; free virtual = 27412
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1952.934 ; gain = 209.406 ; free physical = 9975 ; free virtual = 27467
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1952.934 ; gain = 394.031 ; free physical = 9975 ; free virtual = 27467
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1952.934 ; gain = 0.000 ; free physical = 9921 ; free virtual = 27413
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1952.934 ; gain = 517.344 ; free physical = 10020 ; free virtual = 27512
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1952.934 ; gain = 0.000 ; free physical = 10020 ; free virtual = 27512
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/trevor/dev/myelect/vivado_video/XVES_0015/proj_1/proj_1.runs/test_VPG_bd_video_pattern_genera_0_0_synth_1/test_VPG_bd_video_pattern_genera_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP test_VPG_bd_video_pattern_genera_0_0, cache-ID = d4eb9d8f6ebe2f2a
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1976.945 ; gain = 0.000 ; free physical = 10016 ; free virtual = 27508
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/trevor/dev/myelect/vivado_video/XVES_0015/proj_1/proj_1.runs/test_VPG_bd_video_pattern_genera_0_0_synth_1/test_VPG_bd_video_pattern_genera_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file test_VPG_bd_video_pattern_genera_0_0_utilization_synth.rpt -pb test_VPG_bd_video_pattern_genera_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jan 25 21:54:14 2020...
