MIG: 02:32:47 : Running customizer.xit
MIG: 02:32:47 : ################# RUNNING MIG INTERACTIVE ###################
MIG: 02:32:47 : Writing IN file for 'mb_subsystem_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: c:/Users/glenn/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-100532-win7/coregen/mb_subsystem_mig_7series_0_0
MIG: 02:32:47 : synp_flow:  -- synthesis_mode: Other
MIG: 02:32:47 : outputDirectory: c:/Users/glenn/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-100532-win7/coregen/mb_subsystem_mig_7series_0_0/_tmp/
MIG: 02:32:47 : vivado_mode: xpg_bd
MIG: 02:32:47 : HDL Language: Verilog
MIG: 02:32:47 : compInfo: false
MIG: 02:32:47 : Running G:/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/glenn/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-100532-win7/coregen/mb_subsystem_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/glenn/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-100532-win7/coregen/mb_subsystem_mig_7series_0_0/xil_txt.out ... 
MIG: 02:36:41 : XML_INPUT_FILE: c:/Users/glenn/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-100532-win7/coregen/mb_subsystem_mig_7series_0_0/mig_a.prj
MIG: 02:36:41 : Component_Name: mb_subsystem_mig_7series_0_0
MIG: 02:36:41 : Moving mb_subsystem_mig_7series_0_0 ...
MIG: 02:36:41 : Moving mb_subsystem_mig_7series_0_0.veo ...
MIG: 02:36:41 : Moving mb_subsystem_mig_7series_0_0_xmdf.tcl ...
MIG: 02:36:41 : Sending back 0
MIG: 02:36:42 : xml_input_file: mig_a.prj
MIG: 02:36:42 : abs: C:/xilinx_work/kc705_lwip_design/project_2/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mig_a.prj
MIG: 02:36:42 : xml_input_file: mig_a.prj
MIG: 02:36:42 : abs: C:/xilinx_work/kc705_lwip_design/project_2/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mig_a.prj
MIG: 02:36:42 : In updateAllModelParams
MIG: 02:36:42 : IGN:     <ModuleName>mb_subsystem_mig_7series_0_0</ModuleName> <==>     <ModuleName>mb_subsystem_mig_7series_0_0</ModuleName> 
MIG: 02:36:42 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 02:36:42 : XGUI hdlLanguage: Verilog
MIG: 02:36:42 : xgui vivado_mode: xpg_bd
MIG: 02:36:42 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 02:36:42 : Reading C:/xilinx_work/kc705_lwip_design/project_2/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/mb_subsystem_mig_7series_0_0.v ...
MIG: 02:36:43 : 1
MIG: 02:36:43 : Inside fn mem: DDR3
MIG: 02:36:43 : QDRII+ Inside fn ui: 100000000
MIG: 02:36:43 : 
MIG: 02:36:43 : 1
MIG: 02:36:43 : 100000000
MIG: 02:36:43 : 
MIG: 02:36:43 :  polarity_value: 0
MIG: 02:36:43 : ACTIVE_HIGH
MIG: 02:36:43 : 
MIG: 02:36:43 : 
MIG: 02:36:43 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 02:36:43 : 
MIG: 02:36:43 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 02:36:43 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 02:36:43 : 
MIG: 02:36:43 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 02:36:43 : 
MIG: 02:36:43 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 02:36:43 : 
MIG: 02:36:43 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 02:36:43 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 02:36:43 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 02:36:43 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 02:36:43 : 8
MIG: 02:36:43 :  Valid Param: DDR3_DM_WIDTH ==> 8
MIG: 02:36:43 : 64
MIG: 02:36:43 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 02:36:43 : 8
MIG: 02:36:43 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 02:36:43 : 3
MIG: 02:36:43 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 02:36:43 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 02:36:43 : 
MIG: 02:36:43 :  Valid Param: ECC ==> OFF
MIG: 02:36:43 : 64
MIG: 02:36:43 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 02:36:43 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 02:36:43 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 02:36:43 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "ROW_BANK_COLUMN"
MIG: 02:36:43 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 02:36:43 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 02:36:43 : 
MIG: 02:36:43 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 02:36:43 : 
MIG: 02:36:43 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 02:36:43 : 28
MIG: 02:36:43 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 02:36:43 : 
MIG: 02:36:43 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 02:36:43 : 
MIG: 02:36:43 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 02:36:43 : 
MIG: 02:36:43 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 02:36:43 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 02:36:43 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 02:36:43 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 02:36:43 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 02:36:43 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 02:36:43 :  Invalid Param: DDR3_AL ==> "0"
MIG: 02:36:43 :  Invalid Param: DDR3_nAL ==> 0
MIG: 02:36:43 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 02:36:43 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 02:36:43 :  Invalid Param: DDR3_CL ==> 6
MIG: 02:36:43 :  Invalid Param: DDR3_CWL ==> 5
MIG: 02:36:43 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 02:36:43 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 02:36:43 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 02:36:43 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 02:36:43 : 
MIG: 02:36:43 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 02:36:43 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 02:36:43 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 02:36:43 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 02:36:43 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 02:36:43 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 02:36:43 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 02:36:43 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 02:36:43 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 02:36:43 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 02:36:43 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 02:36:43 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 02:36:43 :  Invalid Param: DDR3_tFAW ==> 30000
MIG: 02:36:43 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 02:36:43 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 02:36:43 :  Invalid Param: DDR3_tRCD ==> 13125
MIG: 02:36:43 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 02:36:43 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 02:36:43 :  Invalid Param: DDR3_tRP ==> 13125
MIG: 02:36:43 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 02:36:43 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 02:36:43 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 02:36:43 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 02:36:43 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 02:36:43 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 02:36:43 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 02:36:43 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 02:36:43 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0111
MIG: 02:36:43 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 02:36:43 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 02:36:43 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 02:36:43 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 02:36:43 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 02:36:43 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 02:36:43 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 02:36:43 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 02:36:43 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 02:36:43 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_CB0_473_FFF
MIG: 02:36:43 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 02:36:43 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_11
MIG: 02:36:43 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_111_110_109_108_107_106_10B_10A_105_104_103_102_101_100
MIG: 02:36:43 :  Invalid Param: DDR3_BANK_MAP ==> 36'h11A_115_114
MIG: 02:36:43 :  Invalid Param: DDR3_CAS_MAP ==> 12'h12A
MIG: 02:36:43 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 02:36:43 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 02:36:43 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_127
MIG: 02:36:43 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_12B
MIG: 02:36:43 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 02:36:43 :  Invalid Param: DDR3_RAS_MAP ==> 12'h125
MIG: 02:36:43 :  Invalid Param: DDR3_WE_MAP ==> 12'h124
MIG: 02:36:43 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_03_02_01_00_23_22_21_20
MIG: 02:36:43 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h200_209_206_203_204_205_202_207
MIG: 02:36:43 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h219_218_214_215_217_212_216_213
MIG: 02:36:43 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h225_224_229_226_223_222_228_227
MIG: 02:36:43 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h238_236_234_233_235_237_232_239
MIG: 02:36:43 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h005_003_000_009_007_006_004_002
MIG: 02:36:43 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h013_012_018_019_015_014_017_016
MIG: 02:36:43 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h023_027_022_029_024_025_028_026
MIG: 02:36:43 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h039_037_033_032_035_034_038_036
MIG: 02:36:43 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:36:43 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:36:43 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:36:43 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:36:43 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:36:43 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:36:43 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:36:43 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:36:43 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:36:43 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:36:43 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_031_021_011_001_231_221_211_201
MIG: 02:36:43 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 02:36:43 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 02:36:43 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 02:36:43 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 02:36:43 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 02:36:43 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 02:36:43 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 02:36:43 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 02:36:43 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 02:36:43 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 02:36:43 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 02:36:43 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 02:36:43 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 02:36:43 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 02:36:43 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 02:36:43 :  Invalid Param: DDR3_IODELAY_GRP ==> "MB_SUBSYSTEM_MIG_7SERIES_0_0_IODELAY_MIG"
MIG: 02:36:43 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "DIFFERENTIAL"
MIG: 02:36:43 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 02:36:43 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 02:36:43 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 02:36:43 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 02:36:43 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 02:36:43 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 02:36:43 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 02:36:43 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 02:36:43 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 02:36:43 : 4
MIG: 02:36:43 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 02:36:43 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 02:36:43 : 
MIG: 02:36:43 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 02:36:43 : 
MIG: 02:36:43 :  Valid Param: C_S_AXI_ID_WIDTH ==> 4
MIG: 02:36:43 : 1073741824
MIG: 02:36:43 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 02:36:43 : 30
MIG: 02:36:43 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 02:36:43 : 
MIG: 02:36:43 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 32
MIG: 02:36:43 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 02:36:43 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 02:36:43 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 02:36:43 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 02:36:43 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 02:36:43 : 
MIG: 02:36:43 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 02:36:43 : 
MIG: 02:36:43 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 02:36:43 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 02:36:43 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 02:36:43 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 02:36:43 : 
MIG: 02:36:43 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 02:36:43 : 
MIG: 02:36:43 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 02:36:43 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 02:36:43 : 
MIG: 02:36:43 : NONE
MIG: 02:36:43 : 
MIG: 02:36:43 : Same Interface
MIG: 02:36:46 : xml_input_file: mig_a.prj
MIG: 02:36:46 : abs: C:/xilinx_work/kc705_lwip_design/project_2/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mig_a.prj
MIG: 02:36:46 : In updateAllModelParams
MIG: 02:36:46 : IGN:     <ModuleName>mb_subsystem_mig_7series_0_0</ModuleName> <==>     <ModuleName>mb_subsystem_mig_7series_0_0</ModuleName> 
MIG: 02:36:46 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 02:36:46 : XGUI hdlLanguage: Verilog
MIG: 02:36:46 : xgui vivado_mode: xpg_bd
MIG: 02:36:46 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 02:36:46 : Reading C:/xilinx_work/kc705_lwip_design/project_2/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/mb_subsystem_mig_7series_0_0.v ...
MIG: 02:36:47 : 
MIG: 02:36:47 : Inside fn mem: DDR3
MIG: 02:36:47 : QDRII+ Inside fn ui: 100000000
MIG: 02:36:47 : 
MIG: 02:36:47 : 
MIG: 02:36:47 : 
MIG: 02:36:47 : 
MIG: 02:36:47 :  polarity_value: 0
MIG: 02:36:47 : 
MIG: 02:36:47 : 
MIG: 02:36:47 : 
MIG: 02:36:47 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 02:36:47 : 
MIG: 02:36:47 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 02:36:47 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 02:36:47 : 
MIG: 02:36:47 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 02:36:47 : 
MIG: 02:36:47 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 02:36:47 : 
MIG: 02:36:47 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 02:36:47 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 02:36:47 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 02:36:47 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 02:36:47 : 
MIG: 02:36:47 :  Valid Param: DDR3_DM_WIDTH ==> 8
MIG: 02:36:47 : 
MIG: 02:36:47 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 02:36:47 : 
MIG: 02:36:47 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 02:36:47 : 
MIG: 02:36:47 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 02:36:47 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 02:36:47 : 
MIG: 02:36:47 :  Valid Param: ECC ==> OFF
MIG: 02:36:47 : 
MIG: 02:36:47 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 02:36:47 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 02:36:47 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 02:36:47 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "ROW_BANK_COLUMN"
MIG: 02:36:47 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 02:36:47 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 02:36:47 : 
MIG: 02:36:47 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 02:36:47 : 
MIG: 02:36:47 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 02:36:47 : 
MIG: 02:36:47 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 02:36:47 : 
MIG: 02:36:47 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 02:36:47 : 
MIG: 02:36:47 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 02:36:47 : 
MIG: 02:36:47 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 02:36:47 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 02:36:47 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 02:36:47 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 02:36:47 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 02:36:47 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 02:36:47 :  Invalid Param: DDR3_AL ==> "0"
MIG: 02:36:47 :  Invalid Param: DDR3_nAL ==> 0
MIG: 02:36:47 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 02:36:47 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 02:36:47 :  Invalid Param: DDR3_CL ==> 6
MIG: 02:36:47 :  Invalid Param: DDR3_CWL ==> 5
MIG: 02:36:47 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 02:36:47 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 02:36:47 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 02:36:47 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 02:36:47 : 
MIG: 02:36:47 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 02:36:47 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 02:36:47 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 02:36:47 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 02:36:47 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 02:36:47 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 02:36:47 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 02:36:47 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 02:36:47 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 02:36:47 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 02:36:47 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 02:36:47 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 02:36:47 :  Invalid Param: DDR3_tFAW ==> 30000
MIG: 02:36:47 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 02:36:47 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 02:36:47 :  Invalid Param: DDR3_tRCD ==> 13125
MIG: 02:36:47 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 02:36:47 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 02:36:47 :  Invalid Param: DDR3_tRP ==> 13125
MIG: 02:36:47 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 02:36:47 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 02:36:47 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 02:36:47 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 02:36:47 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 02:36:47 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 02:36:47 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 02:36:47 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 02:36:47 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0111
MIG: 02:36:47 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 02:36:47 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 02:36:47 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 02:36:47 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 02:36:47 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 02:36:47 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 02:36:47 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 02:36:47 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 02:36:47 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 02:36:47 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_CB0_473_FFF
MIG: 02:36:47 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 02:36:47 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_11
MIG: 02:36:47 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_111_110_109_108_107_106_10B_10A_105_104_103_102_101_100
MIG: 02:36:47 :  Invalid Param: DDR3_BANK_MAP ==> 36'h11A_115_114
MIG: 02:36:47 :  Invalid Param: DDR3_CAS_MAP ==> 12'h12A
MIG: 02:36:47 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 02:36:47 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 02:36:47 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_127
MIG: 02:36:47 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_12B
MIG: 02:36:47 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 02:36:47 :  Invalid Param: DDR3_RAS_MAP ==> 12'h125
MIG: 02:36:47 :  Invalid Param: DDR3_WE_MAP ==> 12'h124
MIG: 02:36:47 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_03_02_01_00_23_22_21_20
MIG: 02:36:47 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h200_209_206_203_204_205_202_207
MIG: 02:36:47 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h219_218_214_215_217_212_216_213
MIG: 02:36:47 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h225_224_229_226_223_222_228_227
MIG: 02:36:47 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h238_236_234_233_235_237_232_239
MIG: 02:36:47 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h005_003_000_009_007_006_004_002
MIG: 02:36:47 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h013_012_018_019_015_014_017_016
MIG: 02:36:47 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h023_027_022_029_024_025_028_026
MIG: 02:36:47 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h039_037_033_032_035_034_038_036
MIG: 02:36:47 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:36:47 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:36:47 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:36:47 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:36:47 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:36:47 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:36:47 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:36:47 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:36:47 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:36:47 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:36:47 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_031_021_011_001_231_221_211_201
MIG: 02:36:47 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 02:36:47 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 02:36:47 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 02:36:47 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 02:36:47 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 02:36:47 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 02:36:47 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 02:36:47 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 02:36:47 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 02:36:47 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 02:36:47 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 02:36:47 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 02:36:47 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 02:36:47 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 02:36:47 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 02:36:47 :  Invalid Param: DDR3_IODELAY_GRP ==> "MB_SUBSYSTEM_MIG_7SERIES_0_0_IODELAY_MIG"
MIG: 02:36:47 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "DIFFERENTIAL"
MIG: 02:36:47 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 02:36:47 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 02:36:47 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 02:36:47 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 02:36:47 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 02:36:47 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 02:36:47 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 02:36:47 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 02:36:47 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 02:36:47 : 
MIG: 02:36:47 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 02:36:47 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 02:36:47 : 
MIG: 02:36:47 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 02:36:47 : 
MIG: 02:36:47 :  Valid Param: C_S_AXI_ID_WIDTH ==> 4
MIG: 02:36:47 : 
MIG: 02:36:47 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 02:36:47 : 
MIG: 02:36:47 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 02:36:47 : 
MIG: 02:36:47 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 32
MIG: 02:36:47 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 02:36:47 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 02:36:47 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 02:36:47 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 02:36:47 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 02:36:47 : 
MIG: 02:36:47 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 02:36:47 : 
MIG: 02:36:47 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 02:36:47 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 02:36:47 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 02:36:47 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 02:36:47 : 
MIG: 02:36:47 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 02:36:47 : 
MIG: 02:36:47 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 02:36:47 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 02:36:47 : 
MIG: 02:36:47 : 
MIG: 02:36:47 : 
MIG: 02:36:47 : Same Interface
MIG: 02:36:50 : xml_input_file: mig_a.prj
MIG: 02:36:50 : abs: C:/xilinx_work/kc705_lwip_design/project_2/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mig_a.prj
MIG: 02:36:50 : In updateAllModelParams
MIG: 02:36:50 : IGN:     <ModuleName>mb_subsystem_mig_7series_0_0</ModuleName> <==>     <ModuleName>mb_subsystem_mig_7series_0_0</ModuleName> 
MIG: 02:36:50 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 02:36:50 : XGUI hdlLanguage: Verilog
MIG: 02:36:50 : xgui vivado_mode: xpg_bd
MIG: 02:36:50 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 02:36:50 : Reading C:/xilinx_work/kc705_lwip_design/project_2/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/mb_subsystem_mig_7series_0_0.v ...
MIG: 02:36:51 : 
MIG: 02:36:51 : Inside fn mem: DDR3
MIG: 02:36:51 : QDRII+ Inside fn ui: 100000000
MIG: 02:36:51 : 
MIG: 02:36:51 : 
MIG: 02:36:51 : 
MIG: 02:36:51 : 
MIG: 02:36:51 :  polarity_value: 0
MIG: 02:36:51 : 
MIG: 02:36:51 : 
MIG: 02:36:51 : 
MIG: 02:36:51 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 02:36:51 : 
MIG: 02:36:51 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 02:36:51 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 02:36:51 : 
MIG: 02:36:51 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 02:36:51 : 
MIG: 02:36:51 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 02:36:51 : 
MIG: 02:36:51 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 02:36:51 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 02:36:51 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 02:36:51 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 02:36:51 : 
MIG: 02:36:51 :  Valid Param: DDR3_DM_WIDTH ==> 8
MIG: 02:36:51 : 
MIG: 02:36:51 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 02:36:51 : 
MIG: 02:36:51 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 02:36:51 : 
MIG: 02:36:51 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 02:36:51 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 02:36:51 : 
MIG: 02:36:51 :  Valid Param: ECC ==> OFF
MIG: 02:36:51 : 
MIG: 02:36:51 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 02:36:51 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 02:36:51 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 02:36:51 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "ROW_BANK_COLUMN"
MIG: 02:36:51 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 02:36:51 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 02:36:51 : 
MIG: 02:36:51 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 02:36:51 : 
MIG: 02:36:51 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 02:36:51 : 
MIG: 02:36:51 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 02:36:51 : 
MIG: 02:36:51 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 02:36:51 : 
MIG: 02:36:51 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 02:36:51 : 
MIG: 02:36:51 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 02:36:51 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 02:36:51 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 02:36:51 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 02:36:51 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 02:36:51 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 02:36:51 :  Invalid Param: DDR3_AL ==> "0"
MIG: 02:36:51 :  Invalid Param: DDR3_nAL ==> 0
MIG: 02:36:51 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 02:36:51 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 02:36:51 :  Invalid Param: DDR3_CL ==> 6
MIG: 02:36:51 :  Invalid Param: DDR3_CWL ==> 5
MIG: 02:36:51 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 02:36:51 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 02:36:51 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 02:36:51 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 02:36:51 : 
MIG: 02:36:51 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 02:36:51 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 02:36:51 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 02:36:51 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 02:36:51 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 02:36:51 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 02:36:51 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 02:36:51 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 02:36:51 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 02:36:51 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 02:36:51 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 02:36:51 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 02:36:51 :  Invalid Param: DDR3_tFAW ==> 30000
MIG: 02:36:51 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 02:36:51 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 02:36:51 :  Invalid Param: DDR3_tRCD ==> 13125
MIG: 02:36:51 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 02:36:51 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 02:36:51 :  Invalid Param: DDR3_tRP ==> 13125
MIG: 02:36:51 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 02:36:51 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 02:36:51 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 02:36:51 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 02:36:51 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 02:36:51 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 02:36:51 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 02:36:51 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 02:36:51 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0111
MIG: 02:36:51 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 02:36:51 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 02:36:51 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 02:36:51 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 02:36:51 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 02:36:51 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 02:36:51 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 02:36:51 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 02:36:51 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 02:36:51 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_CB0_473_FFF
MIG: 02:36:51 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 02:36:51 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_11
MIG: 02:36:51 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_111_110_109_108_107_106_10B_10A_105_104_103_102_101_100
MIG: 02:36:51 :  Invalid Param: DDR3_BANK_MAP ==> 36'h11A_115_114
MIG: 02:36:51 :  Invalid Param: DDR3_CAS_MAP ==> 12'h12A
MIG: 02:36:51 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 02:36:51 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 02:36:51 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_127
MIG: 02:36:51 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_12B
MIG: 02:36:51 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 02:36:51 :  Invalid Param: DDR3_RAS_MAP ==> 12'h125
MIG: 02:36:51 :  Invalid Param: DDR3_WE_MAP ==> 12'h124
MIG: 02:36:51 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_03_02_01_00_23_22_21_20
MIG: 02:36:51 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h200_209_206_203_204_205_202_207
MIG: 02:36:51 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h219_218_214_215_217_212_216_213
MIG: 02:36:51 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h225_224_229_226_223_222_228_227
MIG: 02:36:51 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h238_236_234_233_235_237_232_239
MIG: 02:36:51 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h005_003_000_009_007_006_004_002
MIG: 02:36:51 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h013_012_018_019_015_014_017_016
MIG: 02:36:51 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h023_027_022_029_024_025_028_026
MIG: 02:36:51 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h039_037_033_032_035_034_038_036
MIG: 02:36:51 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:36:51 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:36:51 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:36:51 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:36:51 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:36:51 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:36:51 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:36:51 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:36:51 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:36:51 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:36:51 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_031_021_011_001_231_221_211_201
MIG: 02:36:51 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 02:36:51 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 02:36:51 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 02:36:51 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 02:36:51 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 02:36:51 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 02:36:51 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 02:36:51 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 02:36:51 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 02:36:51 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 02:36:51 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 02:36:51 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 02:36:51 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 02:36:51 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 02:36:51 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 02:36:51 :  Invalid Param: DDR3_IODELAY_GRP ==> "MB_SUBSYSTEM_MIG_7SERIES_0_0_IODELAY_MIG"
MIG: 02:36:51 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "DIFFERENTIAL"
MIG: 02:36:51 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 02:36:51 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 02:36:51 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 02:36:51 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 02:36:51 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 02:36:51 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 02:36:51 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 02:36:51 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 02:36:51 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 02:36:51 : 
MIG: 02:36:51 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 02:36:51 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 02:36:51 : 
MIG: 02:36:51 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 02:36:51 : 
MIG: 02:36:51 :  Valid Param: C_S_AXI_ID_WIDTH ==> 4
MIG: 02:36:51 : 
MIG: 02:36:51 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 02:36:51 : 
MIG: 02:36:51 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 02:36:51 : 
MIG: 02:36:51 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 32
MIG: 02:36:51 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 02:36:51 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 02:36:51 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 02:36:51 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 02:36:51 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 02:36:51 : 
MIG: 02:36:51 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 02:36:51 : 
MIG: 02:36:51 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 02:36:51 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 02:36:51 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 02:36:51 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 02:36:51 : 
MIG: 02:36:51 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 02:36:51 : 
MIG: 02:36:51 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 02:36:51 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 02:36:51 : 
MIG: 02:36:51 : 
MIG: 02:36:51 : 
MIG: 02:36:51 : Same Interface
MIG: 02:43:53 : xml_input_file: mig_a.prj
MIG: 02:43:53 : abs: C:/xilinx_work/kc705_lwip_design/project_2/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mig_a.prj
MIG: 02:43:53 : In updateAllModelParams
MIG: 02:43:53 : IGN:     <ModuleName>mb_subsystem_mig_7series_0_0</ModuleName> <==>     <ModuleName>mb_subsystem_mig_7series_0_0</ModuleName> 
MIG: 02:43:52 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 02:43:52 : XGUI hdlLanguage: Verilog
MIG: 02:43:52 : xgui vivado_mode: xpg_bd
MIG: 02:43:52 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 02:43:52 : Reading C:/xilinx_work/kc705_lwip_design/project_2/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/mb_subsystem_mig_7series_0_0.v ...
MIG: 02:43:54 : 
MIG: 02:43:54 : Inside fn mem: DDR3
MIG: 02:43:54 : QDRII+ Inside fn ui: 100000000
MIG: 02:43:54 : 
MIG: 02:43:54 : 
MIG: 02:43:54 : 
MIG: 02:43:54 : 
MIG: 02:43:54 :  polarity_value: 0
MIG: 02:43:54 : 
MIG: 02:43:54 : 
MIG: 02:43:54 : 
MIG: 02:43:54 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 02:43:54 : 
MIG: 02:43:54 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 02:43:54 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 02:43:54 : 
MIG: 02:43:54 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 02:43:54 : 
MIG: 02:43:54 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 02:43:54 : 
MIG: 02:43:54 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 02:43:54 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 02:43:54 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 02:43:54 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 02:43:54 : 
MIG: 02:43:54 :  Valid Param: DDR3_DM_WIDTH ==> 8
MIG: 02:43:54 : 
MIG: 02:43:54 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 02:43:54 : 
MIG: 02:43:54 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 02:43:54 : 
MIG: 02:43:54 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 02:43:54 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 02:43:54 : 
MIG: 02:43:54 :  Valid Param: ECC ==> OFF
MIG: 02:43:54 : 
MIG: 02:43:54 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 02:43:54 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 02:43:54 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 02:43:54 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "ROW_BANK_COLUMN"
MIG: 02:43:54 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 02:43:54 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 02:43:54 : 
MIG: 02:43:54 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 02:43:54 : 
MIG: 02:43:54 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 02:43:54 : 
MIG: 02:43:54 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 02:43:54 : 
MIG: 02:43:54 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 02:43:54 : 
MIG: 02:43:54 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 02:43:54 : 
MIG: 02:43:54 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 02:43:54 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 02:43:54 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 02:43:54 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 02:43:54 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 02:43:54 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 02:43:54 :  Invalid Param: DDR3_AL ==> "0"
MIG: 02:43:54 :  Invalid Param: DDR3_nAL ==> 0
MIG: 02:43:54 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 02:43:54 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 02:43:54 :  Invalid Param: DDR3_CL ==> 6
MIG: 02:43:54 :  Invalid Param: DDR3_CWL ==> 5
MIG: 02:43:54 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 02:43:54 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 02:43:54 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 02:43:54 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 02:43:54 : 
MIG: 02:43:54 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 02:43:54 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 02:43:54 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 02:43:54 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 02:43:54 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 02:43:54 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 02:43:54 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 02:43:54 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 02:43:54 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 02:43:54 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 02:43:54 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 02:43:54 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 02:43:54 :  Invalid Param: DDR3_tFAW ==> 30000
MIG: 02:43:54 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 02:43:54 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 02:43:54 :  Invalid Param: DDR3_tRCD ==> 13125
MIG: 02:43:54 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 02:43:54 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 02:43:54 :  Invalid Param: DDR3_tRP ==> 13125
MIG: 02:43:54 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 02:43:54 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 02:43:54 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 02:43:54 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 02:43:54 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 02:43:54 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 02:43:54 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 02:43:54 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 02:43:54 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0111
MIG: 02:43:54 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 02:43:54 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 02:43:54 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 02:43:54 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 02:43:54 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 02:43:54 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 02:43:54 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 02:43:54 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 02:43:54 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 02:43:54 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_CB0_473_FFF
MIG: 02:43:54 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 02:43:54 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_11
MIG: 02:43:54 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_111_110_109_108_107_106_10B_10A_105_104_103_102_101_100
MIG: 02:43:54 :  Invalid Param: DDR3_BANK_MAP ==> 36'h11A_115_114
MIG: 02:43:54 :  Invalid Param: DDR3_CAS_MAP ==> 12'h12A
MIG: 02:43:54 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 02:43:54 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 02:43:54 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_127
MIG: 02:43:54 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_12B
MIG: 02:43:54 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 02:43:54 :  Invalid Param: DDR3_RAS_MAP ==> 12'h125
MIG: 02:43:54 :  Invalid Param: DDR3_WE_MAP ==> 12'h124
MIG: 02:43:54 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_03_02_01_00_23_22_21_20
MIG: 02:43:54 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h200_209_206_203_204_205_202_207
MIG: 02:43:54 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h219_218_214_215_217_212_216_213
MIG: 02:43:54 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h225_224_229_226_223_222_228_227
MIG: 02:43:54 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h238_236_234_233_235_237_232_239
MIG: 02:43:54 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h005_003_000_009_007_006_004_002
MIG: 02:43:54 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h013_012_018_019_015_014_017_016
MIG: 02:43:54 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h023_027_022_029_024_025_028_026
MIG: 02:43:54 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h039_037_033_032_035_034_038_036
MIG: 02:43:54 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:43:54 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:43:54 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:43:54 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:43:54 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:43:54 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:43:54 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:43:54 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:43:54 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:43:54 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:43:54 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_031_021_011_001_231_221_211_201
MIG: 02:43:54 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 02:43:54 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 02:43:54 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 02:43:54 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 02:43:54 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 02:43:54 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 02:43:54 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 02:43:54 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 02:43:54 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 02:43:54 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 02:43:54 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 02:43:54 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 02:43:54 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 02:43:54 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 02:43:54 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 02:43:54 :  Invalid Param: DDR3_IODELAY_GRP ==> "MB_SUBSYSTEM_MIG_7SERIES_0_0_IODELAY_MIG"
MIG: 02:43:54 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "DIFFERENTIAL"
MIG: 02:43:54 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 02:43:54 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 02:43:54 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 02:43:54 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 02:43:54 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 02:43:54 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 02:43:54 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 02:43:54 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 02:43:54 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 02:43:54 : 
MIG: 02:43:54 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 02:43:54 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 02:43:54 : 
MIG: 02:43:54 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 02:43:54 : 
MIG: 02:43:54 :  Valid Param: C_S_AXI_ID_WIDTH ==> 4
MIG: 02:43:54 : 
MIG: 02:43:54 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 02:43:54 : 
MIG: 02:43:54 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 02:43:54 : 
MIG: 02:43:54 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 32
MIG: 02:43:54 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 02:43:54 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 02:43:54 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 02:43:54 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 02:43:54 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 02:43:54 : 
MIG: 02:43:54 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 02:43:54 : 
MIG: 02:43:54 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 02:43:54 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 02:43:54 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 02:43:54 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 02:43:54 : 
MIG: 02:43:54 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 02:43:54 : 
MIG: 02:43:54 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 02:43:54 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 02:43:54 : 
MIG: 02:43:54 : 
MIG: 02:43:54 : 
MIG: 02:43:54 : Same Interface
MIG: 02:44:43 : xml_input_file: mig_a.prj
MIG: 02:44:43 : abs: C:/xilinx_work/kc705_lwip_design/project_2/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mig_a.prj
MIG: 02:44:43 : In updateAllModelParams
MIG: 02:44:43 : XGUI hdlLanguage: Verilog
MIG: 02:44:43 : xgui vivado_mode: xpg_bd
MIG: 02:44:43 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 02:44:43 : Reading C:/xilinx_work/kc705_lwip_design/project_2/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/mb_subsystem_mig_7series_0_0.v ...
MIG: 02:44:44 : 
MIG: 02:44:44 : Inside fn mem: DDR3
MIG: 02:44:44 : QDRII+ Inside fn ui: 100000000
MIG: 02:44:44 : 
MIG: 02:44:44 : 
MIG: 02:44:44 : 
MIG: 02:44:44 : 
MIG: 02:44:44 :  polarity_value: 0
MIG: 02:44:44 : 
MIG: 02:44:44 : 
MIG: 02:44:44 : 
MIG: 02:44:44 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 02:44:44 : 
MIG: 02:44:44 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 02:44:44 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 02:44:44 : 
MIG: 02:44:44 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 02:44:44 : 
MIG: 02:44:44 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 02:44:44 : 
MIG: 02:44:44 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 02:44:44 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 02:44:44 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 02:44:44 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 02:44:44 : 
MIG: 02:44:44 :  Valid Param: DDR3_DM_WIDTH ==> 8
MIG: 02:44:44 : 
MIG: 02:44:44 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 02:44:44 : 
MIG: 02:44:44 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 02:44:44 : 
MIG: 02:44:44 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 02:44:44 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 02:44:44 : 
MIG: 02:44:44 :  Valid Param: ECC ==> OFF
MIG: 02:44:44 : 
MIG: 02:44:44 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 02:44:44 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 02:44:44 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 02:44:44 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "ROW_BANK_COLUMN"
MIG: 02:44:44 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 02:44:44 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 02:44:44 : 
MIG: 02:44:44 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 02:44:44 : 
MIG: 02:44:44 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 02:44:44 : 
MIG: 02:44:44 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 02:44:44 : 
MIG: 02:44:44 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 02:44:44 : 
MIG: 02:44:44 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 02:44:44 : 
MIG: 02:44:44 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 02:44:44 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 02:44:44 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 02:44:44 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 02:44:44 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 02:44:44 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 02:44:44 :  Invalid Param: DDR3_AL ==> "0"
MIG: 02:44:44 :  Invalid Param: DDR3_nAL ==> 0
MIG: 02:44:44 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 02:44:44 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 02:44:44 :  Invalid Param: DDR3_CL ==> 6
MIG: 02:44:44 :  Invalid Param: DDR3_CWL ==> 5
MIG: 02:44:44 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 02:44:44 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 02:44:44 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 02:44:44 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 02:44:44 : 
MIG: 02:44:44 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 02:44:44 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 02:44:44 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 02:44:44 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 02:44:44 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 02:44:44 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 02:44:44 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 02:44:44 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 02:44:44 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 02:44:44 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 02:44:44 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 02:44:44 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 02:44:44 :  Invalid Param: DDR3_tFAW ==> 30000
MIG: 02:44:44 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 02:44:44 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 02:44:44 :  Invalid Param: DDR3_tRCD ==> 13125
MIG: 02:44:44 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 02:44:44 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 02:44:44 :  Invalid Param: DDR3_tRP ==> 13125
MIG: 02:44:44 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 02:44:44 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 02:44:44 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 02:44:44 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 02:44:44 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 02:44:44 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 02:44:44 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 02:44:44 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 02:44:44 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0111
MIG: 02:44:44 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 02:44:44 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 02:44:44 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 02:44:44 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 02:44:44 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 02:44:44 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 02:44:44 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 02:44:44 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 02:44:44 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 02:44:44 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_CB0_473_FFF
MIG: 02:44:44 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 02:44:44 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_11
MIG: 02:44:44 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_111_110_109_108_107_106_10B_10A_105_104_103_102_101_100
MIG: 02:44:44 :  Invalid Param: DDR3_BANK_MAP ==> 36'h11A_115_114
MIG: 02:44:44 :  Invalid Param: DDR3_CAS_MAP ==> 12'h12A
MIG: 02:44:44 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 02:44:44 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 02:44:44 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_127
MIG: 02:44:44 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_12B
MIG: 02:44:44 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 02:44:44 :  Invalid Param: DDR3_RAS_MAP ==> 12'h125
MIG: 02:44:44 :  Invalid Param: DDR3_WE_MAP ==> 12'h124
MIG: 02:44:44 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_03_02_01_00_23_22_21_20
MIG: 02:44:44 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h200_209_206_203_204_205_202_207
MIG: 02:44:44 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h219_218_214_215_217_212_216_213
MIG: 02:44:44 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h225_224_229_226_223_222_228_227
MIG: 02:44:44 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h238_236_234_233_235_237_232_239
MIG: 02:44:44 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h005_003_000_009_007_006_004_002
MIG: 02:44:44 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h013_012_018_019_015_014_017_016
MIG: 02:44:44 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h023_027_022_029_024_025_028_026
MIG: 02:44:44 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h039_037_033_032_035_034_038_036
MIG: 02:44:44 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:44:44 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:44:44 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:44:44 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:44:44 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:44:44 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:44:44 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:44:44 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:44:44 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:44:44 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:44:44 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_031_021_011_001_231_221_211_201
MIG: 02:44:44 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 02:44:44 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 02:44:44 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 02:44:44 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 02:44:44 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 02:44:44 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 02:44:44 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 02:44:44 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 02:44:44 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 02:44:44 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 02:44:44 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 02:44:44 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 02:44:44 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 02:44:44 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 02:44:44 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 02:44:44 :  Invalid Param: DDR3_IODELAY_GRP ==> "MB_SUBSYSTEM_MIG_7SERIES_0_0_IODELAY_MIG"
MIG: 02:44:44 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "DIFFERENTIAL"
MIG: 02:44:44 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 02:44:44 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 02:44:44 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 02:44:44 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 02:44:44 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 02:44:44 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 02:44:44 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 02:44:44 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 02:44:44 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 02:44:44 : 
MIG: 02:44:44 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 02:44:44 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 02:44:44 : 
MIG: 02:44:44 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 02:44:44 : 1
MIG: 02:44:44 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 02:44:44 : 
MIG: 02:44:44 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 02:44:44 : 
MIG: 02:44:44 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 02:44:44 : 
MIG: 02:44:44 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 32
MIG: 02:44:44 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 02:44:44 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 02:44:44 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 02:44:44 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 02:44:44 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 02:44:44 : 
MIG: 02:44:44 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 02:44:44 : 
MIG: 02:44:44 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 02:44:44 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 02:44:44 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 02:44:44 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 02:44:44 : 
MIG: 02:44:44 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 02:44:44 : 
MIG: 02:44:44 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 02:44:44 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 02:44:44 : 
MIG: 02:44:44 : 
MIG: 02:44:44 : 
MIG: 02:44:44 : Same Interface
MIG: 02:44:46 : xml_input_file: mig_a.prj
MIG: 02:44:46 : abs: C:/xilinx_work/kc705_lwip_design/project_2/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mig_a.prj
MIG: 02:48:36 : Running synthesis.xit
MIG: 02:48:36 : IGN:     <ModuleName>mb_subsystem_mig_7series_0_0</ModuleName> <==>     <ModuleName>mb_subsystem_mig_7series_0_0</ModuleName> 
MIG: 02:48:36 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 02:48:36 : ERR:             <C0_S_AXI_ID_WIDTH>1</C0_S_AXI_ID_WIDTH> <==>             <C0_S_AXI_ID_WIDTH>4</C0_S_AXI_ID_WIDTH> 
MIG: 02:48:36 : ################# RUNNING MIG BATCH ###################
MIG: 02:48:36 : Writing IN file for 'mb_subsystem_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: c:/xilinx_work/kc705_lwip_design/project_2/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0
MIG: 02:48:36 : synp_flow:  -- synthesis_mode: Other
MIG: 02:48:36 : outputDirectory: c:/xilinx_work/kc705_lwip_design/project_2/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/_tmp/
MIG: 02:48:36 : vivado_mode: xpg_bd
MIG: 02:48:36 : isPortInterface: 0
MIG: 02:48:36 : isPortInterface: 0
MIG: 02:48:36 : isPortInterface: 0
MIG: 02:48:36 : isPortInterface: 0
MIG: 02:48:36 : isPortInterface: 0
MIG: 02:48:36 : isPortInterface: 0
MIG: 02:48:36 : isPortInterface: 0
MIG: 02:48:36 : isPortInterface: 0
MIG: 02:48:36 : isPortInterface: 0
MIG: 02:48:36 : isPortInterface: 0
MIG: 02:48:36 : isPortInterface: 0
MIG: 02:48:36 : isPortInterface: 0
MIG: 02:48:36 : isPortInterface: 0
MIG: 02:48:36 : isPortInterface: 0
MIG: 02:48:36 : isPortInterface: 0
MIG: 02:48:36 : isPortInterface: 0
MIG: 02:48:36 : isPortInterface: 0
MIG: 02:48:36 : isPortInterface: 0
MIG: 02:48:36 : isPortInterface: 0
MIG: 02:48:36 : isPortInterface: 0
MIG: 02:48:36 : isPortInterface: 0
MIG: 02:48:36 : isPortInterface: 0
MIG: 02:48:36 : isPortInterface: 0
MIG: 02:48:36 : isPortInterface: 0
MIG: 02:48:36 : isPortInterface: 0
MIG: 02:48:36 : isPortInterface: 0
MIG: 02:48:36 : isPortInterface: 0
MIG: 02:48:36 : isPortInterface: 0
MIG: 02:48:36 : isPortInterface: 0
MIG: 02:48:36 : isPortInterface: 0
MIG: 02:48:36 : isPortInterface: 0
MIG: 02:48:36 : isPortInterface: 0
MIG: 02:48:36 : isPortInterface: 0
MIG: 02:48:36 : isPortInterface: 0
MIG: 02:48:36 : isPortInterface: 0
MIG: 02:48:36 : isPortInterface: 0
MIG: 02:48:36 : isPortInterface: 0
MIG: 02:48:36 : isPortInterface: 0
MIG: 02:48:36 : isPortInterface: 0
MIG: 02:48:36 : isPortInterface: 0
MIG: 02:48:36 : isPortInterface: 0
MIG: 02:48:36 : isPortInterface: 0
MIG: 02:48:36 : isPortInterface: 0
MIG: 02:48:36 : isPortInterface: 0
MIG: 02:48:36 : isPortInterface: 0
MIG: 02:48:36 : isPortInterface: 0
MIG: 02:48:36 : isPortInterface: 0
MIG: 02:48:36 : isPortInterface: 0
MIG: 02:48:36 : isPortInterface: 0
MIG: 02:48:36 : isPortInterface: 0
MIG: 02:48:36 : isPortInterface: 0
MIG: 02:48:36 : isPortInterface: 0
MIG: 02:48:36 : isPortInterface: 0
MIG: 02:48:36 : isPortInterface: 0
MIG: 02:48:36 : isPortInterface: 0
MIG: 02:48:36 : isPortInterface: 0
MIG: 02:48:36 : isPortInterface: 0
MIG: 02:48:36 : isPortInterface: 0
MIG: 02:48:36 : isPortInterface: 0
MIG: 02:48:36 : isPortInterface: 0
MIG: 02:48:36 : isPortInterface: 0
MIG: 02:48:36 : isPortInterface: 0
MIG: 02:48:36 : isPortInterface: 0
MIG: 02:48:36 : isPortInterface: 0
MIG: 02:48:36 : isPortInterface: 0
MIG: 02:48:36 : isPortInterface: 0
MIG: 02:48:36 : isPortInterface: 0
MIG: 02:48:36 : isPortInterface: 0
MIG: 02:48:36 : isPortInterface: 0
MIG: 02:48:36 : isPortInterface: 0
MIG: 02:48:36 : isPortInterface: 0
MIG: 02:48:36 : isPortInterface: 0
MIG: 02:48:36 : isPortInterface: 0
MIG: 02:48:36 : isPortInterface: 0
MIG: 02:48:36 : isPortInterface: 0
MIG: 02:48:36 : isPortInterface: 0
MIG: 02:48:36 : isPortInterface: 0
MIG: 02:48:36 : isPortInterface: 0
MIG: 02:48:36 : isPortInterface: 0
MIG: 02:48:36 : isPortInterface: 0
MIG: 02:48:36 : isPortInterface: 0
MIG: 02:48:36 : isPortInterface: 0
MIG: 02:48:36 : isPortInterface: 0
MIG: 02:48:36 : isPortInterface: 0
MIG: 02:48:36 : isPortInterface: 0
MIG: 02:48:36 : isPortInterface: 0
MIG: 02:48:36 : isPortInterface: 0
MIG: 02:48:36 : isPortInterface: 0
MIG: 02:48:36 : isPortInterface: 0
MIG: 02:48:36 : isPortInterface: 0
MIG: 02:48:36 : isPortInterface: 0
MIG: 02:48:36 : isPortInterface: 0
MIG: 02:48:36 : isPortInterface: 0
MIG: 02:48:36 : isPortInterface: 0
MIG: 02:48:36 : isPortInterface: 0
MIG: 02:48:36 : isPortInterface: 0
MIG: 02:48:36 : isPortInterface: 0
MIG: 02:48:36 : isPortInterface: 0
MIG: 02:48:36 : isPortInterface: 0
MIG: 02:48:36 : isPortInterface: 0
MIG: 02:48:36 : isPortInterface: 0
MIG: 02:48:36 : isPortInterface: 0
MIG: 02:48:36 : isPortInterface: 0
MIG: 02:48:36 : isPortInterface: 0
MIG: 02:48:36 : isPortInterface: 0
MIG: 02:48:36 : isPortInterface: 0
MIG: 02:48:36 : isPortInterface: 0
MIG: 02:48:36 : isPortInterface: 0
MIG: 02:48:36 : isPortInterface: 0
MIG: 02:48:36 : isPortInterface: 0
MIG: 02:48:36 : isPortInterface: 0
MIG: 02:48:36 : isPortInterface: 0
MIG: 02:48:36 : isPortInterface: 0
MIG: 02:48:36 : isPortInterface: 0
MIG: 02:48:36 : isPortInterface: 0
MIG: 02:48:37 : isPortInterface: 0
MIG: 02:48:37 : isPortInterface: 0
MIG: 02:48:37 : isPortInterface: 0
MIG: 02:48:37 : isPortInterface: 0
MIG: 02:48:37 : isPortInterface: 0
MIG: 02:48:37 : isPortInterface: 0
MIG: 02:48:37 : isPortInterface: 0
MIG: 02:48:37 : isPortInterface: 0
MIG: 02:48:37 : isPortInterface: 0
MIG: 02:48:37 : isPortInterface: 0
MIG: 02:48:37 : isPortInterface: 0
MIG: 02:48:37 : isPortInterface: 0
MIG: 02:48:37 : isPortInterface: 0
MIG: 02:48:37 : isPortInterface: 0
MIG: 02:48:37 : isPortInterface: 0
MIG: 02:48:37 : isPortInterface: 0
MIG: 02:48:37 : isPortInterface: 0
MIG: 02:48:37 : isPortInterface: 0
MIG: 02:48:37 : isPortInterface: 0
MIG: 02:48:37 : isPortInterface: 0
MIG: 02:48:37 : isPortInterface: 0
MIG: 02:48:37 : isPortInterface: 0
MIG: 02:48:37 : isPortInterface: 0
MIG: 02:48:37 : isPortInterface: 0
MIG: 02:48:37 : isPortInterface: 0
MIG: 02:48:37 : isPortInterface: 0
MIG: 02:48:37 : isPortInterface: 0
MIG: 02:48:37 : isPortInterface: 0
MIG: 02:48:37 : isPortInterface: 0
MIG: 02:48:37 : isPortInterface: 0
MIG: 02:48:37 : isPortInterface: 0
MIG: 02:48:37 : isPortInterface: 0
MIG: 02:48:37 : isPortInterface: 0
MIG: 02:48:37 : isPortInterface: 0
MIG: 02:48:37 : isPortInterface: 0
MIG: 02:48:37 : isPortInterface: 0
MIG: 02:48:37 : isPortInterface: 0
MIG: 02:48:37 : isPortInterface: 0
MIG: 02:48:37 : isPortInterface: 0
MIG: 02:48:37 : isPortInterface: 0
MIG: 02:48:37 : isPortInterface: 0
MIG: 02:48:37 : isPortInterface: 0
MIG: 02:48:37 : isPortInterface: 0
MIG: 02:48:37 : isPortInterface: 0
MIG: 02:48:37 : isPortInterface: 0
MIG: 02:48:37 : isPortInterface: 0
MIG: 02:48:37 : isPortInterface: 0
MIG: 02:48:37 : isPortInterface: 0
MIG: 02:48:37 : isPortInterface: 0
MIG: 02:48:37 : isPortInterface: 0
MIG: 02:48:37 : isPortInterface: 0
MIG: 02:48:37 : isPortInterface: 0
MIG: 02:48:37 : isPortInterface: 0
MIG: 02:48:37 : isPortInterface: 0
MIG: 02:48:37 : isPortInterface: 0
MIG: 02:48:37 : isPortInterface: 0
MIG: 02:48:37 : isPortInterface: 0
MIG: 02:48:37 : isPortInterface: 0
MIG: 02:48:37 : isPortInterface: 0
MIG: 02:48:37 : isPortInterface: 0
MIG: 02:48:37 : isPortInterface: 0
MIG: 02:48:37 : isPortInterface: 0
MIG: 02:48:37 : isPortInterface: 0
MIG: 02:48:37 : isPortInterface: 0
MIG: 02:48:37 : isPortInterface: 0
MIG: 02:48:37 : isPortInterface: 0
MIG: 02:48:37 : isPortInterface: 0
MIG: 02:48:37 : isPortInterface: 0
MIG: 02:48:37 : isPortInterface: 0
MIG: 02:48:37 : isPortInterface: 0
MIG: 02:48:37 : isPortInterface: 0
MIG: 02:48:37 : isPortInterface: 0
MIG: 02:48:37 : isPortInterface: 0
MIG: 02:48:37 : isPortInterface: 0
MIG: 02:48:37 : isPortInterface: 0
MIG: 02:48:37 : isPortInterface: 0
MIG: 02:48:37 : isPortInterface: 1
MIG: 02:48:37 : isPortInterface: 0
MIG: 02:48:37 : isPortInterface: 0
MIG: 02:48:37 : isPortInterface: 0
MIG: 02:48:37 : isPortInterface: 0
MIG: 02:48:37 : isPortInterface: 0
MIG: 02:48:37 : isPortInterface: 0
MIG: 02:48:37 : isPortInterface: 0
MIG: 02:48:37 : isPortInterface: 0
MIG: 02:48:37 : isPortInterface: 0
MIG: 02:48:37 : isPortInterface: 0
MIG: 02:48:37 : HDL Language: Verilog
MIG: 02:48:37 : compInfo: false
MIG: 02:48:37 : Vivado Options xc7k325t ffg900 -2
MIG: 02:48:37 : 1: xc7k325t 2: ffg900 3: -2
MIG: 02:48:37 : Running G:/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/nt64/mig.exe -cg_exc_inp c:/xilinx_work/kc705_lwip_design/project_2/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/xil_txt.in -cg_exc_out c:/xilinx_work/kc705_lwip_design/project_2/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/xil_txt.out ... 
MIG: 02:48:46 : XML_INPUT_FILE: c:/xilinx_work/kc705_lwip_design/project_2/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mig_a.prj
MIG: 02:48:46 : Component_Name: mb_subsystem_mig_7series_0_0
MIG: 02:48:46 : Moving mb_subsystem_mig_7series_0_0 ...
MIG: 02:48:46 : Moving mb_subsystem_mig_7series_0_0.veo ...
MIG: 02:48:46 : Moving mb_subsystem_mig_7series_0_0_xmdf.tcl ...
MIG: 02:48:46 : Added 85  files from c:/xilinx_work/kc705_lwip_design/project_2/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/*/*.v c:/xilinx_work/kc705_lwip_design/project_2/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/*/*.vhd c:/xilinx_work/kc705_lwip_design/project_2/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/*/*/*.v c:/xilinx_work/kc705_lwip_design/project_2/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/*/*/*.vhd c:/xilinx_work/kc705_lwip_design/project_2/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/*.xdc ..
MIG: 02:48:46 : Running vlog_synth_rpr.xit
MIG: 02:48:46 : IGN:     <ModuleName>mb_subsystem_mig_7series_0_0</ModuleName> <==>     <ModuleName>mb_subsystem_mig_7series_0_0</ModuleName> 
MIG: 02:48:46 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 02:48:46 : Added 1  files from c:/xilinx_work/kc705_lwip_design/project_2/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/mb_subsystem_mig_7series_0_0.v ..
MIG: 02:48:46 : Running implementation.xit
MIG: 02:48:46 : IGN:     <ModuleName>mb_subsystem_mig_7series_0_0</ModuleName> <==>     <ModuleName>mb_subsystem_mig_7series_0_0</ModuleName> 
MIG: 02:48:46 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 02:48:46 : Added 1  files from c:/xilinx_work/kc705_lwip_design/project_2/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/*.xdc ..
MIG: 02:48:46 : Running vlog_synth_rpr.xit
MIG: 02:48:46 : IGN:     <ModuleName>mb_subsystem_mig_7series_0_0</ModuleName> <==>     <ModuleName>mb_subsystem_mig_7series_0_0</ModuleName> 
MIG: 02:48:46 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 02:48:46 : Added 1  files from c:/xilinx_work/kc705_lwip_design/project_2/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/mb_subsystem_mig_7series_0_0.v ..
MIG: 04:01:59 : xml_input_file: mig_a.prj
MIG: 04:01:59 : abs: C:/xilinx_work/kc705_lwip_design/project_2/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mig_a.prj
MIG: 04:01:59 : xml_input_file: mig_a.prj
MIG: 04:01:59 : abs: C:/xilinx_work/kc705_lwip_design/project_2/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mig_a.prj
MIG: 04:02:15 : Running customizer.xit
MIG: 04:02:15 : ################# RUNNING MIG INTERACTIVE ###################
MIG: 04:02:15 : Writing IN file for 'mb_subsystem_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: c:/Users/glenn/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-104956-win7/coregen/mb_subsystem_mig_7series_0_0
MIG: 04:02:15 : synp_flow:  -- synthesis_mode: Other
MIG: 04:02:15 : outputDirectory: c:/Users/glenn/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-104956-win7/coregen/mb_subsystem_mig_7series_0_0/_tmp/
MIG: 04:02:15 : vivado_mode: xpg_bd
MIG: 04:02:15 : HDL Language: Verilog
MIG: 04:02:15 : compInfo: false
MIG: 04:02:15 : Vivado Options xc7k325t ffg900 -2
MIG: 04:02:15 : 1: xc7k325t 2: ffg900 3: -2
MIG: 04:02:15 : Running G:/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/glenn/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-104956-win7/coregen/mb_subsystem_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/glenn/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-104956-win7/coregen/mb_subsystem_mig_7series_0_0/xil_txt.out ... 
MIG: 04:03:48 : XML_INPUT_FILE: c:/Users/glenn/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-104956-win7/coregen/mb_subsystem_mig_7series_0_0/mig_a.prj
MIG: 04:03:48 : Component_Name: mb_subsystem_mig_7series_0_0
MIG: 04:03:48 : Moving mb_subsystem_mig_7series_0_0 ...
MIG: 04:03:48 : Moving mb_subsystem_mig_7series_0_0.veo ...
MIG: 04:03:48 : Moving mb_subsystem_mig_7series_0_0_xmdf.tcl ...
MIG: 04:03:48 : Sending back 0
MIG: 04:03:50 : xml_input_file: mig_a.prj
MIG: 04:03:50 : abs: C:/xilinx_work/kc705_lwip_design/project_2/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mig_a.prj
MIG: 04:03:50 : In updateAllModelParams
MIG: 04:03:50 : IGN:     <ModuleName>mb_subsystem_mig_7series_0_0</ModuleName> <==>     <ModuleName>mb_subsystem_mig_7series_0_0</ModuleName> 
MIG: 04:03:50 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 04:03:50 : XGUI hdlLanguage: Verilog
MIG: 04:03:50 : xgui vivado_mode: xpg_bd
MIG: 04:03:50 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 04:03:50 : Reading C:/xilinx_work/kc705_lwip_design/project_2/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/mb_subsystem_mig_7series_0_0.v ...
MIG: 04:03:52 : 
MIG: 04:03:52 : Inside fn mem: DDR3
MIG: 04:03:52 : QDRII+ Inside fn ui: 100000000
MIG: 04:03:52 : 
MIG: 04:03:52 : 
MIG: 04:03:52 : 
MIG: 04:03:52 : 
MIG: 04:03:52 :  polarity_value: 0
MIG: 04:03:52 : 
MIG: 04:03:52 : 
MIG: 04:03:52 : isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 04:03:52 :  paramValTrimmed: TRUE 
MIG: 04:03:52 : TRUE
MIG: 04:03:52 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 04:03:52 : isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "FALSE"
MIG: 04:03:52 :  paramValTrimmed: FALSE 
MIG: 04:03:52 : 
MIG: 04:03:52 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> FALSE
MIG: 04:03:52 : isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 04:03:52 :  paramValTrimmed: FALSE 
MIG: 04:03:52 : 
MIG: 04:03:52 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 04:03:52 : isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 04:03:52 :  paramValTrimmed: FALSE 
MIG: 04:03:52 : 
MIG: 04:03:52 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 04:03:52 : isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 04:03:52 :  paramValTrimmed: FALSE 
MIG: 04:03:52 : 
MIG: 04:03:52 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 04:03:52 : isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 4.000
MIG: 04:03:52 :  paramValTrimmed: 4.000 
MIG: 04:03:52 : 200000000.0
MIG: 04:03:52 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 200000000.0
MIG: 04:03:52 : isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 1
MIG: 04:03:52 :  paramValTrimmed: 1 
MIG: 04:03:52 : 800000000
MIG: 04:03:52 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 800000000
MIG: 04:03:52 : isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 04:03:52 :  paramValTrimmed: 1 
MIG: 04:03:52 : 800000000
MIG: 04:03:52 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 800000000
MIG: 04:03:52 : isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 04:03:52 :  paramValTrimmed: 1 
MIG: 04:03:52 : 800000000
MIG: 04:03:52 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 800000000
MIG: 04:03:52 : isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 04:03:52 :  paramValTrimmed: 1 
MIG: 04:03:52 : 800000000
MIG: 04:03:52 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 800000000
MIG: 04:03:52 : 
MIG: 04:03:52 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 04:03:52 : 
MIG: 04:03:52 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 04:03:52 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 04:03:52 : 
MIG: 04:03:52 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 04:03:52 : 
MIG: 04:03:52 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 04:03:52 : 
MIG: 04:03:52 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 04:03:52 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 04:03:52 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 04:03:52 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 04:03:52 : 
MIG: 04:03:52 :  Valid Param: DDR3_DM_WIDTH ==> 8
MIG: 04:03:52 : 
MIG: 04:03:52 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 04:03:52 : 
MIG: 04:03:52 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 04:03:52 : 
MIG: 04:03:52 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 04:03:52 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 04:03:52 : 
MIG: 04:03:52 :  Valid Param: ECC ==> OFF
MIG: 04:03:52 : 
MIG: 04:03:52 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 04:03:52 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 04:03:52 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 04:03:52 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "ROW_BANK_COLUMN"
MIG: 04:03:52 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 04:03:52 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 04:03:52 : 
MIG: 04:03:52 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 04:03:52 : 
MIG: 04:03:52 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 04:03:52 : 
MIG: 04:03:52 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 04:03:52 : 
MIG: 04:03:52 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 04:03:52 : 
MIG: 04:03:52 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 04:03:52 : 
MIG: 04:03:52 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 04:03:52 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 04:03:52 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 04:03:52 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 04:03:52 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 04:03:52 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 04:03:52 :  Invalid Param: DDR3_AL ==> "0"
MIG: 04:03:52 :  Invalid Param: DDR3_nAL ==> 0
MIG: 04:03:52 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 04:03:52 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 04:03:52 :  Invalid Param: DDR3_CL ==> 6
MIG: 04:03:52 :  Invalid Param: DDR3_CWL ==> 5
MIG: 04:03:52 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 04:03:52 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 04:03:52 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 04:03:52 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 04:03:52 : 
MIG: 04:03:52 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 04:03:52 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 04:03:52 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 04:03:52 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 04:03:52 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 04:03:52 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 04:03:52 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 04:03:52 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 04:03:52 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 04:03:52 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 04:03:52 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 04:03:52 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 04:03:52 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "FALSE"
MIG: 04:03:52 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 04:03:52 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 04:03:52 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 04:03:52 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 4.000
MIG: 04:03:52 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 1
MIG: 04:03:52 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 04:03:52 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 04:03:52 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 04:03:52 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 04:03:52 :  Invalid Param: DDR3_tFAW ==> 30000
MIG: 04:03:52 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 04:03:52 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 04:03:52 :  Invalid Param: DDR3_tRCD ==> 13125
MIG: 04:03:52 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 04:03:52 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 04:03:52 :  Invalid Param: DDR3_tRP ==> 13125
MIG: 04:03:52 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 04:03:52 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 04:03:52 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 04:03:52 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 04:03:52 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 04:03:52 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 04:03:52 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 04:03:52 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 04:03:52 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0111
MIG: 04:03:52 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 04:03:52 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 04:03:52 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 04:03:52 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 04:03:52 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 04:03:52 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 04:03:52 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 04:03:52 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 04:03:52 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 04:03:52 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_CB0_473_FFF
MIG: 04:03:52 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 04:03:52 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_11
MIG: 04:03:52 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_111_110_109_108_107_106_10B_10A_105_104_103_102_101_100
MIG: 04:03:52 :  Invalid Param: DDR3_BANK_MAP ==> 36'h11A_115_114
MIG: 04:03:52 :  Invalid Param: DDR3_CAS_MAP ==> 12'h12A
MIG: 04:03:52 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 04:03:52 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 04:03:52 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_127
MIG: 04:03:52 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_12B
MIG: 04:03:52 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 04:03:52 :  Invalid Param: DDR3_RAS_MAP ==> 12'h125
MIG: 04:03:52 :  Invalid Param: DDR3_WE_MAP ==> 12'h124
MIG: 04:03:52 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_03_02_01_00_23_22_21_20
MIG: 04:03:52 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h200_209_206_203_204_205_202_207
MIG: 04:03:52 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h219_218_214_215_217_212_216_213
MIG: 04:03:52 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h225_224_229_226_223_222_228_227
MIG: 04:03:52 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h238_236_234_233_235_237_232_239
MIG: 04:03:52 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h005_003_000_009_007_006_004_002
MIG: 04:03:52 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h013_012_018_019_015_014_017_016
MIG: 04:03:52 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h023_027_022_029_024_025_028_026
MIG: 04:03:52 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h039_037_033_032_035_034_038_036
MIG: 04:03:52 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 04:03:52 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 04:03:52 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 04:03:52 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 04:03:52 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 04:03:52 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 04:03:52 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 04:03:52 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 04:03:52 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 04:03:52 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 04:03:52 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_031_021_011_001_231_221_211_201
MIG: 04:03:52 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 04:03:52 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 04:03:52 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 04:03:52 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 04:03:52 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 04:03:52 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 04:03:52 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 04:03:52 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 04:03:52 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 04:03:52 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 04:03:52 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 04:03:52 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 04:03:52 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 04:03:52 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 04:03:52 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 04:03:52 :  Invalid Param: DDR3_IODELAY_GRP ==> "MB_SUBSYSTEM_MIG_7SERIES_0_0_IODELAY_MIG"
MIG: 04:03:52 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "DIFFERENTIAL"
MIG: 04:03:52 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 04:03:52 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 04:03:52 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 04:03:52 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 04:03:52 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 04:03:52 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 04:03:52 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 04:03:52 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 04:03:52 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 04:03:52 : 
MIG: 04:03:52 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 04:03:52 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 04:03:52 : TRUE
MIG: 04:03:52 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 04:03:52 : 
MIG: 04:03:52 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 04:03:52 : 
MIG: 04:03:52 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 04:03:52 : 
MIG: 04:03:52 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 04:03:52 : 
MIG: 04:03:52 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 32
MIG: 04:03:52 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 04:03:52 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 04:03:52 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 04:03:52 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 04:03:52 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 04:03:52 : 
MIG: 04:03:52 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 04:03:52 : 
MIG: 04:03:52 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 04:03:52 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 04:03:52 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 04:03:52 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 04:03:52 : 
MIG: 04:03:52 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 04:03:52 : 
MIG: 04:03:52 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 04:03:52 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 04:03:52 : 
MIG: 04:03:52 : 
MIG: 04:03:52 : 
MIG: 04:03:52 : Same Interface
MIG: 04:10:16 : xml_input_file: mig_a.prj
MIG: 04:10:16 : abs: C:/xilinx_work/kc705_lwip_design/project_2/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mig_a.prj
MIG: 04:10:16 : In updateAllModelParams
MIG: 04:10:16 : XGUI hdlLanguage: Verilog
MIG: 04:10:16 : xgui vivado_mode: xpg_bd
MIG: 04:10:16 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 04:10:16 : Reading C:/xilinx_work/kc705_lwip_design/project_2/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/mb_subsystem_mig_7series_0_0.v ...
MIG: 04:10:17 : 
MIG: 04:10:17 : Inside fn mem: DDR3
MIG: 04:10:17 : QDRII+ Inside fn ui: 100000000
MIG: 04:10:17 : 
MIG: 04:10:17 : 
MIG: 04:10:17 : 
MIG: 04:10:17 : 
MIG: 04:10:17 :  polarity_value: 0
MIG: 04:10:17 : 
MIG: 04:10:17 : 
MIG: 04:10:17 : isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 04:10:17 :  paramValTrimmed: TRUE 
MIG: 04:10:17 : 
MIG: 04:10:17 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 04:10:17 : isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "FALSE"
MIG: 04:10:17 :  paramValTrimmed: FALSE 
MIG: 04:10:17 : 
MIG: 04:10:17 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> FALSE
MIG: 04:10:17 : isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 04:10:17 :  paramValTrimmed: FALSE 
MIG: 04:10:17 : 
MIG: 04:10:17 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 04:10:17 : isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 04:10:17 :  paramValTrimmed: FALSE 
MIG: 04:10:17 : 
MIG: 04:10:17 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 04:10:17 : isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 04:10:17 :  paramValTrimmed: FALSE 
MIG: 04:10:17 : 
MIG: 04:10:17 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 04:10:17 : isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 4.000
MIG: 04:10:17 :  paramValTrimmed: 4.000 
MIG: 04:10:17 : 
MIG: 04:10:17 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 200000000.0
MIG: 04:10:17 : isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 1
MIG: 04:10:17 :  paramValTrimmed: 1 
MIG: 04:10:17 : 
MIG: 04:10:17 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 800000000
MIG: 04:10:17 : isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 04:10:17 :  paramValTrimmed: 1 
MIG: 04:10:17 : 
MIG: 04:10:17 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 800000000
MIG: 04:10:17 : isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 04:10:17 :  paramValTrimmed: 1 
MIG: 04:10:17 : 
MIG: 04:10:17 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 800000000
MIG: 04:10:17 : isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 04:10:17 :  paramValTrimmed: 1 
MIG: 04:10:17 : 
MIG: 04:10:17 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 800000000
MIG: 04:10:17 : 
MIG: 04:10:17 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 04:10:17 : 
MIG: 04:10:17 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 04:10:17 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 04:10:17 : 
MIG: 04:10:17 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 04:10:17 : 
MIG: 04:10:17 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 04:10:17 : 
MIG: 04:10:17 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 04:10:17 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 04:10:17 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 04:10:17 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 04:10:17 : 
MIG: 04:10:17 :  Valid Param: DDR3_DM_WIDTH ==> 8
MIG: 04:10:17 : 
MIG: 04:10:17 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 04:10:17 : 
MIG: 04:10:17 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 04:10:17 : 
MIG: 04:10:17 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 04:10:17 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 04:10:17 : 
MIG: 04:10:17 :  Valid Param: ECC ==> OFF
MIG: 04:10:17 : 
MIG: 04:10:17 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 04:10:17 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 04:10:17 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 04:10:17 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "ROW_BANK_COLUMN"
MIG: 04:10:17 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 04:10:17 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 04:10:17 : 
MIG: 04:10:17 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 04:10:17 : 
MIG: 04:10:17 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 04:10:17 : 
MIG: 04:10:17 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 04:10:17 : 
MIG: 04:10:17 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 04:10:17 : 
MIG: 04:10:17 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 04:10:17 : 
MIG: 04:10:17 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 04:10:17 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 04:10:17 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 04:10:17 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 04:10:17 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 04:10:17 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 04:10:17 :  Invalid Param: DDR3_AL ==> "0"
MIG: 04:10:17 :  Invalid Param: DDR3_nAL ==> 0
MIG: 04:10:17 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 04:10:17 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 04:10:17 :  Invalid Param: DDR3_CL ==> 6
MIG: 04:10:17 :  Invalid Param: DDR3_CWL ==> 5
MIG: 04:10:17 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 04:10:17 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 04:10:17 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 04:10:17 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 04:10:17 : 
MIG: 04:10:17 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 04:10:17 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 04:10:17 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 04:10:17 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 04:10:17 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 04:10:17 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 04:10:17 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 04:10:17 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 04:10:17 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 04:10:17 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 04:10:17 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 04:10:17 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 04:10:17 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "FALSE"
MIG: 04:10:17 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 04:10:17 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 04:10:17 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 04:10:17 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 4.000
MIG: 04:10:17 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 1
MIG: 04:10:17 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 04:10:17 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 04:10:17 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 04:10:17 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 04:10:17 :  Invalid Param: DDR3_tFAW ==> 30000
MIG: 04:10:17 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 04:10:17 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 04:10:17 :  Invalid Param: DDR3_tRCD ==> 13125
MIG: 04:10:17 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 04:10:17 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 04:10:17 :  Invalid Param: DDR3_tRP ==> 13125
MIG: 04:10:17 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 04:10:17 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 04:10:17 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 04:10:17 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 04:10:17 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 04:10:17 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 04:10:17 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 04:10:17 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 04:10:17 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0111
MIG: 04:10:17 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 04:10:17 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 04:10:17 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 04:10:17 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 04:10:17 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 04:10:17 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 04:10:17 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 04:10:17 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 04:10:17 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 04:10:17 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_CB0_473_FFF
MIG: 04:10:17 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 04:10:17 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_11
MIG: 04:10:17 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_111_110_109_108_107_106_10B_10A_105_104_103_102_101_100
MIG: 04:10:17 :  Invalid Param: DDR3_BANK_MAP ==> 36'h11A_115_114
MIG: 04:10:17 :  Invalid Param: DDR3_CAS_MAP ==> 12'h12A
MIG: 04:10:17 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 04:10:17 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 04:10:17 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_127
MIG: 04:10:17 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_12B
MIG: 04:10:17 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 04:10:17 :  Invalid Param: DDR3_RAS_MAP ==> 12'h125
MIG: 04:10:17 :  Invalid Param: DDR3_WE_MAP ==> 12'h124
MIG: 04:10:17 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_03_02_01_00_23_22_21_20
MIG: 04:10:17 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h200_209_206_203_204_205_202_207
MIG: 04:10:17 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h219_218_214_215_217_212_216_213
MIG: 04:10:17 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h225_224_229_226_223_222_228_227
MIG: 04:10:17 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h238_236_234_233_235_237_232_239
MIG: 04:10:17 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h005_003_000_009_007_006_004_002
MIG: 04:10:17 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h013_012_018_019_015_014_017_016
MIG: 04:10:17 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h023_027_022_029_024_025_028_026
MIG: 04:10:17 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h039_037_033_032_035_034_038_036
MIG: 04:10:17 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 04:10:17 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 04:10:17 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 04:10:17 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 04:10:17 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 04:10:17 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 04:10:17 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 04:10:17 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 04:10:17 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 04:10:17 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 04:10:17 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_031_021_011_001_231_221_211_201
MIG: 04:10:17 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 04:10:17 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 04:10:17 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 04:10:17 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 04:10:17 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 04:10:17 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 04:10:17 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 04:10:17 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 04:10:17 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 04:10:17 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 04:10:17 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 04:10:17 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 04:10:17 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 04:10:17 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 04:10:17 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 04:10:17 :  Invalid Param: DDR3_IODELAY_GRP ==> "MB_SUBSYSTEM_MIG_7SERIES_0_0_IODELAY_MIG"
MIG: 04:10:17 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "DIFFERENTIAL"
MIG: 04:10:17 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 04:10:17 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 04:10:17 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 04:10:17 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 04:10:17 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 04:10:17 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 04:10:17 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 04:10:17 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 04:10:17 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 04:10:17 : 
MIG: 04:10:17 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 04:10:17 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 04:10:17 : 
MIG: 04:10:17 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 04:10:17 : 3
MIG: 04:10:17 :  Valid Param: C_S_AXI_ID_WIDTH ==> 3
MIG: 04:10:17 : 
MIG: 04:10:17 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 04:10:17 : 
MIG: 04:10:17 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 04:10:17 : 
MIG: 04:10:17 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 32
MIG: 04:10:17 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 04:10:17 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 04:10:17 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 04:10:17 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 04:10:17 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 04:10:17 : 
MIG: 04:10:17 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 04:10:18 : 
MIG: 04:10:18 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 04:10:18 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 04:10:18 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 04:10:18 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 04:10:18 : 
MIG: 04:10:18 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 04:10:18 : 
MIG: 04:10:18 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 04:10:18 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 04:10:18 : 
MIG: 04:10:18 : 
MIG: 04:10:18 : 
MIG: 04:10:18 : Same Interface
MIG: 04:10:20 : xml_input_file: mig_a.prj
MIG: 04:10:20 : abs: C:/xilinx_work/kc705_lwip_design/project_2/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mig_a.prj
MIG: 04:12:56 : Running synthesis.xit
MIG: 04:12:56 : ################# RUNNING MIG BATCH ###################
MIG: 04:12:56 : Writing IN file for 'mb_subsystem_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: c:/xilinx_work/kc705_lwip_design/project_2/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0
MIG: 04:12:56 : synp_flow:  -- synthesis_mode: Other
MIG: 04:12:56 : outputDirectory: c:/xilinx_work/kc705_lwip_design/project_2/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/_tmp/
MIG: 04:12:56 : vivado_mode: xpg_bd
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 1
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : isPortInterface: 0
MIG: 04:12:56 : HDL Language: Verilog
MIG: 04:12:56 : compInfo: false
MIG: 04:12:56 : Vivado Options xc7k325t ffg900 -2
MIG: 04:12:56 : 1: xc7k325t 2: ffg900 3: -2
MIG: 04:12:56 : Running G:/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/nt64/mig.exe -cg_exc_inp c:/xilinx_work/kc705_lwip_design/project_2/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/xil_txt.in -cg_exc_out c:/xilinx_work/kc705_lwip_design/project_2/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/xil_txt.out ... 
MIG: 04:13:05 : XML_INPUT_FILE: c:/xilinx_work/kc705_lwip_design/project_2/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mig_a.prj
MIG: 04:13:05 : Component_Name: mb_subsystem_mig_7series_0_0
MIG: 04:13:05 : Moving mb_subsystem_mig_7series_0_0 ...
MIG: 04:13:05 : Moving mb_subsystem_mig_7series_0_0.veo ...
MIG: 04:13:05 : Moving mb_subsystem_mig_7series_0_0_xmdf.tcl ...
MIG: 04:13:05 : Added 85  files from c:/xilinx_work/kc705_lwip_design/project_2/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/*/*.v c:/xilinx_work/kc705_lwip_design/project_2/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/*/*.vhd c:/xilinx_work/kc705_lwip_design/project_2/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/*/*/*.v c:/xilinx_work/kc705_lwip_design/project_2/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/*/*/*.vhd c:/xilinx_work/kc705_lwip_design/project_2/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/*.xdc ..
MIG: 04:13:05 : Running vlog_synth_rpr.xit
MIG: 04:13:05 : IGN:     <ModuleName>mb_subsystem_mig_7series_0_0</ModuleName> <==>     <ModuleName>mb_subsystem_mig_7series_0_0</ModuleName> 
MIG: 04:13:05 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 04:13:05 : Added 1  files from c:/xilinx_work/kc705_lwip_design/project_2/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/mb_subsystem_mig_7series_0_0.v ..
MIG: 04:13:05 : Running implementation.xit
MIG: 04:13:05 : IGN:     <ModuleName>mb_subsystem_mig_7series_0_0</ModuleName> <==>     <ModuleName>mb_subsystem_mig_7series_0_0</ModuleName> 
MIG: 04:13:05 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 04:13:05 : Added 1  files from c:/xilinx_work/kc705_lwip_design/project_2/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/*.xdc ..
MIG: 04:13:05 : Running vlog_synth_rpr.xit
MIG: 04:13:05 : IGN:     <ModuleName>mb_subsystem_mig_7series_0_0</ModuleName> <==>     <ModuleName>mb_subsystem_mig_7series_0_0</ModuleName> 
MIG: 04:13:05 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 04:13:05 : Added 1  files from c:/xilinx_work/kc705_lwip_design/project_2/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/mb_subsystem_mig_7series_0_0.v ..
MIG: 12:32:02 : xml_input_file: mig_a.prj
MIG: 12:32:02 : abs: /wrk/paeg/users/aav/Project/work/xapp1026/kc705_lwip_design/project_2/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mig_a.prj
MIG: 12:32:02 : xml_input_file: mig_a.prj
MIG: 12:32:02 : abs: /wrk/paeg/users/aav/Project/work/xapp1026/kc705_lwip_design/project_2/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mig_a.prj
MIG: 16:54:49 : xml_input_file: mig_a.prj
MIG: 16:54:49 : abs: /wrk/paeg/users/aav/Project/work/xapp1026/kc705_lwip_design/project_2_default_ila/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mig_a.prj
MIG: 16:54:49 : xml_input_file: mig_a.prj
MIG: 16:54:49 : abs: /wrk/paeg/users/aav/Project/work/xapp1026/kc705_lwip_design/project_2_default_ila/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mig_a.prj
MIG: 16:55:30 : Running customizer.xit
MIG: 16:55:30 : ################# RUNNING MIG INTERACTIVE ###################
MIG: 16:55:30 : Writing IN file for 'mb_subsystem_mig_7series_0_0'...compDirPath: /proj/xbuilds/2013.3_daily_latest/installs/lin64/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /wrk/paeg/users/aav/Project/work/xapp1026/kc705_lwip_design/project_2_default_ila/.Xil/Vivado-30677-xhd-lin64re65/coregen/mb_subsystem_mig_7series_0_0
MIG: 16:55:30 : synp_flow:  -- synthesis_mode: Other
MIG: 16:55:30 : outputDirectory: /wrk/paeg/users/aav/Project/work/xapp1026/kc705_lwip_design/project_2_default_ila/.Xil/Vivado-30677-xhd-lin64re65/coregen/mb_subsystem_mig_7series_0_0/_tmp/
MIG: 16:55:30 : vivado_mode: xpg_bd
MIG: 16:55:30 : HDL Language: Verilog
MIG: 16:55:30 : compInfo: false
MIG: 16:55:30 : Vivado Options xc7k325t ffg900 -2
MIG: 16:55:30 : 1: xc7k325t 2: ffg900 3: -2
MIG: 16:55:30 : Running /proj/xbuilds/2013.3_daily_latest/installs/lin64/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /wrk/paeg/users/aav/Project/work/xapp1026/kc705_lwip_design/project_2_default_ila/.Xil/Vivado-30677-xhd-lin64re65/coregen/mb_subsystem_mig_7series_0_0/xil_txt.in -cg_exc_out /wrk/paeg/users/aav/Project/work/xapp1026/kc705_lwip_design/project_2_default_ila/.Xil/Vivado-30677-xhd-lin64re65/coregen/mb_subsystem_mig_7series_0_0/xil_txt.out ... 
MIG: 16:57:43 : XML_INPUT_FILE: /wrk/paeg/users/aav/Project/work/xapp1026/kc705_lwip_design/project_2_default_ila/.Xil/Vivado-30677-xhd-lin64re65/coregen/mb_subsystem_mig_7series_0_0/mig_a.prj
MIG: 16:57:43 : Component_Name: mb_subsystem_mig_7series_0_0
MIG: 16:57:43 : Moving mb_subsystem_mig_7series_0_0 ...
MIG: 16:57:43 : Moving mb_subsystem_mig_7series_0_0.veo ...
MIG: 16:57:43 : Moving mb_subsystem_mig_7series_0_0_xmdf.tcl ...
MIG: 16:57:43 : Sending back 0
MIG: 16:57:48 : xml_input_file: mig_a.prj
MIG: 16:57:48 : abs: /wrk/paeg/users/aav/Project/work/xapp1026/kc705_lwip_design/project_2_default_ila/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mig_a.prj
MIG: 16:57:48 : In updateAllModelParams
MIG: 16:57:48 : IGN:     <ModuleName>mb_subsystem_mig_7series_0_0</ModuleName> <==>     <ModuleName>mb_subsystem_mig_7series_0_0</ModuleName> 
MIG: 16:57:48 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 16:57:48 : XGUI hdlLanguage: Verilog
MIG: 16:57:48 : xgui vivado_mode: xpg_bd
MIG: 16:57:48 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 16:57:48 : Reading /wrk/paeg/users/aav/Project/work/xapp1026/kc705_lwip_design/project_2_default_ila/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/mb_subsystem_mig_7series_0_0.v ...
MIG: 16:57:49 : 
MIG: 16:57:49 : Inside fn mem: DDR3
MIG: 16:57:49 : QDRII+ Inside fn ui: 200000000
MIG: 16:57:49 : 
MIG: 16:57:49 : 
MIG: 16:57:49 : 200000000
MIG: 16:57:49 : 
MIG: 16:57:49 :  polarity_value: 0
MIG: 16:57:49 : 
MIG: 16:57:49 : 
MIG: 16:57:49 : isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 16:57:49 :  paramValTrimmed: TRUE 
MIG: 16:57:49 : 
MIG: 16:57:49 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 16:57:49 : isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "FALSE"
MIG: 16:57:49 :  paramValTrimmed: FALSE 
MIG: 16:57:49 : 
MIG: 16:57:49 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> FALSE
MIG: 16:57:49 : isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 16:57:49 :  paramValTrimmed: FALSE 
MIG: 16:57:49 : 
MIG: 16:57:49 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 16:57:49 : isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 16:57:49 :  paramValTrimmed: FALSE 
MIG: 16:57:49 : 
MIG: 16:57:49 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 16:57:49 : isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 16:57:49 :  paramValTrimmed: FALSE 
MIG: 16:57:49 : 
MIG: 16:57:49 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 16:57:49 : isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 4.000
MIG: 16:57:49 :  paramValTrimmed: 4.000 
MIG: 16:57:49 : 
MIG: 16:57:49 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 200000000.0
MIG: 16:57:49 : isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 1
MIG: 16:57:49 :  paramValTrimmed: 1 
MIG: 16:57:49 : 
MIG: 16:57:49 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 800000000
MIG: 16:57:49 : isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 16:57:49 :  paramValTrimmed: 1 
MIG: 16:57:49 : 
MIG: 16:57:49 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 800000000
MIG: 16:57:49 : isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 16:57:49 :  paramValTrimmed: 1 
MIG: 16:57:49 : 
MIG: 16:57:49 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 800000000
MIG: 16:57:49 : isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 16:57:49 :  paramValTrimmed: 1 
MIG: 16:57:49 : 
MIG: 16:57:49 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 800000000
MIG: 16:57:49 : 
MIG: 16:57:49 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 16:57:49 : 
MIG: 16:57:49 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 16:57:49 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 16:57:49 : 
MIG: 16:57:49 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 16:57:49 : 
MIG: 16:57:49 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 16:57:49 : 
MIG: 16:57:49 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 16:57:49 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 16:57:49 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 16:57:49 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 16:57:49 : 
MIG: 16:57:49 :  Valid Param: DDR3_DM_WIDTH ==> 8
MIG: 16:57:49 : 
MIG: 16:57:49 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 16:57:49 : 
MIG: 16:57:49 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 16:57:49 : 
MIG: 16:57:49 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 16:57:49 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 16:57:49 : 
MIG: 16:57:49 :  Valid Param: ECC ==> OFF
MIG: 16:57:49 : 
MIG: 16:57:49 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 16:57:49 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 16:57:49 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 16:57:49 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "ROW_BANK_COLUMN"
MIG: 16:57:49 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 16:57:49 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 16:57:49 : 
MIG: 16:57:49 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 16:57:49 : 
MIG: 16:57:49 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 16:57:49 : 
MIG: 16:57:49 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 16:57:49 : 
MIG: 16:57:49 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 16:57:49 : 
MIG: 16:57:49 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 16:57:49 : 
MIG: 16:57:49 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 16:57:49 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 16:57:49 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 16:57:49 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 16:57:49 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 16:57:49 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 16:57:49 :  Invalid Param: DDR3_AL ==> "0"
MIG: 16:57:49 :  Invalid Param: DDR3_nAL ==> 0
MIG: 16:57:49 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 16:57:49 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 16:57:49 :  Invalid Param: DDR3_CL ==> 11
MIG: 16:57:49 :  Invalid Param: DDR3_CWL ==> 8
MIG: 16:57:49 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 16:57:49 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 16:57:49 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 16:57:49 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 16:57:49 : 
MIG: 16:57:49 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 16:57:49 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 16:57:49 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 16:57:49 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 16:57:49 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 16:57:49 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 16:57:49 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 16:57:49 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 16:57:49 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 16:57:49 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 16:57:49 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 16:57:49 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 16:57:49 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "FALSE"
MIG: 16:57:49 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 16:57:49 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 16:57:49 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 16:57:49 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 4.000
MIG: 16:57:49 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 1
MIG: 16:57:49 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 16:57:49 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 16:57:49 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 16:57:49 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 16:57:49 :  Invalid Param: DDR3_tFAW ==> 30000
MIG: 16:57:49 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 16:57:49 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 16:57:49 :  Invalid Param: DDR3_tRCD ==> 13125
MIG: 16:57:49 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 16:57:49 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 16:57:49 :  Invalid Param: DDR3_tRP ==> 13125
MIG: 16:57:49 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 16:57:49 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 16:57:49 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 16:57:49 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 16:57:49 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 16:57:49 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 16:57:49 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 16:57:49 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 16:57:49 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0111
MIG: 16:57:49 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 16:57:49 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 16:57:49 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 16:57:49 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 16:57:49 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 16:57:49 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 16:57:49 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 16:57:49 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 16:57:49 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 16:57:49 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_CB0_473_FFF
MIG: 16:57:49 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 16:57:49 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_11
MIG: 16:57:49 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_111_110_109_108_107_106_10B_10A_105_104_103_102_101_100
MIG: 16:57:49 :  Invalid Param: DDR3_BANK_MAP ==> 36'h11A_115_114
MIG: 16:57:49 :  Invalid Param: DDR3_CAS_MAP ==> 12'h12A
MIG: 16:57:49 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 16:57:49 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 16:57:49 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_127
MIG: 16:57:49 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_12B
MIG: 16:57:49 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 16:57:49 :  Invalid Param: DDR3_RAS_MAP ==> 12'h125
MIG: 16:57:49 :  Invalid Param: DDR3_WE_MAP ==> 12'h124
MIG: 16:57:49 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_03_02_01_00_23_22_21_20
MIG: 16:57:49 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h200_209_206_203_204_205_202_207
MIG: 16:57:49 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h219_218_214_215_217_212_216_213
MIG: 16:57:49 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h225_224_229_226_223_222_228_227
MIG: 16:57:49 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h238_236_234_233_235_237_232_239
MIG: 16:57:49 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h005_003_000_009_007_006_004_002
MIG: 16:57:49 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h013_012_018_019_015_014_017_016
MIG: 16:57:49 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h023_027_022_029_024_025_028_026
MIG: 16:57:49 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h039_037_033_032_035_034_038_036
MIG: 16:57:49 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:57:49 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:57:49 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:57:49 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:57:49 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:57:49 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:57:49 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:57:49 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:57:49 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:57:49 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:57:49 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_031_021_011_001_231_221_211_201
MIG: 16:57:49 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 16:57:49 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 16:57:49 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 16:57:49 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 16:57:49 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 16:57:49 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 16:57:49 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 16:57:49 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 16:57:49 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 16:57:49 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 16:57:49 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 16:57:49 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 16:57:49 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 16:57:49 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 16:57:49 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 16:57:49 :  Invalid Param: DDR3_IODELAY_GRP ==> "MB_SUBSYSTEM_MIG_7SERIES_0_0_IODELAY_MIG"
MIG: 16:57:49 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "DIFFERENTIAL"
MIG: 16:57:49 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 16:57:49 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 16:57:49 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 16:57:49 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 16:57:49 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 16:57:49 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 16:57:49 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 16:57:49 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 16:57:49 :  Invalid Param: DDR3_tCK ==> 1250
MIG: 16:57:49 : 
MIG: 16:57:49 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 16:57:49 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 16:57:49 : 
MIG: 16:57:49 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 16:57:49 : 
MIG: 16:57:49 :  Valid Param: C_S_AXI_ID_WIDTH ==> 3
MIG: 16:57:49 : 
MIG: 16:57:49 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 16:57:49 : 
MIG: 16:57:49 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 16:57:49 : 
MIG: 16:57:49 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 32
MIG: 16:57:49 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 16:57:49 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 16:57:49 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 16:57:49 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 16:57:49 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 16:57:49 : 
MIG: 16:57:49 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 16:57:49 : 
MIG: 16:57:49 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 16:57:49 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 16:57:50 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 16:57:50 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 16:57:50 : 
MIG: 16:57:50 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 16:57:50 : 
MIG: 16:57:50 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 16:57:50 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 16:57:50 : 
MIG: 16:57:50 : 
MIG: 16:57:50 : 
MIG: 16:57:50 : Same Interface
MIG: 17:02:34 : Running synthesis.xit
MIG: 17:02:34 : ################# RUNNING MIG BATCH ###################
MIG: 17:02:34 : Writing IN file for 'mb_subsystem_mig_7series_0_0'...compDirPath: /proj/xbuilds/2013.3_daily_latest/installs/lin64/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /wrk/paeg/users/aav/Project/work/xapp1026/kc705_lwip_design/project_2_default_ila/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0
MIG: 17:02:34 : synp_flow:  -- synthesis_mode: Other
MIG: 17:02:34 : outputDirectory: /wrk/paeg/users/aav/Project/work/xapp1026/kc705_lwip_design/project_2_default_ila/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/_tmp/
MIG: 17:02:34 : vivado_mode: xpg_bd
MIG: 17:02:34 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 1
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : isPortInterface: 0
MIG: 17:02:35 : HDL Language: Verilog
MIG: 17:02:35 : compInfo: false
MIG: 17:02:35 : Vivado Options xc7k325t ffg900 -2
MIG: 17:02:35 : 1: xc7k325t 2: ffg900 3: -2
MIG: 17:02:35 : Running /proj/xbuilds/2013.3_daily_latest/installs/lin64/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /wrk/paeg/users/aav/Project/work/xapp1026/kc705_lwip_design/project_2_default_ila/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/xil_txt.in -cg_exc_out /wrk/paeg/users/aav/Project/work/xapp1026/kc705_lwip_design/project_2_default_ila/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/xil_txt.out ... 
MIG: 17:02:52 : XML_INPUT_FILE: /wrk/paeg/users/aav/Project/work/xapp1026/kc705_lwip_design/project_2_default_ila/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mig_a.prj
MIG: 17:02:52 : Component_Name: mb_subsystem_mig_7series_0_0
MIG: 17:02:52 : Moving mb_subsystem_mig_7series_0_0 ...
MIG: 17:02:52 : Moving mb_subsystem_mig_7series_0_0.veo ...
MIG: 17:02:52 : Moving mb_subsystem_mig_7series_0_0_xmdf.tcl ...
MIG: 17:02:52 : Added 85  files from /wrk/paeg/users/aav/Project/work/xapp1026/kc705_lwip_design/project_2_default_ila/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/*/*.v /wrk/paeg/users/aav/Project/work/xapp1026/kc705_lwip_design/project_2_default_ila/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/*/*.vhd /wrk/paeg/users/aav/Project/work/xapp1026/kc705_lwip_design/project_2_default_ila/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/*/*/*.v /wrk/paeg/users/aav/Project/work/xapp1026/kc705_lwip_design/project_2_default_ila/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/*/*/*.vhd /wrk/paeg/users/aav/Project/work/xapp1026/kc705_lwip_design/project_2_default_ila/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/*.xdc ..
MIG: 17:02:52 : Running vlog_synth_rpr.xit
MIG: 17:02:52 : IGN:     <ModuleName>mb_subsystem_mig_7series_0_0</ModuleName> <==>     <ModuleName>mb_subsystem_mig_7series_0_0</ModuleName> 
MIG: 17:02:52 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 17:02:52 : Added 1  files from /wrk/paeg/users/aav/Project/work/xapp1026/kc705_lwip_design/project_2_default_ila/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/mb_subsystem_mig_7series_0_0.v ..
MIG: 17:02:53 : Running implementation.xit
MIG: 17:02:53 : IGN:     <ModuleName>mb_subsystem_mig_7series_0_0</ModuleName> <==>     <ModuleName>mb_subsystem_mig_7series_0_0</ModuleName> 
MIG: 17:02:53 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 17:02:53 : Added 1  files from /wrk/paeg/users/aav/Project/work/xapp1026/kc705_lwip_design/project_2_default_ila/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/*.xdc ..
MIG: 17:02:53 : Running vlog_synth_rpr.xit
MIG: 17:02:54 : IGN:     <ModuleName>mb_subsystem_mig_7series_0_0</ModuleName> <==>     <ModuleName>mb_subsystem_mig_7series_0_0</ModuleName> 
MIG: 17:02:54 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 17:02:54 : Added 1  files from /wrk/paeg/users/aav/Project/work/xapp1026/kc705_lwip_design/project_2_default_ila/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/mb_subsystem_mig_7series_0_0.v ..
MIG: 00:19:39 : xml_input_file: mig_a.prj
MIG: 00:19:39 : abs: /wrk/paeg/users/aav/Project/work/xapp1026/kc705_lwip_design/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mig_a.prj
MIG: 00:19:39 : xml_input_file: mig_a.prj
MIG: 00:19:39 : abs: /wrk/paeg/users/aav/Project/work/xapp1026/kc705_lwip_design/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mig_a.prj
MIG: 00:20:28 : Running customizer.xit
MIG: 00:20:31 : ################# RUNNING MIG INTERACTIVE ###################
MIG: 00:20:31 : Writing IN file for 'mb_subsystem_mig_7series_0_0'...compDirPath: /proj/xbuilds/2013.3_daily_latest/installs/lin64/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /wrk/paeg/users/aav/Project/work/xapp1026/kc705_lwip_design/project_150MHz/.Xil/Vivado-24802-xhdl2385/coregen/mb_subsystem_mig_7series_0_0
MIG: 00:20:31 : synp_flow:  -- synthesis_mode: Other
MIG: 00:20:31 : outputDirectory: /wrk/paeg/users/aav/Project/work/xapp1026/kc705_lwip_design/project_150MHz/.Xil/Vivado-24802-xhdl2385/coregen/mb_subsystem_mig_7series_0_0/_tmp/
MIG: 00:20:31 : vivado_mode: xpg_bd
MIG: 00:20:31 : HDL Language: Verilog
MIG: 00:20:31 : compInfo: false
MIG: 00:20:31 : Vivado Options xc7k325t ffg900 -2
MIG: 00:20:31 : 1: xc7k325t 2: ffg900 3: -2
MIG: 00:20:31 : Running /proj/xbuilds/2013.3_daily_latest/installs/lin64/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /wrk/paeg/users/aav/Project/work/xapp1026/kc705_lwip_design/project_150MHz/.Xil/Vivado-24802-xhdl2385/coregen/mb_subsystem_mig_7series_0_0/xil_txt.in -cg_exc_out /wrk/paeg/users/aav/Project/work/xapp1026/kc705_lwip_design/project_150MHz/.Xil/Vivado-24802-xhdl2385/coregen/mb_subsystem_mig_7series_0_0/xil_txt.out ... 
MIG: 00:22:43 : XML_INPUT_FILE: /wrk/paeg/users/aav/Project/work/xapp1026/kc705_lwip_design/project_150MHz/.Xil/Vivado-24802-xhdl2385/coregen/mb_subsystem_mig_7series_0_0/mig_a.prj
MIG: 00:22:43 : Component_Name: mb_subsystem_mig_7series_0_0
MIG: 00:22:43 : Moving mb_subsystem_mig_7series_0_0 ...
MIG: 00:22:44 : Moving mb_subsystem_mig_7series_0_0.veo ...
MIG: 00:22:44 : Moving mb_subsystem_mig_7series_0_0_xmdf.tcl ...
MIG: 00:22:44 : Sending back 0
MIG: 00:33:41 : Running customizer.xit
MIG: 00:33:41 : ################# RUNNING MIG INTERACTIVE ###################
MIG: 00:33:41 : Writing IN file for 'mb_subsystem_mig_7series_0_0'...compDirPath: /proj/xbuilds/2013.3_daily_latest/installs/lin64/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /wrk/paeg/users/aav/Project/work/xapp1026/kc705_lwip_design/project_150MHz/.Xil/Vivado-24802-xhdl2385/coregen/mb_subsystem_mig_7series_0_0_1
MIG: 00:33:41 : synp_flow:  -- synthesis_mode: Other
MIG: 00:33:41 : outputDirectory: /wrk/paeg/users/aav/Project/work/xapp1026/kc705_lwip_design/project_150MHz/.Xil/Vivado-24802-xhdl2385/coregen/mb_subsystem_mig_7series_0_0_1/_tmp/
MIG: 00:33:41 : vivado_mode: xpg_bd
MIG: 00:33:41 : HDL Language: Verilog
MIG: 00:33:41 : compInfo: false
MIG: 00:33:41 : Vivado Options xc7k325t ffg900 -2
MIG: 00:33:41 : 1: xc7k325t 2: ffg900 3: -2
MIG: 00:33:41 : Running /proj/xbuilds/2013.3_daily_latest/installs/lin64/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /wrk/paeg/users/aav/Project/work/xapp1026/kc705_lwip_design/project_150MHz/.Xil/Vivado-24802-xhdl2385/coregen/mb_subsystem_mig_7series_0_0_1/xil_txt.in -cg_exc_out /wrk/paeg/users/aav/Project/work/xapp1026/kc705_lwip_design/project_150MHz/.Xil/Vivado-24802-xhdl2385/coregen/mb_subsystem_mig_7series_0_0_1/xil_txt.out ... 
MIG: 00:35:39 : XML_INPUT_FILE: /wrk/paeg/users/aav/Project/work/xapp1026/kc705_lwip_design/project_150MHz/.Xil/Vivado-24802-xhdl2385/coregen/mb_subsystem_mig_7series_0_0_1/mig_a.prj
MIG: 00:35:39 : Component_Name: mb_subsystem_mig_7series_0_0
MIG: 00:35:39 : Moving mb_subsystem_mig_7series_0_0 ...
MIG: 00:35:39 : Moving mb_subsystem_mig_7series_0_0.veo ...
MIG: 00:35:39 : Moving mb_subsystem_mig_7series_0_0_xmdf.tcl ...
MIG: 00:35:39 : Sending back 0
MIG: 00:39:30 : Running synthesis.xit
MIG: 00:39:30 : IGN:     <ModuleName>mb_subsystem_mig_7series_0_0</ModuleName> <==>     <ModuleName>mb_subsystem_mig_7series_0_0</ModuleName> 
MIG: 00:39:30 : IGN:         <InputClkFreq>200.08</InputClkFreq> <==>         <InputClkFreq>200.08</InputClkFreq> 
MIG: 00:39:31 : Added 85  files from /wrk/paeg/users/aav/Project/work/xapp1026/kc705_lwip_design/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/*/*.v /wrk/paeg/users/aav/Project/work/xapp1026/kc705_lwip_design/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/*/*.vhd /wrk/paeg/users/aav/Project/work/xapp1026/kc705_lwip_design/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/*/*/*.v /wrk/paeg/users/aav/Project/work/xapp1026/kc705_lwip_design/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/*/*/*.vhd /wrk/paeg/users/aav/Project/work/xapp1026/kc705_lwip_design/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/*.xdc ..
MIG: 00:39:31 : Running vlog_synth_rpr.xit
MIG: 00:39:31 : IGN:     <ModuleName>mb_subsystem_mig_7series_0_0</ModuleName> <==>     <ModuleName>mb_subsystem_mig_7series_0_0</ModuleName> 
MIG: 00:39:31 : IGN:         <InputClkFreq>200.08</InputClkFreq> <==>         <InputClkFreq>200.08</InputClkFreq> 
MIG: 00:39:31 : Added 1  files from /wrk/paeg/users/aav/Project/work/xapp1026/kc705_lwip_design/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/mb_subsystem_mig_7series_0_0.v ..
MIG: 00:39:31 : Running implementation.xit
MIG: 00:39:31 : IGN:     <ModuleName>mb_subsystem_mig_7series_0_0</ModuleName> <==>     <ModuleName>mb_subsystem_mig_7series_0_0</ModuleName> 
MIG: 00:39:31 : IGN:         <InputClkFreq>200.08</InputClkFreq> <==>         <InputClkFreq>200.08</InputClkFreq> 
MIG: 00:39:31 : Added 1  files from /wrk/paeg/users/aav/Project/work/xapp1026/kc705_lwip_design/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/*.xdc ..
MIG: 00:39:31 : Running vlog_synth_rpr.xit
MIG: 00:39:32 : IGN:     <ModuleName>mb_subsystem_mig_7series_0_0</ModuleName> <==>     <ModuleName>mb_subsystem_mig_7series_0_0</ModuleName> 
MIG: 00:39:32 : IGN:         <InputClkFreq>200.08</InputClkFreq> <==>         <InputClkFreq>200.08</InputClkFreq> 
MIG: 00:39:32 : Added 1  files from /wrk/paeg/users/aav/Project/work/xapp1026/kc705_lwip_design/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/mb_subsystem_mig_7series_0_0.v ..
MIG: 12:56:49 : Running synthesis.xit
MIG: 12:56:49 : ################# RUNNING MIG BATCH ###################
MIG: 12:56:49 : Writing IN file for 'mb_subsystem_mig_7series_0_0'...compDirPath: /proj/xbuilds/2013.3_daily_latest/installs/lin64/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /wrk/paeg/users/aav/Project/work/xapp1026/kc705_lwip_design/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0
MIG: 12:56:49 : synp_flow:  -- synthesis_mode: Other
MIG: 12:56:49 : outputDirectory: /wrk/paeg/users/aav/Project/work/xapp1026/kc705_lwip_design/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/_tmp/
MIG: 12:56:49 : vivado_mode: xpg_bd
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 1
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : HDL Language: Verilog
MIG: 12:56:49 : compInfo: false
MIG: 12:56:49 : Vivado Options xc7k325t ffg900 -2
MIG: 12:56:49 : 1: xc7k325t 2: ffg900 3: -2
MIG: 12:56:49 : Running /proj/xbuilds/2013.3_daily_latest/installs/lin64/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /wrk/paeg/users/aav/Project/work/xapp1026/kc705_lwip_design/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/xil_txt.in -cg_exc_out /wrk/paeg/users/aav/Project/work/xapp1026/kc705_lwip_design/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/xil_txt.out ... 
MIG: 12:57:05 : XML_INPUT_FILE: /wrk/paeg/users/aav/Project/work/xapp1026/kc705_lwip_design/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mig_a.prj
MIG: 12:57:05 : Component_Name: mb_subsystem_mig_7series_0_0
MIG: 12:57:05 : Moving mb_subsystem_mig_7series_0_0 ...
MIG: 12:57:05 : Moving mb_subsystem_mig_7series_0_0.veo ...
MIG: 12:57:05 : Moving mb_subsystem_mig_7series_0_0_xmdf.tcl ...
MIG: 12:57:05 : Added 85  files from /wrk/paeg/users/aav/Project/work/xapp1026/kc705_lwip_design/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/*/*.v /wrk/paeg/users/aav/Project/work/xapp1026/kc705_lwip_design/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/*/*.vhd /wrk/paeg/users/aav/Project/work/xapp1026/kc705_lwip_design/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/*/*/*.v /wrk/paeg/users/aav/Project/work/xapp1026/kc705_lwip_design/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/*/*/*.vhd /wrk/paeg/users/aav/Project/work/xapp1026/kc705_lwip_design/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/*.xdc ..
MIG: 12:57:07 : Running vlog_synth_rpr.xit
MIG: 12:57:07 : IGN:     <ModuleName>mb_subsystem_mig_7series_0_0</ModuleName> <==>     <ModuleName>mb_subsystem_mig_7series_0_0</ModuleName> 
MIG: 12:57:07 : IGN:         <InputClkFreq>200.08</InputClkFreq> <==>         <InputClkFreq>200.08</InputClkFreq> 
MIG: 12:57:07 : Added 1  files from /wrk/paeg/users/aav/Project/work/xapp1026/kc705_lwip_design/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/mb_subsystem_mig_7series_0_0.v ..
MIG: 12:57:08 : Running implementation.xit
MIG: 12:57:08 : IGN:     <ModuleName>mb_subsystem_mig_7series_0_0</ModuleName> <==>     <ModuleName>mb_subsystem_mig_7series_0_0</ModuleName> 
MIG: 12:57:08 : IGN:         <InputClkFreq>200.08</InputClkFreq> <==>         <InputClkFreq>200.08</InputClkFreq> 
MIG: 12:57:08 : Added 1  files from /wrk/paeg/users/aav/Project/work/xapp1026/kc705_lwip_design/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/*.xdc ..
MIG: 12:57:09 : Running vlog_synth_rpr.xit
MIG: 12:57:09 : IGN:     <ModuleName>mb_subsystem_mig_7series_0_0</ModuleName> <==>     <ModuleName>mb_subsystem_mig_7series_0_0</ModuleName> 
MIG: 12:57:09 : IGN:         <InputClkFreq>200.08</InputClkFreq> <==>         <InputClkFreq>200.08</InputClkFreq> 
MIG: 12:57:09 : Added 1  files from /wrk/paeg/users/aav/Project/work/xapp1026/kc705_lwip_design/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/mb_subsystem_mig_7series_0_0.v ..
MIG: 17:40:18 : Running customizer.xit
MIG: 17:40:18 : ################# RUNNING MIG INTERACTIVE ###################
MIG: 17:40:18 : Writing IN file for 'mb_subsystem_mig_7series_0_0'...compDirPath: /proj/xbuilds/2013.3_daily_latest/installs/lin64/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /wrk/paeg/users/aav/Project/work/xapp1026/kc705_lwip_design/project_150MHz/.Xil/Vivado-24802-xhdl2385/coregen/mb_subsystem_mig_7series_0_0_2
MIG: 17:40:18 : synp_flow:  -- synthesis_mode: Other
MIG: 17:40:18 : outputDirectory: /wrk/paeg/users/aav/Project/work/xapp1026/kc705_lwip_design/project_150MHz/.Xil/Vivado-24802-xhdl2385/coregen/mb_subsystem_mig_7series_0_0_2/_tmp/
MIG: 17:40:18 : vivado_mode: xpg_bd
MIG: 17:40:18 : HDL Language: Verilog
MIG: 17:40:18 : compInfo: false
MIG: 17:40:18 : Vivado Options xc7k325t ffg900 -2
MIG: 17:40:18 : 1: xc7k325t 2: ffg900 3: -2
MIG: 17:40:18 : Running /proj/xbuilds/2013.3_daily_latest/installs/lin64/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /wrk/paeg/users/aav/Project/work/xapp1026/kc705_lwip_design/project_150MHz/.Xil/Vivado-24802-xhdl2385/coregen/mb_subsystem_mig_7series_0_0_2/xil_txt.in -cg_exc_out /wrk/paeg/users/aav/Project/work/xapp1026/kc705_lwip_design/project_150MHz/.Xil/Vivado-24802-xhdl2385/coregen/mb_subsystem_mig_7series_0_0_2/xil_txt.out ... 
MIG: 17:45:53 : XML_INPUT_FILE: /wrk/paeg/users/aav/Project/work/xapp1026/kc705_lwip_design/project_150MHz/.Xil/Vivado-24802-xhdl2385/coregen/mb_subsystem_mig_7series_0_0_2/mig_a.prj
MIG: 17:45:53 : Component_Name: mb_subsystem_mig_7series_0_0
MIG: 17:45:53 : Moving mb_subsystem_mig_7series_0_0 ...
MIG: 17:45:53 : Moving mb_subsystem_mig_7series_0_0.veo ...
MIG: 17:45:53 : Moving mb_subsystem_mig_7series_0_0_xmdf.tcl ...
MIG: 17:45:53 : Sending back 0
MIG: 17:48:43 : Running synthesis.xit
MIG: 17:48:43 : IGN:     <ModuleName>mb_subsystem_mig_7series_0_0</ModuleName> <==>     <ModuleName>mb_subsystem_mig_7series_0_0</ModuleName> 
MIG: 17:48:43 : IGN:         <InputClkFreq>200.06</InputClkFreq> <==>         <InputClkFreq>200.06</InputClkFreq> 
MIG: 17:48:43 : Added 85  files from /wrk/paeg/users/aav/Project/work/xapp1026/kc705_lwip_design/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/*/*.v /wrk/paeg/users/aav/Project/work/xapp1026/kc705_lwip_design/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/*/*.vhd /wrk/paeg/users/aav/Project/work/xapp1026/kc705_lwip_design/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/*/*/*.v /wrk/paeg/users/aav/Project/work/xapp1026/kc705_lwip_design/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/*/*/*.vhd /wrk/paeg/users/aav/Project/work/xapp1026/kc705_lwip_design/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/*.xdc ..
MIG: 17:48:46 : Running vlog_synth_rpr.xit
MIG: 17:48:46 : IGN:     <ModuleName>mb_subsystem_mig_7series_0_0</ModuleName> <==>     <ModuleName>mb_subsystem_mig_7series_0_0</ModuleName> 
MIG: 17:48:46 : IGN:         <InputClkFreq>200.06</InputClkFreq> <==>         <InputClkFreq>200.06</InputClkFreq> 
MIG: 17:48:46 : Added 1  files from /wrk/paeg/users/aav/Project/work/xapp1026/kc705_lwip_design/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/mb_subsystem_mig_7series_0_0.v ..
MIG: 17:48:46 : Running implementation.xit
MIG: 17:48:46 : IGN:     <ModuleName>mb_subsystem_mig_7series_0_0</ModuleName> <==>     <ModuleName>mb_subsystem_mig_7series_0_0</ModuleName> 
MIG: 17:48:46 : IGN:         <InputClkFreq>200.06</InputClkFreq> <==>         <InputClkFreq>200.06</InputClkFreq> 
MIG: 17:48:46 : Added 1  files from /wrk/paeg/users/aav/Project/work/xapp1026/kc705_lwip_design/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/*.xdc ..
MIG: 17:48:47 : Running vlog_synth_rpr.xit
MIG: 17:48:47 : IGN:     <ModuleName>mb_subsystem_mig_7series_0_0</ModuleName> <==>     <ModuleName>mb_subsystem_mig_7series_0_0</ModuleName> 
MIG: 17:48:47 : IGN:         <InputClkFreq>200.06</InputClkFreq> <==>         <InputClkFreq>200.06</InputClkFreq> 
MIG: 17:48:47 : Added 1  files from /wrk/paeg/users/aav/Project/work/xapp1026/kc705_lwip_design/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/mb_subsystem_mig_7series_0_0.v ..
MIG: 11:28:05 : xml_input_file: mig_a.prj
MIG: 11:28:05 : Absolute path of xml_input_file: c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mig_a.prj
MIG: 11:28:05 : xml_input_file: mig_a.prj
MIG: 11:28:05 : Absolute path of xml_input_file: c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mig_a.prj
MIG: 11:28:05 : In updateAllModelParams
MIG: 11:28:05 : ################# RUNNING MIG BATCH ###################
MIG: 11:28:05 : Writing IN file for 'mb_subsystem_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2014.2/data/ip/xilinx/mig_7series_v2_1... instDirPath: c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0
MIG: 11:28:05 : synp_flow:  -- synthesis_mode: Other
MIG: 11:28:05 : outputDirectory: c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/_tmp/
MIG: 11:28:05 : vivado_mode: xpg_bd
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:05 : isPortInterface: 0
MIG: 11:28:06 : isPortInterface: 0
MIG: 11:28:06 : isPortInterface: 0
MIG: 11:28:06 : isPortInterface: 0
MIG: 11:28:06 : isPortInterface: 0
MIG: 11:28:06 : isPortInterface: 0
MIG: 11:28:06 : isPortInterface: 0
MIG: 11:28:06 : isPortInterface: 0
MIG: 11:28:06 : isPortInterface: 0
MIG: 11:28:06 : isPortInterface: 0
MIG: 11:28:06 : isPortInterface: 0
MIG: 11:28:06 : isPortInterface: 0
MIG: 11:28:06 : isPortInterface: 0
MIG: 11:28:06 : isPortInterface: 0
MIG: 11:28:06 : isPortInterface: 0
MIG: 11:28:06 : isPortInterface: 0
MIG: 11:28:06 : isPortInterface: 0
MIG: 11:28:06 : isPortInterface: 0
MIG: 11:28:06 : isPortInterface: 0
MIG: 11:28:06 : isPortInterface: 0
MIG: 11:28:06 : isPortInterface: 0
MIG: 11:28:06 : isPortInterface: 0
MIG: 11:28:06 : isPortInterface: 0
MIG: 11:28:06 : isPortInterface: 0
MIG: 11:28:06 : isPortInterface: 0
MIG: 11:28:06 : isPortInterface: 0
MIG: 11:28:06 : isPortInterface: 0
MIG: 11:28:06 : isPortInterface: 0
MIG: 11:28:06 : isPortInterface: 0
MIG: 11:28:06 : isPortInterface: 0
MIG: 11:28:06 : isPortInterface: 0
MIG: 11:28:06 : isPortInterface: 0
MIG: 11:28:06 : isPortInterface: 0
MIG: 11:28:06 : isPortInterface: 0
MIG: 11:28:06 : isPortInterface: 0
MIG: 11:28:06 : isPortInterface: 0
MIG: 11:28:06 : isPortInterface: 1
MIG: 11:28:06 : isPortInterface: 0
MIG: 11:28:06 : isPortInterface: 0
MIG: 11:28:06 : isPortInterface: 0
MIG: 11:28:06 : isPortInterface: 0
MIG: 11:28:06 : isPortInterface: 0
MIG: 11:28:06 : isPortInterface: 0
MIG: 11:28:06 : isPortInterface: 0
MIG: 11:28:06 : isPortInterface: 0
MIG: 11:28:06 : isPortInterface: 0
MIG: 11:28:06 : isPortInterface: 0
MIG: 11:28:06 :  locked false  
MIG: 11:28:06 : HDL Language: Verilog
MIG: 11:28:06 : compInfo: true
MIG: 11:28:06 : Vivado Options xc7k325t ffg900 -2
MIG: 11:28:06 : 1: xc7k325t 2: ffg900 3: -2
MIG: 11:28:06 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_1/bin/nt64/mig.exe
MIG: 11:28:06 : xilinx_path: C:/Xilinx/Vivado/2014.2/ids_lite/ISE
MIG: 11:28:06 : I am in catch area
MIG: 11:28:06 : Running C:/Xilinx/Vivado/2014.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_1/bin/nt64/mig.exe -cg_exc_inp c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/xil_txt.in -cg_exc_out c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/xil_txt.out ... 
MIG: 11:28:31 : XML_INPUT_FILE: c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mig_a.prj
MIG: 11:28:31 : Component_Name: mb_subsystem_mig_7series_0_0
MIG: 11:28:31 : Moving mb_subsystem_mig_7series_0_0 ...
MIG: 11:28:31 : Moving mb_subsystem_mig_7series_0_0.veo ...
MIG: 11:28:31 : Moving mb_subsystem_mig_7series_0_0_xmdf.tcl ...
MIG: 11:28:31 : XGUI hdlLanguage: Verilog
MIG: 11:28:31 : xgui vivado_mode: xpg_bd
MIG: 11:28:31 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 11:28:31 : Reading C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/mb_subsystem_mig_7series_0_0_mig.v ...
MIG: 11:28:33 : 1
MIG: 11:28:33 : Inside fn mem: DDR3
MIG: 11:28:33 : QDRII+ Inside fn ui: 162500000
MIG: 11:28:33 : 
MIG: 11:28:33 : 1
MIG: 11:28:33 : 162500000
MIG: 11:28:33 : 
MIG: 11:28:33 :  polarity_value: 0
MIG: 11:28:33 : ACTIVE_HIGH
MIG: 11:28:33 : 
MIG: 11:28:33 : isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 11:28:33 :  paramValTrimmed: TRUE 
MIG: 11:28:33 : TRUE
MIG: 11:28:33 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 11:28:33 : isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "FALSE"
MIG: 11:28:33 :  paramValTrimmed: FALSE 
MIG: 11:28:33 : 
MIG: 11:28:33 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> FALSE
MIG: 11:28:33 : isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 11:28:33 :  paramValTrimmed: FALSE 
MIG: 11:28:33 : 
MIG: 11:28:33 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 11:28:33 : isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 11:28:33 :  paramValTrimmed: FALSE 
MIG: 11:28:33 : 
MIG: 11:28:33 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 11:28:33 : isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 11:28:33 :  paramValTrimmed: FALSE 
MIG: 11:28:33 : 
MIG: 11:28:33 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 11:28:33 : isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 4.000
MIG: 11:28:33 :  paramValTrimmed: 4.000 
MIG: 11:28:33 : 200000000.0
MIG: 11:28:33 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 200000000.0
MIG: 11:28:33 : isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 1
MIG: 11:28:33 :  paramValTrimmed: 1 
MIG: 11:28:33 : 800000000
MIG: 11:28:33 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 800000000
MIG: 11:28:33 : isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 11:28:33 :  paramValTrimmed: 1 
MIG: 11:28:33 : 800000000
MIG: 11:28:33 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 800000000
MIG: 11:28:33 : isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 11:28:33 :  paramValTrimmed: 1 
MIG: 11:28:33 : 800000000
MIG: 11:28:33 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 800000000
MIG: 11:28:33 : isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 11:28:33 :  paramValTrimmed: 1 
MIG: 11:28:33 : 800000000
MIG: 11:28:33 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 800000000
MIG: 11:28:33 : 
MIG: 11:28:33 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 11:28:33 : 
MIG: 11:28:33 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 11:28:33 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 11:28:33 : 
MIG: 11:28:33 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 11:28:33 : 
MIG: 11:28:33 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 11:28:33 : 
MIG: 11:28:33 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 11:28:33 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 11:28:33 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 11:28:33 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 11:28:33 : 8
MIG: 11:28:33 :  Valid Param: DDR3_DM_WIDTH ==> 8
MIG: 11:28:33 : 64
MIG: 11:28:33 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 11:28:33 : 8
MIG: 11:28:33 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 11:28:33 : 3
MIG: 11:28:33 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 11:28:33 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 11:28:33 : 
MIG: 11:28:33 :  Valid Param: ECC ==> OFF
MIG: 11:28:33 : 64
MIG: 11:28:33 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 11:28:33 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 11:28:33 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 11:28:33 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "ROW_BANK_COLUMN"
MIG: 11:28:33 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 11:28:33 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 11:28:33 : 
MIG: 11:28:33 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 11:28:33 : 
MIG: 11:28:33 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 11:28:33 : 28
MIG: 11:28:33 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 11:28:33 : 
MIG: 11:28:33 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 11:28:33 : 
MIG: 11:28:33 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 11:28:33 : 
MIG: 11:28:33 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 11:28:33 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 11:28:33 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 11:28:33 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 11:28:33 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 11:28:33 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 11:28:33 :  Invalid Param: DDR3_AL ==> "0"
MIG: 11:28:33 :  Invalid Param: DDR3_nAL ==> 0
MIG: 11:28:33 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 11:28:33 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 11:28:33 :  Invalid Param: DDR3_CL ==> 9
MIG: 11:28:33 :  Invalid Param: DDR3_CWL ==> 7
MIG: 11:28:33 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 11:28:33 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 11:28:33 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 11:28:33 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 11:28:33 : 
MIG: 11:28:33 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 11:28:33 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 11:28:33 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 11:28:33 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 4999
MIG: 11:28:33 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 13
MIG: 11:28:33 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 2
MIG: 11:28:33 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 11:28:33 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 11:28:33 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 11:28:33 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 11:28:33 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 11:28:33 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 11:28:34 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "FALSE"
MIG: 11:28:34 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 11:28:34 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 11:28:34 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 11:28:34 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 4.000
MIG: 11:28:34 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 1
MIG: 11:28:34 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 11:28:34 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 11:28:34 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 11:28:34 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 11:28:34 :  Invalid Param: DDR3_tFAW ==> 30000
MIG: 11:28:34 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 11:28:34 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 11:28:34 :  Invalid Param: DDR3_tRCD ==> 13125
MIG: 11:28:34 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 11:28:34 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 11:28:34 :  Invalid Param: DDR3_tRP ==> 13125
MIG: 11:28:34 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 11:28:34 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 11:28:34 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 11:28:34 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 11:28:34 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 11:28:34 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 11:28:34 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 11:28:34 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 11:28:34 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0111
MIG: 11:28:34 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 11:28:34 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 11:28:34 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 11:28:34 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 11:28:34 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 11:28:34 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 11:28:34 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 11:28:34 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 11:28:34 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 11:28:34 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_CB0_473_FFF
MIG: 11:28:34 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 11:28:34 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_11
MIG: 11:28:34 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_111_110_109_108_107_106_10B_10A_105_104_103_102_101_100
MIG: 11:28:34 :  Invalid Param: DDR3_BANK_MAP ==> 36'h11A_115_114
MIG: 11:28:34 :  Invalid Param: DDR3_CAS_MAP ==> 12'h12A
MIG: 11:28:34 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 11:28:34 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 11:28:34 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_127
MIG: 11:28:34 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_12B
MIG: 11:28:34 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 11:28:34 :  Invalid Param: DDR3_RAS_MAP ==> 12'h125
MIG: 11:28:34 :  Invalid Param: DDR3_WE_MAP ==> 12'h124
MIG: 11:28:34 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_03_02_01_00_23_22_21_20
MIG: 11:28:34 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h200_209_206_203_204_205_202_207
MIG: 11:28:34 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h219_218_214_215_217_212_216_213
MIG: 11:28:34 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h225_224_229_226_223_222_228_227
MIG: 11:28:34 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h238_236_234_233_235_237_232_239
MIG: 11:28:34 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h005_003_000_009_007_006_004_002
MIG: 11:28:34 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h013_012_018_019_015_014_017_016
MIG: 11:28:34 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h023_027_022_029_024_025_028_026
MIG: 11:28:34 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h039_037_033_032_035_034_038_036
MIG: 11:28:34 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:28:34 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:28:34 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:28:34 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:28:34 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:28:34 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:28:34 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:28:34 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:28:34 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:28:34 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:28:34 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_031_021_011_001_231_221_211_201
MIG: 11:28:34 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 11:28:34 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 11:28:34 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 11:28:34 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 11:28:34 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 11:28:34 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 11:28:34 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 11:28:34 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 11:28:34 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 11:28:34 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 11:28:34 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 11:28:34 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 11:28:34 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 11:28:34 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 11:28:34 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 11:28:34 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 11:28:34 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 11:28:34 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 11:28:34 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 11:28:34 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "MB_SUBSYSTEM_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 11:28:34 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "MB_SUBSYSTEM_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 11:28:34 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "DIFFERENTIAL"
MIG: 11:28:34 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 11:28:34 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 11:28:34 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 11:28:34 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 11:28:34 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 11:28:34 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 11:28:34 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 11:28:34 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 11:28:34 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 11:28:34 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 11:28:34 :  Invalid Param: DDR3_tCK ==> 1538
MIG: 11:28:34 : 4
MIG: 11:28:34 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 11:28:34 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 11:28:34 : TRUE
MIG: 11:28:34 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 11:28:34 : 3
MIG: 11:28:34 :  Valid Param: C_S_AXI_ID_WIDTH ==> 3
MIG: 11:28:34 : 1073741824
MIG: 11:28:34 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 11:28:34 : 30
MIG: 11:28:34 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 11:28:34 : 
MIG: 11:28:34 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 32
MIG: 11:28:34 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 11:28:34 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 11:28:34 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 11:28:34 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 11:28:34 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 11:28:34 : 
MIG: 11:28:34 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 11:28:34 : 
MIG: 11:28:34 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 11:28:34 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 11:28:34 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 11:28:34 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 11:28:34 : 
MIG: 11:28:34 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 11:28:34 : 
MIG: 11:28:34 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 11:28:34 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 11:28:34 : 
MIG: 11:28:34 : NONE
MIG: 11:28:34 : 
MIG: 11:28:34 : Same Interface
MIG: 15:11:28 : xml_input_file: mig_a.prj
MIG: 15:11:28 : Absolute path of xml_input_file: mig_a.prj
MIG: 15:11:28 : xml_input_file: mig_a.prj
MIG: 15:11:28 : Absolute path of xml_input_file: mig_a.prj
MIG: 15:11:28 : xml_input_file: ..\..\..\..\project_2.srcs\sources_1\bd\mb_subsystem\ip\mb_subsystem_mig_7series_0_0\mig_a.prj
MIG: 15:11:28 : Absolute path of xml_input_file: c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mig_a.prj
MIG: 15:11:28 : xml_input_file: ..\..\..\..\project_2.srcs\sources_1\bd\mb_subsystem\ip\mb_subsystem_mig_7series_0_0\mig_a.prj
MIG: 15:11:28 : Absolute path of xml_input_file: c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mig_a.prj
MIG: 15:11:28 : In updateAllModelParams
MIG: 15:11:28 : IGN:     <ModuleName>mb_subsystem_mig_7series_0_0</ModuleName> <==>     <ModuleName>mb_subsystem_mig_7series_0_0</ModuleName> 
MIG: 15:11:28 : ERR:     <Version>2.0</Version> <==>     <Version>2.1</Version> 
MIG: 15:11:28 : ################# RUNNING MIG BATCH ###################
MIG: 15:11:28 : Writing IN file for 'mb_subsystem_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2014.2/data/ip/xilinx/mig_7series_v2_1... instDirPath: c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0
MIG: 15:11:28 : synp_flow:  -- synthesis_mode: Other
MIG: 15:11:28 : outputDirectory: c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/_tmp/
MIG: 15:11:28 : vivado_mode: xpg_bd
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:28 : isPortInterface: 0
MIG: 15:11:29 : isPortInterface: 0
MIG: 15:11:29 : isPortInterface: 0
MIG: 15:11:29 : isPortInterface: 0
MIG: 15:11:29 : isPortInterface: 0
MIG: 15:11:29 : isPortInterface: 0
MIG: 15:11:29 : isPortInterface: 0
MIG: 15:11:29 : isPortInterface: 0
MIG: 15:11:29 : isPortInterface: 0
MIG: 15:11:29 : isPortInterface: 0
MIG: 15:11:29 : isPortInterface: 0
MIG: 15:11:29 : isPortInterface: 0
MIG: 15:11:29 : isPortInterface: 0
MIG: 15:11:29 : isPortInterface: 0
MIG: 15:11:29 : isPortInterface: 0
MIG: 15:11:29 : isPortInterface: 0
MIG: 15:11:29 : isPortInterface: 0
MIG: 15:11:29 : isPortInterface: 0
MIG: 15:11:29 : isPortInterface: 0
MIG: 15:11:29 : isPortInterface: 0
MIG: 15:11:29 : isPortInterface: 0
MIG: 15:11:29 : isPortInterface: 0
MIG: 15:11:29 : isPortInterface: 0
MIG: 15:11:29 : isPortInterface: 0
MIG: 15:11:29 : isPortInterface: 0
MIG: 15:11:29 : isPortInterface: 0
MIG: 15:11:29 : isPortInterface: 0
MIG: 15:11:29 : isPortInterface: 0
MIG: 15:11:29 : isPortInterface: 0
MIG: 15:11:29 : isPortInterface: 0
MIG: 15:11:29 : isPortInterface: 0
MIG: 15:11:29 : isPortInterface: 0
MIG: 15:11:29 : isPortInterface: 0
MIG: 15:11:29 : isPortInterface: 0
MIG: 15:11:29 : isPortInterface: 0
MIG: 15:11:29 : isPortInterface: 0
MIG: 15:11:29 : isPortInterface: 0
MIG: 15:11:29 : isPortInterface: 0
MIG: 15:11:29 : isPortInterface: 0
MIG: 15:11:29 : isPortInterface: 0
MIG: 15:11:29 : isPortInterface: 0
MIG: 15:11:29 : isPortInterface: 0
MIG: 15:11:29 : isPortInterface: 0
MIG: 15:11:29 : isPortInterface: 0
MIG: 15:11:29 : isPortInterface: 0
MIG: 15:11:29 : isPortInterface: 0
MIG: 15:11:29 : isPortInterface: 0
MIG: 15:11:29 : isPortInterface: 0
MIG: 15:11:29 : isPortInterface: 0
MIG: 15:11:29 : isPortInterface: 1
MIG: 15:11:29 : isPortInterface: 0
MIG: 15:11:29 : isPortInterface: 0
MIG: 15:11:29 : isPortInterface: 0
MIG: 15:11:29 : isPortInterface: 0
MIG: 15:11:29 : isPortInterface: 0
MIG: 15:11:29 : isPortInterface: 0
MIG: 15:11:29 : isPortInterface: 0
MIG: 15:11:29 : isPortInterface: 0
MIG: 15:11:29 : isPortInterface: 0
MIG: 15:11:29 : isPortInterface: 0
MIG: 15:11:29 :  locked false  
MIG: 15:11:29 : HDL Language: Verilog
MIG: 15:11:29 : compInfo: true
MIG: 15:11:29 : Vivado Options xc7k325t ffg900 -2
MIG: 15:11:29 : 1: xc7k325t 2: ffg900 3: -2
MIG: 15:11:29 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_1/bin/nt64/mig.exe
MIG: 15:11:29 : xilinx_path: C:/Xilinx/Vivado/2014.2/ids_lite/ISE
MIG: 15:11:29 : I am in catch area
MIG: 15:11:29 : Running C:/Xilinx/Vivado/2014.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_1/bin/nt64/mig.exe -cg_exc_inp c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/xil_txt.in -cg_exc_out c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/xil_txt.out ... 
MIG: 15:11:50 : XML_INPUT_FILE: c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mig_a.prj
MIG: 15:11:50 : Component_Name: mb_subsystem_mig_7series_0_0
MIG: 15:11:50 : Moving mb_subsystem_mig_7series_0_0 ...
MIG: 15:11:50 : Moving mb_subsystem_mig_7series_0_0.veo ...
MIG: 15:11:50 : Moving mb_subsystem_mig_7series_0_0_xmdf.tcl ...
MIG: 15:11:50 : XGUI hdlLanguage: Verilog
MIG: 15:11:50 : xgui vivado_mode: xpg_bd
MIG: 15:11:50 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 15:11:50 : Reading C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/mb_subsystem_mig_7series_0_0_mig.v ...
MIG: 15:11:52 : 
MIG: 15:11:52 : Inside fn mem: DDR3
MIG: 15:11:52 : QDRII+ Inside fn ui: 162500000
MIG: 15:11:52 : 
MIG: 15:11:52 : 
MIG: 15:11:52 : 
MIG: 15:11:52 : 
MIG: 15:11:52 :  polarity_value: 0
MIG: 15:11:52 : 
MIG: 15:11:52 : 
MIG: 15:11:52 : isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 15:11:52 :  paramValTrimmed: TRUE 
MIG: 15:11:52 : 
MIG: 15:11:52 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 15:11:52 : isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "FALSE"
MIG: 15:11:52 :  paramValTrimmed: FALSE 
MIG: 15:11:52 : 
MIG: 15:11:52 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> FALSE
MIG: 15:11:52 : isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 15:11:52 :  paramValTrimmed: FALSE 
MIG: 15:11:52 : 
MIG: 15:11:52 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 15:11:52 : isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 15:11:52 :  paramValTrimmed: FALSE 
MIG: 15:11:52 : 
MIG: 15:11:52 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 15:11:52 : isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 15:11:52 :  paramValTrimmed: FALSE 
MIG: 15:11:52 : 
MIG: 15:11:52 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 15:11:52 : isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 4.000
MIG: 15:11:52 :  paramValTrimmed: 4.000 
MIG: 15:11:52 : 
MIG: 15:11:52 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 200000000.0
MIG: 15:11:52 : isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 1
MIG: 15:11:52 :  paramValTrimmed: 1 
MIG: 15:11:52 : 
MIG: 15:11:52 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 800000000
MIG: 15:11:52 : isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 15:11:52 :  paramValTrimmed: 1 
MIG: 15:11:52 : 
MIG: 15:11:52 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 800000000
MIG: 15:11:52 : isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 15:11:52 :  paramValTrimmed: 1 
MIG: 15:11:52 : 
MIG: 15:11:52 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 800000000
MIG: 15:11:52 : isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 15:11:52 :  paramValTrimmed: 1 
MIG: 15:11:52 : 
MIG: 15:11:52 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 800000000
MIG: 15:11:52 : 
MIG: 15:11:52 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 15:11:52 : 
MIG: 15:11:52 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 15:11:52 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 15:11:52 : 
MIG: 15:11:52 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 15:11:52 : 
MIG: 15:11:52 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 15:11:52 : 
MIG: 15:11:52 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 15:11:52 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 15:11:52 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 15:11:52 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 15:11:52 : 
MIG: 15:11:52 :  Valid Param: DDR3_DM_WIDTH ==> 8
MIG: 15:11:52 : 
MIG: 15:11:52 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 15:11:52 : 
MIG: 15:11:52 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 15:11:52 : 
MIG: 15:11:52 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 15:11:52 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 15:11:52 : 
MIG: 15:11:52 :  Valid Param: ECC ==> OFF
MIG: 15:11:52 : 
MIG: 15:11:52 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 15:11:52 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 15:11:52 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 15:11:52 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "ROW_BANK_COLUMN"
MIG: 15:11:52 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 15:11:52 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 15:11:52 : 
MIG: 15:11:52 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 15:11:52 : 
MIG: 15:11:52 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 15:11:52 : 
MIG: 15:11:52 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 15:11:52 : 
MIG: 15:11:52 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 15:11:52 : 
MIG: 15:11:52 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 15:11:52 : 
MIG: 15:11:52 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 15:11:52 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 15:11:52 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 15:11:52 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 15:11:52 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 15:11:52 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 15:11:52 :  Invalid Param: DDR3_AL ==> "0"
MIG: 15:11:52 :  Invalid Param: DDR3_nAL ==> 0
MIG: 15:11:52 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 15:11:52 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 15:11:52 :  Invalid Param: DDR3_CL ==> 9
MIG: 15:11:52 :  Invalid Param: DDR3_CWL ==> 7
MIG: 15:11:52 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 15:11:52 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 15:11:52 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 15:11:52 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 15:11:52 : 
MIG: 15:11:52 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 15:11:52 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 15:11:52 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 15:11:52 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 4999
MIG: 15:11:52 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 13
MIG: 15:11:52 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 2
MIG: 15:11:52 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 15:11:52 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 15:11:52 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 15:11:52 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 15:11:52 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 15:11:52 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 15:11:52 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "FALSE"
MIG: 15:11:52 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 15:11:52 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 15:11:52 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 15:11:52 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 4.000
MIG: 15:11:52 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 1
MIG: 15:11:52 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 15:11:52 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 15:11:52 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 15:11:52 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 15:11:52 :  Invalid Param: DDR3_tFAW ==> 30000
MIG: 15:11:52 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 15:11:52 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 15:11:52 :  Invalid Param: DDR3_tRCD ==> 13125
MIG: 15:11:52 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 15:11:52 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 15:11:52 :  Invalid Param: DDR3_tRP ==> 13125
MIG: 15:11:52 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 15:11:52 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 15:11:52 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 15:11:52 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 15:11:52 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 15:11:52 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 15:11:52 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 15:11:52 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 15:11:52 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0111
MIG: 15:11:52 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 15:11:52 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 15:11:52 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 15:11:52 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 15:11:52 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 15:11:52 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 15:11:52 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 15:11:52 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 15:11:52 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 15:11:52 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_CB0_473_FFF
MIG: 15:11:52 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 15:11:52 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_11
MIG: 15:11:52 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_111_110_109_108_107_106_10B_10A_105_104_103_102_101_100
MIG: 15:11:52 :  Invalid Param: DDR3_BANK_MAP ==> 36'h11A_115_114
MIG: 15:11:52 :  Invalid Param: DDR3_CAS_MAP ==> 12'h12A
MIG: 15:11:52 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 15:11:52 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 15:11:52 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_127
MIG: 15:11:52 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_12B
MIG: 15:11:52 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 15:11:52 :  Invalid Param: DDR3_RAS_MAP ==> 12'h125
MIG: 15:11:52 :  Invalid Param: DDR3_WE_MAP ==> 12'h124
MIG: 15:11:52 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_03_02_01_00_23_22_21_20
MIG: 15:11:52 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h200_209_206_203_204_205_202_207
MIG: 15:11:52 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h219_218_214_215_217_212_216_213
MIG: 15:11:52 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h225_224_229_226_223_222_228_227
MIG: 15:11:52 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h238_236_234_233_235_237_232_239
MIG: 15:11:52 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h005_003_000_009_007_006_004_002
MIG: 15:11:52 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h013_012_018_019_015_014_017_016
MIG: 15:11:52 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h023_027_022_029_024_025_028_026
MIG: 15:11:52 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h039_037_033_032_035_034_038_036
MIG: 15:11:52 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:11:52 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:11:52 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:11:52 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:11:52 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:11:52 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:11:52 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:11:52 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:11:52 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:11:52 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:11:52 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_031_021_011_001_231_221_211_201
MIG: 15:11:52 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 15:11:52 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 15:11:52 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 15:11:52 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 15:11:52 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 15:11:52 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 15:11:52 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 15:11:52 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 15:11:52 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 15:11:52 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 15:11:52 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 15:11:52 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 15:11:52 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 15:11:52 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 15:11:52 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 15:11:52 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 15:11:52 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 15:11:52 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 15:11:52 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 15:11:52 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "MB_SUBSYSTEM_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 15:11:52 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "MB_SUBSYSTEM_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 15:11:52 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "DIFFERENTIAL"
MIG: 15:11:52 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 15:11:52 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 15:11:52 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 15:11:52 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 15:11:52 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 15:11:52 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 15:11:52 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 15:11:52 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 15:11:52 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 15:11:52 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 15:11:52 :  Invalid Param: DDR3_tCK ==> 1538
MIG: 15:11:52 : 
MIG: 15:11:52 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 15:11:52 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 15:11:52 : 
MIG: 15:11:52 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 15:11:52 : 
MIG: 15:11:52 :  Valid Param: C_S_AXI_ID_WIDTH ==> 3
MIG: 15:11:52 : 
MIG: 15:11:52 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 15:11:52 : 
MIG: 15:11:52 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 15:11:52 : 
MIG: 15:11:52 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 32
MIG: 15:11:52 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 15:11:52 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 15:11:52 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 15:11:52 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 15:11:52 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 15:11:52 : 
MIG: 15:11:52 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 15:11:52 : 
MIG: 15:11:52 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 15:11:52 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 15:11:52 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 15:11:52 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 15:11:52 : 
MIG: 15:11:52 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 15:11:52 : 
MIG: 15:11:52 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 15:11:52 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 15:11:52 : 
MIG: 15:11:52 : 
MIG: 15:11:52 : 
MIG: 15:11:52 : Same Interface
MIG: 15:15:24 : xml_input_file: mig_a.prj
MIG: 15:15:24 : Absolute path of xml_input_file: mig_a.prj
MIG: 15:15:24 : xml_input_file: mig_a.prj
MIG: 15:15:24 : Absolute path of xml_input_file: mig_a.prj
MIG: 15:15:24 : xml_input_file: ..\..\..\..\project_2.srcs\sources_1\bd\mb_subsystem\ip\mb_subsystem_mig_7series_0_0\mig_a.prj
MIG: 15:15:24 : Absolute path of xml_input_file: c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mig_a.prj
MIG: 15:15:24 : xml_input_file: ..\..\..\..\project_2.srcs\sources_1\bd\mb_subsystem\ip\mb_subsystem_mig_7series_0_0\mig_a.prj
MIG: 15:15:24 : Absolute path of xml_input_file: c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mig_a.prj
MIG: 15:15:24 : In updateAllModelParams
MIG: 15:15:25 : IGN:     <ModuleName>mb_subsystem_mig_7series_0_0</ModuleName> <==>     <ModuleName>mb_subsystem_mig_7series_0_0</ModuleName> 
MIG: 15:15:25 : ERR:     <Version>2.0</Version> <==>     <Version>2.1</Version> 
MIG: 15:15:25 : ################# RUNNING MIG BATCH ###################
MIG: 15:15:25 : Writing IN file for 'mb_subsystem_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2014.2/data/ip/xilinx/mig_7series_v2_1... instDirPath: c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0
MIG: 15:15:25 : synp_flow:  -- synthesis_mode: Other
MIG: 15:15:25 : outputDirectory: c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/_tmp/
MIG: 15:15:25 : vivado_mode: xpg_bd
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 1
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 : isPortInterface: 0
MIG: 15:15:25 :  locked false  
MIG: 15:15:25 : HDL Language: Verilog
MIG: 15:15:25 : compInfo: true
MIG: 15:15:25 : Vivado Options xc7k325t ffg900 -2
MIG: 15:15:25 : 1: xc7k325t 2: ffg900 3: -2
MIG: 15:15:25 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_1/bin/nt64/mig.exe
MIG: 15:15:25 : xilinx_path: C:/Xilinx/Vivado/2014.2/ids_lite/ISE
MIG: 15:15:25 : I am in catch area
MIG: 15:15:25 : Running C:/Xilinx/Vivado/2014.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_1/bin/nt64/mig.exe -cg_exc_inp c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/xil_txt.in -cg_exc_out c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/xil_txt.out ... 
MIG: 15:15:45 : XML_INPUT_FILE: c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mig_a.prj
MIG: 15:15:45 : Component_Name: mb_subsystem_mig_7series_0_0
MIG: 15:15:45 : Moving mb_subsystem_mig_7series_0_0 ...
MIG: 15:15:45 : Moving mb_subsystem_mig_7series_0_0.veo ...
MIG: 15:15:45 : Moving mb_subsystem_mig_7series_0_0_xmdf.tcl ...
MIG: 15:15:45 : XGUI hdlLanguage: Verilog
MIG: 15:15:45 : xgui vivado_mode: xpg_bd
MIG: 15:15:45 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 15:15:45 : Reading C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/mb_subsystem_mig_7series_0_0_mig.v ...
MIG: 15:15:47 : 
MIG: 15:15:47 : Inside fn mem: DDR3
MIG: 15:15:47 : QDRII+ Inside fn ui: 162500000
MIG: 15:15:47 : 
MIG: 15:15:47 : 
MIG: 15:15:47 : 
MIG: 15:15:47 : 
MIG: 15:15:47 :  polarity_value: 0
MIG: 15:15:47 : 
MIG: 15:15:47 : 
MIG: 15:15:47 : isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 15:15:47 :  paramValTrimmed: TRUE 
MIG: 15:15:47 : 
MIG: 15:15:47 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 15:15:47 : isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "FALSE"
MIG: 15:15:47 :  paramValTrimmed: FALSE 
MIG: 15:15:47 : 
MIG: 15:15:47 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> FALSE
MIG: 15:15:47 : isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 15:15:47 :  paramValTrimmed: FALSE 
MIG: 15:15:47 : 
MIG: 15:15:47 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 15:15:47 : isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 15:15:47 :  paramValTrimmed: FALSE 
MIG: 15:15:47 : 
MIG: 15:15:47 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 15:15:47 : isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 15:15:47 :  paramValTrimmed: FALSE 
MIG: 15:15:47 : 
MIG: 15:15:47 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 15:15:47 : isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 4.000
MIG: 15:15:47 :  paramValTrimmed: 4.000 
MIG: 15:15:47 : 
MIG: 15:15:47 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 200000000.0
MIG: 15:15:47 : isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 1
MIG: 15:15:47 :  paramValTrimmed: 1 
MIG: 15:15:47 : 
MIG: 15:15:47 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 800000000
MIG: 15:15:47 : isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 15:15:47 :  paramValTrimmed: 1 
MIG: 15:15:47 : 
MIG: 15:15:47 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 800000000
MIG: 15:15:47 : isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 15:15:47 :  paramValTrimmed: 1 
MIG: 15:15:47 : 
MIG: 15:15:47 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 800000000
MIG: 15:15:47 : isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 15:15:47 :  paramValTrimmed: 1 
MIG: 15:15:47 : 
MIG: 15:15:47 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 800000000
MIG: 15:15:47 : 
MIG: 15:15:47 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 15:15:47 : 
MIG: 15:15:47 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 15:15:47 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 15:15:47 : 
MIG: 15:15:47 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 15:15:47 : 
MIG: 15:15:47 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 15:15:47 : 
MIG: 15:15:47 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 15:15:47 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 15:15:47 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 15:15:47 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 15:15:47 : 
MIG: 15:15:47 :  Valid Param: DDR3_DM_WIDTH ==> 8
MIG: 15:15:47 : 
MIG: 15:15:47 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 15:15:47 : 
MIG: 15:15:47 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 15:15:47 : 
MIG: 15:15:47 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 15:15:47 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 15:15:47 : 
MIG: 15:15:47 :  Valid Param: ECC ==> OFF
MIG: 15:15:47 : 
MIG: 15:15:47 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 15:15:47 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 15:15:47 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 15:15:47 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "ROW_BANK_COLUMN"
MIG: 15:15:47 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 15:15:47 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 15:15:47 : 
MIG: 15:15:47 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 15:15:47 : 
MIG: 15:15:47 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 15:15:47 : 
MIG: 15:15:47 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 15:15:47 : 
MIG: 15:15:47 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 15:15:47 : 
MIG: 15:15:47 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 15:15:47 : 
MIG: 15:15:47 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 15:15:47 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 15:15:47 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 15:15:47 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 15:15:47 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 15:15:47 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 15:15:47 :  Invalid Param: DDR3_AL ==> "0"
MIG: 15:15:47 :  Invalid Param: DDR3_nAL ==> 0
MIG: 15:15:47 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 15:15:47 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 15:15:47 :  Invalid Param: DDR3_CL ==> 9
MIG: 15:15:47 :  Invalid Param: DDR3_CWL ==> 7
MIG: 15:15:47 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 15:15:47 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 15:15:47 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 15:15:47 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 15:15:47 : 
MIG: 15:15:47 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 15:15:47 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 15:15:47 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 15:15:47 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 4999
MIG: 15:15:47 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 13
MIG: 15:15:47 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 2
MIG: 15:15:47 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 15:15:47 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 15:15:47 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 15:15:47 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 15:15:47 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 15:15:47 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 15:15:47 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "FALSE"
MIG: 15:15:47 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 15:15:47 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 15:15:47 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 15:15:47 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 4.000
MIG: 15:15:47 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 1
MIG: 15:15:47 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 15:15:47 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 15:15:47 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 15:15:47 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 15:15:47 :  Invalid Param: DDR3_tFAW ==> 30000
MIG: 15:15:47 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 15:15:47 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 15:15:47 :  Invalid Param: DDR3_tRCD ==> 13125
MIG: 15:15:47 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 15:15:47 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 15:15:47 :  Invalid Param: DDR3_tRP ==> 13125
MIG: 15:15:47 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 15:15:47 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 15:15:47 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 15:15:47 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 15:15:47 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 15:15:47 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 15:15:47 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 15:15:47 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 15:15:47 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0111
MIG: 15:15:47 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 15:15:47 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 15:15:47 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 15:15:47 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 15:15:47 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 15:15:47 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 15:15:47 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 15:15:47 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 15:15:47 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 15:15:47 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_CB0_473_FFF
MIG: 15:15:47 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 15:15:47 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_11
MIG: 15:15:47 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_111_110_109_108_107_106_10B_10A_105_104_103_102_101_100
MIG: 15:15:47 :  Invalid Param: DDR3_BANK_MAP ==> 36'h11A_115_114
MIG: 15:15:47 :  Invalid Param: DDR3_CAS_MAP ==> 12'h12A
MIG: 15:15:47 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 15:15:47 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 15:15:47 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_127
MIG: 15:15:47 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_12B
MIG: 15:15:48 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 15:15:48 :  Invalid Param: DDR3_RAS_MAP ==> 12'h125
MIG: 15:15:48 :  Invalid Param: DDR3_WE_MAP ==> 12'h124
MIG: 15:15:48 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_03_02_01_00_23_22_21_20
MIG: 15:15:48 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h200_209_206_203_204_205_202_207
MIG: 15:15:48 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h219_218_214_215_217_212_216_213
MIG: 15:15:48 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h225_224_229_226_223_222_228_227
MIG: 15:15:48 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h238_236_234_233_235_237_232_239
MIG: 15:15:48 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h005_003_000_009_007_006_004_002
MIG: 15:15:48 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h013_012_018_019_015_014_017_016
MIG: 15:15:48 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h023_027_022_029_024_025_028_026
MIG: 15:15:48 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h039_037_033_032_035_034_038_036
MIG: 15:15:48 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:15:48 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:15:48 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:15:48 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:15:48 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:15:48 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:15:48 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:15:48 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:15:48 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:15:48 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:15:48 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_031_021_011_001_231_221_211_201
MIG: 15:15:48 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 15:15:48 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 15:15:48 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 15:15:48 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 15:15:48 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 15:15:48 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 15:15:48 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 15:15:48 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 15:15:48 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 15:15:48 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 15:15:48 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 15:15:48 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 15:15:48 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 15:15:48 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 15:15:48 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 15:15:48 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 15:15:48 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 15:15:48 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 15:15:48 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 15:15:48 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "MB_SUBSYSTEM_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 15:15:48 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "MB_SUBSYSTEM_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 15:15:48 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "DIFFERENTIAL"
MIG: 15:15:48 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 15:15:48 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 15:15:48 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 15:15:48 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 15:15:48 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 15:15:48 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 15:15:48 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 15:15:48 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 15:15:48 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 15:15:48 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 15:15:48 :  Invalid Param: DDR3_tCK ==> 1538
MIG: 15:15:48 : 
MIG: 15:15:48 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 15:15:48 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 15:15:48 : 
MIG: 15:15:48 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 15:15:48 : 
MIG: 15:15:48 :  Valid Param: C_S_AXI_ID_WIDTH ==> 3
MIG: 15:15:48 : 
MIG: 15:15:48 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 15:15:48 : 
MIG: 15:15:48 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 15:15:48 : 
MIG: 15:15:48 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 32
MIG: 15:15:48 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 15:15:48 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 15:15:48 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 15:15:48 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 15:15:48 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 15:15:48 : 
MIG: 15:15:48 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 15:15:48 : 
MIG: 15:15:48 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 15:15:48 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 15:15:48 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 15:15:48 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 15:15:48 : 
MIG: 15:15:48 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 15:15:48 : 
MIG: 15:15:48 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 15:15:48 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 15:15:48 : 
MIG: 15:15:48 : 
MIG: 15:15:48 : 
MIG: 15:15:48 : Same Interface
MIG: 15:15:59 : Running customizer.xit
MIG: 15:15:59 : ################# RUNNING MIG INTERACTIVE ###################
MIG: 15:15:59 : Writing IN file for 'mb_subsystem_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2014.2/data/ip/xilinx/mig_7series_v2_1... instDirPath: c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/.Xil/Vivado-15228-XHDKATTAD30/coregen/mb_subsystem_mig_7series_0_0
MIG: 15:15:59 : synp_flow:  -- synthesis_mode: Other
MIG: 15:15:59 : outputDirectory: c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/.Xil/Vivado-15228-XHDKATTAD30/coregen/mb_subsystem_mig_7series_0_0/_tmp/
MIG: 15:15:59 : vivado_mode: xpg_bd
MIG: 15:15:59 :  locked false  
MIG: 15:15:59 : HDL Language: Verilog
MIG: 15:15:59 : compInfo: false
MIG: 15:15:59 : Vivado Options xc7k325t ffg900 -2
MIG: 15:15:59 : 1: xc7k325t 2: ffg900 3: -2
MIG: 15:15:59 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_1/bin/nt64/mig.exe
MIG: 15:15:59 : xilinx_path: C:/Xilinx/Vivado/2014.2/ids_lite/ISE
MIG: 15:15:59 : I am in catch area
MIG: 15:15:59 : Running C:/Xilinx/Vivado/2014.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_1/bin/nt64/mig.exe -cg_exc_inp c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/.Xil/Vivado-15228-XHDKATTAD30/coregen/mb_subsystem_mig_7series_0_0/xil_txt.in -cg_exc_out c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/.Xil/Vivado-15228-XHDKATTAD30/coregen/mb_subsystem_mig_7series_0_0/xil_txt.out ... 
MIG: 15:20:20 : Prasad before: xmlPropertyPrj -- mig_a.prj
MIG: 15:20:20 : Prasad After: xmlPropertyPrj -- mig_b.prj
MIG: 15:20:20 : XML_INPUT_FILE: c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/.Xil/Vivado-15228-XHDKATTAD30/coregen/mb_subsystem_mig_7series_0_0/mig_b.prj
MIG: 15:20:20 : Component_Name: mb_subsystem_mig_7series_0_0
MIG: 15:20:20 : Moving mb_subsystem_mig_7series_0_0 ...
MIG: 15:20:20 : Moving mb_subsystem_mig_7series_0_0.veo ...
MIG: 15:20:20 : Moving mb_subsystem_mig_7series_0_0_xmdf.tcl ...
MIG: 15:20:20 : Sending back 0
MIG: 15:20:23 : xml_input_file: mig_b.prj
MIG: 15:20:23 : Absolute path of xml_input_file: c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mig_b.prj
MIG: 15:20:23 : xml_input_file: mig_b.prj
MIG: 15:20:23 : Absolute path of xml_input_file: c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mig_b.prj
MIG: 15:20:23 : In updateAllModelParams
MIG: 15:20:23 : IGN:     <ModuleName>mb_subsystem_mig_7series_0_0</ModuleName> <==>     <ModuleName>mb_subsystem_mig_7series_0_0</ModuleName> 
MIG: 15:20:23 : IGN:         <InputClkFreq>200.2</InputClkFreq> <==>         <InputClkFreq>200.2</InputClkFreq> 
MIG: 15:20:23 : XGUI hdlLanguage: Verilog
MIG: 15:20:23 : xgui vivado_mode: xpg_bd
MIG: 15:20:23 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 15:20:23 : Reading C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/mb_subsystem_mig_7series_0_0_mig.v ...
MIG: 15:20:24 : 
MIG: 15:20:24 : Inside fn mem: DDR3
MIG: 15:20:24 : QDRII+ Inside fn ui: 150000000
MIG: 15:20:24 : 
MIG: 15:20:24 : 
MIG: 15:20:24 : 150000000
MIG: 15:20:24 : 
MIG: 15:20:24 :  polarity_value: 0
MIG: 15:20:24 : 
MIG: 15:20:24 : 
MIG: 15:20:24 : isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 15:20:24 :  paramValTrimmed: TRUE 
MIG: 15:20:24 : 
MIG: 15:20:24 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 15:20:24 : isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "FALSE"
MIG: 15:20:24 :  paramValTrimmed: FALSE 
MIG: 15:20:24 : 
MIG: 15:20:25 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> FALSE
MIG: 15:20:25 : isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 15:20:25 :  paramValTrimmed: FALSE 
MIG: 15:20:25 : 
MIG: 15:20:25 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 15:20:25 : isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 15:20:25 :  paramValTrimmed: FALSE 
MIG: 15:20:25 : 
MIG: 15:20:25 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 15:20:25 : isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 15:20:25 :  paramValTrimmed: FALSE 
MIG: 15:20:25 : 
MIG: 15:20:25 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 15:20:25 : isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 4.000
MIG: 15:20:25 :  paramValTrimmed: 4.000 
MIG: 15:20:25 : 
MIG: 15:20:25 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 200000000.0
MIG: 15:20:25 : isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 1
MIG: 15:20:25 :  paramValTrimmed: 1 
MIG: 15:20:25 : 
MIG: 15:20:25 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 800000000
MIG: 15:20:25 : isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 15:20:25 :  paramValTrimmed: 1 
MIG: 15:20:25 : 
MIG: 15:20:25 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 800000000
MIG: 15:20:25 : isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 15:20:25 :  paramValTrimmed: 1 
MIG: 15:20:25 : 
MIG: 15:20:25 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 800000000
MIG: 15:20:25 : isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 15:20:25 :  paramValTrimmed: 1 
MIG: 15:20:25 : 
MIG: 15:20:25 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 800000000
MIG: 15:20:25 : 
MIG: 15:20:25 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 15:20:25 : 
MIG: 15:20:25 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 15:20:25 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 15:20:25 : 
MIG: 15:20:25 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 15:20:25 : 
MIG: 15:20:25 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 15:20:25 : 
MIG: 15:20:25 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 15:20:25 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 15:20:25 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 15:20:25 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 15:20:25 : 
MIG: 15:20:25 :  Valid Param: DDR3_DM_WIDTH ==> 8
MIG: 15:20:25 : 
MIG: 15:20:25 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 15:20:25 : 
MIG: 15:20:25 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 15:20:25 : 
MIG: 15:20:25 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 15:20:25 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 15:20:25 : 
MIG: 15:20:25 :  Valid Param: ECC ==> OFF
MIG: 15:20:25 : 
MIG: 15:20:25 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 15:20:25 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 15:20:25 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 15:20:25 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "ROW_BANK_COLUMN"
MIG: 15:20:25 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 15:20:25 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 15:20:25 : 
MIG: 15:20:25 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 15:20:25 : 
MIG: 15:20:25 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 15:20:25 : 
MIG: 15:20:25 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 15:20:25 : 
MIG: 15:20:25 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 15:20:25 : 
MIG: 15:20:25 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 15:20:25 : 
MIG: 15:20:25 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 15:20:25 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 15:20:25 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 15:20:25 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 15:20:25 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 15:20:25 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 15:20:25 :  Invalid Param: DDR3_AL ==> "0"
MIG: 15:20:25 :  Invalid Param: DDR3_nAL ==> 0
MIG: 15:20:25 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 15:20:25 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 15:20:25 :  Invalid Param: DDR3_CL ==> 9
MIG: 15:20:25 :  Invalid Param: DDR3_CWL ==> 7
MIG: 15:20:25 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 15:20:25 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 15:20:25 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 15:20:25 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 15:20:25 : 
MIG: 15:20:25 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 15:20:25 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 15:20:25 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 15:20:25 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 4995
MIG: 15:20:25 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 6
MIG: 15:20:25 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 15:20:25 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 15:20:25 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 15:20:25 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 15:20:25 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 15:20:25 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 15:20:25 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 15:20:25 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "FALSE"
MIG: 15:20:25 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 15:20:25 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 15:20:25 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 15:20:25 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 4.000
MIG: 15:20:25 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 1
MIG: 15:20:25 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 15:20:25 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 15:20:25 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 15:20:25 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 15:20:25 :  Invalid Param: DDR3_tFAW ==> 30000
MIG: 15:20:25 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 15:20:25 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 15:20:25 :  Invalid Param: DDR3_tRCD ==> 13125
MIG: 15:20:25 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 15:20:25 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 15:20:25 :  Invalid Param: DDR3_tRP ==> 13125
MIG: 15:20:25 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 15:20:25 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 15:20:25 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 15:20:25 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 15:20:25 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 15:20:25 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 15:20:25 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 15:20:25 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 15:20:25 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0111
MIG: 15:20:25 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 15:20:25 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 15:20:25 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 15:20:25 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 15:20:25 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 15:20:25 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 15:20:25 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 15:20:25 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 15:20:25 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 15:20:25 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_CB0_473_FFF
MIG: 15:20:25 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 15:20:25 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_11
MIG: 15:20:25 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_111_110_109_108_107_106_10B_10A_105_104_103_102_101_100
MIG: 15:20:25 :  Invalid Param: DDR3_BANK_MAP ==> 36'h11A_115_114
MIG: 15:20:25 :  Invalid Param: DDR3_CAS_MAP ==> 12'h12A
MIG: 15:20:25 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 15:20:25 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 15:20:25 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_127
MIG: 15:20:25 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_12B
MIG: 15:20:25 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 15:20:25 :  Invalid Param: DDR3_RAS_MAP ==> 12'h125
MIG: 15:20:25 :  Invalid Param: DDR3_WE_MAP ==> 12'h124
MIG: 15:20:25 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_03_02_01_00_23_22_21_20
MIG: 15:20:25 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h200_209_206_203_204_205_202_207
MIG: 15:20:25 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h219_218_214_215_217_212_216_213
MIG: 15:20:25 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h225_224_229_226_223_222_228_227
MIG: 15:20:25 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h238_236_234_233_235_237_232_239
MIG: 15:20:25 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h005_003_000_009_007_006_004_002
MIG: 15:20:25 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h013_012_018_019_015_014_017_016
MIG: 15:20:25 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h023_027_022_029_024_025_028_026
MIG: 15:20:25 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h039_037_033_032_035_034_038_036
MIG: 15:20:25 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:20:25 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:20:25 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:20:25 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:20:25 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:20:25 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:20:25 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:20:25 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:20:25 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:20:25 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:20:25 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_031_021_011_001_231_221_211_201
MIG: 15:20:25 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 15:20:25 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 15:20:25 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 15:20:25 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 15:20:25 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 15:20:25 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 15:20:25 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 15:20:25 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 15:20:25 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 15:20:25 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 15:20:25 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 15:20:25 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 15:20:25 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 15:20:25 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 15:20:25 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 15:20:25 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 15:20:25 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 15:20:25 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 15:20:25 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 15:20:25 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "MB_SUBSYSTEM_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 15:20:25 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "MB_SUBSYSTEM_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 15:20:25 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "DIFFERENTIAL"
MIG: 15:20:25 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 15:20:25 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 15:20:25 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 15:20:25 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 15:20:25 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 15:20:25 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 15:20:25 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 15:20:25 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 15:20:25 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 15:20:25 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 15:20:25 :  Invalid Param: DDR3_tCK ==> 1665
MIG: 15:20:25 : 
MIG: 15:20:25 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 15:20:25 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 15:20:25 : 
MIG: 15:20:25 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 15:20:25 : 
MIG: 15:20:25 :  Valid Param: C_S_AXI_ID_WIDTH ==> 3
MIG: 15:20:25 : 
MIG: 15:20:25 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 15:20:25 : 
MIG: 15:20:25 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 15:20:25 : 
MIG: 15:20:25 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 32
MIG: 15:20:25 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 15:20:25 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 15:20:25 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 15:20:25 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 15:20:25 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 15:20:25 : 
MIG: 15:20:25 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 15:20:25 : 
MIG: 15:20:25 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 15:20:25 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 15:20:25 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 15:20:25 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 15:20:25 : 
MIG: 15:20:25 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 15:20:25 : 
MIG: 15:20:25 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 15:20:25 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 15:20:25 : 
MIG: 15:20:25 : 
MIG: 15:20:25 : 
MIG: 15:20:25 : Same Interface
MIG: 15:20:36 : xml_input_file: mig_b.prj
MIG: 15:20:36 : Absolute path of xml_input_file: c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mig_b.prj
MIG: 15:20:36 : In updateAllModelParams
MIG: 15:20:36 : IGN:     <ModuleName>mb_subsystem_mig_7series_0_0</ModuleName> <==>     <ModuleName>mb_subsystem_mig_7series_0_0</ModuleName> 
MIG: 15:20:36 : IGN:         <InputClkFreq>200.2</InputClkFreq> <==>         <InputClkFreq>200.2</InputClkFreq> 
MIG: 15:20:36 : XGUI hdlLanguage: Verilog
MIG: 15:20:36 : xgui vivado_mode: xpg_bd
MIG: 15:20:36 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 15:20:36 : Reading C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/mb_subsystem_mig_7series_0_0_mig.v ...
MIG: 15:20:38 : 
MIG: 15:20:38 : Inside fn mem: DDR3
MIG: 15:20:38 : QDRII+ Inside fn ui: 150000000
MIG: 15:20:38 : 
MIG: 15:20:38 : 
MIG: 15:20:38 : 
MIG: 15:20:38 : 
MIG: 15:20:38 :  polarity_value: 0
MIG: 15:20:38 : 
MIG: 15:20:38 : 
MIG: 15:20:38 : isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 15:20:38 :  paramValTrimmed: TRUE 
MIG: 15:20:38 : 
MIG: 15:20:38 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 15:20:38 : isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "FALSE"
MIG: 15:20:38 :  paramValTrimmed: FALSE 
MIG: 15:20:38 : 
MIG: 15:20:38 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> FALSE
MIG: 15:20:38 : isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 15:20:38 :  paramValTrimmed: FALSE 
MIG: 15:20:38 : 
MIG: 15:20:38 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 15:20:38 : isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 15:20:38 :  paramValTrimmed: FALSE 
MIG: 15:20:38 : 
MIG: 15:20:38 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 15:20:38 : isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 15:20:38 :  paramValTrimmed: FALSE 
MIG: 15:20:38 : 
MIG: 15:20:38 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 15:20:38 : isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 4.000
MIG: 15:20:38 :  paramValTrimmed: 4.000 
MIG: 15:20:38 : 
MIG: 15:20:38 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 200000000.0
MIG: 15:20:38 : isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 1
MIG: 15:20:38 :  paramValTrimmed: 1 
MIG: 15:20:38 : 
MIG: 15:20:38 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 800000000
MIG: 15:20:38 : isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 15:20:38 :  paramValTrimmed: 1 
MIG: 15:20:38 : 
MIG: 15:20:38 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 800000000
MIG: 15:20:38 : isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 15:20:38 :  paramValTrimmed: 1 
MIG: 15:20:38 : 
MIG: 15:20:38 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 800000000
MIG: 15:20:38 : isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 15:20:38 :  paramValTrimmed: 1 
MIG: 15:20:38 : 
MIG: 15:20:38 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 800000000
MIG: 15:20:38 : 
MIG: 15:20:38 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 15:20:38 : 
MIG: 15:20:38 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 15:20:38 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 15:20:38 : 
MIG: 15:20:38 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 15:20:38 : 
MIG: 15:20:38 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 15:20:38 : 
MIG: 15:20:38 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 15:20:38 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 15:20:38 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 15:20:38 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 15:20:38 : 
MIG: 15:20:38 :  Valid Param: DDR3_DM_WIDTH ==> 8
MIG: 15:20:38 : 
MIG: 15:20:38 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 15:20:38 : 
MIG: 15:20:38 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 15:20:38 : 
MIG: 15:20:38 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 15:20:38 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 15:20:38 : 
MIG: 15:20:38 :  Valid Param: ECC ==> OFF
MIG: 15:20:38 : 
MIG: 15:20:38 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 15:20:38 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 15:20:38 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 15:20:38 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "ROW_BANK_COLUMN"
MIG: 15:20:38 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 15:20:38 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 15:20:38 : 
MIG: 15:20:38 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 15:20:38 : 
MIG: 15:20:38 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 15:20:38 : 
MIG: 15:20:38 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 15:20:38 : 
MIG: 15:20:38 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 15:20:38 : 
MIG: 15:20:38 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 15:20:38 : 
MIG: 15:20:38 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 15:20:38 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 15:20:38 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 15:20:38 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 15:20:38 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 15:20:38 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 15:20:38 :  Invalid Param: DDR3_AL ==> "0"
MIG: 15:20:38 :  Invalid Param: DDR3_nAL ==> 0
MIG: 15:20:38 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 15:20:38 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 15:20:38 :  Invalid Param: DDR3_CL ==> 9
MIG: 15:20:38 :  Invalid Param: DDR3_CWL ==> 7
MIG: 15:20:38 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 15:20:38 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 15:20:38 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 15:20:38 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 15:20:38 : 
MIG: 15:20:38 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 15:20:38 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 15:20:38 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 15:20:38 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 4995
MIG: 15:20:38 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 6
MIG: 15:20:38 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 15:20:38 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 15:20:38 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 15:20:38 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 15:20:38 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 15:20:38 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 15:20:38 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 15:20:38 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "FALSE"
MIG: 15:20:38 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 15:20:38 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 15:20:38 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 15:20:38 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 4.000
MIG: 15:20:38 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 1
MIG: 15:20:38 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 15:20:38 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 15:20:38 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 15:20:38 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 15:20:38 :  Invalid Param: DDR3_tFAW ==> 30000
MIG: 15:20:38 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 15:20:38 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 15:20:38 :  Invalid Param: DDR3_tRCD ==> 13125
MIG: 15:20:38 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 15:20:38 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 15:20:38 :  Invalid Param: DDR3_tRP ==> 13125
MIG: 15:20:38 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 15:20:38 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 15:20:38 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 15:20:38 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 15:20:38 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 15:20:38 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 15:20:38 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 15:20:38 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 15:20:38 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0111
MIG: 15:20:38 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 15:20:38 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 15:20:38 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 15:20:38 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 15:20:38 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 15:20:38 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 15:20:38 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 15:20:38 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 15:20:38 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 15:20:38 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_CB0_473_FFF
MIG: 15:20:38 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 15:20:38 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_11
MIG: 15:20:38 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_111_110_109_108_107_106_10B_10A_105_104_103_102_101_100
MIG: 15:20:38 :  Invalid Param: DDR3_BANK_MAP ==> 36'h11A_115_114
MIG: 15:20:38 :  Invalid Param: DDR3_CAS_MAP ==> 12'h12A
MIG: 15:20:38 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 15:20:38 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 15:20:38 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_127
MIG: 15:20:38 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_12B
MIG: 15:20:38 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 15:20:38 :  Invalid Param: DDR3_RAS_MAP ==> 12'h125
MIG: 15:20:38 :  Invalid Param: DDR3_WE_MAP ==> 12'h124
MIG: 15:20:38 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_03_02_01_00_23_22_21_20
MIG: 15:20:38 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h200_209_206_203_204_205_202_207
MIG: 15:20:38 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h219_218_214_215_217_212_216_213
MIG: 15:20:38 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h225_224_229_226_223_222_228_227
MIG: 15:20:38 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h238_236_234_233_235_237_232_239
MIG: 15:20:38 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h005_003_000_009_007_006_004_002
MIG: 15:20:39 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h013_012_018_019_015_014_017_016
MIG: 15:20:39 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h023_027_022_029_024_025_028_026
MIG: 15:20:39 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h039_037_033_032_035_034_038_036
MIG: 15:20:39 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:20:39 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:20:39 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:20:39 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:20:39 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:20:39 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:20:39 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:20:39 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:20:39 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:20:39 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:20:39 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_031_021_011_001_231_221_211_201
MIG: 15:20:39 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 15:20:39 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 15:20:39 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 15:20:39 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 15:20:39 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 15:20:39 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 15:20:39 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 15:20:39 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 15:20:39 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 15:20:39 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 15:20:39 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 15:20:39 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 15:20:39 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 15:20:39 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 15:20:39 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 15:20:39 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 15:20:39 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 15:20:39 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 15:20:39 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 15:20:39 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "MB_SUBSYSTEM_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 15:20:39 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "MB_SUBSYSTEM_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 15:20:39 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "DIFFERENTIAL"
MIG: 15:20:39 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 15:20:39 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 15:20:39 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 15:20:39 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 15:20:39 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 15:20:39 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 15:20:39 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 15:20:39 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 15:20:39 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 15:20:39 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 15:20:39 :  Invalid Param: DDR3_tCK ==> 1665
MIG: 15:20:39 : 
MIG: 15:20:39 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 15:20:39 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 15:20:39 : 
MIG: 15:20:39 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 15:20:39 : 
MIG: 15:20:39 :  Valid Param: C_S_AXI_ID_WIDTH ==> 3
MIG: 15:20:39 : 
MIG: 15:20:39 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 15:20:39 : 
MIG: 15:20:39 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 15:20:39 : 
MIG: 15:20:39 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 32
MIG: 15:20:39 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 15:20:39 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 15:20:39 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 15:20:39 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 15:20:39 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 15:20:39 : 
MIG: 15:20:39 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 15:20:39 : 
MIG: 15:20:39 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 15:20:39 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 15:20:39 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 15:20:39 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 15:20:39 : 
MIG: 15:20:39 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 15:20:39 : 
MIG: 15:20:39 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 15:20:39 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 15:20:39 : 
MIG: 15:20:39 : 
MIG: 15:20:39 : 
MIG: 15:20:39 : Same Interface
MIG: 15:27:22 : xml_input_file: mig_b.prj
MIG: 15:27:23 : Absolute path of xml_input_file: c:/PROJECT_FOR_RELEASE/KC705_150MHZ_32KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mig_b.prj
MIG: 15:27:23 : xml_input_file: mig_b.prj
MIG: 15:27:23 : Absolute path of xml_input_file: c:/PROJECT_FOR_RELEASE/KC705_150MHZ_32KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mig_b.prj
MIG: 15:27:23 : In updateAllModelParams
MIG: 15:27:23 : IGN:     <ModuleName>mb_subsystem_mig_7series_0_0</ModuleName> <==>     <ModuleName>mb_subsystem_mig_7series_0_0</ModuleName> 
MIG: 15:27:23 : IGN:         <InputClkFreq>200.2</InputClkFreq> <==>         <InputClkFreq>200.2</InputClkFreq> 
MIG: 15:27:23 : XGUI hdlLanguage: Verilog
MIG: 15:27:23 : xgui vivado_mode: xpg_bd
MIG: 15:27:23 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 15:27:23 : Reading C:/PROJECT_FOR_RELEASE/KC705_150MHZ_32KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/mb_subsystem_mig_7series_0_0_mig.v ...
MIG: 15:27:24 : 1
MIG: 15:27:24 : Inside fn mem: DDR3
MIG: 15:27:24 : QDRII+ Inside fn ui: 150000000
MIG: 15:27:24 : 
MIG: 15:27:24 : 1
MIG: 15:27:24 : 150000000
MIG: 15:27:24 : 
MIG: 15:27:24 :  polarity_value: 0
MIG: 15:27:24 : ACTIVE_HIGH
MIG: 15:27:24 : 
MIG: 15:27:24 : isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 15:27:24 :  paramValTrimmed: TRUE 
MIG: 15:27:24 : TRUE
MIG: 15:27:24 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 15:27:24 : isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "FALSE"
MIG: 15:27:24 :  paramValTrimmed: FALSE 
MIG: 15:27:24 : 
MIG: 15:27:24 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> FALSE
MIG: 15:27:24 : isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 15:27:24 :  paramValTrimmed: FALSE 
MIG: 15:27:24 : 
MIG: 15:27:24 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 15:27:24 : isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 15:27:24 :  paramValTrimmed: FALSE 
MIG: 15:27:24 : 
MIG: 15:27:24 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 15:27:24 : isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 15:27:24 :  paramValTrimmed: FALSE 
MIG: 15:27:24 : 
MIG: 15:27:25 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 15:27:25 : isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 4.000
MIG: 15:27:25 :  paramValTrimmed: 4.000 
MIG: 15:27:25 : 200000000
MIG: 15:27:25 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 200000000
MIG: 15:27:25 : isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 1
MIG: 15:27:25 :  paramValTrimmed: 1 
MIG: 15:27:25 : 800000000
MIG: 15:27:25 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 800000000
MIG: 15:27:25 : isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 15:27:25 :  paramValTrimmed: 1 
MIG: 15:27:25 : 800000000
MIG: 15:27:25 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 800000000
MIG: 15:27:25 : isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 15:27:25 :  paramValTrimmed: 1 
MIG: 15:27:25 : 800000000
MIG: 15:27:25 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 800000000
MIG: 15:27:25 : isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 15:27:25 :  paramValTrimmed: 1 
MIG: 15:27:25 : 800000000
MIG: 15:27:25 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 800000000
MIG: 15:27:25 : 
MIG: 15:27:25 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 15:27:25 : 
MIG: 15:27:25 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 15:27:25 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 15:27:25 : 
MIG: 15:27:25 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 15:27:25 : 
MIG: 15:27:25 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 15:27:25 : 
MIG: 15:27:25 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 15:27:25 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 15:27:25 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 15:27:25 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 15:27:25 : 8
MIG: 15:27:25 :  Valid Param: DDR3_DM_WIDTH ==> 8
MIG: 15:27:25 : 64
MIG: 15:27:25 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 15:27:25 : 8
MIG: 15:27:25 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 15:27:25 : 3
MIG: 15:27:25 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 15:27:25 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 15:27:25 : 
MIG: 15:27:25 :  Valid Param: ECC ==> OFF
MIG: 15:27:25 : 64
MIG: 15:27:25 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 15:27:25 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 15:27:25 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 15:27:25 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "ROW_BANK_COLUMN"
MIG: 15:27:25 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 15:27:25 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 15:27:25 : 
MIG: 15:27:25 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 15:27:25 : 
MIG: 15:27:25 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 15:27:25 : 28
MIG: 15:27:25 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 15:27:25 : 
MIG: 15:27:25 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 15:27:25 : 
MIG: 15:27:25 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 15:27:25 : 
MIG: 15:27:25 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 15:27:25 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 15:27:25 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 15:27:25 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 15:27:25 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 15:27:25 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 15:27:25 :  Invalid Param: DDR3_AL ==> "0"
MIG: 15:27:25 :  Invalid Param: DDR3_nAL ==> 0
MIG: 15:27:25 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 15:27:25 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 15:27:25 :  Invalid Param: DDR3_CL ==> 9
MIG: 15:27:25 :  Invalid Param: DDR3_CWL ==> 7
MIG: 15:27:25 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 15:27:25 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 15:27:25 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 15:27:25 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 15:27:25 : 
MIG: 15:27:25 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 15:27:25 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 15:27:25 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 15:27:25 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 4995
MIG: 15:27:25 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 6
MIG: 15:27:25 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 15:27:25 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 15:27:25 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 15:27:25 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 15:27:25 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 15:27:25 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 15:27:25 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 15:27:25 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "FALSE"
MIG: 15:27:25 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 15:27:25 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 15:27:25 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 15:27:25 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 4.000
MIG: 15:27:25 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 1
MIG: 15:27:25 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 15:27:25 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 15:27:25 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 15:27:25 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 15:27:25 :  Invalid Param: DDR3_tFAW ==> 30000
MIG: 15:27:25 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 15:27:25 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 15:27:25 :  Invalid Param: DDR3_tRCD ==> 13125
MIG: 15:27:25 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 15:27:25 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 15:27:25 :  Invalid Param: DDR3_tRP ==> 13125
MIG: 15:27:25 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 15:27:25 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 15:27:25 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 15:27:25 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 15:27:25 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 15:27:25 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 15:27:25 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 15:27:25 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 15:27:25 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0111
MIG: 15:27:25 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 15:27:25 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 15:27:25 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 15:27:25 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 15:27:25 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 15:27:25 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 15:27:25 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 15:27:25 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 15:27:25 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 15:27:25 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_CB0_473_FFF
MIG: 15:27:25 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 15:27:25 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_11
MIG: 15:27:25 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_111_110_109_108_107_106_10B_10A_105_104_103_102_101_100
MIG: 15:27:25 :  Invalid Param: DDR3_BANK_MAP ==> 36'h11A_115_114
MIG: 15:27:25 :  Invalid Param: DDR3_CAS_MAP ==> 12'h12A
MIG: 15:27:25 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 15:27:25 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 15:27:25 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_127
MIG: 15:27:25 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_12B
MIG: 15:27:25 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 15:27:25 :  Invalid Param: DDR3_RAS_MAP ==> 12'h125
MIG: 15:27:25 :  Invalid Param: DDR3_WE_MAP ==> 12'h124
MIG: 15:27:25 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_03_02_01_00_23_22_21_20
MIG: 15:27:25 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h200_209_206_203_204_205_202_207
MIG: 15:27:25 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h219_218_214_215_217_212_216_213
MIG: 15:27:25 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h225_224_229_226_223_222_228_227
MIG: 15:27:25 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h238_236_234_233_235_237_232_239
MIG: 15:27:25 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h005_003_000_009_007_006_004_002
MIG: 15:27:25 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h013_012_018_019_015_014_017_016
MIG: 15:27:25 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h023_027_022_029_024_025_028_026
MIG: 15:27:25 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h039_037_033_032_035_034_038_036
MIG: 15:27:25 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:27:25 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:27:25 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:27:25 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:27:25 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:27:25 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:27:25 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:27:25 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:27:25 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:27:25 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:27:25 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_031_021_011_001_231_221_211_201
MIG: 15:27:25 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 15:27:25 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 15:27:25 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 15:27:25 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 15:27:25 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 15:27:25 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 15:27:25 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 15:27:25 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 15:27:25 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 15:27:25 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 15:27:25 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 15:27:25 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 15:27:25 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 15:27:25 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 15:27:25 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 15:27:25 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 15:27:25 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 15:27:25 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 15:27:25 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 15:27:25 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "MB_SUBSYSTEM_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 15:27:25 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "MB_SUBSYSTEM_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 15:27:25 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "DIFFERENTIAL"
MIG: 15:27:25 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 15:27:25 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 15:27:25 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 15:27:25 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 15:27:25 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 15:27:25 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 15:27:25 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 15:27:25 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 15:27:25 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 15:27:25 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 15:27:25 :  Invalid Param: DDR3_tCK ==> 1665
MIG: 15:27:25 : 4
MIG: 15:27:25 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 15:27:25 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 15:27:25 : TRUE
MIG: 15:27:25 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 15:27:25 : 3
MIG: 15:27:25 :  Valid Param: C_S_AXI_ID_WIDTH ==> 3
MIG: 15:27:25 : 1073741824
MIG: 15:27:25 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 15:27:25 : 30
MIG: 15:27:25 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 15:27:25 : 
MIG: 15:27:25 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 32
MIG: 15:27:25 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 15:27:25 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 15:27:25 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 15:27:25 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 15:27:25 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 15:27:25 : 
MIG: 15:27:25 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 15:27:25 : 
MIG: 15:27:25 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 15:27:25 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 15:27:25 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 15:27:25 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 15:27:25 : 
MIG: 15:27:25 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 15:27:25 : 
MIG: 15:27:25 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 15:27:25 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 15:27:25 : 
MIG: 15:27:25 : NONE
MIG: 15:27:25 : 
MIG: 15:27:25 : Same Interface
MIG: 15:32:27 : Running synthesis.xit
MIG: 15:32:28 : IGN:     <ModuleName>mb_subsystem_mig_7series_0_0</ModuleName> <==>     <ModuleName>mb_subsystem_mig_7series_0_0</ModuleName> 
MIG: 15:32:28 : IGN:         <InputClkFreq>200.2</InputClkFreq> <==>         <InputClkFreq>200.2</InputClkFreq> 
MIG: 15:32:30 : Running vlog_synth_rpr.xit
MIG: 15:32:30 : IGN:     <ModuleName>mb_subsystem_mig_7series_0_0</ModuleName> <==>     <ModuleName>mb_subsystem_mig_7series_0_0</ModuleName> 
MIG: 15:32:30 : IGN:         <InputClkFreq>200.2</InputClkFreq> <==>         <InputClkFreq>200.2</InputClkFreq> 
MIG: 15:32:32 : Running implementation.xit
MIG: 15:32:32 : IGN:     <ModuleName>mb_subsystem_mig_7series_0_0</ModuleName> <==>     <ModuleName>mb_subsystem_mig_7series_0_0</ModuleName> 
MIG: 15:32:32 : IGN:         <InputClkFreq>200.2</InputClkFreq> <==>         <InputClkFreq>200.2</InputClkFreq> 
MIG: 15:36:47 : Running synthesis.xit
MIG: 15:36:47 : ################# RUNNING MIG BATCH ###################
MIG: 15:36:47 : Writing IN file for 'mb_subsystem_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2014.3/data/ip/xilinx/mig_7series_v2_2... instDirPath: c:/PROJECT_FOR_RELEASE/KC705_150MHZ_32KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0
MIG: 15:36:47 : synp_flow:  -- synthesis_mode: Other
MIG: 15:36:47 : outputDirectory: c:/PROJECT_FOR_RELEASE/KC705_150MHZ_32KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/_tmp/
MIG: 15:36:47 : vivado_mode: xpg_bd
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 1
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:47 : isPortInterface: 0
MIG: 15:36:48 : isPortInterface: 0
MIG: 15:36:48 : isPortInterface: 0
MIG: 15:36:48 : isPortInterface: 0
MIG: 15:36:48 : isPortInterface: 0
MIG: 15:36:48 :  locked false  
MIG: 15:36:48 : HDL Language: Verilog
MIG: 15:36:48 : compInfo: false
MIG: 15:36:48 : Vivado Options xc7k325t ffg900 -2
MIG: 15:36:48 : 1: xc7k325t 2: ffg900 3: -2
MIG: 15:36:48 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_2/bin/nt64/mig.exe
MIG: 15:36:48 : xilinx_path: C:/Xilinx/Vivado/2014.3/ids_lite/ISE
MIG: 15:36:48 : I am in catch area
MIG: 15:36:48 : Running C:/Xilinx/Vivado/2014.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_2/bin/nt64/mig.exe -cg_exc_inp c:/PROJECT_FOR_RELEASE/KC705_150MHZ_32KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/xil_txt.in -cg_exc_out c:/PROJECT_FOR_RELEASE/KC705_150MHZ_32KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/xil_txt.out ... 
MIG: 15:37:13 : XML_INPUT_FILE: c:/PROJECT_FOR_RELEASE/KC705_150MHZ_32KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mig_b.prj
MIG: 15:37:13 : Component_Name: mb_subsystem_mig_7series_0_0
MIG: 15:37:13 : Moving mb_subsystem_mig_7series_0_0 ...
MIG: 15:37:13 : Moving mb_subsystem_mig_7series_0_0.veo ...
MIG: 15:37:13 : Moving mb_subsystem_mig_7series_0_0_xmdf.tcl ...
MIG: 15:37:15 : Running vlog_synth_rpr.xit
MIG: 15:37:16 : IGN:     <ModuleName>mb_subsystem_mig_7series_0_0</ModuleName> <==>     <ModuleName>mb_subsystem_mig_7series_0_0</ModuleName> 
MIG: 15:37:16 : ERR:     <Version>2.1</Version> <==>     <Version>2.2</Version> 
MIG: 15:37:16 : ################# RUNNING MIG BATCH ###################
MIG: 15:37:16 : Writing IN file for 'mb_subsystem_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2014.3/data/ip/xilinx/mig_7series_v2_2... instDirPath: c:/PROJECT_FOR_RELEASE/KC705_150MHZ_32KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0
MIG: 15:37:16 : synp_flow:  -- synthesis_mode: Other
MIG: 15:37:16 : outputDirectory: c:/PROJECT_FOR_RELEASE/KC705_150MHZ_32KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/_tmp/
MIG: 15:37:16 : vivado_mode: xpg_bd
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 1
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 : isPortInterface: 0
MIG: 15:37:16 :  locked false  
MIG: 15:37:16 : HDL Language: Verilog
MIG: 15:37:16 : compInfo: false
MIG: 15:37:16 : Vivado Options xc7k325t ffg900 -2
MIG: 15:37:16 : 1: xc7k325t 2: ffg900 3: -2
MIG: 15:37:16 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_2/bin/nt64/mig.exe
MIG: 15:37:16 : xilinx_path: C:/Xilinx/Vivado/2014.3/ids_lite/ISE
MIG: 15:37:16 : I am in catch area
MIG: 15:37:16 : Running C:/Xilinx/Vivado/2014.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_2/bin/nt64/mig.exe -cg_exc_inp c:/PROJECT_FOR_RELEASE/KC705_150MHZ_32KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/xil_txt.in -cg_exc_out c:/PROJECT_FOR_RELEASE/KC705_150MHZ_32KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/xil_txt.out ... 
MIG: 15:37:36 : XML_INPUT_FILE: c:/PROJECT_FOR_RELEASE/KC705_150MHZ_32KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mig_b.prj
MIG: 15:37:36 : Component_Name: mb_subsystem_mig_7series_0_0
MIG: 15:37:36 : Moving mb_subsystem_mig_7series_0_0 ...
MIG: 15:37:37 : Moving mb_subsystem_mig_7series_0_0.veo ...
MIG: 15:37:37 : Moving mb_subsystem_mig_7series_0_0_xmdf.tcl ...
MIG: 15:37:38 : Running implementation.xit
MIG: 15:37:39 : IGN:     <ModuleName>mb_subsystem_mig_7series_0_0</ModuleName> <==>     <ModuleName>mb_subsystem_mig_7series_0_0</ModuleName> 
MIG: 15:37:39 : ERR:     <Version>2.1</Version> <==>     <Version>2.2</Version> 
MIG: 15:37:39 : ################# RUNNING MIG BATCH ###################
MIG: 15:37:39 : Writing IN file for 'mb_subsystem_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2014.3/data/ip/xilinx/mig_7series_v2_2... instDirPath: c:/PROJECT_FOR_RELEASE/KC705_150MHZ_32KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0
MIG: 15:37:39 : synp_flow:  -- synthesis_mode: Other
MIG: 15:37:39 : outputDirectory: c:/PROJECT_FOR_RELEASE/KC705_150MHZ_32KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/_tmp/
MIG: 15:37:39 : vivado_mode: xpg_bd
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 1
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 : isPortInterface: 0
MIG: 15:37:39 :  locked false  
MIG: 15:37:39 : HDL Language: Verilog
MIG: 15:37:39 : compInfo: false
MIG: 15:37:39 : Vivado Options xc7k325t ffg900 -2
MIG: 15:37:39 : 1: xc7k325t 2: ffg900 3: -2
MIG: 15:37:39 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_2/bin/nt64/mig.exe
MIG: 15:37:39 : xilinx_path: C:/Xilinx/Vivado/2014.3/ids_lite/ISE
MIG: 15:37:39 : I am in catch area
MIG: 15:37:39 : Running C:/Xilinx/Vivado/2014.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_2/bin/nt64/mig.exe -cg_exc_inp c:/PROJECT_FOR_RELEASE/KC705_150MHZ_32KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/xil_txt.in -cg_exc_out c:/PROJECT_FOR_RELEASE/KC705_150MHZ_32KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/xil_txt.out ... 
MIG: 15:37:59 : XML_INPUT_FILE: c:/PROJECT_FOR_RELEASE/KC705_150MHZ_32KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mig_b.prj
MIG: 15:37:59 : Component_Name: mb_subsystem_mig_7series_0_0
MIG: 15:37:59 : Moving mb_subsystem_mig_7series_0_0 ...
MIG: 15:37:59 : Moving mb_subsystem_mig_7series_0_0.veo ...
MIG: 15:37:59 : Moving mb_subsystem_mig_7series_0_0_xmdf.tcl ...
MIG: 10:54:44 : Running synthesis.xit
MIG: 10:54:44 : ################# RUNNING MIG BATCH ###################
MIG: 10:54:44 : Writing IN file for 'mb_subsystem_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2014.3/data/ip/xilinx/mig_7series_v2_2... instDirPath: c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0
MIG: 10:54:44 : synp_flow:  -- synthesis_mode: Other
MIG: 10:54:44 : outputDirectory: c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/_tmp/
MIG: 10:54:44 : vivado_mode: xpg_bd
MIG: 10:54:44 : isPortInterface: 0
MIG: 10:54:44 : isPortInterface: 0
MIG: 10:54:44 : isPortInterface: 0
MIG: 10:54:44 : isPortInterface: 0
MIG: 10:54:44 : isPortInterface: 0
MIG: 10:54:44 : isPortInterface: 0
MIG: 10:54:44 : isPortInterface: 0
MIG: 10:54:44 : isPortInterface: 0
MIG: 10:54:44 : isPortInterface: 0
MIG: 10:54:44 : isPortInterface: 0
MIG: 10:54:44 : isPortInterface: 0
MIG: 10:54:44 : isPortInterface: 0
MIG: 10:54:44 : isPortInterface: 0
MIG: 10:54:44 : isPortInterface: 0
MIG: 10:54:44 : isPortInterface: 0
MIG: 10:54:44 : isPortInterface: 0
MIG: 10:54:44 : isPortInterface: 0
MIG: 10:54:44 : isPortInterface: 0
MIG: 10:54:44 : isPortInterface: 0
MIG: 10:54:44 : isPortInterface: 0
MIG: 10:54:44 : isPortInterface: 0
MIG: 10:54:44 : isPortInterface: 0
MIG: 10:54:44 : isPortInterface: 0
MIG: 10:54:44 : isPortInterface: 0
MIG: 10:54:44 : isPortInterface: 0
MIG: 10:54:44 : isPortInterface: 0
MIG: 10:54:44 : isPortInterface: 0
MIG: 10:54:44 : isPortInterface: 0
MIG: 10:54:44 : isPortInterface: 0
MIG: 10:54:44 : isPortInterface: 0
MIG: 10:54:44 : isPortInterface: 0
MIG: 10:54:44 : isPortInterface: 0
MIG: 10:54:44 : isPortInterface: 0
MIG: 10:54:44 : isPortInterface: 0
MIG: 10:54:44 : isPortInterface: 0
MIG: 10:54:44 : isPortInterface: 0
MIG: 10:54:44 : isPortInterface: 0
MIG: 10:54:44 : isPortInterface: 0
MIG: 10:54:44 : isPortInterface: 0
MIG: 10:54:44 : isPortInterface: 0
MIG: 10:54:44 : isPortInterface: 0
MIG: 10:54:44 : isPortInterface: 0
MIG: 10:54:44 : isPortInterface: 0
MIG: 10:54:44 : isPortInterface: 0
MIG: 10:54:44 : isPortInterface: 0
MIG: 10:54:44 : isPortInterface: 0
MIG: 10:54:44 : isPortInterface: 0
MIG: 10:54:44 : isPortInterface: 0
MIG: 10:54:44 : isPortInterface: 0
MIG: 10:54:44 : isPortInterface: 0
MIG: 10:54:44 : isPortInterface: 0
MIG: 10:54:44 : isPortInterface: 0
MIG: 10:54:44 : isPortInterface: 0
MIG: 10:54:44 : isPortInterface: 0
MIG: 10:54:44 : isPortInterface: 0
MIG: 10:54:44 : isPortInterface: 0
MIG: 10:54:44 : isPortInterface: 0
MIG: 10:54:44 : isPortInterface: 0
MIG: 10:54:44 : isPortInterface: 0
MIG: 10:54:44 : isPortInterface: 0
MIG: 10:54:44 : isPortInterface: 0
MIG: 10:54:44 : isPortInterface: 0
MIG: 10:54:44 : isPortInterface: 0
MIG: 10:54:44 : isPortInterface: 0
MIG: 10:54:44 : isPortInterface: 0
MIG: 10:54:44 : isPortInterface: 0
MIG: 10:54:44 : isPortInterface: 0
MIG: 10:54:44 : isPortInterface: 0
MIG: 10:54:44 : isPortInterface: 0
MIG: 10:54:44 : isPortInterface: 0
MIG: 10:54:44 : isPortInterface: 0
MIG: 10:54:44 : isPortInterface: 0
MIG: 10:54:44 : isPortInterface: 0
MIG: 10:54:44 : isPortInterface: 0
MIG: 10:54:44 : isPortInterface: 0
MIG: 10:54:44 : isPortInterface: 0
MIG: 10:54:44 : isPortInterface: 0
MIG: 10:54:44 : isPortInterface: 0
MIG: 10:54:44 : isPortInterface: 0
MIG: 10:54:44 : isPortInterface: 0
MIG: 10:54:44 : isPortInterface: 0
MIG: 10:54:44 : isPortInterface: 0
MIG: 10:54:44 : isPortInterface: 0
MIG: 10:54:44 : isPortInterface: 0
MIG: 10:54:44 : isPortInterface: 0
MIG: 10:54:44 : isPortInterface: 0
MIG: 10:54:44 : isPortInterface: 0
MIG: 10:54:44 : isPortInterface: 0
MIG: 10:54:44 : isPortInterface: 0
MIG: 10:54:44 : isPortInterface: 0
MIG: 10:54:44 : isPortInterface: 0
MIG: 10:54:44 : isPortInterface: 0
MIG: 10:54:44 : isPortInterface: 0
MIG: 10:54:44 : isPortInterface: 0
MIG: 10:54:44 : isPortInterface: 0
MIG: 10:54:44 : isPortInterface: 0
MIG: 10:54:44 : isPortInterface: 0
MIG: 10:54:44 : isPortInterface: 0
MIG: 10:54:44 : isPortInterface: 0
MIG: 10:54:44 : isPortInterface: 0
MIG: 10:54:44 : isPortInterface: 0
MIG: 10:54:44 : isPortInterface: 0
MIG: 10:54:44 : isPortInterface: 0
MIG: 10:54:44 : isPortInterface: 0
MIG: 10:54:44 : isPortInterface: 0
MIG: 10:54:44 : isPortInterface: 0
MIG: 10:54:44 : isPortInterface: 0
MIG: 10:54:44 : isPortInterface: 0
MIG: 10:54:44 : isPortInterface: 0
MIG: 10:54:44 : isPortInterface: 0
MIG: 10:54:44 : isPortInterface: 0
MIG: 10:54:44 : isPortInterface: 0
MIG: 10:54:44 : isPortInterface: 0
MIG: 10:54:44 : isPortInterface: 0
MIG: 10:54:44 : isPortInterface: 0
MIG: 10:54:44 : isPortInterface: 0
MIG: 10:54:44 : isPortInterface: 0
MIG: 10:54:44 : isPortInterface: 0
MIG: 10:54:44 : isPortInterface: 0
MIG: 10:54:44 : isPortInterface: 0
MIG: 10:54:44 : isPortInterface: 0
MIG: 10:54:44 : isPortInterface: 0
MIG: 10:54:44 : isPortInterface: 0
MIG: 10:54:44 : isPortInterface: 0
MIG: 10:54:44 : isPortInterface: 0
MIG: 10:54:44 : isPortInterface: 0
MIG: 10:54:44 : isPortInterface: 0
MIG: 10:54:45 : isPortInterface: 0
MIG: 10:54:45 : isPortInterface: 0
MIG: 10:54:45 : isPortInterface: 0
MIG: 10:54:45 : isPortInterface: 0
MIG: 10:54:45 : isPortInterface: 0
MIG: 10:54:45 : isPortInterface: 0
MIG: 10:54:45 : isPortInterface: 0
MIG: 10:54:45 : isPortInterface: 0
MIG: 10:54:45 : isPortInterface: 0
MIG: 10:54:45 : isPortInterface: 0
MIG: 10:54:45 : isPortInterface: 0
MIG: 10:54:45 : isPortInterface: 0
MIG: 10:54:45 : isPortInterface: 0
MIG: 10:54:45 : isPortInterface: 0
MIG: 10:54:45 : isPortInterface: 0
MIG: 10:54:45 : isPortInterface: 0
MIG: 10:54:45 : isPortInterface: 0
MIG: 10:54:45 : isPortInterface: 0
MIG: 10:54:45 : isPortInterface: 0
MIG: 10:54:45 : isPortInterface: 0
MIG: 10:54:45 : isPortInterface: 0
MIG: 10:54:45 : isPortInterface: 0
MIG: 10:54:45 : isPortInterface: 0
MIG: 10:54:45 : isPortInterface: 0
MIG: 10:54:45 : isPortInterface: 0
MIG: 10:54:45 : isPortInterface: 0
MIG: 10:54:45 : isPortInterface: 0
MIG: 10:54:45 : isPortInterface: 0
MIG: 10:54:45 : isPortInterface: 0
MIG: 10:54:45 : isPortInterface: 0
MIG: 10:54:45 : isPortInterface: 0
MIG: 10:54:45 : isPortInterface: 0
MIG: 10:54:45 : isPortInterface: 0
MIG: 10:54:45 : isPortInterface: 0
MIG: 10:54:45 : isPortInterface: 0
MIG: 10:54:45 : isPortInterface: 0
MIG: 10:54:45 : isPortInterface: 0
MIG: 10:54:45 : isPortInterface: 0
MIG: 10:54:45 : isPortInterface: 0
MIG: 10:54:45 : isPortInterface: 0
MIG: 10:54:45 : isPortInterface: 0
MIG: 10:54:45 : isPortInterface: 0
MIG: 10:54:45 : isPortInterface: 0
MIG: 10:54:45 : isPortInterface: 0
MIG: 10:54:45 : isPortInterface: 0
MIG: 10:54:45 : isPortInterface: 0
MIG: 10:54:45 : isPortInterface: 0
MIG: 10:54:45 : isPortInterface: 0
MIG: 10:54:45 : isPortInterface: 0
MIG: 10:54:45 : isPortInterface: 0
MIG: 10:54:45 : isPortInterface: 0
MIG: 10:54:45 : isPortInterface: 0
MIG: 10:54:45 : isPortInterface: 0
MIG: 10:54:45 : isPortInterface: 0
MIG: 10:54:45 : isPortInterface: 0
MIG: 10:54:45 : isPortInterface: 0
MIG: 10:54:45 : isPortInterface: 0
MIG: 10:54:45 : isPortInterface: 0
MIG: 10:54:45 : isPortInterface: 0
MIG: 10:54:45 : isPortInterface: 0
MIG: 10:54:45 : isPortInterface: 0
MIG: 10:54:45 : isPortInterface: 0
MIG: 10:54:45 : isPortInterface: 0
MIG: 10:54:45 : isPortInterface: 0
MIG: 10:54:45 : isPortInterface: 1
MIG: 10:54:45 : isPortInterface: 0
MIG: 10:54:45 : isPortInterface: 0
MIG: 10:54:45 : isPortInterface: 0
MIG: 10:54:45 : isPortInterface: 0
MIG: 10:54:45 : isPortInterface: 0
MIG: 10:54:45 : isPortInterface: 0
MIG: 10:54:45 : isPortInterface: 0
MIG: 10:54:45 : isPortInterface: 0
MIG: 10:54:45 : isPortInterface: 0
MIG: 10:54:45 : isPortInterface: 0
MIG: 10:54:45 :  locked false  
MIG: 10:54:45 : HDL Language: Verilog
MIG: 10:54:45 : compInfo: false
MIG: 10:54:45 : Vivado Options xc7k325t ffg900 -2
MIG: 10:54:45 : 1: xc7k325t 2: ffg900 3: -2
MIG: 10:54:45 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_2/bin/nt64/mig.exe
MIG: 10:54:45 : xilinx_path: C:/Xilinx/Vivado/2014.3/ids_lite/ISE
MIG: 10:54:45 : I am in catch area
MIG: 10:54:45 : Running C:/Xilinx/Vivado/2014.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_2/bin/nt64/mig.exe -cg_exc_inp c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/xil_txt.in -cg_exc_out c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/xil_txt.out ... 
MIG: 10:55:14 : XML_INPUT_FILE: c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mig_b.prj
MIG: 10:55:14 : Component_Name: mb_subsystem_mig_7series_0_0
MIG: 10:55:14 : Moving mb_subsystem_mig_7series_0_0 ...
MIG: 10:55:14 : Moving mb_subsystem_mig_7series_0_0.veo ...
MIG: 10:55:14 : Moving mb_subsystem_mig_7series_0_0_xmdf.tcl ...
MIG: 10:55:16 : Running vlog_synth_rpr.xit
MIG: 10:55:17 : IGN:     <ModuleName>mb_subsystem_mig_7series_0_0</ModuleName> <==>     <ModuleName>mb_subsystem_mig_7series_0_0</ModuleName> 
MIG: 10:55:17 : ERR:     <Version>2.1</Version> <==>     <Version>2.2</Version> 
MIG: 10:55:17 : ################# RUNNING MIG BATCH ###################
MIG: 10:55:17 : Writing IN file for 'mb_subsystem_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2014.3/data/ip/xilinx/mig_7series_v2_2... instDirPath: c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0
MIG: 10:55:17 : synp_flow:  -- synthesis_mode: Other
MIG: 10:55:17 : outputDirectory: c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/_tmp/
MIG: 10:55:17 : vivado_mode: xpg_bd
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 1
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 : isPortInterface: 0
MIG: 10:55:17 :  locked false  
MIG: 10:55:17 : HDL Language: Verilog
MIG: 10:55:17 : compInfo: false
MIG: 10:55:17 : Vivado Options xc7k325t ffg900 -2
MIG: 10:55:17 : 1: xc7k325t 2: ffg900 3: -2
MIG: 10:55:17 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_2/bin/nt64/mig.exe
MIG: 10:55:17 : xilinx_path: C:/Xilinx/Vivado/2014.3/ids_lite/ISE
MIG: 10:55:17 : I am in catch area
MIG: 10:55:17 : Running C:/Xilinx/Vivado/2014.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_2/bin/nt64/mig.exe -cg_exc_inp c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/xil_txt.in -cg_exc_out c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/xil_txt.out ... 
MIG: 10:55:38 : XML_INPUT_FILE: c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mig_b.prj
MIG: 10:55:38 : Component_Name: mb_subsystem_mig_7series_0_0
MIG: 10:55:38 : Moving mb_subsystem_mig_7series_0_0 ...
MIG: 10:55:38 : Moving mb_subsystem_mig_7series_0_0.veo ...
MIG: 10:55:38 : Moving mb_subsystem_mig_7series_0_0_xmdf.tcl ...
MIG: 10:55:40 : Running implementation.xit
MIG: 10:55:40 : IGN:     <ModuleName>mb_subsystem_mig_7series_0_0</ModuleName> <==>     <ModuleName>mb_subsystem_mig_7series_0_0</ModuleName> 
MIG: 10:55:40 : ERR:     <Version>2.1</Version> <==>     <Version>2.2</Version> 
MIG: 10:55:40 : ################# RUNNING MIG BATCH ###################
MIG: 10:55:40 : Writing IN file for 'mb_subsystem_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2014.3/data/ip/xilinx/mig_7series_v2_2... instDirPath: c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0
MIG: 10:55:40 : synp_flow:  -- synthesis_mode: Other
MIG: 10:55:40 : outputDirectory: c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/_tmp/
MIG: 10:55:40 : vivado_mode: xpg_bd
MIG: 10:55:40 : isPortInterface: 0
MIG: 10:55:40 : isPortInterface: 0
MIG: 10:55:40 : isPortInterface: 0
MIG: 10:55:40 : isPortInterface: 0
MIG: 10:55:40 : isPortInterface: 0
MIG: 10:55:40 : isPortInterface: 0
MIG: 10:55:40 : isPortInterface: 0
MIG: 10:55:40 : isPortInterface: 0
MIG: 10:55:40 : isPortInterface: 0
MIG: 10:55:40 : isPortInterface: 0
MIG: 10:55:40 : isPortInterface: 0
MIG: 10:55:40 : isPortInterface: 0
MIG: 10:55:40 : isPortInterface: 0
MIG: 10:55:40 : isPortInterface: 0
MIG: 10:55:40 : isPortInterface: 0
MIG: 10:55:40 : isPortInterface: 0
MIG: 10:55:40 : isPortInterface: 0
MIG: 10:55:40 : isPortInterface: 0
MIG: 10:55:40 : isPortInterface: 0
MIG: 10:55:40 : isPortInterface: 0
MIG: 10:55:40 : isPortInterface: 0
MIG: 10:55:40 : isPortInterface: 0
MIG: 10:55:40 : isPortInterface: 0
MIG: 10:55:40 : isPortInterface: 0
MIG: 10:55:40 : isPortInterface: 0
MIG: 10:55:40 : isPortInterface: 0
MIG: 10:55:40 : isPortInterface: 0
MIG: 10:55:40 : isPortInterface: 0
MIG: 10:55:40 : isPortInterface: 0
MIG: 10:55:40 : isPortInterface: 0
MIG: 10:55:40 : isPortInterface: 0
MIG: 10:55:40 : isPortInterface: 0
MIG: 10:55:40 : isPortInterface: 0
MIG: 10:55:40 : isPortInterface: 0
MIG: 10:55:40 : isPortInterface: 0
MIG: 10:55:40 : isPortInterface: 0
MIG: 10:55:40 : isPortInterface: 0
MIG: 10:55:40 : isPortInterface: 0
MIG: 10:55:40 : isPortInterface: 0
MIG: 10:55:40 : isPortInterface: 0
MIG: 10:55:40 : isPortInterface: 0
MIG: 10:55:40 : isPortInterface: 0
MIG: 10:55:40 : isPortInterface: 0
MIG: 10:55:40 : isPortInterface: 0
MIG: 10:55:40 : isPortInterface: 0
MIG: 10:55:40 : isPortInterface: 0
MIG: 10:55:40 : isPortInterface: 0
MIG: 10:55:40 : isPortInterface: 0
MIG: 10:55:40 : isPortInterface: 0
MIG: 10:55:40 : isPortInterface: 0
MIG: 10:55:40 : isPortInterface: 0
MIG: 10:55:40 : isPortInterface: 0
MIG: 10:55:40 : isPortInterface: 0
MIG: 10:55:40 : isPortInterface: 0
MIG: 10:55:40 : isPortInterface: 0
MIG: 10:55:40 : isPortInterface: 0
MIG: 10:55:40 : isPortInterface: 0
MIG: 10:55:40 : isPortInterface: 0
MIG: 10:55:40 : isPortInterface: 0
MIG: 10:55:40 : isPortInterface: 0
MIG: 10:55:40 : isPortInterface: 0
MIG: 10:55:40 : isPortInterface: 0
MIG: 10:55:40 : isPortInterface: 0
MIG: 10:55:40 : isPortInterface: 0
MIG: 10:55:40 : isPortInterface: 0
MIG: 10:55:40 : isPortInterface: 0
MIG: 10:55:40 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 1
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 :  locked false  
MIG: 10:55:41 : HDL Language: Verilog
MIG: 10:55:41 : compInfo: false
MIG: 10:55:41 : Vivado Options xc7k325t ffg900 -2
MIG: 10:55:41 : 1: xc7k325t 2: ffg900 3: -2
MIG: 10:55:41 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_2/bin/nt64/mig.exe
MIG: 10:55:41 : xilinx_path: C:/Xilinx/Vivado/2014.3/ids_lite/ISE
MIG: 10:55:41 : I am in catch area
MIG: 10:55:41 : Running C:/Xilinx/Vivado/2014.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_2/bin/nt64/mig.exe -cg_exc_inp c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/xil_txt.in -cg_exc_out c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/xil_txt.out ... 
MIG: 10:56:01 : XML_INPUT_FILE: c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mig_b.prj
MIG: 10:56:01 : Component_Name: mb_subsystem_mig_7series_0_0
MIG: 10:56:01 : Moving mb_subsystem_mig_7series_0_0 ...
MIG: 10:56:02 : Moving mb_subsystem_mig_7series_0_0.veo ...
MIG: 10:56:02 : Moving mb_subsystem_mig_7series_0_0_xmdf.tcl ...
MIG: 10:57:25 : Running synthesis.xit
MIG: 10:57:26 : ################# RUNNING MIG BATCH ###################
MIG: 10:57:26 : Writing IN file for 'mb_subsystem_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2014.3/data/ip/xilinx/mig_7series_v2_2... instDirPath: c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0
MIG: 10:57:26 : synp_flow:  -- synthesis_mode: Other
MIG: 10:57:26 : outputDirectory: c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/_tmp/
MIG: 10:57:26 : vivado_mode: xpg_bd
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 1
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 : isPortInterface: 0
MIG: 10:57:26 :  locked false  
MIG: 10:57:26 : HDL Language: Verilog
MIG: 10:57:26 : compInfo: false
MIG: 10:57:26 : Vivado Options xc7k325t ffg900 -2
MIG: 10:57:26 : 1: xc7k325t 2: ffg900 3: -2
MIG: 10:57:26 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_2/bin/nt64/mig.exe
MIG: 10:57:26 : xilinx_path: C:/Xilinx/Vivado/2014.3/ids_lite/ISE
MIG: 10:57:26 : I am in catch area
MIG: 10:57:26 : Running C:/Xilinx/Vivado/2014.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_2/bin/nt64/mig.exe -cg_exc_inp c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/xil_txt.in -cg_exc_out c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/xil_txt.out ... 
MIG: 10:57:48 : XML_INPUT_FILE: c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mig_b.prj
MIG: 10:57:48 : Component_Name: mb_subsystem_mig_7series_0_0
MIG: 10:57:48 : Moving mb_subsystem_mig_7series_0_0 ...
MIG: 10:57:48 : Moving mb_subsystem_mig_7series_0_0.veo ...
MIG: 10:57:48 : Moving mb_subsystem_mig_7series_0_0_xmdf.tcl ...
MIG: 10:57:50 : Running vlog_synth_rpr.xit
MIG: 10:57:51 : IGN:     <ModuleName>mb_subsystem_mig_7series_0_0</ModuleName> <==>     <ModuleName>mb_subsystem_mig_7series_0_0</ModuleName> 
MIG: 10:57:51 : ERR:     <Version>2.1</Version> <==>     <Version>2.2</Version> 
MIG: 10:57:51 : ################# RUNNING MIG BATCH ###################
MIG: 10:57:51 : Writing IN file for 'mb_subsystem_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2014.3/data/ip/xilinx/mig_7series_v2_2... instDirPath: c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0
MIG: 10:57:51 : synp_flow:  -- synthesis_mode: Other
MIG: 10:57:51 : outputDirectory: c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/_tmp/
MIG: 10:57:51 : vivado_mode: xpg_bd
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 1
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 : isPortInterface: 0
MIG: 10:57:51 :  locked false  
MIG: 10:57:51 : HDL Language: Verilog
MIG: 10:57:51 : compInfo: false
MIG: 10:57:51 : Vivado Options xc7k325t ffg900 -2
MIG: 10:57:51 : 1: xc7k325t 2: ffg900 3: -2
MIG: 10:57:51 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_2/bin/nt64/mig.exe
MIG: 10:57:51 : xilinx_path: C:/Xilinx/Vivado/2014.3/ids_lite/ISE
MIG: 10:57:51 : I am in catch area
MIG: 10:57:51 : Running C:/Xilinx/Vivado/2014.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_2/bin/nt64/mig.exe -cg_exc_inp c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/xil_txt.in -cg_exc_out c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/xil_txt.out ... 
MIG: 10:58:11 : XML_INPUT_FILE: c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mig_b.prj
MIG: 10:58:11 : Component_Name: mb_subsystem_mig_7series_0_0
MIG: 10:58:11 : Moving mb_subsystem_mig_7series_0_0 ...
MIG: 10:58:12 : Moving mb_subsystem_mig_7series_0_0.veo ...
MIG: 10:58:12 : Moving mb_subsystem_mig_7series_0_0_xmdf.tcl ...
MIG: 10:58:14 : Running implementation.xit
MIG: 10:58:14 : IGN:     <ModuleName>mb_subsystem_mig_7series_0_0</ModuleName> <==>     <ModuleName>mb_subsystem_mig_7series_0_0</ModuleName> 
MIG: 10:58:14 : ERR:     <Version>2.1</Version> <==>     <Version>2.2</Version> 
MIG: 10:58:14 : ################# RUNNING MIG BATCH ###################
MIG: 10:58:14 : Writing IN file for 'mb_subsystem_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2014.3/data/ip/xilinx/mig_7series_v2_2... instDirPath: c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0
MIG: 10:58:14 : synp_flow:  -- synthesis_mode: Other
MIG: 10:58:14 : outputDirectory: c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/_tmp/
MIG: 10:58:14 : vivado_mode: xpg_bd
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 1
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 : isPortInterface: 0
MIG: 10:58:14 :  locked false  
MIG: 10:58:14 : HDL Language: Verilog
MIG: 10:58:14 : compInfo: false
MIG: 10:58:14 : Vivado Options xc7k325t ffg900 -2
MIG: 10:58:14 : 1: xc7k325t 2: ffg900 3: -2
MIG: 10:58:14 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_2/bin/nt64/mig.exe
MIG: 10:58:14 : xilinx_path: C:/Xilinx/Vivado/2014.3/ids_lite/ISE
MIG: 10:58:15 : I am in catch area
MIG: 10:58:15 : Running C:/Xilinx/Vivado/2014.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_2/bin/nt64/mig.exe -cg_exc_inp c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/xil_txt.in -cg_exc_out c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/xil_txt.out ... 
MIG: 10:58:34 : XML_INPUT_FILE: c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mig_b.prj
MIG: 10:58:34 : Component_Name: mb_subsystem_mig_7series_0_0
MIG: 10:58:34 : Moving mb_subsystem_mig_7series_0_0 ...
MIG: 10:58:34 : Moving mb_subsystem_mig_7series_0_0.veo ...
MIG: 10:58:34 : Moving mb_subsystem_mig_7series_0_0_xmdf.tcl ...
