// Seed: 261891504
module module_0 ();
  id_1 :
  assert property (@(id_1) 1 - 1)
  else forever id_1 = 1;
  wire id_3;
endmodule
module module_1 (
    input wor id_0,
    input supply0 id_1,
    input supply1 id_2,
    input wire id_3,
    output wand id_4,
    input tri id_5,
    output uwire id_6,
    input uwire id_7,
    output wand id_8,
    input supply1 id_9
    , id_14,
    input supply0 id_10,
    id_15 id_16,
    output supply1 id_11,
    input tri id_12
);
  assign id_15[1 : 1] = 1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
