{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1496802896385 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1496802896390 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 06 23:34:56 2017 " "Processing started: Tue Jun 06 23:34:56 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1496802896390 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496802896390 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bbtronenhanced -c bbtronenhanced " "Command: quartus_map --read_settings_files=on --write_settings_files=off bbtronenhanced -c bbtronenhanced" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496802896390 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1496802896679 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1496802896679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextenderr.v 1 1 " "Found 1 design units, including 1 entities, in source file signextenderr.v" { { "Info" "ISGN_ENTITY_NAME" "1 signExtenderR " "Found entity 1: signExtenderR" {  } { { "signExtenderR.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/signExtenderR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496802906708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496802906708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextenderj.v 1 1 " "Found 1 design units, including 1 entities, in source file signextenderj.v" { { "Info" "ISGN_ENTITY_NAME" "1 signExtenderJ " "Found entity 1: signExtenderJ" {  } { { "signExtenderJ.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/signExtenderJ.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496802906710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496802906710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerbench.v 1 1 " "Found 1 design units, including 1 entities, in source file registerbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerBench " "Found entity 1: registerBench" {  } { { "registerBench.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/registerBench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496802906712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496802906712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file programcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 programCounter " "Found entity 1: programCounter" {  } { { "programCounter.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/programCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496802906713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496802906713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxregdest.v 1 1 " "Found 1 design units, including 1 entities, in source file muxregdest.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxRegDest " "Found entity 1: muxRegDest" {  } { { "muxRegDest.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/muxRegDest.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496802906715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496802906715 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 controlUnity.v(165) " "Verilog HDL Expression warning at controlUnity.v(165): truncated literal to match 1 bits" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 165 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1496802906717 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 controlUnity.v(195) " "Verilog HDL Expression warning at controlUnity.v(195): truncated literal to match 1 bits" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 195 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1496802906717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunity.v 1 1 " "Found 1 design units, including 1 entities, in source file controlunity.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlUnity " "Found entity 1: controlUnity" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496802906718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496802906718 ""}
{ "Error" "EVRFX_VERI_2101_UNCONVERTED" "controlUnity.v(2) " "Verilog HDL error at controlUnity.v(2): declaring module ports or function arguments with unpacked array types requires SystemVerilog extensions" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 2 0 0 } }  } 0 10773 "Verilog HDL error at %1!s!: declaring module ports or function arguments with unpacked array types requires SystemVerilog extensions" 0 0 "Analysis & Synthesis" 0 -1 1496802906718 ""}
{ "Error" "EVRFX_VERI_MEMORY_ACCESS" "opcode controlUnity.v(6) " "Verilog HDL error at controlUnity.v(6): expression cannot reference entire array \"opcode\"" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 6 0 0 } }  } 0 10044 "Verilog HDL error at %2!s!: expression cannot reference entire array \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496802906718 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "cu_writeReg controlUnity.v(8) " "Verilog HDL Procedural Assignment error at controlUnity.v(8): object \"cu_writeReg\" on left-hand side of assignment must have a variable data type" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 8 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1496802906718 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "cu_regDest controlUnity.v(9) " "Verilog HDL Procedural Assignment error at controlUnity.v(9): object \"cu_regDest\" on left-hand side of assignment must have a variable data type" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 9 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1496802906718 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "cu_memtoReg controlUnity.v(10) " "Verilog HDL Procedural Assignment error at controlUnity.v(10): object \"cu_memtoReg\" on left-hand side of assignment must have a variable data type" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 10 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1496802906718 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "cu_Jump controlUnity.v(11) " "Verilog HDL Procedural Assignment error at controlUnity.v(11): object \"cu_Jump\" on left-hand side of assignment must have a variable data type" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 11 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1496802906719 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "cu_inSignal controlUnity.v(12) " "Verilog HDL Procedural Assignment error at controlUnity.v(12): object \"cu_inSignal\" on left-hand side of assignment must have a variable data type" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 12 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1496802906719 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "cu_aluScr controlUnity.v(13) " "Verilog HDL Procedural Assignment error at controlUnity.v(13): object \"cu_aluScr\" on left-hand side of assignment must have a variable data type" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 13 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1496802906719 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "cu_writeEnable controlUnity.v(14) " "Verilog HDL Procedural Assignment error at controlUnity.v(14): object \"cu_writeEnable\" on left-hand side of assignment must have a variable data type" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 14 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1496802906719 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "cu_readEnable controlUnity.v(15) " "Verilog HDL Procedural Assignment error at controlUnity.v(15): object \"cu_readEnable\" on left-hand side of assignment must have a variable data type" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 15 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1496802906719 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "cu_Branch controlUnity.v(16) " "Verilog HDL Procedural Assignment error at controlUnity.v(16): object \"cu_Branch\" on left-hand side of assignment must have a variable data type" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 16 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1496802906719 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "cu_aluOp controlUnity.v(17) " "Verilog HDL Procedural Assignment error at controlUnity.v(17): object \"cu_aluOp\" on left-hand side of assignment must have a variable data type" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 17 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1496802906719 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "cu_hlt controlUnity.v(18) " "Verilog HDL Procedural Assignment error at controlUnity.v(18): object \"cu_hlt\" on left-hand side of assignment must have a variable data type" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 18 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1496802906719 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "cu_reset controlUnity.v(19) " "Verilog HDL Procedural Assignment error at controlUnity.v(19): object \"cu_reset\" on left-hand side of assignment must have a variable data type" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 19 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1496802906719 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "cu_writeReg controlUnity.v(23) " "Verilog HDL Procedural Assignment error at controlUnity.v(23): object \"cu_writeReg\" on left-hand side of assignment must have a variable data type" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 23 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1496802906719 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "cu_regDest controlUnity.v(24) " "Verilog HDL Procedural Assignment error at controlUnity.v(24): object \"cu_regDest\" on left-hand side of assignment must have a variable data type" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 24 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1496802906719 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "cu_memtoReg controlUnity.v(25) " "Verilog HDL Procedural Assignment error at controlUnity.v(25): object \"cu_memtoReg\" on left-hand side of assignment must have a variable data type" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 25 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1496802906719 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "cu_Jump controlUnity.v(26) " "Verilog HDL Procedural Assignment error at controlUnity.v(26): object \"cu_Jump\" on left-hand side of assignment must have a variable data type" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 26 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1496802906719 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "cu_inSignal controlUnity.v(27) " "Verilog HDL Procedural Assignment error at controlUnity.v(27): object \"cu_inSignal\" on left-hand side of assignment must have a variable data type" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 27 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1496802906719 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 19 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "575 " "Peak virtual memory: 575 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1496802906764 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jun 06 23:35:06 2017 " "Processing ended: Tue Jun 06 23:35:06 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1496802906764 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1496802906764 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1496802906764 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1496802906764 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 21 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 21 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1496802907373 ""}
