// Seed: 3270139781
module module_0;
  wire id_1;
endmodule
module module_1 (
    output logic id_0,
    input  logic id_1
);
  always $display(id_1);
  always begin : LABEL_0
    begin : LABEL_0
      id_0 <= -1'b0 == id_1;
    end
    id_0 = id_1;
    if ("") id_0 <= 1;
    else id_0 = (id_1);
  end
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  inout wire id_14;
  input wire id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_15, id_16;
  module_0 modCall_1 ();
endmodule
