Classic Timing Analyzer report for fullAdder_4bits
Wed Sep 13 07:40:37 2017
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                   ;
+------------------------------+-------+---------------+-------------+------+--------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To     ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+--------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 13.215 ns   ; a[2] ; sum[3] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;        ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+--------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C70F896C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------+
; tpd                                                         ;
+-------+-------------------+-----------------+------+--------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To     ;
+-------+-------------------+-----------------+------+--------+
; N/A   ; None              ; 13.215 ns       ; a[2] ; sum[3] ;
; N/A   ; None              ; 12.985 ns       ; b[1] ; sum[3] ;
; N/A   ; None              ; 12.964 ns       ; c_in ; sum[3] ;
; N/A   ; None              ; 12.658 ns       ; a[1] ; sum[3] ;
; N/A   ; None              ; 12.424 ns       ; b[2] ; sum[3] ;
; N/A   ; None              ; 12.331 ns       ; b[1] ; sum[1] ;
; N/A   ; None              ; 12.303 ns       ; c_in ; sum[1] ;
; N/A   ; None              ; 12.000 ns       ; a[1] ; sum[1] ;
; N/A   ; None              ; 11.575 ns       ; a[2] ; c_out  ;
; N/A   ; None              ; 11.345 ns       ; b[1] ; c_out  ;
; N/A   ; None              ; 11.324 ns       ; c_in ; c_out  ;
; N/A   ; None              ; 11.172 ns       ; b[3] ; sum[3] ;
; N/A   ; None              ; 11.060 ns       ; a[3] ; sum[3] ;
; N/A   ; None              ; 11.018 ns       ; a[1] ; c_out  ;
; N/A   ; None              ; 10.784 ns       ; b[2] ; c_out  ;
; N/A   ; None              ; 10.727 ns       ; b[1] ; sum[2] ;
; N/A   ; None              ; 10.656 ns       ; a[2] ; sum[2] ;
; N/A   ; None              ; 10.127 ns       ; c_in ; sum[2] ;
; N/A   ; None              ; 10.095 ns       ; a[1] ; sum[2] ;
; N/A   ; None              ; 9.984 ns        ; c_in ; sum[0] ;
; N/A   ; None              ; 9.833 ns        ; b[2] ; sum[2] ;
; N/A   ; None              ; 9.531 ns        ; b[3] ; c_out  ;
; N/A   ; None              ; 9.426 ns        ; a[3] ; c_out  ;
; N/A   ; None              ; 9.216 ns        ; b[0] ; sum[3] ;
; N/A   ; None              ; 9.180 ns        ; a[0] ; sum[3] ;
; N/A   ; None              ; 8.555 ns        ; b[0] ; sum[1] ;
; N/A   ; None              ; 8.519 ns        ; a[0] ; sum[1] ;
; N/A   ; None              ; 7.576 ns        ; b[0] ; c_out  ;
; N/A   ; None              ; 7.540 ns        ; a[0] ; c_out  ;
; N/A   ; None              ; 6.379 ns        ; b[0] ; sum[2] ;
; N/A   ; None              ; 6.343 ns        ; a[0] ; sum[2] ;
; N/A   ; None              ; 6.235 ns        ; b[0] ; sum[0] ;
; N/A   ; None              ; 6.202 ns        ; a[0] ; sum[0] ;
+-------+-------------------+-----------------+------+--------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Wed Sep 13 07:40:36 2017
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off fullAdder_4bits -c fullAdder_4bits --timing_analysis_only
Info: Longest tpd from source pin "a[2]" to destination pin "sum[3]" is 13.215 ns
    Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_H7; Fanout = 3; PIN Node = 'a[2]'
    Info: 2: + IC(5.513 ns) + CELL(0.242 ns) = 6.577 ns; Loc. = LCCOMB_X29_Y49_N12; Fanout = 1; COMB Node = 'fullAdder:fa2|c_out~1'
    Info: 3: + IC(0.267 ns) + CELL(0.437 ns) = 7.281 ns; Loc. = LCCOMB_X29_Y49_N6; Fanout = 2; COMB Node = 'fullAdder:fa2|c_out~2'
    Info: 4: + IC(0.274 ns) + CELL(0.438 ns) = 7.993 ns; Loc. = LCCOMB_X29_Y49_N16; Fanout = 1; COMB Node = 'fullAdder:fa3|sum'
    Info: 5: + IC(2.414 ns) + CELL(2.808 ns) = 13.215 ns; Loc. = PIN_AJ9; Fanout = 0; PIN Node = 'sum[3]'
    Info: Total cell delay = 4.747 ns ( 35.92 % )
    Info: Total interconnect delay = 8.468 ns ( 64.08 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 196 megabytes
    Info: Processing ended: Wed Sep 13 07:40:37 2017
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


