#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5561d00045e0 .scope module, "processor_tb" "processor_tb" 2 3;
 .timescale -9 -12;
v0x5561d0032e20_0 .var "clk", 0 0;
v0x5561d0032ee0_0 .var/i "idx", 31 0;
v0x5561d0032fc0_0 .net "instr_opcode", 5 0, L_0x5561d0047f00;  1 drivers
v0x5561d00330c0_0 .var/i "passedTests", 31 0;
v0x5561d0033180_0 .net "prog_count", 31 0, L_0x5561d0047d80;  1 drivers
v0x5561d0033240_0 .net "reg1_addr", 4 0, L_0x5561d0045c40;  1 drivers
v0x5561d0033310_0 .net "reg1_data", 31 0, L_0x5561d0047f90;  1 drivers
v0x5561d00333e0_0 .net "reg2_addr", 4 0, L_0x5561d0045d30;  1 drivers
v0x5561d00334b0_0 .net "reg2_data", 31 0, L_0x5561d0048090;  1 drivers
v0x5561d0033610_0 .var "rst", 0 0;
v0x5561d00336b0_0 .var/i "ticks", 31 0;
v0x5561d0033770_0 .var/i "totalTests", 31 0;
v0x5561d0033850_0 .net "write_reg_addr", 4 0, L_0x5561d0048120;  1 drivers
v0x5561d0033940_0 .net "write_reg_data", 31 0, L_0x5561d0048020;  1 drivers
E_0x5561cff87ea0 .event negedge, v0x5561d001e260_0;
S_0x5561d0004960 .scope module, "uut" "lab05_pipelined" 2 32, 3 721 0, S_0x5561d00045e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 6 "opcode";
    .port_info 4 /OUTPUT 5 "src1_addr";
    .port_info 5 /OUTPUT 32 "src1_out";
    .port_info 6 /OUTPUT 5 "src2_addr";
    .port_info 7 /OUTPUT 32 "src2_out";
    .port_info 8 /OUTPUT 5 "dst_addr";
    .port_info 9 /OUTPUT 32 "dst_data";
L_0x5561d0045bd0 .functor BUFZ 1, v0x5561d001d340_0, C4<0>, C4<0>, C4<0>;
L_0x5561d0046430 .functor BUFZ 1, v0x5561d001d100_0, C4<0>, C4<0>, C4<0>;
L_0x5561d0046540 .functor BUFZ 1, v0x5561d001ce70_0, C4<0>, C4<0>, C4<0>;
L_0x5561d0046600 .functor BUFZ 1, v0x5561d001cff0_0, C4<0>, C4<0>, C4<0>;
L_0x5561d0046890 .functor BUFZ 1, v0x5561d001d1c0_0, C4<0>, C4<0>, C4<0>;
L_0x5561d00469a0 .functor BUFZ 1, v0x5561d001d280_0, C4<0>, C4<0>, C4<0>;
L_0x5561d0046aa0 .functor BUFZ 2, v0x5561d001ccb0_0, C4<00>, C4<00>, C4<00>;
L_0x5561d0046ca0 .functor BUFZ 1, v0x5561d001cdb0_0, C4<0>, C4<0>, C4<0>;
L_0x5561d00474a0 .functor AND 1, L_0x5561d00472d0, v0x5561d00220d0_0, C4<1>, C4<1>;
L_0x5561d0047d80 .functor BUFZ 32, v0x5561d0023840_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5561d0047f00 .functor BUFZ 6, L_0x5561d0045430, C4<000000>, C4<000000>, C4<000000>;
L_0x5561d0047f90 .functor BUFZ 32, L_0x5561d0033c50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5561d0048090 .functor BUFZ 32, L_0x5561d0033fc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5561d0048120 .functor BUFZ 5, v0x5561d002d780_0, C4<00000>, C4<00000>, C4<00000>;
L_0x5561d0048020 .functor BUFZ 32, v0x5561d0019840_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5561d002e340_0 .net "PC", 31 0, L_0x5561d0047d80;  alias, 1 drivers
v0x5561d002e440_0 .net "PCSrc", 0 0, L_0x5561d00474a0;  1 drivers
v0x5561d002e500_0 .net "PC_temp", 31 0, v0x5561d0023840_0;  1 drivers
L_0x7891c03171c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5561d002e5f0_0 .net/2u *"_ivl_13", 1 0, L_0x7891c03171c8;  1 drivers
v0x5561d002e690_0 .net *"_ivl_42", 0 0, L_0x5561d0045bd0;  1 drivers
v0x5561d002e7c0_0 .net *"_ivl_47", 0 0, L_0x5561d0046430;  1 drivers
v0x5561d002e8a0_0 .net *"_ivl_51", 0 0, L_0x5561d0046540;  1 drivers
v0x5561d002e980_0 .net *"_ivl_55", 0 0, L_0x5561d0046600;  1 drivers
v0x5561d002ea60_0 .net *"_ivl_60", 0 0, L_0x5561d0046890;  1 drivers
v0x5561d002eb40_0 .net *"_ivl_64", 0 0, L_0x5561d00469a0;  1 drivers
v0x5561d002ec20_0 .net *"_ivl_68", 1 0, L_0x5561d0046aa0;  1 drivers
v0x5561d002ed00_0 .net *"_ivl_73", 0 0, L_0x5561d0046ca0;  1 drivers
v0x5561d002ede0_0 .net *"_ivl_75", 0 0, L_0x5561d00472d0;  1 drivers
v0x5561d002eec0_0 .net *"_ivl_9", 29 0, L_0x5561d00452c0;  1 drivers
v0x5561d002efa0_0 .net "alu_op", 1 0, L_0x5561d0045a90;  1 drivers
v0x5561d002f060_0 .net "alu_src", 0 0, L_0x5561d0045b30;  1 drivers
v0x5561d002f100_0 .net "branchAddr", 31 0, L_0x5561d0046ee0;  1 drivers
v0x5561d002f2b0_0 .net "clk", 0 0, v0x5561d0032e20_0;  1 drivers
v0x5561d002f350_0 .net "data_val", 31 0, L_0x5561d00444a0;  1 drivers
v0x5561d002f3f0_0 .net "dst_addr", 4 0, L_0x5561d0048120;  alias, 1 drivers
v0x5561d002f4d0_0 .net "dst_addr_temp", 4 0, v0x5561d002d780_0;  1 drivers
v0x5561d002f590_0 .net "dst_data", 31 0, L_0x5561d0048020;  alias, 1 drivers
v0x5561d002f670_0 .net "dst_data_temp", 31 0, v0x5561d0019840_0;  1 drivers
v0x5561d002f730_0 .net "incrPC", 31 0, v0x5561d001c5c0_0;  1 drivers
v0x5561d002f7f0_0 .net "instr", 31 0, v0x5561d002af50_0;  1 drivers
v0x5561d002f8b0_0 .net "mem_addr", 31 0, v0x5561d00209c0_0;  1 drivers
v0x5561d002fa00_0 .net "mem_data", 31 0, L_0x5561d0047120;  1 drivers
v0x5561d002fac0_0 .net "mem_read", 0 0, L_0x5561d00479a0;  1 drivers
v0x5561d002fb60_0 .net "mem_write", 0 0, L_0x5561d0047400;  1 drivers
v0x5561d002fc00_0 .net "opcode", 5 0, L_0x5561d0047f00;  alias, 1 drivers
v0x5561d002fca0_0 .net "opcode_temp", 5 0, L_0x5561d0045430;  1 drivers
v0x5561d002fd60_0 .net "reg_dst", 0 0, L_0x5561d0045940;  1 drivers
v0x5561d002fe00_0 .net "reg_write", 0 0, L_0x5561d0047af0;  1 drivers
v0x5561d002fea0_0 .net "rst", 0 0, v0x5561d0033610_0;  1 drivers
v0x5561d002ff40_0 .net "s0", 31 0, v0x5561d0019fb0_0;  1 drivers
v0x5561d0030030_0 .net "s1", 0 0, v0x5561d001d340_0;  1 drivers
v0x5561d00300d0_0 .net "s10", 4 0, L_0x5561d0045630;  1 drivers
v0x5561d0030170_0 .net "s11", 4 0, L_0x5561d0045710;  1 drivers
v0x5561d0030260_0 .net "s12", 15 0, L_0x5561d00457b0;  1 drivers
v0x5561d0030300_0 .net "s13", 31 0, L_0x5561d0046260;  1 drivers
v0x5561d00303a0_0 .net "s14", 4 0, L_0x5561d0045020;  1 drivers
v0x5561d0030460_0 .net "s15", 4 0, L_0x5561d0045170;  1 drivers
v0x5561d0030520_0 .net "s16", 4 0, v0x5561d001a740_0;  1 drivers
v0x5561d00305e0_0 .net "s17", 5 0, L_0x5561d00458a0;  1 drivers
v0x5561d00306a0_0 .net "s18", 3 0, v0x5561d001ac90_0;  1 drivers
v0x5561d0030790_0 .net "s19", 31 0, v0x5561d0027920_0;  1 drivers
v0x5561d0030850_0 .net "s2", 0 0, v0x5561d001d100_0;  1 drivers
v0x5561d00308f0_0 .net "s20", 31 0, L_0x5561d0044cc0;  1 drivers
v0x5561d0030990_0 .net "s21", 31 0, v0x5561d00190f0_0;  1 drivers
v0x5561d0030aa0_0 .net "s22", 0 0, v0x5561d001bf30_0;  1 drivers
v0x5561d0030b40_0 .net "s23", 31 0, v0x5561d001bdb0_0;  1 drivers
v0x5561d0030c00_0 .net "s24", 31 0, L_0x5561d0044e10;  1 drivers
v0x5561d0030cc0_0 .net "s25", 0 0, L_0x5561d0047ce0;  1 drivers
v0x5561d0030d60_0 .net "s26", 31 0, L_0x5561d00476c0;  1 drivers
v0x5561d0030e00_0 .net "s27", 31 0, L_0x5561d00475a0;  1 drivers
v0x5561d0030ec0_0 .net "s28", 31 0, L_0x5561d0044b90;  1 drivers
v0x5561d0030f80_0 .net "s29", 31 0, L_0x5561d0045390;  1 drivers
v0x5561d0031070_0 .net "s3", 0 0, v0x5561d001ce70_0;  1 drivers
v0x5561d0031140_0 .net "s30", 31 0, v0x5561d001b4f0_0;  1 drivers
v0x5561d00311e0_0 .net "s31", 0 0, v0x5561d00220d0_0;  1 drivers
v0x5561d00312d0_0 .net "s32", 7 0, L_0x5561d0047900;  1 drivers
v0x5561d0031370_0 .net "s33", 7 0, L_0x5561d0044100;  1 drivers
v0x5561d0031440_0 .net "s34", 31 0, L_0x5561d0044830;  1 drivers
v0x5561d00314e0_0 .net "s35", 31 0, L_0x5561d0044930;  1 drivers
v0x5561d0031630_0 .net "s36", 1 0, L_0x5561d0046390;  1 drivers
v0x5561d0031b00_0 .net "s37", 2 0, L_0x5561d00466c0;  1 drivers
v0x5561d0031c10_0 .net "s38", 3 0, L_0x5561d0046b60;  1 drivers
v0x5561d0031d20_0 .net "s39", 1 0, L_0x5561d0044a10;  1 drivers
v0x5561d0031e70_0 .net "s4", 0 0, v0x5561d001cff0_0;  1 drivers
v0x5561d0031f10_0 .net "s40", 2 0, L_0x5561d0044a80;  1 drivers
v0x5561d0032040_0 .net "s41", 3 0, v0x5561d0025530_0;  1 drivers
v0x5561d0032100_0 .net "s42", 1 0, L_0x5561d0046e00;  1 drivers
v0x5561d0032250_0 .net "s43", 2 0, v0x5561d001fa10_0;  1 drivers
v0x5561d0032310_0 .net "s44", 4 0, L_0x5561d0047240;  1 drivers
v0x5561d0032460_0 .net "s45", 1 0, v0x5561d002bff0_0;  1 drivers
v0x5561d0032520_0 .net "s5", 0 0, v0x5561d001d1c0_0;  1 drivers
v0x5561d00325c0_0 .net "s6", 0 0, v0x5561d001d280_0;  1 drivers
v0x5561d0032660_0 .net "s7", 1 0, v0x5561d001ccb0_0;  1 drivers
v0x5561d0032700_0 .net "s8", 0 0, v0x5561d001cdb0_0;  1 drivers
v0x5561d00327a0_0 .net "s9", 4 0, L_0x5561d0045590;  1 drivers
v0x5561d0032840_0 .net "src1_addr", 4 0, L_0x5561d0045c40;  alias, 1 drivers
v0x5561d00328e0_0 .net "src1_out", 31 0, L_0x5561d0047f90;  alias, 1 drivers
v0x5561d00329a0_0 .net "src1_out_temp", 31 0, L_0x5561d0033c50;  1 drivers
v0x5561d0032a60_0 .net "src2_addr", 4 0, L_0x5561d0045d30;  alias, 1 drivers
v0x5561d0032b40_0 .net "src2_out", 31 0, L_0x5561d0048090;  alias, 1 drivers
v0x5561d0032c20_0 .net "src2_out_temp", 31 0, L_0x5561d0033fc0;  1 drivers
L_0x5561d0044100 .part v0x5561d0023840_0, 2, 8;
L_0x5561d00452c0 .part v0x5561d0027920_0, 2, 30;
L_0x5561d0045390 .concat8 [ 2 30 0 0], L_0x7891c03171c8, L_0x5561d00452c0;
L_0x5561d0045430 .part v0x5561d002af50_0, 26, 6;
L_0x5561d0045590 .part v0x5561d002af50_0, 21, 5;
L_0x5561d0045630 .part v0x5561d002af50_0, 16, 5;
L_0x5561d0045710 .part v0x5561d002af50_0, 11, 5;
L_0x5561d00457b0 .part v0x5561d002af50_0, 0, 16;
L_0x5561d00458a0 .part v0x5561d0027920_0, 0, 6;
L_0x5561d0045940 .part v0x5561d0025530_0, 0, 1;
L_0x5561d0045a90 .part v0x5561d0025530_0, 1, 2;
L_0x5561d0045b30 .part v0x5561d0025530_0, 3, 1;
L_0x5561d0045c40 .part v0x5561d002af50_0, 21, 5;
L_0x5561d0045d30 .part v0x5561d002af50_0, 16, 5;
L_0x5561d0046390 .concat8 [ 1 1 0 0], L_0x5561d0045bd0, L_0x5561d0046430;
L_0x5561d00466c0 .concat8 [ 1 1 1 0], L_0x5561d0046540, L_0x5561d0046600, L_0x5561d0046890;
L_0x5561d0046b60 .concat8 [ 1 2 1 0], L_0x5561d00469a0, L_0x5561d0046aa0, L_0x5561d0046ca0;
L_0x5561d00472d0 .part v0x5561d001fa10_0, 0, 1;
L_0x5561d0047900 .part v0x5561d00209c0_0, 0, 8;
L_0x5561d00479a0 .part v0x5561d001fa10_0, 1, 1;
L_0x5561d0047400 .part v0x5561d001fa10_0, 2, 1;
L_0x5561d0047af0 .part v0x5561d002bff0_0, 0, 1;
L_0x5561d0047ce0 .part v0x5561d002bff0_0, 1, 1;
S_0x5561d0003ee0 .scope module, "DIG_BitExtender_i8" "DIG_BitExtender" 3 911, 3 493 0, S_0x5561d0004960;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 32 "out";
P_0x5561cffe1e70 .param/l "inputBits" 0 3 494, +C4<00000000000000000000000000010000>;
P_0x5561cffe1eb0 .param/l "outputBits" 0 3 495, +C4<00000000000000000000000000100000>;
v0x5561cfffd810_0 .net *"_ivl_1", 0 0, L_0x5561d0045ea0;  1 drivers
v0x5561cfffcd60_0 .net *"_ivl_2", 15 0, L_0x5561d0045f40;  1 drivers
v0x5561cfff8c70_0 .net "in", 15 0, L_0x5561d00457b0;  alias, 1 drivers
v0x5561cfff7ab0_0 .net "out", 31 0, L_0x5561d0046260;  alias, 1 drivers
L_0x5561d0045ea0 .part L_0x5561d00457b0, 15, 1;
LS_0x5561d0045f40_0_0 .concat [ 1 1 1 1], L_0x5561d0045ea0, L_0x5561d0045ea0, L_0x5561d0045ea0, L_0x5561d0045ea0;
LS_0x5561d0045f40_0_4 .concat [ 1 1 1 1], L_0x5561d0045ea0, L_0x5561d0045ea0, L_0x5561d0045ea0, L_0x5561d0045ea0;
LS_0x5561d0045f40_0_8 .concat [ 1 1 1 1], L_0x5561d0045ea0, L_0x5561d0045ea0, L_0x5561d0045ea0, L_0x5561d0045ea0;
LS_0x5561d0045f40_0_12 .concat [ 1 1 1 1], L_0x5561d0045ea0, L_0x5561d0045ea0, L_0x5561d0045ea0, L_0x5561d0045ea0;
L_0x5561d0045f40 .concat [ 4 4 4 4], LS_0x5561d0045f40_0_0, LS_0x5561d0045f40_0_4, LS_0x5561d0045f40_0_8, LS_0x5561d0045f40_0_12;
L_0x5561d0046260 .concat [ 16 16 0 0], L_0x5561d00457b0, L_0x5561d0045f40;
S_0x5561d0004260 .scope module, "DIG_RAMDualAccess_i4" "DIG_RAMDualAccess" 3 840, 3 210 0, S_0x5561d0004960;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "ld";
    .port_info 2 /INPUT 8 "1A";
    .port_info 3 /INPUT 8 "2A";
    .port_info 4 /INPUT 32 "1Din";
    .port_info 5 /INPUT 1 "str";
    .port_info 6 /OUTPUT 32 "1D";
    .port_info 7 /OUTPUT 32 "2D";
P_0x5561cff92b60 .param/l "AddrBits" 0 3 213, +C4<00000000000000000000000000001000>;
P_0x5561cff92ba0 .param/l "Bits" 0 3 212, +C4<00000000000000000000000000100000>;
L_0x5561d0044830 .functor BUFZ 32, L_0x5561d0044620, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5561cfff7f10_0 .net "1A", 7 0, L_0x5561d0047900;  alias, 1 drivers
v0x5561cffddfc0_0 .net "1D", 31 0, L_0x5561d00444a0;  alias, 1 drivers
v0x5561cffe1dd0_0 .net "1Din", 31 0, L_0x5561d0047120;  alias, 1 drivers
v0x5561d0017ff0_0 .net "2A", 7 0, L_0x5561d0044100;  alias, 1 drivers
v0x5561d00180d0_0 .net "2D", 31 0, L_0x5561d0044830;  alias, 1 drivers
v0x5561d00181b0_0 .net "C", 0 0, v0x5561d0032e20_0;  alias, 1 drivers
v0x5561d0018270_0 .net *"_ivl_0", 31 0, L_0x5561d00441f0;  1 drivers
v0x5561d0018350_0 .net *"_ivl_10", 31 0, L_0x5561d0044620;  1 drivers
v0x5561d0018430_0 .net *"_ivl_12", 9 0, L_0x5561d00446f0;  1 drivers
L_0x7891c0317180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5561d0018510_0 .net *"_ivl_15", 1 0, L_0x7891c0317180;  1 drivers
v0x5561d00185f0_0 .net *"_ivl_2", 9 0, L_0x5561d00442c0;  1 drivers
L_0x7891c0317138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5561d00186d0_0 .net *"_ivl_5", 1 0, L_0x7891c0317138;  1 drivers
o0x7891c0360378 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x5561d00187b0_0 name=_ivl_6
v0x5561d0018890_0 .net "ld", 0 0, L_0x5561d00479a0;  alias, 1 drivers
v0x5561d0018950 .array "memory", 255 0, 31 0;
v0x5561d0018a10_0 .net "str", 0 0, L_0x5561d0047400;  alias, 1 drivers
E_0x5561cff88500 .event posedge, v0x5561d00181b0_0;
L_0x5561d00441f0 .array/port v0x5561d0018950, L_0x5561d00442c0;
L_0x5561d00442c0 .concat [ 8 2 0 0], L_0x5561d0047900, L_0x7891c0317138;
L_0x5561d00444a0 .functor MUXZ 32, o0x7891c0360378, L_0x5561d00441f0, L_0x5561d00479a0, C4<>;
L_0x5561d0044620 .array/port v0x5561d0018950, L_0x5561d00446f0;
L_0x5561d00446f0 .concat [ 8 2 0 0], L_0x5561d0044100, L_0x7891c0317180;
S_0x5561d0018bd0 .scope module, "Mux_2x1_NBits_i11" "Mux_2x1_NBits" 3 933, 3 191 0, S_0x5561d0004960;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "in_0";
    .port_info 2 /INPUT 32 "in_1";
    .port_info 3 /OUTPUT 32 "out";
P_0x5561d0018d60 .param/l "Bits" 0 3 192, +C4<00000000000000000000000000100000>;
v0x5561d0018f10_0 .net "in_0", 31 0, L_0x5561d0044e10;  alias, 1 drivers
v0x5561d0019010_0 .net "in_1", 31 0, v0x5561d0027920_0;  alias, 1 drivers
v0x5561d00190f0_0 .var "out", 31 0;
v0x5561d00191e0_0 .net "sel", 0 0, L_0x5561d0045b30;  alias, 1 drivers
E_0x5561cff88a90 .event anyedge, v0x5561d00191e0_0, v0x5561d0018f10_0, v0x5561d0019010_0;
S_0x5561d0019370 .scope module, "Mux_2x1_NBits_i16" "Mux_2x1_NBits" 3 1003, 3 191 0, S_0x5561d0004960;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "in_0";
    .port_info 2 /INPUT 32 "in_1";
    .port_info 3 /OUTPUT 32 "out";
P_0x5561d0019550 .param/l "Bits" 0 3 192, +C4<00000000000000000000000000100000>;
v0x5561d0019660_0 .net "in_0", 31 0, L_0x5561d00476c0;  alias, 1 drivers
v0x5561d0019760_0 .net "in_1", 31 0, L_0x5561d00475a0;  alias, 1 drivers
v0x5561d0019840_0 .var "out", 31 0;
v0x5561d0019930_0 .net "sel", 0 0, L_0x5561d0047ce0;  alias, 1 drivers
E_0x5561cff43a90 .event anyedge, v0x5561d0019930_0, v0x5561d0019660_0, v0x5561d0019760_0;
S_0x5561d0019ac0 .scope module, "Mux_2x1_NBits_i3" "Mux_2x1_NBits" 3 829, 3 191 0, S_0x5561d0004960;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "in_0";
    .port_info 2 /INPUT 32 "in_1";
    .port_info 3 /OUTPUT 32 "out";
P_0x5561d0019cf0 .param/l "Bits" 0 3 192, +C4<00000000000000000000000000100000>;
v0x5561d0019dd0_0 .net "in_0", 31 0, v0x5561d001c5c0_0;  alias, 1 drivers
v0x5561d0019ed0_0 .net "in_1", 31 0, L_0x5561d0046ee0;  alias, 1 drivers
v0x5561d0019fb0_0 .var "out", 31 0;
v0x5561d001a0a0_0 .net "sel", 0 0, L_0x5561d00474a0;  alias, 1 drivers
E_0x5561d0008a90 .event anyedge, v0x5561d001a0a0_0, v0x5561d0019dd0_0, v0x5561d0019ed0_0;
S_0x5561d001a230 .scope module, "Mux_2x1_NBits_i9" "Mux_2x1_NBits" 3 918, 3 191 0, S_0x5561d0004960;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 5 "in_0";
    .port_info 2 /INPUT 5 "in_1";
    .port_info 3 /OUTPUT 5 "out";
P_0x5561d001a410 .param/l "Bits" 0 3 192, +C4<00000000000000000000000000000101>;
v0x5561d001a560_0 .net "in_0", 4 0, L_0x5561d0045020;  alias, 1 drivers
v0x5561d001a660_0 .net "in_1", 4 0, L_0x5561d0045170;  alias, 1 drivers
v0x5561d001a740_0 .var "out", 4 0;
v0x5561d001a830_0 .net "sel", 0 0, L_0x5561d0045940;  alias, 1 drivers
E_0x5561d001a4e0 .event anyedge, v0x5561d001a830_0, v0x5561d001a560_0, v0x5561d001a660_0;
S_0x5561d001a9c0 .scope module, "alu_control_i10" "alu_control" 3 925, 3 544 0, S_0x5561d0004960;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "alu_op";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /OUTPUT 4 "alu_control";
v0x5561d001ac90_0 .var "alu_control", 3 0;
v0x5561d001ad90_0 .net "alu_op", 1 0, L_0x5561d0045a90;  alias, 1 drivers
v0x5561d001ae70_0 .net "funct", 5 0, L_0x5561d00458a0;  alias, 1 drivers
E_0x5561d001ac10 .event anyedge, v0x5561d001ad90_0, v0x5561d001ae70_0;
S_0x5561d001afb0 .scope module, "alu_i12" "alu" 3 940, 3 155 0, S_0x5561d0004960;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "alu_control";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /INPUT 32 "B";
    .port_info 3 /OUTPUT 1 "zero";
    .port_info 4 /OUTPUT 32 "result";
v0x5561d001b220_0 .net "A", 31 0, L_0x5561d0044b90;  alias, 1 drivers
v0x5561d001b320_0 .net "B", 31 0, L_0x5561d0045390;  alias, 1 drivers
L_0x7891c0317210 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x5561d001b400_0 .net "alu_control", 3 0, L_0x7891c0317210;  1 drivers
v0x5561d001b4f0_0 .var "result", 31 0;
v0x5561d001b5d0_0 .var "temp", 31 0;
v0x5561d001b700_0 .var "zero", 0 0;
E_0x5561d001b1c0 .event anyedge, v0x5561d001b320_0, v0x5561d001b220_0, v0x5561d001b400_0;
S_0x5561d001b860 .scope module, "alu_i13" "alu" 3 947, 3 155 0, S_0x5561d0004960;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "alu_control";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /INPUT 32 "B";
    .port_info 3 /OUTPUT 1 "zero";
    .port_info 4 /OUTPUT 32 "result";
v0x5561d001bac0_0 .net "A", 31 0, L_0x5561d0044cc0;  alias, 1 drivers
v0x5561d001bbc0_0 .net "B", 31 0, v0x5561d00190f0_0;  alias, 1 drivers
v0x5561d001bcb0_0 .net "alu_control", 3 0, v0x5561d001ac90_0;  alias, 1 drivers
v0x5561d001bdb0_0 .var "result", 31 0;
v0x5561d001be50_0 .var "temp", 31 0;
v0x5561d001bf30_0 .var "zero", 0 0;
E_0x5561d001ba40 .event anyedge, v0x5561d00190f0_0, v0x5561d001bac0_0, v0x5561d001ac90_0;
S_0x5561d001c090 .scope module, "alu_i2" "alu" 3 819, 3 155 0, S_0x5561d0004960;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "alu_control";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /INPUT 32 "B";
    .port_info 3 /OUTPUT 1 "zero";
    .port_info 4 /OUTPUT 32 "result";
v0x5561d001c2f0_0 .net "A", 31 0, v0x5561d0023840_0;  alias, 1 drivers
L_0x7891c03170f0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5561d001c3f0_0 .net "B", 31 0, L_0x7891c03170f0;  1 drivers
L_0x7891c03170a8 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x5561d001c4d0_0 .net "alu_control", 3 0, L_0x7891c03170a8;  1 drivers
v0x5561d001c5c0_0 .var "result", 31 0;
v0x5561d001c6b0_0 .var "temp", 31 0;
v0x5561d001c7c0_0 .var "zero", 0 0;
E_0x5561d001c270 .event anyedge, v0x5561d001c3f0_0, v0x5561d001c2f0_0, v0x5561d001c4d0_0;
S_0x5561d001c920 .scope module, "control_unit_i7" "control_unit" 3 896, 3 424 0, S_0x5561d0004960;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "instr_op";
    .port_info 1 /OUTPUT 1 "reg_dst";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "mem_read";
    .port_info 4 /OUTPUT 1 "mem_to_reg";
    .port_info 5 /OUTPUT 2 "alu_op";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "alu_src";
    .port_info 8 /OUTPUT 1 "reg_write";
v0x5561d001ccb0_0 .var "alu_op", 1 0;
v0x5561d001cdb0_0 .var "alu_src", 0 0;
v0x5561d001ce70_0 .var "branch", 0 0;
v0x5561d001cf10_0 .net "instr_op", 5 0, L_0x5561d0045430;  alias, 1 drivers
v0x5561d001cff0_0 .var "mem_read", 0 0;
v0x5561d001d100_0 .var "mem_to_reg", 0 0;
v0x5561d001d1c0_0 .var "mem_write", 0 0;
v0x5561d001d280_0 .var "reg_dst", 0 0;
v0x5561d001d340_0 .var "reg_write", 0 0;
E_0x5561d001cc30 .event anyedge, v0x5561d001cf10_0;
S_0x5561d001d5b0 .scope module, "cpu_registers_i1" "cpu_registers" 3 807, 3 81 0, S_0x5561d0004960;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "write_en";
    .port_info 3 /INPUT 5 "src1_addr";
    .port_info 4 /INPUT 5 "src2_addr";
    .port_info 5 /INPUT 5 "dst_addr";
    .port_info 6 /INPUT 32 "data_in";
    .port_info 7 /OUTPUT 32 "src1_out";
    .port_info 8 /OUTPUT 32 "src2_out";
L_0x5561d0033c50 .functor BUFZ 32, L_0x5561d0033a10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5561d0033fc0 .functor BUFZ 32, L_0x5561d0033d70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5561d001d870 .array "RFILE", 0 31, 31 0;
v0x5561d001d950_0 .net *"_ivl_0", 31 0, L_0x5561d0033a10;  1 drivers
v0x5561d001da30_0 .net *"_ivl_10", 6 0, L_0x5561d0033e10;  1 drivers
L_0x7891c0317060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5561d001daf0_0 .net *"_ivl_13", 1 0, L_0x7891c0317060;  1 drivers
v0x5561d001dbd0_0 .net *"_ivl_2", 6 0, L_0x5561d0033b10;  1 drivers
L_0x7891c0317018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5561d001dd00_0 .net *"_ivl_5", 1 0, L_0x7891c0317018;  1 drivers
v0x5561d001dde0_0 .net *"_ivl_8", 31 0, L_0x5561d0033d70;  1 drivers
v0x5561d001dec0_0 .net "clk", 0 0, v0x5561d0032e20_0;  alias, 1 drivers
v0x5561d001df60_0 .net "data_in", 31 0, v0x5561d0019840_0;  alias, 1 drivers
v0x5561d001e0c0_0 .net "dst_addr", 4 0, v0x5561d002d780_0;  alias, 1 drivers
v0x5561d001e180_0 .var/i "i", 31 0;
v0x5561d001e260_0 .net "rst", 0 0, v0x5561d0033610_0;  alias, 1 drivers
v0x5561d001e320_0 .net "src1_addr", 4 0, L_0x5561d0045590;  alias, 1 drivers
v0x5561d001e400_0 .net "src1_out", 31 0, L_0x5561d0033c50;  alias, 1 drivers
v0x5561d001e4e0_0 .net "src2_addr", 4 0, L_0x5561d0045630;  alias, 1 drivers
v0x5561d001e5c0_0 .net "src2_out", 31 0, L_0x5561d0033fc0;  alias, 1 drivers
v0x5561d001e6a0_0 .net "write_en", 0 0, L_0x5561d0047af0;  alias, 1 drivers
L_0x5561d0033a10 .array/port v0x5561d001d870, L_0x5561d0033b10;
L_0x5561d0033b10 .concat [ 5 2 0 0], L_0x5561d0045590, L_0x7891c0317018;
L_0x5561d0033d70 .array/port v0x5561d001d870, L_0x5561d0033e10;
L_0x5561d0033e10 .concat [ 5 2 0 0], L_0x5561d0045630, L_0x7891c0317060;
S_0x5561d001e880 .scope module, "ex_mem_i14" "ex_mem" 3 963, 3 591 0, S_0x5561d0004960;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "WB";
    .port_info 1 /INPUT 3 "M";
    .port_info 2 /INPUT 32 "ba_in";
    .port_info 3 /INPUT 32 "ar_in";
    .port_info 4 /INPUT 1 "z_in";
    .port_info 5 /INPUT 32 "rd2_in";
    .port_info 6 /INPUT 5 "dr_in";
    .port_info 7 /INPUT 1 "en";
    .port_info 8 /INPUT 1 "clk";
    .port_info 9 /OUTPUT 2 "WB_out";
    .port_info 10 /OUTPUT 3 "M_out";
    .port_info 11 /OUTPUT 32 "ba_out";
    .port_info 12 /OUTPUT 1 "z_out";
    .port_info 13 /OUTPUT 32 "ar_out";
    .port_info 14 /OUTPUT 32 "rd2_out";
    .port_info 15 /OUTPUT 5 "dr_out";
v0x5561d0022220_0 .net "M", 2 0, L_0x5561d0044a80;  alias, 1 drivers
v0x5561d0022300_0 .net "M_out", 2 0, v0x5561d001fa10_0;  alias, 1 drivers
v0x5561d00223d0_0 .net "WB", 1 0, L_0x5561d0044a10;  alias, 1 drivers
v0x5561d00224d0_0 .net "WB_out", 1 0, L_0x5561d0046e00;  alias, 1 drivers
v0x5561d00225a0_0 .net "ar_in", 31 0, v0x5561d001bdb0_0;  alias, 1 drivers
v0x5561d00226e0_0 .net "ar_out", 31 0, v0x5561d00209c0_0;  alias, 1 drivers
v0x5561d0022780_0 .net "ba_in", 31 0, v0x5561d001b4f0_0;  alias, 1 drivers
v0x5561d0022870_0 .net "ba_out", 31 0, L_0x5561d0046ee0;  alias, 1 drivers
v0x5561d0022980_0 .net "clk", 0 0, v0x5561d0032e20_0;  alias, 1 drivers
v0x5561d0022c30_0 .net "dr_in", 4 0, v0x5561d001a740_0;  alias, 1 drivers
v0x5561d0022cf0_0 .net "dr_out", 4 0, L_0x5561d0047240;  alias, 1 drivers
v0x5561d0022db0_0 .net "en", 0 0, v0x5561d0032e20_0;  alias, 1 drivers
v0x5561d0022e50_0 .net "rd2_in", 31 0, L_0x5561d0044e10;  alias, 1 drivers
v0x5561d0022f40_0 .net "rd2_out", 31 0, L_0x5561d0047120;  alias, 1 drivers
v0x5561d0023050_0 .net "z_in", 0 0, v0x5561d001bf30_0;  alias, 1 drivers
v0x5561d0023140_0 .net "z_out", 0 0, v0x5561d00220d0_0;  alias, 1 drivers
S_0x5561d001eba0 .scope module, "DIG_Register_BUS_i0" "DIG_Register_BUS" 3 612, 3 240 0, S_0x5561d001e880;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 2 "D";
    .port_info 3 /OUTPUT 2 "Q";
P_0x5561d001eda0 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000000010>;
L_0x5561d0046e00 .functor BUFZ 2, v0x5561d001f280_0, C4<00>, C4<00>, C4<00>;
v0x5561d001ef30_0 .net "C", 0 0, v0x5561d0032e20_0;  alias, 1 drivers
v0x5561d001f040_0 .net "D", 1 0, L_0x5561d0044a10;  alias, 1 drivers
v0x5561d001f120_0 .net "Q", 1 0, L_0x5561d0046e00;  alias, 1 drivers
v0x5561d001f1e0_0 .net "en", 0 0, v0x5561d0032e20_0;  alias, 1 drivers
v0x5561d001f280_0 .var "state", 1 0;
S_0x5561d001f430 .scope module, "DIG_Register_BUS_i1" "DIG_Register_BUS" 3 621, 3 240 0, S_0x5561d001e880;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 3 "D";
    .port_info 3 /OUTPUT 3 "Q";
P_0x5561d001f630 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000000011>;
v0x5561d001f700_0 .net "C", 0 0, v0x5561d0032e20_0;  alias, 1 drivers
v0x5561d001f7a0_0 .net "D", 2 0, L_0x5561d0044a80;  alias, 1 drivers
v0x5561d001f880_0 .net "Q", 2 0, v0x5561d001fa10_0;  alias, 1 drivers
v0x5561d001f970_0 .net "en", 0 0, v0x5561d0032e20_0;  alias, 1 drivers
v0x5561d001fa10_0 .var "state", 2 0;
S_0x5561d001fb70 .scope module, "DIG_Register_BUS_i2" "DIG_Register_BUS" 3 630, 3 240 0, S_0x5561d001e880;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 32 "D";
    .port_info 3 /OUTPUT 32 "Q";
P_0x5561d001fd50 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000100000>;
L_0x5561d0046ee0 .functor BUFZ 32, v0x5561d0020210_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5561d001fee0_0 .net "C", 0 0, v0x5561d0032e20_0;  alias, 1 drivers
v0x5561d001ff80_0 .net "D", 31 0, v0x5561d001b4f0_0;  alias, 1 drivers
v0x5561d0020070_0 .net "Q", 31 0, L_0x5561d0046ee0;  alias, 1 drivers
v0x5561d0020170_0 .net "en", 0 0, v0x5561d0032e20_0;  alias, 1 drivers
v0x5561d0020210_0 .var "state", 31 0;
S_0x5561d0020380 .scope module, "DIG_Register_BUS_i4" "DIG_Register_BUS" 3 645, 3 240 0, S_0x5561d001e880;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 32 "D";
    .port_info 3 /OUTPUT 32 "Q";
P_0x5561d0020560 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000100000>;
v0x5561d00206a0_0 .net "C", 0 0, v0x5561d0032e20_0;  alias, 1 drivers
v0x5561d0020760_0 .net "D", 31 0, v0x5561d001bdb0_0;  alias, 1 drivers
v0x5561d0020850_0 .net "Q", 31 0, v0x5561d00209c0_0;  alias, 1 drivers
v0x5561d0020920_0 .net "en", 0 0, v0x5561d0032e20_0;  alias, 1 drivers
v0x5561d00209c0_0 .var "state", 31 0;
S_0x5561d0020b70 .scope module, "DIG_Register_BUS_i5" "DIG_Register_BUS" 3 654, 3 240 0, S_0x5561d001e880;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 32 "D";
    .port_info 3 /OUTPUT 32 "Q";
P_0x5561d0020da0 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000100000>;
L_0x5561d0047120 .functor BUFZ 32, v0x5561d0021200_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5561d0020eb0_0 .net "C", 0 0, v0x5561d0032e20_0;  alias, 1 drivers
v0x5561d0020f70_0 .net "D", 31 0, L_0x5561d0044e10;  alias, 1 drivers
v0x5561d0021060_0 .net "Q", 31 0, L_0x5561d0047120;  alias, 1 drivers
v0x5561d0021160_0 .net "en", 0 0, v0x5561d0032e20_0;  alias, 1 drivers
v0x5561d0021200_0 .var "state", 31 0;
S_0x5561d0021370 .scope module, "DIG_Register_BUS_i6" "DIG_Register_BUS" 3 663, 3 240 0, S_0x5561d001e880;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 5 "D";
    .port_info 3 /OUTPUT 5 "Q";
P_0x5561d0021550 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000000101>;
L_0x5561d0047240 .functor BUFZ 5, v0x5561d00219b0_0, C4<00000>, C4<00000>, C4<00000>;
v0x5561d0021690_0 .net "C", 0 0, v0x5561d0032e20_0;  alias, 1 drivers
v0x5561d0021750_0 .net "D", 4 0, v0x5561d001a740_0;  alias, 1 drivers
v0x5561d0021840_0 .net "Q", 4 0, L_0x5561d0047240;  alias, 1 drivers
v0x5561d0021910_0 .net "en", 0 0, v0x5561d0032e20_0;  alias, 1 drivers
v0x5561d00219b0_0 .var "state", 4 0;
S_0x5561d0021b60 .scope module, "DIG_Register_i3" "DIG_Register" 3 636, 3 573 0, S_0x5561d001e880;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /OUTPUT 1 "Q";
v0x5561d0021db0_0 .net "C", 0 0, v0x5561d0032e20_0;  alias, 1 drivers
v0x5561d0021e70_0 .net "D", 0 0, v0x5561d001bf30_0;  alias, 1 drivers
v0x5561d0021f60_0 .net "Q", 0 0, v0x5561d00220d0_0;  alias, 1 drivers
v0x5561d0022030_0 .net "en", 0 0, v0x5561d0032e20_0;  alias, 1 drivers
v0x5561d00220d0_0 .var "state", 0 0;
S_0x5561d00233c0 .scope module, "gen_register_i0" "gen_register" 3 799, 3 29 0, S_0x5561d0004960;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "write_en";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
P_0x5561d00235a0 .param/l "WORD_SIZE" 0 3 31, +C4<00000000000000000000000000100000>;
v0x5561d00236c0_0 .net "clk", 0 0, v0x5561d0032e20_0;  alias, 1 drivers
v0x5561d0023780_0 .net "data_in", 31 0, v0x5561d0019fb0_0;  alias, 1 drivers
v0x5561d0023840_0 .var "data_out", 31 0;
v0x5561d00238e0_0 .net "rst", 0 0, v0x5561d0033610_0;  alias, 1 drivers
v0x5561d00239b0_0 .net "write_en", 0 0, v0x5561d0032e20_0;  alias, 1 drivers
E_0x5561d0023640 .event posedge, v0x5561d00181b0_0, v0x5561d001e260_0;
S_0x5561d0023ae0 .scope module, "id_ex_i6" "id_ex" 3 860, 3 290 0, S_0x5561d0004960;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 2 "WB";
    .port_info 3 /INPUT 3 "M";
    .port_info 4 /INPUT 4 "EX";
    .port_info 5 /INPUT 32 "ip_in";
    .port_info 6 /INPUT 32 "rd1_in";
    .port_info 7 /INPUT 32 "rd2_in";
    .port_info 8 /INPUT 32 "iv_in";
    .port_info 9 /INPUT 5 "dr1_in";
    .port_info 10 /INPUT 5 "dr2_in";
    .port_info 11 /OUTPUT 2 "WB_out";
    .port_info 12 /OUTPUT 3 "M_out";
    .port_info 13 /OUTPUT 4 "EX_out";
    .port_info 14 /OUTPUT 32 "ip_out";
    .port_info 15 /OUTPUT 32 "rd1_out";
    .port_info 16 /OUTPUT 32 "rd2_out";
    .port_info 17 /OUTPUT 32 "iv_out";
    .port_info 18 /OUTPUT 5 "dr1_out";
    .port_info 19 /OUTPUT 5 "dr2_out";
v0x5561d0028aa0_0 .net "EX", 3 0, L_0x5561d0046b60;  alias, 1 drivers
v0x5561d0028b80_0 .net "EX_out", 3 0, v0x5561d0025530_0;  alias, 1 drivers
v0x5561d0028c50_0 .net "M", 2 0, L_0x5561d00466c0;  alias, 1 drivers
v0x5561d0028d50_0 .net "M_out", 2 0, L_0x5561d0044a80;  alias, 1 drivers
v0x5561d0028df0_0 .net "WB", 1 0, L_0x5561d0046390;  alias, 1 drivers
v0x5561d0028ee0_0 .net "WB_out", 1 0, L_0x5561d0044a10;  alias, 1 drivers
v0x5561d0028f80_0 .net "clk", 0 0, v0x5561d0032e20_0;  alias, 1 drivers
v0x5561d0029020_0 .net "dr1_in", 4 0, L_0x5561d0045630;  alias, 1 drivers
v0x5561d0029130_0 .net "dr1_out", 4 0, L_0x5561d0045020;  alias, 1 drivers
v0x5561d00291f0_0 .net "dr2_in", 4 0, L_0x5561d0045710;  alias, 1 drivers
v0x5561d00292b0_0 .net "dr2_out", 4 0, L_0x5561d0045170;  alias, 1 drivers
v0x5561d00293a0_0 .net "en", 0 0, v0x5561d0032e20_0;  alias, 1 drivers
v0x5561d0029440_0 .net "ip_in", 31 0, L_0x5561d0044930;  alias, 1 drivers
v0x5561d0029500_0 .net "ip_out", 31 0, L_0x5561d0044b90;  alias, 1 drivers
v0x5561d00295f0_0 .net "iv_in", 31 0, L_0x5561d0046260;  alias, 1 drivers
v0x5561d0029700_0 .net "iv_out", 31 0, v0x5561d0027920_0;  alias, 1 drivers
v0x5561d0029810_0 .net "rd1_in", 31 0, L_0x5561d0033c50;  alias, 1 drivers
v0x5561d0029920_0 .net "rd1_out", 31 0, L_0x5561d0044cc0;  alias, 1 drivers
v0x5561d0029a30_0 .net "rd2_in", 31 0, L_0x5561d0033fc0;  alias, 1 drivers
v0x5561d0029b40_0 .net "rd2_out", 31 0, L_0x5561d0044e10;  alias, 1 drivers
S_0x5561d0023eb0 .scope module, "DIG_Register_BUS_i0" "DIG_Register_BUS" 3 315, 3 240 0, S_0x5561d0023ae0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 2 "D";
    .port_info 3 /OUTPUT 2 "Q";
P_0x5561d00240b0 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000000010>;
L_0x5561d0044a10 .functor BUFZ 2, v0x5561d0024550_0, C4<00>, C4<00>, C4<00>;
v0x5561d00241f0_0 .net "C", 0 0, v0x5561d0032e20_0;  alias, 1 drivers
v0x5561d00242b0_0 .net "D", 1 0, L_0x5561d0046390;  alias, 1 drivers
v0x5561d0024390_0 .net "Q", 1 0, L_0x5561d0044a10;  alias, 1 drivers
v0x5561d00244b0_0 .net "en", 0 0, v0x5561d0032e20_0;  alias, 1 drivers
v0x5561d0024550_0 .var "state", 1 0;
S_0x5561d0024700 .scope module, "DIG_Register_BUS_i1" "DIG_Register_BUS" 3 324, 3 240 0, S_0x5561d0023ae0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 3 "D";
    .port_info 3 /OUTPUT 3 "Q";
P_0x5561d0024900 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000000011>;
L_0x5561d0044a80 .functor BUFZ 3, v0x5561d0024d50_0, C4<000>, C4<000>, C4<000>;
v0x5561d0024a10_0 .net "C", 0 0, v0x5561d0032e20_0;  alias, 1 drivers
v0x5561d0024ab0_0 .net "D", 2 0, L_0x5561d00466c0;  alias, 1 drivers
v0x5561d0024b90_0 .net "Q", 2 0, L_0x5561d0044a80;  alias, 1 drivers
v0x5561d0024cb0_0 .net "en", 0 0, v0x5561d0032e20_0;  alias, 1 drivers
v0x5561d0024d50_0 .var "state", 2 0;
S_0x5561d0024f00 .scope module, "DIG_Register_BUS_i2" "DIG_Register_BUS" 3 333, 3 240 0, S_0x5561d0023ae0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 4 "D";
    .port_info 3 /OUTPUT 4 "Q";
P_0x5561d00250e0 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000000100>;
v0x5561d0025220_0 .net "C", 0 0, v0x5561d0032e20_0;  alias, 1 drivers
v0x5561d00252c0_0 .net "D", 3 0, L_0x5561d0046b60;  alias, 1 drivers
v0x5561d00253a0_0 .net "Q", 3 0, v0x5561d0025530_0;  alias, 1 drivers
v0x5561d0025490_0 .net "en", 0 0, v0x5561d0032e20_0;  alias, 1 drivers
v0x5561d0025530_0 .var "state", 3 0;
S_0x5561d00256e0 .scope module, "DIG_Register_BUS_i3" "DIG_Register_BUS" 3 342, 3 240 0, S_0x5561d0023ae0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 32 "D";
    .port_info 3 /OUTPUT 32 "Q";
P_0x5561d00258c0 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000100000>;
L_0x5561d0044b90 .functor BUFZ 32, v0x5561d0025d40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5561d0025a00_0 .net "C", 0 0, v0x5561d0032e20_0;  alias, 1 drivers
v0x5561d0025ac0_0 .net "D", 31 0, L_0x5561d0044930;  alias, 1 drivers
v0x5561d0025ba0_0 .net "Q", 31 0, L_0x5561d0044b90;  alias, 1 drivers
v0x5561d0025ca0_0 .net "en", 0 0, v0x5561d0032e20_0;  alias, 1 drivers
v0x5561d0025d40_0 .var "state", 31 0;
S_0x5561d0025ed0 .scope module, "DIG_Register_BUS_i4" "DIG_Register_BUS" 3 351, 3 240 0, S_0x5561d0023ae0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 32 "D";
    .port_info 3 /OUTPUT 32 "Q";
P_0x5561d0026100 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000100000>;
L_0x5561d0044cc0 .functor BUFZ 32, v0x5561d0026560_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5561d0026210_0 .net "C", 0 0, v0x5561d0032e20_0;  alias, 1 drivers
v0x5561d00262d0_0 .net "D", 31 0, L_0x5561d0033c50;  alias, 1 drivers
v0x5561d00263c0_0 .net "Q", 31 0, L_0x5561d0044cc0;  alias, 1 drivers
v0x5561d00264c0_0 .net "en", 0 0, v0x5561d0032e20_0;  alias, 1 drivers
v0x5561d0026560_0 .var "state", 31 0;
S_0x5561d00266d0 .scope module, "DIG_Register_BUS_i5" "DIG_Register_BUS" 3 360, 3 240 0, S_0x5561d0023ae0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 32 "D";
    .port_info 3 /OUTPUT 32 "Q";
P_0x5561d00268b0 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000100000>;
L_0x5561d0044e10 .functor BUFZ 32, v0x5561d0026d10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5561d00269f0_0 .net "C", 0 0, v0x5561d0032e20_0;  alias, 1 drivers
v0x5561d0026ab0_0 .net "D", 31 0, L_0x5561d0033fc0;  alias, 1 drivers
v0x5561d0026ba0_0 .net "Q", 31 0, L_0x5561d0044e10;  alias, 1 drivers
v0x5561d0026c70_0 .net "en", 0 0, v0x5561d0032e20_0;  alias, 1 drivers
v0x5561d0026d10_0 .var "state", 31 0;
S_0x5561d0026ea0 .scope module, "DIG_Register_BUS_i6" "DIG_Register_BUS" 3 369, 3 240 0, S_0x5561d0023ae0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 32 "D";
    .port_info 3 /OUTPUT 32 "Q";
P_0x5561d0027080 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000100000>;
v0x5561d00271c0_0 .net "C", 0 0, v0x5561d0032e20_0;  alias, 1 drivers
v0x5561d0027690_0 .net "D", 31 0, L_0x5561d0046260;  alias, 1 drivers
v0x5561d0027780_0 .net "Q", 31 0, v0x5561d0027920_0;  alias, 1 drivers
v0x5561d0027880_0 .net "en", 0 0, v0x5561d0032e20_0;  alias, 1 drivers
v0x5561d0027920_0 .var "state", 31 0;
S_0x5561d0027a90 .scope module, "DIG_Register_BUS_i7" "DIG_Register_BUS" 3 378, 3 240 0, S_0x5561d0023ae0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 5 "D";
    .port_info 3 /OUTPUT 5 "Q";
P_0x5561d0027c70 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000000101>;
L_0x5561d0045020 .functor BUFZ 5, v0x5561d0028100_0, C4<00000>, C4<00000>, C4<00000>;
v0x5561d0027db0_0 .net "C", 0 0, v0x5561d0032e20_0;  alias, 1 drivers
v0x5561d0027e70_0 .net "D", 4 0, L_0x5561d0045630;  alias, 1 drivers
v0x5561d0027f60_0 .net "Q", 4 0, L_0x5561d0045020;  alias, 1 drivers
v0x5561d0028060_0 .net "en", 0 0, v0x5561d0032e20_0;  alias, 1 drivers
v0x5561d0028100_0 .var "state", 4 0;
S_0x5561d0028270 .scope module, "DIG_Register_BUS_i8" "DIG_Register_BUS" 3 387, 3 240 0, S_0x5561d0023ae0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 5 "D";
    .port_info 3 /OUTPUT 5 "Q";
P_0x5561d00260b0 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000000101>;
L_0x5561d0045170 .functor BUFZ 5, v0x5561d0028910_0, C4<00000>, C4<00000>, C4<00000>;
v0x5561d00285d0_0 .net "C", 0 0, v0x5561d0032e20_0;  alias, 1 drivers
v0x5561d0028690_0 .net "D", 4 0, L_0x5561d0045710;  alias, 1 drivers
v0x5561d0028770_0 .net "Q", 4 0, L_0x5561d0045170;  alias, 1 drivers
v0x5561d0028870_0 .net "en", 0 0, v0x5561d0032e20_0;  alias, 1 drivers
v0x5561d0028910_0 .var "state", 4 0;
S_0x5561d0029e80 .scope module, "if_id_i5" "if_id" 3 851, 3 260 0, S_0x5561d0004960;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 32 "ip_in";
    .port_info 3 /INPUT 32 "in_in";
    .port_info 4 /OUTPUT 32 "ip_out";
    .port_info 5 /OUTPUT 32 "in_out";
v0x5561d002b100_0 .net "clk", 0 0, v0x5561d0032e20_0;  alias, 1 drivers
v0x5561d002b1c0_0 .net "en", 0 0, v0x5561d0032e20_0;  alias, 1 drivers
v0x5561d002b280_0 .net "in_in", 31 0, L_0x5561d0044830;  alias, 1 drivers
v0x5561d002b370_0 .net "in_out", 31 0, v0x5561d002af50_0;  alias, 1 drivers
v0x5561d002b410_0 .net "ip_in", 31 0, v0x5561d001c5c0_0;  alias, 1 drivers
v0x5561d002b500_0 .net "ip_out", 31 0, L_0x5561d0044930;  alias, 1 drivers
S_0x5561d002a0f0 .scope module, "DIG_Register_BUS_i0" "DIG_Register_BUS" 3 272, 3 240 0, S_0x5561d0029e80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 32 "D";
    .port_info 3 /OUTPUT 32 "Q";
P_0x5561d002a2f0 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000100000>;
L_0x5561d0044930 .functor BUFZ 32, v0x5561d002a7f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5561d002a490_0 .net "C", 0 0, v0x5561d0032e20_0;  alias, 1 drivers
v0x5561d002a550_0 .net "D", 31 0, v0x5561d001c5c0_0;  alias, 1 drivers
v0x5561d002a660_0 .net "Q", 31 0, L_0x5561d0044930;  alias, 1 drivers
v0x5561d002a750_0 .net "en", 0 0, v0x5561d0032e20_0;  alias, 1 drivers
v0x5561d002a7f0_0 .var "state", 31 0;
S_0x5561d002a9a0 .scope module, "DIG_Register_BUS_i1" "DIG_Register_BUS" 3 282, 3 240 0, S_0x5561d0029e80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 32 "D";
    .port_info 3 /OUTPUT 32 "Q";
P_0x5561d002aba0 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000100000>;
v0x5561d002acb0_0 .net "C", 0 0, v0x5561d0032e20_0;  alias, 1 drivers
v0x5561d002ad50_0 .net "D", 31 0, L_0x5561d0044830;  alias, 1 drivers
v0x5561d002ae10_0 .net "Q", 31 0, v0x5561d002af50_0;  alias, 1 drivers
v0x5561d002aeb0_0 .net "en", 0 0, v0x5561d0032e20_0;  alias, 1 drivers
v0x5561d002af50_0 .var "state", 31 0;
S_0x5561d002b6c0 .scope module, "mem_wb_i15" "mem_wb" 3 983, 3 671 0, S_0x5561d0004960;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "WB";
    .port_info 1 /INPUT 32 "rd_in";
    .port_info 2 /INPUT 32 "ar_in";
    .port_info 3 /INPUT 5 "dr_in";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "en";
    .port_info 6 /OUTPUT 2 "WB_out";
    .port_info 7 /OUTPUT 32 "rd_out";
    .port_info 8 /OUTPUT 32 "ar_out";
    .port_info 9 /OUTPUT 5 "dr_out";
v0x5561d002d910_0 .net "WB", 1 0, L_0x5561d0046e00;  alias, 1 drivers
v0x5561d002d9f0_0 .net "WB_out", 1 0, v0x5561d002bff0_0;  alias, 1 drivers
v0x5561d002dab0_0 .net "ar_in", 31 0, v0x5561d00209c0_0;  alias, 1 drivers
v0x5561d002db80_0 .net "ar_out", 31 0, L_0x5561d00476c0;  alias, 1 drivers
v0x5561d002dc70_0 .net "clk", 0 0, v0x5561d0032e20_0;  alias, 1 drivers
v0x5561d002dd60_0 .net "dr_in", 4 0, L_0x5561d0047240;  alias, 1 drivers
v0x5561d002de20_0 .net "dr_out", 4 0, v0x5561d002d780_0;  alias, 1 drivers
v0x5561d002df30_0 .net "en", 0 0, v0x5561d0032e20_0;  alias, 1 drivers
v0x5561d002dfd0_0 .net "rd_in", 31 0, L_0x5561d00444a0;  alias, 1 drivers
v0x5561d002e090_0 .net "rd_out", 31 0, L_0x5561d00475a0;  alias, 1 drivers
S_0x5561d002b9b0 .scope module, "DIG_Register_BUS_i0" "DIG_Register_BUS" 3 686, 3 240 0, S_0x5561d002b6c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 2 "D";
    .port_info 3 /OUTPUT 2 "Q";
P_0x5561d002bbb0 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000000010>;
v0x5561d002bcc0_0 .net "C", 0 0, v0x5561d0032e20_0;  alias, 1 drivers
v0x5561d002bd80_0 .net "D", 1 0, L_0x5561d0046e00;  alias, 1 drivers
v0x5561d002be90_0 .net "Q", 1 0, v0x5561d002bff0_0;  alias, 1 drivers
v0x5561d002bf50_0 .net "en", 0 0, v0x5561d0032e20_0;  alias, 1 drivers
v0x5561d002bff0_0 .var "state", 1 0;
S_0x5561d002c1a0 .scope module, "DIG_Register_BUS_i1" "DIG_Register_BUS" 3 695, 3 240 0, S_0x5561d002b6c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 32 "D";
    .port_info 3 /OUTPUT 32 "Q";
P_0x5561d002c3a0 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000100000>;
L_0x5561d00475a0 .functor BUFZ 32, v0x5561d002c7b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5561d002c4b0_0 .net "C", 0 0, v0x5561d0032e20_0;  alias, 1 drivers
v0x5561d002c550_0 .net "D", 31 0, L_0x5561d00444a0;  alias, 1 drivers
v0x5561d002c610_0 .net "Q", 31 0, L_0x5561d00475a0;  alias, 1 drivers
v0x5561d002c710_0 .net "en", 0 0, v0x5561d0032e20_0;  alias, 1 drivers
v0x5561d002c7b0_0 .var "state", 31 0;
S_0x5561d002c920 .scope module, "DIG_Register_BUS_i2" "DIG_Register_BUS" 3 704, 3 240 0, S_0x5561d002b6c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 32 "D";
    .port_info 3 /OUTPUT 32 "Q";
P_0x5561d002cb00 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000100000>;
L_0x5561d00476c0 .functor BUFZ 32, v0x5561d002cf90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5561d002cc70_0 .net "C", 0 0, v0x5561d0032e20_0;  alias, 1 drivers
v0x5561d002cd10_0 .net "D", 31 0, v0x5561d00209c0_0;  alias, 1 drivers
v0x5561d002ce20_0 .net "Q", 31 0, L_0x5561d00476c0;  alias, 1 drivers
v0x5561d002cef0_0 .net "en", 0 0, v0x5561d0032e20_0;  alias, 1 drivers
v0x5561d002cf90_0 .var "state", 31 0;
S_0x5561d002d120 .scope module, "DIG_Register_BUS_i3" "DIG_Register_BUS" 3 713, 3 240 0, S_0x5561d002b6c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 5 "D";
    .port_info 3 /OUTPUT 5 "Q";
P_0x5561d002d300 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000000101>;
v0x5561d002d440_0 .net "C", 0 0, v0x5561d0032e20_0;  alias, 1 drivers
v0x5561d002d500_0 .net "D", 4 0, L_0x5561d0047240;  alias, 1 drivers
v0x5561d002d610_0 .net "Q", 4 0, v0x5561d002d780_0;  alias, 1 drivers
v0x5561d002d6e0_0 .net "en", 0 0, v0x5561d0032e20_0;  alias, 1 drivers
v0x5561d002d780_0 .var "state", 4 0;
    .scope S_0x5561d00233c0;
T_0 ;
    %wait E_0x5561d0023640;
    %load/vec4 v0x5561d00238e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5561d0023840_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5561d00236c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x5561d00239b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x5561d0023780_0;
    %assign/vec4 v0x5561d0023840_0, 0;
T_0.4 ;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5561d001d5b0;
T_1 ;
    %wait E_0x5561cff88500;
    %load/vec4 v0x5561d001e260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5561d001e180_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x5561d001e180_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x5561d001e180_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5561d001d870, 0, 4;
    %load/vec4 v0x5561d001e180_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5561d001e180_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5561d001e6a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.6, 9;
    %load/vec4 v0x5561d001e0c0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
T_1.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x5561d001df60_0;
    %load/vec4 v0x5561d001e0c0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5561d001d870, 0, 4;
T_1.4 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5561d001c090;
T_2 ;
    %wait E_0x5561d001c270;
    %load/vec4 v0x5561d001c4d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5561d001c6b0_0, 0, 32;
    %jmp T_2.7;
T_2.0 ;
    %load/vec4 v0x5561d001c2f0_0;
    %load/vec4 v0x5561d001c3f0_0;
    %and;
    %store/vec4 v0x5561d001c5c0_0, 0, 32;
    %jmp T_2.7;
T_2.1 ;
    %load/vec4 v0x5561d001c2f0_0;
    %load/vec4 v0x5561d001c3f0_0;
    %or;
    %store/vec4 v0x5561d001c5c0_0, 0, 32;
    %jmp T_2.7;
T_2.2 ;
    %load/vec4 v0x5561d001c2f0_0;
    %load/vec4 v0x5561d001c3f0_0;
    %add;
    %store/vec4 v0x5561d001c5c0_0, 0, 32;
    %jmp T_2.7;
T_2.3 ;
    %load/vec4 v0x5561d001c2f0_0;
    %load/vec4 v0x5561d001c3f0_0;
    %sub;
    %store/vec4 v0x5561d001c5c0_0, 0, 32;
    %jmp T_2.7;
T_2.4 ;
    %load/vec4 v0x5561d001c2f0_0;
    %load/vec4 v0x5561d001c3f0_0;
    %or;
    %inv;
    %store/vec4 v0x5561d001c5c0_0, 0, 32;
    %jmp T_2.7;
T_2.5 ;
    %load/vec4 v0x5561d001c2f0_0;
    %load/vec4 v0x5561d001c3f0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_2.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.9, 8;
T_2.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.9, 8;
 ; End of false expr.
    %blend;
T_2.9;
    %store/vec4 v0x5561d001c5c0_0, 0, 32;
    %jmp T_2.7;
T_2.7 ;
    %pop/vec4 1;
    %load/vec4 v0x5561d001c5c0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_2.10, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_2.11, 8;
T_2.10 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_2.11, 8;
 ; End of false expr.
    %blend;
T_2.11;
    %pad/s 1;
    %store/vec4 v0x5561d001c7c0_0, 0, 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5561d0019ac0;
T_3 ;
    %wait E_0x5561d0008a90;
    %load/vec4 v0x5561d001a0a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5561d0019fb0_0, 0, 32;
    %jmp T_3.3;
T_3.0 ;
    %load/vec4 v0x5561d0019dd0_0;
    %store/vec4 v0x5561d0019fb0_0, 0, 32;
    %jmp T_3.3;
T_3.1 ;
    %load/vec4 v0x5561d0019ed0_0;
    %store/vec4 v0x5561d0019fb0_0, 0, 32;
    %jmp T_3.3;
T_3.3 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5561d0004260;
T_4 ;
    %wait E_0x5561cff88500;
    %load/vec4 v0x5561d0018a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x5561cffe1dd0_0;
    %load/vec4 v0x5561cfff7f10_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5561d0018950, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5561d002a0f0;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5561d002a7f0_0, 0, 32;
    %end;
    .thread T_5;
    .scope S_0x5561d002a0f0;
T_6 ;
    %wait E_0x5561cff88500;
    %load/vec4 v0x5561d002a750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x5561d002a550_0;
    %assign/vec4 v0x5561d002a7f0_0, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5561d002a9a0;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5561d002af50_0, 0, 32;
    %end;
    .thread T_7;
    .scope S_0x5561d002a9a0;
T_8 ;
    %wait E_0x5561cff88500;
    %load/vec4 v0x5561d002aeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x5561d002ad50_0;
    %assign/vec4 v0x5561d002af50_0, 0;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5561d0023eb0;
T_9 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5561d0024550_0, 0, 2;
    %end;
    .thread T_9;
    .scope S_0x5561d0023eb0;
T_10 ;
    %wait E_0x5561cff88500;
    %load/vec4 v0x5561d00244b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x5561d00242b0_0;
    %assign/vec4 v0x5561d0024550_0, 0;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5561d0024700;
T_11 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5561d0024d50_0, 0, 3;
    %end;
    .thread T_11;
    .scope S_0x5561d0024700;
T_12 ;
    %wait E_0x5561cff88500;
    %load/vec4 v0x5561d0024cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x5561d0024ab0_0;
    %assign/vec4 v0x5561d0024d50_0, 0;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x5561d0024f00;
T_13 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5561d0025530_0, 0, 4;
    %end;
    .thread T_13;
    .scope S_0x5561d0024f00;
T_14 ;
    %wait E_0x5561cff88500;
    %load/vec4 v0x5561d0025490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x5561d00252c0_0;
    %assign/vec4 v0x5561d0025530_0, 0;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x5561d00256e0;
T_15 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5561d0025d40_0, 0, 32;
    %end;
    .thread T_15;
    .scope S_0x5561d00256e0;
T_16 ;
    %wait E_0x5561cff88500;
    %load/vec4 v0x5561d0025ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x5561d0025ac0_0;
    %assign/vec4 v0x5561d0025d40_0, 0;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x5561d0025ed0;
T_17 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5561d0026560_0, 0, 32;
    %end;
    .thread T_17;
    .scope S_0x5561d0025ed0;
T_18 ;
    %wait E_0x5561cff88500;
    %load/vec4 v0x5561d00264c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x5561d00262d0_0;
    %assign/vec4 v0x5561d0026560_0, 0;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x5561d00266d0;
T_19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5561d0026d10_0, 0, 32;
    %end;
    .thread T_19;
    .scope S_0x5561d00266d0;
T_20 ;
    %wait E_0x5561cff88500;
    %load/vec4 v0x5561d0026c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x5561d0026ab0_0;
    %assign/vec4 v0x5561d0026d10_0, 0;
T_20.0 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x5561d0026ea0;
T_21 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5561d0027920_0, 0, 32;
    %end;
    .thread T_21;
    .scope S_0x5561d0026ea0;
T_22 ;
    %wait E_0x5561cff88500;
    %load/vec4 v0x5561d0027880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0x5561d0027690_0;
    %assign/vec4 v0x5561d0027920_0, 0;
T_22.0 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x5561d0027a90;
T_23 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5561d0028100_0, 0, 5;
    %end;
    .thread T_23;
    .scope S_0x5561d0027a90;
T_24 ;
    %wait E_0x5561cff88500;
    %load/vec4 v0x5561d0028060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v0x5561d0027e70_0;
    %assign/vec4 v0x5561d0028100_0, 0;
T_24.0 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x5561d0028270;
T_25 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5561d0028910_0, 0, 5;
    %end;
    .thread T_25;
    .scope S_0x5561d0028270;
T_26 ;
    %wait E_0x5561cff88500;
    %load/vec4 v0x5561d0028870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v0x5561d0028690_0;
    %assign/vec4 v0x5561d0028910_0, 0;
T_26.0 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x5561d001c920;
T_27 ;
    %wait E_0x5561d001cc30;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5561d001d280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5561d001ce70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5561d001cff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5561d001d100_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5561d001ccb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5561d001d1c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5561d001cdb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5561d001d340_0, 0, 1;
    %load/vec4 v0x5561d001cf10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_27.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_27.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_27.2, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_27.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_27.4, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5561d001ce70_0, 0, 1;
    %jmp T_27.6;
T_27.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5561d001d280_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5561d001d340_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5561d001ccb0_0, 0, 2;
    %jmp T_27.6;
T_27.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5561d001cdb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5561d001d340_0, 0, 1;
    %jmp T_27.6;
T_27.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5561d001cdb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5561d001d100_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5561d001d340_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5561d001cff0_0, 0, 1;
    %jmp T_27.6;
T_27.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5561d001cdb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5561d001d1c0_0, 0, 1;
    %jmp T_27.6;
T_27.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5561d001d280_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5561d001ce70_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5561d001ccb0_0, 0, 2;
    %jmp T_27.6;
T_27.6 ;
    %pop/vec4 1;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x5561d001a230;
T_28 ;
    %wait E_0x5561d001a4e0;
    %load/vec4 v0x5561d001a830_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_28.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_28.1, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5561d001a740_0, 0, 5;
    %jmp T_28.3;
T_28.0 ;
    %load/vec4 v0x5561d001a560_0;
    %store/vec4 v0x5561d001a740_0, 0, 5;
    %jmp T_28.3;
T_28.1 ;
    %load/vec4 v0x5561d001a660_0;
    %store/vec4 v0x5561d001a740_0, 0, 5;
    %jmp T_28.3;
T_28.3 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x5561d001a9c0;
T_29 ;
    %wait E_0x5561d001ac10;
    %load/vec4 v0x5561d001ad90_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_29.0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5561d001ac90_0, 0, 4;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x5561d001ad90_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_29.2, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5561d001ac90_0, 0, 4;
    %jmp T_29.3;
T_29.2 ;
    %load/vec4 v0x5561d001ae70_0;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_29.4, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_29.5, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_29.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_29.7, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_29.8, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_29.9, 6;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5561d001ac90_0, 0, 4;
    %jmp T_29.11;
T_29.4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5561d001ac90_0, 0, 4;
    %jmp T_29.11;
T_29.5 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5561d001ac90_0, 0, 4;
    %jmp T_29.11;
T_29.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5561d001ac90_0, 0, 4;
    %jmp T_29.11;
T_29.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5561d001ac90_0, 0, 4;
    %jmp T_29.11;
T_29.8 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5561d001ac90_0, 0, 4;
    %jmp T_29.11;
T_29.9 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x5561d001ac90_0, 0, 4;
    %jmp T_29.11;
T_29.11 ;
    %pop/vec4 1;
T_29.3 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x5561d0018bd0;
T_30 ;
    %wait E_0x5561cff88a90;
    %load/vec4 v0x5561d00191e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_30.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_30.1, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5561d00190f0_0, 0, 32;
    %jmp T_30.3;
T_30.0 ;
    %load/vec4 v0x5561d0018f10_0;
    %store/vec4 v0x5561d00190f0_0, 0, 32;
    %jmp T_30.3;
T_30.1 ;
    %load/vec4 v0x5561d0019010_0;
    %store/vec4 v0x5561d00190f0_0, 0, 32;
    %jmp T_30.3;
T_30.3 ;
    %pop/vec4 1;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x5561d001afb0;
T_31 ;
    %wait E_0x5561d001b1c0;
    %load/vec4 v0x5561d001b400_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_31.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_31.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5561d001b5d0_0, 0, 32;
    %jmp T_31.7;
T_31.0 ;
    %load/vec4 v0x5561d001b220_0;
    %load/vec4 v0x5561d001b320_0;
    %and;
    %store/vec4 v0x5561d001b4f0_0, 0, 32;
    %jmp T_31.7;
T_31.1 ;
    %load/vec4 v0x5561d001b220_0;
    %load/vec4 v0x5561d001b320_0;
    %or;
    %store/vec4 v0x5561d001b4f0_0, 0, 32;
    %jmp T_31.7;
T_31.2 ;
    %load/vec4 v0x5561d001b220_0;
    %load/vec4 v0x5561d001b320_0;
    %add;
    %store/vec4 v0x5561d001b4f0_0, 0, 32;
    %jmp T_31.7;
T_31.3 ;
    %load/vec4 v0x5561d001b220_0;
    %load/vec4 v0x5561d001b320_0;
    %sub;
    %store/vec4 v0x5561d001b4f0_0, 0, 32;
    %jmp T_31.7;
T_31.4 ;
    %load/vec4 v0x5561d001b220_0;
    %load/vec4 v0x5561d001b320_0;
    %or;
    %inv;
    %store/vec4 v0x5561d001b4f0_0, 0, 32;
    %jmp T_31.7;
T_31.5 ;
    %load/vec4 v0x5561d001b220_0;
    %load/vec4 v0x5561d001b320_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_31.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_31.9, 8;
T_31.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_31.9, 8;
 ; End of false expr.
    %blend;
T_31.9;
    %store/vec4 v0x5561d001b4f0_0, 0, 32;
    %jmp T_31.7;
T_31.7 ;
    %pop/vec4 1;
    %load/vec4 v0x5561d001b4f0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_31.10, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_31.11, 8;
T_31.10 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_31.11, 8;
 ; End of false expr.
    %blend;
T_31.11;
    %pad/s 1;
    %store/vec4 v0x5561d001b700_0, 0, 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x5561d001b860;
T_32 ;
    %wait E_0x5561d001ba40;
    %load/vec4 v0x5561d001bcb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_32.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_32.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_32.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_32.3, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_32.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_32.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5561d001be50_0, 0, 32;
    %jmp T_32.7;
T_32.0 ;
    %load/vec4 v0x5561d001bac0_0;
    %load/vec4 v0x5561d001bbc0_0;
    %and;
    %store/vec4 v0x5561d001bdb0_0, 0, 32;
    %jmp T_32.7;
T_32.1 ;
    %load/vec4 v0x5561d001bac0_0;
    %load/vec4 v0x5561d001bbc0_0;
    %or;
    %store/vec4 v0x5561d001bdb0_0, 0, 32;
    %jmp T_32.7;
T_32.2 ;
    %load/vec4 v0x5561d001bac0_0;
    %load/vec4 v0x5561d001bbc0_0;
    %add;
    %store/vec4 v0x5561d001bdb0_0, 0, 32;
    %jmp T_32.7;
T_32.3 ;
    %load/vec4 v0x5561d001bac0_0;
    %load/vec4 v0x5561d001bbc0_0;
    %sub;
    %store/vec4 v0x5561d001bdb0_0, 0, 32;
    %jmp T_32.7;
T_32.4 ;
    %load/vec4 v0x5561d001bac0_0;
    %load/vec4 v0x5561d001bbc0_0;
    %or;
    %inv;
    %store/vec4 v0x5561d001bdb0_0, 0, 32;
    %jmp T_32.7;
T_32.5 ;
    %load/vec4 v0x5561d001bac0_0;
    %load/vec4 v0x5561d001bbc0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_32.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_32.9, 8;
T_32.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_32.9, 8;
 ; End of false expr.
    %blend;
T_32.9;
    %store/vec4 v0x5561d001bdb0_0, 0, 32;
    %jmp T_32.7;
T_32.7 ;
    %pop/vec4 1;
    %load/vec4 v0x5561d001bdb0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_32.10, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_32.11, 8;
T_32.10 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_32.11, 8;
 ; End of false expr.
    %blend;
T_32.11;
    %pad/s 1;
    %store/vec4 v0x5561d001bf30_0, 0, 1;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x5561d001eba0;
T_33 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5561d001f280_0, 0, 2;
    %end;
    .thread T_33;
    .scope S_0x5561d001eba0;
T_34 ;
    %wait E_0x5561cff88500;
    %load/vec4 v0x5561d001f1e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %load/vec4 v0x5561d001f040_0;
    %assign/vec4 v0x5561d001f280_0, 0;
T_34.0 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x5561d001f430;
T_35 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5561d001fa10_0, 0, 3;
    %end;
    .thread T_35;
    .scope S_0x5561d001f430;
T_36 ;
    %wait E_0x5561cff88500;
    %load/vec4 v0x5561d001f970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %load/vec4 v0x5561d001f7a0_0;
    %assign/vec4 v0x5561d001fa10_0, 0;
T_36.0 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x5561d001fb70;
T_37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5561d0020210_0, 0, 32;
    %end;
    .thread T_37;
    .scope S_0x5561d001fb70;
T_38 ;
    %wait E_0x5561cff88500;
    %load/vec4 v0x5561d0020170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %load/vec4 v0x5561d001ff80_0;
    %assign/vec4 v0x5561d0020210_0, 0;
T_38.0 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x5561d0021b60;
T_39 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5561d00220d0_0, 0, 1;
    %end;
    .thread T_39;
    .scope S_0x5561d0021b60;
T_40 ;
    %wait E_0x5561cff88500;
    %load/vec4 v0x5561d0022030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %load/vec4 v0x5561d0021e70_0;
    %assign/vec4 v0x5561d00220d0_0, 0;
T_40.0 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x5561d0020380;
T_41 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5561d00209c0_0, 0, 32;
    %end;
    .thread T_41;
    .scope S_0x5561d0020380;
T_42 ;
    %wait E_0x5561cff88500;
    %load/vec4 v0x5561d0020920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %load/vec4 v0x5561d0020760_0;
    %assign/vec4 v0x5561d00209c0_0, 0;
T_42.0 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x5561d0020b70;
T_43 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5561d0021200_0, 0, 32;
    %end;
    .thread T_43;
    .scope S_0x5561d0020b70;
T_44 ;
    %wait E_0x5561cff88500;
    %load/vec4 v0x5561d0021160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %load/vec4 v0x5561d0020f70_0;
    %assign/vec4 v0x5561d0021200_0, 0;
T_44.0 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0x5561d0021370;
T_45 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5561d00219b0_0, 0, 5;
    %end;
    .thread T_45;
    .scope S_0x5561d0021370;
T_46 ;
    %wait E_0x5561cff88500;
    %load/vec4 v0x5561d0021910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %load/vec4 v0x5561d0021750_0;
    %assign/vec4 v0x5561d00219b0_0, 0;
T_46.0 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x5561d002b9b0;
T_47 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5561d002bff0_0, 0, 2;
    %end;
    .thread T_47;
    .scope S_0x5561d002b9b0;
T_48 ;
    %wait E_0x5561cff88500;
    %load/vec4 v0x5561d002bf50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %load/vec4 v0x5561d002bd80_0;
    %assign/vec4 v0x5561d002bff0_0, 0;
T_48.0 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0x5561d002c1a0;
T_49 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5561d002c7b0_0, 0, 32;
    %end;
    .thread T_49;
    .scope S_0x5561d002c1a0;
T_50 ;
    %wait E_0x5561cff88500;
    %load/vec4 v0x5561d002c710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %load/vec4 v0x5561d002c550_0;
    %assign/vec4 v0x5561d002c7b0_0, 0;
T_50.0 ;
    %jmp T_50;
    .thread T_50;
    .scope S_0x5561d002c920;
T_51 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5561d002cf90_0, 0, 32;
    %end;
    .thread T_51;
    .scope S_0x5561d002c920;
T_52 ;
    %wait E_0x5561cff88500;
    %load/vec4 v0x5561d002cef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %load/vec4 v0x5561d002cd10_0;
    %assign/vec4 v0x5561d002cf90_0, 0;
T_52.0 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0x5561d002d120;
T_53 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5561d002d780_0, 0, 5;
    %end;
    .thread T_53;
    .scope S_0x5561d002d120;
T_54 ;
    %wait E_0x5561cff88500;
    %load/vec4 v0x5561d002d6e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %load/vec4 v0x5561d002d500_0;
    %assign/vec4 v0x5561d002d780_0, 0;
T_54.0 ;
    %jmp T_54;
    .thread T_54;
    .scope S_0x5561d0019370;
T_55 ;
    %wait E_0x5561cff43a90;
    %load/vec4 v0x5561d0019930_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_55.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_55.1, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5561d0019840_0, 0, 32;
    %jmp T_55.3;
T_55.0 ;
    %load/vec4 v0x5561d0019660_0;
    %store/vec4 v0x5561d0019840_0, 0, 32;
    %jmp T_55.3;
T_55.1 ;
    %load/vec4 v0x5561d0019760_0;
    %store/vec4 v0x5561d0019840_0, 0, 32;
    %jmp T_55.3;
T_55.3 ;
    %pop/vec4 1;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0x5561d00045e0;
T_56 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5561d00330c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5561d0033770_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5561d00336b0_0, 0, 32;
    %end;
    .thread T_56;
    .scope S_0x5561d00045e0;
T_57 ;
    %vpi_call 2 21 "$dumpfile", "lab05.vcd" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5561d0032ee0_0, 0, 32;
T_57.0 ;
    %load/vec4 v0x5561d0032ee0_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_57.1, 5;
    %vpi_call 2 23 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x5561d001d870, v0x5561d0032ee0_0 > {0 0 0};
    %load/vec4 v0x5561d0032ee0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5561d0032ee0_0, 0, 32;
    %jmp T_57.0;
T_57.1 ;
    %vpi_call 2 25 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5561d00045e0 {0 0 0};
    %end;
    .thread T_57;
    .scope S_0x5561d00045e0;
T_58 ;
    %vpi_call 2 29 "$readmemb", "init.coe", v0x5561d0018950, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000011111111 {0 0 0};
    %end;
    .thread T_58;
    .scope S_0x5561d00045e0;
T_59 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5561d0032e20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5561d0033610_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5561d0032e20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5561d0033610_0, 0, 1;
    %delay 45000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5561d0033610_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5561d0032e20_0, 0, 1;
T_59.0 ;
    %delay 50000, 0;
    %load/vec4 v0x5561d0032e20_0;
    %inv;
    %store/vec4 v0x5561d0032e20_0, 0, 1;
    %jmp T_59.0;
    %end;
    .thread T_59;
    .scope S_0x5561d00045e0;
T_60 ;
    %wait E_0x5561cff87ea0;
    %wait E_0x5561cff88500;
    %delay 100000, 0;
    %vpi_call 2 68 "$display", "------------------------------------------------------------------" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5561d00336b0_0, 0, 32;
T_60.0 ;
    %load/vec4 v0x5561d00336b0_0;
    %cmpi/s 14, 0, 32;
    %jmp/0xz T_60.1, 5;
    %wait E_0x5561cff88500;
    %vpi_call 2 72 "$display", "PC: %2h | opcode: %2h | reg1_addr: %2d | reg1_data: %4h | write reg addr: %2d | write reg data: %4h", v0x5561d0033180_0, v0x5561d0032fc0_0, v0x5561d0033240_0, v0x5561d0033310_0, v0x5561d0033850_0, v0x5561d0033940_0 {0 0 0};
    %load/vec4 v0x5561d00336b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5561d00336b0_0, 0, 32;
    %jmp T_60.0;
T_60.1 ;
    %vpi_call 2 75 "$display", "------------------------------------------------------------------" {0 0 0};
    %vpi_call 2 76 "$finish" {0 0 0};
    %end;
    .thread T_60;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "lab05_tb.v";
    "lab05_pipelined.v";
