# Reading C:/altera/15.0/modelsim_ase/tcl/vsim/pref.tcl
# do prelab3q4_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# ** Error: Model Technology ModelSim PE vmap 10.3d Lib Mapping Utility 2014.10 Oct  7 2014
# vmap -modelsim_quiet work rtl_work 
# ** Error: (vmap-20) Cannot access for writing file "C:/altera/15.0/modelsim_ase/win32aloem/../modelsim.ini".
# 
# Permission denied. (errno = EACCES)
# ** Warning: modelsim.ini and default modelsim.ini are the same file
# Error in macro ./prelab3q4_run_msim_rtl_vhdl.do line 6
# Model Technology ModelSim PE vmap 10.3d Lib Mapping Utility 2014.10 Oct  7 2014
# vmap -modelsim_quiet work rtl_work 
# ** Error: (vmap-20) Cannot access for writing file "C:/altera/15.0/modelsim_ase/win32aloem/../modelsim.ini".
# 
# Permission denied. (errno = EACCES)
# ** Warning: modelsim.ini and default modelsim.ini are the same file
#     while executing
# "error [FixExecError $msg]"
#     (procedure "vmap" line 6)
#     invoked from within
# "vmap work rtl_work"
6, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
