Running: C:\Programme\Xilinx\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o S:/FPGA_Prak/Termin Freitag/UART_Module/UART_Echo_tb_isim_beh.exe -prj S:/FPGA_Prak/Termin Freitag/UART_Module/UART_Echo_tb_beh.prj work.UART_Echo_tb work.glbl 
ISim O.76xd (signature 0x2f00eba5)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "S:/FPGA_Prak/Termin Freitag/UART_Module/Transmitter.v" into library work
Analyzing Verilog file "S:/FPGA_Prak/Termin Freitag/UART_Module/Receiver.v" into library work
Analyzing Verilog file "S:/FPGA_Prak/Termin Freitag/UART_Module/Baudratengenerator.v" into library work
Analyzing Verilog file "S:/FPGA_Prak/Termin Freitag/UART_Module/UART_Module.v" into library work
Analyzing Verilog file "S:/FPGA_Prak/Termin Freitag/UART_Module/UART_Echo.v" into library work
Analyzing Verilog file "S:/FPGA_Prak/Termin Freitag/UART_Module/UART_Echo_tb.v" into library work
Analyzing Verilog file "C:/Programme/Xilinx/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 64764 KB
Fuse CPU Usage: 1468 ms
Compiling module Baudratengenerator
Compiling module Receiver
Compiling module Transmitter
Compiling module UART_Module
Compiling module UART_Echo
Compiling module UART_Echo_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 Verilog Units
Built simulation executable S:/FPGA_Prak/Termin Freitag/UART_Module/UART_Echo_tb_isim_beh.exe
Fuse Memory Usage: 90312 KB
Fuse CPU Usage: 1687 ms
