

Implementation tool: Xilinx Vivado v.2015.1
Device target:       xc7z020clg484-1
Report date:         Thu Oct 29 20:21:49 -0500 2015

#=== Resource usage ===
SLICE:           58
LUT:            104
FF:             169
DSP:              3
BRAM:             0
SRL:              1
#=== Final timing ===
CP required:    10.000
CP achieved:    7.446
Timing met
