This is for the counter verilog files

All verilog files need testbenches made (Grant - 1/9) and they need to be tested in modelsim
