

================================================================
== Vivado HLS Report for 'Loop_realfft_be_desc'
================================================================
* Date:           Sun Oct 17 19:11:17 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        be_vhls_prj_vivado
* Solution:       IPXACTExport
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 3.890 ns |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      271|      271| 1.084 us | 1.084 us |  271|  271|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- realfft_be_descramble  |      269|      269|        15|          1|          1|   256|    yes   |
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      4|       -|      -|    -|
|Expression       |        -|      -|       0|    847|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        2|      -|       0|      0|    -|
|Multiplexer      |        -|      -|       -|    153|    -|
|Register         |        0|      -|    2324|    288|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|      4|    2324|   1288|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      1|       2|      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |hls_xfft2real_macfYi_U10  |hls_xfft2real_macfYi  | i0 - i1 * i2 |
    |hls_xfft2real_macg8j_U11  |hls_xfft2real_macg8j  | i0 + i1 * i2 |
    |hls_xfft2real_muldEe_U8   |hls_xfft2real_muldEe  |    i0 * i1   |
    |hls_xfft2real_muleOg_U9   |hls_xfft2real_muleOg  |    i0 * i1   |
    +--------------------------+----------------------+--------------+

    * Memory: 
    +--------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory    |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |twid_rom_0_U  |Loop_realfft_be_dbkb  |        1|  0|   0|    0|   256|   15|     1|         3840|
    |twid_rom_1_U  |Loop_realfft_be_dcud  |        1|  0|   0|    0|   256|   16|     1|         4096|
    +--------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total         |                      |        2|  0|   0|    0|   512|   31|     2|         7936|
    +--------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |cdata1_M_imag_V_1_fu_609_p2         |     +    |      0|  0|  23|          16|          16|
    |cdata1_M_real_V_1_fu_604_p2         |     +    |      0|  0|  23|          16|          16|
    |cdata1_M_real_V_fu_624_p2           |     +    |      0|  0|  23|          16|          16|
    |i_fu_300_p2                         |     +    |      0|  0|  15|           9|           1|
    |ret_V_1_fu_390_p2                   |     +    |      0|  0|  24|          17|          17|
    |ret_V_fu_357_p2                     |     +    |      0|  0|  24|          17|          17|
    |cdata1_M_imag_V_fu_628_p2           |     -    |      0|  0|  23|          16|          16|
    |cdata2_M_imag_V_1_fu_619_p2         |     -    |      0|  0|  23|          16|          16|
    |cdata2_M_real_V_1_fu_614_p2         |     -    |      0|  0|  23|          16|          16|
    |p_Val2_4_fu_338_p2                  |     -    |      0|  0|  23|           1|          16|
    |r_V_fu_489_p2                       |     -    |      0|  0|  24|           1|          17|
    |ret_V_2_fu_396_p2                   |     -    |      0|  0|  24|          17|          17|
    |ret_V_3_fu_363_p2                   |     -    |      0|  0|  24|          17|          17|
    |sub_ln111_fu_343_p2                 |     -    |      0|  0|  15|           1|           8|
    |sub_ln1148_10_fu_802_p2             |     -    |      0|  0|  23|           1|          16|
    |sub_ln1148_11_fu_724_p2             |     -    |      0|  0|  24|           1|          17|
    |sub_ln1148_12_fu_817_p2             |     -    |      0|  0|  23|           1|          16|
    |sub_ln1148_13_fu_758_p2             |     -    |      0|  0|  24|           1|          17|
    |sub_ln1148_14_fu_832_p2             |     -    |      0|  0|  23|           1|          16|
    |sub_ln1148_1_fu_541_p2              |     -    |      0|  0|  23|           1|          16|
    |sub_ln1148_2_fu_473_p2              |     -    |      0|  0|  25|           1|          18|
    |sub_ln1148_3_fu_552_p2              |     -    |      0|  0|  23|           1|          16|
    |sub_ln1148_4_fu_502_p2              |     -    |      0|  0|  23|           1|          16|
    |sub_ln1148_5_fu_525_p2              |     -    |      0|  0|  25|           1|          18|
    |sub_ln1148_6_fu_563_p2              |     -    |      0|  0|  23|           1|          16|
    |sub_ln1148_7_fu_656_p2              |     -    |      0|  0|  24|           1|          17|
    |sub_ln1148_8_fu_787_p2              |     -    |      0|  0|  23|           1|          16|
    |sub_ln1148_9_fu_690_p2              |     -    |      0|  0|  24|           1|          17|
    |sub_ln1148_fu_454_p2                |     -    |      0|  0|  25|           1|          18|
    |sub_ln96_fu_316_p2                  |     -    |      0|  0|  15|           1|           8|
    |ap_block_pp0_stage0_01001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_state16_pp0_stage0_iter14  |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op161           |    and   |      0|  0|   2|           1|           1|
    |icmp_ln87_fu_294_p2                 |   icmp   |      0|  0|  13|           9|          10|
    |icmp_ln91_fu_306_p2                 |   icmp   |      0|  0|  13|           9|           1|
    |ap_block_state1                     |    or    |      0|  0|   2|           1|           1|
    |f_M_imag_V_fu_557_p3                |  select  |      0|  0|  16|           1|          16|
    |f_M_real_V_fu_546_p3                |  select  |      0|  0|  16|           1|          16|
    |select_ln1148_3_fu_517_p3           |  select  |      0|  0|  16|           1|          16|
    |select_ln1148_4_fu_568_p3           |  select  |      0|  0|  16|           1|          16|
    |select_ln1148_5_fu_837_p3           |  select  |      0|  0|  16|           1|          16|
    |select_ln1148_fu_822_p3             |  select  |      0|  0|  16|           1|          16|
    |tmp_M_imag_V_fu_807_p3              |  select  |      0|  0|  16|           1|          16|
    |tmp_M_real_V_fu_792_p3              |  select  |      0|  0|  16|           1|          16|
    |ap_enable_pp0                       |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1             |    xor   |      0|  0|   2|           2|           1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |      0|  0| 847|         225|         610|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                            |  21|          4|    1|          4|
    |ap_done                              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter14             |   9|          2|    1|          2|
    |ap_phi_mux_i2_0_i_phi_fu_250_p4      |   9|          2|    9|         18|
    |ap_phi_reg_pp0_iter12_t_V_4_reg_285  |  15|          3|   16|         48|
    |ap_phi_reg_pp0_iter12_t_V_5_reg_276  |  15|          3|   16|         48|
    |ap_phi_reg_pp0_iter12_t_V_6_reg_267  |  15|          3|   16|         48|
    |ap_phi_reg_pp0_iter12_t_V_7_reg_258  |  15|          3|   16|         48|
    |i2_0_i_reg_246                       |   9|          2|    9|         18|
    |real_spectrum_lo_V_M_imag_V_blk_n    |   9|          2|    1|          2|
    |real_spectrum_lo_V_M_real_V_blk_n    |   9|          2|    1|          2|
    |real_start                           |   9|          2|    1|          2|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                | 153|         32|   89|        244|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                              |   3|   0|    3|          0|
    |ap_done_reg                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter10_t_V_4_reg_285    |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter10_t_V_5_reg_276    |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter10_t_V_6_reg_267    |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter10_t_V_7_reg_258    |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter11_t_V_4_reg_285    |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter11_t_V_5_reg_276    |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter11_t_V_6_reg_267    |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter11_t_V_7_reg_258    |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter12_t_V_4_reg_285    |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter12_t_V_5_reg_276    |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter12_t_V_6_reg_267    |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter12_t_V_7_reg_258    |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_t_V_4_reg_285     |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_t_V_5_reg_276     |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_t_V_6_reg_267     |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_t_V_7_reg_258     |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter2_t_V_4_reg_285     |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter2_t_V_5_reg_276     |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter2_t_V_6_reg_267     |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter2_t_V_7_reg_258     |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter3_t_V_4_reg_285     |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter3_t_V_5_reg_276     |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter3_t_V_6_reg_267     |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter3_t_V_7_reg_258     |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter4_t_V_4_reg_285     |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter4_t_V_5_reg_276     |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter4_t_V_6_reg_267     |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter4_t_V_7_reg_258     |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter5_t_V_4_reg_285     |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter5_t_V_5_reg_276     |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter5_t_V_6_reg_267     |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter5_t_V_7_reg_258     |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter6_t_V_4_reg_285     |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter6_t_V_5_reg_276     |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter6_t_V_6_reg_267     |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter6_t_V_7_reg_258     |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter7_t_V_4_reg_285     |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter7_t_V_5_reg_276     |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter7_t_V_6_reg_267     |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter7_t_V_7_reg_258     |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter8_t_V_4_reg_285     |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter8_t_V_5_reg_276     |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter8_t_V_6_reg_267     |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter8_t_V_7_reg_258     |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter9_t_V_4_reg_285     |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter9_t_V_5_reg_276     |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter9_t_V_6_reg_267     |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter9_t_V_7_reg_258     |  16|   0|   16|          0|
    |cdata1_M_imag_V_1_reg_1126             |  16|   0|   16|          0|
    |cdata1_M_imag_V_reg_1146               |  16|   0|   16|          0|
    |cdata1_M_real_V_1_reg_1121             |  16|   0|   16|          0|
    |cdata1_M_real_V_reg_1141               |  16|   0|   16|          0|
    |cdata2_M_imag_V_1_reg_1136             |  16|   0|   16|          0|
    |cdata2_M_imag_V_reg_1156               |  16|   0|   16|          0|
    |cdata2_M_real_V_1_reg_1131             |  16|   0|   16|          0|
    |cdata2_M_real_V_reg_1151               |  16|   0|   16|          0|
    |f_M_imag_V_reg_1066                    |  16|   0|   16|          0|
    |f_M_real_V_reg_1060                    |  16|   0|   16|          0|
    |i2_0_i_reg_246                         |   9|   0|    9|          0|
    |i2_0_i_reg_246_pp0_iter1_reg           |   9|   0|    9|          0|
    |i_reg_887                              |   9|   0|    9|          0|
    |icmp_ln87_reg_883                      |   1|   0|    1|          0|
    |icmp_ln91_reg_892                      |   1|   0|    1|          0|
    |mul_ln1192_reg_1106                    |  31|   0|   31|          0|
    |p_Val2_18_reg_970                      |  15|   0|   15|          0|
    |p_Val2_19_reg_975                      |  16|   0|   16|          0|
    |p_Val2_1_reg_953                       |  16|   0|   16|          0|
    |p_Val2_2_reg_926                       |  16|   0|   16|          0|
    |p_Val2_3_reg_960                       |  16|   0|   16|          0|
    |p_Val2_4_reg_965                       |  16|   0|   16|          0|
    |p_Val2_s_reg_946                       |  16|   0|   16|          0|
    |r_V_1_reg_1101                         |  31|   0|   31|          0|
    |ret_V_1_reg_1005                       |  17|   0|   17|          0|
    |ret_V_2_reg_1010                       |  17|   0|   17|          0|
    |ret_V_3_reg_990                        |  17|   0|   17|          0|
    |ret_V_4_reg_1111                       |  31|   0|   31|          0|
    |ret_V_5_reg_1116                       |  31|   0|   31|          0|
    |ret_V_reg_985                          |  17|   0|   17|          0|
    |select_ln1148_3_reg_1050               |  16|   0|   16|          0|
    |select_ln1148_4_reg_1072               |  16|   0|   16|          0|
    |select_ln1148_5_reg_1236               |  16|   0|   16|          0|
    |select_ln1148_reg_1231                 |  16|   0|   16|          0|
    |sext_ln1118_2_reg_1089                 |  31|   0|   31|          0|
    |start_once_reg                         |   1|   0|    1|          0|
    |sub_ln111_reg_980                      |   8|   0|    8|          0|
    |sub_ln96_reg_896                       |   8|   0|    8|          0|
    |tmp_2_reg_1015                         |   1|   0|    1|          0|
    |tmp_2_reg_1015_pp0_iter5_reg           |   1|   0|    1|          0|
    |tmp_4_reg_1030                         |   1|   0|    1|          0|
    |tmp_4_reg_1030_pp0_iter5_reg           |   1|   0|    1|          0|
    |tmp_5_reg_1161                         |   1|   0|    1|          0|
    |tmp_6_reg_1176                         |   1|   0|    1|          0|
    |tmp_7_reg_1191                         |   1|   0|    1|          0|
    |tmp_8_reg_1206                         |   1|   0|    1|          0|
    |tmp_M_imag_V_reg_1226                  |  16|   0|   16|          0|
    |tmp_M_real_V_reg_1221                  |  16|   0|   16|          0|
    |tmp_reg_995                            |   1|   0|    1|          0|
    |tmp_reg_995_pp0_iter5_reg              |   1|   0|    1|          0|
    |trunc_ln111_reg_941                    |   8|   0|    8|          0|
    |trunc_ln1148_10_reg_1181               |  16|   0|   16|          0|
    |trunc_ln1148_11_reg_1186               |  15|   0|   15|          0|
    |trunc_ln1148_12_reg_1196               |  16|   0|   16|          0|
    |trunc_ln1148_13_reg_1201               |  15|   0|   15|          0|
    |trunc_ln1148_14_reg_1211               |  16|   0|   16|          0|
    |trunc_ln1148_15_reg_1216               |  15|   0|   15|          0|
    |trunc_ln1148_1_reg_1040                |  16|   0|   16|          0|
    |trunc_ln1148_2_reg_1000                |  16|   0|   16|          0|
    |trunc_ln1148_2_reg_1000_pp0_iter5_reg  |  16|   0|   16|          0|
    |trunc_ln1148_3_reg_1035                |  16|   0|   16|          0|
    |trunc_ln1148_3_reg_1035_pp0_iter5_reg  |  16|   0|   16|          0|
    |trunc_ln1148_4_reg_1045                |  16|   0|   16|          0|
    |trunc_ln1148_5_reg_1020                |  16|   0|   16|          0|
    |trunc_ln1148_5_reg_1020_pp0_iter5_reg  |  16|   0|   16|          0|
    |trunc_ln1148_6_reg_1166                |  16|   0|   16|          0|
    |trunc_ln1148_7_reg_1025                |  16|   0|   16|          0|
    |trunc_ln1148_9_reg_1171                |  15|   0|   15|          0|
    |trunc_ln1148_s_reg_1055                |  16|   0|   16|          0|
    |zext_ln1116_reg_1077                   |  15|   0|   31|         16|
    |zext_ln96_reg_901                      |   8|   0|   64|         56|
    |f_M_imag_V_reg_1066                    |  64|  32|   16|          0|
    |f_M_real_V_reg_1060                    |  64|  32|   16|          0|
    |icmp_ln87_reg_883                      |  64|  32|    1|          0|
    |icmp_ln91_reg_892                      |  64|  32|    1|          0|
    |p_Val2_18_reg_970                      |  64|  32|   15|          0|
    |p_Val2_19_reg_975                      |  64|  32|   16|          0|
    |p_Val2_1_reg_953                       |  64|  32|   16|          0|
    |p_Val2_s_reg_946                       |  64|  32|   16|          0|
    |sub_ln111_reg_980                      |  64|  32|    8|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  |2324| 288| 1925|         72|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------+-----+-----+------------+-----------------------------+--------------+
|              RTL Ports             | Dir | Bits|  Protocol  |        Source Object        |    C Type    |
+------------------------------------+-----+-----+------------+-----------------------------+--------------+
|ap_clk                              |  in |    1| ap_ctrl_hs |     Loop_realfft_be_desc    | return value |
|ap_rst                              |  in |    1| ap_ctrl_hs |     Loop_realfft_be_desc    | return value |
|ap_start                            |  in |    1| ap_ctrl_hs |     Loop_realfft_be_desc    | return value |
|start_full_n                        |  in |    1| ap_ctrl_hs |     Loop_realfft_be_desc    | return value |
|ap_done                             | out |    1| ap_ctrl_hs |     Loop_realfft_be_desc    | return value |
|ap_continue                         |  in |    1| ap_ctrl_hs |     Loop_realfft_be_desc    | return value |
|ap_idle                             | out |    1| ap_ctrl_hs |     Loop_realfft_be_desc    | return value |
|ap_ready                            | out |    1| ap_ctrl_hs |     Loop_realfft_be_desc    | return value |
|start_out                           | out |    1| ap_ctrl_hs |     Loop_realfft_be_desc    | return value |
|start_write                         | out |    1| ap_ctrl_hs |     Loop_realfft_be_desc    | return value |
|real_spectrum_lo_V_M_real_V_din     | out |   16|   ap_fifo  | real_spectrum_lo_V_M_real_V |    pointer   |
|real_spectrum_lo_V_M_real_V_full_n  |  in |    1|   ap_fifo  | real_spectrum_lo_V_M_real_V |    pointer   |
|real_spectrum_lo_V_M_real_V_write   | out |    1|   ap_fifo  | real_spectrum_lo_V_M_real_V |    pointer   |
|real_spectrum_lo_V_M_imag_V_din     | out |   16|   ap_fifo  | real_spectrum_lo_V_M_imag_V |    pointer   |
|real_spectrum_lo_V_M_imag_V_full_n  |  in |    1|   ap_fifo  | real_spectrum_lo_V_M_imag_V |    pointer   |
|real_spectrum_lo_V_M_imag_V_write   | out |    1|   ap_fifo  | real_spectrum_lo_V_M_imag_V |    pointer   |
|real_spectrum_hi_buf_i_0_address0   | out |    8|  ap_memory |   real_spectrum_hi_buf_i_0  |     array    |
|real_spectrum_hi_buf_i_0_ce0        | out |    1|  ap_memory |   real_spectrum_hi_buf_i_0  |     array    |
|real_spectrum_hi_buf_i_0_we0        | out |    1|  ap_memory |   real_spectrum_hi_buf_i_0  |     array    |
|real_spectrum_hi_buf_i_0_d0         | out |   16|  ap_memory |   real_spectrum_hi_buf_i_0  |     array    |
|real_spectrum_hi_buf_i_1_address0   | out |    8|  ap_memory |   real_spectrum_hi_buf_i_1  |     array    |
|real_spectrum_hi_buf_i_1_ce0        | out |    1|  ap_memory |   real_spectrum_hi_buf_i_1  |     array    |
|real_spectrum_hi_buf_i_1_we0        | out |    1|  ap_memory |   real_spectrum_hi_buf_i_1  |     array    |
|real_spectrum_hi_buf_i_1_d0         | out |   16|  ap_memory |   real_spectrum_hi_buf_i_1  |     array    |
|descramble_buf_1_M_real_V_address0  | out |    8|  ap_memory |  descramble_buf_1_M_real_V  |     array    |
|descramble_buf_1_M_real_V_ce0       | out |    1|  ap_memory |  descramble_buf_1_M_real_V  |     array    |
|descramble_buf_1_M_real_V_q0        |  in |   16|  ap_memory |  descramble_buf_1_M_real_V  |     array    |
|descramble_buf_1_M_real_V_address1  | out |    8|  ap_memory |  descramble_buf_1_M_real_V  |     array    |
|descramble_buf_1_M_real_V_ce1       | out |    1|  ap_memory |  descramble_buf_1_M_real_V  |     array    |
|descramble_buf_1_M_real_V_q1        |  in |   16|  ap_memory |  descramble_buf_1_M_real_V  |     array    |
|descramble_buf_1_M_imag_V_address0  | out |    8|  ap_memory |  descramble_buf_1_M_imag_V  |     array    |
|descramble_buf_1_M_imag_V_ce0       | out |    1|  ap_memory |  descramble_buf_1_M_imag_V  |     array    |
|descramble_buf_1_M_imag_V_q0        |  in |   16|  ap_memory |  descramble_buf_1_M_imag_V  |     array    |
|descramble_buf_1_M_imag_V_address1  | out |    8|  ap_memory |  descramble_buf_1_M_imag_V  |     array    |
|descramble_buf_1_M_imag_V_ce1       | out |    1|  ap_memory |  descramble_buf_1_M_imag_V  |     array    |
|descramble_buf_1_M_imag_V_q1        |  in |   16|  ap_memory |  descramble_buf_1_M_imag_V  |     array    |
|descramble_buf_0_M_real_V_address0  | out |    8|  ap_memory |  descramble_buf_0_M_real_V  |     array    |
|descramble_buf_0_M_real_V_ce0       | out |    1|  ap_memory |  descramble_buf_0_M_real_V  |     array    |
|descramble_buf_0_M_real_V_q0        |  in |   16|  ap_memory |  descramble_buf_0_M_real_V  |     array    |
|descramble_buf_0_M_imag_V_address0  | out |    8|  ap_memory |  descramble_buf_0_M_imag_V  |     array    |
|descramble_buf_0_M_imag_V_ce0       | out |    1|  ap_memory |  descramble_buf_0_M_imag_V  |     array    |
|descramble_buf_0_M_imag_V_q0        |  in |   16|  ap_memory |  descramble_buf_0_M_imag_V  |     array    |
+------------------------------------+-----+-----+------------+-----------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 15


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 1
  Pipeline-0 : II = 1, D = 15, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 17 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 2 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %real_spectrum_lo_V_M_imag_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str98, i32 0, i32 0, [1 x i8]* @p_str99, [1 x i8]* @p_str100, [1 x i8]* @p_str101, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str102, [1 x i8]* @p_str103)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %real_spectrum_lo_V_M_real_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str91, i32 0, i32 0, [1 x i8]* @p_str92, [1 x i8]* @p_str93, [1 x i8]* @p_str94, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str95, [1 x i8]* @p_str96)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%descramble_buf_1_M = getelementptr [256 x i16]* %descramble_buf_1_M_real_V, i64 0, i64 0" [./xfft2real.h:94->xfft2real.cpp:62]   --->   Operation 20 'getelementptr' 'descramble_buf_1_M' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%descramble_buf_1_M_1 = getelementptr [256 x i16]* %descramble_buf_1_M_imag_V, i64 0, i64 0" [./xfft2real.h:94->xfft2real.cpp:62]   --->   Operation 21 'getelementptr' 'descramble_buf_1_M_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.76ns)   --->   "br label %.preheader2174.i"   --->   Operation 22 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.61>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%i2_0_i = phi i9 [ 0, %newFuncRoot ], [ %i, %realfft_be_descramble_end ]"   --->   Operation 23 'phi' 'i2_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.66ns)   --->   "%icmp_ln87 = icmp eq i9 %i2_0_i, -256" [./xfft2real.h:87->xfft2real.cpp:62]   --->   Operation 24 'icmp' 'icmp_ln87' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 25 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.82ns)   --->   "%i = add i9 %i2_0_i, 1" [./xfft2real.h:87->xfft2real.cpp:62]   --->   Operation 26 'add' 'i' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %icmp_ln87, label %.preheader2173.i.exitStub, label %realfft_be_descramble_begin" [./xfft2real.h:87->xfft2real.cpp:62]   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.66ns)   --->   "%icmp_ln91 = icmp eq i9 %i2_0_i, 0" [./xfft2real.h:91->xfft2real.cpp:62]   --->   Operation 28 'icmp' 'icmp_ln91' <Predicate = (!icmp_ln87)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %icmp_ln91, label %_ZN13ap_fixed_baseILi17ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi1ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i, label %_ZN13ap_fixed_baseILi17ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi1ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i104.i" [./xfft2real.h:91->xfft2real.cpp:62]   --->   Operation 29 'br' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln96 = trunc i9 %i2_0_i to i8" [./xfft2real.h:96->xfft2real.cpp:62]   --->   Operation 30 'trunc' 'trunc_ln96' <Predicate = (!icmp_ln87 & !icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.91ns)   --->   "%sub_ln96 = sub i8 0, %trunc_ln96" [./xfft2real.h:96->xfft2real.cpp:62]   --->   Operation 31 'sub' 'sub_ln96' <Predicate = (!icmp_ln87 & !icmp_ln91)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln96 = zext i8 %sub_ln96 to i64" [./xfft2real.h:96->xfft2real.cpp:62]   --->   Operation 32 'zext' 'zext_ln96' <Predicate = (!icmp_ln87 & !icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%descramble_buf_1_M_3 = getelementptr [256 x i16]* %descramble_buf_1_M_imag_V, i64 0, i64 %zext_ln96" [./xfft2real.h:96->xfft2real.cpp:62]   --->   Operation 33 'getelementptr' 'descramble_buf_1_M_3' <Predicate = (!icmp_ln87 & !icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 34 [2/2] (3.25ns)   --->   "%p_Val2_2 = load i16* %descramble_buf_1_M_3, align 2" [./xfft2real.h:96->xfft2real.cpp:62]   --->   Operation 34 'load' 'p_Val2_2' <Predicate = (!icmp_ln87 & !icmp_ln91)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln1265 = zext i9 %i2_0_i to i64" [./xfft2real.h:105->xfft2real.cpp:62]   --->   Operation 35 'zext' 'zext_ln1265' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%descramble_buf_0_M = getelementptr [256 x i16]* %descramble_buf_0_M_real_V, i64 0, i64 %zext_ln1265" [./xfft2real.h:89->xfft2real.cpp:62]   --->   Operation 36 'getelementptr' 'descramble_buf_0_M' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_4 : Operation 37 [2/2] (3.25ns)   --->   "%p_Val2_s = load i16* %descramble_buf_0_M, align 4" [./xfft2real.h:89->xfft2real.cpp:62]   --->   Operation 37 'load' 'p_Val2_s' <Predicate = (!icmp_ln87)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%descramble_buf_0_M_1 = getelementptr [256 x i16]* %descramble_buf_0_M_imag_V, i64 0, i64 %zext_ln1265" [./xfft2real.h:89->xfft2real.cpp:62]   --->   Operation 38 'getelementptr' 'descramble_buf_0_M_1' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_4 : Operation 39 [2/2] (3.25ns)   --->   "%p_Val2_1 = load i16* %descramble_buf_0_M_1, align 2" [./xfft2real.h:89->xfft2real.cpp:62]   --->   Operation 39 'load' 'p_Val2_1' <Predicate = (!icmp_ln87)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%descramble_buf_1_M_2 = getelementptr [256 x i16]* %descramble_buf_1_M_real_V, i64 0, i64 %zext_ln96" [./xfft2real.h:96->xfft2real.cpp:62]   --->   Operation 40 'getelementptr' 'descramble_buf_1_M_2' <Predicate = (!icmp_ln87 & !icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 41 [2/2] (3.25ns)   --->   "%p_Val2_3 = load i16* %descramble_buf_1_M_2, align 2" [./xfft2real.h:96->xfft2real.cpp:62]   --->   Operation 41 'load' 'p_Val2_3' <Predicate = (!icmp_ln87 & !icmp_ln91)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_4 : Operation 42 [1/2] (3.25ns)   --->   "%p_Val2_2 = load i16* %descramble_buf_1_M_3, align 2" [./xfft2real.h:96->xfft2real.cpp:62]   --->   Operation 42 'load' 'p_Val2_2' <Predicate = (!icmp_ln87 & !icmp_ln91)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%twid_rom_0_addr = getelementptr [256 x i15]* @twid_rom_0, i64 0, i64 %zext_ln1265" [./xfft2real.h:105->xfft2real.cpp:62]   --->   Operation 43 'getelementptr' 'twid_rom_0_addr' <Predicate = (!icmp_ln87 & !icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 44 [2/2] (3.25ns)   --->   "%p_Val2_18 = load i15* %twid_rom_0_addr, align 2" [./xfft2real.h:105->xfft2real.cpp:62]   --->   Operation 44 'load' 'p_Val2_18' <Predicate = (!icmp_ln87 & !icmp_ln91)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 256> <ROM>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%twid_rom_1_addr = getelementptr [256 x i16]* @twid_rom_1, i64 0, i64 %zext_ln1265" [./xfft2real.h:105->xfft2real.cpp:62]   --->   Operation 45 'getelementptr' 'twid_rom_1_addr' <Predicate = (!icmp_ln87 & !icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 46 [2/2] (3.25ns)   --->   "%p_Val2_19 = load i16* %twid_rom_1_addr, align 2" [./xfft2real.h:105->xfft2real.cpp:62]   --->   Operation 46 'load' 'p_Val2_19' <Predicate = (!icmp_ln87 & !icmp_ln91)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 256> <ROM>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln111 = trunc i9 %i2_0_i to i8" [./xfft2real.h:111->xfft2real.cpp:62]   --->   Operation 47 'trunc' 'trunc_ln111' <Predicate = (!icmp_ln87)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 48 [1/2] (3.25ns)   --->   "%p_Val2_s = load i16* %descramble_buf_0_M, align 4" [./xfft2real.h:89->xfft2real.cpp:62]   --->   Operation 48 'load' 'p_Val2_s' <Predicate = (!icmp_ln87)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_5 : Operation 49 [1/2] (3.25ns)   --->   "%p_Val2_1 = load i16* %descramble_buf_0_M_1, align 2" [./xfft2real.h:89->xfft2real.cpp:62]   --->   Operation 49 'load' 'p_Val2_1' <Predicate = (!icmp_ln87)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_5 : Operation 50 [1/2] (3.25ns)   --->   "%p_Val2_3 = load i16* %descramble_buf_1_M_2, align 2" [./xfft2real.h:96->xfft2real.cpp:62]   --->   Operation 50 'load' 'p_Val2_3' <Predicate = (!icmp_ln87 & !icmp_ln91)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_5 : Operation 51 [1/1] (2.07ns)   --->   "%p_Val2_4 = sub i16 0, %p_Val2_2" [./xfft2real.h:96->xfft2real.cpp:62]   --->   Operation 51 'sub' 'p_Val2_4' <Predicate = (!icmp_ln87 & !icmp_ln91)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/2] (3.25ns)   --->   "%p_Val2_18 = load i15* %twid_rom_0_addr, align 2" [./xfft2real.h:105->xfft2real.cpp:62]   --->   Operation 52 'load' 'p_Val2_18' <Predicate = (!icmp_ln87 & !icmp_ln91)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 256> <ROM>
ST_5 : Operation 53 [1/2] (3.25ns)   --->   "%p_Val2_19 = load i16* %twid_rom_1_addr, align 2" [./xfft2real.h:105->xfft2real.cpp:62]   --->   Operation 53 'load' 'p_Val2_19' <Predicate = (!icmp_ln87 & !icmp_ln91)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 256> <ROM>
ST_5 : Operation 54 [1/1] (1.91ns)   --->   "%sub_ln111 = sub i8 0, %trunc_ln111" [./xfft2real.h:111->xfft2real.cpp:62]   --->   Operation 54 'sub' 'sub_ln111' <Predicate = (!icmp_ln87)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.07>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%rhs_V = sext i16 %p_Val2_3 to i17" [./xfft2real.h:98->xfft2real.cpp:62]   --->   Operation 55 'sext' 'rhs_V' <Predicate = (!icmp_ln87 & !icmp_ln91)> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%rhs_V_3 = sext i16 %p_Val2_4 to i17" [./xfft2real.h:99->xfft2real.cpp:62]   --->   Operation 56 'sext' 'rhs_V_3' <Predicate = (!icmp_ln87 & !icmp_ln91)> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%lhs_V = sext i16 %p_Val2_s to i17" [./xfft2real.h:98->xfft2real.cpp:62]   --->   Operation 57 'sext' 'lhs_V' <Predicate = (!icmp_ln87 & !icmp_ln91)> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (2.07ns)   --->   "%ret_V = add nsw i17 %lhs_V, %rhs_V" [./xfft2real.h:98->xfft2real.cpp:62]   --->   Operation 58 'add' 'ret_V' <Predicate = (!icmp_ln87 & !icmp_ln91)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 59 [1/1] (2.07ns)   --->   "%ret_V_3 = sub i17 %rhs_V, %lhs_V" [./xfft2real.h:101->xfft2real.cpp:62]   --->   Operation 59 'sub' 'ret_V_3' <Predicate = (!icmp_ln87 & !icmp_ln91)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %ret_V, i32 16)" [./xfft2real.h:98->xfft2real.cpp:62]   --->   Operation 60 'bitselect' 'tmp' <Predicate = (!icmp_ln87 & !icmp_ln91)> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln1148_2 = call i16 @_ssdm_op_PartSelect.i16.i17.i32.i32(i17 %ret_V, i32 1, i32 16)" [./xfft2real.h:98->xfft2real.cpp:62]   --->   Operation 61 'partselect' 'trunc_ln1148_2' <Predicate = (!icmp_ln87 & !icmp_ln91)> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%lhs_V_4 = sext i16 %p_Val2_1 to i17" [./xfft2real.h:99->xfft2real.cpp:62]   --->   Operation 62 'sext' 'lhs_V_4' <Predicate = (!icmp_ln87 & !icmp_ln91)> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (2.07ns)   --->   "%ret_V_1 = add nsw i17 %lhs_V_4, %rhs_V_3" [./xfft2real.h:99->xfft2real.cpp:62]   --->   Operation 63 'add' 'ret_V_1' <Predicate = (!icmp_ln87 & !icmp_ln91)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 64 [1/1] (2.07ns)   --->   "%ret_V_2 = sub i17 %rhs_V_3, %lhs_V_4" [./xfft2real.h:100->xfft2real.cpp:62]   --->   Operation 64 'sub' 'ret_V_2' <Predicate = (!icmp_ln87 & !icmp_ln91)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %ret_V_1, i32 16)" [./xfft2real.h:99->xfft2real.cpp:62]   --->   Operation 65 'bitselect' 'tmp_2' <Predicate = (!icmp_ln87 & !icmp_ln91)> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln1148_5 = call i16 @_ssdm_op_PartSelect.i16.i17.i32.i32(i17 %ret_V_1, i32 1, i32 16)" [./xfft2real.h:99->xfft2real.cpp:62]   --->   Operation 66 'partselect' 'trunc_ln1148_5' <Predicate = (!icmp_ln87 & !icmp_ln91)> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln1148_7 = call i16 @_ssdm_op_PartSelect.i16.i17.i32.i32(i17 %ret_V_2, i32 1, i32 16)" [./xfft2real.h:100->xfft2real.cpp:62]   --->   Operation 67 'partselect' 'trunc_ln1148_7' <Predicate = (!icmp_ln87 & !icmp_ln91)> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %ret_V_3, i32 16)" [./xfft2real.h:101->xfft2real.cpp:62]   --->   Operation 68 'bitselect' 'tmp_4' <Predicate = (!icmp_ln87 & !icmp_ln91)> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln1148_3 = call i16 @_ssdm_op_PartSelect.i16.i17.i32.i32(i17 %ret_V_3, i32 1, i32 16)" [./xfft2real.h:101->xfft2real.cpp:62]   --->   Operation 69 'partselect' 'trunc_ln1148_3' <Predicate = (!icmp_ln87 & !icmp_ln91)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.91>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln1148 = zext i17 %ret_V to i18" [./xfft2real.h:98->xfft2real.cpp:62]   --->   Operation 70 'zext' 'zext_ln1148' <Predicate = (!icmp_ln87 & !icmp_ln91 & tmp)> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln1148_2 = zext i17 %ret_V_3 to i18" [./xfft2real.h:101->xfft2real.cpp:62]   --->   Operation 71 'zext' 'zext_ln1148_2' <Predicate = (!icmp_ln87 & !icmp_ln91 & tmp_4)> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (2.10ns)   --->   "%sub_ln1148 = sub i18 0, %zext_ln1148" [./xfft2real.h:98->xfft2real.cpp:62]   --->   Operation 72 'sub' 'sub_ln1148' <Predicate = (!icmp_ln87 & !icmp_ln91 & tmp)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln1148_1 = call i16 @_ssdm_op_PartSelect.i16.i18.i32.i32(i18 %sub_ln1148, i32 1, i32 16)" [./xfft2real.h:98->xfft2real.cpp:62]   --->   Operation 73 'partselect' 'trunc_ln1148_1' <Predicate = (!icmp_ln87 & !icmp_ln91 & tmp)> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln1148_1 = zext i17 %ret_V_1 to i18" [./xfft2real.h:99->xfft2real.cpp:62]   --->   Operation 74 'zext' 'zext_ln1148_1' <Predicate = (!icmp_ln87 & !icmp_ln91 & tmp_2)> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (2.10ns)   --->   "%sub_ln1148_2 = sub i18 0, %zext_ln1148_1" [./xfft2real.h:99->xfft2real.cpp:62]   --->   Operation 75 'sub' 'sub_ln1148_2' <Predicate = (!icmp_ln87 & !icmp_ln91 & tmp_2)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln1148_4 = call i16 @_ssdm_op_PartSelect.i16.i18.i32.i32(i18 %sub_ln1148_2, i32 1, i32 16)" [./xfft2real.h:99->xfft2real.cpp:62]   --->   Operation 76 'partselect' 'trunc_ln1148_4' <Predicate = (!icmp_ln87 & !icmp_ln91 & tmp_2)> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (2.10ns)   --->   "%r_V = sub i17 0, %ret_V_2" [./xfft2real.h:100->xfft2real.cpp:62]   --->   Operation 77 'sub' 'r_V' <Predicate = (!icmp_ln87 & !icmp_ln91)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %r_V, i32 16)" [./xfft2real.h:100->xfft2real.cpp:62]   --->   Operation 78 'bitselect' 'tmp_3' <Predicate = (!icmp_ln87 & !icmp_ln91)> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (2.07ns)   --->   "%sub_ln1148_4 = sub i16 0, %trunc_ln1148_7" [./xfft2real.h:100->xfft2real.cpp:62]   --->   Operation 79 'sub' 'sub_ln1148_4' <Predicate = (!icmp_ln87 & !icmp_ln91)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln1148_8 = call i16 @_ssdm_op_PartSelect.i16.i17.i32.i32(i17 %r_V, i32 1, i32 16)" [./xfft2real.h:100->xfft2real.cpp:62]   --->   Operation 80 'partselect' 'trunc_ln1148_8' <Predicate = (!icmp_ln87 & !icmp_ln91)> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.80ns)   --->   "%select_ln1148_3 = select i1 %tmp_3, i16 %sub_ln1148_4, i16 %trunc_ln1148_8" [./xfft2real.h:100->xfft2real.cpp:62]   --->   Operation 81 'select' 'select_ln1148_3' <Predicate = (!icmp_ln87 & !icmp_ln91)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 82 [1/1] (2.10ns)   --->   "%sub_ln1148_5 = sub i18 0, %zext_ln1148_2" [./xfft2real.h:101->xfft2real.cpp:62]   --->   Operation 82 'sub' 'sub_ln1148_5' <Predicate = (!icmp_ln87 & !icmp_ln91 & tmp_4)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln1148_s = call i16 @_ssdm_op_PartSelect.i16.i18.i32.i32(i18 %sub_ln1148_5, i32 1, i32 16)" [./xfft2real.h:101->xfft2real.cpp:62]   --->   Operation 83 'partselect' 'trunc_ln1148_s' <Predicate = (!icmp_ln87 & !icmp_ln91 & tmp_4)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 3.89>
ST_8 : Operation 84 [1/1] (2.07ns)   --->   "%sub_ln1148_1 = sub i16 0, %trunc_ln1148_1" [./xfft2real.h:98->xfft2real.cpp:62]   --->   Operation 84 'sub' 'sub_ln1148_1' <Predicate = (!icmp_ln87 & !icmp_ln91 & tmp)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 85 [1/1] (0.80ns)   --->   "%f_M_real_V = select i1 %tmp, i16 %sub_ln1148_1, i16 %trunc_ln1148_2" [./xfft2real.h:98->xfft2real.cpp:62]   --->   Operation 85 'select' 'f_M_real_V' <Predicate = (!icmp_ln87 & !icmp_ln91)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 86 [1/1] (2.07ns)   --->   "%sub_ln1148_3 = sub i16 0, %trunc_ln1148_4" [./xfft2real.h:99->xfft2real.cpp:62]   --->   Operation 86 'sub' 'sub_ln1148_3' <Predicate = (!icmp_ln87 & !icmp_ln91 & tmp_2)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 87 [1/1] (0.80ns)   --->   "%f_M_imag_V = select i1 %tmp_2, i16 %sub_ln1148_3, i16 %trunc_ln1148_5" [./xfft2real.h:99->xfft2real.cpp:62]   --->   Operation 87 'select' 'f_M_imag_V' <Predicate = (!icmp_ln87 & !icmp_ln91)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 88 [1/1] (2.07ns)   --->   "%sub_ln1148_6 = sub i16 0, %trunc_ln1148_s" [./xfft2real.h:101->xfft2real.cpp:62]   --->   Operation 88 'sub' 'sub_ln1148_6' <Predicate = (!icmp_ln87 & !icmp_ln91 & tmp_4)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 89 [1/1] (0.80ns)   --->   "%select_ln1148_4 = select i1 %tmp_4, i16 %sub_ln1148_6, i16 %trunc_ln1148_3" [./xfft2real.h:101->xfft2real.cpp:62]   --->   Operation 89 'select' 'select_ln1148_4' <Predicate = (!icmp_ln87 & !icmp_ln91)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i15 %p_Val2_18 to i31" [./xfft2real.h:106->xfft2real.cpp:62]   --->   Operation 90 'zext' 'zext_ln1116' <Predicate = (!icmp_ln87 & !icmp_ln91)> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i16 %select_ln1148_3 to i31" [./xfft2real.h:106->xfft2real.cpp:62]   --->   Operation 91 'sext' 'sext_ln1118' <Predicate = (!icmp_ln87 & !icmp_ln91)> <Delay = 0.00>
ST_8 : Operation 92 [3/3] (3.89ns) (root node of the DSP)   --->   "%r_V_1 = mul i31 %zext_ln1116, %sext_ln1118" [./xfft2real.h:106->xfft2real.cpp:62]   --->   Operation 92 'mul' 'r_V_1' <Predicate = (!icmp_ln87 & !icmp_ln91)> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i16 %p_Val2_19 to i31" [./xfft2real.h:106->xfft2real.cpp:62]   --->   Operation 93 'sext' 'sext_ln1118_2' <Predicate = (!icmp_ln87 & !icmp_ln91)> <Delay = 0.00>
ST_8 : Operation 94 [3/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1192 = mul i31 %sext_ln1118, %sext_ln1118_2" [./xfft2real.h:106->xfft2real.cpp:62]   --->   Operation 94 'mul' 'mul_ln1192' <Predicate = (!icmp_ln87 & !icmp_ln91)> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 3.89>
ST_9 : Operation 95 [2/3] (3.89ns) (root node of the DSP)   --->   "%r_V_1 = mul i31 %zext_ln1116, %sext_ln1118" [./xfft2real.h:106->xfft2real.cpp:62]   --->   Operation 95 'mul' 'r_V_1' <Predicate = (!icmp_ln87 & !icmp_ln91)> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i16 %select_ln1148_4 to i31" [./xfft2real.h:106->xfft2real.cpp:62]   --->   Operation 96 'sext' 'sext_ln1118_1' <Predicate = (!icmp_ln87 & !icmp_ln91)> <Delay = 0.00>
ST_9 : Operation 97 [3/3] (1.05ns) (grouped into DSP with root node ret_V_4)   --->   "%mul_ln1193 = mul i31 %sext_ln1118_2, %sext_ln1118_1" [./xfft2real.h:106->xfft2real.cpp:62]   --->   Operation 97 'mul' 'mul_ln1193' <Predicate = (!icmp_ln87 & !icmp_ln91)> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 98 [3/3] (1.05ns) (grouped into DSP with root node ret_V_5)   --->   "%r_V_2 = mul i31 %zext_ln1116, %sext_ln1118_1" [./xfft2real.h:106->xfft2real.cpp:62]   --->   Operation 98 'mul' 'r_V_2' <Predicate = (!icmp_ln87 & !icmp_ln91)> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 99 [2/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1192 = mul i31 %sext_ln1118, %sext_ln1118_2" [./xfft2real.h:106->xfft2real.cpp:62]   --->   Operation 99 'mul' 'mul_ln1192' <Predicate = (!icmp_ln87 & !icmp_ln91)> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 1.05>
ST_10 : Operation 100 [1/3] (0.00ns) (root node of the DSP)   --->   "%r_V_1 = mul i31 %zext_ln1116, %sext_ln1118" [./xfft2real.h:106->xfft2real.cpp:62]   --->   Operation 100 'mul' 'r_V_1' <Predicate = (!icmp_ln87 & !icmp_ln91)> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 101 [2/3] (1.05ns) (grouped into DSP with root node ret_V_4)   --->   "%mul_ln1193 = mul i31 %sext_ln1118_2, %sext_ln1118_1" [./xfft2real.h:106->xfft2real.cpp:62]   --->   Operation 101 'mul' 'mul_ln1193' <Predicate = (!icmp_ln87 & !icmp_ln91)> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 102 [2/3] (1.05ns) (grouped into DSP with root node ret_V_5)   --->   "%r_V_2 = mul i31 %zext_ln1116, %sext_ln1118_1" [./xfft2real.h:106->xfft2real.cpp:62]   --->   Operation 102 'mul' 'r_V_2' <Predicate = (!icmp_ln87 & !icmp_ln91)> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 103 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln1192 = mul i31 %sext_ln1118, %sext_ln1118_2" [./xfft2real.h:106->xfft2real.cpp:62]   --->   Operation 103 'mul' 'mul_ln1192' <Predicate = (!icmp_ln87 & !icmp_ln91)> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 3.25>
ST_11 : Operation 104 [1/3] (0.00ns) (grouped into DSP with root node ret_V_4)   --->   "%mul_ln1193 = mul i31 %sext_ln1118_2, %sext_ln1118_1" [./xfft2real.h:106->xfft2real.cpp:62]   --->   Operation 104 'mul' 'mul_ln1193' <Predicate = (!icmp_ln87 & !icmp_ln91)> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 105 [1/1] (3.02ns) (root node of the DSP)   --->   "%ret_V_4 = sub i31 %r_V_1, %mul_ln1193" [./xfft2real.h:106->xfft2real.cpp:62]   --->   Operation 105 'sub' 'ret_V_4' <Predicate = (!icmp_ln87 & !icmp_ln91)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 106 [1/3] (0.00ns) (grouped into DSP with root node ret_V_5)   --->   "%r_V_2 = mul i31 %zext_ln1116, %sext_ln1118_1" [./xfft2real.h:106->xfft2real.cpp:62]   --->   Operation 106 'mul' 'r_V_2' <Predicate = (!icmp_ln87 & !icmp_ln91)> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 107 [1/1] (3.02ns) (root node of the DSP)   --->   "%ret_V_5 = add i31 %mul_ln1192, %r_V_2" [./xfft2real.h:106->xfft2real.cpp:62]   --->   Operation 107 'add' 'ret_V_5' <Predicate = (!icmp_ln87 & !icmp_ln91)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 108 [2/2] (3.25ns)   --->   "%cdata2_M_real_V = load i16* %descramble_buf_1_M, align 16" [./xfft2real.h:94->xfft2real.cpp:62]   --->   Operation 108 'load' 'cdata2_M_real_V' <Predicate = (!icmp_ln87 & icmp_ln91)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_11 : Operation 109 [2/2] (3.25ns)   --->   "%cdata2_M_imag_V = load i16* %descramble_buf_1_M_1, align 2" [./xfft2real.h:94->xfft2real.cpp:62]   --->   Operation 109 'load' 'cdata2_M_imag_V' <Predicate = (!icmp_ln87 & icmp_ln91)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 12 <SV = 11> <Delay = 3.25>
ST_12 : Operation 110 [1/1] (0.00ns)   --->   "%p_r_V = call i16 @_ssdm_op_PartSelect.i16.i31.i32.i32(i31 %ret_V_4, i32 15, i32 30)" [./xfft2real.h:106->xfft2real.cpp:62]   --->   Operation 110 'partselect' 'p_r_V' <Predicate = (!icmp_ln87 & !icmp_ln91)> <Delay = 0.00>
ST_12 : Operation 111 [1/1] (0.00ns)   --->   "%p_Val2_15 = call i16 @_ssdm_op_PartSelect.i16.i31.i32.i32(i31 %ret_V_5, i32 15, i32 30)" [./xfft2real.h:106->xfft2real.cpp:62]   --->   Operation 111 'partselect' 'p_Val2_15' <Predicate = (!icmp_ln87 & !icmp_ln91)> <Delay = 0.00>
ST_12 : Operation 112 [1/1] (2.07ns)   --->   "%cdata1_M_real_V_1 = add i16 %f_M_real_V, %p_r_V" [./xfft2real.h:107->xfft2real.cpp:62]   --->   Operation 112 'add' 'cdata1_M_real_V_1' <Predicate = (!icmp_ln87 & !icmp_ln91)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 113 [1/1] (2.07ns)   --->   "%cdata1_M_imag_V_1 = add i16 %f_M_imag_V, %p_Val2_15" [./xfft2real.h:107->xfft2real.cpp:62]   --->   Operation 113 'add' 'cdata1_M_imag_V_1' <Predicate = (!icmp_ln87 & !icmp_ln91)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 114 [1/1] (2.07ns)   --->   "%cdata2_M_real_V_1 = sub i16 %f_M_real_V, %p_r_V" [./xfft2real.h:108->xfft2real.cpp:62]   --->   Operation 114 'sub' 'cdata2_M_real_V_1' <Predicate = (!icmp_ln87 & !icmp_ln91)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 115 [1/1] (2.07ns)   --->   "%cdata2_M_imag_V_1 = sub i16 %p_Val2_15, %f_M_imag_V" [./xfft2real.h:108->xfft2real.cpp:62]   --->   Operation 115 'sub' 'cdata2_M_imag_V_1' <Predicate = (!icmp_ln87 & !icmp_ln91)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 116 [1/1] (2.07ns)   --->   "%cdata1_M_real_V = add i16 %p_Val2_1, %p_Val2_s" [./xfft2real.h:92->xfft2real.cpp:62]   --->   Operation 116 'add' 'cdata1_M_real_V' <Predicate = (!icmp_ln87 & icmp_ln91)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 117 [1/1] (2.07ns)   --->   "%cdata1_M_imag_V = sub i16 %p_Val2_s, %p_Val2_1" [./xfft2real.h:93->xfft2real.cpp:62]   --->   Operation 117 'sub' 'cdata1_M_imag_V' <Predicate = (!icmp_ln87 & icmp_ln91)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 118 [1/2] (3.25ns)   --->   "%cdata2_M_real_V = load i16* %descramble_buf_1_M, align 16" [./xfft2real.h:94->xfft2real.cpp:62]   --->   Operation 118 'load' 'cdata2_M_real_V' <Predicate = (!icmp_ln87 & icmp_ln91)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_12 : Operation 119 [1/2] (3.25ns)   --->   "%cdata2_M_imag_V = load i16* %descramble_buf_1_M_1, align 2" [./xfft2real.h:94->xfft2real.cpp:62]   --->   Operation 119 'load' 'cdata2_M_imag_V' <Predicate = (!icmp_ln87 & icmp_ln91)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 13 <SV = 12> <Delay = 1.76>
ST_13 : Operation 120 [1/1] (1.76ns)   --->   "br label %realfft_be_descramble_end"   --->   Operation 120 'br' <Predicate = (!icmp_ln87 & !icmp_ln91)> <Delay = 1.76>
ST_13 : Operation 121 [1/1] (1.76ns)   --->   "br label %realfft_be_descramble_end" [./xfft2real.h:95->xfft2real.cpp:62]   --->   Operation 121 'br' <Predicate = (!icmp_ln87 & icmp_ln91)> <Delay = 1.76>

State 14 <SV = 13> <Delay = 2.07>
ST_14 : Operation 122 [1/1] (0.00ns)   --->   "%t_V_7 = phi i16 [ %cdata2_M_imag_V, %_ZN13ap_fixed_baseILi17ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi1ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i ], [ %cdata2_M_imag_V_1, %_ZN13ap_fixed_baseILi17ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi1ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i104.i ]"   --->   Operation 122 'phi' 't_V_7' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_14 : Operation 123 [1/1] (0.00ns)   --->   "%t_V_6 = phi i16 [ %cdata2_M_real_V, %_ZN13ap_fixed_baseILi17ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi1ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i ], [ %cdata2_M_real_V_1, %_ZN13ap_fixed_baseILi17ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi1ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i104.i ]"   --->   Operation 123 'phi' 't_V_6' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_14 : Operation 124 [1/1] (0.00ns)   --->   "%t_V_5 = phi i16 [ %cdata1_M_imag_V, %_ZN13ap_fixed_baseILi17ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi1ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i ], [ %cdata1_M_imag_V_1, %_ZN13ap_fixed_baseILi17ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi1ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i104.i ]"   --->   Operation 124 'phi' 't_V_5' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_14 : Operation 125 [1/1] (0.00ns)   --->   "%t_V_4 = phi i16 [ %cdata1_M_real_V, %_ZN13ap_fixed_baseILi17ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi1ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i ], [ %cdata1_M_real_V_1, %_ZN13ap_fixed_baseILi17ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi1ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i104.i ]"   --->   Operation 125 'phi' 't_V_4' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_14 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln1148_6 = sext i16 %t_V_7 to i17" [./xfft2real.h:112->xfft2real.cpp:62]   --->   Operation 126 'sext' 'sext_ln1148_6' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_14 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln1148_4 = sext i16 %t_V_6 to i17" [./xfft2real.h:112->xfft2real.cpp:62]   --->   Operation 127 'sext' 'sext_ln1148_4' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_14 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln1148_2 = sext i16 %t_V_5 to i17" [./xfft2real.h:110->xfft2real.cpp:62]   --->   Operation 128 'sext' 'sext_ln1148_2' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_14 : Operation 129 [1/1] (0.00ns)   --->   "%sext_ln1148 = sext i16 %t_V_4 to i17" [./xfft2real.h:110->xfft2real.cpp:62]   --->   Operation 129 'sext' 'sext_ln1148' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_14 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %t_V_4, i32 15)" [./xfft2real.h:110->xfft2real.cpp:62]   --->   Operation 130 'bitselect' 'tmp_5' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_14 : Operation 131 [1/1] (2.07ns)   --->   "%sub_ln1148_7 = sub i17 0, %sext_ln1148" [./xfft2real.h:110->xfft2real.cpp:62]   --->   Operation 131 'sub' 'sub_ln1148_7' <Predicate = (!icmp_ln87)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 132 [1/1] (0.00ns)   --->   "%trunc_ln1148_6 = call i16 @_ssdm_op_PartSelect.i16.i17.i32.i32(i17 %sub_ln1148_7, i32 1, i32 16)" [./xfft2real.h:110->xfft2real.cpp:62]   --->   Operation 132 'partselect' 'trunc_ln1148_6' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_14 : Operation 133 [1/1] (0.00ns)   --->   "%trunc_ln1148_9 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %t_V_4, i32 1, i32 15)" [./xfft2real.h:110->xfft2real.cpp:62]   --->   Operation 133 'partselect' 'trunc_ln1148_9' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_14 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %t_V_5, i32 15)" [./xfft2real.h:110->xfft2real.cpp:62]   --->   Operation 134 'bitselect' 'tmp_6' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_14 : Operation 135 [1/1] (2.07ns)   --->   "%sub_ln1148_9 = sub i17 0, %sext_ln1148_2" [./xfft2real.h:110->xfft2real.cpp:62]   --->   Operation 135 'sub' 'sub_ln1148_9' <Predicate = (!icmp_ln87)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 136 [1/1] (0.00ns)   --->   "%trunc_ln1148_10 = call i16 @_ssdm_op_PartSelect.i16.i17.i32.i32(i17 %sub_ln1148_9, i32 1, i32 16)" [./xfft2real.h:110->xfft2real.cpp:62]   --->   Operation 136 'partselect' 'trunc_ln1148_10' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_14 : Operation 137 [1/1] (0.00ns)   --->   "%trunc_ln1148_11 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %t_V_5, i32 1, i32 15)" [./xfft2real.h:110->xfft2real.cpp:62]   --->   Operation 137 'partselect' 'trunc_ln1148_11' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_14 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %t_V_6, i32 15)" [./xfft2real.h:112->xfft2real.cpp:62]   --->   Operation 138 'bitselect' 'tmp_7' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_14 : Operation 139 [1/1] (2.07ns)   --->   "%sub_ln1148_11 = sub i17 0, %sext_ln1148_4" [./xfft2real.h:112->xfft2real.cpp:62]   --->   Operation 139 'sub' 'sub_ln1148_11' <Predicate = (!icmp_ln87)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 140 [1/1] (0.00ns)   --->   "%trunc_ln1148_12 = call i16 @_ssdm_op_PartSelect.i16.i17.i32.i32(i17 %sub_ln1148_11, i32 1, i32 16)" [./xfft2real.h:112->xfft2real.cpp:62]   --->   Operation 140 'partselect' 'trunc_ln1148_12' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_14 : Operation 141 [1/1] (0.00ns)   --->   "%trunc_ln1148_13 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %t_V_6, i32 1, i32 15)" [./xfft2real.h:112->xfft2real.cpp:62]   --->   Operation 141 'partselect' 'trunc_ln1148_13' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_14 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %t_V_7, i32 15)" [./xfft2real.h:112->xfft2real.cpp:62]   --->   Operation 142 'bitselect' 'tmp_8' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_14 : Operation 143 [1/1] (2.07ns)   --->   "%sub_ln1148_13 = sub i17 0, %sext_ln1148_6" [./xfft2real.h:112->xfft2real.cpp:62]   --->   Operation 143 'sub' 'sub_ln1148_13' <Predicate = (!icmp_ln87)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln1148_14 = call i16 @_ssdm_op_PartSelect.i16.i17.i32.i32(i17 %sub_ln1148_13, i32 1, i32 16)" [./xfft2real.h:112->xfft2real.cpp:62]   --->   Operation 144 'partselect' 'trunc_ln1148_14' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_14 : Operation 145 [1/1] (0.00ns)   --->   "%trunc_ln1148_15 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %t_V_7, i32 1, i32 15)" [./xfft2real.h:112->xfft2real.cpp:62]   --->   Operation 145 'partselect' 'trunc_ln1148_15' <Predicate = (!icmp_ln87)> <Delay = 0.00>

State 15 <SV = 14> <Delay = 2.88>
ST_15 : Operation 146 [1/1] (0.00ns)   --->   "%sext_ln1148_1 = sext i15 %trunc_ln1148_9 to i16" [./xfft2real.h:110->xfft2real.cpp:62]   --->   Operation 146 'sext' 'sext_ln1148_1' <Predicate = (!icmp_ln87 & !tmp_5)> <Delay = 0.00>
ST_15 : Operation 147 [1/1] (2.07ns)   --->   "%sub_ln1148_8 = sub i16 0, %trunc_ln1148_6" [./xfft2real.h:110->xfft2real.cpp:62]   --->   Operation 147 'sub' 'sub_ln1148_8' <Predicate = (!icmp_ln87 & tmp_5)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 148 [1/1] (0.80ns)   --->   "%tmp_M_real_V = select i1 %tmp_5, i16 %sub_ln1148_8, i16 %sext_ln1148_1" [./xfft2real.h:110->xfft2real.cpp:62]   --->   Operation 148 'select' 'tmp_M_real_V' <Predicate = (!icmp_ln87)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 149 [1/1] (0.00ns)   --->   "%sext_ln1148_3 = sext i15 %trunc_ln1148_11 to i16" [./xfft2real.h:110->xfft2real.cpp:62]   --->   Operation 149 'sext' 'sext_ln1148_3' <Predicate = (!icmp_ln87 & !tmp_6)> <Delay = 0.00>
ST_15 : Operation 150 [1/1] (2.07ns)   --->   "%sub_ln1148_10 = sub i16 0, %trunc_ln1148_10" [./xfft2real.h:110->xfft2real.cpp:62]   --->   Operation 150 'sub' 'sub_ln1148_10' <Predicate = (!icmp_ln87 & tmp_6)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 151 [1/1] (0.80ns)   --->   "%tmp_M_imag_V = select i1 %tmp_6, i16 %sub_ln1148_10, i16 %sext_ln1148_3" [./xfft2real.h:110->xfft2real.cpp:62]   --->   Operation 151 'select' 'tmp_M_imag_V' <Predicate = (!icmp_ln87)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 152 [1/1] (0.00ns)   --->   "%sext_ln1148_5 = sext i15 %trunc_ln1148_13 to i16" [./xfft2real.h:112->xfft2real.cpp:62]   --->   Operation 152 'sext' 'sext_ln1148_5' <Predicate = (!icmp_ln87 & !tmp_7)> <Delay = 0.00>
ST_15 : Operation 153 [1/1] (2.07ns)   --->   "%sub_ln1148_12 = sub i16 0, %trunc_ln1148_12" [./xfft2real.h:112->xfft2real.cpp:62]   --->   Operation 153 'sub' 'sub_ln1148_12' <Predicate = (!icmp_ln87 & tmp_7)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 154 [1/1] (0.80ns)   --->   "%select_ln1148 = select i1 %tmp_7, i16 %sub_ln1148_12, i16 %sext_ln1148_5" [./xfft2real.h:112->xfft2real.cpp:62]   --->   Operation 154 'select' 'select_ln1148' <Predicate = (!icmp_ln87)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 155 [1/1] (0.00ns)   --->   "%sext_ln1148_7 = sext i15 %trunc_ln1148_15 to i16" [./xfft2real.h:112->xfft2real.cpp:62]   --->   Operation 155 'sext' 'sext_ln1148_7' <Predicate = (!icmp_ln87 & !tmp_8)> <Delay = 0.00>
ST_15 : Operation 156 [1/1] (2.07ns)   --->   "%sub_ln1148_14 = sub i16 0, %trunc_ln1148_14" [./xfft2real.h:112->xfft2real.cpp:62]   --->   Operation 156 'sub' 'sub_ln1148_14' <Predicate = (!icmp_ln87 & tmp_8)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 157 [1/1] (0.80ns)   --->   "%select_ln1148_5 = select i1 %tmp_8, i16 %sub_ln1148_14, i16 %sext_ln1148_7" [./xfft2real.h:112->xfft2real.cpp:62]   --->   Operation 157 'select' 'select_ln1148_5' <Predicate = (!icmp_ln87)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.25>
ST_16 : Operation 158 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @p_str7) nounwind" [./xfft2real.h:87->xfft2real.cpp:62]   --->   Operation 158 'specloopname' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_16 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([22 x i8]* @p_str7)" [./xfft2real.h:87->xfft2real.cpp:62]   --->   Operation 159 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_16 : Operation 160 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [./xfft2real.h:88->xfft2real.cpp:62]   --->   Operation 160 'specpipeline' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_16 : Operation 161 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P(i16* %real_spectrum_lo_V_M_real_V, i16* %real_spectrum_lo_V_M_imag_V, i16 %tmp_M_real_V, i16 %tmp_M_imag_V)" [./xfft2real.h:110->xfft2real.cpp:62]   --->   Operation 161 'write' <Predicate = (!icmp_ln87)> <Delay = 1.00> <Core = "FSL">   --->   Core 4 'FSL' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'nbread' 'nbwrite'>
ST_16 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln111 = zext i8 %sub_ln111 to i64" [./xfft2real.h:111->xfft2real.cpp:62]   --->   Operation 162 'zext' 'zext_ln111' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_16 : Operation 163 [1/1] (0.00ns)   --->   "%real_spectrum_hi_buf = getelementptr [256 x i16]* %real_spectrum_hi_buf_i_0, i64 0, i64 %zext_ln111" [./xfft2real.h:112->xfft2real.cpp:62]   --->   Operation 163 'getelementptr' 'real_spectrum_hi_buf' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_16 : Operation 164 [1/1] (3.25ns)   --->   "store i16 %select_ln1148, i16* %real_spectrum_hi_buf, align 4" [./xfft2real.h:112->xfft2real.cpp:62]   --->   Operation 164 'store' <Predicate = (!icmp_ln87)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_16 : Operation 165 [1/1] (0.00ns)   --->   "%real_spectrum_hi_buf_2 = getelementptr [256 x i16]* %real_spectrum_hi_buf_i_1, i64 0, i64 %zext_ln111" [./xfft2real.h:112->xfft2real.cpp:62]   --->   Operation 165 'getelementptr' 'real_spectrum_hi_buf_2' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_16 : Operation 166 [1/1] (3.25ns)   --->   "store i16 %select_ln1148_5, i16* %real_spectrum_hi_buf_2, align 2" [./xfft2real.h:112->xfft2real.cpp:62]   --->   Operation 166 'store' <Predicate = (!icmp_ln87)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_16 : Operation 167 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecRegionEnd([22 x i8]* @p_str7, i32 %tmp_1)" [./xfft2real.h:113->xfft2real.cpp:62]   --->   Operation 167 'specregionend' 'empty_44' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_16 : Operation 168 [1/1] (0.00ns)   --->   "br label %.preheader2174.i" [./xfft2real.h:87->xfft2real.cpp:62]   --->   Operation 168 'br' <Predicate = (!icmp_ln87)> <Delay = 0.00>

State 17 <SV = 2> <Delay = 0.00>
ST_17 : Operation 169 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 169 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ real_spectrum_lo_V_M_real_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ real_spectrum_lo_V_M_imag_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ real_spectrum_hi_buf_i_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ real_spectrum_hi_buf_i_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ descramble_buf_1_M_real_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ descramble_buf_1_M_imag_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ descramble_buf_0_M_real_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ descramble_buf_0_M_imag_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ twid_rom_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ twid_rom_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0      (specinterface    ) [ 000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000]
descramble_buf_1_M     (getelementptr    ) [ 001111111111111110]
descramble_buf_1_M_1   (getelementptr    ) [ 001111111111111110]
br_ln0                 (br               ) [ 011111111111111110]
i2_0_i                 (phi              ) [ 001110000000000000]
icmp_ln87              (icmp             ) [ 001111111111111110]
empty                  (speclooptripcount) [ 000000000000000000]
i                      (add              ) [ 011111111111111110]
br_ln87                (br               ) [ 000000000000000000]
icmp_ln91              (icmp             ) [ 001111111111111110]
br_ln91                (br               ) [ 000000000000000000]
trunc_ln96             (trunc            ) [ 000000000000000000]
sub_ln96               (sub              ) [ 001100000000000000]
zext_ln96              (zext             ) [ 001010000000000000]
descramble_buf_1_M_3   (getelementptr    ) [ 001010000000000000]
zext_ln1265            (zext             ) [ 000000000000000000]
descramble_buf_0_M     (getelementptr    ) [ 001001000000000000]
descramble_buf_0_M_1   (getelementptr    ) [ 001001000000000000]
descramble_buf_1_M_2   (getelementptr    ) [ 001001000000000000]
p_Val2_2               (load             ) [ 001001000000000000]
twid_rom_0_addr        (getelementptr    ) [ 001001000000000000]
twid_rom_1_addr        (getelementptr    ) [ 001001000000000000]
trunc_ln111            (trunc            ) [ 001001000000000000]
p_Val2_s               (load             ) [ 001000111111100000]
p_Val2_1               (load             ) [ 001000111111100000]
p_Val2_3               (load             ) [ 001000100000000000]
p_Val2_4               (sub              ) [ 001000100000000000]
p_Val2_18              (load             ) [ 001000111000000000]
p_Val2_19              (load             ) [ 001000111000000000]
sub_ln111              (sub              ) [ 001000111111111110]
rhs_V                  (sext             ) [ 000000000000000000]
rhs_V_3                (sext             ) [ 000000000000000000]
lhs_V                  (sext             ) [ 000000000000000000]
ret_V                  (add              ) [ 001000010000000000]
ret_V_3                (sub              ) [ 001000010000000000]
tmp                    (bitselect        ) [ 001000011000000000]
trunc_ln1148_2         (partselect       ) [ 001000011000000000]
lhs_V_4                (sext             ) [ 000000000000000000]
ret_V_1                (add              ) [ 001000010000000000]
ret_V_2                (sub              ) [ 001000010000000000]
tmp_2                  (bitselect        ) [ 001000011000000000]
trunc_ln1148_5         (partselect       ) [ 001000011000000000]
trunc_ln1148_7         (partselect       ) [ 001000010000000000]
tmp_4                  (bitselect        ) [ 001000011000000000]
trunc_ln1148_3         (partselect       ) [ 001000011000000000]
zext_ln1148            (zext             ) [ 000000000000000000]
zext_ln1148_2          (zext             ) [ 000000000000000000]
sub_ln1148             (sub              ) [ 000000000000000000]
trunc_ln1148_1         (partselect       ) [ 001000001000000000]
zext_ln1148_1          (zext             ) [ 000000000000000000]
sub_ln1148_2           (sub              ) [ 000000000000000000]
trunc_ln1148_4         (partselect       ) [ 001000001000000000]
r_V                    (sub              ) [ 000000000000000000]
tmp_3                  (bitselect        ) [ 000000000000000000]
sub_ln1148_4           (sub              ) [ 000000000000000000]
trunc_ln1148_8         (partselect       ) [ 000000000000000000]
select_ln1148_3        (select           ) [ 001000001000000000]
sub_ln1148_5           (sub              ) [ 000000000000000000]
trunc_ln1148_s         (partselect       ) [ 001000001000000000]
sub_ln1148_1           (sub              ) [ 000000000000000000]
f_M_real_V             (select           ) [ 001000000111100000]
sub_ln1148_3           (sub              ) [ 000000000000000000]
f_M_imag_V             (select           ) [ 001000000111100000]
sub_ln1148_6           (sub              ) [ 000000000000000000]
select_ln1148_4        (select           ) [ 001000000100000000]
zext_ln1116            (zext             ) [ 001000000111000000]
sext_ln1118            (sext             ) [ 001000000110000000]
sext_ln1118_2          (sext             ) [ 001000000111000000]
sext_ln1118_1          (sext             ) [ 001000000011000000]
r_V_1                  (mul              ) [ 001000000001000000]
mul_ln1192             (mul              ) [ 001000000001000000]
mul_ln1193             (mul              ) [ 000000000000000000]
ret_V_4                (sub              ) [ 001000000000100000]
r_V_2                  (mul              ) [ 000000000000000000]
ret_V_5                (add              ) [ 001000000000100000]
p_r_V                  (partselect       ) [ 000000000000000000]
p_Val2_15              (partselect       ) [ 000000000000000000]
cdata1_M_real_V_1      (add              ) [ 001000000000011000]
cdata1_M_imag_V_1      (add              ) [ 001000000000011000]
cdata2_M_real_V_1      (sub              ) [ 001000000000011000]
cdata2_M_imag_V_1      (sub              ) [ 001000000000011000]
cdata1_M_real_V        (add              ) [ 001000000000011000]
cdata1_M_imag_V        (sub              ) [ 001000000000011000]
cdata2_M_real_V        (load             ) [ 001000000000011000]
cdata2_M_imag_V        (load             ) [ 001000000000011000]
br_ln0                 (br               ) [ 001111111111111110]
br_ln95                (br               ) [ 001111111111111110]
t_V_7                  (phi              ) [ 001000000000001000]
t_V_6                  (phi              ) [ 001000000000001000]
t_V_5                  (phi              ) [ 001000000000001000]
t_V_4                  (phi              ) [ 001000000000001000]
sext_ln1148_6          (sext             ) [ 000000000000000000]
sext_ln1148_4          (sext             ) [ 000000000000000000]
sext_ln1148_2          (sext             ) [ 000000000000000000]
sext_ln1148            (sext             ) [ 000000000000000000]
tmp_5                  (bitselect        ) [ 001000000000000100]
sub_ln1148_7           (sub              ) [ 000000000000000000]
trunc_ln1148_6         (partselect       ) [ 001000000000000100]
trunc_ln1148_9         (partselect       ) [ 001000000000000100]
tmp_6                  (bitselect        ) [ 001000000000000100]
sub_ln1148_9           (sub              ) [ 000000000000000000]
trunc_ln1148_10        (partselect       ) [ 001000000000000100]
trunc_ln1148_11        (partselect       ) [ 001000000000000100]
tmp_7                  (bitselect        ) [ 001000000000000100]
sub_ln1148_11          (sub              ) [ 000000000000000000]
trunc_ln1148_12        (partselect       ) [ 001000000000000100]
trunc_ln1148_13        (partselect       ) [ 001000000000000100]
tmp_8                  (bitselect        ) [ 001000000000000100]
sub_ln1148_13          (sub              ) [ 000000000000000000]
trunc_ln1148_14        (partselect       ) [ 001000000000000100]
trunc_ln1148_15        (partselect       ) [ 001000000000000100]
sext_ln1148_1          (sext             ) [ 000000000000000000]
sub_ln1148_8           (sub              ) [ 000000000000000000]
tmp_M_real_V           (select           ) [ 001000000000000010]
sext_ln1148_3          (sext             ) [ 000000000000000000]
sub_ln1148_10          (sub              ) [ 000000000000000000]
tmp_M_imag_V           (select           ) [ 001000000000000010]
sext_ln1148_5          (sext             ) [ 000000000000000000]
sub_ln1148_12          (sub              ) [ 000000000000000000]
select_ln1148          (select           ) [ 001000000000000010]
sext_ln1148_7          (sext             ) [ 000000000000000000]
sub_ln1148_14          (sub              ) [ 000000000000000000]
select_ln1148_5        (select           ) [ 001000000000000010]
specloopname_ln87      (specloopname     ) [ 000000000000000000]
tmp_1                  (specregionbegin  ) [ 000000000000000000]
specpipeline_ln88      (specpipeline     ) [ 000000000000000000]
write_ln110            (write            ) [ 000000000000000000]
zext_ln111             (zext             ) [ 000000000000000000]
real_spectrum_hi_buf   (getelementptr    ) [ 000000000000000000]
store_ln112            (store            ) [ 000000000000000000]
real_spectrum_hi_buf_2 (getelementptr    ) [ 000000000000000000]
store_ln112            (store            ) [ 000000000000000000]
empty_44               (specregionend    ) [ 000000000000000000]
br_ln87                (br               ) [ 011111111111111110]
ret_ln0                (ret              ) [ 000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="real_spectrum_lo_V_M_real_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="real_spectrum_lo_V_M_real_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="real_spectrum_lo_V_M_imag_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="real_spectrum_lo_V_M_imag_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="real_spectrum_hi_buf_i_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="real_spectrum_hi_buf_i_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="real_spectrum_hi_buf_i_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="real_spectrum_hi_buf_i_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="descramble_buf_1_M_real_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="descramble_buf_1_M_real_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="descramble_buf_1_M_imag_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="descramble_buf_1_M_imag_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="descramble_buf_0_M_real_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="descramble_buf_0_M_real_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="descramble_buf_0_M_imag_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="descramble_buf_0_M_imag_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="twid_rom_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="twid_rom_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="twid_rom_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="twid_rom_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str98"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str99"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str100"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str101"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str102"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str103"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str91"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str92"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str93"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str94"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str95"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str96"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i17.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i17.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i18.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i31.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P.i16P"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="108" class="1004" name="write_ln110_write_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="0" slack="0"/>
<pin id="110" dir="0" index="1" bw="16" slack="0"/>
<pin id="111" dir="0" index="2" bw="16" slack="0"/>
<pin id="112" dir="0" index="3" bw="16" slack="1"/>
<pin id="113" dir="0" index="4" bw="16" slack="1"/>
<pin id="114" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln110/16 "/>
</bind>
</comp>

<comp id="118" class="1004" name="descramble_buf_1_M_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="16" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="1" slack="0"/>
<pin id="122" dir="1" index="3" bw="8" slack="10"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="descramble_buf_1_M/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="descramble_buf_1_M_1_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="16" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="1" slack="0"/>
<pin id="130" dir="1" index="3" bw="8" slack="10"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="descramble_buf_1_M_1/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="descramble_buf_1_M_3_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="16" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="8" slack="0"/>
<pin id="138" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="descramble_buf_1_M_3/3 "/>
</bind>
</comp>

<comp id="141" class="1004" name="grp_access_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="8" slack="0"/>
<pin id="143" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="0" slack="10"/>
<pin id="216" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="217" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="218" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="3" bw="16" slack="1"/>
<pin id="219" dir="1" index="7" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_2/3 cdata2_M_imag_V/11 "/>
</bind>
</comp>

<comp id="147" class="1004" name="descramble_buf_0_M_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="16" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="9" slack="0"/>
<pin id="151" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="descramble_buf_0_M/4 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_access_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="8" slack="0"/>
<pin id="156" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_s/4 "/>
</bind>
</comp>

<comp id="160" class="1004" name="descramble_buf_0_M_1_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="16" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="9" slack="0"/>
<pin id="164" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="descramble_buf_0_M_1/4 "/>
</bind>
</comp>

<comp id="167" class="1004" name="grp_access_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="8" slack="0"/>
<pin id="169" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="170" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_1/4 "/>
</bind>
</comp>

<comp id="173" class="1004" name="descramble_buf_1_M_2_gep_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="16" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="0" index="2" bw="8" slack="1"/>
<pin id="177" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="descramble_buf_1_M_2/4 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_access_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="8" slack="0"/>
<pin id="182" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="183" dir="0" index="2" bw="0" slack="10"/>
<pin id="212" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="213" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="214" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="3" bw="16" slack="1"/>
<pin id="215" dir="1" index="7" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_3/4 cdata2_M_real_V/11 "/>
</bind>
</comp>

<comp id="186" class="1004" name="twid_rom_0_addr_gep_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="15" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="0" index="2" bw="9" slack="0"/>
<pin id="190" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="twid_rom_0_addr/4 "/>
</bind>
</comp>

<comp id="193" class="1004" name="grp_access_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="8" slack="0"/>
<pin id="195" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="196" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="3" bw="15" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_18/4 "/>
</bind>
</comp>

<comp id="199" class="1004" name="twid_rom_1_addr_gep_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="16" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="0" index="2" bw="9" slack="0"/>
<pin id="203" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="twid_rom_1_addr/4 "/>
</bind>
</comp>

<comp id="206" class="1004" name="grp_access_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="8" slack="0"/>
<pin id="208" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="209" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="3" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_19/4 "/>
</bind>
</comp>

<comp id="220" class="1004" name="real_spectrum_hi_buf_gep_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="16" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="0" index="2" bw="8" slack="0"/>
<pin id="224" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="real_spectrum_hi_buf/16 "/>
</bind>
</comp>

<comp id="227" class="1004" name="store_ln112_access_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="8" slack="0"/>
<pin id="229" dir="0" index="1" bw="16" slack="1"/>
<pin id="230" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="231" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln112/16 "/>
</bind>
</comp>

<comp id="233" class="1004" name="real_spectrum_hi_buf_2_gep_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="16" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="0" index="2" bw="8" slack="0"/>
<pin id="237" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="real_spectrum_hi_buf_2/16 "/>
</bind>
</comp>

<comp id="240" class="1004" name="store_ln112_access_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="8" slack="0"/>
<pin id="242" dir="0" index="1" bw="16" slack="1"/>
<pin id="243" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="244" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln112/16 "/>
</bind>
</comp>

<comp id="246" class="1005" name="i2_0_i_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="9" slack="1"/>
<pin id="248" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i2_0_i (phireg) "/>
</bind>
</comp>

<comp id="250" class="1004" name="i2_0_i_phi_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="1"/>
<pin id="252" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="253" dir="0" index="2" bw="9" slack="0"/>
<pin id="254" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="255" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i2_0_i/2 "/>
</bind>
</comp>

<comp id="258" class="1005" name="t_V_7_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="260" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="t_V_7 (phireg) "/>
</bind>
</comp>

<comp id="261" class="1004" name="t_V_7_phi_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="16" slack="2"/>
<pin id="263" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="264" dir="0" index="2" bw="16" slack="2"/>
<pin id="265" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="266" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_7/14 "/>
</bind>
</comp>

<comp id="267" class="1005" name="t_V_6_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="269" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="t_V_6 (phireg) "/>
</bind>
</comp>

<comp id="270" class="1004" name="t_V_6_phi_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="16" slack="2"/>
<pin id="272" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="273" dir="0" index="2" bw="16" slack="2"/>
<pin id="274" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="275" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_6/14 "/>
</bind>
</comp>

<comp id="276" class="1005" name="t_V_5_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="278" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="t_V_5 (phireg) "/>
</bind>
</comp>

<comp id="279" class="1004" name="t_V_5_phi_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="16" slack="2"/>
<pin id="281" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="282" dir="0" index="2" bw="16" slack="2"/>
<pin id="283" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="284" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_5/14 "/>
</bind>
</comp>

<comp id="285" class="1005" name="t_V_4_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="287" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="t_V_4 (phireg) "/>
</bind>
</comp>

<comp id="288" class="1004" name="t_V_4_phi_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="16" slack="2"/>
<pin id="290" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="291" dir="0" index="2" bw="16" slack="2"/>
<pin id="292" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="293" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_4/14 "/>
</bind>
</comp>

<comp id="294" class="1004" name="icmp_ln87_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="9" slack="0"/>
<pin id="296" dir="0" index="1" bw="9" slack="0"/>
<pin id="297" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln87/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="i_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="9" slack="0"/>
<pin id="302" dir="0" index="1" bw="1" slack="0"/>
<pin id="303" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="icmp_ln91_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="9" slack="0"/>
<pin id="308" dir="0" index="1" bw="9" slack="0"/>
<pin id="309" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln91/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="trunc_ln96_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="9" slack="0"/>
<pin id="314" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln96/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="sub_ln96_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="0" index="1" bw="8" slack="0"/>
<pin id="319" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln96/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="zext_ln96_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="8" slack="1"/>
<pin id="324" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln96/3 "/>
</bind>
</comp>

<comp id="326" class="1004" name="zext_ln1265_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="9" slack="2"/>
<pin id="328" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1265/4 "/>
</bind>
</comp>

<comp id="334" class="1004" name="trunc_ln111_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="9" slack="2"/>
<pin id="336" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln111/4 "/>
</bind>
</comp>

<comp id="338" class="1004" name="p_Val2_4_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="0" index="1" bw="16" slack="1"/>
<pin id="341" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_4/5 "/>
</bind>
</comp>

<comp id="343" class="1004" name="sub_ln111_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="1" slack="0"/>
<pin id="345" dir="0" index="1" bw="8" slack="1"/>
<pin id="346" dir="1" index="2" bw="8" slack="11"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln111/5 "/>
</bind>
</comp>

<comp id="348" class="1004" name="rhs_V_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="16" slack="1"/>
<pin id="350" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V/6 "/>
</bind>
</comp>

<comp id="351" class="1004" name="rhs_V_3_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="16" slack="1"/>
<pin id="353" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_3/6 "/>
</bind>
</comp>

<comp id="354" class="1004" name="lhs_V_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="16" slack="1"/>
<pin id="356" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V/6 "/>
</bind>
</comp>

<comp id="357" class="1004" name="ret_V_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="16" slack="0"/>
<pin id="359" dir="0" index="1" bw="16" slack="0"/>
<pin id="360" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/6 "/>
</bind>
</comp>

<comp id="363" class="1004" name="ret_V_3_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="16" slack="0"/>
<pin id="365" dir="0" index="1" bw="16" slack="0"/>
<pin id="366" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_3/6 "/>
</bind>
</comp>

<comp id="369" class="1004" name="tmp_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="0"/>
<pin id="371" dir="0" index="1" bw="17" slack="0"/>
<pin id="372" dir="0" index="2" bw="6" slack="0"/>
<pin id="373" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/6 "/>
</bind>
</comp>

<comp id="377" class="1004" name="trunc_ln1148_2_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="16" slack="0"/>
<pin id="379" dir="0" index="1" bw="17" slack="0"/>
<pin id="380" dir="0" index="2" bw="1" slack="0"/>
<pin id="381" dir="0" index="3" bw="6" slack="0"/>
<pin id="382" dir="1" index="4" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1148_2/6 "/>
</bind>
</comp>

<comp id="387" class="1004" name="lhs_V_4_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="16" slack="1"/>
<pin id="389" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_4/6 "/>
</bind>
</comp>

<comp id="390" class="1004" name="ret_V_1_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="16" slack="0"/>
<pin id="392" dir="0" index="1" bw="16" slack="0"/>
<pin id="393" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_1/6 "/>
</bind>
</comp>

<comp id="396" class="1004" name="ret_V_2_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="16" slack="0"/>
<pin id="398" dir="0" index="1" bw="16" slack="0"/>
<pin id="399" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_2/6 "/>
</bind>
</comp>

<comp id="402" class="1004" name="tmp_2_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="0"/>
<pin id="404" dir="0" index="1" bw="17" slack="0"/>
<pin id="405" dir="0" index="2" bw="6" slack="0"/>
<pin id="406" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/6 "/>
</bind>
</comp>

<comp id="410" class="1004" name="trunc_ln1148_5_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="16" slack="0"/>
<pin id="412" dir="0" index="1" bw="17" slack="0"/>
<pin id="413" dir="0" index="2" bw="1" slack="0"/>
<pin id="414" dir="0" index="3" bw="6" slack="0"/>
<pin id="415" dir="1" index="4" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1148_5/6 "/>
</bind>
</comp>

<comp id="420" class="1004" name="trunc_ln1148_7_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="16" slack="0"/>
<pin id="422" dir="0" index="1" bw="17" slack="0"/>
<pin id="423" dir="0" index="2" bw="1" slack="0"/>
<pin id="424" dir="0" index="3" bw="6" slack="0"/>
<pin id="425" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1148_7/6 "/>
</bind>
</comp>

<comp id="430" class="1004" name="tmp_4_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="0"/>
<pin id="432" dir="0" index="1" bw="17" slack="0"/>
<pin id="433" dir="0" index="2" bw="6" slack="0"/>
<pin id="434" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/6 "/>
</bind>
</comp>

<comp id="438" class="1004" name="trunc_ln1148_3_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="16" slack="0"/>
<pin id="440" dir="0" index="1" bw="17" slack="0"/>
<pin id="441" dir="0" index="2" bw="1" slack="0"/>
<pin id="442" dir="0" index="3" bw="6" slack="0"/>
<pin id="443" dir="1" index="4" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1148_3/6 "/>
</bind>
</comp>

<comp id="448" class="1004" name="zext_ln1148_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="17" slack="1"/>
<pin id="450" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1148/7 "/>
</bind>
</comp>

<comp id="451" class="1004" name="zext_ln1148_2_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="17" slack="1"/>
<pin id="453" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1148_2/7 "/>
</bind>
</comp>

<comp id="454" class="1004" name="sub_ln1148_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="1" slack="0"/>
<pin id="456" dir="0" index="1" bw="17" slack="0"/>
<pin id="457" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1148/7 "/>
</bind>
</comp>

<comp id="460" class="1004" name="trunc_ln1148_1_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="16" slack="0"/>
<pin id="462" dir="0" index="1" bw="18" slack="0"/>
<pin id="463" dir="0" index="2" bw="1" slack="0"/>
<pin id="464" dir="0" index="3" bw="6" slack="0"/>
<pin id="465" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1148_1/7 "/>
</bind>
</comp>

<comp id="470" class="1004" name="zext_ln1148_1_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="17" slack="1"/>
<pin id="472" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1148_1/7 "/>
</bind>
</comp>

<comp id="473" class="1004" name="sub_ln1148_2_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="1" slack="0"/>
<pin id="475" dir="0" index="1" bw="17" slack="0"/>
<pin id="476" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1148_2/7 "/>
</bind>
</comp>

<comp id="479" class="1004" name="trunc_ln1148_4_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="16" slack="0"/>
<pin id="481" dir="0" index="1" bw="18" slack="0"/>
<pin id="482" dir="0" index="2" bw="1" slack="0"/>
<pin id="483" dir="0" index="3" bw="6" slack="0"/>
<pin id="484" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1148_4/7 "/>
</bind>
</comp>

<comp id="489" class="1004" name="r_V_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="1" slack="0"/>
<pin id="491" dir="0" index="1" bw="17" slack="1"/>
<pin id="492" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V/7 "/>
</bind>
</comp>

<comp id="494" class="1004" name="tmp_3_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="1" slack="0"/>
<pin id="496" dir="0" index="1" bw="17" slack="0"/>
<pin id="497" dir="0" index="2" bw="6" slack="0"/>
<pin id="498" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/7 "/>
</bind>
</comp>

<comp id="502" class="1004" name="sub_ln1148_4_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="0"/>
<pin id="504" dir="0" index="1" bw="16" slack="1"/>
<pin id="505" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1148_4/7 "/>
</bind>
</comp>

<comp id="507" class="1004" name="trunc_ln1148_8_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="16" slack="0"/>
<pin id="509" dir="0" index="1" bw="17" slack="0"/>
<pin id="510" dir="0" index="2" bw="1" slack="0"/>
<pin id="511" dir="0" index="3" bw="6" slack="0"/>
<pin id="512" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1148_8/7 "/>
</bind>
</comp>

<comp id="517" class="1004" name="select_ln1148_3_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="1" slack="0"/>
<pin id="519" dir="0" index="1" bw="16" slack="0"/>
<pin id="520" dir="0" index="2" bw="16" slack="0"/>
<pin id="521" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1148_3/7 "/>
</bind>
</comp>

<comp id="525" class="1004" name="sub_ln1148_5_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="1" slack="0"/>
<pin id="527" dir="0" index="1" bw="17" slack="0"/>
<pin id="528" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1148_5/7 "/>
</bind>
</comp>

<comp id="531" class="1004" name="trunc_ln1148_s_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="16" slack="0"/>
<pin id="533" dir="0" index="1" bw="18" slack="0"/>
<pin id="534" dir="0" index="2" bw="1" slack="0"/>
<pin id="535" dir="0" index="3" bw="6" slack="0"/>
<pin id="536" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1148_s/7 "/>
</bind>
</comp>

<comp id="541" class="1004" name="sub_ln1148_1_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="1" slack="0"/>
<pin id="543" dir="0" index="1" bw="16" slack="1"/>
<pin id="544" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1148_1/8 "/>
</bind>
</comp>

<comp id="546" class="1004" name="f_M_real_V_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="1" slack="2"/>
<pin id="548" dir="0" index="1" bw="16" slack="0"/>
<pin id="549" dir="0" index="2" bw="16" slack="2"/>
<pin id="550" dir="1" index="3" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="f_M_real_V/8 "/>
</bind>
</comp>

<comp id="552" class="1004" name="sub_ln1148_3_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="0"/>
<pin id="554" dir="0" index="1" bw="16" slack="1"/>
<pin id="555" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1148_3/8 "/>
</bind>
</comp>

<comp id="557" class="1004" name="f_M_imag_V_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="1" slack="2"/>
<pin id="559" dir="0" index="1" bw="16" slack="0"/>
<pin id="560" dir="0" index="2" bw="16" slack="2"/>
<pin id="561" dir="1" index="3" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="f_M_imag_V/8 "/>
</bind>
</comp>

<comp id="563" class="1004" name="sub_ln1148_6_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="1" slack="0"/>
<pin id="565" dir="0" index="1" bw="16" slack="1"/>
<pin id="566" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1148_6/8 "/>
</bind>
</comp>

<comp id="568" class="1004" name="select_ln1148_4_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="1" slack="2"/>
<pin id="570" dir="0" index="1" bw="16" slack="0"/>
<pin id="571" dir="0" index="2" bw="16" slack="2"/>
<pin id="572" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1148_4/8 "/>
</bind>
</comp>

<comp id="574" class="1004" name="zext_ln1116_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="15" slack="3"/>
<pin id="576" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116/8 "/>
</bind>
</comp>

<comp id="577" class="1004" name="sext_ln1118_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="16" slack="1"/>
<pin id="579" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/8 "/>
</bind>
</comp>

<comp id="580" class="1004" name="sext_ln1118_2_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="16" slack="3"/>
<pin id="582" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_2/8 "/>
</bind>
</comp>

<comp id="583" class="1004" name="sext_ln1118_1_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="16" slack="1"/>
<pin id="585" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_1/9 "/>
</bind>
</comp>

<comp id="586" class="1004" name="p_r_V_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="16" slack="0"/>
<pin id="588" dir="0" index="1" bw="31" slack="1"/>
<pin id="589" dir="0" index="2" bw="5" slack="0"/>
<pin id="590" dir="0" index="3" bw="6" slack="0"/>
<pin id="591" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_r_V/12 "/>
</bind>
</comp>

<comp id="595" class="1004" name="p_Val2_15_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="16" slack="0"/>
<pin id="597" dir="0" index="1" bw="31" slack="1"/>
<pin id="598" dir="0" index="2" bw="5" slack="0"/>
<pin id="599" dir="0" index="3" bw="6" slack="0"/>
<pin id="600" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_15/12 "/>
</bind>
</comp>

<comp id="604" class="1004" name="cdata1_M_real_V_1_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="16" slack="4"/>
<pin id="606" dir="0" index="1" bw="16" slack="0"/>
<pin id="607" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="cdata1_M_real_V_1/12 "/>
</bind>
</comp>

<comp id="609" class="1004" name="cdata1_M_imag_V_1_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="16" slack="4"/>
<pin id="611" dir="0" index="1" bw="16" slack="0"/>
<pin id="612" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="cdata1_M_imag_V_1/12 "/>
</bind>
</comp>

<comp id="614" class="1004" name="cdata2_M_real_V_1_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="16" slack="4"/>
<pin id="616" dir="0" index="1" bw="16" slack="0"/>
<pin id="617" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="cdata2_M_real_V_1/12 "/>
</bind>
</comp>

<comp id="619" class="1004" name="cdata2_M_imag_V_1_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="16" slack="0"/>
<pin id="621" dir="0" index="1" bw="16" slack="4"/>
<pin id="622" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="cdata2_M_imag_V_1/12 "/>
</bind>
</comp>

<comp id="624" class="1004" name="cdata1_M_real_V_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="16" slack="7"/>
<pin id="626" dir="0" index="1" bw="16" slack="7"/>
<pin id="627" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="cdata1_M_real_V/12 "/>
</bind>
</comp>

<comp id="628" class="1004" name="cdata1_M_imag_V_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="16" slack="7"/>
<pin id="630" dir="0" index="1" bw="16" slack="7"/>
<pin id="631" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="cdata1_M_imag_V/12 "/>
</bind>
</comp>

<comp id="632" class="1004" name="sext_ln1148_6_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="16" slack="0"/>
<pin id="634" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1148_6/14 "/>
</bind>
</comp>

<comp id="636" class="1004" name="sext_ln1148_4_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="16" slack="0"/>
<pin id="638" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1148_4/14 "/>
</bind>
</comp>

<comp id="640" class="1004" name="sext_ln1148_2_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="16" slack="0"/>
<pin id="642" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1148_2/14 "/>
</bind>
</comp>

<comp id="644" class="1004" name="sext_ln1148_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="16" slack="0"/>
<pin id="646" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1148/14 "/>
</bind>
</comp>

<comp id="648" class="1004" name="tmp_5_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="1" slack="0"/>
<pin id="650" dir="0" index="1" bw="16" slack="0"/>
<pin id="651" dir="0" index="2" bw="5" slack="0"/>
<pin id="652" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/14 "/>
</bind>
</comp>

<comp id="656" class="1004" name="sub_ln1148_7_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="1" slack="0"/>
<pin id="658" dir="0" index="1" bw="16" slack="0"/>
<pin id="659" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1148_7/14 "/>
</bind>
</comp>

<comp id="662" class="1004" name="trunc_ln1148_6_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="16" slack="0"/>
<pin id="664" dir="0" index="1" bw="17" slack="0"/>
<pin id="665" dir="0" index="2" bw="1" slack="0"/>
<pin id="666" dir="0" index="3" bw="6" slack="0"/>
<pin id="667" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1148_6/14 "/>
</bind>
</comp>

<comp id="672" class="1004" name="trunc_ln1148_9_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="15" slack="0"/>
<pin id="674" dir="0" index="1" bw="16" slack="0"/>
<pin id="675" dir="0" index="2" bw="1" slack="0"/>
<pin id="676" dir="0" index="3" bw="5" slack="0"/>
<pin id="677" dir="1" index="4" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1148_9/14 "/>
</bind>
</comp>

<comp id="682" class="1004" name="tmp_6_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="1" slack="0"/>
<pin id="684" dir="0" index="1" bw="16" slack="0"/>
<pin id="685" dir="0" index="2" bw="5" slack="0"/>
<pin id="686" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/14 "/>
</bind>
</comp>

<comp id="690" class="1004" name="sub_ln1148_9_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="1" slack="0"/>
<pin id="692" dir="0" index="1" bw="16" slack="0"/>
<pin id="693" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1148_9/14 "/>
</bind>
</comp>

<comp id="696" class="1004" name="trunc_ln1148_10_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="16" slack="0"/>
<pin id="698" dir="0" index="1" bw="17" slack="0"/>
<pin id="699" dir="0" index="2" bw="1" slack="0"/>
<pin id="700" dir="0" index="3" bw="6" slack="0"/>
<pin id="701" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1148_10/14 "/>
</bind>
</comp>

<comp id="706" class="1004" name="trunc_ln1148_11_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="15" slack="0"/>
<pin id="708" dir="0" index="1" bw="16" slack="0"/>
<pin id="709" dir="0" index="2" bw="1" slack="0"/>
<pin id="710" dir="0" index="3" bw="5" slack="0"/>
<pin id="711" dir="1" index="4" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1148_11/14 "/>
</bind>
</comp>

<comp id="716" class="1004" name="tmp_7_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="1" slack="0"/>
<pin id="718" dir="0" index="1" bw="16" slack="0"/>
<pin id="719" dir="0" index="2" bw="5" slack="0"/>
<pin id="720" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/14 "/>
</bind>
</comp>

<comp id="724" class="1004" name="sub_ln1148_11_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="1" slack="0"/>
<pin id="726" dir="0" index="1" bw="16" slack="0"/>
<pin id="727" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1148_11/14 "/>
</bind>
</comp>

<comp id="730" class="1004" name="trunc_ln1148_12_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="16" slack="0"/>
<pin id="732" dir="0" index="1" bw="17" slack="0"/>
<pin id="733" dir="0" index="2" bw="1" slack="0"/>
<pin id="734" dir="0" index="3" bw="6" slack="0"/>
<pin id="735" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1148_12/14 "/>
</bind>
</comp>

<comp id="740" class="1004" name="trunc_ln1148_13_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="15" slack="0"/>
<pin id="742" dir="0" index="1" bw="16" slack="0"/>
<pin id="743" dir="0" index="2" bw="1" slack="0"/>
<pin id="744" dir="0" index="3" bw="5" slack="0"/>
<pin id="745" dir="1" index="4" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1148_13/14 "/>
</bind>
</comp>

<comp id="750" class="1004" name="tmp_8_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="1" slack="0"/>
<pin id="752" dir="0" index="1" bw="16" slack="0"/>
<pin id="753" dir="0" index="2" bw="5" slack="0"/>
<pin id="754" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/14 "/>
</bind>
</comp>

<comp id="758" class="1004" name="sub_ln1148_13_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="1" slack="0"/>
<pin id="760" dir="0" index="1" bw="16" slack="0"/>
<pin id="761" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1148_13/14 "/>
</bind>
</comp>

<comp id="764" class="1004" name="trunc_ln1148_14_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="16" slack="0"/>
<pin id="766" dir="0" index="1" bw="17" slack="0"/>
<pin id="767" dir="0" index="2" bw="1" slack="0"/>
<pin id="768" dir="0" index="3" bw="6" slack="0"/>
<pin id="769" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1148_14/14 "/>
</bind>
</comp>

<comp id="774" class="1004" name="trunc_ln1148_15_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="15" slack="0"/>
<pin id="776" dir="0" index="1" bw="16" slack="0"/>
<pin id="777" dir="0" index="2" bw="1" slack="0"/>
<pin id="778" dir="0" index="3" bw="5" slack="0"/>
<pin id="779" dir="1" index="4" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1148_15/14 "/>
</bind>
</comp>

<comp id="784" class="1004" name="sext_ln1148_1_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="15" slack="1"/>
<pin id="786" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1148_1/15 "/>
</bind>
</comp>

<comp id="787" class="1004" name="sub_ln1148_8_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="1" slack="0"/>
<pin id="789" dir="0" index="1" bw="16" slack="1"/>
<pin id="790" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1148_8/15 "/>
</bind>
</comp>

<comp id="792" class="1004" name="tmp_M_real_V_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="1" slack="1"/>
<pin id="794" dir="0" index="1" bw="16" slack="0"/>
<pin id="795" dir="0" index="2" bw="16" slack="0"/>
<pin id="796" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_M_real_V/15 "/>
</bind>
</comp>

<comp id="799" class="1004" name="sext_ln1148_3_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="15" slack="1"/>
<pin id="801" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1148_3/15 "/>
</bind>
</comp>

<comp id="802" class="1004" name="sub_ln1148_10_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="1" slack="0"/>
<pin id="804" dir="0" index="1" bw="16" slack="1"/>
<pin id="805" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1148_10/15 "/>
</bind>
</comp>

<comp id="807" class="1004" name="tmp_M_imag_V_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="1" slack="1"/>
<pin id="809" dir="0" index="1" bw="16" slack="0"/>
<pin id="810" dir="0" index="2" bw="16" slack="0"/>
<pin id="811" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_M_imag_V/15 "/>
</bind>
</comp>

<comp id="814" class="1004" name="sext_ln1148_5_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="15" slack="1"/>
<pin id="816" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1148_5/15 "/>
</bind>
</comp>

<comp id="817" class="1004" name="sub_ln1148_12_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="1" slack="0"/>
<pin id="819" dir="0" index="1" bw="16" slack="1"/>
<pin id="820" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1148_12/15 "/>
</bind>
</comp>

<comp id="822" class="1004" name="select_ln1148_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="1" slack="1"/>
<pin id="824" dir="0" index="1" bw="16" slack="0"/>
<pin id="825" dir="0" index="2" bw="16" slack="0"/>
<pin id="826" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1148/15 "/>
</bind>
</comp>

<comp id="829" class="1004" name="sext_ln1148_7_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="15" slack="1"/>
<pin id="831" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1148_7/15 "/>
</bind>
</comp>

<comp id="832" class="1004" name="sub_ln1148_14_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="1" slack="0"/>
<pin id="834" dir="0" index="1" bw="16" slack="1"/>
<pin id="835" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1148_14/15 "/>
</bind>
</comp>

<comp id="837" class="1004" name="select_ln1148_5_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="1" slack="1"/>
<pin id="839" dir="0" index="1" bw="16" slack="0"/>
<pin id="840" dir="0" index="2" bw="16" slack="0"/>
<pin id="841" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1148_5/15 "/>
</bind>
</comp>

<comp id="844" class="1004" name="zext_ln111_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="8" slack="11"/>
<pin id="846" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln111/16 "/>
</bind>
</comp>

<comp id="849" class="1007" name="grp_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="15" slack="0"/>
<pin id="851" dir="0" index="1" bw="16" slack="0"/>
<pin id="852" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_1/8 "/>
</bind>
</comp>

<comp id="855" class="1007" name="grp_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="16" slack="0"/>
<pin id="857" dir="0" index="1" bw="16" slack="0"/>
<pin id="858" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192/8 "/>
</bind>
</comp>

<comp id="861" class="1007" name="grp_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="16" slack="1"/>
<pin id="863" dir="0" index="1" bw="16" slack="0"/>
<pin id="864" dir="0" index="2" bw="31" slack="2147483647"/>
<pin id="865" dir="1" index="3" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="mulsub(1173) " fcode="mulsub"/>
<opset="mul_ln1193/9 ret_V_4/11 "/>
</bind>
</comp>

<comp id="867" class="1007" name="grp_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="15" slack="1"/>
<pin id="869" dir="0" index="1" bw="16" slack="0"/>
<pin id="870" dir="0" index="2" bw="31" slack="2147483647"/>
<pin id="871" dir="1" index="3" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_2/9 ret_V_5/11 "/>
</bind>
</comp>

<comp id="873" class="1005" name="descramble_buf_1_M_reg_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="8" slack="10"/>
<pin id="875" dir="1" index="1" bw="8" slack="10"/>
</pin_list>
<bind>
<opset="descramble_buf_1_M "/>
</bind>
</comp>

<comp id="878" class="1005" name="descramble_buf_1_M_1_reg_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="8" slack="10"/>
<pin id="880" dir="1" index="1" bw="8" slack="10"/>
</pin_list>
<bind>
<opset="descramble_buf_1_M_1 "/>
</bind>
</comp>

<comp id="883" class="1005" name="icmp_ln87_reg_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="1" slack="1"/>
<pin id="885" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln87 "/>
</bind>
</comp>

<comp id="887" class="1005" name="i_reg_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="9" slack="0"/>
<pin id="889" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="892" class="1005" name="icmp_ln91_reg_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="1" slack="1"/>
<pin id="894" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln91 "/>
</bind>
</comp>

<comp id="896" class="1005" name="sub_ln96_reg_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="8" slack="1"/>
<pin id="898" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln96 "/>
</bind>
</comp>

<comp id="901" class="1005" name="zext_ln96_reg_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="64" slack="1"/>
<pin id="903" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln96 "/>
</bind>
</comp>

<comp id="906" class="1005" name="descramble_buf_1_M_3_reg_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="8" slack="1"/>
<pin id="908" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="descramble_buf_1_M_3 "/>
</bind>
</comp>

<comp id="911" class="1005" name="descramble_buf_0_M_reg_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="8" slack="1"/>
<pin id="913" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="descramble_buf_0_M "/>
</bind>
</comp>

<comp id="916" class="1005" name="descramble_buf_0_M_1_reg_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="8" slack="1"/>
<pin id="918" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="descramble_buf_0_M_1 "/>
</bind>
</comp>

<comp id="921" class="1005" name="descramble_buf_1_M_2_reg_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="8" slack="1"/>
<pin id="923" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="descramble_buf_1_M_2 "/>
</bind>
</comp>

<comp id="926" class="1005" name="p_Val2_2_reg_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="16" slack="1"/>
<pin id="928" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_2 "/>
</bind>
</comp>

<comp id="931" class="1005" name="twid_rom_0_addr_reg_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="8" slack="1"/>
<pin id="933" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="twid_rom_0_addr "/>
</bind>
</comp>

<comp id="936" class="1005" name="twid_rom_1_addr_reg_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="8" slack="1"/>
<pin id="938" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="twid_rom_1_addr "/>
</bind>
</comp>

<comp id="941" class="1005" name="trunc_ln111_reg_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="8" slack="1"/>
<pin id="943" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln111 "/>
</bind>
</comp>

<comp id="946" class="1005" name="p_Val2_s_reg_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="16" slack="1"/>
<pin id="948" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="953" class="1005" name="p_Val2_1_reg_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="16" slack="1"/>
<pin id="955" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_1 "/>
</bind>
</comp>

<comp id="960" class="1005" name="p_Val2_3_reg_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="16" slack="1"/>
<pin id="962" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_3 "/>
</bind>
</comp>

<comp id="965" class="1005" name="p_Val2_4_reg_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="16" slack="1"/>
<pin id="967" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_4 "/>
</bind>
</comp>

<comp id="970" class="1005" name="p_Val2_18_reg_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="15" slack="3"/>
<pin id="972" dir="1" index="1" bw="15" slack="3"/>
</pin_list>
<bind>
<opset="p_Val2_18 "/>
</bind>
</comp>

<comp id="975" class="1005" name="p_Val2_19_reg_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="16" slack="3"/>
<pin id="977" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="p_Val2_19 "/>
</bind>
</comp>

<comp id="980" class="1005" name="sub_ln111_reg_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="8" slack="11"/>
<pin id="982" dir="1" index="1" bw="8" slack="11"/>
</pin_list>
<bind>
<opset="sub_ln111 "/>
</bind>
</comp>

<comp id="985" class="1005" name="ret_V_reg_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="17" slack="1"/>
<pin id="987" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="ret_V "/>
</bind>
</comp>

<comp id="990" class="1005" name="ret_V_3_reg_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="17" slack="1"/>
<pin id="992" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_3 "/>
</bind>
</comp>

<comp id="995" class="1005" name="tmp_reg_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="1" slack="1"/>
<pin id="997" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1000" class="1005" name="trunc_ln1148_2_reg_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="16" slack="2"/>
<pin id="1002" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln1148_2 "/>
</bind>
</comp>

<comp id="1005" class="1005" name="ret_V_1_reg_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="17" slack="1"/>
<pin id="1007" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_1 "/>
</bind>
</comp>

<comp id="1010" class="1005" name="ret_V_2_reg_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="17" slack="1"/>
<pin id="1012" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_2 "/>
</bind>
</comp>

<comp id="1015" class="1005" name="tmp_2_reg_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="1" slack="1"/>
<pin id="1017" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="1020" class="1005" name="trunc_ln1148_5_reg_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="16" slack="2"/>
<pin id="1022" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln1148_5 "/>
</bind>
</comp>

<comp id="1025" class="1005" name="trunc_ln1148_7_reg_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="16" slack="1"/>
<pin id="1027" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1148_7 "/>
</bind>
</comp>

<comp id="1030" class="1005" name="tmp_4_reg_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="1" slack="1"/>
<pin id="1032" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="1035" class="1005" name="trunc_ln1148_3_reg_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="16" slack="2"/>
<pin id="1037" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln1148_3 "/>
</bind>
</comp>

<comp id="1040" class="1005" name="trunc_ln1148_1_reg_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="16" slack="1"/>
<pin id="1042" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1148_1 "/>
</bind>
</comp>

<comp id="1045" class="1005" name="trunc_ln1148_4_reg_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="16" slack="1"/>
<pin id="1047" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1148_4 "/>
</bind>
</comp>

<comp id="1050" class="1005" name="select_ln1148_3_reg_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="16" slack="1"/>
<pin id="1052" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1148_3 "/>
</bind>
</comp>

<comp id="1055" class="1005" name="trunc_ln1148_s_reg_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="16" slack="1"/>
<pin id="1057" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1148_s "/>
</bind>
</comp>

<comp id="1060" class="1005" name="f_M_real_V_reg_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="16" slack="4"/>
<pin id="1062" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="f_M_real_V "/>
</bind>
</comp>

<comp id="1066" class="1005" name="f_M_imag_V_reg_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="16" slack="4"/>
<pin id="1068" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="f_M_imag_V "/>
</bind>
</comp>

<comp id="1072" class="1005" name="select_ln1148_4_reg_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="16" slack="1"/>
<pin id="1074" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1148_4 "/>
</bind>
</comp>

<comp id="1077" class="1005" name="zext_ln1116_reg_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="31" slack="1"/>
<pin id="1079" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1116 "/>
</bind>
</comp>

<comp id="1083" class="1005" name="sext_ln1118_reg_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="31" slack="1"/>
<pin id="1085" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1118 "/>
</bind>
</comp>

<comp id="1089" class="1005" name="sext_ln1118_2_reg_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="31" slack="1"/>
<pin id="1091" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1118_2 "/>
</bind>
</comp>

<comp id="1095" class="1005" name="sext_ln1118_1_reg_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="31" slack="1"/>
<pin id="1097" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1118_1 "/>
</bind>
</comp>

<comp id="1101" class="1005" name="r_V_1_reg_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="31" slack="1"/>
<pin id="1103" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="r_V_1 "/>
</bind>
</comp>

<comp id="1106" class="1005" name="mul_ln1192_reg_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="31" slack="1"/>
<pin id="1108" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192 "/>
</bind>
</comp>

<comp id="1111" class="1005" name="ret_V_4_reg_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="31" slack="1"/>
<pin id="1113" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_4 "/>
</bind>
</comp>

<comp id="1116" class="1005" name="ret_V_5_reg_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="31" slack="1"/>
<pin id="1118" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_5 "/>
</bind>
</comp>

<comp id="1121" class="1005" name="cdata1_M_real_V_1_reg_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="16" slack="2"/>
<pin id="1123" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="cdata1_M_real_V_1 "/>
</bind>
</comp>

<comp id="1126" class="1005" name="cdata1_M_imag_V_1_reg_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="16" slack="2"/>
<pin id="1128" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="cdata1_M_imag_V_1 "/>
</bind>
</comp>

<comp id="1131" class="1005" name="cdata2_M_real_V_1_reg_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="16" slack="2"/>
<pin id="1133" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="cdata2_M_real_V_1 "/>
</bind>
</comp>

<comp id="1136" class="1005" name="cdata2_M_imag_V_1_reg_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="16" slack="2"/>
<pin id="1138" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="cdata2_M_imag_V_1 "/>
</bind>
</comp>

<comp id="1141" class="1005" name="cdata1_M_real_V_reg_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="16" slack="2"/>
<pin id="1143" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="cdata1_M_real_V "/>
</bind>
</comp>

<comp id="1146" class="1005" name="cdata1_M_imag_V_reg_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="16" slack="2"/>
<pin id="1148" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="cdata1_M_imag_V "/>
</bind>
</comp>

<comp id="1151" class="1005" name="cdata2_M_real_V_reg_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="16" slack="2"/>
<pin id="1153" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="cdata2_M_real_V "/>
</bind>
</comp>

<comp id="1156" class="1005" name="cdata2_M_imag_V_reg_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="16" slack="2"/>
<pin id="1158" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="cdata2_M_imag_V "/>
</bind>
</comp>

<comp id="1161" class="1005" name="tmp_5_reg_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="1" slack="1"/>
<pin id="1163" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="1166" class="1005" name="trunc_ln1148_6_reg_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="16" slack="1"/>
<pin id="1168" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1148_6 "/>
</bind>
</comp>

<comp id="1171" class="1005" name="trunc_ln1148_9_reg_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="15" slack="1"/>
<pin id="1173" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1148_9 "/>
</bind>
</comp>

<comp id="1176" class="1005" name="tmp_6_reg_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="1" slack="1"/>
<pin id="1178" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="1181" class="1005" name="trunc_ln1148_10_reg_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="16" slack="1"/>
<pin id="1183" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1148_10 "/>
</bind>
</comp>

<comp id="1186" class="1005" name="trunc_ln1148_11_reg_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="15" slack="1"/>
<pin id="1188" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1148_11 "/>
</bind>
</comp>

<comp id="1191" class="1005" name="tmp_7_reg_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="1" slack="1"/>
<pin id="1193" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="1196" class="1005" name="trunc_ln1148_12_reg_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="16" slack="1"/>
<pin id="1198" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1148_12 "/>
</bind>
</comp>

<comp id="1201" class="1005" name="trunc_ln1148_13_reg_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="15" slack="1"/>
<pin id="1203" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1148_13 "/>
</bind>
</comp>

<comp id="1206" class="1005" name="tmp_8_reg_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="1" slack="1"/>
<pin id="1208" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="1211" class="1005" name="trunc_ln1148_14_reg_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="16" slack="1"/>
<pin id="1213" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1148_14 "/>
</bind>
</comp>

<comp id="1216" class="1005" name="trunc_ln1148_15_reg_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="15" slack="1"/>
<pin id="1218" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1148_15 "/>
</bind>
</comp>

<comp id="1221" class="1005" name="tmp_M_real_V_reg_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="16" slack="1"/>
<pin id="1223" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_M_real_V "/>
</bind>
</comp>

<comp id="1226" class="1005" name="tmp_M_imag_V_reg_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="16" slack="1"/>
<pin id="1228" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_M_imag_V "/>
</bind>
</comp>

<comp id="1231" class="1005" name="select_ln1148_reg_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="16" slack="1"/>
<pin id="1233" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1148 "/>
</bind>
</comp>

<comp id="1236" class="1005" name="select_ln1148_5_reg_1236">
<pin_list>
<pin id="1237" dir="0" index="0" bw="16" slack="1"/>
<pin id="1238" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1148_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="115"><net_src comp="104" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="116"><net_src comp="0" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="117"><net_src comp="2" pin="0"/><net_sink comp="108" pin=2"/></net>

<net id="123"><net_src comp="8" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="54" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="125"><net_src comp="54" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="131"><net_src comp="10" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="54" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="133"><net_src comp="54" pin="0"/><net_sink comp="126" pin=2"/></net>

<net id="139"><net_src comp="10" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="54" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="134" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="152"><net_src comp="12" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="54" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="159"><net_src comp="147" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="165"><net_src comp="14" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="54" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="172"><net_src comp="160" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="178"><net_src comp="8" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="54" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="185"><net_src comp="173" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="191"><net_src comp="16" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="54" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="198"><net_src comp="186" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="204"><net_src comp="18" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="54" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="211"><net_src comp="199" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="225"><net_src comp="4" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="54" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="232"><net_src comp="220" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="238"><net_src comp="6" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="54" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="245"><net_src comp="233" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="249"><net_src comp="56" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="256"><net_src comp="246" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="250" pin="4"/><net_sink comp="246" pin=0"/></net>

<net id="298"><net_src comp="250" pin="4"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="58" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="250" pin="4"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="64" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="250" pin="4"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="56" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="315"><net_src comp="250" pin="4"/><net_sink comp="312" pin=0"/></net>

<net id="320"><net_src comp="66" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="312" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="325"><net_src comp="322" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="329"><net_src comp="246" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="331"><net_src comp="326" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="332"><net_src comp="326" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="333"><net_src comp="326" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="337"><net_src comp="246" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="342"><net_src comp="68" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="347"><net_src comp="66" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="361"><net_src comp="354" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="348" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="367"><net_src comp="348" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="354" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="374"><net_src comp="70" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="375"><net_src comp="357" pin="2"/><net_sink comp="369" pin=1"/></net>

<net id="376"><net_src comp="36" pin="0"/><net_sink comp="369" pin=2"/></net>

<net id="383"><net_src comp="72" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="384"><net_src comp="357" pin="2"/><net_sink comp="377" pin=1"/></net>

<net id="385"><net_src comp="74" pin="0"/><net_sink comp="377" pin=2"/></net>

<net id="386"><net_src comp="36" pin="0"/><net_sink comp="377" pin=3"/></net>

<net id="394"><net_src comp="387" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="351" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="400"><net_src comp="351" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="387" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="407"><net_src comp="70" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="408"><net_src comp="390" pin="2"/><net_sink comp="402" pin=1"/></net>

<net id="409"><net_src comp="36" pin="0"/><net_sink comp="402" pin=2"/></net>

<net id="416"><net_src comp="72" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="417"><net_src comp="390" pin="2"/><net_sink comp="410" pin=1"/></net>

<net id="418"><net_src comp="74" pin="0"/><net_sink comp="410" pin=2"/></net>

<net id="419"><net_src comp="36" pin="0"/><net_sink comp="410" pin=3"/></net>

<net id="426"><net_src comp="72" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="427"><net_src comp="396" pin="2"/><net_sink comp="420" pin=1"/></net>

<net id="428"><net_src comp="74" pin="0"/><net_sink comp="420" pin=2"/></net>

<net id="429"><net_src comp="36" pin="0"/><net_sink comp="420" pin=3"/></net>

<net id="435"><net_src comp="70" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="436"><net_src comp="363" pin="2"/><net_sink comp="430" pin=1"/></net>

<net id="437"><net_src comp="36" pin="0"/><net_sink comp="430" pin=2"/></net>

<net id="444"><net_src comp="72" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="445"><net_src comp="363" pin="2"/><net_sink comp="438" pin=1"/></net>

<net id="446"><net_src comp="74" pin="0"/><net_sink comp="438" pin=2"/></net>

<net id="447"><net_src comp="36" pin="0"/><net_sink comp="438" pin=3"/></net>

<net id="458"><net_src comp="76" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="448" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="466"><net_src comp="78" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="467"><net_src comp="454" pin="2"/><net_sink comp="460" pin=1"/></net>

<net id="468"><net_src comp="74" pin="0"/><net_sink comp="460" pin=2"/></net>

<net id="469"><net_src comp="36" pin="0"/><net_sink comp="460" pin=3"/></net>

<net id="477"><net_src comp="76" pin="0"/><net_sink comp="473" pin=0"/></net>

<net id="478"><net_src comp="470" pin="1"/><net_sink comp="473" pin=1"/></net>

<net id="485"><net_src comp="78" pin="0"/><net_sink comp="479" pin=0"/></net>

<net id="486"><net_src comp="473" pin="2"/><net_sink comp="479" pin=1"/></net>

<net id="487"><net_src comp="74" pin="0"/><net_sink comp="479" pin=2"/></net>

<net id="488"><net_src comp="36" pin="0"/><net_sink comp="479" pin=3"/></net>

<net id="493"><net_src comp="80" pin="0"/><net_sink comp="489" pin=0"/></net>

<net id="499"><net_src comp="70" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="500"><net_src comp="489" pin="2"/><net_sink comp="494" pin=1"/></net>

<net id="501"><net_src comp="36" pin="0"/><net_sink comp="494" pin=2"/></net>

<net id="506"><net_src comp="68" pin="0"/><net_sink comp="502" pin=0"/></net>

<net id="513"><net_src comp="72" pin="0"/><net_sink comp="507" pin=0"/></net>

<net id="514"><net_src comp="489" pin="2"/><net_sink comp="507" pin=1"/></net>

<net id="515"><net_src comp="74" pin="0"/><net_sink comp="507" pin=2"/></net>

<net id="516"><net_src comp="36" pin="0"/><net_sink comp="507" pin=3"/></net>

<net id="522"><net_src comp="494" pin="3"/><net_sink comp="517" pin=0"/></net>

<net id="523"><net_src comp="502" pin="2"/><net_sink comp="517" pin=1"/></net>

<net id="524"><net_src comp="507" pin="4"/><net_sink comp="517" pin=2"/></net>

<net id="529"><net_src comp="76" pin="0"/><net_sink comp="525" pin=0"/></net>

<net id="530"><net_src comp="451" pin="1"/><net_sink comp="525" pin=1"/></net>

<net id="537"><net_src comp="78" pin="0"/><net_sink comp="531" pin=0"/></net>

<net id="538"><net_src comp="525" pin="2"/><net_sink comp="531" pin=1"/></net>

<net id="539"><net_src comp="74" pin="0"/><net_sink comp="531" pin=2"/></net>

<net id="540"><net_src comp="36" pin="0"/><net_sink comp="531" pin=3"/></net>

<net id="545"><net_src comp="68" pin="0"/><net_sink comp="541" pin=0"/></net>

<net id="551"><net_src comp="541" pin="2"/><net_sink comp="546" pin=1"/></net>

<net id="556"><net_src comp="68" pin="0"/><net_sink comp="552" pin=0"/></net>

<net id="562"><net_src comp="552" pin="2"/><net_sink comp="557" pin=1"/></net>

<net id="567"><net_src comp="68" pin="0"/><net_sink comp="563" pin=0"/></net>

<net id="573"><net_src comp="563" pin="2"/><net_sink comp="568" pin=1"/></net>

<net id="592"><net_src comp="82" pin="0"/><net_sink comp="586" pin=0"/></net>

<net id="593"><net_src comp="84" pin="0"/><net_sink comp="586" pin=2"/></net>

<net id="594"><net_src comp="86" pin="0"/><net_sink comp="586" pin=3"/></net>

<net id="601"><net_src comp="82" pin="0"/><net_sink comp="595" pin=0"/></net>

<net id="602"><net_src comp="84" pin="0"/><net_sink comp="595" pin=2"/></net>

<net id="603"><net_src comp="86" pin="0"/><net_sink comp="595" pin=3"/></net>

<net id="608"><net_src comp="586" pin="4"/><net_sink comp="604" pin=1"/></net>

<net id="613"><net_src comp="595" pin="4"/><net_sink comp="609" pin=1"/></net>

<net id="618"><net_src comp="586" pin="4"/><net_sink comp="614" pin=1"/></net>

<net id="623"><net_src comp="595" pin="4"/><net_sink comp="619" pin=0"/></net>

<net id="635"><net_src comp="261" pin="4"/><net_sink comp="632" pin=0"/></net>

<net id="639"><net_src comp="270" pin="4"/><net_sink comp="636" pin=0"/></net>

<net id="643"><net_src comp="279" pin="4"/><net_sink comp="640" pin=0"/></net>

<net id="647"><net_src comp="288" pin="4"/><net_sink comp="644" pin=0"/></net>

<net id="653"><net_src comp="88" pin="0"/><net_sink comp="648" pin=0"/></net>

<net id="654"><net_src comp="288" pin="4"/><net_sink comp="648" pin=1"/></net>

<net id="655"><net_src comp="84" pin="0"/><net_sink comp="648" pin=2"/></net>

<net id="660"><net_src comp="80" pin="0"/><net_sink comp="656" pin=0"/></net>

<net id="661"><net_src comp="644" pin="1"/><net_sink comp="656" pin=1"/></net>

<net id="668"><net_src comp="72" pin="0"/><net_sink comp="662" pin=0"/></net>

<net id="669"><net_src comp="656" pin="2"/><net_sink comp="662" pin=1"/></net>

<net id="670"><net_src comp="74" pin="0"/><net_sink comp="662" pin=2"/></net>

<net id="671"><net_src comp="36" pin="0"/><net_sink comp="662" pin=3"/></net>

<net id="678"><net_src comp="90" pin="0"/><net_sink comp="672" pin=0"/></net>

<net id="679"><net_src comp="288" pin="4"/><net_sink comp="672" pin=1"/></net>

<net id="680"><net_src comp="74" pin="0"/><net_sink comp="672" pin=2"/></net>

<net id="681"><net_src comp="84" pin="0"/><net_sink comp="672" pin=3"/></net>

<net id="687"><net_src comp="88" pin="0"/><net_sink comp="682" pin=0"/></net>

<net id="688"><net_src comp="279" pin="4"/><net_sink comp="682" pin=1"/></net>

<net id="689"><net_src comp="84" pin="0"/><net_sink comp="682" pin=2"/></net>

<net id="694"><net_src comp="80" pin="0"/><net_sink comp="690" pin=0"/></net>

<net id="695"><net_src comp="640" pin="1"/><net_sink comp="690" pin=1"/></net>

<net id="702"><net_src comp="72" pin="0"/><net_sink comp="696" pin=0"/></net>

<net id="703"><net_src comp="690" pin="2"/><net_sink comp="696" pin=1"/></net>

<net id="704"><net_src comp="74" pin="0"/><net_sink comp="696" pin=2"/></net>

<net id="705"><net_src comp="36" pin="0"/><net_sink comp="696" pin=3"/></net>

<net id="712"><net_src comp="90" pin="0"/><net_sink comp="706" pin=0"/></net>

<net id="713"><net_src comp="279" pin="4"/><net_sink comp="706" pin=1"/></net>

<net id="714"><net_src comp="74" pin="0"/><net_sink comp="706" pin=2"/></net>

<net id="715"><net_src comp="84" pin="0"/><net_sink comp="706" pin=3"/></net>

<net id="721"><net_src comp="88" pin="0"/><net_sink comp="716" pin=0"/></net>

<net id="722"><net_src comp="270" pin="4"/><net_sink comp="716" pin=1"/></net>

<net id="723"><net_src comp="84" pin="0"/><net_sink comp="716" pin=2"/></net>

<net id="728"><net_src comp="80" pin="0"/><net_sink comp="724" pin=0"/></net>

<net id="729"><net_src comp="636" pin="1"/><net_sink comp="724" pin=1"/></net>

<net id="736"><net_src comp="72" pin="0"/><net_sink comp="730" pin=0"/></net>

<net id="737"><net_src comp="724" pin="2"/><net_sink comp="730" pin=1"/></net>

<net id="738"><net_src comp="74" pin="0"/><net_sink comp="730" pin=2"/></net>

<net id="739"><net_src comp="36" pin="0"/><net_sink comp="730" pin=3"/></net>

<net id="746"><net_src comp="90" pin="0"/><net_sink comp="740" pin=0"/></net>

<net id="747"><net_src comp="270" pin="4"/><net_sink comp="740" pin=1"/></net>

<net id="748"><net_src comp="74" pin="0"/><net_sink comp="740" pin=2"/></net>

<net id="749"><net_src comp="84" pin="0"/><net_sink comp="740" pin=3"/></net>

<net id="755"><net_src comp="88" pin="0"/><net_sink comp="750" pin=0"/></net>

<net id="756"><net_src comp="261" pin="4"/><net_sink comp="750" pin=1"/></net>

<net id="757"><net_src comp="84" pin="0"/><net_sink comp="750" pin=2"/></net>

<net id="762"><net_src comp="80" pin="0"/><net_sink comp="758" pin=0"/></net>

<net id="763"><net_src comp="632" pin="1"/><net_sink comp="758" pin=1"/></net>

<net id="770"><net_src comp="72" pin="0"/><net_sink comp="764" pin=0"/></net>

<net id="771"><net_src comp="758" pin="2"/><net_sink comp="764" pin=1"/></net>

<net id="772"><net_src comp="74" pin="0"/><net_sink comp="764" pin=2"/></net>

<net id="773"><net_src comp="36" pin="0"/><net_sink comp="764" pin=3"/></net>

<net id="780"><net_src comp="90" pin="0"/><net_sink comp="774" pin=0"/></net>

<net id="781"><net_src comp="261" pin="4"/><net_sink comp="774" pin=1"/></net>

<net id="782"><net_src comp="74" pin="0"/><net_sink comp="774" pin=2"/></net>

<net id="783"><net_src comp="84" pin="0"/><net_sink comp="774" pin=3"/></net>

<net id="791"><net_src comp="68" pin="0"/><net_sink comp="787" pin=0"/></net>

<net id="797"><net_src comp="787" pin="2"/><net_sink comp="792" pin=1"/></net>

<net id="798"><net_src comp="784" pin="1"/><net_sink comp="792" pin=2"/></net>

<net id="806"><net_src comp="68" pin="0"/><net_sink comp="802" pin=0"/></net>

<net id="812"><net_src comp="802" pin="2"/><net_sink comp="807" pin=1"/></net>

<net id="813"><net_src comp="799" pin="1"/><net_sink comp="807" pin=2"/></net>

<net id="821"><net_src comp="68" pin="0"/><net_sink comp="817" pin=0"/></net>

<net id="827"><net_src comp="817" pin="2"/><net_sink comp="822" pin=1"/></net>

<net id="828"><net_src comp="814" pin="1"/><net_sink comp="822" pin=2"/></net>

<net id="836"><net_src comp="68" pin="0"/><net_sink comp="832" pin=0"/></net>

<net id="842"><net_src comp="832" pin="2"/><net_sink comp="837" pin=1"/></net>

<net id="843"><net_src comp="829" pin="1"/><net_sink comp="837" pin=2"/></net>

<net id="847"><net_src comp="844" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="848"><net_src comp="844" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="853"><net_src comp="574" pin="1"/><net_sink comp="849" pin=0"/></net>

<net id="854"><net_src comp="577" pin="1"/><net_sink comp="849" pin=1"/></net>

<net id="859"><net_src comp="577" pin="1"/><net_sink comp="855" pin=0"/></net>

<net id="860"><net_src comp="580" pin="1"/><net_sink comp="855" pin=1"/></net>

<net id="866"><net_src comp="583" pin="1"/><net_sink comp="861" pin=1"/></net>

<net id="872"><net_src comp="583" pin="1"/><net_sink comp="867" pin=1"/></net>

<net id="876"><net_src comp="118" pin="3"/><net_sink comp="873" pin=0"/></net>

<net id="877"><net_src comp="873" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="881"><net_src comp="126" pin="3"/><net_sink comp="878" pin=0"/></net>

<net id="882"><net_src comp="878" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="886"><net_src comp="294" pin="2"/><net_sink comp="883" pin=0"/></net>

<net id="890"><net_src comp="300" pin="2"/><net_sink comp="887" pin=0"/></net>

<net id="891"><net_src comp="887" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="895"><net_src comp="306" pin="2"/><net_sink comp="892" pin=0"/></net>

<net id="899"><net_src comp="316" pin="2"/><net_sink comp="896" pin=0"/></net>

<net id="900"><net_src comp="896" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="904"><net_src comp="322" pin="1"/><net_sink comp="901" pin=0"/></net>

<net id="905"><net_src comp="901" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="909"><net_src comp="134" pin="3"/><net_sink comp="906" pin=0"/></net>

<net id="910"><net_src comp="906" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="914"><net_src comp="147" pin="3"/><net_sink comp="911" pin=0"/></net>

<net id="915"><net_src comp="911" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="919"><net_src comp="160" pin="3"/><net_sink comp="916" pin=0"/></net>

<net id="920"><net_src comp="916" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="924"><net_src comp="173" pin="3"/><net_sink comp="921" pin=0"/></net>

<net id="925"><net_src comp="921" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="929"><net_src comp="141" pin="3"/><net_sink comp="926" pin=0"/></net>

<net id="930"><net_src comp="926" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="934"><net_src comp="186" pin="3"/><net_sink comp="931" pin=0"/></net>

<net id="935"><net_src comp="931" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="939"><net_src comp="199" pin="3"/><net_sink comp="936" pin=0"/></net>

<net id="940"><net_src comp="936" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="944"><net_src comp="334" pin="1"/><net_sink comp="941" pin=0"/></net>

<net id="945"><net_src comp="941" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="949"><net_src comp="154" pin="3"/><net_sink comp="946" pin=0"/></net>

<net id="950"><net_src comp="946" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="951"><net_src comp="946" pin="1"/><net_sink comp="624" pin=1"/></net>

<net id="952"><net_src comp="946" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="956"><net_src comp="167" pin="3"/><net_sink comp="953" pin=0"/></net>

<net id="957"><net_src comp="953" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="958"><net_src comp="953" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="959"><net_src comp="953" pin="1"/><net_sink comp="628" pin=1"/></net>

<net id="963"><net_src comp="180" pin="3"/><net_sink comp="960" pin=0"/></net>

<net id="964"><net_src comp="960" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="968"><net_src comp="338" pin="2"/><net_sink comp="965" pin=0"/></net>

<net id="969"><net_src comp="965" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="973"><net_src comp="193" pin="3"/><net_sink comp="970" pin=0"/></net>

<net id="974"><net_src comp="970" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="978"><net_src comp="206" pin="3"/><net_sink comp="975" pin=0"/></net>

<net id="979"><net_src comp="975" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="983"><net_src comp="343" pin="2"/><net_sink comp="980" pin=0"/></net>

<net id="984"><net_src comp="980" pin="1"/><net_sink comp="844" pin=0"/></net>

<net id="988"><net_src comp="357" pin="2"/><net_sink comp="985" pin=0"/></net>

<net id="989"><net_src comp="985" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="993"><net_src comp="363" pin="2"/><net_sink comp="990" pin=0"/></net>

<net id="994"><net_src comp="990" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="998"><net_src comp="369" pin="3"/><net_sink comp="995" pin=0"/></net>

<net id="999"><net_src comp="995" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="1003"><net_src comp="377" pin="4"/><net_sink comp="1000" pin=0"/></net>

<net id="1004"><net_src comp="1000" pin="1"/><net_sink comp="546" pin=2"/></net>

<net id="1008"><net_src comp="390" pin="2"/><net_sink comp="1005" pin=0"/></net>

<net id="1009"><net_src comp="1005" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="1013"><net_src comp="396" pin="2"/><net_sink comp="1010" pin=0"/></net>

<net id="1014"><net_src comp="1010" pin="1"/><net_sink comp="489" pin=1"/></net>

<net id="1018"><net_src comp="402" pin="3"/><net_sink comp="1015" pin=0"/></net>

<net id="1019"><net_src comp="1015" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="1023"><net_src comp="410" pin="4"/><net_sink comp="1020" pin=0"/></net>

<net id="1024"><net_src comp="1020" pin="1"/><net_sink comp="557" pin=2"/></net>

<net id="1028"><net_src comp="420" pin="4"/><net_sink comp="1025" pin=0"/></net>

<net id="1029"><net_src comp="1025" pin="1"/><net_sink comp="502" pin=1"/></net>

<net id="1033"><net_src comp="430" pin="3"/><net_sink comp="1030" pin=0"/></net>

<net id="1034"><net_src comp="1030" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="1038"><net_src comp="438" pin="4"/><net_sink comp="1035" pin=0"/></net>

<net id="1039"><net_src comp="1035" pin="1"/><net_sink comp="568" pin=2"/></net>

<net id="1043"><net_src comp="460" pin="4"/><net_sink comp="1040" pin=0"/></net>

<net id="1044"><net_src comp="1040" pin="1"/><net_sink comp="541" pin=1"/></net>

<net id="1048"><net_src comp="479" pin="4"/><net_sink comp="1045" pin=0"/></net>

<net id="1049"><net_src comp="1045" pin="1"/><net_sink comp="552" pin=1"/></net>

<net id="1053"><net_src comp="517" pin="3"/><net_sink comp="1050" pin=0"/></net>

<net id="1054"><net_src comp="1050" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="1058"><net_src comp="531" pin="4"/><net_sink comp="1055" pin=0"/></net>

<net id="1059"><net_src comp="1055" pin="1"/><net_sink comp="563" pin=1"/></net>

<net id="1063"><net_src comp="546" pin="3"/><net_sink comp="1060" pin=0"/></net>

<net id="1064"><net_src comp="1060" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="1065"><net_src comp="1060" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="1069"><net_src comp="557" pin="3"/><net_sink comp="1066" pin=0"/></net>

<net id="1070"><net_src comp="1066" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="1071"><net_src comp="1066" pin="1"/><net_sink comp="619" pin=1"/></net>

<net id="1075"><net_src comp="568" pin="3"/><net_sink comp="1072" pin=0"/></net>

<net id="1076"><net_src comp="1072" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="1080"><net_src comp="574" pin="1"/><net_sink comp="1077" pin=0"/></net>

<net id="1081"><net_src comp="1077" pin="1"/><net_sink comp="849" pin=0"/></net>

<net id="1082"><net_src comp="1077" pin="1"/><net_sink comp="867" pin=0"/></net>

<net id="1086"><net_src comp="577" pin="1"/><net_sink comp="1083" pin=0"/></net>

<net id="1087"><net_src comp="1083" pin="1"/><net_sink comp="849" pin=1"/></net>

<net id="1088"><net_src comp="1083" pin="1"/><net_sink comp="855" pin=0"/></net>

<net id="1092"><net_src comp="580" pin="1"/><net_sink comp="1089" pin=0"/></net>

<net id="1093"><net_src comp="1089" pin="1"/><net_sink comp="861" pin=0"/></net>

<net id="1094"><net_src comp="1089" pin="1"/><net_sink comp="855" pin=1"/></net>

<net id="1098"><net_src comp="583" pin="1"/><net_sink comp="1095" pin=0"/></net>

<net id="1099"><net_src comp="1095" pin="1"/><net_sink comp="861" pin=1"/></net>

<net id="1100"><net_src comp="1095" pin="1"/><net_sink comp="867" pin=1"/></net>

<net id="1104"><net_src comp="849" pin="2"/><net_sink comp="1101" pin=0"/></net>

<net id="1105"><net_src comp="1101" pin="1"/><net_sink comp="861" pin=0"/></net>

<net id="1109"><net_src comp="855" pin="2"/><net_sink comp="1106" pin=0"/></net>

<net id="1110"><net_src comp="1106" pin="1"/><net_sink comp="867" pin=0"/></net>

<net id="1114"><net_src comp="861" pin="3"/><net_sink comp="1111" pin=0"/></net>

<net id="1115"><net_src comp="1111" pin="1"/><net_sink comp="586" pin=1"/></net>

<net id="1119"><net_src comp="867" pin="3"/><net_sink comp="1116" pin=0"/></net>

<net id="1120"><net_src comp="1116" pin="1"/><net_sink comp="595" pin=1"/></net>

<net id="1124"><net_src comp="604" pin="2"/><net_sink comp="1121" pin=0"/></net>

<net id="1125"><net_src comp="1121" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="1129"><net_src comp="609" pin="2"/><net_sink comp="1126" pin=0"/></net>

<net id="1130"><net_src comp="1126" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="1134"><net_src comp="614" pin="2"/><net_sink comp="1131" pin=0"/></net>

<net id="1135"><net_src comp="1131" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="1139"><net_src comp="619" pin="2"/><net_sink comp="1136" pin=0"/></net>

<net id="1140"><net_src comp="1136" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="1144"><net_src comp="624" pin="2"/><net_sink comp="1141" pin=0"/></net>

<net id="1145"><net_src comp="1141" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="1149"><net_src comp="628" pin="2"/><net_sink comp="1146" pin=0"/></net>

<net id="1150"><net_src comp="1146" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="1154"><net_src comp="180" pin="7"/><net_sink comp="1151" pin=0"/></net>

<net id="1155"><net_src comp="1151" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="1159"><net_src comp="141" pin="7"/><net_sink comp="1156" pin=0"/></net>

<net id="1160"><net_src comp="1156" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="1164"><net_src comp="648" pin="3"/><net_sink comp="1161" pin=0"/></net>

<net id="1165"><net_src comp="1161" pin="1"/><net_sink comp="792" pin=0"/></net>

<net id="1169"><net_src comp="662" pin="4"/><net_sink comp="1166" pin=0"/></net>

<net id="1170"><net_src comp="1166" pin="1"/><net_sink comp="787" pin=1"/></net>

<net id="1174"><net_src comp="672" pin="4"/><net_sink comp="1171" pin=0"/></net>

<net id="1175"><net_src comp="1171" pin="1"/><net_sink comp="784" pin=0"/></net>

<net id="1179"><net_src comp="682" pin="3"/><net_sink comp="1176" pin=0"/></net>

<net id="1180"><net_src comp="1176" pin="1"/><net_sink comp="807" pin=0"/></net>

<net id="1184"><net_src comp="696" pin="4"/><net_sink comp="1181" pin=0"/></net>

<net id="1185"><net_src comp="1181" pin="1"/><net_sink comp="802" pin=1"/></net>

<net id="1189"><net_src comp="706" pin="4"/><net_sink comp="1186" pin=0"/></net>

<net id="1190"><net_src comp="1186" pin="1"/><net_sink comp="799" pin=0"/></net>

<net id="1194"><net_src comp="716" pin="3"/><net_sink comp="1191" pin=0"/></net>

<net id="1195"><net_src comp="1191" pin="1"/><net_sink comp="822" pin=0"/></net>

<net id="1199"><net_src comp="730" pin="4"/><net_sink comp="1196" pin=0"/></net>

<net id="1200"><net_src comp="1196" pin="1"/><net_sink comp="817" pin=1"/></net>

<net id="1204"><net_src comp="740" pin="4"/><net_sink comp="1201" pin=0"/></net>

<net id="1205"><net_src comp="1201" pin="1"/><net_sink comp="814" pin=0"/></net>

<net id="1209"><net_src comp="750" pin="3"/><net_sink comp="1206" pin=0"/></net>

<net id="1210"><net_src comp="1206" pin="1"/><net_sink comp="837" pin=0"/></net>

<net id="1214"><net_src comp="764" pin="4"/><net_sink comp="1211" pin=0"/></net>

<net id="1215"><net_src comp="1211" pin="1"/><net_sink comp="832" pin=1"/></net>

<net id="1219"><net_src comp="774" pin="4"/><net_sink comp="1216" pin=0"/></net>

<net id="1220"><net_src comp="1216" pin="1"/><net_sink comp="829" pin=0"/></net>

<net id="1224"><net_src comp="792" pin="3"/><net_sink comp="1221" pin=0"/></net>

<net id="1225"><net_src comp="1221" pin="1"/><net_sink comp="108" pin=3"/></net>

<net id="1229"><net_src comp="807" pin="3"/><net_sink comp="1226" pin=0"/></net>

<net id="1230"><net_src comp="1226" pin="1"/><net_sink comp="108" pin=4"/></net>

<net id="1234"><net_src comp="822" pin="3"/><net_sink comp="1231" pin=0"/></net>

<net id="1235"><net_src comp="1231" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="1239"><net_src comp="837" pin="3"/><net_sink comp="1236" pin=0"/></net>

<net id="1240"><net_src comp="1236" pin="1"/><net_sink comp="240" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: real_spectrum_lo_V_M_real_V | {16 }
	Port: real_spectrum_lo_V_M_imag_V | {16 }
	Port: real_spectrum_hi_buf_i_0 | {16 }
	Port: real_spectrum_hi_buf_i_1 | {16 }
	Port: twid_rom_0 | {}
	Port: twid_rom_1 | {}
 - Input state : 
	Port: Loop_realfft_be_desc : descramble_buf_1_M_real_V | {4 5 11 12 }
	Port: Loop_realfft_be_desc : descramble_buf_1_M_imag_V | {3 4 11 12 }
	Port: Loop_realfft_be_desc : descramble_buf_0_M_real_V | {4 5 }
	Port: Loop_realfft_be_desc : descramble_buf_0_M_imag_V | {4 5 }
	Port: Loop_realfft_be_desc : twid_rom_0 | {4 5 }
	Port: Loop_realfft_be_desc : twid_rom_1 | {4 5 }
  - Chain level:
	State 1
	State 2
		icmp_ln87 : 1
		i : 1
		br_ln87 : 2
		icmp_ln91 : 1
		br_ln91 : 2
		trunc_ln96 : 1
		sub_ln96 : 2
	State 3
		descramble_buf_1_M_3 : 1
		p_Val2_2 : 2
	State 4
		descramble_buf_0_M : 1
		p_Val2_s : 2
		descramble_buf_0_M_1 : 1
		p_Val2_1 : 2
		p_Val2_3 : 1
		twid_rom_0_addr : 1
		p_Val2_18 : 2
		twid_rom_1_addr : 1
		p_Val2_19 : 2
	State 5
	State 6
		ret_V : 1
		ret_V_3 : 1
		tmp : 2
		trunc_ln1148_2 : 2
		ret_V_1 : 1
		ret_V_2 : 1
		tmp_2 : 2
		trunc_ln1148_5 : 2
		trunc_ln1148_7 : 2
		tmp_4 : 2
		trunc_ln1148_3 : 2
	State 7
		sub_ln1148 : 1
		trunc_ln1148_1 : 2
		sub_ln1148_2 : 1
		trunc_ln1148_4 : 2
		tmp_3 : 1
		trunc_ln1148_8 : 1
		select_ln1148_3 : 2
		sub_ln1148_5 : 1
		trunc_ln1148_s : 2
	State 8
		f_M_real_V : 1
		f_M_imag_V : 1
		select_ln1148_4 : 1
		r_V_1 : 1
		mul_ln1192 : 1
	State 9
		mul_ln1193 : 1
		r_V_2 : 1
	State 10
	State 11
		ret_V_4 : 1
		ret_V_5 : 1
	State 12
		cdata1_M_real_V_1 : 1
		cdata1_M_imag_V_1 : 1
		cdata2_M_real_V_1 : 1
		cdata2_M_imag_V_1 : 1
	State 13
	State 14
		sext_ln1148_6 : 1
		sext_ln1148_4 : 1
		sext_ln1148_2 : 1
		sext_ln1148 : 1
		tmp_5 : 1
		sub_ln1148_7 : 2
		trunc_ln1148_6 : 3
		trunc_ln1148_9 : 1
		tmp_6 : 1
		sub_ln1148_9 : 2
		trunc_ln1148_10 : 3
		trunc_ln1148_11 : 1
		tmp_7 : 1
		sub_ln1148_11 : 2
		trunc_ln1148_12 : 3
		trunc_ln1148_13 : 1
		tmp_8 : 1
		sub_ln1148_13 : 2
		trunc_ln1148_14 : 3
		trunc_ln1148_15 : 1
	State 15
		tmp_M_real_V : 1
		tmp_M_imag_V : 1
		select_ln1148 : 1
		select_ln1148_5 : 1
	State 16
		real_spectrum_hi_buf : 1
		store_ln112 : 2
		real_spectrum_hi_buf_2 : 1
		store_ln112 : 2
		empty_44 : 1
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|          |      sub_ln96_fu_316     |    0    |    0    |    15   |
|          |      p_Val2_4_fu_338     |    0    |    0    |    23   |
|          |     sub_ln111_fu_343     |    0    |    0    |    15   |
|          |      ret_V_3_fu_363      |    0    |    0    |    23   |
|          |      ret_V_2_fu_396      |    0    |    0    |    23   |
|          |     sub_ln1148_fu_454    |    0    |    0    |    24   |
|          |    sub_ln1148_2_fu_473   |    0    |    0    |    24   |
|          |        r_V_fu_489        |    0    |    0    |    24   |
|          |    sub_ln1148_4_fu_502   |    0    |    0    |    23   |
|          |    sub_ln1148_5_fu_525   |    0    |    0    |    24   |
|          |    sub_ln1148_1_fu_541   |    0    |    0    |    23   |
|    sub   |    sub_ln1148_3_fu_552   |    0    |    0    |    23   |
|          |    sub_ln1148_6_fu_563   |    0    |    0    |    23   |
|          | cdata2_M_real_V_1_fu_614 |    0    |    0    |    23   |
|          | cdata2_M_imag_V_1_fu_619 |    0    |    0    |    23   |
|          |  cdata1_M_imag_V_fu_628  |    0    |    0    |    23   |
|          |    sub_ln1148_7_fu_656   |    0    |    0    |    23   |
|          |    sub_ln1148_9_fu_690   |    0    |    0    |    23   |
|          |   sub_ln1148_11_fu_724   |    0    |    0    |    23   |
|          |   sub_ln1148_13_fu_758   |    0    |    0    |    23   |
|          |    sub_ln1148_8_fu_787   |    0    |    0    |    23   |
|          |   sub_ln1148_10_fu_802   |    0    |    0    |    23   |
|          |   sub_ln1148_12_fu_817   |    0    |    0    |    23   |
|          |   sub_ln1148_14_fu_832   |    0    |    0    |    23   |
|----------|--------------------------|---------|---------|---------|
|          |         i_fu_300         |    0    |    0    |    15   |
|          |       ret_V_fu_357       |    0    |    0    |    23   |
|    add   |      ret_V_1_fu_390      |    0    |    0    |    23   |
|          | cdata1_M_real_V_1_fu_604 |    0    |    0    |    23   |
|          | cdata1_M_imag_V_1_fu_609 |    0    |    0    |    23   |
|          |  cdata1_M_real_V_fu_624  |    0    |    0    |    23   |
|----------|--------------------------|---------|---------|---------|
|          |  select_ln1148_3_fu_517  |    0    |    0    |    16   |
|          |     f_M_real_V_fu_546    |    0    |    0    |    16   |
|          |     f_M_imag_V_fu_557    |    0    |    0    |    16   |
|  select  |  select_ln1148_4_fu_568  |    0    |    0    |    16   |
|          |    tmp_M_real_V_fu_792   |    0    |    0    |    16   |
|          |    tmp_M_imag_V_fu_807   |    0    |    0    |    16   |
|          |   select_ln1148_fu_822   |    0    |    0    |    16   |
|          |  select_ln1148_5_fu_837  |    0    |    0    |    16   |
|----------|--------------------------|---------|---------|---------|
|   icmp   |     icmp_ln87_fu_294     |    0    |    0    |    13   |
|          |     icmp_ln91_fu_306     |    0    |    0    |    13   |
|----------|--------------------------|---------|---------|---------|
|    mul   |        grp_fu_849        |    1    |    0    |    0    |
|          |        grp_fu_855        |    1    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|  mulsub  |        grp_fu_861        |    1    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|  muladd  |        grp_fu_867        |    1    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   write  | write_ln110_write_fu_108 |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   trunc  |     trunc_ln96_fu_312    |    0    |    0    |    0    |
|          |    trunc_ln111_fu_334    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |     zext_ln96_fu_322     |    0    |    0    |    0    |
|          |    zext_ln1265_fu_326    |    0    |    0    |    0    |
|          |    zext_ln1148_fu_448    |    0    |    0    |    0    |
|   zext   |   zext_ln1148_2_fu_451   |    0    |    0    |    0    |
|          |   zext_ln1148_1_fu_470   |    0    |    0    |    0    |
|          |    zext_ln1116_fu_574    |    0    |    0    |    0    |
|          |     zext_ln111_fu_844    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |       rhs_V_fu_348       |    0    |    0    |    0    |
|          |      rhs_V_3_fu_351      |    0    |    0    |    0    |
|          |       lhs_V_fu_354       |    0    |    0    |    0    |
|          |      lhs_V_4_fu_387      |    0    |    0    |    0    |
|          |    sext_ln1118_fu_577    |    0    |    0    |    0    |
|          |   sext_ln1118_2_fu_580   |    0    |    0    |    0    |
|          |   sext_ln1118_1_fu_583   |    0    |    0    |    0    |
|   sext   |   sext_ln1148_6_fu_632   |    0    |    0    |    0    |
|          |   sext_ln1148_4_fu_636   |    0    |    0    |    0    |
|          |   sext_ln1148_2_fu_640   |    0    |    0    |    0    |
|          |    sext_ln1148_fu_644    |    0    |    0    |    0    |
|          |   sext_ln1148_1_fu_784   |    0    |    0    |    0    |
|          |   sext_ln1148_3_fu_799   |    0    |    0    |    0    |
|          |   sext_ln1148_5_fu_814   |    0    |    0    |    0    |
|          |   sext_ln1148_7_fu_829   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |        tmp_fu_369        |    0    |    0    |    0    |
|          |       tmp_2_fu_402       |    0    |    0    |    0    |
|          |       tmp_4_fu_430       |    0    |    0    |    0    |
| bitselect|       tmp_3_fu_494       |    0    |    0    |    0    |
|          |       tmp_5_fu_648       |    0    |    0    |    0    |
|          |       tmp_6_fu_682       |    0    |    0    |    0    |
|          |       tmp_7_fu_716       |    0    |    0    |    0    |
|          |       tmp_8_fu_750       |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |   trunc_ln1148_2_fu_377  |    0    |    0    |    0    |
|          |   trunc_ln1148_5_fu_410  |    0    |    0    |    0    |
|          |   trunc_ln1148_7_fu_420  |    0    |    0    |    0    |
|          |   trunc_ln1148_3_fu_438  |    0    |    0    |    0    |
|          |   trunc_ln1148_1_fu_460  |    0    |    0    |    0    |
|          |   trunc_ln1148_4_fu_479  |    0    |    0    |    0    |
|          |   trunc_ln1148_8_fu_507  |    0    |    0    |    0    |
|          |   trunc_ln1148_s_fu_531  |    0    |    0    |    0    |
|partselect|       p_r_V_fu_586       |    0    |    0    |    0    |
|          |     p_Val2_15_fu_595     |    0    |    0    |    0    |
|          |   trunc_ln1148_6_fu_662  |    0    |    0    |    0    |
|          |   trunc_ln1148_9_fu_672  |    0    |    0    |    0    |
|          |  trunc_ln1148_10_fu_696  |    0    |    0    |    0    |
|          |  trunc_ln1148_11_fu_706  |    0    |    0    |    0    |
|          |  trunc_ln1148_12_fu_730  |    0    |    0    |    0    |
|          |  trunc_ln1148_13_fu_740  |    0    |    0    |    0    |
|          |  trunc_ln1148_14_fu_764  |    0    |    0    |    0    |
|          |  trunc_ln1148_15_fu_774  |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |    4    |    0    |   824   |
|----------|--------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
| cdata1_M_imag_V_1_reg_1126 |   16   |
|  cdata1_M_imag_V_reg_1146  |   16   |
| cdata1_M_real_V_1_reg_1121 |   16   |
|  cdata1_M_real_V_reg_1141  |   16   |
| cdata2_M_imag_V_1_reg_1136 |   16   |
|  cdata2_M_imag_V_reg_1156  |   16   |
| cdata2_M_real_V_1_reg_1131 |   16   |
|  cdata2_M_real_V_reg_1151  |   16   |
|descramble_buf_0_M_1_reg_916|    8   |
| descramble_buf_0_M_reg_911 |    8   |
|descramble_buf_1_M_1_reg_878|    8   |
|descramble_buf_1_M_2_reg_921|    8   |
|descramble_buf_1_M_3_reg_906|    8   |
| descramble_buf_1_M_reg_873 |    8   |
|     f_M_imag_V_reg_1066    |   16   |
|     f_M_real_V_reg_1060    |   16   |
|       i2_0_i_reg_246       |    9   |
|          i_reg_887         |    9   |
|      icmp_ln87_reg_883     |    1   |
|      icmp_ln91_reg_892     |    1   |
|     mul_ln1192_reg_1106    |   31   |
|      p_Val2_18_reg_970     |   15   |
|      p_Val2_19_reg_975     |   16   |
|      p_Val2_1_reg_953      |   16   |
|      p_Val2_2_reg_926      |   16   |
|      p_Val2_3_reg_960      |   16   |
|      p_Val2_4_reg_965      |   16   |
|      p_Val2_s_reg_946      |   16   |
|       r_V_1_reg_1101       |   31   |
|      ret_V_1_reg_1005      |   17   |
|      ret_V_2_reg_1010      |   17   |
|       ret_V_3_reg_990      |   17   |
|      ret_V_4_reg_1111      |   31   |
|      ret_V_5_reg_1116      |   31   |
|        ret_V_reg_985       |   17   |
|  select_ln1148_3_reg_1050  |   16   |
|  select_ln1148_4_reg_1072  |   16   |
|  select_ln1148_5_reg_1236  |   16   |
|   select_ln1148_reg_1231   |   16   |
|   sext_ln1118_1_reg_1095   |   31   |
|   sext_ln1118_2_reg_1089   |   31   |
|    sext_ln1118_reg_1083    |   31   |
|      sub_ln111_reg_980     |    8   |
|      sub_ln96_reg_896      |    8   |
|        t_V_4_reg_285       |   16   |
|        t_V_5_reg_276       |   16   |
|        t_V_6_reg_267       |   16   |
|        t_V_7_reg_258       |   16   |
|       tmp_2_reg_1015       |    1   |
|       tmp_4_reg_1030       |    1   |
|       tmp_5_reg_1161       |    1   |
|       tmp_6_reg_1176       |    1   |
|       tmp_7_reg_1191       |    1   |
|       tmp_8_reg_1206       |    1   |
|    tmp_M_imag_V_reg_1226   |   16   |
|    tmp_M_real_V_reg_1221   |   16   |
|         tmp_reg_995        |    1   |
|     trunc_ln111_reg_941    |    8   |
|  trunc_ln1148_10_reg_1181  |   16   |
|  trunc_ln1148_11_reg_1186  |   15   |
|  trunc_ln1148_12_reg_1196  |   16   |
|  trunc_ln1148_13_reg_1201  |   15   |
|  trunc_ln1148_14_reg_1211  |   16   |
|  trunc_ln1148_15_reg_1216  |   15   |
|   trunc_ln1148_1_reg_1040  |   16   |
|   trunc_ln1148_2_reg_1000  |   16   |
|   trunc_ln1148_3_reg_1035  |   16   |
|   trunc_ln1148_4_reg_1045  |   16   |
|   trunc_ln1148_5_reg_1020  |   16   |
|   trunc_ln1148_6_reg_1166  |   16   |
|   trunc_ln1148_7_reg_1025  |   16   |
|   trunc_ln1148_9_reg_1171  |   15   |
|   trunc_ln1148_s_reg_1055  |   16   |
|   twid_rom_0_addr_reg_931  |    8   |
|   twid_rom_1_addr_reg_936  |    8   |
|    zext_ln1116_reg_1077    |   31   |
|      zext_ln96_reg_901     |   64   |
+----------------------------+--------+
|            Total           |  1162  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_141 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_154 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_167 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_180 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_193 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_206 |  p0  |   2  |   8  |   16   ||    9    |
|   i2_0_i_reg_246  |  p0  |   2  |   9  |   18   ||    9    |
|     grp_fu_849    |  p0  |   2  |  15  |   30   ||    9    |
|     grp_fu_849    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_855    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_855    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_861    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_861    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_867    |  p0  |   2  |  15  |   30   ||    9    |
|     grp_fu_867    |  p1  |   2  |  16  |   32   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   366  ||  26.535 ||   135   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |    0   |   824  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   26   |    -   |   135  |
|  Register |    -   |    -   |  1162  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |   26   |  1162  |   959  |
+-----------+--------+--------+--------+--------+
