{"Source Block": ["hdl/projects/fmcjesdadc1/common/fmcjesdadc1_spi.v@81:104@HdlStmProcess", "\n  // check on rising edge and change on falling edge\n\n  assign spi_enable_s = spi_enable & ~spi_csn;\n\n  always @(posedge spi_clk or posedge spi_csn) begin\n    if (spi_csn == 1'b1) begin\n      spi_count <= 6'd0;\n      spi_rd_wr_n <= 1'd0;\n    end else begin\n      spi_count <= spi_count + 1'b1;\n      if (spi_count <= 6'd7) begin\n        spi_devid <= {spi_devid[6:0], spi_mosi};\n      end\n      if (spi_count == 6'd8) begin\n        spi_rd_wr_n <= spi_mosi;\n      end\n    end\n  end\n\n  always @(negedge spi_clk or posedge spi_csn) begin\n    if (spi_csn == 1'b1) begin\n      spi_enable <= 1'b0;\n    end else begin\n"], "Clone Blocks": [["hdl/projects/ad9671_fmc/common/ad9671_fmc_spi.v@82:102", "  // check on rising edge and change on falling edge\n\n  assign spi_csn_s = spi_ad9553_csn & spi_ad9516_csn & spi_ad9671_csn;\n  assign spi_enable_s = spi_enable & ~spi_csn_s;\n\n  always @(posedge spi_clk or posedge spi_csn_s) begin\n    if (spi_csn_s == 1'b1) begin\n      spi_count <= 6'd0;\n      spi_rd_wr_n <= 1'd0;\n    end else begin\n      spi_count <= spi_count + 1'b1;\n      if (spi_count == 6'd0) begin\n        spi_rd_wr_n <= spi_mosi;\n      end\n    end\n  end\n\n  always @(negedge spi_clk or posedge spi_csn_s) begin\n    if (spi_csn_s == 1'b1) begin\n      spi_enable <= 1'b0;\n    end else begin\n"], ["hdl/projects/ad9467_fmc/common/ad9467_spi.v@71:91", "  // check on rising edge and change on falling edge\n\n  assign spi_csn_s = & spi_csn;\n  assign spi_enable_s = spi_enable & ~spi_csn_s;\n\n  always @(posedge spi_clk or posedge spi_csn_s) begin\n    if (spi_csn_s == 1'b1) begin\n      spi_count <= 6'd0;\n      spi_rd_wr_n <= 1'd0;\n    end else begin\n      spi_count <= spi_count + 1'b1;\n      if (spi_count == 6'd0) begin\n        spi_rd_wr_n <= spi_mosi;\n      end\n    end\n  end\n\n  always @(negedge spi_clk or posedge spi_csn_s) begin\n    if (spi_csn_s == 1'b1) begin\n      spi_enable <= 1'b0;\n    end else begin\n"], ["hdl/projects/ad9625x2_fmc/common/ad9625x2_fmc_spi.v@76:96", "\n  assign spi_csn_s = spi_csn_0 & spi_csn_1;\n  assign spi_dirn = ~spi_enable_s;\n  assign spi_enable_s = spi_enable & ~spi_csn_s;\n\n  always @(posedge spi_clk or posedge spi_csn_s) begin\n    if (spi_csn_s == 1'b1) begin\n      spi_count <= 6'd0;\n      spi_rd_wr_n <= 1'd0;\n    end else begin\n      spi_count <= spi_count + 1'b1;\n      if (spi_count == 6'd0) begin\n        spi_rd_wr_n <= spi_mosi;\n      end\n    end\n  end\n\n  always @(negedge spi_clk or posedge spi_csn_s) begin\n    if (spi_csn_s == 1'b1) begin\n      spi_enable <= 1'b0;\n    end else begin\n"], ["hdl/projects/ad9680_eval/common/ad9680_eval_spi.v@71:91", "  // check on rising edge and change on falling edge\n\n  assign spi_csn_s = spi_csn;\n  assign spi_enable_s = spi_enable & ~spi_csn_s;\n\n  always @(posedge spi_clk or posedge spi_csn_s) begin\n    if (spi_csn_s == 1'b1) begin\n      spi_count <= 6'd0;\n      spi_rd_wr_n <= 1'd0;\n    end else begin\n      spi_count <= spi_count + 1'b1;\n      if (spi_count == 6'd0) begin\n        spi_rd_wr_n <= spi_mosi;\n      end\n    end\n  end\n\n  always @(negedge spi_clk or posedge spi_csn_s) begin\n    if (spi_csn_s == 1'b1) begin\n      spi_enable <= 1'b0;\n    end else begin\n"], ["hdl/projects/daq2/common/daq2_spi.v@71:91", "  // check on rising edge and change on falling edge\n\n  assign spi_csn_s = & spi_csn;\n  assign spi_enable_s = spi_enable & ~spi_csn_s;\n\n  always @(posedge spi_clk or posedge spi_csn_s) begin\n    if (spi_csn_s == 1'b1) begin\n      spi_count <= 6'd0;\n      spi_rd_wr_n <= 1'd0;\n    end else begin\n      spi_count <= spi_count + 1'b1;\n      if (spi_count == 6'd0) begin\n        spi_rd_wr_n <= spi_mosi;\n      end\n    end\n  end\n\n  always @(negedge spi_clk or posedge spi_csn_s) begin\n    if (spi_csn_s == 1'b1) begin\n      spi_enable <= 1'b0;\n    end else begin\n"], ["hdl/projects/ad9625_fmc/common/ad9625_fmc_spi.v@77:97", "  // check on rising edge and change on falling edge\n\n  assign spi_csn_s = spi_adc_csn & spi_clk_csn;\n  assign spi_enable_s = spi_enable & ~spi_csn_s;\n\n  always @(posedge spi_clk or posedge spi_csn_s) begin\n    if (spi_csn_s == 1'b1) begin\n      spi_count <= 6'd0;\n      spi_rd_wr_n <= 1'd0;\n    end else begin\n      spi_count <= spi_count + 1'b1;\n      if (spi_count == 6'd0) begin\n        spi_rd_wr_n <= spi_mosi;\n      end\n    end\n  end\n\n  always @(negedge spi_clk or posedge spi_csn_s) begin\n    if (spi_csn_s == 1'b1) begin\n      spi_enable <= 1'b0;\n    end else begin\n"], ["hdl/projects/usdrx1/common/usdrx1_spi.v@86:106", "  assign spi_csn_3_s[1] = & spi_afe_csn;\n  assign spi_csn_3_s[0] = spi_clk_csn;\n  assign spi_csn_s = & spi_csn_3_s;\n  assign spi_enable_s = spi_enable & ~spi_csn_s;\n\n  always @(posedge spi_clk or posedge spi_csn_s) begin\n    if (spi_csn_s == 1'b1) begin\n      spi_count <= 6'd0;\n      spi_rd_wr_n <= 1'd0;\n    end else begin\n      spi_count <= spi_count + 1'b1;\n      if (spi_count == 6'd0) begin\n        spi_rd_wr_n <= spi_mosi;\n      end\n    end\n  end\n\n  always @(negedge spi_clk or posedge spi_csn_s) begin\n    if (spi_csn_s == 1'b1) begin\n      spi_enable <= 1'b0;\n    end else begin\n"]], "Diff Content": {"Delete": [], "Add": [[88, "      spi_devid <= 8'd0;\n"]]}}