<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>VSF Documented: source/hal/driver/AIC/AIC8800/uart/i_reg_uart.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">VSF Documented
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.8 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="topics.html"><span>Topics</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_b2f33c71d4aa5e7af42a1ca61ff5af1b.html">source</a></li><li class="navelem"><a class="el" href="dir_e31421c8d11a714f997d94dfd878485b.html">hal</a></li><li class="navelem"><a class="el" href="dir_25d0b491454d9cd33ec551022795e759.html">driver</a></li><li class="navelem"><a class="el" href="dir_6d8d36caf28d1d71ba4502031e987ff0.html">AIC</a></li><li class="navelem"><a class="el" href="dir_deb5538d909e6dd607eda30aa6695e8d.html">AIC8800</a></li><li class="navelem"><a class="el" href="dir_bbdb022d7922892d850fa969c634ea8a.html">uart</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">i_reg_uart.h</div></div>
</div><!--header-->
<div class="contents">
<a href="i__reg__uart_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/*****************************************************************************</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment"> *   Copyright(C)2009-2022 by VSF Team                                       *</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment"> *                                                                           *</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment"> *  Licensed under the Apache License, Version 2.0 (the &quot;License&quot;);          *</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment"> *  you may not use this file except in compliance with the License.         *</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment"> *  You may obtain a copy of the License at                                  *</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment"> *                                                                           *</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment"> *     http://www.apache.org/licenses/LICENSE-2.0                            *</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment"> *                                                                           *</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment"> *  Unless required by applicable law or agreed to in writing, software      *</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment"> *  distributed under the License is distributed on an &quot;AS IS&quot; BASIS,        *</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment"> *  WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. *</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment"> *  See the License for the specific language governing permissions and      *</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="comment"> *  limitations under the License.                                           *</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="comment"> *                                                                           *</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="comment"> ****************************************************************************/</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span> </div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="preprocessor">#ifndef __I_REG_UART_H__</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="preprocessor">#define __I_REG_UART_H__</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span> </div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="comment">/*============================ INCLUDES ======================================*/</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span> </div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="preprocessor">#include &quot;<a class="code" href="____type_8h.html">./utilities/compiler/__common/__type.h</a>&quot;</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span> </div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="comment">/*============================ MACROS ========================================*/</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span> </div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="preprocessor">#ifndef __AIC8800_UART_USE_BIT_FIELD</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno"><a class="line" href="i__reg__uart_8h.html#aa708ce9a94f03a31e3f769769a567674">   36</a></span><span class="preprocessor">#   define __AIC8800_UART_USE_BIT_FIELD             ENABLED</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span> </div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="comment">/* Define structure member permissions : read only? */</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="preprocessor">#ifndef __IM</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno"><a class="line" href="i__reg__uart_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">   41</a></span><span class="preprocessor">#   define __IM                                     const</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span> </div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="comment">/* Define structure member permissions : write only? */</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="preprocessor">#ifndef __OM</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno"><a class="line" href="i__reg__uart_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">   46</a></span><span class="preprocessor">#   define __OM</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span> </div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span><span class="comment">/* Define structure member permissions : read or write? */</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="preprocessor">#ifndef __IOM</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno"><a class="line" href="i__reg__uart_8h.html#ab6caba5853a60a17e8e04499b52bf691">   51</a></span><span class="preprocessor">#   define __IOM</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span> </div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno"><a class="line" href="i__reg__uart_8h.html#aa3c543813c4489f43f3f0ed8559dba16">   54</a></span><span class="preprocessor">#define TXRXD_REG                                   TXRXD.VALUE</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno"><a class="line" href="i__reg__uart_8h.html#a8534078b45e09510fb92fa3cf0157940">   55</a></span><span class="preprocessor">#define DIV0_REG                                    DIV0.VALUE</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno"><a class="line" href="i__reg__uart_8h.html#a9923046980aa0a59982184ed5a630755">   56</a></span><span class="preprocessor">#define IRQCTL_REG                                  IRQCTL.VALUE</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno"><a class="line" href="i__reg__uart_8h.html#a628d66347fef027b2ead4cfc1db87bdc">   57</a></span><span class="preprocessor">#define DIV1_REG                                    DIV1.VALUE</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno"><a class="line" href="i__reg__uart_8h.html#ab56179928fadc81afe932ce3c5991118">   58</a></span><span class="preprocessor">#define IRQTYP_REG                                  IRQTYP.VALUE</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno"><a class="line" href="i__reg__uart_8h.html#a1a09928937e711b25c7204bad9f7b227">   59</a></span><span class="preprocessor">#define DBUFCFG_REG                                 DBUFCFG.VALUE</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno"><a class="line" href="i__reg__uart_8h.html#a37ac208d9761be131106ee4d01dd0acb">   60</a></span><span class="preprocessor">#define DFMTCFG_REG                                 DFMTCFG.VALUE</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno"><a class="line" href="i__reg__uart_8h.html#a670c6771d7cf541e95247aa2621f1dce">   61</a></span><span class="preprocessor">#define MDMCFG_REG                                  MDMCFG.VALUE</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno"><a class="line" href="i__reg__uart_8h.html#a3acd6fee33111e80b448f76d099ce7a6">   62</a></span><span class="preprocessor">#define IRQSTS_REG                                  IRQSTS.VALUE</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno"><a class="line" href="i__reg__uart_8h.html#a70175e454377d1d1a65de9b815b32ad7">   63</a></span><span class="preprocessor">#define MDMSTS_REG                                  MDMSTS.VALUE</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno"><a class="line" href="i__reg__uart_8h.html#adbac2e71bd7c2a6bcbd1cc1f86c7aa25">   64</a></span><span class="preprocessor">#define DBUFSTS_REG                                 DBUFSTS.VALUE</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno"><a class="line" href="i__reg__uart_8h.html#a9e45b4e28b3293175ece00545f1a34ea">   65</a></span><span class="preprocessor">#define DBUFTH_REG                                  DBUFTH.VALUE</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno"><a class="line" href="i__reg__uart_8h.html#af112c0053560d6c864917a3a3f72016a">   66</a></span><span class="preprocessor">#define DIV2_REG                                    DIV2.VALUE</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span><span class="comment">/* -------------------- TXRXD register -------------------------------------- */</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span> </div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno"><a class="line" href="i__reg__uart_8h.html#aefdcb616acc269fb9c732de0c9ba7264">   69</a></span><span class="preprocessor">#define UART_RXDATA                                 0       </span><span class="comment">/* 0x000000FF */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno"><a class="line" href="i__reg__uart_8h.html#aa6e9d2eac2368a1a4ef3b127e196432d">   70</a></span><span class="preprocessor">#define UART_RXDATA_MSK                             ((reg32_t)(0xff &lt;&lt; UART_RXDATA))</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span> </div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno"><a class="line" href="i__reg__uart_8h.html#af5ac799533b79e2abd5190783bea3fc2">   72</a></span><span class="preprocessor">#define UART_TXDATA                                 0       </span><span class="comment">/* 0x000000FF */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno"><a class="line" href="i__reg__uart_8h.html#a761adc1f0b86683a5e5220aa21124011">   73</a></span><span class="preprocessor">#define UART_TXDATA_MSK                             ((reg32_t)(0xff &lt;&lt; UART_TXDATA))</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span><span class="comment">/* -------------------- DIV0 register --------------------------------------- */</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span> </div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="i__reg__uart_8h.html#aebac5aaddf0f810fc1b93a5773099294">   76</a></span><span class="preprocessor">#define UART_DIV0                                   0       </span><span class="comment">/* 0x000000FF */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno"><a class="line" href="i__reg__uart_8h.html#a2ac91ec58e5f7b3f6e74b6a03c3409c4">   77</a></span><span class="preprocessor">#define UART_DIV0_MSK                               ((reg32_t)(0xff &lt;&lt; UART_DIV0))</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span> </div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span><span class="comment">/* -------------------- IRQCTL register ------------------------------------- */</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span> </div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno"><a class="line" href="i__reg__uart_8h.html#aaaf94277e506b39ecca8eea2b901d628">   81</a></span><span class="preprocessor">#define UART_PTIRQEN                                7       </span><span class="comment">/* 0x00000080 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno"><a class="line" href="i__reg__uart_8h.html#a65a03b7f3df067e5a7a1ddbef4e3ff38">   82</a></span><span class="preprocessor">#define UART_PTIRQEN_MSK                            ((reg32_t)(0x1 &lt;&lt; UART_PTIRQEN))</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span> </div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno"><a class="line" href="i__reg__uart_8h.html#af0b3337e3edfbf8c1a042b7accc8279f">   84</a></span><span class="preprocessor">#define UART_MSIRQEN                                3       </span><span class="comment">/* 0x00000008 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno"><a class="line" href="i__reg__uart_8h.html#a074f65a8aef928043d2e26f61e36329c">   85</a></span><span class="preprocessor">#define UART_MSIRQEN_MSK                            ((reg32_t)(0x1 &lt;&lt; UART_MSIRQEN))</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span> </div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno"><a class="line" href="i__reg__uart_8h.html#a726e97b61806814b6a673c210ac3df3c">   87</a></span><span class="preprocessor">#define UART_LSIRQEN                                2       </span><span class="comment">/* 0x00000004 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno"><a class="line" href="i__reg__uart_8h.html#a69b166407f55ce0de13b2eef405a9a51">   88</a></span><span class="preprocessor">#define UART_LSIRQEN_MSK                            ((reg32_t)(0x1 &lt;&lt; UART_LSIRQEN))</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span> </div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno"><a class="line" href="i__reg__uart_8h.html#addeea3c64aedc5b395e0399af191a759">   90</a></span><span class="preprocessor">#define UART_TXIRQEN                                1       </span><span class="comment">/* 0x00000002 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno"><a class="line" href="i__reg__uart_8h.html#a3a5d02d009bff39ac4681ae88623c480">   91</a></span><span class="preprocessor">#define UART_TXIRQEN_MSK                            ((reg32_t)(0x1 &lt;&lt; UART_TXIRQEN))</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span> </div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno"><a class="line" href="i__reg__uart_8h.html#a33d28b6ee811d238ada67297cf5448d6">   93</a></span><span class="preprocessor">#define UART_RXIRQEN                                0       </span><span class="comment">/* 0x00000001 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno"><a class="line" href="i__reg__uart_8h.html#a6af496229503774c0fed875bf3b3ef9d">   94</a></span><span class="preprocessor">#define UART_RXIRQEN_MSK                            ((reg32_t)(0x1 &lt;&lt; UART_RXIRQEN))</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span> </div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span><span class="comment">/* -------------------- DIV1 register --------------------------------------- */</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span> </div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno"><a class="line" href="i__reg__uart_8h.html#a83d125ac3e1920c22375444f73c7dfdd">   98</a></span><span class="preprocessor">#define UART_DIV1                                   0       </span><span class="comment">/* 0x000000FF */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno"><a class="line" href="i__reg__uart_8h.html#a503f96359ca977c835056fe146186724">   99</a></span><span class="preprocessor">#define UART_DIV1_MSK                               ((reg32_t)(0xff &lt;&lt; UART_DIV1))</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span> </div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span><span class="comment">/* -------------------- IRQTYP register ------------------------------------- */</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span> </div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno"><a class="line" href="i__reg__uart_8h.html#afee99a34a58017c3f0a92a331c54be31">  103</a></span><span class="preprocessor">#define UART_IRQTYP                                 0       </span><span class="comment">/* 0x0000000F */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno"><a class="line" href="i__reg__uart_8h.html#a9d07ee21f87c84a9a7a735581f326f9b">  104</a></span><span class="preprocessor">#define UART_IRQTYP_MSK                             ((reg32_t)(0xf &lt;&lt; UART_IRQTYP))</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno"><a class="line" href="i__reg__uart_8h.html#a8fbacf92702324e113e012b473870bdb">  105</a></span><span class="preprocessor">#define UART_IRQTYP_MODEM_INT                       0x00</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno"><a class="line" href="i__reg__uart_8h.html#a2c46d1e43b9c678bf27e19d3ad549f92">  106</a></span><span class="preprocessor">#define UART_IRQTYP_NO_INT                          0x01</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno"><a class="line" href="i__reg__uart_8h.html#a4a57d780c6b6459321ac104a25e21905">  107</a></span><span class="preprocessor">#define UART_IRQTYP_TX_INT                          0x02</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno"><a class="line" href="i__reg__uart_8h.html#a181b17dd10555ab4edc0158394d91b0e">  108</a></span><span class="preprocessor">#define UART_IRQTYP_RX_INT                          0x04</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno"><a class="line" href="i__reg__uart_8h.html#a740bfcf272e8137e4289c4a9e7083519">  109</a></span><span class="preprocessor">#define UART_IRQTYP_RX_ERROR_INT                    0x06</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno"><a class="line" href="i__reg__uart_8h.html#a88053d46a6c08d21ef720b6ea1e6bfdd">  110</a></span><span class="preprocessor">#define UART_IRQTYP_TIMEOUT_INT                     0x0c</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span> </div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="comment">/* -------------------- DBUFCFG register ------------------------------------ */</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span> </div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno"><a class="line" href="i__reg__uart_8h.html#afd1f3947838bf39c08b14d3a9ecb1932">  114</a></span><span class="preprocessor">#define UART_TXDRST                                 2       </span><span class="comment">/* 0x00000004 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno"><a class="line" href="i__reg__uart_8h.html#a96fb0c3495f3012dd99cb793dd369a2e">  115</a></span><span class="preprocessor">#define UART_TXDRST_MSK                             ((reg32_t)(0x1 &lt;&lt; UART_TXDRST))</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span> </div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno"><a class="line" href="i__reg__uart_8h.html#ad880f78e6eb46a7b9807d451a2ff4ff3">  117</a></span><span class="preprocessor">#define UART_RXDRST                                 1       </span><span class="comment">/* 0x00000002 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno"><a class="line" href="i__reg__uart_8h.html#ab237575dbc74ec75f831324123b73674">  118</a></span><span class="preprocessor">#define UART_RXDRST_MSK                             ((reg32_t)(0x1 &lt;&lt; UART_RXDRST))</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span> </div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno"><a class="line" href="i__reg__uart_8h.html#a0931fe24ffcb702b0c333a2a46df70b2">  120</a></span><span class="preprocessor">#define UART_DBUFEN                                 0       </span><span class="comment">/* 0x00000001 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno"><a class="line" href="i__reg__uart_8h.html#acaa819a2731b38fc8930a9737178232f">  121</a></span><span class="preprocessor">#define UART_DBUFEN_MSK                             ((reg32_t)(0x1 &lt;&lt; UART_DBUFEN))</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span> </div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="comment">/* -------------------- DFMTCFG register ------------------------------------ */</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span> </div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno"><a class="line" href="i__reg__uart_8h.html#ae7d910b330423ae55cbb7717fbb8ebf0">  125</a></span><span class="preprocessor">#define UART_DIVMS                                  8       </span><span class="comment">/* 0x00000100 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno"><a class="line" href="i__reg__uart_8h.html#aa86274bcd37e037b14b319607e3ef1ca">  126</a></span><span class="preprocessor">#define UART1_DIVMS_MSK                             ((reg32_t)(0x1 &lt;&lt; UART_DIVMS))</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span> </div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno"><a class="line" href="i__reg__uart_8h.html#a1469d3ef584c71008b98a68a3ba2eeb3">  128</a></span><span class="preprocessor">#define UART_DIVAE                                  7       </span><span class="comment">/* 0x00000080 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno"><a class="line" href="i__reg__uart_8h.html#adee1772d27f65ebc626634f9926b18cd">  129</a></span><span class="preprocessor">#define UART_DIVAE_MSK                              ((reg32_t)(0x1 &lt;&lt; UART_DIVAE))</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span> </div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno"><a class="line" href="i__reg__uart_8h.html#a65c4022d527f82a48eb8fe78f176eda4">  131</a></span><span class="preprocessor">#define UART_BRK                                    6       </span><span class="comment">/* 0x00000040 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno"><a class="line" href="i__reg__uart_8h.html#af9087b76004b9eaff32e32f2c7cf847f">  132</a></span><span class="preprocessor">#define UART_BRK_MSK                                ((reg32_t)(0x1 &lt;&lt; UART_BRK))</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span> </div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno"><a class="line" href="i__reg__uart_8h.html#a39ee6dab3e3795d733254d0d9f3435c7">  134</a></span><span class="preprocessor">#define UART_EPS                                    4       </span><span class="comment">/* 0x00000010 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno"><a class="line" href="i__reg__uart_8h.html#aa334684db496d8f1610312533c2407e9">  135</a></span><span class="preprocessor">#define UART_EPS_MSK                                ((reg32_t)(0x1 &lt;&lt; UART_EPS))</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span> </div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno"><a class="line" href="i__reg__uart_8h.html#aaf8e48c52845ee48140b42b6340229ef">  137</a></span><span class="preprocessor">#define UART_PEN                                    3       </span><span class="comment">/* 0x00000008 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno"><a class="line" href="i__reg__uart_8h.html#a90c9c3775d27d15386e2fe02b0ad3a14">  138</a></span><span class="preprocessor">#define UART_PEN_MSK                                ((reg32_t)(0x1 &lt;&lt; UART_PEN))</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span> </div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno"><a class="line" href="i__reg__uart_8h.html#ad56b55c3e207f58bfd0a57e657937077">  140</a></span><span class="preprocessor">#define UART_STOP                                   2       </span><span class="comment">/* 0x00000004 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno"><a class="line" href="i__reg__uart_8h.html#a32c5ef1cf465e46025d59af213c55605">  141</a></span><span class="preprocessor">#define UART_STOP_MSK                               ((reg32_t)(0x1 &lt;&lt; UART_STOP))</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span> </div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno"><a class="line" href="i__reg__uart_8h.html#aa7b6cee01b6273021031c338460f087d">  143</a></span><span class="preprocessor">#define UART_DLS                                    0       </span><span class="comment">/* 0x00000003 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno"><a class="line" href="i__reg__uart_8h.html#a0f77bc90ec2a221682a2bb2cc2a417cd">  144</a></span><span class="preprocessor">#define UART_DLS_MSK                                ((reg32_t)(0x3 &lt;&lt; UART_DLS))</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span> </div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span><span class="comment">/* -------------------- MDMCFG register ------------------------------------- */</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span> </div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno"><a class="line" href="i__reg__uart_8h.html#a890731861adbb8c0b8209169b0fdb9e1">  148</a></span><span class="preprocessor">#define UART_CLK_P                                  8       </span><span class="comment">/* 0x00000100 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno"><a class="line" href="i__reg__uart_8h.html#a1e2988de4aaa96a467379b9b1e5c4b5d">  149</a></span><span class="preprocessor">#define UART_CLK_P_MSK                              ((reg32_t)(0x1 &lt;&lt; UART_CLK_P))</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span> </div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno"><a class="line" href="i__reg__uart_8h.html#a3ba9d5e995c71b684dc1d741f9ffc186">  151</a></span><span class="preprocessor">#define UART_AUTO_DET                               7       </span><span class="comment">/* 0x00000080 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno"><a class="line" href="i__reg__uart_8h.html#a4e4d26c7b45d5254e98c3c0e0fa3dce7">  152</a></span><span class="preprocessor">#define UART_AUTO_DET_MSK                           ((reg32_t)(0x1 &lt;&lt; UART_AUTO_DET))</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span> </div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno"><a class="line" href="i__reg__uart_8h.html#aeb8473bc27e0bda4af4b1dfc6159a9f7">  154</a></span><span class="preprocessor">#define UART_SIRE                                   6       </span><span class="comment">/* 0x00000040 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno"><a class="line" href="i__reg__uart_8h.html#ab70a3a151b5f183dd9e7a3914222e5ff">  155</a></span><span class="preprocessor">#define UART_SIRE_MSK                               ((reg32_t)(0x1 &lt;&lt; UART_SIRE))</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span> </div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno"><a class="line" href="i__reg__uart_8h.html#af6eca9916b84da3b4633d489c432ccb5">  157</a></span><span class="preprocessor">#define UART_AFCE                                   5       </span><span class="comment">/* 0x00000020 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno"><a class="line" href="i__reg__uart_8h.html#aab862e9347ce765428cface5f4dc2c85">  158</a></span><span class="preprocessor">#define UART_AFCE_MSK                               ((reg32_t)(0x1 &lt;&lt; UART_AFCE))</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span> </div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno"><a class="line" href="i__reg__uart_8h.html#a2b805e61d316003157c1e1da40c7d411">  160</a></span><span class="preprocessor">#define UART_LOOPBACK                               4       </span><span class="comment">/* 0x00000010 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno"><a class="line" href="i__reg__uart_8h.html#a56b8c098c250ebf6d500ee26ce19631d">  161</a></span><span class="preprocessor">#define UART_LOOPBACK_MSK                           ((reg32_t)(0x1 &lt;&lt; UART_LOOPBACK))</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span> </div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno"><a class="line" href="i__reg__uart_8h.html#ad41e558e48f9ded4c9bc144ee598b57c">  163</a></span><span class="preprocessor">#define UART_OUT2                                   3       </span><span class="comment">/* 0x00000008 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno"><a class="line" href="i__reg__uart_8h.html#a135fd7bf2c6a2dbd351b70e926f684b4">  164</a></span><span class="preprocessor">#define UART_OUT2_MSK                               ((reg32_t)(0x1 &lt;&lt; UART_OUT2))</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span> </div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno"><a class="line" href="i__reg__uart_8h.html#aaab508fe7091a603a781ab76e59df69d">  166</a></span><span class="preprocessor">#define UART_OUT1                                   2       </span><span class="comment">/* 0x00000004 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno"><a class="line" href="i__reg__uart_8h.html#a7f29a561b0bfc114b36b633048ef16aa">  167</a></span><span class="preprocessor">#define UART_OUT1_MSK                               ((reg32_t)(0x1 &lt;&lt; UART_OUT1))</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span> </div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno"><a class="line" href="i__reg__uart_8h.html#a6664792a2837d67fc54e09c01ac2bd01">  169</a></span><span class="preprocessor">#define UART_RTS                                    1       </span><span class="comment">/* 0x00000002 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno"><a class="line" href="i__reg__uart_8h.html#ae44ab7a5a3edc7838a36f07893ef201f">  170</a></span><span class="preprocessor">#define UART_RTS_MSK                                ((reg32_t)(0x1 &lt;&lt; UART_RTS))</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span> </div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno"><a class="line" href="i__reg__uart_8h.html#afb2f84e6ca3052c2b359c63555527153">  172</a></span><span class="preprocessor">#define UART_DTR                                    0       </span><span class="comment">/* 0x00000001 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno"><a class="line" href="i__reg__uart_8h.html#a385ca3ebac9f7ffbab98d2c5c17cea96">  173</a></span><span class="preprocessor">#define UART_DTR_MSK                                ((reg32_t)(0x1 &lt;&lt; UART_DTR))</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span> </div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span><span class="comment">/* -------------------- IRQSTS register ------------------------------------- */</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span> </div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno"><a class="line" href="i__reg__uart_8h.html#ae9b82ab376ef1fa1d566a8dd12571ff5">  177</a></span><span class="preprocessor">#define UART_RTDR                                   8       </span><span class="comment">/* 0x00000100 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno"><a class="line" href="i__reg__uart_8h.html#ae1f7169b8811ab56aeab36175fc97ea6">  178</a></span><span class="preprocessor">#define UART_RTDR_MSK                               ((reg32_t)(0x1 &lt;&lt; UART_RTDR))</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span> </div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno"><a class="line" href="i__reg__uart_8h.html#acefbcb559eedf12c97b64e4f38d88d94">  180</a></span><span class="preprocessor">#define UART_RFE                                    7       </span><span class="comment">/* 0x00000080 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno"><a class="line" href="i__reg__uart_8h.html#a72ab4056206ae9c8b42eea035f7a797c">  181</a></span><span class="preprocessor">#define UART_RFE_MSK                                ((reg32_t)(0x1 &lt;&lt; UART_RFE))</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span> </div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno"><a class="line" href="i__reg__uart_8h.html#a6d2821f742292c7f22c11c4c2149aa7e">  183</a></span><span class="preprocessor">#define UART_TEMT                                   6       </span><span class="comment">/* 0x00000040 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno"><a class="line" href="i__reg__uart_8h.html#a35b812af47d0f4b4bbff4fd682a71e98">  184</a></span><span class="preprocessor">#define UART_TEMT_MSK                               ((reg32_t)(0x1 &lt;&lt; UART_TEMT))</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span> </div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno"><a class="line" href="i__reg__uart_8h.html#a4df8da32d980b5dbab56070e056ffb45">  186</a></span><span class="preprocessor">#define UART_THRE                                   5       </span><span class="comment">/* 0x00000020 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno"><a class="line" href="i__reg__uart_8h.html#ac18a911da866960785752c73afda43da">  187</a></span><span class="preprocessor">#define UART_THRE_MSK                               ((reg32_t)(0x1 &lt;&lt; UART_THRE))</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span> </div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno"><a class="line" href="i__reg__uart_8h.html#a8fb96ced17b3a723d60d0e6aea62a983">  189</a></span><span class="preprocessor">#define UART_OE                                     1       </span><span class="comment">/* 0x00000002 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno"><a class="line" href="i__reg__uart_8h.html#a161eac3885831b93e769dcf433606a20">  190</a></span><span class="preprocessor">#define UART_OE_MSK                                 ((reg32_t)(0x1 &lt;&lt; UART_OE))</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span> </div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno"><a class="line" href="i__reg__uart_8h.html#aeecfbcfb2237b106811fbaa70a0f16bb">  192</a></span><span class="preprocessor">#define UART_DR                                     0       </span><span class="comment">/* 0x00000001 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno"><a class="line" href="i__reg__uart_8h.html#a4e538a51b3542a11bb1416f4f8ba966e">  193</a></span><span class="preprocessor">#define UART_DR_MSK                                 ((reg32_t)(0x1 &lt;&lt; UART_DR))</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span> </div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span><span class="comment">/* -------------------- MDMSTS register ------------------------------------- */</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span> </div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span><span class="comment">/* -------------------- DBUFSTS register ------------------------------------ */</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span> </div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno"><a class="line" href="i__reg__uart_8h.html#a162c7d3844dc9e323b8d8cdf33f4d1fa">  199</a></span><span class="preprocessor">#define UART_RX_DBUF_FULL                           21       </span><span class="comment">/* 0x00200000 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno"><a class="line" href="i__reg__uart_8h.html#a9cd28f830d746840dffa7d430ab26179">  200</a></span><span class="preprocessor">#define UART_RX_DBUF_FULL_MSK                       ((reg32_t)(0x1 &lt;&lt; UART_RX_DBUF_FULL))</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span> </div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno"><a class="line" href="i__reg__uart_8h.html#a5b756fdc76bb53f011697b524d8f8b1c">  202</a></span><span class="preprocessor">#define UART_RX_DBUF_EMPTY                          20       </span><span class="comment">/* 0x00100000 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno"><a class="line" href="i__reg__uart_8h.html#a3ad51bd997f65a5fcdd023f562e54479">  203</a></span><span class="preprocessor">#define UART_RX_DBUF_EMPTY_MSK                      ((reg32_t)(0x1 &lt;&lt; UART_RX_DBUF_EMPTY))</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span> </div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno"><a class="line" href="i__reg__uart_8h.html#a225dd4533aa675014d417a7595e41ba7">  205</a></span><span class="preprocessor">#define UART_TX_DBUF_FULL                           19       </span><span class="comment">/* 0x00080000 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno"><a class="line" href="i__reg__uart_8h.html#a21baa7963db3dc2b4f0783f7defb827b">  206</a></span><span class="preprocessor">#define UART_TX_DBUF_FULL_MSK                       ((reg32_t)(0x1 &lt;&lt; UART_TX_DBUF_FULL))</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span> </div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno"><a class="line" href="i__reg__uart_8h.html#a966b30f4b24fdb1fd1c2455dad1938b6">  208</a></span><span class="preprocessor">#define UART_TX_DBUF_EMPTY                          18       </span><span class="comment">/* 0x00040000 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno"><a class="line" href="i__reg__uart_8h.html#a7710b335157076029bdcae650561966f">  209</a></span><span class="preprocessor">#define UART_TX_DBUF_EMPTY_MSK                      ((reg32_t)(0x1 &lt;&lt; UART_TX_DBUF_EMPTY))</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span> </div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno"><a class="line" href="i__reg__uart_8h.html#a30e68c94b8660de5df67c47453a36937">  211</a></span><span class="preprocessor">#define UART_RX_COUNT                               9       </span><span class="comment">/* 0x0001FE00 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno"><a class="line" href="i__reg__uart_8h.html#a32d1fa89d76995337a7b30a4f337fc93">  212</a></span><span class="preprocessor">#define UART_RX_COUNT_MSK                           ((reg32_t)(0xFF &lt;&lt; UART_RX_COUNT))</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span> </div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno"><a class="line" href="i__reg__uart_8h.html#a0eea3f45bd0175566e05e424bce2779e">  214</a></span><span class="preprocessor">#define UART_TX_COUNT                               0       </span><span class="comment">/* 0x000000FF */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno"><a class="line" href="i__reg__uart_8h.html#a587d5cb471b3103232173a4a17def742">  215</a></span><span class="preprocessor">#define UART_TX_COUNT_MSK                           ((reg32_t)(0xff &lt;&lt; UART_TX_COUNT))</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span> </div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span><span class="comment">/* -------------------- DBUFTH register ------------------------------------- */</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span> </div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno"><a class="line" href="i__reg__uart_8h.html#ae9cea81359d583567ddb4ced1ea0f54c">  219</a></span><span class="preprocessor">#define UART_TXTRIGTH                               8       </span><span class="comment">/* 0x0001FE00 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno"><a class="line" href="i__reg__uart_8h.html#af0fa7a8939b9896c4744ab9c41cf6f3f">  220</a></span><span class="preprocessor">#define UART_TXTRIGTH_MSK                           ((reg32_t)(0x1fe &lt;&lt; UART_TXTRIGTH))</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span> </div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno"><a class="line" href="i__reg__uart_8h.html#a20e800fe1173c10f1810c56f749266b4">  222</a></span><span class="preprocessor">#define UART_RXTRIGTH                               0       </span><span class="comment">/* 0x000000FF */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno"><a class="line" href="i__reg__uart_8h.html#ab476b2933629ade0722abd322b8cb6a1">  223</a></span><span class="preprocessor">#define UART_RXTRIGTH_MSK                           ((reg32_t)(0xff &lt;&lt; UART_RXTRIGTH))</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span> </div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span><span class="comment">/* -------------------- DIV2 register --------------------------------------- */</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span> </div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno"><a class="line" href="i__reg__uart_8h.html#ab3b1ac7774a099f9c766482a8601804a">  227</a></span><span class="preprocessor">#define UART_DIV2                                   0       </span><span class="comment">/* 0x000000FF */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno"><a class="line" href="i__reg__uart_8h.html#a70acfe6842346dd03d9927e19ab404bf">  228</a></span><span class="preprocessor">#define UART_DIV2_MSK                               ((reg32_t)(0xff &lt;&lt; UART_DIV2))</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span><span class="comment">/*============================ MACROFIED FUNCTIONS ===========================*/</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span> </div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span><span class="preprocessor">#if __AIC8800_UART_USE_BIT_FIELD == ENABLED</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno"><a class="line" href="i__reg__uart_8h.html#a3e057bdff1ecedc02da19f879b9e15b4">  232</a></span><span class="preprocessor">#   define DEF_UART_REG(__NAME, __TOTAL_SIZE, ...)                              \</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span><span class="preprocessor">    union {                                                                     \</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span><span class="preprocessor">        struct {                                                                \</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span><span class="preprocessor">            __VA_ARGS__                                                         \</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span><span class="preprocessor">        };                                                                      \</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span><span class="preprocessor">        reg##__TOTAL_SIZE##_t VALUE;                                            \</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span><span class="preprocessor">    } __NAME</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span><span class="preprocessor">#   define DEF_UART_REG(__NAME, __TOTAL_SIZE, ...)                              \</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span><span class="preprocessor">    __VA_ARGS__ reg##__TOTAL_SIZE##_t __NAME</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span><span class="comment">/*============================ TYPES =========================================*/</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span> </div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno"><a class="line" href="structuart__reg__t.html">  245</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code hl_struct" href="structuart__reg__t.html">uart_reg_t</a> {</div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span>    <span class="keyword">union </span>{</div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno"><a class="line" href="structuart__reg__t.html#a1da83793f441b55a223e377de87f7ef7">  247</a></span>        <a class="code hl_define" href="i__reg__gpio_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>            <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         <a class="code hl_variable" href="structuart__reg__t.html#a1da83793f441b55a223e377de87f7ef7">BASE_ADDR</a>;</div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span>        <a class="code hl_define" href="i__reg__uart_8h.html#a3e057bdff1ecedc02da19f879b9e15b4">DEF_UART_REG</a>(TXRXD, 32,</div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span>            <a class="code hl_define" href="i__reg__gpio_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a>       <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         TXRXDATA        : 8;</div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span>                        <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>                         : 24;</div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span>        );</div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span>        <a class="code hl_define" href="i__reg__uart_8h.html#a3e057bdff1ecedc02da19f879b9e15b4">DEF_UART_REG</a>(DIV0, 32,</div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span>            <a class="code hl_define" href="i__reg__gpio_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a>       <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         DIV0            : 8;</div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span>                        <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>                         : 24;</div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span>        );</div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span>    };</div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span>    <span class="keyword">union </span>{</div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span>        <a class="code hl_define" href="i__reg__uart_8h.html#a3e057bdff1ecedc02da19f879b9e15b4">DEF_UART_REG</a>(IRQCTL, 32,</div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span>            <a class="code hl_define" href="i__reg__gpio_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a>       <a class="code hl_typedef" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         RXIRQEN         : 1;</div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span>            <a class="code hl_define" href="i__reg__gpio_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a>       <a class="code hl_typedef" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         TXIRQEN         : 1;</div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span>            <a class="code hl_define" href="i__reg__gpio_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a>       <a class="code hl_typedef" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         LSIRQEN         : 1;</div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span>            <a class="code hl_define" href="i__reg__gpio_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a>       <a class="code hl_typedef" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         MSIRQEN         : 1;</div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span>                        <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>                         : 1;</div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span>                        <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>                         : 1;</div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span>                        <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>                         : 1;</div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span>            <a class="code hl_define" href="i__reg__gpio_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a>       <a class="code hl_typedef" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         PTIRQEN         : 1;</div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span>                        <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>                         : 24;</div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span>        );</div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span>        <a class="code hl_define" href="i__reg__uart_8h.html#a3e057bdff1ecedc02da19f879b9e15b4">DEF_UART_REG</a>(DIV1, 32,</div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span>            <a class="code hl_define" href="i__reg__gpio_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a>       <a class="code hl_typedef" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         DIV1            : 8;</div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span>                        <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>                         : 24;</div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span>        );</div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span>    };</div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span>    <span class="keyword">union </span>{</div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span>        <a class="code hl_define" href="i__reg__uart_8h.html#a3e057bdff1ecedc02da19f879b9e15b4">DEF_UART_REG</a>(IRQTYP, 32,</div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span>            <a class="code hl_define" href="i__reg__gpio_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>        <a class="code hl_typedef" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         IRQTYP          : 4;</div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span>                        <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>                         : 28;</div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span>        );</div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span>        <a class="code hl_define" href="i__reg__uart_8h.html#a3e057bdff1ecedc02da19f879b9e15b4">DEF_UART_REG</a>(DBUFCFG, 32,</div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span>            <a class="code hl_define" href="i__reg__gpio_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a>        <a class="code hl_typedef" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         DBUFEN          : 1;</div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span>            <a class="code hl_define" href="i__reg__gpio_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a>        <a class="code hl_typedef" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         RXDRST          : 1;</div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span>            <a class="code hl_define" href="i__reg__gpio_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a>        <a class="code hl_typedef" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         TXDRST          : 1;</div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span>                        <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>                         : 29;</div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span>        );</div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span>    };</div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno"><a class="line" href="structuart__reg__t.html#a3367abd89571a331a4a26f1799d1ce75">  286</a></span>    <a class="code hl_function" href="structuart__reg__t.html#a3367abd89571a331a4a26f1799d1ce75">DEF_UART_REG</a>(DFMTCFG, 32,</div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span>        <a class="code hl_define" href="i__reg__gpio_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a>           <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         DLS             : 2;</div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span>        <a class="code hl_define" href="i__reg__gpio_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a>           <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         STOP            : 1;</div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span>        <a class="code hl_define" href="i__reg__gpio_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a>           <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         PEN             : 1;</div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span>        <a class="code hl_define" href="i__reg__gpio_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a>           <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         EPS             : 1;</div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span>                        <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>                         : 1;</div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span>        <a class="code hl_define" href="i__reg__gpio_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a>           <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         BRK             : 1;</div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span>        <a class="code hl_define" href="i__reg__gpio_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a>           <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         DIVAE           : 1;</div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span>        <a class="code hl_define" href="i__reg__gpio_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a>           <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         DIVMS           : 1;</div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span>                        <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>                         : 23;</div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span>    );</div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno"><a class="line" href="structuart__reg__t.html#abb7217746ca69b60b1c2ce69fe360adf">  297</a></span>    <a class="code hl_function" href="structuart__reg__t.html#abb7217746ca69b60b1c2ce69fe360adf">DEF_UART_REG</a>(MDMCFG, 32,</div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span>        <a class="code hl_define" href="i__reg__gpio_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a>           <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         DTR             : 1;</div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span>        <a class="code hl_define" href="i__reg__gpio_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a>           <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         RTS             : 1;</div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span>        <a class="code hl_define" href="i__reg__gpio_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a>           <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         OUT1            : 1;</div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span>        <a class="code hl_define" href="i__reg__gpio_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a>           <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         OUT2            : 1;</div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span>        <a class="code hl_define" href="i__reg__gpio_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a>           <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         LOOPBACK        : 1;</div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span>        <a class="code hl_define" href="i__reg__gpio_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a>           <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         AFCE            : 1;</div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span>        <a class="code hl_define" href="i__reg__gpio_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a>           <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         SIRE            : 1;</div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span>        <a class="code hl_define" href="i__reg__gpio_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a>           <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         AUTO_DET        : 1;</div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span>        <a class="code hl_define" href="i__reg__gpio_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a>           <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         CLK_P           : 1;</div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span>                        <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>                         : 23;</div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span>    );</div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno"><a class="line" href="structuart__reg__t.html#acbcedab72b0bb6aa8864fec095524f57">  309</a></span>    <a class="code hl_function" href="structuart__reg__t.html#acbcedab72b0bb6aa8864fec095524f57">DEF_UART_REG</a>(IRQSTS, 32,</div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span>        <a class="code hl_define" href="i__reg__gpio_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>            <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         DR              : 1;</div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span>        <a class="code hl_define" href="i__reg__gpio_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>            <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         OE              : 1;</div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span>                        <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>                         : 1;</div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span>                        <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>                         : 1;</div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span>                        <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>                         : 1;</div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span>        <a class="code hl_define" href="i__reg__gpio_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>            <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         THRE            : 1;</div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span>        <a class="code hl_define" href="i__reg__gpio_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>            <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         TEMT            : 1;</div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span>        <a class="code hl_define" href="i__reg__gpio_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>            <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         RFE             : 1;</div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span>        <a class="code hl_define" href="i__reg__gpio_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>            <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         RTDR            : 1;</div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span>                        <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>                         : 23;</div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span>    );</div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno"><a class="line" href="structuart__reg__t.html#a1bbf7959986fe0049bf6bc10bceb344b">  321</a></span>    <a class="code hl_function" href="structuart__reg__t.html#a1bbf7959986fe0049bf6bc10bceb344b">DEF_UART_REG</a>(MDMSTS, 32,</div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span>        <a class="code hl_define" href="i__reg__gpio_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>            <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         MDMSTS          : 32;</div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span>    );</div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span>    <a class="code hl_define" href="f1c100s__reg_8h.html#a8a4cc841de38d24decca96a1aad68ac3">REG_RSVD_U32</a></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno"><a class="line" href="structuart__reg__t.html#a2dd042216879df7a812faccc57a5fc0d">  325</a></span>    <a class="code hl_function" href="structuart__reg__t.html#a2dd042216879df7a812faccc57a5fc0d">DEF_UART_REG</a>(DBUFSTS, 32,</div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span>        <a class="code hl_define" href="i__reg__gpio_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>            <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         TX_COUNT        : 8;</div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span>                        <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>                         : 1;</div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span>        <a class="code hl_define" href="i__reg__gpio_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>            <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         RX_COUNT        : 8;</div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span>                        <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>                         : 1;</div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span>        <a class="code hl_define" href="i__reg__gpio_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>            <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         TX_DBUF_EMPTY   : 1;</div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span>        <a class="code hl_define" href="i__reg__gpio_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>            <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         TX_DBUF_FULL    : 1;</div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span>        <a class="code hl_define" href="i__reg__gpio_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>            <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         RX_DBUF_EMPTY   : 1;</div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span>        <a class="code hl_define" href="i__reg__gpio_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>            <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         RX_DBUF_FULL    : 1;</div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span>                        <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>                         : 10;</div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span>    );</div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno"><a class="line" href="structuart__reg__t.html#a4a1f18b0e97e2732ea35e7d2a1fa7431">  336</a></span>    <a class="code hl_function" href="structuart__reg__t.html#a4a1f18b0e97e2732ea35e7d2a1fa7431">DEF_UART_REG</a>(DBUFTH, 32,</div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span>        <a class="code hl_define" href="i__reg__gpio_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a>           <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         RXTRIGTH        : 8;</div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span>                        <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>                         : 1;</div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span>        <a class="code hl_define" href="i__reg__gpio_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a>           <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         TXTRIGTH        : 8;</div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span>                        <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>                         : 15;</div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span>    );</div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno"><a class="line" href="structuart__reg__t.html#a1b2337a9841e9cbc7fbe7a2b9a847c9e">  342</a></span>    <a class="code hl_function" href="structuart__reg__t.html#a1b2337a9841e9cbc7fbe7a2b9a847c9e">DEF_UART_REG</a>(DIV2, 32,</div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span>        <a class="code hl_define" href="i__reg__gpio_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a>           <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         DIV2            : 8;</div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span>                        <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>                         : 24;</div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span>    );</div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno"><a class="line" href="i__reg__uart_8h.html#a74e133fb753f68d025a5b12dbc3f5f68">  346</a></span>} <a class="code hl_typedef" href="i__reg__uart_8h.html#a74e133fb753f68d025a5b12dbc3f5f68">uart_reg_t</a>;</div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span> </div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span> </div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span>}</div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span> </div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span> </div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span><span class="comment">/* EOF */</span></div>
<div class="ttc" id="a____type_8h_html"><div class="ttname"><a href="____type_8h.html">__type.h</a></div></div>
<div class="ttc" id="af1c100s__reg_8h_html_a0e1b07bbc5af28a654767bb3dfb132ad"><div class="ttname"><a href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a></div><div class="ttdeci">volatile uint32_t reg32_t</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1039</div></div>
<div class="ttc" id="af1c100s__reg_8h_html_a8a4cc841de38d24decca96a1aad68ac3"><div class="ttname"><a href="f1c100s__reg_8h.html#a8a4cc841de38d24decca96a1aad68ac3">REG_RSVD_U32</a></div><div class="ttdeci">#define REG_RSVD_U32</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1057</div></div>
<div class="ttc" id="ai__io__systick_8h_html_a0e1b07bbc5af28a654767bb3dfb132ad"><div class="ttname"><a href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a></div><div class="ttdeci">volatile uint32_t reg32_t</div><div class="ttdef"><b>Definition</b> i_io_systick.h:120</div></div>
<div class="ttc" id="ai__reg__gpio_8h_html_a0ea2009ed8fd9ef35b48708280fdb758"><div class="ttname"><a href="i__reg__gpio_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a></div><div class="ttdeci">#define __OM</div><div class="ttdef"><b>Definition</b> i_reg_gpio.h:47</div></div>
<div class="ttc" id="ai__reg__gpio_8h_html_a4cc1649793116d7c2d8afce7a4ffce43"><div class="ttname"><a href="i__reg__gpio_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a></div><div class="ttdeci">#define __IM</div><div class="ttdef"><b>Definition</b> i_reg_gpio.h:42</div></div>
<div class="ttc" id="ai__reg__gpio_8h_html_ab6caba5853a60a17e8e04499b52bf691"><div class="ttname"><a href="i__reg__gpio_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a></div><div class="ttdeci">#define __IOM</div><div class="ttdef"><b>Definition</b> i_reg_gpio.h:52</div></div>
<div class="ttc" id="ai__reg__uart_8h_html_a3e057bdff1ecedc02da19f879b9e15b4"><div class="ttname"><a href="i__reg__uart_8h.html#a3e057bdff1ecedc02da19f879b9e15b4">DEF_UART_REG</a></div><div class="ttdeci">#define DEF_UART_REG(__NAME, __TOTAL_SIZE,...)</div><div class="ttdef"><b>Definition</b> i_reg_uart.h:232</div></div>
<div class="ttc" id="ai__reg__uart_8h_html_a74e133fb753f68d025a5b12dbc3f5f68"><div class="ttname"><a href="i__reg__uart_8h.html#a74e133fb753f68d025a5b12dbc3f5f68">uart_reg_t</a></div><div class="ttdeci">struct uart_reg_t uart_reg_t</div></div>
<div class="ttc" id="astructuart__reg__t_html"><div class="ttname"><a href="structuart__reg__t.html">uart_reg_t</a></div><div class="ttdef"><b>Definition</b> i_reg_uart.h:245</div></div>
<div class="ttc" id="astructuart__reg__t_html_a1b2337a9841e9cbc7fbe7a2b9a847c9e"><div class="ttname"><a href="structuart__reg__t.html#a1b2337a9841e9cbc7fbe7a2b9a847c9e">uart_reg_t::DEF_UART_REG</a></div><div class="ttdeci">DEF_UART_REG(DIV2, 32, __IOM reg32_t DIV2 :8;reg32_t :24;)</div></div>
<div class="ttc" id="astructuart__reg__t_html_a1bbf7959986fe0049bf6bc10bceb344b"><div class="ttname"><a href="structuart__reg__t.html#a1bbf7959986fe0049bf6bc10bceb344b">uart_reg_t::DEF_UART_REG</a></div><div class="ttdeci">DEF_UART_REG(MDMSTS, 32, __IM reg32_t MDMSTS :32;)</div></div>
<div class="ttc" id="astructuart__reg__t_html_a1da83793f441b55a223e377de87f7ef7"><div class="ttname"><a href="structuart__reg__t.html#a1da83793f441b55a223e377de87f7ef7">uart_reg_t::BASE_ADDR</a></div><div class="ttdeci">__IM reg32_t BASE_ADDR</div><div class="ttdef"><b>Definition</b> i_reg_uart.h:247</div></div>
<div class="ttc" id="astructuart__reg__t_html_a2dd042216879df7a812faccc57a5fc0d"><div class="ttname"><a href="structuart__reg__t.html#a2dd042216879df7a812faccc57a5fc0d">uart_reg_t::DEF_UART_REG</a></div><div class="ttdeci">REG_RSVD_U32 DEF_UART_REG(DBUFSTS, 32, __IM reg32_t TX_COUNT :8;reg32_t :1;__IM reg32_t RX_COUNT :8;reg32_t :1;__IM reg32_t TX_DBUF_EMPTY :1;__IM reg32_t TX_DBUF_FULL :1;__IM reg32_t RX_DBUF_EMPTY :1;__IM reg32_t RX_DBUF_FULL :1;reg32_t :10;)</div></div>
<div class="ttc" id="astructuart__reg__t_html_a3367abd89571a331a4a26f1799d1ce75"><div class="ttname"><a href="structuart__reg__t.html#a3367abd89571a331a4a26f1799d1ce75">uart_reg_t::DEF_UART_REG</a></div><div class="ttdeci">DEF_UART_REG(DFMTCFG, 32, __IOM reg32_t DLS :2;__IOM reg32_t STOP :1;__IOM reg32_t PEN :1;__IOM reg32_t EPS :1;reg32_t :1;__IOM reg32_t BRK :1;__IOM reg32_t DIVAE :1;__IOM reg32_t DIVMS :1;reg32_t :23;)</div></div>
<div class="ttc" id="astructuart__reg__t_html_a4a1f18b0e97e2732ea35e7d2a1fa7431"><div class="ttname"><a href="structuart__reg__t.html#a4a1f18b0e97e2732ea35e7d2a1fa7431">uart_reg_t::DEF_UART_REG</a></div><div class="ttdeci">DEF_UART_REG(DBUFTH, 32, __IOM reg32_t RXTRIGTH :8;reg32_t :1;__IOM reg32_t TXTRIGTH :8;reg32_t :15;)</div></div>
<div class="ttc" id="astructuart__reg__t_html_abb7217746ca69b60b1c2ce69fe360adf"><div class="ttname"><a href="structuart__reg__t.html#abb7217746ca69b60b1c2ce69fe360adf">uart_reg_t::DEF_UART_REG</a></div><div class="ttdeci">DEF_UART_REG(MDMCFG, 32, __IOM reg32_t DTR :1;__IOM reg32_t RTS :1;__IOM reg32_t OUT1 :1;__IOM reg32_t OUT2 :1;__IOM reg32_t LOOPBACK :1;__IOM reg32_t AFCE :1;__IOM reg32_t SIRE :1;__IOM reg32_t AUTO_DET :1;__IOM reg32_t CLK_P :1;reg32_t :23;)</div></div>
<div class="ttc" id="astructuart__reg__t_html_acbcedab72b0bb6aa8864fec095524f57"><div class="ttname"><a href="structuart__reg__t.html#acbcedab72b0bb6aa8864fec095524f57">uart_reg_t::DEF_UART_REG</a></div><div class="ttdeci">DEF_UART_REG(IRQSTS, 32, __IM reg32_t DR :1;__IM reg32_t OE :1;reg32_t :1;reg32_t :1;reg32_t :1;__IM reg32_t THRE :1;__IM reg32_t TEMT :1;__IM reg32_t RFE :1;__IM reg32_t RTDR :1;reg32_t :23;)</div></div>
</div><!-- fragment --></div><!-- contents -->
<div style="text-align: center; font-size: small; margin-top: 20px;">
  Generated from commit:
  <a href="https://github.com/vsfteam/vsf/commit/54730eb9717f8018d1a7651180dd20cbe1db3d1c" target="_blank">vsfteam/vsf@54730eb</a>
</div>