Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Mar 14 14:16:34 2018
| Host         : AtleHusmoUndrum running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7z010
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    23 |
| Unused register locations in slices containing registers |   113 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              32 |           18 |
| Yes          | No                    | No                     |               3 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             338 |          154 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------+------------------------------------------+----------------------------------------+------------------+----------------+
|     Clock Signal     |               Enable Signal              |            Set/Reset Signal            | Slice Load Count | Bel Load Count |
+----------------------+------------------------------------------+----------------------------------------+------------------+----------------+
|  sys_clk_i_IBUF_BUFG | reg[msr_interrupt_enable]_i_1_n_0        |                                        |                1 |              1 |
|  sys_clk_i_IBUF_BUFG | reg[carry]_i_1_n_0                       | sys_rst_i_IBUF                         |                1 |              1 |
|  sys_clk_i_IBUF_BUFG | dmem_i[ena_i]                            | r[ctrl_ex][alu_op][3]_i_1_n_0          |                1 |              1 |
|  sys_clk_i_IBUF_BUFG | dmem_i[ena_i]                            | r[ctrl_ex][alu_op][0]_i_1_n_0          |                1 |              1 |
|  sys_clk_i_IBUF_BUFG | dmem_i[ena_i]                            | r[ctrl_mem][mem_read]_i_1_n_0          |                1 |              1 |
|  sys_clk_i_IBUF_BUFG | dmem_i[ena_i]                            | r[ctrl_ex][operation]_i_1_n_0          |                1 |              1 |
|  sys_clk_i_IBUF_BUFG | dmem_i[ena_i]                            | reg[interrupt]_i_1_n_0                 |                1 |              1 |
|  sys_clk_i_IBUF_BUFG |                                          |                                        |                1 |              2 |
|  sys_clk_i_IBUF_BUFG | r[ctrl_mem][transfer_size][1]_i_1__0_n_0 | sys_rst_i_IBUF                         |                1 |              2 |
|  sys_clk_i_IBUF_BUFG | core0/decode0/reg[immediate]             |                                        |                1 |              2 |
|  sys_clk_i_IBUF_BUFG | dmem_i[ena_i]                            | r[ctrl_ex][alu_op][2]_i_1_n_0          |                1 |              2 |
|  sys_clk_i_IBUF_BUFG | dmem_i[ena_i]                            | r[ctrl_mem][transfer_size][1]_i_1_n_0  |                1 |              2 |
|  sys_clk_i_IBUF_BUFG | dmem_i[ena_i]                            | r[ctrl_ex][branch_cond][2]_i_1_n_0     |                1 |              2 |
|  sys_clk_i_IBUF_BUFG | dmem_i[ena_i]                            | r[ctrl_ex][carry][1]_i_1_n_0           |                1 |              2 |
|  sys_clk_i_IBUF_BUFG | dmem_i[ena_i]                            | core0/decode0/reg[delay_interrupt]     |                2 |              2 |
|  sys_clk_i_IBUF_BUFG | dmem_i[ena_i]                            | decode0/reg[immediate][14]_i_1_n_0     |                1 |              4 |
|  sys_clk_i_IBUF_BUFG | dmem_i[ena_i]                            | core0/execute0/r[ctrl_wrb][reg_write]  |                3 |              8 |
|  sys_clk_i_IBUF_BUFG | dmem_i[ena_i]                            | decode0/reg[immediate][15]_i_1_n_0     |                4 |             12 |
|  sys_clk_i_IBUF_BUFG | dmem_i[ena_i]                            | r[alu_result][31]_i_1__0_n_0           |                8 |             16 |
|  sys_clk_i_IBUF_BUFG | dmem_i[ena_i]                            | decode0/r[program_counter][15]_i_1_n_0 |                6 |             17 |
|  sys_clk_i_IBUF_BUFG | dmem_i[ena_i]                            | core0/r[imm][31]                       |               13 |             31 |
|  sys_clk_i_IBUF_BUFG |                                          | rdout[31]_i_1_n_0                      |               18 |             32 |
|  sys_clk_i_IBUF_BUFG | dmem_i[ena_i]                            | sys_rst_i_IBUF                         |              106 |            232 |
+----------------------+------------------------------------------+----------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     7 |
| 2      |                     8 |
| 4      |                     1 |
| 8      |                     1 |
| 12     |                     1 |
| 16+    |                     5 |
+--------+-----------------------+


