0.7
2020.2
May  7 2023
15:24:31
D:/Verilog Projects/Full_Adder/Full_Adder.sim/sim_1/synth/timing/xsim/FAdder_test_time_synth.v,1690709490,verilog,,D:/Verilog Projects/Full_Adder/Full_Adder.srcs/sim_1/new/FAdder_test.v,,FAdder;glbl,,,,,,,,
D:/Verilog Projects/Full_Adder/Full_Adder.srcs/sim_1/new/FAdder_test.v,1690709170,verilog,,,,FAdder_test,,,,,,,,
