<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: gem_reg_sched</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_gem_reg_sched'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_gem_reg_sched')">gem_reg_sched</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 59.22</td>
<td class="s8 cl rt"><a href="mod580.html#Line" > 80.56</a></td>
<td class="s6 cl rt"><a href="mod580.html#Cond" > 66.67</a></td>
<td class="s1 cl rt"><a href="mod580.html#Toggle" > 13.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod580.html#Branch" > 76.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/ip/GbE/hdl/gem_reg_sched.v')">/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/ip/GbE/hdl/gem_reg_sched.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod580.html#inst_tag_45866"  onclick="showContent('inst_tag_45866')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_sched<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_gem_reg_sched'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod580.html" >gem_reg_sched</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>36</td><td>29</td><td>80.56</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>93</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>369</td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>391</td><td>17</td><td>14</td><td>82.35</td></tr>
</table>
<pre class="code"><br clear=all>
92                            begin
93         1/1                  if(~n_preset)
94         1/1                    limit_r &lt;= 8'h00;
95                              else
96         1/1                    if (write_registers &amp;&amp; (i_paddr == bw_lim_addr[11:0]))
97         <font color = "red">0/1     ==>              limit_r &lt;= pwdata[(8*loop_q[1:0])+7:(8*loop_q[1:0])];</font>
                        MISSING_ELSE
98                            end
99                      
100                           // Optional parity protection
101                           if (p_parity_prot == 1'b1) begin : gen_par
102                             reg   limit_par;
103                     
104                             // Store associated parity
105                             always @(posedge pclk or negedge n_preset)
106                             begin
107                               if (~n_preset)
108                                 limit_par &lt;= 1'b0;
109                               else
110                                 if (write_registers &amp;&amp; (i_paddr == bw_lim_addr[11:0]))
111                                   limit_par &lt;= pwdata_par[loop_q[1:0]];
112                             end
113                     
114                             // Check the parity constantly
115                             cdnsdru_asf_parity_check_v1 #(.p_data_width(8)) i_par_chk (
116                               .odd_par    (1'b0),
117                               .data_in    (limit_r),
118                               .parity_in  (limit_par),
119                               .parity_err (bw_rate_lim_par_err[loop_q])
120                             );
121                           end else begin : gen_no_par
122                             assign bw_rate_lim_par_err[loop_q]  = 1'b0;
123                           end
124                     
125                           assign bw_rate_limit[(loop_q*8)+7:(loop_q*8)] = limit_r;
126                         end else begin : gen_no_q_exist
127                           assign bw_rate_lim_par_err[loop_q]  = 1'b0;
128                           assign bw_rate_limit[(loop_q*8)+7:(loop_q*8)] = 8'h00;
129                         end
130                       end
131                       endgenerate
132                     
133                       // Instantiate scheduler control registers
134                       gem_reg_sched_ctrl #(.p_edma_queues(p_edma_queues)) i_sched_ctrl (
135                         .pclk             (pclk),
136                         .n_preset         (n_preset),
137                         .i_paddr          (i_paddr),
138                         .write_registers  (write_registers),
139                         .pwdata           (pwdata),
140                         .tx_disable_q_pad (tx_disable_q_pad),
141                         .cbs_q_a_id       (cbs_q_a_id),
142                         .cbs_q_b_id       (cbs_q_b_id),
143                         .dwrr_ets_control (dwrr_ets_control)
144                       );
145                     
146                       // Optional duplication of control registers and fault compare
147                       generate if (p_parity_prot == 1'b1) begin : gen_sched_ctrl_dupl
148                         wire  [3:0]   cbs_q_a_id_dplc;
149                         wire  [3:0]   cbs_q_b_id_dplc;
150                         wire  [31:0]  dwrr_ets_control_dplc;
151                     
152                         gem_reg_sched_ctrl #(.p_edma_queues(p_edma_queues)) i_sched_ctrl_asf_duplc (
153                           .pclk             (pclk),
154                           .n_preset         (n_preset),
155                           .i_paddr          (i_paddr),
156                           .write_registers  (write_registers),
157                           .pwdata           (pwdata),
158                           .tx_disable_q_pad (tx_disable_q_pad),
159                           .cbs_q_a_id       (cbs_q_a_id_dplc),
160                           .cbs_q_b_id       (cbs_q_b_id_dplc),
161                           .dwrr_ets_control (dwrr_ets_control_dplc)
162                         );
163                     
164                         // Compare outputs
165                         assign sched_ctrl_err = (cbs_q_a_id_dplc       != cbs_q_a_id) ||
166                                                 (cbs_q_b_id_dplc       != cbs_q_b_id) ||
167                                                 (dwrr_ets_control_dplc != dwrr_ets_control);
168                     
169                       end else begin : gen_no_dupl
170                         assign sched_ctrl_err = 1'b0;
171                       end
172                       endgenerate
173                     
174                       // CBS specific registers
175                       generate if (p_edma_exclude_cbs == 1'b0) begin : gen_cbs_regs
176                         genvar        loop_i;
177                         reg   [31:0]  idleslope_q_a_r;
178                         reg   [31:0]  idleslope_q_b_r;
179                         wire  [15:0]  q_is_cbs_enabled;
180                         wire  [31:0]  port_tx_rate_10m;   // Transmit Rate for 10M
181                         wire  [31:0]  port_tx_rate_100m;  // Transmit Rate for 100M
182                         wire  [31:0]  port_tx_rate_1g;    // Transmit Rate for 1G
183                         wire          cbs_spram_par_err;  // SPRAM specific control regs parity error
184                     
185                         // Decode CBS control as it can be configured from 2 places and queues
186                         // are dynamically controlled
187                         for (loop_i=0; loop_i&lt;16; loop_i=loop_i+1) begin : gen_cbs_enable
188                           assign q_is_cbs_enabled[loop_i] = dwrr_ets_control[loop_i*2+1:loop_i*2] == 2'b01;
189                         end
190                     
191                         always@(posedge pclk or negedge n_preset)
192                         begin
193                           if(~n_preset)
194                           begin
195                             idleslope_q_a_r &lt;= 32'h00000000;
196                             idleslope_q_b_r &lt;= 32'h00000000;
197                           end
198                           else
199                           begin
200                             if (write_registers)
201                             begin
202                               case (i_paddr)
203                                 `gem_cbs_idleslope_q_a :
204                                 begin
205                                   idleslope_q_a_r &lt;= pwdata[31:0];
206                                 end
207                     
208                                 `gem_cbs_idleslope_q_b :
209                                 begin
210                                   idleslope_q_b_r &lt;= pwdata[31:0];
211                                 end
212                                 default : ;
213                               endcase
214                             end
215                           end
216                         end
217                     
218                         assign idleslope_q_a = idleslope_q_a_r;
219                         assign idleslope_q_b = idleslope_q_b_r;
220                     
221                         // CBS enable for highest priority queue
222                         assign cbs_enable[0] = q_is_cbs_enabled[cbs_q_a_id];
223                     
224                         // CBS for second highest priority queue only if more than 1 queue
225                         if (p_edma_queues &gt; 32'd1) begin : set_cbs_enable
226                           assign cbs_enable[1] = q_is_cbs_enabled[cbs_q_b_id];
227                         end else begin  : set_cbs_enable_1q
228                           assign cbs_enable[1] = 1'b0;
229                         end
230                     
231                         // For CBS credit counting, the port_tx_rate variable is used. This is
232                         // programmable when configured to use SPRAM. Otherwise it is fixed.
233                         if (p_edma_spram == 1'b1) begin : gen_port_tx_rate
234                           reg   [31:0] port_tx_rate_10m_r;      // Transmit Rate for 10M
235                           reg   [31:0] port_tx_rate_100m_r;     // Transmit Rate for 100M
236                           reg   [31:0] port_tx_rate_1g_r;       // Transmit Rate for 1G
237                           always @(posedge pclk or negedge n_preset)
238                           begin
239                             if (~n_preset)
240                             begin
241                               port_tx_rate_10m_r     &lt;= 32'h002625a0;
242                               port_tx_rate_100m_r    &lt;= 32'h017d7840;
243                               port_tx_rate_1g_r      &lt;= 32'h07735940;
244                             end
245                             else if (write_registers)
246                             begin
247                               if (i_paddr == `gem_cbs_port_tx_rate_10m)
248                                 port_tx_rate_10m_r   &lt;= pwdata[31:0];
249                               if (i_paddr == `gem_cbs_port_tx_rate_100m)
250                                 port_tx_rate_100m_r  &lt;= pwdata[31:0];
251                               if (i_paddr == `gem_cbs_port_tx_rate_1g)
252                                 port_tx_rate_1g_r    &lt;= pwdata[31:0];
253                             end
254                           end
255                           assign port_tx_rate_10m     = port_tx_rate_10m_r;
256                           assign port_tx_rate_100m    = port_tx_rate_100m_r;
257                           assign port_tx_rate_1g      = port_tx_rate_1g_r;
258                           assign port_tx_rate_10m_rd  = port_tx_rate_10m_r;
259                           assign port_tx_rate_100m_rd = port_tx_rate_100m_r;
260                           assign port_tx_rate_1g_rd   = port_tx_rate_1g_r;
261                     
262                           // Optional parity protection
263                           if (p_parity_prot == 1'b1) begin : gen_par
264                             reg   [3:0] rate_10m_par;
265                             reg   [3:0] rate_100m_par;
266                             reg   [3:0] rate_1g_par;
267                     
268                             // Store associated parity
269                             always @(posedge pclk or negedge n_preset)
270                             begin
271                               if (~n_preset)
272                               begin
273                                 rate_10m_par  &lt;= 4'b0110;
274                                 rate_100m_par &lt;= 4'b1001;
275                                 rate_1g_par   &lt;= 4'b1101;
276                               end
277                               else if (write_registers)
278                               begin
279                                 if (i_paddr == `gem_cbs_port_tx_rate_10m)
280                                   rate_10m_par  &lt;= pwdata_par;
281                                 if (i_paddr == `gem_cbs_port_tx_rate_100m)
282                                   rate_100m_par &lt;= pwdata_par;
283                                 if (i_paddr == `gem_cbs_port_tx_rate_1g)
284                                   rate_1g_par   &lt;= pwdata_par;
285                               end
286                             end
287                     
288                             // Check the parity constantly
289                             cdnsdru_asf_parity_check_v1 #(.p_data_width(96)) i_par_chk (
290                               .odd_par    (1'b0),
291                               .data_in    ({port_tx_rate_1g_r,
292                                             port_tx_rate_100m_r,
293                                             port_tx_rate_10m_r}),
294                               .parity_in  ({rate_1g_par,
295                                             rate_100m_par,
296                                             rate_10m_par}),
297                               .parity_err (cbs_spram_par_err)
298                             );
299                           end else begin : gen_no_par
300                             assign cbs_spram_par_err  = 1'b0;
301                           end
302                     
303                         end else begin : gen_port_tx_rate_fixed
304                           assign cbs_spram_par_err    = 1'b0;
305                           assign port_tx_rate_10m     = 32'h002625a0;
306                           assign port_tx_rate_100m    = 32'h017d7840;
307                           assign port_tx_rate_1g      = 32'h07735940;
308                           assign port_tx_rate_10m_rd  = 32'h00000000;
309                           assign port_tx_rate_100m_rd = 32'h00000000;
310                           assign port_tx_rate_1g_rd   = 32'h00000000;
311                         end
312                     
313                         assign port_tx_rate = (speed_mode[1:0] == 2'b00)  ? port_tx_rate_10m: // 10M
314                                               (speed_mode[1:0] == 2'b01)  ? port_tx_rate_100m:// 100M
315                                                                             port_tx_rate_1g;  // 1G
316                     
317                         // Optional parity protection
318                         if (p_parity_prot == 1) begin : gen_par
319                           reg   [3:0] slope_a_par;
320                           reg   [3:0] slope_b_par;
321                           wire        cbs_reg_par_err;    // Parity error in CBS control regs
322                     
323                           // Store associated parity
324                           always @(posedge pclk or negedge n_preset)
325                           begin
326                             if (~n_preset)
327                             begin
328                               slope_a_par &lt;= 4'h0;
329                               slope_b_par &lt;= 4'h0;
330                             end
331                             else if (write_registers)
332                             begin
333                               if (i_paddr == `gem_cbs_idleslope_q_a)
334                                 slope_a_par &lt;= pwdata_par;
335                               if (i_paddr == `gem_cbs_idleslope_q_b)
336                                 slope_b_par &lt;= pwdata_par;
337                             end
338                           end
339                     
340                           // Check the parity constantly
341                           cdnsdru_asf_parity_check_v1 #(.p_data_width(64)) i_par_chk (
342                             .odd_par    (1'b0),
343                             .data_in    ({idleslope_q_b_r,idleslope_q_a_r}),
344                             .parity_in  ({slope_b_par,slope_a_par}),
345                             .parity_err (cbs_reg_par_err)
346                           );
347                           assign cbs_par_err  = cbs_reg_par_err | cbs_spram_par_err;
348                         end else begin : gen_no_par
349                           assign cbs_par_err  = 1'b0;
350                         end
351                     
352                       end else begin : gen_no_cbs_regs
353                         assign cbs_par_err          = 1'b0;
354                         assign idleslope_q_a        = 32'd0;
355                         assign idleslope_q_b        = 32'd0;
356                         assign cbs_enable[1:0]      = 2'b00;
357                         assign port_tx_rate         = 32'h00000000;
358                         assign port_tx_rate_10m_rd  = 32'h00000000;
359                         assign port_tx_rate_100m_rd = 32'h00000000;
360                         assign port_tx_rate_1g_rd   = 32'h00000000;
361                       end
362                       endgenerate
363                     
364                     
365                       // APB read of registers.
366                       // The prdata_sched should be registered externally.
367                       always @(*)
368                       begin
369        1/1              if (read_registers)
370        1/1                case (i_paddr)
371        1/1                  `gem_cbs_control          : prdata_sched  = {30'd0, cbs_enable};
372        1/1                  `gem_cbs_idleslope_q_a    : prdata_sched  = idleslope_q_a;
373        1/1                  `gem_cbs_idleslope_q_b    : prdata_sched  = idleslope_q_b;
374        <font color = "red">0/1     ==>          `gem_cbs_port_tx_rate_10m : prdata_sched  = port_tx_rate_10m_rd;</font>
375        <font color = "red">0/1     ==>          `gem_cbs_port_tx_rate_100m: prdata_sched  = port_tx_rate_100m_rd;</font>
376        <font color = "red">0/1     ==>          `gem_cbs_port_tx_rate_1g  : prdata_sched  = port_tx_rate_1g_rd;</font>
377        1/1                  `gem_dwrr_ets_control     : prdata_sched  = dwrr_ets_control;
378        1/1                  `gem_bw_rate_limit_q03    : prdata_sched  = bw_rate_limit[31:0];
379        1/1                  `gem_bw_rate_limit_q47    : prdata_sched  = bw_rate_limit[63:32];
380        1/1                  `gem_bw_rate_limit_q8b    : prdata_sched  = bw_rate_limit[95:64];
381        1/1                  `gem_bw_rate_limit_qcf    : prdata_sched  = bw_rate_limit[127:96];
382        1/1                  default                   : prdata_sched  = 32'h00000000;
383                           endcase
384                         else
385        1/1                prdata_sched  = 32'h00000000;
386                       end
387                     
388                       // Perr signal is similar to above. This is registered to match previous implementation
389                       always @(posedge pclk or negedge n_preset)
390                       begin
391        1/1              if (~n_preset)
392        1/1                perr_sched  &lt;= 1'b0;
393        1/1              else if (psel)
394        1/1                case (i_paddr)
395        1/1                  `gem_cbs_control          : perr_sched  &lt;= p_edma_exclude_cbs == 1;
396        1/1                  `gem_cbs_idleslope_q_a    : perr_sched  &lt;= p_edma_exclude_cbs == 1;
397        1/1                  `gem_cbs_idleslope_q_b    : perr_sched  &lt;= p_edma_exclude_cbs == 1;
398        <font color = "red">0/1     ==>          `gem_cbs_port_tx_rate_10m : perr_sched  &lt;= p_edma_exclude_cbs == 1 || p_edma_spram == 0;</font>
399        <font color = "red">0/1     ==>          `gem_cbs_port_tx_rate_100m: perr_sched  &lt;= p_edma_exclude_cbs == 1 || p_edma_spram == 0;</font>
400        <font color = "red">0/1     ==>          `gem_cbs_port_tx_rate_1g  : perr_sched  &lt;= p_edma_exclude_cbs == 1 || p_edma_spram == 0;</font>
401        1/1                  `gem_dwrr_ets_control     : perr_sched  &lt;= 1'b0;
402        1/1                  `gem_bw_rate_limit_q03    : perr_sched  &lt;= 1'b0;
403        1/1                  `gem_bw_rate_limit_q47    : perr_sched  &lt;= p_edma_queues &lt; 32'd5;
404        1/1                  `gem_bw_rate_limit_q8b    : perr_sched  &lt;= p_edma_queues &lt; 32'd9;
405        1/1                  `gem_bw_rate_limit_qcf    : perr_sched  &lt;= p_edma_queues &lt; 32'd13;
406        1/1                  default                   : perr_sched  &lt;= 1'b1;  // No match for this module
407                           endcase
408                         else
409        1/1                perr_sched  &lt;= 1'b0;
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod580.html" >gem_reg_sched</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">Conditions</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">Logical</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       96
 EXPRESSION (write_registers &amp;&amp; (i_paddr == gen_rate_limit[0].gen_q_exists.bw_lim_addr[11:0]))
             -------1-------    ------------------------------2------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod580.html" >gem_reg_sched</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">21</td>
<td class="rt">7</td>
<td class="rt">33.33 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">746</td>
<td class="rt">97</td>
<td class="rt">13.00 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">373</td>
<td class="rt">49</td>
<td class="rt">13.14 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">373</td>
<td class="rt">48</td>
<td class="rt">12.87 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">21</td>
<td class="rt">7</td>
<td class="rt">33.33 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">746</td>
<td class="rt">97</td>
<td class="rt">13.00 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">373</td>
<td class="rt">49</td>
<td class="rt">13.14 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">373</td>
<td class="rt">48</td>
<td class="rt">12.87 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>i_paddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_paddr[11:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>psel</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_registers</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>read_registers</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata_par[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>speed_mode[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>speed_mode[3:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tx_disable_q_pad[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cbs_q_a_id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cbs_q_b_id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cbs_enable[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>idleslope_q_a[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>idleslope_q_b[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>port_tx_rate[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dwrr_ets_control[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>bw_rate_limit[127:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>prdata_sched[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>perr_sched</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>sched_par_err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod580.html" >gem_reg_sched</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">30</td>
<td class="rt">23</td>
<td class="rt">76.67 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">369</td>
<td class="rt">13</td>
<td class="rt">10</td>
<td class="rt">76.92 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">391</td>
<td class="rt">14</td>
<td class="rt">11</td>
<td class="rt">78.57 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">93</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
369            if (read_registers)
               <font color = "green">-1-</font>  
370              case (i_paddr)
                 <font color = "red">-2-</font>  
371                `gem_cbs_control          : prdata_sched  = {30'd0, cbs_enable};
           <font color = "green">        ==></font>
372                `gem_cbs_idleslope_q_a    : prdata_sched  = idleslope_q_a;
           <font color = "green">        ==></font>
373                `gem_cbs_idleslope_q_b    : prdata_sched  = idleslope_q_b;
           <font color = "green">        ==></font>
374                `gem_cbs_port_tx_rate_10m : prdata_sched  = port_tx_rate_10m_rd;
           <font color = "red">        ==></font>
375                `gem_cbs_port_tx_rate_100m: prdata_sched  = port_tx_rate_100m_rd;
           <font color = "red">        ==></font>
376                `gem_cbs_port_tx_rate_1g  : prdata_sched  = port_tx_rate_1g_rd;
           <font color = "red">        ==></font>
377                `gem_dwrr_ets_control     : prdata_sched  = dwrr_ets_control;
           <font color = "green">        ==></font>
378                `gem_bw_rate_limit_q03    : prdata_sched  = bw_rate_limit[31:0];
           <font color = "green">        ==></font>
379                `gem_bw_rate_limit_q47    : prdata_sched  = bw_rate_limit[63:32];
           <font color = "green">        ==></font>
380                `gem_bw_rate_limit_q8b    : prdata_sched  = bw_rate_limit[95:64];
           <font color = "green">        ==></font>
381                `gem_bw_rate_limit_qcf    : prdata_sched  = bw_rate_limit[127:96];
           <font color = "green">        ==></font>
382                default                   : prdata_sched  = 32'h00000000;
           <font color = "green">        ==></font>
383              endcase
384            else
385              prdata_sched  = 32'h00000000;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h4bc </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h4c0 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h4c4 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>12'h4e0 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>12'h4e4 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>12'h4e8 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h580 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h590 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h594 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h598 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h59c </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>default</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
391            if (~n_preset)
               <font color = "green">-1-</font>  
392              perr_sched  <= 1'b0;
           <font color = "green">      ==></font>
393            else if (psel)
                    <font color = "green">-2-</font>  
394              case (i_paddr)
                 <font color = "red">-3-</font>  
395                `gem_cbs_control          : perr_sched  <= p_edma_exclude_cbs == 1;
           <font color = "green">        ==></font>
396                `gem_cbs_idleslope_q_a    : perr_sched  <= p_edma_exclude_cbs == 1;
           <font color = "green">        ==></font>
397                `gem_cbs_idleslope_q_b    : perr_sched  <= p_edma_exclude_cbs == 1;
           <font color = "green">        ==></font>
398                `gem_cbs_port_tx_rate_10m : perr_sched  <= p_edma_exclude_cbs == 1 || p_edma_spram == 0;
           <font color = "red">        ==></font>
399                `gem_cbs_port_tx_rate_100m: perr_sched  <= p_edma_exclude_cbs == 1 || p_edma_spram == 0;
           <font color = "red">        ==></font>
400                `gem_cbs_port_tx_rate_1g  : perr_sched  <= p_edma_exclude_cbs == 1 || p_edma_spram == 0;
           <font color = "red">        ==></font>
401                `gem_dwrr_ets_control     : perr_sched  <= 1'b0;
           <font color = "green">        ==></font>
402                `gem_bw_rate_limit_q03    : perr_sched  <= 1'b0;
           <font color = "green">        ==></font>
403                `gem_bw_rate_limit_q47    : perr_sched  <= p_edma_queues < 32'd5;
           <font color = "green">        ==></font>
404                `gem_bw_rate_limit_q8b    : perr_sched  <= p_edma_queues < 32'd9;
           <font color = "green">        ==></font>
405                `gem_bw_rate_limit_qcf    : perr_sched  <= p_edma_queues < 32'd13;
           <font color = "green">        ==></font>
406                default                   : perr_sched  <= 1'b1;  // No match for this module
           <font color = "green">        ==></font>
407              endcase
408            else
409              perr_sched  <= 1'b0;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h4bc </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h4c0 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h4c4 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h4e0 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h4e4 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h4e8 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h580 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h590 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h594 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h598 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h59c </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>default</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
93                 if(~n_preset)
                   <font color = "green">-1-</font>  
94                   limit_r <= 8'h00;
           <font color = "green">          ==></font>
95                 else
96                   if (write_registers && (i_paddr == bw_lim_addr[11:0]))
                     <font color = "red">-2-</font>  
97                     limit_r <= pwdata[(8*loop_q[1:0])+7:(8*loop_q[1:0])];
           <font color = "red">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="tag_gem_reg_sched">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
