// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
// Date        : Wed Nov 25 16:09:35 2020
// Host        : Chengde-DELL running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ip/design_1_huffman_encoding_0_1/design_1_huffman_encoding_0_1_sim_netlist.v
// Design      : design_1_huffman_encoding_0_1
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg484-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "design_1_huffman_encoding_0_1,huffman_encoding,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "huffman_encoding,Vivado 2019.2" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module design_1_huffman_encoding_0_1
   (s_axi_AXILiteS_AWADDR,
    s_axi_AXILiteS_AWVALID,
    s_axi_AXILiteS_AWREADY,
    s_axi_AXILiteS_WDATA,
    s_axi_AXILiteS_WSTRB,
    s_axi_AXILiteS_WVALID,
    s_axi_AXILiteS_WREADY,
    s_axi_AXILiteS_BRESP,
    s_axi_AXILiteS_BVALID,
    s_axi_AXILiteS_BREADY,
    s_axi_AXILiteS_ARADDR,
    s_axi_AXILiteS_ARVALID,
    s_axi_AXILiteS_ARREADY,
    s_axi_AXILiteS_RDATA,
    s_axi_AXILiteS_RRESP,
    s_axi_AXILiteS_RVALID,
    s_axi_AXILiteS_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    symbol_histogram_TVALID,
    symbol_histogram_TREADY,
    symbol_histogram_TDATA,
    symbol_histogram_TKEEP,
    symbol_histogram_TSTRB,
    symbol_histogram_TUSER,
    symbol_histogram_TLAST,
    symbol_histogram_TID,
    symbol_histogram_TDEST,
    encoding_TVALID,
    encoding_TREADY,
    encoding_TDATA,
    encoding_TKEEP,
    encoding_TSTRB,
    encoding_TUSER,
    encoding_TLAST,
    encoding_TID,
    encoding_TDEST);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWADDR" *) input [4:0]s_axi_AXILiteS_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWVALID" *) input s_axi_AXILiteS_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWREADY" *) output s_axi_AXILiteS_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WDATA" *) input [31:0]s_axi_AXILiteS_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WSTRB" *) input [3:0]s_axi_AXILiteS_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WVALID" *) input s_axi_AXILiteS_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WREADY" *) output s_axi_AXILiteS_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BRESP" *) output [1:0]s_axi_AXILiteS_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BVALID" *) output s_axi_AXILiteS_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BREADY" *) input s_axi_AXILiteS_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARADDR" *) input [4:0]s_axi_AXILiteS_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARVALID" *) input s_axi_AXILiteS_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARREADY" *) output s_axi_AXILiteS_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RDATA" *) output [31:0]s_axi_AXILiteS_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RRESP" *) output [1:0]s_axi_AXILiteS_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RVALID" *) output s_axi_AXILiteS_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_AXILiteS, ADDR_WIDTH 5, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_1_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_AXILiteS_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_AXILiteS:symbol_histogram:encoding, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_1_FCLK_CLK0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 symbol_histogram TVALID" *) input symbol_histogram_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 symbol_histogram TREADY" *) output symbol_histogram_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 symbol_histogram TDATA" *) input [47:0]symbol_histogram_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 symbol_histogram TKEEP" *) input [5:0]symbol_histogram_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 symbol_histogram TSTRB" *) input [5:0]symbol_histogram_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 symbol_histogram TUSER" *) input [0:0]symbol_histogram_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 symbol_histogram TLAST" *) input [0:0]symbol_histogram_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 symbol_histogram TID" *) input [0:0]symbol_histogram_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 symbol_histogram TDEST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME symbol_histogram, TDATA_NUM_BYTES 6, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, LAYERED_METADATA undef, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_1_FCLK_CLK0, INSERT_VIP 0" *) input [0:0]symbol_histogram_TDEST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 encoding TVALID" *) output encoding_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 encoding TREADY" *) input encoding_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 encoding TDATA" *) output [31:0]encoding_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 encoding TKEEP" *) output [3:0]encoding_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 encoding TSTRB" *) output [3:0]encoding_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 encoding TUSER" *) output [0:0]encoding_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 encoding TLAST" *) output [0:0]encoding_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 encoding TID" *) output [0:0]encoding_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 encoding TDEST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME encoding, TDATA_NUM_BYTES 4, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_1_FCLK_CLK0, INSERT_VIP 0" *) output [0:0]encoding_TDEST;

  wire ap_clk;
  wire ap_rst_n;
  wire [31:0]encoding_TDATA;
  wire [0:0]encoding_TDEST;
  wire [0:0]encoding_TID;
  wire [3:0]encoding_TKEEP;
  wire [0:0]encoding_TLAST;
  wire encoding_TREADY;
  wire [3:0]encoding_TSTRB;
  wire [0:0]encoding_TUSER;
  wire encoding_TVALID;
  wire interrupt;
  wire [4:0]s_axi_AXILiteS_ARADDR;
  wire s_axi_AXILiteS_ARREADY;
  wire s_axi_AXILiteS_ARVALID;
  wire [4:0]s_axi_AXILiteS_AWADDR;
  wire s_axi_AXILiteS_AWREADY;
  wire s_axi_AXILiteS_AWVALID;
  wire s_axi_AXILiteS_BREADY;
  wire [1:0]s_axi_AXILiteS_BRESP;
  wire s_axi_AXILiteS_BVALID;
  wire [31:0]s_axi_AXILiteS_RDATA;
  wire s_axi_AXILiteS_RREADY;
  wire [1:0]s_axi_AXILiteS_RRESP;
  wire s_axi_AXILiteS_RVALID;
  wire [31:0]s_axi_AXILiteS_WDATA;
  wire s_axi_AXILiteS_WREADY;
  wire [3:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;
  wire [47:0]symbol_histogram_TDATA;
  wire [0:0]symbol_histogram_TDEST;
  wire [0:0]symbol_histogram_TID;
  wire [5:0]symbol_histogram_TKEEP;
  wire [0:0]symbol_histogram_TLAST;
  wire symbol_histogram_TREADY;
  wire [5:0]symbol_histogram_TSTRB;
  wire [0:0]symbol_histogram_TUSER;
  wire symbol_histogram_TVALID;

  (* C_S_AXI_ADDR_WIDTH = "32" *) 
  (* C_S_AXI_AXILITES_ADDR_WIDTH = "5" *) 
  (* C_S_AXI_AXILITES_DATA_WIDTH = "32" *) 
  (* C_S_AXI_AXILITES_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  design_1_huffman_encoding_0_1_huffman_encoding inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .encoding_TDATA(encoding_TDATA),
        .encoding_TDEST(encoding_TDEST),
        .encoding_TID(encoding_TID),
        .encoding_TKEEP(encoding_TKEEP),
        .encoding_TLAST(encoding_TLAST),
        .encoding_TREADY(encoding_TREADY),
        .encoding_TSTRB(encoding_TSTRB),
        .encoding_TUSER(encoding_TUSER),
        .encoding_TVALID(encoding_TVALID),
        .interrupt(interrupt),
        .s_axi_AXILiteS_ARADDR(s_axi_AXILiteS_ARADDR),
        .s_axi_AXILiteS_ARREADY(s_axi_AXILiteS_ARREADY),
        .s_axi_AXILiteS_ARVALID(s_axi_AXILiteS_ARVALID),
        .s_axi_AXILiteS_AWADDR(s_axi_AXILiteS_AWADDR),
        .s_axi_AXILiteS_AWREADY(s_axi_AXILiteS_AWREADY),
        .s_axi_AXILiteS_AWVALID(s_axi_AXILiteS_AWVALID),
        .s_axi_AXILiteS_BREADY(s_axi_AXILiteS_BREADY),
        .s_axi_AXILiteS_BRESP(s_axi_AXILiteS_BRESP),
        .s_axi_AXILiteS_BVALID(s_axi_AXILiteS_BVALID),
        .s_axi_AXILiteS_RDATA(s_axi_AXILiteS_RDATA),
        .s_axi_AXILiteS_RREADY(s_axi_AXILiteS_RREADY),
        .s_axi_AXILiteS_RRESP(s_axi_AXILiteS_RRESP),
        .s_axi_AXILiteS_RVALID(s_axi_AXILiteS_RVALID),
        .s_axi_AXILiteS_WDATA(s_axi_AXILiteS_WDATA),
        .s_axi_AXILiteS_WREADY(s_axi_AXILiteS_WREADY),
        .s_axi_AXILiteS_WSTRB(s_axi_AXILiteS_WSTRB),
        .s_axi_AXILiteS_WVALID(s_axi_AXILiteS_WVALID),
        .symbol_histogram_TDATA(symbol_histogram_TDATA),
        .symbol_histogram_TDEST(symbol_histogram_TDEST),
        .symbol_histogram_TID(symbol_histogram_TID),
        .symbol_histogram_TKEEP(symbol_histogram_TKEEP),
        .symbol_histogram_TLAST(symbol_histogram_TLAST),
        .symbol_histogram_TREADY(symbol_histogram_TREADY),
        .symbol_histogram_TSTRB(symbol_histogram_TSTRB),
        .symbol_histogram_TUSER(symbol_histogram_TUSER),
        .symbol_histogram_TVALID(symbol_histogram_TVALID));
endmodule

(* ORIG_REF_NAME = "Block_codeRepl810_pr" *) 
module design_1_huffman_encoding_0_1_Block_codeRepl810_pr
   (ap_done_reg,
    ap_return_preg,
    ap_done_reg_reg_0,
    ap_clk,
    ap_rst_n_inv,
    Block_codeRepl810_pr_U0_n_read,
    in);
  output ap_done_reg;
  output [8:0]ap_return_preg;
  input ap_done_reg_reg_0;
  input ap_clk;
  input ap_rst_n_inv;
  input Block_codeRepl810_pr_U0_n_read;
  input [8:0]in;

  wire Block_codeRepl810_pr_U0_n_read;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_reg_0;
  wire [8:0]ap_return_preg;
  wire ap_rst_n_inv;
  wire [8:0]in;

  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0),
        .Q(ap_done_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[0] 
       (.C(ap_clk),
        .CE(Block_codeRepl810_pr_U0_n_read),
        .D(in[0]),
        .Q(ap_return_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[1] 
       (.C(ap_clk),
        .CE(Block_codeRepl810_pr_U0_n_read),
        .D(in[1]),
        .Q(ap_return_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[2] 
       (.C(ap_clk),
        .CE(Block_codeRepl810_pr_U0_n_read),
        .D(in[2]),
        .Q(ap_return_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[3] 
       (.C(ap_clk),
        .CE(Block_codeRepl810_pr_U0_n_read),
        .D(in[3]),
        .Q(ap_return_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[4] 
       (.C(ap_clk),
        .CE(Block_codeRepl810_pr_U0_n_read),
        .D(in[4]),
        .Q(ap_return_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[5] 
       (.C(ap_clk),
        .CE(Block_codeRepl810_pr_U0_n_read),
        .D(in[5]),
        .Q(ap_return_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[6] 
       (.C(ap_clk),
        .CE(Block_codeRepl810_pr_U0_n_read),
        .D(in[6]),
        .Q(ap_return_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[7] 
       (.C(ap_clk),
        .CE(Block_codeRepl810_pr_U0_n_read),
        .D(in[7]),
        .Q(ap_return_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[8] 
       (.C(ap_clk),
        .CE(Block_codeRepl810_pr_U0_n_read),
        .D(in[8]),
        .Q(ap_return_preg[8]),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "Block_proc" *) 
module design_1_huffman_encoding_0_1_Block_proc
   (ap_done_reg,
    Q,
    ap_done_reg_reg_0,
    ap_clk,
    SS,
    E,
    D);
  output ap_done_reg;
  output [8:0]Q;
  input ap_done_reg_reg_0;
  input ap_clk;
  input [0:0]SS;
  input [0:0]E;
  input [8:0]D;

  wire [8:0]D;
  wire [0:0]E;
  wire [8:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_reg_0;

  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0),
        .Q(ap_done_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \num_nonzero_symbols_preg_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(Q[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \num_nonzero_symbols_preg_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(Q[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \num_nonzero_symbols_preg_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(Q[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \num_nonzero_symbols_preg_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(Q[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \num_nonzero_symbols_preg_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(Q[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \num_nonzero_symbols_preg_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(Q[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \num_nonzero_symbols_preg_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(Q[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \num_nonzero_symbols_preg_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(Q[7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \num_nonzero_symbols_preg_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(D[8]),
        .Q(Q[8]),
        .R(SS));
endmodule

(* ORIG_REF_NAME = "Loop_copy_sorted_pro" *) 
module design_1_huffman_encoding_0_1_Loop_copy_sorted_pro
   (start_once_reg,
    ap_done_reg,
    Q,
    Loop_copy_sorted_pro_U0_n_read,
    CO,
    Loop_copy_sorted_pro_U0_sorted_0_ce0,
    \i_0_i_reg_134_reg[7]_0 ,
    \n_read_reg_162_reg[8]_0 ,
    \ap_CS_fsm_reg[1]_0 ,
    \ap_CS_fsm_reg[1]_1 ,
    full_n_reg,
    start_once_reg_reg_0,
    start_once_reg_reg_1,
    ap_done_reg_reg_0,
    E,
    \zext_ln35_reg_178_reg[7]_0 ,
    SS,
    start_once_reg_reg_2,
    ap_clk,
    sorted_copy1_0_chann_full_n,
    sorted_copy1_1_chann_full_n,
    extLd_loc_c19_full_n,
    extLd_loc_c_full_n,
    val_assign5_loc_c_full_n,
    ap_rst_n,
    Loop_copy_sorted_pro_U0_ap_continue,
    n_c18_empty_n,
    \i_0_i_reg_134_reg[0]_0 ,
    sorted_0_t_empty_n,
    sorted_1_t_empty_n,
    start_for_create_tree_U0_full_n,
    start_for_Block_proc_U0_full_n,
    ADDRARDADDR,
    out);
  output start_once_reg;
  output ap_done_reg;
  output [3:0]Q;
  output Loop_copy_sorted_pro_U0_n_read;
  output [0:0]CO;
  output Loop_copy_sorted_pro_U0_sorted_0_ce0;
  output [7:0]\i_0_i_reg_134_reg[7]_0 ;
  output [8:0]\n_read_reg_162_reg[8]_0 ;
  output \ap_CS_fsm_reg[1]_0 ;
  output \ap_CS_fsm_reg[1]_1 ;
  output full_n_reg;
  output start_once_reg_reg_0;
  output start_once_reg_reg_1;
  output ap_done_reg_reg_0;
  output [0:0]E;
  output [7:0]\zext_ln35_reg_178_reg[7]_0 ;
  input [0:0]SS;
  input start_once_reg_reg_2;
  input ap_clk;
  input sorted_copy1_0_chann_full_n;
  input sorted_copy1_1_chann_full_n;
  input extLd_loc_c19_full_n;
  input extLd_loc_c_full_n;
  input val_assign5_loc_c_full_n;
  input ap_rst_n;
  input Loop_copy_sorted_pro_U0_ap_continue;
  input n_c18_empty_n;
  input \i_0_i_reg_134_reg[0]_0 ;
  input sorted_0_t_empty_n;
  input sorted_1_t_empty_n;
  input start_for_create_tree_U0_full_n;
  input start_for_Block_proc_U0_full_n;
  input [0:0]ADDRARDADDR;
  input [8:0]out;

  wire [0:0]ADDRARDADDR;
  wire [0:0]CO;
  wire [0:0]E;
  wire Loop_copy_sorted_pro_U0_ap_continue;
  wire Loop_copy_sorted_pro_U0_n_read;
  wire Loop_copy_sorted_pro_U0_sorted_0_ce0;
  wire [3:0]Q;
  wire [0:0]SS;
  wire \ap_CS_fsm[1]_i_2__0_n_7 ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[1]_1 ;
  wire [3:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_i_1__2_n_7;
  wire ap_done_reg_reg_0;
  wire ap_rst_n;
  wire extLd_loc_c19_full_n;
  wire extLd_loc_c_full_n;
  wire full_n_reg;
  wire \i_0_i_reg_134_reg[0]_0 ;
  wire [7:0]\i_0_i_reg_134_reg[7]_0 ;
  wire \i_0_i_reg_134_reg_n_7_[8] ;
  wire [8:0]i_fu_150_p2;
  wire [8:0]i_reg_173;
  wire \i_reg_173[8]_i_2_n_7 ;
  wire n_c18_empty_n;
  wire [8:0]\n_read_reg_162_reg[8]_0 ;
  wire [8:0]out;
  wire ram_reg_i_11__6_n_10;
  wire ram_reg_i_11__6_n_9;
  wire ram_reg_i_12__4_n_7;
  wire ram_reg_i_13__4_n_7;
  wire ram_reg_i_14__3_n_7;
  wire sorted_0_t_empty_n;
  wire sorted_1_t_empty_n;
  wire sorted_copy1_0_chann_full_n;
  wire sorted_copy1_1_chann_full_n;
  wire start_for_Block_proc_U0_full_n;
  wire start_for_create_tree_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_reg_0;
  wire start_once_reg_reg_1;
  wire start_once_reg_reg_2;
  wire val_assign5_loc_c_full_n;
  wire [7:0]\zext_ln35_reg_178_reg[7]_0 ;
  wire [3:3]NLW_ram_reg_i_11__6_CO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_i_11__6_O_UNCONNECTED;

  LUT5 #(
    .INIT(32'hF4444444)) 
    \ap_CS_fsm[0]_i_1__1 
       (.I0(Loop_copy_sorted_pro_U0_n_read),
        .I1(Q[0]),
        .I2(Loop_copy_sorted_pro_U0_sorted_0_ce0),
        .I3(CO),
        .I4(Q[1]),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \ap_CS_fsm[1]_i_1__1 
       (.I0(\ap_CS_fsm[1]_i_2__0_n_7 ),
        .I1(Q[0]),
        .I2(Loop_copy_sorted_pro_U0_n_read),
        .I3(Q[3]),
        .I4(sorted_copy1_0_chann_full_n),
        .I5(sorted_copy1_1_chann_full_n),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h7F000000)) 
    \ap_CS_fsm[1]_i_2__0 
       (.I0(extLd_loc_c19_full_n),
        .I1(extLd_loc_c_full_n),
        .I2(val_assign5_loc_c_full_n),
        .I3(Q[1]),
        .I4(CO),
        .O(\ap_CS_fsm[1]_i_2__0_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[2]_i_1__1 
       (.I0(Q[1]),
        .I1(CO),
        .O(ap_NS_fsm1));
  LUT4 #(
    .INIT(16'hAEEE)) 
    \ap_CS_fsm[3]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(sorted_copy1_0_chann_full_n),
        .I3(sorted_copy1_1_chann_full_n),
        .O(ap_NS_fsm[3]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(Q[1]),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm1),
        .Q(Q[2]),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(Q[3]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h0000EA00)) 
    ap_done_reg_i_1__2
       (.I0(ap_done_reg),
        .I1(Loop_copy_sorted_pro_U0_sorted_0_ce0),
        .I2(CO),
        .I3(ap_rst_n),
        .I4(Loop_copy_sorted_pro_U0_ap_continue),
        .O(ap_done_reg_i_1__2_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_i_1__2_n_7),
        .Q(ap_done_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h5777)) 
    \count[1]_i_2__7 
       (.I0(Loop_copy_sorted_pro_U0_ap_continue),
        .I1(ap_done_reg),
        .I2(Loop_copy_sorted_pro_U0_sorted_0_ce0),
        .I3(CO),
        .O(full_n_reg));
  FDRE \i_0_i_reg_134_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(i_reg_173[0]),
        .Q(\i_0_i_reg_134_reg[7]_0 [0]),
        .R(Loop_copy_sorted_pro_U0_n_read));
  FDRE \i_0_i_reg_134_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(i_reg_173[1]),
        .Q(\i_0_i_reg_134_reg[7]_0 [1]),
        .R(Loop_copy_sorted_pro_U0_n_read));
  FDRE \i_0_i_reg_134_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(i_reg_173[2]),
        .Q(\i_0_i_reg_134_reg[7]_0 [2]),
        .R(Loop_copy_sorted_pro_U0_n_read));
  FDRE \i_0_i_reg_134_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(i_reg_173[3]),
        .Q(\i_0_i_reg_134_reg[7]_0 [3]),
        .R(Loop_copy_sorted_pro_U0_n_read));
  FDRE \i_0_i_reg_134_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(i_reg_173[4]),
        .Q(\i_0_i_reg_134_reg[7]_0 [4]),
        .R(Loop_copy_sorted_pro_U0_n_read));
  FDRE \i_0_i_reg_134_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(i_reg_173[5]),
        .Q(\i_0_i_reg_134_reg[7]_0 [5]),
        .R(Loop_copy_sorted_pro_U0_n_read));
  FDRE \i_0_i_reg_134_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(i_reg_173[6]),
        .Q(\i_0_i_reg_134_reg[7]_0 [6]),
        .R(Loop_copy_sorted_pro_U0_n_read));
  FDRE \i_0_i_reg_134_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(i_reg_173[7]),
        .Q(\i_0_i_reg_134_reg[7]_0 [7]),
        .R(Loop_copy_sorted_pro_U0_n_read));
  FDRE \i_0_i_reg_134_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(i_reg_173[8]),
        .Q(\i_0_i_reg_134_reg_n_7_[8] ),
        .R(Loop_copy_sorted_pro_U0_n_read));
  LUT1 #(
    .INIT(2'h1)) 
    \i_reg_173[0]_i_1 
       (.I0(\i_0_i_reg_134_reg[7]_0 [0]),
        .O(i_fu_150_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_reg_173[1]_i_1 
       (.I0(\i_0_i_reg_134_reg[7]_0 [0]),
        .I1(\i_0_i_reg_134_reg[7]_0 [1]),
        .O(i_fu_150_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_reg_173[2]_i_1 
       (.I0(\i_0_i_reg_134_reg[7]_0 [0]),
        .I1(\i_0_i_reg_134_reg[7]_0 [1]),
        .I2(\i_0_i_reg_134_reg[7]_0 [2]),
        .O(i_fu_150_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_reg_173[3]_i_1 
       (.I0(\i_0_i_reg_134_reg[7]_0 [1]),
        .I1(\i_0_i_reg_134_reg[7]_0 [0]),
        .I2(\i_0_i_reg_134_reg[7]_0 [2]),
        .I3(\i_0_i_reg_134_reg[7]_0 [3]),
        .O(i_fu_150_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_reg_173[4]_i_1 
       (.I0(\i_0_i_reg_134_reg[7]_0 [2]),
        .I1(\i_0_i_reg_134_reg[7]_0 [0]),
        .I2(\i_0_i_reg_134_reg[7]_0 [1]),
        .I3(\i_0_i_reg_134_reg[7]_0 [3]),
        .I4(\i_0_i_reg_134_reg[7]_0 [4]),
        .O(i_fu_150_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_reg_173[5]_i_1 
       (.I0(\i_0_i_reg_134_reg[7]_0 [3]),
        .I1(\i_0_i_reg_134_reg[7]_0 [1]),
        .I2(\i_0_i_reg_134_reg[7]_0 [0]),
        .I3(\i_0_i_reg_134_reg[7]_0 [2]),
        .I4(\i_0_i_reg_134_reg[7]_0 [4]),
        .I5(\i_0_i_reg_134_reg[7]_0 [5]),
        .O(i_fu_150_p2[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \i_reg_173[6]_i_1 
       (.I0(\i_reg_173[8]_i_2_n_7 ),
        .I1(\i_0_i_reg_134_reg[7]_0 [6]),
        .O(i_fu_150_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_reg_173[7]_i_1 
       (.I0(\i_reg_173[8]_i_2_n_7 ),
        .I1(\i_0_i_reg_134_reg[7]_0 [6]),
        .I2(\i_0_i_reg_134_reg[7]_0 [7]),
        .O(i_fu_150_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_reg_173[8]_i_1 
       (.I0(\i_0_i_reg_134_reg[7]_0 [6]),
        .I1(\i_reg_173[8]_i_2_n_7 ),
        .I2(\i_0_i_reg_134_reg[7]_0 [7]),
        .I3(\i_0_i_reg_134_reg_n_7_[8] ),
        .O(i_fu_150_p2[8]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \i_reg_173[8]_i_2 
       (.I0(\i_0_i_reg_134_reg[7]_0 [5]),
        .I1(\i_0_i_reg_134_reg[7]_0 [3]),
        .I2(\i_0_i_reg_134_reg[7]_0 [1]),
        .I3(\i_0_i_reg_134_reg[7]_0 [0]),
        .I4(\i_0_i_reg_134_reg[7]_0 [2]),
        .I5(\i_0_i_reg_134_reg[7]_0 [4]),
        .O(\i_reg_173[8]_i_2_n_7 ));
  FDRE \i_reg_173_reg[0] 
       (.C(ap_clk),
        .CE(Loop_copy_sorted_pro_U0_sorted_0_ce0),
        .D(i_fu_150_p2[0]),
        .Q(i_reg_173[0]),
        .R(1'b0));
  FDRE \i_reg_173_reg[1] 
       (.C(ap_clk),
        .CE(Loop_copy_sorted_pro_U0_sorted_0_ce0),
        .D(i_fu_150_p2[1]),
        .Q(i_reg_173[1]),
        .R(1'b0));
  FDRE \i_reg_173_reg[2] 
       (.C(ap_clk),
        .CE(Loop_copy_sorted_pro_U0_sorted_0_ce0),
        .D(i_fu_150_p2[2]),
        .Q(i_reg_173[2]),
        .R(1'b0));
  FDRE \i_reg_173_reg[3] 
       (.C(ap_clk),
        .CE(Loop_copy_sorted_pro_U0_sorted_0_ce0),
        .D(i_fu_150_p2[3]),
        .Q(i_reg_173[3]),
        .R(1'b0));
  FDRE \i_reg_173_reg[4] 
       (.C(ap_clk),
        .CE(Loop_copy_sorted_pro_U0_sorted_0_ce0),
        .D(i_fu_150_p2[4]),
        .Q(i_reg_173[4]),
        .R(1'b0));
  FDRE \i_reg_173_reg[5] 
       (.C(ap_clk),
        .CE(Loop_copy_sorted_pro_U0_sorted_0_ce0),
        .D(i_fu_150_p2[5]),
        .Q(i_reg_173[5]),
        .R(1'b0));
  FDRE \i_reg_173_reg[6] 
       (.C(ap_clk),
        .CE(Loop_copy_sorted_pro_U0_sorted_0_ce0),
        .D(i_fu_150_p2[6]),
        .Q(i_reg_173[6]),
        .R(1'b0));
  FDRE \i_reg_173_reg[7] 
       (.C(ap_clk),
        .CE(Loop_copy_sorted_pro_U0_sorted_0_ce0),
        .D(i_fu_150_p2[7]),
        .Q(i_reg_173[7]),
        .R(1'b0));
  FDRE \i_reg_173_reg[8] 
       (.C(ap_clk),
        .CE(Loop_copy_sorted_pro_U0_sorted_0_ce0),
        .D(i_fu_150_p2[8]),
        .Q(i_reg_173[8]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    internal_empty_n_i_2__1
       (.I0(CO),
        .I1(Q[1]),
        .I2(val_assign5_loc_c_full_n),
        .I3(extLd_loc_c19_full_n),
        .I4(extLd_loc_c_full_n),
        .O(\ap_CS_fsm_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    internal_empty_n_i_2__2
       (.I0(CO),
        .I1(Q[1]),
        .I2(val_assign5_loc_c_full_n),
        .I3(extLd_loc_c_full_n),
        .I4(extLd_loc_c19_full_n),
        .O(\ap_CS_fsm_reg[1]_1 ));
  LUT5 #(
    .INIT(32'h07FFF800)) 
    \iptr[0]_i_1__7 
       (.I0(CO),
        .I1(Loop_copy_sorted_pro_U0_sorted_0_ce0),
        .I2(ap_done_reg),
        .I3(Loop_copy_sorted_pro_U0_ap_continue),
        .I4(ADDRARDADDR),
        .O(ap_done_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    \mOutPtr[1]_i_2__1 
       (.I0(start_once_reg),
        .I1(sorted_0_t_empty_n),
        .I2(sorted_1_t_empty_n),
        .I3(start_for_create_tree_U0_full_n),
        .I4(start_for_Block_proc_U0_full_n),
        .O(start_once_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    \mOutPtr[1]_i_2__2 
       (.I0(start_once_reg),
        .I1(sorted_0_t_empty_n),
        .I2(sorted_1_t_empty_n),
        .I3(start_for_Block_proc_U0_full_n),
        .I4(start_for_create_tree_U0_full_n),
        .O(start_once_reg_reg_1));
  LUT4 #(
    .INIT(16'h0800)) 
    \n_read_reg_162[8]_i_1 
       (.I0(Q[0]),
        .I1(n_c18_empty_n),
        .I2(ap_done_reg),
        .I3(\i_0_i_reg_134_reg[0]_0 ),
        .O(Loop_copy_sorted_pro_U0_n_read));
  FDRE \n_read_reg_162_reg[0] 
       (.C(ap_clk),
        .CE(Loop_copy_sorted_pro_U0_n_read),
        .D(out[0]),
        .Q(\n_read_reg_162_reg[8]_0 [0]),
        .R(1'b0));
  FDRE \n_read_reg_162_reg[1] 
       (.C(ap_clk),
        .CE(Loop_copy_sorted_pro_U0_n_read),
        .D(out[1]),
        .Q(\n_read_reg_162_reg[8]_0 [1]),
        .R(1'b0));
  FDRE \n_read_reg_162_reg[2] 
       (.C(ap_clk),
        .CE(Loop_copy_sorted_pro_U0_n_read),
        .D(out[2]),
        .Q(\n_read_reg_162_reg[8]_0 [2]),
        .R(1'b0));
  FDRE \n_read_reg_162_reg[3] 
       (.C(ap_clk),
        .CE(Loop_copy_sorted_pro_U0_n_read),
        .D(out[3]),
        .Q(\n_read_reg_162_reg[8]_0 [3]),
        .R(1'b0));
  FDRE \n_read_reg_162_reg[4] 
       (.C(ap_clk),
        .CE(Loop_copy_sorted_pro_U0_n_read),
        .D(out[4]),
        .Q(\n_read_reg_162_reg[8]_0 [4]),
        .R(1'b0));
  FDRE \n_read_reg_162_reg[5] 
       (.C(ap_clk),
        .CE(Loop_copy_sorted_pro_U0_n_read),
        .D(out[5]),
        .Q(\n_read_reg_162_reg[8]_0 [5]),
        .R(1'b0));
  FDRE \n_read_reg_162_reg[6] 
       (.C(ap_clk),
        .CE(Loop_copy_sorted_pro_U0_n_read),
        .D(out[6]),
        .Q(\n_read_reg_162_reg[8]_0 [6]),
        .R(1'b0));
  FDRE \n_read_reg_162_reg[7] 
       (.C(ap_clk),
        .CE(Loop_copy_sorted_pro_U0_n_read),
        .D(out[7]),
        .Q(\n_read_reg_162_reg[8]_0 [7]),
        .R(1'b0));
  FDRE \n_read_reg_162_reg[8] 
       (.C(ap_clk),
        .CE(Loop_copy_sorted_pro_U0_n_read),
        .D(out[8]),
        .Q(\n_read_reg_162_reg[8]_0 [8]),
        .R(1'b0));
  CARRY4 ram_reg_i_11__6
       (.CI(1'b0),
        .CO({NLW_ram_reg_i_11__6_CO_UNCONNECTED[3],CO,ram_reg_i_11__6_n_9,ram_reg_i_11__6_n_10}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ram_reg_i_11__6_O_UNCONNECTED[3:0]),
        .S({1'b0,ram_reg_i_12__4_n_7,ram_reg_i_13__4_n_7,ram_reg_i_14__3_n_7}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram_reg_i_12__4
       (.I0(\i_0_i_reg_134_reg[7]_0 [6]),
        .I1(\n_read_reg_162_reg[8]_0 [6]),
        .I2(\n_read_reg_162_reg[8]_0 [8]),
        .I3(\i_0_i_reg_134_reg_n_7_[8] ),
        .I4(\n_read_reg_162_reg[8]_0 [7]),
        .I5(\i_0_i_reg_134_reg[7]_0 [7]),
        .O(ram_reg_i_12__4_n_7));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram_reg_i_13__4
       (.I0(\i_0_i_reg_134_reg[7]_0 [3]),
        .I1(\n_read_reg_162_reg[8]_0 [3]),
        .I2(\n_read_reg_162_reg[8]_0 [5]),
        .I3(\i_0_i_reg_134_reg[7]_0 [5]),
        .I4(\n_read_reg_162_reg[8]_0 [4]),
        .I5(\i_0_i_reg_134_reg[7]_0 [4]),
        .O(ram_reg_i_13__4_n_7));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram_reg_i_14__3
       (.I0(\i_0_i_reg_134_reg[7]_0 [0]),
        .I1(\n_read_reg_162_reg[8]_0 [0]),
        .I2(\n_read_reg_162_reg[8]_0 [2]),
        .I3(\i_0_i_reg_134_reg[7]_0 [2]),
        .I4(\n_read_reg_162_reg[8]_0 [1]),
        .I5(\i_0_i_reg_134_reg[7]_0 [1]),
        .O(ram_reg_i_14__3_n_7));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_1__19
       (.I0(Q[3]),
        .I1(sorted_copy1_0_chann_full_n),
        .I2(sorted_copy1_1_chann_full_n),
        .O(E));
  LUT5 #(
    .INIT(32'h80AA00AA)) 
    ram_reg_i_2__6
       (.I0(Q[1]),
        .I1(val_assign5_loc_c_full_n),
        .I2(extLd_loc_c_full_n),
        .I3(CO),
        .I4(extLd_loc_c19_full_n),
        .O(Loop_copy_sorted_pro_U0_sorted_0_ce0));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_reg_2),
        .Q(start_once_reg),
        .R(SS));
  FDRE \zext_ln35_reg_178_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\i_0_i_reg_134_reg[7]_0 [0]),
        .Q(\zext_ln35_reg_178_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \zext_ln35_reg_178_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\i_0_i_reg_134_reg[7]_0 [1]),
        .Q(\zext_ln35_reg_178_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \zext_ln35_reg_178_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\i_0_i_reg_134_reg[7]_0 [2]),
        .Q(\zext_ln35_reg_178_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \zext_ln35_reg_178_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\i_0_i_reg_134_reg[7]_0 [3]),
        .Q(\zext_ln35_reg_178_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \zext_ln35_reg_178_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\i_0_i_reg_134_reg[7]_0 [4]),
        .Q(\zext_ln35_reg_178_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \zext_ln35_reg_178_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\i_0_i_reg_134_reg[7]_0 [5]),
        .Q(\zext_ln35_reg_178_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \zext_ln35_reg_178_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\i_0_i_reg_134_reg[7]_0 [6]),
        .Q(\zext_ln35_reg_178_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \zext_ln35_reg_178_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\i_0_i_reg_134_reg[7]_0 [7]),
        .Q(\zext_ln35_reg_178_reg[7]_0 [7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "canonize_tree" *) 
module design_1_huffman_encoding_0_1_canonize_tree
   (ap_done_reg,
    icmp_ln879_reg_272,
    ADDRBWRADDR,
    Q,
    count0,
    CO,
    \ap_CS_fsm_reg[5]_0 ,
    \ap_CS_fsm_reg[2]_0 ,
    \icmp_ln879_reg_272_reg[0]_0 ,
    canonize_tree_U0_ap_ready,
    canonize_tree_U0_val_assign5_loc_read,
    canonize_tree_U0_symbol_bits_V_we0,
    \p_066_0_i_i_reg_127_reg[8]_0 ,
    WEA,
    \i_op_assign_reg_139_reg[7]_0 ,
    \length_V_1_fu_58_reg[4]_0 ,
    ADDRARDADDR,
    full_n,
    \ap_CS_fsm_reg[2]_1 ,
    \ap_CS_fsm_reg[2]_2 ,
    DIADI,
    \iptr_reg[0] ,
    ap_clk,
    truncate_tree_U0_output_length_histogram1_V_address0,
    iptr,
    truncated_length_his_t_empty_n,
    truncate_tree_U0_ap_done,
    ap_sync_reg_channel_write_truncated_length_his,
    truncated_length_his_i_full_n,
    tptr,
    D,
    \ap_CS_fsm_reg[3]_0 ,
    \ap_CS_fsm_reg[3]_1 ,
    sorted_copy2_value_V_t_empty_n,
    val_assign5_loc_c_empty_n,
    canonize_tree_U0_ap_continue,
    ap_rst_n,
    DOBDO,
    create_codeword_U0_ap_ready,
    symbol_bits_V_t_empty_n,
    \iptr_reg[0]_0 ,
    SS,
    if_dout,
    \t_V_5_reg_151_reg[8]_0 );
  output ap_done_reg;
  output icmp_ln879_reg_272;
  output [2:0]ADDRBWRADDR;
  output [0:0]Q;
  output count0;
  output [0:0]CO;
  output [4:0]\ap_CS_fsm_reg[5]_0 ;
  output \ap_CS_fsm_reg[2]_0 ;
  output \icmp_ln879_reg_272_reg[0]_0 ;
  output canonize_tree_U0_ap_ready;
  output canonize_tree_U0_val_assign5_loc_read;
  output canonize_tree_U0_symbol_bits_V_we0;
  output [8:0]\p_066_0_i_i_reg_127_reg[8]_0 ;
  output [0:0]WEA;
  output [7:0]\i_op_assign_reg_139_reg[7]_0 ;
  output [1:0]\length_V_1_fu_58_reg[4]_0 ;
  output [7:0]ADDRARDADDR;
  output full_n;
  output \ap_CS_fsm_reg[2]_1 ;
  output \ap_CS_fsm_reg[2]_2 ;
  output [4:0]DIADI;
  output [5:0]\iptr_reg[0] ;
  input ap_clk;
  input [5:0]truncate_tree_U0_output_length_histogram1_V_address0;
  input iptr;
  input truncated_length_his_t_empty_n;
  input truncate_tree_U0_ap_done;
  input ap_sync_reg_channel_write_truncated_length_his;
  input truncated_length_his_i_full_n;
  input tptr;
  input [0:0]D;
  input \ap_CS_fsm_reg[3]_0 ;
  input \ap_CS_fsm_reg[3]_1 ;
  input sorted_copy2_value_V_t_empty_n;
  input val_assign5_loc_c_empty_n;
  input canonize_tree_U0_ap_continue;
  input ap_rst_n;
  input [7:0]DOBDO;
  input create_codeword_U0_ap_ready;
  input symbol_bits_V_t_empty_n;
  input [0:0]\iptr_reg[0]_0 ;
  input [0:0]SS;
  input [8:0]if_dout;
  input [8:0]\t_V_5_reg_151_reg[8]_0 ;

  wire [7:0]ADDRARDADDR;
  wire [2:0]ADDRBWRADDR;
  wire [0:0]CO;
  wire [0:0]D;
  wire [4:0]DIADI;
  wire [7:0]DOBDO;
  wire [0:0]Q;
  wire [0:0]SS;
  wire [0:0]WEA;
  wire \ap_CS_fsm[2]_i_2__0_n_7 ;
  wire \ap_CS_fsm[2]_i_3__0_n_7 ;
  wire \ap_CS_fsm[4]_i_2_n_7 ;
  wire \ap_CS_fsm[4]_i_3_n_7 ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg[2]_1 ;
  wire \ap_CS_fsm_reg[2]_2 ;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire \ap_CS_fsm_reg[3]_1 ;
  wire [4:0]\ap_CS_fsm_reg[5]_0 ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state7;
  wire [4:0]ap_NS_fsm;
  wire ap_NS_fsm13_out;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_i_1__6_n_7;
  wire ap_rst_n;
  wire ap_sync_reg_channel_write_truncated_length_his;
  wire canonize_tree_U0_ap_continue;
  wire canonize_tree_U0_ap_ready;
  wire [3:0]canonize_tree_U0_codeword_length_histogram_V_address0;
  wire canonize_tree_U0_symbol_bits_V_we0;
  wire canonize_tree_U0_val_assign5_loc_read;
  wire count0;
  wire \count[1]_i_4_n_7 ;
  wire \count[1]_i_5_n_7 ;
  wire \count[1]_i_6_n_7 ;
  wire [0:0]count_V_2_fu_229_p2;
  wire [8:0]count_V_2_reg_304;
  wire \count_V_2_reg_304[1]_i_1_n_7 ;
  wire \count_V_2_reg_304[2]_i_1_n_7 ;
  wire \count_V_2_reg_304[3]_i_1_n_7 ;
  wire \count_V_2_reg_304[4]_i_1_n_7 ;
  wire \count_V_2_reg_304[5]_i_1_n_7 ;
  wire \count_V_2_reg_304[6]_i_1_n_7 ;
  wire \count_V_2_reg_304[7]_i_1_n_7 ;
  wire \count_V_2_reg_304[8]_i_1_n_7 ;
  wire \count_V_2_reg_304[8]_i_2_n_7 ;
  wire \count_reg[1]_i_3_n_10 ;
  wire \count_reg[1]_i_3_n_9 ;
  wire create_codeword_U0_ap_ready;
  wire full_n;
  wire \i_0_i_i_reg_116[8]_i_1_n_7 ;
  wire \i_0_i_i_reg_116[8]_i_3_n_7 ;
  wire [8:0]i_0_i_i_reg_116_reg;
  wire [8:0]i_fu_174_p2;
  wire [8:8]i_op_assign_reg_139;
  wire [7:0]\i_op_assign_reg_139_reg[7]_0 ;
  wire icmp_ln879_reg_272;
  wire \icmp_ln879_reg_272[0]_i_1_n_7 ;
  wire \icmp_ln879_reg_272_reg[0]_0 ;
  wire [8:0]if_dout;
  wire iptr;
  wire [5:0]\iptr_reg[0] ;
  wire [0:0]\iptr_reg[0]_0 ;
  wire [8:0]k_fu_195_p2;
  wire [8:0]k_reg_267;
  wire \k_reg_267[6]_i_2_n_7 ;
  wire \k_reg_267[8]_i_2_n_7 ;
  wire length_V_1_fu_58;
  wire length_V_1_fu_580;
  wire [1:0]\length_V_1_fu_58_reg[4]_0 ;
  wire \length_V_1_fu_58_reg_n_7_[1] ;
  wire \length_V_1_fu_58_reg_n_7_[2] ;
  wire \length_V_1_fu_58_reg_n_7_[3] ;
  wire \length_V_1_fu_58_reg_n_7_[4] ;
  wire \length_V_1_fu_58_reg_n_7_[5] ;
  wire [5:0]length_V_reg_276;
  wire [8:0]\p_066_0_i_i_reg_127_reg[8]_0 ;
  wire sorted_copy2_value_V_t_empty_n;
  wire symbol_bits_V_t_empty_n;
  wire [8:0]t_V_5_reg_151;
  wire \t_V_5_reg_151[8]_i_1_n_7 ;
  wire [8:0]\t_V_5_reg_151_reg[8]_0 ;
  wire tptr;
  wire truncate_tree_U0_ap_done;
  wire [5:0]truncate_tree_U0_output_length_histogram1_V_address0;
  wire truncated_length_his_i_full_n;
  wire truncated_length_his_t_empty_n;
  wire val_assign5_loc_c_empty_n;
  wire [8:0]val_assign5_loc_read_reg_244;
  wire [3:3]\NLW_count_reg[1]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_count_reg[1]_i_3_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFFFFFFFFAAAA2AAA)) 
    \ap_CS_fsm[0]_i_1__5 
       (.I0(\ap_CS_fsm_reg[5]_0 [0]),
        .I1(truncated_length_his_t_empty_n),
        .I2(sorted_copy2_value_V_t_empty_n),
        .I3(val_assign5_loc_c_empty_n),
        .I4(ap_done_reg),
        .I5(canonize_tree_U0_ap_ready),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[0]_i_2__1 
       (.I0(CO),
        .I1(\ap_CS_fsm_reg[5]_0 [1]),
        .O(canonize_tree_U0_ap_ready));
  LUT6 #(
    .INIT(64'hAAAAEAAAAAAAAAAA)) 
    \ap_CS_fsm[1]_i_1__5 
       (.I0(\i_0_i_i_reg_116[8]_i_1_n_7 ),
        .I1(truncated_length_his_t_empty_n),
        .I2(sorted_copy2_value_V_t_empty_n),
        .I3(val_assign5_loc_c_empty_n),
        .I4(ap_done_reg),
        .I5(\ap_CS_fsm_reg[5]_0 [0]),
        .O(ap_NS_fsm[1]));
  LUT3 #(
    .INIT(8'hF2)) 
    \ap_CS_fsm[2]_i_1__6 
       (.I0(ap_CS_fsm_state2),
        .I1(\ap_CS_fsm[2]_i_2__0_n_7 ),
        .I2(ap_CS_fsm_state7),
        .O(ap_NS_fsm[2]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[2]_i_2__0 
       (.I0(\ap_CS_fsm[2]_i_3__0_n_7 ),
        .I1(i_0_i_i_reg_116_reg[5]),
        .I2(i_0_i_i_reg_116_reg[6]),
        .I3(i_0_i_i_reg_116_reg[3]),
        .I4(i_0_i_i_reg_116_reg[4]),
        .O(\ap_CS_fsm[2]_i_2__0_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \ap_CS_fsm[2]_i_3__0 
       (.I0(i_0_i_i_reg_116_reg[0]),
        .I1(i_0_i_i_reg_116_reg[7]),
        .I2(i_0_i_i_reg_116_reg[8]),
        .I3(i_0_i_i_reg_116_reg[2]),
        .I4(i_0_i_i_reg_116_reg[1]),
        .O(\ap_CS_fsm[2]_i_3__0_n_7 ));
  LUT6 #(
    .INIT(64'h04040404040404FF)) 
    \ap_CS_fsm[3]_i_1__1 
       (.I0(\ap_CS_fsm[4]_i_2_n_7 ),
        .I1(\ap_CS_fsm_reg[5]_0 [1]),
        .I2(CO),
        .I3(\icmp_ln879_reg_272_reg[0]_0 ),
        .I4(\ap_CS_fsm_reg[3]_0 ),
        .I5(\ap_CS_fsm_reg[3]_1 ),
        .O(ap_NS_fsm[3]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \ap_CS_fsm[3]_i_2 
       (.I0(icmp_ln879_reg_272),
        .I1(\ap_CS_fsm_reg[5]_0 [3]),
        .O(\icmp_ln879_reg_272_reg[0]_0 ));
  LUT4 #(
    .INIT(16'hFF20)) 
    \ap_CS_fsm[4]_i_1__2 
       (.I0(\ap_CS_fsm_reg[5]_0 [1]),
        .I1(CO),
        .I2(\ap_CS_fsm[4]_i_2_n_7 ),
        .I3(\ap_CS_fsm_reg[5]_0 [2]),
        .O(ap_NS_fsm[4]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[4]_i_2 
       (.I0(\ap_CS_fsm[4]_i_3_n_7 ),
        .I1(\p_066_0_i_i_reg_127_reg[8]_0 [5]),
        .I2(\p_066_0_i_i_reg_127_reg[8]_0 [6]),
        .I3(\p_066_0_i_i_reg_127_reg[8]_0 [3]),
        .I4(\p_066_0_i_i_reg_127_reg[8]_0 [4]),
        .O(\ap_CS_fsm[4]_i_2_n_7 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[4]_i_3 
       (.I0(\p_066_0_i_i_reg_127_reg[8]_0 [0]),
        .I1(\p_066_0_i_i_reg_127_reg[8]_0 [7]),
        .I2(\p_066_0_i_i_reg_127_reg[8]_0 [8]),
        .I3(\p_066_0_i_i_reg_127_reg[8]_0 [2]),
        .I4(\p_066_0_i_i_reg_127_reg[8]_0 [1]),
        .O(\ap_CS_fsm[4]_i_3_n_7 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg[5]_0 [0]),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(\ap_CS_fsm_reg[5]_0 [1]),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(\ap_CS_fsm_reg[5]_0 [2]),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(\ap_CS_fsm_reg[5]_0 [3]),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D),
        .Q(\ap_CS_fsm_reg[5]_0 [4]),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg[5]_0 [4]),
        .Q(ap_CS_fsm_state7),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h44404040)) 
    ap_done_reg_i_1__6
       (.I0(canonize_tree_U0_ap_continue),
        .I1(ap_rst_n),
        .I2(ap_done_reg),
        .I3(CO),
        .I4(\ap_CS_fsm_reg[5]_0 [1]),
        .O(ap_done_reg_i_1__6_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_i_1__6_n_7),
        .Q(ap_done_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h07FF000000000000)) 
    \count[1]_i_2__10 
       (.I0(\ap_CS_fsm_reg[5]_0 [1]),
        .I1(CO),
        .I2(ap_done_reg),
        .I3(canonize_tree_U0_ap_continue),
        .I4(create_codeword_U0_ap_ready),
        .I5(symbol_bits_V_t_empty_n),
        .O(full_n));
  LUT6 #(
    .INIT(64'hFFFF07FF07FF07FF)) 
    \count[1]_i_3__0 
       (.I0(\ap_CS_fsm_reg[5]_0 [1]),
        .I1(CO),
        .I2(ap_done_reg),
        .I3(canonize_tree_U0_ap_continue),
        .I4(create_codeword_U0_ap_ready),
        .I5(symbol_bits_V_t_empty_n),
        .O(\ap_CS_fsm_reg[2]_1 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count[1]_i_4 
       (.I0(val_assign5_loc_read_reg_244[8]),
        .I1(i_op_assign_reg_139),
        .I2(val_assign5_loc_read_reg_244[7]),
        .I3(\i_op_assign_reg_139_reg[7]_0 [7]),
        .I4(\i_op_assign_reg_139_reg[7]_0 [6]),
        .I5(val_assign5_loc_read_reg_244[6]),
        .O(\count[1]_i_4_n_7 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count[1]_i_5 
       (.I0(val_assign5_loc_read_reg_244[5]),
        .I1(\i_op_assign_reg_139_reg[7]_0 [5]),
        .I2(val_assign5_loc_read_reg_244[4]),
        .I3(\i_op_assign_reg_139_reg[7]_0 [4]),
        .I4(\i_op_assign_reg_139_reg[7]_0 [3]),
        .I5(val_assign5_loc_read_reg_244[3]),
        .O(\count[1]_i_5_n_7 ));
  LUT6 #(
    .INIT(64'h8200008241000041)) 
    \count[1]_i_6 
       (.I0(\i_op_assign_reg_139_reg[7]_0 [0]),
        .I1(\i_op_assign_reg_139_reg[7]_0 [1]),
        .I2(val_assign5_loc_read_reg_244[1]),
        .I3(\i_op_assign_reg_139_reg[7]_0 [2]),
        .I4(val_assign5_loc_read_reg_244[2]),
        .I5(val_assign5_loc_read_reg_244[0]),
        .O(\count[1]_i_6_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_V_2_reg_304[0]_i_1 
       (.I0(t_V_5_reg_151[0]),
        .O(count_V_2_fu_229_p2));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \count_V_2_reg_304[1]_i_1 
       (.I0(t_V_5_reg_151[0]),
        .I1(t_V_5_reg_151[1]),
        .O(\count_V_2_reg_304[1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \count_V_2_reg_304[2]_i_1 
       (.I0(t_V_5_reg_151[1]),
        .I1(t_V_5_reg_151[0]),
        .I2(t_V_5_reg_151[2]),
        .O(\count_V_2_reg_304[2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \count_V_2_reg_304[3]_i_1 
       (.I0(t_V_5_reg_151[2]),
        .I1(t_V_5_reg_151[0]),
        .I2(t_V_5_reg_151[1]),
        .I3(t_V_5_reg_151[3]),
        .O(\count_V_2_reg_304[3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \count_V_2_reg_304[4]_i_1 
       (.I0(t_V_5_reg_151[3]),
        .I1(t_V_5_reg_151[1]),
        .I2(t_V_5_reg_151[0]),
        .I3(t_V_5_reg_151[2]),
        .I4(t_V_5_reg_151[4]),
        .O(\count_V_2_reg_304[4]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \count_V_2_reg_304[5]_i_1 
       (.I0(t_V_5_reg_151[4]),
        .I1(t_V_5_reg_151[2]),
        .I2(t_V_5_reg_151[0]),
        .I3(t_V_5_reg_151[1]),
        .I4(t_V_5_reg_151[3]),
        .I5(t_V_5_reg_151[5]),
        .O(\count_V_2_reg_304[5]_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \count_V_2_reg_304[6]_i_1 
       (.I0(\count_V_2_reg_304[8]_i_2_n_7 ),
        .I1(t_V_5_reg_151[6]),
        .O(\count_V_2_reg_304[6]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \count_V_2_reg_304[7]_i_1 
       (.I0(t_V_5_reg_151[6]),
        .I1(\count_V_2_reg_304[8]_i_2_n_7 ),
        .I2(t_V_5_reg_151[7]),
        .O(\count_V_2_reg_304[7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \count_V_2_reg_304[8]_i_1 
       (.I0(t_V_5_reg_151[7]),
        .I1(\count_V_2_reg_304[8]_i_2_n_7 ),
        .I2(t_V_5_reg_151[6]),
        .I3(t_V_5_reg_151[8]),
        .O(\count_V_2_reg_304[8]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \count_V_2_reg_304[8]_i_2 
       (.I0(t_V_5_reg_151[4]),
        .I1(t_V_5_reg_151[2]),
        .I2(t_V_5_reg_151[0]),
        .I3(t_V_5_reg_151[1]),
        .I4(t_V_5_reg_151[3]),
        .I5(t_V_5_reg_151[5]),
        .O(\count_V_2_reg_304[8]_i_2_n_7 ));
  FDRE \count_V_2_reg_304_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[5]_0 [4]),
        .D(count_V_2_fu_229_p2),
        .Q(count_V_2_reg_304[0]),
        .R(1'b0));
  FDRE \count_V_2_reg_304_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[5]_0 [4]),
        .D(\count_V_2_reg_304[1]_i_1_n_7 ),
        .Q(count_V_2_reg_304[1]),
        .R(1'b0));
  FDRE \count_V_2_reg_304_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[5]_0 [4]),
        .D(\count_V_2_reg_304[2]_i_1_n_7 ),
        .Q(count_V_2_reg_304[2]),
        .R(1'b0));
  FDRE \count_V_2_reg_304_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[5]_0 [4]),
        .D(\count_V_2_reg_304[3]_i_1_n_7 ),
        .Q(count_V_2_reg_304[3]),
        .R(1'b0));
  FDRE \count_V_2_reg_304_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[5]_0 [4]),
        .D(\count_V_2_reg_304[4]_i_1_n_7 ),
        .Q(count_V_2_reg_304[4]),
        .R(1'b0));
  FDRE \count_V_2_reg_304_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[5]_0 [4]),
        .D(\count_V_2_reg_304[5]_i_1_n_7 ),
        .Q(count_V_2_reg_304[5]),
        .R(1'b0));
  FDRE \count_V_2_reg_304_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[5]_0 [4]),
        .D(\count_V_2_reg_304[6]_i_1_n_7 ),
        .Q(count_V_2_reg_304[6]),
        .R(1'b0));
  FDRE \count_V_2_reg_304_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[5]_0 [4]),
        .D(\count_V_2_reg_304[7]_i_1_n_7 ),
        .Q(count_V_2_reg_304[7]),
        .R(1'b0));
  FDRE \count_V_2_reg_304_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[5]_0 [4]),
        .D(\count_V_2_reg_304[8]_i_1_n_7 ),
        .Q(count_V_2_reg_304[8]),
        .R(1'b0));
  CARRY4 \count_reg[1]_i_3 
       (.CI(1'b0),
        .CO({\NLW_count_reg[1]_i_3_CO_UNCONNECTED [3],CO,\count_reg[1]_i_3_n_9 ,\count_reg[1]_i_3_n_10 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_count_reg[1]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,\count[1]_i_4_n_7 ,\count[1]_i_5_n_7 ,\count[1]_i_6_n_7 }));
  LUT6 #(
    .INIT(64'h8080008080808080)) 
    full_n_i_3
       (.I0(CO),
        .I1(\ap_CS_fsm_reg[5]_0 [1]),
        .I2(truncated_length_his_t_empty_n),
        .I3(truncate_tree_U0_ap_done),
        .I4(ap_sync_reg_channel_write_truncated_length_his),
        .I5(truncated_length_his_i_full_n),
        .O(count0));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \i_0_i_i_reg_116[0]_i_1 
       (.I0(i_0_i_i_reg_116_reg[0]),
        .O(i_fu_174_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_0_i_i_reg_116[1]_i_1 
       (.I0(i_0_i_i_reg_116_reg[0]),
        .I1(i_0_i_i_reg_116_reg[1]),
        .O(i_fu_174_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_0_i_i_reg_116[2]_i_1 
       (.I0(i_0_i_i_reg_116_reg[1]),
        .I1(i_0_i_i_reg_116_reg[0]),
        .I2(i_0_i_i_reg_116_reg[2]),
        .O(i_fu_174_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_0_i_i_reg_116[3]_i_1 
       (.I0(i_0_i_i_reg_116_reg[2]),
        .I1(i_0_i_i_reg_116_reg[0]),
        .I2(i_0_i_i_reg_116_reg[1]),
        .I3(i_0_i_i_reg_116_reg[3]),
        .O(i_fu_174_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_0_i_i_reg_116[4]_i_1 
       (.I0(i_0_i_i_reg_116_reg[3]),
        .I1(i_0_i_i_reg_116_reg[1]),
        .I2(i_0_i_i_reg_116_reg[0]),
        .I3(i_0_i_i_reg_116_reg[2]),
        .I4(i_0_i_i_reg_116_reg[4]),
        .O(i_fu_174_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_0_i_i_reg_116[5]_i_1 
       (.I0(i_0_i_i_reg_116_reg[4]),
        .I1(i_0_i_i_reg_116_reg[2]),
        .I2(i_0_i_i_reg_116_reg[0]),
        .I3(i_0_i_i_reg_116_reg[1]),
        .I4(i_0_i_i_reg_116_reg[3]),
        .I5(i_0_i_i_reg_116_reg[5]),
        .O(i_fu_174_p2[5]));
  LUT2 #(
    .INIT(4'h9)) 
    \i_0_i_i_reg_116[6]_i_1 
       (.I0(\i_0_i_i_reg_116[8]_i_3_n_7 ),
        .I1(i_0_i_i_reg_116_reg[6]),
        .O(i_fu_174_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \i_0_i_i_reg_116[7]_i_1 
       (.I0(i_0_i_i_reg_116_reg[6]),
        .I1(\i_0_i_i_reg_116[8]_i_3_n_7 ),
        .I2(i_0_i_i_reg_116_reg[7]),
        .O(i_fu_174_p2[7]));
  LUT2 #(
    .INIT(4'h8)) 
    \i_0_i_i_reg_116[8]_i_1 
       (.I0(\ap_CS_fsm[2]_i_2__0_n_7 ),
        .I1(ap_CS_fsm_state2),
        .O(\i_0_i_i_reg_116[8]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'hC6CC)) 
    \i_0_i_i_reg_116[8]_i_2 
       (.I0(i_0_i_i_reg_116_reg[7]),
        .I1(i_0_i_i_reg_116_reg[8]),
        .I2(\i_0_i_i_reg_116[8]_i_3_n_7 ),
        .I3(i_0_i_i_reg_116_reg[6]),
        .O(i_fu_174_p2[8]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \i_0_i_i_reg_116[8]_i_3 
       (.I0(i_0_i_i_reg_116_reg[4]),
        .I1(i_0_i_i_reg_116_reg[2]),
        .I2(i_0_i_i_reg_116_reg[0]),
        .I3(i_0_i_i_reg_116_reg[1]),
        .I4(i_0_i_i_reg_116_reg[3]),
        .I5(i_0_i_i_reg_116_reg[5]),
        .O(\i_0_i_i_reg_116[8]_i_3_n_7 ));
  FDRE \i_0_i_i_reg_116_reg[0] 
       (.C(ap_clk),
        .CE(\i_0_i_i_reg_116[8]_i_1_n_7 ),
        .D(i_fu_174_p2[0]),
        .Q(i_0_i_i_reg_116_reg[0]),
        .R(canonize_tree_U0_val_assign5_loc_read));
  FDRE \i_0_i_i_reg_116_reg[1] 
       (.C(ap_clk),
        .CE(\i_0_i_i_reg_116[8]_i_1_n_7 ),
        .D(i_fu_174_p2[1]),
        .Q(i_0_i_i_reg_116_reg[1]),
        .R(canonize_tree_U0_val_assign5_loc_read));
  FDRE \i_0_i_i_reg_116_reg[2] 
       (.C(ap_clk),
        .CE(\i_0_i_i_reg_116[8]_i_1_n_7 ),
        .D(i_fu_174_p2[2]),
        .Q(i_0_i_i_reg_116_reg[2]),
        .R(canonize_tree_U0_val_assign5_loc_read));
  FDRE \i_0_i_i_reg_116_reg[3] 
       (.C(ap_clk),
        .CE(\i_0_i_i_reg_116[8]_i_1_n_7 ),
        .D(i_fu_174_p2[3]),
        .Q(i_0_i_i_reg_116_reg[3]),
        .R(canonize_tree_U0_val_assign5_loc_read));
  FDRE \i_0_i_i_reg_116_reg[4] 
       (.C(ap_clk),
        .CE(\i_0_i_i_reg_116[8]_i_1_n_7 ),
        .D(i_fu_174_p2[4]),
        .Q(i_0_i_i_reg_116_reg[4]),
        .R(canonize_tree_U0_val_assign5_loc_read));
  FDRE \i_0_i_i_reg_116_reg[5] 
       (.C(ap_clk),
        .CE(\i_0_i_i_reg_116[8]_i_1_n_7 ),
        .D(i_fu_174_p2[5]),
        .Q(i_0_i_i_reg_116_reg[5]),
        .R(canonize_tree_U0_val_assign5_loc_read));
  FDRE \i_0_i_i_reg_116_reg[6] 
       (.C(ap_clk),
        .CE(\i_0_i_i_reg_116[8]_i_1_n_7 ),
        .D(i_fu_174_p2[6]),
        .Q(i_0_i_i_reg_116_reg[6]),
        .R(canonize_tree_U0_val_assign5_loc_read));
  FDRE \i_0_i_i_reg_116_reg[7] 
       (.C(ap_clk),
        .CE(\i_0_i_i_reg_116[8]_i_1_n_7 ),
        .D(i_fu_174_p2[7]),
        .Q(i_0_i_i_reg_116_reg[7]),
        .R(canonize_tree_U0_val_assign5_loc_read));
  FDRE \i_0_i_i_reg_116_reg[8] 
       (.C(ap_clk),
        .CE(\i_0_i_i_reg_116[8]_i_1_n_7 ),
        .D(i_fu_174_p2[8]),
        .Q(i_0_i_i_reg_116_reg[8]),
        .R(canonize_tree_U0_val_assign5_loc_read));
  LUT2 #(
    .INIT(4'h2)) 
    \i_op_assign_reg_139[8]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(\ap_CS_fsm[2]_i_2__0_n_7 ),
        .O(ap_NS_fsm13_out));
  FDRE \i_op_assign_reg_139_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(k_reg_267[0]),
        .Q(\i_op_assign_reg_139_reg[7]_0 [0]),
        .R(ap_NS_fsm13_out));
  FDRE \i_op_assign_reg_139_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(k_reg_267[1]),
        .Q(\i_op_assign_reg_139_reg[7]_0 [1]),
        .R(ap_NS_fsm13_out));
  FDRE \i_op_assign_reg_139_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(k_reg_267[2]),
        .Q(\i_op_assign_reg_139_reg[7]_0 [2]),
        .R(ap_NS_fsm13_out));
  FDRE \i_op_assign_reg_139_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(k_reg_267[3]),
        .Q(\i_op_assign_reg_139_reg[7]_0 [3]),
        .R(ap_NS_fsm13_out));
  FDRE \i_op_assign_reg_139_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(k_reg_267[4]),
        .Q(\i_op_assign_reg_139_reg[7]_0 [4]),
        .R(ap_NS_fsm13_out));
  FDRE \i_op_assign_reg_139_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(k_reg_267[5]),
        .Q(\i_op_assign_reg_139_reg[7]_0 [5]),
        .R(ap_NS_fsm13_out));
  FDRE \i_op_assign_reg_139_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(k_reg_267[6]),
        .Q(\i_op_assign_reg_139_reg[7]_0 [6]),
        .R(ap_NS_fsm13_out));
  FDRE \i_op_assign_reg_139_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(k_reg_267[7]),
        .Q(\i_op_assign_reg_139_reg[7]_0 [7]),
        .R(ap_NS_fsm13_out));
  FDRE \i_op_assign_reg_139_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(k_reg_267[8]),
        .Q(i_op_assign_reg_139),
        .R(ap_NS_fsm13_out));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'hF704)) 
    \icmp_ln879_reg_272[0]_i_1 
       (.I0(\ap_CS_fsm[4]_i_2_n_7 ),
        .I1(\ap_CS_fsm_reg[5]_0 [1]),
        .I2(CO),
        .I3(icmp_ln879_reg_272),
        .O(\icmp_ln879_reg_272[0]_i_1_n_7 ));
  FDRE \icmp_ln879_reg_272_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln879_reg_272[0]_i_1_n_7 ),
        .Q(icmp_ln879_reg_272),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h07FFF800)) 
    \iptr[0]_i_1__10 
       (.I0(\ap_CS_fsm_reg[5]_0 [1]),
        .I1(CO),
        .I2(ap_done_reg),
        .I3(canonize_tree_U0_ap_continue),
        .I4(\iptr_reg[0]_0 ),
        .O(\ap_CS_fsm_reg[2]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \k_reg_267[0]_i_1 
       (.I0(\i_op_assign_reg_139_reg[7]_0 [0]),
        .O(k_fu_195_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \k_reg_267[1]_i_1 
       (.I0(\i_op_assign_reg_139_reg[7]_0 [0]),
        .I1(\i_op_assign_reg_139_reg[7]_0 [1]),
        .O(k_fu_195_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \k_reg_267[2]_i_1 
       (.I0(\i_op_assign_reg_139_reg[7]_0 [1]),
        .I1(\i_op_assign_reg_139_reg[7]_0 [0]),
        .I2(\i_op_assign_reg_139_reg[7]_0 [2]),
        .O(k_fu_195_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \k_reg_267[3]_i_1 
       (.I0(\i_op_assign_reg_139_reg[7]_0 [2]),
        .I1(\i_op_assign_reg_139_reg[7]_0 [0]),
        .I2(\i_op_assign_reg_139_reg[7]_0 [1]),
        .I3(\i_op_assign_reg_139_reg[7]_0 [3]),
        .O(k_fu_195_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \k_reg_267[4]_i_1 
       (.I0(\i_op_assign_reg_139_reg[7]_0 [3]),
        .I1(\i_op_assign_reg_139_reg[7]_0 [1]),
        .I2(\i_op_assign_reg_139_reg[7]_0 [0]),
        .I3(\i_op_assign_reg_139_reg[7]_0 [2]),
        .I4(\i_op_assign_reg_139_reg[7]_0 [4]),
        .O(k_fu_195_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \k_reg_267[5]_i_1 
       (.I0(\i_op_assign_reg_139_reg[7]_0 [4]),
        .I1(\i_op_assign_reg_139_reg[7]_0 [2]),
        .I2(\i_op_assign_reg_139_reg[7]_0 [0]),
        .I3(\i_op_assign_reg_139_reg[7]_0 [1]),
        .I4(\i_op_assign_reg_139_reg[7]_0 [3]),
        .I5(\i_op_assign_reg_139_reg[7]_0 [5]),
        .O(k_fu_195_p2[5]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \k_reg_267[6]_i_1 
       (.I0(\i_op_assign_reg_139_reg[7]_0 [5]),
        .I1(\i_op_assign_reg_139_reg[7]_0 [3]),
        .I2(\k_reg_267[6]_i_2_n_7 ),
        .I3(\i_op_assign_reg_139_reg[7]_0 [2]),
        .I4(\i_op_assign_reg_139_reg[7]_0 [4]),
        .I5(\i_op_assign_reg_139_reg[7]_0 [6]),
        .O(k_fu_195_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \k_reg_267[6]_i_2 
       (.I0(\i_op_assign_reg_139_reg[7]_0 [0]),
        .I1(\i_op_assign_reg_139_reg[7]_0 [1]),
        .O(\k_reg_267[6]_i_2_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \k_reg_267[7]_i_1 
       (.I0(\i_op_assign_reg_139_reg[7]_0 [6]),
        .I1(\k_reg_267[8]_i_2_n_7 ),
        .I2(\i_op_assign_reg_139_reg[7]_0 [7]),
        .O(k_fu_195_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \k_reg_267[8]_i_1 
       (.I0(\i_op_assign_reg_139_reg[7]_0 [7]),
        .I1(\k_reg_267[8]_i_2_n_7 ),
        .I2(\i_op_assign_reg_139_reg[7]_0 [6]),
        .I3(i_op_assign_reg_139),
        .O(k_fu_195_p2[8]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \k_reg_267[8]_i_2 
       (.I0(\i_op_assign_reg_139_reg[7]_0 [4]),
        .I1(\i_op_assign_reg_139_reg[7]_0 [2]),
        .I2(\i_op_assign_reg_139_reg[7]_0 [0]),
        .I3(\i_op_assign_reg_139_reg[7]_0 [1]),
        .I4(\i_op_assign_reg_139_reg[7]_0 [3]),
        .I5(\i_op_assign_reg_139_reg[7]_0 [5]),
        .O(\k_reg_267[8]_i_2_n_7 ));
  FDRE \k_reg_267_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[5]_0 [1]),
        .D(k_fu_195_p2[0]),
        .Q(k_reg_267[0]),
        .R(1'b0));
  FDRE \k_reg_267_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[5]_0 [1]),
        .D(k_fu_195_p2[1]),
        .Q(k_reg_267[1]),
        .R(1'b0));
  FDRE \k_reg_267_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[5]_0 [1]),
        .D(k_fu_195_p2[2]),
        .Q(k_reg_267[2]),
        .R(1'b0));
  FDRE \k_reg_267_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[5]_0 [1]),
        .D(k_fu_195_p2[3]),
        .Q(k_reg_267[3]),
        .R(1'b0));
  FDRE \k_reg_267_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[5]_0 [1]),
        .D(k_fu_195_p2[4]),
        .Q(k_reg_267[4]),
        .R(1'b0));
  FDRE \k_reg_267_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[5]_0 [1]),
        .D(k_fu_195_p2[5]),
        .Q(k_reg_267[5]),
        .R(1'b0));
  FDRE \k_reg_267_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[5]_0 [1]),
        .D(k_fu_195_p2[6]),
        .Q(k_reg_267[6]),
        .R(1'b0));
  FDRE \k_reg_267_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[5]_0 [1]),
        .D(k_fu_195_p2[7]),
        .Q(k_reg_267[7]),
        .R(1'b0));
  FDRE \k_reg_267_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[5]_0 [1]),
        .D(k_fu_195_p2[8]),
        .Q(k_reg_267[8]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h002A)) 
    \length_V_1_fu_58[5]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(icmp_ln879_reg_272),
        .I2(\ap_CS_fsm_reg[5]_0 [3]),
        .I3(\ap_CS_fsm[2]_i_2__0_n_7 ),
        .O(length_V_1_fu_58));
  LUT2 #(
    .INIT(4'h8)) 
    \length_V_1_fu_58[5]_i_2 
       (.I0(\ap_CS_fsm_reg[5]_0 [3]),
        .I1(icmp_ln879_reg_272),
        .O(length_V_1_fu_580));
  FDRE \length_V_1_fu_58_reg[0] 
       (.C(ap_clk),
        .CE(length_V_1_fu_580),
        .D(length_V_reg_276[0]),
        .Q(Q),
        .R(length_V_1_fu_58));
  FDRE \length_V_1_fu_58_reg[1] 
       (.C(ap_clk),
        .CE(length_V_1_fu_580),
        .D(length_V_reg_276[1]),
        .Q(\length_V_1_fu_58_reg_n_7_[1] ),
        .R(length_V_1_fu_58));
  FDRE \length_V_1_fu_58_reg[2] 
       (.C(ap_clk),
        .CE(length_V_1_fu_580),
        .D(length_V_reg_276[2]),
        .Q(\length_V_1_fu_58_reg_n_7_[2] ),
        .R(length_V_1_fu_58));
  FDRE \length_V_1_fu_58_reg[3] 
       (.C(ap_clk),
        .CE(length_V_1_fu_580),
        .D(length_V_reg_276[3]),
        .Q(\length_V_1_fu_58_reg_n_7_[3] ),
        .R(length_V_1_fu_58));
  FDRE \length_V_1_fu_58_reg[4] 
       (.C(ap_clk),
        .CE(length_V_1_fu_580),
        .D(length_V_reg_276[4]),
        .Q(\length_V_1_fu_58_reg_n_7_[4] ),
        .R(length_V_1_fu_58));
  FDRE \length_V_1_fu_58_reg[5] 
       (.C(ap_clk),
        .CE(length_V_1_fu_580),
        .D(length_V_reg_276[5]),
        .Q(\length_V_1_fu_58_reg_n_7_[5] ),
        .R(length_V_1_fu_58));
  LUT1 #(
    .INIT(2'h1)) 
    \length_V_reg_276[0]_i_1 
       (.I0(Q),
        .O(canonize_tree_U0_codeword_length_histogram_V_address0[0]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \length_V_reg_276[1]_i_1 
       (.I0(\length_V_1_fu_58_reg_n_7_[1] ),
        .I1(Q),
        .O(canonize_tree_U0_codeword_length_histogram_V_address0[1]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \length_V_reg_276[2]_i_1 
       (.I0(\length_V_1_fu_58_reg_n_7_[2] ),
        .I1(Q),
        .I2(\length_V_1_fu_58_reg_n_7_[1] ),
        .O(canonize_tree_U0_codeword_length_histogram_V_address0[2]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \length_V_reg_276[3]_i_1 
       (.I0(\length_V_1_fu_58_reg_n_7_[3] ),
        .I1(\length_V_1_fu_58_reg_n_7_[1] ),
        .I2(Q),
        .I3(\length_V_1_fu_58_reg_n_7_[2] ),
        .O(canonize_tree_U0_codeword_length_histogram_V_address0[3]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \length_V_reg_276[4]_i_1 
       (.I0(\length_V_1_fu_58_reg_n_7_[4] ),
        .I1(\length_V_1_fu_58_reg_n_7_[2] ),
        .I2(Q),
        .I3(\length_V_1_fu_58_reg_n_7_[1] ),
        .I4(\length_V_1_fu_58_reg_n_7_[3] ),
        .O(\length_V_1_fu_58_reg[4]_0 [0]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \length_V_reg_276[5]_i_1 
       (.I0(\length_V_1_fu_58_reg_n_7_[4] ),
        .I1(\length_V_1_fu_58_reg_n_7_[2] ),
        .I2(Q),
        .I3(\length_V_1_fu_58_reg_n_7_[1] ),
        .I4(\length_V_1_fu_58_reg_n_7_[3] ),
        .I5(\length_V_1_fu_58_reg_n_7_[5] ),
        .O(\length_V_1_fu_58_reg[4]_0 [1]));
  FDRE \length_V_reg_276_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[5]_0 [2]),
        .D(canonize_tree_U0_codeword_length_histogram_V_address0[0]),
        .Q(length_V_reg_276[0]),
        .R(1'b0));
  FDRE \length_V_reg_276_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[5]_0 [2]),
        .D(canonize_tree_U0_codeword_length_histogram_V_address0[1]),
        .Q(length_V_reg_276[1]),
        .R(1'b0));
  FDRE \length_V_reg_276_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[5]_0 [2]),
        .D(canonize_tree_U0_codeword_length_histogram_V_address0[2]),
        .Q(length_V_reg_276[2]),
        .R(1'b0));
  FDRE \length_V_reg_276_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[5]_0 [2]),
        .D(canonize_tree_U0_codeword_length_histogram_V_address0[3]),
        .Q(length_V_reg_276[3]),
        .R(1'b0));
  FDRE \length_V_reg_276_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[5]_0 [2]),
        .D(\length_V_1_fu_58_reg[4]_0 [0]),
        .Q(length_V_reg_276[4]),
        .R(1'b0));
  FDRE \length_V_reg_276_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[5]_0 [2]),
        .D(\length_V_1_fu_58_reg[4]_0 [1]),
        .Q(length_V_reg_276[5]),
        .R(1'b0));
  FDRE \p_066_0_i_i_reg_127_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(count_V_2_reg_304[0]),
        .Q(\p_066_0_i_i_reg_127_reg[8]_0 [0]),
        .R(ap_NS_fsm13_out));
  FDRE \p_066_0_i_i_reg_127_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(count_V_2_reg_304[1]),
        .Q(\p_066_0_i_i_reg_127_reg[8]_0 [1]),
        .R(ap_NS_fsm13_out));
  FDRE \p_066_0_i_i_reg_127_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(count_V_2_reg_304[2]),
        .Q(\p_066_0_i_i_reg_127_reg[8]_0 [2]),
        .R(ap_NS_fsm13_out));
  FDRE \p_066_0_i_i_reg_127_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(count_V_2_reg_304[3]),
        .Q(\p_066_0_i_i_reg_127_reg[8]_0 [3]),
        .R(ap_NS_fsm13_out));
  FDRE \p_066_0_i_i_reg_127_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(count_V_2_reg_304[4]),
        .Q(\p_066_0_i_i_reg_127_reg[8]_0 [4]),
        .R(ap_NS_fsm13_out));
  FDRE \p_066_0_i_i_reg_127_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(count_V_2_reg_304[5]),
        .Q(\p_066_0_i_i_reg_127_reg[8]_0 [5]),
        .R(ap_NS_fsm13_out));
  FDRE \p_066_0_i_i_reg_127_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(count_V_2_reg_304[6]),
        .Q(\p_066_0_i_i_reg_127_reg[8]_0 [6]),
        .R(ap_NS_fsm13_out));
  FDRE \p_066_0_i_i_reg_127_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(count_V_2_reg_304[7]),
        .Q(\p_066_0_i_i_reg_127_reg[8]_0 [7]),
        .R(ap_NS_fsm13_out));
  FDRE \p_066_0_i_i_reg_127_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(count_V_2_reg_304[8]),
        .Q(\p_066_0_i_i_reg_127_reg[8]_0 [8]),
        .R(ap_NS_fsm13_out));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_10__17
       (.I0(DOBDO[1]),
        .I1(ap_CS_fsm_state7),
        .I2(i_0_i_i_reg_116_reg[1]),
        .O(ADDRARDADDR[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_10__6
       (.I0(\length_V_1_fu_58_reg[4]_0 [0]),
        .I1(truncate_tree_U0_output_length_histogram1_V_address0[4]),
        .I2(iptr),
        .O(\iptr_reg[0] [4]));
  LUT6 #(
    .INIT(64'hAAAAAAAACCCCCCC3)) 
    ram_reg_i_11
       (.I0(truncate_tree_U0_output_length_histogram1_V_address0[3]),
        .I1(\length_V_1_fu_58_reg_n_7_[3] ),
        .I2(\length_V_1_fu_58_reg_n_7_[1] ),
        .I3(Q),
        .I4(\length_V_1_fu_58_reg_n_7_[2] ),
        .I5(iptr),
        .O(ADDRBWRADDR[2]));
  LUT6 #(
    .INIT(64'hAAA9AAA9FFFF0000)) 
    ram_reg_i_11__0
       (.I0(\length_V_1_fu_58_reg_n_7_[3] ),
        .I1(\length_V_1_fu_58_reg_n_7_[1] ),
        .I2(Q),
        .I3(\length_V_1_fu_58_reg_n_7_[2] ),
        .I4(truncate_tree_U0_output_length_histogram1_V_address0[3]),
        .I5(iptr),
        .O(\iptr_reg[0] [3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_11__11
       (.I0(DOBDO[0]),
        .I1(ap_CS_fsm_state7),
        .I2(i_0_i_i_reg_116_reg[0]),
        .O(ADDRARDADDR[0]));
  LUT5 #(
    .INIT(32'hAAAACCC3)) 
    ram_reg_i_12
       (.I0(truncate_tree_U0_output_length_histogram1_V_address0[2]),
        .I1(\length_V_1_fu_58_reg_n_7_[2] ),
        .I2(Q),
        .I3(\length_V_1_fu_58_reg_n_7_[1] ),
        .I4(iptr),
        .O(ADDRBWRADDR[1]));
  LUT5 #(
    .INIT(32'hA9A9FF00)) 
    ram_reg_i_12__0
       (.I0(\length_V_1_fu_58_reg_n_7_[2] ),
        .I1(Q),
        .I2(\length_V_1_fu_58_reg_n_7_[1] ),
        .I3(truncate_tree_U0_output_length_histogram1_V_address0[2]),
        .I4(iptr),
        .O(\iptr_reg[0] [2]));
  LUT4 #(
    .INIT(16'hAAC3)) 
    ram_reg_i_13
       (.I0(truncate_tree_U0_output_length_histogram1_V_address0[1]),
        .I1(\length_V_1_fu_58_reg_n_7_[1] ),
        .I2(Q),
        .I3(iptr),
        .O(ADDRBWRADDR[0]));
  LUT4 #(
    .INIT(16'h99F0)) 
    ram_reg_i_13__0
       (.I0(\length_V_1_fu_58_reg_n_7_[1] ),
        .I1(Q),
        .I2(truncate_tree_U0_output_length_histogram1_V_address0[1]),
        .I3(iptr),
        .O(\iptr_reg[0] [1]));
  LUT3 #(
    .INIT(8'h5C)) 
    ram_reg_i_14__0
       (.I0(Q),
        .I1(truncate_tree_U0_output_length_histogram1_V_address0[0]),
        .I2(iptr),
        .O(\iptr_reg[0] [0]));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_1__15
       (.I0(\i_0_i_i_reg_116[8]_i_1_n_7 ),
        .I1(ap_CS_fsm_state7),
        .O(canonize_tree_U0_symbol_bits_V_we0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_20__11
       (.I0(ap_CS_fsm_state7),
        .I1(\length_V_1_fu_58_reg_n_7_[4] ),
        .O(DIADI[4]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_21__10
       (.I0(ap_CS_fsm_state7),
        .I1(\length_V_1_fu_58_reg_n_7_[3] ),
        .O(DIADI[3]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_22__10
       (.I0(ap_CS_fsm_state7),
        .I1(\length_V_1_fu_58_reg_n_7_[2] ),
        .O(DIADI[2]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_23__10
       (.I0(ap_CS_fsm_state7),
        .I1(\length_V_1_fu_58_reg_n_7_[1] ),
        .O(DIADI[1]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_24__8
       (.I0(ap_CS_fsm_state7),
        .I1(Q),
        .O(DIADI[0]));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_25__4
       (.I0(ap_CS_fsm_state2),
        .I1(ap_CS_fsm_state7),
        .O(WEA));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_4__15
       (.I0(DOBDO[7]),
        .I1(ap_CS_fsm_state7),
        .I2(i_0_i_i_reg_116_reg[7]),
        .O(ADDRARDADDR[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_5__15
       (.I0(DOBDO[6]),
        .I1(ap_CS_fsm_state7),
        .I2(i_0_i_i_reg_116_reg[6]),
        .O(ADDRARDADDR[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_6__15
       (.I0(DOBDO[5]),
        .I1(ap_CS_fsm_state7),
        .I2(i_0_i_i_reg_116_reg[5]),
        .O(ADDRARDADDR[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_7__15
       (.I0(DOBDO[4]),
        .I1(ap_CS_fsm_state7),
        .I2(i_0_i_i_reg_116_reg[4]),
        .O(ADDRARDADDR[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_8__15
       (.I0(DOBDO[3]),
        .I1(ap_CS_fsm_state7),
        .I2(i_0_i_i_reg_116_reg[3]),
        .O(ADDRARDADDR[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_9__17
       (.I0(DOBDO[2]),
        .I1(ap_CS_fsm_state7),
        .I2(i_0_i_i_reg_116_reg[2]),
        .O(ADDRARDADDR[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_9__6
       (.I0(\length_V_1_fu_58_reg[4]_0 [1]),
        .I1(truncate_tree_U0_output_length_histogram1_V_address0[5]),
        .I2(iptr),
        .O(\iptr_reg[0] [5]));
  LUT6 #(
    .INIT(64'h20FF20FF20FF2020)) 
    \t_V_5_reg_151[8]_i_1 
       (.I0(\ap_CS_fsm_reg[5]_0 [1]),
        .I1(CO),
        .I2(\ap_CS_fsm[4]_i_2_n_7 ),
        .I3(\icmp_ln879_reg_272_reg[0]_0 ),
        .I4(\ap_CS_fsm_reg[3]_0 ),
        .I5(\ap_CS_fsm_reg[3]_1 ),
        .O(\t_V_5_reg_151[8]_i_1_n_7 ));
  FDRE \t_V_5_reg_151_reg[0] 
       (.C(ap_clk),
        .CE(\t_V_5_reg_151[8]_i_1_n_7 ),
        .D(\t_V_5_reg_151_reg[8]_0 [0]),
        .Q(t_V_5_reg_151[0]),
        .R(1'b0));
  FDRE \t_V_5_reg_151_reg[1] 
       (.C(ap_clk),
        .CE(\t_V_5_reg_151[8]_i_1_n_7 ),
        .D(\t_V_5_reg_151_reg[8]_0 [1]),
        .Q(t_V_5_reg_151[1]),
        .R(1'b0));
  FDRE \t_V_5_reg_151_reg[2] 
       (.C(ap_clk),
        .CE(\t_V_5_reg_151[8]_i_1_n_7 ),
        .D(\t_V_5_reg_151_reg[8]_0 [2]),
        .Q(t_V_5_reg_151[2]),
        .R(1'b0));
  FDRE \t_V_5_reg_151_reg[3] 
       (.C(ap_clk),
        .CE(\t_V_5_reg_151[8]_i_1_n_7 ),
        .D(\t_V_5_reg_151_reg[8]_0 [3]),
        .Q(t_V_5_reg_151[3]),
        .R(1'b0));
  FDRE \t_V_5_reg_151_reg[4] 
       (.C(ap_clk),
        .CE(\t_V_5_reg_151[8]_i_1_n_7 ),
        .D(\t_V_5_reg_151_reg[8]_0 [4]),
        .Q(t_V_5_reg_151[4]),
        .R(1'b0));
  FDRE \t_V_5_reg_151_reg[5] 
       (.C(ap_clk),
        .CE(\t_V_5_reg_151[8]_i_1_n_7 ),
        .D(\t_V_5_reg_151_reg[8]_0 [5]),
        .Q(t_V_5_reg_151[5]),
        .R(1'b0));
  FDRE \t_V_5_reg_151_reg[6] 
       (.C(ap_clk),
        .CE(\t_V_5_reg_151[8]_i_1_n_7 ),
        .D(\t_V_5_reg_151_reg[8]_0 [6]),
        .Q(t_V_5_reg_151[6]),
        .R(1'b0));
  FDRE \t_V_5_reg_151_reg[7] 
       (.C(ap_clk),
        .CE(\t_V_5_reg_151[8]_i_1_n_7 ),
        .D(\t_V_5_reg_151_reg[8]_0 [7]),
        .Q(t_V_5_reg_151[7]),
        .R(1'b0));
  FDRE \t_V_5_reg_151_reg[8] 
       (.C(ap_clk),
        .CE(\t_V_5_reg_151[8]_i_1_n_7 ),
        .D(\t_V_5_reg_151_reg[8]_0 [8]),
        .Q(t_V_5_reg_151[8]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7F80)) 
    \tptr[0]_i_1__2 
       (.I0(CO),
        .I1(\ap_CS_fsm_reg[5]_0 [1]),
        .I2(truncated_length_his_t_empty_n),
        .I3(tptr),
        .O(\ap_CS_fsm_reg[2]_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \val_assign5_loc_read_reg_244[8]_i_1 
       (.I0(\ap_CS_fsm_reg[5]_0 [0]),
        .I1(ap_done_reg),
        .I2(val_assign5_loc_c_empty_n),
        .I3(sorted_copy2_value_V_t_empty_n),
        .I4(truncated_length_his_t_empty_n),
        .O(canonize_tree_U0_val_assign5_loc_read));
  FDRE \val_assign5_loc_read_reg_244_reg[0] 
       (.C(ap_clk),
        .CE(canonize_tree_U0_val_assign5_loc_read),
        .D(if_dout[0]),
        .Q(val_assign5_loc_read_reg_244[0]),
        .R(1'b0));
  FDRE \val_assign5_loc_read_reg_244_reg[1] 
       (.C(ap_clk),
        .CE(canonize_tree_U0_val_assign5_loc_read),
        .D(if_dout[1]),
        .Q(val_assign5_loc_read_reg_244[1]),
        .R(1'b0));
  FDRE \val_assign5_loc_read_reg_244_reg[2] 
       (.C(ap_clk),
        .CE(canonize_tree_U0_val_assign5_loc_read),
        .D(if_dout[2]),
        .Q(val_assign5_loc_read_reg_244[2]),
        .R(1'b0));
  FDRE \val_assign5_loc_read_reg_244_reg[3] 
       (.C(ap_clk),
        .CE(canonize_tree_U0_val_assign5_loc_read),
        .D(if_dout[3]),
        .Q(val_assign5_loc_read_reg_244[3]),
        .R(1'b0));
  FDRE \val_assign5_loc_read_reg_244_reg[4] 
       (.C(ap_clk),
        .CE(canonize_tree_U0_val_assign5_loc_read),
        .D(if_dout[4]),
        .Q(val_assign5_loc_read_reg_244[4]),
        .R(1'b0));
  FDRE \val_assign5_loc_read_reg_244_reg[5] 
       (.C(ap_clk),
        .CE(canonize_tree_U0_val_assign5_loc_read),
        .D(if_dout[5]),
        .Q(val_assign5_loc_read_reg_244[5]),
        .R(1'b0));
  FDRE \val_assign5_loc_read_reg_244_reg[6] 
       (.C(ap_clk),
        .CE(canonize_tree_U0_val_assign5_loc_read),
        .D(if_dout[6]),
        .Q(val_assign5_loc_read_reg_244[6]),
        .R(1'b0));
  FDRE \val_assign5_loc_read_reg_244_reg[7] 
       (.C(ap_clk),
        .CE(canonize_tree_U0_val_assign5_loc_read),
        .D(if_dout[7]),
        .Q(val_assign5_loc_read_reg_244[7]),
        .R(1'b0));
  FDRE \val_assign5_loc_read_reg_244_reg[8] 
       (.C(ap_clk),
        .CE(canonize_tree_U0_val_assign5_loc_read),
        .D(if_dout[8]),
        .Q(val_assign5_loc_read_reg_244[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "compute_bit_length" *) 
module design_1_huffman_encoding_0_1_compute_bit_length
   (ap_done_reg,
    compute_bit_length_U0_length_histogram_V_we0,
    compute_bit_length_U0_extLd_loc_read,
    length_histogram_V_d0,
    ADDRARDADDR,
    WEA,
    Q,
    compute_bit_length_U0_right_V_address0,
    ap_enable_reg_pp1_iter0_reg_0,
    full_n,
    ap_done_reg_reg_0,
    ap_done_reg_reg_1,
    ADDRBWRADDR,
    \add_ln26_reg_566_reg[7]_0 ,
    \add_ln26_reg_566_reg[7]_1 ,
    \add_ln26_reg_566_reg[7]_2 ,
    \add_ln26_reg_566_reg[7]_3 ,
    \add_ln26_reg_566_reg[7]_4 ,
    \op_assign_reg_257_reg[7] ,
    \i_reg_560_reg[7]_0 ,
    \right_V_addr_reg_832_reg[7] ,
    \i_reg_560_reg[7]_1 ,
    ap_clk,
    ap_rst_n,
    \ap_CS_fsm_reg[0]_0 ,
    parent_V_t_empty_n,
    left_V_t_empty_n,
    right_V_t_empty_n,
    extLd_loc_c20_empty_n,
    compute_bit_length_U0_ap_continue,
    truncate_tree_U0_ap_ready,
    truncate_tree_U0_ap_start,
    \iptr_reg[0] ,
    iptr,
    iptr_0,
    iptr_1,
    SS,
    D,
    \left_curr_V_reg_607_reg[8]_0 ,
    \left_next_V_reg_612_reg[8]_0 ,
    \right_curr_V_reg_617_reg[8]_0 ,
    \right_next_V_reg_622_reg[8]_0 ,
    \parent_next_V_reg_601_reg[8]_0 ,
    \reg_384_reg[8]_0 ,
    ram_reg,
    ram_reg_0);
  output ap_done_reg;
  output compute_bit_length_U0_length_histogram_V_we0;
  output compute_bit_length_U0_extLd_loc_read;
  output [8:0]length_histogram_V_d0;
  output [5:0]ADDRARDADDR;
  output [0:0]WEA;
  output [2:0]Q;
  output [7:0]compute_bit_length_U0_right_V_address0;
  output ap_enable_reg_pp1_iter0_reg_0;
  output full_n;
  output ap_done_reg_reg_0;
  output ap_done_reg_reg_1;
  output [7:0]ADDRBWRADDR;
  output [7:0]\add_ln26_reg_566_reg[7]_0 ;
  output [7:0]\add_ln26_reg_566_reg[7]_1 ;
  output [7:0]\add_ln26_reg_566_reg[7]_2 ;
  output [7:0]\add_ln26_reg_566_reg[7]_3 ;
  output [7:0]\add_ln26_reg_566_reg[7]_4 ;
  output [7:0]\op_assign_reg_257_reg[7] ;
  output [7:0]\i_reg_560_reg[7]_0 ;
  output [7:0]\right_V_addr_reg_832_reg[7] ;
  output [7:0]\i_reg_560_reg[7]_1 ;
  input ap_clk;
  input ap_rst_n;
  input \ap_CS_fsm_reg[0]_0 ;
  input parent_V_t_empty_n;
  input left_V_t_empty_n;
  input right_V_t_empty_n;
  input extLd_loc_c20_empty_n;
  input compute_bit_length_U0_ap_continue;
  input truncate_tree_U0_ap_ready;
  input truncate_tree_U0_ap_start;
  input [0:0]\iptr_reg[0] ;
  input iptr;
  input iptr_0;
  input iptr_1;
  input [0:0]SS;
  input [8:0]D;
  input [8:0]\left_curr_V_reg_607_reg[8]_0 ;
  input [8:0]\left_next_V_reg_612_reg[8]_0 ;
  input [8:0]\right_curr_V_reg_617_reg[8]_0 ;
  input [8:0]\right_next_V_reg_622_reg[8]_0 ;
  input [8:0]\parent_next_V_reg_601_reg[8]_0 ;
  input [8:0]\reg_384_reg[8]_0 ;
  input [7:0]ram_reg;
  input [7:0]ram_reg_0;

  wire [5:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [8:0]D;
  wire [2:0]Q;
  wire [0:0]SS;
  wire [0:0]WEA;
  wire [1:1]add_ln23_fu_411_p2;
  wire [7:1]add_ln23_reg_555;
  wire \add_ln23_reg_555[2]_i_1_n_7 ;
  wire \add_ln23_reg_555[3]_i_1_n_7 ;
  wire \add_ln23_reg_555[4]_i_1_n_7 ;
  wire \add_ln23_reg_555[5]_i_1_n_7 ;
  wire \add_ln23_reg_555[6]_i_1_n_7 ;
  wire \add_ln23_reg_555[7]_i_1_n_7 ;
  wire \add_ln23_reg_555[7]_i_2_n_7 ;
  wire [2:2]add_ln26_fu_421_p2;
  wire \add_ln26_reg_566[3]_i_1_n_7 ;
  wire \add_ln26_reg_566[4]_i_1_n_7 ;
  wire \add_ln26_reg_566[5]_i_1_n_7 ;
  wire \add_ln26_reg_566[6]_i_1_n_7 ;
  wire \add_ln26_reg_566[7]_i_1_n_7 ;
  wire [7:0]\add_ln26_reg_566_reg[7]_0 ;
  wire [7:0]\add_ln26_reg_566_reg[7]_1 ;
  wire [7:0]\add_ln26_reg_566_reg[7]_2 ;
  wire [7:0]\add_ln26_reg_566_reg[7]_3 ;
  wire [7:0]\add_ln26_reg_566_reg[7]_4 ;
  wire [7:1]add_ln61_fu_495_p2;
  wire [7:0]add_ln61_reg_685;
  wire add_ln61_reg_6850;
  wire \add_ln61_reg_685[0]_i_1_n_7 ;
  wire \add_ln61_reg_685[3]_i_2_n_7 ;
  wire \add_ln61_reg_685[4]_i_2_n_7 ;
  wire \add_ln61_reg_685[4]_i_3_n_7 ;
  wire \add_ln61_reg_685[5]_i_2_n_7 ;
  wire \add_ln61_reg_685[5]_i_3_n_7 ;
  wire \add_ln61_reg_685[6]_i_2_n_7 ;
  wire \add_ln61_reg_685[6]_i_3_n_7 ;
  wire \add_ln61_reg_685[7]_i_3_n_7 ;
  wire \add_ln61_reg_685[7]_i_4_n_7 ;
  wire \ap_CS_fsm[1]_i_2__1_n_7 ;
  wire \ap_CS_fsm[1]_i_3_n_7 ;
  wire ap_CS_fsm_pp1_stage0;
  wire ap_CS_fsm_pp1_stage1;
  wire ap_CS_fsm_pp1_stage2;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire [11:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_i_1__4_n_7;
  wire ap_done_reg_reg_0;
  wire ap_done_reg_reg_1;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter0_i_1_n_7;
  wire ap_enable_reg_pp1_iter0_i_2_n_7;
  wire ap_enable_reg_pp1_iter0_reg_0;
  wire ap_enable_reg_pp1_iter1_i_1_n_7;
  wire ap_enable_reg_pp1_iter1_reg_n_7;
  wire ap_phi_reg_pp1_iter0_phi_ln700_i_i_reg_371;
  wire \ap_phi_reg_pp1_iter0_phi_ln700_i_i_reg_371[0]_i_1_n_7 ;
  wire \ap_phi_reg_pp1_iter0_phi_ln700_i_i_reg_371[1]_i_1_n_7 ;
  wire \ap_phi_reg_pp1_iter0_phi_ln700_i_i_reg_371[1]_i_3_n_7 ;
  wire \ap_phi_reg_pp1_iter0_phi_ln700_i_i_reg_371[1]_i_4_n_7 ;
  wire \ap_phi_reg_pp1_iter0_phi_ln700_i_i_reg_371_reg_n_7_[0] ;
  wire \ap_phi_reg_pp1_iter0_phi_ln700_i_i_reg_371_reg_n_7_[1] ;
  wire ap_rst_n;
  wire child_depth_V_U_n_13;
  wire child_depth_V_U_n_14;
  wire child_depth_V_U_n_15;
  wire child_depth_V_U_n_16;
  wire child_depth_V_U_n_17;
  wire child_depth_V_U_n_18;
  wire child_depth_V_U_n_19;
  wire child_depth_V_U_n_20;
  wire child_depth_V_U_n_21;
  wire child_depth_V_U_n_22;
  wire child_depth_V_U_n_23;
  wire child_depth_V_U_n_24;
  wire [5:0]child_depth_V_q1;
  wire [5:0]child_depth_curr_V_1_fu_523_p3;
  wire [5:0]child_depth_curr_V_1_reg_710;
  wire child_depth_curr_V_1_reg_7100;
  wire [5:0]child_depth_next_V_reg_642;
  wire compute_bit_length_U0_ap_continue;
  wire compute_bit_length_U0_extLd_loc_read;
  wire compute_bit_length_U0_length_histogram_V_we0;
  wire [7:0]compute_bit_length_U0_right_V_address0;
  wire [7:0]compute_bit_length_U0_right_V_address1;
  wire [8:0]count_V_reg_690;
  wire count_V_reg_6900;
  wire extLd_loc_c20_empty_n;
  wire full_n;
  wire \i_0_i_i_reg_282[6]_i_3_n_7 ;
  wire [5:0]i_0_i_i_reg_282_reg;
  wire [6:6]i_0_i_i_reg_282_reg__0;
  wire [6:0]i_5_fu_399_p2;
  wire [31:0]i_6_fu_529_p2;
  wire [31:0]i_6_reg_725;
  wire \i_6_reg_725[12]_i_2_n_7 ;
  wire \i_6_reg_725[12]_i_3_n_7 ;
  wire \i_6_reg_725[12]_i_4_n_7 ;
  wire \i_6_reg_725[12]_i_5_n_7 ;
  wire \i_6_reg_725[16]_i_2_n_7 ;
  wire \i_6_reg_725[16]_i_3_n_7 ;
  wire \i_6_reg_725[16]_i_4_n_7 ;
  wire \i_6_reg_725[16]_i_5_n_7 ;
  wire \i_6_reg_725[20]_i_2_n_7 ;
  wire \i_6_reg_725[20]_i_3_n_7 ;
  wire \i_6_reg_725[20]_i_4_n_7 ;
  wire \i_6_reg_725[20]_i_5_n_7 ;
  wire \i_6_reg_725[24]_i_2_n_7 ;
  wire \i_6_reg_725[24]_i_3_n_7 ;
  wire \i_6_reg_725[24]_i_4_n_7 ;
  wire \i_6_reg_725[24]_i_5_n_7 ;
  wire \i_6_reg_725[28]_i_2_n_7 ;
  wire \i_6_reg_725[28]_i_3_n_7 ;
  wire \i_6_reg_725[28]_i_4_n_7 ;
  wire \i_6_reg_725[28]_i_5_n_7 ;
  wire \i_6_reg_725[31]_i_3_n_7 ;
  wire \i_6_reg_725[31]_i_4_n_7 ;
  wire \i_6_reg_725[31]_i_5_n_7 ;
  wire \i_6_reg_725[4]_i_2_n_7 ;
  wire \i_6_reg_725[4]_i_3_n_7 ;
  wire \i_6_reg_725[4]_i_4_n_7 ;
  wire \i_6_reg_725[4]_i_5_n_7 ;
  wire \i_6_reg_725[8]_i_2_n_7 ;
  wire \i_6_reg_725[8]_i_3_n_7 ;
  wire \i_6_reg_725[8]_i_4_n_7 ;
  wire \i_6_reg_725[8]_i_5_n_7 ;
  wire \i_6_reg_725_reg[12]_i_1_n_10 ;
  wire \i_6_reg_725_reg[12]_i_1_n_7 ;
  wire \i_6_reg_725_reg[12]_i_1_n_8 ;
  wire \i_6_reg_725_reg[12]_i_1_n_9 ;
  wire \i_6_reg_725_reg[16]_i_1_n_10 ;
  wire \i_6_reg_725_reg[16]_i_1_n_7 ;
  wire \i_6_reg_725_reg[16]_i_1_n_8 ;
  wire \i_6_reg_725_reg[16]_i_1_n_9 ;
  wire \i_6_reg_725_reg[20]_i_1_n_10 ;
  wire \i_6_reg_725_reg[20]_i_1_n_7 ;
  wire \i_6_reg_725_reg[20]_i_1_n_8 ;
  wire \i_6_reg_725_reg[20]_i_1_n_9 ;
  wire \i_6_reg_725_reg[24]_i_1_n_10 ;
  wire \i_6_reg_725_reg[24]_i_1_n_7 ;
  wire \i_6_reg_725_reg[24]_i_1_n_8 ;
  wire \i_6_reg_725_reg[24]_i_1_n_9 ;
  wire \i_6_reg_725_reg[28]_i_1_n_10 ;
  wire \i_6_reg_725_reg[28]_i_1_n_7 ;
  wire \i_6_reg_725_reg[28]_i_1_n_8 ;
  wire \i_6_reg_725_reg[28]_i_1_n_9 ;
  wire \i_6_reg_725_reg[31]_i_2_n_10 ;
  wire \i_6_reg_725_reg[31]_i_2_n_9 ;
  wire \i_6_reg_725_reg[4]_i_1_n_10 ;
  wire \i_6_reg_725_reg[4]_i_1_n_7 ;
  wire \i_6_reg_725_reg[4]_i_1_n_8 ;
  wire \i_6_reg_725_reg[4]_i_1_n_9 ;
  wire \i_6_reg_725_reg[8]_i_1_n_10 ;
  wire \i_6_reg_725_reg[8]_i_1_n_7 ;
  wire \i_6_reg_725_reg[8]_i_1_n_8 ;
  wire \i_6_reg_725_reg[8]_i_1_n_9 ;
  wire [1:0]i_fu_416_p2;
  wire \i_reg_560[2]_i_1_n_7 ;
  wire \i_reg_560[3]_i_1_n_7 ;
  wire \i_reg_560[4]_i_1_n_7 ;
  wire \i_reg_560[5]_i_1_n_7 ;
  wire \i_reg_560[6]_i_1_n_7 ;
  wire \i_reg_560[7]_i_1_n_7 ;
  wire \i_reg_560[8]_i_1_n_7 ;
  wire \i_reg_560[9]_i_1_n_7 ;
  wire \i_reg_560[9]_i_2_n_7 ;
  wire [7:0]\i_reg_560_reg[7]_0 ;
  wire [7:0]\i_reg_560_reg[7]_1 ;
  wire \i_reg_560_reg_n_7_[0] ;
  wire \i_reg_560_reg_n_7_[1] ;
  wire \i_reg_560_reg_n_7_[2] ;
  wire \i_reg_560_reg_n_7_[3] ;
  wire \i_reg_560_reg_n_7_[4] ;
  wire \i_reg_560_reg_n_7_[5] ;
  wire \i_reg_560_reg_n_7_[6] ;
  wire \i_reg_560_reg_n_7_[7] ;
  wire \i_reg_560_reg_n_7_[8] ;
  wire \i_reg_560_reg_n_7_[9] ;
  wire icmp_ln879_fu_489_p2;
  wire icmp_ln879_reg_680;
  wire \icmp_ln879_reg_680[0]_i_10_n_7 ;
  wire \icmp_ln879_reg_680[0]_i_11_n_7 ;
  wire \icmp_ln879_reg_680[0]_i_12_n_7 ;
  wire \icmp_ln879_reg_680[0]_i_13_n_7 ;
  wire \icmp_ln879_reg_680[0]_i_14_n_7 ;
  wire \icmp_ln879_reg_680[0]_i_15_n_7 ;
  wire \icmp_ln879_reg_680[0]_i_16_n_7 ;
  wire \icmp_ln879_reg_680[0]_i_17_n_7 ;
  wire \icmp_ln879_reg_680[0]_i_18_n_7 ;
  wire \icmp_ln879_reg_680[0]_i_19_n_7 ;
  wire \icmp_ln879_reg_680[0]_i_20_n_7 ;
  wire \icmp_ln879_reg_680[0]_i_21_n_7 ;
  wire \icmp_ln879_reg_680[0]_i_22_n_7 ;
  wire \icmp_ln879_reg_680[0]_i_23_n_7 ;
  wire \icmp_ln879_reg_680[0]_i_24_n_7 ;
  wire \icmp_ln879_reg_680[0]_i_25_n_7 ;
  wire \icmp_ln879_reg_680[0]_i_26_n_7 ;
  wire \icmp_ln879_reg_680[0]_i_27_n_7 ;
  wire \icmp_ln879_reg_680[0]_i_3_n_7 ;
  wire \icmp_ln879_reg_680[0]_i_4_n_7 ;
  wire \icmp_ln879_reg_680[0]_i_5_n_7 ;
  wire \icmp_ln879_reg_680[0]_i_7_n_7 ;
  wire \icmp_ln879_reg_680[0]_i_8_n_7 ;
  wire \icmp_ln879_reg_680[0]_i_9_n_7 ;
  wire \icmp_ln879_reg_680_reg[0]_i_1_n_10 ;
  wire \icmp_ln879_reg_680_reg[0]_i_1_n_9 ;
  wire \icmp_ln879_reg_680_reg[0]_i_2_n_10 ;
  wire \icmp_ln879_reg_680_reg[0]_i_2_n_7 ;
  wire \icmp_ln879_reg_680_reg[0]_i_2_n_8 ;
  wire \icmp_ln879_reg_680_reg[0]_i_2_n_9 ;
  wire \icmp_ln879_reg_680_reg[0]_i_6_n_10 ;
  wire \icmp_ln879_reg_680_reg[0]_i_6_n_7 ;
  wire \icmp_ln879_reg_680_reg[0]_i_6_n_8 ;
  wire \icmp_ln879_reg_680_reg[0]_i_6_n_9 ;
  wire icmp_ln883_1_fu_474_p2;
  wire \icmp_ln883_1_reg_666[0]_i_2_n_7 ;
  wire \icmp_ln883_1_reg_666[0]_i_3_n_7 ;
  wire \icmp_ln883_1_reg_666[0]_i_4_n_7 ;
  wire \icmp_ln883_1_reg_666[0]_i_5_n_7 ;
  wire \icmp_ln883_1_reg_666_reg_n_7_[0] ;
  wire icmp_ln883_fu_468_p2;
  wire icmp_ln883_reg_662;
  wire \icmp_ln883_reg_662[0]_i_2_n_7 ;
  wire \icmp_ln883_reg_662[0]_i_3_n_7 ;
  wire \icmp_ln883_reg_662[0]_i_4_n_7 ;
  wire \icmp_ln883_reg_662[0]_i_5_n_7 ;
  wire internal_length_hist_2_reg_6750;
  wire internal_length_hist_U_n_10;
  wire internal_length_hist_U_n_11;
  wire internal_length_hist_U_n_21;
  wire internal_length_hist_U_n_22;
  wire internal_length_hist_U_n_23;
  wire internal_length_hist_U_n_24;
  wire internal_length_hist_U_n_25;
  wire internal_length_hist_U_n_26;
  wire internal_length_hist_U_n_27;
  wire internal_length_hist_U_n_28;
  wire internal_length_hist_U_n_29;
  wire internal_length_hist_U_n_30;
  wire internal_length_hist_U_n_31;
  wire internal_length_hist_U_n_32;
  wire internal_length_hist_U_n_33;
  wire internal_length_hist_U_n_8;
  wire internal_length_hist_U_n_9;
  wire iptr;
  wire iptr_0;
  wire iptr_1;
  wire [0:0]\iptr_reg[0] ;
  wire left_V_t_empty_n;
  wire [8:0]left_curr_V_1_reg_321;
  wire \left_curr_V_1_reg_321[0]_i_1_n_7 ;
  wire \left_curr_V_1_reg_321[1]_i_1_n_7 ;
  wire \left_curr_V_1_reg_321[2]_i_1_n_7 ;
  wire \left_curr_V_1_reg_321[3]_i_1_n_7 ;
  wire \left_curr_V_1_reg_321[4]_i_1_n_7 ;
  wire \left_curr_V_1_reg_321[5]_i_1_n_7 ;
  wire \left_curr_V_1_reg_321[6]_i_1_n_7 ;
  wire \left_curr_V_1_reg_321[7]_i_1_n_7 ;
  wire \left_curr_V_1_reg_321[8]_i_1_n_7 ;
  wire [8:0]left_curr_V_reg_607;
  wire [8:0]\left_curr_V_reg_607_reg[8]_0 ;
  wire [8:0]left_next_V_1_reg_715;
  wire [8:0]left_next_V_reg_612;
  wire [8:0]\left_next_V_reg_612_reg[8]_0 ;
  wire [5:0]length_V_reg_656;
  wire \length_V_reg_656[2]_i_2_n_7 ;
  wire [8:0]length_histogram_V_d0;
  wire \op2_assign_reg_361[0]_i_1_n_7 ;
  wire \op2_assign_reg_361[10]_i_1_n_7 ;
  wire \op2_assign_reg_361[11]_i_1_n_7 ;
  wire \op2_assign_reg_361[12]_i_1_n_7 ;
  wire \op2_assign_reg_361[13]_i_1_n_7 ;
  wire \op2_assign_reg_361[14]_i_1_n_7 ;
  wire \op2_assign_reg_361[15]_i_1_n_7 ;
  wire \op2_assign_reg_361[16]_i_1_n_7 ;
  wire \op2_assign_reg_361[17]_i_1_n_7 ;
  wire \op2_assign_reg_361[18]_i_1_n_7 ;
  wire \op2_assign_reg_361[19]_i_1_n_7 ;
  wire \op2_assign_reg_361[1]_i_1_n_7 ;
  wire \op2_assign_reg_361[20]_i_1_n_7 ;
  wire \op2_assign_reg_361[21]_i_1_n_7 ;
  wire \op2_assign_reg_361[22]_i_1_n_7 ;
  wire \op2_assign_reg_361[23]_i_1_n_7 ;
  wire \op2_assign_reg_361[24]_i_1_n_7 ;
  wire \op2_assign_reg_361[25]_i_1_n_7 ;
  wire \op2_assign_reg_361[26]_i_1_n_7 ;
  wire \op2_assign_reg_361[27]_i_1_n_7 ;
  wire \op2_assign_reg_361[28]_i_1_n_7 ;
  wire \op2_assign_reg_361[29]_i_1_n_7 ;
  wire \op2_assign_reg_361[2]_i_1_n_7 ;
  wire \op2_assign_reg_361[30]_i_1_n_7 ;
  wire \op2_assign_reg_361[31]_i_1_n_7 ;
  wire \op2_assign_reg_361[31]_i_2_n_7 ;
  wire \op2_assign_reg_361[3]_i_1_n_7 ;
  wire \op2_assign_reg_361[4]_i_1_n_7 ;
  wire \op2_assign_reg_361[5]_i_1_n_7 ;
  wire \op2_assign_reg_361[6]_i_1_n_7 ;
  wire \op2_assign_reg_361[7]_i_1_n_7 ;
  wire \op2_assign_reg_361[8]_i_2_n_7 ;
  wire \op2_assign_reg_361[9]_i_1_n_7 ;
  wire \op2_assign_reg_361_reg_n_7_[0] ;
  wire \op2_assign_reg_361_reg_n_7_[10] ;
  wire \op2_assign_reg_361_reg_n_7_[11] ;
  wire \op2_assign_reg_361_reg_n_7_[12] ;
  wire \op2_assign_reg_361_reg_n_7_[13] ;
  wire \op2_assign_reg_361_reg_n_7_[14] ;
  wire \op2_assign_reg_361_reg_n_7_[15] ;
  wire \op2_assign_reg_361_reg_n_7_[16] ;
  wire \op2_assign_reg_361_reg_n_7_[17] ;
  wire \op2_assign_reg_361_reg_n_7_[18] ;
  wire \op2_assign_reg_361_reg_n_7_[19] ;
  wire \op2_assign_reg_361_reg_n_7_[1] ;
  wire \op2_assign_reg_361_reg_n_7_[20] ;
  wire \op2_assign_reg_361_reg_n_7_[21] ;
  wire \op2_assign_reg_361_reg_n_7_[22] ;
  wire \op2_assign_reg_361_reg_n_7_[23] ;
  wire \op2_assign_reg_361_reg_n_7_[24] ;
  wire \op2_assign_reg_361_reg_n_7_[25] ;
  wire \op2_assign_reg_361_reg_n_7_[26] ;
  wire \op2_assign_reg_361_reg_n_7_[27] ;
  wire \op2_assign_reg_361_reg_n_7_[28] ;
  wire \op2_assign_reg_361_reg_n_7_[29] ;
  wire \op2_assign_reg_361_reg_n_7_[2] ;
  wire \op2_assign_reg_361_reg_n_7_[30] ;
  wire \op2_assign_reg_361_reg_n_7_[31] ;
  wire \op2_assign_reg_361_reg_n_7_[3] ;
  wire \op2_assign_reg_361_reg_n_7_[4] ;
  wire \op2_assign_reg_361_reg_n_7_[5] ;
  wire \op2_assign_reg_361_reg_n_7_[6] ;
  wire \op2_assign_reg_361_reg_n_7_[7] ;
  wire \op2_assign_reg_361_reg_n_7_[8] ;
  wire \op2_assign_reg_361_reg_n_7_[9] ;
  wire [7:0]\op_assign_reg_257_reg[7] ;
  wire [8:0]p_0104_0_i_i_reg_303;
  wire \p_0104_0_i_i_reg_303[0]_i_1_n_7 ;
  wire \p_0104_0_i_i_reg_303[1]_i_1_n_7 ;
  wire \p_0104_0_i_i_reg_303[2]_i_1_n_7 ;
  wire \p_0104_0_i_i_reg_303[3]_i_1_n_7 ;
  wire \p_0104_0_i_i_reg_303[4]_i_1_n_7 ;
  wire \p_0104_0_i_i_reg_303[5]_i_1_n_7 ;
  wire \p_0104_0_i_i_reg_303[6]_i_1_n_7 ;
  wire \p_0104_0_i_i_reg_303[7]_i_1_n_7 ;
  wire \p_0104_0_i_i_reg_303[8]_i_1_n_7 ;
  wire [5:0]p_0106_0_i_i_reg_352;
  wire [8:0]p_07_0_i_i_reg_332;
  wire \p_07_0_i_i_reg_332[0]_i_1_n_7 ;
  wire \p_07_0_i_i_reg_332[1]_i_1_n_7 ;
  wire \p_07_0_i_i_reg_332[2]_i_1_n_7 ;
  wire \p_07_0_i_i_reg_332[3]_i_1_n_7 ;
  wire \p_07_0_i_i_reg_332[4]_i_1_n_7 ;
  wire \p_07_0_i_i_reg_332[5]_i_1_n_7 ;
  wire \p_07_0_i_i_reg_332[6]_i_1_n_7 ;
  wire \p_07_0_i_i_reg_332[7]_i_1_n_7 ;
  wire \p_07_0_i_i_reg_332[8]_i_1_n_7 ;
  wire [5:0]p_097_0_i_i_reg_293;
  wire \p_097_0_i_i_reg_293[5]_i_1_n_7 ;
  wire [8:0]p_09_0_i_i_reg_312;
  wire \p_09_0_i_i_reg_312[0]_i_1_n_7 ;
  wire \p_09_0_i_i_reg_312[1]_i_1_n_7 ;
  wire \p_09_0_i_i_reg_312[2]_i_1_n_7 ;
  wire \p_09_0_i_i_reg_312[3]_i_1_n_7 ;
  wire \p_09_0_i_i_reg_312[4]_i_1_n_7 ;
  wire \p_09_0_i_i_reg_312[5]_i_1_n_7 ;
  wire \p_09_0_i_i_reg_312[6]_i_1_n_7 ;
  wire \p_09_0_i_i_reg_312[7]_i_1_n_7 ;
  wire \p_09_0_i_i_reg_312[8]_i_1_n_7 ;
  wire parent_V_t_empty_n;
  wire [8:0]\parent_next_V_reg_601_reg[8]_0 ;
  wire \parent_next_V_reg_601_reg_n_7_[0] ;
  wire \parent_next_V_reg_601_reg_n_7_[1] ;
  wire \parent_next_V_reg_601_reg_n_7_[2] ;
  wire \parent_next_V_reg_601_reg_n_7_[3] ;
  wire \parent_next_V_reg_601_reg_n_7_[4] ;
  wire \parent_next_V_reg_601_reg_n_7_[5] ;
  wire \parent_next_V_reg_601_reg_n_7_[6] ;
  wire \parent_next_V_reg_601_reg_n_7_[7] ;
  wire \parent_next_V_reg_601_reg_n_7_[8] ;
  wire [7:0]ram_reg;
  wire [7:0]ram_reg_0;
  wire reg_3840;
  wire [8:0]\reg_384_reg[8]_0 ;
  wire \reg_384_reg_n_7_[0] ;
  wire \reg_384_reg_n_7_[1] ;
  wire \reg_384_reg_n_7_[2] ;
  wire \reg_384_reg_n_7_[3] ;
  wire \reg_384_reg_n_7_[4] ;
  wire \reg_384_reg_n_7_[5] ;
  wire \reg_384_reg_n_7_[6] ;
  wire \reg_384_reg_n_7_[7] ;
  wire \reg_384_reg_n_7_[8] ;
  wire [7:0]\right_V_addr_reg_832_reg[7] ;
  wire right_V_t_empty_n;
  wire right_curr_V_1_reg_341;
  wire \right_curr_V_1_reg_341[0]_i_1_n_7 ;
  wire \right_curr_V_1_reg_341[1]_i_1_n_7 ;
  wire \right_curr_V_1_reg_341[2]_i_1_n_7 ;
  wire \right_curr_V_1_reg_341[3]_i_1_n_7 ;
  wire \right_curr_V_1_reg_341[4]_i_1_n_7 ;
  wire \right_curr_V_1_reg_341[5]_i_1_n_7 ;
  wire \right_curr_V_1_reg_341[6]_i_1_n_7 ;
  wire \right_curr_V_1_reg_341[7]_i_1_n_7 ;
  wire \right_curr_V_1_reg_341[8]_i_1_n_7 ;
  wire \right_curr_V_1_reg_341_reg_n_7_[0] ;
  wire \right_curr_V_1_reg_341_reg_n_7_[1] ;
  wire \right_curr_V_1_reg_341_reg_n_7_[2] ;
  wire \right_curr_V_1_reg_341_reg_n_7_[3] ;
  wire \right_curr_V_1_reg_341_reg_n_7_[4] ;
  wire \right_curr_V_1_reg_341_reg_n_7_[5] ;
  wire \right_curr_V_1_reg_341_reg_n_7_[6] ;
  wire \right_curr_V_1_reg_341_reg_n_7_[7] ;
  wire \right_curr_V_1_reg_341_reg_n_7_[8] ;
  wire [8:0]right_curr_V_reg_617;
  wire [8:0]\right_curr_V_reg_617_reg[8]_0 ;
  wire [8:0]right_next_V_1_reg_720;
  wire [8:0]right_next_V_reg_622;
  wire [8:0]\right_next_V_reg_622_reg[8]_0 ;
  wire \tmp_reg_652[0]_i_1_n_7 ;
  wire tmp_reg_652_pp1_iter1_reg;
  wire \tmp_reg_652_pp1_iter1_reg[0]_i_1_n_7 ;
  wire \tmp_reg_652_reg_n_7_[0] ;
  wire truncate_tree_U0_ap_ready;
  wire truncate_tree_U0_ap_start;
  wire [8:0]zext_ln13_reg_540;
  wire [5:0]zext_ln544_7_fu_480_p1;
  wire \zext_ln544_7_reg_670[5]_i_2_n_7 ;
  wire \zext_ln544_7_reg_670[5]_i_3_n_7 ;
  wire \zext_ln544_7_reg_670_reg_n_7_[0] ;
  wire \zext_ln544_7_reg_670_reg_n_7_[1] ;
  wire \zext_ln544_7_reg_670_reg_n_7_[2] ;
  wire \zext_ln544_7_reg_670_reg_n_7_[3] ;
  wire \zext_ln544_7_reg_670_reg_n_7_[4] ;
  wire \zext_ln544_7_reg_670_reg_n_7_[5] ;
  wire [3:2]\NLW_i_6_reg_725_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_i_6_reg_725_reg[31]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_icmp_ln879_reg_680_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln879_reg_680_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln879_reg_680_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln879_reg_680_reg[0]_i_6_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln23_reg_555[1]_i_1 
       (.I0(zext_ln13_reg_540[1]),
        .O(add_ln23_fu_411_p2));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln23_reg_555[2]_i_1 
       (.I0(zext_ln13_reg_540[1]),
        .I1(zext_ln13_reg_540[2]),
        .O(\add_ln23_reg_555[2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \add_ln23_reg_555[3]_i_1 
       (.I0(zext_ln13_reg_540[2]),
        .I1(zext_ln13_reg_540[1]),
        .I2(zext_ln13_reg_540[3]),
        .O(\add_ln23_reg_555[3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \add_ln23_reg_555[4]_i_1 
       (.I0(zext_ln13_reg_540[3]),
        .I1(zext_ln13_reg_540[1]),
        .I2(zext_ln13_reg_540[2]),
        .I3(zext_ln13_reg_540[4]),
        .O(\add_ln23_reg_555[4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \add_ln23_reg_555[5]_i_1 
       (.I0(zext_ln13_reg_540[4]),
        .I1(zext_ln13_reg_540[2]),
        .I2(zext_ln13_reg_540[1]),
        .I3(zext_ln13_reg_540[3]),
        .I4(zext_ln13_reg_540[5]),
        .O(\add_ln23_reg_555[5]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \add_ln23_reg_555[6]_i_1 
       (.I0(zext_ln13_reg_540[5]),
        .I1(zext_ln13_reg_540[3]),
        .I2(zext_ln13_reg_540[1]),
        .I3(zext_ln13_reg_540[2]),
        .I4(zext_ln13_reg_540[4]),
        .I5(zext_ln13_reg_540[6]),
        .O(\add_ln23_reg_555[6]_i_1_n_7 ));
  LUT3 #(
    .INIT(8'hE1)) 
    \add_ln23_reg_555[7]_i_1 
       (.I0(zext_ln13_reg_540[6]),
        .I1(\add_ln23_reg_555[7]_i_2_n_7 ),
        .I2(zext_ln13_reg_540[7]),
        .O(\add_ln23_reg_555[7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \add_ln23_reg_555[7]_i_2 
       (.I0(zext_ln13_reg_540[4]),
        .I1(zext_ln13_reg_540[2]),
        .I2(zext_ln13_reg_540[1]),
        .I3(zext_ln13_reg_540[3]),
        .I4(zext_ln13_reg_540[5]),
        .O(\add_ln23_reg_555[7]_i_2_n_7 ));
  FDRE \add_ln23_reg_555_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln23_fu_411_p2),
        .Q(add_ln23_reg_555[1]),
        .R(1'b0));
  FDRE \add_ln23_reg_555_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\add_ln23_reg_555[2]_i_1_n_7 ),
        .Q(add_ln23_reg_555[2]),
        .R(1'b0));
  FDRE \add_ln23_reg_555_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\add_ln23_reg_555[3]_i_1_n_7 ),
        .Q(add_ln23_reg_555[3]),
        .R(1'b0));
  FDRE \add_ln23_reg_555_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\add_ln23_reg_555[4]_i_1_n_7 ),
        .Q(add_ln23_reg_555[4]),
        .R(1'b0));
  FDRE \add_ln23_reg_555_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\add_ln23_reg_555[5]_i_1_n_7 ),
        .Q(add_ln23_reg_555[5]),
        .R(1'b0));
  FDRE \add_ln23_reg_555_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\add_ln23_reg_555[6]_i_1_n_7 ),
        .Q(add_ln23_reg_555[6]),
        .R(1'b0));
  FDRE \add_ln23_reg_555_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\add_ln23_reg_555[7]_i_1_n_7 ),
        .Q(add_ln23_reg_555[7]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln26_reg_566[2]_i_1 
       (.I0(zext_ln13_reg_540[2]),
        .O(add_ln26_fu_421_p2));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln26_reg_566[3]_i_1 
       (.I0(zext_ln13_reg_540[2]),
        .I1(zext_ln13_reg_540[3]),
        .O(\add_ln26_reg_566[3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \add_ln26_reg_566[4]_i_1 
       (.I0(zext_ln13_reg_540[3]),
        .I1(zext_ln13_reg_540[2]),
        .I2(zext_ln13_reg_540[4]),
        .O(\add_ln26_reg_566[4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \add_ln26_reg_566[5]_i_1 
       (.I0(zext_ln13_reg_540[4]),
        .I1(zext_ln13_reg_540[2]),
        .I2(zext_ln13_reg_540[3]),
        .I3(zext_ln13_reg_540[5]),
        .O(\add_ln26_reg_566[5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \add_ln26_reg_566[6]_i_1 
       (.I0(zext_ln13_reg_540[5]),
        .I1(zext_ln13_reg_540[3]),
        .I2(zext_ln13_reg_540[2]),
        .I3(zext_ln13_reg_540[4]),
        .I4(zext_ln13_reg_540[6]),
        .O(\add_ln26_reg_566[6]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \add_ln26_reg_566[7]_i_1 
       (.I0(zext_ln13_reg_540[6]),
        .I1(zext_ln13_reg_540[4]),
        .I2(zext_ln13_reg_540[2]),
        .I3(zext_ln13_reg_540[3]),
        .I4(zext_ln13_reg_540[5]),
        .I5(zext_ln13_reg_540[7]),
        .O(\add_ln26_reg_566[7]_i_1_n_7 ));
  FDRE \add_ln26_reg_566_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(zext_ln13_reg_540[0]),
        .Q(compute_bit_length_U0_right_V_address1[0]),
        .R(1'b0));
  FDRE \add_ln26_reg_566_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(zext_ln13_reg_540[1]),
        .Q(compute_bit_length_U0_right_V_address1[1]),
        .R(1'b0));
  FDRE \add_ln26_reg_566_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln26_fu_421_p2),
        .Q(compute_bit_length_U0_right_V_address1[2]),
        .R(1'b0));
  FDRE \add_ln26_reg_566_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\add_ln26_reg_566[3]_i_1_n_7 ),
        .Q(compute_bit_length_U0_right_V_address1[3]),
        .R(1'b0));
  FDRE \add_ln26_reg_566_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\add_ln26_reg_566[4]_i_1_n_7 ),
        .Q(compute_bit_length_U0_right_V_address1[4]),
        .R(1'b0));
  FDRE \add_ln26_reg_566_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\add_ln26_reg_566[5]_i_1_n_7 ),
        .Q(compute_bit_length_U0_right_V_address1[5]),
        .R(1'b0));
  FDRE \add_ln26_reg_566_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\add_ln26_reg_566[6]_i_1_n_7 ),
        .Q(compute_bit_length_U0_right_V_address1[6]),
        .R(1'b0));
  FDRE \add_ln26_reg_566_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\add_ln26_reg_566[7]_i_1_n_7 ),
        .Q(compute_bit_length_U0_right_V_address1[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln61_reg_685[0]_i_1 
       (.I0(\op2_assign_reg_361_reg_n_7_[0] ),
        .I1(internal_length_hist_U_n_21),
        .I2(i_6_reg_725[0]),
        .O(\add_ln61_reg_685[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \add_ln61_reg_685[1]_i_1 
       (.I0(\op2_assign_reg_361_reg_n_7_[1] ),
        .I1(internal_length_hist_U_n_21),
        .I2(i_6_reg_725[1]),
        .O(add_ln61_fu_495_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'hD78282D7)) 
    \add_ln61_reg_685[2]_i_1 
       (.I0(internal_length_hist_U_n_21),
        .I1(\op2_assign_reg_361_reg_n_7_[2] ),
        .I2(\op2_assign_reg_361_reg_n_7_[1] ),
        .I3(i_6_reg_725[1]),
        .I4(i_6_reg_725[2]),
        .O(add_ln61_fu_495_p2[2]));
  LUT6 #(
    .INIT(64'hDDD788828882DDD7)) 
    \add_ln61_reg_685[3]_i_1 
       (.I0(internal_length_hist_U_n_21),
        .I1(\op2_assign_reg_361_reg_n_7_[3] ),
        .I2(\op2_assign_reg_361_reg_n_7_[1] ),
        .I3(\op2_assign_reg_361_reg_n_7_[2] ),
        .I4(\add_ln61_reg_685[3]_i_2_n_7 ),
        .I5(i_6_reg_725[3]),
        .O(add_ln61_fu_495_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \add_ln61_reg_685[3]_i_2 
       (.I0(i_6_reg_725[1]),
        .I1(i_6_reg_725[2]),
        .O(\add_ln61_reg_685[3]_i_2_n_7 ));
  LUT5 #(
    .INIT(32'hD78282D7)) 
    \add_ln61_reg_685[4]_i_1 
       (.I0(internal_length_hist_U_n_21),
        .I1(\op2_assign_reg_361_reg_n_7_[4] ),
        .I2(\add_ln61_reg_685[4]_i_2_n_7 ),
        .I3(\add_ln61_reg_685[4]_i_3_n_7 ),
        .I4(i_6_reg_725[4]),
        .O(add_ln61_fu_495_p2[4]));
  LUT3 #(
    .INIT(8'hFE)) 
    \add_ln61_reg_685[4]_i_2 
       (.I0(\op2_assign_reg_361_reg_n_7_[2] ),
        .I1(\op2_assign_reg_361_reg_n_7_[1] ),
        .I2(\op2_assign_reg_361_reg_n_7_[3] ),
        .O(\add_ln61_reg_685[4]_i_2_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \add_ln61_reg_685[4]_i_3 
       (.I0(i_6_reg_725[2]),
        .I1(i_6_reg_725[1]),
        .I2(i_6_reg_725[3]),
        .O(\add_ln61_reg_685[4]_i_3_n_7 ));
  LUT5 #(
    .INIT(32'hD78282D7)) 
    \add_ln61_reg_685[5]_i_1 
       (.I0(internal_length_hist_U_n_21),
        .I1(\op2_assign_reg_361_reg_n_7_[5] ),
        .I2(\add_ln61_reg_685[5]_i_2_n_7 ),
        .I3(\add_ln61_reg_685[5]_i_3_n_7 ),
        .I4(i_6_reg_725[5]),
        .O(add_ln61_fu_495_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \add_ln61_reg_685[5]_i_2 
       (.I0(\op2_assign_reg_361_reg_n_7_[3] ),
        .I1(\op2_assign_reg_361_reg_n_7_[1] ),
        .I2(\op2_assign_reg_361_reg_n_7_[2] ),
        .I3(\op2_assign_reg_361_reg_n_7_[4] ),
        .O(\add_ln61_reg_685[5]_i_2_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \add_ln61_reg_685[5]_i_3 
       (.I0(i_6_reg_725[3]),
        .I1(i_6_reg_725[1]),
        .I2(i_6_reg_725[2]),
        .I3(i_6_reg_725[4]),
        .O(\add_ln61_reg_685[5]_i_3_n_7 ));
  LUT5 #(
    .INIT(32'hD78282D7)) 
    \add_ln61_reg_685[6]_i_1 
       (.I0(internal_length_hist_U_n_21),
        .I1(\op2_assign_reg_361_reg_n_7_[6] ),
        .I2(\add_ln61_reg_685[6]_i_2_n_7 ),
        .I3(\add_ln61_reg_685[6]_i_3_n_7 ),
        .I4(i_6_reg_725[6]),
        .O(add_ln61_fu_495_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \add_ln61_reg_685[6]_i_2 
       (.I0(\op2_assign_reg_361_reg_n_7_[4] ),
        .I1(\op2_assign_reg_361_reg_n_7_[2] ),
        .I2(\op2_assign_reg_361_reg_n_7_[1] ),
        .I3(\op2_assign_reg_361_reg_n_7_[3] ),
        .I4(\op2_assign_reg_361_reg_n_7_[5] ),
        .O(\add_ln61_reg_685[6]_i_2_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \add_ln61_reg_685[6]_i_3 
       (.I0(i_6_reg_725[4]),
        .I1(i_6_reg_725[2]),
        .I2(i_6_reg_725[1]),
        .I3(i_6_reg_725[3]),
        .I4(i_6_reg_725[5]),
        .O(\add_ln61_reg_685[6]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'h510051005100FFFF)) 
    \add_ln61_reg_685[7]_i_1 
       (.I0(\op2_assign_reg_361_reg_n_7_[31] ),
        .I1(ap_enable_reg_pp1_iter1_reg_n_7),
        .I2(\tmp_reg_652_reg_n_7_[0] ),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(i_6_reg_725[31]),
        .I5(internal_length_hist_U_n_21),
        .O(add_ln61_reg_6850));
  LUT5 #(
    .INIT(32'hF0990F99)) 
    \add_ln61_reg_685[7]_i_2 
       (.I0(i_6_reg_725[7]),
        .I1(\add_ln61_reg_685[7]_i_3_n_7 ),
        .I2(\op2_assign_reg_361_reg_n_7_[7] ),
        .I3(internal_length_hist_U_n_21),
        .I4(\add_ln61_reg_685[7]_i_4_n_7 ),
        .O(add_ln61_fu_495_p2[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \add_ln61_reg_685[7]_i_3 
       (.I0(i_6_reg_725[5]),
        .I1(i_6_reg_725[3]),
        .I2(i_6_reg_725[1]),
        .I3(i_6_reg_725[2]),
        .I4(i_6_reg_725[4]),
        .I5(i_6_reg_725[6]),
        .O(\add_ln61_reg_685[7]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \add_ln61_reg_685[7]_i_4 
       (.I0(\op2_assign_reg_361_reg_n_7_[5] ),
        .I1(\op2_assign_reg_361_reg_n_7_[3] ),
        .I2(\op2_assign_reg_361_reg_n_7_[1] ),
        .I3(\op2_assign_reg_361_reg_n_7_[2] ),
        .I4(\op2_assign_reg_361_reg_n_7_[4] ),
        .I5(\op2_assign_reg_361_reg_n_7_[6] ),
        .O(\add_ln61_reg_685[7]_i_4_n_7 ));
  FDRE \add_ln61_reg_685_reg[0] 
       (.C(ap_clk),
        .CE(add_ln61_reg_6850),
        .D(\add_ln61_reg_685[0]_i_1_n_7 ),
        .Q(add_ln61_reg_685[0]),
        .R(1'b0));
  FDRE \add_ln61_reg_685_reg[1] 
       (.C(ap_clk),
        .CE(add_ln61_reg_6850),
        .D(add_ln61_fu_495_p2[1]),
        .Q(add_ln61_reg_685[1]),
        .R(1'b0));
  FDRE \add_ln61_reg_685_reg[2] 
       (.C(ap_clk),
        .CE(add_ln61_reg_6850),
        .D(add_ln61_fu_495_p2[2]),
        .Q(add_ln61_reg_685[2]),
        .R(1'b0));
  FDRE \add_ln61_reg_685_reg[3] 
       (.C(ap_clk),
        .CE(add_ln61_reg_6850),
        .D(add_ln61_fu_495_p2[3]),
        .Q(add_ln61_reg_685[3]),
        .R(1'b0));
  FDRE \add_ln61_reg_685_reg[4] 
       (.C(ap_clk),
        .CE(add_ln61_reg_6850),
        .D(add_ln61_fu_495_p2[4]),
        .Q(add_ln61_reg_685[4]),
        .R(1'b0));
  FDRE \add_ln61_reg_685_reg[5] 
       (.C(ap_clk),
        .CE(add_ln61_reg_6850),
        .D(add_ln61_fu_495_p2[5]),
        .Q(add_ln61_reg_685[5]),
        .R(1'b0));
  FDRE \add_ln61_reg_685_reg[6] 
       (.C(ap_clk),
        .CE(add_ln61_reg_6850),
        .D(add_ln61_fu_495_p2[6]),
        .Q(add_ln61_reg_685[6]),
        .R(1'b0));
  FDRE \add_ln61_reg_685_reg[7] 
       (.C(ap_clk),
        .CE(add_ln61_reg_6850),
        .D(add_ln61_fu_495_p2[7]),
        .Q(add_ln61_reg_685[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hF8)) 
    \ap_CS_fsm[0]_i_1__3 
       (.I0(Q[0]),
        .I1(\ap_CS_fsm_reg[0]_0 ),
        .I2(Q[2]),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hC4)) 
    \ap_CS_fsm[10]_i_1__0 
       (.I0(ap_enable_reg_pp1_iter1_reg_n_7),
        .I1(ap_CS_fsm_pp1_stage1),
        .I2(ap_enable_reg_pp1_iter0),
        .O(ap_NS_fsm[10]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT5 #(
    .INIT(32'h220000C0)) 
    \ap_CS_fsm[11]_i_1__0 
       (.I0(\op2_assign_reg_361_reg_n_7_[31] ),
        .I1(ap_enable_reg_pp1_iter1_reg_n_7),
        .I2(ap_CS_fsm_pp1_stage1),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(ap_enable_reg_pp1_iter0),
        .O(ap_NS_fsm[11]));
  LUT3 #(
    .INIT(8'hEA)) 
    \ap_CS_fsm[1]_i_1__3 
       (.I0(compute_bit_length_U0_extLd_loc_read),
        .I1(internal_length_hist_U_n_8),
        .I2(\ap_CS_fsm[1]_i_2__1_n_7 ),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \ap_CS_fsm[1]_i_2__1 
       (.I0(ap_CS_fsm_pp1_stage1),
        .I1(ap_CS_fsm_pp1_stage2),
        .I2(Q[1]),
        .I3(ap_CS_fsm_state3),
        .I4(Q[0]),
        .I5(\ap_CS_fsm[1]_i_3_n_7 ),
        .O(\ap_CS_fsm[1]_i_2__1_n_7 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_3 
       (.I0(ap_CS_fsm_state7),
        .I1(ap_CS_fsm_state8),
        .I2(ap_CS_fsm_state5),
        .I3(ap_CS_fsm_state6),
        .I4(Q[2]),
        .I5(ap_CS_fsm_pp1_stage0),
        .O(\ap_CS_fsm[1]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[2]_i_1__3 
       (.I0(ap_CS_fsm_state2),
        .I1(internal_length_hist_U_n_9),
        .O(ap_NS_fsm[2]));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[8]_i_1__0 
       (.I0(ap_CS_fsm_state8),
        .I1(ap_CS_fsm_pp1_stage2),
        .O(ap_NS_fsm[8]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'hF070)) 
    \ap_CS_fsm[9]_i_1__0 
       (.I0(\op2_assign_reg_361_reg_n_7_[31] ),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1_reg_n_7),
        .O(ap_NS_fsm[9]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[10]),
        .Q(ap_CS_fsm_pp1_stage2),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[11]),
        .Q(Q[2]),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state3),
        .Q(Q[1]),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(ap_CS_fsm_state5),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state5),
        .Q(ap_CS_fsm_state6),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state6),
        .Q(ap_CS_fsm_state7),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state7),
        .Q(ap_CS_fsm_state8),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_pp1_stage0),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(ap_CS_fsm_pp1_stage1),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'h4440)) 
    ap_done_reg_i_1__4
       (.I0(compute_bit_length_U0_ap_continue),
        .I1(ap_rst_n),
        .I2(Q[2]),
        .I3(ap_done_reg),
        .O(ap_done_reg_i_1__4_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_i_1__4_n_7),
        .Q(ap_done_reg),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hA800)) 
    ap_enable_reg_pp1_iter0_i_1
       (.I0(ap_rst_n),
        .I1(ap_CS_fsm_state8),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(ap_enable_reg_pp1_iter0_i_2_n_7),
        .O(ap_enable_reg_pp1_iter0_i_1_n_7));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'h04F7FFFF)) 
    ap_enable_reg_pp1_iter0_i_2
       (.I0(i_6_reg_725[31]),
        .I1(ap_enable_reg_pp1_iter1_reg_n_7),
        .I2(\tmp_reg_652_reg_n_7_[0] ),
        .I3(\op2_assign_reg_361_reg_n_7_[31] ),
        .I4(ap_CS_fsm_pp1_stage0),
        .O(ap_enable_reg_pp1_iter0_i_2_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter0_i_1_n_7),
        .Q(ap_enable_reg_pp1_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h88888888888800A0)) 
    ap_enable_reg_pp1_iter1_i_1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(ap_enable_reg_pp1_iter1_reg_n_7),
        .I3(ap_CS_fsm_state8),
        .I4(ap_CS_fsm_pp1_stage1),
        .I5(ap_CS_fsm_pp1_stage2),
        .O(ap_enable_reg_pp1_iter1_i_1_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter1_i_1_n_7),
        .Q(ap_enable_reg_pp1_iter1_reg_n_7),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000AAABABAA)) 
    \ap_phi_reg_pp1_iter0_phi_ln700_i_i_reg_371[0]_i_1 
       (.I0(\ap_phi_reg_pp1_iter0_phi_ln700_i_i_reg_371_reg_n_7_[0] ),
        .I1(ap_enable_reg_pp1_iter0_reg_0),
        .I2(\tmp_reg_652_reg_n_7_[0] ),
        .I3(\icmp_ln883_1_reg_666_reg_n_7_[0] ),
        .I4(icmp_ln883_reg_662),
        .I5(ap_phi_reg_pp1_iter0_phi_ln700_i_i_reg_371),
        .O(\ap_phi_reg_pp1_iter0_phi_ln700_i_i_reg_371[0]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAAA82)) 
    \ap_phi_reg_pp1_iter0_phi_ln700_i_i_reg_371[1]_i_1 
       (.I0(\ap_phi_reg_pp1_iter0_phi_ln700_i_i_reg_371_reg_n_7_[1] ),
        .I1(icmp_ln883_reg_662),
        .I2(\icmp_ln883_1_reg_666_reg_n_7_[0] ),
        .I3(\tmp_reg_652_reg_n_7_[0] ),
        .I4(ap_enable_reg_pp1_iter0_reg_0),
        .I5(ap_phi_reg_pp1_iter0_phi_ln700_i_i_reg_371),
        .O(\ap_phi_reg_pp1_iter0_phi_ln700_i_i_reg_371[1]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hAAAAAEAAAAAAAAAA)) 
    \ap_phi_reg_pp1_iter0_phi_ln700_i_i_reg_371[1]_i_2 
       (.I0(\ap_phi_reg_pp1_iter0_phi_ln700_i_i_reg_371[1]_i_3_n_7 ),
        .I1(\icmp_ln883_reg_662[0]_i_3_n_7 ),
        .I2(i_6_reg_725[31]),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(internal_length_hist_U_n_21),
        .I5(\icmp_ln883_1_reg_666[0]_i_3_n_7 ),
        .O(ap_phi_reg_pp1_iter0_phi_ln700_i_i_reg_371));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \ap_phi_reg_pp1_iter0_phi_ln700_i_i_reg_371[1]_i_3 
       (.I0(\icmp_ln883_1_reg_666[0]_i_2_n_7 ),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(\ap_phi_reg_pp1_iter0_phi_ln700_i_i_reg_371[1]_i_4_n_7 ),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(\op2_assign_reg_361_reg_n_7_[31] ),
        .I5(\icmp_ln883_reg_662[0]_i_2_n_7 ),
        .O(\ap_phi_reg_pp1_iter0_phi_ln700_i_i_reg_371[1]_i_3_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \ap_phi_reg_pp1_iter0_phi_ln700_i_i_reg_371[1]_i_4 
       (.I0(\tmp_reg_652_reg_n_7_[0] ),
        .I1(ap_enable_reg_pp1_iter1_reg_n_7),
        .O(\ap_phi_reg_pp1_iter0_phi_ln700_i_i_reg_371[1]_i_4_n_7 ));
  FDRE \ap_phi_reg_pp1_iter0_phi_ln700_i_i_reg_371_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_phi_reg_pp1_iter0_phi_ln700_i_i_reg_371[0]_i_1_n_7 ),
        .Q(\ap_phi_reg_pp1_iter0_phi_ln700_i_i_reg_371_reg_n_7_[0] ),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter0_phi_ln700_i_i_reg_371_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_phi_reg_pp1_iter0_phi_ln700_i_i_reg_371[1]_i_1_n_7 ),
        .Q(\ap_phi_reg_pp1_iter0_phi_ln700_i_i_reg_371_reg_n_7_[1] ),
        .R(1'b0));
  design_1_huffman_encoding_0_1_compute_bit_lengtkbM child_depth_V_U
       (.D(child_depth_V_q1),
        .Q({ap_CS_fsm_pp1_stage1,ap_CS_fsm_pp1_stage0,ap_CS_fsm_state7,ap_CS_fsm_state6,Q[1]}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter0(ap_enable_reg_pp1_iter0),
        .\child_depth_next_V_reg_642_reg[5] ({child_depth_V_U_n_19,child_depth_V_U_n_20,child_depth_V_U_n_21,child_depth_V_U_n_22,child_depth_V_U_n_23,child_depth_V_U_n_24}),
        .compute_bit_length_U0_right_V_address1(compute_bit_length_U0_right_V_address1[0]),
        .\p_0106_0_i_i_reg_352_reg[5] (internal_length_hist_U_n_21),
        .\p_0106_0_i_i_reg_352_reg[5]_0 (child_depth_curr_V_1_reg_710),
        .\p_097_0_i_i_reg_293_reg[5] (child_depth_next_V_reg_642),
        .ram_reg({child_depth_V_U_n_13,child_depth_V_U_n_14,child_depth_V_U_n_15,child_depth_V_U_n_16,child_depth_V_U_n_17,child_depth_V_U_n_18}),
        .ram_reg_0({\reg_384_reg_n_7_[7] ,\reg_384_reg_n_7_[6] ,\reg_384_reg_n_7_[5] ,\reg_384_reg_n_7_[4] ,\reg_384_reg_n_7_[3] ,\reg_384_reg_n_7_[2] ,\reg_384_reg_n_7_[1] ,\reg_384_reg_n_7_[0] }),
        .ram_reg_1({\op2_assign_reg_361_reg_n_7_[7] ,\op2_assign_reg_361_reg_n_7_[6] ,\op2_assign_reg_361_reg_n_7_[5] ,\op2_assign_reg_361_reg_n_7_[4] ,\op2_assign_reg_361_reg_n_7_[3] ,\op2_assign_reg_361_reg_n_7_[2] ,\op2_assign_reg_361_reg_n_7_[1] ,\op2_assign_reg_361_reg_n_7_[0] }),
        .ram_reg_2(add_ln23_reg_555),
        .ram_reg_3(length_V_reg_656),
        .ram_reg_4(\tmp_reg_652_reg_n_7_[0] ),
        .ram_reg_5(ap_enable_reg_pp1_iter1_reg_n_7),
        .ram_reg_6({\parent_next_V_reg_601_reg_n_7_[7] ,\parent_next_V_reg_601_reg_n_7_[6] ,\parent_next_V_reg_601_reg_n_7_[5] ,\parent_next_V_reg_601_reg_n_7_[4] ,\parent_next_V_reg_601_reg_n_7_[3] ,\parent_next_V_reg_601_reg_n_7_[2] ,\parent_next_V_reg_601_reg_n_7_[1] ,\parent_next_V_reg_601_reg_n_7_[0] }),
        .tmp_reg_652_pp1_iter1_reg(tmp_reg_652_pp1_iter1_reg));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \child_depth_curr_V_1_reg_710[0]_i_1 
       (.I0(length_V_reg_656[0]),
        .I1(icmp_ln879_reg_680),
        .I2(p_097_0_i_i_reg_293[0]),
        .O(child_depth_curr_V_1_fu_523_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \child_depth_curr_V_1_reg_710[1]_i_1 
       (.I0(length_V_reg_656[1]),
        .I1(icmp_ln879_reg_680),
        .I2(p_097_0_i_i_reg_293[1]),
        .O(child_depth_curr_V_1_fu_523_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \child_depth_curr_V_1_reg_710[2]_i_1 
       (.I0(length_V_reg_656[2]),
        .I1(icmp_ln879_reg_680),
        .I2(p_097_0_i_i_reg_293[2]),
        .O(child_depth_curr_V_1_fu_523_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \child_depth_curr_V_1_reg_710[3]_i_1 
       (.I0(length_V_reg_656[3]),
        .I1(icmp_ln879_reg_680),
        .I2(p_097_0_i_i_reg_293[3]),
        .O(child_depth_curr_V_1_fu_523_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \child_depth_curr_V_1_reg_710[4]_i_1 
       (.I0(length_V_reg_656[4]),
        .I1(icmp_ln879_reg_680),
        .I2(p_097_0_i_i_reg_293[4]),
        .O(child_depth_curr_V_1_fu_523_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \child_depth_curr_V_1_reg_710[5]_i_1 
       (.I0(length_V_reg_656[5]),
        .I1(icmp_ln879_reg_680),
        .I2(p_097_0_i_i_reg_293[5]),
        .O(child_depth_curr_V_1_fu_523_p3[5]));
  FDRE \child_depth_curr_V_1_reg_710_reg[0] 
       (.C(ap_clk),
        .CE(child_depth_curr_V_1_reg_7100),
        .D(child_depth_curr_V_1_fu_523_p3[0]),
        .Q(child_depth_curr_V_1_reg_710[0]),
        .R(1'b0));
  FDRE \child_depth_curr_V_1_reg_710_reg[1] 
       (.C(ap_clk),
        .CE(child_depth_curr_V_1_reg_7100),
        .D(child_depth_curr_V_1_fu_523_p3[1]),
        .Q(child_depth_curr_V_1_reg_710[1]),
        .R(1'b0));
  FDRE \child_depth_curr_V_1_reg_710_reg[2] 
       (.C(ap_clk),
        .CE(child_depth_curr_V_1_reg_7100),
        .D(child_depth_curr_V_1_fu_523_p3[2]),
        .Q(child_depth_curr_V_1_reg_710[2]),
        .R(1'b0));
  FDRE \child_depth_curr_V_1_reg_710_reg[3] 
       (.C(ap_clk),
        .CE(child_depth_curr_V_1_reg_7100),
        .D(child_depth_curr_V_1_fu_523_p3[3]),
        .Q(child_depth_curr_V_1_reg_710[3]),
        .R(1'b0));
  FDRE \child_depth_curr_V_1_reg_710_reg[4] 
       (.C(ap_clk),
        .CE(child_depth_curr_V_1_reg_7100),
        .D(child_depth_curr_V_1_fu_523_p3[4]),
        .Q(child_depth_curr_V_1_reg_710[4]),
        .R(1'b0));
  FDRE \child_depth_curr_V_1_reg_710_reg[5] 
       (.C(ap_clk),
        .CE(child_depth_curr_V_1_reg_7100),
        .D(child_depth_curr_V_1_fu_523_p3[5]),
        .Q(child_depth_curr_V_1_reg_710[5]),
        .R(1'b0));
  FDRE \child_depth_next_V_reg_642_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(child_depth_V_q1[0]),
        .Q(child_depth_next_V_reg_642[0]),
        .R(1'b0));
  FDRE \child_depth_next_V_reg_642_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(child_depth_V_q1[1]),
        .Q(child_depth_next_V_reg_642[1]),
        .R(1'b0));
  FDRE \child_depth_next_V_reg_642_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(child_depth_V_q1[2]),
        .Q(child_depth_next_V_reg_642[2]),
        .R(1'b0));
  FDRE \child_depth_next_V_reg_642_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(child_depth_V_q1[3]),
        .Q(child_depth_next_V_reg_642[3]),
        .R(1'b0));
  FDRE \child_depth_next_V_reg_642_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(child_depth_V_q1[4]),
        .Q(child_depth_next_V_reg_642[4]),
        .R(1'b0));
  FDRE \child_depth_next_V_reg_642_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(child_depth_V_q1[5]),
        .Q(child_depth_next_V_reg_642[5]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00404040)) 
    \count_V_reg_690[8]_i_1 
       (.I0(\tmp_reg_652_reg_n_7_[0] ),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(ap_CS_fsm_pp1_stage1),
        .I3(icmp_ln883_reg_662),
        .I4(\icmp_ln883_1_reg_666_reg_n_7_[0] ),
        .O(count_V_reg_6900));
  FDRE \count_V_reg_690_reg[0] 
       (.C(ap_clk),
        .CE(count_V_reg_6900),
        .D(internal_length_hist_U_n_33),
        .Q(count_V_reg_690[0]),
        .R(1'b0));
  FDRE \count_V_reg_690_reg[1] 
       (.C(ap_clk),
        .CE(count_V_reg_6900),
        .D(internal_length_hist_U_n_32),
        .Q(count_V_reg_690[1]),
        .R(1'b0));
  FDRE \count_V_reg_690_reg[2] 
       (.C(ap_clk),
        .CE(count_V_reg_6900),
        .D(internal_length_hist_U_n_31),
        .Q(count_V_reg_690[2]),
        .R(1'b0));
  FDRE \count_V_reg_690_reg[3] 
       (.C(ap_clk),
        .CE(count_V_reg_6900),
        .D(internal_length_hist_U_n_30),
        .Q(count_V_reg_690[3]),
        .R(1'b0));
  FDRE \count_V_reg_690_reg[4] 
       (.C(ap_clk),
        .CE(count_V_reg_6900),
        .D(internal_length_hist_U_n_29),
        .Q(count_V_reg_690[4]),
        .R(1'b0));
  FDRE \count_V_reg_690_reg[5] 
       (.C(ap_clk),
        .CE(count_V_reg_6900),
        .D(internal_length_hist_U_n_28),
        .Q(count_V_reg_690[5]),
        .R(1'b0));
  FDRE \count_V_reg_690_reg[6] 
       (.C(ap_clk),
        .CE(count_V_reg_6900),
        .D(internal_length_hist_U_n_27),
        .Q(count_V_reg_690[6]),
        .R(1'b0));
  FDRE \count_V_reg_690_reg[7] 
       (.C(ap_clk),
        .CE(count_V_reg_6900),
        .D(internal_length_hist_U_n_26),
        .Q(count_V_reg_690[7]),
        .R(1'b0));
  FDRE \count_V_reg_690_reg[8] 
       (.C(ap_clk),
        .CE(count_V_reg_6900),
        .D(internal_length_hist_U_n_25),
        .Q(count_V_reg_690[8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'h1F000000)) 
    empty_n_i_2__1
       (.I0(ap_done_reg),
        .I1(Q[2]),
        .I2(compute_bit_length_U0_ap_continue),
        .I3(truncate_tree_U0_ap_ready),
        .I4(truncate_tree_U0_ap_start),
        .O(full_n));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'hFF1F1F1F)) 
    empty_n_i_3__1
       (.I0(ap_done_reg),
        .I1(Q[2]),
        .I2(compute_bit_length_U0_ap_continue),
        .I3(truncate_tree_U0_ap_ready),
        .I4(truncate_tree_U0_ap_start),
        .O(ap_done_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \i_0_i_i_reg_282[0]_i_1 
       (.I0(i_0_i_i_reg_282_reg[0]),
        .O(i_5_fu_399_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_0_i_i_reg_282[1]_i_1 
       (.I0(i_0_i_i_reg_282_reg[0]),
        .I1(i_0_i_i_reg_282_reg[1]),
        .O(i_5_fu_399_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_0_i_i_reg_282[2]_i_1 
       (.I0(i_0_i_i_reg_282_reg[1]),
        .I1(i_0_i_i_reg_282_reg[0]),
        .I2(i_0_i_i_reg_282_reg[2]),
        .O(i_5_fu_399_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_0_i_i_reg_282[3]_i_1 
       (.I0(i_0_i_i_reg_282_reg[2]),
        .I1(i_0_i_i_reg_282_reg[0]),
        .I2(i_0_i_i_reg_282_reg[1]),
        .I3(i_0_i_i_reg_282_reg[3]),
        .O(i_5_fu_399_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_0_i_i_reg_282[4]_i_1 
       (.I0(i_0_i_i_reg_282_reg[3]),
        .I1(i_0_i_i_reg_282_reg[1]),
        .I2(i_0_i_i_reg_282_reg[0]),
        .I3(i_0_i_i_reg_282_reg[2]),
        .I4(i_0_i_i_reg_282_reg[4]),
        .O(i_5_fu_399_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_0_i_i_reg_282[5]_i_1 
       (.I0(i_0_i_i_reg_282_reg[4]),
        .I1(i_0_i_i_reg_282_reg[2]),
        .I2(i_0_i_i_reg_282_reg[0]),
        .I3(i_0_i_i_reg_282_reg[1]),
        .I4(i_0_i_i_reg_282_reg[3]),
        .I5(i_0_i_i_reg_282_reg[5]),
        .O(i_5_fu_399_p2[5]));
  LUT3 #(
    .INIT(8'hC6)) 
    \i_0_i_i_reg_282[6]_i_2 
       (.I0(i_0_i_i_reg_282_reg[5]),
        .I1(i_0_i_i_reg_282_reg__0),
        .I2(\i_0_i_i_reg_282[6]_i_3_n_7 ),
        .O(i_5_fu_399_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \i_0_i_i_reg_282[6]_i_3 
       (.I0(i_0_i_i_reg_282_reg[3]),
        .I1(i_0_i_i_reg_282_reg[1]),
        .I2(i_0_i_i_reg_282_reg[0]),
        .I3(i_0_i_i_reg_282_reg[2]),
        .I4(i_0_i_i_reg_282_reg[4]),
        .O(\i_0_i_i_reg_282[6]_i_3_n_7 ));
  FDRE \i_0_i_i_reg_282_reg[0] 
       (.C(ap_clk),
        .CE(internal_length_hist_U_n_8),
        .D(i_5_fu_399_p2[0]),
        .Q(i_0_i_i_reg_282_reg[0]),
        .R(compute_bit_length_U0_extLd_loc_read));
  FDRE \i_0_i_i_reg_282_reg[1] 
       (.C(ap_clk),
        .CE(internal_length_hist_U_n_8),
        .D(i_5_fu_399_p2[1]),
        .Q(i_0_i_i_reg_282_reg[1]),
        .R(compute_bit_length_U0_extLd_loc_read));
  FDRE \i_0_i_i_reg_282_reg[2] 
       (.C(ap_clk),
        .CE(internal_length_hist_U_n_8),
        .D(i_5_fu_399_p2[2]),
        .Q(i_0_i_i_reg_282_reg[2]),
        .R(compute_bit_length_U0_extLd_loc_read));
  FDRE \i_0_i_i_reg_282_reg[3] 
       (.C(ap_clk),
        .CE(internal_length_hist_U_n_8),
        .D(i_5_fu_399_p2[3]),
        .Q(i_0_i_i_reg_282_reg[3]),
        .R(compute_bit_length_U0_extLd_loc_read));
  FDRE \i_0_i_i_reg_282_reg[4] 
       (.C(ap_clk),
        .CE(internal_length_hist_U_n_8),
        .D(i_5_fu_399_p2[4]),
        .Q(i_0_i_i_reg_282_reg[4]),
        .R(compute_bit_length_U0_extLd_loc_read));
  FDRE \i_0_i_i_reg_282_reg[5] 
       (.C(ap_clk),
        .CE(internal_length_hist_U_n_8),
        .D(i_5_fu_399_p2[5]),
        .Q(i_0_i_i_reg_282_reg[5]),
        .R(compute_bit_length_U0_extLd_loc_read));
  FDRE \i_0_i_i_reg_282_reg[6] 
       (.C(ap_clk),
        .CE(internal_length_hist_U_n_8),
        .D(i_5_fu_399_p2[6]),
        .Q(i_0_i_i_reg_282_reg__0),
        .R(compute_bit_length_U0_extLd_loc_read));
  LUT1 #(
    .INIT(2'h1)) 
    \i_6_reg_725[0]_i_1 
       (.I0(\op2_assign_reg_361_reg_n_7_[0] ),
        .O(i_6_fu_529_p2[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \i_6_reg_725[12]_i_2 
       (.I0(\op2_assign_reg_361_reg_n_7_[12] ),
        .O(\i_6_reg_725[12]_i_2_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \i_6_reg_725[12]_i_3 
       (.I0(\op2_assign_reg_361_reg_n_7_[11] ),
        .O(\i_6_reg_725[12]_i_3_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \i_6_reg_725[12]_i_4 
       (.I0(\op2_assign_reg_361_reg_n_7_[10] ),
        .O(\i_6_reg_725[12]_i_4_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \i_6_reg_725[12]_i_5 
       (.I0(\op2_assign_reg_361_reg_n_7_[9] ),
        .O(\i_6_reg_725[12]_i_5_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \i_6_reg_725[16]_i_2 
       (.I0(\op2_assign_reg_361_reg_n_7_[16] ),
        .O(\i_6_reg_725[16]_i_2_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \i_6_reg_725[16]_i_3 
       (.I0(\op2_assign_reg_361_reg_n_7_[15] ),
        .O(\i_6_reg_725[16]_i_3_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \i_6_reg_725[16]_i_4 
       (.I0(\op2_assign_reg_361_reg_n_7_[14] ),
        .O(\i_6_reg_725[16]_i_4_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \i_6_reg_725[16]_i_5 
       (.I0(\op2_assign_reg_361_reg_n_7_[13] ),
        .O(\i_6_reg_725[16]_i_5_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \i_6_reg_725[20]_i_2 
       (.I0(\op2_assign_reg_361_reg_n_7_[20] ),
        .O(\i_6_reg_725[20]_i_2_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \i_6_reg_725[20]_i_3 
       (.I0(\op2_assign_reg_361_reg_n_7_[19] ),
        .O(\i_6_reg_725[20]_i_3_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \i_6_reg_725[20]_i_4 
       (.I0(\op2_assign_reg_361_reg_n_7_[18] ),
        .O(\i_6_reg_725[20]_i_4_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \i_6_reg_725[20]_i_5 
       (.I0(\op2_assign_reg_361_reg_n_7_[17] ),
        .O(\i_6_reg_725[20]_i_5_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \i_6_reg_725[24]_i_2 
       (.I0(\op2_assign_reg_361_reg_n_7_[24] ),
        .O(\i_6_reg_725[24]_i_2_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \i_6_reg_725[24]_i_3 
       (.I0(\op2_assign_reg_361_reg_n_7_[23] ),
        .O(\i_6_reg_725[24]_i_3_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \i_6_reg_725[24]_i_4 
       (.I0(\op2_assign_reg_361_reg_n_7_[22] ),
        .O(\i_6_reg_725[24]_i_4_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \i_6_reg_725[24]_i_5 
       (.I0(\op2_assign_reg_361_reg_n_7_[21] ),
        .O(\i_6_reg_725[24]_i_5_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \i_6_reg_725[28]_i_2 
       (.I0(\op2_assign_reg_361_reg_n_7_[28] ),
        .O(\i_6_reg_725[28]_i_2_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \i_6_reg_725[28]_i_3 
       (.I0(\op2_assign_reg_361_reg_n_7_[27] ),
        .O(\i_6_reg_725[28]_i_3_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \i_6_reg_725[28]_i_4 
       (.I0(\op2_assign_reg_361_reg_n_7_[26] ),
        .O(\i_6_reg_725[28]_i_4_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \i_6_reg_725[28]_i_5 
       (.I0(\op2_assign_reg_361_reg_n_7_[25] ),
        .O(\i_6_reg_725[28]_i_5_n_7 ));
  LUT3 #(
    .INIT(8'h08)) 
    \i_6_reg_725[31]_i_1 
       (.I0(ap_CS_fsm_pp1_stage2),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(\tmp_reg_652_reg_n_7_[0] ),
        .O(child_depth_curr_V_1_reg_7100));
  LUT1 #(
    .INIT(2'h1)) 
    \i_6_reg_725[31]_i_3 
       (.I0(\op2_assign_reg_361_reg_n_7_[31] ),
        .O(\i_6_reg_725[31]_i_3_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \i_6_reg_725[31]_i_4 
       (.I0(\op2_assign_reg_361_reg_n_7_[30] ),
        .O(\i_6_reg_725[31]_i_4_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \i_6_reg_725[31]_i_5 
       (.I0(\op2_assign_reg_361_reg_n_7_[29] ),
        .O(\i_6_reg_725[31]_i_5_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \i_6_reg_725[4]_i_2 
       (.I0(\op2_assign_reg_361_reg_n_7_[4] ),
        .O(\i_6_reg_725[4]_i_2_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \i_6_reg_725[4]_i_3 
       (.I0(\op2_assign_reg_361_reg_n_7_[3] ),
        .O(\i_6_reg_725[4]_i_3_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \i_6_reg_725[4]_i_4 
       (.I0(\op2_assign_reg_361_reg_n_7_[2] ),
        .O(\i_6_reg_725[4]_i_4_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \i_6_reg_725[4]_i_5 
       (.I0(\op2_assign_reg_361_reg_n_7_[1] ),
        .O(\i_6_reg_725[4]_i_5_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \i_6_reg_725[8]_i_2 
       (.I0(\op2_assign_reg_361_reg_n_7_[8] ),
        .O(\i_6_reg_725[8]_i_2_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \i_6_reg_725[8]_i_3 
       (.I0(\op2_assign_reg_361_reg_n_7_[7] ),
        .O(\i_6_reg_725[8]_i_3_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \i_6_reg_725[8]_i_4 
       (.I0(\op2_assign_reg_361_reg_n_7_[6] ),
        .O(\i_6_reg_725[8]_i_4_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \i_6_reg_725[8]_i_5 
       (.I0(\op2_assign_reg_361_reg_n_7_[5] ),
        .O(\i_6_reg_725[8]_i_5_n_7 ));
  FDRE \i_6_reg_725_reg[0] 
       (.C(ap_clk),
        .CE(child_depth_curr_V_1_reg_7100),
        .D(i_6_fu_529_p2[0]),
        .Q(i_6_reg_725[0]),
        .R(1'b0));
  FDRE \i_6_reg_725_reg[10] 
       (.C(ap_clk),
        .CE(child_depth_curr_V_1_reg_7100),
        .D(i_6_fu_529_p2[10]),
        .Q(i_6_reg_725[10]),
        .R(1'b0));
  FDRE \i_6_reg_725_reg[11] 
       (.C(ap_clk),
        .CE(child_depth_curr_V_1_reg_7100),
        .D(i_6_fu_529_p2[11]),
        .Q(i_6_reg_725[11]),
        .R(1'b0));
  FDRE \i_6_reg_725_reg[12] 
       (.C(ap_clk),
        .CE(child_depth_curr_V_1_reg_7100),
        .D(i_6_fu_529_p2[12]),
        .Q(i_6_reg_725[12]),
        .R(1'b0));
  CARRY4 \i_6_reg_725_reg[12]_i_1 
       (.CI(\i_6_reg_725_reg[8]_i_1_n_7 ),
        .CO({\i_6_reg_725_reg[12]_i_1_n_7 ,\i_6_reg_725_reg[12]_i_1_n_8 ,\i_6_reg_725_reg[12]_i_1_n_9 ,\i_6_reg_725_reg[12]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({\op2_assign_reg_361_reg_n_7_[12] ,\op2_assign_reg_361_reg_n_7_[11] ,\op2_assign_reg_361_reg_n_7_[10] ,\op2_assign_reg_361_reg_n_7_[9] }),
        .O(i_6_fu_529_p2[12:9]),
        .S({\i_6_reg_725[12]_i_2_n_7 ,\i_6_reg_725[12]_i_3_n_7 ,\i_6_reg_725[12]_i_4_n_7 ,\i_6_reg_725[12]_i_5_n_7 }));
  FDRE \i_6_reg_725_reg[13] 
       (.C(ap_clk),
        .CE(child_depth_curr_V_1_reg_7100),
        .D(i_6_fu_529_p2[13]),
        .Q(i_6_reg_725[13]),
        .R(1'b0));
  FDRE \i_6_reg_725_reg[14] 
       (.C(ap_clk),
        .CE(child_depth_curr_V_1_reg_7100),
        .D(i_6_fu_529_p2[14]),
        .Q(i_6_reg_725[14]),
        .R(1'b0));
  FDRE \i_6_reg_725_reg[15] 
       (.C(ap_clk),
        .CE(child_depth_curr_V_1_reg_7100),
        .D(i_6_fu_529_p2[15]),
        .Q(i_6_reg_725[15]),
        .R(1'b0));
  FDRE \i_6_reg_725_reg[16] 
       (.C(ap_clk),
        .CE(child_depth_curr_V_1_reg_7100),
        .D(i_6_fu_529_p2[16]),
        .Q(i_6_reg_725[16]),
        .R(1'b0));
  CARRY4 \i_6_reg_725_reg[16]_i_1 
       (.CI(\i_6_reg_725_reg[12]_i_1_n_7 ),
        .CO({\i_6_reg_725_reg[16]_i_1_n_7 ,\i_6_reg_725_reg[16]_i_1_n_8 ,\i_6_reg_725_reg[16]_i_1_n_9 ,\i_6_reg_725_reg[16]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({\op2_assign_reg_361_reg_n_7_[16] ,\op2_assign_reg_361_reg_n_7_[15] ,\op2_assign_reg_361_reg_n_7_[14] ,\op2_assign_reg_361_reg_n_7_[13] }),
        .O(i_6_fu_529_p2[16:13]),
        .S({\i_6_reg_725[16]_i_2_n_7 ,\i_6_reg_725[16]_i_3_n_7 ,\i_6_reg_725[16]_i_4_n_7 ,\i_6_reg_725[16]_i_5_n_7 }));
  FDRE \i_6_reg_725_reg[17] 
       (.C(ap_clk),
        .CE(child_depth_curr_V_1_reg_7100),
        .D(i_6_fu_529_p2[17]),
        .Q(i_6_reg_725[17]),
        .R(1'b0));
  FDRE \i_6_reg_725_reg[18] 
       (.C(ap_clk),
        .CE(child_depth_curr_V_1_reg_7100),
        .D(i_6_fu_529_p2[18]),
        .Q(i_6_reg_725[18]),
        .R(1'b0));
  FDRE \i_6_reg_725_reg[19] 
       (.C(ap_clk),
        .CE(child_depth_curr_V_1_reg_7100),
        .D(i_6_fu_529_p2[19]),
        .Q(i_6_reg_725[19]),
        .R(1'b0));
  FDRE \i_6_reg_725_reg[1] 
       (.C(ap_clk),
        .CE(child_depth_curr_V_1_reg_7100),
        .D(i_6_fu_529_p2[1]),
        .Q(i_6_reg_725[1]),
        .R(1'b0));
  FDRE \i_6_reg_725_reg[20] 
       (.C(ap_clk),
        .CE(child_depth_curr_V_1_reg_7100),
        .D(i_6_fu_529_p2[20]),
        .Q(i_6_reg_725[20]),
        .R(1'b0));
  CARRY4 \i_6_reg_725_reg[20]_i_1 
       (.CI(\i_6_reg_725_reg[16]_i_1_n_7 ),
        .CO({\i_6_reg_725_reg[20]_i_1_n_7 ,\i_6_reg_725_reg[20]_i_1_n_8 ,\i_6_reg_725_reg[20]_i_1_n_9 ,\i_6_reg_725_reg[20]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({\op2_assign_reg_361_reg_n_7_[20] ,\op2_assign_reg_361_reg_n_7_[19] ,\op2_assign_reg_361_reg_n_7_[18] ,\op2_assign_reg_361_reg_n_7_[17] }),
        .O(i_6_fu_529_p2[20:17]),
        .S({\i_6_reg_725[20]_i_2_n_7 ,\i_6_reg_725[20]_i_3_n_7 ,\i_6_reg_725[20]_i_4_n_7 ,\i_6_reg_725[20]_i_5_n_7 }));
  FDRE \i_6_reg_725_reg[21] 
       (.C(ap_clk),
        .CE(child_depth_curr_V_1_reg_7100),
        .D(i_6_fu_529_p2[21]),
        .Q(i_6_reg_725[21]),
        .R(1'b0));
  FDRE \i_6_reg_725_reg[22] 
       (.C(ap_clk),
        .CE(child_depth_curr_V_1_reg_7100),
        .D(i_6_fu_529_p2[22]),
        .Q(i_6_reg_725[22]),
        .R(1'b0));
  FDRE \i_6_reg_725_reg[23] 
       (.C(ap_clk),
        .CE(child_depth_curr_V_1_reg_7100),
        .D(i_6_fu_529_p2[23]),
        .Q(i_6_reg_725[23]),
        .R(1'b0));
  FDRE \i_6_reg_725_reg[24] 
       (.C(ap_clk),
        .CE(child_depth_curr_V_1_reg_7100),
        .D(i_6_fu_529_p2[24]),
        .Q(i_6_reg_725[24]),
        .R(1'b0));
  CARRY4 \i_6_reg_725_reg[24]_i_1 
       (.CI(\i_6_reg_725_reg[20]_i_1_n_7 ),
        .CO({\i_6_reg_725_reg[24]_i_1_n_7 ,\i_6_reg_725_reg[24]_i_1_n_8 ,\i_6_reg_725_reg[24]_i_1_n_9 ,\i_6_reg_725_reg[24]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({\op2_assign_reg_361_reg_n_7_[24] ,\op2_assign_reg_361_reg_n_7_[23] ,\op2_assign_reg_361_reg_n_7_[22] ,\op2_assign_reg_361_reg_n_7_[21] }),
        .O(i_6_fu_529_p2[24:21]),
        .S({\i_6_reg_725[24]_i_2_n_7 ,\i_6_reg_725[24]_i_3_n_7 ,\i_6_reg_725[24]_i_4_n_7 ,\i_6_reg_725[24]_i_5_n_7 }));
  FDRE \i_6_reg_725_reg[25] 
       (.C(ap_clk),
        .CE(child_depth_curr_V_1_reg_7100),
        .D(i_6_fu_529_p2[25]),
        .Q(i_6_reg_725[25]),
        .R(1'b0));
  FDRE \i_6_reg_725_reg[26] 
       (.C(ap_clk),
        .CE(child_depth_curr_V_1_reg_7100),
        .D(i_6_fu_529_p2[26]),
        .Q(i_6_reg_725[26]),
        .R(1'b0));
  FDRE \i_6_reg_725_reg[27] 
       (.C(ap_clk),
        .CE(child_depth_curr_V_1_reg_7100),
        .D(i_6_fu_529_p2[27]),
        .Q(i_6_reg_725[27]),
        .R(1'b0));
  FDRE \i_6_reg_725_reg[28] 
       (.C(ap_clk),
        .CE(child_depth_curr_V_1_reg_7100),
        .D(i_6_fu_529_p2[28]),
        .Q(i_6_reg_725[28]),
        .R(1'b0));
  CARRY4 \i_6_reg_725_reg[28]_i_1 
       (.CI(\i_6_reg_725_reg[24]_i_1_n_7 ),
        .CO({\i_6_reg_725_reg[28]_i_1_n_7 ,\i_6_reg_725_reg[28]_i_1_n_8 ,\i_6_reg_725_reg[28]_i_1_n_9 ,\i_6_reg_725_reg[28]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({\op2_assign_reg_361_reg_n_7_[28] ,\op2_assign_reg_361_reg_n_7_[27] ,\op2_assign_reg_361_reg_n_7_[26] ,\op2_assign_reg_361_reg_n_7_[25] }),
        .O(i_6_fu_529_p2[28:25]),
        .S({\i_6_reg_725[28]_i_2_n_7 ,\i_6_reg_725[28]_i_3_n_7 ,\i_6_reg_725[28]_i_4_n_7 ,\i_6_reg_725[28]_i_5_n_7 }));
  FDRE \i_6_reg_725_reg[29] 
       (.C(ap_clk),
        .CE(child_depth_curr_V_1_reg_7100),
        .D(i_6_fu_529_p2[29]),
        .Q(i_6_reg_725[29]),
        .R(1'b0));
  FDRE \i_6_reg_725_reg[2] 
       (.C(ap_clk),
        .CE(child_depth_curr_V_1_reg_7100),
        .D(i_6_fu_529_p2[2]),
        .Q(i_6_reg_725[2]),
        .R(1'b0));
  FDRE \i_6_reg_725_reg[30] 
       (.C(ap_clk),
        .CE(child_depth_curr_V_1_reg_7100),
        .D(i_6_fu_529_p2[30]),
        .Q(i_6_reg_725[30]),
        .R(1'b0));
  FDRE \i_6_reg_725_reg[31] 
       (.C(ap_clk),
        .CE(child_depth_curr_V_1_reg_7100),
        .D(i_6_fu_529_p2[31]),
        .Q(i_6_reg_725[31]),
        .R(1'b0));
  CARRY4 \i_6_reg_725_reg[31]_i_2 
       (.CI(\i_6_reg_725_reg[28]_i_1_n_7 ),
        .CO({\NLW_i_6_reg_725_reg[31]_i_2_CO_UNCONNECTED [3:2],\i_6_reg_725_reg[31]_i_2_n_9 ,\i_6_reg_725_reg[31]_i_2_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\op2_assign_reg_361_reg_n_7_[30] ,\op2_assign_reg_361_reg_n_7_[29] }),
        .O({\NLW_i_6_reg_725_reg[31]_i_2_O_UNCONNECTED [3],i_6_fu_529_p2[31:29]}),
        .S({1'b0,\i_6_reg_725[31]_i_3_n_7 ,\i_6_reg_725[31]_i_4_n_7 ,\i_6_reg_725[31]_i_5_n_7 }));
  FDRE \i_6_reg_725_reg[3] 
       (.C(ap_clk),
        .CE(child_depth_curr_V_1_reg_7100),
        .D(i_6_fu_529_p2[3]),
        .Q(i_6_reg_725[3]),
        .R(1'b0));
  FDRE \i_6_reg_725_reg[4] 
       (.C(ap_clk),
        .CE(child_depth_curr_V_1_reg_7100),
        .D(i_6_fu_529_p2[4]),
        .Q(i_6_reg_725[4]),
        .R(1'b0));
  CARRY4 \i_6_reg_725_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\i_6_reg_725_reg[4]_i_1_n_7 ,\i_6_reg_725_reg[4]_i_1_n_8 ,\i_6_reg_725_reg[4]_i_1_n_9 ,\i_6_reg_725_reg[4]_i_1_n_10 }),
        .CYINIT(\op2_assign_reg_361_reg_n_7_[0] ),
        .DI({\op2_assign_reg_361_reg_n_7_[4] ,\op2_assign_reg_361_reg_n_7_[3] ,\op2_assign_reg_361_reg_n_7_[2] ,\op2_assign_reg_361_reg_n_7_[1] }),
        .O(i_6_fu_529_p2[4:1]),
        .S({\i_6_reg_725[4]_i_2_n_7 ,\i_6_reg_725[4]_i_3_n_7 ,\i_6_reg_725[4]_i_4_n_7 ,\i_6_reg_725[4]_i_5_n_7 }));
  FDRE \i_6_reg_725_reg[5] 
       (.C(ap_clk),
        .CE(child_depth_curr_V_1_reg_7100),
        .D(i_6_fu_529_p2[5]),
        .Q(i_6_reg_725[5]),
        .R(1'b0));
  FDRE \i_6_reg_725_reg[6] 
       (.C(ap_clk),
        .CE(child_depth_curr_V_1_reg_7100),
        .D(i_6_fu_529_p2[6]),
        .Q(i_6_reg_725[6]),
        .R(1'b0));
  FDRE \i_6_reg_725_reg[7] 
       (.C(ap_clk),
        .CE(child_depth_curr_V_1_reg_7100),
        .D(i_6_fu_529_p2[7]),
        .Q(i_6_reg_725[7]),
        .R(1'b0));
  FDRE \i_6_reg_725_reg[8] 
       (.C(ap_clk),
        .CE(child_depth_curr_V_1_reg_7100),
        .D(i_6_fu_529_p2[8]),
        .Q(i_6_reg_725[8]),
        .R(1'b0));
  CARRY4 \i_6_reg_725_reg[8]_i_1 
       (.CI(\i_6_reg_725_reg[4]_i_1_n_7 ),
        .CO({\i_6_reg_725_reg[8]_i_1_n_7 ,\i_6_reg_725_reg[8]_i_1_n_8 ,\i_6_reg_725_reg[8]_i_1_n_9 ,\i_6_reg_725_reg[8]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({\op2_assign_reg_361_reg_n_7_[8] ,\op2_assign_reg_361_reg_n_7_[7] ,\op2_assign_reg_361_reg_n_7_[6] ,\op2_assign_reg_361_reg_n_7_[5] }),
        .O(i_6_fu_529_p2[8:5]),
        .S({\i_6_reg_725[8]_i_2_n_7 ,\i_6_reg_725[8]_i_3_n_7 ,\i_6_reg_725[8]_i_4_n_7 ,\i_6_reg_725[8]_i_5_n_7 }));
  FDRE \i_6_reg_725_reg[9] 
       (.C(ap_clk),
        .CE(child_depth_curr_V_1_reg_7100),
        .D(i_6_fu_529_p2[9]),
        .Q(i_6_reg_725[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \i_reg_560[0]_i_1 
       (.I0(zext_ln13_reg_540[0]),
        .O(i_fu_416_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_reg_560[1]_i_1 
       (.I0(zext_ln13_reg_540[0]),
        .I1(zext_ln13_reg_540[1]),
        .O(i_fu_416_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'h87)) 
    \i_reg_560[2]_i_1 
       (.I0(zext_ln13_reg_540[0]),
        .I1(zext_ln13_reg_540[1]),
        .I2(zext_ln13_reg_540[2]),
        .O(\i_reg_560[2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'hEA15)) 
    \i_reg_560[3]_i_1 
       (.I0(zext_ln13_reg_540[2]),
        .I1(zext_ln13_reg_540[1]),
        .I2(zext_ln13_reg_540[0]),
        .I3(zext_ln13_reg_540[3]),
        .O(\i_reg_560[3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'hFFEA0015)) 
    \i_reg_560[4]_i_1 
       (.I0(zext_ln13_reg_540[3]),
        .I1(zext_ln13_reg_540[0]),
        .I2(zext_ln13_reg_540[1]),
        .I3(zext_ln13_reg_540[2]),
        .I4(zext_ln13_reg_540[4]),
        .O(\i_reg_560[4]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFEEE00000111)) 
    \i_reg_560[5]_i_1 
       (.I0(zext_ln13_reg_540[4]),
        .I1(zext_ln13_reg_540[2]),
        .I2(zext_ln13_reg_540[1]),
        .I3(zext_ln13_reg_540[0]),
        .I4(zext_ln13_reg_540[3]),
        .I5(zext_ln13_reg_540[5]),
        .O(\i_reg_560[5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \i_reg_560[6]_i_1 
       (.I0(\i_reg_560[9]_i_2_n_7 ),
        .I1(zext_ln13_reg_540[6]),
        .O(\i_reg_560[6]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \i_reg_560[7]_i_1 
       (.I0(zext_ln13_reg_540[6]),
        .I1(\i_reg_560[9]_i_2_n_7 ),
        .I2(zext_ln13_reg_540[7]),
        .O(\i_reg_560[7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \i_reg_560[8]_i_1 
       (.I0(zext_ln13_reg_540[7]),
        .I1(\i_reg_560[9]_i_2_n_7 ),
        .I2(zext_ln13_reg_540[6]),
        .I3(zext_ln13_reg_540[8]),
        .O(\i_reg_560[8]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \i_reg_560[9]_i_1 
       (.I0(zext_ln13_reg_540[7]),
        .I1(\i_reg_560[9]_i_2_n_7 ),
        .I2(zext_ln13_reg_540[6]),
        .I3(zext_ln13_reg_540[8]),
        .O(\i_reg_560[9]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \i_reg_560[9]_i_2 
       (.I0(zext_ln13_reg_540[4]),
        .I1(zext_ln13_reg_540[2]),
        .I2(zext_ln13_reg_540[1]),
        .I3(zext_ln13_reg_540[0]),
        .I4(zext_ln13_reg_540[3]),
        .I5(zext_ln13_reg_540[5]),
        .O(\i_reg_560[9]_i_2_n_7 ));
  FDRE \i_reg_560_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(i_fu_416_p2[0]),
        .Q(\i_reg_560_reg_n_7_[0] ),
        .R(1'b0));
  FDRE \i_reg_560_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(i_fu_416_p2[1]),
        .Q(\i_reg_560_reg_n_7_[1] ),
        .R(1'b0));
  FDRE \i_reg_560_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\i_reg_560[2]_i_1_n_7 ),
        .Q(\i_reg_560_reg_n_7_[2] ),
        .R(1'b0));
  FDRE \i_reg_560_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\i_reg_560[3]_i_1_n_7 ),
        .Q(\i_reg_560_reg_n_7_[3] ),
        .R(1'b0));
  FDRE \i_reg_560_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\i_reg_560[4]_i_1_n_7 ),
        .Q(\i_reg_560_reg_n_7_[4] ),
        .R(1'b0));
  FDRE \i_reg_560_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\i_reg_560[5]_i_1_n_7 ),
        .Q(\i_reg_560_reg_n_7_[5] ),
        .R(1'b0));
  FDRE \i_reg_560_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\i_reg_560[6]_i_1_n_7 ),
        .Q(\i_reg_560_reg_n_7_[6] ),
        .R(1'b0));
  FDRE \i_reg_560_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\i_reg_560[7]_i_1_n_7 ),
        .Q(\i_reg_560_reg_n_7_[7] ),
        .R(1'b0));
  FDRE \i_reg_560_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\i_reg_560[8]_i_1_n_7 ),
        .Q(\i_reg_560_reg_n_7_[8] ),
        .R(1'b0));
  FDRE \i_reg_560_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\i_reg_560[9]_i_1_n_7 ),
        .Q(\i_reg_560_reg_n_7_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFF010001)) 
    \icmp_ln879_reg_680[0]_i_10 
       (.I0(i_6_reg_725[14]),
        .I1(i_6_reg_725[13]),
        .I2(i_6_reg_725[12]),
        .I3(internal_length_hist_U_n_21),
        .I4(\icmp_ln879_reg_680[0]_i_20_n_7 ),
        .O(\icmp_ln879_reg_680[0]_i_10_n_7 ));
  LUT3 #(
    .INIT(8'h01)) 
    \icmp_ln879_reg_680[0]_i_11 
       (.I0(\op2_assign_reg_361_reg_n_7_[29] ),
        .I1(\op2_assign_reg_361_reg_n_7_[28] ),
        .I2(\op2_assign_reg_361_reg_n_7_[27] ),
        .O(\icmp_ln879_reg_680[0]_i_11_n_7 ));
  LUT3 #(
    .INIT(8'h01)) 
    \icmp_ln879_reg_680[0]_i_12 
       (.I0(\op2_assign_reg_361_reg_n_7_[26] ),
        .I1(\op2_assign_reg_361_reg_n_7_[25] ),
        .I2(\op2_assign_reg_361_reg_n_7_[24] ),
        .O(\icmp_ln879_reg_680[0]_i_12_n_7 ));
  LUT5 #(
    .INIT(32'hFF010001)) 
    \icmp_ln879_reg_680[0]_i_13 
       (.I0(i_6_reg_725[11]),
        .I1(i_6_reg_725[10]),
        .I2(i_6_reg_725[9]),
        .I3(internal_length_hist_U_n_21),
        .I4(\icmp_ln879_reg_680[0]_i_21_n_7 ),
        .O(\icmp_ln879_reg_680[0]_i_13_n_7 ));
  LUT3 #(
    .INIT(8'hE2)) 
    \icmp_ln879_reg_680[0]_i_14 
       (.I0(\icmp_ln879_reg_680[0]_i_22_n_7 ),
        .I1(internal_length_hist_U_n_21),
        .I2(\icmp_ln879_reg_680[0]_i_23_n_7 ),
        .O(\icmp_ln879_reg_680[0]_i_14_n_7 ));
  LUT3 #(
    .INIT(8'hE2)) 
    \icmp_ln879_reg_680[0]_i_15 
       (.I0(\icmp_ln879_reg_680[0]_i_24_n_7 ),
        .I1(internal_length_hist_U_n_21),
        .I2(\icmp_ln879_reg_680[0]_i_25_n_7 ),
        .O(\icmp_ln879_reg_680[0]_i_15_n_7 ));
  LUT3 #(
    .INIT(8'hE2)) 
    \icmp_ln879_reg_680[0]_i_16 
       (.I0(\icmp_ln879_reg_680[0]_i_26_n_7 ),
        .I1(internal_length_hist_U_n_21),
        .I2(\icmp_ln879_reg_680[0]_i_27_n_7 ),
        .O(\icmp_ln879_reg_680[0]_i_16_n_7 ));
  LUT3 #(
    .INIT(8'h01)) 
    \icmp_ln879_reg_680[0]_i_17 
       (.I0(\op2_assign_reg_361_reg_n_7_[23] ),
        .I1(\op2_assign_reg_361_reg_n_7_[22] ),
        .I2(\op2_assign_reg_361_reg_n_7_[21] ),
        .O(\icmp_ln879_reg_680[0]_i_17_n_7 ));
  LUT3 #(
    .INIT(8'h01)) 
    \icmp_ln879_reg_680[0]_i_18 
       (.I0(\op2_assign_reg_361_reg_n_7_[20] ),
        .I1(\op2_assign_reg_361_reg_n_7_[19] ),
        .I2(\op2_assign_reg_361_reg_n_7_[18] ),
        .O(\icmp_ln879_reg_680[0]_i_18_n_7 ));
  LUT3 #(
    .INIT(8'h01)) 
    \icmp_ln879_reg_680[0]_i_19 
       (.I0(\op2_assign_reg_361_reg_n_7_[17] ),
        .I1(\op2_assign_reg_361_reg_n_7_[16] ),
        .I2(\op2_assign_reg_361_reg_n_7_[15] ),
        .O(\icmp_ln879_reg_680[0]_i_19_n_7 ));
  LUT3 #(
    .INIT(8'h01)) 
    \icmp_ln879_reg_680[0]_i_20 
       (.I0(\op2_assign_reg_361_reg_n_7_[14] ),
        .I1(\op2_assign_reg_361_reg_n_7_[13] ),
        .I2(\op2_assign_reg_361_reg_n_7_[12] ),
        .O(\icmp_ln879_reg_680[0]_i_20_n_7 ));
  LUT3 #(
    .INIT(8'h01)) 
    \icmp_ln879_reg_680[0]_i_21 
       (.I0(\op2_assign_reg_361_reg_n_7_[11] ),
        .I1(\op2_assign_reg_361_reg_n_7_[10] ),
        .I2(\op2_assign_reg_361_reg_n_7_[9] ),
        .O(\icmp_ln879_reg_680[0]_i_21_n_7 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln879_reg_680[0]_i_22 
       (.I0(i_6_reg_725[8]),
        .I1(\reg_384_reg_n_7_[8] ),
        .I2(i_6_reg_725[7]),
        .I3(\reg_384_reg_n_7_[7] ),
        .I4(\reg_384_reg_n_7_[6] ),
        .I5(i_6_reg_725[6]),
        .O(\icmp_ln879_reg_680[0]_i_22_n_7 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln879_reg_680[0]_i_23 
       (.I0(p_0104_0_i_i_reg_303[8]),
        .I1(\op2_assign_reg_361_reg_n_7_[8] ),
        .I2(p_0104_0_i_i_reg_303[7]),
        .I3(\op2_assign_reg_361_reg_n_7_[7] ),
        .I4(\op2_assign_reg_361_reg_n_7_[6] ),
        .I5(p_0104_0_i_i_reg_303[6]),
        .O(\icmp_ln879_reg_680[0]_i_23_n_7 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln879_reg_680[0]_i_24 
       (.I0(i_6_reg_725[5]),
        .I1(\reg_384_reg_n_7_[5] ),
        .I2(i_6_reg_725[4]),
        .I3(\reg_384_reg_n_7_[4] ),
        .I4(\reg_384_reg_n_7_[3] ),
        .I5(i_6_reg_725[3]),
        .O(\icmp_ln879_reg_680[0]_i_24_n_7 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln879_reg_680[0]_i_25 
       (.I0(p_0104_0_i_i_reg_303[5]),
        .I1(\op2_assign_reg_361_reg_n_7_[5] ),
        .I2(p_0104_0_i_i_reg_303[4]),
        .I3(\op2_assign_reg_361_reg_n_7_[4] ),
        .I4(\op2_assign_reg_361_reg_n_7_[3] ),
        .I5(p_0104_0_i_i_reg_303[3]),
        .O(\icmp_ln879_reg_680[0]_i_25_n_7 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln879_reg_680[0]_i_26 
       (.I0(i_6_reg_725[2]),
        .I1(\reg_384_reg_n_7_[2] ),
        .I2(i_6_reg_725[1]),
        .I3(\reg_384_reg_n_7_[1] ),
        .I4(\reg_384_reg_n_7_[0] ),
        .I5(i_6_reg_725[0]),
        .O(\icmp_ln879_reg_680[0]_i_26_n_7 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln879_reg_680[0]_i_27 
       (.I0(p_0104_0_i_i_reg_303[2]),
        .I1(\op2_assign_reg_361_reg_n_7_[2] ),
        .I2(p_0104_0_i_i_reg_303[1]),
        .I3(\op2_assign_reg_361_reg_n_7_[1] ),
        .I4(\op2_assign_reg_361_reg_n_7_[0] ),
        .I5(p_0104_0_i_i_reg_303[0]),
        .O(\icmp_ln879_reg_680[0]_i_27_n_7 ));
  LUT5 #(
    .INIT(32'h010101F1)) 
    \icmp_ln879_reg_680[0]_i_3 
       (.I0(i_6_reg_725[30]),
        .I1(i_6_reg_725[31]),
        .I2(internal_length_hist_U_n_21),
        .I3(\op2_assign_reg_361_reg_n_7_[30] ),
        .I4(\op2_assign_reg_361_reg_n_7_[31] ),
        .O(\icmp_ln879_reg_680[0]_i_3_n_7 ));
  LUT5 #(
    .INIT(32'hFF010001)) 
    \icmp_ln879_reg_680[0]_i_4 
       (.I0(i_6_reg_725[29]),
        .I1(i_6_reg_725[28]),
        .I2(i_6_reg_725[27]),
        .I3(internal_length_hist_U_n_21),
        .I4(\icmp_ln879_reg_680[0]_i_11_n_7 ),
        .O(\icmp_ln879_reg_680[0]_i_4_n_7 ));
  LUT5 #(
    .INIT(32'hFF010001)) 
    \icmp_ln879_reg_680[0]_i_5 
       (.I0(i_6_reg_725[26]),
        .I1(i_6_reg_725[25]),
        .I2(i_6_reg_725[24]),
        .I3(internal_length_hist_U_n_21),
        .I4(\icmp_ln879_reg_680[0]_i_12_n_7 ),
        .O(\icmp_ln879_reg_680[0]_i_5_n_7 ));
  LUT5 #(
    .INIT(32'hFF010001)) 
    \icmp_ln879_reg_680[0]_i_7 
       (.I0(i_6_reg_725[23]),
        .I1(i_6_reg_725[22]),
        .I2(i_6_reg_725[21]),
        .I3(internal_length_hist_U_n_21),
        .I4(\icmp_ln879_reg_680[0]_i_17_n_7 ),
        .O(\icmp_ln879_reg_680[0]_i_7_n_7 ));
  LUT5 #(
    .INIT(32'hFF010001)) 
    \icmp_ln879_reg_680[0]_i_8 
       (.I0(i_6_reg_725[20]),
        .I1(i_6_reg_725[19]),
        .I2(i_6_reg_725[18]),
        .I3(internal_length_hist_U_n_21),
        .I4(\icmp_ln879_reg_680[0]_i_18_n_7 ),
        .O(\icmp_ln879_reg_680[0]_i_8_n_7 ));
  LUT5 #(
    .INIT(32'hFF010001)) 
    \icmp_ln879_reg_680[0]_i_9 
       (.I0(i_6_reg_725[17]),
        .I1(i_6_reg_725[16]),
        .I2(i_6_reg_725[15]),
        .I3(internal_length_hist_U_n_21),
        .I4(\icmp_ln879_reg_680[0]_i_19_n_7 ),
        .O(\icmp_ln879_reg_680[0]_i_9_n_7 ));
  FDRE \icmp_ln879_reg_680_reg[0] 
       (.C(ap_clk),
        .CE(add_ln61_reg_6850),
        .D(icmp_ln879_fu_489_p2),
        .Q(icmp_ln879_reg_680),
        .R(1'b0));
  CARRY4 \icmp_ln879_reg_680_reg[0]_i_1 
       (.CI(\icmp_ln879_reg_680_reg[0]_i_2_n_7 ),
        .CO({\NLW_icmp_ln879_reg_680_reg[0]_i_1_CO_UNCONNECTED [3],icmp_ln879_fu_489_p2,\icmp_ln879_reg_680_reg[0]_i_1_n_9 ,\icmp_ln879_reg_680_reg[0]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln879_reg_680_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,\icmp_ln879_reg_680[0]_i_3_n_7 ,\icmp_ln879_reg_680[0]_i_4_n_7 ,\icmp_ln879_reg_680[0]_i_5_n_7 }));
  CARRY4 \icmp_ln879_reg_680_reg[0]_i_2 
       (.CI(\icmp_ln879_reg_680_reg[0]_i_6_n_7 ),
        .CO({\icmp_ln879_reg_680_reg[0]_i_2_n_7 ,\icmp_ln879_reg_680_reg[0]_i_2_n_8 ,\icmp_ln879_reg_680_reg[0]_i_2_n_9 ,\icmp_ln879_reg_680_reg[0]_i_2_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln879_reg_680_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln879_reg_680[0]_i_7_n_7 ,\icmp_ln879_reg_680[0]_i_8_n_7 ,\icmp_ln879_reg_680[0]_i_9_n_7 ,\icmp_ln879_reg_680[0]_i_10_n_7 }));
  CARRY4 \icmp_ln879_reg_680_reg[0]_i_6 
       (.CI(1'b0),
        .CO({\icmp_ln879_reg_680_reg[0]_i_6_n_7 ,\icmp_ln879_reg_680_reg[0]_i_6_n_8 ,\icmp_ln879_reg_680_reg[0]_i_6_n_9 ,\icmp_ln879_reg_680_reg[0]_i_6_n_10 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln879_reg_680_reg[0]_i_6_O_UNCONNECTED [3:0]),
        .S({\icmp_ln879_reg_680[0]_i_13_n_7 ,\icmp_ln879_reg_680[0]_i_14_n_7 ,\icmp_ln879_reg_680[0]_i_15_n_7 ,\icmp_ln879_reg_680[0]_i_16_n_7 }));
  LUT3 #(
    .INIT(8'h47)) 
    \icmp_ln883_1_reg_666[0]_i_1 
       (.I0(\icmp_ln883_1_reg_666[0]_i_2_n_7 ),
        .I1(internal_length_hist_U_n_21),
        .I2(\icmp_ln883_1_reg_666[0]_i_3_n_7 ),
        .O(icmp_ln883_1_fu_474_p2));
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    \icmp_ln883_1_reg_666[0]_i_2 
       (.I0(\icmp_ln883_1_reg_666[0]_i_4_n_7 ),
        .I1(p_07_0_i_i_reg_332[5]),
        .I2(p_07_0_i_i_reg_332[6]),
        .I3(p_07_0_i_i_reg_332[3]),
        .I4(p_07_0_i_i_reg_332[4]),
        .O(\icmp_ln883_1_reg_666[0]_i_2_n_7 ));
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    \icmp_ln883_1_reg_666[0]_i_3 
       (.I0(\icmp_ln883_1_reg_666[0]_i_5_n_7 ),
        .I1(\right_curr_V_1_reg_341_reg_n_7_[5] ),
        .I2(\right_curr_V_1_reg_341_reg_n_7_[6] ),
        .I3(\right_curr_V_1_reg_341_reg_n_7_[3] ),
        .I4(\right_curr_V_1_reg_341_reg_n_7_[4] ),
        .O(\icmp_ln883_1_reg_666[0]_i_3_n_7 ));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \icmp_ln883_1_reg_666[0]_i_4 
       (.I0(p_07_0_i_i_reg_332[0]),
        .I1(p_07_0_i_i_reg_332[7]),
        .I2(p_07_0_i_i_reg_332[8]),
        .I3(p_07_0_i_i_reg_332[2]),
        .I4(p_07_0_i_i_reg_332[1]),
        .O(\icmp_ln883_1_reg_666[0]_i_4_n_7 ));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \icmp_ln883_1_reg_666[0]_i_5 
       (.I0(\right_curr_V_1_reg_341_reg_n_7_[0] ),
        .I1(\right_curr_V_1_reg_341_reg_n_7_[7] ),
        .I2(\right_curr_V_1_reg_341_reg_n_7_[8] ),
        .I3(\right_curr_V_1_reg_341_reg_n_7_[2] ),
        .I4(\right_curr_V_1_reg_341_reg_n_7_[1] ),
        .O(\icmp_ln883_1_reg_666[0]_i_5_n_7 ));
  FDRE \icmp_ln883_1_reg_666_reg[0] 
       (.C(ap_clk),
        .CE(add_ln61_reg_6850),
        .D(icmp_ln883_1_fu_474_p2),
        .Q(\icmp_ln883_1_reg_666_reg_n_7_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \icmp_ln883_reg_662[0]_i_1 
       (.I0(\icmp_ln883_reg_662[0]_i_2_n_7 ),
        .I1(internal_length_hist_U_n_21),
        .I2(\icmp_ln883_reg_662[0]_i_3_n_7 ),
        .O(icmp_ln883_fu_468_p2));
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    \icmp_ln883_reg_662[0]_i_2 
       (.I0(\icmp_ln883_reg_662[0]_i_4_n_7 ),
        .I1(p_09_0_i_i_reg_312[5]),
        .I2(p_09_0_i_i_reg_312[6]),
        .I3(p_09_0_i_i_reg_312[3]),
        .I4(p_09_0_i_i_reg_312[4]),
        .O(\icmp_ln883_reg_662[0]_i_2_n_7 ));
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    \icmp_ln883_reg_662[0]_i_3 
       (.I0(\icmp_ln883_reg_662[0]_i_5_n_7 ),
        .I1(left_curr_V_1_reg_321[5]),
        .I2(left_curr_V_1_reg_321[6]),
        .I3(left_curr_V_1_reg_321[3]),
        .I4(left_curr_V_1_reg_321[4]),
        .O(\icmp_ln883_reg_662[0]_i_3_n_7 ));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \icmp_ln883_reg_662[0]_i_4 
       (.I0(p_09_0_i_i_reg_312[0]),
        .I1(p_09_0_i_i_reg_312[7]),
        .I2(p_09_0_i_i_reg_312[8]),
        .I3(p_09_0_i_i_reg_312[2]),
        .I4(p_09_0_i_i_reg_312[1]),
        .O(\icmp_ln883_reg_662[0]_i_4_n_7 ));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \icmp_ln883_reg_662[0]_i_5 
       (.I0(left_curr_V_1_reg_321[0]),
        .I1(left_curr_V_1_reg_321[7]),
        .I2(left_curr_V_1_reg_321[8]),
        .I3(left_curr_V_1_reg_321[2]),
        .I4(left_curr_V_1_reg_321[1]),
        .O(\icmp_ln883_reg_662[0]_i_5_n_7 ));
  FDRE \icmp_ln883_reg_662_reg[0] 
       (.C(ap_clk),
        .CE(add_ln61_reg_6850),
        .D(icmp_ln883_fu_468_p2),
        .Q(icmp_ln883_reg_662),
        .R(1'b0));
  design_1_huffman_encoding_0_1_compute_bit_lengtlbW internal_length_hist_U
       (.E(internal_length_hist_U_n_8),
        .Q({ap_CS_fsm_pp1_stage2,ap_CS_fsm_pp1_stage0,ap_CS_fsm_state2}),
        .\ap_CS_fsm[2]_i_2 ({i_0_i_i_reg_282_reg__0,i_0_i_i_reg_282_reg}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter0(ap_enable_reg_pp1_iter0),
        .ap_enable_reg_pp1_iter1_reg(internal_length_hist_U_n_21),
        .\child_depth_curr_V_1_reg_710_reg[2] (internal_length_hist_U_n_22),
        .\child_depth_curr_V_1_reg_710_reg[3] (internal_length_hist_U_n_23),
        .\child_depth_curr_V_1_reg_710_reg[4] (internal_length_hist_U_n_24),
        .\i_0_i_i_reg_282_reg[3] (internal_length_hist_U_n_9),
        .icmp_ln883_reg_662(icmp_ln883_reg_662),
        .length_histogram_V_d0(length_histogram_V_d0),
        .\p_0106_0_i_i_reg_352_reg[3] (internal_length_hist_U_n_10),
        .\p_0106_0_i_i_reg_352_reg[4] (internal_length_hist_U_n_11),
        .\p_0106_0_i_i_reg_352_reg[5] (ap_enable_reg_pp1_iter1_reg_n_7),
        .p_0_in(compute_bit_length_U0_length_histogram_V_we0),
        .\q0_reg[0] (\zext_ln544_7_reg_670_reg_n_7_[0] ),
        .\q0_reg[0]_0 (\zext_ln544_7_reg_670_reg_n_7_[1] ),
        .\q0_reg[0]_1 (\zext_ln544_7_reg_670_reg_n_7_[2] ),
        .\q0_reg[0]_2 (\zext_ln544_7_reg_670_reg_n_7_[3] ),
        .\q0_reg[0]_3 (\zext_ln544_7_reg_670_reg_n_7_[4] ),
        .\q0_reg[0]_4 (\zext_ln544_7_reg_670_reg_n_7_[5] ),
        .\q0_reg[8] ({internal_length_hist_U_n_25,internal_length_hist_U_n_26,internal_length_hist_U_n_27,internal_length_hist_U_n_28,internal_length_hist_U_n_29,internal_length_hist_U_n_30,internal_length_hist_U_n_31,internal_length_hist_U_n_32,internal_length_hist_U_n_33}),
        .ram_reg(\icmp_ln883_1_reg_666_reg_n_7_[0] ),
        .ram_reg_0(\tmp_reg_652_reg_n_7_[0] ),
        .ram_reg_1(count_V_reg_690),
        .ram_reg_2(\ap_phi_reg_pp1_iter0_phi_ln700_i_i_reg_371_reg_n_7_[0] ),
        .ram_reg_3(\ap_phi_reg_pp1_iter0_phi_ln700_i_i_reg_371_reg_n_7_[1] ),
        .\zext_ln544_7_reg_670_reg[5] (p_0106_0_i_i_reg_352),
        .\zext_ln544_7_reg_670_reg[5]_0 (child_depth_curr_V_1_reg_710));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'h1FE0)) 
    \iptr[0]_i_1__8 
       (.I0(ap_done_reg),
        .I1(Q[2]),
        .I2(compute_bit_length_U0_ap_continue),
        .I3(\iptr_reg[0] ),
        .O(ap_done_reg_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \left_curr_V_1_reg_321[0]_i_1 
       (.I0(left_next_V_reg_612[0]),
        .I1(internal_length_hist_U_n_21),
        .I2(left_next_V_1_reg_715[0]),
        .O(\left_curr_V_1_reg_321[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \left_curr_V_1_reg_321[1]_i_1 
       (.I0(left_next_V_reg_612[1]),
        .I1(internal_length_hist_U_n_21),
        .I2(left_next_V_1_reg_715[1]),
        .O(\left_curr_V_1_reg_321[1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \left_curr_V_1_reg_321[2]_i_1 
       (.I0(left_next_V_reg_612[2]),
        .I1(internal_length_hist_U_n_21),
        .I2(left_next_V_1_reg_715[2]),
        .O(\left_curr_V_1_reg_321[2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \left_curr_V_1_reg_321[3]_i_1 
       (.I0(left_next_V_reg_612[3]),
        .I1(internal_length_hist_U_n_21),
        .I2(left_next_V_1_reg_715[3]),
        .O(\left_curr_V_1_reg_321[3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \left_curr_V_1_reg_321[4]_i_1 
       (.I0(left_next_V_reg_612[4]),
        .I1(internal_length_hist_U_n_21),
        .I2(left_next_V_1_reg_715[4]),
        .O(\left_curr_V_1_reg_321[4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \left_curr_V_1_reg_321[5]_i_1 
       (.I0(left_next_V_reg_612[5]),
        .I1(internal_length_hist_U_n_21),
        .I2(left_next_V_1_reg_715[5]),
        .O(\left_curr_V_1_reg_321[5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \left_curr_V_1_reg_321[6]_i_1 
       (.I0(left_next_V_reg_612[6]),
        .I1(internal_length_hist_U_n_21),
        .I2(left_next_V_1_reg_715[6]),
        .O(\left_curr_V_1_reg_321[6]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \left_curr_V_1_reg_321[7]_i_1 
       (.I0(left_next_V_reg_612[7]),
        .I1(internal_length_hist_U_n_21),
        .I2(left_next_V_1_reg_715[7]),
        .O(\left_curr_V_1_reg_321[7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \left_curr_V_1_reg_321[8]_i_1 
       (.I0(left_next_V_reg_612[8]),
        .I1(internal_length_hist_U_n_21),
        .I2(left_next_V_1_reg_715[8]),
        .O(\left_curr_V_1_reg_321[8]_i_1_n_7 ));
  FDRE \left_curr_V_1_reg_321_reg[0] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_341),
        .D(\left_curr_V_1_reg_321[0]_i_1_n_7 ),
        .Q(left_curr_V_1_reg_321[0]),
        .R(1'b0));
  FDRE \left_curr_V_1_reg_321_reg[1] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_341),
        .D(\left_curr_V_1_reg_321[1]_i_1_n_7 ),
        .Q(left_curr_V_1_reg_321[1]),
        .R(1'b0));
  FDRE \left_curr_V_1_reg_321_reg[2] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_341),
        .D(\left_curr_V_1_reg_321[2]_i_1_n_7 ),
        .Q(left_curr_V_1_reg_321[2]),
        .R(1'b0));
  FDRE \left_curr_V_1_reg_321_reg[3] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_341),
        .D(\left_curr_V_1_reg_321[3]_i_1_n_7 ),
        .Q(left_curr_V_1_reg_321[3]),
        .R(1'b0));
  FDRE \left_curr_V_1_reg_321_reg[4] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_341),
        .D(\left_curr_V_1_reg_321[4]_i_1_n_7 ),
        .Q(left_curr_V_1_reg_321[4]),
        .R(1'b0));
  FDRE \left_curr_V_1_reg_321_reg[5] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_341),
        .D(\left_curr_V_1_reg_321[5]_i_1_n_7 ),
        .Q(left_curr_V_1_reg_321[5]),
        .R(1'b0));
  FDRE \left_curr_V_1_reg_321_reg[6] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_341),
        .D(\left_curr_V_1_reg_321[6]_i_1_n_7 ),
        .Q(left_curr_V_1_reg_321[6]),
        .R(1'b0));
  FDRE \left_curr_V_1_reg_321_reg[7] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_341),
        .D(\left_curr_V_1_reg_321[7]_i_1_n_7 ),
        .Q(left_curr_V_1_reg_321[7]),
        .R(1'b0));
  FDRE \left_curr_V_1_reg_321_reg[8] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_341),
        .D(\left_curr_V_1_reg_321[8]_i_1_n_7 ),
        .Q(left_curr_V_1_reg_321[8]),
        .R(1'b0));
  FDRE \left_curr_V_reg_607_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\left_curr_V_reg_607_reg[8]_0 [0]),
        .Q(left_curr_V_reg_607[0]),
        .R(1'b0));
  FDRE \left_curr_V_reg_607_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\left_curr_V_reg_607_reg[8]_0 [1]),
        .Q(left_curr_V_reg_607[1]),
        .R(1'b0));
  FDRE \left_curr_V_reg_607_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\left_curr_V_reg_607_reg[8]_0 [2]),
        .Q(left_curr_V_reg_607[2]),
        .R(1'b0));
  FDRE \left_curr_V_reg_607_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\left_curr_V_reg_607_reg[8]_0 [3]),
        .Q(left_curr_V_reg_607[3]),
        .R(1'b0));
  FDRE \left_curr_V_reg_607_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\left_curr_V_reg_607_reg[8]_0 [4]),
        .Q(left_curr_V_reg_607[4]),
        .R(1'b0));
  FDRE \left_curr_V_reg_607_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\left_curr_V_reg_607_reg[8]_0 [5]),
        .Q(left_curr_V_reg_607[5]),
        .R(1'b0));
  FDRE \left_curr_V_reg_607_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\left_curr_V_reg_607_reg[8]_0 [6]),
        .Q(left_curr_V_reg_607[6]),
        .R(1'b0));
  FDRE \left_curr_V_reg_607_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\left_curr_V_reg_607_reg[8]_0 [7]),
        .Q(left_curr_V_reg_607[7]),
        .R(1'b0));
  FDRE \left_curr_V_reg_607_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\left_curr_V_reg_607_reg[8]_0 [8]),
        .Q(left_curr_V_reg_607[8]),
        .R(1'b0));
  FDRE \left_next_V_1_reg_715_reg[0] 
       (.C(ap_clk),
        .CE(child_depth_curr_V_1_reg_7100),
        .D(\left_curr_V_reg_607_reg[8]_0 [0]),
        .Q(left_next_V_1_reg_715[0]),
        .R(1'b0));
  FDRE \left_next_V_1_reg_715_reg[1] 
       (.C(ap_clk),
        .CE(child_depth_curr_V_1_reg_7100),
        .D(\left_curr_V_reg_607_reg[8]_0 [1]),
        .Q(left_next_V_1_reg_715[1]),
        .R(1'b0));
  FDRE \left_next_V_1_reg_715_reg[2] 
       (.C(ap_clk),
        .CE(child_depth_curr_V_1_reg_7100),
        .D(\left_curr_V_reg_607_reg[8]_0 [2]),
        .Q(left_next_V_1_reg_715[2]),
        .R(1'b0));
  FDRE \left_next_V_1_reg_715_reg[3] 
       (.C(ap_clk),
        .CE(child_depth_curr_V_1_reg_7100),
        .D(\left_curr_V_reg_607_reg[8]_0 [3]),
        .Q(left_next_V_1_reg_715[3]),
        .R(1'b0));
  FDRE \left_next_V_1_reg_715_reg[4] 
       (.C(ap_clk),
        .CE(child_depth_curr_V_1_reg_7100),
        .D(\left_curr_V_reg_607_reg[8]_0 [4]),
        .Q(left_next_V_1_reg_715[4]),
        .R(1'b0));
  FDRE \left_next_V_1_reg_715_reg[5] 
       (.C(ap_clk),
        .CE(child_depth_curr_V_1_reg_7100),
        .D(\left_curr_V_reg_607_reg[8]_0 [5]),
        .Q(left_next_V_1_reg_715[5]),
        .R(1'b0));
  FDRE \left_next_V_1_reg_715_reg[6] 
       (.C(ap_clk),
        .CE(child_depth_curr_V_1_reg_7100),
        .D(\left_curr_V_reg_607_reg[8]_0 [6]),
        .Q(left_next_V_1_reg_715[6]),
        .R(1'b0));
  FDRE \left_next_V_1_reg_715_reg[7] 
       (.C(ap_clk),
        .CE(child_depth_curr_V_1_reg_7100),
        .D(\left_curr_V_reg_607_reg[8]_0 [7]),
        .Q(left_next_V_1_reg_715[7]),
        .R(1'b0));
  FDRE \left_next_V_1_reg_715_reg[8] 
       (.C(ap_clk),
        .CE(child_depth_curr_V_1_reg_7100),
        .D(\left_curr_V_reg_607_reg[8]_0 [8]),
        .Q(left_next_V_1_reg_715[8]),
        .R(1'b0));
  FDRE \left_next_V_reg_612_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\left_next_V_reg_612_reg[8]_0 [0]),
        .Q(left_next_V_reg_612[0]),
        .R(1'b0));
  FDRE \left_next_V_reg_612_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\left_next_V_reg_612_reg[8]_0 [1]),
        .Q(left_next_V_reg_612[1]),
        .R(1'b0));
  FDRE \left_next_V_reg_612_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\left_next_V_reg_612_reg[8]_0 [2]),
        .Q(left_next_V_reg_612[2]),
        .R(1'b0));
  FDRE \left_next_V_reg_612_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\left_next_V_reg_612_reg[8]_0 [3]),
        .Q(left_next_V_reg_612[3]),
        .R(1'b0));
  FDRE \left_next_V_reg_612_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\left_next_V_reg_612_reg[8]_0 [4]),
        .Q(left_next_V_reg_612[4]),
        .R(1'b0));
  FDRE \left_next_V_reg_612_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\left_next_V_reg_612_reg[8]_0 [5]),
        .Q(left_next_V_reg_612[5]),
        .R(1'b0));
  FDRE \left_next_V_reg_612_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\left_next_V_reg_612_reg[8]_0 [6]),
        .Q(left_next_V_reg_612[6]),
        .R(1'b0));
  FDRE \left_next_V_reg_612_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\left_next_V_reg_612_reg[8]_0 [7]),
        .Q(left_next_V_reg_612[7]),
        .R(1'b0));
  FDRE \left_next_V_reg_612_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\left_next_V_reg_612_reg[8]_0 [8]),
        .Q(left_next_V_reg_612[8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \length_V_reg_656[0]_i_1 
       (.I0(p_0106_0_i_i_reg_352[0]),
        .I1(internal_length_hist_U_n_21),
        .I2(child_depth_curr_V_1_reg_710[0]),
        .O(zext_ln544_7_fu_480_p1[0]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'h606F6F60)) 
    \length_V_reg_656[1]_i_1 
       (.I0(p_0106_0_i_i_reg_352[0]),
        .I1(p_0106_0_i_i_reg_352[1]),
        .I2(internal_length_hist_U_n_21),
        .I3(child_depth_curr_V_1_reg_710[0]),
        .I4(child_depth_curr_V_1_reg_710[1]),
        .O(zext_ln544_7_fu_480_p1[1]));
  LUT5 #(
    .INIT(32'h78FF7800)) 
    \length_V_reg_656[2]_i_1 
       (.I0(p_0106_0_i_i_reg_352[1]),
        .I1(p_0106_0_i_i_reg_352[0]),
        .I2(p_0106_0_i_i_reg_352[2]),
        .I3(internal_length_hist_U_n_21),
        .I4(\length_V_reg_656[2]_i_2_n_7 ),
        .O(zext_ln544_7_fu_480_p1[2]));
  LUT3 #(
    .INIT(8'h78)) 
    \length_V_reg_656[2]_i_2 
       (.I0(child_depth_curr_V_1_reg_710[1]),
        .I1(child_depth_curr_V_1_reg_710[0]),
        .I2(child_depth_curr_V_1_reg_710[2]),
        .O(\length_V_reg_656[2]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'h7F80FFFF7F800000)) 
    \length_V_reg_656[3]_i_1 
       (.I0(p_0106_0_i_i_reg_352[2]),
        .I1(p_0106_0_i_i_reg_352[0]),
        .I2(p_0106_0_i_i_reg_352[1]),
        .I3(p_0106_0_i_i_reg_352[3]),
        .I4(internal_length_hist_U_n_21),
        .I5(internal_length_hist_U_n_22),
        .O(zext_ln544_7_fu_480_p1[3]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \length_V_reg_656[4]_i_1 
       (.I0(internal_length_hist_U_n_10),
        .I1(internal_length_hist_U_n_21),
        .I2(internal_length_hist_U_n_23),
        .O(zext_ln544_7_fu_480_p1[4]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \length_V_reg_656[5]_i_1 
       (.I0(internal_length_hist_U_n_11),
        .I1(internal_length_hist_U_n_21),
        .I2(internal_length_hist_U_n_24),
        .O(zext_ln544_7_fu_480_p1[5]));
  FDRE \length_V_reg_656_reg[0] 
       (.C(ap_clk),
        .CE(add_ln61_reg_6850),
        .D(zext_ln544_7_fu_480_p1[0]),
        .Q(length_V_reg_656[0]),
        .R(1'b0));
  FDRE \length_V_reg_656_reg[1] 
       (.C(ap_clk),
        .CE(add_ln61_reg_6850),
        .D(zext_ln544_7_fu_480_p1[1]),
        .Q(length_V_reg_656[1]),
        .R(1'b0));
  FDRE \length_V_reg_656_reg[2] 
       (.C(ap_clk),
        .CE(add_ln61_reg_6850),
        .D(zext_ln544_7_fu_480_p1[2]),
        .Q(length_V_reg_656[2]),
        .R(1'b0));
  FDRE \length_V_reg_656_reg[3] 
       (.C(ap_clk),
        .CE(add_ln61_reg_6850),
        .D(zext_ln544_7_fu_480_p1[3]),
        .Q(length_V_reg_656[3]),
        .R(1'b0));
  FDRE \length_V_reg_656_reg[4] 
       (.C(ap_clk),
        .CE(add_ln61_reg_6850),
        .D(zext_ln544_7_fu_480_p1[4]),
        .Q(length_V_reg_656[4]),
        .R(1'b0));
  FDRE \length_V_reg_656_reg[5] 
       (.C(ap_clk),
        .CE(add_ln61_reg_6850),
        .D(zext_ln544_7_fu_480_p1[5]),
        .Q(length_V_reg_656[5]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \op2_assign_reg_361[0]_i_1 
       (.I0(\i_reg_560_reg_n_7_[0] ),
        .I1(internal_length_hist_U_n_21),
        .I2(i_6_reg_725[0]),
        .O(\op2_assign_reg_361[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \op2_assign_reg_361[10]_i_1 
       (.I0(i_6_reg_725[10]),
        .I1(internal_length_hist_U_n_21),
        .O(\op2_assign_reg_361[10]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \op2_assign_reg_361[11]_i_1 
       (.I0(i_6_reg_725[11]),
        .I1(internal_length_hist_U_n_21),
        .O(\op2_assign_reg_361[11]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \op2_assign_reg_361[12]_i_1 
       (.I0(i_6_reg_725[12]),
        .I1(internal_length_hist_U_n_21),
        .O(\op2_assign_reg_361[12]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \op2_assign_reg_361[13]_i_1 
       (.I0(i_6_reg_725[13]),
        .I1(internal_length_hist_U_n_21),
        .O(\op2_assign_reg_361[13]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \op2_assign_reg_361[14]_i_1 
       (.I0(i_6_reg_725[14]),
        .I1(internal_length_hist_U_n_21),
        .O(\op2_assign_reg_361[14]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \op2_assign_reg_361[15]_i_1 
       (.I0(i_6_reg_725[15]),
        .I1(internal_length_hist_U_n_21),
        .O(\op2_assign_reg_361[15]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \op2_assign_reg_361[16]_i_1 
       (.I0(i_6_reg_725[16]),
        .I1(internal_length_hist_U_n_21),
        .O(\op2_assign_reg_361[16]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \op2_assign_reg_361[17]_i_1 
       (.I0(i_6_reg_725[17]),
        .I1(internal_length_hist_U_n_21),
        .O(\op2_assign_reg_361[17]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \op2_assign_reg_361[18]_i_1 
       (.I0(i_6_reg_725[18]),
        .I1(internal_length_hist_U_n_21),
        .O(\op2_assign_reg_361[18]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \op2_assign_reg_361[19]_i_1 
       (.I0(i_6_reg_725[19]),
        .I1(internal_length_hist_U_n_21),
        .O(\op2_assign_reg_361[19]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \op2_assign_reg_361[1]_i_1 
       (.I0(\i_reg_560_reg_n_7_[1] ),
        .I1(internal_length_hist_U_n_21),
        .I2(i_6_reg_725[1]),
        .O(\op2_assign_reg_361[1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \op2_assign_reg_361[20]_i_1 
       (.I0(i_6_reg_725[20]),
        .I1(internal_length_hist_U_n_21),
        .O(\op2_assign_reg_361[20]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \op2_assign_reg_361[21]_i_1 
       (.I0(i_6_reg_725[21]),
        .I1(internal_length_hist_U_n_21),
        .O(\op2_assign_reg_361[21]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \op2_assign_reg_361[22]_i_1 
       (.I0(i_6_reg_725[22]),
        .I1(internal_length_hist_U_n_21),
        .O(\op2_assign_reg_361[22]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \op2_assign_reg_361[23]_i_1 
       (.I0(i_6_reg_725[23]),
        .I1(internal_length_hist_U_n_21),
        .O(\op2_assign_reg_361[23]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \op2_assign_reg_361[24]_i_1 
       (.I0(i_6_reg_725[24]),
        .I1(internal_length_hist_U_n_21),
        .O(\op2_assign_reg_361[24]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \op2_assign_reg_361[25]_i_1 
       (.I0(i_6_reg_725[25]),
        .I1(internal_length_hist_U_n_21),
        .O(\op2_assign_reg_361[25]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \op2_assign_reg_361[26]_i_1 
       (.I0(i_6_reg_725[26]),
        .I1(internal_length_hist_U_n_21),
        .O(\op2_assign_reg_361[26]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \op2_assign_reg_361[27]_i_1 
       (.I0(i_6_reg_725[27]),
        .I1(internal_length_hist_U_n_21),
        .O(\op2_assign_reg_361[27]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \op2_assign_reg_361[28]_i_1 
       (.I0(i_6_reg_725[28]),
        .I1(internal_length_hist_U_n_21),
        .O(\op2_assign_reg_361[28]_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \op2_assign_reg_361[29]_i_1 
       (.I0(i_6_reg_725[29]),
        .I1(internal_length_hist_U_n_21),
        .O(\op2_assign_reg_361[29]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \op2_assign_reg_361[2]_i_1 
       (.I0(\i_reg_560_reg_n_7_[2] ),
        .I1(internal_length_hist_U_n_21),
        .I2(i_6_reg_725[2]),
        .O(\op2_assign_reg_361[2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \op2_assign_reg_361[30]_i_1 
       (.I0(i_6_reg_725[30]),
        .I1(internal_length_hist_U_n_21),
        .O(\op2_assign_reg_361[30]_i_1_n_7 ));
  LUT3 #(
    .INIT(8'h80)) 
    \op2_assign_reg_361[31]_i_1 
       (.I0(\i_reg_560_reg_n_7_[9] ),
        .I1(internal_length_hist_U_n_21),
        .I2(ap_CS_fsm_state8),
        .O(\op2_assign_reg_361[31]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \op2_assign_reg_361[31]_i_2 
       (.I0(i_6_reg_725[31]),
        .I1(internal_length_hist_U_n_21),
        .O(\op2_assign_reg_361[31]_i_2_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \op2_assign_reg_361[3]_i_1 
       (.I0(\i_reg_560_reg_n_7_[3] ),
        .I1(internal_length_hist_U_n_21),
        .I2(i_6_reg_725[3]),
        .O(\op2_assign_reg_361[3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \op2_assign_reg_361[4]_i_1 
       (.I0(\i_reg_560_reg_n_7_[4] ),
        .I1(internal_length_hist_U_n_21),
        .I2(i_6_reg_725[4]),
        .O(\op2_assign_reg_361[4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \op2_assign_reg_361[5]_i_1 
       (.I0(\i_reg_560_reg_n_7_[5] ),
        .I1(internal_length_hist_U_n_21),
        .I2(i_6_reg_725[5]),
        .O(\op2_assign_reg_361[5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \op2_assign_reg_361[6]_i_1 
       (.I0(\i_reg_560_reg_n_7_[6] ),
        .I1(internal_length_hist_U_n_21),
        .I2(i_6_reg_725[6]),
        .O(\op2_assign_reg_361[6]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \op2_assign_reg_361[7]_i_1 
       (.I0(\i_reg_560_reg_n_7_[7] ),
        .I1(internal_length_hist_U_n_21),
        .I2(i_6_reg_725[7]),
        .O(\op2_assign_reg_361[7]_i_1_n_7 ));
  LUT2 #(
    .INIT(4'hB)) 
    \op2_assign_reg_361[8]_i_1 
       (.I0(ap_CS_fsm_state8),
        .I1(internal_length_hist_U_n_21),
        .O(right_curr_V_1_reg_341));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \op2_assign_reg_361[8]_i_2 
       (.I0(\i_reg_560_reg_n_7_[8] ),
        .I1(internal_length_hist_U_n_21),
        .I2(i_6_reg_725[8]),
        .O(\op2_assign_reg_361[8]_i_2_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \op2_assign_reg_361[9]_i_1 
       (.I0(i_6_reg_725[9]),
        .I1(internal_length_hist_U_n_21),
        .O(\op2_assign_reg_361[9]_i_1_n_7 ));
  FDRE \op2_assign_reg_361_reg[0] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_341),
        .D(\op2_assign_reg_361[0]_i_1_n_7 ),
        .Q(\op2_assign_reg_361_reg_n_7_[0] ),
        .R(1'b0));
  FDSE \op2_assign_reg_361_reg[10] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_341),
        .D(\op2_assign_reg_361[10]_i_1_n_7 ),
        .Q(\op2_assign_reg_361_reg_n_7_[10] ),
        .S(\op2_assign_reg_361[31]_i_1_n_7 ));
  FDSE \op2_assign_reg_361_reg[11] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_341),
        .D(\op2_assign_reg_361[11]_i_1_n_7 ),
        .Q(\op2_assign_reg_361_reg_n_7_[11] ),
        .S(\op2_assign_reg_361[31]_i_1_n_7 ));
  FDSE \op2_assign_reg_361_reg[12] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_341),
        .D(\op2_assign_reg_361[12]_i_1_n_7 ),
        .Q(\op2_assign_reg_361_reg_n_7_[12] ),
        .S(\op2_assign_reg_361[31]_i_1_n_7 ));
  FDSE \op2_assign_reg_361_reg[13] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_341),
        .D(\op2_assign_reg_361[13]_i_1_n_7 ),
        .Q(\op2_assign_reg_361_reg_n_7_[13] ),
        .S(\op2_assign_reg_361[31]_i_1_n_7 ));
  FDSE \op2_assign_reg_361_reg[14] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_341),
        .D(\op2_assign_reg_361[14]_i_1_n_7 ),
        .Q(\op2_assign_reg_361_reg_n_7_[14] ),
        .S(\op2_assign_reg_361[31]_i_1_n_7 ));
  FDSE \op2_assign_reg_361_reg[15] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_341),
        .D(\op2_assign_reg_361[15]_i_1_n_7 ),
        .Q(\op2_assign_reg_361_reg_n_7_[15] ),
        .S(\op2_assign_reg_361[31]_i_1_n_7 ));
  FDSE \op2_assign_reg_361_reg[16] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_341),
        .D(\op2_assign_reg_361[16]_i_1_n_7 ),
        .Q(\op2_assign_reg_361_reg_n_7_[16] ),
        .S(\op2_assign_reg_361[31]_i_1_n_7 ));
  FDSE \op2_assign_reg_361_reg[17] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_341),
        .D(\op2_assign_reg_361[17]_i_1_n_7 ),
        .Q(\op2_assign_reg_361_reg_n_7_[17] ),
        .S(\op2_assign_reg_361[31]_i_1_n_7 ));
  FDSE \op2_assign_reg_361_reg[18] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_341),
        .D(\op2_assign_reg_361[18]_i_1_n_7 ),
        .Q(\op2_assign_reg_361_reg_n_7_[18] ),
        .S(\op2_assign_reg_361[31]_i_1_n_7 ));
  FDSE \op2_assign_reg_361_reg[19] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_341),
        .D(\op2_assign_reg_361[19]_i_1_n_7 ),
        .Q(\op2_assign_reg_361_reg_n_7_[19] ),
        .S(\op2_assign_reg_361[31]_i_1_n_7 ));
  FDRE \op2_assign_reg_361_reg[1] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_341),
        .D(\op2_assign_reg_361[1]_i_1_n_7 ),
        .Q(\op2_assign_reg_361_reg_n_7_[1] ),
        .R(1'b0));
  FDSE \op2_assign_reg_361_reg[20] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_341),
        .D(\op2_assign_reg_361[20]_i_1_n_7 ),
        .Q(\op2_assign_reg_361_reg_n_7_[20] ),
        .S(\op2_assign_reg_361[31]_i_1_n_7 ));
  FDSE \op2_assign_reg_361_reg[21] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_341),
        .D(\op2_assign_reg_361[21]_i_1_n_7 ),
        .Q(\op2_assign_reg_361_reg_n_7_[21] ),
        .S(\op2_assign_reg_361[31]_i_1_n_7 ));
  FDSE \op2_assign_reg_361_reg[22] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_341),
        .D(\op2_assign_reg_361[22]_i_1_n_7 ),
        .Q(\op2_assign_reg_361_reg_n_7_[22] ),
        .S(\op2_assign_reg_361[31]_i_1_n_7 ));
  FDSE \op2_assign_reg_361_reg[23] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_341),
        .D(\op2_assign_reg_361[23]_i_1_n_7 ),
        .Q(\op2_assign_reg_361_reg_n_7_[23] ),
        .S(\op2_assign_reg_361[31]_i_1_n_7 ));
  FDSE \op2_assign_reg_361_reg[24] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_341),
        .D(\op2_assign_reg_361[24]_i_1_n_7 ),
        .Q(\op2_assign_reg_361_reg_n_7_[24] ),
        .S(\op2_assign_reg_361[31]_i_1_n_7 ));
  FDSE \op2_assign_reg_361_reg[25] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_341),
        .D(\op2_assign_reg_361[25]_i_1_n_7 ),
        .Q(\op2_assign_reg_361_reg_n_7_[25] ),
        .S(\op2_assign_reg_361[31]_i_1_n_7 ));
  FDSE \op2_assign_reg_361_reg[26] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_341),
        .D(\op2_assign_reg_361[26]_i_1_n_7 ),
        .Q(\op2_assign_reg_361_reg_n_7_[26] ),
        .S(\op2_assign_reg_361[31]_i_1_n_7 ));
  FDSE \op2_assign_reg_361_reg[27] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_341),
        .D(\op2_assign_reg_361[27]_i_1_n_7 ),
        .Q(\op2_assign_reg_361_reg_n_7_[27] ),
        .S(\op2_assign_reg_361[31]_i_1_n_7 ));
  FDSE \op2_assign_reg_361_reg[28] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_341),
        .D(\op2_assign_reg_361[28]_i_1_n_7 ),
        .Q(\op2_assign_reg_361_reg_n_7_[28] ),
        .S(\op2_assign_reg_361[31]_i_1_n_7 ));
  FDSE \op2_assign_reg_361_reg[29] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_341),
        .D(\op2_assign_reg_361[29]_i_1_n_7 ),
        .Q(\op2_assign_reg_361_reg_n_7_[29] ),
        .S(\op2_assign_reg_361[31]_i_1_n_7 ));
  FDRE \op2_assign_reg_361_reg[2] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_341),
        .D(\op2_assign_reg_361[2]_i_1_n_7 ),
        .Q(\op2_assign_reg_361_reg_n_7_[2] ),
        .R(1'b0));
  FDSE \op2_assign_reg_361_reg[30] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_341),
        .D(\op2_assign_reg_361[30]_i_1_n_7 ),
        .Q(\op2_assign_reg_361_reg_n_7_[30] ),
        .S(\op2_assign_reg_361[31]_i_1_n_7 ));
  FDSE \op2_assign_reg_361_reg[31] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_341),
        .D(\op2_assign_reg_361[31]_i_2_n_7 ),
        .Q(\op2_assign_reg_361_reg_n_7_[31] ),
        .S(\op2_assign_reg_361[31]_i_1_n_7 ));
  FDRE \op2_assign_reg_361_reg[3] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_341),
        .D(\op2_assign_reg_361[3]_i_1_n_7 ),
        .Q(\op2_assign_reg_361_reg_n_7_[3] ),
        .R(1'b0));
  FDRE \op2_assign_reg_361_reg[4] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_341),
        .D(\op2_assign_reg_361[4]_i_1_n_7 ),
        .Q(\op2_assign_reg_361_reg_n_7_[4] ),
        .R(1'b0));
  FDRE \op2_assign_reg_361_reg[5] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_341),
        .D(\op2_assign_reg_361[5]_i_1_n_7 ),
        .Q(\op2_assign_reg_361_reg_n_7_[5] ),
        .R(1'b0));
  FDRE \op2_assign_reg_361_reg[6] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_341),
        .D(\op2_assign_reg_361[6]_i_1_n_7 ),
        .Q(\op2_assign_reg_361_reg_n_7_[6] ),
        .R(1'b0));
  FDRE \op2_assign_reg_361_reg[7] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_341),
        .D(\op2_assign_reg_361[7]_i_1_n_7 ),
        .Q(\op2_assign_reg_361_reg_n_7_[7] ),
        .R(1'b0));
  FDRE \op2_assign_reg_361_reg[8] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_341),
        .D(\op2_assign_reg_361[8]_i_2_n_7 ),
        .Q(\op2_assign_reg_361_reg_n_7_[8] ),
        .R(1'b0));
  FDSE \op2_assign_reg_361_reg[9] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_341),
        .D(\op2_assign_reg_361[9]_i_1_n_7 ),
        .Q(\op2_assign_reg_361_reg_n_7_[9] ),
        .S(\op2_assign_reg_361[31]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0104_0_i_i_reg_303[0]_i_1 
       (.I0(\parent_next_V_reg_601_reg_n_7_[0] ),
        .I1(internal_length_hist_U_n_21),
        .I2(\reg_384_reg_n_7_[0] ),
        .O(\p_0104_0_i_i_reg_303[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0104_0_i_i_reg_303[1]_i_1 
       (.I0(\parent_next_V_reg_601_reg_n_7_[1] ),
        .I1(internal_length_hist_U_n_21),
        .I2(\reg_384_reg_n_7_[1] ),
        .O(\p_0104_0_i_i_reg_303[1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0104_0_i_i_reg_303[2]_i_1 
       (.I0(\parent_next_V_reg_601_reg_n_7_[2] ),
        .I1(internal_length_hist_U_n_21),
        .I2(\reg_384_reg_n_7_[2] ),
        .O(\p_0104_0_i_i_reg_303[2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0104_0_i_i_reg_303[3]_i_1 
       (.I0(\parent_next_V_reg_601_reg_n_7_[3] ),
        .I1(internal_length_hist_U_n_21),
        .I2(\reg_384_reg_n_7_[3] ),
        .O(\p_0104_0_i_i_reg_303[3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0104_0_i_i_reg_303[4]_i_1 
       (.I0(\parent_next_V_reg_601_reg_n_7_[4] ),
        .I1(internal_length_hist_U_n_21),
        .I2(\reg_384_reg_n_7_[4] ),
        .O(\p_0104_0_i_i_reg_303[4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0104_0_i_i_reg_303[5]_i_1 
       (.I0(\parent_next_V_reg_601_reg_n_7_[5] ),
        .I1(internal_length_hist_U_n_21),
        .I2(\reg_384_reg_n_7_[5] ),
        .O(\p_0104_0_i_i_reg_303[5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0104_0_i_i_reg_303[6]_i_1 
       (.I0(\parent_next_V_reg_601_reg_n_7_[6] ),
        .I1(internal_length_hist_U_n_21),
        .I2(\reg_384_reg_n_7_[6] ),
        .O(\p_0104_0_i_i_reg_303[6]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0104_0_i_i_reg_303[7]_i_1 
       (.I0(\parent_next_V_reg_601_reg_n_7_[7] ),
        .I1(internal_length_hist_U_n_21),
        .I2(\reg_384_reg_n_7_[7] ),
        .O(\p_0104_0_i_i_reg_303[7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0104_0_i_i_reg_303[8]_i_1 
       (.I0(\parent_next_V_reg_601_reg_n_7_[8] ),
        .I1(internal_length_hist_U_n_21),
        .I2(\reg_384_reg_n_7_[8] ),
        .O(\p_0104_0_i_i_reg_303[8]_i_1_n_7 ));
  FDRE \p_0104_0_i_i_reg_303_reg[0] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_341),
        .D(\p_0104_0_i_i_reg_303[0]_i_1_n_7 ),
        .Q(p_0104_0_i_i_reg_303[0]),
        .R(1'b0));
  FDRE \p_0104_0_i_i_reg_303_reg[1] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_341),
        .D(\p_0104_0_i_i_reg_303[1]_i_1_n_7 ),
        .Q(p_0104_0_i_i_reg_303[1]),
        .R(1'b0));
  FDRE \p_0104_0_i_i_reg_303_reg[2] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_341),
        .D(\p_0104_0_i_i_reg_303[2]_i_1_n_7 ),
        .Q(p_0104_0_i_i_reg_303[2]),
        .R(1'b0));
  FDRE \p_0104_0_i_i_reg_303_reg[3] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_341),
        .D(\p_0104_0_i_i_reg_303[3]_i_1_n_7 ),
        .Q(p_0104_0_i_i_reg_303[3]),
        .R(1'b0));
  FDRE \p_0104_0_i_i_reg_303_reg[4] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_341),
        .D(\p_0104_0_i_i_reg_303[4]_i_1_n_7 ),
        .Q(p_0104_0_i_i_reg_303[4]),
        .R(1'b0));
  FDRE \p_0104_0_i_i_reg_303_reg[5] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_341),
        .D(\p_0104_0_i_i_reg_303[5]_i_1_n_7 ),
        .Q(p_0104_0_i_i_reg_303[5]),
        .R(1'b0));
  FDRE \p_0104_0_i_i_reg_303_reg[6] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_341),
        .D(\p_0104_0_i_i_reg_303[6]_i_1_n_7 ),
        .Q(p_0104_0_i_i_reg_303[6]),
        .R(1'b0));
  FDRE \p_0104_0_i_i_reg_303_reg[7] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_341),
        .D(\p_0104_0_i_i_reg_303[7]_i_1_n_7 ),
        .Q(p_0104_0_i_i_reg_303[7]),
        .R(1'b0));
  FDRE \p_0104_0_i_i_reg_303_reg[8] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_341),
        .D(\p_0104_0_i_i_reg_303[8]_i_1_n_7 ),
        .Q(p_0104_0_i_i_reg_303[8]),
        .R(1'b0));
  FDRE \p_0106_0_i_i_reg_352_reg[0] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_341),
        .D(child_depth_V_U_n_18),
        .Q(p_0106_0_i_i_reg_352[0]),
        .R(1'b0));
  FDRE \p_0106_0_i_i_reg_352_reg[1] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_341),
        .D(child_depth_V_U_n_17),
        .Q(p_0106_0_i_i_reg_352[1]),
        .R(1'b0));
  FDRE \p_0106_0_i_i_reg_352_reg[2] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_341),
        .D(child_depth_V_U_n_16),
        .Q(p_0106_0_i_i_reg_352[2]),
        .R(1'b0));
  FDRE \p_0106_0_i_i_reg_352_reg[3] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_341),
        .D(child_depth_V_U_n_15),
        .Q(p_0106_0_i_i_reg_352[3]),
        .R(1'b0));
  FDRE \p_0106_0_i_i_reg_352_reg[4] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_341),
        .D(child_depth_V_U_n_14),
        .Q(p_0106_0_i_i_reg_352[4]),
        .R(1'b0));
  FDRE \p_0106_0_i_i_reg_352_reg[5] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_341),
        .D(child_depth_V_U_n_13),
        .Q(p_0106_0_i_i_reg_352[5]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_07_0_i_i_reg_332[0]_i_1 
       (.I0(right_curr_V_reg_617[0]),
        .I1(internal_length_hist_U_n_21),
        .I2(\right_curr_V_1_reg_341_reg_n_7_[0] ),
        .O(\p_07_0_i_i_reg_332[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_07_0_i_i_reg_332[1]_i_1 
       (.I0(right_curr_V_reg_617[1]),
        .I1(internal_length_hist_U_n_21),
        .I2(\right_curr_V_1_reg_341_reg_n_7_[1] ),
        .O(\p_07_0_i_i_reg_332[1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_07_0_i_i_reg_332[2]_i_1 
       (.I0(right_curr_V_reg_617[2]),
        .I1(internal_length_hist_U_n_21),
        .I2(\right_curr_V_1_reg_341_reg_n_7_[2] ),
        .O(\p_07_0_i_i_reg_332[2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_07_0_i_i_reg_332[3]_i_1 
       (.I0(right_curr_V_reg_617[3]),
        .I1(internal_length_hist_U_n_21),
        .I2(\right_curr_V_1_reg_341_reg_n_7_[3] ),
        .O(\p_07_0_i_i_reg_332[3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_07_0_i_i_reg_332[4]_i_1 
       (.I0(right_curr_V_reg_617[4]),
        .I1(internal_length_hist_U_n_21),
        .I2(\right_curr_V_1_reg_341_reg_n_7_[4] ),
        .O(\p_07_0_i_i_reg_332[4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_07_0_i_i_reg_332[5]_i_1 
       (.I0(right_curr_V_reg_617[5]),
        .I1(internal_length_hist_U_n_21),
        .I2(\right_curr_V_1_reg_341_reg_n_7_[5] ),
        .O(\p_07_0_i_i_reg_332[5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_07_0_i_i_reg_332[6]_i_1 
       (.I0(right_curr_V_reg_617[6]),
        .I1(internal_length_hist_U_n_21),
        .I2(\right_curr_V_1_reg_341_reg_n_7_[6] ),
        .O(\p_07_0_i_i_reg_332[6]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_07_0_i_i_reg_332[7]_i_1 
       (.I0(right_curr_V_reg_617[7]),
        .I1(internal_length_hist_U_n_21),
        .I2(\right_curr_V_1_reg_341_reg_n_7_[7] ),
        .O(\p_07_0_i_i_reg_332[7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_07_0_i_i_reg_332[8]_i_1 
       (.I0(right_curr_V_reg_617[8]),
        .I1(internal_length_hist_U_n_21),
        .I2(\right_curr_V_1_reg_341_reg_n_7_[8] ),
        .O(\p_07_0_i_i_reg_332[8]_i_1_n_7 ));
  FDRE \p_07_0_i_i_reg_332_reg[0] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_341),
        .D(\p_07_0_i_i_reg_332[0]_i_1_n_7 ),
        .Q(p_07_0_i_i_reg_332[0]),
        .R(1'b0));
  FDRE \p_07_0_i_i_reg_332_reg[1] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_341),
        .D(\p_07_0_i_i_reg_332[1]_i_1_n_7 ),
        .Q(p_07_0_i_i_reg_332[1]),
        .R(1'b0));
  FDRE \p_07_0_i_i_reg_332_reg[2] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_341),
        .D(\p_07_0_i_i_reg_332[2]_i_1_n_7 ),
        .Q(p_07_0_i_i_reg_332[2]),
        .R(1'b0));
  FDRE \p_07_0_i_i_reg_332_reg[3] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_341),
        .D(\p_07_0_i_i_reg_332[3]_i_1_n_7 ),
        .Q(p_07_0_i_i_reg_332[3]),
        .R(1'b0));
  FDRE \p_07_0_i_i_reg_332_reg[4] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_341),
        .D(\p_07_0_i_i_reg_332[4]_i_1_n_7 ),
        .Q(p_07_0_i_i_reg_332[4]),
        .R(1'b0));
  FDRE \p_07_0_i_i_reg_332_reg[5] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_341),
        .D(\p_07_0_i_i_reg_332[5]_i_1_n_7 ),
        .Q(p_07_0_i_i_reg_332[5]),
        .R(1'b0));
  FDRE \p_07_0_i_i_reg_332_reg[6] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_341),
        .D(\p_07_0_i_i_reg_332[6]_i_1_n_7 ),
        .Q(p_07_0_i_i_reg_332[6]),
        .R(1'b0));
  FDRE \p_07_0_i_i_reg_332_reg[7] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_341),
        .D(\p_07_0_i_i_reg_332[7]_i_1_n_7 ),
        .Q(p_07_0_i_i_reg_332[7]),
        .R(1'b0));
  FDRE \p_07_0_i_i_reg_332_reg[8] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_341),
        .D(\p_07_0_i_i_reg_332[8]_i_1_n_7 ),
        .Q(p_07_0_i_i_reg_332[8]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBAAA)) 
    \p_097_0_i_i_reg_293[5]_i_1 
       (.I0(ap_CS_fsm_state8),
        .I1(tmp_reg_652_pp1_iter1_reg),
        .I2(ap_enable_reg_pp1_iter1_reg_n_7),
        .I3(ap_CS_fsm_pp1_stage1),
        .O(\p_097_0_i_i_reg_293[5]_i_1_n_7 ));
  FDRE \p_097_0_i_i_reg_293_reg[0] 
       (.C(ap_clk),
        .CE(\p_097_0_i_i_reg_293[5]_i_1_n_7 ),
        .D(child_depth_V_U_n_24),
        .Q(p_097_0_i_i_reg_293[0]),
        .R(1'b0));
  FDRE \p_097_0_i_i_reg_293_reg[1] 
       (.C(ap_clk),
        .CE(\p_097_0_i_i_reg_293[5]_i_1_n_7 ),
        .D(child_depth_V_U_n_23),
        .Q(p_097_0_i_i_reg_293[1]),
        .R(1'b0));
  FDRE \p_097_0_i_i_reg_293_reg[2] 
       (.C(ap_clk),
        .CE(\p_097_0_i_i_reg_293[5]_i_1_n_7 ),
        .D(child_depth_V_U_n_22),
        .Q(p_097_0_i_i_reg_293[2]),
        .R(1'b0));
  FDRE \p_097_0_i_i_reg_293_reg[3] 
       (.C(ap_clk),
        .CE(\p_097_0_i_i_reg_293[5]_i_1_n_7 ),
        .D(child_depth_V_U_n_21),
        .Q(p_097_0_i_i_reg_293[3]),
        .R(1'b0));
  FDRE \p_097_0_i_i_reg_293_reg[4] 
       (.C(ap_clk),
        .CE(\p_097_0_i_i_reg_293[5]_i_1_n_7 ),
        .D(child_depth_V_U_n_20),
        .Q(p_097_0_i_i_reg_293[4]),
        .R(1'b0));
  FDRE \p_097_0_i_i_reg_293_reg[5] 
       (.C(ap_clk),
        .CE(\p_097_0_i_i_reg_293[5]_i_1_n_7 ),
        .D(child_depth_V_U_n_19),
        .Q(p_097_0_i_i_reg_293[5]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_09_0_i_i_reg_312[0]_i_1 
       (.I0(left_curr_V_reg_607[0]),
        .I1(internal_length_hist_U_n_21),
        .I2(left_curr_V_1_reg_321[0]),
        .O(\p_09_0_i_i_reg_312[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_09_0_i_i_reg_312[1]_i_1 
       (.I0(left_curr_V_reg_607[1]),
        .I1(internal_length_hist_U_n_21),
        .I2(left_curr_V_1_reg_321[1]),
        .O(\p_09_0_i_i_reg_312[1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_09_0_i_i_reg_312[2]_i_1 
       (.I0(left_curr_V_reg_607[2]),
        .I1(internal_length_hist_U_n_21),
        .I2(left_curr_V_1_reg_321[2]),
        .O(\p_09_0_i_i_reg_312[2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_09_0_i_i_reg_312[3]_i_1 
       (.I0(left_curr_V_reg_607[3]),
        .I1(internal_length_hist_U_n_21),
        .I2(left_curr_V_1_reg_321[3]),
        .O(\p_09_0_i_i_reg_312[3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_09_0_i_i_reg_312[4]_i_1 
       (.I0(left_curr_V_reg_607[4]),
        .I1(internal_length_hist_U_n_21),
        .I2(left_curr_V_1_reg_321[4]),
        .O(\p_09_0_i_i_reg_312[4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_09_0_i_i_reg_312[5]_i_1 
       (.I0(left_curr_V_reg_607[5]),
        .I1(internal_length_hist_U_n_21),
        .I2(left_curr_V_1_reg_321[5]),
        .O(\p_09_0_i_i_reg_312[5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_09_0_i_i_reg_312[6]_i_1 
       (.I0(left_curr_V_reg_607[6]),
        .I1(internal_length_hist_U_n_21),
        .I2(left_curr_V_1_reg_321[6]),
        .O(\p_09_0_i_i_reg_312[6]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_09_0_i_i_reg_312[7]_i_1 
       (.I0(left_curr_V_reg_607[7]),
        .I1(internal_length_hist_U_n_21),
        .I2(left_curr_V_1_reg_321[7]),
        .O(\p_09_0_i_i_reg_312[7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_09_0_i_i_reg_312[8]_i_1 
       (.I0(left_curr_V_reg_607[8]),
        .I1(internal_length_hist_U_n_21),
        .I2(left_curr_V_1_reg_321[8]),
        .O(\p_09_0_i_i_reg_312[8]_i_1_n_7 ));
  FDRE \p_09_0_i_i_reg_312_reg[0] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_341),
        .D(\p_09_0_i_i_reg_312[0]_i_1_n_7 ),
        .Q(p_09_0_i_i_reg_312[0]),
        .R(1'b0));
  FDRE \p_09_0_i_i_reg_312_reg[1] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_341),
        .D(\p_09_0_i_i_reg_312[1]_i_1_n_7 ),
        .Q(p_09_0_i_i_reg_312[1]),
        .R(1'b0));
  FDRE \p_09_0_i_i_reg_312_reg[2] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_341),
        .D(\p_09_0_i_i_reg_312[2]_i_1_n_7 ),
        .Q(p_09_0_i_i_reg_312[2]),
        .R(1'b0));
  FDRE \p_09_0_i_i_reg_312_reg[3] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_341),
        .D(\p_09_0_i_i_reg_312[3]_i_1_n_7 ),
        .Q(p_09_0_i_i_reg_312[3]),
        .R(1'b0));
  FDRE \p_09_0_i_i_reg_312_reg[4] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_341),
        .D(\p_09_0_i_i_reg_312[4]_i_1_n_7 ),
        .Q(p_09_0_i_i_reg_312[4]),
        .R(1'b0));
  FDRE \p_09_0_i_i_reg_312_reg[5] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_341),
        .D(\p_09_0_i_i_reg_312[5]_i_1_n_7 ),
        .Q(p_09_0_i_i_reg_312[5]),
        .R(1'b0));
  FDRE \p_09_0_i_i_reg_312_reg[6] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_341),
        .D(\p_09_0_i_i_reg_312[6]_i_1_n_7 ),
        .Q(p_09_0_i_i_reg_312[6]),
        .R(1'b0));
  FDRE \p_09_0_i_i_reg_312_reg[7] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_341),
        .D(\p_09_0_i_i_reg_312[7]_i_1_n_7 ),
        .Q(p_09_0_i_i_reg_312[7]),
        .R(1'b0));
  FDRE \p_09_0_i_i_reg_312_reg[8] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_341),
        .D(\p_09_0_i_i_reg_312[8]_i_1_n_7 ),
        .Q(p_09_0_i_i_reg_312[8]),
        .R(1'b0));
  FDRE \parent_next_V_reg_601_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\parent_next_V_reg_601_reg[8]_0 [0]),
        .Q(\parent_next_V_reg_601_reg_n_7_[0] ),
        .R(1'b0));
  FDRE \parent_next_V_reg_601_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\parent_next_V_reg_601_reg[8]_0 [1]),
        .Q(\parent_next_V_reg_601_reg_n_7_[1] ),
        .R(1'b0));
  FDRE \parent_next_V_reg_601_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\parent_next_V_reg_601_reg[8]_0 [2]),
        .Q(\parent_next_V_reg_601_reg_n_7_[2] ),
        .R(1'b0));
  FDRE \parent_next_V_reg_601_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\parent_next_V_reg_601_reg[8]_0 [3]),
        .Q(\parent_next_V_reg_601_reg_n_7_[3] ),
        .R(1'b0));
  FDRE \parent_next_V_reg_601_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\parent_next_V_reg_601_reg[8]_0 [4]),
        .Q(\parent_next_V_reg_601_reg_n_7_[4] ),
        .R(1'b0));
  FDRE \parent_next_V_reg_601_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\parent_next_V_reg_601_reg[8]_0 [5]),
        .Q(\parent_next_V_reg_601_reg_n_7_[5] ),
        .R(1'b0));
  FDRE \parent_next_V_reg_601_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\parent_next_V_reg_601_reg[8]_0 [6]),
        .Q(\parent_next_V_reg_601_reg_n_7_[6] ),
        .R(1'b0));
  FDRE \parent_next_V_reg_601_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\parent_next_V_reg_601_reg[8]_0 [7]),
        .Q(\parent_next_V_reg_601_reg_n_7_[7] ),
        .R(1'b0));
  FDRE \parent_next_V_reg_601_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\parent_next_V_reg_601_reg[8]_0 [8]),
        .Q(\parent_next_V_reg_601_reg_n_7_[8] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAAAAFCCC0CCC)) 
    ram_reg_i_10__1
       (.I0(ram_reg[0]),
        .I1(\i_reg_560_reg_n_7_[0] ),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(ap_CS_fsm_pp1_stage1),
        .I4(add_ln61_reg_685[0]),
        .I5(iptr_0),
        .O(\op_assign_reg_257_reg[7] [0]));
  LUT6 #(
    .INIT(64'hEA2AEA2AFFFF0000)) 
    ram_reg_i_10__2
       (.I0(\i_reg_560_reg_n_7_[0] ),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(ap_CS_fsm_pp1_stage1),
        .I3(add_ln61_reg_685[0]),
        .I4(ram_reg[0]),
        .I5(iptr_0),
        .O(\i_reg_560_reg[7]_0 [0]));
  LUT6 #(
    .INIT(64'hAAAAAAAAFCCC0CCC)) 
    ram_reg_i_10__3
       (.I0(ram_reg_0[0]),
        .I1(\i_reg_560_reg_n_7_[0] ),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(ap_CS_fsm_pp1_stage1),
        .I4(add_ln61_reg_685[0]),
        .I5(iptr_1),
        .O(\right_V_addr_reg_832_reg[7] [0]));
  LUT6 #(
    .INIT(64'hEA2AEA2AFFFF0000)) 
    ram_reg_i_10__4
       (.I0(\i_reg_560_reg_n_7_[0] ),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(ap_CS_fsm_pp1_stage1),
        .I3(add_ln61_reg_685[0]),
        .I4(ram_reg_0[0]),
        .I5(iptr_1),
        .O(\i_reg_560_reg[7]_1 [0]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_11__12
       (.I0(compute_bit_length_U0_right_V_address1[7]),
        .I1(iptr),
        .O(ADDRBWRADDR[7]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_11__13
       (.I0(compute_bit_length_U0_right_V_address1[7]),
        .I1(iptr),
        .O(\add_ln26_reg_566_reg[7]_0 [7]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_11__14
       (.I0(compute_bit_length_U0_right_V_address1[7]),
        .I1(iptr_0),
        .O(\add_ln26_reg_566_reg[7]_1 [7]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_11__15
       (.I0(compute_bit_length_U0_right_V_address1[7]),
        .I1(iptr_0),
        .O(\add_ln26_reg_566_reg[7]_2 [7]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_11__16
       (.I0(compute_bit_length_U0_right_V_address1[7]),
        .I1(iptr_1),
        .O(\add_ln26_reg_566_reg[7]_3 [7]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_11__17
       (.I0(compute_bit_length_U0_right_V_address1[7]),
        .I1(iptr_1),
        .O(\add_ln26_reg_566_reg[7]_4 [7]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_12__10
       (.I0(compute_bit_length_U0_right_V_address1[6]),
        .I1(iptr),
        .O(ADDRBWRADDR[6]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_12__11
       (.I0(compute_bit_length_U0_right_V_address1[6]),
        .I1(iptr),
        .O(\add_ln26_reg_566_reg[7]_0 [6]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_12__12
       (.I0(compute_bit_length_U0_right_V_address1[6]),
        .I1(iptr_0),
        .O(\add_ln26_reg_566_reg[7]_1 [6]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_12__13
       (.I0(compute_bit_length_U0_right_V_address1[6]),
        .I1(iptr_0),
        .O(\add_ln26_reg_566_reg[7]_2 [6]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_12__14
       (.I0(compute_bit_length_U0_right_V_address1[6]),
        .I1(iptr_1),
        .O(\add_ln26_reg_566_reg[7]_3 [6]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_12__15
       (.I0(compute_bit_length_U0_right_V_address1[6]),
        .I1(iptr_1),
        .O(\add_ln26_reg_566_reg[7]_4 [6]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_13__10
       (.I0(compute_bit_length_U0_right_V_address1[5]),
        .I1(iptr),
        .O(ADDRBWRADDR[5]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_13__11
       (.I0(compute_bit_length_U0_right_V_address1[5]),
        .I1(iptr),
        .O(\add_ln26_reg_566_reg[7]_0 [5]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_13__12
       (.I0(compute_bit_length_U0_right_V_address1[5]),
        .I1(iptr_0),
        .O(\add_ln26_reg_566_reg[7]_1 [5]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_13__13
       (.I0(compute_bit_length_U0_right_V_address1[5]),
        .I1(iptr_0),
        .O(\add_ln26_reg_566_reg[7]_2 [5]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_13__14
       (.I0(compute_bit_length_U0_right_V_address1[5]),
        .I1(iptr_1),
        .O(\add_ln26_reg_566_reg[7]_3 [5]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_13__15
       (.I0(compute_bit_length_U0_right_V_address1[5]),
        .I1(iptr_1),
        .O(\add_ln26_reg_566_reg[7]_4 [5]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_14__10
       (.I0(compute_bit_length_U0_right_V_address1[4]),
        .I1(iptr),
        .O(\add_ln26_reg_566_reg[7]_0 [4]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_14__11
       (.I0(compute_bit_length_U0_right_V_address1[4]),
        .I1(iptr_0),
        .O(\add_ln26_reg_566_reg[7]_1 [4]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_14__12
       (.I0(compute_bit_length_U0_right_V_address1[4]),
        .I1(iptr_0),
        .O(\add_ln26_reg_566_reg[7]_2 [4]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_14__13
       (.I0(compute_bit_length_U0_right_V_address1[4]),
        .I1(iptr_1),
        .O(\add_ln26_reg_566_reg[7]_3 [4]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_14__14
       (.I0(compute_bit_length_U0_right_V_address1[4]),
        .I1(iptr_1),
        .O(\add_ln26_reg_566_reg[7]_4 [4]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_14__9
       (.I0(compute_bit_length_U0_right_V_address1[4]),
        .I1(iptr),
        .O(ADDRBWRADDR[4]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_15__10
       (.I0(compute_bit_length_U0_right_V_address1[3]),
        .I1(iptr_1),
        .O(\add_ln26_reg_566_reg[7]_3 [3]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_15__11
       (.I0(compute_bit_length_U0_right_V_address1[3]),
        .I1(iptr_1),
        .O(\add_ln26_reg_566_reg[7]_4 [3]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_15__6
       (.I0(compute_bit_length_U0_right_V_address1[3]),
        .I1(iptr),
        .O(ADDRBWRADDR[3]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_15__7
       (.I0(compute_bit_length_U0_right_V_address1[3]),
        .I1(iptr),
        .O(\add_ln26_reg_566_reg[7]_0 [3]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_15__8
       (.I0(compute_bit_length_U0_right_V_address1[3]),
        .I1(iptr_0),
        .O(\add_ln26_reg_566_reg[7]_1 [3]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_15__9
       (.I0(compute_bit_length_U0_right_V_address1[3]),
        .I1(iptr_0),
        .O(\add_ln26_reg_566_reg[7]_2 [3]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_16__10
       (.I0(compute_bit_length_U0_right_V_address1[2]),
        .I1(iptr_1),
        .O(\add_ln26_reg_566_reg[7]_3 [2]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_16__11
       (.I0(compute_bit_length_U0_right_V_address1[2]),
        .I1(iptr_1),
        .O(\add_ln26_reg_566_reg[7]_4 [2]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_16__6
       (.I0(compute_bit_length_U0_right_V_address1[2]),
        .I1(iptr),
        .O(ADDRBWRADDR[2]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_16__7
       (.I0(compute_bit_length_U0_right_V_address1[2]),
        .I1(iptr),
        .O(\add_ln26_reg_566_reg[7]_0 [2]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_16__8
       (.I0(compute_bit_length_U0_right_V_address1[2]),
        .I1(iptr_0),
        .O(\add_ln26_reg_566_reg[7]_1 [2]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_16__9
       (.I0(compute_bit_length_U0_right_V_address1[2]),
        .I1(iptr_0),
        .O(\add_ln26_reg_566_reg[7]_2 [2]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_17__10
       (.I0(compute_bit_length_U0_right_V_address1[1]),
        .I1(iptr_1),
        .O(\add_ln26_reg_566_reg[7]_3 [1]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_17__11
       (.I0(compute_bit_length_U0_right_V_address1[1]),
        .I1(iptr_1),
        .O(\add_ln26_reg_566_reg[7]_4 [1]));
  LUT3 #(
    .INIT(8'hEA)) 
    ram_reg_i_17__3
       (.I0(ap_CS_fsm_state2),
        .I1(ap_CS_fsm_pp1_stage2),
        .I2(ap_enable_reg_pp1_iter0),
        .O(WEA));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_17__6
       (.I0(compute_bit_length_U0_right_V_address1[1]),
        .I1(iptr),
        .O(ADDRBWRADDR[1]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_17__7
       (.I0(compute_bit_length_U0_right_V_address1[1]),
        .I1(iptr),
        .O(\add_ln26_reg_566_reg[7]_0 [1]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_17__8
       (.I0(compute_bit_length_U0_right_V_address1[1]),
        .I1(iptr_0),
        .O(\add_ln26_reg_566_reg[7]_1 [1]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_17__9
       (.I0(compute_bit_length_U0_right_V_address1[1]),
        .I1(iptr_0),
        .O(\add_ln26_reg_566_reg[7]_2 [1]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_18__10
       (.I0(compute_bit_length_U0_right_V_address1[0]),
        .I1(iptr_1),
        .O(\add_ln26_reg_566_reg[7]_3 [0]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_18__11
       (.I0(compute_bit_length_U0_right_V_address1[0]),
        .I1(iptr_1),
        .O(\add_ln26_reg_566_reg[7]_4 [0]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_18__6
       (.I0(compute_bit_length_U0_right_V_address1[0]),
        .I1(iptr),
        .O(ADDRBWRADDR[0]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_18__7
       (.I0(compute_bit_length_U0_right_V_address1[0]),
        .I1(iptr),
        .O(\add_ln26_reg_566_reg[7]_0 [0]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_18__8
       (.I0(compute_bit_length_U0_right_V_address1[0]),
        .I1(iptr_0),
        .O(\add_ln26_reg_566_reg[7]_1 [0]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_18__9
       (.I0(compute_bit_length_U0_right_V_address1[0]),
        .I1(iptr_0),
        .O(\add_ln26_reg_566_reg[7]_2 [0]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h7)) 
    ram_reg_i_29__4
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(ap_CS_fsm_pp1_stage1),
        .O(ap_enable_reg_pp1_iter0_reg_0));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_i_2__9
       (.I0(i_0_i_i_reg_282_reg[5]),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(ap_CS_fsm_pp1_stage2),
        .I3(\zext_ln544_7_reg_670_reg_n_7_[5] ),
        .O(ADDRARDADDR[5]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_i_31__4
       (.I0(\i_reg_560_reg_n_7_[7] ),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(ap_CS_fsm_pp1_stage1),
        .I3(add_ln61_reg_685[7]),
        .O(compute_bit_length_U0_right_V_address0[7]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_i_33__3
       (.I0(\i_reg_560_reg_n_7_[6] ),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(ap_CS_fsm_pp1_stage1),
        .I3(add_ln61_reg_685[6]),
        .O(compute_bit_length_U0_right_V_address0[6]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_i_34__3
       (.I0(\i_reg_560_reg_n_7_[5] ),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(ap_CS_fsm_pp1_stage1),
        .I3(add_ln61_reg_685[5]),
        .O(compute_bit_length_U0_right_V_address0[5]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_i_35__3
       (.I0(\i_reg_560_reg_n_7_[4] ),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(ap_CS_fsm_pp1_stage1),
        .I3(add_ln61_reg_685[4]),
        .O(compute_bit_length_U0_right_V_address0[4]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_i_36__3
       (.I0(\i_reg_560_reg_n_7_[3] ),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(ap_CS_fsm_pp1_stage1),
        .I3(add_ln61_reg_685[3]),
        .O(compute_bit_length_U0_right_V_address0[3]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_i_37__3
       (.I0(\i_reg_560_reg_n_7_[2] ),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(ap_CS_fsm_pp1_stage1),
        .I3(add_ln61_reg_685[2]),
        .O(compute_bit_length_U0_right_V_address0[2]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_i_38__3
       (.I0(\i_reg_560_reg_n_7_[1] ),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(ap_CS_fsm_pp1_stage1),
        .I3(add_ln61_reg_685[1]),
        .O(compute_bit_length_U0_right_V_address0[1]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_i_39__3
       (.I0(\i_reg_560_reg_n_7_[0] ),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(ap_CS_fsm_pp1_stage1),
        .I3(add_ln61_reg_685[0]),
        .O(compute_bit_length_U0_right_V_address0[0]));
  LUT6 #(
    .INIT(64'hAAAAAAAAFCCC0CCC)) 
    ram_reg_i_3__1
       (.I0(ram_reg[7]),
        .I1(\i_reg_560_reg_n_7_[7] ),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(ap_CS_fsm_pp1_stage1),
        .I4(add_ln61_reg_685[7]),
        .I5(iptr_0),
        .O(\op_assign_reg_257_reg[7] [7]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_i_3__13
       (.I0(i_0_i_i_reg_282_reg[4]),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(ap_CS_fsm_pp1_stage2),
        .I3(\zext_ln544_7_reg_670_reg_n_7_[4] ),
        .O(ADDRARDADDR[4]));
  LUT6 #(
    .INIT(64'hEA2AEA2AFFFF0000)) 
    ram_reg_i_3__2
       (.I0(\i_reg_560_reg_n_7_[7] ),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(ap_CS_fsm_pp1_stage1),
        .I3(add_ln61_reg_685[7]),
        .I4(ram_reg[7]),
        .I5(iptr_0),
        .O(\i_reg_560_reg[7]_0 [7]));
  LUT6 #(
    .INIT(64'hAAAAAAAAFCCC0CCC)) 
    ram_reg_i_3__3
       (.I0(ram_reg_0[7]),
        .I1(\i_reg_560_reg_n_7_[7] ),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(ap_CS_fsm_pp1_stage1),
        .I4(add_ln61_reg_685[7]),
        .I5(iptr_1),
        .O(\right_V_addr_reg_832_reg[7] [7]));
  LUT6 #(
    .INIT(64'hEA2AEA2AFFFF0000)) 
    ram_reg_i_3__4
       (.I0(\i_reg_560_reg_n_7_[7] ),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(ap_CS_fsm_pp1_stage1),
        .I3(add_ln61_reg_685[7]),
        .I4(ram_reg_0[7]),
        .I5(iptr_1),
        .O(\i_reg_560_reg[7]_1 [7]));
  LUT6 #(
    .INIT(64'hAAAAAAAAFCCC0CCC)) 
    ram_reg_i_4__1
       (.I0(ram_reg[6]),
        .I1(\i_reg_560_reg_n_7_[6] ),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(ap_CS_fsm_pp1_stage1),
        .I4(add_ln61_reg_685[6]),
        .I5(iptr_0),
        .O(\op_assign_reg_257_reg[7] [6]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_i_4__13
       (.I0(i_0_i_i_reg_282_reg[3]),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(ap_CS_fsm_pp1_stage2),
        .I3(\zext_ln544_7_reg_670_reg_n_7_[3] ),
        .O(ADDRARDADDR[3]));
  LUT6 #(
    .INIT(64'hEA2AEA2AFFFF0000)) 
    ram_reg_i_4__2
       (.I0(\i_reg_560_reg_n_7_[6] ),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(ap_CS_fsm_pp1_stage1),
        .I3(add_ln61_reg_685[6]),
        .I4(ram_reg[6]),
        .I5(iptr_0),
        .O(\i_reg_560_reg[7]_0 [6]));
  LUT6 #(
    .INIT(64'hAAAAAAAAFCCC0CCC)) 
    ram_reg_i_4__3
       (.I0(ram_reg_0[6]),
        .I1(\i_reg_560_reg_n_7_[6] ),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(ap_CS_fsm_pp1_stage1),
        .I4(add_ln61_reg_685[6]),
        .I5(iptr_1),
        .O(\right_V_addr_reg_832_reg[7] [6]));
  LUT6 #(
    .INIT(64'hEA2AEA2AFFFF0000)) 
    ram_reg_i_4__4
       (.I0(\i_reg_560_reg_n_7_[6] ),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(ap_CS_fsm_pp1_stage1),
        .I3(add_ln61_reg_685[6]),
        .I4(ram_reg_0[6]),
        .I5(iptr_1),
        .O(\i_reg_560_reg[7]_1 [6]));
  LUT6 #(
    .INIT(64'hAAAAAAAAFCCC0CCC)) 
    ram_reg_i_5__1
       (.I0(ram_reg[5]),
        .I1(\i_reg_560_reg_n_7_[5] ),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(ap_CS_fsm_pp1_stage1),
        .I4(add_ln61_reg_685[5]),
        .I5(iptr_0),
        .O(\op_assign_reg_257_reg[7] [5]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_i_5__13
       (.I0(i_0_i_i_reg_282_reg[2]),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(ap_CS_fsm_pp1_stage2),
        .I3(\zext_ln544_7_reg_670_reg_n_7_[2] ),
        .O(ADDRARDADDR[2]));
  LUT6 #(
    .INIT(64'hEA2AEA2AFFFF0000)) 
    ram_reg_i_5__2
       (.I0(\i_reg_560_reg_n_7_[5] ),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(ap_CS_fsm_pp1_stage1),
        .I3(add_ln61_reg_685[5]),
        .I4(ram_reg[5]),
        .I5(iptr_0),
        .O(\i_reg_560_reg[7]_0 [5]));
  LUT6 #(
    .INIT(64'hAAAAAAAAFCCC0CCC)) 
    ram_reg_i_5__3
       (.I0(ram_reg_0[5]),
        .I1(\i_reg_560_reg_n_7_[5] ),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(ap_CS_fsm_pp1_stage1),
        .I4(add_ln61_reg_685[5]),
        .I5(iptr_1),
        .O(\right_V_addr_reg_832_reg[7] [5]));
  LUT6 #(
    .INIT(64'hEA2AEA2AFFFF0000)) 
    ram_reg_i_5__4
       (.I0(\i_reg_560_reg_n_7_[5] ),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(ap_CS_fsm_pp1_stage1),
        .I3(add_ln61_reg_685[5]),
        .I4(ram_reg_0[5]),
        .I5(iptr_1),
        .O(\i_reg_560_reg[7]_1 [5]));
  LUT6 #(
    .INIT(64'hAAAAAAAAFCCC0CCC)) 
    ram_reg_i_6__1
       (.I0(ram_reg[4]),
        .I1(\i_reg_560_reg_n_7_[4] ),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(ap_CS_fsm_pp1_stage1),
        .I4(add_ln61_reg_685[4]),
        .I5(iptr_0),
        .O(\op_assign_reg_257_reg[7] [4]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_i_6__13
       (.I0(i_0_i_i_reg_282_reg[1]),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(ap_CS_fsm_pp1_stage2),
        .I3(\zext_ln544_7_reg_670_reg_n_7_[1] ),
        .O(ADDRARDADDR[1]));
  LUT6 #(
    .INIT(64'hEA2AEA2AFFFF0000)) 
    ram_reg_i_6__2
       (.I0(\i_reg_560_reg_n_7_[4] ),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(ap_CS_fsm_pp1_stage1),
        .I3(add_ln61_reg_685[4]),
        .I4(ram_reg[4]),
        .I5(iptr_0),
        .O(\i_reg_560_reg[7]_0 [4]));
  LUT6 #(
    .INIT(64'hAAAAAAAAFCCC0CCC)) 
    ram_reg_i_6__3
       (.I0(ram_reg_0[4]),
        .I1(\i_reg_560_reg_n_7_[4] ),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(ap_CS_fsm_pp1_stage1),
        .I4(add_ln61_reg_685[4]),
        .I5(iptr_1),
        .O(\right_V_addr_reg_832_reg[7] [4]));
  LUT6 #(
    .INIT(64'hEA2AEA2AFFFF0000)) 
    ram_reg_i_6__4
       (.I0(\i_reg_560_reg_n_7_[4] ),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(ap_CS_fsm_pp1_stage1),
        .I3(add_ln61_reg_685[4]),
        .I4(ram_reg_0[4]),
        .I5(iptr_1),
        .O(\i_reg_560_reg[7]_1 [4]));
  LUT6 #(
    .INIT(64'hAAAAAAAAFCCC0CCC)) 
    ram_reg_i_7__1
       (.I0(ram_reg[3]),
        .I1(\i_reg_560_reg_n_7_[3] ),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(ap_CS_fsm_pp1_stage1),
        .I4(add_ln61_reg_685[3]),
        .I5(iptr_0),
        .O(\op_assign_reg_257_reg[7] [3]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_i_7__13
       (.I0(i_0_i_i_reg_282_reg[0]),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(ap_CS_fsm_pp1_stage2),
        .I3(\zext_ln544_7_reg_670_reg_n_7_[0] ),
        .O(ADDRARDADDR[0]));
  LUT6 #(
    .INIT(64'hEA2AEA2AFFFF0000)) 
    ram_reg_i_7__2
       (.I0(\i_reg_560_reg_n_7_[3] ),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(ap_CS_fsm_pp1_stage1),
        .I3(add_ln61_reg_685[3]),
        .I4(ram_reg[3]),
        .I5(iptr_0),
        .O(\i_reg_560_reg[7]_0 [3]));
  LUT6 #(
    .INIT(64'hAAAAAAAAFCCC0CCC)) 
    ram_reg_i_7__3
       (.I0(ram_reg_0[3]),
        .I1(\i_reg_560_reg_n_7_[3] ),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(ap_CS_fsm_pp1_stage1),
        .I4(add_ln61_reg_685[3]),
        .I5(iptr_1),
        .O(\right_V_addr_reg_832_reg[7] [3]));
  LUT6 #(
    .INIT(64'hEA2AEA2AFFFF0000)) 
    ram_reg_i_7__4
       (.I0(\i_reg_560_reg_n_7_[3] ),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(ap_CS_fsm_pp1_stage1),
        .I3(add_ln61_reg_685[3]),
        .I4(ram_reg_0[3]),
        .I5(iptr_1),
        .O(\i_reg_560_reg[7]_1 [3]));
  LUT6 #(
    .INIT(64'hAAAAAAAAFCCC0CCC)) 
    ram_reg_i_8__1
       (.I0(ram_reg[2]),
        .I1(\i_reg_560_reg_n_7_[2] ),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(ap_CS_fsm_pp1_stage1),
        .I4(add_ln61_reg_685[2]),
        .I5(iptr_0),
        .O(\op_assign_reg_257_reg[7] [2]));
  LUT6 #(
    .INIT(64'hEA2AEA2AFFFF0000)) 
    ram_reg_i_8__2
       (.I0(\i_reg_560_reg_n_7_[2] ),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(ap_CS_fsm_pp1_stage1),
        .I3(add_ln61_reg_685[2]),
        .I4(ram_reg[2]),
        .I5(iptr_0),
        .O(\i_reg_560_reg[7]_0 [2]));
  LUT6 #(
    .INIT(64'hAAAAAAAAFCCC0CCC)) 
    ram_reg_i_8__3
       (.I0(ram_reg_0[2]),
        .I1(\i_reg_560_reg_n_7_[2] ),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(ap_CS_fsm_pp1_stage1),
        .I4(add_ln61_reg_685[2]),
        .I5(iptr_1),
        .O(\right_V_addr_reg_832_reg[7] [2]));
  LUT6 #(
    .INIT(64'hEA2AEA2AFFFF0000)) 
    ram_reg_i_8__4
       (.I0(\i_reg_560_reg_n_7_[2] ),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(ap_CS_fsm_pp1_stage1),
        .I3(add_ln61_reg_685[2]),
        .I4(ram_reg_0[2]),
        .I5(iptr_1),
        .O(\i_reg_560_reg[7]_1 [2]));
  LUT6 #(
    .INIT(64'hAAAAAAAAFCCC0CCC)) 
    ram_reg_i_9__1
       (.I0(ram_reg[1]),
        .I1(\i_reg_560_reg_n_7_[1] ),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(ap_CS_fsm_pp1_stage1),
        .I4(add_ln61_reg_685[1]),
        .I5(iptr_0),
        .O(\op_assign_reg_257_reg[7] [1]));
  LUT6 #(
    .INIT(64'hEA2AEA2AFFFF0000)) 
    ram_reg_i_9__2
       (.I0(\i_reg_560_reg_n_7_[1] ),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(ap_CS_fsm_pp1_stage1),
        .I3(add_ln61_reg_685[1]),
        .I4(ram_reg[1]),
        .I5(iptr_0),
        .O(\i_reg_560_reg[7]_0 [1]));
  LUT6 #(
    .INIT(64'hAAAAAAAAFCCC0CCC)) 
    ram_reg_i_9__3
       (.I0(ram_reg_0[1]),
        .I1(\i_reg_560_reg_n_7_[1] ),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(ap_CS_fsm_pp1_stage1),
        .I4(add_ln61_reg_685[1]),
        .I5(iptr_1),
        .O(\right_V_addr_reg_832_reg[7] [1]));
  LUT6 #(
    .INIT(64'hEA2AEA2AFFFF0000)) 
    ram_reg_i_9__4
       (.I0(\i_reg_560_reg_n_7_[1] ),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(ap_CS_fsm_pp1_stage1),
        .I3(add_ln61_reg_685[1]),
        .I4(ram_reg_0[1]),
        .I5(iptr_1),
        .O(\i_reg_560_reg[7]_1 [1]));
  LUT4 #(
    .INIT(16'hFF40)) 
    \reg_384[8]_i_1 
       (.I0(\tmp_reg_652_reg_n_7_[0] ),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(ap_CS_fsm_pp1_stage2),
        .I3(ap_CS_fsm_state5),
        .O(reg_3840));
  FDRE \reg_384_reg[0] 
       (.C(ap_clk),
        .CE(reg_3840),
        .D(\reg_384_reg[8]_0 [0]),
        .Q(\reg_384_reg_n_7_[0] ),
        .R(1'b0));
  FDRE \reg_384_reg[1] 
       (.C(ap_clk),
        .CE(reg_3840),
        .D(\reg_384_reg[8]_0 [1]),
        .Q(\reg_384_reg_n_7_[1] ),
        .R(1'b0));
  FDRE \reg_384_reg[2] 
       (.C(ap_clk),
        .CE(reg_3840),
        .D(\reg_384_reg[8]_0 [2]),
        .Q(\reg_384_reg_n_7_[2] ),
        .R(1'b0));
  FDRE \reg_384_reg[3] 
       (.C(ap_clk),
        .CE(reg_3840),
        .D(\reg_384_reg[8]_0 [3]),
        .Q(\reg_384_reg_n_7_[3] ),
        .R(1'b0));
  FDRE \reg_384_reg[4] 
       (.C(ap_clk),
        .CE(reg_3840),
        .D(\reg_384_reg[8]_0 [4]),
        .Q(\reg_384_reg_n_7_[4] ),
        .R(1'b0));
  FDRE \reg_384_reg[5] 
       (.C(ap_clk),
        .CE(reg_3840),
        .D(\reg_384_reg[8]_0 [5]),
        .Q(\reg_384_reg_n_7_[5] ),
        .R(1'b0));
  FDRE \reg_384_reg[6] 
       (.C(ap_clk),
        .CE(reg_3840),
        .D(\reg_384_reg[8]_0 [6]),
        .Q(\reg_384_reg_n_7_[6] ),
        .R(1'b0));
  FDRE \reg_384_reg[7] 
       (.C(ap_clk),
        .CE(reg_3840),
        .D(\reg_384_reg[8]_0 [7]),
        .Q(\reg_384_reg_n_7_[7] ),
        .R(1'b0));
  FDRE \reg_384_reg[8] 
       (.C(ap_clk),
        .CE(reg_3840),
        .D(\reg_384_reg[8]_0 [8]),
        .Q(\reg_384_reg_n_7_[8] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_curr_V_1_reg_341[0]_i_1 
       (.I0(right_next_V_reg_622[0]),
        .I1(internal_length_hist_U_n_21),
        .I2(right_next_V_1_reg_720[0]),
        .O(\right_curr_V_1_reg_341[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_curr_V_1_reg_341[1]_i_1 
       (.I0(right_next_V_reg_622[1]),
        .I1(internal_length_hist_U_n_21),
        .I2(right_next_V_1_reg_720[1]),
        .O(\right_curr_V_1_reg_341[1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_curr_V_1_reg_341[2]_i_1 
       (.I0(right_next_V_reg_622[2]),
        .I1(internal_length_hist_U_n_21),
        .I2(right_next_V_1_reg_720[2]),
        .O(\right_curr_V_1_reg_341[2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_curr_V_1_reg_341[3]_i_1 
       (.I0(right_next_V_reg_622[3]),
        .I1(internal_length_hist_U_n_21),
        .I2(right_next_V_1_reg_720[3]),
        .O(\right_curr_V_1_reg_341[3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_curr_V_1_reg_341[4]_i_1 
       (.I0(right_next_V_reg_622[4]),
        .I1(internal_length_hist_U_n_21),
        .I2(right_next_V_1_reg_720[4]),
        .O(\right_curr_V_1_reg_341[4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_curr_V_1_reg_341[5]_i_1 
       (.I0(right_next_V_reg_622[5]),
        .I1(internal_length_hist_U_n_21),
        .I2(right_next_V_1_reg_720[5]),
        .O(\right_curr_V_1_reg_341[5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_curr_V_1_reg_341[6]_i_1 
       (.I0(right_next_V_reg_622[6]),
        .I1(internal_length_hist_U_n_21),
        .I2(right_next_V_1_reg_720[6]),
        .O(\right_curr_V_1_reg_341[6]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_curr_V_1_reg_341[7]_i_1 
       (.I0(right_next_V_reg_622[7]),
        .I1(internal_length_hist_U_n_21),
        .I2(right_next_V_1_reg_720[7]),
        .O(\right_curr_V_1_reg_341[7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_curr_V_1_reg_341[8]_i_1 
       (.I0(right_next_V_reg_622[8]),
        .I1(internal_length_hist_U_n_21),
        .I2(right_next_V_1_reg_720[8]),
        .O(\right_curr_V_1_reg_341[8]_i_1_n_7 ));
  FDRE \right_curr_V_1_reg_341_reg[0] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_341),
        .D(\right_curr_V_1_reg_341[0]_i_1_n_7 ),
        .Q(\right_curr_V_1_reg_341_reg_n_7_[0] ),
        .R(1'b0));
  FDRE \right_curr_V_1_reg_341_reg[1] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_341),
        .D(\right_curr_V_1_reg_341[1]_i_1_n_7 ),
        .Q(\right_curr_V_1_reg_341_reg_n_7_[1] ),
        .R(1'b0));
  FDRE \right_curr_V_1_reg_341_reg[2] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_341),
        .D(\right_curr_V_1_reg_341[2]_i_1_n_7 ),
        .Q(\right_curr_V_1_reg_341_reg_n_7_[2] ),
        .R(1'b0));
  FDRE \right_curr_V_1_reg_341_reg[3] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_341),
        .D(\right_curr_V_1_reg_341[3]_i_1_n_7 ),
        .Q(\right_curr_V_1_reg_341_reg_n_7_[3] ),
        .R(1'b0));
  FDRE \right_curr_V_1_reg_341_reg[4] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_341),
        .D(\right_curr_V_1_reg_341[4]_i_1_n_7 ),
        .Q(\right_curr_V_1_reg_341_reg_n_7_[4] ),
        .R(1'b0));
  FDRE \right_curr_V_1_reg_341_reg[5] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_341),
        .D(\right_curr_V_1_reg_341[5]_i_1_n_7 ),
        .Q(\right_curr_V_1_reg_341_reg_n_7_[5] ),
        .R(1'b0));
  FDRE \right_curr_V_1_reg_341_reg[6] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_341),
        .D(\right_curr_V_1_reg_341[6]_i_1_n_7 ),
        .Q(\right_curr_V_1_reg_341_reg_n_7_[6] ),
        .R(1'b0));
  FDRE \right_curr_V_1_reg_341_reg[7] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_341),
        .D(\right_curr_V_1_reg_341[7]_i_1_n_7 ),
        .Q(\right_curr_V_1_reg_341_reg_n_7_[7] ),
        .R(1'b0));
  FDRE \right_curr_V_1_reg_341_reg[8] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_341),
        .D(\right_curr_V_1_reg_341[8]_i_1_n_7 ),
        .Q(\right_curr_V_1_reg_341_reg_n_7_[8] ),
        .R(1'b0));
  FDRE \right_curr_V_reg_617_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\right_curr_V_reg_617_reg[8]_0 [0]),
        .Q(right_curr_V_reg_617[0]),
        .R(1'b0));
  FDRE \right_curr_V_reg_617_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\right_curr_V_reg_617_reg[8]_0 [1]),
        .Q(right_curr_V_reg_617[1]),
        .R(1'b0));
  FDRE \right_curr_V_reg_617_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\right_curr_V_reg_617_reg[8]_0 [2]),
        .Q(right_curr_V_reg_617[2]),
        .R(1'b0));
  FDRE \right_curr_V_reg_617_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\right_curr_V_reg_617_reg[8]_0 [3]),
        .Q(right_curr_V_reg_617[3]),
        .R(1'b0));
  FDRE \right_curr_V_reg_617_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\right_curr_V_reg_617_reg[8]_0 [4]),
        .Q(right_curr_V_reg_617[4]),
        .R(1'b0));
  FDRE \right_curr_V_reg_617_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\right_curr_V_reg_617_reg[8]_0 [5]),
        .Q(right_curr_V_reg_617[5]),
        .R(1'b0));
  FDRE \right_curr_V_reg_617_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\right_curr_V_reg_617_reg[8]_0 [6]),
        .Q(right_curr_V_reg_617[6]),
        .R(1'b0));
  FDRE \right_curr_V_reg_617_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\right_curr_V_reg_617_reg[8]_0 [7]),
        .Q(right_curr_V_reg_617[7]),
        .R(1'b0));
  FDRE \right_curr_V_reg_617_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\right_curr_V_reg_617_reg[8]_0 [8]),
        .Q(right_curr_V_reg_617[8]),
        .R(1'b0));
  FDRE \right_next_V_1_reg_720_reg[0] 
       (.C(ap_clk),
        .CE(child_depth_curr_V_1_reg_7100),
        .D(\right_curr_V_reg_617_reg[8]_0 [0]),
        .Q(right_next_V_1_reg_720[0]),
        .R(1'b0));
  FDRE \right_next_V_1_reg_720_reg[1] 
       (.C(ap_clk),
        .CE(child_depth_curr_V_1_reg_7100),
        .D(\right_curr_V_reg_617_reg[8]_0 [1]),
        .Q(right_next_V_1_reg_720[1]),
        .R(1'b0));
  FDRE \right_next_V_1_reg_720_reg[2] 
       (.C(ap_clk),
        .CE(child_depth_curr_V_1_reg_7100),
        .D(\right_curr_V_reg_617_reg[8]_0 [2]),
        .Q(right_next_V_1_reg_720[2]),
        .R(1'b0));
  FDRE \right_next_V_1_reg_720_reg[3] 
       (.C(ap_clk),
        .CE(child_depth_curr_V_1_reg_7100),
        .D(\right_curr_V_reg_617_reg[8]_0 [3]),
        .Q(right_next_V_1_reg_720[3]),
        .R(1'b0));
  FDRE \right_next_V_1_reg_720_reg[4] 
       (.C(ap_clk),
        .CE(child_depth_curr_V_1_reg_7100),
        .D(\right_curr_V_reg_617_reg[8]_0 [4]),
        .Q(right_next_V_1_reg_720[4]),
        .R(1'b0));
  FDRE \right_next_V_1_reg_720_reg[5] 
       (.C(ap_clk),
        .CE(child_depth_curr_V_1_reg_7100),
        .D(\right_curr_V_reg_617_reg[8]_0 [5]),
        .Q(right_next_V_1_reg_720[5]),
        .R(1'b0));
  FDRE \right_next_V_1_reg_720_reg[6] 
       (.C(ap_clk),
        .CE(child_depth_curr_V_1_reg_7100),
        .D(\right_curr_V_reg_617_reg[8]_0 [6]),
        .Q(right_next_V_1_reg_720[6]),
        .R(1'b0));
  FDRE \right_next_V_1_reg_720_reg[7] 
       (.C(ap_clk),
        .CE(child_depth_curr_V_1_reg_7100),
        .D(\right_curr_V_reg_617_reg[8]_0 [7]),
        .Q(right_next_V_1_reg_720[7]),
        .R(1'b0));
  FDRE \right_next_V_1_reg_720_reg[8] 
       (.C(ap_clk),
        .CE(child_depth_curr_V_1_reg_7100),
        .D(\right_curr_V_reg_617_reg[8]_0 [8]),
        .Q(right_next_V_1_reg_720[8]),
        .R(1'b0));
  FDRE \right_next_V_reg_622_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\right_next_V_reg_622_reg[8]_0 [0]),
        .Q(right_next_V_reg_622[0]),
        .R(1'b0));
  FDRE \right_next_V_reg_622_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\right_next_V_reg_622_reg[8]_0 [1]),
        .Q(right_next_V_reg_622[1]),
        .R(1'b0));
  FDRE \right_next_V_reg_622_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\right_next_V_reg_622_reg[8]_0 [2]),
        .Q(right_next_V_reg_622[2]),
        .R(1'b0));
  FDRE \right_next_V_reg_622_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\right_next_V_reg_622_reg[8]_0 [3]),
        .Q(right_next_V_reg_622[3]),
        .R(1'b0));
  FDRE \right_next_V_reg_622_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\right_next_V_reg_622_reg[8]_0 [4]),
        .Q(right_next_V_reg_622[4]),
        .R(1'b0));
  FDRE \right_next_V_reg_622_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\right_next_V_reg_622_reg[8]_0 [5]),
        .Q(right_next_V_reg_622[5]),
        .R(1'b0));
  FDRE \right_next_V_reg_622_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\right_next_V_reg_622_reg[8]_0 [6]),
        .Q(right_next_V_reg_622[6]),
        .R(1'b0));
  FDRE \right_next_V_reg_622_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\right_next_V_reg_622_reg[8]_0 [7]),
        .Q(right_next_V_reg_622[7]),
        .R(1'b0));
  FDRE \right_next_V_reg_622_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\right_next_V_reg_622_reg[8]_0 [8]),
        .Q(right_next_V_reg_622[8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_reg_652[0]_i_1 
       (.I0(\op2_assign_reg_361_reg_n_7_[31] ),
        .I1(internal_length_hist_U_n_21),
        .I2(i_6_reg_725[31]),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(\tmp_reg_652_reg_n_7_[0] ),
        .O(\tmp_reg_652[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_reg_652_pp1_iter1_reg[0]_i_1 
       (.I0(\tmp_reg_652_reg_n_7_[0] ),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(tmp_reg_652_pp1_iter1_reg),
        .O(\tmp_reg_652_pp1_iter1_reg[0]_i_1_n_7 ));
  FDRE \tmp_reg_652_pp1_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_reg_652_pp1_iter1_reg[0]_i_1_n_7 ),
        .Q(tmp_reg_652_pp1_iter1_reg),
        .R(1'b0));
  FDRE \tmp_reg_652_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_reg_652[0]_i_1_n_7 ),
        .Q(\tmp_reg_652_reg_n_7_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \zext_ln13_reg_540[8]_i_1 
       (.I0(Q[0]),
        .I1(ap_done_reg),
        .I2(parent_V_t_empty_n),
        .I3(left_V_t_empty_n),
        .I4(right_V_t_empty_n),
        .I5(extLd_loc_c20_empty_n),
        .O(compute_bit_length_U0_extLd_loc_read));
  FDRE \zext_ln13_reg_540_reg[0] 
       (.C(ap_clk),
        .CE(compute_bit_length_U0_extLd_loc_read),
        .D(D[0]),
        .Q(zext_ln13_reg_540[0]),
        .R(1'b0));
  FDRE \zext_ln13_reg_540_reg[1] 
       (.C(ap_clk),
        .CE(compute_bit_length_U0_extLd_loc_read),
        .D(D[1]),
        .Q(zext_ln13_reg_540[1]),
        .R(1'b0));
  FDRE \zext_ln13_reg_540_reg[2] 
       (.C(ap_clk),
        .CE(compute_bit_length_U0_extLd_loc_read),
        .D(D[2]),
        .Q(zext_ln13_reg_540[2]),
        .R(1'b0));
  FDRE \zext_ln13_reg_540_reg[3] 
       (.C(ap_clk),
        .CE(compute_bit_length_U0_extLd_loc_read),
        .D(D[3]),
        .Q(zext_ln13_reg_540[3]),
        .R(1'b0));
  FDRE \zext_ln13_reg_540_reg[4] 
       (.C(ap_clk),
        .CE(compute_bit_length_U0_extLd_loc_read),
        .D(D[4]),
        .Q(zext_ln13_reg_540[4]),
        .R(1'b0));
  FDRE \zext_ln13_reg_540_reg[5] 
       (.C(ap_clk),
        .CE(compute_bit_length_U0_extLd_loc_read),
        .D(D[5]),
        .Q(zext_ln13_reg_540[5]),
        .R(1'b0));
  FDRE \zext_ln13_reg_540_reg[6] 
       (.C(ap_clk),
        .CE(compute_bit_length_U0_extLd_loc_read),
        .D(D[6]),
        .Q(zext_ln13_reg_540[6]),
        .R(1'b0));
  FDRE \zext_ln13_reg_540_reg[7] 
       (.C(ap_clk),
        .CE(compute_bit_length_U0_extLd_loc_read),
        .D(D[7]),
        .Q(zext_ln13_reg_540[7]),
        .R(1'b0));
  FDRE \zext_ln13_reg_540_reg[8] 
       (.C(ap_clk),
        .CE(compute_bit_length_U0_extLd_loc_read),
        .D(D[8]),
        .Q(zext_ln13_reg_540[8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFA8FFA8FFA8A8A8)) 
    \zext_ln544_7_reg_670[5]_i_1 
       (.I0(\zext_ln544_7_reg_670[5]_i_2_n_7 ),
        .I1(\icmp_ln883_reg_662[0]_i_2_n_7 ),
        .I2(\icmp_ln883_1_reg_666[0]_i_2_n_7 ),
        .I3(\zext_ln544_7_reg_670[5]_i_3_n_7 ),
        .I4(\icmp_ln883_reg_662[0]_i_3_n_7 ),
        .I5(\icmp_ln883_1_reg_666[0]_i_3_n_7 ),
        .O(internal_length_hist_2_reg_6750));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h008A)) 
    \zext_ln544_7_reg_670[5]_i_2 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(\tmp_reg_652_reg_n_7_[0] ),
        .I2(ap_enable_reg_pp1_iter1_reg_n_7),
        .I3(\op2_assign_reg_361_reg_n_7_[31] ),
        .O(\zext_ln544_7_reg_670[5]_i_2_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \zext_ln544_7_reg_670[5]_i_3 
       (.I0(internal_length_hist_U_n_21),
        .I1(i_6_reg_725[31]),
        .O(\zext_ln544_7_reg_670[5]_i_3_n_7 ));
  FDRE \zext_ln544_7_reg_670_reg[0] 
       (.C(ap_clk),
        .CE(internal_length_hist_2_reg_6750),
        .D(zext_ln544_7_fu_480_p1[0]),
        .Q(\zext_ln544_7_reg_670_reg_n_7_[0] ),
        .R(1'b0));
  FDRE \zext_ln544_7_reg_670_reg[1] 
       (.C(ap_clk),
        .CE(internal_length_hist_2_reg_6750),
        .D(zext_ln544_7_fu_480_p1[1]),
        .Q(\zext_ln544_7_reg_670_reg_n_7_[1] ),
        .R(1'b0));
  FDRE \zext_ln544_7_reg_670_reg[2] 
       (.C(ap_clk),
        .CE(internal_length_hist_2_reg_6750),
        .D(zext_ln544_7_fu_480_p1[2]),
        .Q(\zext_ln544_7_reg_670_reg_n_7_[2] ),
        .R(1'b0));
  FDRE \zext_ln544_7_reg_670_reg[3] 
       (.C(ap_clk),
        .CE(internal_length_hist_2_reg_6750),
        .D(zext_ln544_7_fu_480_p1[3]),
        .Q(\zext_ln544_7_reg_670_reg_n_7_[3] ),
        .R(1'b0));
  FDRE \zext_ln544_7_reg_670_reg[4] 
       (.C(ap_clk),
        .CE(internal_length_hist_2_reg_6750),
        .D(zext_ln544_7_fu_480_p1[4]),
        .Q(\zext_ln544_7_reg_670_reg_n_7_[4] ),
        .R(1'b0));
  FDRE \zext_ln544_7_reg_670_reg[5] 
       (.C(ap_clk),
        .CE(internal_length_hist_2_reg_6750),
        .D(zext_ln544_7_fu_480_p1[5]),
        .Q(\zext_ln544_7_reg_670_reg_n_7_[5] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "compute_bit_lengtkbM" *) 
module design_1_huffman_encoding_0_1_compute_bit_lengtkbM
   (D,
    ram_reg,
    \child_depth_next_V_reg_642_reg[5] ,
    ap_clk,
    Q,
    \p_0106_0_i_i_reg_352_reg[5] ,
    \p_0106_0_i_i_reg_352_reg[5]_0 ,
    compute_bit_length_U0_right_V_address1,
    ram_reg_0,
    ap_enable_reg_pp1_iter0,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    \p_097_0_i_i_reg_293_reg[5] ,
    ram_reg_5,
    tmp_reg_652_pp1_iter1_reg,
    ram_reg_6);
  output [5:0]D;
  output [5:0]ram_reg;
  output [5:0]\child_depth_next_V_reg_642_reg[5] ;
  input ap_clk;
  input [4:0]Q;
  input \p_0106_0_i_i_reg_352_reg[5] ;
  input [5:0]\p_0106_0_i_i_reg_352_reg[5]_0 ;
  input [0:0]compute_bit_length_U0_right_V_address1;
  input [7:0]ram_reg_0;
  input ap_enable_reg_pp1_iter0;
  input [7:0]ram_reg_1;
  input [6:0]ram_reg_2;
  input [5:0]ram_reg_3;
  input ram_reg_4;
  input [5:0]\p_097_0_i_i_reg_293_reg[5] ;
  input ram_reg_5;
  input tmp_reg_652_pp1_iter1_reg;
  input [7:0]ram_reg_6;

  wire [5:0]D;
  wire [4:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter0;
  wire [5:0]\child_depth_next_V_reg_642_reg[5] ;
  wire [0:0]compute_bit_length_U0_right_V_address1;
  wire \p_0106_0_i_i_reg_352_reg[5] ;
  wire [5:0]\p_0106_0_i_i_reg_352_reg[5]_0 ;
  wire [5:0]\p_097_0_i_i_reg_293_reg[5] ;
  wire [5:0]ram_reg;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire [6:0]ram_reg_2;
  wire [5:0]ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire [7:0]ram_reg_6;
  wire tmp_reg_652_pp1_iter1_reg;

  design_1_huffman_encoding_0_1_compute_bit_lengtkbM_ram compute_bit_lengtkbM_ram_U
       (.D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter0(ap_enable_reg_pp1_iter0),
        .\child_depth_next_V_reg_642_reg[5] (\child_depth_next_V_reg_642_reg[5] ),
        .compute_bit_length_U0_right_V_address1(compute_bit_length_U0_right_V_address1),
        .\p_0106_0_i_i_reg_352_reg[5] (\p_0106_0_i_i_reg_352_reg[5] ),
        .\p_0106_0_i_i_reg_352_reg[5]_0 (\p_0106_0_i_i_reg_352_reg[5]_0 ),
        .\p_097_0_i_i_reg_293_reg[5] (\p_097_0_i_i_reg_293_reg[5] ),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(ram_reg_3),
        .ram_reg_5(ram_reg_4),
        .ram_reg_6(ram_reg_5),
        .ram_reg_7(ram_reg_6),
        .tmp_reg_652_pp1_iter1_reg(tmp_reg_652_pp1_iter1_reg));
endmodule

(* ORIG_REF_NAME = "compute_bit_lengtkbM_ram" *) 
module design_1_huffman_encoding_0_1_compute_bit_lengtkbM_ram
   (D,
    ram_reg_0,
    \child_depth_next_V_reg_642_reg[5] ,
    ap_clk,
    Q,
    \p_0106_0_i_i_reg_352_reg[5] ,
    \p_0106_0_i_i_reg_352_reg[5]_0 ,
    compute_bit_length_U0_right_V_address1,
    ram_reg_1,
    ap_enable_reg_pp1_iter0,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    \p_097_0_i_i_reg_293_reg[5] ,
    ram_reg_6,
    tmp_reg_652_pp1_iter1_reg,
    ram_reg_7);
  output [5:0]D;
  output [5:0]ram_reg_0;
  output [5:0]\child_depth_next_V_reg_642_reg[5] ;
  input ap_clk;
  input [4:0]Q;
  input \p_0106_0_i_i_reg_352_reg[5] ;
  input [5:0]\p_0106_0_i_i_reg_352_reg[5]_0 ;
  input [0:0]compute_bit_length_U0_right_V_address1;
  input [7:0]ram_reg_1;
  input ap_enable_reg_pp1_iter0;
  input [7:0]ram_reg_2;
  input [6:0]ram_reg_3;
  input [5:0]ram_reg_4;
  input ram_reg_5;
  input [5:0]\p_097_0_i_i_reg_293_reg[5] ;
  input ram_reg_6;
  input tmp_reg_652_pp1_iter1_reg;
  input [7:0]ram_reg_7;

  wire [5:0]D;
  wire [4:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter0;
  wire [7:0]child_depth_V_address0;
  wire [7:0]child_depth_V_address1;
  wire child_depth_V_ce0;
  wire child_depth_V_ce1;
  wire [5:0]child_depth_V_d0;
  wire child_depth_V_we0;
  wire [5:0]child_depth_curr_V_reg_637;
  wire [5:0]\child_depth_next_V_reg_642_reg[5] ;
  wire [0:0]compute_bit_length_U0_right_V_address1;
  wire \p_0106_0_i_i_reg_352_reg[5] ;
  wire [5:0]\p_0106_0_i_i_reg_352_reg[5]_0 ;
  wire [5:0]\p_097_0_i_i_reg_293_reg[5] ;
  wire [5:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire [7:0]ram_reg_2;
  wire [6:0]ram_reg_3;
  wire [5:0]ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire [7:0]ram_reg_7;
  wire tmp_reg_652_pp1_iter1_reg;
  wire [15:6]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:6]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0106_0_i_i_reg_352[0]_i_1 
       (.I0(child_depth_curr_V_reg_637[0]),
        .I1(\p_0106_0_i_i_reg_352_reg[5] ),
        .I2(\p_0106_0_i_i_reg_352_reg[5]_0 [0]),
        .O(ram_reg_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0106_0_i_i_reg_352[1]_i_1 
       (.I0(child_depth_curr_V_reg_637[1]),
        .I1(\p_0106_0_i_i_reg_352_reg[5] ),
        .I2(\p_0106_0_i_i_reg_352_reg[5]_0 [1]),
        .O(ram_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0106_0_i_i_reg_352[2]_i_1 
       (.I0(child_depth_curr_V_reg_637[2]),
        .I1(\p_0106_0_i_i_reg_352_reg[5] ),
        .I2(\p_0106_0_i_i_reg_352_reg[5]_0 [2]),
        .O(ram_reg_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0106_0_i_i_reg_352[3]_i_1 
       (.I0(child_depth_curr_V_reg_637[3]),
        .I1(\p_0106_0_i_i_reg_352_reg[5] ),
        .I2(\p_0106_0_i_i_reg_352_reg[5]_0 [3]),
        .O(ram_reg_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0106_0_i_i_reg_352[4]_i_1 
       (.I0(child_depth_curr_V_reg_637[4]),
        .I1(\p_0106_0_i_i_reg_352_reg[5] ),
        .I2(\p_0106_0_i_i_reg_352_reg[5]_0 [4]),
        .O(ram_reg_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0106_0_i_i_reg_352[5]_i_1 
       (.I0(child_depth_curr_V_reg_637[5]),
        .I1(\p_0106_0_i_i_reg_352_reg[5] ),
        .I2(\p_0106_0_i_i_reg_352_reg[5]_0 [5]),
        .O(ram_reg_0[5]));
  LUT5 #(
    .INIT(32'hAAEAAA2A)) 
    \p_097_0_i_i_reg_293[0]_i_1 
       (.I0(\p_097_0_i_i_reg_293_reg[5] [0]),
        .I1(Q[4]),
        .I2(ram_reg_6),
        .I3(tmp_reg_652_pp1_iter1_reg),
        .I4(D[0]),
        .O(\child_depth_next_V_reg_642_reg[5] [0]));
  LUT5 #(
    .INIT(32'hAAEAAA2A)) 
    \p_097_0_i_i_reg_293[1]_i_1 
       (.I0(\p_097_0_i_i_reg_293_reg[5] [1]),
        .I1(Q[4]),
        .I2(ram_reg_6),
        .I3(tmp_reg_652_pp1_iter1_reg),
        .I4(D[1]),
        .O(\child_depth_next_V_reg_642_reg[5] [1]));
  LUT5 #(
    .INIT(32'hAAEAAA2A)) 
    \p_097_0_i_i_reg_293[2]_i_1 
       (.I0(\p_097_0_i_i_reg_293_reg[5] [2]),
        .I1(Q[4]),
        .I2(ram_reg_6),
        .I3(tmp_reg_652_pp1_iter1_reg),
        .I4(D[2]),
        .O(\child_depth_next_V_reg_642_reg[5] [2]));
  LUT5 #(
    .INIT(32'hAAEAAA2A)) 
    \p_097_0_i_i_reg_293[3]_i_1 
       (.I0(\p_097_0_i_i_reg_293_reg[5] [3]),
        .I1(Q[4]),
        .I2(ram_reg_6),
        .I3(tmp_reg_652_pp1_iter1_reg),
        .I4(D[3]),
        .O(\child_depth_next_V_reg_642_reg[5] [3]));
  LUT5 #(
    .INIT(32'hAAEAAA2A)) 
    \p_097_0_i_i_reg_293[4]_i_1 
       (.I0(\p_097_0_i_i_reg_293_reg[5] [4]),
        .I1(Q[4]),
        .I2(ram_reg_6),
        .I3(tmp_reg_652_pp1_iter1_reg),
        .I4(D[4]),
        .O(\child_depth_next_V_reg_642_reg[5] [4]));
  LUT5 #(
    .INIT(32'hAAEAAA2A)) 
    \p_097_0_i_i_reg_293[5]_i_2 
       (.I0(\p_097_0_i_i_reg_293_reg[5] [5]),
        .I1(Q[4]),
        .I2(ram_reg_6),
        .I3(tmp_reg_652_pp1_iter1_reg),
        .I4(D[5]),
        .O(\child_depth_next_V_reg_642_reg[5] [5]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1530" *) 
  (* RTL_RAM_NAME = "child_depth_V_U/compute_bit_lengtkbM_ram_U/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "5" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "768" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,child_depth_V_address0,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,child_depth_V_address1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,child_depth_V_d0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:6],child_depth_curr_V_reg_637}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:6],D}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(child_depth_V_ce0),
        .ENBWREN(child_depth_V_ce1),
        .REGCEAREGCE(Q[2]),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({child_depth_V_we0,child_depth_V_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hFFE2E2E200E2E2E2)) 
    ram_reg_i_10__16
       (.I0(compute_bit_length_U0_right_V_address1),
        .I1(Q[1]),
        .I2(ram_reg_1[0]),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(Q[4]),
        .I5(ram_reg_2[0]),
        .O(child_depth_V_address0[0]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_i_11__10
       (.I0(ram_reg_7[7]),
        .I1(ram_reg_6),
        .I2(Q[3]),
        .I3(ram_reg_1[7]),
        .O(child_depth_V_address1[7]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_i_12__8
       (.I0(ram_reg_7[6]),
        .I1(ram_reg_6),
        .I2(Q[3]),
        .I3(ram_reg_1[6]),
        .O(child_depth_V_address1[6]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_i_13__8
       (.I0(ram_reg_7[5]),
        .I1(ram_reg_6),
        .I2(Q[3]),
        .I3(ram_reg_1[5]),
        .O(child_depth_V_address1[5]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_i_14__7
       (.I0(ram_reg_7[4]),
        .I1(ram_reg_6),
        .I2(Q[3]),
        .I3(ram_reg_1[4]),
        .O(child_depth_V_address1[4]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_i_15__4
       (.I0(ram_reg_7[3]),
        .I1(ram_reg_6),
        .I2(Q[3]),
        .I3(ram_reg_1[3]),
        .O(child_depth_V_address1[3]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_i_16__4
       (.I0(ram_reg_7[2]),
        .I1(ram_reg_6),
        .I2(Q[3]),
        .I3(ram_reg_1[2]),
        .O(child_depth_V_address1[2]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_i_17__4
       (.I0(ram_reg_7[1]),
        .I1(ram_reg_6),
        .I2(Q[3]),
        .I3(ram_reg_1[1]),
        .O(child_depth_V_address1[1]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_i_18__3
       (.I0(ram_reg_7[0]),
        .I1(ram_reg_6),
        .I2(Q[3]),
        .I3(ram_reg_1[0]),
        .O(child_depth_V_address1[0]));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_19__4
       (.I0(ram_reg_4[5]),
        .I1(Q[4]),
        .I2(ap_enable_reg_pp1_iter0),
        .O(child_depth_V_d0[5]));
  LUT4 #(
    .INIT(16'hFFF8)) 
    ram_reg_i_1__14
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(Q[4]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(child_depth_V_ce0));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_20__3
       (.I0(ram_reg_4[4]),
        .I1(Q[4]),
        .I2(ap_enable_reg_pp1_iter0),
        .O(child_depth_V_d0[4]));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_21__3
       (.I0(ram_reg_4[3]),
        .I1(Q[4]),
        .I2(ap_enable_reg_pp1_iter0),
        .O(child_depth_V_d0[3]));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_22__3
       (.I0(ram_reg_4[2]),
        .I1(Q[4]),
        .I2(ap_enable_reg_pp1_iter0),
        .O(child_depth_V_d0[2]));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_23__2
       (.I0(ram_reg_4[1]),
        .I1(Q[4]),
        .I2(ap_enable_reg_pp1_iter0),
        .O(child_depth_V_d0[1]));
  LUT3 #(
    .INIT(8'hF7)) 
    ram_reg_i_24__2
       (.I0(Q[4]),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(ram_reg_4[0]),
        .O(child_depth_V_d0[0]));
  LUT4 #(
    .INIT(16'hFF40)) 
    ram_reg_i_25__2
       (.I0(ram_reg_5),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(Q[4]),
        .I3(Q[0]),
        .O(child_depth_V_we0));
  LUT3 #(
    .INIT(8'hEA)) 
    ram_reg_i_2__10
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(ram_reg_6),
        .O(child_depth_V_ce1));
  LUT6 #(
    .INIT(64'hFFE2E2E200E2E2E2)) 
    ram_reg_i_3__14
       (.I0(ram_reg_3[6]),
        .I1(Q[1]),
        .I2(ram_reg_1[7]),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(Q[4]),
        .I5(ram_reg_2[7]),
        .O(child_depth_V_address0[7]));
  LUT6 #(
    .INIT(64'hFFE2E2E200E2E2E2)) 
    ram_reg_i_4__14
       (.I0(ram_reg_3[5]),
        .I1(Q[1]),
        .I2(ram_reg_1[6]),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(Q[4]),
        .I5(ram_reg_2[6]),
        .O(child_depth_V_address0[6]));
  LUT6 #(
    .INIT(64'hFFE2E2E200E2E2E2)) 
    ram_reg_i_5__14
       (.I0(ram_reg_3[4]),
        .I1(Q[1]),
        .I2(ram_reg_1[5]),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(Q[4]),
        .I5(ram_reg_2[5]),
        .O(child_depth_V_address0[5]));
  LUT6 #(
    .INIT(64'hFFE2E2E200E2E2E2)) 
    ram_reg_i_6__14
       (.I0(ram_reg_3[3]),
        .I1(Q[1]),
        .I2(ram_reg_1[4]),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(Q[4]),
        .I5(ram_reg_2[4]),
        .O(child_depth_V_address0[4]));
  LUT6 #(
    .INIT(64'hFFE2E2E200E2E2E2)) 
    ram_reg_i_7__14
       (.I0(ram_reg_3[2]),
        .I1(Q[1]),
        .I2(ram_reg_1[3]),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(Q[4]),
        .I5(ram_reg_2[3]),
        .O(child_depth_V_address0[3]));
  LUT6 #(
    .INIT(64'hFFE2E2E200E2E2E2)) 
    ram_reg_i_8__14
       (.I0(ram_reg_3[1]),
        .I1(Q[1]),
        .I2(ram_reg_1[2]),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(Q[4]),
        .I5(ram_reg_2[2]),
        .O(child_depth_V_address0[2]));
  LUT6 #(
    .INIT(64'hFFE2E2E200E2E2E2)) 
    ram_reg_i_9__16
       (.I0(ram_reg_3[0]),
        .I1(Q[1]),
        .I2(ram_reg_1[1]),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(Q[4]),
        .I5(ram_reg_2[1]),
        .O(child_depth_V_address0[1]));
endmodule

(* ORIG_REF_NAME = "compute_bit_lengtlbW" *) 
module design_1_huffman_encoding_0_1_compute_bit_lengtlbW
   (p_0_in,
    E,
    \i_0_i_i_reg_282_reg[3] ,
    \p_0106_0_i_i_reg_352_reg[3] ,
    \p_0106_0_i_i_reg_352_reg[4] ,
    length_histogram_V_d0,
    ap_enable_reg_pp1_iter1_reg,
    \child_depth_curr_V_1_reg_710_reg[2] ,
    \child_depth_curr_V_1_reg_710_reg[3] ,
    \child_depth_curr_V_1_reg_710_reg[4] ,
    \q0_reg[8] ,
    ram_reg,
    icmp_ln883_reg_662,
    Q,
    ap_enable_reg_pp1_iter0,
    ram_reg_0,
    \ap_CS_fsm[2]_i_2 ,
    \q0_reg[0] ,
    \zext_ln544_7_reg_670_reg[5] ,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_2 ,
    \q0_reg[0]_3 ,
    \q0_reg[0]_4 ,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    \p_0106_0_i_i_reg_352_reg[5] ,
    \zext_ln544_7_reg_670_reg[5]_0 ,
    ap_clk);
  output p_0_in;
  output [0:0]E;
  output \i_0_i_i_reg_282_reg[3] ;
  output \p_0106_0_i_i_reg_352_reg[3] ;
  output \p_0106_0_i_i_reg_352_reg[4] ;
  output [8:0]length_histogram_V_d0;
  output ap_enable_reg_pp1_iter1_reg;
  output \child_depth_curr_V_1_reg_710_reg[2] ;
  output \child_depth_curr_V_1_reg_710_reg[3] ;
  output \child_depth_curr_V_1_reg_710_reg[4] ;
  output [8:0]\q0_reg[8] ;
  input ram_reg;
  input icmp_ln883_reg_662;
  input [2:0]Q;
  input ap_enable_reg_pp1_iter0;
  input ram_reg_0;
  input [6:0]\ap_CS_fsm[2]_i_2 ;
  input \q0_reg[0] ;
  input [5:0]\zext_ln544_7_reg_670_reg[5] ;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_2 ;
  input \q0_reg[0]_3 ;
  input \q0_reg[0]_4 ;
  input [8:0]ram_reg_1;
  input ram_reg_2;
  input ram_reg_3;
  input \p_0106_0_i_i_reg_352_reg[5] ;
  input [5:0]\zext_ln544_7_reg_670_reg[5]_0 ;
  input ap_clk;

  wire [0:0]E;
  wire [2:0]Q;
  wire [6:0]\ap_CS_fsm[2]_i_2 ;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter1_reg;
  wire \child_depth_curr_V_1_reg_710_reg[2] ;
  wire \child_depth_curr_V_1_reg_710_reg[3] ;
  wire \child_depth_curr_V_1_reg_710_reg[4] ;
  wire \i_0_i_i_reg_282_reg[3] ;
  wire icmp_ln883_reg_662;
  wire [8:0]length_histogram_V_d0;
  wire \p_0106_0_i_i_reg_352_reg[3] ;
  wire \p_0106_0_i_i_reg_352_reg[4] ;
  wire \p_0106_0_i_i_reg_352_reg[5] ;
  wire p_0_in;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire \q0_reg[0]_3 ;
  wire \q0_reg[0]_4 ;
  wire [8:0]\q0_reg[8] ;
  wire ram_reg;
  wire ram_reg_0;
  wire [8:0]ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire [5:0]\zext_ln544_7_reg_670_reg[5] ;
  wire [5:0]\zext_ln544_7_reg_670_reg[5]_0 ;

  design_1_huffman_encoding_0_1_compute_bit_lengtlbW_ram compute_bit_lengtlbW_ram_U
       (.E(E),
        .Q(Q),
        .\ap_CS_fsm[2]_i_2_0 (\ap_CS_fsm[2]_i_2 ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter0(ap_enable_reg_pp1_iter0),
        .ap_enable_reg_pp1_iter1_reg(ap_enable_reg_pp1_iter1_reg),
        .\child_depth_curr_V_1_reg_710_reg[2] (\child_depth_curr_V_1_reg_710_reg[2] ),
        .\child_depth_curr_V_1_reg_710_reg[3] (\child_depth_curr_V_1_reg_710_reg[3] ),
        .\child_depth_curr_V_1_reg_710_reg[4] (\child_depth_curr_V_1_reg_710_reg[4] ),
        .\i_0_i_i_reg_282_reg[3] (\i_0_i_i_reg_282_reg[3] ),
        .\icmp_ln883_1_reg_666_reg[0] (p_0_in),
        .icmp_ln883_reg_662(icmp_ln883_reg_662),
        .length_histogram_V_d0(length_histogram_V_d0),
        .\p_0106_0_i_i_reg_352_reg[3] (\p_0106_0_i_i_reg_352_reg[3] ),
        .\p_0106_0_i_i_reg_352_reg[4] (\p_0106_0_i_i_reg_352_reg[4] ),
        .\p_0106_0_i_i_reg_352_reg[5] (\p_0106_0_i_i_reg_352_reg[5] ),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[0]_2 (\q0_reg[0]_1 ),
        .\q0_reg[0]_3 (\q0_reg[0]_2 ),
        .\q0_reg[0]_4 (\q0_reg[0]_3 ),
        .\q0_reg[0]_5 (\q0_reg[0]_4 ),
        .\q0_reg[8]_0 (\q0_reg[8] ),
        .ram_reg(ram_reg),
        .ram_reg_0(ram_reg_0),
        .ram_reg_1(ram_reg_1),
        .ram_reg_2(ram_reg_2),
        .ram_reg_3(ram_reg_3),
        .\zext_ln544_7_reg_670_reg[5] (\zext_ln544_7_reg_670_reg[5] ),
        .\zext_ln544_7_reg_670_reg[5]_0 (\zext_ln544_7_reg_670_reg[5]_0 ));
endmodule

(* ORIG_REF_NAME = "compute_bit_lengtlbW_ram" *) 
module design_1_huffman_encoding_0_1_compute_bit_lengtlbW_ram
   (\icmp_ln883_1_reg_666_reg[0] ,
    E,
    \i_0_i_i_reg_282_reg[3] ,
    \p_0106_0_i_i_reg_352_reg[3] ,
    \p_0106_0_i_i_reg_352_reg[4] ,
    length_histogram_V_d0,
    ap_enable_reg_pp1_iter1_reg,
    \child_depth_curr_V_1_reg_710_reg[2] ,
    \child_depth_curr_V_1_reg_710_reg[3] ,
    \child_depth_curr_V_1_reg_710_reg[4] ,
    \q0_reg[8]_0 ,
    ram_reg,
    icmp_ln883_reg_662,
    Q,
    ap_enable_reg_pp1_iter0,
    ram_reg_0,
    \ap_CS_fsm[2]_i_2_0 ,
    \q0_reg[0]_0 ,
    \zext_ln544_7_reg_670_reg[5] ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_2 ,
    \q0_reg[0]_3 ,
    \q0_reg[0]_4 ,
    \q0_reg[0]_5 ,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    \p_0106_0_i_i_reg_352_reg[5] ,
    \zext_ln544_7_reg_670_reg[5]_0 ,
    ap_clk);
  output \icmp_ln883_1_reg_666_reg[0] ;
  output [0:0]E;
  output \i_0_i_i_reg_282_reg[3] ;
  output \p_0106_0_i_i_reg_352_reg[3] ;
  output \p_0106_0_i_i_reg_352_reg[4] ;
  output [8:0]length_histogram_V_d0;
  output ap_enable_reg_pp1_iter1_reg;
  output \child_depth_curr_V_1_reg_710_reg[2] ;
  output \child_depth_curr_V_1_reg_710_reg[3] ;
  output \child_depth_curr_V_1_reg_710_reg[4] ;
  output [8:0]\q0_reg[8]_0 ;
  input ram_reg;
  input icmp_ln883_reg_662;
  input [2:0]Q;
  input ap_enable_reg_pp1_iter0;
  input ram_reg_0;
  input [6:0]\ap_CS_fsm[2]_i_2_0 ;
  input \q0_reg[0]_0 ;
  input [5:0]\zext_ln544_7_reg_670_reg[5] ;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_2 ;
  input \q0_reg[0]_3 ;
  input \q0_reg[0]_4 ;
  input \q0_reg[0]_5 ;
  input [8:0]ram_reg_1;
  input ram_reg_2;
  input ram_reg_3;
  input \p_0106_0_i_i_reg_352_reg[5] ;
  input [5:0]\zext_ln544_7_reg_670_reg[5]_0 ;
  input ap_clk;

  wire [0:0]E;
  wire [2:0]Q;
  wire [6:0]\ap_CS_fsm[2]_i_2_0 ;
  wire \ap_CS_fsm[2]_i_3_n_7 ;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter1_reg;
  wire \child_depth_curr_V_1_reg_710_reg[2] ;
  wire \child_depth_curr_V_1_reg_710_reg[3] ;
  wire \child_depth_curr_V_1_reg_710_reg[4] ;
  wire \i_0_i_i_reg_282_reg[3] ;
  wire \icmp_ln883_1_reg_666_reg[0] ;
  wire icmp_ln883_reg_662;
  wire [5:0]internal_length_hist_address0;
  wire internal_length_hist_ce0;
  wire [8:0]length_histogram_V_d0;
  wire \p_0106_0_i_i_reg_352_reg[3] ;
  wire \p_0106_0_i_i_reg_352_reg[4] ;
  wire \p_0106_0_i_i_reg_352_reg[5] ;
  wire [8:0]q00;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire \q0_reg[0]_3 ;
  wire \q0_reg[0]_4 ;
  wire \q0_reg[0]_5 ;
  wire [8:0]\q0_reg[8]_0 ;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_0_63_0_0_i_10_n_7;
  wire ram_reg_0_63_0_0_i_11_n_7;
  wire ram_reg_0_63_0_0_i_12_n_7;
  wire ram_reg_0_63_0_0_i_13_n_7;
  wire ram_reg_0_63_0_0_i_14_n_7;
  wire ram_reg_0_63_0_0_i_15_n_7;
  wire ram_reg_0_63_0_0_i_16_n_7;
  wire ram_reg_0_63_0_0_i_17_n_7;
  wire ram_reg_0_63_0_0_i_7_n_7;
  wire ram_reg_0_63_0_0_i_8_n_7;
  wire ram_reg_0_63_0_0_i_9_n_7;
  wire [8:0]ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_i_18__4_n_7;
  wire ram_reg_i_19__3_n_7;
  wire ram_reg_i_20__4_n_7;
  wire ram_reg_i_21__2_n_7;
  wire ram_reg_i_22__2_n_7;
  wire ram_reg_i_23__3_n_7;
  wire ram_reg_i_24__3_n_7;
  wire ram_reg_i_25__3_n_7;
  wire ram_reg_i_26__2_n_7;
  wire [5:0]\zext_ln544_7_reg_670_reg[5] ;
  wire [5:0]\zext_ln544_7_reg_670_reg[5]_0 ;

  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(\ap_CS_fsm[2]_i_2_0 [3]),
        .I1(\ap_CS_fsm[2]_i_2_0 [4]),
        .I2(\ap_CS_fsm[2]_i_2_0 [1]),
        .I3(\ap_CS_fsm[2]_i_2_0 [2]),
        .I4(\ap_CS_fsm[2]_i_2_0 [0]),
        .I5(\ap_CS_fsm[2]_i_3_n_7 ),
        .O(\i_0_i_i_reg_282_reg[3] ));
  LUT2 #(
    .INIT(4'hB)) 
    \ap_CS_fsm[2]_i_3 
       (.I0(\ap_CS_fsm[2]_i_2_0 [5]),
        .I1(\ap_CS_fsm[2]_i_2_0 [6]),
        .O(\ap_CS_fsm[2]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h8)) 
    \i_0_i_i_reg_282[6]_i_1 
       (.I0(\i_0_i_i_reg_282_reg[3] ),
        .I1(Q[0]),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \length_V_reg_656[3]_i_2 
       (.I0(\zext_ln544_7_reg_670_reg[5]_0 [2]),
        .I1(\zext_ln544_7_reg_670_reg[5]_0 [0]),
        .I2(\zext_ln544_7_reg_670_reg[5]_0 [1]),
        .I3(\zext_ln544_7_reg_670_reg[5]_0 [3]),
        .O(\child_depth_curr_V_1_reg_710_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \length_V_reg_656[4]_i_2 
       (.I0(\zext_ln544_7_reg_670_reg[5] [3]),
        .I1(\zext_ln544_7_reg_670_reg[5] [1]),
        .I2(\zext_ln544_7_reg_670_reg[5] [0]),
        .I3(\zext_ln544_7_reg_670_reg[5] [2]),
        .I4(\zext_ln544_7_reg_670_reg[5] [4]),
        .O(\p_0106_0_i_i_reg_352_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \length_V_reg_656[4]_i_3 
       (.I0(\zext_ln544_7_reg_670_reg[5]_0 [3]),
        .I1(\zext_ln544_7_reg_670_reg[5]_0 [1]),
        .I2(\zext_ln544_7_reg_670_reg[5]_0 [0]),
        .I3(\zext_ln544_7_reg_670_reg[5]_0 [2]),
        .I4(\zext_ln544_7_reg_670_reg[5]_0 [4]),
        .O(\child_depth_curr_V_1_reg_710_reg[3] ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \length_V_reg_656[5]_i_2 
       (.I0(\zext_ln544_7_reg_670_reg[5] [4]),
        .I1(\zext_ln544_7_reg_670_reg[5] [2]),
        .I2(\zext_ln544_7_reg_670_reg[5] [0]),
        .I3(\zext_ln544_7_reg_670_reg[5] [1]),
        .I4(\zext_ln544_7_reg_670_reg[5] [3]),
        .I5(\zext_ln544_7_reg_670_reg[5] [5]),
        .O(\p_0106_0_i_i_reg_352_reg[4] ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \length_V_reg_656[5]_i_3 
       (.I0(\zext_ln544_7_reg_670_reg[5]_0 [4]),
        .I1(\zext_ln544_7_reg_670_reg[5]_0 [2]),
        .I2(\zext_ln544_7_reg_670_reg[5]_0 [0]),
        .I3(\zext_ln544_7_reg_670_reg[5]_0 [1]),
        .I4(\zext_ln544_7_reg_670_reg[5]_0 [3]),
        .I5(\zext_ln544_7_reg_670_reg[5]_0 [5]),
        .O(\child_depth_curr_V_1_reg_710_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \op2_assign_reg_361[8]_i_3 
       (.I0(\p_0106_0_i_i_reg_352_reg[5] ),
        .I1(ram_reg_0),
        .I2(Q[1]),
        .O(ap_enable_reg_pp1_iter1_reg));
  LUT4 #(
    .INIT(16'hFECC)) 
    \q0[8]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp1_iter0),
        .O(internal_length_hist_ce0));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(internal_length_hist_ce0),
        .D(q00[0]),
        .Q(\q0_reg[8]_0 [0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(internal_length_hist_ce0),
        .D(q00[1]),
        .Q(\q0_reg[8]_0 [1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(internal_length_hist_ce0),
        .D(q00[2]),
        .Q(\q0_reg[8]_0 [2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(internal_length_hist_ce0),
        .D(q00[3]),
        .Q(\q0_reg[8]_0 [3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(internal_length_hist_ce0),
        .D(q00[4]),
        .Q(\q0_reg[8]_0 [4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(internal_length_hist_ce0),
        .D(q00[5]),
        .Q(\q0_reg[8]_0 [5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(internal_length_hist_ce0),
        .D(q00[6]),
        .Q(\q0_reg[8]_0 [6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(internal_length_hist_ce0),
        .D(q00[7]),
        .Q(\q0_reg[8]_0 [7]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(internal_length_hist_ce0),
        .D(q00[8]),
        .Q(\q0_reg[8]_0 [8]),
        .R(1'b0));
  (* RTL_RAM_BITS = "576" *) 
  (* RTL_RAM_NAME = "internal_length_hist_U/compute_bit_lengtlbW_ram_U/ram" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM64X1S ram_reg_0_63_0_0
       (.A0(internal_length_hist_address0[0]),
        .A1(internal_length_hist_address0[1]),
        .A2(internal_length_hist_address0[2]),
        .A3(internal_length_hist_address0[3]),
        .A4(internal_length_hist_address0[4]),
        .A5(internal_length_hist_address0[5]),
        .D(length_histogram_V_d0[0]),
        .O(q00[0]),
        .WCLK(ap_clk),
        .WE(\icmp_ln883_1_reg_666_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF8080FF80)) 
    ram_reg_0_63_0_0_i_1
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(Q[2]),
        .I2(\q0_reg[0]_0 ),
        .I3(ram_reg_0_63_0_0_i_7_n_7),
        .I4(\zext_ln544_7_reg_670_reg[5] [0]),
        .I5(ram_reg_0_63_0_0_i_8_n_7),
        .O(internal_length_hist_address0[0]));
  LUT3 #(
    .INIT(8'h78)) 
    ram_reg_0_63_0_0_i_10
       (.I0(\zext_ln544_7_reg_670_reg[5] [1]),
        .I1(\zext_ln544_7_reg_670_reg[5] [0]),
        .I2(\zext_ln544_7_reg_670_reg[5] [2]),
        .O(ram_reg_0_63_0_0_i_10_n_7));
  LUT6 #(
    .INIT(64'hFFFF2A802A802A80)) 
    ram_reg_0_63_0_0_i_11
       (.I0(ram_reg_0_63_0_0_i_16_n_7),
        .I1(\zext_ln544_7_reg_670_reg[5]_0 [1]),
        .I2(\zext_ln544_7_reg_670_reg[5]_0 [0]),
        .I3(\zext_ln544_7_reg_670_reg[5]_0 [2]),
        .I4(\ap_CS_fsm[2]_i_2_0 [2]),
        .I5(ram_reg_0_63_0_0_i_17_n_7),
        .O(ram_reg_0_63_0_0_i_11_n_7));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    ram_reg_0_63_0_0_i_12
       (.I0(\zext_ln544_7_reg_670_reg[5] [2]),
        .I1(\zext_ln544_7_reg_670_reg[5] [0]),
        .I2(\zext_ln544_7_reg_670_reg[5] [1]),
        .I3(\zext_ln544_7_reg_670_reg[5] [3]),
        .O(ram_reg_0_63_0_0_i_12_n_7));
  LUT6 #(
    .INIT(64'h004400F4F0F0F0F0)) 
    ram_reg_0_63_0_0_i_13
       (.I0(ap_enable_reg_pp1_iter1_reg),
        .I1(\child_depth_curr_V_1_reg_710_reg[2] ),
        .I2(\ap_CS_fsm[2]_i_2_0 [3]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(ap_enable_reg_pp1_iter0),
        .O(ram_reg_0_63_0_0_i_13_n_7));
  LUT6 #(
    .INIT(64'h004400F4F0F0F0F0)) 
    ram_reg_0_63_0_0_i_14
       (.I0(ap_enable_reg_pp1_iter1_reg),
        .I1(\child_depth_curr_V_1_reg_710_reg[3] ),
        .I2(\ap_CS_fsm[2]_i_2_0 [4]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(ap_enable_reg_pp1_iter0),
        .O(ram_reg_0_63_0_0_i_14_n_7));
  LUT6 #(
    .INIT(64'h004400F4F0F0F0F0)) 
    ram_reg_0_63_0_0_i_15
       (.I0(ap_enable_reg_pp1_iter1_reg),
        .I1(\child_depth_curr_V_1_reg_710_reg[4] ),
        .I2(\ap_CS_fsm[2]_i_2_0 [5]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(ap_enable_reg_pp1_iter0),
        .O(ram_reg_0_63_0_0_i_15_n_7));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'h04)) 
    ram_reg_0_63_0_0_i_16
       (.I0(ap_enable_reg_pp1_iter1_reg),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(Q[2]),
        .O(ram_reg_0_63_0_0_i_16_n_7));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    ram_reg_0_63_0_0_i_17
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp1_iter0),
        .O(ram_reg_0_63_0_0_i_17_n_7));
  LUT6 #(
    .INIT(64'hFFFFFFFF4FF44444)) 
    ram_reg_0_63_0_0_i_2
       (.I0(ram_reg_i_21__2_n_7),
        .I1(\q0_reg[0]_1 ),
        .I2(\zext_ln544_7_reg_670_reg[5] [1]),
        .I3(\zext_ln544_7_reg_670_reg[5] [0]),
        .I4(ram_reg_0_63_0_0_i_7_n_7),
        .I5(ram_reg_0_63_0_0_i_9_n_7),
        .O(internal_length_hist_address0[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF808080)) 
    ram_reg_0_63_0_0_i_3
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(Q[2]),
        .I2(\q0_reg[0]_2 ),
        .I3(ram_reg_0_63_0_0_i_10_n_7),
        .I4(ram_reg_0_63_0_0_i_7_n_7),
        .I5(ram_reg_0_63_0_0_i_11_n_7),
        .O(internal_length_hist_address0[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF808080)) 
    ram_reg_0_63_0_0_i_4
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(Q[2]),
        .I2(\q0_reg[0]_3 ),
        .I3(ram_reg_0_63_0_0_i_12_n_7),
        .I4(ram_reg_0_63_0_0_i_7_n_7),
        .I5(ram_reg_0_63_0_0_i_13_n_7),
        .O(internal_length_hist_address0[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF808080)) 
    ram_reg_0_63_0_0_i_5
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(Q[2]),
        .I2(\q0_reg[0]_4 ),
        .I3(\p_0106_0_i_i_reg_352_reg[3] ),
        .I4(ram_reg_0_63_0_0_i_7_n_7),
        .I5(ram_reg_0_63_0_0_i_14_n_7),
        .O(internal_length_hist_address0[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF808080)) 
    ram_reg_0_63_0_0_i_6
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(Q[2]),
        .I2(\q0_reg[0]_5 ),
        .I3(\p_0106_0_i_i_reg_352_reg[4] ),
        .I4(ram_reg_0_63_0_0_i_7_n_7),
        .I5(ram_reg_0_63_0_0_i_15_n_7),
        .O(internal_length_hist_address0[5]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'h0000A200)) 
    ram_reg_0_63_0_0_i_7
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(\p_0106_0_i_i_reg_352_reg[5] ),
        .I2(ram_reg_0),
        .I3(Q[1]),
        .I4(Q[2]),
        .O(ram_reg_0_63_0_0_i_7_n_7));
  LUT6 #(
    .INIT(64'h001100F1F0F0F0F0)) 
    ram_reg_0_63_0_0_i_8
       (.I0(\zext_ln544_7_reg_670_reg[5]_0 [0]),
        .I1(ap_enable_reg_pp1_iter1_reg),
        .I2(\ap_CS_fsm[2]_i_2_0 [0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(ap_enable_reg_pp1_iter0),
        .O(ram_reg_0_63_0_0_i_8_n_7));
  LUT5 #(
    .INIT(32'hFF282828)) 
    ram_reg_0_63_0_0_i_9
       (.I0(ram_reg_0_63_0_0_i_16_n_7),
        .I1(\zext_ln544_7_reg_670_reg[5]_0 [0]),
        .I2(\zext_ln544_7_reg_670_reg[5]_0 [1]),
        .I3(\ap_CS_fsm[2]_i_2_0 [1]),
        .I4(ram_reg_0_63_0_0_i_17_n_7),
        .O(ram_reg_0_63_0_0_i_9_n_7));
  (* RTL_RAM_BITS = "576" *) 
  (* RTL_RAM_NAME = "internal_length_hist_U/compute_bit_lengtlbW_ram_U/ram" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM64X1S ram_reg_0_63_1_1
       (.A0(internal_length_hist_address0[0]),
        .A1(internal_length_hist_address0[1]),
        .A2(internal_length_hist_address0[2]),
        .A3(internal_length_hist_address0[3]),
        .A4(internal_length_hist_address0[4]),
        .A5(internal_length_hist_address0[5]),
        .D(length_histogram_V_d0[1]),
        .O(q00[1]),
        .WCLK(ap_clk),
        .WE(\icmp_ln883_1_reg_666_reg[0] ));
  (* RTL_RAM_BITS = "576" *) 
  (* RTL_RAM_NAME = "internal_length_hist_U/compute_bit_lengtlbW_ram_U/ram" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM64X1S ram_reg_0_63_2_2
       (.A0(internal_length_hist_address0[0]),
        .A1(internal_length_hist_address0[1]),
        .A2(internal_length_hist_address0[2]),
        .A3(internal_length_hist_address0[3]),
        .A4(internal_length_hist_address0[4]),
        .A5(internal_length_hist_address0[5]),
        .D(length_histogram_V_d0[2]),
        .O(q00[2]),
        .WCLK(ap_clk),
        .WE(\icmp_ln883_1_reg_666_reg[0] ));
  (* RTL_RAM_BITS = "576" *) 
  (* RTL_RAM_NAME = "internal_length_hist_U/compute_bit_lengtlbW_ram_U/ram" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM64X1S ram_reg_0_63_3_3
       (.A0(internal_length_hist_address0[0]),
        .A1(internal_length_hist_address0[1]),
        .A2(internal_length_hist_address0[2]),
        .A3(internal_length_hist_address0[3]),
        .A4(internal_length_hist_address0[4]),
        .A5(internal_length_hist_address0[5]),
        .D(length_histogram_V_d0[3]),
        .O(q00[3]),
        .WCLK(ap_clk),
        .WE(\icmp_ln883_1_reg_666_reg[0] ));
  (* RTL_RAM_BITS = "576" *) 
  (* RTL_RAM_NAME = "internal_length_hist_U/compute_bit_lengtlbW_ram_U/ram" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM64X1S ram_reg_0_63_4_4
       (.A0(internal_length_hist_address0[0]),
        .A1(internal_length_hist_address0[1]),
        .A2(internal_length_hist_address0[2]),
        .A3(internal_length_hist_address0[3]),
        .A4(internal_length_hist_address0[4]),
        .A5(internal_length_hist_address0[5]),
        .D(length_histogram_V_d0[4]),
        .O(q00[4]),
        .WCLK(ap_clk),
        .WE(\icmp_ln883_1_reg_666_reg[0] ));
  (* RTL_RAM_BITS = "576" *) 
  (* RTL_RAM_NAME = "internal_length_hist_U/compute_bit_lengtlbW_ram_U/ram" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM64X1S ram_reg_0_63_5_5
       (.A0(internal_length_hist_address0[0]),
        .A1(internal_length_hist_address0[1]),
        .A2(internal_length_hist_address0[2]),
        .A3(internal_length_hist_address0[3]),
        .A4(internal_length_hist_address0[4]),
        .A5(internal_length_hist_address0[5]),
        .D(length_histogram_V_d0[5]),
        .O(q00[5]),
        .WCLK(ap_clk),
        .WE(\icmp_ln883_1_reg_666_reg[0] ));
  (* RTL_RAM_BITS = "576" *) 
  (* RTL_RAM_NAME = "internal_length_hist_U/compute_bit_lengtlbW_ram_U/ram" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1S ram_reg_0_63_6_6
       (.A0(internal_length_hist_address0[0]),
        .A1(internal_length_hist_address0[1]),
        .A2(internal_length_hist_address0[2]),
        .A3(internal_length_hist_address0[3]),
        .A4(internal_length_hist_address0[4]),
        .A5(internal_length_hist_address0[5]),
        .D(length_histogram_V_d0[6]),
        .O(q00[6]),
        .WCLK(ap_clk),
        .WE(\icmp_ln883_1_reg_666_reg[0] ));
  (* RTL_RAM_BITS = "576" *) 
  (* RTL_RAM_NAME = "internal_length_hist_U/compute_bit_lengtlbW_ram_U/ram" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1S ram_reg_0_63_7_7
       (.A0(internal_length_hist_address0[0]),
        .A1(internal_length_hist_address0[1]),
        .A2(internal_length_hist_address0[2]),
        .A3(internal_length_hist_address0[3]),
        .A4(internal_length_hist_address0[4]),
        .A5(internal_length_hist_address0[5]),
        .D(length_histogram_V_d0[7]),
        .O(q00[7]),
        .WCLK(ap_clk),
        .WE(\icmp_ln883_1_reg_666_reg[0] ));
  (* RTL_RAM_BITS = "576" *) 
  (* RTL_RAM_NAME = "internal_length_hist_U/compute_bit_lengtlbW_ram_U/ram" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM64X1S ram_reg_0_63_8_8
       (.A0(internal_length_hist_address0[0]),
        .A1(internal_length_hist_address0[1]),
        .A2(internal_length_hist_address0[2]),
        .A3(internal_length_hist_address0[3]),
        .A4(internal_length_hist_address0[4]),
        .A5(internal_length_hist_address0[5]),
        .D(length_histogram_V_d0[8]),
        .O(q00[8]),
        .WCLK(ap_clk),
        .WE(\icmp_ln883_1_reg_666_reg[0] ));
  LUT6 #(
    .INIT(64'h00000000BFAB4054)) 
    ram_reg_i_10__15
       (.I0(ram_reg_i_23__3_n_7),
        .I1(ram_reg_1[1]),
        .I2(ram_reg_3),
        .I3(ram_reg_i_24__3_n_7),
        .I4(ram_reg_1[6]),
        .I5(ram_reg_i_21__2_n_7),
        .O(length_histogram_V_d0[6]));
  LUT6 #(
    .INIT(64'h00000000FF2B00D4)) 
    ram_reg_i_11__9
       (.I0(ram_reg_i_24__3_n_7),
        .I1(ram_reg_3),
        .I2(ram_reg_1[1]),
        .I3(ram_reg_i_25__3_n_7),
        .I4(ram_reg_1[5]),
        .I5(ram_reg_i_21__2_n_7),
        .O(length_histogram_V_d0[5]));
  LUT6 #(
    .INIT(64'hAAAAC000AFFFC000)) 
    ram_reg_i_12__7
       (.I0(ram_reg_i_26__2_n_7),
        .I1(ram_reg_i_22__2_n_7),
        .I2(ram_reg_1[2]),
        .I3(ram_reg_1[3]),
        .I4(ram_reg_1[4]),
        .I5(ram_reg_i_21__2_n_7),
        .O(length_histogram_V_d0[4]));
  LUT6 #(
    .INIT(64'h002B00D400FF0000)) 
    ram_reg_i_13__7
       (.I0(ram_reg_i_24__3_n_7),
        .I1(ram_reg_3),
        .I2(ram_reg_1[1]),
        .I3(ram_reg_i_21__2_n_7),
        .I4(ram_reg_1[3]),
        .I5(ram_reg_1[2]),
        .O(length_histogram_V_d0[3]));
  LUT6 #(
    .INIT(64'h00000000566A6A6A)) 
    ram_reg_i_14__6
       (.I0(ram_reg_1[2]),
        .I1(ram_reg_1[1]),
        .I2(ram_reg_3),
        .I3(ram_reg_2),
        .I4(ram_reg_1[0]),
        .I5(ram_reg_i_21__2_n_7),
        .O(length_histogram_V_d0[2]));
  LUT6 #(
    .INIT(64'h9666000000000000)) 
    ram_reg_i_15__3
       (.I0(ram_reg_3),
        .I1(ram_reg_1[1]),
        .I2(ram_reg_2),
        .I3(ram_reg_1[0]),
        .I4(Q[2]),
        .I5(ap_enable_reg_pp1_iter0),
        .O(length_histogram_V_d0[1]));
  LUT4 #(
    .INIT(16'h0880)) 
    ram_reg_i_16__3
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(Q[2]),
        .I2(ram_reg_1[0]),
        .I3(ram_reg_2),
        .O(length_histogram_V_d0[0]));
  LUT6 #(
    .INIT(64'hFFFF077FFFFFFFFF)) 
    ram_reg_i_18__4
       (.I0(ram_reg_1[0]),
        .I1(ram_reg_2),
        .I2(ram_reg_3),
        .I3(ram_reg_1[1]),
        .I4(ram_reg_i_23__3_n_7),
        .I5(ram_reg_1[6]),
        .O(ram_reg_i_18__4_n_7));
  LUT5 #(
    .INIT(32'h10000000)) 
    ram_reg_i_19__3
       (.I0(ram_reg_i_23__3_n_7),
        .I1(ram_reg_1[8]),
        .I2(ram_reg_1[7]),
        .I3(ram_reg_1[6]),
        .I4(ram_reg_i_22__2_n_7),
        .O(ram_reg_i_19__3_n_7));
  LUT6 #(
    .INIT(64'hFFFFFFFF00007000)) 
    ram_reg_i_1__13
       (.I0(ram_reg),
        .I1(icmp_ln883_reg_662),
        .I2(Q[2]),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(ram_reg_0),
        .I5(E),
        .O(\icmp_ln883_1_reg_666_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'h077F)) 
    ram_reg_i_20__4
       (.I0(ram_reg_1[0]),
        .I1(ram_reg_2),
        .I2(ram_reg_3),
        .I3(ram_reg_1[1]),
        .O(ram_reg_i_20__4_n_7));
  LUT2 #(
    .INIT(4'h7)) 
    ram_reg_i_21__2
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(Q[2]),
        .O(ram_reg_i_21__2_n_7));
  LUT6 #(
    .INIT(64'hE888000000000000)) 
    ram_reg_i_22__2
       (.I0(ram_reg_1[1]),
        .I1(ram_reg_3),
        .I2(ram_reg_2),
        .I3(ram_reg_1[0]),
        .I4(Q[2]),
        .I5(ap_enable_reg_pp1_iter0),
        .O(ram_reg_i_22__2_n_7));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    ram_reg_i_23__3
       (.I0(ram_reg_1[4]),
        .I1(ram_reg_1[2]),
        .I2(ram_reg_1[3]),
        .I3(ram_reg_1[5]),
        .O(ram_reg_i_23__3_n_7));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h7)) 
    ram_reg_i_24__3
       (.I0(ram_reg_1[0]),
        .I1(ram_reg_2),
        .O(ram_reg_i_24__3_n_7));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    ram_reg_i_25__3
       (.I0(ram_reg_1[3]),
        .I1(ram_reg_1[2]),
        .I2(ram_reg_1[4]),
        .O(ram_reg_i_25__3_n_7));
  LUT6 #(
    .INIT(64'h1777000000000000)) 
    ram_reg_i_26__2
       (.I0(ram_reg_1[1]),
        .I1(ram_reg_3),
        .I2(ram_reg_2),
        .I3(ram_reg_1[0]),
        .I4(Q[2]),
        .I5(ap_enable_reg_pp1_iter0),
        .O(ram_reg_i_26__2_n_7));
  LUT6 #(
    .INIT(64'hFFFFFFFFB0000000)) 
    ram_reg_i_8__13
       (.I0(ram_reg_i_18__4_n_7),
        .I1(ram_reg_1[7]),
        .I2(ram_reg_1[8]),
        .I3(Q[2]),
        .I4(ap_enable_reg_pp1_iter0),
        .I5(ram_reg_i_19__3_n_7),
        .O(length_histogram_V_d0[8]));
  LUT6 #(
    .INIT(64'h3300330022F03300)) 
    ram_reg_i_9__15
       (.I0(ram_reg_i_20__4_n_7),
        .I1(ram_reg_i_21__2_n_7),
        .I2(ram_reg_i_22__2_n_7),
        .I3(ram_reg_1[7]),
        .I4(ram_reg_1[6]),
        .I5(ram_reg_i_23__3_n_7),
        .O(length_histogram_V_d0[7]));
endmodule

(* ORIG_REF_NAME = "create_codeword" *) 
module design_1_huffman_encoding_0_1_create_codeword
   (ADDRBWRADDR,
    create_codeword_U0_ap_ready,
    Q,
    \i_0_reg_188_reg[4]_0 ,
    create_codeword_U0_codeword_length_histogram_V_ce0,
    E,
    length_V_reg_4020,
    codeword_length_hist_1_reg_3780,
    \odata_reg[32] ,
    ap_rst_n_0,
    full_n,
    \ap_CS_fsm_reg[8]_0 ,
    empty_n_reg,
    ap_sync_done,
    \ap_CS_fsm_reg[8]_1 ,
    \ap_CS_fsm_reg[8]_2 ,
    encoding_TLAST,
    SS,
    ap_clk,
    \ret_V_reg_430_reg[0]_0 ,
    ap_rst_n,
    DOBDO,
    encoding_TREADY,
    symbol_bits_V_t_empty_n,
    truncated_length_his_1_t_empty_n,
    icmp_ln883_fu_265_p2,
    extLd_loc_c19_empty_n,
    ap_done_reg,
    Block_proc_U0_ap_start,
    empty_n_reg_0,
    \tptr_reg[0] ,
    \tptr_reg[0]_0 ,
    D,
    \p_0216_0_reg_175_reg[9]_0 ,
    \sub_ln556_reg_436_reg[2]_0 );
  output [7:0]ADDRBWRADDR;
  output create_codeword_U0_ap_ready;
  output [0:0]Q;
  output [4:0]\i_0_reg_188_reg[4]_0 ;
  output create_codeword_U0_codeword_length_histogram_V_ce0;
  output [0:0]E;
  output length_V_reg_4020;
  output codeword_length_hist_1_reg_3780;
  output [27:0]\odata_reg[32] ;
  output ap_rst_n_0;
  output full_n;
  output \ap_CS_fsm_reg[8]_0 ;
  output empty_n_reg;
  output ap_sync_done;
  output \ap_CS_fsm_reg[8]_1 ;
  output \ap_CS_fsm_reg[8]_2 ;
  output [0:0]encoding_TLAST;
  input [0:0]SS;
  input ap_clk;
  input \ret_V_reg_430_reg[0]_0 ;
  input ap_rst_n;
  input [4:0]DOBDO;
  input encoding_TREADY;
  input symbol_bits_V_t_empty_n;
  input truncated_length_his_1_t_empty_n;
  input icmp_ln883_fu_265_p2;
  input extLd_loc_c19_empty_n;
  input ap_done_reg;
  input Block_proc_U0_ap_start;
  input empty_n_reg_0;
  input [0:0]\tptr_reg[0] ;
  input [0:0]\tptr_reg[0]_0 ;
  input [3:0]D;
  input [8:0]\p_0216_0_reg_175_reg[9]_0 ;
  input [1:0]\sub_ln556_reg_436_reg[2]_0 ;

  wire [7:0]ADDRBWRADDR;
  wire Block_proc_U0_ap_start;
  wire [3:0]D;
  wire [4:0]DOBDO;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SS;
  wire [25:1]add_ln1503_fu_234_p2;
  wire [26:0]add_ln700_fu_354_p2;
  wire [26:0]add_ln700_reg_446;
  wire add_ln700_reg_4460;
  wire \add_ln700_reg_446_reg[12]_i_1_n_10 ;
  wire \add_ln700_reg_446_reg[12]_i_1_n_7 ;
  wire \add_ln700_reg_446_reg[12]_i_1_n_8 ;
  wire \add_ln700_reg_446_reg[12]_i_1_n_9 ;
  wire \add_ln700_reg_446_reg[16]_i_1_n_10 ;
  wire \add_ln700_reg_446_reg[16]_i_1_n_7 ;
  wire \add_ln700_reg_446_reg[16]_i_1_n_8 ;
  wire \add_ln700_reg_446_reg[16]_i_1_n_9 ;
  wire \add_ln700_reg_446_reg[20]_i_1_n_10 ;
  wire \add_ln700_reg_446_reg[20]_i_1_n_7 ;
  wire \add_ln700_reg_446_reg[20]_i_1_n_8 ;
  wire \add_ln700_reg_446_reg[20]_i_1_n_9 ;
  wire \add_ln700_reg_446_reg[24]_i_1_n_10 ;
  wire \add_ln700_reg_446_reg[24]_i_1_n_7 ;
  wire \add_ln700_reg_446_reg[24]_i_1_n_8 ;
  wire \add_ln700_reg_446_reg[24]_i_1_n_9 ;
  wire \add_ln700_reg_446_reg[26]_i_2_n_10 ;
  wire \add_ln700_reg_446_reg[4]_i_1_n_10 ;
  wire \add_ln700_reg_446_reg[4]_i_1_n_7 ;
  wire \add_ln700_reg_446_reg[4]_i_1_n_8 ;
  wire \add_ln700_reg_446_reg[4]_i_1_n_9 ;
  wire \add_ln700_reg_446_reg[8]_i_1_n_10 ;
  wire \add_ln700_reg_446_reg[8]_i_1_n_7 ;
  wire \add_ln700_reg_446_reg[8]_i_1_n_8 ;
  wire \add_ln700_reg_446_reg[8]_i_1_n_9 ;
  wire \ap_CS_fsm[4]_i_2__0_n_7 ;
  wire \ap_CS_fsm[4]_i_3__0_n_7 ;
  wire \ap_CS_fsm[4]_i_4_n_7 ;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp1_stage0;
  wire ap_CS_fsm_pp1_stage1;
  wire ap_CS_fsm_pp1_stage2;
  wire ap_CS_fsm_pp1_stage3;
  wire ap_CS_fsm_pp1_stage4;
  wire \ap_CS_fsm_reg[8]_0 ;
  wire \ap_CS_fsm_reg[8]_1 ;
  wire \ap_CS_fsm_reg[8]_2 ;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state5;
  wire [8:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire ap_condition_pp0_exit_iter0_state2;
  wire ap_done_reg;
  wire ap_done_reg_0;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__1_n_7;
  wire ap_enable_reg_pp0_iter1_i_1__1_n_7;
  wire ap_enable_reg_pp0_iter1_reg_n_7;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter1_reg_n_7;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_sync_done;
  wire codeword_length_hist_1_reg_3780;
  wire create_codeword_U0_ap_ready;
  wire create_codeword_U0_codeword_length_histogram_V_ce0;
  wire empty_n_reg;
  wire empty_n_reg_0;
  wire [0:0]encoding_TLAST;
  wire encoding_TREADY;
  wire encoding_TVALID_int;
  wire extLd_loc_c19_empty_n;
  wire first_codeword_V_U_n_8;
  wire [4:0]first_codeword_V_add_1_reg_414;
  wire first_codeword_V_add_1_reg_4140;
  wire [4:4]first_codeword_V_address0;
  wire first_codeword_V_ce0;
  wire full_n;
  wire [8:0]i1_0_reg_199;
  wire i1_0_reg_1990;
  wire i_0_reg_1880;
  wire [4:0]\i_0_reg_188_reg[4]_0 ;
  wire [8:0]i_4_fu_254_p2;
  wire \i_4_reg_392[3]_i_2_n_7 ;
  wire \i_4_reg_392[5]_i_2_n_7 ;
  wire \i_4_reg_392[6]_i_2_n_7 ;
  wire \i_4_reg_392[8]_i_2_n_7 ;
  wire \i_4_reg_392[8]_i_3_n_7 ;
  wire [8:0]i_4_reg_392_reg;
  wire [4:0]i_fu_216_p2;
  wire icmp_ln17_reg_359;
  wire icmp_ln17_reg_359_pp0_iter1_reg;
  wire \icmp_ln25_reg_388_reg_n_7_[0] ;
  wire icmp_ln883_fu_265_p2;
  wire \icmp_ln883_reg_410[0]_i_1_n_7 ;
  wire \icmp_ln883_reg_410_reg_n_7_[0] ;
  wire length_V_reg_4020;
  wire [27:0]\odata_reg[32] ;
  wire [26:0]out_reversed_V_1_reg_419;
  wire out_reversed_V_1_reg_4190;
  wire \p_0216_0_reg_175[5]_i_2_n_7 ;
  wire \p_0216_0_reg_175[5]_i_3_n_7 ;
  wire \p_0216_0_reg_175[5]_i_4_n_7 ;
  wire \p_0216_0_reg_175[5]_i_5_n_7 ;
  wire \p_0216_0_reg_175[9]_i_2_n_7 ;
  wire \p_0216_0_reg_175[9]_i_3_n_7 ;
  wire \p_0216_0_reg_175[9]_i_4_n_7 ;
  wire \p_0216_0_reg_175[9]_i_5_n_7 ;
  wire p_0216_0_reg_175_reg0;
  wire \p_0216_0_reg_175_reg[13]_i_1_n_10 ;
  wire \p_0216_0_reg_175_reg[13]_i_1_n_7 ;
  wire \p_0216_0_reg_175_reg[13]_i_1_n_8 ;
  wire \p_0216_0_reg_175_reg[13]_i_1_n_9 ;
  wire \p_0216_0_reg_175_reg[17]_i_1_n_10 ;
  wire \p_0216_0_reg_175_reg[17]_i_1_n_7 ;
  wire \p_0216_0_reg_175_reg[17]_i_1_n_8 ;
  wire \p_0216_0_reg_175_reg[17]_i_1_n_9 ;
  wire \p_0216_0_reg_175_reg[21]_i_1_n_10 ;
  wire \p_0216_0_reg_175_reg[21]_i_1_n_7 ;
  wire \p_0216_0_reg_175_reg[21]_i_1_n_8 ;
  wire \p_0216_0_reg_175_reg[21]_i_1_n_9 ;
  wire \p_0216_0_reg_175_reg[25]_i_1_n_10 ;
  wire \p_0216_0_reg_175_reg[25]_i_1_n_7 ;
  wire \p_0216_0_reg_175_reg[25]_i_1_n_8 ;
  wire \p_0216_0_reg_175_reg[25]_i_1_n_9 ;
  wire \p_0216_0_reg_175_reg[5]_i_1_n_10 ;
  wire \p_0216_0_reg_175_reg[5]_i_1_n_7 ;
  wire \p_0216_0_reg_175_reg[5]_i_1_n_8 ;
  wire \p_0216_0_reg_175_reg[5]_i_1_n_9 ;
  wire [8:0]\p_0216_0_reg_175_reg[9]_0 ;
  wire \p_0216_0_reg_175_reg[9]_i_1_n_10 ;
  wire \p_0216_0_reg_175_reg[9]_i_1_n_7 ;
  wire \p_0216_0_reg_175_reg[9]_i_1_n_8 ;
  wire \p_0216_0_reg_175_reg[9]_i_1_n_9 ;
  wire \p_0216_0_reg_175_reg_n_7_[26] ;
  wire [26:0]p_Result_s_fu_274_p4;
  wire p_Result_s_reg_4240;
  wire \p_Result_s_reg_424_reg_n_7_[0] ;
  wire \p_Result_s_reg_424_reg_n_7_[10] ;
  wire \p_Result_s_reg_424_reg_n_7_[11] ;
  wire \p_Result_s_reg_424_reg_n_7_[12] ;
  wire \p_Result_s_reg_424_reg_n_7_[13] ;
  wire \p_Result_s_reg_424_reg_n_7_[14] ;
  wire \p_Result_s_reg_424_reg_n_7_[15] ;
  wire \p_Result_s_reg_424_reg_n_7_[16] ;
  wire \p_Result_s_reg_424_reg_n_7_[17] ;
  wire \p_Result_s_reg_424_reg_n_7_[18] ;
  wire \p_Result_s_reg_424_reg_n_7_[19] ;
  wire \p_Result_s_reg_424_reg_n_7_[1] ;
  wire \p_Result_s_reg_424_reg_n_7_[20] ;
  wire \p_Result_s_reg_424_reg_n_7_[21] ;
  wire \p_Result_s_reg_424_reg_n_7_[22] ;
  wire \p_Result_s_reg_424_reg_n_7_[23] ;
  wire \p_Result_s_reg_424_reg_n_7_[24] ;
  wire \p_Result_s_reg_424_reg_n_7_[25] ;
  wire \p_Result_s_reg_424_reg_n_7_[26] ;
  wire \p_Result_s_reg_424_reg_n_7_[2] ;
  wire \p_Result_s_reg_424_reg_n_7_[3] ;
  wire \p_Result_s_reg_424_reg_n_7_[4] ;
  wire \p_Result_s_reg_424_reg_n_7_[5] ;
  wire \p_Result_s_reg_424_reg_n_7_[6] ;
  wire \p_Result_s_reg_424_reg_n_7_[7] ;
  wire \p_Result_s_reg_424_reg_n_7_[8] ;
  wire \p_Result_s_reg_424_reg_n_7_[9] ;
  wire regslice_both_encoding_V_data_V_U_n_13;
  wire regslice_both_encoding_V_data_V_U_n_20;
  wire regslice_both_encoding_V_data_V_U_n_49;
  wire regslice_both_encoding_V_data_V_U_n_54;
  wire regslice_both_encoding_V_data_V_U_n_58;
  wire regslice_both_encoding_V_data_V_U_n_7;
  wire [5:0]ret_V_reg_430;
  wire \ret_V_reg_430_reg[0]_0 ;
  wire [2:1]sub_ln556_reg_436;
  wire [1:0]\sub_ln556_reg_436_reg[2]_0 ;
  wire symbol_bits_V_t_empty_n;
  wire [0:0]\tptr_reg[0] ;
  wire [0:0]\tptr_reg[0]_0 ;
  wire [25:1]trunc_ln1503_fu_230_p1;
  wire truncated_length_his_1_t_empty_n;
  wire \zext_ln20_reg_368_pp0_iter1_reg_reg_n_7_[0] ;
  wire \zext_ln20_reg_368_pp0_iter1_reg_reg_n_7_[1] ;
  wire \zext_ln20_reg_368_pp0_iter1_reg_reg_n_7_[2] ;
  wire \zext_ln20_reg_368_pp0_iter1_reg_reg_n_7_[3] ;
  wire \zext_ln20_reg_368_pp0_iter1_reg_reg_n_7_[4] ;
  wire [4:0]zext_ln20_reg_368_reg;
  wire zext_ln20_reg_368_reg0;
  wire [3:1]\NLW_add_ln700_reg_446_reg[26]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln700_reg_446_reg[26]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_p_0216_0_reg_175_reg[26]_i_3_CO_UNCONNECTED ;
  wire [3:1]\NLW_p_0216_0_reg_175_reg[26]_i_3_O_UNCONNECTED ;
  wire [0:0]\NLW_p_0216_0_reg_175_reg[5]_i_1_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \add_ln700_reg_446[0]_i_1 
       (.I0(out_reversed_V_1_reg_419[0]),
        .O(add_ln700_fu_354_p2[0]));
  FDRE \add_ln700_reg_446_reg[0] 
       (.C(ap_clk),
        .CE(add_ln700_reg_4460),
        .D(add_ln700_fu_354_p2[0]),
        .Q(add_ln700_reg_446[0]),
        .R(1'b0));
  FDRE \add_ln700_reg_446_reg[10] 
       (.C(ap_clk),
        .CE(add_ln700_reg_4460),
        .D(add_ln700_fu_354_p2[10]),
        .Q(add_ln700_reg_446[10]),
        .R(1'b0));
  FDRE \add_ln700_reg_446_reg[11] 
       (.C(ap_clk),
        .CE(add_ln700_reg_4460),
        .D(add_ln700_fu_354_p2[11]),
        .Q(add_ln700_reg_446[11]),
        .R(1'b0));
  FDRE \add_ln700_reg_446_reg[12] 
       (.C(ap_clk),
        .CE(add_ln700_reg_4460),
        .D(add_ln700_fu_354_p2[12]),
        .Q(add_ln700_reg_446[12]),
        .R(1'b0));
  CARRY4 \add_ln700_reg_446_reg[12]_i_1 
       (.CI(\add_ln700_reg_446_reg[8]_i_1_n_7 ),
        .CO({\add_ln700_reg_446_reg[12]_i_1_n_7 ,\add_ln700_reg_446_reg[12]_i_1_n_8 ,\add_ln700_reg_446_reg[12]_i_1_n_9 ,\add_ln700_reg_446_reg[12]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln700_fu_354_p2[12:9]),
        .S(out_reversed_V_1_reg_419[12:9]));
  FDRE \add_ln700_reg_446_reg[13] 
       (.C(ap_clk),
        .CE(add_ln700_reg_4460),
        .D(add_ln700_fu_354_p2[13]),
        .Q(add_ln700_reg_446[13]),
        .R(1'b0));
  FDRE \add_ln700_reg_446_reg[14] 
       (.C(ap_clk),
        .CE(add_ln700_reg_4460),
        .D(add_ln700_fu_354_p2[14]),
        .Q(add_ln700_reg_446[14]),
        .R(1'b0));
  FDRE \add_ln700_reg_446_reg[15] 
       (.C(ap_clk),
        .CE(add_ln700_reg_4460),
        .D(add_ln700_fu_354_p2[15]),
        .Q(add_ln700_reg_446[15]),
        .R(1'b0));
  FDRE \add_ln700_reg_446_reg[16] 
       (.C(ap_clk),
        .CE(add_ln700_reg_4460),
        .D(add_ln700_fu_354_p2[16]),
        .Q(add_ln700_reg_446[16]),
        .R(1'b0));
  CARRY4 \add_ln700_reg_446_reg[16]_i_1 
       (.CI(\add_ln700_reg_446_reg[12]_i_1_n_7 ),
        .CO({\add_ln700_reg_446_reg[16]_i_1_n_7 ,\add_ln700_reg_446_reg[16]_i_1_n_8 ,\add_ln700_reg_446_reg[16]_i_1_n_9 ,\add_ln700_reg_446_reg[16]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln700_fu_354_p2[16:13]),
        .S(out_reversed_V_1_reg_419[16:13]));
  FDRE \add_ln700_reg_446_reg[17] 
       (.C(ap_clk),
        .CE(add_ln700_reg_4460),
        .D(add_ln700_fu_354_p2[17]),
        .Q(add_ln700_reg_446[17]),
        .R(1'b0));
  FDRE \add_ln700_reg_446_reg[18] 
       (.C(ap_clk),
        .CE(add_ln700_reg_4460),
        .D(add_ln700_fu_354_p2[18]),
        .Q(add_ln700_reg_446[18]),
        .R(1'b0));
  FDRE \add_ln700_reg_446_reg[19] 
       (.C(ap_clk),
        .CE(add_ln700_reg_4460),
        .D(add_ln700_fu_354_p2[19]),
        .Q(add_ln700_reg_446[19]),
        .R(1'b0));
  FDRE \add_ln700_reg_446_reg[1] 
       (.C(ap_clk),
        .CE(add_ln700_reg_4460),
        .D(add_ln700_fu_354_p2[1]),
        .Q(add_ln700_reg_446[1]),
        .R(1'b0));
  FDRE \add_ln700_reg_446_reg[20] 
       (.C(ap_clk),
        .CE(add_ln700_reg_4460),
        .D(add_ln700_fu_354_p2[20]),
        .Q(add_ln700_reg_446[20]),
        .R(1'b0));
  CARRY4 \add_ln700_reg_446_reg[20]_i_1 
       (.CI(\add_ln700_reg_446_reg[16]_i_1_n_7 ),
        .CO({\add_ln700_reg_446_reg[20]_i_1_n_7 ,\add_ln700_reg_446_reg[20]_i_1_n_8 ,\add_ln700_reg_446_reg[20]_i_1_n_9 ,\add_ln700_reg_446_reg[20]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln700_fu_354_p2[20:17]),
        .S(out_reversed_V_1_reg_419[20:17]));
  FDRE \add_ln700_reg_446_reg[21] 
       (.C(ap_clk),
        .CE(add_ln700_reg_4460),
        .D(add_ln700_fu_354_p2[21]),
        .Q(add_ln700_reg_446[21]),
        .R(1'b0));
  FDRE \add_ln700_reg_446_reg[22] 
       (.C(ap_clk),
        .CE(add_ln700_reg_4460),
        .D(add_ln700_fu_354_p2[22]),
        .Q(add_ln700_reg_446[22]),
        .R(1'b0));
  FDRE \add_ln700_reg_446_reg[23] 
       (.C(ap_clk),
        .CE(add_ln700_reg_4460),
        .D(add_ln700_fu_354_p2[23]),
        .Q(add_ln700_reg_446[23]),
        .R(1'b0));
  FDRE \add_ln700_reg_446_reg[24] 
       (.C(ap_clk),
        .CE(add_ln700_reg_4460),
        .D(add_ln700_fu_354_p2[24]),
        .Q(add_ln700_reg_446[24]),
        .R(1'b0));
  CARRY4 \add_ln700_reg_446_reg[24]_i_1 
       (.CI(\add_ln700_reg_446_reg[20]_i_1_n_7 ),
        .CO({\add_ln700_reg_446_reg[24]_i_1_n_7 ,\add_ln700_reg_446_reg[24]_i_1_n_8 ,\add_ln700_reg_446_reg[24]_i_1_n_9 ,\add_ln700_reg_446_reg[24]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln700_fu_354_p2[24:21]),
        .S(out_reversed_V_1_reg_419[24:21]));
  FDRE \add_ln700_reg_446_reg[25] 
       (.C(ap_clk),
        .CE(add_ln700_reg_4460),
        .D(add_ln700_fu_354_p2[25]),
        .Q(add_ln700_reg_446[25]),
        .R(1'b0));
  FDRE \add_ln700_reg_446_reg[26] 
       (.C(ap_clk),
        .CE(add_ln700_reg_4460),
        .D(add_ln700_fu_354_p2[26]),
        .Q(add_ln700_reg_446[26]),
        .R(1'b0));
  CARRY4 \add_ln700_reg_446_reg[26]_i_2 
       (.CI(\add_ln700_reg_446_reg[24]_i_1_n_7 ),
        .CO({\NLW_add_ln700_reg_446_reg[26]_i_2_CO_UNCONNECTED [3:1],\add_ln700_reg_446_reg[26]_i_2_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln700_reg_446_reg[26]_i_2_O_UNCONNECTED [3:2],add_ln700_fu_354_p2[26:25]}),
        .S({1'b0,1'b0,out_reversed_V_1_reg_419[26:25]}));
  FDRE \add_ln700_reg_446_reg[2] 
       (.C(ap_clk),
        .CE(add_ln700_reg_4460),
        .D(add_ln700_fu_354_p2[2]),
        .Q(add_ln700_reg_446[2]),
        .R(1'b0));
  FDRE \add_ln700_reg_446_reg[3] 
       (.C(ap_clk),
        .CE(add_ln700_reg_4460),
        .D(add_ln700_fu_354_p2[3]),
        .Q(add_ln700_reg_446[3]),
        .R(1'b0));
  FDRE \add_ln700_reg_446_reg[4] 
       (.C(ap_clk),
        .CE(add_ln700_reg_4460),
        .D(add_ln700_fu_354_p2[4]),
        .Q(add_ln700_reg_446[4]),
        .R(1'b0));
  CARRY4 \add_ln700_reg_446_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln700_reg_446_reg[4]_i_1_n_7 ,\add_ln700_reg_446_reg[4]_i_1_n_8 ,\add_ln700_reg_446_reg[4]_i_1_n_9 ,\add_ln700_reg_446_reg[4]_i_1_n_10 }),
        .CYINIT(out_reversed_V_1_reg_419[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln700_fu_354_p2[4:1]),
        .S(out_reversed_V_1_reg_419[4:1]));
  FDRE \add_ln700_reg_446_reg[5] 
       (.C(ap_clk),
        .CE(add_ln700_reg_4460),
        .D(add_ln700_fu_354_p2[5]),
        .Q(add_ln700_reg_446[5]),
        .R(1'b0));
  FDRE \add_ln700_reg_446_reg[6] 
       (.C(ap_clk),
        .CE(add_ln700_reg_4460),
        .D(add_ln700_fu_354_p2[6]),
        .Q(add_ln700_reg_446[6]),
        .R(1'b0));
  FDRE \add_ln700_reg_446_reg[7] 
       (.C(ap_clk),
        .CE(add_ln700_reg_4460),
        .D(add_ln700_fu_354_p2[7]),
        .Q(add_ln700_reg_446[7]),
        .R(1'b0));
  FDRE \add_ln700_reg_446_reg[8] 
       (.C(ap_clk),
        .CE(add_ln700_reg_4460),
        .D(add_ln700_fu_354_p2[8]),
        .Q(add_ln700_reg_446[8]),
        .R(1'b0));
  CARRY4 \add_ln700_reg_446_reg[8]_i_1 
       (.CI(\add_ln700_reg_446_reg[4]_i_1_n_7 ),
        .CO({\add_ln700_reg_446_reg[8]_i_1_n_7 ,\add_ln700_reg_446_reg[8]_i_1_n_8 ,\add_ln700_reg_446_reg[8]_i_1_n_9 ,\add_ln700_reg_446_reg[8]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln700_fu_354_p2[8:5]),
        .S(out_reversed_V_1_reg_419[8:5]));
  FDRE \add_ln700_reg_446_reg[9] 
       (.C(ap_clk),
        .CE(add_ln700_reg_4460),
        .D(add_ln700_fu_354_p2[9]),
        .Q(add_ln700_reg_446[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFAABFAAAAAAAA)) 
    \ap_CS_fsm[1]_i_1__6 
       (.I0(ap_NS_fsm1),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_condition_pp0_exit_iter0_state2),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(ap_enable_reg_pp0_iter1_reg_n_7),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[1]));
  LUT5 #(
    .INIT(32'h22202020)) 
    \ap_CS_fsm[2]_i_1__4 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_7),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_condition_pp0_exit_iter0_state2),
        .I4(ap_enable_reg_pp0_iter0),
        .O(ap_NS_fsm[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF47)) 
    \ap_CS_fsm[4]_i_2__0 
       (.I0(i_4_reg_392_reg[8]),
        .I1(\i_4_reg_392[8]_i_3_n_7 ),
        .I2(i1_0_reg_199[8]),
        .I3(ADDRBWRADDR[7]),
        .I4(ADDRBWRADDR[5]),
        .I5(\ap_CS_fsm[4]_i_3__0_n_7 ),
        .O(\ap_CS_fsm[4]_i_2__0_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF7)) 
    \ap_CS_fsm[4]_i_3__0 
       (.I0(\ap_CS_fsm[4]_i_4_n_7 ),
        .I1(i_4_fu_254_p2[0]),
        .I2(ADDRBWRADDR[4]),
        .I3(ADDRBWRADDR[6]),
        .I4(ADDRBWRADDR[2]),
        .I5(ADDRBWRADDR[3]),
        .O(\ap_CS_fsm[4]_i_3__0_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT5 #(
    .INIT(32'h1000DFFF)) 
    \ap_CS_fsm[4]_i_4 
       (.I0(i_4_reg_392_reg[1]),
        .I1(\icmp_ln25_reg_388_reg_n_7_[0] ),
        .I2(ap_enable_reg_pp1_iter1_reg_n_7),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(i1_0_reg_199[1]),
        .O(\ap_CS_fsm[4]_i_4_n_7 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state5),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_pp1_stage0),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_pp1_stage1),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp1_stage1),
        .Q(ap_CS_fsm_pp1_stage2),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp1_stage2),
        .Q(ap_CS_fsm_pp1_stage3),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_pp1_stage4),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_state12),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_encoding_V_data_V_U_n_20),
        .Q(ap_done_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT5 #(
    .INIT(32'h77700000)) 
    ap_enable_reg_pp0_iter0_i_1__1
       (.I0(ap_condition_pp0_exit_iter0_state2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_NS_fsm1),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp0_iter0_i_1__1_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__1_n_7),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'h08)) 
    ap_enable_reg_pp0_iter1_i_1__1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_condition_pp0_exit_iter0_state2),
        .O(ap_enable_reg_pp0_iter1_i_1__1_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__1_n_7),
        .Q(ap_enable_reg_pp0_iter1_reg_n_7),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_reg_n_7),
        .Q(ap_enable_reg_pp0_iter2),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_encoding_V_data_V_U_n_13),
        .Q(ap_enable_reg_pp1_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_encoding_V_data_V_U_n_7),
        .Q(ap_enable_reg_pp1_iter1_reg_n_7),
        .R(1'b0));
  design_1_huffman_encoding_0_1_create_codeword_fmb6 first_codeword_V_U
       (.DOBDO(DOBDO),
        .E(first_codeword_V_ce0),
        .Q({ap_CS_fsm_pp1_stage2,ap_CS_fsm_pp1_stage0}),
        .\ap_CS_fsm_reg[3] (first_codeword_V_U_n_8),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter0(ap_enable_reg_pp1_iter0),
        .\q0_reg[0] (regslice_both_encoding_V_data_V_U_n_54),
        .\q0_reg[0]_0 (ap_enable_reg_pp1_iter1_reg_n_7),
        .\q0_reg[26] ({p_Result_s_fu_274_p4[0],p_Result_s_fu_274_p4[1],p_Result_s_fu_274_p4[2],p_Result_s_fu_274_p4[3],p_Result_s_fu_274_p4[4],p_Result_s_fu_274_p4[5],p_Result_s_fu_274_p4[6],p_Result_s_fu_274_p4[7],p_Result_s_fu_274_p4[8],p_Result_s_fu_274_p4[9],p_Result_s_fu_274_p4[10],p_Result_s_fu_274_p4[11],p_Result_s_fu_274_p4[12],p_Result_s_fu_274_p4[13],p_Result_s_fu_274_p4[14],p_Result_s_fu_274_p4[15],p_Result_s_fu_274_p4[16],p_Result_s_fu_274_p4[17],p_Result_s_fu_274_p4[18],p_Result_s_fu_274_p4[19],p_Result_s_fu_274_p4[20],p_Result_s_fu_274_p4[21],p_Result_s_fu_274_p4[22],p_Result_s_fu_274_p4[23],p_Result_s_fu_274_p4[24],p_Result_s_fu_274_p4[25],p_Result_s_fu_274_p4[26]}),
        .\q0_reg[26]_0 ({\zext_ln20_reg_368_pp0_iter1_reg_reg_n_7_[4] ,\zext_ln20_reg_368_pp0_iter1_reg_reg_n_7_[3] ,\zext_ln20_reg_368_pp0_iter1_reg_reg_n_7_[2] ,\zext_ln20_reg_368_pp0_iter1_reg_reg_n_7_[1] ,\zext_ln20_reg_368_pp0_iter1_reg_reg_n_7_[0] }),
        .\q0_reg[26]_1 (first_codeword_V_add_1_reg_414),
        .\q0_reg[5] (regslice_both_encoding_V_data_V_U_n_58),
        .ram_reg(first_codeword_V_address0),
        .ram_reg_0_15_0_0__52(add_ln700_reg_446),
        .ram_reg_0_15_0_0__52_0({\p_0216_0_reg_175_reg_n_7_[26] ,trunc_ln1503_fu_230_p1}));
  LUT3 #(
    .INIT(8'h04)) 
    \first_codeword_V_add_1_reg_414[4]_i_1 
       (.I0(\icmp_ln25_reg_388_reg_n_7_[0] ),
        .I1(ap_CS_fsm_pp1_stage2),
        .I2(icmp_ln883_fu_265_p2),
        .O(first_codeword_V_add_1_reg_4140));
  FDRE \first_codeword_V_add_1_reg_414_reg[0] 
       (.C(ap_clk),
        .CE(first_codeword_V_add_1_reg_4140),
        .D(DOBDO[0]),
        .Q(first_codeword_V_add_1_reg_414[0]),
        .R(1'b0));
  FDRE \first_codeword_V_add_1_reg_414_reg[1] 
       (.C(ap_clk),
        .CE(first_codeword_V_add_1_reg_4140),
        .D(DOBDO[1]),
        .Q(first_codeword_V_add_1_reg_414[1]),
        .R(1'b0));
  FDRE \first_codeword_V_add_1_reg_414_reg[2] 
       (.C(ap_clk),
        .CE(first_codeword_V_add_1_reg_4140),
        .D(DOBDO[2]),
        .Q(first_codeword_V_add_1_reg_414[2]),
        .R(1'b0));
  FDRE \first_codeword_V_add_1_reg_414_reg[3] 
       (.C(ap_clk),
        .CE(first_codeword_V_add_1_reg_4140),
        .D(DOBDO[3]),
        .Q(first_codeword_V_add_1_reg_414[3]),
        .R(1'b0));
  FDRE \first_codeword_V_add_1_reg_414_reg[4] 
       (.C(ap_clk),
        .CE(first_codeword_V_add_1_reg_4140),
        .D(DOBDO[4]),
        .Q(first_codeword_V_add_1_reg_414[4]),
        .R(1'b0));
  FDRE \i1_0_reg_199_reg[0] 
       (.C(ap_clk),
        .CE(i1_0_reg_1990),
        .D(i_4_reg_392_reg[0]),
        .Q(i1_0_reg_199[0]),
        .R(ap_CS_fsm_state5));
  FDRE \i1_0_reg_199_reg[1] 
       (.C(ap_clk),
        .CE(i1_0_reg_1990),
        .D(i_4_reg_392_reg[1]),
        .Q(i1_0_reg_199[1]),
        .R(ap_CS_fsm_state5));
  FDRE \i1_0_reg_199_reg[2] 
       (.C(ap_clk),
        .CE(i1_0_reg_1990),
        .D(i_4_reg_392_reg[2]),
        .Q(i1_0_reg_199[2]),
        .R(ap_CS_fsm_state5));
  FDRE \i1_0_reg_199_reg[3] 
       (.C(ap_clk),
        .CE(i1_0_reg_1990),
        .D(i_4_reg_392_reg[3]),
        .Q(i1_0_reg_199[3]),
        .R(ap_CS_fsm_state5));
  FDRE \i1_0_reg_199_reg[4] 
       (.C(ap_clk),
        .CE(i1_0_reg_1990),
        .D(i_4_reg_392_reg[4]),
        .Q(i1_0_reg_199[4]),
        .R(ap_CS_fsm_state5));
  FDRE \i1_0_reg_199_reg[5] 
       (.C(ap_clk),
        .CE(i1_0_reg_1990),
        .D(i_4_reg_392_reg[5]),
        .Q(i1_0_reg_199[5]),
        .R(ap_CS_fsm_state5));
  FDRE \i1_0_reg_199_reg[6] 
       (.C(ap_clk),
        .CE(i1_0_reg_1990),
        .D(i_4_reg_392_reg[6]),
        .Q(i1_0_reg_199[6]),
        .R(ap_CS_fsm_state5));
  FDRE \i1_0_reg_199_reg[7] 
       (.C(ap_clk),
        .CE(i1_0_reg_1990),
        .D(i_4_reg_392_reg[7]),
        .Q(i1_0_reg_199[7]),
        .R(ap_CS_fsm_state5));
  FDRE \i1_0_reg_199_reg[8] 
       (.C(ap_clk),
        .CE(i1_0_reg_1990),
        .D(i_4_reg_392_reg[8]),
        .Q(i1_0_reg_199[8]),
        .R(ap_CS_fsm_state5));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \i_0_reg_188[0]_i_1 
       (.I0(\i_0_reg_188_reg[4]_0 [0]),
        .O(i_fu_216_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_0_reg_188[1]_i_1 
       (.I0(\i_0_reg_188_reg[4]_0 [0]),
        .I1(\i_0_reg_188_reg[4]_0 [1]),
        .O(i_fu_216_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_0_reg_188[2]_i_1 
       (.I0(\i_0_reg_188_reg[4]_0 [2]),
        .I1(\i_0_reg_188_reg[4]_0 [1]),
        .I2(\i_0_reg_188_reg[4]_0 [0]),
        .O(i_fu_216_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_0_reg_188[3]_i_1 
       (.I0(\i_0_reg_188_reg[4]_0 [3]),
        .I1(\i_0_reg_188_reg[4]_0 [0]),
        .I2(\i_0_reg_188_reg[4]_0 [1]),
        .I3(\i_0_reg_188_reg[4]_0 [2]),
        .O(i_fu_216_p2[3]));
  LUT3 #(
    .INIT(8'h08)) 
    \i_0_reg_188[4]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_condition_pp0_exit_iter0_state2),
        .O(i_0_reg_1880));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i_0_reg_188[4]_i_2 
       (.I0(\i_0_reg_188_reg[4]_0 [4]),
        .I1(\i_0_reg_188_reg[4]_0 [2]),
        .I2(\i_0_reg_188_reg[4]_0 [1]),
        .I3(\i_0_reg_188_reg[4]_0 [0]),
        .I4(\i_0_reg_188_reg[4]_0 [3]),
        .O(i_fu_216_p2[4]));
  FDRE \i_0_reg_188_reg[0] 
       (.C(ap_clk),
        .CE(i_0_reg_1880),
        .D(i_fu_216_p2[0]),
        .Q(\i_0_reg_188_reg[4]_0 [0]),
        .R(ap_NS_fsm1));
  FDRE \i_0_reg_188_reg[1] 
       (.C(ap_clk),
        .CE(i_0_reg_1880),
        .D(i_fu_216_p2[1]),
        .Q(\i_0_reg_188_reg[4]_0 [1]),
        .R(ap_NS_fsm1));
  FDRE \i_0_reg_188_reg[2] 
       (.C(ap_clk),
        .CE(i_0_reg_1880),
        .D(i_fu_216_p2[2]),
        .Q(\i_0_reg_188_reg[4]_0 [2]),
        .R(ap_NS_fsm1));
  FDRE \i_0_reg_188_reg[3] 
       (.C(ap_clk),
        .CE(i_0_reg_1880),
        .D(i_fu_216_p2[3]),
        .Q(\i_0_reg_188_reg[4]_0 [3]),
        .R(ap_NS_fsm1));
  FDRE \i_0_reg_188_reg[4] 
       (.C(ap_clk),
        .CE(i_0_reg_1880),
        .D(i_fu_216_p2[4]),
        .Q(\i_0_reg_188_reg[4]_0 [4]),
        .R(ap_NS_fsm1));
  LUT5 #(
    .INIT(32'h1000DFFF)) 
    \i_4_reg_392[0]_i_1 
       (.I0(i_4_reg_392_reg[0]),
        .I1(\icmp_ln25_reg_388_reg_n_7_[0] ),
        .I2(ap_enable_reg_pp1_iter1_reg_n_7),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(i1_0_reg_199[0]),
        .O(i_4_fu_254_p2[0]));
  LUT6 #(
    .INIT(64'h5A5A5A335A5A5ACC)) 
    \i_4_reg_392[1]_i_1 
       (.I0(i1_0_reg_199[0]),
        .I1(i_4_reg_392_reg[0]),
        .I2(i1_0_reg_199[1]),
        .I3(first_codeword_V_U_n_8),
        .I4(\icmp_ln25_reg_388_reg_n_7_[0] ),
        .I5(i_4_reg_392_reg[1]),
        .O(i_4_fu_254_p2[1]));
  LUT6 #(
    .INIT(64'hB847B874B88BB8B8)) 
    \i_4_reg_392[2]_i_1 
       (.I0(i_4_reg_392_reg[2]),
        .I1(\i_4_reg_392[8]_i_3_n_7 ),
        .I2(i1_0_reg_199[2]),
        .I3(i_4_fu_254_p2[0]),
        .I4(i1_0_reg_199[1]),
        .I5(i_4_reg_392_reg[1]),
        .O(i_4_fu_254_p2[2]));
  LUT5 #(
    .INIT(32'hA9AA5955)) 
    \i_4_reg_392[3]_i_1 
       (.I0(\i_4_reg_392[3]_i_2_n_7 ),
        .I1(i_4_reg_392_reg[3]),
        .I2(\icmp_ln25_reg_388_reg_n_7_[0] ),
        .I3(ap_enable_reg_pp1_iter1_reg_n_7),
        .I4(i1_0_reg_199[3]),
        .O(i_4_fu_254_p2[3]));
  LUT6 #(
    .INIT(64'hF5F5F3FFFFFFF3FF)) 
    \i_4_reg_392[3]_i_2 
       (.I0(i_4_reg_392_reg[1]),
        .I1(i1_0_reg_199[1]),
        .I2(i_4_fu_254_p2[0]),
        .I3(i1_0_reg_199[2]),
        .I4(\i_4_reg_392[8]_i_3_n_7 ),
        .I5(i_4_reg_392_reg[2]),
        .O(\i_4_reg_392[3]_i_2_n_7 ));
  LUT5 #(
    .INIT(32'h515DAEA2)) 
    \i_4_reg_392[4]_i_1 
       (.I0(i1_0_reg_199[4]),
        .I1(ap_enable_reg_pp1_iter1_reg_n_7),
        .I2(\icmp_ln25_reg_388_reg_n_7_[0] ),
        .I3(i_4_reg_392_reg[4]),
        .I4(\i_4_reg_392[5]_i_2_n_7 ),
        .O(i_4_fu_254_p2[4]));
  LUT6 #(
    .INIT(64'h3CCC5A5A3CCCAAAA)) 
    \i_4_reg_392[5]_i_1 
       (.I0(i1_0_reg_199[5]),
        .I1(i_4_reg_392_reg[5]),
        .I2(\i_4_reg_392[5]_i_2_n_7 ),
        .I3(i_4_reg_392_reg[4]),
        .I4(\i_4_reg_392[8]_i_3_n_7 ),
        .I5(i1_0_reg_199[4]),
        .O(i_4_fu_254_p2[5]));
  LUT6 #(
    .INIT(64'h00000000AAEAAA2A)) 
    \i_4_reg_392[5]_i_2 
       (.I0(i1_0_reg_199[3]),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1_reg_n_7),
        .I3(\icmp_ln25_reg_388_reg_n_7_[0] ),
        .I4(i_4_reg_392_reg[3]),
        .I5(\i_4_reg_392[3]_i_2_n_7 ),
        .O(\i_4_reg_392[5]_i_2_n_7 ));
  LUT5 #(
    .INIT(32'h515DAEA2)) 
    \i_4_reg_392[6]_i_1 
       (.I0(i1_0_reg_199[6]),
        .I1(ap_enable_reg_pp1_iter1_reg_n_7),
        .I2(\icmp_ln25_reg_388_reg_n_7_[0] ),
        .I3(i_4_reg_392_reg[6]),
        .I4(\i_4_reg_392[6]_i_2_n_7 ),
        .O(i_4_fu_254_p2[6]));
  LUT6 #(
    .INIT(64'hC000A0A0C0000000)) 
    \i_4_reg_392[6]_i_2 
       (.I0(i1_0_reg_199[5]),
        .I1(i_4_reg_392_reg[5]),
        .I2(\i_4_reg_392[5]_i_2_n_7 ),
        .I3(i_4_reg_392_reg[4]),
        .I4(\i_4_reg_392[8]_i_3_n_7 ),
        .I5(i1_0_reg_199[4]),
        .O(\i_4_reg_392[6]_i_2_n_7 ));
  LUT5 #(
    .INIT(32'h515DAEA2)) 
    \i_4_reg_392[7]_i_1 
       (.I0(i1_0_reg_199[7]),
        .I1(ap_enable_reg_pp1_iter1_reg_n_7),
        .I2(\icmp_ln25_reg_388_reg_n_7_[0] ),
        .I3(i_4_reg_392_reg[7]),
        .I4(\i_4_reg_392[8]_i_2_n_7 ),
        .O(i_4_fu_254_p2[7]));
  LUT6 #(
    .INIT(64'h3CCC5A5A3CCCAAAA)) 
    \i_4_reg_392[8]_i_1 
       (.I0(i1_0_reg_199[8]),
        .I1(i_4_reg_392_reg[8]),
        .I2(\i_4_reg_392[8]_i_2_n_7 ),
        .I3(i_4_reg_392_reg[7]),
        .I4(\i_4_reg_392[8]_i_3_n_7 ),
        .I5(i1_0_reg_199[7]),
        .O(i_4_fu_254_p2[8]));
  LUT6 #(
    .INIT(64'hAAEAAA2A00000000)) 
    \i_4_reg_392[8]_i_2 
       (.I0(i1_0_reg_199[6]),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1_reg_n_7),
        .I3(\icmp_ln25_reg_388_reg_n_7_[0] ),
        .I4(i_4_reg_392_reg[6]),
        .I5(\i_4_reg_392[6]_i_2_n_7 ),
        .O(\i_4_reg_392[8]_i_2_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \i_4_reg_392[8]_i_3 
       (.I0(\icmp_ln25_reg_388_reg_n_7_[0] ),
        .I1(ap_enable_reg_pp1_iter1_reg_n_7),
        .I2(ap_CS_fsm_pp1_stage0),
        .O(\i_4_reg_392[8]_i_3_n_7 ));
  FDRE \i_4_reg_392_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(i_4_fu_254_p2[0]),
        .Q(i_4_reg_392_reg[0]),
        .R(1'b0));
  FDRE \i_4_reg_392_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(i_4_fu_254_p2[1]),
        .Q(i_4_reg_392_reg[1]),
        .R(1'b0));
  FDRE \i_4_reg_392_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(i_4_fu_254_p2[2]),
        .Q(i_4_reg_392_reg[2]),
        .R(1'b0));
  FDRE \i_4_reg_392_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(i_4_fu_254_p2[3]),
        .Q(i_4_reg_392_reg[3]),
        .R(1'b0));
  FDRE \i_4_reg_392_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(i_4_fu_254_p2[4]),
        .Q(i_4_reg_392_reg[4]),
        .R(1'b0));
  FDRE \i_4_reg_392_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(i_4_fu_254_p2[5]),
        .Q(i_4_reg_392_reg[5]),
        .R(1'b0));
  FDRE \i_4_reg_392_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(i_4_fu_254_p2[6]),
        .Q(i_4_reg_392_reg[6]),
        .R(1'b0));
  FDRE \i_4_reg_392_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(i_4_fu_254_p2[7]),
        .Q(i_4_reg_392_reg[7]),
        .R(1'b0));
  FDRE \i_4_reg_392_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(i_4_fu_254_p2[8]),
        .Q(i_4_reg_392_reg[8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT5 #(
    .INIT(32'h40000000)) 
    \icmp_ln17_reg_359[0]_i_1 
       (.I0(\i_0_reg_188_reg[4]_0 [2]),
        .I1(\i_0_reg_188_reg[4]_0 [0]),
        .I2(\i_0_reg_188_reg[4]_0 [1]),
        .I3(\i_0_reg_188_reg[4]_0 [4]),
        .I4(\i_0_reg_188_reg[4]_0 [3]),
        .O(ap_condition_pp0_exit_iter0_state2));
  FDRE \icmp_ln17_reg_359_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(icmp_ln17_reg_359),
        .Q(icmp_ln17_reg_359_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln17_reg_359_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_condition_pp0_exit_iter0_state2),
        .Q(icmp_ln17_reg_359),
        .R(1'b0));
  FDRE \icmp_ln25_reg_388_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_encoding_V_data_V_U_n_49),
        .Q(\icmp_ln25_reg_388_reg_n_7_[0] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln883_reg_410[0]_i_1 
       (.I0(icmp_ln883_fu_265_p2),
        .I1(ap_CS_fsm_pp1_stage2),
        .I2(\icmp_ln25_reg_388_reg_n_7_[0] ),
        .I3(\icmp_ln883_reg_410_reg_n_7_[0] ),
        .O(\icmp_ln883_reg_410[0]_i_1_n_7 ));
  FDRE \icmp_ln883_reg_410_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln883_reg_410[0]_i_1_n_7 ),
        .Q(\icmp_ln883_reg_410_reg_n_7_[0] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0200)) 
    \out_reversed_V_1_reg_419[26]_i_1 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(\icmp_ln883_reg_410_reg_n_7_[0] ),
        .I2(\icmp_ln25_reg_388_reg_n_7_[0] ),
        .I3(ap_CS_fsm_pp1_stage3),
        .O(out_reversed_V_1_reg_4190));
  FDRE \out_reversed_V_1_reg_419_reg[0] 
       (.C(ap_clk),
        .CE(out_reversed_V_1_reg_4190),
        .D(p_Result_s_fu_274_p4[26]),
        .Q(out_reversed_V_1_reg_419[0]),
        .R(1'b0));
  FDRE \out_reversed_V_1_reg_419_reg[10] 
       (.C(ap_clk),
        .CE(out_reversed_V_1_reg_4190),
        .D(p_Result_s_fu_274_p4[16]),
        .Q(out_reversed_V_1_reg_419[10]),
        .R(1'b0));
  FDRE \out_reversed_V_1_reg_419_reg[11] 
       (.C(ap_clk),
        .CE(out_reversed_V_1_reg_4190),
        .D(p_Result_s_fu_274_p4[15]),
        .Q(out_reversed_V_1_reg_419[11]),
        .R(1'b0));
  FDRE \out_reversed_V_1_reg_419_reg[12] 
       (.C(ap_clk),
        .CE(out_reversed_V_1_reg_4190),
        .D(p_Result_s_fu_274_p4[14]),
        .Q(out_reversed_V_1_reg_419[12]),
        .R(1'b0));
  FDRE \out_reversed_V_1_reg_419_reg[13] 
       (.C(ap_clk),
        .CE(out_reversed_V_1_reg_4190),
        .D(p_Result_s_fu_274_p4[13]),
        .Q(out_reversed_V_1_reg_419[13]),
        .R(1'b0));
  FDRE \out_reversed_V_1_reg_419_reg[14] 
       (.C(ap_clk),
        .CE(out_reversed_V_1_reg_4190),
        .D(p_Result_s_fu_274_p4[12]),
        .Q(out_reversed_V_1_reg_419[14]),
        .R(1'b0));
  FDRE \out_reversed_V_1_reg_419_reg[15] 
       (.C(ap_clk),
        .CE(out_reversed_V_1_reg_4190),
        .D(p_Result_s_fu_274_p4[11]),
        .Q(out_reversed_V_1_reg_419[15]),
        .R(1'b0));
  FDRE \out_reversed_V_1_reg_419_reg[16] 
       (.C(ap_clk),
        .CE(out_reversed_V_1_reg_4190),
        .D(p_Result_s_fu_274_p4[10]),
        .Q(out_reversed_V_1_reg_419[16]),
        .R(1'b0));
  FDRE \out_reversed_V_1_reg_419_reg[17] 
       (.C(ap_clk),
        .CE(out_reversed_V_1_reg_4190),
        .D(p_Result_s_fu_274_p4[9]),
        .Q(out_reversed_V_1_reg_419[17]),
        .R(1'b0));
  FDRE \out_reversed_V_1_reg_419_reg[18] 
       (.C(ap_clk),
        .CE(out_reversed_V_1_reg_4190),
        .D(p_Result_s_fu_274_p4[8]),
        .Q(out_reversed_V_1_reg_419[18]),
        .R(1'b0));
  FDRE \out_reversed_V_1_reg_419_reg[19] 
       (.C(ap_clk),
        .CE(out_reversed_V_1_reg_4190),
        .D(p_Result_s_fu_274_p4[7]),
        .Q(out_reversed_V_1_reg_419[19]),
        .R(1'b0));
  FDRE \out_reversed_V_1_reg_419_reg[1] 
       (.C(ap_clk),
        .CE(out_reversed_V_1_reg_4190),
        .D(p_Result_s_fu_274_p4[25]),
        .Q(out_reversed_V_1_reg_419[1]),
        .R(1'b0));
  FDRE \out_reversed_V_1_reg_419_reg[20] 
       (.C(ap_clk),
        .CE(out_reversed_V_1_reg_4190),
        .D(p_Result_s_fu_274_p4[6]),
        .Q(out_reversed_V_1_reg_419[20]),
        .R(1'b0));
  FDRE \out_reversed_V_1_reg_419_reg[21] 
       (.C(ap_clk),
        .CE(out_reversed_V_1_reg_4190),
        .D(p_Result_s_fu_274_p4[5]),
        .Q(out_reversed_V_1_reg_419[21]),
        .R(1'b0));
  FDRE \out_reversed_V_1_reg_419_reg[22] 
       (.C(ap_clk),
        .CE(out_reversed_V_1_reg_4190),
        .D(p_Result_s_fu_274_p4[4]),
        .Q(out_reversed_V_1_reg_419[22]),
        .R(1'b0));
  FDRE \out_reversed_V_1_reg_419_reg[23] 
       (.C(ap_clk),
        .CE(out_reversed_V_1_reg_4190),
        .D(p_Result_s_fu_274_p4[3]),
        .Q(out_reversed_V_1_reg_419[23]),
        .R(1'b0));
  FDRE \out_reversed_V_1_reg_419_reg[24] 
       (.C(ap_clk),
        .CE(out_reversed_V_1_reg_4190),
        .D(p_Result_s_fu_274_p4[2]),
        .Q(out_reversed_V_1_reg_419[24]),
        .R(1'b0));
  FDRE \out_reversed_V_1_reg_419_reg[25] 
       (.C(ap_clk),
        .CE(out_reversed_V_1_reg_4190),
        .D(p_Result_s_fu_274_p4[1]),
        .Q(out_reversed_V_1_reg_419[25]),
        .R(1'b0));
  FDRE \out_reversed_V_1_reg_419_reg[26] 
       (.C(ap_clk),
        .CE(out_reversed_V_1_reg_4190),
        .D(p_Result_s_fu_274_p4[0]),
        .Q(out_reversed_V_1_reg_419[26]),
        .R(1'b0));
  FDRE \out_reversed_V_1_reg_419_reg[2] 
       (.C(ap_clk),
        .CE(out_reversed_V_1_reg_4190),
        .D(p_Result_s_fu_274_p4[24]),
        .Q(out_reversed_V_1_reg_419[2]),
        .R(1'b0));
  FDRE \out_reversed_V_1_reg_419_reg[3] 
       (.C(ap_clk),
        .CE(out_reversed_V_1_reg_4190),
        .D(p_Result_s_fu_274_p4[23]),
        .Q(out_reversed_V_1_reg_419[3]),
        .R(1'b0));
  FDRE \out_reversed_V_1_reg_419_reg[4] 
       (.C(ap_clk),
        .CE(out_reversed_V_1_reg_4190),
        .D(p_Result_s_fu_274_p4[22]),
        .Q(out_reversed_V_1_reg_419[4]),
        .R(1'b0));
  FDRE \out_reversed_V_1_reg_419_reg[5] 
       (.C(ap_clk),
        .CE(out_reversed_V_1_reg_4190),
        .D(p_Result_s_fu_274_p4[21]),
        .Q(out_reversed_V_1_reg_419[5]),
        .R(1'b0));
  FDRE \out_reversed_V_1_reg_419_reg[6] 
       (.C(ap_clk),
        .CE(out_reversed_V_1_reg_4190),
        .D(p_Result_s_fu_274_p4[20]),
        .Q(out_reversed_V_1_reg_419[6]),
        .R(1'b0));
  FDRE \out_reversed_V_1_reg_419_reg[7] 
       (.C(ap_clk),
        .CE(out_reversed_V_1_reg_4190),
        .D(p_Result_s_fu_274_p4[19]),
        .Q(out_reversed_V_1_reg_419[7]),
        .R(1'b0));
  FDRE \out_reversed_V_1_reg_419_reg[8] 
       (.C(ap_clk),
        .CE(out_reversed_V_1_reg_4190),
        .D(p_Result_s_fu_274_p4[18]),
        .Q(out_reversed_V_1_reg_419[8]),
        .R(1'b0));
  FDRE \out_reversed_V_1_reg_419_reg[9] 
       (.C(ap_clk),
        .CE(out_reversed_V_1_reg_4190),
        .D(p_Result_s_fu_274_p4[17]),
        .Q(out_reversed_V_1_reg_419[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h2000)) 
    \p_0216_0_reg_175[26]_i_1 
       (.I0(Q),
        .I1(ap_done_reg_0),
        .I2(truncated_length_his_1_t_empty_n),
        .I3(symbol_bits_V_t_empty_n),
        .O(ap_NS_fsm1));
  LUT2 #(
    .INIT(4'h2)) 
    \p_0216_0_reg_175[26]_i_2 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(icmp_ln17_reg_359_pp0_iter1_reg),
        .O(p_0216_0_reg_175_reg0));
  LUT2 #(
    .INIT(4'h6)) 
    \p_0216_0_reg_175[2]_i_1 
       (.I0(trunc_ln1503_fu_230_p1[1]),
        .I1(\p_0216_0_reg_175_reg[9]_0 [1]),
        .O(add_ln1503_fu_234_p2[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \p_0216_0_reg_175[5]_i_2 
       (.I0(trunc_ln1503_fu_230_p1[4]),
        .I1(\p_0216_0_reg_175_reg[9]_0 [4]),
        .O(\p_0216_0_reg_175[5]_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_0216_0_reg_175[5]_i_3 
       (.I0(trunc_ln1503_fu_230_p1[3]),
        .I1(\p_0216_0_reg_175_reg[9]_0 [3]),
        .O(\p_0216_0_reg_175[5]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_0216_0_reg_175[5]_i_4 
       (.I0(trunc_ln1503_fu_230_p1[2]),
        .I1(\p_0216_0_reg_175_reg[9]_0 [2]),
        .O(\p_0216_0_reg_175[5]_i_4_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_0216_0_reg_175[5]_i_5 
       (.I0(trunc_ln1503_fu_230_p1[1]),
        .I1(\p_0216_0_reg_175_reg[9]_0 [1]),
        .O(\p_0216_0_reg_175[5]_i_5_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_0216_0_reg_175[9]_i_2 
       (.I0(trunc_ln1503_fu_230_p1[8]),
        .I1(\p_0216_0_reg_175_reg[9]_0 [8]),
        .O(\p_0216_0_reg_175[9]_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_0216_0_reg_175[9]_i_3 
       (.I0(trunc_ln1503_fu_230_p1[7]),
        .I1(\p_0216_0_reg_175_reg[9]_0 [7]),
        .O(\p_0216_0_reg_175[9]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_0216_0_reg_175[9]_i_4 
       (.I0(trunc_ln1503_fu_230_p1[6]),
        .I1(\p_0216_0_reg_175_reg[9]_0 [6]),
        .O(\p_0216_0_reg_175[9]_i_4_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_0216_0_reg_175[9]_i_5 
       (.I0(trunc_ln1503_fu_230_p1[5]),
        .I1(\p_0216_0_reg_175_reg[9]_0 [5]),
        .O(\p_0216_0_reg_175[9]_i_5_n_7 ));
  FDRE \p_0216_0_reg_175_reg[10] 
       (.C(ap_clk),
        .CE(p_0216_0_reg_175_reg0),
        .D(add_ln1503_fu_234_p2[9]),
        .Q(trunc_ln1503_fu_230_p1[10]),
        .R(ap_NS_fsm1));
  FDRE \p_0216_0_reg_175_reg[11] 
       (.C(ap_clk),
        .CE(p_0216_0_reg_175_reg0),
        .D(add_ln1503_fu_234_p2[10]),
        .Q(trunc_ln1503_fu_230_p1[11]),
        .R(ap_NS_fsm1));
  FDRE \p_0216_0_reg_175_reg[12] 
       (.C(ap_clk),
        .CE(p_0216_0_reg_175_reg0),
        .D(add_ln1503_fu_234_p2[11]),
        .Q(trunc_ln1503_fu_230_p1[12]),
        .R(ap_NS_fsm1));
  FDRE \p_0216_0_reg_175_reg[13] 
       (.C(ap_clk),
        .CE(p_0216_0_reg_175_reg0),
        .D(add_ln1503_fu_234_p2[12]),
        .Q(trunc_ln1503_fu_230_p1[13]),
        .R(ap_NS_fsm1));
  CARRY4 \p_0216_0_reg_175_reg[13]_i_1 
       (.CI(\p_0216_0_reg_175_reg[9]_i_1_n_7 ),
        .CO({\p_0216_0_reg_175_reg[13]_i_1_n_7 ,\p_0216_0_reg_175_reg[13]_i_1_n_8 ,\p_0216_0_reg_175_reg[13]_i_1_n_9 ,\p_0216_0_reg_175_reg[13]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1503_fu_234_p2[12:9]),
        .S(trunc_ln1503_fu_230_p1[12:9]));
  FDRE \p_0216_0_reg_175_reg[14] 
       (.C(ap_clk),
        .CE(p_0216_0_reg_175_reg0),
        .D(add_ln1503_fu_234_p2[13]),
        .Q(trunc_ln1503_fu_230_p1[14]),
        .R(ap_NS_fsm1));
  FDRE \p_0216_0_reg_175_reg[15] 
       (.C(ap_clk),
        .CE(p_0216_0_reg_175_reg0),
        .D(add_ln1503_fu_234_p2[14]),
        .Q(trunc_ln1503_fu_230_p1[15]),
        .R(ap_NS_fsm1));
  FDRE \p_0216_0_reg_175_reg[16] 
       (.C(ap_clk),
        .CE(p_0216_0_reg_175_reg0),
        .D(add_ln1503_fu_234_p2[15]),
        .Q(trunc_ln1503_fu_230_p1[16]),
        .R(ap_NS_fsm1));
  FDRE \p_0216_0_reg_175_reg[17] 
       (.C(ap_clk),
        .CE(p_0216_0_reg_175_reg0),
        .D(add_ln1503_fu_234_p2[16]),
        .Q(trunc_ln1503_fu_230_p1[17]),
        .R(ap_NS_fsm1));
  CARRY4 \p_0216_0_reg_175_reg[17]_i_1 
       (.CI(\p_0216_0_reg_175_reg[13]_i_1_n_7 ),
        .CO({\p_0216_0_reg_175_reg[17]_i_1_n_7 ,\p_0216_0_reg_175_reg[17]_i_1_n_8 ,\p_0216_0_reg_175_reg[17]_i_1_n_9 ,\p_0216_0_reg_175_reg[17]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1503_fu_234_p2[16:13]),
        .S(trunc_ln1503_fu_230_p1[16:13]));
  FDRE \p_0216_0_reg_175_reg[18] 
       (.C(ap_clk),
        .CE(p_0216_0_reg_175_reg0),
        .D(add_ln1503_fu_234_p2[17]),
        .Q(trunc_ln1503_fu_230_p1[18]),
        .R(ap_NS_fsm1));
  FDRE \p_0216_0_reg_175_reg[19] 
       (.C(ap_clk),
        .CE(p_0216_0_reg_175_reg0),
        .D(add_ln1503_fu_234_p2[18]),
        .Q(trunc_ln1503_fu_230_p1[19]),
        .R(ap_NS_fsm1));
  FDRE \p_0216_0_reg_175_reg[1] 
       (.C(ap_clk),
        .CE(p_0216_0_reg_175_reg0),
        .D(\p_0216_0_reg_175_reg[9]_0 [0]),
        .Q(trunc_ln1503_fu_230_p1[1]),
        .R(ap_NS_fsm1));
  FDRE \p_0216_0_reg_175_reg[20] 
       (.C(ap_clk),
        .CE(p_0216_0_reg_175_reg0),
        .D(add_ln1503_fu_234_p2[19]),
        .Q(trunc_ln1503_fu_230_p1[20]),
        .R(ap_NS_fsm1));
  FDRE \p_0216_0_reg_175_reg[21] 
       (.C(ap_clk),
        .CE(p_0216_0_reg_175_reg0),
        .D(add_ln1503_fu_234_p2[20]),
        .Q(trunc_ln1503_fu_230_p1[21]),
        .R(ap_NS_fsm1));
  CARRY4 \p_0216_0_reg_175_reg[21]_i_1 
       (.CI(\p_0216_0_reg_175_reg[17]_i_1_n_7 ),
        .CO({\p_0216_0_reg_175_reg[21]_i_1_n_7 ,\p_0216_0_reg_175_reg[21]_i_1_n_8 ,\p_0216_0_reg_175_reg[21]_i_1_n_9 ,\p_0216_0_reg_175_reg[21]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1503_fu_234_p2[20:17]),
        .S(trunc_ln1503_fu_230_p1[20:17]));
  FDRE \p_0216_0_reg_175_reg[22] 
       (.C(ap_clk),
        .CE(p_0216_0_reg_175_reg0),
        .D(add_ln1503_fu_234_p2[21]),
        .Q(trunc_ln1503_fu_230_p1[22]),
        .R(ap_NS_fsm1));
  FDRE \p_0216_0_reg_175_reg[23] 
       (.C(ap_clk),
        .CE(p_0216_0_reg_175_reg0),
        .D(add_ln1503_fu_234_p2[22]),
        .Q(trunc_ln1503_fu_230_p1[23]),
        .R(ap_NS_fsm1));
  FDRE \p_0216_0_reg_175_reg[24] 
       (.C(ap_clk),
        .CE(p_0216_0_reg_175_reg0),
        .D(add_ln1503_fu_234_p2[23]),
        .Q(trunc_ln1503_fu_230_p1[24]),
        .R(ap_NS_fsm1));
  FDRE \p_0216_0_reg_175_reg[25] 
       (.C(ap_clk),
        .CE(p_0216_0_reg_175_reg0),
        .D(add_ln1503_fu_234_p2[24]),
        .Q(trunc_ln1503_fu_230_p1[25]),
        .R(ap_NS_fsm1));
  CARRY4 \p_0216_0_reg_175_reg[25]_i_1 
       (.CI(\p_0216_0_reg_175_reg[21]_i_1_n_7 ),
        .CO({\p_0216_0_reg_175_reg[25]_i_1_n_7 ,\p_0216_0_reg_175_reg[25]_i_1_n_8 ,\p_0216_0_reg_175_reg[25]_i_1_n_9 ,\p_0216_0_reg_175_reg[25]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1503_fu_234_p2[24:21]),
        .S(trunc_ln1503_fu_230_p1[24:21]));
  FDRE \p_0216_0_reg_175_reg[26] 
       (.C(ap_clk),
        .CE(p_0216_0_reg_175_reg0),
        .D(add_ln1503_fu_234_p2[25]),
        .Q(\p_0216_0_reg_175_reg_n_7_[26] ),
        .R(ap_NS_fsm1));
  CARRY4 \p_0216_0_reg_175_reg[26]_i_3 
       (.CI(\p_0216_0_reg_175_reg[25]_i_1_n_7 ),
        .CO(\NLW_p_0216_0_reg_175_reg[26]_i_3_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_p_0216_0_reg_175_reg[26]_i_3_O_UNCONNECTED [3:1],add_ln1503_fu_234_p2[25]}),
        .S({1'b0,1'b0,1'b0,trunc_ln1503_fu_230_p1[25]}));
  FDRE \p_0216_0_reg_175_reg[2] 
       (.C(ap_clk),
        .CE(p_0216_0_reg_175_reg0),
        .D(add_ln1503_fu_234_p2[1]),
        .Q(trunc_ln1503_fu_230_p1[2]),
        .R(ap_NS_fsm1));
  FDRE \p_0216_0_reg_175_reg[3] 
       (.C(ap_clk),
        .CE(p_0216_0_reg_175_reg0),
        .D(add_ln1503_fu_234_p2[2]),
        .Q(trunc_ln1503_fu_230_p1[3]),
        .R(ap_NS_fsm1));
  FDRE \p_0216_0_reg_175_reg[4] 
       (.C(ap_clk),
        .CE(p_0216_0_reg_175_reg0),
        .D(add_ln1503_fu_234_p2[3]),
        .Q(trunc_ln1503_fu_230_p1[4]),
        .R(ap_NS_fsm1));
  FDRE \p_0216_0_reg_175_reg[5] 
       (.C(ap_clk),
        .CE(p_0216_0_reg_175_reg0),
        .D(add_ln1503_fu_234_p2[4]),
        .Q(trunc_ln1503_fu_230_p1[5]),
        .R(ap_NS_fsm1));
  CARRY4 \p_0216_0_reg_175_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\p_0216_0_reg_175_reg[5]_i_1_n_7 ,\p_0216_0_reg_175_reg[5]_i_1_n_8 ,\p_0216_0_reg_175_reg[5]_i_1_n_9 ,\p_0216_0_reg_175_reg[5]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI(trunc_ln1503_fu_230_p1[4:1]),
        .O({add_ln1503_fu_234_p2[4:2],\NLW_p_0216_0_reg_175_reg[5]_i_1_O_UNCONNECTED [0]}),
        .S({\p_0216_0_reg_175[5]_i_2_n_7 ,\p_0216_0_reg_175[5]_i_3_n_7 ,\p_0216_0_reg_175[5]_i_4_n_7 ,\p_0216_0_reg_175[5]_i_5_n_7 }));
  FDRE \p_0216_0_reg_175_reg[6] 
       (.C(ap_clk),
        .CE(p_0216_0_reg_175_reg0),
        .D(add_ln1503_fu_234_p2[5]),
        .Q(trunc_ln1503_fu_230_p1[6]),
        .R(ap_NS_fsm1));
  FDRE \p_0216_0_reg_175_reg[7] 
       (.C(ap_clk),
        .CE(p_0216_0_reg_175_reg0),
        .D(add_ln1503_fu_234_p2[6]),
        .Q(trunc_ln1503_fu_230_p1[7]),
        .R(ap_NS_fsm1));
  FDRE \p_0216_0_reg_175_reg[8] 
       (.C(ap_clk),
        .CE(p_0216_0_reg_175_reg0),
        .D(add_ln1503_fu_234_p2[7]),
        .Q(trunc_ln1503_fu_230_p1[8]),
        .R(ap_NS_fsm1));
  FDRE \p_0216_0_reg_175_reg[9] 
       (.C(ap_clk),
        .CE(p_0216_0_reg_175_reg0),
        .D(add_ln1503_fu_234_p2[8]),
        .Q(trunc_ln1503_fu_230_p1[9]),
        .R(ap_NS_fsm1));
  CARRY4 \p_0216_0_reg_175_reg[9]_i_1 
       (.CI(\p_0216_0_reg_175_reg[5]_i_1_n_7 ),
        .CO({\p_0216_0_reg_175_reg[9]_i_1_n_7 ,\p_0216_0_reg_175_reg[9]_i_1_n_8 ,\p_0216_0_reg_175_reg[9]_i_1_n_9 ,\p_0216_0_reg_175_reg[9]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI(trunc_ln1503_fu_230_p1[8:5]),
        .O(add_ln1503_fu_234_p2[8:5]),
        .S({\p_0216_0_reg_175[9]_i_2_n_7 ,\p_0216_0_reg_175[9]_i_3_n_7 ,\p_0216_0_reg_175[9]_i_4_n_7 ,\p_0216_0_reg_175[9]_i_5_n_7 }));
  FDRE \p_Result_s_reg_424_reg[0] 
       (.C(ap_clk),
        .CE(p_Result_s_reg_4240),
        .D(p_Result_s_fu_274_p4[0]),
        .Q(\p_Result_s_reg_424_reg_n_7_[0] ),
        .R(1'b0));
  FDRE \p_Result_s_reg_424_reg[10] 
       (.C(ap_clk),
        .CE(p_Result_s_reg_4240),
        .D(p_Result_s_fu_274_p4[10]),
        .Q(\p_Result_s_reg_424_reg_n_7_[10] ),
        .R(1'b0));
  FDRE \p_Result_s_reg_424_reg[11] 
       (.C(ap_clk),
        .CE(p_Result_s_reg_4240),
        .D(p_Result_s_fu_274_p4[11]),
        .Q(\p_Result_s_reg_424_reg_n_7_[11] ),
        .R(1'b0));
  FDRE \p_Result_s_reg_424_reg[12] 
       (.C(ap_clk),
        .CE(p_Result_s_reg_4240),
        .D(p_Result_s_fu_274_p4[12]),
        .Q(\p_Result_s_reg_424_reg_n_7_[12] ),
        .R(1'b0));
  FDRE \p_Result_s_reg_424_reg[13] 
       (.C(ap_clk),
        .CE(p_Result_s_reg_4240),
        .D(p_Result_s_fu_274_p4[13]),
        .Q(\p_Result_s_reg_424_reg_n_7_[13] ),
        .R(1'b0));
  FDRE \p_Result_s_reg_424_reg[14] 
       (.C(ap_clk),
        .CE(p_Result_s_reg_4240),
        .D(p_Result_s_fu_274_p4[14]),
        .Q(\p_Result_s_reg_424_reg_n_7_[14] ),
        .R(1'b0));
  FDRE \p_Result_s_reg_424_reg[15] 
       (.C(ap_clk),
        .CE(p_Result_s_reg_4240),
        .D(p_Result_s_fu_274_p4[15]),
        .Q(\p_Result_s_reg_424_reg_n_7_[15] ),
        .R(1'b0));
  FDRE \p_Result_s_reg_424_reg[16] 
       (.C(ap_clk),
        .CE(p_Result_s_reg_4240),
        .D(p_Result_s_fu_274_p4[16]),
        .Q(\p_Result_s_reg_424_reg_n_7_[16] ),
        .R(1'b0));
  FDRE \p_Result_s_reg_424_reg[17] 
       (.C(ap_clk),
        .CE(p_Result_s_reg_4240),
        .D(p_Result_s_fu_274_p4[17]),
        .Q(\p_Result_s_reg_424_reg_n_7_[17] ),
        .R(1'b0));
  FDRE \p_Result_s_reg_424_reg[18] 
       (.C(ap_clk),
        .CE(p_Result_s_reg_4240),
        .D(p_Result_s_fu_274_p4[18]),
        .Q(\p_Result_s_reg_424_reg_n_7_[18] ),
        .R(1'b0));
  FDRE \p_Result_s_reg_424_reg[19] 
       (.C(ap_clk),
        .CE(p_Result_s_reg_4240),
        .D(p_Result_s_fu_274_p4[19]),
        .Q(\p_Result_s_reg_424_reg_n_7_[19] ),
        .R(1'b0));
  FDRE \p_Result_s_reg_424_reg[1] 
       (.C(ap_clk),
        .CE(p_Result_s_reg_4240),
        .D(p_Result_s_fu_274_p4[1]),
        .Q(\p_Result_s_reg_424_reg_n_7_[1] ),
        .R(1'b0));
  FDRE \p_Result_s_reg_424_reg[20] 
       (.C(ap_clk),
        .CE(p_Result_s_reg_4240),
        .D(p_Result_s_fu_274_p4[20]),
        .Q(\p_Result_s_reg_424_reg_n_7_[20] ),
        .R(1'b0));
  FDRE \p_Result_s_reg_424_reg[21] 
       (.C(ap_clk),
        .CE(p_Result_s_reg_4240),
        .D(p_Result_s_fu_274_p4[21]),
        .Q(\p_Result_s_reg_424_reg_n_7_[21] ),
        .R(1'b0));
  FDRE \p_Result_s_reg_424_reg[22] 
       (.C(ap_clk),
        .CE(p_Result_s_reg_4240),
        .D(p_Result_s_fu_274_p4[22]),
        .Q(\p_Result_s_reg_424_reg_n_7_[22] ),
        .R(1'b0));
  FDRE \p_Result_s_reg_424_reg[23] 
       (.C(ap_clk),
        .CE(p_Result_s_reg_4240),
        .D(p_Result_s_fu_274_p4[23]),
        .Q(\p_Result_s_reg_424_reg_n_7_[23] ),
        .R(1'b0));
  FDRE \p_Result_s_reg_424_reg[24] 
       (.C(ap_clk),
        .CE(p_Result_s_reg_4240),
        .D(p_Result_s_fu_274_p4[24]),
        .Q(\p_Result_s_reg_424_reg_n_7_[24] ),
        .R(1'b0));
  FDRE \p_Result_s_reg_424_reg[25] 
       (.C(ap_clk),
        .CE(p_Result_s_reg_4240),
        .D(p_Result_s_fu_274_p4[25]),
        .Q(\p_Result_s_reg_424_reg_n_7_[25] ),
        .R(1'b0));
  FDRE \p_Result_s_reg_424_reg[26] 
       (.C(ap_clk),
        .CE(p_Result_s_reg_4240),
        .D(p_Result_s_fu_274_p4[26]),
        .Q(\p_Result_s_reg_424_reg_n_7_[26] ),
        .R(1'b0));
  FDRE \p_Result_s_reg_424_reg[2] 
       (.C(ap_clk),
        .CE(p_Result_s_reg_4240),
        .D(p_Result_s_fu_274_p4[2]),
        .Q(\p_Result_s_reg_424_reg_n_7_[2] ),
        .R(1'b0));
  FDRE \p_Result_s_reg_424_reg[3] 
       (.C(ap_clk),
        .CE(p_Result_s_reg_4240),
        .D(p_Result_s_fu_274_p4[3]),
        .Q(\p_Result_s_reg_424_reg_n_7_[3] ),
        .R(1'b0));
  FDRE \p_Result_s_reg_424_reg[4] 
       (.C(ap_clk),
        .CE(p_Result_s_reg_4240),
        .D(p_Result_s_fu_274_p4[4]),
        .Q(\p_Result_s_reg_424_reg_n_7_[4] ),
        .R(1'b0));
  FDRE \p_Result_s_reg_424_reg[5] 
       (.C(ap_clk),
        .CE(p_Result_s_reg_4240),
        .D(p_Result_s_fu_274_p4[5]),
        .Q(\p_Result_s_reg_424_reg_n_7_[5] ),
        .R(1'b0));
  FDRE \p_Result_s_reg_424_reg[6] 
       (.C(ap_clk),
        .CE(p_Result_s_reg_4240),
        .D(p_Result_s_fu_274_p4[6]),
        .Q(\p_Result_s_reg_424_reg_n_7_[6] ),
        .R(1'b0));
  FDRE \p_Result_s_reg_424_reg[7] 
       (.C(ap_clk),
        .CE(p_Result_s_reg_4240),
        .D(p_Result_s_fu_274_p4[7]),
        .Q(\p_Result_s_reg_424_reg_n_7_[7] ),
        .R(1'b0));
  FDRE \p_Result_s_reg_424_reg[8] 
       (.C(ap_clk),
        .CE(p_Result_s_reg_4240),
        .D(p_Result_s_fu_274_p4[8]),
        .Q(\p_Result_s_reg_424_reg_n_7_[8] ),
        .R(1'b0));
  FDRE \p_Result_s_reg_424_reg[9] 
       (.C(ap_clk),
        .CE(p_Result_s_reg_4240),
        .D(p_Result_s_fu_274_p4[9]),
        .Q(\p_Result_s_reg_424_reg_n_7_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    ram_reg_i_12__9
       (.I0(i_4_reg_392_reg[7]),
        .I1(\icmp_ln25_reg_388_reg_n_7_[0] ),
        .I2(ap_enable_reg_pp1_iter1_reg_n_7),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(i1_0_reg_199[7]),
        .O(ADDRBWRADDR[7]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    ram_reg_i_13__9
       (.I0(i_4_reg_392_reg[6]),
        .I1(\icmp_ln25_reg_388_reg_n_7_[0] ),
        .I2(ap_enable_reg_pp1_iter1_reg_n_7),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(i1_0_reg_199[6]),
        .O(ADDRBWRADDR[6]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    ram_reg_i_14__8
       (.I0(i_4_reg_392_reg[5]),
        .I1(\icmp_ln25_reg_388_reg_n_7_[0] ),
        .I2(ap_enable_reg_pp1_iter1_reg_n_7),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(i1_0_reg_199[5]),
        .O(ADDRBWRADDR[5]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    ram_reg_i_15__5
       (.I0(i_4_reg_392_reg[4]),
        .I1(\icmp_ln25_reg_388_reg_n_7_[0] ),
        .I2(ap_enable_reg_pp1_iter1_reg_n_7),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(i1_0_reg_199[4]),
        .O(ADDRBWRADDR[4]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    ram_reg_i_16__5
       (.I0(i_4_reg_392_reg[3]),
        .I1(\icmp_ln25_reg_388_reg_n_7_[0] ),
        .I2(ap_enable_reg_pp1_iter1_reg_n_7),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(i1_0_reg_199[3]),
        .O(ADDRBWRADDR[3]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    ram_reg_i_17__5
       (.I0(i_4_reg_392_reg[2]),
        .I1(\icmp_ln25_reg_388_reg_n_7_[0] ),
        .I2(ap_enable_reg_pp1_iter1_reg_n_7),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(i1_0_reg_199[2]),
        .O(ADDRBWRADDR[2]));
  LUT5 #(
    .INIT(32'hAAEAAA2A)) 
    ram_reg_i_18__5
       (.I0(i1_0_reg_199[1]),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1_reg_n_7),
        .I3(\icmp_ln25_reg_388_reg_n_7_[0] ),
        .I4(i_4_reg_392_reg[1]),
        .O(ADDRBWRADDR[1]));
  LUT5 #(
    .INIT(32'hAAEAAA2A)) 
    ram_reg_i_19__5
       (.I0(i1_0_reg_199[0]),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1_reg_n_7),
        .I3(\icmp_ln25_reg_388_reg_n_7_[0] ),
        .I4(i_4_reg_392_reg[0]),
        .O(ADDRBWRADDR[0]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_1__16
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter0),
        .O(create_codeword_U0_codeword_length_histogram_V_ce0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_2__12
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(icmp_ln17_reg_359),
        .O(codeword_length_hist_1_reg_3780));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_3__15
       (.I0(ap_CS_fsm_pp1_stage1),
        .I1(\icmp_ln25_reg_388_reg_n_7_[0] ),
        .O(length_V_reg_4020));
  design_1_huffman_encoding_0_1_regslice_both__parameterized2 regslice_both_encoding_V_data_V_U
       (.Block_proc_U0_ap_start(Block_proc_U0_ap_start),
        .D({ap_NS_fsm[8:7],ap_NS_fsm[4:3],ap_NS_fsm[0]}),
        .DOBDO(DOBDO),
        .E(i1_0_reg_1990),
        .Q({ap_CS_fsm_state12,ap_CS_fsm_pp1_stage4,ap_CS_fsm_pp1_stage3,ap_CS_fsm_pp1_stage2,ap_CS_fsm_pp1_stage0,ap_CS_fsm_state5,Q}),
        .SS(SS),
        .\ap_CS_fsm_reg[2] (regslice_both_encoding_V_data_V_U_n_7),
        .\ap_CS_fsm_reg[2]_0 (regslice_both_encoding_V_data_V_U_n_13),
        .\ap_CS_fsm_reg[3] (regslice_both_encoding_V_data_V_U_n_49),
        .\ap_CS_fsm_reg[3]_0 (ap_enable_reg_pp1_iter1_reg_n_7),
        .\ap_CS_fsm_reg[4] (\ap_CS_fsm[4]_i_2__0_n_7 ),
        .\ap_CS_fsm_reg[8] (create_codeword_U0_ap_ready),
        .\ap_CS_fsm_reg[8]_0 (\ap_CS_fsm_reg[8]_0 ),
        .\ap_CS_fsm_reg[8]_1 (\ap_CS_fsm_reg[8]_1 ),
        .\ap_CS_fsm_reg[8]_2 (\ap_CS_fsm_reg[8]_2 ),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_done_reg_0(ap_done_reg_0),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter2_reg(regslice_both_encoding_V_data_V_U_n_54),
        .ap_enable_reg_pp0_iter2_reg_0(regslice_both_encoding_V_data_V_U_n_58),
        .ap_enable_reg_pp1_iter0(ap_enable_reg_pp1_iter0),
        .ap_enable_reg_pp1_iter0_reg(E),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(first_codeword_V_ce0),
        .ap_rst_n_1(regslice_both_encoding_V_data_V_U_n_20),
        .ap_rst_n_2(ap_rst_n_0),
        .ap_sync_done(ap_sync_done),
        .empty_n_reg(empty_n_reg),
        .empty_n_reg_0(empty_n_reg_0),
        .encoding_TREADY(encoding_TREADY),
        .encoding_TVALID_int(encoding_TVALID_int),
        .extLd_loc_c19_empty_n(extLd_loc_c19_empty_n),
        .full_n(full_n),
        .icmp_ln17_reg_359_pp0_iter1_reg(icmp_ln17_reg_359_pp0_iter1_reg),
        .\icmp_ln883_reg_410_reg[0] (add_ln700_reg_4460),
        .\ireg[26]_i_3 ({\p_Result_s_reg_424_reg_n_7_[26] ,\p_Result_s_reg_424_reg_n_7_[25] ,\p_Result_s_reg_424_reg_n_7_[24] ,\p_Result_s_reg_424_reg_n_7_[23] ,\p_Result_s_reg_424_reg_n_7_[22] ,\p_Result_s_reg_424_reg_n_7_[21] ,\p_Result_s_reg_424_reg_n_7_[20] ,\p_Result_s_reg_424_reg_n_7_[19] ,\p_Result_s_reg_424_reg_n_7_[18] ,\p_Result_s_reg_424_reg_n_7_[17] ,\p_Result_s_reg_424_reg_n_7_[16] ,\p_Result_s_reg_424_reg_n_7_[15] ,\p_Result_s_reg_424_reg_n_7_[14] ,\p_Result_s_reg_424_reg_n_7_[13] ,\p_Result_s_reg_424_reg_n_7_[12] ,\p_Result_s_reg_424_reg_n_7_[11] ,\p_Result_s_reg_424_reg_n_7_[10] ,\p_Result_s_reg_424_reg_n_7_[9] ,\p_Result_s_reg_424_reg_n_7_[8] ,\p_Result_s_reg_424_reg_n_7_[7] ,\p_Result_s_reg_424_reg_n_7_[6] ,\p_Result_s_reg_424_reg_n_7_[5] ,\p_Result_s_reg_424_reg_n_7_[4] ,\p_Result_s_reg_424_reg_n_7_[3] ,\p_Result_s_reg_424_reg_n_7_[2] ,\p_Result_s_reg_424_reg_n_7_[1] ,\p_Result_s_reg_424_reg_n_7_[0] }),
        .\ireg_reg[5] (sub_ln556_reg_436),
        .\odata_reg[10] (\icmp_ln25_reg_388_reg_n_7_[0] ),
        .\odata_reg[10]_0 (\icmp_ln883_reg_410_reg_n_7_[0] ),
        .\odata_reg[32] (\odata_reg[32] ),
        .\q0_reg[0] (first_codeword_V_U_n_8),
        .ram_reg_0_15_0_0__0(first_codeword_V_address0),
        .ret_V_reg_430(ret_V_reg_430),
        .symbol_bits_V_t_empty_n(symbol_bits_V_t_empty_n),
        .\tptr_reg[0] (\tptr_reg[0] ),
        .\tptr_reg[0]_0 (\tptr_reg[0]_0 ),
        .truncated_length_his_1_t_empty_n(truncated_length_his_1_t_empty_n));
  design_1_huffman_encoding_0_1_regslice_both__parameterized1 regslice_both_encoding_V_last_V_U
       (.SS(SS),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .encoding_TLAST(encoding_TLAST),
        .encoding_TREADY(encoding_TREADY),
        .encoding_TVALID_int(encoding_TVALID_int));
  LUT3 #(
    .INIT(8'h02)) 
    \ret_V_reg_430[5]_i_1 
       (.I0(ap_CS_fsm_pp1_stage3),
        .I1(\icmp_ln25_reg_388_reg_n_7_[0] ),
        .I2(\icmp_ln883_reg_410_reg_n_7_[0] ),
        .O(p_Result_s_reg_4240));
  FDRE \ret_V_reg_430_reg[0] 
       (.C(ap_clk),
        .CE(p_Result_s_reg_4240),
        .D(\ret_V_reg_430_reg[0]_0 ),
        .Q(ret_V_reg_430[0]),
        .R(1'b0));
  FDRE \ret_V_reg_430_reg[1] 
       (.C(ap_clk),
        .CE(p_Result_s_reg_4240),
        .D(D[0]),
        .Q(ret_V_reg_430[1]),
        .R(1'b0));
  FDRE \ret_V_reg_430_reg[2] 
       (.C(ap_clk),
        .CE(p_Result_s_reg_4240),
        .D(DOBDO[2]),
        .Q(ret_V_reg_430[2]),
        .R(1'b0));
  FDRE \ret_V_reg_430_reg[3] 
       (.C(ap_clk),
        .CE(p_Result_s_reg_4240),
        .D(D[1]),
        .Q(ret_V_reg_430[3]),
        .R(1'b0));
  FDRE \ret_V_reg_430_reg[4] 
       (.C(ap_clk),
        .CE(p_Result_s_reg_4240),
        .D(D[2]),
        .Q(ret_V_reg_430[4]),
        .R(1'b0));
  FDRE \ret_V_reg_430_reg[5] 
       (.C(ap_clk),
        .CE(p_Result_s_reg_4240),
        .D(D[3]),
        .Q(ret_V_reg_430[5]),
        .R(1'b0));
  FDRE \sub_ln556_reg_436_reg[1] 
       (.C(ap_clk),
        .CE(p_Result_s_reg_4240),
        .D(\sub_ln556_reg_436_reg[2]_0 [0]),
        .Q(sub_ln556_reg_436[1]),
        .R(1'b0));
  FDRE \sub_ln556_reg_436_reg[2] 
       (.C(ap_clk),
        .CE(p_Result_s_reg_4240),
        .D(\sub_ln556_reg_436_reg[2]_0 [1]),
        .Q(sub_ln556_reg_436[2]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAAAA2AAAAAAA)) 
    \zext_ln20_reg_368[4]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\i_0_reg_188_reg[4]_0 [3]),
        .I2(\i_0_reg_188_reg[4]_0 [4]),
        .I3(\i_0_reg_188_reg[4]_0 [1]),
        .I4(\i_0_reg_188_reg[4]_0 [0]),
        .I5(\i_0_reg_188_reg[4]_0 [2]),
        .O(zext_ln20_reg_368_reg0));
  FDRE \zext_ln20_reg_368_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(zext_ln20_reg_368_reg[0]),
        .Q(\zext_ln20_reg_368_pp0_iter1_reg_reg_n_7_[0] ),
        .R(1'b0));
  FDRE \zext_ln20_reg_368_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(zext_ln20_reg_368_reg[1]),
        .Q(\zext_ln20_reg_368_pp0_iter1_reg_reg_n_7_[1] ),
        .R(1'b0));
  FDRE \zext_ln20_reg_368_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(zext_ln20_reg_368_reg[2]),
        .Q(\zext_ln20_reg_368_pp0_iter1_reg_reg_n_7_[2] ),
        .R(1'b0));
  FDRE \zext_ln20_reg_368_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(zext_ln20_reg_368_reg[3]),
        .Q(\zext_ln20_reg_368_pp0_iter1_reg_reg_n_7_[3] ),
        .R(1'b0));
  FDRE \zext_ln20_reg_368_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(zext_ln20_reg_368_reg[4]),
        .Q(\zext_ln20_reg_368_pp0_iter1_reg_reg_n_7_[4] ),
        .R(1'b0));
  FDRE \zext_ln20_reg_368_reg[0] 
       (.C(ap_clk),
        .CE(zext_ln20_reg_368_reg0),
        .D(\i_0_reg_188_reg[4]_0 [0]),
        .Q(zext_ln20_reg_368_reg[0]),
        .R(1'b0));
  FDRE \zext_ln20_reg_368_reg[1] 
       (.C(ap_clk),
        .CE(zext_ln20_reg_368_reg0),
        .D(\i_0_reg_188_reg[4]_0 [1]),
        .Q(zext_ln20_reg_368_reg[1]),
        .R(1'b0));
  FDRE \zext_ln20_reg_368_reg[2] 
       (.C(ap_clk),
        .CE(zext_ln20_reg_368_reg0),
        .D(\i_0_reg_188_reg[4]_0 [2]),
        .Q(zext_ln20_reg_368_reg[2]),
        .R(1'b0));
  FDRE \zext_ln20_reg_368_reg[3] 
       (.C(ap_clk),
        .CE(zext_ln20_reg_368_reg0),
        .D(\i_0_reg_188_reg[4]_0 [3]),
        .Q(zext_ln20_reg_368_reg[3]),
        .R(1'b0));
  FDRE \zext_ln20_reg_368_reg[4] 
       (.C(ap_clk),
        .CE(zext_ln20_reg_368_reg0),
        .D(\i_0_reg_188_reg[4]_0 [4]),
        .Q(zext_ln20_reg_368_reg[4]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "create_codeword_fmb6" *) 
module design_1_huffman_encoding_0_1_create_codeword_fmb6
   (ram_reg,
    \ap_CS_fsm_reg[3] ,
    \q0_reg[26] ,
    ap_clk,
    \q0_reg[0] ,
    \q0_reg[5] ,
    DOBDO,
    ap_enable_reg_pp1_iter0,
    Q,
    \q0_reg[26]_0 ,
    \q0_reg[26]_1 ,
    ram_reg_0_15_0_0__52,
    \q0_reg[0]_0 ,
    ram_reg_0_15_0_0__52_0,
    E);
  output [0:0]ram_reg;
  output \ap_CS_fsm_reg[3] ;
  output [26:0]\q0_reg[26] ;
  input ap_clk;
  input \q0_reg[0] ;
  input \q0_reg[5] ;
  input [4:0]DOBDO;
  input ap_enable_reg_pp1_iter0;
  input [1:0]Q;
  input [4:0]\q0_reg[26]_0 ;
  input [4:0]\q0_reg[26]_1 ;
  input [26:0]ram_reg_0_15_0_0__52;
  input \q0_reg[0]_0 ;
  input [25:0]ram_reg_0_15_0_0__52_0;
  input [0:0]E;

  wire [4:0]DOBDO;
  wire [0:0]E;
  wire [1:0]Q;
  wire \ap_CS_fsm_reg[3] ;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter0;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [26:0]\q0_reg[26] ;
  wire [4:0]\q0_reg[26]_0 ;
  wire [4:0]\q0_reg[26]_1 ;
  wire \q0_reg[5] ;
  wire [0:0]ram_reg;
  wire [26:0]ram_reg_0_15_0_0__52;
  wire [25:0]ram_reg_0_15_0_0__52_0;

  design_1_huffman_encoding_0_1_create_codeword_fmb6_ram create_codeword_fmb6_ram_U
       (.DOBDO(DOBDO),
        .E(E),
        .Q(Q),
        .\ap_CS_fsm_reg[3] (\ap_CS_fsm_reg[3] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter0(ap_enable_reg_pp1_iter0),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[26]_0 (\q0_reg[26] ),
        .\q0_reg[26]_1 (\q0_reg[26]_0 ),
        .\q0_reg[26]_2 (\q0_reg[26]_1 ),
        .\q0_reg[5]_0 (\q0_reg[5] ),
        .ram_reg(ram_reg),
        .ram_reg_0_15_0_0__52_0(ram_reg_0_15_0_0__52),
        .ram_reg_0_15_0_0__52_1(ram_reg_0_15_0_0__52_0));
endmodule

(* ORIG_REF_NAME = "create_codeword_fmb6_ram" *) 
module design_1_huffman_encoding_0_1_create_codeword_fmb6_ram
   (ram_reg,
    \ap_CS_fsm_reg[3] ,
    \q0_reg[26]_0 ,
    ap_clk,
    \q0_reg[0]_0 ,
    \q0_reg[5]_0 ,
    DOBDO,
    ap_enable_reg_pp1_iter0,
    Q,
    \q0_reg[26]_1 ,
    \q0_reg[26]_2 ,
    ram_reg_0_15_0_0__52_0,
    \q0_reg[0]_1 ,
    ram_reg_0_15_0_0__52_1,
    E);
  output ram_reg;
  output \ap_CS_fsm_reg[3] ;
  output [26:0]\q0_reg[26]_0 ;
  input ap_clk;
  input \q0_reg[0]_0 ;
  input \q0_reg[5]_0 ;
  input [4:0]DOBDO;
  input ap_enable_reg_pp1_iter0;
  input [1:0]Q;
  input [4:0]\q0_reg[26]_1 ;
  input [4:0]\q0_reg[26]_2 ;
  input [26:0]ram_reg_0_15_0_0__52_0;
  input \q0_reg[0]_1 ;
  input [25:0]ram_reg_0_15_0_0__52_1;
  input [0:0]E;

  wire [4:0]DOBDO;
  wire [0:0]E;
  wire [1:0]Q;
  wire \ap_CS_fsm_reg[3] ;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter0;
  wire [26:0]d0;
  wire [3:0]first_codeword_V_address0;
  wire [26:0]q00;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [26:0]\q0_reg[26]_0 ;
  wire [4:0]\q0_reg[26]_1 ;
  wire [4:0]\q0_reg[26]_2 ;
  wire \q0_reg[5]_0 ;
  wire ram_reg;
  wire ram_reg_0_15_0_0__0_n_7;
  wire ram_reg_0_15_0_0__10_n_7;
  wire ram_reg_0_15_0_0__11_n_7;
  wire ram_reg_0_15_0_0__12_n_7;
  wire ram_reg_0_15_0_0__13_n_7;
  wire ram_reg_0_15_0_0__14_n_7;
  wire ram_reg_0_15_0_0__15_n_7;
  wire ram_reg_0_15_0_0__16_n_7;
  wire ram_reg_0_15_0_0__17_n_7;
  wire ram_reg_0_15_0_0__18_n_7;
  wire ram_reg_0_15_0_0__19_n_7;
  wire ram_reg_0_15_0_0__1_n_7;
  wire ram_reg_0_15_0_0__20_n_7;
  wire ram_reg_0_15_0_0__21_n_7;
  wire ram_reg_0_15_0_0__22_n_7;
  wire ram_reg_0_15_0_0__23_n_7;
  wire ram_reg_0_15_0_0__24_n_7;
  wire ram_reg_0_15_0_0__25_n_7;
  wire ram_reg_0_15_0_0__26_n_7;
  wire ram_reg_0_15_0_0__27_n_7;
  wire ram_reg_0_15_0_0__28_n_7;
  wire ram_reg_0_15_0_0__29_n_7;
  wire ram_reg_0_15_0_0__2_n_7;
  wire ram_reg_0_15_0_0__30_n_7;
  wire ram_reg_0_15_0_0__31_n_7;
  wire ram_reg_0_15_0_0__32_n_7;
  wire ram_reg_0_15_0_0__33_n_7;
  wire ram_reg_0_15_0_0__34_n_7;
  wire ram_reg_0_15_0_0__35_n_7;
  wire ram_reg_0_15_0_0__36_n_7;
  wire ram_reg_0_15_0_0__37_n_7;
  wire ram_reg_0_15_0_0__38_n_7;
  wire ram_reg_0_15_0_0__39_n_7;
  wire ram_reg_0_15_0_0__3_n_7;
  wire ram_reg_0_15_0_0__40_n_7;
  wire ram_reg_0_15_0_0__41_n_7;
  wire ram_reg_0_15_0_0__42_n_7;
  wire ram_reg_0_15_0_0__43_n_7;
  wire ram_reg_0_15_0_0__44_n_7;
  wire ram_reg_0_15_0_0__45_n_7;
  wire ram_reg_0_15_0_0__46_n_7;
  wire ram_reg_0_15_0_0__47_n_7;
  wire ram_reg_0_15_0_0__48_n_7;
  wire ram_reg_0_15_0_0__49_n_7;
  wire ram_reg_0_15_0_0__4_n_7;
  wire ram_reg_0_15_0_0__50_n_7;
  wire ram_reg_0_15_0_0__51_n_7;
  wire [26:0]ram_reg_0_15_0_0__52_0;
  wire [25:0]ram_reg_0_15_0_0__52_1;
  wire ram_reg_0_15_0_0__52_n_7;
  wire ram_reg_0_15_0_0__5_n_7;
  wire ram_reg_0_15_0_0__6_n_7;
  wire ram_reg_0_15_0_0__7_n_7;
  wire ram_reg_0_15_0_0__8_n_7;
  wire ram_reg_0_15_0_0__9_n_7;
  wire ram_reg_0_15_0_0_n_7;

  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \q0[0]_i_1 
       (.I0(ram_reg_0_15_0_0__0_n_7),
        .I1(ram_reg),
        .I2(ram_reg_0_15_0_0_n_7),
        .O(q00[0]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \q0[10]_i_1 
       (.I0(ram_reg_0_15_0_0__20_n_7),
        .I1(ram_reg),
        .I2(ram_reg_0_15_0_0__19_n_7),
        .O(q00[10]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \q0[11]_i_1 
       (.I0(ram_reg_0_15_0_0__22_n_7),
        .I1(ram_reg),
        .I2(ram_reg_0_15_0_0__21_n_7),
        .O(q00[11]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \q0[12]_i_1 
       (.I0(ram_reg_0_15_0_0__24_n_7),
        .I1(ram_reg),
        .I2(ram_reg_0_15_0_0__23_n_7),
        .O(q00[12]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \q0[13]_i_1 
       (.I0(ram_reg_0_15_0_0__26_n_7),
        .I1(ram_reg),
        .I2(ram_reg_0_15_0_0__25_n_7),
        .O(q00[13]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \q0[14]_i_1 
       (.I0(ram_reg_0_15_0_0__28_n_7),
        .I1(ram_reg),
        .I2(ram_reg_0_15_0_0__27_n_7),
        .O(q00[14]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \q0[15]_i_1 
       (.I0(ram_reg_0_15_0_0__30_n_7),
        .I1(ram_reg),
        .I2(ram_reg_0_15_0_0__29_n_7),
        .O(q00[15]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \q0[16]_i_1 
       (.I0(ram_reg_0_15_0_0__32_n_7),
        .I1(ram_reg),
        .I2(ram_reg_0_15_0_0__31_n_7),
        .O(q00[16]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \q0[17]_i_1 
       (.I0(ram_reg_0_15_0_0__34_n_7),
        .I1(ram_reg),
        .I2(ram_reg_0_15_0_0__33_n_7),
        .O(q00[17]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \q0[18]_i_1 
       (.I0(ram_reg_0_15_0_0__36_n_7),
        .I1(ram_reg),
        .I2(ram_reg_0_15_0_0__35_n_7),
        .O(q00[18]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \q0[19]_i_1 
       (.I0(ram_reg_0_15_0_0__38_n_7),
        .I1(ram_reg),
        .I2(ram_reg_0_15_0_0__37_n_7),
        .O(q00[19]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \q0[1]_i_1 
       (.I0(ram_reg_0_15_0_0__2_n_7),
        .I1(ram_reg),
        .I2(ram_reg_0_15_0_0__1_n_7),
        .O(q00[1]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \q0[20]_i_1 
       (.I0(ram_reg_0_15_0_0__40_n_7),
        .I1(ram_reg),
        .I2(ram_reg_0_15_0_0__39_n_7),
        .O(q00[20]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \q0[21]_i_1 
       (.I0(ram_reg_0_15_0_0__42_n_7),
        .I1(ram_reg),
        .I2(ram_reg_0_15_0_0__41_n_7),
        .O(q00[21]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \q0[22]_i_1 
       (.I0(ram_reg_0_15_0_0__44_n_7),
        .I1(ram_reg),
        .I2(ram_reg_0_15_0_0__43_n_7),
        .O(q00[22]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \q0[23]_i_1 
       (.I0(ram_reg_0_15_0_0__46_n_7),
        .I1(ram_reg),
        .I2(ram_reg_0_15_0_0__45_n_7),
        .O(q00[23]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \q0[24]_i_1 
       (.I0(ram_reg_0_15_0_0__48_n_7),
        .I1(ram_reg),
        .I2(ram_reg_0_15_0_0__47_n_7),
        .O(q00[24]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \q0[25]_i_1 
       (.I0(ram_reg_0_15_0_0__50_n_7),
        .I1(ram_reg),
        .I2(ram_reg_0_15_0_0__49_n_7),
        .O(q00[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    \q0[26]_i_2 
       (.I0(ram_reg_0_15_0_0__52_n_7),
        .I1(ram_reg),
        .I2(ram_reg_0_15_0_0__51_n_7),
        .O(q00[26]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \q0[2]_i_1 
       (.I0(ram_reg_0_15_0_0__4_n_7),
        .I1(ram_reg),
        .I2(ram_reg_0_15_0_0__3_n_7),
        .O(q00[2]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \q0[3]_i_1 
       (.I0(ram_reg_0_15_0_0__6_n_7),
        .I1(ram_reg),
        .I2(ram_reg_0_15_0_0__5_n_7),
        .O(q00[3]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \q0[4]_i_1 
       (.I0(ram_reg_0_15_0_0__8_n_7),
        .I1(ram_reg),
        .I2(ram_reg_0_15_0_0__7_n_7),
        .O(q00[4]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \q0[5]_i_1 
       (.I0(ram_reg_0_15_0_0__10_n_7),
        .I1(ram_reg),
        .I2(ram_reg_0_15_0_0__9_n_7),
        .O(q00[5]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \q0[6]_i_1 
       (.I0(ram_reg_0_15_0_0__12_n_7),
        .I1(ram_reg),
        .I2(ram_reg_0_15_0_0__11_n_7),
        .O(q00[6]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \q0[7]_i_1 
       (.I0(ram_reg_0_15_0_0__14_n_7),
        .I1(ram_reg),
        .I2(ram_reg_0_15_0_0__13_n_7),
        .O(q00[7]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \q0[8]_i_1__0 
       (.I0(ram_reg_0_15_0_0__16_n_7),
        .I1(ram_reg),
        .I2(ram_reg_0_15_0_0__15_n_7),
        .O(q00[8]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \q0[9]_i_1 
       (.I0(ram_reg_0_15_0_0__18_n_7),
        .I1(ram_reg),
        .I2(ram_reg_0_15_0_0__17_n_7),
        .O(q00[9]));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[0]),
        .Q(\q0_reg[26]_0 [0]),
        .R(1'b0));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[10]),
        .Q(\q0_reg[26]_0 [10]),
        .R(1'b0));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[11]),
        .Q(\q0_reg[26]_0 [11]),
        .R(1'b0));
  FDRE \q0_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[12]),
        .Q(\q0_reg[26]_0 [12]),
        .R(1'b0));
  FDRE \q0_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[13]),
        .Q(\q0_reg[26]_0 [13]),
        .R(1'b0));
  FDRE \q0_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[14]),
        .Q(\q0_reg[26]_0 [14]),
        .R(1'b0));
  FDRE \q0_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[15]),
        .Q(\q0_reg[26]_0 [15]),
        .R(1'b0));
  FDRE \q0_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[16]),
        .Q(\q0_reg[26]_0 [16]),
        .R(1'b0));
  FDRE \q0_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[17]),
        .Q(\q0_reg[26]_0 [17]),
        .R(1'b0));
  FDRE \q0_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[18]),
        .Q(\q0_reg[26]_0 [18]),
        .R(1'b0));
  FDRE \q0_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[19]),
        .Q(\q0_reg[26]_0 [19]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[1]),
        .Q(\q0_reg[26]_0 [1]),
        .R(1'b0));
  FDRE \q0_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[20]),
        .Q(\q0_reg[26]_0 [20]),
        .R(1'b0));
  FDRE \q0_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[21]),
        .Q(\q0_reg[26]_0 [21]),
        .R(1'b0));
  FDRE \q0_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[22]),
        .Q(\q0_reg[26]_0 [22]),
        .R(1'b0));
  FDRE \q0_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[23]),
        .Q(\q0_reg[26]_0 [23]),
        .R(1'b0));
  FDRE \q0_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[24]),
        .Q(\q0_reg[26]_0 [24]),
        .R(1'b0));
  FDRE \q0_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[25]),
        .Q(\q0_reg[26]_0 [25]),
        .R(1'b0));
  FDRE \q0_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[26]),
        .Q(\q0_reg[26]_0 [26]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[2]),
        .Q(\q0_reg[26]_0 [2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[3]),
        .Q(\q0_reg[26]_0 [3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[4]),
        .Q(\q0_reg[26]_0 [4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[5]),
        .Q(\q0_reg[26]_0 [5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[6]),
        .Q(\q0_reg[26]_0 [6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[7]),
        .Q(\q0_reg[26]_0 [7]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[8]),
        .Q(\q0_reg[26]_0 [8]),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[9]),
        .Q(\q0_reg[26]_0 [9]),
        .R(1'b0));
  (* RTL_RAM_BITS = "729" *) 
  (* RTL_RAM_NAME = "first_codeword_V_U/create_codeword_fmb6_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(first_codeword_V_address0[0]),
        .A1(first_codeword_V_address0[1]),
        .A2(first_codeword_V_address0[2]),
        .A3(first_codeword_V_address0[3]),
        .A4(1'b0),
        .D(d0[0]),
        .O(ram_reg_0_15_0_0_n_7),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_0 ));
  (* RTL_RAM_BITS = "729" *) 
  (* RTL_RAM_NAME = "first_codeword_V_U/create_codeword_fmb6_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "16" *) 
  (* ram_addr_end = "26" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__0
       (.A0(first_codeword_V_address0[0]),
        .A1(first_codeword_V_address0[1]),
        .A2(first_codeword_V_address0[2]),
        .A3(first_codeword_V_address0[3]),
        .A4(1'b0),
        .D(d0[0]),
        .O(ram_reg_0_15_0_0__0_n_7),
        .WCLK(ap_clk),
        .WE(\q0_reg[5]_0 ));
  (* RTL_RAM_BITS = "729" *) 
  (* RTL_RAM_NAME = "first_codeword_V_U/create_codeword_fmb6_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__1
       (.A0(first_codeword_V_address0[0]),
        .A1(first_codeword_V_address0[1]),
        .A2(first_codeword_V_address0[2]),
        .A3(first_codeword_V_address0[3]),
        .A4(1'b0),
        .D(d0[1]),
        .O(ram_reg_0_15_0_0__1_n_7),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_0 ));
  (* RTL_RAM_BITS = "729" *) 
  (* RTL_RAM_NAME = "first_codeword_V_U/create_codeword_fmb6_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "16" *) 
  (* ram_addr_end = "26" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__10
       (.A0(first_codeword_V_address0[0]),
        .A1(first_codeword_V_address0[1]),
        .A2(first_codeword_V_address0[2]),
        .A3(first_codeword_V_address0[3]),
        .A4(1'b0),
        .D(d0[5]),
        .O(ram_reg_0_15_0_0__10_n_7),
        .WCLK(ap_clk),
        .WE(\q0_reg[5]_0 ));
  (* RTL_RAM_BITS = "729" *) 
  (* RTL_RAM_NAME = "first_codeword_V_U/create_codeword_fmb6_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__11
       (.A0(first_codeword_V_address0[0]),
        .A1(first_codeword_V_address0[1]),
        .A2(first_codeword_V_address0[2]),
        .A3(first_codeword_V_address0[3]),
        .A4(1'b0),
        .D(d0[6]),
        .O(ram_reg_0_15_0_0__11_n_7),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_0 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_0_15_0_0__11_i_1
       (.I0(ram_reg_0_15_0_0__52_1[5]),
        .I1(Q[0]),
        .I2(\q0_reg[0]_1 ),
        .I3(ram_reg_0_15_0_0__52_0[6]),
        .O(d0[6]));
  (* RTL_RAM_BITS = "729" *) 
  (* RTL_RAM_NAME = "first_codeword_V_U/create_codeword_fmb6_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "16" *) 
  (* ram_addr_end = "26" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__12
       (.A0(first_codeword_V_address0[0]),
        .A1(first_codeword_V_address0[1]),
        .A2(first_codeword_V_address0[2]),
        .A3(first_codeword_V_address0[3]),
        .A4(1'b0),
        .D(d0[6]),
        .O(ram_reg_0_15_0_0__12_n_7),
        .WCLK(ap_clk),
        .WE(\q0_reg[5]_0 ));
  (* RTL_RAM_BITS = "729" *) 
  (* RTL_RAM_NAME = "first_codeword_V_U/create_codeword_fmb6_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__13
       (.A0(first_codeword_V_address0[0]),
        .A1(first_codeword_V_address0[1]),
        .A2(first_codeword_V_address0[2]),
        .A3(first_codeword_V_address0[3]),
        .A4(1'b0),
        .D(d0[7]),
        .O(ram_reg_0_15_0_0__13_n_7),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_0 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_0_15_0_0__13_i_1
       (.I0(ram_reg_0_15_0_0__52_1[6]),
        .I1(Q[0]),
        .I2(\q0_reg[0]_1 ),
        .I3(ram_reg_0_15_0_0__52_0[7]),
        .O(d0[7]));
  (* RTL_RAM_BITS = "729" *) 
  (* RTL_RAM_NAME = "first_codeword_V_U/create_codeword_fmb6_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "16" *) 
  (* ram_addr_end = "26" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__14
       (.A0(first_codeword_V_address0[0]),
        .A1(first_codeword_V_address0[1]),
        .A2(first_codeword_V_address0[2]),
        .A3(first_codeword_V_address0[3]),
        .A4(1'b0),
        .D(d0[7]),
        .O(ram_reg_0_15_0_0__14_n_7),
        .WCLK(ap_clk),
        .WE(\q0_reg[5]_0 ));
  (* RTL_RAM_BITS = "729" *) 
  (* RTL_RAM_NAME = "first_codeword_V_U/create_codeword_fmb6_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__15
       (.A0(first_codeword_V_address0[0]),
        .A1(first_codeword_V_address0[1]),
        .A2(first_codeword_V_address0[2]),
        .A3(first_codeword_V_address0[3]),
        .A4(1'b0),
        .D(d0[8]),
        .O(ram_reg_0_15_0_0__15_n_7),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_0 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_0_15_0_0__15_i_1
       (.I0(ram_reg_0_15_0_0__52_1[7]),
        .I1(Q[0]),
        .I2(\q0_reg[0]_1 ),
        .I3(ram_reg_0_15_0_0__52_0[8]),
        .O(d0[8]));
  (* RTL_RAM_BITS = "729" *) 
  (* RTL_RAM_NAME = "first_codeword_V_U/create_codeword_fmb6_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "16" *) 
  (* ram_addr_end = "26" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__16
       (.A0(first_codeword_V_address0[0]),
        .A1(first_codeword_V_address0[1]),
        .A2(first_codeword_V_address0[2]),
        .A3(first_codeword_V_address0[3]),
        .A4(1'b0),
        .D(d0[8]),
        .O(ram_reg_0_15_0_0__16_n_7),
        .WCLK(ap_clk),
        .WE(\q0_reg[5]_0 ));
  (* RTL_RAM_BITS = "729" *) 
  (* RTL_RAM_NAME = "first_codeword_V_U/create_codeword_fmb6_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__17
       (.A0(first_codeword_V_address0[0]),
        .A1(first_codeword_V_address0[1]),
        .A2(first_codeword_V_address0[2]),
        .A3(first_codeword_V_address0[3]),
        .A4(1'b0),
        .D(d0[9]),
        .O(ram_reg_0_15_0_0__17_n_7),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_0 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_0_15_0_0__17_i_1
       (.I0(ram_reg_0_15_0_0__52_1[8]),
        .I1(Q[0]),
        .I2(\q0_reg[0]_1 ),
        .I3(ram_reg_0_15_0_0__52_0[9]),
        .O(d0[9]));
  (* RTL_RAM_BITS = "729" *) 
  (* RTL_RAM_NAME = "first_codeword_V_U/create_codeword_fmb6_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "16" *) 
  (* ram_addr_end = "26" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__18
       (.A0(first_codeword_V_address0[0]),
        .A1(first_codeword_V_address0[1]),
        .A2(first_codeword_V_address0[2]),
        .A3(first_codeword_V_address0[3]),
        .A4(1'b0),
        .D(d0[9]),
        .O(ram_reg_0_15_0_0__18_n_7),
        .WCLK(ap_clk),
        .WE(\q0_reg[5]_0 ));
  (* RTL_RAM_BITS = "729" *) 
  (* RTL_RAM_NAME = "first_codeword_V_U/create_codeword_fmb6_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__19
       (.A0(first_codeword_V_address0[0]),
        .A1(first_codeword_V_address0[1]),
        .A2(first_codeword_V_address0[2]),
        .A3(first_codeword_V_address0[3]),
        .A4(1'b0),
        .D(d0[10]),
        .O(ram_reg_0_15_0_0__19_n_7),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_0 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_0_15_0_0__19_i_1
       (.I0(ram_reg_0_15_0_0__52_1[9]),
        .I1(Q[0]),
        .I2(\q0_reg[0]_1 ),
        .I3(ram_reg_0_15_0_0__52_0[10]),
        .O(d0[10]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_0_15_0_0__1_i_1
       (.I0(ram_reg_0_15_0_0__52_1[0]),
        .I1(Q[0]),
        .I2(\q0_reg[0]_1 ),
        .I3(ram_reg_0_15_0_0__52_0[1]),
        .O(d0[1]));
  (* RTL_RAM_BITS = "729" *) 
  (* RTL_RAM_NAME = "first_codeword_V_U/create_codeword_fmb6_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "16" *) 
  (* ram_addr_end = "26" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__2
       (.A0(first_codeword_V_address0[0]),
        .A1(first_codeword_V_address0[1]),
        .A2(first_codeword_V_address0[2]),
        .A3(first_codeword_V_address0[3]),
        .A4(1'b0),
        .D(d0[1]),
        .O(ram_reg_0_15_0_0__2_n_7),
        .WCLK(ap_clk),
        .WE(\q0_reg[5]_0 ));
  (* RTL_RAM_BITS = "729" *) 
  (* RTL_RAM_NAME = "first_codeword_V_U/create_codeword_fmb6_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "16" *) 
  (* ram_addr_end = "26" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__20
       (.A0(first_codeword_V_address0[0]),
        .A1(first_codeword_V_address0[1]),
        .A2(first_codeword_V_address0[2]),
        .A3(first_codeword_V_address0[3]),
        .A4(1'b0),
        .D(d0[10]),
        .O(ram_reg_0_15_0_0__20_n_7),
        .WCLK(ap_clk),
        .WE(\q0_reg[5]_0 ));
  (* RTL_RAM_BITS = "729" *) 
  (* RTL_RAM_NAME = "first_codeword_V_U/create_codeword_fmb6_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__21
       (.A0(first_codeword_V_address0[0]),
        .A1(first_codeword_V_address0[1]),
        .A2(first_codeword_V_address0[2]),
        .A3(first_codeword_V_address0[3]),
        .A4(1'b0),
        .D(d0[11]),
        .O(ram_reg_0_15_0_0__21_n_7),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_0 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_0_15_0_0__21_i_1
       (.I0(ram_reg_0_15_0_0__52_1[10]),
        .I1(Q[0]),
        .I2(\q0_reg[0]_1 ),
        .I3(ram_reg_0_15_0_0__52_0[11]),
        .O(d0[11]));
  (* RTL_RAM_BITS = "729" *) 
  (* RTL_RAM_NAME = "first_codeword_V_U/create_codeword_fmb6_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "16" *) 
  (* ram_addr_end = "26" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__22
       (.A0(first_codeword_V_address0[0]),
        .A1(first_codeword_V_address0[1]),
        .A2(first_codeword_V_address0[2]),
        .A3(first_codeword_V_address0[3]),
        .A4(1'b0),
        .D(d0[11]),
        .O(ram_reg_0_15_0_0__22_n_7),
        .WCLK(ap_clk),
        .WE(\q0_reg[5]_0 ));
  (* RTL_RAM_BITS = "729" *) 
  (* RTL_RAM_NAME = "first_codeword_V_U/create_codeword_fmb6_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__23
       (.A0(first_codeword_V_address0[0]),
        .A1(first_codeword_V_address0[1]),
        .A2(first_codeword_V_address0[2]),
        .A3(first_codeword_V_address0[3]),
        .A4(1'b0),
        .D(d0[12]),
        .O(ram_reg_0_15_0_0__23_n_7),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_0 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_0_15_0_0__23_i_1
       (.I0(ram_reg_0_15_0_0__52_1[11]),
        .I1(Q[0]),
        .I2(\q0_reg[0]_1 ),
        .I3(ram_reg_0_15_0_0__52_0[12]),
        .O(d0[12]));
  (* RTL_RAM_BITS = "729" *) 
  (* RTL_RAM_NAME = "first_codeword_V_U/create_codeword_fmb6_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "16" *) 
  (* ram_addr_end = "26" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__24
       (.A0(first_codeword_V_address0[0]),
        .A1(first_codeword_V_address0[1]),
        .A2(first_codeword_V_address0[2]),
        .A3(first_codeword_V_address0[3]),
        .A4(1'b0),
        .D(d0[12]),
        .O(ram_reg_0_15_0_0__24_n_7),
        .WCLK(ap_clk),
        .WE(\q0_reg[5]_0 ));
  (* RTL_RAM_BITS = "729" *) 
  (* RTL_RAM_NAME = "first_codeword_V_U/create_codeword_fmb6_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__25
       (.A0(first_codeword_V_address0[0]),
        .A1(first_codeword_V_address0[1]),
        .A2(first_codeword_V_address0[2]),
        .A3(first_codeword_V_address0[3]),
        .A4(1'b0),
        .D(d0[13]),
        .O(ram_reg_0_15_0_0__25_n_7),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_0 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_0_15_0_0__25_i_1
       (.I0(ram_reg_0_15_0_0__52_1[12]),
        .I1(Q[0]),
        .I2(\q0_reg[0]_1 ),
        .I3(ram_reg_0_15_0_0__52_0[13]),
        .O(d0[13]));
  (* RTL_RAM_BITS = "729" *) 
  (* RTL_RAM_NAME = "first_codeword_V_U/create_codeword_fmb6_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "16" *) 
  (* ram_addr_end = "26" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__26
       (.A0(first_codeword_V_address0[0]),
        .A1(first_codeword_V_address0[1]),
        .A2(first_codeword_V_address0[2]),
        .A3(first_codeword_V_address0[3]),
        .A4(1'b0),
        .D(d0[13]),
        .O(ram_reg_0_15_0_0__26_n_7),
        .WCLK(ap_clk),
        .WE(\q0_reg[5]_0 ));
  (* RTL_RAM_BITS = "729" *) 
  (* RTL_RAM_NAME = "first_codeword_V_U/create_codeword_fmb6_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__27
       (.A0(first_codeword_V_address0[0]),
        .A1(first_codeword_V_address0[1]),
        .A2(first_codeword_V_address0[2]),
        .A3(first_codeword_V_address0[3]),
        .A4(1'b0),
        .D(d0[14]),
        .O(ram_reg_0_15_0_0__27_n_7),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_0 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_0_15_0_0__27_i_1
       (.I0(ram_reg_0_15_0_0__52_1[13]),
        .I1(Q[0]),
        .I2(\q0_reg[0]_1 ),
        .I3(ram_reg_0_15_0_0__52_0[14]),
        .O(d0[14]));
  (* RTL_RAM_BITS = "729" *) 
  (* RTL_RAM_NAME = "first_codeword_V_U/create_codeword_fmb6_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "16" *) 
  (* ram_addr_end = "26" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__28
       (.A0(first_codeword_V_address0[0]),
        .A1(first_codeword_V_address0[1]),
        .A2(first_codeword_V_address0[2]),
        .A3(first_codeword_V_address0[3]),
        .A4(1'b0),
        .D(d0[14]),
        .O(ram_reg_0_15_0_0__28_n_7),
        .WCLK(ap_clk),
        .WE(\q0_reg[5]_0 ));
  (* RTL_RAM_BITS = "729" *) 
  (* RTL_RAM_NAME = "first_codeword_V_U/create_codeword_fmb6_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__29
       (.A0(first_codeword_V_address0[0]),
        .A1(first_codeword_V_address0[1]),
        .A2(first_codeword_V_address0[2]),
        .A3(first_codeword_V_address0[3]),
        .A4(1'b0),
        .D(d0[15]),
        .O(ram_reg_0_15_0_0__29_n_7),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_0 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_0_15_0_0__29_i_1
       (.I0(ram_reg_0_15_0_0__52_1[14]),
        .I1(Q[0]),
        .I2(\q0_reg[0]_1 ),
        .I3(ram_reg_0_15_0_0__52_0[15]),
        .O(d0[15]));
  (* RTL_RAM_BITS = "729" *) 
  (* RTL_RAM_NAME = "first_codeword_V_U/create_codeword_fmb6_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__3
       (.A0(first_codeword_V_address0[0]),
        .A1(first_codeword_V_address0[1]),
        .A2(first_codeword_V_address0[2]),
        .A3(first_codeword_V_address0[3]),
        .A4(1'b0),
        .D(d0[2]),
        .O(ram_reg_0_15_0_0__3_n_7),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_0 ));
  (* RTL_RAM_BITS = "729" *) 
  (* RTL_RAM_NAME = "first_codeword_V_U/create_codeword_fmb6_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "16" *) 
  (* ram_addr_end = "26" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__30
       (.A0(first_codeword_V_address0[0]),
        .A1(first_codeword_V_address0[1]),
        .A2(first_codeword_V_address0[2]),
        .A3(first_codeword_V_address0[3]),
        .A4(1'b0),
        .D(d0[15]),
        .O(ram_reg_0_15_0_0__30_n_7),
        .WCLK(ap_clk),
        .WE(\q0_reg[5]_0 ));
  (* RTL_RAM_BITS = "729" *) 
  (* RTL_RAM_NAME = "first_codeword_V_U/create_codeword_fmb6_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__31
       (.A0(first_codeword_V_address0[0]),
        .A1(first_codeword_V_address0[1]),
        .A2(first_codeword_V_address0[2]),
        .A3(first_codeword_V_address0[3]),
        .A4(1'b0),
        .D(d0[16]),
        .O(ram_reg_0_15_0_0__31_n_7),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_0 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_0_15_0_0__31_i_1
       (.I0(ram_reg_0_15_0_0__52_1[15]),
        .I1(Q[0]),
        .I2(\q0_reg[0]_1 ),
        .I3(ram_reg_0_15_0_0__52_0[16]),
        .O(d0[16]));
  (* RTL_RAM_BITS = "729" *) 
  (* RTL_RAM_NAME = "first_codeword_V_U/create_codeword_fmb6_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "16" *) 
  (* ram_addr_end = "26" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__32
       (.A0(first_codeword_V_address0[0]),
        .A1(first_codeword_V_address0[1]),
        .A2(first_codeword_V_address0[2]),
        .A3(first_codeword_V_address0[3]),
        .A4(1'b0),
        .D(d0[16]),
        .O(ram_reg_0_15_0_0__32_n_7),
        .WCLK(ap_clk),
        .WE(\q0_reg[5]_0 ));
  (* RTL_RAM_BITS = "729" *) 
  (* RTL_RAM_NAME = "first_codeword_V_U/create_codeword_fmb6_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__33
       (.A0(first_codeword_V_address0[0]),
        .A1(first_codeword_V_address0[1]),
        .A2(first_codeword_V_address0[2]),
        .A3(first_codeword_V_address0[3]),
        .A4(1'b0),
        .D(d0[17]),
        .O(ram_reg_0_15_0_0__33_n_7),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_0 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_0_15_0_0__33_i_1
       (.I0(ram_reg_0_15_0_0__52_1[16]),
        .I1(Q[0]),
        .I2(\q0_reg[0]_1 ),
        .I3(ram_reg_0_15_0_0__52_0[17]),
        .O(d0[17]));
  (* RTL_RAM_BITS = "729" *) 
  (* RTL_RAM_NAME = "first_codeword_V_U/create_codeword_fmb6_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "16" *) 
  (* ram_addr_end = "26" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__34
       (.A0(first_codeword_V_address0[0]),
        .A1(first_codeword_V_address0[1]),
        .A2(first_codeword_V_address0[2]),
        .A3(first_codeword_V_address0[3]),
        .A4(1'b0),
        .D(d0[17]),
        .O(ram_reg_0_15_0_0__34_n_7),
        .WCLK(ap_clk),
        .WE(\q0_reg[5]_0 ));
  (* RTL_RAM_BITS = "729" *) 
  (* RTL_RAM_NAME = "first_codeword_V_U/create_codeword_fmb6_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__35
       (.A0(first_codeword_V_address0[0]),
        .A1(first_codeword_V_address0[1]),
        .A2(first_codeword_V_address0[2]),
        .A3(first_codeword_V_address0[3]),
        .A4(1'b0),
        .D(d0[18]),
        .O(ram_reg_0_15_0_0__35_n_7),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_0 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_0_15_0_0__35_i_1
       (.I0(ram_reg_0_15_0_0__52_1[17]),
        .I1(Q[0]),
        .I2(\q0_reg[0]_1 ),
        .I3(ram_reg_0_15_0_0__52_0[18]),
        .O(d0[18]));
  (* RTL_RAM_BITS = "729" *) 
  (* RTL_RAM_NAME = "first_codeword_V_U/create_codeword_fmb6_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "16" *) 
  (* ram_addr_end = "26" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__36
       (.A0(first_codeword_V_address0[0]),
        .A1(first_codeword_V_address0[1]),
        .A2(first_codeword_V_address0[2]),
        .A3(first_codeword_V_address0[3]),
        .A4(1'b0),
        .D(d0[18]),
        .O(ram_reg_0_15_0_0__36_n_7),
        .WCLK(ap_clk),
        .WE(\q0_reg[5]_0 ));
  (* RTL_RAM_BITS = "729" *) 
  (* RTL_RAM_NAME = "first_codeword_V_U/create_codeword_fmb6_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__37
       (.A0(first_codeword_V_address0[0]),
        .A1(first_codeword_V_address0[1]),
        .A2(first_codeword_V_address0[2]),
        .A3(first_codeword_V_address0[3]),
        .A4(1'b0),
        .D(d0[19]),
        .O(ram_reg_0_15_0_0__37_n_7),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_0 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_0_15_0_0__37_i_1
       (.I0(ram_reg_0_15_0_0__52_1[18]),
        .I1(Q[0]),
        .I2(\q0_reg[0]_1 ),
        .I3(ram_reg_0_15_0_0__52_0[19]),
        .O(d0[19]));
  (* RTL_RAM_BITS = "729" *) 
  (* RTL_RAM_NAME = "first_codeword_V_U/create_codeword_fmb6_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "16" *) 
  (* ram_addr_end = "26" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__38
       (.A0(first_codeword_V_address0[0]),
        .A1(first_codeword_V_address0[1]),
        .A2(first_codeword_V_address0[2]),
        .A3(first_codeword_V_address0[3]),
        .A4(1'b0),
        .D(d0[19]),
        .O(ram_reg_0_15_0_0__38_n_7),
        .WCLK(ap_clk),
        .WE(\q0_reg[5]_0 ));
  (* RTL_RAM_BITS = "729" *) 
  (* RTL_RAM_NAME = "first_codeword_V_U/create_codeword_fmb6_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__39
       (.A0(first_codeword_V_address0[0]),
        .A1(first_codeword_V_address0[1]),
        .A2(first_codeword_V_address0[2]),
        .A3(first_codeword_V_address0[3]),
        .A4(1'b0),
        .D(d0[20]),
        .O(ram_reg_0_15_0_0__39_n_7),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_0 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_0_15_0_0__39_i_1
       (.I0(ram_reg_0_15_0_0__52_1[19]),
        .I1(Q[0]),
        .I2(\q0_reg[0]_1 ),
        .I3(ram_reg_0_15_0_0__52_0[20]),
        .O(d0[20]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_0_15_0_0__3_i_1
       (.I0(ram_reg_0_15_0_0__52_1[1]),
        .I1(Q[0]),
        .I2(\q0_reg[0]_1 ),
        .I3(ram_reg_0_15_0_0__52_0[2]),
        .O(d0[2]));
  (* RTL_RAM_BITS = "729" *) 
  (* RTL_RAM_NAME = "first_codeword_V_U/create_codeword_fmb6_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "16" *) 
  (* ram_addr_end = "26" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__4
       (.A0(first_codeword_V_address0[0]),
        .A1(first_codeword_V_address0[1]),
        .A2(first_codeword_V_address0[2]),
        .A3(first_codeword_V_address0[3]),
        .A4(1'b0),
        .D(d0[2]),
        .O(ram_reg_0_15_0_0__4_n_7),
        .WCLK(ap_clk),
        .WE(\q0_reg[5]_0 ));
  (* RTL_RAM_BITS = "729" *) 
  (* RTL_RAM_NAME = "first_codeword_V_U/create_codeword_fmb6_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "16" *) 
  (* ram_addr_end = "26" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__40
       (.A0(first_codeword_V_address0[0]),
        .A1(first_codeword_V_address0[1]),
        .A2(first_codeword_V_address0[2]),
        .A3(first_codeword_V_address0[3]),
        .A4(1'b0),
        .D(d0[20]),
        .O(ram_reg_0_15_0_0__40_n_7),
        .WCLK(ap_clk),
        .WE(\q0_reg[5]_0 ));
  (* RTL_RAM_BITS = "729" *) 
  (* RTL_RAM_NAME = "first_codeword_V_U/create_codeword_fmb6_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__41
       (.A0(first_codeword_V_address0[0]),
        .A1(first_codeword_V_address0[1]),
        .A2(first_codeword_V_address0[2]),
        .A3(first_codeword_V_address0[3]),
        .A4(1'b0),
        .D(d0[21]),
        .O(ram_reg_0_15_0_0__41_n_7),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_0 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_0_15_0_0__41_i_1
       (.I0(ram_reg_0_15_0_0__52_1[20]),
        .I1(Q[0]),
        .I2(\q0_reg[0]_1 ),
        .I3(ram_reg_0_15_0_0__52_0[21]),
        .O(d0[21]));
  (* RTL_RAM_BITS = "729" *) 
  (* RTL_RAM_NAME = "first_codeword_V_U/create_codeword_fmb6_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "16" *) 
  (* ram_addr_end = "26" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__42
       (.A0(first_codeword_V_address0[0]),
        .A1(first_codeword_V_address0[1]),
        .A2(first_codeword_V_address0[2]),
        .A3(first_codeword_V_address0[3]),
        .A4(1'b0),
        .D(d0[21]),
        .O(ram_reg_0_15_0_0__42_n_7),
        .WCLK(ap_clk),
        .WE(\q0_reg[5]_0 ));
  (* RTL_RAM_BITS = "729" *) 
  (* RTL_RAM_NAME = "first_codeword_V_U/create_codeword_fmb6_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__43
       (.A0(first_codeword_V_address0[0]),
        .A1(first_codeword_V_address0[1]),
        .A2(first_codeword_V_address0[2]),
        .A3(first_codeword_V_address0[3]),
        .A4(1'b0),
        .D(d0[22]),
        .O(ram_reg_0_15_0_0__43_n_7),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_0 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_0_15_0_0__43_i_1
       (.I0(ram_reg_0_15_0_0__52_1[21]),
        .I1(Q[0]),
        .I2(\q0_reg[0]_1 ),
        .I3(ram_reg_0_15_0_0__52_0[22]),
        .O(d0[22]));
  (* RTL_RAM_BITS = "729" *) 
  (* RTL_RAM_NAME = "first_codeword_V_U/create_codeword_fmb6_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "16" *) 
  (* ram_addr_end = "26" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__44
       (.A0(first_codeword_V_address0[0]),
        .A1(first_codeword_V_address0[1]),
        .A2(first_codeword_V_address0[2]),
        .A3(first_codeword_V_address0[3]),
        .A4(1'b0),
        .D(d0[22]),
        .O(ram_reg_0_15_0_0__44_n_7),
        .WCLK(ap_clk),
        .WE(\q0_reg[5]_0 ));
  (* RTL_RAM_BITS = "729" *) 
  (* RTL_RAM_NAME = "first_codeword_V_U/create_codeword_fmb6_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__45
       (.A0(first_codeword_V_address0[0]),
        .A1(first_codeword_V_address0[1]),
        .A2(first_codeword_V_address0[2]),
        .A3(first_codeword_V_address0[3]),
        .A4(1'b0),
        .D(d0[23]),
        .O(ram_reg_0_15_0_0__45_n_7),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_0 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_0_15_0_0__45_i_1
       (.I0(ram_reg_0_15_0_0__52_1[22]),
        .I1(Q[0]),
        .I2(\q0_reg[0]_1 ),
        .I3(ram_reg_0_15_0_0__52_0[23]),
        .O(d0[23]));
  (* RTL_RAM_BITS = "729" *) 
  (* RTL_RAM_NAME = "first_codeword_V_U/create_codeword_fmb6_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "16" *) 
  (* ram_addr_end = "26" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__46
       (.A0(first_codeword_V_address0[0]),
        .A1(first_codeword_V_address0[1]),
        .A2(first_codeword_V_address0[2]),
        .A3(first_codeword_V_address0[3]),
        .A4(1'b0),
        .D(d0[23]),
        .O(ram_reg_0_15_0_0__46_n_7),
        .WCLK(ap_clk),
        .WE(\q0_reg[5]_0 ));
  (* RTL_RAM_BITS = "729" *) 
  (* RTL_RAM_NAME = "first_codeword_V_U/create_codeword_fmb6_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__47
       (.A0(first_codeword_V_address0[0]),
        .A1(first_codeword_V_address0[1]),
        .A2(first_codeword_V_address0[2]),
        .A3(first_codeword_V_address0[3]),
        .A4(1'b0),
        .D(d0[24]),
        .O(ram_reg_0_15_0_0__47_n_7),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_0 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_0_15_0_0__47_i_1
       (.I0(ram_reg_0_15_0_0__52_1[23]),
        .I1(Q[0]),
        .I2(\q0_reg[0]_1 ),
        .I3(ram_reg_0_15_0_0__52_0[24]),
        .O(d0[24]));
  (* RTL_RAM_BITS = "729" *) 
  (* RTL_RAM_NAME = "first_codeword_V_U/create_codeword_fmb6_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "16" *) 
  (* ram_addr_end = "26" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__48
       (.A0(first_codeword_V_address0[0]),
        .A1(first_codeword_V_address0[1]),
        .A2(first_codeword_V_address0[2]),
        .A3(first_codeword_V_address0[3]),
        .A4(1'b0),
        .D(d0[24]),
        .O(ram_reg_0_15_0_0__48_n_7),
        .WCLK(ap_clk),
        .WE(\q0_reg[5]_0 ));
  (* RTL_RAM_BITS = "729" *) 
  (* RTL_RAM_NAME = "first_codeword_V_U/create_codeword_fmb6_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__49
       (.A0(first_codeword_V_address0[0]),
        .A1(first_codeword_V_address0[1]),
        .A2(first_codeword_V_address0[2]),
        .A3(first_codeword_V_address0[3]),
        .A4(1'b0),
        .D(d0[25]),
        .O(ram_reg_0_15_0_0__49_n_7),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_0 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_0_15_0_0__49_i_1
       (.I0(ram_reg_0_15_0_0__52_1[24]),
        .I1(Q[0]),
        .I2(\q0_reg[0]_1 ),
        .I3(ram_reg_0_15_0_0__52_0[25]),
        .O(d0[25]));
  (* RTL_RAM_BITS = "729" *) 
  (* RTL_RAM_NAME = "first_codeword_V_U/create_codeword_fmb6_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__5
       (.A0(first_codeword_V_address0[0]),
        .A1(first_codeword_V_address0[1]),
        .A2(first_codeword_V_address0[2]),
        .A3(first_codeword_V_address0[3]),
        .A4(1'b0),
        .D(d0[3]),
        .O(ram_reg_0_15_0_0__5_n_7),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_0 ));
  (* RTL_RAM_BITS = "729" *) 
  (* RTL_RAM_NAME = "first_codeword_V_U/create_codeword_fmb6_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "16" *) 
  (* ram_addr_end = "26" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__50
       (.A0(first_codeword_V_address0[0]),
        .A1(first_codeword_V_address0[1]),
        .A2(first_codeword_V_address0[2]),
        .A3(first_codeword_V_address0[3]),
        .A4(1'b0),
        .D(d0[25]),
        .O(ram_reg_0_15_0_0__50_n_7),
        .WCLK(ap_clk),
        .WE(\q0_reg[5]_0 ));
  (* RTL_RAM_BITS = "729" *) 
  (* RTL_RAM_NAME = "first_codeword_V_U/create_codeword_fmb6_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__51
       (.A0(first_codeword_V_address0[0]),
        .A1(first_codeword_V_address0[1]),
        .A2(first_codeword_V_address0[2]),
        .A3(first_codeword_V_address0[3]),
        .A4(1'b0),
        .D(d0[26]),
        .O(ram_reg_0_15_0_0__51_n_7),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_0 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_0_15_0_0__51_i_1
       (.I0(ram_reg_0_15_0_0__52_1[25]),
        .I1(Q[0]),
        .I2(\q0_reg[0]_1 ),
        .I3(ram_reg_0_15_0_0__52_0[26]),
        .O(d0[26]));
  (* RTL_RAM_BITS = "729" *) 
  (* RTL_RAM_NAME = "first_codeword_V_U/create_codeword_fmb6_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "16" *) 
  (* ram_addr_end = "26" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__52
       (.A0(first_codeword_V_address0[0]),
        .A1(first_codeword_V_address0[1]),
        .A2(first_codeword_V_address0[2]),
        .A3(first_codeword_V_address0[3]),
        .A4(1'b0),
        .D(d0[26]),
        .O(ram_reg_0_15_0_0__52_n_7),
        .WCLK(ap_clk),
        .WE(\q0_reg[5]_0 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_0_15_0_0__5_i_1
       (.I0(ram_reg_0_15_0_0__52_1[2]),
        .I1(Q[0]),
        .I2(\q0_reg[0]_1 ),
        .I3(ram_reg_0_15_0_0__52_0[3]),
        .O(d0[3]));
  (* RTL_RAM_BITS = "729" *) 
  (* RTL_RAM_NAME = "first_codeword_V_U/create_codeword_fmb6_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "16" *) 
  (* ram_addr_end = "26" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__6
       (.A0(first_codeword_V_address0[0]),
        .A1(first_codeword_V_address0[1]),
        .A2(first_codeword_V_address0[2]),
        .A3(first_codeword_V_address0[3]),
        .A4(1'b0),
        .D(d0[3]),
        .O(ram_reg_0_15_0_0__6_n_7),
        .WCLK(ap_clk),
        .WE(\q0_reg[5]_0 ));
  (* RTL_RAM_BITS = "729" *) 
  (* RTL_RAM_NAME = "first_codeword_V_U/create_codeword_fmb6_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__7
       (.A0(first_codeword_V_address0[0]),
        .A1(first_codeword_V_address0[1]),
        .A2(first_codeword_V_address0[2]),
        .A3(first_codeword_V_address0[3]),
        .A4(1'b0),
        .D(d0[4]),
        .O(ram_reg_0_15_0_0__7_n_7),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_0 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_0_15_0_0__7_i_1
       (.I0(ram_reg_0_15_0_0__52_1[3]),
        .I1(Q[0]),
        .I2(\q0_reg[0]_1 ),
        .I3(ram_reg_0_15_0_0__52_0[4]),
        .O(d0[4]));
  (* RTL_RAM_BITS = "729" *) 
  (* RTL_RAM_NAME = "first_codeword_V_U/create_codeword_fmb6_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "16" *) 
  (* ram_addr_end = "26" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__8
       (.A0(first_codeword_V_address0[0]),
        .A1(first_codeword_V_address0[1]),
        .A2(first_codeword_V_address0[2]),
        .A3(first_codeword_V_address0[3]),
        .A4(1'b0),
        .D(d0[4]),
        .O(ram_reg_0_15_0_0__8_n_7),
        .WCLK(ap_clk),
        .WE(\q0_reg[5]_0 ));
  (* RTL_RAM_BITS = "729" *) 
  (* RTL_RAM_NAME = "first_codeword_V_U/create_codeword_fmb6_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__9
       (.A0(first_codeword_V_address0[0]),
        .A1(first_codeword_V_address0[1]),
        .A2(first_codeword_V_address0[2]),
        .A3(first_codeword_V_address0[3]),
        .A4(1'b0),
        .D(d0[5]),
        .O(ram_reg_0_15_0_0__9_n_7),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_0 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_0_15_0_0__9_i_1
       (.I0(ram_reg_0_15_0_0__52_1[4]),
        .I1(Q[0]),
        .I2(\q0_reg[0]_1 ),
        .I3(ram_reg_0_15_0_0__52_0[5]),
        .O(d0[5]));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_0_15_0_0_i_1
       (.I0(ram_reg_0_15_0_0__52_0[0]),
        .I1(\q0_reg[0]_1 ),
        .I2(Q[0]),
        .O(d0[0]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    ram_reg_0_15_0_0_i_3
       (.I0(DOBDO[0]),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(Q[1]),
        .I3(\q0_reg[26]_1 [0]),
        .I4(\ap_CS_fsm_reg[3] ),
        .I5(\q0_reg[26]_2 [0]),
        .O(first_codeword_V_address0[0]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    ram_reg_0_15_0_0_i_4
       (.I0(DOBDO[1]),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(Q[1]),
        .I3(\q0_reg[26]_1 [1]),
        .I4(\ap_CS_fsm_reg[3] ),
        .I5(\q0_reg[26]_2 [1]),
        .O(first_codeword_V_address0[1]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    ram_reg_0_15_0_0_i_5
       (.I0(DOBDO[2]),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(Q[1]),
        .I3(\q0_reg[26]_1 [2]),
        .I4(\ap_CS_fsm_reg[3] ),
        .I5(\q0_reg[26]_2 [2]),
        .O(first_codeword_V_address0[2]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    ram_reg_0_15_0_0_i_6
       (.I0(DOBDO[3]),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(Q[1]),
        .I3(\q0_reg[26]_1 [3]),
        .I4(\ap_CS_fsm_reg[3] ),
        .I5(\q0_reg[26]_2 [3]),
        .O(first_codeword_V_address0[3]));
  LUT2 #(
    .INIT(4'h7)) 
    ram_reg_0_15_0_0_i_7
       (.I0(Q[0]),
        .I1(\q0_reg[0]_1 ),
        .O(\ap_CS_fsm_reg[3] ));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    ram_reg_0_15_0_0_i_9
       (.I0(DOBDO[4]),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(Q[1]),
        .I3(\q0_reg[26]_1 [4]),
        .I4(\ap_CS_fsm_reg[3] ),
        .I5(\q0_reg[26]_2 [4]),
        .O(ram_reg));
endmodule

(* ORIG_REF_NAME = "create_tree" *) 
module design_1_huffman_encoding_0_1_create_tree
   (Q,
    push_buf,
    \ap_CS_fsm_reg[7]_0 ,
    ap_done_reg_reg_0,
    WEA,
    create_tree_U0_left_V_ce0,
    push_buf_0,
    ap_done_reg_reg_1,
    \iptr_reg[0] ,
    create_tree_U0_right_V_ce0,
    push_buf_1,
    ap_done_reg_reg_2,
    create_tree_U0_in_frequency_V_read,
    create_tree_U0_extLd_loc_read,
    create_tree_U0_parent_V_ce0,
    create_tree_U0_ap_done,
    internal_full_n_reg,
    \ap_CS_fsm_reg[0]_0 ,
    DIADI,
    \ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357_reg[8]_0 ,
    ap_sync_reg_channel_write_parent_V_reg,
    ap_sync_reg_channel_write_right_V_reg,
    ap_sync_reg_channel_write_left_V_reg,
    \ap_CS_fsm_reg[7]_1 ,
    \ap_CS_fsm_reg[7]_2 ,
    \ap_CS_fsm_reg[7]_3 ,
    \ap_CS_fsm_reg[7]_4 ,
    \s_0_0_i_i_reg_300_reg[8]_0 ,
    \s_0_0_i_i_reg_300_reg[8]_1 ,
    \right_V_addr_reg_832_reg[7]_0 ,
    ADDRARDADDR,
    \t_V_2_reg_245_reg[7]_0 ,
    ap_clk,
    parent_V_i_full_n,
    ap_sync_reg_channel_write_parent_V,
    iptr,
    iptr_2,
    left_V_i_full_n,
    ap_sync_reg_channel_write_left_V,
    iptr_3,
    right_V_i_full_n,
    \iptr_reg[0]_0 ,
    ap_rst_n,
    ap_enable_reg_pp0_iter1_reg_0,
    \s_value_V_reg_737_reg[0]_0 ,
    sorted_copy1_1_chann_empty_n,
    sorted_copy1_0_chann_empty_n,
    extLd_loc_c20_full_n,
    create_tree_U0_ap_start,
    extLd_loc_c_empty_n,
    \s_frequency_V_reg_742_reg[31]_0 ,
    \s_value_V_reg_737_reg[8]_0 ,
    parent_V_t_empty_n,
    left_V_t_empty_n,
    extLd7_loc_channel_empty_n,
    right_V_t_empty_n,
    D,
    SS,
    compute_bit_length_U0_right_V_address0);
  output [7:0]Q;
  output push_buf;
  output [1:0]\ap_CS_fsm_reg[7]_0 ;
  output ap_done_reg_reg_0;
  output [0:0]WEA;
  output create_tree_U0_left_V_ce0;
  output push_buf_0;
  output ap_done_reg_reg_1;
  output [0:0]\iptr_reg[0] ;
  output create_tree_U0_right_V_ce0;
  output push_buf_1;
  output ap_done_reg_reg_2;
  output create_tree_U0_in_frequency_V_read;
  output create_tree_U0_extLd_loc_read;
  output create_tree_U0_parent_V_ce0;
  output create_tree_U0_ap_done;
  output internal_full_n_reg;
  output \ap_CS_fsm_reg[0]_0 ;
  output [8:0]DIADI;
  output [8:0]\ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357_reg[8]_0 ;
  output ap_sync_reg_channel_write_parent_V_reg;
  output ap_sync_reg_channel_write_right_V_reg;
  output ap_sync_reg_channel_write_left_V_reg;
  output [8:0]\ap_CS_fsm_reg[7]_1 ;
  output [8:0]\ap_CS_fsm_reg[7]_2 ;
  output [0:0]\ap_CS_fsm_reg[7]_3 ;
  output [0:0]\ap_CS_fsm_reg[7]_4 ;
  output [8:0]\s_0_0_i_i_reg_300_reg[8]_0 ;
  output [8:0]\s_0_0_i_i_reg_300_reg[8]_1 ;
  output [7:0]\right_V_addr_reg_832_reg[7]_0 ;
  output [7:0]ADDRARDADDR;
  output [7:0]\t_V_2_reg_245_reg[7]_0 ;
  input ap_clk;
  input parent_V_i_full_n;
  input ap_sync_reg_channel_write_parent_V;
  input iptr;
  input iptr_2;
  input left_V_i_full_n;
  input ap_sync_reg_channel_write_left_V;
  input iptr_3;
  input right_V_i_full_n;
  input \iptr_reg[0]_0 ;
  input ap_rst_n;
  input ap_enable_reg_pp0_iter1_reg_0;
  input \s_value_V_reg_737_reg[0]_0 ;
  input sorted_copy1_1_chann_empty_n;
  input sorted_copy1_0_chann_empty_n;
  input extLd_loc_c20_full_n;
  input create_tree_U0_ap_start;
  input extLd_loc_c_empty_n;
  input [31:0]\s_frequency_V_reg_742_reg[31]_0 ;
  input [8:0]\s_value_V_reg_737_reg[8]_0 ;
  input parent_V_t_empty_n;
  input left_V_t_empty_n;
  input extLd7_loc_channel_empty_n;
  input right_V_t_empty_n;
  input [8:0]D;
  input [0:0]SS;
  input [7:0]compute_bit_length_U0_right_V_address0;

  wire [7:0]ADDRARDADDR;
  wire [8:0]D;
  wire [8:0]DIADI;
  wire [7:0]Q;
  wire [0:0]SS;
  wire [0:0]WEA;
  wire [31:0]add_ln209_1_fu_675_p2;
  wire [31:0]add_ln209_1_reg_841;
  wire add_ln209_1_reg_8410;
  wire \add_ln209_1_reg_841[11]_i_2_n_7 ;
  wire \add_ln209_1_reg_841[11]_i_3_n_7 ;
  wire \add_ln209_1_reg_841[11]_i_4_n_7 ;
  wire \add_ln209_1_reg_841[11]_i_5_n_7 ;
  wire \add_ln209_1_reg_841[15]_i_2_n_7 ;
  wire \add_ln209_1_reg_841[15]_i_3_n_7 ;
  wire \add_ln209_1_reg_841[15]_i_4_n_7 ;
  wire \add_ln209_1_reg_841[15]_i_5_n_7 ;
  wire \add_ln209_1_reg_841[19]_i_2_n_7 ;
  wire \add_ln209_1_reg_841[19]_i_3_n_7 ;
  wire \add_ln209_1_reg_841[19]_i_4_n_7 ;
  wire \add_ln209_1_reg_841[19]_i_5_n_7 ;
  wire \add_ln209_1_reg_841[23]_i_2_n_7 ;
  wire \add_ln209_1_reg_841[23]_i_3_n_7 ;
  wire \add_ln209_1_reg_841[23]_i_4_n_7 ;
  wire \add_ln209_1_reg_841[23]_i_5_n_7 ;
  wire \add_ln209_1_reg_841[27]_i_2_n_7 ;
  wire \add_ln209_1_reg_841[27]_i_3_n_7 ;
  wire \add_ln209_1_reg_841[27]_i_4_n_7 ;
  wire \add_ln209_1_reg_841[27]_i_5_n_7 ;
  wire \add_ln209_1_reg_841[31]_i_2_n_7 ;
  wire \add_ln209_1_reg_841[31]_i_3_n_7 ;
  wire \add_ln209_1_reg_841[31]_i_4_n_7 ;
  wire \add_ln209_1_reg_841[31]_i_5_n_7 ;
  wire \add_ln209_1_reg_841[3]_i_2_n_7 ;
  wire \add_ln209_1_reg_841[3]_i_3_n_7 ;
  wire \add_ln209_1_reg_841[3]_i_4_n_7 ;
  wire \add_ln209_1_reg_841[3]_i_5_n_7 ;
  wire \add_ln209_1_reg_841[7]_i_2_n_7 ;
  wire \add_ln209_1_reg_841[7]_i_3_n_7 ;
  wire \add_ln209_1_reg_841[7]_i_4_n_7 ;
  wire \add_ln209_1_reg_841[7]_i_5_n_7 ;
  wire \add_ln209_1_reg_841_reg[11]_i_1_n_10 ;
  wire \add_ln209_1_reg_841_reg[11]_i_1_n_7 ;
  wire \add_ln209_1_reg_841_reg[11]_i_1_n_8 ;
  wire \add_ln209_1_reg_841_reg[11]_i_1_n_9 ;
  wire \add_ln209_1_reg_841_reg[15]_i_1_n_10 ;
  wire \add_ln209_1_reg_841_reg[15]_i_1_n_7 ;
  wire \add_ln209_1_reg_841_reg[15]_i_1_n_8 ;
  wire \add_ln209_1_reg_841_reg[15]_i_1_n_9 ;
  wire \add_ln209_1_reg_841_reg[19]_i_1_n_10 ;
  wire \add_ln209_1_reg_841_reg[19]_i_1_n_7 ;
  wire \add_ln209_1_reg_841_reg[19]_i_1_n_8 ;
  wire \add_ln209_1_reg_841_reg[19]_i_1_n_9 ;
  wire \add_ln209_1_reg_841_reg[23]_i_1_n_10 ;
  wire \add_ln209_1_reg_841_reg[23]_i_1_n_7 ;
  wire \add_ln209_1_reg_841_reg[23]_i_1_n_8 ;
  wire \add_ln209_1_reg_841_reg[23]_i_1_n_9 ;
  wire \add_ln209_1_reg_841_reg[27]_i_1_n_10 ;
  wire \add_ln209_1_reg_841_reg[27]_i_1_n_7 ;
  wire \add_ln209_1_reg_841_reg[27]_i_1_n_8 ;
  wire \add_ln209_1_reg_841_reg[27]_i_1_n_9 ;
  wire \add_ln209_1_reg_841_reg[31]_i_1_n_10 ;
  wire \add_ln209_1_reg_841_reg[31]_i_1_n_8 ;
  wire \add_ln209_1_reg_841_reg[31]_i_1_n_9 ;
  wire \add_ln209_1_reg_841_reg[3]_i_1_n_10 ;
  wire \add_ln209_1_reg_841_reg[3]_i_1_n_7 ;
  wire \add_ln209_1_reg_841_reg[3]_i_1_n_8 ;
  wire \add_ln209_1_reg_841_reg[3]_i_1_n_9 ;
  wire \add_ln209_1_reg_841_reg[7]_i_1_n_10 ;
  wire \add_ln209_1_reg_841_reg[7]_i_1_n_7 ;
  wire \add_ln209_1_reg_841_reg[7]_i_1_n_8 ;
  wire \add_ln209_1_reg_841_reg[7]_i_1_n_9 ;
  wire [31:0]add_ln209_fu_697_p2;
  wire [31:0]add_ln209_reg_851;
  wire add_ln209_reg_8510;
  wire \add_ln209_reg_851[11]_i_2_n_7 ;
  wire \add_ln209_reg_851[11]_i_3_n_7 ;
  wire \add_ln209_reg_851[11]_i_4_n_7 ;
  wire \add_ln209_reg_851[11]_i_5_n_7 ;
  wire \add_ln209_reg_851[15]_i_2_n_7 ;
  wire \add_ln209_reg_851[15]_i_3_n_7 ;
  wire \add_ln209_reg_851[15]_i_4_n_7 ;
  wire \add_ln209_reg_851[15]_i_5_n_7 ;
  wire \add_ln209_reg_851[19]_i_2_n_7 ;
  wire \add_ln209_reg_851[19]_i_3_n_7 ;
  wire \add_ln209_reg_851[19]_i_4_n_7 ;
  wire \add_ln209_reg_851[19]_i_5_n_7 ;
  wire \add_ln209_reg_851[23]_i_2_n_7 ;
  wire \add_ln209_reg_851[23]_i_3_n_7 ;
  wire \add_ln209_reg_851[23]_i_4_n_7 ;
  wire \add_ln209_reg_851[23]_i_5_n_7 ;
  wire \add_ln209_reg_851[27]_i_2_n_7 ;
  wire \add_ln209_reg_851[27]_i_3_n_7 ;
  wire \add_ln209_reg_851[27]_i_4_n_7 ;
  wire \add_ln209_reg_851[27]_i_5_n_7 ;
  wire \add_ln209_reg_851[31]_i_2_n_7 ;
  wire \add_ln209_reg_851[31]_i_3_n_7 ;
  wire \add_ln209_reg_851[31]_i_4_n_7 ;
  wire \add_ln209_reg_851[31]_i_5_n_7 ;
  wire \add_ln209_reg_851[3]_i_2_n_7 ;
  wire \add_ln209_reg_851[3]_i_3_n_7 ;
  wire \add_ln209_reg_851[3]_i_4_n_7 ;
  wire \add_ln209_reg_851[3]_i_5_n_7 ;
  wire \add_ln209_reg_851[7]_i_2_n_7 ;
  wire \add_ln209_reg_851[7]_i_3_n_7 ;
  wire \add_ln209_reg_851[7]_i_4_n_7 ;
  wire \add_ln209_reg_851[7]_i_5_n_7 ;
  wire \add_ln209_reg_851_reg[11]_i_1_n_10 ;
  wire \add_ln209_reg_851_reg[11]_i_1_n_7 ;
  wire \add_ln209_reg_851_reg[11]_i_1_n_8 ;
  wire \add_ln209_reg_851_reg[11]_i_1_n_9 ;
  wire \add_ln209_reg_851_reg[15]_i_1_n_10 ;
  wire \add_ln209_reg_851_reg[15]_i_1_n_7 ;
  wire \add_ln209_reg_851_reg[15]_i_1_n_8 ;
  wire \add_ln209_reg_851_reg[15]_i_1_n_9 ;
  wire \add_ln209_reg_851_reg[19]_i_1_n_10 ;
  wire \add_ln209_reg_851_reg[19]_i_1_n_7 ;
  wire \add_ln209_reg_851_reg[19]_i_1_n_8 ;
  wire \add_ln209_reg_851_reg[19]_i_1_n_9 ;
  wire \add_ln209_reg_851_reg[23]_i_1_n_10 ;
  wire \add_ln209_reg_851_reg[23]_i_1_n_7 ;
  wire \add_ln209_reg_851_reg[23]_i_1_n_8 ;
  wire \add_ln209_reg_851_reg[23]_i_1_n_9 ;
  wire \add_ln209_reg_851_reg[27]_i_1_n_10 ;
  wire \add_ln209_reg_851_reg[27]_i_1_n_7 ;
  wire \add_ln209_reg_851_reg[27]_i_1_n_8 ;
  wire \add_ln209_reg_851_reg[27]_i_1_n_9 ;
  wire \add_ln209_reg_851_reg[31]_i_1_n_10 ;
  wire \add_ln209_reg_851_reg[31]_i_1_n_8 ;
  wire \add_ln209_reg_851_reg[31]_i_1_n_9 ;
  wire \add_ln209_reg_851_reg[3]_i_1_n_10 ;
  wire \add_ln209_reg_851_reg[3]_i_1_n_7 ;
  wire \add_ln209_reg_851_reg[3]_i_1_n_8 ;
  wire \add_ln209_reg_851_reg[3]_i_1_n_9 ;
  wire \add_ln209_reg_851_reg[7]_i_1_n_10 ;
  wire \add_ln209_reg_851_reg[7]_i_1_n_7 ;
  wire \add_ln209_reg_851_reg[7]_i_1_n_8 ;
  wire \add_ln209_reg_851_reg[7]_i_1_n_9 ;
  wire [9:0]add_ln21_fu_501_p2;
  wire [9:0]add_ln21_reg_757;
  wire \add_ln21_reg_757[6]_i_2_n_7 ;
  wire \add_ln21_reg_757[9]_i_3_n_7 ;
  wire \ap_CS_fsm[6]_i_2_n_7 ;
  wire \ap_CS_fsm[6]_i_3_n_7 ;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp0_stage1;
  wire ap_CS_fsm_pp0_stage2;
  wire ap_CS_fsm_pp0_stage3;
  wire ap_CS_fsm_pp0_stage4;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire [1:0]\ap_CS_fsm_reg[7]_0 ;
  wire [8:0]\ap_CS_fsm_reg[7]_1 ;
  wire [8:0]\ap_CS_fsm_reg[7]_2 ;
  wire [0:0]\ap_CS_fsm_reg[7]_3 ;
  wire [0:0]\ap_CS_fsm_reg[7]_4 ;
  wire \ap_CS_fsm_reg_n_7_[0] ;
  wire [7:0]ap_NS_fsm;
  wire ap_NS_fsm117_out;
  wire ap_clk;
  wire ap_condition_175;
  wire ap_done_reg;
  wire ap_done_reg_i_1__3_n_7;
  wire ap_done_reg_i_4_n_7;
  wire ap_done_reg_reg_0;
  wire ap_done_reg_reg_1;
  wire ap_done_reg_reg_2;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__0_n_7;
  wire ap_enable_reg_pp0_iter1_i_1__0_n_7;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter1_reg_n_7;
  wire [31:0]ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401;
  wire \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[0]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[10]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[11]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[12]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[13]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[14]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[15]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[16]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[17]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[18]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[19]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[1]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[20]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[21]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[22]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[23]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[24]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[25]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[26]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[27]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[28]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[29]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[2]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[30]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[31]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[3]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[4]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[5]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[6]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[7]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[8]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[9]_i_1_n_7 ;
  wire [31:0]ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391;
  wire \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[0]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[10]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[11]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[12]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[13]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[14]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[15]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[16]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[17]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[18]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[19]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[1]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[20]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[21]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[22]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[23]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[24]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[25]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[26]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[27]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[28]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[29]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[2]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[30]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[31]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[3]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[4]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[5]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[6]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[7]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[8]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[9]_i_1_n_7 ;
  wire [8:0]ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357;
  wire \ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357[0]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357[1]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357[2]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357[3]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357[4]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357[5]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357[6]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357[7]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357[8]_i_1_n_7 ;
  wire [8:0]\ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357_reg[8]_0 ;
  wire [31:0]ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345;
  wire \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[0]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[10]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[11]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[12]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[13]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[14]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[15]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[16]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[17]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[18]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[19]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[1]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[20]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[21]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[22]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[23]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[24]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[25]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[26]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[27]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[28]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[29]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[2]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[30]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[31]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[3]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[4]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[5]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[6]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[7]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[8]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[9]_i_1_n_7 ;
  wire [31:0]ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323;
  wire \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[0]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[10]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[11]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[12]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[13]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[14]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[15]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[16]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[17]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[18]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[19]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[1]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[20]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[21]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[22]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[23]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[24]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[25]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[26]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[27]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[28]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[29]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[2]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[30]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[31]_i_2_n_7 ;
  wire \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[3]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[4]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[5]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[6]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[7]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[8]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[9]_i_1_n_7 ;
  wire [8:0]ap_phi_reg_pp0_iter0_s_value_V_2_reg_334;
  wire \ap_phi_reg_pp0_iter0_s_value_V_2_reg_334[0]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_s_value_V_2_reg_334[1]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_s_value_V_2_reg_334[2]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_s_value_V_2_reg_334[3]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_s_value_V_2_reg_334[4]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_s_value_V_2_reg_334[5]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_s_value_V_2_reg_334[6]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_s_value_V_2_reg_334[7]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_s_value_V_2_reg_334[8]_i_1_n_7 ;
  wire [8:0]ap_phi_reg_pp0_iter0_t_V_3_reg_380;
  wire \ap_phi_reg_pp0_iter0_t_V_3_reg_380[8]_i_2_n_7 ;
  wire \ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[0] ;
  wire \ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[1] ;
  wire \ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[2] ;
  wire \ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[3] ;
  wire \ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[4] ;
  wire \ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[5] ;
  wire \ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[6] ;
  wire \ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[7] ;
  wire \ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[8] ;
  wire [8:0]ap_phi_reg_pp0_iter0_t_V_4_reg_370;
  wire \ap_phi_reg_pp0_iter0_t_V_4_reg_370[8]_i_2_n_7 ;
  wire \ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[0] ;
  wire \ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[1] ;
  wire \ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[2] ;
  wire \ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[3] ;
  wire \ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[4] ;
  wire \ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[5] ;
  wire \ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[6] ;
  wire \ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[7] ;
  wire \ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[8] ;
  wire [8:0]ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472;
  wire ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_4721;
  wire \ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472[0]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472[1]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472[2]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472[3]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472[4]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472[5]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472[6]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472[7]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472[8]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472[8]_i_2_n_7 ;
  wire [8:0]ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459;
  wire \ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459[0]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459[1]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459[2]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459[3]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459[4]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459[5]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459[6]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459[7]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459[8]_i_1_n_7 ;
  wire [31:0]ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446;
  wire \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[0]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[10]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[11]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[12]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[13]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[14]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[15]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[16]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[17]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[18]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[19]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[1]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[20]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[21]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[22]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[23]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[24]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[25]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[26]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[27]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[28]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[29]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[2]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[30]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[31]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[3]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[4]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[5]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[6]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[7]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[8]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[9]_i_1_n_7 ;
  wire [8:0]ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434;
  wire \ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434[0]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434[1]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434[2]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434[3]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434[4]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434[5]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434[6]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434[7]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434[8]_i_1_n_7 ;
  wire [31:0]ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422;
  wire \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[0]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[10]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[11]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[12]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[13]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[14]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[15]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[16]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[17]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[18]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[19]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[1]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[20]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[21]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[22]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[23]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[24]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[25]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[26]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[27]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[28]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[29]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[2]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[30]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[31]_i_2_n_7 ;
  wire \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[3]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[4]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[5]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[6]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[7]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[8]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[9]_i_1_n_7 ;
  wire ap_rst_n;
  wire ap_sync_channel_write_parent_V;
  wire ap_sync_reg_channel_write_left_V;
  wire ap_sync_reg_channel_write_left_V_reg;
  wire ap_sync_reg_channel_write_parent_V;
  wire ap_sync_reg_channel_write_parent_V_reg;
  wire ap_sync_reg_channel_write_right_V;
  wire ap_sync_reg_channel_write_right_V_reg;
  wire [7:0]compute_bit_length_U0_right_V_address0;
  wire create_tree_U0_ap_continue;
  wire create_tree_U0_ap_done;
  wire create_tree_U0_ap_start;
  wire create_tree_U0_extLd_loc_read;
  wire create_tree_U0_in_frequency_V_read;
  wire create_tree_U0_left_V_ce0;
  wire create_tree_U0_parent_V_ce0;
  wire create_tree_U0_right_V_ce0;
  wire extLd7_loc_channel_empty_n;
  wire extLd_loc_c20_full_n;
  wire extLd_loc_c_empty_n;
  wire [8:0]extLd_loc_read_reg_730;
  wire frequency_0_V_ce1;
  wire [31:0]frequency_0_V_q0;
  wire [31:0]frequency_1_V_q1;
  wire [8:0]i_fu_536_p2;
  wire [8:0]i_reg_771;
  wire \i_reg_771[6]_i_2_n_7 ;
  wire \i_reg_771[8]_i_2_n_7 ;
  wire icmp_ln21_fu_511_p2;
  wire icmp_ln21_reg_762;
  wire \icmp_ln21_reg_762[0]_i_1_n_7 ;
  wire icmp_ln34_1_fu_593_p2;
  wire icmp_ln34_fu_588_p2;
  wire icmp_ln52_1_fu_645_p2;
  wire icmp_ln52_fu_640_p2;
  wire icmp_ln879_3_fu_663_p2;
  wire icmp_ln879_fu_610_p2;
  wire [31:0]intermediate_freq_V_1_fu_567_p3;
  wire [31:0]intermediate_freq_V_1_reg_796;
  wire intermediate_freq_V_1_reg_7960;
  wire [31:0]intermediate_freq_ne_fu_575_p3;
  wire [31:0]intermediate_freq_ne_reg_803;
  wire internal_full_n_reg;
  wire iptr;
  wire iptr_2;
  wire iptr_3;
  wire [0:0]\iptr_reg[0] ;
  wire \iptr_reg[0]_0 ;
  wire left_V_i_full_n;
  wire left_V_t_empty_n;
  wire [6:0]lshr_ln1_reg_766;
  wire lshr_ln1_reg_7660;
  wire \lshr_ln1_reg_766[2]_i_2_n_7 ;
  wire \lshr_ln1_reg_766[4]_i_2_n_7 ;
  wire \lshr_ln1_reg_766[6]_i_10_n_7 ;
  wire \lshr_ln1_reg_766[6]_i_11_n_7 ;
  wire \lshr_ln1_reg_766[6]_i_12_n_7 ;
  wire \lshr_ln1_reg_766[6]_i_13_n_7 ;
  wire \lshr_ln1_reg_766[6]_i_14_n_7 ;
  wire \lshr_ln1_reg_766[6]_i_15_n_7 ;
  wire \lshr_ln1_reg_766[6]_i_16_n_7 ;
  wire \lshr_ln1_reg_766[6]_i_17_n_7 ;
  wire \lshr_ln1_reg_766[6]_i_18_n_7 ;
  wire \lshr_ln1_reg_766[6]_i_19_n_7 ;
  wire \lshr_ln1_reg_766[6]_i_20_n_7 ;
  wire \lshr_ln1_reg_766[6]_i_21_n_7 ;
  wire \lshr_ln1_reg_766[6]_i_22_n_7 ;
  wire \lshr_ln1_reg_766[6]_i_23_n_7 ;
  wire \lshr_ln1_reg_766[6]_i_4_n_7 ;
  wire \lshr_ln1_reg_766[6]_i_6_n_7 ;
  wire \lshr_ln1_reg_766[6]_i_7_n_7 ;
  wire \lshr_ln1_reg_766[6]_i_8_n_7 ;
  wire \lshr_ln1_reg_766[6]_i_9_n_7 ;
  wire \lshr_ln1_reg_766_reg[6]_i_5_n_10 ;
  wire \lshr_ln1_reg_766_reg[6]_i_5_n_7 ;
  wire \lshr_ln1_reg_766_reg[6]_i_5_n_8 ;
  wire \lshr_ln1_reg_766_reg[6]_i_5_n_9 ;
  wire [6:0]lshr_ln_fu_542_p4;
  wire mem_reg_i_12_n_7;
  wire mem_reg_i_13_n_7;
  wire [31:0]node_freq_V_reg_290;
  wire node_freq_V_reg_2901;
  wire \node_freq_V_reg_290[0]_i_1_n_7 ;
  wire \node_freq_V_reg_290[10]_i_1_n_7 ;
  wire \node_freq_V_reg_290[11]_i_1_n_7 ;
  wire \node_freq_V_reg_290[12]_i_1_n_7 ;
  wire \node_freq_V_reg_290[13]_i_1_n_7 ;
  wire \node_freq_V_reg_290[14]_i_1_n_7 ;
  wire \node_freq_V_reg_290[15]_i_1_n_7 ;
  wire \node_freq_V_reg_290[16]_i_1_n_7 ;
  wire \node_freq_V_reg_290[17]_i_1_n_7 ;
  wire \node_freq_V_reg_290[18]_i_1_n_7 ;
  wire \node_freq_V_reg_290[19]_i_1_n_7 ;
  wire \node_freq_V_reg_290[1]_i_1_n_7 ;
  wire \node_freq_V_reg_290[20]_i_1_n_7 ;
  wire \node_freq_V_reg_290[21]_i_1_n_7 ;
  wire \node_freq_V_reg_290[22]_i_1_n_7 ;
  wire \node_freq_V_reg_290[23]_i_1_n_7 ;
  wire \node_freq_V_reg_290[24]_i_1_n_7 ;
  wire \node_freq_V_reg_290[25]_i_1_n_7 ;
  wire \node_freq_V_reg_290[26]_i_1_n_7 ;
  wire \node_freq_V_reg_290[27]_i_1_n_7 ;
  wire \node_freq_V_reg_290[28]_i_1_n_7 ;
  wire \node_freq_V_reg_290[29]_i_1_n_7 ;
  wire \node_freq_V_reg_290[2]_i_1_n_7 ;
  wire \node_freq_V_reg_290[30]_i_1_n_7 ;
  wire \node_freq_V_reg_290[31]_i_1_n_7 ;
  wire \node_freq_V_reg_290[3]_i_1_n_7 ;
  wire \node_freq_V_reg_290[4]_i_1_n_7 ;
  wire \node_freq_V_reg_290[5]_i_1_n_7 ;
  wire \node_freq_V_reg_290[6]_i_1_n_7 ;
  wire \node_freq_V_reg_290[7]_i_1_n_7 ;
  wire \node_freq_V_reg_290[8]_i_1_n_7 ;
  wire \node_freq_V_reg_290[9]_i_1_n_7 ;
  wire op_assign_reg_257;
  wire \op_assign_reg_257_reg_n_7_[8] ;
  wire or_ln34_fu_616_p2;
  wire or_ln52_fu_669_p2;
  wire or_ln52_reg_837;
  wire \or_ln52_reg_837[0]_i_1_n_7 ;
  wire [8:0]p_0217_2_i_i_reg_410;
  wire \p_0217_2_i_i_reg_410[0]_i_1_n_7 ;
  wire \p_0217_2_i_i_reg_410[1]_i_1_n_7 ;
  wire \p_0217_2_i_i_reg_410[2]_i_1_n_7 ;
  wire \p_0217_2_i_i_reg_410[3]_i_1_n_7 ;
  wire \p_0217_2_i_i_reg_410[4]_i_1_n_7 ;
  wire \p_0217_2_i_i_reg_410[5]_i_1_n_7 ;
  wire \p_0217_2_i_i_reg_410[6]_i_1_n_7 ;
  wire \p_0217_2_i_i_reg_410[7]_i_1_n_7 ;
  wire \p_0217_2_i_i_reg_410[8]_i_1_n_7 ;
  wire \p_0217_2_i_i_reg_410[8]_i_2_n_7 ;
  wire [6:0]p_0_in;
  wire parent_V_i_full_n;
  wire parent_V_t_empty_n;
  wire push_buf;
  wire push_buf_0;
  wire push_buf_1;
  wire ram_reg_i_29__2_n_10;
  wire ram_reg_i_29__2_n_8;
  wire ram_reg_i_29__2_n_9;
  wire ram_reg_i_29__3_n_10;
  wire ram_reg_i_29__3_n_8;
  wire ram_reg_i_29__3_n_9;
  wire ram_reg_i_31__2_n_10;
  wire ram_reg_i_31__2_n_9;
  wire ram_reg_i_31__3_n_10;
  wire ram_reg_i_31__3_n_9;
  wire ram_reg_i_32__2_n_7;
  wire ram_reg_i_32__3_n_10;
  wire ram_reg_i_32__3_n_7;
  wire ram_reg_i_32__3_n_8;
  wire ram_reg_i_32__3_n_9;
  wire ram_reg_i_32__4_n_10;
  wire ram_reg_i_32__4_n_7;
  wire ram_reg_i_32__4_n_8;
  wire ram_reg_i_32__4_n_9;
  wire ram_reg_i_33__1_n_7;
  wire ram_reg_i_33__2_n_7;
  wire ram_reg_i_34__1_n_7;
  wire ram_reg_i_34__2_n_7;
  wire ram_reg_i_35__1_n_7;
  wire ram_reg_i_35__2_n_7;
  wire ram_reg_i_36__1_n_7;
  wire ram_reg_i_36__2_n_7;
  wire ram_reg_i_37__1_n_7;
  wire ram_reg_i_37__2_n_7;
  wire ram_reg_i_38__1_n_7;
  wire ram_reg_i_38__2_n_7;
  wire ram_reg_i_39__1_n_7;
  wire ram_reg_i_39__2_n_7;
  wire ram_reg_i_40__2_n_7;
  wire ram_reg_i_40__3_n_7;
  wire ram_reg_i_41__2_n_10;
  wire ram_reg_i_41__2_n_7;
  wire ram_reg_i_41__2_n_8;
  wire ram_reg_i_41__2_n_9;
  wire ram_reg_i_41__3_n_10;
  wire ram_reg_i_41__3_n_7;
  wire ram_reg_i_41__3_n_8;
  wire ram_reg_i_41__3_n_9;
  wire ram_reg_i_41_n_7;
  wire ram_reg_i_42__0_n_7;
  wire ram_reg_i_42__1_n_7;
  wire ram_reg_i_42__3_n_7;
  wire ram_reg_i_43__0_n_7;
  wire ram_reg_i_43_n_7;
  wire ram_reg_i_44__0_n_7;
  wire ram_reg_i_44_n_7;
  wire ram_reg_i_45__0_n_7;
  wire ram_reg_i_45_n_7;
  wire ram_reg_i_46__0_n_7;
  wire ram_reg_i_46_n_7;
  wire ram_reg_i_47__0_n_10;
  wire ram_reg_i_47__0_n_7;
  wire ram_reg_i_47__0_n_8;
  wire ram_reg_i_47__0_n_9;
  wire ram_reg_i_47_n_10;
  wire ram_reg_i_47_n_7;
  wire ram_reg_i_47_n_8;
  wire ram_reg_i_47_n_9;
  wire ram_reg_i_48__0_n_7;
  wire ram_reg_i_48_n_7;
  wire ram_reg_i_49__0_n_7;
  wire ram_reg_i_49_n_7;
  wire ram_reg_i_50__0_n_7;
  wire ram_reg_i_50_n_7;
  wire ram_reg_i_51__0_n_7;
  wire ram_reg_i_51_n_7;
  wire ram_reg_i_52__0_n_7;
  wire ram_reg_i_52_n_7;
  wire ram_reg_i_53__0_n_7;
  wire ram_reg_i_53_n_7;
  wire ram_reg_i_54__0_n_7;
  wire ram_reg_i_54_n_7;
  wire ram_reg_i_55__0_n_7;
  wire ram_reg_i_55_n_7;
  wire ram_reg_i_56__0_n_7;
  wire ram_reg_i_56_n_7;
  wire ram_reg_i_57__0_n_7;
  wire ram_reg_i_57_n_7;
  wire ram_reg_i_58__0_n_7;
  wire ram_reg_i_58_n_7;
  wire ram_reg_i_59__0_n_7;
  wire ram_reg_i_59_n_7;
  wire ram_reg_i_60__0_n_7;
  wire ram_reg_i_60_n_7;
  wire ram_reg_i_61__0_n_7;
  wire ram_reg_i_61_n_7;
  wire ram_reg_i_62__0_n_7;
  wire ram_reg_i_62_n_7;
  wire ram_reg_i_63__0_n_7;
  wire ram_reg_i_63_n_7;
  wire ram_reg_i_64__0_n_10;
  wire ram_reg_i_64__0_n_7;
  wire ram_reg_i_64__0_n_8;
  wire ram_reg_i_64__0_n_9;
  wire ram_reg_i_64_n_10;
  wire ram_reg_i_64_n_7;
  wire ram_reg_i_64_n_8;
  wire ram_reg_i_64_n_9;
  wire ram_reg_i_65__0_n_7;
  wire ram_reg_i_65_n_7;
  wire ram_reg_i_66__0_n_7;
  wire ram_reg_i_66_n_7;
  wire ram_reg_i_67__0_n_7;
  wire ram_reg_i_67_n_7;
  wire ram_reg_i_68__0_n_7;
  wire ram_reg_i_68_n_7;
  wire ram_reg_i_69__0_n_7;
  wire ram_reg_i_69_n_7;
  wire ram_reg_i_70__0_n_7;
  wire ram_reg_i_70_n_7;
  wire ram_reg_i_71__0_n_7;
  wire ram_reg_i_71_n_7;
  wire ram_reg_i_72__0_n_7;
  wire ram_reg_i_72_n_7;
  wire ram_reg_i_73__0_n_7;
  wire ram_reg_i_73_n_7;
  wire ram_reg_i_74__0_n_7;
  wire ram_reg_i_74_n_7;
  wire ram_reg_i_75__0_n_7;
  wire ram_reg_i_75_n_7;
  wire ram_reg_i_76__0_n_7;
  wire ram_reg_i_76_n_7;
  wire ram_reg_i_77__0_n_7;
  wire ram_reg_i_77_n_7;
  wire ram_reg_i_78__0_n_7;
  wire ram_reg_i_78_n_7;
  wire ram_reg_i_79__0_n_7;
  wire ram_reg_i_79_n_7;
  wire ram_reg_i_80__0_n_7;
  wire ram_reg_i_80_n_7;
  wire [6:0]reg_494;
  wire right_V_addr_reg_8320;
  wire [7:0]\right_V_addr_reg_832_reg[7]_0 ;
  wire right_V_i_full_n;
  wire right_V_t_empty_n;
  wire [8:0]s_0_0_i_i_reg_300;
  wire \s_0_0_i_i_reg_300[0]_i_1_n_7 ;
  wire \s_0_0_i_i_reg_300[1]_i_1_n_7 ;
  wire \s_0_0_i_i_reg_300[2]_i_1_n_7 ;
  wire \s_0_0_i_i_reg_300[3]_i_1_n_7 ;
  wire \s_0_0_i_i_reg_300[4]_i_1_n_7 ;
  wire \s_0_0_i_i_reg_300[5]_i_1_n_7 ;
  wire \s_0_0_i_i_reg_300[6]_i_1_n_7 ;
  wire \s_0_0_i_i_reg_300[7]_i_1_n_7 ;
  wire \s_0_0_i_i_reg_300[8]_i_1_n_7 ;
  wire [8:0]\s_0_0_i_i_reg_300_reg[8]_0 ;
  wire [8:0]\s_0_0_i_i_reg_300_reg[8]_1 ;
  wire [31:0]s_frequency_V_1_reg_270;
  wire \s_frequency_V_1_reg_270[0]_i_1_n_7 ;
  wire \s_frequency_V_1_reg_270[10]_i_1_n_7 ;
  wire \s_frequency_V_1_reg_270[11]_i_1_n_7 ;
  wire \s_frequency_V_1_reg_270[12]_i_1_n_7 ;
  wire \s_frequency_V_1_reg_270[13]_i_1_n_7 ;
  wire \s_frequency_V_1_reg_270[14]_i_1_n_7 ;
  wire \s_frequency_V_1_reg_270[15]_i_1_n_7 ;
  wire \s_frequency_V_1_reg_270[16]_i_1_n_7 ;
  wire \s_frequency_V_1_reg_270[17]_i_1_n_7 ;
  wire \s_frequency_V_1_reg_270[18]_i_1_n_7 ;
  wire \s_frequency_V_1_reg_270[19]_i_1_n_7 ;
  wire \s_frequency_V_1_reg_270[1]_i_1_n_7 ;
  wire \s_frequency_V_1_reg_270[20]_i_1_n_7 ;
  wire \s_frequency_V_1_reg_270[21]_i_1_n_7 ;
  wire \s_frequency_V_1_reg_270[22]_i_1_n_7 ;
  wire \s_frequency_V_1_reg_270[23]_i_1_n_7 ;
  wire \s_frequency_V_1_reg_270[24]_i_1_n_7 ;
  wire \s_frequency_V_1_reg_270[25]_i_1_n_7 ;
  wire \s_frequency_V_1_reg_270[26]_i_1_n_7 ;
  wire \s_frequency_V_1_reg_270[27]_i_1_n_7 ;
  wire \s_frequency_V_1_reg_270[28]_i_1_n_7 ;
  wire \s_frequency_V_1_reg_270[29]_i_1_n_7 ;
  wire \s_frequency_V_1_reg_270[2]_i_1_n_7 ;
  wire \s_frequency_V_1_reg_270[30]_i_1_n_7 ;
  wire \s_frequency_V_1_reg_270[31]_i_2_n_7 ;
  wire \s_frequency_V_1_reg_270[3]_i_1_n_7 ;
  wire \s_frequency_V_1_reg_270[4]_i_1_n_7 ;
  wire \s_frequency_V_1_reg_270[5]_i_1_n_7 ;
  wire \s_frequency_V_1_reg_270[6]_i_1_n_7 ;
  wire \s_frequency_V_1_reg_270[7]_i_1_n_7 ;
  wire \s_frequency_V_1_reg_270[8]_i_1_n_7 ;
  wire \s_frequency_V_1_reg_270[9]_i_1_n_7 ;
  wire [31:0]s_frequency_V_reg_742;
  wire [31:0]\s_frequency_V_reg_742_reg[31]_0 ;
  wire s_value_V_1_reg_280;
  wire \s_value_V_1_reg_280[0]_i_1_n_7 ;
  wire \s_value_V_1_reg_280[1]_i_1_n_7 ;
  wire \s_value_V_1_reg_280[2]_i_1_n_7 ;
  wire \s_value_V_1_reg_280[3]_i_1_n_7 ;
  wire \s_value_V_1_reg_280[4]_i_1_n_7 ;
  wire \s_value_V_1_reg_280[5]_i_1_n_7 ;
  wire \s_value_V_1_reg_280[6]_i_1_n_7 ;
  wire \s_value_V_1_reg_280[7]_i_1_n_7 ;
  wire \s_value_V_1_reg_280[8]_i_1_n_7 ;
  wire \s_value_V_1_reg_280_reg_n_7_[0] ;
  wire \s_value_V_1_reg_280_reg_n_7_[1] ;
  wire \s_value_V_1_reg_280_reg_n_7_[2] ;
  wire \s_value_V_1_reg_280_reg_n_7_[3] ;
  wire \s_value_V_1_reg_280_reg_n_7_[4] ;
  wire \s_value_V_1_reg_280_reg_n_7_[5] ;
  wire \s_value_V_1_reg_280_reg_n_7_[6] ;
  wire \s_value_V_1_reg_280_reg_n_7_[7] ;
  wire \s_value_V_1_reg_280_reg_n_7_[8] ;
  wire [8:0]s_value_V_reg_737;
  wire \s_value_V_reg_737_reg[0]_0 ;
  wire [8:0]\s_value_V_reg_737_reg[8]_0 ;
  wire sorted_copy1_0_chann_empty_n;
  wire sorted_copy1_1_chann_empty_n;
  wire [7:0]\t_V_2_reg_245_reg[7]_0 ;
  wire \t_V_2_reg_245_reg_n_7_[0] ;
  wire \t_V_2_reg_245_reg_n_7_[8] ;
  wire [8:0]t_V_reg_311;
  wire \trunc_ln321_1_reg_847_reg_n_7_[0] ;
  wire \trunc_ln321_reg_857_reg_n_7_[0] ;
  wire [3:3]\NLW_add_ln209_1_reg_841_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln209_reg_851_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_lshr_ln1_reg_766_reg[6]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_lshr_ln1_reg_766_reg[6]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_lshr_ln1_reg_766_reg[6]_i_5_O_UNCONNECTED ;
  wire [3:0]NLW_ram_reg_i_29__2_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_i_29__3_O_UNCONNECTED;
  wire [3:1]NLW_ram_reg_i_30__3_CO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_i_30__3_O_UNCONNECTED;
  wire [3:1]NLW_ram_reg_i_30__4_CO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_i_30__4_O_UNCONNECTED;
  wire [3:3]NLW_ram_reg_i_31__2_CO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_i_31__2_O_UNCONNECTED;
  wire [3:3]NLW_ram_reg_i_31__3_CO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_i_31__3_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_i_32__3_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_i_32__4_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_i_41__2_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_i_41__3_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_i_47_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_i_47__0_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_i_64_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_i_64__0_O_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \add_ln209_1_reg_841[11]_i_2 
       (.I0(ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[11]),
        .I1(ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[11]),
        .O(\add_ln209_1_reg_841[11]_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln209_1_reg_841[11]_i_3 
       (.I0(ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[10]),
        .I1(ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[10]),
        .O(\add_ln209_1_reg_841[11]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln209_1_reg_841[11]_i_4 
       (.I0(ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[9]),
        .I1(ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[9]),
        .O(\add_ln209_1_reg_841[11]_i_4_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln209_1_reg_841[11]_i_5 
       (.I0(ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[8]),
        .I1(ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[8]),
        .O(\add_ln209_1_reg_841[11]_i_5_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln209_1_reg_841[15]_i_2 
       (.I0(ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[15]),
        .I1(ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[15]),
        .O(\add_ln209_1_reg_841[15]_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln209_1_reg_841[15]_i_3 
       (.I0(ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[14]),
        .I1(ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[14]),
        .O(\add_ln209_1_reg_841[15]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln209_1_reg_841[15]_i_4 
       (.I0(ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[13]),
        .I1(ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[13]),
        .O(\add_ln209_1_reg_841[15]_i_4_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln209_1_reg_841[15]_i_5 
       (.I0(ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[12]),
        .I1(ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[12]),
        .O(\add_ln209_1_reg_841[15]_i_5_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln209_1_reg_841[19]_i_2 
       (.I0(ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[19]),
        .I1(ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[19]),
        .O(\add_ln209_1_reg_841[19]_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln209_1_reg_841[19]_i_3 
       (.I0(ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[18]),
        .I1(ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[18]),
        .O(\add_ln209_1_reg_841[19]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln209_1_reg_841[19]_i_4 
       (.I0(ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[17]),
        .I1(ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[17]),
        .O(\add_ln209_1_reg_841[19]_i_4_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln209_1_reg_841[19]_i_5 
       (.I0(ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[16]),
        .I1(ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[16]),
        .O(\add_ln209_1_reg_841[19]_i_5_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln209_1_reg_841[23]_i_2 
       (.I0(ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[23]),
        .I1(ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[23]),
        .O(\add_ln209_1_reg_841[23]_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln209_1_reg_841[23]_i_3 
       (.I0(ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[22]),
        .I1(ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[22]),
        .O(\add_ln209_1_reg_841[23]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln209_1_reg_841[23]_i_4 
       (.I0(ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[21]),
        .I1(ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[21]),
        .O(\add_ln209_1_reg_841[23]_i_4_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln209_1_reg_841[23]_i_5 
       (.I0(ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[20]),
        .I1(ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[20]),
        .O(\add_ln209_1_reg_841[23]_i_5_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln209_1_reg_841[27]_i_2 
       (.I0(ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[27]),
        .I1(ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[27]),
        .O(\add_ln209_1_reg_841[27]_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln209_1_reg_841[27]_i_3 
       (.I0(ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[26]),
        .I1(ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[26]),
        .O(\add_ln209_1_reg_841[27]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln209_1_reg_841[27]_i_4 
       (.I0(ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[25]),
        .I1(ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[25]),
        .O(\add_ln209_1_reg_841[27]_i_4_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln209_1_reg_841[27]_i_5 
       (.I0(ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[24]),
        .I1(ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[24]),
        .O(\add_ln209_1_reg_841[27]_i_5_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln209_1_reg_841[31]_i_2 
       (.I0(ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[31]),
        .I1(ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[31]),
        .O(\add_ln209_1_reg_841[31]_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln209_1_reg_841[31]_i_3 
       (.I0(ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[30]),
        .I1(ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[30]),
        .O(\add_ln209_1_reg_841[31]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln209_1_reg_841[31]_i_4 
       (.I0(ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[29]),
        .I1(ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[29]),
        .O(\add_ln209_1_reg_841[31]_i_4_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln209_1_reg_841[31]_i_5 
       (.I0(ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[28]),
        .I1(ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[28]),
        .O(\add_ln209_1_reg_841[31]_i_5_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln209_1_reg_841[3]_i_2 
       (.I0(ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[3]),
        .I1(ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[3]),
        .O(\add_ln209_1_reg_841[3]_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln209_1_reg_841[3]_i_3 
       (.I0(ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[2]),
        .I1(ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[2]),
        .O(\add_ln209_1_reg_841[3]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln209_1_reg_841[3]_i_4 
       (.I0(ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[1]),
        .I1(ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[1]),
        .O(\add_ln209_1_reg_841[3]_i_4_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln209_1_reg_841[3]_i_5 
       (.I0(ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[0]),
        .I1(ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[0]),
        .O(\add_ln209_1_reg_841[3]_i_5_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln209_1_reg_841[7]_i_2 
       (.I0(ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[7]),
        .I1(ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[7]),
        .O(\add_ln209_1_reg_841[7]_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln209_1_reg_841[7]_i_3 
       (.I0(ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[6]),
        .I1(ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[6]),
        .O(\add_ln209_1_reg_841[7]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln209_1_reg_841[7]_i_4 
       (.I0(ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[5]),
        .I1(ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[5]),
        .O(\add_ln209_1_reg_841[7]_i_4_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln209_1_reg_841[7]_i_5 
       (.I0(ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[4]),
        .I1(ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[4]),
        .O(\add_ln209_1_reg_841[7]_i_5_n_7 ));
  FDRE \add_ln209_1_reg_841_reg[0] 
       (.C(ap_clk),
        .CE(add_ln209_1_reg_8410),
        .D(add_ln209_1_fu_675_p2[0]),
        .Q(add_ln209_1_reg_841[0]),
        .R(1'b0));
  FDRE \add_ln209_1_reg_841_reg[10] 
       (.C(ap_clk),
        .CE(add_ln209_1_reg_8410),
        .D(add_ln209_1_fu_675_p2[10]),
        .Q(add_ln209_1_reg_841[10]),
        .R(1'b0));
  FDRE \add_ln209_1_reg_841_reg[11] 
       (.C(ap_clk),
        .CE(add_ln209_1_reg_8410),
        .D(add_ln209_1_fu_675_p2[11]),
        .Q(add_ln209_1_reg_841[11]),
        .R(1'b0));
  CARRY4 \add_ln209_1_reg_841_reg[11]_i_1 
       (.CI(\add_ln209_1_reg_841_reg[7]_i_1_n_7 ),
        .CO({\add_ln209_1_reg_841_reg[11]_i_1_n_7 ,\add_ln209_1_reg_841_reg[11]_i_1_n_8 ,\add_ln209_1_reg_841_reg[11]_i_1_n_9 ,\add_ln209_1_reg_841_reg[11]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI(ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[11:8]),
        .O(add_ln209_1_fu_675_p2[11:8]),
        .S({\add_ln209_1_reg_841[11]_i_2_n_7 ,\add_ln209_1_reg_841[11]_i_3_n_7 ,\add_ln209_1_reg_841[11]_i_4_n_7 ,\add_ln209_1_reg_841[11]_i_5_n_7 }));
  FDRE \add_ln209_1_reg_841_reg[12] 
       (.C(ap_clk),
        .CE(add_ln209_1_reg_8410),
        .D(add_ln209_1_fu_675_p2[12]),
        .Q(add_ln209_1_reg_841[12]),
        .R(1'b0));
  FDRE \add_ln209_1_reg_841_reg[13] 
       (.C(ap_clk),
        .CE(add_ln209_1_reg_8410),
        .D(add_ln209_1_fu_675_p2[13]),
        .Q(add_ln209_1_reg_841[13]),
        .R(1'b0));
  FDRE \add_ln209_1_reg_841_reg[14] 
       (.C(ap_clk),
        .CE(add_ln209_1_reg_8410),
        .D(add_ln209_1_fu_675_p2[14]),
        .Q(add_ln209_1_reg_841[14]),
        .R(1'b0));
  FDRE \add_ln209_1_reg_841_reg[15] 
       (.C(ap_clk),
        .CE(add_ln209_1_reg_8410),
        .D(add_ln209_1_fu_675_p2[15]),
        .Q(add_ln209_1_reg_841[15]),
        .R(1'b0));
  CARRY4 \add_ln209_1_reg_841_reg[15]_i_1 
       (.CI(\add_ln209_1_reg_841_reg[11]_i_1_n_7 ),
        .CO({\add_ln209_1_reg_841_reg[15]_i_1_n_7 ,\add_ln209_1_reg_841_reg[15]_i_1_n_8 ,\add_ln209_1_reg_841_reg[15]_i_1_n_9 ,\add_ln209_1_reg_841_reg[15]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI(ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[15:12]),
        .O(add_ln209_1_fu_675_p2[15:12]),
        .S({\add_ln209_1_reg_841[15]_i_2_n_7 ,\add_ln209_1_reg_841[15]_i_3_n_7 ,\add_ln209_1_reg_841[15]_i_4_n_7 ,\add_ln209_1_reg_841[15]_i_5_n_7 }));
  FDRE \add_ln209_1_reg_841_reg[16] 
       (.C(ap_clk),
        .CE(add_ln209_1_reg_8410),
        .D(add_ln209_1_fu_675_p2[16]),
        .Q(add_ln209_1_reg_841[16]),
        .R(1'b0));
  FDRE \add_ln209_1_reg_841_reg[17] 
       (.C(ap_clk),
        .CE(add_ln209_1_reg_8410),
        .D(add_ln209_1_fu_675_p2[17]),
        .Q(add_ln209_1_reg_841[17]),
        .R(1'b0));
  FDRE \add_ln209_1_reg_841_reg[18] 
       (.C(ap_clk),
        .CE(add_ln209_1_reg_8410),
        .D(add_ln209_1_fu_675_p2[18]),
        .Q(add_ln209_1_reg_841[18]),
        .R(1'b0));
  FDRE \add_ln209_1_reg_841_reg[19] 
       (.C(ap_clk),
        .CE(add_ln209_1_reg_8410),
        .D(add_ln209_1_fu_675_p2[19]),
        .Q(add_ln209_1_reg_841[19]),
        .R(1'b0));
  CARRY4 \add_ln209_1_reg_841_reg[19]_i_1 
       (.CI(\add_ln209_1_reg_841_reg[15]_i_1_n_7 ),
        .CO({\add_ln209_1_reg_841_reg[19]_i_1_n_7 ,\add_ln209_1_reg_841_reg[19]_i_1_n_8 ,\add_ln209_1_reg_841_reg[19]_i_1_n_9 ,\add_ln209_1_reg_841_reg[19]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI(ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[19:16]),
        .O(add_ln209_1_fu_675_p2[19:16]),
        .S({\add_ln209_1_reg_841[19]_i_2_n_7 ,\add_ln209_1_reg_841[19]_i_3_n_7 ,\add_ln209_1_reg_841[19]_i_4_n_7 ,\add_ln209_1_reg_841[19]_i_5_n_7 }));
  FDRE \add_ln209_1_reg_841_reg[1] 
       (.C(ap_clk),
        .CE(add_ln209_1_reg_8410),
        .D(add_ln209_1_fu_675_p2[1]),
        .Q(add_ln209_1_reg_841[1]),
        .R(1'b0));
  FDRE \add_ln209_1_reg_841_reg[20] 
       (.C(ap_clk),
        .CE(add_ln209_1_reg_8410),
        .D(add_ln209_1_fu_675_p2[20]),
        .Q(add_ln209_1_reg_841[20]),
        .R(1'b0));
  FDRE \add_ln209_1_reg_841_reg[21] 
       (.C(ap_clk),
        .CE(add_ln209_1_reg_8410),
        .D(add_ln209_1_fu_675_p2[21]),
        .Q(add_ln209_1_reg_841[21]),
        .R(1'b0));
  FDRE \add_ln209_1_reg_841_reg[22] 
       (.C(ap_clk),
        .CE(add_ln209_1_reg_8410),
        .D(add_ln209_1_fu_675_p2[22]),
        .Q(add_ln209_1_reg_841[22]),
        .R(1'b0));
  FDRE \add_ln209_1_reg_841_reg[23] 
       (.C(ap_clk),
        .CE(add_ln209_1_reg_8410),
        .D(add_ln209_1_fu_675_p2[23]),
        .Q(add_ln209_1_reg_841[23]),
        .R(1'b0));
  CARRY4 \add_ln209_1_reg_841_reg[23]_i_1 
       (.CI(\add_ln209_1_reg_841_reg[19]_i_1_n_7 ),
        .CO({\add_ln209_1_reg_841_reg[23]_i_1_n_7 ,\add_ln209_1_reg_841_reg[23]_i_1_n_8 ,\add_ln209_1_reg_841_reg[23]_i_1_n_9 ,\add_ln209_1_reg_841_reg[23]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI(ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[23:20]),
        .O(add_ln209_1_fu_675_p2[23:20]),
        .S({\add_ln209_1_reg_841[23]_i_2_n_7 ,\add_ln209_1_reg_841[23]_i_3_n_7 ,\add_ln209_1_reg_841[23]_i_4_n_7 ,\add_ln209_1_reg_841[23]_i_5_n_7 }));
  FDRE \add_ln209_1_reg_841_reg[24] 
       (.C(ap_clk),
        .CE(add_ln209_1_reg_8410),
        .D(add_ln209_1_fu_675_p2[24]),
        .Q(add_ln209_1_reg_841[24]),
        .R(1'b0));
  FDRE \add_ln209_1_reg_841_reg[25] 
       (.C(ap_clk),
        .CE(add_ln209_1_reg_8410),
        .D(add_ln209_1_fu_675_p2[25]),
        .Q(add_ln209_1_reg_841[25]),
        .R(1'b0));
  FDRE \add_ln209_1_reg_841_reg[26] 
       (.C(ap_clk),
        .CE(add_ln209_1_reg_8410),
        .D(add_ln209_1_fu_675_p2[26]),
        .Q(add_ln209_1_reg_841[26]),
        .R(1'b0));
  FDRE \add_ln209_1_reg_841_reg[27] 
       (.C(ap_clk),
        .CE(add_ln209_1_reg_8410),
        .D(add_ln209_1_fu_675_p2[27]),
        .Q(add_ln209_1_reg_841[27]),
        .R(1'b0));
  CARRY4 \add_ln209_1_reg_841_reg[27]_i_1 
       (.CI(\add_ln209_1_reg_841_reg[23]_i_1_n_7 ),
        .CO({\add_ln209_1_reg_841_reg[27]_i_1_n_7 ,\add_ln209_1_reg_841_reg[27]_i_1_n_8 ,\add_ln209_1_reg_841_reg[27]_i_1_n_9 ,\add_ln209_1_reg_841_reg[27]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI(ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[27:24]),
        .O(add_ln209_1_fu_675_p2[27:24]),
        .S({\add_ln209_1_reg_841[27]_i_2_n_7 ,\add_ln209_1_reg_841[27]_i_3_n_7 ,\add_ln209_1_reg_841[27]_i_4_n_7 ,\add_ln209_1_reg_841[27]_i_5_n_7 }));
  FDRE \add_ln209_1_reg_841_reg[28] 
       (.C(ap_clk),
        .CE(add_ln209_1_reg_8410),
        .D(add_ln209_1_fu_675_p2[28]),
        .Q(add_ln209_1_reg_841[28]),
        .R(1'b0));
  FDRE \add_ln209_1_reg_841_reg[29] 
       (.C(ap_clk),
        .CE(add_ln209_1_reg_8410),
        .D(add_ln209_1_fu_675_p2[29]),
        .Q(add_ln209_1_reg_841[29]),
        .R(1'b0));
  FDRE \add_ln209_1_reg_841_reg[2] 
       (.C(ap_clk),
        .CE(add_ln209_1_reg_8410),
        .D(add_ln209_1_fu_675_p2[2]),
        .Q(add_ln209_1_reg_841[2]),
        .R(1'b0));
  FDRE \add_ln209_1_reg_841_reg[30] 
       (.C(ap_clk),
        .CE(add_ln209_1_reg_8410),
        .D(add_ln209_1_fu_675_p2[30]),
        .Q(add_ln209_1_reg_841[30]),
        .R(1'b0));
  FDRE \add_ln209_1_reg_841_reg[31] 
       (.C(ap_clk),
        .CE(add_ln209_1_reg_8410),
        .D(add_ln209_1_fu_675_p2[31]),
        .Q(add_ln209_1_reg_841[31]),
        .R(1'b0));
  CARRY4 \add_ln209_1_reg_841_reg[31]_i_1 
       (.CI(\add_ln209_1_reg_841_reg[27]_i_1_n_7 ),
        .CO({\NLW_add_ln209_1_reg_841_reg[31]_i_1_CO_UNCONNECTED [3],\add_ln209_1_reg_841_reg[31]_i_1_n_8 ,\add_ln209_1_reg_841_reg[31]_i_1_n_9 ,\add_ln209_1_reg_841_reg[31]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[30:28]}),
        .O(add_ln209_1_fu_675_p2[31:28]),
        .S({\add_ln209_1_reg_841[31]_i_2_n_7 ,\add_ln209_1_reg_841[31]_i_3_n_7 ,\add_ln209_1_reg_841[31]_i_4_n_7 ,\add_ln209_1_reg_841[31]_i_5_n_7 }));
  FDRE \add_ln209_1_reg_841_reg[3] 
       (.C(ap_clk),
        .CE(add_ln209_1_reg_8410),
        .D(add_ln209_1_fu_675_p2[3]),
        .Q(add_ln209_1_reg_841[3]),
        .R(1'b0));
  CARRY4 \add_ln209_1_reg_841_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln209_1_reg_841_reg[3]_i_1_n_7 ,\add_ln209_1_reg_841_reg[3]_i_1_n_8 ,\add_ln209_1_reg_841_reg[3]_i_1_n_9 ,\add_ln209_1_reg_841_reg[3]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI(ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[3:0]),
        .O(add_ln209_1_fu_675_p2[3:0]),
        .S({\add_ln209_1_reg_841[3]_i_2_n_7 ,\add_ln209_1_reg_841[3]_i_3_n_7 ,\add_ln209_1_reg_841[3]_i_4_n_7 ,\add_ln209_1_reg_841[3]_i_5_n_7 }));
  FDRE \add_ln209_1_reg_841_reg[4] 
       (.C(ap_clk),
        .CE(add_ln209_1_reg_8410),
        .D(add_ln209_1_fu_675_p2[4]),
        .Q(add_ln209_1_reg_841[4]),
        .R(1'b0));
  FDRE \add_ln209_1_reg_841_reg[5] 
       (.C(ap_clk),
        .CE(add_ln209_1_reg_8410),
        .D(add_ln209_1_fu_675_p2[5]),
        .Q(add_ln209_1_reg_841[5]),
        .R(1'b0));
  FDRE \add_ln209_1_reg_841_reg[6] 
       (.C(ap_clk),
        .CE(add_ln209_1_reg_8410),
        .D(add_ln209_1_fu_675_p2[6]),
        .Q(add_ln209_1_reg_841[6]),
        .R(1'b0));
  FDRE \add_ln209_1_reg_841_reg[7] 
       (.C(ap_clk),
        .CE(add_ln209_1_reg_8410),
        .D(add_ln209_1_fu_675_p2[7]),
        .Q(add_ln209_1_reg_841[7]),
        .R(1'b0));
  CARRY4 \add_ln209_1_reg_841_reg[7]_i_1 
       (.CI(\add_ln209_1_reg_841_reg[3]_i_1_n_7 ),
        .CO({\add_ln209_1_reg_841_reg[7]_i_1_n_7 ,\add_ln209_1_reg_841_reg[7]_i_1_n_8 ,\add_ln209_1_reg_841_reg[7]_i_1_n_9 ,\add_ln209_1_reg_841_reg[7]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI(ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[7:4]),
        .O(add_ln209_1_fu_675_p2[7:4]),
        .S({\add_ln209_1_reg_841[7]_i_2_n_7 ,\add_ln209_1_reg_841[7]_i_3_n_7 ,\add_ln209_1_reg_841[7]_i_4_n_7 ,\add_ln209_1_reg_841[7]_i_5_n_7 }));
  FDRE \add_ln209_1_reg_841_reg[8] 
       (.C(ap_clk),
        .CE(add_ln209_1_reg_8410),
        .D(add_ln209_1_fu_675_p2[8]),
        .Q(add_ln209_1_reg_841[8]),
        .R(1'b0));
  FDRE \add_ln209_1_reg_841_reg[9] 
       (.C(ap_clk),
        .CE(add_ln209_1_reg_8410),
        .D(add_ln209_1_fu_675_p2[9]),
        .Q(add_ln209_1_reg_841[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln209_reg_851[11]_i_2 
       (.I0(ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[11]),
        .I1(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[11]),
        .O(\add_ln209_reg_851[11]_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln209_reg_851[11]_i_3 
       (.I0(ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[10]),
        .I1(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[10]),
        .O(\add_ln209_reg_851[11]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln209_reg_851[11]_i_4 
       (.I0(ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[9]),
        .I1(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[9]),
        .O(\add_ln209_reg_851[11]_i_4_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln209_reg_851[11]_i_5 
       (.I0(ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[8]),
        .I1(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[8]),
        .O(\add_ln209_reg_851[11]_i_5_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln209_reg_851[15]_i_2 
       (.I0(ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[15]),
        .I1(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[15]),
        .O(\add_ln209_reg_851[15]_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln209_reg_851[15]_i_3 
       (.I0(ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[14]),
        .I1(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[14]),
        .O(\add_ln209_reg_851[15]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln209_reg_851[15]_i_4 
       (.I0(ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[13]),
        .I1(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[13]),
        .O(\add_ln209_reg_851[15]_i_4_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln209_reg_851[15]_i_5 
       (.I0(ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[12]),
        .I1(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[12]),
        .O(\add_ln209_reg_851[15]_i_5_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln209_reg_851[19]_i_2 
       (.I0(ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[19]),
        .I1(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[19]),
        .O(\add_ln209_reg_851[19]_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln209_reg_851[19]_i_3 
       (.I0(ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[18]),
        .I1(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[18]),
        .O(\add_ln209_reg_851[19]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln209_reg_851[19]_i_4 
       (.I0(ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[17]),
        .I1(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[17]),
        .O(\add_ln209_reg_851[19]_i_4_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln209_reg_851[19]_i_5 
       (.I0(ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[16]),
        .I1(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[16]),
        .O(\add_ln209_reg_851[19]_i_5_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln209_reg_851[23]_i_2 
       (.I0(ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[23]),
        .I1(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[23]),
        .O(\add_ln209_reg_851[23]_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln209_reg_851[23]_i_3 
       (.I0(ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[22]),
        .I1(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[22]),
        .O(\add_ln209_reg_851[23]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln209_reg_851[23]_i_4 
       (.I0(ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[21]),
        .I1(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[21]),
        .O(\add_ln209_reg_851[23]_i_4_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln209_reg_851[23]_i_5 
       (.I0(ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[20]),
        .I1(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[20]),
        .O(\add_ln209_reg_851[23]_i_5_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln209_reg_851[27]_i_2 
       (.I0(ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[27]),
        .I1(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[27]),
        .O(\add_ln209_reg_851[27]_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln209_reg_851[27]_i_3 
       (.I0(ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[26]),
        .I1(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[26]),
        .O(\add_ln209_reg_851[27]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln209_reg_851[27]_i_4 
       (.I0(ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[25]),
        .I1(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[25]),
        .O(\add_ln209_reg_851[27]_i_4_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln209_reg_851[27]_i_5 
       (.I0(ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[24]),
        .I1(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[24]),
        .O(\add_ln209_reg_851[27]_i_5_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln209_reg_851[31]_i_2 
       (.I0(ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[31]),
        .I1(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[31]),
        .O(\add_ln209_reg_851[31]_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln209_reg_851[31]_i_3 
       (.I0(ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[30]),
        .I1(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[30]),
        .O(\add_ln209_reg_851[31]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln209_reg_851[31]_i_4 
       (.I0(ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[29]),
        .I1(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[29]),
        .O(\add_ln209_reg_851[31]_i_4_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln209_reg_851[31]_i_5 
       (.I0(ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[28]),
        .I1(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[28]),
        .O(\add_ln209_reg_851[31]_i_5_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln209_reg_851[3]_i_2 
       (.I0(ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[3]),
        .I1(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[3]),
        .O(\add_ln209_reg_851[3]_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln209_reg_851[3]_i_3 
       (.I0(ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[2]),
        .I1(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[2]),
        .O(\add_ln209_reg_851[3]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln209_reg_851[3]_i_4 
       (.I0(ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[1]),
        .I1(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[1]),
        .O(\add_ln209_reg_851[3]_i_4_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln209_reg_851[3]_i_5 
       (.I0(ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[0]),
        .I1(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[0]),
        .O(\add_ln209_reg_851[3]_i_5_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln209_reg_851[7]_i_2 
       (.I0(ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[7]),
        .I1(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[7]),
        .O(\add_ln209_reg_851[7]_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln209_reg_851[7]_i_3 
       (.I0(ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[6]),
        .I1(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[6]),
        .O(\add_ln209_reg_851[7]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln209_reg_851[7]_i_4 
       (.I0(ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[5]),
        .I1(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[5]),
        .O(\add_ln209_reg_851[7]_i_4_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln209_reg_851[7]_i_5 
       (.I0(ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[4]),
        .I1(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[4]),
        .O(\add_ln209_reg_851[7]_i_5_n_7 ));
  FDRE \add_ln209_reg_851_reg[0] 
       (.C(ap_clk),
        .CE(add_ln209_reg_8510),
        .D(add_ln209_fu_697_p2[0]),
        .Q(add_ln209_reg_851[0]),
        .R(1'b0));
  FDRE \add_ln209_reg_851_reg[10] 
       (.C(ap_clk),
        .CE(add_ln209_reg_8510),
        .D(add_ln209_fu_697_p2[10]),
        .Q(add_ln209_reg_851[10]),
        .R(1'b0));
  FDRE \add_ln209_reg_851_reg[11] 
       (.C(ap_clk),
        .CE(add_ln209_reg_8510),
        .D(add_ln209_fu_697_p2[11]),
        .Q(add_ln209_reg_851[11]),
        .R(1'b0));
  CARRY4 \add_ln209_reg_851_reg[11]_i_1 
       (.CI(\add_ln209_reg_851_reg[7]_i_1_n_7 ),
        .CO({\add_ln209_reg_851_reg[11]_i_1_n_7 ,\add_ln209_reg_851_reg[11]_i_1_n_8 ,\add_ln209_reg_851_reg[11]_i_1_n_9 ,\add_ln209_reg_851_reg[11]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI(ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[11:8]),
        .O(add_ln209_fu_697_p2[11:8]),
        .S({\add_ln209_reg_851[11]_i_2_n_7 ,\add_ln209_reg_851[11]_i_3_n_7 ,\add_ln209_reg_851[11]_i_4_n_7 ,\add_ln209_reg_851[11]_i_5_n_7 }));
  FDRE \add_ln209_reg_851_reg[12] 
       (.C(ap_clk),
        .CE(add_ln209_reg_8510),
        .D(add_ln209_fu_697_p2[12]),
        .Q(add_ln209_reg_851[12]),
        .R(1'b0));
  FDRE \add_ln209_reg_851_reg[13] 
       (.C(ap_clk),
        .CE(add_ln209_reg_8510),
        .D(add_ln209_fu_697_p2[13]),
        .Q(add_ln209_reg_851[13]),
        .R(1'b0));
  FDRE \add_ln209_reg_851_reg[14] 
       (.C(ap_clk),
        .CE(add_ln209_reg_8510),
        .D(add_ln209_fu_697_p2[14]),
        .Q(add_ln209_reg_851[14]),
        .R(1'b0));
  FDRE \add_ln209_reg_851_reg[15] 
       (.C(ap_clk),
        .CE(add_ln209_reg_8510),
        .D(add_ln209_fu_697_p2[15]),
        .Q(add_ln209_reg_851[15]),
        .R(1'b0));
  CARRY4 \add_ln209_reg_851_reg[15]_i_1 
       (.CI(\add_ln209_reg_851_reg[11]_i_1_n_7 ),
        .CO({\add_ln209_reg_851_reg[15]_i_1_n_7 ,\add_ln209_reg_851_reg[15]_i_1_n_8 ,\add_ln209_reg_851_reg[15]_i_1_n_9 ,\add_ln209_reg_851_reg[15]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI(ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[15:12]),
        .O(add_ln209_fu_697_p2[15:12]),
        .S({\add_ln209_reg_851[15]_i_2_n_7 ,\add_ln209_reg_851[15]_i_3_n_7 ,\add_ln209_reg_851[15]_i_4_n_7 ,\add_ln209_reg_851[15]_i_5_n_7 }));
  FDRE \add_ln209_reg_851_reg[16] 
       (.C(ap_clk),
        .CE(add_ln209_reg_8510),
        .D(add_ln209_fu_697_p2[16]),
        .Q(add_ln209_reg_851[16]),
        .R(1'b0));
  FDRE \add_ln209_reg_851_reg[17] 
       (.C(ap_clk),
        .CE(add_ln209_reg_8510),
        .D(add_ln209_fu_697_p2[17]),
        .Q(add_ln209_reg_851[17]),
        .R(1'b0));
  FDRE \add_ln209_reg_851_reg[18] 
       (.C(ap_clk),
        .CE(add_ln209_reg_8510),
        .D(add_ln209_fu_697_p2[18]),
        .Q(add_ln209_reg_851[18]),
        .R(1'b0));
  FDRE \add_ln209_reg_851_reg[19] 
       (.C(ap_clk),
        .CE(add_ln209_reg_8510),
        .D(add_ln209_fu_697_p2[19]),
        .Q(add_ln209_reg_851[19]),
        .R(1'b0));
  CARRY4 \add_ln209_reg_851_reg[19]_i_1 
       (.CI(\add_ln209_reg_851_reg[15]_i_1_n_7 ),
        .CO({\add_ln209_reg_851_reg[19]_i_1_n_7 ,\add_ln209_reg_851_reg[19]_i_1_n_8 ,\add_ln209_reg_851_reg[19]_i_1_n_9 ,\add_ln209_reg_851_reg[19]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI(ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[19:16]),
        .O(add_ln209_fu_697_p2[19:16]),
        .S({\add_ln209_reg_851[19]_i_2_n_7 ,\add_ln209_reg_851[19]_i_3_n_7 ,\add_ln209_reg_851[19]_i_4_n_7 ,\add_ln209_reg_851[19]_i_5_n_7 }));
  FDRE \add_ln209_reg_851_reg[1] 
       (.C(ap_clk),
        .CE(add_ln209_reg_8510),
        .D(add_ln209_fu_697_p2[1]),
        .Q(add_ln209_reg_851[1]),
        .R(1'b0));
  FDRE \add_ln209_reg_851_reg[20] 
       (.C(ap_clk),
        .CE(add_ln209_reg_8510),
        .D(add_ln209_fu_697_p2[20]),
        .Q(add_ln209_reg_851[20]),
        .R(1'b0));
  FDRE \add_ln209_reg_851_reg[21] 
       (.C(ap_clk),
        .CE(add_ln209_reg_8510),
        .D(add_ln209_fu_697_p2[21]),
        .Q(add_ln209_reg_851[21]),
        .R(1'b0));
  FDRE \add_ln209_reg_851_reg[22] 
       (.C(ap_clk),
        .CE(add_ln209_reg_8510),
        .D(add_ln209_fu_697_p2[22]),
        .Q(add_ln209_reg_851[22]),
        .R(1'b0));
  FDRE \add_ln209_reg_851_reg[23] 
       (.C(ap_clk),
        .CE(add_ln209_reg_8510),
        .D(add_ln209_fu_697_p2[23]),
        .Q(add_ln209_reg_851[23]),
        .R(1'b0));
  CARRY4 \add_ln209_reg_851_reg[23]_i_1 
       (.CI(\add_ln209_reg_851_reg[19]_i_1_n_7 ),
        .CO({\add_ln209_reg_851_reg[23]_i_1_n_7 ,\add_ln209_reg_851_reg[23]_i_1_n_8 ,\add_ln209_reg_851_reg[23]_i_1_n_9 ,\add_ln209_reg_851_reg[23]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI(ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[23:20]),
        .O(add_ln209_fu_697_p2[23:20]),
        .S({\add_ln209_reg_851[23]_i_2_n_7 ,\add_ln209_reg_851[23]_i_3_n_7 ,\add_ln209_reg_851[23]_i_4_n_7 ,\add_ln209_reg_851[23]_i_5_n_7 }));
  FDRE \add_ln209_reg_851_reg[24] 
       (.C(ap_clk),
        .CE(add_ln209_reg_8510),
        .D(add_ln209_fu_697_p2[24]),
        .Q(add_ln209_reg_851[24]),
        .R(1'b0));
  FDRE \add_ln209_reg_851_reg[25] 
       (.C(ap_clk),
        .CE(add_ln209_reg_8510),
        .D(add_ln209_fu_697_p2[25]),
        .Q(add_ln209_reg_851[25]),
        .R(1'b0));
  FDRE \add_ln209_reg_851_reg[26] 
       (.C(ap_clk),
        .CE(add_ln209_reg_8510),
        .D(add_ln209_fu_697_p2[26]),
        .Q(add_ln209_reg_851[26]),
        .R(1'b0));
  FDRE \add_ln209_reg_851_reg[27] 
       (.C(ap_clk),
        .CE(add_ln209_reg_8510),
        .D(add_ln209_fu_697_p2[27]),
        .Q(add_ln209_reg_851[27]),
        .R(1'b0));
  CARRY4 \add_ln209_reg_851_reg[27]_i_1 
       (.CI(\add_ln209_reg_851_reg[23]_i_1_n_7 ),
        .CO({\add_ln209_reg_851_reg[27]_i_1_n_7 ,\add_ln209_reg_851_reg[27]_i_1_n_8 ,\add_ln209_reg_851_reg[27]_i_1_n_9 ,\add_ln209_reg_851_reg[27]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI(ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[27:24]),
        .O(add_ln209_fu_697_p2[27:24]),
        .S({\add_ln209_reg_851[27]_i_2_n_7 ,\add_ln209_reg_851[27]_i_3_n_7 ,\add_ln209_reg_851[27]_i_4_n_7 ,\add_ln209_reg_851[27]_i_5_n_7 }));
  FDRE \add_ln209_reg_851_reg[28] 
       (.C(ap_clk),
        .CE(add_ln209_reg_8510),
        .D(add_ln209_fu_697_p2[28]),
        .Q(add_ln209_reg_851[28]),
        .R(1'b0));
  FDRE \add_ln209_reg_851_reg[29] 
       (.C(ap_clk),
        .CE(add_ln209_reg_8510),
        .D(add_ln209_fu_697_p2[29]),
        .Q(add_ln209_reg_851[29]),
        .R(1'b0));
  FDRE \add_ln209_reg_851_reg[2] 
       (.C(ap_clk),
        .CE(add_ln209_reg_8510),
        .D(add_ln209_fu_697_p2[2]),
        .Q(add_ln209_reg_851[2]),
        .R(1'b0));
  FDRE \add_ln209_reg_851_reg[30] 
       (.C(ap_clk),
        .CE(add_ln209_reg_8510),
        .D(add_ln209_fu_697_p2[30]),
        .Q(add_ln209_reg_851[30]),
        .R(1'b0));
  FDRE \add_ln209_reg_851_reg[31] 
       (.C(ap_clk),
        .CE(add_ln209_reg_8510),
        .D(add_ln209_fu_697_p2[31]),
        .Q(add_ln209_reg_851[31]),
        .R(1'b0));
  CARRY4 \add_ln209_reg_851_reg[31]_i_1 
       (.CI(\add_ln209_reg_851_reg[27]_i_1_n_7 ),
        .CO({\NLW_add_ln209_reg_851_reg[31]_i_1_CO_UNCONNECTED [3],\add_ln209_reg_851_reg[31]_i_1_n_8 ,\add_ln209_reg_851_reg[31]_i_1_n_9 ,\add_ln209_reg_851_reg[31]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[30:28]}),
        .O(add_ln209_fu_697_p2[31:28]),
        .S({\add_ln209_reg_851[31]_i_2_n_7 ,\add_ln209_reg_851[31]_i_3_n_7 ,\add_ln209_reg_851[31]_i_4_n_7 ,\add_ln209_reg_851[31]_i_5_n_7 }));
  FDRE \add_ln209_reg_851_reg[3] 
       (.C(ap_clk),
        .CE(add_ln209_reg_8510),
        .D(add_ln209_fu_697_p2[3]),
        .Q(add_ln209_reg_851[3]),
        .R(1'b0));
  CARRY4 \add_ln209_reg_851_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln209_reg_851_reg[3]_i_1_n_7 ,\add_ln209_reg_851_reg[3]_i_1_n_8 ,\add_ln209_reg_851_reg[3]_i_1_n_9 ,\add_ln209_reg_851_reg[3]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI(ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[3:0]),
        .O(add_ln209_fu_697_p2[3:0]),
        .S({\add_ln209_reg_851[3]_i_2_n_7 ,\add_ln209_reg_851[3]_i_3_n_7 ,\add_ln209_reg_851[3]_i_4_n_7 ,\add_ln209_reg_851[3]_i_5_n_7 }));
  FDRE \add_ln209_reg_851_reg[4] 
       (.C(ap_clk),
        .CE(add_ln209_reg_8510),
        .D(add_ln209_fu_697_p2[4]),
        .Q(add_ln209_reg_851[4]),
        .R(1'b0));
  FDRE \add_ln209_reg_851_reg[5] 
       (.C(ap_clk),
        .CE(add_ln209_reg_8510),
        .D(add_ln209_fu_697_p2[5]),
        .Q(add_ln209_reg_851[5]),
        .R(1'b0));
  FDRE \add_ln209_reg_851_reg[6] 
       (.C(ap_clk),
        .CE(add_ln209_reg_8510),
        .D(add_ln209_fu_697_p2[6]),
        .Q(add_ln209_reg_851[6]),
        .R(1'b0));
  FDRE \add_ln209_reg_851_reg[7] 
       (.C(ap_clk),
        .CE(add_ln209_reg_8510),
        .D(add_ln209_fu_697_p2[7]),
        .Q(add_ln209_reg_851[7]),
        .R(1'b0));
  CARRY4 \add_ln209_reg_851_reg[7]_i_1 
       (.CI(\add_ln209_reg_851_reg[3]_i_1_n_7 ),
        .CO({\add_ln209_reg_851_reg[7]_i_1_n_7 ,\add_ln209_reg_851_reg[7]_i_1_n_8 ,\add_ln209_reg_851_reg[7]_i_1_n_9 ,\add_ln209_reg_851_reg[7]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI(ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[7:4]),
        .O(add_ln209_fu_697_p2[7:4]),
        .S({\add_ln209_reg_851[7]_i_2_n_7 ,\add_ln209_reg_851[7]_i_3_n_7 ,\add_ln209_reg_851[7]_i_4_n_7 ,\add_ln209_reg_851[7]_i_5_n_7 }));
  FDRE \add_ln209_reg_851_reg[8] 
       (.C(ap_clk),
        .CE(add_ln209_reg_8510),
        .D(add_ln209_fu_697_p2[8]),
        .Q(add_ln209_reg_851[8]),
        .R(1'b0));
  FDRE \add_ln209_reg_851_reg[9] 
       (.C(ap_clk),
        .CE(add_ln209_reg_8510),
        .D(add_ln209_fu_697_p2[9]),
        .Q(add_ln209_reg_851[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln21_reg_757[0]_i_1 
       (.I0(extLd_loc_read_reg_730[0]),
        .O(add_ln21_fu_501_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln21_reg_757[1]_i_1 
       (.I0(extLd_loc_read_reg_730[1]),
        .I1(extLd_loc_read_reg_730[0]),
        .O(add_ln21_fu_501_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \add_ln21_reg_757[2]_i_1 
       (.I0(extLd_loc_read_reg_730[2]),
        .I1(extLd_loc_read_reg_730[0]),
        .I2(extLd_loc_read_reg_730[1]),
        .O(add_ln21_fu_501_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \add_ln21_reg_757[3]_i_1 
       (.I0(extLd_loc_read_reg_730[3]),
        .I1(extLd_loc_read_reg_730[1]),
        .I2(extLd_loc_read_reg_730[0]),
        .I3(extLd_loc_read_reg_730[2]),
        .O(add_ln21_fu_501_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \add_ln21_reg_757[4]_i_1 
       (.I0(extLd_loc_read_reg_730[4]),
        .I1(extLd_loc_read_reg_730[2]),
        .I2(extLd_loc_read_reg_730[0]),
        .I3(extLd_loc_read_reg_730[1]),
        .I4(extLd_loc_read_reg_730[3]),
        .O(add_ln21_fu_501_p2[4]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \add_ln21_reg_757[5]_i_1 
       (.I0(extLd_loc_read_reg_730[5]),
        .I1(extLd_loc_read_reg_730[3]),
        .I2(extLd_loc_read_reg_730[1]),
        .I3(extLd_loc_read_reg_730[0]),
        .I4(extLd_loc_read_reg_730[2]),
        .I5(extLd_loc_read_reg_730[4]),
        .O(add_ln21_fu_501_p2[5]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \add_ln21_reg_757[6]_i_1 
       (.I0(extLd_loc_read_reg_730[6]),
        .I1(extLd_loc_read_reg_730[4]),
        .I2(extLd_loc_read_reg_730[2]),
        .I3(\add_ln21_reg_757[6]_i_2_n_7 ),
        .I4(extLd_loc_read_reg_730[3]),
        .I5(extLd_loc_read_reg_730[5]),
        .O(add_ln21_fu_501_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \add_ln21_reg_757[6]_i_2 
       (.I0(extLd_loc_read_reg_730[0]),
        .I1(extLd_loc_read_reg_730[1]),
        .O(\add_ln21_reg_757[6]_i_2_n_7 ));
  LUT3 #(
    .INIT(8'hA9)) 
    \add_ln21_reg_757[7]_i_1 
       (.I0(extLd_loc_read_reg_730[7]),
        .I1(\add_ln21_reg_757[9]_i_3_n_7 ),
        .I2(extLd_loc_read_reg_730[6]),
        .O(add_ln21_fu_501_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \add_ln21_reg_757[8]_i_1 
       (.I0(extLd_loc_read_reg_730[7]),
        .I1(\add_ln21_reg_757[9]_i_3_n_7 ),
        .I2(extLd_loc_read_reg_730[6]),
        .I3(extLd_loc_read_reg_730[8]),
        .O(add_ln21_fu_501_p2[8]));
  LUT3 #(
    .INIT(8'h80)) 
    \add_ln21_reg_757[9]_i_1 
       (.I0(\ap_CS_fsm_reg[7]_0 [0]),
        .I1(sorted_copy1_1_chann_empty_n),
        .I2(sorted_copy1_0_chann_empty_n),
        .O(ap_NS_fsm117_out));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \add_ln21_reg_757[9]_i_2 
       (.I0(extLd_loc_read_reg_730[7]),
        .I1(\add_ln21_reg_757[9]_i_3_n_7 ),
        .I2(extLd_loc_read_reg_730[6]),
        .I3(extLd_loc_read_reg_730[8]),
        .O(add_ln21_fu_501_p2[9]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \add_ln21_reg_757[9]_i_3 
       (.I0(extLd_loc_read_reg_730[4]),
        .I1(extLd_loc_read_reg_730[2]),
        .I2(extLd_loc_read_reg_730[0]),
        .I3(extLd_loc_read_reg_730[1]),
        .I4(extLd_loc_read_reg_730[3]),
        .I5(extLd_loc_read_reg_730[5]),
        .O(\add_ln21_reg_757[9]_i_3_n_7 ));
  FDRE \add_ln21_reg_757_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm117_out),
        .D(add_ln21_fu_501_p2[0]),
        .Q(add_ln21_reg_757[0]),
        .R(1'b0));
  FDRE \add_ln21_reg_757_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm117_out),
        .D(add_ln21_fu_501_p2[1]),
        .Q(add_ln21_reg_757[1]),
        .R(1'b0));
  FDRE \add_ln21_reg_757_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm117_out),
        .D(add_ln21_fu_501_p2[2]),
        .Q(add_ln21_reg_757[2]),
        .R(1'b0));
  FDRE \add_ln21_reg_757_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm117_out),
        .D(add_ln21_fu_501_p2[3]),
        .Q(add_ln21_reg_757[3]),
        .R(1'b0));
  FDRE \add_ln21_reg_757_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm117_out),
        .D(add_ln21_fu_501_p2[4]),
        .Q(add_ln21_reg_757[4]),
        .R(1'b0));
  FDRE \add_ln21_reg_757_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm117_out),
        .D(add_ln21_fu_501_p2[5]),
        .Q(add_ln21_reg_757[5]),
        .R(1'b0));
  FDRE \add_ln21_reg_757_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm117_out),
        .D(add_ln21_fu_501_p2[6]),
        .Q(add_ln21_reg_757[6]),
        .R(1'b0));
  FDRE \add_ln21_reg_757_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm117_out),
        .D(add_ln21_fu_501_p2[7]),
        .Q(add_ln21_reg_757[7]),
        .R(1'b0));
  FDRE \add_ln21_reg_757_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm117_out),
        .D(add_ln21_fu_501_p2[8]),
        .Q(add_ln21_reg_757[8]),
        .R(1'b0));
  FDRE \add_ln21_reg_757_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm117_out),
        .D(add_ln21_fu_501_p2[9]),
        .Q(add_ln21_reg_757[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[0]_i_1__2 
       (.I0(create_tree_U0_extLd_loc_read),
        .I1(\ap_CS_fsm_reg_n_7_[0] ),
        .I2(\ap_CS_fsm_reg[7]_0 [1]),
        .O(ap_NS_fsm[0]));
  LUT5 #(
    .INIT(32'h88F8F8F8)) 
    \ap_CS_fsm[1]_i_1__2 
       (.I0(\ap_CS_fsm_reg_n_7_[0] ),
        .I1(create_tree_U0_extLd_loc_read),
        .I2(\ap_CS_fsm_reg[7]_0 [0]),
        .I3(sorted_copy1_1_chann_empty_n),
        .I4(sorted_copy1_0_chann_empty_n),
        .O(ap_NS_fsm[1]));
  LUT4 #(
    .INIT(16'hEAAA)) 
    \ap_CS_fsm[2]_i_1__2 
       (.I0(ram_reg_i_41_n_7),
        .I1(\ap_CS_fsm_reg[7]_0 [0]),
        .I2(sorted_copy1_1_chann_empty_n),
        .I3(sorted_copy1_0_chann_empty_n),
        .O(ap_NS_fsm[2]));
  LUT3 #(
    .INIT(8'hD0)) 
    \ap_CS_fsm[4]_i_1__0 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(icmp_ln21_reg_762),
        .I2(ap_CS_fsm_pp0_stage1),
        .O(ap_NS_fsm[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFF70000000)) 
    \ap_CS_fsm[5]_i_1__0 
       (.I0(sorted_copy1_1_chann_empty_n),
        .I1(sorted_copy1_0_chann_empty_n),
        .I2(\ap_CS_fsm[6]_i_2_n_7 ),
        .I3(or_ln34_fu_616_p2),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(ap_CS_fsm_pp0_stage2),
        .O(ap_NS_fsm[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFF2A000000)) 
    \ap_CS_fsm[6]_i_1__0 
       (.I0(ap_CS_fsm_pp0_stage4),
        .I1(sorted_copy1_1_chann_empty_n),
        .I2(sorted_copy1_0_chann_empty_n),
        .I3(\ap_CS_fsm[6]_i_2_n_7 ),
        .I4(or_ln52_fu_669_p2),
        .I5(\ap_CS_fsm[6]_i_3_n_7 ),
        .O(ap_NS_fsm[6]));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[6]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(icmp_ln21_reg_762),
        .O(\ap_CS_fsm[6]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hAAAA2AAA2AAA2AAA)) 
    \ap_CS_fsm[6]_i_3 
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(or_ln34_fu_616_p2),
        .I2(icmp_ln21_reg_762),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(sorted_copy1_0_chann_empty_n),
        .I5(sorted_copy1_1_chann_empty_n),
        .O(\ap_CS_fsm[6]_i_3_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \ap_CS_fsm[7]_i_1__0 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(icmp_ln21_reg_762),
        .O(ap_NS_fsm[7]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_7_[0] ),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(\ap_CS_fsm_reg[7]_0 [0]),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage0),
        .Q(ap_CS_fsm_pp0_stage1),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_pp0_stage2),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_pp0_stage3),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_pp0_stage4),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(\ap_CS_fsm_reg[7]_0 [1]),
        .R(SS));
  LUT4 #(
    .INIT(16'h4440)) 
    ap_done_reg_i_1__3
       (.I0(create_tree_U0_ap_continue),
        .I1(ap_rst_n),
        .I2(ap_done_reg),
        .I3(\ap_CS_fsm_reg[7]_0 [1]),
        .O(ap_done_reg_i_1__3_n_7));
  LUT6 #(
    .INIT(64'hFFCCE0C0A000A000)) 
    ap_done_reg_i_2__1
       (.I0(ap_sync_channel_write_parent_V),
        .I1(right_V_i_full_n),
        .I2(ap_sync_reg_channel_write_left_V),
        .I3(\iptr_reg[0]_0 ),
        .I4(left_V_i_full_n),
        .I5(ap_done_reg_i_4_n_7),
        .O(create_tree_U0_ap_continue));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT4 #(
    .INIT(16'hFFE0)) 
    ap_done_reg_i_3
       (.I0(\ap_CS_fsm_reg[7]_0 [1]),
        .I1(ap_done_reg),
        .I2(parent_V_i_full_n),
        .I3(ap_sync_reg_channel_write_parent_V),
        .O(ap_sync_channel_write_parent_V));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'hEEE0)) 
    ap_done_reg_i_4
       (.I0(ap_sync_reg_channel_write_parent_V),
        .I1(parent_V_i_full_n),
        .I2(ap_done_reg),
        .I3(\ap_CS_fsm_reg[7]_0 [1]),
        .O(ap_done_reg_i_4_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_i_1__3_n_7),
        .Q(ap_done_reg),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h8A8A008A)) 
    ap_enable_reg_pp0_iter0_i_1__0
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(icmp_ln21_reg_762),
        .O(ap_enable_reg_pp0_iter0_i_1__0_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__0_n_7),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h888888888888A000)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_7),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(ram_reg_i_41_n_7),
        .I5(ap_CS_fsm_pp0_stage1),
        .O(ap_enable_reg_pp0_iter1_i_1__0_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__0_n_7),
        .Q(ap_enable_reg_pp0_iter1_reg_n_7),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[0]_i_1 
       (.I0(intermediate_freq_V_1_reg_796[0]),
        .I1(or_ln34_fu_616_p2),
        .I2(intermediate_freq_ne_reg_803[0]),
        .O(\ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[10]_i_1 
       (.I0(intermediate_freq_V_1_reg_796[10]),
        .I1(or_ln34_fu_616_p2),
        .I2(intermediate_freq_ne_reg_803[10]),
        .O(\ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[10]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[11]_i_1 
       (.I0(intermediate_freq_V_1_reg_796[11]),
        .I1(or_ln34_fu_616_p2),
        .I2(intermediate_freq_ne_reg_803[11]),
        .O(\ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[11]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[12]_i_1 
       (.I0(intermediate_freq_V_1_reg_796[12]),
        .I1(or_ln34_fu_616_p2),
        .I2(intermediate_freq_ne_reg_803[12]),
        .O(\ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[12]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[13]_i_1 
       (.I0(intermediate_freq_V_1_reg_796[13]),
        .I1(or_ln34_fu_616_p2),
        .I2(intermediate_freq_ne_reg_803[13]),
        .O(\ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[13]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[14]_i_1 
       (.I0(intermediate_freq_V_1_reg_796[14]),
        .I1(or_ln34_fu_616_p2),
        .I2(intermediate_freq_ne_reg_803[14]),
        .O(\ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[14]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[15]_i_1 
       (.I0(intermediate_freq_V_1_reg_796[15]),
        .I1(or_ln34_fu_616_p2),
        .I2(intermediate_freq_ne_reg_803[15]),
        .O(\ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[15]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[16]_i_1 
       (.I0(intermediate_freq_V_1_reg_796[16]),
        .I1(or_ln34_fu_616_p2),
        .I2(intermediate_freq_ne_reg_803[16]),
        .O(\ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[16]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[17]_i_1 
       (.I0(intermediate_freq_V_1_reg_796[17]),
        .I1(or_ln34_fu_616_p2),
        .I2(intermediate_freq_ne_reg_803[17]),
        .O(\ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[17]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[18]_i_1 
       (.I0(intermediate_freq_V_1_reg_796[18]),
        .I1(or_ln34_fu_616_p2),
        .I2(intermediate_freq_ne_reg_803[18]),
        .O(\ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[18]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[19]_i_1 
       (.I0(intermediate_freq_V_1_reg_796[19]),
        .I1(or_ln34_fu_616_p2),
        .I2(intermediate_freq_ne_reg_803[19]),
        .O(\ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[19]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[1]_i_1 
       (.I0(intermediate_freq_V_1_reg_796[1]),
        .I1(or_ln34_fu_616_p2),
        .I2(intermediate_freq_ne_reg_803[1]),
        .O(\ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[20]_i_1 
       (.I0(intermediate_freq_V_1_reg_796[20]),
        .I1(or_ln34_fu_616_p2),
        .I2(intermediate_freq_ne_reg_803[20]),
        .O(\ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[20]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[21]_i_1 
       (.I0(intermediate_freq_V_1_reg_796[21]),
        .I1(or_ln34_fu_616_p2),
        .I2(intermediate_freq_ne_reg_803[21]),
        .O(\ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[21]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[22]_i_1 
       (.I0(intermediate_freq_V_1_reg_796[22]),
        .I1(or_ln34_fu_616_p2),
        .I2(intermediate_freq_ne_reg_803[22]),
        .O(\ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[22]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[23]_i_1 
       (.I0(intermediate_freq_V_1_reg_796[23]),
        .I1(or_ln34_fu_616_p2),
        .I2(intermediate_freq_ne_reg_803[23]),
        .O(\ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[23]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[24]_i_1 
       (.I0(intermediate_freq_V_1_reg_796[24]),
        .I1(or_ln34_fu_616_p2),
        .I2(intermediate_freq_ne_reg_803[24]),
        .O(\ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[24]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[25]_i_1 
       (.I0(intermediate_freq_V_1_reg_796[25]),
        .I1(or_ln34_fu_616_p2),
        .I2(intermediate_freq_ne_reg_803[25]),
        .O(\ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[25]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[26]_i_1 
       (.I0(intermediate_freq_V_1_reg_796[26]),
        .I1(or_ln34_fu_616_p2),
        .I2(intermediate_freq_ne_reg_803[26]),
        .O(\ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[26]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[27]_i_1 
       (.I0(intermediate_freq_V_1_reg_796[27]),
        .I1(or_ln34_fu_616_p2),
        .I2(intermediate_freq_ne_reg_803[27]),
        .O(\ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[27]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[28]_i_1 
       (.I0(intermediate_freq_V_1_reg_796[28]),
        .I1(or_ln34_fu_616_p2),
        .I2(intermediate_freq_ne_reg_803[28]),
        .O(\ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[28]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[29]_i_1 
       (.I0(intermediate_freq_V_1_reg_796[29]),
        .I1(or_ln34_fu_616_p2),
        .I2(intermediate_freq_ne_reg_803[29]),
        .O(\ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[29]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[2]_i_1 
       (.I0(intermediate_freq_V_1_reg_796[2]),
        .I1(or_ln34_fu_616_p2),
        .I2(intermediate_freq_ne_reg_803[2]),
        .O(\ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[30]_i_1 
       (.I0(intermediate_freq_V_1_reg_796[30]),
        .I1(or_ln34_fu_616_p2),
        .I2(intermediate_freq_ne_reg_803[30]),
        .O(\ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[30]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[31]_i_1 
       (.I0(intermediate_freq_V_1_reg_796[31]),
        .I1(or_ln34_fu_616_p2),
        .I2(intermediate_freq_ne_reg_803[31]),
        .O(\ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[31]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[3]_i_1 
       (.I0(intermediate_freq_V_1_reg_796[3]),
        .I1(or_ln34_fu_616_p2),
        .I2(intermediate_freq_ne_reg_803[3]),
        .O(\ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[4]_i_1 
       (.I0(intermediate_freq_V_1_reg_796[4]),
        .I1(or_ln34_fu_616_p2),
        .I2(intermediate_freq_ne_reg_803[4]),
        .O(\ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[5]_i_1 
       (.I0(intermediate_freq_V_1_reg_796[5]),
        .I1(or_ln34_fu_616_p2),
        .I2(intermediate_freq_ne_reg_803[5]),
        .O(\ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[6]_i_1 
       (.I0(intermediate_freq_V_1_reg_796[6]),
        .I1(or_ln34_fu_616_p2),
        .I2(intermediate_freq_ne_reg_803[6]),
        .O(\ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[6]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[7]_i_1 
       (.I0(intermediate_freq_V_1_reg_796[7]),
        .I1(or_ln34_fu_616_p2),
        .I2(intermediate_freq_ne_reg_803[7]),
        .O(\ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[8]_i_1 
       (.I0(intermediate_freq_V_1_reg_796[8]),
        .I1(or_ln34_fu_616_p2),
        .I2(intermediate_freq_ne_reg_803[8]),
        .O(\ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[8]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[9]_i_1 
       (.I0(intermediate_freq_V_1_reg_796[9]),
        .I1(or_ln34_fu_616_p2),
        .I2(intermediate_freq_ne_reg_803[9]),
        .O(\ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[9]_i_1_n_7 ));
  FDRE \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401_reg[0] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[0]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401_reg[10] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[10]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[10]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401_reg[11] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[11]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[11]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401_reg[12] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[12]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[12]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401_reg[13] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[13]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[13]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401_reg[14] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[14]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[14]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401_reg[15] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[15]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[15]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401_reg[16] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[16]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[16]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401_reg[17] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[17]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[17]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401_reg[18] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[18]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[18]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401_reg[19] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[19]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[19]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401_reg[1] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[1]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401_reg[20] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[20]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[20]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401_reg[21] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[21]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[21]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401_reg[22] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[22]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[22]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401_reg[23] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[23]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[23]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401_reg[24] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[24]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[24]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401_reg[25] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[25]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[25]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401_reg[26] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[26]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[26]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401_reg[27] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[27]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[27]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401_reg[28] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[28]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[28]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401_reg[29] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[29]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[29]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401_reg[2] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[2]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401_reg[30] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[30]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[30]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401_reg[31] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[31]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[31]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401_reg[3] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[3]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401_reg[4] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[4]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401_reg[5] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[5]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401_reg[6] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[6]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401_reg[7] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[7]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401_reg[8] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[8]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401_reg[9] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[9]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[0]_i_1 
       (.I0(node_freq_V_reg_290[0]),
        .I1(or_ln34_fu_616_p2),
        .I2(intermediate_freq_V_1_reg_796[0]),
        .O(\ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[10]_i_1 
       (.I0(node_freq_V_reg_290[10]),
        .I1(or_ln34_fu_616_p2),
        .I2(intermediate_freq_V_1_reg_796[10]),
        .O(\ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[10]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[11]_i_1 
       (.I0(node_freq_V_reg_290[11]),
        .I1(or_ln34_fu_616_p2),
        .I2(intermediate_freq_V_1_reg_796[11]),
        .O(\ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[11]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[12]_i_1 
       (.I0(node_freq_V_reg_290[12]),
        .I1(or_ln34_fu_616_p2),
        .I2(intermediate_freq_V_1_reg_796[12]),
        .O(\ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[12]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[13]_i_1 
       (.I0(node_freq_V_reg_290[13]),
        .I1(or_ln34_fu_616_p2),
        .I2(intermediate_freq_V_1_reg_796[13]),
        .O(\ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[13]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[14]_i_1 
       (.I0(node_freq_V_reg_290[14]),
        .I1(or_ln34_fu_616_p2),
        .I2(intermediate_freq_V_1_reg_796[14]),
        .O(\ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[14]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[15]_i_1 
       (.I0(node_freq_V_reg_290[15]),
        .I1(or_ln34_fu_616_p2),
        .I2(intermediate_freq_V_1_reg_796[15]),
        .O(\ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[15]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[16]_i_1 
       (.I0(node_freq_V_reg_290[16]),
        .I1(or_ln34_fu_616_p2),
        .I2(intermediate_freq_V_1_reg_796[16]),
        .O(\ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[16]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[17]_i_1 
       (.I0(node_freq_V_reg_290[17]),
        .I1(or_ln34_fu_616_p2),
        .I2(intermediate_freq_V_1_reg_796[17]),
        .O(\ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[17]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[18]_i_1 
       (.I0(node_freq_V_reg_290[18]),
        .I1(or_ln34_fu_616_p2),
        .I2(intermediate_freq_V_1_reg_796[18]),
        .O(\ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[18]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[19]_i_1 
       (.I0(node_freq_V_reg_290[19]),
        .I1(or_ln34_fu_616_p2),
        .I2(intermediate_freq_V_1_reg_796[19]),
        .O(\ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[19]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[1]_i_1 
       (.I0(node_freq_V_reg_290[1]),
        .I1(or_ln34_fu_616_p2),
        .I2(intermediate_freq_V_1_reg_796[1]),
        .O(\ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[20]_i_1 
       (.I0(node_freq_V_reg_290[20]),
        .I1(or_ln34_fu_616_p2),
        .I2(intermediate_freq_V_1_reg_796[20]),
        .O(\ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[20]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[21]_i_1 
       (.I0(node_freq_V_reg_290[21]),
        .I1(or_ln34_fu_616_p2),
        .I2(intermediate_freq_V_1_reg_796[21]),
        .O(\ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[21]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[22]_i_1 
       (.I0(node_freq_V_reg_290[22]),
        .I1(or_ln34_fu_616_p2),
        .I2(intermediate_freq_V_1_reg_796[22]),
        .O(\ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[22]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[23]_i_1 
       (.I0(node_freq_V_reg_290[23]),
        .I1(or_ln34_fu_616_p2),
        .I2(intermediate_freq_V_1_reg_796[23]),
        .O(\ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[23]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[24]_i_1 
       (.I0(node_freq_V_reg_290[24]),
        .I1(or_ln34_fu_616_p2),
        .I2(intermediate_freq_V_1_reg_796[24]),
        .O(\ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[24]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[25]_i_1 
       (.I0(node_freq_V_reg_290[25]),
        .I1(or_ln34_fu_616_p2),
        .I2(intermediate_freq_V_1_reg_796[25]),
        .O(\ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[25]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[26]_i_1 
       (.I0(node_freq_V_reg_290[26]),
        .I1(or_ln34_fu_616_p2),
        .I2(intermediate_freq_V_1_reg_796[26]),
        .O(\ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[26]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[27]_i_1 
       (.I0(node_freq_V_reg_290[27]),
        .I1(or_ln34_fu_616_p2),
        .I2(intermediate_freq_V_1_reg_796[27]),
        .O(\ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[27]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[28]_i_1 
       (.I0(node_freq_V_reg_290[28]),
        .I1(or_ln34_fu_616_p2),
        .I2(intermediate_freq_V_1_reg_796[28]),
        .O(\ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[28]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[29]_i_1 
       (.I0(node_freq_V_reg_290[29]),
        .I1(or_ln34_fu_616_p2),
        .I2(intermediate_freq_V_1_reg_796[29]),
        .O(\ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[29]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[2]_i_1 
       (.I0(node_freq_V_reg_290[2]),
        .I1(or_ln34_fu_616_p2),
        .I2(intermediate_freq_V_1_reg_796[2]),
        .O(\ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[30]_i_1 
       (.I0(node_freq_V_reg_290[30]),
        .I1(or_ln34_fu_616_p2),
        .I2(intermediate_freq_V_1_reg_796[30]),
        .O(\ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[30]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[31]_i_1 
       (.I0(node_freq_V_reg_290[31]),
        .I1(or_ln34_fu_616_p2),
        .I2(intermediate_freq_V_1_reg_796[31]),
        .O(\ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[31]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[3]_i_1 
       (.I0(node_freq_V_reg_290[3]),
        .I1(or_ln34_fu_616_p2),
        .I2(intermediate_freq_V_1_reg_796[3]),
        .O(\ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[4]_i_1 
       (.I0(node_freq_V_reg_290[4]),
        .I1(or_ln34_fu_616_p2),
        .I2(intermediate_freq_V_1_reg_796[4]),
        .O(\ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[5]_i_1 
       (.I0(node_freq_V_reg_290[5]),
        .I1(or_ln34_fu_616_p2),
        .I2(intermediate_freq_V_1_reg_796[5]),
        .O(\ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[6]_i_1 
       (.I0(node_freq_V_reg_290[6]),
        .I1(or_ln34_fu_616_p2),
        .I2(intermediate_freq_V_1_reg_796[6]),
        .O(\ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[6]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[7]_i_1 
       (.I0(node_freq_V_reg_290[7]),
        .I1(or_ln34_fu_616_p2),
        .I2(intermediate_freq_V_1_reg_796[7]),
        .O(\ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[8]_i_1 
       (.I0(node_freq_V_reg_290[8]),
        .I1(or_ln34_fu_616_p2),
        .I2(intermediate_freq_V_1_reg_796[8]),
        .O(\ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[8]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[9]_i_1 
       (.I0(node_freq_V_reg_290[9]),
        .I1(or_ln34_fu_616_p2),
        .I2(intermediate_freq_V_1_reg_796[9]),
        .O(\ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[9]_i_1_n_7 ));
  FDRE \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391_reg[0] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[0]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391_reg[10] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[10]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[10]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391_reg[11] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[11]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[11]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391_reg[12] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[12]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[12]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391_reg[13] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[13]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[13]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391_reg[14] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[14]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[14]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391_reg[15] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[15]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[15]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391_reg[16] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[16]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[16]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391_reg[17] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[17]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[17]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391_reg[18] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[18]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[18]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391_reg[19] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[19]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[19]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391_reg[1] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[1]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391_reg[20] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[20]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[20]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391_reg[21] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[21]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[21]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391_reg[22] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[22]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[22]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391_reg[23] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[23]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[23]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391_reg[24] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[24]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[24]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391_reg[25] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[25]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[25]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391_reg[26] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[26]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[26]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391_reg[27] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[27]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[27]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391_reg[28] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[28]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[28]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391_reg[29] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[29]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[29]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391_reg[2] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[2]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391_reg[30] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[30]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[30]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391_reg[31] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[31]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[31]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391_reg[3] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[3]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391_reg[4] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[4]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391_reg[5] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[5]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391_reg[6] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[6]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391_reg[7] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[7]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391_reg[8] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[8]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391_reg[9] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[9]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357[0]_i_1 
       (.I0(\s_value_V_1_reg_280_reg_n_7_[0] ),
        .I1(or_ln34_fu_616_p2),
        .I2(s_0_0_i_i_reg_300[0]),
        .O(\ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357[1]_i_1 
       (.I0(\s_value_V_1_reg_280_reg_n_7_[1] ),
        .I1(or_ln34_fu_616_p2),
        .I2(s_0_0_i_i_reg_300[1]),
        .O(\ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357[1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357[2]_i_1 
       (.I0(\s_value_V_1_reg_280_reg_n_7_[2] ),
        .I1(or_ln34_fu_616_p2),
        .I2(s_0_0_i_i_reg_300[2]),
        .O(\ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357[2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357[3]_i_1 
       (.I0(\s_value_V_1_reg_280_reg_n_7_[3] ),
        .I1(or_ln34_fu_616_p2),
        .I2(s_0_0_i_i_reg_300[3]),
        .O(\ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357[3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357[4]_i_1 
       (.I0(\s_value_V_1_reg_280_reg_n_7_[4] ),
        .I1(or_ln34_fu_616_p2),
        .I2(s_0_0_i_i_reg_300[4]),
        .O(\ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357[4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357[5]_i_1 
       (.I0(\s_value_V_1_reg_280_reg_n_7_[5] ),
        .I1(or_ln34_fu_616_p2),
        .I2(s_0_0_i_i_reg_300[5]),
        .O(\ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357[5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357[6]_i_1 
       (.I0(\s_value_V_1_reg_280_reg_n_7_[6] ),
        .I1(or_ln34_fu_616_p2),
        .I2(s_0_0_i_i_reg_300[6]),
        .O(\ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357[6]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357[7]_i_1 
       (.I0(\s_value_V_1_reg_280_reg_n_7_[7] ),
        .I1(or_ln34_fu_616_p2),
        .I2(s_0_0_i_i_reg_300[7]),
        .O(\ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357[7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357[8]_i_1 
       (.I0(\s_value_V_1_reg_280_reg_n_7_[8] ),
        .I1(or_ln34_fu_616_p2),
        .I2(s_0_0_i_i_reg_300[8]),
        .O(\ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357[8]_i_1_n_7 ));
  FDRE \ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357_reg[0] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357[0]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357_reg[1] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357[1]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357_reg[2] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357[2]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357_reg[3] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357[3]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357_reg[4] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357[4]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357_reg[5] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357[5]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357_reg[6] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357[6]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357_reg[7] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357[7]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357_reg[8] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357[8]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357[8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[0]_i_1 
       (.I0(s_frequency_V_1_reg_270[0]),
        .I1(or_ln34_fu_616_p2),
        .I2(node_freq_V_reg_290[0]),
        .O(\ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[10]_i_1 
       (.I0(s_frequency_V_1_reg_270[10]),
        .I1(or_ln34_fu_616_p2),
        .I2(node_freq_V_reg_290[10]),
        .O(\ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[10]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[11]_i_1 
       (.I0(s_frequency_V_1_reg_270[11]),
        .I1(or_ln34_fu_616_p2),
        .I2(node_freq_V_reg_290[11]),
        .O(\ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[11]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[12]_i_1 
       (.I0(s_frequency_V_1_reg_270[12]),
        .I1(or_ln34_fu_616_p2),
        .I2(node_freq_V_reg_290[12]),
        .O(\ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[12]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[13]_i_1 
       (.I0(s_frequency_V_1_reg_270[13]),
        .I1(or_ln34_fu_616_p2),
        .I2(node_freq_V_reg_290[13]),
        .O(\ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[13]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[14]_i_1 
       (.I0(s_frequency_V_1_reg_270[14]),
        .I1(or_ln34_fu_616_p2),
        .I2(node_freq_V_reg_290[14]),
        .O(\ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[14]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[15]_i_1 
       (.I0(s_frequency_V_1_reg_270[15]),
        .I1(or_ln34_fu_616_p2),
        .I2(node_freq_V_reg_290[15]),
        .O(\ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[15]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[16]_i_1 
       (.I0(s_frequency_V_1_reg_270[16]),
        .I1(or_ln34_fu_616_p2),
        .I2(node_freq_V_reg_290[16]),
        .O(\ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[16]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[17]_i_1 
       (.I0(s_frequency_V_1_reg_270[17]),
        .I1(or_ln34_fu_616_p2),
        .I2(node_freq_V_reg_290[17]),
        .O(\ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[17]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[18]_i_1 
       (.I0(s_frequency_V_1_reg_270[18]),
        .I1(or_ln34_fu_616_p2),
        .I2(node_freq_V_reg_290[18]),
        .O(\ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[18]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[19]_i_1 
       (.I0(s_frequency_V_1_reg_270[19]),
        .I1(or_ln34_fu_616_p2),
        .I2(node_freq_V_reg_290[19]),
        .O(\ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[19]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[1]_i_1 
       (.I0(s_frequency_V_1_reg_270[1]),
        .I1(or_ln34_fu_616_p2),
        .I2(node_freq_V_reg_290[1]),
        .O(\ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[20]_i_1 
       (.I0(s_frequency_V_1_reg_270[20]),
        .I1(or_ln34_fu_616_p2),
        .I2(node_freq_V_reg_290[20]),
        .O(\ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[20]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[21]_i_1 
       (.I0(s_frequency_V_1_reg_270[21]),
        .I1(or_ln34_fu_616_p2),
        .I2(node_freq_V_reg_290[21]),
        .O(\ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[21]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[22]_i_1 
       (.I0(s_frequency_V_1_reg_270[22]),
        .I1(or_ln34_fu_616_p2),
        .I2(node_freq_V_reg_290[22]),
        .O(\ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[22]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[23]_i_1 
       (.I0(s_frequency_V_1_reg_270[23]),
        .I1(or_ln34_fu_616_p2),
        .I2(node_freq_V_reg_290[23]),
        .O(\ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[23]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[24]_i_1 
       (.I0(s_frequency_V_1_reg_270[24]),
        .I1(or_ln34_fu_616_p2),
        .I2(node_freq_V_reg_290[24]),
        .O(\ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[24]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[25]_i_1 
       (.I0(s_frequency_V_1_reg_270[25]),
        .I1(or_ln34_fu_616_p2),
        .I2(node_freq_V_reg_290[25]),
        .O(\ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[25]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[26]_i_1 
       (.I0(s_frequency_V_1_reg_270[26]),
        .I1(or_ln34_fu_616_p2),
        .I2(node_freq_V_reg_290[26]),
        .O(\ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[26]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[27]_i_1 
       (.I0(s_frequency_V_1_reg_270[27]),
        .I1(or_ln34_fu_616_p2),
        .I2(node_freq_V_reg_290[27]),
        .O(\ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[27]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[28]_i_1 
       (.I0(s_frequency_V_1_reg_270[28]),
        .I1(or_ln34_fu_616_p2),
        .I2(node_freq_V_reg_290[28]),
        .O(\ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[28]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[29]_i_1 
       (.I0(s_frequency_V_1_reg_270[29]),
        .I1(or_ln34_fu_616_p2),
        .I2(node_freq_V_reg_290[29]),
        .O(\ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[29]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[2]_i_1 
       (.I0(s_frequency_V_1_reg_270[2]),
        .I1(or_ln34_fu_616_p2),
        .I2(node_freq_V_reg_290[2]),
        .O(\ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[30]_i_1 
       (.I0(s_frequency_V_1_reg_270[30]),
        .I1(or_ln34_fu_616_p2),
        .I2(node_freq_V_reg_290[30]),
        .O(\ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[30]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[31]_i_1 
       (.I0(s_frequency_V_1_reg_270[31]),
        .I1(or_ln34_fu_616_p2),
        .I2(node_freq_V_reg_290[31]),
        .O(\ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[31]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[3]_i_1 
       (.I0(s_frequency_V_1_reg_270[3]),
        .I1(or_ln34_fu_616_p2),
        .I2(node_freq_V_reg_290[3]),
        .O(\ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[4]_i_1 
       (.I0(s_frequency_V_1_reg_270[4]),
        .I1(or_ln34_fu_616_p2),
        .I2(node_freq_V_reg_290[4]),
        .O(\ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[5]_i_1 
       (.I0(s_frequency_V_1_reg_270[5]),
        .I1(or_ln34_fu_616_p2),
        .I2(node_freq_V_reg_290[5]),
        .O(\ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[6]_i_1 
       (.I0(s_frequency_V_1_reg_270[6]),
        .I1(or_ln34_fu_616_p2),
        .I2(node_freq_V_reg_290[6]),
        .O(\ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[6]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[7]_i_1 
       (.I0(s_frequency_V_1_reg_270[7]),
        .I1(or_ln34_fu_616_p2),
        .I2(node_freq_V_reg_290[7]),
        .O(\ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[8]_i_1 
       (.I0(s_frequency_V_1_reg_270[8]),
        .I1(or_ln34_fu_616_p2),
        .I2(node_freq_V_reg_290[8]),
        .O(\ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[8]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[9]_i_1 
       (.I0(s_frequency_V_1_reg_270[9]),
        .I1(or_ln34_fu_616_p2),
        .I2(node_freq_V_reg_290[9]),
        .O(\ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[9]_i_1_n_7 ));
  FDRE \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345_reg[0] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[0]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345_reg[10] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[10]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[10]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345_reg[11] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[11]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[11]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345_reg[12] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[12]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[12]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345_reg[13] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[13]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[13]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345_reg[14] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[14]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[14]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345_reg[15] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[15]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[15]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345_reg[16] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[16]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[16]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345_reg[17] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[17]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[17]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345_reg[18] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[18]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[18]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345_reg[19] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[19]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[19]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345_reg[1] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[1]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345_reg[20] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[20]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[20]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345_reg[21] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[21]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[21]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345_reg[22] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[22]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[22]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345_reg[23] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[23]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[23]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345_reg[24] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[24]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[24]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345_reg[25] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[25]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[25]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345_reg[26] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[26]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[26]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345_reg[27] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[27]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[27]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345_reg[28] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[28]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[28]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345_reg[29] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[29]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[29]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345_reg[2] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[2]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345_reg[30] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[30]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[30]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345_reg[31] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[31]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[31]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345_reg[3] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[3]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345_reg[4] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[4]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345_reg[5] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[5]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345_reg[6] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[6]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345_reg[7] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[7]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345_reg[8] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[8]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345_reg[9] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[9]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[0]_i_1 
       (.I0(\s_frequency_V_reg_742_reg[31]_0 [0]),
        .I1(or_ln34_fu_616_p2),
        .I2(s_frequency_V_1_reg_270[0]),
        .O(\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[10]_i_1 
       (.I0(\s_frequency_V_reg_742_reg[31]_0 [10]),
        .I1(or_ln34_fu_616_p2),
        .I2(s_frequency_V_1_reg_270[10]),
        .O(\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[10]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[11]_i_1 
       (.I0(\s_frequency_V_reg_742_reg[31]_0 [11]),
        .I1(or_ln34_fu_616_p2),
        .I2(s_frequency_V_1_reg_270[11]),
        .O(\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[11]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[12]_i_1 
       (.I0(\s_frequency_V_reg_742_reg[31]_0 [12]),
        .I1(or_ln34_fu_616_p2),
        .I2(s_frequency_V_1_reg_270[12]),
        .O(\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[12]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[13]_i_1 
       (.I0(\s_frequency_V_reg_742_reg[31]_0 [13]),
        .I1(or_ln34_fu_616_p2),
        .I2(s_frequency_V_1_reg_270[13]),
        .O(\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[13]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[14]_i_1 
       (.I0(\s_frequency_V_reg_742_reg[31]_0 [14]),
        .I1(or_ln34_fu_616_p2),
        .I2(s_frequency_V_1_reg_270[14]),
        .O(\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[14]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[15]_i_1 
       (.I0(\s_frequency_V_reg_742_reg[31]_0 [15]),
        .I1(or_ln34_fu_616_p2),
        .I2(s_frequency_V_1_reg_270[15]),
        .O(\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[15]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[16]_i_1 
       (.I0(\s_frequency_V_reg_742_reg[31]_0 [16]),
        .I1(or_ln34_fu_616_p2),
        .I2(s_frequency_V_1_reg_270[16]),
        .O(\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[16]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[17]_i_1 
       (.I0(\s_frequency_V_reg_742_reg[31]_0 [17]),
        .I1(or_ln34_fu_616_p2),
        .I2(s_frequency_V_1_reg_270[17]),
        .O(\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[17]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[18]_i_1 
       (.I0(\s_frequency_V_reg_742_reg[31]_0 [18]),
        .I1(or_ln34_fu_616_p2),
        .I2(s_frequency_V_1_reg_270[18]),
        .O(\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[18]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[19]_i_1 
       (.I0(\s_frequency_V_reg_742_reg[31]_0 [19]),
        .I1(or_ln34_fu_616_p2),
        .I2(s_frequency_V_1_reg_270[19]),
        .O(\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[19]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[1]_i_1 
       (.I0(\s_frequency_V_reg_742_reg[31]_0 [1]),
        .I1(or_ln34_fu_616_p2),
        .I2(s_frequency_V_1_reg_270[1]),
        .O(\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[20]_i_1 
       (.I0(\s_frequency_V_reg_742_reg[31]_0 [20]),
        .I1(or_ln34_fu_616_p2),
        .I2(s_frequency_V_1_reg_270[20]),
        .O(\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[20]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[21]_i_1 
       (.I0(\s_frequency_V_reg_742_reg[31]_0 [21]),
        .I1(or_ln34_fu_616_p2),
        .I2(s_frequency_V_1_reg_270[21]),
        .O(\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[21]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[22]_i_1 
       (.I0(\s_frequency_V_reg_742_reg[31]_0 [22]),
        .I1(or_ln34_fu_616_p2),
        .I2(s_frequency_V_1_reg_270[22]),
        .O(\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[22]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[23]_i_1 
       (.I0(\s_frequency_V_reg_742_reg[31]_0 [23]),
        .I1(or_ln34_fu_616_p2),
        .I2(s_frequency_V_1_reg_270[23]),
        .O(\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[23]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[24]_i_1 
       (.I0(\s_frequency_V_reg_742_reg[31]_0 [24]),
        .I1(or_ln34_fu_616_p2),
        .I2(s_frequency_V_1_reg_270[24]),
        .O(\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[24]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[25]_i_1 
       (.I0(\s_frequency_V_reg_742_reg[31]_0 [25]),
        .I1(or_ln34_fu_616_p2),
        .I2(s_frequency_V_1_reg_270[25]),
        .O(\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[25]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[26]_i_1 
       (.I0(\s_frequency_V_reg_742_reg[31]_0 [26]),
        .I1(or_ln34_fu_616_p2),
        .I2(s_frequency_V_1_reg_270[26]),
        .O(\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[26]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[27]_i_1 
       (.I0(\s_frequency_V_reg_742_reg[31]_0 [27]),
        .I1(or_ln34_fu_616_p2),
        .I2(s_frequency_V_1_reg_270[27]),
        .O(\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[27]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[28]_i_1 
       (.I0(\s_frequency_V_reg_742_reg[31]_0 [28]),
        .I1(or_ln34_fu_616_p2),
        .I2(s_frequency_V_1_reg_270[28]),
        .O(\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[28]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[29]_i_1 
       (.I0(\s_frequency_V_reg_742_reg[31]_0 [29]),
        .I1(or_ln34_fu_616_p2),
        .I2(s_frequency_V_1_reg_270[29]),
        .O(\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[29]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[2]_i_1 
       (.I0(\s_frequency_V_reg_742_reg[31]_0 [2]),
        .I1(or_ln34_fu_616_p2),
        .I2(s_frequency_V_1_reg_270[2]),
        .O(\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[30]_i_1 
       (.I0(\s_frequency_V_reg_742_reg[31]_0 [30]),
        .I1(or_ln34_fu_616_p2),
        .I2(s_frequency_V_1_reg_270[30]),
        .O(\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[30]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'h8F00000000000000)) 
    \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[31]_i_1 
       (.I0(sorted_copy1_1_chann_empty_n),
        .I1(sorted_copy1_0_chann_empty_n),
        .I2(or_ln34_fu_616_p2),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(icmp_ln21_reg_762),
        .I5(ap_enable_reg_pp0_iter0),
        .O(create_tree_U0_left_V_ce0));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[31]_i_2 
       (.I0(\s_frequency_V_reg_742_reg[31]_0 [31]),
        .I1(or_ln34_fu_616_p2),
        .I2(s_frequency_V_1_reg_270[31]),
        .O(\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[31]_i_2_n_7 ));
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[31]_i_3 
       (.I0(icmp_ln34_1_fu_593_p2),
        .I1(icmp_ln34_fu_588_p2),
        .I2(icmp_ln879_fu_610_p2),
        .O(or_ln34_fu_616_p2));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[3]_i_1 
       (.I0(\s_frequency_V_reg_742_reg[31]_0 [3]),
        .I1(or_ln34_fu_616_p2),
        .I2(s_frequency_V_1_reg_270[3]),
        .O(\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[4]_i_1 
       (.I0(\s_frequency_V_reg_742_reg[31]_0 [4]),
        .I1(or_ln34_fu_616_p2),
        .I2(s_frequency_V_1_reg_270[4]),
        .O(\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[5]_i_1 
       (.I0(\s_frequency_V_reg_742_reg[31]_0 [5]),
        .I1(or_ln34_fu_616_p2),
        .I2(s_frequency_V_1_reg_270[5]),
        .O(\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[6]_i_1 
       (.I0(\s_frequency_V_reg_742_reg[31]_0 [6]),
        .I1(or_ln34_fu_616_p2),
        .I2(s_frequency_V_1_reg_270[6]),
        .O(\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[6]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[7]_i_1 
       (.I0(\s_frequency_V_reg_742_reg[31]_0 [7]),
        .I1(or_ln34_fu_616_p2),
        .I2(s_frequency_V_1_reg_270[7]),
        .O(\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[8]_i_1 
       (.I0(\s_frequency_V_reg_742_reg[31]_0 [8]),
        .I1(or_ln34_fu_616_p2),
        .I2(s_frequency_V_1_reg_270[8]),
        .O(\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[8]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[9]_i_1 
       (.I0(\s_frequency_V_reg_742_reg[31]_0 [9]),
        .I1(or_ln34_fu_616_p2),
        .I2(s_frequency_V_1_reg_270[9]),
        .O(\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[9]_i_1_n_7 ));
  FDRE \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323_reg[0] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[0]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323_reg[10] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[10]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[10]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323_reg[11] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[11]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[11]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323_reg[12] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[12]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[12]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323_reg[13] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[13]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[13]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323_reg[14] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[14]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[14]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323_reg[15] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[15]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[15]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323_reg[16] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[16]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[16]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323_reg[17] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[17]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[17]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323_reg[18] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[18]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[18]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323_reg[19] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[19]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[19]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323_reg[1] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[1]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323_reg[20] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[20]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[20]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323_reg[21] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[21]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[21]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323_reg[22] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[22]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[22]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323_reg[23] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[23]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[23]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323_reg[24] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[24]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[24]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323_reg[25] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[25]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[25]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323_reg[26] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[26]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[26]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323_reg[27] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[27]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[27]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323_reg[28] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[28]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[28]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323_reg[29] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[29]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[29]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323_reg[2] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[2]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323_reg[30] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[30]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[30]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323_reg[31] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[31]_i_2_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[31]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323_reg[3] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[3]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323_reg[4] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[4]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323_reg[5] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[5]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323_reg[6] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[6]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323_reg[7] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[7]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323_reg[8] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[8]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323_reg[9] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[9]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_s_value_V_2_reg_334[0]_i_1 
       (.I0(\s_value_V_reg_737_reg[8]_0 [0]),
        .I1(or_ln34_fu_616_p2),
        .I2(\s_value_V_1_reg_280_reg_n_7_[0] ),
        .O(\ap_phi_reg_pp0_iter0_s_value_V_2_reg_334[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_s_value_V_2_reg_334[1]_i_1 
       (.I0(\s_value_V_reg_737_reg[8]_0 [1]),
        .I1(or_ln34_fu_616_p2),
        .I2(\s_value_V_1_reg_280_reg_n_7_[1] ),
        .O(\ap_phi_reg_pp0_iter0_s_value_V_2_reg_334[1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_s_value_V_2_reg_334[2]_i_1 
       (.I0(\s_value_V_reg_737_reg[8]_0 [2]),
        .I1(or_ln34_fu_616_p2),
        .I2(\s_value_V_1_reg_280_reg_n_7_[2] ),
        .O(\ap_phi_reg_pp0_iter0_s_value_V_2_reg_334[2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_s_value_V_2_reg_334[3]_i_1 
       (.I0(\s_value_V_reg_737_reg[8]_0 [3]),
        .I1(or_ln34_fu_616_p2),
        .I2(\s_value_V_1_reg_280_reg_n_7_[3] ),
        .O(\ap_phi_reg_pp0_iter0_s_value_V_2_reg_334[3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_s_value_V_2_reg_334[4]_i_1 
       (.I0(\s_value_V_reg_737_reg[8]_0 [4]),
        .I1(or_ln34_fu_616_p2),
        .I2(\s_value_V_1_reg_280_reg_n_7_[4] ),
        .O(\ap_phi_reg_pp0_iter0_s_value_V_2_reg_334[4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_s_value_V_2_reg_334[5]_i_1 
       (.I0(\s_value_V_reg_737_reg[8]_0 [5]),
        .I1(or_ln34_fu_616_p2),
        .I2(\s_value_V_1_reg_280_reg_n_7_[5] ),
        .O(\ap_phi_reg_pp0_iter0_s_value_V_2_reg_334[5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_s_value_V_2_reg_334[6]_i_1 
       (.I0(\s_value_V_reg_737_reg[8]_0 [6]),
        .I1(or_ln34_fu_616_p2),
        .I2(\s_value_V_1_reg_280_reg_n_7_[6] ),
        .O(\ap_phi_reg_pp0_iter0_s_value_V_2_reg_334[6]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_s_value_V_2_reg_334[7]_i_1 
       (.I0(\s_value_V_reg_737_reg[8]_0 [7]),
        .I1(or_ln34_fu_616_p2),
        .I2(\s_value_V_1_reg_280_reg_n_7_[7] ),
        .O(\ap_phi_reg_pp0_iter0_s_value_V_2_reg_334[7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_s_value_V_2_reg_334[8]_i_1 
       (.I0(\s_value_V_reg_737_reg[8]_0 [8]),
        .I1(or_ln34_fu_616_p2),
        .I2(\s_value_V_1_reg_280_reg_n_7_[8] ),
        .O(\ap_phi_reg_pp0_iter0_s_value_V_2_reg_334[8]_i_1_n_7 ));
  FDRE \ap_phi_reg_pp0_iter0_s_value_V_2_reg_334_reg[0] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_s_value_V_2_reg_334[0]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_s_value_V_2_reg_334[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_s_value_V_2_reg_334_reg[1] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_s_value_V_2_reg_334[1]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_s_value_V_2_reg_334[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_s_value_V_2_reg_334_reg[2] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_s_value_V_2_reg_334[2]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_s_value_V_2_reg_334[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_s_value_V_2_reg_334_reg[3] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_s_value_V_2_reg_334[3]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_s_value_V_2_reg_334[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_s_value_V_2_reg_334_reg[4] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_s_value_V_2_reg_334[4]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_s_value_V_2_reg_334[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_s_value_V_2_reg_334_reg[5] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_s_value_V_2_reg_334[5]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_s_value_V_2_reg_334[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_s_value_V_2_reg_334_reg[6] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_s_value_V_2_reg_334[6]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_s_value_V_2_reg_334[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_s_value_V_2_reg_334_reg[7] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_s_value_V_2_reg_334[7]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_s_value_V_2_reg_334[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_s_value_V_2_reg_334_reg[8] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(\ap_phi_reg_pp0_iter0_s_value_V_2_reg_334[8]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter0_s_value_V_2_reg_334[8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \ap_phi_reg_pp0_iter0_t_V_3_reg_380[0]_i_1 
       (.I0(t_V_reg_311[0]),
        .I1(or_ln34_fu_616_p2),
        .O(ap_phi_reg_pp0_iter0_t_V_3_reg_380[0]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \ap_phi_reg_pp0_iter0_t_V_3_reg_380[1]_i_1 
       (.I0(or_ln34_fu_616_p2),
        .I1(t_V_reg_311[0]),
        .I2(t_V_reg_311[1]),
        .O(ap_phi_reg_pp0_iter0_t_V_3_reg_380[1]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \ap_phi_reg_pp0_iter0_t_V_3_reg_380[2]_i_1 
       (.I0(t_V_reg_311[1]),
        .I1(t_V_reg_311[0]),
        .I2(or_ln34_fu_616_p2),
        .I3(t_V_reg_311[2]),
        .O(ap_phi_reg_pp0_iter0_t_V_3_reg_380[2]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \ap_phi_reg_pp0_iter0_t_V_3_reg_380[3]_i_1 
       (.I0(t_V_reg_311[2]),
        .I1(or_ln34_fu_616_p2),
        .I2(t_V_reg_311[0]),
        .I3(t_V_reg_311[1]),
        .I4(t_V_reg_311[3]),
        .O(ap_phi_reg_pp0_iter0_t_V_3_reg_380[3]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \ap_phi_reg_pp0_iter0_t_V_3_reg_380[4]_i_1 
       (.I0(t_V_reg_311[1]),
        .I1(t_V_reg_311[0]),
        .I2(or_ln34_fu_616_p2),
        .I3(t_V_reg_311[2]),
        .I4(t_V_reg_311[3]),
        .I5(t_V_reg_311[4]),
        .O(ap_phi_reg_pp0_iter0_t_V_3_reg_380[4]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \ap_phi_reg_pp0_iter0_t_V_3_reg_380[5]_i_1 
       (.I0(\ap_phi_reg_pp0_iter0_t_V_3_reg_380[8]_i_2_n_7 ),
        .I1(t_V_reg_311[5]),
        .O(ap_phi_reg_pp0_iter0_t_V_3_reg_380[5]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \ap_phi_reg_pp0_iter0_t_V_3_reg_380[6]_i_1 
       (.I0(t_V_reg_311[5]),
        .I1(\ap_phi_reg_pp0_iter0_t_V_3_reg_380[8]_i_2_n_7 ),
        .I2(t_V_reg_311[6]),
        .O(ap_phi_reg_pp0_iter0_t_V_3_reg_380[6]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \ap_phi_reg_pp0_iter0_t_V_3_reg_380[7]_i_1 
       (.I0(t_V_reg_311[6]),
        .I1(\ap_phi_reg_pp0_iter0_t_V_3_reg_380[8]_i_2_n_7 ),
        .I2(t_V_reg_311[5]),
        .I3(t_V_reg_311[7]),
        .O(ap_phi_reg_pp0_iter0_t_V_3_reg_380[7]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \ap_phi_reg_pp0_iter0_t_V_3_reg_380[8]_i_1 
       (.I0(t_V_reg_311[7]),
        .I1(t_V_reg_311[5]),
        .I2(\ap_phi_reg_pp0_iter0_t_V_3_reg_380[8]_i_2_n_7 ),
        .I3(t_V_reg_311[6]),
        .I4(t_V_reg_311[8]),
        .O(ap_phi_reg_pp0_iter0_t_V_3_reg_380[8]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \ap_phi_reg_pp0_iter0_t_V_3_reg_380[8]_i_2 
       (.I0(t_V_reg_311[1]),
        .I1(t_V_reg_311[0]),
        .I2(or_ln34_fu_616_p2),
        .I3(t_V_reg_311[2]),
        .I4(t_V_reg_311[3]),
        .I5(t_V_reg_311[4]),
        .O(\ap_phi_reg_pp0_iter0_t_V_3_reg_380[8]_i_2_n_7 ));
  FDRE \ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg[0] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(ap_phi_reg_pp0_iter0_t_V_3_reg_380[0]),
        .Q(\ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[0] ),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg[1] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(ap_phi_reg_pp0_iter0_t_V_3_reg_380[1]),
        .Q(\ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[1] ),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg[2] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(ap_phi_reg_pp0_iter0_t_V_3_reg_380[2]),
        .Q(\ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[2] ),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg[3] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(ap_phi_reg_pp0_iter0_t_V_3_reg_380[3]),
        .Q(\ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[3] ),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg[4] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(ap_phi_reg_pp0_iter0_t_V_3_reg_380[4]),
        .Q(\ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[4] ),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg[5] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(ap_phi_reg_pp0_iter0_t_V_3_reg_380[5]),
        .Q(\ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[5] ),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg[6] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(ap_phi_reg_pp0_iter0_t_V_3_reg_380[6]),
        .Q(\ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[6] ),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg[7] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(ap_phi_reg_pp0_iter0_t_V_3_reg_380[7]),
        .Q(\ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[7] ),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg[8] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(ap_phi_reg_pp0_iter0_t_V_3_reg_380[8]),
        .Q(\ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[8] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \ap_phi_reg_pp0_iter0_t_V_4_reg_370[0]_i_1 
       (.I0(\t_V_2_reg_245_reg_n_7_[0] ),
        .I1(or_ln34_fu_616_p2),
        .O(ap_phi_reg_pp0_iter0_t_V_4_reg_370[0]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \ap_phi_reg_pp0_iter0_t_V_4_reg_370[1]_i_1 
       (.I0(\t_V_2_reg_245_reg_n_7_[0] ),
        .I1(or_ln34_fu_616_p2),
        .I2(lshr_ln_fu_542_p4[0]),
        .O(ap_phi_reg_pp0_iter0_t_V_4_reg_370[1]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \ap_phi_reg_pp0_iter0_t_V_4_reg_370[2]_i_1 
       (.I0(lshr_ln_fu_542_p4[0]),
        .I1(or_ln34_fu_616_p2),
        .I2(\t_V_2_reg_245_reg_n_7_[0] ),
        .I3(lshr_ln_fu_542_p4[1]),
        .O(ap_phi_reg_pp0_iter0_t_V_4_reg_370[2]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \ap_phi_reg_pp0_iter0_t_V_4_reg_370[3]_i_1 
       (.I0(lshr_ln_fu_542_p4[1]),
        .I1(\t_V_2_reg_245_reg_n_7_[0] ),
        .I2(or_ln34_fu_616_p2),
        .I3(lshr_ln_fu_542_p4[0]),
        .I4(lshr_ln_fu_542_p4[2]),
        .O(ap_phi_reg_pp0_iter0_t_V_4_reg_370[3]));
  LUT6 #(
    .INIT(64'hDFFFFFFF20000000)) 
    \ap_phi_reg_pp0_iter0_t_V_4_reg_370[4]_i_1 
       (.I0(lshr_ln_fu_542_p4[0]),
        .I1(or_ln34_fu_616_p2),
        .I2(\t_V_2_reg_245_reg_n_7_[0] ),
        .I3(lshr_ln_fu_542_p4[1]),
        .I4(lshr_ln_fu_542_p4[2]),
        .I5(lshr_ln_fu_542_p4[3]),
        .O(ap_phi_reg_pp0_iter0_t_V_4_reg_370[4]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \ap_phi_reg_pp0_iter0_t_V_4_reg_370[5]_i_1 
       (.I0(\ap_phi_reg_pp0_iter0_t_V_4_reg_370[8]_i_2_n_7 ),
        .I1(lshr_ln_fu_542_p4[4]),
        .O(ap_phi_reg_pp0_iter0_t_V_4_reg_370[5]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \ap_phi_reg_pp0_iter0_t_V_4_reg_370[6]_i_1 
       (.I0(lshr_ln_fu_542_p4[4]),
        .I1(\ap_phi_reg_pp0_iter0_t_V_4_reg_370[8]_i_2_n_7 ),
        .I2(lshr_ln_fu_542_p4[5]),
        .O(ap_phi_reg_pp0_iter0_t_V_4_reg_370[6]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \ap_phi_reg_pp0_iter0_t_V_4_reg_370[7]_i_1 
       (.I0(lshr_ln_fu_542_p4[5]),
        .I1(\ap_phi_reg_pp0_iter0_t_V_4_reg_370[8]_i_2_n_7 ),
        .I2(lshr_ln_fu_542_p4[4]),
        .I3(lshr_ln_fu_542_p4[6]),
        .O(ap_phi_reg_pp0_iter0_t_V_4_reg_370[7]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \ap_phi_reg_pp0_iter0_t_V_4_reg_370[8]_i_1 
       (.I0(lshr_ln_fu_542_p4[6]),
        .I1(lshr_ln_fu_542_p4[4]),
        .I2(\ap_phi_reg_pp0_iter0_t_V_4_reg_370[8]_i_2_n_7 ),
        .I3(lshr_ln_fu_542_p4[5]),
        .I4(\t_V_2_reg_245_reg_n_7_[8] ),
        .O(ap_phi_reg_pp0_iter0_t_V_4_reg_370[8]));
  LUT6 #(
    .INIT(64'hDFFFFFFFFFFFFFFF)) 
    \ap_phi_reg_pp0_iter0_t_V_4_reg_370[8]_i_2 
       (.I0(lshr_ln_fu_542_p4[0]),
        .I1(or_ln34_fu_616_p2),
        .I2(\t_V_2_reg_245_reg_n_7_[0] ),
        .I3(lshr_ln_fu_542_p4[1]),
        .I4(lshr_ln_fu_542_p4[2]),
        .I5(lshr_ln_fu_542_p4[3]),
        .O(\ap_phi_reg_pp0_iter0_t_V_4_reg_370[8]_i_2_n_7 ));
  FDRE \ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg[0] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(ap_phi_reg_pp0_iter0_t_V_4_reg_370[0]),
        .Q(\ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[0] ),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg[1] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(ap_phi_reg_pp0_iter0_t_V_4_reg_370[1]),
        .Q(\ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[1] ),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg[2] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(ap_phi_reg_pp0_iter0_t_V_4_reg_370[2]),
        .Q(\ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[2] ),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg[3] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(ap_phi_reg_pp0_iter0_t_V_4_reg_370[3]),
        .Q(\ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[3] ),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg[4] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(ap_phi_reg_pp0_iter0_t_V_4_reg_370[4]),
        .Q(\ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[4] ),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg[5] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(ap_phi_reg_pp0_iter0_t_V_4_reg_370[5]),
        .Q(\ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[5] ),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg[6] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(ap_phi_reg_pp0_iter0_t_V_4_reg_370[6]),
        .Q(\ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[6] ),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg[7] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(ap_phi_reg_pp0_iter0_t_V_4_reg_370[7]),
        .Q(\ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[7] ),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg[8] 
       (.C(ap_clk),
        .CE(create_tree_U0_left_V_ce0),
        .D(ap_phi_reg_pp0_iter0_t_V_4_reg_370[8]),
        .Q(\ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[8] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h559A5555)) 
    \ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472[0]_i_1 
       (.I0(\ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[0] ),
        .I1(icmp_ln52_1_fu_645_p2),
        .I2(icmp_ln52_fu_640_p2),
        .I3(icmp_ln879_3_fu_663_p2),
        .I4(icmp_ln21_reg_762),
        .O(\ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472[0]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'h5D5D555DA2A2AAA2)) 
    \ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472[1]_i_1 
       (.I0(\ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[0] ),
        .I1(icmp_ln21_reg_762),
        .I2(icmp_ln879_3_fu_663_p2),
        .I3(icmp_ln52_fu_640_p2),
        .I4(icmp_ln52_1_fu_645_p2),
        .I5(\ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[1] ),
        .O(\ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472[1]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'hDF20)) 
    \ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472[2]_i_1 
       (.I0(\ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[1] ),
        .I1(ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_4721),
        .I2(\ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[0] ),
        .I3(\ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[2] ),
        .O(\ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472[2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472[3]_i_1 
       (.I0(\ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[2] ),
        .I1(\ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[0] ),
        .I2(ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_4721),
        .I3(\ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[1] ),
        .I4(\ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[3] ),
        .O(\ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472[3]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472[4]_i_1 
       (.I0(\ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[3] ),
        .I1(\ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[1] ),
        .I2(ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_4721),
        .I3(\ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[0] ),
        .I4(\ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[2] ),
        .I5(\ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[4] ),
        .O(\ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472[4]_i_1_n_7 ));
  LUT3 #(
    .INIT(8'hD2)) 
    \ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472[5]_i_1 
       (.I0(\ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[4] ),
        .I1(\ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472[8]_i_2_n_7 ),
        .I2(\ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[5] ),
        .O(\ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472[5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472[6]_i_1 
       (.I0(\ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[5] ),
        .I1(\ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472[8]_i_2_n_7 ),
        .I2(\ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[4] ),
        .I3(\ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[6] ),
        .O(\ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472[6]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472[7]_i_1 
       (.I0(\ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[6] ),
        .I1(\ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[4] ),
        .I2(\ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472[8]_i_2_n_7 ),
        .I3(\ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[5] ),
        .I4(\ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[7] ),
        .O(\ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472[7]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472[8]_i_1 
       (.I0(\ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[7] ),
        .I1(\ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[5] ),
        .I2(\ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472[8]_i_2_n_7 ),
        .I3(\ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[4] ),
        .I4(\ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[6] ),
        .I5(\ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[8] ),
        .O(\ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472[8]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT5 #(
    .INIT(32'hF7FFFFFF)) 
    \ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472[8]_i_2 
       (.I0(\ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[2] ),
        .I1(\ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[0] ),
        .I2(ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_4721),
        .I3(\ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[1] ),
        .I4(\ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[3] ),
        .O(\ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472[8]_i_2_n_7 ));
  FDRE \ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_175),
        .D(\ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472[0]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_175),
        .D(\ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472[1]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_175),
        .D(\ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472[2]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_175),
        .D(\ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472[3]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_175),
        .D(\ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472[4]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_175),
        .D(\ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472[5]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_175),
        .D(\ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472[6]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_175),
        .D(\ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472[7]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_175),
        .D(\ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472[8]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472[8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFBFBFFFB08080008)) 
    \ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459[0]_i_1 
       (.I0(ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357[0]),
        .I1(icmp_ln21_reg_762),
        .I2(icmp_ln879_3_fu_663_p2),
        .I3(icmp_ln52_fu_640_p2),
        .I4(icmp_ln52_1_fu_645_p2),
        .I5(ap_phi_reg_pp0_iter0_s_value_V_2_reg_334[0]),
        .O(\ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459[0]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFBFBFFFB08080008)) 
    \ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459[1]_i_1 
       (.I0(ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357[1]),
        .I1(icmp_ln21_reg_762),
        .I2(icmp_ln879_3_fu_663_p2),
        .I3(icmp_ln52_fu_640_p2),
        .I4(icmp_ln52_1_fu_645_p2),
        .I5(ap_phi_reg_pp0_iter0_s_value_V_2_reg_334[1]),
        .O(\ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459[1]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFBFBFFFB08080008)) 
    \ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459[2]_i_1 
       (.I0(ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357[2]),
        .I1(icmp_ln21_reg_762),
        .I2(icmp_ln879_3_fu_663_p2),
        .I3(icmp_ln52_fu_640_p2),
        .I4(icmp_ln52_1_fu_645_p2),
        .I5(ap_phi_reg_pp0_iter0_s_value_V_2_reg_334[2]),
        .O(\ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459[2]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFBFBFFFB08080008)) 
    \ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459[3]_i_1 
       (.I0(ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357[3]),
        .I1(icmp_ln21_reg_762),
        .I2(icmp_ln879_3_fu_663_p2),
        .I3(icmp_ln52_fu_640_p2),
        .I4(icmp_ln52_1_fu_645_p2),
        .I5(ap_phi_reg_pp0_iter0_s_value_V_2_reg_334[3]),
        .O(\ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459[3]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFBFBFFFB08080008)) 
    \ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459[4]_i_1 
       (.I0(ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357[4]),
        .I1(icmp_ln21_reg_762),
        .I2(icmp_ln879_3_fu_663_p2),
        .I3(icmp_ln52_fu_640_p2),
        .I4(icmp_ln52_1_fu_645_p2),
        .I5(ap_phi_reg_pp0_iter0_s_value_V_2_reg_334[4]),
        .O(\ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459[4]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFBFBFFFB08080008)) 
    \ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459[5]_i_1 
       (.I0(ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357[5]),
        .I1(icmp_ln21_reg_762),
        .I2(icmp_ln879_3_fu_663_p2),
        .I3(icmp_ln52_fu_640_p2),
        .I4(icmp_ln52_1_fu_645_p2),
        .I5(ap_phi_reg_pp0_iter0_s_value_V_2_reg_334[5]),
        .O(\ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459[5]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFBFBFFFB08080008)) 
    \ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459[6]_i_1 
       (.I0(ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357[6]),
        .I1(icmp_ln21_reg_762),
        .I2(icmp_ln879_3_fu_663_p2),
        .I3(icmp_ln52_fu_640_p2),
        .I4(icmp_ln52_1_fu_645_p2),
        .I5(ap_phi_reg_pp0_iter0_s_value_V_2_reg_334[6]),
        .O(\ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459[6]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFBFBFFFB08080008)) 
    \ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459[7]_i_1 
       (.I0(ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357[7]),
        .I1(icmp_ln21_reg_762),
        .I2(icmp_ln879_3_fu_663_p2),
        .I3(icmp_ln52_fu_640_p2),
        .I4(icmp_ln52_1_fu_645_p2),
        .I5(ap_phi_reg_pp0_iter0_s_value_V_2_reg_334[7]),
        .O(\ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459[7]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFBFBFFFB08080008)) 
    \ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459[8]_i_1 
       (.I0(ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357[8]),
        .I1(icmp_ln21_reg_762),
        .I2(icmp_ln879_3_fu_663_p2),
        .I3(icmp_ln52_fu_640_p2),
        .I4(icmp_ln52_1_fu_645_p2),
        .I5(ap_phi_reg_pp0_iter0_s_value_V_2_reg_334[8]),
        .O(\ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459[8]_i_1_n_7 ));
  FDRE \ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_175),
        .D(\ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459[0]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_175),
        .D(\ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459[1]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_175),
        .D(\ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459[2]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_175),
        .D(\ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459[3]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_175),
        .D(\ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459[4]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_175),
        .D(\ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459[5]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_175),
        .D(\ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459[6]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_175),
        .D(\ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459[7]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_175),
        .D(\ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459[8]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459[8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFBFBFFFB08080008)) 
    \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[0]_i_1 
       (.I0(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[0]),
        .I1(icmp_ln21_reg_762),
        .I2(icmp_ln879_3_fu_663_p2),
        .I3(icmp_ln52_fu_640_p2),
        .I4(icmp_ln52_1_fu_645_p2),
        .I5(ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[0]),
        .O(\ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[0]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFBFBFFFB08080008)) 
    \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[10]_i_1 
       (.I0(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[10]),
        .I1(icmp_ln21_reg_762),
        .I2(icmp_ln879_3_fu_663_p2),
        .I3(icmp_ln52_fu_640_p2),
        .I4(icmp_ln52_1_fu_645_p2),
        .I5(ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[10]),
        .O(\ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[10]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFBFBFFFB08080008)) 
    \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[11]_i_1 
       (.I0(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[11]),
        .I1(icmp_ln21_reg_762),
        .I2(icmp_ln879_3_fu_663_p2),
        .I3(icmp_ln52_fu_640_p2),
        .I4(icmp_ln52_1_fu_645_p2),
        .I5(ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[11]),
        .O(\ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[11]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFBFBFFFB08080008)) 
    \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[12]_i_1 
       (.I0(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[12]),
        .I1(icmp_ln21_reg_762),
        .I2(icmp_ln879_3_fu_663_p2),
        .I3(icmp_ln52_fu_640_p2),
        .I4(icmp_ln52_1_fu_645_p2),
        .I5(ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[12]),
        .O(\ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[12]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFBFBFFFB08080008)) 
    \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[13]_i_1 
       (.I0(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[13]),
        .I1(icmp_ln21_reg_762),
        .I2(icmp_ln879_3_fu_663_p2),
        .I3(icmp_ln52_fu_640_p2),
        .I4(icmp_ln52_1_fu_645_p2),
        .I5(ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[13]),
        .O(\ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[13]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFBFBFFFB08080008)) 
    \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[14]_i_1 
       (.I0(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[14]),
        .I1(icmp_ln21_reg_762),
        .I2(icmp_ln879_3_fu_663_p2),
        .I3(icmp_ln52_fu_640_p2),
        .I4(icmp_ln52_1_fu_645_p2),
        .I5(ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[14]),
        .O(\ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[14]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFBFBFFFB08080008)) 
    \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[15]_i_1 
       (.I0(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[15]),
        .I1(icmp_ln21_reg_762),
        .I2(icmp_ln879_3_fu_663_p2),
        .I3(icmp_ln52_fu_640_p2),
        .I4(icmp_ln52_1_fu_645_p2),
        .I5(ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[15]),
        .O(\ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[15]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFBFBFFFB08080008)) 
    \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[16]_i_1 
       (.I0(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[16]),
        .I1(icmp_ln21_reg_762),
        .I2(icmp_ln879_3_fu_663_p2),
        .I3(icmp_ln52_fu_640_p2),
        .I4(icmp_ln52_1_fu_645_p2),
        .I5(ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[16]),
        .O(\ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[16]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFBFBFFFB08080008)) 
    \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[17]_i_1 
       (.I0(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[17]),
        .I1(icmp_ln21_reg_762),
        .I2(icmp_ln879_3_fu_663_p2),
        .I3(icmp_ln52_fu_640_p2),
        .I4(icmp_ln52_1_fu_645_p2),
        .I5(ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[17]),
        .O(\ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[17]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFBFBFFFB08080008)) 
    \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[18]_i_1 
       (.I0(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[18]),
        .I1(icmp_ln21_reg_762),
        .I2(icmp_ln879_3_fu_663_p2),
        .I3(icmp_ln52_fu_640_p2),
        .I4(icmp_ln52_1_fu_645_p2),
        .I5(ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[18]),
        .O(\ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[18]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFBFBFFFB08080008)) 
    \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[19]_i_1 
       (.I0(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[19]),
        .I1(icmp_ln21_reg_762),
        .I2(icmp_ln879_3_fu_663_p2),
        .I3(icmp_ln52_fu_640_p2),
        .I4(icmp_ln52_1_fu_645_p2),
        .I5(ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[19]),
        .O(\ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[19]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFBFBFFFB08080008)) 
    \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[1]_i_1 
       (.I0(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[1]),
        .I1(icmp_ln21_reg_762),
        .I2(icmp_ln879_3_fu_663_p2),
        .I3(icmp_ln52_fu_640_p2),
        .I4(icmp_ln52_1_fu_645_p2),
        .I5(ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[1]),
        .O(\ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[1]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFBFBFFFB08080008)) 
    \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[20]_i_1 
       (.I0(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[20]),
        .I1(icmp_ln21_reg_762),
        .I2(icmp_ln879_3_fu_663_p2),
        .I3(icmp_ln52_fu_640_p2),
        .I4(icmp_ln52_1_fu_645_p2),
        .I5(ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[20]),
        .O(\ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[20]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFBFBFFFB08080008)) 
    \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[21]_i_1 
       (.I0(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[21]),
        .I1(icmp_ln21_reg_762),
        .I2(icmp_ln879_3_fu_663_p2),
        .I3(icmp_ln52_fu_640_p2),
        .I4(icmp_ln52_1_fu_645_p2),
        .I5(ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[21]),
        .O(\ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[21]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFBFBFFFB08080008)) 
    \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[22]_i_1 
       (.I0(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[22]),
        .I1(icmp_ln21_reg_762),
        .I2(icmp_ln879_3_fu_663_p2),
        .I3(icmp_ln52_fu_640_p2),
        .I4(icmp_ln52_1_fu_645_p2),
        .I5(ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[22]),
        .O(\ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[22]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFBFBFFFB08080008)) 
    \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[23]_i_1 
       (.I0(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[23]),
        .I1(icmp_ln21_reg_762),
        .I2(icmp_ln879_3_fu_663_p2),
        .I3(icmp_ln52_fu_640_p2),
        .I4(icmp_ln52_1_fu_645_p2),
        .I5(ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[23]),
        .O(\ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[23]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFBFBFFFB08080008)) 
    \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[24]_i_1 
       (.I0(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[24]),
        .I1(icmp_ln21_reg_762),
        .I2(icmp_ln879_3_fu_663_p2),
        .I3(icmp_ln52_fu_640_p2),
        .I4(icmp_ln52_1_fu_645_p2),
        .I5(ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[24]),
        .O(\ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[24]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFBFBFFFB08080008)) 
    \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[25]_i_1 
       (.I0(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[25]),
        .I1(icmp_ln21_reg_762),
        .I2(icmp_ln879_3_fu_663_p2),
        .I3(icmp_ln52_fu_640_p2),
        .I4(icmp_ln52_1_fu_645_p2),
        .I5(ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[25]),
        .O(\ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[25]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFBFBFFFB08080008)) 
    \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[26]_i_1 
       (.I0(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[26]),
        .I1(icmp_ln21_reg_762),
        .I2(icmp_ln879_3_fu_663_p2),
        .I3(icmp_ln52_fu_640_p2),
        .I4(icmp_ln52_1_fu_645_p2),
        .I5(ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[26]),
        .O(\ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[26]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFBFBFFFB08080008)) 
    \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[27]_i_1 
       (.I0(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[27]),
        .I1(icmp_ln21_reg_762),
        .I2(icmp_ln879_3_fu_663_p2),
        .I3(icmp_ln52_fu_640_p2),
        .I4(icmp_ln52_1_fu_645_p2),
        .I5(ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[27]),
        .O(\ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[27]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFBFBFFFB08080008)) 
    \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[28]_i_1 
       (.I0(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[28]),
        .I1(icmp_ln21_reg_762),
        .I2(icmp_ln879_3_fu_663_p2),
        .I3(icmp_ln52_fu_640_p2),
        .I4(icmp_ln52_1_fu_645_p2),
        .I5(ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[28]),
        .O(\ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[28]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFBFBFFFB08080008)) 
    \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[29]_i_1 
       (.I0(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[29]),
        .I1(icmp_ln21_reg_762),
        .I2(icmp_ln879_3_fu_663_p2),
        .I3(icmp_ln52_fu_640_p2),
        .I4(icmp_ln52_1_fu_645_p2),
        .I5(ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[29]),
        .O(\ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[29]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFBFBFFFB08080008)) 
    \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[2]_i_1 
       (.I0(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[2]),
        .I1(icmp_ln21_reg_762),
        .I2(icmp_ln879_3_fu_663_p2),
        .I3(icmp_ln52_fu_640_p2),
        .I4(icmp_ln52_1_fu_645_p2),
        .I5(ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[2]),
        .O(\ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[2]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFBFBFFFB08080008)) 
    \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[30]_i_1 
       (.I0(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[30]),
        .I1(icmp_ln21_reg_762),
        .I2(icmp_ln879_3_fu_663_p2),
        .I3(icmp_ln52_fu_640_p2),
        .I4(icmp_ln52_1_fu_645_p2),
        .I5(ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[30]),
        .O(\ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[30]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFBFBFFFB08080008)) 
    \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[31]_i_1 
       (.I0(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[31]),
        .I1(icmp_ln21_reg_762),
        .I2(icmp_ln879_3_fu_663_p2),
        .I3(icmp_ln52_fu_640_p2),
        .I4(icmp_ln52_1_fu_645_p2),
        .I5(ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[31]),
        .O(\ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[31]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFBFBFFFB08080008)) 
    \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[3]_i_1 
       (.I0(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[3]),
        .I1(icmp_ln21_reg_762),
        .I2(icmp_ln879_3_fu_663_p2),
        .I3(icmp_ln52_fu_640_p2),
        .I4(icmp_ln52_1_fu_645_p2),
        .I5(ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[3]),
        .O(\ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[3]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFBFBFFFB08080008)) 
    \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[4]_i_1 
       (.I0(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[4]),
        .I1(icmp_ln21_reg_762),
        .I2(icmp_ln879_3_fu_663_p2),
        .I3(icmp_ln52_fu_640_p2),
        .I4(icmp_ln52_1_fu_645_p2),
        .I5(ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[4]),
        .O(\ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[4]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFBFBFFFB08080008)) 
    \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[5]_i_1 
       (.I0(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[5]),
        .I1(icmp_ln21_reg_762),
        .I2(icmp_ln879_3_fu_663_p2),
        .I3(icmp_ln52_fu_640_p2),
        .I4(icmp_ln52_1_fu_645_p2),
        .I5(ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[5]),
        .O(\ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[5]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFBFBFFFB08080008)) 
    \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[6]_i_1 
       (.I0(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[6]),
        .I1(icmp_ln21_reg_762),
        .I2(icmp_ln879_3_fu_663_p2),
        .I3(icmp_ln52_fu_640_p2),
        .I4(icmp_ln52_1_fu_645_p2),
        .I5(ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[6]),
        .O(\ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[6]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFBFBFFFB08080008)) 
    \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[7]_i_1 
       (.I0(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[7]),
        .I1(icmp_ln21_reg_762),
        .I2(icmp_ln879_3_fu_663_p2),
        .I3(icmp_ln52_fu_640_p2),
        .I4(icmp_ln52_1_fu_645_p2),
        .I5(ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[7]),
        .O(\ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[7]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFBFBFFFB08080008)) 
    \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[8]_i_1 
       (.I0(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[8]),
        .I1(icmp_ln21_reg_762),
        .I2(icmp_ln879_3_fu_663_p2),
        .I3(icmp_ln52_fu_640_p2),
        .I4(icmp_ln52_1_fu_645_p2),
        .I5(ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[8]),
        .O(\ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[8]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFBFBFFFB08080008)) 
    \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[9]_i_1 
       (.I0(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[9]),
        .I1(icmp_ln21_reg_762),
        .I2(icmp_ln879_3_fu_663_p2),
        .I3(icmp_ln52_fu_640_p2),
        .I4(icmp_ln52_1_fu_645_p2),
        .I5(ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[9]),
        .O(\ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[9]_i_1_n_7 ));
  FDRE \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_175),
        .D(\ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[0]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446_reg[10] 
       (.C(ap_clk),
        .CE(ap_condition_175),
        .D(\ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[10]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[10]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446_reg[11] 
       (.C(ap_clk),
        .CE(ap_condition_175),
        .D(\ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[11]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[11]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446_reg[12] 
       (.C(ap_clk),
        .CE(ap_condition_175),
        .D(\ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[12]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[12]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446_reg[13] 
       (.C(ap_clk),
        .CE(ap_condition_175),
        .D(\ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[13]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[13]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446_reg[14] 
       (.C(ap_clk),
        .CE(ap_condition_175),
        .D(\ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[14]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[14]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446_reg[15] 
       (.C(ap_clk),
        .CE(ap_condition_175),
        .D(\ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[15]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[15]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446_reg[16] 
       (.C(ap_clk),
        .CE(ap_condition_175),
        .D(\ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[16]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[16]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446_reg[17] 
       (.C(ap_clk),
        .CE(ap_condition_175),
        .D(\ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[17]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[17]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446_reg[18] 
       (.C(ap_clk),
        .CE(ap_condition_175),
        .D(\ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[18]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[18]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446_reg[19] 
       (.C(ap_clk),
        .CE(ap_condition_175),
        .D(\ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[19]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[19]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_175),
        .D(\ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[1]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446_reg[20] 
       (.C(ap_clk),
        .CE(ap_condition_175),
        .D(\ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[20]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[20]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446_reg[21] 
       (.C(ap_clk),
        .CE(ap_condition_175),
        .D(\ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[21]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[21]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446_reg[22] 
       (.C(ap_clk),
        .CE(ap_condition_175),
        .D(\ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[22]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[22]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446_reg[23] 
       (.C(ap_clk),
        .CE(ap_condition_175),
        .D(\ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[23]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[23]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446_reg[24] 
       (.C(ap_clk),
        .CE(ap_condition_175),
        .D(\ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[24]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[24]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446_reg[25] 
       (.C(ap_clk),
        .CE(ap_condition_175),
        .D(\ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[25]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[25]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446_reg[26] 
       (.C(ap_clk),
        .CE(ap_condition_175),
        .D(\ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[26]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[26]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446_reg[27] 
       (.C(ap_clk),
        .CE(ap_condition_175),
        .D(\ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[27]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[27]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446_reg[28] 
       (.C(ap_clk),
        .CE(ap_condition_175),
        .D(\ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[28]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[28]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446_reg[29] 
       (.C(ap_clk),
        .CE(ap_condition_175),
        .D(\ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[29]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[29]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_175),
        .D(\ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[2]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446_reg[30] 
       (.C(ap_clk),
        .CE(ap_condition_175),
        .D(\ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[30]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[30]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446_reg[31] 
       (.C(ap_clk),
        .CE(ap_condition_175),
        .D(\ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[31]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[31]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_175),
        .D(\ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[3]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_175),
        .D(\ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[4]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_175),
        .D(\ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[5]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_175),
        .D(\ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[6]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_175),
        .D(\ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[7]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_175),
        .D(\ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[8]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_175),
        .D(\ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[9]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFBFBFFFB08080008)) 
    \ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434[0]_i_1 
       (.I0(ap_phi_reg_pp0_iter0_s_value_V_2_reg_334[0]),
        .I1(icmp_ln21_reg_762),
        .I2(icmp_ln879_3_fu_663_p2),
        .I3(icmp_ln52_fu_640_p2),
        .I4(icmp_ln52_1_fu_645_p2),
        .I5(\s_value_V_reg_737_reg[8]_0 [0]),
        .O(\ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434[0]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFBFBFFFB08080008)) 
    \ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434[1]_i_1 
       (.I0(ap_phi_reg_pp0_iter0_s_value_V_2_reg_334[1]),
        .I1(icmp_ln21_reg_762),
        .I2(icmp_ln879_3_fu_663_p2),
        .I3(icmp_ln52_fu_640_p2),
        .I4(icmp_ln52_1_fu_645_p2),
        .I5(\s_value_V_reg_737_reg[8]_0 [1]),
        .O(\ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434[1]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFBFBFFFB08080008)) 
    \ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434[2]_i_1 
       (.I0(ap_phi_reg_pp0_iter0_s_value_V_2_reg_334[2]),
        .I1(icmp_ln21_reg_762),
        .I2(icmp_ln879_3_fu_663_p2),
        .I3(icmp_ln52_fu_640_p2),
        .I4(icmp_ln52_1_fu_645_p2),
        .I5(\s_value_V_reg_737_reg[8]_0 [2]),
        .O(\ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434[2]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFBFBFFFB08080008)) 
    \ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434[3]_i_1 
       (.I0(ap_phi_reg_pp0_iter0_s_value_V_2_reg_334[3]),
        .I1(icmp_ln21_reg_762),
        .I2(icmp_ln879_3_fu_663_p2),
        .I3(icmp_ln52_fu_640_p2),
        .I4(icmp_ln52_1_fu_645_p2),
        .I5(\s_value_V_reg_737_reg[8]_0 [3]),
        .O(\ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434[3]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFBFBFFFB08080008)) 
    \ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434[4]_i_1 
       (.I0(ap_phi_reg_pp0_iter0_s_value_V_2_reg_334[4]),
        .I1(icmp_ln21_reg_762),
        .I2(icmp_ln879_3_fu_663_p2),
        .I3(icmp_ln52_fu_640_p2),
        .I4(icmp_ln52_1_fu_645_p2),
        .I5(\s_value_V_reg_737_reg[8]_0 [4]),
        .O(\ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434[4]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFBFBFFFB08080008)) 
    \ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434[5]_i_1 
       (.I0(ap_phi_reg_pp0_iter0_s_value_V_2_reg_334[5]),
        .I1(icmp_ln21_reg_762),
        .I2(icmp_ln879_3_fu_663_p2),
        .I3(icmp_ln52_fu_640_p2),
        .I4(icmp_ln52_1_fu_645_p2),
        .I5(\s_value_V_reg_737_reg[8]_0 [5]),
        .O(\ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434[5]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFBFBFFFB08080008)) 
    \ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434[6]_i_1 
       (.I0(ap_phi_reg_pp0_iter0_s_value_V_2_reg_334[6]),
        .I1(icmp_ln21_reg_762),
        .I2(icmp_ln879_3_fu_663_p2),
        .I3(icmp_ln52_fu_640_p2),
        .I4(icmp_ln52_1_fu_645_p2),
        .I5(\s_value_V_reg_737_reg[8]_0 [6]),
        .O(\ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434[6]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFBFBFFFB08080008)) 
    \ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434[7]_i_1 
       (.I0(ap_phi_reg_pp0_iter0_s_value_V_2_reg_334[7]),
        .I1(icmp_ln21_reg_762),
        .I2(icmp_ln879_3_fu_663_p2),
        .I3(icmp_ln52_fu_640_p2),
        .I4(icmp_ln52_1_fu_645_p2),
        .I5(\s_value_V_reg_737_reg[8]_0 [7]),
        .O(\ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434[7]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFBFBFFFB08080008)) 
    \ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434[8]_i_1 
       (.I0(ap_phi_reg_pp0_iter0_s_value_V_2_reg_334[8]),
        .I1(icmp_ln21_reg_762),
        .I2(icmp_ln879_3_fu_663_p2),
        .I3(icmp_ln52_fu_640_p2),
        .I4(icmp_ln52_1_fu_645_p2),
        .I5(\s_value_V_reg_737_reg[8]_0 [8]),
        .O(\ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434[8]_i_1_n_7 ));
  FDRE \ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_175),
        .D(\ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434[0]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_175),
        .D(\ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434[1]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_175),
        .D(\ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434[2]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_175),
        .D(\ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434[3]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_175),
        .D(\ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434[4]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_175),
        .D(\ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434[5]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_175),
        .D(\ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434[6]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_175),
        .D(\ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434[7]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_175),
        .D(\ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434[8]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434[8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFBFBFFFB08080008)) 
    \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[0]_i_1 
       (.I0(ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[0]),
        .I1(icmp_ln21_reg_762),
        .I2(icmp_ln879_3_fu_663_p2),
        .I3(icmp_ln52_fu_640_p2),
        .I4(icmp_ln52_1_fu_645_p2),
        .I5(\s_frequency_V_reg_742_reg[31]_0 [0]),
        .O(\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[0]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFBFBFFFB08080008)) 
    \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[10]_i_1 
       (.I0(ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[10]),
        .I1(icmp_ln21_reg_762),
        .I2(icmp_ln879_3_fu_663_p2),
        .I3(icmp_ln52_fu_640_p2),
        .I4(icmp_ln52_1_fu_645_p2),
        .I5(\s_frequency_V_reg_742_reg[31]_0 [10]),
        .O(\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[10]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFBFBFFFB08080008)) 
    \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[11]_i_1 
       (.I0(ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[11]),
        .I1(icmp_ln21_reg_762),
        .I2(icmp_ln879_3_fu_663_p2),
        .I3(icmp_ln52_fu_640_p2),
        .I4(icmp_ln52_1_fu_645_p2),
        .I5(\s_frequency_V_reg_742_reg[31]_0 [11]),
        .O(\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[11]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFBFBFFFB08080008)) 
    \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[12]_i_1 
       (.I0(ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[12]),
        .I1(icmp_ln21_reg_762),
        .I2(icmp_ln879_3_fu_663_p2),
        .I3(icmp_ln52_fu_640_p2),
        .I4(icmp_ln52_1_fu_645_p2),
        .I5(\s_frequency_V_reg_742_reg[31]_0 [12]),
        .O(\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[12]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFBFBFFFB08080008)) 
    \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[13]_i_1 
       (.I0(ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[13]),
        .I1(icmp_ln21_reg_762),
        .I2(icmp_ln879_3_fu_663_p2),
        .I3(icmp_ln52_fu_640_p2),
        .I4(icmp_ln52_1_fu_645_p2),
        .I5(\s_frequency_V_reg_742_reg[31]_0 [13]),
        .O(\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[13]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFBFBFFFB08080008)) 
    \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[14]_i_1 
       (.I0(ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[14]),
        .I1(icmp_ln21_reg_762),
        .I2(icmp_ln879_3_fu_663_p2),
        .I3(icmp_ln52_fu_640_p2),
        .I4(icmp_ln52_1_fu_645_p2),
        .I5(\s_frequency_V_reg_742_reg[31]_0 [14]),
        .O(\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[14]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFBFBFFFB08080008)) 
    \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[15]_i_1 
       (.I0(ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[15]),
        .I1(icmp_ln21_reg_762),
        .I2(icmp_ln879_3_fu_663_p2),
        .I3(icmp_ln52_fu_640_p2),
        .I4(icmp_ln52_1_fu_645_p2),
        .I5(\s_frequency_V_reg_742_reg[31]_0 [15]),
        .O(\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[15]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFBFBFFFB08080008)) 
    \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[16]_i_1 
       (.I0(ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[16]),
        .I1(icmp_ln21_reg_762),
        .I2(icmp_ln879_3_fu_663_p2),
        .I3(icmp_ln52_fu_640_p2),
        .I4(icmp_ln52_1_fu_645_p2),
        .I5(\s_frequency_V_reg_742_reg[31]_0 [16]),
        .O(\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[16]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFBFBFFFB08080008)) 
    \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[17]_i_1 
       (.I0(ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[17]),
        .I1(icmp_ln21_reg_762),
        .I2(icmp_ln879_3_fu_663_p2),
        .I3(icmp_ln52_fu_640_p2),
        .I4(icmp_ln52_1_fu_645_p2),
        .I5(\s_frequency_V_reg_742_reg[31]_0 [17]),
        .O(\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[17]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFBFBFFFB08080008)) 
    \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[18]_i_1 
       (.I0(ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[18]),
        .I1(icmp_ln21_reg_762),
        .I2(icmp_ln879_3_fu_663_p2),
        .I3(icmp_ln52_fu_640_p2),
        .I4(icmp_ln52_1_fu_645_p2),
        .I5(\s_frequency_V_reg_742_reg[31]_0 [18]),
        .O(\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[18]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFBFBFFFB08080008)) 
    \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[19]_i_1 
       (.I0(ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[19]),
        .I1(icmp_ln21_reg_762),
        .I2(icmp_ln879_3_fu_663_p2),
        .I3(icmp_ln52_fu_640_p2),
        .I4(icmp_ln52_1_fu_645_p2),
        .I5(\s_frequency_V_reg_742_reg[31]_0 [19]),
        .O(\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[19]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFBFBFFFB08080008)) 
    \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[1]_i_1 
       (.I0(ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[1]),
        .I1(icmp_ln21_reg_762),
        .I2(icmp_ln879_3_fu_663_p2),
        .I3(icmp_ln52_fu_640_p2),
        .I4(icmp_ln52_1_fu_645_p2),
        .I5(\s_frequency_V_reg_742_reg[31]_0 [1]),
        .O(\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[1]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFBFBFFFB08080008)) 
    \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[20]_i_1 
       (.I0(ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[20]),
        .I1(icmp_ln21_reg_762),
        .I2(icmp_ln879_3_fu_663_p2),
        .I3(icmp_ln52_fu_640_p2),
        .I4(icmp_ln52_1_fu_645_p2),
        .I5(\s_frequency_V_reg_742_reg[31]_0 [20]),
        .O(\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[20]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFBFBFFFB08080008)) 
    \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[21]_i_1 
       (.I0(ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[21]),
        .I1(icmp_ln21_reg_762),
        .I2(icmp_ln879_3_fu_663_p2),
        .I3(icmp_ln52_fu_640_p2),
        .I4(icmp_ln52_1_fu_645_p2),
        .I5(\s_frequency_V_reg_742_reg[31]_0 [21]),
        .O(\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[21]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFBFBFFFB08080008)) 
    \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[22]_i_1 
       (.I0(ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[22]),
        .I1(icmp_ln21_reg_762),
        .I2(icmp_ln879_3_fu_663_p2),
        .I3(icmp_ln52_fu_640_p2),
        .I4(icmp_ln52_1_fu_645_p2),
        .I5(\s_frequency_V_reg_742_reg[31]_0 [22]),
        .O(\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[22]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFBFBFFFB08080008)) 
    \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[23]_i_1 
       (.I0(ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[23]),
        .I1(icmp_ln21_reg_762),
        .I2(icmp_ln879_3_fu_663_p2),
        .I3(icmp_ln52_fu_640_p2),
        .I4(icmp_ln52_1_fu_645_p2),
        .I5(\s_frequency_V_reg_742_reg[31]_0 [23]),
        .O(\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[23]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFBFBFFFB08080008)) 
    \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[24]_i_1 
       (.I0(ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[24]),
        .I1(icmp_ln21_reg_762),
        .I2(icmp_ln879_3_fu_663_p2),
        .I3(icmp_ln52_fu_640_p2),
        .I4(icmp_ln52_1_fu_645_p2),
        .I5(\s_frequency_V_reg_742_reg[31]_0 [24]),
        .O(\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[24]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFBFBFFFB08080008)) 
    \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[25]_i_1 
       (.I0(ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[25]),
        .I1(icmp_ln21_reg_762),
        .I2(icmp_ln879_3_fu_663_p2),
        .I3(icmp_ln52_fu_640_p2),
        .I4(icmp_ln52_1_fu_645_p2),
        .I5(\s_frequency_V_reg_742_reg[31]_0 [25]),
        .O(\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[25]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFBFBFFFB08080008)) 
    \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[26]_i_1 
       (.I0(ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[26]),
        .I1(icmp_ln21_reg_762),
        .I2(icmp_ln879_3_fu_663_p2),
        .I3(icmp_ln52_fu_640_p2),
        .I4(icmp_ln52_1_fu_645_p2),
        .I5(\s_frequency_V_reg_742_reg[31]_0 [26]),
        .O(\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[26]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFBFBFFFB08080008)) 
    \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[27]_i_1 
       (.I0(ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[27]),
        .I1(icmp_ln21_reg_762),
        .I2(icmp_ln879_3_fu_663_p2),
        .I3(icmp_ln52_fu_640_p2),
        .I4(icmp_ln52_1_fu_645_p2),
        .I5(\s_frequency_V_reg_742_reg[31]_0 [27]),
        .O(\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[27]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFBFBFFFB08080008)) 
    \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[28]_i_1 
       (.I0(ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[28]),
        .I1(icmp_ln21_reg_762),
        .I2(icmp_ln879_3_fu_663_p2),
        .I3(icmp_ln52_fu_640_p2),
        .I4(icmp_ln52_1_fu_645_p2),
        .I5(\s_frequency_V_reg_742_reg[31]_0 [28]),
        .O(\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[28]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFBFBFFFB08080008)) 
    \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[29]_i_1 
       (.I0(ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[29]),
        .I1(icmp_ln21_reg_762),
        .I2(icmp_ln879_3_fu_663_p2),
        .I3(icmp_ln52_fu_640_p2),
        .I4(icmp_ln52_1_fu_645_p2),
        .I5(\s_frequency_V_reg_742_reg[31]_0 [29]),
        .O(\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[29]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFBFBFFFB08080008)) 
    \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[2]_i_1 
       (.I0(ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[2]),
        .I1(icmp_ln21_reg_762),
        .I2(icmp_ln879_3_fu_663_p2),
        .I3(icmp_ln52_fu_640_p2),
        .I4(icmp_ln52_1_fu_645_p2),
        .I5(\s_frequency_V_reg_742_reg[31]_0 [2]),
        .O(\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[2]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFBFBFFFB08080008)) 
    \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[30]_i_1 
       (.I0(ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[30]),
        .I1(icmp_ln21_reg_762),
        .I2(icmp_ln879_3_fu_663_p2),
        .I3(icmp_ln52_fu_640_p2),
        .I4(icmp_ln52_1_fu_645_p2),
        .I5(\s_frequency_V_reg_742_reg[31]_0 [30]),
        .O(\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[30]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'h8FFF000000000000)) 
    \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[31]_i_1 
       (.I0(sorted_copy1_1_chann_empty_n),
        .I1(sorted_copy1_0_chann_empty_n),
        .I2(icmp_ln21_reg_762),
        .I3(or_ln52_fu_669_p2),
        .I4(ap_CS_fsm_pp0_stage4),
        .I5(ap_enable_reg_pp0_iter0),
        .O(ap_condition_175));
  LUT6 #(
    .INIT(64'hFBFBFFFB08080008)) 
    \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[31]_i_2 
       (.I0(ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[31]),
        .I1(icmp_ln21_reg_762),
        .I2(icmp_ln879_3_fu_663_p2),
        .I3(icmp_ln52_fu_640_p2),
        .I4(icmp_ln52_1_fu_645_p2),
        .I5(\s_frequency_V_reg_742_reg[31]_0 [31]),
        .O(\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[31]_i_2_n_7 ));
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[31]_i_3 
       (.I0(icmp_ln52_1_fu_645_p2),
        .I1(icmp_ln52_fu_640_p2),
        .I2(icmp_ln879_3_fu_663_p2),
        .O(or_ln52_fu_669_p2));
  LUT6 #(
    .INIT(64'hFBFBFFFB08080008)) 
    \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[3]_i_1 
       (.I0(ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[3]),
        .I1(icmp_ln21_reg_762),
        .I2(icmp_ln879_3_fu_663_p2),
        .I3(icmp_ln52_fu_640_p2),
        .I4(icmp_ln52_1_fu_645_p2),
        .I5(\s_frequency_V_reg_742_reg[31]_0 [3]),
        .O(\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[3]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFBFBFFFB08080008)) 
    \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[4]_i_1 
       (.I0(ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[4]),
        .I1(icmp_ln21_reg_762),
        .I2(icmp_ln879_3_fu_663_p2),
        .I3(icmp_ln52_fu_640_p2),
        .I4(icmp_ln52_1_fu_645_p2),
        .I5(\s_frequency_V_reg_742_reg[31]_0 [4]),
        .O(\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[4]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFBFBFFFB08080008)) 
    \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[5]_i_1 
       (.I0(ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[5]),
        .I1(icmp_ln21_reg_762),
        .I2(icmp_ln879_3_fu_663_p2),
        .I3(icmp_ln52_fu_640_p2),
        .I4(icmp_ln52_1_fu_645_p2),
        .I5(\s_frequency_V_reg_742_reg[31]_0 [5]),
        .O(\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[5]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFBFBFFFB08080008)) 
    \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[6]_i_1 
       (.I0(ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[6]),
        .I1(icmp_ln21_reg_762),
        .I2(icmp_ln879_3_fu_663_p2),
        .I3(icmp_ln52_fu_640_p2),
        .I4(icmp_ln52_1_fu_645_p2),
        .I5(\s_frequency_V_reg_742_reg[31]_0 [6]),
        .O(\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[6]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFBFBFFFB08080008)) 
    \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[7]_i_1 
       (.I0(ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[7]),
        .I1(icmp_ln21_reg_762),
        .I2(icmp_ln879_3_fu_663_p2),
        .I3(icmp_ln52_fu_640_p2),
        .I4(icmp_ln52_1_fu_645_p2),
        .I5(\s_frequency_V_reg_742_reg[31]_0 [7]),
        .O(\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[7]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFBFBFFFB08080008)) 
    \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[8]_i_1 
       (.I0(ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[8]),
        .I1(icmp_ln21_reg_762),
        .I2(icmp_ln879_3_fu_663_p2),
        .I3(icmp_ln52_fu_640_p2),
        .I4(icmp_ln52_1_fu_645_p2),
        .I5(\s_frequency_V_reg_742_reg[31]_0 [8]),
        .O(\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[8]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFBFBFFFB08080008)) 
    \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[9]_i_1 
       (.I0(ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[9]),
        .I1(icmp_ln21_reg_762),
        .I2(icmp_ln879_3_fu_663_p2),
        .I3(icmp_ln52_fu_640_p2),
        .I4(icmp_ln52_1_fu_645_p2),
        .I5(\s_frequency_V_reg_742_reg[31]_0 [9]),
        .O(\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[9]_i_1_n_7 ));
  FDRE \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_175),
        .D(\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[0]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422_reg[10] 
       (.C(ap_clk),
        .CE(ap_condition_175),
        .D(\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[10]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[10]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422_reg[11] 
       (.C(ap_clk),
        .CE(ap_condition_175),
        .D(\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[11]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[11]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422_reg[12] 
       (.C(ap_clk),
        .CE(ap_condition_175),
        .D(\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[12]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[12]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422_reg[13] 
       (.C(ap_clk),
        .CE(ap_condition_175),
        .D(\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[13]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[13]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422_reg[14] 
       (.C(ap_clk),
        .CE(ap_condition_175),
        .D(\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[14]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[14]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422_reg[15] 
       (.C(ap_clk),
        .CE(ap_condition_175),
        .D(\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[15]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[15]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422_reg[16] 
       (.C(ap_clk),
        .CE(ap_condition_175),
        .D(\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[16]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[16]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422_reg[17] 
       (.C(ap_clk),
        .CE(ap_condition_175),
        .D(\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[17]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[17]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422_reg[18] 
       (.C(ap_clk),
        .CE(ap_condition_175),
        .D(\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[18]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[18]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422_reg[19] 
       (.C(ap_clk),
        .CE(ap_condition_175),
        .D(\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[19]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[19]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_175),
        .D(\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[1]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422_reg[20] 
       (.C(ap_clk),
        .CE(ap_condition_175),
        .D(\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[20]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[20]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422_reg[21] 
       (.C(ap_clk),
        .CE(ap_condition_175),
        .D(\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[21]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[21]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422_reg[22] 
       (.C(ap_clk),
        .CE(ap_condition_175),
        .D(\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[22]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[22]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422_reg[23] 
       (.C(ap_clk),
        .CE(ap_condition_175),
        .D(\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[23]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[23]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422_reg[24] 
       (.C(ap_clk),
        .CE(ap_condition_175),
        .D(\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[24]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[24]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422_reg[25] 
       (.C(ap_clk),
        .CE(ap_condition_175),
        .D(\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[25]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[25]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422_reg[26] 
       (.C(ap_clk),
        .CE(ap_condition_175),
        .D(\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[26]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[26]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422_reg[27] 
       (.C(ap_clk),
        .CE(ap_condition_175),
        .D(\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[27]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[27]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422_reg[28] 
       (.C(ap_clk),
        .CE(ap_condition_175),
        .D(\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[28]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[28]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422_reg[29] 
       (.C(ap_clk),
        .CE(ap_condition_175),
        .D(\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[29]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[29]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_175),
        .D(\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[2]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422_reg[30] 
       (.C(ap_clk),
        .CE(ap_condition_175),
        .D(\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[30]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[30]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422_reg[31] 
       (.C(ap_clk),
        .CE(ap_condition_175),
        .D(\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[31]_i_2_n_7 ),
        .Q(ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[31]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_175),
        .D(\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[3]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_175),
        .D(\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[4]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_175),
        .D(\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[5]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_175),
        .D(\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[6]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_175),
        .D(\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[7]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_175),
        .D(\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[8]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_175),
        .D(\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[9]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT5 #(
    .INIT(32'h0000EEEA)) 
    ap_sync_reg_channel_write_left_V_i_1
       (.I0(ap_sync_reg_channel_write_left_V),
        .I1(left_V_i_full_n),
        .I2(ap_done_reg),
        .I3(\ap_CS_fsm_reg[7]_0 [1]),
        .I4(ap_sync_reg_channel_write_right_V),
        .O(ap_sync_reg_channel_write_left_V_reg));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT5 #(
    .INIT(32'h0000EEEA)) 
    ap_sync_reg_channel_write_parent_V_i_1
       (.I0(ap_sync_reg_channel_write_parent_V),
        .I1(parent_V_i_full_n),
        .I2(ap_done_reg),
        .I3(\ap_CS_fsm_reg[7]_0 [1]),
        .I4(ap_sync_reg_channel_write_right_V),
        .O(ap_sync_reg_channel_write_parent_V_reg));
  LUT6 #(
    .INIT(64'hA8A8A800FFFFFFFF)) 
    ap_sync_reg_channel_write_parent_V_i_2
       (.I0(ap_done_reg_i_4_n_7),
        .I1(\iptr_reg[0]_0 ),
        .I2(right_V_i_full_n),
        .I3(ap_sync_reg_channel_write_left_V),
        .I4(left_V_i_full_n),
        .I5(ap_rst_n),
        .O(ap_sync_reg_channel_write_right_V));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT5 #(
    .INIT(32'h0000EEEA)) 
    ap_sync_reg_channel_write_right_V_i_1
       (.I0(\iptr_reg[0]_0 ),
        .I1(right_V_i_full_n),
        .I2(ap_done_reg),
        .I3(\ap_CS_fsm_reg[7]_0 [1]),
        .I4(ap_sync_reg_channel_write_right_V),
        .O(ap_sync_reg_channel_write_right_V_reg));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \count[0]_i_2 
       (.I0(\ap_CS_fsm_reg[7]_0 [1]),
        .I1(ap_done_reg),
        .O(create_tree_U0_ap_done));
  LUT4 #(
    .INIT(16'h2220)) 
    \count[1]_i_2 
       (.I0(parent_V_i_full_n),
        .I1(ap_sync_reg_channel_write_parent_V),
        .I2(\ap_CS_fsm_reg[7]_0 [1]),
        .I3(ap_done_reg),
        .O(push_buf));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT4 #(
    .INIT(16'h2220)) 
    \count[1]_i_2__0 
       (.I0(left_V_i_full_n),
        .I1(ap_sync_reg_channel_write_left_V),
        .I2(\ap_CS_fsm_reg[7]_0 [1]),
        .I3(ap_done_reg),
        .O(push_buf_0));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT4 #(
    .INIT(16'h2220)) 
    \count[1]_i_2__1 
       (.I0(right_V_i_full_n),
        .I1(\iptr_reg[0]_0 ),
        .I2(\ap_CS_fsm_reg[7]_0 [1]),
        .I3(ap_done_reg),
        .O(push_buf_1));
  FDRE \extLd_loc_read_reg_730_reg[0] 
       (.C(ap_clk),
        .CE(create_tree_U0_extLd_loc_read),
        .D(D[0]),
        .Q(extLd_loc_read_reg_730[0]),
        .R(1'b0));
  FDRE \extLd_loc_read_reg_730_reg[1] 
       (.C(ap_clk),
        .CE(create_tree_U0_extLd_loc_read),
        .D(D[1]),
        .Q(extLd_loc_read_reg_730[1]),
        .R(1'b0));
  FDRE \extLd_loc_read_reg_730_reg[2] 
       (.C(ap_clk),
        .CE(create_tree_U0_extLd_loc_read),
        .D(D[2]),
        .Q(extLd_loc_read_reg_730[2]),
        .R(1'b0));
  FDRE \extLd_loc_read_reg_730_reg[3] 
       (.C(ap_clk),
        .CE(create_tree_U0_extLd_loc_read),
        .D(D[3]),
        .Q(extLd_loc_read_reg_730[3]),
        .R(1'b0));
  FDRE \extLd_loc_read_reg_730_reg[4] 
       (.C(ap_clk),
        .CE(create_tree_U0_extLd_loc_read),
        .D(D[4]),
        .Q(extLd_loc_read_reg_730[4]),
        .R(1'b0));
  FDRE \extLd_loc_read_reg_730_reg[5] 
       (.C(ap_clk),
        .CE(create_tree_U0_extLd_loc_read),
        .D(D[5]),
        .Q(extLd_loc_read_reg_730[5]),
        .R(1'b0));
  FDRE \extLd_loc_read_reg_730_reg[6] 
       (.C(ap_clk),
        .CE(create_tree_U0_extLd_loc_read),
        .D(D[6]),
        .Q(extLd_loc_read_reg_730[6]),
        .R(1'b0));
  FDRE \extLd_loc_read_reg_730_reg[7] 
       (.C(ap_clk),
        .CE(create_tree_U0_extLd_loc_read),
        .D(D[7]),
        .Q(extLd_loc_read_reg_730[7]),
        .R(1'b0));
  FDRE \extLd_loc_read_reg_730_reg[8] 
       (.C(ap_clk),
        .CE(create_tree_U0_extLd_loc_read),
        .D(D[8]),
        .Q(extLd_loc_read_reg_730[8]),
        .R(1'b0));
  design_1_huffman_encoding_0_1_create_tree_frequibs frequency_0_V_U
       (.D(intermediate_freq_ne_fu_575_p3),
        .DOADO(frequency_0_V_q0),
        .DOBDO(frequency_1_V_q1),
        .E(frequency_0_V_ce1),
        .Q(lshr_ln1_reg_766),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .or_ln52_reg_837(or_ln52_reg_837),
        .ram_reg({ap_CS_fsm_pp0_stage1,ap_CS_fsm_pp0_stage0}),
        .ram_reg_0(reg_494),
        .ram_reg_1({lshr_ln_fu_542_p4,\t_V_2_reg_245_reg_n_7_[0] }),
        .ram_reg_2(\trunc_ln321_1_reg_847_reg_n_7_[0] ),
        .ram_reg_3(\trunc_ln321_reg_857_reg_n_7_[0] ),
        .ram_reg_4(ap_enable_reg_pp0_iter1_reg_n_7),
        .ram_reg_5(add_ln209_reg_851),
        .ram_reg_6(add_ln209_1_reg_841));
  design_1_huffman_encoding_0_1_create_tree_frequjbC frequency_1_V_U
       (.D(intermediate_freq_V_1_fu_567_p3),
        .DOADO(frequency_0_V_q0),
        .DOBDO(frequency_1_V_q1),
        .E(frequency_0_V_ce1),
        .Q(lshr_ln1_reg_766),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .or_ln52_reg_837(or_ln52_reg_837),
        .ram_reg({ap_CS_fsm_pp0_stage1,ap_CS_fsm_pp0_stage0}),
        .ram_reg_0(reg_494),
        .ram_reg_1({lshr_ln_fu_542_p4,\t_V_2_reg_245_reg_n_7_[0] }),
        .ram_reg_2(\trunc_ln321_1_reg_847_reg_n_7_[0] ),
        .ram_reg_3(\trunc_ln321_reg_857_reg_n_7_[0] ),
        .ram_reg_4(ap_enable_reg_pp0_iter1_reg_n_7),
        .ram_reg_5(add_ln209_reg_851),
        .ram_reg_6(add_ln209_1_reg_841));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \i_reg_771[0]_i_1 
       (.I0(Q[0]),
        .O(i_fu_536_p2[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \i_reg_771[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(i_fu_536_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_reg_771[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(i_fu_536_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_reg_771[3]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .O(i_fu_536_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_reg_771[4]_i_1 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[4]),
        .O(i_fu_536_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_reg_771[5]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(i_fu_536_p2[5]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \i_reg_771[6]_i_1 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(\i_reg_771[6]_i_2_n_7 ),
        .I3(Q[2]),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(i_fu_536_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \i_reg_771[6]_i_2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\i_reg_771[6]_i_2_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \i_reg_771[7]_i_1 
       (.I0(Q[6]),
        .I1(\i_reg_771[8]_i_2_n_7 ),
        .I2(Q[7]),
        .O(i_fu_536_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \i_reg_771[8]_i_1 
       (.I0(Q[7]),
        .I1(\i_reg_771[8]_i_2_n_7 ),
        .I2(Q[6]),
        .I3(\op_assign_reg_257_reg_n_7_[8] ),
        .O(i_fu_536_p2[8]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \i_reg_771[8]_i_2 
       (.I0(Q[5]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(Q[4]),
        .O(\i_reg_771[8]_i_2_n_7 ));
  FDRE \i_reg_771_reg[0] 
       (.C(ap_clk),
        .CE(frequency_0_V_ce1),
        .D(i_fu_536_p2[0]),
        .Q(i_reg_771[0]),
        .R(1'b0));
  FDRE \i_reg_771_reg[1] 
       (.C(ap_clk),
        .CE(frequency_0_V_ce1),
        .D(i_fu_536_p2[1]),
        .Q(i_reg_771[1]),
        .R(1'b0));
  FDRE \i_reg_771_reg[2] 
       (.C(ap_clk),
        .CE(frequency_0_V_ce1),
        .D(i_fu_536_p2[2]),
        .Q(i_reg_771[2]),
        .R(1'b0));
  FDRE \i_reg_771_reg[3] 
       (.C(ap_clk),
        .CE(frequency_0_V_ce1),
        .D(i_fu_536_p2[3]),
        .Q(i_reg_771[3]),
        .R(1'b0));
  FDRE \i_reg_771_reg[4] 
       (.C(ap_clk),
        .CE(frequency_0_V_ce1),
        .D(i_fu_536_p2[4]),
        .Q(i_reg_771[4]),
        .R(1'b0));
  FDRE \i_reg_771_reg[5] 
       (.C(ap_clk),
        .CE(frequency_0_V_ce1),
        .D(i_fu_536_p2[5]),
        .Q(i_reg_771[5]),
        .R(1'b0));
  FDRE \i_reg_771_reg[6] 
       (.C(ap_clk),
        .CE(frequency_0_V_ce1),
        .D(i_fu_536_p2[6]),
        .Q(i_reg_771[6]),
        .R(1'b0));
  FDRE \i_reg_771_reg[7] 
       (.C(ap_clk),
        .CE(frequency_0_V_ce1),
        .D(i_fu_536_p2[7]),
        .Q(i_reg_771[7]),
        .R(1'b0));
  FDRE \i_reg_771_reg[8] 
       (.C(ap_clk),
        .CE(frequency_0_V_ce1),
        .D(i_fu_536_p2[8]),
        .Q(i_reg_771[8]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln21_reg_762[0]_i_1 
       (.I0(icmp_ln21_fu_511_p2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(icmp_ln21_reg_762),
        .O(\icmp_ln21_reg_762[0]_i_1_n_7 ));
  FDRE \icmp_ln21_reg_762_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln21_reg_762[0]_i_1_n_7 ),
        .Q(icmp_ln21_reg_762),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    int_ap_idle_i_6
       (.I0(\ap_CS_fsm_reg_n_7_[0] ),
        .I1(create_tree_U0_ap_start),
        .I2(parent_V_t_empty_n),
        .I3(left_V_t_empty_n),
        .I4(extLd7_loc_channel_empty_n),
        .I5(right_V_t_empty_n),
        .O(\ap_CS_fsm_reg[0]_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \intermediate_freq_V_1_reg_796[31]_i_1 
       (.I0(icmp_ln21_reg_762),
        .I1(ap_CS_fsm_pp0_stage2),
        .O(intermediate_freq_V_1_reg_7960));
  FDRE \intermediate_freq_V_1_reg_796_reg[0] 
       (.C(ap_clk),
        .CE(intermediate_freq_V_1_reg_7960),
        .D(intermediate_freq_V_1_fu_567_p3[0]),
        .Q(intermediate_freq_V_1_reg_796[0]),
        .R(1'b0));
  FDRE \intermediate_freq_V_1_reg_796_reg[10] 
       (.C(ap_clk),
        .CE(intermediate_freq_V_1_reg_7960),
        .D(intermediate_freq_V_1_fu_567_p3[10]),
        .Q(intermediate_freq_V_1_reg_796[10]),
        .R(1'b0));
  FDRE \intermediate_freq_V_1_reg_796_reg[11] 
       (.C(ap_clk),
        .CE(intermediate_freq_V_1_reg_7960),
        .D(intermediate_freq_V_1_fu_567_p3[11]),
        .Q(intermediate_freq_V_1_reg_796[11]),
        .R(1'b0));
  FDRE \intermediate_freq_V_1_reg_796_reg[12] 
       (.C(ap_clk),
        .CE(intermediate_freq_V_1_reg_7960),
        .D(intermediate_freq_V_1_fu_567_p3[12]),
        .Q(intermediate_freq_V_1_reg_796[12]),
        .R(1'b0));
  FDRE \intermediate_freq_V_1_reg_796_reg[13] 
       (.C(ap_clk),
        .CE(intermediate_freq_V_1_reg_7960),
        .D(intermediate_freq_V_1_fu_567_p3[13]),
        .Q(intermediate_freq_V_1_reg_796[13]),
        .R(1'b0));
  FDRE \intermediate_freq_V_1_reg_796_reg[14] 
       (.C(ap_clk),
        .CE(intermediate_freq_V_1_reg_7960),
        .D(intermediate_freq_V_1_fu_567_p3[14]),
        .Q(intermediate_freq_V_1_reg_796[14]),
        .R(1'b0));
  FDRE \intermediate_freq_V_1_reg_796_reg[15] 
       (.C(ap_clk),
        .CE(intermediate_freq_V_1_reg_7960),
        .D(intermediate_freq_V_1_fu_567_p3[15]),
        .Q(intermediate_freq_V_1_reg_796[15]),
        .R(1'b0));
  FDRE \intermediate_freq_V_1_reg_796_reg[16] 
       (.C(ap_clk),
        .CE(intermediate_freq_V_1_reg_7960),
        .D(intermediate_freq_V_1_fu_567_p3[16]),
        .Q(intermediate_freq_V_1_reg_796[16]),
        .R(1'b0));
  FDRE \intermediate_freq_V_1_reg_796_reg[17] 
       (.C(ap_clk),
        .CE(intermediate_freq_V_1_reg_7960),
        .D(intermediate_freq_V_1_fu_567_p3[17]),
        .Q(intermediate_freq_V_1_reg_796[17]),
        .R(1'b0));
  FDRE \intermediate_freq_V_1_reg_796_reg[18] 
       (.C(ap_clk),
        .CE(intermediate_freq_V_1_reg_7960),
        .D(intermediate_freq_V_1_fu_567_p3[18]),
        .Q(intermediate_freq_V_1_reg_796[18]),
        .R(1'b0));
  FDRE \intermediate_freq_V_1_reg_796_reg[19] 
       (.C(ap_clk),
        .CE(intermediate_freq_V_1_reg_7960),
        .D(intermediate_freq_V_1_fu_567_p3[19]),
        .Q(intermediate_freq_V_1_reg_796[19]),
        .R(1'b0));
  FDRE \intermediate_freq_V_1_reg_796_reg[1] 
       (.C(ap_clk),
        .CE(intermediate_freq_V_1_reg_7960),
        .D(intermediate_freq_V_1_fu_567_p3[1]),
        .Q(intermediate_freq_V_1_reg_796[1]),
        .R(1'b0));
  FDRE \intermediate_freq_V_1_reg_796_reg[20] 
       (.C(ap_clk),
        .CE(intermediate_freq_V_1_reg_7960),
        .D(intermediate_freq_V_1_fu_567_p3[20]),
        .Q(intermediate_freq_V_1_reg_796[20]),
        .R(1'b0));
  FDRE \intermediate_freq_V_1_reg_796_reg[21] 
       (.C(ap_clk),
        .CE(intermediate_freq_V_1_reg_7960),
        .D(intermediate_freq_V_1_fu_567_p3[21]),
        .Q(intermediate_freq_V_1_reg_796[21]),
        .R(1'b0));
  FDRE \intermediate_freq_V_1_reg_796_reg[22] 
       (.C(ap_clk),
        .CE(intermediate_freq_V_1_reg_7960),
        .D(intermediate_freq_V_1_fu_567_p3[22]),
        .Q(intermediate_freq_V_1_reg_796[22]),
        .R(1'b0));
  FDRE \intermediate_freq_V_1_reg_796_reg[23] 
       (.C(ap_clk),
        .CE(intermediate_freq_V_1_reg_7960),
        .D(intermediate_freq_V_1_fu_567_p3[23]),
        .Q(intermediate_freq_V_1_reg_796[23]),
        .R(1'b0));
  FDRE \intermediate_freq_V_1_reg_796_reg[24] 
       (.C(ap_clk),
        .CE(intermediate_freq_V_1_reg_7960),
        .D(intermediate_freq_V_1_fu_567_p3[24]),
        .Q(intermediate_freq_V_1_reg_796[24]),
        .R(1'b0));
  FDRE \intermediate_freq_V_1_reg_796_reg[25] 
       (.C(ap_clk),
        .CE(intermediate_freq_V_1_reg_7960),
        .D(intermediate_freq_V_1_fu_567_p3[25]),
        .Q(intermediate_freq_V_1_reg_796[25]),
        .R(1'b0));
  FDRE \intermediate_freq_V_1_reg_796_reg[26] 
       (.C(ap_clk),
        .CE(intermediate_freq_V_1_reg_7960),
        .D(intermediate_freq_V_1_fu_567_p3[26]),
        .Q(intermediate_freq_V_1_reg_796[26]),
        .R(1'b0));
  FDRE \intermediate_freq_V_1_reg_796_reg[27] 
       (.C(ap_clk),
        .CE(intermediate_freq_V_1_reg_7960),
        .D(intermediate_freq_V_1_fu_567_p3[27]),
        .Q(intermediate_freq_V_1_reg_796[27]),
        .R(1'b0));
  FDRE \intermediate_freq_V_1_reg_796_reg[28] 
       (.C(ap_clk),
        .CE(intermediate_freq_V_1_reg_7960),
        .D(intermediate_freq_V_1_fu_567_p3[28]),
        .Q(intermediate_freq_V_1_reg_796[28]),
        .R(1'b0));
  FDRE \intermediate_freq_V_1_reg_796_reg[29] 
       (.C(ap_clk),
        .CE(intermediate_freq_V_1_reg_7960),
        .D(intermediate_freq_V_1_fu_567_p3[29]),
        .Q(intermediate_freq_V_1_reg_796[29]),
        .R(1'b0));
  FDRE \intermediate_freq_V_1_reg_796_reg[2] 
       (.C(ap_clk),
        .CE(intermediate_freq_V_1_reg_7960),
        .D(intermediate_freq_V_1_fu_567_p3[2]),
        .Q(intermediate_freq_V_1_reg_796[2]),
        .R(1'b0));
  FDRE \intermediate_freq_V_1_reg_796_reg[30] 
       (.C(ap_clk),
        .CE(intermediate_freq_V_1_reg_7960),
        .D(intermediate_freq_V_1_fu_567_p3[30]),
        .Q(intermediate_freq_V_1_reg_796[30]),
        .R(1'b0));
  FDRE \intermediate_freq_V_1_reg_796_reg[31] 
       (.C(ap_clk),
        .CE(intermediate_freq_V_1_reg_7960),
        .D(intermediate_freq_V_1_fu_567_p3[31]),
        .Q(intermediate_freq_V_1_reg_796[31]),
        .R(1'b0));
  FDRE \intermediate_freq_V_1_reg_796_reg[3] 
       (.C(ap_clk),
        .CE(intermediate_freq_V_1_reg_7960),
        .D(intermediate_freq_V_1_fu_567_p3[3]),
        .Q(intermediate_freq_V_1_reg_796[3]),
        .R(1'b0));
  FDRE \intermediate_freq_V_1_reg_796_reg[4] 
       (.C(ap_clk),
        .CE(intermediate_freq_V_1_reg_7960),
        .D(intermediate_freq_V_1_fu_567_p3[4]),
        .Q(intermediate_freq_V_1_reg_796[4]),
        .R(1'b0));
  FDRE \intermediate_freq_V_1_reg_796_reg[5] 
       (.C(ap_clk),
        .CE(intermediate_freq_V_1_reg_7960),
        .D(intermediate_freq_V_1_fu_567_p3[5]),
        .Q(intermediate_freq_V_1_reg_796[5]),
        .R(1'b0));
  FDRE \intermediate_freq_V_1_reg_796_reg[6] 
       (.C(ap_clk),
        .CE(intermediate_freq_V_1_reg_7960),
        .D(intermediate_freq_V_1_fu_567_p3[6]),
        .Q(intermediate_freq_V_1_reg_796[6]),
        .R(1'b0));
  FDRE \intermediate_freq_V_1_reg_796_reg[7] 
       (.C(ap_clk),
        .CE(intermediate_freq_V_1_reg_7960),
        .D(intermediate_freq_V_1_fu_567_p3[7]),
        .Q(intermediate_freq_V_1_reg_796[7]),
        .R(1'b0));
  FDRE \intermediate_freq_V_1_reg_796_reg[8] 
       (.C(ap_clk),
        .CE(intermediate_freq_V_1_reg_7960),
        .D(intermediate_freq_V_1_fu_567_p3[8]),
        .Q(intermediate_freq_V_1_reg_796[8]),
        .R(1'b0));
  FDRE \intermediate_freq_V_1_reg_796_reg[9] 
       (.C(ap_clk),
        .CE(intermediate_freq_V_1_reg_7960),
        .D(intermediate_freq_V_1_fu_567_p3[9]),
        .Q(intermediate_freq_V_1_reg_796[9]),
        .R(1'b0));
  FDRE \intermediate_freq_ne_reg_803_reg[0] 
       (.C(ap_clk),
        .CE(intermediate_freq_V_1_reg_7960),
        .D(intermediate_freq_ne_fu_575_p3[0]),
        .Q(intermediate_freq_ne_reg_803[0]),
        .R(1'b0));
  FDRE \intermediate_freq_ne_reg_803_reg[10] 
       (.C(ap_clk),
        .CE(intermediate_freq_V_1_reg_7960),
        .D(intermediate_freq_ne_fu_575_p3[10]),
        .Q(intermediate_freq_ne_reg_803[10]),
        .R(1'b0));
  FDRE \intermediate_freq_ne_reg_803_reg[11] 
       (.C(ap_clk),
        .CE(intermediate_freq_V_1_reg_7960),
        .D(intermediate_freq_ne_fu_575_p3[11]),
        .Q(intermediate_freq_ne_reg_803[11]),
        .R(1'b0));
  FDRE \intermediate_freq_ne_reg_803_reg[12] 
       (.C(ap_clk),
        .CE(intermediate_freq_V_1_reg_7960),
        .D(intermediate_freq_ne_fu_575_p3[12]),
        .Q(intermediate_freq_ne_reg_803[12]),
        .R(1'b0));
  FDRE \intermediate_freq_ne_reg_803_reg[13] 
       (.C(ap_clk),
        .CE(intermediate_freq_V_1_reg_7960),
        .D(intermediate_freq_ne_fu_575_p3[13]),
        .Q(intermediate_freq_ne_reg_803[13]),
        .R(1'b0));
  FDRE \intermediate_freq_ne_reg_803_reg[14] 
       (.C(ap_clk),
        .CE(intermediate_freq_V_1_reg_7960),
        .D(intermediate_freq_ne_fu_575_p3[14]),
        .Q(intermediate_freq_ne_reg_803[14]),
        .R(1'b0));
  FDRE \intermediate_freq_ne_reg_803_reg[15] 
       (.C(ap_clk),
        .CE(intermediate_freq_V_1_reg_7960),
        .D(intermediate_freq_ne_fu_575_p3[15]),
        .Q(intermediate_freq_ne_reg_803[15]),
        .R(1'b0));
  FDRE \intermediate_freq_ne_reg_803_reg[16] 
       (.C(ap_clk),
        .CE(intermediate_freq_V_1_reg_7960),
        .D(intermediate_freq_ne_fu_575_p3[16]),
        .Q(intermediate_freq_ne_reg_803[16]),
        .R(1'b0));
  FDRE \intermediate_freq_ne_reg_803_reg[17] 
       (.C(ap_clk),
        .CE(intermediate_freq_V_1_reg_7960),
        .D(intermediate_freq_ne_fu_575_p3[17]),
        .Q(intermediate_freq_ne_reg_803[17]),
        .R(1'b0));
  FDRE \intermediate_freq_ne_reg_803_reg[18] 
       (.C(ap_clk),
        .CE(intermediate_freq_V_1_reg_7960),
        .D(intermediate_freq_ne_fu_575_p3[18]),
        .Q(intermediate_freq_ne_reg_803[18]),
        .R(1'b0));
  FDRE \intermediate_freq_ne_reg_803_reg[19] 
       (.C(ap_clk),
        .CE(intermediate_freq_V_1_reg_7960),
        .D(intermediate_freq_ne_fu_575_p3[19]),
        .Q(intermediate_freq_ne_reg_803[19]),
        .R(1'b0));
  FDRE \intermediate_freq_ne_reg_803_reg[1] 
       (.C(ap_clk),
        .CE(intermediate_freq_V_1_reg_7960),
        .D(intermediate_freq_ne_fu_575_p3[1]),
        .Q(intermediate_freq_ne_reg_803[1]),
        .R(1'b0));
  FDRE \intermediate_freq_ne_reg_803_reg[20] 
       (.C(ap_clk),
        .CE(intermediate_freq_V_1_reg_7960),
        .D(intermediate_freq_ne_fu_575_p3[20]),
        .Q(intermediate_freq_ne_reg_803[20]),
        .R(1'b0));
  FDRE \intermediate_freq_ne_reg_803_reg[21] 
       (.C(ap_clk),
        .CE(intermediate_freq_V_1_reg_7960),
        .D(intermediate_freq_ne_fu_575_p3[21]),
        .Q(intermediate_freq_ne_reg_803[21]),
        .R(1'b0));
  FDRE \intermediate_freq_ne_reg_803_reg[22] 
       (.C(ap_clk),
        .CE(intermediate_freq_V_1_reg_7960),
        .D(intermediate_freq_ne_fu_575_p3[22]),
        .Q(intermediate_freq_ne_reg_803[22]),
        .R(1'b0));
  FDRE \intermediate_freq_ne_reg_803_reg[23] 
       (.C(ap_clk),
        .CE(intermediate_freq_V_1_reg_7960),
        .D(intermediate_freq_ne_fu_575_p3[23]),
        .Q(intermediate_freq_ne_reg_803[23]),
        .R(1'b0));
  FDRE \intermediate_freq_ne_reg_803_reg[24] 
       (.C(ap_clk),
        .CE(intermediate_freq_V_1_reg_7960),
        .D(intermediate_freq_ne_fu_575_p3[24]),
        .Q(intermediate_freq_ne_reg_803[24]),
        .R(1'b0));
  FDRE \intermediate_freq_ne_reg_803_reg[25] 
       (.C(ap_clk),
        .CE(intermediate_freq_V_1_reg_7960),
        .D(intermediate_freq_ne_fu_575_p3[25]),
        .Q(intermediate_freq_ne_reg_803[25]),
        .R(1'b0));
  FDRE \intermediate_freq_ne_reg_803_reg[26] 
       (.C(ap_clk),
        .CE(intermediate_freq_V_1_reg_7960),
        .D(intermediate_freq_ne_fu_575_p3[26]),
        .Q(intermediate_freq_ne_reg_803[26]),
        .R(1'b0));
  FDRE \intermediate_freq_ne_reg_803_reg[27] 
       (.C(ap_clk),
        .CE(intermediate_freq_V_1_reg_7960),
        .D(intermediate_freq_ne_fu_575_p3[27]),
        .Q(intermediate_freq_ne_reg_803[27]),
        .R(1'b0));
  FDRE \intermediate_freq_ne_reg_803_reg[28] 
       (.C(ap_clk),
        .CE(intermediate_freq_V_1_reg_7960),
        .D(intermediate_freq_ne_fu_575_p3[28]),
        .Q(intermediate_freq_ne_reg_803[28]),
        .R(1'b0));
  FDRE \intermediate_freq_ne_reg_803_reg[29] 
       (.C(ap_clk),
        .CE(intermediate_freq_V_1_reg_7960),
        .D(intermediate_freq_ne_fu_575_p3[29]),
        .Q(intermediate_freq_ne_reg_803[29]),
        .R(1'b0));
  FDRE \intermediate_freq_ne_reg_803_reg[2] 
       (.C(ap_clk),
        .CE(intermediate_freq_V_1_reg_7960),
        .D(intermediate_freq_ne_fu_575_p3[2]),
        .Q(intermediate_freq_ne_reg_803[2]),
        .R(1'b0));
  FDRE \intermediate_freq_ne_reg_803_reg[30] 
       (.C(ap_clk),
        .CE(intermediate_freq_V_1_reg_7960),
        .D(intermediate_freq_ne_fu_575_p3[30]),
        .Q(intermediate_freq_ne_reg_803[30]),
        .R(1'b0));
  FDRE \intermediate_freq_ne_reg_803_reg[31] 
       (.C(ap_clk),
        .CE(intermediate_freq_V_1_reg_7960),
        .D(intermediate_freq_ne_fu_575_p3[31]),
        .Q(intermediate_freq_ne_reg_803[31]),
        .R(1'b0));
  FDRE \intermediate_freq_ne_reg_803_reg[3] 
       (.C(ap_clk),
        .CE(intermediate_freq_V_1_reg_7960),
        .D(intermediate_freq_ne_fu_575_p3[3]),
        .Q(intermediate_freq_ne_reg_803[3]),
        .R(1'b0));
  FDRE \intermediate_freq_ne_reg_803_reg[4] 
       (.C(ap_clk),
        .CE(intermediate_freq_V_1_reg_7960),
        .D(intermediate_freq_ne_fu_575_p3[4]),
        .Q(intermediate_freq_ne_reg_803[4]),
        .R(1'b0));
  FDRE \intermediate_freq_ne_reg_803_reg[5] 
       (.C(ap_clk),
        .CE(intermediate_freq_V_1_reg_7960),
        .D(intermediate_freq_ne_fu_575_p3[5]),
        .Q(intermediate_freq_ne_reg_803[5]),
        .R(1'b0));
  FDRE \intermediate_freq_ne_reg_803_reg[6] 
       (.C(ap_clk),
        .CE(intermediate_freq_V_1_reg_7960),
        .D(intermediate_freq_ne_fu_575_p3[6]),
        .Q(intermediate_freq_ne_reg_803[6]),
        .R(1'b0));
  FDRE \intermediate_freq_ne_reg_803_reg[7] 
       (.C(ap_clk),
        .CE(intermediate_freq_V_1_reg_7960),
        .D(intermediate_freq_ne_fu_575_p3[7]),
        .Q(intermediate_freq_ne_reg_803[7]),
        .R(1'b0));
  FDRE \intermediate_freq_ne_reg_803_reg[8] 
       (.C(ap_clk),
        .CE(intermediate_freq_V_1_reg_7960),
        .D(intermediate_freq_ne_fu_575_p3[8]),
        .Q(intermediate_freq_ne_reg_803[8]),
        .R(1'b0));
  FDRE \intermediate_freq_ne_reg_803_reg[9] 
       (.C(ap_clk),
        .CE(intermediate_freq_V_1_reg_7960),
        .D(intermediate_freq_ne_fu_575_p3[9]),
        .Q(intermediate_freq_ne_reg_803[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2__3
       (.I0(create_tree_U0_extLd_loc_read),
        .I1(extLd_loc_c20_full_n),
        .O(internal_full_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT5 #(
    .INIT(32'hF1FF0E00)) 
    \iptr[0]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_CS_fsm_reg[7]_0 [1]),
        .I2(ap_sync_reg_channel_write_parent_V),
        .I3(parent_V_i_full_n),
        .I4(iptr),
        .O(ap_done_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT5 #(
    .INIT(32'hF1FF0E00)) 
    \iptr[0]_i_1__0 
       (.I0(ap_done_reg),
        .I1(\ap_CS_fsm_reg[7]_0 [1]),
        .I2(ap_sync_reg_channel_write_left_V),
        .I3(left_V_i_full_n),
        .I4(iptr_2),
        .O(ap_done_reg_reg_1));
  LUT5 #(
    .INIT(32'hF1FF0E00)) 
    \iptr[0]_i_1__1 
       (.I0(ap_done_reg),
        .I1(\ap_CS_fsm_reg[7]_0 [1]),
        .I2(\iptr_reg[0]_0 ),
        .I3(right_V_i_full_n),
        .I4(iptr_3),
        .O(ap_done_reg_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \lshr_ln1_reg_766[0]_i_1 
       (.I0(\t_V_2_reg_245_reg_n_7_[0] ),
        .I1(p_0217_2_i_i_reg_410[0]),
        .I2(lshr_ln_fu_542_p4[0]),
        .I3(node_freq_V_reg_2901),
        .I4(p_0217_2_i_i_reg_410[1]),
        .O(p_0_in[0]));
  LUT4 #(
    .INIT(16'hA959)) 
    \lshr_ln1_reg_766[1]_i_1 
       (.I0(\lshr_ln1_reg_766[2]_i_2_n_7 ),
        .I1(lshr_ln_fu_542_p4[1]),
        .I2(node_freq_V_reg_2901),
        .I3(p_0217_2_i_i_reg_410[2]),
        .O(p_0_in[1]));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \lshr_ln1_reg_766[2]_i_1 
       (.I0(p_0217_2_i_i_reg_410[2]),
        .I1(lshr_ln_fu_542_p4[1]),
        .I2(\lshr_ln1_reg_766[2]_i_2_n_7 ),
        .I3(lshr_ln_fu_542_p4[2]),
        .I4(node_freq_V_reg_2901),
        .I5(p_0217_2_i_i_reg_410[3]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT5 #(
    .INIT(32'h335FFF5F)) 
    \lshr_ln1_reg_766[2]_i_2 
       (.I0(lshr_ln_fu_542_p4[0]),
        .I1(p_0217_2_i_i_reg_410[1]),
        .I2(\t_V_2_reg_245_reg_n_7_[0] ),
        .I3(node_freq_V_reg_2901),
        .I4(p_0217_2_i_i_reg_410[0]),
        .O(\lshr_ln1_reg_766[2]_i_2_n_7 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \lshr_ln1_reg_766[3]_i_1 
       (.I0(\lshr_ln1_reg_766[4]_i_2_n_7 ),
        .I1(lshr_ln_fu_542_p4[3]),
        .I2(node_freq_V_reg_2901),
        .I3(p_0217_2_i_i_reg_410[4]),
        .O(p_0_in[3]));
  LUT6 #(
    .INIT(64'hBBBBAF504444AF50)) 
    \lshr_ln1_reg_766[4]_i_1 
       (.I0(\lshr_ln1_reg_766[4]_i_2_n_7 ),
        .I1(p_0217_2_i_i_reg_410[4]),
        .I2(lshr_ln_fu_542_p4[3]),
        .I3(lshr_ln_fu_542_p4[4]),
        .I4(node_freq_V_reg_2901),
        .I5(p_0217_2_i_i_reg_410[5]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'hF5F5F3FFFFFFF3FF)) 
    \lshr_ln1_reg_766[4]_i_2 
       (.I0(p_0217_2_i_i_reg_410[2]),
        .I1(lshr_ln_fu_542_p4[1]),
        .I2(\lshr_ln1_reg_766[2]_i_2_n_7 ),
        .I3(lshr_ln_fu_542_p4[2]),
        .I4(node_freq_V_reg_2901),
        .I5(p_0217_2_i_i_reg_410[3]),
        .O(\lshr_ln1_reg_766[4]_i_2_n_7 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \lshr_ln1_reg_766[5]_i_1 
       (.I0(\lshr_ln1_reg_766[6]_i_4_n_7 ),
        .I1(lshr_ln_fu_542_p4[5]),
        .I2(node_freq_V_reg_2901),
        .I3(p_0217_2_i_i_reg_410[6]),
        .O(p_0_in[5]));
  LUT2 #(
    .INIT(4'h8)) 
    \lshr_ln1_reg_766[6]_i_1 
       (.I0(icmp_ln21_fu_511_p2),
        .I1(ap_CS_fsm_pp0_stage0),
        .O(lshr_ln1_reg_7660));
  LUT6 #(
    .INIT(64'h80F8808080F8F8F8)) 
    \lshr_ln1_reg_766[6]_i_10 
       (.I0(\lshr_ln1_reg_766[6]_i_18_n_7 ),
        .I1(add_ln21_reg_757[2]),
        .I2(add_ln21_reg_757[3]),
        .I3(i_reg_771[3]),
        .I4(node_freq_V_reg_2901),
        .I5(Q[3]),
        .O(\lshr_ln1_reg_766[6]_i_10_n_7 ));
  LUT6 #(
    .INIT(64'h80F8808080F8F8F8)) 
    \lshr_ln1_reg_766[6]_i_11 
       (.I0(\lshr_ln1_reg_766[6]_i_19_n_7 ),
        .I1(add_ln21_reg_757[0]),
        .I2(add_ln21_reg_757[1]),
        .I3(i_reg_771[1]),
        .I4(node_freq_V_reg_2901),
        .I5(Q[1]),
        .O(\lshr_ln1_reg_766[6]_i_11_n_7 ));
  LUT5 #(
    .INIT(32'hA80802A2)) 
    \lshr_ln1_reg_766[6]_i_12 
       (.I0(\lshr_ln1_reg_766[6]_i_20_n_7 ),
        .I1(Q[6]),
        .I2(node_freq_V_reg_2901),
        .I3(i_reg_771[6]),
        .I4(add_ln21_reg_757[6]),
        .O(\lshr_ln1_reg_766[6]_i_12_n_7 ));
  LUT5 #(
    .INIT(32'hA80802A2)) 
    \lshr_ln1_reg_766[6]_i_13 
       (.I0(\lshr_ln1_reg_766[6]_i_21_n_7 ),
        .I1(Q[4]),
        .I2(node_freq_V_reg_2901),
        .I3(i_reg_771[4]),
        .I4(add_ln21_reg_757[4]),
        .O(\lshr_ln1_reg_766[6]_i_13_n_7 ));
  LUT5 #(
    .INIT(32'hA80802A2)) 
    \lshr_ln1_reg_766[6]_i_14 
       (.I0(\lshr_ln1_reg_766[6]_i_22_n_7 ),
        .I1(Q[2]),
        .I2(node_freq_V_reg_2901),
        .I3(i_reg_771[2]),
        .I4(add_ln21_reg_757[2]),
        .O(\lshr_ln1_reg_766[6]_i_14_n_7 ));
  LUT5 #(
    .INIT(32'hA80802A2)) 
    \lshr_ln1_reg_766[6]_i_15 
       (.I0(\lshr_ln1_reg_766[6]_i_23_n_7 ),
        .I1(Q[0]),
        .I2(node_freq_V_reg_2901),
        .I3(i_reg_771[0]),
        .I4(add_ln21_reg_757[0]),
        .O(\lshr_ln1_reg_766[6]_i_15_n_7 ));
  LUT3 #(
    .INIT(8'h47)) 
    \lshr_ln1_reg_766[6]_i_16 
       (.I0(i_reg_771[6]),
        .I1(node_freq_V_reg_2901),
        .I2(Q[6]),
        .O(\lshr_ln1_reg_766[6]_i_16_n_7 ));
  LUT3 #(
    .INIT(8'h47)) 
    \lshr_ln1_reg_766[6]_i_17 
       (.I0(i_reg_771[4]),
        .I1(node_freq_V_reg_2901),
        .I2(Q[4]),
        .O(\lshr_ln1_reg_766[6]_i_17_n_7 ));
  LUT5 #(
    .INIT(32'h00807FFF)) 
    \lshr_ln1_reg_766[6]_i_18 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_7),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(icmp_ln21_reg_762),
        .I3(i_reg_771[2]),
        .I4(Q[2]),
        .O(\lshr_ln1_reg_766[6]_i_18_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT5 #(
    .INIT(32'h00807FFF)) 
    \lshr_ln1_reg_766[6]_i_19 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_7),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(icmp_ln21_reg_762),
        .I3(i_reg_771[0]),
        .I4(Q[0]),
        .O(\lshr_ln1_reg_766[6]_i_19_n_7 ));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \lshr_ln1_reg_766[6]_i_2 
       (.I0(p_0217_2_i_i_reg_410[6]),
        .I1(lshr_ln_fu_542_p4[5]),
        .I2(\lshr_ln1_reg_766[6]_i_4_n_7 ),
        .I3(lshr_ln_fu_542_p4[6]),
        .I4(node_freq_V_reg_2901),
        .I5(p_0217_2_i_i_reg_410[7]),
        .O(p_0_in[6]));
  LUT4 #(
    .INIT(16'hE21D)) 
    \lshr_ln1_reg_766[6]_i_20 
       (.I0(Q[7]),
        .I1(node_freq_V_reg_2901),
        .I2(i_reg_771[7]),
        .I3(add_ln21_reg_757[7]),
        .O(\lshr_ln1_reg_766[6]_i_20_n_7 ));
  LUT4 #(
    .INIT(16'hE21D)) 
    \lshr_ln1_reg_766[6]_i_21 
       (.I0(Q[5]),
        .I1(node_freq_V_reg_2901),
        .I2(i_reg_771[5]),
        .I3(add_ln21_reg_757[5]),
        .O(\lshr_ln1_reg_766[6]_i_21_n_7 ));
  LUT6 #(
    .INIT(64'hFF807F00007F80FF)) 
    \lshr_ln1_reg_766[6]_i_22 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_7),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(icmp_ln21_reg_762),
        .I3(Q[3]),
        .I4(i_reg_771[3]),
        .I5(add_ln21_reg_757[3]),
        .O(\lshr_ln1_reg_766[6]_i_22_n_7 ));
  LUT6 #(
    .INIT(64'hFF807F00007F80FF)) 
    \lshr_ln1_reg_766[6]_i_23 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_7),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(icmp_ln21_reg_762),
        .I3(Q[1]),
        .I4(i_reg_771[1]),
        .I5(add_ln21_reg_757[1]),
        .O(\lshr_ln1_reg_766[6]_i_23_n_7 ));
  LUT6 #(
    .INIT(64'hF3FFF5F5F3FFFFFF)) 
    \lshr_ln1_reg_766[6]_i_4 
       (.I0(lshr_ln_fu_542_p4[4]),
        .I1(p_0217_2_i_i_reg_410[5]),
        .I2(\lshr_ln1_reg_766[4]_i_2_n_7 ),
        .I3(p_0217_2_i_i_reg_410[4]),
        .I4(node_freq_V_reg_2901),
        .I5(lshr_ln_fu_542_p4[3]),
        .O(\lshr_ln1_reg_766[6]_i_4_n_7 ));
  LUT5 #(
    .INIT(32'h00044404)) 
    \lshr_ln1_reg_766[6]_i_6 
       (.I0(add_ln21_reg_757[9]),
        .I1(add_ln21_reg_757[8]),
        .I2(\op_assign_reg_257_reg_n_7_[8] ),
        .I3(node_freq_V_reg_2901),
        .I4(i_reg_771[8]),
        .O(\lshr_ln1_reg_766[6]_i_6_n_7 ));
  LUT5 #(
    .INIT(32'h0000B847)) 
    \lshr_ln1_reg_766[6]_i_7 
       (.I0(i_reg_771[8]),
        .I1(node_freq_V_reg_2901),
        .I2(\op_assign_reg_257_reg_n_7_[8] ),
        .I3(add_ln21_reg_757[8]),
        .I4(add_ln21_reg_757[9]),
        .O(\lshr_ln1_reg_766[6]_i_7_n_7 ));
  LUT6 #(
    .INIT(64'h80F8808080F8F8F8)) 
    \lshr_ln1_reg_766[6]_i_8 
       (.I0(\lshr_ln1_reg_766[6]_i_16_n_7 ),
        .I1(add_ln21_reg_757[6]),
        .I2(add_ln21_reg_757[7]),
        .I3(i_reg_771[7]),
        .I4(node_freq_V_reg_2901),
        .I5(Q[7]),
        .O(\lshr_ln1_reg_766[6]_i_8_n_7 ));
  LUT6 #(
    .INIT(64'h80F8808080F8F8F8)) 
    \lshr_ln1_reg_766[6]_i_9 
       (.I0(\lshr_ln1_reg_766[6]_i_17_n_7 ),
        .I1(add_ln21_reg_757[4]),
        .I2(add_ln21_reg_757[5]),
        .I3(i_reg_771[5]),
        .I4(node_freq_V_reg_2901),
        .I5(Q[5]),
        .O(\lshr_ln1_reg_766[6]_i_9_n_7 ));
  FDRE \lshr_ln1_reg_766_reg[0] 
       (.C(ap_clk),
        .CE(lshr_ln1_reg_7660),
        .D(p_0_in[0]),
        .Q(lshr_ln1_reg_766[0]),
        .R(1'b0));
  FDRE \lshr_ln1_reg_766_reg[1] 
       (.C(ap_clk),
        .CE(lshr_ln1_reg_7660),
        .D(p_0_in[1]),
        .Q(lshr_ln1_reg_766[1]),
        .R(1'b0));
  FDRE \lshr_ln1_reg_766_reg[2] 
       (.C(ap_clk),
        .CE(lshr_ln1_reg_7660),
        .D(p_0_in[2]),
        .Q(lshr_ln1_reg_766[2]),
        .R(1'b0));
  FDRE \lshr_ln1_reg_766_reg[3] 
       (.C(ap_clk),
        .CE(lshr_ln1_reg_7660),
        .D(p_0_in[3]),
        .Q(lshr_ln1_reg_766[3]),
        .R(1'b0));
  FDRE \lshr_ln1_reg_766_reg[4] 
       (.C(ap_clk),
        .CE(lshr_ln1_reg_7660),
        .D(p_0_in[4]),
        .Q(lshr_ln1_reg_766[4]),
        .R(1'b0));
  FDRE \lshr_ln1_reg_766_reg[5] 
       (.C(ap_clk),
        .CE(lshr_ln1_reg_7660),
        .D(p_0_in[5]),
        .Q(lshr_ln1_reg_766[5]),
        .R(1'b0));
  FDRE \lshr_ln1_reg_766_reg[6] 
       (.C(ap_clk),
        .CE(lshr_ln1_reg_7660),
        .D(p_0_in[6]),
        .Q(lshr_ln1_reg_766[6]),
        .R(1'b0));
  CARRY4 \lshr_ln1_reg_766_reg[6]_i_3 
       (.CI(\lshr_ln1_reg_766_reg[6]_i_5_n_7 ),
        .CO({\NLW_lshr_ln1_reg_766_reg[6]_i_3_CO_UNCONNECTED [3:1],icmp_ln21_fu_511_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\lshr_ln1_reg_766[6]_i_6_n_7 }),
        .O(\NLW_lshr_ln1_reg_766_reg[6]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\lshr_ln1_reg_766[6]_i_7_n_7 }));
  CARRY4 \lshr_ln1_reg_766_reg[6]_i_5 
       (.CI(1'b0),
        .CO({\lshr_ln1_reg_766_reg[6]_i_5_n_7 ,\lshr_ln1_reg_766_reg[6]_i_5_n_8 ,\lshr_ln1_reg_766_reg[6]_i_5_n_9 ,\lshr_ln1_reg_766_reg[6]_i_5_n_10 }),
        .CYINIT(1'b0),
        .DI({\lshr_ln1_reg_766[6]_i_8_n_7 ,\lshr_ln1_reg_766[6]_i_9_n_7 ,\lshr_ln1_reg_766[6]_i_10_n_7 ,\lshr_ln1_reg_766[6]_i_11_n_7 }),
        .O(\NLW_lshr_ln1_reg_766_reg[6]_i_5_O_UNCONNECTED [3:0]),
        .S({\lshr_ln1_reg_766[6]_i_12_n_7 ,\lshr_ln1_reg_766[6]_i_13_n_7 ,\lshr_ln1_reg_766[6]_i_14_n_7 ,\lshr_ln1_reg_766[6]_i_15_n_7 }));
  LUT6 #(
    .INIT(64'hFFFFFFFFBAAAAAAA)) 
    mem_reg_i_11
       (.I0(mem_reg_i_12_n_7),
        .I1(\s_value_V_reg_737_reg[0]_0 ),
        .I2(\ap_CS_fsm[6]_i_2_n_7 ),
        .I3(or_ln34_fu_616_p2),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(mem_reg_i_13_n_7),
        .O(create_tree_U0_in_frequency_V_read));
  LUT6 #(
    .INIT(64'h4040444000000000)) 
    mem_reg_i_12
       (.I0(\s_value_V_reg_737_reg[0]_0 ),
        .I1(\ap_CS_fsm[6]_i_2_n_7 ),
        .I2(icmp_ln879_3_fu_663_p2),
        .I3(icmp_ln52_fu_640_p2),
        .I4(icmp_ln52_1_fu_645_p2),
        .I5(ap_CS_fsm_pp0_stage4),
        .O(mem_reg_i_12_n_7));
  LUT4 #(
    .INIT(16'hEAAA)) 
    mem_reg_i_13
       (.I0(create_tree_U0_extLd_loc_read),
        .I1(\ap_CS_fsm_reg[7]_0 [0]),
        .I2(sorted_copy1_1_chann_empty_n),
        .I3(sorted_copy1_0_chann_empty_n),
        .O(mem_reg_i_13_n_7));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \node_freq_V_reg_290[0]_i_1 
       (.I0(ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[0]),
        .I1(node_freq_V_reg_2901),
        .I2(s_frequency_V_reg_742[0]),
        .O(\node_freq_V_reg_290[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \node_freq_V_reg_290[10]_i_1 
       (.I0(ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[10]),
        .I1(node_freq_V_reg_2901),
        .I2(s_frequency_V_reg_742[10]),
        .O(\node_freq_V_reg_290[10]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \node_freq_V_reg_290[11]_i_1 
       (.I0(ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[11]),
        .I1(node_freq_V_reg_2901),
        .I2(s_frequency_V_reg_742[11]),
        .O(\node_freq_V_reg_290[11]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \node_freq_V_reg_290[12]_i_1 
       (.I0(ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[12]),
        .I1(node_freq_V_reg_2901),
        .I2(s_frequency_V_reg_742[12]),
        .O(\node_freq_V_reg_290[12]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \node_freq_V_reg_290[13]_i_1 
       (.I0(ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[13]),
        .I1(node_freq_V_reg_2901),
        .I2(s_frequency_V_reg_742[13]),
        .O(\node_freq_V_reg_290[13]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \node_freq_V_reg_290[14]_i_1 
       (.I0(ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[14]),
        .I1(node_freq_V_reg_2901),
        .I2(s_frequency_V_reg_742[14]),
        .O(\node_freq_V_reg_290[14]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \node_freq_V_reg_290[15]_i_1 
       (.I0(ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[15]),
        .I1(node_freq_V_reg_2901),
        .I2(s_frequency_V_reg_742[15]),
        .O(\node_freq_V_reg_290[15]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \node_freq_V_reg_290[16]_i_1 
       (.I0(ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[16]),
        .I1(node_freq_V_reg_2901),
        .I2(s_frequency_V_reg_742[16]),
        .O(\node_freq_V_reg_290[16]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \node_freq_V_reg_290[17]_i_1 
       (.I0(ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[17]),
        .I1(node_freq_V_reg_2901),
        .I2(s_frequency_V_reg_742[17]),
        .O(\node_freq_V_reg_290[17]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \node_freq_V_reg_290[18]_i_1 
       (.I0(ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[18]),
        .I1(node_freq_V_reg_2901),
        .I2(s_frequency_V_reg_742[18]),
        .O(\node_freq_V_reg_290[18]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \node_freq_V_reg_290[19]_i_1 
       (.I0(ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[19]),
        .I1(node_freq_V_reg_2901),
        .I2(s_frequency_V_reg_742[19]),
        .O(\node_freq_V_reg_290[19]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \node_freq_V_reg_290[1]_i_1 
       (.I0(ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[1]),
        .I1(node_freq_V_reg_2901),
        .I2(s_frequency_V_reg_742[1]),
        .O(\node_freq_V_reg_290[1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \node_freq_V_reg_290[20]_i_1 
       (.I0(ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[20]),
        .I1(node_freq_V_reg_2901),
        .I2(s_frequency_V_reg_742[20]),
        .O(\node_freq_V_reg_290[20]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \node_freq_V_reg_290[21]_i_1 
       (.I0(ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[21]),
        .I1(node_freq_V_reg_2901),
        .I2(s_frequency_V_reg_742[21]),
        .O(\node_freq_V_reg_290[21]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \node_freq_V_reg_290[22]_i_1 
       (.I0(ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[22]),
        .I1(node_freq_V_reg_2901),
        .I2(s_frequency_V_reg_742[22]),
        .O(\node_freq_V_reg_290[22]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \node_freq_V_reg_290[23]_i_1 
       (.I0(ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[23]),
        .I1(node_freq_V_reg_2901),
        .I2(s_frequency_V_reg_742[23]),
        .O(\node_freq_V_reg_290[23]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \node_freq_V_reg_290[24]_i_1 
       (.I0(ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[24]),
        .I1(node_freq_V_reg_2901),
        .I2(s_frequency_V_reg_742[24]),
        .O(\node_freq_V_reg_290[24]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \node_freq_V_reg_290[25]_i_1 
       (.I0(ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[25]),
        .I1(node_freq_V_reg_2901),
        .I2(s_frequency_V_reg_742[25]),
        .O(\node_freq_V_reg_290[25]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \node_freq_V_reg_290[26]_i_1 
       (.I0(ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[26]),
        .I1(node_freq_V_reg_2901),
        .I2(s_frequency_V_reg_742[26]),
        .O(\node_freq_V_reg_290[26]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \node_freq_V_reg_290[27]_i_1 
       (.I0(ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[27]),
        .I1(node_freq_V_reg_2901),
        .I2(s_frequency_V_reg_742[27]),
        .O(\node_freq_V_reg_290[27]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \node_freq_V_reg_290[28]_i_1 
       (.I0(ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[28]),
        .I1(node_freq_V_reg_2901),
        .I2(s_frequency_V_reg_742[28]),
        .O(\node_freq_V_reg_290[28]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \node_freq_V_reg_290[29]_i_1 
       (.I0(ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[29]),
        .I1(node_freq_V_reg_2901),
        .I2(s_frequency_V_reg_742[29]),
        .O(\node_freq_V_reg_290[29]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \node_freq_V_reg_290[2]_i_1 
       (.I0(ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[2]),
        .I1(node_freq_V_reg_2901),
        .I2(s_frequency_V_reg_742[2]),
        .O(\node_freq_V_reg_290[2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \node_freq_V_reg_290[30]_i_1 
       (.I0(ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[30]),
        .I1(node_freq_V_reg_2901),
        .I2(s_frequency_V_reg_742[30]),
        .O(\node_freq_V_reg_290[30]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \node_freq_V_reg_290[31]_i_1 
       (.I0(ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[31]),
        .I1(node_freq_V_reg_2901),
        .I2(s_frequency_V_reg_742[31]),
        .O(\node_freq_V_reg_290[31]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \node_freq_V_reg_290[3]_i_1 
       (.I0(ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[3]),
        .I1(node_freq_V_reg_2901),
        .I2(s_frequency_V_reg_742[3]),
        .O(\node_freq_V_reg_290[3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \node_freq_V_reg_290[4]_i_1 
       (.I0(ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[4]),
        .I1(node_freq_V_reg_2901),
        .I2(s_frequency_V_reg_742[4]),
        .O(\node_freq_V_reg_290[4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \node_freq_V_reg_290[5]_i_1 
       (.I0(ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[5]),
        .I1(node_freq_V_reg_2901),
        .I2(s_frequency_V_reg_742[5]),
        .O(\node_freq_V_reg_290[5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \node_freq_V_reg_290[6]_i_1 
       (.I0(ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[6]),
        .I1(node_freq_V_reg_2901),
        .I2(s_frequency_V_reg_742[6]),
        .O(\node_freq_V_reg_290[6]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \node_freq_V_reg_290[7]_i_1 
       (.I0(ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[7]),
        .I1(node_freq_V_reg_2901),
        .I2(s_frequency_V_reg_742[7]),
        .O(\node_freq_V_reg_290[7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \node_freq_V_reg_290[8]_i_1 
       (.I0(ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[8]),
        .I1(node_freq_V_reg_2901),
        .I2(s_frequency_V_reg_742[8]),
        .O(\node_freq_V_reg_290[8]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \node_freq_V_reg_290[9]_i_1 
       (.I0(ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[9]),
        .I1(node_freq_V_reg_2901),
        .I2(s_frequency_V_reg_742[9]),
        .O(\node_freq_V_reg_290[9]_i_1_n_7 ));
  FDRE \node_freq_V_reg_290_reg[0] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_280),
        .D(\node_freq_V_reg_290[0]_i_1_n_7 ),
        .Q(node_freq_V_reg_290[0]),
        .R(1'b0));
  FDRE \node_freq_V_reg_290_reg[10] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_280),
        .D(\node_freq_V_reg_290[10]_i_1_n_7 ),
        .Q(node_freq_V_reg_290[10]),
        .R(1'b0));
  FDRE \node_freq_V_reg_290_reg[11] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_280),
        .D(\node_freq_V_reg_290[11]_i_1_n_7 ),
        .Q(node_freq_V_reg_290[11]),
        .R(1'b0));
  FDRE \node_freq_V_reg_290_reg[12] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_280),
        .D(\node_freq_V_reg_290[12]_i_1_n_7 ),
        .Q(node_freq_V_reg_290[12]),
        .R(1'b0));
  FDRE \node_freq_V_reg_290_reg[13] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_280),
        .D(\node_freq_V_reg_290[13]_i_1_n_7 ),
        .Q(node_freq_V_reg_290[13]),
        .R(1'b0));
  FDRE \node_freq_V_reg_290_reg[14] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_280),
        .D(\node_freq_V_reg_290[14]_i_1_n_7 ),
        .Q(node_freq_V_reg_290[14]),
        .R(1'b0));
  FDRE \node_freq_V_reg_290_reg[15] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_280),
        .D(\node_freq_V_reg_290[15]_i_1_n_7 ),
        .Q(node_freq_V_reg_290[15]),
        .R(1'b0));
  FDRE \node_freq_V_reg_290_reg[16] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_280),
        .D(\node_freq_V_reg_290[16]_i_1_n_7 ),
        .Q(node_freq_V_reg_290[16]),
        .R(1'b0));
  FDRE \node_freq_V_reg_290_reg[17] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_280),
        .D(\node_freq_V_reg_290[17]_i_1_n_7 ),
        .Q(node_freq_V_reg_290[17]),
        .R(1'b0));
  FDRE \node_freq_V_reg_290_reg[18] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_280),
        .D(\node_freq_V_reg_290[18]_i_1_n_7 ),
        .Q(node_freq_V_reg_290[18]),
        .R(1'b0));
  FDRE \node_freq_V_reg_290_reg[19] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_280),
        .D(\node_freq_V_reg_290[19]_i_1_n_7 ),
        .Q(node_freq_V_reg_290[19]),
        .R(1'b0));
  FDRE \node_freq_V_reg_290_reg[1] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_280),
        .D(\node_freq_V_reg_290[1]_i_1_n_7 ),
        .Q(node_freq_V_reg_290[1]),
        .R(1'b0));
  FDRE \node_freq_V_reg_290_reg[20] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_280),
        .D(\node_freq_V_reg_290[20]_i_1_n_7 ),
        .Q(node_freq_V_reg_290[20]),
        .R(1'b0));
  FDRE \node_freq_V_reg_290_reg[21] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_280),
        .D(\node_freq_V_reg_290[21]_i_1_n_7 ),
        .Q(node_freq_V_reg_290[21]),
        .R(1'b0));
  FDRE \node_freq_V_reg_290_reg[22] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_280),
        .D(\node_freq_V_reg_290[22]_i_1_n_7 ),
        .Q(node_freq_V_reg_290[22]),
        .R(1'b0));
  FDRE \node_freq_V_reg_290_reg[23] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_280),
        .D(\node_freq_V_reg_290[23]_i_1_n_7 ),
        .Q(node_freq_V_reg_290[23]),
        .R(1'b0));
  FDRE \node_freq_V_reg_290_reg[24] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_280),
        .D(\node_freq_V_reg_290[24]_i_1_n_7 ),
        .Q(node_freq_V_reg_290[24]),
        .R(1'b0));
  FDRE \node_freq_V_reg_290_reg[25] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_280),
        .D(\node_freq_V_reg_290[25]_i_1_n_7 ),
        .Q(node_freq_V_reg_290[25]),
        .R(1'b0));
  FDRE \node_freq_V_reg_290_reg[26] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_280),
        .D(\node_freq_V_reg_290[26]_i_1_n_7 ),
        .Q(node_freq_V_reg_290[26]),
        .R(1'b0));
  FDRE \node_freq_V_reg_290_reg[27] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_280),
        .D(\node_freq_V_reg_290[27]_i_1_n_7 ),
        .Q(node_freq_V_reg_290[27]),
        .R(1'b0));
  FDRE \node_freq_V_reg_290_reg[28] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_280),
        .D(\node_freq_V_reg_290[28]_i_1_n_7 ),
        .Q(node_freq_V_reg_290[28]),
        .R(1'b0));
  FDRE \node_freq_V_reg_290_reg[29] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_280),
        .D(\node_freq_V_reg_290[29]_i_1_n_7 ),
        .Q(node_freq_V_reg_290[29]),
        .R(1'b0));
  FDRE \node_freq_V_reg_290_reg[2] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_280),
        .D(\node_freq_V_reg_290[2]_i_1_n_7 ),
        .Q(node_freq_V_reg_290[2]),
        .R(1'b0));
  FDRE \node_freq_V_reg_290_reg[30] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_280),
        .D(\node_freq_V_reg_290[30]_i_1_n_7 ),
        .Q(node_freq_V_reg_290[30]),
        .R(1'b0));
  FDRE \node_freq_V_reg_290_reg[31] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_280),
        .D(\node_freq_V_reg_290[31]_i_1_n_7 ),
        .Q(node_freq_V_reg_290[31]),
        .R(1'b0));
  FDRE \node_freq_V_reg_290_reg[3] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_280),
        .D(\node_freq_V_reg_290[3]_i_1_n_7 ),
        .Q(node_freq_V_reg_290[3]),
        .R(1'b0));
  FDRE \node_freq_V_reg_290_reg[4] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_280),
        .D(\node_freq_V_reg_290[4]_i_1_n_7 ),
        .Q(node_freq_V_reg_290[4]),
        .R(1'b0));
  FDRE \node_freq_V_reg_290_reg[5] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_280),
        .D(\node_freq_V_reg_290[5]_i_1_n_7 ),
        .Q(node_freq_V_reg_290[5]),
        .R(1'b0));
  FDRE \node_freq_V_reg_290_reg[6] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_280),
        .D(\node_freq_V_reg_290[6]_i_1_n_7 ),
        .Q(node_freq_V_reg_290[6]),
        .R(1'b0));
  FDRE \node_freq_V_reg_290_reg[7] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_280),
        .D(\node_freq_V_reg_290[7]_i_1_n_7 ),
        .Q(node_freq_V_reg_290[7]),
        .R(1'b0));
  FDRE \node_freq_V_reg_290_reg[8] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_280),
        .D(\node_freq_V_reg_290[8]_i_1_n_7 ),
        .Q(node_freq_V_reg_290[8]),
        .R(1'b0));
  FDRE \node_freq_V_reg_290_reg[9] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_280),
        .D(\node_freq_V_reg_290[9]_i_1_n_7 ),
        .Q(node_freq_V_reg_290[9]),
        .R(1'b0));
  FDRE \op_assign_reg_257_reg[0] 
       (.C(ap_clk),
        .CE(node_freq_V_reg_2901),
        .D(i_reg_771[0]),
        .Q(Q[0]),
        .R(op_assign_reg_257));
  FDRE \op_assign_reg_257_reg[1] 
       (.C(ap_clk),
        .CE(node_freq_V_reg_2901),
        .D(i_reg_771[1]),
        .Q(Q[1]),
        .R(op_assign_reg_257));
  FDRE \op_assign_reg_257_reg[2] 
       (.C(ap_clk),
        .CE(node_freq_V_reg_2901),
        .D(i_reg_771[2]),
        .Q(Q[2]),
        .R(op_assign_reg_257));
  FDRE \op_assign_reg_257_reg[3] 
       (.C(ap_clk),
        .CE(node_freq_V_reg_2901),
        .D(i_reg_771[3]),
        .Q(Q[3]),
        .R(op_assign_reg_257));
  FDRE \op_assign_reg_257_reg[4] 
       (.C(ap_clk),
        .CE(node_freq_V_reg_2901),
        .D(i_reg_771[4]),
        .Q(Q[4]),
        .R(op_assign_reg_257));
  FDRE \op_assign_reg_257_reg[5] 
       (.C(ap_clk),
        .CE(node_freq_V_reg_2901),
        .D(i_reg_771[5]),
        .Q(Q[5]),
        .R(op_assign_reg_257));
  FDRE \op_assign_reg_257_reg[6] 
       (.C(ap_clk),
        .CE(node_freq_V_reg_2901),
        .D(i_reg_771[6]),
        .Q(Q[6]),
        .R(op_assign_reg_257));
  FDRE \op_assign_reg_257_reg[7] 
       (.C(ap_clk),
        .CE(node_freq_V_reg_2901),
        .D(i_reg_771[7]),
        .Q(Q[7]),
        .R(op_assign_reg_257));
  FDRE \op_assign_reg_257_reg[8] 
       (.C(ap_clk),
        .CE(node_freq_V_reg_2901),
        .D(i_reg_771[8]),
        .Q(\op_assign_reg_257_reg_n_7_[8] ),
        .R(op_assign_reg_257));
  LUT6 #(
    .INIT(64'hF4FFFFFFF4000000)) 
    \or_ln52_reg_837[0]_i_1 
       (.I0(icmp_ln52_1_fu_645_p2),
        .I1(icmp_ln52_fu_640_p2),
        .I2(icmp_ln879_3_fu_663_p2),
        .I3(ram_reg_i_41_n_7),
        .I4(icmp_ln21_reg_762),
        .I5(or_ln52_reg_837),
        .O(\or_ln52_reg_837[0]_i_1_n_7 ));
  FDRE \or_ln52_reg_837_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\or_ln52_reg_837[0]_i_1_n_7 ),
        .Q(or_ln52_reg_837),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF4FF0B00)) 
    \p_0217_2_i_i_reg_410[0]_i_1 
       (.I0(icmp_ln52_1_fu_645_p2),
        .I1(icmp_ln52_fu_640_p2),
        .I2(icmp_ln879_3_fu_663_p2),
        .I3(icmp_ln21_reg_762),
        .I4(\ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[0] ),
        .O(\p_0217_2_i_i_reg_410[0]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hDDFDFFFF22020000)) 
    \p_0217_2_i_i_reg_410[1]_i_1 
       (.I0(icmp_ln21_reg_762),
        .I1(icmp_ln879_3_fu_663_p2),
        .I2(icmp_ln52_fu_640_p2),
        .I3(icmp_ln52_1_fu_645_p2),
        .I4(\ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[0] ),
        .I5(\ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[1] ),
        .O(\p_0217_2_i_i_reg_410[1]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \p_0217_2_i_i_reg_410[2]_i_1 
       (.I0(\ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[1] ),
        .I1(\ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[0] ),
        .I2(ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_4721),
        .I3(\ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[2] ),
        .O(\p_0217_2_i_i_reg_410[2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \p_0217_2_i_i_reg_410[3]_i_1 
       (.I0(\ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[2] ),
        .I1(ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_4721),
        .I2(\ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[0] ),
        .I3(\ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[1] ),
        .I4(\ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[3] ),
        .O(\p_0217_2_i_i_reg_410[3]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \p_0217_2_i_i_reg_410[4]_i_1 
       (.I0(\ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[3] ),
        .I1(\ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[1] ),
        .I2(\ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[0] ),
        .I3(ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_4721),
        .I4(\ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[2] ),
        .I5(\ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[4] ),
        .O(\p_0217_2_i_i_reg_410[4]_i_1_n_7 ));
  LUT3 #(
    .INIT(8'hD2)) 
    \p_0217_2_i_i_reg_410[5]_i_1 
       (.I0(\ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[4] ),
        .I1(\p_0217_2_i_i_reg_410[8]_i_2_n_7 ),
        .I2(\ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[5] ),
        .O(\p_0217_2_i_i_reg_410[5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \p_0217_2_i_i_reg_410[6]_i_1 
       (.I0(\ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[5] ),
        .I1(\p_0217_2_i_i_reg_410[8]_i_2_n_7 ),
        .I2(\ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[4] ),
        .I3(\ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[6] ),
        .O(\p_0217_2_i_i_reg_410[6]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \p_0217_2_i_i_reg_410[7]_i_1 
       (.I0(\ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[6] ),
        .I1(\ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[4] ),
        .I2(\p_0217_2_i_i_reg_410[8]_i_2_n_7 ),
        .I3(\ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[5] ),
        .I4(\ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[7] ),
        .O(\p_0217_2_i_i_reg_410[7]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \p_0217_2_i_i_reg_410[8]_i_1 
       (.I0(\ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[7] ),
        .I1(\ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[5] ),
        .I2(\p_0217_2_i_i_reg_410[8]_i_2_n_7 ),
        .I3(\ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[4] ),
        .I4(\ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[6] ),
        .I5(\ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[8] ),
        .O(\p_0217_2_i_i_reg_410[8]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \p_0217_2_i_i_reg_410[8]_i_2 
       (.I0(\ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[2] ),
        .I1(ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_4721),
        .I2(\ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[0] ),
        .I3(\ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[1] ),
        .I4(\ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[3] ),
        .O(\p_0217_2_i_i_reg_410[8]_i_2_n_7 ));
  FDRE \p_0217_2_i_i_reg_410_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_175),
        .D(\p_0217_2_i_i_reg_410[0]_i_1_n_7 ),
        .Q(p_0217_2_i_i_reg_410[0]),
        .R(1'b0));
  FDRE \p_0217_2_i_i_reg_410_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_175),
        .D(\p_0217_2_i_i_reg_410[1]_i_1_n_7 ),
        .Q(p_0217_2_i_i_reg_410[1]),
        .R(1'b0));
  FDRE \p_0217_2_i_i_reg_410_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_175),
        .D(\p_0217_2_i_i_reg_410[2]_i_1_n_7 ),
        .Q(p_0217_2_i_i_reg_410[2]),
        .R(1'b0));
  FDRE \p_0217_2_i_i_reg_410_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_175),
        .D(\p_0217_2_i_i_reg_410[3]_i_1_n_7 ),
        .Q(p_0217_2_i_i_reg_410[3]),
        .R(1'b0));
  FDRE \p_0217_2_i_i_reg_410_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_175),
        .D(\p_0217_2_i_i_reg_410[4]_i_1_n_7 ),
        .Q(p_0217_2_i_i_reg_410[4]),
        .R(1'b0));
  FDRE \p_0217_2_i_i_reg_410_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_175),
        .D(\p_0217_2_i_i_reg_410[5]_i_1_n_7 ),
        .Q(p_0217_2_i_i_reg_410[5]),
        .R(1'b0));
  FDRE \p_0217_2_i_i_reg_410_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_175),
        .D(\p_0217_2_i_i_reg_410[6]_i_1_n_7 ),
        .Q(p_0217_2_i_i_reg_410[6]),
        .R(1'b0));
  FDRE \p_0217_2_i_i_reg_410_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_175),
        .D(\p_0217_2_i_i_reg_410[7]_i_1_n_7 ),
        .Q(p_0217_2_i_i_reg_410[7]),
        .R(1'b0));
  FDRE \p_0217_2_i_i_reg_410_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_175),
        .D(\p_0217_2_i_i_reg_410[8]_i_1_n_7 ),
        .Q(p_0217_2_i_i_reg_410[8]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    ram_reg_i_10
       (.I0(\t_V_2_reg_245_reg_n_7_[0] ),
        .I1(ram_reg_i_32__2_n_7),
        .I2(\ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[0] ),
        .I3(compute_bit_length_U0_right_V_address0[0]),
        .I4(iptr),
        .O(ADDRARDADDR[0]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    ram_reg_i_10__0
       (.I0(compute_bit_length_U0_right_V_address0[0]),
        .I1(\t_V_2_reg_245_reg_n_7_[0] ),
        .I2(ram_reg_i_32__2_n_7),
        .I3(\ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[0] ),
        .I4(iptr),
        .O(\t_V_2_reg_245_reg[7]_0 [0]));
  LUT5 #(
    .INIT(32'hFF0B0000)) 
    ram_reg_i_19__12
       (.I0(icmp_ln34_1_fu_593_p2),
        .I1(icmp_ln34_fu_588_p2),
        .I2(icmp_ln879_fu_610_p2),
        .I3(s_0_0_i_i_reg_300[8]),
        .I4(iptr_2),
        .O(\s_0_0_i_i_reg_300_reg[8]_0 [8]));
  LUT5 #(
    .INIT(32'h0000FF0B)) 
    ram_reg_i_19__13
       (.I0(icmp_ln34_1_fu_593_p2),
        .I1(icmp_ln34_fu_588_p2),
        .I2(icmp_ln879_fu_610_p2),
        .I3(s_0_0_i_i_reg_300[8]),
        .I4(iptr_2),
        .O(\s_0_0_i_i_reg_300_reg[8]_1 [8]));
  LUT5 #(
    .INIT(32'h0000FF0B)) 
    ram_reg_i_19__6
       (.I0(icmp_ln52_1_fu_645_p2),
        .I1(icmp_ln52_fu_640_p2),
        .I2(icmp_ln879_3_fu_663_p2),
        .I3(ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357[8]),
        .I4(iptr_3),
        .O(DIADI[8]));
  LUT5 #(
    .INIT(32'hFF0B0000)) 
    ram_reg_i_19__7
       (.I0(icmp_ln52_1_fu_645_p2),
        .I1(icmp_ln52_fu_640_p2),
        .I2(icmp_ln879_3_fu_663_p2),
        .I3(ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357[8]),
        .I4(iptr_3),
        .O(\ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357_reg[8]_0 [8]));
  LUT3 #(
    .INIT(8'h04)) 
    ram_reg_i_19__8
       (.I0(\ap_CS_fsm_reg[7]_0 [1]),
        .I1(\op_assign_reg_257_reg_n_7_[8] ),
        .I2(iptr),
        .O(\ap_CS_fsm_reg[7]_1 [8]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_i_19__9
       (.I0(\ap_CS_fsm_reg[7]_0 [1]),
        .I1(\op_assign_reg_257_reg_n_7_[8] ),
        .I2(iptr),
        .O(\ap_CS_fsm_reg[7]_2 [8]));
  LUT5 #(
    .INIT(32'hFF0B0000)) 
    ram_reg_i_20__12
       (.I0(icmp_ln34_1_fu_593_p2),
        .I1(icmp_ln34_fu_588_p2),
        .I2(icmp_ln879_fu_610_p2),
        .I3(s_0_0_i_i_reg_300[7]),
        .I4(iptr_2),
        .O(\s_0_0_i_i_reg_300_reg[8]_0 [7]));
  LUT5 #(
    .INIT(32'h0000FF0B)) 
    ram_reg_i_20__13
       (.I0(icmp_ln34_1_fu_593_p2),
        .I1(icmp_ln34_fu_588_p2),
        .I2(icmp_ln879_fu_610_p2),
        .I3(s_0_0_i_i_reg_300[7]),
        .I4(iptr_2),
        .O(\s_0_0_i_i_reg_300_reg[8]_1 [7]));
  LUT5 #(
    .INIT(32'h0000FF0B)) 
    ram_reg_i_20__5
       (.I0(icmp_ln52_1_fu_645_p2),
        .I1(icmp_ln52_fu_640_p2),
        .I2(icmp_ln879_3_fu_663_p2),
        .I3(ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357[7]),
        .I4(iptr_3),
        .O(DIADI[7]));
  LUT5 #(
    .INIT(32'hFF0B0000)) 
    ram_reg_i_20__6
       (.I0(icmp_ln52_1_fu_645_p2),
        .I1(icmp_ln52_fu_640_p2),
        .I2(icmp_ln879_3_fu_663_p2),
        .I3(ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357[7]),
        .I4(iptr_3),
        .O(\ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357_reg[8]_0 [7]));
  LUT3 #(
    .INIT(8'h04)) 
    ram_reg_i_20__7
       (.I0(\ap_CS_fsm_reg[7]_0 [1]),
        .I1(Q[7]),
        .I2(iptr),
        .O(\ap_CS_fsm_reg[7]_1 [7]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_i_20__8
       (.I0(\ap_CS_fsm_reg[7]_0 [1]),
        .I1(Q[7]),
        .I2(iptr),
        .O(\ap_CS_fsm_reg[7]_2 [7]));
  LUT5 #(
    .INIT(32'hFF0B0000)) 
    ram_reg_i_21__11
       (.I0(icmp_ln34_1_fu_593_p2),
        .I1(icmp_ln34_fu_588_p2),
        .I2(icmp_ln879_fu_610_p2),
        .I3(s_0_0_i_i_reg_300[6]),
        .I4(iptr_2),
        .O(\s_0_0_i_i_reg_300_reg[8]_0 [6]));
  LUT5 #(
    .INIT(32'h0000FF0B)) 
    ram_reg_i_21__12
       (.I0(icmp_ln34_1_fu_593_p2),
        .I1(icmp_ln34_fu_588_p2),
        .I2(icmp_ln879_fu_610_p2),
        .I3(s_0_0_i_i_reg_300[6]),
        .I4(iptr_2),
        .O(\s_0_0_i_i_reg_300_reg[8]_1 [6]));
  LUT5 #(
    .INIT(32'h0000FF0B)) 
    ram_reg_i_21__4
       (.I0(icmp_ln52_1_fu_645_p2),
        .I1(icmp_ln52_fu_640_p2),
        .I2(icmp_ln879_3_fu_663_p2),
        .I3(ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357[6]),
        .I4(iptr_3),
        .O(DIADI[6]));
  LUT5 #(
    .INIT(32'hFF0B0000)) 
    ram_reg_i_21__5
       (.I0(icmp_ln52_1_fu_645_p2),
        .I1(icmp_ln52_fu_640_p2),
        .I2(icmp_ln879_3_fu_663_p2),
        .I3(ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357[6]),
        .I4(iptr_3),
        .O(\ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357_reg[8]_0 [6]));
  LUT3 #(
    .INIT(8'h04)) 
    ram_reg_i_21__6
       (.I0(\ap_CS_fsm_reg[7]_0 [1]),
        .I1(Q[6]),
        .I2(iptr),
        .O(\ap_CS_fsm_reg[7]_1 [6]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_i_21__7
       (.I0(\ap_CS_fsm_reg[7]_0 [1]),
        .I1(Q[6]),
        .I2(iptr),
        .O(\ap_CS_fsm_reg[7]_2 [6]));
  LUT5 #(
    .INIT(32'hFF0B0000)) 
    ram_reg_i_22__11
       (.I0(icmp_ln34_1_fu_593_p2),
        .I1(icmp_ln34_fu_588_p2),
        .I2(icmp_ln879_fu_610_p2),
        .I3(s_0_0_i_i_reg_300[5]),
        .I4(iptr_2),
        .O(\s_0_0_i_i_reg_300_reg[8]_0 [5]));
  LUT5 #(
    .INIT(32'h0000FF0B)) 
    ram_reg_i_22__12
       (.I0(icmp_ln34_1_fu_593_p2),
        .I1(icmp_ln34_fu_588_p2),
        .I2(icmp_ln879_fu_610_p2),
        .I3(s_0_0_i_i_reg_300[5]),
        .I4(iptr_2),
        .O(\s_0_0_i_i_reg_300_reg[8]_1 [5]));
  LUT5 #(
    .INIT(32'h0000FF0B)) 
    ram_reg_i_22__4
       (.I0(icmp_ln52_1_fu_645_p2),
        .I1(icmp_ln52_fu_640_p2),
        .I2(icmp_ln879_3_fu_663_p2),
        .I3(ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357[5]),
        .I4(iptr_3),
        .O(DIADI[5]));
  LUT5 #(
    .INIT(32'hFF0B0000)) 
    ram_reg_i_22__5
       (.I0(icmp_ln52_1_fu_645_p2),
        .I1(icmp_ln52_fu_640_p2),
        .I2(icmp_ln879_3_fu_663_p2),
        .I3(ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357[5]),
        .I4(iptr_3),
        .O(\ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357_reg[8]_0 [5]));
  LUT3 #(
    .INIT(8'h04)) 
    ram_reg_i_22__6
       (.I0(\ap_CS_fsm_reg[7]_0 [1]),
        .I1(Q[5]),
        .I2(iptr),
        .O(\ap_CS_fsm_reg[7]_1 [5]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_i_22__7
       (.I0(\ap_CS_fsm_reg[7]_0 [1]),
        .I1(Q[5]),
        .I2(iptr),
        .O(\ap_CS_fsm_reg[7]_2 [5]));
  LUT5 #(
    .INIT(32'hFF0B0000)) 
    ram_reg_i_23__11
       (.I0(icmp_ln34_1_fu_593_p2),
        .I1(icmp_ln34_fu_588_p2),
        .I2(icmp_ln879_fu_610_p2),
        .I3(s_0_0_i_i_reg_300[4]),
        .I4(iptr_2),
        .O(\s_0_0_i_i_reg_300_reg[8]_0 [4]));
  LUT5 #(
    .INIT(32'h0000FF0B)) 
    ram_reg_i_23__12
       (.I0(icmp_ln34_1_fu_593_p2),
        .I1(icmp_ln34_fu_588_p2),
        .I2(icmp_ln879_fu_610_p2),
        .I3(s_0_0_i_i_reg_300[4]),
        .I4(iptr_2),
        .O(\s_0_0_i_i_reg_300_reg[8]_1 [4]));
  LUT5 #(
    .INIT(32'h0000FF0B)) 
    ram_reg_i_23__4
       (.I0(icmp_ln52_1_fu_645_p2),
        .I1(icmp_ln52_fu_640_p2),
        .I2(icmp_ln879_3_fu_663_p2),
        .I3(ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357[4]),
        .I4(iptr_3),
        .O(DIADI[4]));
  LUT5 #(
    .INIT(32'hFF0B0000)) 
    ram_reg_i_23__5
       (.I0(icmp_ln52_1_fu_645_p2),
        .I1(icmp_ln52_fu_640_p2),
        .I2(icmp_ln879_3_fu_663_p2),
        .I3(ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357[4]),
        .I4(iptr_3),
        .O(\ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357_reg[8]_0 [4]));
  LUT3 #(
    .INIT(8'h04)) 
    ram_reg_i_23__6
       (.I0(\ap_CS_fsm_reg[7]_0 [1]),
        .I1(Q[4]),
        .I2(iptr),
        .O(\ap_CS_fsm_reg[7]_1 [4]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_i_23__7
       (.I0(\ap_CS_fsm_reg[7]_0 [1]),
        .I1(Q[4]),
        .I2(iptr),
        .O(\ap_CS_fsm_reg[7]_2 [4]));
  LUT5 #(
    .INIT(32'hFF0B0000)) 
    ram_reg_i_24__11
       (.I0(icmp_ln34_1_fu_593_p2),
        .I1(icmp_ln34_fu_588_p2),
        .I2(icmp_ln879_fu_610_p2),
        .I3(s_0_0_i_i_reg_300[3]),
        .I4(iptr_2),
        .O(\s_0_0_i_i_reg_300_reg[8]_0 [3]));
  LUT5 #(
    .INIT(32'h0000FF0B)) 
    ram_reg_i_24__12
       (.I0(icmp_ln34_1_fu_593_p2),
        .I1(icmp_ln34_fu_588_p2),
        .I2(icmp_ln879_fu_610_p2),
        .I3(s_0_0_i_i_reg_300[3]),
        .I4(iptr_2),
        .O(\s_0_0_i_i_reg_300_reg[8]_1 [3]));
  LUT5 #(
    .INIT(32'h0000FF0B)) 
    ram_reg_i_24__4
       (.I0(icmp_ln52_1_fu_645_p2),
        .I1(icmp_ln52_fu_640_p2),
        .I2(icmp_ln879_3_fu_663_p2),
        .I3(ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357[3]),
        .I4(iptr_3),
        .O(DIADI[3]));
  LUT5 #(
    .INIT(32'hFF0B0000)) 
    ram_reg_i_24__5
       (.I0(icmp_ln52_1_fu_645_p2),
        .I1(icmp_ln52_fu_640_p2),
        .I2(icmp_ln879_3_fu_663_p2),
        .I3(ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357[3]),
        .I4(iptr_3),
        .O(\ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357_reg[8]_0 [3]));
  LUT3 #(
    .INIT(8'h04)) 
    ram_reg_i_24__6
       (.I0(\ap_CS_fsm_reg[7]_0 [1]),
        .I1(Q[3]),
        .I2(iptr),
        .O(\ap_CS_fsm_reg[7]_1 [3]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_i_24__7
       (.I0(\ap_CS_fsm_reg[7]_0 [1]),
        .I1(Q[3]),
        .I2(iptr),
        .O(\ap_CS_fsm_reg[7]_2 [3]));
  LUT5 #(
    .INIT(32'hFF0B0000)) 
    ram_reg_i_25__11
       (.I0(icmp_ln34_1_fu_593_p2),
        .I1(icmp_ln34_fu_588_p2),
        .I2(icmp_ln879_fu_610_p2),
        .I3(s_0_0_i_i_reg_300[2]),
        .I4(iptr_2),
        .O(\s_0_0_i_i_reg_300_reg[8]_0 [2]));
  LUT5 #(
    .INIT(32'h0000FF0B)) 
    ram_reg_i_25__12
       (.I0(icmp_ln34_1_fu_593_p2),
        .I1(icmp_ln34_fu_588_p2),
        .I2(icmp_ln879_fu_610_p2),
        .I3(s_0_0_i_i_reg_300[2]),
        .I4(iptr_2),
        .O(\s_0_0_i_i_reg_300_reg[8]_1 [2]));
  LUT5 #(
    .INIT(32'h0000FF0B)) 
    ram_reg_i_25__5
       (.I0(icmp_ln52_1_fu_645_p2),
        .I1(icmp_ln52_fu_640_p2),
        .I2(icmp_ln879_3_fu_663_p2),
        .I3(ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357[2]),
        .I4(iptr_3),
        .O(DIADI[2]));
  LUT5 #(
    .INIT(32'hFF0B0000)) 
    ram_reg_i_25__6
       (.I0(icmp_ln52_1_fu_645_p2),
        .I1(icmp_ln52_fu_640_p2),
        .I2(icmp_ln879_3_fu_663_p2),
        .I3(ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357[2]),
        .I4(iptr_3),
        .O(\ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357_reg[8]_0 [2]));
  LUT3 #(
    .INIT(8'h04)) 
    ram_reg_i_25__7
       (.I0(\ap_CS_fsm_reg[7]_0 [1]),
        .I1(Q[2]),
        .I2(iptr),
        .O(\ap_CS_fsm_reg[7]_1 [2]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_i_25__8
       (.I0(\ap_CS_fsm_reg[7]_0 [1]),
        .I1(Q[2]),
        .I2(iptr),
        .O(\ap_CS_fsm_reg[7]_2 [2]));
  LUT5 #(
    .INIT(32'h0000FF0B)) 
    ram_reg_i_26__10
       (.I0(icmp_ln34_1_fu_593_p2),
        .I1(icmp_ln34_fu_588_p2),
        .I2(icmp_ln879_fu_610_p2),
        .I3(s_0_0_i_i_reg_300[1]),
        .I4(iptr_2),
        .O(\s_0_0_i_i_reg_300_reg[8]_1 [1]));
  LUT5 #(
    .INIT(32'h0000FF0B)) 
    ram_reg_i_26__3
       (.I0(icmp_ln52_1_fu_645_p2),
        .I1(icmp_ln52_fu_640_p2),
        .I2(icmp_ln879_3_fu_663_p2),
        .I3(ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357[1]),
        .I4(iptr_3),
        .O(DIADI[1]));
  LUT5 #(
    .INIT(32'hFF0B0000)) 
    ram_reg_i_26__4
       (.I0(icmp_ln52_1_fu_645_p2),
        .I1(icmp_ln52_fu_640_p2),
        .I2(icmp_ln879_3_fu_663_p2),
        .I3(ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357[1]),
        .I4(iptr_3),
        .O(\ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357_reg[8]_0 [1]));
  LUT3 #(
    .INIT(8'h04)) 
    ram_reg_i_26__5
       (.I0(\ap_CS_fsm_reg[7]_0 [1]),
        .I1(Q[1]),
        .I2(iptr),
        .O(\ap_CS_fsm_reg[7]_1 [1]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_i_26__6
       (.I0(\ap_CS_fsm_reg[7]_0 [1]),
        .I1(Q[1]),
        .I2(iptr),
        .O(\ap_CS_fsm_reg[7]_2 [1]));
  LUT5 #(
    .INIT(32'hFF0B0000)) 
    ram_reg_i_26__9
       (.I0(icmp_ln34_1_fu_593_p2),
        .I1(icmp_ln34_fu_588_p2),
        .I2(icmp_ln879_fu_610_p2),
        .I3(s_0_0_i_i_reg_300[1]),
        .I4(iptr_2),
        .O(\s_0_0_i_i_reg_300_reg[8]_0 [1]));
  LUT5 #(
    .INIT(32'h0000FF0B)) 
    ram_reg_i_27__2
       (.I0(icmp_ln52_1_fu_645_p2),
        .I1(icmp_ln52_fu_640_p2),
        .I2(icmp_ln879_3_fu_663_p2),
        .I3(ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357[0]),
        .I4(iptr_3),
        .O(DIADI[0]));
  LUT5 #(
    .INIT(32'hFF0B0000)) 
    ram_reg_i_27__3
       (.I0(icmp_ln52_1_fu_645_p2),
        .I1(icmp_ln52_fu_640_p2),
        .I2(icmp_ln879_3_fu_663_p2),
        .I3(ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357[0]),
        .I4(iptr_3),
        .O(\ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357_reg[8]_0 [0]));
  LUT3 #(
    .INIT(8'h04)) 
    ram_reg_i_27__4
       (.I0(\ap_CS_fsm_reg[7]_0 [1]),
        .I1(Q[0]),
        .I2(iptr),
        .O(\ap_CS_fsm_reg[7]_1 [0]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_i_27__5
       (.I0(\ap_CS_fsm_reg[7]_0 [1]),
        .I1(Q[0]),
        .I2(iptr),
        .O(\ap_CS_fsm_reg[7]_2 [0]));
  LUT5 #(
    .INIT(32'hFF0B0000)) 
    ram_reg_i_27__8
       (.I0(icmp_ln34_1_fu_593_p2),
        .I1(icmp_ln34_fu_588_p2),
        .I2(icmp_ln879_fu_610_p2),
        .I3(s_0_0_i_i_reg_300[0]),
        .I4(iptr_2),
        .O(\s_0_0_i_i_reg_300_reg[8]_0 [0]));
  LUT5 #(
    .INIT(32'h0000FF0B)) 
    ram_reg_i_27__9
       (.I0(icmp_ln34_1_fu_593_p2),
        .I1(icmp_ln34_fu_588_p2),
        .I2(icmp_ln879_fu_610_p2),
        .I3(s_0_0_i_i_reg_300[0]),
        .I4(iptr_2),
        .O(\s_0_0_i_i_reg_300_reg[8]_1 [0]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_28
       (.I0(create_tree_U0_left_V_ce0),
        .I1(iptr_2),
        .O(WEA));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_28__1
       (.I0(create_tree_U0_right_V_ce0),
        .I1(iptr_3),
        .O(\iptr_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFEAAA00000000)) 
    ram_reg_i_28__8
       (.I0(\ap_CS_fsm_reg[7]_0 [1]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_4721),
        .I3(ram_reg_i_41_n_7),
        .I4(ram_reg_i_42__3_n_7),
        .I5(iptr),
        .O(\ap_CS_fsm_reg[7]_3 ));
  LUT6 #(
    .INIT(64'h00000000FFFFEAAA)) 
    ram_reg_i_28__9
       (.I0(\ap_CS_fsm_reg[7]_0 [1]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_4721),
        .I3(ram_reg_i_41_n_7),
        .I4(ram_reg_i_42__3_n_7),
        .I5(iptr),
        .O(\ap_CS_fsm_reg[7]_4 ));
  CARRY4 ram_reg_i_29__2
       (.CI(ram_reg_i_32__3_n_7),
        .CO({icmp_ln34_1_fu_593_p2,ram_reg_i_29__2_n_8,ram_reg_i_29__2_n_9,ram_reg_i_29__2_n_10}),
        .CYINIT(1'b0),
        .DI({ram_reg_i_33__1_n_7,ram_reg_i_34__1_n_7,ram_reg_i_35__1_n_7,ram_reg_i_36__1_n_7}),
        .O(NLW_ram_reg_i_29__2_O_UNCONNECTED[3:0]),
        .S({ram_reg_i_37__1_n_7,ram_reg_i_38__1_n_7,ram_reg_i_39__1_n_7,ram_reg_i_40__2_n_7}));
  CARRY4 ram_reg_i_29__3
       (.CI(ram_reg_i_32__4_n_7),
        .CO({icmp_ln52_1_fu_645_p2,ram_reg_i_29__3_n_8,ram_reg_i_29__3_n_9,ram_reg_i_29__3_n_10}),
        .CYINIT(1'b0),
        .DI({ram_reg_i_33__2_n_7,ram_reg_i_34__2_n_7,ram_reg_i_35__2_n_7,ram_reg_i_36__2_n_7}),
        .O(NLW_ram_reg_i_29__3_O_UNCONNECTED[3:0]),
        .S({ram_reg_i_37__2_n_7,ram_reg_i_38__2_n_7,ram_reg_i_39__2_n_7,ram_reg_i_40__3_n_7}));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    ram_reg_i_3
       (.I0(lshr_ln_fu_542_p4[6]),
        .I1(ram_reg_i_32__2_n_7),
        .I2(\ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[7] ),
        .I3(compute_bit_length_U0_right_V_address0[7]),
        .I4(iptr),
        .O(ADDRARDADDR[7]));
  LUT4 #(
    .INIT(16'hFEEE)) 
    ram_reg_i_30__0
       (.I0(\ap_CS_fsm_reg[7]_0 [1]),
        .I1(ap_condition_175),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\ap_CS_fsm[6]_i_3_n_7 ),
        .O(create_tree_U0_parent_V_ce0));
  CARRY4 ram_reg_i_30__3
       (.CI(ram_reg_i_41__2_n_7),
        .CO({NLW_ram_reg_i_30__3_CO_UNCONNECTED[3:1],icmp_ln34_fu_588_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,ram_reg_i_42__0_n_7}),
        .O(NLW_ram_reg_i_30__3_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,ram_reg_i_43_n_7}));
  CARRY4 ram_reg_i_30__4
       (.CI(ram_reg_i_41__3_n_7),
        .CO({NLW_ram_reg_i_30__4_CO_UNCONNECTED[3:1],icmp_ln52_fu_640_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,ram_reg_i_42__1_n_7}),
        .O(NLW_ram_reg_i_30__4_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,ram_reg_i_43__0_n_7}));
  CARRY4 ram_reg_i_31__2
       (.CI(1'b0),
        .CO({NLW_ram_reg_i_31__2_CO_UNCONNECTED[3],icmp_ln879_fu_610_p2,ram_reg_i_31__2_n_9,ram_reg_i_31__2_n_10}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ram_reg_i_31__2_O_UNCONNECTED[3:0]),
        .S({1'b0,ram_reg_i_44_n_7,ram_reg_i_45_n_7,ram_reg_i_46__0_n_7}));
  CARRY4 ram_reg_i_31__3
       (.CI(1'b0),
        .CO({NLW_ram_reg_i_31__3_CO_UNCONNECTED[3],icmp_ln879_3_fu_663_p2,ram_reg_i_31__3_n_9,ram_reg_i_31__3_n_10}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ram_reg_i_31__3_O_UNCONNECTED[3:0]),
        .S({1'b0,ram_reg_i_44__0_n_7,ram_reg_i_45__0_n_7,ram_reg_i_46_n_7}));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    ram_reg_i_32__2
       (.I0(ap_CS_fsm_pp0_stage4),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\ap_CS_fsm_reg[7]_0 [1]),
        .O(ram_reg_i_32__2_n_7));
  CARRY4 ram_reg_i_32__3
       (.CI(ram_reg_i_47_n_7),
        .CO({ram_reg_i_32__3_n_7,ram_reg_i_32__3_n_8,ram_reg_i_32__3_n_9,ram_reg_i_32__3_n_10}),
        .CYINIT(1'b0),
        .DI({ram_reg_i_48_n_7,ram_reg_i_49_n_7,ram_reg_i_50_n_7,ram_reg_i_51_n_7}),
        .O(NLW_ram_reg_i_32__3_O_UNCONNECTED[3:0]),
        .S({ram_reg_i_52_n_7,ram_reg_i_53_n_7,ram_reg_i_54_n_7,ram_reg_i_55_n_7}));
  CARRY4 ram_reg_i_32__4
       (.CI(ram_reg_i_47__0_n_7),
        .CO({ram_reg_i_32__4_n_7,ram_reg_i_32__4_n_8,ram_reg_i_32__4_n_9,ram_reg_i_32__4_n_10}),
        .CYINIT(1'b0),
        .DI({ram_reg_i_48__0_n_7,ram_reg_i_49__0_n_7,ram_reg_i_50__0_n_7,ram_reg_i_51__0_n_7}),
        .O(NLW_ram_reg_i_32__4_O_UNCONNECTED[3:0]),
        .S({ram_reg_i_52__0_n_7,ram_reg_i_53__0_n_7,ram_reg_i_54__0_n_7,ram_reg_i_55__0_n_7}));
  LUT4 #(
    .INIT(16'h22B2)) 
    ram_reg_i_33__1
       (.I0(node_freq_V_reg_290[31]),
        .I1(intermediate_freq_V_1_reg_796[31]),
        .I2(node_freq_V_reg_290[30]),
        .I3(intermediate_freq_V_1_reg_796[30]),
        .O(ram_reg_i_33__1_n_7));
  LUT4 #(
    .INIT(16'h22B2)) 
    ram_reg_i_33__2
       (.I0(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[31]),
        .I1(ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[31]),
        .I2(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[30]),
        .I3(ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[30]),
        .O(ram_reg_i_33__2_n_7));
  LUT4 #(
    .INIT(16'h22B2)) 
    ram_reg_i_34__1
       (.I0(node_freq_V_reg_290[29]),
        .I1(intermediate_freq_V_1_reg_796[29]),
        .I2(node_freq_V_reg_290[28]),
        .I3(intermediate_freq_V_1_reg_796[28]),
        .O(ram_reg_i_34__1_n_7));
  LUT4 #(
    .INIT(16'h22B2)) 
    ram_reg_i_34__2
       (.I0(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[29]),
        .I1(ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[29]),
        .I2(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[28]),
        .I3(ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[28]),
        .O(ram_reg_i_34__2_n_7));
  LUT4 #(
    .INIT(16'h22B2)) 
    ram_reg_i_35__1
       (.I0(node_freq_V_reg_290[27]),
        .I1(intermediate_freq_V_1_reg_796[27]),
        .I2(node_freq_V_reg_290[26]),
        .I3(intermediate_freq_V_1_reg_796[26]),
        .O(ram_reg_i_35__1_n_7));
  LUT4 #(
    .INIT(16'h22B2)) 
    ram_reg_i_35__2
       (.I0(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[27]),
        .I1(ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[27]),
        .I2(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[26]),
        .I3(ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[26]),
        .O(ram_reg_i_35__2_n_7));
  LUT4 #(
    .INIT(16'h22B2)) 
    ram_reg_i_36__1
       (.I0(node_freq_V_reg_290[25]),
        .I1(intermediate_freq_V_1_reg_796[25]),
        .I2(node_freq_V_reg_290[24]),
        .I3(intermediate_freq_V_1_reg_796[24]),
        .O(ram_reg_i_36__1_n_7));
  LUT4 #(
    .INIT(16'h22B2)) 
    ram_reg_i_36__2
       (.I0(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[25]),
        .I1(ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[25]),
        .I2(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[24]),
        .I3(ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[24]),
        .O(ram_reg_i_36__2_n_7));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_i_37__1
       (.I0(intermediate_freq_V_1_reg_796[31]),
        .I1(node_freq_V_reg_290[31]),
        .I2(node_freq_V_reg_290[30]),
        .I3(intermediate_freq_V_1_reg_796[30]),
        .O(ram_reg_i_37__1_n_7));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_i_37__2
       (.I0(ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[31]),
        .I1(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[31]),
        .I2(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[30]),
        .I3(ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[30]),
        .O(ram_reg_i_37__2_n_7));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_i_38__1
       (.I0(intermediate_freq_V_1_reg_796[29]),
        .I1(node_freq_V_reg_290[29]),
        .I2(node_freq_V_reg_290[28]),
        .I3(intermediate_freq_V_1_reg_796[28]),
        .O(ram_reg_i_38__1_n_7));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_i_38__2
       (.I0(ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[29]),
        .I1(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[29]),
        .I2(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[28]),
        .I3(ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[28]),
        .O(ram_reg_i_38__2_n_7));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_i_39__1
       (.I0(intermediate_freq_V_1_reg_796[27]),
        .I1(node_freq_V_reg_290[27]),
        .I2(node_freq_V_reg_290[26]),
        .I3(intermediate_freq_V_1_reg_796[26]),
        .O(ram_reg_i_39__1_n_7));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_i_39__2
       (.I0(ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[27]),
        .I1(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[27]),
        .I2(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[26]),
        .I3(ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[26]),
        .O(ram_reg_i_39__2_n_7));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    ram_reg_i_3__0
       (.I0(compute_bit_length_U0_right_V_address0[7]),
        .I1(lshr_ln_fu_542_p4[6]),
        .I2(ram_reg_i_32__2_n_7),
        .I3(\ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[7] ),
        .I4(iptr),
        .O(\t_V_2_reg_245_reg[7]_0 [7]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    ram_reg_i_4
       (.I0(lshr_ln_fu_542_p4[5]),
        .I1(ram_reg_i_32__2_n_7),
        .I2(\ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[6] ),
        .I3(compute_bit_length_U0_right_V_address0[6]),
        .I4(iptr),
        .O(ADDRARDADDR[6]));
  LUT4 #(
    .INIT(16'h2202)) 
    ram_reg_i_40
       (.I0(icmp_ln21_reg_762),
        .I1(icmp_ln879_3_fu_663_p2),
        .I2(icmp_ln52_fu_640_p2),
        .I3(icmp_ln52_1_fu_645_p2),
        .O(ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_4721));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_i_40__2
       (.I0(intermediate_freq_V_1_reg_796[25]),
        .I1(node_freq_V_reg_290[25]),
        .I2(node_freq_V_reg_290[24]),
        .I3(intermediate_freq_V_1_reg_796[24]),
        .O(ram_reg_i_40__2_n_7));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_i_40__3
       (.I0(ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[25]),
        .I1(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[25]),
        .I2(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[24]),
        .I3(ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[24]),
        .O(ram_reg_i_40__3_n_7));
  LUT6 #(
    .INIT(64'h008AAAAAAAAAAAAA)) 
    ram_reg_i_41
       (.I0(ap_CS_fsm_pp0_stage4),
        .I1(icmp_ln52_1_fu_645_p2),
        .I2(icmp_ln52_fu_640_p2),
        .I3(icmp_ln879_3_fu_663_p2),
        .I4(\ap_CS_fsm[6]_i_2_n_7 ),
        .I5(\s_value_V_reg_737_reg[0]_0 ),
        .O(ram_reg_i_41_n_7));
  CARRY4 ram_reg_i_41__2
       (.CI(1'b0),
        .CO({ram_reg_i_41__2_n_7,ram_reg_i_41__2_n_8,ram_reg_i_41__2_n_9,ram_reg_i_41__2_n_10}),
        .CYINIT(1'b0),
        .DI({ram_reg_i_56_n_7,ram_reg_i_57_n_7,ram_reg_i_58_n_7,ram_reg_i_59__0_n_7}),
        .O(NLW_ram_reg_i_41__2_O_UNCONNECTED[3:0]),
        .S({ram_reg_i_60_n_7,ram_reg_i_61_n_7,ram_reg_i_62_n_7,ram_reg_i_63__0_n_7}));
  CARRY4 ram_reg_i_41__3
       (.CI(1'b0),
        .CO({ram_reg_i_41__3_n_7,ram_reg_i_41__3_n_8,ram_reg_i_41__3_n_9,ram_reg_i_41__3_n_10}),
        .CYINIT(1'b0),
        .DI({ram_reg_i_56__0_n_7,ram_reg_i_57__0_n_7,ram_reg_i_58__0_n_7,ram_reg_i_59_n_7}),
        .O(NLW_ram_reg_i_41__3_O_UNCONNECTED[3:0]),
        .S({ram_reg_i_60__0_n_7,ram_reg_i_61__0_n_7,ram_reg_i_62__0_n_7,ram_reg_i_63_n_7}));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_42__0
       (.I0(extLd_loc_read_reg_730[8]),
        .I1(t_V_reg_311[8]),
        .O(ram_reg_i_42__0_n_7));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_42__1
       (.I0(extLd_loc_read_reg_730[8]),
        .I1(\ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[8] ),
        .O(ram_reg_i_42__1_n_7));
  LUT6 #(
    .INIT(64'h0B00000000000000)) 
    ram_reg_i_42__3
       (.I0(icmp_ln34_1_fu_593_p2),
        .I1(icmp_ln34_fu_588_p2),
        .I2(icmp_ln879_fu_610_p2),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(icmp_ln21_reg_762),
        .I5(ap_CS_fsm_pp0_stage3),
        .O(ram_reg_i_42__3_n_7));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_i_43
       (.I0(t_V_reg_311[8]),
        .I1(extLd_loc_read_reg_730[8]),
        .O(ram_reg_i_43_n_7));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_i_43__0
       (.I0(\ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[8] ),
        .I1(extLd_loc_read_reg_730[8]),
        .O(ram_reg_i_43__0_n_7));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram_reg_i_44
       (.I0(lshr_ln_fu_542_p4[5]),
        .I1(Q[6]),
        .I2(lshr_ln_fu_542_p4[6]),
        .I3(Q[7]),
        .I4(\t_V_2_reg_245_reg_n_7_[8] ),
        .I5(\op_assign_reg_257_reg_n_7_[8] ),
        .O(ram_reg_i_44_n_7));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram_reg_i_44__0
       (.I0(\ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[6] ),
        .I1(Q[6]),
        .I2(\ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[7] ),
        .I3(Q[7]),
        .I4(\ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[8] ),
        .I5(\op_assign_reg_257_reg_n_7_[8] ),
        .O(ram_reg_i_44__0_n_7));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram_reg_i_45
       (.I0(lshr_ln_fu_542_p4[2]),
        .I1(Q[3]),
        .I2(lshr_ln_fu_542_p4[3]),
        .I3(Q[4]),
        .I4(lshr_ln_fu_542_p4[4]),
        .I5(Q[5]),
        .O(ram_reg_i_45_n_7));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram_reg_i_45__0
       (.I0(\ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[3] ),
        .I1(Q[3]),
        .I2(\ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[4] ),
        .I3(Q[4]),
        .I4(\ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[5] ),
        .I5(Q[5]),
        .O(ram_reg_i_45__0_n_7));
  LUT6 #(
    .INIT(64'h8421000000008421)) 
    ram_reg_i_46
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[1] ),
        .I3(\ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[0] ),
        .I4(\ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[2] ),
        .I5(Q[2]),
        .O(ram_reg_i_46_n_7));
  LUT6 #(
    .INIT(64'h8421000000008421)) 
    ram_reg_i_46__0
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(lshr_ln_fu_542_p4[0]),
        .I3(\t_V_2_reg_245_reg_n_7_[0] ),
        .I4(lshr_ln_fu_542_p4[1]),
        .I5(Q[2]),
        .O(ram_reg_i_46__0_n_7));
  CARRY4 ram_reg_i_47
       (.CI(ram_reg_i_64_n_7),
        .CO({ram_reg_i_47_n_7,ram_reg_i_47_n_8,ram_reg_i_47_n_9,ram_reg_i_47_n_10}),
        .CYINIT(1'b0),
        .DI({ram_reg_i_65_n_7,ram_reg_i_66_n_7,ram_reg_i_67_n_7,ram_reg_i_68_n_7}),
        .O(NLW_ram_reg_i_47_O_UNCONNECTED[3:0]),
        .S({ram_reg_i_69_n_7,ram_reg_i_70_n_7,ram_reg_i_71_n_7,ram_reg_i_72_n_7}));
  CARRY4 ram_reg_i_47__0
       (.CI(ram_reg_i_64__0_n_7),
        .CO({ram_reg_i_47__0_n_7,ram_reg_i_47__0_n_8,ram_reg_i_47__0_n_9,ram_reg_i_47__0_n_10}),
        .CYINIT(1'b0),
        .DI({ram_reg_i_65__0_n_7,ram_reg_i_66__0_n_7,ram_reg_i_67__0_n_7,ram_reg_i_68__0_n_7}),
        .O(NLW_ram_reg_i_47__0_O_UNCONNECTED[3:0]),
        .S({ram_reg_i_69__0_n_7,ram_reg_i_70__0_n_7,ram_reg_i_71__0_n_7,ram_reg_i_72__0_n_7}));
  LUT4 #(
    .INIT(16'h22B2)) 
    ram_reg_i_48
       (.I0(node_freq_V_reg_290[23]),
        .I1(intermediate_freq_V_1_reg_796[23]),
        .I2(node_freq_V_reg_290[22]),
        .I3(intermediate_freq_V_1_reg_796[22]),
        .O(ram_reg_i_48_n_7));
  LUT4 #(
    .INIT(16'h22B2)) 
    ram_reg_i_48__0
       (.I0(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[23]),
        .I1(ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[23]),
        .I2(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[22]),
        .I3(ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[22]),
        .O(ram_reg_i_48__0_n_7));
  LUT4 #(
    .INIT(16'h22B2)) 
    ram_reg_i_49
       (.I0(node_freq_V_reg_290[21]),
        .I1(intermediate_freq_V_1_reg_796[21]),
        .I2(node_freq_V_reg_290[20]),
        .I3(intermediate_freq_V_1_reg_796[20]),
        .O(ram_reg_i_49_n_7));
  LUT4 #(
    .INIT(16'h22B2)) 
    ram_reg_i_49__0
       (.I0(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[21]),
        .I1(ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[21]),
        .I2(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[20]),
        .I3(ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[20]),
        .O(ram_reg_i_49__0_n_7));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    ram_reg_i_4__0
       (.I0(compute_bit_length_U0_right_V_address0[6]),
        .I1(lshr_ln_fu_542_p4[5]),
        .I2(ram_reg_i_32__2_n_7),
        .I3(\ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[6] ),
        .I4(iptr),
        .O(\t_V_2_reg_245_reg[7]_0 [6]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    ram_reg_i_5
       (.I0(lshr_ln_fu_542_p4[4]),
        .I1(ram_reg_i_32__2_n_7),
        .I2(\ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[5] ),
        .I3(compute_bit_length_U0_right_V_address0[5]),
        .I4(iptr),
        .O(ADDRARDADDR[5]));
  LUT4 #(
    .INIT(16'h22B2)) 
    ram_reg_i_50
       (.I0(node_freq_V_reg_290[19]),
        .I1(intermediate_freq_V_1_reg_796[19]),
        .I2(node_freq_V_reg_290[18]),
        .I3(intermediate_freq_V_1_reg_796[18]),
        .O(ram_reg_i_50_n_7));
  LUT4 #(
    .INIT(16'h22B2)) 
    ram_reg_i_50__0
       (.I0(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[19]),
        .I1(ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[19]),
        .I2(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[18]),
        .I3(ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[18]),
        .O(ram_reg_i_50__0_n_7));
  LUT4 #(
    .INIT(16'h22B2)) 
    ram_reg_i_51
       (.I0(node_freq_V_reg_290[17]),
        .I1(intermediate_freq_V_1_reg_796[17]),
        .I2(node_freq_V_reg_290[16]),
        .I3(intermediate_freq_V_1_reg_796[16]),
        .O(ram_reg_i_51_n_7));
  LUT4 #(
    .INIT(16'h22B2)) 
    ram_reg_i_51__0
       (.I0(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[17]),
        .I1(ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[17]),
        .I2(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[16]),
        .I3(ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[16]),
        .O(ram_reg_i_51__0_n_7));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_i_52
       (.I0(intermediate_freq_V_1_reg_796[23]),
        .I1(node_freq_V_reg_290[23]),
        .I2(node_freq_V_reg_290[22]),
        .I3(intermediate_freq_V_1_reg_796[22]),
        .O(ram_reg_i_52_n_7));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_i_52__0
       (.I0(ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[23]),
        .I1(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[23]),
        .I2(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[22]),
        .I3(ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[22]),
        .O(ram_reg_i_52__0_n_7));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_i_53
       (.I0(intermediate_freq_V_1_reg_796[21]),
        .I1(node_freq_V_reg_290[21]),
        .I2(node_freq_V_reg_290[20]),
        .I3(intermediate_freq_V_1_reg_796[20]),
        .O(ram_reg_i_53_n_7));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_i_53__0
       (.I0(ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[21]),
        .I1(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[21]),
        .I2(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[20]),
        .I3(ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[20]),
        .O(ram_reg_i_53__0_n_7));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_i_54
       (.I0(intermediate_freq_V_1_reg_796[19]),
        .I1(node_freq_V_reg_290[19]),
        .I2(node_freq_V_reg_290[18]),
        .I3(intermediate_freq_V_1_reg_796[18]),
        .O(ram_reg_i_54_n_7));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_i_54__0
       (.I0(ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[19]),
        .I1(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[19]),
        .I2(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[18]),
        .I3(ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[18]),
        .O(ram_reg_i_54__0_n_7));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_i_55
       (.I0(intermediate_freq_V_1_reg_796[17]),
        .I1(node_freq_V_reg_290[17]),
        .I2(node_freq_V_reg_290[16]),
        .I3(intermediate_freq_V_1_reg_796[16]),
        .O(ram_reg_i_55_n_7));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_i_55__0
       (.I0(ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[17]),
        .I1(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[17]),
        .I2(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[16]),
        .I3(ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[16]),
        .O(ram_reg_i_55__0_n_7));
  LUT4 #(
    .INIT(16'h22B2)) 
    ram_reg_i_56
       (.I0(extLd_loc_read_reg_730[7]),
        .I1(t_V_reg_311[7]),
        .I2(extLd_loc_read_reg_730[6]),
        .I3(t_V_reg_311[6]),
        .O(ram_reg_i_56_n_7));
  LUT4 #(
    .INIT(16'h22B2)) 
    ram_reg_i_56__0
       (.I0(extLd_loc_read_reg_730[7]),
        .I1(\ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[7] ),
        .I2(extLd_loc_read_reg_730[6]),
        .I3(\ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[6] ),
        .O(ram_reg_i_56__0_n_7));
  LUT4 #(
    .INIT(16'h22B2)) 
    ram_reg_i_57
       (.I0(extLd_loc_read_reg_730[5]),
        .I1(t_V_reg_311[5]),
        .I2(extLd_loc_read_reg_730[4]),
        .I3(t_V_reg_311[4]),
        .O(ram_reg_i_57_n_7));
  LUT4 #(
    .INIT(16'h22B2)) 
    ram_reg_i_57__0
       (.I0(extLd_loc_read_reg_730[5]),
        .I1(\ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[5] ),
        .I2(extLd_loc_read_reg_730[4]),
        .I3(\ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[4] ),
        .O(ram_reg_i_57__0_n_7));
  LUT4 #(
    .INIT(16'h22B2)) 
    ram_reg_i_58
       (.I0(extLd_loc_read_reg_730[3]),
        .I1(t_V_reg_311[3]),
        .I2(extLd_loc_read_reg_730[2]),
        .I3(t_V_reg_311[2]),
        .O(ram_reg_i_58_n_7));
  LUT4 #(
    .INIT(16'h22B2)) 
    ram_reg_i_58__0
       (.I0(extLd_loc_read_reg_730[3]),
        .I1(\ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[3] ),
        .I2(extLd_loc_read_reg_730[2]),
        .I3(\ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[2] ),
        .O(ram_reg_i_58__0_n_7));
  LUT4 #(
    .INIT(16'h7510)) 
    ram_reg_i_59
       (.I0(\ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[1] ),
        .I1(\ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[0] ),
        .I2(extLd_loc_read_reg_730[0]),
        .I3(extLd_loc_read_reg_730[1]),
        .O(ram_reg_i_59_n_7));
  LUT4 #(
    .INIT(16'h7510)) 
    ram_reg_i_59__0
       (.I0(t_V_reg_311[1]),
        .I1(t_V_reg_311[0]),
        .I2(extLd_loc_read_reg_730[0]),
        .I3(extLd_loc_read_reg_730[1]),
        .O(ram_reg_i_59__0_n_7));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    ram_reg_i_5__0
       (.I0(compute_bit_length_U0_right_V_address0[5]),
        .I1(lshr_ln_fu_542_p4[4]),
        .I2(ram_reg_i_32__2_n_7),
        .I3(\ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[5] ),
        .I4(iptr),
        .O(\t_V_2_reg_245_reg[7]_0 [5]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    ram_reg_i_6
       (.I0(lshr_ln_fu_542_p4[3]),
        .I1(ram_reg_i_32__2_n_7),
        .I2(\ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[4] ),
        .I3(compute_bit_length_U0_right_V_address0[4]),
        .I4(iptr),
        .O(ADDRARDADDR[4]));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_i_60
       (.I0(t_V_reg_311[7]),
        .I1(extLd_loc_read_reg_730[7]),
        .I2(extLd_loc_read_reg_730[6]),
        .I3(t_V_reg_311[6]),
        .O(ram_reg_i_60_n_7));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_i_60__0
       (.I0(\ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[7] ),
        .I1(extLd_loc_read_reg_730[7]),
        .I2(\ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[6] ),
        .I3(extLd_loc_read_reg_730[6]),
        .O(ram_reg_i_60__0_n_7));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_i_61
       (.I0(t_V_reg_311[5]),
        .I1(extLd_loc_read_reg_730[5]),
        .I2(extLd_loc_read_reg_730[4]),
        .I3(t_V_reg_311[4]),
        .O(ram_reg_i_61_n_7));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_i_61__0
       (.I0(\ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[5] ),
        .I1(extLd_loc_read_reg_730[5]),
        .I2(\ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[4] ),
        .I3(extLd_loc_read_reg_730[4]),
        .O(ram_reg_i_61__0_n_7));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_i_62
       (.I0(t_V_reg_311[3]),
        .I1(extLd_loc_read_reg_730[3]),
        .I2(extLd_loc_read_reg_730[2]),
        .I3(t_V_reg_311[2]),
        .O(ram_reg_i_62_n_7));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_i_62__0
       (.I0(\ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[3] ),
        .I1(extLd_loc_read_reg_730[3]),
        .I2(\ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[2] ),
        .I3(extLd_loc_read_reg_730[2]),
        .O(ram_reg_i_62__0_n_7));
  LUT4 #(
    .INIT(16'h8421)) 
    ram_reg_i_63
       (.I0(\ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[1] ),
        .I1(\ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[0] ),
        .I2(extLd_loc_read_reg_730[1]),
        .I3(extLd_loc_read_reg_730[0]),
        .O(ram_reg_i_63_n_7));
  LUT4 #(
    .INIT(16'h8421)) 
    ram_reg_i_63__0
       (.I0(t_V_reg_311[1]),
        .I1(t_V_reg_311[0]),
        .I2(extLd_loc_read_reg_730[1]),
        .I3(extLd_loc_read_reg_730[0]),
        .O(ram_reg_i_63__0_n_7));
  CARRY4 ram_reg_i_64
       (.CI(1'b0),
        .CO({ram_reg_i_64_n_7,ram_reg_i_64_n_8,ram_reg_i_64_n_9,ram_reg_i_64_n_10}),
        .CYINIT(1'b0),
        .DI({ram_reg_i_73_n_7,ram_reg_i_74_n_7,ram_reg_i_75_n_7,ram_reg_i_76_n_7}),
        .O(NLW_ram_reg_i_64_O_UNCONNECTED[3:0]),
        .S({ram_reg_i_77_n_7,ram_reg_i_78_n_7,ram_reg_i_79_n_7,ram_reg_i_80_n_7}));
  CARRY4 ram_reg_i_64__0
       (.CI(1'b0),
        .CO({ram_reg_i_64__0_n_7,ram_reg_i_64__0_n_8,ram_reg_i_64__0_n_9,ram_reg_i_64__0_n_10}),
        .CYINIT(1'b0),
        .DI({ram_reg_i_73__0_n_7,ram_reg_i_74__0_n_7,ram_reg_i_75__0_n_7,ram_reg_i_76__0_n_7}),
        .O(NLW_ram_reg_i_64__0_O_UNCONNECTED[3:0]),
        .S({ram_reg_i_77__0_n_7,ram_reg_i_78__0_n_7,ram_reg_i_79__0_n_7,ram_reg_i_80__0_n_7}));
  LUT4 #(
    .INIT(16'h22B2)) 
    ram_reg_i_65
       (.I0(node_freq_V_reg_290[15]),
        .I1(intermediate_freq_V_1_reg_796[15]),
        .I2(node_freq_V_reg_290[14]),
        .I3(intermediate_freq_V_1_reg_796[14]),
        .O(ram_reg_i_65_n_7));
  LUT4 #(
    .INIT(16'h22B2)) 
    ram_reg_i_65__0
       (.I0(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[15]),
        .I1(ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[15]),
        .I2(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[14]),
        .I3(ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[14]),
        .O(ram_reg_i_65__0_n_7));
  LUT4 #(
    .INIT(16'h22B2)) 
    ram_reg_i_66
       (.I0(node_freq_V_reg_290[13]),
        .I1(intermediate_freq_V_1_reg_796[13]),
        .I2(node_freq_V_reg_290[12]),
        .I3(intermediate_freq_V_1_reg_796[12]),
        .O(ram_reg_i_66_n_7));
  LUT4 #(
    .INIT(16'h22B2)) 
    ram_reg_i_66__0
       (.I0(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[13]),
        .I1(ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[13]),
        .I2(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[12]),
        .I3(ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[12]),
        .O(ram_reg_i_66__0_n_7));
  LUT4 #(
    .INIT(16'h22B2)) 
    ram_reg_i_67
       (.I0(node_freq_V_reg_290[11]),
        .I1(intermediate_freq_V_1_reg_796[11]),
        .I2(node_freq_V_reg_290[10]),
        .I3(intermediate_freq_V_1_reg_796[10]),
        .O(ram_reg_i_67_n_7));
  LUT4 #(
    .INIT(16'h22B2)) 
    ram_reg_i_67__0
       (.I0(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[11]),
        .I1(ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[11]),
        .I2(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[10]),
        .I3(ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[10]),
        .O(ram_reg_i_67__0_n_7));
  LUT4 #(
    .INIT(16'h22B2)) 
    ram_reg_i_68
       (.I0(node_freq_V_reg_290[9]),
        .I1(intermediate_freq_V_1_reg_796[9]),
        .I2(node_freq_V_reg_290[8]),
        .I3(intermediate_freq_V_1_reg_796[8]),
        .O(ram_reg_i_68_n_7));
  LUT4 #(
    .INIT(16'h22B2)) 
    ram_reg_i_68__0
       (.I0(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[9]),
        .I1(ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[9]),
        .I2(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[8]),
        .I3(ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[8]),
        .O(ram_reg_i_68__0_n_7));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_i_69
       (.I0(intermediate_freq_V_1_reg_796[15]),
        .I1(node_freq_V_reg_290[15]),
        .I2(node_freq_V_reg_290[14]),
        .I3(intermediate_freq_V_1_reg_796[14]),
        .O(ram_reg_i_69_n_7));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_i_69__0
       (.I0(ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[15]),
        .I1(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[15]),
        .I2(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[14]),
        .I3(ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[14]),
        .O(ram_reg_i_69__0_n_7));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    ram_reg_i_6__0
       (.I0(compute_bit_length_U0_right_V_address0[4]),
        .I1(lshr_ln_fu_542_p4[3]),
        .I2(ram_reg_i_32__2_n_7),
        .I3(\ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[4] ),
        .I4(iptr),
        .O(\t_V_2_reg_245_reg[7]_0 [4]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    ram_reg_i_7
       (.I0(lshr_ln_fu_542_p4[2]),
        .I1(ram_reg_i_32__2_n_7),
        .I2(\ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[3] ),
        .I3(compute_bit_length_U0_right_V_address0[3]),
        .I4(iptr),
        .O(ADDRARDADDR[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_i_70
       (.I0(intermediate_freq_V_1_reg_796[13]),
        .I1(node_freq_V_reg_290[13]),
        .I2(node_freq_V_reg_290[12]),
        .I3(intermediate_freq_V_1_reg_796[12]),
        .O(ram_reg_i_70_n_7));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_i_70__0
       (.I0(ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[13]),
        .I1(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[13]),
        .I2(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[12]),
        .I3(ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[12]),
        .O(ram_reg_i_70__0_n_7));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_i_71
       (.I0(intermediate_freq_V_1_reg_796[11]),
        .I1(node_freq_V_reg_290[11]),
        .I2(node_freq_V_reg_290[10]),
        .I3(intermediate_freq_V_1_reg_796[10]),
        .O(ram_reg_i_71_n_7));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_i_71__0
       (.I0(ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[11]),
        .I1(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[11]),
        .I2(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[10]),
        .I3(ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[10]),
        .O(ram_reg_i_71__0_n_7));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_i_72
       (.I0(intermediate_freq_V_1_reg_796[9]),
        .I1(node_freq_V_reg_290[9]),
        .I2(node_freq_V_reg_290[8]),
        .I3(intermediate_freq_V_1_reg_796[8]),
        .O(ram_reg_i_72_n_7));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_i_72__0
       (.I0(ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[9]),
        .I1(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[9]),
        .I2(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[8]),
        .I3(ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[8]),
        .O(ram_reg_i_72__0_n_7));
  LUT4 #(
    .INIT(16'h22B2)) 
    ram_reg_i_73
       (.I0(node_freq_V_reg_290[7]),
        .I1(intermediate_freq_V_1_reg_796[7]),
        .I2(node_freq_V_reg_290[6]),
        .I3(intermediate_freq_V_1_reg_796[6]),
        .O(ram_reg_i_73_n_7));
  LUT4 #(
    .INIT(16'h22B2)) 
    ram_reg_i_73__0
       (.I0(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[7]),
        .I1(ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[7]),
        .I2(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[6]),
        .I3(ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[6]),
        .O(ram_reg_i_73__0_n_7));
  LUT4 #(
    .INIT(16'h22B2)) 
    ram_reg_i_74
       (.I0(node_freq_V_reg_290[5]),
        .I1(intermediate_freq_V_1_reg_796[5]),
        .I2(node_freq_V_reg_290[4]),
        .I3(intermediate_freq_V_1_reg_796[4]),
        .O(ram_reg_i_74_n_7));
  LUT4 #(
    .INIT(16'h22B2)) 
    ram_reg_i_74__0
       (.I0(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[5]),
        .I1(ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[5]),
        .I2(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[4]),
        .I3(ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[4]),
        .O(ram_reg_i_74__0_n_7));
  LUT4 #(
    .INIT(16'h22B2)) 
    ram_reg_i_75
       (.I0(node_freq_V_reg_290[3]),
        .I1(intermediate_freq_V_1_reg_796[3]),
        .I2(node_freq_V_reg_290[2]),
        .I3(intermediate_freq_V_1_reg_796[2]),
        .O(ram_reg_i_75_n_7));
  LUT4 #(
    .INIT(16'h22B2)) 
    ram_reg_i_75__0
       (.I0(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[3]),
        .I1(ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[3]),
        .I2(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[2]),
        .I3(ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[2]),
        .O(ram_reg_i_75__0_n_7));
  LUT4 #(
    .INIT(16'h22B2)) 
    ram_reg_i_76
       (.I0(node_freq_V_reg_290[1]),
        .I1(intermediate_freq_V_1_reg_796[1]),
        .I2(node_freq_V_reg_290[0]),
        .I3(intermediate_freq_V_1_reg_796[0]),
        .O(ram_reg_i_76_n_7));
  LUT4 #(
    .INIT(16'h22B2)) 
    ram_reg_i_76__0
       (.I0(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[1]),
        .I1(ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[1]),
        .I2(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[0]),
        .I3(ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[0]),
        .O(ram_reg_i_76__0_n_7));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_i_77
       (.I0(intermediate_freq_V_1_reg_796[7]),
        .I1(node_freq_V_reg_290[7]),
        .I2(node_freq_V_reg_290[6]),
        .I3(intermediate_freq_V_1_reg_796[6]),
        .O(ram_reg_i_77_n_7));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_i_77__0
       (.I0(ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[7]),
        .I1(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[7]),
        .I2(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[6]),
        .I3(ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[6]),
        .O(ram_reg_i_77__0_n_7));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_i_78
       (.I0(intermediate_freq_V_1_reg_796[5]),
        .I1(node_freq_V_reg_290[5]),
        .I2(node_freq_V_reg_290[4]),
        .I3(intermediate_freq_V_1_reg_796[4]),
        .O(ram_reg_i_78_n_7));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_i_78__0
       (.I0(ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[5]),
        .I1(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[5]),
        .I2(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[4]),
        .I3(ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[4]),
        .O(ram_reg_i_78__0_n_7));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_i_79
       (.I0(intermediate_freq_V_1_reg_796[3]),
        .I1(node_freq_V_reg_290[3]),
        .I2(node_freq_V_reg_290[2]),
        .I3(intermediate_freq_V_1_reg_796[2]),
        .O(ram_reg_i_79_n_7));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_i_79__0
       (.I0(ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[3]),
        .I1(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[3]),
        .I2(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[2]),
        .I3(ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[2]),
        .O(ram_reg_i_79__0_n_7));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    ram_reg_i_7__0
       (.I0(compute_bit_length_U0_right_V_address0[3]),
        .I1(lshr_ln_fu_542_p4[2]),
        .I2(ram_reg_i_32__2_n_7),
        .I3(\ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[3] ),
        .I4(iptr),
        .O(\t_V_2_reg_245_reg[7]_0 [3]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    ram_reg_i_8
       (.I0(lshr_ln_fu_542_p4[1]),
        .I1(ram_reg_i_32__2_n_7),
        .I2(\ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[2] ),
        .I3(compute_bit_length_U0_right_V_address0[2]),
        .I4(iptr),
        .O(ADDRARDADDR[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_i_80
       (.I0(intermediate_freq_V_1_reg_796[1]),
        .I1(node_freq_V_reg_290[1]),
        .I2(node_freq_V_reg_290[0]),
        .I3(intermediate_freq_V_1_reg_796[0]),
        .O(ram_reg_i_80_n_7));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_i_80__0
       (.I0(ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[1]),
        .I1(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[1]),
        .I2(ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[0]),
        .I3(ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[0]),
        .O(ram_reg_i_80__0_n_7));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    ram_reg_i_8__0
       (.I0(compute_bit_length_U0_right_V_address0[2]),
        .I1(lshr_ln_fu_542_p4[1]),
        .I2(ram_reg_i_32__2_n_7),
        .I3(\ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[2] ),
        .I4(iptr),
        .O(\t_V_2_reg_245_reg[7]_0 [2]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    ram_reg_i_9
       (.I0(lshr_ln_fu_542_p4[0]),
        .I1(ram_reg_i_32__2_n_7),
        .I2(\ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[1] ),
        .I3(compute_bit_length_U0_right_V_address0[1]),
        .I4(iptr),
        .O(ADDRARDADDR[1]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    ram_reg_i_9__0
       (.I0(compute_bit_length_U0_right_V_address0[1]),
        .I1(lshr_ln_fu_542_p4[0]),
        .I2(ram_reg_i_32__2_n_7),
        .I3(\ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[1] ),
        .I4(iptr),
        .O(\t_V_2_reg_245_reg[7]_0 [1]));
  LUT6 #(
    .INIT(64'h8000F00000000000)) 
    \reg_494[6]_i_1 
       (.I0(sorted_copy1_1_chann_empty_n),
        .I1(sorted_copy1_0_chann_empty_n),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(icmp_ln21_reg_762),
        .I4(or_ln52_fu_669_p2),
        .I5(ap_CS_fsm_pp0_stage4),
        .O(create_tree_U0_right_V_ce0));
  FDRE \reg_494_reg[0] 
       (.C(ap_clk),
        .CE(create_tree_U0_right_V_ce0),
        .D(Q[1]),
        .Q(reg_494[0]),
        .R(1'b0));
  FDRE \reg_494_reg[1] 
       (.C(ap_clk),
        .CE(create_tree_U0_right_V_ce0),
        .D(Q[2]),
        .Q(reg_494[1]),
        .R(1'b0));
  FDRE \reg_494_reg[2] 
       (.C(ap_clk),
        .CE(create_tree_U0_right_V_ce0),
        .D(Q[3]),
        .Q(reg_494[2]),
        .R(1'b0));
  FDRE \reg_494_reg[3] 
       (.C(ap_clk),
        .CE(create_tree_U0_right_V_ce0),
        .D(Q[4]),
        .Q(reg_494[3]),
        .R(1'b0));
  FDRE \reg_494_reg[4] 
       (.C(ap_clk),
        .CE(create_tree_U0_right_V_ce0),
        .D(Q[5]),
        .Q(reg_494[4]),
        .R(1'b0));
  FDRE \reg_494_reg[5] 
       (.C(ap_clk),
        .CE(create_tree_U0_right_V_ce0),
        .D(Q[6]),
        .Q(reg_494[5]),
        .R(1'b0));
  FDRE \reg_494_reg[6] 
       (.C(ap_clk),
        .CE(create_tree_U0_right_V_ce0),
        .D(Q[7]),
        .Q(reg_494[6]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8FFF000000000000)) 
    \right_V_addr_reg_832[7]_i_1 
       (.I0(sorted_copy1_1_chann_empty_n),
        .I1(sorted_copy1_0_chann_empty_n),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(or_ln34_fu_616_p2),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(icmp_ln21_reg_762),
        .O(right_V_addr_reg_8320));
  FDRE \right_V_addr_reg_832_reg[0] 
       (.C(ap_clk),
        .CE(right_V_addr_reg_8320),
        .D(Q[0]),
        .Q(\right_V_addr_reg_832_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \right_V_addr_reg_832_reg[1] 
       (.C(ap_clk),
        .CE(right_V_addr_reg_8320),
        .D(Q[1]),
        .Q(\right_V_addr_reg_832_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \right_V_addr_reg_832_reg[2] 
       (.C(ap_clk),
        .CE(right_V_addr_reg_8320),
        .D(Q[2]),
        .Q(\right_V_addr_reg_832_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \right_V_addr_reg_832_reg[3] 
       (.C(ap_clk),
        .CE(right_V_addr_reg_8320),
        .D(Q[3]),
        .Q(\right_V_addr_reg_832_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \right_V_addr_reg_832_reg[4] 
       (.C(ap_clk),
        .CE(right_V_addr_reg_8320),
        .D(Q[4]),
        .Q(\right_V_addr_reg_832_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \right_V_addr_reg_832_reg[5] 
       (.C(ap_clk),
        .CE(right_V_addr_reg_8320),
        .D(Q[5]),
        .Q(\right_V_addr_reg_832_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \right_V_addr_reg_832_reg[6] 
       (.C(ap_clk),
        .CE(right_V_addr_reg_8320),
        .D(Q[6]),
        .Q(\right_V_addr_reg_832_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \right_V_addr_reg_832_reg[7] 
       (.C(ap_clk),
        .CE(right_V_addr_reg_8320),
        .D(Q[7]),
        .Q(\right_V_addr_reg_832_reg[7]_0 [7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_0_0_i_i_reg_300[0]_i_1 
       (.I0(ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459[0]),
        .I1(node_freq_V_reg_2901),
        .I2(s_value_V_reg_737[0]),
        .O(\s_0_0_i_i_reg_300[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_0_0_i_i_reg_300[1]_i_1 
       (.I0(ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459[1]),
        .I1(node_freq_V_reg_2901),
        .I2(s_value_V_reg_737[1]),
        .O(\s_0_0_i_i_reg_300[1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_0_0_i_i_reg_300[2]_i_1 
       (.I0(ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459[2]),
        .I1(node_freq_V_reg_2901),
        .I2(s_value_V_reg_737[2]),
        .O(\s_0_0_i_i_reg_300[2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_0_0_i_i_reg_300[3]_i_1 
       (.I0(ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459[3]),
        .I1(node_freq_V_reg_2901),
        .I2(s_value_V_reg_737[3]),
        .O(\s_0_0_i_i_reg_300[3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_0_0_i_i_reg_300[4]_i_1 
       (.I0(ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459[4]),
        .I1(node_freq_V_reg_2901),
        .I2(s_value_V_reg_737[4]),
        .O(\s_0_0_i_i_reg_300[4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_0_0_i_i_reg_300[5]_i_1 
       (.I0(ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459[5]),
        .I1(node_freq_V_reg_2901),
        .I2(s_value_V_reg_737[5]),
        .O(\s_0_0_i_i_reg_300[5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_0_0_i_i_reg_300[6]_i_1 
       (.I0(ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459[6]),
        .I1(node_freq_V_reg_2901),
        .I2(s_value_V_reg_737[6]),
        .O(\s_0_0_i_i_reg_300[6]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_0_0_i_i_reg_300[7]_i_1 
       (.I0(ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459[7]),
        .I1(node_freq_V_reg_2901),
        .I2(s_value_V_reg_737[7]),
        .O(\s_0_0_i_i_reg_300[7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_0_0_i_i_reg_300[8]_i_1 
       (.I0(ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459[8]),
        .I1(node_freq_V_reg_2901),
        .I2(s_value_V_reg_737[8]),
        .O(\s_0_0_i_i_reg_300[8]_i_1_n_7 ));
  FDRE \s_0_0_i_i_reg_300_reg[0] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_280),
        .D(\s_0_0_i_i_reg_300[0]_i_1_n_7 ),
        .Q(s_0_0_i_i_reg_300[0]),
        .R(1'b0));
  FDRE \s_0_0_i_i_reg_300_reg[1] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_280),
        .D(\s_0_0_i_i_reg_300[1]_i_1_n_7 ),
        .Q(s_0_0_i_i_reg_300[1]),
        .R(1'b0));
  FDRE \s_0_0_i_i_reg_300_reg[2] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_280),
        .D(\s_0_0_i_i_reg_300[2]_i_1_n_7 ),
        .Q(s_0_0_i_i_reg_300[2]),
        .R(1'b0));
  FDRE \s_0_0_i_i_reg_300_reg[3] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_280),
        .D(\s_0_0_i_i_reg_300[3]_i_1_n_7 ),
        .Q(s_0_0_i_i_reg_300[3]),
        .R(1'b0));
  FDRE \s_0_0_i_i_reg_300_reg[4] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_280),
        .D(\s_0_0_i_i_reg_300[4]_i_1_n_7 ),
        .Q(s_0_0_i_i_reg_300[4]),
        .R(1'b0));
  FDRE \s_0_0_i_i_reg_300_reg[5] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_280),
        .D(\s_0_0_i_i_reg_300[5]_i_1_n_7 ),
        .Q(s_0_0_i_i_reg_300[5]),
        .R(1'b0));
  FDRE \s_0_0_i_i_reg_300_reg[6] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_280),
        .D(\s_0_0_i_i_reg_300[6]_i_1_n_7 ),
        .Q(s_0_0_i_i_reg_300[6]),
        .R(1'b0));
  FDRE \s_0_0_i_i_reg_300_reg[7] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_280),
        .D(\s_0_0_i_i_reg_300[7]_i_1_n_7 ),
        .Q(s_0_0_i_i_reg_300[7]),
        .R(1'b0));
  FDRE \s_0_0_i_i_reg_300_reg[8] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_280),
        .D(\s_0_0_i_i_reg_300[8]_i_1_n_7 ),
        .Q(s_0_0_i_i_reg_300[8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_frequency_V_1_reg_270[0]_i_1 
       (.I0(ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[0]),
        .I1(node_freq_V_reg_2901),
        .I2(\s_frequency_V_reg_742_reg[31]_0 [0]),
        .O(\s_frequency_V_1_reg_270[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_frequency_V_1_reg_270[10]_i_1 
       (.I0(ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[10]),
        .I1(node_freq_V_reg_2901),
        .I2(\s_frequency_V_reg_742_reg[31]_0 [10]),
        .O(\s_frequency_V_1_reg_270[10]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_frequency_V_1_reg_270[11]_i_1 
       (.I0(ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[11]),
        .I1(node_freq_V_reg_2901),
        .I2(\s_frequency_V_reg_742_reg[31]_0 [11]),
        .O(\s_frequency_V_1_reg_270[11]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_frequency_V_1_reg_270[12]_i_1 
       (.I0(ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[12]),
        .I1(node_freq_V_reg_2901),
        .I2(\s_frequency_V_reg_742_reg[31]_0 [12]),
        .O(\s_frequency_V_1_reg_270[12]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_frequency_V_1_reg_270[13]_i_1 
       (.I0(ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[13]),
        .I1(node_freq_V_reg_2901),
        .I2(\s_frequency_V_reg_742_reg[31]_0 [13]),
        .O(\s_frequency_V_1_reg_270[13]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_frequency_V_1_reg_270[14]_i_1 
       (.I0(ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[14]),
        .I1(node_freq_V_reg_2901),
        .I2(\s_frequency_V_reg_742_reg[31]_0 [14]),
        .O(\s_frequency_V_1_reg_270[14]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_frequency_V_1_reg_270[15]_i_1 
       (.I0(ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[15]),
        .I1(node_freq_V_reg_2901),
        .I2(\s_frequency_V_reg_742_reg[31]_0 [15]),
        .O(\s_frequency_V_1_reg_270[15]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_frequency_V_1_reg_270[16]_i_1 
       (.I0(ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[16]),
        .I1(node_freq_V_reg_2901),
        .I2(\s_frequency_V_reg_742_reg[31]_0 [16]),
        .O(\s_frequency_V_1_reg_270[16]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_frequency_V_1_reg_270[17]_i_1 
       (.I0(ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[17]),
        .I1(node_freq_V_reg_2901),
        .I2(\s_frequency_V_reg_742_reg[31]_0 [17]),
        .O(\s_frequency_V_1_reg_270[17]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_frequency_V_1_reg_270[18]_i_1 
       (.I0(ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[18]),
        .I1(node_freq_V_reg_2901),
        .I2(\s_frequency_V_reg_742_reg[31]_0 [18]),
        .O(\s_frequency_V_1_reg_270[18]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_frequency_V_1_reg_270[19]_i_1 
       (.I0(ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[19]),
        .I1(node_freq_V_reg_2901),
        .I2(\s_frequency_V_reg_742_reg[31]_0 [19]),
        .O(\s_frequency_V_1_reg_270[19]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_frequency_V_1_reg_270[1]_i_1 
       (.I0(ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[1]),
        .I1(node_freq_V_reg_2901),
        .I2(\s_frequency_V_reg_742_reg[31]_0 [1]),
        .O(\s_frequency_V_1_reg_270[1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_frequency_V_1_reg_270[20]_i_1 
       (.I0(ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[20]),
        .I1(node_freq_V_reg_2901),
        .I2(\s_frequency_V_reg_742_reg[31]_0 [20]),
        .O(\s_frequency_V_1_reg_270[20]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_frequency_V_1_reg_270[21]_i_1 
       (.I0(ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[21]),
        .I1(node_freq_V_reg_2901),
        .I2(\s_frequency_V_reg_742_reg[31]_0 [21]),
        .O(\s_frequency_V_1_reg_270[21]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_frequency_V_1_reg_270[22]_i_1 
       (.I0(ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[22]),
        .I1(node_freq_V_reg_2901),
        .I2(\s_frequency_V_reg_742_reg[31]_0 [22]),
        .O(\s_frequency_V_1_reg_270[22]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_frequency_V_1_reg_270[23]_i_1 
       (.I0(ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[23]),
        .I1(node_freq_V_reg_2901),
        .I2(\s_frequency_V_reg_742_reg[31]_0 [23]),
        .O(\s_frequency_V_1_reg_270[23]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_frequency_V_1_reg_270[24]_i_1 
       (.I0(ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[24]),
        .I1(node_freq_V_reg_2901),
        .I2(\s_frequency_V_reg_742_reg[31]_0 [24]),
        .O(\s_frequency_V_1_reg_270[24]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_frequency_V_1_reg_270[25]_i_1 
       (.I0(ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[25]),
        .I1(node_freq_V_reg_2901),
        .I2(\s_frequency_V_reg_742_reg[31]_0 [25]),
        .O(\s_frequency_V_1_reg_270[25]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_frequency_V_1_reg_270[26]_i_1 
       (.I0(ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[26]),
        .I1(node_freq_V_reg_2901),
        .I2(\s_frequency_V_reg_742_reg[31]_0 [26]),
        .O(\s_frequency_V_1_reg_270[26]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_frequency_V_1_reg_270[27]_i_1 
       (.I0(ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[27]),
        .I1(node_freq_V_reg_2901),
        .I2(\s_frequency_V_reg_742_reg[31]_0 [27]),
        .O(\s_frequency_V_1_reg_270[27]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_frequency_V_1_reg_270[28]_i_1 
       (.I0(ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[28]),
        .I1(node_freq_V_reg_2901),
        .I2(\s_frequency_V_reg_742_reg[31]_0 [28]),
        .O(\s_frequency_V_1_reg_270[28]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_frequency_V_1_reg_270[29]_i_1 
       (.I0(ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[29]),
        .I1(node_freq_V_reg_2901),
        .I2(\s_frequency_V_reg_742_reg[31]_0 [29]),
        .O(\s_frequency_V_1_reg_270[29]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_frequency_V_1_reg_270[2]_i_1 
       (.I0(ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[2]),
        .I1(node_freq_V_reg_2901),
        .I2(\s_frequency_V_reg_742_reg[31]_0 [2]),
        .O(\s_frequency_V_1_reg_270[2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_frequency_V_1_reg_270[30]_i_1 
       (.I0(ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[30]),
        .I1(node_freq_V_reg_2901),
        .I2(\s_frequency_V_reg_742_reg[31]_0 [30]),
        .O(\s_frequency_V_1_reg_270[30]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'hEAAA)) 
    \s_frequency_V_1_reg_270[31]_i_1 
       (.I0(node_freq_V_reg_2901),
        .I1(\ap_CS_fsm_reg[7]_0 [0]),
        .I2(sorted_copy1_1_chann_empty_n),
        .I3(sorted_copy1_0_chann_empty_n),
        .O(s_value_V_1_reg_280));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_frequency_V_1_reg_270[31]_i_2 
       (.I0(ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[31]),
        .I1(node_freq_V_reg_2901),
        .I2(\s_frequency_V_reg_742_reg[31]_0 [31]),
        .O(\s_frequency_V_1_reg_270[31]_i_2_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_frequency_V_1_reg_270[3]_i_1 
       (.I0(ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[3]),
        .I1(node_freq_V_reg_2901),
        .I2(\s_frequency_V_reg_742_reg[31]_0 [3]),
        .O(\s_frequency_V_1_reg_270[3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_frequency_V_1_reg_270[4]_i_1 
       (.I0(ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[4]),
        .I1(node_freq_V_reg_2901),
        .I2(\s_frequency_V_reg_742_reg[31]_0 [4]),
        .O(\s_frequency_V_1_reg_270[4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_frequency_V_1_reg_270[5]_i_1 
       (.I0(ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[5]),
        .I1(node_freq_V_reg_2901),
        .I2(\s_frequency_V_reg_742_reg[31]_0 [5]),
        .O(\s_frequency_V_1_reg_270[5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_frequency_V_1_reg_270[6]_i_1 
       (.I0(ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[6]),
        .I1(node_freq_V_reg_2901),
        .I2(\s_frequency_V_reg_742_reg[31]_0 [6]),
        .O(\s_frequency_V_1_reg_270[6]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_frequency_V_1_reg_270[7]_i_1 
       (.I0(ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[7]),
        .I1(node_freq_V_reg_2901),
        .I2(\s_frequency_V_reg_742_reg[31]_0 [7]),
        .O(\s_frequency_V_1_reg_270[7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_frequency_V_1_reg_270[8]_i_1 
       (.I0(ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[8]),
        .I1(node_freq_V_reg_2901),
        .I2(\s_frequency_V_reg_742_reg[31]_0 [8]),
        .O(\s_frequency_V_1_reg_270[8]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_frequency_V_1_reg_270[9]_i_1 
       (.I0(ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[9]),
        .I1(node_freq_V_reg_2901),
        .I2(\s_frequency_V_reg_742_reg[31]_0 [9]),
        .O(\s_frequency_V_1_reg_270[9]_i_1_n_7 ));
  FDRE \s_frequency_V_1_reg_270_reg[0] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_280),
        .D(\s_frequency_V_1_reg_270[0]_i_1_n_7 ),
        .Q(s_frequency_V_1_reg_270[0]),
        .R(1'b0));
  FDRE \s_frequency_V_1_reg_270_reg[10] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_280),
        .D(\s_frequency_V_1_reg_270[10]_i_1_n_7 ),
        .Q(s_frequency_V_1_reg_270[10]),
        .R(1'b0));
  FDRE \s_frequency_V_1_reg_270_reg[11] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_280),
        .D(\s_frequency_V_1_reg_270[11]_i_1_n_7 ),
        .Q(s_frequency_V_1_reg_270[11]),
        .R(1'b0));
  FDRE \s_frequency_V_1_reg_270_reg[12] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_280),
        .D(\s_frequency_V_1_reg_270[12]_i_1_n_7 ),
        .Q(s_frequency_V_1_reg_270[12]),
        .R(1'b0));
  FDRE \s_frequency_V_1_reg_270_reg[13] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_280),
        .D(\s_frequency_V_1_reg_270[13]_i_1_n_7 ),
        .Q(s_frequency_V_1_reg_270[13]),
        .R(1'b0));
  FDRE \s_frequency_V_1_reg_270_reg[14] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_280),
        .D(\s_frequency_V_1_reg_270[14]_i_1_n_7 ),
        .Q(s_frequency_V_1_reg_270[14]),
        .R(1'b0));
  FDRE \s_frequency_V_1_reg_270_reg[15] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_280),
        .D(\s_frequency_V_1_reg_270[15]_i_1_n_7 ),
        .Q(s_frequency_V_1_reg_270[15]),
        .R(1'b0));
  FDRE \s_frequency_V_1_reg_270_reg[16] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_280),
        .D(\s_frequency_V_1_reg_270[16]_i_1_n_7 ),
        .Q(s_frequency_V_1_reg_270[16]),
        .R(1'b0));
  FDRE \s_frequency_V_1_reg_270_reg[17] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_280),
        .D(\s_frequency_V_1_reg_270[17]_i_1_n_7 ),
        .Q(s_frequency_V_1_reg_270[17]),
        .R(1'b0));
  FDRE \s_frequency_V_1_reg_270_reg[18] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_280),
        .D(\s_frequency_V_1_reg_270[18]_i_1_n_7 ),
        .Q(s_frequency_V_1_reg_270[18]),
        .R(1'b0));
  FDRE \s_frequency_V_1_reg_270_reg[19] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_280),
        .D(\s_frequency_V_1_reg_270[19]_i_1_n_7 ),
        .Q(s_frequency_V_1_reg_270[19]),
        .R(1'b0));
  FDRE \s_frequency_V_1_reg_270_reg[1] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_280),
        .D(\s_frequency_V_1_reg_270[1]_i_1_n_7 ),
        .Q(s_frequency_V_1_reg_270[1]),
        .R(1'b0));
  FDRE \s_frequency_V_1_reg_270_reg[20] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_280),
        .D(\s_frequency_V_1_reg_270[20]_i_1_n_7 ),
        .Q(s_frequency_V_1_reg_270[20]),
        .R(1'b0));
  FDRE \s_frequency_V_1_reg_270_reg[21] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_280),
        .D(\s_frequency_V_1_reg_270[21]_i_1_n_7 ),
        .Q(s_frequency_V_1_reg_270[21]),
        .R(1'b0));
  FDRE \s_frequency_V_1_reg_270_reg[22] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_280),
        .D(\s_frequency_V_1_reg_270[22]_i_1_n_7 ),
        .Q(s_frequency_V_1_reg_270[22]),
        .R(1'b0));
  FDRE \s_frequency_V_1_reg_270_reg[23] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_280),
        .D(\s_frequency_V_1_reg_270[23]_i_1_n_7 ),
        .Q(s_frequency_V_1_reg_270[23]),
        .R(1'b0));
  FDRE \s_frequency_V_1_reg_270_reg[24] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_280),
        .D(\s_frequency_V_1_reg_270[24]_i_1_n_7 ),
        .Q(s_frequency_V_1_reg_270[24]),
        .R(1'b0));
  FDRE \s_frequency_V_1_reg_270_reg[25] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_280),
        .D(\s_frequency_V_1_reg_270[25]_i_1_n_7 ),
        .Q(s_frequency_V_1_reg_270[25]),
        .R(1'b0));
  FDRE \s_frequency_V_1_reg_270_reg[26] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_280),
        .D(\s_frequency_V_1_reg_270[26]_i_1_n_7 ),
        .Q(s_frequency_V_1_reg_270[26]),
        .R(1'b0));
  FDRE \s_frequency_V_1_reg_270_reg[27] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_280),
        .D(\s_frequency_V_1_reg_270[27]_i_1_n_7 ),
        .Q(s_frequency_V_1_reg_270[27]),
        .R(1'b0));
  FDRE \s_frequency_V_1_reg_270_reg[28] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_280),
        .D(\s_frequency_V_1_reg_270[28]_i_1_n_7 ),
        .Q(s_frequency_V_1_reg_270[28]),
        .R(1'b0));
  FDRE \s_frequency_V_1_reg_270_reg[29] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_280),
        .D(\s_frequency_V_1_reg_270[29]_i_1_n_7 ),
        .Q(s_frequency_V_1_reg_270[29]),
        .R(1'b0));
  FDRE \s_frequency_V_1_reg_270_reg[2] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_280),
        .D(\s_frequency_V_1_reg_270[2]_i_1_n_7 ),
        .Q(s_frequency_V_1_reg_270[2]),
        .R(1'b0));
  FDRE \s_frequency_V_1_reg_270_reg[30] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_280),
        .D(\s_frequency_V_1_reg_270[30]_i_1_n_7 ),
        .Q(s_frequency_V_1_reg_270[30]),
        .R(1'b0));
  FDRE \s_frequency_V_1_reg_270_reg[31] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_280),
        .D(\s_frequency_V_1_reg_270[31]_i_2_n_7 ),
        .Q(s_frequency_V_1_reg_270[31]),
        .R(1'b0));
  FDRE \s_frequency_V_1_reg_270_reg[3] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_280),
        .D(\s_frequency_V_1_reg_270[3]_i_1_n_7 ),
        .Q(s_frequency_V_1_reg_270[3]),
        .R(1'b0));
  FDRE \s_frequency_V_1_reg_270_reg[4] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_280),
        .D(\s_frequency_V_1_reg_270[4]_i_1_n_7 ),
        .Q(s_frequency_V_1_reg_270[4]),
        .R(1'b0));
  FDRE \s_frequency_V_1_reg_270_reg[5] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_280),
        .D(\s_frequency_V_1_reg_270[5]_i_1_n_7 ),
        .Q(s_frequency_V_1_reg_270[5]),
        .R(1'b0));
  FDRE \s_frequency_V_1_reg_270_reg[6] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_280),
        .D(\s_frequency_V_1_reg_270[6]_i_1_n_7 ),
        .Q(s_frequency_V_1_reg_270[6]),
        .R(1'b0));
  FDRE \s_frequency_V_1_reg_270_reg[7] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_280),
        .D(\s_frequency_V_1_reg_270[7]_i_1_n_7 ),
        .Q(s_frequency_V_1_reg_270[7]),
        .R(1'b0));
  FDRE \s_frequency_V_1_reg_270_reg[8] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_280),
        .D(\s_frequency_V_1_reg_270[8]_i_1_n_7 ),
        .Q(s_frequency_V_1_reg_270[8]),
        .R(1'b0));
  FDRE \s_frequency_V_1_reg_270_reg[9] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_280),
        .D(\s_frequency_V_1_reg_270[9]_i_1_n_7 ),
        .Q(s_frequency_V_1_reg_270[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \s_frequency_V_reg_742[31]_i_1 
       (.I0(\s_value_V_reg_737_reg[0]_0 ),
        .I1(\ap_CS_fsm_reg_n_7_[0] ),
        .I2(extLd_loc_c20_full_n),
        .I3(create_tree_U0_ap_start),
        .I4(extLd_loc_c_empty_n),
        .I5(ap_done_reg),
        .O(create_tree_U0_extLd_loc_read));
  FDRE \s_frequency_V_reg_742_reg[0] 
       (.C(ap_clk),
        .CE(create_tree_U0_extLd_loc_read),
        .D(\s_frequency_V_reg_742_reg[31]_0 [0]),
        .Q(s_frequency_V_reg_742[0]),
        .R(1'b0));
  FDRE \s_frequency_V_reg_742_reg[10] 
       (.C(ap_clk),
        .CE(create_tree_U0_extLd_loc_read),
        .D(\s_frequency_V_reg_742_reg[31]_0 [10]),
        .Q(s_frequency_V_reg_742[10]),
        .R(1'b0));
  FDRE \s_frequency_V_reg_742_reg[11] 
       (.C(ap_clk),
        .CE(create_tree_U0_extLd_loc_read),
        .D(\s_frequency_V_reg_742_reg[31]_0 [11]),
        .Q(s_frequency_V_reg_742[11]),
        .R(1'b0));
  FDRE \s_frequency_V_reg_742_reg[12] 
       (.C(ap_clk),
        .CE(create_tree_U0_extLd_loc_read),
        .D(\s_frequency_V_reg_742_reg[31]_0 [12]),
        .Q(s_frequency_V_reg_742[12]),
        .R(1'b0));
  FDRE \s_frequency_V_reg_742_reg[13] 
       (.C(ap_clk),
        .CE(create_tree_U0_extLd_loc_read),
        .D(\s_frequency_V_reg_742_reg[31]_0 [13]),
        .Q(s_frequency_V_reg_742[13]),
        .R(1'b0));
  FDRE \s_frequency_V_reg_742_reg[14] 
       (.C(ap_clk),
        .CE(create_tree_U0_extLd_loc_read),
        .D(\s_frequency_V_reg_742_reg[31]_0 [14]),
        .Q(s_frequency_V_reg_742[14]),
        .R(1'b0));
  FDRE \s_frequency_V_reg_742_reg[15] 
       (.C(ap_clk),
        .CE(create_tree_U0_extLd_loc_read),
        .D(\s_frequency_V_reg_742_reg[31]_0 [15]),
        .Q(s_frequency_V_reg_742[15]),
        .R(1'b0));
  FDRE \s_frequency_V_reg_742_reg[16] 
       (.C(ap_clk),
        .CE(create_tree_U0_extLd_loc_read),
        .D(\s_frequency_V_reg_742_reg[31]_0 [16]),
        .Q(s_frequency_V_reg_742[16]),
        .R(1'b0));
  FDRE \s_frequency_V_reg_742_reg[17] 
       (.C(ap_clk),
        .CE(create_tree_U0_extLd_loc_read),
        .D(\s_frequency_V_reg_742_reg[31]_0 [17]),
        .Q(s_frequency_V_reg_742[17]),
        .R(1'b0));
  FDRE \s_frequency_V_reg_742_reg[18] 
       (.C(ap_clk),
        .CE(create_tree_U0_extLd_loc_read),
        .D(\s_frequency_V_reg_742_reg[31]_0 [18]),
        .Q(s_frequency_V_reg_742[18]),
        .R(1'b0));
  FDRE \s_frequency_V_reg_742_reg[19] 
       (.C(ap_clk),
        .CE(create_tree_U0_extLd_loc_read),
        .D(\s_frequency_V_reg_742_reg[31]_0 [19]),
        .Q(s_frequency_V_reg_742[19]),
        .R(1'b0));
  FDRE \s_frequency_V_reg_742_reg[1] 
       (.C(ap_clk),
        .CE(create_tree_U0_extLd_loc_read),
        .D(\s_frequency_V_reg_742_reg[31]_0 [1]),
        .Q(s_frequency_V_reg_742[1]),
        .R(1'b0));
  FDRE \s_frequency_V_reg_742_reg[20] 
       (.C(ap_clk),
        .CE(create_tree_U0_extLd_loc_read),
        .D(\s_frequency_V_reg_742_reg[31]_0 [20]),
        .Q(s_frequency_V_reg_742[20]),
        .R(1'b0));
  FDRE \s_frequency_V_reg_742_reg[21] 
       (.C(ap_clk),
        .CE(create_tree_U0_extLd_loc_read),
        .D(\s_frequency_V_reg_742_reg[31]_0 [21]),
        .Q(s_frequency_V_reg_742[21]),
        .R(1'b0));
  FDRE \s_frequency_V_reg_742_reg[22] 
       (.C(ap_clk),
        .CE(create_tree_U0_extLd_loc_read),
        .D(\s_frequency_V_reg_742_reg[31]_0 [22]),
        .Q(s_frequency_V_reg_742[22]),
        .R(1'b0));
  FDRE \s_frequency_V_reg_742_reg[23] 
       (.C(ap_clk),
        .CE(create_tree_U0_extLd_loc_read),
        .D(\s_frequency_V_reg_742_reg[31]_0 [23]),
        .Q(s_frequency_V_reg_742[23]),
        .R(1'b0));
  FDRE \s_frequency_V_reg_742_reg[24] 
       (.C(ap_clk),
        .CE(create_tree_U0_extLd_loc_read),
        .D(\s_frequency_V_reg_742_reg[31]_0 [24]),
        .Q(s_frequency_V_reg_742[24]),
        .R(1'b0));
  FDRE \s_frequency_V_reg_742_reg[25] 
       (.C(ap_clk),
        .CE(create_tree_U0_extLd_loc_read),
        .D(\s_frequency_V_reg_742_reg[31]_0 [25]),
        .Q(s_frequency_V_reg_742[25]),
        .R(1'b0));
  FDRE \s_frequency_V_reg_742_reg[26] 
       (.C(ap_clk),
        .CE(create_tree_U0_extLd_loc_read),
        .D(\s_frequency_V_reg_742_reg[31]_0 [26]),
        .Q(s_frequency_V_reg_742[26]),
        .R(1'b0));
  FDRE \s_frequency_V_reg_742_reg[27] 
       (.C(ap_clk),
        .CE(create_tree_U0_extLd_loc_read),
        .D(\s_frequency_V_reg_742_reg[31]_0 [27]),
        .Q(s_frequency_V_reg_742[27]),
        .R(1'b0));
  FDRE \s_frequency_V_reg_742_reg[28] 
       (.C(ap_clk),
        .CE(create_tree_U0_extLd_loc_read),
        .D(\s_frequency_V_reg_742_reg[31]_0 [28]),
        .Q(s_frequency_V_reg_742[28]),
        .R(1'b0));
  FDRE \s_frequency_V_reg_742_reg[29] 
       (.C(ap_clk),
        .CE(create_tree_U0_extLd_loc_read),
        .D(\s_frequency_V_reg_742_reg[31]_0 [29]),
        .Q(s_frequency_V_reg_742[29]),
        .R(1'b0));
  FDRE \s_frequency_V_reg_742_reg[2] 
       (.C(ap_clk),
        .CE(create_tree_U0_extLd_loc_read),
        .D(\s_frequency_V_reg_742_reg[31]_0 [2]),
        .Q(s_frequency_V_reg_742[2]),
        .R(1'b0));
  FDRE \s_frequency_V_reg_742_reg[30] 
       (.C(ap_clk),
        .CE(create_tree_U0_extLd_loc_read),
        .D(\s_frequency_V_reg_742_reg[31]_0 [30]),
        .Q(s_frequency_V_reg_742[30]),
        .R(1'b0));
  FDRE \s_frequency_V_reg_742_reg[31] 
       (.C(ap_clk),
        .CE(create_tree_U0_extLd_loc_read),
        .D(\s_frequency_V_reg_742_reg[31]_0 [31]),
        .Q(s_frequency_V_reg_742[31]),
        .R(1'b0));
  FDRE \s_frequency_V_reg_742_reg[3] 
       (.C(ap_clk),
        .CE(create_tree_U0_extLd_loc_read),
        .D(\s_frequency_V_reg_742_reg[31]_0 [3]),
        .Q(s_frequency_V_reg_742[3]),
        .R(1'b0));
  FDRE \s_frequency_V_reg_742_reg[4] 
       (.C(ap_clk),
        .CE(create_tree_U0_extLd_loc_read),
        .D(\s_frequency_V_reg_742_reg[31]_0 [4]),
        .Q(s_frequency_V_reg_742[4]),
        .R(1'b0));
  FDRE \s_frequency_V_reg_742_reg[5] 
       (.C(ap_clk),
        .CE(create_tree_U0_extLd_loc_read),
        .D(\s_frequency_V_reg_742_reg[31]_0 [5]),
        .Q(s_frequency_V_reg_742[5]),
        .R(1'b0));
  FDRE \s_frequency_V_reg_742_reg[6] 
       (.C(ap_clk),
        .CE(create_tree_U0_extLd_loc_read),
        .D(\s_frequency_V_reg_742_reg[31]_0 [6]),
        .Q(s_frequency_V_reg_742[6]),
        .R(1'b0));
  FDRE \s_frequency_V_reg_742_reg[7] 
       (.C(ap_clk),
        .CE(create_tree_U0_extLd_loc_read),
        .D(\s_frequency_V_reg_742_reg[31]_0 [7]),
        .Q(s_frequency_V_reg_742[7]),
        .R(1'b0));
  FDRE \s_frequency_V_reg_742_reg[8] 
       (.C(ap_clk),
        .CE(create_tree_U0_extLd_loc_read),
        .D(\s_frequency_V_reg_742_reg[31]_0 [8]),
        .Q(s_frequency_V_reg_742[8]),
        .R(1'b0));
  FDRE \s_frequency_V_reg_742_reg[9] 
       (.C(ap_clk),
        .CE(create_tree_U0_extLd_loc_read),
        .D(\s_frequency_V_reg_742_reg[31]_0 [9]),
        .Q(s_frequency_V_reg_742[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_value_V_1_reg_280[0]_i_1 
       (.I0(ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434[0]),
        .I1(node_freq_V_reg_2901),
        .I2(\s_value_V_reg_737_reg[8]_0 [0]),
        .O(\s_value_V_1_reg_280[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_value_V_1_reg_280[1]_i_1 
       (.I0(ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434[1]),
        .I1(node_freq_V_reg_2901),
        .I2(\s_value_V_reg_737_reg[8]_0 [1]),
        .O(\s_value_V_1_reg_280[1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_value_V_1_reg_280[2]_i_1 
       (.I0(ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434[2]),
        .I1(node_freq_V_reg_2901),
        .I2(\s_value_V_reg_737_reg[8]_0 [2]),
        .O(\s_value_V_1_reg_280[2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_value_V_1_reg_280[3]_i_1 
       (.I0(ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434[3]),
        .I1(node_freq_V_reg_2901),
        .I2(\s_value_V_reg_737_reg[8]_0 [3]),
        .O(\s_value_V_1_reg_280[3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_value_V_1_reg_280[4]_i_1 
       (.I0(ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434[4]),
        .I1(node_freq_V_reg_2901),
        .I2(\s_value_V_reg_737_reg[8]_0 [4]),
        .O(\s_value_V_1_reg_280[4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_value_V_1_reg_280[5]_i_1 
       (.I0(ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434[5]),
        .I1(node_freq_V_reg_2901),
        .I2(\s_value_V_reg_737_reg[8]_0 [5]),
        .O(\s_value_V_1_reg_280[5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_value_V_1_reg_280[6]_i_1 
       (.I0(ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434[6]),
        .I1(node_freq_V_reg_2901),
        .I2(\s_value_V_reg_737_reg[8]_0 [6]),
        .O(\s_value_V_1_reg_280[6]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_value_V_1_reg_280[7]_i_1 
       (.I0(ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434[7]),
        .I1(node_freq_V_reg_2901),
        .I2(\s_value_V_reg_737_reg[8]_0 [7]),
        .O(\s_value_V_1_reg_280[7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_value_V_1_reg_280[8]_i_1 
       (.I0(ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434[8]),
        .I1(node_freq_V_reg_2901),
        .I2(\s_value_V_reg_737_reg[8]_0 [8]),
        .O(\s_value_V_1_reg_280[8]_i_1_n_7 ));
  FDRE \s_value_V_1_reg_280_reg[0] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_280),
        .D(\s_value_V_1_reg_280[0]_i_1_n_7 ),
        .Q(\s_value_V_1_reg_280_reg_n_7_[0] ),
        .R(1'b0));
  FDRE \s_value_V_1_reg_280_reg[1] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_280),
        .D(\s_value_V_1_reg_280[1]_i_1_n_7 ),
        .Q(\s_value_V_1_reg_280_reg_n_7_[1] ),
        .R(1'b0));
  FDRE \s_value_V_1_reg_280_reg[2] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_280),
        .D(\s_value_V_1_reg_280[2]_i_1_n_7 ),
        .Q(\s_value_V_1_reg_280_reg_n_7_[2] ),
        .R(1'b0));
  FDRE \s_value_V_1_reg_280_reg[3] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_280),
        .D(\s_value_V_1_reg_280[3]_i_1_n_7 ),
        .Q(\s_value_V_1_reg_280_reg_n_7_[3] ),
        .R(1'b0));
  FDRE \s_value_V_1_reg_280_reg[4] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_280),
        .D(\s_value_V_1_reg_280[4]_i_1_n_7 ),
        .Q(\s_value_V_1_reg_280_reg_n_7_[4] ),
        .R(1'b0));
  FDRE \s_value_V_1_reg_280_reg[5] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_280),
        .D(\s_value_V_1_reg_280[5]_i_1_n_7 ),
        .Q(\s_value_V_1_reg_280_reg_n_7_[5] ),
        .R(1'b0));
  FDRE \s_value_V_1_reg_280_reg[6] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_280),
        .D(\s_value_V_1_reg_280[6]_i_1_n_7 ),
        .Q(\s_value_V_1_reg_280_reg_n_7_[6] ),
        .R(1'b0));
  FDRE \s_value_V_1_reg_280_reg[7] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_280),
        .D(\s_value_V_1_reg_280[7]_i_1_n_7 ),
        .Q(\s_value_V_1_reg_280_reg_n_7_[7] ),
        .R(1'b0));
  FDRE \s_value_V_1_reg_280_reg[8] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_280),
        .D(\s_value_V_1_reg_280[8]_i_1_n_7 ),
        .Q(\s_value_V_1_reg_280_reg_n_7_[8] ),
        .R(1'b0));
  FDRE \s_value_V_reg_737_reg[0] 
       (.C(ap_clk),
        .CE(create_tree_U0_extLd_loc_read),
        .D(\s_value_V_reg_737_reg[8]_0 [0]),
        .Q(s_value_V_reg_737[0]),
        .R(1'b0));
  FDRE \s_value_V_reg_737_reg[1] 
       (.C(ap_clk),
        .CE(create_tree_U0_extLd_loc_read),
        .D(\s_value_V_reg_737_reg[8]_0 [1]),
        .Q(s_value_V_reg_737[1]),
        .R(1'b0));
  FDRE \s_value_V_reg_737_reg[2] 
       (.C(ap_clk),
        .CE(create_tree_U0_extLd_loc_read),
        .D(\s_value_V_reg_737_reg[8]_0 [2]),
        .Q(s_value_V_reg_737[2]),
        .R(1'b0));
  FDRE \s_value_V_reg_737_reg[3] 
       (.C(ap_clk),
        .CE(create_tree_U0_extLd_loc_read),
        .D(\s_value_V_reg_737_reg[8]_0 [3]),
        .Q(s_value_V_reg_737[3]),
        .R(1'b0));
  FDRE \s_value_V_reg_737_reg[4] 
       (.C(ap_clk),
        .CE(create_tree_U0_extLd_loc_read),
        .D(\s_value_V_reg_737_reg[8]_0 [4]),
        .Q(s_value_V_reg_737[4]),
        .R(1'b0));
  FDRE \s_value_V_reg_737_reg[5] 
       (.C(ap_clk),
        .CE(create_tree_U0_extLd_loc_read),
        .D(\s_value_V_reg_737_reg[8]_0 [5]),
        .Q(s_value_V_reg_737[5]),
        .R(1'b0));
  FDRE \s_value_V_reg_737_reg[6] 
       (.C(ap_clk),
        .CE(create_tree_U0_extLd_loc_read),
        .D(\s_value_V_reg_737_reg[8]_0 [6]),
        .Q(s_value_V_reg_737[6]),
        .R(1'b0));
  FDRE \s_value_V_reg_737_reg[7] 
       (.C(ap_clk),
        .CE(create_tree_U0_extLd_loc_read),
        .D(\s_value_V_reg_737_reg[8]_0 [7]),
        .Q(s_value_V_reg_737[7]),
        .R(1'b0));
  FDRE \s_value_V_reg_737_reg[8] 
       (.C(ap_clk),
        .CE(create_tree_U0_extLd_loc_read),
        .D(\s_value_V_reg_737_reg[8]_0 [8]),
        .Q(s_value_V_reg_737[8]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0080)) 
    \t_V_2_reg_245[8]_i_1 
       (.I0(\ap_CS_fsm_reg[7]_0 [0]),
        .I1(sorted_copy1_1_chann_empty_n),
        .I2(sorted_copy1_0_chann_empty_n),
        .I3(node_freq_V_reg_2901),
        .O(op_assign_reg_257));
  LUT3 #(
    .INIT(8'h80)) 
    \t_V_2_reg_245[8]_i_2 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_7),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(icmp_ln21_reg_762),
        .O(node_freq_V_reg_2901));
  FDRE \t_V_2_reg_245_reg[0] 
       (.C(ap_clk),
        .CE(node_freq_V_reg_2901),
        .D(p_0217_2_i_i_reg_410[0]),
        .Q(\t_V_2_reg_245_reg_n_7_[0] ),
        .R(op_assign_reg_257));
  FDRE \t_V_2_reg_245_reg[1] 
       (.C(ap_clk),
        .CE(node_freq_V_reg_2901),
        .D(p_0217_2_i_i_reg_410[1]),
        .Q(lshr_ln_fu_542_p4[0]),
        .R(op_assign_reg_257));
  FDRE \t_V_2_reg_245_reg[2] 
       (.C(ap_clk),
        .CE(node_freq_V_reg_2901),
        .D(p_0217_2_i_i_reg_410[2]),
        .Q(lshr_ln_fu_542_p4[1]),
        .R(op_assign_reg_257));
  FDRE \t_V_2_reg_245_reg[3] 
       (.C(ap_clk),
        .CE(node_freq_V_reg_2901),
        .D(p_0217_2_i_i_reg_410[3]),
        .Q(lshr_ln_fu_542_p4[2]),
        .R(op_assign_reg_257));
  FDRE \t_V_2_reg_245_reg[4] 
       (.C(ap_clk),
        .CE(node_freq_V_reg_2901),
        .D(p_0217_2_i_i_reg_410[4]),
        .Q(lshr_ln_fu_542_p4[3]),
        .R(op_assign_reg_257));
  FDRE \t_V_2_reg_245_reg[5] 
       (.C(ap_clk),
        .CE(node_freq_V_reg_2901),
        .D(p_0217_2_i_i_reg_410[5]),
        .Q(lshr_ln_fu_542_p4[4]),
        .R(op_assign_reg_257));
  FDRE \t_V_2_reg_245_reg[6] 
       (.C(ap_clk),
        .CE(node_freq_V_reg_2901),
        .D(p_0217_2_i_i_reg_410[6]),
        .Q(lshr_ln_fu_542_p4[5]),
        .R(op_assign_reg_257));
  FDRE \t_V_2_reg_245_reg[7] 
       (.C(ap_clk),
        .CE(node_freq_V_reg_2901),
        .D(p_0217_2_i_i_reg_410[7]),
        .Q(lshr_ln_fu_542_p4[6]),
        .R(op_assign_reg_257));
  FDRE \t_V_2_reg_245_reg[8] 
       (.C(ap_clk),
        .CE(node_freq_V_reg_2901),
        .D(p_0217_2_i_i_reg_410[8]),
        .Q(\t_V_2_reg_245_reg_n_7_[8] ),
        .R(op_assign_reg_257));
  FDRE \t_V_reg_311_reg[0] 
       (.C(ap_clk),
        .CE(node_freq_V_reg_2901),
        .D(ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472[0]),
        .Q(t_V_reg_311[0]),
        .R(op_assign_reg_257));
  FDRE \t_V_reg_311_reg[1] 
       (.C(ap_clk),
        .CE(node_freq_V_reg_2901),
        .D(ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472[1]),
        .Q(t_V_reg_311[1]),
        .R(op_assign_reg_257));
  FDRE \t_V_reg_311_reg[2] 
       (.C(ap_clk),
        .CE(node_freq_V_reg_2901),
        .D(ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472[2]),
        .Q(t_V_reg_311[2]),
        .R(op_assign_reg_257));
  FDRE \t_V_reg_311_reg[3] 
       (.C(ap_clk),
        .CE(node_freq_V_reg_2901),
        .D(ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472[3]),
        .Q(t_V_reg_311[3]),
        .R(op_assign_reg_257));
  FDRE \t_V_reg_311_reg[4] 
       (.C(ap_clk),
        .CE(node_freq_V_reg_2901),
        .D(ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472[4]),
        .Q(t_V_reg_311[4]),
        .R(op_assign_reg_257));
  FDRE \t_V_reg_311_reg[5] 
       (.C(ap_clk),
        .CE(node_freq_V_reg_2901),
        .D(ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472[5]),
        .Q(t_V_reg_311[5]),
        .R(op_assign_reg_257));
  FDRE \t_V_reg_311_reg[6] 
       (.C(ap_clk),
        .CE(node_freq_V_reg_2901),
        .D(ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472[6]),
        .Q(t_V_reg_311[6]),
        .R(op_assign_reg_257));
  FDRE \t_V_reg_311_reg[7] 
       (.C(ap_clk),
        .CE(node_freq_V_reg_2901),
        .D(ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472[7]),
        .Q(t_V_reg_311[7]),
        .R(op_assign_reg_257));
  FDRE \t_V_reg_311_reg[8] 
       (.C(ap_clk),
        .CE(node_freq_V_reg_2901),
        .D(ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472[8]),
        .Q(t_V_reg_311[8]),
        .R(op_assign_reg_257));
  LUT3 #(
    .INIT(8'h20)) 
    \trunc_ln321_1_reg_847[0]_i_1 
       (.I0(ap_CS_fsm_pp0_stage4),
        .I1(or_ln52_fu_669_p2),
        .I2(icmp_ln21_reg_762),
        .O(add_ln209_1_reg_8410));
  FDRE \trunc_ln321_1_reg_847_reg[0] 
       (.C(ap_clk),
        .CE(add_ln209_1_reg_8410),
        .D(Q[0]),
        .Q(\trunc_ln321_1_reg_847_reg_n_7_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8F00000000000000)) 
    \trunc_ln321_reg_857[0]_i_1 
       (.I0(sorted_copy1_1_chann_empty_n),
        .I1(sorted_copy1_0_chann_empty_n),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(icmp_ln21_reg_762),
        .I4(or_ln52_fu_669_p2),
        .I5(ap_CS_fsm_pp0_stage4),
        .O(add_ln209_reg_8510));
  FDRE \trunc_ln321_reg_857_reg[0] 
       (.C(ap_clk),
        .CE(add_ln209_reg_8510),
        .D(Q[0]),
        .Q(\trunc_ln321_reg_857_reg_n_7_[0] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "create_tree_frequibs" *) 
module design_1_huffman_encoding_0_1_create_tree_frequibs
   (DOADO,
    D,
    ap_clk,
    E,
    Q,
    ap_enable_reg_pp0_iter0,
    ram_reg,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    or_ln52_reg_837,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    DOBDO);
  output [31:0]DOADO;
  output [31:0]D;
  input ap_clk;
  input [0:0]E;
  input [6:0]Q;
  input ap_enable_reg_pp0_iter0;
  input [1:0]ram_reg;
  input [6:0]ram_reg_0;
  input [7:0]ram_reg_1;
  input ram_reg_2;
  input or_ln52_reg_837;
  input ram_reg_3;
  input ram_reg_4;
  input [31:0]ram_reg_5;
  input [31:0]ram_reg_6;
  input [31:0]DOBDO;

  wire [31:0]D;
  wire [31:0]DOADO;
  wire [31:0]DOBDO;
  wire [0:0]E;
  wire [6:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire or_ln52_reg_837;
  wire [1:0]ram_reg;
  wire [6:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire [31:0]ram_reg_5;
  wire [31:0]ram_reg_6;

  design_1_huffman_encoding_0_1_create_tree_frequibs_ram create_tree_frequibs_ram_U
       (.D(D),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .E(E),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .or_ln52_reg_837(or_ln52_reg_837),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(ram_reg_3),
        .ram_reg_5(ram_reg_4),
        .ram_reg_6(ram_reg_5),
        .ram_reg_7(ram_reg_6));
endmodule

(* ORIG_REF_NAME = "create_tree_frequibs_ram" *) 
module design_1_huffman_encoding_0_1_create_tree_frequibs_ram
   (DOADO,
    D,
    ap_clk,
    E,
    Q,
    ap_enable_reg_pp0_iter0,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    or_ln52_reg_837,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    DOBDO);
  output [31:0]DOADO;
  output [31:0]D;
  input ap_clk;
  input [0:0]E;
  input [6:0]Q;
  input ap_enable_reg_pp0_iter0;
  input [1:0]ram_reg_0;
  input [6:0]ram_reg_1;
  input [7:0]ram_reg_2;
  input ram_reg_3;
  input or_ln52_reg_837;
  input ram_reg_4;
  input ram_reg_5;
  input [31:0]ram_reg_6;
  input [31:0]ram_reg_7;
  input [31:0]DOBDO;

  wire [31:0]D;
  wire [31:0]DOADO;
  wire [31:0]DOBDO;
  wire [0:0]E;
  wire [6:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire [6:0]frequency_0_V_address0;
  wire frequency_0_V_ce0;
  wire [31:0]frequency_0_V_q1;
  wire frequency_0_V_we0;
  wire or_ln52_reg_837;
  wire [1:0]ram_reg_0;
  wire [6:0]ram_reg_1;
  wire [7:0]ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire [31:0]ram_reg_6;
  wire [31:0]ram_reg_7;
  wire ram_reg_i_10__13_n_7;
  wire ram_reg_i_11__7_n_7;
  wire ram_reg_i_12__5_n_7;
  wire ram_reg_i_13__5_n_7;
  wire ram_reg_i_14__4_n_7;
  wire ram_reg_i_15__1_n_7;
  wire ram_reg_i_16__1_n_7;
  wire ram_reg_i_17__1_n_7;
  wire ram_reg_i_18__1_n_7;
  wire ram_reg_i_19__1_n_7;
  wire ram_reg_i_20__1_n_7;
  wire ram_reg_i_21__0_n_7;
  wire ram_reg_i_22__0_n_7;
  wire ram_reg_i_23__0_n_7;
  wire ram_reg_i_24__0_n_7;
  wire ram_reg_i_25__0_n_7;
  wire ram_reg_i_26__0_n_7;
  wire ram_reg_i_27__0_n_7;
  wire ram_reg_i_28__4_n_7;
  wire ram_reg_i_29__0_n_7;
  wire ram_reg_i_30__1_n_7;
  wire ram_reg_i_31__0_n_7;
  wire ram_reg_i_32__0_n_7;
  wire ram_reg_i_33_n_7;
  wire ram_reg_i_34_n_7;
  wire ram_reg_i_35_n_7;
  wire ram_reg_i_36_n_7;
  wire ram_reg_i_37_n_7;
  wire ram_reg_i_38_n_7;
  wire ram_reg_i_39_n_7;
  wire ram_reg_i_40__0_n_7;
  wire ram_reg_i_41__1_n_7;
  wire NLW_ram_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_SBITERR_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_RDADDRECC_UNCONNECTED;

  LUT3 #(
    .INIT(8'hB8)) 
    \intermediate_freq_ne_reg_803[0]_i_1 
       (.I0(frequency_0_V_q1[0]),
        .I1(ram_reg_2[0]),
        .I2(DOBDO[0]),
        .O(D[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \intermediate_freq_ne_reg_803[10]_i_1 
       (.I0(frequency_0_V_q1[10]),
        .I1(ram_reg_2[0]),
        .I2(DOBDO[10]),
        .O(D[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \intermediate_freq_ne_reg_803[11]_i_1 
       (.I0(frequency_0_V_q1[11]),
        .I1(ram_reg_2[0]),
        .I2(DOBDO[11]),
        .O(D[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \intermediate_freq_ne_reg_803[12]_i_1 
       (.I0(frequency_0_V_q1[12]),
        .I1(ram_reg_2[0]),
        .I2(DOBDO[12]),
        .O(D[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    \intermediate_freq_ne_reg_803[13]_i_1 
       (.I0(frequency_0_V_q1[13]),
        .I1(ram_reg_2[0]),
        .I2(DOBDO[13]),
        .O(D[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    \intermediate_freq_ne_reg_803[14]_i_1 
       (.I0(frequency_0_V_q1[14]),
        .I1(ram_reg_2[0]),
        .I2(DOBDO[14]),
        .O(D[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    \intermediate_freq_ne_reg_803[15]_i_1 
       (.I0(frequency_0_V_q1[15]),
        .I1(ram_reg_2[0]),
        .I2(DOBDO[15]),
        .O(D[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    \intermediate_freq_ne_reg_803[16]_i_1 
       (.I0(frequency_0_V_q1[16]),
        .I1(ram_reg_2[0]),
        .I2(DOBDO[16]),
        .O(D[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    \intermediate_freq_ne_reg_803[17]_i_1 
       (.I0(frequency_0_V_q1[17]),
        .I1(ram_reg_2[0]),
        .I2(DOBDO[17]),
        .O(D[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    \intermediate_freq_ne_reg_803[18]_i_1 
       (.I0(frequency_0_V_q1[18]),
        .I1(ram_reg_2[0]),
        .I2(DOBDO[18]),
        .O(D[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    \intermediate_freq_ne_reg_803[19]_i_1 
       (.I0(frequency_0_V_q1[19]),
        .I1(ram_reg_2[0]),
        .I2(DOBDO[19]),
        .O(D[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    \intermediate_freq_ne_reg_803[1]_i_1 
       (.I0(frequency_0_V_q1[1]),
        .I1(ram_reg_2[0]),
        .I2(DOBDO[1]),
        .O(D[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \intermediate_freq_ne_reg_803[20]_i_1 
       (.I0(frequency_0_V_q1[20]),
        .I1(ram_reg_2[0]),
        .I2(DOBDO[20]),
        .O(D[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    \intermediate_freq_ne_reg_803[21]_i_1 
       (.I0(frequency_0_V_q1[21]),
        .I1(ram_reg_2[0]),
        .I2(DOBDO[21]),
        .O(D[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    \intermediate_freq_ne_reg_803[22]_i_1 
       (.I0(frequency_0_V_q1[22]),
        .I1(ram_reg_2[0]),
        .I2(DOBDO[22]),
        .O(D[22]));
  LUT3 #(
    .INIT(8'hB8)) 
    \intermediate_freq_ne_reg_803[23]_i_1 
       (.I0(frequency_0_V_q1[23]),
        .I1(ram_reg_2[0]),
        .I2(DOBDO[23]),
        .O(D[23]));
  LUT3 #(
    .INIT(8'hB8)) 
    \intermediate_freq_ne_reg_803[24]_i_1 
       (.I0(frequency_0_V_q1[24]),
        .I1(ram_reg_2[0]),
        .I2(DOBDO[24]),
        .O(D[24]));
  LUT3 #(
    .INIT(8'hB8)) 
    \intermediate_freq_ne_reg_803[25]_i_1 
       (.I0(frequency_0_V_q1[25]),
        .I1(ram_reg_2[0]),
        .I2(DOBDO[25]),
        .O(D[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    \intermediate_freq_ne_reg_803[26]_i_1 
       (.I0(frequency_0_V_q1[26]),
        .I1(ram_reg_2[0]),
        .I2(DOBDO[26]),
        .O(D[26]));
  LUT3 #(
    .INIT(8'hB8)) 
    \intermediate_freq_ne_reg_803[27]_i_1 
       (.I0(frequency_0_V_q1[27]),
        .I1(ram_reg_2[0]),
        .I2(DOBDO[27]),
        .O(D[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    \intermediate_freq_ne_reg_803[28]_i_1 
       (.I0(frequency_0_V_q1[28]),
        .I1(ram_reg_2[0]),
        .I2(DOBDO[28]),
        .O(D[28]));
  LUT3 #(
    .INIT(8'hB8)) 
    \intermediate_freq_ne_reg_803[29]_i_1 
       (.I0(frequency_0_V_q1[29]),
        .I1(ram_reg_2[0]),
        .I2(DOBDO[29]),
        .O(D[29]));
  LUT3 #(
    .INIT(8'hB8)) 
    \intermediate_freq_ne_reg_803[2]_i_1 
       (.I0(frequency_0_V_q1[2]),
        .I1(ram_reg_2[0]),
        .I2(DOBDO[2]),
        .O(D[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \intermediate_freq_ne_reg_803[30]_i_1 
       (.I0(frequency_0_V_q1[30]),
        .I1(ram_reg_2[0]),
        .I2(DOBDO[30]),
        .O(D[30]));
  LUT3 #(
    .INIT(8'hB8)) 
    \intermediate_freq_ne_reg_803[31]_i_1 
       (.I0(frequency_0_V_q1[31]),
        .I1(ram_reg_2[0]),
        .I2(DOBDO[31]),
        .O(D[31]));
  LUT3 #(
    .INIT(8'hB8)) 
    \intermediate_freq_ne_reg_803[3]_i_1 
       (.I0(frequency_0_V_q1[3]),
        .I1(ram_reg_2[0]),
        .I2(DOBDO[3]),
        .O(D[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \intermediate_freq_ne_reg_803[4]_i_1 
       (.I0(frequency_0_V_q1[4]),
        .I1(ram_reg_2[0]),
        .I2(DOBDO[4]),
        .O(D[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \intermediate_freq_ne_reg_803[5]_i_1 
       (.I0(frequency_0_V_q1[5]),
        .I1(ram_reg_2[0]),
        .I2(DOBDO[5]),
        .O(D[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \intermediate_freq_ne_reg_803[6]_i_1 
       (.I0(frequency_0_V_q1[6]),
        .I1(ram_reg_2[0]),
        .I2(DOBDO[6]),
        .O(D[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \intermediate_freq_ne_reg_803[7]_i_1 
       (.I0(frequency_0_V_q1[7]),
        .I1(ram_reg_2[0]),
        .I2(DOBDO[7]),
        .O(D[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \intermediate_freq_ne_reg_803[8]_i_1 
       (.I0(frequency_0_V_q1[8]),
        .I1(ram_reg_2[0]),
        .I2(DOBDO[8]),
        .O(D[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    \intermediate_freq_ne_reg_803[9]_i_1 
       (.I0(frequency_0_V_q1[9]),
        .I1(ram_reg_2[0]),
        .I2(DOBDO[9]),
        .O(D[9]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "frequency_0_V_U/create_tree_frequibs_ram_U/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "896" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,frequency_0_V_address0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,Q,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_DBITERR_UNCONNECTED),
        .DIADI({ram_reg_i_10__13_n_7,ram_reg_i_11__7_n_7,ram_reg_i_12__5_n_7,ram_reg_i_13__5_n_7,ram_reg_i_14__4_n_7,ram_reg_i_15__1_n_7,ram_reg_i_16__1_n_7,ram_reg_i_17__1_n_7,ram_reg_i_18__1_n_7,ram_reg_i_19__1_n_7,ram_reg_i_20__1_n_7,ram_reg_i_21__0_n_7,ram_reg_i_22__0_n_7,ram_reg_i_23__0_n_7,ram_reg_i_24__0_n_7,ram_reg_i_25__0_n_7,ram_reg_i_26__0_n_7,ram_reg_i_27__0_n_7,ram_reg_i_28__4_n_7,ram_reg_i_29__0_n_7,ram_reg_i_30__1_n_7,ram_reg_i_31__0_n_7,ram_reg_i_32__0_n_7,ram_reg_i_33_n_7,ram_reg_i_34_n_7,ram_reg_i_35_n_7,ram_reg_i_36_n_7,ram_reg_i_37_n_7,ram_reg_i_38_n_7,ram_reg_i_39_n_7,ram_reg_i_40__0_n_7,ram_reg_i_41__1_n_7}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(DOADO),
        .DOBDO(frequency_0_V_q1),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(frequency_0_V_ce0),
        .ENBWREN(E),
        .INJECTDBITERR(NLW_ram_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_SBITERR_UNCONNECTED),
        .WEA({frequency_0_V_we0,frequency_0_V_we0,frequency_0_V_we0,frequency_0_V_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'hFB08)) 
    ram_reg_i_10__13
       (.I0(ram_reg_6[31]),
        .I1(or_ln52_reg_837),
        .I2(ram_reg_4),
        .I3(ram_reg_7[31]),
        .O(ram_reg_i_10__13_n_7));
  LUT4 #(
    .INIT(16'hFB08)) 
    ram_reg_i_11__7
       (.I0(ram_reg_6[30]),
        .I1(or_ln52_reg_837),
        .I2(ram_reg_4),
        .I3(ram_reg_7[30]),
        .O(ram_reg_i_11__7_n_7));
  LUT4 #(
    .INIT(16'hFB08)) 
    ram_reg_i_12__5
       (.I0(ram_reg_6[29]),
        .I1(or_ln52_reg_837),
        .I2(ram_reg_4),
        .I3(ram_reg_7[29]),
        .O(ram_reg_i_12__5_n_7));
  LUT4 #(
    .INIT(16'hFB08)) 
    ram_reg_i_13__5
       (.I0(ram_reg_6[28]),
        .I1(or_ln52_reg_837),
        .I2(ram_reg_4),
        .I3(ram_reg_7[28]),
        .O(ram_reg_i_13__5_n_7));
  LUT4 #(
    .INIT(16'hFB08)) 
    ram_reg_i_14__4
       (.I0(ram_reg_6[27]),
        .I1(or_ln52_reg_837),
        .I2(ram_reg_4),
        .I3(ram_reg_7[27]),
        .O(ram_reg_i_14__4_n_7));
  LUT4 #(
    .INIT(16'hFB08)) 
    ram_reg_i_15__1
       (.I0(ram_reg_6[26]),
        .I1(or_ln52_reg_837),
        .I2(ram_reg_4),
        .I3(ram_reg_7[26]),
        .O(ram_reg_i_15__1_n_7));
  LUT4 #(
    .INIT(16'hFB08)) 
    ram_reg_i_16__1
       (.I0(ram_reg_6[25]),
        .I1(or_ln52_reg_837),
        .I2(ram_reg_4),
        .I3(ram_reg_7[25]),
        .O(ram_reg_i_16__1_n_7));
  LUT4 #(
    .INIT(16'hFB08)) 
    ram_reg_i_17__1
       (.I0(ram_reg_6[24]),
        .I1(or_ln52_reg_837),
        .I2(ram_reg_4),
        .I3(ram_reg_7[24]),
        .O(ram_reg_i_17__1_n_7));
  LUT4 #(
    .INIT(16'hFB08)) 
    ram_reg_i_18__1
       (.I0(ram_reg_6[23]),
        .I1(or_ln52_reg_837),
        .I2(ram_reg_4),
        .I3(ram_reg_7[23]),
        .O(ram_reg_i_18__1_n_7));
  LUT4 #(
    .INIT(16'hFB08)) 
    ram_reg_i_19__1
       (.I0(ram_reg_6[22]),
        .I1(or_ln52_reg_837),
        .I2(ram_reg_4),
        .I3(ram_reg_7[22]),
        .O(ram_reg_i_19__1_n_7));
  LUT3 #(
    .INIT(8'hF8)) 
    ram_reg_i_1__12
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ram_reg_0[1]),
        .I2(frequency_0_V_we0),
        .O(frequency_0_V_ce0));
  LUT4 #(
    .INIT(16'hFB08)) 
    ram_reg_i_20__1
       (.I0(ram_reg_6[21]),
        .I1(or_ln52_reg_837),
        .I2(ram_reg_4),
        .I3(ram_reg_7[21]),
        .O(ram_reg_i_20__1_n_7));
  LUT4 #(
    .INIT(16'hFB08)) 
    ram_reg_i_21__0
       (.I0(ram_reg_6[20]),
        .I1(or_ln52_reg_837),
        .I2(ram_reg_4),
        .I3(ram_reg_7[20]),
        .O(ram_reg_i_21__0_n_7));
  LUT4 #(
    .INIT(16'hFB08)) 
    ram_reg_i_22__0
       (.I0(ram_reg_6[19]),
        .I1(or_ln52_reg_837),
        .I2(ram_reg_4),
        .I3(ram_reg_7[19]),
        .O(ram_reg_i_22__0_n_7));
  LUT4 #(
    .INIT(16'hFB08)) 
    ram_reg_i_23__0
       (.I0(ram_reg_6[18]),
        .I1(or_ln52_reg_837),
        .I2(ram_reg_4),
        .I3(ram_reg_7[18]),
        .O(ram_reg_i_23__0_n_7));
  LUT4 #(
    .INIT(16'hFB08)) 
    ram_reg_i_24__0
       (.I0(ram_reg_6[17]),
        .I1(or_ln52_reg_837),
        .I2(ram_reg_4),
        .I3(ram_reg_7[17]),
        .O(ram_reg_i_24__0_n_7));
  LUT4 #(
    .INIT(16'hFB08)) 
    ram_reg_i_25__0
       (.I0(ram_reg_6[16]),
        .I1(or_ln52_reg_837),
        .I2(ram_reg_4),
        .I3(ram_reg_7[16]),
        .O(ram_reg_i_25__0_n_7));
  LUT4 #(
    .INIT(16'hFB08)) 
    ram_reg_i_26__0
       (.I0(ram_reg_6[15]),
        .I1(or_ln52_reg_837),
        .I2(ram_reg_4),
        .I3(ram_reg_7[15]),
        .O(ram_reg_i_26__0_n_7));
  LUT4 #(
    .INIT(16'hFB08)) 
    ram_reg_i_27__0
       (.I0(ram_reg_6[14]),
        .I1(or_ln52_reg_837),
        .I2(ram_reg_4),
        .I3(ram_reg_7[14]),
        .O(ram_reg_i_27__0_n_7));
  LUT4 #(
    .INIT(16'hFB08)) 
    ram_reg_i_28__4
       (.I0(ram_reg_6[13]),
        .I1(or_ln52_reg_837),
        .I2(ram_reg_4),
        .I3(ram_reg_7[13]),
        .O(ram_reg_i_28__4_n_7));
  LUT4 #(
    .INIT(16'hFB08)) 
    ram_reg_i_29__0
       (.I0(ram_reg_6[12]),
        .I1(or_ln52_reg_837),
        .I2(ram_reg_4),
        .I3(ram_reg_7[12]),
        .O(ram_reg_i_29__0_n_7));
  LUT4 #(
    .INIT(16'hFB08)) 
    ram_reg_i_30__1
       (.I0(ram_reg_6[11]),
        .I1(or_ln52_reg_837),
        .I2(ram_reg_4),
        .I3(ram_reg_7[11]),
        .O(ram_reg_i_30__1_n_7));
  LUT4 #(
    .INIT(16'hFB08)) 
    ram_reg_i_31__0
       (.I0(ram_reg_6[10]),
        .I1(or_ln52_reg_837),
        .I2(ram_reg_4),
        .I3(ram_reg_7[10]),
        .O(ram_reg_i_31__0_n_7));
  LUT4 #(
    .INIT(16'hFB08)) 
    ram_reg_i_32__0
       (.I0(ram_reg_6[9]),
        .I1(or_ln52_reg_837),
        .I2(ram_reg_4),
        .I3(ram_reg_7[9]),
        .O(ram_reg_i_32__0_n_7));
  LUT4 #(
    .INIT(16'hFB08)) 
    ram_reg_i_33
       (.I0(ram_reg_6[8]),
        .I1(or_ln52_reg_837),
        .I2(ram_reg_4),
        .I3(ram_reg_7[8]),
        .O(ram_reg_i_33_n_7));
  LUT4 #(
    .INIT(16'hFB08)) 
    ram_reg_i_34
       (.I0(ram_reg_6[7]),
        .I1(or_ln52_reg_837),
        .I2(ram_reg_4),
        .I3(ram_reg_7[7]),
        .O(ram_reg_i_34_n_7));
  LUT4 #(
    .INIT(16'hFB08)) 
    ram_reg_i_35
       (.I0(ram_reg_6[6]),
        .I1(or_ln52_reg_837),
        .I2(ram_reg_4),
        .I3(ram_reg_7[6]),
        .O(ram_reg_i_35_n_7));
  LUT4 #(
    .INIT(16'hFB08)) 
    ram_reg_i_36
       (.I0(ram_reg_6[5]),
        .I1(or_ln52_reg_837),
        .I2(ram_reg_4),
        .I3(ram_reg_7[5]),
        .O(ram_reg_i_36_n_7));
  LUT4 #(
    .INIT(16'hFB08)) 
    ram_reg_i_37
       (.I0(ram_reg_6[4]),
        .I1(or_ln52_reg_837),
        .I2(ram_reg_4),
        .I3(ram_reg_7[4]),
        .O(ram_reg_i_37_n_7));
  LUT4 #(
    .INIT(16'hFB08)) 
    ram_reg_i_38
       (.I0(ram_reg_6[3]),
        .I1(or_ln52_reg_837),
        .I2(ram_reg_4),
        .I3(ram_reg_7[3]),
        .O(ram_reg_i_38_n_7));
  LUT4 #(
    .INIT(16'hFB08)) 
    ram_reg_i_39
       (.I0(ram_reg_6[2]),
        .I1(or_ln52_reg_837),
        .I2(ram_reg_4),
        .I3(ram_reg_7[2]),
        .O(ram_reg_i_39_n_7));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_3__12
       (.I0(ram_reg_1[6]),
        .I1(frequency_0_V_we0),
        .I2(ram_reg_2[7]),
        .O(frequency_0_V_address0[6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    ram_reg_i_40__0
       (.I0(ram_reg_6[1]),
        .I1(or_ln52_reg_837),
        .I2(ram_reg_4),
        .I3(ram_reg_7[1]),
        .O(ram_reg_i_40__0_n_7));
  LUT4 #(
    .INIT(16'hFB08)) 
    ram_reg_i_41__1
       (.I0(ram_reg_6[0]),
        .I1(or_ln52_reg_837),
        .I2(ram_reg_4),
        .I3(ram_reg_7[0]),
        .O(ram_reg_i_41__1_n_7));
  LUT5 #(
    .INIT(32'h1D000000)) 
    ram_reg_i_42
       (.I0(ram_reg_3),
        .I1(or_ln52_reg_837),
        .I2(ram_reg_4),
        .I3(ram_reg_0[0]),
        .I4(ram_reg_5),
        .O(frequency_0_V_we0));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_4__12
       (.I0(ram_reg_1[5]),
        .I1(frequency_0_V_we0),
        .I2(ram_reg_2[6]),
        .O(frequency_0_V_address0[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_5__12
       (.I0(ram_reg_1[4]),
        .I1(frequency_0_V_we0),
        .I2(ram_reg_2[5]),
        .O(frequency_0_V_address0[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_6__12
       (.I0(ram_reg_1[3]),
        .I1(frequency_0_V_we0),
        .I2(ram_reg_2[4]),
        .O(frequency_0_V_address0[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_7__12
       (.I0(ram_reg_1[2]),
        .I1(frequency_0_V_we0),
        .I2(ram_reg_2[3]),
        .O(frequency_0_V_address0[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_8__12
       (.I0(ram_reg_1[1]),
        .I1(frequency_0_V_we0),
        .I2(ram_reg_2[2]),
        .O(frequency_0_V_address0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_9__13
       (.I0(ram_reg_1[0]),
        .I1(frequency_0_V_we0),
        .I2(ram_reg_2[1]),
        .O(frequency_0_V_address0[0]));
endmodule

(* ORIG_REF_NAME = "create_tree_frequjbC" *) 
module design_1_huffman_encoding_0_1_create_tree_frequjbC
   (DOBDO,
    E,
    D,
    ap_clk,
    Q,
    ap_enable_reg_pp0_iter0,
    ram_reg,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    or_ln52_reg_837,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    DOADO);
  output [31:0]DOBDO;
  output [0:0]E;
  output [31:0]D;
  input ap_clk;
  input [6:0]Q;
  input ap_enable_reg_pp0_iter0;
  input [1:0]ram_reg;
  input [6:0]ram_reg_0;
  input [7:0]ram_reg_1;
  input ram_reg_2;
  input or_ln52_reg_837;
  input ram_reg_3;
  input ram_reg_4;
  input [31:0]ram_reg_5;
  input [31:0]ram_reg_6;
  input [31:0]DOADO;

  wire [31:0]D;
  wire [31:0]DOADO;
  wire [31:0]DOBDO;
  wire [0:0]E;
  wire [6:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire or_ln52_reg_837;
  wire [1:0]ram_reg;
  wire [6:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire [31:0]ram_reg_5;
  wire [31:0]ram_reg_6;

  design_1_huffman_encoding_0_1_create_tree_frequjbC_ram create_tree_frequjbC_ram_U
       (.D(D),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .E(E),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .or_ln52_reg_837(or_ln52_reg_837),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(ram_reg_3),
        .ram_reg_5(ram_reg_4),
        .ram_reg_6(ram_reg_5),
        .ram_reg_7(ram_reg_6));
endmodule

(* ORIG_REF_NAME = "create_tree_frequjbC_ram" *) 
module design_1_huffman_encoding_0_1_create_tree_frequjbC_ram
   (DOBDO,
    E,
    D,
    ap_clk,
    Q,
    ap_enable_reg_pp0_iter0,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    or_ln52_reg_837,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    DOADO);
  output [31:0]DOBDO;
  output [0:0]E;
  output [31:0]D;
  input ap_clk;
  input [6:0]Q;
  input ap_enable_reg_pp0_iter0;
  input [1:0]ram_reg_0;
  input [6:0]ram_reg_1;
  input [7:0]ram_reg_2;
  input ram_reg_3;
  input or_ln52_reg_837;
  input ram_reg_4;
  input ram_reg_5;
  input [31:0]ram_reg_6;
  input [31:0]ram_reg_7;
  input [31:0]DOADO;

  wire [31:0]D;
  wire [31:0]DOADO;
  wire [31:0]DOBDO;
  wire [0:0]E;
  wire [6:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire [6:0]frequency_1_V_address0;
  wire frequency_1_V_ce0;
  wire [31:0]frequency_1_V_q0;
  wire frequency_1_V_we0;
  wire or_ln52_reg_837;
  wire [1:0]ram_reg_0;
  wire [6:0]ram_reg_1;
  wire [7:0]ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire [31:0]ram_reg_6;
  wire [31:0]ram_reg_7;
  wire ram_reg_i_10__14_n_7;
  wire ram_reg_i_11__8_n_7;
  wire ram_reg_i_12__6_n_7;
  wire ram_reg_i_13__6_n_7;
  wire ram_reg_i_14__5_n_7;
  wire ram_reg_i_15__2_n_7;
  wire ram_reg_i_16__2_n_7;
  wire ram_reg_i_17__2_n_7;
  wire ram_reg_i_18__2_n_7;
  wire ram_reg_i_19__2_n_7;
  wire ram_reg_i_20__2_n_7;
  wire ram_reg_i_21__1_n_7;
  wire ram_reg_i_22__1_n_7;
  wire ram_reg_i_23__1_n_7;
  wire ram_reg_i_24__1_n_7;
  wire ram_reg_i_25__1_n_7;
  wire ram_reg_i_26__1_n_7;
  wire ram_reg_i_27__1_n_7;
  wire ram_reg_i_28__5_n_7;
  wire ram_reg_i_29__1_n_7;
  wire ram_reg_i_30__2_n_7;
  wire ram_reg_i_31__1_n_7;
  wire ram_reg_i_32__1_n_7;
  wire ram_reg_i_33__0_n_7;
  wire ram_reg_i_34__0_n_7;
  wire ram_reg_i_35__0_n_7;
  wire ram_reg_i_36__0_n_7;
  wire ram_reg_i_37__0_n_7;
  wire ram_reg_i_38__0_n_7;
  wire ram_reg_i_39__0_n_7;
  wire ram_reg_i_40__1_n_7;
  wire ram_reg_i_9__14_n_7;
  wire NLW_ram_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_SBITERR_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_RDADDRECC_UNCONNECTED;

  LUT3 #(
    .INIT(8'hB8)) 
    \intermediate_freq_V_1_reg_796[0]_i_1 
       (.I0(frequency_1_V_q0[0]),
        .I1(ram_reg_2[0]),
        .I2(DOADO[0]),
        .O(D[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \intermediate_freq_V_1_reg_796[10]_i_1 
       (.I0(frequency_1_V_q0[10]),
        .I1(ram_reg_2[0]),
        .I2(DOADO[10]),
        .O(D[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \intermediate_freq_V_1_reg_796[11]_i_1 
       (.I0(frequency_1_V_q0[11]),
        .I1(ram_reg_2[0]),
        .I2(DOADO[11]),
        .O(D[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \intermediate_freq_V_1_reg_796[12]_i_1 
       (.I0(frequency_1_V_q0[12]),
        .I1(ram_reg_2[0]),
        .I2(DOADO[12]),
        .O(D[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    \intermediate_freq_V_1_reg_796[13]_i_1 
       (.I0(frequency_1_V_q0[13]),
        .I1(ram_reg_2[0]),
        .I2(DOADO[13]),
        .O(D[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    \intermediate_freq_V_1_reg_796[14]_i_1 
       (.I0(frequency_1_V_q0[14]),
        .I1(ram_reg_2[0]),
        .I2(DOADO[14]),
        .O(D[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    \intermediate_freq_V_1_reg_796[15]_i_1 
       (.I0(frequency_1_V_q0[15]),
        .I1(ram_reg_2[0]),
        .I2(DOADO[15]),
        .O(D[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    \intermediate_freq_V_1_reg_796[16]_i_1 
       (.I0(frequency_1_V_q0[16]),
        .I1(ram_reg_2[0]),
        .I2(DOADO[16]),
        .O(D[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    \intermediate_freq_V_1_reg_796[17]_i_1 
       (.I0(frequency_1_V_q0[17]),
        .I1(ram_reg_2[0]),
        .I2(DOADO[17]),
        .O(D[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    \intermediate_freq_V_1_reg_796[18]_i_1 
       (.I0(frequency_1_V_q0[18]),
        .I1(ram_reg_2[0]),
        .I2(DOADO[18]),
        .O(D[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    \intermediate_freq_V_1_reg_796[19]_i_1 
       (.I0(frequency_1_V_q0[19]),
        .I1(ram_reg_2[0]),
        .I2(DOADO[19]),
        .O(D[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    \intermediate_freq_V_1_reg_796[1]_i_1 
       (.I0(frequency_1_V_q0[1]),
        .I1(ram_reg_2[0]),
        .I2(DOADO[1]),
        .O(D[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \intermediate_freq_V_1_reg_796[20]_i_1 
       (.I0(frequency_1_V_q0[20]),
        .I1(ram_reg_2[0]),
        .I2(DOADO[20]),
        .O(D[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    \intermediate_freq_V_1_reg_796[21]_i_1 
       (.I0(frequency_1_V_q0[21]),
        .I1(ram_reg_2[0]),
        .I2(DOADO[21]),
        .O(D[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    \intermediate_freq_V_1_reg_796[22]_i_1 
       (.I0(frequency_1_V_q0[22]),
        .I1(ram_reg_2[0]),
        .I2(DOADO[22]),
        .O(D[22]));
  LUT3 #(
    .INIT(8'hB8)) 
    \intermediate_freq_V_1_reg_796[23]_i_1 
       (.I0(frequency_1_V_q0[23]),
        .I1(ram_reg_2[0]),
        .I2(DOADO[23]),
        .O(D[23]));
  LUT3 #(
    .INIT(8'hB8)) 
    \intermediate_freq_V_1_reg_796[24]_i_1 
       (.I0(frequency_1_V_q0[24]),
        .I1(ram_reg_2[0]),
        .I2(DOADO[24]),
        .O(D[24]));
  LUT3 #(
    .INIT(8'hB8)) 
    \intermediate_freq_V_1_reg_796[25]_i_1 
       (.I0(frequency_1_V_q0[25]),
        .I1(ram_reg_2[0]),
        .I2(DOADO[25]),
        .O(D[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    \intermediate_freq_V_1_reg_796[26]_i_1 
       (.I0(frequency_1_V_q0[26]),
        .I1(ram_reg_2[0]),
        .I2(DOADO[26]),
        .O(D[26]));
  LUT3 #(
    .INIT(8'hB8)) 
    \intermediate_freq_V_1_reg_796[27]_i_1 
       (.I0(frequency_1_V_q0[27]),
        .I1(ram_reg_2[0]),
        .I2(DOADO[27]),
        .O(D[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    \intermediate_freq_V_1_reg_796[28]_i_1 
       (.I0(frequency_1_V_q0[28]),
        .I1(ram_reg_2[0]),
        .I2(DOADO[28]),
        .O(D[28]));
  LUT3 #(
    .INIT(8'hB8)) 
    \intermediate_freq_V_1_reg_796[29]_i_1 
       (.I0(frequency_1_V_q0[29]),
        .I1(ram_reg_2[0]),
        .I2(DOADO[29]),
        .O(D[29]));
  LUT3 #(
    .INIT(8'hB8)) 
    \intermediate_freq_V_1_reg_796[2]_i_1 
       (.I0(frequency_1_V_q0[2]),
        .I1(ram_reg_2[0]),
        .I2(DOADO[2]),
        .O(D[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \intermediate_freq_V_1_reg_796[30]_i_1 
       (.I0(frequency_1_V_q0[30]),
        .I1(ram_reg_2[0]),
        .I2(DOADO[30]),
        .O(D[30]));
  LUT3 #(
    .INIT(8'hB8)) 
    \intermediate_freq_V_1_reg_796[31]_i_2 
       (.I0(frequency_1_V_q0[31]),
        .I1(ram_reg_2[0]),
        .I2(DOADO[31]),
        .O(D[31]));
  LUT3 #(
    .INIT(8'hB8)) 
    \intermediate_freq_V_1_reg_796[3]_i_1 
       (.I0(frequency_1_V_q0[3]),
        .I1(ram_reg_2[0]),
        .I2(DOADO[3]),
        .O(D[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \intermediate_freq_V_1_reg_796[4]_i_1 
       (.I0(frequency_1_V_q0[4]),
        .I1(ram_reg_2[0]),
        .I2(DOADO[4]),
        .O(D[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \intermediate_freq_V_1_reg_796[5]_i_1 
       (.I0(frequency_1_V_q0[5]),
        .I1(ram_reg_2[0]),
        .I2(DOADO[5]),
        .O(D[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \intermediate_freq_V_1_reg_796[6]_i_1 
       (.I0(frequency_1_V_q0[6]),
        .I1(ram_reg_2[0]),
        .I2(DOADO[6]),
        .O(D[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \intermediate_freq_V_1_reg_796[7]_i_1 
       (.I0(frequency_1_V_q0[7]),
        .I1(ram_reg_2[0]),
        .I2(DOADO[7]),
        .O(D[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \intermediate_freq_V_1_reg_796[8]_i_1 
       (.I0(frequency_1_V_q0[8]),
        .I1(ram_reg_2[0]),
        .I2(DOADO[8]),
        .O(D[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    \intermediate_freq_V_1_reg_796[9]_i_1 
       (.I0(frequency_1_V_q0[9]),
        .I1(ram_reg_2[0]),
        .I2(DOADO[9]),
        .O(D[9]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "4064" *) 
  (* RTL_RAM_NAME = "frequency_1_V_U/create_tree_frequjbC_ram_U/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "896" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,frequency_1_V_address0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,Q,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_DBITERR_UNCONNECTED),
        .DIADI({ram_reg_i_9__14_n_7,ram_reg_i_10__14_n_7,ram_reg_i_11__8_n_7,ram_reg_i_12__6_n_7,ram_reg_i_13__6_n_7,ram_reg_i_14__5_n_7,ram_reg_i_15__2_n_7,ram_reg_i_16__2_n_7,ram_reg_i_17__2_n_7,ram_reg_i_18__2_n_7,ram_reg_i_19__2_n_7,ram_reg_i_20__2_n_7,ram_reg_i_21__1_n_7,ram_reg_i_22__1_n_7,ram_reg_i_23__1_n_7,ram_reg_i_24__1_n_7,ram_reg_i_25__1_n_7,ram_reg_i_26__1_n_7,ram_reg_i_27__1_n_7,ram_reg_i_28__5_n_7,ram_reg_i_29__1_n_7,ram_reg_i_30__2_n_7,ram_reg_i_31__1_n_7,ram_reg_i_32__1_n_7,ram_reg_i_33__0_n_7,ram_reg_i_34__0_n_7,ram_reg_i_35__0_n_7,ram_reg_i_36__0_n_7,ram_reg_i_37__0_n_7,ram_reg_i_38__0_n_7,ram_reg_i_39__0_n_7,ram_reg_i_40__1_n_7}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(frequency_1_V_q0),
        .DOBDO(DOBDO),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(frequency_1_V_ce0),
        .ENBWREN(E),
        .INJECTDBITERR(NLW_ram_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_SBITERR_UNCONNECTED),
        .WEA({frequency_1_V_we0,frequency_1_V_we0,frequency_1_V_we0,frequency_1_V_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_10__14
       (.I0(ram_reg_6[30]),
        .I1(or_ln52_reg_837),
        .I2(ram_reg_4),
        .I3(ram_reg_7[30]),
        .O(ram_reg_i_10__14_n_7));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_11__8
       (.I0(ram_reg_6[29]),
        .I1(or_ln52_reg_837),
        .I2(ram_reg_4),
        .I3(ram_reg_7[29]),
        .O(ram_reg_i_11__8_n_7));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_12__6
       (.I0(ram_reg_6[28]),
        .I1(or_ln52_reg_837),
        .I2(ram_reg_4),
        .I3(ram_reg_7[28]),
        .O(ram_reg_i_12__6_n_7));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_13__6
       (.I0(ram_reg_6[27]),
        .I1(or_ln52_reg_837),
        .I2(ram_reg_4),
        .I3(ram_reg_7[27]),
        .O(ram_reg_i_13__6_n_7));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_14__5
       (.I0(ram_reg_6[26]),
        .I1(or_ln52_reg_837),
        .I2(ram_reg_4),
        .I3(ram_reg_7[26]),
        .O(ram_reg_i_14__5_n_7));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_15__2
       (.I0(ram_reg_6[25]),
        .I1(or_ln52_reg_837),
        .I2(ram_reg_4),
        .I3(ram_reg_7[25]),
        .O(ram_reg_i_15__2_n_7));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_16__2
       (.I0(ram_reg_6[24]),
        .I1(or_ln52_reg_837),
        .I2(ram_reg_4),
        .I3(ram_reg_7[24]),
        .O(ram_reg_i_16__2_n_7));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_17__2
       (.I0(ram_reg_6[23]),
        .I1(or_ln52_reg_837),
        .I2(ram_reg_4),
        .I3(ram_reg_7[23]),
        .O(ram_reg_i_17__2_n_7));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_18__2
       (.I0(ram_reg_6[22]),
        .I1(or_ln52_reg_837),
        .I2(ram_reg_4),
        .I3(ram_reg_7[22]),
        .O(ram_reg_i_18__2_n_7));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_19__2
       (.I0(ram_reg_6[21]),
        .I1(or_ln52_reg_837),
        .I2(ram_reg_4),
        .I3(ram_reg_7[21]),
        .O(ram_reg_i_19__2_n_7));
  LUT3 #(
    .INIT(8'hF8)) 
    ram_reg_i_1__11
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ram_reg_0[1]),
        .I2(frequency_1_V_we0),
        .O(frequency_1_V_ce0));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_20__2
       (.I0(ram_reg_6[20]),
        .I1(or_ln52_reg_837),
        .I2(ram_reg_4),
        .I3(ram_reg_7[20]),
        .O(ram_reg_i_20__2_n_7));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_21__1
       (.I0(ram_reg_6[19]),
        .I1(or_ln52_reg_837),
        .I2(ram_reg_4),
        .I3(ram_reg_7[19]),
        .O(ram_reg_i_21__1_n_7));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_22__1
       (.I0(ram_reg_6[18]),
        .I1(or_ln52_reg_837),
        .I2(ram_reg_4),
        .I3(ram_reg_7[18]),
        .O(ram_reg_i_22__1_n_7));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_23__1
       (.I0(ram_reg_6[17]),
        .I1(or_ln52_reg_837),
        .I2(ram_reg_4),
        .I3(ram_reg_7[17]),
        .O(ram_reg_i_23__1_n_7));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_24__1
       (.I0(ram_reg_6[16]),
        .I1(or_ln52_reg_837),
        .I2(ram_reg_4),
        .I3(ram_reg_7[16]),
        .O(ram_reg_i_24__1_n_7));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_25__1
       (.I0(ram_reg_6[15]),
        .I1(or_ln52_reg_837),
        .I2(ram_reg_4),
        .I3(ram_reg_7[15]),
        .O(ram_reg_i_25__1_n_7));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_26__1
       (.I0(ram_reg_6[14]),
        .I1(or_ln52_reg_837),
        .I2(ram_reg_4),
        .I3(ram_reg_7[14]),
        .O(ram_reg_i_26__1_n_7));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_27__1
       (.I0(ram_reg_6[13]),
        .I1(or_ln52_reg_837),
        .I2(ram_reg_4),
        .I3(ram_reg_7[13]),
        .O(ram_reg_i_27__1_n_7));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_28__5
       (.I0(ram_reg_6[12]),
        .I1(or_ln52_reg_837),
        .I2(ram_reg_4),
        .I3(ram_reg_7[12]),
        .O(ram_reg_i_28__5_n_7));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_29__1
       (.I0(ram_reg_6[11]),
        .I1(or_ln52_reg_837),
        .I2(ram_reg_4),
        .I3(ram_reg_7[11]),
        .O(ram_reg_i_29__1_n_7));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_2__7
       (.I0(ram_reg_1[6]),
        .I1(frequency_1_V_we0),
        .I2(ram_reg_2[7]),
        .O(frequency_1_V_address0[6]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_2__8
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ram_reg_0[1]),
        .O(E));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_30__2
       (.I0(ram_reg_6[10]),
        .I1(or_ln52_reg_837),
        .I2(ram_reg_4),
        .I3(ram_reg_7[10]),
        .O(ram_reg_i_30__2_n_7));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_31__1
       (.I0(ram_reg_6[9]),
        .I1(or_ln52_reg_837),
        .I2(ram_reg_4),
        .I3(ram_reg_7[9]),
        .O(ram_reg_i_31__1_n_7));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_32__1
       (.I0(ram_reg_6[8]),
        .I1(or_ln52_reg_837),
        .I2(ram_reg_4),
        .I3(ram_reg_7[8]),
        .O(ram_reg_i_32__1_n_7));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_33__0
       (.I0(ram_reg_6[7]),
        .I1(or_ln52_reg_837),
        .I2(ram_reg_4),
        .I3(ram_reg_7[7]),
        .O(ram_reg_i_33__0_n_7));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_34__0
       (.I0(ram_reg_6[6]),
        .I1(or_ln52_reg_837),
        .I2(ram_reg_4),
        .I3(ram_reg_7[6]),
        .O(ram_reg_i_34__0_n_7));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_35__0
       (.I0(ram_reg_6[5]),
        .I1(or_ln52_reg_837),
        .I2(ram_reg_4),
        .I3(ram_reg_7[5]),
        .O(ram_reg_i_35__0_n_7));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_36__0
       (.I0(ram_reg_6[4]),
        .I1(or_ln52_reg_837),
        .I2(ram_reg_4),
        .I3(ram_reg_7[4]),
        .O(ram_reg_i_36__0_n_7));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_37__0
       (.I0(ram_reg_6[3]),
        .I1(or_ln52_reg_837),
        .I2(ram_reg_4),
        .I3(ram_reg_7[3]),
        .O(ram_reg_i_37__0_n_7));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_38__0
       (.I0(ram_reg_6[2]),
        .I1(or_ln52_reg_837),
        .I2(ram_reg_4),
        .I3(ram_reg_7[2]),
        .O(ram_reg_i_38__0_n_7));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_39__0
       (.I0(ram_reg_6[1]),
        .I1(or_ln52_reg_837),
        .I2(ram_reg_4),
        .I3(ram_reg_7[1]),
        .O(ram_reg_i_39__0_n_7));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_3__11
       (.I0(ram_reg_1[5]),
        .I1(frequency_1_V_we0),
        .I2(ram_reg_2[6]),
        .O(frequency_1_V_address0[5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_40__1
       (.I0(ram_reg_6[0]),
        .I1(or_ln52_reg_837),
        .I2(ram_reg_4),
        .I3(ram_reg_7[0]),
        .O(ram_reg_i_40__1_n_7));
  LUT5 #(
    .INIT(32'hE2000000)) 
    ram_reg_i_41__0
       (.I0(ram_reg_3),
        .I1(or_ln52_reg_837),
        .I2(ram_reg_4),
        .I3(ram_reg_0[0]),
        .I4(ram_reg_5),
        .O(frequency_1_V_we0));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_4__11
       (.I0(ram_reg_1[4]),
        .I1(frequency_1_V_we0),
        .I2(ram_reg_2[5]),
        .O(frequency_1_V_address0[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_5__11
       (.I0(ram_reg_1[3]),
        .I1(frequency_1_V_we0),
        .I2(ram_reg_2[4]),
        .O(frequency_1_V_address0[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_6__11
       (.I0(ram_reg_1[2]),
        .I1(frequency_1_V_we0),
        .I2(ram_reg_2[3]),
        .O(frequency_1_V_address0[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_7__11
       (.I0(ram_reg_1[1]),
        .I1(frequency_1_V_we0),
        .I2(ram_reg_2[2]),
        .O(frequency_1_V_address0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_8__11
       (.I0(ram_reg_1[0]),
        .I1(frequency_1_V_we0),
        .I2(ram_reg_2[1]),
        .O(frequency_1_V_address0[0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_9__14
       (.I0(ram_reg_6[31]),
        .I1(or_ln52_reg_837),
        .I2(ram_reg_4),
        .I3(ram_reg_7[31]),
        .O(ram_reg_i_9__14_n_7));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d256_A" *) 
module design_1_huffman_encoding_0_1_fifo_w32_d256_A
   (dout_valid_reg_0,
    sorted_copy1_1_chann_empty_n,
    SS,
    sorted_copy1_1_chann_full_n,
    if_dout,
    sorted_copy1_0_chann_empty_n,
    ap_rst_n,
    sorted_copy1_0_chann_full_n,
    Q,
    create_tree_U0_in_frequency_V_read,
    ap_clk,
    if_din,
    E);
  output dout_valid_reg_0;
  output sorted_copy1_1_chann_empty_n;
  output [0:0]SS;
  output sorted_copy1_1_chann_full_n;
  output [31:0]if_dout;
  input sorted_copy1_0_chann_empty_n;
  input ap_rst_n;
  input sorted_copy1_0_chann_full_n;
  input [0:0]Q;
  input create_tree_U0_in_frequency_V_read;
  input ap_clk;
  input [31:0]if_din;
  input [0:0]E;

  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire create_tree_U0_in_frequency_V_read;
  wire \dout_buf[0]_i_1_n_7 ;
  wire \dout_buf[10]_i_1_n_7 ;
  wire \dout_buf[11]_i_1_n_7 ;
  wire \dout_buf[12]_i_1_n_7 ;
  wire \dout_buf[13]_i_1_n_7 ;
  wire \dout_buf[14]_i_1_n_7 ;
  wire \dout_buf[15]_i_1_n_7 ;
  wire \dout_buf[16]_i_1_n_7 ;
  wire \dout_buf[17]_i_1_n_7 ;
  wire \dout_buf[18]_i_1_n_7 ;
  wire \dout_buf[19]_i_1_n_7 ;
  wire \dout_buf[1]_i_1_n_7 ;
  wire \dout_buf[20]_i_1_n_7 ;
  wire \dout_buf[21]_i_1_n_7 ;
  wire \dout_buf[22]_i_1_n_7 ;
  wire \dout_buf[23]_i_1_n_7 ;
  wire \dout_buf[24]_i_1_n_7 ;
  wire \dout_buf[25]_i_1_n_7 ;
  wire \dout_buf[26]_i_1_n_7 ;
  wire \dout_buf[27]_i_1_n_7 ;
  wire \dout_buf[28]_i_1_n_7 ;
  wire \dout_buf[29]_i_1_n_7 ;
  wire \dout_buf[2]_i_1_n_7 ;
  wire \dout_buf[30]_i_1_n_7 ;
  wire \dout_buf[31]_i_2_n_7 ;
  wire \dout_buf[3]_i_1_n_7 ;
  wire \dout_buf[4]_i_1_n_7 ;
  wire \dout_buf[5]_i_1_n_7 ;
  wire \dout_buf[6]_i_1_n_7 ;
  wire \dout_buf[7]_i_1_n_7 ;
  wire \dout_buf[8]_i_1_n_7 ;
  wire \dout_buf[9]_i_1_n_7 ;
  wire dout_valid_i_1__0_n_7;
  wire dout_valid_reg_0;
  wire empty_n;
  wire empty_n_i_1__4_n_7;
  wire empty_n_i_3__0_n_7;
  wire full_n_i_1__4_n_7;
  wire full_n_i_3__1_n_7;
  wire [31:0]if_din;
  wire [31:0]if_dout;
  wire mem_reg_i_10__0_n_7;
  wire mem_reg_i_9__0_n_7;
  wire p_0_in;
  wire p_1_in;
  wire pop;
  wire [31:0]q_buf;
  wire [31:0]q_tmp;
  wire [7:0]raddr;
  wire [7:0]rnext;
  wire show_ahead;
  wire show_ahead0;
  wire show_ahead_i_2__0_n_7;
  wire sorted_copy1_0_chann_empty_n;
  wire sorted_copy1_0_chann_full_n;
  wire sorted_copy1_1_chann_empty_n;
  wire sorted_copy1_1_chann_full_n;
  wire \usedw[0]_i_1__0_n_7 ;
  wire \usedw[4]_i_2__0_n_7 ;
  wire \usedw[4]_i_3__0_n_7 ;
  wire \usedw[4]_i_4__0_n_7 ;
  wire \usedw[4]_i_5__0_n_7 ;
  wire \usedw[4]_i_6_n_7 ;
  wire \usedw[7]_i_1__0_n_7 ;
  wire \usedw[7]_i_3__0_n_7 ;
  wire \usedw[7]_i_4__0_n_7 ;
  wire \usedw[7]_i_5__0_n_7 ;
  wire [7:0]usedw_reg;
  wire \usedw_reg[4]_i_1__0_n_10 ;
  wire \usedw_reg[4]_i_1__0_n_11 ;
  wire \usedw_reg[4]_i_1__0_n_12 ;
  wire \usedw_reg[4]_i_1__0_n_13 ;
  wire \usedw_reg[4]_i_1__0_n_14 ;
  wire \usedw_reg[4]_i_1__0_n_7 ;
  wire \usedw_reg[4]_i_1__0_n_8 ;
  wire \usedw_reg[4]_i_1__0_n_9 ;
  wire \usedw_reg[7]_i_2__0_n_10 ;
  wire \usedw_reg[7]_i_2__0_n_12 ;
  wire \usedw_reg[7]_i_2__0_n_13 ;
  wire \usedw_reg[7]_i_2__0_n_14 ;
  wire \usedw_reg[7]_i_2__0_n_9 ;
  wire [7:0]waddr;
  wire \waddr[0]_i_1__0_n_7 ;
  wire \waddr[1]_i_1__0_n_7 ;
  wire \waddr[2]_i_1__0_n_7 ;
  wire \waddr[3]_i_1__0_n_7 ;
  wire \waddr[4]_i_1__1_n_7 ;
  wire \waddr[5]_i_1__0_n_7 ;
  wire \waddr[6]_i_1__0_n_7 ;
  wire \waddr[6]_i_2__0_n_7 ;
  wire \waddr[7]_i_1__0_n_7 ;
  wire \waddr[7]_i_2__0_n_7 ;
  wire \waddr[7]_i_3__0_n_7 ;
  wire [1:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;
  wire [3:2]\NLW_usedw_reg[7]_i_2__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_usedw_reg[7]_i_2__0_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(ap_rst_n),
        .O(SS));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(q_tmp[0]),
        .I1(q_buf[0]),
        .I2(show_ahead),
        .O(\dout_buf[0]_i_1_n_7 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[10]_i_1 
       (.I0(q_tmp[10]),
        .I1(q_buf[10]),
        .I2(show_ahead),
        .O(\dout_buf[10]_i_1_n_7 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[11]_i_1 
       (.I0(q_tmp[11]),
        .I1(q_buf[11]),
        .I2(show_ahead),
        .O(\dout_buf[11]_i_1_n_7 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[12]_i_1 
       (.I0(q_tmp[12]),
        .I1(q_buf[12]),
        .I2(show_ahead),
        .O(\dout_buf[12]_i_1_n_7 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[13]_i_1 
       (.I0(q_tmp[13]),
        .I1(q_buf[13]),
        .I2(show_ahead),
        .O(\dout_buf[13]_i_1_n_7 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[14]_i_1 
       (.I0(q_tmp[14]),
        .I1(q_buf[14]),
        .I2(show_ahead),
        .O(\dout_buf[14]_i_1_n_7 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[15]_i_1 
       (.I0(q_tmp[15]),
        .I1(q_buf[15]),
        .I2(show_ahead),
        .O(\dout_buf[15]_i_1_n_7 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[16]_i_1 
       (.I0(q_tmp[16]),
        .I1(q_buf[16]),
        .I2(show_ahead),
        .O(\dout_buf[16]_i_1_n_7 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[17]_i_1 
       (.I0(q_tmp[17]),
        .I1(q_buf[17]),
        .I2(show_ahead),
        .O(\dout_buf[17]_i_1_n_7 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[18]_i_1 
       (.I0(q_tmp[18]),
        .I1(q_buf[18]),
        .I2(show_ahead),
        .O(\dout_buf[18]_i_1_n_7 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[19]_i_1 
       (.I0(q_tmp[19]),
        .I1(q_buf[19]),
        .I2(show_ahead),
        .O(\dout_buf[19]_i_1_n_7 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(q_tmp[1]),
        .I1(q_buf[1]),
        .I2(show_ahead),
        .O(\dout_buf[1]_i_1_n_7 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[20]_i_1 
       (.I0(q_tmp[20]),
        .I1(q_buf[20]),
        .I2(show_ahead),
        .O(\dout_buf[20]_i_1_n_7 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[21]_i_1 
       (.I0(q_tmp[21]),
        .I1(q_buf[21]),
        .I2(show_ahead),
        .O(\dout_buf[21]_i_1_n_7 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[22]_i_1 
       (.I0(q_tmp[22]),
        .I1(q_buf[22]),
        .I2(show_ahead),
        .O(\dout_buf[22]_i_1_n_7 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[23]_i_1 
       (.I0(q_tmp[23]),
        .I1(q_buf[23]),
        .I2(show_ahead),
        .O(\dout_buf[23]_i_1_n_7 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[24]_i_1 
       (.I0(q_tmp[24]),
        .I1(q_buf[24]),
        .I2(show_ahead),
        .O(\dout_buf[24]_i_1_n_7 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[25]_i_1 
       (.I0(q_tmp[25]),
        .I1(q_buf[25]),
        .I2(show_ahead),
        .O(\dout_buf[25]_i_1_n_7 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[26]_i_1 
       (.I0(q_tmp[26]),
        .I1(q_buf[26]),
        .I2(show_ahead),
        .O(\dout_buf[26]_i_1_n_7 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[27]_i_1 
       (.I0(q_tmp[27]),
        .I1(q_buf[27]),
        .I2(show_ahead),
        .O(\dout_buf[27]_i_1_n_7 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[28]_i_1 
       (.I0(q_tmp[28]),
        .I1(q_buf[28]),
        .I2(show_ahead),
        .O(\dout_buf[28]_i_1_n_7 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[29]_i_1 
       (.I0(q_tmp[29]),
        .I1(q_buf[29]),
        .I2(show_ahead),
        .O(\dout_buf[29]_i_1_n_7 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(q_tmp[2]),
        .I1(q_buf[2]),
        .I2(show_ahead),
        .O(\dout_buf[2]_i_1_n_7 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[30]_i_1 
       (.I0(q_tmp[30]),
        .I1(q_buf[30]),
        .I2(show_ahead),
        .O(\dout_buf[30]_i_1_n_7 ));
  LUT3 #(
    .INIT(8'hB0)) 
    \dout_buf[31]_i_1 
       (.I0(create_tree_U0_in_frequency_V_read),
        .I1(sorted_copy1_1_chann_empty_n),
        .I2(empty_n),
        .O(pop));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[31]_i_2 
       (.I0(q_tmp[31]),
        .I1(q_buf[31]),
        .I2(show_ahead),
        .O(\dout_buf[31]_i_2_n_7 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(q_tmp[3]),
        .I1(q_buf[3]),
        .I2(show_ahead),
        .O(\dout_buf[3]_i_1_n_7 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(q_tmp[4]),
        .I1(q_buf[4]),
        .I2(show_ahead),
        .O(\dout_buf[4]_i_1_n_7 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(q_tmp[5]),
        .I1(q_buf[5]),
        .I2(show_ahead),
        .O(\dout_buf[5]_i_1_n_7 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(q_tmp[6]),
        .I1(q_buf[6]),
        .I2(show_ahead),
        .O(\dout_buf[6]_i_1_n_7 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_1 
       (.I0(q_tmp[7]),
        .I1(q_buf[7]),
        .I2(show_ahead),
        .O(\dout_buf[7]_i_1_n_7 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[8]_i_1 
       (.I0(q_tmp[8]),
        .I1(q_buf[8]),
        .I2(show_ahead),
        .O(\dout_buf[8]_i_1_n_7 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[9]_i_1 
       (.I0(q_tmp[9]),
        .I1(q_buf[9]),
        .I2(show_ahead),
        .O(\dout_buf[9]_i_1_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[0]_i_1_n_7 ),
        .Q(if_dout[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[10]_i_1_n_7 ),
        .Q(if_dout[10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[11]_i_1_n_7 ),
        .Q(if_dout[11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[12]_i_1_n_7 ),
        .Q(if_dout[12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[13]_i_1_n_7 ),
        .Q(if_dout[13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[14]_i_1_n_7 ),
        .Q(if_dout[14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[15]_i_1_n_7 ),
        .Q(if_dout[15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[16]_i_1_n_7 ),
        .Q(if_dout[16]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[17]_i_1_n_7 ),
        .Q(if_dout[17]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[18]_i_1_n_7 ),
        .Q(if_dout[18]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[19]_i_1_n_7 ),
        .Q(if_dout[19]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[1]_i_1_n_7 ),
        .Q(if_dout[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[20]_i_1_n_7 ),
        .Q(if_dout[20]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[21]_i_1_n_7 ),
        .Q(if_dout[21]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[22]_i_1_n_7 ),
        .Q(if_dout[22]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[23]_i_1_n_7 ),
        .Q(if_dout[23]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[24]_i_1_n_7 ),
        .Q(if_dout[24]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[25]_i_1_n_7 ),
        .Q(if_dout[25]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[26]_i_1_n_7 ),
        .Q(if_dout[26]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[27]_i_1_n_7 ),
        .Q(if_dout[27]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[28]_i_1_n_7 ),
        .Q(if_dout[28]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[29]_i_1_n_7 ),
        .Q(if_dout[29]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[2]_i_1_n_7 ),
        .Q(if_dout[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[30]_i_1_n_7 ),
        .Q(if_dout[30]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[31]_i_2_n_7 ),
        .Q(if_dout[31]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[3]_i_1_n_7 ),
        .Q(if_dout[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[4]_i_1_n_7 ),
        .Q(if_dout[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[5]_i_1_n_7 ),
        .Q(if_dout[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[6]_i_1_n_7 ),
        .Q(if_dout[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[7]_i_1_n_7 ),
        .Q(if_dout[7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[8]_i_1_n_7 ),
        .Q(if_dout[8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[9]_i_1_n_7 ),
        .Q(if_dout[9]),
        .R(SS));
  LUT3 #(
    .INIT(8'hCE)) 
    dout_valid_i_1__0
       (.I0(sorted_copy1_1_chann_empty_n),
        .I1(empty_n),
        .I2(create_tree_U0_in_frequency_V_read),
        .O(dout_valid_i_1__0_n_7));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1__0_n_7),
        .Q(sorted_copy1_1_chann_empty_n),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFFFEAAAC0002AAA)) 
    empty_n_i_1__4
       (.I0(p_0_in),
        .I1(sorted_copy1_1_chann_full_n),
        .I2(sorted_copy1_0_chann_full_n),
        .I3(Q),
        .I4(mem_reg_i_10__0_n_7),
        .I5(empty_n),
        .O(empty_n_i_1__4_n_7));
  (* SOFT_HLUTNM = "soft_lutpair554" *) 
  LUT4 #(
    .INIT(16'hFFFB)) 
    empty_n_i_2__0
       (.I0(empty_n_i_3__0_n_7),
        .I1(usedw_reg[0]),
        .I2(usedw_reg[5]),
        .I3(usedw_reg[3]),
        .O(p_0_in));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    empty_n_i_3__0
       (.I0(usedw_reg[2]),
        .I1(usedw_reg[1]),
        .I2(usedw_reg[6]),
        .I3(usedw_reg[7]),
        .I4(usedw_reg[4]),
        .O(empty_n_i_3__0_n_7));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__4_n_7),
        .Q(empty_n),
        .R(SS));
  LUT6 #(
    .INIT(64'hDF5FFF5FFF5FFF5F)) 
    full_n_i_1__4
       (.I0(ap_rst_n),
        .I1(p_1_in),
        .I2(mem_reg_i_10__0_n_7),
        .I3(sorted_copy1_1_chann_full_n),
        .I4(sorted_copy1_0_chann_full_n),
        .I5(Q),
        .O(full_n_i_1__4_n_7));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    full_n_i_2__1
       (.I0(usedw_reg[6]),
        .I1(usedw_reg[7]),
        .I2(usedw_reg[2]),
        .I3(usedw_reg[3]),
        .I4(full_n_i_3__1_n_7),
        .O(p_1_in));
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_3__1
       (.I0(usedw_reg[5]),
        .I1(usedw_reg[4]),
        .I2(usedw_reg[1]),
        .I3(usedw_reg[0]),
        .O(full_n_i_3__1_n_7));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__4_n_7),
        .Q(sorted_copy1_1_chann_full_n),
        .R(1'b0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "256" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,rnext,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,waddr,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(if_din[15:0]),
        .DIBDI(if_din[31:16]),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(q_buf[15:0]),
        .DOBDO(q_buf[31:16]),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(sorted_copy1_1_chann_full_n),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({E,E,E,E}));
  LUT3 #(
    .INIT(8'h4F)) 
    mem_reg_i_10__0
       (.I0(create_tree_U0_in_frequency_V_read),
        .I1(sorted_copy1_1_chann_empty_n),
        .I2(empty_n),
        .O(mem_reg_i_10__0_n_7));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    mem_reg_i_1__0
       (.I0(raddr[6]),
        .I1(raddr[4]),
        .I2(mem_reg_i_9__0_n_7),
        .I3(raddr[3]),
        .I4(raddr[5]),
        .I5(raddr[7]),
        .O(rnext[7]));
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    mem_reg_i_2__0
       (.I0(raddr[5]),
        .I1(raddr[3]),
        .I2(mem_reg_i_9__0_n_7),
        .I3(raddr[4]),
        .I4(raddr[6]),
        .O(rnext[6]));
  LUT4 #(
    .INIT(16'hDF20)) 
    mem_reg_i_3__0
       (.I0(raddr[4]),
        .I1(mem_reg_i_9__0_n_7),
        .I2(raddr[3]),
        .I3(raddr[5]),
        .O(rnext[5]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    mem_reg_i_4__0
       (.I0(raddr[3]),
        .I1(raddr[1]),
        .I2(mem_reg_i_10__0_n_7),
        .I3(raddr[0]),
        .I4(raddr[2]),
        .I5(raddr[4]),
        .O(rnext[4]));
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    mem_reg_i_5__0
       (.I0(raddr[2]),
        .I1(raddr[0]),
        .I2(mem_reg_i_10__0_n_7),
        .I3(raddr[1]),
        .I4(raddr[3]),
        .O(rnext[3]));
  LUT6 #(
    .INIT(64'h4FFFFFFFB0000000)) 
    mem_reg_i_6__0
       (.I0(create_tree_U0_in_frequency_V_read),
        .I1(sorted_copy1_1_chann_empty_n),
        .I2(empty_n),
        .I3(raddr[1]),
        .I4(raddr[0]),
        .I5(raddr[2]),
        .O(rnext[2]));
  LUT5 #(
    .INIT(32'h4FFFB000)) 
    mem_reg_i_7__0
       (.I0(create_tree_U0_in_frequency_V_read),
        .I1(sorted_copy1_1_chann_empty_n),
        .I2(empty_n),
        .I3(raddr[0]),
        .I4(raddr[1]),
        .O(rnext[1]));
  LUT4 #(
    .INIT(16'h4FB0)) 
    mem_reg_i_8__0
       (.I0(create_tree_U0_in_frequency_V_read),
        .I1(sorted_copy1_1_chann_empty_n),
        .I2(empty_n),
        .I3(raddr[0]),
        .O(rnext[0]));
  LUT6 #(
    .INIT(64'h77F7FFFFFFFFFFFF)) 
    mem_reg_i_9__0
       (.I0(raddr[1]),
        .I1(empty_n),
        .I2(sorted_copy1_1_chann_empty_n),
        .I3(create_tree_U0_in_frequency_V_read),
        .I4(raddr[0]),
        .I5(raddr[2]),
        .O(mem_reg_i_9__0_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[0]),
        .Q(q_tmp[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[10]),
        .Q(q_tmp[10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[11]),
        .Q(q_tmp[11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[12]),
        .Q(q_tmp[12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[13]),
        .Q(q_tmp[13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[14]),
        .Q(q_tmp[14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[15]),
        .Q(q_tmp[15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[16]),
        .Q(q_tmp[16]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[17]),
        .Q(q_tmp[17]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[18]),
        .Q(q_tmp[18]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[19]),
        .Q(q_tmp[19]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[1]),
        .Q(q_tmp[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[20]),
        .Q(q_tmp[20]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[21]),
        .Q(q_tmp[21]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[22]),
        .Q(q_tmp[22]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[23]),
        .Q(q_tmp[23]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[24]),
        .Q(q_tmp[24]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[25]),
        .Q(q_tmp[25]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[26]),
        .Q(q_tmp[26]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[27]),
        .Q(q_tmp[27]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[28]),
        .Q(q_tmp[28]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[29]),
        .Q(q_tmp[29]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[2]),
        .Q(q_tmp[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[30]),
        .Q(q_tmp[30]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[31]),
        .Q(q_tmp[31]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[3]),
        .Q(q_tmp[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[4]),
        .Q(q_tmp[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[5]),
        .Q(q_tmp[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[6]),
        .Q(q_tmp[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[7]),
        .Q(q_tmp[7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[8]),
        .Q(q_tmp[8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[9]),
        .Q(q_tmp[9]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[7]),
        .Q(raddr[7]),
        .R(SS));
  LUT2 #(
    .INIT(4'h7)) 
    \s_frequency_V_reg_742[31]_i_2 
       (.I0(sorted_copy1_1_chann_empty_n),
        .I1(sorted_copy1_0_chann_empty_n),
        .O(dout_valid_reg_0));
  LUT6 #(
    .INIT(64'h0001010000000000)) 
    show_ahead_i_1__0
       (.I0(usedw_reg[3]),
        .I1(usedw_reg[2]),
        .I2(usedw_reg[1]),
        .I3(usedw_reg[0]),
        .I4(mem_reg_i_10__0_n_7),
        .I5(show_ahead_i_2__0_n_7),
        .O(show_ahead0));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    show_ahead_i_2__0
       (.I0(sorted_copy1_1_chann_full_n),
        .I1(E),
        .I2(usedw_reg[4]),
        .I3(usedw_reg[5]),
        .I4(usedw_reg[7]),
        .I5(usedw_reg[6]),
        .O(show_ahead_i_2__0_n_7));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair554" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[0]_i_1__0 
       (.I0(usedw_reg[0]),
        .O(\usedw[0]_i_1__0_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[4]_i_2__0 
       (.I0(usedw_reg[1]),
        .O(\usedw[4]_i_2__0_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[4]_i_3__0 
       (.I0(usedw_reg[3]),
        .I1(usedw_reg[4]),
        .O(\usedw[4]_i_3__0_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[4]_i_4__0 
       (.I0(usedw_reg[2]),
        .I1(usedw_reg[3]),
        .O(\usedw[4]_i_4__0_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[4]_i_5__0 
       (.I0(usedw_reg[1]),
        .I1(usedw_reg[2]),
        .O(\usedw[4]_i_5__0_n_7 ));
  LUT5 #(
    .INIT(32'h95555555)) 
    \usedw[4]_i_6 
       (.I0(usedw_reg[1]),
        .I1(sorted_copy1_1_chann_full_n),
        .I2(sorted_copy1_0_chann_full_n),
        .I3(Q),
        .I4(mem_reg_i_10__0_n_7),
        .O(\usedw[4]_i_6_n_7 ));
  LUT6 #(
    .INIT(64'h4FB0B0B0B0B0B0B0)) 
    \usedw[7]_i_1__0 
       (.I0(create_tree_U0_in_frequency_V_read),
        .I1(sorted_copy1_1_chann_empty_n),
        .I2(empty_n),
        .I3(Q),
        .I4(sorted_copy1_0_chann_full_n),
        .I5(sorted_copy1_1_chann_full_n),
        .O(\usedw[7]_i_1__0_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[7]_i_3__0 
       (.I0(usedw_reg[7]),
        .I1(usedw_reg[6]),
        .O(\usedw[7]_i_3__0_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[7]_i_4__0 
       (.I0(usedw_reg[5]),
        .I1(usedw_reg[6]),
        .O(\usedw[7]_i_4__0_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[7]_i_5__0 
       (.I0(usedw_reg[4]),
        .I1(usedw_reg[5]),
        .O(\usedw[7]_i_5__0_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[0] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_7 ),
        .D(\usedw[0]_i_1__0_n_7 ),
        .Q(usedw_reg[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[1] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_7 ),
        .D(\usedw_reg[4]_i_1__0_n_14 ),
        .Q(usedw_reg[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[2] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_7 ),
        .D(\usedw_reg[4]_i_1__0_n_13 ),
        .Q(usedw_reg[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[3] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_7 ),
        .D(\usedw_reg[4]_i_1__0_n_12 ),
        .Q(usedw_reg[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[4] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_7 ),
        .D(\usedw_reg[4]_i_1__0_n_11 ),
        .Q(usedw_reg[4]),
        .R(SS));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \usedw_reg[4]_i_1__0 
       (.CI(1'b0),
        .CO({\usedw_reg[4]_i_1__0_n_7 ,\usedw_reg[4]_i_1__0_n_8 ,\usedw_reg[4]_i_1__0_n_9 ,\usedw_reg[4]_i_1__0_n_10 }),
        .CYINIT(usedw_reg[0]),
        .DI({usedw_reg[3:1],\usedw[4]_i_2__0_n_7 }),
        .O({\usedw_reg[4]_i_1__0_n_11 ,\usedw_reg[4]_i_1__0_n_12 ,\usedw_reg[4]_i_1__0_n_13 ,\usedw_reg[4]_i_1__0_n_14 }),
        .S({\usedw[4]_i_3__0_n_7 ,\usedw[4]_i_4__0_n_7 ,\usedw[4]_i_5__0_n_7 ,\usedw[4]_i_6_n_7 }));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[5] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_7 ),
        .D(\usedw_reg[7]_i_2__0_n_14 ),
        .Q(usedw_reg[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[6] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_7 ),
        .D(\usedw_reg[7]_i_2__0_n_13 ),
        .Q(usedw_reg[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[7] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_7 ),
        .D(\usedw_reg[7]_i_2__0_n_12 ),
        .Q(usedw_reg[7]),
        .R(SS));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \usedw_reg[7]_i_2__0 
       (.CI(\usedw_reg[4]_i_1__0_n_7 ),
        .CO({\NLW_usedw_reg[7]_i_2__0_CO_UNCONNECTED [3:2],\usedw_reg[7]_i_2__0_n_9 ,\usedw_reg[7]_i_2__0_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,usedw_reg[5:4]}),
        .O({\NLW_usedw_reg[7]_i_2__0_O_UNCONNECTED [3],\usedw_reg[7]_i_2__0_n_12 ,\usedw_reg[7]_i_2__0_n_13 ,\usedw_reg[7]_i_2__0_n_14 }),
        .S({1'b0,\usedw[7]_i_3__0_n_7 ,\usedw[7]_i_4__0_n_7 ,\usedw[7]_i_5__0_n_7 }));
  (* SOFT_HLUTNM = "soft_lutpair556" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \waddr[0]_i_1__0 
       (.I0(waddr[0]),
        .O(\waddr[0]_i_1__0_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair556" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \waddr[1]_i_1__0 
       (.I0(waddr[0]),
        .I1(waddr[1]),
        .O(\waddr[1]_i_1__0_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair555" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \waddr[2]_i_1__0 
       (.I0(waddr[2]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .O(\waddr[2]_i_1__0_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair553" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \waddr[3]_i_1__0 
       (.I0(waddr[3]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(\waddr[3]_i_1__0_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair553" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \waddr[4]_i_1__1 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .O(\waddr[4]_i_1__1_n_7 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[5]_i_1__0 
       (.I0(waddr[5]),
        .I1(waddr[3]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(waddr[4]),
        .O(\waddr[5]_i_1__0_n_7 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[6]_i_1__0 
       (.I0(waddr[6]),
        .I1(waddr[4]),
        .I2(waddr[2]),
        .I3(\waddr[6]_i_2__0_n_7 ),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[6]_i_1__0_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair555" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_2__0 
       (.I0(waddr[1]),
        .I1(waddr[0]),
        .O(\waddr[6]_i_2__0_n_7 ));
  LUT4 #(
    .INIT(16'hB8CC)) 
    \waddr[7]_i_1__0 
       (.I0(\waddr[7]_i_2__0_n_7 ),
        .I1(waddr[7]),
        .I2(\waddr[7]_i_3__0_n_7 ),
        .I3(waddr[6]),
        .O(\waddr[7]_i_1__0_n_7 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[7]_i_2__0 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_2__0_n_7 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \waddr[7]_i_3__0 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_3__0_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[0]_i_1__0_n_7 ),
        .Q(waddr[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[1]_i_1__0_n_7 ),
        .Q(waddr[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[2]_i_1__0_n_7 ),
        .Q(waddr[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[3]_i_1__0_n_7 ),
        .Q(waddr[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[4]_i_1__1_n_7 ),
        .Q(waddr[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[5]_i_1__0_n_7 ),
        .Q(waddr[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[6]_i_1__0_n_7 ),
        .Q(waddr[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[7]_i_1__0_n_7 ),
        .Q(waddr[7]),
        .R(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w9_d256_A" *) 
module design_1_huffman_encoding_0_1_fifo_w9_d256_A
   (dout_valid_reg_0,
    sorted_copy1_0_chann_empty_n,
    sorted_copy1_0_chann_full_n,
    if_dout,
    sorted_copy1_1_chann_empty_n,
    ap_enable_reg_pp0_iter1_reg,
    sorted_copy1_1_chann_full_n,
    Q,
    create_tree_U0_in_frequency_V_read,
    ap_clk,
    if_din,
    E,
    SS,
    ap_rst_n);
  output dout_valid_reg_0;
  output sorted_copy1_0_chann_empty_n;
  output sorted_copy1_0_chann_full_n;
  output [8:0]if_dout;
  input sorted_copy1_1_chann_empty_n;
  input [0:0]ap_enable_reg_pp0_iter1_reg;
  input sorted_copy1_1_chann_full_n;
  input [0:0]Q;
  input create_tree_U0_in_frequency_V_read;
  input ap_clk;
  input [8:0]if_din;
  input [0:0]E;
  input [0:0]SS;
  input ap_rst_n;

  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire [0:0]ap_enable_reg_pp0_iter1_reg;
  wire ap_rst_n;
  wire create_tree_U0_in_frequency_V_read;
  wire \dout_buf[0]_i_1_n_7 ;
  wire \dout_buf[1]_i_1_n_7 ;
  wire \dout_buf[2]_i_1_n_7 ;
  wire \dout_buf[3]_i_1_n_7 ;
  wire \dout_buf[4]_i_1_n_7 ;
  wire \dout_buf[5]_i_1_n_7 ;
  wire \dout_buf[6]_i_1_n_7 ;
  wire \dout_buf[7]_i_1_n_7 ;
  wire \dout_buf[8]_i_2_n_7 ;
  wire dout_valid_i_1_n_7;
  wire dout_valid_reg_0;
  wire empty_n;
  wire empty_n_i_1__3_n_7;
  wire empty_n_i_3_n_7;
  wire full_n_i_1__3_n_7;
  wire full_n_i_3__0_n_7;
  wire [8:0]if_din;
  wire [8:0]if_dout;
  wire mem_reg_i_10_n_7;
  wire mem_reg_i_9_n_7;
  wire p_0_in;
  wire p_1_in;
  wire pop;
  wire [8:0]q_buf;
  wire [8:0]q_tmp;
  wire [7:0]raddr;
  wire [7:0]rnext;
  wire show_ahead;
  wire show_ahead0;
  wire show_ahead_i_2_n_7;
  wire sorted_copy1_0_chann_empty_n;
  wire sorted_copy1_0_chann_full_n;
  wire sorted_copy1_1_chann_empty_n;
  wire sorted_copy1_1_chann_full_n;
  wire \usedw[0]_i_1_n_7 ;
  wire \usedw[4]_i_2_n_7 ;
  wire \usedw[4]_i_3_n_7 ;
  wire \usedw[4]_i_4_n_7 ;
  wire \usedw[4]_i_5_n_7 ;
  wire \usedw[4]_i_6__0_n_7 ;
  wire \usedw[7]_i_1_n_7 ;
  wire \usedw[7]_i_3_n_7 ;
  wire \usedw[7]_i_4_n_7 ;
  wire \usedw[7]_i_5_n_7 ;
  wire [7:0]usedw_reg;
  wire \usedw_reg[4]_i_1_n_10 ;
  wire \usedw_reg[4]_i_1_n_11 ;
  wire \usedw_reg[4]_i_1_n_12 ;
  wire \usedw_reg[4]_i_1_n_13 ;
  wire \usedw_reg[4]_i_1_n_14 ;
  wire \usedw_reg[4]_i_1_n_7 ;
  wire \usedw_reg[4]_i_1_n_8 ;
  wire \usedw_reg[4]_i_1_n_9 ;
  wire \usedw_reg[7]_i_2_n_10 ;
  wire \usedw_reg[7]_i_2_n_12 ;
  wire \usedw_reg[7]_i_2_n_13 ;
  wire \usedw_reg[7]_i_2_n_14 ;
  wire \usedw_reg[7]_i_2_n_9 ;
  wire [7:0]waddr;
  wire \waddr[0]_i_1_n_7 ;
  wire \waddr[1]_i_1_n_7 ;
  wire \waddr[2]_i_1_n_7 ;
  wire \waddr[3]_i_1_n_7 ;
  wire \waddr[4]_i_1__0_n_7 ;
  wire \waddr[5]_i_1_n_7 ;
  wire \waddr[6]_i_1_n_7 ;
  wire \waddr[6]_i_2_n_7 ;
  wire \waddr[7]_i_1_n_7 ;
  wire \waddr[7]_i_2_n_7 ;
  wire \waddr[7]_i_3_n_7 ;
  wire [15:0]NLW_mem_reg_DOADO_UNCONNECTED;
  wire [15:9]NLW_mem_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;
  wire [3:2]\NLW_usedw_reg[7]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_usedw_reg[7]_i_2_O_UNCONNECTED ;

  LUT3 #(
    .INIT(8'h7F)) 
    ap_enable_reg_pp0_iter0_i_2
       (.I0(sorted_copy1_0_chann_empty_n),
        .I1(sorted_copy1_1_chann_empty_n),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .O(dout_valid_reg_0));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(q_tmp[0]),
        .I1(q_buf[0]),
        .I2(show_ahead),
        .O(\dout_buf[0]_i_1_n_7 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(q_tmp[1]),
        .I1(q_buf[1]),
        .I2(show_ahead),
        .O(\dout_buf[1]_i_1_n_7 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(q_tmp[2]),
        .I1(q_buf[2]),
        .I2(show_ahead),
        .O(\dout_buf[2]_i_1_n_7 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(q_tmp[3]),
        .I1(q_buf[3]),
        .I2(show_ahead),
        .O(\dout_buf[3]_i_1_n_7 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(q_tmp[4]),
        .I1(q_buf[4]),
        .I2(show_ahead),
        .O(\dout_buf[4]_i_1_n_7 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(q_tmp[5]),
        .I1(q_buf[5]),
        .I2(show_ahead),
        .O(\dout_buf[5]_i_1_n_7 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(q_tmp[6]),
        .I1(q_buf[6]),
        .I2(show_ahead),
        .O(\dout_buf[6]_i_1_n_7 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_1 
       (.I0(q_tmp[7]),
        .I1(q_buf[7]),
        .I2(show_ahead),
        .O(\dout_buf[7]_i_1_n_7 ));
  LUT3 #(
    .INIT(8'hB0)) 
    \dout_buf[8]_i_1 
       (.I0(create_tree_U0_in_frequency_V_read),
        .I1(sorted_copy1_0_chann_empty_n),
        .I2(empty_n),
        .O(pop));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[8]_i_2 
       (.I0(q_tmp[8]),
        .I1(q_buf[8]),
        .I2(show_ahead),
        .O(\dout_buf[8]_i_2_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[0]_i_1_n_7 ),
        .Q(if_dout[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[1]_i_1_n_7 ),
        .Q(if_dout[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[2]_i_1_n_7 ),
        .Q(if_dout[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[3]_i_1_n_7 ),
        .Q(if_dout[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[4]_i_1_n_7 ),
        .Q(if_dout[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[5]_i_1_n_7 ),
        .Q(if_dout[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[6]_i_1_n_7 ),
        .Q(if_dout[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[7]_i_1_n_7 ),
        .Q(if_dout[7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[8]_i_2_n_7 ),
        .Q(if_dout[8]),
        .R(SS));
  LUT3 #(
    .INIT(8'hCE)) 
    dout_valid_i_1
       (.I0(sorted_copy1_0_chann_empty_n),
        .I1(empty_n),
        .I2(create_tree_U0_in_frequency_V_read),
        .O(dout_valid_i_1_n_7));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1_n_7),
        .Q(sorted_copy1_0_chann_empty_n),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFFFEAAAC0002AAA)) 
    empty_n_i_1__3
       (.I0(p_0_in),
        .I1(sorted_copy1_1_chann_full_n),
        .I2(sorted_copy1_0_chann_full_n),
        .I3(Q),
        .I4(mem_reg_i_10_n_7),
        .I5(empty_n),
        .O(empty_n_i_1__3_n_7));
  LUT4 #(
    .INIT(16'hFFFB)) 
    empty_n_i_2
       (.I0(empty_n_i_3_n_7),
        .I1(usedw_reg[0]),
        .I2(usedw_reg[5]),
        .I3(usedw_reg[3]),
        .O(p_0_in));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    empty_n_i_3
       (.I0(usedw_reg[2]),
        .I1(usedw_reg[1]),
        .I2(usedw_reg[6]),
        .I3(usedw_reg[7]),
        .I4(usedw_reg[4]),
        .O(empty_n_i_3_n_7));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__3_n_7),
        .Q(empty_n),
        .R(SS));
  LUT6 #(
    .INIT(64'hDFFF5F5FFFFF5F5F)) 
    full_n_i_1__3
       (.I0(ap_rst_n),
        .I1(p_1_in),
        .I2(mem_reg_i_10_n_7),
        .I3(sorted_copy1_1_chann_full_n),
        .I4(sorted_copy1_0_chann_full_n),
        .I5(Q),
        .O(full_n_i_1__3_n_7));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    full_n_i_2__0
       (.I0(usedw_reg[6]),
        .I1(usedw_reg[7]),
        .I2(usedw_reg[2]),
        .I3(usedw_reg[3]),
        .I4(full_n_i_3__0_n_7),
        .O(p_1_in));
  (* SOFT_HLUTNM = "soft_lutpair550" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_3__0
       (.I0(usedw_reg[5]),
        .I1(usedw_reg[4]),
        .I2(usedw_reg[1]),
        .I3(usedw_reg[0]),
        .O(full_n_i_3__0_n_7));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__3_n_7),
        .Q(sorted_copy1_0_chann_full_n),
        .R(1'b0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d9" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d9" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2304" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "8" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "768" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,waddr,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,rnext,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,if_din}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_mem_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_mem_reg_DOBDO_UNCONNECTED[15:9],q_buf}),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(sorted_copy1_0_chann_full_n),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({E,E}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    mem_reg_i_1
       (.I0(raddr[6]),
        .I1(raddr[4]),
        .I2(mem_reg_i_9_n_7),
        .I3(raddr[3]),
        .I4(raddr[5]),
        .I5(raddr[7]),
        .O(rnext[7]));
  LUT3 #(
    .INIT(8'h4F)) 
    mem_reg_i_10
       (.I0(create_tree_U0_in_frequency_V_read),
        .I1(sorted_copy1_0_chann_empty_n),
        .I2(empty_n),
        .O(mem_reg_i_10_n_7));
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    mem_reg_i_2
       (.I0(raddr[5]),
        .I1(raddr[3]),
        .I2(mem_reg_i_9_n_7),
        .I3(raddr[4]),
        .I4(raddr[6]),
        .O(rnext[6]));
  LUT4 #(
    .INIT(16'hDF20)) 
    mem_reg_i_3
       (.I0(raddr[4]),
        .I1(mem_reg_i_9_n_7),
        .I2(raddr[3]),
        .I3(raddr[5]),
        .O(rnext[5]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    mem_reg_i_4
       (.I0(raddr[3]),
        .I1(raddr[1]),
        .I2(mem_reg_i_10_n_7),
        .I3(raddr[0]),
        .I4(raddr[2]),
        .I5(raddr[4]),
        .O(rnext[4]));
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    mem_reg_i_5
       (.I0(raddr[2]),
        .I1(raddr[0]),
        .I2(mem_reg_i_10_n_7),
        .I3(raddr[1]),
        .I4(raddr[3]),
        .O(rnext[3]));
  LUT6 #(
    .INIT(64'h4FFFFFFFB0000000)) 
    mem_reg_i_6
       (.I0(create_tree_U0_in_frequency_V_read),
        .I1(sorted_copy1_0_chann_empty_n),
        .I2(empty_n),
        .I3(raddr[1]),
        .I4(raddr[0]),
        .I5(raddr[2]),
        .O(rnext[2]));
  LUT5 #(
    .INIT(32'h4FFFB000)) 
    mem_reg_i_7
       (.I0(create_tree_U0_in_frequency_V_read),
        .I1(sorted_copy1_0_chann_empty_n),
        .I2(empty_n),
        .I3(raddr[0]),
        .I4(raddr[1]),
        .O(rnext[1]));
  LUT4 #(
    .INIT(16'h4FB0)) 
    mem_reg_i_8
       (.I0(create_tree_U0_in_frequency_V_read),
        .I1(sorted_copy1_0_chann_empty_n),
        .I2(empty_n),
        .I3(raddr[0]),
        .O(rnext[0]));
  LUT6 #(
    .INIT(64'h77F7FFFFFFFFFFFF)) 
    mem_reg_i_9
       (.I0(raddr[1]),
        .I1(empty_n),
        .I2(sorted_copy1_0_chann_empty_n),
        .I3(create_tree_U0_in_frequency_V_read),
        .I4(raddr[0]),
        .I5(raddr[2]),
        .O(mem_reg_i_9_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[0]),
        .Q(q_tmp[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[1]),
        .Q(q_tmp[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[2]),
        .Q(q_tmp[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[3]),
        .Q(q_tmp[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[4]),
        .Q(q_tmp[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[5]),
        .Q(q_tmp[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[6]),
        .Q(q_tmp[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[7]),
        .Q(q_tmp[7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[8]),
        .Q(q_tmp[8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[7]),
        .Q(raddr[7]),
        .R(SS));
  LUT6 #(
    .INIT(64'h0001010000000000)) 
    show_ahead_i_1
       (.I0(usedw_reg[3]),
        .I1(usedw_reg[2]),
        .I2(usedw_reg[1]),
        .I3(usedw_reg[0]),
        .I4(mem_reg_i_10_n_7),
        .I5(show_ahead_i_2_n_7),
        .O(show_ahead0));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    show_ahead_i_2
       (.I0(sorted_copy1_0_chann_full_n),
        .I1(E),
        .I2(usedw_reg[4]),
        .I3(usedw_reg[5]),
        .I4(usedw_reg[7]),
        .I5(usedw_reg[6]),
        .O(show_ahead_i_2_n_7));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair550" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[0]_i_1 
       (.I0(usedw_reg[0]),
        .O(\usedw[0]_i_1_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[4]_i_2 
       (.I0(usedw_reg[1]),
        .O(\usedw[4]_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[4]_i_3 
       (.I0(usedw_reg[3]),
        .I1(usedw_reg[4]),
        .O(\usedw[4]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[4]_i_4 
       (.I0(usedw_reg[2]),
        .I1(usedw_reg[3]),
        .O(\usedw[4]_i_4_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[4]_i_5 
       (.I0(usedw_reg[1]),
        .I1(usedw_reg[2]),
        .O(\usedw[4]_i_5_n_7 ));
  LUT5 #(
    .INIT(32'h95555555)) 
    \usedw[4]_i_6__0 
       (.I0(usedw_reg[1]),
        .I1(sorted_copy1_1_chann_full_n),
        .I2(sorted_copy1_0_chann_full_n),
        .I3(Q),
        .I4(mem_reg_i_10_n_7),
        .O(\usedw[4]_i_6__0_n_7 ));
  LUT6 #(
    .INIT(64'h4FB0B0B0B0B0B0B0)) 
    \usedw[7]_i_1 
       (.I0(create_tree_U0_in_frequency_V_read),
        .I1(sorted_copy1_0_chann_empty_n),
        .I2(empty_n),
        .I3(Q),
        .I4(sorted_copy1_0_chann_full_n),
        .I5(sorted_copy1_1_chann_full_n),
        .O(\usedw[7]_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[7]_i_3 
       (.I0(usedw_reg[7]),
        .I1(usedw_reg[6]),
        .O(\usedw[7]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[7]_i_4 
       (.I0(usedw_reg[5]),
        .I1(usedw_reg[6]),
        .O(\usedw[7]_i_4_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[7]_i_5 
       (.I0(usedw_reg[4]),
        .I1(usedw_reg[5]),
        .O(\usedw[7]_i_5_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[0] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_7 ),
        .D(\usedw[0]_i_1_n_7 ),
        .Q(usedw_reg[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[1] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_7 ),
        .D(\usedw_reg[4]_i_1_n_14 ),
        .Q(usedw_reg[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[2] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_7 ),
        .D(\usedw_reg[4]_i_1_n_13 ),
        .Q(usedw_reg[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[3] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_7 ),
        .D(\usedw_reg[4]_i_1_n_12 ),
        .Q(usedw_reg[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[4] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_7 ),
        .D(\usedw_reg[4]_i_1_n_11 ),
        .Q(usedw_reg[4]),
        .R(SS));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \usedw_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\usedw_reg[4]_i_1_n_7 ,\usedw_reg[4]_i_1_n_8 ,\usedw_reg[4]_i_1_n_9 ,\usedw_reg[4]_i_1_n_10 }),
        .CYINIT(usedw_reg[0]),
        .DI({usedw_reg[3:1],\usedw[4]_i_2_n_7 }),
        .O({\usedw_reg[4]_i_1_n_11 ,\usedw_reg[4]_i_1_n_12 ,\usedw_reg[4]_i_1_n_13 ,\usedw_reg[4]_i_1_n_14 }),
        .S({\usedw[4]_i_3_n_7 ,\usedw[4]_i_4_n_7 ,\usedw[4]_i_5_n_7 ,\usedw[4]_i_6__0_n_7 }));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[5] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_7 ),
        .D(\usedw_reg[7]_i_2_n_14 ),
        .Q(usedw_reg[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[6] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_7 ),
        .D(\usedw_reg[7]_i_2_n_13 ),
        .Q(usedw_reg[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[7] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_7 ),
        .D(\usedw_reg[7]_i_2_n_12 ),
        .Q(usedw_reg[7]),
        .R(SS));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \usedw_reg[7]_i_2 
       (.CI(\usedw_reg[4]_i_1_n_7 ),
        .CO({\NLW_usedw_reg[7]_i_2_CO_UNCONNECTED [3:2],\usedw_reg[7]_i_2_n_9 ,\usedw_reg[7]_i_2_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,usedw_reg[5:4]}),
        .O({\NLW_usedw_reg[7]_i_2_O_UNCONNECTED [3],\usedw_reg[7]_i_2_n_12 ,\usedw_reg[7]_i_2_n_13 ,\usedw_reg[7]_i_2_n_14 }),
        .S({1'b0,\usedw[7]_i_3_n_7 ,\usedw[7]_i_4_n_7 ,\usedw[7]_i_5_n_7 }));
  (* SOFT_HLUTNM = "soft_lutpair552" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \waddr[0]_i_1 
       (.I0(waddr[0]),
        .O(\waddr[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair552" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \waddr[1]_i_1 
       (.I0(waddr[0]),
        .I1(waddr[1]),
        .O(\waddr[1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair551" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \waddr[2]_i_1 
       (.I0(waddr[2]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .O(\waddr[2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair549" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \waddr[3]_i_1 
       (.I0(waddr[3]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(\waddr[3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair549" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \waddr[4]_i_1__0 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .O(\waddr[4]_i_1__0_n_7 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[5]_i_1 
       (.I0(waddr[5]),
        .I1(waddr[3]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(waddr[4]),
        .O(\waddr[5]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[6]_i_1 
       (.I0(waddr[6]),
        .I1(waddr[4]),
        .I2(waddr[2]),
        .I3(\waddr[6]_i_2_n_7 ),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[6]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair551" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_2 
       (.I0(waddr[1]),
        .I1(waddr[0]),
        .O(\waddr[6]_i_2_n_7 ));
  LUT4 #(
    .INIT(16'hB8CC)) 
    \waddr[7]_i_1 
       (.I0(\waddr[7]_i_2_n_7 ),
        .I1(waddr[7]),
        .I2(\waddr[7]_i_3_n_7 ),
        .I3(waddr[6]),
        .O(\waddr[7]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[7]_i_2 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \waddr[7]_i_3 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_3_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[0]_i_1_n_7 ),
        .Q(waddr[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[1]_i_1_n_7 ),
        .Q(waddr[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[2]_i_1_n_7 ),
        .Q(waddr[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[3]_i_1_n_7 ),
        .Q(waddr[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[4]_i_1__0_n_7 ),
        .Q(waddr[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[5]_i_1_n_7 ),
        .Q(waddr[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[6]_i_1_n_7 ),
        .Q(waddr[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[7]_i_1_n_7 ),
        .Q(waddr[7]),
        .R(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w9_d2_A" *) 
module design_1_huffman_encoding_0_1_fifo_w9_d2_A
   (Block_codeRepl810_pr_U0_ap_continue,
    extLd7_loc_channel_empty_n,
    \SRL_SIG_reg[1][2] ,
    CO,
    \j5_0_i_i_reg_1755_reg[7] ,
    \j7_0_i_i_reg_4718_reg[6] ,
    ap_clk,
    Q,
    \icmp_ln40_reg_6977_reg[0] ,
    \zext_ln69_reg_7064_reg[7]_i_2 ,
    S,
    ap_rst_n,
    mOutPtr110_out,
    \mOutPtr_reg[1]_0 ,
    sort_U0_ap_ready,
    n_c_empty_n,
    n_c18_full_n,
    ap_done_reg,
    Block_codeRepl810_pr_U0_ap_start,
    \mOutPtr_reg[1]_1 ,
    \mOutPtr_reg[1]_2 ,
    \mOutPtr_reg[0]_0 ,
    SS,
    D);
  output Block_codeRepl810_pr_U0_ap_continue;
  output extLd7_loc_channel_empty_n;
  output [2:0]\SRL_SIG_reg[1][2] ;
  output [0:0]CO;
  output [0:0]\j5_0_i_i_reg_1755_reg[7] ;
  output [0:0]\j7_0_i_i_reg_4718_reg[6] ;
  input ap_clk;
  input [8:0]Q;
  input [8:0]\icmp_ln40_reg_6977_reg[0] ;
  input [5:0]\zext_ln69_reg_7064_reg[7]_i_2 ;
  input [0:0]S;
  input ap_rst_n;
  input mOutPtr110_out;
  input \mOutPtr_reg[1]_0 ;
  input sort_U0_ap_ready;
  input n_c_empty_n;
  input n_c18_full_n;
  input ap_done_reg;
  input Block_codeRepl810_pr_U0_ap_start;
  input [0:0]\mOutPtr_reg[1]_1 ;
  input [0:0]\mOutPtr_reg[1]_2 ;
  input \mOutPtr_reg[0]_0 ;
  input [0:0]SS;
  input [8:0]D;

  wire Block_codeRepl810_pr_U0_ap_continue;
  wire Block_codeRepl810_pr_U0_ap_start;
  wire [0:0]CO;
  wire [8:0]D;
  wire [8:0]Q;
  wire [0:0]S;
  wire [2:0]\SRL_SIG_reg[1][2] ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire extLd7_loc_channel_empty_n;
  wire [8:0]\icmp_ln40_reg_6977_reg[0] ;
  wire internal_empty_n_i_1__0_n_7;
  wire internal_full_n_i_1__0_n_7;
  wire internal_full_n_i_2__5_n_7;
  wire [0:0]\j5_0_i_i_reg_1755_reg[7] ;
  wire [0:0]\j7_0_i_i_reg_4718_reg[6] ;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__0_n_7 ;
  wire \mOutPtr[1]_i_1__0_n_7 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[1]_0 ;
  wire [0:0]\mOutPtr_reg[1]_1 ;
  wire [0:0]\mOutPtr_reg[1]_2 ;
  wire \mOutPtr_reg_n_7_[0] ;
  wire \mOutPtr_reg_n_7_[1] ;
  wire n_c18_full_n;
  wire n_c_empty_n;
  wire sort_U0_ap_ready;
  wire [5:0]\zext_ln69_reg_7064_reg[7]_i_2 ;

  design_1_huffman_encoding_0_1_fifo_w9_d2_A_shiftReg_39 U_fifo_w9_d2_A_ram
       (.Block_codeRepl810_pr_U0_ap_start(Block_codeRepl810_pr_U0_ap_start),
        .CO(CO),
        .D(D),
        .Q(Q),
        .S(S),
        .\SRL_SIG_reg[1][0]_0 (Block_codeRepl810_pr_U0_ap_continue),
        .\SRL_SIG_reg[1][2]_0 (\SRL_SIG_reg[1][2] ),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .\icmp_ln23_reg_6922[0]_i_2_0 (\mOutPtr_reg_n_7_[0] ),
        .\icmp_ln23_reg_6922[0]_i_2_1 (\mOutPtr_reg_n_7_[1] ),
        .\icmp_ln40_reg_6977_reg[0] (\icmp_ln40_reg_6977_reg[0] ),
        .\j5_0_i_i_reg_1755_reg[7] (\j5_0_i_i_reg_1755_reg[7] ),
        .\j7_0_i_i_reg_4718_reg[6] (\j7_0_i_i_reg_4718_reg[6] ),
        .n_c18_full_n(n_c18_full_n),
        .n_c_empty_n(n_c_empty_n),
        .\zext_ln69_reg_7064_reg[7]_i_2_0 (\zext_ln69_reg_7064_reg[7]_i_2 ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__0
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(extLd7_loc_channel_empty_n),
        .I3(sort_U0_ap_ready),
        .I4(\mOutPtr_reg_n_7_[1] ),
        .I5(\mOutPtr_reg_n_7_[0] ),
        .O(internal_empty_n_i_1__0_n_7));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__0_n_7),
        .Q(extLd7_loc_channel_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__0
       (.I0(internal_full_n_i_2__5_n_7),
        .I1(\mOutPtr_reg_n_7_[1] ),
        .I2(\mOutPtr_reg_n_7_[0] ),
        .I3(Block_codeRepl810_pr_U0_ap_continue),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__0_n_7));
  LUT6 #(
    .INIT(64'h7F0000007F007F00)) 
    internal_full_n_i_2__5
       (.I0(extLd7_loc_channel_empty_n),
        .I1(\mOutPtr_reg[1]_1 ),
        .I2(\mOutPtr_reg[1]_2 ),
        .I3(Block_codeRepl810_pr_U0_ap_continue),
        .I4(ap_done_reg),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(internal_full_n_i_2__5_n_7));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__0_n_7),
        .Q(Block_codeRepl810_pr_U0_ap_continue),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8777878778887878)) 
    \mOutPtr[0]_i_1__0 
       (.I0(extLd7_loc_channel_empty_n),
        .I1(sort_U0_ap_ready),
        .I2(Block_codeRepl810_pr_U0_ap_continue),
        .I3(ap_done_reg),
        .I4(\mOutPtr_reg[0]_0 ),
        .I5(\mOutPtr_reg_n_7_[0] ),
        .O(\mOutPtr[0]_i_1__0_n_7 ));
  LUT6 #(
    .INIT(64'hBDDDDDDD42222222)) 
    \mOutPtr[1]_i_1__0 
       (.I0(\mOutPtr_reg_n_7_[0] ),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(\mOutPtr_reg[1]_2 ),
        .I3(\mOutPtr_reg[1]_1 ),
        .I4(extLd7_loc_channel_empty_n),
        .I5(\mOutPtr_reg_n_7_[1] ),
        .O(\mOutPtr[1]_i_1__0_n_7 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__0_n_7 ),
        .Q(\mOutPtr_reg_n_7_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__0_n_7 ),
        .Q(\mOutPtr_reg_n_7_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w9_d2_A" *) 
module design_1_huffman_encoding_0_1_fifo_w9_d2_A_0
   (extLd_loc_c19_full_n,
    extLd_loc_c19_empty_n,
    internal_empty_n_reg_0,
    D,
    shiftReg_ce,
    \num_nonzero_symbols_preg_reg[8] ,
    ap_clk,
    ap_rst_n,
    internal_empty_n_reg_1,
    ap_done_reg,
    Block_proc_U0_ap_start,
    Loop_copy_sorted_pro_U0_sorted_0_ce0,
    CO,
    extLd_loc_c_full_n,
    val_assign5_loc_c_full_n,
    Q,
    SS,
    if_din,
    \int_num_nonzero_symbols_reg[8] );
  output extLd_loc_c19_full_n;
  output extLd_loc_c19_empty_n;
  output internal_empty_n_reg_0;
  output [8:0]D;
  output shiftReg_ce;
  output [8:0]\num_nonzero_symbols_preg_reg[8] ;
  input ap_clk;
  input ap_rst_n;
  input internal_empty_n_reg_1;
  input ap_done_reg;
  input Block_proc_U0_ap_start;
  input Loop_copy_sorted_pro_U0_sorted_0_ce0;
  input [0:0]CO;
  input extLd_loc_c_full_n;
  input val_assign5_loc_c_full_n;
  input [0:0]Q;
  input [0:0]SS;
  input [8:0]if_din;
  input [8:0]\int_num_nonzero_symbols_reg[8] ;

  wire Block_proc_U0_ap_start;
  wire [0:0]CO;
  wire [8:0]D;
  wire Loop_copy_sorted_pro_U0_sorted_0_ce0;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire extLd_loc_c19_empty_n;
  wire extLd_loc_c19_full_n;
  wire extLd_loc_c_full_n;
  wire [8:0]if_din;
  wire [8:0]\int_num_nonzero_symbols_reg[8] ;
  wire internal_empty_n_i_1__3_n_7;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n_i_1__3_n_7;
  wire internal_full_n_i_2__6_n_7;
  wire internal_full_n_i_3__6_n_7;
  wire \mOutPtr[0]_i_1__3_n_7 ;
  wire \mOutPtr[1]_i_1__2_n_7 ;
  wire \mOutPtr_reg_n_7_[0] ;
  wire \mOutPtr_reg_n_7_[1] ;
  wire [8:0]\num_nonzero_symbols_preg_reg[8] ;
  wire shiftReg_ce;
  wire val_assign5_loc_c_full_n;

  design_1_huffman_encoding_0_1_fifo_w9_d2_A_shiftReg_38 U_fifo_w9_d2_A_ram
       (.CO(CO),
        .D(D),
        .E(shiftReg_ce),
        .Q(Q),
        .\SRL_SIG_reg[1][0]_0 (extLd_loc_c19_full_n),
        .ap_clk(ap_clk),
        .extLd_loc_c_full_n(extLd_loc_c_full_n),
        .if_din(if_din),
        .\int_num_nonzero_symbols_reg[0] (\mOutPtr_reg_n_7_[0] ),
        .\int_num_nonzero_symbols_reg[0]_0 (\mOutPtr_reg_n_7_[1] ),
        .\int_num_nonzero_symbols_reg[8] (\int_num_nonzero_symbols_reg[8] ),
        .\int_num_nonzero_symbols_reg[8]_0 (internal_empty_n_reg_0),
        .\num_nonzero_symbols_preg_reg[8] (\num_nonzero_symbols_preg_reg[8] ),
        .val_assign5_loc_c_full_n(val_assign5_loc_c_full_n));
  LUT3 #(
    .INIT(8'hDF)) 
    \int_num_nonzero_symbols[8]_i_3 
       (.I0(extLd_loc_c19_empty_n),
        .I1(ap_done_reg),
        .I2(Block_proc_U0_ap_start),
        .O(internal_empty_n_reg_0));
  LUT6 #(
    .INIT(64'hAA0AAA0AAA0A8A0A)) 
    internal_empty_n_i_1__3
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(internal_empty_n_reg_1),
        .I3(extLd_loc_c19_empty_n),
        .I4(\mOutPtr_reg_n_7_[1] ),
        .I5(\mOutPtr_reg_n_7_[0] ),
        .O(internal_empty_n_i_1__3_n_7));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__3_n_7),
        .Q(extLd_loc_c19_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__3
       (.I0(internal_full_n_i_2__6_n_7),
        .I1(\mOutPtr_reg_n_7_[1] ),
        .I2(\mOutPtr_reg_n_7_[0] ),
        .I3(extLd_loc_c19_full_n),
        .I4(ap_rst_n),
        .I5(internal_full_n_i_3__6_n_7),
        .O(internal_full_n_i_1__3_n_7));
  LUT6 #(
    .INIT(64'hDF00000000000000)) 
    internal_full_n_i_2__6
       (.I0(extLd_loc_c19_empty_n),
        .I1(ap_done_reg),
        .I2(Block_proc_U0_ap_start),
        .I3(extLd_loc_c19_full_n),
        .I4(Loop_copy_sorted_pro_U0_sorted_0_ce0),
        .I5(CO),
        .O(internal_full_n_i_2__6_n_7));
  LUT6 #(
    .INIT(64'h00007F0000000000)) 
    internal_full_n_i_3__6
       (.I0(CO),
        .I1(Loop_copy_sorted_pro_U0_sorted_0_ce0),
        .I2(extLd_loc_c19_full_n),
        .I3(Block_proc_U0_ap_start),
        .I4(ap_done_reg),
        .I5(extLd_loc_c19_empty_n),
        .O(internal_full_n_i_3__6_n_7));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__3_n_7),
        .Q(extLd_loc_c19_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h20DFDFDFDF202020)) 
    \mOutPtr[0]_i_1__3 
       (.I0(extLd_loc_c19_empty_n),
        .I1(ap_done_reg),
        .I2(Block_proc_U0_ap_start),
        .I3(extLd_loc_c19_full_n),
        .I4(shiftReg_ce),
        .I5(\mOutPtr_reg_n_7_[0] ),
        .O(\mOutPtr[0]_i_1__3_n_7 ));
  LUT6 #(
    .INIT(64'h7FEA7F7F80158080)) 
    \mOutPtr[1]_i_1__2 
       (.I0(\mOutPtr_reg_n_7_[0] ),
        .I1(shiftReg_ce),
        .I2(extLd_loc_c19_full_n),
        .I3(internal_empty_n_reg_0),
        .I4(extLd_loc_c19_empty_n),
        .I5(\mOutPtr_reg_n_7_[1] ),
        .O(\mOutPtr[1]_i_1__2_n_7 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__3_n_7 ),
        .Q(\mOutPtr_reg_n_7_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__2_n_7 ),
        .Q(\mOutPtr_reg_n_7_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w9_d2_A" *) 
module design_1_huffman_encoding_0_1_fifo_w9_d2_A_1
   (extLd_loc_c20_full_n,
    extLd_loc_c20_empty_n,
    internal_empty_n_reg_0,
    D,
    ap_clk,
    right_V_t_empty_n,
    left_V_t_empty_n,
    parent_V_t_empty_n,
    ap_done_reg,
    ap_rst_n,
    internal_empty_n_reg_1,
    compute_bit_length_U0_extLd_loc_read,
    create_tree_U0_extLd_loc_read,
    SS,
    \SRL_SIG_reg[0][8] );
  output extLd_loc_c20_full_n;
  output extLd_loc_c20_empty_n;
  output internal_empty_n_reg_0;
  output [8:0]D;
  input ap_clk;
  input right_V_t_empty_n;
  input left_V_t_empty_n;
  input parent_V_t_empty_n;
  input ap_done_reg;
  input ap_rst_n;
  input internal_empty_n_reg_1;
  input compute_bit_length_U0_extLd_loc_read;
  input create_tree_U0_extLd_loc_read;
  input [0:0]SS;
  input [8:0]\SRL_SIG_reg[0][8] ;

  wire [8:0]D;
  wire [8:0]\SRL_SIG_reg[0][8] ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire compute_bit_length_U0_extLd_loc_read;
  wire create_tree_U0_extLd_loc_read;
  wire extLd_loc_c20_empty_n;
  wire extLd_loc_c20_full_n;
  wire internal_empty_n_i_1__4_n_7;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n_i_1__4_n_7;
  wire internal_full_n_i_2__8_n_7;
  wire left_V_t_empty_n;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__4_n_7 ;
  wire \mOutPtr[1]_i_1__3_n_7 ;
  wire \mOutPtr_reg_n_7_[0] ;
  wire \mOutPtr_reg_n_7_[1] ;
  wire parent_V_t_empty_n;
  wire right_V_t_empty_n;

  design_1_huffman_encoding_0_1_fifo_w9_d2_A_shiftReg_37 U_fifo_w9_d2_A_ram
       (.D(D),
        .\SRL_SIG_reg[0][8]_0 (\SRL_SIG_reg[0][8] ),
        .\SRL_SIG_reg[1][0]_0 (extLd_loc_c20_full_n),
        .ap_clk(ap_clk),
        .create_tree_U0_extLd_loc_read(create_tree_U0_extLd_loc_read),
        .\zext_ln13_reg_540_reg[0] (\mOutPtr_reg_n_7_[0] ),
        .\zext_ln13_reg_540_reg[0]_0 (\mOutPtr_reg_n_7_[1] ));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \ap_CS_fsm[0]_i_2__0 
       (.I0(extLd_loc_c20_empty_n),
        .I1(right_V_t_empty_n),
        .I2(left_V_t_empty_n),
        .I3(parent_V_t_empty_n),
        .I4(ap_done_reg),
        .O(internal_empty_n_reg_0));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__4
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_1),
        .I2(extLd_loc_c20_empty_n),
        .I3(compute_bit_length_U0_extLd_loc_read),
        .I4(\mOutPtr_reg_n_7_[1] ),
        .I5(\mOutPtr_reg_n_7_[0] ),
        .O(internal_empty_n_i_1__4_n_7));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__4_n_7),
        .Q(extLd_loc_c20_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__4
       (.I0(internal_full_n_i_2__8_n_7),
        .I1(\mOutPtr_reg_n_7_[1] ),
        .I2(\mOutPtr_reg_n_7_[0] ),
        .I3(extLd_loc_c20_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__4_n_7));
  LUT4 #(
    .INIT(16'h7000)) 
    internal_full_n_i_2__8
       (.I0(extLd_loc_c20_empty_n),
        .I1(compute_bit_length_U0_extLd_loc_read),
        .I2(extLd_loc_c20_full_n),
        .I3(create_tree_U0_extLd_loc_read),
        .O(internal_full_n_i_2__8_n_7));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    internal_full_n_i_3__1
       (.I0(compute_bit_length_U0_extLd_loc_read),
        .I1(extLd_loc_c20_empty_n),
        .I2(create_tree_U0_extLd_loc_read),
        .I3(extLd_loc_c20_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__4_n_7),
        .Q(extLd_loc_c20_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__4 
       (.I0(extLd_loc_c20_empty_n),
        .I1(compute_bit_length_U0_extLd_loc_read),
        .I2(extLd_loc_c20_full_n),
        .I3(create_tree_U0_extLd_loc_read),
        .I4(\mOutPtr_reg_n_7_[0] ),
        .O(\mOutPtr[0]_i_1__4_n_7 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__3 
       (.I0(\mOutPtr_reg_n_7_[0] ),
        .I1(create_tree_U0_extLd_loc_read),
        .I2(extLd_loc_c20_full_n),
        .I3(compute_bit_length_U0_extLd_loc_read),
        .I4(extLd_loc_c20_empty_n),
        .I5(\mOutPtr_reg_n_7_[1] ),
        .O(\mOutPtr[1]_i_1__3_n_7 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__4_n_7 ),
        .Q(\mOutPtr_reg_n_7_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__3_n_7 ),
        .Q(\mOutPtr_reg_n_7_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w9_d2_A" *) 
module design_1_huffman_encoding_0_1_fifo_w9_d2_A_2
   (extLd_loc_c_full_n,
    extLd_loc_c_empty_n,
    \SRL_SIG_reg[1][8] ,
    ap_clk,
    ap_rst_n,
    internal_empty_n_reg_0,
    create_tree_U0_extLd_loc_read,
    extLd_loc_c19_full_n,
    val_assign5_loc_c_full_n,
    Q,
    CO,
    Loop_copy_sorted_pro_U0_sorted_0_ce0,
    shiftReg_ce,
    SS,
    if_din);
  output extLd_loc_c_full_n;
  output extLd_loc_c_empty_n;
  output [8:0]\SRL_SIG_reg[1][8] ;
  input ap_clk;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input create_tree_U0_extLd_loc_read;
  input extLd_loc_c19_full_n;
  input val_assign5_loc_c_full_n;
  input [0:0]Q;
  input [0:0]CO;
  input Loop_copy_sorted_pro_U0_sorted_0_ce0;
  input shiftReg_ce;
  input [0:0]SS;
  input [8:0]if_din;

  wire [0:0]CO;
  wire Loop_copy_sorted_pro_U0_sorted_0_ce0;
  wire [0:0]Q;
  wire [8:0]\SRL_SIG_reg[1][8] ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire create_tree_U0_extLd_loc_read;
  wire extLd_loc_c19_full_n;
  wire extLd_loc_c_empty_n;
  wire extLd_loc_c_full_n;
  wire [8:0]if_din;
  wire internal_empty_n_i_1__2_n_7;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__2_n_7;
  wire internal_full_n_i_2__7_n_7;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__2_n_7 ;
  wire \mOutPtr[1]_i_1__1_n_7 ;
  wire \mOutPtr_reg_n_7_[0] ;
  wire \mOutPtr_reg_n_7_[1] ;
  wire shiftReg_ce;
  wire val_assign5_loc_c_full_n;

  design_1_huffman_encoding_0_1_fifo_w9_d2_A_shiftReg_36 U_fifo_w9_d2_A_ram
       (.CO(CO),
        .Q(Q),
        .\SRL_SIG_reg[0][0]_0 (\mOutPtr_reg_n_7_[0] ),
        .\SRL_SIG_reg[0][0]_1 (\mOutPtr_reg_n_7_[1] ),
        .\SRL_SIG_reg[1][0]_0 (extLd_loc_c_full_n),
        .\SRL_SIG_reg[1][8]_0 (\SRL_SIG_reg[1][8] ),
        .ap_clk(ap_clk),
        .extLd_loc_c19_full_n(extLd_loc_c19_full_n),
        .if_din(if_din),
        .val_assign5_loc_c_full_n(val_assign5_loc_c_full_n));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__2
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(extLd_loc_c_empty_n),
        .I3(create_tree_U0_extLd_loc_read),
        .I4(\mOutPtr_reg_n_7_[1] ),
        .I5(\mOutPtr_reg_n_7_[0] ),
        .O(internal_empty_n_i_1__2_n_7));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__2_n_7),
        .Q(extLd_loc_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__2
       (.I0(internal_full_n_i_2__7_n_7),
        .I1(\mOutPtr_reg_n_7_[1] ),
        .I2(\mOutPtr_reg_n_7_[0] ),
        .I3(extLd_loc_c_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__2_n_7));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT5 #(
    .INIT(32'h70000000)) 
    internal_full_n_i_2__7
       (.I0(extLd_loc_c_empty_n),
        .I1(create_tree_U0_extLd_loc_read),
        .I2(extLd_loc_c_full_n),
        .I3(Loop_copy_sorted_pro_U0_sorted_0_ce0),
        .I4(CO),
        .O(internal_full_n_i_2__7_n_7));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT5 #(
    .INIT(32'h08888888)) 
    internal_full_n_i_3__0
       (.I0(create_tree_U0_extLd_loc_read),
        .I1(extLd_loc_c_empty_n),
        .I2(CO),
        .I3(Loop_copy_sorted_pro_U0_sorted_0_ce0),
        .I4(extLd_loc_c_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__2_n_7),
        .Q(extLd_loc_c_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8777777778888888)) 
    \mOutPtr[0]_i_1__2 
       (.I0(extLd_loc_c_empty_n),
        .I1(create_tree_U0_extLd_loc_read),
        .I2(extLd_loc_c_full_n),
        .I3(Loop_copy_sorted_pro_U0_sorted_0_ce0),
        .I4(CO),
        .I5(\mOutPtr_reg_n_7_[0] ),
        .O(\mOutPtr[0]_i_1__2_n_7 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__1 
       (.I0(\mOutPtr_reg_n_7_[0] ),
        .I1(shiftReg_ce),
        .I2(extLd_loc_c_full_n),
        .I3(create_tree_U0_extLd_loc_read),
        .I4(extLd_loc_c_empty_n),
        .I5(\mOutPtr_reg_n_7_[1] ),
        .O(\mOutPtr[1]_i_1__1_n_7 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__2_n_7 ),
        .Q(\mOutPtr_reg_n_7_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__1_n_7 ),
        .Q(\mOutPtr_reg_n_7_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w9_d2_A" *) 
module design_1_huffman_encoding_0_1_fifo_w9_d2_A_3
   (n_c_full_n,
    n_c_empty_n,
    Block_codeRepl810_pr_U0_n_read,
    in,
    internal_empty_n_reg_0,
    internal_empty_n_reg_1,
    \SRL_SIG_reg[1][8] ,
    ap_clk,
    n_c18_full_n,
    ap_done_reg,
    Block_codeRepl810_pr_U0_ap_start,
    ap_rst_n,
    \SRL_SIG_reg[0][8] ,
    internal_empty_n_reg_2,
    Q,
    SS,
    D,
    ap_return_preg);
  output n_c_full_n;
  output n_c_empty_n;
  output Block_codeRepl810_pr_U0_n_read;
  output [8:0]in;
  output internal_empty_n_reg_0;
  output internal_empty_n_reg_1;
  output [8:0]\SRL_SIG_reg[1][8] ;
  input ap_clk;
  input n_c18_full_n;
  input ap_done_reg;
  input Block_codeRepl810_pr_U0_ap_start;
  input ap_rst_n;
  input \SRL_SIG_reg[0][8] ;
  input internal_empty_n_reg_2;
  input [0:0]Q;
  input [0:0]SS;
  input [8:0]D;
  input [8:0]ap_return_preg;

  wire Block_codeRepl810_pr_U0_ap_start;
  wire Block_codeRepl810_pr_U0_n_read;
  wire [8:0]D;
  wire [0:0]Q;
  wire \SRL_SIG_reg[0][8] ;
  wire [8:0]\SRL_SIG_reg[1][8] ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_done_reg;
  wire [8:0]ap_return_preg;
  wire ap_rst_n;
  wire [8:0]in;
  wire internal_empty_n_i_1_n_7;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_empty_n_reg_2;
  wire internal_full_n_i_1_n_7;
  wire internal_full_n_i_2__4_n_7;
  wire internal_full_n_i_3__5_n_7;
  wire \mOutPtr[0]_i_1_n_7 ;
  wire \mOutPtr[1]_i_1_n_7 ;
  wire \mOutPtr_reg_n_7_[0] ;
  wire \mOutPtr_reg_n_7_[1] ;
  wire n_c18_full_n;
  wire n_c_empty_n;
  wire n_c_full_n;

  design_1_huffman_encoding_0_1_fifo_w9_d2_A_shiftReg U_fifo_w9_d2_A_ram
       (.D(D),
        .Q(Q),
        .\SRL_SIG_reg[0][0]_0 (\mOutPtr_reg_n_7_[0] ),
        .\SRL_SIG_reg[0][0]_1 (\mOutPtr_reg_n_7_[1] ),
        .\SRL_SIG_reg[0][8]_0 (\SRL_SIG_reg[0][8] ),
        .\SRL_SIG_reg[1][0]_0 (n_c_full_n),
        .\SRL_SIG_reg[1][8]_0 (\SRL_SIG_reg[1][8] ),
        .ap_clk(ap_clk),
        .ap_return_preg(ap_return_preg),
        .in(in));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \ap_return_preg[8]_i_1 
       (.I0(n_c_empty_n),
        .I1(n_c18_full_n),
        .I2(ap_done_reg),
        .I3(Block_codeRepl810_pr_U0_ap_start),
        .O(Block_codeRepl810_pr_U0_n_read));
  LUT6 #(
    .INIT(64'hAA0AAA0AAA0A8A0A)) 
    internal_empty_n_i_1
       (.I0(ap_rst_n),
        .I1(\SRL_SIG_reg[0][8] ),
        .I2(internal_empty_n_reg_2),
        .I3(n_c_empty_n),
        .I4(\mOutPtr_reg_n_7_[1] ),
        .I5(\mOutPtr_reg_n_7_[0] ),
        .O(internal_empty_n_i_1_n_7));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1_n_7),
        .Q(n_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1
       (.I0(internal_full_n_i_2__4_n_7),
        .I1(\mOutPtr_reg_n_7_[1] ),
        .I2(\mOutPtr_reg_n_7_[0] ),
        .I3(n_c_full_n),
        .I4(ap_rst_n),
        .I5(internal_full_n_i_3__5_n_7),
        .O(internal_full_n_i_1_n_7));
  LUT6 #(
    .INIT(64'hF7FF000000000000)) 
    internal_full_n_i_2__4
       (.I0(n_c_empty_n),
        .I1(Block_codeRepl810_pr_U0_ap_start),
        .I2(ap_done_reg),
        .I3(n_c18_full_n),
        .I4(n_c_full_n),
        .I5(Q),
        .O(internal_full_n_i_2__4_n_7));
  LUT6 #(
    .INIT(64'h0000700000000000)) 
    internal_full_n_i_3__5
       (.I0(Q),
        .I1(n_c_full_n),
        .I2(n_c_empty_n),
        .I3(n_c18_full_n),
        .I4(ap_done_reg),
        .I5(Block_codeRepl810_pr_U0_ap_start),
        .O(internal_full_n_i_3__5_n_7));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1_n_7),
        .Q(n_c_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h2DDDD222)) 
    \mOutPtr[0]_i_1 
       (.I0(n_c_empty_n),
        .I1(\SRL_SIG_reg[0][8] ),
        .I2(n_c_full_n),
        .I3(Q),
        .I4(\mOutPtr_reg_n_7_[0] ),
        .O(\mOutPtr[0]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'h7FEA7F7F80158080)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_7_[0] ),
        .I1(Q),
        .I2(n_c_full_n),
        .I3(\SRL_SIG_reg[0][8] ),
        .I4(n_c_empty_n),
        .I5(\mOutPtr_reg_n_7_[1] ),
        .O(\mOutPtr[1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT4 #(
    .INIT(16'hF7FF)) 
    \mOutPtr[1]_i_2__3 
       (.I0(n_c_empty_n),
        .I1(n_c18_full_n),
        .I2(ap_done_reg),
        .I3(Block_codeRepl810_pr_U0_ap_start),
        .O(internal_empty_n_reg_0));
  LUT4 #(
    .INIT(16'hDFFF)) 
    \mOutPtr[2]_i_2 
       (.I0(n_c_empty_n),
        .I1(ap_done_reg),
        .I2(Block_codeRepl810_pr_U0_ap_start),
        .I3(n_c18_full_n),
        .O(internal_empty_n_reg_1));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_7 ),
        .Q(\mOutPtr_reg_n_7_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_7 ),
        .Q(\mOutPtr_reg_n_7_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w9_d2_A_shiftReg" *) 
module design_1_huffman_encoding_0_1_fifo_w9_d2_A_shiftReg
   (in,
    \SRL_SIG_reg[1][8]_0 ,
    \SRL_SIG_reg[1][0]_0 ,
    Q,
    \SRL_SIG_reg[0][0]_0 ,
    \SRL_SIG_reg[0][0]_1 ,
    D,
    ap_clk,
    ap_return_preg,
    \SRL_SIG_reg[0][8]_0 );
  output [8:0]in;
  output [8:0]\SRL_SIG_reg[1][8]_0 ;
  input \SRL_SIG_reg[1][0]_0 ;
  input [0:0]Q;
  input \SRL_SIG_reg[0][0]_0 ;
  input \SRL_SIG_reg[0][0]_1 ;
  input [8:0]D;
  input ap_clk;
  input [8:0]ap_return_preg;
  input \SRL_SIG_reg[0][8]_0 ;

  wire [8:0]D;
  wire [0:0]Q;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][0]_1 ;
  wire \SRL_SIG_reg[0][8]_0 ;
  wire [8:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [8:0]\SRL_SIG_reg[1][8]_0 ;
  wire [8:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [8:0]ap_return_preg;
  wire [8:0]in;
  wire shiftReg_ce;

  LUT6 #(
    .INIT(64'hFFFF0000CCACCCAC)) 
    \SRL_SIG[0][0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .I4(ap_return_preg[0]),
        .I5(\SRL_SIG_reg[0][8]_0 ),
        .O(\SRL_SIG_reg[1][8]_0 [0]));
  LUT6 #(
    .INIT(64'hFFFF0000CCACCCAC)) 
    \SRL_SIG[0][1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .I4(ap_return_preg[1]),
        .I5(\SRL_SIG_reg[0][8]_0 ),
        .O(\SRL_SIG_reg[1][8]_0 [1]));
  LUT6 #(
    .INIT(64'hFFFF0000CCACCCAC)) 
    \SRL_SIG[0][2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .I4(ap_return_preg[2]),
        .I5(\SRL_SIG_reg[0][8]_0 ),
        .O(\SRL_SIG_reg[1][8]_0 [2]));
  LUT6 #(
    .INIT(64'hFFFF0000CCACCCAC)) 
    \SRL_SIG[0][3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .I4(ap_return_preg[3]),
        .I5(\SRL_SIG_reg[0][8]_0 ),
        .O(\SRL_SIG_reg[1][8]_0 [3]));
  LUT6 #(
    .INIT(64'hFFFF0000CCACCCAC)) 
    \SRL_SIG[0][4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .I4(ap_return_preg[4]),
        .I5(\SRL_SIG_reg[0][8]_0 ),
        .O(\SRL_SIG_reg[1][8]_0 [4]));
  LUT6 #(
    .INIT(64'hFFFF0000CCACCCAC)) 
    \SRL_SIG[0][5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .I4(ap_return_preg[5]),
        .I5(\SRL_SIG_reg[0][8]_0 ),
        .O(\SRL_SIG_reg[1][8]_0 [5]));
  LUT6 #(
    .INIT(64'hFFFF0000CCACCCAC)) 
    \SRL_SIG[0][6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .I4(ap_return_preg[6]),
        .I5(\SRL_SIG_reg[0][8]_0 ),
        .O(\SRL_SIG_reg[1][8]_0 [6]));
  LUT6 #(
    .INIT(64'hFFFF0000CCACCCAC)) 
    \SRL_SIG[0][7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .I4(ap_return_preg[7]),
        .I5(\SRL_SIG_reg[0][8]_0 ),
        .O(\SRL_SIG_reg[1][8]_0 [7]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][8]_i_1 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(Q),
        .O(shiftReg_ce));
  LUT6 #(
    .INIT(64'hFFFF0000CCACCCAC)) 
    \SRL_SIG[0][8]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .I4(ap_return_preg[8]),
        .I5(\SRL_SIG_reg[0][8]_0 ),
        .O(\SRL_SIG_reg[1][8]_0 [8]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ap_return_preg[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(in[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ap_return_preg[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(in[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ap_return_preg[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(in[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ap_return_preg[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(in[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ap_return_preg[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(in[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ap_return_preg[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(in[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ap_return_preg[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(in[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ap_return_preg[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(in[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ap_return_preg[8]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(in[8]));
endmodule

(* ORIG_REF_NAME = "fifo_w9_d2_A_shiftReg" *) 
module design_1_huffman_encoding_0_1_fifo_w9_d2_A_shiftReg_36
   (\SRL_SIG_reg[1][8]_0 ,
    \SRL_SIG_reg[1][0]_0 ,
    extLd_loc_c19_full_n,
    val_assign5_loc_c_full_n,
    Q,
    CO,
    \SRL_SIG_reg[0][0]_0 ,
    \SRL_SIG_reg[0][0]_1 ,
    if_din,
    ap_clk);
  output [8:0]\SRL_SIG_reg[1][8]_0 ;
  input \SRL_SIG_reg[1][0]_0 ;
  input extLd_loc_c19_full_n;
  input val_assign5_loc_c_full_n;
  input [0:0]Q;
  input [0:0]CO;
  input \SRL_SIG_reg[0][0]_0 ;
  input \SRL_SIG_reg[0][0]_1 ;
  input [8:0]if_din;
  input ap_clk;

  wire [0:0]CO;
  wire [0:0]Q;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][0]_1 ;
  wire [8:0]\SRL_SIG_reg[0]_1 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [8:0]\SRL_SIG_reg[1][8]_0 ;
  wire [8:0]\SRL_SIG_reg[1]_2 ;
  wire ap_clk;
  wire extLd_loc_c19_full_n;
  wire [8:0]if_din;
  wire shiftReg_ce_0;
  wire val_assign5_loc_c_full_n;

  LUT5 #(
    .INIT(32'h80000000)) 
    \SRL_SIG[0][8]_i_1__1 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(extLd_loc_c19_full_n),
        .I2(val_assign5_loc_c_full_n),
        .I3(Q),
        .I4(CO),
        .O(shiftReg_ce_0));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(if_din[0]),
        .Q(\SRL_SIG_reg[0]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(if_din[1]),
        .Q(\SRL_SIG_reg[0]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(if_din[2]),
        .Q(\SRL_SIG_reg[0]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(if_din[3]),
        .Q(\SRL_SIG_reg[0]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(if_din[4]),
        .Q(\SRL_SIG_reg[0]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(if_din[5]),
        .Q(\SRL_SIG_reg[0]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(if_din[6]),
        .Q(\SRL_SIG_reg[0]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(if_din[7]),
        .Q(\SRL_SIG_reg[0]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(if_din[8]),
        .Q(\SRL_SIG_reg[0]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [0]),
        .Q(\SRL_SIG_reg[1]_2 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [1]),
        .Q(\SRL_SIG_reg[1]_2 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [2]),
        .Q(\SRL_SIG_reg[1]_2 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [3]),
        .Q(\SRL_SIG_reg[1]_2 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [4]),
        .Q(\SRL_SIG_reg[1]_2 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [5]),
        .Q(\SRL_SIG_reg[1]_2 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [6]),
        .Q(\SRL_SIG_reg[1]_2 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [7]),
        .Q(\SRL_SIG_reg[1]_2 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [8]),
        .Q(\SRL_SIG_reg[1]_2 [8]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \extLd_loc_read_reg_730[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [0]),
        .I1(\SRL_SIG_reg[0]_1 [0]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][8]_0 [0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \extLd_loc_read_reg_730[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [1]),
        .I1(\SRL_SIG_reg[0]_1 [1]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][8]_0 [1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \extLd_loc_read_reg_730[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [2]),
        .I1(\SRL_SIG_reg[0]_1 [2]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][8]_0 [2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \extLd_loc_read_reg_730[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [3]),
        .I1(\SRL_SIG_reg[0]_1 [3]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][8]_0 [3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \extLd_loc_read_reg_730[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [4]),
        .I1(\SRL_SIG_reg[0]_1 [4]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][8]_0 [4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \extLd_loc_read_reg_730[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [5]),
        .I1(\SRL_SIG_reg[0]_1 [5]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][8]_0 [5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \extLd_loc_read_reg_730[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [6]),
        .I1(\SRL_SIG_reg[0]_1 [6]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][8]_0 [6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \extLd_loc_read_reg_730[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [7]),
        .I1(\SRL_SIG_reg[0]_1 [7]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][8]_0 [7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \extLd_loc_read_reg_730[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [8]),
        .I1(\SRL_SIG_reg[0]_1 [8]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][8]_0 [8]));
endmodule

(* ORIG_REF_NAME = "fifo_w9_d2_A_shiftReg" *) 
module design_1_huffman_encoding_0_1_fifo_w9_d2_A_shiftReg_37
   (D,
    \SRL_SIG_reg[1][0]_0 ,
    create_tree_U0_extLd_loc_read,
    \zext_ln13_reg_540_reg[0] ,
    \zext_ln13_reg_540_reg[0]_0 ,
    \SRL_SIG_reg[0][8]_0 ,
    ap_clk);
  output [8:0]D;
  input \SRL_SIG_reg[1][0]_0 ;
  input create_tree_U0_extLd_loc_read;
  input \zext_ln13_reg_540_reg[0] ;
  input \zext_ln13_reg_540_reg[0]_0 ;
  input [8:0]\SRL_SIG_reg[0][8]_0 ;
  input ap_clk;

  wire [8:0]D;
  wire [8:0]\SRL_SIG_reg[0][8]_0 ;
  wire [8:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [8:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire create_tree_U0_extLd_loc_read;
  wire shiftReg_ce;
  wire \zext_ln13_reg_540_reg[0] ;
  wire \zext_ln13_reg_540_reg[0]_0 ;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][8]_i_1__2 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(create_tree_U0_extLd_loc_read),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][8]_0 [0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][8]_0 [1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][8]_0 [2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][8]_0 [3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][8]_0 [4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][8]_0 [5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][8]_0 [6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][8]_0 [7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][8]_0 [8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \zext_ln13_reg_540[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\zext_ln13_reg_540_reg[0] ),
        .I3(\zext_ln13_reg_540_reg[0]_0 ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \zext_ln13_reg_540[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\zext_ln13_reg_540_reg[0] ),
        .I3(\zext_ln13_reg_540_reg[0]_0 ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \zext_ln13_reg_540[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\zext_ln13_reg_540_reg[0] ),
        .I3(\zext_ln13_reg_540_reg[0]_0 ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \zext_ln13_reg_540[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\zext_ln13_reg_540_reg[0] ),
        .I3(\zext_ln13_reg_540_reg[0]_0 ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \zext_ln13_reg_540[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\zext_ln13_reg_540_reg[0] ),
        .I3(\zext_ln13_reg_540_reg[0]_0 ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \zext_ln13_reg_540[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\zext_ln13_reg_540_reg[0] ),
        .I3(\zext_ln13_reg_540_reg[0]_0 ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \zext_ln13_reg_540[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\zext_ln13_reg_540_reg[0] ),
        .I3(\zext_ln13_reg_540_reg[0]_0 ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \zext_ln13_reg_540[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\zext_ln13_reg_540_reg[0] ),
        .I3(\zext_ln13_reg_540_reg[0]_0 ),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \zext_ln13_reg_540[8]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\zext_ln13_reg_540_reg[0] ),
        .I3(\zext_ln13_reg_540_reg[0]_0 ),
        .O(D[8]));
endmodule

(* ORIG_REF_NAME = "fifo_w9_d2_A_shiftReg" *) 
module design_1_huffman_encoding_0_1_fifo_w9_d2_A_shiftReg_38
   (D,
    E,
    \num_nonzero_symbols_preg_reg[8] ,
    \int_num_nonzero_symbols_reg[0] ,
    \int_num_nonzero_symbols_reg[0]_0 ,
    \SRL_SIG_reg[1][0]_0 ,
    extLd_loc_c_full_n,
    val_assign5_loc_c_full_n,
    Q,
    CO,
    if_din,
    ap_clk,
    \int_num_nonzero_symbols_reg[8] ,
    \int_num_nonzero_symbols_reg[8]_0 );
  output [8:0]D;
  output [0:0]E;
  output [8:0]\num_nonzero_symbols_preg_reg[8] ;
  input \int_num_nonzero_symbols_reg[0] ;
  input \int_num_nonzero_symbols_reg[0]_0 ;
  input \SRL_SIG_reg[1][0]_0 ;
  input extLd_loc_c_full_n;
  input val_assign5_loc_c_full_n;
  input [0:0]Q;
  input [0:0]CO;
  input [8:0]if_din;
  input ap_clk;
  input [8:0]\int_num_nonzero_symbols_reg[8] ;
  input \int_num_nonzero_symbols_reg[8]_0 ;

  wire [0:0]CO;
  wire [8:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [8:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [8:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire extLd_loc_c_full_n;
  wire [8:0]if_din;
  wire \int_num_nonzero_symbols_reg[0] ;
  wire \int_num_nonzero_symbols_reg[0]_0 ;
  wire [8:0]\int_num_nonzero_symbols_reg[8] ;
  wire \int_num_nonzero_symbols_reg[8]_0 ;
  wire [8:0]\num_nonzero_symbols_preg_reg[8] ;
  wire val_assign5_loc_c_full_n;

  LUT5 #(
    .INIT(32'h80000000)) 
    \SRL_SIG[0][8]_i_1__3 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(extLd_loc_c_full_n),
        .I2(val_assign5_loc_c_full_n),
        .I3(Q),
        .I4(CO),
        .O(E));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    \int_num_nonzero_symbols[0]_i_1 
       (.I0(\int_num_nonzero_symbols_reg[8] [0]),
        .I1(\int_num_nonzero_symbols_reg[8]_0 ),
        .I2(\SRL_SIG_reg[1]_1 [0]),
        .I3(\SRL_SIG_reg[0]_0 [0]),
        .I4(\int_num_nonzero_symbols_reg[0] ),
        .I5(\int_num_nonzero_symbols_reg[0]_0 ),
        .O(\num_nonzero_symbols_preg_reg[8] [0]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    \int_num_nonzero_symbols[1]_i_1 
       (.I0(\int_num_nonzero_symbols_reg[8] [1]),
        .I1(\int_num_nonzero_symbols_reg[8]_0 ),
        .I2(\SRL_SIG_reg[1]_1 [1]),
        .I3(\SRL_SIG_reg[0]_0 [1]),
        .I4(\int_num_nonzero_symbols_reg[0] ),
        .I5(\int_num_nonzero_symbols_reg[0]_0 ),
        .O(\num_nonzero_symbols_preg_reg[8] [1]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    \int_num_nonzero_symbols[2]_i_1 
       (.I0(\int_num_nonzero_symbols_reg[8] [2]),
        .I1(\int_num_nonzero_symbols_reg[8]_0 ),
        .I2(\SRL_SIG_reg[1]_1 [2]),
        .I3(\SRL_SIG_reg[0]_0 [2]),
        .I4(\int_num_nonzero_symbols_reg[0] ),
        .I5(\int_num_nonzero_symbols_reg[0]_0 ),
        .O(\num_nonzero_symbols_preg_reg[8] [2]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    \int_num_nonzero_symbols[3]_i_1 
       (.I0(\int_num_nonzero_symbols_reg[8] [3]),
        .I1(\int_num_nonzero_symbols_reg[8]_0 ),
        .I2(\SRL_SIG_reg[1]_1 [3]),
        .I3(\SRL_SIG_reg[0]_0 [3]),
        .I4(\int_num_nonzero_symbols_reg[0] ),
        .I5(\int_num_nonzero_symbols_reg[0]_0 ),
        .O(\num_nonzero_symbols_preg_reg[8] [3]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    \int_num_nonzero_symbols[4]_i_1 
       (.I0(\int_num_nonzero_symbols_reg[8] [4]),
        .I1(\int_num_nonzero_symbols_reg[8]_0 ),
        .I2(\SRL_SIG_reg[1]_1 [4]),
        .I3(\SRL_SIG_reg[0]_0 [4]),
        .I4(\int_num_nonzero_symbols_reg[0] ),
        .I5(\int_num_nonzero_symbols_reg[0]_0 ),
        .O(\num_nonzero_symbols_preg_reg[8] [4]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    \int_num_nonzero_symbols[5]_i_1 
       (.I0(\int_num_nonzero_symbols_reg[8] [5]),
        .I1(\int_num_nonzero_symbols_reg[8]_0 ),
        .I2(\SRL_SIG_reg[1]_1 [5]),
        .I3(\SRL_SIG_reg[0]_0 [5]),
        .I4(\int_num_nonzero_symbols_reg[0] ),
        .I5(\int_num_nonzero_symbols_reg[0]_0 ),
        .O(\num_nonzero_symbols_preg_reg[8] [5]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    \int_num_nonzero_symbols[6]_i_1 
       (.I0(\int_num_nonzero_symbols_reg[8] [6]),
        .I1(\int_num_nonzero_symbols_reg[8]_0 ),
        .I2(\SRL_SIG_reg[1]_1 [6]),
        .I3(\SRL_SIG_reg[0]_0 [6]),
        .I4(\int_num_nonzero_symbols_reg[0] ),
        .I5(\int_num_nonzero_symbols_reg[0]_0 ),
        .O(\num_nonzero_symbols_preg_reg[8] [6]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    \int_num_nonzero_symbols[7]_i_1 
       (.I0(\int_num_nonzero_symbols_reg[8] [7]),
        .I1(\int_num_nonzero_symbols_reg[8]_0 ),
        .I2(\SRL_SIG_reg[1]_1 [7]),
        .I3(\SRL_SIG_reg[0]_0 [7]),
        .I4(\int_num_nonzero_symbols_reg[0] ),
        .I5(\int_num_nonzero_symbols_reg[0]_0 ),
        .O(\num_nonzero_symbols_preg_reg[8] [7]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    \int_num_nonzero_symbols[8]_i_2 
       (.I0(\int_num_nonzero_symbols_reg[8] [8]),
        .I1(\int_num_nonzero_symbols_reg[8]_0 ),
        .I2(\SRL_SIG_reg[1]_1 [8]),
        .I3(\SRL_SIG_reg[0]_0 [8]),
        .I4(\int_num_nonzero_symbols_reg[0] ),
        .I5(\int_num_nonzero_symbols_reg[0]_0 ),
        .O(\num_nonzero_symbols_preg_reg[8] [8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \num_nonzero_symbols_preg[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\int_num_nonzero_symbols_reg[0] ),
        .I3(\int_num_nonzero_symbols_reg[0]_0 ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \num_nonzero_symbols_preg[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\int_num_nonzero_symbols_reg[0] ),
        .I3(\int_num_nonzero_symbols_reg[0]_0 ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \num_nonzero_symbols_preg[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\int_num_nonzero_symbols_reg[0] ),
        .I3(\int_num_nonzero_symbols_reg[0]_0 ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \num_nonzero_symbols_preg[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\int_num_nonzero_symbols_reg[0] ),
        .I3(\int_num_nonzero_symbols_reg[0]_0 ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \num_nonzero_symbols_preg[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\int_num_nonzero_symbols_reg[0] ),
        .I3(\int_num_nonzero_symbols_reg[0]_0 ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \num_nonzero_symbols_preg[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\int_num_nonzero_symbols_reg[0] ),
        .I3(\int_num_nonzero_symbols_reg[0]_0 ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \num_nonzero_symbols_preg[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\int_num_nonzero_symbols_reg[0] ),
        .I3(\int_num_nonzero_symbols_reg[0]_0 ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \num_nonzero_symbols_preg[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\int_num_nonzero_symbols_reg[0] ),
        .I3(\int_num_nonzero_symbols_reg[0]_0 ),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \num_nonzero_symbols_preg[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\int_num_nonzero_symbols_reg[0] ),
        .I3(\int_num_nonzero_symbols_reg[0]_0 ),
        .O(D[8]));
endmodule

(* ORIG_REF_NAME = "fifo_w9_d2_A_shiftReg" *) 
module design_1_huffman_encoding_0_1_fifo_w9_d2_A_shiftReg_39
   (\SRL_SIG_reg[1][2]_0 ,
    CO,
    \j5_0_i_i_reg_1755_reg[7] ,
    \j7_0_i_i_reg_4718_reg[6] ,
    Q,
    \icmp_ln40_reg_6977_reg[0] ,
    \zext_ln69_reg_7064_reg[7]_i_2_0 ,
    S,
    \SRL_SIG_reg[1][0]_0 ,
    n_c_empty_n,
    n_c18_full_n,
    ap_done_reg,
    Block_codeRepl810_pr_U0_ap_start,
    \icmp_ln23_reg_6922[0]_i_2_0 ,
    \icmp_ln23_reg_6922[0]_i_2_1 ,
    D,
    ap_clk);
  output [2:0]\SRL_SIG_reg[1][2]_0 ;
  output [0:0]CO;
  output [0:0]\j5_0_i_i_reg_1755_reg[7] ;
  output [0:0]\j7_0_i_i_reg_4718_reg[6] ;
  input [8:0]Q;
  input [8:0]\icmp_ln40_reg_6977_reg[0] ;
  input [5:0]\zext_ln69_reg_7064_reg[7]_i_2_0 ;
  input [0:0]S;
  input \SRL_SIG_reg[1][0]_0 ;
  input n_c_empty_n;
  input n_c18_full_n;
  input ap_done_reg;
  input Block_codeRepl810_pr_U0_ap_start;
  input \icmp_ln23_reg_6922[0]_i_2_0 ;
  input \icmp_ln23_reg_6922[0]_i_2_1 ;
  input [8:0]D;
  input ap_clk;

  wire Block_codeRepl810_pr_U0_ap_start;
  wire [0:0]CO;
  wire [8:0]D;
  wire [8:0]Q;
  wire [0:0]S;
  wire [8:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [2:0]\SRL_SIG_reg[1][2]_0 ;
  wire [8:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire ap_done_reg;
  wire [8:3]extLd7_loc_channel_dout;
  wire \icmp_ln23_reg_6922[0]_i_2_0 ;
  wire \icmp_ln23_reg_6922[0]_i_2_1 ;
  wire \icmp_ln23_reg_6922[0]_i_2_n_7 ;
  wire \icmp_ln23_reg_6922[0]_i_3_n_7 ;
  wire \icmp_ln23_reg_6922[0]_i_4_n_7 ;
  wire \icmp_ln23_reg_6922_reg[0]_i_1_n_10 ;
  wire \icmp_ln23_reg_6922_reg[0]_i_1_n_9 ;
  wire \icmp_ln40_reg_6977[0]_i_2_n_7 ;
  wire \icmp_ln40_reg_6977[0]_i_3_n_7 ;
  wire \icmp_ln40_reg_6977[0]_i_4_n_7 ;
  wire [8:0]\icmp_ln40_reg_6977_reg[0] ;
  wire \icmp_ln40_reg_6977_reg[0]_i_1_n_10 ;
  wire \icmp_ln40_reg_6977_reg[0]_i_1_n_9 ;
  wire [0:0]\j5_0_i_i_reg_1755_reg[7] ;
  wire [0:0]\j7_0_i_i_reg_4718_reg[6] ;
  wire n_c18_full_n;
  wire n_c_empty_n;
  wire shiftReg_ce;
  wire \zext_ln69_reg_7064[7]_i_3_n_7 ;
  wire \zext_ln69_reg_7064[7]_i_4_n_7 ;
  wire [5:0]\zext_ln69_reg_7064_reg[7]_i_2_0 ;
  wire \zext_ln69_reg_7064_reg[7]_i_2_n_10 ;
  wire \zext_ln69_reg_7064_reg[7]_i_2_n_9 ;
  wire [3:3]\NLW_icmp_ln23_reg_6922_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln23_reg_6922_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_icmp_ln40_reg_6977_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln40_reg_6977_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_zext_ln69_reg_7064_reg[7]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_zext_ln69_reg_7064_reg[7]_i_2_O_UNCONNECTED ;

  LUT5 #(
    .INIT(32'hAA80AA00)) 
    \SRL_SIG[0][8]_i_1__0 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(n_c_empty_n),
        .I2(n_c18_full_n),
        .I3(ap_done_reg),
        .I4(Block_codeRepl810_pr_U0_ap_start),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln23_reg_6922[0]_i_2 
       (.I0(extLd7_loc_channel_dout[7]),
        .I1(Q[7]),
        .I2(Q[8]),
        .I3(extLd7_loc_channel_dout[8]),
        .I4(Q[6]),
        .I5(extLd7_loc_channel_dout[6]),
        .O(\icmp_ln23_reg_6922[0]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln23_reg_6922[0]_i_3 
       (.I0(extLd7_loc_channel_dout[4]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(extLd7_loc_channel_dout[5]),
        .I4(Q[3]),
        .I5(extLd7_loc_channel_dout[3]),
        .O(\icmp_ln23_reg_6922[0]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln23_reg_6922[0]_i_4 
       (.I0(\SRL_SIG_reg[1][2]_0 [0]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(\SRL_SIG_reg[1][2]_0 [2]),
        .I4(Q[1]),
        .I5(\SRL_SIG_reg[1][2]_0 [1]),
        .O(\icmp_ln23_reg_6922[0]_i_4_n_7 ));
  CARRY4 \icmp_ln23_reg_6922_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\NLW_icmp_ln23_reg_6922_reg[0]_i_1_CO_UNCONNECTED [3],CO,\icmp_ln23_reg_6922_reg[0]_i_1_n_9 ,\icmp_ln23_reg_6922_reg[0]_i_1_n_10 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln23_reg_6922_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,\icmp_ln23_reg_6922[0]_i_2_n_7 ,\icmp_ln23_reg_6922[0]_i_3_n_7 ,\icmp_ln23_reg_6922[0]_i_4_n_7 }));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \icmp_ln40_reg_6977[0]_i_10 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\icmp_ln23_reg_6922[0]_i_2_0 ),
        .I3(\icmp_ln23_reg_6922[0]_i_2_1 ),
        .O(extLd7_loc_channel_dout[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \icmp_ln40_reg_6977[0]_i_11 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\icmp_ln23_reg_6922[0]_i_2_0 ),
        .I3(\icmp_ln23_reg_6922[0]_i_2_1 ),
        .O(\SRL_SIG_reg[1][2]_0 [0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \icmp_ln40_reg_6977[0]_i_12 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\icmp_ln23_reg_6922[0]_i_2_0 ),
        .I3(\icmp_ln23_reg_6922[0]_i_2_1 ),
        .O(\SRL_SIG_reg[1][2]_0 [2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \icmp_ln40_reg_6977[0]_i_13 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\icmp_ln23_reg_6922[0]_i_2_0 ),
        .I3(\icmp_ln23_reg_6922[0]_i_2_1 ),
        .O(\SRL_SIG_reg[1][2]_0 [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln40_reg_6977[0]_i_2 
       (.I0(extLd7_loc_channel_dout[7]),
        .I1(\icmp_ln40_reg_6977_reg[0] [7]),
        .I2(\icmp_ln40_reg_6977_reg[0] [8]),
        .I3(extLd7_loc_channel_dout[8]),
        .I4(\icmp_ln40_reg_6977_reg[0] [6]),
        .I5(extLd7_loc_channel_dout[6]),
        .O(\icmp_ln40_reg_6977[0]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln40_reg_6977[0]_i_3 
       (.I0(extLd7_loc_channel_dout[3]),
        .I1(\icmp_ln40_reg_6977_reg[0] [3]),
        .I2(\icmp_ln40_reg_6977_reg[0] [5]),
        .I3(extLd7_loc_channel_dout[5]),
        .I4(\icmp_ln40_reg_6977_reg[0] [4]),
        .I5(extLd7_loc_channel_dout[4]),
        .O(\icmp_ln40_reg_6977[0]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln40_reg_6977[0]_i_4 
       (.I0(\SRL_SIG_reg[1][2]_0 [0]),
        .I1(\icmp_ln40_reg_6977_reg[0] [0]),
        .I2(\icmp_ln40_reg_6977_reg[0] [2]),
        .I3(\SRL_SIG_reg[1][2]_0 [2]),
        .I4(\icmp_ln40_reg_6977_reg[0] [1]),
        .I5(\SRL_SIG_reg[1][2]_0 [1]),
        .O(\icmp_ln40_reg_6977[0]_i_4_n_7 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \icmp_ln40_reg_6977[0]_i_5 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\icmp_ln23_reg_6922[0]_i_2_0 ),
        .I3(\icmp_ln23_reg_6922[0]_i_2_1 ),
        .O(extLd7_loc_channel_dout[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \icmp_ln40_reg_6977[0]_i_6 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\icmp_ln23_reg_6922[0]_i_2_0 ),
        .I3(\icmp_ln23_reg_6922[0]_i_2_1 ),
        .O(extLd7_loc_channel_dout[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \icmp_ln40_reg_6977[0]_i_7 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\icmp_ln23_reg_6922[0]_i_2_0 ),
        .I3(\icmp_ln23_reg_6922[0]_i_2_1 ),
        .O(extLd7_loc_channel_dout[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \icmp_ln40_reg_6977[0]_i_8 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\icmp_ln23_reg_6922[0]_i_2_0 ),
        .I3(\icmp_ln23_reg_6922[0]_i_2_1 ),
        .O(extLd7_loc_channel_dout[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \icmp_ln40_reg_6977[0]_i_9 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\icmp_ln23_reg_6922[0]_i_2_0 ),
        .I3(\icmp_ln23_reg_6922[0]_i_2_1 ),
        .O(extLd7_loc_channel_dout[5]));
  CARRY4 \icmp_ln40_reg_6977_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\NLW_icmp_ln40_reg_6977_reg[0]_i_1_CO_UNCONNECTED [3],\j5_0_i_i_reg_1755_reg[7] ,\icmp_ln40_reg_6977_reg[0]_i_1_n_9 ,\icmp_ln40_reg_6977_reg[0]_i_1_n_10 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln40_reg_6977_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,\icmp_ln40_reg_6977[0]_i_2_n_7 ,\icmp_ln40_reg_6977[0]_i_3_n_7 ,\icmp_ln40_reg_6977[0]_i_4_n_7 }));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \zext_ln69_reg_7064[7]_i_3 
       (.I0(extLd7_loc_channel_dout[6]),
        .I1(\zext_ln69_reg_7064_reg[7]_i_2_0 [3]),
        .I2(\zext_ln69_reg_7064_reg[7]_i_2_0 [5]),
        .I3(extLd7_loc_channel_dout[8]),
        .I4(\zext_ln69_reg_7064_reg[7]_i_2_0 [4]),
        .I5(extLd7_loc_channel_dout[7]),
        .O(\zext_ln69_reg_7064[7]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \zext_ln69_reg_7064[7]_i_4 
       (.I0(extLd7_loc_channel_dout[4]),
        .I1(\zext_ln69_reg_7064_reg[7]_i_2_0 [1]),
        .I2(\zext_ln69_reg_7064_reg[7]_i_2_0 [2]),
        .I3(extLd7_loc_channel_dout[5]),
        .I4(\zext_ln69_reg_7064_reg[7]_i_2_0 [0]),
        .I5(extLd7_loc_channel_dout[3]),
        .O(\zext_ln69_reg_7064[7]_i_4_n_7 ));
  CARRY4 \zext_ln69_reg_7064_reg[7]_i_2 
       (.CI(1'b0),
        .CO({\NLW_zext_ln69_reg_7064_reg[7]_i_2_CO_UNCONNECTED [3],\j7_0_i_i_reg_4718_reg[6] ,\zext_ln69_reg_7064_reg[7]_i_2_n_9 ,\zext_ln69_reg_7064_reg[7]_i_2_n_10 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_zext_ln69_reg_7064_reg[7]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,\zext_ln69_reg_7064[7]_i_3_n_7 ,\zext_ln69_reg_7064[7]_i_4_n_7 ,S}));
endmodule

(* ORIG_REF_NAME = "fifo_w9_d3_A" *) 
module design_1_huffman_encoding_0_1_fifo_w9_d3_A
   (n_c18_full_n,
    n_c18_empty_n,
    out,
    ap_clk,
    ap_rst_n,
    \mOutPtr_reg[2]_0 ,
    Loop_copy_sorted_pro_U0_n_read,
    \mOutPtr_reg[1]_0 ,
    Block_codeRepl810_pr_U0_ap_start,
    ap_done_reg,
    n_c_empty_n,
    in,
    SS);
  output n_c18_full_n;
  output n_c18_empty_n;
  output [8:0]out;
  input ap_clk;
  input ap_rst_n;
  input \mOutPtr_reg[2]_0 ;
  input Loop_copy_sorted_pro_U0_n_read;
  input \mOutPtr_reg[1]_0 ;
  input Block_codeRepl810_pr_U0_ap_start;
  input ap_done_reg;
  input n_c_empty_n;
  input [8:0]in;
  input [0:0]SS;

  wire Block_codeRepl810_pr_U0_ap_start;
  wire Loop_copy_sorted_pro_U0_n_read;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire [8:0]in;
  wire internal_empty_n_i_1__6_n_7;
  wire internal_empty_n_i_2__4_n_7;
  wire internal_full_n_i_1__6_n_7;
  wire internal_full_n_i_2__3_n_7;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_7 ;
  wire \mOutPtr[1]_i_1_n_7 ;
  wire \mOutPtr[2]_i_1_n_7 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg[2]_0 ;
  wire n_c18_empty_n;
  wire n_c18_full_n;
  wire n_c_empty_n;
  wire [8:0]out;

  design_1_huffman_encoding_0_1_fifo_w9_d3_A_shiftReg U_fifo_w9_d3_A_ram
       (.Block_codeRepl810_pr_U0_ap_start(Block_codeRepl810_pr_U0_ap_start),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .in(in),
        .mOutPtr(mOutPtr),
        .n_c_empty_n(n_c_empty_n),
        .\n_read_reg_162_reg[0] (n_c18_full_n),
        .out(out));
  LUT6 #(
    .INIT(64'hA8AAAAAA00AA00AA)) 
    internal_empty_n_i_1__6
       (.I0(ap_rst_n),
        .I1(mOutPtr[2]),
        .I2(internal_empty_n_i_2__4_n_7),
        .I3(\mOutPtr_reg[2]_0 ),
        .I4(Loop_copy_sorted_pro_U0_n_read),
        .I5(n_c18_empty_n),
        .O(internal_empty_n_i_1__6_n_7));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT2 #(
    .INIT(4'hE)) 
    internal_empty_n_i_2__4
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .O(internal_empty_n_i_2__4_n_7));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__6_n_7),
        .Q(n_c18_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFF755F755F755)) 
    internal_full_n_i_1__6
       (.I0(ap_rst_n),
        .I1(internal_full_n_i_2__3_n_7),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(n_c18_full_n),
        .I4(Loop_copy_sorted_pro_U0_n_read),
        .I5(n_c18_empty_n),
        .O(internal_full_n_i_1__6_n_7));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'h10)) 
    internal_full_n_i_2__3
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .O(internal_full_n_i_2__3_n_7));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__6_n_7),
        .Q(n_c18_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h77878878)) 
    \mOutPtr[0]_i_1 
       (.I0(n_c18_empty_n),
        .I1(Loop_copy_sorted_pro_U0_n_read),
        .I2(n_c18_full_n),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hBADFDFDF45202020)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(n_c18_full_n),
        .I3(Loop_copy_sorted_pro_U0_n_read),
        .I4(n_c18_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hEFF7F7F710080808)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(Loop_copy_sorted_pro_U0_n_read),
        .I4(n_c18_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_7 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_7 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_7 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_7 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w9_d3_A_shiftReg" *) 
module design_1_huffman_encoding_0_1_fifo_w9_d3_A_shiftReg
   (out,
    \n_read_reg_162_reg[0] ,
    Block_codeRepl810_pr_U0_ap_start,
    ap_done_reg,
    n_c_empty_n,
    mOutPtr,
    in,
    ap_clk);
  output [8:0]out;
  input \n_read_reg_162_reg[0] ;
  input Block_codeRepl810_pr_U0_ap_start;
  input ap_done_reg;
  input n_c_empty_n;
  input [2:0]mOutPtr;
  input [8:0]in;
  input ap_clk;

  wire Block_codeRepl810_pr_U0_ap_start;
  wire ap_clk;
  wire ap_done_reg;
  wire [8:0]in;
  wire [2:0]mOutPtr;
  wire n_c_empty_n;
  wire \n_read_reg_162_reg[0] ;
  wire [8:0]out;
  wire [1:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\n_c18_U/U_fifo_w9_d3_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\n_c18_U/U_fifo_w9_d3_A_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT4 #(
    .INIT(16'h0800)) 
    \SRL_SIG_reg[2][0]_srl3_i_1 
       (.I0(\n_read_reg_162_reg[0] ),
        .I1(Block_codeRepl810_pr_U0_ap_start),
        .I2(ap_done_reg),
        .I3(n_c_empty_n),
        .O(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\n_c18_U/U_fifo_w9_d3_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\n_c18_U/U_fifo_w9_d3_A_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\n_c18_U/U_fifo_w9_d3_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\n_c18_U/U_fifo_w9_d3_A_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\n_c18_U/U_fifo_w9_d3_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\n_c18_U/U_fifo_w9_d3_A_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\n_c18_U/U_fifo_w9_d3_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\n_c18_U/U_fifo_w9_d3_A_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\n_c18_U/U_fifo_w9_d3_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\n_c18_U/U_fifo_w9_d3_A_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\n_c18_U/U_fifo_w9_d3_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\n_c18_U/U_fifo_w9_d3_A_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\n_c18_U/U_fifo_w9_d3_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\n_c18_U/U_fifo_w9_d3_A_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\n_c18_U/U_fifo_w9_d3_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\n_c18_U/U_fifo_w9_d3_A_ram/SRL_SIG_reg[2][8]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][8]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
endmodule

(* ORIG_REF_NAME = "fifo_w9_d5_A" *) 
module design_1_huffman_encoding_0_1_fifo_w9_d5_A
   (val_assign5_loc_c_empty_n,
    val_assign5_loc_c_full_n,
    out,
    canonize_tree_U0_val_assign5_loc_read,
    shiftReg_ce,
    in,
    ap_clk,
    SS,
    CO,
    Loop_copy_sorted_pro_U0_sorted_0_ce0,
    ap_rst_n,
    extLd_loc_c19_full_n,
    extLd_loc_c_full_n,
    Q);
  output val_assign5_loc_c_empty_n;
  output val_assign5_loc_c_full_n;
  output [8:0]out;
  input canonize_tree_U0_val_assign5_loc_read;
  input shiftReg_ce;
  input [8:0]in;
  input ap_clk;
  input [0:0]SS;
  input [0:0]CO;
  input Loop_copy_sorted_pro_U0_sorted_0_ce0;
  input ap_rst_n;
  input extLd_loc_c19_full_n;
  input extLd_loc_c_full_n;
  input [0:0]Q;

  wire [0:0]CO;
  wire Loop_copy_sorted_pro_U0_sorted_0_ce0;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire canonize_tree_U0_val_assign5_loc_read;
  wire extLd_loc_c19_full_n;
  wire extLd_loc_c_full_n;
  wire [8:0]in;
  wire internal_empty_n;
  wire internal_empty_n_i_1__1_n_7;
  wire internal_full_n;
  wire internal_full_n_i_1__1_n_7;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__1_n_7 ;
  wire \mOutPtr[1]_i_1__4_n_7 ;
  wire \mOutPtr[2]_i_1_n_7 ;
  wire \mOutPtr[3]_i_1_n_7 ;
  wire \mOutPtr[3]_i_2_n_7 ;
  wire [3:0]mOutPtr_reg;
  wire [8:0]out;
  wire shiftReg_ce;
  wire val_assign5_loc_c_empty_n;
  wire val_assign5_loc_c_full_n;

  design_1_huffman_encoding_0_1_fifo_w9_d5_A_shiftReg U_fifo_w9_d5_A_ram
       (.CO(CO),
        .Q(Q),
        .ap_clk(ap_clk),
        .extLd_loc_c19_full_n(extLd_loc_c19_full_n),
        .extLd_loc_c_full_n(extLd_loc_c_full_n),
        .in(in),
        .out(out),
        .\val_assign5_loc_read_reg_244_reg[0] (val_assign5_loc_c_full_n),
        .\val_assign5_loc_read_reg_244_reg[0]_0 (mOutPtr_reg));
  LUT6 #(
    .INIT(64'h8080AA80AA80AA80)) 
    internal_empty_n_i_1__1
       (.I0(ap_rst_n),
        .I1(val_assign5_loc_c_full_n),
        .I2(shiftReg_ce),
        .I3(val_assign5_loc_c_empty_n),
        .I4(canonize_tree_U0_val_assign5_loc_read),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__1_n_7));
  (* SOFT_HLUTNM = "soft_lutpair592" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_2__0
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__1_n_7),
        .Q(val_assign5_loc_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__1
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(canonize_tree_U0_val_assign5_loc_read),
        .I3(val_assign5_loc_c_empty_n),
        .I4(shiftReg_ce),
        .I5(val_assign5_loc_c_full_n),
        .O(internal_full_n_i_1__1_n_7));
  (* SOFT_HLUTNM = "soft_lutpair592" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    internal_full_n_i_2
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__1_n_7),
        .Q(val_assign5_loc_c_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__1 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__1_n_7 ));
  LUT6 #(
    .INIT(64'h55959595AA6A6A6A)) 
    \mOutPtr[1]_i_1__4 
       (.I0(mOutPtr_reg[0]),
        .I1(canonize_tree_U0_val_assign5_loc_read),
        .I2(val_assign5_loc_c_empty_n),
        .I3(shiftReg_ce),
        .I4(val_assign5_loc_c_full_n),
        .I5(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__4_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair591" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'h7F808080)) 
    \mOutPtr[3]_i_1 
       (.I0(CO),
        .I1(Loop_copy_sorted_pro_U0_sorted_0_ce0),
        .I2(val_assign5_loc_c_full_n),
        .I3(canonize_tree_U0_val_assign5_loc_read),
        .I4(val_assign5_loc_c_empty_n),
        .O(\mOutPtr[3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair591" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_2 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_2_n_7 ));
  LUT5 #(
    .INIT(32'h08888888)) 
    \mOutPtr[3]_i_3 
       (.I0(canonize_tree_U0_val_assign5_loc_read),
        .I1(val_assign5_loc_c_empty_n),
        .I2(CO),
        .I3(Loop_copy_sorted_pro_U0_sorted_0_ce0),
        .I4(val_assign5_loc_c_full_n),
        .O(mOutPtr110_out));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_7 ),
        .D(\mOutPtr[0]_i_1__1_n_7 ),
        .Q(mOutPtr_reg[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_7 ),
        .D(\mOutPtr[1]_i_1__4_n_7 ),
        .Q(mOutPtr_reg[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_7 ),
        .D(\mOutPtr[2]_i_1_n_7 ),
        .Q(mOutPtr_reg[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_7 ),
        .D(\mOutPtr[3]_i_2_n_7 ),
        .Q(mOutPtr_reg[3]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w9_d5_A_shiftReg" *) 
module design_1_huffman_encoding_0_1_fifo_w9_d5_A_shiftReg
   (out,
    \val_assign5_loc_read_reg_244_reg[0] ,
    extLd_loc_c19_full_n,
    extLd_loc_c_full_n,
    Q,
    CO,
    \val_assign5_loc_read_reg_244_reg[0]_0 ,
    in,
    ap_clk);
  output [8:0]out;
  input \val_assign5_loc_read_reg_244_reg[0] ;
  input extLd_loc_c19_full_n;
  input extLd_loc_c_full_n;
  input [0:0]Q;
  input [0:0]CO;
  input [3:0]\val_assign5_loc_read_reg_244_reg[0]_0 ;
  input [8:0]in;
  input ap_clk;

  wire [0:0]CO;
  wire [0:0]Q;
  wire ap_clk;
  wire extLd_loc_c19_full_n;
  wire extLd_loc_c_full_n;
  wire [8:0]in;
  wire [8:0]out;
  wire [2:0]shiftReg_addr;
  wire shiftReg_ce_0;
  wire \val_assign5_loc_read_reg_244_reg[0] ;
  wire [3:0]\val_assign5_loc_read_reg_244_reg[0]_0 ;

  (* srl_bus_name = "inst/\val_assign5_loc_c_U/U_fifo_w9_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\val_assign5_loc_c_U/U_fifo_w9_d5_A_ram/SRL_SIG_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][0]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \SRL_SIG_reg[4][0]_srl5_i_1 
       (.I0(\val_assign5_loc_read_reg_244_reg[0] ),
        .I1(extLd_loc_c19_full_n),
        .I2(extLd_loc_c_full_n),
        .I3(Q),
        .I4(CO),
        .O(shiftReg_ce_0));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_2 
       (.I0(\val_assign5_loc_read_reg_244_reg[0]_0 [0]),
        .I1(\val_assign5_loc_read_reg_244_reg[0]_0 [3]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair590" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_3 
       (.I0(\val_assign5_loc_read_reg_244_reg[0]_0 [1]),
        .I1(\val_assign5_loc_read_reg_244_reg[0]_0 [3]),
        .O(shiftReg_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair590" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_4 
       (.I0(\val_assign5_loc_read_reg_244_reg[0]_0 [2]),
        .I1(\val_assign5_loc_read_reg_244_reg[0]_0 [3]),
        .O(shiftReg_addr[2]));
  (* srl_bus_name = "inst/\val_assign5_loc_c_U/U_fifo_w9_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\val_assign5_loc_c_U/U_fifo_w9_d5_A_ram/SRL_SIG_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][1]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\val_assign5_loc_c_U/U_fifo_w9_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\val_assign5_loc_c_U/U_fifo_w9_d5_A_ram/SRL_SIG_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][2]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\val_assign5_loc_c_U/U_fifo_w9_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\val_assign5_loc_c_U/U_fifo_w9_d5_A_ram/SRL_SIG_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][3]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\val_assign5_loc_c_U/U_fifo_w9_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\val_assign5_loc_c_U/U_fifo_w9_d5_A_ram/SRL_SIG_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][4]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\val_assign5_loc_c_U/U_fifo_w9_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\val_assign5_loc_c_U/U_fifo_w9_d5_A_ram/SRL_SIG_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][5]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\val_assign5_loc_c_U/U_fifo_w9_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\val_assign5_loc_c_U/U_fifo_w9_d5_A_ram/SRL_SIG_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][6]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\val_assign5_loc_c_U/U_fifo_w9_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\val_assign5_loc_c_U/U_fifo_w9_d5_A_ram/SRL_SIG_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][7]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\val_assign5_loc_c_U/U_fifo_w9_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\val_assign5_loc_c_U/U_fifo_w9_d5_A_ram/SRL_SIG_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][8]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
endmodule

(* ORIG_REF_NAME = "filter" *) 
module design_1_huffman_encoding_0_1_filter
   (start_once_reg,
    Q,
    E,
    \odata_reg[40] ,
    WEBWE,
    filter_U0_ap_done,
    filter_U0_ap_ready,
    symbol_histogram_TREADY,
    \t_V_fu_72_reg[8]_0 ,
    \ap_CS_fsm_reg[2]_0 ,
    full_n_reg,
    full_n_reg_0,
    ap_sync_reg_channel_write_filtered_frequency_V_reg,
    ap_sync_reg_channel_write_filtered_frequency_V_reg_0,
    ap_sync_reg_channel_write_filtered_value_V_reg,
    ap_sync_reg_channel_write_filtered_frequency_V_reg_1,
    ap_done_reg_reg_0,
    ap_clk,
    SS,
    start_for_Block_codeRepl810_pr_U0_full_n,
    filter_U0_ap_start,
    n_c_full_n,
    \ap_CS_fsm_reg[0]_0 ,
    D,
    ap_rst_n,
    filtered_value_V_i_full_n,
    ap_sync_reg_channel_write_filtered_value_V_reg_0,
    filtered_frequency_V_i_full_n,
    ap_sync_reg_channel_write_filtered_frequency_V,
    ADDRARDADDR,
    ADDRBWRADDR);
  output start_once_reg;
  output [1:0]Q;
  output [0:0]E;
  output [40:0]\odata_reg[40] ;
  output [0:0]WEBWE;
  output filter_U0_ap_done;
  output filter_U0_ap_ready;
  output symbol_histogram_TREADY;
  output [8:0]\t_V_fu_72_reg[8]_0 ;
  output \ap_CS_fsm_reg[2]_0 ;
  output full_n_reg;
  output full_n_reg_0;
  output ap_sync_reg_channel_write_filtered_frequency_V_reg;
  output ap_sync_reg_channel_write_filtered_frequency_V_reg_0;
  output ap_sync_reg_channel_write_filtered_value_V_reg;
  output ap_sync_reg_channel_write_filtered_frequency_V_reg_1;
  input ap_done_reg_reg_0;
  input ap_clk;
  input [0:0]SS;
  input start_for_Block_codeRepl810_pr_U0_full_n;
  input filter_U0_ap_start;
  input n_c_full_n;
  input \ap_CS_fsm_reg[0]_0 ;
  input [41:0]D;
  input ap_rst_n;
  input filtered_value_V_i_full_n;
  input ap_sync_reg_channel_write_filtered_value_V_reg_0;
  input filtered_frequency_V_i_full_n;
  input ap_sync_reg_channel_write_filtered_frequency_V;
  input [0:0]ADDRARDADDR;
  input [0:0]ADDRBWRADDR;

  wire [0:0]ADDRARDADDR;
  wire [0:0]ADDRBWRADDR;
  wire [41:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SS;
  wire [0:0]WEBWE;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire ap_CS_fsm_state2;
  wire [2:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_reg_0;
  wire ap_rst_n;
  wire ap_sync_reg_channel_write_filtered_frequency_V;
  wire ap_sync_reg_channel_write_filtered_frequency_V_reg;
  wire ap_sync_reg_channel_write_filtered_frequency_V_reg_0;
  wire ap_sync_reg_channel_write_filtered_frequency_V_reg_1;
  wire ap_sync_reg_channel_write_filtered_value_V_reg;
  wire ap_sync_reg_channel_write_filtered_value_V_reg_0;
  wire filter_U0_ap_done;
  wire filter_U0_ap_ready;
  wire filter_U0_ap_start;
  wire filtered_frequency_V_i_full_n;
  wire filtered_value_V_i_full_n;
  wire full_n_reg;
  wire full_n_reg_0;
  wire i_0_i_reg_127;
  wire \i_0_i_reg_127[8]_i_4_n_7 ;
  wire [8:0]i_0_i_reg_127_reg;
  wire [8:0]i_fu_153_p2;
  wire icmp_ln13_fu_147_p2;
  wire [8:0]j_V_fu_191_p2;
  wire n_c_full_n;
  wire [40:0]\odata_reg[40] ;
  wire start_for_Block_codeRepl810_pr_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1_n_7;
  wire symbol_histogram_TREADY;
  wire symbol_histogram_TREADY_int;
  wire t_V_fu_72;
  wire \t_V_fu_72[8]_i_3_n_7 ;
  wire [8:0]\t_V_fu_72_reg[8]_0 ;

  LUT6 #(
    .INIT(64'h00000000BBBBF000)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_CS_fsm_reg[0]_0 ),
        .I2(Q[1]),
        .I3(n_c_full_n),
        .I4(Q[0]),
        .I5(ap_CS_fsm_state2),
        .O(ap_NS_fsm[0]));
  LUT5 #(
    .INIT(32'h2F222222)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(icmp_ln13_fu_147_p2),
        .I2(ap_done_reg),
        .I3(Q[0]),
        .I4(\ap_CS_fsm_reg[0]_0 ),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT5 #(
    .INIT(32'h00AA003F)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(icmp_ln13_fu_147_p2),
        .I1(Q[1]),
        .I2(n_c_full_n),
        .I3(Q[0]),
        .I4(ap_CS_fsm_state2),
        .O(ap_NS_fsm[2]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(Q[1]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    ap_done_reg_i_2
       (.I0(n_c_full_n),
        .I1(Q[1]),
        .I2(ap_done_reg),
        .O(filter_U0_ap_done));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0),
        .Q(ap_done_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h44444E4C00000000)) 
    ap_sync_reg_channel_write_filtered_frequency_V_i_1
       (.I0(filter_U0_ap_done),
        .I1(ap_sync_reg_channel_write_filtered_frequency_V),
        .I2(ap_sync_reg_channel_write_filtered_value_V_reg_0),
        .I3(filtered_frequency_V_i_full_n),
        .I4(filtered_value_V_i_full_n),
        .I5(ap_rst_n),
        .O(ap_sync_reg_channel_write_filtered_frequency_V_reg_0));
  LUT6 #(
    .INIT(64'h5072507000000000)) 
    ap_sync_reg_channel_write_filtered_value_V_i_1
       (.I0(filter_U0_ap_done),
        .I1(ap_sync_reg_channel_write_filtered_frequency_V),
        .I2(ap_sync_reg_channel_write_filtered_value_V_reg_0),
        .I3(filtered_frequency_V_i_full_n),
        .I4(filtered_value_V_i_full_n),
        .I5(ap_rst_n),
        .O(ap_sync_reg_channel_write_filtered_frequency_V_reg));
  LUT5 #(
    .INIT(32'hFFFF557F)) 
    \count[1]_i_2__3 
       (.I0(filtered_value_V_i_full_n),
        .I1(n_c_full_n),
        .I2(Q[1]),
        .I3(ap_done_reg),
        .I4(ap_sync_reg_channel_write_filtered_value_V_reg_0),
        .O(full_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT5 #(
    .INIT(32'hFFFF557F)) 
    \count[1]_i_2__4 
       (.I0(filtered_frequency_V_i_full_n),
        .I1(n_c_full_n),
        .I2(Q[1]),
        .I3(ap_done_reg),
        .I4(ap_sync_reg_channel_write_filtered_frequency_V),
        .O(full_n_reg_0));
  LUT1 #(
    .INIT(2'h1)) 
    \i_0_i_reg_127[0]_i_1 
       (.I0(i_0_i_reg_127_reg[0]),
        .O(i_fu_153_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_0_i_reg_127[1]_i_1 
       (.I0(i_0_i_reg_127_reg[0]),
        .I1(i_0_i_reg_127_reg[1]),
        .O(i_fu_153_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_0_i_reg_127[2]_i_1 
       (.I0(i_0_i_reg_127_reg[0]),
        .I1(i_0_i_reg_127_reg[1]),
        .I2(i_0_i_reg_127_reg[2]),
        .O(i_fu_153_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_0_i_reg_127[3]_i_1 
       (.I0(i_0_i_reg_127_reg[1]),
        .I1(i_0_i_reg_127_reg[0]),
        .I2(i_0_i_reg_127_reg[2]),
        .I3(i_0_i_reg_127_reg[3]),
        .O(i_fu_153_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_0_i_reg_127[4]_i_1 
       (.I0(i_0_i_reg_127_reg[2]),
        .I1(i_0_i_reg_127_reg[0]),
        .I2(i_0_i_reg_127_reg[1]),
        .I3(i_0_i_reg_127_reg[3]),
        .I4(i_0_i_reg_127_reg[4]),
        .O(i_fu_153_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_0_i_reg_127[5]_i_1 
       (.I0(i_0_i_reg_127_reg[3]),
        .I1(i_0_i_reg_127_reg[1]),
        .I2(i_0_i_reg_127_reg[0]),
        .I3(i_0_i_reg_127_reg[2]),
        .I4(i_0_i_reg_127_reg[4]),
        .I5(i_0_i_reg_127_reg[5]),
        .O(i_fu_153_p2[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \i_0_i_reg_127[6]_i_1 
       (.I0(\i_0_i_reg_127[8]_i_4_n_7 ),
        .I1(i_0_i_reg_127_reg[6]),
        .O(i_fu_153_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_0_i_reg_127[7]_i_1 
       (.I0(\i_0_i_reg_127[8]_i_4_n_7 ),
        .I1(i_0_i_reg_127_reg[6]),
        .I2(i_0_i_reg_127_reg[7]),
        .O(i_fu_153_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_0_i_reg_127[8]_i_3 
       (.I0(i_0_i_reg_127_reg[6]),
        .I1(\i_0_i_reg_127[8]_i_4_n_7 ),
        .I2(i_0_i_reg_127_reg[7]),
        .I3(i_0_i_reg_127_reg[8]),
        .O(i_fu_153_p2[8]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \i_0_i_reg_127[8]_i_4 
       (.I0(i_0_i_reg_127_reg[5]),
        .I1(i_0_i_reg_127_reg[3]),
        .I2(i_0_i_reg_127_reg[1]),
        .I3(i_0_i_reg_127_reg[0]),
        .I4(i_0_i_reg_127_reg[2]),
        .I5(i_0_i_reg_127_reg[4]),
        .O(\i_0_i_reg_127[8]_i_4_n_7 ));
  FDRE \i_0_i_reg_127_reg[0] 
       (.C(ap_clk),
        .CE(symbol_histogram_TREADY_int),
        .D(i_fu_153_p2[0]),
        .Q(i_0_i_reg_127_reg[0]),
        .R(i_0_i_reg_127));
  FDRE \i_0_i_reg_127_reg[1] 
       (.C(ap_clk),
        .CE(symbol_histogram_TREADY_int),
        .D(i_fu_153_p2[1]),
        .Q(i_0_i_reg_127_reg[1]),
        .R(i_0_i_reg_127));
  FDRE \i_0_i_reg_127_reg[2] 
       (.C(ap_clk),
        .CE(symbol_histogram_TREADY_int),
        .D(i_fu_153_p2[2]),
        .Q(i_0_i_reg_127_reg[2]),
        .R(i_0_i_reg_127));
  FDRE \i_0_i_reg_127_reg[3] 
       (.C(ap_clk),
        .CE(symbol_histogram_TREADY_int),
        .D(i_fu_153_p2[3]),
        .Q(i_0_i_reg_127_reg[3]),
        .R(i_0_i_reg_127));
  FDRE \i_0_i_reg_127_reg[4] 
       (.C(ap_clk),
        .CE(symbol_histogram_TREADY_int),
        .D(i_fu_153_p2[4]),
        .Q(i_0_i_reg_127_reg[4]),
        .R(i_0_i_reg_127));
  FDRE \i_0_i_reg_127_reg[5] 
       (.C(ap_clk),
        .CE(symbol_histogram_TREADY_int),
        .D(i_fu_153_p2[5]),
        .Q(i_0_i_reg_127_reg[5]),
        .R(i_0_i_reg_127));
  FDRE \i_0_i_reg_127_reg[6] 
       (.C(ap_clk),
        .CE(symbol_histogram_TREADY_int),
        .D(i_fu_153_p2[6]),
        .Q(i_0_i_reg_127_reg[6]),
        .R(i_0_i_reg_127));
  FDRE \i_0_i_reg_127_reg[7] 
       (.C(ap_clk),
        .CE(symbol_histogram_TREADY_int),
        .D(i_fu_153_p2[7]),
        .Q(i_0_i_reg_127_reg[7]),
        .R(i_0_i_reg_127));
  FDRE \i_0_i_reg_127_reg[8] 
       (.C(ap_clk),
        .CE(symbol_histogram_TREADY_int),
        .D(i_fu_153_p2[8]),
        .Q(i_0_i_reg_127_reg[8]),
        .R(i_0_i_reg_127));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT2 #(
    .INIT(4'h8)) 
    int_ap_ready_i_1
       (.I0(Q[1]),
        .I1(n_c_full_n),
        .O(filter_U0_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2
       (.I0(Q[1]),
        .I1(n_c_full_n),
        .O(\ap_CS_fsm_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hABBBFFFF54440000)) 
    \iptr[0]_i_1__3 
       (.I0(ap_sync_reg_channel_write_filtered_value_V_reg_0),
        .I1(ap_done_reg),
        .I2(Q[1]),
        .I3(n_c_full_n),
        .I4(filtered_value_V_i_full_n),
        .I5(ADDRARDADDR),
        .O(ap_sync_reg_channel_write_filtered_value_V_reg));
  LUT6 #(
    .INIT(64'hABBBFFFF54440000)) 
    \iptr[0]_i_1__4 
       (.I0(ap_sync_reg_channel_write_filtered_frequency_V),
        .I1(ap_done_reg),
        .I2(Q[1]),
        .I3(n_c_full_n),
        .I4(filtered_frequency_V_i_full_n),
        .I5(ADDRBWRADDR),
        .O(ap_sync_reg_channel_write_filtered_frequency_V_reg_1));
  design_1_huffman_encoding_0_1_regslice_both regslice_both_in_V_data_V_U
       (.D(D),
        .E(E),
        .Q({ap_CS_fsm_state2,Q[0]}),
        .SR(i_0_i_reg_127),
        .SS(SS),
        .WEBWE(WEBWE),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .filter_U0_ap_start(filter_U0_ap_start),
        .\i_0_i_reg_127_reg[0] (start_once_reg),
        .icmp_ln13_fu_147_p2(icmp_ln13_fu_147_p2),
        .internal_full_n_reg(t_V_fu_72),
        .\odata_reg[40] (\odata_reg[40] ),
        .ram_reg_i_8__5(i_0_i_reg_127_reg),
        .start_for_Block_codeRepl810_pr_U0_full_n(start_for_Block_codeRepl810_pr_U0_full_n),
        .symbol_histogram_TREADY(symbol_histogram_TREADY),
        .symbol_histogram_TREADY_int(symbol_histogram_TREADY_int));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT5 #(
    .INIT(32'h00ECECEC)) 
    start_once_reg_i_1
       (.I0(filter_U0_ap_start),
        .I1(start_once_reg),
        .I2(start_for_Block_codeRepl810_pr_U0_full_n),
        .I3(n_c_full_n),
        .I4(Q[1]),
        .O(start_once_reg_i_1_n_7));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1_n_7),
        .Q(start_once_reg),
        .R(SS));
  LUT1 #(
    .INIT(2'h1)) 
    \t_V_fu_72[0]_i_1 
       (.I0(\t_V_fu_72_reg[8]_0 [0]),
        .O(j_V_fu_191_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \t_V_fu_72[1]_i_1 
       (.I0(\t_V_fu_72_reg[8]_0 [0]),
        .I1(\t_V_fu_72_reg[8]_0 [1]),
        .O(j_V_fu_191_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \t_V_fu_72[2]_i_1 
       (.I0(\t_V_fu_72_reg[8]_0 [0]),
        .I1(\t_V_fu_72_reg[8]_0 [1]),
        .I2(\t_V_fu_72_reg[8]_0 [2]),
        .O(j_V_fu_191_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \t_V_fu_72[3]_i_1 
       (.I0(\t_V_fu_72_reg[8]_0 [1]),
        .I1(\t_V_fu_72_reg[8]_0 [0]),
        .I2(\t_V_fu_72_reg[8]_0 [2]),
        .I3(\t_V_fu_72_reg[8]_0 [3]),
        .O(j_V_fu_191_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \t_V_fu_72[4]_i_1 
       (.I0(\t_V_fu_72_reg[8]_0 [2]),
        .I1(\t_V_fu_72_reg[8]_0 [0]),
        .I2(\t_V_fu_72_reg[8]_0 [1]),
        .I3(\t_V_fu_72_reg[8]_0 [3]),
        .I4(\t_V_fu_72_reg[8]_0 [4]),
        .O(j_V_fu_191_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \t_V_fu_72[5]_i_1 
       (.I0(\t_V_fu_72_reg[8]_0 [3]),
        .I1(\t_V_fu_72_reg[8]_0 [1]),
        .I2(\t_V_fu_72_reg[8]_0 [0]),
        .I3(\t_V_fu_72_reg[8]_0 [2]),
        .I4(\t_V_fu_72_reg[8]_0 [4]),
        .I5(\t_V_fu_72_reg[8]_0 [5]),
        .O(j_V_fu_191_p2[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \t_V_fu_72[6]_i_1 
       (.I0(\t_V_fu_72[8]_i_3_n_7 ),
        .I1(\t_V_fu_72_reg[8]_0 [6]),
        .O(j_V_fu_191_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \t_V_fu_72[7]_i_1 
       (.I0(\t_V_fu_72[8]_i_3_n_7 ),
        .I1(\t_V_fu_72_reg[8]_0 [6]),
        .I2(\t_V_fu_72_reg[8]_0 [7]),
        .O(j_V_fu_191_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \t_V_fu_72[8]_i_2 
       (.I0(\t_V_fu_72_reg[8]_0 [6]),
        .I1(\t_V_fu_72[8]_i_3_n_7 ),
        .I2(\t_V_fu_72_reg[8]_0 [7]),
        .I3(\t_V_fu_72_reg[8]_0 [8]),
        .O(j_V_fu_191_p2[8]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \t_V_fu_72[8]_i_3 
       (.I0(\t_V_fu_72_reg[8]_0 [5]),
        .I1(\t_V_fu_72_reg[8]_0 [3]),
        .I2(\t_V_fu_72_reg[8]_0 [1]),
        .I3(\t_V_fu_72_reg[8]_0 [0]),
        .I4(\t_V_fu_72_reg[8]_0 [2]),
        .I5(\t_V_fu_72_reg[8]_0 [4]),
        .O(\t_V_fu_72[8]_i_3_n_7 ));
  FDRE \t_V_fu_72_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(j_V_fu_191_p2[0]),
        .Q(\t_V_fu_72_reg[8]_0 [0]),
        .R(t_V_fu_72));
  FDRE \t_V_fu_72_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(j_V_fu_191_p2[1]),
        .Q(\t_V_fu_72_reg[8]_0 [1]),
        .R(t_V_fu_72));
  FDRE \t_V_fu_72_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(j_V_fu_191_p2[2]),
        .Q(\t_V_fu_72_reg[8]_0 [2]),
        .R(t_V_fu_72));
  FDRE \t_V_fu_72_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(j_V_fu_191_p2[3]),
        .Q(\t_V_fu_72_reg[8]_0 [3]),
        .R(t_V_fu_72));
  FDRE \t_V_fu_72_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(j_V_fu_191_p2[4]),
        .Q(\t_V_fu_72_reg[8]_0 [4]),
        .R(t_V_fu_72));
  FDRE \t_V_fu_72_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(j_V_fu_191_p2[5]),
        .Q(\t_V_fu_72_reg[8]_0 [5]),
        .R(t_V_fu_72));
  FDRE \t_V_fu_72_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(j_V_fu_191_p2[6]),
        .Q(\t_V_fu_72_reg[8]_0 [6]),
        .R(t_V_fu_72));
  FDRE \t_V_fu_72_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(j_V_fu_191_p2[7]),
        .Q(\t_V_fu_72_reg[8]_0 [7]),
        .R(t_V_fu_72));
  FDRE \t_V_fu_72_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(j_V_fu_191_p2[8]),
        .Q(\t_V_fu_72_reg[8]_0 [8]),
        .R(t_V_fu_72));
endmodule

(* C_S_AXI_ADDR_WIDTH = "32" *) (* C_S_AXI_AXILITES_ADDR_WIDTH = "5" *) (* C_S_AXI_AXILITES_DATA_WIDTH = "32" *) 
(* C_S_AXI_AXILITES_WSTRB_WIDTH = "4" *) (* C_S_AXI_DATA_WIDTH = "32" *) (* C_S_AXI_WSTRB_WIDTH = "4" *) 
(* ORIG_REF_NAME = "huffman_encoding" *) (* hls_module = "yes" *) 
module design_1_huffman_encoding_0_1_huffman_encoding
   (s_axi_AXILiteS_AWVALID,
    s_axi_AXILiteS_AWREADY,
    s_axi_AXILiteS_AWADDR,
    s_axi_AXILiteS_WVALID,
    s_axi_AXILiteS_WREADY,
    s_axi_AXILiteS_WDATA,
    s_axi_AXILiteS_WSTRB,
    s_axi_AXILiteS_ARVALID,
    s_axi_AXILiteS_ARREADY,
    s_axi_AXILiteS_ARADDR,
    s_axi_AXILiteS_RVALID,
    s_axi_AXILiteS_RREADY,
    s_axi_AXILiteS_RDATA,
    s_axi_AXILiteS_RRESP,
    s_axi_AXILiteS_BVALID,
    s_axi_AXILiteS_BREADY,
    s_axi_AXILiteS_BRESP,
    ap_clk,
    ap_rst_n,
    interrupt,
    symbol_histogram_TDATA,
    symbol_histogram_TKEEP,
    symbol_histogram_TSTRB,
    symbol_histogram_TUSER,
    symbol_histogram_TLAST,
    symbol_histogram_TID,
    symbol_histogram_TDEST,
    encoding_TDATA,
    encoding_TKEEP,
    encoding_TSTRB,
    encoding_TUSER,
    encoding_TLAST,
    encoding_TID,
    encoding_TDEST,
    symbol_histogram_TVALID,
    symbol_histogram_TREADY,
    encoding_TVALID,
    encoding_TREADY);
  input s_axi_AXILiteS_AWVALID;
  output s_axi_AXILiteS_AWREADY;
  input [4:0]s_axi_AXILiteS_AWADDR;
  input s_axi_AXILiteS_WVALID;
  output s_axi_AXILiteS_WREADY;
  input [31:0]s_axi_AXILiteS_WDATA;
  input [3:0]s_axi_AXILiteS_WSTRB;
  input s_axi_AXILiteS_ARVALID;
  output s_axi_AXILiteS_ARREADY;
  input [4:0]s_axi_AXILiteS_ARADDR;
  output s_axi_AXILiteS_RVALID;
  input s_axi_AXILiteS_RREADY;
  output [31:0]s_axi_AXILiteS_RDATA;
  output [1:0]s_axi_AXILiteS_RRESP;
  output s_axi_AXILiteS_BVALID;
  input s_axi_AXILiteS_BREADY;
  output [1:0]s_axi_AXILiteS_BRESP;
  input ap_clk;
  input ap_rst_n;
  output interrupt;
  input [47:0]symbol_histogram_TDATA;
  input [5:0]symbol_histogram_TKEEP;
  input [5:0]symbol_histogram_TSTRB;
  input [0:0]symbol_histogram_TUSER;
  input [0:0]symbol_histogram_TLAST;
  input [0:0]symbol_histogram_TID;
  input [0:0]symbol_histogram_TDEST;
  output [31:0]encoding_TDATA;
  output [3:0]encoding_TKEEP;
  output [3:0]encoding_TSTRB;
  output [0:0]encoding_TUSER;
  output [0:0]encoding_TLAST;
  output [0:0]encoding_TID;
  output [0:0]encoding_TDEST;
  input symbol_histogram_TVALID;
  output symbol_histogram_TREADY;
  output encoding_TVALID;
  input encoding_TREADY;

  wire \<const0> ;
  wire Block_codeRepl810_pr_U0_ap_continue;
  wire [8:0]Block_codeRepl810_pr_U0_ap_return;
  wire Block_codeRepl810_pr_U0_ap_start;
  wire Block_codeRepl810_pr_U0_n_read;
  wire Block_proc_U0_ap_start;
  wire [8:0]Block_proc_U0_num_nonzero_symbols;
  wire Block_proc_U0_num_nonzero_symbols_ap_vld;
  wire Loop_copy_sorted_pro_U0_ap_continue;
  wire [8:0]Loop_copy_sorted_pro_U0_extLd_out_out1_din;
  wire Loop_copy_sorted_pro_U0_n_12;
  wire Loop_copy_sorted_pro_U0_n_33;
  wire Loop_copy_sorted_pro_U0_n_34;
  wire Loop_copy_sorted_pro_U0_n_35;
  wire Loop_copy_sorted_pro_U0_n_36;
  wire Loop_copy_sorted_pro_U0_n_37;
  wire Loop_copy_sorted_pro_U0_n_38;
  wire Loop_copy_sorted_pro_U0_n_read;
  wire [7:0]Loop_copy_sorted_pro_U0_sorted_0_address0;
  wire Loop_copy_sorted_pro_U0_sorted_0_ce0;
  wire Loop_copy_sorted_pro_U0_sorted_copy1_0_write;
  wire [31:0]Loop_copy_sorted_pro_U0_sorted_copy1_1_din;
  wire [7:0]Loop_copy_sorted_pro_U0_sorted_copy2_value_V_address0;
  wire [8:0]Loop_copy_sorted_pro_U0_sorted_copy2_value_V_d0;
  wire ap_CS_fsm_state14;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state2_18;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state3_20;
  wire ap_CS_fsm_state3_3;
  wire ap_CS_fsm_state3_33;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state6_27;
  wire ap_CS_fsm_state7;
  wire [5:5]ap_NS_fsm;
  wire ap_NS_fsm14_out;
  wire ap_clk;
  wire ap_condition_pp0_exit_iter0_state2;
  wire ap_done_reg;
  wire ap_done_reg_0;
  wire ap_done_reg_1;
  wire ap_done_reg_11;
  wire ap_done_reg_5;
  wire ap_idle;
  wire [8:0]ap_return_preg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_done;
  wire ap_sync_reg_channel_write_filtered_frequency_V;
  wire ap_sync_reg_channel_write_filtered_value_V_reg_n_7;
  wire ap_sync_reg_channel_write_left_V;
  wire ap_sync_reg_channel_write_parent_V;
  wire ap_sync_reg_channel_write_right_V_reg_n_7;
  wire ap_sync_reg_channel_write_sorted_0;
  wire ap_sync_reg_channel_write_sorted_1_reg_n_7;
  wire ap_sync_reg_channel_write_truncated_length_his;
  wire ap_sync_reg_channel_write_truncated_length_his_1_reg_n_7;
  wire [7:0]\buf_a0[0]_13 ;
  wire [5:0]\buf_a0[0]_2 ;
  wire [7:0]\buf_a0[0]_6 ;
  wire [7:0]\buf_a0[0]_8 ;
  wire [7:0]\buf_a0[1]_14 ;
  wire [5:0]\buf_a0[1]_4 ;
  wire [7:0]\buf_a0[1]_7 ;
  wire [7:0]\buf_a0[1]_9 ;
  wire \buf_we0[0]_15 ;
  wire \buf_we0[0]_17 ;
  wire canonize_tree_U0_ap_continue;
  wire canonize_tree_U0_ap_ready;
  wire [5:4]canonize_tree_U0_codeword_length_histogram_V_address0;
  wire canonize_tree_U0_codeword_length_histogram_V_ce0;
  wire canonize_tree_U0_n_12;
  wire canonize_tree_U0_n_19;
  wire canonize_tree_U0_n_20;
  wire canonize_tree_U0_n_21;
  wire canonize_tree_U0_n_54;
  wire canonize_tree_U0_n_55;
  wire canonize_tree_U0_n_56;
  wire canonize_tree_U0_n_57;
  wire canonize_tree_U0_n_58;
  wire canonize_tree_U0_n_59;
  wire canonize_tree_U0_n_60;
  wire [7:0]canonize_tree_U0_sorted_value_V_address0;
  wire canonize_tree_U0_sorted_value_V_ce0;
  wire [7:0]canonize_tree_U0_symbol_bits_V_address0;
  wire canonize_tree_U0_symbol_bits_V_ce0;
  wire canonize_tree_U0_symbol_bits_V_we0;
  wire canonize_tree_U0_val_assign5_loc_read;
  wire [8:0]codeword_length_hist_1_reg_378;
  wire codeword_length_hist_1_reg_3780;
  wire compute_bit_length_U0_ap_continue;
  wire compute_bit_length_U0_ap_ready;
  wire compute_bit_length_U0_ap_start;
  wire compute_bit_length_U0_extLd_loc_read;
  wire [5:0]compute_bit_length_U0_length_histogram_V_address0;
  wire compute_bit_length_U0_length_histogram_V_ce0;
  wire [8:0]compute_bit_length_U0_length_histogram_V_d0;
  wire compute_bit_length_U0_length_histogram_V_we0;
  wire compute_bit_length_U0_n_28;
  wire compute_bit_length_U0_n_37;
  wire compute_bit_length_U0_n_39;
  wire compute_bit_length_U0_n_40;
  wire compute_bit_length_U0_n_41;
  wire compute_bit_length_U0_n_42;
  wire compute_bit_length_U0_n_43;
  wire compute_bit_length_U0_n_44;
  wire compute_bit_length_U0_n_45;
  wire compute_bit_length_U0_n_46;
  wire compute_bit_length_U0_n_47;
  wire compute_bit_length_U0_n_48;
  wire compute_bit_length_U0_n_49;
  wire compute_bit_length_U0_n_50;
  wire compute_bit_length_U0_n_51;
  wire compute_bit_length_U0_n_52;
  wire compute_bit_length_U0_n_53;
  wire compute_bit_length_U0_n_54;
  wire compute_bit_length_U0_n_55;
  wire compute_bit_length_U0_n_56;
  wire compute_bit_length_U0_n_57;
  wire compute_bit_length_U0_n_58;
  wire compute_bit_length_U0_n_59;
  wire compute_bit_length_U0_n_60;
  wire compute_bit_length_U0_n_61;
  wire compute_bit_length_U0_n_62;
  wire compute_bit_length_U0_n_63;
  wire compute_bit_length_U0_n_64;
  wire compute_bit_length_U0_n_65;
  wire compute_bit_length_U0_n_66;
  wire compute_bit_length_U0_n_67;
  wire compute_bit_length_U0_n_68;
  wire compute_bit_length_U0_n_69;
  wire compute_bit_length_U0_n_70;
  wire compute_bit_length_U0_n_71;
  wire compute_bit_length_U0_n_72;
  wire compute_bit_length_U0_n_73;
  wire compute_bit_length_U0_n_74;
  wire compute_bit_length_U0_n_75;
  wire compute_bit_length_U0_n_76;
  wire compute_bit_length_U0_n_77;
  wire compute_bit_length_U0_n_78;
  wire compute_bit_length_U0_n_79;
  wire compute_bit_length_U0_n_80;
  wire compute_bit_length_U0_n_81;
  wire compute_bit_length_U0_n_82;
  wire compute_bit_length_U0_n_83;
  wire compute_bit_length_U0_n_84;
  wire compute_bit_length_U0_n_85;
  wire compute_bit_length_U0_n_86;
  wire compute_bit_length_U0_n_87;
  wire compute_bit_length_U0_n_88;
  wire [7:0]compute_bit_length_U0_right_V_address0;
  wire compute_bit_length_U0_right_V_ce1;
  wire count0;
  wire create_codeword_U0_ap_ready;
  wire [4:0]create_codeword_U0_codeword_length_histogram_V_address0;
  wire create_codeword_U0_codeword_length_histogram_V_ce0;
  wire create_codeword_U0_n_16;
  wire create_codeword_U0_n_54;
  wire create_codeword_U0_n_56;
  wire create_codeword_U0_n_57;
  wire create_codeword_U0_n_59;
  wire create_codeword_U0_n_60;
  wire [7:0]create_codeword_U0_symbol_bits_V_address0;
  wire create_codeword_U0_symbol_bits_V_ce0;
  wire create_tree_U0_ap_done;
  wire create_tree_U0_ap_ready;
  wire create_tree_U0_ap_start;
  wire create_tree_U0_extLd_loc_read;
  wire create_tree_U0_in_frequency_V_read;
  wire [7:0]create_tree_U0_left_V_address0;
  wire create_tree_U0_left_V_ce0;
  wire create_tree_U0_n_18;
  wire create_tree_U0_n_22;
  wire create_tree_U0_n_26;
  wire create_tree_U0_n_31;
  wire create_tree_U0_n_32;
  wire create_tree_U0_n_33;
  wire create_tree_U0_n_34;
  wire create_tree_U0_n_35;
  wire create_tree_U0_n_36;
  wire create_tree_U0_n_37;
  wire create_tree_U0_n_38;
  wire create_tree_U0_n_39;
  wire create_tree_U0_n_40;
  wire create_tree_U0_n_41;
  wire create_tree_U0_n_42;
  wire create_tree_U0_n_43;
  wire create_tree_U0_n_44;
  wire create_tree_U0_n_45;
  wire create_tree_U0_n_46;
  wire create_tree_U0_n_47;
  wire create_tree_U0_n_48;
  wire create_tree_U0_n_49;
  wire create_tree_U0_n_50;
  wire create_tree_U0_n_51;
  wire create_tree_U0_n_52;
  wire create_tree_U0_n_53;
  wire create_tree_U0_n_54;
  wire create_tree_U0_n_55;
  wire create_tree_U0_n_56;
  wire create_tree_U0_n_57;
  wire create_tree_U0_n_58;
  wire create_tree_U0_n_59;
  wire create_tree_U0_n_60;
  wire create_tree_U0_n_61;
  wire create_tree_U0_n_62;
  wire create_tree_U0_n_63;
  wire create_tree_U0_n_64;
  wire create_tree_U0_n_65;
  wire create_tree_U0_n_66;
  wire create_tree_U0_n_67;
  wire create_tree_U0_n_68;
  wire create_tree_U0_n_69;
  wire create_tree_U0_n_70;
  wire create_tree_U0_n_71;
  wire create_tree_U0_n_72;
  wire create_tree_U0_n_73;
  wire create_tree_U0_n_74;
  wire create_tree_U0_n_75;
  wire create_tree_U0_n_76;
  wire create_tree_U0_n_77;
  wire create_tree_U0_n_78;
  wire create_tree_U0_n_79;
  wire create_tree_U0_n_80;
  wire create_tree_U0_n_81;
  wire create_tree_U0_n_82;
  wire create_tree_U0_n_83;
  wire create_tree_U0_n_84;
  wire create_tree_U0_n_85;
  wire create_tree_U0_n_86;
  wire create_tree_U0_n_87;
  wire create_tree_U0_n_88;
  wire create_tree_U0_n_89;
  wire create_tree_U0_n_90;
  wire create_tree_U0_n_91;
  wire create_tree_U0_parent_V_ce0;
  wire [7:0]create_tree_U0_right_V_address0;
  wire create_tree_U0_right_V_ce0;
  wire [26:0]\^encoding_TDATA ;
  wire [0:0]encoding_TLAST;
  wire encoding_TREADY;
  wire encoding_TVALID;
  wire [2:0]extLd7_loc_channel_dout;
  wire extLd7_loc_channel_empty_n;
  wire extLd_loc_c19_U_n_9;
  wire [8:0]extLd_loc_c19_dout;
  wire extLd_loc_c19_empty_n;
  wire extLd_loc_c19_full_n;
  wire extLd_loc_c20_U_n_9;
  wire [8:0]extLd_loc_c20_dout;
  wire extLd_loc_c20_empty_n;
  wire extLd_loc_c20_full_n;
  wire [8:0]extLd_loc_c_dout;
  wire extLd_loc_c_empty_n;
  wire extLd_loc_c_full_n;
  wire filter_U0_ap_done;
  wire filter_U0_ap_ready;
  wire filter_U0_ap_start;
  wire filter_U0_n_65;
  wire filter_U0_n_66;
  wire filter_U0_n_67;
  wire filter_U0_n_68;
  wire filter_U0_n_69;
  wire filter_U0_n_70;
  wire filter_U0_n_71;
  wire filter_U0_n_9;
  wire [8:0]filter_U0_n_out_din;
  wire [31:0]filter_U0_out_frequency_V_d0;
  wire filter_U0_out_value_V_ce0;
  wire [8:0]filter_U0_out_value_V_d0;
  wire filter_U0_out_value_V_we0;
  wire filtered_frequency_V_U_n_43;
  wire filtered_frequency_V_i_full_n;
  wire filtered_frequency_V_t_empty_n;
  wire filtered_value_V_i_full_n;
  wire filtered_value_V_t_empty_n;
  wire full_n;
  wire full_n_10;
  wire full_n_12;
  wire grp_fu_197_p2;
  wire icmp_ln21_fu_190_p2;
  wire icmp_ln34_fu_145_p2;
  wire icmp_ln40_fu_6678_p2;
  wire icmp_ln67_fu_6831_p2;
  wire icmp_ln879_reg_272;
  wire icmp_ln883_fu_265_p2;
  wire [31:0]in_frequency_V_load_reg_6952;
  wire in_frequency_V_load_reg_69520;
  wire [8:0]in_value_V_load_reg_6947;
  wire [8:0]input_length_histogr_1_reg_384;
  wire interrupt;
  wire iptr;
  wire iptr_25;
  wire iptr_26;
  wire iptr_36;
  wire [7:0]j5_0_i_i_reg_1755_reg;
  wire [8:8]j5_0_i_i_reg_1755_reg__0;
  wire [7:3]j7_0_i_i_reg_4718_reg;
  wire [8:8]j7_0_i_i_reg_4718_reg__0;
  wire [8:8]j_0_i_i_reg_293_reg;
  wire left_V_i_full_n;
  wire left_V_t_empty_n;
  wire [8:0]left_V_t_q0;
  wire [8:0]left_V_t_q1;
  wire [4:0]length_V_reg_402;
  wire length_V_reg_4020;
  wire mOutPtr110_out;
  wire [0:0]memcore_iaddr;
  wire [0:0]memcore_iaddr_23;
  wire [0:0]memcore_iaddr_24;
  wire [0:0]memcore_iaddr_28;
  wire [0:0]memcore_iaddr_29;
  wire [0:0]memcore_iaddr_30;
  wire [0:0]memcore_iaddr_32;
  wire [0:0]memcore_taddr;
  wire [0:0]memcore_taddr_22;
  wire [0:0]memcore_taddr_31;
  wire [0:0]memcore_taddr_34;
  wire [8:0]n_c18_dout;
  wire n_c18_empty_n;
  wire n_c18_full_n;
  wire n_c_U_n_19;
  wire n_c_U_n_20;
  wire [8:0]n_c_dout;
  wire n_c_empty_n;
  wire n_c_full_n;
  wire [8:0]num_nonzero_symbols_preg_reg;
  wire [8:0]p_066_0_i_i_reg_127;
  wire [8:0]p_1_in;
  wire [8:0]p_1_in_35;
  wire parent_V_i_full_n;
  wire parent_V_t_empty_n;
  wire [8:0]parent_V_t_q0;
  wire [8:0]parent_V_t_q1;
  wire push_buf;
  wire push_buf_16;
  wire push_buf_19;
  wire reg_2061;
  wire right_V_i_full_n;
  wire right_V_t_empty_n;
  wire [8:0]right_V_t_q0;
  wire [8:0]right_V_t_q1;
  wire [4:0]s_axi_AXILiteS_ARADDR;
  wire s_axi_AXILiteS_ARREADY;
  wire s_axi_AXILiteS_ARVALID;
  wire [4:0]s_axi_AXILiteS_AWADDR;
  wire s_axi_AXILiteS_AWREADY;
  wire s_axi_AXILiteS_AWVALID;
  wire s_axi_AXILiteS_BREADY;
  wire s_axi_AXILiteS_BVALID;
  wire [8:0]\^s_axi_AXILiteS_RDATA ;
  wire s_axi_AXILiteS_RREADY;
  wire s_axi_AXILiteS_RVALID;
  wire [31:0]s_axi_AXILiteS_WDATA;
  wire s_axi_AXILiteS_WREADY;
  wire [3:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;
  wire shiftReg_ce;
  wire sort_U0_ap_done;
  wire sort_U0_ap_ready;
  wire [7:0]sort_U0_in_value_V_address0;
  wire sort_U0_in_value_V_ce0;
  wire sort_U0_n_51;
  wire sort_U0_n_78;
  wire sort_U0_n_89;
  wire sort_U0_n_91;
  wire sort_U0_n_92;
  wire sort_U0_n_93;
  wire sort_U0_n_94;
  wire sort_U0_n_95;
  wire sort_U0_n_96;
  wire sort_U0_n_97;
  wire sort_U0_n_98;
  wire [31:0]sort_U0_out_frequency_V_d0;
  wire [7:0]sort_U0_out_value_V_address0;
  wire sort_U0_out_value_V_ce0;
  wire [8:0]sort_U0_out_value_V_d0;
  wire sorted_0_U_n_19;
  wire sorted_0_U_n_20;
  wire sorted_0_i_full_n;
  wire sorted_0_t_empty_n;
  wire sorted_1_U_n_42;
  wire sorted_1_U_n_43;
  wire sorted_1_i_full_n;
  wire sorted_1_t_empty_n;
  wire sorted_copy1_0_chann_U_n_7;
  wire [8:0]sorted_copy1_0_chann_dout;
  wire sorted_copy1_0_chann_empty_n;
  wire sorted_copy1_0_chann_full_n;
  wire sorted_copy1_1_chann_U_n_7;
  wire [31:0]sorted_copy1_1_chann_dout;
  wire sorted_copy1_1_chann_empty_n;
  wire sorted_copy1_1_chann_full_n;
  wire sorted_copy2_value_V_t_empty_n;
  wire [7:0]sorted_value_V_load_reg_299;
  wire start_for_Block_codeRepl810_pr_U0_full_n;
  wire start_for_Block_czec_U_n_10;
  wire start_for_Block_czec_U_n_11;
  wire start_for_Block_czec_U_n_12;
  wire start_for_Block_czec_U_n_13;
  wire start_for_Block_czec_U_n_9;
  wire start_for_Block_proc_U0_full_n;
  wire start_for_create_tree_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_21;
  wire symbol_bits_V_U_n_17;
  wire symbol_bits_V_U_n_18;
  wire symbol_bits_V_U_n_19;
  wire symbol_bits_V_U_n_20;
  wire symbol_bits_V_U_n_21;
  wire symbol_bits_V_U_n_22;
  wire symbol_bits_V_U_n_23;
  wire symbol_bits_V_t_empty_n;
  wire [47:0]symbol_histogram_TDATA;
  wire symbol_histogram_TREADY;
  wire symbol_histogram_TVALID;
  wire tmp_fu_6650_p3;
  wire tptr;
  wire truncate_tree_U0_ap_done;
  wire truncate_tree_U0_ap_ready;
  wire truncate_tree_U0_ap_start;
  wire [5:0]truncate_tree_U0_input_length_histogram_V_address0;
  wire truncate_tree_U0_input_length_histogram_V_ce0;
  wire truncate_tree_U0_n_21;
  wire truncate_tree_U0_n_49;
  wire truncate_tree_U0_n_50;
  wire truncate_tree_U0_n_51;
  wire truncate_tree_U0_n_52;
  wire truncate_tree_U0_n_53;
  wire truncate_tree_U0_n_54;
  wire truncate_tree_U0_n_55;
  wire truncate_tree_U0_n_56;
  wire truncate_tree_U0_n_57;
  wire truncate_tree_U0_n_58;
  wire truncate_tree_U0_n_59;
  wire truncate_tree_U0_n_60;
  wire truncate_tree_U0_n_61;
  wire truncate_tree_U0_n_62;
  wire truncate_tree_U0_n_63;
  wire truncate_tree_U0_n_64;
  wire truncate_tree_U0_n_65;
  wire truncate_tree_U0_n_66;
  wire truncate_tree_U0_n_67;
  wire truncate_tree_U0_n_68;
  wire truncate_tree_U0_n_69;
  wire truncate_tree_U0_n_70;
  wire truncate_tree_U0_n_71;
  wire truncate_tree_U0_n_72;
  wire truncate_tree_U0_n_73;
  wire truncate_tree_U0_n_74;
  wire truncate_tree_U0_n_75;
  wire truncate_tree_U0_n_76;
  wire truncate_tree_U0_n_77;
  wire truncate_tree_U0_n_78;
  wire truncate_tree_U0_n_79;
  wire truncate_tree_U0_n_80;
  wire truncate_tree_U0_n_81;
  wire truncate_tree_U0_n_82;
  wire truncate_tree_U0_n_83;
  wire truncate_tree_U0_n_84;
  wire truncate_tree_U0_n_85;
  wire truncate_tree_U0_n_86;
  wire [5:0]truncate_tree_U0_output_length_histogram1_V_address0;
  wire truncate_tree_U0_output_length_histogram1_V_ce0;
  wire [8:1]truncate_tree_U0_output_length_histogram1_V_d1;
  wire [5:0]truncate_tree_U0_output_length_histogram2_V_address0;
  wire truncate_tree_U0_output_length_histogram2_V_ce0;
  wire [8:0]truncate_tree_U0_output_length_histogram2_V_d0;
  wire truncated_length_his_1_U_n_19;
  wire truncated_length_his_1_i_full_n;
  wire truncated_length_his_1_t_empty_n;
  wire truncated_length_his_U_n_11;
  wire truncated_length_his_U_n_12;
  wire truncated_length_his_U_n_13;
  wire truncated_length_his_U_n_14;
  wire truncated_length_his_U_n_15;
  wire truncated_length_his_U_n_16;
  wire truncated_length_his_U_n_17;
  wire truncated_length_his_U_n_18;
  wire truncated_length_his_U_n_19;
  wire truncated_length_his_U_n_31;
  wire truncated_length_his_U_n_41;
  wire truncated_length_his_U_n_42;
  wire truncated_length_his_U_n_44;
  wire truncated_length_his_i_full_n;
  wire truncated_length_his_t_empty_n;
  wire [8:0]val_assign5_loc_c_dout;
  wire val_assign5_loc_c_empty_n;
  wire val_assign5_loc_c_full_n;

  assign encoding_TDATA[31] = \<const0> ;
  assign encoding_TDATA[30] = \<const0> ;
  assign encoding_TDATA[29] = \<const0> ;
  assign encoding_TDATA[28] = \<const0> ;
  assign encoding_TDATA[27] = \<const0> ;
  assign encoding_TDATA[26:0] = \^encoding_TDATA [26:0];
  assign encoding_TDEST[0] = \<const0> ;
  assign encoding_TID[0] = \<const0> ;
  assign encoding_TKEEP[3] = \<const0> ;
  assign encoding_TKEEP[2] = \<const0> ;
  assign encoding_TKEEP[1] = \<const0> ;
  assign encoding_TKEEP[0] = \<const0> ;
  assign encoding_TSTRB[3] = \<const0> ;
  assign encoding_TSTRB[2] = \<const0> ;
  assign encoding_TSTRB[1] = \<const0> ;
  assign encoding_TSTRB[0] = \<const0> ;
  assign encoding_TUSER[0] = \<const0> ;
  assign s_axi_AXILiteS_BRESP[1] = \<const0> ;
  assign s_axi_AXILiteS_BRESP[0] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[31] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[30] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[29] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[28] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[27] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[26] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[25] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[24] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[23] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[22] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[21] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[20] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[19] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[18] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[17] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[16] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[15] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[14] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[13] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[12] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[11] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[10] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[9] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[8:0] = \^s_axi_AXILiteS_RDATA [8:0];
  assign s_axi_AXILiteS_RRESP[1] = \<const0> ;
  assign s_axi_AXILiteS_RRESP[0] = \<const0> ;
  design_1_huffman_encoding_0_1_Block_codeRepl810_pr Block_codeRepl810_pr_U0
       (.Block_codeRepl810_pr_U0_n_read(Block_codeRepl810_pr_U0_n_read),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_done_reg_reg_0(start_for_Block_czec_U_n_11),
        .ap_return_preg(ap_return_preg),
        .ap_rst_n_inv(ap_rst_n_inv),
        .in(n_c_dout));
  design_1_huffman_encoding_0_1_Block_proc Block_proc_U0
       (.D(extLd_loc_c19_dout),
        .E(Block_proc_U0_num_nonzero_symbols_ap_vld),
        .Q(num_nonzero_symbols_preg_reg),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg_0),
        .ap_done_reg_reg_0(create_codeword_U0_n_54));
  GND GND
       (.G(\<const0> ));
  design_1_huffman_encoding_0_1_Loop_copy_sorted_pro Loop_copy_sorted_pro_U0
       (.ADDRARDADDR(memcore_iaddr_30),
        .CO(icmp_ln34_fu_145_p2),
        .E(Loop_copy_sorted_pro_U0_sorted_copy1_0_write),
        .Loop_copy_sorted_pro_U0_ap_continue(Loop_copy_sorted_pro_U0_ap_continue),
        .Loop_copy_sorted_pro_U0_n_read(Loop_copy_sorted_pro_U0_n_read),
        .Loop_copy_sorted_pro_U0_sorted_0_ce0(Loop_copy_sorted_pro_U0_sorted_0_ce0),
        .Q({ap_CS_fsm_state4,ap_CS_fsm_state3,ap_CS_fsm_state2,Loop_copy_sorted_pro_U0_n_12}),
        .SS(ap_rst_n_inv),
        .\ap_CS_fsm_reg[1]_0 (Loop_copy_sorted_pro_U0_n_33),
        .\ap_CS_fsm_reg[1]_1 (Loop_copy_sorted_pro_U0_n_34),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg_1),
        .ap_done_reg_reg_0(Loop_copy_sorted_pro_U0_n_38),
        .ap_rst_n(ap_rst_n),
        .extLd_loc_c19_full_n(extLd_loc_c19_full_n),
        .extLd_loc_c_full_n(extLd_loc_c_full_n),
        .full_n_reg(Loop_copy_sorted_pro_U0_n_35),
        .\i_0_i_reg_134_reg[0]_0 (sorted_0_U_n_19),
        .\i_0_i_reg_134_reg[7]_0 (Loop_copy_sorted_pro_U0_sorted_0_address0),
        .n_c18_empty_n(n_c18_empty_n),
        .\n_read_reg_162_reg[8]_0 (Loop_copy_sorted_pro_U0_extLd_out_out1_din),
        .out(n_c18_dout),
        .sorted_0_t_empty_n(sorted_0_t_empty_n),
        .sorted_1_t_empty_n(sorted_1_t_empty_n),
        .sorted_copy1_0_chann_full_n(sorted_copy1_0_chann_full_n),
        .sorted_copy1_1_chann_full_n(sorted_copy1_1_chann_full_n),
        .start_for_Block_proc_U0_full_n(start_for_Block_proc_U0_full_n),
        .start_for_create_tree_U0_full_n(start_for_create_tree_U0_full_n),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg_0(Loop_copy_sorted_pro_U0_n_36),
        .start_once_reg_reg_1(Loop_copy_sorted_pro_U0_n_37),
        .start_once_reg_reg_2(sorted_0_U_n_20),
        .val_assign5_loc_c_full_n(val_assign5_loc_c_full_n),
        .\zext_ln35_reg_178_reg[7]_0 (Loop_copy_sorted_pro_U0_sorted_copy2_value_V_address0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_filtered_frequency_V_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(filter_U0_n_69),
        .Q(ap_sync_reg_channel_write_filtered_frequency_V),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_filtered_value_V_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(filter_U0_n_68),
        .Q(ap_sync_reg_channel_write_filtered_value_V_reg_n_7),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_left_V_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(create_tree_U0_n_53),
        .Q(ap_sync_reg_channel_write_left_V),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_parent_V_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(create_tree_U0_n_51),
        .Q(ap_sync_reg_channel_write_parent_V),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_right_V_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(create_tree_U0_n_52),
        .Q(ap_sync_reg_channel_write_right_V_reg_n_7),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_sorted_0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(sort_U0_n_93),
        .Q(ap_sync_reg_channel_write_sorted_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_sorted_1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(sort_U0_n_94),
        .Q(ap_sync_reg_channel_write_sorted_1_reg_n_7),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_truncated_length_his_1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(truncate_tree_U0_n_49),
        .Q(ap_sync_reg_channel_write_truncated_length_his_1_reg_n_7),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_truncated_length_his_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(truncate_tree_U0_n_50),
        .Q(ap_sync_reg_channel_write_truncated_length_his),
        .R(1'b0));
  design_1_huffman_encoding_0_1_canonize_tree canonize_tree_U0
       (.ADDRARDADDR(canonize_tree_U0_symbol_bits_V_address0),
        .ADDRBWRADDR(\buf_a0[1]_4 [3:1]),
        .CO(icmp_ln21_fu_190_p2),
        .D(ap_NS_fsm),
        .DIADI({canonize_tree_U0_n_56,canonize_tree_U0_n_57,canonize_tree_U0_n_58,canonize_tree_U0_n_59,canonize_tree_U0_n_60}),
        .DOBDO(sorted_value_V_load_reg_299),
        .Q(canonize_tree_U0_n_12),
        .SS(ap_rst_n_inv),
        .WEA(canonize_tree_U0_symbol_bits_V_ce0),
        .\ap_CS_fsm_reg[2]_0 (canonize_tree_U0_n_20),
        .\ap_CS_fsm_reg[2]_1 (canonize_tree_U0_n_54),
        .\ap_CS_fsm_reg[2]_2 (canonize_tree_U0_n_55),
        .\ap_CS_fsm_reg[3]_0 (truncated_length_his_U_n_42),
        .\ap_CS_fsm_reg[3]_1 (truncated_length_his_U_n_41),
        .\ap_CS_fsm_reg[5]_0 ({ap_CS_fsm_state6,canonize_tree_U0_sorted_value_V_ce0,canonize_tree_U0_codeword_length_histogram_V_ce0,ap_CS_fsm_state3_3,canonize_tree_U0_n_19}),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg_5),
        .ap_rst_n(ap_rst_n),
        .ap_sync_reg_channel_write_truncated_length_his(ap_sync_reg_channel_write_truncated_length_his),
        .canonize_tree_U0_ap_continue(canonize_tree_U0_ap_continue),
        .canonize_tree_U0_ap_ready(canonize_tree_U0_ap_ready),
        .canonize_tree_U0_symbol_bits_V_we0(canonize_tree_U0_symbol_bits_V_we0),
        .canonize_tree_U0_val_assign5_loc_read(canonize_tree_U0_val_assign5_loc_read),
        .count0(count0),
        .create_codeword_U0_ap_ready(create_codeword_U0_ap_ready),
        .full_n(full_n),
        .\i_op_assign_reg_139_reg[7]_0 (canonize_tree_U0_sorted_value_V_address0),
        .icmp_ln879_reg_272(icmp_ln879_reg_272),
        .\icmp_ln879_reg_272_reg[0]_0 (canonize_tree_U0_n_21),
        .if_dout(val_assign5_loc_c_dout),
        .iptr(iptr_36),
        .\iptr_reg[0] (\buf_a0[0]_2 ),
        .\iptr_reg[0]_0 (memcore_iaddr_32),
        .\length_V_1_fu_58_reg[4]_0 (canonize_tree_U0_codeword_length_histogram_V_address0),
        .\p_066_0_i_i_reg_127_reg[8]_0 (p_066_0_i_i_reg_127),
        .sorted_copy2_value_V_t_empty_n(sorted_copy2_value_V_t_empty_n),
        .symbol_bits_V_t_empty_n(symbol_bits_V_t_empty_n),
        .\t_V_5_reg_151_reg[8]_0 (p_1_in),
        .tptr(tptr),
        .truncate_tree_U0_ap_done(truncate_tree_U0_ap_done),
        .truncate_tree_U0_output_length_histogram1_V_address0(truncate_tree_U0_output_length_histogram1_V_address0),
        .truncated_length_his_i_full_n(truncated_length_his_i_full_n),
        .truncated_length_his_t_empty_n(truncated_length_his_t_empty_n),
        .val_assign5_loc_c_empty_n(val_assign5_loc_c_empty_n));
  design_1_huffman_encoding_0_1_compute_bit_length compute_bit_length_U0
       (.ADDRARDADDR(compute_bit_length_U0_length_histogram_V_address0),
        .ADDRBWRADDR({compute_bit_length_U0_n_41,compute_bit_length_U0_n_42,compute_bit_length_U0_n_43,compute_bit_length_U0_n_44,compute_bit_length_U0_n_45,compute_bit_length_U0_n_46,compute_bit_length_U0_n_47,compute_bit_length_U0_n_48}),
        .D(extLd_loc_c20_dout),
        .Q({compute_bit_length_U0_ap_ready,compute_bit_length_U0_right_V_ce1,compute_bit_length_U0_n_28}),
        .SS(ap_rst_n_inv),
        .WEA(compute_bit_length_U0_length_histogram_V_ce0),
        .\add_ln26_reg_566_reg[7]_0 ({compute_bit_length_U0_n_49,compute_bit_length_U0_n_50,compute_bit_length_U0_n_51,compute_bit_length_U0_n_52,compute_bit_length_U0_n_53,compute_bit_length_U0_n_54,compute_bit_length_U0_n_55,compute_bit_length_U0_n_56}),
        .\add_ln26_reg_566_reg[7]_1 ({compute_bit_length_U0_n_57,compute_bit_length_U0_n_58,compute_bit_length_U0_n_59,compute_bit_length_U0_n_60,compute_bit_length_U0_n_61,compute_bit_length_U0_n_62,compute_bit_length_U0_n_63,compute_bit_length_U0_n_64}),
        .\add_ln26_reg_566_reg[7]_2 ({compute_bit_length_U0_n_65,compute_bit_length_U0_n_66,compute_bit_length_U0_n_67,compute_bit_length_U0_n_68,compute_bit_length_U0_n_69,compute_bit_length_U0_n_70,compute_bit_length_U0_n_71,compute_bit_length_U0_n_72}),
        .\add_ln26_reg_566_reg[7]_3 ({compute_bit_length_U0_n_73,compute_bit_length_U0_n_74,compute_bit_length_U0_n_75,compute_bit_length_U0_n_76,compute_bit_length_U0_n_77,compute_bit_length_U0_n_78,compute_bit_length_U0_n_79,compute_bit_length_U0_n_80}),
        .\add_ln26_reg_566_reg[7]_4 ({compute_bit_length_U0_n_81,compute_bit_length_U0_n_82,compute_bit_length_U0_n_83,compute_bit_length_U0_n_84,compute_bit_length_U0_n_85,compute_bit_length_U0_n_86,compute_bit_length_U0_n_87,compute_bit_length_U0_n_88}),
        .\ap_CS_fsm_reg[0]_0 (extLd_loc_c20_U_n_9),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg_11),
        .ap_done_reg_reg_0(compute_bit_length_U0_n_39),
        .ap_done_reg_reg_1(compute_bit_length_U0_n_40),
        .ap_enable_reg_pp1_iter0_reg_0(compute_bit_length_U0_n_37),
        .ap_rst_n(ap_rst_n),
        .compute_bit_length_U0_ap_continue(compute_bit_length_U0_ap_continue),
        .compute_bit_length_U0_extLd_loc_read(compute_bit_length_U0_extLd_loc_read),
        .compute_bit_length_U0_length_histogram_V_we0(compute_bit_length_U0_length_histogram_V_we0),
        .compute_bit_length_U0_right_V_address0(compute_bit_length_U0_right_V_address0),
        .extLd_loc_c20_empty_n(extLd_loc_c20_empty_n),
        .full_n(full_n_10),
        .\i_reg_560_reg[7]_0 (\buf_a0[0]_8 ),
        .\i_reg_560_reg[7]_1 (\buf_a0[0]_6 ),
        .iptr(iptr_25),
        .iptr_0(iptr),
        .iptr_1(iptr_26),
        .\iptr_reg[0] (memcore_iaddr_24),
        .left_V_t_empty_n(left_V_t_empty_n),
        .\left_curr_V_reg_607_reg[8]_0 (left_V_t_q0),
        .\left_next_V_reg_612_reg[8]_0 (left_V_t_q1),
        .length_histogram_V_d0(compute_bit_length_U0_length_histogram_V_d0),
        .\op_assign_reg_257_reg[7] (\buf_a0[1]_9 ),
        .parent_V_t_empty_n(parent_V_t_empty_n),
        .\parent_next_V_reg_601_reg[8]_0 (parent_V_t_q1),
        .ram_reg(create_tree_U0_left_V_address0),
        .ram_reg_0(create_tree_U0_right_V_address0),
        .\reg_384_reg[8]_0 (parent_V_t_q0),
        .\right_V_addr_reg_832_reg[7] (\buf_a0[1]_7 ),
        .right_V_t_empty_n(right_V_t_empty_n),
        .\right_curr_V_reg_617_reg[8]_0 (right_V_t_q0),
        .\right_next_V_reg_622_reg[8]_0 (right_V_t_q1),
        .truncate_tree_U0_ap_ready(truncate_tree_U0_ap_ready),
        .truncate_tree_U0_ap_start(truncate_tree_U0_ap_start));
  design_1_huffman_encoding_0_1_create_codeword create_codeword_U0
       (.ADDRBWRADDR(create_codeword_U0_symbol_bits_V_address0),
        .Block_proc_U0_ap_start(Block_proc_U0_ap_start),
        .D({symbol_bits_V_U_n_17,symbol_bits_V_U_n_18,symbol_bits_V_U_n_19,symbol_bits_V_U_n_20}),
        .DOBDO(length_V_reg_402),
        .E(create_codeword_U0_symbol_bits_V_ce0),
        .Q(create_codeword_U0_n_16),
        .SS(ap_rst_n_inv),
        .\ap_CS_fsm_reg[8]_0 (create_codeword_U0_n_56),
        .\ap_CS_fsm_reg[8]_1 (create_codeword_U0_n_59),
        .\ap_CS_fsm_reg[8]_2 (create_codeword_U0_n_60),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg_0),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(create_codeword_U0_n_54),
        .ap_sync_done(ap_sync_done),
        .codeword_length_hist_1_reg_3780(codeword_length_hist_1_reg_3780),
        .create_codeword_U0_ap_ready(create_codeword_U0_ap_ready),
        .create_codeword_U0_codeword_length_histogram_V_ce0(create_codeword_U0_codeword_length_histogram_V_ce0),
        .empty_n_reg(create_codeword_U0_n_57),
        .empty_n_reg_0(truncated_length_his_1_U_n_19),
        .encoding_TLAST(encoding_TLAST),
        .encoding_TREADY(encoding_TREADY),
        .extLd_loc_c19_empty_n(extLd_loc_c19_empty_n),
        .full_n(full_n_12),
        .\i_0_reg_188_reg[4]_0 (create_codeword_U0_codeword_length_histogram_V_address0),
        .icmp_ln883_fu_265_p2(icmp_ln883_fu_265_p2),
        .length_V_reg_4020(length_V_reg_4020),
        .\odata_reg[32] ({encoding_TVALID,\^encoding_TDATA }),
        .\p_0216_0_reg_175_reg[9]_0 (codeword_length_hist_1_reg_378),
        .\ret_V_reg_430_reg[0]_0 (symbol_bits_V_U_n_21),
        .\sub_ln556_reg_436_reg[2]_0 ({symbol_bits_V_U_n_22,symbol_bits_V_U_n_23}),
        .symbol_bits_V_t_empty_n(symbol_bits_V_t_empty_n),
        .\tptr_reg[0] (memcore_taddr_34),
        .\tptr_reg[0]_0 (memcore_taddr_31),
        .truncated_length_his_1_t_empty_n(truncated_length_his_1_t_empty_n));
  design_1_huffman_encoding_0_1_create_tree create_tree_U0
       (.ADDRARDADDR(\buf_a0[1]_14 ),
        .D(extLd_loc_c_dout),
        .DIADI({create_tree_U0_n_33,create_tree_U0_n_34,create_tree_U0_n_35,create_tree_U0_n_36,create_tree_U0_n_37,create_tree_U0_n_38,create_tree_U0_n_39,create_tree_U0_n_40,create_tree_U0_n_41}),
        .Q(create_tree_U0_left_V_address0),
        .SS(ap_rst_n_inv),
        .WEA(\buf_we0[0]_17 ),
        .\ap_CS_fsm_reg[0]_0 (create_tree_U0_n_32),
        .\ap_CS_fsm_reg[7]_0 ({create_tree_U0_ap_ready,ap_CS_fsm_state2_18}),
        .\ap_CS_fsm_reg[7]_1 ({create_tree_U0_n_54,create_tree_U0_n_55,create_tree_U0_n_56,create_tree_U0_n_57,create_tree_U0_n_58,create_tree_U0_n_59,create_tree_U0_n_60,create_tree_U0_n_61,create_tree_U0_n_62}),
        .\ap_CS_fsm_reg[7]_2 ({create_tree_U0_n_63,create_tree_U0_n_64,create_tree_U0_n_65,create_tree_U0_n_66,create_tree_U0_n_67,create_tree_U0_n_68,create_tree_U0_n_69,create_tree_U0_n_70,create_tree_U0_n_71}),
        .\ap_CS_fsm_reg[7]_3 (create_tree_U0_n_72),
        .\ap_CS_fsm_reg[7]_4 (create_tree_U0_n_73),
        .ap_clk(ap_clk),
        .ap_done_reg_reg_0(create_tree_U0_n_18),
        .ap_done_reg_reg_1(create_tree_U0_n_22),
        .ap_done_reg_reg_2(create_tree_U0_n_26),
        .ap_enable_reg_pp0_iter1_reg_0(sorted_copy1_0_chann_U_n_7),
        .\ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357_reg[8]_0 ({create_tree_U0_n_42,create_tree_U0_n_43,create_tree_U0_n_44,create_tree_U0_n_45,create_tree_U0_n_46,create_tree_U0_n_47,create_tree_U0_n_48,create_tree_U0_n_49,create_tree_U0_n_50}),
        .ap_rst_n(ap_rst_n),
        .ap_sync_reg_channel_write_left_V(ap_sync_reg_channel_write_left_V),
        .ap_sync_reg_channel_write_left_V_reg(create_tree_U0_n_53),
        .ap_sync_reg_channel_write_parent_V(ap_sync_reg_channel_write_parent_V),
        .ap_sync_reg_channel_write_parent_V_reg(create_tree_U0_n_51),
        .ap_sync_reg_channel_write_right_V_reg(create_tree_U0_n_52),
        .compute_bit_length_U0_right_V_address0(compute_bit_length_U0_right_V_address0),
        .create_tree_U0_ap_done(create_tree_U0_ap_done),
        .create_tree_U0_ap_start(create_tree_U0_ap_start),
        .create_tree_U0_extLd_loc_read(create_tree_U0_extLd_loc_read),
        .create_tree_U0_in_frequency_V_read(create_tree_U0_in_frequency_V_read),
        .create_tree_U0_left_V_ce0(create_tree_U0_left_V_ce0),
        .create_tree_U0_parent_V_ce0(create_tree_U0_parent_V_ce0),
        .create_tree_U0_right_V_ce0(create_tree_U0_right_V_ce0),
        .extLd7_loc_channel_empty_n(extLd7_loc_channel_empty_n),
        .extLd_loc_c20_full_n(extLd_loc_c20_full_n),
        .extLd_loc_c_empty_n(extLd_loc_c_empty_n),
        .internal_full_n_reg(create_tree_U0_n_31),
        .iptr(iptr_25),
        .iptr_2(iptr),
        .iptr_3(iptr_26),
        .\iptr_reg[0] (\buf_we0[0]_15 ),
        .\iptr_reg[0]_0 (ap_sync_reg_channel_write_right_V_reg_n_7),
        .left_V_i_full_n(left_V_i_full_n),
        .left_V_t_empty_n(left_V_t_empty_n),
        .parent_V_i_full_n(parent_V_i_full_n),
        .parent_V_t_empty_n(parent_V_t_empty_n),
        .push_buf(push_buf_19),
        .push_buf_0(push_buf_16),
        .push_buf_1(push_buf),
        .\right_V_addr_reg_832_reg[7]_0 (create_tree_U0_right_V_address0),
        .right_V_i_full_n(right_V_i_full_n),
        .right_V_t_empty_n(right_V_t_empty_n),
        .\s_0_0_i_i_reg_300_reg[8]_0 ({create_tree_U0_n_74,create_tree_U0_n_75,create_tree_U0_n_76,create_tree_U0_n_77,create_tree_U0_n_78,create_tree_U0_n_79,create_tree_U0_n_80,create_tree_U0_n_81,create_tree_U0_n_82}),
        .\s_0_0_i_i_reg_300_reg[8]_1 ({create_tree_U0_n_83,create_tree_U0_n_84,create_tree_U0_n_85,create_tree_U0_n_86,create_tree_U0_n_87,create_tree_U0_n_88,create_tree_U0_n_89,create_tree_U0_n_90,create_tree_U0_n_91}),
        .\s_frequency_V_reg_742_reg[31]_0 (sorted_copy1_1_chann_dout),
        .\s_value_V_reg_737_reg[0]_0 (sorted_copy1_1_chann_U_n_7),
        .\s_value_V_reg_737_reg[8]_0 (sorted_copy1_0_chann_dout),
        .sorted_copy1_0_chann_empty_n(sorted_copy1_0_chann_empty_n),
        .sorted_copy1_1_chann_empty_n(sorted_copy1_1_chann_empty_n),
        .\t_V_2_reg_245_reg[7]_0 (\buf_a0[0]_13 ));
  design_1_huffman_encoding_0_1_fifo_w9_d2_A extLd7_loc_channel_U
       (.Block_codeRepl810_pr_U0_ap_continue(Block_codeRepl810_pr_U0_ap_continue),
        .Block_codeRepl810_pr_U0_ap_start(Block_codeRepl810_pr_U0_ap_start),
        .CO(ap_condition_pp0_exit_iter0_state2),
        .D(Block_codeRepl810_pr_U0_ap_return),
        .Q({j_0_i_i_reg_293_reg,sort_U0_in_value_V_address0}),
        .S(sort_U0_n_89),
        .\SRL_SIG_reg[1][2] (extLd7_loc_channel_dout),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .extLd7_loc_channel_empty_n(extLd7_loc_channel_empty_n),
        .\icmp_ln40_reg_6977_reg[0] ({j5_0_i_i_reg_1755_reg__0,j5_0_i_i_reg_1755_reg}),
        .\j5_0_i_i_reg_1755_reg[7] (icmp_ln40_fu_6678_p2),
        .\j7_0_i_i_reg_4718_reg[6] (icmp_ln67_fu_6831_p2),
        .mOutPtr110_out(mOutPtr110_out),
        .\mOutPtr_reg[0]_0 (start_for_Block_czec_U_n_10),
        .\mOutPtr_reg[1]_0 (start_for_Block_czec_U_n_12),
        .\mOutPtr_reg[1]_1 (tmp_fu_6650_p3),
        .\mOutPtr_reg[1]_2 (ap_CS_fsm_state6_27),
        .n_c18_full_n(n_c18_full_n),
        .n_c_empty_n(n_c_empty_n),
        .sort_U0_ap_ready(sort_U0_ap_ready),
        .\zext_ln69_reg_7064_reg[7]_i_2 ({j7_0_i_i_reg_4718_reg__0,j7_0_i_i_reg_4718_reg}));
  design_1_huffman_encoding_0_1_fifo_w9_d2_A_0 extLd_loc_c19_U
       (.Block_proc_U0_ap_start(Block_proc_U0_ap_start),
        .CO(icmp_ln34_fu_145_p2),
        .D(extLd_loc_c19_dout),
        .Loop_copy_sorted_pro_U0_sorted_0_ce0(Loop_copy_sorted_pro_U0_sorted_0_ce0),
        .Q(ap_CS_fsm_state2),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg_0),
        .ap_rst_n(ap_rst_n),
        .extLd_loc_c19_empty_n(extLd_loc_c19_empty_n),
        .extLd_loc_c19_full_n(extLd_loc_c19_full_n),
        .extLd_loc_c_full_n(extLd_loc_c_full_n),
        .if_din(Loop_copy_sorted_pro_U0_extLd_out_out1_din),
        .\int_num_nonzero_symbols_reg[8] (num_nonzero_symbols_preg_reg),
        .internal_empty_n_reg_0(extLd_loc_c19_U_n_9),
        .internal_empty_n_reg_1(Loop_copy_sorted_pro_U0_n_34),
        .\num_nonzero_symbols_preg_reg[8] (Block_proc_U0_num_nonzero_symbols),
        .shiftReg_ce(shiftReg_ce),
        .val_assign5_loc_c_full_n(val_assign5_loc_c_full_n));
  design_1_huffman_encoding_0_1_fifo_w9_d2_A_1 extLd_loc_c20_U
       (.D(extLd_loc_c20_dout),
        .\SRL_SIG_reg[0][8] (extLd_loc_c_dout),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg_11),
        .ap_rst_n(ap_rst_n),
        .compute_bit_length_U0_extLd_loc_read(compute_bit_length_U0_extLd_loc_read),
        .create_tree_U0_extLd_loc_read(create_tree_U0_extLd_loc_read),
        .extLd_loc_c20_empty_n(extLd_loc_c20_empty_n),
        .extLd_loc_c20_full_n(extLd_loc_c20_full_n),
        .internal_empty_n_reg_0(extLd_loc_c20_U_n_9),
        .internal_empty_n_reg_1(create_tree_U0_n_31),
        .left_V_t_empty_n(left_V_t_empty_n),
        .parent_V_t_empty_n(parent_V_t_empty_n),
        .right_V_t_empty_n(right_V_t_empty_n));
  design_1_huffman_encoding_0_1_fifo_w9_d2_A_2 extLd_loc_c_U
       (.CO(icmp_ln34_fu_145_p2),
        .Loop_copy_sorted_pro_U0_sorted_0_ce0(Loop_copy_sorted_pro_U0_sorted_0_ce0),
        .Q(ap_CS_fsm_state2),
        .\SRL_SIG_reg[1][8] (extLd_loc_c_dout),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .create_tree_U0_extLd_loc_read(create_tree_U0_extLd_loc_read),
        .extLd_loc_c19_full_n(extLd_loc_c19_full_n),
        .extLd_loc_c_empty_n(extLd_loc_c_empty_n),
        .extLd_loc_c_full_n(extLd_loc_c_full_n),
        .if_din(Loop_copy_sorted_pro_U0_extLd_out_out1_din),
        .internal_empty_n_reg_0(Loop_copy_sorted_pro_U0_n_33),
        .shiftReg_ce(shiftReg_ce),
        .val_assign5_loc_c_full_n(val_assign5_loc_c_full_n));
  design_1_huffman_encoding_0_1_filter filter_U0
       (.ADDRARDADDR(memcore_iaddr_23),
        .ADDRBWRADDR(memcore_iaddr),
        .D({symbol_histogram_TVALID,symbol_histogram_TDATA[40:0]}),
        .E(filter_U0_out_value_V_we0),
        .Q({ap_CS_fsm_state3_20,filter_U0_n_9}),
        .SS(ap_rst_n_inv),
        .WEBWE(filter_U0_out_value_V_ce0),
        .\ap_CS_fsm_reg[0]_0 (start_for_Block_czec_U_n_9),
        .\ap_CS_fsm_reg[2]_0 (filter_U0_n_65),
        .ap_clk(ap_clk),
        .ap_done_reg_reg_0(filtered_frequency_V_U_n_43),
        .ap_rst_n(ap_rst_n),
        .ap_sync_reg_channel_write_filtered_frequency_V(ap_sync_reg_channel_write_filtered_frequency_V),
        .ap_sync_reg_channel_write_filtered_frequency_V_reg(filter_U0_n_68),
        .ap_sync_reg_channel_write_filtered_frequency_V_reg_0(filter_U0_n_69),
        .ap_sync_reg_channel_write_filtered_frequency_V_reg_1(filter_U0_n_71),
        .ap_sync_reg_channel_write_filtered_value_V_reg(filter_U0_n_70),
        .ap_sync_reg_channel_write_filtered_value_V_reg_0(ap_sync_reg_channel_write_filtered_value_V_reg_n_7),
        .filter_U0_ap_done(filter_U0_ap_done),
        .filter_U0_ap_ready(filter_U0_ap_ready),
        .filter_U0_ap_start(filter_U0_ap_start),
        .filtered_frequency_V_i_full_n(filtered_frequency_V_i_full_n),
        .filtered_value_V_i_full_n(filtered_value_V_i_full_n),
        .full_n_reg(filter_U0_n_66),
        .full_n_reg_0(filter_U0_n_67),
        .n_c_full_n(n_c_full_n),
        .\odata_reg[40] ({filter_U0_out_value_V_d0,filter_U0_out_frequency_V_d0}),
        .start_for_Block_codeRepl810_pr_U0_full_n(start_for_Block_codeRepl810_pr_U0_full_n),
        .start_once_reg(start_once_reg_21),
        .symbol_histogram_TREADY(symbol_histogram_TREADY),
        .\t_V_fu_72_reg[8]_0 (filter_U0_n_out_din));
  design_1_huffman_encoding_0_1_huffman_encoding_ocq filtered_frequency_V_U
       (.ADDRARDADDR(memcore_taddr),
        .ADDRBWRADDR(memcore_iaddr),
        .D(filter_U0_n_out_din[7:0]),
        .E(filter_U0_out_value_V_we0),
        .Q(sort_U0_in_value_V_address0),
        .SS(ap_rst_n_inv),
        .WEBWE(filter_U0_out_value_V_ce0),
        .ap_clk(ap_clk),
        .ap_done_reg_reg(ap_sync_reg_channel_write_filtered_value_V_reg_n_7),
        .ap_rst_n(ap_rst_n),
        .ap_sync_reg_channel_write_filtered_frequency_V(ap_sync_reg_channel_write_filtered_frequency_V),
        .ap_sync_reg_channel_write_filtered_value_V_reg(filtered_frequency_V_U_n_43),
        .empty_n_reg_0(tmp_fu_6650_p3),
        .empty_n_reg_1(ap_CS_fsm_state6_27),
        .empty_n_reg_2(filter_U0_n_67),
        .filter_U0_ap_done(filter_U0_ap_done),
        .filtered_frequency_V_i_full_n(filtered_frequency_V_i_full_n),
        .filtered_frequency_V_t_empty_n(filtered_frequency_V_t_empty_n),
        .filtered_value_V_i_full_n(filtered_value_V_i_full_n),
        .in_frequency_V_load_reg_6952(in_frequency_V_load_reg_6952),
        .in_frequency_V_load_reg_69520(in_frequency_V_load_reg_69520),
        .\iptr_reg[0]_0 (filter_U0_n_71),
        .ram_reg(filter_U0_out_frequency_V_d0),
        .sort_U0_in_value_V_ce0(sort_U0_in_value_V_ce0),
        .\tptr_reg[0]_0 (sort_U0_n_98));
  design_1_huffman_encoding_0_1_huffman_encoding_ncg filtered_value_V_U
       (.ADDRARDADDR(memcore_iaddr_23),
        .ADDRBWRADDR(memcore_taddr_22),
        .D(filter_U0_n_out_din[7:0]),
        .DOBDO(in_value_V_load_reg_6947),
        .E(filter_U0_out_value_V_we0),
        .Q(sort_U0_in_value_V_address0),
        .SS(ap_rst_n_inv),
        .WEBWE(filter_U0_out_value_V_ce0),
        .ap_clk(ap_clk),
        .ap_idle(ap_idle),
        .empty_n_reg_0(tmp_fu_6650_p3),
        .empty_n_reg_1({ap_CS_fsm_state6_27,sort_U0_n_51}),
        .empty_n_reg_2(filter_U0_n_66),
        .extLd7_loc_channel_empty_n(extLd7_loc_channel_empty_n),
        .filter_U0_ap_done(filter_U0_ap_done),
        .filtered_frequency_V_t_empty_n(filtered_frequency_V_t_empty_n),
        .filtered_value_V_i_full_n(filtered_value_V_i_full_n),
        .filtered_value_V_t_empty_n(filtered_value_V_t_empty_n),
        .full_n_reg_0(ap_sync_reg_channel_write_filtered_value_V_reg_n_7),
        .in_frequency_V_load_reg_69520(in_frequency_V_load_reg_69520),
        .int_ap_idle_reg(sorted_1_U_n_43),
        .int_ap_idle_reg_0(start_for_Block_czec_U_n_13),
        .int_ap_idle_reg_1(truncated_length_his_U_n_44),
        .int_ap_idle_reg_2(create_tree_U0_n_32),
        .int_ap_idle_reg_3(create_codeword_U0_n_16),
        .int_ap_idle_reg_4(start_for_Block_czec_U_n_9),
        .int_ap_idle_reg_5(filter_U0_n_9),
        .\iptr_reg[0]_0 (filter_U0_n_70),
        .ram_reg(filter_U0_out_value_V_d0),
        .sort_U0_in_value_V_ce0(sort_U0_in_value_V_ce0),
        .symbol_bits_V_t_empty_n(symbol_bits_V_t_empty_n),
        .\tptr_reg[0]_0 (sort_U0_n_97),
        .truncated_length_his_1_t_empty_n(truncated_length_his_1_t_empty_n),
        .truncated_length_his_t_empty_n(truncated_length_his_t_empty_n));
  design_1_huffman_encoding_0_1_huffman_encoding_AXILiteS_s_axi huffman_encoding_AXILiteS_s_axi_U
       (.E(Block_proc_U0_num_nonzero_symbols_ap_vld),
        .\FSM_onehot_rstate_reg[1]_0 (s_axi_AXILiteS_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_AXILiteS_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_AXILiteS_WREADY),
        .Q(ap_CS_fsm_state3_20),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_idle(ap_idle),
        .ap_sync_done(ap_sync_done),
        .filter_U0_ap_ready(filter_U0_ap_ready),
        .filter_U0_ap_start(filter_U0_ap_start),
        .int_num_nonzero_symbols_ap_vld_reg_0(extLd_loc_c19_U_n_9),
        .interrupt(interrupt),
        .n_c_full_n(n_c_full_n),
        .num_nonzero_symbols(Block_proc_U0_num_nonzero_symbols),
        .s_axi_AXILiteS_ARADDR(s_axi_AXILiteS_ARADDR),
        .s_axi_AXILiteS_ARVALID(s_axi_AXILiteS_ARVALID),
        .s_axi_AXILiteS_AWADDR(s_axi_AXILiteS_AWADDR),
        .s_axi_AXILiteS_AWVALID(s_axi_AXILiteS_AWVALID),
        .s_axi_AXILiteS_BREADY(s_axi_AXILiteS_BREADY),
        .s_axi_AXILiteS_BVALID(s_axi_AXILiteS_BVALID),
        .s_axi_AXILiteS_RDATA(\^s_axi_AXILiteS_RDATA ),
        .s_axi_AXILiteS_RREADY(s_axi_AXILiteS_RREADY),
        .s_axi_AXILiteS_RVALID(s_axi_AXILiteS_RVALID),
        .s_axi_AXILiteS_WDATA({s_axi_AXILiteS_WDATA[7],s_axi_AXILiteS_WDATA[1:0]}),
        .s_axi_AXILiteS_WSTRB(s_axi_AXILiteS_WSTRB[0]),
        .s_axi_AXILiteS_WVALID(s_axi_AXILiteS_WVALID));
  design_1_huffman_encoding_0_1_huffman_encoding_sc4 left_V_U
       (.Q({compute_bit_length_U0_ap_ready,compute_bit_length_U0_right_V_ce1}),
        .SS(ap_rst_n_inv),
        .WEA(\buf_we0[0]_17 ),
        .ap_clk(ap_clk),
        .ap_sync_reg_channel_write_left_V(ap_sync_reg_channel_write_left_V),
        .create_tree_U0_ap_done(create_tree_U0_ap_done),
        .create_tree_U0_left_V_ce0(create_tree_U0_left_V_ce0),
        .iptr(iptr),
        .\iptr_reg[0]_0 (create_tree_U0_n_22),
        .left_V_i_full_n(left_V_i_full_n),
        .left_V_t_empty_n(left_V_t_empty_n),
        .push_buf(push_buf_16),
        .ram_reg(left_V_t_q0),
        .ram_reg_0(left_V_t_q1),
        .ram_reg_1(\buf_a0[0]_8 ),
        .ram_reg_2({compute_bit_length_U0_n_65,compute_bit_length_U0_n_66,compute_bit_length_U0_n_67,compute_bit_length_U0_n_68,compute_bit_length_U0_n_69,compute_bit_length_U0_n_70,compute_bit_length_U0_n_71,compute_bit_length_U0_n_72}),
        .ram_reg_3({create_tree_U0_n_83,create_tree_U0_n_84,create_tree_U0_n_85,create_tree_U0_n_86,create_tree_U0_n_87,create_tree_U0_n_88,create_tree_U0_n_89,create_tree_U0_n_90,create_tree_U0_n_91}),
        .ram_reg_4(\buf_a0[1]_9 ),
        .ram_reg_5({compute_bit_length_U0_n_57,compute_bit_length_U0_n_58,compute_bit_length_U0_n_59,compute_bit_length_U0_n_60,compute_bit_length_U0_n_61,compute_bit_length_U0_n_62,compute_bit_length_U0_n_63,compute_bit_length_U0_n_64}),
        .ram_reg_6({create_tree_U0_n_74,create_tree_U0_n_75,create_tree_U0_n_76,create_tree_U0_n_77,create_tree_U0_n_78,create_tree_U0_n_79,create_tree_U0_n_80,create_tree_U0_n_81,create_tree_U0_n_82}),
        .ram_reg_7(compute_bit_length_U0_n_37));
  design_1_huffman_encoding_0_1_huffman_encoding_vdy length_histogram_V_U
       (.ADDRARDADDR(compute_bit_length_U0_length_histogram_V_address0),
        .DOBDO(input_length_histogr_1_reg_384),
        .Q({ap_CS_fsm_state3_33,truncate_tree_U0_input_length_histogram_V_ce0}),
        .SS(ap_rst_n_inv),
        .WEA(compute_bit_length_U0_length_histogram_V_ce0),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg_11),
        .compute_bit_length_U0_ap_continue(compute_bit_length_U0_ap_continue),
        .compute_bit_length_U0_length_histogram_V_we0(compute_bit_length_U0_length_histogram_V_we0),
        .\count_reg[0]_0 (compute_bit_length_U0_ap_ready),
        .empty_n_reg_0(compute_bit_length_U0_n_39),
        .full_n(full_n_10),
        .\iptr_reg[0]_0 (memcore_iaddr_24),
        .\iptr_reg[0]_1 (compute_bit_length_U0_n_40),
        .length_histogram_V_d0(compute_bit_length_U0_length_histogram_V_d0),
        .ram_reg(truncate_tree_U0_input_length_histogram_V_address0),
        .truncate_tree_U0_ap_ready(truncate_tree_U0_ap_ready),
        .truncate_tree_U0_ap_start(truncate_tree_U0_ap_start));
  design_1_huffman_encoding_0_1_fifo_w9_d3_A n_c18_U
       (.Block_codeRepl810_pr_U0_ap_start(Block_codeRepl810_pr_U0_ap_start),
        .Loop_copy_sorted_pro_U0_n_read(Loop_copy_sorted_pro_U0_n_read),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .in(n_c_dout),
        .\mOutPtr_reg[1]_0 (start_for_Block_czec_U_n_10),
        .\mOutPtr_reg[2]_0 (n_c_U_n_20),
        .n_c18_empty_n(n_c18_empty_n),
        .n_c18_full_n(n_c18_full_n),
        .n_c_empty_n(n_c_empty_n),
        .out(n_c18_dout));
  design_1_huffman_encoding_0_1_fifo_w9_d2_A_3 n_c_U
       (.Block_codeRepl810_pr_U0_ap_start(Block_codeRepl810_pr_U0_ap_start),
        .Block_codeRepl810_pr_U0_n_read(Block_codeRepl810_pr_U0_n_read),
        .D(filter_U0_n_out_din),
        .Q(ap_CS_fsm_state3_20),
        .\SRL_SIG_reg[0][8] (start_for_Block_czec_U_n_10),
        .\SRL_SIG_reg[1][8] (Block_codeRepl810_pr_U0_ap_return),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_return_preg(ap_return_preg),
        .ap_rst_n(ap_rst_n),
        .in(n_c_dout),
        .internal_empty_n_reg_0(n_c_U_n_19),
        .internal_empty_n_reg_1(n_c_U_n_20),
        .internal_empty_n_reg_2(filter_U0_n_65),
        .n_c18_full_n(n_c18_full_n),
        .n_c_empty_n(n_c_empty_n),
        .n_c_full_n(n_c_full_n));
  design_1_huffman_encoding_0_1_huffman_encoding_sc4_4 parent_V_U
       (.ADDRARDADDR(\buf_a0[1]_14 ),
        .ADDRBWRADDR({compute_bit_length_U0_n_41,compute_bit_length_U0_n_42,compute_bit_length_U0_n_43,compute_bit_length_U0_n_44,compute_bit_length_U0_n_45,compute_bit_length_U0_n_46,compute_bit_length_U0_n_47,compute_bit_length_U0_n_48}),
        .Q({compute_bit_length_U0_ap_ready,compute_bit_length_U0_right_V_ce1}),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_sync_reg_channel_write_parent_V(ap_sync_reg_channel_write_parent_V),
        .create_tree_U0_ap_done(create_tree_U0_ap_done),
        .create_tree_U0_parent_V_ce0(create_tree_U0_parent_V_ce0),
        .iptr(iptr_25),
        .\iptr_reg[0]_0 (create_tree_U0_n_18),
        .parent_V_i_full_n(parent_V_i_full_n),
        .parent_V_t_empty_n(parent_V_t_empty_n),
        .push_buf(push_buf_19),
        .ram_reg(parent_V_t_q0),
        .ram_reg_0(parent_V_t_q1),
        .ram_reg_1(\buf_a0[0]_13 ),
        .ram_reg_2({compute_bit_length_U0_n_49,compute_bit_length_U0_n_50,compute_bit_length_U0_n_51,compute_bit_length_U0_n_52,compute_bit_length_U0_n_53,compute_bit_length_U0_n_54,compute_bit_length_U0_n_55,compute_bit_length_U0_n_56}),
        .ram_reg_3({create_tree_U0_n_54,create_tree_U0_n_55,create_tree_U0_n_56,create_tree_U0_n_57,create_tree_U0_n_58,create_tree_U0_n_59,create_tree_U0_n_60,create_tree_U0_n_61,create_tree_U0_n_62}),
        .ram_reg_4(create_tree_U0_n_73),
        .ram_reg_5({create_tree_U0_n_63,create_tree_U0_n_64,create_tree_U0_n_65,create_tree_U0_n_66,create_tree_U0_n_67,create_tree_U0_n_68,create_tree_U0_n_69,create_tree_U0_n_70,create_tree_U0_n_71}),
        .ram_reg_6(create_tree_U0_n_72),
        .ram_reg_7(compute_bit_length_U0_n_37));
  design_1_huffman_encoding_0_1_huffman_encoding_sc4_5 right_V_U
       (.DIADI({create_tree_U0_n_33,create_tree_U0_n_34,create_tree_U0_n_35,create_tree_U0_n_36,create_tree_U0_n_37,create_tree_U0_n_38,create_tree_U0_n_39,create_tree_U0_n_40,create_tree_U0_n_41}),
        .Q({compute_bit_length_U0_ap_ready,compute_bit_length_U0_right_V_ce1}),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .compute_bit_length_U0_ap_start(compute_bit_length_U0_ap_start),
        .\count_reg[0]_0 (ap_sync_reg_channel_write_right_V_reg_n_7),
        .create_tree_U0_ap_done(create_tree_U0_ap_done),
        .create_tree_U0_right_V_ce0(create_tree_U0_right_V_ce0),
        .iptr(iptr_26),
        .\iptr_reg[0]_0 (create_tree_U0_n_26),
        .left_V_t_empty_n(left_V_t_empty_n),
        .parent_V_t_empty_n(parent_V_t_empty_n),
        .push_buf(push_buf),
        .ram_reg(right_V_t_q0),
        .ram_reg_0(right_V_t_q1),
        .ram_reg_1(\buf_a0[0]_6 ),
        .ram_reg_2({compute_bit_length_U0_n_81,compute_bit_length_U0_n_82,compute_bit_length_U0_n_83,compute_bit_length_U0_n_84,compute_bit_length_U0_n_85,compute_bit_length_U0_n_86,compute_bit_length_U0_n_87,compute_bit_length_U0_n_88}),
        .ram_reg_3(\buf_we0[0]_15 ),
        .ram_reg_4(\buf_a0[1]_7 ),
        .ram_reg_5({compute_bit_length_U0_n_73,compute_bit_length_U0_n_74,compute_bit_length_U0_n_75,compute_bit_length_U0_n_76,compute_bit_length_U0_n_77,compute_bit_length_U0_n_78,compute_bit_length_U0_n_79,compute_bit_length_U0_n_80}),
        .ram_reg_6({create_tree_U0_n_42,create_tree_U0_n_43,create_tree_U0_n_44,create_tree_U0_n_45,create_tree_U0_n_46,create_tree_U0_n_47,create_tree_U0_n_48,create_tree_U0_n_49,create_tree_U0_n_50}),
        .ram_reg_7(compute_bit_length_U0_n_37),
        .right_V_i_full_n(right_V_i_full_n),
        .right_V_t_empty_n(right_V_t_empty_n));
  design_1_huffman_encoding_0_1_sort sort_U0
       (.ADDRARDADDR(memcore_iaddr_28),
        .ADDRBWRADDR(memcore_iaddr_29),
        .Block_codeRepl810_pr_U0_ap_continue(Block_codeRepl810_pr_U0_ap_continue),
        .CO(ap_condition_pp0_exit_iter0_state2),
        .DOADO(sort_U0_out_value_V_d0),
        .DOBDO(in_value_V_load_reg_6947),
        .Q({ap_CS_fsm_state6_27,sort_U0_n_51}),
        .S(sort_U0_n_89),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_done_reg_reg_0(sorted_1_U_n_42),
        .ap_enable_reg_pp4_iter3_reg_0(sort_U0_n_78),
        .ap_rst_n(ap_rst_n),
        .ap_sync_reg_channel_write_sorted_0(ap_sync_reg_channel_write_sorted_0),
        .ap_sync_reg_channel_write_sorted_0_reg(sort_U0_n_93),
        .ap_sync_reg_channel_write_sorted_0_reg_0(sort_U0_n_94),
        .ap_sync_reg_channel_write_sorted_0_reg_1(sort_U0_n_95),
        .ap_sync_reg_channel_write_sorted_0_reg_2(ap_sync_reg_channel_write_sorted_1_reg_n_7),
        .ap_sync_reg_channel_write_sorted_1_reg(sort_U0_n_96),
        .extLd7_loc_channel_empty_n(extLd7_loc_channel_empty_n),
        .filtered_frequency_V_t_empty_n(filtered_frequency_V_t_empty_n),
        .filtered_value_V_t_empty_n(filtered_value_V_t_empty_n),
        .full_n_reg(sort_U0_n_91),
        .full_n_reg_0(sort_U0_n_92),
        .\icmp_ln40_reg_6977_reg[0]_0 (icmp_ln40_fu_6678_p2),
        .in_frequency_V_load_reg_6952(in_frequency_V_load_reg_6952),
        .in_frequency_V_load_reg_69520(in_frequency_V_load_reg_69520),
        .internal_full_n_reg(start_for_Block_czec_U_n_10),
        .\j5_0_i_i_reg_1755_reg[8]_0 ({j5_0_i_i_reg_1755_reg__0,j5_0_i_i_reg_1755_reg}),
        .\j7_0_i_i_reg_4718_reg[8]_0 ({j7_0_i_i_reg_4718_reg__0,j7_0_i_i_reg_4718_reg}),
        .\j_0_i_i_reg_293_reg[8]_0 ({j_0_i_i_reg_293_reg,sort_U0_in_value_V_address0}),
        .mOutPtr110_out(mOutPtr110_out),
        .\op2_assign_i_reg_676_reg[5]_0 (tmp_fu_6650_p3),
        .\op2_assign_i_reg_676_reg[5]_1 (sort_U0_n_97),
        .\op2_assign_i_reg_676_reg[5]_2 (sort_U0_n_98),
        .sort_U0_ap_done(sort_U0_ap_done),
        .sort_U0_ap_ready(sort_U0_ap_ready),
        .sort_U0_in_value_V_ce0(sort_U0_in_value_V_ce0),
        .sort_U0_out_frequency_V_d0(sort_U0_out_frequency_V_d0),
        .sort_U0_out_value_V_address0(sort_U0_out_value_V_address0),
        .sort_U0_out_value_V_ce0(sort_U0_out_value_V_ce0),
        .sorted_0_i_full_n(sorted_0_i_full_n),
        .sorted_1_i_full_n(sorted_1_i_full_n),
        .\tptr_reg[0] (memcore_taddr_22),
        .\tptr_reg[0]_0 (memcore_taddr),
        .\zext_ln69_reg_7064_reg[0]_0 (icmp_ln67_fu_6831_p2),
        .\zext_ln69_reg_7064_reg[7]_i_2 (extLd7_loc_channel_dout));
  design_1_huffman_encoding_0_1_huffman_encoding_ncg_6 sorted_0_U
       (.ADDRARDADDR(memcore_iaddr_28),
        .CO(icmp_ln34_fu_145_p2),
        .DOADO(sort_U0_out_value_V_d0),
        .Loop_copy_sorted_pro_U0_sorted_0_ce0(Loop_copy_sorted_pro_U0_sorted_0_ce0),
        .Q(ap_CS_fsm_state3),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_sync_reg_channel_write_sorted_0(ap_sync_reg_channel_write_sorted_0),
        .empty_n_reg_0(sorted_0_U_n_19),
        .empty_n_reg_1(sorted_0_U_n_20),
        .empty_n_reg_2(sort_U0_n_91),
        .if_din(Loop_copy_sorted_pro_U0_sorted_copy2_value_V_d0),
        .\iptr_reg[0]_0 (sort_U0_n_95),
        .ram_reg(sort_U0_n_78),
        .ram_reg_0(Loop_copy_sorted_pro_U0_sorted_0_address0),
        .shiftReg_ce(shiftReg_ce),
        .sort_U0_ap_done(sort_U0_ap_done),
        .sort_U0_out_value_V_address0(sort_U0_out_value_V_address0),
        .sort_U0_out_value_V_ce0(sort_U0_out_value_V_ce0),
        .sorted_0_i_full_n(sorted_0_i_full_n),
        .sorted_0_t_empty_n(sorted_0_t_empty_n),
        .sorted_1_t_empty_n(sorted_1_t_empty_n),
        .start_for_Block_proc_U0_full_n(start_for_Block_proc_U0_full_n),
        .start_for_create_tree_U0_full_n(start_for_create_tree_U0_full_n),
        .start_once_reg(start_once_reg));
  design_1_huffman_encoding_0_1_huffman_encoding_ocq_7 sorted_1_U
       (.ADDRBWRADDR(memcore_iaddr_29),
        .CO(icmp_ln34_fu_145_p2),
        .Loop_copy_sorted_pro_U0_sorted_0_ce0(Loop_copy_sorted_pro_U0_sorted_0_ce0),
        .Q(ap_CS_fsm_state3),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_done_reg_reg(ap_sync_reg_channel_write_sorted_1_reg_n_7),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(sorted_1_U_n_42),
        .ap_sync_reg_channel_write_sorted_0(ap_sync_reg_channel_write_sorted_0),
        .empty_n_reg_0(sorted_1_U_n_43),
        .empty_n_reg_1(sort_U0_n_92),
        .filtered_frequency_V_t_empty_n(filtered_frequency_V_t_empty_n),
        .filtered_value_V_t_empty_n(filtered_value_V_t_empty_n),
        .if_din(Loop_copy_sorted_pro_U0_sorted_copy1_1_din),
        .\iptr_reg[0]_0 (sort_U0_n_96),
        .ram_reg(sort_U0_n_78),
        .ram_reg_0(Loop_copy_sorted_pro_U0_sorted_0_address0),
        .shiftReg_ce(shiftReg_ce),
        .sort_U0_ap_done(sort_U0_ap_done),
        .sort_U0_out_frequency_V_d0(sort_U0_out_frequency_V_d0),
        .sort_U0_out_value_V_address0(sort_U0_out_value_V_address0),
        .sort_U0_out_value_V_ce0(sort_U0_out_value_V_ce0),
        .sorted_0_i_full_n(sorted_0_i_full_n),
        .sorted_0_t_empty_n(sorted_0_t_empty_n),
        .sorted_1_i_full_n(sorted_1_i_full_n),
        .sorted_1_t_empty_n(sorted_1_t_empty_n),
        .sorted_copy2_value_V_t_empty_n(sorted_copy2_value_V_t_empty_n),
        .truncate_tree_U0_ap_start(truncate_tree_U0_ap_start));
  design_1_huffman_encoding_0_1_fifo_w9_d256_A sorted_copy1_0_chann_U
       (.E(Loop_copy_sorted_pro_U0_sorted_copy1_0_write),
        .Q(ap_CS_fsm_state4),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg(ap_CS_fsm_state2_18),
        .ap_rst_n(ap_rst_n),
        .create_tree_U0_in_frequency_V_read(create_tree_U0_in_frequency_V_read),
        .dout_valid_reg_0(sorted_copy1_0_chann_U_n_7),
        .if_din(Loop_copy_sorted_pro_U0_sorted_copy2_value_V_d0),
        .if_dout(sorted_copy1_0_chann_dout),
        .sorted_copy1_0_chann_empty_n(sorted_copy1_0_chann_empty_n),
        .sorted_copy1_0_chann_full_n(sorted_copy1_0_chann_full_n),
        .sorted_copy1_1_chann_empty_n(sorted_copy1_1_chann_empty_n),
        .sorted_copy1_1_chann_full_n(sorted_copy1_1_chann_full_n));
  design_1_huffman_encoding_0_1_fifo_w32_d256_A sorted_copy1_1_chann_U
       (.E(Loop_copy_sorted_pro_U0_sorted_copy1_0_write),
        .Q(ap_CS_fsm_state4),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .create_tree_U0_in_frequency_V_read(create_tree_U0_in_frequency_V_read),
        .dout_valid_reg_0(sorted_copy1_1_chann_U_n_7),
        .if_din(Loop_copy_sorted_pro_U0_sorted_copy1_1_din),
        .if_dout(sorted_copy1_1_chann_dout),
        .sorted_copy1_0_chann_empty_n(sorted_copy1_0_chann_empty_n),
        .sorted_copy1_0_chann_full_n(sorted_copy1_0_chann_full_n),
        .sorted_copy1_1_chann_empty_n(sorted_copy1_1_chann_empty_n),
        .sorted_copy1_1_chann_full_n(sorted_copy1_1_chann_full_n));
  design_1_huffman_encoding_0_1_huffman_encoding_ncg_8 sorted_copy2_value_V_U
       (.ADDRARDADDR(memcore_iaddr_30),
        .CO(icmp_ln21_fu_190_p2),
        .DOBDO(sorted_value_V_load_reg_299),
        .E(Loop_copy_sorted_pro_U0_sorted_copy1_0_write),
        .Loop_copy_sorted_pro_U0_ap_continue(Loop_copy_sorted_pro_U0_ap_continue),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg_1),
        .canonize_tree_U0_ap_ready(canonize_tree_U0_ap_ready),
        .empty_n_reg_0(Loop_copy_sorted_pro_U0_n_35),
        .if_din(Loop_copy_sorted_pro_U0_sorted_copy2_value_V_d0),
        .\iptr_reg[0]_0 (Loop_copy_sorted_pro_U0_n_38),
        .ram_reg({ap_CS_fsm_state6,canonize_tree_U0_sorted_value_V_ce0,ap_CS_fsm_state3_3}),
        .ram_reg_0(Loop_copy_sorted_pro_U0_sorted_copy2_value_V_address0),
        .ram_reg_1(canonize_tree_U0_sorted_value_V_address0),
        .shiftReg_ce(shiftReg_ce),
        .sorted_copy2_value_V_t_empty_n(sorted_copy2_value_V_t_empty_n));
  design_1_huffman_encoding_0_1_start_for_Block_czec start_for_Block_czec_U
       (.Block_codeRepl810_pr_U0_ap_continue(Block_codeRepl810_pr_U0_ap_continue),
        .Block_codeRepl810_pr_U0_ap_start(Block_codeRepl810_pr_U0_ap_start),
        .Block_proc_U0_ap_start(Block_proc_U0_ap_start),
        .Q(truncate_tree_U0_n_21),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .filter_U0_ap_start(filter_U0_ap_start),
        .int_ap_idle_reg(Loop_copy_sorted_pro_U0_n_12),
        .int_ap_idle_reg_0(sorted_0_U_n_19),
        .internal_empty_n_reg_0(start_for_Block_czec_U_n_10),
        .internal_empty_n_reg_1(start_for_Block_czec_U_n_11),
        .internal_empty_n_reg_2(start_for_Block_czec_U_n_12),
        .internal_empty_n_reg_3(start_for_Block_czec_U_n_13),
        .internal_full_n_reg_0(start_for_Block_czec_U_n_9),
        .\mOutPtr_reg[1]_0 (n_c_U_n_19),
        .n_c18_full_n(n_c18_full_n),
        .n_c_empty_n(n_c_empty_n),
        .start_for_Block_codeRepl810_pr_U0_full_n(start_for_Block_codeRepl810_pr_U0_full_n),
        .start_once_reg(start_once_reg_21),
        .truncate_tree_U0_ap_start(truncate_tree_U0_ap_start));
  design_1_huffman_encoding_0_1_start_for_Block_pBew start_for_Block_pBew_U
       (.Block_proc_U0_ap_start(Block_proc_U0_ap_start),
        .E(Block_proc_U0_num_nonzero_symbols_ap_vld),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg_0),
        .ap_rst_n(ap_rst_n),
        .extLd_loc_c19_empty_n(extLd_loc_c19_empty_n),
        .\mOutPtr_reg[0]_0 (extLd_loc_c19_U_n_9),
        .\mOutPtr_reg[0]_1 (sorted_0_U_n_19),
        .\mOutPtr_reg[1]_0 (Loop_copy_sorted_pro_U0_n_36),
        .start_for_Block_proc_U0_full_n(start_for_Block_proc_U0_full_n),
        .start_once_reg(start_once_reg));
  design_1_huffman_encoding_0_1_start_for_create_Aem start_for_create_Aem_U
       (.SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .create_tree_U0_ap_start(create_tree_U0_ap_start),
        .\mOutPtr_reg[0]_0 (create_tree_U0_ap_ready),
        .\mOutPtr_reg[0]_1 (sorted_0_U_n_19),
        .\mOutPtr_reg[1]_0 (Loop_copy_sorted_pro_U0_n_37),
        .start_for_create_tree_U0_full_n(start_for_create_tree_U0_full_n),
        .start_once_reg(start_once_reg));
  design_1_huffman_encoding_0_1_huffman_encoding_yd2 symbol_bits_V_U
       (.ADDRARDADDR(canonize_tree_U0_symbol_bits_V_address0),
        .ADDRBWRADDR(create_codeword_U0_symbol_bits_V_address0),
        .CO(icmp_ln21_fu_190_p2),
        .D({symbol_bits_V_U_n_17,symbol_bits_V_U_n_18,symbol_bits_V_U_n_19,symbol_bits_V_U_n_20}),
        .DIADI({canonize_tree_U0_n_56,canonize_tree_U0_n_57,canonize_tree_U0_n_58,canonize_tree_U0_n_59,canonize_tree_U0_n_60}),
        .DOBDO(length_V_reg_402),
        .E(create_codeword_U0_symbol_bits_V_ce0),
        .SS(ap_rst_n_inv),
        .WEA(canonize_tree_U0_symbol_bits_V_ce0),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg_5),
        .canonize_tree_U0_ap_continue(canonize_tree_U0_ap_continue),
        .canonize_tree_U0_symbol_bits_V_we0(canonize_tree_U0_symbol_bits_V_we0),
        .\count_reg[0]_0 (ap_CS_fsm_state3_3),
        .\count_reg[0]_1 (create_codeword_U0_n_57),
        .empty_n_reg_0(canonize_tree_U0_n_54),
        .full_n(full_n),
        .icmp_ln883_fu_265_p2(icmp_ln883_fu_265_p2),
        .\iptr_reg[0]_0 (memcore_iaddr_32),
        .\iptr_reg[0]_1 (canonize_tree_U0_n_55),
        .length_V_reg_4020(length_V_reg_4020),
        .ram_reg(symbol_bits_V_U_n_21),
        .ram_reg_0({symbol_bits_V_U_n_22,symbol_bits_V_U_n_23}),
        .symbol_bits_V_t_empty_n(symbol_bits_V_t_empty_n),
        .\tptr_reg[0]_0 (memcore_taddr_31),
        .\tptr_reg[0]_1 (create_codeword_U0_n_60));
  design_1_huffman_encoding_0_1_truncate_tree truncate_tree_U0
       (.ADDRARDADDR({truncate_tree_U0_n_51,truncate_tree_U0_n_52,truncate_tree_U0_n_53,truncate_tree_U0_n_54,truncate_tree_U0_n_55,truncate_tree_U0_n_56}),
        .ADDRBWRADDR({\buf_a0[1]_4 [5:4],\buf_a0[1]_4 [0]}),
        .D(p_1_in_35),
        .DIBDI({truncate_tree_U0_n_69,truncate_tree_U0_n_70,truncate_tree_U0_n_71,truncate_tree_U0_n_72,truncate_tree_U0_n_73,truncate_tree_U0_n_74,truncate_tree_U0_n_75,truncate_tree_U0_n_76,truncate_tree_U0_n_77}),
        .DOBDO(input_length_histogr_1_reg_384),
        .E(ap_NS_fsm14_out),
        .Q(canonize_tree_U0_n_12),
        .SS(ap_rst_n_inv),
        .WEA(truncate_tree_U0_n_65),
        .WEBWE(truncate_tree_U0_n_67),
        .\ap_CS_fsm_reg[11]_0 (truncate_tree_U0_n_66),
        .\ap_CS_fsm_reg[17]_0 ({truncate_tree_U0_output_length_histogram2_V_ce0,ap_CS_fsm_state14,ap_CS_fsm_state7,ap_CS_fsm_state3_33,truncate_tree_U0_input_length_histogram_V_ce0,truncate_tree_U0_n_21}),
        .\ap_CS_fsm_reg[3]_0 (truncate_tree_U0_n_68),
        .\ap_CS_fsm_reg[9]_0 (truncate_tree_U0_n_63),
        .\ap_CS_fsm_reg[9]_1 (truncate_tree_U0_n_64),
        .ap_clk(ap_clk),
        .ap_done_reg_reg_0(truncated_length_his_U_n_31),
        .ap_rst_n(ap_rst_n),
        .ap_sync_reg_channel_write_truncated_length_his(ap_sync_reg_channel_write_truncated_length_his),
        .ap_sync_reg_channel_write_truncated_length_his_1_reg(ap_sync_reg_channel_write_truncated_length_his_1_reg_n_7),
        .full_n_reg(truncate_tree_U0_n_49),
        .full_n_reg_0(truncate_tree_U0_n_50),
        .grp_fu_197_p2(grp_fu_197_p2),
        .\i2_0_reg_186_reg[5]_0 ({truncate_tree_U0_n_57,truncate_tree_U0_n_58,truncate_tree_U0_n_59,truncate_tree_U0_n_60,truncate_tree_U0_n_61,truncate_tree_U0_n_62}),
        .\i_0_reg_153_reg[5]_0 (truncate_tree_U0_input_length_histogram_V_address0),
        .iptr(iptr_36),
        .ram_reg(canonize_tree_U0_codeword_length_histogram_V_address0),
        .reg_2061(reg_2061),
        .\reg_206_reg[8]_0 (truncate_tree_U0_output_length_histogram2_V_d0),
        .\reg_206_reg[8]_1 ({truncated_length_his_U_n_11,truncated_length_his_U_n_12,truncated_length_his_U_n_13,truncated_length_his_U_n_14,truncated_length_his_U_n_15,truncated_length_his_U_n_16,truncated_length_his_U_n_17,truncated_length_his_U_n_18,truncated_length_his_U_n_19}),
        .\reg_212_reg[7]_0 ({truncate_tree_U0_n_78,truncate_tree_U0_n_79,truncate_tree_U0_n_80,truncate_tree_U0_n_81,truncate_tree_U0_n_82,truncate_tree_U0_n_83,truncate_tree_U0_n_84,truncate_tree_U0_n_85,truncate_tree_U0_n_86}),
        .truncate_tree_U0_ap_done(truncate_tree_U0_ap_done),
        .truncate_tree_U0_ap_ready(truncate_tree_U0_ap_ready),
        .truncate_tree_U0_ap_start(truncate_tree_U0_ap_start),
        .truncate_tree_U0_output_length_histogram1_V_address0(truncate_tree_U0_output_length_histogram1_V_address0),
        .truncate_tree_U0_output_length_histogram1_V_ce0(truncate_tree_U0_output_length_histogram1_V_ce0),
        .truncate_tree_U0_output_length_histogram1_V_d1(truncate_tree_U0_output_length_histogram1_V_d1),
        .truncated_length_his_1_i_full_n(truncated_length_his_1_i_full_n),
        .truncated_length_his_i_full_n(truncated_length_his_i_full_n),
        .\zext_ln45_reg_448_reg[5]_0 (truncate_tree_U0_output_length_histogram2_V_address0));
  design_1_huffman_encoding_0_1_huffman_encoding_vdy_9 truncated_length_his_1_U
       (.SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .codeword_length_hist_1_reg_3780(codeword_length_hist_1_reg_3780),
        .create_codeword_U0_codeword_length_histogram_V_ce0(create_codeword_U0_codeword_length_histogram_V_ce0),
        .empty_n_reg_0(create_codeword_U0_n_56),
        .full_n(full_n_12),
        .full_n_reg_0(truncated_length_his_1_U_n_19),
        .\iptr_reg[0]_0 (ap_sync_reg_channel_write_truncated_length_his_1_reg_n_7),
        .ram_reg(codeword_length_hist_1_reg_378),
        .ram_reg_0(truncate_tree_U0_output_length_histogram2_V_ce0),
        .ram_reg_1(truncate_tree_U0_output_length_histogram2_V_address0),
        .ram_reg_2(create_codeword_U0_codeword_length_histogram_V_address0),
        .ram_reg_3(truncate_tree_U0_output_length_histogram2_V_d0),
        .\tptr_reg[0]_0 (memcore_taddr_34),
        .\tptr_reg[0]_1 (create_codeword_U0_n_59),
        .truncate_tree_U0_ap_done(truncate_tree_U0_ap_done),
        .truncated_length_his_1_i_full_n(truncated_length_his_1_i_full_n),
        .truncated_length_his_1_t_empty_n(truncated_length_his_1_t_empty_n));
  design_1_huffman_encoding_0_1_huffman_encoding_wdI truncated_length_his_U
       (.ADDRARDADDR({truncate_tree_U0_n_51,truncate_tree_U0_n_52,truncate_tree_U0_n_53,truncate_tree_U0_n_54,truncate_tree_U0_n_55,truncate_tree_U0_n_56}),
        .ADDRBWRADDR(\buf_a0[1]_4 ),
        .CO(icmp_ln21_fu_190_p2),
        .D(p_1_in_35),
        .DIBDI({truncate_tree_U0_n_69,truncate_tree_U0_n_70,truncate_tree_U0_n_71,truncate_tree_U0_n_72,truncate_tree_U0_n_73,truncate_tree_U0_n_74,truncate_tree_U0_n_75,truncate_tree_U0_n_76,truncate_tree_U0_n_77}),
        .E(ap_NS_fsm14_out),
        .Q(compute_bit_length_U0_n_28),
        .SS(ap_rst_n_inv),
        .WEA(truncate_tree_U0_n_65),
        .WEBWE(truncate_tree_U0_n_67),
        .\ap_CS_fsm_reg[5] ({canonize_tree_U0_sorted_value_V_ce0,canonize_tree_U0_codeword_length_histogram_V_ce0,ap_CS_fsm_state3_3,canonize_tree_U0_n_19}),
        .ap_clk(ap_clk),
        .ap_done_reg_reg(ap_sync_reg_channel_write_truncated_length_his_1_reg_n_7),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(truncated_length_his_U_n_31),
        .ap_sync_reg_channel_write_truncated_length_his(ap_sync_reg_channel_write_truncated_length_his),
        .compute_bit_length_U0_ap_start(compute_bit_length_U0_ap_start),
        .count0(count0),
        .empty_n_reg_0(truncated_length_his_U_n_44),
        .grp_fu_197_p2(grp_fu_197_p2),
        .icmp_ln879_reg_272(icmp_ln879_reg_272),
        .\icmp_ln879_reg_272_reg[0] (ap_NS_fsm),
        .iptr(iptr_36),
        .\p_066_0_i_i_reg_127_reg[8] (p_1_in),
        .ram_reg({truncated_length_his_U_n_11,truncated_length_his_U_n_12,truncated_length_his_U_n_13,truncated_length_his_U_n_14,truncated_length_his_U_n_15,truncated_length_his_U_n_16,truncated_length_his_U_n_17,truncated_length_his_U_n_18,truncated_length_his_U_n_19}),
        .ram_reg_0(truncated_length_his_U_n_41),
        .ram_reg_1(truncated_length_his_U_n_42),
        .ram_reg_2(truncate_tree_U0_n_63),
        .ram_reg_3(\buf_a0[0]_2 ),
        .ram_reg_4(truncate_tree_U0_n_64),
        .ram_reg_5({truncate_tree_U0_n_57,truncate_tree_U0_n_58,truncate_tree_U0_n_59,truncate_tree_U0_n_60,truncate_tree_U0_n_61,truncate_tree_U0_n_62}),
        .ram_reg_6({truncate_tree_U0_n_78,truncate_tree_U0_n_79,truncate_tree_U0_n_80,truncate_tree_U0_n_81,truncate_tree_U0_n_82,truncate_tree_U0_n_83,truncate_tree_U0_n_84,truncate_tree_U0_n_85,truncate_tree_U0_n_86}),
        .ram_reg_7(truncate_tree_U0_n_66),
        .ram_reg_8(truncate_tree_U0_n_68),
        .ram_reg_9(truncate_tree_U0_output_length_histogram2_V_d0[0]),
        .reg_2061(reg_2061),
        .\reg_212_reg[0] ({ap_CS_fsm_state14,ap_CS_fsm_state7}),
        .sorted_copy2_value_V_t_empty_n(sorted_copy2_value_V_t_empty_n),
        .\t_V_5_reg_151_reg[1] (canonize_tree_U0_n_21),
        .\t_V_5_reg_151_reg[8] (p_066_0_i_i_reg_127),
        .tptr(tptr),
        .\tptr_reg[0]_0 (canonize_tree_U0_n_20),
        .truncate_tree_U0_ap_done(truncate_tree_U0_ap_done),
        .truncate_tree_U0_output_length_histogram1_V_ce0(truncate_tree_U0_output_length_histogram1_V_ce0),
        .truncate_tree_U0_output_length_histogram1_V_d1(truncate_tree_U0_output_length_histogram1_V_d1),
        .truncated_length_his_1_i_full_n(truncated_length_his_1_i_full_n),
        .truncated_length_his_i_full_n(truncated_length_his_i_full_n),
        .truncated_length_his_t_empty_n(truncated_length_his_t_empty_n));
  design_1_huffman_encoding_0_1_fifo_w9_d5_A val_assign5_loc_c_U
       (.CO(icmp_ln34_fu_145_p2),
        .Loop_copy_sorted_pro_U0_sorted_0_ce0(Loop_copy_sorted_pro_U0_sorted_0_ce0),
        .Q(ap_CS_fsm_state2),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .canonize_tree_U0_val_assign5_loc_read(canonize_tree_U0_val_assign5_loc_read),
        .extLd_loc_c19_full_n(extLd_loc_c19_full_n),
        .extLd_loc_c_full_n(extLd_loc_c_full_n),
        .in(Loop_copy_sorted_pro_U0_extLd_out_out1_din),
        .out(val_assign5_loc_c_dout),
        .shiftReg_ce(shiftReg_ce),
        .val_assign5_loc_c_empty_n(val_assign5_loc_c_empty_n),
        .val_assign5_loc_c_full_n(val_assign5_loc_c_full_n));
endmodule

(* ORIG_REF_NAME = "huffman_encoding_AXILiteS_s_axi" *) 
module design_1_huffman_encoding_0_1_huffman_encoding_AXILiteS_s_axi
   (\FSM_onehot_wstate_reg[2]_0 ,
    \FSM_onehot_rstate_reg[1]_0 ,
    s_axi_AXILiteS_BVALID,
    \FSM_onehot_wstate_reg[1]_0 ,
    s_axi_AXILiteS_RVALID,
    filter_U0_ap_start,
    s_axi_AXILiteS_RDATA,
    interrupt,
    s_axi_AXILiteS_WVALID,
    s_axi_AXILiteS_ARADDR,
    s_axi_AXILiteS_ARVALID,
    SS,
    ap_clk,
    s_axi_AXILiteS_AWADDR,
    n_c_full_n,
    Q,
    s_axi_AXILiteS_WDATA,
    s_axi_AXILiteS_WSTRB,
    ap_sync_done,
    E,
    num_nonzero_symbols,
    s_axi_AXILiteS_BREADY,
    s_axi_AXILiteS_RREADY,
    s_axi_AXILiteS_AWVALID,
    int_num_nonzero_symbols_ap_vld_reg_0,
    ap_idle,
    filter_U0_ap_ready);
  output \FSM_onehot_wstate_reg[2]_0 ;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output s_axi_AXILiteS_BVALID;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output s_axi_AXILiteS_RVALID;
  output filter_U0_ap_start;
  output [8:0]s_axi_AXILiteS_RDATA;
  output interrupt;
  input s_axi_AXILiteS_WVALID;
  input [4:0]s_axi_AXILiteS_ARADDR;
  input s_axi_AXILiteS_ARVALID;
  input [0:0]SS;
  input ap_clk;
  input [4:0]s_axi_AXILiteS_AWADDR;
  input n_c_full_n;
  input [0:0]Q;
  input [2:0]s_axi_AXILiteS_WDATA;
  input [0:0]s_axi_AXILiteS_WSTRB;
  input ap_sync_done;
  input [0:0]E;
  input [8:0]num_nonzero_symbols;
  input s_axi_AXILiteS_BREADY;
  input s_axi_AXILiteS_RREADY;
  input s_axi_AXILiteS_AWVALID;
  input int_num_nonzero_symbols_ap_vld_reg_0;
  input ap_idle;
  input filter_U0_ap_ready;

  wire [0:0]E;
  wire \FSM_onehot_rstate[1]_i_1_n_7 ;
  wire \FSM_onehot_rstate[2]_i_1_n_7 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_2_n_7 ;
  wire \FSM_onehot_wstate[2]_i_1_n_7 ;
  wire \FSM_onehot_wstate[3]_i_1_n_7 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_idle;
  wire ap_sync_done;
  wire ar_hs;
  wire [7:1]data0;
  wire filter_U0_ap_ready;
  wire filter_U0_ap_start;
  wire int_ap_done_i_1_n_7;
  wire int_ap_done_i_2_n_7;
  wire int_ap_start3_out;
  wire int_ap_start_i_1_n_7;
  wire int_auto_restart_i_1_n_7;
  wire int_auto_restart_i_2_n_7;
  wire int_gie_i_1_n_7;
  wire int_gie_reg_n_7;
  wire \int_ier[0]_i_1_n_7 ;
  wire \int_ier[1]_i_1_n_7 ;
  wire \int_ier[1]_i_2_n_7 ;
  wire \int_ier_reg_n_7_[0] ;
  wire \int_ier_reg_n_7_[1] ;
  wire int_isr6_out;
  wire \int_isr[0]_i_1_n_7 ;
  wire \int_isr[1]_i_1_n_7 ;
  wire \int_isr_reg_n_7_[0] ;
  wire int_num_nonzero_symbols_ap_vld__0;
  wire int_num_nonzero_symbols_ap_vld_i_1_n_7;
  wire int_num_nonzero_symbols_ap_vld_reg_0;
  wire \int_num_nonzero_symbols_reg_n_7_[0] ;
  wire \int_num_nonzero_symbols_reg_n_7_[1] ;
  wire \int_num_nonzero_symbols_reg_n_7_[2] ;
  wire \int_num_nonzero_symbols_reg_n_7_[3] ;
  wire \int_num_nonzero_symbols_reg_n_7_[4] ;
  wire \int_num_nonzero_symbols_reg_n_7_[5] ;
  wire \int_num_nonzero_symbols_reg_n_7_[6] ;
  wire \int_num_nonzero_symbols_reg_n_7_[7] ;
  wire \int_num_nonzero_symbols_reg_n_7_[8] ;
  wire interrupt;
  wire n_c_full_n;
  wire [8:0]num_nonzero_symbols;
  wire p_1_in;
  wire \rdata[0]_i_1_n_7 ;
  wire \rdata[0]_i_2_n_7 ;
  wire \rdata[1]_i_1_n_7 ;
  wire \rdata[1]_i_2_n_7 ;
  wire \rdata[2]_i_1_n_7 ;
  wire \rdata[3]_i_1_n_7 ;
  wire \rdata[4]_i_1_n_7 ;
  wire \rdata[5]_i_1_n_7 ;
  wire \rdata[6]_i_1_n_7 ;
  wire \rdata[7]_i_1_n_7 ;
  wire \rdata[7]_i_2_n_7 ;
  wire \rdata[8]_i_1_n_7 ;
  wire \rdata[8]_i_3_n_7 ;
  wire [4:0]s_axi_AXILiteS_ARADDR;
  wire s_axi_AXILiteS_ARVALID;
  wire [4:0]s_axi_AXILiteS_AWADDR;
  wire s_axi_AXILiteS_AWVALID;
  wire s_axi_AXILiteS_BREADY;
  wire s_axi_AXILiteS_BVALID;
  wire [8:0]s_axi_AXILiteS_RDATA;
  wire s_axi_AXILiteS_RREADY;
  wire s_axi_AXILiteS_RVALID;
  wire [2:0]s_axi_AXILiteS_WDATA;
  wire [0:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;
  wire waddr;
  wire \waddr_reg_n_7_[0] ;
  wire \waddr_reg_n_7_[1] ;
  wire \waddr_reg_n_7_[2] ;
  wire \waddr_reg_n_7_[3] ;
  wire \waddr_reg_n_7_[4] ;

  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT4 #(
    .INIT(16'h8BFB)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(s_axi_AXILiteS_RREADY),
        .I1(s_axi_AXILiteS_RVALID),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(s_axi_AXILiteS_ARVALID),
        .O(\FSM_onehot_rstate[1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_AXILiteS_ARVALID),
        .I2(s_axi_AXILiteS_RREADY),
        .I3(s_axi_AXILiteS_RVALID),
        .O(\FSM_onehot_rstate[2]_i_1_n_7 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_7 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(SS));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_7 ),
        .Q(s_axi_AXILiteS_RVALID),
        .R(SS));
  LUT5 #(
    .INIT(32'hBA30BA3F)) 
    \FSM_onehot_wstate[1]_i_2 
       (.I0(s_axi_AXILiteS_BREADY),
        .I1(s_axi_AXILiteS_AWVALID),
        .I2(\FSM_onehot_wstate_reg[1]_0 ),
        .I3(s_axi_AXILiteS_BVALID),
        .I4(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[1]_i_2_n_7 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(\FSM_onehot_wstate_reg[1]_0 ),
        .I1(s_axi_AXILiteS_AWVALID),
        .I2(s_axi_AXILiteS_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(\FSM_onehot_wstate_reg[2]_0 ),
        .I1(s_axi_AXILiteS_WVALID),
        .I2(s_axi_AXILiteS_BREADY),
        .I3(s_axi_AXILiteS_BVALID),
        .O(\FSM_onehot_wstate[3]_i_1_n_7 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_2_n_7 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(SS));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_7 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(SS));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_7 ),
        .Q(s_axi_AXILiteS_BVALID),
        .R(SS));
  LUT5 #(
    .INIT(32'hFEFFAAAA)) 
    int_ap_done_i_1
       (.I0(ap_sync_done),
        .I1(s_axi_AXILiteS_ARADDR[2]),
        .I2(s_axi_AXILiteS_ARADDR[4]),
        .I3(int_ap_done_i_2_n_7),
        .I4(data0[1]),
        .O(int_ap_done_i_1_n_7));
  LUT5 #(
    .INIT(32'h01000000)) 
    int_ap_done_i_2
       (.I0(s_axi_AXILiteS_ARADDR[3]),
        .I1(s_axi_AXILiteS_ARADDR[0]),
        .I2(s_axi_AXILiteS_ARADDR[1]),
        .I3(\FSM_onehot_rstate_reg[1]_0 ),
        .I4(s_axi_AXILiteS_ARVALID),
        .O(int_ap_done_i_2_n_7));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_done_i_1_n_7),
        .Q(data0[1]),
        .R(SS));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(data0[2]),
        .R(SS));
  FDRE int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(filter_U0_ap_ready),
        .Q(data0[3]),
        .R(SS));
  LUT5 #(
    .INIT(32'hFFBFFF80)) 
    int_ap_start_i_1
       (.I0(data0[7]),
        .I1(n_c_full_n),
        .I2(Q),
        .I3(int_ap_start3_out),
        .I4(filter_U0_ap_start),
        .O(int_ap_start_i_1_n_7));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    int_ap_start_i_2
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(\waddr_reg_n_7_[2] ),
        .I3(int_auto_restart_i_2_n_7),
        .O(int_ap_start3_out));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_7),
        .Q(filter_U0_ap_start),
        .R(SS));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    int_auto_restart_i_1
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(int_auto_restart_i_2_n_7),
        .I2(\waddr_reg_n_7_[2] ),
        .I3(s_axi_AXILiteS_WSTRB),
        .I4(data0[7]),
        .O(int_auto_restart_i_1_n_7));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    int_auto_restart_i_2
       (.I0(\waddr_reg_n_7_[3] ),
        .I1(\waddr_reg_n_7_[4] ),
        .I2(\waddr_reg_n_7_[0] ),
        .I3(\waddr_reg_n_7_[1] ),
        .I4(s_axi_AXILiteS_WVALID),
        .I5(\FSM_onehot_wstate_reg[2]_0 ),
        .O(int_auto_restart_i_2_n_7));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_7),
        .Q(data0[7]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    int_gie_i_1
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(int_auto_restart_i_2_n_7),
        .I2(\waddr_reg_n_7_[2] ),
        .I3(s_axi_AXILiteS_WSTRB),
        .I4(int_gie_reg_n_7),
        .O(int_gie_i_1_n_7));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_7),
        .Q(int_gie_reg_n_7),
        .R(SS));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(\waddr_reg_n_7_[2] ),
        .I2(s_axi_AXILiteS_WSTRB),
        .I3(\int_ier[1]_i_2_n_7 ),
        .I4(\int_ier_reg_n_7_[0] ),
        .O(\int_ier[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(\waddr_reg_n_7_[2] ),
        .I2(s_axi_AXILiteS_WSTRB),
        .I3(\int_ier[1]_i_2_n_7 ),
        .I4(\int_ier_reg_n_7_[1] ),
        .O(\int_ier[1]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFEFFFFFFFFFFFFFF)) 
    \int_ier[1]_i_2 
       (.I0(\waddr_reg_n_7_[4] ),
        .I1(\waddr_reg_n_7_[0] ),
        .I2(\waddr_reg_n_7_[1] ),
        .I3(s_axi_AXILiteS_WVALID),
        .I4(\FSM_onehot_wstate_reg[2]_0 ),
        .I5(\waddr_reg_n_7_[3] ),
        .O(\int_ier[1]_i_2_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_7 ),
        .Q(\int_ier_reg_n_7_[0] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_7 ),
        .Q(\int_ier_reg_n_7_[1] ),
        .R(SS));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(int_isr6_out),
        .I2(\int_ier_reg_n_7_[0] ),
        .I3(ap_sync_done),
        .I4(\int_isr_reg_n_7_[0] ),
        .O(\int_isr[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \int_isr[0]_i_2 
       (.I0(\waddr_reg_n_7_[2] ),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(\int_ier[1]_i_2_n_7 ),
        .O(int_isr6_out));
  LUT6 #(
    .INIT(64'hF7777777F8888888)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(int_isr6_out),
        .I2(Q),
        .I3(n_c_full_n),
        .I4(\int_ier_reg_n_7_[1] ),
        .I5(p_1_in),
        .O(\int_isr[1]_i_1_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_7 ),
        .Q(\int_isr_reg_n_7_[0] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_7 ),
        .Q(p_1_in),
        .R(SS));
  LUT5 #(
    .INIT(32'h7FFF00FF)) 
    int_num_nonzero_symbols_ap_vld_i_1
       (.I0(s_axi_AXILiteS_ARADDR[2]),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(int_ap_done_i_2_n_7),
        .I3(int_num_nonzero_symbols_ap_vld_reg_0),
        .I4(int_num_nonzero_symbols_ap_vld__0),
        .O(int_num_nonzero_symbols_ap_vld_i_1_n_7));
  FDRE int_num_nonzero_symbols_ap_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_num_nonzero_symbols_ap_vld_i_1_n_7),
        .Q(int_num_nonzero_symbols_ap_vld__0),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_num_nonzero_symbols_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(num_nonzero_symbols[0]),
        .Q(\int_num_nonzero_symbols_reg_n_7_[0] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_num_nonzero_symbols_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(num_nonzero_symbols[1]),
        .Q(\int_num_nonzero_symbols_reg_n_7_[1] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_num_nonzero_symbols_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(num_nonzero_symbols[2]),
        .Q(\int_num_nonzero_symbols_reg_n_7_[2] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_num_nonzero_symbols_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(num_nonzero_symbols[3]),
        .Q(\int_num_nonzero_symbols_reg_n_7_[3] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_num_nonzero_symbols_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(num_nonzero_symbols[4]),
        .Q(\int_num_nonzero_symbols_reg_n_7_[4] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_num_nonzero_symbols_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(num_nonzero_symbols[5]),
        .Q(\int_num_nonzero_symbols_reg_n_7_[5] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_num_nonzero_symbols_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(num_nonzero_symbols[6]),
        .Q(\int_num_nonzero_symbols_reg_n_7_[6] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_num_nonzero_symbols_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(num_nonzero_symbols[7]),
        .Q(\int_num_nonzero_symbols_reg_n_7_[7] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_num_nonzero_symbols_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(num_nonzero_symbols[8]),
        .Q(\int_num_nonzero_symbols_reg_n_7_[8] ),
        .R(SS));
  LUT3 #(
    .INIT(8'hA8)) 
    interrupt_INST_0
       (.I0(int_gie_reg_n_7),
        .I1(p_1_in),
        .I2(\int_isr_reg_n_7_[0] ),
        .O(interrupt));
  LUT6 #(
    .INIT(64'h45404540FFFF0000)) 
    \rdata[0]_i_1 
       (.I0(s_axi_AXILiteS_ARADDR[3]),
        .I1(int_num_nonzero_symbols_ap_vld__0),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(\int_num_nonzero_symbols_reg_n_7_[0] ),
        .I4(\rdata[0]_i_2_n_7 ),
        .I5(s_axi_AXILiteS_ARADDR[4]),
        .O(\rdata[0]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_2 
       (.I0(\int_isr_reg_n_7_[0] ),
        .I1(\int_ier_reg_n_7_[0] ),
        .I2(s_axi_AXILiteS_ARADDR[3]),
        .I3(int_gie_reg_n_7),
        .I4(s_axi_AXILiteS_ARADDR[2]),
        .I5(filter_U0_ap_start),
        .O(\rdata[0]_i_2_n_7 ));
  LUT5 #(
    .INIT(32'hAABAAAAA)) 
    \rdata[1]_i_1 
       (.I0(\rdata[1]_i_2_n_7 ),
        .I1(s_axi_AXILiteS_ARADDR[2]),
        .I2(s_axi_AXILiteS_ARADDR[4]),
        .I3(s_axi_AXILiteS_ARADDR[3]),
        .I4(\int_num_nonzero_symbols_reg_n_7_[1] ),
        .O(\rdata[1]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'h5510441011100010)) 
    \rdata[1]_i_2 
       (.I0(s_axi_AXILiteS_ARADDR[4]),
        .I1(s_axi_AXILiteS_ARADDR[2]),
        .I2(data0[1]),
        .I3(s_axi_AXILiteS_ARADDR[3]),
        .I4(\int_ier_reg_n_7_[1] ),
        .I5(p_1_in),
        .O(\rdata[1]_i_2_n_7 ));
  LUT5 #(
    .INIT(32'h00320002)) 
    \rdata[2]_i_1 
       (.I0(data0[2]),
        .I1(s_axi_AXILiteS_ARADDR[2]),
        .I2(s_axi_AXILiteS_ARADDR[4]),
        .I3(s_axi_AXILiteS_ARADDR[3]),
        .I4(\int_num_nonzero_symbols_reg_n_7_[2] ),
        .O(\rdata[2]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'h00320002)) 
    \rdata[3]_i_1 
       (.I0(data0[3]),
        .I1(s_axi_AXILiteS_ARADDR[2]),
        .I2(s_axi_AXILiteS_ARADDR[4]),
        .I3(s_axi_AXILiteS_ARADDR[3]),
        .I4(\int_num_nonzero_symbols_reg_n_7_[3] ),
        .O(\rdata[3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \rdata[4]_i_1 
       (.I0(\int_num_nonzero_symbols_reg_n_7_[4] ),
        .I1(s_axi_AXILiteS_ARADDR[1]),
        .I2(s_axi_AXILiteS_ARADDR[0]),
        .O(\rdata[4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \rdata[5]_i_1 
       (.I0(\int_num_nonzero_symbols_reg_n_7_[5] ),
        .I1(s_axi_AXILiteS_ARADDR[1]),
        .I2(s_axi_AXILiteS_ARADDR[0]),
        .O(\rdata[5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \rdata[6]_i_1 
       (.I0(\int_num_nonzero_symbols_reg_n_7_[6] ),
        .I1(s_axi_AXILiteS_ARADDR[1]),
        .I2(s_axi_AXILiteS_ARADDR[0]),
        .O(\rdata[6]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'h8880)) 
    \rdata[7]_i_1 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_AXILiteS_ARVALID),
        .I2(s_axi_AXILiteS_ARADDR[1]),
        .I3(s_axi_AXILiteS_ARADDR[0]),
        .O(\rdata[7]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'h00320002)) 
    \rdata[7]_i_2 
       (.I0(data0[7]),
        .I1(s_axi_AXILiteS_ARADDR[2]),
        .I2(s_axi_AXILiteS_ARADDR[4]),
        .I3(s_axi_AXILiteS_ARADDR[3]),
        .I4(\int_num_nonzero_symbols_reg_n_7_[7] ),
        .O(\rdata[7]_i_2_n_7 ));
  LUT5 #(
    .INIT(32'h88888088)) 
    \rdata[8]_i_1 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_AXILiteS_ARVALID),
        .I2(s_axi_AXILiteS_ARADDR[3]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(s_axi_AXILiteS_ARADDR[2]),
        .O(\rdata[8]_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[8]_i_2 
       (.I0(s_axi_AXILiteS_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .O(ar_hs));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \rdata[8]_i_3 
       (.I0(\int_num_nonzero_symbols_reg_n_7_[8] ),
        .I1(s_axi_AXILiteS_ARADDR[1]),
        .I2(s_axi_AXILiteS_ARADDR[0]),
        .O(\rdata[8]_i_3_n_7 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[0]_i_1_n_7 ),
        .Q(s_axi_AXILiteS_RDATA[0]),
        .R(\rdata[7]_i_1_n_7 ));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[1]_i_1_n_7 ),
        .Q(s_axi_AXILiteS_RDATA[1]),
        .R(\rdata[7]_i_1_n_7 ));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[2]_i_1_n_7 ),
        .Q(s_axi_AXILiteS_RDATA[2]),
        .R(\rdata[7]_i_1_n_7 ));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[3]_i_1_n_7 ),
        .Q(s_axi_AXILiteS_RDATA[3]),
        .R(\rdata[7]_i_1_n_7 ));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[4]_i_1_n_7 ),
        .Q(s_axi_AXILiteS_RDATA[4]),
        .R(\rdata[8]_i_1_n_7 ));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[5]_i_1_n_7 ),
        .Q(s_axi_AXILiteS_RDATA[5]),
        .R(\rdata[8]_i_1_n_7 ));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[6]_i_1_n_7 ),
        .Q(s_axi_AXILiteS_RDATA[6]),
        .R(\rdata[8]_i_1_n_7 ));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[7]_i_2_n_7 ),
        .Q(s_axi_AXILiteS_RDATA[7]),
        .R(\rdata[7]_i_1_n_7 ));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[8]_i_3_n_7 ),
        .Q(s_axi_AXILiteS_RDATA[8]),
        .R(\rdata[8]_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[4]_i_1 
       (.I0(s_axi_AXILiteS_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[0]),
        .Q(\waddr_reg_n_7_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[1]),
        .Q(\waddr_reg_n_7_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[2]),
        .Q(\waddr_reg_n_7_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[3]),
        .Q(\waddr_reg_n_7_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[4]),
        .Q(\waddr_reg_n_7_[4] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "huffman_encoding_g8j" *) 
module design_1_huffman_encoding_0_1_huffman_encoding_g8j
   (ram_reg,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    D,
    sorting_frequency_V_2_reg_7003,
    Q,
    SS,
    \dout_array_reg[0][7]_0 ,
    ap_clk,
    \dout_array_reg[0][6]_0 ,
    \dout_array_reg[0][5]_0 ,
    \dout_array_reg[0][4]_0 ,
    \dout_array_reg[0][3]_0 ,
    \dout_array_reg[0][2]_0 ,
    \dout_array_reg[0][1]_0 ,
    \dout_array_reg[0][0]_0 );
  output ram_reg;
  output ram_reg_0;
  output ram_reg_1;
  output ram_reg_2;
  output ram_reg_3;
  output ram_reg_4;
  output ram_reg_5;
  output ram_reg_6;
  output [3:0]D;
  input [31:0]sorting_frequency_V_2_reg_7003;
  input [2:0]Q;
  input [0:0]SS;
  input \dout_array_reg[0][7]_0 ;
  input ap_clk;
  input \dout_array_reg[0][6]_0 ;
  input \dout_array_reg[0][5]_0 ;
  input \dout_array_reg[0][4]_0 ;
  input \dout_array_reg[0][3]_0 ;
  input \dout_array_reg[0][2]_0 ;
  input \dout_array_reg[0][1]_0 ;
  input \dout_array_reg[0][0]_0 ;

  wire [3:0]D;
  wire [2:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire [2:2]\din1_cast_array_reg[0]_2 ;
  wire \dout_array_reg[0][0]_0 ;
  wire \dout_array_reg[0][1]_0 ;
  wire \dout_array_reg[0][2]_0 ;
  wire \dout_array_reg[0][3]_0 ;
  wire \dout_array_reg[0][4]_0 ;
  wire \dout_array_reg[0][5]_0 ;
  wire \dout_array_reg[0][6]_0 ;
  wire \dout_array_reg[0][7]_0 ;
  wire [7:0]\dout_array_reg[0]_1 ;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire [31:0]sorting_frequency_V_2_reg_7003;

  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_V_reg_7014[0]_i_1 
       (.I0(\dout_array_reg[0]_1 [4]),
        .I1(\din1_cast_array_reg[0]_2 ),
        .I2(\dout_array_reg[0]_1 [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_V_reg_7014[1]_i_1 
       (.I0(\dout_array_reg[0]_1 [5]),
        .I1(\din1_cast_array_reg[0]_2 ),
        .I2(\dout_array_reg[0]_1 [1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_V_reg_7014[2]_i_1 
       (.I0(\dout_array_reg[0]_1 [6]),
        .I1(\din1_cast_array_reg[0]_2 ),
        .I2(\dout_array_reg[0]_1 [2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_V_reg_7014[3]_i_2 
       (.I0(\dout_array_reg[0]_1 [7]),
        .I1(\din1_cast_array_reg[0]_2 ),
        .I2(\dout_array_reg[0]_1 [3]),
        .O(D[3]));
  FDRE \din1_cast_array_reg[0][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(\din1_cast_array_reg[0]_2 ),
        .R(SS));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout_array[0][0]_i_2 
       (.I0(sorting_frequency_V_2_reg_7003[24]),
        .I1(sorting_frequency_V_2_reg_7003[8]),
        .I2(Q[1]),
        .I3(sorting_frequency_V_2_reg_7003[16]),
        .I4(Q[2]),
        .I5(sorting_frequency_V_2_reg_7003[0]),
        .O(ram_reg));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout_array[0][1]_i_2 
       (.I0(sorting_frequency_V_2_reg_7003[25]),
        .I1(sorting_frequency_V_2_reg_7003[9]),
        .I2(Q[1]),
        .I3(sorting_frequency_V_2_reg_7003[17]),
        .I4(Q[2]),
        .I5(sorting_frequency_V_2_reg_7003[1]),
        .O(ram_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout_array[0][2]_i_2 
       (.I0(sorting_frequency_V_2_reg_7003[26]),
        .I1(sorting_frequency_V_2_reg_7003[10]),
        .I2(Q[1]),
        .I3(sorting_frequency_V_2_reg_7003[18]),
        .I4(Q[2]),
        .I5(sorting_frequency_V_2_reg_7003[2]),
        .O(ram_reg_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout_array[0][3]_i_2 
       (.I0(sorting_frequency_V_2_reg_7003[27]),
        .I1(sorting_frequency_V_2_reg_7003[11]),
        .I2(Q[1]),
        .I3(sorting_frequency_V_2_reg_7003[19]),
        .I4(Q[2]),
        .I5(sorting_frequency_V_2_reg_7003[3]),
        .O(ram_reg_2));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout_array[0][4]_i_2 
       (.I0(sorting_frequency_V_2_reg_7003[28]),
        .I1(sorting_frequency_V_2_reg_7003[12]),
        .I2(Q[1]),
        .I3(sorting_frequency_V_2_reg_7003[20]),
        .I4(Q[2]),
        .I5(sorting_frequency_V_2_reg_7003[4]),
        .O(ram_reg_3));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout_array[0][5]_i_2 
       (.I0(sorting_frequency_V_2_reg_7003[29]),
        .I1(sorting_frequency_V_2_reg_7003[13]),
        .I2(Q[1]),
        .I3(sorting_frequency_V_2_reg_7003[21]),
        .I4(Q[2]),
        .I5(sorting_frequency_V_2_reg_7003[5]),
        .O(ram_reg_4));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout_array[0][6]_i_2 
       (.I0(sorting_frequency_V_2_reg_7003[30]),
        .I1(sorting_frequency_V_2_reg_7003[14]),
        .I2(Q[1]),
        .I3(sorting_frequency_V_2_reg_7003[22]),
        .I4(Q[2]),
        .I5(sorting_frequency_V_2_reg_7003[6]),
        .O(ram_reg_5));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout_array[0][7]_i_2 
       (.I0(sorting_frequency_V_2_reg_7003[31]),
        .I1(sorting_frequency_V_2_reg_7003[15]),
        .I2(Q[1]),
        .I3(sorting_frequency_V_2_reg_7003[23]),
        .I4(Q[2]),
        .I5(sorting_frequency_V_2_reg_7003[7]),
        .O(ram_reg_6));
  FDRE \dout_array_reg[0][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dout_array_reg[0][0]_0 ),
        .Q(\dout_array_reg[0]_1 [0]),
        .R(SS));
  FDRE \dout_array_reg[0][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dout_array_reg[0][1]_0 ),
        .Q(\dout_array_reg[0]_1 [1]),
        .R(SS));
  FDRE \dout_array_reg[0][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dout_array_reg[0][2]_0 ),
        .Q(\dout_array_reg[0]_1 [2]),
        .R(SS));
  FDRE \dout_array_reg[0][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dout_array_reg[0][3]_0 ),
        .Q(\dout_array_reg[0]_1 [3]),
        .R(SS));
  FDRE \dout_array_reg[0][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dout_array_reg[0][4]_0 ),
        .Q(\dout_array_reg[0]_1 [4]),
        .R(SS));
  FDRE \dout_array_reg[0][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dout_array_reg[0][5]_0 ),
        .Q(\dout_array_reg[0]_1 [5]),
        .R(SS));
  FDRE \dout_array_reg[0][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dout_array_reg[0][6]_0 ),
        .Q(\dout_array_reg[0]_1 [6]),
        .R(SS));
  FDRE \dout_array_reg[0][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dout_array_reg[0][7]_0 ),
        .Q(\dout_array_reg[0]_1 [7]),
        .R(SS));
endmodule

(* ORIG_REF_NAME = "huffman_encoding_hbi" *) 
module design_1_huffman_encoding_0_1_huffman_encoding_hbi
   (D,
    Q,
    \tmp_i_reg_7027_reg[7]_i_2_0 ,
    \tmp_i_reg_7027_reg[7]_i_2_1 ,
    \tmp_i_reg_7027_reg[7]_i_2_2 ,
    \tmp_i_reg_7027_reg[0]_i_3_0 ,
    \tmp_i_reg_7027_reg[7]_i_2_3 ,
    \tmp_i_reg_7027_reg[2]_i_3_0 ,
    \tmp_i_reg_7027_reg[7]_i_3_0 ,
    \tmp_i_reg_7027_reg[7]_i_2_4 ,
    \tmp_i_reg_7027_reg[7]_i_2_5 ,
    \tmp_i_reg_7027_reg[7]_i_2_6 ,
    \tmp_i_reg_7027_reg[7]_i_2_7 ,
    \tmp_i_reg_7027_reg[7]_i_3_1 ,
    \tmp_i_reg_7027_reg[7]_i_3_2 ,
    \tmp_i_reg_7027_reg[7]_i_3_3 ,
    \tmp_i_reg_7027_reg[7]_i_3_4 ,
    \tmp_i_reg_7027_reg[7]_i_3_5 ,
    \tmp_i_reg_7027_reg[7]_i_3_6 ,
    \tmp_i_reg_7027_reg[7]_i_3_7 ,
    \tmp_i_reg_7027_reg[7]_i_3_8 ,
    \tmp_i_reg_7027_reg[7]_i_4_0 ,
    \tmp_i_reg_7027_reg[7]_i_4_1 ,
    \tmp_i_reg_7027_reg[7]_i_4_2 ,
    \tmp_i_reg_7027_reg[7]_i_4_3 ,
    \tmp_i_reg_7027_reg[7]_i_4_4 ,
    \tmp_i_reg_7027_reg[7]_i_4_5 ,
    \tmp_i_reg_7027_reg[7]_i_4_6 ,
    \tmp_i_reg_7027_reg[7]_i_4_7 ,
    \tmp_i_reg_7027_reg[7]_i_5_0 ,
    \tmp_i_reg_7027_reg[7]_i_5_1 ,
    \tmp_i_reg_7027_reg[7]_i_5_2 ,
    \tmp_i_reg_7027_reg[7]_i_5_3 ,
    \tmp_i_reg_7027_reg[7]_i_5_4 ,
    \tmp_i_reg_7027_reg[7]_i_5_5 ,
    \tmp_i_reg_7027_reg[7]_i_5_6 ,
    \tmp_i_reg_7027_reg[7]_i_5_7 );
  output [7:0]D;
  input [3:0]Q;
  input [7:0]\tmp_i_reg_7027_reg[7]_i_2_0 ;
  input [7:0]\tmp_i_reg_7027_reg[7]_i_2_1 ;
  input [7:0]\tmp_i_reg_7027_reg[7]_i_2_2 ;
  input \tmp_i_reg_7027_reg[0]_i_3_0 ;
  input [7:0]\tmp_i_reg_7027_reg[7]_i_2_3 ;
  input \tmp_i_reg_7027_reg[2]_i_3_0 ;
  input \tmp_i_reg_7027_reg[7]_i_3_0 ;
  input [7:0]\tmp_i_reg_7027_reg[7]_i_2_4 ;
  input [7:0]\tmp_i_reg_7027_reg[7]_i_2_5 ;
  input [7:0]\tmp_i_reg_7027_reg[7]_i_2_6 ;
  input [7:0]\tmp_i_reg_7027_reg[7]_i_2_7 ;
  input [7:0]\tmp_i_reg_7027_reg[7]_i_3_1 ;
  input [7:0]\tmp_i_reg_7027_reg[7]_i_3_2 ;
  input [7:0]\tmp_i_reg_7027_reg[7]_i_3_3 ;
  input [7:0]\tmp_i_reg_7027_reg[7]_i_3_4 ;
  input [7:0]\tmp_i_reg_7027_reg[7]_i_3_5 ;
  input [7:0]\tmp_i_reg_7027_reg[7]_i_3_6 ;
  input [7:0]\tmp_i_reg_7027_reg[7]_i_3_7 ;
  input [7:0]\tmp_i_reg_7027_reg[7]_i_3_8 ;
  input [7:0]\tmp_i_reg_7027_reg[7]_i_4_0 ;
  input [7:0]\tmp_i_reg_7027_reg[7]_i_4_1 ;
  input [7:0]\tmp_i_reg_7027_reg[7]_i_4_2 ;
  input [7:0]\tmp_i_reg_7027_reg[7]_i_4_3 ;
  input [7:0]\tmp_i_reg_7027_reg[7]_i_4_4 ;
  input [7:0]\tmp_i_reg_7027_reg[7]_i_4_5 ;
  input [7:0]\tmp_i_reg_7027_reg[7]_i_4_6 ;
  input [7:0]\tmp_i_reg_7027_reg[7]_i_4_7 ;
  input [7:0]\tmp_i_reg_7027_reg[7]_i_5_0 ;
  input [7:0]\tmp_i_reg_7027_reg[7]_i_5_1 ;
  input [7:0]\tmp_i_reg_7027_reg[7]_i_5_2 ;
  input [7:0]\tmp_i_reg_7027_reg[7]_i_5_3 ;
  input [7:0]\tmp_i_reg_7027_reg[7]_i_5_4 ;
  input [7:0]\tmp_i_reg_7027_reg[7]_i_5_5 ;
  input [7:0]\tmp_i_reg_7027_reg[7]_i_5_6 ;
  input [7:0]\tmp_i_reg_7027_reg[7]_i_5_7 ;

  wire [7:0]D;
  wire [3:0]Q;
  wire [7:0]mux_1_0;
  wire [7:0]mux_1_1;
  wire [7:0]mux_1_2;
  wire [7:0]mux_1_3;
  wire [7:0]mux_1_4;
  wire [7:0]mux_1_5;
  wire [7:0]mux_1_6;
  wire [7:0]mux_1_7;
  wire [7:0]mux_2_0;
  wire [7:0]mux_2_1;
  wire [7:0]mux_2_2;
  wire [7:0]mux_2_3;
  wire \tmp_i_reg_7027_reg[0]_i_3_0 ;
  wire \tmp_i_reg_7027_reg[2]_i_3_0 ;
  wire [7:0]\tmp_i_reg_7027_reg[7]_i_2_0 ;
  wire [7:0]\tmp_i_reg_7027_reg[7]_i_2_1 ;
  wire [7:0]\tmp_i_reg_7027_reg[7]_i_2_2 ;
  wire [7:0]\tmp_i_reg_7027_reg[7]_i_2_3 ;
  wire [7:0]\tmp_i_reg_7027_reg[7]_i_2_4 ;
  wire [7:0]\tmp_i_reg_7027_reg[7]_i_2_5 ;
  wire [7:0]\tmp_i_reg_7027_reg[7]_i_2_6 ;
  wire [7:0]\tmp_i_reg_7027_reg[7]_i_2_7 ;
  wire \tmp_i_reg_7027_reg[7]_i_3_0 ;
  wire [7:0]\tmp_i_reg_7027_reg[7]_i_3_1 ;
  wire [7:0]\tmp_i_reg_7027_reg[7]_i_3_2 ;
  wire [7:0]\tmp_i_reg_7027_reg[7]_i_3_3 ;
  wire [7:0]\tmp_i_reg_7027_reg[7]_i_3_4 ;
  wire [7:0]\tmp_i_reg_7027_reg[7]_i_3_5 ;
  wire [7:0]\tmp_i_reg_7027_reg[7]_i_3_6 ;
  wire [7:0]\tmp_i_reg_7027_reg[7]_i_3_7 ;
  wire [7:0]\tmp_i_reg_7027_reg[7]_i_3_8 ;
  wire [7:0]\tmp_i_reg_7027_reg[7]_i_4_0 ;
  wire [7:0]\tmp_i_reg_7027_reg[7]_i_4_1 ;
  wire [7:0]\tmp_i_reg_7027_reg[7]_i_4_2 ;
  wire [7:0]\tmp_i_reg_7027_reg[7]_i_4_3 ;
  wire [7:0]\tmp_i_reg_7027_reg[7]_i_4_4 ;
  wire [7:0]\tmp_i_reg_7027_reg[7]_i_4_5 ;
  wire [7:0]\tmp_i_reg_7027_reg[7]_i_4_6 ;
  wire [7:0]\tmp_i_reg_7027_reg[7]_i_4_7 ;
  wire [7:0]\tmp_i_reg_7027_reg[7]_i_5_0 ;
  wire [7:0]\tmp_i_reg_7027_reg[7]_i_5_1 ;
  wire [7:0]\tmp_i_reg_7027_reg[7]_i_5_2 ;
  wire [7:0]\tmp_i_reg_7027_reg[7]_i_5_3 ;
  wire [7:0]\tmp_i_reg_7027_reg[7]_i_5_4 ;
  wire [7:0]\tmp_i_reg_7027_reg[7]_i_5_5 ;
  wire [7:0]\tmp_i_reg_7027_reg[7]_i_5_6 ;
  wire [7:0]\tmp_i_reg_7027_reg[7]_i_5_7 ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_i_reg_7027[0]_i_1 
       (.I0(mux_2_3[0]),
        .I1(mux_2_2[0]),
        .I2(Q[3]),
        .I3(mux_2_1[0]),
        .I4(Q[2]),
        .I5(mux_2_0[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_i_reg_7027[0]_i_10 
       (.I0(\tmp_i_reg_7027_reg[7]_i_4_4 [0]),
        .I1(\tmp_i_reg_7027_reg[7]_i_4_5 [0]),
        .I2(Q[0]),
        .I3(\tmp_i_reg_7027_reg[7]_i_4_6 [0]),
        .I4(\tmp_i_reg_7027_reg[0]_i_3_0 ),
        .I5(\tmp_i_reg_7027_reg[7]_i_4_7 [0]),
        .O(mux_1_2[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_i_reg_7027[0]_i_11 
       (.I0(\tmp_i_reg_7027_reg[7]_i_4_0 [0]),
        .I1(\tmp_i_reg_7027_reg[7]_i_4_1 [0]),
        .I2(Q[0]),
        .I3(\tmp_i_reg_7027_reg[7]_i_4_2 [0]),
        .I4(\tmp_i_reg_7027_reg[0]_i_3_0 ),
        .I5(\tmp_i_reg_7027_reg[7]_i_4_3 [0]),
        .O(mux_1_3[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_i_reg_7027[0]_i_12 
       (.I0(\tmp_i_reg_7027_reg[7]_i_5_4 [0]),
        .I1(\tmp_i_reg_7027_reg[7]_i_5_5 [0]),
        .I2(Q[0]),
        .I3(\tmp_i_reg_7027_reg[7]_i_5_6 [0]),
        .I4(\tmp_i_reg_7027_reg[0]_i_3_0 ),
        .I5(\tmp_i_reg_7027_reg[7]_i_5_7 [0]),
        .O(mux_1_0[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_i_reg_7027[0]_i_13 
       (.I0(\tmp_i_reg_7027_reg[7]_i_5_0 [0]),
        .I1(\tmp_i_reg_7027_reg[7]_i_5_1 [0]),
        .I2(Q[0]),
        .I3(\tmp_i_reg_7027_reg[7]_i_5_2 [0]),
        .I4(\tmp_i_reg_7027_reg[0]_i_3_0 ),
        .I5(\tmp_i_reg_7027_reg[7]_i_5_3 [0]),
        .O(mux_1_1[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_i_reg_7027[0]_i_6 
       (.I0(\tmp_i_reg_7027_reg[7]_i_2_4 [0]),
        .I1(\tmp_i_reg_7027_reg[7]_i_2_5 [0]),
        .I2(Q[0]),
        .I3(\tmp_i_reg_7027_reg[7]_i_2_6 [0]),
        .I4(\tmp_i_reg_7027_reg[0]_i_3_0 ),
        .I5(\tmp_i_reg_7027_reg[7]_i_2_7 [0]),
        .O(mux_1_6[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_i_reg_7027[0]_i_7 
       (.I0(\tmp_i_reg_7027_reg[7]_i_2_0 [0]),
        .I1(\tmp_i_reg_7027_reg[7]_i_2_1 [0]),
        .I2(Q[0]),
        .I3(\tmp_i_reg_7027_reg[7]_i_2_2 [0]),
        .I4(\tmp_i_reg_7027_reg[0]_i_3_0 ),
        .I5(\tmp_i_reg_7027_reg[7]_i_2_3 [0]),
        .O(mux_1_7[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_i_reg_7027[0]_i_8 
       (.I0(\tmp_i_reg_7027_reg[7]_i_3_5 [0]),
        .I1(\tmp_i_reg_7027_reg[7]_i_3_6 [0]),
        .I2(Q[0]),
        .I3(\tmp_i_reg_7027_reg[7]_i_3_7 [0]),
        .I4(\tmp_i_reg_7027_reg[0]_i_3_0 ),
        .I5(\tmp_i_reg_7027_reg[7]_i_3_8 [0]),
        .O(mux_1_4[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_i_reg_7027[0]_i_9 
       (.I0(\tmp_i_reg_7027_reg[7]_i_3_1 [0]),
        .I1(\tmp_i_reg_7027_reg[7]_i_3_2 [0]),
        .I2(Q[0]),
        .I3(\tmp_i_reg_7027_reg[7]_i_3_3 [0]),
        .I4(\tmp_i_reg_7027_reg[0]_i_3_0 ),
        .I5(\tmp_i_reg_7027_reg[7]_i_3_4 [0]),
        .O(mux_1_5[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_i_reg_7027[1]_i_1 
       (.I0(mux_2_3[1]),
        .I1(mux_2_2[1]),
        .I2(Q[3]),
        .I3(mux_2_1[1]),
        .I4(Q[2]),
        .I5(mux_2_0[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_i_reg_7027[1]_i_10 
       (.I0(\tmp_i_reg_7027_reg[7]_i_4_4 [1]),
        .I1(\tmp_i_reg_7027_reg[7]_i_4_5 [1]),
        .I2(Q[0]),
        .I3(\tmp_i_reg_7027_reg[7]_i_4_6 [1]),
        .I4(\tmp_i_reg_7027_reg[0]_i_3_0 ),
        .I5(\tmp_i_reg_7027_reg[7]_i_4_7 [1]),
        .O(mux_1_2[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_i_reg_7027[1]_i_11 
       (.I0(\tmp_i_reg_7027_reg[7]_i_4_0 [1]),
        .I1(\tmp_i_reg_7027_reg[7]_i_4_1 [1]),
        .I2(Q[0]),
        .I3(\tmp_i_reg_7027_reg[7]_i_4_2 [1]),
        .I4(\tmp_i_reg_7027_reg[0]_i_3_0 ),
        .I5(\tmp_i_reg_7027_reg[7]_i_4_3 [1]),
        .O(mux_1_3[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_i_reg_7027[1]_i_12 
       (.I0(\tmp_i_reg_7027_reg[7]_i_5_4 [1]),
        .I1(\tmp_i_reg_7027_reg[7]_i_5_5 [1]),
        .I2(Q[0]),
        .I3(\tmp_i_reg_7027_reg[7]_i_5_6 [1]),
        .I4(\tmp_i_reg_7027_reg[0]_i_3_0 ),
        .I5(\tmp_i_reg_7027_reg[7]_i_5_7 [1]),
        .O(mux_1_0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_i_reg_7027[1]_i_13 
       (.I0(\tmp_i_reg_7027_reg[7]_i_5_0 [1]),
        .I1(\tmp_i_reg_7027_reg[7]_i_5_1 [1]),
        .I2(Q[0]),
        .I3(\tmp_i_reg_7027_reg[7]_i_5_2 [1]),
        .I4(\tmp_i_reg_7027_reg[0]_i_3_0 ),
        .I5(\tmp_i_reg_7027_reg[7]_i_5_3 [1]),
        .O(mux_1_1[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_i_reg_7027[1]_i_6 
       (.I0(\tmp_i_reg_7027_reg[7]_i_2_4 [1]),
        .I1(\tmp_i_reg_7027_reg[7]_i_2_5 [1]),
        .I2(Q[0]),
        .I3(\tmp_i_reg_7027_reg[7]_i_2_6 [1]),
        .I4(\tmp_i_reg_7027_reg[0]_i_3_0 ),
        .I5(\tmp_i_reg_7027_reg[7]_i_2_7 [1]),
        .O(mux_1_6[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_i_reg_7027[1]_i_7 
       (.I0(\tmp_i_reg_7027_reg[7]_i_2_0 [1]),
        .I1(\tmp_i_reg_7027_reg[7]_i_2_1 [1]),
        .I2(Q[0]),
        .I3(\tmp_i_reg_7027_reg[7]_i_2_2 [1]),
        .I4(\tmp_i_reg_7027_reg[0]_i_3_0 ),
        .I5(\tmp_i_reg_7027_reg[7]_i_2_3 [1]),
        .O(mux_1_7[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_i_reg_7027[1]_i_8 
       (.I0(\tmp_i_reg_7027_reg[7]_i_3_5 [1]),
        .I1(\tmp_i_reg_7027_reg[7]_i_3_6 [1]),
        .I2(Q[0]),
        .I3(\tmp_i_reg_7027_reg[7]_i_3_7 [1]),
        .I4(\tmp_i_reg_7027_reg[0]_i_3_0 ),
        .I5(\tmp_i_reg_7027_reg[7]_i_3_8 [1]),
        .O(mux_1_4[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_i_reg_7027[1]_i_9 
       (.I0(\tmp_i_reg_7027_reg[7]_i_3_1 [1]),
        .I1(\tmp_i_reg_7027_reg[7]_i_3_2 [1]),
        .I2(Q[0]),
        .I3(\tmp_i_reg_7027_reg[7]_i_3_3 [1]),
        .I4(\tmp_i_reg_7027_reg[0]_i_3_0 ),
        .I5(\tmp_i_reg_7027_reg[7]_i_3_4 [1]),
        .O(mux_1_5[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_i_reg_7027[2]_i_1 
       (.I0(mux_2_3[2]),
        .I1(mux_2_2[2]),
        .I2(Q[3]),
        .I3(mux_2_1[2]),
        .I4(Q[2]),
        .I5(mux_2_0[2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_i_reg_7027[2]_i_10 
       (.I0(\tmp_i_reg_7027_reg[7]_i_4_4 [2]),
        .I1(\tmp_i_reg_7027_reg[7]_i_4_5 [2]),
        .I2(Q[0]),
        .I3(\tmp_i_reg_7027_reg[7]_i_4_6 [2]),
        .I4(\tmp_i_reg_7027_reg[2]_i_3_0 ),
        .I5(\tmp_i_reg_7027_reg[7]_i_4_7 [2]),
        .O(mux_1_2[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_i_reg_7027[2]_i_11 
       (.I0(\tmp_i_reg_7027_reg[7]_i_4_0 [2]),
        .I1(\tmp_i_reg_7027_reg[7]_i_4_1 [2]),
        .I2(Q[0]),
        .I3(\tmp_i_reg_7027_reg[7]_i_4_2 [2]),
        .I4(\tmp_i_reg_7027_reg[2]_i_3_0 ),
        .I5(\tmp_i_reg_7027_reg[7]_i_4_3 [2]),
        .O(mux_1_3[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_i_reg_7027[2]_i_12 
       (.I0(\tmp_i_reg_7027_reg[7]_i_5_4 [2]),
        .I1(\tmp_i_reg_7027_reg[7]_i_5_5 [2]),
        .I2(Q[0]),
        .I3(\tmp_i_reg_7027_reg[7]_i_5_6 [2]),
        .I4(\tmp_i_reg_7027_reg[2]_i_3_0 ),
        .I5(\tmp_i_reg_7027_reg[7]_i_5_7 [2]),
        .O(mux_1_0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_i_reg_7027[2]_i_13 
       (.I0(\tmp_i_reg_7027_reg[7]_i_5_0 [2]),
        .I1(\tmp_i_reg_7027_reg[7]_i_5_1 [2]),
        .I2(Q[0]),
        .I3(\tmp_i_reg_7027_reg[7]_i_5_2 [2]),
        .I4(\tmp_i_reg_7027_reg[2]_i_3_0 ),
        .I5(\tmp_i_reg_7027_reg[7]_i_5_3 [2]),
        .O(mux_1_1[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_i_reg_7027[2]_i_6 
       (.I0(\tmp_i_reg_7027_reg[7]_i_2_4 [2]),
        .I1(\tmp_i_reg_7027_reg[7]_i_2_5 [2]),
        .I2(Q[0]),
        .I3(\tmp_i_reg_7027_reg[7]_i_2_6 [2]),
        .I4(\tmp_i_reg_7027_reg[2]_i_3_0 ),
        .I5(\tmp_i_reg_7027_reg[7]_i_2_7 [2]),
        .O(mux_1_6[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_i_reg_7027[2]_i_7 
       (.I0(\tmp_i_reg_7027_reg[7]_i_2_0 [2]),
        .I1(\tmp_i_reg_7027_reg[7]_i_2_1 [2]),
        .I2(Q[0]),
        .I3(\tmp_i_reg_7027_reg[7]_i_2_2 [2]),
        .I4(\tmp_i_reg_7027_reg[2]_i_3_0 ),
        .I5(\tmp_i_reg_7027_reg[7]_i_2_3 [2]),
        .O(mux_1_7[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_i_reg_7027[2]_i_8 
       (.I0(\tmp_i_reg_7027_reg[7]_i_3_5 [2]),
        .I1(\tmp_i_reg_7027_reg[7]_i_3_6 [2]),
        .I2(Q[0]),
        .I3(\tmp_i_reg_7027_reg[7]_i_3_7 [2]),
        .I4(\tmp_i_reg_7027_reg[2]_i_3_0 ),
        .I5(\tmp_i_reg_7027_reg[7]_i_3_8 [2]),
        .O(mux_1_4[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_i_reg_7027[2]_i_9 
       (.I0(\tmp_i_reg_7027_reg[7]_i_3_1 [2]),
        .I1(\tmp_i_reg_7027_reg[7]_i_3_2 [2]),
        .I2(Q[0]),
        .I3(\tmp_i_reg_7027_reg[7]_i_3_3 [2]),
        .I4(\tmp_i_reg_7027_reg[2]_i_3_0 ),
        .I5(\tmp_i_reg_7027_reg[7]_i_3_4 [2]),
        .O(mux_1_5[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_i_reg_7027[3]_i_1 
       (.I0(mux_2_3[3]),
        .I1(mux_2_2[3]),
        .I2(Q[3]),
        .I3(mux_2_1[3]),
        .I4(Q[2]),
        .I5(mux_2_0[3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_i_reg_7027[3]_i_10 
       (.I0(\tmp_i_reg_7027_reg[7]_i_4_4 [3]),
        .I1(\tmp_i_reg_7027_reg[7]_i_4_5 [3]),
        .I2(Q[0]),
        .I3(\tmp_i_reg_7027_reg[7]_i_4_6 [3]),
        .I4(\tmp_i_reg_7027_reg[2]_i_3_0 ),
        .I5(\tmp_i_reg_7027_reg[7]_i_4_7 [3]),
        .O(mux_1_2[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_i_reg_7027[3]_i_11 
       (.I0(\tmp_i_reg_7027_reg[7]_i_4_0 [3]),
        .I1(\tmp_i_reg_7027_reg[7]_i_4_1 [3]),
        .I2(Q[0]),
        .I3(\tmp_i_reg_7027_reg[7]_i_4_2 [3]),
        .I4(\tmp_i_reg_7027_reg[2]_i_3_0 ),
        .I5(\tmp_i_reg_7027_reg[7]_i_4_3 [3]),
        .O(mux_1_3[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_i_reg_7027[3]_i_12 
       (.I0(\tmp_i_reg_7027_reg[7]_i_5_4 [3]),
        .I1(\tmp_i_reg_7027_reg[7]_i_5_5 [3]),
        .I2(Q[0]),
        .I3(\tmp_i_reg_7027_reg[7]_i_5_6 [3]),
        .I4(\tmp_i_reg_7027_reg[2]_i_3_0 ),
        .I5(\tmp_i_reg_7027_reg[7]_i_5_7 [3]),
        .O(mux_1_0[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_i_reg_7027[3]_i_13 
       (.I0(\tmp_i_reg_7027_reg[7]_i_5_0 [3]),
        .I1(\tmp_i_reg_7027_reg[7]_i_5_1 [3]),
        .I2(Q[0]),
        .I3(\tmp_i_reg_7027_reg[7]_i_5_2 [3]),
        .I4(\tmp_i_reg_7027_reg[2]_i_3_0 ),
        .I5(\tmp_i_reg_7027_reg[7]_i_5_3 [3]),
        .O(mux_1_1[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_i_reg_7027[3]_i_6 
       (.I0(\tmp_i_reg_7027_reg[7]_i_2_4 [3]),
        .I1(\tmp_i_reg_7027_reg[7]_i_2_5 [3]),
        .I2(Q[0]),
        .I3(\tmp_i_reg_7027_reg[7]_i_2_6 [3]),
        .I4(\tmp_i_reg_7027_reg[2]_i_3_0 ),
        .I5(\tmp_i_reg_7027_reg[7]_i_2_7 [3]),
        .O(mux_1_6[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_i_reg_7027[3]_i_7 
       (.I0(\tmp_i_reg_7027_reg[7]_i_2_0 [3]),
        .I1(\tmp_i_reg_7027_reg[7]_i_2_1 [3]),
        .I2(Q[0]),
        .I3(\tmp_i_reg_7027_reg[7]_i_2_2 [3]),
        .I4(\tmp_i_reg_7027_reg[2]_i_3_0 ),
        .I5(\tmp_i_reg_7027_reg[7]_i_2_3 [3]),
        .O(mux_1_7[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_i_reg_7027[3]_i_8 
       (.I0(\tmp_i_reg_7027_reg[7]_i_3_5 [3]),
        .I1(\tmp_i_reg_7027_reg[7]_i_3_6 [3]),
        .I2(Q[0]),
        .I3(\tmp_i_reg_7027_reg[7]_i_3_7 [3]),
        .I4(\tmp_i_reg_7027_reg[2]_i_3_0 ),
        .I5(\tmp_i_reg_7027_reg[7]_i_3_8 [3]),
        .O(mux_1_4[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_i_reg_7027[3]_i_9 
       (.I0(\tmp_i_reg_7027_reg[7]_i_3_1 [3]),
        .I1(\tmp_i_reg_7027_reg[7]_i_3_2 [3]),
        .I2(Q[0]),
        .I3(\tmp_i_reg_7027_reg[7]_i_3_3 [3]),
        .I4(\tmp_i_reg_7027_reg[2]_i_3_0 ),
        .I5(\tmp_i_reg_7027_reg[7]_i_3_4 [3]),
        .O(mux_1_5[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_i_reg_7027[4]_i_1 
       (.I0(mux_2_3[4]),
        .I1(mux_2_2[4]),
        .I2(Q[3]),
        .I3(mux_2_1[4]),
        .I4(Q[2]),
        .I5(mux_2_0[4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_i_reg_7027[4]_i_10 
       (.I0(\tmp_i_reg_7027_reg[7]_i_4_4 [4]),
        .I1(\tmp_i_reg_7027_reg[7]_i_4_5 [4]),
        .I2(Q[0]),
        .I3(\tmp_i_reg_7027_reg[7]_i_4_6 [4]),
        .I4(\tmp_i_reg_7027_reg[2]_i_3_0 ),
        .I5(\tmp_i_reg_7027_reg[7]_i_4_7 [4]),
        .O(mux_1_2[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_i_reg_7027[4]_i_11 
       (.I0(\tmp_i_reg_7027_reg[7]_i_4_0 [4]),
        .I1(\tmp_i_reg_7027_reg[7]_i_4_1 [4]),
        .I2(Q[0]),
        .I3(\tmp_i_reg_7027_reg[7]_i_4_2 [4]),
        .I4(\tmp_i_reg_7027_reg[2]_i_3_0 ),
        .I5(\tmp_i_reg_7027_reg[7]_i_4_3 [4]),
        .O(mux_1_3[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_i_reg_7027[4]_i_12 
       (.I0(\tmp_i_reg_7027_reg[7]_i_5_4 [4]),
        .I1(\tmp_i_reg_7027_reg[7]_i_5_5 [4]),
        .I2(Q[0]),
        .I3(\tmp_i_reg_7027_reg[7]_i_5_6 [4]),
        .I4(\tmp_i_reg_7027_reg[2]_i_3_0 ),
        .I5(\tmp_i_reg_7027_reg[7]_i_5_7 [4]),
        .O(mux_1_0[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_i_reg_7027[4]_i_13 
       (.I0(\tmp_i_reg_7027_reg[7]_i_5_0 [4]),
        .I1(\tmp_i_reg_7027_reg[7]_i_5_1 [4]),
        .I2(Q[0]),
        .I3(\tmp_i_reg_7027_reg[7]_i_5_2 [4]),
        .I4(\tmp_i_reg_7027_reg[2]_i_3_0 ),
        .I5(\tmp_i_reg_7027_reg[7]_i_5_3 [4]),
        .O(mux_1_1[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_i_reg_7027[4]_i_6 
       (.I0(\tmp_i_reg_7027_reg[7]_i_2_4 [4]),
        .I1(\tmp_i_reg_7027_reg[7]_i_2_5 [4]),
        .I2(Q[0]),
        .I3(\tmp_i_reg_7027_reg[7]_i_2_6 [4]),
        .I4(\tmp_i_reg_7027_reg[2]_i_3_0 ),
        .I5(\tmp_i_reg_7027_reg[7]_i_2_7 [4]),
        .O(mux_1_6[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_i_reg_7027[4]_i_7 
       (.I0(\tmp_i_reg_7027_reg[7]_i_2_0 [4]),
        .I1(\tmp_i_reg_7027_reg[7]_i_2_1 [4]),
        .I2(Q[0]),
        .I3(\tmp_i_reg_7027_reg[7]_i_2_2 [4]),
        .I4(\tmp_i_reg_7027_reg[2]_i_3_0 ),
        .I5(\tmp_i_reg_7027_reg[7]_i_2_3 [4]),
        .O(mux_1_7[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_i_reg_7027[4]_i_8 
       (.I0(\tmp_i_reg_7027_reg[7]_i_3_5 [4]),
        .I1(\tmp_i_reg_7027_reg[7]_i_3_6 [4]),
        .I2(Q[0]),
        .I3(\tmp_i_reg_7027_reg[7]_i_3_7 [4]),
        .I4(\tmp_i_reg_7027_reg[2]_i_3_0 ),
        .I5(\tmp_i_reg_7027_reg[7]_i_3_8 [4]),
        .O(mux_1_4[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_i_reg_7027[4]_i_9 
       (.I0(\tmp_i_reg_7027_reg[7]_i_3_1 [4]),
        .I1(\tmp_i_reg_7027_reg[7]_i_3_2 [4]),
        .I2(Q[0]),
        .I3(\tmp_i_reg_7027_reg[7]_i_3_3 [4]),
        .I4(\tmp_i_reg_7027_reg[2]_i_3_0 ),
        .I5(\tmp_i_reg_7027_reg[7]_i_3_4 [4]),
        .O(mux_1_5[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_i_reg_7027[5]_i_1 
       (.I0(mux_2_3[5]),
        .I1(mux_2_2[5]),
        .I2(Q[3]),
        .I3(mux_2_1[5]),
        .I4(Q[2]),
        .I5(mux_2_0[5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_i_reg_7027[5]_i_10 
       (.I0(\tmp_i_reg_7027_reg[7]_i_4_4 [5]),
        .I1(\tmp_i_reg_7027_reg[7]_i_4_5 [5]),
        .I2(Q[0]),
        .I3(\tmp_i_reg_7027_reg[7]_i_4_6 [5]),
        .I4(\tmp_i_reg_7027_reg[2]_i_3_0 ),
        .I5(\tmp_i_reg_7027_reg[7]_i_4_7 [5]),
        .O(mux_1_2[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_i_reg_7027[5]_i_11 
       (.I0(\tmp_i_reg_7027_reg[7]_i_4_0 [5]),
        .I1(\tmp_i_reg_7027_reg[7]_i_4_1 [5]),
        .I2(Q[0]),
        .I3(\tmp_i_reg_7027_reg[7]_i_4_2 [5]),
        .I4(\tmp_i_reg_7027_reg[2]_i_3_0 ),
        .I5(\tmp_i_reg_7027_reg[7]_i_4_3 [5]),
        .O(mux_1_3[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_i_reg_7027[5]_i_12 
       (.I0(\tmp_i_reg_7027_reg[7]_i_5_4 [5]),
        .I1(\tmp_i_reg_7027_reg[7]_i_5_5 [5]),
        .I2(Q[0]),
        .I3(\tmp_i_reg_7027_reg[7]_i_5_6 [5]),
        .I4(\tmp_i_reg_7027_reg[2]_i_3_0 ),
        .I5(\tmp_i_reg_7027_reg[7]_i_5_7 [5]),
        .O(mux_1_0[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_i_reg_7027[5]_i_13 
       (.I0(\tmp_i_reg_7027_reg[7]_i_5_0 [5]),
        .I1(\tmp_i_reg_7027_reg[7]_i_5_1 [5]),
        .I2(Q[0]),
        .I3(\tmp_i_reg_7027_reg[7]_i_5_2 [5]),
        .I4(\tmp_i_reg_7027_reg[2]_i_3_0 ),
        .I5(\tmp_i_reg_7027_reg[7]_i_5_3 [5]),
        .O(mux_1_1[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_i_reg_7027[5]_i_6 
       (.I0(\tmp_i_reg_7027_reg[7]_i_2_4 [5]),
        .I1(\tmp_i_reg_7027_reg[7]_i_2_5 [5]),
        .I2(Q[0]),
        .I3(\tmp_i_reg_7027_reg[7]_i_2_6 [5]),
        .I4(\tmp_i_reg_7027_reg[2]_i_3_0 ),
        .I5(\tmp_i_reg_7027_reg[7]_i_2_7 [5]),
        .O(mux_1_6[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_i_reg_7027[5]_i_7 
       (.I0(\tmp_i_reg_7027_reg[7]_i_2_0 [5]),
        .I1(\tmp_i_reg_7027_reg[7]_i_2_1 [5]),
        .I2(Q[0]),
        .I3(\tmp_i_reg_7027_reg[7]_i_2_2 [5]),
        .I4(\tmp_i_reg_7027_reg[2]_i_3_0 ),
        .I5(\tmp_i_reg_7027_reg[7]_i_2_3 [5]),
        .O(mux_1_7[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_i_reg_7027[5]_i_8 
       (.I0(\tmp_i_reg_7027_reg[7]_i_3_5 [5]),
        .I1(\tmp_i_reg_7027_reg[7]_i_3_6 [5]),
        .I2(Q[0]),
        .I3(\tmp_i_reg_7027_reg[7]_i_3_7 [5]),
        .I4(\tmp_i_reg_7027_reg[2]_i_3_0 ),
        .I5(\tmp_i_reg_7027_reg[7]_i_3_8 [5]),
        .O(mux_1_4[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_i_reg_7027[5]_i_9 
       (.I0(\tmp_i_reg_7027_reg[7]_i_3_1 [5]),
        .I1(\tmp_i_reg_7027_reg[7]_i_3_2 [5]),
        .I2(Q[0]),
        .I3(\tmp_i_reg_7027_reg[7]_i_3_3 [5]),
        .I4(\tmp_i_reg_7027_reg[2]_i_3_0 ),
        .I5(\tmp_i_reg_7027_reg[7]_i_3_4 [5]),
        .O(mux_1_5[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_i_reg_7027[6]_i_1 
       (.I0(mux_2_3[6]),
        .I1(mux_2_2[6]),
        .I2(Q[3]),
        .I3(mux_2_1[6]),
        .I4(Q[2]),
        .I5(mux_2_0[6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_i_reg_7027[6]_i_10 
       (.I0(\tmp_i_reg_7027_reg[7]_i_4_4 [6]),
        .I1(\tmp_i_reg_7027_reg[7]_i_4_5 [6]),
        .I2(Q[0]),
        .I3(\tmp_i_reg_7027_reg[7]_i_4_6 [6]),
        .I4(\tmp_i_reg_7027_reg[7]_i_3_0 ),
        .I5(\tmp_i_reg_7027_reg[7]_i_4_7 [6]),
        .O(mux_1_2[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_i_reg_7027[6]_i_11 
       (.I0(\tmp_i_reg_7027_reg[7]_i_4_0 [6]),
        .I1(\tmp_i_reg_7027_reg[7]_i_4_1 [6]),
        .I2(Q[0]),
        .I3(\tmp_i_reg_7027_reg[7]_i_4_2 [6]),
        .I4(\tmp_i_reg_7027_reg[7]_i_3_0 ),
        .I5(\tmp_i_reg_7027_reg[7]_i_4_3 [6]),
        .O(mux_1_3[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_i_reg_7027[6]_i_12 
       (.I0(\tmp_i_reg_7027_reg[7]_i_5_4 [6]),
        .I1(\tmp_i_reg_7027_reg[7]_i_5_5 [6]),
        .I2(Q[0]),
        .I3(\tmp_i_reg_7027_reg[7]_i_5_6 [6]),
        .I4(\tmp_i_reg_7027_reg[7]_i_3_0 ),
        .I5(\tmp_i_reg_7027_reg[7]_i_5_7 [6]),
        .O(mux_1_0[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_i_reg_7027[6]_i_13 
       (.I0(\tmp_i_reg_7027_reg[7]_i_5_0 [6]),
        .I1(\tmp_i_reg_7027_reg[7]_i_5_1 [6]),
        .I2(Q[0]),
        .I3(\tmp_i_reg_7027_reg[7]_i_5_2 [6]),
        .I4(\tmp_i_reg_7027_reg[7]_i_3_0 ),
        .I5(\tmp_i_reg_7027_reg[7]_i_5_3 [6]),
        .O(mux_1_1[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_i_reg_7027[6]_i_6 
       (.I0(\tmp_i_reg_7027_reg[7]_i_2_4 [6]),
        .I1(\tmp_i_reg_7027_reg[7]_i_2_5 [6]),
        .I2(Q[0]),
        .I3(\tmp_i_reg_7027_reg[7]_i_2_6 [6]),
        .I4(\tmp_i_reg_7027_reg[7]_i_3_0 ),
        .I5(\tmp_i_reg_7027_reg[7]_i_2_7 [6]),
        .O(mux_1_6[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_i_reg_7027[6]_i_7 
       (.I0(\tmp_i_reg_7027_reg[7]_i_2_0 [6]),
        .I1(\tmp_i_reg_7027_reg[7]_i_2_1 [6]),
        .I2(Q[0]),
        .I3(\tmp_i_reg_7027_reg[7]_i_2_2 [6]),
        .I4(\tmp_i_reg_7027_reg[7]_i_3_0 ),
        .I5(\tmp_i_reg_7027_reg[7]_i_2_3 [6]),
        .O(mux_1_7[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_i_reg_7027[6]_i_8 
       (.I0(\tmp_i_reg_7027_reg[7]_i_3_5 [6]),
        .I1(\tmp_i_reg_7027_reg[7]_i_3_6 [6]),
        .I2(Q[0]),
        .I3(\tmp_i_reg_7027_reg[7]_i_3_7 [6]),
        .I4(\tmp_i_reg_7027_reg[7]_i_3_0 ),
        .I5(\tmp_i_reg_7027_reg[7]_i_3_8 [6]),
        .O(mux_1_4[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_i_reg_7027[6]_i_9 
       (.I0(\tmp_i_reg_7027_reg[7]_i_3_1 [6]),
        .I1(\tmp_i_reg_7027_reg[7]_i_3_2 [6]),
        .I2(Q[0]),
        .I3(\tmp_i_reg_7027_reg[7]_i_3_3 [6]),
        .I4(\tmp_i_reg_7027_reg[7]_i_3_0 ),
        .I5(\tmp_i_reg_7027_reg[7]_i_3_4 [6]),
        .O(mux_1_5[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_i_reg_7027[7]_i_1 
       (.I0(mux_2_3[7]),
        .I1(mux_2_2[7]),
        .I2(Q[3]),
        .I3(mux_2_1[7]),
        .I4(Q[2]),
        .I5(mux_2_0[7]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_i_reg_7027[7]_i_10 
       (.I0(\tmp_i_reg_7027_reg[7]_i_4_4 [7]),
        .I1(\tmp_i_reg_7027_reg[7]_i_4_5 [7]),
        .I2(Q[0]),
        .I3(\tmp_i_reg_7027_reg[7]_i_4_6 [7]),
        .I4(\tmp_i_reg_7027_reg[7]_i_3_0 ),
        .I5(\tmp_i_reg_7027_reg[7]_i_4_7 [7]),
        .O(mux_1_2[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_i_reg_7027[7]_i_11 
       (.I0(\tmp_i_reg_7027_reg[7]_i_4_0 [7]),
        .I1(\tmp_i_reg_7027_reg[7]_i_4_1 [7]),
        .I2(Q[0]),
        .I3(\tmp_i_reg_7027_reg[7]_i_4_2 [7]),
        .I4(\tmp_i_reg_7027_reg[7]_i_3_0 ),
        .I5(\tmp_i_reg_7027_reg[7]_i_4_3 [7]),
        .O(mux_1_3[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_i_reg_7027[7]_i_12 
       (.I0(\tmp_i_reg_7027_reg[7]_i_5_4 [7]),
        .I1(\tmp_i_reg_7027_reg[7]_i_5_5 [7]),
        .I2(Q[0]),
        .I3(\tmp_i_reg_7027_reg[7]_i_5_6 [7]),
        .I4(\tmp_i_reg_7027_reg[7]_i_3_0 ),
        .I5(\tmp_i_reg_7027_reg[7]_i_5_7 [7]),
        .O(mux_1_0[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_i_reg_7027[7]_i_13 
       (.I0(\tmp_i_reg_7027_reg[7]_i_5_0 [7]),
        .I1(\tmp_i_reg_7027_reg[7]_i_5_1 [7]),
        .I2(Q[0]),
        .I3(\tmp_i_reg_7027_reg[7]_i_5_2 [7]),
        .I4(\tmp_i_reg_7027_reg[7]_i_3_0 ),
        .I5(\tmp_i_reg_7027_reg[7]_i_5_3 [7]),
        .O(mux_1_1[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_i_reg_7027[7]_i_6 
       (.I0(\tmp_i_reg_7027_reg[7]_i_2_4 [7]),
        .I1(\tmp_i_reg_7027_reg[7]_i_2_5 [7]),
        .I2(Q[0]),
        .I3(\tmp_i_reg_7027_reg[7]_i_2_6 [7]),
        .I4(\tmp_i_reg_7027_reg[7]_i_3_0 ),
        .I5(\tmp_i_reg_7027_reg[7]_i_2_7 [7]),
        .O(mux_1_6[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_i_reg_7027[7]_i_7 
       (.I0(\tmp_i_reg_7027_reg[7]_i_2_0 [7]),
        .I1(\tmp_i_reg_7027_reg[7]_i_2_1 [7]),
        .I2(Q[0]),
        .I3(\tmp_i_reg_7027_reg[7]_i_2_2 [7]),
        .I4(\tmp_i_reg_7027_reg[7]_i_3_0 ),
        .I5(\tmp_i_reg_7027_reg[7]_i_2_3 [7]),
        .O(mux_1_7[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_i_reg_7027[7]_i_8 
       (.I0(\tmp_i_reg_7027_reg[7]_i_3_5 [7]),
        .I1(\tmp_i_reg_7027_reg[7]_i_3_6 [7]),
        .I2(Q[0]),
        .I3(\tmp_i_reg_7027_reg[7]_i_3_7 [7]),
        .I4(\tmp_i_reg_7027_reg[7]_i_3_0 ),
        .I5(\tmp_i_reg_7027_reg[7]_i_3_8 [7]),
        .O(mux_1_4[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_i_reg_7027[7]_i_9 
       (.I0(\tmp_i_reg_7027_reg[7]_i_3_1 [7]),
        .I1(\tmp_i_reg_7027_reg[7]_i_3_2 [7]),
        .I2(Q[0]),
        .I3(\tmp_i_reg_7027_reg[7]_i_3_3 [7]),
        .I4(\tmp_i_reg_7027_reg[7]_i_3_0 ),
        .I5(\tmp_i_reg_7027_reg[7]_i_3_4 [7]),
        .O(mux_1_5[7]));
  MUXF7 \tmp_i_reg_7027_reg[0]_i_2 
       (.I0(mux_1_6[0]),
        .I1(mux_1_7[0]),
        .O(mux_2_3[0]),
        .S(Q[1]));
  MUXF7 \tmp_i_reg_7027_reg[0]_i_3 
       (.I0(mux_1_4[0]),
        .I1(mux_1_5[0]),
        .O(mux_2_2[0]),
        .S(Q[1]));
  MUXF7 \tmp_i_reg_7027_reg[0]_i_4 
       (.I0(mux_1_2[0]),
        .I1(mux_1_3[0]),
        .O(mux_2_1[0]),
        .S(Q[1]));
  MUXF7 \tmp_i_reg_7027_reg[0]_i_5 
       (.I0(mux_1_0[0]),
        .I1(mux_1_1[0]),
        .O(mux_2_0[0]),
        .S(Q[1]));
  MUXF7 \tmp_i_reg_7027_reg[1]_i_2 
       (.I0(mux_1_6[1]),
        .I1(mux_1_7[1]),
        .O(mux_2_3[1]),
        .S(Q[1]));
  MUXF7 \tmp_i_reg_7027_reg[1]_i_3 
       (.I0(mux_1_4[1]),
        .I1(mux_1_5[1]),
        .O(mux_2_2[1]),
        .S(Q[1]));
  MUXF7 \tmp_i_reg_7027_reg[1]_i_4 
       (.I0(mux_1_2[1]),
        .I1(mux_1_3[1]),
        .O(mux_2_1[1]),
        .S(Q[1]));
  MUXF7 \tmp_i_reg_7027_reg[1]_i_5 
       (.I0(mux_1_0[1]),
        .I1(mux_1_1[1]),
        .O(mux_2_0[1]),
        .S(Q[1]));
  MUXF7 \tmp_i_reg_7027_reg[2]_i_2 
       (.I0(mux_1_6[2]),
        .I1(mux_1_7[2]),
        .O(mux_2_3[2]),
        .S(Q[1]));
  MUXF7 \tmp_i_reg_7027_reg[2]_i_3 
       (.I0(mux_1_4[2]),
        .I1(mux_1_5[2]),
        .O(mux_2_2[2]),
        .S(Q[1]));
  MUXF7 \tmp_i_reg_7027_reg[2]_i_4 
       (.I0(mux_1_2[2]),
        .I1(mux_1_3[2]),
        .O(mux_2_1[2]),
        .S(Q[1]));
  MUXF7 \tmp_i_reg_7027_reg[2]_i_5 
       (.I0(mux_1_0[2]),
        .I1(mux_1_1[2]),
        .O(mux_2_0[2]),
        .S(Q[1]));
  MUXF7 \tmp_i_reg_7027_reg[3]_i_2 
       (.I0(mux_1_6[3]),
        .I1(mux_1_7[3]),
        .O(mux_2_3[3]),
        .S(Q[1]));
  MUXF7 \tmp_i_reg_7027_reg[3]_i_3 
       (.I0(mux_1_4[3]),
        .I1(mux_1_5[3]),
        .O(mux_2_2[3]),
        .S(Q[1]));
  MUXF7 \tmp_i_reg_7027_reg[3]_i_4 
       (.I0(mux_1_2[3]),
        .I1(mux_1_3[3]),
        .O(mux_2_1[3]),
        .S(Q[1]));
  MUXF7 \tmp_i_reg_7027_reg[3]_i_5 
       (.I0(mux_1_0[3]),
        .I1(mux_1_1[3]),
        .O(mux_2_0[3]),
        .S(Q[1]));
  MUXF7 \tmp_i_reg_7027_reg[4]_i_2 
       (.I0(mux_1_6[4]),
        .I1(mux_1_7[4]),
        .O(mux_2_3[4]),
        .S(Q[1]));
  MUXF7 \tmp_i_reg_7027_reg[4]_i_3 
       (.I0(mux_1_4[4]),
        .I1(mux_1_5[4]),
        .O(mux_2_2[4]),
        .S(Q[1]));
  MUXF7 \tmp_i_reg_7027_reg[4]_i_4 
       (.I0(mux_1_2[4]),
        .I1(mux_1_3[4]),
        .O(mux_2_1[4]),
        .S(Q[1]));
  MUXF7 \tmp_i_reg_7027_reg[4]_i_5 
       (.I0(mux_1_0[4]),
        .I1(mux_1_1[4]),
        .O(mux_2_0[4]),
        .S(Q[1]));
  MUXF7 \tmp_i_reg_7027_reg[5]_i_2 
       (.I0(mux_1_6[5]),
        .I1(mux_1_7[5]),
        .O(mux_2_3[5]),
        .S(Q[1]));
  MUXF7 \tmp_i_reg_7027_reg[5]_i_3 
       (.I0(mux_1_4[5]),
        .I1(mux_1_5[5]),
        .O(mux_2_2[5]),
        .S(Q[1]));
  MUXF7 \tmp_i_reg_7027_reg[5]_i_4 
       (.I0(mux_1_2[5]),
        .I1(mux_1_3[5]),
        .O(mux_2_1[5]),
        .S(Q[1]));
  MUXF7 \tmp_i_reg_7027_reg[5]_i_5 
       (.I0(mux_1_0[5]),
        .I1(mux_1_1[5]),
        .O(mux_2_0[5]),
        .S(Q[1]));
  MUXF7 \tmp_i_reg_7027_reg[6]_i_2 
       (.I0(mux_1_6[6]),
        .I1(mux_1_7[6]),
        .O(mux_2_3[6]),
        .S(Q[1]));
  MUXF7 \tmp_i_reg_7027_reg[6]_i_3 
       (.I0(mux_1_4[6]),
        .I1(mux_1_5[6]),
        .O(mux_2_2[6]),
        .S(Q[1]));
  MUXF7 \tmp_i_reg_7027_reg[6]_i_4 
       (.I0(mux_1_2[6]),
        .I1(mux_1_3[6]),
        .O(mux_2_1[6]),
        .S(Q[1]));
  MUXF7 \tmp_i_reg_7027_reg[6]_i_5 
       (.I0(mux_1_0[6]),
        .I1(mux_1_1[6]),
        .O(mux_2_0[6]),
        .S(Q[1]));
  MUXF7 \tmp_i_reg_7027_reg[7]_i_2 
       (.I0(mux_1_6[7]),
        .I1(mux_1_7[7]),
        .O(mux_2_3[7]),
        .S(Q[1]));
  MUXF7 \tmp_i_reg_7027_reg[7]_i_3 
       (.I0(mux_1_4[7]),
        .I1(mux_1_5[7]),
        .O(mux_2_2[7]),
        .S(Q[1]));
  MUXF7 \tmp_i_reg_7027_reg[7]_i_4 
       (.I0(mux_1_2[7]),
        .I1(mux_1_3[7]),
        .O(mux_2_1[7]),
        .S(Q[1]));
  MUXF7 \tmp_i_reg_7027_reg[7]_i_5 
       (.I0(mux_1_0[7]),
        .I1(mux_1_1[7]),
        .O(mux_2_0[7]),
        .S(Q[1]));
endmodule

(* ORIG_REF_NAME = "huffman_encoding_hbi" *) 
module design_1_huffman_encoding_0_1_huffman_encoding_hbi_14
   (D,
    Q,
    \phi_ln215_1_i_reg_7045_reg[7]_i_2_0 ,
    \phi_ln215_1_i_reg_7045_reg[7]_i_3_0 ,
    \phi_ln215_1_i_reg_7045_reg[7]_i_3_1 ,
    \phi_ln215_1_i_reg_7045_reg[7]_i_3_2 ,
    \phi_ln215_1_i_reg_7045_reg[7]_i_3_3 ,
    \phi_ln215_1_i_reg_7045_reg[7]_i_3_4 ,
    \phi_ln215_1_i_reg_7045_reg[7]_i_3_5 ,
    \phi_ln215_1_i_reg_7045_reg[7]_i_3_6 ,
    \phi_ln215_1_i_reg_7045_reg[7]_i_2_1 ,
    \phi_ln215_1_i_reg_7045_reg[7]_i_2_2 ,
    \phi_ln215_1_i_reg_7045_reg[7]_i_2_3 ,
    \phi_ln215_1_i_reg_7045_reg[7]_i_2_4 ,
    \phi_ln215_1_i_reg_7045_reg[7]_i_2_5 ,
    \phi_ln215_1_i_reg_7045_reg[7]_i_2_6 ,
    \phi_ln215_1_i_reg_7045_reg[7]_i_2_7 );
  output [7:0]D;
  input [3:0]Q;
  input [7:0]\phi_ln215_1_i_reg_7045_reg[7]_i_2_0 ;
  input [7:0]\phi_ln215_1_i_reg_7045_reg[7]_i_3_0 ;
  input [7:0]\phi_ln215_1_i_reg_7045_reg[7]_i_3_1 ;
  input [7:0]\phi_ln215_1_i_reg_7045_reg[7]_i_3_2 ;
  input [7:0]\phi_ln215_1_i_reg_7045_reg[7]_i_3_3 ;
  input [7:0]\phi_ln215_1_i_reg_7045_reg[7]_i_3_4 ;
  input [7:0]\phi_ln215_1_i_reg_7045_reg[7]_i_3_5 ;
  input [7:0]\phi_ln215_1_i_reg_7045_reg[7]_i_3_6 ;
  input [7:0]\phi_ln215_1_i_reg_7045_reg[7]_i_2_1 ;
  input [7:0]\phi_ln215_1_i_reg_7045_reg[7]_i_2_2 ;
  input [7:0]\phi_ln215_1_i_reg_7045_reg[7]_i_2_3 ;
  input [7:0]\phi_ln215_1_i_reg_7045_reg[7]_i_2_4 ;
  input [7:0]\phi_ln215_1_i_reg_7045_reg[7]_i_2_5 ;
  input [7:0]\phi_ln215_1_i_reg_7045_reg[7]_i_2_6 ;
  input [7:0]\phi_ln215_1_i_reg_7045_reg[7]_i_2_7 ;

  wire [7:0]D;
  wire [3:0]Q;
  wire [7:0]mux_2_0__0;
  wire [7:0]mux_2_1__0;
  wire [7:0]mux_2_2__0;
  wire [7:0]mux_2_3__0;
  wire [7:0]mux_3_0;
  wire [7:0]mux_3_1;
  wire [7:0]\phi_ln215_1_i_reg_7045_reg[7]_i_2_0 ;
  wire [7:0]\phi_ln215_1_i_reg_7045_reg[7]_i_2_1 ;
  wire [7:0]\phi_ln215_1_i_reg_7045_reg[7]_i_2_2 ;
  wire [7:0]\phi_ln215_1_i_reg_7045_reg[7]_i_2_3 ;
  wire [7:0]\phi_ln215_1_i_reg_7045_reg[7]_i_2_4 ;
  wire [7:0]\phi_ln215_1_i_reg_7045_reg[7]_i_2_5 ;
  wire [7:0]\phi_ln215_1_i_reg_7045_reg[7]_i_2_6 ;
  wire [7:0]\phi_ln215_1_i_reg_7045_reg[7]_i_2_7 ;
  wire [7:0]\phi_ln215_1_i_reg_7045_reg[7]_i_3_0 ;
  wire [7:0]\phi_ln215_1_i_reg_7045_reg[7]_i_3_1 ;
  wire [7:0]\phi_ln215_1_i_reg_7045_reg[7]_i_3_2 ;
  wire [7:0]\phi_ln215_1_i_reg_7045_reg[7]_i_3_3 ;
  wire [7:0]\phi_ln215_1_i_reg_7045_reg[7]_i_3_4 ;
  wire [7:0]\phi_ln215_1_i_reg_7045_reg[7]_i_3_5 ;
  wire [7:0]\phi_ln215_1_i_reg_7045_reg[7]_i_3_6 ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \phi_ln215_1_i_reg_7045[0]_i_4 
       (.I0(\phi_ln215_1_i_reg_7045_reg[7]_i_2_5 [0]),
        .I1(\phi_ln215_1_i_reg_7045_reg[7]_i_2_6 [0]),
        .I2(Q[1]),
        .I3(\phi_ln215_1_i_reg_7045_reg[7]_i_2_7 [0]),
        .I4(Q[0]),
        .I5(\phi_ln215_1_i_reg_7045_reg[7]_i_2_0 [0]),
        .O(mux_2_0__0[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \phi_ln215_1_i_reg_7045[0]_i_5 
       (.I0(\phi_ln215_1_i_reg_7045_reg[7]_i_2_1 [0]),
        .I1(\phi_ln215_1_i_reg_7045_reg[7]_i_2_2 [0]),
        .I2(Q[1]),
        .I3(\phi_ln215_1_i_reg_7045_reg[7]_i_2_3 [0]),
        .I4(Q[0]),
        .I5(\phi_ln215_1_i_reg_7045_reg[7]_i_2_4 [0]),
        .O(mux_2_1__0[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \phi_ln215_1_i_reg_7045[0]_i_6 
       (.I0(\phi_ln215_1_i_reg_7045_reg[7]_i_3_3 [0]),
        .I1(\phi_ln215_1_i_reg_7045_reg[7]_i_3_4 [0]),
        .I2(Q[1]),
        .I3(\phi_ln215_1_i_reg_7045_reg[7]_i_3_5 [0]),
        .I4(Q[0]),
        .I5(\phi_ln215_1_i_reg_7045_reg[7]_i_3_6 [0]),
        .O(mux_2_2__0[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \phi_ln215_1_i_reg_7045[0]_i_7 
       (.I0(\phi_ln215_1_i_reg_7045_reg[7]_i_2_0 [0]),
        .I1(\phi_ln215_1_i_reg_7045_reg[7]_i_3_0 [0]),
        .I2(Q[1]),
        .I3(\phi_ln215_1_i_reg_7045_reg[7]_i_3_1 [0]),
        .I4(Q[0]),
        .I5(\phi_ln215_1_i_reg_7045_reg[7]_i_3_2 [0]),
        .O(mux_2_3__0[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \phi_ln215_1_i_reg_7045[1]_i_4 
       (.I0(\phi_ln215_1_i_reg_7045_reg[7]_i_2_5 [1]),
        .I1(\phi_ln215_1_i_reg_7045_reg[7]_i_2_6 [1]),
        .I2(Q[1]),
        .I3(\phi_ln215_1_i_reg_7045_reg[7]_i_2_7 [1]),
        .I4(Q[0]),
        .I5(\phi_ln215_1_i_reg_7045_reg[7]_i_2_0 [1]),
        .O(mux_2_0__0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \phi_ln215_1_i_reg_7045[1]_i_5 
       (.I0(\phi_ln215_1_i_reg_7045_reg[7]_i_2_1 [1]),
        .I1(\phi_ln215_1_i_reg_7045_reg[7]_i_2_2 [1]),
        .I2(Q[1]),
        .I3(\phi_ln215_1_i_reg_7045_reg[7]_i_2_3 [1]),
        .I4(Q[0]),
        .I5(\phi_ln215_1_i_reg_7045_reg[7]_i_2_4 [1]),
        .O(mux_2_1__0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \phi_ln215_1_i_reg_7045[1]_i_6 
       (.I0(\phi_ln215_1_i_reg_7045_reg[7]_i_3_3 [1]),
        .I1(\phi_ln215_1_i_reg_7045_reg[7]_i_3_4 [1]),
        .I2(Q[1]),
        .I3(\phi_ln215_1_i_reg_7045_reg[7]_i_3_5 [1]),
        .I4(Q[0]),
        .I5(\phi_ln215_1_i_reg_7045_reg[7]_i_3_6 [1]),
        .O(mux_2_2__0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \phi_ln215_1_i_reg_7045[1]_i_7 
       (.I0(\phi_ln215_1_i_reg_7045_reg[7]_i_2_0 [1]),
        .I1(\phi_ln215_1_i_reg_7045_reg[7]_i_3_0 [1]),
        .I2(Q[1]),
        .I3(\phi_ln215_1_i_reg_7045_reg[7]_i_3_1 [1]),
        .I4(Q[0]),
        .I5(\phi_ln215_1_i_reg_7045_reg[7]_i_3_2 [1]),
        .O(mux_2_3__0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \phi_ln215_1_i_reg_7045[2]_i_4 
       (.I0(\phi_ln215_1_i_reg_7045_reg[7]_i_2_5 [2]),
        .I1(\phi_ln215_1_i_reg_7045_reg[7]_i_2_6 [2]),
        .I2(Q[1]),
        .I3(\phi_ln215_1_i_reg_7045_reg[7]_i_2_7 [2]),
        .I4(Q[0]),
        .I5(\phi_ln215_1_i_reg_7045_reg[7]_i_2_0 [2]),
        .O(mux_2_0__0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \phi_ln215_1_i_reg_7045[2]_i_5 
       (.I0(\phi_ln215_1_i_reg_7045_reg[7]_i_2_1 [2]),
        .I1(\phi_ln215_1_i_reg_7045_reg[7]_i_2_2 [2]),
        .I2(Q[1]),
        .I3(\phi_ln215_1_i_reg_7045_reg[7]_i_2_3 [2]),
        .I4(Q[0]),
        .I5(\phi_ln215_1_i_reg_7045_reg[7]_i_2_4 [2]),
        .O(mux_2_1__0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \phi_ln215_1_i_reg_7045[2]_i_6 
       (.I0(\phi_ln215_1_i_reg_7045_reg[7]_i_3_3 [2]),
        .I1(\phi_ln215_1_i_reg_7045_reg[7]_i_3_4 [2]),
        .I2(Q[1]),
        .I3(\phi_ln215_1_i_reg_7045_reg[7]_i_3_5 [2]),
        .I4(Q[0]),
        .I5(\phi_ln215_1_i_reg_7045_reg[7]_i_3_6 [2]),
        .O(mux_2_2__0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \phi_ln215_1_i_reg_7045[2]_i_7 
       (.I0(\phi_ln215_1_i_reg_7045_reg[7]_i_2_0 [2]),
        .I1(\phi_ln215_1_i_reg_7045_reg[7]_i_3_0 [2]),
        .I2(Q[1]),
        .I3(\phi_ln215_1_i_reg_7045_reg[7]_i_3_1 [2]),
        .I4(Q[0]),
        .I5(\phi_ln215_1_i_reg_7045_reg[7]_i_3_2 [2]),
        .O(mux_2_3__0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \phi_ln215_1_i_reg_7045[3]_i_4 
       (.I0(\phi_ln215_1_i_reg_7045_reg[7]_i_2_5 [3]),
        .I1(\phi_ln215_1_i_reg_7045_reg[7]_i_2_6 [3]),
        .I2(Q[1]),
        .I3(\phi_ln215_1_i_reg_7045_reg[7]_i_2_7 [3]),
        .I4(Q[0]),
        .I5(\phi_ln215_1_i_reg_7045_reg[7]_i_2_0 [3]),
        .O(mux_2_0__0[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \phi_ln215_1_i_reg_7045[3]_i_5 
       (.I0(\phi_ln215_1_i_reg_7045_reg[7]_i_2_1 [3]),
        .I1(\phi_ln215_1_i_reg_7045_reg[7]_i_2_2 [3]),
        .I2(Q[1]),
        .I3(\phi_ln215_1_i_reg_7045_reg[7]_i_2_3 [3]),
        .I4(Q[0]),
        .I5(\phi_ln215_1_i_reg_7045_reg[7]_i_2_4 [3]),
        .O(mux_2_1__0[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \phi_ln215_1_i_reg_7045[3]_i_6 
       (.I0(\phi_ln215_1_i_reg_7045_reg[7]_i_3_3 [3]),
        .I1(\phi_ln215_1_i_reg_7045_reg[7]_i_3_4 [3]),
        .I2(Q[1]),
        .I3(\phi_ln215_1_i_reg_7045_reg[7]_i_3_5 [3]),
        .I4(Q[0]),
        .I5(\phi_ln215_1_i_reg_7045_reg[7]_i_3_6 [3]),
        .O(mux_2_2__0[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \phi_ln215_1_i_reg_7045[3]_i_7 
       (.I0(\phi_ln215_1_i_reg_7045_reg[7]_i_2_0 [3]),
        .I1(\phi_ln215_1_i_reg_7045_reg[7]_i_3_0 [3]),
        .I2(Q[1]),
        .I3(\phi_ln215_1_i_reg_7045_reg[7]_i_3_1 [3]),
        .I4(Q[0]),
        .I5(\phi_ln215_1_i_reg_7045_reg[7]_i_3_2 [3]),
        .O(mux_2_3__0[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \phi_ln215_1_i_reg_7045[4]_i_4 
       (.I0(\phi_ln215_1_i_reg_7045_reg[7]_i_2_5 [4]),
        .I1(\phi_ln215_1_i_reg_7045_reg[7]_i_2_6 [4]),
        .I2(Q[1]),
        .I3(\phi_ln215_1_i_reg_7045_reg[7]_i_2_7 [4]),
        .I4(Q[0]),
        .I5(\phi_ln215_1_i_reg_7045_reg[7]_i_2_0 [4]),
        .O(mux_2_0__0[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \phi_ln215_1_i_reg_7045[4]_i_5 
       (.I0(\phi_ln215_1_i_reg_7045_reg[7]_i_2_1 [4]),
        .I1(\phi_ln215_1_i_reg_7045_reg[7]_i_2_2 [4]),
        .I2(Q[1]),
        .I3(\phi_ln215_1_i_reg_7045_reg[7]_i_2_3 [4]),
        .I4(Q[0]),
        .I5(\phi_ln215_1_i_reg_7045_reg[7]_i_2_4 [4]),
        .O(mux_2_1__0[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \phi_ln215_1_i_reg_7045[4]_i_6 
       (.I0(\phi_ln215_1_i_reg_7045_reg[7]_i_3_3 [4]),
        .I1(\phi_ln215_1_i_reg_7045_reg[7]_i_3_4 [4]),
        .I2(Q[1]),
        .I3(\phi_ln215_1_i_reg_7045_reg[7]_i_3_5 [4]),
        .I4(Q[0]),
        .I5(\phi_ln215_1_i_reg_7045_reg[7]_i_3_6 [4]),
        .O(mux_2_2__0[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \phi_ln215_1_i_reg_7045[4]_i_7 
       (.I0(\phi_ln215_1_i_reg_7045_reg[7]_i_2_0 [4]),
        .I1(\phi_ln215_1_i_reg_7045_reg[7]_i_3_0 [4]),
        .I2(Q[1]),
        .I3(\phi_ln215_1_i_reg_7045_reg[7]_i_3_1 [4]),
        .I4(Q[0]),
        .I5(\phi_ln215_1_i_reg_7045_reg[7]_i_3_2 [4]),
        .O(mux_2_3__0[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \phi_ln215_1_i_reg_7045[5]_i_4 
       (.I0(\phi_ln215_1_i_reg_7045_reg[7]_i_2_5 [5]),
        .I1(\phi_ln215_1_i_reg_7045_reg[7]_i_2_6 [5]),
        .I2(Q[1]),
        .I3(\phi_ln215_1_i_reg_7045_reg[7]_i_2_7 [5]),
        .I4(Q[0]),
        .I5(\phi_ln215_1_i_reg_7045_reg[7]_i_2_0 [5]),
        .O(mux_2_0__0[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \phi_ln215_1_i_reg_7045[5]_i_5 
       (.I0(\phi_ln215_1_i_reg_7045_reg[7]_i_2_1 [5]),
        .I1(\phi_ln215_1_i_reg_7045_reg[7]_i_2_2 [5]),
        .I2(Q[1]),
        .I3(\phi_ln215_1_i_reg_7045_reg[7]_i_2_3 [5]),
        .I4(Q[0]),
        .I5(\phi_ln215_1_i_reg_7045_reg[7]_i_2_4 [5]),
        .O(mux_2_1__0[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \phi_ln215_1_i_reg_7045[5]_i_6 
       (.I0(\phi_ln215_1_i_reg_7045_reg[7]_i_3_3 [5]),
        .I1(\phi_ln215_1_i_reg_7045_reg[7]_i_3_4 [5]),
        .I2(Q[1]),
        .I3(\phi_ln215_1_i_reg_7045_reg[7]_i_3_5 [5]),
        .I4(Q[0]),
        .I5(\phi_ln215_1_i_reg_7045_reg[7]_i_3_6 [5]),
        .O(mux_2_2__0[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \phi_ln215_1_i_reg_7045[5]_i_7 
       (.I0(\phi_ln215_1_i_reg_7045_reg[7]_i_2_0 [5]),
        .I1(\phi_ln215_1_i_reg_7045_reg[7]_i_3_0 [5]),
        .I2(Q[1]),
        .I3(\phi_ln215_1_i_reg_7045_reg[7]_i_3_1 [5]),
        .I4(Q[0]),
        .I5(\phi_ln215_1_i_reg_7045_reg[7]_i_3_2 [5]),
        .O(mux_2_3__0[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \phi_ln215_1_i_reg_7045[6]_i_4 
       (.I0(\phi_ln215_1_i_reg_7045_reg[7]_i_2_5 [6]),
        .I1(\phi_ln215_1_i_reg_7045_reg[7]_i_2_6 [6]),
        .I2(Q[1]),
        .I3(\phi_ln215_1_i_reg_7045_reg[7]_i_2_7 [6]),
        .I4(Q[0]),
        .I5(\phi_ln215_1_i_reg_7045_reg[7]_i_2_0 [6]),
        .O(mux_2_0__0[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \phi_ln215_1_i_reg_7045[6]_i_5 
       (.I0(\phi_ln215_1_i_reg_7045_reg[7]_i_2_1 [6]),
        .I1(\phi_ln215_1_i_reg_7045_reg[7]_i_2_2 [6]),
        .I2(Q[1]),
        .I3(\phi_ln215_1_i_reg_7045_reg[7]_i_2_3 [6]),
        .I4(Q[0]),
        .I5(\phi_ln215_1_i_reg_7045_reg[7]_i_2_4 [6]),
        .O(mux_2_1__0[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \phi_ln215_1_i_reg_7045[6]_i_6 
       (.I0(\phi_ln215_1_i_reg_7045_reg[7]_i_3_3 [6]),
        .I1(\phi_ln215_1_i_reg_7045_reg[7]_i_3_4 [6]),
        .I2(Q[1]),
        .I3(\phi_ln215_1_i_reg_7045_reg[7]_i_3_5 [6]),
        .I4(Q[0]),
        .I5(\phi_ln215_1_i_reg_7045_reg[7]_i_3_6 [6]),
        .O(mux_2_2__0[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \phi_ln215_1_i_reg_7045[6]_i_7 
       (.I0(\phi_ln215_1_i_reg_7045_reg[7]_i_2_0 [6]),
        .I1(\phi_ln215_1_i_reg_7045_reg[7]_i_3_0 [6]),
        .I2(Q[1]),
        .I3(\phi_ln215_1_i_reg_7045_reg[7]_i_3_1 [6]),
        .I4(Q[0]),
        .I5(\phi_ln215_1_i_reg_7045_reg[7]_i_3_2 [6]),
        .O(mux_2_3__0[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \phi_ln215_1_i_reg_7045[7]_i_4 
       (.I0(\phi_ln215_1_i_reg_7045_reg[7]_i_2_5 [7]),
        .I1(\phi_ln215_1_i_reg_7045_reg[7]_i_2_6 [7]),
        .I2(Q[1]),
        .I3(\phi_ln215_1_i_reg_7045_reg[7]_i_2_7 [7]),
        .I4(Q[0]),
        .I5(\phi_ln215_1_i_reg_7045_reg[7]_i_2_0 [7]),
        .O(mux_2_0__0[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \phi_ln215_1_i_reg_7045[7]_i_5 
       (.I0(\phi_ln215_1_i_reg_7045_reg[7]_i_2_1 [7]),
        .I1(\phi_ln215_1_i_reg_7045_reg[7]_i_2_2 [7]),
        .I2(Q[1]),
        .I3(\phi_ln215_1_i_reg_7045_reg[7]_i_2_3 [7]),
        .I4(Q[0]),
        .I5(\phi_ln215_1_i_reg_7045_reg[7]_i_2_4 [7]),
        .O(mux_2_1__0[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \phi_ln215_1_i_reg_7045[7]_i_6 
       (.I0(\phi_ln215_1_i_reg_7045_reg[7]_i_3_3 [7]),
        .I1(\phi_ln215_1_i_reg_7045_reg[7]_i_3_4 [7]),
        .I2(Q[1]),
        .I3(\phi_ln215_1_i_reg_7045_reg[7]_i_3_5 [7]),
        .I4(Q[0]),
        .I5(\phi_ln215_1_i_reg_7045_reg[7]_i_3_6 [7]),
        .O(mux_2_2__0[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \phi_ln215_1_i_reg_7045[7]_i_7 
       (.I0(\phi_ln215_1_i_reg_7045_reg[7]_i_2_0 [7]),
        .I1(\phi_ln215_1_i_reg_7045_reg[7]_i_3_0 [7]),
        .I2(Q[1]),
        .I3(\phi_ln215_1_i_reg_7045_reg[7]_i_3_1 [7]),
        .I4(Q[0]),
        .I5(\phi_ln215_1_i_reg_7045_reg[7]_i_3_2 [7]),
        .O(mux_2_3__0[7]));
  MUXF8 \phi_ln215_1_i_reg_7045_reg[0]_i_1 
       (.I0(mux_3_0[0]),
        .I1(mux_3_1[0]),
        .O(D[0]),
        .S(Q[3]));
  MUXF7 \phi_ln215_1_i_reg_7045_reg[0]_i_2 
       (.I0(mux_2_0__0[0]),
        .I1(mux_2_1__0[0]),
        .O(mux_3_0[0]),
        .S(Q[2]));
  MUXF7 \phi_ln215_1_i_reg_7045_reg[0]_i_3 
       (.I0(mux_2_2__0[0]),
        .I1(mux_2_3__0[0]),
        .O(mux_3_1[0]),
        .S(Q[2]));
  MUXF8 \phi_ln215_1_i_reg_7045_reg[1]_i_1 
       (.I0(mux_3_0[1]),
        .I1(mux_3_1[1]),
        .O(D[1]),
        .S(Q[3]));
  MUXF7 \phi_ln215_1_i_reg_7045_reg[1]_i_2 
       (.I0(mux_2_0__0[1]),
        .I1(mux_2_1__0[1]),
        .O(mux_3_0[1]),
        .S(Q[2]));
  MUXF7 \phi_ln215_1_i_reg_7045_reg[1]_i_3 
       (.I0(mux_2_2__0[1]),
        .I1(mux_2_3__0[1]),
        .O(mux_3_1[1]),
        .S(Q[2]));
  MUXF8 \phi_ln215_1_i_reg_7045_reg[2]_i_1 
       (.I0(mux_3_0[2]),
        .I1(mux_3_1[2]),
        .O(D[2]),
        .S(Q[3]));
  MUXF7 \phi_ln215_1_i_reg_7045_reg[2]_i_2 
       (.I0(mux_2_0__0[2]),
        .I1(mux_2_1__0[2]),
        .O(mux_3_0[2]),
        .S(Q[2]));
  MUXF7 \phi_ln215_1_i_reg_7045_reg[2]_i_3 
       (.I0(mux_2_2__0[2]),
        .I1(mux_2_3__0[2]),
        .O(mux_3_1[2]),
        .S(Q[2]));
  MUXF8 \phi_ln215_1_i_reg_7045_reg[3]_i_1 
       (.I0(mux_3_0[3]),
        .I1(mux_3_1[3]),
        .O(D[3]),
        .S(Q[3]));
  MUXF7 \phi_ln215_1_i_reg_7045_reg[3]_i_2 
       (.I0(mux_2_0__0[3]),
        .I1(mux_2_1__0[3]),
        .O(mux_3_0[3]),
        .S(Q[2]));
  MUXF7 \phi_ln215_1_i_reg_7045_reg[3]_i_3 
       (.I0(mux_2_2__0[3]),
        .I1(mux_2_3__0[3]),
        .O(mux_3_1[3]),
        .S(Q[2]));
  MUXF8 \phi_ln215_1_i_reg_7045_reg[4]_i_1 
       (.I0(mux_3_0[4]),
        .I1(mux_3_1[4]),
        .O(D[4]),
        .S(Q[3]));
  MUXF7 \phi_ln215_1_i_reg_7045_reg[4]_i_2 
       (.I0(mux_2_0__0[4]),
        .I1(mux_2_1__0[4]),
        .O(mux_3_0[4]),
        .S(Q[2]));
  MUXF7 \phi_ln215_1_i_reg_7045_reg[4]_i_3 
       (.I0(mux_2_2__0[4]),
        .I1(mux_2_3__0[4]),
        .O(mux_3_1[4]),
        .S(Q[2]));
  MUXF8 \phi_ln215_1_i_reg_7045_reg[5]_i_1 
       (.I0(mux_3_0[5]),
        .I1(mux_3_1[5]),
        .O(D[5]),
        .S(Q[3]));
  MUXF7 \phi_ln215_1_i_reg_7045_reg[5]_i_2 
       (.I0(mux_2_0__0[5]),
        .I1(mux_2_1__0[5]),
        .O(mux_3_0[5]),
        .S(Q[2]));
  MUXF7 \phi_ln215_1_i_reg_7045_reg[5]_i_3 
       (.I0(mux_2_2__0[5]),
        .I1(mux_2_3__0[5]),
        .O(mux_3_1[5]),
        .S(Q[2]));
  MUXF8 \phi_ln215_1_i_reg_7045_reg[6]_i_1 
       (.I0(mux_3_0[6]),
        .I1(mux_3_1[6]),
        .O(D[6]),
        .S(Q[3]));
  MUXF7 \phi_ln215_1_i_reg_7045_reg[6]_i_2 
       (.I0(mux_2_0__0[6]),
        .I1(mux_2_1__0[6]),
        .O(mux_3_0[6]),
        .S(Q[2]));
  MUXF7 \phi_ln215_1_i_reg_7045_reg[6]_i_3 
       (.I0(mux_2_2__0[6]),
        .I1(mux_2_3__0[6]),
        .O(mux_3_1[6]),
        .S(Q[2]));
  MUXF8 \phi_ln215_1_i_reg_7045_reg[7]_i_1 
       (.I0(mux_3_0[7]),
        .I1(mux_3_1[7]),
        .O(D[7]),
        .S(Q[3]));
  MUXF7 \phi_ln215_1_i_reg_7045_reg[7]_i_2 
       (.I0(mux_2_0__0[7]),
        .I1(mux_2_1__0[7]),
        .O(mux_3_0[7]),
        .S(Q[2]));
  MUXF7 \phi_ln215_1_i_reg_7045_reg[7]_i_3 
       (.I0(mux_2_2__0[7]),
        .I1(mux_2_3__0[7]),
        .O(mux_3_1[7]),
        .S(Q[2]));
endmodule

(* ORIG_REF_NAME = "huffman_encoding_hbi" *) 
module design_1_huffman_encoding_0_1_huffman_encoding_hbi_15
   (D,
    DOADO,
    Q,
    \tmp_1_i_reg_7097_reg[7]_i_2_0 ,
    \tmp_1_i_reg_7097_reg[7]_i_2_1 ,
    \tmp_1_i_reg_7097_reg[1]_i_2_0 ,
    \tmp_1_i_reg_7097_reg[7]_i_2_2 ,
    sort_U0_out_value_V_we0,
    \tmp_1_i_reg_7097_reg[6]_i_5_0 ,
    \tmp_1_i_reg_7097_reg[7]_i_2_3 ,
    \tmp_1_i_reg_7097_reg[7]_i_2_4 ,
    \tmp_1_i_reg_7097_reg[7]_i_2_5 ,
    \tmp_1_i_reg_7097_reg[7]_i_2_6 ,
    \tmp_1_i_reg_7097_reg[7]_i_3_0 ,
    \tmp_1_i_reg_7097_reg[7]_i_3_1 ,
    \tmp_1_i_reg_7097_reg[7]_i_3_2 ,
    \tmp_1_i_reg_7097_reg[7]_i_3_3 ,
    \tmp_1_i_reg_7097_reg[7]_i_3_4 ,
    \tmp_1_i_reg_7097_reg[7]_i_3_5 ,
    \tmp_1_i_reg_7097_reg[7]_i_3_6 ,
    \tmp_1_i_reg_7097_reg[7]_i_3_7 ,
    \tmp_1_i_reg_7097_reg[7]_i_4_0 ,
    \tmp_1_i_reg_7097_reg[7]_i_4_1 ,
    \tmp_1_i_reg_7097_reg[7]_i_4_2 ,
    \tmp_1_i_reg_7097_reg[7]_i_4_3 ,
    \tmp_1_i_reg_7097_reg[7]_i_4_4 ,
    \tmp_1_i_reg_7097_reg[7]_i_4_5 ,
    \tmp_1_i_reg_7097_reg[7]_i_4_6 ,
    \tmp_1_i_reg_7097_reg[7]_i_4_7 ,
    \tmp_1_i_reg_7097_reg[7]_i_5_0 ,
    \tmp_1_i_reg_7097_reg[7]_i_5_1 ,
    \tmp_1_i_reg_7097_reg[7]_i_5_2 ,
    \tmp_1_i_reg_7097_reg[7]_i_5_3 ,
    \tmp_1_i_reg_7097_reg[7]_i_5_4 ,
    \tmp_1_i_reg_7097_reg[7]_i_5_5 ,
    \tmp_1_i_reg_7097_reg[7]_i_5_6 ,
    \tmp_1_i_reg_7097_reg[7]_i_5_7 );
  output [7:0]D;
  input [3:0]DOADO;
  input [7:0]Q;
  input [7:0]\tmp_1_i_reg_7097_reg[7]_i_2_0 ;
  input [7:0]\tmp_1_i_reg_7097_reg[7]_i_2_1 ;
  input \tmp_1_i_reg_7097_reg[1]_i_2_0 ;
  input [7:0]\tmp_1_i_reg_7097_reg[7]_i_2_2 ;
  input sort_U0_out_value_V_we0;
  input \tmp_1_i_reg_7097_reg[6]_i_5_0 ;
  input [7:0]\tmp_1_i_reg_7097_reg[7]_i_2_3 ;
  input [7:0]\tmp_1_i_reg_7097_reg[7]_i_2_4 ;
  input [7:0]\tmp_1_i_reg_7097_reg[7]_i_2_5 ;
  input [7:0]\tmp_1_i_reg_7097_reg[7]_i_2_6 ;
  input [7:0]\tmp_1_i_reg_7097_reg[7]_i_3_0 ;
  input [7:0]\tmp_1_i_reg_7097_reg[7]_i_3_1 ;
  input [7:0]\tmp_1_i_reg_7097_reg[7]_i_3_2 ;
  input [7:0]\tmp_1_i_reg_7097_reg[7]_i_3_3 ;
  input [7:0]\tmp_1_i_reg_7097_reg[7]_i_3_4 ;
  input [7:0]\tmp_1_i_reg_7097_reg[7]_i_3_5 ;
  input [7:0]\tmp_1_i_reg_7097_reg[7]_i_3_6 ;
  input [7:0]\tmp_1_i_reg_7097_reg[7]_i_3_7 ;
  input [7:0]\tmp_1_i_reg_7097_reg[7]_i_4_0 ;
  input [7:0]\tmp_1_i_reg_7097_reg[7]_i_4_1 ;
  input [7:0]\tmp_1_i_reg_7097_reg[7]_i_4_2 ;
  input [7:0]\tmp_1_i_reg_7097_reg[7]_i_4_3 ;
  input [7:0]\tmp_1_i_reg_7097_reg[7]_i_4_4 ;
  input [7:0]\tmp_1_i_reg_7097_reg[7]_i_4_5 ;
  input [7:0]\tmp_1_i_reg_7097_reg[7]_i_4_6 ;
  input [7:0]\tmp_1_i_reg_7097_reg[7]_i_4_7 ;
  input [7:0]\tmp_1_i_reg_7097_reg[7]_i_5_0 ;
  input [7:0]\tmp_1_i_reg_7097_reg[7]_i_5_1 ;
  input [7:0]\tmp_1_i_reg_7097_reg[7]_i_5_2 ;
  input [7:0]\tmp_1_i_reg_7097_reg[7]_i_5_3 ;
  input [7:0]\tmp_1_i_reg_7097_reg[7]_i_5_4 ;
  input [7:0]\tmp_1_i_reg_7097_reg[7]_i_5_5 ;
  input [7:0]\tmp_1_i_reg_7097_reg[7]_i_5_6 ;
  input [7:0]\tmp_1_i_reg_7097_reg[7]_i_5_7 ;

  wire [7:0]D;
  wire [3:0]DOADO;
  wire [7:0]Q;
  wire [7:0]mux_1_0__0;
  wire [7:0]mux_1_1__0;
  wire [7:0]mux_1_2__0;
  wire [7:0]mux_1_3__0;
  wire [7:0]mux_1_4__0;
  wire [7:0]mux_1_5__0;
  wire [7:0]mux_1_6__0;
  wire [7:0]mux_1_7__0;
  wire [7:0]mux_2_0__1;
  wire [7:0]mux_2_1__1;
  wire [7:0]mux_2_2__1;
  wire [7:0]mux_2_3__1;
  wire sort_U0_out_value_V_we0;
  wire \tmp_1_i_reg_7097_reg[1]_i_2_0 ;
  wire \tmp_1_i_reg_7097_reg[6]_i_5_0 ;
  wire [7:0]\tmp_1_i_reg_7097_reg[7]_i_2_0 ;
  wire [7:0]\tmp_1_i_reg_7097_reg[7]_i_2_1 ;
  wire [7:0]\tmp_1_i_reg_7097_reg[7]_i_2_2 ;
  wire [7:0]\tmp_1_i_reg_7097_reg[7]_i_2_3 ;
  wire [7:0]\tmp_1_i_reg_7097_reg[7]_i_2_4 ;
  wire [7:0]\tmp_1_i_reg_7097_reg[7]_i_2_5 ;
  wire [7:0]\tmp_1_i_reg_7097_reg[7]_i_2_6 ;
  wire [7:0]\tmp_1_i_reg_7097_reg[7]_i_3_0 ;
  wire [7:0]\tmp_1_i_reg_7097_reg[7]_i_3_1 ;
  wire [7:0]\tmp_1_i_reg_7097_reg[7]_i_3_2 ;
  wire [7:0]\tmp_1_i_reg_7097_reg[7]_i_3_3 ;
  wire [7:0]\tmp_1_i_reg_7097_reg[7]_i_3_4 ;
  wire [7:0]\tmp_1_i_reg_7097_reg[7]_i_3_5 ;
  wire [7:0]\tmp_1_i_reg_7097_reg[7]_i_3_6 ;
  wire [7:0]\tmp_1_i_reg_7097_reg[7]_i_3_7 ;
  wire [7:0]\tmp_1_i_reg_7097_reg[7]_i_4_0 ;
  wire [7:0]\tmp_1_i_reg_7097_reg[7]_i_4_1 ;
  wire [7:0]\tmp_1_i_reg_7097_reg[7]_i_4_2 ;
  wire [7:0]\tmp_1_i_reg_7097_reg[7]_i_4_3 ;
  wire [7:0]\tmp_1_i_reg_7097_reg[7]_i_4_4 ;
  wire [7:0]\tmp_1_i_reg_7097_reg[7]_i_4_5 ;
  wire [7:0]\tmp_1_i_reg_7097_reg[7]_i_4_6 ;
  wire [7:0]\tmp_1_i_reg_7097_reg[7]_i_4_7 ;
  wire [7:0]\tmp_1_i_reg_7097_reg[7]_i_5_0 ;
  wire [7:0]\tmp_1_i_reg_7097_reg[7]_i_5_1 ;
  wire [7:0]\tmp_1_i_reg_7097_reg[7]_i_5_2 ;
  wire [7:0]\tmp_1_i_reg_7097_reg[7]_i_5_3 ;
  wire [7:0]\tmp_1_i_reg_7097_reg[7]_i_5_4 ;
  wire [7:0]\tmp_1_i_reg_7097_reg[7]_i_5_5 ;
  wire [7:0]\tmp_1_i_reg_7097_reg[7]_i_5_6 ;
  wire [7:0]\tmp_1_i_reg_7097_reg[7]_i_5_7 ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_i_reg_7097[0]_i_1 
       (.I0(mux_2_3__1[0]),
        .I1(mux_2_2__1[0]),
        .I2(DOADO[3]),
        .I3(mux_2_1__1[0]),
        .I4(DOADO[2]),
        .I5(mux_2_0__1[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_i_reg_7097[0]_i_10 
       (.I0(\tmp_1_i_reg_7097_reg[7]_i_4_4 [0]),
        .I1(\tmp_1_i_reg_7097_reg[7]_i_4_5 [0]),
        .I2(DOADO[0]),
        .I3(\tmp_1_i_reg_7097_reg[7]_i_4_6 [0]),
        .I4(\tmp_1_i_reg_7097_reg[1]_i_2_0 ),
        .I5(\tmp_1_i_reg_7097_reg[7]_i_4_7 [0]),
        .O(mux_1_2__0[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_i_reg_7097[0]_i_11 
       (.I0(\tmp_1_i_reg_7097_reg[7]_i_4_0 [0]),
        .I1(\tmp_1_i_reg_7097_reg[7]_i_4_1 [0]),
        .I2(DOADO[0]),
        .I3(\tmp_1_i_reg_7097_reg[7]_i_4_2 [0]),
        .I4(\tmp_1_i_reg_7097_reg[1]_i_2_0 ),
        .I5(\tmp_1_i_reg_7097_reg[7]_i_4_3 [0]),
        .O(mux_1_3__0[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_i_reg_7097[0]_i_12 
       (.I0(\tmp_1_i_reg_7097_reg[7]_i_5_4 [0]),
        .I1(\tmp_1_i_reg_7097_reg[7]_i_5_5 [0]),
        .I2(DOADO[0]),
        .I3(\tmp_1_i_reg_7097_reg[7]_i_5_6 [0]),
        .I4(\tmp_1_i_reg_7097_reg[1]_i_2_0 ),
        .I5(\tmp_1_i_reg_7097_reg[7]_i_5_7 [0]),
        .O(mux_1_0__0[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_i_reg_7097[0]_i_13 
       (.I0(\tmp_1_i_reg_7097_reg[7]_i_5_0 [0]),
        .I1(\tmp_1_i_reg_7097_reg[7]_i_5_1 [0]),
        .I2(DOADO[0]),
        .I3(\tmp_1_i_reg_7097_reg[7]_i_5_2 [0]),
        .I4(\tmp_1_i_reg_7097_reg[1]_i_2_0 ),
        .I5(\tmp_1_i_reg_7097_reg[7]_i_5_3 [0]),
        .O(mux_1_1__0[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_i_reg_7097[0]_i_6 
       (.I0(\tmp_1_i_reg_7097_reg[7]_i_2_3 [0]),
        .I1(\tmp_1_i_reg_7097_reg[7]_i_2_4 [0]),
        .I2(DOADO[0]),
        .I3(\tmp_1_i_reg_7097_reg[7]_i_2_5 [0]),
        .I4(\tmp_1_i_reg_7097_reg[1]_i_2_0 ),
        .I5(\tmp_1_i_reg_7097_reg[7]_i_2_6 [0]),
        .O(mux_1_6__0[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_i_reg_7097[0]_i_7 
       (.I0(Q[0]),
        .I1(\tmp_1_i_reg_7097_reg[7]_i_2_0 [0]),
        .I2(DOADO[0]),
        .I3(\tmp_1_i_reg_7097_reg[7]_i_2_1 [0]),
        .I4(\tmp_1_i_reg_7097_reg[1]_i_2_0 ),
        .I5(\tmp_1_i_reg_7097_reg[7]_i_2_2 [0]),
        .O(mux_1_7__0[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_i_reg_7097[0]_i_8 
       (.I0(\tmp_1_i_reg_7097_reg[7]_i_3_4 [0]),
        .I1(\tmp_1_i_reg_7097_reg[7]_i_3_5 [0]),
        .I2(DOADO[0]),
        .I3(\tmp_1_i_reg_7097_reg[7]_i_3_6 [0]),
        .I4(\tmp_1_i_reg_7097_reg[1]_i_2_0 ),
        .I5(\tmp_1_i_reg_7097_reg[7]_i_3_7 [0]),
        .O(mux_1_4__0[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_i_reg_7097[0]_i_9 
       (.I0(\tmp_1_i_reg_7097_reg[7]_i_3_0 [0]),
        .I1(\tmp_1_i_reg_7097_reg[7]_i_3_1 [0]),
        .I2(DOADO[0]),
        .I3(\tmp_1_i_reg_7097_reg[7]_i_3_2 [0]),
        .I4(\tmp_1_i_reg_7097_reg[1]_i_2_0 ),
        .I5(\tmp_1_i_reg_7097_reg[7]_i_3_3 [0]),
        .O(mux_1_5__0[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_i_reg_7097[1]_i_1 
       (.I0(mux_2_3__1[1]),
        .I1(mux_2_2__1[1]),
        .I2(DOADO[3]),
        .I3(mux_2_1__1[1]),
        .I4(DOADO[2]),
        .I5(mux_2_0__1[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_i_reg_7097[1]_i_10 
       (.I0(\tmp_1_i_reg_7097_reg[7]_i_4_4 [1]),
        .I1(\tmp_1_i_reg_7097_reg[7]_i_4_5 [1]),
        .I2(DOADO[0]),
        .I3(\tmp_1_i_reg_7097_reg[7]_i_4_6 [1]),
        .I4(\tmp_1_i_reg_7097_reg[1]_i_2_0 ),
        .I5(\tmp_1_i_reg_7097_reg[7]_i_4_7 [1]),
        .O(mux_1_2__0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_i_reg_7097[1]_i_11 
       (.I0(\tmp_1_i_reg_7097_reg[7]_i_4_0 [1]),
        .I1(\tmp_1_i_reg_7097_reg[7]_i_4_1 [1]),
        .I2(DOADO[0]),
        .I3(\tmp_1_i_reg_7097_reg[7]_i_4_2 [1]),
        .I4(\tmp_1_i_reg_7097_reg[1]_i_2_0 ),
        .I5(\tmp_1_i_reg_7097_reg[7]_i_4_3 [1]),
        .O(mux_1_3__0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_i_reg_7097[1]_i_12 
       (.I0(\tmp_1_i_reg_7097_reg[7]_i_5_4 [1]),
        .I1(\tmp_1_i_reg_7097_reg[7]_i_5_5 [1]),
        .I2(DOADO[0]),
        .I3(\tmp_1_i_reg_7097_reg[7]_i_5_6 [1]),
        .I4(\tmp_1_i_reg_7097_reg[1]_i_2_0 ),
        .I5(\tmp_1_i_reg_7097_reg[7]_i_5_7 [1]),
        .O(mux_1_0__0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_i_reg_7097[1]_i_13 
       (.I0(\tmp_1_i_reg_7097_reg[7]_i_5_0 [1]),
        .I1(\tmp_1_i_reg_7097_reg[7]_i_5_1 [1]),
        .I2(DOADO[0]),
        .I3(\tmp_1_i_reg_7097_reg[7]_i_5_2 [1]),
        .I4(\tmp_1_i_reg_7097_reg[1]_i_2_0 ),
        .I5(\tmp_1_i_reg_7097_reg[7]_i_5_3 [1]),
        .O(mux_1_1__0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_i_reg_7097[1]_i_6 
       (.I0(\tmp_1_i_reg_7097_reg[7]_i_2_3 [1]),
        .I1(\tmp_1_i_reg_7097_reg[7]_i_2_4 [1]),
        .I2(DOADO[0]),
        .I3(\tmp_1_i_reg_7097_reg[7]_i_2_5 [1]),
        .I4(\tmp_1_i_reg_7097_reg[1]_i_2_0 ),
        .I5(\tmp_1_i_reg_7097_reg[7]_i_2_6 [1]),
        .O(mux_1_6__0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_i_reg_7097[1]_i_7 
       (.I0(Q[1]),
        .I1(\tmp_1_i_reg_7097_reg[7]_i_2_0 [1]),
        .I2(DOADO[0]),
        .I3(\tmp_1_i_reg_7097_reg[7]_i_2_1 [1]),
        .I4(\tmp_1_i_reg_7097_reg[1]_i_2_0 ),
        .I5(\tmp_1_i_reg_7097_reg[7]_i_2_2 [1]),
        .O(mux_1_7__0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_i_reg_7097[1]_i_8 
       (.I0(\tmp_1_i_reg_7097_reg[7]_i_3_4 [1]),
        .I1(\tmp_1_i_reg_7097_reg[7]_i_3_5 [1]),
        .I2(DOADO[0]),
        .I3(\tmp_1_i_reg_7097_reg[7]_i_3_6 [1]),
        .I4(\tmp_1_i_reg_7097_reg[1]_i_2_0 ),
        .I5(\tmp_1_i_reg_7097_reg[7]_i_3_7 [1]),
        .O(mux_1_4__0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_i_reg_7097[1]_i_9 
       (.I0(\tmp_1_i_reg_7097_reg[7]_i_3_0 [1]),
        .I1(\tmp_1_i_reg_7097_reg[7]_i_3_1 [1]),
        .I2(DOADO[0]),
        .I3(\tmp_1_i_reg_7097_reg[7]_i_3_2 [1]),
        .I4(\tmp_1_i_reg_7097_reg[1]_i_2_0 ),
        .I5(\tmp_1_i_reg_7097_reg[7]_i_3_3 [1]),
        .O(mux_1_5__0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_i_reg_7097[2]_i_1 
       (.I0(mux_2_3__1[2]),
        .I1(mux_2_2__1[2]),
        .I2(DOADO[3]),
        .I3(mux_2_1__1[2]),
        .I4(DOADO[2]),
        .I5(mux_2_0__1[2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_i_reg_7097[2]_i_10 
       (.I0(\tmp_1_i_reg_7097_reg[7]_i_4_4 [2]),
        .I1(\tmp_1_i_reg_7097_reg[7]_i_4_5 [2]),
        .I2(DOADO[0]),
        .I3(\tmp_1_i_reg_7097_reg[7]_i_4_6 [2]),
        .I4(sort_U0_out_value_V_we0),
        .I5(\tmp_1_i_reg_7097_reg[7]_i_4_7 [2]),
        .O(mux_1_2__0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_i_reg_7097[2]_i_11 
       (.I0(\tmp_1_i_reg_7097_reg[7]_i_4_0 [2]),
        .I1(\tmp_1_i_reg_7097_reg[7]_i_4_1 [2]),
        .I2(DOADO[0]),
        .I3(\tmp_1_i_reg_7097_reg[7]_i_4_2 [2]),
        .I4(sort_U0_out_value_V_we0),
        .I5(\tmp_1_i_reg_7097_reg[7]_i_4_3 [2]),
        .O(mux_1_3__0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_i_reg_7097[2]_i_12 
       (.I0(\tmp_1_i_reg_7097_reg[7]_i_5_4 [2]),
        .I1(\tmp_1_i_reg_7097_reg[7]_i_5_5 [2]),
        .I2(DOADO[0]),
        .I3(\tmp_1_i_reg_7097_reg[7]_i_5_6 [2]),
        .I4(sort_U0_out_value_V_we0),
        .I5(\tmp_1_i_reg_7097_reg[7]_i_5_7 [2]),
        .O(mux_1_0__0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_i_reg_7097[2]_i_13 
       (.I0(\tmp_1_i_reg_7097_reg[7]_i_5_0 [2]),
        .I1(\tmp_1_i_reg_7097_reg[7]_i_5_1 [2]),
        .I2(DOADO[0]),
        .I3(\tmp_1_i_reg_7097_reg[7]_i_5_2 [2]),
        .I4(sort_U0_out_value_V_we0),
        .I5(\tmp_1_i_reg_7097_reg[7]_i_5_3 [2]),
        .O(mux_1_1__0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_i_reg_7097[2]_i_6 
       (.I0(\tmp_1_i_reg_7097_reg[7]_i_2_3 [2]),
        .I1(\tmp_1_i_reg_7097_reg[7]_i_2_4 [2]),
        .I2(DOADO[0]),
        .I3(\tmp_1_i_reg_7097_reg[7]_i_2_5 [2]),
        .I4(sort_U0_out_value_V_we0),
        .I5(\tmp_1_i_reg_7097_reg[7]_i_2_6 [2]),
        .O(mux_1_6__0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_i_reg_7097[2]_i_7 
       (.I0(Q[2]),
        .I1(\tmp_1_i_reg_7097_reg[7]_i_2_0 [2]),
        .I2(DOADO[0]),
        .I3(\tmp_1_i_reg_7097_reg[7]_i_2_1 [2]),
        .I4(sort_U0_out_value_V_we0),
        .I5(\tmp_1_i_reg_7097_reg[7]_i_2_2 [2]),
        .O(mux_1_7__0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_i_reg_7097[2]_i_8 
       (.I0(\tmp_1_i_reg_7097_reg[7]_i_3_4 [2]),
        .I1(\tmp_1_i_reg_7097_reg[7]_i_3_5 [2]),
        .I2(DOADO[0]),
        .I3(\tmp_1_i_reg_7097_reg[7]_i_3_6 [2]),
        .I4(sort_U0_out_value_V_we0),
        .I5(\tmp_1_i_reg_7097_reg[7]_i_3_7 [2]),
        .O(mux_1_4__0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_i_reg_7097[2]_i_9 
       (.I0(\tmp_1_i_reg_7097_reg[7]_i_3_0 [2]),
        .I1(\tmp_1_i_reg_7097_reg[7]_i_3_1 [2]),
        .I2(DOADO[0]),
        .I3(\tmp_1_i_reg_7097_reg[7]_i_3_2 [2]),
        .I4(sort_U0_out_value_V_we0),
        .I5(\tmp_1_i_reg_7097_reg[7]_i_3_3 [2]),
        .O(mux_1_5__0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_i_reg_7097[3]_i_1 
       (.I0(mux_2_3__1[3]),
        .I1(mux_2_2__1[3]),
        .I2(DOADO[3]),
        .I3(mux_2_1__1[3]),
        .I4(DOADO[2]),
        .I5(mux_2_0__1[3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_i_reg_7097[3]_i_10 
       (.I0(\tmp_1_i_reg_7097_reg[7]_i_4_4 [3]),
        .I1(\tmp_1_i_reg_7097_reg[7]_i_4_5 [3]),
        .I2(DOADO[0]),
        .I3(\tmp_1_i_reg_7097_reg[7]_i_4_6 [3]),
        .I4(sort_U0_out_value_V_we0),
        .I5(\tmp_1_i_reg_7097_reg[7]_i_4_7 [3]),
        .O(mux_1_2__0[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_i_reg_7097[3]_i_11 
       (.I0(\tmp_1_i_reg_7097_reg[7]_i_4_0 [3]),
        .I1(\tmp_1_i_reg_7097_reg[7]_i_4_1 [3]),
        .I2(DOADO[0]),
        .I3(\tmp_1_i_reg_7097_reg[7]_i_4_2 [3]),
        .I4(sort_U0_out_value_V_we0),
        .I5(\tmp_1_i_reg_7097_reg[7]_i_4_3 [3]),
        .O(mux_1_3__0[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_i_reg_7097[3]_i_12 
       (.I0(\tmp_1_i_reg_7097_reg[7]_i_5_4 [3]),
        .I1(\tmp_1_i_reg_7097_reg[7]_i_5_5 [3]),
        .I2(DOADO[0]),
        .I3(\tmp_1_i_reg_7097_reg[7]_i_5_6 [3]),
        .I4(sort_U0_out_value_V_we0),
        .I5(\tmp_1_i_reg_7097_reg[7]_i_5_7 [3]),
        .O(mux_1_0__0[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_i_reg_7097[3]_i_13 
       (.I0(\tmp_1_i_reg_7097_reg[7]_i_5_0 [3]),
        .I1(\tmp_1_i_reg_7097_reg[7]_i_5_1 [3]),
        .I2(DOADO[0]),
        .I3(\tmp_1_i_reg_7097_reg[7]_i_5_2 [3]),
        .I4(sort_U0_out_value_V_we0),
        .I5(\tmp_1_i_reg_7097_reg[7]_i_5_3 [3]),
        .O(mux_1_1__0[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_i_reg_7097[3]_i_6 
       (.I0(\tmp_1_i_reg_7097_reg[7]_i_2_3 [3]),
        .I1(\tmp_1_i_reg_7097_reg[7]_i_2_4 [3]),
        .I2(DOADO[0]),
        .I3(\tmp_1_i_reg_7097_reg[7]_i_2_5 [3]),
        .I4(sort_U0_out_value_V_we0),
        .I5(\tmp_1_i_reg_7097_reg[7]_i_2_6 [3]),
        .O(mux_1_6__0[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_i_reg_7097[3]_i_7 
       (.I0(Q[3]),
        .I1(\tmp_1_i_reg_7097_reg[7]_i_2_0 [3]),
        .I2(DOADO[0]),
        .I3(\tmp_1_i_reg_7097_reg[7]_i_2_1 [3]),
        .I4(sort_U0_out_value_V_we0),
        .I5(\tmp_1_i_reg_7097_reg[7]_i_2_2 [3]),
        .O(mux_1_7__0[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_i_reg_7097[3]_i_8 
       (.I0(\tmp_1_i_reg_7097_reg[7]_i_3_4 [3]),
        .I1(\tmp_1_i_reg_7097_reg[7]_i_3_5 [3]),
        .I2(DOADO[0]),
        .I3(\tmp_1_i_reg_7097_reg[7]_i_3_6 [3]),
        .I4(sort_U0_out_value_V_we0),
        .I5(\tmp_1_i_reg_7097_reg[7]_i_3_7 [3]),
        .O(mux_1_4__0[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_i_reg_7097[3]_i_9 
       (.I0(\tmp_1_i_reg_7097_reg[7]_i_3_0 [3]),
        .I1(\tmp_1_i_reg_7097_reg[7]_i_3_1 [3]),
        .I2(DOADO[0]),
        .I3(\tmp_1_i_reg_7097_reg[7]_i_3_2 [3]),
        .I4(sort_U0_out_value_V_we0),
        .I5(\tmp_1_i_reg_7097_reg[7]_i_3_3 [3]),
        .O(mux_1_5__0[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_i_reg_7097[4]_i_1 
       (.I0(mux_2_3__1[4]),
        .I1(mux_2_2__1[4]),
        .I2(DOADO[3]),
        .I3(mux_2_1__1[4]),
        .I4(DOADO[2]),
        .I5(mux_2_0__1[4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_i_reg_7097[4]_i_10 
       (.I0(\tmp_1_i_reg_7097_reg[7]_i_4_4 [4]),
        .I1(\tmp_1_i_reg_7097_reg[7]_i_4_5 [4]),
        .I2(DOADO[0]),
        .I3(\tmp_1_i_reg_7097_reg[7]_i_4_6 [4]),
        .I4(sort_U0_out_value_V_we0),
        .I5(\tmp_1_i_reg_7097_reg[7]_i_4_7 [4]),
        .O(mux_1_2__0[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_i_reg_7097[4]_i_11 
       (.I0(\tmp_1_i_reg_7097_reg[7]_i_4_0 [4]),
        .I1(\tmp_1_i_reg_7097_reg[7]_i_4_1 [4]),
        .I2(DOADO[0]),
        .I3(\tmp_1_i_reg_7097_reg[7]_i_4_2 [4]),
        .I4(sort_U0_out_value_V_we0),
        .I5(\tmp_1_i_reg_7097_reg[7]_i_4_3 [4]),
        .O(mux_1_3__0[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_i_reg_7097[4]_i_12 
       (.I0(\tmp_1_i_reg_7097_reg[7]_i_5_4 [4]),
        .I1(\tmp_1_i_reg_7097_reg[7]_i_5_5 [4]),
        .I2(DOADO[0]),
        .I3(\tmp_1_i_reg_7097_reg[7]_i_5_6 [4]),
        .I4(sort_U0_out_value_V_we0),
        .I5(\tmp_1_i_reg_7097_reg[7]_i_5_7 [4]),
        .O(mux_1_0__0[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_i_reg_7097[4]_i_13 
       (.I0(\tmp_1_i_reg_7097_reg[7]_i_5_0 [4]),
        .I1(\tmp_1_i_reg_7097_reg[7]_i_5_1 [4]),
        .I2(DOADO[0]),
        .I3(\tmp_1_i_reg_7097_reg[7]_i_5_2 [4]),
        .I4(sort_U0_out_value_V_we0),
        .I5(\tmp_1_i_reg_7097_reg[7]_i_5_3 [4]),
        .O(mux_1_1__0[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_i_reg_7097[4]_i_6 
       (.I0(\tmp_1_i_reg_7097_reg[7]_i_2_3 [4]),
        .I1(\tmp_1_i_reg_7097_reg[7]_i_2_4 [4]),
        .I2(DOADO[0]),
        .I3(\tmp_1_i_reg_7097_reg[7]_i_2_5 [4]),
        .I4(sort_U0_out_value_V_we0),
        .I5(\tmp_1_i_reg_7097_reg[7]_i_2_6 [4]),
        .O(mux_1_6__0[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_i_reg_7097[4]_i_7 
       (.I0(Q[4]),
        .I1(\tmp_1_i_reg_7097_reg[7]_i_2_0 [4]),
        .I2(DOADO[0]),
        .I3(\tmp_1_i_reg_7097_reg[7]_i_2_1 [4]),
        .I4(sort_U0_out_value_V_we0),
        .I5(\tmp_1_i_reg_7097_reg[7]_i_2_2 [4]),
        .O(mux_1_7__0[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_i_reg_7097[4]_i_8 
       (.I0(\tmp_1_i_reg_7097_reg[7]_i_3_4 [4]),
        .I1(\tmp_1_i_reg_7097_reg[7]_i_3_5 [4]),
        .I2(DOADO[0]),
        .I3(\tmp_1_i_reg_7097_reg[7]_i_3_6 [4]),
        .I4(sort_U0_out_value_V_we0),
        .I5(\tmp_1_i_reg_7097_reg[7]_i_3_7 [4]),
        .O(mux_1_4__0[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_i_reg_7097[4]_i_9 
       (.I0(\tmp_1_i_reg_7097_reg[7]_i_3_0 [4]),
        .I1(\tmp_1_i_reg_7097_reg[7]_i_3_1 [4]),
        .I2(DOADO[0]),
        .I3(\tmp_1_i_reg_7097_reg[7]_i_3_2 [4]),
        .I4(sort_U0_out_value_V_we0),
        .I5(\tmp_1_i_reg_7097_reg[7]_i_3_3 [4]),
        .O(mux_1_5__0[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_i_reg_7097[5]_i_1 
       (.I0(mux_2_3__1[5]),
        .I1(mux_2_2__1[5]),
        .I2(DOADO[3]),
        .I3(mux_2_1__1[5]),
        .I4(DOADO[2]),
        .I5(mux_2_0__1[5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_i_reg_7097[5]_i_10 
       (.I0(\tmp_1_i_reg_7097_reg[7]_i_4_4 [5]),
        .I1(\tmp_1_i_reg_7097_reg[7]_i_4_5 [5]),
        .I2(DOADO[0]),
        .I3(\tmp_1_i_reg_7097_reg[7]_i_4_6 [5]),
        .I4(sort_U0_out_value_V_we0),
        .I5(\tmp_1_i_reg_7097_reg[7]_i_4_7 [5]),
        .O(mux_1_2__0[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_i_reg_7097[5]_i_11 
       (.I0(\tmp_1_i_reg_7097_reg[7]_i_4_0 [5]),
        .I1(\tmp_1_i_reg_7097_reg[7]_i_4_1 [5]),
        .I2(DOADO[0]),
        .I3(\tmp_1_i_reg_7097_reg[7]_i_4_2 [5]),
        .I4(sort_U0_out_value_V_we0),
        .I5(\tmp_1_i_reg_7097_reg[7]_i_4_3 [5]),
        .O(mux_1_3__0[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_i_reg_7097[5]_i_12 
       (.I0(\tmp_1_i_reg_7097_reg[7]_i_5_4 [5]),
        .I1(\tmp_1_i_reg_7097_reg[7]_i_5_5 [5]),
        .I2(DOADO[0]),
        .I3(\tmp_1_i_reg_7097_reg[7]_i_5_6 [5]),
        .I4(sort_U0_out_value_V_we0),
        .I5(\tmp_1_i_reg_7097_reg[7]_i_5_7 [5]),
        .O(mux_1_0__0[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_i_reg_7097[5]_i_13 
       (.I0(\tmp_1_i_reg_7097_reg[7]_i_5_0 [5]),
        .I1(\tmp_1_i_reg_7097_reg[7]_i_5_1 [5]),
        .I2(DOADO[0]),
        .I3(\tmp_1_i_reg_7097_reg[7]_i_5_2 [5]),
        .I4(sort_U0_out_value_V_we0),
        .I5(\tmp_1_i_reg_7097_reg[7]_i_5_3 [5]),
        .O(mux_1_1__0[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_i_reg_7097[5]_i_6 
       (.I0(\tmp_1_i_reg_7097_reg[7]_i_2_3 [5]),
        .I1(\tmp_1_i_reg_7097_reg[7]_i_2_4 [5]),
        .I2(DOADO[0]),
        .I3(\tmp_1_i_reg_7097_reg[7]_i_2_5 [5]),
        .I4(sort_U0_out_value_V_we0),
        .I5(\tmp_1_i_reg_7097_reg[7]_i_2_6 [5]),
        .O(mux_1_6__0[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_i_reg_7097[5]_i_7 
       (.I0(Q[5]),
        .I1(\tmp_1_i_reg_7097_reg[7]_i_2_0 [5]),
        .I2(DOADO[0]),
        .I3(\tmp_1_i_reg_7097_reg[7]_i_2_1 [5]),
        .I4(sort_U0_out_value_V_we0),
        .I5(\tmp_1_i_reg_7097_reg[7]_i_2_2 [5]),
        .O(mux_1_7__0[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_i_reg_7097[5]_i_8 
       (.I0(\tmp_1_i_reg_7097_reg[7]_i_3_4 [5]),
        .I1(\tmp_1_i_reg_7097_reg[7]_i_3_5 [5]),
        .I2(DOADO[0]),
        .I3(\tmp_1_i_reg_7097_reg[7]_i_3_6 [5]),
        .I4(sort_U0_out_value_V_we0),
        .I5(\tmp_1_i_reg_7097_reg[7]_i_3_7 [5]),
        .O(mux_1_4__0[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_i_reg_7097[5]_i_9 
       (.I0(\tmp_1_i_reg_7097_reg[7]_i_3_0 [5]),
        .I1(\tmp_1_i_reg_7097_reg[7]_i_3_1 [5]),
        .I2(DOADO[0]),
        .I3(\tmp_1_i_reg_7097_reg[7]_i_3_2 [5]),
        .I4(sort_U0_out_value_V_we0),
        .I5(\tmp_1_i_reg_7097_reg[7]_i_3_3 [5]),
        .O(mux_1_5__0[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_i_reg_7097[6]_i_1 
       (.I0(mux_2_3__1[6]),
        .I1(mux_2_2__1[6]),
        .I2(DOADO[3]),
        .I3(mux_2_1__1[6]),
        .I4(DOADO[2]),
        .I5(mux_2_0__1[6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_i_reg_7097[6]_i_10 
       (.I0(\tmp_1_i_reg_7097_reg[7]_i_4_4 [6]),
        .I1(\tmp_1_i_reg_7097_reg[7]_i_4_5 [6]),
        .I2(DOADO[0]),
        .I3(\tmp_1_i_reg_7097_reg[7]_i_4_6 [6]),
        .I4(\tmp_1_i_reg_7097_reg[6]_i_5_0 ),
        .I5(\tmp_1_i_reg_7097_reg[7]_i_4_7 [6]),
        .O(mux_1_2__0[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_i_reg_7097[6]_i_11 
       (.I0(\tmp_1_i_reg_7097_reg[7]_i_4_0 [6]),
        .I1(\tmp_1_i_reg_7097_reg[7]_i_4_1 [6]),
        .I2(DOADO[0]),
        .I3(\tmp_1_i_reg_7097_reg[7]_i_4_2 [6]),
        .I4(\tmp_1_i_reg_7097_reg[6]_i_5_0 ),
        .I5(\tmp_1_i_reg_7097_reg[7]_i_4_3 [6]),
        .O(mux_1_3__0[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_i_reg_7097[6]_i_12 
       (.I0(\tmp_1_i_reg_7097_reg[7]_i_5_4 [6]),
        .I1(\tmp_1_i_reg_7097_reg[7]_i_5_5 [6]),
        .I2(DOADO[0]),
        .I3(\tmp_1_i_reg_7097_reg[7]_i_5_6 [6]),
        .I4(\tmp_1_i_reg_7097_reg[6]_i_5_0 ),
        .I5(\tmp_1_i_reg_7097_reg[7]_i_5_7 [6]),
        .O(mux_1_0__0[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_i_reg_7097[6]_i_13 
       (.I0(\tmp_1_i_reg_7097_reg[7]_i_5_0 [6]),
        .I1(\tmp_1_i_reg_7097_reg[7]_i_5_1 [6]),
        .I2(DOADO[0]),
        .I3(\tmp_1_i_reg_7097_reg[7]_i_5_2 [6]),
        .I4(\tmp_1_i_reg_7097_reg[6]_i_5_0 ),
        .I5(\tmp_1_i_reg_7097_reg[7]_i_5_3 [6]),
        .O(mux_1_1__0[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_i_reg_7097[6]_i_6 
       (.I0(\tmp_1_i_reg_7097_reg[7]_i_2_3 [6]),
        .I1(\tmp_1_i_reg_7097_reg[7]_i_2_4 [6]),
        .I2(DOADO[0]),
        .I3(\tmp_1_i_reg_7097_reg[7]_i_2_5 [6]),
        .I4(\tmp_1_i_reg_7097_reg[6]_i_5_0 ),
        .I5(\tmp_1_i_reg_7097_reg[7]_i_2_6 [6]),
        .O(mux_1_6__0[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_i_reg_7097[6]_i_7 
       (.I0(Q[6]),
        .I1(\tmp_1_i_reg_7097_reg[7]_i_2_0 [6]),
        .I2(DOADO[0]),
        .I3(\tmp_1_i_reg_7097_reg[7]_i_2_1 [6]),
        .I4(\tmp_1_i_reg_7097_reg[6]_i_5_0 ),
        .I5(\tmp_1_i_reg_7097_reg[7]_i_2_2 [6]),
        .O(mux_1_7__0[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_i_reg_7097[6]_i_8 
       (.I0(\tmp_1_i_reg_7097_reg[7]_i_3_4 [6]),
        .I1(\tmp_1_i_reg_7097_reg[7]_i_3_5 [6]),
        .I2(DOADO[0]),
        .I3(\tmp_1_i_reg_7097_reg[7]_i_3_6 [6]),
        .I4(\tmp_1_i_reg_7097_reg[6]_i_5_0 ),
        .I5(\tmp_1_i_reg_7097_reg[7]_i_3_7 [6]),
        .O(mux_1_4__0[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_i_reg_7097[6]_i_9 
       (.I0(\tmp_1_i_reg_7097_reg[7]_i_3_0 [6]),
        .I1(\tmp_1_i_reg_7097_reg[7]_i_3_1 [6]),
        .I2(DOADO[0]),
        .I3(\tmp_1_i_reg_7097_reg[7]_i_3_2 [6]),
        .I4(\tmp_1_i_reg_7097_reg[6]_i_5_0 ),
        .I5(\tmp_1_i_reg_7097_reg[7]_i_3_3 [6]),
        .O(mux_1_5__0[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_i_reg_7097[7]_i_1 
       (.I0(mux_2_3__1[7]),
        .I1(mux_2_2__1[7]),
        .I2(DOADO[3]),
        .I3(mux_2_1__1[7]),
        .I4(DOADO[2]),
        .I5(mux_2_0__1[7]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_i_reg_7097[7]_i_10 
       (.I0(\tmp_1_i_reg_7097_reg[7]_i_4_4 [7]),
        .I1(\tmp_1_i_reg_7097_reg[7]_i_4_5 [7]),
        .I2(DOADO[0]),
        .I3(\tmp_1_i_reg_7097_reg[7]_i_4_6 [7]),
        .I4(\tmp_1_i_reg_7097_reg[6]_i_5_0 ),
        .I5(\tmp_1_i_reg_7097_reg[7]_i_4_7 [7]),
        .O(mux_1_2__0[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_i_reg_7097[7]_i_11 
       (.I0(\tmp_1_i_reg_7097_reg[7]_i_4_0 [7]),
        .I1(\tmp_1_i_reg_7097_reg[7]_i_4_1 [7]),
        .I2(DOADO[0]),
        .I3(\tmp_1_i_reg_7097_reg[7]_i_4_2 [7]),
        .I4(\tmp_1_i_reg_7097_reg[6]_i_5_0 ),
        .I5(\tmp_1_i_reg_7097_reg[7]_i_4_3 [7]),
        .O(mux_1_3__0[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_i_reg_7097[7]_i_12 
       (.I0(\tmp_1_i_reg_7097_reg[7]_i_5_4 [7]),
        .I1(\tmp_1_i_reg_7097_reg[7]_i_5_5 [7]),
        .I2(DOADO[0]),
        .I3(\tmp_1_i_reg_7097_reg[7]_i_5_6 [7]),
        .I4(\tmp_1_i_reg_7097_reg[6]_i_5_0 ),
        .I5(\tmp_1_i_reg_7097_reg[7]_i_5_7 [7]),
        .O(mux_1_0__0[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_i_reg_7097[7]_i_13 
       (.I0(\tmp_1_i_reg_7097_reg[7]_i_5_0 [7]),
        .I1(\tmp_1_i_reg_7097_reg[7]_i_5_1 [7]),
        .I2(DOADO[0]),
        .I3(\tmp_1_i_reg_7097_reg[7]_i_5_2 [7]),
        .I4(\tmp_1_i_reg_7097_reg[6]_i_5_0 ),
        .I5(\tmp_1_i_reg_7097_reg[7]_i_5_3 [7]),
        .O(mux_1_1__0[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_i_reg_7097[7]_i_6 
       (.I0(\tmp_1_i_reg_7097_reg[7]_i_2_3 [7]),
        .I1(\tmp_1_i_reg_7097_reg[7]_i_2_4 [7]),
        .I2(DOADO[0]),
        .I3(\tmp_1_i_reg_7097_reg[7]_i_2_5 [7]),
        .I4(\tmp_1_i_reg_7097_reg[6]_i_5_0 ),
        .I5(\tmp_1_i_reg_7097_reg[7]_i_2_6 [7]),
        .O(mux_1_6__0[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_i_reg_7097[7]_i_7 
       (.I0(Q[7]),
        .I1(\tmp_1_i_reg_7097_reg[7]_i_2_0 [7]),
        .I2(DOADO[0]),
        .I3(\tmp_1_i_reg_7097_reg[7]_i_2_1 [7]),
        .I4(\tmp_1_i_reg_7097_reg[6]_i_5_0 ),
        .I5(\tmp_1_i_reg_7097_reg[7]_i_2_2 [7]),
        .O(mux_1_7__0[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_i_reg_7097[7]_i_8 
       (.I0(\tmp_1_i_reg_7097_reg[7]_i_3_4 [7]),
        .I1(\tmp_1_i_reg_7097_reg[7]_i_3_5 [7]),
        .I2(DOADO[0]),
        .I3(\tmp_1_i_reg_7097_reg[7]_i_3_6 [7]),
        .I4(\tmp_1_i_reg_7097_reg[6]_i_5_0 ),
        .I5(\tmp_1_i_reg_7097_reg[7]_i_3_7 [7]),
        .O(mux_1_4__0[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_i_reg_7097[7]_i_9 
       (.I0(\tmp_1_i_reg_7097_reg[7]_i_3_0 [7]),
        .I1(\tmp_1_i_reg_7097_reg[7]_i_3_1 [7]),
        .I2(DOADO[0]),
        .I3(\tmp_1_i_reg_7097_reg[7]_i_3_2 [7]),
        .I4(\tmp_1_i_reg_7097_reg[6]_i_5_0 ),
        .I5(\tmp_1_i_reg_7097_reg[7]_i_3_3 [7]),
        .O(mux_1_5__0[7]));
  MUXF7 \tmp_1_i_reg_7097_reg[0]_i_2 
       (.I0(mux_1_6__0[0]),
        .I1(mux_1_7__0[0]),
        .O(mux_2_3__1[0]),
        .S(DOADO[1]));
  MUXF7 \tmp_1_i_reg_7097_reg[0]_i_3 
       (.I0(mux_1_4__0[0]),
        .I1(mux_1_5__0[0]),
        .O(mux_2_2__1[0]),
        .S(DOADO[1]));
  MUXF7 \tmp_1_i_reg_7097_reg[0]_i_4 
       (.I0(mux_1_2__0[0]),
        .I1(mux_1_3__0[0]),
        .O(mux_2_1__1[0]),
        .S(DOADO[1]));
  MUXF7 \tmp_1_i_reg_7097_reg[0]_i_5 
       (.I0(mux_1_0__0[0]),
        .I1(mux_1_1__0[0]),
        .O(mux_2_0__1[0]),
        .S(DOADO[1]));
  MUXF7 \tmp_1_i_reg_7097_reg[1]_i_2 
       (.I0(mux_1_6__0[1]),
        .I1(mux_1_7__0[1]),
        .O(mux_2_3__1[1]),
        .S(DOADO[1]));
  MUXF7 \tmp_1_i_reg_7097_reg[1]_i_3 
       (.I0(mux_1_4__0[1]),
        .I1(mux_1_5__0[1]),
        .O(mux_2_2__1[1]),
        .S(DOADO[1]));
  MUXF7 \tmp_1_i_reg_7097_reg[1]_i_4 
       (.I0(mux_1_2__0[1]),
        .I1(mux_1_3__0[1]),
        .O(mux_2_1__1[1]),
        .S(DOADO[1]));
  MUXF7 \tmp_1_i_reg_7097_reg[1]_i_5 
       (.I0(mux_1_0__0[1]),
        .I1(mux_1_1__0[1]),
        .O(mux_2_0__1[1]),
        .S(DOADO[1]));
  MUXF7 \tmp_1_i_reg_7097_reg[2]_i_2 
       (.I0(mux_1_6__0[2]),
        .I1(mux_1_7__0[2]),
        .O(mux_2_3__1[2]),
        .S(DOADO[1]));
  MUXF7 \tmp_1_i_reg_7097_reg[2]_i_3 
       (.I0(mux_1_4__0[2]),
        .I1(mux_1_5__0[2]),
        .O(mux_2_2__1[2]),
        .S(DOADO[1]));
  MUXF7 \tmp_1_i_reg_7097_reg[2]_i_4 
       (.I0(mux_1_2__0[2]),
        .I1(mux_1_3__0[2]),
        .O(mux_2_1__1[2]),
        .S(DOADO[1]));
  MUXF7 \tmp_1_i_reg_7097_reg[2]_i_5 
       (.I0(mux_1_0__0[2]),
        .I1(mux_1_1__0[2]),
        .O(mux_2_0__1[2]),
        .S(DOADO[1]));
  MUXF7 \tmp_1_i_reg_7097_reg[3]_i_2 
       (.I0(mux_1_6__0[3]),
        .I1(mux_1_7__0[3]),
        .O(mux_2_3__1[3]),
        .S(DOADO[1]));
  MUXF7 \tmp_1_i_reg_7097_reg[3]_i_3 
       (.I0(mux_1_4__0[3]),
        .I1(mux_1_5__0[3]),
        .O(mux_2_2__1[3]),
        .S(DOADO[1]));
  MUXF7 \tmp_1_i_reg_7097_reg[3]_i_4 
       (.I0(mux_1_2__0[3]),
        .I1(mux_1_3__0[3]),
        .O(mux_2_1__1[3]),
        .S(DOADO[1]));
  MUXF7 \tmp_1_i_reg_7097_reg[3]_i_5 
       (.I0(mux_1_0__0[3]),
        .I1(mux_1_1__0[3]),
        .O(mux_2_0__1[3]),
        .S(DOADO[1]));
  MUXF7 \tmp_1_i_reg_7097_reg[4]_i_2 
       (.I0(mux_1_6__0[4]),
        .I1(mux_1_7__0[4]),
        .O(mux_2_3__1[4]),
        .S(DOADO[1]));
  MUXF7 \tmp_1_i_reg_7097_reg[4]_i_3 
       (.I0(mux_1_4__0[4]),
        .I1(mux_1_5__0[4]),
        .O(mux_2_2__1[4]),
        .S(DOADO[1]));
  MUXF7 \tmp_1_i_reg_7097_reg[4]_i_4 
       (.I0(mux_1_2__0[4]),
        .I1(mux_1_3__0[4]),
        .O(mux_2_1__1[4]),
        .S(DOADO[1]));
  MUXF7 \tmp_1_i_reg_7097_reg[4]_i_5 
       (.I0(mux_1_0__0[4]),
        .I1(mux_1_1__0[4]),
        .O(mux_2_0__1[4]),
        .S(DOADO[1]));
  MUXF7 \tmp_1_i_reg_7097_reg[5]_i_2 
       (.I0(mux_1_6__0[5]),
        .I1(mux_1_7__0[5]),
        .O(mux_2_3__1[5]),
        .S(DOADO[1]));
  MUXF7 \tmp_1_i_reg_7097_reg[5]_i_3 
       (.I0(mux_1_4__0[5]),
        .I1(mux_1_5__0[5]),
        .O(mux_2_2__1[5]),
        .S(DOADO[1]));
  MUXF7 \tmp_1_i_reg_7097_reg[5]_i_4 
       (.I0(mux_1_2__0[5]),
        .I1(mux_1_3__0[5]),
        .O(mux_2_1__1[5]),
        .S(DOADO[1]));
  MUXF7 \tmp_1_i_reg_7097_reg[5]_i_5 
       (.I0(mux_1_0__0[5]),
        .I1(mux_1_1__0[5]),
        .O(mux_2_0__1[5]),
        .S(DOADO[1]));
  MUXF7 \tmp_1_i_reg_7097_reg[6]_i_2 
       (.I0(mux_1_6__0[6]),
        .I1(mux_1_7__0[6]),
        .O(mux_2_3__1[6]),
        .S(DOADO[1]));
  MUXF7 \tmp_1_i_reg_7097_reg[6]_i_3 
       (.I0(mux_1_4__0[6]),
        .I1(mux_1_5__0[6]),
        .O(mux_2_2__1[6]),
        .S(DOADO[1]));
  MUXF7 \tmp_1_i_reg_7097_reg[6]_i_4 
       (.I0(mux_1_2__0[6]),
        .I1(mux_1_3__0[6]),
        .O(mux_2_1__1[6]),
        .S(DOADO[1]));
  MUXF7 \tmp_1_i_reg_7097_reg[6]_i_5 
       (.I0(mux_1_0__0[6]),
        .I1(mux_1_1__0[6]),
        .O(mux_2_0__1[6]),
        .S(DOADO[1]));
  MUXF7 \tmp_1_i_reg_7097_reg[7]_i_2 
       (.I0(mux_1_6__0[7]),
        .I1(mux_1_7__0[7]),
        .O(mux_2_3__1[7]),
        .S(DOADO[1]));
  MUXF7 \tmp_1_i_reg_7097_reg[7]_i_3 
       (.I0(mux_1_4__0[7]),
        .I1(mux_1_5__0[7]),
        .O(mux_2_2__1[7]),
        .S(DOADO[1]));
  MUXF7 \tmp_1_i_reg_7097_reg[7]_i_4 
       (.I0(mux_1_2__0[7]),
        .I1(mux_1_3__0[7]),
        .O(mux_2_1__1[7]),
        .S(DOADO[1]));
  MUXF7 \tmp_1_i_reg_7097_reg[7]_i_5 
       (.I0(mux_1_0__0[7]),
        .I1(mux_1_1__0[7]),
        .O(mux_2_0__1[7]),
        .S(DOADO[1]));
endmodule

(* ORIG_REF_NAME = "huffman_encoding_ncg" *) 
module design_1_huffman_encoding_0_1_huffman_encoding_ncg
   (DOBDO,
    ADDRARDADDR,
    ADDRBWRADDR,
    filtered_value_V_t_empty_n,
    filtered_value_V_i_full_n,
    ap_idle,
    ap_clk,
    E,
    sort_U0_in_value_V_ce0,
    in_frequency_V_load_reg_69520,
    D,
    Q,
    ram_reg,
    WEBWE,
    SS,
    \iptr_reg[0]_0 ,
    \tptr_reg[0]_0 ,
    full_n_reg_0,
    filter_U0_ap_done,
    empty_n_reg_0,
    empty_n_reg_1,
    int_ap_idle_reg,
    int_ap_idle_reg_0,
    int_ap_idle_reg_1,
    int_ap_idle_reg_2,
    int_ap_idle_reg_3,
    int_ap_idle_reg_4,
    int_ap_idle_reg_5,
    truncated_length_his_1_t_empty_n,
    symbol_bits_V_t_empty_n,
    filtered_frequency_V_t_empty_n,
    extLd7_loc_channel_empty_n,
    truncated_length_his_t_empty_n,
    empty_n_reg_2);
  output [8:0]DOBDO;
  output [0:0]ADDRARDADDR;
  output [0:0]ADDRBWRADDR;
  output filtered_value_V_t_empty_n;
  output filtered_value_V_i_full_n;
  output ap_idle;
  input ap_clk;
  input [0:0]E;
  input sort_U0_in_value_V_ce0;
  input in_frequency_V_load_reg_69520;
  input [7:0]D;
  input [7:0]Q;
  input [8:0]ram_reg;
  input [0:0]WEBWE;
  input [0:0]SS;
  input \iptr_reg[0]_0 ;
  input \tptr_reg[0]_0 ;
  input full_n_reg_0;
  input filter_U0_ap_done;
  input [0:0]empty_n_reg_0;
  input [1:0]empty_n_reg_1;
  input int_ap_idle_reg;
  input int_ap_idle_reg_0;
  input int_ap_idle_reg_1;
  input int_ap_idle_reg_2;
  input [0:0]int_ap_idle_reg_3;
  input int_ap_idle_reg_4;
  input [0:0]int_ap_idle_reg_5;
  input truncated_length_his_1_t_empty_n;
  input symbol_bits_V_t_empty_n;
  input filtered_frequency_V_t_empty_n;
  input extLd7_loc_channel_empty_n;
  input truncated_length_his_t_empty_n;
  input empty_n_reg_2;

  wire [0:0]ADDRARDADDR;
  wire [0:0]ADDRBWRADDR;
  wire [7:0]D;
  wire [8:0]DOBDO;
  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]SS;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire ap_idle;
  wire [1:0]count;
  wire \count[0]_i_1_n_7 ;
  wire \count[1]_i_1_n_7 ;
  wire empty_n_i_1__5_n_7;
  wire [0:0]empty_n_reg_0;
  wire [1:0]empty_n_reg_1;
  wire empty_n_reg_2;
  wire extLd7_loc_channel_empty_n;
  wire filter_U0_ap_done;
  wire filtered_frequency_V_t_empty_n;
  wire filtered_value_V_i_full_n;
  wire filtered_value_V_t_empty_n;
  wire full_n;
  wire full_n_i_1__5_n_7;
  wire full_n_i_2__2_n_7;
  wire full_n_reg_0;
  wire in_frequency_V_load_reg_69520;
  wire int_ap_idle_i_2_n_7;
  wire int_ap_idle_i_7_n_7;
  wire int_ap_idle_reg;
  wire int_ap_idle_reg_0;
  wire int_ap_idle_reg_1;
  wire int_ap_idle_reg_2;
  wire [0:0]int_ap_idle_reg_3;
  wire int_ap_idle_reg_4;
  wire [0:0]int_ap_idle_reg_5;
  wire \iptr_reg[0]_0 ;
  wire [8:0]ram_reg;
  wire sort_U0_in_value_V_ce0;
  wire symbol_bits_V_t_empty_n;
  wire \tptr_reg[0]_0 ;
  wire truncated_length_his_1_t_empty_n;
  wire truncated_length_his_t_empty_n;

  LUT5 #(
    .INIT(32'h6AAA9555)) 
    \count[0]_i_1 
       (.I0(empty_n_reg_2),
        .I1(empty_n_reg_0),
        .I2(empty_n_reg_1[1]),
        .I3(filtered_value_V_t_empty_n),
        .I4(count[0]),
        .O(\count[0]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hBFFFD55540002AAA)) 
    \count[1]_i_1 
       (.I0(count[0]),
        .I1(filtered_value_V_t_empty_n),
        .I2(empty_n_reg_1[1]),
        .I3(empty_n_reg_0),
        .I4(empty_n_reg_2),
        .I5(count[1]),
        .O(\count[1]_i_1_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[0]_i_1_n_7 ),
        .Q(count[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[1]_i_1_n_7 ),
        .Q(count[1]),
        .R(SS));
  LUT6 #(
    .INIT(64'hD0F0F0F0FFFFFFFF)) 
    empty_n_i_1__5
       (.I0(count[0]),
        .I1(count[1]),
        .I2(filtered_value_V_t_empty_n),
        .I3(empty_n_reg_1[1]),
        .I4(empty_n_reg_0),
        .I5(empty_n_reg_2),
        .O(empty_n_i_1__5_n_7));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__5_n_7),
        .Q(filtered_value_V_t_empty_n),
        .R(SS));
  LUT5 #(
    .INIT(32'hFFFEFF00)) 
    full_n_i_1__5
       (.I0(full_n_i_2__2_n_7),
        .I1(count[0]),
        .I2(count[1]),
        .I3(full_n),
        .I4(filtered_value_V_i_full_n),
        .O(full_n_i_1__5_n_7));
  LUT6 #(
    .INIT(64'hFFBFBFBFBFBFBFBF)) 
    full_n_i_2__2
       (.I0(full_n_reg_0),
        .I1(filter_U0_ap_done),
        .I2(filtered_value_V_i_full_n),
        .I3(empty_n_reg_0),
        .I4(empty_n_reg_1[1]),
        .I5(filtered_value_V_t_empty_n),
        .O(full_n_i_2__2_n_7));
  LUT6 #(
    .INIT(64'hBF00000000000000)) 
    full_n_i_3__2
       (.I0(full_n_reg_0),
        .I1(filter_U0_ap_done),
        .I2(filtered_value_V_i_full_n),
        .I3(empty_n_reg_0),
        .I4(empty_n_reg_1[1]),
        .I5(filtered_value_V_t_empty_n),
        .O(full_n));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__5_n_7),
        .Q(filtered_value_V_i_full_n),
        .S(SS));
  design_1_huffman_encoding_0_1_huffman_encoding_ncg_memcore_32 huffman_encoding_ncg_memcore_U
       (.ADDRARDADDR({D,ADDRARDADDR}),
        .ADDRBWRADDR({Q,ADDRBWRADDR}),
        .DOBDO(DOBDO),
        .E(E),
        .WEBWE(WEBWE),
        .ap_clk(ap_clk),
        .in_frequency_V_load_reg_69520(in_frequency_V_load_reg_69520),
        .ram_reg(ram_reg),
        .sort_U0_in_value_V_ce0(sort_U0_in_value_V_ce0));
  LUT5 #(
    .INIT(32'h80000000)) 
    int_ap_idle_i_1
       (.I0(int_ap_idle_i_2_n_7),
        .I1(int_ap_idle_reg),
        .I2(int_ap_idle_reg_0),
        .I3(int_ap_idle_reg_1),
        .I4(int_ap_idle_reg_2),
        .O(ap_idle));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    int_ap_idle_i_2
       (.I0(int_ap_idle_i_7_n_7),
        .I1(int_ap_idle_reg_3),
        .I2(int_ap_idle_reg_4),
        .I3(int_ap_idle_reg_5),
        .I4(truncated_length_his_1_t_empty_n),
        .I5(symbol_bits_V_t_empty_n),
        .O(int_ap_idle_i_2_n_7));
  LUT5 #(
    .INIT(32'h00007F00)) 
    int_ap_idle_i_7
       (.I0(filtered_value_V_t_empty_n),
        .I1(filtered_frequency_V_t_empty_n),
        .I2(extLd7_loc_channel_empty_n),
        .I3(empty_n_reg_1[0]),
        .I4(truncated_length_his_t_empty_n),
        .O(int_ap_idle_i_7_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \iptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\iptr_reg[0]_0 ),
        .Q(ADDRARDADDR),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \tptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tptr_reg[0]_0 ),
        .Q(ADDRBWRADDR),
        .R(SS));
endmodule

(* ORIG_REF_NAME = "huffman_encoding_ncg" *) 
module design_1_huffman_encoding_0_1_huffman_encoding_ncg_6
   (if_din,
    ADDRARDADDR,
    sorted_0_t_empty_n,
    sorted_0_i_full_n,
    empty_n_reg_0,
    empty_n_reg_1,
    ap_clk,
    ram_reg,
    Loop_copy_sorted_pro_U0_sorted_0_ce0,
    Q,
    sort_U0_out_value_V_address0,
    ram_reg_0,
    DOADO,
    sort_U0_out_value_V_ce0,
    SS,
    \iptr_reg[0]_0 ,
    sorted_1_t_empty_n,
    start_for_create_tree_U0_full_n,
    start_for_Block_proc_U0_full_n,
    start_once_reg,
    shiftReg_ce,
    CO,
    empty_n_reg_2,
    ap_sync_reg_channel_write_sorted_0,
    sort_U0_ap_done);
  output [8:0]if_din;
  output [0:0]ADDRARDADDR;
  output sorted_0_t_empty_n;
  output sorted_0_i_full_n;
  output empty_n_reg_0;
  output empty_n_reg_1;
  input ap_clk;
  input ram_reg;
  input Loop_copy_sorted_pro_U0_sorted_0_ce0;
  input [0:0]Q;
  input [7:0]sort_U0_out_value_V_address0;
  input [7:0]ram_reg_0;
  input [8:0]DOADO;
  input sort_U0_out_value_V_ce0;
  input [0:0]SS;
  input \iptr_reg[0]_0 ;
  input sorted_1_t_empty_n;
  input start_for_create_tree_U0_full_n;
  input start_for_Block_proc_U0_full_n;
  input start_once_reg;
  input shiftReg_ce;
  input [0:0]CO;
  input empty_n_reg_2;
  input ap_sync_reg_channel_write_sorted_0;
  input sort_U0_ap_done;

  wire [0:0]ADDRARDADDR;
  wire [0:0]CO;
  wire [8:0]DOADO;
  wire Loop_copy_sorted_pro_U0_sorted_0_ce0;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_sync_reg_channel_write_sorted_0;
  wire [1:0]count;
  wire \count[0]_i_1_n_7 ;
  wire \count[1]_i_1_n_7 ;
  wire empty_n_i_1__7_n_7;
  wire empty_n_reg_0;
  wire empty_n_reg_1;
  wire empty_n_reg_2;
  wire full_n_i_1__7_n_7;
  wire [8:0]if_din;
  wire \iptr_reg[0]_0 ;
  wire [0:0]memcore_taddr;
  wire ram_reg;
  wire [7:0]ram_reg_0;
  wire shiftReg_ce;
  wire sort_U0_ap_done;
  wire [7:0]sort_U0_out_value_V_address0;
  wire sort_U0_out_value_V_ce0;
  wire sorted_0_i_full_n;
  wire sorted_0_t_empty_n;
  wire sorted_1_t_empty_n;
  wire start_for_Block_proc_U0_full_n;
  wire start_for_create_tree_U0_full_n;
  wire start_once_reg;
  wire \tptr[0]_i_1__5_n_7 ;

  LUT6 #(
    .INIT(64'h40BFBFBFBF404040)) 
    \count[0]_i_1 
       (.I0(ap_sync_reg_channel_write_sorted_0),
        .I1(sort_U0_ap_done),
        .I2(sorted_0_i_full_n),
        .I3(shiftReg_ce),
        .I4(sorted_0_t_empty_n),
        .I5(count[0]),
        .O(\count[0]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hBFFFD55540002AAA)) 
    \count[1]_i_1 
       (.I0(count[0]),
        .I1(sorted_0_t_empty_n),
        .I2(CO),
        .I3(Loop_copy_sorted_pro_U0_sorted_0_ce0),
        .I4(empty_n_reg_2),
        .I5(count[1]),
        .O(\count[1]_i_1_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[0]_i_1_n_7 ),
        .Q(count[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[1]_i_1_n_7 ),
        .Q(count[1]),
        .R(SS));
  LUT6 #(
    .INIT(64'hD0F0F0F0FFFFFFFF)) 
    empty_n_i_1__7
       (.I0(count[0]),
        .I1(count[1]),
        .I2(sorted_0_t_empty_n),
        .I3(CO),
        .I4(Loop_copy_sorted_pro_U0_sorted_0_ce0),
        .I5(empty_n_reg_2),
        .O(empty_n_i_1__7_n_7));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__7_n_7),
        .Q(sorted_0_t_empty_n),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFFFFEEEF0000000)) 
    full_n_i_1__7
       (.I0(count[0]),
        .I1(count[1]),
        .I2(sorted_0_t_empty_n),
        .I3(shiftReg_ce),
        .I4(empty_n_reg_2),
        .I5(sorted_0_i_full_n),
        .O(full_n_i_1__7_n_7));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__7_n_7),
        .Q(sorted_0_i_full_n),
        .S(SS));
  design_1_huffman_encoding_0_1_huffman_encoding_ncg_memcore_12 huffman_encoding_ncg_memcore_U
       (.ADDRARDADDR({sort_U0_out_value_V_address0,ADDRARDADDR}),
        .ADDRBWRADDR({ram_reg_0,memcore_taddr}),
        .DOADO(DOADO),
        .Loop_copy_sorted_pro_U0_sorted_0_ce0(Loop_copy_sorted_pro_U0_sorted_0_ce0),
        .Q(Q),
        .ap_clk(ap_clk),
        .if_din(if_din),
        .ram_reg(ram_reg),
        .sort_U0_out_value_V_ce0(sort_U0_out_value_V_ce0));
  FDRE #(
    .INIT(1'b0)) 
    \iptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\iptr_reg[0]_0 ),
        .Q(ADDRARDADDR),
        .R(SS));
  LUT5 #(
    .INIT(32'h88888000)) 
    \n_read_reg_162[8]_i_2 
       (.I0(sorted_0_t_empty_n),
        .I1(sorted_1_t_empty_n),
        .I2(start_for_create_tree_U0_full_n),
        .I3(start_for_Block_proc_U0_full_n),
        .I4(start_once_reg),
        .O(empty_n_reg_0));
  LUT6 #(
    .INIT(64'h00000000FFFF8000)) 
    start_once_reg_i_1__0
       (.I0(sorted_0_t_empty_n),
        .I1(sorted_1_t_empty_n),
        .I2(start_for_create_tree_U0_full_n),
        .I3(start_for_Block_proc_U0_full_n),
        .I4(start_once_reg),
        .I5(shiftReg_ce),
        .O(empty_n_reg_1));
  LUT4 #(
    .INIT(16'h7F80)) 
    \tptr[0]_i_1__5 
       (.I0(Loop_copy_sorted_pro_U0_sorted_0_ce0),
        .I1(CO),
        .I2(sorted_0_t_empty_n),
        .I3(memcore_taddr),
        .O(\tptr[0]_i_1__5_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \tptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tptr[0]_i_1__5_n_7 ),
        .Q(memcore_taddr),
        .R(SS));
endmodule

(* ORIG_REF_NAME = "huffman_encoding_ncg" *) 
module design_1_huffman_encoding_0_1_huffman_encoding_ncg_8
   (DOBDO,
    ADDRARDADDR,
    sorted_copy2_value_V_t_empty_n,
    Loop_copy_sorted_pro_U0_ap_continue,
    ap_clk,
    E,
    ram_reg,
    ram_reg_0,
    ram_reg_1,
    if_din,
    SS,
    \iptr_reg[0]_0 ,
    shiftReg_ce,
    ap_done_reg,
    CO,
    empty_n_reg_0,
    canonize_tree_U0_ap_ready);
  output [7:0]DOBDO;
  output [0:0]ADDRARDADDR;
  output sorted_copy2_value_V_t_empty_n;
  output Loop_copy_sorted_pro_U0_ap_continue;
  input ap_clk;
  input [0:0]E;
  input [2:0]ram_reg;
  input [7:0]ram_reg_0;
  input [7:0]ram_reg_1;
  input [8:0]if_din;
  input [0:0]SS;
  input \iptr_reg[0]_0 ;
  input shiftReg_ce;
  input ap_done_reg;
  input [0:0]CO;
  input empty_n_reg_0;
  input canonize_tree_U0_ap_ready;

  wire [0:0]ADDRARDADDR;
  wire [0:0]CO;
  wire [7:0]DOBDO;
  wire [0:0]E;
  wire Loop_copy_sorted_pro_U0_ap_continue;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_done_reg;
  wire canonize_tree_U0_ap_ready;
  wire [1:0]count;
  wire \count[0]_i_1_n_7 ;
  wire \count[1]_i_1_n_7 ;
  wire empty_n_i_1__9_n_7;
  wire empty_n_reg_0;
  wire full_n;
  wire full_n_i_1__9_n_7;
  wire full_n_i_2__4_n_7;
  wire [8:0]if_din;
  wire \iptr_reg[0]_0 ;
  wire [0:0]memcore_taddr;
  wire [2:0]ram_reg;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire shiftReg_ce;
  wire sorted_copy2_value_V_t_empty_n;
  wire \tptr[0]_i_1__8_n_7 ;

  LUT6 #(
    .INIT(64'hE01F1F1F1FE0E0E0)) 
    \count[0]_i_1 
       (.I0(shiftReg_ce),
        .I1(ap_done_reg),
        .I2(Loop_copy_sorted_pro_U0_ap_continue),
        .I3(canonize_tree_U0_ap_ready),
        .I4(sorted_copy2_value_V_t_empty_n),
        .I5(count[0]),
        .O(\count[0]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hBFFFD55540002AAA)) 
    \count[1]_i_1 
       (.I0(count[0]),
        .I1(sorted_copy2_value_V_t_empty_n),
        .I2(ram_reg[0]),
        .I3(CO),
        .I4(empty_n_reg_0),
        .I5(count[1]),
        .O(\count[1]_i_1_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[0]_i_1_n_7 ),
        .Q(count[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[1]_i_1_n_7 ),
        .Q(count[1]),
        .R(SS));
  LUT6 #(
    .INIT(64'hD0F0F0F0FFFFFFFF)) 
    empty_n_i_1__9
       (.I0(count[0]),
        .I1(count[1]),
        .I2(sorted_copy2_value_V_t_empty_n),
        .I3(ram_reg[0]),
        .I4(CO),
        .I5(empty_n_reg_0),
        .O(empty_n_i_1__9_n_7));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__9_n_7),
        .Q(sorted_copy2_value_V_t_empty_n),
        .R(SS));
  LUT5 #(
    .INIT(32'hFFFEFF00)) 
    full_n_i_1__9
       (.I0(full_n_i_2__4_n_7),
        .I1(count[0]),
        .I2(count[1]),
        .I3(full_n),
        .I4(Loop_copy_sorted_pro_U0_ap_continue),
        .O(full_n_i_1__9_n_7));
  LUT6 #(
    .INIT(64'hFF1F1F1F1F1F1F1F)) 
    full_n_i_2__4
       (.I0(shiftReg_ce),
        .I1(ap_done_reg),
        .I2(Loop_copy_sorted_pro_U0_ap_continue),
        .I3(CO),
        .I4(ram_reg[0]),
        .I5(sorted_copy2_value_V_t_empty_n),
        .O(full_n_i_2__4_n_7));
  LUT6 #(
    .INIT(64'h1F00000000000000)) 
    full_n_i_3__4
       (.I0(shiftReg_ce),
        .I1(ap_done_reg),
        .I2(Loop_copy_sorted_pro_U0_ap_continue),
        .I3(CO),
        .I4(ram_reg[0]),
        .I5(sorted_copy2_value_V_t_empty_n),
        .O(full_n));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__9_n_7),
        .Q(Loop_copy_sorted_pro_U0_ap_continue),
        .S(SS));
  design_1_huffman_encoding_0_1_huffman_encoding_ncg_memcore huffman_encoding_ncg_memcore_U
       (.ADDRARDADDR({ram_reg_0,ADDRARDADDR}),
        .ADDRBWRADDR({ram_reg_1,memcore_taddr}),
        .DOBDO(DOBDO),
        .E(E),
        .ap_clk(ap_clk),
        .if_din(if_din),
        .ram_reg(ram_reg[2:1]));
  FDRE #(
    .INIT(1'b0)) 
    \iptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\iptr_reg[0]_0 ),
        .Q(ADDRARDADDR),
        .R(SS));
  LUT4 #(
    .INIT(16'h7F80)) 
    \tptr[0]_i_1__8 
       (.I0(CO),
        .I1(ram_reg[0]),
        .I2(sorted_copy2_value_V_t_empty_n),
        .I3(memcore_taddr),
        .O(\tptr[0]_i_1__8_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \tptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tptr[0]_i_1__8_n_7 ),
        .Q(memcore_taddr),
        .R(SS));
endmodule

(* ORIG_REF_NAME = "huffman_encoding_ncg_memcore" *) 
module design_1_huffman_encoding_0_1_huffman_encoding_ncg_memcore
   (DOBDO,
    ap_clk,
    E,
    ram_reg,
    ADDRARDADDR,
    ADDRBWRADDR,
    if_din);
  output [7:0]DOBDO;
  input ap_clk;
  input [0:0]E;
  input [1:0]ram_reg;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [8:0]if_din;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [7:0]DOBDO;
  wire [0:0]E;
  wire ap_clk;
  wire [8:0]if_din;
  wire [1:0]ram_reg;

  design_1_huffman_encoding_0_1_huffman_encoding_ncg_memcore_ram huffman_encoding_ncg_memcore_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DOBDO(DOBDO),
        .E(E),
        .ap_clk(ap_clk),
        .if_din(if_din),
        .ram_reg_0(ram_reg));
endmodule

(* ORIG_REF_NAME = "huffman_encoding_ncg_memcore" *) 
module design_1_huffman_encoding_0_1_huffman_encoding_ncg_memcore_12
   (if_din,
    ap_clk,
    ram_reg,
    Loop_copy_sorted_pro_U0_sorted_0_ce0,
    Q,
    ADDRARDADDR,
    ADDRBWRADDR,
    DOADO,
    sort_U0_out_value_V_ce0);
  output [8:0]if_din;
  input ap_clk;
  input ram_reg;
  input Loop_copy_sorted_pro_U0_sorted_0_ce0;
  input [0:0]Q;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [8:0]DOADO;
  input sort_U0_out_value_V_ce0;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [8:0]DOADO;
  wire Loop_copy_sorted_pro_U0_sorted_0_ce0;
  wire [0:0]Q;
  wire ap_clk;
  wire [8:0]if_din;
  wire ram_reg;
  wire sort_U0_out_value_V_ce0;

  design_1_huffman_encoding_0_1_huffman_encoding_ncg_memcore_ram_13 huffman_encoding_ncg_memcore_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DOADO(DOADO),
        .Loop_copy_sorted_pro_U0_sorted_0_ce0(Loop_copy_sorted_pro_U0_sorted_0_ce0),
        .Q(Q),
        .ap_clk(ap_clk),
        .if_din(if_din),
        .ram_reg_0(ram_reg),
        .sort_U0_out_value_V_ce0(sort_U0_out_value_V_ce0));
endmodule

(* ORIG_REF_NAME = "huffman_encoding_ncg_memcore" *) 
module design_1_huffman_encoding_0_1_huffman_encoding_ncg_memcore_32
   (DOBDO,
    ap_clk,
    E,
    sort_U0_in_value_V_ce0,
    in_frequency_V_load_reg_69520,
    ADDRARDADDR,
    ADDRBWRADDR,
    ram_reg,
    WEBWE);
  output [8:0]DOBDO;
  input ap_clk;
  input [0:0]E;
  input sort_U0_in_value_V_ce0;
  input in_frequency_V_load_reg_69520;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [8:0]ram_reg;
  input [0:0]WEBWE;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [8:0]DOBDO;
  wire [0:0]E;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire in_frequency_V_load_reg_69520;
  wire [8:0]ram_reg;
  wire sort_U0_in_value_V_ce0;

  design_1_huffman_encoding_0_1_huffman_encoding_ncg_memcore_ram_33 huffman_encoding_ncg_memcore_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DOBDO(DOBDO),
        .E(E),
        .WEBWE(WEBWE),
        .ap_clk(ap_clk),
        .in_frequency_V_load_reg_69520(in_frequency_V_load_reg_69520),
        .ram_reg_0(ram_reg),
        .sort_U0_in_value_V_ce0(sort_U0_in_value_V_ce0));
endmodule

(* ORIG_REF_NAME = "huffman_encoding_ncg_memcore_ram" *) 
module design_1_huffman_encoding_0_1_huffman_encoding_ncg_memcore_ram
   (DOBDO,
    ap_clk,
    E,
    ram_reg_0,
    ADDRARDADDR,
    ADDRBWRADDR,
    if_din);
  output [7:0]DOBDO;
  input ap_clk;
  input [0:0]E;
  input [1:0]ram_reg_0;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [8:0]if_din;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [7:0]DOBDO;
  wire [0:0]E;
  wire ap_clk;
  wire [8:0]if_din;
  wire [1:0]ram_reg_0;
  wire ram_reg_n_30;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:9]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d9" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d9" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "4608" *) 
  (* RTL_RAM_NAME = "sorted_copy2_value_V_U/huffman_encoding_ncg_memcore_U/huffman_encoding_ncg_memcore_ram_U/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "8" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "512" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,if_din}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:9],ram_reg_n_30,DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(E),
        .ENBWREN(ram_reg_0[0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(ram_reg_0[1]),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "huffman_encoding_ncg_memcore_ram" *) 
module design_1_huffman_encoding_0_1_huffman_encoding_ncg_memcore_ram_13
   (if_din,
    ap_clk,
    ram_reg_0,
    Loop_copy_sorted_pro_U0_sorted_0_ce0,
    Q,
    ADDRARDADDR,
    ADDRBWRADDR,
    DOADO,
    sort_U0_out_value_V_ce0);
  output [8:0]if_din;
  input ap_clk;
  input ram_reg_0;
  input Loop_copy_sorted_pro_U0_sorted_0_ce0;
  input [0:0]Q;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [8:0]DOADO;
  input sort_U0_out_value_V_ce0;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [8:0]DOADO;
  wire Loop_copy_sorted_pro_U0_sorted_0_ce0;
  wire [0:0]Q;
  wire ap_clk;
  wire [8:0]if_din;
  wire ram_reg_0;
  wire sort_U0_out_value_V_ce0;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:9]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d9" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d9" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "4608" *) 
  (* RTL_RAM_NAME = "sorted_0_U/huffman_encoding_ncg_memcore_U/huffman_encoding_ncg_memcore_ram_U/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "8" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "512" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DOADO}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:9],if_din}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(ram_reg_0),
        .ENBWREN(Loop_copy_sorted_pro_U0_sorted_0_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(Q),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({sort_U0_out_value_V_ce0,sort_U0_out_value_V_ce0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "huffman_encoding_ncg_memcore_ram" *) 
module design_1_huffman_encoding_0_1_huffman_encoding_ncg_memcore_ram_33
   (DOBDO,
    ap_clk,
    E,
    sort_U0_in_value_V_ce0,
    in_frequency_V_load_reg_69520,
    ADDRARDADDR,
    ADDRBWRADDR,
    ram_reg_0,
    WEBWE);
  output [8:0]DOBDO;
  input ap_clk;
  input [0:0]E;
  input sort_U0_in_value_V_ce0;
  input in_frequency_V_load_reg_69520;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [8:0]ram_reg_0;
  input [0:0]WEBWE;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [8:0]DOBDO;
  wire [0:0]E;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire in_frequency_V_load_reg_69520;
  wire [8:0]ram_reg_0;
  wire sort_U0_in_value_V_ce0;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:9]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d9" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d9" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "4608" *) 
  (* RTL_RAM_NAME = "filtered_value_V_U/huffman_encoding_ncg_memcore_U/huffman_encoding_ncg_memcore_ram_U/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "8" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "512" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:9],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(E),
        .ENBWREN(sort_U0_in_value_V_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(in_frequency_V_load_reg_69520),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEBWE,WEBWE}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "huffman_encoding_ocq" *) 
module design_1_huffman_encoding_0_1_huffman_encoding_ocq
   (in_frequency_V_load_reg_6952,
    ADDRARDADDR,
    ADDRBWRADDR,
    filtered_frequency_V_t_empty_n,
    filtered_frequency_V_i_full_n,
    ap_sync_reg_channel_write_filtered_value_V_reg,
    ap_clk,
    sort_U0_in_value_V_ce0,
    E,
    in_frequency_V_load_reg_69520,
    Q,
    D,
    ram_reg,
    WEBWE,
    SS,
    \iptr_reg[0]_0 ,
    \tptr_reg[0]_0 ,
    ap_done_reg_reg,
    ap_sync_reg_channel_write_filtered_frequency_V,
    filtered_value_V_i_full_n,
    ap_rst_n,
    filter_U0_ap_done,
    empty_n_reg_0,
    empty_n_reg_1,
    empty_n_reg_2);
  output [31:0]in_frequency_V_load_reg_6952;
  output [0:0]ADDRARDADDR;
  output [0:0]ADDRBWRADDR;
  output filtered_frequency_V_t_empty_n;
  output filtered_frequency_V_i_full_n;
  output ap_sync_reg_channel_write_filtered_value_V_reg;
  input ap_clk;
  input sort_U0_in_value_V_ce0;
  input [0:0]E;
  input in_frequency_V_load_reg_69520;
  input [7:0]Q;
  input [7:0]D;
  input [31:0]ram_reg;
  input [0:0]WEBWE;
  input [0:0]SS;
  input \iptr_reg[0]_0 ;
  input \tptr_reg[0]_0 ;
  input ap_done_reg_reg;
  input ap_sync_reg_channel_write_filtered_frequency_V;
  input filtered_value_V_i_full_n;
  input ap_rst_n;
  input filter_U0_ap_done;
  input [0:0]empty_n_reg_0;
  input [0:0]empty_n_reg_1;
  input empty_n_reg_2;

  wire [0:0]ADDRARDADDR;
  wire [0:0]ADDRBWRADDR;
  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]SS;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire ap_done_reg_reg;
  wire ap_rst_n;
  wire ap_sync_reg_channel_write_filtered_frequency_V;
  wire ap_sync_reg_channel_write_filtered_value_V_reg;
  wire [1:0]count;
  wire \count[0]_i_1_n_7 ;
  wire \count[1]_i_1_n_7 ;
  wire empty_n_i_1__6_n_7;
  wire [0:0]empty_n_reg_0;
  wire [0:0]empty_n_reg_1;
  wire empty_n_reg_2;
  wire filter_U0_ap_done;
  wire filtered_frequency_V_i_full_n;
  wire filtered_frequency_V_t_empty_n;
  wire filtered_value_V_i_full_n;
  wire full_n;
  wire full_n_i_1__6_n_7;
  wire full_n_i_2__3_n_7;
  wire [31:0]in_frequency_V_load_reg_6952;
  wire in_frequency_V_load_reg_69520;
  wire \iptr_reg[0]_0 ;
  wire [31:0]ram_reg;
  wire sort_U0_in_value_V_ce0;
  wire \tptr_reg[0]_0 ;

  LUT6 #(
    .INIT(64'h0357000000000000)) 
    ap_done_reg_i_1
       (.I0(ap_done_reg_reg),
        .I1(filtered_frequency_V_i_full_n),
        .I2(ap_sync_reg_channel_write_filtered_frequency_V),
        .I3(filtered_value_V_i_full_n),
        .I4(ap_rst_n),
        .I5(filter_U0_ap_done),
        .O(ap_sync_reg_channel_write_filtered_value_V_reg));
  LUT5 #(
    .INIT(32'h6AAA9555)) 
    \count[0]_i_1 
       (.I0(empty_n_reg_2),
        .I1(empty_n_reg_0),
        .I2(empty_n_reg_1),
        .I3(filtered_frequency_V_t_empty_n),
        .I4(count[0]),
        .O(\count[0]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hBFFFD55540002AAA)) 
    \count[1]_i_1 
       (.I0(count[0]),
        .I1(filtered_frequency_V_t_empty_n),
        .I2(empty_n_reg_1),
        .I3(empty_n_reg_0),
        .I4(empty_n_reg_2),
        .I5(count[1]),
        .O(\count[1]_i_1_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[0]_i_1_n_7 ),
        .Q(count[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[1]_i_1_n_7 ),
        .Q(count[1]),
        .R(SS));
  LUT6 #(
    .INIT(64'hD0F0F0F0FFFFFFFF)) 
    empty_n_i_1__6
       (.I0(count[0]),
        .I1(count[1]),
        .I2(filtered_frequency_V_t_empty_n),
        .I3(empty_n_reg_1),
        .I4(empty_n_reg_0),
        .I5(empty_n_reg_2),
        .O(empty_n_i_1__6_n_7));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__6_n_7),
        .Q(filtered_frequency_V_t_empty_n),
        .R(SS));
  LUT5 #(
    .INIT(32'hFFFEFF00)) 
    full_n_i_1__6
       (.I0(full_n_i_2__3_n_7),
        .I1(count[0]),
        .I2(count[1]),
        .I3(full_n),
        .I4(filtered_frequency_V_i_full_n),
        .O(full_n_i_1__6_n_7));
  LUT6 #(
    .INIT(64'hFFBFBFBFBFBFBFBF)) 
    full_n_i_2__3
       (.I0(ap_sync_reg_channel_write_filtered_frequency_V),
        .I1(filter_U0_ap_done),
        .I2(filtered_frequency_V_i_full_n),
        .I3(empty_n_reg_0),
        .I4(empty_n_reg_1),
        .I5(filtered_frequency_V_t_empty_n),
        .O(full_n_i_2__3_n_7));
  LUT6 #(
    .INIT(64'hBF00000000000000)) 
    full_n_i_3__3
       (.I0(ap_sync_reg_channel_write_filtered_frequency_V),
        .I1(filter_U0_ap_done),
        .I2(filtered_frequency_V_i_full_n),
        .I3(empty_n_reg_0),
        .I4(empty_n_reg_1),
        .I5(filtered_frequency_V_t_empty_n),
        .O(full_n));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__6_n_7),
        .Q(filtered_frequency_V_i_full_n),
        .S(SS));
  design_1_huffman_encoding_0_1_huffman_encoding_ocq_memcore_34 huffman_encoding_ocq_memcore_U
       (.ADDRARDADDR({Q,ADDRARDADDR}),
        .ADDRBWRADDR({D,ADDRBWRADDR}),
        .E(E),
        .WEBWE(WEBWE),
        .ap_clk(ap_clk),
        .in_frequency_V_load_reg_6952(in_frequency_V_load_reg_6952),
        .in_frequency_V_load_reg_69520(in_frequency_V_load_reg_69520),
        .ram_reg(ram_reg),
        .sort_U0_in_value_V_ce0(sort_U0_in_value_V_ce0));
  FDRE #(
    .INIT(1'b0)) 
    \iptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\iptr_reg[0]_0 ),
        .Q(ADDRBWRADDR),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \tptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tptr_reg[0]_0 ),
        .Q(ADDRARDADDR),
        .R(SS));
endmodule

(* ORIG_REF_NAME = "huffman_encoding_ocq" *) 
module design_1_huffman_encoding_0_1_huffman_encoding_ocq_7
   (if_din,
    ADDRBWRADDR,
    sorted_1_t_empty_n,
    sorted_1_i_full_n,
    ap_rst_n_0,
    empty_n_reg_0,
    ap_clk,
    Loop_copy_sorted_pro_U0_sorted_0_ce0,
    ram_reg,
    Q,
    ram_reg_0,
    sort_U0_out_value_V_address0,
    sort_U0_out_frequency_V_d0,
    sort_U0_out_value_V_ce0,
    SS,
    \iptr_reg[0]_0 ,
    ap_rst_n,
    ap_sync_reg_channel_write_sorted_0,
    sort_U0_ap_done,
    ap_done_reg_reg,
    sorted_0_i_full_n,
    sorted_0_t_empty_n,
    truncate_tree_U0_ap_start,
    sorted_copy2_value_V_t_empty_n,
    filtered_value_V_t_empty_n,
    filtered_frequency_V_t_empty_n,
    CO,
    empty_n_reg_1,
    shiftReg_ce);
  output [31:0]if_din;
  output [0:0]ADDRBWRADDR;
  output sorted_1_t_empty_n;
  output sorted_1_i_full_n;
  output ap_rst_n_0;
  output empty_n_reg_0;
  input ap_clk;
  input Loop_copy_sorted_pro_U0_sorted_0_ce0;
  input ram_reg;
  input [0:0]Q;
  input [7:0]ram_reg_0;
  input [7:0]sort_U0_out_value_V_address0;
  input [31:0]sort_U0_out_frequency_V_d0;
  input sort_U0_out_value_V_ce0;
  input [0:0]SS;
  input \iptr_reg[0]_0 ;
  input ap_rst_n;
  input ap_sync_reg_channel_write_sorted_0;
  input sort_U0_ap_done;
  input ap_done_reg_reg;
  input sorted_0_i_full_n;
  input sorted_0_t_empty_n;
  input truncate_tree_U0_ap_start;
  input sorted_copy2_value_V_t_empty_n;
  input filtered_value_V_t_empty_n;
  input filtered_frequency_V_t_empty_n;
  input [0:0]CO;
  input empty_n_reg_1;
  input shiftReg_ce;

  wire [0:0]ADDRBWRADDR;
  wire [0:0]CO;
  wire Loop_copy_sorted_pro_U0_sorted_0_ce0;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_done_reg_reg;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_sync_reg_channel_write_sorted_0;
  wire [1:0]count;
  wire \count[0]_i_1_n_7 ;
  wire \count[1]_i_1_n_7 ;
  wire empty_n_i_1__8_n_7;
  wire empty_n_reg_0;
  wire empty_n_reg_1;
  wire filtered_frequency_V_t_empty_n;
  wire filtered_value_V_t_empty_n;
  wire full_n_i_1__8_n_7;
  wire [31:0]if_din;
  wire \iptr_reg[0]_0 ;
  wire [0:0]memcore_taddr;
  wire ram_reg;
  wire [7:0]ram_reg_0;
  wire shiftReg_ce;
  wire sort_U0_ap_done;
  wire [31:0]sort_U0_out_frequency_V_d0;
  wire [7:0]sort_U0_out_value_V_address0;
  wire sort_U0_out_value_V_ce0;
  wire sorted_0_i_full_n;
  wire sorted_0_t_empty_n;
  wire sorted_1_i_full_n;
  wire sorted_1_t_empty_n;
  wire sorted_copy2_value_V_t_empty_n;
  wire \tptr[0]_i_1__6_n_7 ;
  wire truncate_tree_U0_ap_start;

  LUT6 #(
    .INIT(64'h00000A0022002A00)) 
    ap_done_reg_i_1__1
       (.I0(ap_rst_n),
        .I1(ap_sync_reg_channel_write_sorted_0),
        .I2(sorted_1_i_full_n),
        .I3(sort_U0_ap_done),
        .I4(ap_done_reg_reg),
        .I5(sorted_0_i_full_n),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'h40BFBFBFBF404040)) 
    \count[0]_i_1 
       (.I0(ap_done_reg_reg),
        .I1(sort_U0_ap_done),
        .I2(sorted_1_i_full_n),
        .I3(shiftReg_ce),
        .I4(sorted_1_t_empty_n),
        .I5(count[0]),
        .O(\count[0]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hBFFFD55540002AAA)) 
    \count[1]_i_1 
       (.I0(count[0]),
        .I1(sorted_1_t_empty_n),
        .I2(CO),
        .I3(Loop_copy_sorted_pro_U0_sorted_0_ce0),
        .I4(empty_n_reg_1),
        .I5(count[1]),
        .O(\count[1]_i_1_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[0]_i_1_n_7 ),
        .Q(count[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[1]_i_1_n_7 ),
        .Q(count[1]),
        .R(SS));
  LUT6 #(
    .INIT(64'hD0F0F0F0FFFFFFFF)) 
    empty_n_i_1__8
       (.I0(count[0]),
        .I1(count[1]),
        .I2(sorted_1_t_empty_n),
        .I3(CO),
        .I4(Loop_copy_sorted_pro_U0_sorted_0_ce0),
        .I5(empty_n_reg_1),
        .O(empty_n_i_1__8_n_7));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__8_n_7),
        .Q(sorted_1_t_empty_n),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFFFFEEEF0000000)) 
    full_n_i_1__8
       (.I0(count[0]),
        .I1(count[1]),
        .I2(sorted_1_t_empty_n),
        .I3(shiftReg_ce),
        .I4(empty_n_reg_1),
        .I5(sorted_1_i_full_n),
        .O(full_n_i_1__8_n_7));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__8_n_7),
        .Q(sorted_1_i_full_n),
        .S(SS));
  design_1_huffman_encoding_0_1_huffman_encoding_ocq_memcore huffman_encoding_ocq_memcore_U
       (.ADDRARDADDR({ram_reg_0,memcore_taddr}),
        .ADDRBWRADDR({sort_U0_out_value_V_address0,ADDRBWRADDR}),
        .Loop_copy_sorted_pro_U0_sorted_0_ce0(Loop_copy_sorted_pro_U0_sorted_0_ce0),
        .Q(Q),
        .ap_clk(ap_clk),
        .if_din(if_din),
        .ram_reg(ram_reg),
        .sort_U0_out_frequency_V_d0(sort_U0_out_frequency_V_d0),
        .sort_U0_out_value_V_ce0(sort_U0_out_value_V_ce0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    int_ap_idle_i_3
       (.I0(sorted_1_t_empty_n),
        .I1(sorted_0_t_empty_n),
        .I2(truncate_tree_U0_ap_start),
        .I3(sorted_copy2_value_V_t_empty_n),
        .I4(filtered_value_V_t_empty_n),
        .I5(filtered_frequency_V_t_empty_n),
        .O(empty_n_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \iptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\iptr_reg[0]_0 ),
        .Q(ADDRBWRADDR),
        .R(SS));
  LUT4 #(
    .INIT(16'h7F80)) 
    \tptr[0]_i_1__6 
       (.I0(Loop_copy_sorted_pro_U0_sorted_0_ce0),
        .I1(CO),
        .I2(sorted_1_t_empty_n),
        .I3(memcore_taddr),
        .O(\tptr[0]_i_1__6_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \tptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tptr[0]_i_1__6_n_7 ),
        .Q(memcore_taddr),
        .R(SS));
endmodule

(* ORIG_REF_NAME = "huffman_encoding_ocq_memcore" *) 
module design_1_huffman_encoding_0_1_huffman_encoding_ocq_memcore
   (if_din,
    ap_clk,
    Loop_copy_sorted_pro_U0_sorted_0_ce0,
    ram_reg,
    Q,
    ADDRARDADDR,
    ADDRBWRADDR,
    sort_U0_out_frequency_V_d0,
    sort_U0_out_value_V_ce0);
  output [31:0]if_din;
  input ap_clk;
  input Loop_copy_sorted_pro_U0_sorted_0_ce0;
  input ram_reg;
  input [0:0]Q;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [31:0]sort_U0_out_frequency_V_d0;
  input sort_U0_out_value_V_ce0;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire Loop_copy_sorted_pro_U0_sorted_0_ce0;
  wire [0:0]Q;
  wire ap_clk;
  wire [31:0]if_din;
  wire ram_reg;
  wire [31:0]sort_U0_out_frequency_V_d0;
  wire sort_U0_out_value_V_ce0;

  design_1_huffman_encoding_0_1_huffman_encoding_ocq_memcore_ram huffman_encoding_ocq_memcore_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .Loop_copy_sorted_pro_U0_sorted_0_ce0(Loop_copy_sorted_pro_U0_sorted_0_ce0),
        .Q(Q),
        .ap_clk(ap_clk),
        .if_din(if_din),
        .ram_reg_0(ram_reg),
        .sort_U0_out_frequency_V_d0(sort_U0_out_frequency_V_d0),
        .sort_U0_out_value_V_ce0(sort_U0_out_value_V_ce0));
endmodule

(* ORIG_REF_NAME = "huffman_encoding_ocq_memcore" *) 
module design_1_huffman_encoding_0_1_huffman_encoding_ocq_memcore_34
   (in_frequency_V_load_reg_6952,
    ap_clk,
    sort_U0_in_value_V_ce0,
    E,
    in_frequency_V_load_reg_69520,
    ADDRARDADDR,
    ADDRBWRADDR,
    ram_reg,
    WEBWE);
  output [31:0]in_frequency_V_load_reg_6952;
  input ap_clk;
  input sort_U0_in_value_V_ce0;
  input [0:0]E;
  input in_frequency_V_load_reg_69520;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [31:0]ram_reg;
  input [0:0]WEBWE;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [0:0]E;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire [31:0]in_frequency_V_load_reg_6952;
  wire in_frequency_V_load_reg_69520;
  wire [31:0]ram_reg;
  wire sort_U0_in_value_V_ce0;

  design_1_huffman_encoding_0_1_huffman_encoding_ocq_memcore_ram_35 huffman_encoding_ocq_memcore_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .E(E),
        .WEBWE(WEBWE),
        .ap_clk(ap_clk),
        .in_frequency_V_load_reg_6952(in_frequency_V_load_reg_6952),
        .in_frequency_V_load_reg_69520(in_frequency_V_load_reg_69520),
        .ram_reg_0(ram_reg),
        .sort_U0_in_value_V_ce0(sort_U0_in_value_V_ce0));
endmodule

(* ORIG_REF_NAME = "huffman_encoding_ocq_memcore_ram" *) 
module design_1_huffman_encoding_0_1_huffman_encoding_ocq_memcore_ram
   (if_din,
    ap_clk,
    Loop_copy_sorted_pro_U0_sorted_0_ce0,
    ram_reg_0,
    Q,
    ADDRARDADDR,
    ADDRBWRADDR,
    sort_U0_out_frequency_V_d0,
    sort_U0_out_value_V_ce0);
  output [31:0]if_din;
  input ap_clk;
  input Loop_copy_sorted_pro_U0_sorted_0_ce0;
  input ram_reg_0;
  input [0:0]Q;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [31:0]sort_U0_out_frequency_V_d0;
  input sort_U0_out_value_V_ce0;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire Loop_copy_sorted_pro_U0_sorted_0_ce0;
  wire [0:0]Q;
  wire ap_clk;
  wire [31:0]if_din;
  wire ram_reg_0;
  wire [31:0]sort_U0_out_frequency_V_d0;
  wire sort_U0_out_value_V_ce0;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "16384" *) 
  (* RTL_RAM_NAME = "sorted_1_U/huffman_encoding_ocq_memcore_U/huffman_encoding_ocq_memcore_ram_U/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    ram_reg
       (.ADDRARDADDR({ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(sort_U0_out_frequency_V_d0[15:0]),
        .DIBDI(sort_U0_out_frequency_V_d0[31:16]),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(if_din[15:0]),
        .DOBDO(if_din[31:16]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(Loop_copy_sorted_pro_U0_sorted_0_ce0),
        .ENBWREN(ram_reg_0),
        .REGCEAREGCE(Q),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({sort_U0_out_value_V_ce0,sort_U0_out_value_V_ce0,sort_U0_out_value_V_ce0,sort_U0_out_value_V_ce0}));
endmodule

(* ORIG_REF_NAME = "huffman_encoding_ocq_memcore_ram" *) 
module design_1_huffman_encoding_0_1_huffman_encoding_ocq_memcore_ram_35
   (in_frequency_V_load_reg_6952,
    ap_clk,
    sort_U0_in_value_V_ce0,
    E,
    in_frequency_V_load_reg_69520,
    ADDRARDADDR,
    ADDRBWRADDR,
    ram_reg_0,
    WEBWE);
  output [31:0]in_frequency_V_load_reg_6952;
  input ap_clk;
  input sort_U0_in_value_V_ce0;
  input [0:0]E;
  input in_frequency_V_load_reg_69520;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [31:0]ram_reg_0;
  input [0:0]WEBWE;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [0:0]E;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire [31:0]in_frequency_V_load_reg_6952;
  wire in_frequency_V_load_reg_69520;
  wire [31:0]ram_reg_0;
  wire sort_U0_in_value_V_ce0;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "16384" *) 
  (* RTL_RAM_NAME = "filtered_frequency_V_U/huffman_encoding_ocq_memcore_U/huffman_encoding_ocq_memcore_ram_U/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    ram_reg
       (.ADDRARDADDR({ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(ram_reg_0[15:0]),
        .DIBDI(ram_reg_0[31:16]),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(in_frequency_V_load_reg_6952[15:0]),
        .DOBDO(in_frequency_V_load_reg_6952[31:16]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(sort_U0_in_value_V_ce0),
        .ENBWREN(E),
        .REGCEAREGCE(in_frequency_V_load_reg_69520),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE}));
endmodule

(* ORIG_REF_NAME = "huffman_encoding_sc4" *) 
module design_1_huffman_encoding_0_1_huffman_encoding_sc4
   (left_V_t_empty_n,
    left_V_i_full_n,
    iptr,
    ram_reg,
    ram_reg_0,
    ap_clk,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    WEA,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    SS,
    \iptr_reg[0]_0 ,
    create_tree_U0_left_V_ce0,
    ram_reg_7,
    Q,
    push_buf,
    create_tree_U0_ap_done,
    ap_sync_reg_channel_write_left_V);
  output left_V_t_empty_n;
  output left_V_i_full_n;
  output iptr;
  output [8:0]ram_reg;
  output [8:0]ram_reg_0;
  input ap_clk;
  input [7:0]ram_reg_1;
  input [7:0]ram_reg_2;
  input [8:0]ram_reg_3;
  input [0:0]WEA;
  input [7:0]ram_reg_4;
  input [7:0]ram_reg_5;
  input [8:0]ram_reg_6;
  input [0:0]SS;
  input \iptr_reg[0]_0 ;
  input create_tree_U0_left_V_ce0;
  input ram_reg_7;
  input [1:0]Q;
  input push_buf;
  input create_tree_U0_ap_done;
  input ap_sync_reg_channel_write_left_V;

  wire [1:0]Q;
  wire [0:0]SS;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_sync_reg_channel_write_left_V;
  wire [8:0]\buf_q0[0]_1 ;
  wire [8:0]\buf_q1[0]_0 ;
  wire [1:0]count;
  wire \count[0]_i_1__0_n_7 ;
  wire \count[1]_i_1__0_n_7 ;
  wire create_tree_U0_ap_done;
  wire create_tree_U0_left_V_ce0;
  wire empty_n_i_1__0_n_7;
  wire full_n_i_1__0_n_7;
  wire iptr;
  wire \iptr_reg[0]_0 ;
  wire left_V_i_full_n;
  wire left_V_t_empty_n;
  wire prev_tptr;
  wire push_buf;
  wire [8:0]ram_reg;
  wire [8:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire [7:0]ram_reg_2;
  wire [8:0]ram_reg_3;
  wire [7:0]ram_reg_4;
  wire [7:0]ram_reg_5;
  wire [8:0]ram_reg_6;
  wire ram_reg_7;
  wire tptr;
  wire \tptr[0]_i_1__0_n_7 ;

  LUT6 #(
    .INIT(64'h7787777788788888)) 
    \count[0]_i_1__0 
       (.I0(Q[1]),
        .I1(left_V_t_empty_n),
        .I2(create_tree_U0_ap_done),
        .I3(ap_sync_reg_channel_write_left_V),
        .I4(left_V_i_full_n),
        .I5(count[0]),
        .O(\count[0]_i_1__0_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \count[1]_i_1__0 
       (.I0(count[0]),
        .I1(push_buf),
        .I2(left_V_t_empty_n),
        .I3(Q[1]),
        .I4(count[1]),
        .O(\count[1]_i_1__0_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[0]_i_1__0_n_7 ),
        .Q(count[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[1]_i_1__0_n_7 ),
        .Q(count[1]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT5 #(
    .INIT(32'hFFFFDF00)) 
    empty_n_i_1__0
       (.I0(count[0]),
        .I1(count[1]),
        .I2(Q[1]),
        .I3(left_V_t_empty_n),
        .I4(push_buf),
        .O(empty_n_i_1__0_n_7));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__0_n_7),
        .Q(left_V_t_empty_n),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFEFEFEF0F000000)) 
    full_n_i_1__0
       (.I0(count[0]),
        .I1(count[1]),
        .I2(push_buf),
        .I3(left_V_t_empty_n),
        .I4(Q[1]),
        .I5(left_V_i_full_n),
        .O(full_n_i_1__0_n_7));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__0_n_7),
        .Q(left_V_i_full_n),
        .S(SS));
  design_1_huffman_encoding_0_1_huffman_encoding_sc4_memcore_28 \gen_buffer[0].huffman_encoding_sc4_memcore_U 
       (.DOADO(\buf_q0[0]_1 ),
        .DOBDO(\buf_q1[0]_0 ),
        .Q(Q[0]),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .create_tree_U0_left_V_ce0(create_tree_U0_left_V_ce0),
        .ram_reg(ram_reg_1),
        .ram_reg_0(ram_reg_2),
        .ram_reg_1(ram_reg_3),
        .ram_reg_2(left_V_t_empty_n),
        .ram_reg_3(ram_reg_7),
        .ram_reg_4(iptr),
        .tptr(tptr));
  design_1_huffman_encoding_0_1_huffman_encoding_sc4_memcore_29 \gen_buffer[1].huffman_encoding_sc4_memcore_U 
       (.DOADO(\buf_q0[0]_1 ),
        .DOBDO(\buf_q1[0]_0 ),
        .Q(Q[0]),
        .ap_clk(ap_clk),
        .create_tree_U0_left_V_ce0(create_tree_U0_left_V_ce0),
        .prev_tptr(prev_tptr),
        .ram_reg(ram_reg),
        .ram_reg_0(ram_reg_0),
        .ram_reg_1(ram_reg_4),
        .ram_reg_2(ram_reg_5),
        .ram_reg_3(ram_reg_6),
        .ram_reg_4(left_V_t_empty_n),
        .ram_reg_5(ram_reg_7),
        .ram_reg_6(iptr),
        .tptr(tptr));
  FDRE #(
    .INIT(1'b0)) 
    \iptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\iptr_reg[0]_0 ),
        .Q(iptr),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \prev_tptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tptr),
        .Q(prev_tptr),
        .R(SS));
  LUT3 #(
    .INIT(8'h78)) 
    \tptr[0]_i_1__0 
       (.I0(Q[1]),
        .I1(left_V_t_empty_n),
        .I2(tptr),
        .O(\tptr[0]_i_1__0_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \tptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tptr[0]_i_1__0_n_7 ),
        .Q(tptr),
        .R(SS));
endmodule

(* ORIG_REF_NAME = "huffman_encoding_sc4" *) 
module design_1_huffman_encoding_0_1_huffman_encoding_sc4_4
   (parent_V_t_empty_n,
    parent_V_i_full_n,
    iptr,
    ram_reg,
    ram_reg_0,
    ap_clk,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ADDRARDADDR,
    ADDRBWRADDR,
    ram_reg_5,
    ram_reg_6,
    SS,
    \iptr_reg[0]_0 ,
    create_tree_U0_parent_V_ce0,
    ram_reg_7,
    Q,
    push_buf,
    create_tree_U0_ap_done,
    ap_sync_reg_channel_write_parent_V);
  output parent_V_t_empty_n;
  output parent_V_i_full_n;
  output iptr;
  output [8:0]ram_reg;
  output [8:0]ram_reg_0;
  input ap_clk;
  input [7:0]ram_reg_1;
  input [7:0]ram_reg_2;
  input [8:0]ram_reg_3;
  input [0:0]ram_reg_4;
  input [7:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [8:0]ram_reg_5;
  input [0:0]ram_reg_6;
  input [0:0]SS;
  input \iptr_reg[0]_0 ;
  input create_tree_U0_parent_V_ce0;
  input ram_reg_7;
  input [1:0]Q;
  input push_buf;
  input create_tree_U0_ap_done;
  input ap_sync_reg_channel_write_parent_V;

  wire [7:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [1:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_sync_reg_channel_write_parent_V;
  wire [8:0]\buf_q0[0]_1 ;
  wire [8:0]\buf_q1[0]_0 ;
  wire [1:0]count;
  wire \count[0]_i_1_n_7 ;
  wire \count[1]_i_1_n_7 ;
  wire create_tree_U0_ap_done;
  wire create_tree_U0_parent_V_ce0;
  wire empty_n_i_1_n_7;
  wire full_n_i_1_n_7;
  wire iptr;
  wire \iptr_reg[0]_0 ;
  wire parent_V_i_full_n;
  wire parent_V_t_empty_n;
  wire prev_tptr;
  wire push_buf;
  wire [8:0]ram_reg;
  wire [8:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire [7:0]ram_reg_2;
  wire [8:0]ram_reg_3;
  wire [0:0]ram_reg_4;
  wire [8:0]ram_reg_5;
  wire [0:0]ram_reg_6;
  wire ram_reg_7;
  wire tptr;
  wire \tptr[0]_i_1_n_7 ;

  LUT6 #(
    .INIT(64'h7787777788788888)) 
    \count[0]_i_1 
       (.I0(Q[1]),
        .I1(parent_V_t_empty_n),
        .I2(create_tree_U0_ap_done),
        .I3(ap_sync_reg_channel_write_parent_V),
        .I4(parent_V_i_full_n),
        .I5(count[0]),
        .O(\count[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \count[1]_i_1 
       (.I0(count[0]),
        .I1(push_buf),
        .I2(parent_V_t_empty_n),
        .I3(Q[1]),
        .I4(count[1]),
        .O(\count[1]_i_1_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[0]_i_1_n_7 ),
        .Q(count[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[1]_i_1_n_7 ),
        .Q(count[1]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT5 #(
    .INIT(32'hFFFFDF00)) 
    empty_n_i_1
       (.I0(count[0]),
        .I1(count[1]),
        .I2(Q[1]),
        .I3(parent_V_t_empty_n),
        .I4(push_buf),
        .O(empty_n_i_1_n_7));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_7),
        .Q(parent_V_t_empty_n),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFEFEFEF0F000000)) 
    full_n_i_1
       (.I0(count[0]),
        .I1(count[1]),
        .I2(push_buf),
        .I3(parent_V_t_empty_n),
        .I4(Q[1]),
        .I5(parent_V_i_full_n),
        .O(full_n_i_1_n_7));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1_n_7),
        .Q(parent_V_i_full_n),
        .S(SS));
  design_1_huffman_encoding_0_1_huffman_encoding_sc4_memcore_22 \gen_buffer[0].huffman_encoding_sc4_memcore_U 
       (.DOADO(\buf_q0[0]_1 ),
        .DOBDO(\buf_q1[0]_0 ),
        .Q(Q[0]),
        .ap_clk(ap_clk),
        .create_tree_U0_parent_V_ce0(create_tree_U0_parent_V_ce0),
        .ram_reg(ram_reg_1),
        .ram_reg_0(ram_reg_2),
        .ram_reg_1(ram_reg_3),
        .ram_reg_2(ram_reg_4),
        .ram_reg_3(parent_V_t_empty_n),
        .ram_reg_4(ram_reg_7),
        .ram_reg_5(iptr),
        .tptr(tptr));
  design_1_huffman_encoding_0_1_huffman_encoding_sc4_memcore_23 \gen_buffer[1].huffman_encoding_sc4_memcore_U 
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DOADO(\buf_q0[0]_1 ),
        .DOBDO(\buf_q1[0]_0 ),
        .Q(Q[0]),
        .ap_clk(ap_clk),
        .create_tree_U0_parent_V_ce0(create_tree_U0_parent_V_ce0),
        .prev_tptr(prev_tptr),
        .ram_reg(ram_reg),
        .ram_reg_0(ram_reg_0),
        .ram_reg_1(ram_reg_5),
        .ram_reg_2(ram_reg_6),
        .ram_reg_3(parent_V_t_empty_n),
        .ram_reg_4(ram_reg_7),
        .ram_reg_5(iptr),
        .tptr(tptr));
  FDRE #(
    .INIT(1'b0)) 
    \iptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\iptr_reg[0]_0 ),
        .Q(iptr),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \prev_tptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tptr),
        .Q(prev_tptr),
        .R(SS));
  LUT3 #(
    .INIT(8'h78)) 
    \tptr[0]_i_1 
       (.I0(Q[1]),
        .I1(parent_V_t_empty_n),
        .I2(tptr),
        .O(\tptr[0]_i_1_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \tptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tptr[0]_i_1_n_7 ),
        .Q(tptr),
        .R(SS));
endmodule

(* ORIG_REF_NAME = "huffman_encoding_sc4" *) 
module design_1_huffman_encoding_0_1_huffman_encoding_sc4_5
   (right_V_t_empty_n,
    right_V_i_full_n,
    iptr,
    compute_bit_length_U0_ap_start,
    ram_reg,
    ram_reg_0,
    ap_clk,
    ram_reg_1,
    ram_reg_2,
    DIADI,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    SS,
    \iptr_reg[0]_0 ,
    create_tree_U0_right_V_ce0,
    ram_reg_7,
    Q,
    push_buf,
    left_V_t_empty_n,
    parent_V_t_empty_n,
    create_tree_U0_ap_done,
    \count_reg[0]_0 );
  output right_V_t_empty_n;
  output right_V_i_full_n;
  output iptr;
  output compute_bit_length_U0_ap_start;
  output [8:0]ram_reg;
  output [8:0]ram_reg_0;
  input ap_clk;
  input [7:0]ram_reg_1;
  input [7:0]ram_reg_2;
  input [8:0]DIADI;
  input [0:0]ram_reg_3;
  input [7:0]ram_reg_4;
  input [7:0]ram_reg_5;
  input [8:0]ram_reg_6;
  input [0:0]SS;
  input \iptr_reg[0]_0 ;
  input create_tree_U0_right_V_ce0;
  input ram_reg_7;
  input [1:0]Q;
  input push_buf;
  input left_V_t_empty_n;
  input parent_V_t_empty_n;
  input create_tree_U0_ap_done;
  input \count_reg[0]_0 ;

  wire [8:0]DIADI;
  wire [1:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire [8:0]\buf_q0[0]_1 ;
  wire [8:0]\buf_q1[0]_0 ;
  wire compute_bit_length_U0_ap_start;
  wire [1:0]count;
  wire \count[0]_i_1__1_n_7 ;
  wire \count[1]_i_1__1_n_7 ;
  wire \count_reg[0]_0 ;
  wire create_tree_U0_ap_done;
  wire create_tree_U0_right_V_ce0;
  wire empty_n_i_1__1_n_7;
  wire full_n_i_1__1_n_7;
  wire iptr;
  wire \iptr_reg[0]_0 ;
  wire left_V_t_empty_n;
  wire parent_V_t_empty_n;
  wire prev_tptr;
  wire push_buf;
  wire [8:0]ram_reg;
  wire [8:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire [7:0]ram_reg_2;
  wire [0:0]ram_reg_3;
  wire [7:0]ram_reg_4;
  wire [7:0]ram_reg_5;
  wire [8:0]ram_reg_6;
  wire ram_reg_7;
  wire right_V_i_full_n;
  wire right_V_t_empty_n;
  wire tptr;
  wire \tptr[0]_i_1__1_n_7 ;

  LUT6 #(
    .INIT(64'h7787777788788888)) 
    \count[0]_i_1__1 
       (.I0(Q[1]),
        .I1(right_V_t_empty_n),
        .I2(create_tree_U0_ap_done),
        .I3(\count_reg[0]_0 ),
        .I4(right_V_i_full_n),
        .I5(count[0]),
        .O(\count[0]_i_1__1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \count[1]_i_1__1 
       (.I0(count[0]),
        .I1(push_buf),
        .I2(right_V_t_empty_n),
        .I3(Q[1]),
        .I4(count[1]),
        .O(\count[1]_i_1__1_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[0]_i_1__1_n_7 ),
        .Q(count[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[1]_i_1__1_n_7 ),
        .Q(count[1]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT5 #(
    .INIT(32'hFFFFDF00)) 
    empty_n_i_1__1
       (.I0(count[0]),
        .I1(count[1]),
        .I2(Q[1]),
        .I3(right_V_t_empty_n),
        .I4(push_buf),
        .O(empty_n_i_1__1_n_7));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__1_n_7),
        .Q(right_V_t_empty_n),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFEFEFEF0F000000)) 
    full_n_i_1__1
       (.I0(count[0]),
        .I1(count[1]),
        .I2(push_buf),
        .I3(right_V_t_empty_n),
        .I4(Q[1]),
        .I5(right_V_i_full_n),
        .O(full_n_i_1__1_n_7));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__1_n_7),
        .Q(right_V_i_full_n),
        .S(SS));
  design_1_huffman_encoding_0_1_huffman_encoding_sc4_memcore \gen_buffer[0].huffman_encoding_sc4_memcore_U 
       (.DIADI(DIADI),
        .DOADO(\buf_q0[0]_1 ),
        .DOBDO(\buf_q1[0]_0 ),
        .Q(Q[0]),
        .ap_clk(ap_clk),
        .create_tree_U0_right_V_ce0(create_tree_U0_right_V_ce0),
        .ram_reg(ram_reg_1),
        .ram_reg_0(ram_reg_2),
        .ram_reg_1(ram_reg_3),
        .ram_reg_2(right_V_t_empty_n),
        .ram_reg_3(ram_reg_7),
        .ram_reg_4(iptr),
        .tptr(tptr));
  design_1_huffman_encoding_0_1_huffman_encoding_sc4_memcore_20 \gen_buffer[1].huffman_encoding_sc4_memcore_U 
       (.DOADO(\buf_q0[0]_1 ),
        .DOBDO(\buf_q1[0]_0 ),
        .Q(Q[0]),
        .ap_clk(ap_clk),
        .create_tree_U0_right_V_ce0(create_tree_U0_right_V_ce0),
        .prev_tptr(prev_tptr),
        .ram_reg(ram_reg),
        .ram_reg_0(ram_reg_0),
        .ram_reg_1(ram_reg_4),
        .ram_reg_2(ram_reg_5),
        .ram_reg_3(ram_reg_6),
        .ram_reg_4(right_V_t_empty_n),
        .ram_reg_5(ram_reg_7),
        .ram_reg_6(iptr),
        .tptr(tptr));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'h80)) 
    int_ap_idle_i_8
       (.I0(right_V_t_empty_n),
        .I1(left_V_t_empty_n),
        .I2(parent_V_t_empty_n),
        .O(compute_bit_length_U0_ap_start));
  FDRE #(
    .INIT(1'b0)) 
    \iptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\iptr_reg[0]_0 ),
        .Q(iptr),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \prev_tptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tptr),
        .Q(prev_tptr),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \tptr[0]_i_1__1 
       (.I0(Q[1]),
        .I1(right_V_t_empty_n),
        .I2(tptr),
        .O(\tptr[0]_i_1__1_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \tptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tptr[0]_i_1__1_n_7 ),
        .Q(tptr),
        .R(SS));
endmodule

(* ORIG_REF_NAME = "huffman_encoding_sc4_memcore" *) 
module design_1_huffman_encoding_0_1_huffman_encoding_sc4_memcore
   (DOADO,
    DOBDO,
    ap_clk,
    ram_reg,
    ram_reg_0,
    DIADI,
    ram_reg_1,
    tptr,
    ram_reg_2,
    ram_reg_3,
    Q,
    create_tree_U0_right_V_ce0,
    ram_reg_4);
  output [8:0]DOADO;
  output [8:0]DOBDO;
  input ap_clk;
  input [7:0]ram_reg;
  input [7:0]ram_reg_0;
  input [8:0]DIADI;
  input [0:0]ram_reg_1;
  input tptr;
  input ram_reg_2;
  input ram_reg_3;
  input [0:0]Q;
  input create_tree_U0_right_V_ce0;
  input ram_reg_4;

  wire [8:0]DIADI;
  wire [8:0]DOADO;
  wire [8:0]DOBDO;
  wire [0:0]Q;
  wire ap_clk;
  wire create_tree_U0_right_V_ce0;
  wire [7:0]ram_reg;
  wire [7:0]ram_reg_0;
  wire [0:0]ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire tptr;

  design_1_huffman_encoding_0_1_huffman_encoding_sc4_memcore_ram_21 huffman_encoding_sc4_memcore_ram_U
       (.DIADI(DIADI),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .Q(Q),
        .ap_clk(ap_clk),
        .create_tree_U0_right_V_ce0(create_tree_U0_right_V_ce0),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(ram_reg_3),
        .ram_reg_5(ram_reg_4),
        .tptr(tptr));
endmodule

(* ORIG_REF_NAME = "huffman_encoding_sc4_memcore" *) 
module design_1_huffman_encoding_0_1_huffman_encoding_sc4_memcore_20
   (ram_reg,
    ram_reg_0,
    ap_clk,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    create_tree_U0_right_V_ce0,
    ram_reg_4,
    tptr,
    ram_reg_5,
    Q,
    ram_reg_6,
    DOADO,
    prev_tptr,
    DOBDO);
  output [8:0]ram_reg;
  output [8:0]ram_reg_0;
  input ap_clk;
  input [7:0]ram_reg_1;
  input [7:0]ram_reg_2;
  input [8:0]ram_reg_3;
  input create_tree_U0_right_V_ce0;
  input ram_reg_4;
  input tptr;
  input ram_reg_5;
  input [0:0]Q;
  input ram_reg_6;
  input [8:0]DOADO;
  input prev_tptr;
  input [8:0]DOBDO;

  wire [8:0]DOADO;
  wire [8:0]DOBDO;
  wire [0:0]Q;
  wire ap_clk;
  wire create_tree_U0_right_V_ce0;
  wire prev_tptr;
  wire [8:0]ram_reg;
  wire [8:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire [7:0]ram_reg_2;
  wire [8:0]ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire tptr;

  design_1_huffman_encoding_0_1_huffman_encoding_sc4_memcore_ram huffman_encoding_sc4_memcore_ram_U
       (.DOADO(DOADO),
        .DOBDO(DOBDO),
        .Q(Q),
        .ap_clk(ap_clk),
        .create_tree_U0_right_V_ce0(create_tree_U0_right_V_ce0),
        .prev_tptr(prev_tptr),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(ram_reg_3),
        .ram_reg_5(ram_reg_4),
        .ram_reg_6(ram_reg_5),
        .ram_reg_7(ram_reg_6),
        .tptr(tptr));
endmodule

(* ORIG_REF_NAME = "huffman_encoding_sc4_memcore" *) 
module design_1_huffman_encoding_0_1_huffman_encoding_sc4_memcore_22
   (DOADO,
    DOBDO,
    ap_clk,
    ram_reg,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    tptr,
    ram_reg_3,
    ram_reg_4,
    Q,
    create_tree_U0_parent_V_ce0,
    ram_reg_5);
  output [8:0]DOADO;
  output [8:0]DOBDO;
  input ap_clk;
  input [7:0]ram_reg;
  input [7:0]ram_reg_0;
  input [8:0]ram_reg_1;
  input [0:0]ram_reg_2;
  input tptr;
  input ram_reg_3;
  input ram_reg_4;
  input [0:0]Q;
  input create_tree_U0_parent_V_ce0;
  input ram_reg_5;

  wire [8:0]DOADO;
  wire [8:0]DOBDO;
  wire [0:0]Q;
  wire ap_clk;
  wire create_tree_U0_parent_V_ce0;
  wire [7:0]ram_reg;
  wire [7:0]ram_reg_0;
  wire [8:0]ram_reg_1;
  wire [0:0]ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire tptr;

  design_1_huffman_encoding_0_1_huffman_encoding_sc4_memcore_ram_25 huffman_encoding_sc4_memcore_ram_U
       (.DOADO(DOADO),
        .DOBDO(DOBDO),
        .Q(Q),
        .ap_clk(ap_clk),
        .create_tree_U0_parent_V_ce0(create_tree_U0_parent_V_ce0),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(ram_reg_3),
        .ram_reg_5(ram_reg_4),
        .ram_reg_6(ram_reg_5),
        .tptr(tptr));
endmodule

(* ORIG_REF_NAME = "huffman_encoding_sc4_memcore" *) 
module design_1_huffman_encoding_0_1_huffman_encoding_sc4_memcore_23
   (ram_reg,
    ram_reg_0,
    ap_clk,
    ADDRARDADDR,
    ADDRBWRADDR,
    ram_reg_1,
    ram_reg_2,
    create_tree_U0_parent_V_ce0,
    ram_reg_3,
    tptr,
    ram_reg_4,
    Q,
    ram_reg_5,
    DOADO,
    prev_tptr,
    DOBDO);
  output [8:0]ram_reg;
  output [8:0]ram_reg_0;
  input ap_clk;
  input [7:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [8:0]ram_reg_1;
  input [0:0]ram_reg_2;
  input create_tree_U0_parent_V_ce0;
  input ram_reg_3;
  input tptr;
  input ram_reg_4;
  input [0:0]Q;
  input ram_reg_5;
  input [8:0]DOADO;
  input prev_tptr;
  input [8:0]DOBDO;

  wire [7:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [8:0]DOADO;
  wire [8:0]DOBDO;
  wire [0:0]Q;
  wire ap_clk;
  wire create_tree_U0_parent_V_ce0;
  wire prev_tptr;
  wire [8:0]ram_reg;
  wire [8:0]ram_reg_0;
  wire [8:0]ram_reg_1;
  wire [0:0]ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire tptr;

  design_1_huffman_encoding_0_1_huffman_encoding_sc4_memcore_ram_24 huffman_encoding_sc4_memcore_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .Q(Q),
        .ap_clk(ap_clk),
        .create_tree_U0_parent_V_ce0(create_tree_U0_parent_V_ce0),
        .prev_tptr(prev_tptr),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(ram_reg_3),
        .ram_reg_5(ram_reg_4),
        .ram_reg_6(ram_reg_5),
        .tptr(tptr));
endmodule

(* ORIG_REF_NAME = "huffman_encoding_sc4_memcore" *) 
module design_1_huffman_encoding_0_1_huffman_encoding_sc4_memcore_28
   (DOADO,
    DOBDO,
    ap_clk,
    ram_reg,
    ram_reg_0,
    ram_reg_1,
    WEA,
    tptr,
    ram_reg_2,
    ram_reg_3,
    Q,
    create_tree_U0_left_V_ce0,
    ram_reg_4);
  output [8:0]DOADO;
  output [8:0]DOBDO;
  input ap_clk;
  input [7:0]ram_reg;
  input [7:0]ram_reg_0;
  input [8:0]ram_reg_1;
  input [0:0]WEA;
  input tptr;
  input ram_reg_2;
  input ram_reg_3;
  input [0:0]Q;
  input create_tree_U0_left_V_ce0;
  input ram_reg_4;

  wire [8:0]DOADO;
  wire [8:0]DOBDO;
  wire [0:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire create_tree_U0_left_V_ce0;
  wire [7:0]ram_reg;
  wire [7:0]ram_reg_0;
  wire [8:0]ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire tptr;

  design_1_huffman_encoding_0_1_huffman_encoding_sc4_memcore_ram_31 huffman_encoding_sc4_memcore_ram_U
       (.DOADO(DOADO),
        .DOBDO(DOBDO),
        .Q(Q),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .create_tree_U0_left_V_ce0(create_tree_U0_left_V_ce0),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(ram_reg_3),
        .ram_reg_5(ram_reg_4),
        .tptr(tptr));
endmodule

(* ORIG_REF_NAME = "huffman_encoding_sc4_memcore" *) 
module design_1_huffman_encoding_0_1_huffman_encoding_sc4_memcore_29
   (ram_reg,
    ram_reg_0,
    ap_clk,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    create_tree_U0_left_V_ce0,
    ram_reg_4,
    tptr,
    ram_reg_5,
    Q,
    ram_reg_6,
    DOADO,
    prev_tptr,
    DOBDO);
  output [8:0]ram_reg;
  output [8:0]ram_reg_0;
  input ap_clk;
  input [7:0]ram_reg_1;
  input [7:0]ram_reg_2;
  input [8:0]ram_reg_3;
  input create_tree_U0_left_V_ce0;
  input ram_reg_4;
  input tptr;
  input ram_reg_5;
  input [0:0]Q;
  input ram_reg_6;
  input [8:0]DOADO;
  input prev_tptr;
  input [8:0]DOBDO;

  wire [8:0]DOADO;
  wire [8:0]DOBDO;
  wire [0:0]Q;
  wire ap_clk;
  wire create_tree_U0_left_V_ce0;
  wire prev_tptr;
  wire [8:0]ram_reg;
  wire [8:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire [7:0]ram_reg_2;
  wire [8:0]ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire tptr;

  design_1_huffman_encoding_0_1_huffman_encoding_sc4_memcore_ram_30 huffman_encoding_sc4_memcore_ram_U
       (.DOADO(DOADO),
        .DOBDO(DOBDO),
        .Q(Q),
        .ap_clk(ap_clk),
        .create_tree_U0_left_V_ce0(create_tree_U0_left_V_ce0),
        .prev_tptr(prev_tptr),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(ram_reg_3),
        .ram_reg_5(ram_reg_4),
        .ram_reg_6(ram_reg_5),
        .ram_reg_7(ram_reg_6),
        .tptr(tptr));
endmodule

(* ORIG_REF_NAME = "huffman_encoding_sc4_memcore_ram" *) 
module design_1_huffman_encoding_0_1_huffman_encoding_sc4_memcore_ram
   (ram_reg_0,
    ram_reg_1,
    ap_clk,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    create_tree_U0_right_V_ce0,
    ram_reg_5,
    tptr,
    ram_reg_6,
    Q,
    ram_reg_7,
    DOADO,
    prev_tptr,
    DOBDO);
  output [8:0]ram_reg_0;
  output [8:0]ram_reg_1;
  input ap_clk;
  input [7:0]ram_reg_2;
  input [7:0]ram_reg_3;
  input [8:0]ram_reg_4;
  input create_tree_U0_right_V_ce0;
  input ram_reg_5;
  input tptr;
  input ram_reg_6;
  input [0:0]Q;
  input ram_reg_7;
  input [8:0]DOADO;
  input prev_tptr;
  input [8:0]DOBDO;

  wire [8:0]DOADO;
  wire [8:0]DOBDO;
  wire [0:0]Q;
  wire ap_clk;
  wire \buf_ce0[1]_4 ;
  wire [8:0]\buf_q0[1]_3 ;
  wire [8:0]\buf_q1[1]_2 ;
  wire \buf_we0[1]_6 ;
  wire create_tree_U0_right_V_ce0;
  wire prev_tptr;
  wire [8:0]ram_reg_0;
  wire [8:0]ram_reg_1;
  wire [7:0]ram_reg_2;
  wire [7:0]ram_reg_3;
  wire [8:0]ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_i_2__17_n_7;
  wire tptr;
  wire [15:9]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:9]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d9" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d9" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2295" *) 
  (* RTL_RAM_NAME = "gen_buffer[1].huffman_encoding_sc4_memcore_U/huffman_encoding_sc4_memcore_ram_U/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "8" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "768" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,ram_reg_2,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,ram_reg_3,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_4}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:9],\buf_q0[1]_3 }),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:9],\buf_q1[1]_2 }),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(\buf_ce0[1]_4 ),
        .ENBWREN(ram_reg_i_2__17_n_7),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({\buf_we0[1]_6 ,\buf_we0[1]_6 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hAAAAAAAAC0C000C0)) 
    ram_reg_i_1__3
       (.I0(create_tree_U0_right_V_ce0),
        .I1(ram_reg_5),
        .I2(tptr),
        .I3(ram_reg_6),
        .I4(Q),
        .I5(ram_reg_7),
        .O(\buf_ce0[1]_4 ));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_28__2
       (.I0(ram_reg_7),
        .I1(create_tree_U0_right_V_ce0),
        .O(\buf_we0[1]_6 ));
  LUT4 #(
    .INIT(16'h0080)) 
    ram_reg_i_2__17
       (.I0(Q),
        .I1(tptr),
        .I2(ram_reg_5),
        .I3(ram_reg_7),
        .O(ram_reg_i_2__17_n_7));
  LUT3 #(
    .INIT(8'hAC)) 
    \right_curr_V_reg_617[0]_i_1 
       (.I0(\buf_q0[1]_3 [0]),
        .I1(DOADO[0]),
        .I2(prev_tptr),
        .O(ram_reg_0[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    \right_curr_V_reg_617[1]_i_1 
       (.I0(\buf_q0[1]_3 [1]),
        .I1(DOADO[1]),
        .I2(prev_tptr),
        .O(ram_reg_0[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    \right_curr_V_reg_617[2]_i_1 
       (.I0(\buf_q0[1]_3 [2]),
        .I1(DOADO[2]),
        .I2(prev_tptr),
        .O(ram_reg_0[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    \right_curr_V_reg_617[3]_i_1 
       (.I0(\buf_q0[1]_3 [3]),
        .I1(DOADO[3]),
        .I2(prev_tptr),
        .O(ram_reg_0[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    \right_curr_V_reg_617[4]_i_1 
       (.I0(\buf_q0[1]_3 [4]),
        .I1(DOADO[4]),
        .I2(prev_tptr),
        .O(ram_reg_0[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    \right_curr_V_reg_617[5]_i_1 
       (.I0(\buf_q0[1]_3 [5]),
        .I1(DOADO[5]),
        .I2(prev_tptr),
        .O(ram_reg_0[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    \right_curr_V_reg_617[6]_i_1 
       (.I0(\buf_q0[1]_3 [6]),
        .I1(DOADO[6]),
        .I2(prev_tptr),
        .O(ram_reg_0[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    \right_curr_V_reg_617[7]_i_1 
       (.I0(\buf_q0[1]_3 [7]),
        .I1(DOADO[7]),
        .I2(prev_tptr),
        .O(ram_reg_0[7]));
  LUT3 #(
    .INIT(8'hAC)) 
    \right_curr_V_reg_617[8]_i_1 
       (.I0(\buf_q0[1]_3 [8]),
        .I1(DOADO[8]),
        .I2(prev_tptr),
        .O(ram_reg_0[8]));
  LUT3 #(
    .INIT(8'hAC)) 
    \right_next_V_reg_622[0]_i_1 
       (.I0(\buf_q1[1]_2 [0]),
        .I1(DOBDO[0]),
        .I2(prev_tptr),
        .O(ram_reg_1[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    \right_next_V_reg_622[1]_i_1 
       (.I0(\buf_q1[1]_2 [1]),
        .I1(DOBDO[1]),
        .I2(prev_tptr),
        .O(ram_reg_1[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    \right_next_V_reg_622[2]_i_1 
       (.I0(\buf_q1[1]_2 [2]),
        .I1(DOBDO[2]),
        .I2(prev_tptr),
        .O(ram_reg_1[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    \right_next_V_reg_622[3]_i_1 
       (.I0(\buf_q1[1]_2 [3]),
        .I1(DOBDO[3]),
        .I2(prev_tptr),
        .O(ram_reg_1[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    \right_next_V_reg_622[4]_i_1 
       (.I0(\buf_q1[1]_2 [4]),
        .I1(DOBDO[4]),
        .I2(prev_tptr),
        .O(ram_reg_1[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    \right_next_V_reg_622[5]_i_1 
       (.I0(\buf_q1[1]_2 [5]),
        .I1(DOBDO[5]),
        .I2(prev_tptr),
        .O(ram_reg_1[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    \right_next_V_reg_622[6]_i_1 
       (.I0(\buf_q1[1]_2 [6]),
        .I1(DOBDO[6]),
        .I2(prev_tptr),
        .O(ram_reg_1[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    \right_next_V_reg_622[7]_i_1 
       (.I0(\buf_q1[1]_2 [7]),
        .I1(DOBDO[7]),
        .I2(prev_tptr),
        .O(ram_reg_1[7]));
  LUT3 #(
    .INIT(8'hAC)) 
    \right_next_V_reg_622[8]_i_1 
       (.I0(\buf_q1[1]_2 [8]),
        .I1(DOBDO[8]),
        .I2(prev_tptr),
        .O(ram_reg_1[8]));
endmodule

(* ORIG_REF_NAME = "huffman_encoding_sc4_memcore_ram" *) 
module design_1_huffman_encoding_0_1_huffman_encoding_sc4_memcore_ram_21
   (DOADO,
    DOBDO,
    ap_clk,
    ram_reg_0,
    ram_reg_1,
    DIADI,
    ram_reg_2,
    tptr,
    ram_reg_3,
    ram_reg_4,
    Q,
    create_tree_U0_right_V_ce0,
    ram_reg_5);
  output [8:0]DOADO;
  output [8:0]DOBDO;
  input ap_clk;
  input [7:0]ram_reg_0;
  input [7:0]ram_reg_1;
  input [8:0]DIADI;
  input [0:0]ram_reg_2;
  input tptr;
  input ram_reg_3;
  input ram_reg_4;
  input [0:0]Q;
  input create_tree_U0_right_V_ce0;
  input ram_reg_5;

  wire [8:0]DIADI;
  wire [8:0]DOADO;
  wire [8:0]DOBDO;
  wire [0:0]Q;
  wire ap_clk;
  wire \buf_ce0[0]_5 ;
  wire create_tree_U0_right_V_ce0;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire [0:0]ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_i_2__18_n_7;
  wire tptr;
  wire [15:9]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:9]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d9" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d9" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2295" *) 
  (* RTL_RAM_NAME = "gen_buffer[0].huffman_encoding_sc4_memcore_U/huffman_encoding_sc4_memcore_ram_U/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "8" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "768" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,ram_reg_0,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,ram_reg_1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:9],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:9],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(\buf_ce0[0]_5 ),
        .ENBWREN(ram_reg_i_2__18_n_7),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({ram_reg_2,ram_reg_2}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h44044404FFFF0000)) 
    ram_reg_i_1__4
       (.I0(tptr),
        .I1(ram_reg_3),
        .I2(ram_reg_4),
        .I3(Q),
        .I4(create_tree_U0_right_V_ce0),
        .I5(ram_reg_5),
        .O(\buf_ce0[0]_5 ));
  LUT4 #(
    .INIT(16'h0800)) 
    ram_reg_i_2__18
       (.I0(Q),
        .I1(ram_reg_3),
        .I2(tptr),
        .I3(ram_reg_5),
        .O(ram_reg_i_2__18_n_7));
endmodule

(* ORIG_REF_NAME = "huffman_encoding_sc4_memcore_ram" *) 
module design_1_huffman_encoding_0_1_huffman_encoding_sc4_memcore_ram_24
   (ram_reg_0,
    ram_reg_1,
    ap_clk,
    ADDRARDADDR,
    ADDRBWRADDR,
    ram_reg_2,
    ram_reg_3,
    create_tree_U0_parent_V_ce0,
    ram_reg_4,
    tptr,
    ram_reg_5,
    Q,
    ram_reg_6,
    DOADO,
    prev_tptr,
    DOBDO);
  output [8:0]ram_reg_0;
  output [8:0]ram_reg_1;
  input ap_clk;
  input [7:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [8:0]ram_reg_2;
  input [0:0]ram_reg_3;
  input create_tree_U0_parent_V_ce0;
  input ram_reg_4;
  input tptr;
  input ram_reg_5;
  input [0:0]Q;
  input ram_reg_6;
  input [8:0]DOADO;
  input prev_tptr;
  input [8:0]DOBDO;

  wire [7:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [8:0]DOADO;
  wire [8:0]DOBDO;
  wire [0:0]Q;
  wire ap_clk;
  wire \buf_ce0[1]_4 ;
  wire [8:0]\buf_q0[1]_3 ;
  wire [8:0]\buf_q1[1]_2 ;
  wire create_tree_U0_parent_V_ce0;
  wire prev_tptr;
  wire [8:0]ram_reg_0;
  wire [8:0]ram_reg_1;
  wire [8:0]ram_reg_2;
  wire [0:0]ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_i_2__13_n_7;
  wire tptr;
  wire [15:9]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:9]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT3 #(
    .INIT(8'hAC)) 
    \parent_next_V_reg_601[0]_i_1 
       (.I0(\buf_q1[1]_2 [0]),
        .I1(DOBDO[0]),
        .I2(prev_tptr),
        .O(ram_reg_1[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    \parent_next_V_reg_601[1]_i_1 
       (.I0(\buf_q1[1]_2 [1]),
        .I1(DOBDO[1]),
        .I2(prev_tptr),
        .O(ram_reg_1[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    \parent_next_V_reg_601[2]_i_1 
       (.I0(\buf_q1[1]_2 [2]),
        .I1(DOBDO[2]),
        .I2(prev_tptr),
        .O(ram_reg_1[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    \parent_next_V_reg_601[3]_i_1 
       (.I0(\buf_q1[1]_2 [3]),
        .I1(DOBDO[3]),
        .I2(prev_tptr),
        .O(ram_reg_1[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    \parent_next_V_reg_601[4]_i_1 
       (.I0(\buf_q1[1]_2 [4]),
        .I1(DOBDO[4]),
        .I2(prev_tptr),
        .O(ram_reg_1[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    \parent_next_V_reg_601[5]_i_1 
       (.I0(\buf_q1[1]_2 [5]),
        .I1(DOBDO[5]),
        .I2(prev_tptr),
        .O(ram_reg_1[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    \parent_next_V_reg_601[6]_i_1 
       (.I0(\buf_q1[1]_2 [6]),
        .I1(DOBDO[6]),
        .I2(prev_tptr),
        .O(ram_reg_1[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    \parent_next_V_reg_601[7]_i_1 
       (.I0(\buf_q1[1]_2 [7]),
        .I1(DOBDO[7]),
        .I2(prev_tptr),
        .O(ram_reg_1[7]));
  LUT3 #(
    .INIT(8'hAC)) 
    \parent_next_V_reg_601[8]_i_1 
       (.I0(\buf_q1[1]_2 [8]),
        .I1(DOBDO[8]),
        .I2(prev_tptr),
        .O(ram_reg_1[8]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d9" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d9" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2295" *) 
  (* RTL_RAM_NAME = "gen_buffer[1].huffman_encoding_sc4_memcore_U/huffman_encoding_sc4_memcore_ram_U/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "8" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "768" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_2}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:9],\buf_q0[1]_3 }),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:9],\buf_q1[1]_2 }),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(\buf_ce0[1]_4 ),
        .ENBWREN(ram_reg_i_2__13_n_7),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({ram_reg_3,ram_reg_3}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hAAAAAAAAC0C000C0)) 
    ram_reg_i_1
       (.I0(create_tree_U0_parent_V_ce0),
        .I1(ram_reg_4),
        .I2(tptr),
        .I3(ram_reg_5),
        .I4(Q),
        .I5(ram_reg_6),
        .O(\buf_ce0[1]_4 ));
  LUT4 #(
    .INIT(16'h0080)) 
    ram_reg_i_2__13
       (.I0(Q),
        .I1(tptr),
        .I2(ram_reg_4),
        .I3(ram_reg_6),
        .O(ram_reg_i_2__13_n_7));
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_384[0]_i_1 
       (.I0(\buf_q0[1]_3 [0]),
        .I1(DOADO[0]),
        .I2(prev_tptr),
        .O(ram_reg_0[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_384[1]_i_1 
       (.I0(\buf_q0[1]_3 [1]),
        .I1(DOADO[1]),
        .I2(prev_tptr),
        .O(ram_reg_0[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_384[2]_i_1 
       (.I0(\buf_q0[1]_3 [2]),
        .I1(DOADO[2]),
        .I2(prev_tptr),
        .O(ram_reg_0[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_384[3]_i_1 
       (.I0(\buf_q0[1]_3 [3]),
        .I1(DOADO[3]),
        .I2(prev_tptr),
        .O(ram_reg_0[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_384[4]_i_1 
       (.I0(\buf_q0[1]_3 [4]),
        .I1(DOADO[4]),
        .I2(prev_tptr),
        .O(ram_reg_0[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_384[5]_i_1 
       (.I0(\buf_q0[1]_3 [5]),
        .I1(DOADO[5]),
        .I2(prev_tptr),
        .O(ram_reg_0[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_384[6]_i_1 
       (.I0(\buf_q0[1]_3 [6]),
        .I1(DOADO[6]),
        .I2(prev_tptr),
        .O(ram_reg_0[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_384[7]_i_1 
       (.I0(\buf_q0[1]_3 [7]),
        .I1(DOADO[7]),
        .I2(prev_tptr),
        .O(ram_reg_0[7]));
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_384[8]_i_2 
       (.I0(\buf_q0[1]_3 [8]),
        .I1(DOADO[8]),
        .I2(prev_tptr),
        .O(ram_reg_0[8]));
endmodule

(* ORIG_REF_NAME = "huffman_encoding_sc4_memcore_ram" *) 
module design_1_huffman_encoding_0_1_huffman_encoding_sc4_memcore_ram_25
   (DOADO,
    DOBDO,
    ap_clk,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    tptr,
    ram_reg_4,
    ram_reg_5,
    Q,
    create_tree_U0_parent_V_ce0,
    ram_reg_6);
  output [8:0]DOADO;
  output [8:0]DOBDO;
  input ap_clk;
  input [7:0]ram_reg_0;
  input [7:0]ram_reg_1;
  input [8:0]ram_reg_2;
  input [0:0]ram_reg_3;
  input tptr;
  input ram_reg_4;
  input ram_reg_5;
  input [0:0]Q;
  input create_tree_U0_parent_V_ce0;
  input ram_reg_6;

  wire [8:0]DOADO;
  wire [8:0]DOBDO;
  wire [0:0]Q;
  wire ap_clk;
  wire \buf_ce0[0]_5 ;
  wire create_tree_U0_parent_V_ce0;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire [8:0]ram_reg_2;
  wire [0:0]ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_i_2__14_n_7;
  wire tptr;
  wire [15:9]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:9]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d9" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d9" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2295" *) 
  (* RTL_RAM_NAME = "gen_buffer[0].huffman_encoding_sc4_memcore_U/huffman_encoding_sc4_memcore_ram_U/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "8" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "768" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,ram_reg_0,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,ram_reg_1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_2}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:9],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:9],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(\buf_ce0[0]_5 ),
        .ENBWREN(ram_reg_i_2__14_n_7),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({ram_reg_3,ram_reg_3}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h44044404FFFF0000)) 
    ram_reg_i_1__0
       (.I0(tptr),
        .I1(ram_reg_4),
        .I2(ram_reg_5),
        .I3(Q),
        .I4(create_tree_U0_parent_V_ce0),
        .I5(ram_reg_6),
        .O(\buf_ce0[0]_5 ));
  LUT4 #(
    .INIT(16'h0800)) 
    ram_reg_i_2__14
       (.I0(Q),
        .I1(ram_reg_4),
        .I2(tptr),
        .I3(ram_reg_6),
        .O(ram_reg_i_2__14_n_7));
endmodule

(* ORIG_REF_NAME = "huffman_encoding_sc4_memcore_ram" *) 
module design_1_huffman_encoding_0_1_huffman_encoding_sc4_memcore_ram_30
   (ram_reg_0,
    ram_reg_1,
    ap_clk,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    create_tree_U0_left_V_ce0,
    ram_reg_5,
    tptr,
    ram_reg_6,
    Q,
    ram_reg_7,
    DOADO,
    prev_tptr,
    DOBDO);
  output [8:0]ram_reg_0;
  output [8:0]ram_reg_1;
  input ap_clk;
  input [7:0]ram_reg_2;
  input [7:0]ram_reg_3;
  input [8:0]ram_reg_4;
  input create_tree_U0_left_V_ce0;
  input ram_reg_5;
  input tptr;
  input ram_reg_6;
  input [0:0]Q;
  input ram_reg_7;
  input [8:0]DOADO;
  input prev_tptr;
  input [8:0]DOBDO;

  wire [8:0]DOADO;
  wire [8:0]DOBDO;
  wire [0:0]Q;
  wire ap_clk;
  wire \buf_ce0[1]_4 ;
  wire [8:0]\buf_q0[1]_3 ;
  wire [8:0]\buf_q1[1]_2 ;
  wire \buf_we0[1]_6 ;
  wire create_tree_U0_left_V_ce0;
  wire prev_tptr;
  wire [8:0]ram_reg_0;
  wire [8:0]ram_reg_1;
  wire [7:0]ram_reg_2;
  wire [7:0]ram_reg_3;
  wire [8:0]ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_i_2__15_n_7;
  wire tptr;
  wire [15:9]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:9]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT3 #(
    .INIT(8'hAC)) 
    \left_curr_V_reg_607[0]_i_1 
       (.I0(\buf_q0[1]_3 [0]),
        .I1(DOADO[0]),
        .I2(prev_tptr),
        .O(ram_reg_0[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    \left_curr_V_reg_607[1]_i_1 
       (.I0(\buf_q0[1]_3 [1]),
        .I1(DOADO[1]),
        .I2(prev_tptr),
        .O(ram_reg_0[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    \left_curr_V_reg_607[2]_i_1 
       (.I0(\buf_q0[1]_3 [2]),
        .I1(DOADO[2]),
        .I2(prev_tptr),
        .O(ram_reg_0[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    \left_curr_V_reg_607[3]_i_1 
       (.I0(\buf_q0[1]_3 [3]),
        .I1(DOADO[3]),
        .I2(prev_tptr),
        .O(ram_reg_0[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    \left_curr_V_reg_607[4]_i_1 
       (.I0(\buf_q0[1]_3 [4]),
        .I1(DOADO[4]),
        .I2(prev_tptr),
        .O(ram_reg_0[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    \left_curr_V_reg_607[5]_i_1 
       (.I0(\buf_q0[1]_3 [5]),
        .I1(DOADO[5]),
        .I2(prev_tptr),
        .O(ram_reg_0[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    \left_curr_V_reg_607[6]_i_1 
       (.I0(\buf_q0[1]_3 [6]),
        .I1(DOADO[6]),
        .I2(prev_tptr),
        .O(ram_reg_0[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    \left_curr_V_reg_607[7]_i_1 
       (.I0(\buf_q0[1]_3 [7]),
        .I1(DOADO[7]),
        .I2(prev_tptr),
        .O(ram_reg_0[7]));
  LUT3 #(
    .INIT(8'hAC)) 
    \left_curr_V_reg_607[8]_i_1 
       (.I0(\buf_q0[1]_3 [8]),
        .I1(DOADO[8]),
        .I2(prev_tptr),
        .O(ram_reg_0[8]));
  LUT3 #(
    .INIT(8'hAC)) 
    \left_next_V_reg_612[0]_i_1 
       (.I0(\buf_q1[1]_2 [0]),
        .I1(DOBDO[0]),
        .I2(prev_tptr),
        .O(ram_reg_1[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    \left_next_V_reg_612[1]_i_1 
       (.I0(\buf_q1[1]_2 [1]),
        .I1(DOBDO[1]),
        .I2(prev_tptr),
        .O(ram_reg_1[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    \left_next_V_reg_612[2]_i_1 
       (.I0(\buf_q1[1]_2 [2]),
        .I1(DOBDO[2]),
        .I2(prev_tptr),
        .O(ram_reg_1[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    \left_next_V_reg_612[3]_i_1 
       (.I0(\buf_q1[1]_2 [3]),
        .I1(DOBDO[3]),
        .I2(prev_tptr),
        .O(ram_reg_1[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    \left_next_V_reg_612[4]_i_1 
       (.I0(\buf_q1[1]_2 [4]),
        .I1(DOBDO[4]),
        .I2(prev_tptr),
        .O(ram_reg_1[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    \left_next_V_reg_612[5]_i_1 
       (.I0(\buf_q1[1]_2 [5]),
        .I1(DOBDO[5]),
        .I2(prev_tptr),
        .O(ram_reg_1[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    \left_next_V_reg_612[6]_i_1 
       (.I0(\buf_q1[1]_2 [6]),
        .I1(DOBDO[6]),
        .I2(prev_tptr),
        .O(ram_reg_1[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    \left_next_V_reg_612[7]_i_1 
       (.I0(\buf_q1[1]_2 [7]),
        .I1(DOBDO[7]),
        .I2(prev_tptr),
        .O(ram_reg_1[7]));
  LUT3 #(
    .INIT(8'hAC)) 
    \left_next_V_reg_612[8]_i_1 
       (.I0(\buf_q1[1]_2 [8]),
        .I1(DOBDO[8]),
        .I2(prev_tptr),
        .O(ram_reg_1[8]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d9" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d9" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2295" *) 
  (* RTL_RAM_NAME = "gen_buffer[1].huffman_encoding_sc4_memcore_U/huffman_encoding_sc4_memcore_ram_U/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "8" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "768" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,ram_reg_2,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,ram_reg_3,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_4}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:9],\buf_q0[1]_3 }),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:9],\buf_q1[1]_2 }),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(\buf_ce0[1]_4 ),
        .ENBWREN(ram_reg_i_2__15_n_7),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({\buf_we0[1]_6 ,\buf_we0[1]_6 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hAAAAAAAAC0C000C0)) 
    ram_reg_i_1__1
       (.I0(create_tree_U0_left_V_ce0),
        .I1(ram_reg_5),
        .I2(tptr),
        .I3(ram_reg_6),
        .I4(Q),
        .I5(ram_reg_7),
        .O(\buf_ce0[1]_4 ));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_28__0
       (.I0(ram_reg_7),
        .I1(create_tree_U0_left_V_ce0),
        .O(\buf_we0[1]_6 ));
  LUT4 #(
    .INIT(16'h0080)) 
    ram_reg_i_2__15
       (.I0(Q),
        .I1(tptr),
        .I2(ram_reg_5),
        .I3(ram_reg_7),
        .O(ram_reg_i_2__15_n_7));
endmodule

(* ORIG_REF_NAME = "huffman_encoding_sc4_memcore_ram" *) 
module design_1_huffman_encoding_0_1_huffman_encoding_sc4_memcore_ram_31
   (DOADO,
    DOBDO,
    ap_clk,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    WEA,
    tptr,
    ram_reg_3,
    ram_reg_4,
    Q,
    create_tree_U0_left_V_ce0,
    ram_reg_5);
  output [8:0]DOADO;
  output [8:0]DOBDO;
  input ap_clk;
  input [7:0]ram_reg_0;
  input [7:0]ram_reg_1;
  input [8:0]ram_reg_2;
  input [0:0]WEA;
  input tptr;
  input ram_reg_3;
  input ram_reg_4;
  input [0:0]Q;
  input create_tree_U0_left_V_ce0;
  input ram_reg_5;

  wire [8:0]DOADO;
  wire [8:0]DOBDO;
  wire [0:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire \buf_ce0[0]_5 ;
  wire create_tree_U0_left_V_ce0;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire [8:0]ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_i_2__16_n_7;
  wire tptr;
  wire [15:9]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:9]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d9" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d9" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2295" *) 
  (* RTL_RAM_NAME = "gen_buffer[0].huffman_encoding_sc4_memcore_U/huffman_encoding_sc4_memcore_ram_U/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "8" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "768" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,ram_reg_0,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,ram_reg_1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_2}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:9],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:9],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(\buf_ce0[0]_5 ),
        .ENBWREN(ram_reg_i_2__16_n_7),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h44044404FFFF0000)) 
    ram_reg_i_1__2
       (.I0(tptr),
        .I1(ram_reg_3),
        .I2(ram_reg_4),
        .I3(Q),
        .I4(create_tree_U0_left_V_ce0),
        .I5(ram_reg_5),
        .O(\buf_ce0[0]_5 ));
  LUT4 #(
    .INIT(16'h0800)) 
    ram_reg_i_2__16
       (.I0(Q),
        .I1(ram_reg_3),
        .I2(tptr),
        .I3(ram_reg_5),
        .O(ram_reg_i_2__16_n_7));
endmodule

(* ORIG_REF_NAME = "huffman_encoding_vdy" *) 
module design_1_huffman_encoding_0_1_huffman_encoding_vdy
   (DOBDO,
    \iptr_reg[0]_0 ,
    truncate_tree_U0_ap_start,
    compute_bit_length_U0_ap_continue,
    ap_clk,
    compute_bit_length_U0_length_histogram_V_we0,
    Q,
    ADDRARDADDR,
    ram_reg,
    length_histogram_V_d0,
    WEA,
    SS,
    \iptr_reg[0]_1 ,
    truncate_tree_U0_ap_ready,
    full_n,
    empty_n_reg_0,
    \count_reg[0]_0 ,
    ap_done_reg);
  output [8:0]DOBDO;
  output [0:0]\iptr_reg[0]_0 ;
  output truncate_tree_U0_ap_start;
  output compute_bit_length_U0_ap_continue;
  input ap_clk;
  input compute_bit_length_U0_length_histogram_V_we0;
  input [1:0]Q;
  input [5:0]ADDRARDADDR;
  input [5:0]ram_reg;
  input [8:0]length_histogram_V_d0;
  input [0:0]WEA;
  input [0:0]SS;
  input \iptr_reg[0]_1 ;
  input truncate_tree_U0_ap_ready;
  input full_n;
  input empty_n_reg_0;
  input [0:0]\count_reg[0]_0 ;
  input ap_done_reg;

  wire [5:0]ADDRARDADDR;
  wire [8:0]DOBDO;
  wire [1:0]Q;
  wire [0:0]SS;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_done_reg;
  wire compute_bit_length_U0_ap_continue;
  wire compute_bit_length_U0_length_histogram_V_we0;
  wire [1:0]count;
  wire \count[0]_i_1_n_7 ;
  wire \count[1]_i_1_n_7 ;
  wire \count[1]_i_2__8_n_7 ;
  wire [0:0]\count_reg[0]_0 ;
  wire empty_n_i_1__10_n_7;
  wire empty_n_reg_0;
  wire full_n;
  wire full_n_i_1__10_n_7;
  wire [0:0]\iptr_reg[0]_0 ;
  wire \iptr_reg[0]_1 ;
  wire [8:0]length_histogram_V_d0;
  wire [0:0]memcore_taddr;
  wire [5:0]ram_reg;
  wire \tptr[0]_i_1__7_n_7 ;
  wire truncate_tree_U0_ap_ready;
  wire truncate_tree_U0_ap_start;

  LUT6 #(
    .INIT(64'hE01F1F1F1FE0E0E0)) 
    \count[0]_i_1 
       (.I0(ap_done_reg),
        .I1(\count_reg[0]_0 ),
        .I2(compute_bit_length_U0_ap_continue),
        .I3(truncate_tree_U0_ap_ready),
        .I4(truncate_tree_U0_ap_start),
        .I5(count[0]),
        .O(\count[0]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'h7E7E7EEE81818111)) 
    \count[1]_i_1 
       (.I0(count[0]),
        .I1(\count[1]_i_2__8_n_7 ),
        .I2(compute_bit_length_U0_ap_continue),
        .I3(\count_reg[0]_0 ),
        .I4(ap_done_reg),
        .I5(count[1]),
        .O(\count[1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \count[1]_i_2__8 
       (.I0(truncate_tree_U0_ap_start),
        .I1(truncate_tree_U0_ap_ready),
        .O(\count[1]_i_2__8_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[0]_i_1_n_7 ),
        .Q(count[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[1]_i_1_n_7 ),
        .Q(count[1]),
        .R(SS));
  LUT5 #(
    .INIT(32'hF7FF00FF)) 
    empty_n_i_1__10
       (.I0(full_n),
        .I1(count[0]),
        .I2(count[1]),
        .I3(empty_n_reg_0),
        .I4(truncate_tree_U0_ap_start),
        .O(empty_n_i_1__10_n_7));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__10_n_7),
        .Q(truncate_tree_U0_ap_start),
        .R(SS));
  LUT6 #(
    .INIT(64'hEF0FEF0FEF0FFF0F)) 
    full_n_i_1__10
       (.I0(count[0]),
        .I1(count[1]),
        .I2(\count[1]_i_2__8_n_7 ),
        .I3(compute_bit_length_U0_ap_continue),
        .I4(\count_reg[0]_0 ),
        .I5(ap_done_reg),
        .O(full_n_i_1__10_n_7));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__10_n_7),
        .Q(compute_bit_length_U0_ap_continue),
        .S(SS));
  design_1_huffman_encoding_0_1_huffman_encoding_vdy_memcore_26 huffman_encoding_vdy_memcore_U
       (.ADDRARDADDR({ADDRARDADDR,\iptr_reg[0]_0 }),
        .ADDRBWRADDR({ram_reg,memcore_taddr}),
        .DOBDO(DOBDO),
        .Q(Q),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .compute_bit_length_U0_length_histogram_V_we0(compute_bit_length_U0_length_histogram_V_we0),
        .length_histogram_V_d0(length_histogram_V_d0));
  FDRE #(
    .INIT(1'b0)) 
    \iptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\iptr_reg[0]_1 ),
        .Q(\iptr_reg[0]_0 ),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \tptr[0]_i_1__7 
       (.I0(truncate_tree_U0_ap_ready),
        .I1(truncate_tree_U0_ap_start),
        .I2(memcore_taddr),
        .O(\tptr[0]_i_1__7_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \tptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tptr[0]_i_1__7_n_7 ),
        .Q(memcore_taddr),
        .R(SS));
endmodule

(* ORIG_REF_NAME = "huffman_encoding_vdy" *) 
module design_1_huffman_encoding_0_1_huffman_encoding_vdy_9
   (ram_reg,
    \tptr_reg[0]_0 ,
    truncated_length_his_1_t_empty_n,
    truncated_length_his_1_i_full_n,
    full_n_reg_0,
    ap_clk,
    ram_reg_0,
    create_codeword_U0_codeword_length_histogram_V_ce0,
    codeword_length_hist_1_reg_3780,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    SS,
    \tptr_reg[0]_1 ,
    truncate_tree_U0_ap_done,
    \iptr_reg[0]_0 ,
    full_n,
    empty_n_reg_0);
  output [8:0]ram_reg;
  output [0:0]\tptr_reg[0]_0 ;
  output truncated_length_his_1_t_empty_n;
  output truncated_length_his_1_i_full_n;
  output full_n_reg_0;
  input ap_clk;
  input [0:0]ram_reg_0;
  input create_codeword_U0_codeword_length_histogram_V_ce0;
  input codeword_length_hist_1_reg_3780;
  input [5:0]ram_reg_1;
  input [4:0]ram_reg_2;
  input [8:0]ram_reg_3;
  input [0:0]SS;
  input \tptr_reg[0]_1 ;
  input truncate_tree_U0_ap_done;
  input \iptr_reg[0]_0 ;
  input full_n;
  input empty_n_reg_0;

  wire [0:0]SS;
  wire ap_clk;
  wire codeword_length_hist_1_reg_3780;
  wire [1:0]count;
  wire \count[0]_i_1_n_7 ;
  wire \count[1]_i_1_n_7 ;
  wire create_codeword_U0_codeword_length_histogram_V_ce0;
  wire empty_n_i_1__11_n_7;
  wire empty_n_reg_0;
  wire full_n;
  wire full_n_i_1__11_n_7;
  wire full_n_reg_0;
  wire \iptr[0]_i_1__9_n_7 ;
  wire \iptr_reg[0]_0 ;
  wire [0:0]memcore_iaddr;
  wire [8:0]ram_reg;
  wire [0:0]ram_reg_0;
  wire [5:0]ram_reg_1;
  wire [4:0]ram_reg_2;
  wire [8:0]ram_reg_3;
  wire [0:0]\tptr_reg[0]_0 ;
  wire \tptr_reg[0]_1 ;
  wire truncate_tree_U0_ap_done;
  wire truncated_length_his_1_i_full_n;
  wire truncated_length_his_1_t_empty_n;

  LUT3 #(
    .INIT(8'h2D)) 
    \count[0]_i_1 
       (.I0(empty_n_reg_0),
        .I1(full_n),
        .I2(count[0]),
        .O(\count[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair587" *) 
  LUT4 #(
    .INIT(16'hB54A)) 
    \count[1]_i_1 
       (.I0(count[0]),
        .I1(full_n),
        .I2(empty_n_reg_0),
        .I3(count[1]),
        .O(\count[1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair588" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \count[1]_i_4__0 
       (.I0(truncated_length_his_1_i_full_n),
        .I1(truncate_tree_U0_ap_done),
        .I2(\iptr_reg[0]_0 ),
        .O(full_n_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[0]_i_1_n_7 ),
        .Q(count[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[1]_i_1_n_7 ),
        .Q(count[1]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair587" *) 
  LUT5 #(
    .INIT(32'hF7FF00FF)) 
    empty_n_i_1__11
       (.I0(full_n),
        .I1(count[0]),
        .I2(count[1]),
        .I3(empty_n_reg_0),
        .I4(truncated_length_his_1_t_empty_n),
        .O(empty_n_i_1__11_n_7));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__11_n_7),
        .Q(truncated_length_his_1_t_empty_n),
        .R(SS));
  LUT5 #(
    .INIT(32'hFFFEFF00)) 
    full_n_i_1__11
       (.I0(empty_n_reg_0),
        .I1(count[0]),
        .I2(count[1]),
        .I3(full_n),
        .I4(truncated_length_his_1_i_full_n),
        .O(full_n_i_1__11_n_7));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__11_n_7),
        .Q(truncated_length_his_1_i_full_n),
        .S(SS));
  design_1_huffman_encoding_0_1_huffman_encoding_vdy_memcore huffman_encoding_vdy_memcore_U
       (.ADDRARDADDR({ram_reg_1,memcore_iaddr}),
        .ADDRBWRADDR({ram_reg_2,\tptr_reg[0]_0 }),
        .ap_clk(ap_clk),
        .codeword_length_hist_1_reg_3780(codeword_length_hist_1_reg_3780),
        .create_codeword_U0_codeword_length_histogram_V_ce0(create_codeword_U0_codeword_length_histogram_V_ce0),
        .ram_reg(ram_reg),
        .ram_reg_0(ram_reg_0),
        .ram_reg_1(ram_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair588" *) 
  LUT4 #(
    .INIT(16'hBF40)) 
    \iptr[0]_i_1__9 
       (.I0(\iptr_reg[0]_0 ),
        .I1(truncate_tree_U0_ap_done),
        .I2(truncated_length_his_1_i_full_n),
        .I3(memcore_iaddr),
        .O(\iptr[0]_i_1__9_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \iptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\iptr[0]_i_1__9_n_7 ),
        .Q(memcore_iaddr),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \tptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tptr_reg[0]_1 ),
        .Q(\tptr_reg[0]_0 ),
        .R(SS));
endmodule

(* ORIG_REF_NAME = "huffman_encoding_vdy_memcore" *) 
module design_1_huffman_encoding_0_1_huffman_encoding_vdy_memcore
   (ram_reg,
    ap_clk,
    ram_reg_0,
    create_codeword_U0_codeword_length_histogram_V_ce0,
    codeword_length_hist_1_reg_3780,
    ADDRARDADDR,
    ADDRBWRADDR,
    ram_reg_1);
  output [8:0]ram_reg;
  input ap_clk;
  input [0:0]ram_reg_0;
  input create_codeword_U0_codeword_length_histogram_V_ce0;
  input codeword_length_hist_1_reg_3780;
  input [6:0]ADDRARDADDR;
  input [5:0]ADDRBWRADDR;
  input [8:0]ram_reg_1;

  wire [6:0]ADDRARDADDR;
  wire [5:0]ADDRBWRADDR;
  wire ap_clk;
  wire codeword_length_hist_1_reg_3780;
  wire create_codeword_U0_codeword_length_histogram_V_ce0;
  wire [8:0]ram_reg;
  wire [0:0]ram_reg_0;
  wire [8:0]ram_reg_1;

  design_1_huffman_encoding_0_1_huffman_encoding_vdy_memcore_ram huffman_encoding_vdy_memcore_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .ap_clk(ap_clk),
        .codeword_length_hist_1_reg_3780(codeword_length_hist_1_reg_3780),
        .create_codeword_U0_codeword_length_histogram_V_ce0(create_codeword_U0_codeword_length_histogram_V_ce0),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1));
endmodule

(* ORIG_REF_NAME = "huffman_encoding_vdy_memcore" *) 
module design_1_huffman_encoding_0_1_huffman_encoding_vdy_memcore_26
   (DOBDO,
    ap_clk,
    compute_bit_length_U0_length_histogram_V_we0,
    Q,
    ADDRARDADDR,
    ADDRBWRADDR,
    length_histogram_V_d0,
    WEA);
  output [8:0]DOBDO;
  input ap_clk;
  input compute_bit_length_U0_length_histogram_V_we0;
  input [1:0]Q;
  input [6:0]ADDRARDADDR;
  input [6:0]ADDRBWRADDR;
  input [8:0]length_histogram_V_d0;
  input [0:0]WEA;

  wire [6:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire [8:0]DOBDO;
  wire [1:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire compute_bit_length_U0_length_histogram_V_we0;
  wire [8:0]length_histogram_V_d0;

  design_1_huffman_encoding_0_1_huffman_encoding_vdy_memcore_ram_27 huffman_encoding_vdy_memcore_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DOBDO(DOBDO),
        .Q(Q),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .compute_bit_length_U0_length_histogram_V_we0(compute_bit_length_U0_length_histogram_V_we0),
        .length_histogram_V_d0(length_histogram_V_d0));
endmodule

(* ORIG_REF_NAME = "huffman_encoding_vdy_memcore_ram" *) 
module design_1_huffman_encoding_0_1_huffman_encoding_vdy_memcore_ram
   (ram_reg_0,
    ap_clk,
    ram_reg_1,
    create_codeword_U0_codeword_length_histogram_V_ce0,
    codeword_length_hist_1_reg_3780,
    ADDRARDADDR,
    ADDRBWRADDR,
    ram_reg_2);
  output [8:0]ram_reg_0;
  input ap_clk;
  input [0:0]ram_reg_1;
  input create_codeword_U0_codeword_length_histogram_V_ce0;
  input codeword_length_hist_1_reg_3780;
  input [6:0]ADDRARDADDR;
  input [5:0]ADDRBWRADDR;
  input [8:0]ram_reg_2;

  wire [6:0]ADDRARDADDR;
  wire [5:0]ADDRBWRADDR;
  wire ap_clk;
  wire codeword_length_hist_1_reg_3780;
  wire create_codeword_U0_codeword_length_histogram_V_ce0;
  wire [8:0]ram_reg_0;
  wire [0:0]ram_reg_1;
  wire [8:0]ram_reg_2;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:9]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d9" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d9" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "truncated_length_his_1_U/huffman_encoding_vdy_memcore_U/huffman_encoding_vdy_memcore_ram_U/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "8" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "896" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b0,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_2}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:9],ram_reg_0}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(ram_reg_1),
        .ENBWREN(create_codeword_U0_codeword_length_histogram_V_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(codeword_length_hist_1_reg_3780),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "huffman_encoding_vdy_memcore_ram" *) 
module design_1_huffman_encoding_0_1_huffman_encoding_vdy_memcore_ram_27
   (DOBDO,
    ap_clk,
    compute_bit_length_U0_length_histogram_V_we0,
    Q,
    ADDRARDADDR,
    ADDRBWRADDR,
    length_histogram_V_d0,
    WEA);
  output [8:0]DOBDO;
  input ap_clk;
  input compute_bit_length_U0_length_histogram_V_we0;
  input [1:0]Q;
  input [6:0]ADDRARDADDR;
  input [6:0]ADDRBWRADDR;
  input [8:0]length_histogram_V_d0;
  input [0:0]WEA;

  wire [6:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire [8:0]DOBDO;
  wire [1:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire compute_bit_length_U0_length_histogram_V_we0;
  wire [8:0]length_histogram_V_d0;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:9]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d9" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d9" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "length_histogram_V_U/huffman_encoding_vdy_memcore_U/huffman_encoding_vdy_memcore_ram_U/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "8" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "896" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,length_histogram_V_d0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:9],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(compute_bit_length_U0_length_histogram_V_we0),
        .ENBWREN(Q[0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(Q[1]),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "huffman_encoding_wdI" *) 
module design_1_huffman_encoding_0_1_huffman_encoding_wdI
   (iptr,
    tptr,
    truncated_length_his_t_empty_n,
    truncated_length_his_i_full_n,
    ram_reg,
    E,
    grp_fu_197_p2,
    D,
    ap_rst_n_0,
    \p_066_0_i_i_reg_127_reg[8] ,
    ram_reg_0,
    ram_reg_1,
    \icmp_ln879_reg_272_reg[0] ,
    empty_n_reg_0,
    ap_clk,
    ram_reg_2,
    ADDRARDADDR,
    ram_reg_3,
    DIBDI,
    WEA,
    WEBWE,
    ram_reg_4,
    ram_reg_5,
    ADDRBWRADDR,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8,
    SS,
    \tptr_reg[0]_0 ,
    truncate_tree_U0_output_length_histogram1_V_ce0,
    \ap_CS_fsm_reg[5] ,
    truncate_tree_U0_ap_done,
    ap_sync_reg_channel_write_truncated_length_his,
    CO,
    count0,
    reg_2061,
    \reg_212_reg[0] ,
    ap_rst_n,
    ap_done_reg_reg,
    truncated_length_his_1_i_full_n,
    \t_V_5_reg_151_reg[1] ,
    \t_V_5_reg_151_reg[8] ,
    icmp_ln879_reg_272,
    sorted_copy2_value_V_t_empty_n,
    compute_bit_length_U0_ap_start,
    Q,
    truncate_tree_U0_output_length_histogram1_V_d1,
    ram_reg_9);
  output iptr;
  output tptr;
  output truncated_length_his_t_empty_n;
  output truncated_length_his_i_full_n;
  output [8:0]ram_reg;
  output [0:0]E;
  output grp_fu_197_p2;
  output [8:0]D;
  output ap_rst_n_0;
  output [8:0]\p_066_0_i_i_reg_127_reg[8] ;
  output ram_reg_0;
  output ram_reg_1;
  output [0:0]\icmp_ln879_reg_272_reg[0] ;
  output empty_n_reg_0;
  input ap_clk;
  input ram_reg_2;
  input [5:0]ADDRARDADDR;
  input [5:0]ram_reg_3;
  input [8:0]DIBDI;
  input [0:0]WEA;
  input [0:0]WEBWE;
  input ram_reg_4;
  input [5:0]ram_reg_5;
  input [5:0]ADDRBWRADDR;
  input [8:0]ram_reg_6;
  input [0:0]ram_reg_7;
  input [0:0]ram_reg_8;
  input [0:0]SS;
  input \tptr_reg[0]_0 ;
  input truncate_tree_U0_output_length_histogram1_V_ce0;
  input [3:0]\ap_CS_fsm_reg[5] ;
  input truncate_tree_U0_ap_done;
  input ap_sync_reg_channel_write_truncated_length_his;
  input [0:0]CO;
  input count0;
  input reg_2061;
  input [1:0]\reg_212_reg[0] ;
  input ap_rst_n;
  input ap_done_reg_reg;
  input truncated_length_his_1_i_full_n;
  input \t_V_5_reg_151_reg[1] ;
  input [8:0]\t_V_5_reg_151_reg[8] ;
  input icmp_ln879_reg_272;
  input sorted_copy2_value_V_t_empty_n;
  input compute_bit_length_U0_ap_start;
  input [0:0]Q;
  input [7:0]truncate_tree_U0_output_length_histogram1_V_d1;
  input [0:0]ram_reg_9;

  wire [5:0]ADDRARDADDR;
  wire [5:0]ADDRBWRADDR;
  wire [0:0]CO;
  wire [8:0]D;
  wire [8:0]DIBDI;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SS;
  wire [0:0]WEA;
  wire [0:0]WEBWE;
  wire [3:0]\ap_CS_fsm_reg[5] ;
  wire ap_clk;
  wire ap_done_reg_reg;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_sync_reg_channel_write_truncated_length_his;
  wire [8:0]\buf_q0[0]_0 ;
  wire [8:1]\buf_q0[1]_2 ;
  wire [8:0]\buf_q1[0]_1 ;
  wire compute_bit_length_U0_ap_start;
  wire [1:0]count;
  wire count0;
  wire count17_out;
  wire \count[0]_i_1__2_n_7 ;
  wire \count[1]_i_1__2_n_7 ;
  wire empty_n_i_1__2_n_7;
  wire empty_n_reg_0;
  wire full_n_i_1__2_n_7;
  wire \gen_buffer[0].huffman_encoding_wdI_memcore_U_n_27 ;
  wire \gen_buffer[0].huffman_encoding_wdI_memcore_U_n_28 ;
  wire \gen_buffer[0].huffman_encoding_wdI_memcore_U_n_29 ;
  wire grp_fu_197_p2;
  wire icmp_ln879_reg_272;
  wire [0:0]\icmp_ln879_reg_272_reg[0] ;
  wire iptr;
  wire \iptr[0]_i_1__2_n_7 ;
  wire [8:0]\p_066_0_i_i_reg_127_reg[8] ;
  wire prev_iptr;
  wire prev_tptr;
  wire push_buf;
  wire [8:0]ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [5:0]ram_reg_3;
  wire ram_reg_4;
  wire [5:0]ram_reg_5;
  wire [8:0]ram_reg_6;
  wire [0:0]ram_reg_7;
  wire [0:0]ram_reg_8;
  wire [0:0]ram_reg_9;
  wire reg_2061;
  wire [1:0]\reg_212_reg[0] ;
  wire sorted_copy2_value_V_t_empty_n;
  wire \t_V_5_reg_151_reg[1] ;
  wire [8:0]\t_V_5_reg_151_reg[8] ;
  wire tptr;
  wire \tptr_reg[0]_0 ;
  wire truncate_tree_U0_ap_done;
  wire truncate_tree_U0_output_length_histogram1_V_ce0;
  wire [7:0]truncate_tree_U0_output_length_histogram1_V_d1;
  wire truncated_length_his_1_i_full_n;
  wire truncated_length_his_i_full_n;
  wire truncated_length_his_t_empty_n;
  wire [0:0]truncated_length_his_t_q0;

  LUT6 #(
    .INIT(64'h020202AA00000000)) 
    ap_done_reg_i_1__5
       (.I0(ap_rst_n),
        .I1(truncated_length_his_i_full_n),
        .I2(ap_sync_reg_channel_write_truncated_length_his),
        .I3(ap_done_reg_reg),
        .I4(truncated_length_his_1_i_full_n),
        .I5(truncate_tree_U0_ap_done),
        .O(ap_rst_n_0));
  LUT5 #(
    .INIT(32'h807F7F80)) 
    \count[0]_i_1__2 
       (.I0(CO),
        .I1(\ap_CS_fsm_reg[5] [1]),
        .I2(truncated_length_his_t_empty_n),
        .I3(push_buf),
        .I4(count[0]),
        .O(\count[0]_i_1__2_n_7 ));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \count[1]_i_1__2 
       (.I0(count[0]),
        .I1(push_buf),
        .I2(truncated_length_his_t_empty_n),
        .I3(\ap_CS_fsm_reg[5] [1]),
        .I4(CO),
        .I5(count[1]),
        .O(\count[1]_i_1__2_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair589" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \count[1]_i_2__2 
       (.I0(truncated_length_his_i_full_n),
        .I1(ap_sync_reg_channel_write_truncated_length_his),
        .I2(truncate_tree_U0_ap_done),
        .O(push_buf));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[0]_i_1__2_n_7 ),
        .Q(count[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[1]_i_1__2_n_7 ),
        .Q(count[1]),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFFFFFFFDFFF0000)) 
    empty_n_i_1__2
       (.I0(count[0]),
        .I1(count[1]),
        .I2(CO),
        .I3(\ap_CS_fsm_reg[5] [1]),
        .I4(truncated_length_his_t_empty_n),
        .I5(push_buf),
        .O(empty_n_i_1__2_n_7));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__2_n_7),
        .Q(truncated_length_his_t_empty_n),
        .R(SS));
  LUT5 #(
    .INIT(32'hEFEFEF00)) 
    full_n_i_1__2
       (.I0(count[0]),
        .I1(count[1]),
        .I2(count17_out),
        .I3(count0),
        .I4(truncated_length_his_i_full_n),
        .O(full_n_i_1__2_n_7));
  LUT6 #(
    .INIT(64'h0020202020202020)) 
    full_n_i_2
       (.I0(truncate_tree_U0_ap_done),
        .I1(ap_sync_reg_channel_write_truncated_length_his),
        .I2(truncated_length_his_i_full_n),
        .I3(CO),
        .I4(\ap_CS_fsm_reg[5] [1]),
        .I5(truncated_length_his_t_empty_n),
        .O(count17_out));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__2_n_7),
        .Q(truncated_length_his_i_full_n),
        .S(SS));
  design_1_huffman_encoding_0_1_huffman_encoding_wdI_memcore \gen_buffer[0].huffman_encoding_wdI_memcore_U 
       (.ADDRARDADDR(ADDRARDADDR),
        .DIBDI(DIBDI),
        .DOADO(\buf_q1[0]_1 ),
        .DOBDO(\buf_q0[0]_0 ),
        .WEA(WEA),
        .WEBWE(WEBWE),
        .ap_clk(ap_clk),
        .\p_066_0_i_i_reg_127_reg[0] (\p_066_0_i_i_reg_127_reg[8] [0]),
        .prev_tptr(prev_tptr),
        .ram_reg(ram_reg_0),
        .ram_reg_0(\gen_buffer[0].huffman_encoding_wdI_memcore_U_n_27 ),
        .ram_reg_1(\gen_buffer[0].huffman_encoding_wdI_memcore_U_n_28 ),
        .ram_reg_2(\gen_buffer[0].huffman_encoding_wdI_memcore_U_n_29 ),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(ram_reg_3),
        .ram_reg_5(tptr),
        .ram_reg_6(truncated_length_his_t_empty_n),
        .ram_reg_7(\ap_CS_fsm_reg[5] [2]),
        .ram_reg_8(iptr),
        .ram_reg_9(ram_reg_9),
        .\t_V_5_reg_151_reg[0] (\t_V_5_reg_151_reg[1] ),
        .\t_V_5_reg_151_reg[0]_0 (\t_V_5_reg_151_reg[8] [0]),
        .\t_V_5_reg_151_reg[0]_1 (\buf_q0[1]_2 ),
        .truncate_tree_U0_output_length_histogram1_V_ce0(truncate_tree_U0_output_length_histogram1_V_ce0),
        .truncate_tree_U0_output_length_histogram1_V_d1(truncate_tree_U0_output_length_histogram1_V_d1),
        .truncated_length_his_t_q0(truncated_length_his_t_q0));
  design_1_huffman_encoding_0_1_huffman_encoding_wdI_memcore_10 \gen_buffer[1].huffman_encoding_wdI_memcore_U 
       (.ADDRBWRADDR(ADDRBWRADDR),
        .D(D),
        .DOADO(\buf_q1[0]_1 ),
        .DOBDO(\buf_q0[0]_0 ),
        .E(E),
        .\ap_CS_fsm_reg[5] (\ap_CS_fsm_reg[5] [3:2]),
        .ap_clk(ap_clk),
        .grp_fu_197_p2(grp_fu_197_p2),
        .icmp_ln879_reg_272(icmp_ln879_reg_272),
        .\icmp_ln879_reg_272_reg[0] (\icmp_ln879_reg_272_reg[0] ),
        .\p_066_0_i_i_reg_127_reg[8] (\p_066_0_i_i_reg_127_reg[8] [8:1]),
        .prev_iptr(prev_iptr),
        .prev_tptr(prev_tptr),
        .ram_reg(\buf_q0[1]_2 ),
        .ram_reg_0(ram_reg),
        .ram_reg_1(truncated_length_his_t_q0),
        .ram_reg_10(iptr),
        .ram_reg_11(ram_reg_9),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_4),
        .ram_reg_4(ram_reg_5),
        .ram_reg_5(ram_reg_6),
        .ram_reg_6(ram_reg_7),
        .ram_reg_7(ram_reg_8),
        .ram_reg_8(truncated_length_his_t_empty_n),
        .ram_reg_9(tptr),
        .reg_2061(reg_2061),
        .\reg_212_reg[0] (\reg_212_reg[0] ),
        .\t_V_5_reg_151_reg[1] (\t_V_5_reg_151_reg[1] ),
        .\t_V_5_reg_151_reg[1]_0 (ram_reg_0),
        .\t_V_5_reg_151_reg[4] (\gen_buffer[0].huffman_encoding_wdI_memcore_U_n_28 ),
        .\t_V_5_reg_151_reg[6] (\gen_buffer[0].huffman_encoding_wdI_memcore_U_n_29 ),
        .\t_V_5_reg_151_reg[7] (\gen_buffer[0].huffman_encoding_wdI_memcore_U_n_27 ),
        .\t_V_5_reg_151_reg[8] (\t_V_5_reg_151_reg[8] [8:1]),
        .truncate_tree_U0_output_length_histogram1_V_ce0(truncate_tree_U0_output_length_histogram1_V_ce0),
        .truncate_tree_U0_output_length_histogram1_V_d1(truncate_tree_U0_output_length_histogram1_V_d1));
  LUT5 #(
    .INIT(32'h00700000)) 
    int_ap_idle_i_5
       (.I0(truncated_length_his_t_empty_n),
        .I1(sorted_copy2_value_V_t_empty_n),
        .I2(\ap_CS_fsm_reg[5] [0]),
        .I3(compute_bit_length_U0_ap_start),
        .I4(Q),
        .O(empty_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair589" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \iptr[0]_i_1__2 
       (.I0(truncate_tree_U0_ap_done),
        .I1(ap_sync_reg_channel_write_truncated_length_his),
        .I2(truncated_length_his_i_full_n),
        .I3(iptr),
        .O(\iptr[0]_i_1__2_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \iptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\iptr[0]_i_1__2_n_7 ),
        .Q(iptr),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \prev_iptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(iptr),
        .Q(prev_iptr),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \prev_tptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tptr),
        .Q(prev_tptr),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \tptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tptr_reg[0]_0 ),
        .Q(tptr),
        .R(SS));
endmodule

(* ORIG_REF_NAME = "huffman_encoding_wdI_memcore" *) 
module design_1_huffman_encoding_0_1_huffman_encoding_wdI_memcore
   (DOADO,
    DOBDO,
    \p_066_0_i_i_reg_127_reg[0] ,
    ram_reg,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    ap_clk,
    ram_reg_3,
    ADDRARDADDR,
    ram_reg_4,
    DIBDI,
    WEA,
    WEBWE,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    truncate_tree_U0_output_length_histogram1_V_ce0,
    ram_reg_8,
    \t_V_5_reg_151_reg[0] ,
    truncated_length_his_t_q0,
    \t_V_5_reg_151_reg[0]_0 ,
    \t_V_5_reg_151_reg[0]_1 ,
    prev_tptr,
    truncate_tree_U0_output_length_histogram1_V_d1,
    ram_reg_9);
  output [8:0]DOADO;
  output [8:0]DOBDO;
  output [0:0]\p_066_0_i_i_reg_127_reg[0] ;
  output ram_reg;
  output ram_reg_0;
  output ram_reg_1;
  output ram_reg_2;
  input ap_clk;
  input ram_reg_3;
  input [5:0]ADDRARDADDR;
  input [5:0]ram_reg_4;
  input [8:0]DIBDI;
  input [0:0]WEA;
  input [0:0]WEBWE;
  input ram_reg_5;
  input ram_reg_6;
  input [0:0]ram_reg_7;
  input truncate_tree_U0_output_length_histogram1_V_ce0;
  input ram_reg_8;
  input \t_V_5_reg_151_reg[0] ;
  input [0:0]truncated_length_his_t_q0;
  input [0:0]\t_V_5_reg_151_reg[0]_0 ;
  input [7:0]\t_V_5_reg_151_reg[0]_1 ;
  input prev_tptr;
  input [7:0]truncate_tree_U0_output_length_histogram1_V_d1;
  input [0:0]ram_reg_9;

  wire [5:0]ADDRARDADDR;
  wire [8:0]DIBDI;
  wire [8:0]DOADO;
  wire [8:0]DOBDO;
  wire [0:0]WEA;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire [0:0]\p_066_0_i_i_reg_127_reg[0] ;
  wire prev_tptr;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire [5:0]ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire [0:0]ram_reg_7;
  wire ram_reg_8;
  wire [0:0]ram_reg_9;
  wire \t_V_5_reg_151_reg[0] ;
  wire [0:0]\t_V_5_reg_151_reg[0]_0 ;
  wire [7:0]\t_V_5_reg_151_reg[0]_1 ;
  wire truncate_tree_U0_output_length_histogram1_V_ce0;
  wire [7:0]truncate_tree_U0_output_length_histogram1_V_d1;
  wire [0:0]truncated_length_his_t_q0;

  design_1_huffman_encoding_0_1_huffman_encoding_wdI_memcore_ram_11 huffman_encoding_wdI_memcore_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .DIBDI(DIBDI),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .WEA(WEA),
        .WEBWE(WEBWE),
        .ap_clk(ap_clk),
        .\p_066_0_i_i_reg_127_reg[0] (\p_066_0_i_i_reg_127_reg[0] ),
        .prev_tptr(prev_tptr),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_10(ram_reg_9),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(ram_reg_3),
        .ram_reg_5(ram_reg_4),
        .ram_reg_6(ram_reg_5),
        .ram_reg_7(ram_reg_6),
        .ram_reg_8(ram_reg_7),
        .ram_reg_9(ram_reg_8),
        .\t_V_5_reg_151_reg[0] (\t_V_5_reg_151_reg[0] ),
        .\t_V_5_reg_151_reg[0]_0 (\t_V_5_reg_151_reg[0]_0 ),
        .\t_V_5_reg_151_reg[0]_1 (\t_V_5_reg_151_reg[0]_1 ),
        .truncate_tree_U0_output_length_histogram1_V_ce0(truncate_tree_U0_output_length_histogram1_V_ce0),
        .truncate_tree_U0_output_length_histogram1_V_d1(truncate_tree_U0_output_length_histogram1_V_d1),
        .truncated_length_his_t_q0(truncated_length_his_t_q0));
endmodule

(* ORIG_REF_NAME = "huffman_encoding_wdI_memcore" *) 
module design_1_huffman_encoding_0_1_huffman_encoding_wdI_memcore_10
   (ram_reg,
    ram_reg_0,
    E,
    grp_fu_197_p2,
    D,
    \p_066_0_i_i_reg_127_reg[8] ,
    ram_reg_1,
    ram_reg_2,
    \icmp_ln879_reg_272_reg[0] ,
    ap_clk,
    ram_reg_3,
    ram_reg_4,
    ADDRBWRADDR,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    truncate_tree_U0_output_length_histogram1_V_ce0,
    ram_reg_8,
    ram_reg_9,
    \ap_CS_fsm_reg[5] ,
    ram_reg_10,
    DOADO,
    DOBDO,
    prev_iptr,
    reg_2061,
    \reg_212_reg[0] ,
    \t_V_5_reg_151_reg[1] ,
    \t_V_5_reg_151_reg[8] ,
    \t_V_5_reg_151_reg[1]_0 ,
    \t_V_5_reg_151_reg[4] ,
    \t_V_5_reg_151_reg[6] ,
    icmp_ln879_reg_272,
    prev_tptr,
    \t_V_5_reg_151_reg[7] ,
    truncate_tree_U0_output_length_histogram1_V_d1,
    ram_reg_11);
  output [7:0]ram_reg;
  output [8:0]ram_reg_0;
  output [0:0]E;
  output grp_fu_197_p2;
  output [8:0]D;
  output [7:0]\p_066_0_i_i_reg_127_reg[8] ;
  output [0:0]ram_reg_1;
  output ram_reg_2;
  output [0:0]\icmp_ln879_reg_272_reg[0] ;
  input ap_clk;
  input ram_reg_3;
  input [5:0]ram_reg_4;
  input [5:0]ADDRBWRADDR;
  input [8:0]ram_reg_5;
  input [0:0]ram_reg_6;
  input [0:0]ram_reg_7;
  input truncate_tree_U0_output_length_histogram1_V_ce0;
  input ram_reg_8;
  input ram_reg_9;
  input [1:0]\ap_CS_fsm_reg[5] ;
  input ram_reg_10;
  input [8:0]DOADO;
  input [8:0]DOBDO;
  input prev_iptr;
  input reg_2061;
  input [1:0]\reg_212_reg[0] ;
  input \t_V_5_reg_151_reg[1] ;
  input [7:0]\t_V_5_reg_151_reg[8] ;
  input \t_V_5_reg_151_reg[1]_0 ;
  input \t_V_5_reg_151_reg[4] ;
  input \t_V_5_reg_151_reg[6] ;
  input icmp_ln879_reg_272;
  input prev_tptr;
  input \t_V_5_reg_151_reg[7] ;
  input [7:0]truncate_tree_U0_output_length_histogram1_V_d1;
  input [0:0]ram_reg_11;

  wire [5:0]ADDRBWRADDR;
  wire [8:0]D;
  wire [8:0]DOADO;
  wire [8:0]DOBDO;
  wire [0:0]E;
  wire [1:0]\ap_CS_fsm_reg[5] ;
  wire ap_clk;
  wire grp_fu_197_p2;
  wire icmp_ln879_reg_272;
  wire [0:0]\icmp_ln879_reg_272_reg[0] ;
  wire [7:0]\p_066_0_i_i_reg_127_reg[8] ;
  wire prev_iptr;
  wire prev_tptr;
  wire [7:0]ram_reg;
  wire [8:0]ram_reg_0;
  wire [0:0]ram_reg_1;
  wire ram_reg_10;
  wire [0:0]ram_reg_11;
  wire ram_reg_2;
  wire ram_reg_3;
  wire [5:0]ram_reg_4;
  wire [8:0]ram_reg_5;
  wire [0:0]ram_reg_6;
  wire [0:0]ram_reg_7;
  wire ram_reg_8;
  wire ram_reg_9;
  wire reg_2061;
  wire [1:0]\reg_212_reg[0] ;
  wire \t_V_5_reg_151_reg[1] ;
  wire \t_V_5_reg_151_reg[1]_0 ;
  wire \t_V_5_reg_151_reg[4] ;
  wire \t_V_5_reg_151_reg[6] ;
  wire \t_V_5_reg_151_reg[7] ;
  wire [7:0]\t_V_5_reg_151_reg[8] ;
  wire truncate_tree_U0_output_length_histogram1_V_ce0;
  wire [7:0]truncate_tree_U0_output_length_histogram1_V_d1;

  design_1_huffman_encoding_0_1_huffman_encoding_wdI_memcore_ram huffman_encoding_wdI_memcore_ram_U
       (.ADDRBWRADDR(ADDRBWRADDR),
        .D(D),
        .DOADO(DOADO),
        .DOBDO(ram_reg),
        .E(E),
        .\ap_CS_fsm_reg[5] (\ap_CS_fsm_reg[5] ),
        .ap_clk(ap_clk),
        .grp_fu_197_p2(grp_fu_197_p2),
        .icmp_ln879_reg_272(icmp_ln879_reg_272),
        .\icmp_ln879_reg_272_reg[0] (\icmp_ln879_reg_272_reg[0] ),
        .\p_066_0_i_i_reg_127_reg[8] (\p_066_0_i_i_reg_127_reg[8] ),
        .prev_iptr(prev_iptr),
        .prev_tptr(prev_tptr),
        .ram_reg_0(ram_reg_0),
        .ram_reg_1(ram_reg_2),
        .ram_reg_10(ram_reg_10),
        .ram_reg_11(ram_reg_11),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_3),
        .ram_reg_4(ram_reg_4),
        .ram_reg_5(ram_reg_5),
        .ram_reg_6(ram_reg_6),
        .ram_reg_7(ram_reg_7),
        .ram_reg_8(ram_reg_8),
        .ram_reg_9(ram_reg_9),
        .reg_2061(reg_2061),
        .\reg_212_reg[0] (\reg_212_reg[0] ),
        .\reg_212_reg[8] (DOBDO),
        .\t_V_5_reg_151_reg[1] (\t_V_5_reg_151_reg[1] ),
        .\t_V_5_reg_151_reg[1]_0 (\t_V_5_reg_151_reg[1]_0 ),
        .\t_V_5_reg_151_reg[4] (\t_V_5_reg_151_reg[4] ),
        .\t_V_5_reg_151_reg[6] (\t_V_5_reg_151_reg[6] ),
        .\t_V_5_reg_151_reg[7] (\t_V_5_reg_151_reg[7] ),
        .\t_V_5_reg_151_reg[8] (\t_V_5_reg_151_reg[8] ),
        .truncate_tree_U0_output_length_histogram1_V_ce0(truncate_tree_U0_output_length_histogram1_V_ce0),
        .truncate_tree_U0_output_length_histogram1_V_d1(truncate_tree_U0_output_length_histogram1_V_d1));
endmodule

(* ORIG_REF_NAME = "huffman_encoding_wdI_memcore_ram" *) 
module design_1_huffman_encoding_0_1_huffman_encoding_wdI_memcore_ram
   (DOBDO,
    ram_reg_0,
    E,
    grp_fu_197_p2,
    D,
    \p_066_0_i_i_reg_127_reg[8] ,
    ram_reg_1,
    \icmp_ln879_reg_272_reg[0] ,
    ram_reg_2,
    ap_clk,
    ram_reg_3,
    ram_reg_4,
    ADDRBWRADDR,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    truncate_tree_U0_output_length_histogram1_V_ce0,
    ram_reg_8,
    ram_reg_9,
    \ap_CS_fsm_reg[5] ,
    ram_reg_10,
    DOADO,
    \reg_212_reg[8] ,
    prev_iptr,
    reg_2061,
    \reg_212_reg[0] ,
    \t_V_5_reg_151_reg[1] ,
    \t_V_5_reg_151_reg[8] ,
    \t_V_5_reg_151_reg[1]_0 ,
    \t_V_5_reg_151_reg[4] ,
    \t_V_5_reg_151_reg[6] ,
    icmp_ln879_reg_272,
    prev_tptr,
    \t_V_5_reg_151_reg[7] ,
    truncate_tree_U0_output_length_histogram1_V_d1,
    ram_reg_11);
  output [7:0]DOBDO;
  output [8:0]ram_reg_0;
  output [0:0]E;
  output grp_fu_197_p2;
  output [8:0]D;
  output [7:0]\p_066_0_i_i_reg_127_reg[8] ;
  output ram_reg_1;
  output [0:0]\icmp_ln879_reg_272_reg[0] ;
  output [0:0]ram_reg_2;
  input ap_clk;
  input ram_reg_3;
  input [5:0]ram_reg_4;
  input [5:0]ADDRBWRADDR;
  input [8:0]ram_reg_5;
  input [0:0]ram_reg_6;
  input [0:0]ram_reg_7;
  input truncate_tree_U0_output_length_histogram1_V_ce0;
  input ram_reg_8;
  input ram_reg_9;
  input [1:0]\ap_CS_fsm_reg[5] ;
  input ram_reg_10;
  input [8:0]DOADO;
  input [8:0]\reg_212_reg[8] ;
  input prev_iptr;
  input reg_2061;
  input [1:0]\reg_212_reg[0] ;
  input \t_V_5_reg_151_reg[1] ;
  input [7:0]\t_V_5_reg_151_reg[8] ;
  input \t_V_5_reg_151_reg[1]_0 ;
  input \t_V_5_reg_151_reg[4] ;
  input \t_V_5_reg_151_reg[6] ;
  input icmp_ln879_reg_272;
  input prev_tptr;
  input \t_V_5_reg_151_reg[7] ;
  input [7:0]truncate_tree_U0_output_length_histogram1_V_d1;
  input [0:0]ram_reg_11;

  wire [5:0]ADDRBWRADDR;
  wire [8:0]D;
  wire [8:0]DOADO;
  wire [7:0]DOBDO;
  wire [0:0]E;
  wire [1:0]\ap_CS_fsm_reg[5] ;
  wire ap_clk;
  wire \buf_ce0[1]_4 ;
  wire [0:0]\buf_q0[1]_2 ;
  wire [8:0]\buf_q1[1]_3 ;
  wire grp_fu_197_p2;
  wire \i1_0_reg_164[5]_i_4_n_7 ;
  wire \i1_0_reg_164[5]_i_5_n_7 ;
  wire icmp_ln879_reg_272;
  wire [0:0]\icmp_ln879_reg_272_reg[0] ;
  wire [7:0]\p_066_0_i_i_reg_127_reg[8] ;
  wire prev_iptr;
  wire prev_tptr;
  wire [8:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_10;
  wire [0:0]ram_reg_11;
  wire [0:0]ram_reg_2;
  wire ram_reg_3;
  wire [5:0]ram_reg_4;
  wire [8:0]ram_reg_5;
  wire [0:0]ram_reg_6;
  wire [0:0]ram_reg_7;
  wire ram_reg_8;
  wire ram_reg_9;
  wire ram_reg_i_15__12_n_7;
  wire ram_reg_i_16__12_n_7;
  wire ram_reg_i_17__12_n_7;
  wire ram_reg_i_18__12_n_7;
  wire ram_reg_i_19__10_n_7;
  wire ram_reg_i_20__9_n_7;
  wire ram_reg_i_21__8_n_7;
  wire ram_reg_i_22__8_n_7;
  wire ram_reg_i_23__9_n_7;
  wire reg_2061;
  wire [1:0]\reg_212_reg[0] ;
  wire [8:0]\reg_212_reg[8] ;
  wire \t_V_5_reg_151[2]_i_3_n_7 ;
  wire \t_V_5_reg_151[7]_i_3_n_7 ;
  wire \t_V_5_reg_151[8]_i_5_n_7 ;
  wire \t_V_5_reg_151_reg[1] ;
  wire \t_V_5_reg_151_reg[1]_0 ;
  wire \t_V_5_reg_151_reg[4] ;
  wire \t_V_5_reg_151_reg[6] ;
  wire \t_V_5_reg_151_reg[7] ;
  wire [7:0]\t_V_5_reg_151_reg[8] ;
  wire truncate_tree_U0_output_length_histogram1_V_ce0;
  wire [7:0]truncate_tree_U0_output_length_histogram1_V_d1;
  wire [8:0]truncated_length_his_i_q0;
  wire [8:1]truncated_length_his_t_q0;
  wire [15:9]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:9]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT4 #(
    .INIT(16'hEF00)) 
    \ap_CS_fsm[5]_i_1__2 
       (.I0(ram_reg_1),
        .I1(\t_V_5_reg_151_reg[1]_0 ),
        .I2(icmp_ln879_reg_272),
        .I3(\ap_CS_fsm_reg[5] [1]),
        .O(\icmp_ln879_reg_272_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFEEFFFFFAEEFA)) 
    \ap_CS_fsm[5]_i_2 
       (.I0(\t_V_5_reg_151[2]_i_3_n_7 ),
        .I1(DOBDO[1]),
        .I2(\reg_212_reg[8] [2]),
        .I3(prev_tptr),
        .I4(DOBDO[0]),
        .I5(\reg_212_reg[8] [1]),
        .O(ram_reg_1));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[9]_i_2 
       (.I0(truncated_length_his_i_q0[7]),
        .I1(\i1_0_reg_164[5]_i_5_n_7 ),
        .I2(truncated_length_his_i_q0[6]),
        .I3(truncated_length_his_i_q0[8]),
        .I4(truncated_length_his_i_q0[4]),
        .I5(truncated_length_his_i_q0[5]),
        .O(grp_fu_197_p2));
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[9]_i_3 
       (.I0(DOBDO[6]),
        .I1(\reg_212_reg[8] [7]),
        .I2(prev_iptr),
        .O(truncated_length_his_i_q0[7]));
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[9]_i_4 
       (.I0(DOBDO[5]),
        .I1(\reg_212_reg[8] [6]),
        .I2(prev_iptr),
        .O(truncated_length_his_i_q0[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[9]_i_5 
       (.I0(DOBDO[7]),
        .I1(\reg_212_reg[8] [8]),
        .I2(prev_iptr),
        .O(truncated_length_his_i_q0[8]));
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[9]_i_6 
       (.I0(DOBDO[3]),
        .I1(\reg_212_reg[8] [4]),
        .I2(prev_iptr),
        .O(truncated_length_his_i_q0[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[9]_i_7 
       (.I0(DOBDO[4]),
        .I1(\reg_212_reg[8] [5]),
        .I2(prev_iptr),
        .O(truncated_length_his_i_q0[5]));
  LUT6 #(
    .INIT(64'h0101001100000000)) 
    \i1_0_reg_164[5]_i_2 
       (.I0(\i1_0_reg_164[5]_i_4_n_7 ),
        .I1(\i1_0_reg_164[5]_i_5_n_7 ),
        .I2(DOBDO[6]),
        .I3(\reg_212_reg[8] [7]),
        .I4(prev_iptr),
        .I5(\reg_212_reg[0] [0]),
        .O(E));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEFA)) 
    \i1_0_reg_164[5]_i_4 
       (.I0(truncated_length_his_i_q0[6]),
        .I1(DOBDO[7]),
        .I2(\reg_212_reg[8] [8]),
        .I3(prev_iptr),
        .I4(truncated_length_his_i_q0[4]),
        .I5(truncated_length_his_i_q0[5]),
        .O(\i1_0_reg_164[5]_i_4_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEFA)) 
    \i1_0_reg_164[5]_i_5 
       (.I0(truncated_length_his_i_q0[2]),
        .I1(DOBDO[2]),
        .I2(\reg_212_reg[8] [3]),
        .I3(prev_iptr),
        .I4(truncated_length_his_i_q0[0]),
        .I5(truncated_length_his_i_q0[1]),
        .O(\i1_0_reg_164[5]_i_5_n_7 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \i1_0_reg_164[5]_i_6 
       (.I0(DOBDO[1]),
        .I1(\reg_212_reg[8] [2]),
        .I2(prev_iptr),
        .O(truncated_length_his_i_q0[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    \i1_0_reg_164[5]_i_7 
       (.I0(\buf_q0[1]_2 ),
        .I1(\reg_212_reg[8] [0]),
        .I2(prev_iptr),
        .O(truncated_length_his_i_q0[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    \i1_0_reg_164[5]_i_8 
       (.I0(DOBDO[0]),
        .I1(\reg_212_reg[8] [1]),
        .I2(prev_iptr),
        .O(truncated_length_his_i_q0[1]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d9" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d9" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "576" *) 
  (* RTL_RAM_NAME = "gen_buffer[1].huffman_encoding_wdI_memcore_U/huffman_encoding_wdI_memcore_ram_U/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "8" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "960" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,ram_reg_4,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_i_15__12_n_7,ram_reg_i_16__12_n_7,ram_reg_i_17__12_n_7,ram_reg_i_18__12_n_7,ram_reg_i_19__10_n_7,ram_reg_i_20__9_n_7,ram_reg_i_21__8_n_7,ram_reg_i_22__8_n_7,ram_reg_i_23__9_n_7}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_5}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:9],\buf_q1[1]_3 }),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:9],DOBDO,\buf_q0[1]_2 }),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(ram_reg_3),
        .ENBWREN(\buf_ce0[1]_4 ),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({ram_reg_6,ram_reg_6}),
        .WEBWE({1'b0,1'b0,ram_reg_7,ram_reg_7}));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_15__12
       (.I0(truncate_tree_U0_output_length_histogram1_V_d1[7]),
        .I1(ram_reg_10),
        .O(ram_reg_i_15__12_n_7));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_16__12
       (.I0(truncate_tree_U0_output_length_histogram1_V_d1[6]),
        .I1(ram_reg_10),
        .O(ram_reg_i_16__12_n_7));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_17__12
       (.I0(truncate_tree_U0_output_length_histogram1_V_d1[5]),
        .I1(ram_reg_10),
        .O(ram_reg_i_17__12_n_7));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_18__12
       (.I0(truncate_tree_U0_output_length_histogram1_V_d1[4]),
        .I1(ram_reg_10),
        .O(ram_reg_i_18__12_n_7));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_19__10
       (.I0(truncate_tree_U0_output_length_histogram1_V_d1[3]),
        .I1(ram_reg_10),
        .O(ram_reg_i_19__10_n_7));
  LUT5 #(
    .INIT(32'hAAAAC000)) 
    ram_reg_i_2
       (.I0(truncate_tree_U0_output_length_histogram1_V_ce0),
        .I1(ram_reg_8),
        .I2(ram_reg_9),
        .I3(\ap_CS_fsm_reg[5] [0]),
        .I4(ram_reg_10),
        .O(\buf_ce0[1]_4 ));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_20__9
       (.I0(truncate_tree_U0_output_length_histogram1_V_d1[2]),
        .I1(ram_reg_10),
        .O(ram_reg_i_20__9_n_7));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_21__8
       (.I0(truncate_tree_U0_output_length_histogram1_V_d1[1]),
        .I1(ram_reg_10),
        .O(ram_reg_i_21__8_n_7));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_22__8
       (.I0(truncate_tree_U0_output_length_histogram1_V_d1[0]),
        .I1(ram_reg_10),
        .O(ram_reg_i_22__8_n_7));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_23__9
       (.I0(ram_reg_10),
        .I1(ram_reg_11),
        .O(ram_reg_i_23__9_n_7));
  LUT6 #(
    .INIT(64'hAAAACCCCF0F0FF00)) 
    \reg_206[0]_i_1 
       (.I0(\buf_q1[1]_3 [0]),
        .I1(DOADO[0]),
        .I2(\buf_q0[1]_2 ),
        .I3(\reg_212_reg[8] [0]),
        .I4(prev_iptr),
        .I5(reg_2061),
        .O(ram_reg_0[0]));
  LUT6 #(
    .INIT(64'hAAAACCCCF0F0FF00)) 
    \reg_206[1]_i_1 
       (.I0(\buf_q1[1]_3 [1]),
        .I1(DOADO[1]),
        .I2(DOBDO[0]),
        .I3(\reg_212_reg[8] [1]),
        .I4(prev_iptr),
        .I5(reg_2061),
        .O(ram_reg_0[1]));
  LUT6 #(
    .INIT(64'hAAAACCCCF0F0FF00)) 
    \reg_206[2]_i_1 
       (.I0(\buf_q1[1]_3 [2]),
        .I1(DOADO[2]),
        .I2(DOBDO[1]),
        .I3(\reg_212_reg[8] [2]),
        .I4(prev_iptr),
        .I5(reg_2061),
        .O(ram_reg_0[2]));
  LUT6 #(
    .INIT(64'hAAAACCCCF0F0FF00)) 
    \reg_206[3]_i_1 
       (.I0(\buf_q1[1]_3 [3]),
        .I1(DOADO[3]),
        .I2(DOBDO[2]),
        .I3(\reg_212_reg[8] [3]),
        .I4(prev_iptr),
        .I5(reg_2061),
        .O(ram_reg_0[3]));
  LUT6 #(
    .INIT(64'hAAAACCCCF0F0FF00)) 
    \reg_206[4]_i_1 
       (.I0(\buf_q1[1]_3 [4]),
        .I1(DOADO[4]),
        .I2(DOBDO[3]),
        .I3(\reg_212_reg[8] [4]),
        .I4(prev_iptr),
        .I5(reg_2061),
        .O(ram_reg_0[4]));
  LUT6 #(
    .INIT(64'hAAAACCCCF0F0FF00)) 
    \reg_206[5]_i_1 
       (.I0(\buf_q1[1]_3 [5]),
        .I1(DOADO[5]),
        .I2(DOBDO[4]),
        .I3(\reg_212_reg[8] [5]),
        .I4(prev_iptr),
        .I5(reg_2061),
        .O(ram_reg_0[5]));
  LUT6 #(
    .INIT(64'hAAAACCCCF0F0FF00)) 
    \reg_206[6]_i_1 
       (.I0(\buf_q1[1]_3 [6]),
        .I1(DOADO[6]),
        .I2(DOBDO[5]),
        .I3(\reg_212_reg[8] [6]),
        .I4(prev_iptr),
        .I5(reg_2061),
        .O(ram_reg_0[6]));
  LUT6 #(
    .INIT(64'hAAAACCCCF0F0FF00)) 
    \reg_206[7]_i_1 
       (.I0(\buf_q1[1]_3 [7]),
        .I1(DOADO[7]),
        .I2(DOBDO[6]),
        .I3(\reg_212_reg[8] [7]),
        .I4(prev_iptr),
        .I5(reg_2061),
        .O(ram_reg_0[7]));
  LUT6 #(
    .INIT(64'hAAAACCCCF0F0FF00)) 
    \reg_206[8]_i_2 
       (.I0(\buf_q1[1]_3 [8]),
        .I1(DOADO[8]),
        .I2(DOBDO[7]),
        .I3(\reg_212_reg[8] [8]),
        .I4(prev_iptr),
        .I5(reg_2061),
        .O(ram_reg_0[8]));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \reg_212[0]_i_1 
       (.I0(\buf_q0[1]_2 ),
        .I1(\reg_212_reg[8] [0]),
        .I2(\reg_212_reg[0] [1]),
        .I3(\buf_q1[1]_3 [0]),
        .I4(DOADO[0]),
        .I5(prev_iptr),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \reg_212[1]_i_1 
       (.I0(DOBDO[0]),
        .I1(\reg_212_reg[8] [1]),
        .I2(\reg_212_reg[0] [1]),
        .I3(\buf_q1[1]_3 [1]),
        .I4(DOADO[1]),
        .I5(prev_iptr),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \reg_212[2]_i_1 
       (.I0(DOBDO[1]),
        .I1(\reg_212_reg[8] [2]),
        .I2(\reg_212_reg[0] [1]),
        .I3(\buf_q1[1]_3 [2]),
        .I4(DOADO[2]),
        .I5(prev_iptr),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \reg_212[3]_i_1 
       (.I0(DOBDO[2]),
        .I1(\reg_212_reg[8] [3]),
        .I2(\reg_212_reg[0] [1]),
        .I3(\buf_q1[1]_3 [3]),
        .I4(DOADO[3]),
        .I5(prev_iptr),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \reg_212[4]_i_1 
       (.I0(DOBDO[3]),
        .I1(\reg_212_reg[8] [4]),
        .I2(\reg_212_reg[0] [1]),
        .I3(\buf_q1[1]_3 [4]),
        .I4(DOADO[4]),
        .I5(prev_iptr),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \reg_212[5]_i_1 
       (.I0(DOBDO[4]),
        .I1(\reg_212_reg[8] [5]),
        .I2(\reg_212_reg[0] [1]),
        .I3(\buf_q1[1]_3 [5]),
        .I4(DOADO[5]),
        .I5(prev_iptr),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \reg_212[6]_i_1 
       (.I0(DOBDO[5]),
        .I1(\reg_212_reg[8] [6]),
        .I2(\reg_212_reg[0] [1]),
        .I3(\buf_q1[1]_3 [6]),
        .I4(DOADO[6]),
        .I5(prev_iptr),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \reg_212[7]_i_1 
       (.I0(DOBDO[6]),
        .I1(\reg_212_reg[8] [7]),
        .I2(\reg_212_reg[0] [1]),
        .I3(\buf_q1[1]_3 [7]),
        .I4(DOADO[7]),
        .I5(prev_iptr),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \reg_212[8]_i_2 
       (.I0(DOBDO[7]),
        .I1(\reg_212_reg[8] [8]),
        .I2(\reg_212_reg[0] [1]),
        .I3(\buf_q1[1]_3 [8]),
        .I4(DOADO[8]),
        .I5(prev_iptr),
        .O(D[8]));
  LUT3 #(
    .INIT(8'hAC)) 
    \t_V_5_reg_151[0]_i_2 
       (.I0(\buf_q0[1]_2 ),
        .I1(\reg_212_reg[8] [0]),
        .I2(prev_tptr),
        .O(ram_reg_2));
  LUT6 #(
    .INIT(64'hEEEE4444EEEF4444)) 
    \t_V_5_reg_151[1]_i_1 
       (.I0(\t_V_5_reg_151_reg[1] ),
        .I1(truncated_length_his_t_q0[1]),
        .I2(\t_V_5_reg_151[2]_i_3_n_7 ),
        .I3(truncated_length_his_t_q0[2]),
        .I4(\t_V_5_reg_151_reg[8] [0]),
        .I5(\t_V_5_reg_151_reg[1]_0 ),
        .O(\p_066_0_i_i_reg_127_reg[8] [0]));
  LUT6 #(
    .INIT(64'hEEEE4444EEEF4444)) 
    \t_V_5_reg_151[2]_i_1 
       (.I0(\t_V_5_reg_151_reg[1] ),
        .I1(truncated_length_his_t_q0[2]),
        .I2(\t_V_5_reg_151[2]_i_3_n_7 ),
        .I3(truncated_length_his_t_q0[1]),
        .I4(\t_V_5_reg_151_reg[8] [1]),
        .I5(\t_V_5_reg_151_reg[1]_0 ),
        .O(\p_066_0_i_i_reg_127_reg[8] [1]));
  LUT3 #(
    .INIT(8'hAC)) 
    \t_V_5_reg_151[2]_i_2 
       (.I0(DOBDO[1]),
        .I1(\reg_212_reg[8] [2]),
        .I2(prev_tptr),
        .O(truncated_length_his_t_q0[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFAFFCAC)) 
    \t_V_5_reg_151[2]_i_3 
       (.I0(DOBDO[7]),
        .I1(\reg_212_reg[8] [8]),
        .I2(prev_tptr),
        .I3(DOBDO[6]),
        .I4(\reg_212_reg[8] [7]),
        .I5(ram_reg_2),
        .O(\t_V_5_reg_151[2]_i_3_n_7 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \t_V_5_reg_151[2]_i_4 
       (.I0(DOBDO[0]),
        .I1(\reg_212_reg[8] [1]),
        .I2(prev_tptr),
        .O(truncated_length_his_t_q0[1]));
  LUT6 #(
    .INIT(64'hEEEE4444EEEF4444)) 
    \t_V_5_reg_151[3]_i_1 
       (.I0(\t_V_5_reg_151_reg[1] ),
        .I1(truncated_length_his_t_q0[3]),
        .I2(ram_reg_1),
        .I3(truncated_length_his_t_q0[4]),
        .I4(\t_V_5_reg_151_reg[8] [2]),
        .I5(\t_V_5_reg_151_reg[4] ),
        .O(\p_066_0_i_i_reg_127_reg[8] [2]));
  LUT6 #(
    .INIT(64'hEEEE4444EEEF4444)) 
    \t_V_5_reg_151[4]_i_1 
       (.I0(\t_V_5_reg_151_reg[1] ),
        .I1(truncated_length_his_t_q0[4]),
        .I2(ram_reg_1),
        .I3(truncated_length_his_t_q0[3]),
        .I4(\t_V_5_reg_151_reg[8] [3]),
        .I5(\t_V_5_reg_151_reg[4] ),
        .O(\p_066_0_i_i_reg_127_reg[8] [3]));
  LUT3 #(
    .INIT(8'hAC)) 
    \t_V_5_reg_151[4]_i_2 
       (.I0(DOBDO[3]),
        .I1(\reg_212_reg[8] [4]),
        .I2(prev_tptr),
        .O(truncated_length_his_t_q0[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    \t_V_5_reg_151[4]_i_3 
       (.I0(DOBDO[2]),
        .I1(\reg_212_reg[8] [3]),
        .I2(prev_tptr),
        .O(truncated_length_his_t_q0[3]));
  LUT6 #(
    .INIT(64'hEEEE4444EEEF4444)) 
    \t_V_5_reg_151[5]_i_1 
       (.I0(\t_V_5_reg_151_reg[1] ),
        .I1(truncated_length_his_t_q0[5]),
        .I2(ram_reg_1),
        .I3(truncated_length_his_t_q0[6]),
        .I4(\t_V_5_reg_151_reg[8] [4]),
        .I5(\t_V_5_reg_151_reg[6] ),
        .O(\p_066_0_i_i_reg_127_reg[8] [4]));
  LUT6 #(
    .INIT(64'hEEEE4444EEEF4444)) 
    \t_V_5_reg_151[6]_i_1 
       (.I0(\t_V_5_reg_151_reg[1] ),
        .I1(truncated_length_his_t_q0[6]),
        .I2(ram_reg_1),
        .I3(truncated_length_his_t_q0[5]),
        .I4(\t_V_5_reg_151_reg[8] [5]),
        .I5(\t_V_5_reg_151_reg[6] ),
        .O(\p_066_0_i_i_reg_127_reg[8] [5]));
  LUT3 #(
    .INIT(8'hAC)) 
    \t_V_5_reg_151[6]_i_2 
       (.I0(DOBDO[5]),
        .I1(\reg_212_reg[8] [6]),
        .I2(prev_tptr),
        .O(truncated_length_his_t_q0[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    \t_V_5_reg_151[6]_i_3 
       (.I0(DOBDO[4]),
        .I1(\reg_212_reg[8] [5]),
        .I2(prev_tptr),
        .O(truncated_length_his_t_q0[5]));
  LUT6 #(
    .INIT(64'hFFFFAABA0030AABA)) 
    \t_V_5_reg_151[7]_i_1 
       (.I0(truncated_length_his_t_q0[7]),
        .I1(\t_V_5_reg_151_reg[7] ),
        .I2(\t_V_5_reg_151[7]_i_3_n_7 ),
        .I3(\t_V_5_reg_151_reg[1]_0 ),
        .I4(\t_V_5_reg_151_reg[1] ),
        .I5(\t_V_5_reg_151_reg[8] [6]),
        .O(\p_066_0_i_i_reg_127_reg[8] [6]));
  LUT3 #(
    .INIT(8'hAC)) 
    \t_V_5_reg_151[7]_i_2 
       (.I0(DOBDO[6]),
        .I1(\reg_212_reg[8] [7]),
        .I2(prev_tptr),
        .O(truncated_length_his_t_q0[7]));
  LUT6 #(
    .INIT(64'h0050035300000000)) 
    \t_V_5_reg_151[7]_i_3 
       (.I0(DOBDO[7]),
        .I1(\reg_212_reg[8] [8]),
        .I2(prev_tptr),
        .I3(\buf_q0[1]_2 ),
        .I4(\reg_212_reg[8] [0]),
        .I5(\t_V_5_reg_151_reg[8] [6]),
        .O(\t_V_5_reg_151[7]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFAABA0030AABA)) 
    \t_V_5_reg_151[8]_i_2 
       (.I0(truncated_length_his_t_q0[8]),
        .I1(\t_V_5_reg_151_reg[7] ),
        .I2(\t_V_5_reg_151[8]_i_5_n_7 ),
        .I3(\t_V_5_reg_151_reg[1]_0 ),
        .I4(\t_V_5_reg_151_reg[1] ),
        .I5(\t_V_5_reg_151_reg[8] [7]),
        .O(\p_066_0_i_i_reg_127_reg[8] [7]));
  LUT3 #(
    .INIT(8'hAC)) 
    \t_V_5_reg_151[8]_i_3 
       (.I0(DOBDO[7]),
        .I1(\reg_212_reg[8] [8]),
        .I2(prev_tptr),
        .O(truncated_length_his_t_q0[8]));
  LUT6 #(
    .INIT(64'h0050035300000000)) 
    \t_V_5_reg_151[8]_i_5 
       (.I0(DOBDO[6]),
        .I1(\reg_212_reg[8] [7]),
        .I2(prev_tptr),
        .I3(\buf_q0[1]_2 ),
        .I4(\reg_212_reg[8] [0]),
        .I5(\t_V_5_reg_151_reg[8] [7]),
        .O(\t_V_5_reg_151[8]_i_5_n_7 ));
endmodule

(* ORIG_REF_NAME = "huffman_encoding_wdI_memcore_ram" *) 
module design_1_huffman_encoding_0_1_huffman_encoding_wdI_memcore_ram_11
   (DOADO,
    DOBDO,
    \p_066_0_i_i_reg_127_reg[0] ,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ap_clk,
    ram_reg_4,
    ADDRARDADDR,
    ram_reg_5,
    DIBDI,
    WEA,
    WEBWE,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8,
    truncate_tree_U0_output_length_histogram1_V_ce0,
    ram_reg_9,
    \t_V_5_reg_151_reg[0] ,
    truncated_length_his_t_q0,
    \t_V_5_reg_151_reg[0]_0 ,
    \t_V_5_reg_151_reg[0]_1 ,
    prev_tptr,
    truncate_tree_U0_output_length_histogram1_V_d1,
    ram_reg_10);
  output [8:0]DOADO;
  output [8:0]DOBDO;
  output [0:0]\p_066_0_i_i_reg_127_reg[0] ;
  output ram_reg_0;
  output ram_reg_1;
  output ram_reg_2;
  output ram_reg_3;
  input ap_clk;
  input ram_reg_4;
  input [5:0]ADDRARDADDR;
  input [5:0]ram_reg_5;
  input [8:0]DIBDI;
  input [0:0]WEA;
  input [0:0]WEBWE;
  input ram_reg_6;
  input ram_reg_7;
  input [0:0]ram_reg_8;
  input truncate_tree_U0_output_length_histogram1_V_ce0;
  input ram_reg_9;
  input \t_V_5_reg_151_reg[0] ;
  input [0:0]truncated_length_his_t_q0;
  input [0:0]\t_V_5_reg_151_reg[0]_0 ;
  input [7:0]\t_V_5_reg_151_reg[0]_1 ;
  input prev_tptr;
  input [7:0]truncate_tree_U0_output_length_histogram1_V_d1;
  input [0:0]ram_reg_10;

  wire [5:0]ADDRARDADDR;
  wire [8:0]DIBDI;
  wire [8:0]DOADO;
  wire [8:0]DOBDO;
  wire [0:0]WEA;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire \buf_ce0[0]_5 ;
  wire [0:0]\p_066_0_i_i_reg_127_reg[0] ;
  wire prev_tptr;
  wire ram_reg_0;
  wire ram_reg_1;
  wire [0:0]ram_reg_10;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire [5:0]ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire [0:0]ram_reg_8;
  wire ram_reg_9;
  wire ram_reg_i_15__13_n_7;
  wire ram_reg_i_16__13_n_7;
  wire ram_reg_i_17__13_n_7;
  wire ram_reg_i_18__13_n_7;
  wire ram_reg_i_19__11_n_7;
  wire ram_reg_i_20__10_n_7;
  wire ram_reg_i_21__9_n_7;
  wire ram_reg_i_22__9_n_7;
  wire ram_reg_i_23__8_n_7;
  wire \t_V_5_reg_151[0]_i_3_n_7 ;
  wire \t_V_5_reg_151_reg[0] ;
  wire [0:0]\t_V_5_reg_151_reg[0]_0 ;
  wire [7:0]\t_V_5_reg_151_reg[0]_1 ;
  wire truncate_tree_U0_output_length_histogram1_V_ce0;
  wire [7:0]truncate_tree_U0_output_length_histogram1_V_d1;
  wire [0:0]truncated_length_his_t_q0;
  wire [15:9]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:9]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFFFFFFFFFFAFFCAC)) 
    \ap_CS_fsm[5]_i_3 
       (.I0(\t_V_5_reg_151_reg[0]_1 [3]),
        .I1(DOBDO[4]),
        .I2(prev_tptr),
        .I3(\t_V_5_reg_151_reg[0]_1 [2]),
        .I4(DOBDO[3]),
        .I5(ram_reg_2),
        .O(ram_reg_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d9" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d9" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "576" *) 
  (* RTL_RAM_NAME = "gen_buffer[0].huffman_encoding_wdI_memcore_U/huffman_encoding_wdI_memcore_ram_U/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "8" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "960" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,ram_reg_5,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_i_15__13_n_7,ram_reg_i_16__13_n_7,ram_reg_i_17__13_n_7,ram_reg_i_18__13_n_7,ram_reg_i_19__11_n_7,ram_reg_i_20__10_n_7,ram_reg_i_21__9_n_7,ram_reg_i_22__9_n_7,ram_reg_i_23__8_n_7}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIBDI}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:9],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:9],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(ram_reg_4),
        .ENBWREN(\buf_ce0[0]_5 ),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,WEBWE,WEBWE}));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_15__13
       (.I0(truncate_tree_U0_output_length_histogram1_V_d1[7]),
        .I1(ram_reg_9),
        .O(ram_reg_i_15__13_n_7));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_16__13
       (.I0(truncate_tree_U0_output_length_histogram1_V_d1[6]),
        .I1(ram_reg_9),
        .O(ram_reg_i_16__13_n_7));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_17__13
       (.I0(truncate_tree_U0_output_length_histogram1_V_d1[5]),
        .I1(ram_reg_9),
        .O(ram_reg_i_17__13_n_7));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_18__13
       (.I0(truncate_tree_U0_output_length_histogram1_V_d1[4]),
        .I1(ram_reg_9),
        .O(ram_reg_i_18__13_n_7));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_19__11
       (.I0(truncate_tree_U0_output_length_histogram1_V_d1[3]),
        .I1(ram_reg_9),
        .O(ram_reg_i_19__11_n_7));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_20__10
       (.I0(truncate_tree_U0_output_length_histogram1_V_d1[2]),
        .I1(ram_reg_9),
        .O(ram_reg_i_20__10_n_7));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_21__9
       (.I0(truncate_tree_U0_output_length_histogram1_V_d1[1]),
        .I1(ram_reg_9),
        .O(ram_reg_i_21__9_n_7));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_22__9
       (.I0(truncate_tree_U0_output_length_histogram1_V_d1[0]),
        .I1(ram_reg_9),
        .O(ram_reg_i_22__9_n_7));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_23__8
       (.I0(ram_reg_9),
        .I1(ram_reg_10),
        .O(ram_reg_i_23__8_n_7));
  LUT5 #(
    .INIT(32'h4040FF00)) 
    ram_reg_i_2__0
       (.I0(ram_reg_6),
        .I1(ram_reg_7),
        .I2(ram_reg_8),
        .I3(truncate_tree_U0_output_length_histogram1_V_ce0),
        .I4(ram_reg_9),
        .O(\buf_ce0[0]_5 ));
  LUT6 #(
    .INIT(64'hEEEE4444EEEF4444)) 
    \t_V_5_reg_151[0]_i_1 
       (.I0(\t_V_5_reg_151_reg[0] ),
        .I1(truncated_length_his_t_q0),
        .I2(ram_reg_0),
        .I3(ram_reg_1),
        .I4(\t_V_5_reg_151_reg[0]_0 ),
        .I5(\t_V_5_reg_151[0]_i_3_n_7 ),
        .O(\p_066_0_i_i_reg_127_reg[0] ));
  LUT5 #(
    .INIT(32'hFFFACFCA)) 
    \t_V_5_reg_151[0]_i_3 
       (.I0(DOBDO[7]),
        .I1(\t_V_5_reg_151_reg[0]_1 [6]),
        .I2(prev_tptr),
        .I3(DOBDO[8]),
        .I4(\t_V_5_reg_151_reg[0]_1 [7]),
        .O(\t_V_5_reg_151[0]_i_3_n_7 ));
  LUT5 #(
    .INIT(32'hFFFACFCA)) 
    \t_V_5_reg_151[4]_i_4 
       (.I0(DOBDO[5]),
        .I1(\t_V_5_reg_151_reg[0]_1 [4]),
        .I2(prev_tptr),
        .I3(DOBDO[6]),
        .I4(\t_V_5_reg_151_reg[0]_1 [5]),
        .O(ram_reg_2));
  LUT5 #(
    .INIT(32'hFFFACFCA)) 
    \t_V_5_reg_151[6]_i_4 
       (.I0(DOBDO[3]),
        .I1(\t_V_5_reg_151_reg[0]_1 [2]),
        .I2(prev_tptr),
        .I3(DOBDO[4]),
        .I4(\t_V_5_reg_151_reg[0]_1 [3]),
        .O(ram_reg_3));
  LUT5 #(
    .INIT(32'hFFFACFCA)) 
    \t_V_5_reg_151[8]_i_4 
       (.I0(DOBDO[1]),
        .I1(\t_V_5_reg_151_reg[0]_1 [0]),
        .I2(prev_tptr),
        .I3(DOBDO[2]),
        .I4(\t_V_5_reg_151_reg[0]_1 [1]),
        .O(ram_reg_1));
endmodule

(* ORIG_REF_NAME = "huffman_encoding_yd2" *) 
module design_1_huffman_encoding_0_1_huffman_encoding_yd2
   (DOBDO,
    \iptr_reg[0]_0 ,
    \tptr_reg[0]_0 ,
    symbol_bits_V_t_empty_n,
    canonize_tree_U0_ap_continue,
    icmp_ln883_fu_265_p2,
    D,
    ram_reg,
    ram_reg_0,
    ap_clk,
    canonize_tree_U0_symbol_bits_V_we0,
    E,
    length_V_reg_4020,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    WEA,
    SS,
    \iptr_reg[0]_1 ,
    \tptr_reg[0]_1 ,
    full_n,
    empty_n_reg_0,
    \count_reg[0]_0 ,
    CO,
    ap_done_reg,
    \count_reg[0]_1 );
  output [4:0]DOBDO;
  output [0:0]\iptr_reg[0]_0 ;
  output [0:0]\tptr_reg[0]_0 ;
  output symbol_bits_V_t_empty_n;
  output canonize_tree_U0_ap_continue;
  output icmp_ln883_fu_265_p2;
  output [3:0]D;
  output ram_reg;
  output [1:0]ram_reg_0;
  input ap_clk;
  input canonize_tree_U0_symbol_bits_V_we0;
  input [0:0]E;
  input length_V_reg_4020;
  input [7:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [4:0]DIADI;
  input [0:0]WEA;
  input [0:0]SS;
  input \iptr_reg[0]_1 ;
  input \tptr_reg[0]_1 ;
  input full_n;
  input empty_n_reg_0;
  input [0:0]\count_reg[0]_0 ;
  input [0:0]CO;
  input ap_done_reg;
  input \count_reg[0]_1 ;

  wire [7:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [0:0]CO;
  wire [3:0]D;
  wire [4:0]DIADI;
  wire [4:0]DOBDO;
  wire [0:0]E;
  wire [0:0]SS;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_done_reg;
  wire canonize_tree_U0_ap_continue;
  wire canonize_tree_U0_symbol_bits_V_we0;
  wire [1:0]count;
  wire \count[0]_i_1_n_7 ;
  wire \count[1]_i_1_n_7 ;
  wire [0:0]\count_reg[0]_0 ;
  wire \count_reg[0]_1 ;
  wire empty_n_i_1__12_n_7;
  wire empty_n_reg_0;
  wire full_n;
  wire full_n_i_1__12_n_7;
  wire icmp_ln883_fu_265_p2;
  wire [0:0]\iptr_reg[0]_0 ;
  wire \iptr_reg[0]_1 ;
  wire length_V_reg_4020;
  wire ram_reg;
  wire [1:0]ram_reg_0;
  wire symbol_bits_V_t_empty_n;
  wire [0:0]\tptr_reg[0]_0 ;
  wire \tptr_reg[0]_1 ;

  LUT6 #(
    .INIT(64'h07FFF800F80007FF)) 
    \count[0]_i_1 
       (.I0(\count_reg[0]_0 ),
        .I1(CO),
        .I2(ap_done_reg),
        .I3(canonize_tree_U0_ap_continue),
        .I4(\count_reg[0]_1 ),
        .I5(count[0]),
        .O(\count[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair563" *) 
  LUT4 #(
    .INIT(16'hB54A)) 
    \count[1]_i_1 
       (.I0(count[0]),
        .I1(full_n),
        .I2(empty_n_reg_0),
        .I3(count[1]),
        .O(\count[1]_i_1_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[0]_i_1_n_7 ),
        .Q(count[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[1]_i_1_n_7 ),
        .Q(count[1]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair563" *) 
  LUT5 #(
    .INIT(32'hF7FF00FF)) 
    empty_n_i_1__12
       (.I0(full_n),
        .I1(count[0]),
        .I2(count[1]),
        .I3(empty_n_reg_0),
        .I4(symbol_bits_V_t_empty_n),
        .O(empty_n_i_1__12_n_7));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__12_n_7),
        .Q(symbol_bits_V_t_empty_n),
        .R(SS));
  LUT5 #(
    .INIT(32'hFFFEFF00)) 
    full_n_i_1__12
       (.I0(empty_n_reg_0),
        .I1(count[0]),
        .I2(count[1]),
        .I3(full_n),
        .I4(canonize_tree_U0_ap_continue),
        .O(full_n_i_1__12_n_7));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__12_n_7),
        .Q(canonize_tree_U0_ap_continue),
        .S(SS));
  design_1_huffman_encoding_0_1_huffman_encoding_yd2_memcore huffman_encoding_yd2_memcore_U
       (.ADDRARDADDR({ADDRARDADDR,\iptr_reg[0]_0 }),
        .ADDRBWRADDR({ADDRBWRADDR,\tptr_reg[0]_0 }),
        .D(D),
        .DIADI(DIADI),
        .DOBDO(DOBDO),
        .E(E),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .canonize_tree_U0_symbol_bits_V_we0(canonize_tree_U0_symbol_bits_V_we0),
        .icmp_ln883_fu_265_p2(icmp_ln883_fu_265_p2),
        .length_V_reg_4020(length_V_reg_4020),
        .ram_reg(ram_reg),
        .ram_reg_0(ram_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \iptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\iptr_reg[0]_1 ),
        .Q(\iptr_reg[0]_0 ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \tptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tptr_reg[0]_1 ),
        .Q(\tptr_reg[0]_0 ),
        .R(SS));
endmodule

(* ORIG_REF_NAME = "huffman_encoding_yd2_memcore" *) 
module design_1_huffman_encoding_0_1_huffman_encoding_yd2_memcore
   (DOBDO,
    icmp_ln883_fu_265_p2,
    D,
    ram_reg,
    ram_reg_0,
    ap_clk,
    canonize_tree_U0_symbol_bits_V_we0,
    E,
    length_V_reg_4020,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    WEA);
  output [4:0]DOBDO;
  output icmp_ln883_fu_265_p2;
  output [3:0]D;
  output ram_reg;
  output [1:0]ram_reg_0;
  input ap_clk;
  input canonize_tree_U0_symbol_bits_V_we0;
  input [0:0]E;
  input length_V_reg_4020;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [4:0]DIADI;
  input [0:0]WEA;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [3:0]D;
  wire [4:0]DIADI;
  wire [4:0]DOBDO;
  wire [0:0]E;
  wire [0:0]WEA;
  wire ap_clk;
  wire canonize_tree_U0_symbol_bits_V_we0;
  wire icmp_ln883_fu_265_p2;
  wire length_V_reg_4020;
  wire ram_reg;
  wire [1:0]ram_reg_0;

  design_1_huffman_encoding_0_1_huffman_encoding_yd2_memcore_ram huffman_encoding_yd2_memcore_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .D(D),
        .DIADI(DIADI),
        .DOBDO(DOBDO),
        .E(E),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .canonize_tree_U0_symbol_bits_V_we0(canonize_tree_U0_symbol_bits_V_we0),
        .icmp_ln883_fu_265_p2(icmp_ln883_fu_265_p2),
        .length_V_reg_4020(length_V_reg_4020),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0));
endmodule

(* ORIG_REF_NAME = "huffman_encoding_yd2_memcore_ram" *) 
module design_1_huffman_encoding_0_1_huffman_encoding_yd2_memcore_ram
   (DOBDO,
    icmp_ln883_fu_265_p2,
    D,
    ram_reg_0,
    ram_reg_1,
    ap_clk,
    canonize_tree_U0_symbol_bits_V_we0,
    E,
    length_V_reg_4020,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    WEA);
  output [4:0]DOBDO;
  output icmp_ln883_fu_265_p2;
  output [3:0]D;
  output ram_reg_0;
  output [1:0]ram_reg_1;
  input ap_clk;
  input canonize_tree_U0_symbol_bits_V_we0;
  input [0:0]E;
  input length_V_reg_4020;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [4:0]DIADI;
  input [0:0]WEA;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [3:0]D;
  wire [4:0]DIADI;
  wire [4:0]DOBDO;
  wire [0:0]E;
  wire [0:0]WEA;
  wire ap_clk;
  wire canonize_tree_U0_symbol_bits_V_we0;
  wire icmp_ln883_fu_265_p2;
  wire length_V_reg_4020;
  wire ram_reg_0;
  wire [1:0]ram_reg_1;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:5]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair560" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \first_codeword_V_add_1_reg_414[4]_i_2 
       (.I0(DOBDO[1]),
        .I1(DOBDO[0]),
        .I2(DOBDO[2]),
        .I3(DOBDO[3]),
        .I4(DOBDO[4]),
        .O(icmp_ln883_fu_265_p2));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d5" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d5" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "symbol_bits_V_U/huffman_encoding_yd2_memcore_U/huffman_encoding_yd2_memcore_ram_U/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "512" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "4" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:5],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(canonize_tree_U0_symbol_bits_V_we0),
        .ENBWREN(E),
        .REGCEAREGCE(1'b0),
        .REGCEB(length_V_reg_4020),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair562" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \ret_V_reg_430[0]_i_1 
       (.I0(DOBDO[0]),
        .O(ram_reg_0));
  LUT1 #(
    .INIT(2'h1)) 
    \ret_V_reg_430[1]_i_1 
       (.I0(DOBDO[1]),
        .O(D[0]));
  LUT2 #(
    .INIT(4'h9)) 
    \ret_V_reg_430[3]_i_1 
       (.I0(DOBDO[2]),
        .I1(DOBDO[3]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair561" *) 
  LUT3 #(
    .INIT(8'h95)) 
    \ret_V_reg_430[4]_i_1 
       (.I0(DOBDO[4]),
        .I1(DOBDO[3]),
        .I2(DOBDO[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair561" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \ret_V_reg_430[5]_i_2 
       (.I0(DOBDO[3]),
        .I1(DOBDO[2]),
        .I2(DOBDO[4]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair562" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sub_ln556_reg_436[1]_i_1 
       (.I0(DOBDO[0]),
        .I1(DOBDO[1]),
        .O(ram_reg_1[0]));
  (* SOFT_HLUTNM = "soft_lutpair560" *) 
  LUT3 #(
    .INIT(8'h95)) 
    \sub_ln556_reg_436[2]_i_1 
       (.I0(DOBDO[2]),
        .I1(DOBDO[1]),
        .I2(DOBDO[0]),
        .O(ram_reg_1[1]));
endmodule

(* ORIG_REF_NAME = "ibuf" *) 
module design_1_huffman_encoding_0_1_ibuf
   (icmp_ln13_fu_147_p2,
    symbol_histogram_TREADY,
    Q,
    \ireg_reg[48]_0 ,
    ram_reg_i_8__5_0,
    D,
    ap_rst_n,
    SR,
    E,
    ap_clk);
  output icmp_ln13_fu_147_p2;
  output symbol_histogram_TREADY;
  output [0:0]Q;
  output [41:0]\ireg_reg[48]_0 ;
  input [8:0]ram_reg_i_8__5_0;
  input [41:0]D;
  input ap_rst_n;
  input [0:0]SR;
  input [0:0]E;
  input ap_clk;

  wire [41:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire icmp_ln13_fu_147_p2;
  wire [41:0]\ireg_reg[48]_0 ;
  wire \ireg_reg_n_7_[0] ;
  wire \ireg_reg_n_7_[10] ;
  wire \ireg_reg_n_7_[11] ;
  wire \ireg_reg_n_7_[12] ;
  wire \ireg_reg_n_7_[13] ;
  wire \ireg_reg_n_7_[14] ;
  wire \ireg_reg_n_7_[15] ;
  wire \ireg_reg_n_7_[16] ;
  wire \ireg_reg_n_7_[17] ;
  wire \ireg_reg_n_7_[18] ;
  wire \ireg_reg_n_7_[19] ;
  wire \ireg_reg_n_7_[1] ;
  wire \ireg_reg_n_7_[20] ;
  wire \ireg_reg_n_7_[21] ;
  wire \ireg_reg_n_7_[22] ;
  wire \ireg_reg_n_7_[23] ;
  wire \ireg_reg_n_7_[24] ;
  wire \ireg_reg_n_7_[25] ;
  wire \ireg_reg_n_7_[26] ;
  wire \ireg_reg_n_7_[27] ;
  wire \ireg_reg_n_7_[28] ;
  wire \ireg_reg_n_7_[29] ;
  wire \ireg_reg_n_7_[2] ;
  wire \ireg_reg_n_7_[30] ;
  wire \ireg_reg_n_7_[31] ;
  wire \ireg_reg_n_7_[32] ;
  wire \ireg_reg_n_7_[33] ;
  wire \ireg_reg_n_7_[34] ;
  wire \ireg_reg_n_7_[35] ;
  wire \ireg_reg_n_7_[36] ;
  wire \ireg_reg_n_7_[37] ;
  wire \ireg_reg_n_7_[38] ;
  wire \ireg_reg_n_7_[39] ;
  wire \ireg_reg_n_7_[3] ;
  wire \ireg_reg_n_7_[40] ;
  wire \ireg_reg_n_7_[4] ;
  wire \ireg_reg_n_7_[5] ;
  wire \ireg_reg_n_7_[6] ;
  wire \ireg_reg_n_7_[7] ;
  wire \ireg_reg_n_7_[8] ;
  wire \ireg_reg_n_7_[9] ;
  wire ram_reg_i_12__1_n_7;
  wire [8:0]ram_reg_i_8__5_0;
  wire symbol_histogram_TREADY;

  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\ireg_reg_n_7_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(D[10]),
        .Q(\ireg_reg_n_7_[10] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(D[11]),
        .Q(\ireg_reg_n_7_[11] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(D[12]),
        .Q(\ireg_reg_n_7_[12] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(D[13]),
        .Q(\ireg_reg_n_7_[13] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(D[14]),
        .Q(\ireg_reg_n_7_[14] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(D[15]),
        .Q(\ireg_reg_n_7_[15] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(D[16]),
        .Q(\ireg_reg_n_7_[16] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(D[17]),
        .Q(\ireg_reg_n_7_[17] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(D[18]),
        .Q(\ireg_reg_n_7_[18] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(D[19]),
        .Q(\ireg_reg_n_7_[19] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\ireg_reg_n_7_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(D[20]),
        .Q(\ireg_reg_n_7_[20] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(D[21]),
        .Q(\ireg_reg_n_7_[21] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(D[22]),
        .Q(\ireg_reg_n_7_[22] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(D[23]),
        .Q(\ireg_reg_n_7_[23] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(D[24]),
        .Q(\ireg_reg_n_7_[24] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(D[25]),
        .Q(\ireg_reg_n_7_[25] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(D[26]),
        .Q(\ireg_reg_n_7_[26] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(D[27]),
        .Q(\ireg_reg_n_7_[27] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(D[28]),
        .Q(\ireg_reg_n_7_[28] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(D[29]),
        .Q(\ireg_reg_n_7_[29] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\ireg_reg_n_7_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(D[30]),
        .Q(\ireg_reg_n_7_[30] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(D[31]),
        .Q(\ireg_reg_n_7_[31] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(D[32]),
        .Q(\ireg_reg_n_7_[32] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(D[33]),
        .Q(\ireg_reg_n_7_[33] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(D[34]),
        .Q(\ireg_reg_n_7_[34] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(D[35]),
        .Q(\ireg_reg_n_7_[35] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[36] 
       (.C(ap_clk),
        .CE(E),
        .D(D[36]),
        .Q(\ireg_reg_n_7_[36] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[37] 
       (.C(ap_clk),
        .CE(E),
        .D(D[37]),
        .Q(\ireg_reg_n_7_[37] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[38] 
       (.C(ap_clk),
        .CE(E),
        .D(D[38]),
        .Q(\ireg_reg_n_7_[38] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(D[39]),
        .Q(\ireg_reg_n_7_[39] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\ireg_reg_n_7_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[40] 
       (.C(ap_clk),
        .CE(E),
        .D(D[40]),
        .Q(\ireg_reg_n_7_[40] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[48] 
       (.C(ap_clk),
        .CE(E),
        .D(D[41]),
        .Q(Q),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\ireg_reg_n_7_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\ireg_reg_n_7_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\ireg_reg_n_7_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\ireg_reg_n_7_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(D[8]),
        .Q(\ireg_reg_n_7_[8] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(D[9]),
        .Q(\ireg_reg_n_7_[9] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \odata[0]_i_1 
       (.I0(\ireg_reg_n_7_[0] ),
        .I1(Q),
        .I2(D[0]),
        .O(\ireg_reg[48]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \odata[10]_i_1 
       (.I0(\ireg_reg_n_7_[10] ),
        .I1(Q),
        .I2(D[10]),
        .O(\ireg_reg[48]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \odata[11]_i_1 
       (.I0(\ireg_reg_n_7_[11] ),
        .I1(Q),
        .I2(D[11]),
        .O(\ireg_reg[48]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \odata[12]_i_1 
       (.I0(\ireg_reg_n_7_[12] ),
        .I1(Q),
        .I2(D[12]),
        .O(\ireg_reg[48]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \odata[13]_i_1 
       (.I0(\ireg_reg_n_7_[13] ),
        .I1(Q),
        .I2(D[13]),
        .O(\ireg_reg[48]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \odata[14]_i_1 
       (.I0(\ireg_reg_n_7_[14] ),
        .I1(Q),
        .I2(D[14]),
        .O(\ireg_reg[48]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \odata[15]_i_1 
       (.I0(\ireg_reg_n_7_[15] ),
        .I1(Q),
        .I2(D[15]),
        .O(\ireg_reg[48]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \odata[16]_i_1 
       (.I0(\ireg_reg_n_7_[16] ),
        .I1(Q),
        .I2(D[16]),
        .O(\ireg_reg[48]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \odata[17]_i_1 
       (.I0(\ireg_reg_n_7_[17] ),
        .I1(Q),
        .I2(D[17]),
        .O(\ireg_reg[48]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \odata[18]_i_1 
       (.I0(\ireg_reg_n_7_[18] ),
        .I1(Q),
        .I2(D[18]),
        .O(\ireg_reg[48]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \odata[19]_i_1 
       (.I0(\ireg_reg_n_7_[19] ),
        .I1(Q),
        .I2(D[19]),
        .O(\ireg_reg[48]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \odata[1]_i_1 
       (.I0(\ireg_reg_n_7_[1] ),
        .I1(Q),
        .I2(D[1]),
        .O(\ireg_reg[48]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \odata[20]_i_1 
       (.I0(\ireg_reg_n_7_[20] ),
        .I1(Q),
        .I2(D[20]),
        .O(\ireg_reg[48]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \odata[21]_i_1 
       (.I0(\ireg_reg_n_7_[21] ),
        .I1(Q),
        .I2(D[21]),
        .O(\ireg_reg[48]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \odata[22]_i_1 
       (.I0(\ireg_reg_n_7_[22] ),
        .I1(Q),
        .I2(D[22]),
        .O(\ireg_reg[48]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \odata[23]_i_1 
       (.I0(\ireg_reg_n_7_[23] ),
        .I1(Q),
        .I2(D[23]),
        .O(\ireg_reg[48]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \odata[24]_i_1 
       (.I0(\ireg_reg_n_7_[24] ),
        .I1(Q),
        .I2(D[24]),
        .O(\ireg_reg[48]_0 [24]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \odata[25]_i_1 
       (.I0(\ireg_reg_n_7_[25] ),
        .I1(Q),
        .I2(D[25]),
        .O(\ireg_reg[48]_0 [25]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \odata[26]_i_1 
       (.I0(\ireg_reg_n_7_[26] ),
        .I1(Q),
        .I2(D[26]),
        .O(\ireg_reg[48]_0 [26]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \odata[27]_i_1 
       (.I0(\ireg_reg_n_7_[27] ),
        .I1(Q),
        .I2(D[27]),
        .O(\ireg_reg[48]_0 [27]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \odata[28]_i_1 
       (.I0(\ireg_reg_n_7_[28] ),
        .I1(Q),
        .I2(D[28]),
        .O(\ireg_reg[48]_0 [28]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \odata[29]_i_1 
       (.I0(\ireg_reg_n_7_[29] ),
        .I1(Q),
        .I2(D[29]),
        .O(\ireg_reg[48]_0 [29]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \odata[2]_i_1 
       (.I0(\ireg_reg_n_7_[2] ),
        .I1(Q),
        .I2(D[2]),
        .O(\ireg_reg[48]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \odata[30]_i_1 
       (.I0(\ireg_reg_n_7_[30] ),
        .I1(Q),
        .I2(D[30]),
        .O(\ireg_reg[48]_0 [30]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \odata[31]_i_1 
       (.I0(\ireg_reg_n_7_[31] ),
        .I1(Q),
        .I2(D[31]),
        .O(\ireg_reg[48]_0 [31]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \odata[32]_i_1 
       (.I0(\ireg_reg_n_7_[32] ),
        .I1(Q),
        .I2(D[32]),
        .O(\ireg_reg[48]_0 [32]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \odata[33]_i_1 
       (.I0(\ireg_reg_n_7_[33] ),
        .I1(Q),
        .I2(D[33]),
        .O(\ireg_reg[48]_0 [33]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \odata[34]_i_1 
       (.I0(\ireg_reg_n_7_[34] ),
        .I1(Q),
        .I2(D[34]),
        .O(\ireg_reg[48]_0 [34]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \odata[35]_i_1 
       (.I0(\ireg_reg_n_7_[35] ),
        .I1(Q),
        .I2(D[35]),
        .O(\ireg_reg[48]_0 [35]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \odata[36]_i_1 
       (.I0(\ireg_reg_n_7_[36] ),
        .I1(Q),
        .I2(D[36]),
        .O(\ireg_reg[48]_0 [36]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \odata[37]_i_1 
       (.I0(\ireg_reg_n_7_[37] ),
        .I1(Q),
        .I2(D[37]),
        .O(\ireg_reg[48]_0 [37]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \odata[38]_i_1 
       (.I0(\ireg_reg_n_7_[38] ),
        .I1(Q),
        .I2(D[38]),
        .O(\ireg_reg[48]_0 [38]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \odata[39]_i_1 
       (.I0(\ireg_reg_n_7_[39] ),
        .I1(Q),
        .I2(D[39]),
        .O(\ireg_reg[48]_0 [39]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \odata[3]_i_1 
       (.I0(\ireg_reg_n_7_[3] ),
        .I1(Q),
        .I2(D[3]),
        .O(\ireg_reg[48]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \odata[40]_i_1 
       (.I0(\ireg_reg_n_7_[40] ),
        .I1(Q),
        .I2(D[40]),
        .O(\ireg_reg[48]_0 [40]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \odata[48]_i_2 
       (.I0(Q),
        .I1(D[41]),
        .O(\ireg_reg[48]_0 [41]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \odata[4]_i_1 
       (.I0(\ireg_reg_n_7_[4] ),
        .I1(Q),
        .I2(D[4]),
        .O(\ireg_reg[48]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \odata[5]_i_1 
       (.I0(\ireg_reg_n_7_[5] ),
        .I1(Q),
        .I2(D[5]),
        .O(\ireg_reg[48]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \odata[6]_i_1 
       (.I0(\ireg_reg_n_7_[6] ),
        .I1(Q),
        .I2(D[6]),
        .O(\ireg_reg[48]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \odata[7]_i_1 
       (.I0(\ireg_reg_n_7_[7] ),
        .I1(Q),
        .I2(D[7]),
        .O(\ireg_reg[48]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \odata[8]_i_1 
       (.I0(\ireg_reg_n_7_[8] ),
        .I1(Q),
        .I2(D[8]),
        .O(\ireg_reg[48]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \odata[9]_i_1 
       (.I0(\ireg_reg_n_7_[9] ),
        .I1(Q),
        .I2(D[9]),
        .O(\ireg_reg[48]_0 [9]));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    ram_reg_i_12__1
       (.I0(ram_reg_i_8__5_0[3]),
        .I1(ram_reg_i_8__5_0[4]),
        .I2(ram_reg_i_8__5_0[5]),
        .I3(ram_reg_i_8__5_0[6]),
        .I4(ram_reg_i_8__5_0[7]),
        .I5(ram_reg_i_8__5_0[8]),
        .O(ram_reg_i_12__1_n_7));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_i_8__5
       (.I0(ram_reg_i_12__1_n_7),
        .I1(ram_reg_i_8__5_0[0]),
        .I2(ram_reg_i_8__5_0[1]),
        .I3(ram_reg_i_8__5_0[2]),
        .O(icmp_ln13_fu_147_p2));
  LUT3 #(
    .INIT(8'h08)) 
    symbol_histogram_TREADY_INST_0
       (.I0(D[41]),
        .I1(ap_rst_n),
        .I2(Q),
        .O(symbol_histogram_TREADY));
endmodule

(* ORIG_REF_NAME = "ibuf" *) 
module design_1_huffman_encoding_0_1_ibuf__parameterized1
   (p_0_in,
    \ireg_reg[0]_0 ,
    encoding_TVALID_int,
    ap_rst_n,
    encoding_TREADY,
    \ireg_reg[1]_0 ,
    ap_clk);
  output p_0_in;
  output \ireg_reg[0]_0 ;
  input encoding_TVALID_int;
  input ap_rst_n;
  input encoding_TREADY;
  input \ireg_reg[1]_0 ;
  input ap_clk;

  wire ap_clk;
  wire ap_rst_n;
  wire encoding_TREADY;
  wire encoding_TVALID_int;
  wire \ireg[0]_i_1_n_7 ;
  wire \ireg[1]_i_1_n_7 ;
  wire \ireg_reg[0]_0 ;
  wire \ireg_reg[1]_0 ;
  wire p_0_in;

  LUT5 #(
    .INIT(32'h088C0808)) 
    \ireg[0]_i_1 
       (.I0(\ireg_reg[0]_0 ),
        .I1(ap_rst_n),
        .I2(p_0_in),
        .I3(encoding_TREADY),
        .I4(\ireg_reg[1]_0 ),
        .O(\ireg[0]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'h00C80000)) 
    \ireg[1]_i_1 
       (.I0(encoding_TVALID_int),
        .I1(ap_rst_n),
        .I2(p_0_in),
        .I3(encoding_TREADY),
        .I4(\ireg_reg[1]_0 ),
        .O(\ireg[1]_i_1_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ireg[0]_i_1_n_7 ),
        .Q(\ireg_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ireg[1]_i_1_n_7 ),
        .Q(p_0_in),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ibuf" *) 
module design_1_huffman_encoding_0_1_ibuf__parameterized2
   (\ap_CS_fsm_reg[2] ,
    D,
    \ap_CS_fsm_reg[2]_0 ,
    \ireg_reg[32]_0 ,
    E,
    ap_rst_n_0,
    ap_enable_reg_pp1_iter0_reg,
    \count_reg[1] ,
    \ireg_reg[32]_1 ,
    count,
    \icmp_ln883_reg_410_reg[0] ,
    \icmp_ln25_reg_388_reg[0] ,
    \ap_CS_fsm_reg[3] ,
    ap_enable_reg_pp0_iter2_reg,
    ap_enable_reg_pp0_iter2_reg_0,
    Q,
    ap_enable_reg_pp1_iter0,
    \ap_CS_fsm_reg[3]_0 ,
    ap_rst_n,
    \ap_CS_fsm_reg[8] ,
    encoding_TREADY,
    \ap_CS_fsm_reg[8]_0 ,
    \ap_CS_fsm_reg[4] ,
    \odata_reg[10] ,
    \q0_reg[0] ,
    ap_enable_reg_pp0_iter2,
    \odata_reg[10]_0 ,
    \ireg_reg[26]_0 ,
    \ireg_reg[24]_0 ,
    \ireg_reg[23]_0 ,
    \ireg_reg[25]_0 ,
    \ireg_reg[22]_0 ,
    \ireg_reg[14]_0 ,
    \ireg_reg[15]_0 ,
    \ireg_reg[16]_0 ,
    \ireg_reg[17]_0 ,
    \ireg_reg[18]_0 ,
    \ireg_reg[19]_0 ,
    \ireg_reg[20]_0 ,
    \ireg_reg[21]_0 ,
    \ireg_reg[12]_0 ,
    \ireg_reg[13]_0 ,
    \ireg_reg[11]_0 ,
    DOBDO,
    \ireg_reg[10]_0 ,
    \ireg_reg[0]_0 ,
    icmp_ln17_reg_359_pp0_iter1_reg,
    ram_reg_0_15_0_0__0,
    SR,
    ap_clk);
  output \ap_CS_fsm_reg[2] ;
  output [3:0]D;
  output \ap_CS_fsm_reg[2]_0 ;
  output [0:0]\ireg_reg[32]_0 ;
  output [0:0]E;
  output [0:0]ap_rst_n_0;
  output [0:0]ap_enable_reg_pp1_iter0_reg;
  output \count_reg[1] ;
  output [0:0]\ireg_reg[32]_1 ;
  output [0:0]count;
  output [0:0]\icmp_ln883_reg_410_reg[0] ;
  output [27:0]\icmp_ln25_reg_388_reg[0] ;
  output \ap_CS_fsm_reg[3] ;
  output ap_enable_reg_pp0_iter2_reg;
  output ap_enable_reg_pp0_iter2_reg_0;
  input [5:0]Q;
  input ap_enable_reg_pp1_iter0;
  input \ap_CS_fsm_reg[3]_0 ;
  input ap_rst_n;
  input \ap_CS_fsm_reg[8] ;
  input encoding_TREADY;
  input \ap_CS_fsm_reg[8]_0 ;
  input \ap_CS_fsm_reg[4] ;
  input \odata_reg[10] ;
  input \q0_reg[0] ;
  input ap_enable_reg_pp0_iter2;
  input \odata_reg[10]_0 ;
  input [5:0]\ireg_reg[26]_0 ;
  input \ireg_reg[24]_0 ;
  input \ireg_reg[23]_0 ;
  input \ireg_reg[25]_0 ;
  input \ireg_reg[22]_0 ;
  input \ireg_reg[14]_0 ;
  input \ireg_reg[15]_0 ;
  input \ireg_reg[16]_0 ;
  input \ireg_reg[17]_0 ;
  input \ireg_reg[18]_0 ;
  input \ireg_reg[19]_0 ;
  input \ireg_reg[20]_0 ;
  input \ireg_reg[21]_0 ;
  input \ireg_reg[12]_0 ;
  input \ireg_reg[13]_0 ;
  input \ireg_reg[11]_0 ;
  input [4:0]DOBDO;
  input \ireg_reg[10]_0 ;
  input [0:0]\ireg_reg[0]_0 ;
  input icmp_ln17_reg_359_pp0_iter1_reg;
  input [0:0]ram_reg_0_15_0_0__0;
  input [0:0]SR;
  input ap_clk;

  wire [3:0]D;
  wire [4:0]DOBDO;
  wire [0:0]E;
  wire [5:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm[3]_i_2__0_n_7 ;
  wire \ap_CS_fsm[8]_i_2__0_n_7 ;
  wire \ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg[3] ;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire \ap_CS_fsm_reg[4] ;
  wire \ap_CS_fsm_reg[8] ;
  wire \ap_CS_fsm_reg[8]_0 ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_reg;
  wire ap_enable_reg_pp0_iter2_reg_0;
  wire ap_enable_reg_pp1_iter0;
  wire [0:0]ap_enable_reg_pp1_iter0_reg;
  wire ap_rst_n;
  wire [0:0]ap_rst_n_0;
  wire [0:0]count;
  wire \count_reg[1] ;
  wire [25:0]encoding_TDATA_int;
  wire encoding_TREADY;
  wire icmp_ln17_reg_359_pp0_iter1_reg;
  wire [27:0]\icmp_ln25_reg_388_reg[0] ;
  wire [0:0]\icmp_ln883_reg_410_reg[0] ;
  wire ireg01_out;
  wire [0:0]\ireg_reg[0]_0 ;
  wire \ireg_reg[10]_0 ;
  wire \ireg_reg[11]_0 ;
  wire \ireg_reg[12]_0 ;
  wire \ireg_reg[13]_0 ;
  wire \ireg_reg[14]_0 ;
  wire \ireg_reg[15]_0 ;
  wire \ireg_reg[16]_0 ;
  wire \ireg_reg[17]_0 ;
  wire \ireg_reg[18]_0 ;
  wire \ireg_reg[19]_0 ;
  wire \ireg_reg[20]_0 ;
  wire \ireg_reg[21]_0 ;
  wire \ireg_reg[22]_0 ;
  wire \ireg_reg[23]_0 ;
  wire \ireg_reg[24]_0 ;
  wire \ireg_reg[25]_0 ;
  wire [5:0]\ireg_reg[26]_0 ;
  wire [0:0]\ireg_reg[32]_0 ;
  wire [0:0]\ireg_reg[32]_1 ;
  wire \ireg_reg_n_7_[0] ;
  wire \ireg_reg_n_7_[10] ;
  wire \ireg_reg_n_7_[11] ;
  wire \ireg_reg_n_7_[12] ;
  wire \ireg_reg_n_7_[13] ;
  wire \ireg_reg_n_7_[14] ;
  wire \ireg_reg_n_7_[15] ;
  wire \ireg_reg_n_7_[16] ;
  wire \ireg_reg_n_7_[17] ;
  wire \ireg_reg_n_7_[18] ;
  wire \ireg_reg_n_7_[19] ;
  wire \ireg_reg_n_7_[1] ;
  wire \ireg_reg_n_7_[20] ;
  wire \ireg_reg_n_7_[21] ;
  wire \ireg_reg_n_7_[22] ;
  wire \ireg_reg_n_7_[23] ;
  wire \ireg_reg_n_7_[24] ;
  wire \ireg_reg_n_7_[25] ;
  wire \ireg_reg_n_7_[26] ;
  wire \ireg_reg_n_7_[2] ;
  wire \ireg_reg_n_7_[3] ;
  wire \ireg_reg_n_7_[4] ;
  wire \ireg_reg_n_7_[5] ;
  wire \ireg_reg_n_7_[6] ;
  wire \ireg_reg_n_7_[7] ;
  wire \ireg_reg_n_7_[8] ;
  wire \ireg_reg_n_7_[9] ;
  wire \odata_reg[10] ;
  wire \odata_reg[10]_0 ;
  wire p_8_in;
  wire \q0_reg[0] ;
  wire [0:0]ram_reg_0_15_0_0__0;
  wire ram_reg_0_15_0_0_i_8_n_7;

  LUT6 #(
    .INIT(64'h0000105500000000)) 
    \add_ln700_reg_446[26]_i_1 
       (.I0(\odata_reg[10]_0 ),
        .I1(\ireg_reg[32]_0 ),
        .I2(ap_rst_n),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(\odata_reg[10] ),
        .I5(Q[4]),
        .O(\icmp_ln883_reg_410_reg[0] ));
  LUT5 #(
    .INIT(32'hFFFFEAAA)) 
    \ap_CS_fsm[3]_i_1__2 
       (.I0(\ap_CS_fsm[3]_i_2__0_n_7 ),
        .I1(Q[1]),
        .I2(\ireg_reg[32]_0 ),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .I4(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT5 #(
    .INIT(32'h8A8AAA8A)) 
    \ap_CS_fsm[3]_i_2__0 
       (.I0(Q[4]),
        .I1(\odata_reg[10] ),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(ap_rst_n),
        .I4(\ireg_reg[32]_0 ),
        .O(\ap_CS_fsm[3]_i_2__0_n_7 ));
  LUT5 #(
    .INIT(32'h70007070)) 
    \ap_CS_fsm[4]_i_1__3 
       (.I0(\ap_CS_fsm_reg[3]_0 ),
        .I1(\ireg_reg[32]_0 ),
        .I2(Q[1]),
        .I3(\ap_CS_fsm_reg[4] ),
        .I4(ap_enable_reg_pp1_iter0),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT5 #(
    .INIT(32'hAAEAAAAA)) 
    \ap_CS_fsm[7]_i_1__2 
       (.I0(Q[3]),
        .I1(\ireg_reg[32]_0 ),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(\odata_reg[10] ),
        .I4(Q[4]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h7000FFFF70007000)) 
    \ap_CS_fsm[8]_i_1__2 
       (.I0(\ap_CS_fsm_reg[8] ),
        .I1(encoding_TREADY),
        .I2(\ap_CS_fsm_reg[8]_0 ),
        .I3(Q[5]),
        .I4(\ap_CS_fsm[8]_i_2__0_n_7 ),
        .I5(ap_enable_reg_pp1_iter0),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT5 #(
    .INIT(32'hEAEEFFFF)) 
    \ap_CS_fsm[8]_i_2__0 
       (.I0(\ap_CS_fsm_reg[4] ),
        .I1(\ap_CS_fsm_reg[3]_0 ),
        .I2(\ireg_reg[32]_0 ),
        .I3(ap_rst_n),
        .I4(Q[1]),
        .O(\ap_CS_fsm[8]_i_2__0_n_7 ));
  LUT4 #(
    .INIT(16'hA800)) 
    ap_enable_reg_pp1_iter0_i_1__0
       (.I0(\ap_CS_fsm[8]_i_2__0_n_7 ),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(ap_rst_n),
        .O(\ap_CS_fsm_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hCCC5CCC000000000)) 
    ap_enable_reg_pp1_iter1_i_1__0
       (.I0(Q[0]),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(p_8_in),
        .I3(\ap_CS_fsm[3]_i_2__0_n_7 ),
        .I4(\ap_CS_fsm_reg[3]_0 ),
        .I5(ap_rst_n),
        .O(\ap_CS_fsm_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'h08AA)) 
    ap_enable_reg_pp1_iter1_i_2
       (.I0(Q[1]),
        .I1(ap_rst_n),
        .I2(\ireg_reg[32]_0 ),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .O(p_8_in));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT5 #(
    .INIT(32'hBF888888)) 
    \count[0]_i_1__3 
       (.I0(\ireg_reg[32]_1 ),
        .I1(\ap_CS_fsm_reg[8] ),
        .I2(encoding_TREADY),
        .I3(\ap_CS_fsm_reg[8]_0 ),
        .I4(ap_rst_n),
        .O(\count_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \count[1]_i_1__3 
       (.I0(encoding_TREADY),
        .I1(\ap_CS_fsm_reg[8]_0 ),
        .I2(\ap_CS_fsm_reg[8] ),
        .I3(\ireg_reg[32]_1 ),
        .O(count));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    \i1_0_reg_199[8]_i_1 
       (.I0(Q[1]),
        .I1(\ap_CS_fsm_reg[3]_0 ),
        .I2(ap_rst_n),
        .I3(\ireg_reg[32]_0 ),
        .I4(\odata_reg[10] ),
        .O(E));
  LUT6 #(
    .INIT(64'hFF7F777700404444)) 
    \icmp_ln25_reg_388[0]_i_1 
       (.I0(\ap_CS_fsm_reg[4] ),
        .I1(Q[1]),
        .I2(ap_rst_n),
        .I3(\ireg_reg[32]_0 ),
        .I4(\ap_CS_fsm_reg[3]_0 ),
        .I5(\odata_reg[10] ),
        .O(\ap_CS_fsm_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \ireg[0]_i_1 
       (.I0(DOBDO[0]),
        .I1(\odata_reg[10] ),
        .I2(\odata_reg[10]_0 ),
        .O(encoding_TDATA_int[0]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \ireg[10]_i_1 
       (.I0(\ireg_reg[10]_0 ),
        .I1(\odata_reg[10] ),
        .I2(\odata_reg[10]_0 ),
        .O(encoding_TDATA_int[10]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \ireg[11]_i_1 
       (.I0(\ireg_reg[11]_0 ),
        .I1(\odata_reg[10] ),
        .I2(\odata_reg[10]_0 ),
        .O(encoding_TDATA_int[11]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \ireg[12]_i_1 
       (.I0(\ireg_reg[12]_0 ),
        .I1(\odata_reg[10] ),
        .I2(\odata_reg[10]_0 ),
        .O(encoding_TDATA_int[12]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \ireg[13]_i_1 
       (.I0(\ireg_reg[13]_0 ),
        .I1(\odata_reg[10] ),
        .I2(\odata_reg[10]_0 ),
        .O(encoding_TDATA_int[13]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \ireg[14]_i_1 
       (.I0(\ireg_reg[14]_0 ),
        .I1(\odata_reg[10] ),
        .I2(\odata_reg[10]_0 ),
        .O(encoding_TDATA_int[14]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \ireg[15]_i_1 
       (.I0(\ireg_reg[15]_0 ),
        .I1(\odata_reg[10] ),
        .I2(\odata_reg[10]_0 ),
        .O(encoding_TDATA_int[15]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \ireg[16]_i_1 
       (.I0(\ireg_reg[16]_0 ),
        .I1(\odata_reg[10] ),
        .I2(\odata_reg[10]_0 ),
        .O(encoding_TDATA_int[16]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \ireg[17]_i_1 
       (.I0(\ireg_reg[17]_0 ),
        .I1(\odata_reg[10] ),
        .I2(\odata_reg[10]_0 ),
        .O(encoding_TDATA_int[17]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \ireg[18]_i_1 
       (.I0(\ireg_reg[18]_0 ),
        .I1(\odata_reg[10] ),
        .I2(\odata_reg[10]_0 ),
        .O(encoding_TDATA_int[18]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \ireg[19]_i_1 
       (.I0(\ireg_reg[19]_0 ),
        .I1(\odata_reg[10] ),
        .I2(\odata_reg[10]_0 ),
        .O(encoding_TDATA_int[19]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \ireg[1]_i_1 
       (.I0(DOBDO[1]),
        .I1(\odata_reg[10] ),
        .I2(\odata_reg[10]_0 ),
        .O(encoding_TDATA_int[1]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \ireg[20]_i_1 
       (.I0(\ireg_reg[20]_0 ),
        .I1(\odata_reg[10] ),
        .I2(\odata_reg[10]_0 ),
        .O(encoding_TDATA_int[20]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \ireg[21]_i_1 
       (.I0(\ireg_reg[21]_0 ),
        .I1(\odata_reg[10] ),
        .I2(\odata_reg[10]_0 ),
        .O(encoding_TDATA_int[21]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \ireg[22]_i_1 
       (.I0(\ireg_reg[22]_0 ),
        .I1(\odata_reg[10] ),
        .I2(\odata_reg[10]_0 ),
        .O(encoding_TDATA_int[22]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \ireg[23]_i_1 
       (.I0(\ireg_reg[23]_0 ),
        .I1(\odata_reg[10] ),
        .I2(\odata_reg[10]_0 ),
        .O(encoding_TDATA_int[23]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \ireg[24]_i_1 
       (.I0(\ireg_reg[24]_0 ),
        .I1(\odata_reg[10] ),
        .I2(\odata_reg[10]_0 ),
        .O(encoding_TDATA_int[24]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \ireg[25]_i_1 
       (.I0(\ireg_reg[25]_0 ),
        .I1(\odata_reg[10] ),
        .I2(\odata_reg[10]_0 ),
        .O(encoding_TDATA_int[25]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \ireg[2]_i_1 
       (.I0(DOBDO[2]),
        .I1(\odata_reg[10] ),
        .I2(\odata_reg[10]_0 ),
        .O(encoding_TDATA_int[2]));
  LUT3 #(
    .INIT(8'h04)) 
    \ireg[32]_i_2 
       (.I0(\ireg_reg[32]_0 ),
        .I1(\ireg_reg[0]_0 ),
        .I2(encoding_TREADY),
        .O(ireg01_out));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT5 #(
    .INIT(32'h00004000)) 
    \ireg[32]_i_3 
       (.I0(\ireg_reg[32]_0 ),
        .I1(ap_rst_n),
        .I2(Q[4]),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(\odata_reg[10] ),
        .O(\ireg_reg[32]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \ireg[3]_i_1 
       (.I0(DOBDO[3]),
        .I1(\odata_reg[10] ),
        .I2(\odata_reg[10]_0 ),
        .O(encoding_TDATA_int[3]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \ireg[4]_i_1 
       (.I0(DOBDO[4]),
        .I1(\odata_reg[10] ),
        .I2(\odata_reg[10]_0 ),
        .O(encoding_TDATA_int[4]));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[0] 
       (.C(ap_clk),
        .CE(ireg01_out),
        .D(encoding_TDATA_int[0]),
        .Q(\ireg_reg_n_7_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[10] 
       (.C(ap_clk),
        .CE(ireg01_out),
        .D(encoding_TDATA_int[10]),
        .Q(\ireg_reg_n_7_[10] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[11] 
       (.C(ap_clk),
        .CE(ireg01_out),
        .D(encoding_TDATA_int[11]),
        .Q(\ireg_reg_n_7_[11] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[12] 
       (.C(ap_clk),
        .CE(ireg01_out),
        .D(encoding_TDATA_int[12]),
        .Q(\ireg_reg_n_7_[12] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[13] 
       (.C(ap_clk),
        .CE(ireg01_out),
        .D(encoding_TDATA_int[13]),
        .Q(\ireg_reg_n_7_[13] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[14] 
       (.C(ap_clk),
        .CE(ireg01_out),
        .D(encoding_TDATA_int[14]),
        .Q(\ireg_reg_n_7_[14] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[15] 
       (.C(ap_clk),
        .CE(ireg01_out),
        .D(encoding_TDATA_int[15]),
        .Q(\ireg_reg_n_7_[15] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[16] 
       (.C(ap_clk),
        .CE(ireg01_out),
        .D(encoding_TDATA_int[16]),
        .Q(\ireg_reg_n_7_[16] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[17] 
       (.C(ap_clk),
        .CE(ireg01_out),
        .D(encoding_TDATA_int[17]),
        .Q(\ireg_reg_n_7_[17] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[18] 
       (.C(ap_clk),
        .CE(ireg01_out),
        .D(encoding_TDATA_int[18]),
        .Q(\ireg_reg_n_7_[18] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[19] 
       (.C(ap_clk),
        .CE(ireg01_out),
        .D(encoding_TDATA_int[19]),
        .Q(\ireg_reg_n_7_[19] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[1] 
       (.C(ap_clk),
        .CE(ireg01_out),
        .D(encoding_TDATA_int[1]),
        .Q(\ireg_reg_n_7_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[20] 
       (.C(ap_clk),
        .CE(ireg01_out),
        .D(encoding_TDATA_int[20]),
        .Q(\ireg_reg_n_7_[20] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[21] 
       (.C(ap_clk),
        .CE(ireg01_out),
        .D(encoding_TDATA_int[21]),
        .Q(\ireg_reg_n_7_[21] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[22] 
       (.C(ap_clk),
        .CE(ireg01_out),
        .D(encoding_TDATA_int[22]),
        .Q(\ireg_reg_n_7_[22] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[23] 
       (.C(ap_clk),
        .CE(ireg01_out),
        .D(encoding_TDATA_int[23]),
        .Q(\ireg_reg_n_7_[23] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[24] 
       (.C(ap_clk),
        .CE(ireg01_out),
        .D(encoding_TDATA_int[24]),
        .Q(\ireg_reg_n_7_[24] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[25] 
       (.C(ap_clk),
        .CE(ireg01_out),
        .D(encoding_TDATA_int[25]),
        .Q(\ireg_reg_n_7_[25] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[26] 
       (.C(ap_clk),
        .CE(ireg01_out),
        .D(\ireg_reg[26]_0 [5]),
        .Q(\ireg_reg_n_7_[26] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[2] 
       (.C(ap_clk),
        .CE(ireg01_out),
        .D(encoding_TDATA_int[2]),
        .Q(\ireg_reg_n_7_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[32] 
       (.C(ap_clk),
        .CE(ireg01_out),
        .D(\ireg_reg[32]_1 ),
        .Q(\ireg_reg[32]_0 ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[3] 
       (.C(ap_clk),
        .CE(ireg01_out),
        .D(encoding_TDATA_int[3]),
        .Q(\ireg_reg_n_7_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[4] 
       (.C(ap_clk),
        .CE(ireg01_out),
        .D(encoding_TDATA_int[4]),
        .Q(\ireg_reg_n_7_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[5] 
       (.C(ap_clk),
        .CE(ireg01_out),
        .D(\ireg_reg[26]_0 [0]),
        .Q(\ireg_reg_n_7_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[6] 
       (.C(ap_clk),
        .CE(ireg01_out),
        .D(\ireg_reg[26]_0 [1]),
        .Q(\ireg_reg_n_7_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[7] 
       (.C(ap_clk),
        .CE(ireg01_out),
        .D(\ireg_reg[26]_0 [2]),
        .Q(\ireg_reg_n_7_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[8] 
       (.C(ap_clk),
        .CE(ireg01_out),
        .D(\ireg_reg[26]_0 [3]),
        .Q(\ireg_reg_n_7_[8] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[9] 
       (.C(ap_clk),
        .CE(ireg01_out),
        .D(\ireg_reg[26]_0 [4]),
        .Q(\ireg_reg_n_7_[9] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT5 #(
    .INIT(32'hFF8A008A)) 
    \odata[0]_i_1__0 
       (.I0(DOBDO[0]),
        .I1(\odata_reg[10] ),
        .I2(\odata_reg[10]_0 ),
        .I3(\ireg_reg[32]_0 ),
        .I4(\ireg_reg_n_7_[0] ),
        .O(\icmp_ln25_reg_388_reg[0] [0]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT5 #(
    .INIT(32'hFF8A008A)) 
    \odata[10]_i_1__0 
       (.I0(\ireg_reg[10]_0 ),
        .I1(\odata_reg[10] ),
        .I2(\odata_reg[10]_0 ),
        .I3(\ireg_reg[32]_0 ),
        .I4(\ireg_reg_n_7_[10] ),
        .O(\icmp_ln25_reg_388_reg[0] [10]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT5 #(
    .INIT(32'hFF8A008A)) 
    \odata[11]_i_1__0 
       (.I0(\ireg_reg[11]_0 ),
        .I1(\odata_reg[10] ),
        .I2(\odata_reg[10]_0 ),
        .I3(\ireg_reg[32]_0 ),
        .I4(\ireg_reg_n_7_[11] ),
        .O(\icmp_ln25_reg_388_reg[0] [11]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT5 #(
    .INIT(32'hFF8A008A)) 
    \odata[12]_i_1__0 
       (.I0(\ireg_reg[12]_0 ),
        .I1(\odata_reg[10] ),
        .I2(\odata_reg[10]_0 ),
        .I3(\ireg_reg[32]_0 ),
        .I4(\ireg_reg_n_7_[12] ),
        .O(\icmp_ln25_reg_388_reg[0] [12]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT5 #(
    .INIT(32'hFF8A008A)) 
    \odata[13]_i_1__0 
       (.I0(\ireg_reg[13]_0 ),
        .I1(\odata_reg[10] ),
        .I2(\odata_reg[10]_0 ),
        .I3(\ireg_reg[32]_0 ),
        .I4(\ireg_reg_n_7_[13] ),
        .O(\icmp_ln25_reg_388_reg[0] [13]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT5 #(
    .INIT(32'hFF8A008A)) 
    \odata[14]_i_1__0 
       (.I0(\ireg_reg[14]_0 ),
        .I1(\odata_reg[10] ),
        .I2(\odata_reg[10]_0 ),
        .I3(\ireg_reg[32]_0 ),
        .I4(\ireg_reg_n_7_[14] ),
        .O(\icmp_ln25_reg_388_reg[0] [14]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT5 #(
    .INIT(32'hFF8A008A)) 
    \odata[15]_i_1__0 
       (.I0(\ireg_reg[15]_0 ),
        .I1(\odata_reg[10] ),
        .I2(\odata_reg[10]_0 ),
        .I3(\ireg_reg[32]_0 ),
        .I4(\ireg_reg_n_7_[15] ),
        .O(\icmp_ln25_reg_388_reg[0] [15]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT5 #(
    .INIT(32'hFF8A008A)) 
    \odata[16]_i_1__0 
       (.I0(\ireg_reg[16]_0 ),
        .I1(\odata_reg[10] ),
        .I2(\odata_reg[10]_0 ),
        .I3(\ireg_reg[32]_0 ),
        .I4(\ireg_reg_n_7_[16] ),
        .O(\icmp_ln25_reg_388_reg[0] [16]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT5 #(
    .INIT(32'hFF8A008A)) 
    \odata[17]_i_1__0 
       (.I0(\ireg_reg[17]_0 ),
        .I1(\odata_reg[10] ),
        .I2(\odata_reg[10]_0 ),
        .I3(\ireg_reg[32]_0 ),
        .I4(\ireg_reg_n_7_[17] ),
        .O(\icmp_ln25_reg_388_reg[0] [17]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT5 #(
    .INIT(32'hFF8A008A)) 
    \odata[18]_i_1__0 
       (.I0(\ireg_reg[18]_0 ),
        .I1(\odata_reg[10] ),
        .I2(\odata_reg[10]_0 ),
        .I3(\ireg_reg[32]_0 ),
        .I4(\ireg_reg_n_7_[18] ),
        .O(\icmp_ln25_reg_388_reg[0] [18]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT5 #(
    .INIT(32'hFF8A008A)) 
    \odata[19]_i_1__0 
       (.I0(\ireg_reg[19]_0 ),
        .I1(\odata_reg[10] ),
        .I2(\odata_reg[10]_0 ),
        .I3(\ireg_reg[32]_0 ),
        .I4(\ireg_reg_n_7_[19] ),
        .O(\icmp_ln25_reg_388_reg[0] [19]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT5 #(
    .INIT(32'hFF8A008A)) 
    \odata[1]_i_1__0 
       (.I0(DOBDO[1]),
        .I1(\odata_reg[10] ),
        .I2(\odata_reg[10]_0 ),
        .I3(\ireg_reg[32]_0 ),
        .I4(\ireg_reg_n_7_[1] ),
        .O(\icmp_ln25_reg_388_reg[0] [1]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT5 #(
    .INIT(32'hFF8A008A)) 
    \odata[20]_i_1__0 
       (.I0(\ireg_reg[20]_0 ),
        .I1(\odata_reg[10] ),
        .I2(\odata_reg[10]_0 ),
        .I3(\ireg_reg[32]_0 ),
        .I4(\ireg_reg_n_7_[20] ),
        .O(\icmp_ln25_reg_388_reg[0] [20]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT5 #(
    .INIT(32'hFF8A008A)) 
    \odata[21]_i_1__0 
       (.I0(\ireg_reg[21]_0 ),
        .I1(\odata_reg[10] ),
        .I2(\odata_reg[10]_0 ),
        .I3(\ireg_reg[32]_0 ),
        .I4(\ireg_reg_n_7_[21] ),
        .O(\icmp_ln25_reg_388_reg[0] [21]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT5 #(
    .INIT(32'hFF8A008A)) 
    \odata[22]_i_1__0 
       (.I0(\ireg_reg[22]_0 ),
        .I1(\odata_reg[10] ),
        .I2(\odata_reg[10]_0 ),
        .I3(\ireg_reg[32]_0 ),
        .I4(\ireg_reg_n_7_[22] ),
        .O(\icmp_ln25_reg_388_reg[0] [22]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT5 #(
    .INIT(32'hFF8A008A)) 
    \odata[23]_i_1__0 
       (.I0(\ireg_reg[23]_0 ),
        .I1(\odata_reg[10] ),
        .I2(\odata_reg[10]_0 ),
        .I3(\ireg_reg[32]_0 ),
        .I4(\ireg_reg_n_7_[23] ),
        .O(\icmp_ln25_reg_388_reg[0] [23]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT5 #(
    .INIT(32'hFF8A008A)) 
    \odata[24]_i_1__0 
       (.I0(\ireg_reg[24]_0 ),
        .I1(\odata_reg[10] ),
        .I2(\odata_reg[10]_0 ),
        .I3(\ireg_reg[32]_0 ),
        .I4(\ireg_reg_n_7_[24] ),
        .O(\icmp_ln25_reg_388_reg[0] [24]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT5 #(
    .INIT(32'hFF8A008A)) 
    \odata[25]_i_1__0 
       (.I0(\ireg_reg[25]_0 ),
        .I1(\odata_reg[10] ),
        .I2(\odata_reg[10]_0 ),
        .I3(\ireg_reg[32]_0 ),
        .I4(\ireg_reg_n_7_[25] ),
        .O(\icmp_ln25_reg_388_reg[0] [25]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \odata[26]_i_2 
       (.I0(\ireg_reg[26]_0 [5]),
        .I1(\ireg_reg[32]_0 ),
        .I2(\ireg_reg_n_7_[26] ),
        .O(\icmp_ln25_reg_388_reg[0] [26]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT5 #(
    .INIT(32'hFF8A008A)) 
    \odata[2]_i_1__0 
       (.I0(DOBDO[2]),
        .I1(\odata_reg[10] ),
        .I2(\odata_reg[10]_0 ),
        .I3(\ireg_reg[32]_0 ),
        .I4(\ireg_reg_n_7_[2] ),
        .O(\icmp_ln25_reg_388_reg[0] [2]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'hFF40)) 
    \odata[32]_i_1__0 
       (.I0(\odata_reg[10] ),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(Q[4]),
        .I3(\ireg_reg[32]_0 ),
        .O(\icmp_ln25_reg_388_reg[0] [27]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT5 #(
    .INIT(32'hFF8A008A)) 
    \odata[3]_i_1__0 
       (.I0(DOBDO[3]),
        .I1(\odata_reg[10] ),
        .I2(\odata_reg[10]_0 ),
        .I3(\ireg_reg[32]_0 ),
        .I4(\ireg_reg_n_7_[3] ),
        .O(\icmp_ln25_reg_388_reg[0] [3]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT5 #(
    .INIT(32'hFF8A008A)) 
    \odata[4]_i_1__0 
       (.I0(DOBDO[4]),
        .I1(\odata_reg[10] ),
        .I2(\odata_reg[10]_0 ),
        .I3(\ireg_reg[32]_0 ),
        .I4(\ireg_reg_n_7_[4] ),
        .O(\icmp_ln25_reg_388_reg[0] [4]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \odata[5]_i_1__0 
       (.I0(\ireg_reg[26]_0 [0]),
        .I1(\ireg_reg[32]_0 ),
        .I2(\ireg_reg_n_7_[5] ),
        .O(\icmp_ln25_reg_388_reg[0] [5]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \odata[6]_i_1__0 
       (.I0(\ireg_reg[26]_0 [1]),
        .I1(\ireg_reg[32]_0 ),
        .I2(\ireg_reg_n_7_[6] ),
        .O(\icmp_ln25_reg_388_reg[0] [6]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \odata[7]_i_1__0 
       (.I0(\ireg_reg[26]_0 [2]),
        .I1(\ireg_reg[32]_0 ),
        .I2(\ireg_reg_n_7_[7] ),
        .O(\icmp_ln25_reg_388_reg[0] [7]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \odata[8]_i_1__0 
       (.I0(\ireg_reg[26]_0 [3]),
        .I1(\ireg_reg[32]_0 ),
        .I2(\ireg_reg_n_7_[8] ),
        .O(\icmp_ln25_reg_388_reg[0] [8]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \odata[9]_i_1__0 
       (.I0(\ireg_reg[26]_0 [4]),
        .I1(\ireg_reg[32]_0 ),
        .I2(\ireg_reg_n_7_[9] ),
        .O(\icmp_ln25_reg_388_reg[0] [9]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF040404)) 
    \q0[26]_i_1 
       (.I0(\q0_reg[0] ),
        .I1(ap_rst_n),
        .I2(\ireg_reg[32]_0 ),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(Q[2]),
        .I5(ap_enable_reg_pp0_iter2),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'h22222F2200000000)) 
    ram_reg_0_15_0_0__0_i_1
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(icmp_ln17_reg_359_pp0_iter1_reg),
        .I2(\q0_reg[0] ),
        .I3(ram_reg_0_15_0_0_i_8_n_7),
        .I4(\odata_reg[10]_0 ),
        .I5(ram_reg_0_15_0_0__0),
        .O(ap_enable_reg_pp0_iter2_reg_0));
  LUT6 #(
    .INIT(64'h0000000022222F22)) 
    ram_reg_0_15_0_0_i_2
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(icmp_ln17_reg_359_pp0_iter1_reg),
        .I2(\q0_reg[0] ),
        .I3(ram_reg_0_15_0_0_i_8_n_7),
        .I4(\odata_reg[10]_0 ),
        .I5(ram_reg_0_15_0_0__0),
        .O(ap_enable_reg_pp0_iter2_reg));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_15_0_0_i_8
       (.I0(ap_rst_n),
        .I1(\ireg_reg[32]_0 ),
        .O(ram_reg_0_15_0_0_i_8_n_7));
  LUT5 #(
    .INIT(32'h2A220000)) 
    ram_reg_i_2__11
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(\ap_CS_fsm_reg[3]_0 ),
        .I2(\ireg_reg[32]_0 ),
        .I3(ap_rst_n),
        .I4(Q[1]),
        .O(ap_enable_reg_pp1_iter0_reg));
endmodule

(* ORIG_REF_NAME = "obuf" *) 
module design_1_huffman_encoding_0_1_obuf
   (SR,
    \ap_CS_fsm_reg[1] ,
    internal_full_n_reg,
    E,
    \odata_reg[40]_0 ,
    WEBWE,
    \odata_reg[48]_0 ,
    \odata_reg[48]_1 ,
    start_for_Block_codeRepl810_pr_U0_full_n,
    \i_0_i_reg_127_reg[0] ,
    filter_U0_ap_start,
    Q,
    ap_done_reg,
    icmp_ln13_fu_147_p2,
    \ireg_reg[0] ,
    ap_rst_n,
    SS,
    D,
    ap_clk);
  output [0:0]SR;
  output \ap_CS_fsm_reg[1] ;
  output [0:0]internal_full_n_reg;
  output [0:0]E;
  output [40:0]\odata_reg[40]_0 ;
  output [0:0]WEBWE;
  output [0:0]\odata_reg[48]_0 ;
  output [0:0]\odata_reg[48]_1 ;
  input start_for_Block_codeRepl810_pr_U0_full_n;
  input \i_0_i_reg_127_reg[0] ;
  input filter_U0_ap_start;
  input [1:0]Q;
  input ap_done_reg;
  input icmp_ln13_fu_147_p2;
  input [0:0]\ireg_reg[0] ;
  input ap_rst_n;
  input [0:0]SS;
  input [41:0]D;
  input ap_clk;

  wire [41:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [0:0]SS;
  wire [0:0]WEBWE;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire filter_U0_ap_start;
  wire \i_0_i_reg_127_reg[0] ;
  wire icmp_ln13_fu_147_p2;
  wire [0:0]internal_full_n_reg;
  wire [0:0]\ireg_reg[0] ;
  wire [40:0]\odata_reg[40]_0 ;
  wire [0:0]\odata_reg[48]_0 ;
  wire [0:0]\odata_reg[48]_1 ;
  wire \odata_reg_n_7_[48] ;
  wire p_0_in;
  wire ram_reg_i_10__7_n_7;
  wire ram_reg_i_11__1_n_7;
  wire ram_reg_i_13__1_n_7;
  wire ram_reg_i_5__5_n_7;
  wire ram_reg_i_6__5_n_7;
  wire ram_reg_i_7__5_n_7;
  wire ram_reg_i_9__7_n_7;
  wire start_for_Block_codeRepl810_pr_U0_full_n;

  LUT6 #(
    .INIT(64'h000000000000E000)) 
    \i_0_i_reg_127[8]_i_1 
       (.I0(start_for_Block_codeRepl810_pr_U0_full_n),
        .I1(\i_0_i_reg_127_reg[0] ),
        .I2(filter_U0_ap_start),
        .I3(Q[0]),
        .I4(ap_done_reg),
        .I5(\ap_CS_fsm_reg[1] ),
        .O(SR));
  LUT3 #(
    .INIT(8'h08)) 
    \i_0_i_reg_127[8]_i_2 
       (.I0(Q[1]),
        .I1(\odata_reg_n_7_[48] ),
        .I2(icmp_ln13_fu_147_p2),
        .O(\ap_CS_fsm_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT4 #(
    .INIT(16'hB0FF)) 
    \ireg[48]_i_1 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(\odata_reg_n_7_[48] ),
        .I2(\ireg_reg[0] ),
        .I3(ap_rst_n),
        .O(\odata_reg[48]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \ireg[48]_i_2 
       (.I0(\odata_reg_n_7_[48] ),
        .I1(\ap_CS_fsm_reg[1] ),
        .I2(\ireg_reg[0] ),
        .O(\odata_reg[48]_0 ));
  LUT2 #(
    .INIT(4'hD)) 
    \odata[48]_i_1 
       (.I0(\odata_reg_n_7_[48] ),
        .I1(\ap_CS_fsm_reg[1] ),
        .O(p_0_in));
  FDRE \odata_reg[0] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[0]),
        .Q(\odata_reg[40]_0 [0]),
        .R(SS));
  FDRE \odata_reg[10] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[10]),
        .Q(\odata_reg[40]_0 [10]),
        .R(SS));
  FDRE \odata_reg[11] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[11]),
        .Q(\odata_reg[40]_0 [11]),
        .R(SS));
  FDRE \odata_reg[12] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[12]),
        .Q(\odata_reg[40]_0 [12]),
        .R(SS));
  FDRE \odata_reg[13] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[13]),
        .Q(\odata_reg[40]_0 [13]),
        .R(SS));
  FDRE \odata_reg[14] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[14]),
        .Q(\odata_reg[40]_0 [14]),
        .R(SS));
  FDRE \odata_reg[15] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[15]),
        .Q(\odata_reg[40]_0 [15]),
        .R(SS));
  FDRE \odata_reg[16] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[16]),
        .Q(\odata_reg[40]_0 [16]),
        .R(SS));
  FDRE \odata_reg[17] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[17]),
        .Q(\odata_reg[40]_0 [17]),
        .R(SS));
  FDRE \odata_reg[18] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[18]),
        .Q(\odata_reg[40]_0 [18]),
        .R(SS));
  FDRE \odata_reg[19] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[19]),
        .Q(\odata_reg[40]_0 [19]),
        .R(SS));
  FDRE \odata_reg[1] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[1]),
        .Q(\odata_reg[40]_0 [1]),
        .R(SS));
  FDRE \odata_reg[20] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[20]),
        .Q(\odata_reg[40]_0 [20]),
        .R(SS));
  FDRE \odata_reg[21] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[21]),
        .Q(\odata_reg[40]_0 [21]),
        .R(SS));
  FDRE \odata_reg[22] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[22]),
        .Q(\odata_reg[40]_0 [22]),
        .R(SS));
  FDRE \odata_reg[23] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[23]),
        .Q(\odata_reg[40]_0 [23]),
        .R(SS));
  FDRE \odata_reg[24] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[24]),
        .Q(\odata_reg[40]_0 [24]),
        .R(SS));
  FDRE \odata_reg[25] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[25]),
        .Q(\odata_reg[40]_0 [25]),
        .R(SS));
  FDRE \odata_reg[26] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[26]),
        .Q(\odata_reg[40]_0 [26]),
        .R(SS));
  FDRE \odata_reg[27] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[27]),
        .Q(\odata_reg[40]_0 [27]),
        .R(SS));
  FDRE \odata_reg[28] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[28]),
        .Q(\odata_reg[40]_0 [28]),
        .R(SS));
  FDRE \odata_reg[29] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[29]),
        .Q(\odata_reg[40]_0 [29]),
        .R(SS));
  FDRE \odata_reg[2] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[2]),
        .Q(\odata_reg[40]_0 [2]),
        .R(SS));
  FDRE \odata_reg[30] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[30]),
        .Q(\odata_reg[40]_0 [30]),
        .R(SS));
  FDRE \odata_reg[31] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[31]),
        .Q(\odata_reg[40]_0 [31]),
        .R(SS));
  FDRE \odata_reg[32] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[32]),
        .Q(\odata_reg[40]_0 [32]),
        .R(SS));
  FDRE \odata_reg[33] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[33]),
        .Q(\odata_reg[40]_0 [33]),
        .R(SS));
  FDRE \odata_reg[34] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[34]),
        .Q(\odata_reg[40]_0 [34]),
        .R(SS));
  FDRE \odata_reg[35] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[35]),
        .Q(\odata_reg[40]_0 [35]),
        .R(SS));
  FDRE \odata_reg[36] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[36]),
        .Q(\odata_reg[40]_0 [36]),
        .R(SS));
  FDRE \odata_reg[37] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[37]),
        .Q(\odata_reg[40]_0 [37]),
        .R(SS));
  FDRE \odata_reg[38] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[38]),
        .Q(\odata_reg[40]_0 [38]),
        .R(SS));
  FDRE \odata_reg[39] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[39]),
        .Q(\odata_reg[40]_0 [39]),
        .R(SS));
  FDRE \odata_reg[3] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[3]),
        .Q(\odata_reg[40]_0 [3]),
        .R(SS));
  FDRE \odata_reg[40] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[40]),
        .Q(\odata_reg[40]_0 [40]),
        .R(SS));
  FDRE \odata_reg[48] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[41]),
        .Q(\odata_reg_n_7_[48] ),
        .R(SS));
  FDRE \odata_reg[4] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[4]),
        .Q(\odata_reg[40]_0 [4]),
        .R(SS));
  FDRE \odata_reg[5] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[5]),
        .Q(\odata_reg[40]_0 [5]),
        .R(SS));
  FDRE \odata_reg[6] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[6]),
        .Q(\odata_reg[40]_0 [6]),
        .R(SS));
  FDRE \odata_reg[7] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[7]),
        .Q(\odata_reg[40]_0 [7]),
        .R(SS));
  FDRE \odata_reg[8] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[8]),
        .Q(\odata_reg[40]_0 [8]),
        .R(SS));
  FDRE \odata_reg[9] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[9]),
        .Q(\odata_reg[40]_0 [9]),
        .R(SS));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_10__7
       (.I0(\odata_reg[40]_0 [6]),
        .I1(\odata_reg[40]_0 [7]),
        .I2(\odata_reg[40]_0 [4]),
        .I3(\odata_reg[40]_0 [5]),
        .I4(ram_reg_i_13__1_n_7),
        .O(ram_reg_i_10__7_n_7));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_11__1
       (.I0(\odata_reg[40]_0 [31]),
        .I1(\odata_reg[40]_0 [28]),
        .I2(\odata_reg[40]_0 [29]),
        .I3(\odata_reg[40]_0 [19]),
        .I4(\odata_reg[40]_0 [18]),
        .O(ram_reg_i_11__1_n_7));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_13__1
       (.I0(\odata_reg[40]_0 [9]),
        .I1(\odata_reg[40]_0 [8]),
        .I2(\odata_reg[40]_0 [11]),
        .I3(\odata_reg[40]_0 [10]),
        .O(ram_reg_i_13__1_n_7));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    ram_reg_i_1__5
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(ram_reg_i_5__5_n_7),
        .I2(ram_reg_i_6__5_n_7),
        .I3(\odata_reg[40]_0 [30]),
        .I4(ram_reg_i_7__5_n_7),
        .O(E));
  LUT3 #(
    .INIT(8'hE0)) 
    ram_reg_i_4__5
       (.I0(icmp_ln13_fu_147_p2),
        .I1(\odata_reg_n_7_[48] ),
        .I2(Q[1]),
        .O(WEBWE));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_5__5
       (.I0(\odata_reg[40]_0 [25]),
        .I1(\odata_reg[40]_0 [24]),
        .I2(\odata_reg[40]_0 [27]),
        .I3(\odata_reg[40]_0 [26]),
        .O(ram_reg_i_5__5_n_7));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_6__5
       (.I0(\odata_reg[40]_0 [1]),
        .I1(\odata_reg[40]_0 [0]),
        .I2(\odata_reg[40]_0 [3]),
        .I3(\odata_reg[40]_0 [2]),
        .I4(ram_reg_i_9__7_n_7),
        .I5(ram_reg_i_10__7_n_7),
        .O(ram_reg_i_6__5_n_7));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_7__5
       (.I0(ram_reg_i_11__1_n_7),
        .I1(\odata_reg[40]_0 [22]),
        .I2(\odata_reg[40]_0 [23]),
        .I3(\odata_reg[40]_0 [20]),
        .I4(\odata_reg[40]_0 [21]),
        .O(ram_reg_i_7__5_n_7));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_9__7
       (.I0(\odata_reg[40]_0 [14]),
        .I1(\odata_reg[40]_0 [12]),
        .I2(\odata_reg[40]_0 [13]),
        .I3(\odata_reg[40]_0 [16]),
        .I4(\odata_reg[40]_0 [17]),
        .I5(\odata_reg[40]_0 [15]),
        .O(ram_reg_i_9__7_n_7));
  LUT6 #(
    .INIT(64'h000000000000E000)) 
    \t_V_fu_72[8]_i_1 
       (.I0(start_for_Block_codeRepl810_pr_U0_full_n),
        .I1(\i_0_i_reg_127_reg[0] ),
        .I2(filter_U0_ap_start),
        .I3(Q[0]),
        .I4(ap_done_reg),
        .I5(E),
        .O(internal_full_n_reg));
endmodule

(* ORIG_REF_NAME = "obuf" *) 
module design_1_huffman_encoding_0_1_obuf__parameterized1
   (\odata_reg[1]_0 ,
    encoding_TLAST,
    p_0_in,
    encoding_TVALID_int,
    encoding_TREADY,
    \odata_reg[0]_0 ,
    SS,
    ap_clk);
  output \odata_reg[1]_0 ;
  output [0:0]encoding_TLAST;
  input p_0_in;
  input encoding_TVALID_int;
  input encoding_TREADY;
  input \odata_reg[0]_0 ;
  input [0:0]SS;
  input ap_clk;

  wire [0:0]SS;
  wire ap_clk;
  wire [0:0]encoding_TLAST;
  wire encoding_TREADY;
  wire encoding_TVALID_int;
  wire \odata[0]_i_1_n_7 ;
  wire \odata[1]_i_1_n_7 ;
  wire \odata_reg[0]_0 ;
  wire \odata_reg[1]_0 ;
  wire p_0_in;

  LUT5 #(
    .INIT(32'hBFBBB0BB)) 
    \odata[0]_i_1 
       (.I0(\odata_reg[0]_0 ),
        .I1(p_0_in),
        .I2(encoding_TREADY),
        .I3(\odata_reg[1]_0 ),
        .I4(encoding_TLAST),
        .O(\odata[0]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'hEFEE)) 
    \odata[1]_i_1 
       (.I0(p_0_in),
        .I1(encoding_TVALID_int),
        .I2(encoding_TREADY),
        .I3(\odata_reg[1]_0 ),
        .O(\odata[1]_i_1_n_7 ));
  FDRE \odata_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\odata[0]_i_1_n_7 ),
        .Q(encoding_TLAST),
        .R(SS));
  FDRE \odata_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\odata[1]_i_1_n_7 ),
        .Q(\odata_reg[1]_0 ),
        .R(SS));
endmodule

(* ORIG_REF_NAME = "obuf" *) 
module design_1_huffman_encoding_0_1_obuf__parameterized2
   (\ret_V_reg_430_reg[5] ,
    \ret_V_reg_430_reg[5]_0 ,
    \ret_V_reg_430_reg[5]_1 ,
    \ret_V_reg_430_reg[5]_2 ,
    \ret_V_reg_430_reg[5]_3 ,
    \ret_V_reg_430_reg[5]_4 ,
    \ret_V_reg_430_reg[5]_5 ,
    \ret_V_reg_430_reg[5]_6 ,
    \ret_V_reg_430_reg[5]_7 ,
    \ret_V_reg_430_reg[5]_8 ,
    \ret_V_reg_430_reg[5]_9 ,
    \ret_V_reg_430_reg[5]_10 ,
    \ret_V_reg_430_reg[5]_11 ,
    \ret_V_reg_430_reg[5]_12 ,
    \ret_V_reg_430_reg[5]_13 ,
    \ret_V_reg_430_reg[5]_14 ,
    \ret_V_reg_430_reg[5]_15 ,
    SR,
    Q,
    ret_V_reg_430,
    \ireg[26]_i_3_0 ,
    \ireg_reg[5] ,
    \ireg_reg[9] ,
    \ireg_reg[9]_0 ,
    encoding_TREADY,
    \ireg_reg[0] ,
    ap_rst_n,
    SS,
    D,
    ap_clk);
  output \ret_V_reg_430_reg[5] ;
  output \ret_V_reg_430_reg[5]_0 ;
  output [5:0]\ret_V_reg_430_reg[5]_1 ;
  output \ret_V_reg_430_reg[5]_2 ;
  output \ret_V_reg_430_reg[5]_3 ;
  output \ret_V_reg_430_reg[5]_4 ;
  output \ret_V_reg_430_reg[5]_5 ;
  output \ret_V_reg_430_reg[5]_6 ;
  output \ret_V_reg_430_reg[5]_7 ;
  output \ret_V_reg_430_reg[5]_8 ;
  output \ret_V_reg_430_reg[5]_9 ;
  output \ret_V_reg_430_reg[5]_10 ;
  output \ret_V_reg_430_reg[5]_11 ;
  output \ret_V_reg_430_reg[5]_12 ;
  output \ret_V_reg_430_reg[5]_13 ;
  output \ret_V_reg_430_reg[5]_14 ;
  output \ret_V_reg_430_reg[5]_15 ;
  output [0:0]SR;
  output [27:0]Q;
  input [5:0]ret_V_reg_430;
  input [26:0]\ireg[26]_i_3_0 ;
  input [1:0]\ireg_reg[5] ;
  input \ireg_reg[9] ;
  input \ireg_reg[9]_0 ;
  input encoding_TREADY;
  input [0:0]\ireg_reg[0] ;
  input ap_rst_n;
  input [0:0]SS;
  input [27:0]D;
  input ap_clk;

  wire [27:0]D;
  wire [27:0]Q;
  wire [0:0]SR;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire encoding_TREADY;
  wire \ireg[26]_i_2_n_7 ;
  wire [26:0]\ireg[26]_i_3_0 ;
  wire \ireg[26]_i_3_n_7 ;
  wire \ireg[26]_i_4_n_7 ;
  wire \ireg[26]_i_5_n_7 ;
  wire \ireg[26]_i_6_n_7 ;
  wire \ireg[26]_i_7_n_7 ;
  wire \ireg[5]_i_2_n_7 ;
  wire \ireg[5]_i_3_n_7 ;
  wire \ireg[5]_i_4_n_7 ;
  wire \ireg[6]_i_2_n_7 ;
  wire \ireg[6]_i_3_n_7 ;
  wire \ireg[6]_i_4_n_7 ;
  wire \ireg[7]_i_2_n_7 ;
  wire \ireg[7]_i_3_n_7 ;
  wire \ireg[7]_i_4_n_7 ;
  wire \ireg[8]_i_2_n_7 ;
  wire \ireg[8]_i_3_n_7 ;
  wire \ireg[8]_i_4_n_7 ;
  wire \ireg[8]_i_5_n_7 ;
  wire \ireg[8]_i_6_n_7 ;
  wire \ireg[9]_i_10_n_7 ;
  wire \ireg[9]_i_11_n_7 ;
  wire \ireg[9]_i_2_n_7 ;
  wire \ireg[9]_i_3_n_7 ;
  wire \ireg[9]_i_4_n_7 ;
  wire \ireg[9]_i_5_n_7 ;
  wire \ireg[9]_i_6_n_7 ;
  wire \ireg[9]_i_7_n_7 ;
  wire \ireg[9]_i_8_n_7 ;
  wire \ireg[9]_i_9_n_7 ;
  wire [0:0]\ireg_reg[0] ;
  wire [1:0]\ireg_reg[5] ;
  wire \ireg_reg[9] ;
  wire \ireg_reg[9]_0 ;
  wire \odata[10]_i_3_n_7 ;
  wire \odata[11]_i_3_n_7 ;
  wire \odata[11]_i_4_n_7 ;
  wire \odata[12]_i_3_n_7 ;
  wire \odata[12]_i_4_n_7 ;
  wire \odata[13]_i_3_n_7 ;
  wire \odata[13]_i_4_n_7 ;
  wire \odata[13]_i_5_n_7 ;
  wire \odata[14]_i_3_n_7 ;
  wire \odata[14]_i_4_n_7 ;
  wire \odata[14]_i_5_n_7 ;
  wire \odata[15]_i_3_n_7 ;
  wire \odata[15]_i_4_n_7 ;
  wire \odata[15]_i_5_n_7 ;
  wire \odata[16]_i_3_n_7 ;
  wire \odata[16]_i_4_n_7 ;
  wire \odata[16]_i_5_n_7 ;
  wire \odata[16]_i_6_n_7 ;
  wire \odata[17]_i_3_n_7 ;
  wire \odata[17]_i_4_n_7 ;
  wire \odata[17]_i_5_n_7 ;
  wire \odata[17]_i_6_n_7 ;
  wire \odata[17]_i_7_n_7 ;
  wire \odata[18]_i_3_n_7 ;
  wire \odata[18]_i_4_n_7 ;
  wire \odata[18]_i_5_n_7 ;
  wire \odata[18]_i_6_n_7 ;
  wire \odata[18]_i_7_n_7 ;
  wire \odata[19]_i_3_n_7 ;
  wire \odata[19]_i_4_n_7 ;
  wire \odata[19]_i_5_n_7 ;
  wire \odata[20]_i_3_n_7 ;
  wire \odata[20]_i_4_n_7 ;
  wire \odata[20]_i_5_n_7 ;
  wire \odata[21]_i_3_n_7 ;
  wire \odata[21]_i_4_n_7 ;
  wire \odata[21]_i_5_n_7 ;
  wire \odata[21]_i_6_n_7 ;
  wire \odata[22]_i_3_n_7 ;
  wire \odata[22]_i_4_n_7 ;
  wire \odata[22]_i_5_n_7 ;
  wire \odata[23]_i_3_n_7 ;
  wire \odata[23]_i_4_n_7 ;
  wire \odata[23]_i_5_n_7 ;
  wire \odata[23]_i_6_n_7 ;
  wire \odata[24]_i_3_n_7 ;
  wire \odata[24]_i_4_n_7 ;
  wire \odata[24]_i_5_n_7 ;
  wire \odata[24]_i_6_n_7 ;
  wire \odata[25]_i_3_n_7 ;
  wire \odata[25]_i_4_n_7 ;
  wire \odata[25]_i_5_n_7 ;
  wire \odata[25]_i_6_n_7 ;
  wire \odata[25]_i_7_n_7 ;
  wire \odata[26]_i_1__0_n_7 ;
  wire [5:0]ret_V_reg_430;
  wire \ret_V_reg_430_reg[5] ;
  wire \ret_V_reg_430_reg[5]_0 ;
  wire [5:0]\ret_V_reg_430_reg[5]_1 ;
  wire \ret_V_reg_430_reg[5]_10 ;
  wire \ret_V_reg_430_reg[5]_11 ;
  wire \ret_V_reg_430_reg[5]_12 ;
  wire \ret_V_reg_430_reg[5]_13 ;
  wire \ret_V_reg_430_reg[5]_14 ;
  wire \ret_V_reg_430_reg[5]_15 ;
  wire \ret_V_reg_430_reg[5]_2 ;
  wire \ret_V_reg_430_reg[5]_3 ;
  wire \ret_V_reg_430_reg[5]_4 ;
  wire \ret_V_reg_430_reg[5]_5 ;
  wire \ret_V_reg_430_reg[5]_6 ;
  wire \ret_V_reg_430_reg[5]_7 ;
  wire \ret_V_reg_430_reg[5]_8 ;
  wire \ret_V_reg_430_reg[5]_9 ;

  LUT6 #(
    .INIT(64'h5101010151015151)) 
    \ireg[26]_i_1 
       (.I0(\ireg[26]_i_2_n_7 ),
        .I1(\ireg[26]_i_3_n_7 ),
        .I2(ret_V_reg_430[5]),
        .I3(\ireg[26]_i_4_n_7 ),
        .I4(ret_V_reg_430[0]),
        .I5(\ireg[26]_i_5_n_7 ),
        .O(\ret_V_reg_430_reg[5]_1 [5]));
  LUT2 #(
    .INIT(4'h2)) 
    \ireg[26]_i_2 
       (.I0(\ireg_reg[9] ),
        .I1(\ireg_reg[9]_0 ),
        .O(\ireg[26]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hC0F05555CFFF5555)) 
    \ireg[26]_i_3 
       (.I0(\odata[25]_i_4_n_7 ),
        .I1(ret_V_reg_430[2]),
        .I2(ret_V_reg_430[1]),
        .I3(\ireg[26]_i_6_n_7 ),
        .I4(ret_V_reg_430[0]),
        .I5(\ireg[26]_i_7_n_7 ),
        .O(\ireg[26]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'hF0FFF000AACCAACC)) 
    \ireg[26]_i_4 
       (.I0(\ireg[26]_i_3_0 [16]),
        .I1(\ireg[26]_i_3_0 [20]),
        .I2(\ireg[26]_i_3_0 [14]),
        .I3(\ireg_reg[5] [1]),
        .I4(\ireg[26]_i_3_0 [18]),
        .I5(\ireg_reg[5] [0]),
        .O(\ireg[26]_i_4_n_7 ));
  LUT6 #(
    .INIT(64'h0F000FFF55335533)) 
    \ireg[26]_i_5 
       (.I0(\ireg[26]_i_3_0 [17]),
        .I1(\ireg[26]_i_3_0 [21]),
        .I2(\ireg[26]_i_3_0 [15]),
        .I3(\ireg_reg[5] [1]),
        .I4(\ireg[26]_i_3_0 [19]),
        .I5(\ireg_reg[5] [0]),
        .O(\ireg[26]_i_5_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ireg[26]_i_6 
       (.I0(ret_V_reg_430[3]),
        .I1(\ireg[26]_i_3_0 [24]),
        .I2(ret_V_reg_430[4]),
        .O(\ireg[26]_i_6_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT5 #(
    .INIT(32'h00000B08)) 
    \ireg[26]_i_7 
       (.I0(\ireg[26]_i_3_0 [26]),
        .I1(ret_V_reg_430[2]),
        .I2(ret_V_reg_430[3]),
        .I3(\ireg[26]_i_3_0 [22]),
        .I4(ret_V_reg_430[4]),
        .O(\ireg[26]_i_7_n_7 ));
  LUT4 #(
    .INIT(16'hD0FF)) 
    \ireg[32]_i_1 
       (.I0(Q[27]),
        .I1(encoding_TREADY),
        .I2(\ireg_reg[0] ),
        .I3(ap_rst_n),
        .O(SR));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \ireg[5]_i_1 
       (.I0(\ireg[5]_i_2_n_7 ),
        .I1(ret_V_reg_430[0]),
        .I2(\ireg[6]_i_2_n_7 ),
        .I3(ret_V_reg_430[5]),
        .I4(\ireg[5]_i_3_n_7 ),
        .I5(\ireg[26]_i_2_n_7 ),
        .O(\ret_V_reg_430_reg[5]_1 [0]));
  LUT6 #(
    .INIT(64'hB8FFB833B8CCB800)) 
    \ireg[5]_i_2 
       (.I0(\ireg[9]_i_6_n_7 ),
        .I1(ret_V_reg_430[2]),
        .I2(\ireg[7]_i_4_n_7 ),
        .I3(ret_V_reg_430[1]),
        .I4(\ireg[9]_i_8_n_7 ),
        .I5(\ireg[5]_i_4_n_7 ),
        .O(\ireg[5]_i_2_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ireg[5]_i_3 
       (.I0(\ireg_reg[5] [1]),
        .I1(\ireg[26]_i_3_0 [0]),
        .I2(\ireg_reg[5] [0]),
        .O(\ireg[5]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ireg[5]_i_4 
       (.I0(\ireg[26]_i_3_0 [24]),
        .I1(\ireg[26]_i_3_0 [8]),
        .I2(ret_V_reg_430[3]),
        .I3(\ireg[26]_i_3_0 [16]),
        .I4(ret_V_reg_430[4]),
        .I5(\ireg[26]_i_3_0 [0]),
        .O(\ireg[5]_i_4_n_7 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \ireg[6]_i_1 
       (.I0(\ireg[6]_i_2_n_7 ),
        .I1(ret_V_reg_430[0]),
        .I2(\ireg[7]_i_2_n_7 ),
        .I3(ret_V_reg_430[5]),
        .I4(\ireg[6]_i_3_n_7 ),
        .I5(\ireg[26]_i_2_n_7 ),
        .O(\ret_V_reg_430_reg[5]_1 [1]));
  LUT6 #(
    .INIT(64'hB8FFB833B8CCB800)) 
    \ireg[6]_i_2 
       (.I0(\ireg[8]_i_4_n_7 ),
        .I1(ret_V_reg_430[2]),
        .I2(\ireg[8]_i_5_n_7 ),
        .I3(ret_V_reg_430[1]),
        .I4(\ireg[9]_i_10_n_7 ),
        .I5(\ireg[6]_i_4_n_7 ),
        .O(\ireg[6]_i_2_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT5 #(
    .INIT(32'h00000B08)) 
    \ireg[6]_i_3 
       (.I0(\ireg[26]_i_3_0 [0]),
        .I1(ret_V_reg_430[0]),
        .I2(\ireg_reg[5] [1]),
        .I3(\ireg[26]_i_3_0 [1]),
        .I4(\ireg_reg[5] [0]),
        .O(\ireg[6]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ireg[6]_i_4 
       (.I0(\ireg[26]_i_3_0 [25]),
        .I1(\ireg[26]_i_3_0 [9]),
        .I2(ret_V_reg_430[3]),
        .I3(\ireg[26]_i_3_0 [17]),
        .I4(ret_V_reg_430[4]),
        .I5(\ireg[26]_i_3_0 [1]),
        .O(\ireg[6]_i_4_n_7 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \ireg[7]_i_1 
       (.I0(\ireg[7]_i_2_n_7 ),
        .I1(ret_V_reg_430[0]),
        .I2(\ireg[8]_i_2_n_7 ),
        .I3(ret_V_reg_430[5]),
        .I4(\ireg[7]_i_3_n_7 ),
        .I5(\ireg[26]_i_2_n_7 ),
        .O(\ret_V_reg_430_reg[5]_1 [2]));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \ireg[7]_i_2 
       (.I0(\ireg[9]_i_6_n_7 ),
        .I1(ret_V_reg_430[2]),
        .I2(\ireg[7]_i_4_n_7 ),
        .I3(\ireg[9]_i_7_n_7 ),
        .I4(\ireg[9]_i_8_n_7 ),
        .I5(ret_V_reg_430[1]),
        .O(\ireg[7]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'h0000000030BB3088)) 
    \ireg[7]_i_3 
       (.I0(\ireg[26]_i_3_0 [1]),
        .I1(ret_V_reg_430[0]),
        .I2(\ireg[26]_i_3_0 [0]),
        .I3(\ireg_reg[5] [0]),
        .I4(\ireg[26]_i_3_0 [2]),
        .I5(\ireg_reg[5] [1]),
        .O(\ireg[7]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ireg[7]_i_4 
       (.I0(\ireg[26]_i_3_0 [26]),
        .I1(\ireg[26]_i_3_0 [10]),
        .I2(ret_V_reg_430[3]),
        .I3(\ireg[26]_i_3_0 [18]),
        .I4(ret_V_reg_430[4]),
        .I5(\ireg[26]_i_3_0 [2]),
        .O(\ireg[7]_i_4_n_7 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \ireg[8]_i_1 
       (.I0(\ireg[8]_i_2_n_7 ),
        .I1(ret_V_reg_430[0]),
        .I2(\ireg[9]_i_2_n_7 ),
        .I3(ret_V_reg_430[5]),
        .I4(\ireg[8]_i_3_n_7 ),
        .I5(\ireg[26]_i_2_n_7 ),
        .O(\ret_V_reg_430_reg[5]_1 [3]));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \ireg[8]_i_2 
       (.I0(\ireg[8]_i_4_n_7 ),
        .I1(ret_V_reg_430[2]),
        .I2(\ireg[8]_i_5_n_7 ),
        .I3(\ireg[9]_i_9_n_7 ),
        .I4(\ireg[9]_i_10_n_7 ),
        .I5(ret_V_reg_430[1]),
        .O(\ireg[8]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \ireg[8]_i_3 
       (.I0(\ireg[26]_i_3_0 [0]),
        .I1(\ireg_reg[5] [0]),
        .I2(\ireg[26]_i_3_0 [2]),
        .I3(\ireg_reg[5] [1]),
        .I4(ret_V_reg_430[0]),
        .I5(\ireg[8]_i_6_n_7 ),
        .O(\ireg[8]_i_3_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \ireg[8]_i_4 
       (.I0(\ireg[26]_i_3_0 [15]),
        .I1(ret_V_reg_430[3]),
        .I2(\ireg[26]_i_3_0 [23]),
        .I3(ret_V_reg_430[4]),
        .I4(\ireg[26]_i_3_0 [7]),
        .O(\ireg[8]_i_4_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \ireg[8]_i_5 
       (.I0(\ireg[26]_i_3_0 [11]),
        .I1(ret_V_reg_430[3]),
        .I2(\ireg[26]_i_3_0 [19]),
        .I3(ret_V_reg_430[4]),
        .I4(\ireg[26]_i_3_0 [3]),
        .O(\ireg[8]_i_5_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \ireg[8]_i_6 
       (.I0(\ireg[26]_i_3_0 [1]),
        .I1(\ireg_reg[5] [0]),
        .I2(\ireg[26]_i_3_0 [3]),
        .I3(\ireg_reg[5] [1]),
        .O(\ireg[8]_i_6_n_7 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \ireg[9]_i_1 
       (.I0(\ireg[9]_i_2_n_7 ),
        .I1(ret_V_reg_430[0]),
        .I2(\ireg[9]_i_3_n_7 ),
        .I3(ret_V_reg_430[5]),
        .I4(\ireg[9]_i_4_n_7 ),
        .I5(\ireg[26]_i_2_n_7 ),
        .O(\ret_V_reg_430_reg[5]_1 [4]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \ireg[9]_i_10 
       (.I0(\ireg[26]_i_3_0 [13]),
        .I1(ret_V_reg_430[3]),
        .I2(\ireg[26]_i_3_0 [21]),
        .I3(ret_V_reg_430[4]),
        .I4(\ireg[26]_i_3_0 [5]),
        .O(\ireg[9]_i_10_n_7 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \ireg[9]_i_11 
       (.I0(\ireg[26]_i_3_0 [19]),
        .I1(ret_V_reg_430[3]),
        .I2(\ireg[26]_i_3_0 [11]),
        .I3(ret_V_reg_430[4]),
        .I4(ret_V_reg_430[2]),
        .I5(\ireg[8]_i_4_n_7 ),
        .O(\ireg[9]_i_11_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ireg[9]_i_2 
       (.I0(\ireg[9]_i_5_n_7 ),
        .I1(\ireg[9]_i_6_n_7 ),
        .I2(ret_V_reg_430[1]),
        .I3(\ireg[9]_i_7_n_7 ),
        .I4(ret_V_reg_430[2]),
        .I5(\ireg[9]_i_8_n_7 ),
        .O(\ireg[9]_i_2_n_7 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \ireg[9]_i_3 
       (.I0(\ireg[9]_i_9_n_7 ),
        .I1(ret_V_reg_430[2]),
        .I2(\ireg[9]_i_10_n_7 ),
        .I3(\ireg[9]_i_11_n_7 ),
        .I4(ret_V_reg_430[1]),
        .O(\ireg[9]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \ireg[9]_i_4 
       (.I0(\ireg[26]_i_3_0 [1]),
        .I1(\ireg_reg[5] [0]),
        .I2(\ireg[26]_i_3_0 [3]),
        .I3(\ireg_reg[5] [1]),
        .I4(ret_V_reg_430[0]),
        .I5(\odata[10]_i_3_n_7 ),
        .O(\ireg[9]_i_4_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \ireg[9]_i_5 
       (.I0(\ireg[26]_i_3_0 [18]),
        .I1(ret_V_reg_430[3]),
        .I2(\ireg[26]_i_3_0 [26]),
        .I3(ret_V_reg_430[4]),
        .I4(\ireg[26]_i_3_0 [10]),
        .O(\ireg[9]_i_5_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \ireg[9]_i_6 
       (.I0(\ireg[26]_i_3_0 [14]),
        .I1(ret_V_reg_430[3]),
        .I2(\ireg[26]_i_3_0 [22]),
        .I3(ret_V_reg_430[4]),
        .I4(\ireg[26]_i_3_0 [6]),
        .O(\ireg[9]_i_6_n_7 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \ireg[9]_i_7 
       (.I0(\ireg[26]_i_3_0 [16]),
        .I1(ret_V_reg_430[3]),
        .I2(\ireg[26]_i_3_0 [24]),
        .I3(ret_V_reg_430[4]),
        .I4(\ireg[26]_i_3_0 [8]),
        .O(\ireg[9]_i_7_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \ireg[9]_i_8 
       (.I0(\ireg[26]_i_3_0 [12]),
        .I1(ret_V_reg_430[3]),
        .I2(\ireg[26]_i_3_0 [20]),
        .I3(ret_V_reg_430[4]),
        .I4(\ireg[26]_i_3_0 [4]),
        .O(\ireg[9]_i_8_n_7 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \ireg[9]_i_9 
       (.I0(\ireg[26]_i_3_0 [17]),
        .I1(ret_V_reg_430[3]),
        .I2(\ireg[26]_i_3_0 [25]),
        .I3(ret_V_reg_430[4]),
        .I4(\ireg[26]_i_3_0 [9]),
        .O(\ireg[9]_i_9_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \odata[10]_i_2 
       (.I0(\odata[10]_i_3_n_7 ),
        .I1(\odata[11]_i_3_n_7 ),
        .I2(ret_V_reg_430[5]),
        .I3(\odata[11]_i_4_n_7 ),
        .I4(ret_V_reg_430[0]),
        .I5(\ireg[9]_i_3_n_7 ),
        .O(\ret_V_reg_430_reg[5]_15 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \odata[10]_i_3 
       (.I0(\ireg[26]_i_3_0 [2]),
        .I1(\ireg_reg[5] [0]),
        .I2(\ireg[26]_i_3_0 [0]),
        .I3(\ireg_reg[5] [1]),
        .I4(\ireg[26]_i_3_0 [4]),
        .O(\odata[10]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \odata[11]_i_2 
       (.I0(\odata[11]_i_3_n_7 ),
        .I1(\odata[12]_i_3_n_7 ),
        .I2(ret_V_reg_430[5]),
        .I3(\odata[12]_i_4_n_7 ),
        .I4(ret_V_reg_430[0]),
        .I5(\odata[11]_i_4_n_7 ),
        .O(\ret_V_reg_430_reg[5]_14 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \odata[11]_i_3 
       (.I0(\ireg[26]_i_3_0 [3]),
        .I1(\ireg_reg[5] [0]),
        .I2(\ireg[26]_i_3_0 [1]),
        .I3(\ireg_reg[5] [1]),
        .I4(\ireg[26]_i_3_0 [5]),
        .O(\odata[11]_i_3_n_7 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \odata[11]_i_4 
       (.I0(\ireg[9]_i_5_n_7 ),
        .I1(ret_V_reg_430[2]),
        .I2(\ireg[9]_i_6_n_7 ),
        .I3(\odata[13]_i_5_n_7 ),
        .I4(ret_V_reg_430[1]),
        .O(\odata[11]_i_4_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \odata[12]_i_2 
       (.I0(\odata[12]_i_3_n_7 ),
        .I1(\odata[13]_i_3_n_7 ),
        .I2(ret_V_reg_430[5]),
        .I3(\odata[13]_i_4_n_7 ),
        .I4(ret_V_reg_430[0]),
        .I5(\odata[12]_i_4_n_7 ),
        .O(\ret_V_reg_430_reg[5]_12 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \odata[12]_i_3 
       (.I0(\ireg[26]_i_3_0 [0]),
        .I1(\ireg[26]_i_3_0 [4]),
        .I2(\ireg_reg[5] [0]),
        .I3(\ireg[26]_i_3_0 [2]),
        .I4(\ireg_reg[5] [1]),
        .I5(\ireg[26]_i_3_0 [6]),
        .O(\odata[12]_i_3_n_7 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \odata[12]_i_4 
       (.I0(\odata[14]_i_5_n_7 ),
        .I1(ret_V_reg_430[1]),
        .I2(\ireg[9]_i_11_n_7 ),
        .O(\odata[12]_i_4_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \odata[13]_i_2 
       (.I0(\odata[13]_i_3_n_7 ),
        .I1(\odata[14]_i_3_n_7 ),
        .I2(ret_V_reg_430[5]),
        .I3(\odata[14]_i_4_n_7 ),
        .I4(ret_V_reg_430[0]),
        .I5(\odata[13]_i_4_n_7 ),
        .O(\ret_V_reg_430_reg[5]_13 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \odata[13]_i_3 
       (.I0(\ireg[26]_i_3_0 [1]),
        .I1(\ireg[26]_i_3_0 [5]),
        .I2(\ireg_reg[5] [0]),
        .I3(\ireg[26]_i_3_0 [3]),
        .I4(\ireg_reg[5] [1]),
        .I5(\ireg[26]_i_3_0 [7]),
        .O(\odata[13]_i_3_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \odata[13]_i_4 
       (.I0(\odata[15]_i_5_n_7 ),
        .I1(ret_V_reg_430[1]),
        .I2(\odata[13]_i_5_n_7 ),
        .O(\odata[13]_i_4_n_7 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \odata[13]_i_5 
       (.I0(\ireg[26]_i_3_0 [20]),
        .I1(ret_V_reg_430[3]),
        .I2(\ireg[26]_i_3_0 [12]),
        .I3(ret_V_reg_430[4]),
        .I4(ret_V_reg_430[2]),
        .I5(\ireg[9]_i_7_n_7 ),
        .O(\odata[13]_i_5_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \odata[14]_i_2 
       (.I0(\odata[14]_i_3_n_7 ),
        .I1(\odata[15]_i_3_n_7 ),
        .I2(ret_V_reg_430[5]),
        .I3(\odata[15]_i_4_n_7 ),
        .I4(ret_V_reg_430[0]),
        .I5(\odata[14]_i_4_n_7 ),
        .O(\ret_V_reg_430_reg[5]_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \odata[14]_i_3 
       (.I0(\ireg[26]_i_3_0 [2]),
        .I1(\ireg[26]_i_3_0 [6]),
        .I2(\ireg_reg[5] [0]),
        .I3(\ireg[26]_i_3_0 [4]),
        .I4(\ireg_reg[5] [1]),
        .I5(\ireg[26]_i_3_0 [8]),
        .O(\odata[14]_i_3_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \odata[14]_i_4 
       (.I0(\odata[16]_i_5_n_7 ),
        .I1(ret_V_reg_430[1]),
        .I2(\odata[14]_i_5_n_7 ),
        .O(\odata[14]_i_4_n_7 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \odata[14]_i_5 
       (.I0(\ireg[26]_i_3_0 [21]),
        .I1(ret_V_reg_430[3]),
        .I2(\ireg[26]_i_3_0 [13]),
        .I3(ret_V_reg_430[4]),
        .I4(ret_V_reg_430[2]),
        .I5(\ireg[9]_i_9_n_7 ),
        .O(\odata[14]_i_5_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \odata[15]_i_2 
       (.I0(\odata[15]_i_3_n_7 ),
        .I1(\odata[16]_i_3_n_7 ),
        .I2(ret_V_reg_430[5]),
        .I3(\odata[16]_i_4_n_7 ),
        .I4(ret_V_reg_430[0]),
        .I5(\odata[15]_i_4_n_7 ),
        .O(\ret_V_reg_430_reg[5]_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \odata[15]_i_3 
       (.I0(\ireg[26]_i_3_0 [3]),
        .I1(\ireg[26]_i_3_0 [7]),
        .I2(\ireg_reg[5] [0]),
        .I3(\ireg[26]_i_3_0 [5]),
        .I4(\ireg_reg[5] [1]),
        .I5(\ireg[26]_i_3_0 [9]),
        .O(\odata[15]_i_3_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \odata[15]_i_4 
       (.I0(\odata[17]_i_6_n_7 ),
        .I1(ret_V_reg_430[1]),
        .I2(\odata[15]_i_5_n_7 ),
        .O(\odata[15]_i_4_n_7 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \odata[15]_i_5 
       (.I0(\ireg[26]_i_3_0 [22]),
        .I1(ret_V_reg_430[3]),
        .I2(\ireg[26]_i_3_0 [14]),
        .I3(ret_V_reg_430[4]),
        .I4(ret_V_reg_430[2]),
        .I5(\ireg[9]_i_5_n_7 ),
        .O(\odata[15]_i_5_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \odata[16]_i_2 
       (.I0(\odata[16]_i_3_n_7 ),
        .I1(\odata[17]_i_3_n_7 ),
        .I2(ret_V_reg_430[5]),
        .I3(\odata[17]_i_4_n_7 ),
        .I4(ret_V_reg_430[0]),
        .I5(\odata[16]_i_4_n_7 ),
        .O(\ret_V_reg_430_reg[5]_6 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \odata[16]_i_3 
       (.I0(\ireg[26]_i_3_0 [4]),
        .I1(\ireg[26]_i_3_0 [8]),
        .I2(\ireg_reg[5] [0]),
        .I3(\ireg[26]_i_3_0 [6]),
        .I4(\ireg_reg[5] [1]),
        .I5(\ireg[26]_i_3_0 [10]),
        .O(\odata[16]_i_3_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \odata[16]_i_4 
       (.I0(\odata[18]_i_6_n_7 ),
        .I1(ret_V_reg_430[1]),
        .I2(\odata[16]_i_5_n_7 ),
        .O(\odata[16]_i_4_n_7 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \odata[16]_i_5 
       (.I0(\ireg[26]_i_3_0 [23]),
        .I1(ret_V_reg_430[3]),
        .I2(\ireg[26]_i_3_0 [15]),
        .I3(ret_V_reg_430[4]),
        .I4(ret_V_reg_430[2]),
        .I5(\odata[16]_i_6_n_7 ),
        .O(\odata[16]_i_5_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \odata[16]_i_6 
       (.I0(\ireg[26]_i_3_0 [19]),
        .I1(ret_V_reg_430[3]),
        .I2(\ireg[26]_i_3_0 [11]),
        .I3(ret_V_reg_430[4]),
        .O(\odata[16]_i_6_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \odata[17]_i_2 
       (.I0(\odata[17]_i_3_n_7 ),
        .I1(\odata[18]_i_3_n_7 ),
        .I2(ret_V_reg_430[5]),
        .I3(\odata[18]_i_4_n_7 ),
        .I4(ret_V_reg_430[0]),
        .I5(\odata[17]_i_4_n_7 ),
        .O(\ret_V_reg_430_reg[5]_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \odata[17]_i_3 
       (.I0(\ireg[26]_i_3_0 [5]),
        .I1(\ireg[26]_i_3_0 [9]),
        .I2(\ireg_reg[5] [0]),
        .I3(\ireg[26]_i_3_0 [7]),
        .I4(\ireg_reg[5] [1]),
        .I5(\ireg[26]_i_3_0 [11]),
        .O(\odata[17]_i_3_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \odata[17]_i_4 
       (.I0(\odata[23]_i_6_n_7 ),
        .I1(ret_V_reg_430[2]),
        .I2(\odata[17]_i_5_n_7 ),
        .I3(ret_V_reg_430[1]),
        .I4(\odata[17]_i_6_n_7 ),
        .O(\odata[17]_i_4_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \odata[17]_i_5 
       (.I0(\ireg[26]_i_3_0 [22]),
        .I1(ret_V_reg_430[3]),
        .I2(\ireg[26]_i_3_0 [14]),
        .I3(ret_V_reg_430[4]),
        .O(\odata[17]_i_5_n_7 ));
  LUT6 #(
    .INIT(64'h0B08FFFF0B080000)) 
    \odata[17]_i_6 
       (.I0(\ireg[26]_i_3_0 [24]),
        .I1(ret_V_reg_430[3]),
        .I2(ret_V_reg_430[4]),
        .I3(\ireg[26]_i_3_0 [16]),
        .I4(ret_V_reg_430[2]),
        .I5(\odata[17]_i_7_n_7 ),
        .O(\odata[17]_i_6_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \odata[17]_i_7 
       (.I0(\ireg[26]_i_3_0 [20]),
        .I1(ret_V_reg_430[3]),
        .I2(\ireg[26]_i_3_0 [12]),
        .I3(ret_V_reg_430[4]),
        .O(\odata[17]_i_7_n_7 ));
  LUT6 #(
    .INIT(64'hA0A0AFAFCFC0CFC0)) 
    \odata[18]_i_2 
       (.I0(\odata[18]_i_3_n_7 ),
        .I1(\odata[19]_i_4_n_7 ),
        .I2(ret_V_reg_430[5]),
        .I3(\odata[18]_i_4_n_7 ),
        .I4(\odata[19]_i_3_n_7 ),
        .I5(ret_V_reg_430[0]),
        .O(\ret_V_reg_430_reg[5]_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \odata[18]_i_3 
       (.I0(\ireg[26]_i_3_0 [6]),
        .I1(\ireg[26]_i_3_0 [10]),
        .I2(\ireg_reg[5] [0]),
        .I3(\ireg[26]_i_3_0 [8]),
        .I4(\ireg_reg[5] [1]),
        .I5(\ireg[26]_i_3_0 [12]),
        .O(\odata[18]_i_3_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \odata[18]_i_4 
       (.I0(\odata[24]_i_6_n_7 ),
        .I1(ret_V_reg_430[2]),
        .I2(\odata[18]_i_5_n_7 ),
        .I3(ret_V_reg_430[1]),
        .I4(\odata[18]_i_6_n_7 ),
        .O(\odata[18]_i_4_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \odata[18]_i_5 
       (.I0(\ireg[26]_i_3_0 [23]),
        .I1(ret_V_reg_430[3]),
        .I2(\ireg[26]_i_3_0 [15]),
        .I3(ret_V_reg_430[4]),
        .O(\odata[18]_i_5_n_7 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \odata[18]_i_6 
       (.I0(\ireg[26]_i_3_0 [25]),
        .I1(ret_V_reg_430[3]),
        .I2(\ireg[26]_i_3_0 [17]),
        .I3(ret_V_reg_430[4]),
        .I4(ret_V_reg_430[2]),
        .I5(\odata[18]_i_7_n_7 ),
        .O(\odata[18]_i_6_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \odata[18]_i_7 
       (.I0(\ireg[26]_i_3_0 [21]),
        .I1(ret_V_reg_430[3]),
        .I2(\ireg[26]_i_3_0 [13]),
        .I3(ret_V_reg_430[4]),
        .O(\odata[18]_i_7_n_7 ));
  LUT6 #(
    .INIT(64'hF055FF33F0550033)) 
    \odata[19]_i_2 
       (.I0(\odata[20]_i_3_n_7 ),
        .I1(\odata[19]_i_3_n_7 ),
        .I2(\odata[19]_i_4_n_7 ),
        .I3(ret_V_reg_430[5]),
        .I4(ret_V_reg_430[0]),
        .I5(\odata[20]_i_4_n_7 ),
        .O(\ret_V_reg_430_reg[5]_9 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \odata[19]_i_3 
       (.I0(\odata[21]_i_6_n_7 ),
        .I1(ret_V_reg_430[1]),
        .I2(\odata[21]_i_5_n_7 ),
        .I3(ret_V_reg_430[2]),
        .I4(\odata[19]_i_5_n_7 ),
        .O(\odata[19]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \odata[19]_i_4 
       (.I0(\ireg[26]_i_3_0 [7]),
        .I1(\ireg[26]_i_3_0 [11]),
        .I2(\ireg_reg[5] [0]),
        .I3(\ireg[26]_i_3_0 [9]),
        .I4(\ireg_reg[5] [1]),
        .I5(\ireg[26]_i_3_0 [13]),
        .O(\odata[19]_i_4_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'hF4F7)) 
    \odata[19]_i_5 
       (.I0(\ireg[26]_i_3_0 [22]),
        .I1(ret_V_reg_430[3]),
        .I2(ret_V_reg_430[4]),
        .I3(\ireg[26]_i_3_0 [14]),
        .O(\odata[19]_i_5_n_7 ));
  LUT6 #(
    .INIT(64'hF055FF33F0550033)) 
    \odata[20]_i_2 
       (.I0(\odata[21]_i_3_n_7 ),
        .I1(\odata[20]_i_3_n_7 ),
        .I2(\odata[20]_i_4_n_7 ),
        .I3(ret_V_reg_430[5]),
        .I4(ret_V_reg_430[0]),
        .I5(\odata[21]_i_4_n_7 ),
        .O(\ret_V_reg_430_reg[5]_10 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \odata[20]_i_3 
       (.I0(\odata[22]_i_5_n_7 ),
        .I1(ret_V_reg_430[1]),
        .I2(\odata[20]_i_5_n_7 ),
        .O(\odata[20]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \odata[20]_i_4 
       (.I0(\ireg[26]_i_3_0 [8]),
        .I1(\ireg[26]_i_3_0 [12]),
        .I2(\ireg_reg[5] [0]),
        .I3(\ireg[26]_i_3_0 [10]),
        .I4(\ireg_reg[5] [1]),
        .I5(\ireg[26]_i_3_0 [14]),
        .O(\odata[20]_i_4_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFCF44FFFFCF77)) 
    \odata[20]_i_5 
       (.I0(\ireg[26]_i_3_0 [19]),
        .I1(ret_V_reg_430[2]),
        .I2(\ireg[26]_i_3_0 [23]),
        .I3(ret_V_reg_430[3]),
        .I4(ret_V_reg_430[4]),
        .I5(\ireg[26]_i_3_0 [15]),
        .O(\odata[20]_i_5_n_7 ));
  LUT6 #(
    .INIT(64'hF055FF33F0550033)) 
    \odata[21]_i_2 
       (.I0(\odata[22]_i_4_n_7 ),
        .I1(\odata[21]_i_3_n_7 ),
        .I2(\odata[21]_i_4_n_7 ),
        .I3(ret_V_reg_430[5]),
        .I4(ret_V_reg_430[0]),
        .I5(\odata[22]_i_3_n_7 ),
        .O(\ret_V_reg_430_reg[5]_11 ));
  LUT5 #(
    .INIT(32'h74FF7400)) 
    \odata[21]_i_3 
       (.I0(\odata[23]_i_5_n_7 ),
        .I1(ret_V_reg_430[2]),
        .I2(\odata[21]_i_5_n_7 ),
        .I3(ret_V_reg_430[1]),
        .I4(\odata[21]_i_6_n_7 ),
        .O(\odata[21]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \odata[21]_i_4 
       (.I0(\ireg[26]_i_3_0 [9]),
        .I1(\ireg[26]_i_3_0 [13]),
        .I2(\ireg_reg[5] [0]),
        .I3(\ireg[26]_i_3_0 [11]),
        .I4(\ireg_reg[5] [1]),
        .I5(\ireg[26]_i_3_0 [15]),
        .O(\odata[21]_i_4_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'hF4F7)) 
    \odata[21]_i_5 
       (.I0(\ireg[26]_i_3_0 [26]),
        .I1(ret_V_reg_430[3]),
        .I2(ret_V_reg_430[4]),
        .I3(\ireg[26]_i_3_0 [18]),
        .O(\odata[21]_i_5_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFCF44FFFFCF77)) 
    \odata[21]_i_6 
       (.I0(\ireg[26]_i_3_0 [20]),
        .I1(ret_V_reg_430[2]),
        .I2(\ireg[26]_i_3_0 [24]),
        .I3(ret_V_reg_430[3]),
        .I4(ret_V_reg_430[4]),
        .I5(\ireg[26]_i_3_0 [16]),
        .O(\odata[21]_i_6_n_7 ));
  LUT6 #(
    .INIT(64'hAFAFA0A0C0CFC0CF)) 
    \odata[22]_i_2 
       (.I0(\odata[22]_i_3_n_7 ),
        .I1(\odata[23]_i_3_n_7 ),
        .I2(ret_V_reg_430[5]),
        .I3(\odata[22]_i_4_n_7 ),
        .I4(\odata[23]_i_4_n_7 ),
        .I5(ret_V_reg_430[0]),
        .O(\ret_V_reg_430_reg[5]_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \odata[22]_i_3 
       (.I0(\ireg[26]_i_3_0 [10]),
        .I1(\ireg[26]_i_3_0 [14]),
        .I2(\ireg_reg[5] [0]),
        .I3(\ireg[26]_i_3_0 [12]),
        .I4(\ireg_reg[5] [1]),
        .I5(\ireg[26]_i_3_0 [16]),
        .O(\odata[22]_i_3_n_7 ));
  LUT5 #(
    .INIT(32'h8BFF8B00)) 
    \odata[22]_i_4 
       (.I0(\odata[24]_i_5_n_7 ),
        .I1(ret_V_reg_430[2]),
        .I2(\odata[24]_i_6_n_7 ),
        .I3(ret_V_reg_430[1]),
        .I4(\odata[22]_i_5_n_7 ),
        .O(\odata[22]_i_4_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFCF44FFFFCF77)) 
    \odata[22]_i_5 
       (.I0(\ireg[26]_i_3_0 [21]),
        .I1(ret_V_reg_430[2]),
        .I2(\ireg[26]_i_3_0 [25]),
        .I3(ret_V_reg_430[3]),
        .I4(ret_V_reg_430[4]),
        .I5(\ireg[26]_i_3_0 [17]),
        .O(\odata[22]_i_5_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \odata[23]_i_2 
       (.I0(\odata[23]_i_3_n_7 ),
        .I1(\odata[24]_i_3_n_7 ),
        .I2(ret_V_reg_430[5]),
        .I3(\odata[24]_i_4_n_7 ),
        .I4(ret_V_reg_430[0]),
        .I5(\odata[23]_i_4_n_7 ),
        .O(\ret_V_reg_430_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \odata[23]_i_3 
       (.I0(\ireg[26]_i_3_0 [11]),
        .I1(\ireg[26]_i_3_0 [15]),
        .I2(\ireg_reg[5] [0]),
        .I3(\ireg[26]_i_3_0 [13]),
        .I4(\ireg_reg[5] [1]),
        .I5(\ireg[26]_i_3_0 [17]),
        .O(\odata[23]_i_3_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \odata[23]_i_4 
       (.I0(\odata[25]_i_7_n_7 ),
        .I1(ret_V_reg_430[1]),
        .I2(\odata[23]_i_5_n_7 ),
        .I3(ret_V_reg_430[2]),
        .I4(\odata[23]_i_6_n_7 ),
        .O(\odata[23]_i_4_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \odata[23]_i_5 
       (.I0(ret_V_reg_430[3]),
        .I1(\ireg[26]_i_3_0 [22]),
        .I2(ret_V_reg_430[4]),
        .O(\odata[23]_i_5_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \odata[23]_i_6 
       (.I0(\ireg[26]_i_3_0 [26]),
        .I1(ret_V_reg_430[3]),
        .I2(\ireg[26]_i_3_0 [18]),
        .I3(ret_V_reg_430[4]),
        .O(\odata[23]_i_6_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \odata[24]_i_2 
       (.I0(\odata[24]_i_3_n_7 ),
        .I1(\odata[25]_i_3_n_7 ),
        .I2(ret_V_reg_430[5]),
        .I3(\odata[25]_i_5_n_7 ),
        .I4(ret_V_reg_430[0]),
        .I5(\odata[24]_i_4_n_7 ),
        .O(\ret_V_reg_430_reg[5] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \odata[24]_i_3 
       (.I0(\ireg[26]_i_3_0 [12]),
        .I1(\ireg[26]_i_3_0 [16]),
        .I2(\ireg_reg[5] [0]),
        .I3(\ireg[26]_i_3_0 [14]),
        .I4(\ireg_reg[5] [1]),
        .I5(\ireg[26]_i_3_0 [18]),
        .O(\odata[24]_i_3_n_7 ));
  LUT5 #(
    .INIT(32'h8BBB8B88)) 
    \odata[24]_i_4 
       (.I0(\odata[25]_i_6_n_7 ),
        .I1(ret_V_reg_430[1]),
        .I2(\odata[24]_i_5_n_7 ),
        .I3(ret_V_reg_430[2]),
        .I4(\odata[24]_i_6_n_7 ),
        .O(\odata[24]_i_4_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \odata[24]_i_5 
       (.I0(ret_V_reg_430[3]),
        .I1(\ireg[26]_i_3_0 [23]),
        .I2(ret_V_reg_430[4]),
        .O(\odata[24]_i_5_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \odata[24]_i_6 
       (.I0(ret_V_reg_430[3]),
        .I1(\ireg[26]_i_3_0 [19]),
        .I2(ret_V_reg_430[4]),
        .O(\odata[24]_i_6_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \odata[25]_i_2 
       (.I0(\odata[25]_i_3_n_7 ),
        .I1(\ireg[26]_i_4_n_7 ),
        .I2(ret_V_reg_430[5]),
        .I3(\odata[25]_i_4_n_7 ),
        .I4(ret_V_reg_430[0]),
        .I5(\odata[25]_i_5_n_7 ),
        .O(\ret_V_reg_430_reg[5]_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \odata[25]_i_3 
       (.I0(\ireg[26]_i_3_0 [13]),
        .I1(\ireg[26]_i_3_0 [17]),
        .I2(\ireg_reg[5] [0]),
        .I3(\ireg[26]_i_3_0 [15]),
        .I4(\ireg_reg[5] [1]),
        .I5(\ireg[26]_i_3_0 [19]),
        .O(\odata[25]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'h0010FFFF00100000)) 
    \odata[25]_i_4 
       (.I0(ret_V_reg_430[2]),
        .I1(ret_V_reg_430[4]),
        .I2(\ireg[26]_i_3_0 [23]),
        .I3(ret_V_reg_430[3]),
        .I4(ret_V_reg_430[1]),
        .I5(\odata[25]_i_6_n_7 ),
        .O(\odata[25]_i_4_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \odata[25]_i_5 
       (.I0(\ireg[26]_i_7_n_7 ),
        .I1(ret_V_reg_430[1]),
        .I2(\odata[25]_i_7_n_7 ),
        .O(\odata[25]_i_5_n_7 ));
  LUT5 #(
    .INIT(32'h00000B08)) 
    \odata[25]_i_6 
       (.I0(\ireg[26]_i_3_0 [25]),
        .I1(ret_V_reg_430[2]),
        .I2(ret_V_reg_430[3]),
        .I3(\ireg[26]_i_3_0 [21]),
        .I4(ret_V_reg_430[4]),
        .O(\odata[25]_i_6_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT5 #(
    .INIT(32'h00000B08)) 
    \odata[25]_i_7 
       (.I0(\ireg[26]_i_3_0 [24]),
        .I1(ret_V_reg_430[2]),
        .I2(ret_V_reg_430[3]),
        .I3(\ireg[26]_i_3_0 [20]),
        .I4(ret_V_reg_430[4]),
        .O(\odata[25]_i_7_n_7 ));
  LUT2 #(
    .INIT(4'hB)) 
    \odata[26]_i_1__0 
       (.I0(encoding_TREADY),
        .I1(Q[27]),
        .O(\odata[26]_i_1__0_n_7 ));
  FDRE \odata_reg[0] 
       (.C(ap_clk),
        .CE(\odata[26]_i_1__0_n_7 ),
        .D(D[0]),
        .Q(Q[0]),
        .R(SS));
  FDRE \odata_reg[10] 
       (.C(ap_clk),
        .CE(\odata[26]_i_1__0_n_7 ),
        .D(D[10]),
        .Q(Q[10]),
        .R(SS));
  FDRE \odata_reg[11] 
       (.C(ap_clk),
        .CE(\odata[26]_i_1__0_n_7 ),
        .D(D[11]),
        .Q(Q[11]),
        .R(SS));
  FDRE \odata_reg[12] 
       (.C(ap_clk),
        .CE(\odata[26]_i_1__0_n_7 ),
        .D(D[12]),
        .Q(Q[12]),
        .R(SS));
  FDRE \odata_reg[13] 
       (.C(ap_clk),
        .CE(\odata[26]_i_1__0_n_7 ),
        .D(D[13]),
        .Q(Q[13]),
        .R(SS));
  FDRE \odata_reg[14] 
       (.C(ap_clk),
        .CE(\odata[26]_i_1__0_n_7 ),
        .D(D[14]),
        .Q(Q[14]),
        .R(SS));
  FDRE \odata_reg[15] 
       (.C(ap_clk),
        .CE(\odata[26]_i_1__0_n_7 ),
        .D(D[15]),
        .Q(Q[15]),
        .R(SS));
  FDRE \odata_reg[16] 
       (.C(ap_clk),
        .CE(\odata[26]_i_1__0_n_7 ),
        .D(D[16]),
        .Q(Q[16]),
        .R(SS));
  FDRE \odata_reg[17] 
       (.C(ap_clk),
        .CE(\odata[26]_i_1__0_n_7 ),
        .D(D[17]),
        .Q(Q[17]),
        .R(SS));
  FDRE \odata_reg[18] 
       (.C(ap_clk),
        .CE(\odata[26]_i_1__0_n_7 ),
        .D(D[18]),
        .Q(Q[18]),
        .R(SS));
  FDRE \odata_reg[19] 
       (.C(ap_clk),
        .CE(\odata[26]_i_1__0_n_7 ),
        .D(D[19]),
        .Q(Q[19]),
        .R(SS));
  FDRE \odata_reg[1] 
       (.C(ap_clk),
        .CE(\odata[26]_i_1__0_n_7 ),
        .D(D[1]),
        .Q(Q[1]),
        .R(SS));
  FDRE \odata_reg[20] 
       (.C(ap_clk),
        .CE(\odata[26]_i_1__0_n_7 ),
        .D(D[20]),
        .Q(Q[20]),
        .R(SS));
  FDRE \odata_reg[21] 
       (.C(ap_clk),
        .CE(\odata[26]_i_1__0_n_7 ),
        .D(D[21]),
        .Q(Q[21]),
        .R(SS));
  FDRE \odata_reg[22] 
       (.C(ap_clk),
        .CE(\odata[26]_i_1__0_n_7 ),
        .D(D[22]),
        .Q(Q[22]),
        .R(SS));
  FDRE \odata_reg[23] 
       (.C(ap_clk),
        .CE(\odata[26]_i_1__0_n_7 ),
        .D(D[23]),
        .Q(Q[23]),
        .R(SS));
  FDRE \odata_reg[24] 
       (.C(ap_clk),
        .CE(\odata[26]_i_1__0_n_7 ),
        .D(D[24]),
        .Q(Q[24]),
        .R(SS));
  FDRE \odata_reg[25] 
       (.C(ap_clk),
        .CE(\odata[26]_i_1__0_n_7 ),
        .D(D[25]),
        .Q(Q[25]),
        .R(SS));
  FDRE \odata_reg[26] 
       (.C(ap_clk),
        .CE(\odata[26]_i_1__0_n_7 ),
        .D(D[26]),
        .Q(Q[26]),
        .R(SS));
  FDRE \odata_reg[2] 
       (.C(ap_clk),
        .CE(\odata[26]_i_1__0_n_7 ),
        .D(D[2]),
        .Q(Q[2]),
        .R(SS));
  FDRE \odata_reg[32] 
       (.C(ap_clk),
        .CE(\odata[26]_i_1__0_n_7 ),
        .D(D[27]),
        .Q(Q[27]),
        .R(SS));
  FDRE \odata_reg[3] 
       (.C(ap_clk),
        .CE(\odata[26]_i_1__0_n_7 ),
        .D(D[3]),
        .Q(Q[3]),
        .R(SS));
  FDRE \odata_reg[4] 
       (.C(ap_clk),
        .CE(\odata[26]_i_1__0_n_7 ),
        .D(D[4]),
        .Q(Q[4]),
        .R(SS));
  FDRE \odata_reg[5] 
       (.C(ap_clk),
        .CE(\odata[26]_i_1__0_n_7 ),
        .D(D[5]),
        .Q(Q[5]),
        .R(SS));
  FDRE \odata_reg[6] 
       (.C(ap_clk),
        .CE(\odata[26]_i_1__0_n_7 ),
        .D(D[6]),
        .Q(Q[6]),
        .R(SS));
  FDRE \odata_reg[7] 
       (.C(ap_clk),
        .CE(\odata[26]_i_1__0_n_7 ),
        .D(D[7]),
        .Q(Q[7]),
        .R(SS));
  FDRE \odata_reg[8] 
       (.C(ap_clk),
        .CE(\odata[26]_i_1__0_n_7 ),
        .D(D[8]),
        .Q(Q[8]),
        .R(SS));
  FDRE \odata_reg[9] 
       (.C(ap_clk),
        .CE(\odata[26]_i_1__0_n_7 ),
        .D(D[9]),
        .Q(Q[9]),
        .R(SS));
endmodule

(* ORIG_REF_NAME = "regslice_both" *) 
module design_1_huffman_encoding_0_1_regslice_both
   (SR,
    symbol_histogram_TREADY_int,
    internal_full_n_reg,
    E,
    \odata_reg[40] ,
    icmp_ln13_fu_147_p2,
    WEBWE,
    symbol_histogram_TREADY,
    start_for_Block_codeRepl810_pr_U0_full_n,
    \i_0_i_reg_127_reg[0] ,
    filter_U0_ap_start,
    Q,
    ap_done_reg,
    ram_reg_i_8__5,
    D,
    ap_rst_n,
    ap_clk,
    SS);
  output [0:0]SR;
  output symbol_histogram_TREADY_int;
  output [0:0]internal_full_n_reg;
  output [0:0]E;
  output [40:0]\odata_reg[40] ;
  output icmp_ln13_fu_147_p2;
  output [0:0]WEBWE;
  output symbol_histogram_TREADY;
  input start_for_Block_codeRepl810_pr_U0_full_n;
  input \i_0_i_reg_127_reg[0] ;
  input filter_U0_ap_start;
  input [1:0]Q;
  input ap_done_reg;
  input [8:0]ram_reg_i_8__5;
  input [41:0]D;
  input ap_rst_n;
  input ap_clk;
  input [0:0]SS;

  wire [41:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [0:0]SS;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire filter_U0_ap_start;
  wire \i_0_i_reg_127_reg[0] ;
  wire ibuf_inst_n_10;
  wire ibuf_inst_n_11;
  wire ibuf_inst_n_12;
  wire ibuf_inst_n_13;
  wire ibuf_inst_n_14;
  wire ibuf_inst_n_15;
  wire ibuf_inst_n_16;
  wire ibuf_inst_n_17;
  wire ibuf_inst_n_18;
  wire ibuf_inst_n_19;
  wire ibuf_inst_n_20;
  wire ibuf_inst_n_21;
  wire ibuf_inst_n_22;
  wire ibuf_inst_n_23;
  wire ibuf_inst_n_24;
  wire ibuf_inst_n_25;
  wire ibuf_inst_n_26;
  wire ibuf_inst_n_27;
  wire ibuf_inst_n_28;
  wire ibuf_inst_n_29;
  wire ibuf_inst_n_30;
  wire ibuf_inst_n_31;
  wire ibuf_inst_n_32;
  wire ibuf_inst_n_33;
  wire ibuf_inst_n_34;
  wire ibuf_inst_n_35;
  wire ibuf_inst_n_36;
  wire ibuf_inst_n_37;
  wire ibuf_inst_n_38;
  wire ibuf_inst_n_39;
  wire ibuf_inst_n_40;
  wire ibuf_inst_n_41;
  wire ibuf_inst_n_42;
  wire ibuf_inst_n_43;
  wire ibuf_inst_n_44;
  wire ibuf_inst_n_45;
  wire ibuf_inst_n_46;
  wire ibuf_inst_n_47;
  wire ibuf_inst_n_48;
  wire ibuf_inst_n_49;
  wire ibuf_inst_n_50;
  wire ibuf_inst_n_51;
  wire icmp_ln13_fu_147_p2;
  wire [0:0]internal_full_n_reg;
  wire ireg01_out;
  wire obuf_inst_n_54;
  wire [40:0]\odata_reg[40] ;
  wire p_0_in;
  wire [8:0]ram_reg_i_8__5;
  wire start_for_Block_codeRepl810_pr_U0_full_n;
  wire symbol_histogram_TREADY;
  wire symbol_histogram_TREADY_int;

  design_1_huffman_encoding_0_1_ibuf ibuf_inst
       (.D(D),
        .E(ireg01_out),
        .Q(p_0_in),
        .SR(obuf_inst_n_54),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .icmp_ln13_fu_147_p2(icmp_ln13_fu_147_p2),
        .\ireg_reg[48]_0 ({ibuf_inst_n_10,ibuf_inst_n_11,ibuf_inst_n_12,ibuf_inst_n_13,ibuf_inst_n_14,ibuf_inst_n_15,ibuf_inst_n_16,ibuf_inst_n_17,ibuf_inst_n_18,ibuf_inst_n_19,ibuf_inst_n_20,ibuf_inst_n_21,ibuf_inst_n_22,ibuf_inst_n_23,ibuf_inst_n_24,ibuf_inst_n_25,ibuf_inst_n_26,ibuf_inst_n_27,ibuf_inst_n_28,ibuf_inst_n_29,ibuf_inst_n_30,ibuf_inst_n_31,ibuf_inst_n_32,ibuf_inst_n_33,ibuf_inst_n_34,ibuf_inst_n_35,ibuf_inst_n_36,ibuf_inst_n_37,ibuf_inst_n_38,ibuf_inst_n_39,ibuf_inst_n_40,ibuf_inst_n_41,ibuf_inst_n_42,ibuf_inst_n_43,ibuf_inst_n_44,ibuf_inst_n_45,ibuf_inst_n_46,ibuf_inst_n_47,ibuf_inst_n_48,ibuf_inst_n_49,ibuf_inst_n_50,ibuf_inst_n_51}),
        .ram_reg_i_8__5_0(ram_reg_i_8__5),
        .symbol_histogram_TREADY(symbol_histogram_TREADY));
  design_1_huffman_encoding_0_1_obuf obuf_inst
       (.D({ibuf_inst_n_10,ibuf_inst_n_11,ibuf_inst_n_12,ibuf_inst_n_13,ibuf_inst_n_14,ibuf_inst_n_15,ibuf_inst_n_16,ibuf_inst_n_17,ibuf_inst_n_18,ibuf_inst_n_19,ibuf_inst_n_20,ibuf_inst_n_21,ibuf_inst_n_22,ibuf_inst_n_23,ibuf_inst_n_24,ibuf_inst_n_25,ibuf_inst_n_26,ibuf_inst_n_27,ibuf_inst_n_28,ibuf_inst_n_29,ibuf_inst_n_30,ibuf_inst_n_31,ibuf_inst_n_32,ibuf_inst_n_33,ibuf_inst_n_34,ibuf_inst_n_35,ibuf_inst_n_36,ibuf_inst_n_37,ibuf_inst_n_38,ibuf_inst_n_39,ibuf_inst_n_40,ibuf_inst_n_41,ibuf_inst_n_42,ibuf_inst_n_43,ibuf_inst_n_44,ibuf_inst_n_45,ibuf_inst_n_46,ibuf_inst_n_47,ibuf_inst_n_48,ibuf_inst_n_49,ibuf_inst_n_50,ibuf_inst_n_51}),
        .E(E),
        .Q(Q),
        .SR(SR),
        .SS(SS),
        .WEBWE(WEBWE),
        .\ap_CS_fsm_reg[1] (symbol_histogram_TREADY_int),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .filter_U0_ap_start(filter_U0_ap_start),
        .\i_0_i_reg_127_reg[0] (\i_0_i_reg_127_reg[0] ),
        .icmp_ln13_fu_147_p2(icmp_ln13_fu_147_p2),
        .internal_full_n_reg(internal_full_n_reg),
        .\ireg_reg[0] (p_0_in),
        .\odata_reg[40]_0 (\odata_reg[40] ),
        .\odata_reg[48]_0 (ireg01_out),
        .\odata_reg[48]_1 (obuf_inst_n_54),
        .start_for_Block_codeRepl810_pr_U0_full_n(start_for_Block_codeRepl810_pr_U0_full_n));
endmodule

(* ORIG_REF_NAME = "regslice_both" *) 
module design_1_huffman_encoding_0_1_regslice_both__parameterized1
   (encoding_TLAST,
    encoding_TVALID_int,
    ap_rst_n,
    encoding_TREADY,
    ap_clk,
    SS);
  output [0:0]encoding_TLAST;
  input encoding_TVALID_int;
  input ap_rst_n;
  input encoding_TREADY;
  input ap_clk;
  input [0:0]SS;

  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]encoding_TLAST;
  wire encoding_TREADY;
  wire encoding_TVALID_int;
  wire ibuf_inst_n_8;
  wire obuf_inst_n_7;
  wire p_0_in;

  design_1_huffman_encoding_0_1_ibuf__parameterized1 ibuf_inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .encoding_TREADY(encoding_TREADY),
        .encoding_TVALID_int(encoding_TVALID_int),
        .\ireg_reg[0]_0 (ibuf_inst_n_8),
        .\ireg_reg[1]_0 (obuf_inst_n_7),
        .p_0_in(p_0_in));
  design_1_huffman_encoding_0_1_obuf__parameterized1 obuf_inst
       (.SS(SS),
        .ap_clk(ap_clk),
        .encoding_TLAST(encoding_TLAST),
        .encoding_TREADY(encoding_TREADY),
        .encoding_TVALID_int(encoding_TVALID_int),
        .\odata_reg[0]_0 (ibuf_inst_n_8),
        .\odata_reg[1]_0 (obuf_inst_n_7),
        .p_0_in(p_0_in));
endmodule

(* ORIG_REF_NAME = "regslice_both" *) 
module design_1_huffman_encoding_0_1_regslice_both__parameterized2
   (\ap_CS_fsm_reg[2] ,
    D,
    \ap_CS_fsm_reg[2]_0 ,
    E,
    ap_rst_n_0,
    \ap_CS_fsm_reg[8] ,
    ap_enable_reg_pp1_iter0_reg,
    encoding_TVALID_int,
    \icmp_ln883_reg_410_reg[0] ,
    ap_rst_n_1,
    \odata_reg[32] ,
    \ap_CS_fsm_reg[3] ,
    ap_rst_n_2,
    full_n,
    \ap_CS_fsm_reg[8]_0 ,
    empty_n_reg,
    ap_enable_reg_pp0_iter2_reg,
    ap_sync_done,
    \ap_CS_fsm_reg[8]_1 ,
    \ap_CS_fsm_reg[8]_2 ,
    ap_enable_reg_pp0_iter2_reg_0,
    SS,
    ap_clk,
    Q,
    ap_enable_reg_pp1_iter0,
    \ap_CS_fsm_reg[3]_0 ,
    ap_rst_n,
    encoding_TREADY,
    \ap_CS_fsm_reg[4] ,
    \odata_reg[10] ,
    \q0_reg[0] ,
    ap_enable_reg_pp0_iter2,
    symbol_bits_V_t_empty_n,
    truncated_length_his_1_t_empty_n,
    ap_done_reg_0,
    \odata_reg[10]_0 ,
    extLd_loc_c19_empty_n,
    ap_done_reg,
    Block_proc_U0_ap_start,
    ret_V_reg_430,
    \ireg[26]_i_3 ,
    \ireg_reg[5] ,
    DOBDO,
    empty_n_reg_0,
    icmp_ln17_reg_359_pp0_iter1_reg,
    ram_reg_0_15_0_0__0,
    \tptr_reg[0] ,
    \tptr_reg[0]_0 );
  output \ap_CS_fsm_reg[2] ;
  output [4:0]D;
  output \ap_CS_fsm_reg[2]_0 ;
  output [0:0]E;
  output [0:0]ap_rst_n_0;
  output \ap_CS_fsm_reg[8] ;
  output [0:0]ap_enable_reg_pp1_iter0_reg;
  output encoding_TVALID_int;
  output [0:0]\icmp_ln883_reg_410_reg[0] ;
  output ap_rst_n_1;
  output [27:0]\odata_reg[32] ;
  output \ap_CS_fsm_reg[3] ;
  output ap_rst_n_2;
  output full_n;
  output \ap_CS_fsm_reg[8]_0 ;
  output empty_n_reg;
  output ap_enable_reg_pp0_iter2_reg;
  output ap_sync_done;
  output \ap_CS_fsm_reg[8]_1 ;
  output \ap_CS_fsm_reg[8]_2 ;
  output ap_enable_reg_pp0_iter2_reg_0;
  input [0:0]SS;
  input ap_clk;
  input [6:0]Q;
  input ap_enable_reg_pp1_iter0;
  input \ap_CS_fsm_reg[3]_0 ;
  input ap_rst_n;
  input encoding_TREADY;
  input \ap_CS_fsm_reg[4] ;
  input \odata_reg[10] ;
  input \q0_reg[0] ;
  input ap_enable_reg_pp0_iter2;
  input symbol_bits_V_t_empty_n;
  input truncated_length_his_1_t_empty_n;
  input ap_done_reg_0;
  input \odata_reg[10]_0 ;
  input extLd_loc_c19_empty_n;
  input ap_done_reg;
  input Block_proc_U0_ap_start;
  input [5:0]ret_V_reg_430;
  input [26:0]\ireg[26]_i_3 ;
  input [1:0]\ireg_reg[5] ;
  input [4:0]DOBDO;
  input empty_n_reg_0;
  input icmp_ln17_reg_359_pp0_iter1_reg;
  input [0:0]ram_reg_0_15_0_0__0;
  input [0:0]\tptr_reg[0] ;
  input [0:0]\tptr_reg[0]_0 ;

  wire Block_proc_U0_ap_start;
  wire [4:0]D;
  wire [4:0]DOBDO;
  wire [0:0]E;
  wire [6:0]Q;
  wire [0:0]SS;
  wire \ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg[3] ;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire \ap_CS_fsm_reg[4] ;
  wire \ap_CS_fsm_reg[8] ;
  wire \ap_CS_fsm_reg[8]_0 ;
  wire \ap_CS_fsm_reg[8]_1 ;
  wire \ap_CS_fsm_reg[8]_2 ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_reg;
  wire ap_enable_reg_pp0_iter2_reg_0;
  wire ap_enable_reg_pp1_iter0;
  wire [0:0]ap_enable_reg_pp1_iter0_reg;
  wire ap_rst_n;
  wire [0:0]ap_rst_n_0;
  wire ap_rst_n_1;
  wire ap_rst_n_2;
  wire ap_sync_done;
  wire [1:1]count;
  wire \count_reg_n_7_[0] ;
  wire \count_reg_n_7_[1] ;
  wire empty_n_reg;
  wire empty_n_reg_0;
  wire [26:5]encoding_TDATA_int;
  wire encoding_TREADY;
  wire encoding_TVALID_int;
  wire extLd_loc_c19_empty_n;
  wire full_n;
  wire ibuf_inst_n_17;
  wire ibuf_inst_n_21;
  wire ibuf_inst_n_22;
  wire ibuf_inst_n_23;
  wire ibuf_inst_n_24;
  wire ibuf_inst_n_25;
  wire ibuf_inst_n_26;
  wire ibuf_inst_n_27;
  wire ibuf_inst_n_28;
  wire ibuf_inst_n_29;
  wire ibuf_inst_n_30;
  wire ibuf_inst_n_31;
  wire ibuf_inst_n_32;
  wire ibuf_inst_n_33;
  wire ibuf_inst_n_34;
  wire ibuf_inst_n_35;
  wire ibuf_inst_n_36;
  wire ibuf_inst_n_37;
  wire ibuf_inst_n_38;
  wire ibuf_inst_n_39;
  wire ibuf_inst_n_40;
  wire ibuf_inst_n_41;
  wire ibuf_inst_n_42;
  wire ibuf_inst_n_43;
  wire ibuf_inst_n_44;
  wire ibuf_inst_n_45;
  wire ibuf_inst_n_46;
  wire ibuf_inst_n_47;
  wire ibuf_inst_n_48;
  wire icmp_ln17_reg_359_pp0_iter1_reg;
  wire [0:0]\icmp_ln883_reg_410_reg[0] ;
  wire [26:0]\ireg[26]_i_3 ;
  wire [1:0]\ireg_reg[5] ;
  wire obuf_inst_n_15;
  wire obuf_inst_n_16;
  wire obuf_inst_n_17;
  wire obuf_inst_n_18;
  wire obuf_inst_n_19;
  wire obuf_inst_n_20;
  wire obuf_inst_n_21;
  wire obuf_inst_n_22;
  wire obuf_inst_n_23;
  wire obuf_inst_n_24;
  wire obuf_inst_n_25;
  wire obuf_inst_n_26;
  wire obuf_inst_n_27;
  wire obuf_inst_n_28;
  wire obuf_inst_n_29;
  wire obuf_inst_n_7;
  wire obuf_inst_n_8;
  wire \odata_reg[10] ;
  wire \odata_reg[10]_0 ;
  wire [27:0]\odata_reg[32] ;
  wire p_0_in;
  wire \q0_reg[0] ;
  wire [0:0]ram_reg_0_15_0_0__0;
  wire [5:0]ret_V_reg_430;
  wire symbol_bits_V_t_empty_n;
  wire [0:0]\tptr_reg[0] ;
  wire [0:0]\tptr_reg[0]_0 ;
  wire truncated_length_his_1_t_empty_n;

  LUT5 #(
    .INIT(32'hFFBFAAAA)) 
    \ap_CS_fsm[0]_i_1__6 
       (.I0(\ap_CS_fsm_reg[8] ),
        .I1(symbol_bits_V_t_empty_n),
        .I2(truncated_length_his_1_t_empty_n),
        .I3(ap_done_reg_0),
        .I4(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'hA222)) 
    \ap_CS_fsm[0]_i_2__2 
       (.I0(Q[6]),
        .I1(\count_reg_n_7_[0] ),
        .I2(encoding_TREADY),
        .I3(\count_reg_n_7_[1] ),
        .O(\ap_CS_fsm_reg[8] ));
  LUT6 #(
    .INIT(64'h000000A80000A8A8)) 
    ap_done_reg_i_1__7
       (.I0(ap_rst_n),
        .I1(\ap_CS_fsm_reg[8] ),
        .I2(ap_done_reg_0),
        .I3(extLd_loc_c19_empty_n),
        .I4(ap_done_reg),
        .I5(Block_proc_U0_ap_start),
        .O(ap_rst_n_1));
  LUT6 #(
    .INIT(64'h0202020002020000)) 
    ap_done_reg_i_1__8
       (.I0(ap_rst_n),
        .I1(\ap_CS_fsm_reg[8] ),
        .I2(ap_done_reg_0),
        .I3(extLd_loc_c19_empty_n),
        .I4(ap_done_reg),
        .I5(Block_proc_U0_ap_start),
        .O(ap_rst_n_2));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT5 #(
    .INIT(32'h7F55FFFF)) 
    \count[0]_i_2__0 
       (.I0(symbol_bits_V_t_empty_n),
        .I1(\count_reg_n_7_[1] ),
        .I2(encoding_TREADY),
        .I3(\count_reg_n_7_[0] ),
        .I4(Q[6]),
        .O(empty_n_reg));
  LUT6 #(
    .INIT(64'h8808080800000000)) 
    \count[1]_i_2__9 
       (.I0(empty_n_reg_0),
        .I1(Q[6]),
        .I2(\count_reg_n_7_[0] ),
        .I3(encoding_TREADY),
        .I4(\count_reg_n_7_[1] ),
        .I5(truncated_length_his_1_t_empty_n),
        .O(full_n));
  LUT6 #(
    .INIT(64'hEEAEAEAEAAAAAAAA)) 
    \count[1]_i_3 
       (.I0(empty_n_reg_0),
        .I1(Q[6]),
        .I2(\count_reg_n_7_[0] ),
        .I3(encoding_TREADY),
        .I4(\count_reg_n_7_[1] ),
        .I5(truncated_length_his_1_t_empty_n),
        .O(\ap_CS_fsm_reg[8]_0 ));
  FDRE \count_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ibuf_inst_n_17),
        .Q(\count_reg_n_7_[0] ),
        .R(1'b0));
  FDRE \count_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(count),
        .Q(\count_reg_n_7_[1] ),
        .R(SS));
  design_1_huffman_encoding_0_1_ibuf__parameterized2 ibuf_inst
       (.D(D[4:1]),
        .DOBDO(DOBDO),
        .E(E),
        .Q(Q[6:1]),
        .SR(obuf_inst_n_29),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2] ),
        .\ap_CS_fsm_reg[2]_0 (\ap_CS_fsm_reg[2]_0 ),
        .\ap_CS_fsm_reg[3] (\ap_CS_fsm_reg[3] ),
        .\ap_CS_fsm_reg[3]_0 (\ap_CS_fsm_reg[3]_0 ),
        .\ap_CS_fsm_reg[4] (\ap_CS_fsm_reg[4] ),
        .\ap_CS_fsm_reg[8] (\count_reg_n_7_[1] ),
        .\ap_CS_fsm_reg[8]_0 (\count_reg_n_7_[0] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter2_reg(ap_enable_reg_pp0_iter2_reg),
        .ap_enable_reg_pp0_iter2_reg_0(ap_enable_reg_pp0_iter2_reg_0),
        .ap_enable_reg_pp1_iter0(ap_enable_reg_pp1_iter0),
        .ap_enable_reg_pp1_iter0_reg(ap_enable_reg_pp1_iter0_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(ap_rst_n_0),
        .count(count),
        .\count_reg[1] (ibuf_inst_n_17),
        .encoding_TREADY(encoding_TREADY),
        .icmp_ln17_reg_359_pp0_iter1_reg(icmp_ln17_reg_359_pp0_iter1_reg),
        .\icmp_ln25_reg_388_reg[0] ({ibuf_inst_n_21,ibuf_inst_n_22,ibuf_inst_n_23,ibuf_inst_n_24,ibuf_inst_n_25,ibuf_inst_n_26,ibuf_inst_n_27,ibuf_inst_n_28,ibuf_inst_n_29,ibuf_inst_n_30,ibuf_inst_n_31,ibuf_inst_n_32,ibuf_inst_n_33,ibuf_inst_n_34,ibuf_inst_n_35,ibuf_inst_n_36,ibuf_inst_n_37,ibuf_inst_n_38,ibuf_inst_n_39,ibuf_inst_n_40,ibuf_inst_n_41,ibuf_inst_n_42,ibuf_inst_n_43,ibuf_inst_n_44,ibuf_inst_n_45,ibuf_inst_n_46,ibuf_inst_n_47,ibuf_inst_n_48}),
        .\icmp_ln883_reg_410_reg[0] (\icmp_ln883_reg_410_reg[0] ),
        .\ireg_reg[0]_0 (\odata_reg[32] [27]),
        .\ireg_reg[10]_0 (obuf_inst_n_28),
        .\ireg_reg[11]_0 (obuf_inst_n_27),
        .\ireg_reg[12]_0 (obuf_inst_n_25),
        .\ireg_reg[13]_0 (obuf_inst_n_26),
        .\ireg_reg[14]_0 (obuf_inst_n_17),
        .\ireg_reg[15]_0 (obuf_inst_n_18),
        .\ireg_reg[16]_0 (obuf_inst_n_19),
        .\ireg_reg[17]_0 (obuf_inst_n_20),
        .\ireg_reg[18]_0 (obuf_inst_n_21),
        .\ireg_reg[19]_0 (obuf_inst_n_22),
        .\ireg_reg[20]_0 (obuf_inst_n_23),
        .\ireg_reg[21]_0 (obuf_inst_n_24),
        .\ireg_reg[22]_0 (obuf_inst_n_16),
        .\ireg_reg[23]_0 (obuf_inst_n_8),
        .\ireg_reg[24]_0 (obuf_inst_n_7),
        .\ireg_reg[25]_0 (obuf_inst_n_15),
        .\ireg_reg[26]_0 ({encoding_TDATA_int[26],encoding_TDATA_int[9:5]}),
        .\ireg_reg[32]_0 (p_0_in),
        .\ireg_reg[32]_1 (encoding_TVALID_int),
        .\odata_reg[10] (\odata_reg[10] ),
        .\odata_reg[10]_0 (\odata_reg[10]_0 ),
        .\q0_reg[0] (\q0_reg[0] ),
        .ram_reg_0_15_0_0__0(ram_reg_0_15_0_0__0));
  LUT5 #(
    .INIT(32'hEEE0EE00)) 
    \int_isr[0]_i_3 
       (.I0(\ap_CS_fsm_reg[8] ),
        .I1(ap_done_reg_0),
        .I2(extLd_loc_c19_empty_n),
        .I3(ap_done_reg),
        .I4(Block_proc_U0_ap_start),
        .O(ap_sync_done));
  design_1_huffman_encoding_0_1_obuf__parameterized2 obuf_inst
       (.D({ibuf_inst_n_21,ibuf_inst_n_22,ibuf_inst_n_23,ibuf_inst_n_24,ibuf_inst_n_25,ibuf_inst_n_26,ibuf_inst_n_27,ibuf_inst_n_28,ibuf_inst_n_29,ibuf_inst_n_30,ibuf_inst_n_31,ibuf_inst_n_32,ibuf_inst_n_33,ibuf_inst_n_34,ibuf_inst_n_35,ibuf_inst_n_36,ibuf_inst_n_37,ibuf_inst_n_38,ibuf_inst_n_39,ibuf_inst_n_40,ibuf_inst_n_41,ibuf_inst_n_42,ibuf_inst_n_43,ibuf_inst_n_44,ibuf_inst_n_45,ibuf_inst_n_46,ibuf_inst_n_47,ibuf_inst_n_48}),
        .Q(\odata_reg[32] ),
        .SR(obuf_inst_n_29),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .encoding_TREADY(encoding_TREADY),
        .\ireg[26]_i_3_0 (\ireg[26]_i_3 ),
        .\ireg_reg[0] (p_0_in),
        .\ireg_reg[5] (\ireg_reg[5] ),
        .\ireg_reg[9] (\odata_reg[10]_0 ),
        .\ireg_reg[9]_0 (\odata_reg[10] ),
        .ret_V_reg_430(ret_V_reg_430),
        .\ret_V_reg_430_reg[5] (obuf_inst_n_7),
        .\ret_V_reg_430_reg[5]_0 (obuf_inst_n_8),
        .\ret_V_reg_430_reg[5]_1 ({encoding_TDATA_int[26],encoding_TDATA_int[9:5]}),
        .\ret_V_reg_430_reg[5]_10 (obuf_inst_n_23),
        .\ret_V_reg_430_reg[5]_11 (obuf_inst_n_24),
        .\ret_V_reg_430_reg[5]_12 (obuf_inst_n_25),
        .\ret_V_reg_430_reg[5]_13 (obuf_inst_n_26),
        .\ret_V_reg_430_reg[5]_14 (obuf_inst_n_27),
        .\ret_V_reg_430_reg[5]_15 (obuf_inst_n_28),
        .\ret_V_reg_430_reg[5]_2 (obuf_inst_n_15),
        .\ret_V_reg_430_reg[5]_3 (obuf_inst_n_16),
        .\ret_V_reg_430_reg[5]_4 (obuf_inst_n_17),
        .\ret_V_reg_430_reg[5]_5 (obuf_inst_n_18),
        .\ret_V_reg_430_reg[5]_6 (obuf_inst_n_19),
        .\ret_V_reg_430_reg[5]_7 (obuf_inst_n_20),
        .\ret_V_reg_430_reg[5]_8 (obuf_inst_n_21),
        .\ret_V_reg_430_reg[5]_9 (obuf_inst_n_22));
  LUT6 #(
    .INIT(64'h5DDDFFFFA2220000)) 
    \tptr[0]_i_1__10 
       (.I0(Q[6]),
        .I1(\count_reg_n_7_[0] ),
        .I2(encoding_TREADY),
        .I3(\count_reg_n_7_[1] ),
        .I4(symbol_bits_V_t_empty_n),
        .I5(\tptr_reg[0]_0 ),
        .O(\ap_CS_fsm_reg[8]_2 ));
  LUT6 #(
    .INIT(64'h5DDDFFFFA2220000)) 
    \tptr[0]_i_1__9 
       (.I0(Q[6]),
        .I1(\count_reg_n_7_[0] ),
        .I2(encoding_TREADY),
        .I3(\count_reg_n_7_[1] ),
        .I4(truncated_length_his_1_t_empty_n),
        .I5(\tptr_reg[0] ),
        .O(\ap_CS_fsm_reg[8]_1 ));
endmodule

(* ORIG_REF_NAME = "sort" *) 
module design_1_huffman_encoding_0_1_sort
   (DOADO,
    sort_U0_out_frequency_V_d0,
    sort_U0_out_value_V_ce0,
    sort_U0_ap_ready,
    Q,
    sort_U0_in_value_V_ce0,
    sort_U0_ap_done,
    \op2_assign_i_reg_676_reg[5]_0 ,
    sort_U0_out_value_V_address0,
    \j5_0_i_i_reg_1755_reg[8]_0 ,
    \j7_0_i_i_reg_4718_reg[8]_0 ,
    ap_enable_reg_pp4_iter3_reg_0,
    in_frequency_V_load_reg_69520,
    \j_0_i_i_reg_293_reg[8]_0 ,
    S,
    mOutPtr110_out,
    full_n_reg,
    full_n_reg_0,
    ap_sync_reg_channel_write_sorted_0_reg,
    ap_sync_reg_channel_write_sorted_0_reg_0,
    ap_sync_reg_channel_write_sorted_0_reg_1,
    ap_sync_reg_channel_write_sorted_1_reg,
    \op2_assign_i_reg_676_reg[5]_1 ,
    \op2_assign_i_reg_676_reg[5]_2 ,
    ap_clk,
    SS,
    \icmp_ln40_reg_6977_reg[0]_0 ,
    CO,
    ap_done_reg_reg_0,
    extLd7_loc_channel_empty_n,
    filtered_frequency_V_t_empty_n,
    filtered_value_V_t_empty_n,
    ap_rst_n,
    \zext_ln69_reg_7064_reg[0]_0 ,
    \zext_ln69_reg_7064_reg[7]_i_2 ,
    DOBDO,
    in_frequency_V_load_reg_6952,
    internal_full_n_reg,
    ap_done_reg,
    Block_codeRepl810_pr_U0_ap_continue,
    sorted_0_i_full_n,
    ap_sync_reg_channel_write_sorted_0,
    sorted_1_i_full_n,
    ap_sync_reg_channel_write_sorted_0_reg_2,
    ADDRARDADDR,
    ADDRBWRADDR,
    \tptr_reg[0] ,
    \tptr_reg[0]_0 );
  output [8:0]DOADO;
  output [31:0]sort_U0_out_frequency_V_d0;
  output sort_U0_out_value_V_ce0;
  output sort_U0_ap_ready;
  output [1:0]Q;
  output sort_U0_in_value_V_ce0;
  output sort_U0_ap_done;
  output [0:0]\op2_assign_i_reg_676_reg[5]_0 ;
  output [7:0]sort_U0_out_value_V_address0;
  output [8:0]\j5_0_i_i_reg_1755_reg[8]_0 ;
  output [5:0]\j7_0_i_i_reg_4718_reg[8]_0 ;
  output ap_enable_reg_pp4_iter3_reg_0;
  output in_frequency_V_load_reg_69520;
  output [8:0]\j_0_i_i_reg_293_reg[8]_0 ;
  output [0:0]S;
  output mOutPtr110_out;
  output full_n_reg;
  output full_n_reg_0;
  output ap_sync_reg_channel_write_sorted_0_reg;
  output ap_sync_reg_channel_write_sorted_0_reg_0;
  output ap_sync_reg_channel_write_sorted_0_reg_1;
  output ap_sync_reg_channel_write_sorted_1_reg;
  output \op2_assign_i_reg_676_reg[5]_1 ;
  output \op2_assign_i_reg_676_reg[5]_2 ;
  input ap_clk;
  input [0:0]SS;
  input [0:0]\icmp_ln40_reg_6977_reg[0]_0 ;
  input [0:0]CO;
  input ap_done_reg_reg_0;
  input extLd7_loc_channel_empty_n;
  input filtered_frequency_V_t_empty_n;
  input filtered_value_V_t_empty_n;
  input ap_rst_n;
  input [0:0]\zext_ln69_reg_7064_reg[0]_0 ;
  input [2:0]\zext_ln69_reg_7064_reg[7]_i_2 ;
  input [8:0]DOBDO;
  input [31:0]in_frequency_V_load_reg_6952;
  input internal_full_n_reg;
  input ap_done_reg;
  input Block_codeRepl810_pr_U0_ap_continue;
  input sorted_0_i_full_n;
  input ap_sync_reg_channel_write_sorted_0;
  input sorted_1_i_full_n;
  input ap_sync_reg_channel_write_sorted_0_reg_2;
  input [0:0]ADDRARDADDR;
  input [0:0]ADDRBWRADDR;
  input [0:0]\tptr_reg[0] ;
  input [0:0]\tptr_reg[0]_0 ;

  wire [0:0]ADDRARDADDR;
  wire [0:0]ADDRBWRADDR;
  wire Block_codeRepl810_pr_U0_ap_continue;
  wire [0:0]CO;
  wire [8:0]DOADO;
  wire [8:0]DOBDO;
  wire [1:0]Q;
  wire [0:0]S;
  wire [0:0]SS;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp2_stage0;
  wire ap_CS_fsm_pp3_stage0;
  wire ap_CS_fsm_pp4_stage0;
  wire ap_CS_fsm_state15;
  wire ap_CS_fsm_state18;
  wire ap_CS_fsm_state23;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire [11:0]ap_NS_fsm;
  wire ap_NS_fsm154_out;
  wire ap_NS_fsm158_out;
  wire ap_clk;
  wire ap_condition_428;
  wire ap_done_reg;
  wire ap_done_reg_0;
  wire ap_done_reg_reg_0;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1_n_7;
  wire ap_enable_reg_pp0_iter1_i_1_n_7;
  wire ap_enable_reg_pp0_iter1_reg_n_7;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp2_iter0;
  wire ap_enable_reg_pp2_iter0_i_1_n_7;
  wire ap_enable_reg_pp2_iter1;
  wire ap_enable_reg_pp2_iter2;
  wire ap_enable_reg_pp2_iter3;
  wire ap_enable_reg_pp2_iter4;
  wire ap_enable_reg_pp2_iter5;
  wire ap_enable_reg_pp2_iter5_i_1_n_7;
  wire ap_enable_reg_pp3_iter0;
  wire ap_enable_reg_pp3_iter0_i_1_n_7;
  wire ap_enable_reg_pp3_iter0_i_2_n_7;
  wire ap_enable_reg_pp3_iter1;
  wire ap_enable_reg_pp4_iter0;
  wire ap_enable_reg_pp4_iter0_i_1_n_7;
  wire ap_enable_reg_pp4_iter1;
  wire ap_enable_reg_pp4_iter2;
  wire ap_enable_reg_pp4_iter3_i_1_n_7;
  wire ap_enable_reg_pp4_iter3_reg_0;
  wire [7:0]ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4;
  wire [7:0]ap_phi_mux_digit_location_10_V_5_phi_fu_6087_p32;
  wire [7:0]ap_phi_mux_digit_location_11_V_5_phi_fu_6032_p32;
  wire [7:0]ap_phi_mux_digit_location_12_V_5_phi_fu_5977_p32;
  wire [7:0]ap_phi_mux_digit_location_13_V_5_phi_fu_5922_p32;
  wire [7:0]ap_phi_mux_digit_location_14_V_6_phi_fu_5867_p32;
  wire [7:0]ap_phi_mux_digit_location_15_V_4_phi_fu_5812_p32;
  wire [7:0]ap_phi_mux_digit_location_1_V_5_phi_fu_6582_p32;
  wire [7:0]ap_phi_mux_digit_location_2_V_5_phi_fu_6527_p32;
  wire [7:0]ap_phi_mux_digit_location_3_V_5_phi_fu_6472_p32;
  wire [7:0]ap_phi_mux_digit_location_4_V_5_phi_fu_6417_p32;
  wire [7:0]ap_phi_mux_digit_location_5_V_5_phi_fu_6362_p32;
  wire [7:0]ap_phi_mux_digit_location_6_V_5_phi_fu_6307_p32;
  wire [7:0]ap_phi_mux_digit_location_7_V_5_phi_fu_6252_p32;
  wire [7:0]ap_phi_mux_digit_location_8_V_5_phi_fu_6197_p32;
  wire [7:0]ap_phi_mux_digit_location_9_V_5_phi_fu_6142_p32;
  wire [3:0]ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4;
  wire [3:0]ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4;
  wire ap_phi_reg_pp3_iter1_phi_ln215_reg_3902;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[0]_i_10_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[0]_i_11_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[0]_i_12_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[0]_i_13_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[0]_i_14_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[0]_i_15_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[0]_i_16_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[0]_i_1_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[0]_i_2_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[0]_i_3_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[0]_i_4_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[0]_i_5_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[0]_i_6_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[0]_i_7_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[0]_i_8_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[0]_i_9_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[1]_i_10_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[1]_i_11_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[1]_i_12_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[1]_i_13_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[1]_i_14_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[1]_i_15_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[1]_i_16_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[1]_i_1_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[1]_i_2_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[1]_i_3_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[1]_i_4_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[1]_i_5_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[1]_i_6_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[1]_i_7_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[1]_i_8_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[1]_i_9_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[2]_i_10_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[2]_i_11_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[2]_i_12_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[2]_i_13_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[2]_i_14_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[2]_i_15_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[2]_i_16_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[2]_i_1_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[2]_i_2_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[2]_i_3_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[2]_i_4_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[2]_i_5_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[2]_i_6_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[2]_i_7_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[2]_i_8_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[2]_i_9_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[3]_i_10_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[3]_i_11_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[3]_i_12_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[3]_i_13_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[3]_i_14_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[3]_i_15_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[3]_i_16_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[3]_i_1_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[3]_i_2_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[3]_i_3_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[3]_i_4_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[3]_i_5_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[3]_i_6_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[3]_i_7_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[3]_i_8_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[3]_i_9_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[4]_i_10_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[4]_i_11_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[4]_i_12_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[4]_i_13_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[4]_i_14_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[4]_i_15_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[4]_i_16_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[4]_i_1_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[4]_i_2_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[4]_i_3_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[4]_i_4_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[4]_i_5_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[4]_i_6_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[4]_i_7_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[4]_i_8_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[4]_i_9_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_10_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_11_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_12_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_13_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_14_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_15_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_16_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_17_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_1_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_2_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_3_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_4_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_5_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_6_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_7_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_8_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_9_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[6]_i_10_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[6]_i_11_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[6]_i_12_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[6]_i_13_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[6]_i_14_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[6]_i_15_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[6]_i_16_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[6]_i_1_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[6]_i_2_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[6]_i_3_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[6]_i_4_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[6]_i_5_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[6]_i_6_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[6]_i_7_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[6]_i_8_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[6]_i_9_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_10_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_11_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_12_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_13_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_14_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_15_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_16_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_17_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_18_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_19_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_20_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_21_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_22_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_23_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_24_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_25_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_26_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_27_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_28_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_29_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_30_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_31_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_32_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_33_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_34_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_3_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_4_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_5_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_6_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_7_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_8_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_9_n_7 ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902_reg_n_7_[0] ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902_reg_n_7_[1] ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902_reg_n_7_[2] ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902_reg_n_7_[3] ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902_reg_n_7_[4] ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902_reg_n_7_[5] ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902_reg_n_7_[6] ;
  wire \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902_reg_n_7_[7] ;
  wire ap_rst_n;
  wire ap_sync_reg_channel_write_sorted_0;
  wire ap_sync_reg_channel_write_sorted_0_reg;
  wire ap_sync_reg_channel_write_sorted_0_reg_0;
  wire ap_sync_reg_channel_write_sorted_0_reg_1;
  wire ap_sync_reg_channel_write_sorted_0_reg_2;
  wire ap_sync_reg_channel_write_sorted_1_reg;
  wire clear;
  wire current_digit_V_we0;
  wire [3:0]digit_V_1_reg_7075;
  wire [3:0]digit_V_1_reg_7075_pp4_iter2_reg;
  wire [3:0]digit_V_reg_7014;
  wire digit_V_reg_70140;
  wire [3:0]digit_V_reg_7014_pp2_iter4_reg;
  wire [7:0]digit_histogram_0_V_1_reg_664;
  wire digit_histogram_0_V_2_reg_853;
  wire \digit_histogram_0_V_2_reg_853_reg_n_7_[0] ;
  wire \digit_histogram_0_V_2_reg_853_reg_n_7_[1] ;
  wire \digit_histogram_0_V_2_reg_853_reg_n_7_[2] ;
  wire \digit_histogram_0_V_2_reg_853_reg_n_7_[3] ;
  wire \digit_histogram_0_V_2_reg_853_reg_n_7_[4] ;
  wire \digit_histogram_0_V_2_reg_853_reg_n_7_[5] ;
  wire \digit_histogram_0_V_2_reg_853_reg_n_7_[6] ;
  wire \digit_histogram_0_V_2_reg_853_reg_n_7_[7] ;
  wire [7:0]digit_histogram_0_V_4_reg_1931;
  wire \digit_histogram_0_V_4_reg_1931[0]_i_1_n_7 ;
  wire \digit_histogram_0_V_4_reg_1931[1]_i_1_n_7 ;
  wire \digit_histogram_0_V_4_reg_1931[2]_i_1_n_7 ;
  wire \digit_histogram_0_V_4_reg_1931[3]_i_1_n_7 ;
  wire \digit_histogram_0_V_4_reg_1931[4]_i_1_n_7 ;
  wire \digit_histogram_0_V_4_reg_1931[5]_i_1_n_7 ;
  wire \digit_histogram_0_V_4_reg_1931[6]_i_1_n_7 ;
  wire \digit_histogram_0_V_4_reg_1931[7]_i_1_n_7 ;
  wire [7:0]digit_histogram_0_V_5_reg_2791;
  wire \digit_histogram_0_V_5_reg_2791[0]_i_1_n_7 ;
  wire \digit_histogram_0_V_5_reg_2791[1]_i_1_n_7 ;
  wire \digit_histogram_0_V_5_reg_2791[2]_i_1_n_7 ;
  wire \digit_histogram_0_V_5_reg_2791[3]_i_1_n_7 ;
  wire \digit_histogram_0_V_5_reg_2791[4]_i_1_n_7 ;
  wire \digit_histogram_0_V_5_reg_2791[5]_i_1_n_7 ;
  wire \digit_histogram_0_V_5_reg_2791[6]_i_1_n_7 ;
  wire \digit_histogram_0_V_5_reg_2791[7]_i_1_n_7 ;
  wire \digit_histogram_0_V_5_reg_2791[7]_i_2_n_7 ;
  wire \digit_histogram_0_V_5_reg_2791[7]_i_3_n_7 ;
  wire [7:0]digit_histogram_0_V_6_reg_3671;
  wire \digit_histogram_0_V_6_reg_3671[0]_i_1_n_7 ;
  wire \digit_histogram_0_V_6_reg_3671[1]_i_1_n_7 ;
  wire \digit_histogram_0_V_6_reg_3671[2]_i_1_n_7 ;
  wire \digit_histogram_0_V_6_reg_3671[3]_i_1_n_7 ;
  wire \digit_histogram_0_V_6_reg_3671[4]_i_1_n_7 ;
  wire \digit_histogram_0_V_6_reg_3671[5]_i_1_n_7 ;
  wire \digit_histogram_0_V_6_reg_3671[6]_i_1_n_7 ;
  wire \digit_histogram_0_V_6_reg_3671[7]_i_1_n_7 ;
  wire \digit_histogram_0_V_6_reg_3671[7]_i_2_n_7 ;
  wire [7:0]digit_histogram_0_V_reg_1942;
  wire \digit_histogram_0_V_reg_1942[1]_i_2_n_7 ;
  wire \digit_histogram_0_V_reg_1942[2]_i_2_n_7 ;
  wire \digit_histogram_0_V_reg_1942[3]_i_2_n_7 ;
  wire \digit_histogram_0_V_reg_1942[3]_i_3_n_7 ;
  wire \digit_histogram_0_V_reg_1942[4]_i_2_n_7 ;
  wire \digit_histogram_0_V_reg_1942[5]_i_2_n_7 ;
  wire \digit_histogram_0_V_reg_1942[5]_i_3_n_7 ;
  wire \digit_histogram_0_V_reg_1942[7]_i_2_n_7 ;
  wire \digit_histogram_0_V_reg_1942[7]_i_3_n_7 ;
  wire \digit_histogram_0_V_reg_1942[7]_i_4_n_7 ;
  wire digit_histogram_10_1_reg_743;
  wire \digit_histogram_10_1_reg_743_reg_n_7_[0] ;
  wire \digit_histogram_10_1_reg_743_reg_n_7_[1] ;
  wire \digit_histogram_10_1_reg_743_reg_n_7_[2] ;
  wire \digit_histogram_10_1_reg_743_reg_n_7_[3] ;
  wire \digit_histogram_10_1_reg_743_reg_n_7_[4] ;
  wire \digit_histogram_10_1_reg_743_reg_n_7_[5] ;
  wire \digit_histogram_10_1_reg_743_reg_n_7_[6] ;
  wire \digit_histogram_10_1_reg_743_reg_n_7_[7] ;
  wire [7:0]digit_histogram_10_3_reg_1821;
  wire \digit_histogram_10_3_reg_1821[0]_i_1_n_7 ;
  wire \digit_histogram_10_3_reg_1821[1]_i_1_n_7 ;
  wire \digit_histogram_10_3_reg_1821[2]_i_1_n_7 ;
  wire \digit_histogram_10_3_reg_1821[3]_i_1_n_7 ;
  wire \digit_histogram_10_3_reg_1821[4]_i_1_n_7 ;
  wire \digit_histogram_10_3_reg_1821[5]_i_1_n_7 ;
  wire \digit_histogram_10_3_reg_1821[6]_i_1_n_7 ;
  wire \digit_histogram_10_3_reg_1821[7]_i_1_n_7 ;
  wire [7:0]digit_histogram_10_4_reg_2241;
  wire \digit_histogram_10_4_reg_2241[0]_i_1_n_7 ;
  wire \digit_histogram_10_4_reg_2241[1]_i_1_n_7 ;
  wire \digit_histogram_10_4_reg_2241[2]_i_1_n_7 ;
  wire \digit_histogram_10_4_reg_2241[3]_i_1_n_7 ;
  wire \digit_histogram_10_4_reg_2241[4]_i_1_n_7 ;
  wire \digit_histogram_10_4_reg_2241[5]_i_1_n_7 ;
  wire \digit_histogram_10_4_reg_2241[6]_i_1_n_7 ;
  wire \digit_histogram_10_4_reg_2241[7]_i_1_n_7 ;
  wire \digit_histogram_10_4_reg_2241[7]_i_2_n_7 ;
  wire [7:0]digit_histogram_10_5_reg_3121;
  wire \digit_histogram_10_5_reg_3121[0]_i_1_n_7 ;
  wire \digit_histogram_10_5_reg_3121[1]_i_1_n_7 ;
  wire \digit_histogram_10_5_reg_3121[2]_i_1_n_7 ;
  wire \digit_histogram_10_5_reg_3121[3]_i_1_n_7 ;
  wire \digit_histogram_10_5_reg_3121[4]_i_1_n_7 ;
  wire \digit_histogram_10_5_reg_3121[5]_i_1_n_7 ;
  wire \digit_histogram_10_5_reg_3121[6]_i_1_n_7 ;
  wire \digit_histogram_10_5_reg_3121[7]_i_1_n_7 ;
  wire \digit_histogram_10_5_reg_3121[7]_i_2_n_7 ;
  wire [7:0]digit_histogram_10_s_reg_544;
  wire digit_histogram_11_1_reg_732;
  wire \digit_histogram_11_1_reg_732_reg_n_7_[0] ;
  wire \digit_histogram_11_1_reg_732_reg_n_7_[1] ;
  wire \digit_histogram_11_1_reg_732_reg_n_7_[2] ;
  wire \digit_histogram_11_1_reg_732_reg_n_7_[3] ;
  wire \digit_histogram_11_1_reg_732_reg_n_7_[4] ;
  wire \digit_histogram_11_1_reg_732_reg_n_7_[5] ;
  wire \digit_histogram_11_1_reg_732_reg_n_7_[6] ;
  wire \digit_histogram_11_1_reg_732_reg_n_7_[7] ;
  wire [7:0]digit_histogram_11_3_reg_1810;
  wire \digit_histogram_11_3_reg_1810[0]_i_1_n_7 ;
  wire \digit_histogram_11_3_reg_1810[1]_i_1_n_7 ;
  wire \digit_histogram_11_3_reg_1810[2]_i_1_n_7 ;
  wire \digit_histogram_11_3_reg_1810[3]_i_1_n_7 ;
  wire \digit_histogram_11_3_reg_1810[4]_i_1_n_7 ;
  wire \digit_histogram_11_3_reg_1810[5]_i_1_n_7 ;
  wire \digit_histogram_11_3_reg_1810[6]_i_1_n_7 ;
  wire \digit_histogram_11_3_reg_1810[7]_i_1_n_7 ;
  wire [7:0]digit_histogram_11_4_reg_2186;
  wire \digit_histogram_11_4_reg_2186[0]_i_1_n_7 ;
  wire \digit_histogram_11_4_reg_2186[1]_i_1_n_7 ;
  wire \digit_histogram_11_4_reg_2186[2]_i_1_n_7 ;
  wire \digit_histogram_11_4_reg_2186[3]_i_1_n_7 ;
  wire \digit_histogram_11_4_reg_2186[4]_i_1_n_7 ;
  wire \digit_histogram_11_4_reg_2186[5]_i_1_n_7 ;
  wire \digit_histogram_11_4_reg_2186[6]_i_1_n_7 ;
  wire \digit_histogram_11_4_reg_2186[7]_i_1_n_7 ;
  wire \digit_histogram_11_4_reg_2186[7]_i_2_n_7 ;
  wire [7:0]digit_histogram_11_5_reg_3066;
  wire \digit_histogram_11_5_reg_3066[0]_i_1_n_7 ;
  wire \digit_histogram_11_5_reg_3066[1]_i_1_n_7 ;
  wire \digit_histogram_11_5_reg_3066[2]_i_1_n_7 ;
  wire \digit_histogram_11_5_reg_3066[3]_i_1_n_7 ;
  wire \digit_histogram_11_5_reg_3066[4]_i_1_n_7 ;
  wire \digit_histogram_11_5_reg_3066[5]_i_1_n_7 ;
  wire \digit_histogram_11_5_reg_3066[6]_i_1_n_7 ;
  wire \digit_histogram_11_5_reg_3066[7]_i_1_n_7 ;
  wire \digit_histogram_11_5_reg_3066[7]_i_2_n_7 ;
  wire [7:0]digit_histogram_11_s_reg_532;
  wire digit_histogram_12_1_reg_721;
  wire \digit_histogram_12_1_reg_721_reg_n_7_[0] ;
  wire \digit_histogram_12_1_reg_721_reg_n_7_[1] ;
  wire \digit_histogram_12_1_reg_721_reg_n_7_[2] ;
  wire \digit_histogram_12_1_reg_721_reg_n_7_[3] ;
  wire \digit_histogram_12_1_reg_721_reg_n_7_[4] ;
  wire \digit_histogram_12_1_reg_721_reg_n_7_[5] ;
  wire \digit_histogram_12_1_reg_721_reg_n_7_[6] ;
  wire \digit_histogram_12_1_reg_721_reg_n_7_[7] ;
  wire [7:0]digit_histogram_12_3_reg_1799;
  wire \digit_histogram_12_3_reg_1799[0]_i_1_n_7 ;
  wire \digit_histogram_12_3_reg_1799[1]_i_1_n_7 ;
  wire \digit_histogram_12_3_reg_1799[2]_i_1_n_7 ;
  wire \digit_histogram_12_3_reg_1799[3]_i_1_n_7 ;
  wire \digit_histogram_12_3_reg_1799[4]_i_1_n_7 ;
  wire \digit_histogram_12_3_reg_1799[5]_i_1_n_7 ;
  wire \digit_histogram_12_3_reg_1799[6]_i_1_n_7 ;
  wire \digit_histogram_12_3_reg_1799[7]_i_1_n_7 ;
  wire [7:0]digit_histogram_12_4_reg_2131;
  wire \digit_histogram_12_4_reg_2131[0]_i_1_n_7 ;
  wire \digit_histogram_12_4_reg_2131[1]_i_1_n_7 ;
  wire \digit_histogram_12_4_reg_2131[2]_i_1_n_7 ;
  wire \digit_histogram_12_4_reg_2131[3]_i_1_n_7 ;
  wire \digit_histogram_12_4_reg_2131[4]_i_1_n_7 ;
  wire \digit_histogram_12_4_reg_2131[5]_i_1_n_7 ;
  wire \digit_histogram_12_4_reg_2131[6]_i_1_n_7 ;
  wire \digit_histogram_12_4_reg_2131[7]_i_1_n_7 ;
  wire \digit_histogram_12_4_reg_2131[7]_i_2_n_7 ;
  wire [7:0]digit_histogram_12_5_reg_3011;
  wire \digit_histogram_12_5_reg_3011[0]_i_1_n_7 ;
  wire \digit_histogram_12_5_reg_3011[1]_i_1_n_7 ;
  wire \digit_histogram_12_5_reg_3011[2]_i_1_n_7 ;
  wire \digit_histogram_12_5_reg_3011[3]_i_1_n_7 ;
  wire \digit_histogram_12_5_reg_3011[4]_i_1_n_7 ;
  wire \digit_histogram_12_5_reg_3011[5]_i_1_n_7 ;
  wire \digit_histogram_12_5_reg_3011[6]_i_1_n_7 ;
  wire \digit_histogram_12_5_reg_3011[7]_i_1_n_7 ;
  wire \digit_histogram_12_5_reg_3011[7]_i_2_n_7 ;
  wire [7:0]digit_histogram_12_s_reg_520;
  wire digit_histogram_13_1_reg_710;
  wire \digit_histogram_13_1_reg_710_reg_n_7_[0] ;
  wire \digit_histogram_13_1_reg_710_reg_n_7_[1] ;
  wire \digit_histogram_13_1_reg_710_reg_n_7_[2] ;
  wire \digit_histogram_13_1_reg_710_reg_n_7_[3] ;
  wire \digit_histogram_13_1_reg_710_reg_n_7_[4] ;
  wire \digit_histogram_13_1_reg_710_reg_n_7_[5] ;
  wire \digit_histogram_13_1_reg_710_reg_n_7_[6] ;
  wire \digit_histogram_13_1_reg_710_reg_n_7_[7] ;
  wire [7:0]digit_histogram_13_3_reg_1788;
  wire \digit_histogram_13_3_reg_1788[0]_i_1_n_7 ;
  wire \digit_histogram_13_3_reg_1788[1]_i_1_n_7 ;
  wire \digit_histogram_13_3_reg_1788[2]_i_1_n_7 ;
  wire \digit_histogram_13_3_reg_1788[3]_i_1_n_7 ;
  wire \digit_histogram_13_3_reg_1788[4]_i_1_n_7 ;
  wire \digit_histogram_13_3_reg_1788[5]_i_1_n_7 ;
  wire \digit_histogram_13_3_reg_1788[6]_i_1_n_7 ;
  wire \digit_histogram_13_3_reg_1788[7]_i_1_n_7 ;
  wire [7:0]digit_histogram_13_4_reg_2076;
  wire \digit_histogram_13_4_reg_2076[0]_i_1_n_7 ;
  wire \digit_histogram_13_4_reg_2076[1]_i_1_n_7 ;
  wire \digit_histogram_13_4_reg_2076[2]_i_1_n_7 ;
  wire \digit_histogram_13_4_reg_2076[3]_i_1_n_7 ;
  wire \digit_histogram_13_4_reg_2076[4]_i_1_n_7 ;
  wire \digit_histogram_13_4_reg_2076[5]_i_1_n_7 ;
  wire \digit_histogram_13_4_reg_2076[6]_i_1_n_7 ;
  wire \digit_histogram_13_4_reg_2076[7]_i_1_n_7 ;
  wire \digit_histogram_13_4_reg_2076[7]_i_2_n_7 ;
  wire [7:0]digit_histogram_13_5_reg_2956;
  wire \digit_histogram_13_5_reg_2956[0]_i_1_n_7 ;
  wire \digit_histogram_13_5_reg_2956[1]_i_1_n_7 ;
  wire \digit_histogram_13_5_reg_2956[2]_i_1_n_7 ;
  wire \digit_histogram_13_5_reg_2956[3]_i_1_n_7 ;
  wire \digit_histogram_13_5_reg_2956[4]_i_1_n_7 ;
  wire \digit_histogram_13_5_reg_2956[5]_i_1_n_7 ;
  wire \digit_histogram_13_5_reg_2956[6]_i_1_n_7 ;
  wire \digit_histogram_13_5_reg_2956[7]_i_1_n_7 ;
  wire \digit_histogram_13_5_reg_2956[7]_i_2_n_7 ;
  wire [7:0]digit_histogram_13_s_reg_508;
  wire digit_histogram_14_1_reg_699;
  wire \digit_histogram_14_1_reg_699_reg_n_7_[0] ;
  wire \digit_histogram_14_1_reg_699_reg_n_7_[1] ;
  wire \digit_histogram_14_1_reg_699_reg_n_7_[2] ;
  wire \digit_histogram_14_1_reg_699_reg_n_7_[3] ;
  wire \digit_histogram_14_1_reg_699_reg_n_7_[4] ;
  wire \digit_histogram_14_1_reg_699_reg_n_7_[5] ;
  wire \digit_histogram_14_1_reg_699_reg_n_7_[6] ;
  wire \digit_histogram_14_1_reg_699_reg_n_7_[7] ;
  wire [7:0]digit_histogram_14_3_reg_1777;
  wire \digit_histogram_14_3_reg_1777[0]_i_1_n_7 ;
  wire \digit_histogram_14_3_reg_1777[1]_i_1_n_7 ;
  wire \digit_histogram_14_3_reg_1777[2]_i_1_n_7 ;
  wire \digit_histogram_14_3_reg_1777[3]_i_1_n_7 ;
  wire \digit_histogram_14_3_reg_1777[4]_i_1_n_7 ;
  wire \digit_histogram_14_3_reg_1777[5]_i_1_n_7 ;
  wire \digit_histogram_14_3_reg_1777[6]_i_1_n_7 ;
  wire \digit_histogram_14_3_reg_1777[7]_i_1_n_7 ;
  wire [7:0]digit_histogram_14_4_reg_2021;
  wire \digit_histogram_14_4_reg_2021[0]_i_1_n_7 ;
  wire \digit_histogram_14_4_reg_2021[1]_i_1_n_7 ;
  wire \digit_histogram_14_4_reg_2021[2]_i_1_n_7 ;
  wire \digit_histogram_14_4_reg_2021[3]_i_1_n_7 ;
  wire \digit_histogram_14_4_reg_2021[4]_i_1_n_7 ;
  wire \digit_histogram_14_4_reg_2021[5]_i_1_n_7 ;
  wire \digit_histogram_14_4_reg_2021[6]_i_1_n_7 ;
  wire \digit_histogram_14_4_reg_2021[7]_i_1_n_7 ;
  wire \digit_histogram_14_4_reg_2021[7]_i_2_n_7 ;
  wire \digit_histogram_14_4_reg_2021[7]_i_3_n_7 ;
  wire [7:0]digit_histogram_14_5_reg_2901;
  wire \digit_histogram_14_5_reg_2901[0]_i_1_n_7 ;
  wire \digit_histogram_14_5_reg_2901[1]_i_1_n_7 ;
  wire \digit_histogram_14_5_reg_2901[2]_i_1_n_7 ;
  wire \digit_histogram_14_5_reg_2901[3]_i_1_n_7 ;
  wire \digit_histogram_14_5_reg_2901[4]_i_1_n_7 ;
  wire \digit_histogram_14_5_reg_2901[5]_i_1_n_7 ;
  wire \digit_histogram_14_5_reg_2901[6]_i_1_n_7 ;
  wire \digit_histogram_14_5_reg_2901[7]_i_1_n_7 ;
  wire \digit_histogram_14_5_reg_2901[7]_i_2_n_7 ;
  wire [7:0]digit_histogram_14_s_reg_496;
  wire digit_histogram_15_1_reg_688;
  wire \digit_histogram_15_1_reg_688[7]_i_2_n_7 ;
  wire \digit_histogram_15_1_reg_688_reg_n_7_[0] ;
  wire \digit_histogram_15_1_reg_688_reg_n_7_[1] ;
  wire \digit_histogram_15_1_reg_688_reg_n_7_[2] ;
  wire \digit_histogram_15_1_reg_688_reg_n_7_[3] ;
  wire \digit_histogram_15_1_reg_688_reg_n_7_[4] ;
  wire \digit_histogram_15_1_reg_688_reg_n_7_[5] ;
  wire \digit_histogram_15_1_reg_688_reg_n_7_[6] ;
  wire \digit_histogram_15_1_reg_688_reg_n_7_[7] ;
  wire [7:0]digit_histogram_15_3_reg_1766;
  wire \digit_histogram_15_3_reg_1766[0]_i_1_n_7 ;
  wire \digit_histogram_15_3_reg_1766[1]_i_1_n_7 ;
  wire \digit_histogram_15_3_reg_1766[2]_i_1_n_7 ;
  wire \digit_histogram_15_3_reg_1766[3]_i_1_n_7 ;
  wire \digit_histogram_15_3_reg_1766[4]_i_1_n_7 ;
  wire \digit_histogram_15_3_reg_1766[5]_i_1_n_7 ;
  wire \digit_histogram_15_3_reg_1766[6]_i_1_n_7 ;
  wire \digit_histogram_15_3_reg_1766[7]_i_1_n_7 ;
  wire [7:0]digit_histogram_15_4_reg_1966;
  wire \digit_histogram_15_4_reg_1966[0]_i_1_n_7 ;
  wire \digit_histogram_15_4_reg_1966[1]_i_1_n_7 ;
  wire \digit_histogram_15_4_reg_1966[2]_i_1_n_7 ;
  wire \digit_histogram_15_4_reg_1966[3]_i_1_n_7 ;
  wire \digit_histogram_15_4_reg_1966[4]_i_1_n_7 ;
  wire \digit_histogram_15_4_reg_1966[5]_i_1_n_7 ;
  wire \digit_histogram_15_4_reg_1966[6]_i_1_n_7 ;
  wire \digit_histogram_15_4_reg_1966[7]_i_1_n_7 ;
  wire \digit_histogram_15_4_reg_1966[7]_i_2_n_7 ;
  wire [7:0]digit_histogram_15_5_reg_2846;
  wire \digit_histogram_15_5_reg_2846[0]_i_1_n_7 ;
  wire \digit_histogram_15_5_reg_2846[1]_i_1_n_7 ;
  wire \digit_histogram_15_5_reg_2846[2]_i_1_n_7 ;
  wire \digit_histogram_15_5_reg_2846[3]_i_1_n_7 ;
  wire \digit_histogram_15_5_reg_2846[4]_i_1_n_7 ;
  wire \digit_histogram_15_5_reg_2846[5]_i_1_n_7 ;
  wire \digit_histogram_15_5_reg_2846[6]_i_1_n_7 ;
  wire \digit_histogram_15_5_reg_2846[7]_i_1_n_7 ;
  wire \digit_histogram_15_5_reg_2846[7]_i_2_n_7 ;
  wire [7:0]digit_histogram_15_s_reg_484;
  wire digit_histogram_1_V_1_reg_842;
  wire \digit_histogram_1_V_1_reg_842_reg_n_7_[0] ;
  wire \digit_histogram_1_V_1_reg_842_reg_n_7_[1] ;
  wire \digit_histogram_1_V_1_reg_842_reg_n_7_[2] ;
  wire \digit_histogram_1_V_1_reg_842_reg_n_7_[3] ;
  wire \digit_histogram_1_V_1_reg_842_reg_n_7_[4] ;
  wire \digit_histogram_1_V_1_reg_842_reg_n_7_[5] ;
  wire \digit_histogram_1_V_1_reg_842_reg_n_7_[6] ;
  wire \digit_histogram_1_V_1_reg_842_reg_n_7_[7] ;
  wire [7:0]digit_histogram_1_V_3_reg_1920;
  wire \digit_histogram_1_V_3_reg_1920[0]_i_1_n_7 ;
  wire \digit_histogram_1_V_3_reg_1920[1]_i_1_n_7 ;
  wire \digit_histogram_1_V_3_reg_1920[2]_i_1_n_7 ;
  wire \digit_histogram_1_V_3_reg_1920[3]_i_1_n_7 ;
  wire \digit_histogram_1_V_3_reg_1920[4]_i_1_n_7 ;
  wire \digit_histogram_1_V_3_reg_1920[5]_i_1_n_7 ;
  wire \digit_histogram_1_V_3_reg_1920[6]_i_1_n_7 ;
  wire \digit_histogram_1_V_3_reg_1920[7]_i_1_n_7 ;
  wire [7:0]digit_histogram_1_V_4_reg_2736;
  wire \digit_histogram_1_V_4_reg_2736[0]_i_1_n_7 ;
  wire \digit_histogram_1_V_4_reg_2736[1]_i_1_n_7 ;
  wire \digit_histogram_1_V_4_reg_2736[2]_i_1_n_7 ;
  wire \digit_histogram_1_V_4_reg_2736[3]_i_1_n_7 ;
  wire \digit_histogram_1_V_4_reg_2736[4]_i_1_n_7 ;
  wire \digit_histogram_1_V_4_reg_2736[5]_i_1_n_7 ;
  wire \digit_histogram_1_V_4_reg_2736[6]_i_1_n_7 ;
  wire \digit_histogram_1_V_4_reg_2736[7]_i_1_n_7 ;
  wire \digit_histogram_1_V_4_reg_2736[7]_i_2_n_7 ;
  wire \digit_histogram_1_V_4_reg_2736[7]_i_3_n_7 ;
  wire [7:0]digit_histogram_1_V_5_reg_3616;
  wire \digit_histogram_1_V_5_reg_3616[0]_i_1_n_7 ;
  wire \digit_histogram_1_V_5_reg_3616[1]_i_1_n_7 ;
  wire \digit_histogram_1_V_5_reg_3616[2]_i_1_n_7 ;
  wire \digit_histogram_1_V_5_reg_3616[3]_i_1_n_7 ;
  wire \digit_histogram_1_V_5_reg_3616[4]_i_1_n_7 ;
  wire \digit_histogram_1_V_5_reg_3616[5]_i_1_n_7 ;
  wire \digit_histogram_1_V_5_reg_3616[6]_i_1_n_7 ;
  wire \digit_histogram_1_V_5_reg_3616[7]_i_1_n_7 ;
  wire \digit_histogram_1_V_5_reg_3616[7]_i_2_n_7 ;
  wire [7:0]digit_histogram_1_V_reg_652;
  wire digit_histogram_2_V_1_reg_831;
  wire \digit_histogram_2_V_1_reg_831_reg_n_7_[0] ;
  wire \digit_histogram_2_V_1_reg_831_reg_n_7_[1] ;
  wire \digit_histogram_2_V_1_reg_831_reg_n_7_[2] ;
  wire \digit_histogram_2_V_1_reg_831_reg_n_7_[3] ;
  wire \digit_histogram_2_V_1_reg_831_reg_n_7_[4] ;
  wire \digit_histogram_2_V_1_reg_831_reg_n_7_[5] ;
  wire \digit_histogram_2_V_1_reg_831_reg_n_7_[6] ;
  wire \digit_histogram_2_V_1_reg_831_reg_n_7_[7] ;
  wire [7:0]digit_histogram_2_V_3_reg_1909;
  wire \digit_histogram_2_V_3_reg_1909[0]_i_1_n_7 ;
  wire \digit_histogram_2_V_3_reg_1909[1]_i_1_n_7 ;
  wire \digit_histogram_2_V_3_reg_1909[2]_i_1_n_7 ;
  wire \digit_histogram_2_V_3_reg_1909[3]_i_1_n_7 ;
  wire \digit_histogram_2_V_3_reg_1909[4]_i_1_n_7 ;
  wire \digit_histogram_2_V_3_reg_1909[5]_i_1_n_7 ;
  wire \digit_histogram_2_V_3_reg_1909[6]_i_1_n_7 ;
  wire \digit_histogram_2_V_3_reg_1909[7]_i_1_n_7 ;
  wire [7:0]digit_histogram_2_V_4_reg_2681;
  wire \digit_histogram_2_V_4_reg_2681[0]_i_1_n_7 ;
  wire \digit_histogram_2_V_4_reg_2681[1]_i_1_n_7 ;
  wire \digit_histogram_2_V_4_reg_2681[2]_i_1_n_7 ;
  wire \digit_histogram_2_V_4_reg_2681[3]_i_1_n_7 ;
  wire \digit_histogram_2_V_4_reg_2681[4]_i_1_n_7 ;
  wire \digit_histogram_2_V_4_reg_2681[5]_i_1_n_7 ;
  wire \digit_histogram_2_V_4_reg_2681[6]_i_1_n_7 ;
  wire \digit_histogram_2_V_4_reg_2681[7]_i_1_n_7 ;
  wire \digit_histogram_2_V_4_reg_2681[7]_i_2_n_7 ;
  wire \digit_histogram_2_V_4_reg_2681[7]_i_3_n_7 ;
  wire [7:0]digit_histogram_2_V_5_reg_3561;
  wire \digit_histogram_2_V_5_reg_3561[0]_i_1_n_7 ;
  wire \digit_histogram_2_V_5_reg_3561[1]_i_1_n_7 ;
  wire \digit_histogram_2_V_5_reg_3561[2]_i_1_n_7 ;
  wire \digit_histogram_2_V_5_reg_3561[3]_i_1_n_7 ;
  wire \digit_histogram_2_V_5_reg_3561[4]_i_1_n_7 ;
  wire \digit_histogram_2_V_5_reg_3561[5]_i_1_n_7 ;
  wire \digit_histogram_2_V_5_reg_3561[6]_i_1_n_7 ;
  wire \digit_histogram_2_V_5_reg_3561[7]_i_1_n_7 ;
  wire \digit_histogram_2_V_5_reg_3561[7]_i_2_n_7 ;
  wire [7:0]digit_histogram_2_V_reg_640;
  wire digit_histogram_3_V_1_reg_820;
  wire \digit_histogram_3_V_1_reg_820_reg_n_7_[0] ;
  wire \digit_histogram_3_V_1_reg_820_reg_n_7_[1] ;
  wire \digit_histogram_3_V_1_reg_820_reg_n_7_[2] ;
  wire \digit_histogram_3_V_1_reg_820_reg_n_7_[3] ;
  wire \digit_histogram_3_V_1_reg_820_reg_n_7_[4] ;
  wire \digit_histogram_3_V_1_reg_820_reg_n_7_[5] ;
  wire \digit_histogram_3_V_1_reg_820_reg_n_7_[6] ;
  wire \digit_histogram_3_V_1_reg_820_reg_n_7_[7] ;
  wire [7:0]digit_histogram_3_V_3_reg_1898;
  wire \digit_histogram_3_V_3_reg_1898[0]_i_1_n_7 ;
  wire \digit_histogram_3_V_3_reg_1898[1]_i_1_n_7 ;
  wire \digit_histogram_3_V_3_reg_1898[2]_i_1_n_7 ;
  wire \digit_histogram_3_V_3_reg_1898[3]_i_1_n_7 ;
  wire \digit_histogram_3_V_3_reg_1898[4]_i_1_n_7 ;
  wire \digit_histogram_3_V_3_reg_1898[5]_i_1_n_7 ;
  wire \digit_histogram_3_V_3_reg_1898[6]_i_1_n_7 ;
  wire \digit_histogram_3_V_3_reg_1898[7]_i_1_n_7 ;
  wire [7:0]digit_histogram_3_V_4_reg_2626;
  wire \digit_histogram_3_V_4_reg_2626[0]_i_1_n_7 ;
  wire \digit_histogram_3_V_4_reg_2626[1]_i_1_n_7 ;
  wire \digit_histogram_3_V_4_reg_2626[2]_i_1_n_7 ;
  wire \digit_histogram_3_V_4_reg_2626[3]_i_1_n_7 ;
  wire \digit_histogram_3_V_4_reg_2626[4]_i_1_n_7 ;
  wire \digit_histogram_3_V_4_reg_2626[5]_i_1_n_7 ;
  wire \digit_histogram_3_V_4_reg_2626[6]_i_1_n_7 ;
  wire \digit_histogram_3_V_4_reg_2626[7]_i_1_n_7 ;
  wire \digit_histogram_3_V_4_reg_2626[7]_i_2_n_7 ;
  wire \digit_histogram_3_V_4_reg_2626[7]_i_3_n_7 ;
  wire [7:0]digit_histogram_3_V_5_reg_3506;
  wire \digit_histogram_3_V_5_reg_3506[0]_i_1_n_7 ;
  wire \digit_histogram_3_V_5_reg_3506[1]_i_1_n_7 ;
  wire \digit_histogram_3_V_5_reg_3506[2]_i_1_n_7 ;
  wire \digit_histogram_3_V_5_reg_3506[3]_i_1_n_7 ;
  wire \digit_histogram_3_V_5_reg_3506[4]_i_1_n_7 ;
  wire \digit_histogram_3_V_5_reg_3506[5]_i_1_n_7 ;
  wire \digit_histogram_3_V_5_reg_3506[6]_i_1_n_7 ;
  wire \digit_histogram_3_V_5_reg_3506[7]_i_1_n_7 ;
  wire \digit_histogram_3_V_5_reg_3506[7]_i_2_n_7 ;
  wire [7:0]digit_histogram_3_V_reg_628;
  wire digit_histogram_4_V_1_reg_809;
  wire \digit_histogram_4_V_1_reg_809_reg_n_7_[0] ;
  wire \digit_histogram_4_V_1_reg_809_reg_n_7_[1] ;
  wire \digit_histogram_4_V_1_reg_809_reg_n_7_[2] ;
  wire \digit_histogram_4_V_1_reg_809_reg_n_7_[3] ;
  wire \digit_histogram_4_V_1_reg_809_reg_n_7_[4] ;
  wire \digit_histogram_4_V_1_reg_809_reg_n_7_[5] ;
  wire \digit_histogram_4_V_1_reg_809_reg_n_7_[6] ;
  wire \digit_histogram_4_V_1_reg_809_reg_n_7_[7] ;
  wire [7:0]digit_histogram_4_V_3_reg_1887;
  wire \digit_histogram_4_V_3_reg_1887[0]_i_1_n_7 ;
  wire \digit_histogram_4_V_3_reg_1887[1]_i_1_n_7 ;
  wire \digit_histogram_4_V_3_reg_1887[2]_i_1_n_7 ;
  wire \digit_histogram_4_V_3_reg_1887[3]_i_1_n_7 ;
  wire \digit_histogram_4_V_3_reg_1887[4]_i_1_n_7 ;
  wire \digit_histogram_4_V_3_reg_1887[5]_i_1_n_7 ;
  wire \digit_histogram_4_V_3_reg_1887[6]_i_1_n_7 ;
  wire \digit_histogram_4_V_3_reg_1887[7]_i_1_n_7 ;
  wire [7:0]digit_histogram_4_V_4_reg_2571;
  wire \digit_histogram_4_V_4_reg_2571[0]_i_1_n_7 ;
  wire \digit_histogram_4_V_4_reg_2571[1]_i_1_n_7 ;
  wire \digit_histogram_4_V_4_reg_2571[2]_i_1_n_7 ;
  wire \digit_histogram_4_V_4_reg_2571[3]_i_1_n_7 ;
  wire \digit_histogram_4_V_4_reg_2571[4]_i_1_n_7 ;
  wire \digit_histogram_4_V_4_reg_2571[5]_i_1_n_7 ;
  wire \digit_histogram_4_V_4_reg_2571[6]_i_1_n_7 ;
  wire \digit_histogram_4_V_4_reg_2571[7]_i_1_n_7 ;
  wire \digit_histogram_4_V_4_reg_2571[7]_i_2_n_7 ;
  wire \digit_histogram_4_V_4_reg_2571[7]_i_3_n_7 ;
  wire [7:0]digit_histogram_4_V_5_reg_3451;
  wire \digit_histogram_4_V_5_reg_3451[0]_i_1_n_7 ;
  wire \digit_histogram_4_V_5_reg_3451[1]_i_1_n_7 ;
  wire \digit_histogram_4_V_5_reg_3451[2]_i_1_n_7 ;
  wire \digit_histogram_4_V_5_reg_3451[3]_i_1_n_7 ;
  wire \digit_histogram_4_V_5_reg_3451[4]_i_1_n_7 ;
  wire \digit_histogram_4_V_5_reg_3451[5]_i_1_n_7 ;
  wire \digit_histogram_4_V_5_reg_3451[6]_i_1_n_7 ;
  wire \digit_histogram_4_V_5_reg_3451[7]_i_1_n_7 ;
  wire \digit_histogram_4_V_5_reg_3451[7]_i_2_n_7 ;
  wire [7:0]digit_histogram_4_V_reg_616;
  wire digit_histogram_5_V_1_reg_798;
  wire \digit_histogram_5_V_1_reg_798_reg_n_7_[0] ;
  wire \digit_histogram_5_V_1_reg_798_reg_n_7_[1] ;
  wire \digit_histogram_5_V_1_reg_798_reg_n_7_[2] ;
  wire \digit_histogram_5_V_1_reg_798_reg_n_7_[3] ;
  wire \digit_histogram_5_V_1_reg_798_reg_n_7_[4] ;
  wire \digit_histogram_5_V_1_reg_798_reg_n_7_[5] ;
  wire \digit_histogram_5_V_1_reg_798_reg_n_7_[6] ;
  wire \digit_histogram_5_V_1_reg_798_reg_n_7_[7] ;
  wire [7:0]digit_histogram_5_V_3_reg_1876;
  wire \digit_histogram_5_V_3_reg_1876[0]_i_1_n_7 ;
  wire \digit_histogram_5_V_3_reg_1876[1]_i_1_n_7 ;
  wire \digit_histogram_5_V_3_reg_1876[2]_i_1_n_7 ;
  wire \digit_histogram_5_V_3_reg_1876[3]_i_1_n_7 ;
  wire \digit_histogram_5_V_3_reg_1876[4]_i_1_n_7 ;
  wire \digit_histogram_5_V_3_reg_1876[5]_i_1_n_7 ;
  wire \digit_histogram_5_V_3_reg_1876[6]_i_1_n_7 ;
  wire \digit_histogram_5_V_3_reg_1876[7]_i_1_n_7 ;
  wire [7:0]digit_histogram_5_V_4_reg_2516;
  wire \digit_histogram_5_V_4_reg_2516[0]_i_1_n_7 ;
  wire \digit_histogram_5_V_4_reg_2516[1]_i_1_n_7 ;
  wire \digit_histogram_5_V_4_reg_2516[2]_i_1_n_7 ;
  wire \digit_histogram_5_V_4_reg_2516[3]_i_1_n_7 ;
  wire \digit_histogram_5_V_4_reg_2516[4]_i_1_n_7 ;
  wire \digit_histogram_5_V_4_reg_2516[5]_i_1_n_7 ;
  wire \digit_histogram_5_V_4_reg_2516[6]_i_1_n_7 ;
  wire \digit_histogram_5_V_4_reg_2516[7]_i_1_n_7 ;
  wire \digit_histogram_5_V_4_reg_2516[7]_i_2_n_7 ;
  wire [7:0]digit_histogram_5_V_5_reg_3396;
  wire \digit_histogram_5_V_5_reg_3396[0]_i_1_n_7 ;
  wire \digit_histogram_5_V_5_reg_3396[1]_i_1_n_7 ;
  wire \digit_histogram_5_V_5_reg_3396[2]_i_1_n_7 ;
  wire \digit_histogram_5_V_5_reg_3396[3]_i_1_n_7 ;
  wire \digit_histogram_5_V_5_reg_3396[4]_i_1_n_7 ;
  wire \digit_histogram_5_V_5_reg_3396[5]_i_1_n_7 ;
  wire \digit_histogram_5_V_5_reg_3396[6]_i_1_n_7 ;
  wire \digit_histogram_5_V_5_reg_3396[7]_i_1_n_7 ;
  wire \digit_histogram_5_V_5_reg_3396[7]_i_2_n_7 ;
  wire [7:0]digit_histogram_5_V_reg_604;
  wire digit_histogram_6_V_1_reg_787;
  wire \digit_histogram_6_V_1_reg_787_reg_n_7_[0] ;
  wire \digit_histogram_6_V_1_reg_787_reg_n_7_[1] ;
  wire \digit_histogram_6_V_1_reg_787_reg_n_7_[2] ;
  wire \digit_histogram_6_V_1_reg_787_reg_n_7_[3] ;
  wire \digit_histogram_6_V_1_reg_787_reg_n_7_[4] ;
  wire \digit_histogram_6_V_1_reg_787_reg_n_7_[5] ;
  wire \digit_histogram_6_V_1_reg_787_reg_n_7_[6] ;
  wire \digit_histogram_6_V_1_reg_787_reg_n_7_[7] ;
  wire [7:0]digit_histogram_6_V_3_reg_1865;
  wire \digit_histogram_6_V_3_reg_1865[0]_i_1_n_7 ;
  wire \digit_histogram_6_V_3_reg_1865[1]_i_1_n_7 ;
  wire \digit_histogram_6_V_3_reg_1865[2]_i_1_n_7 ;
  wire \digit_histogram_6_V_3_reg_1865[3]_i_1_n_7 ;
  wire \digit_histogram_6_V_3_reg_1865[4]_i_1_n_7 ;
  wire \digit_histogram_6_V_3_reg_1865[5]_i_1_n_7 ;
  wire \digit_histogram_6_V_3_reg_1865[6]_i_1_n_7 ;
  wire \digit_histogram_6_V_3_reg_1865[7]_i_1_n_7 ;
  wire [7:0]digit_histogram_6_V_4_reg_2461;
  wire \digit_histogram_6_V_4_reg_2461[0]_i_1_n_7 ;
  wire \digit_histogram_6_V_4_reg_2461[1]_i_1_n_7 ;
  wire \digit_histogram_6_V_4_reg_2461[2]_i_1_n_7 ;
  wire \digit_histogram_6_V_4_reg_2461[3]_i_1_n_7 ;
  wire \digit_histogram_6_V_4_reg_2461[4]_i_1_n_7 ;
  wire \digit_histogram_6_V_4_reg_2461[5]_i_1_n_7 ;
  wire \digit_histogram_6_V_4_reg_2461[6]_i_1_n_7 ;
  wire \digit_histogram_6_V_4_reg_2461[7]_i_1_n_7 ;
  wire \digit_histogram_6_V_4_reg_2461[7]_i_2_n_7 ;
  wire [7:0]digit_histogram_6_V_5_reg_3341;
  wire \digit_histogram_6_V_5_reg_3341[0]_i_1_n_7 ;
  wire \digit_histogram_6_V_5_reg_3341[1]_i_1_n_7 ;
  wire \digit_histogram_6_V_5_reg_3341[2]_i_1_n_7 ;
  wire \digit_histogram_6_V_5_reg_3341[3]_i_1_n_7 ;
  wire \digit_histogram_6_V_5_reg_3341[4]_i_1_n_7 ;
  wire \digit_histogram_6_V_5_reg_3341[5]_i_1_n_7 ;
  wire \digit_histogram_6_V_5_reg_3341[6]_i_1_n_7 ;
  wire \digit_histogram_6_V_5_reg_3341[7]_i_1_n_7 ;
  wire \digit_histogram_6_V_5_reg_3341[7]_i_2_n_7 ;
  wire [7:0]digit_histogram_6_V_reg_592;
  wire digit_histogram_7_V_1_reg_776;
  wire \digit_histogram_7_V_1_reg_776_reg_n_7_[0] ;
  wire \digit_histogram_7_V_1_reg_776_reg_n_7_[1] ;
  wire \digit_histogram_7_V_1_reg_776_reg_n_7_[2] ;
  wire \digit_histogram_7_V_1_reg_776_reg_n_7_[3] ;
  wire \digit_histogram_7_V_1_reg_776_reg_n_7_[4] ;
  wire \digit_histogram_7_V_1_reg_776_reg_n_7_[5] ;
  wire \digit_histogram_7_V_1_reg_776_reg_n_7_[6] ;
  wire \digit_histogram_7_V_1_reg_776_reg_n_7_[7] ;
  wire [7:0]digit_histogram_7_V_3_reg_1854;
  wire \digit_histogram_7_V_3_reg_1854[0]_i_1_n_7 ;
  wire \digit_histogram_7_V_3_reg_1854[1]_i_1_n_7 ;
  wire \digit_histogram_7_V_3_reg_1854[2]_i_1_n_7 ;
  wire \digit_histogram_7_V_3_reg_1854[3]_i_1_n_7 ;
  wire \digit_histogram_7_V_3_reg_1854[4]_i_1_n_7 ;
  wire \digit_histogram_7_V_3_reg_1854[5]_i_1_n_7 ;
  wire \digit_histogram_7_V_3_reg_1854[6]_i_1_n_7 ;
  wire \digit_histogram_7_V_3_reg_1854[7]_i_1_n_7 ;
  wire [7:0]digit_histogram_7_V_4_reg_2406;
  wire \digit_histogram_7_V_4_reg_2406[0]_i_1_n_7 ;
  wire \digit_histogram_7_V_4_reg_2406[1]_i_1_n_7 ;
  wire \digit_histogram_7_V_4_reg_2406[2]_i_1_n_7 ;
  wire \digit_histogram_7_V_4_reg_2406[3]_i_1_n_7 ;
  wire \digit_histogram_7_V_4_reg_2406[4]_i_1_n_7 ;
  wire \digit_histogram_7_V_4_reg_2406[5]_i_1_n_7 ;
  wire \digit_histogram_7_V_4_reg_2406[6]_i_1_n_7 ;
  wire \digit_histogram_7_V_4_reg_2406[7]_i_1_n_7 ;
  wire \digit_histogram_7_V_4_reg_2406[7]_i_2_n_7 ;
  wire [7:0]digit_histogram_7_V_5_reg_3286;
  wire \digit_histogram_7_V_5_reg_3286[0]_i_1_n_7 ;
  wire \digit_histogram_7_V_5_reg_3286[1]_i_1_n_7 ;
  wire \digit_histogram_7_V_5_reg_3286[2]_i_1_n_7 ;
  wire \digit_histogram_7_V_5_reg_3286[3]_i_1_n_7 ;
  wire \digit_histogram_7_V_5_reg_3286[4]_i_1_n_7 ;
  wire \digit_histogram_7_V_5_reg_3286[5]_i_1_n_7 ;
  wire \digit_histogram_7_V_5_reg_3286[6]_i_1_n_7 ;
  wire \digit_histogram_7_V_5_reg_3286[7]_i_1_n_7 ;
  wire \digit_histogram_7_V_5_reg_3286[7]_i_2_n_7 ;
  wire [7:0]digit_histogram_7_V_reg_580;
  wire digit_histogram_8_V_1_reg_765;
  wire \digit_histogram_8_V_1_reg_765_reg_n_7_[0] ;
  wire \digit_histogram_8_V_1_reg_765_reg_n_7_[1] ;
  wire \digit_histogram_8_V_1_reg_765_reg_n_7_[2] ;
  wire \digit_histogram_8_V_1_reg_765_reg_n_7_[3] ;
  wire \digit_histogram_8_V_1_reg_765_reg_n_7_[4] ;
  wire \digit_histogram_8_V_1_reg_765_reg_n_7_[5] ;
  wire \digit_histogram_8_V_1_reg_765_reg_n_7_[6] ;
  wire \digit_histogram_8_V_1_reg_765_reg_n_7_[7] ;
  wire [7:0]digit_histogram_8_V_3_reg_1843;
  wire \digit_histogram_8_V_3_reg_1843[0]_i_1_n_7 ;
  wire \digit_histogram_8_V_3_reg_1843[1]_i_1_n_7 ;
  wire \digit_histogram_8_V_3_reg_1843[2]_i_1_n_7 ;
  wire \digit_histogram_8_V_3_reg_1843[3]_i_1_n_7 ;
  wire \digit_histogram_8_V_3_reg_1843[4]_i_1_n_7 ;
  wire \digit_histogram_8_V_3_reg_1843[5]_i_1_n_7 ;
  wire \digit_histogram_8_V_3_reg_1843[6]_i_1_n_7 ;
  wire \digit_histogram_8_V_3_reg_1843[7]_i_1_n_7 ;
  wire [7:0]digit_histogram_8_V_4_reg_2351;
  wire \digit_histogram_8_V_4_reg_2351[0]_i_1_n_7 ;
  wire \digit_histogram_8_V_4_reg_2351[1]_i_1_n_7 ;
  wire \digit_histogram_8_V_4_reg_2351[2]_i_1_n_7 ;
  wire \digit_histogram_8_V_4_reg_2351[3]_i_1_n_7 ;
  wire \digit_histogram_8_V_4_reg_2351[4]_i_1_n_7 ;
  wire \digit_histogram_8_V_4_reg_2351[5]_i_1_n_7 ;
  wire \digit_histogram_8_V_4_reg_2351[6]_i_1_n_7 ;
  wire \digit_histogram_8_V_4_reg_2351[7]_i_1_n_7 ;
  wire \digit_histogram_8_V_4_reg_2351[7]_i_2_n_7 ;
  wire \digit_histogram_8_V_4_reg_2351[7]_i_3_n_7 ;
  wire [7:0]digit_histogram_8_V_5_reg_3231;
  wire \digit_histogram_8_V_5_reg_3231[0]_i_1_n_7 ;
  wire \digit_histogram_8_V_5_reg_3231[1]_i_1_n_7 ;
  wire \digit_histogram_8_V_5_reg_3231[2]_i_1_n_7 ;
  wire \digit_histogram_8_V_5_reg_3231[3]_i_1_n_7 ;
  wire \digit_histogram_8_V_5_reg_3231[4]_i_1_n_7 ;
  wire \digit_histogram_8_V_5_reg_3231[5]_i_1_n_7 ;
  wire \digit_histogram_8_V_5_reg_3231[6]_i_1_n_7 ;
  wire \digit_histogram_8_V_5_reg_3231[7]_i_1_n_7 ;
  wire \digit_histogram_8_V_5_reg_3231[7]_i_2_n_7 ;
  wire [7:0]digit_histogram_8_V_reg_568;
  wire digit_histogram_9_V_1_reg_754;
  wire \digit_histogram_9_V_1_reg_754_reg_n_7_[0] ;
  wire \digit_histogram_9_V_1_reg_754_reg_n_7_[1] ;
  wire \digit_histogram_9_V_1_reg_754_reg_n_7_[2] ;
  wire \digit_histogram_9_V_1_reg_754_reg_n_7_[3] ;
  wire \digit_histogram_9_V_1_reg_754_reg_n_7_[4] ;
  wire \digit_histogram_9_V_1_reg_754_reg_n_7_[5] ;
  wire \digit_histogram_9_V_1_reg_754_reg_n_7_[6] ;
  wire \digit_histogram_9_V_1_reg_754_reg_n_7_[7] ;
  wire [7:0]digit_histogram_9_V_3_reg_1832;
  wire \digit_histogram_9_V_3_reg_1832[0]_i_1_n_7 ;
  wire \digit_histogram_9_V_3_reg_1832[1]_i_1_n_7 ;
  wire \digit_histogram_9_V_3_reg_1832[2]_i_1_n_7 ;
  wire \digit_histogram_9_V_3_reg_1832[3]_i_1_n_7 ;
  wire \digit_histogram_9_V_3_reg_1832[4]_i_1_n_7 ;
  wire \digit_histogram_9_V_3_reg_1832[5]_i_1_n_7 ;
  wire \digit_histogram_9_V_3_reg_1832[6]_i_1_n_7 ;
  wire \digit_histogram_9_V_3_reg_1832[7]_i_1_n_7 ;
  wire [7:0]digit_histogram_9_V_4_reg_2296;
  wire \digit_histogram_9_V_4_reg_2296[0]_i_1_n_7 ;
  wire \digit_histogram_9_V_4_reg_2296[1]_i_1_n_7 ;
  wire \digit_histogram_9_V_4_reg_2296[2]_i_1_n_7 ;
  wire \digit_histogram_9_V_4_reg_2296[3]_i_1_n_7 ;
  wire \digit_histogram_9_V_4_reg_2296[4]_i_1_n_7 ;
  wire \digit_histogram_9_V_4_reg_2296[5]_i_1_n_7 ;
  wire \digit_histogram_9_V_4_reg_2296[6]_i_1_n_7 ;
  wire \digit_histogram_9_V_4_reg_2296[7]_i_1_n_7 ;
  wire \digit_histogram_9_V_4_reg_2296[7]_i_2_n_7 ;
  wire [7:0]digit_histogram_9_V_5_reg_3176;
  wire \digit_histogram_9_V_5_reg_3176[0]_i_1_n_7 ;
  wire \digit_histogram_9_V_5_reg_3176[1]_i_1_n_7 ;
  wire \digit_histogram_9_V_5_reg_3176[2]_i_1_n_7 ;
  wire \digit_histogram_9_V_5_reg_3176[3]_i_1_n_7 ;
  wire \digit_histogram_9_V_5_reg_3176[4]_i_1_n_7 ;
  wire \digit_histogram_9_V_5_reg_3176[5]_i_1_n_7 ;
  wire \digit_histogram_9_V_5_reg_3176[6]_i_1_n_7 ;
  wire \digit_histogram_9_V_5_reg_3176[7]_i_1_n_7 ;
  wire \digit_histogram_9_V_5_reg_3176[7]_i_2_n_7 ;
  wire [7:0]digit_histogram_9_V_reg_556;
  wire [7:0]digit_location_0_V_1_reg_5753;
  wire \digit_location_0_V_1_reg_5753[0]_i_1_n_7 ;
  wire \digit_location_0_V_1_reg_5753[1]_i_1_n_7 ;
  wire \digit_location_0_V_1_reg_5753[2]_i_1_n_7 ;
  wire \digit_location_0_V_1_reg_5753[3]_i_1_n_7 ;
  wire \digit_location_0_V_1_reg_5753[4]_i_1_n_7 ;
  wire \digit_location_0_V_1_reg_5753[5]_i_1_n_7 ;
  wire \digit_location_0_V_1_reg_5753[6]_i_1_n_7 ;
  wire \digit_location_0_V_1_reg_5753[7]_i_1_n_7 ;
  wire \digit_location_0_V_1_reg_5753[7]_i_2_n_7 ;
  wire [7:0]digit_location_0_V_reg_4905;
  wire \digit_location_0_V_reg_4905[0]_i_1_n_7 ;
  wire \digit_location_0_V_reg_4905[0]_i_2_n_7 ;
  wire \digit_location_0_V_reg_4905[1]_i_1_n_7 ;
  wire \digit_location_0_V_reg_4905[1]_i_2_n_7 ;
  wire \digit_location_0_V_reg_4905[2]_i_1_n_7 ;
  wire \digit_location_0_V_reg_4905[2]_i_2_n_7 ;
  wire \digit_location_0_V_reg_4905[3]_i_1_n_7 ;
  wire \digit_location_0_V_reg_4905[3]_i_2_n_7 ;
  wire \digit_location_0_V_reg_4905[3]_i_3_n_7 ;
  wire \digit_location_0_V_reg_4905[4]_i_1_n_7 ;
  wire \digit_location_0_V_reg_4905[4]_i_2_n_7 ;
  wire \digit_location_0_V_reg_4905[4]_i_3_n_7 ;
  wire \digit_location_0_V_reg_4905[4]_i_4_n_7 ;
  wire \digit_location_0_V_reg_4905[5]_i_1_n_7 ;
  wire \digit_location_0_V_reg_4905[5]_i_2_n_7 ;
  wire \digit_location_0_V_reg_4905[5]_i_3_n_7 ;
  wire \digit_location_0_V_reg_4905[6]_i_1_n_7 ;
  wire \digit_location_0_V_reg_4905[6]_i_2_n_7 ;
  wire \digit_location_0_V_reg_4905[7]_i_1_n_7 ;
  wire \digit_location_0_V_reg_4905[7]_i_2_n_7 ;
  wire \digit_location_0_V_reg_4905[7]_i_3_n_7 ;
  wire [7:0]digit_location_0_V_s_reg_4894;
  wire \digit_location_0_V_s_reg_4894[0]_i_1_n_7 ;
  wire \digit_location_0_V_s_reg_4894[1]_i_1_n_7 ;
  wire \digit_location_0_V_s_reg_4894[2]_i_1_n_7 ;
  wire \digit_location_0_V_s_reg_4894[3]_i_1_n_7 ;
  wire \digit_location_0_V_s_reg_4894[4]_i_1_n_7 ;
  wire \digit_location_0_V_s_reg_4894[5]_i_1_n_7 ;
  wire \digit_location_0_V_s_reg_4894[6]_i_1_n_7 ;
  wire \digit_location_0_V_s_reg_4894[7]_i_1_n_7 ;
  wire [7:0]digit_location_10_V_1_reg_3770;
  wire \digit_location_10_V_1_reg_3770[0]_i_1_n_7 ;
  wire \digit_location_10_V_1_reg_3770[1]_i_1_n_7 ;
  wire \digit_location_10_V_1_reg_3770[2]_i_1_n_7 ;
  wire \digit_location_10_V_1_reg_3770[3]_i_1_n_7 ;
  wire \digit_location_10_V_1_reg_3770[4]_i_1_n_7 ;
  wire \digit_location_10_V_1_reg_3770[5]_i_1_n_7 ;
  wire \digit_location_10_V_1_reg_3770[6]_i_1_n_7 ;
  wire \digit_location_10_V_1_reg_3770[7]_i_1_n_7 ;
  wire \digit_location_10_V_1_reg_3770[7]_i_2_n_7 ;
  wire [7:0]digit_location_10_V_3_reg_4784;
  wire \digit_location_10_V_3_reg_4784[0]_i_1_n_7 ;
  wire \digit_location_10_V_3_reg_4784[1]_i_1_n_7 ;
  wire \digit_location_10_V_3_reg_4784[2]_i_1_n_7 ;
  wire \digit_location_10_V_3_reg_4784[3]_i_1_n_7 ;
  wire \digit_location_10_V_3_reg_4784[4]_i_1_n_7 ;
  wire \digit_location_10_V_3_reg_4784[5]_i_1_n_7 ;
  wire \digit_location_10_V_3_reg_4784[6]_i_1_n_7 ;
  wire \digit_location_10_V_3_reg_4784[7]_i_1_n_7 ;
  wire [7:0]digit_location_10_V_4_reg_5203;
  wire \digit_location_10_V_4_reg_5203[0]_i_1_n_7 ;
  wire \digit_location_10_V_4_reg_5203[1]_i_1_n_7 ;
  wire \digit_location_10_V_4_reg_5203[2]_i_1_n_7 ;
  wire \digit_location_10_V_4_reg_5203[3]_i_1_n_7 ;
  wire \digit_location_10_V_4_reg_5203[4]_i_1_n_7 ;
  wire \digit_location_10_V_4_reg_5203[5]_i_1_n_7 ;
  wire \digit_location_10_V_4_reg_5203[6]_i_1_n_7 ;
  wire \digit_location_10_V_4_reg_5203[7]_i_1_n_7 ;
  wire \digit_location_10_V_4_reg_5203[7]_i_2_n_7 ;
  wire [7:0]digit_location_10_V_reg_364;
  wire \digit_location_10_V_reg_364[7]_i_2_n_7 ;
  wire [7:0]digit_location_11_V_1_reg_3759;
  wire \digit_location_11_V_1_reg_3759[0]_i_1_n_7 ;
  wire \digit_location_11_V_1_reg_3759[1]_i_1_n_7 ;
  wire \digit_location_11_V_1_reg_3759[2]_i_1_n_7 ;
  wire \digit_location_11_V_1_reg_3759[3]_i_1_n_7 ;
  wire \digit_location_11_V_1_reg_3759[4]_i_1_n_7 ;
  wire \digit_location_11_V_1_reg_3759[5]_i_1_n_7 ;
  wire \digit_location_11_V_1_reg_3759[6]_i_1_n_7 ;
  wire \digit_location_11_V_1_reg_3759[7]_i_1_n_7 ;
  wire \digit_location_11_V_1_reg_3759[7]_i_2_n_7 ;
  wire [7:0]digit_location_11_V_3_reg_4773;
  wire \digit_location_11_V_3_reg_4773[0]_i_1_n_7 ;
  wire \digit_location_11_V_3_reg_4773[1]_i_1_n_7 ;
  wire \digit_location_11_V_3_reg_4773[2]_i_1_n_7 ;
  wire \digit_location_11_V_3_reg_4773[3]_i_1_n_7 ;
  wire \digit_location_11_V_3_reg_4773[4]_i_1_n_7 ;
  wire \digit_location_11_V_3_reg_4773[5]_i_1_n_7 ;
  wire \digit_location_11_V_3_reg_4773[6]_i_1_n_7 ;
  wire \digit_location_11_V_3_reg_4773[7]_i_1_n_7 ;
  wire [7:0]digit_location_11_V_4_reg_5148;
  wire \digit_location_11_V_4_reg_5148[0]_i_1_n_7 ;
  wire \digit_location_11_V_4_reg_5148[1]_i_1_n_7 ;
  wire \digit_location_11_V_4_reg_5148[2]_i_1_n_7 ;
  wire \digit_location_11_V_4_reg_5148[3]_i_1_n_7 ;
  wire \digit_location_11_V_4_reg_5148[4]_i_1_n_7 ;
  wire \digit_location_11_V_4_reg_5148[5]_i_1_n_7 ;
  wire \digit_location_11_V_4_reg_5148[6]_i_1_n_7 ;
  wire \digit_location_11_V_4_reg_5148[7]_i_1_n_7 ;
  wire \digit_location_11_V_4_reg_5148[7]_i_2_n_7 ;
  wire \digit_location_11_V_4_reg_5148[7]_i_3_n_7 ;
  wire [7:0]digit_location_11_V_reg_352;
  wire \digit_location_11_V_reg_352[7]_i_2_n_7 ;
  wire [7:0]digit_location_12_V_1_reg_3748;
  wire \digit_location_12_V_1_reg_3748[0]_i_1_n_7 ;
  wire \digit_location_12_V_1_reg_3748[1]_i_1_n_7 ;
  wire \digit_location_12_V_1_reg_3748[2]_i_1_n_7 ;
  wire \digit_location_12_V_1_reg_3748[3]_i_1_n_7 ;
  wire \digit_location_12_V_1_reg_3748[4]_i_1_n_7 ;
  wire \digit_location_12_V_1_reg_3748[5]_i_1_n_7 ;
  wire \digit_location_12_V_1_reg_3748[6]_i_1_n_7 ;
  wire \digit_location_12_V_1_reg_3748[7]_i_1_n_7 ;
  wire \digit_location_12_V_1_reg_3748[7]_i_2_n_7 ;
  wire [7:0]digit_location_12_V_3_reg_4762;
  wire \digit_location_12_V_3_reg_4762[0]_i_1_n_7 ;
  wire \digit_location_12_V_3_reg_4762[1]_i_1_n_7 ;
  wire \digit_location_12_V_3_reg_4762[2]_i_1_n_7 ;
  wire \digit_location_12_V_3_reg_4762[3]_i_1_n_7 ;
  wire \digit_location_12_V_3_reg_4762[4]_i_1_n_7 ;
  wire \digit_location_12_V_3_reg_4762[5]_i_1_n_7 ;
  wire \digit_location_12_V_3_reg_4762[6]_i_1_n_7 ;
  wire \digit_location_12_V_3_reg_4762[7]_i_1_n_7 ;
  wire [7:0]digit_location_12_V_4_reg_5093;
  wire \digit_location_12_V_4_reg_5093[0]_i_1_n_7 ;
  wire \digit_location_12_V_4_reg_5093[1]_i_1_n_7 ;
  wire \digit_location_12_V_4_reg_5093[2]_i_1_n_7 ;
  wire \digit_location_12_V_4_reg_5093[3]_i_1_n_7 ;
  wire \digit_location_12_V_4_reg_5093[4]_i_1_n_7 ;
  wire \digit_location_12_V_4_reg_5093[5]_i_1_n_7 ;
  wire \digit_location_12_V_4_reg_5093[6]_i_1_n_7 ;
  wire \digit_location_12_V_4_reg_5093[7]_i_1_n_7 ;
  wire \digit_location_12_V_4_reg_5093[7]_i_2_n_7 ;
  wire [7:0]digit_location_12_V_reg_340;
  wire \digit_location_12_V_reg_340[7]_i_2_n_7 ;
  wire [7:0]digit_location_13_V_1_reg_3737;
  wire \digit_location_13_V_1_reg_3737[0]_i_1_n_7 ;
  wire \digit_location_13_V_1_reg_3737[1]_i_1_n_7 ;
  wire \digit_location_13_V_1_reg_3737[2]_i_1_n_7 ;
  wire \digit_location_13_V_1_reg_3737[3]_i_1_n_7 ;
  wire \digit_location_13_V_1_reg_3737[4]_i_1_n_7 ;
  wire \digit_location_13_V_1_reg_3737[5]_i_1_n_7 ;
  wire \digit_location_13_V_1_reg_3737[6]_i_1_n_7 ;
  wire \digit_location_13_V_1_reg_3737[7]_i_1_n_7 ;
  wire \digit_location_13_V_1_reg_3737[7]_i_2_n_7 ;
  wire [7:0]digit_location_13_V_3_reg_4751;
  wire \digit_location_13_V_3_reg_4751[0]_i_1_n_7 ;
  wire \digit_location_13_V_3_reg_4751[1]_i_1_n_7 ;
  wire \digit_location_13_V_3_reg_4751[2]_i_1_n_7 ;
  wire \digit_location_13_V_3_reg_4751[3]_i_1_n_7 ;
  wire \digit_location_13_V_3_reg_4751[4]_i_1_n_7 ;
  wire \digit_location_13_V_3_reg_4751[5]_i_1_n_7 ;
  wire \digit_location_13_V_3_reg_4751[6]_i_1_n_7 ;
  wire \digit_location_13_V_3_reg_4751[7]_i_1_n_7 ;
  wire [7:0]digit_location_13_V_4_reg_5038;
  wire \digit_location_13_V_4_reg_5038[0]_i_1_n_7 ;
  wire \digit_location_13_V_4_reg_5038[1]_i_1_n_7 ;
  wire \digit_location_13_V_4_reg_5038[2]_i_1_n_7 ;
  wire \digit_location_13_V_4_reg_5038[3]_i_1_n_7 ;
  wire \digit_location_13_V_4_reg_5038[4]_i_1_n_7 ;
  wire \digit_location_13_V_4_reg_5038[5]_i_1_n_7 ;
  wire \digit_location_13_V_4_reg_5038[6]_i_1_n_7 ;
  wire \digit_location_13_V_4_reg_5038[7]_i_1_n_7 ;
  wire \digit_location_13_V_4_reg_5038[7]_i_2_n_7 ;
  wire [7:0]digit_location_13_V_reg_328;
  wire \digit_location_13_V_reg_328[7]_i_2_n_7 ;
  wire [7:0]digit_location_14_V_2_reg_3726;
  wire \digit_location_14_V_2_reg_3726[0]_i_1_n_7 ;
  wire \digit_location_14_V_2_reg_3726[1]_i_1_n_7 ;
  wire \digit_location_14_V_2_reg_3726[2]_i_1_n_7 ;
  wire \digit_location_14_V_2_reg_3726[3]_i_1_n_7 ;
  wire \digit_location_14_V_2_reg_3726[3]_i_3_n_7 ;
  wire \digit_location_14_V_2_reg_3726[3]_i_4_n_7 ;
  wire \digit_location_14_V_2_reg_3726[3]_i_5_n_7 ;
  wire \digit_location_14_V_2_reg_3726[3]_i_6_n_7 ;
  wire \digit_location_14_V_2_reg_3726[4]_i_1_n_7 ;
  wire \digit_location_14_V_2_reg_3726[5]_i_1_n_7 ;
  wire \digit_location_14_V_2_reg_3726[6]_i_1_n_7 ;
  wire \digit_location_14_V_2_reg_3726[7]_i_2_n_7 ;
  wire \digit_location_14_V_2_reg_3726[7]_i_3_n_7 ;
  wire \digit_location_14_V_2_reg_3726[7]_i_4_n_7 ;
  wire \digit_location_14_V_2_reg_3726[7]_i_6_n_7 ;
  wire \digit_location_14_V_2_reg_3726[7]_i_7_n_7 ;
  wire \digit_location_14_V_2_reg_3726[7]_i_8_n_7 ;
  wire \digit_location_14_V_2_reg_3726[7]_i_9_n_7 ;
  wire \digit_location_14_V_2_reg_3726_reg[3]_i_2_n_10 ;
  wire \digit_location_14_V_2_reg_3726_reg[3]_i_2_n_7 ;
  wire \digit_location_14_V_2_reg_3726_reg[3]_i_2_n_8 ;
  wire \digit_location_14_V_2_reg_3726_reg[3]_i_2_n_9 ;
  wire \digit_location_14_V_2_reg_3726_reg[7]_i_5_n_10 ;
  wire \digit_location_14_V_2_reg_3726_reg[7]_i_5_n_8 ;
  wire \digit_location_14_V_2_reg_3726_reg[7]_i_5_n_9 ;
  wire [7:0]digit_location_14_V_4_reg_4740;
  wire \digit_location_14_V_4_reg_4740[0]_i_1_n_7 ;
  wire \digit_location_14_V_4_reg_4740[1]_i_1_n_7 ;
  wire \digit_location_14_V_4_reg_4740[2]_i_1_n_7 ;
  wire \digit_location_14_V_4_reg_4740[3]_i_1_n_7 ;
  wire \digit_location_14_V_4_reg_4740[4]_i_1_n_7 ;
  wire \digit_location_14_V_4_reg_4740[5]_i_1_n_7 ;
  wire \digit_location_14_V_4_reg_4740[6]_i_1_n_7 ;
  wire \digit_location_14_V_4_reg_4740[7]_i_1_n_7 ;
  wire [7:0]digit_location_14_V_5_reg_4983;
  wire \digit_location_14_V_5_reg_4983[0]_i_1_n_7 ;
  wire \digit_location_14_V_5_reg_4983[1]_i_1_n_7 ;
  wire \digit_location_14_V_5_reg_4983[2]_i_1_n_7 ;
  wire \digit_location_14_V_5_reg_4983[3]_i_1_n_7 ;
  wire \digit_location_14_V_5_reg_4983[4]_i_1_n_7 ;
  wire \digit_location_14_V_5_reg_4983[5]_i_1_n_7 ;
  wire \digit_location_14_V_5_reg_4983[6]_i_1_n_7 ;
  wire \digit_location_14_V_5_reg_4983[7]_i_1_n_7 ;
  wire \digit_location_14_V_5_reg_4983[7]_i_2_n_7 ;
  wire \digit_location_14_V_5_reg_4983[7]_i_3_n_7 ;
  wire [7:0]digit_location_14_V_reg_316;
  wire \digit_location_14_V_reg_316[7]_i_2_n_7 ;
  wire [7:0]digit_location_15_V_2_reg_4729;
  wire \digit_location_15_V_2_reg_4729[0]_i_1_n_7 ;
  wire \digit_location_15_V_2_reg_4729[1]_i_1_n_7 ;
  wire \digit_location_15_V_2_reg_4729[2]_i_1_n_7 ;
  wire \digit_location_15_V_2_reg_4729[3]_i_1_n_7 ;
  wire \digit_location_15_V_2_reg_4729[4]_i_1_n_7 ;
  wire \digit_location_15_V_2_reg_4729[5]_i_1_n_7 ;
  wire \digit_location_15_V_2_reg_4729[6]_i_1_n_7 ;
  wire \digit_location_15_V_2_reg_4729[7]_i_1_n_7 ;
  wire [7:0]digit_location_15_V_3_reg_4928;
  wire \digit_location_15_V_3_reg_4928[0]_i_2_n_7 ;
  wire \digit_location_15_V_3_reg_4928[7]_i_2_n_7 ;
  wire [7:0]digit_location_15_V_reg_304;
  wire \digit_location_15_V_reg_304[7]_i_2_n_7 ;
  wire [7:0]digit_location_1_V_1_reg_3869;
  wire \digit_location_1_V_1_reg_3869[0]_i_1_n_7 ;
  wire \digit_location_1_V_1_reg_3869[1]_i_1_n_7 ;
  wire \digit_location_1_V_1_reg_3869[2]_i_1_n_7 ;
  wire \digit_location_1_V_1_reg_3869[3]_i_1_n_7 ;
  wire \digit_location_1_V_1_reg_3869[4]_i_1_n_7 ;
  wire \digit_location_1_V_1_reg_3869[5]_i_1_n_7 ;
  wire \digit_location_1_V_1_reg_3869[6]_i_1_n_7 ;
  wire \digit_location_1_V_1_reg_3869[7]_i_1_n_7 ;
  wire \digit_location_1_V_1_reg_3869[7]_i_2_n_7 ;
  wire [7:0]digit_location_1_V_3_reg_4883;
  wire \digit_location_1_V_3_reg_4883[0]_i_1_n_7 ;
  wire \digit_location_1_V_3_reg_4883[1]_i_1_n_7 ;
  wire \digit_location_1_V_3_reg_4883[2]_i_1_n_7 ;
  wire \digit_location_1_V_3_reg_4883[3]_i_1_n_7 ;
  wire \digit_location_1_V_3_reg_4883[4]_i_1_n_7 ;
  wire \digit_location_1_V_3_reg_4883[5]_i_1_n_7 ;
  wire \digit_location_1_V_3_reg_4883[6]_i_1_n_7 ;
  wire \digit_location_1_V_3_reg_4883[7]_i_1_n_7 ;
  wire [7:0]digit_location_1_V_4_reg_5698;
  wire \digit_location_1_V_4_reg_5698[0]_i_1_n_7 ;
  wire \digit_location_1_V_4_reg_5698[1]_i_1_n_7 ;
  wire \digit_location_1_V_4_reg_5698[2]_i_1_n_7 ;
  wire \digit_location_1_V_4_reg_5698[3]_i_1_n_7 ;
  wire \digit_location_1_V_4_reg_5698[4]_i_1_n_7 ;
  wire \digit_location_1_V_4_reg_5698[5]_i_1_n_7 ;
  wire \digit_location_1_V_4_reg_5698[6]_i_1_n_7 ;
  wire \digit_location_1_V_4_reg_5698[7]_i_1_n_7 ;
  wire \digit_location_1_V_4_reg_5698[7]_i_2_n_7 ;
  wire [7:0]digit_location_1_V_fu_6811_p2;
  wire [7:0]digit_location_1_V_s_reg_472;
  wire \digit_location_1_V_s_reg_472[7]_i_2_n_7 ;
  wire [7:0]digit_location_2_V_1_reg_3858;
  wire \digit_location_2_V_1_reg_3858[0]_i_1_n_7 ;
  wire \digit_location_2_V_1_reg_3858[1]_i_1_n_7 ;
  wire \digit_location_2_V_1_reg_3858[2]_i_1_n_7 ;
  wire \digit_location_2_V_1_reg_3858[3]_i_1_n_7 ;
  wire \digit_location_2_V_1_reg_3858[4]_i_1_n_7 ;
  wire \digit_location_2_V_1_reg_3858[5]_i_1_n_7 ;
  wire \digit_location_2_V_1_reg_3858[6]_i_1_n_7 ;
  wire \digit_location_2_V_1_reg_3858[7]_i_1_n_7 ;
  wire \digit_location_2_V_1_reg_3858[7]_i_2_n_7 ;
  wire [7:0]digit_location_2_V_3_reg_4872;
  wire \digit_location_2_V_3_reg_4872[0]_i_1_n_7 ;
  wire \digit_location_2_V_3_reg_4872[1]_i_1_n_7 ;
  wire \digit_location_2_V_3_reg_4872[2]_i_1_n_7 ;
  wire \digit_location_2_V_3_reg_4872[3]_i_1_n_7 ;
  wire \digit_location_2_V_3_reg_4872[4]_i_1_n_7 ;
  wire \digit_location_2_V_3_reg_4872[5]_i_1_n_7 ;
  wire \digit_location_2_V_3_reg_4872[6]_i_1_n_7 ;
  wire \digit_location_2_V_3_reg_4872[7]_i_1_n_7 ;
  wire [7:0]digit_location_2_V_4_reg_5643;
  wire \digit_location_2_V_4_reg_5643[0]_i_1_n_7 ;
  wire \digit_location_2_V_4_reg_5643[1]_i_1_n_7 ;
  wire \digit_location_2_V_4_reg_5643[2]_i_1_n_7 ;
  wire \digit_location_2_V_4_reg_5643[3]_i_1_n_7 ;
  wire \digit_location_2_V_4_reg_5643[4]_i_1_n_7 ;
  wire \digit_location_2_V_4_reg_5643[5]_i_1_n_7 ;
  wire \digit_location_2_V_4_reg_5643[6]_i_1_n_7 ;
  wire \digit_location_2_V_4_reg_5643[7]_i_1_n_7 ;
  wire \digit_location_2_V_4_reg_5643[7]_i_2_n_7 ;
  wire [7:0]digit_location_2_V_s_reg_460;
  wire \digit_location_2_V_s_reg_460[7]_i_2_n_7 ;
  wire [7:0]digit_location_3_V_1_reg_3847;
  wire \digit_location_3_V_1_reg_3847[0]_i_1_n_7 ;
  wire \digit_location_3_V_1_reg_3847[1]_i_1_n_7 ;
  wire \digit_location_3_V_1_reg_3847[2]_i_1_n_7 ;
  wire \digit_location_3_V_1_reg_3847[3]_i_1_n_7 ;
  wire \digit_location_3_V_1_reg_3847[4]_i_1_n_7 ;
  wire \digit_location_3_V_1_reg_3847[5]_i_1_n_7 ;
  wire \digit_location_3_V_1_reg_3847[6]_i_1_n_7 ;
  wire \digit_location_3_V_1_reg_3847[7]_i_1_n_7 ;
  wire \digit_location_3_V_1_reg_3847[7]_i_2_n_7 ;
  wire [7:0]digit_location_3_V_3_reg_4861;
  wire \digit_location_3_V_3_reg_4861[0]_i_1_n_7 ;
  wire \digit_location_3_V_3_reg_4861[1]_i_1_n_7 ;
  wire \digit_location_3_V_3_reg_4861[2]_i_1_n_7 ;
  wire \digit_location_3_V_3_reg_4861[3]_i_1_n_7 ;
  wire \digit_location_3_V_3_reg_4861[4]_i_1_n_7 ;
  wire \digit_location_3_V_3_reg_4861[5]_i_1_n_7 ;
  wire \digit_location_3_V_3_reg_4861[6]_i_1_n_7 ;
  wire \digit_location_3_V_3_reg_4861[7]_i_1_n_7 ;
  wire [7:0]digit_location_3_V_4_reg_5588;
  wire \digit_location_3_V_4_reg_5588[0]_i_1_n_7 ;
  wire \digit_location_3_V_4_reg_5588[1]_i_1_n_7 ;
  wire \digit_location_3_V_4_reg_5588[2]_i_1_n_7 ;
  wire \digit_location_3_V_4_reg_5588[3]_i_1_n_7 ;
  wire \digit_location_3_V_4_reg_5588[4]_i_1_n_7 ;
  wire \digit_location_3_V_4_reg_5588[5]_i_1_n_7 ;
  wire \digit_location_3_V_4_reg_5588[6]_i_1_n_7 ;
  wire \digit_location_3_V_4_reg_5588[7]_i_1_n_7 ;
  wire \digit_location_3_V_4_reg_5588[7]_i_2_n_7 ;
  wire \digit_location_3_V_4_reg_5588[7]_i_3_n_7 ;
  wire [7:0]digit_location_3_V_s_reg_448;
  wire \digit_location_3_V_s_reg_448[7]_i_2_n_7 ;
  wire [7:0]digit_location_4_V_1_reg_3836;
  wire \digit_location_4_V_1_reg_3836[0]_i_1_n_7 ;
  wire \digit_location_4_V_1_reg_3836[1]_i_1_n_7 ;
  wire \digit_location_4_V_1_reg_3836[2]_i_1_n_7 ;
  wire \digit_location_4_V_1_reg_3836[3]_i_1_n_7 ;
  wire \digit_location_4_V_1_reg_3836[4]_i_1_n_7 ;
  wire \digit_location_4_V_1_reg_3836[5]_i_1_n_7 ;
  wire \digit_location_4_V_1_reg_3836[6]_i_1_n_7 ;
  wire \digit_location_4_V_1_reg_3836[7]_i_1_n_7 ;
  wire \digit_location_4_V_1_reg_3836[7]_i_2_n_7 ;
  wire [7:0]digit_location_4_V_3_reg_4850;
  wire \digit_location_4_V_3_reg_4850[0]_i_1_n_7 ;
  wire \digit_location_4_V_3_reg_4850[1]_i_1_n_7 ;
  wire \digit_location_4_V_3_reg_4850[2]_i_1_n_7 ;
  wire \digit_location_4_V_3_reg_4850[3]_i_1_n_7 ;
  wire \digit_location_4_V_3_reg_4850[4]_i_1_n_7 ;
  wire \digit_location_4_V_3_reg_4850[5]_i_1_n_7 ;
  wire \digit_location_4_V_3_reg_4850[6]_i_1_n_7 ;
  wire \digit_location_4_V_3_reg_4850[7]_i_1_n_7 ;
  wire [7:0]digit_location_4_V_4_reg_5533;
  wire \digit_location_4_V_4_reg_5533[0]_i_1_n_7 ;
  wire \digit_location_4_V_4_reg_5533[1]_i_1_n_7 ;
  wire \digit_location_4_V_4_reg_5533[2]_i_1_n_7 ;
  wire \digit_location_4_V_4_reg_5533[3]_i_1_n_7 ;
  wire \digit_location_4_V_4_reg_5533[4]_i_1_n_7 ;
  wire \digit_location_4_V_4_reg_5533[5]_i_1_n_7 ;
  wire \digit_location_4_V_4_reg_5533[6]_i_1_n_7 ;
  wire \digit_location_4_V_4_reg_5533[7]_i_1_n_7 ;
  wire \digit_location_4_V_4_reg_5533[7]_i_2_n_7 ;
  wire [7:0]digit_location_4_V_s_reg_436;
  wire \digit_location_4_V_s_reg_436[7]_i_2_n_7 ;
  wire [7:0]digit_location_5_V_1_reg_3825;
  wire \digit_location_5_V_1_reg_3825[0]_i_1_n_7 ;
  wire \digit_location_5_V_1_reg_3825[1]_i_1_n_7 ;
  wire \digit_location_5_V_1_reg_3825[2]_i_1_n_7 ;
  wire \digit_location_5_V_1_reg_3825[3]_i_1_n_7 ;
  wire \digit_location_5_V_1_reg_3825[4]_i_1_n_7 ;
  wire \digit_location_5_V_1_reg_3825[5]_i_1_n_7 ;
  wire \digit_location_5_V_1_reg_3825[6]_i_1_n_7 ;
  wire \digit_location_5_V_1_reg_3825[7]_i_1_n_7 ;
  wire \digit_location_5_V_1_reg_3825[7]_i_2_n_7 ;
  wire [7:0]digit_location_5_V_3_reg_4839;
  wire \digit_location_5_V_3_reg_4839[0]_i_1_n_7 ;
  wire \digit_location_5_V_3_reg_4839[1]_i_1_n_7 ;
  wire \digit_location_5_V_3_reg_4839[2]_i_1_n_7 ;
  wire \digit_location_5_V_3_reg_4839[3]_i_1_n_7 ;
  wire \digit_location_5_V_3_reg_4839[4]_i_1_n_7 ;
  wire \digit_location_5_V_3_reg_4839[5]_i_1_n_7 ;
  wire \digit_location_5_V_3_reg_4839[6]_i_1_n_7 ;
  wire \digit_location_5_V_3_reg_4839[7]_i_1_n_7 ;
  wire [7:0]digit_location_5_V_4_reg_5478;
  wire \digit_location_5_V_4_reg_5478[0]_i_1_n_7 ;
  wire \digit_location_5_V_4_reg_5478[1]_i_1_n_7 ;
  wire \digit_location_5_V_4_reg_5478[2]_i_1_n_7 ;
  wire \digit_location_5_V_4_reg_5478[3]_i_1_n_7 ;
  wire \digit_location_5_V_4_reg_5478[4]_i_1_n_7 ;
  wire \digit_location_5_V_4_reg_5478[5]_i_1_n_7 ;
  wire \digit_location_5_V_4_reg_5478[6]_i_1_n_7 ;
  wire \digit_location_5_V_4_reg_5478[7]_i_1_n_7 ;
  wire \digit_location_5_V_4_reg_5478[7]_i_2_n_7 ;
  wire [7:0]digit_location_5_V_s_reg_424;
  wire \digit_location_5_V_s_reg_424[7]_i_2_n_7 ;
  wire [7:0]digit_location_6_V_1_reg_3814;
  wire \digit_location_6_V_1_reg_3814[0]_i_1_n_7 ;
  wire \digit_location_6_V_1_reg_3814[1]_i_1_n_7 ;
  wire \digit_location_6_V_1_reg_3814[2]_i_1_n_7 ;
  wire \digit_location_6_V_1_reg_3814[3]_i_1_n_7 ;
  wire \digit_location_6_V_1_reg_3814[4]_i_1_n_7 ;
  wire \digit_location_6_V_1_reg_3814[5]_i_1_n_7 ;
  wire \digit_location_6_V_1_reg_3814[6]_i_1_n_7 ;
  wire \digit_location_6_V_1_reg_3814[7]_i_1_n_7 ;
  wire \digit_location_6_V_1_reg_3814[7]_i_2_n_7 ;
  wire [7:0]digit_location_6_V_3_reg_4828;
  wire \digit_location_6_V_3_reg_4828[0]_i_1_n_7 ;
  wire \digit_location_6_V_3_reg_4828[1]_i_1_n_7 ;
  wire \digit_location_6_V_3_reg_4828[2]_i_1_n_7 ;
  wire \digit_location_6_V_3_reg_4828[3]_i_1_n_7 ;
  wire \digit_location_6_V_3_reg_4828[4]_i_1_n_7 ;
  wire \digit_location_6_V_3_reg_4828[5]_i_1_n_7 ;
  wire \digit_location_6_V_3_reg_4828[6]_i_1_n_7 ;
  wire \digit_location_6_V_3_reg_4828[7]_i_1_n_7 ;
  wire [7:0]digit_location_6_V_4_reg_5423;
  wire \digit_location_6_V_4_reg_5423[0]_i_1_n_7 ;
  wire \digit_location_6_V_4_reg_5423[1]_i_1_n_7 ;
  wire \digit_location_6_V_4_reg_5423[2]_i_1_n_7 ;
  wire \digit_location_6_V_4_reg_5423[3]_i_1_n_7 ;
  wire \digit_location_6_V_4_reg_5423[4]_i_1_n_7 ;
  wire \digit_location_6_V_4_reg_5423[5]_i_1_n_7 ;
  wire \digit_location_6_V_4_reg_5423[6]_i_1_n_7 ;
  wire \digit_location_6_V_4_reg_5423[7]_i_1_n_7 ;
  wire \digit_location_6_V_4_reg_5423[7]_i_2_n_7 ;
  wire [7:0]digit_location_6_V_s_reg_412;
  wire \digit_location_6_V_s_reg_412[7]_i_2_n_7 ;
  wire [7:0]digit_location_7_V_1_reg_3803;
  wire \digit_location_7_V_1_reg_3803[0]_i_1_n_7 ;
  wire \digit_location_7_V_1_reg_3803[1]_i_1_n_7 ;
  wire \digit_location_7_V_1_reg_3803[2]_i_1_n_7 ;
  wire \digit_location_7_V_1_reg_3803[3]_i_1_n_7 ;
  wire \digit_location_7_V_1_reg_3803[4]_i_1_n_7 ;
  wire \digit_location_7_V_1_reg_3803[5]_i_1_n_7 ;
  wire \digit_location_7_V_1_reg_3803[6]_i_1_n_7 ;
  wire \digit_location_7_V_1_reg_3803[7]_i_1_n_7 ;
  wire \digit_location_7_V_1_reg_3803[7]_i_2_n_7 ;
  wire [7:0]digit_location_7_V_3_reg_4817;
  wire \digit_location_7_V_3_reg_4817[0]_i_1_n_7 ;
  wire \digit_location_7_V_3_reg_4817[1]_i_1_n_7 ;
  wire \digit_location_7_V_3_reg_4817[2]_i_1_n_7 ;
  wire \digit_location_7_V_3_reg_4817[3]_i_1_n_7 ;
  wire \digit_location_7_V_3_reg_4817[4]_i_1_n_7 ;
  wire \digit_location_7_V_3_reg_4817[5]_i_1_n_7 ;
  wire \digit_location_7_V_3_reg_4817[6]_i_1_n_7 ;
  wire \digit_location_7_V_3_reg_4817[7]_i_1_n_7 ;
  wire [7:0]digit_location_7_V_4_reg_5368;
  wire \digit_location_7_V_4_reg_5368[0]_i_1_n_7 ;
  wire \digit_location_7_V_4_reg_5368[1]_i_1_n_7 ;
  wire \digit_location_7_V_4_reg_5368[2]_i_1_n_7 ;
  wire \digit_location_7_V_4_reg_5368[3]_i_1_n_7 ;
  wire \digit_location_7_V_4_reg_5368[4]_i_1_n_7 ;
  wire \digit_location_7_V_4_reg_5368[5]_i_1_n_7 ;
  wire \digit_location_7_V_4_reg_5368[6]_i_1_n_7 ;
  wire \digit_location_7_V_4_reg_5368[7]_i_1_n_7 ;
  wire \digit_location_7_V_4_reg_5368[7]_i_2_n_7 ;
  wire \digit_location_7_V_4_reg_5368[7]_i_3_n_7 ;
  wire [7:0]digit_location_7_V_s_reg_400;
  wire \digit_location_7_V_s_reg_400[7]_i_2_n_7 ;
  wire [7:0]digit_location_8_V_1_reg_3792;
  wire \digit_location_8_V_1_reg_3792[0]_i_1_n_7 ;
  wire \digit_location_8_V_1_reg_3792[1]_i_1_n_7 ;
  wire \digit_location_8_V_1_reg_3792[2]_i_1_n_7 ;
  wire \digit_location_8_V_1_reg_3792[3]_i_1_n_7 ;
  wire \digit_location_8_V_1_reg_3792[4]_i_1_n_7 ;
  wire \digit_location_8_V_1_reg_3792[5]_i_1_n_7 ;
  wire \digit_location_8_V_1_reg_3792[6]_i_1_n_7 ;
  wire \digit_location_8_V_1_reg_3792[7]_i_1_n_7 ;
  wire \digit_location_8_V_1_reg_3792[7]_i_2_n_7 ;
  wire [7:0]digit_location_8_V_3_reg_4806;
  wire \digit_location_8_V_3_reg_4806[0]_i_1_n_7 ;
  wire \digit_location_8_V_3_reg_4806[1]_i_1_n_7 ;
  wire \digit_location_8_V_3_reg_4806[2]_i_1_n_7 ;
  wire \digit_location_8_V_3_reg_4806[3]_i_1_n_7 ;
  wire \digit_location_8_V_3_reg_4806[4]_i_1_n_7 ;
  wire \digit_location_8_V_3_reg_4806[5]_i_1_n_7 ;
  wire \digit_location_8_V_3_reg_4806[6]_i_1_n_7 ;
  wire \digit_location_8_V_3_reg_4806[7]_i_1_n_7 ;
  wire [7:0]digit_location_8_V_4_reg_5313;
  wire \digit_location_8_V_4_reg_5313[0]_i_1_n_7 ;
  wire \digit_location_8_V_4_reg_5313[1]_i_1_n_7 ;
  wire \digit_location_8_V_4_reg_5313[2]_i_1_n_7 ;
  wire \digit_location_8_V_4_reg_5313[3]_i_1_n_7 ;
  wire \digit_location_8_V_4_reg_5313[4]_i_1_n_7 ;
  wire \digit_location_8_V_4_reg_5313[5]_i_1_n_7 ;
  wire \digit_location_8_V_4_reg_5313[6]_i_1_n_7 ;
  wire \digit_location_8_V_4_reg_5313[7]_i_1_n_7 ;
  wire \digit_location_8_V_4_reg_5313[7]_i_2_n_7 ;
  wire [7:0]digit_location_8_V_s_reg_388;
  wire \digit_location_8_V_s_reg_388[7]_i_2_n_7 ;
  wire digit_location_9_V_1_reg_3781;
  wire \digit_location_9_V_1_reg_3781[0]_i_1_n_7 ;
  wire \digit_location_9_V_1_reg_3781[1]_i_1_n_7 ;
  wire \digit_location_9_V_1_reg_3781[2]_i_1_n_7 ;
  wire \digit_location_9_V_1_reg_3781[3]_i_1_n_7 ;
  wire \digit_location_9_V_1_reg_3781[4]_i_1_n_7 ;
  wire \digit_location_9_V_1_reg_3781[5]_i_1_n_7 ;
  wire \digit_location_9_V_1_reg_3781[6]_i_1_n_7 ;
  wire \digit_location_9_V_1_reg_3781[7]_i_1_n_7 ;
  wire \digit_location_9_V_1_reg_3781[7]_i_2_n_7 ;
  wire \digit_location_9_V_1_reg_3781_reg_n_7_[0] ;
  wire \digit_location_9_V_1_reg_3781_reg_n_7_[1] ;
  wire \digit_location_9_V_1_reg_3781_reg_n_7_[2] ;
  wire \digit_location_9_V_1_reg_3781_reg_n_7_[3] ;
  wire \digit_location_9_V_1_reg_3781_reg_n_7_[4] ;
  wire \digit_location_9_V_1_reg_3781_reg_n_7_[5] ;
  wire \digit_location_9_V_1_reg_3781_reg_n_7_[6] ;
  wire \digit_location_9_V_1_reg_3781_reg_n_7_[7] ;
  wire [7:0]digit_location_9_V_3_reg_4795;
  wire \digit_location_9_V_3_reg_4795[0]_i_1_n_7 ;
  wire \digit_location_9_V_3_reg_4795[1]_i_1_n_7 ;
  wire \digit_location_9_V_3_reg_4795[2]_i_1_n_7 ;
  wire \digit_location_9_V_3_reg_4795[3]_i_1_n_7 ;
  wire \digit_location_9_V_3_reg_4795[4]_i_1_n_7 ;
  wire \digit_location_9_V_3_reg_4795[5]_i_1_n_7 ;
  wire \digit_location_9_V_3_reg_4795[6]_i_1_n_7 ;
  wire \digit_location_9_V_3_reg_4795[7]_i_1_n_7 ;
  wire [7:0]digit_location_9_V_4_reg_5258;
  wire \digit_location_9_V_4_reg_5258[0]_i_1_n_7 ;
  wire \digit_location_9_V_4_reg_5258[1]_i_1_n_7 ;
  wire \digit_location_9_V_4_reg_5258[2]_i_1_n_7 ;
  wire \digit_location_9_V_4_reg_5258[3]_i_1_n_7 ;
  wire \digit_location_9_V_4_reg_5258[4]_i_1_n_7 ;
  wire \digit_location_9_V_4_reg_5258[5]_i_1_n_7 ;
  wire \digit_location_9_V_4_reg_5258[6]_i_1_n_7 ;
  wire \digit_location_9_V_4_reg_5258[7]_i_1_n_7 ;
  wire \digit_location_9_V_4_reg_5258[7]_i_2_n_7 ;
  wire [7:0]digit_location_9_V_s_reg_376;
  wire \digit_location_9_V_s_reg_376[7]_i_2_n_7 ;
  wire extLd7_loc_channel_empty_n;
  wire filtered_frequency_V_t_empty_n;
  wire filtered_value_V_t_empty_n;
  wire full_n_reg;
  wire full_n_reg_0;
  wire [3:0]grp_fu_6695_p2;
  wire huffman_encoding_g8j_U14_n_10;
  wire huffman_encoding_g8j_U14_n_11;
  wire huffman_encoding_g8j_U14_n_12;
  wire huffman_encoding_g8j_U14_n_13;
  wire huffman_encoding_g8j_U14_n_14;
  wire huffman_encoding_g8j_U14_n_7;
  wire huffman_encoding_g8j_U14_n_8;
  wire huffman_encoding_g8j_U14_n_9;
  wire i6_0_i_i_reg_3880;
  wire i6_0_i_i_reg_38800;
  wire [4:4]i6_0_i_i_reg_3880_reg;
  wire [3:0]i6_0_i_i_reg_3880_reg__0;
  wire i_0_i_i_reg_864;
  wire [4:0]i_0_i_i_reg_864_reg;
  wire [4:0]i_3_fu_6805_p2;
  wire [4:0]i_fu_6668_p2;
  wire icmp_ln23_reg_6922;
  wire icmp_ln23_reg_6922_pp0_iter1_reg;
  wire icmp_ln40_reg_6977;
  wire icmp_ln40_reg_6977_pp2_iter1_reg;
  wire icmp_ln40_reg_6977_pp2_iter2_reg;
  wire icmp_ln40_reg_6977_pp2_iter3_reg;
  wire \icmp_ln40_reg_6977_pp2_iter3_reg_reg_n_7_[0] ;
  wire icmp_ln40_reg_6977_pp2_iter4_reg;
  wire [0:0]\icmp_ln40_reg_6977_reg[0]_0 ;
  wire \icmp_ln58_reg_7037[0]_i_1_n_7 ;
  wire \icmp_ln58_reg_7037[0]_i_2_n_7 ;
  wire \icmp_ln58_reg_7037_reg_n_7_[0] ;
  wire icmp_ln67_reg_7055;
  wire \icmp_ln67_reg_7055[0]_i_1_n_7 ;
  wire \icmp_ln67_reg_7055_pp4_iter1_reg[0]_i_1_n_7 ;
  wire \icmp_ln67_reg_7055_pp4_iter1_reg_reg_n_7_[0] ;
  wire icmp_ln879_2_fu_6847_p2;
  wire icmp_ln879_2_reg_7092;
  wire \icmp_ln879_2_reg_7092[0]_i_1_n_7 ;
  wire icmp_ln879_fu_6703_p2;
  wire icmp_ln879_reg_7022;
  wire \icmp_ln879_reg_7022[0]_i_3_n_7 ;
  wire [31:0]in_frequency_V_load_reg_6952;
  wire in_frequency_V_load_reg_69520;
  wire internal_full_n_reg;
  wire j5_0_i_i_reg_17550;
  wire \j5_0_i_i_reg_1755[8]_i_3_n_7 ;
  wire [8:0]\j5_0_i_i_reg_1755_reg[8]_0 ;
  wire j7_0_i_i_reg_47180;
  wire \j7_0_i_i_reg_4718[8]_i_3_n_7 ;
  wire [2:0]j7_0_i_i_reg_4718_reg;
  wire [5:0]\j7_0_i_i_reg_4718_reg[8]_0 ;
  wire j_0_i_i_reg_2930;
  wire \j_0_i_i_reg_293[8]_i_4_n_7 ;
  wire [8:0]\j_0_i_i_reg_293_reg[8]_0 ;
  wire [8:0]j_1_fu_6683_p2;
  wire [8:0]j_2_fu_6836_p2;
  wire [8:0]j_fu_6638_p2;
  wire mOutPtr110_out;
  wire [4:2]op2_assign_i_reg_676_reg;
  wire [0:0]\op2_assign_i_reg_676_reg[5]_0 ;
  wire \op2_assign_i_reg_676_reg[5]_1 ;
  wire \op2_assign_i_reg_676_reg[5]_2 ;
  wire [3:0]p_0149_0_i_i_reg_4916;
  wire \p_0149_0_i_i_reg_4916[3]_i_2_n_7 ;
  wire [3:0]p_091_0_i_i_reg_1954;
  wire \p_091_0_i_i_reg_1954[3]_i_2_n_7 ;
  wire [0:0]p_0_in;
  wire [7:0]p_1_in__0;
  wire [7:0]phi_ln215_1_i_fu_6767_p18;
  wire [7:0]phi_ln215_1_i_reg_7045;
  wire phi_ln215_1_i_reg_70450;
  wire previous_sorting_fre_3_reg_71080;
  wire [7:0]previous_sorting_fre_address0;
  wire previous_sorting_fre_ce0;
  wire previous_sorting_fre_we0;
  wire [7:0]re_sort_location_las_reg_3891;
  wire \re_sort_location_las_reg_3891[3]_i_2_n_7 ;
  wire \re_sort_location_las_reg_3891[3]_i_3_n_7 ;
  wire \re_sort_location_las_reg_3891[3]_i_4_n_7 ;
  wire \re_sort_location_las_reg_3891[3]_i_5_n_7 ;
  wire \re_sort_location_las_reg_3891[3]_i_6_n_7 ;
  wire \re_sort_location_las_reg_3891[3]_i_7_n_7 ;
  wire \re_sort_location_las_reg_3891[3]_i_8_n_7 ;
  wire \re_sort_location_las_reg_3891[3]_i_9_n_7 ;
  wire \re_sort_location_las_reg_3891[7]_i_10_n_7 ;
  wire \re_sort_location_las_reg_3891[7]_i_11_n_7 ;
  wire \re_sort_location_las_reg_3891[7]_i_1_n_7 ;
  wire \re_sort_location_las_reg_3891[7]_i_3_n_7 ;
  wire \re_sort_location_las_reg_3891[7]_i_4_n_7 ;
  wire \re_sort_location_las_reg_3891[7]_i_5_n_7 ;
  wire \re_sort_location_las_reg_3891[7]_i_6_n_7 ;
  wire \re_sort_location_las_reg_3891[7]_i_7_n_7 ;
  wire \re_sort_location_las_reg_3891[7]_i_8_n_7 ;
  wire \re_sort_location_las_reg_3891[7]_i_9_n_7 ;
  wire \re_sort_location_las_reg_3891_reg[3]_i_1_n_10 ;
  wire \re_sort_location_las_reg_3891_reg[3]_i_1_n_11 ;
  wire \re_sort_location_las_reg_3891_reg[3]_i_1_n_12 ;
  wire \re_sort_location_las_reg_3891_reg[3]_i_1_n_13 ;
  wire \re_sort_location_las_reg_3891_reg[3]_i_1_n_14 ;
  wire \re_sort_location_las_reg_3891_reg[3]_i_1_n_7 ;
  wire \re_sort_location_las_reg_3891_reg[3]_i_1_n_8 ;
  wire \re_sort_location_las_reg_3891_reg[3]_i_1_n_9 ;
  wire \re_sort_location_las_reg_3891_reg[7]_i_2_n_10 ;
  wire \re_sort_location_las_reg_3891_reg[7]_i_2_n_11 ;
  wire \re_sort_location_las_reg_3891_reg[7]_i_2_n_12 ;
  wire \re_sort_location_las_reg_3891_reg[7]_i_2_n_13 ;
  wire \re_sort_location_las_reg_3891_reg[7]_i_2_n_14 ;
  wire \re_sort_location_las_reg_3891_reg[7]_i_2_n_8 ;
  wire \re_sort_location_las_reg_3891_reg[7]_i_2_n_9 ;
  wire [5:2]shift_fu_6909_p2;
  wire sort_U0_ap_done;
  wire sort_U0_ap_ready;
  wire sort_U0_in_value_V_ce0;
  wire [31:0]sort_U0_out_frequency_V_d0;
  wire [7:0]sort_U0_out_value_V_address0;
  wire sort_U0_out_value_V_ce0;
  wire sort_U0_out_value_V_we0;
  wire sorted_0_i_full_n;
  wire sorted_1_i_full_n;
  wire [31:0]sorting_frequency_V_2_reg_7003;
  wire sorting_frequency_V_2_reg_70030;
  wire sorting_frequency_V_U_n_59;
  wire sorting_frequency_V_U_n_60;
  wire sorting_frequency_V_U_n_61;
  wire sorting_frequency_V_U_n_62;
  wire sorting_frequency_V_U_n_63;
  wire sorting_frequency_V_U_n_64;
  wire sorting_frequency_V_U_n_65;
  wire sorting_frequency_V_U_n_66;
  wire [7:0]sorting_frequency_V_address0;
  wire sorting_frequency_V_ce0;
  wire [31:0]sorting_frequency_V_d0;
  wire sorting_frequency_V_we0;
  wire [8:0]sorting_value_V_d0;
  wire [8:0]sorting_value_V_load_reg_7009;
  wire [7:0]tmp_1_i_fu_6852_p18;
  wire [7:0]tmp_1_i_reg_7097;
  wire [7:0]tmp_i_fu_6708_p18;
  wire [7:0]tmp_i_reg_7027;
  wire [0:0]\tptr_reg[0] ;
  wire [0:0]\tptr_reg[0]_0 ;
  wire [3:0]trunc_ln60_reg_7041;
  wire [7:0]zext_ln25_reg_6931_pp0_iter1_reg_reg;
  wire [7:0]zext_ln25_reg_6931_reg;
  wire zext_ln25_reg_6931_reg0;
  wire [5:2]zext_ln29_reg_6961;
  wire \zext_ln29_reg_6961[5]_i_1_n_7 ;
  wire [7:0]zext_ln43_reg_6986_pp2_iter1_reg_reg;
  wire [7:0]zext_ln43_reg_6986_pp2_iter2_reg_reg;
  wire [7:0]zext_ln43_reg_6986_pp2_iter3_reg_reg;
  wire [7:0]zext_ln43_reg_6986_reg;
  wire zext_ln43_reg_6986_reg0;
  wire [7:0]zext_ln69_reg_7064_reg;
  wire zext_ln69_reg_7064_reg0;
  wire [0:0]\zext_ln69_reg_7064_reg[0]_0 ;
  wire [2:0]\zext_ln69_reg_7064_reg[7]_i_2 ;
  wire [3:3]\NLW_digit_location_14_V_2_reg_3726_reg[7]_i_5_CO_UNCONNECTED ;
  wire [3:3]\NLW_re_sort_location_las_reg_3891_reg[7]_i_2_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFFFFBFFFAAAAAAAA)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(sort_U0_ap_ready),
        .I1(extLd7_loc_channel_empty_n),
        .I2(filtered_frequency_V_t_empty_n),
        .I3(filtered_value_V_t_empty_n),
        .I4(ap_done_reg_0),
        .I5(Q[0]),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[0]_i_2 
       (.I0(\op2_assign_i_reg_676_reg[5]_0 ),
        .I1(Q[1]),
        .O(sort_U0_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT4 #(
    .INIT(16'hFBAA)) 
    \ap_CS_fsm[10]_i_1 
       (.I0(ap_CS_fsm_state18),
        .I1(ap_enable_reg_pp4_iter2),
        .I2(ap_enable_reg_pp4_iter1),
        .I3(ap_CS_fsm_pp4_stage0),
        .O(ap_NS_fsm[10]));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \ap_CS_fsm[11]_i_1 
       (.I0(ap_CS_fsm_pp4_stage0),
        .I1(ap_enable_reg_pp4_iter1),
        .I2(ap_enable_reg_pp4_iter2),
        .O(ap_NS_fsm[11]));
  LUT6 #(
    .INIT(64'hEEEFEFEFAAAAAAAA)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(ap_NS_fsm158_out),
        .I1(ap_enable_reg_pp0_iter1_reg_n_7),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(CO),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT5 #(
    .INIT(32'h0000AA80)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(CO),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(ap_enable_reg_pp0_iter1_reg_n_7),
        .O(ap_NS_fsm[2]));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(ap_CS_fsm_state23),
        .I1(clear),
        .O(ap_NS_fsm[3]));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(ap_NS_fsm154_out),
        .I1(\op2_assign_i_reg_676_reg[5]_0 ),
        .I2(Q[1]),
        .O(ap_NS_fsm[4]));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(i_0_i_i_reg_864_reg[1]),
        .I2(i_0_i_i_reg_864_reg[0]),
        .I3(i_0_i_i_reg_864_reg[4]),
        .I4(i_0_i_i_reg_864_reg[2]),
        .I5(i_0_i_i_reg_864_reg[3]),
        .O(ap_NS_fsm[5]));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT4 #(
    .INIT(16'hFBAA)) 
    \ap_CS_fsm[6]_i_1 
       (.I0(ap_CS_fsm_state8),
        .I1(ap_enable_reg_pp2_iter4),
        .I2(ap_enable_reg_pp2_iter3),
        .I3(ap_CS_fsm_pp2_stage0),
        .O(ap_NS_fsm[6]));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \ap_CS_fsm[7]_i_1 
       (.I0(ap_CS_fsm_pp2_stage0),
        .I1(ap_enable_reg_pp2_iter3),
        .I2(ap_enable_reg_pp2_iter4),
        .O(ap_NS_fsm[7]));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT4 #(
    .INIT(16'hEFAA)) 
    \ap_CS_fsm[8]_i_1 
       (.I0(ap_CS_fsm_state15),
        .I1(ap_enable_reg_pp3_iter0),
        .I2(ap_enable_reg_pp3_iter1),
        .I3(ap_CS_fsm_pp3_stage0),
        .O(ap_NS_fsm[8]));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \ap_CS_fsm[9]_i_1 
       (.I0(ap_enable_reg_pp3_iter0),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ap_CS_fsm_pp3_stage0),
        .O(ap_NS_fsm[9]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[10]),
        .Q(ap_CS_fsm_pp4_stage0),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[11]),
        .Q(ap_CS_fsm_state23),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(clear),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(Q[1]),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state7),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state8),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_pp2_stage0),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_state15),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_pp3_stage0),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(ap_CS_fsm_state18),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    ap_done_reg_i_2__0
       (.I0(ap_done_reg_0),
        .I1(Q[1]),
        .I2(\op2_assign_i_reg_676_reg[5]_0 ),
        .O(sort_U0_ap_done));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0),
        .Q(ap_done_reg_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h77700000)) 
    ap_enable_reg_pp0_iter0_i_1
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(CO),
        .I2(ap_NS_fsm158_out),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp0_iter0_i_1_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1_n_7),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(CO),
        .O(ap_enable_reg_pp0_iter1_i_1_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1_n_7),
        .Q(ap_enable_reg_pp0_iter1_reg_n_7),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_reg_n_7),
        .Q(ap_enable_reg_pp0_iter2),
        .R(SS));
  LUT5 #(
    .INIT(32'h77700000)) 
    ap_enable_reg_pp2_iter0_i_1
       (.I0(ap_CS_fsm_pp2_stage0),
        .I1(\icmp_ln40_reg_6977_reg[0]_0 ),
        .I2(ap_CS_fsm_state8),
        .I3(ap_enable_reg_pp2_iter0),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp2_iter0_i_1_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp2_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp2_iter0_i_1_n_7),
        .Q(ap_enable_reg_pp2_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp2_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp2_iter0),
        .Q(ap_enable_reg_pp2_iter1),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp2_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp2_iter1),
        .Q(ap_enable_reg_pp2_iter2),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp2_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp2_iter2),
        .Q(ap_enable_reg_pp2_iter3),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp2_iter4_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp2_iter3),
        .Q(ap_enable_reg_pp2_iter4),
        .R(SS));
  LUT2 #(
    .INIT(4'h8)) 
    ap_enable_reg_pp2_iter5_i_1
       (.I0(ap_enable_reg_pp2_iter3),
        .I1(ap_enable_reg_pp2_iter4),
        .O(ap_enable_reg_pp2_iter5_i_1_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp2_iter5_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp2_iter5_i_1_n_7),
        .Q(ap_enable_reg_pp2_iter5),
        .R(SS));
  LUT5 #(
    .INIT(32'h77700000)) 
    ap_enable_reg_pp3_iter0_i_1
       (.I0(ap_enable_reg_pp3_iter0_i_2_n_7),
        .I1(ap_CS_fsm_pp3_stage0),
        .I2(ap_CS_fsm_state15),
        .I3(ap_enable_reg_pp3_iter0),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp3_iter0_i_1_n_7));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    ap_enable_reg_pp3_iter0_i_2
       (.I0(i6_0_i_i_reg_3880_reg__0[0]),
        .I1(i6_0_i_i_reg_3880_reg__0[1]),
        .I2(i6_0_i_i_reg_3880_reg__0[2]),
        .I3(i6_0_i_i_reg_3880_reg__0[3]),
        .I4(i6_0_i_i_reg_3880_reg),
        .O(ap_enable_reg_pp3_iter0_i_2_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp3_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp3_iter0_i_1_n_7),
        .Q(ap_enable_reg_pp3_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp3_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp3_iter0),
        .Q(ap_enable_reg_pp3_iter1),
        .R(SS));
  LUT5 #(
    .INIT(32'h77700000)) 
    ap_enable_reg_pp4_iter0_i_1
       (.I0(ap_CS_fsm_pp4_stage0),
        .I1(\zext_ln69_reg_7064_reg[0]_0 ),
        .I2(ap_CS_fsm_state18),
        .I3(ap_enable_reg_pp4_iter0),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp4_iter0_i_1_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp4_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp4_iter0_i_1_n_7),
        .Q(ap_enable_reg_pp4_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp4_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp4_iter0),
        .Q(ap_enable_reg_pp4_iter1),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp4_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp4_iter1),
        .Q(ap_enable_reg_pp4_iter2),
        .R(SS));
  LUT2 #(
    .INIT(4'h8)) 
    ap_enable_reg_pp4_iter3_i_1
       (.I0(ap_enable_reg_pp4_iter1),
        .I1(ap_enable_reg_pp4_iter2),
        .O(ap_enable_reg_pp4_iter3_i_1_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp4_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp4_iter3_i_1_n_7),
        .Q(sort_U0_out_value_V_ce0),
        .R(SS));
  LUT5 #(
    .INIT(32'hEEEFEEEE)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[0]_i_1 
       (.I0(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[0]_i_2_n_7 ),
        .I1(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[0]_i_3_n_7 ),
        .I2(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_6_n_7 ),
        .I3(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[0]_i_4_n_7 ),
        .I4(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[0]_i_5_n_7 ),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[0]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'h00000000FFFFBF80)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[0]_i_10 
       (.I0(digit_location_1_V_fu_6811_p2[0]),
        .I1(\digit_location_1_V_1_reg_3869[7]_i_2_n_7 ),
        .I2(\re_sort_location_las_reg_3891[7]_i_4_n_7 ),
        .I3(digit_location_1_V_1_reg_3869[0]),
        .I4(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_30_n_7 ),
        .I5(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[0]_i_15_n_7 ),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[0]_i_10_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBF800000)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[0]_i_11 
       (.I0(digit_location_1_V_fu_6811_p2[0]),
        .I1(\digit_location_4_V_1_reg_3836[7]_i_2_n_7 ),
        .I2(\re_sort_location_las_reg_3891[7]_i_4_n_7 ),
        .I3(digit_location_4_V_1_reg_3836[0]),
        .I4(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_27_n_7 ),
        .I5(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[0]_i_16_n_7 ),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[0]_i_11_n_7 ));
  LUT5 #(
    .INIT(32'hA8880888)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[0]_i_12 
       (.I0(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_32_n_7 ),
        .I1(digit_location_11_V_1_reg_3759[0]),
        .I2(\re_sort_location_las_reg_3891[7]_i_4_n_7 ),
        .I3(\digit_location_11_V_1_reg_3759[7]_i_2_n_7 ),
        .I4(digit_location_1_V_fu_6811_p2[0]),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[0]_i_12_n_7 ));
  LUT6 #(
    .INIT(64'h45554000FFFFFFFF)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[0]_i_13 
       (.I0(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_33_n_7 ),
        .I1(digit_location_1_V_fu_6811_p2[0]),
        .I2(\digit_location_10_V_1_reg_3770[7]_i_2_n_7 ),
        .I3(\re_sort_location_las_reg_3891[7]_i_4_n_7 ),
        .I4(digit_location_10_V_1_reg_3770[0]),
        .I5(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_14_n_7 ),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[0]_i_13_n_7 ));
  LUT6 #(
    .INIT(64'h1110101000101010)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[0]_i_14 
       (.I0(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_25_n_7 ),
        .I1(i6_0_i_i_reg_3880_reg__0[0]),
        .I2(digit_location_5_V_1_reg_3825[0]),
        .I3(\re_sort_location_las_reg_3891[7]_i_4_n_7 ),
        .I4(\digit_location_5_V_1_reg_3825[7]_i_2_n_7 ),
        .I5(digit_location_1_V_fu_6811_p2[0]),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[0]_i_14_n_7 ));
  LUT6 #(
    .INIT(64'h1030B030FFFFFFFF)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[0]_i_15 
       (.I0(\re_sort_location_las_reg_3891[7]_i_4_n_7 ),
        .I1(digit_location_2_V_1_reg_3858[0]),
        .I2(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_30_n_7 ),
        .I3(\digit_location_2_V_1_reg_3858[7]_i_2_n_7 ),
        .I4(digit_location_1_V_fu_6811_p2[0]),
        .I5(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_34_n_7 ),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[0]_i_15_n_7 ));
  LUT6 #(
    .INIT(64'hBF800000FFFFFFFF)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[0]_i_16 
       (.I0(digit_location_1_V_fu_6811_p2[0]),
        .I1(\digit_location_3_V_1_reg_3847[7]_i_2_n_7 ),
        .I2(\re_sort_location_las_reg_3891[7]_i_4_n_7 ),
        .I3(digit_location_3_V_1_reg_3847[0]),
        .I4(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_28_n_7 ),
        .I5(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_29_n_7 ),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[0]_i_16_n_7 ));
  LUT5 #(
    .INIT(32'hAAA20080)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[0]_i_2 
       (.I0(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_9_n_7 ),
        .I1(\re_sort_location_las_reg_3891[7]_i_4_n_7 ),
        .I2(digit_location_1_V_fu_6811_p2[0]),
        .I3(\digit_location_14_V_2_reg_3726[7]_i_4_n_7 ),
        .I4(digit_location_14_V_2_reg_3726[0]),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[0]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hEFFFEAAAAAAAAAAA)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[0]_i_3 
       (.I0(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[0]_i_6_n_7 ),
        .I1(digit_location_1_V_fu_6811_p2[0]),
        .I2(\digit_location_13_V_1_reg_3737[7]_i_2_n_7 ),
        .I3(\re_sort_location_las_reg_3891[7]_i_4_n_7 ),
        .I4(digit_location_13_V_1_reg_3737[0]),
        .I5(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_11_n_7 ),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[0]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'h0000000075557FFF)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[0]_i_4 
       (.I0(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_7_n_7 ),
        .I1(digit_location_1_V_fu_6811_p2[0]),
        .I2(\digit_location_8_V_1_reg_3792[7]_i_2_n_7 ),
        .I3(\re_sort_location_las_reg_3891[7]_i_4_n_7 ),
        .I4(digit_location_8_V_1_reg_3792[0]),
        .I5(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[0]_i_7_n_7 ),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[0]_i_4_n_7 ));
  LUT5 #(
    .INIT(32'hFBFBFBAA)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[0]_i_5 
       (.I0(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_14_n_7 ),
        .I1(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[0]_i_8_n_7 ),
        .I2(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[0]_i_9_n_7 ),
        .I3(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[0]_i_10_n_7 ),
        .I4(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[0]_i_11_n_7 ),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[0]_i_5_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBF800000)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[0]_i_6 
       (.I0(digit_location_1_V_fu_6811_p2[0]),
        .I1(\digit_location_12_V_1_reg_3748[7]_i_2_n_7 ),
        .I2(\re_sort_location_las_reg_3891[7]_i_4_n_7 ),
        .I3(digit_location_12_V_1_reg_3748[0]),
        .I4(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_20_n_7 ),
        .I5(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[0]_i_12_n_7 ),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[0]_i_6_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBF800000)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[0]_i_7 
       (.I0(digit_location_1_V_fu_6811_p2[0]),
        .I1(\digit_location_9_V_1_reg_3781[7]_i_2_n_7 ),
        .I2(\re_sort_location_las_reg_3891[7]_i_4_n_7 ),
        .I3(\digit_location_9_V_1_reg_3781_reg_n_7_[0] ),
        .I4(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_12_n_7 ),
        .I5(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[0]_i_13_n_7 ),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[0]_i_7_n_7 ));
  LUT6 #(
    .INIT(64'h0000000075557FFF)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[0]_i_8 
       (.I0(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_23_n_7 ),
        .I1(digit_location_1_V_fu_6811_p2[0]),
        .I2(\digit_location_6_V_1_reg_3814[7]_i_2_n_7 ),
        .I3(\re_sort_location_las_reg_3891[7]_i_4_n_7 ),
        .I4(digit_location_6_V_1_reg_3814[0]),
        .I5(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[0]_i_14_n_7 ),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[0]_i_8_n_7 ));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[0]_i_9 
       (.I0(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_25_n_7 ),
        .I1(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_26_n_7 ),
        .I2(digit_location_1_V_fu_6811_p2[0]),
        .I3(\digit_location_7_V_1_reg_3803[7]_i_2_n_7 ),
        .I4(\re_sort_location_las_reg_3891[7]_i_4_n_7 ),
        .I5(digit_location_7_V_1_reg_3803[0]),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[0]_i_9_n_7 ));
  LUT5 #(
    .INIT(32'hEEEFEEEE)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[1]_i_1 
       (.I0(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[1]_i_2_n_7 ),
        .I1(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[1]_i_3_n_7 ),
        .I2(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_6_n_7 ),
        .I3(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[1]_i_4_n_7 ),
        .I4(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[1]_i_5_n_7 ),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[1]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'h00000000FFFFBF80)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[1]_i_10 
       (.I0(digit_location_1_V_fu_6811_p2[1]),
        .I1(\digit_location_1_V_1_reg_3869[7]_i_2_n_7 ),
        .I2(\re_sort_location_las_reg_3891[7]_i_4_n_7 ),
        .I3(digit_location_1_V_1_reg_3869[1]),
        .I4(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_30_n_7 ),
        .I5(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[1]_i_15_n_7 ),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[1]_i_10_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBF800000)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[1]_i_11 
       (.I0(digit_location_1_V_fu_6811_p2[1]),
        .I1(\digit_location_4_V_1_reg_3836[7]_i_2_n_7 ),
        .I2(\re_sort_location_las_reg_3891[7]_i_4_n_7 ),
        .I3(digit_location_4_V_1_reg_3836[1]),
        .I4(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_27_n_7 ),
        .I5(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[1]_i_16_n_7 ),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[1]_i_11_n_7 ));
  LUT5 #(
    .INIT(32'hA8880888)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[1]_i_12 
       (.I0(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_32_n_7 ),
        .I1(digit_location_11_V_1_reg_3759[1]),
        .I2(\re_sort_location_las_reg_3891[7]_i_4_n_7 ),
        .I3(\digit_location_11_V_1_reg_3759[7]_i_2_n_7 ),
        .I4(digit_location_1_V_fu_6811_p2[1]),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[1]_i_12_n_7 ));
  LUT6 #(
    .INIT(64'h45554000FFFFFFFF)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[1]_i_13 
       (.I0(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_33_n_7 ),
        .I1(digit_location_1_V_fu_6811_p2[1]),
        .I2(\digit_location_10_V_1_reg_3770[7]_i_2_n_7 ),
        .I3(\re_sort_location_las_reg_3891[7]_i_4_n_7 ),
        .I4(digit_location_10_V_1_reg_3770[1]),
        .I5(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_14_n_7 ),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[1]_i_13_n_7 ));
  LUT6 #(
    .INIT(64'h1110101000101010)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[1]_i_14 
       (.I0(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_25_n_7 ),
        .I1(i6_0_i_i_reg_3880_reg__0[0]),
        .I2(digit_location_5_V_1_reg_3825[1]),
        .I3(\re_sort_location_las_reg_3891[7]_i_4_n_7 ),
        .I4(\digit_location_5_V_1_reg_3825[7]_i_2_n_7 ),
        .I5(digit_location_1_V_fu_6811_p2[1]),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[1]_i_14_n_7 ));
  LUT6 #(
    .INIT(64'h1030B030FFFFFFFF)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[1]_i_15 
       (.I0(\re_sort_location_las_reg_3891[7]_i_4_n_7 ),
        .I1(digit_location_2_V_1_reg_3858[1]),
        .I2(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_30_n_7 ),
        .I3(\digit_location_2_V_1_reg_3858[7]_i_2_n_7 ),
        .I4(digit_location_1_V_fu_6811_p2[1]),
        .I5(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_34_n_7 ),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[1]_i_15_n_7 ));
  LUT6 #(
    .INIT(64'hBF800000FFFFFFFF)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[1]_i_16 
       (.I0(digit_location_1_V_fu_6811_p2[1]),
        .I1(\digit_location_3_V_1_reg_3847[7]_i_2_n_7 ),
        .I2(\re_sort_location_las_reg_3891[7]_i_4_n_7 ),
        .I3(digit_location_3_V_1_reg_3847[1]),
        .I4(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_28_n_7 ),
        .I5(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_29_n_7 ),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[1]_i_16_n_7 ));
  LUT5 #(
    .INIT(32'hAAA20080)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[1]_i_2 
       (.I0(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_9_n_7 ),
        .I1(\re_sort_location_las_reg_3891[7]_i_4_n_7 ),
        .I2(digit_location_1_V_fu_6811_p2[1]),
        .I3(\digit_location_14_V_2_reg_3726[7]_i_4_n_7 ),
        .I4(digit_location_14_V_2_reg_3726[1]),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[1]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hEFFFEAAAAAAAAAAA)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[1]_i_3 
       (.I0(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[1]_i_6_n_7 ),
        .I1(digit_location_1_V_fu_6811_p2[1]),
        .I2(\digit_location_13_V_1_reg_3737[7]_i_2_n_7 ),
        .I3(\re_sort_location_las_reg_3891[7]_i_4_n_7 ),
        .I4(digit_location_13_V_1_reg_3737[1]),
        .I5(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_11_n_7 ),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[1]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'h0000000075557FFF)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[1]_i_4 
       (.I0(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_12_n_7 ),
        .I1(digit_location_1_V_fu_6811_p2[1]),
        .I2(\digit_location_9_V_1_reg_3781[7]_i_2_n_7 ),
        .I3(\re_sort_location_las_reg_3891[7]_i_4_n_7 ),
        .I4(\digit_location_9_V_1_reg_3781_reg_n_7_[1] ),
        .I5(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[1]_i_7_n_7 ),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[1]_i_4_n_7 ));
  LUT5 #(
    .INIT(32'hFBFBFBAA)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[1]_i_5 
       (.I0(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_14_n_7 ),
        .I1(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[1]_i_8_n_7 ),
        .I2(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[1]_i_9_n_7 ),
        .I3(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[1]_i_10_n_7 ),
        .I4(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[1]_i_11_n_7 ),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[1]_i_5_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBF800000)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[1]_i_6 
       (.I0(digit_location_1_V_fu_6811_p2[1]),
        .I1(\digit_location_12_V_1_reg_3748[7]_i_2_n_7 ),
        .I2(\re_sort_location_las_reg_3891[7]_i_4_n_7 ),
        .I3(digit_location_12_V_1_reg_3748[1]),
        .I4(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_20_n_7 ),
        .I5(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[1]_i_12_n_7 ),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[1]_i_6_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBF800000)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[1]_i_7 
       (.I0(digit_location_1_V_fu_6811_p2[1]),
        .I1(\digit_location_8_V_1_reg_3792[7]_i_2_n_7 ),
        .I2(\re_sort_location_las_reg_3891[7]_i_4_n_7 ),
        .I3(digit_location_8_V_1_reg_3792[1]),
        .I4(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_7_n_7 ),
        .I5(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[1]_i_13_n_7 ),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[1]_i_7_n_7 ));
  LUT6 #(
    .INIT(64'h0000000075557FFF)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[1]_i_8 
       (.I0(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_23_n_7 ),
        .I1(digit_location_1_V_fu_6811_p2[1]),
        .I2(\digit_location_6_V_1_reg_3814[7]_i_2_n_7 ),
        .I3(\re_sort_location_las_reg_3891[7]_i_4_n_7 ),
        .I4(digit_location_6_V_1_reg_3814[1]),
        .I5(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[1]_i_14_n_7 ),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[1]_i_8_n_7 ));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[1]_i_9 
       (.I0(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_25_n_7 ),
        .I1(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_26_n_7 ),
        .I2(digit_location_1_V_fu_6811_p2[1]),
        .I3(\digit_location_7_V_1_reg_3803[7]_i_2_n_7 ),
        .I4(\re_sort_location_las_reg_3891[7]_i_4_n_7 ),
        .I5(digit_location_7_V_1_reg_3803[1]),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[1]_i_9_n_7 ));
  LUT5 #(
    .INIT(32'hEEEFEEEE)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[2]_i_1 
       (.I0(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[2]_i_2_n_7 ),
        .I1(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[2]_i_3_n_7 ),
        .I2(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_6_n_7 ),
        .I3(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[2]_i_4_n_7 ),
        .I4(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[2]_i_5_n_7 ),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[2]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'h00000000FFFFBF80)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[2]_i_10 
       (.I0(digit_location_1_V_fu_6811_p2[2]),
        .I1(\digit_location_1_V_1_reg_3869[7]_i_2_n_7 ),
        .I2(\re_sort_location_las_reg_3891[7]_i_4_n_7 ),
        .I3(digit_location_1_V_1_reg_3869[2]),
        .I4(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_30_n_7 ),
        .I5(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[2]_i_15_n_7 ),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[2]_i_10_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBF800000)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[2]_i_11 
       (.I0(digit_location_1_V_fu_6811_p2[2]),
        .I1(\digit_location_4_V_1_reg_3836[7]_i_2_n_7 ),
        .I2(\re_sort_location_las_reg_3891[7]_i_4_n_7 ),
        .I3(digit_location_4_V_1_reg_3836[2]),
        .I4(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_27_n_7 ),
        .I5(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[2]_i_16_n_7 ),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[2]_i_11_n_7 ));
  LUT5 #(
    .INIT(32'hA8880888)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[2]_i_12 
       (.I0(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_32_n_7 ),
        .I1(digit_location_11_V_1_reg_3759[2]),
        .I2(\re_sort_location_las_reg_3891[7]_i_4_n_7 ),
        .I3(\digit_location_11_V_1_reg_3759[7]_i_2_n_7 ),
        .I4(digit_location_1_V_fu_6811_p2[2]),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[2]_i_12_n_7 ));
  LUT6 #(
    .INIT(64'h45554000FFFFFFFF)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[2]_i_13 
       (.I0(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_33_n_7 ),
        .I1(digit_location_1_V_fu_6811_p2[2]),
        .I2(\digit_location_10_V_1_reg_3770[7]_i_2_n_7 ),
        .I3(\re_sort_location_las_reg_3891[7]_i_4_n_7 ),
        .I4(digit_location_10_V_1_reg_3770[2]),
        .I5(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_14_n_7 ),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[2]_i_13_n_7 ));
  LUT6 #(
    .INIT(64'h1110101000101010)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[2]_i_14 
       (.I0(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_25_n_7 ),
        .I1(i6_0_i_i_reg_3880_reg__0[0]),
        .I2(digit_location_5_V_1_reg_3825[2]),
        .I3(\re_sort_location_las_reg_3891[7]_i_4_n_7 ),
        .I4(\digit_location_5_V_1_reg_3825[7]_i_2_n_7 ),
        .I5(digit_location_1_V_fu_6811_p2[2]),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[2]_i_14_n_7 ));
  LUT6 #(
    .INIT(64'h1030B030FFFFFFFF)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[2]_i_15 
       (.I0(\re_sort_location_las_reg_3891[7]_i_4_n_7 ),
        .I1(digit_location_2_V_1_reg_3858[2]),
        .I2(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_30_n_7 ),
        .I3(\digit_location_2_V_1_reg_3858[7]_i_2_n_7 ),
        .I4(digit_location_1_V_fu_6811_p2[2]),
        .I5(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_34_n_7 ),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[2]_i_15_n_7 ));
  LUT6 #(
    .INIT(64'hBF800000FFFFFFFF)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[2]_i_16 
       (.I0(digit_location_1_V_fu_6811_p2[2]),
        .I1(\digit_location_3_V_1_reg_3847[7]_i_2_n_7 ),
        .I2(\re_sort_location_las_reg_3891[7]_i_4_n_7 ),
        .I3(digit_location_3_V_1_reg_3847[2]),
        .I4(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_28_n_7 ),
        .I5(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_29_n_7 ),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[2]_i_16_n_7 ));
  LUT5 #(
    .INIT(32'hAAA20080)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[2]_i_2 
       (.I0(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_9_n_7 ),
        .I1(\re_sort_location_las_reg_3891[7]_i_4_n_7 ),
        .I2(digit_location_1_V_fu_6811_p2[2]),
        .I3(\digit_location_14_V_2_reg_3726[7]_i_4_n_7 ),
        .I4(digit_location_14_V_2_reg_3726[2]),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[2]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hEFFFEAAAAAAAAAAA)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[2]_i_3 
       (.I0(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[2]_i_6_n_7 ),
        .I1(digit_location_1_V_fu_6811_p2[2]),
        .I2(\digit_location_13_V_1_reg_3737[7]_i_2_n_7 ),
        .I3(\re_sort_location_las_reg_3891[7]_i_4_n_7 ),
        .I4(digit_location_13_V_1_reg_3737[2]),
        .I5(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_11_n_7 ),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[2]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'h0000000075557FFF)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[2]_i_4 
       (.I0(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_7_n_7 ),
        .I1(digit_location_1_V_fu_6811_p2[2]),
        .I2(\digit_location_8_V_1_reg_3792[7]_i_2_n_7 ),
        .I3(\re_sort_location_las_reg_3891[7]_i_4_n_7 ),
        .I4(digit_location_8_V_1_reg_3792[2]),
        .I5(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[2]_i_7_n_7 ),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[2]_i_4_n_7 ));
  LUT5 #(
    .INIT(32'hFBFBFBAA)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[2]_i_5 
       (.I0(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_14_n_7 ),
        .I1(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[2]_i_8_n_7 ),
        .I2(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[2]_i_9_n_7 ),
        .I3(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[2]_i_10_n_7 ),
        .I4(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[2]_i_11_n_7 ),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[2]_i_5_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBF800000)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[2]_i_6 
       (.I0(digit_location_1_V_fu_6811_p2[2]),
        .I1(\digit_location_12_V_1_reg_3748[7]_i_2_n_7 ),
        .I2(\re_sort_location_las_reg_3891[7]_i_4_n_7 ),
        .I3(digit_location_12_V_1_reg_3748[2]),
        .I4(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_20_n_7 ),
        .I5(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[2]_i_12_n_7 ),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[2]_i_6_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBF800000)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[2]_i_7 
       (.I0(digit_location_1_V_fu_6811_p2[2]),
        .I1(\digit_location_9_V_1_reg_3781[7]_i_2_n_7 ),
        .I2(\re_sort_location_las_reg_3891[7]_i_4_n_7 ),
        .I3(\digit_location_9_V_1_reg_3781_reg_n_7_[2] ),
        .I4(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_12_n_7 ),
        .I5(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[2]_i_13_n_7 ),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[2]_i_7_n_7 ));
  LUT6 #(
    .INIT(64'h0000000075557FFF)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[2]_i_8 
       (.I0(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_23_n_7 ),
        .I1(digit_location_1_V_fu_6811_p2[2]),
        .I2(\digit_location_6_V_1_reg_3814[7]_i_2_n_7 ),
        .I3(\re_sort_location_las_reg_3891[7]_i_4_n_7 ),
        .I4(digit_location_6_V_1_reg_3814[2]),
        .I5(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[2]_i_14_n_7 ),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[2]_i_8_n_7 ));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[2]_i_9 
       (.I0(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_25_n_7 ),
        .I1(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_26_n_7 ),
        .I2(digit_location_1_V_fu_6811_p2[2]),
        .I3(\digit_location_7_V_1_reg_3803[7]_i_2_n_7 ),
        .I4(\re_sort_location_las_reg_3891[7]_i_4_n_7 ),
        .I5(digit_location_7_V_1_reg_3803[2]),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[2]_i_9_n_7 ));
  LUT5 #(
    .INIT(32'hEEEFEEEE)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[3]_i_1 
       (.I0(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[3]_i_2_n_7 ),
        .I1(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[3]_i_3_n_7 ),
        .I2(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_6_n_7 ),
        .I3(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[3]_i_4_n_7 ),
        .I4(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[3]_i_5_n_7 ),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[3]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'h00000000FFFFBF80)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[3]_i_10 
       (.I0(digit_location_1_V_fu_6811_p2[3]),
        .I1(\digit_location_1_V_1_reg_3869[7]_i_2_n_7 ),
        .I2(\re_sort_location_las_reg_3891[7]_i_4_n_7 ),
        .I3(digit_location_1_V_1_reg_3869[3]),
        .I4(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_30_n_7 ),
        .I5(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[3]_i_15_n_7 ),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[3]_i_10_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBF800000)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[3]_i_11 
       (.I0(digit_location_1_V_fu_6811_p2[3]),
        .I1(\digit_location_4_V_1_reg_3836[7]_i_2_n_7 ),
        .I2(\re_sort_location_las_reg_3891[7]_i_4_n_7 ),
        .I3(digit_location_4_V_1_reg_3836[3]),
        .I4(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_27_n_7 ),
        .I5(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[3]_i_16_n_7 ),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[3]_i_11_n_7 ));
  LUT5 #(
    .INIT(32'hA8880888)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[3]_i_12 
       (.I0(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_32_n_7 ),
        .I1(digit_location_11_V_1_reg_3759[3]),
        .I2(\re_sort_location_las_reg_3891[7]_i_4_n_7 ),
        .I3(\digit_location_11_V_1_reg_3759[7]_i_2_n_7 ),
        .I4(digit_location_1_V_fu_6811_p2[3]),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[3]_i_12_n_7 ));
  LUT6 #(
    .INIT(64'h45554000FFFFFFFF)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[3]_i_13 
       (.I0(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_33_n_7 ),
        .I1(digit_location_1_V_fu_6811_p2[3]),
        .I2(\digit_location_10_V_1_reg_3770[7]_i_2_n_7 ),
        .I3(\re_sort_location_las_reg_3891[7]_i_4_n_7 ),
        .I4(digit_location_10_V_1_reg_3770[3]),
        .I5(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_14_n_7 ),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[3]_i_13_n_7 ));
  LUT6 #(
    .INIT(64'h1110101000101010)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[3]_i_14 
       (.I0(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_25_n_7 ),
        .I1(i6_0_i_i_reg_3880_reg__0[0]),
        .I2(digit_location_5_V_1_reg_3825[3]),
        .I3(\re_sort_location_las_reg_3891[7]_i_4_n_7 ),
        .I4(\digit_location_5_V_1_reg_3825[7]_i_2_n_7 ),
        .I5(digit_location_1_V_fu_6811_p2[3]),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[3]_i_14_n_7 ));
  LUT6 #(
    .INIT(64'h1030B030FFFFFFFF)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[3]_i_15 
       (.I0(\re_sort_location_las_reg_3891[7]_i_4_n_7 ),
        .I1(digit_location_2_V_1_reg_3858[3]),
        .I2(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_30_n_7 ),
        .I3(\digit_location_2_V_1_reg_3858[7]_i_2_n_7 ),
        .I4(digit_location_1_V_fu_6811_p2[3]),
        .I5(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_34_n_7 ),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[3]_i_15_n_7 ));
  LUT6 #(
    .INIT(64'hBF800000FFFFFFFF)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[3]_i_16 
       (.I0(digit_location_1_V_fu_6811_p2[3]),
        .I1(\digit_location_3_V_1_reg_3847[7]_i_2_n_7 ),
        .I2(\re_sort_location_las_reg_3891[7]_i_4_n_7 ),
        .I3(digit_location_3_V_1_reg_3847[3]),
        .I4(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_28_n_7 ),
        .I5(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_29_n_7 ),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[3]_i_16_n_7 ));
  LUT5 #(
    .INIT(32'hAAA20080)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[3]_i_2 
       (.I0(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_9_n_7 ),
        .I1(\re_sort_location_las_reg_3891[7]_i_4_n_7 ),
        .I2(digit_location_1_V_fu_6811_p2[3]),
        .I3(\digit_location_14_V_2_reg_3726[7]_i_4_n_7 ),
        .I4(digit_location_14_V_2_reg_3726[3]),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[3]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hEFFFEAAAAAAAAAAA)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[3]_i_3 
       (.I0(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[3]_i_6_n_7 ),
        .I1(digit_location_1_V_fu_6811_p2[3]),
        .I2(\digit_location_13_V_1_reg_3737[7]_i_2_n_7 ),
        .I3(\re_sort_location_las_reg_3891[7]_i_4_n_7 ),
        .I4(digit_location_13_V_1_reg_3737[3]),
        .I5(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_11_n_7 ),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[3]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'h0000000075557FFF)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[3]_i_4 
       (.I0(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_7_n_7 ),
        .I1(digit_location_1_V_fu_6811_p2[3]),
        .I2(\digit_location_8_V_1_reg_3792[7]_i_2_n_7 ),
        .I3(\re_sort_location_las_reg_3891[7]_i_4_n_7 ),
        .I4(digit_location_8_V_1_reg_3792[3]),
        .I5(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[3]_i_7_n_7 ),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[3]_i_4_n_7 ));
  LUT5 #(
    .INIT(32'hFBFBFBAA)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[3]_i_5 
       (.I0(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_14_n_7 ),
        .I1(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[3]_i_8_n_7 ),
        .I2(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[3]_i_9_n_7 ),
        .I3(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[3]_i_10_n_7 ),
        .I4(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[3]_i_11_n_7 ),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[3]_i_5_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBF800000)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[3]_i_6 
       (.I0(digit_location_1_V_fu_6811_p2[3]),
        .I1(\digit_location_12_V_1_reg_3748[7]_i_2_n_7 ),
        .I2(\re_sort_location_las_reg_3891[7]_i_4_n_7 ),
        .I3(digit_location_12_V_1_reg_3748[3]),
        .I4(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_20_n_7 ),
        .I5(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[3]_i_12_n_7 ),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[3]_i_6_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBF800000)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[3]_i_7 
       (.I0(digit_location_1_V_fu_6811_p2[3]),
        .I1(\digit_location_9_V_1_reg_3781[7]_i_2_n_7 ),
        .I2(\re_sort_location_las_reg_3891[7]_i_4_n_7 ),
        .I3(\digit_location_9_V_1_reg_3781_reg_n_7_[3] ),
        .I4(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_12_n_7 ),
        .I5(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[3]_i_13_n_7 ),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[3]_i_7_n_7 ));
  LUT6 #(
    .INIT(64'h0000000075557FFF)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[3]_i_8 
       (.I0(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_23_n_7 ),
        .I1(digit_location_1_V_fu_6811_p2[3]),
        .I2(\digit_location_6_V_1_reg_3814[7]_i_2_n_7 ),
        .I3(\re_sort_location_las_reg_3891[7]_i_4_n_7 ),
        .I4(digit_location_6_V_1_reg_3814[3]),
        .I5(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[3]_i_14_n_7 ),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[3]_i_8_n_7 ));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[3]_i_9 
       (.I0(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_25_n_7 ),
        .I1(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_26_n_7 ),
        .I2(digit_location_1_V_fu_6811_p2[3]),
        .I3(\digit_location_7_V_1_reg_3803[7]_i_2_n_7 ),
        .I4(\re_sort_location_las_reg_3891[7]_i_4_n_7 ),
        .I5(digit_location_7_V_1_reg_3803[3]),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[3]_i_9_n_7 ));
  LUT5 #(
    .INIT(32'hEEEFEEEE)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[4]_i_1 
       (.I0(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[4]_i_2_n_7 ),
        .I1(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[4]_i_3_n_7 ),
        .I2(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_6_n_7 ),
        .I3(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[4]_i_4_n_7 ),
        .I4(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[4]_i_5_n_7 ),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[4]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'h00000000FFFFBF80)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[4]_i_10 
       (.I0(digit_location_1_V_fu_6811_p2[4]),
        .I1(\digit_location_1_V_1_reg_3869[7]_i_2_n_7 ),
        .I2(\re_sort_location_las_reg_3891[7]_i_4_n_7 ),
        .I3(digit_location_1_V_1_reg_3869[4]),
        .I4(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_30_n_7 ),
        .I5(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[4]_i_15_n_7 ),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[4]_i_10_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBF800000)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[4]_i_11 
       (.I0(digit_location_1_V_fu_6811_p2[4]),
        .I1(\digit_location_4_V_1_reg_3836[7]_i_2_n_7 ),
        .I2(\re_sort_location_las_reg_3891[7]_i_4_n_7 ),
        .I3(digit_location_4_V_1_reg_3836[4]),
        .I4(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_27_n_7 ),
        .I5(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[4]_i_16_n_7 ),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[4]_i_11_n_7 ));
  LUT5 #(
    .INIT(32'hA8880888)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[4]_i_12 
       (.I0(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_32_n_7 ),
        .I1(digit_location_11_V_1_reg_3759[4]),
        .I2(\re_sort_location_las_reg_3891[7]_i_4_n_7 ),
        .I3(\digit_location_11_V_1_reg_3759[7]_i_2_n_7 ),
        .I4(digit_location_1_V_fu_6811_p2[4]),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[4]_i_12_n_7 ));
  LUT6 #(
    .INIT(64'h45554000FFFFFFFF)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[4]_i_13 
       (.I0(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_33_n_7 ),
        .I1(digit_location_1_V_fu_6811_p2[4]),
        .I2(\digit_location_10_V_1_reg_3770[7]_i_2_n_7 ),
        .I3(\re_sort_location_las_reg_3891[7]_i_4_n_7 ),
        .I4(digit_location_10_V_1_reg_3770[4]),
        .I5(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_14_n_7 ),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[4]_i_13_n_7 ));
  LUT6 #(
    .INIT(64'h1110101000101010)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[4]_i_14 
       (.I0(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_25_n_7 ),
        .I1(i6_0_i_i_reg_3880_reg__0[0]),
        .I2(digit_location_5_V_1_reg_3825[4]),
        .I3(\re_sort_location_las_reg_3891[7]_i_4_n_7 ),
        .I4(\digit_location_5_V_1_reg_3825[7]_i_2_n_7 ),
        .I5(digit_location_1_V_fu_6811_p2[4]),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[4]_i_14_n_7 ));
  LUT6 #(
    .INIT(64'h1030B030FFFFFFFF)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[4]_i_15 
       (.I0(\re_sort_location_las_reg_3891[7]_i_4_n_7 ),
        .I1(digit_location_2_V_1_reg_3858[4]),
        .I2(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_30_n_7 ),
        .I3(\digit_location_2_V_1_reg_3858[7]_i_2_n_7 ),
        .I4(digit_location_1_V_fu_6811_p2[4]),
        .I5(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_34_n_7 ),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[4]_i_15_n_7 ));
  LUT6 #(
    .INIT(64'hBF800000FFFFFFFF)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[4]_i_16 
       (.I0(digit_location_1_V_fu_6811_p2[4]),
        .I1(\digit_location_3_V_1_reg_3847[7]_i_2_n_7 ),
        .I2(\re_sort_location_las_reg_3891[7]_i_4_n_7 ),
        .I3(digit_location_3_V_1_reg_3847[4]),
        .I4(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_28_n_7 ),
        .I5(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_29_n_7 ),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[4]_i_16_n_7 ));
  LUT5 #(
    .INIT(32'hAAA20080)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[4]_i_2 
       (.I0(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_9_n_7 ),
        .I1(\re_sort_location_las_reg_3891[7]_i_4_n_7 ),
        .I2(digit_location_1_V_fu_6811_p2[4]),
        .I3(\digit_location_14_V_2_reg_3726[7]_i_4_n_7 ),
        .I4(digit_location_14_V_2_reg_3726[4]),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[4]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hEFFFEAAAAAAAAAAA)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[4]_i_3 
       (.I0(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[4]_i_6_n_7 ),
        .I1(digit_location_1_V_fu_6811_p2[4]),
        .I2(\digit_location_13_V_1_reg_3737[7]_i_2_n_7 ),
        .I3(\re_sort_location_las_reg_3891[7]_i_4_n_7 ),
        .I4(digit_location_13_V_1_reg_3737[4]),
        .I5(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_11_n_7 ),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[4]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'h0000000075557FFF)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[4]_i_4 
       (.I0(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_7_n_7 ),
        .I1(digit_location_1_V_fu_6811_p2[4]),
        .I2(\digit_location_8_V_1_reg_3792[7]_i_2_n_7 ),
        .I3(\re_sort_location_las_reg_3891[7]_i_4_n_7 ),
        .I4(digit_location_8_V_1_reg_3792[4]),
        .I5(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[4]_i_7_n_7 ),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[4]_i_4_n_7 ));
  LUT5 #(
    .INIT(32'hFBFBFBAA)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[4]_i_5 
       (.I0(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_14_n_7 ),
        .I1(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[4]_i_8_n_7 ),
        .I2(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[4]_i_9_n_7 ),
        .I3(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[4]_i_10_n_7 ),
        .I4(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[4]_i_11_n_7 ),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[4]_i_5_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBF800000)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[4]_i_6 
       (.I0(digit_location_1_V_fu_6811_p2[4]),
        .I1(\digit_location_12_V_1_reg_3748[7]_i_2_n_7 ),
        .I2(\re_sort_location_las_reg_3891[7]_i_4_n_7 ),
        .I3(digit_location_12_V_1_reg_3748[4]),
        .I4(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_20_n_7 ),
        .I5(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[4]_i_12_n_7 ),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[4]_i_6_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBF800000)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[4]_i_7 
       (.I0(digit_location_1_V_fu_6811_p2[4]),
        .I1(\digit_location_9_V_1_reg_3781[7]_i_2_n_7 ),
        .I2(\re_sort_location_las_reg_3891[7]_i_4_n_7 ),
        .I3(\digit_location_9_V_1_reg_3781_reg_n_7_[4] ),
        .I4(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_12_n_7 ),
        .I5(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[4]_i_13_n_7 ),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[4]_i_7_n_7 ));
  LUT6 #(
    .INIT(64'h0000000075557FFF)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[4]_i_8 
       (.I0(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_23_n_7 ),
        .I1(digit_location_1_V_fu_6811_p2[4]),
        .I2(\digit_location_6_V_1_reg_3814[7]_i_2_n_7 ),
        .I3(\re_sort_location_las_reg_3891[7]_i_4_n_7 ),
        .I4(digit_location_6_V_1_reg_3814[4]),
        .I5(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[4]_i_14_n_7 ),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[4]_i_8_n_7 ));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[4]_i_9 
       (.I0(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_25_n_7 ),
        .I1(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_26_n_7 ),
        .I2(digit_location_1_V_fu_6811_p2[4]),
        .I3(\digit_location_7_V_1_reg_3803[7]_i_2_n_7 ),
        .I4(\re_sort_location_las_reg_3891[7]_i_4_n_7 ),
        .I5(digit_location_7_V_1_reg_3803[4]),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[4]_i_9_n_7 ));
  LUT5 #(
    .INIT(32'hEEEFEEEE)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_1 
       (.I0(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_2_n_7 ),
        .I1(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_3_n_7 ),
        .I2(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_6_n_7 ),
        .I3(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_4_n_7 ),
        .I4(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_5_n_7 ),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_10 
       (.I0(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_25_n_7 ),
        .I1(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_26_n_7 ),
        .I2(digit_location_1_V_fu_6811_p2[5]),
        .I3(\digit_location_7_V_1_reg_3803[7]_i_2_n_7 ),
        .I4(\re_sort_location_las_reg_3891[7]_i_4_n_7 ),
        .I5(digit_location_7_V_1_reg_3803[5]),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_10_n_7 ));
  LUT6 #(
    .INIT(64'h00000000FFFFBF80)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_11 
       (.I0(digit_location_1_V_fu_6811_p2[5]),
        .I1(\digit_location_1_V_1_reg_3869[7]_i_2_n_7 ),
        .I2(\re_sort_location_las_reg_3891[7]_i_4_n_7 ),
        .I3(digit_location_1_V_1_reg_3869[5]),
        .I4(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_30_n_7 ),
        .I5(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_16_n_7 ),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_11_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBF800000)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_12 
       (.I0(digit_location_1_V_fu_6811_p2[5]),
        .I1(\digit_location_4_V_1_reg_3836[7]_i_2_n_7 ),
        .I2(\re_sort_location_las_reg_3891[7]_i_4_n_7 ),
        .I3(digit_location_4_V_1_reg_3836[5]),
        .I4(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_27_n_7 ),
        .I5(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_17_n_7 ),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_12_n_7 ));
  LUT5 #(
    .INIT(32'hA8880888)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_13 
       (.I0(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_32_n_7 ),
        .I1(digit_location_11_V_1_reg_3759[5]),
        .I2(\re_sort_location_las_reg_3891[7]_i_4_n_7 ),
        .I3(\digit_location_11_V_1_reg_3759[7]_i_2_n_7 ),
        .I4(digit_location_1_V_fu_6811_p2[5]),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_13_n_7 ));
  LUT6 #(
    .INIT(64'h45554000FFFFFFFF)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_14 
       (.I0(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_33_n_7 ),
        .I1(digit_location_1_V_fu_6811_p2[5]),
        .I2(\digit_location_10_V_1_reg_3770[7]_i_2_n_7 ),
        .I3(\re_sort_location_las_reg_3891[7]_i_4_n_7 ),
        .I4(digit_location_10_V_1_reg_3770[5]),
        .I5(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_14_n_7 ),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_14_n_7 ));
  LUT6 #(
    .INIT(64'h1110101000101010)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_15 
       (.I0(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_25_n_7 ),
        .I1(i6_0_i_i_reg_3880_reg__0[0]),
        .I2(digit_location_5_V_1_reg_3825[5]),
        .I3(\re_sort_location_las_reg_3891[7]_i_4_n_7 ),
        .I4(\digit_location_5_V_1_reg_3825[7]_i_2_n_7 ),
        .I5(digit_location_1_V_fu_6811_p2[5]),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_15_n_7 ));
  LUT6 #(
    .INIT(64'h1030B030FFFFFFFF)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_16 
       (.I0(\re_sort_location_las_reg_3891[7]_i_4_n_7 ),
        .I1(digit_location_2_V_1_reg_3858[5]),
        .I2(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_30_n_7 ),
        .I3(\digit_location_2_V_1_reg_3858[7]_i_2_n_7 ),
        .I4(digit_location_1_V_fu_6811_p2[5]),
        .I5(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_34_n_7 ),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_16_n_7 ));
  LUT6 #(
    .INIT(64'hBF800000FFFFFFFF)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_17 
       (.I0(digit_location_1_V_fu_6811_p2[5]),
        .I1(\digit_location_3_V_1_reg_3847[7]_i_2_n_7 ),
        .I2(\re_sort_location_las_reg_3891[7]_i_4_n_7 ),
        .I3(digit_location_3_V_1_reg_3847[5]),
        .I4(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_28_n_7 ),
        .I5(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_29_n_7 ),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_17_n_7 ));
  LUT5 #(
    .INIT(32'hAAA20080)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_2 
       (.I0(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_9_n_7 ),
        .I1(\re_sort_location_las_reg_3891[7]_i_4_n_7 ),
        .I2(digit_location_1_V_fu_6811_p2[5]),
        .I3(\digit_location_14_V_2_reg_3726[7]_i_4_n_7 ),
        .I4(digit_location_14_V_2_reg_3726[5]),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hEFFFEAAAAAAAAAAA)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_3 
       (.I0(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_6_n_7 ),
        .I1(digit_location_1_V_fu_6811_p2[5]),
        .I2(\digit_location_13_V_1_reg_3737[7]_i_2_n_7 ),
        .I3(\re_sort_location_las_reg_3891[7]_i_4_n_7 ),
        .I4(digit_location_13_V_1_reg_3737[5]),
        .I5(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_11_n_7 ),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'h0000000075557FFF)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_4 
       (.I0(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_7_n_7 ),
        .I1(digit_location_1_V_fu_6811_p2[5]),
        .I2(\digit_location_8_V_1_reg_3792[7]_i_2_n_7 ),
        .I3(\re_sort_location_las_reg_3891[7]_i_4_n_7 ),
        .I4(digit_location_8_V_1_reg_3792[5]),
        .I5(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_8_n_7 ),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_4_n_7 ));
  LUT5 #(
    .INIT(32'hFBFBFBAA)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_5 
       (.I0(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_14_n_7 ),
        .I1(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_9_n_7 ),
        .I2(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_10_n_7 ),
        .I3(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_11_n_7 ),
        .I4(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_12_n_7 ),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_5_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBF800000)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_6 
       (.I0(digit_location_1_V_fu_6811_p2[5]),
        .I1(\digit_location_12_V_1_reg_3748[7]_i_2_n_7 ),
        .I2(\re_sort_location_las_reg_3891[7]_i_4_n_7 ),
        .I3(digit_location_12_V_1_reg_3748[5]),
        .I4(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_20_n_7 ),
        .I5(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_13_n_7 ),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_6_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_7 
       (.I0(i6_0_i_i_reg_3880_reg__0[1]),
        .I1(i6_0_i_i_reg_3880_reg__0[0]),
        .I2(i6_0_i_i_reg_3880_reg__0[3]),
        .I3(i6_0_i_i_reg_3880_reg__0[2]),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_7_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBF800000)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_8 
       (.I0(digit_location_1_V_fu_6811_p2[5]),
        .I1(\digit_location_9_V_1_reg_3781[7]_i_2_n_7 ),
        .I2(\re_sort_location_las_reg_3891[7]_i_4_n_7 ),
        .I3(\digit_location_9_V_1_reg_3781_reg_n_7_[5] ),
        .I4(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_12_n_7 ),
        .I5(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_14_n_7 ),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_8_n_7 ));
  LUT6 #(
    .INIT(64'h0000000075557FFF)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_9 
       (.I0(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_23_n_7 ),
        .I1(digit_location_1_V_fu_6811_p2[5]),
        .I2(\digit_location_6_V_1_reg_3814[7]_i_2_n_7 ),
        .I3(\re_sort_location_las_reg_3891[7]_i_4_n_7 ),
        .I4(digit_location_6_V_1_reg_3814[5]),
        .I5(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_15_n_7 ),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_9_n_7 ));
  LUT5 #(
    .INIT(32'hEEEFEEEE)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[6]_i_1 
       (.I0(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[6]_i_2_n_7 ),
        .I1(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[6]_i_3_n_7 ),
        .I2(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_6_n_7 ),
        .I3(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[6]_i_4_n_7 ),
        .I4(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[6]_i_5_n_7 ),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[6]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'h00000000FFFFBF80)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[6]_i_10 
       (.I0(digit_location_1_V_fu_6811_p2[6]),
        .I1(\digit_location_1_V_1_reg_3869[7]_i_2_n_7 ),
        .I2(\re_sort_location_las_reg_3891[7]_i_4_n_7 ),
        .I3(digit_location_1_V_1_reg_3869[6]),
        .I4(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_30_n_7 ),
        .I5(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[6]_i_15_n_7 ),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[6]_i_10_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBF800000)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[6]_i_11 
       (.I0(digit_location_1_V_fu_6811_p2[6]),
        .I1(\digit_location_4_V_1_reg_3836[7]_i_2_n_7 ),
        .I2(\re_sort_location_las_reg_3891[7]_i_4_n_7 ),
        .I3(digit_location_4_V_1_reg_3836[6]),
        .I4(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_27_n_7 ),
        .I5(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[6]_i_16_n_7 ),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[6]_i_11_n_7 ));
  LUT5 #(
    .INIT(32'hA8880888)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[6]_i_12 
       (.I0(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_32_n_7 ),
        .I1(digit_location_11_V_1_reg_3759[6]),
        .I2(\re_sort_location_las_reg_3891[7]_i_4_n_7 ),
        .I3(\digit_location_11_V_1_reg_3759[7]_i_2_n_7 ),
        .I4(digit_location_1_V_fu_6811_p2[6]),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[6]_i_12_n_7 ));
  LUT6 #(
    .INIT(64'h45554000FFFFFFFF)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[6]_i_13 
       (.I0(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_33_n_7 ),
        .I1(digit_location_1_V_fu_6811_p2[6]),
        .I2(\digit_location_10_V_1_reg_3770[7]_i_2_n_7 ),
        .I3(\re_sort_location_las_reg_3891[7]_i_4_n_7 ),
        .I4(digit_location_10_V_1_reg_3770[6]),
        .I5(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_14_n_7 ),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[6]_i_13_n_7 ));
  LUT6 #(
    .INIT(64'h1110101000101010)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[6]_i_14 
       (.I0(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_25_n_7 ),
        .I1(i6_0_i_i_reg_3880_reg__0[0]),
        .I2(digit_location_5_V_1_reg_3825[6]),
        .I3(\re_sort_location_las_reg_3891[7]_i_4_n_7 ),
        .I4(\digit_location_5_V_1_reg_3825[7]_i_2_n_7 ),
        .I5(digit_location_1_V_fu_6811_p2[6]),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[6]_i_14_n_7 ));
  LUT6 #(
    .INIT(64'h1030B030FFFFFFFF)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[6]_i_15 
       (.I0(\re_sort_location_las_reg_3891[7]_i_4_n_7 ),
        .I1(digit_location_2_V_1_reg_3858[6]),
        .I2(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_30_n_7 ),
        .I3(\digit_location_2_V_1_reg_3858[7]_i_2_n_7 ),
        .I4(digit_location_1_V_fu_6811_p2[6]),
        .I5(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_34_n_7 ),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[6]_i_15_n_7 ));
  LUT6 #(
    .INIT(64'hBF800000FFFFFFFF)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[6]_i_16 
       (.I0(digit_location_1_V_fu_6811_p2[6]),
        .I1(\digit_location_3_V_1_reg_3847[7]_i_2_n_7 ),
        .I2(\re_sort_location_las_reg_3891[7]_i_4_n_7 ),
        .I3(digit_location_3_V_1_reg_3847[6]),
        .I4(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_28_n_7 ),
        .I5(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_29_n_7 ),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[6]_i_16_n_7 ));
  LUT5 #(
    .INIT(32'hAAA20080)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[6]_i_2 
       (.I0(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_9_n_7 ),
        .I1(\re_sort_location_las_reg_3891[7]_i_4_n_7 ),
        .I2(digit_location_1_V_fu_6811_p2[6]),
        .I3(\digit_location_14_V_2_reg_3726[7]_i_4_n_7 ),
        .I4(digit_location_14_V_2_reg_3726[6]),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[6]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hEFFFEAAAAAAAAAAA)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[6]_i_3 
       (.I0(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[6]_i_6_n_7 ),
        .I1(digit_location_1_V_fu_6811_p2[6]),
        .I2(\digit_location_13_V_1_reg_3737[7]_i_2_n_7 ),
        .I3(\re_sort_location_las_reg_3891[7]_i_4_n_7 ),
        .I4(digit_location_13_V_1_reg_3737[6]),
        .I5(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_11_n_7 ),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[6]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'h0000000075557FFF)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[6]_i_4 
       (.I0(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_12_n_7 ),
        .I1(digit_location_1_V_fu_6811_p2[6]),
        .I2(\digit_location_9_V_1_reg_3781[7]_i_2_n_7 ),
        .I3(\re_sort_location_las_reg_3891[7]_i_4_n_7 ),
        .I4(\digit_location_9_V_1_reg_3781_reg_n_7_[6] ),
        .I5(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[6]_i_7_n_7 ),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[6]_i_4_n_7 ));
  LUT5 #(
    .INIT(32'hFBFBFBAA)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[6]_i_5 
       (.I0(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_14_n_7 ),
        .I1(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[6]_i_8_n_7 ),
        .I2(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[6]_i_9_n_7 ),
        .I3(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[6]_i_10_n_7 ),
        .I4(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[6]_i_11_n_7 ),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[6]_i_5_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBF800000)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[6]_i_6 
       (.I0(digit_location_1_V_fu_6811_p2[6]),
        .I1(\digit_location_12_V_1_reg_3748[7]_i_2_n_7 ),
        .I2(\re_sort_location_las_reg_3891[7]_i_4_n_7 ),
        .I3(digit_location_12_V_1_reg_3748[6]),
        .I4(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_20_n_7 ),
        .I5(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[6]_i_12_n_7 ),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[6]_i_6_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBF800000)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[6]_i_7 
       (.I0(digit_location_1_V_fu_6811_p2[6]),
        .I1(\digit_location_8_V_1_reg_3792[7]_i_2_n_7 ),
        .I2(\re_sort_location_las_reg_3891[7]_i_4_n_7 ),
        .I3(digit_location_8_V_1_reg_3792[6]),
        .I4(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_7_n_7 ),
        .I5(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[6]_i_13_n_7 ),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[6]_i_7_n_7 ));
  LUT6 #(
    .INIT(64'h0000000075557FFF)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[6]_i_8 
       (.I0(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_23_n_7 ),
        .I1(digit_location_1_V_fu_6811_p2[6]),
        .I2(\digit_location_6_V_1_reg_3814[7]_i_2_n_7 ),
        .I3(\re_sort_location_las_reg_3891[7]_i_4_n_7 ),
        .I4(digit_location_6_V_1_reg_3814[6]),
        .I5(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[6]_i_14_n_7 ),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[6]_i_8_n_7 ));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[6]_i_9 
       (.I0(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_25_n_7 ),
        .I1(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_26_n_7 ),
        .I2(digit_location_1_V_fu_6811_p2[6]),
        .I3(\digit_location_7_V_1_reg_3803[7]_i_2_n_7 ),
        .I4(\re_sort_location_las_reg_3891[7]_i_4_n_7 ),
        .I5(digit_location_7_V_1_reg_3803[6]),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[6]_i_9_n_7 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_1 
       (.I0(ap_enable_reg_pp3_iter0),
        .I1(ap_CS_fsm_pp3_stage0),
        .I2(i6_0_i_i_reg_3880_reg__0[0]),
        .I3(i6_0_i_i_reg_3880_reg__0[1]),
        .I4(i6_0_i_i_reg_3880_reg__0[2]),
        .I5(i6_0_i_i_reg_3880_reg__0[3]),
        .O(ap_phi_reg_pp3_iter1_phi_ln215_reg_3902));
  LUT6 #(
    .INIT(64'hFFFFFFFFBF800000)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_10 
       (.I0(digit_location_1_V_fu_6811_p2[7]),
        .I1(\digit_location_12_V_1_reg_3748[7]_i_2_n_7 ),
        .I2(\re_sort_location_las_reg_3891[7]_i_4_n_7 ),
        .I3(digit_location_12_V_1_reg_3748[7]),
        .I4(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_20_n_7 ),
        .I5(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_21_n_7 ),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_10_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_11 
       (.I0(i6_0_i_i_reg_3880_reg__0[3]),
        .I1(i6_0_i_i_reg_3880_reg__0[2]),
        .I2(i6_0_i_i_reg_3880_reg__0[0]),
        .I3(i6_0_i_i_reg_3880_reg__0[1]),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_11_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_12 
       (.I0(i6_0_i_i_reg_3880_reg__0[0]),
        .I1(i6_0_i_i_reg_3880_reg__0[1]),
        .I2(i6_0_i_i_reg_3880_reg__0[3]),
        .I3(i6_0_i_i_reg_3880_reg__0[2]),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_12_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBF800000)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_13 
       (.I0(digit_location_1_V_fu_6811_p2[7]),
        .I1(\digit_location_8_V_1_reg_3792[7]_i_2_n_7 ),
        .I2(\re_sort_location_las_reg_3891[7]_i_4_n_7 ),
        .I3(digit_location_8_V_1_reg_3792[7]),
        .I4(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_7_n_7 ),
        .I5(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_22_n_7 ),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_13_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_14 
       (.I0(i6_0_i_i_reg_3880_reg__0[1]),
        .I1(i6_0_i_i_reg_3880_reg__0[0]),
        .I2(i6_0_i_i_reg_3880_reg__0[3]),
        .I3(i6_0_i_i_reg_3880_reg__0[2]),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_14_n_7 ));
  LUT6 #(
    .INIT(64'h0000000075557FFF)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_15 
       (.I0(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_23_n_7 ),
        .I1(digit_location_1_V_fu_6811_p2[7]),
        .I2(\digit_location_6_V_1_reg_3814[7]_i_2_n_7 ),
        .I3(\re_sort_location_las_reg_3891[7]_i_4_n_7 ),
        .I4(digit_location_6_V_1_reg_3814[7]),
        .I5(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_24_n_7 ),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_15_n_7 ));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_16 
       (.I0(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_25_n_7 ),
        .I1(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_26_n_7 ),
        .I2(digit_location_1_V_fu_6811_p2[7]),
        .I3(\digit_location_7_V_1_reg_3803[7]_i_2_n_7 ),
        .I4(\re_sort_location_las_reg_3891[7]_i_4_n_7 ),
        .I5(digit_location_7_V_1_reg_3803[7]),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_16_n_7 ));
  LUT5 #(
    .INIT(32'hA8880888)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_17 
       (.I0(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_27_n_7 ),
        .I1(digit_location_4_V_1_reg_3836[7]),
        .I2(\re_sort_location_las_reg_3891[7]_i_4_n_7 ),
        .I3(\digit_location_4_V_1_reg_3836[7]_i_2_n_7 ),
        .I4(digit_location_1_V_fu_6811_p2[7]),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_17_n_7 ));
  LUT6 #(
    .INIT(64'hBF800000FFFFFFFF)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_18 
       (.I0(digit_location_1_V_fu_6811_p2[7]),
        .I1(\digit_location_3_V_1_reg_3847[7]_i_2_n_7 ),
        .I2(\re_sort_location_las_reg_3891[7]_i_4_n_7 ),
        .I3(digit_location_3_V_1_reg_3847[7]),
        .I4(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_28_n_7 ),
        .I5(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_29_n_7 ),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_18_n_7 ));
  LUT6 #(
    .INIT(64'h00000000FEFABAFA)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_19 
       (.I0(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_30_n_7 ),
        .I1(\re_sort_location_las_reg_3891[7]_i_4_n_7 ),
        .I2(digit_location_1_V_1_reg_3869[7]),
        .I3(\digit_location_1_V_1_reg_3869[7]_i_2_n_7 ),
        .I4(digit_location_1_V_fu_6811_p2[7]),
        .I5(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_31_n_7 ),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_19_n_7 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_2 
       (.I0(ap_CS_fsm_pp3_stage0),
        .I1(ap_enable_reg_pp3_iter0),
        .O(ap_condition_428));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_20 
       (.I0(i6_0_i_i_reg_3880_reg__0[3]),
        .I1(i6_0_i_i_reg_3880_reg__0[2]),
        .I2(i6_0_i_i_reg_3880_reg__0[1]),
        .I3(i6_0_i_i_reg_3880_reg__0[0]),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_20_n_7 ));
  LUT5 #(
    .INIT(32'hA8880888)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_21 
       (.I0(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_32_n_7 ),
        .I1(digit_location_11_V_1_reg_3759[7]),
        .I2(\re_sort_location_las_reg_3891[7]_i_4_n_7 ),
        .I3(\digit_location_11_V_1_reg_3759[7]_i_2_n_7 ),
        .I4(digit_location_1_V_fu_6811_p2[7]),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_21_n_7 ));
  LUT6 #(
    .INIT(64'h45554000FFFFFFFF)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_22 
       (.I0(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_33_n_7 ),
        .I1(digit_location_1_V_fu_6811_p2[7]),
        .I2(\digit_location_10_V_1_reg_3770[7]_i_2_n_7 ),
        .I3(\re_sort_location_las_reg_3891[7]_i_4_n_7 ),
        .I4(digit_location_10_V_1_reg_3770[7]),
        .I5(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_14_n_7 ),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_22_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_23 
       (.I0(i6_0_i_i_reg_3880_reg__0[1]),
        .I1(i6_0_i_i_reg_3880_reg__0[0]),
        .I2(i6_0_i_i_reg_3880_reg__0[2]),
        .I3(i6_0_i_i_reg_3880_reg__0[3]),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_23_n_7 ));
  LUT6 #(
    .INIT(64'h1110101000101010)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_24 
       (.I0(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_25_n_7 ),
        .I1(i6_0_i_i_reg_3880_reg__0[0]),
        .I2(digit_location_5_V_1_reg_3825[7]),
        .I3(\re_sort_location_las_reg_3891[7]_i_4_n_7 ),
        .I4(\digit_location_5_V_1_reg_3825[7]_i_2_n_7 ),
        .I5(digit_location_1_V_fu_6811_p2[7]),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_24_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair535" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_25 
       (.I0(i6_0_i_i_reg_3880_reg__0[2]),
        .I1(i6_0_i_i_reg_3880_reg__0[3]),
        .I2(i6_0_i_i_reg_3880_reg__0[1]),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_25_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_26 
       (.I0(i6_0_i_i_reg_3880_reg__0[3]),
        .I1(i6_0_i_i_reg_3880_reg__0[2]),
        .I2(i6_0_i_i_reg_3880_reg__0[1]),
        .I3(i6_0_i_i_reg_3880_reg__0[0]),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_26_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_27 
       (.I0(i6_0_i_i_reg_3880_reg__0[1]),
        .I1(i6_0_i_i_reg_3880_reg__0[0]),
        .I2(i6_0_i_i_reg_3880_reg__0[2]),
        .I3(i6_0_i_i_reg_3880_reg__0[3]),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_27_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_28 
       (.I0(i6_0_i_i_reg_3880_reg__0[1]),
        .I1(i6_0_i_i_reg_3880_reg__0[0]),
        .I2(i6_0_i_i_reg_3880_reg__0[2]),
        .I3(i6_0_i_i_reg_3880_reg__0[3]),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_28_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT4 #(
    .INIT(16'hFE3F)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_29 
       (.I0(i6_0_i_i_reg_3880_reg__0[0]),
        .I1(i6_0_i_i_reg_3880_reg__0[1]),
        .I2(i6_0_i_i_reg_3880_reg__0[2]),
        .I3(i6_0_i_i_reg_3880_reg__0[3]),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_29_n_7 ));
  LUT5 #(
    .INIT(32'hEEEFEEEE)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_3 
       (.I0(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_4_n_7 ),
        .I1(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_5_n_7 ),
        .I2(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_6_n_7 ),
        .I3(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_7_n_7 ),
        .I4(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_8_n_7 ),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_3_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_30 
       (.I0(i6_0_i_i_reg_3880_reg__0[3]),
        .I1(i6_0_i_i_reg_3880_reg__0[2]),
        .I2(i6_0_i_i_reg_3880_reg__0[1]),
        .I3(i6_0_i_i_reg_3880_reg__0[0]),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_30_n_7 ));
  LUT6 #(
    .INIT(64'h1030B030FFFFFFFF)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_31 
       (.I0(\re_sort_location_las_reg_3891[7]_i_4_n_7 ),
        .I1(digit_location_2_V_1_reg_3858[7]),
        .I2(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_30_n_7 ),
        .I3(\digit_location_2_V_1_reg_3858[7]_i_2_n_7 ),
        .I4(digit_location_1_V_fu_6811_p2[7]),
        .I5(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_34_n_7 ),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_31_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_32 
       (.I0(i6_0_i_i_reg_3880_reg__0[1]),
        .I1(i6_0_i_i_reg_3880_reg__0[0]),
        .I2(i6_0_i_i_reg_3880_reg__0[3]),
        .I3(i6_0_i_i_reg_3880_reg__0[2]),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_32_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT4 #(
    .INIT(16'hFF7F)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_33 
       (.I0(i6_0_i_i_reg_3880_reg__0[1]),
        .I1(i6_0_i_i_reg_3880_reg__0[0]),
        .I2(i6_0_i_i_reg_3880_reg__0[3]),
        .I3(i6_0_i_i_reg_3880_reg__0[2]),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_33_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair535" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_34 
       (.I0(i6_0_i_i_reg_3880_reg__0[1]),
        .I1(i6_0_i_i_reg_3880_reg__0[2]),
        .I2(i6_0_i_i_reg_3880_reg__0[3]),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_34_n_7 ));
  LUT5 #(
    .INIT(32'hAAA20080)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_4 
       (.I0(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_9_n_7 ),
        .I1(\re_sort_location_las_reg_3891[7]_i_4_n_7 ),
        .I2(digit_location_1_V_fu_6811_p2[7]),
        .I3(\digit_location_14_V_2_reg_3726[7]_i_4_n_7 ),
        .I4(digit_location_14_V_2_reg_3726[7]),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_4_n_7 ));
  LUT6 #(
    .INIT(64'hEFFFEAAAAAAAAAAA)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_5 
       (.I0(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_10_n_7 ),
        .I1(digit_location_1_V_fu_6811_p2[7]),
        .I2(\digit_location_13_V_1_reg_3737[7]_i_2_n_7 ),
        .I3(\re_sort_location_las_reg_3891[7]_i_4_n_7 ),
        .I4(digit_location_13_V_1_reg_3737[7]),
        .I5(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_11_n_7 ),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_5_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT5 #(
    .INIT(32'hC0C0C0C1)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_6 
       (.I0(i6_0_i_i_reg_3880_reg),
        .I1(i6_0_i_i_reg_3880_reg__0[2]),
        .I2(i6_0_i_i_reg_3880_reg__0[3]),
        .I3(i6_0_i_i_reg_3880_reg__0[0]),
        .I4(i6_0_i_i_reg_3880_reg__0[1]),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_6_n_7 ));
  LUT6 #(
    .INIT(64'h0000000075557FFF)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_7 
       (.I0(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_12_n_7 ),
        .I1(digit_location_1_V_fu_6811_p2[7]),
        .I2(\digit_location_9_V_1_reg_3781[7]_i_2_n_7 ),
        .I3(\re_sort_location_las_reg_3891[7]_i_4_n_7 ),
        .I4(\digit_location_9_V_1_reg_3781_reg_n_7_[7] ),
        .I5(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_13_n_7 ),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_7_n_7 ));
  LUT6 #(
    .INIT(64'hFBFBFBFBFBFBFBAA)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_8 
       (.I0(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_14_n_7 ),
        .I1(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_15_n_7 ),
        .I2(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_16_n_7 ),
        .I3(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_17_n_7 ),
        .I4(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_18_n_7 ),
        .I5(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_19_n_7 ),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_8_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT5 #(
    .INIT(32'hC0000001)) 
    \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_9 
       (.I0(i6_0_i_i_reg_3880_reg),
        .I1(i6_0_i_i_reg_3880_reg__0[3]),
        .I2(i6_0_i_i_reg_3880_reg__0[2]),
        .I3(i6_0_i_i_reg_3880_reg__0[1]),
        .I4(i6_0_i_i_reg_3880_reg__0[0]),
        .O(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_9_n_7 ));
  FDRE \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_428),
        .D(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[0]_i_1_n_7 ),
        .Q(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902_reg_n_7_[0] ),
        .R(ap_phi_reg_pp3_iter1_phi_ln215_reg_3902));
  FDRE \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_428),
        .D(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[1]_i_1_n_7 ),
        .Q(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902_reg_n_7_[1] ),
        .R(ap_phi_reg_pp3_iter1_phi_ln215_reg_3902));
  FDRE \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_428),
        .D(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[2]_i_1_n_7 ),
        .Q(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902_reg_n_7_[2] ),
        .R(ap_phi_reg_pp3_iter1_phi_ln215_reg_3902));
  FDRE \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_428),
        .D(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[3]_i_1_n_7 ),
        .Q(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902_reg_n_7_[3] ),
        .R(ap_phi_reg_pp3_iter1_phi_ln215_reg_3902));
  FDRE \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_428),
        .D(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[4]_i_1_n_7 ),
        .Q(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902_reg_n_7_[4] ),
        .R(ap_phi_reg_pp3_iter1_phi_ln215_reg_3902));
  FDRE \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_428),
        .D(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_1_n_7 ),
        .Q(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902_reg_n_7_[5] ),
        .R(ap_phi_reg_pp3_iter1_phi_ln215_reg_3902));
  FDRE \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_428),
        .D(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[6]_i_1_n_7 ),
        .Q(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902_reg_n_7_[6] ),
        .R(ap_phi_reg_pp3_iter1_phi_ln215_reg_3902));
  FDRE \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_428),
        .D(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_3_n_7 ),
        .Q(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902_reg_n_7_[7] ),
        .R(ap_phi_reg_pp3_iter1_phi_ln215_reg_3902));
  LUT6 #(
    .INIT(64'h222E222A00000000)) 
    ap_sync_reg_channel_write_sorted_0_i_1
       (.I0(ap_sync_reg_channel_write_sorted_0),
        .I1(sort_U0_ap_done),
        .I2(ap_sync_reg_channel_write_sorted_0_reg_2),
        .I3(sorted_1_i_full_n),
        .I4(sorted_0_i_full_n),
        .I5(ap_rst_n),
        .O(ap_sync_reg_channel_write_sorted_0_reg));
  LUT6 #(
    .INIT(64'h3030747000000000)) 
    ap_sync_reg_channel_write_sorted_1_i_1
       (.I0(ap_sync_reg_channel_write_sorted_0),
        .I1(sort_U0_ap_done),
        .I2(ap_sync_reg_channel_write_sorted_0_reg_2),
        .I3(sorted_1_i_full_n),
        .I4(sorted_0_i_full_n),
        .I5(ap_rst_n),
        .O(ap_sync_reg_channel_write_sorted_0_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT5 #(
    .INIT(32'hFFFF5777)) 
    \count[1]_i_2__5 
       (.I0(sorted_0_i_full_n),
        .I1(ap_done_reg_0),
        .I2(Q[1]),
        .I3(\op2_assign_i_reg_676_reg[5]_0 ),
        .I4(ap_sync_reg_channel_write_sorted_0),
        .O(full_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT5 #(
    .INIT(32'hFFFF5777)) 
    \count[1]_i_2__6 
       (.I0(sorted_1_i_full_n),
        .I1(ap_done_reg_0),
        .I2(Q[1]),
        .I3(\op2_assign_i_reg_676_reg[5]_0 ),
        .I4(ap_sync_reg_channel_write_sorted_0_reg_2),
        .O(full_n_reg_0));
  design_1_huffman_encoding_0_1_sort_current_digifYi current_digit_V_U
       (.D(ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4[2:0]),
        .DOADO(digit_V_1_reg_7075),
        .Q(digit_V_reg_7014),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp2_iter4(ap_enable_reg_pp2_iter4),
        .ap_enable_reg_pp4_iter0(ap_enable_reg_pp4_iter0),
        .ap_enable_reg_pp4_iter1(ap_enable_reg_pp4_iter1),
        .current_digit_V_we0(current_digit_V_we0),
        .icmp_ln67_reg_7055(icmp_ln67_reg_7055),
        .icmp_ln879_2_fu_6847_p2(icmp_ln879_2_fu_6847_p2),
        .\icmp_ln879_2_reg_7092_reg[0] (digit_V_1_reg_7075_pp4_iter2_reg[3]),
        .\icmp_ln879_2_reg_7092_reg[0]_0 (\p_0149_0_i_i_reg_4916[3]_i_2_n_7 ),
        .\icmp_ln879_2_reg_7092_reg[0]_1 (p_0149_0_i_i_reg_4916[3]),
        .ram_reg({\j7_0_i_i_reg_4718_reg[8]_0 [4:0],j7_0_i_i_reg_4718_reg}),
        .ram_reg_0(ap_CS_fsm_pp4_stage0),
        .ram_reg_1(zext_ln43_reg_6986_pp2_iter3_reg_reg),
        .ram_reg_2(\icmp_ln40_reg_6977_pp2_iter3_reg_reg_n_7_[0] ));
  FDRE \digit_V_1_reg_7075_pp4_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(digit_V_1_reg_7075[0]),
        .Q(digit_V_1_reg_7075_pp4_iter2_reg[0]),
        .R(1'b0));
  FDRE \digit_V_1_reg_7075_pp4_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(digit_V_1_reg_7075[1]),
        .Q(digit_V_1_reg_7075_pp4_iter2_reg[1]),
        .R(1'b0));
  FDRE \digit_V_1_reg_7075_pp4_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(digit_V_1_reg_7075[2]),
        .Q(digit_V_1_reg_7075_pp4_iter2_reg[2]),
        .R(1'b0));
  FDRE \digit_V_1_reg_7075_pp4_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(digit_V_1_reg_7075[3]),
        .Q(digit_V_1_reg_7075_pp4_iter2_reg[3]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \digit_V_reg_7014[3]_i_1 
       (.I0(ap_enable_reg_pp2_iter3),
        .I1(icmp_ln40_reg_6977_pp2_iter2_reg),
        .O(digit_V_reg_70140));
  FDRE \digit_V_reg_7014_pp2_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(digit_V_reg_7014[0]),
        .Q(digit_V_reg_7014_pp2_iter4_reg[0]),
        .R(1'b0));
  FDRE \digit_V_reg_7014_pp2_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(digit_V_reg_7014[1]),
        .Q(digit_V_reg_7014_pp2_iter4_reg[1]),
        .R(1'b0));
  FDRE \digit_V_reg_7014_pp2_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(digit_V_reg_7014[2]),
        .Q(digit_V_reg_7014_pp2_iter4_reg[2]),
        .R(1'b0));
  FDRE \digit_V_reg_7014_pp2_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(digit_V_reg_7014[3]),
        .Q(digit_V_reg_7014_pp2_iter4_reg[3]),
        .R(1'b0));
  FDRE \digit_V_reg_7014_reg[0] 
       (.C(ap_clk),
        .CE(digit_V_reg_70140),
        .D(grp_fu_6695_p2[0]),
        .Q(digit_V_reg_7014[0]),
        .R(1'b0));
  FDRE \digit_V_reg_7014_reg[1] 
       (.C(ap_clk),
        .CE(digit_V_reg_70140),
        .D(grp_fu_6695_p2[1]),
        .Q(digit_V_reg_7014[1]),
        .R(1'b0));
  FDRE \digit_V_reg_7014_reg[2] 
       (.C(ap_clk),
        .CE(digit_V_reg_70140),
        .D(grp_fu_6695_p2[2]),
        .Q(digit_V_reg_7014[2]),
        .R(1'b0));
  FDRE \digit_V_reg_7014_reg[3] 
       (.C(ap_clk),
        .CE(digit_V_reg_70140),
        .D(grp_fu_6695_p2[3]),
        .Q(digit_V_reg_7014[3]),
        .R(1'b0));
  FDRE \digit_histogram_0_V_1_reg_664_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(digit_histogram_0_V_6_reg_3671[0]),
        .Q(digit_histogram_0_V_1_reg_664[0]),
        .R(1'b0));
  FDRE \digit_histogram_0_V_1_reg_664_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(digit_histogram_0_V_6_reg_3671[1]),
        .Q(digit_histogram_0_V_1_reg_664[1]),
        .R(1'b0));
  FDRE \digit_histogram_0_V_1_reg_664_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(digit_histogram_0_V_6_reg_3671[2]),
        .Q(digit_histogram_0_V_1_reg_664[2]),
        .R(1'b0));
  FDRE \digit_histogram_0_V_1_reg_664_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(digit_histogram_0_V_6_reg_3671[3]),
        .Q(digit_histogram_0_V_1_reg_664[3]),
        .R(1'b0));
  FDRE \digit_histogram_0_V_1_reg_664_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(digit_histogram_0_V_6_reg_3671[4]),
        .Q(digit_histogram_0_V_1_reg_664[4]),
        .R(1'b0));
  FDRE \digit_histogram_0_V_1_reg_664_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(digit_histogram_0_V_6_reg_3671[5]),
        .Q(digit_histogram_0_V_1_reg_664[5]),
        .R(1'b0));
  FDRE \digit_histogram_0_V_1_reg_664_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(digit_histogram_0_V_6_reg_3671[6]),
        .Q(digit_histogram_0_V_1_reg_664[6]),
        .R(1'b0));
  FDRE \digit_histogram_0_V_1_reg_664_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(digit_histogram_0_V_6_reg_3671[7]),
        .Q(digit_histogram_0_V_1_reg_664[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \digit_histogram_0_V_2_reg_853[7]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(i_0_i_i_reg_864_reg[4]),
        .I2(i_0_i_i_reg_864_reg[0]),
        .I3(i_0_i_i_reg_864_reg[1]),
        .I4(i_0_i_i_reg_864_reg[3]),
        .I5(i_0_i_i_reg_864_reg[2]),
        .O(digit_histogram_0_V_2_reg_853));
  FDRE \digit_histogram_0_V_2_reg_853_reg[0] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_864),
        .D(digit_histogram_0_V_1_reg_664[0]),
        .Q(\digit_histogram_0_V_2_reg_853_reg_n_7_[0] ),
        .R(digit_histogram_0_V_2_reg_853));
  FDRE \digit_histogram_0_V_2_reg_853_reg[1] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_864),
        .D(digit_histogram_0_V_1_reg_664[1]),
        .Q(\digit_histogram_0_V_2_reg_853_reg_n_7_[1] ),
        .R(digit_histogram_0_V_2_reg_853));
  FDRE \digit_histogram_0_V_2_reg_853_reg[2] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_864),
        .D(digit_histogram_0_V_1_reg_664[2]),
        .Q(\digit_histogram_0_V_2_reg_853_reg_n_7_[2] ),
        .R(digit_histogram_0_V_2_reg_853));
  FDRE \digit_histogram_0_V_2_reg_853_reg[3] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_864),
        .D(digit_histogram_0_V_1_reg_664[3]),
        .Q(\digit_histogram_0_V_2_reg_853_reg_n_7_[3] ),
        .R(digit_histogram_0_V_2_reg_853));
  FDRE \digit_histogram_0_V_2_reg_853_reg[4] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_864),
        .D(digit_histogram_0_V_1_reg_664[4]),
        .Q(\digit_histogram_0_V_2_reg_853_reg_n_7_[4] ),
        .R(digit_histogram_0_V_2_reg_853));
  FDRE \digit_histogram_0_V_2_reg_853_reg[5] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_864),
        .D(digit_histogram_0_V_1_reg_664[5]),
        .Q(\digit_histogram_0_V_2_reg_853_reg_n_7_[5] ),
        .R(digit_histogram_0_V_2_reg_853));
  FDRE \digit_histogram_0_V_2_reg_853_reg[6] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_864),
        .D(digit_histogram_0_V_1_reg_664[6]),
        .Q(\digit_histogram_0_V_2_reg_853_reg_n_7_[6] ),
        .R(digit_histogram_0_V_2_reg_853));
  FDRE \digit_histogram_0_V_2_reg_853_reg[7] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_864),
        .D(digit_histogram_0_V_1_reg_664[7]),
        .Q(\digit_histogram_0_V_2_reg_853_reg_n_7_[7] ),
        .R(digit_histogram_0_V_2_reg_853));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_0_V_4_reg_1931[0]_i_1 
       (.I0(\digit_histogram_0_V_2_reg_853_reg_n_7_[0] ),
        .I1(ap_CS_fsm_state8),
        .I2(digit_histogram_0_V_4_reg_1931[0]),
        .I3(\digit_histogram_0_V_reg_1942[1]_i_2_n_7 ),
        .I4(digit_histogram_0_V_5_reg_2791[0]),
        .O(\digit_histogram_0_V_4_reg_1931[0]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_0_V_4_reg_1931[1]_i_1 
       (.I0(\digit_histogram_0_V_2_reg_853_reg_n_7_[1] ),
        .I1(ap_CS_fsm_state8),
        .I2(digit_histogram_0_V_4_reg_1931[1]),
        .I3(\digit_histogram_0_V_reg_1942[1]_i_2_n_7 ),
        .I4(digit_histogram_0_V_5_reg_2791[1]),
        .O(\digit_histogram_0_V_4_reg_1931[1]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_0_V_4_reg_1931[2]_i_1 
       (.I0(\digit_histogram_0_V_2_reg_853_reg_n_7_[2] ),
        .I1(ap_CS_fsm_state8),
        .I2(digit_histogram_0_V_4_reg_1931[2]),
        .I3(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I4(digit_histogram_0_V_5_reg_2791[2]),
        .O(\digit_histogram_0_V_4_reg_1931[2]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_0_V_4_reg_1931[3]_i_1 
       (.I0(\digit_histogram_0_V_2_reg_853_reg_n_7_[3] ),
        .I1(ap_CS_fsm_state8),
        .I2(digit_histogram_0_V_4_reg_1931[3]),
        .I3(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I4(digit_histogram_0_V_5_reg_2791[3]),
        .O(\digit_histogram_0_V_4_reg_1931[3]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_0_V_4_reg_1931[4]_i_1 
       (.I0(\digit_histogram_0_V_2_reg_853_reg_n_7_[4] ),
        .I1(ap_CS_fsm_state8),
        .I2(digit_histogram_0_V_4_reg_1931[4]),
        .I3(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I4(digit_histogram_0_V_5_reg_2791[4]),
        .O(\digit_histogram_0_V_4_reg_1931[4]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_0_V_4_reg_1931[5]_i_1 
       (.I0(\digit_histogram_0_V_2_reg_853_reg_n_7_[5] ),
        .I1(ap_CS_fsm_state8),
        .I2(digit_histogram_0_V_4_reg_1931[5]),
        .I3(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I4(digit_histogram_0_V_5_reg_2791[5]),
        .O(\digit_histogram_0_V_4_reg_1931[5]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_0_V_4_reg_1931[6]_i_1 
       (.I0(\digit_histogram_0_V_2_reg_853_reg_n_7_[6] ),
        .I1(ap_CS_fsm_state8),
        .I2(digit_histogram_0_V_4_reg_1931[6]),
        .I3(\digit_histogram_0_V_reg_1942[7]_i_2_n_7 ),
        .I4(digit_histogram_0_V_5_reg_2791[6]),
        .O(\digit_histogram_0_V_4_reg_1931[6]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_0_V_4_reg_1931[7]_i_1 
       (.I0(\digit_histogram_0_V_2_reg_853_reg_n_7_[7] ),
        .I1(ap_CS_fsm_state8),
        .I2(digit_histogram_0_V_4_reg_1931[7]),
        .I3(\digit_histogram_0_V_reg_1942[7]_i_2_n_7 ),
        .I4(digit_histogram_0_V_5_reg_2791[7]),
        .O(\digit_histogram_0_V_4_reg_1931[7]_i_1_n_7 ));
  FDRE \digit_histogram_0_V_4_reg_1931_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_histogram_0_V_4_reg_1931[0]_i_1_n_7 ),
        .Q(digit_histogram_0_V_4_reg_1931[0]),
        .R(1'b0));
  FDRE \digit_histogram_0_V_4_reg_1931_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_histogram_0_V_4_reg_1931[1]_i_1_n_7 ),
        .Q(digit_histogram_0_V_4_reg_1931[1]),
        .R(1'b0));
  FDRE \digit_histogram_0_V_4_reg_1931_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_histogram_0_V_4_reg_1931[2]_i_1_n_7 ),
        .Q(digit_histogram_0_V_4_reg_1931[2]),
        .R(1'b0));
  FDRE \digit_histogram_0_V_4_reg_1931_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_histogram_0_V_4_reg_1931[3]_i_1_n_7 ),
        .Q(digit_histogram_0_V_4_reg_1931[3]),
        .R(1'b0));
  FDRE \digit_histogram_0_V_4_reg_1931_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_histogram_0_V_4_reg_1931[4]_i_1_n_7 ),
        .Q(digit_histogram_0_V_4_reg_1931[4]),
        .R(1'b0));
  FDRE \digit_histogram_0_V_4_reg_1931_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_histogram_0_V_4_reg_1931[5]_i_1_n_7 ),
        .Q(digit_histogram_0_V_4_reg_1931[5]),
        .R(1'b0));
  FDRE \digit_histogram_0_V_4_reg_1931_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_histogram_0_V_4_reg_1931[6]_i_1_n_7 ),
        .Q(digit_histogram_0_V_4_reg_1931[6]),
        .R(1'b0));
  FDRE \digit_histogram_0_V_4_reg_1931_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_histogram_0_V_4_reg_1931[7]_i_1_n_7 ),
        .Q(digit_histogram_0_V_4_reg_1931[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_0_V_5_reg_2791[0]_i_1 
       (.I0(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[0]),
        .I1(\digit_histogram_0_V_5_reg_2791[7]_i_2_n_7 ),
        .I2(digit_histogram_0_V_4_reg_1931[0]),
        .I3(\digit_histogram_0_V_reg_1942[1]_i_2_n_7 ),
        .I4(digit_histogram_0_V_5_reg_2791[0]),
        .O(\digit_histogram_0_V_5_reg_2791[0]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_0_V_5_reg_2791[1]_i_1 
       (.I0(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[1]),
        .I1(\digit_histogram_0_V_5_reg_2791[7]_i_2_n_7 ),
        .I2(digit_histogram_0_V_4_reg_1931[1]),
        .I3(\digit_histogram_0_V_reg_1942[1]_i_2_n_7 ),
        .I4(digit_histogram_0_V_5_reg_2791[1]),
        .O(\digit_histogram_0_V_5_reg_2791[1]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_0_V_5_reg_2791[2]_i_1 
       (.I0(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[2]),
        .I1(\digit_histogram_0_V_5_reg_2791[7]_i_2_n_7 ),
        .I2(digit_histogram_0_V_4_reg_1931[2]),
        .I3(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I4(digit_histogram_0_V_5_reg_2791[2]),
        .O(\digit_histogram_0_V_5_reg_2791[2]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_0_V_5_reg_2791[3]_i_1 
       (.I0(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[3]),
        .I1(\digit_histogram_0_V_5_reg_2791[7]_i_2_n_7 ),
        .I2(digit_histogram_0_V_4_reg_1931[3]),
        .I3(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I4(digit_histogram_0_V_5_reg_2791[3]),
        .O(\digit_histogram_0_V_5_reg_2791[3]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_0_V_5_reg_2791[4]_i_1 
       (.I0(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[4]),
        .I1(\digit_histogram_0_V_5_reg_2791[7]_i_2_n_7 ),
        .I2(digit_histogram_0_V_4_reg_1931[4]),
        .I3(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I4(digit_histogram_0_V_5_reg_2791[4]),
        .O(\digit_histogram_0_V_5_reg_2791[4]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_0_V_5_reg_2791[5]_i_1 
       (.I0(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[5]),
        .I1(\digit_histogram_0_V_5_reg_2791[7]_i_2_n_7 ),
        .I2(digit_histogram_0_V_4_reg_1931[5]),
        .I3(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I4(digit_histogram_0_V_5_reg_2791[5]),
        .O(\digit_histogram_0_V_5_reg_2791[5]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_0_V_5_reg_2791[6]_i_1 
       (.I0(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[6]),
        .I1(\digit_histogram_0_V_5_reg_2791[7]_i_2_n_7 ),
        .I2(digit_histogram_0_V_4_reg_1931[6]),
        .I3(\digit_histogram_0_V_reg_1942[7]_i_2_n_7 ),
        .I4(digit_histogram_0_V_5_reg_2791[6]),
        .O(\digit_histogram_0_V_5_reg_2791[6]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_0_V_5_reg_2791[7]_i_1 
       (.I0(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[7]),
        .I1(\digit_histogram_0_V_5_reg_2791[7]_i_2_n_7 ),
        .I2(digit_histogram_0_V_4_reg_1931[7]),
        .I3(\digit_histogram_0_V_reg_1942[7]_i_2_n_7 ),
        .I4(digit_histogram_0_V_5_reg_2791[7]),
        .O(\digit_histogram_0_V_5_reg_2791[7]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'h0000000000022202)) 
    \digit_histogram_0_V_5_reg_2791[7]_i_2 
       (.I0(current_digit_V_we0),
        .I1(\digit_histogram_0_V_5_reg_2791[7]_i_3_n_7 ),
        .I2(digit_V_reg_7014_pp2_iter4_reg[3]),
        .I3(\p_091_0_i_i_reg_1954[3]_i_2_n_7 ),
        .I4(p_091_0_i_i_reg_1954[3]),
        .I5(ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4[2]),
        .O(\digit_histogram_0_V_5_reg_2791[7]_i_2_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \digit_histogram_0_V_5_reg_2791[7]_i_3 
       (.I0(digit_V_reg_7014_pp2_iter4_reg[1]),
        .I1(p_091_0_i_i_reg_1954[1]),
        .I2(digit_V_reg_7014_pp2_iter4_reg[0]),
        .I3(\p_091_0_i_i_reg_1954[3]_i_2_n_7 ),
        .I4(p_091_0_i_i_reg_1954[0]),
        .O(\digit_histogram_0_V_5_reg_2791[7]_i_3_n_7 ));
  FDRE \digit_histogram_0_V_5_reg_2791_reg[0] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(\digit_histogram_0_V_5_reg_2791[0]_i_1_n_7 ),
        .Q(digit_histogram_0_V_5_reg_2791[0]),
        .R(1'b0));
  FDRE \digit_histogram_0_V_5_reg_2791_reg[1] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(\digit_histogram_0_V_5_reg_2791[1]_i_1_n_7 ),
        .Q(digit_histogram_0_V_5_reg_2791[1]),
        .R(1'b0));
  FDRE \digit_histogram_0_V_5_reg_2791_reg[2] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(\digit_histogram_0_V_5_reg_2791[2]_i_1_n_7 ),
        .Q(digit_histogram_0_V_5_reg_2791[2]),
        .R(1'b0));
  FDRE \digit_histogram_0_V_5_reg_2791_reg[3] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(\digit_histogram_0_V_5_reg_2791[3]_i_1_n_7 ),
        .Q(digit_histogram_0_V_5_reg_2791[3]),
        .R(1'b0));
  FDRE \digit_histogram_0_V_5_reg_2791_reg[4] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(\digit_histogram_0_V_5_reg_2791[4]_i_1_n_7 ),
        .Q(digit_histogram_0_V_5_reg_2791[4]),
        .R(1'b0));
  FDRE \digit_histogram_0_V_5_reg_2791_reg[5] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(\digit_histogram_0_V_5_reg_2791[5]_i_1_n_7 ),
        .Q(digit_histogram_0_V_5_reg_2791[5]),
        .R(1'b0));
  FDRE \digit_histogram_0_V_5_reg_2791_reg[6] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(\digit_histogram_0_V_5_reg_2791[6]_i_1_n_7 ),
        .Q(digit_histogram_0_V_5_reg_2791[6]),
        .R(1'b0));
  FDRE \digit_histogram_0_V_5_reg_2791_reg[7] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(\digit_histogram_0_V_5_reg_2791[7]_i_1_n_7 ),
        .Q(digit_histogram_0_V_5_reg_2791[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair531" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_0_V_6_reg_3671[0]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[0]),
        .I1(\digit_histogram_0_V_6_reg_3671[7]_i_2_n_7 ),
        .I2(digit_histogram_0_V_4_reg_1931[0]),
        .O(\digit_histogram_0_V_6_reg_3671[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair530" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_0_V_6_reg_3671[1]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[1]),
        .I1(\digit_histogram_0_V_6_reg_3671[7]_i_2_n_7 ),
        .I2(digit_histogram_0_V_4_reg_1931[1]),
        .O(\digit_histogram_0_V_6_reg_3671[1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair529" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_0_V_6_reg_3671[2]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[2]),
        .I1(\digit_histogram_0_V_6_reg_3671[7]_i_2_n_7 ),
        .I2(digit_histogram_0_V_4_reg_1931[2]),
        .O(\digit_histogram_0_V_6_reg_3671[2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair528" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_0_V_6_reg_3671[3]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[3]),
        .I1(\digit_histogram_0_V_6_reg_3671[7]_i_2_n_7 ),
        .I2(digit_histogram_0_V_4_reg_1931[3]),
        .O(\digit_histogram_0_V_6_reg_3671[3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair527" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_0_V_6_reg_3671[4]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[4]),
        .I1(\digit_histogram_0_V_6_reg_3671[7]_i_2_n_7 ),
        .I2(digit_histogram_0_V_4_reg_1931[4]),
        .O(\digit_histogram_0_V_6_reg_3671[4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair526" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_0_V_6_reg_3671[5]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[5]),
        .I1(\digit_histogram_0_V_6_reg_3671[7]_i_2_n_7 ),
        .I2(digit_histogram_0_V_4_reg_1931[5]),
        .O(\digit_histogram_0_V_6_reg_3671[5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair525" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_0_V_6_reg_3671[6]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[6]),
        .I1(\digit_histogram_0_V_6_reg_3671[7]_i_2_n_7 ),
        .I2(digit_histogram_0_V_4_reg_1931[6]),
        .O(\digit_histogram_0_V_6_reg_3671[6]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair524" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_0_V_6_reg_3671[7]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[7]),
        .I1(\digit_histogram_0_V_6_reg_3671[7]_i_2_n_7 ),
        .I2(digit_histogram_0_V_4_reg_1931[7]),
        .O(\digit_histogram_0_V_6_reg_3671[7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    \digit_histogram_0_V_6_reg_3671[7]_i_2 
       (.I0(p_091_0_i_i_reg_1954[0]),
        .I1(p_091_0_i_i_reg_1954[3]),
        .I2(ap_CS_fsm_state15),
        .I3(p_091_0_i_i_reg_1954[2]),
        .I4(p_091_0_i_i_reg_1954[1]),
        .O(\digit_histogram_0_V_6_reg_3671[7]_i_2_n_7 ));
  FDRE \digit_histogram_0_V_6_reg_3671_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\digit_histogram_0_V_6_reg_3671[0]_i_1_n_7 ),
        .Q(digit_histogram_0_V_6_reg_3671[0]),
        .R(1'b0));
  FDRE \digit_histogram_0_V_6_reg_3671_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\digit_histogram_0_V_6_reg_3671[1]_i_1_n_7 ),
        .Q(digit_histogram_0_V_6_reg_3671[1]),
        .R(1'b0));
  FDRE \digit_histogram_0_V_6_reg_3671_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\digit_histogram_0_V_6_reg_3671[2]_i_1_n_7 ),
        .Q(digit_histogram_0_V_6_reg_3671[2]),
        .R(1'b0));
  FDRE \digit_histogram_0_V_6_reg_3671_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\digit_histogram_0_V_6_reg_3671[3]_i_1_n_7 ),
        .Q(digit_histogram_0_V_6_reg_3671[3]),
        .R(1'b0));
  FDRE \digit_histogram_0_V_6_reg_3671_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\digit_histogram_0_V_6_reg_3671[4]_i_1_n_7 ),
        .Q(digit_histogram_0_V_6_reg_3671[4]),
        .R(1'b0));
  FDRE \digit_histogram_0_V_6_reg_3671_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\digit_histogram_0_V_6_reg_3671[5]_i_1_n_7 ),
        .Q(digit_histogram_0_V_6_reg_3671[5]),
        .R(1'b0));
  FDRE \digit_histogram_0_V_6_reg_3671_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\digit_histogram_0_V_6_reg_3671[6]_i_1_n_7 ),
        .Q(digit_histogram_0_V_6_reg_3671[6]),
        .R(1'b0));
  FDRE \digit_histogram_0_V_6_reg_3671_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\digit_histogram_0_V_6_reg_3671[7]_i_1_n_7 ),
        .Q(digit_histogram_0_V_6_reg_3671[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hAA47)) 
    \digit_histogram_0_V_reg_1942[0]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[0]),
        .I1(icmp_ln879_reg_7022),
        .I2(tmp_i_reg_7027[0]),
        .I3(\digit_histogram_0_V_reg_1942[1]_i_2_n_7 ),
        .O(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[0]));
  LUT6 #(
    .INIT(64'hAFAFBBEE50501144)) 
    \digit_histogram_0_V_reg_1942[1]_i_1 
       (.I0(\digit_histogram_0_V_reg_1942[1]_i_2_n_7 ),
        .I1(tmp_i_reg_7027[0]),
        .I2(digit_histogram_0_V_reg_1942[0]),
        .I3(tmp_i_reg_7027[1]),
        .I4(icmp_ln879_reg_7022),
        .I5(digit_histogram_0_V_reg_1942[1]),
        .O(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[1]));
  LUT2 #(
    .INIT(4'hB)) 
    \digit_histogram_0_V_reg_1942[1]_i_2 
       (.I0(icmp_ln40_reg_6977_pp2_iter4_reg),
        .I1(ap_enable_reg_pp2_iter5),
        .O(\digit_histogram_0_V_reg_1942[1]_i_2_n_7 ));
  LUT5 #(
    .INIT(32'hBBBE4414)) 
    \digit_histogram_0_V_reg_1942[2]_i_1 
       (.I0(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I1(\digit_histogram_0_V_reg_1942[2]_i_2_n_7 ),
        .I2(tmp_i_reg_7027[2]),
        .I3(icmp_ln879_reg_7022),
        .I4(digit_histogram_0_V_reg_1942[2]),
        .O(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[2]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT5 #(
    .INIT(32'hCCA000A0)) 
    \digit_histogram_0_V_reg_1942[2]_i_2 
       (.I0(tmp_i_reg_7027[0]),
        .I1(digit_histogram_0_V_reg_1942[0]),
        .I2(tmp_i_reg_7027[1]),
        .I3(icmp_ln879_reg_7022),
        .I4(digit_histogram_0_V_reg_1942[1]),
        .O(\digit_histogram_0_V_reg_1942[2]_i_2_n_7 ));
  LUT5 #(
    .INIT(32'hBBBE4414)) 
    \digit_histogram_0_V_reg_1942[3]_i_1 
       (.I0(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I1(\digit_histogram_0_V_reg_1942[3]_i_2_n_7 ),
        .I2(tmp_i_reg_7027[3]),
        .I3(icmp_ln879_reg_7022),
        .I4(digit_histogram_0_V_reg_1942[3]),
        .O(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[3]));
  LUT6 #(
    .INIT(64'hA0A0C0000000C000)) 
    \digit_histogram_0_V_reg_1942[3]_i_2 
       (.I0(digit_histogram_0_V_reg_1942[1]),
        .I1(tmp_i_reg_7027[1]),
        .I2(\digit_histogram_0_V_reg_1942[3]_i_3_n_7 ),
        .I3(tmp_i_reg_7027[2]),
        .I4(icmp_ln879_reg_7022),
        .I5(digit_histogram_0_V_reg_1942[2]),
        .O(\digit_histogram_0_V_reg_1942[3]_i_2_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_0_V_reg_1942[3]_i_3 
       (.I0(digit_histogram_0_V_reg_1942[0]),
        .I1(icmp_ln879_reg_7022),
        .I2(tmp_i_reg_7027[0]),
        .O(\digit_histogram_0_V_reg_1942[3]_i_3_n_7 ));
  LUT5 #(
    .INIT(32'hBBBE4414)) 
    \digit_histogram_0_V_reg_1942[4]_i_1 
       (.I0(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I1(\digit_histogram_0_V_reg_1942[4]_i_2_n_7 ),
        .I2(tmp_i_reg_7027[4]),
        .I3(icmp_ln879_reg_7022),
        .I4(digit_histogram_0_V_reg_1942[4]),
        .O(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[4]));
  LUT6 #(
    .INIT(64'hA0A0C0000000C000)) 
    \digit_histogram_0_V_reg_1942[4]_i_2 
       (.I0(digit_histogram_0_V_reg_1942[2]),
        .I1(tmp_i_reg_7027[2]),
        .I2(\digit_histogram_0_V_reg_1942[2]_i_2_n_7 ),
        .I3(tmp_i_reg_7027[3]),
        .I4(icmp_ln879_reg_7022),
        .I5(digit_histogram_0_V_reg_1942[3]),
        .O(\digit_histogram_0_V_reg_1942[4]_i_2_n_7 ));
  LUT5 #(
    .INIT(32'hBBBE4414)) 
    \digit_histogram_0_V_reg_1942[5]_i_1 
       (.I0(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I1(\digit_histogram_0_V_reg_1942[5]_i_3_n_7 ),
        .I2(tmp_i_reg_7027[5]),
        .I3(icmp_ln879_reg_7022),
        .I4(digit_histogram_0_V_reg_1942[5]),
        .O(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[5]));
  LUT2 #(
    .INIT(4'hB)) 
    \digit_histogram_0_V_reg_1942[5]_i_2 
       (.I0(icmp_ln40_reg_6977_pp2_iter4_reg),
        .I1(ap_enable_reg_pp2_iter5),
        .O(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hA0A0C0000000C000)) 
    \digit_histogram_0_V_reg_1942[5]_i_3 
       (.I0(digit_histogram_0_V_reg_1942[3]),
        .I1(tmp_i_reg_7027[3]),
        .I2(\digit_histogram_0_V_reg_1942[3]_i_2_n_7 ),
        .I3(tmp_i_reg_7027[4]),
        .I4(icmp_ln879_reg_7022),
        .I5(digit_histogram_0_V_reg_1942[4]),
        .O(\digit_histogram_0_V_reg_1942[5]_i_3_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT5 #(
    .INIT(32'hBBBE4414)) 
    \digit_histogram_0_V_reg_1942[6]_i_1 
       (.I0(\digit_histogram_0_V_reg_1942[7]_i_2_n_7 ),
        .I1(\digit_histogram_0_V_reg_1942[7]_i_4_n_7 ),
        .I2(tmp_i_reg_7027[6]),
        .I3(icmp_ln879_reg_7022),
        .I4(digit_histogram_0_V_reg_1942[6]),
        .O(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[6]));
  LUT6 #(
    .INIT(64'hBFBFBFEA40401540)) 
    \digit_histogram_0_V_reg_1942[7]_i_1 
       (.I0(\digit_histogram_0_V_reg_1942[7]_i_2_n_7 ),
        .I1(\digit_histogram_0_V_reg_1942[7]_i_3_n_7 ),
        .I2(\digit_histogram_0_V_reg_1942[7]_i_4_n_7 ),
        .I3(tmp_i_reg_7027[7]),
        .I4(icmp_ln879_reg_7022),
        .I5(digit_histogram_0_V_reg_1942[7]),
        .O(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[7]));
  LUT2 #(
    .INIT(4'hB)) 
    \digit_histogram_0_V_reg_1942[7]_i_2 
       (.I0(icmp_ln40_reg_6977_pp2_iter4_reg),
        .I1(ap_enable_reg_pp2_iter5),
        .O(\digit_histogram_0_V_reg_1942[7]_i_2_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_0_V_reg_1942[7]_i_3 
       (.I0(digit_histogram_0_V_reg_1942[6]),
        .I1(icmp_ln879_reg_7022),
        .I2(tmp_i_reg_7027[6]),
        .O(\digit_histogram_0_V_reg_1942[7]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'hA0A0C0000000C000)) 
    \digit_histogram_0_V_reg_1942[7]_i_4 
       (.I0(digit_histogram_0_V_reg_1942[4]),
        .I1(tmp_i_reg_7027[4]),
        .I2(\digit_histogram_0_V_reg_1942[4]_i_2_n_7 ),
        .I3(tmp_i_reg_7027[5]),
        .I4(icmp_ln879_reg_7022),
        .I5(digit_histogram_0_V_reg_1942[5]),
        .O(\digit_histogram_0_V_reg_1942[7]_i_4_n_7 ));
  FDRE \digit_histogram_0_V_reg_1942_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[0]),
        .Q(digit_histogram_0_V_reg_1942[0]),
        .R(ap_CS_fsm_state8));
  FDRE \digit_histogram_0_V_reg_1942_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[1]),
        .Q(digit_histogram_0_V_reg_1942[1]),
        .R(ap_CS_fsm_state8));
  FDRE \digit_histogram_0_V_reg_1942_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[2]),
        .Q(digit_histogram_0_V_reg_1942[2]),
        .R(ap_CS_fsm_state8));
  FDRE \digit_histogram_0_V_reg_1942_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[3]),
        .Q(digit_histogram_0_V_reg_1942[3]),
        .R(ap_CS_fsm_state8));
  FDRE \digit_histogram_0_V_reg_1942_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[4]),
        .Q(digit_histogram_0_V_reg_1942[4]),
        .R(ap_CS_fsm_state8));
  FDRE \digit_histogram_0_V_reg_1942_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[5]),
        .Q(digit_histogram_0_V_reg_1942[5]),
        .R(ap_CS_fsm_state8));
  FDRE \digit_histogram_0_V_reg_1942_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[6]),
        .Q(digit_histogram_0_V_reg_1942[6]),
        .R(ap_CS_fsm_state8));
  FDRE \digit_histogram_0_V_reg_1942_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[7]),
        .Q(digit_histogram_0_V_reg_1942[7]),
        .R(ap_CS_fsm_state8));
  LUT5 #(
    .INIT(32'h00000800)) 
    \digit_histogram_10_1_reg_743[7]_i_1 
       (.I0(i_0_i_i_reg_864_reg[1]),
        .I1(ap_CS_fsm_state7),
        .I2(i_0_i_i_reg_864_reg[0]),
        .I3(i_0_i_i_reg_864_reg[3]),
        .I4(i_0_i_i_reg_864_reg[2]),
        .O(digit_histogram_10_1_reg_743));
  FDRE \digit_histogram_10_1_reg_743_reg[0] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_864),
        .D(digit_histogram_10_s_reg_544[0]),
        .Q(\digit_histogram_10_1_reg_743_reg_n_7_[0] ),
        .R(digit_histogram_10_1_reg_743));
  FDRE \digit_histogram_10_1_reg_743_reg[1] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_864),
        .D(digit_histogram_10_s_reg_544[1]),
        .Q(\digit_histogram_10_1_reg_743_reg_n_7_[1] ),
        .R(digit_histogram_10_1_reg_743));
  FDRE \digit_histogram_10_1_reg_743_reg[2] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_864),
        .D(digit_histogram_10_s_reg_544[2]),
        .Q(\digit_histogram_10_1_reg_743_reg_n_7_[2] ),
        .R(digit_histogram_10_1_reg_743));
  FDRE \digit_histogram_10_1_reg_743_reg[3] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_864),
        .D(digit_histogram_10_s_reg_544[3]),
        .Q(\digit_histogram_10_1_reg_743_reg_n_7_[3] ),
        .R(digit_histogram_10_1_reg_743));
  FDRE \digit_histogram_10_1_reg_743_reg[4] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_864),
        .D(digit_histogram_10_s_reg_544[4]),
        .Q(\digit_histogram_10_1_reg_743_reg_n_7_[4] ),
        .R(digit_histogram_10_1_reg_743));
  FDRE \digit_histogram_10_1_reg_743_reg[5] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_864),
        .D(digit_histogram_10_s_reg_544[5]),
        .Q(\digit_histogram_10_1_reg_743_reg_n_7_[5] ),
        .R(digit_histogram_10_1_reg_743));
  FDRE \digit_histogram_10_1_reg_743_reg[6] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_864),
        .D(digit_histogram_10_s_reg_544[6]),
        .Q(\digit_histogram_10_1_reg_743_reg_n_7_[6] ),
        .R(digit_histogram_10_1_reg_743));
  FDRE \digit_histogram_10_1_reg_743_reg[7] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_864),
        .D(digit_histogram_10_s_reg_544[7]),
        .Q(\digit_histogram_10_1_reg_743_reg_n_7_[7] ),
        .R(digit_histogram_10_1_reg_743));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_10_3_reg_1821[0]_i_1 
       (.I0(\digit_histogram_10_1_reg_743_reg_n_7_[0] ),
        .I1(ap_CS_fsm_state8),
        .I2(digit_histogram_10_3_reg_1821[0]),
        .I3(\digit_histogram_0_V_reg_1942[1]_i_2_n_7 ),
        .I4(digit_histogram_10_4_reg_2241[0]),
        .O(\digit_histogram_10_3_reg_1821[0]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_10_3_reg_1821[1]_i_1 
       (.I0(\digit_histogram_10_1_reg_743_reg_n_7_[1] ),
        .I1(ap_CS_fsm_state8),
        .I2(digit_histogram_10_3_reg_1821[1]),
        .I3(\digit_histogram_0_V_reg_1942[1]_i_2_n_7 ),
        .I4(digit_histogram_10_4_reg_2241[1]),
        .O(\digit_histogram_10_3_reg_1821[1]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_10_3_reg_1821[2]_i_1 
       (.I0(\digit_histogram_10_1_reg_743_reg_n_7_[2] ),
        .I1(ap_CS_fsm_state8),
        .I2(digit_histogram_10_3_reg_1821[2]),
        .I3(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I4(digit_histogram_10_4_reg_2241[2]),
        .O(\digit_histogram_10_3_reg_1821[2]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_10_3_reg_1821[3]_i_1 
       (.I0(\digit_histogram_10_1_reg_743_reg_n_7_[3] ),
        .I1(ap_CS_fsm_state8),
        .I2(digit_histogram_10_3_reg_1821[3]),
        .I3(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I4(digit_histogram_10_4_reg_2241[3]),
        .O(\digit_histogram_10_3_reg_1821[3]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_10_3_reg_1821[4]_i_1 
       (.I0(\digit_histogram_10_1_reg_743_reg_n_7_[4] ),
        .I1(ap_CS_fsm_state8),
        .I2(digit_histogram_10_3_reg_1821[4]),
        .I3(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I4(digit_histogram_10_4_reg_2241[4]),
        .O(\digit_histogram_10_3_reg_1821[4]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_10_3_reg_1821[5]_i_1 
       (.I0(\digit_histogram_10_1_reg_743_reg_n_7_[5] ),
        .I1(ap_CS_fsm_state8),
        .I2(digit_histogram_10_3_reg_1821[5]),
        .I3(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I4(digit_histogram_10_4_reg_2241[5]),
        .O(\digit_histogram_10_3_reg_1821[5]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_10_3_reg_1821[6]_i_1 
       (.I0(\digit_histogram_10_1_reg_743_reg_n_7_[6] ),
        .I1(ap_CS_fsm_state8),
        .I2(digit_histogram_10_3_reg_1821[6]),
        .I3(\digit_histogram_0_V_reg_1942[7]_i_2_n_7 ),
        .I4(digit_histogram_10_4_reg_2241[6]),
        .O(\digit_histogram_10_3_reg_1821[6]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_10_3_reg_1821[7]_i_1 
       (.I0(\digit_histogram_10_1_reg_743_reg_n_7_[7] ),
        .I1(ap_CS_fsm_state8),
        .I2(digit_histogram_10_3_reg_1821[7]),
        .I3(\digit_histogram_0_V_reg_1942[7]_i_2_n_7 ),
        .I4(digit_histogram_10_4_reg_2241[7]),
        .O(\digit_histogram_10_3_reg_1821[7]_i_1_n_7 ));
  FDRE \digit_histogram_10_3_reg_1821_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_histogram_10_3_reg_1821[0]_i_1_n_7 ),
        .Q(digit_histogram_10_3_reg_1821[0]),
        .R(1'b0));
  FDRE \digit_histogram_10_3_reg_1821_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_histogram_10_3_reg_1821[1]_i_1_n_7 ),
        .Q(digit_histogram_10_3_reg_1821[1]),
        .R(1'b0));
  FDRE \digit_histogram_10_3_reg_1821_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_histogram_10_3_reg_1821[2]_i_1_n_7 ),
        .Q(digit_histogram_10_3_reg_1821[2]),
        .R(1'b0));
  FDRE \digit_histogram_10_3_reg_1821_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_histogram_10_3_reg_1821[3]_i_1_n_7 ),
        .Q(digit_histogram_10_3_reg_1821[3]),
        .R(1'b0));
  FDRE \digit_histogram_10_3_reg_1821_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_histogram_10_3_reg_1821[4]_i_1_n_7 ),
        .Q(digit_histogram_10_3_reg_1821[4]),
        .R(1'b0));
  FDRE \digit_histogram_10_3_reg_1821_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_histogram_10_3_reg_1821[5]_i_1_n_7 ),
        .Q(digit_histogram_10_3_reg_1821[5]),
        .R(1'b0));
  FDRE \digit_histogram_10_3_reg_1821_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_histogram_10_3_reg_1821[6]_i_1_n_7 ),
        .Q(digit_histogram_10_3_reg_1821[6]),
        .R(1'b0));
  FDRE \digit_histogram_10_3_reg_1821_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_histogram_10_3_reg_1821[7]_i_1_n_7 ),
        .Q(digit_histogram_10_3_reg_1821[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_10_4_reg_2241[0]_i_1 
       (.I0(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[0]),
        .I1(\digit_histogram_10_4_reg_2241[7]_i_2_n_7 ),
        .I2(digit_histogram_10_3_reg_1821[0]),
        .I3(\digit_histogram_0_V_reg_1942[1]_i_2_n_7 ),
        .I4(digit_histogram_10_4_reg_2241[0]),
        .O(\digit_histogram_10_4_reg_2241[0]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_10_4_reg_2241[1]_i_1 
       (.I0(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[1]),
        .I1(\digit_histogram_10_4_reg_2241[7]_i_2_n_7 ),
        .I2(digit_histogram_10_3_reg_1821[1]),
        .I3(\digit_histogram_0_V_reg_1942[1]_i_2_n_7 ),
        .I4(digit_histogram_10_4_reg_2241[1]),
        .O(\digit_histogram_10_4_reg_2241[1]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_10_4_reg_2241[2]_i_1 
       (.I0(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[2]),
        .I1(\digit_histogram_10_4_reg_2241[7]_i_2_n_7 ),
        .I2(digit_histogram_10_3_reg_1821[2]),
        .I3(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I4(digit_histogram_10_4_reg_2241[2]),
        .O(\digit_histogram_10_4_reg_2241[2]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_10_4_reg_2241[3]_i_1 
       (.I0(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[3]),
        .I1(\digit_histogram_10_4_reg_2241[7]_i_2_n_7 ),
        .I2(digit_histogram_10_3_reg_1821[3]),
        .I3(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I4(digit_histogram_10_4_reg_2241[3]),
        .O(\digit_histogram_10_4_reg_2241[3]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_10_4_reg_2241[4]_i_1 
       (.I0(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[4]),
        .I1(\digit_histogram_10_4_reg_2241[7]_i_2_n_7 ),
        .I2(digit_histogram_10_3_reg_1821[4]),
        .I3(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I4(digit_histogram_10_4_reg_2241[4]),
        .O(\digit_histogram_10_4_reg_2241[4]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_10_4_reg_2241[5]_i_1 
       (.I0(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[5]),
        .I1(\digit_histogram_10_4_reg_2241[7]_i_2_n_7 ),
        .I2(digit_histogram_10_3_reg_1821[5]),
        .I3(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I4(digit_histogram_10_4_reg_2241[5]),
        .O(\digit_histogram_10_4_reg_2241[5]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_10_4_reg_2241[6]_i_1 
       (.I0(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[6]),
        .I1(\digit_histogram_10_4_reg_2241[7]_i_2_n_7 ),
        .I2(digit_histogram_10_3_reg_1821[6]),
        .I3(\digit_histogram_0_V_reg_1942[7]_i_2_n_7 ),
        .I4(digit_histogram_10_4_reg_2241[6]),
        .O(\digit_histogram_10_4_reg_2241[6]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_10_4_reg_2241[7]_i_1 
       (.I0(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[7]),
        .I1(\digit_histogram_10_4_reg_2241[7]_i_2_n_7 ),
        .I2(digit_histogram_10_3_reg_1821[7]),
        .I3(\digit_histogram_0_V_reg_1942[7]_i_2_n_7 ),
        .I4(digit_histogram_10_4_reg_2241[7]),
        .O(\digit_histogram_10_4_reg_2241[7]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'h0002220200000000)) 
    \digit_histogram_10_4_reg_2241[7]_i_2 
       (.I0(current_digit_V_we0),
        .I1(\digit_histogram_8_V_4_reg_2351[7]_i_3_n_7 ),
        .I2(digit_V_reg_7014_pp2_iter4_reg[0]),
        .I3(\p_091_0_i_i_reg_1954[3]_i_2_n_7 ),
        .I4(p_091_0_i_i_reg_1954[0]),
        .I5(ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4[1]),
        .O(\digit_histogram_10_4_reg_2241[7]_i_2_n_7 ));
  FDRE \digit_histogram_10_4_reg_2241_reg[0] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(\digit_histogram_10_4_reg_2241[0]_i_1_n_7 ),
        .Q(digit_histogram_10_4_reg_2241[0]),
        .R(1'b0));
  FDRE \digit_histogram_10_4_reg_2241_reg[1] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(\digit_histogram_10_4_reg_2241[1]_i_1_n_7 ),
        .Q(digit_histogram_10_4_reg_2241[1]),
        .R(1'b0));
  FDRE \digit_histogram_10_4_reg_2241_reg[2] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(\digit_histogram_10_4_reg_2241[2]_i_1_n_7 ),
        .Q(digit_histogram_10_4_reg_2241[2]),
        .R(1'b0));
  FDRE \digit_histogram_10_4_reg_2241_reg[3] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(\digit_histogram_10_4_reg_2241[3]_i_1_n_7 ),
        .Q(digit_histogram_10_4_reg_2241[3]),
        .R(1'b0));
  FDRE \digit_histogram_10_4_reg_2241_reg[4] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(\digit_histogram_10_4_reg_2241[4]_i_1_n_7 ),
        .Q(digit_histogram_10_4_reg_2241[4]),
        .R(1'b0));
  FDRE \digit_histogram_10_4_reg_2241_reg[5] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(\digit_histogram_10_4_reg_2241[5]_i_1_n_7 ),
        .Q(digit_histogram_10_4_reg_2241[5]),
        .R(1'b0));
  FDRE \digit_histogram_10_4_reg_2241_reg[6] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(\digit_histogram_10_4_reg_2241[6]_i_1_n_7 ),
        .Q(digit_histogram_10_4_reg_2241[6]),
        .R(1'b0));
  FDRE \digit_histogram_10_4_reg_2241_reg[7] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(\digit_histogram_10_4_reg_2241[7]_i_1_n_7 ),
        .Q(digit_histogram_10_4_reg_2241[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_10_5_reg_3121[0]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[0]),
        .I1(\digit_histogram_10_5_reg_3121[7]_i_2_n_7 ),
        .I2(digit_histogram_10_3_reg_1821[0]),
        .O(\digit_histogram_10_5_reg_3121[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_10_5_reg_3121[1]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[1]),
        .I1(\digit_histogram_10_5_reg_3121[7]_i_2_n_7 ),
        .I2(digit_histogram_10_3_reg_1821[1]),
        .O(\digit_histogram_10_5_reg_3121[1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_10_5_reg_3121[2]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[2]),
        .I1(\digit_histogram_10_5_reg_3121[7]_i_2_n_7 ),
        .I2(digit_histogram_10_3_reg_1821[2]),
        .O(\digit_histogram_10_5_reg_3121[2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_10_5_reg_3121[3]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[3]),
        .I1(\digit_histogram_10_5_reg_3121[7]_i_2_n_7 ),
        .I2(digit_histogram_10_3_reg_1821[3]),
        .O(\digit_histogram_10_5_reg_3121[3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_10_5_reg_3121[4]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[4]),
        .I1(\digit_histogram_10_5_reg_3121[7]_i_2_n_7 ),
        .I2(digit_histogram_10_3_reg_1821[4]),
        .O(\digit_histogram_10_5_reg_3121[4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_10_5_reg_3121[5]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[5]),
        .I1(\digit_histogram_10_5_reg_3121[7]_i_2_n_7 ),
        .I2(digit_histogram_10_3_reg_1821[5]),
        .O(\digit_histogram_10_5_reg_3121[5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_10_5_reg_3121[6]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[6]),
        .I1(\digit_histogram_10_5_reg_3121[7]_i_2_n_7 ),
        .I2(digit_histogram_10_3_reg_1821[6]),
        .O(\digit_histogram_10_5_reg_3121[6]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_10_5_reg_3121[7]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[7]),
        .I1(\digit_histogram_10_5_reg_3121[7]_i_2_n_7 ),
        .I2(digit_histogram_10_3_reg_1821[7]),
        .O(\digit_histogram_10_5_reg_3121[7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT5 #(
    .INIT(32'h00004000)) 
    \digit_histogram_10_5_reg_3121[7]_i_2 
       (.I0(p_091_0_i_i_reg_1954[0]),
        .I1(p_091_0_i_i_reg_1954[1]),
        .I2(ap_CS_fsm_state15),
        .I3(p_091_0_i_i_reg_1954[3]),
        .I4(p_091_0_i_i_reg_1954[2]),
        .O(\digit_histogram_10_5_reg_3121[7]_i_2_n_7 ));
  FDRE \digit_histogram_10_5_reg_3121_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\digit_histogram_10_5_reg_3121[0]_i_1_n_7 ),
        .Q(digit_histogram_10_5_reg_3121[0]),
        .R(1'b0));
  FDRE \digit_histogram_10_5_reg_3121_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\digit_histogram_10_5_reg_3121[1]_i_1_n_7 ),
        .Q(digit_histogram_10_5_reg_3121[1]),
        .R(1'b0));
  FDRE \digit_histogram_10_5_reg_3121_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\digit_histogram_10_5_reg_3121[2]_i_1_n_7 ),
        .Q(digit_histogram_10_5_reg_3121[2]),
        .R(1'b0));
  FDRE \digit_histogram_10_5_reg_3121_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\digit_histogram_10_5_reg_3121[3]_i_1_n_7 ),
        .Q(digit_histogram_10_5_reg_3121[3]),
        .R(1'b0));
  FDRE \digit_histogram_10_5_reg_3121_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\digit_histogram_10_5_reg_3121[4]_i_1_n_7 ),
        .Q(digit_histogram_10_5_reg_3121[4]),
        .R(1'b0));
  FDRE \digit_histogram_10_5_reg_3121_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\digit_histogram_10_5_reg_3121[5]_i_1_n_7 ),
        .Q(digit_histogram_10_5_reg_3121[5]),
        .R(1'b0));
  FDRE \digit_histogram_10_5_reg_3121_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\digit_histogram_10_5_reg_3121[6]_i_1_n_7 ),
        .Q(digit_histogram_10_5_reg_3121[6]),
        .R(1'b0));
  FDRE \digit_histogram_10_5_reg_3121_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\digit_histogram_10_5_reg_3121[7]_i_1_n_7 ),
        .Q(digit_histogram_10_5_reg_3121[7]),
        .R(1'b0));
  FDRE \digit_histogram_10_s_reg_544_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(digit_histogram_10_5_reg_3121[0]),
        .Q(digit_histogram_10_s_reg_544[0]),
        .R(1'b0));
  FDRE \digit_histogram_10_s_reg_544_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(digit_histogram_10_5_reg_3121[1]),
        .Q(digit_histogram_10_s_reg_544[1]),
        .R(1'b0));
  FDRE \digit_histogram_10_s_reg_544_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(digit_histogram_10_5_reg_3121[2]),
        .Q(digit_histogram_10_s_reg_544[2]),
        .R(1'b0));
  FDRE \digit_histogram_10_s_reg_544_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(digit_histogram_10_5_reg_3121[3]),
        .Q(digit_histogram_10_s_reg_544[3]),
        .R(1'b0));
  FDRE \digit_histogram_10_s_reg_544_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(digit_histogram_10_5_reg_3121[4]),
        .Q(digit_histogram_10_s_reg_544[4]),
        .R(1'b0));
  FDRE \digit_histogram_10_s_reg_544_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(digit_histogram_10_5_reg_3121[5]),
        .Q(digit_histogram_10_s_reg_544[5]),
        .R(1'b0));
  FDRE \digit_histogram_10_s_reg_544_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(digit_histogram_10_5_reg_3121[6]),
        .Q(digit_histogram_10_s_reg_544[6]),
        .R(1'b0));
  FDRE \digit_histogram_10_s_reg_544_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(digit_histogram_10_5_reg_3121[7]),
        .Q(digit_histogram_10_s_reg_544[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00800000)) 
    \digit_histogram_11_1_reg_732[7]_i_1 
       (.I0(i_0_i_i_reg_864_reg[0]),
        .I1(ap_CS_fsm_state7),
        .I2(i_0_i_i_reg_864_reg[1]),
        .I3(i_0_i_i_reg_864_reg[2]),
        .I4(i_0_i_i_reg_864_reg[3]),
        .O(digit_histogram_11_1_reg_732));
  FDRE \digit_histogram_11_1_reg_732_reg[0] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_864),
        .D(digit_histogram_11_s_reg_532[0]),
        .Q(\digit_histogram_11_1_reg_732_reg_n_7_[0] ),
        .R(digit_histogram_11_1_reg_732));
  FDRE \digit_histogram_11_1_reg_732_reg[1] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_864),
        .D(digit_histogram_11_s_reg_532[1]),
        .Q(\digit_histogram_11_1_reg_732_reg_n_7_[1] ),
        .R(digit_histogram_11_1_reg_732));
  FDRE \digit_histogram_11_1_reg_732_reg[2] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_864),
        .D(digit_histogram_11_s_reg_532[2]),
        .Q(\digit_histogram_11_1_reg_732_reg_n_7_[2] ),
        .R(digit_histogram_11_1_reg_732));
  FDRE \digit_histogram_11_1_reg_732_reg[3] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_864),
        .D(digit_histogram_11_s_reg_532[3]),
        .Q(\digit_histogram_11_1_reg_732_reg_n_7_[3] ),
        .R(digit_histogram_11_1_reg_732));
  FDRE \digit_histogram_11_1_reg_732_reg[4] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_864),
        .D(digit_histogram_11_s_reg_532[4]),
        .Q(\digit_histogram_11_1_reg_732_reg_n_7_[4] ),
        .R(digit_histogram_11_1_reg_732));
  FDRE \digit_histogram_11_1_reg_732_reg[5] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_864),
        .D(digit_histogram_11_s_reg_532[5]),
        .Q(\digit_histogram_11_1_reg_732_reg_n_7_[5] ),
        .R(digit_histogram_11_1_reg_732));
  FDRE \digit_histogram_11_1_reg_732_reg[6] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_864),
        .D(digit_histogram_11_s_reg_532[6]),
        .Q(\digit_histogram_11_1_reg_732_reg_n_7_[6] ),
        .R(digit_histogram_11_1_reg_732));
  FDRE \digit_histogram_11_1_reg_732_reg[7] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_864),
        .D(digit_histogram_11_s_reg_532[7]),
        .Q(\digit_histogram_11_1_reg_732_reg_n_7_[7] ),
        .R(digit_histogram_11_1_reg_732));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_11_3_reg_1810[0]_i_1 
       (.I0(\digit_histogram_11_1_reg_732_reg_n_7_[0] ),
        .I1(ap_CS_fsm_state8),
        .I2(digit_histogram_11_3_reg_1810[0]),
        .I3(\digit_histogram_0_V_reg_1942[1]_i_2_n_7 ),
        .I4(digit_histogram_11_4_reg_2186[0]),
        .O(\digit_histogram_11_3_reg_1810[0]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_11_3_reg_1810[1]_i_1 
       (.I0(\digit_histogram_11_1_reg_732_reg_n_7_[1] ),
        .I1(ap_CS_fsm_state8),
        .I2(digit_histogram_11_3_reg_1810[1]),
        .I3(\digit_histogram_0_V_reg_1942[1]_i_2_n_7 ),
        .I4(digit_histogram_11_4_reg_2186[1]),
        .O(\digit_histogram_11_3_reg_1810[1]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_11_3_reg_1810[2]_i_1 
       (.I0(\digit_histogram_11_1_reg_732_reg_n_7_[2] ),
        .I1(ap_CS_fsm_state8),
        .I2(digit_histogram_11_3_reg_1810[2]),
        .I3(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I4(digit_histogram_11_4_reg_2186[2]),
        .O(\digit_histogram_11_3_reg_1810[2]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_11_3_reg_1810[3]_i_1 
       (.I0(\digit_histogram_11_1_reg_732_reg_n_7_[3] ),
        .I1(ap_CS_fsm_state8),
        .I2(digit_histogram_11_3_reg_1810[3]),
        .I3(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I4(digit_histogram_11_4_reg_2186[3]),
        .O(\digit_histogram_11_3_reg_1810[3]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_11_3_reg_1810[4]_i_1 
       (.I0(\digit_histogram_11_1_reg_732_reg_n_7_[4] ),
        .I1(ap_CS_fsm_state8),
        .I2(digit_histogram_11_3_reg_1810[4]),
        .I3(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I4(digit_histogram_11_4_reg_2186[4]),
        .O(\digit_histogram_11_3_reg_1810[4]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_11_3_reg_1810[5]_i_1 
       (.I0(\digit_histogram_11_1_reg_732_reg_n_7_[5] ),
        .I1(ap_CS_fsm_state8),
        .I2(digit_histogram_11_3_reg_1810[5]),
        .I3(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I4(digit_histogram_11_4_reg_2186[5]),
        .O(\digit_histogram_11_3_reg_1810[5]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_11_3_reg_1810[6]_i_1 
       (.I0(\digit_histogram_11_1_reg_732_reg_n_7_[6] ),
        .I1(ap_CS_fsm_state8),
        .I2(digit_histogram_11_3_reg_1810[6]),
        .I3(\digit_histogram_0_V_reg_1942[7]_i_2_n_7 ),
        .I4(digit_histogram_11_4_reg_2186[6]),
        .O(\digit_histogram_11_3_reg_1810[6]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_11_3_reg_1810[7]_i_1 
       (.I0(\digit_histogram_11_1_reg_732_reg_n_7_[7] ),
        .I1(ap_CS_fsm_state8),
        .I2(digit_histogram_11_3_reg_1810[7]),
        .I3(\digit_histogram_0_V_reg_1942[7]_i_2_n_7 ),
        .I4(digit_histogram_11_4_reg_2186[7]),
        .O(\digit_histogram_11_3_reg_1810[7]_i_1_n_7 ));
  FDRE \digit_histogram_11_3_reg_1810_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_histogram_11_3_reg_1810[0]_i_1_n_7 ),
        .Q(digit_histogram_11_3_reg_1810[0]),
        .R(1'b0));
  FDRE \digit_histogram_11_3_reg_1810_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_histogram_11_3_reg_1810[1]_i_1_n_7 ),
        .Q(digit_histogram_11_3_reg_1810[1]),
        .R(1'b0));
  FDRE \digit_histogram_11_3_reg_1810_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_histogram_11_3_reg_1810[2]_i_1_n_7 ),
        .Q(digit_histogram_11_3_reg_1810[2]),
        .R(1'b0));
  FDRE \digit_histogram_11_3_reg_1810_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_histogram_11_3_reg_1810[3]_i_1_n_7 ),
        .Q(digit_histogram_11_3_reg_1810[3]),
        .R(1'b0));
  FDRE \digit_histogram_11_3_reg_1810_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_histogram_11_3_reg_1810[4]_i_1_n_7 ),
        .Q(digit_histogram_11_3_reg_1810[4]),
        .R(1'b0));
  FDRE \digit_histogram_11_3_reg_1810_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_histogram_11_3_reg_1810[5]_i_1_n_7 ),
        .Q(digit_histogram_11_3_reg_1810[5]),
        .R(1'b0));
  FDRE \digit_histogram_11_3_reg_1810_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_histogram_11_3_reg_1810[6]_i_1_n_7 ),
        .Q(digit_histogram_11_3_reg_1810[6]),
        .R(1'b0));
  FDRE \digit_histogram_11_3_reg_1810_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_histogram_11_3_reg_1810[7]_i_1_n_7 ),
        .Q(digit_histogram_11_3_reg_1810[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_11_4_reg_2186[0]_i_1 
       (.I0(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[0]),
        .I1(\digit_histogram_11_4_reg_2186[7]_i_2_n_7 ),
        .I2(digit_histogram_11_3_reg_1810[0]),
        .I3(\digit_histogram_0_V_reg_1942[1]_i_2_n_7 ),
        .I4(digit_histogram_11_4_reg_2186[0]),
        .O(\digit_histogram_11_4_reg_2186[0]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_11_4_reg_2186[1]_i_1 
       (.I0(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[1]),
        .I1(\digit_histogram_11_4_reg_2186[7]_i_2_n_7 ),
        .I2(digit_histogram_11_3_reg_1810[1]),
        .I3(\digit_histogram_0_V_reg_1942[1]_i_2_n_7 ),
        .I4(digit_histogram_11_4_reg_2186[1]),
        .O(\digit_histogram_11_4_reg_2186[1]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_11_4_reg_2186[2]_i_1 
       (.I0(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[2]),
        .I1(\digit_histogram_11_4_reg_2186[7]_i_2_n_7 ),
        .I2(digit_histogram_11_3_reg_1810[2]),
        .I3(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I4(digit_histogram_11_4_reg_2186[2]),
        .O(\digit_histogram_11_4_reg_2186[2]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_11_4_reg_2186[3]_i_1 
       (.I0(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[3]),
        .I1(\digit_histogram_11_4_reg_2186[7]_i_2_n_7 ),
        .I2(digit_histogram_11_3_reg_1810[3]),
        .I3(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I4(digit_histogram_11_4_reg_2186[3]),
        .O(\digit_histogram_11_4_reg_2186[3]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_11_4_reg_2186[4]_i_1 
       (.I0(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[4]),
        .I1(\digit_histogram_11_4_reg_2186[7]_i_2_n_7 ),
        .I2(digit_histogram_11_3_reg_1810[4]),
        .I3(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I4(digit_histogram_11_4_reg_2186[4]),
        .O(\digit_histogram_11_4_reg_2186[4]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_11_4_reg_2186[5]_i_1 
       (.I0(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[5]),
        .I1(\digit_histogram_11_4_reg_2186[7]_i_2_n_7 ),
        .I2(digit_histogram_11_3_reg_1810[5]),
        .I3(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I4(digit_histogram_11_4_reg_2186[5]),
        .O(\digit_histogram_11_4_reg_2186[5]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_11_4_reg_2186[6]_i_1 
       (.I0(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[6]),
        .I1(\digit_histogram_11_4_reg_2186[7]_i_2_n_7 ),
        .I2(digit_histogram_11_3_reg_1810[6]),
        .I3(\digit_histogram_0_V_reg_1942[7]_i_2_n_7 ),
        .I4(digit_histogram_11_4_reg_2186[6]),
        .O(\digit_histogram_11_4_reg_2186[6]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_11_4_reg_2186[7]_i_1 
       (.I0(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[7]),
        .I1(\digit_histogram_11_4_reg_2186[7]_i_2_n_7 ),
        .I2(digit_histogram_11_3_reg_1810[7]),
        .I3(\digit_histogram_0_V_reg_1942[7]_i_2_n_7 ),
        .I4(digit_histogram_11_4_reg_2186[7]),
        .O(\digit_histogram_11_4_reg_2186[7]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'h2220002000000000)) 
    \digit_histogram_11_4_reg_2186[7]_i_2 
       (.I0(current_digit_V_we0),
        .I1(\digit_histogram_8_V_4_reg_2351[7]_i_3_n_7 ),
        .I2(digit_V_reg_7014_pp2_iter4_reg[1]),
        .I3(\p_091_0_i_i_reg_1954[3]_i_2_n_7 ),
        .I4(p_091_0_i_i_reg_1954[1]),
        .I5(ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4[0]),
        .O(\digit_histogram_11_4_reg_2186[7]_i_2_n_7 ));
  FDRE \digit_histogram_11_4_reg_2186_reg[0] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(\digit_histogram_11_4_reg_2186[0]_i_1_n_7 ),
        .Q(digit_histogram_11_4_reg_2186[0]),
        .R(1'b0));
  FDRE \digit_histogram_11_4_reg_2186_reg[1] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(\digit_histogram_11_4_reg_2186[1]_i_1_n_7 ),
        .Q(digit_histogram_11_4_reg_2186[1]),
        .R(1'b0));
  FDRE \digit_histogram_11_4_reg_2186_reg[2] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(\digit_histogram_11_4_reg_2186[2]_i_1_n_7 ),
        .Q(digit_histogram_11_4_reg_2186[2]),
        .R(1'b0));
  FDRE \digit_histogram_11_4_reg_2186_reg[3] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(\digit_histogram_11_4_reg_2186[3]_i_1_n_7 ),
        .Q(digit_histogram_11_4_reg_2186[3]),
        .R(1'b0));
  FDRE \digit_histogram_11_4_reg_2186_reg[4] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(\digit_histogram_11_4_reg_2186[4]_i_1_n_7 ),
        .Q(digit_histogram_11_4_reg_2186[4]),
        .R(1'b0));
  FDRE \digit_histogram_11_4_reg_2186_reg[5] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(\digit_histogram_11_4_reg_2186[5]_i_1_n_7 ),
        .Q(digit_histogram_11_4_reg_2186[5]),
        .R(1'b0));
  FDRE \digit_histogram_11_4_reg_2186_reg[6] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(\digit_histogram_11_4_reg_2186[6]_i_1_n_7 ),
        .Q(digit_histogram_11_4_reg_2186[6]),
        .R(1'b0));
  FDRE \digit_histogram_11_4_reg_2186_reg[7] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(\digit_histogram_11_4_reg_2186[7]_i_1_n_7 ),
        .Q(digit_histogram_11_4_reg_2186[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_11_5_reg_3066[0]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[0]),
        .I1(\digit_histogram_11_5_reg_3066[7]_i_2_n_7 ),
        .I2(digit_histogram_11_3_reg_1810[0]),
        .O(\digit_histogram_11_5_reg_3066[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_11_5_reg_3066[1]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[1]),
        .I1(\digit_histogram_11_5_reg_3066[7]_i_2_n_7 ),
        .I2(digit_histogram_11_3_reg_1810[1]),
        .O(\digit_histogram_11_5_reg_3066[1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_11_5_reg_3066[2]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[2]),
        .I1(\digit_histogram_11_5_reg_3066[7]_i_2_n_7 ),
        .I2(digit_histogram_11_3_reg_1810[2]),
        .O(\digit_histogram_11_5_reg_3066[2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_11_5_reg_3066[3]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[3]),
        .I1(\digit_histogram_11_5_reg_3066[7]_i_2_n_7 ),
        .I2(digit_histogram_11_3_reg_1810[3]),
        .O(\digit_histogram_11_5_reg_3066[3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_11_5_reg_3066[4]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[4]),
        .I1(\digit_histogram_11_5_reg_3066[7]_i_2_n_7 ),
        .I2(digit_histogram_11_3_reg_1810[4]),
        .O(\digit_histogram_11_5_reg_3066[4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_11_5_reg_3066[5]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[5]),
        .I1(\digit_histogram_11_5_reg_3066[7]_i_2_n_7 ),
        .I2(digit_histogram_11_3_reg_1810[5]),
        .O(\digit_histogram_11_5_reg_3066[5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_11_5_reg_3066[6]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[6]),
        .I1(\digit_histogram_11_5_reg_3066[7]_i_2_n_7 ),
        .I2(digit_histogram_11_3_reg_1810[6]),
        .O(\digit_histogram_11_5_reg_3066[6]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_11_5_reg_3066[7]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[7]),
        .I1(\digit_histogram_11_5_reg_3066[7]_i_2_n_7 ),
        .I2(digit_histogram_11_3_reg_1810[7]),
        .O(\digit_histogram_11_5_reg_3066[7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \digit_histogram_11_5_reg_3066[7]_i_2 
       (.I0(p_091_0_i_i_reg_1954[1]),
        .I1(p_091_0_i_i_reg_1954[0]),
        .I2(ap_CS_fsm_state15),
        .I3(p_091_0_i_i_reg_1954[3]),
        .I4(p_091_0_i_i_reg_1954[2]),
        .O(\digit_histogram_11_5_reg_3066[7]_i_2_n_7 ));
  FDRE \digit_histogram_11_5_reg_3066_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\digit_histogram_11_5_reg_3066[0]_i_1_n_7 ),
        .Q(digit_histogram_11_5_reg_3066[0]),
        .R(1'b0));
  FDRE \digit_histogram_11_5_reg_3066_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\digit_histogram_11_5_reg_3066[1]_i_1_n_7 ),
        .Q(digit_histogram_11_5_reg_3066[1]),
        .R(1'b0));
  FDRE \digit_histogram_11_5_reg_3066_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\digit_histogram_11_5_reg_3066[2]_i_1_n_7 ),
        .Q(digit_histogram_11_5_reg_3066[2]),
        .R(1'b0));
  FDRE \digit_histogram_11_5_reg_3066_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\digit_histogram_11_5_reg_3066[3]_i_1_n_7 ),
        .Q(digit_histogram_11_5_reg_3066[3]),
        .R(1'b0));
  FDRE \digit_histogram_11_5_reg_3066_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\digit_histogram_11_5_reg_3066[4]_i_1_n_7 ),
        .Q(digit_histogram_11_5_reg_3066[4]),
        .R(1'b0));
  FDRE \digit_histogram_11_5_reg_3066_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\digit_histogram_11_5_reg_3066[5]_i_1_n_7 ),
        .Q(digit_histogram_11_5_reg_3066[5]),
        .R(1'b0));
  FDRE \digit_histogram_11_5_reg_3066_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\digit_histogram_11_5_reg_3066[6]_i_1_n_7 ),
        .Q(digit_histogram_11_5_reg_3066[6]),
        .R(1'b0));
  FDRE \digit_histogram_11_5_reg_3066_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\digit_histogram_11_5_reg_3066[7]_i_1_n_7 ),
        .Q(digit_histogram_11_5_reg_3066[7]),
        .R(1'b0));
  FDRE \digit_histogram_11_s_reg_532_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(digit_histogram_11_5_reg_3066[0]),
        .Q(digit_histogram_11_s_reg_532[0]),
        .R(1'b0));
  FDRE \digit_histogram_11_s_reg_532_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(digit_histogram_11_5_reg_3066[1]),
        .Q(digit_histogram_11_s_reg_532[1]),
        .R(1'b0));
  FDRE \digit_histogram_11_s_reg_532_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(digit_histogram_11_5_reg_3066[2]),
        .Q(digit_histogram_11_s_reg_532[2]),
        .R(1'b0));
  FDRE \digit_histogram_11_s_reg_532_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(digit_histogram_11_5_reg_3066[3]),
        .Q(digit_histogram_11_s_reg_532[3]),
        .R(1'b0));
  FDRE \digit_histogram_11_s_reg_532_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(digit_histogram_11_5_reg_3066[4]),
        .Q(digit_histogram_11_s_reg_532[4]),
        .R(1'b0));
  FDRE \digit_histogram_11_s_reg_532_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(digit_histogram_11_5_reg_3066[5]),
        .Q(digit_histogram_11_s_reg_532[5]),
        .R(1'b0));
  FDRE \digit_histogram_11_s_reg_532_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(digit_histogram_11_5_reg_3066[6]),
        .Q(digit_histogram_11_s_reg_532[6]),
        .R(1'b0));
  FDRE \digit_histogram_11_s_reg_532_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(digit_histogram_11_5_reg_3066[7]),
        .Q(digit_histogram_11_s_reg_532[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00004000)) 
    \digit_histogram_12_1_reg_721[7]_i_1 
       (.I0(i_0_i_i_reg_864_reg[0]),
        .I1(ap_CS_fsm_state7),
        .I2(i_0_i_i_reg_864_reg[2]),
        .I3(i_0_i_i_reg_864_reg[3]),
        .I4(i_0_i_i_reg_864_reg[1]),
        .O(digit_histogram_12_1_reg_721));
  FDRE \digit_histogram_12_1_reg_721_reg[0] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_864),
        .D(digit_histogram_12_s_reg_520[0]),
        .Q(\digit_histogram_12_1_reg_721_reg_n_7_[0] ),
        .R(digit_histogram_12_1_reg_721));
  FDRE \digit_histogram_12_1_reg_721_reg[1] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_864),
        .D(digit_histogram_12_s_reg_520[1]),
        .Q(\digit_histogram_12_1_reg_721_reg_n_7_[1] ),
        .R(digit_histogram_12_1_reg_721));
  FDRE \digit_histogram_12_1_reg_721_reg[2] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_864),
        .D(digit_histogram_12_s_reg_520[2]),
        .Q(\digit_histogram_12_1_reg_721_reg_n_7_[2] ),
        .R(digit_histogram_12_1_reg_721));
  FDRE \digit_histogram_12_1_reg_721_reg[3] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_864),
        .D(digit_histogram_12_s_reg_520[3]),
        .Q(\digit_histogram_12_1_reg_721_reg_n_7_[3] ),
        .R(digit_histogram_12_1_reg_721));
  FDRE \digit_histogram_12_1_reg_721_reg[4] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_864),
        .D(digit_histogram_12_s_reg_520[4]),
        .Q(\digit_histogram_12_1_reg_721_reg_n_7_[4] ),
        .R(digit_histogram_12_1_reg_721));
  FDRE \digit_histogram_12_1_reg_721_reg[5] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_864),
        .D(digit_histogram_12_s_reg_520[5]),
        .Q(\digit_histogram_12_1_reg_721_reg_n_7_[5] ),
        .R(digit_histogram_12_1_reg_721));
  FDRE \digit_histogram_12_1_reg_721_reg[6] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_864),
        .D(digit_histogram_12_s_reg_520[6]),
        .Q(\digit_histogram_12_1_reg_721_reg_n_7_[6] ),
        .R(digit_histogram_12_1_reg_721));
  FDRE \digit_histogram_12_1_reg_721_reg[7] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_864),
        .D(digit_histogram_12_s_reg_520[7]),
        .Q(\digit_histogram_12_1_reg_721_reg_n_7_[7] ),
        .R(digit_histogram_12_1_reg_721));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_12_3_reg_1799[0]_i_1 
       (.I0(\digit_histogram_12_1_reg_721_reg_n_7_[0] ),
        .I1(ap_CS_fsm_state8),
        .I2(digit_histogram_12_3_reg_1799[0]),
        .I3(\digit_histogram_0_V_reg_1942[1]_i_2_n_7 ),
        .I4(digit_histogram_12_4_reg_2131[0]),
        .O(\digit_histogram_12_3_reg_1799[0]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_12_3_reg_1799[1]_i_1 
       (.I0(\digit_histogram_12_1_reg_721_reg_n_7_[1] ),
        .I1(ap_CS_fsm_state8),
        .I2(digit_histogram_12_3_reg_1799[1]),
        .I3(\digit_histogram_0_V_reg_1942[1]_i_2_n_7 ),
        .I4(digit_histogram_12_4_reg_2131[1]),
        .O(\digit_histogram_12_3_reg_1799[1]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_12_3_reg_1799[2]_i_1 
       (.I0(\digit_histogram_12_1_reg_721_reg_n_7_[2] ),
        .I1(ap_CS_fsm_state8),
        .I2(digit_histogram_12_3_reg_1799[2]),
        .I3(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I4(digit_histogram_12_4_reg_2131[2]),
        .O(\digit_histogram_12_3_reg_1799[2]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_12_3_reg_1799[3]_i_1 
       (.I0(\digit_histogram_12_1_reg_721_reg_n_7_[3] ),
        .I1(ap_CS_fsm_state8),
        .I2(digit_histogram_12_3_reg_1799[3]),
        .I3(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I4(digit_histogram_12_4_reg_2131[3]),
        .O(\digit_histogram_12_3_reg_1799[3]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_12_3_reg_1799[4]_i_1 
       (.I0(\digit_histogram_12_1_reg_721_reg_n_7_[4] ),
        .I1(ap_CS_fsm_state8),
        .I2(digit_histogram_12_3_reg_1799[4]),
        .I3(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I4(digit_histogram_12_4_reg_2131[4]),
        .O(\digit_histogram_12_3_reg_1799[4]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_12_3_reg_1799[5]_i_1 
       (.I0(\digit_histogram_12_1_reg_721_reg_n_7_[5] ),
        .I1(ap_CS_fsm_state8),
        .I2(digit_histogram_12_3_reg_1799[5]),
        .I3(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I4(digit_histogram_12_4_reg_2131[5]),
        .O(\digit_histogram_12_3_reg_1799[5]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_12_3_reg_1799[6]_i_1 
       (.I0(\digit_histogram_12_1_reg_721_reg_n_7_[6] ),
        .I1(ap_CS_fsm_state8),
        .I2(digit_histogram_12_3_reg_1799[6]),
        .I3(\digit_histogram_0_V_reg_1942[7]_i_2_n_7 ),
        .I4(digit_histogram_12_4_reg_2131[6]),
        .O(\digit_histogram_12_3_reg_1799[6]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_12_3_reg_1799[7]_i_1 
       (.I0(\digit_histogram_12_1_reg_721_reg_n_7_[7] ),
        .I1(ap_CS_fsm_state8),
        .I2(digit_histogram_12_3_reg_1799[7]),
        .I3(\digit_histogram_0_V_reg_1942[7]_i_2_n_7 ),
        .I4(digit_histogram_12_4_reg_2131[7]),
        .O(\digit_histogram_12_3_reg_1799[7]_i_1_n_7 ));
  FDRE \digit_histogram_12_3_reg_1799_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_histogram_12_3_reg_1799[0]_i_1_n_7 ),
        .Q(digit_histogram_12_3_reg_1799[0]),
        .R(1'b0));
  FDRE \digit_histogram_12_3_reg_1799_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_histogram_12_3_reg_1799[1]_i_1_n_7 ),
        .Q(digit_histogram_12_3_reg_1799[1]),
        .R(1'b0));
  FDRE \digit_histogram_12_3_reg_1799_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_histogram_12_3_reg_1799[2]_i_1_n_7 ),
        .Q(digit_histogram_12_3_reg_1799[2]),
        .R(1'b0));
  FDRE \digit_histogram_12_3_reg_1799_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_histogram_12_3_reg_1799[3]_i_1_n_7 ),
        .Q(digit_histogram_12_3_reg_1799[3]),
        .R(1'b0));
  FDRE \digit_histogram_12_3_reg_1799_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_histogram_12_3_reg_1799[4]_i_1_n_7 ),
        .Q(digit_histogram_12_3_reg_1799[4]),
        .R(1'b0));
  FDRE \digit_histogram_12_3_reg_1799_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_histogram_12_3_reg_1799[5]_i_1_n_7 ),
        .Q(digit_histogram_12_3_reg_1799[5]),
        .R(1'b0));
  FDRE \digit_histogram_12_3_reg_1799_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_histogram_12_3_reg_1799[6]_i_1_n_7 ),
        .Q(digit_histogram_12_3_reg_1799[6]),
        .R(1'b0));
  FDRE \digit_histogram_12_3_reg_1799_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_histogram_12_3_reg_1799[7]_i_1_n_7 ),
        .Q(digit_histogram_12_3_reg_1799[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_12_4_reg_2131[0]_i_1 
       (.I0(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[0]),
        .I1(\digit_histogram_12_4_reg_2131[7]_i_2_n_7 ),
        .I2(digit_histogram_12_3_reg_1799[0]),
        .I3(\digit_histogram_0_V_reg_1942[1]_i_2_n_7 ),
        .I4(digit_histogram_12_4_reg_2131[0]),
        .O(\digit_histogram_12_4_reg_2131[0]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_12_4_reg_2131[1]_i_1 
       (.I0(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[1]),
        .I1(\digit_histogram_12_4_reg_2131[7]_i_2_n_7 ),
        .I2(digit_histogram_12_3_reg_1799[1]),
        .I3(\digit_histogram_0_V_reg_1942[1]_i_2_n_7 ),
        .I4(digit_histogram_12_4_reg_2131[1]),
        .O(\digit_histogram_12_4_reg_2131[1]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_12_4_reg_2131[2]_i_1 
       (.I0(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[2]),
        .I1(\digit_histogram_12_4_reg_2131[7]_i_2_n_7 ),
        .I2(digit_histogram_12_3_reg_1799[2]),
        .I3(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I4(digit_histogram_12_4_reg_2131[2]),
        .O(\digit_histogram_12_4_reg_2131[2]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_12_4_reg_2131[3]_i_1 
       (.I0(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[3]),
        .I1(\digit_histogram_12_4_reg_2131[7]_i_2_n_7 ),
        .I2(digit_histogram_12_3_reg_1799[3]),
        .I3(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I4(digit_histogram_12_4_reg_2131[3]),
        .O(\digit_histogram_12_4_reg_2131[3]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_12_4_reg_2131[4]_i_1 
       (.I0(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[4]),
        .I1(\digit_histogram_12_4_reg_2131[7]_i_2_n_7 ),
        .I2(digit_histogram_12_3_reg_1799[4]),
        .I3(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I4(digit_histogram_12_4_reg_2131[4]),
        .O(\digit_histogram_12_4_reg_2131[4]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_12_4_reg_2131[5]_i_1 
       (.I0(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[5]),
        .I1(\digit_histogram_12_4_reg_2131[7]_i_2_n_7 ),
        .I2(digit_histogram_12_3_reg_1799[5]),
        .I3(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I4(digit_histogram_12_4_reg_2131[5]),
        .O(\digit_histogram_12_4_reg_2131[5]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_12_4_reg_2131[6]_i_1 
       (.I0(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[6]),
        .I1(\digit_histogram_12_4_reg_2131[7]_i_2_n_7 ),
        .I2(digit_histogram_12_3_reg_1799[6]),
        .I3(\digit_histogram_0_V_reg_1942[7]_i_2_n_7 ),
        .I4(digit_histogram_12_4_reg_2131[6]),
        .O(\digit_histogram_12_4_reg_2131[6]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_12_4_reg_2131[7]_i_1 
       (.I0(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[7]),
        .I1(\digit_histogram_12_4_reg_2131[7]_i_2_n_7 ),
        .I2(digit_histogram_12_3_reg_1799[7]),
        .I3(\digit_histogram_0_V_reg_1942[7]_i_2_n_7 ),
        .I4(digit_histogram_12_4_reg_2131[7]),
        .O(\digit_histogram_12_4_reg_2131[7]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'h0000000000088808)) 
    \digit_histogram_12_4_reg_2131[7]_i_2 
       (.I0(current_digit_V_we0),
        .I1(\digit_histogram_14_4_reg_2021[7]_i_3_n_7 ),
        .I2(digit_V_reg_7014_pp2_iter4_reg[1]),
        .I3(\p_091_0_i_i_reg_1954[3]_i_2_n_7 ),
        .I4(p_091_0_i_i_reg_1954[1]),
        .I5(ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4[0]),
        .O(\digit_histogram_12_4_reg_2131[7]_i_2_n_7 ));
  FDRE \digit_histogram_12_4_reg_2131_reg[0] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(\digit_histogram_12_4_reg_2131[0]_i_1_n_7 ),
        .Q(digit_histogram_12_4_reg_2131[0]),
        .R(1'b0));
  FDRE \digit_histogram_12_4_reg_2131_reg[1] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(\digit_histogram_12_4_reg_2131[1]_i_1_n_7 ),
        .Q(digit_histogram_12_4_reg_2131[1]),
        .R(1'b0));
  FDRE \digit_histogram_12_4_reg_2131_reg[2] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(\digit_histogram_12_4_reg_2131[2]_i_1_n_7 ),
        .Q(digit_histogram_12_4_reg_2131[2]),
        .R(1'b0));
  FDRE \digit_histogram_12_4_reg_2131_reg[3] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(\digit_histogram_12_4_reg_2131[3]_i_1_n_7 ),
        .Q(digit_histogram_12_4_reg_2131[3]),
        .R(1'b0));
  FDRE \digit_histogram_12_4_reg_2131_reg[4] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(\digit_histogram_12_4_reg_2131[4]_i_1_n_7 ),
        .Q(digit_histogram_12_4_reg_2131[4]),
        .R(1'b0));
  FDRE \digit_histogram_12_4_reg_2131_reg[5] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(\digit_histogram_12_4_reg_2131[5]_i_1_n_7 ),
        .Q(digit_histogram_12_4_reg_2131[5]),
        .R(1'b0));
  FDRE \digit_histogram_12_4_reg_2131_reg[6] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(\digit_histogram_12_4_reg_2131[6]_i_1_n_7 ),
        .Q(digit_histogram_12_4_reg_2131[6]),
        .R(1'b0));
  FDRE \digit_histogram_12_4_reg_2131_reg[7] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(\digit_histogram_12_4_reg_2131[7]_i_1_n_7 ),
        .Q(digit_histogram_12_4_reg_2131[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_12_5_reg_3011[0]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[0]),
        .I1(\digit_histogram_12_5_reg_3011[7]_i_2_n_7 ),
        .I2(digit_histogram_12_3_reg_1799[0]),
        .O(\digit_histogram_12_5_reg_3011[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_12_5_reg_3011[1]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[1]),
        .I1(\digit_histogram_12_5_reg_3011[7]_i_2_n_7 ),
        .I2(digit_histogram_12_3_reg_1799[1]),
        .O(\digit_histogram_12_5_reg_3011[1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_12_5_reg_3011[2]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[2]),
        .I1(\digit_histogram_12_5_reg_3011[7]_i_2_n_7 ),
        .I2(digit_histogram_12_3_reg_1799[2]),
        .O(\digit_histogram_12_5_reg_3011[2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_12_5_reg_3011[3]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[3]),
        .I1(\digit_histogram_12_5_reg_3011[7]_i_2_n_7 ),
        .I2(digit_histogram_12_3_reg_1799[3]),
        .O(\digit_histogram_12_5_reg_3011[3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_12_5_reg_3011[4]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[4]),
        .I1(\digit_histogram_12_5_reg_3011[7]_i_2_n_7 ),
        .I2(digit_histogram_12_3_reg_1799[4]),
        .O(\digit_histogram_12_5_reg_3011[4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_12_5_reg_3011[5]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[5]),
        .I1(\digit_histogram_12_5_reg_3011[7]_i_2_n_7 ),
        .I2(digit_histogram_12_3_reg_1799[5]),
        .O(\digit_histogram_12_5_reg_3011[5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_12_5_reg_3011[6]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[6]),
        .I1(\digit_histogram_12_5_reg_3011[7]_i_2_n_7 ),
        .I2(digit_histogram_12_3_reg_1799[6]),
        .O(\digit_histogram_12_5_reg_3011[6]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_12_5_reg_3011[7]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[7]),
        .I1(\digit_histogram_12_5_reg_3011[7]_i_2_n_7 ),
        .I2(digit_histogram_12_3_reg_1799[7]),
        .O(\digit_histogram_12_5_reg_3011[7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT5 #(
    .INIT(32'h00004000)) 
    \digit_histogram_12_5_reg_3011[7]_i_2 
       (.I0(p_091_0_i_i_reg_1954[0]),
        .I1(p_091_0_i_i_reg_1954[2]),
        .I2(p_091_0_i_i_reg_1954[3]),
        .I3(ap_CS_fsm_state15),
        .I4(p_091_0_i_i_reg_1954[1]),
        .O(\digit_histogram_12_5_reg_3011[7]_i_2_n_7 ));
  FDRE \digit_histogram_12_5_reg_3011_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\digit_histogram_12_5_reg_3011[0]_i_1_n_7 ),
        .Q(digit_histogram_12_5_reg_3011[0]),
        .R(1'b0));
  FDRE \digit_histogram_12_5_reg_3011_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\digit_histogram_12_5_reg_3011[1]_i_1_n_7 ),
        .Q(digit_histogram_12_5_reg_3011[1]),
        .R(1'b0));
  FDRE \digit_histogram_12_5_reg_3011_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\digit_histogram_12_5_reg_3011[2]_i_1_n_7 ),
        .Q(digit_histogram_12_5_reg_3011[2]),
        .R(1'b0));
  FDRE \digit_histogram_12_5_reg_3011_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\digit_histogram_12_5_reg_3011[3]_i_1_n_7 ),
        .Q(digit_histogram_12_5_reg_3011[3]),
        .R(1'b0));
  FDRE \digit_histogram_12_5_reg_3011_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\digit_histogram_12_5_reg_3011[4]_i_1_n_7 ),
        .Q(digit_histogram_12_5_reg_3011[4]),
        .R(1'b0));
  FDRE \digit_histogram_12_5_reg_3011_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\digit_histogram_12_5_reg_3011[5]_i_1_n_7 ),
        .Q(digit_histogram_12_5_reg_3011[5]),
        .R(1'b0));
  FDRE \digit_histogram_12_5_reg_3011_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\digit_histogram_12_5_reg_3011[6]_i_1_n_7 ),
        .Q(digit_histogram_12_5_reg_3011[6]),
        .R(1'b0));
  FDRE \digit_histogram_12_5_reg_3011_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\digit_histogram_12_5_reg_3011[7]_i_1_n_7 ),
        .Q(digit_histogram_12_5_reg_3011[7]),
        .R(1'b0));
  FDRE \digit_histogram_12_s_reg_520_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(digit_histogram_12_5_reg_3011[0]),
        .Q(digit_histogram_12_s_reg_520[0]),
        .R(1'b0));
  FDRE \digit_histogram_12_s_reg_520_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(digit_histogram_12_5_reg_3011[1]),
        .Q(digit_histogram_12_s_reg_520[1]),
        .R(1'b0));
  FDRE \digit_histogram_12_s_reg_520_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(digit_histogram_12_5_reg_3011[2]),
        .Q(digit_histogram_12_s_reg_520[2]),
        .R(1'b0));
  FDRE \digit_histogram_12_s_reg_520_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(digit_histogram_12_5_reg_3011[3]),
        .Q(digit_histogram_12_s_reg_520[3]),
        .R(1'b0));
  FDRE \digit_histogram_12_s_reg_520_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(digit_histogram_12_5_reg_3011[4]),
        .Q(digit_histogram_12_s_reg_520[4]),
        .R(1'b0));
  FDRE \digit_histogram_12_s_reg_520_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(digit_histogram_12_5_reg_3011[5]),
        .Q(digit_histogram_12_s_reg_520[5]),
        .R(1'b0));
  FDRE \digit_histogram_12_s_reg_520_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(digit_histogram_12_5_reg_3011[6]),
        .Q(digit_histogram_12_s_reg_520[6]),
        .R(1'b0));
  FDRE \digit_histogram_12_s_reg_520_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(digit_histogram_12_5_reg_3011[7]),
        .Q(digit_histogram_12_s_reg_520[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00008000)) 
    \digit_histogram_13_1_reg_710[7]_i_1 
       (.I0(i_0_i_i_reg_864_reg[0]),
        .I1(ap_CS_fsm_state7),
        .I2(i_0_i_i_reg_864_reg[2]),
        .I3(i_0_i_i_reg_864_reg[3]),
        .I4(i_0_i_i_reg_864_reg[1]),
        .O(digit_histogram_13_1_reg_710));
  FDRE \digit_histogram_13_1_reg_710_reg[0] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_864),
        .D(digit_histogram_13_s_reg_508[0]),
        .Q(\digit_histogram_13_1_reg_710_reg_n_7_[0] ),
        .R(digit_histogram_13_1_reg_710));
  FDRE \digit_histogram_13_1_reg_710_reg[1] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_864),
        .D(digit_histogram_13_s_reg_508[1]),
        .Q(\digit_histogram_13_1_reg_710_reg_n_7_[1] ),
        .R(digit_histogram_13_1_reg_710));
  FDRE \digit_histogram_13_1_reg_710_reg[2] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_864),
        .D(digit_histogram_13_s_reg_508[2]),
        .Q(\digit_histogram_13_1_reg_710_reg_n_7_[2] ),
        .R(digit_histogram_13_1_reg_710));
  FDRE \digit_histogram_13_1_reg_710_reg[3] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_864),
        .D(digit_histogram_13_s_reg_508[3]),
        .Q(\digit_histogram_13_1_reg_710_reg_n_7_[3] ),
        .R(digit_histogram_13_1_reg_710));
  FDRE \digit_histogram_13_1_reg_710_reg[4] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_864),
        .D(digit_histogram_13_s_reg_508[4]),
        .Q(\digit_histogram_13_1_reg_710_reg_n_7_[4] ),
        .R(digit_histogram_13_1_reg_710));
  FDRE \digit_histogram_13_1_reg_710_reg[5] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_864),
        .D(digit_histogram_13_s_reg_508[5]),
        .Q(\digit_histogram_13_1_reg_710_reg_n_7_[5] ),
        .R(digit_histogram_13_1_reg_710));
  FDRE \digit_histogram_13_1_reg_710_reg[6] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_864),
        .D(digit_histogram_13_s_reg_508[6]),
        .Q(\digit_histogram_13_1_reg_710_reg_n_7_[6] ),
        .R(digit_histogram_13_1_reg_710));
  FDRE \digit_histogram_13_1_reg_710_reg[7] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_864),
        .D(digit_histogram_13_s_reg_508[7]),
        .Q(\digit_histogram_13_1_reg_710_reg_n_7_[7] ),
        .R(digit_histogram_13_1_reg_710));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_13_3_reg_1788[0]_i_1 
       (.I0(\digit_histogram_13_1_reg_710_reg_n_7_[0] ),
        .I1(ap_CS_fsm_state8),
        .I2(digit_histogram_13_3_reg_1788[0]),
        .I3(\digit_histogram_0_V_reg_1942[1]_i_2_n_7 ),
        .I4(digit_histogram_13_4_reg_2076[0]),
        .O(\digit_histogram_13_3_reg_1788[0]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_13_3_reg_1788[1]_i_1 
       (.I0(\digit_histogram_13_1_reg_710_reg_n_7_[1] ),
        .I1(ap_CS_fsm_state8),
        .I2(digit_histogram_13_3_reg_1788[1]),
        .I3(\digit_histogram_0_V_reg_1942[1]_i_2_n_7 ),
        .I4(digit_histogram_13_4_reg_2076[1]),
        .O(\digit_histogram_13_3_reg_1788[1]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_13_3_reg_1788[2]_i_1 
       (.I0(\digit_histogram_13_1_reg_710_reg_n_7_[2] ),
        .I1(ap_CS_fsm_state8),
        .I2(digit_histogram_13_3_reg_1788[2]),
        .I3(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I4(digit_histogram_13_4_reg_2076[2]),
        .O(\digit_histogram_13_3_reg_1788[2]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_13_3_reg_1788[3]_i_1 
       (.I0(\digit_histogram_13_1_reg_710_reg_n_7_[3] ),
        .I1(ap_CS_fsm_state8),
        .I2(digit_histogram_13_3_reg_1788[3]),
        .I3(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I4(digit_histogram_13_4_reg_2076[3]),
        .O(\digit_histogram_13_3_reg_1788[3]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_13_3_reg_1788[4]_i_1 
       (.I0(\digit_histogram_13_1_reg_710_reg_n_7_[4] ),
        .I1(ap_CS_fsm_state8),
        .I2(digit_histogram_13_3_reg_1788[4]),
        .I3(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I4(digit_histogram_13_4_reg_2076[4]),
        .O(\digit_histogram_13_3_reg_1788[4]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_13_3_reg_1788[5]_i_1 
       (.I0(\digit_histogram_13_1_reg_710_reg_n_7_[5] ),
        .I1(ap_CS_fsm_state8),
        .I2(digit_histogram_13_3_reg_1788[5]),
        .I3(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I4(digit_histogram_13_4_reg_2076[5]),
        .O(\digit_histogram_13_3_reg_1788[5]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_13_3_reg_1788[6]_i_1 
       (.I0(\digit_histogram_13_1_reg_710_reg_n_7_[6] ),
        .I1(ap_CS_fsm_state8),
        .I2(digit_histogram_13_3_reg_1788[6]),
        .I3(\digit_histogram_0_V_reg_1942[7]_i_2_n_7 ),
        .I4(digit_histogram_13_4_reg_2076[6]),
        .O(\digit_histogram_13_3_reg_1788[6]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_13_3_reg_1788[7]_i_1 
       (.I0(\digit_histogram_13_1_reg_710_reg_n_7_[7] ),
        .I1(ap_CS_fsm_state8),
        .I2(digit_histogram_13_3_reg_1788[7]),
        .I3(\digit_histogram_0_V_reg_1942[7]_i_2_n_7 ),
        .I4(digit_histogram_13_4_reg_2076[7]),
        .O(\digit_histogram_13_3_reg_1788[7]_i_1_n_7 ));
  FDRE \digit_histogram_13_3_reg_1788_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_histogram_13_3_reg_1788[0]_i_1_n_7 ),
        .Q(digit_histogram_13_3_reg_1788[0]),
        .R(1'b0));
  FDRE \digit_histogram_13_3_reg_1788_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_histogram_13_3_reg_1788[1]_i_1_n_7 ),
        .Q(digit_histogram_13_3_reg_1788[1]),
        .R(1'b0));
  FDRE \digit_histogram_13_3_reg_1788_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_histogram_13_3_reg_1788[2]_i_1_n_7 ),
        .Q(digit_histogram_13_3_reg_1788[2]),
        .R(1'b0));
  FDRE \digit_histogram_13_3_reg_1788_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_histogram_13_3_reg_1788[3]_i_1_n_7 ),
        .Q(digit_histogram_13_3_reg_1788[3]),
        .R(1'b0));
  FDRE \digit_histogram_13_3_reg_1788_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_histogram_13_3_reg_1788[4]_i_1_n_7 ),
        .Q(digit_histogram_13_3_reg_1788[4]),
        .R(1'b0));
  FDRE \digit_histogram_13_3_reg_1788_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_histogram_13_3_reg_1788[5]_i_1_n_7 ),
        .Q(digit_histogram_13_3_reg_1788[5]),
        .R(1'b0));
  FDRE \digit_histogram_13_3_reg_1788_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_histogram_13_3_reg_1788[6]_i_1_n_7 ),
        .Q(digit_histogram_13_3_reg_1788[6]),
        .R(1'b0));
  FDRE \digit_histogram_13_3_reg_1788_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_histogram_13_3_reg_1788[7]_i_1_n_7 ),
        .Q(digit_histogram_13_3_reg_1788[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_13_4_reg_2076[0]_i_1 
       (.I0(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[0]),
        .I1(\digit_histogram_13_4_reg_2076[7]_i_2_n_7 ),
        .I2(digit_histogram_13_3_reg_1788[0]),
        .I3(\digit_histogram_0_V_reg_1942[1]_i_2_n_7 ),
        .I4(digit_histogram_13_4_reg_2076[0]),
        .O(\digit_histogram_13_4_reg_2076[0]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_13_4_reg_2076[1]_i_1 
       (.I0(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[1]),
        .I1(\digit_histogram_13_4_reg_2076[7]_i_2_n_7 ),
        .I2(digit_histogram_13_3_reg_1788[1]),
        .I3(\digit_histogram_0_V_reg_1942[1]_i_2_n_7 ),
        .I4(digit_histogram_13_4_reg_2076[1]),
        .O(\digit_histogram_13_4_reg_2076[1]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_13_4_reg_2076[2]_i_1 
       (.I0(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[2]),
        .I1(\digit_histogram_13_4_reg_2076[7]_i_2_n_7 ),
        .I2(digit_histogram_13_3_reg_1788[2]),
        .I3(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I4(digit_histogram_13_4_reg_2076[2]),
        .O(\digit_histogram_13_4_reg_2076[2]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_13_4_reg_2076[3]_i_1 
       (.I0(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[3]),
        .I1(\digit_histogram_13_4_reg_2076[7]_i_2_n_7 ),
        .I2(digit_histogram_13_3_reg_1788[3]),
        .I3(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I4(digit_histogram_13_4_reg_2076[3]),
        .O(\digit_histogram_13_4_reg_2076[3]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_13_4_reg_2076[4]_i_1 
       (.I0(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[4]),
        .I1(\digit_histogram_13_4_reg_2076[7]_i_2_n_7 ),
        .I2(digit_histogram_13_3_reg_1788[4]),
        .I3(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I4(digit_histogram_13_4_reg_2076[4]),
        .O(\digit_histogram_13_4_reg_2076[4]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_13_4_reg_2076[5]_i_1 
       (.I0(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[5]),
        .I1(\digit_histogram_13_4_reg_2076[7]_i_2_n_7 ),
        .I2(digit_histogram_13_3_reg_1788[5]),
        .I3(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I4(digit_histogram_13_4_reg_2076[5]),
        .O(\digit_histogram_13_4_reg_2076[5]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_13_4_reg_2076[6]_i_1 
       (.I0(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[6]),
        .I1(\digit_histogram_13_4_reg_2076[7]_i_2_n_7 ),
        .I2(digit_histogram_13_3_reg_1788[6]),
        .I3(\digit_histogram_0_V_reg_1942[7]_i_2_n_7 ),
        .I4(digit_histogram_13_4_reg_2076[6]),
        .O(\digit_histogram_13_4_reg_2076[6]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_13_4_reg_2076[7]_i_1 
       (.I0(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[7]),
        .I1(\digit_histogram_13_4_reg_2076[7]_i_2_n_7 ),
        .I2(digit_histogram_13_3_reg_1788[7]),
        .I3(\digit_histogram_0_V_reg_1942[7]_i_2_n_7 ),
        .I4(digit_histogram_13_4_reg_2076[7]),
        .O(\digit_histogram_13_4_reg_2076[7]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'h0008880800000000)) 
    \digit_histogram_13_4_reg_2076[7]_i_2 
       (.I0(current_digit_V_we0),
        .I1(\digit_histogram_14_4_reg_2021[7]_i_3_n_7 ),
        .I2(digit_V_reg_7014_pp2_iter4_reg[1]),
        .I3(\p_091_0_i_i_reg_1954[3]_i_2_n_7 ),
        .I4(p_091_0_i_i_reg_1954[1]),
        .I5(ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4[0]),
        .O(\digit_histogram_13_4_reg_2076[7]_i_2_n_7 ));
  FDRE \digit_histogram_13_4_reg_2076_reg[0] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(\digit_histogram_13_4_reg_2076[0]_i_1_n_7 ),
        .Q(digit_histogram_13_4_reg_2076[0]),
        .R(1'b0));
  FDRE \digit_histogram_13_4_reg_2076_reg[1] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(\digit_histogram_13_4_reg_2076[1]_i_1_n_7 ),
        .Q(digit_histogram_13_4_reg_2076[1]),
        .R(1'b0));
  FDRE \digit_histogram_13_4_reg_2076_reg[2] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(\digit_histogram_13_4_reg_2076[2]_i_1_n_7 ),
        .Q(digit_histogram_13_4_reg_2076[2]),
        .R(1'b0));
  FDRE \digit_histogram_13_4_reg_2076_reg[3] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(\digit_histogram_13_4_reg_2076[3]_i_1_n_7 ),
        .Q(digit_histogram_13_4_reg_2076[3]),
        .R(1'b0));
  FDRE \digit_histogram_13_4_reg_2076_reg[4] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(\digit_histogram_13_4_reg_2076[4]_i_1_n_7 ),
        .Q(digit_histogram_13_4_reg_2076[4]),
        .R(1'b0));
  FDRE \digit_histogram_13_4_reg_2076_reg[5] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(\digit_histogram_13_4_reg_2076[5]_i_1_n_7 ),
        .Q(digit_histogram_13_4_reg_2076[5]),
        .R(1'b0));
  FDRE \digit_histogram_13_4_reg_2076_reg[6] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(\digit_histogram_13_4_reg_2076[6]_i_1_n_7 ),
        .Q(digit_histogram_13_4_reg_2076[6]),
        .R(1'b0));
  FDRE \digit_histogram_13_4_reg_2076_reg[7] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(\digit_histogram_13_4_reg_2076[7]_i_1_n_7 ),
        .Q(digit_histogram_13_4_reg_2076[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_13_5_reg_2956[0]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[0]),
        .I1(\digit_histogram_13_5_reg_2956[7]_i_2_n_7 ),
        .I2(digit_histogram_13_3_reg_1788[0]),
        .O(\digit_histogram_13_5_reg_2956[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_13_5_reg_2956[1]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[1]),
        .I1(\digit_histogram_13_5_reg_2956[7]_i_2_n_7 ),
        .I2(digit_histogram_13_3_reg_1788[1]),
        .O(\digit_histogram_13_5_reg_2956[1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_13_5_reg_2956[2]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[2]),
        .I1(\digit_histogram_13_5_reg_2956[7]_i_2_n_7 ),
        .I2(digit_histogram_13_3_reg_1788[2]),
        .O(\digit_histogram_13_5_reg_2956[2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_13_5_reg_2956[3]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[3]),
        .I1(\digit_histogram_13_5_reg_2956[7]_i_2_n_7 ),
        .I2(digit_histogram_13_3_reg_1788[3]),
        .O(\digit_histogram_13_5_reg_2956[3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_13_5_reg_2956[4]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[4]),
        .I1(\digit_histogram_13_5_reg_2956[7]_i_2_n_7 ),
        .I2(digit_histogram_13_3_reg_1788[4]),
        .O(\digit_histogram_13_5_reg_2956[4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_13_5_reg_2956[5]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[5]),
        .I1(\digit_histogram_13_5_reg_2956[7]_i_2_n_7 ),
        .I2(digit_histogram_13_3_reg_1788[5]),
        .O(\digit_histogram_13_5_reg_2956[5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_13_5_reg_2956[6]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[6]),
        .I1(\digit_histogram_13_5_reg_2956[7]_i_2_n_7 ),
        .I2(digit_histogram_13_3_reg_1788[6]),
        .O(\digit_histogram_13_5_reg_2956[6]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_13_5_reg_2956[7]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[7]),
        .I1(\digit_histogram_13_5_reg_2956[7]_i_2_n_7 ),
        .I2(digit_histogram_13_3_reg_1788[7]),
        .O(\digit_histogram_13_5_reg_2956[7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \digit_histogram_13_5_reg_2956[7]_i_2 
       (.I0(p_091_0_i_i_reg_1954[0]),
        .I1(p_091_0_i_i_reg_1954[2]),
        .I2(p_091_0_i_i_reg_1954[3]),
        .I3(ap_CS_fsm_state15),
        .I4(p_091_0_i_i_reg_1954[1]),
        .O(\digit_histogram_13_5_reg_2956[7]_i_2_n_7 ));
  FDRE \digit_histogram_13_5_reg_2956_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\digit_histogram_13_5_reg_2956[0]_i_1_n_7 ),
        .Q(digit_histogram_13_5_reg_2956[0]),
        .R(1'b0));
  FDRE \digit_histogram_13_5_reg_2956_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\digit_histogram_13_5_reg_2956[1]_i_1_n_7 ),
        .Q(digit_histogram_13_5_reg_2956[1]),
        .R(1'b0));
  FDRE \digit_histogram_13_5_reg_2956_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\digit_histogram_13_5_reg_2956[2]_i_1_n_7 ),
        .Q(digit_histogram_13_5_reg_2956[2]),
        .R(1'b0));
  FDRE \digit_histogram_13_5_reg_2956_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\digit_histogram_13_5_reg_2956[3]_i_1_n_7 ),
        .Q(digit_histogram_13_5_reg_2956[3]),
        .R(1'b0));
  FDRE \digit_histogram_13_5_reg_2956_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\digit_histogram_13_5_reg_2956[4]_i_1_n_7 ),
        .Q(digit_histogram_13_5_reg_2956[4]),
        .R(1'b0));
  FDRE \digit_histogram_13_5_reg_2956_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\digit_histogram_13_5_reg_2956[5]_i_1_n_7 ),
        .Q(digit_histogram_13_5_reg_2956[5]),
        .R(1'b0));
  FDRE \digit_histogram_13_5_reg_2956_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\digit_histogram_13_5_reg_2956[6]_i_1_n_7 ),
        .Q(digit_histogram_13_5_reg_2956[6]),
        .R(1'b0));
  FDRE \digit_histogram_13_5_reg_2956_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\digit_histogram_13_5_reg_2956[7]_i_1_n_7 ),
        .Q(digit_histogram_13_5_reg_2956[7]),
        .R(1'b0));
  FDRE \digit_histogram_13_s_reg_508_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(digit_histogram_13_5_reg_2956[0]),
        .Q(digit_histogram_13_s_reg_508[0]),
        .R(1'b0));
  FDRE \digit_histogram_13_s_reg_508_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(digit_histogram_13_5_reg_2956[1]),
        .Q(digit_histogram_13_s_reg_508[1]),
        .R(1'b0));
  FDRE \digit_histogram_13_s_reg_508_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(digit_histogram_13_5_reg_2956[2]),
        .Q(digit_histogram_13_s_reg_508[2]),
        .R(1'b0));
  FDRE \digit_histogram_13_s_reg_508_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(digit_histogram_13_5_reg_2956[3]),
        .Q(digit_histogram_13_s_reg_508[3]),
        .R(1'b0));
  FDRE \digit_histogram_13_s_reg_508_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(digit_histogram_13_5_reg_2956[4]),
        .Q(digit_histogram_13_s_reg_508[4]),
        .R(1'b0));
  FDRE \digit_histogram_13_s_reg_508_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(digit_histogram_13_5_reg_2956[5]),
        .Q(digit_histogram_13_s_reg_508[5]),
        .R(1'b0));
  FDRE \digit_histogram_13_s_reg_508_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(digit_histogram_13_5_reg_2956[6]),
        .Q(digit_histogram_13_s_reg_508[6]),
        .R(1'b0));
  FDRE \digit_histogram_13_s_reg_508_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(digit_histogram_13_5_reg_2956[7]),
        .Q(digit_histogram_13_s_reg_508[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00008000)) 
    \digit_histogram_14_1_reg_699[7]_i_1 
       (.I0(i_0_i_i_reg_864_reg[1]),
        .I1(i_0_i_i_reg_864_reg[3]),
        .I2(i_0_i_i_reg_864_reg[2]),
        .I3(ap_CS_fsm_state7),
        .I4(i_0_i_i_reg_864_reg[0]),
        .O(digit_histogram_14_1_reg_699));
  LUT3 #(
    .INIT(8'h04)) 
    \digit_histogram_14_1_reg_699[7]_i_2 
       (.I0(\op2_assign_i_reg_676_reg[5]_0 ),
        .I1(Q[1]),
        .I2(ap_NS_fsm154_out),
        .O(i_0_i_i_reg_864));
  FDRE \digit_histogram_14_1_reg_699_reg[0] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_864),
        .D(digit_histogram_14_s_reg_496[0]),
        .Q(\digit_histogram_14_1_reg_699_reg_n_7_[0] ),
        .R(digit_histogram_14_1_reg_699));
  FDRE \digit_histogram_14_1_reg_699_reg[1] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_864),
        .D(digit_histogram_14_s_reg_496[1]),
        .Q(\digit_histogram_14_1_reg_699_reg_n_7_[1] ),
        .R(digit_histogram_14_1_reg_699));
  FDRE \digit_histogram_14_1_reg_699_reg[2] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_864),
        .D(digit_histogram_14_s_reg_496[2]),
        .Q(\digit_histogram_14_1_reg_699_reg_n_7_[2] ),
        .R(digit_histogram_14_1_reg_699));
  FDRE \digit_histogram_14_1_reg_699_reg[3] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_864),
        .D(digit_histogram_14_s_reg_496[3]),
        .Q(\digit_histogram_14_1_reg_699_reg_n_7_[3] ),
        .R(digit_histogram_14_1_reg_699));
  FDRE \digit_histogram_14_1_reg_699_reg[4] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_864),
        .D(digit_histogram_14_s_reg_496[4]),
        .Q(\digit_histogram_14_1_reg_699_reg_n_7_[4] ),
        .R(digit_histogram_14_1_reg_699));
  FDRE \digit_histogram_14_1_reg_699_reg[5] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_864),
        .D(digit_histogram_14_s_reg_496[5]),
        .Q(\digit_histogram_14_1_reg_699_reg_n_7_[5] ),
        .R(digit_histogram_14_1_reg_699));
  FDRE \digit_histogram_14_1_reg_699_reg[6] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_864),
        .D(digit_histogram_14_s_reg_496[6]),
        .Q(\digit_histogram_14_1_reg_699_reg_n_7_[6] ),
        .R(digit_histogram_14_1_reg_699));
  FDRE \digit_histogram_14_1_reg_699_reg[7] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_864),
        .D(digit_histogram_14_s_reg_496[7]),
        .Q(\digit_histogram_14_1_reg_699_reg_n_7_[7] ),
        .R(digit_histogram_14_1_reg_699));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_14_3_reg_1777[0]_i_1 
       (.I0(\digit_histogram_14_1_reg_699_reg_n_7_[0] ),
        .I1(ap_CS_fsm_state8),
        .I2(digit_histogram_14_3_reg_1777[0]),
        .I3(\digit_histogram_0_V_reg_1942[1]_i_2_n_7 ),
        .I4(digit_histogram_14_4_reg_2021[0]),
        .O(\digit_histogram_14_3_reg_1777[0]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_14_3_reg_1777[1]_i_1 
       (.I0(\digit_histogram_14_1_reg_699_reg_n_7_[1] ),
        .I1(ap_CS_fsm_state8),
        .I2(digit_histogram_14_3_reg_1777[1]),
        .I3(\digit_histogram_0_V_reg_1942[1]_i_2_n_7 ),
        .I4(digit_histogram_14_4_reg_2021[1]),
        .O(\digit_histogram_14_3_reg_1777[1]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_14_3_reg_1777[2]_i_1 
       (.I0(\digit_histogram_14_1_reg_699_reg_n_7_[2] ),
        .I1(ap_CS_fsm_state8),
        .I2(digit_histogram_14_3_reg_1777[2]),
        .I3(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I4(digit_histogram_14_4_reg_2021[2]),
        .O(\digit_histogram_14_3_reg_1777[2]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_14_3_reg_1777[3]_i_1 
       (.I0(\digit_histogram_14_1_reg_699_reg_n_7_[3] ),
        .I1(ap_CS_fsm_state8),
        .I2(digit_histogram_14_3_reg_1777[3]),
        .I3(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I4(digit_histogram_14_4_reg_2021[3]),
        .O(\digit_histogram_14_3_reg_1777[3]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_14_3_reg_1777[4]_i_1 
       (.I0(\digit_histogram_14_1_reg_699_reg_n_7_[4] ),
        .I1(ap_CS_fsm_state8),
        .I2(digit_histogram_14_3_reg_1777[4]),
        .I3(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I4(digit_histogram_14_4_reg_2021[4]),
        .O(\digit_histogram_14_3_reg_1777[4]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_14_3_reg_1777[5]_i_1 
       (.I0(\digit_histogram_14_1_reg_699_reg_n_7_[5] ),
        .I1(ap_CS_fsm_state8),
        .I2(digit_histogram_14_3_reg_1777[5]),
        .I3(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I4(digit_histogram_14_4_reg_2021[5]),
        .O(\digit_histogram_14_3_reg_1777[5]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_14_3_reg_1777[6]_i_1 
       (.I0(\digit_histogram_14_1_reg_699_reg_n_7_[6] ),
        .I1(ap_CS_fsm_state8),
        .I2(digit_histogram_14_3_reg_1777[6]),
        .I3(\digit_histogram_0_V_reg_1942[7]_i_2_n_7 ),
        .I4(digit_histogram_14_4_reg_2021[6]),
        .O(\digit_histogram_14_3_reg_1777[6]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_14_3_reg_1777[7]_i_1 
       (.I0(\digit_histogram_14_1_reg_699_reg_n_7_[7] ),
        .I1(ap_CS_fsm_state8),
        .I2(digit_histogram_14_3_reg_1777[7]),
        .I3(\digit_histogram_0_V_reg_1942[7]_i_2_n_7 ),
        .I4(digit_histogram_14_4_reg_2021[7]),
        .O(\digit_histogram_14_3_reg_1777[7]_i_1_n_7 ));
  FDRE \digit_histogram_14_3_reg_1777_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_histogram_14_3_reg_1777[0]_i_1_n_7 ),
        .Q(digit_histogram_14_3_reg_1777[0]),
        .R(1'b0));
  FDRE \digit_histogram_14_3_reg_1777_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_histogram_14_3_reg_1777[1]_i_1_n_7 ),
        .Q(digit_histogram_14_3_reg_1777[1]),
        .R(1'b0));
  FDRE \digit_histogram_14_3_reg_1777_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_histogram_14_3_reg_1777[2]_i_1_n_7 ),
        .Q(digit_histogram_14_3_reg_1777[2]),
        .R(1'b0));
  FDRE \digit_histogram_14_3_reg_1777_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_histogram_14_3_reg_1777[3]_i_1_n_7 ),
        .Q(digit_histogram_14_3_reg_1777[3]),
        .R(1'b0));
  FDRE \digit_histogram_14_3_reg_1777_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_histogram_14_3_reg_1777[4]_i_1_n_7 ),
        .Q(digit_histogram_14_3_reg_1777[4]),
        .R(1'b0));
  FDRE \digit_histogram_14_3_reg_1777_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_histogram_14_3_reg_1777[5]_i_1_n_7 ),
        .Q(digit_histogram_14_3_reg_1777[5]),
        .R(1'b0));
  FDRE \digit_histogram_14_3_reg_1777_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_histogram_14_3_reg_1777[6]_i_1_n_7 ),
        .Q(digit_histogram_14_3_reg_1777[6]),
        .R(1'b0));
  FDRE \digit_histogram_14_3_reg_1777_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_histogram_14_3_reg_1777[7]_i_1_n_7 ),
        .Q(digit_histogram_14_3_reg_1777[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_14_4_reg_2021[0]_i_1 
       (.I0(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[0]),
        .I1(\digit_histogram_14_4_reg_2021[7]_i_2_n_7 ),
        .I2(digit_histogram_14_3_reg_1777[0]),
        .I3(\digit_histogram_0_V_reg_1942[1]_i_2_n_7 ),
        .I4(digit_histogram_14_4_reg_2021[0]),
        .O(\digit_histogram_14_4_reg_2021[0]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_14_4_reg_2021[1]_i_1 
       (.I0(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[1]),
        .I1(\digit_histogram_14_4_reg_2021[7]_i_2_n_7 ),
        .I2(digit_histogram_14_3_reg_1777[1]),
        .I3(\digit_histogram_0_V_reg_1942[1]_i_2_n_7 ),
        .I4(digit_histogram_14_4_reg_2021[1]),
        .O(\digit_histogram_14_4_reg_2021[1]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_14_4_reg_2021[2]_i_1 
       (.I0(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[2]),
        .I1(\digit_histogram_14_4_reg_2021[7]_i_2_n_7 ),
        .I2(digit_histogram_14_3_reg_1777[2]),
        .I3(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I4(digit_histogram_14_4_reg_2021[2]),
        .O(\digit_histogram_14_4_reg_2021[2]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_14_4_reg_2021[3]_i_1 
       (.I0(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[3]),
        .I1(\digit_histogram_14_4_reg_2021[7]_i_2_n_7 ),
        .I2(digit_histogram_14_3_reg_1777[3]),
        .I3(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I4(digit_histogram_14_4_reg_2021[3]),
        .O(\digit_histogram_14_4_reg_2021[3]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_14_4_reg_2021[4]_i_1 
       (.I0(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[4]),
        .I1(\digit_histogram_14_4_reg_2021[7]_i_2_n_7 ),
        .I2(digit_histogram_14_3_reg_1777[4]),
        .I3(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I4(digit_histogram_14_4_reg_2021[4]),
        .O(\digit_histogram_14_4_reg_2021[4]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_14_4_reg_2021[5]_i_1 
       (.I0(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[5]),
        .I1(\digit_histogram_14_4_reg_2021[7]_i_2_n_7 ),
        .I2(digit_histogram_14_3_reg_1777[5]),
        .I3(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I4(digit_histogram_14_4_reg_2021[5]),
        .O(\digit_histogram_14_4_reg_2021[5]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_14_4_reg_2021[6]_i_1 
       (.I0(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[6]),
        .I1(\digit_histogram_14_4_reg_2021[7]_i_2_n_7 ),
        .I2(digit_histogram_14_3_reg_1777[6]),
        .I3(\digit_histogram_0_V_reg_1942[7]_i_2_n_7 ),
        .I4(digit_histogram_14_4_reg_2021[6]),
        .O(\digit_histogram_14_4_reg_2021[6]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_14_4_reg_2021[7]_i_1 
       (.I0(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[7]),
        .I1(\digit_histogram_14_4_reg_2021[7]_i_2_n_7 ),
        .I2(digit_histogram_14_3_reg_1777[7]),
        .I3(\digit_histogram_0_V_reg_1942[7]_i_2_n_7 ),
        .I4(digit_histogram_14_4_reg_2021[7]),
        .O(\digit_histogram_14_4_reg_2021[7]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'h0008880800000000)) 
    \digit_histogram_14_4_reg_2021[7]_i_2 
       (.I0(current_digit_V_we0),
        .I1(\digit_histogram_14_4_reg_2021[7]_i_3_n_7 ),
        .I2(digit_V_reg_7014_pp2_iter4_reg[0]),
        .I3(\p_091_0_i_i_reg_1954[3]_i_2_n_7 ),
        .I4(p_091_0_i_i_reg_1954[0]),
        .I5(ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4[1]),
        .O(\digit_histogram_14_4_reg_2021[7]_i_2_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT5 #(
    .INIT(32'hCCA000A0)) 
    \digit_histogram_14_4_reg_2021[7]_i_3 
       (.I0(digit_V_reg_7014_pp2_iter4_reg[3]),
        .I1(p_091_0_i_i_reg_1954[3]),
        .I2(digit_V_reg_7014_pp2_iter4_reg[2]),
        .I3(\p_091_0_i_i_reg_1954[3]_i_2_n_7 ),
        .I4(p_091_0_i_i_reg_1954[2]),
        .O(\digit_histogram_14_4_reg_2021[7]_i_3_n_7 ));
  FDRE \digit_histogram_14_4_reg_2021_reg[0] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(\digit_histogram_14_4_reg_2021[0]_i_1_n_7 ),
        .Q(digit_histogram_14_4_reg_2021[0]),
        .R(1'b0));
  FDRE \digit_histogram_14_4_reg_2021_reg[1] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(\digit_histogram_14_4_reg_2021[1]_i_1_n_7 ),
        .Q(digit_histogram_14_4_reg_2021[1]),
        .R(1'b0));
  FDRE \digit_histogram_14_4_reg_2021_reg[2] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(\digit_histogram_14_4_reg_2021[2]_i_1_n_7 ),
        .Q(digit_histogram_14_4_reg_2021[2]),
        .R(1'b0));
  FDRE \digit_histogram_14_4_reg_2021_reg[3] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(\digit_histogram_14_4_reg_2021[3]_i_1_n_7 ),
        .Q(digit_histogram_14_4_reg_2021[3]),
        .R(1'b0));
  FDRE \digit_histogram_14_4_reg_2021_reg[4] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(\digit_histogram_14_4_reg_2021[4]_i_1_n_7 ),
        .Q(digit_histogram_14_4_reg_2021[4]),
        .R(1'b0));
  FDRE \digit_histogram_14_4_reg_2021_reg[5] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(\digit_histogram_14_4_reg_2021[5]_i_1_n_7 ),
        .Q(digit_histogram_14_4_reg_2021[5]),
        .R(1'b0));
  FDRE \digit_histogram_14_4_reg_2021_reg[6] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(\digit_histogram_14_4_reg_2021[6]_i_1_n_7 ),
        .Q(digit_histogram_14_4_reg_2021[6]),
        .R(1'b0));
  FDRE \digit_histogram_14_4_reg_2021_reg[7] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(\digit_histogram_14_4_reg_2021[7]_i_1_n_7 ),
        .Q(digit_histogram_14_4_reg_2021[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_14_5_reg_2901[0]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[0]),
        .I1(\digit_histogram_14_5_reg_2901[7]_i_2_n_7 ),
        .I2(digit_histogram_14_3_reg_1777[0]),
        .O(\digit_histogram_14_5_reg_2901[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_14_5_reg_2901[1]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[1]),
        .I1(\digit_histogram_14_5_reg_2901[7]_i_2_n_7 ),
        .I2(digit_histogram_14_3_reg_1777[1]),
        .O(\digit_histogram_14_5_reg_2901[1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_14_5_reg_2901[2]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[2]),
        .I1(\digit_histogram_14_5_reg_2901[7]_i_2_n_7 ),
        .I2(digit_histogram_14_3_reg_1777[2]),
        .O(\digit_histogram_14_5_reg_2901[2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_14_5_reg_2901[3]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[3]),
        .I1(\digit_histogram_14_5_reg_2901[7]_i_2_n_7 ),
        .I2(digit_histogram_14_3_reg_1777[3]),
        .O(\digit_histogram_14_5_reg_2901[3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_14_5_reg_2901[4]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[4]),
        .I1(\digit_histogram_14_5_reg_2901[7]_i_2_n_7 ),
        .I2(digit_histogram_14_3_reg_1777[4]),
        .O(\digit_histogram_14_5_reg_2901[4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_14_5_reg_2901[5]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[5]),
        .I1(\digit_histogram_14_5_reg_2901[7]_i_2_n_7 ),
        .I2(digit_histogram_14_3_reg_1777[5]),
        .O(\digit_histogram_14_5_reg_2901[5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_14_5_reg_2901[6]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[6]),
        .I1(\digit_histogram_14_5_reg_2901[7]_i_2_n_7 ),
        .I2(digit_histogram_14_3_reg_1777[6]),
        .O(\digit_histogram_14_5_reg_2901[6]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_14_5_reg_2901[7]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[7]),
        .I1(\digit_histogram_14_5_reg_2901[7]_i_2_n_7 ),
        .I2(digit_histogram_14_3_reg_1777[7]),
        .O(\digit_histogram_14_5_reg_2901[7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    \digit_histogram_14_5_reg_2901[7]_i_2 
       (.I0(ap_CS_fsm_state15),
        .I1(p_091_0_i_i_reg_1954[3]),
        .I2(p_091_0_i_i_reg_1954[2]),
        .I3(p_091_0_i_i_reg_1954[0]),
        .I4(p_091_0_i_i_reg_1954[1]),
        .O(\digit_histogram_14_5_reg_2901[7]_i_2_n_7 ));
  FDRE \digit_histogram_14_5_reg_2901_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\digit_histogram_14_5_reg_2901[0]_i_1_n_7 ),
        .Q(digit_histogram_14_5_reg_2901[0]),
        .R(1'b0));
  FDRE \digit_histogram_14_5_reg_2901_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\digit_histogram_14_5_reg_2901[1]_i_1_n_7 ),
        .Q(digit_histogram_14_5_reg_2901[1]),
        .R(1'b0));
  FDRE \digit_histogram_14_5_reg_2901_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\digit_histogram_14_5_reg_2901[2]_i_1_n_7 ),
        .Q(digit_histogram_14_5_reg_2901[2]),
        .R(1'b0));
  FDRE \digit_histogram_14_5_reg_2901_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\digit_histogram_14_5_reg_2901[3]_i_1_n_7 ),
        .Q(digit_histogram_14_5_reg_2901[3]),
        .R(1'b0));
  FDRE \digit_histogram_14_5_reg_2901_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\digit_histogram_14_5_reg_2901[4]_i_1_n_7 ),
        .Q(digit_histogram_14_5_reg_2901[4]),
        .R(1'b0));
  FDRE \digit_histogram_14_5_reg_2901_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\digit_histogram_14_5_reg_2901[5]_i_1_n_7 ),
        .Q(digit_histogram_14_5_reg_2901[5]),
        .R(1'b0));
  FDRE \digit_histogram_14_5_reg_2901_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\digit_histogram_14_5_reg_2901[6]_i_1_n_7 ),
        .Q(digit_histogram_14_5_reg_2901[6]),
        .R(1'b0));
  FDRE \digit_histogram_14_5_reg_2901_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\digit_histogram_14_5_reg_2901[7]_i_1_n_7 ),
        .Q(digit_histogram_14_5_reg_2901[7]),
        .R(1'b0));
  FDRE \digit_histogram_14_s_reg_496_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(digit_histogram_14_5_reg_2901[0]),
        .Q(digit_histogram_14_s_reg_496[0]),
        .R(1'b0));
  FDRE \digit_histogram_14_s_reg_496_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(digit_histogram_14_5_reg_2901[1]),
        .Q(digit_histogram_14_s_reg_496[1]),
        .R(1'b0));
  FDRE \digit_histogram_14_s_reg_496_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(digit_histogram_14_5_reg_2901[2]),
        .Q(digit_histogram_14_s_reg_496[2]),
        .R(1'b0));
  FDRE \digit_histogram_14_s_reg_496_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(digit_histogram_14_5_reg_2901[3]),
        .Q(digit_histogram_14_s_reg_496[3]),
        .R(1'b0));
  FDRE \digit_histogram_14_s_reg_496_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(digit_histogram_14_5_reg_2901[4]),
        .Q(digit_histogram_14_s_reg_496[4]),
        .R(1'b0));
  FDRE \digit_histogram_14_s_reg_496_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(digit_histogram_14_5_reg_2901[5]),
        .Q(digit_histogram_14_s_reg_496[5]),
        .R(1'b0));
  FDRE \digit_histogram_14_s_reg_496_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(digit_histogram_14_5_reg_2901[6]),
        .Q(digit_histogram_14_s_reg_496[6]),
        .R(1'b0));
  FDRE \digit_histogram_14_s_reg_496_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(digit_histogram_14_5_reg_2901[7]),
        .Q(digit_histogram_14_s_reg_496[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80000000)) 
    \digit_histogram_15_1_reg_688[7]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(i_0_i_i_reg_864_reg[3]),
        .I2(i_0_i_i_reg_864_reg[2]),
        .I3(i_0_i_i_reg_864_reg[1]),
        .I4(i_0_i_i_reg_864_reg[0]),
        .O(digit_histogram_15_1_reg_688));
  LUT6 #(
    .INIT(64'hEAAAAAAAAAAAAAAA)) 
    \digit_histogram_15_1_reg_688[7]_i_2 
       (.I0(i_0_i_i_reg_864),
        .I1(i_0_i_i_reg_864_reg[0]),
        .I2(i_0_i_i_reg_864_reg[1]),
        .I3(i_0_i_i_reg_864_reg[2]),
        .I4(i_0_i_i_reg_864_reg[3]),
        .I5(ap_CS_fsm_state7),
        .O(\digit_histogram_15_1_reg_688[7]_i_2_n_7 ));
  FDRE \digit_histogram_15_1_reg_688_reg[0] 
       (.C(ap_clk),
        .CE(\digit_histogram_15_1_reg_688[7]_i_2_n_7 ),
        .D(digit_histogram_15_s_reg_484[0]),
        .Q(\digit_histogram_15_1_reg_688_reg_n_7_[0] ),
        .R(digit_histogram_15_1_reg_688));
  FDRE \digit_histogram_15_1_reg_688_reg[1] 
       (.C(ap_clk),
        .CE(\digit_histogram_15_1_reg_688[7]_i_2_n_7 ),
        .D(digit_histogram_15_s_reg_484[1]),
        .Q(\digit_histogram_15_1_reg_688_reg_n_7_[1] ),
        .R(digit_histogram_15_1_reg_688));
  FDRE \digit_histogram_15_1_reg_688_reg[2] 
       (.C(ap_clk),
        .CE(\digit_histogram_15_1_reg_688[7]_i_2_n_7 ),
        .D(digit_histogram_15_s_reg_484[2]),
        .Q(\digit_histogram_15_1_reg_688_reg_n_7_[2] ),
        .R(digit_histogram_15_1_reg_688));
  FDRE \digit_histogram_15_1_reg_688_reg[3] 
       (.C(ap_clk),
        .CE(\digit_histogram_15_1_reg_688[7]_i_2_n_7 ),
        .D(digit_histogram_15_s_reg_484[3]),
        .Q(\digit_histogram_15_1_reg_688_reg_n_7_[3] ),
        .R(digit_histogram_15_1_reg_688));
  FDRE \digit_histogram_15_1_reg_688_reg[4] 
       (.C(ap_clk),
        .CE(\digit_histogram_15_1_reg_688[7]_i_2_n_7 ),
        .D(digit_histogram_15_s_reg_484[4]),
        .Q(\digit_histogram_15_1_reg_688_reg_n_7_[4] ),
        .R(digit_histogram_15_1_reg_688));
  FDRE \digit_histogram_15_1_reg_688_reg[5] 
       (.C(ap_clk),
        .CE(\digit_histogram_15_1_reg_688[7]_i_2_n_7 ),
        .D(digit_histogram_15_s_reg_484[5]),
        .Q(\digit_histogram_15_1_reg_688_reg_n_7_[5] ),
        .R(digit_histogram_15_1_reg_688));
  FDRE \digit_histogram_15_1_reg_688_reg[6] 
       (.C(ap_clk),
        .CE(\digit_histogram_15_1_reg_688[7]_i_2_n_7 ),
        .D(digit_histogram_15_s_reg_484[6]),
        .Q(\digit_histogram_15_1_reg_688_reg_n_7_[6] ),
        .R(digit_histogram_15_1_reg_688));
  FDRE \digit_histogram_15_1_reg_688_reg[7] 
       (.C(ap_clk),
        .CE(\digit_histogram_15_1_reg_688[7]_i_2_n_7 ),
        .D(digit_histogram_15_s_reg_484[7]),
        .Q(\digit_histogram_15_1_reg_688_reg_n_7_[7] ),
        .R(digit_histogram_15_1_reg_688));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_15_3_reg_1766[0]_i_1 
       (.I0(\digit_histogram_15_1_reg_688_reg_n_7_[0] ),
        .I1(ap_CS_fsm_state8),
        .I2(digit_histogram_15_3_reg_1766[0]),
        .I3(\digit_histogram_0_V_reg_1942[1]_i_2_n_7 ),
        .I4(digit_histogram_15_4_reg_1966[0]),
        .O(\digit_histogram_15_3_reg_1766[0]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_15_3_reg_1766[1]_i_1 
       (.I0(\digit_histogram_15_1_reg_688_reg_n_7_[1] ),
        .I1(ap_CS_fsm_state8),
        .I2(digit_histogram_15_3_reg_1766[1]),
        .I3(\digit_histogram_0_V_reg_1942[1]_i_2_n_7 ),
        .I4(digit_histogram_15_4_reg_1966[1]),
        .O(\digit_histogram_15_3_reg_1766[1]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_15_3_reg_1766[2]_i_1 
       (.I0(\digit_histogram_15_1_reg_688_reg_n_7_[2] ),
        .I1(ap_CS_fsm_state8),
        .I2(digit_histogram_15_3_reg_1766[2]),
        .I3(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I4(digit_histogram_15_4_reg_1966[2]),
        .O(\digit_histogram_15_3_reg_1766[2]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_15_3_reg_1766[3]_i_1 
       (.I0(\digit_histogram_15_1_reg_688_reg_n_7_[3] ),
        .I1(ap_CS_fsm_state8),
        .I2(digit_histogram_15_3_reg_1766[3]),
        .I3(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I4(digit_histogram_15_4_reg_1966[3]),
        .O(\digit_histogram_15_3_reg_1766[3]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_15_3_reg_1766[4]_i_1 
       (.I0(\digit_histogram_15_1_reg_688_reg_n_7_[4] ),
        .I1(ap_CS_fsm_state8),
        .I2(digit_histogram_15_3_reg_1766[4]),
        .I3(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I4(digit_histogram_15_4_reg_1966[4]),
        .O(\digit_histogram_15_3_reg_1766[4]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_15_3_reg_1766[5]_i_1 
       (.I0(\digit_histogram_15_1_reg_688_reg_n_7_[5] ),
        .I1(ap_CS_fsm_state8),
        .I2(digit_histogram_15_3_reg_1766[5]),
        .I3(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I4(digit_histogram_15_4_reg_1966[5]),
        .O(\digit_histogram_15_3_reg_1766[5]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_15_3_reg_1766[6]_i_1 
       (.I0(\digit_histogram_15_1_reg_688_reg_n_7_[6] ),
        .I1(ap_CS_fsm_state8),
        .I2(digit_histogram_15_3_reg_1766[6]),
        .I3(\digit_histogram_0_V_reg_1942[7]_i_2_n_7 ),
        .I4(digit_histogram_15_4_reg_1966[6]),
        .O(\digit_histogram_15_3_reg_1766[6]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_15_3_reg_1766[7]_i_1 
       (.I0(\digit_histogram_15_1_reg_688_reg_n_7_[7] ),
        .I1(ap_CS_fsm_state8),
        .I2(digit_histogram_15_3_reg_1766[7]),
        .I3(\digit_histogram_0_V_reg_1942[7]_i_2_n_7 ),
        .I4(digit_histogram_15_4_reg_1966[7]),
        .O(\digit_histogram_15_3_reg_1766[7]_i_1_n_7 ));
  FDRE \digit_histogram_15_3_reg_1766_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_histogram_15_3_reg_1766[0]_i_1_n_7 ),
        .Q(digit_histogram_15_3_reg_1766[0]),
        .R(1'b0));
  FDRE \digit_histogram_15_3_reg_1766_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_histogram_15_3_reg_1766[1]_i_1_n_7 ),
        .Q(digit_histogram_15_3_reg_1766[1]),
        .R(1'b0));
  FDRE \digit_histogram_15_3_reg_1766_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_histogram_15_3_reg_1766[2]_i_1_n_7 ),
        .Q(digit_histogram_15_3_reg_1766[2]),
        .R(1'b0));
  FDRE \digit_histogram_15_3_reg_1766_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_histogram_15_3_reg_1766[3]_i_1_n_7 ),
        .Q(digit_histogram_15_3_reg_1766[3]),
        .R(1'b0));
  FDRE \digit_histogram_15_3_reg_1766_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_histogram_15_3_reg_1766[4]_i_1_n_7 ),
        .Q(digit_histogram_15_3_reg_1766[4]),
        .R(1'b0));
  FDRE \digit_histogram_15_3_reg_1766_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_histogram_15_3_reg_1766[5]_i_1_n_7 ),
        .Q(digit_histogram_15_3_reg_1766[5]),
        .R(1'b0));
  FDRE \digit_histogram_15_3_reg_1766_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_histogram_15_3_reg_1766[6]_i_1_n_7 ),
        .Q(digit_histogram_15_3_reg_1766[6]),
        .R(1'b0));
  FDRE \digit_histogram_15_3_reg_1766_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_histogram_15_3_reg_1766[7]_i_1_n_7 ),
        .Q(digit_histogram_15_3_reg_1766[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_15_4_reg_1966[0]_i_1 
       (.I0(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[0]),
        .I1(\digit_histogram_15_4_reg_1966[7]_i_2_n_7 ),
        .I2(digit_histogram_15_3_reg_1766[0]),
        .I3(\digit_histogram_0_V_reg_1942[1]_i_2_n_7 ),
        .I4(digit_histogram_15_4_reg_1966[0]),
        .O(\digit_histogram_15_4_reg_1966[0]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_15_4_reg_1966[1]_i_1 
       (.I0(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[1]),
        .I1(\digit_histogram_15_4_reg_1966[7]_i_2_n_7 ),
        .I2(digit_histogram_15_3_reg_1766[1]),
        .I3(\digit_histogram_0_V_reg_1942[1]_i_2_n_7 ),
        .I4(digit_histogram_15_4_reg_1966[1]),
        .O(\digit_histogram_15_4_reg_1966[1]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_15_4_reg_1966[2]_i_1 
       (.I0(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[2]),
        .I1(\digit_histogram_15_4_reg_1966[7]_i_2_n_7 ),
        .I2(digit_histogram_15_3_reg_1766[2]),
        .I3(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I4(digit_histogram_15_4_reg_1966[2]),
        .O(\digit_histogram_15_4_reg_1966[2]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_15_4_reg_1966[3]_i_1 
       (.I0(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[3]),
        .I1(\digit_histogram_15_4_reg_1966[7]_i_2_n_7 ),
        .I2(digit_histogram_15_3_reg_1766[3]),
        .I3(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I4(digit_histogram_15_4_reg_1966[3]),
        .O(\digit_histogram_15_4_reg_1966[3]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_15_4_reg_1966[4]_i_1 
       (.I0(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[4]),
        .I1(\digit_histogram_15_4_reg_1966[7]_i_2_n_7 ),
        .I2(digit_histogram_15_3_reg_1766[4]),
        .I3(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I4(digit_histogram_15_4_reg_1966[4]),
        .O(\digit_histogram_15_4_reg_1966[4]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_15_4_reg_1966[5]_i_1 
       (.I0(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[5]),
        .I1(\digit_histogram_15_4_reg_1966[7]_i_2_n_7 ),
        .I2(digit_histogram_15_3_reg_1766[5]),
        .I3(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I4(digit_histogram_15_4_reg_1966[5]),
        .O(\digit_histogram_15_4_reg_1966[5]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_15_4_reg_1966[6]_i_1 
       (.I0(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[6]),
        .I1(\digit_histogram_15_4_reg_1966[7]_i_2_n_7 ),
        .I2(digit_histogram_15_3_reg_1766[6]),
        .I3(\digit_histogram_0_V_reg_1942[7]_i_2_n_7 ),
        .I4(digit_histogram_15_4_reg_1966[6]),
        .O(\digit_histogram_15_4_reg_1966[6]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_15_4_reg_1966[7]_i_1 
       (.I0(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[7]),
        .I1(\digit_histogram_15_4_reg_1966[7]_i_2_n_7 ),
        .I2(digit_histogram_15_3_reg_1766[7]),
        .I3(\digit_histogram_0_V_reg_1942[7]_i_2_n_7 ),
        .I4(digit_histogram_15_4_reg_1966[7]),
        .O(\digit_histogram_15_4_reg_1966[7]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'h54040000FFFFFFFF)) 
    \digit_histogram_15_4_reg_1966[7]_i_2 
       (.I0(\digit_histogram_3_V_4_reg_2626[7]_i_3_n_7 ),
        .I1(digit_V_reg_7014_pp2_iter4_reg[3]),
        .I2(\p_091_0_i_i_reg_1954[3]_i_2_n_7 ),
        .I3(p_091_0_i_i_reg_1954[3]),
        .I4(ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4[2]),
        .I5(current_digit_V_we0),
        .O(\digit_histogram_15_4_reg_1966[7]_i_2_n_7 ));
  FDRE \digit_histogram_15_4_reg_1966_reg[0] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(\digit_histogram_15_4_reg_1966[0]_i_1_n_7 ),
        .Q(digit_histogram_15_4_reg_1966[0]),
        .R(1'b0));
  FDRE \digit_histogram_15_4_reg_1966_reg[1] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(\digit_histogram_15_4_reg_1966[1]_i_1_n_7 ),
        .Q(digit_histogram_15_4_reg_1966[1]),
        .R(1'b0));
  FDRE \digit_histogram_15_4_reg_1966_reg[2] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(\digit_histogram_15_4_reg_1966[2]_i_1_n_7 ),
        .Q(digit_histogram_15_4_reg_1966[2]),
        .R(1'b0));
  FDRE \digit_histogram_15_4_reg_1966_reg[3] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(\digit_histogram_15_4_reg_1966[3]_i_1_n_7 ),
        .Q(digit_histogram_15_4_reg_1966[3]),
        .R(1'b0));
  FDRE \digit_histogram_15_4_reg_1966_reg[4] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(\digit_histogram_15_4_reg_1966[4]_i_1_n_7 ),
        .Q(digit_histogram_15_4_reg_1966[4]),
        .R(1'b0));
  FDRE \digit_histogram_15_4_reg_1966_reg[5] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(\digit_histogram_15_4_reg_1966[5]_i_1_n_7 ),
        .Q(digit_histogram_15_4_reg_1966[5]),
        .R(1'b0));
  FDRE \digit_histogram_15_4_reg_1966_reg[6] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(\digit_histogram_15_4_reg_1966[6]_i_1_n_7 ),
        .Q(digit_histogram_15_4_reg_1966[6]),
        .R(1'b0));
  FDRE \digit_histogram_15_4_reg_1966_reg[7] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(\digit_histogram_15_4_reg_1966[7]_i_1_n_7 ),
        .Q(digit_histogram_15_4_reg_1966[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_15_5_reg_2846[0]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[0]),
        .I1(\digit_histogram_15_5_reg_2846[7]_i_2_n_7 ),
        .I2(digit_histogram_15_3_reg_1766[0]),
        .O(\digit_histogram_15_5_reg_2846[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_15_5_reg_2846[1]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[1]),
        .I1(\digit_histogram_15_5_reg_2846[7]_i_2_n_7 ),
        .I2(digit_histogram_15_3_reg_1766[1]),
        .O(\digit_histogram_15_5_reg_2846[1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_15_5_reg_2846[2]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[2]),
        .I1(\digit_histogram_15_5_reg_2846[7]_i_2_n_7 ),
        .I2(digit_histogram_15_3_reg_1766[2]),
        .O(\digit_histogram_15_5_reg_2846[2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_15_5_reg_2846[3]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[3]),
        .I1(\digit_histogram_15_5_reg_2846[7]_i_2_n_7 ),
        .I2(digit_histogram_15_3_reg_1766[3]),
        .O(\digit_histogram_15_5_reg_2846[3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_15_5_reg_2846[4]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[4]),
        .I1(\digit_histogram_15_5_reg_2846[7]_i_2_n_7 ),
        .I2(digit_histogram_15_3_reg_1766[4]),
        .O(\digit_histogram_15_5_reg_2846[4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_15_5_reg_2846[5]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[5]),
        .I1(\digit_histogram_15_5_reg_2846[7]_i_2_n_7 ),
        .I2(digit_histogram_15_3_reg_1766[5]),
        .O(\digit_histogram_15_5_reg_2846[5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_15_5_reg_2846[6]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[6]),
        .I1(\digit_histogram_15_5_reg_2846[7]_i_2_n_7 ),
        .I2(digit_histogram_15_3_reg_1766[6]),
        .O(\digit_histogram_15_5_reg_2846[6]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_15_5_reg_2846[7]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[7]),
        .I1(\digit_histogram_15_5_reg_2846[7]_i_2_n_7 ),
        .I2(digit_histogram_15_3_reg_1766[7]),
        .O(\digit_histogram_15_5_reg_2846[7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT5 #(
    .INIT(32'hD5555555)) 
    \digit_histogram_15_5_reg_2846[7]_i_2 
       (.I0(ap_CS_fsm_state15),
        .I1(p_091_0_i_i_reg_1954[3]),
        .I2(p_091_0_i_i_reg_1954[2]),
        .I3(p_091_0_i_i_reg_1954[0]),
        .I4(p_091_0_i_i_reg_1954[1]),
        .O(\digit_histogram_15_5_reg_2846[7]_i_2_n_7 ));
  FDRE \digit_histogram_15_5_reg_2846_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\digit_histogram_15_5_reg_2846[0]_i_1_n_7 ),
        .Q(digit_histogram_15_5_reg_2846[0]),
        .R(1'b0));
  FDRE \digit_histogram_15_5_reg_2846_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\digit_histogram_15_5_reg_2846[1]_i_1_n_7 ),
        .Q(digit_histogram_15_5_reg_2846[1]),
        .R(1'b0));
  FDRE \digit_histogram_15_5_reg_2846_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\digit_histogram_15_5_reg_2846[2]_i_1_n_7 ),
        .Q(digit_histogram_15_5_reg_2846[2]),
        .R(1'b0));
  FDRE \digit_histogram_15_5_reg_2846_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\digit_histogram_15_5_reg_2846[3]_i_1_n_7 ),
        .Q(digit_histogram_15_5_reg_2846[3]),
        .R(1'b0));
  FDRE \digit_histogram_15_5_reg_2846_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\digit_histogram_15_5_reg_2846[4]_i_1_n_7 ),
        .Q(digit_histogram_15_5_reg_2846[4]),
        .R(1'b0));
  FDRE \digit_histogram_15_5_reg_2846_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\digit_histogram_15_5_reg_2846[5]_i_1_n_7 ),
        .Q(digit_histogram_15_5_reg_2846[5]),
        .R(1'b0));
  FDRE \digit_histogram_15_5_reg_2846_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\digit_histogram_15_5_reg_2846[6]_i_1_n_7 ),
        .Q(digit_histogram_15_5_reg_2846[6]),
        .R(1'b0));
  FDRE \digit_histogram_15_5_reg_2846_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\digit_histogram_15_5_reg_2846[7]_i_1_n_7 ),
        .Q(digit_histogram_15_5_reg_2846[7]),
        .R(1'b0));
  FDRE \digit_histogram_15_s_reg_484_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(digit_histogram_15_5_reg_2846[0]),
        .Q(digit_histogram_15_s_reg_484[0]),
        .R(1'b0));
  FDRE \digit_histogram_15_s_reg_484_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(digit_histogram_15_5_reg_2846[1]),
        .Q(digit_histogram_15_s_reg_484[1]),
        .R(1'b0));
  FDRE \digit_histogram_15_s_reg_484_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(digit_histogram_15_5_reg_2846[2]),
        .Q(digit_histogram_15_s_reg_484[2]),
        .R(1'b0));
  FDRE \digit_histogram_15_s_reg_484_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(digit_histogram_15_5_reg_2846[3]),
        .Q(digit_histogram_15_s_reg_484[3]),
        .R(1'b0));
  FDRE \digit_histogram_15_s_reg_484_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(digit_histogram_15_5_reg_2846[4]),
        .Q(digit_histogram_15_s_reg_484[4]),
        .R(1'b0));
  FDRE \digit_histogram_15_s_reg_484_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(digit_histogram_15_5_reg_2846[5]),
        .Q(digit_histogram_15_s_reg_484[5]),
        .R(1'b0));
  FDRE \digit_histogram_15_s_reg_484_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(digit_histogram_15_5_reg_2846[6]),
        .Q(digit_histogram_15_s_reg_484[6]),
        .R(1'b0));
  FDRE \digit_histogram_15_s_reg_484_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(digit_histogram_15_5_reg_2846[7]),
        .Q(digit_histogram_15_s_reg_484[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h01000000)) 
    \digit_histogram_1_V_1_reg_842[7]_i_1 
       (.I0(i_0_i_i_reg_864_reg[1]),
        .I1(i_0_i_i_reg_864_reg[3]),
        .I2(i_0_i_i_reg_864_reg[2]),
        .I3(i_0_i_i_reg_864_reg[0]),
        .I4(ap_CS_fsm_state7),
        .O(digit_histogram_1_V_1_reg_842));
  FDRE \digit_histogram_1_V_1_reg_842_reg[0] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_864),
        .D(digit_histogram_1_V_reg_652[0]),
        .Q(\digit_histogram_1_V_1_reg_842_reg_n_7_[0] ),
        .R(digit_histogram_1_V_1_reg_842));
  FDRE \digit_histogram_1_V_1_reg_842_reg[1] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_864),
        .D(digit_histogram_1_V_reg_652[1]),
        .Q(\digit_histogram_1_V_1_reg_842_reg_n_7_[1] ),
        .R(digit_histogram_1_V_1_reg_842));
  FDRE \digit_histogram_1_V_1_reg_842_reg[2] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_864),
        .D(digit_histogram_1_V_reg_652[2]),
        .Q(\digit_histogram_1_V_1_reg_842_reg_n_7_[2] ),
        .R(digit_histogram_1_V_1_reg_842));
  FDRE \digit_histogram_1_V_1_reg_842_reg[3] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_864),
        .D(digit_histogram_1_V_reg_652[3]),
        .Q(\digit_histogram_1_V_1_reg_842_reg_n_7_[3] ),
        .R(digit_histogram_1_V_1_reg_842));
  FDRE \digit_histogram_1_V_1_reg_842_reg[4] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_864),
        .D(digit_histogram_1_V_reg_652[4]),
        .Q(\digit_histogram_1_V_1_reg_842_reg_n_7_[4] ),
        .R(digit_histogram_1_V_1_reg_842));
  FDRE \digit_histogram_1_V_1_reg_842_reg[5] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_864),
        .D(digit_histogram_1_V_reg_652[5]),
        .Q(\digit_histogram_1_V_1_reg_842_reg_n_7_[5] ),
        .R(digit_histogram_1_V_1_reg_842));
  FDRE \digit_histogram_1_V_1_reg_842_reg[6] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_864),
        .D(digit_histogram_1_V_reg_652[6]),
        .Q(\digit_histogram_1_V_1_reg_842_reg_n_7_[6] ),
        .R(digit_histogram_1_V_1_reg_842));
  FDRE \digit_histogram_1_V_1_reg_842_reg[7] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_864),
        .D(digit_histogram_1_V_reg_652[7]),
        .Q(\digit_histogram_1_V_1_reg_842_reg_n_7_[7] ),
        .R(digit_histogram_1_V_1_reg_842));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_1_V_3_reg_1920[0]_i_1 
       (.I0(\digit_histogram_1_V_1_reg_842_reg_n_7_[0] ),
        .I1(ap_CS_fsm_state8),
        .I2(digit_histogram_1_V_3_reg_1920[0]),
        .I3(\digit_histogram_0_V_reg_1942[1]_i_2_n_7 ),
        .I4(digit_histogram_1_V_4_reg_2736[0]),
        .O(\digit_histogram_1_V_3_reg_1920[0]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_1_V_3_reg_1920[1]_i_1 
       (.I0(\digit_histogram_1_V_1_reg_842_reg_n_7_[1] ),
        .I1(ap_CS_fsm_state8),
        .I2(digit_histogram_1_V_3_reg_1920[1]),
        .I3(\digit_histogram_0_V_reg_1942[1]_i_2_n_7 ),
        .I4(digit_histogram_1_V_4_reg_2736[1]),
        .O(\digit_histogram_1_V_3_reg_1920[1]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_1_V_3_reg_1920[2]_i_1 
       (.I0(\digit_histogram_1_V_1_reg_842_reg_n_7_[2] ),
        .I1(ap_CS_fsm_state8),
        .I2(digit_histogram_1_V_3_reg_1920[2]),
        .I3(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I4(digit_histogram_1_V_4_reg_2736[2]),
        .O(\digit_histogram_1_V_3_reg_1920[2]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_1_V_3_reg_1920[3]_i_1 
       (.I0(\digit_histogram_1_V_1_reg_842_reg_n_7_[3] ),
        .I1(ap_CS_fsm_state8),
        .I2(digit_histogram_1_V_3_reg_1920[3]),
        .I3(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I4(digit_histogram_1_V_4_reg_2736[3]),
        .O(\digit_histogram_1_V_3_reg_1920[3]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_1_V_3_reg_1920[4]_i_1 
       (.I0(\digit_histogram_1_V_1_reg_842_reg_n_7_[4] ),
        .I1(ap_CS_fsm_state8),
        .I2(digit_histogram_1_V_3_reg_1920[4]),
        .I3(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I4(digit_histogram_1_V_4_reg_2736[4]),
        .O(\digit_histogram_1_V_3_reg_1920[4]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_1_V_3_reg_1920[5]_i_1 
       (.I0(\digit_histogram_1_V_1_reg_842_reg_n_7_[5] ),
        .I1(ap_CS_fsm_state8),
        .I2(digit_histogram_1_V_3_reg_1920[5]),
        .I3(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I4(digit_histogram_1_V_4_reg_2736[5]),
        .O(\digit_histogram_1_V_3_reg_1920[5]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_1_V_3_reg_1920[6]_i_1 
       (.I0(\digit_histogram_1_V_1_reg_842_reg_n_7_[6] ),
        .I1(ap_CS_fsm_state8),
        .I2(digit_histogram_1_V_3_reg_1920[6]),
        .I3(\digit_histogram_0_V_reg_1942[7]_i_2_n_7 ),
        .I4(digit_histogram_1_V_4_reg_2736[6]),
        .O(\digit_histogram_1_V_3_reg_1920[6]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_1_V_3_reg_1920[7]_i_1 
       (.I0(\digit_histogram_1_V_1_reg_842_reg_n_7_[7] ),
        .I1(ap_CS_fsm_state8),
        .I2(digit_histogram_1_V_3_reg_1920[7]),
        .I3(\digit_histogram_0_V_reg_1942[7]_i_2_n_7 ),
        .I4(digit_histogram_1_V_4_reg_2736[7]),
        .O(\digit_histogram_1_V_3_reg_1920[7]_i_1_n_7 ));
  FDRE \digit_histogram_1_V_3_reg_1920_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_histogram_1_V_3_reg_1920[0]_i_1_n_7 ),
        .Q(digit_histogram_1_V_3_reg_1920[0]),
        .R(1'b0));
  FDRE \digit_histogram_1_V_3_reg_1920_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_histogram_1_V_3_reg_1920[1]_i_1_n_7 ),
        .Q(digit_histogram_1_V_3_reg_1920[1]),
        .R(1'b0));
  FDRE \digit_histogram_1_V_3_reg_1920_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_histogram_1_V_3_reg_1920[2]_i_1_n_7 ),
        .Q(digit_histogram_1_V_3_reg_1920[2]),
        .R(1'b0));
  FDRE \digit_histogram_1_V_3_reg_1920_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_histogram_1_V_3_reg_1920[3]_i_1_n_7 ),
        .Q(digit_histogram_1_V_3_reg_1920[3]),
        .R(1'b0));
  FDRE \digit_histogram_1_V_3_reg_1920_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_histogram_1_V_3_reg_1920[4]_i_1_n_7 ),
        .Q(digit_histogram_1_V_3_reg_1920[4]),
        .R(1'b0));
  FDRE \digit_histogram_1_V_3_reg_1920_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_histogram_1_V_3_reg_1920[5]_i_1_n_7 ),
        .Q(digit_histogram_1_V_3_reg_1920[5]),
        .R(1'b0));
  FDRE \digit_histogram_1_V_3_reg_1920_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_histogram_1_V_3_reg_1920[6]_i_1_n_7 ),
        .Q(digit_histogram_1_V_3_reg_1920[6]),
        .R(1'b0));
  FDRE \digit_histogram_1_V_3_reg_1920_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_histogram_1_V_3_reg_1920[7]_i_1_n_7 ),
        .Q(digit_histogram_1_V_3_reg_1920[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_1_V_4_reg_2736[0]_i_1 
       (.I0(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[0]),
        .I1(\digit_histogram_1_V_4_reg_2736[7]_i_2_n_7 ),
        .I2(digit_histogram_1_V_3_reg_1920[0]),
        .I3(\digit_histogram_0_V_reg_1942[1]_i_2_n_7 ),
        .I4(digit_histogram_1_V_4_reg_2736[0]),
        .O(\digit_histogram_1_V_4_reg_2736[0]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_1_V_4_reg_2736[1]_i_1 
       (.I0(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[1]),
        .I1(\digit_histogram_1_V_4_reg_2736[7]_i_2_n_7 ),
        .I2(digit_histogram_1_V_3_reg_1920[1]),
        .I3(\digit_histogram_0_V_reg_1942[1]_i_2_n_7 ),
        .I4(digit_histogram_1_V_4_reg_2736[1]),
        .O(\digit_histogram_1_V_4_reg_2736[1]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_1_V_4_reg_2736[2]_i_1 
       (.I0(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[2]),
        .I1(\digit_histogram_1_V_4_reg_2736[7]_i_2_n_7 ),
        .I2(digit_histogram_1_V_3_reg_1920[2]),
        .I3(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I4(digit_histogram_1_V_4_reg_2736[2]),
        .O(\digit_histogram_1_V_4_reg_2736[2]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_1_V_4_reg_2736[3]_i_1 
       (.I0(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[3]),
        .I1(\digit_histogram_1_V_4_reg_2736[7]_i_2_n_7 ),
        .I2(digit_histogram_1_V_3_reg_1920[3]),
        .I3(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I4(digit_histogram_1_V_4_reg_2736[3]),
        .O(\digit_histogram_1_V_4_reg_2736[3]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_1_V_4_reg_2736[4]_i_1 
       (.I0(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[4]),
        .I1(\digit_histogram_1_V_4_reg_2736[7]_i_2_n_7 ),
        .I2(digit_histogram_1_V_3_reg_1920[4]),
        .I3(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I4(digit_histogram_1_V_4_reg_2736[4]),
        .O(\digit_histogram_1_V_4_reg_2736[4]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_1_V_4_reg_2736[5]_i_1 
       (.I0(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[5]),
        .I1(\digit_histogram_1_V_4_reg_2736[7]_i_2_n_7 ),
        .I2(digit_histogram_1_V_3_reg_1920[5]),
        .I3(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I4(digit_histogram_1_V_4_reg_2736[5]),
        .O(\digit_histogram_1_V_4_reg_2736[5]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_1_V_4_reg_2736[6]_i_1 
       (.I0(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[6]),
        .I1(\digit_histogram_1_V_4_reg_2736[7]_i_2_n_7 ),
        .I2(digit_histogram_1_V_3_reg_1920[6]),
        .I3(\digit_histogram_0_V_reg_1942[7]_i_2_n_7 ),
        .I4(digit_histogram_1_V_4_reg_2736[6]),
        .O(\digit_histogram_1_V_4_reg_2736[6]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_1_V_4_reg_2736[7]_i_1 
       (.I0(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[7]),
        .I1(\digit_histogram_1_V_4_reg_2736[7]_i_2_n_7 ),
        .I2(digit_histogram_1_V_3_reg_1920[7]),
        .I3(\digit_histogram_0_V_reg_1942[7]_i_2_n_7 ),
        .I4(digit_histogram_1_V_4_reg_2736[7]),
        .O(\digit_histogram_1_V_4_reg_2736[7]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'h0000000000022202)) 
    \digit_histogram_1_V_4_reg_2736[7]_i_2 
       (.I0(current_digit_V_we0),
        .I1(\digit_histogram_1_V_4_reg_2736[7]_i_3_n_7 ),
        .I2(digit_V_reg_7014_pp2_iter4_reg[3]),
        .I3(\p_091_0_i_i_reg_1954[3]_i_2_n_7 ),
        .I4(p_091_0_i_i_reg_1954[3]),
        .I5(ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4[2]),
        .O(\digit_histogram_1_V_4_reg_2736[7]_i_2_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT5 #(
    .INIT(32'hCCAFFFAF)) 
    \digit_histogram_1_V_4_reg_2736[7]_i_3 
       (.I0(digit_V_reg_7014_pp2_iter4_reg[1]),
        .I1(p_091_0_i_i_reg_1954[1]),
        .I2(digit_V_reg_7014_pp2_iter4_reg[0]),
        .I3(\p_091_0_i_i_reg_1954[3]_i_2_n_7 ),
        .I4(p_091_0_i_i_reg_1954[0]),
        .O(\digit_histogram_1_V_4_reg_2736[7]_i_3_n_7 ));
  FDRE \digit_histogram_1_V_4_reg_2736_reg[0] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(\digit_histogram_1_V_4_reg_2736[0]_i_1_n_7 ),
        .Q(digit_histogram_1_V_4_reg_2736[0]),
        .R(1'b0));
  FDRE \digit_histogram_1_V_4_reg_2736_reg[1] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(\digit_histogram_1_V_4_reg_2736[1]_i_1_n_7 ),
        .Q(digit_histogram_1_V_4_reg_2736[1]),
        .R(1'b0));
  FDRE \digit_histogram_1_V_4_reg_2736_reg[2] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(\digit_histogram_1_V_4_reg_2736[2]_i_1_n_7 ),
        .Q(digit_histogram_1_V_4_reg_2736[2]),
        .R(1'b0));
  FDRE \digit_histogram_1_V_4_reg_2736_reg[3] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(\digit_histogram_1_V_4_reg_2736[3]_i_1_n_7 ),
        .Q(digit_histogram_1_V_4_reg_2736[3]),
        .R(1'b0));
  FDRE \digit_histogram_1_V_4_reg_2736_reg[4] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(\digit_histogram_1_V_4_reg_2736[4]_i_1_n_7 ),
        .Q(digit_histogram_1_V_4_reg_2736[4]),
        .R(1'b0));
  FDRE \digit_histogram_1_V_4_reg_2736_reg[5] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(\digit_histogram_1_V_4_reg_2736[5]_i_1_n_7 ),
        .Q(digit_histogram_1_V_4_reg_2736[5]),
        .R(1'b0));
  FDRE \digit_histogram_1_V_4_reg_2736_reg[6] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(\digit_histogram_1_V_4_reg_2736[6]_i_1_n_7 ),
        .Q(digit_histogram_1_V_4_reg_2736[6]),
        .R(1'b0));
  FDRE \digit_histogram_1_V_4_reg_2736_reg[7] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(\digit_histogram_1_V_4_reg_2736[7]_i_1_n_7 ),
        .Q(digit_histogram_1_V_4_reg_2736[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair531" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_1_V_5_reg_3616[0]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[0]),
        .I1(\digit_histogram_1_V_5_reg_3616[7]_i_2_n_7 ),
        .I2(digit_histogram_1_V_3_reg_1920[0]),
        .O(\digit_histogram_1_V_5_reg_3616[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair530" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_1_V_5_reg_3616[1]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[1]),
        .I1(\digit_histogram_1_V_5_reg_3616[7]_i_2_n_7 ),
        .I2(digit_histogram_1_V_3_reg_1920[1]),
        .O(\digit_histogram_1_V_5_reg_3616[1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair529" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_1_V_5_reg_3616[2]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[2]),
        .I1(\digit_histogram_1_V_5_reg_3616[7]_i_2_n_7 ),
        .I2(digit_histogram_1_V_3_reg_1920[2]),
        .O(\digit_histogram_1_V_5_reg_3616[2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair528" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_1_V_5_reg_3616[3]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[3]),
        .I1(\digit_histogram_1_V_5_reg_3616[7]_i_2_n_7 ),
        .I2(digit_histogram_1_V_3_reg_1920[3]),
        .O(\digit_histogram_1_V_5_reg_3616[3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair527" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_1_V_5_reg_3616[4]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[4]),
        .I1(\digit_histogram_1_V_5_reg_3616[7]_i_2_n_7 ),
        .I2(digit_histogram_1_V_3_reg_1920[4]),
        .O(\digit_histogram_1_V_5_reg_3616[4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair526" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_1_V_5_reg_3616[5]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[5]),
        .I1(\digit_histogram_1_V_5_reg_3616[7]_i_2_n_7 ),
        .I2(digit_histogram_1_V_3_reg_1920[5]),
        .O(\digit_histogram_1_V_5_reg_3616[5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair525" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_1_V_5_reg_3616[6]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[6]),
        .I1(\digit_histogram_1_V_5_reg_3616[7]_i_2_n_7 ),
        .I2(digit_histogram_1_V_3_reg_1920[6]),
        .O(\digit_histogram_1_V_5_reg_3616[6]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair524" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_1_V_5_reg_3616[7]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[7]),
        .I1(\digit_histogram_1_V_5_reg_3616[7]_i_2_n_7 ),
        .I2(digit_histogram_1_V_3_reg_1920[7]),
        .O(\digit_histogram_1_V_5_reg_3616[7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT5 #(
    .INIT(32'h00000020)) 
    \digit_histogram_1_V_5_reg_3616[7]_i_2 
       (.I0(p_091_0_i_i_reg_1954[0]),
        .I1(p_091_0_i_i_reg_1954[3]),
        .I2(ap_CS_fsm_state15),
        .I3(p_091_0_i_i_reg_1954[2]),
        .I4(p_091_0_i_i_reg_1954[1]),
        .O(\digit_histogram_1_V_5_reg_3616[7]_i_2_n_7 ));
  FDRE \digit_histogram_1_V_5_reg_3616_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\digit_histogram_1_V_5_reg_3616[0]_i_1_n_7 ),
        .Q(digit_histogram_1_V_5_reg_3616[0]),
        .R(1'b0));
  FDRE \digit_histogram_1_V_5_reg_3616_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\digit_histogram_1_V_5_reg_3616[1]_i_1_n_7 ),
        .Q(digit_histogram_1_V_5_reg_3616[1]),
        .R(1'b0));
  FDRE \digit_histogram_1_V_5_reg_3616_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\digit_histogram_1_V_5_reg_3616[2]_i_1_n_7 ),
        .Q(digit_histogram_1_V_5_reg_3616[2]),
        .R(1'b0));
  FDRE \digit_histogram_1_V_5_reg_3616_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\digit_histogram_1_V_5_reg_3616[3]_i_1_n_7 ),
        .Q(digit_histogram_1_V_5_reg_3616[3]),
        .R(1'b0));
  FDRE \digit_histogram_1_V_5_reg_3616_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\digit_histogram_1_V_5_reg_3616[4]_i_1_n_7 ),
        .Q(digit_histogram_1_V_5_reg_3616[4]),
        .R(1'b0));
  FDRE \digit_histogram_1_V_5_reg_3616_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\digit_histogram_1_V_5_reg_3616[5]_i_1_n_7 ),
        .Q(digit_histogram_1_V_5_reg_3616[5]),
        .R(1'b0));
  FDRE \digit_histogram_1_V_5_reg_3616_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\digit_histogram_1_V_5_reg_3616[6]_i_1_n_7 ),
        .Q(digit_histogram_1_V_5_reg_3616[6]),
        .R(1'b0));
  FDRE \digit_histogram_1_V_5_reg_3616_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\digit_histogram_1_V_5_reg_3616[7]_i_1_n_7 ),
        .Q(digit_histogram_1_V_5_reg_3616[7]),
        .R(1'b0));
  FDRE \digit_histogram_1_V_reg_652_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(digit_histogram_1_V_5_reg_3616[0]),
        .Q(digit_histogram_1_V_reg_652[0]),
        .R(1'b0));
  FDRE \digit_histogram_1_V_reg_652_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(digit_histogram_1_V_5_reg_3616[1]),
        .Q(digit_histogram_1_V_reg_652[1]),
        .R(1'b0));
  FDRE \digit_histogram_1_V_reg_652_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(digit_histogram_1_V_5_reg_3616[2]),
        .Q(digit_histogram_1_V_reg_652[2]),
        .R(1'b0));
  FDRE \digit_histogram_1_V_reg_652_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(digit_histogram_1_V_5_reg_3616[3]),
        .Q(digit_histogram_1_V_reg_652[3]),
        .R(1'b0));
  FDRE \digit_histogram_1_V_reg_652_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(digit_histogram_1_V_5_reg_3616[4]),
        .Q(digit_histogram_1_V_reg_652[4]),
        .R(1'b0));
  FDRE \digit_histogram_1_V_reg_652_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(digit_histogram_1_V_5_reg_3616[5]),
        .Q(digit_histogram_1_V_reg_652[5]),
        .R(1'b0));
  FDRE \digit_histogram_1_V_reg_652_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(digit_histogram_1_V_5_reg_3616[6]),
        .Q(digit_histogram_1_V_reg_652[6]),
        .R(1'b0));
  FDRE \digit_histogram_1_V_reg_652_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(digit_histogram_1_V_5_reg_3616[7]),
        .Q(digit_histogram_1_V_reg_652[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000200)) 
    \digit_histogram_2_V_1_reg_831[7]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(i_0_i_i_reg_864_reg[2]),
        .I2(i_0_i_i_reg_864_reg[3]),
        .I3(i_0_i_i_reg_864_reg[1]),
        .I4(i_0_i_i_reg_864_reg[0]),
        .O(digit_histogram_2_V_1_reg_831));
  FDRE \digit_histogram_2_V_1_reg_831_reg[0] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_864),
        .D(digit_histogram_2_V_reg_640[0]),
        .Q(\digit_histogram_2_V_1_reg_831_reg_n_7_[0] ),
        .R(digit_histogram_2_V_1_reg_831));
  FDRE \digit_histogram_2_V_1_reg_831_reg[1] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_864),
        .D(digit_histogram_2_V_reg_640[1]),
        .Q(\digit_histogram_2_V_1_reg_831_reg_n_7_[1] ),
        .R(digit_histogram_2_V_1_reg_831));
  FDRE \digit_histogram_2_V_1_reg_831_reg[2] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_864),
        .D(digit_histogram_2_V_reg_640[2]),
        .Q(\digit_histogram_2_V_1_reg_831_reg_n_7_[2] ),
        .R(digit_histogram_2_V_1_reg_831));
  FDRE \digit_histogram_2_V_1_reg_831_reg[3] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_864),
        .D(digit_histogram_2_V_reg_640[3]),
        .Q(\digit_histogram_2_V_1_reg_831_reg_n_7_[3] ),
        .R(digit_histogram_2_V_1_reg_831));
  FDRE \digit_histogram_2_V_1_reg_831_reg[4] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_864),
        .D(digit_histogram_2_V_reg_640[4]),
        .Q(\digit_histogram_2_V_1_reg_831_reg_n_7_[4] ),
        .R(digit_histogram_2_V_1_reg_831));
  FDRE \digit_histogram_2_V_1_reg_831_reg[5] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_864),
        .D(digit_histogram_2_V_reg_640[5]),
        .Q(\digit_histogram_2_V_1_reg_831_reg_n_7_[5] ),
        .R(digit_histogram_2_V_1_reg_831));
  FDRE \digit_histogram_2_V_1_reg_831_reg[6] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_864),
        .D(digit_histogram_2_V_reg_640[6]),
        .Q(\digit_histogram_2_V_1_reg_831_reg_n_7_[6] ),
        .R(digit_histogram_2_V_1_reg_831));
  FDRE \digit_histogram_2_V_1_reg_831_reg[7] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_864),
        .D(digit_histogram_2_V_reg_640[7]),
        .Q(\digit_histogram_2_V_1_reg_831_reg_n_7_[7] ),
        .R(digit_histogram_2_V_1_reg_831));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_2_V_3_reg_1909[0]_i_1 
       (.I0(\digit_histogram_2_V_1_reg_831_reg_n_7_[0] ),
        .I1(ap_CS_fsm_state8),
        .I2(digit_histogram_2_V_3_reg_1909[0]),
        .I3(\digit_histogram_0_V_reg_1942[1]_i_2_n_7 ),
        .I4(digit_histogram_2_V_4_reg_2681[0]),
        .O(\digit_histogram_2_V_3_reg_1909[0]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_2_V_3_reg_1909[1]_i_1 
       (.I0(\digit_histogram_2_V_1_reg_831_reg_n_7_[1] ),
        .I1(ap_CS_fsm_state8),
        .I2(digit_histogram_2_V_3_reg_1909[1]),
        .I3(\digit_histogram_0_V_reg_1942[1]_i_2_n_7 ),
        .I4(digit_histogram_2_V_4_reg_2681[1]),
        .O(\digit_histogram_2_V_3_reg_1909[1]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_2_V_3_reg_1909[2]_i_1 
       (.I0(\digit_histogram_2_V_1_reg_831_reg_n_7_[2] ),
        .I1(ap_CS_fsm_state8),
        .I2(digit_histogram_2_V_3_reg_1909[2]),
        .I3(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I4(digit_histogram_2_V_4_reg_2681[2]),
        .O(\digit_histogram_2_V_3_reg_1909[2]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_2_V_3_reg_1909[3]_i_1 
       (.I0(\digit_histogram_2_V_1_reg_831_reg_n_7_[3] ),
        .I1(ap_CS_fsm_state8),
        .I2(digit_histogram_2_V_3_reg_1909[3]),
        .I3(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I4(digit_histogram_2_V_4_reg_2681[3]),
        .O(\digit_histogram_2_V_3_reg_1909[3]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_2_V_3_reg_1909[4]_i_1 
       (.I0(\digit_histogram_2_V_1_reg_831_reg_n_7_[4] ),
        .I1(ap_CS_fsm_state8),
        .I2(digit_histogram_2_V_3_reg_1909[4]),
        .I3(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I4(digit_histogram_2_V_4_reg_2681[4]),
        .O(\digit_histogram_2_V_3_reg_1909[4]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_2_V_3_reg_1909[5]_i_1 
       (.I0(\digit_histogram_2_V_1_reg_831_reg_n_7_[5] ),
        .I1(ap_CS_fsm_state8),
        .I2(digit_histogram_2_V_3_reg_1909[5]),
        .I3(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I4(digit_histogram_2_V_4_reg_2681[5]),
        .O(\digit_histogram_2_V_3_reg_1909[5]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_2_V_3_reg_1909[6]_i_1 
       (.I0(\digit_histogram_2_V_1_reg_831_reg_n_7_[6] ),
        .I1(ap_CS_fsm_state8),
        .I2(digit_histogram_2_V_3_reg_1909[6]),
        .I3(\digit_histogram_0_V_reg_1942[7]_i_2_n_7 ),
        .I4(digit_histogram_2_V_4_reg_2681[6]),
        .O(\digit_histogram_2_V_3_reg_1909[6]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_2_V_3_reg_1909[7]_i_1 
       (.I0(\digit_histogram_2_V_1_reg_831_reg_n_7_[7] ),
        .I1(ap_CS_fsm_state8),
        .I2(digit_histogram_2_V_3_reg_1909[7]),
        .I3(\digit_histogram_0_V_reg_1942[7]_i_2_n_7 ),
        .I4(digit_histogram_2_V_4_reg_2681[7]),
        .O(\digit_histogram_2_V_3_reg_1909[7]_i_1_n_7 ));
  FDRE \digit_histogram_2_V_3_reg_1909_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_histogram_2_V_3_reg_1909[0]_i_1_n_7 ),
        .Q(digit_histogram_2_V_3_reg_1909[0]),
        .R(1'b0));
  FDRE \digit_histogram_2_V_3_reg_1909_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_histogram_2_V_3_reg_1909[1]_i_1_n_7 ),
        .Q(digit_histogram_2_V_3_reg_1909[1]),
        .R(1'b0));
  FDRE \digit_histogram_2_V_3_reg_1909_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_histogram_2_V_3_reg_1909[2]_i_1_n_7 ),
        .Q(digit_histogram_2_V_3_reg_1909[2]),
        .R(1'b0));
  FDRE \digit_histogram_2_V_3_reg_1909_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_histogram_2_V_3_reg_1909[3]_i_1_n_7 ),
        .Q(digit_histogram_2_V_3_reg_1909[3]),
        .R(1'b0));
  FDRE \digit_histogram_2_V_3_reg_1909_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_histogram_2_V_3_reg_1909[4]_i_1_n_7 ),
        .Q(digit_histogram_2_V_3_reg_1909[4]),
        .R(1'b0));
  FDRE \digit_histogram_2_V_3_reg_1909_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_histogram_2_V_3_reg_1909[5]_i_1_n_7 ),
        .Q(digit_histogram_2_V_3_reg_1909[5]),
        .R(1'b0));
  FDRE \digit_histogram_2_V_3_reg_1909_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_histogram_2_V_3_reg_1909[6]_i_1_n_7 ),
        .Q(digit_histogram_2_V_3_reg_1909[6]),
        .R(1'b0));
  FDRE \digit_histogram_2_V_3_reg_1909_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_histogram_2_V_3_reg_1909[7]_i_1_n_7 ),
        .Q(digit_histogram_2_V_3_reg_1909[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_2_V_4_reg_2681[0]_i_1 
       (.I0(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[0]),
        .I1(\digit_histogram_2_V_4_reg_2681[7]_i_2_n_7 ),
        .I2(digit_histogram_2_V_3_reg_1909[0]),
        .I3(\digit_histogram_0_V_reg_1942[1]_i_2_n_7 ),
        .I4(digit_histogram_2_V_4_reg_2681[0]),
        .O(\digit_histogram_2_V_4_reg_2681[0]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_2_V_4_reg_2681[1]_i_1 
       (.I0(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[1]),
        .I1(\digit_histogram_2_V_4_reg_2681[7]_i_2_n_7 ),
        .I2(digit_histogram_2_V_3_reg_1909[1]),
        .I3(\digit_histogram_0_V_reg_1942[1]_i_2_n_7 ),
        .I4(digit_histogram_2_V_4_reg_2681[1]),
        .O(\digit_histogram_2_V_4_reg_2681[1]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_2_V_4_reg_2681[2]_i_1 
       (.I0(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[2]),
        .I1(\digit_histogram_2_V_4_reg_2681[7]_i_2_n_7 ),
        .I2(digit_histogram_2_V_3_reg_1909[2]),
        .I3(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I4(digit_histogram_2_V_4_reg_2681[2]),
        .O(\digit_histogram_2_V_4_reg_2681[2]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_2_V_4_reg_2681[3]_i_1 
       (.I0(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[3]),
        .I1(\digit_histogram_2_V_4_reg_2681[7]_i_2_n_7 ),
        .I2(digit_histogram_2_V_3_reg_1909[3]),
        .I3(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I4(digit_histogram_2_V_4_reg_2681[3]),
        .O(\digit_histogram_2_V_4_reg_2681[3]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_2_V_4_reg_2681[4]_i_1 
       (.I0(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[4]),
        .I1(\digit_histogram_2_V_4_reg_2681[7]_i_2_n_7 ),
        .I2(digit_histogram_2_V_3_reg_1909[4]),
        .I3(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I4(digit_histogram_2_V_4_reg_2681[4]),
        .O(\digit_histogram_2_V_4_reg_2681[4]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_2_V_4_reg_2681[5]_i_1 
       (.I0(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[5]),
        .I1(\digit_histogram_2_V_4_reg_2681[7]_i_2_n_7 ),
        .I2(digit_histogram_2_V_3_reg_1909[5]),
        .I3(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I4(digit_histogram_2_V_4_reg_2681[5]),
        .O(\digit_histogram_2_V_4_reg_2681[5]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_2_V_4_reg_2681[6]_i_1 
       (.I0(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[6]),
        .I1(\digit_histogram_2_V_4_reg_2681[7]_i_2_n_7 ),
        .I2(digit_histogram_2_V_3_reg_1909[6]),
        .I3(\digit_histogram_0_V_reg_1942[7]_i_2_n_7 ),
        .I4(digit_histogram_2_V_4_reg_2681[6]),
        .O(\digit_histogram_2_V_4_reg_2681[6]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_2_V_4_reg_2681[7]_i_1 
       (.I0(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[7]),
        .I1(\digit_histogram_2_V_4_reg_2681[7]_i_2_n_7 ),
        .I2(digit_histogram_2_V_3_reg_1909[7]),
        .I3(\digit_histogram_0_V_reg_1942[7]_i_2_n_7 ),
        .I4(digit_histogram_2_V_4_reg_2681[7]),
        .O(\digit_histogram_2_V_4_reg_2681[7]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'h0002220200000000)) 
    \digit_histogram_2_V_4_reg_2681[7]_i_2 
       (.I0(current_digit_V_we0),
        .I1(\digit_histogram_2_V_4_reg_2681[7]_i_3_n_7 ),
        .I2(digit_V_reg_7014_pp2_iter4_reg[0]),
        .I3(\p_091_0_i_i_reg_1954[3]_i_2_n_7 ),
        .I4(p_091_0_i_i_reg_1954[0]),
        .I5(ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4[1]),
        .O(\digit_histogram_2_V_4_reg_2681[7]_i_2_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \digit_histogram_2_V_4_reg_2681[7]_i_3 
       (.I0(digit_V_reg_7014_pp2_iter4_reg[3]),
        .I1(p_091_0_i_i_reg_1954[3]),
        .I2(digit_V_reg_7014_pp2_iter4_reg[2]),
        .I3(\p_091_0_i_i_reg_1954[3]_i_2_n_7 ),
        .I4(p_091_0_i_i_reg_1954[2]),
        .O(\digit_histogram_2_V_4_reg_2681[7]_i_3_n_7 ));
  FDRE \digit_histogram_2_V_4_reg_2681_reg[0] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(\digit_histogram_2_V_4_reg_2681[0]_i_1_n_7 ),
        .Q(digit_histogram_2_V_4_reg_2681[0]),
        .R(1'b0));
  FDRE \digit_histogram_2_V_4_reg_2681_reg[1] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(\digit_histogram_2_V_4_reg_2681[1]_i_1_n_7 ),
        .Q(digit_histogram_2_V_4_reg_2681[1]),
        .R(1'b0));
  FDRE \digit_histogram_2_V_4_reg_2681_reg[2] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(\digit_histogram_2_V_4_reg_2681[2]_i_1_n_7 ),
        .Q(digit_histogram_2_V_4_reg_2681[2]),
        .R(1'b0));
  FDRE \digit_histogram_2_V_4_reg_2681_reg[3] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(\digit_histogram_2_V_4_reg_2681[3]_i_1_n_7 ),
        .Q(digit_histogram_2_V_4_reg_2681[3]),
        .R(1'b0));
  FDRE \digit_histogram_2_V_4_reg_2681_reg[4] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(\digit_histogram_2_V_4_reg_2681[4]_i_1_n_7 ),
        .Q(digit_histogram_2_V_4_reg_2681[4]),
        .R(1'b0));
  FDRE \digit_histogram_2_V_4_reg_2681_reg[5] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(\digit_histogram_2_V_4_reg_2681[5]_i_1_n_7 ),
        .Q(digit_histogram_2_V_4_reg_2681[5]),
        .R(1'b0));
  FDRE \digit_histogram_2_V_4_reg_2681_reg[6] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(\digit_histogram_2_V_4_reg_2681[6]_i_1_n_7 ),
        .Q(digit_histogram_2_V_4_reg_2681[6]),
        .R(1'b0));
  FDRE \digit_histogram_2_V_4_reg_2681_reg[7] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(\digit_histogram_2_V_4_reg_2681[7]_i_1_n_7 ),
        .Q(digit_histogram_2_V_4_reg_2681[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_2_V_5_reg_3561[0]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[0]),
        .I1(\digit_histogram_2_V_5_reg_3561[7]_i_2_n_7 ),
        .I2(digit_histogram_2_V_3_reg_1909[0]),
        .O(\digit_histogram_2_V_5_reg_3561[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_2_V_5_reg_3561[1]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[1]),
        .I1(\digit_histogram_2_V_5_reg_3561[7]_i_2_n_7 ),
        .I2(digit_histogram_2_V_3_reg_1909[1]),
        .O(\digit_histogram_2_V_5_reg_3561[1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_2_V_5_reg_3561[2]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[2]),
        .I1(\digit_histogram_2_V_5_reg_3561[7]_i_2_n_7 ),
        .I2(digit_histogram_2_V_3_reg_1909[2]),
        .O(\digit_histogram_2_V_5_reg_3561[2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_2_V_5_reg_3561[3]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[3]),
        .I1(\digit_histogram_2_V_5_reg_3561[7]_i_2_n_7 ),
        .I2(digit_histogram_2_V_3_reg_1909[3]),
        .O(\digit_histogram_2_V_5_reg_3561[3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_2_V_5_reg_3561[4]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[4]),
        .I1(\digit_histogram_2_V_5_reg_3561[7]_i_2_n_7 ),
        .I2(digit_histogram_2_V_3_reg_1909[4]),
        .O(\digit_histogram_2_V_5_reg_3561[4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_2_V_5_reg_3561[5]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[5]),
        .I1(\digit_histogram_2_V_5_reg_3561[7]_i_2_n_7 ),
        .I2(digit_histogram_2_V_3_reg_1909[5]),
        .O(\digit_histogram_2_V_5_reg_3561[5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_2_V_5_reg_3561[6]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[6]),
        .I1(\digit_histogram_2_V_5_reg_3561[7]_i_2_n_7 ),
        .I2(digit_histogram_2_V_3_reg_1909[6]),
        .O(\digit_histogram_2_V_5_reg_3561[6]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_2_V_5_reg_3561[7]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[7]),
        .I1(\digit_histogram_2_V_5_reg_3561[7]_i_2_n_7 ),
        .I2(digit_histogram_2_V_3_reg_1909[7]),
        .O(\digit_histogram_2_V_5_reg_3561[7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT5 #(
    .INIT(32'h00000400)) 
    \digit_histogram_2_V_5_reg_3561[7]_i_2 
       (.I0(p_091_0_i_i_reg_1954[0]),
        .I1(p_091_0_i_i_reg_1954[1]),
        .I2(p_091_0_i_i_reg_1954[2]),
        .I3(ap_CS_fsm_state15),
        .I4(p_091_0_i_i_reg_1954[3]),
        .O(\digit_histogram_2_V_5_reg_3561[7]_i_2_n_7 ));
  FDRE \digit_histogram_2_V_5_reg_3561_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\digit_histogram_2_V_5_reg_3561[0]_i_1_n_7 ),
        .Q(digit_histogram_2_V_5_reg_3561[0]),
        .R(1'b0));
  FDRE \digit_histogram_2_V_5_reg_3561_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\digit_histogram_2_V_5_reg_3561[1]_i_1_n_7 ),
        .Q(digit_histogram_2_V_5_reg_3561[1]),
        .R(1'b0));
  FDRE \digit_histogram_2_V_5_reg_3561_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\digit_histogram_2_V_5_reg_3561[2]_i_1_n_7 ),
        .Q(digit_histogram_2_V_5_reg_3561[2]),
        .R(1'b0));
  FDRE \digit_histogram_2_V_5_reg_3561_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\digit_histogram_2_V_5_reg_3561[3]_i_1_n_7 ),
        .Q(digit_histogram_2_V_5_reg_3561[3]),
        .R(1'b0));
  FDRE \digit_histogram_2_V_5_reg_3561_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\digit_histogram_2_V_5_reg_3561[4]_i_1_n_7 ),
        .Q(digit_histogram_2_V_5_reg_3561[4]),
        .R(1'b0));
  FDRE \digit_histogram_2_V_5_reg_3561_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\digit_histogram_2_V_5_reg_3561[5]_i_1_n_7 ),
        .Q(digit_histogram_2_V_5_reg_3561[5]),
        .R(1'b0));
  FDRE \digit_histogram_2_V_5_reg_3561_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\digit_histogram_2_V_5_reg_3561[6]_i_1_n_7 ),
        .Q(digit_histogram_2_V_5_reg_3561[6]),
        .R(1'b0));
  FDRE \digit_histogram_2_V_5_reg_3561_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\digit_histogram_2_V_5_reg_3561[7]_i_1_n_7 ),
        .Q(digit_histogram_2_V_5_reg_3561[7]),
        .R(1'b0));
  FDRE \digit_histogram_2_V_reg_640_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(digit_histogram_2_V_5_reg_3561[0]),
        .Q(digit_histogram_2_V_reg_640[0]),
        .R(1'b0));
  FDRE \digit_histogram_2_V_reg_640_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(digit_histogram_2_V_5_reg_3561[1]),
        .Q(digit_histogram_2_V_reg_640[1]),
        .R(1'b0));
  FDRE \digit_histogram_2_V_reg_640_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(digit_histogram_2_V_5_reg_3561[2]),
        .Q(digit_histogram_2_V_reg_640[2]),
        .R(1'b0));
  FDRE \digit_histogram_2_V_reg_640_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(digit_histogram_2_V_5_reg_3561[3]),
        .Q(digit_histogram_2_V_reg_640[3]),
        .R(1'b0));
  FDRE \digit_histogram_2_V_reg_640_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(digit_histogram_2_V_5_reg_3561[4]),
        .Q(digit_histogram_2_V_reg_640[4]),
        .R(1'b0));
  FDRE \digit_histogram_2_V_reg_640_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(digit_histogram_2_V_5_reg_3561[5]),
        .Q(digit_histogram_2_V_reg_640[5]),
        .R(1'b0));
  FDRE \digit_histogram_2_V_reg_640_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(digit_histogram_2_V_5_reg_3561[6]),
        .Q(digit_histogram_2_V_reg_640[6]),
        .R(1'b0));
  FDRE \digit_histogram_2_V_reg_640_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(digit_histogram_2_V_5_reg_3561[7]),
        .Q(digit_histogram_2_V_reg_640[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000080)) 
    \digit_histogram_3_V_1_reg_820[7]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(i_0_i_i_reg_864_reg[0]),
        .I2(i_0_i_i_reg_864_reg[1]),
        .I3(i_0_i_i_reg_864_reg[3]),
        .I4(i_0_i_i_reg_864_reg[2]),
        .O(digit_histogram_3_V_1_reg_820));
  FDRE \digit_histogram_3_V_1_reg_820_reg[0] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_864),
        .D(digit_histogram_3_V_reg_628[0]),
        .Q(\digit_histogram_3_V_1_reg_820_reg_n_7_[0] ),
        .R(digit_histogram_3_V_1_reg_820));
  FDRE \digit_histogram_3_V_1_reg_820_reg[1] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_864),
        .D(digit_histogram_3_V_reg_628[1]),
        .Q(\digit_histogram_3_V_1_reg_820_reg_n_7_[1] ),
        .R(digit_histogram_3_V_1_reg_820));
  FDRE \digit_histogram_3_V_1_reg_820_reg[2] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_864),
        .D(digit_histogram_3_V_reg_628[2]),
        .Q(\digit_histogram_3_V_1_reg_820_reg_n_7_[2] ),
        .R(digit_histogram_3_V_1_reg_820));
  FDRE \digit_histogram_3_V_1_reg_820_reg[3] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_864),
        .D(digit_histogram_3_V_reg_628[3]),
        .Q(\digit_histogram_3_V_1_reg_820_reg_n_7_[3] ),
        .R(digit_histogram_3_V_1_reg_820));
  FDRE \digit_histogram_3_V_1_reg_820_reg[4] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_864),
        .D(digit_histogram_3_V_reg_628[4]),
        .Q(\digit_histogram_3_V_1_reg_820_reg_n_7_[4] ),
        .R(digit_histogram_3_V_1_reg_820));
  FDRE \digit_histogram_3_V_1_reg_820_reg[5] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_864),
        .D(digit_histogram_3_V_reg_628[5]),
        .Q(\digit_histogram_3_V_1_reg_820_reg_n_7_[5] ),
        .R(digit_histogram_3_V_1_reg_820));
  FDRE \digit_histogram_3_V_1_reg_820_reg[6] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_864),
        .D(digit_histogram_3_V_reg_628[6]),
        .Q(\digit_histogram_3_V_1_reg_820_reg_n_7_[6] ),
        .R(digit_histogram_3_V_1_reg_820));
  FDRE \digit_histogram_3_V_1_reg_820_reg[7] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_864),
        .D(digit_histogram_3_V_reg_628[7]),
        .Q(\digit_histogram_3_V_1_reg_820_reg_n_7_[7] ),
        .R(digit_histogram_3_V_1_reg_820));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_3_V_3_reg_1898[0]_i_1 
       (.I0(\digit_histogram_3_V_1_reg_820_reg_n_7_[0] ),
        .I1(ap_CS_fsm_state8),
        .I2(digit_histogram_3_V_3_reg_1898[0]),
        .I3(\digit_histogram_0_V_reg_1942[1]_i_2_n_7 ),
        .I4(digit_histogram_3_V_4_reg_2626[0]),
        .O(\digit_histogram_3_V_3_reg_1898[0]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_3_V_3_reg_1898[1]_i_1 
       (.I0(\digit_histogram_3_V_1_reg_820_reg_n_7_[1] ),
        .I1(ap_CS_fsm_state8),
        .I2(digit_histogram_3_V_3_reg_1898[1]),
        .I3(\digit_histogram_0_V_reg_1942[1]_i_2_n_7 ),
        .I4(digit_histogram_3_V_4_reg_2626[1]),
        .O(\digit_histogram_3_V_3_reg_1898[1]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_3_V_3_reg_1898[2]_i_1 
       (.I0(\digit_histogram_3_V_1_reg_820_reg_n_7_[2] ),
        .I1(ap_CS_fsm_state8),
        .I2(digit_histogram_3_V_3_reg_1898[2]),
        .I3(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I4(digit_histogram_3_V_4_reg_2626[2]),
        .O(\digit_histogram_3_V_3_reg_1898[2]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_3_V_3_reg_1898[3]_i_1 
       (.I0(\digit_histogram_3_V_1_reg_820_reg_n_7_[3] ),
        .I1(ap_CS_fsm_state8),
        .I2(digit_histogram_3_V_3_reg_1898[3]),
        .I3(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I4(digit_histogram_3_V_4_reg_2626[3]),
        .O(\digit_histogram_3_V_3_reg_1898[3]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_3_V_3_reg_1898[4]_i_1 
       (.I0(\digit_histogram_3_V_1_reg_820_reg_n_7_[4] ),
        .I1(ap_CS_fsm_state8),
        .I2(digit_histogram_3_V_3_reg_1898[4]),
        .I3(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I4(digit_histogram_3_V_4_reg_2626[4]),
        .O(\digit_histogram_3_V_3_reg_1898[4]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_3_V_3_reg_1898[5]_i_1 
       (.I0(\digit_histogram_3_V_1_reg_820_reg_n_7_[5] ),
        .I1(ap_CS_fsm_state8),
        .I2(digit_histogram_3_V_3_reg_1898[5]),
        .I3(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I4(digit_histogram_3_V_4_reg_2626[5]),
        .O(\digit_histogram_3_V_3_reg_1898[5]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_3_V_3_reg_1898[6]_i_1 
       (.I0(\digit_histogram_3_V_1_reg_820_reg_n_7_[6] ),
        .I1(ap_CS_fsm_state8),
        .I2(digit_histogram_3_V_3_reg_1898[6]),
        .I3(\digit_histogram_0_V_reg_1942[7]_i_2_n_7 ),
        .I4(digit_histogram_3_V_4_reg_2626[6]),
        .O(\digit_histogram_3_V_3_reg_1898[6]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_3_V_3_reg_1898[7]_i_1 
       (.I0(\digit_histogram_3_V_1_reg_820_reg_n_7_[7] ),
        .I1(ap_CS_fsm_state8),
        .I2(digit_histogram_3_V_3_reg_1898[7]),
        .I3(\digit_histogram_0_V_reg_1942[7]_i_2_n_7 ),
        .I4(digit_histogram_3_V_4_reg_2626[7]),
        .O(\digit_histogram_3_V_3_reg_1898[7]_i_1_n_7 ));
  FDRE \digit_histogram_3_V_3_reg_1898_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_histogram_3_V_3_reg_1898[0]_i_1_n_7 ),
        .Q(digit_histogram_3_V_3_reg_1898[0]),
        .R(1'b0));
  FDRE \digit_histogram_3_V_3_reg_1898_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_histogram_3_V_3_reg_1898[1]_i_1_n_7 ),
        .Q(digit_histogram_3_V_3_reg_1898[1]),
        .R(1'b0));
  FDRE \digit_histogram_3_V_3_reg_1898_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_histogram_3_V_3_reg_1898[2]_i_1_n_7 ),
        .Q(digit_histogram_3_V_3_reg_1898[2]),
        .R(1'b0));
  FDRE \digit_histogram_3_V_3_reg_1898_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_histogram_3_V_3_reg_1898[3]_i_1_n_7 ),
        .Q(digit_histogram_3_V_3_reg_1898[3]),
        .R(1'b0));
  FDRE \digit_histogram_3_V_3_reg_1898_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_histogram_3_V_3_reg_1898[4]_i_1_n_7 ),
        .Q(digit_histogram_3_V_3_reg_1898[4]),
        .R(1'b0));
  FDRE \digit_histogram_3_V_3_reg_1898_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_histogram_3_V_3_reg_1898[5]_i_1_n_7 ),
        .Q(digit_histogram_3_V_3_reg_1898[5]),
        .R(1'b0));
  FDRE \digit_histogram_3_V_3_reg_1898_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_histogram_3_V_3_reg_1898[6]_i_1_n_7 ),
        .Q(digit_histogram_3_V_3_reg_1898[6]),
        .R(1'b0));
  FDRE \digit_histogram_3_V_3_reg_1898_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_histogram_3_V_3_reg_1898[7]_i_1_n_7 ),
        .Q(digit_histogram_3_V_3_reg_1898[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_3_V_4_reg_2626[0]_i_1 
       (.I0(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[0]),
        .I1(\digit_histogram_3_V_4_reg_2626[7]_i_2_n_7 ),
        .I2(digit_histogram_3_V_3_reg_1898[0]),
        .I3(\digit_histogram_0_V_reg_1942[1]_i_2_n_7 ),
        .I4(digit_histogram_3_V_4_reg_2626[0]),
        .O(\digit_histogram_3_V_4_reg_2626[0]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_3_V_4_reg_2626[1]_i_1 
       (.I0(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[1]),
        .I1(\digit_histogram_3_V_4_reg_2626[7]_i_2_n_7 ),
        .I2(digit_histogram_3_V_3_reg_1898[1]),
        .I3(\digit_histogram_0_V_reg_1942[1]_i_2_n_7 ),
        .I4(digit_histogram_3_V_4_reg_2626[1]),
        .O(\digit_histogram_3_V_4_reg_2626[1]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_3_V_4_reg_2626[2]_i_1 
       (.I0(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[2]),
        .I1(\digit_histogram_3_V_4_reg_2626[7]_i_2_n_7 ),
        .I2(digit_histogram_3_V_3_reg_1898[2]),
        .I3(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I4(digit_histogram_3_V_4_reg_2626[2]),
        .O(\digit_histogram_3_V_4_reg_2626[2]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_3_V_4_reg_2626[3]_i_1 
       (.I0(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[3]),
        .I1(\digit_histogram_3_V_4_reg_2626[7]_i_2_n_7 ),
        .I2(digit_histogram_3_V_3_reg_1898[3]),
        .I3(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I4(digit_histogram_3_V_4_reg_2626[3]),
        .O(\digit_histogram_3_V_4_reg_2626[3]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_3_V_4_reg_2626[4]_i_1 
       (.I0(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[4]),
        .I1(\digit_histogram_3_V_4_reg_2626[7]_i_2_n_7 ),
        .I2(digit_histogram_3_V_3_reg_1898[4]),
        .I3(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I4(digit_histogram_3_V_4_reg_2626[4]),
        .O(\digit_histogram_3_V_4_reg_2626[4]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_3_V_4_reg_2626[5]_i_1 
       (.I0(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[5]),
        .I1(\digit_histogram_3_V_4_reg_2626[7]_i_2_n_7 ),
        .I2(digit_histogram_3_V_3_reg_1898[5]),
        .I3(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I4(digit_histogram_3_V_4_reg_2626[5]),
        .O(\digit_histogram_3_V_4_reg_2626[5]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_3_V_4_reg_2626[6]_i_1 
       (.I0(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[6]),
        .I1(\digit_histogram_3_V_4_reg_2626[7]_i_2_n_7 ),
        .I2(digit_histogram_3_V_3_reg_1898[6]),
        .I3(\digit_histogram_0_V_reg_1942[7]_i_2_n_7 ),
        .I4(digit_histogram_3_V_4_reg_2626[6]),
        .O(\digit_histogram_3_V_4_reg_2626[6]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_3_V_4_reg_2626[7]_i_1 
       (.I0(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[7]),
        .I1(\digit_histogram_3_V_4_reg_2626[7]_i_2_n_7 ),
        .I2(digit_histogram_3_V_3_reg_1898[7]),
        .I3(\digit_histogram_0_V_reg_1942[7]_i_2_n_7 ),
        .I4(digit_histogram_3_V_4_reg_2626[7]),
        .O(\digit_histogram_3_V_4_reg_2626[7]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'h0000000000022202)) 
    \digit_histogram_3_V_4_reg_2626[7]_i_2 
       (.I0(current_digit_V_we0),
        .I1(\digit_histogram_3_V_4_reg_2626[7]_i_3_n_7 ),
        .I2(digit_V_reg_7014_pp2_iter4_reg[3]),
        .I3(\p_091_0_i_i_reg_1954[3]_i_2_n_7 ),
        .I4(p_091_0_i_i_reg_1954[3]),
        .I5(ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4[2]),
        .O(\digit_histogram_3_V_4_reg_2626[7]_i_2_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT5 #(
    .INIT(32'h335FFF5F)) 
    \digit_histogram_3_V_4_reg_2626[7]_i_3 
       (.I0(digit_V_reg_7014_pp2_iter4_reg[1]),
        .I1(p_091_0_i_i_reg_1954[1]),
        .I2(digit_V_reg_7014_pp2_iter4_reg[0]),
        .I3(\p_091_0_i_i_reg_1954[3]_i_2_n_7 ),
        .I4(p_091_0_i_i_reg_1954[0]),
        .O(\digit_histogram_3_V_4_reg_2626[7]_i_3_n_7 ));
  FDRE \digit_histogram_3_V_4_reg_2626_reg[0] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(\digit_histogram_3_V_4_reg_2626[0]_i_1_n_7 ),
        .Q(digit_histogram_3_V_4_reg_2626[0]),
        .R(1'b0));
  FDRE \digit_histogram_3_V_4_reg_2626_reg[1] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(\digit_histogram_3_V_4_reg_2626[1]_i_1_n_7 ),
        .Q(digit_histogram_3_V_4_reg_2626[1]),
        .R(1'b0));
  FDRE \digit_histogram_3_V_4_reg_2626_reg[2] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(\digit_histogram_3_V_4_reg_2626[2]_i_1_n_7 ),
        .Q(digit_histogram_3_V_4_reg_2626[2]),
        .R(1'b0));
  FDRE \digit_histogram_3_V_4_reg_2626_reg[3] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(\digit_histogram_3_V_4_reg_2626[3]_i_1_n_7 ),
        .Q(digit_histogram_3_V_4_reg_2626[3]),
        .R(1'b0));
  FDRE \digit_histogram_3_V_4_reg_2626_reg[4] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(\digit_histogram_3_V_4_reg_2626[4]_i_1_n_7 ),
        .Q(digit_histogram_3_V_4_reg_2626[4]),
        .R(1'b0));
  FDRE \digit_histogram_3_V_4_reg_2626_reg[5] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(\digit_histogram_3_V_4_reg_2626[5]_i_1_n_7 ),
        .Q(digit_histogram_3_V_4_reg_2626[5]),
        .R(1'b0));
  FDRE \digit_histogram_3_V_4_reg_2626_reg[6] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(\digit_histogram_3_V_4_reg_2626[6]_i_1_n_7 ),
        .Q(digit_histogram_3_V_4_reg_2626[6]),
        .R(1'b0));
  FDRE \digit_histogram_3_V_4_reg_2626_reg[7] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(\digit_histogram_3_V_4_reg_2626[7]_i_1_n_7 ),
        .Q(digit_histogram_3_V_4_reg_2626[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_3_V_5_reg_3506[0]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[0]),
        .I1(\digit_histogram_3_V_5_reg_3506[7]_i_2_n_7 ),
        .I2(digit_histogram_3_V_3_reg_1898[0]),
        .O(\digit_histogram_3_V_5_reg_3506[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_3_V_5_reg_3506[1]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[1]),
        .I1(\digit_histogram_3_V_5_reg_3506[7]_i_2_n_7 ),
        .I2(digit_histogram_3_V_3_reg_1898[1]),
        .O(\digit_histogram_3_V_5_reg_3506[1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair517" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_3_V_5_reg_3506[2]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[2]),
        .I1(\digit_histogram_3_V_5_reg_3506[7]_i_2_n_7 ),
        .I2(digit_histogram_3_V_3_reg_1898[2]),
        .O(\digit_histogram_3_V_5_reg_3506[2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair518" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_3_V_5_reg_3506[3]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[3]),
        .I1(\digit_histogram_3_V_5_reg_3506[7]_i_2_n_7 ),
        .I2(digit_histogram_3_V_3_reg_1898[3]),
        .O(\digit_histogram_3_V_5_reg_3506[3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair519" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_3_V_5_reg_3506[4]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[4]),
        .I1(\digit_histogram_3_V_5_reg_3506[7]_i_2_n_7 ),
        .I2(digit_histogram_3_V_3_reg_1898[4]),
        .O(\digit_histogram_3_V_5_reg_3506[4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair520" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_3_V_5_reg_3506[5]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[5]),
        .I1(\digit_histogram_3_V_5_reg_3506[7]_i_2_n_7 ),
        .I2(digit_histogram_3_V_3_reg_1898[5]),
        .O(\digit_histogram_3_V_5_reg_3506[5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair521" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_3_V_5_reg_3506[6]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[6]),
        .I1(\digit_histogram_3_V_5_reg_3506[7]_i_2_n_7 ),
        .I2(digit_histogram_3_V_3_reg_1898[6]),
        .O(\digit_histogram_3_V_5_reg_3506[6]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair522" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_3_V_5_reg_3506[7]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[7]),
        .I1(\digit_histogram_3_V_5_reg_3506[7]_i_2_n_7 ),
        .I2(digit_histogram_3_V_3_reg_1898[7]),
        .O(\digit_histogram_3_V_5_reg_3506[7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT5 #(
    .INIT(32'h04000000)) 
    \digit_histogram_3_V_5_reg_3506[7]_i_2 
       (.I0(p_091_0_i_i_reg_1954[2]),
        .I1(ap_CS_fsm_state15),
        .I2(p_091_0_i_i_reg_1954[3]),
        .I3(p_091_0_i_i_reg_1954[1]),
        .I4(p_091_0_i_i_reg_1954[0]),
        .O(\digit_histogram_3_V_5_reg_3506[7]_i_2_n_7 ));
  FDRE \digit_histogram_3_V_5_reg_3506_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\digit_histogram_3_V_5_reg_3506[0]_i_1_n_7 ),
        .Q(digit_histogram_3_V_5_reg_3506[0]),
        .R(1'b0));
  FDRE \digit_histogram_3_V_5_reg_3506_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\digit_histogram_3_V_5_reg_3506[1]_i_1_n_7 ),
        .Q(digit_histogram_3_V_5_reg_3506[1]),
        .R(1'b0));
  FDRE \digit_histogram_3_V_5_reg_3506_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\digit_histogram_3_V_5_reg_3506[2]_i_1_n_7 ),
        .Q(digit_histogram_3_V_5_reg_3506[2]),
        .R(1'b0));
  FDRE \digit_histogram_3_V_5_reg_3506_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\digit_histogram_3_V_5_reg_3506[3]_i_1_n_7 ),
        .Q(digit_histogram_3_V_5_reg_3506[3]),
        .R(1'b0));
  FDRE \digit_histogram_3_V_5_reg_3506_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\digit_histogram_3_V_5_reg_3506[4]_i_1_n_7 ),
        .Q(digit_histogram_3_V_5_reg_3506[4]),
        .R(1'b0));
  FDRE \digit_histogram_3_V_5_reg_3506_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\digit_histogram_3_V_5_reg_3506[5]_i_1_n_7 ),
        .Q(digit_histogram_3_V_5_reg_3506[5]),
        .R(1'b0));
  FDRE \digit_histogram_3_V_5_reg_3506_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\digit_histogram_3_V_5_reg_3506[6]_i_1_n_7 ),
        .Q(digit_histogram_3_V_5_reg_3506[6]),
        .R(1'b0));
  FDRE \digit_histogram_3_V_5_reg_3506_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\digit_histogram_3_V_5_reg_3506[7]_i_1_n_7 ),
        .Q(digit_histogram_3_V_5_reg_3506[7]),
        .R(1'b0));
  FDRE \digit_histogram_3_V_reg_628_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(digit_histogram_3_V_5_reg_3506[0]),
        .Q(digit_histogram_3_V_reg_628[0]),
        .R(1'b0));
  FDRE \digit_histogram_3_V_reg_628_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(digit_histogram_3_V_5_reg_3506[1]),
        .Q(digit_histogram_3_V_reg_628[1]),
        .R(1'b0));
  FDRE \digit_histogram_3_V_reg_628_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(digit_histogram_3_V_5_reg_3506[2]),
        .Q(digit_histogram_3_V_reg_628[2]),
        .R(1'b0));
  FDRE \digit_histogram_3_V_reg_628_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(digit_histogram_3_V_5_reg_3506[3]),
        .Q(digit_histogram_3_V_reg_628[3]),
        .R(1'b0));
  FDRE \digit_histogram_3_V_reg_628_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(digit_histogram_3_V_5_reg_3506[4]),
        .Q(digit_histogram_3_V_reg_628[4]),
        .R(1'b0));
  FDRE \digit_histogram_3_V_reg_628_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(digit_histogram_3_V_5_reg_3506[5]),
        .Q(digit_histogram_3_V_reg_628[5]),
        .R(1'b0));
  FDRE \digit_histogram_3_V_reg_628_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(digit_histogram_3_V_5_reg_3506[6]),
        .Q(digit_histogram_3_V_reg_628[6]),
        .R(1'b0));
  FDRE \digit_histogram_3_V_reg_628_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(digit_histogram_3_V_5_reg_3506[7]),
        .Q(digit_histogram_3_V_reg_628[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000400)) 
    \digit_histogram_4_V_1_reg_809[7]_i_1 
       (.I0(i_0_i_i_reg_864_reg[0]),
        .I1(ap_CS_fsm_state7),
        .I2(i_0_i_i_reg_864_reg[3]),
        .I3(i_0_i_i_reg_864_reg[2]),
        .I4(i_0_i_i_reg_864_reg[1]),
        .O(digit_histogram_4_V_1_reg_809));
  FDRE \digit_histogram_4_V_1_reg_809_reg[0] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_864),
        .D(digit_histogram_4_V_reg_616[0]),
        .Q(\digit_histogram_4_V_1_reg_809_reg_n_7_[0] ),
        .R(digit_histogram_4_V_1_reg_809));
  FDRE \digit_histogram_4_V_1_reg_809_reg[1] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_864),
        .D(digit_histogram_4_V_reg_616[1]),
        .Q(\digit_histogram_4_V_1_reg_809_reg_n_7_[1] ),
        .R(digit_histogram_4_V_1_reg_809));
  FDRE \digit_histogram_4_V_1_reg_809_reg[2] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_864),
        .D(digit_histogram_4_V_reg_616[2]),
        .Q(\digit_histogram_4_V_1_reg_809_reg_n_7_[2] ),
        .R(digit_histogram_4_V_1_reg_809));
  FDRE \digit_histogram_4_V_1_reg_809_reg[3] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_864),
        .D(digit_histogram_4_V_reg_616[3]),
        .Q(\digit_histogram_4_V_1_reg_809_reg_n_7_[3] ),
        .R(digit_histogram_4_V_1_reg_809));
  FDRE \digit_histogram_4_V_1_reg_809_reg[4] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_864),
        .D(digit_histogram_4_V_reg_616[4]),
        .Q(\digit_histogram_4_V_1_reg_809_reg_n_7_[4] ),
        .R(digit_histogram_4_V_1_reg_809));
  FDRE \digit_histogram_4_V_1_reg_809_reg[5] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_864),
        .D(digit_histogram_4_V_reg_616[5]),
        .Q(\digit_histogram_4_V_1_reg_809_reg_n_7_[5] ),
        .R(digit_histogram_4_V_1_reg_809));
  FDRE \digit_histogram_4_V_1_reg_809_reg[6] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_864),
        .D(digit_histogram_4_V_reg_616[6]),
        .Q(\digit_histogram_4_V_1_reg_809_reg_n_7_[6] ),
        .R(digit_histogram_4_V_1_reg_809));
  FDRE \digit_histogram_4_V_1_reg_809_reg[7] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_864),
        .D(digit_histogram_4_V_reg_616[7]),
        .Q(\digit_histogram_4_V_1_reg_809_reg_n_7_[7] ),
        .R(digit_histogram_4_V_1_reg_809));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_4_V_3_reg_1887[0]_i_1 
       (.I0(\digit_histogram_4_V_1_reg_809_reg_n_7_[0] ),
        .I1(ap_CS_fsm_state8),
        .I2(digit_histogram_4_V_3_reg_1887[0]),
        .I3(\digit_histogram_0_V_reg_1942[1]_i_2_n_7 ),
        .I4(digit_histogram_4_V_4_reg_2571[0]),
        .O(\digit_histogram_4_V_3_reg_1887[0]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_4_V_3_reg_1887[1]_i_1 
       (.I0(\digit_histogram_4_V_1_reg_809_reg_n_7_[1] ),
        .I1(ap_CS_fsm_state8),
        .I2(digit_histogram_4_V_3_reg_1887[1]),
        .I3(\digit_histogram_0_V_reg_1942[1]_i_2_n_7 ),
        .I4(digit_histogram_4_V_4_reg_2571[1]),
        .O(\digit_histogram_4_V_3_reg_1887[1]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_4_V_3_reg_1887[2]_i_1 
       (.I0(\digit_histogram_4_V_1_reg_809_reg_n_7_[2] ),
        .I1(ap_CS_fsm_state8),
        .I2(digit_histogram_4_V_3_reg_1887[2]),
        .I3(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I4(digit_histogram_4_V_4_reg_2571[2]),
        .O(\digit_histogram_4_V_3_reg_1887[2]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_4_V_3_reg_1887[3]_i_1 
       (.I0(\digit_histogram_4_V_1_reg_809_reg_n_7_[3] ),
        .I1(ap_CS_fsm_state8),
        .I2(digit_histogram_4_V_3_reg_1887[3]),
        .I3(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I4(digit_histogram_4_V_4_reg_2571[3]),
        .O(\digit_histogram_4_V_3_reg_1887[3]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_4_V_3_reg_1887[4]_i_1 
       (.I0(\digit_histogram_4_V_1_reg_809_reg_n_7_[4] ),
        .I1(ap_CS_fsm_state8),
        .I2(digit_histogram_4_V_3_reg_1887[4]),
        .I3(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I4(digit_histogram_4_V_4_reg_2571[4]),
        .O(\digit_histogram_4_V_3_reg_1887[4]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_4_V_3_reg_1887[5]_i_1 
       (.I0(\digit_histogram_4_V_1_reg_809_reg_n_7_[5] ),
        .I1(ap_CS_fsm_state8),
        .I2(digit_histogram_4_V_3_reg_1887[5]),
        .I3(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I4(digit_histogram_4_V_4_reg_2571[5]),
        .O(\digit_histogram_4_V_3_reg_1887[5]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_4_V_3_reg_1887[6]_i_1 
       (.I0(\digit_histogram_4_V_1_reg_809_reg_n_7_[6] ),
        .I1(ap_CS_fsm_state8),
        .I2(digit_histogram_4_V_3_reg_1887[6]),
        .I3(\digit_histogram_0_V_reg_1942[7]_i_2_n_7 ),
        .I4(digit_histogram_4_V_4_reg_2571[6]),
        .O(\digit_histogram_4_V_3_reg_1887[6]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_4_V_3_reg_1887[7]_i_1 
       (.I0(\digit_histogram_4_V_1_reg_809_reg_n_7_[7] ),
        .I1(ap_CS_fsm_state8),
        .I2(digit_histogram_4_V_3_reg_1887[7]),
        .I3(\digit_histogram_0_V_reg_1942[7]_i_2_n_7 ),
        .I4(digit_histogram_4_V_4_reg_2571[7]),
        .O(\digit_histogram_4_V_3_reg_1887[7]_i_1_n_7 ));
  FDRE \digit_histogram_4_V_3_reg_1887_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_histogram_4_V_3_reg_1887[0]_i_1_n_7 ),
        .Q(digit_histogram_4_V_3_reg_1887[0]),
        .R(1'b0));
  FDRE \digit_histogram_4_V_3_reg_1887_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_histogram_4_V_3_reg_1887[1]_i_1_n_7 ),
        .Q(digit_histogram_4_V_3_reg_1887[1]),
        .R(1'b0));
  FDRE \digit_histogram_4_V_3_reg_1887_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_histogram_4_V_3_reg_1887[2]_i_1_n_7 ),
        .Q(digit_histogram_4_V_3_reg_1887[2]),
        .R(1'b0));
  FDRE \digit_histogram_4_V_3_reg_1887_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_histogram_4_V_3_reg_1887[3]_i_1_n_7 ),
        .Q(digit_histogram_4_V_3_reg_1887[3]),
        .R(1'b0));
  FDRE \digit_histogram_4_V_3_reg_1887_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_histogram_4_V_3_reg_1887[4]_i_1_n_7 ),
        .Q(digit_histogram_4_V_3_reg_1887[4]),
        .R(1'b0));
  FDRE \digit_histogram_4_V_3_reg_1887_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_histogram_4_V_3_reg_1887[5]_i_1_n_7 ),
        .Q(digit_histogram_4_V_3_reg_1887[5]),
        .R(1'b0));
  FDRE \digit_histogram_4_V_3_reg_1887_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_histogram_4_V_3_reg_1887[6]_i_1_n_7 ),
        .Q(digit_histogram_4_V_3_reg_1887[6]),
        .R(1'b0));
  FDRE \digit_histogram_4_V_3_reg_1887_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_histogram_4_V_3_reg_1887[7]_i_1_n_7 ),
        .Q(digit_histogram_4_V_3_reg_1887[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_4_V_4_reg_2571[0]_i_1 
       (.I0(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[0]),
        .I1(\digit_histogram_4_V_4_reg_2571[7]_i_2_n_7 ),
        .I2(digit_histogram_4_V_3_reg_1887[0]),
        .I3(\digit_histogram_0_V_reg_1942[1]_i_2_n_7 ),
        .I4(digit_histogram_4_V_4_reg_2571[0]),
        .O(\digit_histogram_4_V_4_reg_2571[0]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_4_V_4_reg_2571[1]_i_1 
       (.I0(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[1]),
        .I1(\digit_histogram_4_V_4_reg_2571[7]_i_2_n_7 ),
        .I2(digit_histogram_4_V_3_reg_1887[1]),
        .I3(\digit_histogram_0_V_reg_1942[1]_i_2_n_7 ),
        .I4(digit_histogram_4_V_4_reg_2571[1]),
        .O(\digit_histogram_4_V_4_reg_2571[1]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_4_V_4_reg_2571[2]_i_1 
       (.I0(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[2]),
        .I1(\digit_histogram_4_V_4_reg_2571[7]_i_2_n_7 ),
        .I2(digit_histogram_4_V_3_reg_1887[2]),
        .I3(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I4(digit_histogram_4_V_4_reg_2571[2]),
        .O(\digit_histogram_4_V_4_reg_2571[2]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_4_V_4_reg_2571[3]_i_1 
       (.I0(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[3]),
        .I1(\digit_histogram_4_V_4_reg_2571[7]_i_2_n_7 ),
        .I2(digit_histogram_4_V_3_reg_1887[3]),
        .I3(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I4(digit_histogram_4_V_4_reg_2571[3]),
        .O(\digit_histogram_4_V_4_reg_2571[3]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_4_V_4_reg_2571[4]_i_1 
       (.I0(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[4]),
        .I1(\digit_histogram_4_V_4_reg_2571[7]_i_2_n_7 ),
        .I2(digit_histogram_4_V_3_reg_1887[4]),
        .I3(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I4(digit_histogram_4_V_4_reg_2571[4]),
        .O(\digit_histogram_4_V_4_reg_2571[4]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_4_V_4_reg_2571[5]_i_1 
       (.I0(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[5]),
        .I1(\digit_histogram_4_V_4_reg_2571[7]_i_2_n_7 ),
        .I2(digit_histogram_4_V_3_reg_1887[5]),
        .I3(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I4(digit_histogram_4_V_4_reg_2571[5]),
        .O(\digit_histogram_4_V_4_reg_2571[5]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_4_V_4_reg_2571[6]_i_1 
       (.I0(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[6]),
        .I1(\digit_histogram_4_V_4_reg_2571[7]_i_2_n_7 ),
        .I2(digit_histogram_4_V_3_reg_1887[6]),
        .I3(\digit_histogram_0_V_reg_1942[7]_i_2_n_7 ),
        .I4(digit_histogram_4_V_4_reg_2571[6]),
        .O(\digit_histogram_4_V_4_reg_2571[6]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_4_V_4_reg_2571[7]_i_1 
       (.I0(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[7]),
        .I1(\digit_histogram_4_V_4_reg_2571[7]_i_2_n_7 ),
        .I2(digit_histogram_4_V_3_reg_1887[7]),
        .I3(\digit_histogram_0_V_reg_1942[7]_i_2_n_7 ),
        .I4(digit_histogram_4_V_4_reg_2571[7]),
        .O(\digit_histogram_4_V_4_reg_2571[7]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'h0000000000022202)) 
    \digit_histogram_4_V_4_reg_2571[7]_i_2 
       (.I0(current_digit_V_we0),
        .I1(\digit_histogram_4_V_4_reg_2571[7]_i_3_n_7 ),
        .I2(digit_V_reg_7014_pp2_iter4_reg[1]),
        .I3(\p_091_0_i_i_reg_1954[3]_i_2_n_7 ),
        .I4(p_091_0_i_i_reg_1954[1]),
        .I5(ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4[0]),
        .O(\digit_histogram_4_V_4_reg_2571[7]_i_2_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT5 #(
    .INIT(32'hCCAFFFAF)) 
    \digit_histogram_4_V_4_reg_2571[7]_i_3 
       (.I0(digit_V_reg_7014_pp2_iter4_reg[3]),
        .I1(p_091_0_i_i_reg_1954[3]),
        .I2(digit_V_reg_7014_pp2_iter4_reg[2]),
        .I3(\p_091_0_i_i_reg_1954[3]_i_2_n_7 ),
        .I4(p_091_0_i_i_reg_1954[2]),
        .O(\digit_histogram_4_V_4_reg_2571[7]_i_3_n_7 ));
  FDRE \digit_histogram_4_V_4_reg_2571_reg[0] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(\digit_histogram_4_V_4_reg_2571[0]_i_1_n_7 ),
        .Q(digit_histogram_4_V_4_reg_2571[0]),
        .R(1'b0));
  FDRE \digit_histogram_4_V_4_reg_2571_reg[1] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(\digit_histogram_4_V_4_reg_2571[1]_i_1_n_7 ),
        .Q(digit_histogram_4_V_4_reg_2571[1]),
        .R(1'b0));
  FDRE \digit_histogram_4_V_4_reg_2571_reg[2] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(\digit_histogram_4_V_4_reg_2571[2]_i_1_n_7 ),
        .Q(digit_histogram_4_V_4_reg_2571[2]),
        .R(1'b0));
  FDRE \digit_histogram_4_V_4_reg_2571_reg[3] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(\digit_histogram_4_V_4_reg_2571[3]_i_1_n_7 ),
        .Q(digit_histogram_4_V_4_reg_2571[3]),
        .R(1'b0));
  FDRE \digit_histogram_4_V_4_reg_2571_reg[4] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(\digit_histogram_4_V_4_reg_2571[4]_i_1_n_7 ),
        .Q(digit_histogram_4_V_4_reg_2571[4]),
        .R(1'b0));
  FDRE \digit_histogram_4_V_4_reg_2571_reg[5] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(\digit_histogram_4_V_4_reg_2571[5]_i_1_n_7 ),
        .Q(digit_histogram_4_V_4_reg_2571[5]),
        .R(1'b0));
  FDRE \digit_histogram_4_V_4_reg_2571_reg[6] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(\digit_histogram_4_V_4_reg_2571[6]_i_1_n_7 ),
        .Q(digit_histogram_4_V_4_reg_2571[6]),
        .R(1'b0));
  FDRE \digit_histogram_4_V_4_reg_2571_reg[7] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(\digit_histogram_4_V_4_reg_2571[7]_i_1_n_7 ),
        .Q(digit_histogram_4_V_4_reg_2571[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_4_V_5_reg_3451[0]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[0]),
        .I1(\digit_histogram_4_V_5_reg_3451[7]_i_2_n_7 ),
        .I2(digit_histogram_4_V_3_reg_1887[0]),
        .O(\digit_histogram_4_V_5_reg_3451[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_4_V_5_reg_3451[1]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[1]),
        .I1(\digit_histogram_4_V_5_reg_3451[7]_i_2_n_7 ),
        .I2(digit_histogram_4_V_3_reg_1887[1]),
        .O(\digit_histogram_4_V_5_reg_3451[1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_4_V_5_reg_3451[2]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[2]),
        .I1(\digit_histogram_4_V_5_reg_3451[7]_i_2_n_7 ),
        .I2(digit_histogram_4_V_3_reg_1887[2]),
        .O(\digit_histogram_4_V_5_reg_3451[2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_4_V_5_reg_3451[3]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[3]),
        .I1(\digit_histogram_4_V_5_reg_3451[7]_i_2_n_7 ),
        .I2(digit_histogram_4_V_3_reg_1887[3]),
        .O(\digit_histogram_4_V_5_reg_3451[3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_4_V_5_reg_3451[4]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[4]),
        .I1(\digit_histogram_4_V_5_reg_3451[7]_i_2_n_7 ),
        .I2(digit_histogram_4_V_3_reg_1887[4]),
        .O(\digit_histogram_4_V_5_reg_3451[4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_4_V_5_reg_3451[5]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[5]),
        .I1(\digit_histogram_4_V_5_reg_3451[7]_i_2_n_7 ),
        .I2(digit_histogram_4_V_3_reg_1887[5]),
        .O(\digit_histogram_4_V_5_reg_3451[5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_4_V_5_reg_3451[6]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[6]),
        .I1(\digit_histogram_4_V_5_reg_3451[7]_i_2_n_7 ),
        .I2(digit_histogram_4_V_3_reg_1887[6]),
        .O(\digit_histogram_4_V_5_reg_3451[6]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_4_V_5_reg_3451[7]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[7]),
        .I1(\digit_histogram_4_V_5_reg_3451[7]_i_2_n_7 ),
        .I2(digit_histogram_4_V_3_reg_1887[7]),
        .O(\digit_histogram_4_V_5_reg_3451[7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT5 #(
    .INIT(32'h00000400)) 
    \digit_histogram_4_V_5_reg_3451[7]_i_2 
       (.I0(p_091_0_i_i_reg_1954[0]),
        .I1(p_091_0_i_i_reg_1954[2]),
        .I2(p_091_0_i_i_reg_1954[3]),
        .I3(ap_CS_fsm_state15),
        .I4(p_091_0_i_i_reg_1954[1]),
        .O(\digit_histogram_4_V_5_reg_3451[7]_i_2_n_7 ));
  FDRE \digit_histogram_4_V_5_reg_3451_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\digit_histogram_4_V_5_reg_3451[0]_i_1_n_7 ),
        .Q(digit_histogram_4_V_5_reg_3451[0]),
        .R(1'b0));
  FDRE \digit_histogram_4_V_5_reg_3451_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\digit_histogram_4_V_5_reg_3451[1]_i_1_n_7 ),
        .Q(digit_histogram_4_V_5_reg_3451[1]),
        .R(1'b0));
  FDRE \digit_histogram_4_V_5_reg_3451_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\digit_histogram_4_V_5_reg_3451[2]_i_1_n_7 ),
        .Q(digit_histogram_4_V_5_reg_3451[2]),
        .R(1'b0));
  FDRE \digit_histogram_4_V_5_reg_3451_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\digit_histogram_4_V_5_reg_3451[3]_i_1_n_7 ),
        .Q(digit_histogram_4_V_5_reg_3451[3]),
        .R(1'b0));
  FDRE \digit_histogram_4_V_5_reg_3451_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\digit_histogram_4_V_5_reg_3451[4]_i_1_n_7 ),
        .Q(digit_histogram_4_V_5_reg_3451[4]),
        .R(1'b0));
  FDRE \digit_histogram_4_V_5_reg_3451_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\digit_histogram_4_V_5_reg_3451[5]_i_1_n_7 ),
        .Q(digit_histogram_4_V_5_reg_3451[5]),
        .R(1'b0));
  FDRE \digit_histogram_4_V_5_reg_3451_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\digit_histogram_4_V_5_reg_3451[6]_i_1_n_7 ),
        .Q(digit_histogram_4_V_5_reg_3451[6]),
        .R(1'b0));
  FDRE \digit_histogram_4_V_5_reg_3451_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\digit_histogram_4_V_5_reg_3451[7]_i_1_n_7 ),
        .Q(digit_histogram_4_V_5_reg_3451[7]),
        .R(1'b0));
  FDRE \digit_histogram_4_V_reg_616_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(digit_histogram_4_V_5_reg_3451[0]),
        .Q(digit_histogram_4_V_reg_616[0]),
        .R(1'b0));
  FDRE \digit_histogram_4_V_reg_616_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(digit_histogram_4_V_5_reg_3451[1]),
        .Q(digit_histogram_4_V_reg_616[1]),
        .R(1'b0));
  FDRE \digit_histogram_4_V_reg_616_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(digit_histogram_4_V_5_reg_3451[2]),
        .Q(digit_histogram_4_V_reg_616[2]),
        .R(1'b0));
  FDRE \digit_histogram_4_V_reg_616_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(digit_histogram_4_V_5_reg_3451[3]),
        .Q(digit_histogram_4_V_reg_616[3]),
        .R(1'b0));
  FDRE \digit_histogram_4_V_reg_616_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(digit_histogram_4_V_5_reg_3451[4]),
        .Q(digit_histogram_4_V_reg_616[4]),
        .R(1'b0));
  FDRE \digit_histogram_4_V_reg_616_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(digit_histogram_4_V_5_reg_3451[5]),
        .Q(digit_histogram_4_V_reg_616[5]),
        .R(1'b0));
  FDRE \digit_histogram_4_V_reg_616_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(digit_histogram_4_V_5_reg_3451[6]),
        .Q(digit_histogram_4_V_reg_616[6]),
        .R(1'b0));
  FDRE \digit_histogram_4_V_reg_616_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(digit_histogram_4_V_5_reg_3451[7]),
        .Q(digit_histogram_4_V_reg_616[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000800)) 
    \digit_histogram_5_V_1_reg_798[7]_i_1 
       (.I0(i_0_i_i_reg_864_reg[0]),
        .I1(ap_CS_fsm_state7),
        .I2(i_0_i_i_reg_864_reg[3]),
        .I3(i_0_i_i_reg_864_reg[2]),
        .I4(i_0_i_i_reg_864_reg[1]),
        .O(digit_histogram_5_V_1_reg_798));
  FDRE \digit_histogram_5_V_1_reg_798_reg[0] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_864),
        .D(digit_histogram_5_V_reg_604[0]),
        .Q(\digit_histogram_5_V_1_reg_798_reg_n_7_[0] ),
        .R(digit_histogram_5_V_1_reg_798));
  FDRE \digit_histogram_5_V_1_reg_798_reg[1] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_864),
        .D(digit_histogram_5_V_reg_604[1]),
        .Q(\digit_histogram_5_V_1_reg_798_reg_n_7_[1] ),
        .R(digit_histogram_5_V_1_reg_798));
  FDRE \digit_histogram_5_V_1_reg_798_reg[2] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_864),
        .D(digit_histogram_5_V_reg_604[2]),
        .Q(\digit_histogram_5_V_1_reg_798_reg_n_7_[2] ),
        .R(digit_histogram_5_V_1_reg_798));
  FDRE \digit_histogram_5_V_1_reg_798_reg[3] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_864),
        .D(digit_histogram_5_V_reg_604[3]),
        .Q(\digit_histogram_5_V_1_reg_798_reg_n_7_[3] ),
        .R(digit_histogram_5_V_1_reg_798));
  FDRE \digit_histogram_5_V_1_reg_798_reg[4] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_864),
        .D(digit_histogram_5_V_reg_604[4]),
        .Q(\digit_histogram_5_V_1_reg_798_reg_n_7_[4] ),
        .R(digit_histogram_5_V_1_reg_798));
  FDRE \digit_histogram_5_V_1_reg_798_reg[5] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_864),
        .D(digit_histogram_5_V_reg_604[5]),
        .Q(\digit_histogram_5_V_1_reg_798_reg_n_7_[5] ),
        .R(digit_histogram_5_V_1_reg_798));
  FDRE \digit_histogram_5_V_1_reg_798_reg[6] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_864),
        .D(digit_histogram_5_V_reg_604[6]),
        .Q(\digit_histogram_5_V_1_reg_798_reg_n_7_[6] ),
        .R(digit_histogram_5_V_1_reg_798));
  FDRE \digit_histogram_5_V_1_reg_798_reg[7] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_864),
        .D(digit_histogram_5_V_reg_604[7]),
        .Q(\digit_histogram_5_V_1_reg_798_reg_n_7_[7] ),
        .R(digit_histogram_5_V_1_reg_798));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_5_V_3_reg_1876[0]_i_1 
       (.I0(\digit_histogram_5_V_1_reg_798_reg_n_7_[0] ),
        .I1(ap_CS_fsm_state8),
        .I2(digit_histogram_5_V_3_reg_1876[0]),
        .I3(\digit_histogram_0_V_reg_1942[1]_i_2_n_7 ),
        .I4(digit_histogram_5_V_4_reg_2516[0]),
        .O(\digit_histogram_5_V_3_reg_1876[0]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_5_V_3_reg_1876[1]_i_1 
       (.I0(\digit_histogram_5_V_1_reg_798_reg_n_7_[1] ),
        .I1(ap_CS_fsm_state8),
        .I2(digit_histogram_5_V_3_reg_1876[1]),
        .I3(\digit_histogram_0_V_reg_1942[1]_i_2_n_7 ),
        .I4(digit_histogram_5_V_4_reg_2516[1]),
        .O(\digit_histogram_5_V_3_reg_1876[1]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_5_V_3_reg_1876[2]_i_1 
       (.I0(\digit_histogram_5_V_1_reg_798_reg_n_7_[2] ),
        .I1(ap_CS_fsm_state8),
        .I2(digit_histogram_5_V_3_reg_1876[2]),
        .I3(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I4(digit_histogram_5_V_4_reg_2516[2]),
        .O(\digit_histogram_5_V_3_reg_1876[2]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_5_V_3_reg_1876[3]_i_1 
       (.I0(\digit_histogram_5_V_1_reg_798_reg_n_7_[3] ),
        .I1(ap_CS_fsm_state8),
        .I2(digit_histogram_5_V_3_reg_1876[3]),
        .I3(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I4(digit_histogram_5_V_4_reg_2516[3]),
        .O(\digit_histogram_5_V_3_reg_1876[3]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_5_V_3_reg_1876[4]_i_1 
       (.I0(\digit_histogram_5_V_1_reg_798_reg_n_7_[4] ),
        .I1(ap_CS_fsm_state8),
        .I2(digit_histogram_5_V_3_reg_1876[4]),
        .I3(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I4(digit_histogram_5_V_4_reg_2516[4]),
        .O(\digit_histogram_5_V_3_reg_1876[4]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_5_V_3_reg_1876[5]_i_1 
       (.I0(\digit_histogram_5_V_1_reg_798_reg_n_7_[5] ),
        .I1(ap_CS_fsm_state8),
        .I2(digit_histogram_5_V_3_reg_1876[5]),
        .I3(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I4(digit_histogram_5_V_4_reg_2516[5]),
        .O(\digit_histogram_5_V_3_reg_1876[5]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_5_V_3_reg_1876[6]_i_1 
       (.I0(\digit_histogram_5_V_1_reg_798_reg_n_7_[6] ),
        .I1(ap_CS_fsm_state8),
        .I2(digit_histogram_5_V_3_reg_1876[6]),
        .I3(\digit_histogram_0_V_reg_1942[7]_i_2_n_7 ),
        .I4(digit_histogram_5_V_4_reg_2516[6]),
        .O(\digit_histogram_5_V_3_reg_1876[6]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_5_V_3_reg_1876[7]_i_1 
       (.I0(\digit_histogram_5_V_1_reg_798_reg_n_7_[7] ),
        .I1(ap_CS_fsm_state8),
        .I2(digit_histogram_5_V_3_reg_1876[7]),
        .I3(\digit_histogram_0_V_reg_1942[7]_i_2_n_7 ),
        .I4(digit_histogram_5_V_4_reg_2516[7]),
        .O(\digit_histogram_5_V_3_reg_1876[7]_i_1_n_7 ));
  FDRE \digit_histogram_5_V_3_reg_1876_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_histogram_5_V_3_reg_1876[0]_i_1_n_7 ),
        .Q(digit_histogram_5_V_3_reg_1876[0]),
        .R(1'b0));
  FDRE \digit_histogram_5_V_3_reg_1876_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_histogram_5_V_3_reg_1876[1]_i_1_n_7 ),
        .Q(digit_histogram_5_V_3_reg_1876[1]),
        .R(1'b0));
  FDRE \digit_histogram_5_V_3_reg_1876_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_histogram_5_V_3_reg_1876[2]_i_1_n_7 ),
        .Q(digit_histogram_5_V_3_reg_1876[2]),
        .R(1'b0));
  FDRE \digit_histogram_5_V_3_reg_1876_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_histogram_5_V_3_reg_1876[3]_i_1_n_7 ),
        .Q(digit_histogram_5_V_3_reg_1876[3]),
        .R(1'b0));
  FDRE \digit_histogram_5_V_3_reg_1876_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_histogram_5_V_3_reg_1876[4]_i_1_n_7 ),
        .Q(digit_histogram_5_V_3_reg_1876[4]),
        .R(1'b0));
  FDRE \digit_histogram_5_V_3_reg_1876_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_histogram_5_V_3_reg_1876[5]_i_1_n_7 ),
        .Q(digit_histogram_5_V_3_reg_1876[5]),
        .R(1'b0));
  FDRE \digit_histogram_5_V_3_reg_1876_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_histogram_5_V_3_reg_1876[6]_i_1_n_7 ),
        .Q(digit_histogram_5_V_3_reg_1876[6]),
        .R(1'b0));
  FDRE \digit_histogram_5_V_3_reg_1876_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_histogram_5_V_3_reg_1876[7]_i_1_n_7 ),
        .Q(digit_histogram_5_V_3_reg_1876[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_5_V_4_reg_2516[0]_i_1 
       (.I0(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[0]),
        .I1(\digit_histogram_5_V_4_reg_2516[7]_i_2_n_7 ),
        .I2(digit_histogram_5_V_3_reg_1876[0]),
        .I3(\digit_histogram_0_V_reg_1942[1]_i_2_n_7 ),
        .I4(digit_histogram_5_V_4_reg_2516[0]),
        .O(\digit_histogram_5_V_4_reg_2516[0]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_5_V_4_reg_2516[1]_i_1 
       (.I0(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[1]),
        .I1(\digit_histogram_5_V_4_reg_2516[7]_i_2_n_7 ),
        .I2(digit_histogram_5_V_3_reg_1876[1]),
        .I3(\digit_histogram_0_V_reg_1942[1]_i_2_n_7 ),
        .I4(digit_histogram_5_V_4_reg_2516[1]),
        .O(\digit_histogram_5_V_4_reg_2516[1]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_5_V_4_reg_2516[2]_i_1 
       (.I0(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[2]),
        .I1(\digit_histogram_5_V_4_reg_2516[7]_i_2_n_7 ),
        .I2(digit_histogram_5_V_3_reg_1876[2]),
        .I3(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I4(digit_histogram_5_V_4_reg_2516[2]),
        .O(\digit_histogram_5_V_4_reg_2516[2]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_5_V_4_reg_2516[3]_i_1 
       (.I0(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[3]),
        .I1(\digit_histogram_5_V_4_reg_2516[7]_i_2_n_7 ),
        .I2(digit_histogram_5_V_3_reg_1876[3]),
        .I3(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I4(digit_histogram_5_V_4_reg_2516[3]),
        .O(\digit_histogram_5_V_4_reg_2516[3]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_5_V_4_reg_2516[4]_i_1 
       (.I0(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[4]),
        .I1(\digit_histogram_5_V_4_reg_2516[7]_i_2_n_7 ),
        .I2(digit_histogram_5_V_3_reg_1876[4]),
        .I3(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I4(digit_histogram_5_V_4_reg_2516[4]),
        .O(\digit_histogram_5_V_4_reg_2516[4]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_5_V_4_reg_2516[5]_i_1 
       (.I0(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[5]),
        .I1(\digit_histogram_5_V_4_reg_2516[7]_i_2_n_7 ),
        .I2(digit_histogram_5_V_3_reg_1876[5]),
        .I3(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I4(digit_histogram_5_V_4_reg_2516[5]),
        .O(\digit_histogram_5_V_4_reg_2516[5]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_5_V_4_reg_2516[6]_i_1 
       (.I0(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[6]),
        .I1(\digit_histogram_5_V_4_reg_2516[7]_i_2_n_7 ),
        .I2(digit_histogram_5_V_3_reg_1876[6]),
        .I3(\digit_histogram_0_V_reg_1942[7]_i_2_n_7 ),
        .I4(digit_histogram_5_V_4_reg_2516[6]),
        .O(\digit_histogram_5_V_4_reg_2516[6]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_5_V_4_reg_2516[7]_i_1 
       (.I0(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[7]),
        .I1(\digit_histogram_5_V_4_reg_2516[7]_i_2_n_7 ),
        .I2(digit_histogram_5_V_3_reg_1876[7]),
        .I3(\digit_histogram_0_V_reg_1942[7]_i_2_n_7 ),
        .I4(digit_histogram_5_V_4_reg_2516[7]),
        .O(\digit_histogram_5_V_4_reg_2516[7]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'h0002220200000000)) 
    \digit_histogram_5_V_4_reg_2516[7]_i_2 
       (.I0(current_digit_V_we0),
        .I1(\digit_histogram_4_V_4_reg_2571[7]_i_3_n_7 ),
        .I2(digit_V_reg_7014_pp2_iter4_reg[1]),
        .I3(\p_091_0_i_i_reg_1954[3]_i_2_n_7 ),
        .I4(p_091_0_i_i_reg_1954[1]),
        .I5(ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4[0]),
        .O(\digit_histogram_5_V_4_reg_2516[7]_i_2_n_7 ));
  FDRE \digit_histogram_5_V_4_reg_2516_reg[0] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(\digit_histogram_5_V_4_reg_2516[0]_i_1_n_7 ),
        .Q(digit_histogram_5_V_4_reg_2516[0]),
        .R(1'b0));
  FDRE \digit_histogram_5_V_4_reg_2516_reg[1] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(\digit_histogram_5_V_4_reg_2516[1]_i_1_n_7 ),
        .Q(digit_histogram_5_V_4_reg_2516[1]),
        .R(1'b0));
  FDRE \digit_histogram_5_V_4_reg_2516_reg[2] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(\digit_histogram_5_V_4_reg_2516[2]_i_1_n_7 ),
        .Q(digit_histogram_5_V_4_reg_2516[2]),
        .R(1'b0));
  FDRE \digit_histogram_5_V_4_reg_2516_reg[3] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(\digit_histogram_5_V_4_reg_2516[3]_i_1_n_7 ),
        .Q(digit_histogram_5_V_4_reg_2516[3]),
        .R(1'b0));
  FDRE \digit_histogram_5_V_4_reg_2516_reg[4] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(\digit_histogram_5_V_4_reg_2516[4]_i_1_n_7 ),
        .Q(digit_histogram_5_V_4_reg_2516[4]),
        .R(1'b0));
  FDRE \digit_histogram_5_V_4_reg_2516_reg[5] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(\digit_histogram_5_V_4_reg_2516[5]_i_1_n_7 ),
        .Q(digit_histogram_5_V_4_reg_2516[5]),
        .R(1'b0));
  FDRE \digit_histogram_5_V_4_reg_2516_reg[6] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(\digit_histogram_5_V_4_reg_2516[6]_i_1_n_7 ),
        .Q(digit_histogram_5_V_4_reg_2516[6]),
        .R(1'b0));
  FDRE \digit_histogram_5_V_4_reg_2516_reg[7] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(\digit_histogram_5_V_4_reg_2516[7]_i_1_n_7 ),
        .Q(digit_histogram_5_V_4_reg_2516[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_5_V_5_reg_3396[0]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[0]),
        .I1(\digit_histogram_5_V_5_reg_3396[7]_i_2_n_7 ),
        .I2(digit_histogram_5_V_3_reg_1876[0]),
        .O(\digit_histogram_5_V_5_reg_3396[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_5_V_5_reg_3396[1]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[1]),
        .I1(\digit_histogram_5_V_5_reg_3396[7]_i_2_n_7 ),
        .I2(digit_histogram_5_V_3_reg_1876[1]),
        .O(\digit_histogram_5_V_5_reg_3396[1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair517" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_5_V_5_reg_3396[2]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[2]),
        .I1(\digit_histogram_5_V_5_reg_3396[7]_i_2_n_7 ),
        .I2(digit_histogram_5_V_3_reg_1876[2]),
        .O(\digit_histogram_5_V_5_reg_3396[2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair518" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_5_V_5_reg_3396[3]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[3]),
        .I1(\digit_histogram_5_V_5_reg_3396[7]_i_2_n_7 ),
        .I2(digit_histogram_5_V_3_reg_1876[3]),
        .O(\digit_histogram_5_V_5_reg_3396[3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair519" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_5_V_5_reg_3396[4]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[4]),
        .I1(\digit_histogram_5_V_5_reg_3396[7]_i_2_n_7 ),
        .I2(digit_histogram_5_V_3_reg_1876[4]),
        .O(\digit_histogram_5_V_5_reg_3396[4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair520" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_5_V_5_reg_3396[5]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[5]),
        .I1(\digit_histogram_5_V_5_reg_3396[7]_i_2_n_7 ),
        .I2(digit_histogram_5_V_3_reg_1876[5]),
        .O(\digit_histogram_5_V_5_reg_3396[5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair521" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_5_V_5_reg_3396[6]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[6]),
        .I1(\digit_histogram_5_V_5_reg_3396[7]_i_2_n_7 ),
        .I2(digit_histogram_5_V_3_reg_1876[6]),
        .O(\digit_histogram_5_V_5_reg_3396[6]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair522" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_5_V_5_reg_3396[7]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[7]),
        .I1(\digit_histogram_5_V_5_reg_3396[7]_i_2_n_7 ),
        .I2(digit_histogram_5_V_3_reg_1876[7]),
        .O(\digit_histogram_5_V_5_reg_3396[7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT5 #(
    .INIT(32'h00000800)) 
    \digit_histogram_5_V_5_reg_3396[7]_i_2 
       (.I0(p_091_0_i_i_reg_1954[0]),
        .I1(p_091_0_i_i_reg_1954[2]),
        .I2(p_091_0_i_i_reg_1954[3]),
        .I3(ap_CS_fsm_state15),
        .I4(p_091_0_i_i_reg_1954[1]),
        .O(\digit_histogram_5_V_5_reg_3396[7]_i_2_n_7 ));
  FDRE \digit_histogram_5_V_5_reg_3396_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\digit_histogram_5_V_5_reg_3396[0]_i_1_n_7 ),
        .Q(digit_histogram_5_V_5_reg_3396[0]),
        .R(1'b0));
  FDRE \digit_histogram_5_V_5_reg_3396_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\digit_histogram_5_V_5_reg_3396[1]_i_1_n_7 ),
        .Q(digit_histogram_5_V_5_reg_3396[1]),
        .R(1'b0));
  FDRE \digit_histogram_5_V_5_reg_3396_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\digit_histogram_5_V_5_reg_3396[2]_i_1_n_7 ),
        .Q(digit_histogram_5_V_5_reg_3396[2]),
        .R(1'b0));
  FDRE \digit_histogram_5_V_5_reg_3396_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\digit_histogram_5_V_5_reg_3396[3]_i_1_n_7 ),
        .Q(digit_histogram_5_V_5_reg_3396[3]),
        .R(1'b0));
  FDRE \digit_histogram_5_V_5_reg_3396_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\digit_histogram_5_V_5_reg_3396[4]_i_1_n_7 ),
        .Q(digit_histogram_5_V_5_reg_3396[4]),
        .R(1'b0));
  FDRE \digit_histogram_5_V_5_reg_3396_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\digit_histogram_5_V_5_reg_3396[5]_i_1_n_7 ),
        .Q(digit_histogram_5_V_5_reg_3396[5]),
        .R(1'b0));
  FDRE \digit_histogram_5_V_5_reg_3396_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\digit_histogram_5_V_5_reg_3396[6]_i_1_n_7 ),
        .Q(digit_histogram_5_V_5_reg_3396[6]),
        .R(1'b0));
  FDRE \digit_histogram_5_V_5_reg_3396_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\digit_histogram_5_V_5_reg_3396[7]_i_1_n_7 ),
        .Q(digit_histogram_5_V_5_reg_3396[7]),
        .R(1'b0));
  FDRE \digit_histogram_5_V_reg_604_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(digit_histogram_5_V_5_reg_3396[0]),
        .Q(digit_histogram_5_V_reg_604[0]),
        .R(1'b0));
  FDRE \digit_histogram_5_V_reg_604_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(digit_histogram_5_V_5_reg_3396[1]),
        .Q(digit_histogram_5_V_reg_604[1]),
        .R(1'b0));
  FDRE \digit_histogram_5_V_reg_604_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(digit_histogram_5_V_5_reg_3396[2]),
        .Q(digit_histogram_5_V_reg_604[2]),
        .R(1'b0));
  FDRE \digit_histogram_5_V_reg_604_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(digit_histogram_5_V_5_reg_3396[3]),
        .Q(digit_histogram_5_V_reg_604[3]),
        .R(1'b0));
  FDRE \digit_histogram_5_V_reg_604_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(digit_histogram_5_V_5_reg_3396[4]),
        .Q(digit_histogram_5_V_reg_604[4]),
        .R(1'b0));
  FDRE \digit_histogram_5_V_reg_604_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(digit_histogram_5_V_5_reg_3396[5]),
        .Q(digit_histogram_5_V_reg_604[5]),
        .R(1'b0));
  FDRE \digit_histogram_5_V_reg_604_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(digit_histogram_5_V_5_reg_3396[6]),
        .Q(digit_histogram_5_V_reg_604[6]),
        .R(1'b0));
  FDRE \digit_histogram_5_V_reg_604_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(digit_histogram_5_V_5_reg_3396[7]),
        .Q(digit_histogram_5_V_reg_604[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000800)) 
    \digit_histogram_6_V_1_reg_787[7]_i_1 
       (.I0(i_0_i_i_reg_864_reg[1]),
        .I1(ap_CS_fsm_state7),
        .I2(i_0_i_i_reg_864_reg[0]),
        .I3(i_0_i_i_reg_864_reg[2]),
        .I4(i_0_i_i_reg_864_reg[3]),
        .O(digit_histogram_6_V_1_reg_787));
  FDRE \digit_histogram_6_V_1_reg_787_reg[0] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_864),
        .D(digit_histogram_6_V_reg_592[0]),
        .Q(\digit_histogram_6_V_1_reg_787_reg_n_7_[0] ),
        .R(digit_histogram_6_V_1_reg_787));
  FDRE \digit_histogram_6_V_1_reg_787_reg[1] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_864),
        .D(digit_histogram_6_V_reg_592[1]),
        .Q(\digit_histogram_6_V_1_reg_787_reg_n_7_[1] ),
        .R(digit_histogram_6_V_1_reg_787));
  FDRE \digit_histogram_6_V_1_reg_787_reg[2] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_864),
        .D(digit_histogram_6_V_reg_592[2]),
        .Q(\digit_histogram_6_V_1_reg_787_reg_n_7_[2] ),
        .R(digit_histogram_6_V_1_reg_787));
  FDRE \digit_histogram_6_V_1_reg_787_reg[3] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_864),
        .D(digit_histogram_6_V_reg_592[3]),
        .Q(\digit_histogram_6_V_1_reg_787_reg_n_7_[3] ),
        .R(digit_histogram_6_V_1_reg_787));
  FDRE \digit_histogram_6_V_1_reg_787_reg[4] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_864),
        .D(digit_histogram_6_V_reg_592[4]),
        .Q(\digit_histogram_6_V_1_reg_787_reg_n_7_[4] ),
        .R(digit_histogram_6_V_1_reg_787));
  FDRE \digit_histogram_6_V_1_reg_787_reg[5] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_864),
        .D(digit_histogram_6_V_reg_592[5]),
        .Q(\digit_histogram_6_V_1_reg_787_reg_n_7_[5] ),
        .R(digit_histogram_6_V_1_reg_787));
  FDRE \digit_histogram_6_V_1_reg_787_reg[6] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_864),
        .D(digit_histogram_6_V_reg_592[6]),
        .Q(\digit_histogram_6_V_1_reg_787_reg_n_7_[6] ),
        .R(digit_histogram_6_V_1_reg_787));
  FDRE \digit_histogram_6_V_1_reg_787_reg[7] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_864),
        .D(digit_histogram_6_V_reg_592[7]),
        .Q(\digit_histogram_6_V_1_reg_787_reg_n_7_[7] ),
        .R(digit_histogram_6_V_1_reg_787));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_6_V_3_reg_1865[0]_i_1 
       (.I0(\digit_histogram_6_V_1_reg_787_reg_n_7_[0] ),
        .I1(ap_CS_fsm_state8),
        .I2(digit_histogram_6_V_3_reg_1865[0]),
        .I3(\digit_histogram_0_V_reg_1942[1]_i_2_n_7 ),
        .I4(digit_histogram_6_V_4_reg_2461[0]),
        .O(\digit_histogram_6_V_3_reg_1865[0]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_6_V_3_reg_1865[1]_i_1 
       (.I0(\digit_histogram_6_V_1_reg_787_reg_n_7_[1] ),
        .I1(ap_CS_fsm_state8),
        .I2(digit_histogram_6_V_3_reg_1865[1]),
        .I3(\digit_histogram_0_V_reg_1942[1]_i_2_n_7 ),
        .I4(digit_histogram_6_V_4_reg_2461[1]),
        .O(\digit_histogram_6_V_3_reg_1865[1]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_6_V_3_reg_1865[2]_i_1 
       (.I0(\digit_histogram_6_V_1_reg_787_reg_n_7_[2] ),
        .I1(ap_CS_fsm_state8),
        .I2(digit_histogram_6_V_3_reg_1865[2]),
        .I3(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I4(digit_histogram_6_V_4_reg_2461[2]),
        .O(\digit_histogram_6_V_3_reg_1865[2]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_6_V_3_reg_1865[3]_i_1 
       (.I0(\digit_histogram_6_V_1_reg_787_reg_n_7_[3] ),
        .I1(ap_CS_fsm_state8),
        .I2(digit_histogram_6_V_3_reg_1865[3]),
        .I3(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I4(digit_histogram_6_V_4_reg_2461[3]),
        .O(\digit_histogram_6_V_3_reg_1865[3]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_6_V_3_reg_1865[4]_i_1 
       (.I0(\digit_histogram_6_V_1_reg_787_reg_n_7_[4] ),
        .I1(ap_CS_fsm_state8),
        .I2(digit_histogram_6_V_3_reg_1865[4]),
        .I3(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I4(digit_histogram_6_V_4_reg_2461[4]),
        .O(\digit_histogram_6_V_3_reg_1865[4]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_6_V_3_reg_1865[5]_i_1 
       (.I0(\digit_histogram_6_V_1_reg_787_reg_n_7_[5] ),
        .I1(ap_CS_fsm_state8),
        .I2(digit_histogram_6_V_3_reg_1865[5]),
        .I3(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I4(digit_histogram_6_V_4_reg_2461[5]),
        .O(\digit_histogram_6_V_3_reg_1865[5]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_6_V_3_reg_1865[6]_i_1 
       (.I0(\digit_histogram_6_V_1_reg_787_reg_n_7_[6] ),
        .I1(ap_CS_fsm_state8),
        .I2(digit_histogram_6_V_3_reg_1865[6]),
        .I3(\digit_histogram_0_V_reg_1942[7]_i_2_n_7 ),
        .I4(digit_histogram_6_V_4_reg_2461[6]),
        .O(\digit_histogram_6_V_3_reg_1865[6]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_6_V_3_reg_1865[7]_i_1 
       (.I0(\digit_histogram_6_V_1_reg_787_reg_n_7_[7] ),
        .I1(ap_CS_fsm_state8),
        .I2(digit_histogram_6_V_3_reg_1865[7]),
        .I3(\digit_histogram_0_V_reg_1942[7]_i_2_n_7 ),
        .I4(digit_histogram_6_V_4_reg_2461[7]),
        .O(\digit_histogram_6_V_3_reg_1865[7]_i_1_n_7 ));
  FDRE \digit_histogram_6_V_3_reg_1865_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_histogram_6_V_3_reg_1865[0]_i_1_n_7 ),
        .Q(digit_histogram_6_V_3_reg_1865[0]),
        .R(1'b0));
  FDRE \digit_histogram_6_V_3_reg_1865_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_histogram_6_V_3_reg_1865[1]_i_1_n_7 ),
        .Q(digit_histogram_6_V_3_reg_1865[1]),
        .R(1'b0));
  FDRE \digit_histogram_6_V_3_reg_1865_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_histogram_6_V_3_reg_1865[2]_i_1_n_7 ),
        .Q(digit_histogram_6_V_3_reg_1865[2]),
        .R(1'b0));
  FDRE \digit_histogram_6_V_3_reg_1865_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_histogram_6_V_3_reg_1865[3]_i_1_n_7 ),
        .Q(digit_histogram_6_V_3_reg_1865[3]),
        .R(1'b0));
  FDRE \digit_histogram_6_V_3_reg_1865_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_histogram_6_V_3_reg_1865[4]_i_1_n_7 ),
        .Q(digit_histogram_6_V_3_reg_1865[4]),
        .R(1'b0));
  FDRE \digit_histogram_6_V_3_reg_1865_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_histogram_6_V_3_reg_1865[5]_i_1_n_7 ),
        .Q(digit_histogram_6_V_3_reg_1865[5]),
        .R(1'b0));
  FDRE \digit_histogram_6_V_3_reg_1865_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_histogram_6_V_3_reg_1865[6]_i_1_n_7 ),
        .Q(digit_histogram_6_V_3_reg_1865[6]),
        .R(1'b0));
  FDRE \digit_histogram_6_V_3_reg_1865_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_histogram_6_V_3_reg_1865[7]_i_1_n_7 ),
        .Q(digit_histogram_6_V_3_reg_1865[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_6_V_4_reg_2461[0]_i_1 
       (.I0(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[0]),
        .I1(\digit_histogram_6_V_4_reg_2461[7]_i_2_n_7 ),
        .I2(digit_histogram_6_V_3_reg_1865[0]),
        .I3(\digit_histogram_0_V_reg_1942[1]_i_2_n_7 ),
        .I4(digit_histogram_6_V_4_reg_2461[0]),
        .O(\digit_histogram_6_V_4_reg_2461[0]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_6_V_4_reg_2461[1]_i_1 
       (.I0(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[1]),
        .I1(\digit_histogram_6_V_4_reg_2461[7]_i_2_n_7 ),
        .I2(digit_histogram_6_V_3_reg_1865[1]),
        .I3(\digit_histogram_0_V_reg_1942[1]_i_2_n_7 ),
        .I4(digit_histogram_6_V_4_reg_2461[1]),
        .O(\digit_histogram_6_V_4_reg_2461[1]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_6_V_4_reg_2461[2]_i_1 
       (.I0(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[2]),
        .I1(\digit_histogram_6_V_4_reg_2461[7]_i_2_n_7 ),
        .I2(digit_histogram_6_V_3_reg_1865[2]),
        .I3(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I4(digit_histogram_6_V_4_reg_2461[2]),
        .O(\digit_histogram_6_V_4_reg_2461[2]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_6_V_4_reg_2461[3]_i_1 
       (.I0(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[3]),
        .I1(\digit_histogram_6_V_4_reg_2461[7]_i_2_n_7 ),
        .I2(digit_histogram_6_V_3_reg_1865[3]),
        .I3(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I4(digit_histogram_6_V_4_reg_2461[3]),
        .O(\digit_histogram_6_V_4_reg_2461[3]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_6_V_4_reg_2461[4]_i_1 
       (.I0(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[4]),
        .I1(\digit_histogram_6_V_4_reg_2461[7]_i_2_n_7 ),
        .I2(digit_histogram_6_V_3_reg_1865[4]),
        .I3(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I4(digit_histogram_6_V_4_reg_2461[4]),
        .O(\digit_histogram_6_V_4_reg_2461[4]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_6_V_4_reg_2461[5]_i_1 
       (.I0(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[5]),
        .I1(\digit_histogram_6_V_4_reg_2461[7]_i_2_n_7 ),
        .I2(digit_histogram_6_V_3_reg_1865[5]),
        .I3(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I4(digit_histogram_6_V_4_reg_2461[5]),
        .O(\digit_histogram_6_V_4_reg_2461[5]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_6_V_4_reg_2461[6]_i_1 
       (.I0(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[6]),
        .I1(\digit_histogram_6_V_4_reg_2461[7]_i_2_n_7 ),
        .I2(digit_histogram_6_V_3_reg_1865[6]),
        .I3(\digit_histogram_0_V_reg_1942[7]_i_2_n_7 ),
        .I4(digit_histogram_6_V_4_reg_2461[6]),
        .O(\digit_histogram_6_V_4_reg_2461[6]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_6_V_4_reg_2461[7]_i_1 
       (.I0(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[7]),
        .I1(\digit_histogram_6_V_4_reg_2461[7]_i_2_n_7 ),
        .I2(digit_histogram_6_V_3_reg_1865[7]),
        .I3(\digit_histogram_0_V_reg_1942[7]_i_2_n_7 ),
        .I4(digit_histogram_6_V_4_reg_2461[7]),
        .O(\digit_histogram_6_V_4_reg_2461[7]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'h0002220200000000)) 
    \digit_histogram_6_V_4_reg_2461[7]_i_2 
       (.I0(current_digit_V_we0),
        .I1(\digit_histogram_4_V_4_reg_2571[7]_i_3_n_7 ),
        .I2(digit_V_reg_7014_pp2_iter4_reg[0]),
        .I3(\p_091_0_i_i_reg_1954[3]_i_2_n_7 ),
        .I4(p_091_0_i_i_reg_1954[0]),
        .I5(ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4[1]),
        .O(\digit_histogram_6_V_4_reg_2461[7]_i_2_n_7 ));
  FDRE \digit_histogram_6_V_4_reg_2461_reg[0] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(\digit_histogram_6_V_4_reg_2461[0]_i_1_n_7 ),
        .Q(digit_histogram_6_V_4_reg_2461[0]),
        .R(1'b0));
  FDRE \digit_histogram_6_V_4_reg_2461_reg[1] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(\digit_histogram_6_V_4_reg_2461[1]_i_1_n_7 ),
        .Q(digit_histogram_6_V_4_reg_2461[1]),
        .R(1'b0));
  FDRE \digit_histogram_6_V_4_reg_2461_reg[2] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(\digit_histogram_6_V_4_reg_2461[2]_i_1_n_7 ),
        .Q(digit_histogram_6_V_4_reg_2461[2]),
        .R(1'b0));
  FDRE \digit_histogram_6_V_4_reg_2461_reg[3] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(\digit_histogram_6_V_4_reg_2461[3]_i_1_n_7 ),
        .Q(digit_histogram_6_V_4_reg_2461[3]),
        .R(1'b0));
  FDRE \digit_histogram_6_V_4_reg_2461_reg[4] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(\digit_histogram_6_V_4_reg_2461[4]_i_1_n_7 ),
        .Q(digit_histogram_6_V_4_reg_2461[4]),
        .R(1'b0));
  FDRE \digit_histogram_6_V_4_reg_2461_reg[5] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(\digit_histogram_6_V_4_reg_2461[5]_i_1_n_7 ),
        .Q(digit_histogram_6_V_4_reg_2461[5]),
        .R(1'b0));
  FDRE \digit_histogram_6_V_4_reg_2461_reg[6] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(\digit_histogram_6_V_4_reg_2461[6]_i_1_n_7 ),
        .Q(digit_histogram_6_V_4_reg_2461[6]),
        .R(1'b0));
  FDRE \digit_histogram_6_V_4_reg_2461_reg[7] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(\digit_histogram_6_V_4_reg_2461[7]_i_1_n_7 ),
        .Q(digit_histogram_6_V_4_reg_2461[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_6_V_5_reg_3341[0]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[0]),
        .I1(\digit_histogram_6_V_5_reg_3341[7]_i_2_n_7 ),
        .I2(digit_histogram_6_V_3_reg_1865[0]),
        .O(\digit_histogram_6_V_5_reg_3341[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_6_V_5_reg_3341[1]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[1]),
        .I1(\digit_histogram_6_V_5_reg_3341[7]_i_2_n_7 ),
        .I2(digit_histogram_6_V_3_reg_1865[1]),
        .O(\digit_histogram_6_V_5_reg_3341[1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_6_V_5_reg_3341[2]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[2]),
        .I1(\digit_histogram_6_V_5_reg_3341[7]_i_2_n_7 ),
        .I2(digit_histogram_6_V_3_reg_1865[2]),
        .O(\digit_histogram_6_V_5_reg_3341[2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_6_V_5_reg_3341[3]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[3]),
        .I1(\digit_histogram_6_V_5_reg_3341[7]_i_2_n_7 ),
        .I2(digit_histogram_6_V_3_reg_1865[3]),
        .O(\digit_histogram_6_V_5_reg_3341[3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_6_V_5_reg_3341[4]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[4]),
        .I1(\digit_histogram_6_V_5_reg_3341[7]_i_2_n_7 ),
        .I2(digit_histogram_6_V_3_reg_1865[4]),
        .O(\digit_histogram_6_V_5_reg_3341[4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_6_V_5_reg_3341[5]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[5]),
        .I1(\digit_histogram_6_V_5_reg_3341[7]_i_2_n_7 ),
        .I2(digit_histogram_6_V_3_reg_1865[5]),
        .O(\digit_histogram_6_V_5_reg_3341[5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_6_V_5_reg_3341[6]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[6]),
        .I1(\digit_histogram_6_V_5_reg_3341[7]_i_2_n_7 ),
        .I2(digit_histogram_6_V_3_reg_1865[6]),
        .O(\digit_histogram_6_V_5_reg_3341[6]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_6_V_5_reg_3341[7]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[7]),
        .I1(\digit_histogram_6_V_5_reg_3341[7]_i_2_n_7 ),
        .I2(digit_histogram_6_V_3_reg_1865[7]),
        .O(\digit_histogram_6_V_5_reg_3341[7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    \digit_histogram_6_V_5_reg_3341[7]_i_2 
       (.I0(p_091_0_i_i_reg_1954[0]),
        .I1(p_091_0_i_i_reg_1954[1]),
        .I2(ap_CS_fsm_state15),
        .I3(p_091_0_i_i_reg_1954[3]),
        .I4(p_091_0_i_i_reg_1954[2]),
        .O(\digit_histogram_6_V_5_reg_3341[7]_i_2_n_7 ));
  FDRE \digit_histogram_6_V_5_reg_3341_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\digit_histogram_6_V_5_reg_3341[0]_i_1_n_7 ),
        .Q(digit_histogram_6_V_5_reg_3341[0]),
        .R(1'b0));
  FDRE \digit_histogram_6_V_5_reg_3341_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\digit_histogram_6_V_5_reg_3341[1]_i_1_n_7 ),
        .Q(digit_histogram_6_V_5_reg_3341[1]),
        .R(1'b0));
  FDRE \digit_histogram_6_V_5_reg_3341_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\digit_histogram_6_V_5_reg_3341[2]_i_1_n_7 ),
        .Q(digit_histogram_6_V_5_reg_3341[2]),
        .R(1'b0));
  FDRE \digit_histogram_6_V_5_reg_3341_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\digit_histogram_6_V_5_reg_3341[3]_i_1_n_7 ),
        .Q(digit_histogram_6_V_5_reg_3341[3]),
        .R(1'b0));
  FDRE \digit_histogram_6_V_5_reg_3341_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\digit_histogram_6_V_5_reg_3341[4]_i_1_n_7 ),
        .Q(digit_histogram_6_V_5_reg_3341[4]),
        .R(1'b0));
  FDRE \digit_histogram_6_V_5_reg_3341_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\digit_histogram_6_V_5_reg_3341[5]_i_1_n_7 ),
        .Q(digit_histogram_6_V_5_reg_3341[5]),
        .R(1'b0));
  FDRE \digit_histogram_6_V_5_reg_3341_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\digit_histogram_6_V_5_reg_3341[6]_i_1_n_7 ),
        .Q(digit_histogram_6_V_5_reg_3341[6]),
        .R(1'b0));
  FDRE \digit_histogram_6_V_5_reg_3341_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\digit_histogram_6_V_5_reg_3341[7]_i_1_n_7 ),
        .Q(digit_histogram_6_V_5_reg_3341[7]),
        .R(1'b0));
  FDRE \digit_histogram_6_V_reg_592_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(digit_histogram_6_V_5_reg_3341[0]),
        .Q(digit_histogram_6_V_reg_592[0]),
        .R(1'b0));
  FDRE \digit_histogram_6_V_reg_592_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(digit_histogram_6_V_5_reg_3341[1]),
        .Q(digit_histogram_6_V_reg_592[1]),
        .R(1'b0));
  FDRE \digit_histogram_6_V_reg_592_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(digit_histogram_6_V_5_reg_3341[2]),
        .Q(digit_histogram_6_V_reg_592[2]),
        .R(1'b0));
  FDRE \digit_histogram_6_V_reg_592_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(digit_histogram_6_V_5_reg_3341[3]),
        .Q(digit_histogram_6_V_reg_592[3]),
        .R(1'b0));
  FDRE \digit_histogram_6_V_reg_592_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(digit_histogram_6_V_5_reg_3341[4]),
        .Q(digit_histogram_6_V_reg_592[4]),
        .R(1'b0));
  FDRE \digit_histogram_6_V_reg_592_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(digit_histogram_6_V_5_reg_3341[5]),
        .Q(digit_histogram_6_V_reg_592[5]),
        .R(1'b0));
  FDRE \digit_histogram_6_V_reg_592_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(digit_histogram_6_V_5_reg_3341[6]),
        .Q(digit_histogram_6_V_reg_592[6]),
        .R(1'b0));
  FDRE \digit_histogram_6_V_reg_592_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(digit_histogram_6_V_5_reg_3341[7]),
        .Q(digit_histogram_6_V_reg_592[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00800000)) 
    \digit_histogram_7_V_1_reg_776[7]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(i_0_i_i_reg_864_reg[0]),
        .I2(i_0_i_i_reg_864_reg[1]),
        .I3(i_0_i_i_reg_864_reg[3]),
        .I4(i_0_i_i_reg_864_reg[2]),
        .O(digit_histogram_7_V_1_reg_776));
  FDRE \digit_histogram_7_V_1_reg_776_reg[0] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_864),
        .D(digit_histogram_7_V_reg_580[0]),
        .Q(\digit_histogram_7_V_1_reg_776_reg_n_7_[0] ),
        .R(digit_histogram_7_V_1_reg_776));
  FDRE \digit_histogram_7_V_1_reg_776_reg[1] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_864),
        .D(digit_histogram_7_V_reg_580[1]),
        .Q(\digit_histogram_7_V_1_reg_776_reg_n_7_[1] ),
        .R(digit_histogram_7_V_1_reg_776));
  FDRE \digit_histogram_7_V_1_reg_776_reg[2] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_864),
        .D(digit_histogram_7_V_reg_580[2]),
        .Q(\digit_histogram_7_V_1_reg_776_reg_n_7_[2] ),
        .R(digit_histogram_7_V_1_reg_776));
  FDRE \digit_histogram_7_V_1_reg_776_reg[3] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_864),
        .D(digit_histogram_7_V_reg_580[3]),
        .Q(\digit_histogram_7_V_1_reg_776_reg_n_7_[3] ),
        .R(digit_histogram_7_V_1_reg_776));
  FDRE \digit_histogram_7_V_1_reg_776_reg[4] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_864),
        .D(digit_histogram_7_V_reg_580[4]),
        .Q(\digit_histogram_7_V_1_reg_776_reg_n_7_[4] ),
        .R(digit_histogram_7_V_1_reg_776));
  FDRE \digit_histogram_7_V_1_reg_776_reg[5] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_864),
        .D(digit_histogram_7_V_reg_580[5]),
        .Q(\digit_histogram_7_V_1_reg_776_reg_n_7_[5] ),
        .R(digit_histogram_7_V_1_reg_776));
  FDRE \digit_histogram_7_V_1_reg_776_reg[6] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_864),
        .D(digit_histogram_7_V_reg_580[6]),
        .Q(\digit_histogram_7_V_1_reg_776_reg_n_7_[6] ),
        .R(digit_histogram_7_V_1_reg_776));
  FDRE \digit_histogram_7_V_1_reg_776_reg[7] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_864),
        .D(digit_histogram_7_V_reg_580[7]),
        .Q(\digit_histogram_7_V_1_reg_776_reg_n_7_[7] ),
        .R(digit_histogram_7_V_1_reg_776));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_7_V_3_reg_1854[0]_i_1 
       (.I0(\digit_histogram_7_V_1_reg_776_reg_n_7_[0] ),
        .I1(ap_CS_fsm_state8),
        .I2(digit_histogram_7_V_3_reg_1854[0]),
        .I3(\digit_histogram_0_V_reg_1942[1]_i_2_n_7 ),
        .I4(digit_histogram_7_V_4_reg_2406[0]),
        .O(\digit_histogram_7_V_3_reg_1854[0]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_7_V_3_reg_1854[1]_i_1 
       (.I0(\digit_histogram_7_V_1_reg_776_reg_n_7_[1] ),
        .I1(ap_CS_fsm_state8),
        .I2(digit_histogram_7_V_3_reg_1854[1]),
        .I3(\digit_histogram_0_V_reg_1942[1]_i_2_n_7 ),
        .I4(digit_histogram_7_V_4_reg_2406[1]),
        .O(\digit_histogram_7_V_3_reg_1854[1]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_7_V_3_reg_1854[2]_i_1 
       (.I0(\digit_histogram_7_V_1_reg_776_reg_n_7_[2] ),
        .I1(ap_CS_fsm_state8),
        .I2(digit_histogram_7_V_3_reg_1854[2]),
        .I3(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I4(digit_histogram_7_V_4_reg_2406[2]),
        .O(\digit_histogram_7_V_3_reg_1854[2]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_7_V_3_reg_1854[3]_i_1 
       (.I0(\digit_histogram_7_V_1_reg_776_reg_n_7_[3] ),
        .I1(ap_CS_fsm_state8),
        .I2(digit_histogram_7_V_3_reg_1854[3]),
        .I3(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I4(digit_histogram_7_V_4_reg_2406[3]),
        .O(\digit_histogram_7_V_3_reg_1854[3]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_7_V_3_reg_1854[4]_i_1 
       (.I0(\digit_histogram_7_V_1_reg_776_reg_n_7_[4] ),
        .I1(ap_CS_fsm_state8),
        .I2(digit_histogram_7_V_3_reg_1854[4]),
        .I3(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I4(digit_histogram_7_V_4_reg_2406[4]),
        .O(\digit_histogram_7_V_3_reg_1854[4]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_7_V_3_reg_1854[5]_i_1 
       (.I0(\digit_histogram_7_V_1_reg_776_reg_n_7_[5] ),
        .I1(ap_CS_fsm_state8),
        .I2(digit_histogram_7_V_3_reg_1854[5]),
        .I3(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I4(digit_histogram_7_V_4_reg_2406[5]),
        .O(\digit_histogram_7_V_3_reg_1854[5]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_7_V_3_reg_1854[6]_i_1 
       (.I0(\digit_histogram_7_V_1_reg_776_reg_n_7_[6] ),
        .I1(ap_CS_fsm_state8),
        .I2(digit_histogram_7_V_3_reg_1854[6]),
        .I3(\digit_histogram_0_V_reg_1942[7]_i_2_n_7 ),
        .I4(digit_histogram_7_V_4_reg_2406[6]),
        .O(\digit_histogram_7_V_3_reg_1854[6]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_7_V_3_reg_1854[7]_i_1 
       (.I0(\digit_histogram_7_V_1_reg_776_reg_n_7_[7] ),
        .I1(ap_CS_fsm_state8),
        .I2(digit_histogram_7_V_3_reg_1854[7]),
        .I3(\digit_histogram_0_V_reg_1942[7]_i_2_n_7 ),
        .I4(digit_histogram_7_V_4_reg_2406[7]),
        .O(\digit_histogram_7_V_3_reg_1854[7]_i_1_n_7 ));
  FDRE \digit_histogram_7_V_3_reg_1854_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_histogram_7_V_3_reg_1854[0]_i_1_n_7 ),
        .Q(digit_histogram_7_V_3_reg_1854[0]),
        .R(1'b0));
  FDRE \digit_histogram_7_V_3_reg_1854_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_histogram_7_V_3_reg_1854[1]_i_1_n_7 ),
        .Q(digit_histogram_7_V_3_reg_1854[1]),
        .R(1'b0));
  FDRE \digit_histogram_7_V_3_reg_1854_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_histogram_7_V_3_reg_1854[2]_i_1_n_7 ),
        .Q(digit_histogram_7_V_3_reg_1854[2]),
        .R(1'b0));
  FDRE \digit_histogram_7_V_3_reg_1854_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_histogram_7_V_3_reg_1854[3]_i_1_n_7 ),
        .Q(digit_histogram_7_V_3_reg_1854[3]),
        .R(1'b0));
  FDRE \digit_histogram_7_V_3_reg_1854_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_histogram_7_V_3_reg_1854[4]_i_1_n_7 ),
        .Q(digit_histogram_7_V_3_reg_1854[4]),
        .R(1'b0));
  FDRE \digit_histogram_7_V_3_reg_1854_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_histogram_7_V_3_reg_1854[5]_i_1_n_7 ),
        .Q(digit_histogram_7_V_3_reg_1854[5]),
        .R(1'b0));
  FDRE \digit_histogram_7_V_3_reg_1854_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_histogram_7_V_3_reg_1854[6]_i_1_n_7 ),
        .Q(digit_histogram_7_V_3_reg_1854[6]),
        .R(1'b0));
  FDRE \digit_histogram_7_V_3_reg_1854_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_histogram_7_V_3_reg_1854[7]_i_1_n_7 ),
        .Q(digit_histogram_7_V_3_reg_1854[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_7_V_4_reg_2406[0]_i_1 
       (.I0(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[0]),
        .I1(\digit_histogram_7_V_4_reg_2406[7]_i_2_n_7 ),
        .I2(digit_histogram_7_V_3_reg_1854[0]),
        .I3(\digit_histogram_0_V_reg_1942[1]_i_2_n_7 ),
        .I4(digit_histogram_7_V_4_reg_2406[0]),
        .O(\digit_histogram_7_V_4_reg_2406[0]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_7_V_4_reg_2406[1]_i_1 
       (.I0(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[1]),
        .I1(\digit_histogram_7_V_4_reg_2406[7]_i_2_n_7 ),
        .I2(digit_histogram_7_V_3_reg_1854[1]),
        .I3(\digit_histogram_0_V_reg_1942[1]_i_2_n_7 ),
        .I4(digit_histogram_7_V_4_reg_2406[1]),
        .O(\digit_histogram_7_V_4_reg_2406[1]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_7_V_4_reg_2406[2]_i_1 
       (.I0(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[2]),
        .I1(\digit_histogram_7_V_4_reg_2406[7]_i_2_n_7 ),
        .I2(digit_histogram_7_V_3_reg_1854[2]),
        .I3(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I4(digit_histogram_7_V_4_reg_2406[2]),
        .O(\digit_histogram_7_V_4_reg_2406[2]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_7_V_4_reg_2406[3]_i_1 
       (.I0(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[3]),
        .I1(\digit_histogram_7_V_4_reg_2406[7]_i_2_n_7 ),
        .I2(digit_histogram_7_V_3_reg_1854[3]),
        .I3(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I4(digit_histogram_7_V_4_reg_2406[3]),
        .O(\digit_histogram_7_V_4_reg_2406[3]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_7_V_4_reg_2406[4]_i_1 
       (.I0(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[4]),
        .I1(\digit_histogram_7_V_4_reg_2406[7]_i_2_n_7 ),
        .I2(digit_histogram_7_V_3_reg_1854[4]),
        .I3(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I4(digit_histogram_7_V_4_reg_2406[4]),
        .O(\digit_histogram_7_V_4_reg_2406[4]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_7_V_4_reg_2406[5]_i_1 
       (.I0(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[5]),
        .I1(\digit_histogram_7_V_4_reg_2406[7]_i_2_n_7 ),
        .I2(digit_histogram_7_V_3_reg_1854[5]),
        .I3(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I4(digit_histogram_7_V_4_reg_2406[5]),
        .O(\digit_histogram_7_V_4_reg_2406[5]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_7_V_4_reg_2406[6]_i_1 
       (.I0(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[6]),
        .I1(\digit_histogram_7_V_4_reg_2406[7]_i_2_n_7 ),
        .I2(digit_histogram_7_V_3_reg_1854[6]),
        .I3(\digit_histogram_0_V_reg_1942[7]_i_2_n_7 ),
        .I4(digit_histogram_7_V_4_reg_2406[6]),
        .O(\digit_histogram_7_V_4_reg_2406[6]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_7_V_4_reg_2406[7]_i_1 
       (.I0(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[7]),
        .I1(\digit_histogram_7_V_4_reg_2406[7]_i_2_n_7 ),
        .I2(digit_histogram_7_V_3_reg_1854[7]),
        .I3(\digit_histogram_0_V_reg_1942[7]_i_2_n_7 ),
        .I4(digit_histogram_7_V_4_reg_2406[7]),
        .O(\digit_histogram_7_V_4_reg_2406[7]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'h2220002000000000)) 
    \digit_histogram_7_V_4_reg_2406[7]_i_2 
       (.I0(current_digit_V_we0),
        .I1(\digit_histogram_4_V_4_reg_2571[7]_i_3_n_7 ),
        .I2(digit_V_reg_7014_pp2_iter4_reg[1]),
        .I3(\p_091_0_i_i_reg_1954[3]_i_2_n_7 ),
        .I4(p_091_0_i_i_reg_1954[1]),
        .I5(ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4[0]),
        .O(\digit_histogram_7_V_4_reg_2406[7]_i_2_n_7 ));
  FDRE \digit_histogram_7_V_4_reg_2406_reg[0] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(\digit_histogram_7_V_4_reg_2406[0]_i_1_n_7 ),
        .Q(digit_histogram_7_V_4_reg_2406[0]),
        .R(1'b0));
  FDRE \digit_histogram_7_V_4_reg_2406_reg[1] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(\digit_histogram_7_V_4_reg_2406[1]_i_1_n_7 ),
        .Q(digit_histogram_7_V_4_reg_2406[1]),
        .R(1'b0));
  FDRE \digit_histogram_7_V_4_reg_2406_reg[2] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(\digit_histogram_7_V_4_reg_2406[2]_i_1_n_7 ),
        .Q(digit_histogram_7_V_4_reg_2406[2]),
        .R(1'b0));
  FDRE \digit_histogram_7_V_4_reg_2406_reg[3] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(\digit_histogram_7_V_4_reg_2406[3]_i_1_n_7 ),
        .Q(digit_histogram_7_V_4_reg_2406[3]),
        .R(1'b0));
  FDRE \digit_histogram_7_V_4_reg_2406_reg[4] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(\digit_histogram_7_V_4_reg_2406[4]_i_1_n_7 ),
        .Q(digit_histogram_7_V_4_reg_2406[4]),
        .R(1'b0));
  FDRE \digit_histogram_7_V_4_reg_2406_reg[5] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(\digit_histogram_7_V_4_reg_2406[5]_i_1_n_7 ),
        .Q(digit_histogram_7_V_4_reg_2406[5]),
        .R(1'b0));
  FDRE \digit_histogram_7_V_4_reg_2406_reg[6] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(\digit_histogram_7_V_4_reg_2406[6]_i_1_n_7 ),
        .Q(digit_histogram_7_V_4_reg_2406[6]),
        .R(1'b0));
  FDRE \digit_histogram_7_V_4_reg_2406_reg[7] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(\digit_histogram_7_V_4_reg_2406[7]_i_1_n_7 ),
        .Q(digit_histogram_7_V_4_reg_2406[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_7_V_5_reg_3286[0]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[0]),
        .I1(\digit_histogram_7_V_5_reg_3286[7]_i_2_n_7 ),
        .I2(digit_histogram_7_V_3_reg_1854[0]),
        .O(\digit_histogram_7_V_5_reg_3286[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_7_V_5_reg_3286[1]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[1]),
        .I1(\digit_histogram_7_V_5_reg_3286[7]_i_2_n_7 ),
        .I2(digit_histogram_7_V_3_reg_1854[1]),
        .O(\digit_histogram_7_V_5_reg_3286[1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_7_V_5_reg_3286[2]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[2]),
        .I1(\digit_histogram_7_V_5_reg_3286[7]_i_2_n_7 ),
        .I2(digit_histogram_7_V_3_reg_1854[2]),
        .O(\digit_histogram_7_V_5_reg_3286[2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_7_V_5_reg_3286[3]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[3]),
        .I1(\digit_histogram_7_V_5_reg_3286[7]_i_2_n_7 ),
        .I2(digit_histogram_7_V_3_reg_1854[3]),
        .O(\digit_histogram_7_V_5_reg_3286[3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_7_V_5_reg_3286[4]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[4]),
        .I1(\digit_histogram_7_V_5_reg_3286[7]_i_2_n_7 ),
        .I2(digit_histogram_7_V_3_reg_1854[4]),
        .O(\digit_histogram_7_V_5_reg_3286[4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_7_V_5_reg_3286[5]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[5]),
        .I1(\digit_histogram_7_V_5_reg_3286[7]_i_2_n_7 ),
        .I2(digit_histogram_7_V_3_reg_1854[5]),
        .O(\digit_histogram_7_V_5_reg_3286[5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_7_V_5_reg_3286[6]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[6]),
        .I1(\digit_histogram_7_V_5_reg_3286[7]_i_2_n_7 ),
        .I2(digit_histogram_7_V_3_reg_1854[6]),
        .O(\digit_histogram_7_V_5_reg_3286[6]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_7_V_5_reg_3286[7]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[7]),
        .I1(\digit_histogram_7_V_5_reg_3286[7]_i_2_n_7 ),
        .I2(digit_histogram_7_V_3_reg_1854[7]),
        .O(\digit_histogram_7_V_5_reg_3286[7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    \digit_histogram_7_V_5_reg_3286[7]_i_2 
       (.I0(p_091_0_i_i_reg_1954[1]),
        .I1(p_091_0_i_i_reg_1954[0]),
        .I2(ap_CS_fsm_state15),
        .I3(p_091_0_i_i_reg_1954[3]),
        .I4(p_091_0_i_i_reg_1954[2]),
        .O(\digit_histogram_7_V_5_reg_3286[7]_i_2_n_7 ));
  FDRE \digit_histogram_7_V_5_reg_3286_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\digit_histogram_7_V_5_reg_3286[0]_i_1_n_7 ),
        .Q(digit_histogram_7_V_5_reg_3286[0]),
        .R(1'b0));
  FDRE \digit_histogram_7_V_5_reg_3286_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\digit_histogram_7_V_5_reg_3286[1]_i_1_n_7 ),
        .Q(digit_histogram_7_V_5_reg_3286[1]),
        .R(1'b0));
  FDRE \digit_histogram_7_V_5_reg_3286_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\digit_histogram_7_V_5_reg_3286[2]_i_1_n_7 ),
        .Q(digit_histogram_7_V_5_reg_3286[2]),
        .R(1'b0));
  FDRE \digit_histogram_7_V_5_reg_3286_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\digit_histogram_7_V_5_reg_3286[3]_i_1_n_7 ),
        .Q(digit_histogram_7_V_5_reg_3286[3]),
        .R(1'b0));
  FDRE \digit_histogram_7_V_5_reg_3286_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\digit_histogram_7_V_5_reg_3286[4]_i_1_n_7 ),
        .Q(digit_histogram_7_V_5_reg_3286[4]),
        .R(1'b0));
  FDRE \digit_histogram_7_V_5_reg_3286_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\digit_histogram_7_V_5_reg_3286[5]_i_1_n_7 ),
        .Q(digit_histogram_7_V_5_reg_3286[5]),
        .R(1'b0));
  FDRE \digit_histogram_7_V_5_reg_3286_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\digit_histogram_7_V_5_reg_3286[6]_i_1_n_7 ),
        .Q(digit_histogram_7_V_5_reg_3286[6]),
        .R(1'b0));
  FDRE \digit_histogram_7_V_5_reg_3286_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\digit_histogram_7_V_5_reg_3286[7]_i_1_n_7 ),
        .Q(digit_histogram_7_V_5_reg_3286[7]),
        .R(1'b0));
  FDRE \digit_histogram_7_V_reg_580_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(digit_histogram_7_V_5_reg_3286[0]),
        .Q(digit_histogram_7_V_reg_580[0]),
        .R(1'b0));
  FDRE \digit_histogram_7_V_reg_580_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(digit_histogram_7_V_5_reg_3286[1]),
        .Q(digit_histogram_7_V_reg_580[1]),
        .R(1'b0));
  FDRE \digit_histogram_7_V_reg_580_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(digit_histogram_7_V_5_reg_3286[2]),
        .Q(digit_histogram_7_V_reg_580[2]),
        .R(1'b0));
  FDRE \digit_histogram_7_V_reg_580_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(digit_histogram_7_V_5_reg_3286[3]),
        .Q(digit_histogram_7_V_reg_580[3]),
        .R(1'b0));
  FDRE \digit_histogram_7_V_reg_580_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(digit_histogram_7_V_5_reg_3286[4]),
        .Q(digit_histogram_7_V_reg_580[4]),
        .R(1'b0));
  FDRE \digit_histogram_7_V_reg_580_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(digit_histogram_7_V_5_reg_3286[5]),
        .Q(digit_histogram_7_V_reg_580[5]),
        .R(1'b0));
  FDRE \digit_histogram_7_V_reg_580_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(digit_histogram_7_V_5_reg_3286[6]),
        .Q(digit_histogram_7_V_reg_580[6]),
        .R(1'b0));
  FDRE \digit_histogram_7_V_reg_580_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(digit_histogram_7_V_5_reg_3286[7]),
        .Q(digit_histogram_7_V_reg_580[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000400)) 
    \digit_histogram_8_V_1_reg_765[7]_i_1 
       (.I0(i_0_i_i_reg_864_reg[0]),
        .I1(ap_CS_fsm_state7),
        .I2(i_0_i_i_reg_864_reg[2]),
        .I3(i_0_i_i_reg_864_reg[3]),
        .I4(i_0_i_i_reg_864_reg[1]),
        .O(digit_histogram_8_V_1_reg_765));
  FDRE \digit_histogram_8_V_1_reg_765_reg[0] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_864),
        .D(digit_histogram_8_V_reg_568[0]),
        .Q(\digit_histogram_8_V_1_reg_765_reg_n_7_[0] ),
        .R(digit_histogram_8_V_1_reg_765));
  FDRE \digit_histogram_8_V_1_reg_765_reg[1] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_864),
        .D(digit_histogram_8_V_reg_568[1]),
        .Q(\digit_histogram_8_V_1_reg_765_reg_n_7_[1] ),
        .R(digit_histogram_8_V_1_reg_765));
  FDRE \digit_histogram_8_V_1_reg_765_reg[2] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_864),
        .D(digit_histogram_8_V_reg_568[2]),
        .Q(\digit_histogram_8_V_1_reg_765_reg_n_7_[2] ),
        .R(digit_histogram_8_V_1_reg_765));
  FDRE \digit_histogram_8_V_1_reg_765_reg[3] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_864),
        .D(digit_histogram_8_V_reg_568[3]),
        .Q(\digit_histogram_8_V_1_reg_765_reg_n_7_[3] ),
        .R(digit_histogram_8_V_1_reg_765));
  FDRE \digit_histogram_8_V_1_reg_765_reg[4] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_864),
        .D(digit_histogram_8_V_reg_568[4]),
        .Q(\digit_histogram_8_V_1_reg_765_reg_n_7_[4] ),
        .R(digit_histogram_8_V_1_reg_765));
  FDRE \digit_histogram_8_V_1_reg_765_reg[5] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_864),
        .D(digit_histogram_8_V_reg_568[5]),
        .Q(\digit_histogram_8_V_1_reg_765_reg_n_7_[5] ),
        .R(digit_histogram_8_V_1_reg_765));
  FDRE \digit_histogram_8_V_1_reg_765_reg[6] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_864),
        .D(digit_histogram_8_V_reg_568[6]),
        .Q(\digit_histogram_8_V_1_reg_765_reg_n_7_[6] ),
        .R(digit_histogram_8_V_1_reg_765));
  FDRE \digit_histogram_8_V_1_reg_765_reg[7] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_864),
        .D(digit_histogram_8_V_reg_568[7]),
        .Q(\digit_histogram_8_V_1_reg_765_reg_n_7_[7] ),
        .R(digit_histogram_8_V_1_reg_765));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_8_V_3_reg_1843[0]_i_1 
       (.I0(\digit_histogram_8_V_1_reg_765_reg_n_7_[0] ),
        .I1(ap_CS_fsm_state8),
        .I2(digit_histogram_8_V_3_reg_1843[0]),
        .I3(\digit_histogram_0_V_reg_1942[1]_i_2_n_7 ),
        .I4(digit_histogram_8_V_4_reg_2351[0]),
        .O(\digit_histogram_8_V_3_reg_1843[0]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_8_V_3_reg_1843[1]_i_1 
       (.I0(\digit_histogram_8_V_1_reg_765_reg_n_7_[1] ),
        .I1(ap_CS_fsm_state8),
        .I2(digit_histogram_8_V_3_reg_1843[1]),
        .I3(\digit_histogram_0_V_reg_1942[1]_i_2_n_7 ),
        .I4(digit_histogram_8_V_4_reg_2351[1]),
        .O(\digit_histogram_8_V_3_reg_1843[1]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_8_V_3_reg_1843[2]_i_1 
       (.I0(\digit_histogram_8_V_1_reg_765_reg_n_7_[2] ),
        .I1(ap_CS_fsm_state8),
        .I2(digit_histogram_8_V_3_reg_1843[2]),
        .I3(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I4(digit_histogram_8_V_4_reg_2351[2]),
        .O(\digit_histogram_8_V_3_reg_1843[2]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_8_V_3_reg_1843[3]_i_1 
       (.I0(\digit_histogram_8_V_1_reg_765_reg_n_7_[3] ),
        .I1(ap_CS_fsm_state8),
        .I2(digit_histogram_8_V_3_reg_1843[3]),
        .I3(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I4(digit_histogram_8_V_4_reg_2351[3]),
        .O(\digit_histogram_8_V_3_reg_1843[3]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_8_V_3_reg_1843[4]_i_1 
       (.I0(\digit_histogram_8_V_1_reg_765_reg_n_7_[4] ),
        .I1(ap_CS_fsm_state8),
        .I2(digit_histogram_8_V_3_reg_1843[4]),
        .I3(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I4(digit_histogram_8_V_4_reg_2351[4]),
        .O(\digit_histogram_8_V_3_reg_1843[4]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_8_V_3_reg_1843[5]_i_1 
       (.I0(\digit_histogram_8_V_1_reg_765_reg_n_7_[5] ),
        .I1(ap_CS_fsm_state8),
        .I2(digit_histogram_8_V_3_reg_1843[5]),
        .I3(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I4(digit_histogram_8_V_4_reg_2351[5]),
        .O(\digit_histogram_8_V_3_reg_1843[5]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_8_V_3_reg_1843[6]_i_1 
       (.I0(\digit_histogram_8_V_1_reg_765_reg_n_7_[6] ),
        .I1(ap_CS_fsm_state8),
        .I2(digit_histogram_8_V_3_reg_1843[6]),
        .I3(\digit_histogram_0_V_reg_1942[7]_i_2_n_7 ),
        .I4(digit_histogram_8_V_4_reg_2351[6]),
        .O(\digit_histogram_8_V_3_reg_1843[6]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_8_V_3_reg_1843[7]_i_1 
       (.I0(\digit_histogram_8_V_1_reg_765_reg_n_7_[7] ),
        .I1(ap_CS_fsm_state8),
        .I2(digit_histogram_8_V_3_reg_1843[7]),
        .I3(\digit_histogram_0_V_reg_1942[7]_i_2_n_7 ),
        .I4(digit_histogram_8_V_4_reg_2351[7]),
        .O(\digit_histogram_8_V_3_reg_1843[7]_i_1_n_7 ));
  FDRE \digit_histogram_8_V_3_reg_1843_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_histogram_8_V_3_reg_1843[0]_i_1_n_7 ),
        .Q(digit_histogram_8_V_3_reg_1843[0]),
        .R(1'b0));
  FDRE \digit_histogram_8_V_3_reg_1843_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_histogram_8_V_3_reg_1843[1]_i_1_n_7 ),
        .Q(digit_histogram_8_V_3_reg_1843[1]),
        .R(1'b0));
  FDRE \digit_histogram_8_V_3_reg_1843_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_histogram_8_V_3_reg_1843[2]_i_1_n_7 ),
        .Q(digit_histogram_8_V_3_reg_1843[2]),
        .R(1'b0));
  FDRE \digit_histogram_8_V_3_reg_1843_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_histogram_8_V_3_reg_1843[3]_i_1_n_7 ),
        .Q(digit_histogram_8_V_3_reg_1843[3]),
        .R(1'b0));
  FDRE \digit_histogram_8_V_3_reg_1843_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_histogram_8_V_3_reg_1843[4]_i_1_n_7 ),
        .Q(digit_histogram_8_V_3_reg_1843[4]),
        .R(1'b0));
  FDRE \digit_histogram_8_V_3_reg_1843_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_histogram_8_V_3_reg_1843[5]_i_1_n_7 ),
        .Q(digit_histogram_8_V_3_reg_1843[5]),
        .R(1'b0));
  FDRE \digit_histogram_8_V_3_reg_1843_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_histogram_8_V_3_reg_1843[6]_i_1_n_7 ),
        .Q(digit_histogram_8_V_3_reg_1843[6]),
        .R(1'b0));
  FDRE \digit_histogram_8_V_3_reg_1843_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_histogram_8_V_3_reg_1843[7]_i_1_n_7 ),
        .Q(digit_histogram_8_V_3_reg_1843[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_8_V_4_reg_2351[0]_i_1 
       (.I0(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[0]),
        .I1(\digit_histogram_8_V_4_reg_2351[7]_i_2_n_7 ),
        .I2(digit_histogram_8_V_3_reg_1843[0]),
        .I3(\digit_histogram_0_V_reg_1942[1]_i_2_n_7 ),
        .I4(digit_histogram_8_V_4_reg_2351[0]),
        .O(\digit_histogram_8_V_4_reg_2351[0]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_8_V_4_reg_2351[1]_i_1 
       (.I0(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[1]),
        .I1(\digit_histogram_8_V_4_reg_2351[7]_i_2_n_7 ),
        .I2(digit_histogram_8_V_3_reg_1843[1]),
        .I3(\digit_histogram_0_V_reg_1942[1]_i_2_n_7 ),
        .I4(digit_histogram_8_V_4_reg_2351[1]),
        .O(\digit_histogram_8_V_4_reg_2351[1]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_8_V_4_reg_2351[2]_i_1 
       (.I0(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[2]),
        .I1(\digit_histogram_8_V_4_reg_2351[7]_i_2_n_7 ),
        .I2(digit_histogram_8_V_3_reg_1843[2]),
        .I3(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I4(digit_histogram_8_V_4_reg_2351[2]),
        .O(\digit_histogram_8_V_4_reg_2351[2]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_8_V_4_reg_2351[3]_i_1 
       (.I0(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[3]),
        .I1(\digit_histogram_8_V_4_reg_2351[7]_i_2_n_7 ),
        .I2(digit_histogram_8_V_3_reg_1843[3]),
        .I3(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I4(digit_histogram_8_V_4_reg_2351[3]),
        .O(\digit_histogram_8_V_4_reg_2351[3]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_8_V_4_reg_2351[4]_i_1 
       (.I0(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[4]),
        .I1(\digit_histogram_8_V_4_reg_2351[7]_i_2_n_7 ),
        .I2(digit_histogram_8_V_3_reg_1843[4]),
        .I3(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I4(digit_histogram_8_V_4_reg_2351[4]),
        .O(\digit_histogram_8_V_4_reg_2351[4]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_8_V_4_reg_2351[5]_i_1 
       (.I0(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[5]),
        .I1(\digit_histogram_8_V_4_reg_2351[7]_i_2_n_7 ),
        .I2(digit_histogram_8_V_3_reg_1843[5]),
        .I3(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I4(digit_histogram_8_V_4_reg_2351[5]),
        .O(\digit_histogram_8_V_4_reg_2351[5]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_8_V_4_reg_2351[6]_i_1 
       (.I0(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[6]),
        .I1(\digit_histogram_8_V_4_reg_2351[7]_i_2_n_7 ),
        .I2(digit_histogram_8_V_3_reg_1843[6]),
        .I3(\digit_histogram_0_V_reg_1942[7]_i_2_n_7 ),
        .I4(digit_histogram_8_V_4_reg_2351[6]),
        .O(\digit_histogram_8_V_4_reg_2351[6]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_8_V_4_reg_2351[7]_i_1 
       (.I0(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[7]),
        .I1(\digit_histogram_8_V_4_reg_2351[7]_i_2_n_7 ),
        .I2(digit_histogram_8_V_3_reg_1843[7]),
        .I3(\digit_histogram_0_V_reg_1942[7]_i_2_n_7 ),
        .I4(digit_histogram_8_V_4_reg_2351[7]),
        .O(\digit_histogram_8_V_4_reg_2351[7]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'h0000000000022202)) 
    \digit_histogram_8_V_4_reg_2351[7]_i_2 
       (.I0(current_digit_V_we0),
        .I1(\digit_histogram_8_V_4_reg_2351[7]_i_3_n_7 ),
        .I2(digit_V_reg_7014_pp2_iter4_reg[1]),
        .I3(\p_091_0_i_i_reg_1954[3]_i_2_n_7 ),
        .I4(p_091_0_i_i_reg_1954[1]),
        .I5(ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4[0]),
        .O(\digit_histogram_8_V_4_reg_2351[7]_i_2_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT5 #(
    .INIT(32'hCCAFFFAF)) 
    \digit_histogram_8_V_4_reg_2351[7]_i_3 
       (.I0(digit_V_reg_7014_pp2_iter4_reg[2]),
        .I1(p_091_0_i_i_reg_1954[2]),
        .I2(digit_V_reg_7014_pp2_iter4_reg[3]),
        .I3(\p_091_0_i_i_reg_1954[3]_i_2_n_7 ),
        .I4(p_091_0_i_i_reg_1954[3]),
        .O(\digit_histogram_8_V_4_reg_2351[7]_i_3_n_7 ));
  FDRE \digit_histogram_8_V_4_reg_2351_reg[0] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(\digit_histogram_8_V_4_reg_2351[0]_i_1_n_7 ),
        .Q(digit_histogram_8_V_4_reg_2351[0]),
        .R(1'b0));
  FDRE \digit_histogram_8_V_4_reg_2351_reg[1] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(\digit_histogram_8_V_4_reg_2351[1]_i_1_n_7 ),
        .Q(digit_histogram_8_V_4_reg_2351[1]),
        .R(1'b0));
  FDRE \digit_histogram_8_V_4_reg_2351_reg[2] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(\digit_histogram_8_V_4_reg_2351[2]_i_1_n_7 ),
        .Q(digit_histogram_8_V_4_reg_2351[2]),
        .R(1'b0));
  FDRE \digit_histogram_8_V_4_reg_2351_reg[3] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(\digit_histogram_8_V_4_reg_2351[3]_i_1_n_7 ),
        .Q(digit_histogram_8_V_4_reg_2351[3]),
        .R(1'b0));
  FDRE \digit_histogram_8_V_4_reg_2351_reg[4] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(\digit_histogram_8_V_4_reg_2351[4]_i_1_n_7 ),
        .Q(digit_histogram_8_V_4_reg_2351[4]),
        .R(1'b0));
  FDRE \digit_histogram_8_V_4_reg_2351_reg[5] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(\digit_histogram_8_V_4_reg_2351[5]_i_1_n_7 ),
        .Q(digit_histogram_8_V_4_reg_2351[5]),
        .R(1'b0));
  FDRE \digit_histogram_8_V_4_reg_2351_reg[6] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(\digit_histogram_8_V_4_reg_2351[6]_i_1_n_7 ),
        .Q(digit_histogram_8_V_4_reg_2351[6]),
        .R(1'b0));
  FDRE \digit_histogram_8_V_4_reg_2351_reg[7] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(\digit_histogram_8_V_4_reg_2351[7]_i_1_n_7 ),
        .Q(digit_histogram_8_V_4_reg_2351[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_8_V_5_reg_3231[0]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[0]),
        .I1(\digit_histogram_8_V_5_reg_3231[7]_i_2_n_7 ),
        .I2(digit_histogram_8_V_3_reg_1843[0]),
        .O(\digit_histogram_8_V_5_reg_3231[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_8_V_5_reg_3231[1]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[1]),
        .I1(\digit_histogram_8_V_5_reg_3231[7]_i_2_n_7 ),
        .I2(digit_histogram_8_V_3_reg_1843[1]),
        .O(\digit_histogram_8_V_5_reg_3231[1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_8_V_5_reg_3231[2]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[2]),
        .I1(\digit_histogram_8_V_5_reg_3231[7]_i_2_n_7 ),
        .I2(digit_histogram_8_V_3_reg_1843[2]),
        .O(\digit_histogram_8_V_5_reg_3231[2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_8_V_5_reg_3231[3]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[3]),
        .I1(\digit_histogram_8_V_5_reg_3231[7]_i_2_n_7 ),
        .I2(digit_histogram_8_V_3_reg_1843[3]),
        .O(\digit_histogram_8_V_5_reg_3231[3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_8_V_5_reg_3231[4]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[4]),
        .I1(\digit_histogram_8_V_5_reg_3231[7]_i_2_n_7 ),
        .I2(digit_histogram_8_V_3_reg_1843[4]),
        .O(\digit_histogram_8_V_5_reg_3231[4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_8_V_5_reg_3231[5]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[5]),
        .I1(\digit_histogram_8_V_5_reg_3231[7]_i_2_n_7 ),
        .I2(digit_histogram_8_V_3_reg_1843[5]),
        .O(\digit_histogram_8_V_5_reg_3231[5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_8_V_5_reg_3231[6]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[6]),
        .I1(\digit_histogram_8_V_5_reg_3231[7]_i_2_n_7 ),
        .I2(digit_histogram_8_V_3_reg_1843[6]),
        .O(\digit_histogram_8_V_5_reg_3231[6]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_8_V_5_reg_3231[7]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[7]),
        .I1(\digit_histogram_8_V_5_reg_3231[7]_i_2_n_7 ),
        .I2(digit_histogram_8_V_3_reg_1843[7]),
        .O(\digit_histogram_8_V_5_reg_3231[7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT5 #(
    .INIT(32'h00001000)) 
    \digit_histogram_8_V_5_reg_3231[7]_i_2 
       (.I0(p_091_0_i_i_reg_1954[0]),
        .I1(p_091_0_i_i_reg_1954[2]),
        .I2(p_091_0_i_i_reg_1954[3]),
        .I3(ap_CS_fsm_state15),
        .I4(p_091_0_i_i_reg_1954[1]),
        .O(\digit_histogram_8_V_5_reg_3231[7]_i_2_n_7 ));
  FDRE \digit_histogram_8_V_5_reg_3231_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\digit_histogram_8_V_5_reg_3231[0]_i_1_n_7 ),
        .Q(digit_histogram_8_V_5_reg_3231[0]),
        .R(1'b0));
  FDRE \digit_histogram_8_V_5_reg_3231_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\digit_histogram_8_V_5_reg_3231[1]_i_1_n_7 ),
        .Q(digit_histogram_8_V_5_reg_3231[1]),
        .R(1'b0));
  FDRE \digit_histogram_8_V_5_reg_3231_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\digit_histogram_8_V_5_reg_3231[2]_i_1_n_7 ),
        .Q(digit_histogram_8_V_5_reg_3231[2]),
        .R(1'b0));
  FDRE \digit_histogram_8_V_5_reg_3231_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\digit_histogram_8_V_5_reg_3231[3]_i_1_n_7 ),
        .Q(digit_histogram_8_V_5_reg_3231[3]),
        .R(1'b0));
  FDRE \digit_histogram_8_V_5_reg_3231_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\digit_histogram_8_V_5_reg_3231[4]_i_1_n_7 ),
        .Q(digit_histogram_8_V_5_reg_3231[4]),
        .R(1'b0));
  FDRE \digit_histogram_8_V_5_reg_3231_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\digit_histogram_8_V_5_reg_3231[5]_i_1_n_7 ),
        .Q(digit_histogram_8_V_5_reg_3231[5]),
        .R(1'b0));
  FDRE \digit_histogram_8_V_5_reg_3231_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\digit_histogram_8_V_5_reg_3231[6]_i_1_n_7 ),
        .Q(digit_histogram_8_V_5_reg_3231[6]),
        .R(1'b0));
  FDRE \digit_histogram_8_V_5_reg_3231_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\digit_histogram_8_V_5_reg_3231[7]_i_1_n_7 ),
        .Q(digit_histogram_8_V_5_reg_3231[7]),
        .R(1'b0));
  FDRE \digit_histogram_8_V_reg_568_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(digit_histogram_8_V_5_reg_3231[0]),
        .Q(digit_histogram_8_V_reg_568[0]),
        .R(1'b0));
  FDRE \digit_histogram_8_V_reg_568_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(digit_histogram_8_V_5_reg_3231[1]),
        .Q(digit_histogram_8_V_reg_568[1]),
        .R(1'b0));
  FDRE \digit_histogram_8_V_reg_568_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(digit_histogram_8_V_5_reg_3231[2]),
        .Q(digit_histogram_8_V_reg_568[2]),
        .R(1'b0));
  FDRE \digit_histogram_8_V_reg_568_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(digit_histogram_8_V_5_reg_3231[3]),
        .Q(digit_histogram_8_V_reg_568[3]),
        .R(1'b0));
  FDRE \digit_histogram_8_V_reg_568_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(digit_histogram_8_V_5_reg_3231[4]),
        .Q(digit_histogram_8_V_reg_568[4]),
        .R(1'b0));
  FDRE \digit_histogram_8_V_reg_568_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(digit_histogram_8_V_5_reg_3231[5]),
        .Q(digit_histogram_8_V_reg_568[5]),
        .R(1'b0));
  FDRE \digit_histogram_8_V_reg_568_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(digit_histogram_8_V_5_reg_3231[6]),
        .Q(digit_histogram_8_V_reg_568[6]),
        .R(1'b0));
  FDRE \digit_histogram_8_V_reg_568_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(digit_histogram_8_V_5_reg_3231[7]),
        .Q(digit_histogram_8_V_reg_568[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000800)) 
    \digit_histogram_9_V_1_reg_754[7]_i_1 
       (.I0(i_0_i_i_reg_864_reg[0]),
        .I1(ap_CS_fsm_state7),
        .I2(i_0_i_i_reg_864_reg[2]),
        .I3(i_0_i_i_reg_864_reg[3]),
        .I4(i_0_i_i_reg_864_reg[1]),
        .O(digit_histogram_9_V_1_reg_754));
  FDRE \digit_histogram_9_V_1_reg_754_reg[0] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_864),
        .D(digit_histogram_9_V_reg_556[0]),
        .Q(\digit_histogram_9_V_1_reg_754_reg_n_7_[0] ),
        .R(digit_histogram_9_V_1_reg_754));
  FDRE \digit_histogram_9_V_1_reg_754_reg[1] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_864),
        .D(digit_histogram_9_V_reg_556[1]),
        .Q(\digit_histogram_9_V_1_reg_754_reg_n_7_[1] ),
        .R(digit_histogram_9_V_1_reg_754));
  FDRE \digit_histogram_9_V_1_reg_754_reg[2] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_864),
        .D(digit_histogram_9_V_reg_556[2]),
        .Q(\digit_histogram_9_V_1_reg_754_reg_n_7_[2] ),
        .R(digit_histogram_9_V_1_reg_754));
  FDRE \digit_histogram_9_V_1_reg_754_reg[3] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_864),
        .D(digit_histogram_9_V_reg_556[3]),
        .Q(\digit_histogram_9_V_1_reg_754_reg_n_7_[3] ),
        .R(digit_histogram_9_V_1_reg_754));
  FDRE \digit_histogram_9_V_1_reg_754_reg[4] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_864),
        .D(digit_histogram_9_V_reg_556[4]),
        .Q(\digit_histogram_9_V_1_reg_754_reg_n_7_[4] ),
        .R(digit_histogram_9_V_1_reg_754));
  FDRE \digit_histogram_9_V_1_reg_754_reg[5] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_864),
        .D(digit_histogram_9_V_reg_556[5]),
        .Q(\digit_histogram_9_V_1_reg_754_reg_n_7_[5] ),
        .R(digit_histogram_9_V_1_reg_754));
  FDRE \digit_histogram_9_V_1_reg_754_reg[6] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_864),
        .D(digit_histogram_9_V_reg_556[6]),
        .Q(\digit_histogram_9_V_1_reg_754_reg_n_7_[6] ),
        .R(digit_histogram_9_V_1_reg_754));
  FDRE \digit_histogram_9_V_1_reg_754_reg[7] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_864),
        .D(digit_histogram_9_V_reg_556[7]),
        .Q(\digit_histogram_9_V_1_reg_754_reg_n_7_[7] ),
        .R(digit_histogram_9_V_1_reg_754));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_9_V_3_reg_1832[0]_i_1 
       (.I0(\digit_histogram_9_V_1_reg_754_reg_n_7_[0] ),
        .I1(ap_CS_fsm_state8),
        .I2(digit_histogram_9_V_3_reg_1832[0]),
        .I3(\digit_histogram_0_V_reg_1942[1]_i_2_n_7 ),
        .I4(digit_histogram_9_V_4_reg_2296[0]),
        .O(\digit_histogram_9_V_3_reg_1832[0]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_9_V_3_reg_1832[1]_i_1 
       (.I0(\digit_histogram_9_V_1_reg_754_reg_n_7_[1] ),
        .I1(ap_CS_fsm_state8),
        .I2(digit_histogram_9_V_3_reg_1832[1]),
        .I3(\digit_histogram_0_V_reg_1942[1]_i_2_n_7 ),
        .I4(digit_histogram_9_V_4_reg_2296[1]),
        .O(\digit_histogram_9_V_3_reg_1832[1]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_9_V_3_reg_1832[2]_i_1 
       (.I0(\digit_histogram_9_V_1_reg_754_reg_n_7_[2] ),
        .I1(ap_CS_fsm_state8),
        .I2(digit_histogram_9_V_3_reg_1832[2]),
        .I3(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I4(digit_histogram_9_V_4_reg_2296[2]),
        .O(\digit_histogram_9_V_3_reg_1832[2]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_9_V_3_reg_1832[3]_i_1 
       (.I0(\digit_histogram_9_V_1_reg_754_reg_n_7_[3] ),
        .I1(ap_CS_fsm_state8),
        .I2(digit_histogram_9_V_3_reg_1832[3]),
        .I3(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I4(digit_histogram_9_V_4_reg_2296[3]),
        .O(\digit_histogram_9_V_3_reg_1832[3]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_9_V_3_reg_1832[4]_i_1 
       (.I0(\digit_histogram_9_V_1_reg_754_reg_n_7_[4] ),
        .I1(ap_CS_fsm_state8),
        .I2(digit_histogram_9_V_3_reg_1832[4]),
        .I3(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I4(digit_histogram_9_V_4_reg_2296[4]),
        .O(\digit_histogram_9_V_3_reg_1832[4]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_9_V_3_reg_1832[5]_i_1 
       (.I0(\digit_histogram_9_V_1_reg_754_reg_n_7_[5] ),
        .I1(ap_CS_fsm_state8),
        .I2(digit_histogram_9_V_3_reg_1832[5]),
        .I3(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I4(digit_histogram_9_V_4_reg_2296[5]),
        .O(\digit_histogram_9_V_3_reg_1832[5]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_9_V_3_reg_1832[6]_i_1 
       (.I0(\digit_histogram_9_V_1_reg_754_reg_n_7_[6] ),
        .I1(ap_CS_fsm_state8),
        .I2(digit_histogram_9_V_3_reg_1832[6]),
        .I3(\digit_histogram_0_V_reg_1942[7]_i_2_n_7 ),
        .I4(digit_histogram_9_V_4_reg_2296[6]),
        .O(\digit_histogram_9_V_3_reg_1832[6]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_9_V_3_reg_1832[7]_i_1 
       (.I0(\digit_histogram_9_V_1_reg_754_reg_n_7_[7] ),
        .I1(ap_CS_fsm_state8),
        .I2(digit_histogram_9_V_3_reg_1832[7]),
        .I3(\digit_histogram_0_V_reg_1942[7]_i_2_n_7 ),
        .I4(digit_histogram_9_V_4_reg_2296[7]),
        .O(\digit_histogram_9_V_3_reg_1832[7]_i_1_n_7 ));
  FDRE \digit_histogram_9_V_3_reg_1832_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_histogram_9_V_3_reg_1832[0]_i_1_n_7 ),
        .Q(digit_histogram_9_V_3_reg_1832[0]),
        .R(1'b0));
  FDRE \digit_histogram_9_V_3_reg_1832_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_histogram_9_V_3_reg_1832[1]_i_1_n_7 ),
        .Q(digit_histogram_9_V_3_reg_1832[1]),
        .R(1'b0));
  FDRE \digit_histogram_9_V_3_reg_1832_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_histogram_9_V_3_reg_1832[2]_i_1_n_7 ),
        .Q(digit_histogram_9_V_3_reg_1832[2]),
        .R(1'b0));
  FDRE \digit_histogram_9_V_3_reg_1832_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_histogram_9_V_3_reg_1832[3]_i_1_n_7 ),
        .Q(digit_histogram_9_V_3_reg_1832[3]),
        .R(1'b0));
  FDRE \digit_histogram_9_V_3_reg_1832_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_histogram_9_V_3_reg_1832[4]_i_1_n_7 ),
        .Q(digit_histogram_9_V_3_reg_1832[4]),
        .R(1'b0));
  FDRE \digit_histogram_9_V_3_reg_1832_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_histogram_9_V_3_reg_1832[5]_i_1_n_7 ),
        .Q(digit_histogram_9_V_3_reg_1832[5]),
        .R(1'b0));
  FDRE \digit_histogram_9_V_3_reg_1832_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_histogram_9_V_3_reg_1832[6]_i_1_n_7 ),
        .Q(digit_histogram_9_V_3_reg_1832[6]),
        .R(1'b0));
  FDRE \digit_histogram_9_V_3_reg_1832_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_histogram_9_V_3_reg_1832[7]_i_1_n_7 ),
        .Q(digit_histogram_9_V_3_reg_1832[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_9_V_4_reg_2296[0]_i_1 
       (.I0(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[0]),
        .I1(\digit_histogram_9_V_4_reg_2296[7]_i_2_n_7 ),
        .I2(digit_histogram_9_V_3_reg_1832[0]),
        .I3(\digit_histogram_0_V_reg_1942[1]_i_2_n_7 ),
        .I4(digit_histogram_9_V_4_reg_2296[0]),
        .O(\digit_histogram_9_V_4_reg_2296[0]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_9_V_4_reg_2296[1]_i_1 
       (.I0(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[1]),
        .I1(\digit_histogram_9_V_4_reg_2296[7]_i_2_n_7 ),
        .I2(digit_histogram_9_V_3_reg_1832[1]),
        .I3(\digit_histogram_0_V_reg_1942[1]_i_2_n_7 ),
        .I4(digit_histogram_9_V_4_reg_2296[1]),
        .O(\digit_histogram_9_V_4_reg_2296[1]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_9_V_4_reg_2296[2]_i_1 
       (.I0(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[2]),
        .I1(\digit_histogram_9_V_4_reg_2296[7]_i_2_n_7 ),
        .I2(digit_histogram_9_V_3_reg_1832[2]),
        .I3(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I4(digit_histogram_9_V_4_reg_2296[2]),
        .O(\digit_histogram_9_V_4_reg_2296[2]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_9_V_4_reg_2296[3]_i_1 
       (.I0(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[3]),
        .I1(\digit_histogram_9_V_4_reg_2296[7]_i_2_n_7 ),
        .I2(digit_histogram_9_V_3_reg_1832[3]),
        .I3(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I4(digit_histogram_9_V_4_reg_2296[3]),
        .O(\digit_histogram_9_V_4_reg_2296[3]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_9_V_4_reg_2296[4]_i_1 
       (.I0(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[4]),
        .I1(\digit_histogram_9_V_4_reg_2296[7]_i_2_n_7 ),
        .I2(digit_histogram_9_V_3_reg_1832[4]),
        .I3(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I4(digit_histogram_9_V_4_reg_2296[4]),
        .O(\digit_histogram_9_V_4_reg_2296[4]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_9_V_4_reg_2296[5]_i_1 
       (.I0(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[5]),
        .I1(\digit_histogram_9_V_4_reg_2296[7]_i_2_n_7 ),
        .I2(digit_histogram_9_V_3_reg_1832[5]),
        .I3(\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .I4(digit_histogram_9_V_4_reg_2296[5]),
        .O(\digit_histogram_9_V_4_reg_2296[5]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_9_V_4_reg_2296[6]_i_1 
       (.I0(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[6]),
        .I1(\digit_histogram_9_V_4_reg_2296[7]_i_2_n_7 ),
        .I2(digit_histogram_9_V_3_reg_1832[6]),
        .I3(\digit_histogram_0_V_reg_1942[7]_i_2_n_7 ),
        .I4(digit_histogram_9_V_4_reg_2296[6]),
        .O(\digit_histogram_9_V_4_reg_2296[6]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_9_V_4_reg_2296[7]_i_1 
       (.I0(ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4[7]),
        .I1(\digit_histogram_9_V_4_reg_2296[7]_i_2_n_7 ),
        .I2(digit_histogram_9_V_3_reg_1832[7]),
        .I3(\digit_histogram_0_V_reg_1942[7]_i_2_n_7 ),
        .I4(digit_histogram_9_V_4_reg_2296[7]),
        .O(\digit_histogram_9_V_4_reg_2296[7]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'h0002220200000000)) 
    \digit_histogram_9_V_4_reg_2296[7]_i_2 
       (.I0(current_digit_V_we0),
        .I1(\digit_histogram_8_V_4_reg_2351[7]_i_3_n_7 ),
        .I2(digit_V_reg_7014_pp2_iter4_reg[1]),
        .I3(\p_091_0_i_i_reg_1954[3]_i_2_n_7 ),
        .I4(p_091_0_i_i_reg_1954[1]),
        .I5(ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4[0]),
        .O(\digit_histogram_9_V_4_reg_2296[7]_i_2_n_7 ));
  FDRE \digit_histogram_9_V_4_reg_2296_reg[0] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(\digit_histogram_9_V_4_reg_2296[0]_i_1_n_7 ),
        .Q(digit_histogram_9_V_4_reg_2296[0]),
        .R(1'b0));
  FDRE \digit_histogram_9_V_4_reg_2296_reg[1] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(\digit_histogram_9_V_4_reg_2296[1]_i_1_n_7 ),
        .Q(digit_histogram_9_V_4_reg_2296[1]),
        .R(1'b0));
  FDRE \digit_histogram_9_V_4_reg_2296_reg[2] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(\digit_histogram_9_V_4_reg_2296[2]_i_1_n_7 ),
        .Q(digit_histogram_9_V_4_reg_2296[2]),
        .R(1'b0));
  FDRE \digit_histogram_9_V_4_reg_2296_reg[3] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(\digit_histogram_9_V_4_reg_2296[3]_i_1_n_7 ),
        .Q(digit_histogram_9_V_4_reg_2296[3]),
        .R(1'b0));
  FDRE \digit_histogram_9_V_4_reg_2296_reg[4] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(\digit_histogram_9_V_4_reg_2296[4]_i_1_n_7 ),
        .Q(digit_histogram_9_V_4_reg_2296[4]),
        .R(1'b0));
  FDRE \digit_histogram_9_V_4_reg_2296_reg[5] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(\digit_histogram_9_V_4_reg_2296[5]_i_1_n_7 ),
        .Q(digit_histogram_9_V_4_reg_2296[5]),
        .R(1'b0));
  FDRE \digit_histogram_9_V_4_reg_2296_reg[6] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(\digit_histogram_9_V_4_reg_2296[6]_i_1_n_7 ),
        .Q(digit_histogram_9_V_4_reg_2296[6]),
        .R(1'b0));
  FDRE \digit_histogram_9_V_4_reg_2296_reg[7] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(\digit_histogram_9_V_4_reg_2296[7]_i_1_n_7 ),
        .Q(digit_histogram_9_V_4_reg_2296[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_9_V_5_reg_3176[0]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[0]),
        .I1(\digit_histogram_9_V_5_reg_3176[7]_i_2_n_7 ),
        .I2(digit_histogram_9_V_3_reg_1832[0]),
        .O(\digit_histogram_9_V_5_reg_3176[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_9_V_5_reg_3176[1]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[1]),
        .I1(\digit_histogram_9_V_5_reg_3176[7]_i_2_n_7 ),
        .I2(digit_histogram_9_V_3_reg_1832[1]),
        .O(\digit_histogram_9_V_5_reg_3176[1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_9_V_5_reg_3176[2]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[2]),
        .I1(\digit_histogram_9_V_5_reg_3176[7]_i_2_n_7 ),
        .I2(digit_histogram_9_V_3_reg_1832[2]),
        .O(\digit_histogram_9_V_5_reg_3176[2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_9_V_5_reg_3176[3]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[3]),
        .I1(\digit_histogram_9_V_5_reg_3176[7]_i_2_n_7 ),
        .I2(digit_histogram_9_V_3_reg_1832[3]),
        .O(\digit_histogram_9_V_5_reg_3176[3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_9_V_5_reg_3176[4]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[4]),
        .I1(\digit_histogram_9_V_5_reg_3176[7]_i_2_n_7 ),
        .I2(digit_histogram_9_V_3_reg_1832[4]),
        .O(\digit_histogram_9_V_5_reg_3176[4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_9_V_5_reg_3176[5]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[5]),
        .I1(\digit_histogram_9_V_5_reg_3176[7]_i_2_n_7 ),
        .I2(digit_histogram_9_V_3_reg_1832[5]),
        .O(\digit_histogram_9_V_5_reg_3176[5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_9_V_5_reg_3176[6]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[6]),
        .I1(\digit_histogram_9_V_5_reg_3176[7]_i_2_n_7 ),
        .I2(digit_histogram_9_V_3_reg_1832[6]),
        .O(\digit_histogram_9_V_5_reg_3176[6]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_9_V_5_reg_3176[7]_i_1 
       (.I0(digit_histogram_0_V_reg_1942[7]),
        .I1(\digit_histogram_9_V_5_reg_3176[7]_i_2_n_7 ),
        .I2(digit_histogram_9_V_3_reg_1832[7]),
        .O(\digit_histogram_9_V_5_reg_3176[7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT5 #(
    .INIT(32'h00002000)) 
    \digit_histogram_9_V_5_reg_3176[7]_i_2 
       (.I0(p_091_0_i_i_reg_1954[0]),
        .I1(p_091_0_i_i_reg_1954[2]),
        .I2(p_091_0_i_i_reg_1954[3]),
        .I3(ap_CS_fsm_state15),
        .I4(p_091_0_i_i_reg_1954[1]),
        .O(\digit_histogram_9_V_5_reg_3176[7]_i_2_n_7 ));
  FDRE \digit_histogram_9_V_5_reg_3176_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\digit_histogram_9_V_5_reg_3176[0]_i_1_n_7 ),
        .Q(digit_histogram_9_V_5_reg_3176[0]),
        .R(1'b0));
  FDRE \digit_histogram_9_V_5_reg_3176_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\digit_histogram_9_V_5_reg_3176[1]_i_1_n_7 ),
        .Q(digit_histogram_9_V_5_reg_3176[1]),
        .R(1'b0));
  FDRE \digit_histogram_9_V_5_reg_3176_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\digit_histogram_9_V_5_reg_3176[2]_i_1_n_7 ),
        .Q(digit_histogram_9_V_5_reg_3176[2]),
        .R(1'b0));
  FDRE \digit_histogram_9_V_5_reg_3176_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\digit_histogram_9_V_5_reg_3176[3]_i_1_n_7 ),
        .Q(digit_histogram_9_V_5_reg_3176[3]),
        .R(1'b0));
  FDRE \digit_histogram_9_V_5_reg_3176_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\digit_histogram_9_V_5_reg_3176[4]_i_1_n_7 ),
        .Q(digit_histogram_9_V_5_reg_3176[4]),
        .R(1'b0));
  FDRE \digit_histogram_9_V_5_reg_3176_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\digit_histogram_9_V_5_reg_3176[5]_i_1_n_7 ),
        .Q(digit_histogram_9_V_5_reg_3176[5]),
        .R(1'b0));
  FDRE \digit_histogram_9_V_5_reg_3176_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\digit_histogram_9_V_5_reg_3176[6]_i_1_n_7 ),
        .Q(digit_histogram_9_V_5_reg_3176[6]),
        .R(1'b0));
  FDRE \digit_histogram_9_V_5_reg_3176_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\digit_histogram_9_V_5_reg_3176[7]_i_1_n_7 ),
        .Q(digit_histogram_9_V_5_reg_3176[7]),
        .R(1'b0));
  FDRE \digit_histogram_9_V_reg_556_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(digit_histogram_9_V_5_reg_3176[0]),
        .Q(digit_histogram_9_V_reg_556[0]),
        .R(1'b0));
  FDRE \digit_histogram_9_V_reg_556_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(digit_histogram_9_V_5_reg_3176[1]),
        .Q(digit_histogram_9_V_reg_556[1]),
        .R(1'b0));
  FDRE \digit_histogram_9_V_reg_556_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(digit_histogram_9_V_5_reg_3176[2]),
        .Q(digit_histogram_9_V_reg_556[2]),
        .R(1'b0));
  FDRE \digit_histogram_9_V_reg_556_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(digit_histogram_9_V_5_reg_3176[3]),
        .Q(digit_histogram_9_V_reg_556[3]),
        .R(1'b0));
  FDRE \digit_histogram_9_V_reg_556_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(digit_histogram_9_V_5_reg_3176[4]),
        .Q(digit_histogram_9_V_reg_556[4]),
        .R(1'b0));
  FDRE \digit_histogram_9_V_reg_556_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(digit_histogram_9_V_5_reg_3176[5]),
        .Q(digit_histogram_9_V_reg_556[5]),
        .R(1'b0));
  FDRE \digit_histogram_9_V_reg_556_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(digit_histogram_9_V_5_reg_3176[6]),
        .Q(digit_histogram_9_V_reg_556[6]),
        .R(1'b0));
  FDRE \digit_histogram_9_V_reg_556_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(digit_histogram_9_V_5_reg_3176[7]),
        .Q(digit_histogram_9_V_reg_556[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_0_V_1_reg_5753[0]_i_1 
       (.I0(\digit_location_15_V_3_reg_4928[0]_i_2_n_7 ),
        .I1(\digit_location_0_V_1_reg_5753[7]_i_2_n_7 ),
        .I2(digit_location_0_V_1_reg_5753[0]),
        .I3(\digit_location_0_V_reg_4905[0]_i_2_n_7 ),
        .I4(digit_location_0_V_s_reg_4894[0]),
        .O(\digit_location_0_V_1_reg_5753[0]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_0_V_1_reg_5753[1]_i_1 
       (.I0(\digit_location_0_V_reg_4905[1]_i_2_n_7 ),
        .I1(\digit_location_0_V_1_reg_5753[7]_i_2_n_7 ),
        .I2(digit_location_0_V_1_reg_5753[1]),
        .I3(\digit_location_0_V_reg_4905[0]_i_2_n_7 ),
        .I4(digit_location_0_V_s_reg_4894[1]),
        .O(\digit_location_0_V_1_reg_5753[1]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_0_V_1_reg_5753[2]_i_1 
       (.I0(\digit_location_0_V_reg_4905[2]_i_2_n_7 ),
        .I1(\digit_location_0_V_1_reg_5753[7]_i_2_n_7 ),
        .I2(digit_location_0_V_1_reg_5753[2]),
        .I3(sort_U0_out_value_V_we0),
        .I4(digit_location_0_V_s_reg_4894[2]),
        .O(\digit_location_0_V_1_reg_5753[2]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_0_V_1_reg_5753[3]_i_1 
       (.I0(\digit_location_0_V_reg_4905[3]_i_2_n_7 ),
        .I1(\digit_location_0_V_1_reg_5753[7]_i_2_n_7 ),
        .I2(digit_location_0_V_1_reg_5753[3]),
        .I3(sort_U0_out_value_V_we0),
        .I4(digit_location_0_V_s_reg_4894[3]),
        .O(\digit_location_0_V_1_reg_5753[3]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_0_V_1_reg_5753[4]_i_1 
       (.I0(\digit_location_0_V_reg_4905[4]_i_2_n_7 ),
        .I1(\digit_location_0_V_1_reg_5753[7]_i_2_n_7 ),
        .I2(digit_location_0_V_1_reg_5753[4]),
        .I3(sort_U0_out_value_V_we0),
        .I4(digit_location_0_V_s_reg_4894[4]),
        .O(\digit_location_0_V_1_reg_5753[4]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_0_V_1_reg_5753[5]_i_1 
       (.I0(\digit_location_0_V_reg_4905[5]_i_2_n_7 ),
        .I1(\digit_location_0_V_1_reg_5753[7]_i_2_n_7 ),
        .I2(digit_location_0_V_1_reg_5753[5]),
        .I3(sort_U0_out_value_V_we0),
        .I4(digit_location_0_V_s_reg_4894[5]),
        .O(\digit_location_0_V_1_reg_5753[5]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_0_V_1_reg_5753[6]_i_1 
       (.I0(\digit_location_0_V_reg_4905[6]_i_2_n_7 ),
        .I1(\digit_location_0_V_1_reg_5753[7]_i_2_n_7 ),
        .I2(digit_location_0_V_1_reg_5753[6]),
        .I3(ap_enable_reg_pp4_iter3_reg_0),
        .I4(digit_location_0_V_s_reg_4894[6]),
        .O(\digit_location_0_V_1_reg_5753[6]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_0_V_1_reg_5753[7]_i_1 
       (.I0(\digit_location_0_V_reg_4905[7]_i_2_n_7 ),
        .I1(\digit_location_0_V_1_reg_5753[7]_i_2_n_7 ),
        .I2(digit_location_0_V_1_reg_5753[7]),
        .I3(ap_enable_reg_pp4_iter3_reg_0),
        .I4(digit_location_0_V_s_reg_4894[7]),
        .O(\digit_location_0_V_1_reg_5753[7]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'h0000000000440347)) 
    \digit_location_0_V_1_reg_5753[7]_i_2 
       (.I0(digit_V_1_reg_7075_pp4_iter2_reg[0]),
        .I1(\p_0149_0_i_i_reg_4916[3]_i_2_n_7 ),
        .I2(p_0149_0_i_i_reg_4916[0]),
        .I3(digit_V_1_reg_7075_pp4_iter2_reg[1]),
        .I4(p_0149_0_i_i_reg_4916[1]),
        .I5(\digit_location_3_V_4_reg_5588[7]_i_3_n_7 ),
        .O(\digit_location_0_V_1_reg_5753[7]_i_2_n_7 ));
  FDRE \digit_location_0_V_1_reg_5753_reg[0] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_3_reg_71080),
        .D(\digit_location_0_V_1_reg_5753[0]_i_1_n_7 ),
        .Q(digit_location_0_V_1_reg_5753[0]),
        .R(1'b0));
  FDRE \digit_location_0_V_1_reg_5753_reg[1] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_3_reg_71080),
        .D(\digit_location_0_V_1_reg_5753[1]_i_1_n_7 ),
        .Q(digit_location_0_V_1_reg_5753[1]),
        .R(1'b0));
  FDRE \digit_location_0_V_1_reg_5753_reg[2] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_3_reg_71080),
        .D(\digit_location_0_V_1_reg_5753[2]_i_1_n_7 ),
        .Q(digit_location_0_V_1_reg_5753[2]),
        .R(1'b0));
  FDRE \digit_location_0_V_1_reg_5753_reg[3] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_3_reg_71080),
        .D(\digit_location_0_V_1_reg_5753[3]_i_1_n_7 ),
        .Q(digit_location_0_V_1_reg_5753[3]),
        .R(1'b0));
  FDRE \digit_location_0_V_1_reg_5753_reg[4] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_3_reg_71080),
        .D(\digit_location_0_V_1_reg_5753[4]_i_1_n_7 ),
        .Q(digit_location_0_V_1_reg_5753[4]),
        .R(1'b0));
  FDRE \digit_location_0_V_1_reg_5753_reg[5] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_3_reg_71080),
        .D(\digit_location_0_V_1_reg_5753[5]_i_1_n_7 ),
        .Q(digit_location_0_V_1_reg_5753[5]),
        .R(1'b0));
  FDRE \digit_location_0_V_1_reg_5753_reg[6] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_3_reg_71080),
        .D(\digit_location_0_V_1_reg_5753[6]_i_1_n_7 ),
        .Q(digit_location_0_V_1_reg_5753[6]),
        .R(1'b0));
  FDRE \digit_location_0_V_1_reg_5753_reg[7] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_3_reg_71080),
        .D(\digit_location_0_V_1_reg_5753[7]_i_1_n_7 ),
        .Q(digit_location_0_V_1_reg_5753[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h888BBBBBB8BB8888)) 
    \digit_location_0_V_reg_4905[0]_i_1 
       (.I0(re_sort_location_las_reg_3891[0]),
        .I1(ap_CS_fsm_state18),
        .I2(icmp_ln879_2_reg_7092),
        .I3(tmp_1_i_reg_7097[0]),
        .I4(\digit_location_0_V_reg_4905[0]_i_2_n_7 ),
        .I5(digit_location_0_V_reg_4905[0]),
        .O(\digit_location_0_V_reg_4905[0]_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \digit_location_0_V_reg_4905[0]_i_2 
       (.I0(sort_U0_out_value_V_ce0),
        .I1(p_0_in),
        .O(\digit_location_0_V_reg_4905[0]_i_2_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair541" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_0_V_reg_4905[1]_i_1 
       (.I0(re_sort_location_las_reg_3891[1]),
        .I1(ap_CS_fsm_state18),
        .I2(\digit_location_0_V_reg_4905[1]_i_2_n_7 ),
        .O(\digit_location_0_V_reg_4905[1]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'h335AFFFFCC5A0000)) 
    \digit_location_0_V_reg_4905[1]_i_2 
       (.I0(tmp_1_i_reg_7097[0]),
        .I1(digit_location_0_V_reg_4905[0]),
        .I2(tmp_1_i_reg_7097[1]),
        .I3(icmp_ln879_2_reg_7092),
        .I4(\digit_location_0_V_reg_4905[0]_i_2_n_7 ),
        .I5(digit_location_0_V_reg_4905[1]),
        .O(\digit_location_0_V_reg_4905[1]_i_2_n_7 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_0_V_reg_4905[2]_i_1 
       (.I0(re_sort_location_las_reg_3891[2]),
        .I1(ap_CS_fsm_state18),
        .I2(\digit_location_0_V_reg_4905[2]_i_2_n_7 ),
        .O(\digit_location_0_V_reg_4905[2]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'h1EEEFFFFD2220000)) 
    \digit_location_0_V_reg_4905[2]_i_2 
       (.I0(tmp_1_i_reg_7097[2]),
        .I1(icmp_ln879_2_reg_7092),
        .I2(sort_U0_out_value_V_address0[1]),
        .I3(sort_U0_out_value_V_address0[0]),
        .I4(sort_U0_out_value_V_we0),
        .I5(digit_location_0_V_reg_4905[2]),
        .O(\digit_location_0_V_reg_4905[2]_i_2_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair545" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_0_V_reg_4905[3]_i_1 
       (.I0(re_sort_location_las_reg_3891[3]),
        .I1(ap_CS_fsm_state18),
        .I2(\digit_location_0_V_reg_4905[3]_i_2_n_7 ),
        .O(\digit_location_0_V_reg_4905[3]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'h1EFFD200)) 
    \digit_location_0_V_reg_4905[3]_i_2 
       (.I0(tmp_1_i_reg_7097[3]),
        .I1(icmp_ln879_2_reg_7092),
        .I2(\digit_location_0_V_reg_4905[3]_i_3_n_7 ),
        .I3(sort_U0_out_value_V_we0),
        .I4(digit_location_0_V_reg_4905[3]),
        .O(\digit_location_0_V_reg_4905[3]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hC0AAC00000000000)) 
    \digit_location_0_V_reg_4905[3]_i_3 
       (.I0(tmp_1_i_reg_7097[2]),
        .I1(digit_location_0_V_reg_4905[2]),
        .I2(digit_location_0_V_reg_4905[1]),
        .I3(icmp_ln879_2_reg_7092),
        .I4(tmp_1_i_reg_7097[1]),
        .I5(sort_U0_out_value_V_address0[0]),
        .O(\digit_location_0_V_reg_4905[3]_i_3_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair545" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_0_V_reg_4905[4]_i_1 
       (.I0(re_sort_location_las_reg_3891[4]),
        .I1(ap_CS_fsm_state18),
        .I2(\digit_location_0_V_reg_4905[4]_i_2_n_7 ),
        .O(\digit_location_0_V_reg_4905[4]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'h1EFFD200)) 
    \digit_location_0_V_reg_4905[4]_i_2 
       (.I0(tmp_1_i_reg_7097[4]),
        .I1(icmp_ln879_2_reg_7092),
        .I2(\digit_location_0_V_reg_4905[4]_i_3_n_7 ),
        .I3(sort_U0_out_value_V_we0),
        .I4(digit_location_0_V_reg_4905[4]),
        .O(\digit_location_0_V_reg_4905[4]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hC000A0A0C0000000)) 
    \digit_location_0_V_reg_4905[4]_i_3 
       (.I0(tmp_1_i_reg_7097[3]),
        .I1(digit_location_0_V_reg_4905[3]),
        .I2(\digit_location_0_V_reg_4905[4]_i_4_n_7 ),
        .I3(digit_location_0_V_reg_4905[2]),
        .I4(icmp_ln879_2_reg_7092),
        .I5(tmp_1_i_reg_7097[2]),
        .O(\digit_location_0_V_reg_4905[4]_i_3_n_7 ));
  LUT5 #(
    .INIT(32'hCCA000A0)) 
    \digit_location_0_V_reg_4905[4]_i_4 
       (.I0(tmp_1_i_reg_7097[0]),
        .I1(digit_location_0_V_reg_4905[0]),
        .I2(tmp_1_i_reg_7097[1]),
        .I3(icmp_ln879_2_reg_7092),
        .I4(digit_location_0_V_reg_4905[1]),
        .O(\digit_location_0_V_reg_4905[4]_i_4_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair541" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_0_V_reg_4905[5]_i_1 
       (.I0(re_sort_location_las_reg_3891[5]),
        .I1(ap_CS_fsm_state18),
        .I2(\digit_location_0_V_reg_4905[5]_i_2_n_7 ),
        .O(\digit_location_0_V_reg_4905[5]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'h1EFFD200)) 
    \digit_location_0_V_reg_4905[5]_i_2 
       (.I0(tmp_1_i_reg_7097[5]),
        .I1(icmp_ln879_2_reg_7092),
        .I2(\digit_location_0_V_reg_4905[5]_i_3_n_7 ),
        .I3(sort_U0_out_value_V_we0),
        .I4(digit_location_0_V_reg_4905[5]),
        .O(\digit_location_0_V_reg_4905[5]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hC000A0A0C0000000)) 
    \digit_location_0_V_reg_4905[5]_i_3 
       (.I0(tmp_1_i_reg_7097[4]),
        .I1(digit_location_0_V_reg_4905[4]),
        .I2(\digit_location_0_V_reg_4905[3]_i_3_n_7 ),
        .I3(digit_location_0_V_reg_4905[3]),
        .I4(icmp_ln879_2_reg_7092),
        .I5(tmp_1_i_reg_7097[3]),
        .O(\digit_location_0_V_reg_4905[5]_i_3_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair539" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_0_V_reg_4905[6]_i_1 
       (.I0(re_sort_location_las_reg_3891[6]),
        .I1(ap_CS_fsm_state18),
        .I2(\digit_location_0_V_reg_4905[6]_i_2_n_7 ),
        .O(\digit_location_0_V_reg_4905[6]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'h1EFFD200)) 
    \digit_location_0_V_reg_4905[6]_i_2 
       (.I0(tmp_1_i_reg_7097[6]),
        .I1(icmp_ln879_2_reg_7092),
        .I2(\digit_location_0_V_reg_4905[7]_i_3_n_7 ),
        .I3(ap_enable_reg_pp4_iter3_reg_0),
        .I4(digit_location_0_V_reg_4905[6]),
        .O(\digit_location_0_V_reg_4905[6]_i_2_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair539" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_0_V_reg_4905[7]_i_1 
       (.I0(re_sort_location_las_reg_3891[7]),
        .I1(ap_CS_fsm_state18),
        .I2(\digit_location_0_V_reg_4905[7]_i_2_n_7 ),
        .O(\digit_location_0_V_reg_4905[7]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'h1EEEFFFFD2220000)) 
    \digit_location_0_V_reg_4905[7]_i_2 
       (.I0(tmp_1_i_reg_7097[7]),
        .I1(icmp_ln879_2_reg_7092),
        .I2(\digit_location_0_V_reg_4905[7]_i_3_n_7 ),
        .I3(sort_U0_out_value_V_address0[6]),
        .I4(ap_enable_reg_pp4_iter3_reg_0),
        .I5(digit_location_0_V_reg_4905[7]),
        .O(\digit_location_0_V_reg_4905[7]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hC000A0A0C0000000)) 
    \digit_location_0_V_reg_4905[7]_i_3 
       (.I0(tmp_1_i_reg_7097[5]),
        .I1(digit_location_0_V_reg_4905[5]),
        .I2(\digit_location_0_V_reg_4905[4]_i_3_n_7 ),
        .I3(digit_location_0_V_reg_4905[4]),
        .I4(icmp_ln879_2_reg_7092),
        .I5(tmp_1_i_reg_7097[4]),
        .O(\digit_location_0_V_reg_4905[7]_i_3_n_7 ));
  FDRE \digit_location_0_V_reg_4905_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_0_V_reg_4905[0]_i_1_n_7 ),
        .Q(digit_location_0_V_reg_4905[0]),
        .R(1'b0));
  FDRE \digit_location_0_V_reg_4905_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_0_V_reg_4905[1]_i_1_n_7 ),
        .Q(digit_location_0_V_reg_4905[1]),
        .R(1'b0));
  FDRE \digit_location_0_V_reg_4905_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_0_V_reg_4905[2]_i_1_n_7 ),
        .Q(digit_location_0_V_reg_4905[2]),
        .R(1'b0));
  FDRE \digit_location_0_V_reg_4905_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_0_V_reg_4905[3]_i_1_n_7 ),
        .Q(digit_location_0_V_reg_4905[3]),
        .R(1'b0));
  FDRE \digit_location_0_V_reg_4905_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_0_V_reg_4905[4]_i_1_n_7 ),
        .Q(digit_location_0_V_reg_4905[4]),
        .R(1'b0));
  FDRE \digit_location_0_V_reg_4905_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_0_V_reg_4905[5]_i_1_n_7 ),
        .Q(digit_location_0_V_reg_4905[5]),
        .R(1'b0));
  FDRE \digit_location_0_V_reg_4905_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_0_V_reg_4905[6]_i_1_n_7 ),
        .Q(digit_location_0_V_reg_4905[6]),
        .R(1'b0));
  FDRE \digit_location_0_V_reg_4905_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_0_V_reg_4905[7]_i_1_n_7 ),
        .Q(digit_location_0_V_reg_4905[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair523" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_0_V_s_reg_4894[0]_i_1 
       (.I0(digit_location_0_V_1_reg_5753[0]),
        .I1(\digit_location_0_V_reg_4905[0]_i_2_n_7 ),
        .I2(digit_location_0_V_s_reg_4894[0]),
        .O(\digit_location_0_V_s_reg_4894[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair523" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_0_V_s_reg_4894[1]_i_1 
       (.I0(digit_location_0_V_1_reg_5753[1]),
        .I1(\digit_location_0_V_reg_4905[0]_i_2_n_7 ),
        .I2(digit_location_0_V_s_reg_4894[1]),
        .O(\digit_location_0_V_s_reg_4894[1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair532" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_0_V_s_reg_4894[2]_i_1 
       (.I0(digit_location_0_V_1_reg_5753[2]),
        .I1(sort_U0_out_value_V_we0),
        .I2(digit_location_0_V_s_reg_4894[2]),
        .O(\digit_location_0_V_s_reg_4894[2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair533" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_0_V_s_reg_4894[3]_i_1 
       (.I0(digit_location_0_V_1_reg_5753[3]),
        .I1(sort_U0_out_value_V_we0),
        .I2(digit_location_0_V_s_reg_4894[3]),
        .O(\digit_location_0_V_s_reg_4894[3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair533" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_0_V_s_reg_4894[4]_i_1 
       (.I0(digit_location_0_V_1_reg_5753[4]),
        .I1(sort_U0_out_value_V_we0),
        .I2(digit_location_0_V_s_reg_4894[4]),
        .O(\digit_location_0_V_s_reg_4894[4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair532" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_0_V_s_reg_4894[5]_i_1 
       (.I0(digit_location_0_V_1_reg_5753[5]),
        .I1(sort_U0_out_value_V_we0),
        .I2(digit_location_0_V_s_reg_4894[5]),
        .O(\digit_location_0_V_s_reg_4894[5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair534" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_0_V_s_reg_4894[6]_i_1 
       (.I0(digit_location_0_V_1_reg_5753[6]),
        .I1(ap_enable_reg_pp4_iter3_reg_0),
        .I2(digit_location_0_V_s_reg_4894[6]),
        .O(\digit_location_0_V_s_reg_4894[6]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair534" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_0_V_s_reg_4894[7]_i_1 
       (.I0(digit_location_0_V_1_reg_5753[7]),
        .I1(ap_enable_reg_pp4_iter3_reg_0),
        .I2(digit_location_0_V_s_reg_4894[7]),
        .O(\digit_location_0_V_s_reg_4894[7]_i_1_n_7 ));
  FDRE \digit_location_0_V_s_reg_4894_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_0_V_s_reg_4894[0]_i_1_n_7 ),
        .Q(digit_location_0_V_s_reg_4894[0]),
        .R(ap_CS_fsm_state18));
  FDRE \digit_location_0_V_s_reg_4894_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_0_V_s_reg_4894[1]_i_1_n_7 ),
        .Q(digit_location_0_V_s_reg_4894[1]),
        .R(ap_CS_fsm_state18));
  FDRE \digit_location_0_V_s_reg_4894_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_0_V_s_reg_4894[2]_i_1_n_7 ),
        .Q(digit_location_0_V_s_reg_4894[2]),
        .R(ap_CS_fsm_state18));
  FDRE \digit_location_0_V_s_reg_4894_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_0_V_s_reg_4894[3]_i_1_n_7 ),
        .Q(digit_location_0_V_s_reg_4894[3]),
        .R(ap_CS_fsm_state18));
  FDRE \digit_location_0_V_s_reg_4894_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_0_V_s_reg_4894[4]_i_1_n_7 ),
        .Q(digit_location_0_V_s_reg_4894[4]),
        .R(ap_CS_fsm_state18));
  FDRE \digit_location_0_V_s_reg_4894_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_0_V_s_reg_4894[5]_i_1_n_7 ),
        .Q(digit_location_0_V_s_reg_4894[5]),
        .R(ap_CS_fsm_state18));
  FDRE \digit_location_0_V_s_reg_4894_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_0_V_s_reg_4894[6]_i_1_n_7 ),
        .Q(digit_location_0_V_s_reg_4894[6]),
        .R(ap_CS_fsm_state18));
  FDRE \digit_location_0_V_s_reg_4894_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_0_V_s_reg_4894[7]_i_1_n_7 ),
        .Q(digit_location_0_V_s_reg_4894[7]),
        .R(ap_CS_fsm_state18));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \digit_location_10_V_1_reg_3770[0]_i_1 
       (.I0(digit_location_1_V_fu_6811_p2[0]),
        .I1(\digit_location_10_V_1_reg_3770[7]_i_2_n_7 ),
        .I2(digit_location_10_V_1_reg_3770[0]),
        .I3(\digit_location_14_V_2_reg_3726[7]_i_3_n_7 ),
        .I4(digit_location_10_V_reg_364[0]),
        .O(\digit_location_10_V_1_reg_3770[0]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \digit_location_10_V_1_reg_3770[1]_i_1 
       (.I0(digit_location_1_V_fu_6811_p2[1]),
        .I1(\digit_location_10_V_1_reg_3770[7]_i_2_n_7 ),
        .I2(digit_location_10_V_1_reg_3770[1]),
        .I3(\digit_location_14_V_2_reg_3726[7]_i_3_n_7 ),
        .I4(digit_location_10_V_reg_364[1]),
        .O(\digit_location_10_V_1_reg_3770[1]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \digit_location_10_V_1_reg_3770[2]_i_1 
       (.I0(digit_location_1_V_fu_6811_p2[2]),
        .I1(\digit_location_10_V_1_reg_3770[7]_i_2_n_7 ),
        .I2(digit_location_10_V_1_reg_3770[2]),
        .I3(\digit_location_14_V_2_reg_3726[7]_i_3_n_7 ),
        .I4(digit_location_10_V_reg_364[2]),
        .O(\digit_location_10_V_1_reg_3770[2]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \digit_location_10_V_1_reg_3770[3]_i_1 
       (.I0(digit_location_1_V_fu_6811_p2[3]),
        .I1(\digit_location_10_V_1_reg_3770[7]_i_2_n_7 ),
        .I2(digit_location_10_V_1_reg_3770[3]),
        .I3(\digit_location_14_V_2_reg_3726[7]_i_3_n_7 ),
        .I4(digit_location_10_V_reg_364[3]),
        .O(\digit_location_10_V_1_reg_3770[3]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \digit_location_10_V_1_reg_3770[4]_i_1 
       (.I0(digit_location_1_V_fu_6811_p2[4]),
        .I1(\digit_location_10_V_1_reg_3770[7]_i_2_n_7 ),
        .I2(digit_location_10_V_1_reg_3770[4]),
        .I3(\digit_location_14_V_2_reg_3726[7]_i_3_n_7 ),
        .I4(digit_location_10_V_reg_364[4]),
        .O(\digit_location_10_V_1_reg_3770[4]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \digit_location_10_V_1_reg_3770[5]_i_1 
       (.I0(digit_location_1_V_fu_6811_p2[5]),
        .I1(\digit_location_10_V_1_reg_3770[7]_i_2_n_7 ),
        .I2(digit_location_10_V_1_reg_3770[5]),
        .I3(\digit_location_14_V_2_reg_3726[7]_i_3_n_7 ),
        .I4(digit_location_10_V_reg_364[5]),
        .O(\digit_location_10_V_1_reg_3770[5]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \digit_location_10_V_1_reg_3770[6]_i_1 
       (.I0(digit_location_1_V_fu_6811_p2[6]),
        .I1(\digit_location_10_V_1_reg_3770[7]_i_2_n_7 ),
        .I2(digit_location_10_V_1_reg_3770[6]),
        .I3(\digit_location_14_V_2_reg_3726[7]_i_3_n_7 ),
        .I4(digit_location_10_V_reg_364[6]),
        .O(\digit_location_10_V_1_reg_3770[6]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \digit_location_10_V_1_reg_3770[7]_i_1 
       (.I0(digit_location_1_V_fu_6811_p2[7]),
        .I1(\digit_location_10_V_1_reg_3770[7]_i_2_n_7 ),
        .I2(digit_location_10_V_1_reg_3770[7]),
        .I3(\digit_location_14_V_2_reg_3726[7]_i_3_n_7 ),
        .I4(digit_location_10_V_reg_364[7]),
        .O(\digit_location_10_V_1_reg_3770[7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT5 #(
    .INIT(32'h00000400)) 
    \digit_location_10_V_1_reg_3770[7]_i_2 
       (.I0(\icmp_ln58_reg_7037_reg_n_7_[0] ),
        .I1(trunc_ln60_reg_7041[3]),
        .I2(trunc_ln60_reg_7041[2]),
        .I3(trunc_ln60_reg_7041[1]),
        .I4(trunc_ln60_reg_7041[0]),
        .O(\digit_location_10_V_1_reg_3770[7]_i_2_n_7 ));
  FDRE \digit_location_10_V_1_reg_3770_reg[0] 
       (.C(ap_clk),
        .CE(digit_location_9_V_1_reg_3781),
        .D(\digit_location_10_V_1_reg_3770[0]_i_1_n_7 ),
        .Q(digit_location_10_V_1_reg_3770[0]),
        .R(1'b0));
  FDRE \digit_location_10_V_1_reg_3770_reg[1] 
       (.C(ap_clk),
        .CE(digit_location_9_V_1_reg_3781),
        .D(\digit_location_10_V_1_reg_3770[1]_i_1_n_7 ),
        .Q(digit_location_10_V_1_reg_3770[1]),
        .R(1'b0));
  FDRE \digit_location_10_V_1_reg_3770_reg[2] 
       (.C(ap_clk),
        .CE(digit_location_9_V_1_reg_3781),
        .D(\digit_location_10_V_1_reg_3770[2]_i_1_n_7 ),
        .Q(digit_location_10_V_1_reg_3770[2]),
        .R(1'b0));
  FDRE \digit_location_10_V_1_reg_3770_reg[3] 
       (.C(ap_clk),
        .CE(digit_location_9_V_1_reg_3781),
        .D(\digit_location_10_V_1_reg_3770[3]_i_1_n_7 ),
        .Q(digit_location_10_V_1_reg_3770[3]),
        .R(1'b0));
  FDRE \digit_location_10_V_1_reg_3770_reg[4] 
       (.C(ap_clk),
        .CE(digit_location_9_V_1_reg_3781),
        .D(\digit_location_10_V_1_reg_3770[4]_i_1_n_7 ),
        .Q(digit_location_10_V_1_reg_3770[4]),
        .R(1'b0));
  FDRE \digit_location_10_V_1_reg_3770_reg[5] 
       (.C(ap_clk),
        .CE(digit_location_9_V_1_reg_3781),
        .D(\digit_location_10_V_1_reg_3770[5]_i_1_n_7 ),
        .Q(digit_location_10_V_1_reg_3770[5]),
        .R(1'b0));
  FDRE \digit_location_10_V_1_reg_3770_reg[6] 
       (.C(ap_clk),
        .CE(digit_location_9_V_1_reg_3781),
        .D(\digit_location_10_V_1_reg_3770[6]_i_1_n_7 ),
        .Q(digit_location_10_V_1_reg_3770[6]),
        .R(1'b0));
  FDRE \digit_location_10_V_1_reg_3770_reg[7] 
       (.C(ap_clk),
        .CE(digit_location_9_V_1_reg_3781),
        .D(\digit_location_10_V_1_reg_3770[7]_i_1_n_7 ),
        .Q(digit_location_10_V_1_reg_3770[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_10_V_3_reg_4784[0]_i_1 
       (.I0(digit_location_10_V_1_reg_3770[0]),
        .I1(ap_CS_fsm_state18),
        .I2(digit_location_10_V_4_reg_5203[0]),
        .I3(\digit_location_0_V_reg_4905[0]_i_2_n_7 ),
        .I4(digit_location_10_V_3_reg_4784[0]),
        .O(\digit_location_10_V_3_reg_4784[0]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_10_V_3_reg_4784[1]_i_1 
       (.I0(digit_location_10_V_1_reg_3770[1]),
        .I1(ap_CS_fsm_state18),
        .I2(digit_location_10_V_4_reg_5203[1]),
        .I3(\digit_location_0_V_reg_4905[0]_i_2_n_7 ),
        .I4(digit_location_10_V_3_reg_4784[1]),
        .O(\digit_location_10_V_3_reg_4784[1]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_10_V_3_reg_4784[2]_i_1 
       (.I0(digit_location_10_V_1_reg_3770[2]),
        .I1(ap_CS_fsm_state18),
        .I2(digit_location_10_V_4_reg_5203[2]),
        .I3(sort_U0_out_value_V_we0),
        .I4(digit_location_10_V_3_reg_4784[2]),
        .O(\digit_location_10_V_3_reg_4784[2]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_10_V_3_reg_4784[3]_i_1 
       (.I0(digit_location_10_V_1_reg_3770[3]),
        .I1(ap_CS_fsm_state18),
        .I2(digit_location_10_V_4_reg_5203[3]),
        .I3(sort_U0_out_value_V_we0),
        .I4(digit_location_10_V_3_reg_4784[3]),
        .O(\digit_location_10_V_3_reg_4784[3]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_10_V_3_reg_4784[4]_i_1 
       (.I0(digit_location_10_V_1_reg_3770[4]),
        .I1(ap_CS_fsm_state18),
        .I2(digit_location_10_V_4_reg_5203[4]),
        .I3(sort_U0_out_value_V_we0),
        .I4(digit_location_10_V_3_reg_4784[4]),
        .O(\digit_location_10_V_3_reg_4784[4]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_10_V_3_reg_4784[5]_i_1 
       (.I0(digit_location_10_V_1_reg_3770[5]),
        .I1(ap_CS_fsm_state18),
        .I2(digit_location_10_V_4_reg_5203[5]),
        .I3(sort_U0_out_value_V_we0),
        .I4(digit_location_10_V_3_reg_4784[5]),
        .O(\digit_location_10_V_3_reg_4784[5]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_10_V_3_reg_4784[6]_i_1 
       (.I0(digit_location_10_V_1_reg_3770[6]),
        .I1(ap_CS_fsm_state18),
        .I2(digit_location_10_V_4_reg_5203[6]),
        .I3(ap_enable_reg_pp4_iter3_reg_0),
        .I4(digit_location_10_V_3_reg_4784[6]),
        .O(\digit_location_10_V_3_reg_4784[6]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_10_V_3_reg_4784[7]_i_1 
       (.I0(digit_location_10_V_1_reg_3770[7]),
        .I1(ap_CS_fsm_state18),
        .I2(digit_location_10_V_4_reg_5203[7]),
        .I3(ap_enable_reg_pp4_iter3_reg_0),
        .I4(digit_location_10_V_3_reg_4784[7]),
        .O(\digit_location_10_V_3_reg_4784[7]_i_1_n_7 ));
  FDRE \digit_location_10_V_3_reg_4784_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_10_V_3_reg_4784[0]_i_1_n_7 ),
        .Q(digit_location_10_V_3_reg_4784[0]),
        .R(1'b0));
  FDRE \digit_location_10_V_3_reg_4784_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_10_V_3_reg_4784[1]_i_1_n_7 ),
        .Q(digit_location_10_V_3_reg_4784[1]),
        .R(1'b0));
  FDRE \digit_location_10_V_3_reg_4784_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_10_V_3_reg_4784[2]_i_1_n_7 ),
        .Q(digit_location_10_V_3_reg_4784[2]),
        .R(1'b0));
  FDRE \digit_location_10_V_3_reg_4784_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_10_V_3_reg_4784[3]_i_1_n_7 ),
        .Q(digit_location_10_V_3_reg_4784[3]),
        .R(1'b0));
  FDRE \digit_location_10_V_3_reg_4784_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_10_V_3_reg_4784[4]_i_1_n_7 ),
        .Q(digit_location_10_V_3_reg_4784[4]),
        .R(1'b0));
  FDRE \digit_location_10_V_3_reg_4784_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_10_V_3_reg_4784[5]_i_1_n_7 ),
        .Q(digit_location_10_V_3_reg_4784[5]),
        .R(1'b0));
  FDRE \digit_location_10_V_3_reg_4784_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_10_V_3_reg_4784[6]_i_1_n_7 ),
        .Q(digit_location_10_V_3_reg_4784[6]),
        .R(1'b0));
  FDRE \digit_location_10_V_3_reg_4784_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_10_V_3_reg_4784[7]_i_1_n_7 ),
        .Q(digit_location_10_V_3_reg_4784[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_10_V_4_reg_5203[0]_i_1 
       (.I0(\digit_location_15_V_3_reg_4928[0]_i_2_n_7 ),
        .I1(\digit_location_10_V_4_reg_5203[7]_i_2_n_7 ),
        .I2(digit_location_10_V_4_reg_5203[0]),
        .I3(\digit_location_0_V_reg_4905[0]_i_2_n_7 ),
        .I4(digit_location_10_V_3_reg_4784[0]),
        .O(\digit_location_10_V_4_reg_5203[0]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_10_V_4_reg_5203[1]_i_1 
       (.I0(\digit_location_0_V_reg_4905[1]_i_2_n_7 ),
        .I1(\digit_location_10_V_4_reg_5203[7]_i_2_n_7 ),
        .I2(digit_location_10_V_4_reg_5203[1]),
        .I3(\digit_location_0_V_reg_4905[0]_i_2_n_7 ),
        .I4(digit_location_10_V_3_reg_4784[1]),
        .O(\digit_location_10_V_4_reg_5203[1]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_10_V_4_reg_5203[2]_i_1 
       (.I0(\digit_location_0_V_reg_4905[2]_i_2_n_7 ),
        .I1(\digit_location_10_V_4_reg_5203[7]_i_2_n_7 ),
        .I2(digit_location_10_V_4_reg_5203[2]),
        .I3(sort_U0_out_value_V_we0),
        .I4(digit_location_10_V_3_reg_4784[2]),
        .O(\digit_location_10_V_4_reg_5203[2]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_10_V_4_reg_5203[3]_i_1 
       (.I0(\digit_location_0_V_reg_4905[3]_i_2_n_7 ),
        .I1(\digit_location_10_V_4_reg_5203[7]_i_2_n_7 ),
        .I2(digit_location_10_V_4_reg_5203[3]),
        .I3(sort_U0_out_value_V_we0),
        .I4(digit_location_10_V_3_reg_4784[3]),
        .O(\digit_location_10_V_4_reg_5203[3]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_10_V_4_reg_5203[4]_i_1 
       (.I0(\digit_location_0_V_reg_4905[4]_i_2_n_7 ),
        .I1(\digit_location_10_V_4_reg_5203[7]_i_2_n_7 ),
        .I2(digit_location_10_V_4_reg_5203[4]),
        .I3(sort_U0_out_value_V_we0),
        .I4(digit_location_10_V_3_reg_4784[4]),
        .O(\digit_location_10_V_4_reg_5203[4]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_10_V_4_reg_5203[5]_i_1 
       (.I0(\digit_location_0_V_reg_4905[5]_i_2_n_7 ),
        .I1(\digit_location_10_V_4_reg_5203[7]_i_2_n_7 ),
        .I2(digit_location_10_V_4_reg_5203[5]),
        .I3(sort_U0_out_value_V_we0),
        .I4(digit_location_10_V_3_reg_4784[5]),
        .O(\digit_location_10_V_4_reg_5203[5]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_10_V_4_reg_5203[6]_i_1 
       (.I0(\digit_location_0_V_reg_4905[6]_i_2_n_7 ),
        .I1(\digit_location_10_V_4_reg_5203[7]_i_2_n_7 ),
        .I2(digit_location_10_V_4_reg_5203[6]),
        .I3(ap_enable_reg_pp4_iter3_reg_0),
        .I4(digit_location_10_V_3_reg_4784[6]),
        .O(\digit_location_10_V_4_reg_5203[6]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_10_V_4_reg_5203[7]_i_1 
       (.I0(\digit_location_0_V_reg_4905[7]_i_2_n_7 ),
        .I1(\digit_location_10_V_4_reg_5203[7]_i_2_n_7 ),
        .I2(digit_location_10_V_4_reg_5203[7]),
        .I3(ap_enable_reg_pp4_iter3_reg_0),
        .I4(digit_location_10_V_3_reg_4784[7]),
        .O(\digit_location_10_V_4_reg_5203[7]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'h4703440000000000)) 
    \digit_location_10_V_4_reg_5203[7]_i_2 
       (.I0(digit_V_1_reg_7075_pp4_iter2_reg[0]),
        .I1(\p_0149_0_i_i_reg_4916[3]_i_2_n_7 ),
        .I2(p_0149_0_i_i_reg_4916[0]),
        .I3(digit_V_1_reg_7075_pp4_iter2_reg[1]),
        .I4(p_0149_0_i_i_reg_4916[1]),
        .I5(\digit_location_11_V_4_reg_5148[7]_i_3_n_7 ),
        .O(\digit_location_10_V_4_reg_5203[7]_i_2_n_7 ));
  FDRE \digit_location_10_V_4_reg_5203_reg[0] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_3_reg_71080),
        .D(\digit_location_10_V_4_reg_5203[0]_i_1_n_7 ),
        .Q(digit_location_10_V_4_reg_5203[0]),
        .R(1'b0));
  FDRE \digit_location_10_V_4_reg_5203_reg[1] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_3_reg_71080),
        .D(\digit_location_10_V_4_reg_5203[1]_i_1_n_7 ),
        .Q(digit_location_10_V_4_reg_5203[1]),
        .R(1'b0));
  FDRE \digit_location_10_V_4_reg_5203_reg[2] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_3_reg_71080),
        .D(\digit_location_10_V_4_reg_5203[2]_i_1_n_7 ),
        .Q(digit_location_10_V_4_reg_5203[2]),
        .R(1'b0));
  FDRE \digit_location_10_V_4_reg_5203_reg[3] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_3_reg_71080),
        .D(\digit_location_10_V_4_reg_5203[3]_i_1_n_7 ),
        .Q(digit_location_10_V_4_reg_5203[3]),
        .R(1'b0));
  FDRE \digit_location_10_V_4_reg_5203_reg[4] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_3_reg_71080),
        .D(\digit_location_10_V_4_reg_5203[4]_i_1_n_7 ),
        .Q(digit_location_10_V_4_reg_5203[4]),
        .R(1'b0));
  FDRE \digit_location_10_V_4_reg_5203_reg[5] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_3_reg_71080),
        .D(\digit_location_10_V_4_reg_5203[5]_i_1_n_7 ),
        .Q(digit_location_10_V_4_reg_5203[5]),
        .R(1'b0));
  FDRE \digit_location_10_V_4_reg_5203_reg[6] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_3_reg_71080),
        .D(\digit_location_10_V_4_reg_5203[6]_i_1_n_7 ),
        .Q(digit_location_10_V_4_reg_5203[6]),
        .R(1'b0));
  FDRE \digit_location_10_V_4_reg_5203_reg[7] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_3_reg_71080),
        .D(\digit_location_10_V_4_reg_5203[7]_i_1_n_7 ),
        .Q(digit_location_10_V_4_reg_5203[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_10_V_reg_364[0]_i_1 
       (.I0(digit_location_0_V_reg_4905[0]),
        .I1(\digit_location_10_V_reg_364[7]_i_2_n_7 ),
        .I2(digit_location_10_V_3_reg_4784[0]),
        .O(ap_phi_mux_digit_location_10_V_5_phi_fu_6087_p32[0]));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_10_V_reg_364[1]_i_1 
       (.I0(digit_location_0_V_reg_4905[1]),
        .I1(\digit_location_10_V_reg_364[7]_i_2_n_7 ),
        .I2(digit_location_10_V_3_reg_4784[1]),
        .O(ap_phi_mux_digit_location_10_V_5_phi_fu_6087_p32[1]));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_10_V_reg_364[2]_i_1 
       (.I0(digit_location_0_V_reg_4905[2]),
        .I1(\digit_location_10_V_reg_364[7]_i_2_n_7 ),
        .I2(digit_location_10_V_3_reg_4784[2]),
        .O(ap_phi_mux_digit_location_10_V_5_phi_fu_6087_p32[2]));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_10_V_reg_364[3]_i_1 
       (.I0(digit_location_0_V_reg_4905[3]),
        .I1(\digit_location_10_V_reg_364[7]_i_2_n_7 ),
        .I2(digit_location_10_V_3_reg_4784[3]),
        .O(ap_phi_mux_digit_location_10_V_5_phi_fu_6087_p32[3]));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_10_V_reg_364[4]_i_1 
       (.I0(digit_location_0_V_reg_4905[4]),
        .I1(\digit_location_10_V_reg_364[7]_i_2_n_7 ),
        .I2(digit_location_10_V_3_reg_4784[4]),
        .O(ap_phi_mux_digit_location_10_V_5_phi_fu_6087_p32[4]));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_10_V_reg_364[5]_i_1 
       (.I0(digit_location_0_V_reg_4905[5]),
        .I1(\digit_location_10_V_reg_364[7]_i_2_n_7 ),
        .I2(digit_location_10_V_3_reg_4784[5]),
        .O(ap_phi_mux_digit_location_10_V_5_phi_fu_6087_p32[5]));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_10_V_reg_364[6]_i_1 
       (.I0(digit_location_0_V_reg_4905[6]),
        .I1(\digit_location_10_V_reg_364[7]_i_2_n_7 ),
        .I2(digit_location_10_V_3_reg_4784[6]),
        .O(ap_phi_mux_digit_location_10_V_5_phi_fu_6087_p32[6]));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_10_V_reg_364[7]_i_1 
       (.I0(digit_location_0_V_reg_4905[7]),
        .I1(\digit_location_10_V_reg_364[7]_i_2_n_7 ),
        .I2(digit_location_10_V_3_reg_4784[7]),
        .O(ap_phi_mux_digit_location_10_V_5_phi_fu_6087_p32[7]));
  LUT5 #(
    .INIT(32'h00004000)) 
    \digit_location_10_V_reg_364[7]_i_2 
       (.I0(p_0149_0_i_i_reg_4916[0]),
        .I1(p_0149_0_i_i_reg_4916[1]),
        .I2(p_0149_0_i_i_reg_4916[3]),
        .I3(ap_CS_fsm_state23),
        .I4(p_0149_0_i_i_reg_4916[2]),
        .O(\digit_location_10_V_reg_364[7]_i_2_n_7 ));
  FDRE \digit_location_10_V_reg_364_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(ap_phi_mux_digit_location_10_V_5_phi_fu_6087_p32[0]),
        .Q(digit_location_10_V_reg_364[0]),
        .R(1'b0));
  FDRE \digit_location_10_V_reg_364_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(ap_phi_mux_digit_location_10_V_5_phi_fu_6087_p32[1]),
        .Q(digit_location_10_V_reg_364[1]),
        .R(1'b0));
  FDRE \digit_location_10_V_reg_364_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(ap_phi_mux_digit_location_10_V_5_phi_fu_6087_p32[2]),
        .Q(digit_location_10_V_reg_364[2]),
        .R(1'b0));
  FDRE \digit_location_10_V_reg_364_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(ap_phi_mux_digit_location_10_V_5_phi_fu_6087_p32[3]),
        .Q(digit_location_10_V_reg_364[3]),
        .R(1'b0));
  FDRE \digit_location_10_V_reg_364_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(ap_phi_mux_digit_location_10_V_5_phi_fu_6087_p32[4]),
        .Q(digit_location_10_V_reg_364[4]),
        .R(1'b0));
  FDRE \digit_location_10_V_reg_364_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(ap_phi_mux_digit_location_10_V_5_phi_fu_6087_p32[5]),
        .Q(digit_location_10_V_reg_364[5]),
        .R(1'b0));
  FDRE \digit_location_10_V_reg_364_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(ap_phi_mux_digit_location_10_V_5_phi_fu_6087_p32[6]),
        .Q(digit_location_10_V_reg_364[6]),
        .R(1'b0));
  FDRE \digit_location_10_V_reg_364_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(ap_phi_mux_digit_location_10_V_5_phi_fu_6087_p32[7]),
        .Q(digit_location_10_V_reg_364[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \digit_location_11_V_1_reg_3759[0]_i_1 
       (.I0(digit_location_11_V_reg_352[0]),
        .I1(digit_location_1_V_fu_6811_p2[0]),
        .I2(\digit_location_11_V_1_reg_3759[7]_i_2_n_7 ),
        .I3(digit_location_11_V_1_reg_3759[0]),
        .I4(\digit_location_14_V_2_reg_3726[7]_i_3_n_7 ),
        .O(\digit_location_11_V_1_reg_3759[0]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \digit_location_11_V_1_reg_3759[1]_i_1 
       (.I0(digit_location_11_V_reg_352[1]),
        .I1(digit_location_1_V_fu_6811_p2[1]),
        .I2(\digit_location_11_V_1_reg_3759[7]_i_2_n_7 ),
        .I3(digit_location_11_V_1_reg_3759[1]),
        .I4(\digit_location_14_V_2_reg_3726[7]_i_3_n_7 ),
        .O(\digit_location_11_V_1_reg_3759[1]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \digit_location_11_V_1_reg_3759[2]_i_1 
       (.I0(digit_location_11_V_reg_352[2]),
        .I1(digit_location_1_V_fu_6811_p2[2]),
        .I2(\digit_location_11_V_1_reg_3759[7]_i_2_n_7 ),
        .I3(digit_location_11_V_1_reg_3759[2]),
        .I4(\digit_location_14_V_2_reg_3726[7]_i_3_n_7 ),
        .O(\digit_location_11_V_1_reg_3759[2]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \digit_location_11_V_1_reg_3759[3]_i_1 
       (.I0(digit_location_11_V_reg_352[3]),
        .I1(digit_location_1_V_fu_6811_p2[3]),
        .I2(\digit_location_11_V_1_reg_3759[7]_i_2_n_7 ),
        .I3(digit_location_11_V_1_reg_3759[3]),
        .I4(\digit_location_14_V_2_reg_3726[7]_i_3_n_7 ),
        .O(\digit_location_11_V_1_reg_3759[3]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \digit_location_11_V_1_reg_3759[4]_i_1 
       (.I0(digit_location_11_V_reg_352[4]),
        .I1(digit_location_1_V_fu_6811_p2[4]),
        .I2(\digit_location_11_V_1_reg_3759[7]_i_2_n_7 ),
        .I3(digit_location_11_V_1_reg_3759[4]),
        .I4(\digit_location_14_V_2_reg_3726[7]_i_3_n_7 ),
        .O(\digit_location_11_V_1_reg_3759[4]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \digit_location_11_V_1_reg_3759[5]_i_1 
       (.I0(digit_location_11_V_reg_352[5]),
        .I1(digit_location_1_V_fu_6811_p2[5]),
        .I2(\digit_location_11_V_1_reg_3759[7]_i_2_n_7 ),
        .I3(digit_location_11_V_1_reg_3759[5]),
        .I4(\digit_location_14_V_2_reg_3726[7]_i_3_n_7 ),
        .O(\digit_location_11_V_1_reg_3759[5]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \digit_location_11_V_1_reg_3759[6]_i_1 
       (.I0(digit_location_11_V_reg_352[6]),
        .I1(digit_location_1_V_fu_6811_p2[6]),
        .I2(\digit_location_11_V_1_reg_3759[7]_i_2_n_7 ),
        .I3(digit_location_11_V_1_reg_3759[6]),
        .I4(\digit_location_14_V_2_reg_3726[7]_i_3_n_7 ),
        .O(\digit_location_11_V_1_reg_3759[6]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \digit_location_11_V_1_reg_3759[7]_i_1 
       (.I0(digit_location_11_V_reg_352[7]),
        .I1(digit_location_1_V_fu_6811_p2[7]),
        .I2(\digit_location_11_V_1_reg_3759[7]_i_2_n_7 ),
        .I3(digit_location_11_V_1_reg_3759[7]),
        .I4(\digit_location_14_V_2_reg_3726[7]_i_3_n_7 ),
        .O(\digit_location_11_V_1_reg_3759[7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT5 #(
    .INIT(32'h00000800)) 
    \digit_location_11_V_1_reg_3759[7]_i_2 
       (.I0(trunc_ln60_reg_7041[0]),
        .I1(trunc_ln60_reg_7041[1]),
        .I2(\icmp_ln58_reg_7037_reg_n_7_[0] ),
        .I3(trunc_ln60_reg_7041[3]),
        .I4(trunc_ln60_reg_7041[2]),
        .O(\digit_location_11_V_1_reg_3759[7]_i_2_n_7 ));
  FDRE \digit_location_11_V_1_reg_3759_reg[0] 
       (.C(ap_clk),
        .CE(digit_location_9_V_1_reg_3781),
        .D(\digit_location_11_V_1_reg_3759[0]_i_1_n_7 ),
        .Q(digit_location_11_V_1_reg_3759[0]),
        .R(1'b0));
  FDRE \digit_location_11_V_1_reg_3759_reg[1] 
       (.C(ap_clk),
        .CE(digit_location_9_V_1_reg_3781),
        .D(\digit_location_11_V_1_reg_3759[1]_i_1_n_7 ),
        .Q(digit_location_11_V_1_reg_3759[1]),
        .R(1'b0));
  FDRE \digit_location_11_V_1_reg_3759_reg[2] 
       (.C(ap_clk),
        .CE(digit_location_9_V_1_reg_3781),
        .D(\digit_location_11_V_1_reg_3759[2]_i_1_n_7 ),
        .Q(digit_location_11_V_1_reg_3759[2]),
        .R(1'b0));
  FDRE \digit_location_11_V_1_reg_3759_reg[3] 
       (.C(ap_clk),
        .CE(digit_location_9_V_1_reg_3781),
        .D(\digit_location_11_V_1_reg_3759[3]_i_1_n_7 ),
        .Q(digit_location_11_V_1_reg_3759[3]),
        .R(1'b0));
  FDRE \digit_location_11_V_1_reg_3759_reg[4] 
       (.C(ap_clk),
        .CE(digit_location_9_V_1_reg_3781),
        .D(\digit_location_11_V_1_reg_3759[4]_i_1_n_7 ),
        .Q(digit_location_11_V_1_reg_3759[4]),
        .R(1'b0));
  FDRE \digit_location_11_V_1_reg_3759_reg[5] 
       (.C(ap_clk),
        .CE(digit_location_9_V_1_reg_3781),
        .D(\digit_location_11_V_1_reg_3759[5]_i_1_n_7 ),
        .Q(digit_location_11_V_1_reg_3759[5]),
        .R(1'b0));
  FDRE \digit_location_11_V_1_reg_3759_reg[6] 
       (.C(ap_clk),
        .CE(digit_location_9_V_1_reg_3781),
        .D(\digit_location_11_V_1_reg_3759[6]_i_1_n_7 ),
        .Q(digit_location_11_V_1_reg_3759[6]),
        .R(1'b0));
  FDRE \digit_location_11_V_1_reg_3759_reg[7] 
       (.C(ap_clk),
        .CE(digit_location_9_V_1_reg_3781),
        .D(\digit_location_11_V_1_reg_3759[7]_i_1_n_7 ),
        .Q(digit_location_11_V_1_reg_3759[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_11_V_3_reg_4773[0]_i_1 
       (.I0(digit_location_11_V_1_reg_3759[0]),
        .I1(ap_CS_fsm_state18),
        .I2(digit_location_11_V_4_reg_5148[0]),
        .I3(\digit_location_0_V_reg_4905[0]_i_2_n_7 ),
        .I4(digit_location_11_V_3_reg_4773[0]),
        .O(\digit_location_11_V_3_reg_4773[0]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_11_V_3_reg_4773[1]_i_1 
       (.I0(digit_location_11_V_1_reg_3759[1]),
        .I1(ap_CS_fsm_state18),
        .I2(digit_location_11_V_4_reg_5148[1]),
        .I3(\digit_location_0_V_reg_4905[0]_i_2_n_7 ),
        .I4(digit_location_11_V_3_reg_4773[1]),
        .O(\digit_location_11_V_3_reg_4773[1]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_11_V_3_reg_4773[2]_i_1 
       (.I0(digit_location_11_V_1_reg_3759[2]),
        .I1(ap_CS_fsm_state18),
        .I2(digit_location_11_V_4_reg_5148[2]),
        .I3(sort_U0_out_value_V_we0),
        .I4(digit_location_11_V_3_reg_4773[2]),
        .O(\digit_location_11_V_3_reg_4773[2]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_11_V_3_reg_4773[3]_i_1 
       (.I0(digit_location_11_V_1_reg_3759[3]),
        .I1(ap_CS_fsm_state18),
        .I2(digit_location_11_V_4_reg_5148[3]),
        .I3(sort_U0_out_value_V_we0),
        .I4(digit_location_11_V_3_reg_4773[3]),
        .O(\digit_location_11_V_3_reg_4773[3]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_11_V_3_reg_4773[4]_i_1 
       (.I0(digit_location_11_V_1_reg_3759[4]),
        .I1(ap_CS_fsm_state18),
        .I2(digit_location_11_V_4_reg_5148[4]),
        .I3(sort_U0_out_value_V_we0),
        .I4(digit_location_11_V_3_reg_4773[4]),
        .O(\digit_location_11_V_3_reg_4773[4]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_11_V_3_reg_4773[5]_i_1 
       (.I0(digit_location_11_V_1_reg_3759[5]),
        .I1(ap_CS_fsm_state18),
        .I2(digit_location_11_V_4_reg_5148[5]),
        .I3(sort_U0_out_value_V_we0),
        .I4(digit_location_11_V_3_reg_4773[5]),
        .O(\digit_location_11_V_3_reg_4773[5]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_11_V_3_reg_4773[6]_i_1 
       (.I0(digit_location_11_V_1_reg_3759[6]),
        .I1(ap_CS_fsm_state18),
        .I2(digit_location_11_V_4_reg_5148[6]),
        .I3(ap_enable_reg_pp4_iter3_reg_0),
        .I4(digit_location_11_V_3_reg_4773[6]),
        .O(\digit_location_11_V_3_reg_4773[6]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_11_V_3_reg_4773[7]_i_1 
       (.I0(digit_location_11_V_1_reg_3759[7]),
        .I1(ap_CS_fsm_state18),
        .I2(digit_location_11_V_4_reg_5148[7]),
        .I3(ap_enable_reg_pp4_iter3_reg_0),
        .I4(digit_location_11_V_3_reg_4773[7]),
        .O(\digit_location_11_V_3_reg_4773[7]_i_1_n_7 ));
  FDRE \digit_location_11_V_3_reg_4773_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_11_V_3_reg_4773[0]_i_1_n_7 ),
        .Q(digit_location_11_V_3_reg_4773[0]),
        .R(1'b0));
  FDRE \digit_location_11_V_3_reg_4773_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_11_V_3_reg_4773[1]_i_1_n_7 ),
        .Q(digit_location_11_V_3_reg_4773[1]),
        .R(1'b0));
  FDRE \digit_location_11_V_3_reg_4773_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_11_V_3_reg_4773[2]_i_1_n_7 ),
        .Q(digit_location_11_V_3_reg_4773[2]),
        .R(1'b0));
  FDRE \digit_location_11_V_3_reg_4773_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_11_V_3_reg_4773[3]_i_1_n_7 ),
        .Q(digit_location_11_V_3_reg_4773[3]),
        .R(1'b0));
  FDRE \digit_location_11_V_3_reg_4773_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_11_V_3_reg_4773[4]_i_1_n_7 ),
        .Q(digit_location_11_V_3_reg_4773[4]),
        .R(1'b0));
  FDRE \digit_location_11_V_3_reg_4773_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_11_V_3_reg_4773[5]_i_1_n_7 ),
        .Q(digit_location_11_V_3_reg_4773[5]),
        .R(1'b0));
  FDRE \digit_location_11_V_3_reg_4773_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_11_V_3_reg_4773[6]_i_1_n_7 ),
        .Q(digit_location_11_V_3_reg_4773[6]),
        .R(1'b0));
  FDRE \digit_location_11_V_3_reg_4773_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_11_V_3_reg_4773[7]_i_1_n_7 ),
        .Q(digit_location_11_V_3_reg_4773[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_11_V_4_reg_5148[0]_i_1 
       (.I0(\digit_location_15_V_3_reg_4928[0]_i_2_n_7 ),
        .I1(\digit_location_11_V_4_reg_5148[7]_i_2_n_7 ),
        .I2(digit_location_11_V_4_reg_5148[0]),
        .I3(\digit_location_0_V_reg_4905[0]_i_2_n_7 ),
        .I4(digit_location_11_V_3_reg_4773[0]),
        .O(\digit_location_11_V_4_reg_5148[0]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_11_V_4_reg_5148[1]_i_1 
       (.I0(\digit_location_0_V_reg_4905[1]_i_2_n_7 ),
        .I1(\digit_location_11_V_4_reg_5148[7]_i_2_n_7 ),
        .I2(digit_location_11_V_4_reg_5148[1]),
        .I3(\digit_location_0_V_reg_4905[0]_i_2_n_7 ),
        .I4(digit_location_11_V_3_reg_4773[1]),
        .O(\digit_location_11_V_4_reg_5148[1]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_11_V_4_reg_5148[2]_i_1 
       (.I0(\digit_location_0_V_reg_4905[2]_i_2_n_7 ),
        .I1(\digit_location_11_V_4_reg_5148[7]_i_2_n_7 ),
        .I2(digit_location_11_V_4_reg_5148[2]),
        .I3(sort_U0_out_value_V_we0),
        .I4(digit_location_11_V_3_reg_4773[2]),
        .O(\digit_location_11_V_4_reg_5148[2]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_11_V_4_reg_5148[3]_i_1 
       (.I0(\digit_location_0_V_reg_4905[3]_i_2_n_7 ),
        .I1(\digit_location_11_V_4_reg_5148[7]_i_2_n_7 ),
        .I2(digit_location_11_V_4_reg_5148[3]),
        .I3(sort_U0_out_value_V_we0),
        .I4(digit_location_11_V_3_reg_4773[3]),
        .O(\digit_location_11_V_4_reg_5148[3]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_11_V_4_reg_5148[4]_i_1 
       (.I0(\digit_location_0_V_reg_4905[4]_i_2_n_7 ),
        .I1(\digit_location_11_V_4_reg_5148[7]_i_2_n_7 ),
        .I2(digit_location_11_V_4_reg_5148[4]),
        .I3(sort_U0_out_value_V_we0),
        .I4(digit_location_11_V_3_reg_4773[4]),
        .O(\digit_location_11_V_4_reg_5148[4]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_11_V_4_reg_5148[5]_i_1 
       (.I0(\digit_location_0_V_reg_4905[5]_i_2_n_7 ),
        .I1(\digit_location_11_V_4_reg_5148[7]_i_2_n_7 ),
        .I2(digit_location_11_V_4_reg_5148[5]),
        .I3(sort_U0_out_value_V_we0),
        .I4(digit_location_11_V_3_reg_4773[5]),
        .O(\digit_location_11_V_4_reg_5148[5]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_11_V_4_reg_5148[6]_i_1 
       (.I0(\digit_location_0_V_reg_4905[6]_i_2_n_7 ),
        .I1(\digit_location_11_V_4_reg_5148[7]_i_2_n_7 ),
        .I2(digit_location_11_V_4_reg_5148[6]),
        .I3(ap_enable_reg_pp4_iter3_reg_0),
        .I4(digit_location_11_V_3_reg_4773[6]),
        .O(\digit_location_11_V_4_reg_5148[6]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_11_V_4_reg_5148[7]_i_1 
       (.I0(\digit_location_0_V_reg_4905[7]_i_2_n_7 ),
        .I1(\digit_location_11_V_4_reg_5148[7]_i_2_n_7 ),
        .I2(digit_location_11_V_4_reg_5148[7]),
        .I3(ap_enable_reg_pp4_iter3_reg_0),
        .I4(digit_location_11_V_3_reg_4773[7]),
        .O(\digit_location_11_V_4_reg_5148[7]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'h8A800A0080800000)) 
    \digit_location_11_V_4_reg_5148[7]_i_2 
       (.I0(\digit_location_11_V_4_reg_5148[7]_i_3_n_7 ),
        .I1(digit_V_1_reg_7075_pp4_iter2_reg[0]),
        .I2(\p_0149_0_i_i_reg_4916[3]_i_2_n_7 ),
        .I3(p_0149_0_i_i_reg_4916[0]),
        .I4(digit_V_1_reg_7075_pp4_iter2_reg[1]),
        .I5(p_0149_0_i_i_reg_4916[1]),
        .O(\digit_location_11_V_4_reg_5148[7]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'h0C000CAA00000000)) 
    \digit_location_11_V_4_reg_5148[7]_i_3 
       (.I0(p_0149_0_i_i_reg_4916[3]),
        .I1(digit_V_1_reg_7075_pp4_iter2_reg[3]),
        .I2(digit_V_1_reg_7075_pp4_iter2_reg[2]),
        .I3(\p_0149_0_i_i_reg_4916[3]_i_2_n_7 ),
        .I4(p_0149_0_i_i_reg_4916[2]),
        .I5(previous_sorting_fre_3_reg_71080),
        .O(\digit_location_11_V_4_reg_5148[7]_i_3_n_7 ));
  FDRE \digit_location_11_V_4_reg_5148_reg[0] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_3_reg_71080),
        .D(\digit_location_11_V_4_reg_5148[0]_i_1_n_7 ),
        .Q(digit_location_11_V_4_reg_5148[0]),
        .R(1'b0));
  FDRE \digit_location_11_V_4_reg_5148_reg[1] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_3_reg_71080),
        .D(\digit_location_11_V_4_reg_5148[1]_i_1_n_7 ),
        .Q(digit_location_11_V_4_reg_5148[1]),
        .R(1'b0));
  FDRE \digit_location_11_V_4_reg_5148_reg[2] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_3_reg_71080),
        .D(\digit_location_11_V_4_reg_5148[2]_i_1_n_7 ),
        .Q(digit_location_11_V_4_reg_5148[2]),
        .R(1'b0));
  FDRE \digit_location_11_V_4_reg_5148_reg[3] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_3_reg_71080),
        .D(\digit_location_11_V_4_reg_5148[3]_i_1_n_7 ),
        .Q(digit_location_11_V_4_reg_5148[3]),
        .R(1'b0));
  FDRE \digit_location_11_V_4_reg_5148_reg[4] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_3_reg_71080),
        .D(\digit_location_11_V_4_reg_5148[4]_i_1_n_7 ),
        .Q(digit_location_11_V_4_reg_5148[4]),
        .R(1'b0));
  FDRE \digit_location_11_V_4_reg_5148_reg[5] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_3_reg_71080),
        .D(\digit_location_11_V_4_reg_5148[5]_i_1_n_7 ),
        .Q(digit_location_11_V_4_reg_5148[5]),
        .R(1'b0));
  FDRE \digit_location_11_V_4_reg_5148_reg[6] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_3_reg_71080),
        .D(\digit_location_11_V_4_reg_5148[6]_i_1_n_7 ),
        .Q(digit_location_11_V_4_reg_5148[6]),
        .R(1'b0));
  FDRE \digit_location_11_V_4_reg_5148_reg[7] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_3_reg_71080),
        .D(\digit_location_11_V_4_reg_5148[7]_i_1_n_7 ),
        .Q(digit_location_11_V_4_reg_5148[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_11_V_reg_352[0]_i_1 
       (.I0(digit_location_0_V_reg_4905[0]),
        .I1(\digit_location_11_V_reg_352[7]_i_2_n_7 ),
        .I2(digit_location_11_V_3_reg_4773[0]),
        .O(ap_phi_mux_digit_location_11_V_5_phi_fu_6032_p32[0]));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_11_V_reg_352[1]_i_1 
       (.I0(digit_location_0_V_reg_4905[1]),
        .I1(\digit_location_11_V_reg_352[7]_i_2_n_7 ),
        .I2(digit_location_11_V_3_reg_4773[1]),
        .O(ap_phi_mux_digit_location_11_V_5_phi_fu_6032_p32[1]));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_11_V_reg_352[2]_i_1 
       (.I0(digit_location_0_V_reg_4905[2]),
        .I1(\digit_location_11_V_reg_352[7]_i_2_n_7 ),
        .I2(digit_location_11_V_3_reg_4773[2]),
        .O(ap_phi_mux_digit_location_11_V_5_phi_fu_6032_p32[2]));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_11_V_reg_352[3]_i_1 
       (.I0(digit_location_0_V_reg_4905[3]),
        .I1(\digit_location_11_V_reg_352[7]_i_2_n_7 ),
        .I2(digit_location_11_V_3_reg_4773[3]),
        .O(ap_phi_mux_digit_location_11_V_5_phi_fu_6032_p32[3]));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_11_V_reg_352[4]_i_1 
       (.I0(digit_location_0_V_reg_4905[4]),
        .I1(\digit_location_11_V_reg_352[7]_i_2_n_7 ),
        .I2(digit_location_11_V_3_reg_4773[4]),
        .O(ap_phi_mux_digit_location_11_V_5_phi_fu_6032_p32[4]));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_11_V_reg_352[5]_i_1 
       (.I0(digit_location_0_V_reg_4905[5]),
        .I1(\digit_location_11_V_reg_352[7]_i_2_n_7 ),
        .I2(digit_location_11_V_3_reg_4773[5]),
        .O(ap_phi_mux_digit_location_11_V_5_phi_fu_6032_p32[5]));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_11_V_reg_352[6]_i_1 
       (.I0(digit_location_0_V_reg_4905[6]),
        .I1(\digit_location_11_V_reg_352[7]_i_2_n_7 ),
        .I2(digit_location_11_V_3_reg_4773[6]),
        .O(ap_phi_mux_digit_location_11_V_5_phi_fu_6032_p32[6]));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_11_V_reg_352[7]_i_1 
       (.I0(digit_location_0_V_reg_4905[7]),
        .I1(\digit_location_11_V_reg_352[7]_i_2_n_7 ),
        .I2(digit_location_11_V_3_reg_4773[7]),
        .O(ap_phi_mux_digit_location_11_V_5_phi_fu_6032_p32[7]));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT5 #(
    .INIT(32'h08000000)) 
    \digit_location_11_V_reg_352[7]_i_2 
       (.I0(p_0149_0_i_i_reg_4916[0]),
        .I1(p_0149_0_i_i_reg_4916[1]),
        .I2(p_0149_0_i_i_reg_4916[2]),
        .I3(ap_CS_fsm_state23),
        .I4(p_0149_0_i_i_reg_4916[3]),
        .O(\digit_location_11_V_reg_352[7]_i_2_n_7 ));
  FDRE \digit_location_11_V_reg_352_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(ap_phi_mux_digit_location_11_V_5_phi_fu_6032_p32[0]),
        .Q(digit_location_11_V_reg_352[0]),
        .R(1'b0));
  FDRE \digit_location_11_V_reg_352_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(ap_phi_mux_digit_location_11_V_5_phi_fu_6032_p32[1]),
        .Q(digit_location_11_V_reg_352[1]),
        .R(1'b0));
  FDRE \digit_location_11_V_reg_352_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(ap_phi_mux_digit_location_11_V_5_phi_fu_6032_p32[2]),
        .Q(digit_location_11_V_reg_352[2]),
        .R(1'b0));
  FDRE \digit_location_11_V_reg_352_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(ap_phi_mux_digit_location_11_V_5_phi_fu_6032_p32[3]),
        .Q(digit_location_11_V_reg_352[3]),
        .R(1'b0));
  FDRE \digit_location_11_V_reg_352_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(ap_phi_mux_digit_location_11_V_5_phi_fu_6032_p32[4]),
        .Q(digit_location_11_V_reg_352[4]),
        .R(1'b0));
  FDRE \digit_location_11_V_reg_352_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(ap_phi_mux_digit_location_11_V_5_phi_fu_6032_p32[5]),
        .Q(digit_location_11_V_reg_352[5]),
        .R(1'b0));
  FDRE \digit_location_11_V_reg_352_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(ap_phi_mux_digit_location_11_V_5_phi_fu_6032_p32[6]),
        .Q(digit_location_11_V_reg_352[6]),
        .R(1'b0));
  FDRE \digit_location_11_V_reg_352_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(ap_phi_mux_digit_location_11_V_5_phi_fu_6032_p32[7]),
        .Q(digit_location_11_V_reg_352[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \digit_location_12_V_1_reg_3748[0]_i_1 
       (.I0(digit_location_12_V_reg_340[0]),
        .I1(digit_location_1_V_fu_6811_p2[0]),
        .I2(\digit_location_12_V_1_reg_3748[7]_i_2_n_7 ),
        .I3(digit_location_12_V_1_reg_3748[0]),
        .I4(\digit_location_14_V_2_reg_3726[7]_i_3_n_7 ),
        .O(\digit_location_12_V_1_reg_3748[0]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \digit_location_12_V_1_reg_3748[1]_i_1 
       (.I0(digit_location_12_V_reg_340[1]),
        .I1(digit_location_1_V_fu_6811_p2[1]),
        .I2(\digit_location_12_V_1_reg_3748[7]_i_2_n_7 ),
        .I3(digit_location_12_V_1_reg_3748[1]),
        .I4(\digit_location_14_V_2_reg_3726[7]_i_3_n_7 ),
        .O(\digit_location_12_V_1_reg_3748[1]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \digit_location_12_V_1_reg_3748[2]_i_1 
       (.I0(digit_location_12_V_reg_340[2]),
        .I1(digit_location_1_V_fu_6811_p2[2]),
        .I2(\digit_location_12_V_1_reg_3748[7]_i_2_n_7 ),
        .I3(digit_location_12_V_1_reg_3748[2]),
        .I4(\digit_location_14_V_2_reg_3726[7]_i_3_n_7 ),
        .O(\digit_location_12_V_1_reg_3748[2]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \digit_location_12_V_1_reg_3748[3]_i_1 
       (.I0(digit_location_12_V_reg_340[3]),
        .I1(digit_location_1_V_fu_6811_p2[3]),
        .I2(\digit_location_12_V_1_reg_3748[7]_i_2_n_7 ),
        .I3(digit_location_12_V_1_reg_3748[3]),
        .I4(\digit_location_14_V_2_reg_3726[7]_i_3_n_7 ),
        .O(\digit_location_12_V_1_reg_3748[3]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \digit_location_12_V_1_reg_3748[4]_i_1 
       (.I0(digit_location_12_V_reg_340[4]),
        .I1(digit_location_1_V_fu_6811_p2[4]),
        .I2(\digit_location_12_V_1_reg_3748[7]_i_2_n_7 ),
        .I3(digit_location_12_V_1_reg_3748[4]),
        .I4(\digit_location_14_V_2_reg_3726[7]_i_3_n_7 ),
        .O(\digit_location_12_V_1_reg_3748[4]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \digit_location_12_V_1_reg_3748[5]_i_1 
       (.I0(digit_location_12_V_reg_340[5]),
        .I1(digit_location_1_V_fu_6811_p2[5]),
        .I2(\digit_location_12_V_1_reg_3748[7]_i_2_n_7 ),
        .I3(digit_location_12_V_1_reg_3748[5]),
        .I4(\digit_location_14_V_2_reg_3726[7]_i_3_n_7 ),
        .O(\digit_location_12_V_1_reg_3748[5]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \digit_location_12_V_1_reg_3748[6]_i_1 
       (.I0(digit_location_12_V_reg_340[6]),
        .I1(digit_location_1_V_fu_6811_p2[6]),
        .I2(\digit_location_12_V_1_reg_3748[7]_i_2_n_7 ),
        .I3(digit_location_12_V_1_reg_3748[6]),
        .I4(\digit_location_14_V_2_reg_3726[7]_i_3_n_7 ),
        .O(\digit_location_12_V_1_reg_3748[6]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \digit_location_12_V_1_reg_3748[7]_i_1 
       (.I0(digit_location_12_V_reg_340[7]),
        .I1(digit_location_1_V_fu_6811_p2[7]),
        .I2(\digit_location_12_V_1_reg_3748[7]_i_2_n_7 ),
        .I3(digit_location_12_V_1_reg_3748[7]),
        .I4(\digit_location_14_V_2_reg_3726[7]_i_3_n_7 ),
        .O(\digit_location_12_V_1_reg_3748[7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT5 #(
    .INIT(32'h00000400)) 
    \digit_location_12_V_1_reg_3748[7]_i_2 
       (.I0(trunc_ln60_reg_7041[0]),
        .I1(trunc_ln60_reg_7041[3]),
        .I2(\icmp_ln58_reg_7037_reg_n_7_[0] ),
        .I3(trunc_ln60_reg_7041[2]),
        .I4(trunc_ln60_reg_7041[1]),
        .O(\digit_location_12_V_1_reg_3748[7]_i_2_n_7 ));
  FDRE \digit_location_12_V_1_reg_3748_reg[0] 
       (.C(ap_clk),
        .CE(digit_location_9_V_1_reg_3781),
        .D(\digit_location_12_V_1_reg_3748[0]_i_1_n_7 ),
        .Q(digit_location_12_V_1_reg_3748[0]),
        .R(1'b0));
  FDRE \digit_location_12_V_1_reg_3748_reg[1] 
       (.C(ap_clk),
        .CE(digit_location_9_V_1_reg_3781),
        .D(\digit_location_12_V_1_reg_3748[1]_i_1_n_7 ),
        .Q(digit_location_12_V_1_reg_3748[1]),
        .R(1'b0));
  FDRE \digit_location_12_V_1_reg_3748_reg[2] 
       (.C(ap_clk),
        .CE(digit_location_9_V_1_reg_3781),
        .D(\digit_location_12_V_1_reg_3748[2]_i_1_n_7 ),
        .Q(digit_location_12_V_1_reg_3748[2]),
        .R(1'b0));
  FDRE \digit_location_12_V_1_reg_3748_reg[3] 
       (.C(ap_clk),
        .CE(digit_location_9_V_1_reg_3781),
        .D(\digit_location_12_V_1_reg_3748[3]_i_1_n_7 ),
        .Q(digit_location_12_V_1_reg_3748[3]),
        .R(1'b0));
  FDRE \digit_location_12_V_1_reg_3748_reg[4] 
       (.C(ap_clk),
        .CE(digit_location_9_V_1_reg_3781),
        .D(\digit_location_12_V_1_reg_3748[4]_i_1_n_7 ),
        .Q(digit_location_12_V_1_reg_3748[4]),
        .R(1'b0));
  FDRE \digit_location_12_V_1_reg_3748_reg[5] 
       (.C(ap_clk),
        .CE(digit_location_9_V_1_reg_3781),
        .D(\digit_location_12_V_1_reg_3748[5]_i_1_n_7 ),
        .Q(digit_location_12_V_1_reg_3748[5]),
        .R(1'b0));
  FDRE \digit_location_12_V_1_reg_3748_reg[6] 
       (.C(ap_clk),
        .CE(digit_location_9_V_1_reg_3781),
        .D(\digit_location_12_V_1_reg_3748[6]_i_1_n_7 ),
        .Q(digit_location_12_V_1_reg_3748[6]),
        .R(1'b0));
  FDRE \digit_location_12_V_1_reg_3748_reg[7] 
       (.C(ap_clk),
        .CE(digit_location_9_V_1_reg_3781),
        .D(\digit_location_12_V_1_reg_3748[7]_i_1_n_7 ),
        .Q(digit_location_12_V_1_reg_3748[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_12_V_3_reg_4762[0]_i_1 
       (.I0(digit_location_12_V_1_reg_3748[0]),
        .I1(ap_CS_fsm_state18),
        .I2(digit_location_12_V_4_reg_5093[0]),
        .I3(\digit_location_0_V_reg_4905[0]_i_2_n_7 ),
        .I4(digit_location_12_V_3_reg_4762[0]),
        .O(\digit_location_12_V_3_reg_4762[0]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_12_V_3_reg_4762[1]_i_1 
       (.I0(digit_location_12_V_1_reg_3748[1]),
        .I1(ap_CS_fsm_state18),
        .I2(digit_location_12_V_4_reg_5093[1]),
        .I3(\digit_location_0_V_reg_4905[0]_i_2_n_7 ),
        .I4(digit_location_12_V_3_reg_4762[1]),
        .O(\digit_location_12_V_3_reg_4762[1]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_12_V_3_reg_4762[2]_i_1 
       (.I0(digit_location_12_V_1_reg_3748[2]),
        .I1(ap_CS_fsm_state18),
        .I2(digit_location_12_V_4_reg_5093[2]),
        .I3(sort_U0_out_value_V_we0),
        .I4(digit_location_12_V_3_reg_4762[2]),
        .O(\digit_location_12_V_3_reg_4762[2]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_12_V_3_reg_4762[3]_i_1 
       (.I0(digit_location_12_V_1_reg_3748[3]),
        .I1(ap_CS_fsm_state18),
        .I2(digit_location_12_V_4_reg_5093[3]),
        .I3(sort_U0_out_value_V_we0),
        .I4(digit_location_12_V_3_reg_4762[3]),
        .O(\digit_location_12_V_3_reg_4762[3]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_12_V_3_reg_4762[4]_i_1 
       (.I0(digit_location_12_V_1_reg_3748[4]),
        .I1(ap_CS_fsm_state18),
        .I2(digit_location_12_V_4_reg_5093[4]),
        .I3(sort_U0_out_value_V_we0),
        .I4(digit_location_12_V_3_reg_4762[4]),
        .O(\digit_location_12_V_3_reg_4762[4]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_12_V_3_reg_4762[5]_i_1 
       (.I0(digit_location_12_V_1_reg_3748[5]),
        .I1(ap_CS_fsm_state18),
        .I2(digit_location_12_V_4_reg_5093[5]),
        .I3(sort_U0_out_value_V_we0),
        .I4(digit_location_12_V_3_reg_4762[5]),
        .O(\digit_location_12_V_3_reg_4762[5]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_12_V_3_reg_4762[6]_i_1 
       (.I0(digit_location_12_V_1_reg_3748[6]),
        .I1(ap_CS_fsm_state18),
        .I2(digit_location_12_V_4_reg_5093[6]),
        .I3(ap_enable_reg_pp4_iter3_reg_0),
        .I4(digit_location_12_V_3_reg_4762[6]),
        .O(\digit_location_12_V_3_reg_4762[6]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_12_V_3_reg_4762[7]_i_1 
       (.I0(digit_location_12_V_1_reg_3748[7]),
        .I1(ap_CS_fsm_state18),
        .I2(digit_location_12_V_4_reg_5093[7]),
        .I3(ap_enable_reg_pp4_iter3_reg_0),
        .I4(digit_location_12_V_3_reg_4762[7]),
        .O(\digit_location_12_V_3_reg_4762[7]_i_1_n_7 ));
  FDRE \digit_location_12_V_3_reg_4762_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_12_V_3_reg_4762[0]_i_1_n_7 ),
        .Q(digit_location_12_V_3_reg_4762[0]),
        .R(1'b0));
  FDRE \digit_location_12_V_3_reg_4762_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_12_V_3_reg_4762[1]_i_1_n_7 ),
        .Q(digit_location_12_V_3_reg_4762[1]),
        .R(1'b0));
  FDRE \digit_location_12_V_3_reg_4762_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_12_V_3_reg_4762[2]_i_1_n_7 ),
        .Q(digit_location_12_V_3_reg_4762[2]),
        .R(1'b0));
  FDRE \digit_location_12_V_3_reg_4762_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_12_V_3_reg_4762[3]_i_1_n_7 ),
        .Q(digit_location_12_V_3_reg_4762[3]),
        .R(1'b0));
  FDRE \digit_location_12_V_3_reg_4762_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_12_V_3_reg_4762[4]_i_1_n_7 ),
        .Q(digit_location_12_V_3_reg_4762[4]),
        .R(1'b0));
  FDRE \digit_location_12_V_3_reg_4762_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_12_V_3_reg_4762[5]_i_1_n_7 ),
        .Q(digit_location_12_V_3_reg_4762[5]),
        .R(1'b0));
  FDRE \digit_location_12_V_3_reg_4762_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_12_V_3_reg_4762[6]_i_1_n_7 ),
        .Q(digit_location_12_V_3_reg_4762[6]),
        .R(1'b0));
  FDRE \digit_location_12_V_3_reg_4762_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_12_V_3_reg_4762[7]_i_1_n_7 ),
        .Q(digit_location_12_V_3_reg_4762[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_12_V_4_reg_5093[0]_i_1 
       (.I0(\digit_location_15_V_3_reg_4928[0]_i_2_n_7 ),
        .I1(\digit_location_12_V_4_reg_5093[7]_i_2_n_7 ),
        .I2(digit_location_12_V_4_reg_5093[0]),
        .I3(\digit_location_0_V_reg_4905[0]_i_2_n_7 ),
        .I4(digit_location_12_V_3_reg_4762[0]),
        .O(\digit_location_12_V_4_reg_5093[0]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_12_V_4_reg_5093[1]_i_1 
       (.I0(\digit_location_0_V_reg_4905[1]_i_2_n_7 ),
        .I1(\digit_location_12_V_4_reg_5093[7]_i_2_n_7 ),
        .I2(digit_location_12_V_4_reg_5093[1]),
        .I3(\digit_location_0_V_reg_4905[0]_i_2_n_7 ),
        .I4(digit_location_12_V_3_reg_4762[1]),
        .O(\digit_location_12_V_4_reg_5093[1]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_12_V_4_reg_5093[2]_i_1 
       (.I0(\digit_location_0_V_reg_4905[2]_i_2_n_7 ),
        .I1(\digit_location_12_V_4_reg_5093[7]_i_2_n_7 ),
        .I2(digit_location_12_V_4_reg_5093[2]),
        .I3(sort_U0_out_value_V_we0),
        .I4(digit_location_12_V_3_reg_4762[2]),
        .O(\digit_location_12_V_4_reg_5093[2]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_12_V_4_reg_5093[3]_i_1 
       (.I0(\digit_location_0_V_reg_4905[3]_i_2_n_7 ),
        .I1(\digit_location_12_V_4_reg_5093[7]_i_2_n_7 ),
        .I2(digit_location_12_V_4_reg_5093[3]),
        .I3(sort_U0_out_value_V_we0),
        .I4(digit_location_12_V_3_reg_4762[3]),
        .O(\digit_location_12_V_4_reg_5093[3]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_12_V_4_reg_5093[4]_i_1 
       (.I0(\digit_location_0_V_reg_4905[4]_i_2_n_7 ),
        .I1(\digit_location_12_V_4_reg_5093[7]_i_2_n_7 ),
        .I2(digit_location_12_V_4_reg_5093[4]),
        .I3(sort_U0_out_value_V_we0),
        .I4(digit_location_12_V_3_reg_4762[4]),
        .O(\digit_location_12_V_4_reg_5093[4]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_12_V_4_reg_5093[5]_i_1 
       (.I0(\digit_location_0_V_reg_4905[5]_i_2_n_7 ),
        .I1(\digit_location_12_V_4_reg_5093[7]_i_2_n_7 ),
        .I2(digit_location_12_V_4_reg_5093[5]),
        .I3(sort_U0_out_value_V_we0),
        .I4(digit_location_12_V_3_reg_4762[5]),
        .O(\digit_location_12_V_4_reg_5093[5]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_12_V_4_reg_5093[6]_i_1 
       (.I0(\digit_location_0_V_reg_4905[6]_i_2_n_7 ),
        .I1(\digit_location_12_V_4_reg_5093[7]_i_2_n_7 ),
        .I2(digit_location_12_V_4_reg_5093[6]),
        .I3(ap_enable_reg_pp4_iter3_reg_0),
        .I4(digit_location_12_V_3_reg_4762[6]),
        .O(\digit_location_12_V_4_reg_5093[6]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_12_V_4_reg_5093[7]_i_1 
       (.I0(\digit_location_0_V_reg_4905[7]_i_2_n_7 ),
        .I1(\digit_location_12_V_4_reg_5093[7]_i_2_n_7 ),
        .I2(digit_location_12_V_4_reg_5093[7]),
        .I3(ap_enable_reg_pp4_iter3_reg_0),
        .I4(digit_location_12_V_3_reg_4762[7]),
        .O(\digit_location_12_V_4_reg_5093[7]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'h00002020000A202A)) 
    \digit_location_12_V_4_reg_5093[7]_i_2 
       (.I0(\digit_location_14_V_5_reg_4983[7]_i_3_n_7 ),
        .I1(digit_V_1_reg_7075_pp4_iter2_reg[0]),
        .I2(\p_0149_0_i_i_reg_4916[3]_i_2_n_7 ),
        .I3(p_0149_0_i_i_reg_4916[0]),
        .I4(digit_V_1_reg_7075_pp4_iter2_reg[1]),
        .I5(p_0149_0_i_i_reg_4916[1]),
        .O(\digit_location_12_V_4_reg_5093[7]_i_2_n_7 ));
  FDRE \digit_location_12_V_4_reg_5093_reg[0] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_3_reg_71080),
        .D(\digit_location_12_V_4_reg_5093[0]_i_1_n_7 ),
        .Q(digit_location_12_V_4_reg_5093[0]),
        .R(1'b0));
  FDRE \digit_location_12_V_4_reg_5093_reg[1] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_3_reg_71080),
        .D(\digit_location_12_V_4_reg_5093[1]_i_1_n_7 ),
        .Q(digit_location_12_V_4_reg_5093[1]),
        .R(1'b0));
  FDRE \digit_location_12_V_4_reg_5093_reg[2] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_3_reg_71080),
        .D(\digit_location_12_V_4_reg_5093[2]_i_1_n_7 ),
        .Q(digit_location_12_V_4_reg_5093[2]),
        .R(1'b0));
  FDRE \digit_location_12_V_4_reg_5093_reg[3] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_3_reg_71080),
        .D(\digit_location_12_V_4_reg_5093[3]_i_1_n_7 ),
        .Q(digit_location_12_V_4_reg_5093[3]),
        .R(1'b0));
  FDRE \digit_location_12_V_4_reg_5093_reg[4] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_3_reg_71080),
        .D(\digit_location_12_V_4_reg_5093[4]_i_1_n_7 ),
        .Q(digit_location_12_V_4_reg_5093[4]),
        .R(1'b0));
  FDRE \digit_location_12_V_4_reg_5093_reg[5] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_3_reg_71080),
        .D(\digit_location_12_V_4_reg_5093[5]_i_1_n_7 ),
        .Q(digit_location_12_V_4_reg_5093[5]),
        .R(1'b0));
  FDRE \digit_location_12_V_4_reg_5093_reg[6] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_3_reg_71080),
        .D(\digit_location_12_V_4_reg_5093[6]_i_1_n_7 ),
        .Q(digit_location_12_V_4_reg_5093[6]),
        .R(1'b0));
  FDRE \digit_location_12_V_4_reg_5093_reg[7] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_3_reg_71080),
        .D(\digit_location_12_V_4_reg_5093[7]_i_1_n_7 ),
        .Q(digit_location_12_V_4_reg_5093[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_12_V_reg_340[0]_i_1 
       (.I0(digit_location_0_V_reg_4905[0]),
        .I1(\digit_location_12_V_reg_340[7]_i_2_n_7 ),
        .I2(digit_location_12_V_3_reg_4762[0]),
        .O(ap_phi_mux_digit_location_12_V_5_phi_fu_5977_p32[0]));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_12_V_reg_340[1]_i_1 
       (.I0(digit_location_0_V_reg_4905[1]),
        .I1(\digit_location_12_V_reg_340[7]_i_2_n_7 ),
        .I2(digit_location_12_V_3_reg_4762[1]),
        .O(ap_phi_mux_digit_location_12_V_5_phi_fu_5977_p32[1]));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_12_V_reg_340[2]_i_1 
       (.I0(digit_location_0_V_reg_4905[2]),
        .I1(\digit_location_12_V_reg_340[7]_i_2_n_7 ),
        .I2(digit_location_12_V_3_reg_4762[2]),
        .O(ap_phi_mux_digit_location_12_V_5_phi_fu_5977_p32[2]));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_12_V_reg_340[3]_i_1 
       (.I0(digit_location_0_V_reg_4905[3]),
        .I1(\digit_location_12_V_reg_340[7]_i_2_n_7 ),
        .I2(digit_location_12_V_3_reg_4762[3]),
        .O(ap_phi_mux_digit_location_12_V_5_phi_fu_5977_p32[3]));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_12_V_reg_340[4]_i_1 
       (.I0(digit_location_0_V_reg_4905[4]),
        .I1(\digit_location_12_V_reg_340[7]_i_2_n_7 ),
        .I2(digit_location_12_V_3_reg_4762[4]),
        .O(ap_phi_mux_digit_location_12_V_5_phi_fu_5977_p32[4]));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_12_V_reg_340[5]_i_1 
       (.I0(digit_location_0_V_reg_4905[5]),
        .I1(\digit_location_12_V_reg_340[7]_i_2_n_7 ),
        .I2(digit_location_12_V_3_reg_4762[5]),
        .O(ap_phi_mux_digit_location_12_V_5_phi_fu_5977_p32[5]));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_12_V_reg_340[6]_i_1 
       (.I0(digit_location_0_V_reg_4905[6]),
        .I1(\digit_location_12_V_reg_340[7]_i_2_n_7 ),
        .I2(digit_location_12_V_3_reg_4762[6]),
        .O(ap_phi_mux_digit_location_12_V_5_phi_fu_5977_p32[6]));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_12_V_reg_340[7]_i_1 
       (.I0(digit_location_0_V_reg_4905[7]),
        .I1(\digit_location_12_V_reg_340[7]_i_2_n_7 ),
        .I2(digit_location_12_V_3_reg_4762[7]),
        .O(ap_phi_mux_digit_location_12_V_5_phi_fu_5977_p32[7]));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    \digit_location_12_V_reg_340[7]_i_2 
       (.I0(ap_CS_fsm_state23),
        .I1(p_0149_0_i_i_reg_4916[3]),
        .I2(p_0149_0_i_i_reg_4916[2]),
        .I3(p_0149_0_i_i_reg_4916[1]),
        .I4(p_0149_0_i_i_reg_4916[0]),
        .O(\digit_location_12_V_reg_340[7]_i_2_n_7 ));
  FDRE \digit_location_12_V_reg_340_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(ap_phi_mux_digit_location_12_V_5_phi_fu_5977_p32[0]),
        .Q(digit_location_12_V_reg_340[0]),
        .R(1'b0));
  FDRE \digit_location_12_V_reg_340_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(ap_phi_mux_digit_location_12_V_5_phi_fu_5977_p32[1]),
        .Q(digit_location_12_V_reg_340[1]),
        .R(1'b0));
  FDRE \digit_location_12_V_reg_340_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(ap_phi_mux_digit_location_12_V_5_phi_fu_5977_p32[2]),
        .Q(digit_location_12_V_reg_340[2]),
        .R(1'b0));
  FDRE \digit_location_12_V_reg_340_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(ap_phi_mux_digit_location_12_V_5_phi_fu_5977_p32[3]),
        .Q(digit_location_12_V_reg_340[3]),
        .R(1'b0));
  FDRE \digit_location_12_V_reg_340_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(ap_phi_mux_digit_location_12_V_5_phi_fu_5977_p32[4]),
        .Q(digit_location_12_V_reg_340[4]),
        .R(1'b0));
  FDRE \digit_location_12_V_reg_340_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(ap_phi_mux_digit_location_12_V_5_phi_fu_5977_p32[5]),
        .Q(digit_location_12_V_reg_340[5]),
        .R(1'b0));
  FDRE \digit_location_12_V_reg_340_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(ap_phi_mux_digit_location_12_V_5_phi_fu_5977_p32[6]),
        .Q(digit_location_12_V_reg_340[6]),
        .R(1'b0));
  FDRE \digit_location_12_V_reg_340_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(ap_phi_mux_digit_location_12_V_5_phi_fu_5977_p32[7]),
        .Q(digit_location_12_V_reg_340[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \digit_location_13_V_1_reg_3737[0]_i_1 
       (.I0(digit_location_13_V_reg_328[0]),
        .I1(\digit_location_14_V_2_reg_3726[7]_i_3_n_7 ),
        .I2(digit_location_1_V_fu_6811_p2[0]),
        .I3(\digit_location_13_V_1_reg_3737[7]_i_2_n_7 ),
        .I4(digit_location_13_V_1_reg_3737[0]),
        .O(\digit_location_13_V_1_reg_3737[0]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \digit_location_13_V_1_reg_3737[1]_i_1 
       (.I0(digit_location_13_V_reg_328[1]),
        .I1(\digit_location_14_V_2_reg_3726[7]_i_3_n_7 ),
        .I2(digit_location_1_V_fu_6811_p2[1]),
        .I3(\digit_location_13_V_1_reg_3737[7]_i_2_n_7 ),
        .I4(digit_location_13_V_1_reg_3737[1]),
        .O(\digit_location_13_V_1_reg_3737[1]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \digit_location_13_V_1_reg_3737[2]_i_1 
       (.I0(digit_location_13_V_reg_328[2]),
        .I1(\digit_location_14_V_2_reg_3726[7]_i_3_n_7 ),
        .I2(digit_location_1_V_fu_6811_p2[2]),
        .I3(\digit_location_13_V_1_reg_3737[7]_i_2_n_7 ),
        .I4(digit_location_13_V_1_reg_3737[2]),
        .O(\digit_location_13_V_1_reg_3737[2]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \digit_location_13_V_1_reg_3737[3]_i_1 
       (.I0(digit_location_13_V_reg_328[3]),
        .I1(\digit_location_14_V_2_reg_3726[7]_i_3_n_7 ),
        .I2(digit_location_1_V_fu_6811_p2[3]),
        .I3(\digit_location_13_V_1_reg_3737[7]_i_2_n_7 ),
        .I4(digit_location_13_V_1_reg_3737[3]),
        .O(\digit_location_13_V_1_reg_3737[3]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \digit_location_13_V_1_reg_3737[4]_i_1 
       (.I0(digit_location_13_V_reg_328[4]),
        .I1(\digit_location_14_V_2_reg_3726[7]_i_3_n_7 ),
        .I2(digit_location_1_V_fu_6811_p2[4]),
        .I3(\digit_location_13_V_1_reg_3737[7]_i_2_n_7 ),
        .I4(digit_location_13_V_1_reg_3737[4]),
        .O(\digit_location_13_V_1_reg_3737[4]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \digit_location_13_V_1_reg_3737[5]_i_1 
       (.I0(digit_location_13_V_reg_328[5]),
        .I1(\digit_location_14_V_2_reg_3726[7]_i_3_n_7 ),
        .I2(digit_location_1_V_fu_6811_p2[5]),
        .I3(\digit_location_13_V_1_reg_3737[7]_i_2_n_7 ),
        .I4(digit_location_13_V_1_reg_3737[5]),
        .O(\digit_location_13_V_1_reg_3737[5]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \digit_location_13_V_1_reg_3737[6]_i_1 
       (.I0(digit_location_13_V_reg_328[6]),
        .I1(\digit_location_14_V_2_reg_3726[7]_i_3_n_7 ),
        .I2(digit_location_1_V_fu_6811_p2[6]),
        .I3(\digit_location_13_V_1_reg_3737[7]_i_2_n_7 ),
        .I4(digit_location_13_V_1_reg_3737[6]),
        .O(\digit_location_13_V_1_reg_3737[6]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \digit_location_13_V_1_reg_3737[7]_i_1 
       (.I0(digit_location_13_V_reg_328[7]),
        .I1(\digit_location_14_V_2_reg_3726[7]_i_3_n_7 ),
        .I2(digit_location_1_V_fu_6811_p2[7]),
        .I3(\digit_location_13_V_1_reg_3737[7]_i_2_n_7 ),
        .I4(digit_location_13_V_1_reg_3737[7]),
        .O(\digit_location_13_V_1_reg_3737[7]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'h00000800)) 
    \digit_location_13_V_1_reg_3737[7]_i_2 
       (.I0(trunc_ln60_reg_7041[0]),
        .I1(trunc_ln60_reg_7041[3]),
        .I2(\icmp_ln58_reg_7037_reg_n_7_[0] ),
        .I3(trunc_ln60_reg_7041[2]),
        .I4(trunc_ln60_reg_7041[1]),
        .O(\digit_location_13_V_1_reg_3737[7]_i_2_n_7 ));
  FDRE \digit_location_13_V_1_reg_3737_reg[0] 
       (.C(ap_clk),
        .CE(digit_location_9_V_1_reg_3781),
        .D(\digit_location_13_V_1_reg_3737[0]_i_1_n_7 ),
        .Q(digit_location_13_V_1_reg_3737[0]),
        .R(1'b0));
  FDRE \digit_location_13_V_1_reg_3737_reg[1] 
       (.C(ap_clk),
        .CE(digit_location_9_V_1_reg_3781),
        .D(\digit_location_13_V_1_reg_3737[1]_i_1_n_7 ),
        .Q(digit_location_13_V_1_reg_3737[1]),
        .R(1'b0));
  FDRE \digit_location_13_V_1_reg_3737_reg[2] 
       (.C(ap_clk),
        .CE(digit_location_9_V_1_reg_3781),
        .D(\digit_location_13_V_1_reg_3737[2]_i_1_n_7 ),
        .Q(digit_location_13_V_1_reg_3737[2]),
        .R(1'b0));
  FDRE \digit_location_13_V_1_reg_3737_reg[3] 
       (.C(ap_clk),
        .CE(digit_location_9_V_1_reg_3781),
        .D(\digit_location_13_V_1_reg_3737[3]_i_1_n_7 ),
        .Q(digit_location_13_V_1_reg_3737[3]),
        .R(1'b0));
  FDRE \digit_location_13_V_1_reg_3737_reg[4] 
       (.C(ap_clk),
        .CE(digit_location_9_V_1_reg_3781),
        .D(\digit_location_13_V_1_reg_3737[4]_i_1_n_7 ),
        .Q(digit_location_13_V_1_reg_3737[4]),
        .R(1'b0));
  FDRE \digit_location_13_V_1_reg_3737_reg[5] 
       (.C(ap_clk),
        .CE(digit_location_9_V_1_reg_3781),
        .D(\digit_location_13_V_1_reg_3737[5]_i_1_n_7 ),
        .Q(digit_location_13_V_1_reg_3737[5]),
        .R(1'b0));
  FDRE \digit_location_13_V_1_reg_3737_reg[6] 
       (.C(ap_clk),
        .CE(digit_location_9_V_1_reg_3781),
        .D(\digit_location_13_V_1_reg_3737[6]_i_1_n_7 ),
        .Q(digit_location_13_V_1_reg_3737[6]),
        .R(1'b0));
  FDRE \digit_location_13_V_1_reg_3737_reg[7] 
       (.C(ap_clk),
        .CE(digit_location_9_V_1_reg_3781),
        .D(\digit_location_13_V_1_reg_3737[7]_i_1_n_7 ),
        .Q(digit_location_13_V_1_reg_3737[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_13_V_3_reg_4751[0]_i_1 
       (.I0(digit_location_13_V_1_reg_3737[0]),
        .I1(ap_CS_fsm_state18),
        .I2(digit_location_13_V_4_reg_5038[0]),
        .I3(\digit_location_0_V_reg_4905[0]_i_2_n_7 ),
        .I4(digit_location_13_V_3_reg_4751[0]),
        .O(\digit_location_13_V_3_reg_4751[0]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_13_V_3_reg_4751[1]_i_1 
       (.I0(digit_location_13_V_1_reg_3737[1]),
        .I1(ap_CS_fsm_state18),
        .I2(digit_location_13_V_4_reg_5038[1]),
        .I3(\digit_location_0_V_reg_4905[0]_i_2_n_7 ),
        .I4(digit_location_13_V_3_reg_4751[1]),
        .O(\digit_location_13_V_3_reg_4751[1]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_13_V_3_reg_4751[2]_i_1 
       (.I0(digit_location_13_V_1_reg_3737[2]),
        .I1(ap_CS_fsm_state18),
        .I2(digit_location_13_V_4_reg_5038[2]),
        .I3(sort_U0_out_value_V_we0),
        .I4(digit_location_13_V_3_reg_4751[2]),
        .O(\digit_location_13_V_3_reg_4751[2]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_13_V_3_reg_4751[3]_i_1 
       (.I0(digit_location_13_V_1_reg_3737[3]),
        .I1(ap_CS_fsm_state18),
        .I2(digit_location_13_V_4_reg_5038[3]),
        .I3(sort_U0_out_value_V_we0),
        .I4(digit_location_13_V_3_reg_4751[3]),
        .O(\digit_location_13_V_3_reg_4751[3]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_13_V_3_reg_4751[4]_i_1 
       (.I0(digit_location_13_V_1_reg_3737[4]),
        .I1(ap_CS_fsm_state18),
        .I2(digit_location_13_V_4_reg_5038[4]),
        .I3(sort_U0_out_value_V_we0),
        .I4(digit_location_13_V_3_reg_4751[4]),
        .O(\digit_location_13_V_3_reg_4751[4]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_13_V_3_reg_4751[5]_i_1 
       (.I0(digit_location_13_V_1_reg_3737[5]),
        .I1(ap_CS_fsm_state18),
        .I2(digit_location_13_V_4_reg_5038[5]),
        .I3(sort_U0_out_value_V_we0),
        .I4(digit_location_13_V_3_reg_4751[5]),
        .O(\digit_location_13_V_3_reg_4751[5]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_13_V_3_reg_4751[6]_i_1 
       (.I0(digit_location_13_V_1_reg_3737[6]),
        .I1(ap_CS_fsm_state18),
        .I2(digit_location_13_V_4_reg_5038[6]),
        .I3(ap_enable_reg_pp4_iter3_reg_0),
        .I4(digit_location_13_V_3_reg_4751[6]),
        .O(\digit_location_13_V_3_reg_4751[6]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_13_V_3_reg_4751[7]_i_1 
       (.I0(digit_location_13_V_1_reg_3737[7]),
        .I1(ap_CS_fsm_state18),
        .I2(digit_location_13_V_4_reg_5038[7]),
        .I3(ap_enable_reg_pp4_iter3_reg_0),
        .I4(digit_location_13_V_3_reg_4751[7]),
        .O(\digit_location_13_V_3_reg_4751[7]_i_1_n_7 ));
  FDRE \digit_location_13_V_3_reg_4751_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_13_V_3_reg_4751[0]_i_1_n_7 ),
        .Q(digit_location_13_V_3_reg_4751[0]),
        .R(1'b0));
  FDRE \digit_location_13_V_3_reg_4751_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_13_V_3_reg_4751[1]_i_1_n_7 ),
        .Q(digit_location_13_V_3_reg_4751[1]),
        .R(1'b0));
  FDRE \digit_location_13_V_3_reg_4751_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_13_V_3_reg_4751[2]_i_1_n_7 ),
        .Q(digit_location_13_V_3_reg_4751[2]),
        .R(1'b0));
  FDRE \digit_location_13_V_3_reg_4751_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_13_V_3_reg_4751[3]_i_1_n_7 ),
        .Q(digit_location_13_V_3_reg_4751[3]),
        .R(1'b0));
  FDRE \digit_location_13_V_3_reg_4751_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_13_V_3_reg_4751[4]_i_1_n_7 ),
        .Q(digit_location_13_V_3_reg_4751[4]),
        .R(1'b0));
  FDRE \digit_location_13_V_3_reg_4751_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_13_V_3_reg_4751[5]_i_1_n_7 ),
        .Q(digit_location_13_V_3_reg_4751[5]),
        .R(1'b0));
  FDRE \digit_location_13_V_3_reg_4751_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_13_V_3_reg_4751[6]_i_1_n_7 ),
        .Q(digit_location_13_V_3_reg_4751[6]),
        .R(1'b0));
  FDRE \digit_location_13_V_3_reg_4751_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_13_V_3_reg_4751[7]_i_1_n_7 ),
        .Q(digit_location_13_V_3_reg_4751[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_13_V_4_reg_5038[0]_i_1 
       (.I0(\digit_location_15_V_3_reg_4928[0]_i_2_n_7 ),
        .I1(\digit_location_13_V_4_reg_5038[7]_i_2_n_7 ),
        .I2(digit_location_13_V_4_reg_5038[0]),
        .I3(\digit_location_0_V_reg_4905[0]_i_2_n_7 ),
        .I4(digit_location_13_V_3_reg_4751[0]),
        .O(\digit_location_13_V_4_reg_5038[0]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_13_V_4_reg_5038[1]_i_1 
       (.I0(\digit_location_0_V_reg_4905[1]_i_2_n_7 ),
        .I1(\digit_location_13_V_4_reg_5038[7]_i_2_n_7 ),
        .I2(digit_location_13_V_4_reg_5038[1]),
        .I3(\digit_location_0_V_reg_4905[0]_i_2_n_7 ),
        .I4(digit_location_13_V_3_reg_4751[1]),
        .O(\digit_location_13_V_4_reg_5038[1]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_13_V_4_reg_5038[2]_i_1 
       (.I0(\digit_location_0_V_reg_4905[2]_i_2_n_7 ),
        .I1(\digit_location_13_V_4_reg_5038[7]_i_2_n_7 ),
        .I2(digit_location_13_V_4_reg_5038[2]),
        .I3(sort_U0_out_value_V_we0),
        .I4(digit_location_13_V_3_reg_4751[2]),
        .O(\digit_location_13_V_4_reg_5038[2]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_13_V_4_reg_5038[3]_i_1 
       (.I0(\digit_location_0_V_reg_4905[3]_i_2_n_7 ),
        .I1(\digit_location_13_V_4_reg_5038[7]_i_2_n_7 ),
        .I2(digit_location_13_V_4_reg_5038[3]),
        .I3(sort_U0_out_value_V_we0),
        .I4(digit_location_13_V_3_reg_4751[3]),
        .O(\digit_location_13_V_4_reg_5038[3]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_13_V_4_reg_5038[4]_i_1 
       (.I0(\digit_location_0_V_reg_4905[4]_i_2_n_7 ),
        .I1(\digit_location_13_V_4_reg_5038[7]_i_2_n_7 ),
        .I2(digit_location_13_V_4_reg_5038[4]),
        .I3(sort_U0_out_value_V_we0),
        .I4(digit_location_13_V_3_reg_4751[4]),
        .O(\digit_location_13_V_4_reg_5038[4]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_13_V_4_reg_5038[5]_i_1 
       (.I0(\digit_location_0_V_reg_4905[5]_i_2_n_7 ),
        .I1(\digit_location_13_V_4_reg_5038[7]_i_2_n_7 ),
        .I2(digit_location_13_V_4_reg_5038[5]),
        .I3(sort_U0_out_value_V_we0),
        .I4(digit_location_13_V_3_reg_4751[5]),
        .O(\digit_location_13_V_4_reg_5038[5]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_13_V_4_reg_5038[6]_i_1 
       (.I0(\digit_location_0_V_reg_4905[6]_i_2_n_7 ),
        .I1(\digit_location_13_V_4_reg_5038[7]_i_2_n_7 ),
        .I2(digit_location_13_V_4_reg_5038[6]),
        .I3(ap_enable_reg_pp4_iter3_reg_0),
        .I4(digit_location_13_V_3_reg_4751[6]),
        .O(\digit_location_13_V_4_reg_5038[6]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_13_V_4_reg_5038[7]_i_1 
       (.I0(\digit_location_0_V_reg_4905[7]_i_2_n_7 ),
        .I1(\digit_location_13_V_4_reg_5038[7]_i_2_n_7 ),
        .I2(digit_location_13_V_4_reg_5038[7]),
        .I3(ap_enable_reg_pp4_iter3_reg_0),
        .I4(digit_location_13_V_3_reg_4751[7]),
        .O(\digit_location_13_V_4_reg_5038[7]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'h202A000A20200000)) 
    \digit_location_13_V_4_reg_5038[7]_i_2 
       (.I0(\digit_location_14_V_5_reg_4983[7]_i_3_n_7 ),
        .I1(digit_V_1_reg_7075_pp4_iter2_reg[1]),
        .I2(\p_0149_0_i_i_reg_4916[3]_i_2_n_7 ),
        .I3(p_0149_0_i_i_reg_4916[1]),
        .I4(digit_V_1_reg_7075_pp4_iter2_reg[0]),
        .I5(p_0149_0_i_i_reg_4916[0]),
        .O(\digit_location_13_V_4_reg_5038[7]_i_2_n_7 ));
  FDRE \digit_location_13_V_4_reg_5038_reg[0] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_3_reg_71080),
        .D(\digit_location_13_V_4_reg_5038[0]_i_1_n_7 ),
        .Q(digit_location_13_V_4_reg_5038[0]),
        .R(1'b0));
  FDRE \digit_location_13_V_4_reg_5038_reg[1] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_3_reg_71080),
        .D(\digit_location_13_V_4_reg_5038[1]_i_1_n_7 ),
        .Q(digit_location_13_V_4_reg_5038[1]),
        .R(1'b0));
  FDRE \digit_location_13_V_4_reg_5038_reg[2] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_3_reg_71080),
        .D(\digit_location_13_V_4_reg_5038[2]_i_1_n_7 ),
        .Q(digit_location_13_V_4_reg_5038[2]),
        .R(1'b0));
  FDRE \digit_location_13_V_4_reg_5038_reg[3] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_3_reg_71080),
        .D(\digit_location_13_V_4_reg_5038[3]_i_1_n_7 ),
        .Q(digit_location_13_V_4_reg_5038[3]),
        .R(1'b0));
  FDRE \digit_location_13_V_4_reg_5038_reg[4] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_3_reg_71080),
        .D(\digit_location_13_V_4_reg_5038[4]_i_1_n_7 ),
        .Q(digit_location_13_V_4_reg_5038[4]),
        .R(1'b0));
  FDRE \digit_location_13_V_4_reg_5038_reg[5] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_3_reg_71080),
        .D(\digit_location_13_V_4_reg_5038[5]_i_1_n_7 ),
        .Q(digit_location_13_V_4_reg_5038[5]),
        .R(1'b0));
  FDRE \digit_location_13_V_4_reg_5038_reg[6] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_3_reg_71080),
        .D(\digit_location_13_V_4_reg_5038[6]_i_1_n_7 ),
        .Q(digit_location_13_V_4_reg_5038[6]),
        .R(1'b0));
  FDRE \digit_location_13_V_4_reg_5038_reg[7] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_3_reg_71080),
        .D(\digit_location_13_V_4_reg_5038[7]_i_1_n_7 ),
        .Q(digit_location_13_V_4_reg_5038[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_13_V_reg_328[0]_i_1 
       (.I0(digit_location_0_V_reg_4905[0]),
        .I1(\digit_location_13_V_reg_328[7]_i_2_n_7 ),
        .I2(digit_location_13_V_3_reg_4751[0]),
        .O(ap_phi_mux_digit_location_13_V_5_phi_fu_5922_p32[0]));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_13_V_reg_328[1]_i_1 
       (.I0(digit_location_0_V_reg_4905[1]),
        .I1(\digit_location_13_V_reg_328[7]_i_2_n_7 ),
        .I2(digit_location_13_V_3_reg_4751[1]),
        .O(ap_phi_mux_digit_location_13_V_5_phi_fu_5922_p32[1]));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_13_V_reg_328[2]_i_1 
       (.I0(digit_location_0_V_reg_4905[2]),
        .I1(\digit_location_13_V_reg_328[7]_i_2_n_7 ),
        .I2(digit_location_13_V_3_reg_4751[2]),
        .O(ap_phi_mux_digit_location_13_V_5_phi_fu_5922_p32[2]));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_13_V_reg_328[3]_i_1 
       (.I0(digit_location_0_V_reg_4905[3]),
        .I1(\digit_location_13_V_reg_328[7]_i_2_n_7 ),
        .I2(digit_location_13_V_3_reg_4751[3]),
        .O(ap_phi_mux_digit_location_13_V_5_phi_fu_5922_p32[3]));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_13_V_reg_328[4]_i_1 
       (.I0(digit_location_0_V_reg_4905[4]),
        .I1(\digit_location_13_V_reg_328[7]_i_2_n_7 ),
        .I2(digit_location_13_V_3_reg_4751[4]),
        .O(ap_phi_mux_digit_location_13_V_5_phi_fu_5922_p32[4]));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_13_V_reg_328[5]_i_1 
       (.I0(digit_location_0_V_reg_4905[5]),
        .I1(\digit_location_13_V_reg_328[7]_i_2_n_7 ),
        .I2(digit_location_13_V_3_reg_4751[5]),
        .O(ap_phi_mux_digit_location_13_V_5_phi_fu_5922_p32[5]));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_13_V_reg_328[6]_i_1 
       (.I0(digit_location_0_V_reg_4905[6]),
        .I1(\digit_location_13_V_reg_328[7]_i_2_n_7 ),
        .I2(digit_location_13_V_3_reg_4751[6]),
        .O(ap_phi_mux_digit_location_13_V_5_phi_fu_5922_p32[6]));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_13_V_reg_328[7]_i_1 
       (.I0(digit_location_0_V_reg_4905[7]),
        .I1(\digit_location_13_V_reg_328[7]_i_2_n_7 ),
        .I2(digit_location_13_V_3_reg_4751[7]),
        .O(ap_phi_mux_digit_location_13_V_5_phi_fu_5922_p32[7]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    \digit_location_13_V_reg_328[7]_i_2 
       (.I0(ap_CS_fsm_state23),
        .I1(p_0149_0_i_i_reg_4916[3]),
        .I2(p_0149_0_i_i_reg_4916[2]),
        .I3(p_0149_0_i_i_reg_4916[1]),
        .I4(p_0149_0_i_i_reg_4916[0]),
        .O(\digit_location_13_V_reg_328[7]_i_2_n_7 ));
  FDRE \digit_location_13_V_reg_328_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(ap_phi_mux_digit_location_13_V_5_phi_fu_5922_p32[0]),
        .Q(digit_location_13_V_reg_328[0]),
        .R(1'b0));
  FDRE \digit_location_13_V_reg_328_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(ap_phi_mux_digit_location_13_V_5_phi_fu_5922_p32[1]),
        .Q(digit_location_13_V_reg_328[1]),
        .R(1'b0));
  FDRE \digit_location_13_V_reg_328_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(ap_phi_mux_digit_location_13_V_5_phi_fu_5922_p32[2]),
        .Q(digit_location_13_V_reg_328[2]),
        .R(1'b0));
  FDRE \digit_location_13_V_reg_328_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(ap_phi_mux_digit_location_13_V_5_phi_fu_5922_p32[3]),
        .Q(digit_location_13_V_reg_328[3]),
        .R(1'b0));
  FDRE \digit_location_13_V_reg_328_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(ap_phi_mux_digit_location_13_V_5_phi_fu_5922_p32[4]),
        .Q(digit_location_13_V_reg_328[4]),
        .R(1'b0));
  FDRE \digit_location_13_V_reg_328_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(ap_phi_mux_digit_location_13_V_5_phi_fu_5922_p32[5]),
        .Q(digit_location_13_V_reg_328[5]),
        .R(1'b0));
  FDRE \digit_location_13_V_reg_328_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(ap_phi_mux_digit_location_13_V_5_phi_fu_5922_p32[6]),
        .Q(digit_location_13_V_reg_328[6]),
        .R(1'b0));
  FDRE \digit_location_13_V_reg_328_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(ap_phi_mux_digit_location_13_V_5_phi_fu_5922_p32[7]),
        .Q(digit_location_13_V_reg_328[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \digit_location_14_V_2_reg_3726[0]_i_1 
       (.I0(digit_location_14_V_reg_316[0]),
        .I1(digit_location_14_V_2_reg_3726[0]),
        .I2(\digit_location_14_V_2_reg_3726[7]_i_4_n_7 ),
        .I3(digit_location_1_V_fu_6811_p2[0]),
        .I4(\digit_location_14_V_2_reg_3726[7]_i_3_n_7 ),
        .O(\digit_location_14_V_2_reg_3726[0]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \digit_location_14_V_2_reg_3726[1]_i_1 
       (.I0(digit_location_14_V_reg_316[1]),
        .I1(digit_location_14_V_2_reg_3726[1]),
        .I2(\digit_location_14_V_2_reg_3726[7]_i_4_n_7 ),
        .I3(digit_location_1_V_fu_6811_p2[1]),
        .I4(\digit_location_14_V_2_reg_3726[7]_i_3_n_7 ),
        .O(\digit_location_14_V_2_reg_3726[1]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \digit_location_14_V_2_reg_3726[2]_i_1 
       (.I0(digit_location_14_V_reg_316[2]),
        .I1(digit_location_14_V_2_reg_3726[2]),
        .I2(\digit_location_14_V_2_reg_3726[7]_i_4_n_7 ),
        .I3(digit_location_1_V_fu_6811_p2[2]),
        .I4(\digit_location_14_V_2_reg_3726[7]_i_3_n_7 ),
        .O(\digit_location_14_V_2_reg_3726[2]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \digit_location_14_V_2_reg_3726[3]_i_1 
       (.I0(digit_location_14_V_reg_316[3]),
        .I1(digit_location_14_V_2_reg_3726[3]),
        .I2(\digit_location_14_V_2_reg_3726[7]_i_4_n_7 ),
        .I3(digit_location_1_V_fu_6811_p2[3]),
        .I4(\digit_location_14_V_2_reg_3726[7]_i_3_n_7 ),
        .O(\digit_location_14_V_2_reg_3726[3]_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \digit_location_14_V_2_reg_3726[3]_i_3 
       (.I0(phi_ln215_1_i_reg_7045[3]),
        .I1(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902_reg_n_7_[3] ),
        .O(\digit_location_14_V_2_reg_3726[3]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \digit_location_14_V_2_reg_3726[3]_i_4 
       (.I0(phi_ln215_1_i_reg_7045[2]),
        .I1(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902_reg_n_7_[2] ),
        .O(\digit_location_14_V_2_reg_3726[3]_i_4_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \digit_location_14_V_2_reg_3726[3]_i_5 
       (.I0(phi_ln215_1_i_reg_7045[1]),
        .I1(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902_reg_n_7_[1] ),
        .O(\digit_location_14_V_2_reg_3726[3]_i_5_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \digit_location_14_V_2_reg_3726[3]_i_6 
       (.I0(phi_ln215_1_i_reg_7045[0]),
        .I1(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902_reg_n_7_[0] ),
        .O(\digit_location_14_V_2_reg_3726[3]_i_6_n_7 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \digit_location_14_V_2_reg_3726[4]_i_1 
       (.I0(digit_location_14_V_reg_316[4]),
        .I1(digit_location_14_V_2_reg_3726[4]),
        .I2(\digit_location_14_V_2_reg_3726[7]_i_4_n_7 ),
        .I3(digit_location_1_V_fu_6811_p2[4]),
        .I4(\digit_location_14_V_2_reg_3726[7]_i_3_n_7 ),
        .O(\digit_location_14_V_2_reg_3726[4]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \digit_location_14_V_2_reg_3726[5]_i_1 
       (.I0(digit_location_14_V_reg_316[5]),
        .I1(digit_location_14_V_2_reg_3726[5]),
        .I2(\digit_location_14_V_2_reg_3726[7]_i_4_n_7 ),
        .I3(digit_location_1_V_fu_6811_p2[5]),
        .I4(\digit_location_14_V_2_reg_3726[7]_i_3_n_7 ),
        .O(\digit_location_14_V_2_reg_3726[5]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \digit_location_14_V_2_reg_3726[6]_i_1 
       (.I0(digit_location_14_V_reg_316[6]),
        .I1(digit_location_14_V_2_reg_3726[6]),
        .I2(\digit_location_14_V_2_reg_3726[7]_i_4_n_7 ),
        .I3(digit_location_1_V_fu_6811_p2[6]),
        .I4(\digit_location_14_V_2_reg_3726[7]_i_3_n_7 ),
        .O(\digit_location_14_V_2_reg_3726[6]_i_1_n_7 ));
  LUT2 #(
    .INIT(4'hE)) 
    \digit_location_14_V_2_reg_3726[7]_i_1 
       (.I0(ap_CS_fsm_state15),
        .I1(\digit_location_14_V_2_reg_3726[7]_i_3_n_7 ),
        .O(digit_location_9_V_1_reg_3781));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \digit_location_14_V_2_reg_3726[7]_i_2 
       (.I0(digit_location_14_V_reg_316[7]),
        .I1(digit_location_14_V_2_reg_3726[7]),
        .I2(\digit_location_14_V_2_reg_3726[7]_i_4_n_7 ),
        .I3(digit_location_1_V_fu_6811_p2[7]),
        .I4(\digit_location_14_V_2_reg_3726[7]_i_3_n_7 ),
        .O(\digit_location_14_V_2_reg_3726[7]_i_2_n_7 ));
  LUT3 #(
    .INIT(8'h40)) 
    \digit_location_14_V_2_reg_3726[7]_i_3 
       (.I0(\icmp_ln58_reg_7037_reg_n_7_[0] ),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ap_CS_fsm_pp3_stage0),
        .O(\digit_location_14_V_2_reg_3726[7]_i_3_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT5 #(
    .INIT(32'hFFFFDFFF)) 
    \digit_location_14_V_2_reg_3726[7]_i_4 
       (.I0(trunc_ln60_reg_7041[2]),
        .I1(\icmp_ln58_reg_7037_reg_n_7_[0] ),
        .I2(trunc_ln60_reg_7041[3]),
        .I3(trunc_ln60_reg_7041[1]),
        .I4(trunc_ln60_reg_7041[0]),
        .O(\digit_location_14_V_2_reg_3726[7]_i_4_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \digit_location_14_V_2_reg_3726[7]_i_6 
       (.I0(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902_reg_n_7_[7] ),
        .I1(phi_ln215_1_i_reg_7045[7]),
        .O(\digit_location_14_V_2_reg_3726[7]_i_6_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \digit_location_14_V_2_reg_3726[7]_i_7 
       (.I0(phi_ln215_1_i_reg_7045[6]),
        .I1(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902_reg_n_7_[6] ),
        .O(\digit_location_14_V_2_reg_3726[7]_i_7_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \digit_location_14_V_2_reg_3726[7]_i_8 
       (.I0(phi_ln215_1_i_reg_7045[5]),
        .I1(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902_reg_n_7_[5] ),
        .O(\digit_location_14_V_2_reg_3726[7]_i_8_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \digit_location_14_V_2_reg_3726[7]_i_9 
       (.I0(phi_ln215_1_i_reg_7045[4]),
        .I1(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902_reg_n_7_[4] ),
        .O(\digit_location_14_V_2_reg_3726[7]_i_9_n_7 ));
  FDRE \digit_location_14_V_2_reg_3726_reg[0] 
       (.C(ap_clk),
        .CE(digit_location_9_V_1_reg_3781),
        .D(\digit_location_14_V_2_reg_3726[0]_i_1_n_7 ),
        .Q(digit_location_14_V_2_reg_3726[0]),
        .R(1'b0));
  FDRE \digit_location_14_V_2_reg_3726_reg[1] 
       (.C(ap_clk),
        .CE(digit_location_9_V_1_reg_3781),
        .D(\digit_location_14_V_2_reg_3726[1]_i_1_n_7 ),
        .Q(digit_location_14_V_2_reg_3726[1]),
        .R(1'b0));
  FDRE \digit_location_14_V_2_reg_3726_reg[2] 
       (.C(ap_clk),
        .CE(digit_location_9_V_1_reg_3781),
        .D(\digit_location_14_V_2_reg_3726[2]_i_1_n_7 ),
        .Q(digit_location_14_V_2_reg_3726[2]),
        .R(1'b0));
  FDRE \digit_location_14_V_2_reg_3726_reg[3] 
       (.C(ap_clk),
        .CE(digit_location_9_V_1_reg_3781),
        .D(\digit_location_14_V_2_reg_3726[3]_i_1_n_7 ),
        .Q(digit_location_14_V_2_reg_3726[3]),
        .R(1'b0));
  CARRY4 \digit_location_14_V_2_reg_3726_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\digit_location_14_V_2_reg_3726_reg[3]_i_2_n_7 ,\digit_location_14_V_2_reg_3726_reg[3]_i_2_n_8 ,\digit_location_14_V_2_reg_3726_reg[3]_i_2_n_9 ,\digit_location_14_V_2_reg_3726_reg[3]_i_2_n_10 }),
        .CYINIT(1'b0),
        .DI(phi_ln215_1_i_reg_7045[3:0]),
        .O(digit_location_1_V_fu_6811_p2[3:0]),
        .S({\digit_location_14_V_2_reg_3726[3]_i_3_n_7 ,\digit_location_14_V_2_reg_3726[3]_i_4_n_7 ,\digit_location_14_V_2_reg_3726[3]_i_5_n_7 ,\digit_location_14_V_2_reg_3726[3]_i_6_n_7 }));
  FDRE \digit_location_14_V_2_reg_3726_reg[4] 
       (.C(ap_clk),
        .CE(digit_location_9_V_1_reg_3781),
        .D(\digit_location_14_V_2_reg_3726[4]_i_1_n_7 ),
        .Q(digit_location_14_V_2_reg_3726[4]),
        .R(1'b0));
  FDRE \digit_location_14_V_2_reg_3726_reg[5] 
       (.C(ap_clk),
        .CE(digit_location_9_V_1_reg_3781),
        .D(\digit_location_14_V_2_reg_3726[5]_i_1_n_7 ),
        .Q(digit_location_14_V_2_reg_3726[5]),
        .R(1'b0));
  FDRE \digit_location_14_V_2_reg_3726_reg[6] 
       (.C(ap_clk),
        .CE(digit_location_9_V_1_reg_3781),
        .D(\digit_location_14_V_2_reg_3726[6]_i_1_n_7 ),
        .Q(digit_location_14_V_2_reg_3726[6]),
        .R(1'b0));
  FDRE \digit_location_14_V_2_reg_3726_reg[7] 
       (.C(ap_clk),
        .CE(digit_location_9_V_1_reg_3781),
        .D(\digit_location_14_V_2_reg_3726[7]_i_2_n_7 ),
        .Q(digit_location_14_V_2_reg_3726[7]),
        .R(1'b0));
  CARRY4 \digit_location_14_V_2_reg_3726_reg[7]_i_5 
       (.CI(\digit_location_14_V_2_reg_3726_reg[3]_i_2_n_7 ),
        .CO({\NLW_digit_location_14_V_2_reg_3726_reg[7]_i_5_CO_UNCONNECTED [3],\digit_location_14_V_2_reg_3726_reg[7]_i_5_n_8 ,\digit_location_14_V_2_reg_3726_reg[7]_i_5_n_9 ,\digit_location_14_V_2_reg_3726_reg[7]_i_5_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,phi_ln215_1_i_reg_7045[6:4]}),
        .O(digit_location_1_V_fu_6811_p2[7:4]),
        .S({\digit_location_14_V_2_reg_3726[7]_i_6_n_7 ,\digit_location_14_V_2_reg_3726[7]_i_7_n_7 ,\digit_location_14_V_2_reg_3726[7]_i_8_n_7 ,\digit_location_14_V_2_reg_3726[7]_i_9_n_7 }));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_14_V_4_reg_4740[0]_i_1 
       (.I0(digit_location_14_V_2_reg_3726[0]),
        .I1(ap_CS_fsm_state18),
        .I2(digit_location_14_V_5_reg_4983[0]),
        .I3(\digit_location_0_V_reg_4905[0]_i_2_n_7 ),
        .I4(digit_location_14_V_4_reg_4740[0]),
        .O(\digit_location_14_V_4_reg_4740[0]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_14_V_4_reg_4740[1]_i_1 
       (.I0(digit_location_14_V_2_reg_3726[1]),
        .I1(ap_CS_fsm_state18),
        .I2(digit_location_14_V_5_reg_4983[1]),
        .I3(\digit_location_0_V_reg_4905[0]_i_2_n_7 ),
        .I4(digit_location_14_V_4_reg_4740[1]),
        .O(\digit_location_14_V_4_reg_4740[1]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_14_V_4_reg_4740[2]_i_1 
       (.I0(digit_location_14_V_2_reg_3726[2]),
        .I1(ap_CS_fsm_state18),
        .I2(digit_location_14_V_5_reg_4983[2]),
        .I3(sort_U0_out_value_V_we0),
        .I4(digit_location_14_V_4_reg_4740[2]),
        .O(\digit_location_14_V_4_reg_4740[2]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_14_V_4_reg_4740[3]_i_1 
       (.I0(digit_location_14_V_2_reg_3726[3]),
        .I1(ap_CS_fsm_state18),
        .I2(digit_location_14_V_5_reg_4983[3]),
        .I3(sort_U0_out_value_V_we0),
        .I4(digit_location_14_V_4_reg_4740[3]),
        .O(\digit_location_14_V_4_reg_4740[3]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_14_V_4_reg_4740[4]_i_1 
       (.I0(digit_location_14_V_2_reg_3726[4]),
        .I1(ap_CS_fsm_state18),
        .I2(digit_location_14_V_5_reg_4983[4]),
        .I3(sort_U0_out_value_V_we0),
        .I4(digit_location_14_V_4_reg_4740[4]),
        .O(\digit_location_14_V_4_reg_4740[4]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_14_V_4_reg_4740[5]_i_1 
       (.I0(digit_location_14_V_2_reg_3726[5]),
        .I1(ap_CS_fsm_state18),
        .I2(digit_location_14_V_5_reg_4983[5]),
        .I3(sort_U0_out_value_V_we0),
        .I4(digit_location_14_V_4_reg_4740[5]),
        .O(\digit_location_14_V_4_reg_4740[5]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_14_V_4_reg_4740[6]_i_1 
       (.I0(digit_location_14_V_2_reg_3726[6]),
        .I1(ap_CS_fsm_state18),
        .I2(digit_location_14_V_5_reg_4983[6]),
        .I3(ap_enable_reg_pp4_iter3_reg_0),
        .I4(digit_location_14_V_4_reg_4740[6]),
        .O(\digit_location_14_V_4_reg_4740[6]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_14_V_4_reg_4740[7]_i_1 
       (.I0(digit_location_14_V_2_reg_3726[7]),
        .I1(ap_CS_fsm_state18),
        .I2(digit_location_14_V_5_reg_4983[7]),
        .I3(ap_enable_reg_pp4_iter3_reg_0),
        .I4(digit_location_14_V_4_reg_4740[7]),
        .O(\digit_location_14_V_4_reg_4740[7]_i_1_n_7 ));
  FDRE \digit_location_14_V_4_reg_4740_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_14_V_4_reg_4740[0]_i_1_n_7 ),
        .Q(digit_location_14_V_4_reg_4740[0]),
        .R(1'b0));
  FDRE \digit_location_14_V_4_reg_4740_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_14_V_4_reg_4740[1]_i_1_n_7 ),
        .Q(digit_location_14_V_4_reg_4740[1]),
        .R(1'b0));
  FDRE \digit_location_14_V_4_reg_4740_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_14_V_4_reg_4740[2]_i_1_n_7 ),
        .Q(digit_location_14_V_4_reg_4740[2]),
        .R(1'b0));
  FDRE \digit_location_14_V_4_reg_4740_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_14_V_4_reg_4740[3]_i_1_n_7 ),
        .Q(digit_location_14_V_4_reg_4740[3]),
        .R(1'b0));
  FDRE \digit_location_14_V_4_reg_4740_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_14_V_4_reg_4740[4]_i_1_n_7 ),
        .Q(digit_location_14_V_4_reg_4740[4]),
        .R(1'b0));
  FDRE \digit_location_14_V_4_reg_4740_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_14_V_4_reg_4740[5]_i_1_n_7 ),
        .Q(digit_location_14_V_4_reg_4740[5]),
        .R(1'b0));
  FDRE \digit_location_14_V_4_reg_4740_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_14_V_4_reg_4740[6]_i_1_n_7 ),
        .Q(digit_location_14_V_4_reg_4740[6]),
        .R(1'b0));
  FDRE \digit_location_14_V_4_reg_4740_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_14_V_4_reg_4740[7]_i_1_n_7 ),
        .Q(digit_location_14_V_4_reg_4740[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_14_V_5_reg_4983[0]_i_1 
       (.I0(\digit_location_15_V_3_reg_4928[0]_i_2_n_7 ),
        .I1(\digit_location_14_V_5_reg_4983[7]_i_2_n_7 ),
        .I2(digit_location_14_V_5_reg_4983[0]),
        .I3(\digit_location_0_V_reg_4905[0]_i_2_n_7 ),
        .I4(digit_location_14_V_4_reg_4740[0]),
        .O(\digit_location_14_V_5_reg_4983[0]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_14_V_5_reg_4983[1]_i_1 
       (.I0(\digit_location_0_V_reg_4905[1]_i_2_n_7 ),
        .I1(\digit_location_14_V_5_reg_4983[7]_i_2_n_7 ),
        .I2(digit_location_14_V_5_reg_4983[1]),
        .I3(\digit_location_0_V_reg_4905[0]_i_2_n_7 ),
        .I4(digit_location_14_V_4_reg_4740[1]),
        .O(\digit_location_14_V_5_reg_4983[1]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_14_V_5_reg_4983[2]_i_1 
       (.I0(\digit_location_0_V_reg_4905[2]_i_2_n_7 ),
        .I1(\digit_location_14_V_5_reg_4983[7]_i_2_n_7 ),
        .I2(digit_location_14_V_5_reg_4983[2]),
        .I3(sort_U0_out_value_V_we0),
        .I4(digit_location_14_V_4_reg_4740[2]),
        .O(\digit_location_14_V_5_reg_4983[2]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_14_V_5_reg_4983[3]_i_1 
       (.I0(\digit_location_0_V_reg_4905[3]_i_2_n_7 ),
        .I1(\digit_location_14_V_5_reg_4983[7]_i_2_n_7 ),
        .I2(digit_location_14_V_5_reg_4983[3]),
        .I3(sort_U0_out_value_V_we0),
        .I4(digit_location_14_V_4_reg_4740[3]),
        .O(\digit_location_14_V_5_reg_4983[3]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_14_V_5_reg_4983[4]_i_1 
       (.I0(\digit_location_0_V_reg_4905[4]_i_2_n_7 ),
        .I1(\digit_location_14_V_5_reg_4983[7]_i_2_n_7 ),
        .I2(digit_location_14_V_5_reg_4983[4]),
        .I3(sort_U0_out_value_V_we0),
        .I4(digit_location_14_V_4_reg_4740[4]),
        .O(\digit_location_14_V_5_reg_4983[4]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_14_V_5_reg_4983[5]_i_1 
       (.I0(\digit_location_0_V_reg_4905[5]_i_2_n_7 ),
        .I1(\digit_location_14_V_5_reg_4983[7]_i_2_n_7 ),
        .I2(digit_location_14_V_5_reg_4983[5]),
        .I3(sort_U0_out_value_V_we0),
        .I4(digit_location_14_V_4_reg_4740[5]),
        .O(\digit_location_14_V_5_reg_4983[5]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_14_V_5_reg_4983[6]_i_1 
       (.I0(\digit_location_0_V_reg_4905[6]_i_2_n_7 ),
        .I1(\digit_location_14_V_5_reg_4983[7]_i_2_n_7 ),
        .I2(digit_location_14_V_5_reg_4983[6]),
        .I3(ap_enable_reg_pp4_iter3_reg_0),
        .I4(digit_location_14_V_4_reg_4740[6]),
        .O(\digit_location_14_V_5_reg_4983[6]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_14_V_5_reg_4983[7]_i_1 
       (.I0(\digit_location_0_V_reg_4905[7]_i_2_n_7 ),
        .I1(\digit_location_14_V_5_reg_4983[7]_i_2_n_7 ),
        .I2(digit_location_14_V_5_reg_4983[7]),
        .I3(ap_enable_reg_pp4_iter3_reg_0),
        .I4(digit_location_14_V_4_reg_4740[7]),
        .O(\digit_location_14_V_5_reg_4983[7]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'h4703440000000000)) 
    \digit_location_14_V_5_reg_4983[7]_i_2 
       (.I0(digit_V_1_reg_7075_pp4_iter2_reg[0]),
        .I1(\p_0149_0_i_i_reg_4916[3]_i_2_n_7 ),
        .I2(p_0149_0_i_i_reg_4916[0]),
        .I3(digit_V_1_reg_7075_pp4_iter2_reg[1]),
        .I4(p_0149_0_i_i_reg_4916[1]),
        .I5(\digit_location_14_V_5_reg_4983[7]_i_3_n_7 ),
        .O(\digit_location_14_V_5_reg_4983[7]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'h8A800A0080800000)) 
    \digit_location_14_V_5_reg_4983[7]_i_3 
       (.I0(previous_sorting_fre_3_reg_71080),
        .I1(digit_V_1_reg_7075_pp4_iter2_reg[2]),
        .I2(\p_0149_0_i_i_reg_4916[3]_i_2_n_7 ),
        .I3(p_0149_0_i_i_reg_4916[2]),
        .I4(digit_V_1_reg_7075_pp4_iter2_reg[3]),
        .I5(p_0149_0_i_i_reg_4916[3]),
        .O(\digit_location_14_V_5_reg_4983[7]_i_3_n_7 ));
  FDRE \digit_location_14_V_5_reg_4983_reg[0] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_3_reg_71080),
        .D(\digit_location_14_V_5_reg_4983[0]_i_1_n_7 ),
        .Q(digit_location_14_V_5_reg_4983[0]),
        .R(1'b0));
  FDRE \digit_location_14_V_5_reg_4983_reg[1] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_3_reg_71080),
        .D(\digit_location_14_V_5_reg_4983[1]_i_1_n_7 ),
        .Q(digit_location_14_V_5_reg_4983[1]),
        .R(1'b0));
  FDRE \digit_location_14_V_5_reg_4983_reg[2] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_3_reg_71080),
        .D(\digit_location_14_V_5_reg_4983[2]_i_1_n_7 ),
        .Q(digit_location_14_V_5_reg_4983[2]),
        .R(1'b0));
  FDRE \digit_location_14_V_5_reg_4983_reg[3] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_3_reg_71080),
        .D(\digit_location_14_V_5_reg_4983[3]_i_1_n_7 ),
        .Q(digit_location_14_V_5_reg_4983[3]),
        .R(1'b0));
  FDRE \digit_location_14_V_5_reg_4983_reg[4] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_3_reg_71080),
        .D(\digit_location_14_V_5_reg_4983[4]_i_1_n_7 ),
        .Q(digit_location_14_V_5_reg_4983[4]),
        .R(1'b0));
  FDRE \digit_location_14_V_5_reg_4983_reg[5] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_3_reg_71080),
        .D(\digit_location_14_V_5_reg_4983[5]_i_1_n_7 ),
        .Q(digit_location_14_V_5_reg_4983[5]),
        .R(1'b0));
  FDRE \digit_location_14_V_5_reg_4983_reg[6] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_3_reg_71080),
        .D(\digit_location_14_V_5_reg_4983[6]_i_1_n_7 ),
        .Q(digit_location_14_V_5_reg_4983[6]),
        .R(1'b0));
  FDRE \digit_location_14_V_5_reg_4983_reg[7] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_3_reg_71080),
        .D(\digit_location_14_V_5_reg_4983[7]_i_1_n_7 ),
        .Q(digit_location_14_V_5_reg_4983[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_14_V_reg_316[0]_i_1 
       (.I0(digit_location_0_V_reg_4905[0]),
        .I1(\digit_location_14_V_reg_316[7]_i_2_n_7 ),
        .I2(digit_location_14_V_4_reg_4740[0]),
        .O(ap_phi_mux_digit_location_14_V_6_phi_fu_5867_p32[0]));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_14_V_reg_316[1]_i_1 
       (.I0(digit_location_0_V_reg_4905[1]),
        .I1(\digit_location_14_V_reg_316[7]_i_2_n_7 ),
        .I2(digit_location_14_V_4_reg_4740[1]),
        .O(ap_phi_mux_digit_location_14_V_6_phi_fu_5867_p32[1]));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_14_V_reg_316[2]_i_1 
       (.I0(digit_location_0_V_reg_4905[2]),
        .I1(\digit_location_14_V_reg_316[7]_i_2_n_7 ),
        .I2(digit_location_14_V_4_reg_4740[2]),
        .O(ap_phi_mux_digit_location_14_V_6_phi_fu_5867_p32[2]));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_14_V_reg_316[3]_i_1 
       (.I0(digit_location_0_V_reg_4905[3]),
        .I1(\digit_location_14_V_reg_316[7]_i_2_n_7 ),
        .I2(digit_location_14_V_4_reg_4740[3]),
        .O(ap_phi_mux_digit_location_14_V_6_phi_fu_5867_p32[3]));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_14_V_reg_316[4]_i_1 
       (.I0(digit_location_0_V_reg_4905[4]),
        .I1(\digit_location_14_V_reg_316[7]_i_2_n_7 ),
        .I2(digit_location_14_V_4_reg_4740[4]),
        .O(ap_phi_mux_digit_location_14_V_6_phi_fu_5867_p32[4]));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_14_V_reg_316[5]_i_1 
       (.I0(digit_location_0_V_reg_4905[5]),
        .I1(\digit_location_14_V_reg_316[7]_i_2_n_7 ),
        .I2(digit_location_14_V_4_reg_4740[5]),
        .O(ap_phi_mux_digit_location_14_V_6_phi_fu_5867_p32[5]));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_14_V_reg_316[6]_i_1 
       (.I0(digit_location_0_V_reg_4905[6]),
        .I1(\digit_location_14_V_reg_316[7]_i_2_n_7 ),
        .I2(digit_location_14_V_4_reg_4740[6]),
        .O(ap_phi_mux_digit_location_14_V_6_phi_fu_5867_p32[6]));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_14_V_reg_316[7]_i_1 
       (.I0(digit_location_0_V_reg_4905[7]),
        .I1(\digit_location_14_V_reg_316[7]_i_2_n_7 ),
        .I2(digit_location_14_V_4_reg_4740[7]),
        .O(ap_phi_mux_digit_location_14_V_6_phi_fu_5867_p32[7]));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT5 #(
    .INIT(32'h40000000)) 
    \digit_location_14_V_reg_316[7]_i_2 
       (.I0(p_0149_0_i_i_reg_4916[0]),
        .I1(p_0149_0_i_i_reg_4916[1]),
        .I2(p_0149_0_i_i_reg_4916[2]),
        .I3(p_0149_0_i_i_reg_4916[3]),
        .I4(ap_CS_fsm_state23),
        .O(\digit_location_14_V_reg_316[7]_i_2_n_7 ));
  FDRE \digit_location_14_V_reg_316_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(ap_phi_mux_digit_location_14_V_6_phi_fu_5867_p32[0]),
        .Q(digit_location_14_V_reg_316[0]),
        .R(1'b0));
  FDRE \digit_location_14_V_reg_316_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(ap_phi_mux_digit_location_14_V_6_phi_fu_5867_p32[1]),
        .Q(digit_location_14_V_reg_316[1]),
        .R(1'b0));
  FDRE \digit_location_14_V_reg_316_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(ap_phi_mux_digit_location_14_V_6_phi_fu_5867_p32[2]),
        .Q(digit_location_14_V_reg_316[2]),
        .R(1'b0));
  FDRE \digit_location_14_V_reg_316_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(ap_phi_mux_digit_location_14_V_6_phi_fu_5867_p32[3]),
        .Q(digit_location_14_V_reg_316[3]),
        .R(1'b0));
  FDRE \digit_location_14_V_reg_316_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(ap_phi_mux_digit_location_14_V_6_phi_fu_5867_p32[4]),
        .Q(digit_location_14_V_reg_316[4]),
        .R(1'b0));
  FDRE \digit_location_14_V_reg_316_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(ap_phi_mux_digit_location_14_V_6_phi_fu_5867_p32[5]),
        .Q(digit_location_14_V_reg_316[5]),
        .R(1'b0));
  FDRE \digit_location_14_V_reg_316_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(ap_phi_mux_digit_location_14_V_6_phi_fu_5867_p32[6]),
        .Q(digit_location_14_V_reg_316[6]),
        .R(1'b0));
  FDRE \digit_location_14_V_reg_316_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(ap_phi_mux_digit_location_14_V_6_phi_fu_5867_p32[7]),
        .Q(digit_location_14_V_reg_316[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_15_V_2_reg_4729[0]_i_1 
       (.I0(re_sort_location_las_reg_3891[0]),
        .I1(ap_CS_fsm_state18),
        .I2(digit_location_15_V_3_reg_4928[0]),
        .I3(\digit_location_0_V_reg_4905[0]_i_2_n_7 ),
        .I4(digit_location_15_V_2_reg_4729[0]),
        .O(\digit_location_15_V_2_reg_4729[0]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_15_V_2_reg_4729[1]_i_1 
       (.I0(re_sort_location_las_reg_3891[1]),
        .I1(ap_CS_fsm_state18),
        .I2(digit_location_15_V_3_reg_4928[1]),
        .I3(\digit_location_0_V_reg_4905[0]_i_2_n_7 ),
        .I4(digit_location_15_V_2_reg_4729[1]),
        .O(\digit_location_15_V_2_reg_4729[1]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_15_V_2_reg_4729[2]_i_1 
       (.I0(re_sort_location_las_reg_3891[2]),
        .I1(ap_CS_fsm_state18),
        .I2(digit_location_15_V_3_reg_4928[2]),
        .I3(sort_U0_out_value_V_we0),
        .I4(digit_location_15_V_2_reg_4729[2]),
        .O(\digit_location_15_V_2_reg_4729[2]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_15_V_2_reg_4729[3]_i_1 
       (.I0(re_sort_location_las_reg_3891[3]),
        .I1(ap_CS_fsm_state18),
        .I2(digit_location_15_V_3_reg_4928[3]),
        .I3(sort_U0_out_value_V_we0),
        .I4(digit_location_15_V_2_reg_4729[3]),
        .O(\digit_location_15_V_2_reg_4729[3]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_15_V_2_reg_4729[4]_i_1 
       (.I0(re_sort_location_las_reg_3891[4]),
        .I1(ap_CS_fsm_state18),
        .I2(digit_location_15_V_3_reg_4928[4]),
        .I3(sort_U0_out_value_V_we0),
        .I4(digit_location_15_V_2_reg_4729[4]),
        .O(\digit_location_15_V_2_reg_4729[4]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_15_V_2_reg_4729[5]_i_1 
       (.I0(re_sort_location_las_reg_3891[5]),
        .I1(ap_CS_fsm_state18),
        .I2(digit_location_15_V_3_reg_4928[5]),
        .I3(sort_U0_out_value_V_we0),
        .I4(digit_location_15_V_2_reg_4729[5]),
        .O(\digit_location_15_V_2_reg_4729[5]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_15_V_2_reg_4729[6]_i_1 
       (.I0(re_sort_location_las_reg_3891[6]),
        .I1(ap_CS_fsm_state18),
        .I2(digit_location_15_V_3_reg_4928[6]),
        .I3(ap_enable_reg_pp4_iter3_reg_0),
        .I4(digit_location_15_V_2_reg_4729[6]),
        .O(\digit_location_15_V_2_reg_4729[6]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_15_V_2_reg_4729[7]_i_1 
       (.I0(re_sort_location_las_reg_3891[7]),
        .I1(ap_CS_fsm_state18),
        .I2(digit_location_15_V_3_reg_4928[7]),
        .I3(ap_enable_reg_pp4_iter3_reg_0),
        .I4(digit_location_15_V_2_reg_4729[7]),
        .O(\digit_location_15_V_2_reg_4729[7]_i_1_n_7 ));
  FDRE \digit_location_15_V_2_reg_4729_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_15_V_2_reg_4729[0]_i_1_n_7 ),
        .Q(digit_location_15_V_2_reg_4729[0]),
        .R(1'b0));
  FDRE \digit_location_15_V_2_reg_4729_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_15_V_2_reg_4729[1]_i_1_n_7 ),
        .Q(digit_location_15_V_2_reg_4729[1]),
        .R(1'b0));
  FDRE \digit_location_15_V_2_reg_4729_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_15_V_2_reg_4729[2]_i_1_n_7 ),
        .Q(digit_location_15_V_2_reg_4729[2]),
        .R(1'b0));
  FDRE \digit_location_15_V_2_reg_4729_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_15_V_2_reg_4729[3]_i_1_n_7 ),
        .Q(digit_location_15_V_2_reg_4729[3]),
        .R(1'b0));
  FDRE \digit_location_15_V_2_reg_4729_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_15_V_2_reg_4729[4]_i_1_n_7 ),
        .Q(digit_location_15_V_2_reg_4729[4]),
        .R(1'b0));
  FDRE \digit_location_15_V_2_reg_4729_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_15_V_2_reg_4729[5]_i_1_n_7 ),
        .Q(digit_location_15_V_2_reg_4729[5]),
        .R(1'b0));
  FDRE \digit_location_15_V_2_reg_4729_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_15_V_2_reg_4729[6]_i_1_n_7 ),
        .Q(digit_location_15_V_2_reg_4729[6]),
        .R(1'b0));
  FDRE \digit_location_15_V_2_reg_4729_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_15_V_2_reg_4729[7]_i_1_n_7 ),
        .Q(digit_location_15_V_2_reg_4729[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_15_V_3_reg_4928[0]_i_1 
       (.I0(\digit_location_15_V_3_reg_4928[0]_i_2_n_7 ),
        .I1(\digit_location_15_V_3_reg_4928[7]_i_2_n_7 ),
        .I2(digit_location_15_V_3_reg_4928[0]),
        .I3(\digit_location_0_V_reg_4905[0]_i_2_n_7 ),
        .I4(digit_location_15_V_2_reg_4729[0]),
        .O(p_1_in__0[0]));
  LUT4 #(
    .INIT(16'h1FB0)) 
    \digit_location_15_V_3_reg_4928[0]_i_2 
       (.I0(icmp_ln879_2_reg_7092),
        .I1(tmp_1_i_reg_7097[0]),
        .I2(\digit_location_0_V_reg_4905[0]_i_2_n_7 ),
        .I3(digit_location_0_V_reg_4905[0]),
        .O(\digit_location_15_V_3_reg_4928[0]_i_2_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_15_V_3_reg_4928[1]_i_1 
       (.I0(\digit_location_0_V_reg_4905[1]_i_2_n_7 ),
        .I1(\digit_location_15_V_3_reg_4928[7]_i_2_n_7 ),
        .I2(digit_location_15_V_3_reg_4928[1]),
        .I3(\digit_location_0_V_reg_4905[0]_i_2_n_7 ),
        .I4(digit_location_15_V_2_reg_4729[1]),
        .O(p_1_in__0[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_15_V_3_reg_4928[2]_i_1 
       (.I0(\digit_location_0_V_reg_4905[2]_i_2_n_7 ),
        .I1(\digit_location_15_V_3_reg_4928[7]_i_2_n_7 ),
        .I2(digit_location_15_V_3_reg_4928[2]),
        .I3(sort_U0_out_value_V_we0),
        .I4(digit_location_15_V_2_reg_4729[2]),
        .O(p_1_in__0[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_15_V_3_reg_4928[3]_i_1 
       (.I0(\digit_location_0_V_reg_4905[3]_i_2_n_7 ),
        .I1(\digit_location_15_V_3_reg_4928[7]_i_2_n_7 ),
        .I2(digit_location_15_V_3_reg_4928[3]),
        .I3(sort_U0_out_value_V_we0),
        .I4(digit_location_15_V_2_reg_4729[3]),
        .O(p_1_in__0[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_15_V_3_reg_4928[4]_i_1 
       (.I0(\digit_location_0_V_reg_4905[4]_i_2_n_7 ),
        .I1(\digit_location_15_V_3_reg_4928[7]_i_2_n_7 ),
        .I2(digit_location_15_V_3_reg_4928[4]),
        .I3(sort_U0_out_value_V_we0),
        .I4(digit_location_15_V_2_reg_4729[4]),
        .O(p_1_in__0[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_15_V_3_reg_4928[5]_i_1 
       (.I0(\digit_location_0_V_reg_4905[5]_i_2_n_7 ),
        .I1(\digit_location_15_V_3_reg_4928[7]_i_2_n_7 ),
        .I2(digit_location_15_V_3_reg_4928[5]),
        .I3(sort_U0_out_value_V_we0),
        .I4(digit_location_15_V_2_reg_4729[5]),
        .O(p_1_in__0[5]));
  LUT2 #(
    .INIT(4'h2)) 
    \digit_location_15_V_3_reg_4928[5]_i_2 
       (.I0(sort_U0_out_value_V_ce0),
        .I1(p_0_in),
        .O(sort_U0_out_value_V_we0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_15_V_3_reg_4928[6]_i_1 
       (.I0(\digit_location_0_V_reg_4905[6]_i_2_n_7 ),
        .I1(\digit_location_15_V_3_reg_4928[7]_i_2_n_7 ),
        .I2(digit_location_15_V_3_reg_4928[6]),
        .I3(ap_enable_reg_pp4_iter3_reg_0),
        .I4(digit_location_15_V_2_reg_4729[6]),
        .O(p_1_in__0[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_15_V_3_reg_4928[7]_i_1 
       (.I0(\digit_location_0_V_reg_4905[7]_i_2_n_7 ),
        .I1(\digit_location_15_V_3_reg_4928[7]_i_2_n_7 ),
        .I2(digit_location_15_V_3_reg_4928[7]),
        .I3(ap_enable_reg_pp4_iter3_reg_0),
        .I4(digit_location_15_V_2_reg_4729[7]),
        .O(p_1_in__0[7]));
  LUT5 #(
    .INIT(32'h45050505)) 
    \digit_location_15_V_3_reg_4928[7]_i_2 
       (.I0(\digit_location_14_V_5_reg_4983[7]_i_2_n_7 ),
        .I1(ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4[1]),
        .I2(previous_sorting_fre_3_reg_71080),
        .I3(ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4[2]),
        .I4(ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4[3]),
        .O(\digit_location_15_V_3_reg_4928[7]_i_2_n_7 ));
  FDRE \digit_location_15_V_3_reg_4928_reg[0] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_3_reg_71080),
        .D(p_1_in__0[0]),
        .Q(digit_location_15_V_3_reg_4928[0]),
        .R(1'b0));
  FDRE \digit_location_15_V_3_reg_4928_reg[1] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_3_reg_71080),
        .D(p_1_in__0[1]),
        .Q(digit_location_15_V_3_reg_4928[1]),
        .R(1'b0));
  FDRE \digit_location_15_V_3_reg_4928_reg[2] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_3_reg_71080),
        .D(p_1_in__0[2]),
        .Q(digit_location_15_V_3_reg_4928[2]),
        .R(1'b0));
  FDRE \digit_location_15_V_3_reg_4928_reg[3] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_3_reg_71080),
        .D(p_1_in__0[3]),
        .Q(digit_location_15_V_3_reg_4928[3]),
        .R(1'b0));
  FDRE \digit_location_15_V_3_reg_4928_reg[4] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_3_reg_71080),
        .D(p_1_in__0[4]),
        .Q(digit_location_15_V_3_reg_4928[4]),
        .R(1'b0));
  FDRE \digit_location_15_V_3_reg_4928_reg[5] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_3_reg_71080),
        .D(p_1_in__0[5]),
        .Q(digit_location_15_V_3_reg_4928[5]),
        .R(1'b0));
  FDRE \digit_location_15_V_3_reg_4928_reg[6] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_3_reg_71080),
        .D(p_1_in__0[6]),
        .Q(digit_location_15_V_3_reg_4928[6]),
        .R(1'b0));
  FDRE \digit_location_15_V_3_reg_4928_reg[7] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_3_reg_71080),
        .D(p_1_in__0[7]),
        .Q(digit_location_15_V_3_reg_4928[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_15_V_reg_304[0]_i_1 
       (.I0(digit_location_0_V_reg_4905[0]),
        .I1(\digit_location_15_V_reg_304[7]_i_2_n_7 ),
        .I2(digit_location_15_V_2_reg_4729[0]),
        .O(ap_phi_mux_digit_location_15_V_4_phi_fu_5812_p32[0]));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_15_V_reg_304[1]_i_1 
       (.I0(digit_location_0_V_reg_4905[1]),
        .I1(\digit_location_15_V_reg_304[7]_i_2_n_7 ),
        .I2(digit_location_15_V_2_reg_4729[1]),
        .O(ap_phi_mux_digit_location_15_V_4_phi_fu_5812_p32[1]));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_15_V_reg_304[2]_i_1 
       (.I0(digit_location_0_V_reg_4905[2]),
        .I1(\digit_location_15_V_reg_304[7]_i_2_n_7 ),
        .I2(digit_location_15_V_2_reg_4729[2]),
        .O(ap_phi_mux_digit_location_15_V_4_phi_fu_5812_p32[2]));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_15_V_reg_304[3]_i_1 
       (.I0(digit_location_0_V_reg_4905[3]),
        .I1(\digit_location_15_V_reg_304[7]_i_2_n_7 ),
        .I2(digit_location_15_V_2_reg_4729[3]),
        .O(ap_phi_mux_digit_location_15_V_4_phi_fu_5812_p32[3]));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_15_V_reg_304[4]_i_1 
       (.I0(digit_location_0_V_reg_4905[4]),
        .I1(\digit_location_15_V_reg_304[7]_i_2_n_7 ),
        .I2(digit_location_15_V_2_reg_4729[4]),
        .O(ap_phi_mux_digit_location_15_V_4_phi_fu_5812_p32[4]));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_15_V_reg_304[5]_i_1 
       (.I0(digit_location_0_V_reg_4905[5]),
        .I1(\digit_location_15_V_reg_304[7]_i_2_n_7 ),
        .I2(digit_location_15_V_2_reg_4729[5]),
        .O(ap_phi_mux_digit_location_15_V_4_phi_fu_5812_p32[5]));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_15_V_reg_304[6]_i_1 
       (.I0(digit_location_0_V_reg_4905[6]),
        .I1(\digit_location_15_V_reg_304[7]_i_2_n_7 ),
        .I2(digit_location_15_V_2_reg_4729[6]),
        .O(ap_phi_mux_digit_location_15_V_4_phi_fu_5812_p32[6]));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_15_V_reg_304[7]_i_1 
       (.I0(digit_location_0_V_reg_4905[7]),
        .I1(\digit_location_15_V_reg_304[7]_i_2_n_7 ),
        .I2(digit_location_15_V_2_reg_4729[7]),
        .O(ap_phi_mux_digit_location_15_V_4_phi_fu_5812_p32[7]));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT5 #(
    .INIT(32'h8F0F0F0F)) 
    \digit_location_15_V_reg_304[7]_i_2 
       (.I0(p_0149_0_i_i_reg_4916[1]),
        .I1(p_0149_0_i_i_reg_4916[2]),
        .I2(ap_CS_fsm_state23),
        .I3(p_0149_0_i_i_reg_4916[3]),
        .I4(p_0149_0_i_i_reg_4916[0]),
        .O(\digit_location_15_V_reg_304[7]_i_2_n_7 ));
  FDRE \digit_location_15_V_reg_304_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(ap_phi_mux_digit_location_15_V_4_phi_fu_5812_p32[0]),
        .Q(digit_location_15_V_reg_304[0]),
        .R(1'b0));
  FDRE \digit_location_15_V_reg_304_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(ap_phi_mux_digit_location_15_V_4_phi_fu_5812_p32[1]),
        .Q(digit_location_15_V_reg_304[1]),
        .R(1'b0));
  FDRE \digit_location_15_V_reg_304_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(ap_phi_mux_digit_location_15_V_4_phi_fu_5812_p32[2]),
        .Q(digit_location_15_V_reg_304[2]),
        .R(1'b0));
  FDRE \digit_location_15_V_reg_304_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(ap_phi_mux_digit_location_15_V_4_phi_fu_5812_p32[3]),
        .Q(digit_location_15_V_reg_304[3]),
        .R(1'b0));
  FDRE \digit_location_15_V_reg_304_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(ap_phi_mux_digit_location_15_V_4_phi_fu_5812_p32[4]),
        .Q(digit_location_15_V_reg_304[4]),
        .R(1'b0));
  FDRE \digit_location_15_V_reg_304_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(ap_phi_mux_digit_location_15_V_4_phi_fu_5812_p32[5]),
        .Q(digit_location_15_V_reg_304[5]),
        .R(1'b0));
  FDRE \digit_location_15_V_reg_304_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(ap_phi_mux_digit_location_15_V_4_phi_fu_5812_p32[6]),
        .Q(digit_location_15_V_reg_304[6]),
        .R(1'b0));
  FDRE \digit_location_15_V_reg_304_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(ap_phi_mux_digit_location_15_V_4_phi_fu_5812_p32[7]),
        .Q(digit_location_15_V_reg_304[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \digit_location_1_V_1_reg_3869[0]_i_1 
       (.I0(digit_location_1_V_fu_6811_p2[0]),
        .I1(\digit_location_1_V_1_reg_3869[7]_i_2_n_7 ),
        .I2(digit_location_1_V_1_reg_3869[0]),
        .I3(\digit_location_14_V_2_reg_3726[7]_i_3_n_7 ),
        .I4(digit_location_1_V_s_reg_472[0]),
        .O(\digit_location_1_V_1_reg_3869[0]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \digit_location_1_V_1_reg_3869[1]_i_1 
       (.I0(digit_location_1_V_fu_6811_p2[1]),
        .I1(\digit_location_1_V_1_reg_3869[7]_i_2_n_7 ),
        .I2(digit_location_1_V_1_reg_3869[1]),
        .I3(\digit_location_14_V_2_reg_3726[7]_i_3_n_7 ),
        .I4(digit_location_1_V_s_reg_472[1]),
        .O(\digit_location_1_V_1_reg_3869[1]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \digit_location_1_V_1_reg_3869[2]_i_1 
       (.I0(digit_location_1_V_fu_6811_p2[2]),
        .I1(\digit_location_1_V_1_reg_3869[7]_i_2_n_7 ),
        .I2(digit_location_1_V_1_reg_3869[2]),
        .I3(\digit_location_14_V_2_reg_3726[7]_i_3_n_7 ),
        .I4(digit_location_1_V_s_reg_472[2]),
        .O(\digit_location_1_V_1_reg_3869[2]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \digit_location_1_V_1_reg_3869[3]_i_1 
       (.I0(digit_location_1_V_fu_6811_p2[3]),
        .I1(\digit_location_1_V_1_reg_3869[7]_i_2_n_7 ),
        .I2(digit_location_1_V_1_reg_3869[3]),
        .I3(\digit_location_14_V_2_reg_3726[7]_i_3_n_7 ),
        .I4(digit_location_1_V_s_reg_472[3]),
        .O(\digit_location_1_V_1_reg_3869[3]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \digit_location_1_V_1_reg_3869[4]_i_1 
       (.I0(digit_location_1_V_fu_6811_p2[4]),
        .I1(\digit_location_1_V_1_reg_3869[7]_i_2_n_7 ),
        .I2(digit_location_1_V_1_reg_3869[4]),
        .I3(\digit_location_14_V_2_reg_3726[7]_i_3_n_7 ),
        .I4(digit_location_1_V_s_reg_472[4]),
        .O(\digit_location_1_V_1_reg_3869[4]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \digit_location_1_V_1_reg_3869[5]_i_1 
       (.I0(digit_location_1_V_fu_6811_p2[5]),
        .I1(\digit_location_1_V_1_reg_3869[7]_i_2_n_7 ),
        .I2(digit_location_1_V_1_reg_3869[5]),
        .I3(\digit_location_14_V_2_reg_3726[7]_i_3_n_7 ),
        .I4(digit_location_1_V_s_reg_472[5]),
        .O(\digit_location_1_V_1_reg_3869[5]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \digit_location_1_V_1_reg_3869[6]_i_1 
       (.I0(digit_location_1_V_fu_6811_p2[6]),
        .I1(\digit_location_1_V_1_reg_3869[7]_i_2_n_7 ),
        .I2(digit_location_1_V_1_reg_3869[6]),
        .I3(\digit_location_14_V_2_reg_3726[7]_i_3_n_7 ),
        .I4(digit_location_1_V_s_reg_472[6]),
        .O(\digit_location_1_V_1_reg_3869[6]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \digit_location_1_V_1_reg_3869[7]_i_1 
       (.I0(digit_location_1_V_fu_6811_p2[7]),
        .I1(\digit_location_1_V_1_reg_3869[7]_i_2_n_7 ),
        .I2(digit_location_1_V_1_reg_3869[7]),
        .I3(\digit_location_14_V_2_reg_3726[7]_i_3_n_7 ),
        .I4(digit_location_1_V_s_reg_472[7]),
        .O(\digit_location_1_V_1_reg_3869[7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    \digit_location_1_V_1_reg_3869[7]_i_2 
       (.I0(trunc_ln60_reg_7041[1]),
        .I1(trunc_ln60_reg_7041[0]),
        .I2(trunc_ln60_reg_7041[2]),
        .I3(trunc_ln60_reg_7041[3]),
        .I4(\icmp_ln58_reg_7037_reg_n_7_[0] ),
        .O(\digit_location_1_V_1_reg_3869[7]_i_2_n_7 ));
  FDRE \digit_location_1_V_1_reg_3869_reg[0] 
       (.C(ap_clk),
        .CE(digit_location_9_V_1_reg_3781),
        .D(\digit_location_1_V_1_reg_3869[0]_i_1_n_7 ),
        .Q(digit_location_1_V_1_reg_3869[0]),
        .R(1'b0));
  FDRE \digit_location_1_V_1_reg_3869_reg[1] 
       (.C(ap_clk),
        .CE(digit_location_9_V_1_reg_3781),
        .D(\digit_location_1_V_1_reg_3869[1]_i_1_n_7 ),
        .Q(digit_location_1_V_1_reg_3869[1]),
        .R(1'b0));
  FDRE \digit_location_1_V_1_reg_3869_reg[2] 
       (.C(ap_clk),
        .CE(digit_location_9_V_1_reg_3781),
        .D(\digit_location_1_V_1_reg_3869[2]_i_1_n_7 ),
        .Q(digit_location_1_V_1_reg_3869[2]),
        .R(1'b0));
  FDRE \digit_location_1_V_1_reg_3869_reg[3] 
       (.C(ap_clk),
        .CE(digit_location_9_V_1_reg_3781),
        .D(\digit_location_1_V_1_reg_3869[3]_i_1_n_7 ),
        .Q(digit_location_1_V_1_reg_3869[3]),
        .R(1'b0));
  FDRE \digit_location_1_V_1_reg_3869_reg[4] 
       (.C(ap_clk),
        .CE(digit_location_9_V_1_reg_3781),
        .D(\digit_location_1_V_1_reg_3869[4]_i_1_n_7 ),
        .Q(digit_location_1_V_1_reg_3869[4]),
        .R(1'b0));
  FDRE \digit_location_1_V_1_reg_3869_reg[5] 
       (.C(ap_clk),
        .CE(digit_location_9_V_1_reg_3781),
        .D(\digit_location_1_V_1_reg_3869[5]_i_1_n_7 ),
        .Q(digit_location_1_V_1_reg_3869[5]),
        .R(1'b0));
  FDRE \digit_location_1_V_1_reg_3869_reg[6] 
       (.C(ap_clk),
        .CE(digit_location_9_V_1_reg_3781),
        .D(\digit_location_1_V_1_reg_3869[6]_i_1_n_7 ),
        .Q(digit_location_1_V_1_reg_3869[6]),
        .R(1'b0));
  FDRE \digit_location_1_V_1_reg_3869_reg[7] 
       (.C(ap_clk),
        .CE(digit_location_9_V_1_reg_3781),
        .D(\digit_location_1_V_1_reg_3869[7]_i_1_n_7 ),
        .Q(digit_location_1_V_1_reg_3869[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_1_V_3_reg_4883[0]_i_1 
       (.I0(digit_location_1_V_1_reg_3869[0]),
        .I1(ap_CS_fsm_state18),
        .I2(digit_location_1_V_4_reg_5698[0]),
        .I3(\digit_location_0_V_reg_4905[0]_i_2_n_7 ),
        .I4(digit_location_1_V_3_reg_4883[0]),
        .O(\digit_location_1_V_3_reg_4883[0]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_1_V_3_reg_4883[1]_i_1 
       (.I0(digit_location_1_V_1_reg_3869[1]),
        .I1(ap_CS_fsm_state18),
        .I2(digit_location_1_V_4_reg_5698[1]),
        .I3(\digit_location_0_V_reg_4905[0]_i_2_n_7 ),
        .I4(digit_location_1_V_3_reg_4883[1]),
        .O(\digit_location_1_V_3_reg_4883[1]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_1_V_3_reg_4883[2]_i_1 
       (.I0(digit_location_1_V_1_reg_3869[2]),
        .I1(ap_CS_fsm_state18),
        .I2(digit_location_1_V_4_reg_5698[2]),
        .I3(sort_U0_out_value_V_we0),
        .I4(digit_location_1_V_3_reg_4883[2]),
        .O(\digit_location_1_V_3_reg_4883[2]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_1_V_3_reg_4883[3]_i_1 
       (.I0(digit_location_1_V_1_reg_3869[3]),
        .I1(ap_CS_fsm_state18),
        .I2(digit_location_1_V_4_reg_5698[3]),
        .I3(sort_U0_out_value_V_we0),
        .I4(digit_location_1_V_3_reg_4883[3]),
        .O(\digit_location_1_V_3_reg_4883[3]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_1_V_3_reg_4883[4]_i_1 
       (.I0(digit_location_1_V_1_reg_3869[4]),
        .I1(ap_CS_fsm_state18),
        .I2(digit_location_1_V_4_reg_5698[4]),
        .I3(sort_U0_out_value_V_we0),
        .I4(digit_location_1_V_3_reg_4883[4]),
        .O(\digit_location_1_V_3_reg_4883[4]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_1_V_3_reg_4883[5]_i_1 
       (.I0(digit_location_1_V_1_reg_3869[5]),
        .I1(ap_CS_fsm_state18),
        .I2(digit_location_1_V_4_reg_5698[5]),
        .I3(sort_U0_out_value_V_we0),
        .I4(digit_location_1_V_3_reg_4883[5]),
        .O(\digit_location_1_V_3_reg_4883[5]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_1_V_3_reg_4883[6]_i_1 
       (.I0(digit_location_1_V_1_reg_3869[6]),
        .I1(ap_CS_fsm_state18),
        .I2(digit_location_1_V_4_reg_5698[6]),
        .I3(ap_enable_reg_pp4_iter3_reg_0),
        .I4(digit_location_1_V_3_reg_4883[6]),
        .O(\digit_location_1_V_3_reg_4883[6]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_1_V_3_reg_4883[7]_i_1 
       (.I0(digit_location_1_V_1_reg_3869[7]),
        .I1(ap_CS_fsm_state18),
        .I2(digit_location_1_V_4_reg_5698[7]),
        .I3(ap_enable_reg_pp4_iter3_reg_0),
        .I4(digit_location_1_V_3_reg_4883[7]),
        .O(\digit_location_1_V_3_reg_4883[7]_i_1_n_7 ));
  FDRE \digit_location_1_V_3_reg_4883_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_1_V_3_reg_4883[0]_i_1_n_7 ),
        .Q(digit_location_1_V_3_reg_4883[0]),
        .R(1'b0));
  FDRE \digit_location_1_V_3_reg_4883_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_1_V_3_reg_4883[1]_i_1_n_7 ),
        .Q(digit_location_1_V_3_reg_4883[1]),
        .R(1'b0));
  FDRE \digit_location_1_V_3_reg_4883_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_1_V_3_reg_4883[2]_i_1_n_7 ),
        .Q(digit_location_1_V_3_reg_4883[2]),
        .R(1'b0));
  FDRE \digit_location_1_V_3_reg_4883_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_1_V_3_reg_4883[3]_i_1_n_7 ),
        .Q(digit_location_1_V_3_reg_4883[3]),
        .R(1'b0));
  FDRE \digit_location_1_V_3_reg_4883_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_1_V_3_reg_4883[4]_i_1_n_7 ),
        .Q(digit_location_1_V_3_reg_4883[4]),
        .R(1'b0));
  FDRE \digit_location_1_V_3_reg_4883_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_1_V_3_reg_4883[5]_i_1_n_7 ),
        .Q(digit_location_1_V_3_reg_4883[5]),
        .R(1'b0));
  FDRE \digit_location_1_V_3_reg_4883_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_1_V_3_reg_4883[6]_i_1_n_7 ),
        .Q(digit_location_1_V_3_reg_4883[6]),
        .R(1'b0));
  FDRE \digit_location_1_V_3_reg_4883_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_1_V_3_reg_4883[7]_i_1_n_7 ),
        .Q(digit_location_1_V_3_reg_4883[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_1_V_4_reg_5698[0]_i_1 
       (.I0(\digit_location_15_V_3_reg_4928[0]_i_2_n_7 ),
        .I1(\digit_location_1_V_4_reg_5698[7]_i_2_n_7 ),
        .I2(digit_location_1_V_4_reg_5698[0]),
        .I3(\digit_location_0_V_reg_4905[0]_i_2_n_7 ),
        .I4(digit_location_1_V_3_reg_4883[0]),
        .O(\digit_location_1_V_4_reg_5698[0]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_1_V_4_reg_5698[1]_i_1 
       (.I0(\digit_location_0_V_reg_4905[1]_i_2_n_7 ),
        .I1(\digit_location_1_V_4_reg_5698[7]_i_2_n_7 ),
        .I2(digit_location_1_V_4_reg_5698[1]),
        .I3(\digit_location_0_V_reg_4905[0]_i_2_n_7 ),
        .I4(digit_location_1_V_3_reg_4883[1]),
        .O(\digit_location_1_V_4_reg_5698[1]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_1_V_4_reg_5698[2]_i_1 
       (.I0(\digit_location_0_V_reg_4905[2]_i_2_n_7 ),
        .I1(\digit_location_1_V_4_reg_5698[7]_i_2_n_7 ),
        .I2(digit_location_1_V_4_reg_5698[2]),
        .I3(sort_U0_out_value_V_we0),
        .I4(digit_location_1_V_3_reg_4883[2]),
        .O(\digit_location_1_V_4_reg_5698[2]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_1_V_4_reg_5698[3]_i_1 
       (.I0(\digit_location_0_V_reg_4905[3]_i_2_n_7 ),
        .I1(\digit_location_1_V_4_reg_5698[7]_i_2_n_7 ),
        .I2(digit_location_1_V_4_reg_5698[3]),
        .I3(sort_U0_out_value_V_we0),
        .I4(digit_location_1_V_3_reg_4883[3]),
        .O(\digit_location_1_V_4_reg_5698[3]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_1_V_4_reg_5698[4]_i_1 
       (.I0(\digit_location_0_V_reg_4905[4]_i_2_n_7 ),
        .I1(\digit_location_1_V_4_reg_5698[7]_i_2_n_7 ),
        .I2(digit_location_1_V_4_reg_5698[4]),
        .I3(sort_U0_out_value_V_we0),
        .I4(digit_location_1_V_3_reg_4883[4]),
        .O(\digit_location_1_V_4_reg_5698[4]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_1_V_4_reg_5698[5]_i_1 
       (.I0(\digit_location_0_V_reg_4905[5]_i_2_n_7 ),
        .I1(\digit_location_1_V_4_reg_5698[7]_i_2_n_7 ),
        .I2(digit_location_1_V_4_reg_5698[5]),
        .I3(sort_U0_out_value_V_we0),
        .I4(digit_location_1_V_3_reg_4883[5]),
        .O(\digit_location_1_V_4_reg_5698[5]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_1_V_4_reg_5698[6]_i_1 
       (.I0(\digit_location_0_V_reg_4905[6]_i_2_n_7 ),
        .I1(\digit_location_1_V_4_reg_5698[7]_i_2_n_7 ),
        .I2(digit_location_1_V_4_reg_5698[6]),
        .I3(ap_enable_reg_pp4_iter3_reg_0),
        .I4(digit_location_1_V_3_reg_4883[6]),
        .O(\digit_location_1_V_4_reg_5698[6]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_1_V_4_reg_5698[7]_i_1 
       (.I0(\digit_location_0_V_reg_4905[7]_i_2_n_7 ),
        .I1(\digit_location_1_V_4_reg_5698[7]_i_2_n_7 ),
        .I2(digit_location_1_V_4_reg_5698[7]),
        .I3(ap_enable_reg_pp4_iter3_reg_0),
        .I4(digit_location_1_V_3_reg_4883[7]),
        .O(\digit_location_1_V_4_reg_5698[7]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'h0000000047034400)) 
    \digit_location_1_V_4_reg_5698[7]_i_2 
       (.I0(digit_V_1_reg_7075_pp4_iter2_reg[1]),
        .I1(\p_0149_0_i_i_reg_4916[3]_i_2_n_7 ),
        .I2(p_0149_0_i_i_reg_4916[1]),
        .I3(digit_V_1_reg_7075_pp4_iter2_reg[0]),
        .I4(p_0149_0_i_i_reg_4916[0]),
        .I5(\digit_location_3_V_4_reg_5588[7]_i_3_n_7 ),
        .O(\digit_location_1_V_4_reg_5698[7]_i_2_n_7 ));
  FDRE \digit_location_1_V_4_reg_5698_reg[0] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_3_reg_71080),
        .D(\digit_location_1_V_4_reg_5698[0]_i_1_n_7 ),
        .Q(digit_location_1_V_4_reg_5698[0]),
        .R(1'b0));
  FDRE \digit_location_1_V_4_reg_5698_reg[1] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_3_reg_71080),
        .D(\digit_location_1_V_4_reg_5698[1]_i_1_n_7 ),
        .Q(digit_location_1_V_4_reg_5698[1]),
        .R(1'b0));
  FDRE \digit_location_1_V_4_reg_5698_reg[2] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_3_reg_71080),
        .D(\digit_location_1_V_4_reg_5698[2]_i_1_n_7 ),
        .Q(digit_location_1_V_4_reg_5698[2]),
        .R(1'b0));
  FDRE \digit_location_1_V_4_reg_5698_reg[3] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_3_reg_71080),
        .D(\digit_location_1_V_4_reg_5698[3]_i_1_n_7 ),
        .Q(digit_location_1_V_4_reg_5698[3]),
        .R(1'b0));
  FDRE \digit_location_1_V_4_reg_5698_reg[4] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_3_reg_71080),
        .D(\digit_location_1_V_4_reg_5698[4]_i_1_n_7 ),
        .Q(digit_location_1_V_4_reg_5698[4]),
        .R(1'b0));
  FDRE \digit_location_1_V_4_reg_5698_reg[5] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_3_reg_71080),
        .D(\digit_location_1_V_4_reg_5698[5]_i_1_n_7 ),
        .Q(digit_location_1_V_4_reg_5698[5]),
        .R(1'b0));
  FDRE \digit_location_1_V_4_reg_5698_reg[6] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_3_reg_71080),
        .D(\digit_location_1_V_4_reg_5698[6]_i_1_n_7 ),
        .Q(digit_location_1_V_4_reg_5698[6]),
        .R(1'b0));
  FDRE \digit_location_1_V_4_reg_5698_reg[7] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_3_reg_71080),
        .D(\digit_location_1_V_4_reg_5698[7]_i_1_n_7 ),
        .Q(digit_location_1_V_4_reg_5698[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_1_V_s_reg_472[0]_i_1 
       (.I0(digit_location_0_V_reg_4905[0]),
        .I1(\digit_location_1_V_s_reg_472[7]_i_2_n_7 ),
        .I2(digit_location_1_V_3_reg_4883[0]),
        .O(ap_phi_mux_digit_location_1_V_5_phi_fu_6582_p32[0]));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_1_V_s_reg_472[1]_i_1 
       (.I0(digit_location_0_V_reg_4905[1]),
        .I1(\digit_location_1_V_s_reg_472[7]_i_2_n_7 ),
        .I2(digit_location_1_V_3_reg_4883[1]),
        .O(ap_phi_mux_digit_location_1_V_5_phi_fu_6582_p32[1]));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_1_V_s_reg_472[2]_i_1 
       (.I0(digit_location_0_V_reg_4905[2]),
        .I1(\digit_location_1_V_s_reg_472[7]_i_2_n_7 ),
        .I2(digit_location_1_V_3_reg_4883[2]),
        .O(ap_phi_mux_digit_location_1_V_5_phi_fu_6582_p32[2]));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_1_V_s_reg_472[3]_i_1 
       (.I0(digit_location_0_V_reg_4905[3]),
        .I1(\digit_location_1_V_s_reg_472[7]_i_2_n_7 ),
        .I2(digit_location_1_V_3_reg_4883[3]),
        .O(ap_phi_mux_digit_location_1_V_5_phi_fu_6582_p32[3]));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_1_V_s_reg_472[4]_i_1 
       (.I0(digit_location_0_V_reg_4905[4]),
        .I1(\digit_location_1_V_s_reg_472[7]_i_2_n_7 ),
        .I2(digit_location_1_V_3_reg_4883[4]),
        .O(ap_phi_mux_digit_location_1_V_5_phi_fu_6582_p32[4]));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_1_V_s_reg_472[5]_i_1 
       (.I0(digit_location_0_V_reg_4905[5]),
        .I1(\digit_location_1_V_s_reg_472[7]_i_2_n_7 ),
        .I2(digit_location_1_V_3_reg_4883[5]),
        .O(ap_phi_mux_digit_location_1_V_5_phi_fu_6582_p32[5]));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_1_V_s_reg_472[6]_i_1 
       (.I0(digit_location_0_V_reg_4905[6]),
        .I1(\digit_location_1_V_s_reg_472[7]_i_2_n_7 ),
        .I2(digit_location_1_V_3_reg_4883[6]),
        .O(ap_phi_mux_digit_location_1_V_5_phi_fu_6582_p32[6]));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_1_V_s_reg_472[7]_i_1 
       (.I0(digit_location_0_V_reg_4905[7]),
        .I1(\digit_location_1_V_s_reg_472[7]_i_2_n_7 ),
        .I2(digit_location_1_V_3_reg_4883[7]),
        .O(ap_phi_mux_digit_location_1_V_5_phi_fu_6582_p32[7]));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT5 #(
    .INIT(32'h00100000)) 
    \digit_location_1_V_s_reg_472[7]_i_2 
       (.I0(p_0149_0_i_i_reg_4916[1]),
        .I1(p_0149_0_i_i_reg_4916[2]),
        .I2(ap_CS_fsm_state23),
        .I3(p_0149_0_i_i_reg_4916[3]),
        .I4(p_0149_0_i_i_reg_4916[0]),
        .O(\digit_location_1_V_s_reg_472[7]_i_2_n_7 ));
  FDRE \digit_location_1_V_s_reg_472_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(ap_phi_mux_digit_location_1_V_5_phi_fu_6582_p32[0]),
        .Q(digit_location_1_V_s_reg_472[0]),
        .R(1'b0));
  FDRE \digit_location_1_V_s_reg_472_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(ap_phi_mux_digit_location_1_V_5_phi_fu_6582_p32[1]),
        .Q(digit_location_1_V_s_reg_472[1]),
        .R(1'b0));
  FDRE \digit_location_1_V_s_reg_472_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(ap_phi_mux_digit_location_1_V_5_phi_fu_6582_p32[2]),
        .Q(digit_location_1_V_s_reg_472[2]),
        .R(1'b0));
  FDRE \digit_location_1_V_s_reg_472_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(ap_phi_mux_digit_location_1_V_5_phi_fu_6582_p32[3]),
        .Q(digit_location_1_V_s_reg_472[3]),
        .R(1'b0));
  FDRE \digit_location_1_V_s_reg_472_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(ap_phi_mux_digit_location_1_V_5_phi_fu_6582_p32[4]),
        .Q(digit_location_1_V_s_reg_472[4]),
        .R(1'b0));
  FDRE \digit_location_1_V_s_reg_472_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(ap_phi_mux_digit_location_1_V_5_phi_fu_6582_p32[5]),
        .Q(digit_location_1_V_s_reg_472[5]),
        .R(1'b0));
  FDRE \digit_location_1_V_s_reg_472_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(ap_phi_mux_digit_location_1_V_5_phi_fu_6582_p32[6]),
        .Q(digit_location_1_V_s_reg_472[6]),
        .R(1'b0));
  FDRE \digit_location_1_V_s_reg_472_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(ap_phi_mux_digit_location_1_V_5_phi_fu_6582_p32[7]),
        .Q(digit_location_1_V_s_reg_472[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \digit_location_2_V_1_reg_3858[0]_i_1 
       (.I0(digit_location_1_V_fu_6811_p2[0]),
        .I1(\digit_location_2_V_1_reg_3858[7]_i_2_n_7 ),
        .I2(digit_location_2_V_1_reg_3858[0]),
        .I3(\digit_location_14_V_2_reg_3726[7]_i_3_n_7 ),
        .I4(digit_location_2_V_s_reg_460[0]),
        .O(\digit_location_2_V_1_reg_3858[0]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \digit_location_2_V_1_reg_3858[1]_i_1 
       (.I0(digit_location_1_V_fu_6811_p2[1]),
        .I1(\digit_location_2_V_1_reg_3858[7]_i_2_n_7 ),
        .I2(digit_location_2_V_1_reg_3858[1]),
        .I3(\digit_location_14_V_2_reg_3726[7]_i_3_n_7 ),
        .I4(digit_location_2_V_s_reg_460[1]),
        .O(\digit_location_2_V_1_reg_3858[1]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \digit_location_2_V_1_reg_3858[2]_i_1 
       (.I0(digit_location_1_V_fu_6811_p2[2]),
        .I1(\digit_location_2_V_1_reg_3858[7]_i_2_n_7 ),
        .I2(digit_location_2_V_1_reg_3858[2]),
        .I3(\digit_location_14_V_2_reg_3726[7]_i_3_n_7 ),
        .I4(digit_location_2_V_s_reg_460[2]),
        .O(\digit_location_2_V_1_reg_3858[2]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \digit_location_2_V_1_reg_3858[3]_i_1 
       (.I0(digit_location_1_V_fu_6811_p2[3]),
        .I1(\digit_location_2_V_1_reg_3858[7]_i_2_n_7 ),
        .I2(digit_location_2_V_1_reg_3858[3]),
        .I3(\digit_location_14_V_2_reg_3726[7]_i_3_n_7 ),
        .I4(digit_location_2_V_s_reg_460[3]),
        .O(\digit_location_2_V_1_reg_3858[3]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \digit_location_2_V_1_reg_3858[4]_i_1 
       (.I0(digit_location_1_V_fu_6811_p2[4]),
        .I1(\digit_location_2_V_1_reg_3858[7]_i_2_n_7 ),
        .I2(digit_location_2_V_1_reg_3858[4]),
        .I3(\digit_location_14_V_2_reg_3726[7]_i_3_n_7 ),
        .I4(digit_location_2_V_s_reg_460[4]),
        .O(\digit_location_2_V_1_reg_3858[4]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \digit_location_2_V_1_reg_3858[5]_i_1 
       (.I0(digit_location_1_V_fu_6811_p2[5]),
        .I1(\digit_location_2_V_1_reg_3858[7]_i_2_n_7 ),
        .I2(digit_location_2_V_1_reg_3858[5]),
        .I3(\digit_location_14_V_2_reg_3726[7]_i_3_n_7 ),
        .I4(digit_location_2_V_s_reg_460[5]),
        .O(\digit_location_2_V_1_reg_3858[5]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \digit_location_2_V_1_reg_3858[6]_i_1 
       (.I0(digit_location_1_V_fu_6811_p2[6]),
        .I1(\digit_location_2_V_1_reg_3858[7]_i_2_n_7 ),
        .I2(digit_location_2_V_1_reg_3858[6]),
        .I3(\digit_location_14_V_2_reg_3726[7]_i_3_n_7 ),
        .I4(digit_location_2_V_s_reg_460[6]),
        .O(\digit_location_2_V_1_reg_3858[6]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \digit_location_2_V_1_reg_3858[7]_i_1 
       (.I0(digit_location_1_V_fu_6811_p2[7]),
        .I1(\digit_location_2_V_1_reg_3858[7]_i_2_n_7 ),
        .I2(digit_location_2_V_1_reg_3858[7]),
        .I3(\digit_location_14_V_2_reg_3726[7]_i_3_n_7 ),
        .I4(digit_location_2_V_s_reg_460[7]),
        .O(\digit_location_2_V_1_reg_3858[7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT5 #(
    .INIT(32'h00000100)) 
    \digit_location_2_V_1_reg_3858[7]_i_2 
       (.I0(\icmp_ln58_reg_7037_reg_n_7_[0] ),
        .I1(trunc_ln60_reg_7041[3]),
        .I2(trunc_ln60_reg_7041[2]),
        .I3(trunc_ln60_reg_7041[1]),
        .I4(trunc_ln60_reg_7041[0]),
        .O(\digit_location_2_V_1_reg_3858[7]_i_2_n_7 ));
  FDRE \digit_location_2_V_1_reg_3858_reg[0] 
       (.C(ap_clk),
        .CE(digit_location_9_V_1_reg_3781),
        .D(\digit_location_2_V_1_reg_3858[0]_i_1_n_7 ),
        .Q(digit_location_2_V_1_reg_3858[0]),
        .R(1'b0));
  FDRE \digit_location_2_V_1_reg_3858_reg[1] 
       (.C(ap_clk),
        .CE(digit_location_9_V_1_reg_3781),
        .D(\digit_location_2_V_1_reg_3858[1]_i_1_n_7 ),
        .Q(digit_location_2_V_1_reg_3858[1]),
        .R(1'b0));
  FDRE \digit_location_2_V_1_reg_3858_reg[2] 
       (.C(ap_clk),
        .CE(digit_location_9_V_1_reg_3781),
        .D(\digit_location_2_V_1_reg_3858[2]_i_1_n_7 ),
        .Q(digit_location_2_V_1_reg_3858[2]),
        .R(1'b0));
  FDRE \digit_location_2_V_1_reg_3858_reg[3] 
       (.C(ap_clk),
        .CE(digit_location_9_V_1_reg_3781),
        .D(\digit_location_2_V_1_reg_3858[3]_i_1_n_7 ),
        .Q(digit_location_2_V_1_reg_3858[3]),
        .R(1'b0));
  FDRE \digit_location_2_V_1_reg_3858_reg[4] 
       (.C(ap_clk),
        .CE(digit_location_9_V_1_reg_3781),
        .D(\digit_location_2_V_1_reg_3858[4]_i_1_n_7 ),
        .Q(digit_location_2_V_1_reg_3858[4]),
        .R(1'b0));
  FDRE \digit_location_2_V_1_reg_3858_reg[5] 
       (.C(ap_clk),
        .CE(digit_location_9_V_1_reg_3781),
        .D(\digit_location_2_V_1_reg_3858[5]_i_1_n_7 ),
        .Q(digit_location_2_V_1_reg_3858[5]),
        .R(1'b0));
  FDRE \digit_location_2_V_1_reg_3858_reg[6] 
       (.C(ap_clk),
        .CE(digit_location_9_V_1_reg_3781),
        .D(\digit_location_2_V_1_reg_3858[6]_i_1_n_7 ),
        .Q(digit_location_2_V_1_reg_3858[6]),
        .R(1'b0));
  FDRE \digit_location_2_V_1_reg_3858_reg[7] 
       (.C(ap_clk),
        .CE(digit_location_9_V_1_reg_3781),
        .D(\digit_location_2_V_1_reg_3858[7]_i_1_n_7 ),
        .Q(digit_location_2_V_1_reg_3858[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_2_V_3_reg_4872[0]_i_1 
       (.I0(digit_location_2_V_1_reg_3858[0]),
        .I1(ap_CS_fsm_state18),
        .I2(digit_location_2_V_4_reg_5643[0]),
        .I3(\digit_location_0_V_reg_4905[0]_i_2_n_7 ),
        .I4(digit_location_2_V_3_reg_4872[0]),
        .O(\digit_location_2_V_3_reg_4872[0]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_2_V_3_reg_4872[1]_i_1 
       (.I0(digit_location_2_V_1_reg_3858[1]),
        .I1(ap_CS_fsm_state18),
        .I2(digit_location_2_V_4_reg_5643[1]),
        .I3(\digit_location_0_V_reg_4905[0]_i_2_n_7 ),
        .I4(digit_location_2_V_3_reg_4872[1]),
        .O(\digit_location_2_V_3_reg_4872[1]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_2_V_3_reg_4872[2]_i_1 
       (.I0(digit_location_2_V_1_reg_3858[2]),
        .I1(ap_CS_fsm_state18),
        .I2(digit_location_2_V_4_reg_5643[2]),
        .I3(sort_U0_out_value_V_we0),
        .I4(digit_location_2_V_3_reg_4872[2]),
        .O(\digit_location_2_V_3_reg_4872[2]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_2_V_3_reg_4872[3]_i_1 
       (.I0(digit_location_2_V_1_reg_3858[3]),
        .I1(ap_CS_fsm_state18),
        .I2(digit_location_2_V_4_reg_5643[3]),
        .I3(sort_U0_out_value_V_we0),
        .I4(digit_location_2_V_3_reg_4872[3]),
        .O(\digit_location_2_V_3_reg_4872[3]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_2_V_3_reg_4872[4]_i_1 
       (.I0(digit_location_2_V_1_reg_3858[4]),
        .I1(ap_CS_fsm_state18),
        .I2(digit_location_2_V_4_reg_5643[4]),
        .I3(sort_U0_out_value_V_we0),
        .I4(digit_location_2_V_3_reg_4872[4]),
        .O(\digit_location_2_V_3_reg_4872[4]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_2_V_3_reg_4872[5]_i_1 
       (.I0(digit_location_2_V_1_reg_3858[5]),
        .I1(ap_CS_fsm_state18),
        .I2(digit_location_2_V_4_reg_5643[5]),
        .I3(sort_U0_out_value_V_we0),
        .I4(digit_location_2_V_3_reg_4872[5]),
        .O(\digit_location_2_V_3_reg_4872[5]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_2_V_3_reg_4872[6]_i_1 
       (.I0(digit_location_2_V_1_reg_3858[6]),
        .I1(ap_CS_fsm_state18),
        .I2(digit_location_2_V_4_reg_5643[6]),
        .I3(ap_enable_reg_pp4_iter3_reg_0),
        .I4(digit_location_2_V_3_reg_4872[6]),
        .O(\digit_location_2_V_3_reg_4872[6]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_2_V_3_reg_4872[7]_i_1 
       (.I0(digit_location_2_V_1_reg_3858[7]),
        .I1(ap_CS_fsm_state18),
        .I2(digit_location_2_V_4_reg_5643[7]),
        .I3(ap_enable_reg_pp4_iter3_reg_0),
        .I4(digit_location_2_V_3_reg_4872[7]),
        .O(\digit_location_2_V_3_reg_4872[7]_i_1_n_7 ));
  FDRE \digit_location_2_V_3_reg_4872_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_2_V_3_reg_4872[0]_i_1_n_7 ),
        .Q(digit_location_2_V_3_reg_4872[0]),
        .R(1'b0));
  FDRE \digit_location_2_V_3_reg_4872_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_2_V_3_reg_4872[1]_i_1_n_7 ),
        .Q(digit_location_2_V_3_reg_4872[1]),
        .R(1'b0));
  FDRE \digit_location_2_V_3_reg_4872_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_2_V_3_reg_4872[2]_i_1_n_7 ),
        .Q(digit_location_2_V_3_reg_4872[2]),
        .R(1'b0));
  FDRE \digit_location_2_V_3_reg_4872_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_2_V_3_reg_4872[3]_i_1_n_7 ),
        .Q(digit_location_2_V_3_reg_4872[3]),
        .R(1'b0));
  FDRE \digit_location_2_V_3_reg_4872_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_2_V_3_reg_4872[4]_i_1_n_7 ),
        .Q(digit_location_2_V_3_reg_4872[4]),
        .R(1'b0));
  FDRE \digit_location_2_V_3_reg_4872_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_2_V_3_reg_4872[5]_i_1_n_7 ),
        .Q(digit_location_2_V_3_reg_4872[5]),
        .R(1'b0));
  FDRE \digit_location_2_V_3_reg_4872_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_2_V_3_reg_4872[6]_i_1_n_7 ),
        .Q(digit_location_2_V_3_reg_4872[6]),
        .R(1'b0));
  FDRE \digit_location_2_V_3_reg_4872_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_2_V_3_reg_4872[7]_i_1_n_7 ),
        .Q(digit_location_2_V_3_reg_4872[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_2_V_4_reg_5643[0]_i_1 
       (.I0(\digit_location_15_V_3_reg_4928[0]_i_2_n_7 ),
        .I1(\digit_location_2_V_4_reg_5643[7]_i_2_n_7 ),
        .I2(digit_location_2_V_4_reg_5643[0]),
        .I3(\digit_location_0_V_reg_4905[0]_i_2_n_7 ),
        .I4(digit_location_2_V_3_reg_4872[0]),
        .O(\digit_location_2_V_4_reg_5643[0]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_2_V_4_reg_5643[1]_i_1 
       (.I0(\digit_location_0_V_reg_4905[1]_i_2_n_7 ),
        .I1(\digit_location_2_V_4_reg_5643[7]_i_2_n_7 ),
        .I2(digit_location_2_V_4_reg_5643[1]),
        .I3(\digit_location_0_V_reg_4905[0]_i_2_n_7 ),
        .I4(digit_location_2_V_3_reg_4872[1]),
        .O(\digit_location_2_V_4_reg_5643[1]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_2_V_4_reg_5643[2]_i_1 
       (.I0(\digit_location_0_V_reg_4905[2]_i_2_n_7 ),
        .I1(\digit_location_2_V_4_reg_5643[7]_i_2_n_7 ),
        .I2(digit_location_2_V_4_reg_5643[2]),
        .I3(sort_U0_out_value_V_we0),
        .I4(digit_location_2_V_3_reg_4872[2]),
        .O(\digit_location_2_V_4_reg_5643[2]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_2_V_4_reg_5643[3]_i_1 
       (.I0(\digit_location_0_V_reg_4905[3]_i_2_n_7 ),
        .I1(\digit_location_2_V_4_reg_5643[7]_i_2_n_7 ),
        .I2(digit_location_2_V_4_reg_5643[3]),
        .I3(sort_U0_out_value_V_we0),
        .I4(digit_location_2_V_3_reg_4872[3]),
        .O(\digit_location_2_V_4_reg_5643[3]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_2_V_4_reg_5643[4]_i_1 
       (.I0(\digit_location_0_V_reg_4905[4]_i_2_n_7 ),
        .I1(\digit_location_2_V_4_reg_5643[7]_i_2_n_7 ),
        .I2(digit_location_2_V_4_reg_5643[4]),
        .I3(sort_U0_out_value_V_we0),
        .I4(digit_location_2_V_3_reg_4872[4]),
        .O(\digit_location_2_V_4_reg_5643[4]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_2_V_4_reg_5643[5]_i_1 
       (.I0(\digit_location_0_V_reg_4905[5]_i_2_n_7 ),
        .I1(\digit_location_2_V_4_reg_5643[7]_i_2_n_7 ),
        .I2(digit_location_2_V_4_reg_5643[5]),
        .I3(sort_U0_out_value_V_we0),
        .I4(digit_location_2_V_3_reg_4872[5]),
        .O(\digit_location_2_V_4_reg_5643[5]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_2_V_4_reg_5643[6]_i_1 
       (.I0(\digit_location_0_V_reg_4905[6]_i_2_n_7 ),
        .I1(\digit_location_2_V_4_reg_5643[7]_i_2_n_7 ),
        .I2(digit_location_2_V_4_reg_5643[6]),
        .I3(ap_enable_reg_pp4_iter3_reg_0),
        .I4(digit_location_2_V_3_reg_4872[6]),
        .O(\digit_location_2_V_4_reg_5643[6]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_2_V_4_reg_5643[7]_i_1 
       (.I0(\digit_location_0_V_reg_4905[7]_i_2_n_7 ),
        .I1(\digit_location_2_V_4_reg_5643[7]_i_2_n_7 ),
        .I2(digit_location_2_V_4_reg_5643[7]),
        .I3(ap_enable_reg_pp4_iter3_reg_0),
        .I4(digit_location_2_V_3_reg_4872[7]),
        .O(\digit_location_2_V_4_reg_5643[7]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'h0000000047034400)) 
    \digit_location_2_V_4_reg_5643[7]_i_2 
       (.I0(digit_V_1_reg_7075_pp4_iter2_reg[0]),
        .I1(\p_0149_0_i_i_reg_4916[3]_i_2_n_7 ),
        .I2(p_0149_0_i_i_reg_4916[0]),
        .I3(digit_V_1_reg_7075_pp4_iter2_reg[1]),
        .I4(p_0149_0_i_i_reg_4916[1]),
        .I5(\digit_location_3_V_4_reg_5588[7]_i_3_n_7 ),
        .O(\digit_location_2_V_4_reg_5643[7]_i_2_n_7 ));
  FDRE \digit_location_2_V_4_reg_5643_reg[0] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_3_reg_71080),
        .D(\digit_location_2_V_4_reg_5643[0]_i_1_n_7 ),
        .Q(digit_location_2_V_4_reg_5643[0]),
        .R(1'b0));
  FDRE \digit_location_2_V_4_reg_5643_reg[1] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_3_reg_71080),
        .D(\digit_location_2_V_4_reg_5643[1]_i_1_n_7 ),
        .Q(digit_location_2_V_4_reg_5643[1]),
        .R(1'b0));
  FDRE \digit_location_2_V_4_reg_5643_reg[2] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_3_reg_71080),
        .D(\digit_location_2_V_4_reg_5643[2]_i_1_n_7 ),
        .Q(digit_location_2_V_4_reg_5643[2]),
        .R(1'b0));
  FDRE \digit_location_2_V_4_reg_5643_reg[3] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_3_reg_71080),
        .D(\digit_location_2_V_4_reg_5643[3]_i_1_n_7 ),
        .Q(digit_location_2_V_4_reg_5643[3]),
        .R(1'b0));
  FDRE \digit_location_2_V_4_reg_5643_reg[4] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_3_reg_71080),
        .D(\digit_location_2_V_4_reg_5643[4]_i_1_n_7 ),
        .Q(digit_location_2_V_4_reg_5643[4]),
        .R(1'b0));
  FDRE \digit_location_2_V_4_reg_5643_reg[5] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_3_reg_71080),
        .D(\digit_location_2_V_4_reg_5643[5]_i_1_n_7 ),
        .Q(digit_location_2_V_4_reg_5643[5]),
        .R(1'b0));
  FDRE \digit_location_2_V_4_reg_5643_reg[6] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_3_reg_71080),
        .D(\digit_location_2_V_4_reg_5643[6]_i_1_n_7 ),
        .Q(digit_location_2_V_4_reg_5643[6]),
        .R(1'b0));
  FDRE \digit_location_2_V_4_reg_5643_reg[7] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_3_reg_71080),
        .D(\digit_location_2_V_4_reg_5643[7]_i_1_n_7 ),
        .Q(digit_location_2_V_4_reg_5643[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_2_V_s_reg_460[0]_i_1 
       (.I0(digit_location_0_V_reg_4905[0]),
        .I1(\digit_location_2_V_s_reg_460[7]_i_2_n_7 ),
        .I2(digit_location_2_V_3_reg_4872[0]),
        .O(ap_phi_mux_digit_location_2_V_5_phi_fu_6527_p32[0]));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_2_V_s_reg_460[1]_i_1 
       (.I0(digit_location_0_V_reg_4905[1]),
        .I1(\digit_location_2_V_s_reg_460[7]_i_2_n_7 ),
        .I2(digit_location_2_V_3_reg_4872[1]),
        .O(ap_phi_mux_digit_location_2_V_5_phi_fu_6527_p32[1]));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_2_V_s_reg_460[2]_i_1 
       (.I0(digit_location_0_V_reg_4905[2]),
        .I1(\digit_location_2_V_s_reg_460[7]_i_2_n_7 ),
        .I2(digit_location_2_V_3_reg_4872[2]),
        .O(ap_phi_mux_digit_location_2_V_5_phi_fu_6527_p32[2]));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_2_V_s_reg_460[3]_i_1 
       (.I0(digit_location_0_V_reg_4905[3]),
        .I1(\digit_location_2_V_s_reg_460[7]_i_2_n_7 ),
        .I2(digit_location_2_V_3_reg_4872[3]),
        .O(ap_phi_mux_digit_location_2_V_5_phi_fu_6527_p32[3]));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_2_V_s_reg_460[4]_i_1 
       (.I0(digit_location_0_V_reg_4905[4]),
        .I1(\digit_location_2_V_s_reg_460[7]_i_2_n_7 ),
        .I2(digit_location_2_V_3_reg_4872[4]),
        .O(ap_phi_mux_digit_location_2_V_5_phi_fu_6527_p32[4]));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_2_V_s_reg_460[5]_i_1 
       (.I0(digit_location_0_V_reg_4905[5]),
        .I1(\digit_location_2_V_s_reg_460[7]_i_2_n_7 ),
        .I2(digit_location_2_V_3_reg_4872[5]),
        .O(ap_phi_mux_digit_location_2_V_5_phi_fu_6527_p32[5]));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_2_V_s_reg_460[6]_i_1 
       (.I0(digit_location_0_V_reg_4905[6]),
        .I1(\digit_location_2_V_s_reg_460[7]_i_2_n_7 ),
        .I2(digit_location_2_V_3_reg_4872[6]),
        .O(ap_phi_mux_digit_location_2_V_5_phi_fu_6527_p32[6]));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_2_V_s_reg_460[7]_i_1 
       (.I0(digit_location_0_V_reg_4905[7]),
        .I1(\digit_location_2_V_s_reg_460[7]_i_2_n_7 ),
        .I2(digit_location_2_V_3_reg_4872[7]),
        .O(ap_phi_mux_digit_location_2_V_5_phi_fu_6527_p32[7]));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT5 #(
    .INIT(32'h00040000)) 
    \digit_location_2_V_s_reg_460[7]_i_2 
       (.I0(p_0149_0_i_i_reg_4916[3]),
        .I1(ap_CS_fsm_state23),
        .I2(p_0149_0_i_i_reg_4916[2]),
        .I3(p_0149_0_i_i_reg_4916[0]),
        .I4(p_0149_0_i_i_reg_4916[1]),
        .O(\digit_location_2_V_s_reg_460[7]_i_2_n_7 ));
  FDRE \digit_location_2_V_s_reg_460_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(ap_phi_mux_digit_location_2_V_5_phi_fu_6527_p32[0]),
        .Q(digit_location_2_V_s_reg_460[0]),
        .R(1'b0));
  FDRE \digit_location_2_V_s_reg_460_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(ap_phi_mux_digit_location_2_V_5_phi_fu_6527_p32[1]),
        .Q(digit_location_2_V_s_reg_460[1]),
        .R(1'b0));
  FDRE \digit_location_2_V_s_reg_460_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(ap_phi_mux_digit_location_2_V_5_phi_fu_6527_p32[2]),
        .Q(digit_location_2_V_s_reg_460[2]),
        .R(1'b0));
  FDRE \digit_location_2_V_s_reg_460_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(ap_phi_mux_digit_location_2_V_5_phi_fu_6527_p32[3]),
        .Q(digit_location_2_V_s_reg_460[3]),
        .R(1'b0));
  FDRE \digit_location_2_V_s_reg_460_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(ap_phi_mux_digit_location_2_V_5_phi_fu_6527_p32[4]),
        .Q(digit_location_2_V_s_reg_460[4]),
        .R(1'b0));
  FDRE \digit_location_2_V_s_reg_460_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(ap_phi_mux_digit_location_2_V_5_phi_fu_6527_p32[5]),
        .Q(digit_location_2_V_s_reg_460[5]),
        .R(1'b0));
  FDRE \digit_location_2_V_s_reg_460_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(ap_phi_mux_digit_location_2_V_5_phi_fu_6527_p32[6]),
        .Q(digit_location_2_V_s_reg_460[6]),
        .R(1'b0));
  FDRE \digit_location_2_V_s_reg_460_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(ap_phi_mux_digit_location_2_V_5_phi_fu_6527_p32[7]),
        .Q(digit_location_2_V_s_reg_460[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \digit_location_3_V_1_reg_3847[0]_i_1 
       (.I0(digit_location_3_V_s_reg_448[0]),
        .I1(digit_location_1_V_fu_6811_p2[0]),
        .I2(\digit_location_3_V_1_reg_3847[7]_i_2_n_7 ),
        .I3(digit_location_3_V_1_reg_3847[0]),
        .I4(\digit_location_14_V_2_reg_3726[7]_i_3_n_7 ),
        .O(\digit_location_3_V_1_reg_3847[0]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \digit_location_3_V_1_reg_3847[1]_i_1 
       (.I0(digit_location_3_V_s_reg_448[1]),
        .I1(digit_location_1_V_fu_6811_p2[1]),
        .I2(\digit_location_3_V_1_reg_3847[7]_i_2_n_7 ),
        .I3(digit_location_3_V_1_reg_3847[1]),
        .I4(\digit_location_14_V_2_reg_3726[7]_i_3_n_7 ),
        .O(\digit_location_3_V_1_reg_3847[1]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \digit_location_3_V_1_reg_3847[2]_i_1 
       (.I0(digit_location_3_V_s_reg_448[2]),
        .I1(digit_location_1_V_fu_6811_p2[2]),
        .I2(\digit_location_3_V_1_reg_3847[7]_i_2_n_7 ),
        .I3(digit_location_3_V_1_reg_3847[2]),
        .I4(\digit_location_14_V_2_reg_3726[7]_i_3_n_7 ),
        .O(\digit_location_3_V_1_reg_3847[2]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \digit_location_3_V_1_reg_3847[3]_i_1 
       (.I0(digit_location_3_V_s_reg_448[3]),
        .I1(digit_location_1_V_fu_6811_p2[3]),
        .I2(\digit_location_3_V_1_reg_3847[7]_i_2_n_7 ),
        .I3(digit_location_3_V_1_reg_3847[3]),
        .I4(\digit_location_14_V_2_reg_3726[7]_i_3_n_7 ),
        .O(\digit_location_3_V_1_reg_3847[3]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \digit_location_3_V_1_reg_3847[4]_i_1 
       (.I0(digit_location_3_V_s_reg_448[4]),
        .I1(digit_location_1_V_fu_6811_p2[4]),
        .I2(\digit_location_3_V_1_reg_3847[7]_i_2_n_7 ),
        .I3(digit_location_3_V_1_reg_3847[4]),
        .I4(\digit_location_14_V_2_reg_3726[7]_i_3_n_7 ),
        .O(\digit_location_3_V_1_reg_3847[4]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \digit_location_3_V_1_reg_3847[5]_i_1 
       (.I0(digit_location_3_V_s_reg_448[5]),
        .I1(digit_location_1_V_fu_6811_p2[5]),
        .I2(\digit_location_3_V_1_reg_3847[7]_i_2_n_7 ),
        .I3(digit_location_3_V_1_reg_3847[5]),
        .I4(\digit_location_14_V_2_reg_3726[7]_i_3_n_7 ),
        .O(\digit_location_3_V_1_reg_3847[5]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \digit_location_3_V_1_reg_3847[6]_i_1 
       (.I0(digit_location_3_V_s_reg_448[6]),
        .I1(digit_location_1_V_fu_6811_p2[6]),
        .I2(\digit_location_3_V_1_reg_3847[7]_i_2_n_7 ),
        .I3(digit_location_3_V_1_reg_3847[6]),
        .I4(\digit_location_14_V_2_reg_3726[7]_i_3_n_7 ),
        .O(\digit_location_3_V_1_reg_3847[6]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \digit_location_3_V_1_reg_3847[7]_i_1 
       (.I0(digit_location_3_V_s_reg_448[7]),
        .I1(digit_location_1_V_fu_6811_p2[7]),
        .I2(\digit_location_3_V_1_reg_3847[7]_i_2_n_7 ),
        .I3(digit_location_3_V_1_reg_3847[7]),
        .I4(\digit_location_14_V_2_reg_3726[7]_i_3_n_7 ),
        .O(\digit_location_3_V_1_reg_3847[7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \digit_location_3_V_1_reg_3847[7]_i_2 
       (.I0(trunc_ln60_reg_7041[0]),
        .I1(trunc_ln60_reg_7041[1]),
        .I2(\icmp_ln58_reg_7037_reg_n_7_[0] ),
        .I3(trunc_ln60_reg_7041[3]),
        .I4(trunc_ln60_reg_7041[2]),
        .O(\digit_location_3_V_1_reg_3847[7]_i_2_n_7 ));
  FDRE \digit_location_3_V_1_reg_3847_reg[0] 
       (.C(ap_clk),
        .CE(digit_location_9_V_1_reg_3781),
        .D(\digit_location_3_V_1_reg_3847[0]_i_1_n_7 ),
        .Q(digit_location_3_V_1_reg_3847[0]),
        .R(1'b0));
  FDRE \digit_location_3_V_1_reg_3847_reg[1] 
       (.C(ap_clk),
        .CE(digit_location_9_V_1_reg_3781),
        .D(\digit_location_3_V_1_reg_3847[1]_i_1_n_7 ),
        .Q(digit_location_3_V_1_reg_3847[1]),
        .R(1'b0));
  FDRE \digit_location_3_V_1_reg_3847_reg[2] 
       (.C(ap_clk),
        .CE(digit_location_9_V_1_reg_3781),
        .D(\digit_location_3_V_1_reg_3847[2]_i_1_n_7 ),
        .Q(digit_location_3_V_1_reg_3847[2]),
        .R(1'b0));
  FDRE \digit_location_3_V_1_reg_3847_reg[3] 
       (.C(ap_clk),
        .CE(digit_location_9_V_1_reg_3781),
        .D(\digit_location_3_V_1_reg_3847[3]_i_1_n_7 ),
        .Q(digit_location_3_V_1_reg_3847[3]),
        .R(1'b0));
  FDRE \digit_location_3_V_1_reg_3847_reg[4] 
       (.C(ap_clk),
        .CE(digit_location_9_V_1_reg_3781),
        .D(\digit_location_3_V_1_reg_3847[4]_i_1_n_7 ),
        .Q(digit_location_3_V_1_reg_3847[4]),
        .R(1'b0));
  FDRE \digit_location_3_V_1_reg_3847_reg[5] 
       (.C(ap_clk),
        .CE(digit_location_9_V_1_reg_3781),
        .D(\digit_location_3_V_1_reg_3847[5]_i_1_n_7 ),
        .Q(digit_location_3_V_1_reg_3847[5]),
        .R(1'b0));
  FDRE \digit_location_3_V_1_reg_3847_reg[6] 
       (.C(ap_clk),
        .CE(digit_location_9_V_1_reg_3781),
        .D(\digit_location_3_V_1_reg_3847[6]_i_1_n_7 ),
        .Q(digit_location_3_V_1_reg_3847[6]),
        .R(1'b0));
  FDRE \digit_location_3_V_1_reg_3847_reg[7] 
       (.C(ap_clk),
        .CE(digit_location_9_V_1_reg_3781),
        .D(\digit_location_3_V_1_reg_3847[7]_i_1_n_7 ),
        .Q(digit_location_3_V_1_reg_3847[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_3_V_3_reg_4861[0]_i_1 
       (.I0(digit_location_3_V_1_reg_3847[0]),
        .I1(ap_CS_fsm_state18),
        .I2(digit_location_3_V_4_reg_5588[0]),
        .I3(\digit_location_0_V_reg_4905[0]_i_2_n_7 ),
        .I4(digit_location_3_V_3_reg_4861[0]),
        .O(\digit_location_3_V_3_reg_4861[0]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_3_V_3_reg_4861[1]_i_1 
       (.I0(digit_location_3_V_1_reg_3847[1]),
        .I1(ap_CS_fsm_state18),
        .I2(digit_location_3_V_4_reg_5588[1]),
        .I3(\digit_location_0_V_reg_4905[0]_i_2_n_7 ),
        .I4(digit_location_3_V_3_reg_4861[1]),
        .O(\digit_location_3_V_3_reg_4861[1]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_3_V_3_reg_4861[2]_i_1 
       (.I0(digit_location_3_V_1_reg_3847[2]),
        .I1(ap_CS_fsm_state18),
        .I2(digit_location_3_V_4_reg_5588[2]),
        .I3(sort_U0_out_value_V_we0),
        .I4(digit_location_3_V_3_reg_4861[2]),
        .O(\digit_location_3_V_3_reg_4861[2]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_3_V_3_reg_4861[3]_i_1 
       (.I0(digit_location_3_V_1_reg_3847[3]),
        .I1(ap_CS_fsm_state18),
        .I2(digit_location_3_V_4_reg_5588[3]),
        .I3(sort_U0_out_value_V_we0),
        .I4(digit_location_3_V_3_reg_4861[3]),
        .O(\digit_location_3_V_3_reg_4861[3]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_3_V_3_reg_4861[4]_i_1 
       (.I0(digit_location_3_V_1_reg_3847[4]),
        .I1(ap_CS_fsm_state18),
        .I2(digit_location_3_V_4_reg_5588[4]),
        .I3(sort_U0_out_value_V_we0),
        .I4(digit_location_3_V_3_reg_4861[4]),
        .O(\digit_location_3_V_3_reg_4861[4]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_3_V_3_reg_4861[5]_i_1 
       (.I0(digit_location_3_V_1_reg_3847[5]),
        .I1(ap_CS_fsm_state18),
        .I2(digit_location_3_V_4_reg_5588[5]),
        .I3(sort_U0_out_value_V_we0),
        .I4(digit_location_3_V_3_reg_4861[5]),
        .O(\digit_location_3_V_3_reg_4861[5]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_3_V_3_reg_4861[6]_i_1 
       (.I0(digit_location_3_V_1_reg_3847[6]),
        .I1(ap_CS_fsm_state18),
        .I2(digit_location_3_V_4_reg_5588[6]),
        .I3(ap_enable_reg_pp4_iter3_reg_0),
        .I4(digit_location_3_V_3_reg_4861[6]),
        .O(\digit_location_3_V_3_reg_4861[6]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_3_V_3_reg_4861[7]_i_1 
       (.I0(digit_location_3_V_1_reg_3847[7]),
        .I1(ap_CS_fsm_state18),
        .I2(digit_location_3_V_4_reg_5588[7]),
        .I3(ap_enable_reg_pp4_iter3_reg_0),
        .I4(digit_location_3_V_3_reg_4861[7]),
        .O(\digit_location_3_V_3_reg_4861[7]_i_1_n_7 ));
  FDRE \digit_location_3_V_3_reg_4861_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_3_V_3_reg_4861[0]_i_1_n_7 ),
        .Q(digit_location_3_V_3_reg_4861[0]),
        .R(1'b0));
  FDRE \digit_location_3_V_3_reg_4861_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_3_V_3_reg_4861[1]_i_1_n_7 ),
        .Q(digit_location_3_V_3_reg_4861[1]),
        .R(1'b0));
  FDRE \digit_location_3_V_3_reg_4861_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_3_V_3_reg_4861[2]_i_1_n_7 ),
        .Q(digit_location_3_V_3_reg_4861[2]),
        .R(1'b0));
  FDRE \digit_location_3_V_3_reg_4861_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_3_V_3_reg_4861[3]_i_1_n_7 ),
        .Q(digit_location_3_V_3_reg_4861[3]),
        .R(1'b0));
  FDRE \digit_location_3_V_3_reg_4861_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_3_V_3_reg_4861[4]_i_1_n_7 ),
        .Q(digit_location_3_V_3_reg_4861[4]),
        .R(1'b0));
  FDRE \digit_location_3_V_3_reg_4861_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_3_V_3_reg_4861[5]_i_1_n_7 ),
        .Q(digit_location_3_V_3_reg_4861[5]),
        .R(1'b0));
  FDRE \digit_location_3_V_3_reg_4861_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_3_V_3_reg_4861[6]_i_1_n_7 ),
        .Q(digit_location_3_V_3_reg_4861[6]),
        .R(1'b0));
  FDRE \digit_location_3_V_3_reg_4861_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_3_V_3_reg_4861[7]_i_1_n_7 ),
        .Q(digit_location_3_V_3_reg_4861[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_3_V_4_reg_5588[0]_i_1 
       (.I0(\digit_location_15_V_3_reg_4928[0]_i_2_n_7 ),
        .I1(\digit_location_3_V_4_reg_5588[7]_i_2_n_7 ),
        .I2(digit_location_3_V_4_reg_5588[0]),
        .I3(\digit_location_0_V_reg_4905[0]_i_2_n_7 ),
        .I4(digit_location_3_V_3_reg_4861[0]),
        .O(\digit_location_3_V_4_reg_5588[0]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_3_V_4_reg_5588[1]_i_1 
       (.I0(\digit_location_0_V_reg_4905[1]_i_2_n_7 ),
        .I1(\digit_location_3_V_4_reg_5588[7]_i_2_n_7 ),
        .I2(digit_location_3_V_4_reg_5588[1]),
        .I3(\digit_location_0_V_reg_4905[0]_i_2_n_7 ),
        .I4(digit_location_3_V_3_reg_4861[1]),
        .O(\digit_location_3_V_4_reg_5588[1]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_3_V_4_reg_5588[2]_i_1 
       (.I0(\digit_location_0_V_reg_4905[2]_i_2_n_7 ),
        .I1(\digit_location_3_V_4_reg_5588[7]_i_2_n_7 ),
        .I2(digit_location_3_V_4_reg_5588[2]),
        .I3(sort_U0_out_value_V_we0),
        .I4(digit_location_3_V_3_reg_4861[2]),
        .O(\digit_location_3_V_4_reg_5588[2]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_3_V_4_reg_5588[3]_i_1 
       (.I0(\digit_location_0_V_reg_4905[3]_i_2_n_7 ),
        .I1(\digit_location_3_V_4_reg_5588[7]_i_2_n_7 ),
        .I2(digit_location_3_V_4_reg_5588[3]),
        .I3(sort_U0_out_value_V_we0),
        .I4(digit_location_3_V_3_reg_4861[3]),
        .O(\digit_location_3_V_4_reg_5588[3]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_3_V_4_reg_5588[4]_i_1 
       (.I0(\digit_location_0_V_reg_4905[4]_i_2_n_7 ),
        .I1(\digit_location_3_V_4_reg_5588[7]_i_2_n_7 ),
        .I2(digit_location_3_V_4_reg_5588[4]),
        .I3(sort_U0_out_value_V_we0),
        .I4(digit_location_3_V_3_reg_4861[4]),
        .O(\digit_location_3_V_4_reg_5588[4]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_3_V_4_reg_5588[5]_i_1 
       (.I0(\digit_location_0_V_reg_4905[5]_i_2_n_7 ),
        .I1(\digit_location_3_V_4_reg_5588[7]_i_2_n_7 ),
        .I2(digit_location_3_V_4_reg_5588[5]),
        .I3(sort_U0_out_value_V_we0),
        .I4(digit_location_3_V_3_reg_4861[5]),
        .O(\digit_location_3_V_4_reg_5588[5]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_3_V_4_reg_5588[6]_i_1 
       (.I0(\digit_location_0_V_reg_4905[6]_i_2_n_7 ),
        .I1(\digit_location_3_V_4_reg_5588[7]_i_2_n_7 ),
        .I2(digit_location_3_V_4_reg_5588[6]),
        .I3(ap_enable_reg_pp4_iter3_reg_0),
        .I4(digit_location_3_V_3_reg_4861[6]),
        .O(\digit_location_3_V_4_reg_5588[6]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_3_V_4_reg_5588[7]_i_1 
       (.I0(\digit_location_0_V_reg_4905[7]_i_2_n_7 ),
        .I1(\digit_location_3_V_4_reg_5588[7]_i_2_n_7 ),
        .I2(digit_location_3_V_4_reg_5588[7]),
        .I3(ap_enable_reg_pp4_iter3_reg_0),
        .I4(digit_location_3_V_3_reg_4861[7]),
        .O(\digit_location_3_V_4_reg_5588[7]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'h00000000B8308800)) 
    \digit_location_3_V_4_reg_5588[7]_i_2 
       (.I0(digit_V_1_reg_7075_pp4_iter2_reg[0]),
        .I1(\p_0149_0_i_i_reg_4916[3]_i_2_n_7 ),
        .I2(p_0149_0_i_i_reg_4916[0]),
        .I3(digit_V_1_reg_7075_pp4_iter2_reg[1]),
        .I4(p_0149_0_i_i_reg_4916[1]),
        .I5(\digit_location_3_V_4_reg_5588[7]_i_3_n_7 ),
        .O(\digit_location_3_V_4_reg_5588[7]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hFFCFFFFFFFCFAFAF)) 
    \digit_location_3_V_4_reg_5588[7]_i_3 
       (.I0(p_0149_0_i_i_reg_4916[2]),
        .I1(digit_V_1_reg_7075_pp4_iter2_reg[2]),
        .I2(previous_sorting_fre_3_reg_71080),
        .I3(digit_V_1_reg_7075_pp4_iter2_reg[3]),
        .I4(\p_0149_0_i_i_reg_4916[3]_i_2_n_7 ),
        .I5(p_0149_0_i_i_reg_4916[3]),
        .O(\digit_location_3_V_4_reg_5588[7]_i_3_n_7 ));
  FDRE \digit_location_3_V_4_reg_5588_reg[0] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_3_reg_71080),
        .D(\digit_location_3_V_4_reg_5588[0]_i_1_n_7 ),
        .Q(digit_location_3_V_4_reg_5588[0]),
        .R(1'b0));
  FDRE \digit_location_3_V_4_reg_5588_reg[1] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_3_reg_71080),
        .D(\digit_location_3_V_4_reg_5588[1]_i_1_n_7 ),
        .Q(digit_location_3_V_4_reg_5588[1]),
        .R(1'b0));
  FDRE \digit_location_3_V_4_reg_5588_reg[2] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_3_reg_71080),
        .D(\digit_location_3_V_4_reg_5588[2]_i_1_n_7 ),
        .Q(digit_location_3_V_4_reg_5588[2]),
        .R(1'b0));
  FDRE \digit_location_3_V_4_reg_5588_reg[3] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_3_reg_71080),
        .D(\digit_location_3_V_4_reg_5588[3]_i_1_n_7 ),
        .Q(digit_location_3_V_4_reg_5588[3]),
        .R(1'b0));
  FDRE \digit_location_3_V_4_reg_5588_reg[4] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_3_reg_71080),
        .D(\digit_location_3_V_4_reg_5588[4]_i_1_n_7 ),
        .Q(digit_location_3_V_4_reg_5588[4]),
        .R(1'b0));
  FDRE \digit_location_3_V_4_reg_5588_reg[5] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_3_reg_71080),
        .D(\digit_location_3_V_4_reg_5588[5]_i_1_n_7 ),
        .Q(digit_location_3_V_4_reg_5588[5]),
        .R(1'b0));
  FDRE \digit_location_3_V_4_reg_5588_reg[6] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_3_reg_71080),
        .D(\digit_location_3_V_4_reg_5588[6]_i_1_n_7 ),
        .Q(digit_location_3_V_4_reg_5588[6]),
        .R(1'b0));
  FDRE \digit_location_3_V_4_reg_5588_reg[7] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_3_reg_71080),
        .D(\digit_location_3_V_4_reg_5588[7]_i_1_n_7 ),
        .Q(digit_location_3_V_4_reg_5588[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_3_V_s_reg_448[0]_i_1 
       (.I0(digit_location_0_V_reg_4905[0]),
        .I1(\digit_location_3_V_s_reg_448[7]_i_2_n_7 ),
        .I2(digit_location_3_V_3_reg_4861[0]),
        .O(ap_phi_mux_digit_location_3_V_5_phi_fu_6472_p32[0]));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_3_V_s_reg_448[1]_i_1 
       (.I0(digit_location_0_V_reg_4905[1]),
        .I1(\digit_location_3_V_s_reg_448[7]_i_2_n_7 ),
        .I2(digit_location_3_V_3_reg_4861[1]),
        .O(ap_phi_mux_digit_location_3_V_5_phi_fu_6472_p32[1]));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_3_V_s_reg_448[2]_i_1 
       (.I0(digit_location_0_V_reg_4905[2]),
        .I1(\digit_location_3_V_s_reg_448[7]_i_2_n_7 ),
        .I2(digit_location_3_V_3_reg_4861[2]),
        .O(ap_phi_mux_digit_location_3_V_5_phi_fu_6472_p32[2]));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_3_V_s_reg_448[3]_i_1 
       (.I0(digit_location_0_V_reg_4905[3]),
        .I1(\digit_location_3_V_s_reg_448[7]_i_2_n_7 ),
        .I2(digit_location_3_V_3_reg_4861[3]),
        .O(ap_phi_mux_digit_location_3_V_5_phi_fu_6472_p32[3]));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_3_V_s_reg_448[4]_i_1 
       (.I0(digit_location_0_V_reg_4905[4]),
        .I1(\digit_location_3_V_s_reg_448[7]_i_2_n_7 ),
        .I2(digit_location_3_V_3_reg_4861[4]),
        .O(ap_phi_mux_digit_location_3_V_5_phi_fu_6472_p32[4]));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_3_V_s_reg_448[5]_i_1 
       (.I0(digit_location_0_V_reg_4905[5]),
        .I1(\digit_location_3_V_s_reg_448[7]_i_2_n_7 ),
        .I2(digit_location_3_V_3_reg_4861[5]),
        .O(ap_phi_mux_digit_location_3_V_5_phi_fu_6472_p32[5]));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_3_V_s_reg_448[6]_i_1 
       (.I0(digit_location_0_V_reg_4905[6]),
        .I1(\digit_location_3_V_s_reg_448[7]_i_2_n_7 ),
        .I2(digit_location_3_V_3_reg_4861[6]),
        .O(ap_phi_mux_digit_location_3_V_5_phi_fu_6472_p32[6]));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_3_V_s_reg_448[7]_i_1 
       (.I0(digit_location_0_V_reg_4905[7]),
        .I1(\digit_location_3_V_s_reg_448[7]_i_2_n_7 ),
        .I2(digit_location_3_V_3_reg_4861[7]),
        .O(ap_phi_mux_digit_location_3_V_5_phi_fu_6472_p32[7]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT5 #(
    .INIT(32'h04000000)) 
    \digit_location_3_V_s_reg_448[7]_i_2 
       (.I0(p_0149_0_i_i_reg_4916[3]),
        .I1(ap_CS_fsm_state23),
        .I2(p_0149_0_i_i_reg_4916[2]),
        .I3(p_0149_0_i_i_reg_4916[1]),
        .I4(p_0149_0_i_i_reg_4916[0]),
        .O(\digit_location_3_V_s_reg_448[7]_i_2_n_7 ));
  FDRE \digit_location_3_V_s_reg_448_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(ap_phi_mux_digit_location_3_V_5_phi_fu_6472_p32[0]),
        .Q(digit_location_3_V_s_reg_448[0]),
        .R(1'b0));
  FDRE \digit_location_3_V_s_reg_448_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(ap_phi_mux_digit_location_3_V_5_phi_fu_6472_p32[1]),
        .Q(digit_location_3_V_s_reg_448[1]),
        .R(1'b0));
  FDRE \digit_location_3_V_s_reg_448_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(ap_phi_mux_digit_location_3_V_5_phi_fu_6472_p32[2]),
        .Q(digit_location_3_V_s_reg_448[2]),
        .R(1'b0));
  FDRE \digit_location_3_V_s_reg_448_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(ap_phi_mux_digit_location_3_V_5_phi_fu_6472_p32[3]),
        .Q(digit_location_3_V_s_reg_448[3]),
        .R(1'b0));
  FDRE \digit_location_3_V_s_reg_448_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(ap_phi_mux_digit_location_3_V_5_phi_fu_6472_p32[4]),
        .Q(digit_location_3_V_s_reg_448[4]),
        .R(1'b0));
  FDRE \digit_location_3_V_s_reg_448_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(ap_phi_mux_digit_location_3_V_5_phi_fu_6472_p32[5]),
        .Q(digit_location_3_V_s_reg_448[5]),
        .R(1'b0));
  FDRE \digit_location_3_V_s_reg_448_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(ap_phi_mux_digit_location_3_V_5_phi_fu_6472_p32[6]),
        .Q(digit_location_3_V_s_reg_448[6]),
        .R(1'b0));
  FDRE \digit_location_3_V_s_reg_448_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(ap_phi_mux_digit_location_3_V_5_phi_fu_6472_p32[7]),
        .Q(digit_location_3_V_s_reg_448[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \digit_location_4_V_1_reg_3836[0]_i_1 
       (.I0(digit_location_4_V_s_reg_436[0]),
        .I1(digit_location_1_V_fu_6811_p2[0]),
        .I2(\digit_location_4_V_1_reg_3836[7]_i_2_n_7 ),
        .I3(digit_location_4_V_1_reg_3836[0]),
        .I4(\digit_location_14_V_2_reg_3726[7]_i_3_n_7 ),
        .O(\digit_location_4_V_1_reg_3836[0]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \digit_location_4_V_1_reg_3836[1]_i_1 
       (.I0(digit_location_4_V_s_reg_436[1]),
        .I1(digit_location_1_V_fu_6811_p2[1]),
        .I2(\digit_location_4_V_1_reg_3836[7]_i_2_n_7 ),
        .I3(digit_location_4_V_1_reg_3836[1]),
        .I4(\digit_location_14_V_2_reg_3726[7]_i_3_n_7 ),
        .O(\digit_location_4_V_1_reg_3836[1]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \digit_location_4_V_1_reg_3836[2]_i_1 
       (.I0(digit_location_4_V_s_reg_436[2]),
        .I1(digit_location_1_V_fu_6811_p2[2]),
        .I2(\digit_location_4_V_1_reg_3836[7]_i_2_n_7 ),
        .I3(digit_location_4_V_1_reg_3836[2]),
        .I4(\digit_location_14_V_2_reg_3726[7]_i_3_n_7 ),
        .O(\digit_location_4_V_1_reg_3836[2]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \digit_location_4_V_1_reg_3836[3]_i_1 
       (.I0(digit_location_4_V_s_reg_436[3]),
        .I1(digit_location_1_V_fu_6811_p2[3]),
        .I2(\digit_location_4_V_1_reg_3836[7]_i_2_n_7 ),
        .I3(digit_location_4_V_1_reg_3836[3]),
        .I4(\digit_location_14_V_2_reg_3726[7]_i_3_n_7 ),
        .O(\digit_location_4_V_1_reg_3836[3]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \digit_location_4_V_1_reg_3836[4]_i_1 
       (.I0(digit_location_4_V_s_reg_436[4]),
        .I1(digit_location_1_V_fu_6811_p2[4]),
        .I2(\digit_location_4_V_1_reg_3836[7]_i_2_n_7 ),
        .I3(digit_location_4_V_1_reg_3836[4]),
        .I4(\digit_location_14_V_2_reg_3726[7]_i_3_n_7 ),
        .O(\digit_location_4_V_1_reg_3836[4]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \digit_location_4_V_1_reg_3836[5]_i_1 
       (.I0(digit_location_4_V_s_reg_436[5]),
        .I1(digit_location_1_V_fu_6811_p2[5]),
        .I2(\digit_location_4_V_1_reg_3836[7]_i_2_n_7 ),
        .I3(digit_location_4_V_1_reg_3836[5]),
        .I4(\digit_location_14_V_2_reg_3726[7]_i_3_n_7 ),
        .O(\digit_location_4_V_1_reg_3836[5]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \digit_location_4_V_1_reg_3836[6]_i_1 
       (.I0(digit_location_4_V_s_reg_436[6]),
        .I1(digit_location_1_V_fu_6811_p2[6]),
        .I2(\digit_location_4_V_1_reg_3836[7]_i_2_n_7 ),
        .I3(digit_location_4_V_1_reg_3836[6]),
        .I4(\digit_location_14_V_2_reg_3726[7]_i_3_n_7 ),
        .O(\digit_location_4_V_1_reg_3836[6]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \digit_location_4_V_1_reg_3836[7]_i_1 
       (.I0(digit_location_4_V_s_reg_436[7]),
        .I1(digit_location_1_V_fu_6811_p2[7]),
        .I2(\digit_location_4_V_1_reg_3836[7]_i_2_n_7 ),
        .I3(digit_location_4_V_1_reg_3836[7]),
        .I4(\digit_location_14_V_2_reg_3726[7]_i_3_n_7 ),
        .O(\digit_location_4_V_1_reg_3836[7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT5 #(
    .INIT(32'h00000100)) 
    \digit_location_4_V_1_reg_3836[7]_i_2 
       (.I0(trunc_ln60_reg_7041[0]),
        .I1(trunc_ln60_reg_7041[3]),
        .I2(\icmp_ln58_reg_7037_reg_n_7_[0] ),
        .I3(trunc_ln60_reg_7041[2]),
        .I4(trunc_ln60_reg_7041[1]),
        .O(\digit_location_4_V_1_reg_3836[7]_i_2_n_7 ));
  FDRE \digit_location_4_V_1_reg_3836_reg[0] 
       (.C(ap_clk),
        .CE(digit_location_9_V_1_reg_3781),
        .D(\digit_location_4_V_1_reg_3836[0]_i_1_n_7 ),
        .Q(digit_location_4_V_1_reg_3836[0]),
        .R(1'b0));
  FDRE \digit_location_4_V_1_reg_3836_reg[1] 
       (.C(ap_clk),
        .CE(digit_location_9_V_1_reg_3781),
        .D(\digit_location_4_V_1_reg_3836[1]_i_1_n_7 ),
        .Q(digit_location_4_V_1_reg_3836[1]),
        .R(1'b0));
  FDRE \digit_location_4_V_1_reg_3836_reg[2] 
       (.C(ap_clk),
        .CE(digit_location_9_V_1_reg_3781),
        .D(\digit_location_4_V_1_reg_3836[2]_i_1_n_7 ),
        .Q(digit_location_4_V_1_reg_3836[2]),
        .R(1'b0));
  FDRE \digit_location_4_V_1_reg_3836_reg[3] 
       (.C(ap_clk),
        .CE(digit_location_9_V_1_reg_3781),
        .D(\digit_location_4_V_1_reg_3836[3]_i_1_n_7 ),
        .Q(digit_location_4_V_1_reg_3836[3]),
        .R(1'b0));
  FDRE \digit_location_4_V_1_reg_3836_reg[4] 
       (.C(ap_clk),
        .CE(digit_location_9_V_1_reg_3781),
        .D(\digit_location_4_V_1_reg_3836[4]_i_1_n_7 ),
        .Q(digit_location_4_V_1_reg_3836[4]),
        .R(1'b0));
  FDRE \digit_location_4_V_1_reg_3836_reg[5] 
       (.C(ap_clk),
        .CE(digit_location_9_V_1_reg_3781),
        .D(\digit_location_4_V_1_reg_3836[5]_i_1_n_7 ),
        .Q(digit_location_4_V_1_reg_3836[5]),
        .R(1'b0));
  FDRE \digit_location_4_V_1_reg_3836_reg[6] 
       (.C(ap_clk),
        .CE(digit_location_9_V_1_reg_3781),
        .D(\digit_location_4_V_1_reg_3836[6]_i_1_n_7 ),
        .Q(digit_location_4_V_1_reg_3836[6]),
        .R(1'b0));
  FDRE \digit_location_4_V_1_reg_3836_reg[7] 
       (.C(ap_clk),
        .CE(digit_location_9_V_1_reg_3781),
        .D(\digit_location_4_V_1_reg_3836[7]_i_1_n_7 ),
        .Q(digit_location_4_V_1_reg_3836[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_4_V_3_reg_4850[0]_i_1 
       (.I0(digit_location_4_V_1_reg_3836[0]),
        .I1(ap_CS_fsm_state18),
        .I2(digit_location_4_V_4_reg_5533[0]),
        .I3(\digit_location_0_V_reg_4905[0]_i_2_n_7 ),
        .I4(digit_location_4_V_3_reg_4850[0]),
        .O(\digit_location_4_V_3_reg_4850[0]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_4_V_3_reg_4850[1]_i_1 
       (.I0(digit_location_4_V_1_reg_3836[1]),
        .I1(ap_CS_fsm_state18),
        .I2(digit_location_4_V_4_reg_5533[1]),
        .I3(\digit_location_0_V_reg_4905[0]_i_2_n_7 ),
        .I4(digit_location_4_V_3_reg_4850[1]),
        .O(\digit_location_4_V_3_reg_4850[1]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_4_V_3_reg_4850[2]_i_1 
       (.I0(digit_location_4_V_1_reg_3836[2]),
        .I1(ap_CS_fsm_state18),
        .I2(digit_location_4_V_4_reg_5533[2]),
        .I3(sort_U0_out_value_V_we0),
        .I4(digit_location_4_V_3_reg_4850[2]),
        .O(\digit_location_4_V_3_reg_4850[2]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_4_V_3_reg_4850[3]_i_1 
       (.I0(digit_location_4_V_1_reg_3836[3]),
        .I1(ap_CS_fsm_state18),
        .I2(digit_location_4_V_4_reg_5533[3]),
        .I3(sort_U0_out_value_V_we0),
        .I4(digit_location_4_V_3_reg_4850[3]),
        .O(\digit_location_4_V_3_reg_4850[3]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_4_V_3_reg_4850[4]_i_1 
       (.I0(digit_location_4_V_1_reg_3836[4]),
        .I1(ap_CS_fsm_state18),
        .I2(digit_location_4_V_4_reg_5533[4]),
        .I3(sort_U0_out_value_V_we0),
        .I4(digit_location_4_V_3_reg_4850[4]),
        .O(\digit_location_4_V_3_reg_4850[4]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_4_V_3_reg_4850[5]_i_1 
       (.I0(digit_location_4_V_1_reg_3836[5]),
        .I1(ap_CS_fsm_state18),
        .I2(digit_location_4_V_4_reg_5533[5]),
        .I3(sort_U0_out_value_V_we0),
        .I4(digit_location_4_V_3_reg_4850[5]),
        .O(\digit_location_4_V_3_reg_4850[5]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_4_V_3_reg_4850[6]_i_1 
       (.I0(digit_location_4_V_1_reg_3836[6]),
        .I1(ap_CS_fsm_state18),
        .I2(digit_location_4_V_4_reg_5533[6]),
        .I3(ap_enable_reg_pp4_iter3_reg_0),
        .I4(digit_location_4_V_3_reg_4850[6]),
        .O(\digit_location_4_V_3_reg_4850[6]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_4_V_3_reg_4850[7]_i_1 
       (.I0(digit_location_4_V_1_reg_3836[7]),
        .I1(ap_CS_fsm_state18),
        .I2(digit_location_4_V_4_reg_5533[7]),
        .I3(ap_enable_reg_pp4_iter3_reg_0),
        .I4(digit_location_4_V_3_reg_4850[7]),
        .O(\digit_location_4_V_3_reg_4850[7]_i_1_n_7 ));
  FDRE \digit_location_4_V_3_reg_4850_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_4_V_3_reg_4850[0]_i_1_n_7 ),
        .Q(digit_location_4_V_3_reg_4850[0]),
        .R(1'b0));
  FDRE \digit_location_4_V_3_reg_4850_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_4_V_3_reg_4850[1]_i_1_n_7 ),
        .Q(digit_location_4_V_3_reg_4850[1]),
        .R(1'b0));
  FDRE \digit_location_4_V_3_reg_4850_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_4_V_3_reg_4850[2]_i_1_n_7 ),
        .Q(digit_location_4_V_3_reg_4850[2]),
        .R(1'b0));
  FDRE \digit_location_4_V_3_reg_4850_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_4_V_3_reg_4850[3]_i_1_n_7 ),
        .Q(digit_location_4_V_3_reg_4850[3]),
        .R(1'b0));
  FDRE \digit_location_4_V_3_reg_4850_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_4_V_3_reg_4850[4]_i_1_n_7 ),
        .Q(digit_location_4_V_3_reg_4850[4]),
        .R(1'b0));
  FDRE \digit_location_4_V_3_reg_4850_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_4_V_3_reg_4850[5]_i_1_n_7 ),
        .Q(digit_location_4_V_3_reg_4850[5]),
        .R(1'b0));
  FDRE \digit_location_4_V_3_reg_4850_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_4_V_3_reg_4850[6]_i_1_n_7 ),
        .Q(digit_location_4_V_3_reg_4850[6]),
        .R(1'b0));
  FDRE \digit_location_4_V_3_reg_4850_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_4_V_3_reg_4850[7]_i_1_n_7 ),
        .Q(digit_location_4_V_3_reg_4850[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_4_V_4_reg_5533[0]_i_1 
       (.I0(\digit_location_15_V_3_reg_4928[0]_i_2_n_7 ),
        .I1(\digit_location_4_V_4_reg_5533[7]_i_2_n_7 ),
        .I2(digit_location_4_V_4_reg_5533[0]),
        .I3(\digit_location_0_V_reg_4905[0]_i_2_n_7 ),
        .I4(digit_location_4_V_3_reg_4850[0]),
        .O(\digit_location_4_V_4_reg_5533[0]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_4_V_4_reg_5533[1]_i_1 
       (.I0(\digit_location_0_V_reg_4905[1]_i_2_n_7 ),
        .I1(\digit_location_4_V_4_reg_5533[7]_i_2_n_7 ),
        .I2(digit_location_4_V_4_reg_5533[1]),
        .I3(\digit_location_0_V_reg_4905[0]_i_2_n_7 ),
        .I4(digit_location_4_V_3_reg_4850[1]),
        .O(\digit_location_4_V_4_reg_5533[1]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_4_V_4_reg_5533[2]_i_1 
       (.I0(\digit_location_0_V_reg_4905[2]_i_2_n_7 ),
        .I1(\digit_location_4_V_4_reg_5533[7]_i_2_n_7 ),
        .I2(digit_location_4_V_4_reg_5533[2]),
        .I3(sort_U0_out_value_V_we0),
        .I4(digit_location_4_V_3_reg_4850[2]),
        .O(\digit_location_4_V_4_reg_5533[2]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_4_V_4_reg_5533[3]_i_1 
       (.I0(\digit_location_0_V_reg_4905[3]_i_2_n_7 ),
        .I1(\digit_location_4_V_4_reg_5533[7]_i_2_n_7 ),
        .I2(digit_location_4_V_4_reg_5533[3]),
        .I3(sort_U0_out_value_V_we0),
        .I4(digit_location_4_V_3_reg_4850[3]),
        .O(\digit_location_4_V_4_reg_5533[3]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_4_V_4_reg_5533[4]_i_1 
       (.I0(\digit_location_0_V_reg_4905[4]_i_2_n_7 ),
        .I1(\digit_location_4_V_4_reg_5533[7]_i_2_n_7 ),
        .I2(digit_location_4_V_4_reg_5533[4]),
        .I3(sort_U0_out_value_V_we0),
        .I4(digit_location_4_V_3_reg_4850[4]),
        .O(\digit_location_4_V_4_reg_5533[4]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_4_V_4_reg_5533[5]_i_1 
       (.I0(\digit_location_0_V_reg_4905[5]_i_2_n_7 ),
        .I1(\digit_location_4_V_4_reg_5533[7]_i_2_n_7 ),
        .I2(digit_location_4_V_4_reg_5533[5]),
        .I3(sort_U0_out_value_V_we0),
        .I4(digit_location_4_V_3_reg_4850[5]),
        .O(\digit_location_4_V_4_reg_5533[5]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_4_V_4_reg_5533[6]_i_1 
       (.I0(\digit_location_0_V_reg_4905[6]_i_2_n_7 ),
        .I1(\digit_location_4_V_4_reg_5533[7]_i_2_n_7 ),
        .I2(digit_location_4_V_4_reg_5533[6]),
        .I3(ap_enable_reg_pp4_iter3_reg_0),
        .I4(digit_location_4_V_3_reg_4850[6]),
        .O(\digit_location_4_V_4_reg_5533[6]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_4_V_4_reg_5533[7]_i_1 
       (.I0(\digit_location_0_V_reg_4905[7]_i_2_n_7 ),
        .I1(\digit_location_4_V_4_reg_5533[7]_i_2_n_7 ),
        .I2(digit_location_4_V_4_reg_5533[7]),
        .I3(ap_enable_reg_pp4_iter3_reg_0),
        .I4(digit_location_4_V_3_reg_4850[7]),
        .O(\digit_location_4_V_4_reg_5533[7]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'h0044034700000000)) 
    \digit_location_4_V_4_reg_5533[7]_i_2 
       (.I0(digit_V_1_reg_7075_pp4_iter2_reg[0]),
        .I1(\p_0149_0_i_i_reg_4916[3]_i_2_n_7 ),
        .I2(p_0149_0_i_i_reg_4916[0]),
        .I3(digit_V_1_reg_7075_pp4_iter2_reg[1]),
        .I4(p_0149_0_i_i_reg_4916[1]),
        .I5(\digit_location_7_V_4_reg_5368[7]_i_3_n_7 ),
        .O(\digit_location_4_V_4_reg_5533[7]_i_2_n_7 ));
  FDRE \digit_location_4_V_4_reg_5533_reg[0] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_3_reg_71080),
        .D(\digit_location_4_V_4_reg_5533[0]_i_1_n_7 ),
        .Q(digit_location_4_V_4_reg_5533[0]),
        .R(1'b0));
  FDRE \digit_location_4_V_4_reg_5533_reg[1] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_3_reg_71080),
        .D(\digit_location_4_V_4_reg_5533[1]_i_1_n_7 ),
        .Q(digit_location_4_V_4_reg_5533[1]),
        .R(1'b0));
  FDRE \digit_location_4_V_4_reg_5533_reg[2] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_3_reg_71080),
        .D(\digit_location_4_V_4_reg_5533[2]_i_1_n_7 ),
        .Q(digit_location_4_V_4_reg_5533[2]),
        .R(1'b0));
  FDRE \digit_location_4_V_4_reg_5533_reg[3] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_3_reg_71080),
        .D(\digit_location_4_V_4_reg_5533[3]_i_1_n_7 ),
        .Q(digit_location_4_V_4_reg_5533[3]),
        .R(1'b0));
  FDRE \digit_location_4_V_4_reg_5533_reg[4] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_3_reg_71080),
        .D(\digit_location_4_V_4_reg_5533[4]_i_1_n_7 ),
        .Q(digit_location_4_V_4_reg_5533[4]),
        .R(1'b0));
  FDRE \digit_location_4_V_4_reg_5533_reg[5] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_3_reg_71080),
        .D(\digit_location_4_V_4_reg_5533[5]_i_1_n_7 ),
        .Q(digit_location_4_V_4_reg_5533[5]),
        .R(1'b0));
  FDRE \digit_location_4_V_4_reg_5533_reg[6] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_3_reg_71080),
        .D(\digit_location_4_V_4_reg_5533[6]_i_1_n_7 ),
        .Q(digit_location_4_V_4_reg_5533[6]),
        .R(1'b0));
  FDRE \digit_location_4_V_4_reg_5533_reg[7] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_3_reg_71080),
        .D(\digit_location_4_V_4_reg_5533[7]_i_1_n_7 ),
        .Q(digit_location_4_V_4_reg_5533[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_4_V_s_reg_436[0]_i_1 
       (.I0(digit_location_0_V_reg_4905[0]),
        .I1(\digit_location_4_V_s_reg_436[7]_i_2_n_7 ),
        .I2(digit_location_4_V_3_reg_4850[0]),
        .O(ap_phi_mux_digit_location_4_V_5_phi_fu_6417_p32[0]));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_4_V_s_reg_436[1]_i_1 
       (.I0(digit_location_0_V_reg_4905[1]),
        .I1(\digit_location_4_V_s_reg_436[7]_i_2_n_7 ),
        .I2(digit_location_4_V_3_reg_4850[1]),
        .O(ap_phi_mux_digit_location_4_V_5_phi_fu_6417_p32[1]));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_4_V_s_reg_436[2]_i_1 
       (.I0(digit_location_0_V_reg_4905[2]),
        .I1(\digit_location_4_V_s_reg_436[7]_i_2_n_7 ),
        .I2(digit_location_4_V_3_reg_4850[2]),
        .O(ap_phi_mux_digit_location_4_V_5_phi_fu_6417_p32[2]));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_4_V_s_reg_436[3]_i_1 
       (.I0(digit_location_0_V_reg_4905[3]),
        .I1(\digit_location_4_V_s_reg_436[7]_i_2_n_7 ),
        .I2(digit_location_4_V_3_reg_4850[3]),
        .O(ap_phi_mux_digit_location_4_V_5_phi_fu_6417_p32[3]));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_4_V_s_reg_436[4]_i_1 
       (.I0(digit_location_0_V_reg_4905[4]),
        .I1(\digit_location_4_V_s_reg_436[7]_i_2_n_7 ),
        .I2(digit_location_4_V_3_reg_4850[4]),
        .O(ap_phi_mux_digit_location_4_V_5_phi_fu_6417_p32[4]));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_4_V_s_reg_436[5]_i_1 
       (.I0(digit_location_0_V_reg_4905[5]),
        .I1(\digit_location_4_V_s_reg_436[7]_i_2_n_7 ),
        .I2(digit_location_4_V_3_reg_4850[5]),
        .O(ap_phi_mux_digit_location_4_V_5_phi_fu_6417_p32[5]));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_4_V_s_reg_436[6]_i_1 
       (.I0(digit_location_0_V_reg_4905[6]),
        .I1(\digit_location_4_V_s_reg_436[7]_i_2_n_7 ),
        .I2(digit_location_4_V_3_reg_4850[6]),
        .O(ap_phi_mux_digit_location_4_V_5_phi_fu_6417_p32[6]));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_4_V_s_reg_436[7]_i_1 
       (.I0(digit_location_0_V_reg_4905[7]),
        .I1(\digit_location_4_V_s_reg_436[7]_i_2_n_7 ),
        .I2(digit_location_4_V_3_reg_4850[7]),
        .O(ap_phi_mux_digit_location_4_V_5_phi_fu_6417_p32[7]));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \digit_location_4_V_s_reg_436[7]_i_2 
       (.I0(p_0149_0_i_i_reg_4916[0]),
        .I1(p_0149_0_i_i_reg_4916[2]),
        .I2(ap_CS_fsm_state23),
        .I3(p_0149_0_i_i_reg_4916[3]),
        .I4(p_0149_0_i_i_reg_4916[1]),
        .O(\digit_location_4_V_s_reg_436[7]_i_2_n_7 ));
  FDRE \digit_location_4_V_s_reg_436_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(ap_phi_mux_digit_location_4_V_5_phi_fu_6417_p32[0]),
        .Q(digit_location_4_V_s_reg_436[0]),
        .R(1'b0));
  FDRE \digit_location_4_V_s_reg_436_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(ap_phi_mux_digit_location_4_V_5_phi_fu_6417_p32[1]),
        .Q(digit_location_4_V_s_reg_436[1]),
        .R(1'b0));
  FDRE \digit_location_4_V_s_reg_436_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(ap_phi_mux_digit_location_4_V_5_phi_fu_6417_p32[2]),
        .Q(digit_location_4_V_s_reg_436[2]),
        .R(1'b0));
  FDRE \digit_location_4_V_s_reg_436_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(ap_phi_mux_digit_location_4_V_5_phi_fu_6417_p32[3]),
        .Q(digit_location_4_V_s_reg_436[3]),
        .R(1'b0));
  FDRE \digit_location_4_V_s_reg_436_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(ap_phi_mux_digit_location_4_V_5_phi_fu_6417_p32[4]),
        .Q(digit_location_4_V_s_reg_436[4]),
        .R(1'b0));
  FDRE \digit_location_4_V_s_reg_436_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(ap_phi_mux_digit_location_4_V_5_phi_fu_6417_p32[5]),
        .Q(digit_location_4_V_s_reg_436[5]),
        .R(1'b0));
  FDRE \digit_location_4_V_s_reg_436_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(ap_phi_mux_digit_location_4_V_5_phi_fu_6417_p32[6]),
        .Q(digit_location_4_V_s_reg_436[6]),
        .R(1'b0));
  FDRE \digit_location_4_V_s_reg_436_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(ap_phi_mux_digit_location_4_V_5_phi_fu_6417_p32[7]),
        .Q(digit_location_4_V_s_reg_436[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \digit_location_5_V_1_reg_3825[0]_i_1 
       (.I0(digit_location_5_V_s_reg_424[0]),
        .I1(digit_location_1_V_fu_6811_p2[0]),
        .I2(\digit_location_5_V_1_reg_3825[7]_i_2_n_7 ),
        .I3(digit_location_5_V_1_reg_3825[0]),
        .I4(\digit_location_14_V_2_reg_3726[7]_i_3_n_7 ),
        .O(\digit_location_5_V_1_reg_3825[0]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \digit_location_5_V_1_reg_3825[1]_i_1 
       (.I0(digit_location_5_V_s_reg_424[1]),
        .I1(digit_location_1_V_fu_6811_p2[1]),
        .I2(\digit_location_5_V_1_reg_3825[7]_i_2_n_7 ),
        .I3(digit_location_5_V_1_reg_3825[1]),
        .I4(\digit_location_14_V_2_reg_3726[7]_i_3_n_7 ),
        .O(\digit_location_5_V_1_reg_3825[1]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \digit_location_5_V_1_reg_3825[2]_i_1 
       (.I0(digit_location_5_V_s_reg_424[2]),
        .I1(digit_location_1_V_fu_6811_p2[2]),
        .I2(\digit_location_5_V_1_reg_3825[7]_i_2_n_7 ),
        .I3(digit_location_5_V_1_reg_3825[2]),
        .I4(\digit_location_14_V_2_reg_3726[7]_i_3_n_7 ),
        .O(\digit_location_5_V_1_reg_3825[2]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \digit_location_5_V_1_reg_3825[3]_i_1 
       (.I0(digit_location_5_V_s_reg_424[3]),
        .I1(digit_location_1_V_fu_6811_p2[3]),
        .I2(\digit_location_5_V_1_reg_3825[7]_i_2_n_7 ),
        .I3(digit_location_5_V_1_reg_3825[3]),
        .I4(\digit_location_14_V_2_reg_3726[7]_i_3_n_7 ),
        .O(\digit_location_5_V_1_reg_3825[3]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \digit_location_5_V_1_reg_3825[4]_i_1 
       (.I0(digit_location_5_V_s_reg_424[4]),
        .I1(digit_location_1_V_fu_6811_p2[4]),
        .I2(\digit_location_5_V_1_reg_3825[7]_i_2_n_7 ),
        .I3(digit_location_5_V_1_reg_3825[4]),
        .I4(\digit_location_14_V_2_reg_3726[7]_i_3_n_7 ),
        .O(\digit_location_5_V_1_reg_3825[4]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \digit_location_5_V_1_reg_3825[5]_i_1 
       (.I0(digit_location_5_V_s_reg_424[5]),
        .I1(digit_location_1_V_fu_6811_p2[5]),
        .I2(\digit_location_5_V_1_reg_3825[7]_i_2_n_7 ),
        .I3(digit_location_5_V_1_reg_3825[5]),
        .I4(\digit_location_14_V_2_reg_3726[7]_i_3_n_7 ),
        .O(\digit_location_5_V_1_reg_3825[5]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \digit_location_5_V_1_reg_3825[6]_i_1 
       (.I0(digit_location_5_V_s_reg_424[6]),
        .I1(digit_location_1_V_fu_6811_p2[6]),
        .I2(\digit_location_5_V_1_reg_3825[7]_i_2_n_7 ),
        .I3(digit_location_5_V_1_reg_3825[6]),
        .I4(\digit_location_14_V_2_reg_3726[7]_i_3_n_7 ),
        .O(\digit_location_5_V_1_reg_3825[6]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \digit_location_5_V_1_reg_3825[7]_i_1 
       (.I0(digit_location_5_V_s_reg_424[7]),
        .I1(digit_location_1_V_fu_6811_p2[7]),
        .I2(\digit_location_5_V_1_reg_3825[7]_i_2_n_7 ),
        .I3(digit_location_5_V_1_reg_3825[7]),
        .I4(\digit_location_14_V_2_reg_3726[7]_i_3_n_7 ),
        .O(\digit_location_5_V_1_reg_3825[7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT5 #(
    .INIT(32'h00000200)) 
    \digit_location_5_V_1_reg_3825[7]_i_2 
       (.I0(trunc_ln60_reg_7041[0]),
        .I1(trunc_ln60_reg_7041[3]),
        .I2(\icmp_ln58_reg_7037_reg_n_7_[0] ),
        .I3(trunc_ln60_reg_7041[2]),
        .I4(trunc_ln60_reg_7041[1]),
        .O(\digit_location_5_V_1_reg_3825[7]_i_2_n_7 ));
  FDRE \digit_location_5_V_1_reg_3825_reg[0] 
       (.C(ap_clk),
        .CE(digit_location_9_V_1_reg_3781),
        .D(\digit_location_5_V_1_reg_3825[0]_i_1_n_7 ),
        .Q(digit_location_5_V_1_reg_3825[0]),
        .R(1'b0));
  FDRE \digit_location_5_V_1_reg_3825_reg[1] 
       (.C(ap_clk),
        .CE(digit_location_9_V_1_reg_3781),
        .D(\digit_location_5_V_1_reg_3825[1]_i_1_n_7 ),
        .Q(digit_location_5_V_1_reg_3825[1]),
        .R(1'b0));
  FDRE \digit_location_5_V_1_reg_3825_reg[2] 
       (.C(ap_clk),
        .CE(digit_location_9_V_1_reg_3781),
        .D(\digit_location_5_V_1_reg_3825[2]_i_1_n_7 ),
        .Q(digit_location_5_V_1_reg_3825[2]),
        .R(1'b0));
  FDRE \digit_location_5_V_1_reg_3825_reg[3] 
       (.C(ap_clk),
        .CE(digit_location_9_V_1_reg_3781),
        .D(\digit_location_5_V_1_reg_3825[3]_i_1_n_7 ),
        .Q(digit_location_5_V_1_reg_3825[3]),
        .R(1'b0));
  FDRE \digit_location_5_V_1_reg_3825_reg[4] 
       (.C(ap_clk),
        .CE(digit_location_9_V_1_reg_3781),
        .D(\digit_location_5_V_1_reg_3825[4]_i_1_n_7 ),
        .Q(digit_location_5_V_1_reg_3825[4]),
        .R(1'b0));
  FDRE \digit_location_5_V_1_reg_3825_reg[5] 
       (.C(ap_clk),
        .CE(digit_location_9_V_1_reg_3781),
        .D(\digit_location_5_V_1_reg_3825[5]_i_1_n_7 ),
        .Q(digit_location_5_V_1_reg_3825[5]),
        .R(1'b0));
  FDRE \digit_location_5_V_1_reg_3825_reg[6] 
       (.C(ap_clk),
        .CE(digit_location_9_V_1_reg_3781),
        .D(\digit_location_5_V_1_reg_3825[6]_i_1_n_7 ),
        .Q(digit_location_5_V_1_reg_3825[6]),
        .R(1'b0));
  FDRE \digit_location_5_V_1_reg_3825_reg[7] 
       (.C(ap_clk),
        .CE(digit_location_9_V_1_reg_3781),
        .D(\digit_location_5_V_1_reg_3825[7]_i_1_n_7 ),
        .Q(digit_location_5_V_1_reg_3825[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_5_V_3_reg_4839[0]_i_1 
       (.I0(digit_location_5_V_1_reg_3825[0]),
        .I1(ap_CS_fsm_state18),
        .I2(digit_location_5_V_4_reg_5478[0]),
        .I3(\digit_location_0_V_reg_4905[0]_i_2_n_7 ),
        .I4(digit_location_5_V_3_reg_4839[0]),
        .O(\digit_location_5_V_3_reg_4839[0]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_5_V_3_reg_4839[1]_i_1 
       (.I0(digit_location_5_V_1_reg_3825[1]),
        .I1(ap_CS_fsm_state18),
        .I2(digit_location_5_V_4_reg_5478[1]),
        .I3(\digit_location_0_V_reg_4905[0]_i_2_n_7 ),
        .I4(digit_location_5_V_3_reg_4839[1]),
        .O(\digit_location_5_V_3_reg_4839[1]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_5_V_3_reg_4839[2]_i_1 
       (.I0(digit_location_5_V_1_reg_3825[2]),
        .I1(ap_CS_fsm_state18),
        .I2(digit_location_5_V_4_reg_5478[2]),
        .I3(sort_U0_out_value_V_we0),
        .I4(digit_location_5_V_3_reg_4839[2]),
        .O(\digit_location_5_V_3_reg_4839[2]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_5_V_3_reg_4839[3]_i_1 
       (.I0(digit_location_5_V_1_reg_3825[3]),
        .I1(ap_CS_fsm_state18),
        .I2(digit_location_5_V_4_reg_5478[3]),
        .I3(sort_U0_out_value_V_we0),
        .I4(digit_location_5_V_3_reg_4839[3]),
        .O(\digit_location_5_V_3_reg_4839[3]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_5_V_3_reg_4839[4]_i_1 
       (.I0(digit_location_5_V_1_reg_3825[4]),
        .I1(ap_CS_fsm_state18),
        .I2(digit_location_5_V_4_reg_5478[4]),
        .I3(sort_U0_out_value_V_we0),
        .I4(digit_location_5_V_3_reg_4839[4]),
        .O(\digit_location_5_V_3_reg_4839[4]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_5_V_3_reg_4839[5]_i_1 
       (.I0(digit_location_5_V_1_reg_3825[5]),
        .I1(ap_CS_fsm_state18),
        .I2(digit_location_5_V_4_reg_5478[5]),
        .I3(sort_U0_out_value_V_we0),
        .I4(digit_location_5_V_3_reg_4839[5]),
        .O(\digit_location_5_V_3_reg_4839[5]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_5_V_3_reg_4839[6]_i_1 
       (.I0(digit_location_5_V_1_reg_3825[6]),
        .I1(ap_CS_fsm_state18),
        .I2(digit_location_5_V_4_reg_5478[6]),
        .I3(ap_enable_reg_pp4_iter3_reg_0),
        .I4(digit_location_5_V_3_reg_4839[6]),
        .O(\digit_location_5_V_3_reg_4839[6]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_5_V_3_reg_4839[7]_i_1 
       (.I0(digit_location_5_V_1_reg_3825[7]),
        .I1(ap_CS_fsm_state18),
        .I2(digit_location_5_V_4_reg_5478[7]),
        .I3(ap_enable_reg_pp4_iter3_reg_0),
        .I4(digit_location_5_V_3_reg_4839[7]),
        .O(\digit_location_5_V_3_reg_4839[7]_i_1_n_7 ));
  FDRE \digit_location_5_V_3_reg_4839_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_5_V_3_reg_4839[0]_i_1_n_7 ),
        .Q(digit_location_5_V_3_reg_4839[0]),
        .R(1'b0));
  FDRE \digit_location_5_V_3_reg_4839_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_5_V_3_reg_4839[1]_i_1_n_7 ),
        .Q(digit_location_5_V_3_reg_4839[1]),
        .R(1'b0));
  FDRE \digit_location_5_V_3_reg_4839_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_5_V_3_reg_4839[2]_i_1_n_7 ),
        .Q(digit_location_5_V_3_reg_4839[2]),
        .R(1'b0));
  FDRE \digit_location_5_V_3_reg_4839_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_5_V_3_reg_4839[3]_i_1_n_7 ),
        .Q(digit_location_5_V_3_reg_4839[3]),
        .R(1'b0));
  FDRE \digit_location_5_V_3_reg_4839_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_5_V_3_reg_4839[4]_i_1_n_7 ),
        .Q(digit_location_5_V_3_reg_4839[4]),
        .R(1'b0));
  FDRE \digit_location_5_V_3_reg_4839_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_5_V_3_reg_4839[5]_i_1_n_7 ),
        .Q(digit_location_5_V_3_reg_4839[5]),
        .R(1'b0));
  FDRE \digit_location_5_V_3_reg_4839_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_5_V_3_reg_4839[6]_i_1_n_7 ),
        .Q(digit_location_5_V_3_reg_4839[6]),
        .R(1'b0));
  FDRE \digit_location_5_V_3_reg_4839_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_5_V_3_reg_4839[7]_i_1_n_7 ),
        .Q(digit_location_5_V_3_reg_4839[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_5_V_4_reg_5478[0]_i_1 
       (.I0(\digit_location_15_V_3_reg_4928[0]_i_2_n_7 ),
        .I1(\digit_location_5_V_4_reg_5478[7]_i_2_n_7 ),
        .I2(digit_location_5_V_4_reg_5478[0]),
        .I3(\digit_location_0_V_reg_4905[0]_i_2_n_7 ),
        .I4(digit_location_5_V_3_reg_4839[0]),
        .O(\digit_location_5_V_4_reg_5478[0]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_5_V_4_reg_5478[1]_i_1 
       (.I0(\digit_location_0_V_reg_4905[1]_i_2_n_7 ),
        .I1(\digit_location_5_V_4_reg_5478[7]_i_2_n_7 ),
        .I2(digit_location_5_V_4_reg_5478[1]),
        .I3(\digit_location_0_V_reg_4905[0]_i_2_n_7 ),
        .I4(digit_location_5_V_3_reg_4839[1]),
        .O(\digit_location_5_V_4_reg_5478[1]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_5_V_4_reg_5478[2]_i_1 
       (.I0(\digit_location_0_V_reg_4905[2]_i_2_n_7 ),
        .I1(\digit_location_5_V_4_reg_5478[7]_i_2_n_7 ),
        .I2(digit_location_5_V_4_reg_5478[2]),
        .I3(sort_U0_out_value_V_we0),
        .I4(digit_location_5_V_3_reg_4839[2]),
        .O(\digit_location_5_V_4_reg_5478[2]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_5_V_4_reg_5478[3]_i_1 
       (.I0(\digit_location_0_V_reg_4905[3]_i_2_n_7 ),
        .I1(\digit_location_5_V_4_reg_5478[7]_i_2_n_7 ),
        .I2(digit_location_5_V_4_reg_5478[3]),
        .I3(sort_U0_out_value_V_we0),
        .I4(digit_location_5_V_3_reg_4839[3]),
        .O(\digit_location_5_V_4_reg_5478[3]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_5_V_4_reg_5478[4]_i_1 
       (.I0(\digit_location_0_V_reg_4905[4]_i_2_n_7 ),
        .I1(\digit_location_5_V_4_reg_5478[7]_i_2_n_7 ),
        .I2(digit_location_5_V_4_reg_5478[4]),
        .I3(sort_U0_out_value_V_we0),
        .I4(digit_location_5_V_3_reg_4839[4]),
        .O(\digit_location_5_V_4_reg_5478[4]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_5_V_4_reg_5478[5]_i_1 
       (.I0(\digit_location_0_V_reg_4905[5]_i_2_n_7 ),
        .I1(\digit_location_5_V_4_reg_5478[7]_i_2_n_7 ),
        .I2(digit_location_5_V_4_reg_5478[5]),
        .I3(sort_U0_out_value_V_we0),
        .I4(digit_location_5_V_3_reg_4839[5]),
        .O(\digit_location_5_V_4_reg_5478[5]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_5_V_4_reg_5478[6]_i_1 
       (.I0(\digit_location_0_V_reg_4905[6]_i_2_n_7 ),
        .I1(\digit_location_5_V_4_reg_5478[7]_i_2_n_7 ),
        .I2(digit_location_5_V_4_reg_5478[6]),
        .I3(ap_enable_reg_pp4_iter3_reg_0),
        .I4(digit_location_5_V_3_reg_4839[6]),
        .O(\digit_location_5_V_4_reg_5478[6]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_5_V_4_reg_5478[7]_i_1 
       (.I0(\digit_location_0_V_reg_4905[7]_i_2_n_7 ),
        .I1(\digit_location_5_V_4_reg_5478[7]_i_2_n_7 ),
        .I2(digit_location_5_V_4_reg_5478[7]),
        .I3(ap_enable_reg_pp4_iter3_reg_0),
        .I4(digit_location_5_V_3_reg_4839[7]),
        .O(\digit_location_5_V_4_reg_5478[7]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'h4703440000000000)) 
    \digit_location_5_V_4_reg_5478[7]_i_2 
       (.I0(digit_V_1_reg_7075_pp4_iter2_reg[1]),
        .I1(\p_0149_0_i_i_reg_4916[3]_i_2_n_7 ),
        .I2(p_0149_0_i_i_reg_4916[1]),
        .I3(digit_V_1_reg_7075_pp4_iter2_reg[0]),
        .I4(p_0149_0_i_i_reg_4916[0]),
        .I5(\digit_location_7_V_4_reg_5368[7]_i_3_n_7 ),
        .O(\digit_location_5_V_4_reg_5478[7]_i_2_n_7 ));
  FDRE \digit_location_5_V_4_reg_5478_reg[0] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_3_reg_71080),
        .D(\digit_location_5_V_4_reg_5478[0]_i_1_n_7 ),
        .Q(digit_location_5_V_4_reg_5478[0]),
        .R(1'b0));
  FDRE \digit_location_5_V_4_reg_5478_reg[1] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_3_reg_71080),
        .D(\digit_location_5_V_4_reg_5478[1]_i_1_n_7 ),
        .Q(digit_location_5_V_4_reg_5478[1]),
        .R(1'b0));
  FDRE \digit_location_5_V_4_reg_5478_reg[2] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_3_reg_71080),
        .D(\digit_location_5_V_4_reg_5478[2]_i_1_n_7 ),
        .Q(digit_location_5_V_4_reg_5478[2]),
        .R(1'b0));
  FDRE \digit_location_5_V_4_reg_5478_reg[3] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_3_reg_71080),
        .D(\digit_location_5_V_4_reg_5478[3]_i_1_n_7 ),
        .Q(digit_location_5_V_4_reg_5478[3]),
        .R(1'b0));
  FDRE \digit_location_5_V_4_reg_5478_reg[4] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_3_reg_71080),
        .D(\digit_location_5_V_4_reg_5478[4]_i_1_n_7 ),
        .Q(digit_location_5_V_4_reg_5478[4]),
        .R(1'b0));
  FDRE \digit_location_5_V_4_reg_5478_reg[5] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_3_reg_71080),
        .D(\digit_location_5_V_4_reg_5478[5]_i_1_n_7 ),
        .Q(digit_location_5_V_4_reg_5478[5]),
        .R(1'b0));
  FDRE \digit_location_5_V_4_reg_5478_reg[6] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_3_reg_71080),
        .D(\digit_location_5_V_4_reg_5478[6]_i_1_n_7 ),
        .Q(digit_location_5_V_4_reg_5478[6]),
        .R(1'b0));
  FDRE \digit_location_5_V_4_reg_5478_reg[7] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_3_reg_71080),
        .D(\digit_location_5_V_4_reg_5478[7]_i_1_n_7 ),
        .Q(digit_location_5_V_4_reg_5478[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_5_V_s_reg_424[0]_i_1 
       (.I0(digit_location_0_V_reg_4905[0]),
        .I1(\digit_location_5_V_s_reg_424[7]_i_2_n_7 ),
        .I2(digit_location_5_V_3_reg_4839[0]),
        .O(ap_phi_mux_digit_location_5_V_5_phi_fu_6362_p32[0]));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_5_V_s_reg_424[1]_i_1 
       (.I0(digit_location_0_V_reg_4905[1]),
        .I1(\digit_location_5_V_s_reg_424[7]_i_2_n_7 ),
        .I2(digit_location_5_V_3_reg_4839[1]),
        .O(ap_phi_mux_digit_location_5_V_5_phi_fu_6362_p32[1]));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_5_V_s_reg_424[2]_i_1 
       (.I0(digit_location_0_V_reg_4905[2]),
        .I1(\digit_location_5_V_s_reg_424[7]_i_2_n_7 ),
        .I2(digit_location_5_V_3_reg_4839[2]),
        .O(ap_phi_mux_digit_location_5_V_5_phi_fu_6362_p32[2]));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_5_V_s_reg_424[3]_i_1 
       (.I0(digit_location_0_V_reg_4905[3]),
        .I1(\digit_location_5_V_s_reg_424[7]_i_2_n_7 ),
        .I2(digit_location_5_V_3_reg_4839[3]),
        .O(ap_phi_mux_digit_location_5_V_5_phi_fu_6362_p32[3]));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_5_V_s_reg_424[4]_i_1 
       (.I0(digit_location_0_V_reg_4905[4]),
        .I1(\digit_location_5_V_s_reg_424[7]_i_2_n_7 ),
        .I2(digit_location_5_V_3_reg_4839[4]),
        .O(ap_phi_mux_digit_location_5_V_5_phi_fu_6362_p32[4]));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_5_V_s_reg_424[5]_i_1 
       (.I0(digit_location_0_V_reg_4905[5]),
        .I1(\digit_location_5_V_s_reg_424[7]_i_2_n_7 ),
        .I2(digit_location_5_V_3_reg_4839[5]),
        .O(ap_phi_mux_digit_location_5_V_5_phi_fu_6362_p32[5]));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_5_V_s_reg_424[6]_i_1 
       (.I0(digit_location_0_V_reg_4905[6]),
        .I1(\digit_location_5_V_s_reg_424[7]_i_2_n_7 ),
        .I2(digit_location_5_V_3_reg_4839[6]),
        .O(ap_phi_mux_digit_location_5_V_5_phi_fu_6362_p32[6]));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_5_V_s_reg_424[7]_i_1 
       (.I0(digit_location_0_V_reg_4905[7]),
        .I1(\digit_location_5_V_s_reg_424[7]_i_2_n_7 ),
        .I2(digit_location_5_V_3_reg_4839[7]),
        .O(ap_phi_mux_digit_location_5_V_5_phi_fu_6362_p32[7]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    \digit_location_5_V_s_reg_424[7]_i_2 
       (.I0(p_0149_0_i_i_reg_4916[0]),
        .I1(p_0149_0_i_i_reg_4916[2]),
        .I2(ap_CS_fsm_state23),
        .I3(p_0149_0_i_i_reg_4916[3]),
        .I4(p_0149_0_i_i_reg_4916[1]),
        .O(\digit_location_5_V_s_reg_424[7]_i_2_n_7 ));
  FDRE \digit_location_5_V_s_reg_424_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(ap_phi_mux_digit_location_5_V_5_phi_fu_6362_p32[0]),
        .Q(digit_location_5_V_s_reg_424[0]),
        .R(1'b0));
  FDRE \digit_location_5_V_s_reg_424_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(ap_phi_mux_digit_location_5_V_5_phi_fu_6362_p32[1]),
        .Q(digit_location_5_V_s_reg_424[1]),
        .R(1'b0));
  FDRE \digit_location_5_V_s_reg_424_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(ap_phi_mux_digit_location_5_V_5_phi_fu_6362_p32[2]),
        .Q(digit_location_5_V_s_reg_424[2]),
        .R(1'b0));
  FDRE \digit_location_5_V_s_reg_424_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(ap_phi_mux_digit_location_5_V_5_phi_fu_6362_p32[3]),
        .Q(digit_location_5_V_s_reg_424[3]),
        .R(1'b0));
  FDRE \digit_location_5_V_s_reg_424_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(ap_phi_mux_digit_location_5_V_5_phi_fu_6362_p32[4]),
        .Q(digit_location_5_V_s_reg_424[4]),
        .R(1'b0));
  FDRE \digit_location_5_V_s_reg_424_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(ap_phi_mux_digit_location_5_V_5_phi_fu_6362_p32[5]),
        .Q(digit_location_5_V_s_reg_424[5]),
        .R(1'b0));
  FDRE \digit_location_5_V_s_reg_424_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(ap_phi_mux_digit_location_5_V_5_phi_fu_6362_p32[6]),
        .Q(digit_location_5_V_s_reg_424[6]),
        .R(1'b0));
  FDRE \digit_location_5_V_s_reg_424_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(ap_phi_mux_digit_location_5_V_5_phi_fu_6362_p32[7]),
        .Q(digit_location_5_V_s_reg_424[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \digit_location_6_V_1_reg_3814[0]_i_1 
       (.I0(digit_location_6_V_s_reg_412[0]),
        .I1(digit_location_1_V_fu_6811_p2[0]),
        .I2(\digit_location_6_V_1_reg_3814[7]_i_2_n_7 ),
        .I3(digit_location_6_V_1_reg_3814[0]),
        .I4(\digit_location_14_V_2_reg_3726[7]_i_3_n_7 ),
        .O(\digit_location_6_V_1_reg_3814[0]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \digit_location_6_V_1_reg_3814[1]_i_1 
       (.I0(digit_location_6_V_s_reg_412[1]),
        .I1(digit_location_1_V_fu_6811_p2[1]),
        .I2(\digit_location_6_V_1_reg_3814[7]_i_2_n_7 ),
        .I3(digit_location_6_V_1_reg_3814[1]),
        .I4(\digit_location_14_V_2_reg_3726[7]_i_3_n_7 ),
        .O(\digit_location_6_V_1_reg_3814[1]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \digit_location_6_V_1_reg_3814[2]_i_1 
       (.I0(digit_location_6_V_s_reg_412[2]),
        .I1(digit_location_1_V_fu_6811_p2[2]),
        .I2(\digit_location_6_V_1_reg_3814[7]_i_2_n_7 ),
        .I3(digit_location_6_V_1_reg_3814[2]),
        .I4(\digit_location_14_V_2_reg_3726[7]_i_3_n_7 ),
        .O(\digit_location_6_V_1_reg_3814[2]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \digit_location_6_V_1_reg_3814[3]_i_1 
       (.I0(digit_location_6_V_s_reg_412[3]),
        .I1(digit_location_1_V_fu_6811_p2[3]),
        .I2(\digit_location_6_V_1_reg_3814[7]_i_2_n_7 ),
        .I3(digit_location_6_V_1_reg_3814[3]),
        .I4(\digit_location_14_V_2_reg_3726[7]_i_3_n_7 ),
        .O(\digit_location_6_V_1_reg_3814[3]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \digit_location_6_V_1_reg_3814[4]_i_1 
       (.I0(digit_location_6_V_s_reg_412[4]),
        .I1(digit_location_1_V_fu_6811_p2[4]),
        .I2(\digit_location_6_V_1_reg_3814[7]_i_2_n_7 ),
        .I3(digit_location_6_V_1_reg_3814[4]),
        .I4(\digit_location_14_V_2_reg_3726[7]_i_3_n_7 ),
        .O(\digit_location_6_V_1_reg_3814[4]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \digit_location_6_V_1_reg_3814[5]_i_1 
       (.I0(digit_location_6_V_s_reg_412[5]),
        .I1(digit_location_1_V_fu_6811_p2[5]),
        .I2(\digit_location_6_V_1_reg_3814[7]_i_2_n_7 ),
        .I3(digit_location_6_V_1_reg_3814[5]),
        .I4(\digit_location_14_V_2_reg_3726[7]_i_3_n_7 ),
        .O(\digit_location_6_V_1_reg_3814[5]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \digit_location_6_V_1_reg_3814[6]_i_1 
       (.I0(digit_location_6_V_s_reg_412[6]),
        .I1(digit_location_1_V_fu_6811_p2[6]),
        .I2(\digit_location_6_V_1_reg_3814[7]_i_2_n_7 ),
        .I3(digit_location_6_V_1_reg_3814[6]),
        .I4(\digit_location_14_V_2_reg_3726[7]_i_3_n_7 ),
        .O(\digit_location_6_V_1_reg_3814[6]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \digit_location_6_V_1_reg_3814[7]_i_1 
       (.I0(digit_location_6_V_s_reg_412[7]),
        .I1(digit_location_1_V_fu_6811_p2[7]),
        .I2(\digit_location_6_V_1_reg_3814[7]_i_2_n_7 ),
        .I3(digit_location_6_V_1_reg_3814[7]),
        .I4(\digit_location_14_V_2_reg_3726[7]_i_3_n_7 ),
        .O(\digit_location_6_V_1_reg_3814[7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT5 #(
    .INIT(32'h00000200)) 
    \digit_location_6_V_1_reg_3814[7]_i_2 
       (.I0(trunc_ln60_reg_7041[2]),
        .I1(\icmp_ln58_reg_7037_reg_n_7_[0] ),
        .I2(trunc_ln60_reg_7041[3]),
        .I3(trunc_ln60_reg_7041[1]),
        .I4(trunc_ln60_reg_7041[0]),
        .O(\digit_location_6_V_1_reg_3814[7]_i_2_n_7 ));
  FDRE \digit_location_6_V_1_reg_3814_reg[0] 
       (.C(ap_clk),
        .CE(digit_location_9_V_1_reg_3781),
        .D(\digit_location_6_V_1_reg_3814[0]_i_1_n_7 ),
        .Q(digit_location_6_V_1_reg_3814[0]),
        .R(1'b0));
  FDRE \digit_location_6_V_1_reg_3814_reg[1] 
       (.C(ap_clk),
        .CE(digit_location_9_V_1_reg_3781),
        .D(\digit_location_6_V_1_reg_3814[1]_i_1_n_7 ),
        .Q(digit_location_6_V_1_reg_3814[1]),
        .R(1'b0));
  FDRE \digit_location_6_V_1_reg_3814_reg[2] 
       (.C(ap_clk),
        .CE(digit_location_9_V_1_reg_3781),
        .D(\digit_location_6_V_1_reg_3814[2]_i_1_n_7 ),
        .Q(digit_location_6_V_1_reg_3814[2]),
        .R(1'b0));
  FDRE \digit_location_6_V_1_reg_3814_reg[3] 
       (.C(ap_clk),
        .CE(digit_location_9_V_1_reg_3781),
        .D(\digit_location_6_V_1_reg_3814[3]_i_1_n_7 ),
        .Q(digit_location_6_V_1_reg_3814[3]),
        .R(1'b0));
  FDRE \digit_location_6_V_1_reg_3814_reg[4] 
       (.C(ap_clk),
        .CE(digit_location_9_V_1_reg_3781),
        .D(\digit_location_6_V_1_reg_3814[4]_i_1_n_7 ),
        .Q(digit_location_6_V_1_reg_3814[4]),
        .R(1'b0));
  FDRE \digit_location_6_V_1_reg_3814_reg[5] 
       (.C(ap_clk),
        .CE(digit_location_9_V_1_reg_3781),
        .D(\digit_location_6_V_1_reg_3814[5]_i_1_n_7 ),
        .Q(digit_location_6_V_1_reg_3814[5]),
        .R(1'b0));
  FDRE \digit_location_6_V_1_reg_3814_reg[6] 
       (.C(ap_clk),
        .CE(digit_location_9_V_1_reg_3781),
        .D(\digit_location_6_V_1_reg_3814[6]_i_1_n_7 ),
        .Q(digit_location_6_V_1_reg_3814[6]),
        .R(1'b0));
  FDRE \digit_location_6_V_1_reg_3814_reg[7] 
       (.C(ap_clk),
        .CE(digit_location_9_V_1_reg_3781),
        .D(\digit_location_6_V_1_reg_3814[7]_i_1_n_7 ),
        .Q(digit_location_6_V_1_reg_3814[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_6_V_3_reg_4828[0]_i_1 
       (.I0(digit_location_6_V_1_reg_3814[0]),
        .I1(ap_CS_fsm_state18),
        .I2(digit_location_6_V_4_reg_5423[0]),
        .I3(\digit_location_0_V_reg_4905[0]_i_2_n_7 ),
        .I4(digit_location_6_V_3_reg_4828[0]),
        .O(\digit_location_6_V_3_reg_4828[0]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_6_V_3_reg_4828[1]_i_1 
       (.I0(digit_location_6_V_1_reg_3814[1]),
        .I1(ap_CS_fsm_state18),
        .I2(digit_location_6_V_4_reg_5423[1]),
        .I3(\digit_location_0_V_reg_4905[0]_i_2_n_7 ),
        .I4(digit_location_6_V_3_reg_4828[1]),
        .O(\digit_location_6_V_3_reg_4828[1]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_6_V_3_reg_4828[2]_i_1 
       (.I0(digit_location_6_V_1_reg_3814[2]),
        .I1(ap_CS_fsm_state18),
        .I2(digit_location_6_V_4_reg_5423[2]),
        .I3(sort_U0_out_value_V_we0),
        .I4(digit_location_6_V_3_reg_4828[2]),
        .O(\digit_location_6_V_3_reg_4828[2]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_6_V_3_reg_4828[3]_i_1 
       (.I0(digit_location_6_V_1_reg_3814[3]),
        .I1(ap_CS_fsm_state18),
        .I2(digit_location_6_V_4_reg_5423[3]),
        .I3(sort_U0_out_value_V_we0),
        .I4(digit_location_6_V_3_reg_4828[3]),
        .O(\digit_location_6_V_3_reg_4828[3]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_6_V_3_reg_4828[4]_i_1 
       (.I0(digit_location_6_V_1_reg_3814[4]),
        .I1(ap_CS_fsm_state18),
        .I2(digit_location_6_V_4_reg_5423[4]),
        .I3(sort_U0_out_value_V_we0),
        .I4(digit_location_6_V_3_reg_4828[4]),
        .O(\digit_location_6_V_3_reg_4828[4]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_6_V_3_reg_4828[5]_i_1 
       (.I0(digit_location_6_V_1_reg_3814[5]),
        .I1(ap_CS_fsm_state18),
        .I2(digit_location_6_V_4_reg_5423[5]),
        .I3(sort_U0_out_value_V_we0),
        .I4(digit_location_6_V_3_reg_4828[5]),
        .O(\digit_location_6_V_3_reg_4828[5]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_6_V_3_reg_4828[6]_i_1 
       (.I0(digit_location_6_V_1_reg_3814[6]),
        .I1(ap_CS_fsm_state18),
        .I2(digit_location_6_V_4_reg_5423[6]),
        .I3(ap_enable_reg_pp4_iter3_reg_0),
        .I4(digit_location_6_V_3_reg_4828[6]),
        .O(\digit_location_6_V_3_reg_4828[6]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_6_V_3_reg_4828[7]_i_1 
       (.I0(digit_location_6_V_1_reg_3814[7]),
        .I1(ap_CS_fsm_state18),
        .I2(digit_location_6_V_4_reg_5423[7]),
        .I3(ap_enable_reg_pp4_iter3_reg_0),
        .I4(digit_location_6_V_3_reg_4828[7]),
        .O(\digit_location_6_V_3_reg_4828[7]_i_1_n_7 ));
  FDRE \digit_location_6_V_3_reg_4828_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_6_V_3_reg_4828[0]_i_1_n_7 ),
        .Q(digit_location_6_V_3_reg_4828[0]),
        .R(1'b0));
  FDRE \digit_location_6_V_3_reg_4828_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_6_V_3_reg_4828[1]_i_1_n_7 ),
        .Q(digit_location_6_V_3_reg_4828[1]),
        .R(1'b0));
  FDRE \digit_location_6_V_3_reg_4828_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_6_V_3_reg_4828[2]_i_1_n_7 ),
        .Q(digit_location_6_V_3_reg_4828[2]),
        .R(1'b0));
  FDRE \digit_location_6_V_3_reg_4828_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_6_V_3_reg_4828[3]_i_1_n_7 ),
        .Q(digit_location_6_V_3_reg_4828[3]),
        .R(1'b0));
  FDRE \digit_location_6_V_3_reg_4828_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_6_V_3_reg_4828[4]_i_1_n_7 ),
        .Q(digit_location_6_V_3_reg_4828[4]),
        .R(1'b0));
  FDRE \digit_location_6_V_3_reg_4828_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_6_V_3_reg_4828[5]_i_1_n_7 ),
        .Q(digit_location_6_V_3_reg_4828[5]),
        .R(1'b0));
  FDRE \digit_location_6_V_3_reg_4828_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_6_V_3_reg_4828[6]_i_1_n_7 ),
        .Q(digit_location_6_V_3_reg_4828[6]),
        .R(1'b0));
  FDRE \digit_location_6_V_3_reg_4828_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_6_V_3_reg_4828[7]_i_1_n_7 ),
        .Q(digit_location_6_V_3_reg_4828[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_6_V_4_reg_5423[0]_i_1 
       (.I0(\digit_location_15_V_3_reg_4928[0]_i_2_n_7 ),
        .I1(\digit_location_6_V_4_reg_5423[7]_i_2_n_7 ),
        .I2(digit_location_6_V_4_reg_5423[0]),
        .I3(\digit_location_0_V_reg_4905[0]_i_2_n_7 ),
        .I4(digit_location_6_V_3_reg_4828[0]),
        .O(\digit_location_6_V_4_reg_5423[0]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_6_V_4_reg_5423[1]_i_1 
       (.I0(\digit_location_0_V_reg_4905[1]_i_2_n_7 ),
        .I1(\digit_location_6_V_4_reg_5423[7]_i_2_n_7 ),
        .I2(digit_location_6_V_4_reg_5423[1]),
        .I3(\digit_location_0_V_reg_4905[0]_i_2_n_7 ),
        .I4(digit_location_6_V_3_reg_4828[1]),
        .O(\digit_location_6_V_4_reg_5423[1]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_6_V_4_reg_5423[2]_i_1 
       (.I0(\digit_location_0_V_reg_4905[2]_i_2_n_7 ),
        .I1(\digit_location_6_V_4_reg_5423[7]_i_2_n_7 ),
        .I2(digit_location_6_V_4_reg_5423[2]),
        .I3(sort_U0_out_value_V_we0),
        .I4(digit_location_6_V_3_reg_4828[2]),
        .O(\digit_location_6_V_4_reg_5423[2]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_6_V_4_reg_5423[3]_i_1 
       (.I0(\digit_location_0_V_reg_4905[3]_i_2_n_7 ),
        .I1(\digit_location_6_V_4_reg_5423[7]_i_2_n_7 ),
        .I2(digit_location_6_V_4_reg_5423[3]),
        .I3(sort_U0_out_value_V_we0),
        .I4(digit_location_6_V_3_reg_4828[3]),
        .O(\digit_location_6_V_4_reg_5423[3]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_6_V_4_reg_5423[4]_i_1 
       (.I0(\digit_location_0_V_reg_4905[4]_i_2_n_7 ),
        .I1(\digit_location_6_V_4_reg_5423[7]_i_2_n_7 ),
        .I2(digit_location_6_V_4_reg_5423[4]),
        .I3(sort_U0_out_value_V_we0),
        .I4(digit_location_6_V_3_reg_4828[4]),
        .O(\digit_location_6_V_4_reg_5423[4]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_6_V_4_reg_5423[5]_i_1 
       (.I0(\digit_location_0_V_reg_4905[5]_i_2_n_7 ),
        .I1(\digit_location_6_V_4_reg_5423[7]_i_2_n_7 ),
        .I2(digit_location_6_V_4_reg_5423[5]),
        .I3(sort_U0_out_value_V_we0),
        .I4(digit_location_6_V_3_reg_4828[5]),
        .O(\digit_location_6_V_4_reg_5423[5]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_6_V_4_reg_5423[6]_i_1 
       (.I0(\digit_location_0_V_reg_4905[6]_i_2_n_7 ),
        .I1(\digit_location_6_V_4_reg_5423[7]_i_2_n_7 ),
        .I2(digit_location_6_V_4_reg_5423[6]),
        .I3(ap_enable_reg_pp4_iter3_reg_0),
        .I4(digit_location_6_V_3_reg_4828[6]),
        .O(\digit_location_6_V_4_reg_5423[6]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_6_V_4_reg_5423[7]_i_1 
       (.I0(\digit_location_0_V_reg_4905[7]_i_2_n_7 ),
        .I1(\digit_location_6_V_4_reg_5423[7]_i_2_n_7 ),
        .I2(digit_location_6_V_4_reg_5423[7]),
        .I3(ap_enable_reg_pp4_iter3_reg_0),
        .I4(digit_location_6_V_3_reg_4828[7]),
        .O(\digit_location_6_V_4_reg_5423[7]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'h4703440000000000)) 
    \digit_location_6_V_4_reg_5423[7]_i_2 
       (.I0(digit_V_1_reg_7075_pp4_iter2_reg[0]),
        .I1(\p_0149_0_i_i_reg_4916[3]_i_2_n_7 ),
        .I2(p_0149_0_i_i_reg_4916[0]),
        .I3(digit_V_1_reg_7075_pp4_iter2_reg[1]),
        .I4(p_0149_0_i_i_reg_4916[1]),
        .I5(\digit_location_7_V_4_reg_5368[7]_i_3_n_7 ),
        .O(\digit_location_6_V_4_reg_5423[7]_i_2_n_7 ));
  FDRE \digit_location_6_V_4_reg_5423_reg[0] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_3_reg_71080),
        .D(\digit_location_6_V_4_reg_5423[0]_i_1_n_7 ),
        .Q(digit_location_6_V_4_reg_5423[0]),
        .R(1'b0));
  FDRE \digit_location_6_V_4_reg_5423_reg[1] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_3_reg_71080),
        .D(\digit_location_6_V_4_reg_5423[1]_i_1_n_7 ),
        .Q(digit_location_6_V_4_reg_5423[1]),
        .R(1'b0));
  FDRE \digit_location_6_V_4_reg_5423_reg[2] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_3_reg_71080),
        .D(\digit_location_6_V_4_reg_5423[2]_i_1_n_7 ),
        .Q(digit_location_6_V_4_reg_5423[2]),
        .R(1'b0));
  FDRE \digit_location_6_V_4_reg_5423_reg[3] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_3_reg_71080),
        .D(\digit_location_6_V_4_reg_5423[3]_i_1_n_7 ),
        .Q(digit_location_6_V_4_reg_5423[3]),
        .R(1'b0));
  FDRE \digit_location_6_V_4_reg_5423_reg[4] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_3_reg_71080),
        .D(\digit_location_6_V_4_reg_5423[4]_i_1_n_7 ),
        .Q(digit_location_6_V_4_reg_5423[4]),
        .R(1'b0));
  FDRE \digit_location_6_V_4_reg_5423_reg[5] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_3_reg_71080),
        .D(\digit_location_6_V_4_reg_5423[5]_i_1_n_7 ),
        .Q(digit_location_6_V_4_reg_5423[5]),
        .R(1'b0));
  FDRE \digit_location_6_V_4_reg_5423_reg[6] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_3_reg_71080),
        .D(\digit_location_6_V_4_reg_5423[6]_i_1_n_7 ),
        .Q(digit_location_6_V_4_reg_5423[6]),
        .R(1'b0));
  FDRE \digit_location_6_V_4_reg_5423_reg[7] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_3_reg_71080),
        .D(\digit_location_6_V_4_reg_5423[7]_i_1_n_7 ),
        .Q(digit_location_6_V_4_reg_5423[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_6_V_s_reg_412[0]_i_1 
       (.I0(digit_location_0_V_reg_4905[0]),
        .I1(\digit_location_6_V_s_reg_412[7]_i_2_n_7 ),
        .I2(digit_location_6_V_3_reg_4828[0]),
        .O(ap_phi_mux_digit_location_6_V_5_phi_fu_6307_p32[0]));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_6_V_s_reg_412[1]_i_1 
       (.I0(digit_location_0_V_reg_4905[1]),
        .I1(\digit_location_6_V_s_reg_412[7]_i_2_n_7 ),
        .I2(digit_location_6_V_3_reg_4828[1]),
        .O(ap_phi_mux_digit_location_6_V_5_phi_fu_6307_p32[1]));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_6_V_s_reg_412[2]_i_1 
       (.I0(digit_location_0_V_reg_4905[2]),
        .I1(\digit_location_6_V_s_reg_412[7]_i_2_n_7 ),
        .I2(digit_location_6_V_3_reg_4828[2]),
        .O(ap_phi_mux_digit_location_6_V_5_phi_fu_6307_p32[2]));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_6_V_s_reg_412[3]_i_1 
       (.I0(digit_location_0_V_reg_4905[3]),
        .I1(\digit_location_6_V_s_reg_412[7]_i_2_n_7 ),
        .I2(digit_location_6_V_3_reg_4828[3]),
        .O(ap_phi_mux_digit_location_6_V_5_phi_fu_6307_p32[3]));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_6_V_s_reg_412[4]_i_1 
       (.I0(digit_location_0_V_reg_4905[4]),
        .I1(\digit_location_6_V_s_reg_412[7]_i_2_n_7 ),
        .I2(digit_location_6_V_3_reg_4828[4]),
        .O(ap_phi_mux_digit_location_6_V_5_phi_fu_6307_p32[4]));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_6_V_s_reg_412[5]_i_1 
       (.I0(digit_location_0_V_reg_4905[5]),
        .I1(\digit_location_6_V_s_reg_412[7]_i_2_n_7 ),
        .I2(digit_location_6_V_3_reg_4828[5]),
        .O(ap_phi_mux_digit_location_6_V_5_phi_fu_6307_p32[5]));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_6_V_s_reg_412[6]_i_1 
       (.I0(digit_location_0_V_reg_4905[6]),
        .I1(\digit_location_6_V_s_reg_412[7]_i_2_n_7 ),
        .I2(digit_location_6_V_3_reg_4828[6]),
        .O(ap_phi_mux_digit_location_6_V_5_phi_fu_6307_p32[6]));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_6_V_s_reg_412[7]_i_1 
       (.I0(digit_location_0_V_reg_4905[7]),
        .I1(\digit_location_6_V_s_reg_412[7]_i_2_n_7 ),
        .I2(digit_location_6_V_3_reg_4828[7]),
        .O(ap_phi_mux_digit_location_6_V_5_phi_fu_6307_p32[7]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT5 #(
    .INIT(32'h04000000)) 
    \digit_location_6_V_s_reg_412[7]_i_2 
       (.I0(p_0149_0_i_i_reg_4916[0]),
        .I1(p_0149_0_i_i_reg_4916[1]),
        .I2(p_0149_0_i_i_reg_4916[3]),
        .I3(ap_CS_fsm_state23),
        .I4(p_0149_0_i_i_reg_4916[2]),
        .O(\digit_location_6_V_s_reg_412[7]_i_2_n_7 ));
  FDRE \digit_location_6_V_s_reg_412_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(ap_phi_mux_digit_location_6_V_5_phi_fu_6307_p32[0]),
        .Q(digit_location_6_V_s_reg_412[0]),
        .R(1'b0));
  FDRE \digit_location_6_V_s_reg_412_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(ap_phi_mux_digit_location_6_V_5_phi_fu_6307_p32[1]),
        .Q(digit_location_6_V_s_reg_412[1]),
        .R(1'b0));
  FDRE \digit_location_6_V_s_reg_412_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(ap_phi_mux_digit_location_6_V_5_phi_fu_6307_p32[2]),
        .Q(digit_location_6_V_s_reg_412[2]),
        .R(1'b0));
  FDRE \digit_location_6_V_s_reg_412_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(ap_phi_mux_digit_location_6_V_5_phi_fu_6307_p32[3]),
        .Q(digit_location_6_V_s_reg_412[3]),
        .R(1'b0));
  FDRE \digit_location_6_V_s_reg_412_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(ap_phi_mux_digit_location_6_V_5_phi_fu_6307_p32[4]),
        .Q(digit_location_6_V_s_reg_412[4]),
        .R(1'b0));
  FDRE \digit_location_6_V_s_reg_412_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(ap_phi_mux_digit_location_6_V_5_phi_fu_6307_p32[5]),
        .Q(digit_location_6_V_s_reg_412[5]),
        .R(1'b0));
  FDRE \digit_location_6_V_s_reg_412_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(ap_phi_mux_digit_location_6_V_5_phi_fu_6307_p32[6]),
        .Q(digit_location_6_V_s_reg_412[6]),
        .R(1'b0));
  FDRE \digit_location_6_V_s_reg_412_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(ap_phi_mux_digit_location_6_V_5_phi_fu_6307_p32[7]),
        .Q(digit_location_6_V_s_reg_412[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \digit_location_7_V_1_reg_3803[0]_i_1 
       (.I0(digit_location_1_V_fu_6811_p2[0]),
        .I1(\digit_location_7_V_1_reg_3803[7]_i_2_n_7 ),
        .I2(digit_location_7_V_1_reg_3803[0]),
        .I3(\digit_location_14_V_2_reg_3726[7]_i_3_n_7 ),
        .I4(digit_location_7_V_s_reg_400[0]),
        .O(\digit_location_7_V_1_reg_3803[0]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \digit_location_7_V_1_reg_3803[1]_i_1 
       (.I0(digit_location_1_V_fu_6811_p2[1]),
        .I1(\digit_location_7_V_1_reg_3803[7]_i_2_n_7 ),
        .I2(digit_location_7_V_1_reg_3803[1]),
        .I3(\digit_location_14_V_2_reg_3726[7]_i_3_n_7 ),
        .I4(digit_location_7_V_s_reg_400[1]),
        .O(\digit_location_7_V_1_reg_3803[1]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \digit_location_7_V_1_reg_3803[2]_i_1 
       (.I0(digit_location_1_V_fu_6811_p2[2]),
        .I1(\digit_location_7_V_1_reg_3803[7]_i_2_n_7 ),
        .I2(digit_location_7_V_1_reg_3803[2]),
        .I3(\digit_location_14_V_2_reg_3726[7]_i_3_n_7 ),
        .I4(digit_location_7_V_s_reg_400[2]),
        .O(\digit_location_7_V_1_reg_3803[2]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \digit_location_7_V_1_reg_3803[3]_i_1 
       (.I0(digit_location_1_V_fu_6811_p2[3]),
        .I1(\digit_location_7_V_1_reg_3803[7]_i_2_n_7 ),
        .I2(digit_location_7_V_1_reg_3803[3]),
        .I3(\digit_location_14_V_2_reg_3726[7]_i_3_n_7 ),
        .I4(digit_location_7_V_s_reg_400[3]),
        .O(\digit_location_7_V_1_reg_3803[3]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \digit_location_7_V_1_reg_3803[4]_i_1 
       (.I0(digit_location_1_V_fu_6811_p2[4]),
        .I1(\digit_location_7_V_1_reg_3803[7]_i_2_n_7 ),
        .I2(digit_location_7_V_1_reg_3803[4]),
        .I3(\digit_location_14_V_2_reg_3726[7]_i_3_n_7 ),
        .I4(digit_location_7_V_s_reg_400[4]),
        .O(\digit_location_7_V_1_reg_3803[4]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \digit_location_7_V_1_reg_3803[5]_i_1 
       (.I0(digit_location_1_V_fu_6811_p2[5]),
        .I1(\digit_location_7_V_1_reg_3803[7]_i_2_n_7 ),
        .I2(digit_location_7_V_1_reg_3803[5]),
        .I3(\digit_location_14_V_2_reg_3726[7]_i_3_n_7 ),
        .I4(digit_location_7_V_s_reg_400[5]),
        .O(\digit_location_7_V_1_reg_3803[5]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \digit_location_7_V_1_reg_3803[6]_i_1 
       (.I0(digit_location_1_V_fu_6811_p2[6]),
        .I1(\digit_location_7_V_1_reg_3803[7]_i_2_n_7 ),
        .I2(digit_location_7_V_1_reg_3803[6]),
        .I3(\digit_location_14_V_2_reg_3726[7]_i_3_n_7 ),
        .I4(digit_location_7_V_s_reg_400[6]),
        .O(\digit_location_7_V_1_reg_3803[6]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \digit_location_7_V_1_reg_3803[7]_i_1 
       (.I0(digit_location_1_V_fu_6811_p2[7]),
        .I1(\digit_location_7_V_1_reg_3803[7]_i_2_n_7 ),
        .I2(digit_location_7_V_1_reg_3803[7]),
        .I3(\digit_location_14_V_2_reg_3726[7]_i_3_n_7 ),
        .I4(digit_location_7_V_s_reg_400[7]),
        .O(\digit_location_7_V_1_reg_3803[7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    \digit_location_7_V_1_reg_3803[7]_i_2 
       (.I0(trunc_ln60_reg_7041[0]),
        .I1(trunc_ln60_reg_7041[1]),
        .I2(trunc_ln60_reg_7041[2]),
        .I3(\icmp_ln58_reg_7037_reg_n_7_[0] ),
        .I4(trunc_ln60_reg_7041[3]),
        .O(\digit_location_7_V_1_reg_3803[7]_i_2_n_7 ));
  FDRE \digit_location_7_V_1_reg_3803_reg[0] 
       (.C(ap_clk),
        .CE(digit_location_9_V_1_reg_3781),
        .D(\digit_location_7_V_1_reg_3803[0]_i_1_n_7 ),
        .Q(digit_location_7_V_1_reg_3803[0]),
        .R(1'b0));
  FDRE \digit_location_7_V_1_reg_3803_reg[1] 
       (.C(ap_clk),
        .CE(digit_location_9_V_1_reg_3781),
        .D(\digit_location_7_V_1_reg_3803[1]_i_1_n_7 ),
        .Q(digit_location_7_V_1_reg_3803[1]),
        .R(1'b0));
  FDRE \digit_location_7_V_1_reg_3803_reg[2] 
       (.C(ap_clk),
        .CE(digit_location_9_V_1_reg_3781),
        .D(\digit_location_7_V_1_reg_3803[2]_i_1_n_7 ),
        .Q(digit_location_7_V_1_reg_3803[2]),
        .R(1'b0));
  FDRE \digit_location_7_V_1_reg_3803_reg[3] 
       (.C(ap_clk),
        .CE(digit_location_9_V_1_reg_3781),
        .D(\digit_location_7_V_1_reg_3803[3]_i_1_n_7 ),
        .Q(digit_location_7_V_1_reg_3803[3]),
        .R(1'b0));
  FDRE \digit_location_7_V_1_reg_3803_reg[4] 
       (.C(ap_clk),
        .CE(digit_location_9_V_1_reg_3781),
        .D(\digit_location_7_V_1_reg_3803[4]_i_1_n_7 ),
        .Q(digit_location_7_V_1_reg_3803[4]),
        .R(1'b0));
  FDRE \digit_location_7_V_1_reg_3803_reg[5] 
       (.C(ap_clk),
        .CE(digit_location_9_V_1_reg_3781),
        .D(\digit_location_7_V_1_reg_3803[5]_i_1_n_7 ),
        .Q(digit_location_7_V_1_reg_3803[5]),
        .R(1'b0));
  FDRE \digit_location_7_V_1_reg_3803_reg[6] 
       (.C(ap_clk),
        .CE(digit_location_9_V_1_reg_3781),
        .D(\digit_location_7_V_1_reg_3803[6]_i_1_n_7 ),
        .Q(digit_location_7_V_1_reg_3803[6]),
        .R(1'b0));
  FDRE \digit_location_7_V_1_reg_3803_reg[7] 
       (.C(ap_clk),
        .CE(digit_location_9_V_1_reg_3781),
        .D(\digit_location_7_V_1_reg_3803[7]_i_1_n_7 ),
        .Q(digit_location_7_V_1_reg_3803[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_7_V_3_reg_4817[0]_i_1 
       (.I0(digit_location_7_V_1_reg_3803[0]),
        .I1(ap_CS_fsm_state18),
        .I2(digit_location_7_V_4_reg_5368[0]),
        .I3(\digit_location_0_V_reg_4905[0]_i_2_n_7 ),
        .I4(digit_location_7_V_3_reg_4817[0]),
        .O(\digit_location_7_V_3_reg_4817[0]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_7_V_3_reg_4817[1]_i_1 
       (.I0(digit_location_7_V_1_reg_3803[1]),
        .I1(ap_CS_fsm_state18),
        .I2(digit_location_7_V_4_reg_5368[1]),
        .I3(\digit_location_0_V_reg_4905[0]_i_2_n_7 ),
        .I4(digit_location_7_V_3_reg_4817[1]),
        .O(\digit_location_7_V_3_reg_4817[1]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_7_V_3_reg_4817[2]_i_1 
       (.I0(digit_location_7_V_1_reg_3803[2]),
        .I1(ap_CS_fsm_state18),
        .I2(digit_location_7_V_4_reg_5368[2]),
        .I3(sort_U0_out_value_V_we0),
        .I4(digit_location_7_V_3_reg_4817[2]),
        .O(\digit_location_7_V_3_reg_4817[2]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_7_V_3_reg_4817[3]_i_1 
       (.I0(digit_location_7_V_1_reg_3803[3]),
        .I1(ap_CS_fsm_state18),
        .I2(digit_location_7_V_4_reg_5368[3]),
        .I3(sort_U0_out_value_V_we0),
        .I4(digit_location_7_V_3_reg_4817[3]),
        .O(\digit_location_7_V_3_reg_4817[3]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_7_V_3_reg_4817[4]_i_1 
       (.I0(digit_location_7_V_1_reg_3803[4]),
        .I1(ap_CS_fsm_state18),
        .I2(digit_location_7_V_4_reg_5368[4]),
        .I3(sort_U0_out_value_V_we0),
        .I4(digit_location_7_V_3_reg_4817[4]),
        .O(\digit_location_7_V_3_reg_4817[4]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_7_V_3_reg_4817[5]_i_1 
       (.I0(digit_location_7_V_1_reg_3803[5]),
        .I1(ap_CS_fsm_state18),
        .I2(digit_location_7_V_4_reg_5368[5]),
        .I3(sort_U0_out_value_V_we0),
        .I4(digit_location_7_V_3_reg_4817[5]),
        .O(\digit_location_7_V_3_reg_4817[5]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_7_V_3_reg_4817[6]_i_1 
       (.I0(digit_location_7_V_1_reg_3803[6]),
        .I1(ap_CS_fsm_state18),
        .I2(digit_location_7_V_4_reg_5368[6]),
        .I3(ap_enable_reg_pp4_iter3_reg_0),
        .I4(digit_location_7_V_3_reg_4817[6]),
        .O(\digit_location_7_V_3_reg_4817[6]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_7_V_3_reg_4817[7]_i_1 
       (.I0(digit_location_7_V_1_reg_3803[7]),
        .I1(ap_CS_fsm_state18),
        .I2(digit_location_7_V_4_reg_5368[7]),
        .I3(ap_enable_reg_pp4_iter3_reg_0),
        .I4(digit_location_7_V_3_reg_4817[7]),
        .O(\digit_location_7_V_3_reg_4817[7]_i_1_n_7 ));
  FDRE \digit_location_7_V_3_reg_4817_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_7_V_3_reg_4817[0]_i_1_n_7 ),
        .Q(digit_location_7_V_3_reg_4817[0]),
        .R(1'b0));
  FDRE \digit_location_7_V_3_reg_4817_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_7_V_3_reg_4817[1]_i_1_n_7 ),
        .Q(digit_location_7_V_3_reg_4817[1]),
        .R(1'b0));
  FDRE \digit_location_7_V_3_reg_4817_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_7_V_3_reg_4817[2]_i_1_n_7 ),
        .Q(digit_location_7_V_3_reg_4817[2]),
        .R(1'b0));
  FDRE \digit_location_7_V_3_reg_4817_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_7_V_3_reg_4817[3]_i_1_n_7 ),
        .Q(digit_location_7_V_3_reg_4817[3]),
        .R(1'b0));
  FDRE \digit_location_7_V_3_reg_4817_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_7_V_3_reg_4817[4]_i_1_n_7 ),
        .Q(digit_location_7_V_3_reg_4817[4]),
        .R(1'b0));
  FDRE \digit_location_7_V_3_reg_4817_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_7_V_3_reg_4817[5]_i_1_n_7 ),
        .Q(digit_location_7_V_3_reg_4817[5]),
        .R(1'b0));
  FDRE \digit_location_7_V_3_reg_4817_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_7_V_3_reg_4817[6]_i_1_n_7 ),
        .Q(digit_location_7_V_3_reg_4817[6]),
        .R(1'b0));
  FDRE \digit_location_7_V_3_reg_4817_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_7_V_3_reg_4817[7]_i_1_n_7 ),
        .Q(digit_location_7_V_3_reg_4817[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_7_V_4_reg_5368[0]_i_1 
       (.I0(\digit_location_15_V_3_reg_4928[0]_i_2_n_7 ),
        .I1(\digit_location_7_V_4_reg_5368[7]_i_2_n_7 ),
        .I2(digit_location_7_V_4_reg_5368[0]),
        .I3(\digit_location_0_V_reg_4905[0]_i_2_n_7 ),
        .I4(digit_location_7_V_3_reg_4817[0]),
        .O(\digit_location_7_V_4_reg_5368[0]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_7_V_4_reg_5368[1]_i_1 
       (.I0(\digit_location_0_V_reg_4905[1]_i_2_n_7 ),
        .I1(\digit_location_7_V_4_reg_5368[7]_i_2_n_7 ),
        .I2(digit_location_7_V_4_reg_5368[1]),
        .I3(\digit_location_0_V_reg_4905[0]_i_2_n_7 ),
        .I4(digit_location_7_V_3_reg_4817[1]),
        .O(\digit_location_7_V_4_reg_5368[1]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_7_V_4_reg_5368[2]_i_1 
       (.I0(\digit_location_0_V_reg_4905[2]_i_2_n_7 ),
        .I1(\digit_location_7_V_4_reg_5368[7]_i_2_n_7 ),
        .I2(digit_location_7_V_4_reg_5368[2]),
        .I3(sort_U0_out_value_V_we0),
        .I4(digit_location_7_V_3_reg_4817[2]),
        .O(\digit_location_7_V_4_reg_5368[2]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_7_V_4_reg_5368[3]_i_1 
       (.I0(\digit_location_0_V_reg_4905[3]_i_2_n_7 ),
        .I1(\digit_location_7_V_4_reg_5368[7]_i_2_n_7 ),
        .I2(digit_location_7_V_4_reg_5368[3]),
        .I3(sort_U0_out_value_V_we0),
        .I4(digit_location_7_V_3_reg_4817[3]),
        .O(\digit_location_7_V_4_reg_5368[3]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_7_V_4_reg_5368[4]_i_1 
       (.I0(\digit_location_0_V_reg_4905[4]_i_2_n_7 ),
        .I1(\digit_location_7_V_4_reg_5368[7]_i_2_n_7 ),
        .I2(digit_location_7_V_4_reg_5368[4]),
        .I3(sort_U0_out_value_V_we0),
        .I4(digit_location_7_V_3_reg_4817[4]),
        .O(\digit_location_7_V_4_reg_5368[4]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_7_V_4_reg_5368[5]_i_1 
       (.I0(\digit_location_0_V_reg_4905[5]_i_2_n_7 ),
        .I1(\digit_location_7_V_4_reg_5368[7]_i_2_n_7 ),
        .I2(digit_location_7_V_4_reg_5368[5]),
        .I3(sort_U0_out_value_V_we0),
        .I4(digit_location_7_V_3_reg_4817[5]),
        .O(\digit_location_7_V_4_reg_5368[5]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_7_V_4_reg_5368[6]_i_1 
       (.I0(\digit_location_0_V_reg_4905[6]_i_2_n_7 ),
        .I1(\digit_location_7_V_4_reg_5368[7]_i_2_n_7 ),
        .I2(digit_location_7_V_4_reg_5368[6]),
        .I3(ap_enable_reg_pp4_iter3_reg_0),
        .I4(digit_location_7_V_3_reg_4817[6]),
        .O(\digit_location_7_V_4_reg_5368[6]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_7_V_4_reg_5368[7]_i_1 
       (.I0(\digit_location_0_V_reg_4905[7]_i_2_n_7 ),
        .I1(\digit_location_7_V_4_reg_5368[7]_i_2_n_7 ),
        .I2(digit_location_7_V_4_reg_5368[7]),
        .I3(ap_enable_reg_pp4_iter3_reg_0),
        .I4(digit_location_7_V_3_reg_4817[7]),
        .O(\digit_location_7_V_4_reg_5368[7]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'h8A800A0080800000)) 
    \digit_location_7_V_4_reg_5368[7]_i_2 
       (.I0(\digit_location_7_V_4_reg_5368[7]_i_3_n_7 ),
        .I1(digit_V_1_reg_7075_pp4_iter2_reg[0]),
        .I2(\p_0149_0_i_i_reg_4916[3]_i_2_n_7 ),
        .I3(p_0149_0_i_i_reg_4916[0]),
        .I4(digit_V_1_reg_7075_pp4_iter2_reg[1]),
        .I5(p_0149_0_i_i_reg_4916[1]),
        .O(\digit_location_7_V_4_reg_5368[7]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'h00C0000000C0A0A0)) 
    \digit_location_7_V_4_reg_5368[7]_i_3 
       (.I0(p_0149_0_i_i_reg_4916[2]),
        .I1(digit_V_1_reg_7075_pp4_iter2_reg[2]),
        .I2(previous_sorting_fre_3_reg_71080),
        .I3(digit_V_1_reg_7075_pp4_iter2_reg[3]),
        .I4(\p_0149_0_i_i_reg_4916[3]_i_2_n_7 ),
        .I5(p_0149_0_i_i_reg_4916[3]),
        .O(\digit_location_7_V_4_reg_5368[7]_i_3_n_7 ));
  FDRE \digit_location_7_V_4_reg_5368_reg[0] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_3_reg_71080),
        .D(\digit_location_7_V_4_reg_5368[0]_i_1_n_7 ),
        .Q(digit_location_7_V_4_reg_5368[0]),
        .R(1'b0));
  FDRE \digit_location_7_V_4_reg_5368_reg[1] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_3_reg_71080),
        .D(\digit_location_7_V_4_reg_5368[1]_i_1_n_7 ),
        .Q(digit_location_7_V_4_reg_5368[1]),
        .R(1'b0));
  FDRE \digit_location_7_V_4_reg_5368_reg[2] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_3_reg_71080),
        .D(\digit_location_7_V_4_reg_5368[2]_i_1_n_7 ),
        .Q(digit_location_7_V_4_reg_5368[2]),
        .R(1'b0));
  FDRE \digit_location_7_V_4_reg_5368_reg[3] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_3_reg_71080),
        .D(\digit_location_7_V_4_reg_5368[3]_i_1_n_7 ),
        .Q(digit_location_7_V_4_reg_5368[3]),
        .R(1'b0));
  FDRE \digit_location_7_V_4_reg_5368_reg[4] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_3_reg_71080),
        .D(\digit_location_7_V_4_reg_5368[4]_i_1_n_7 ),
        .Q(digit_location_7_V_4_reg_5368[4]),
        .R(1'b0));
  FDRE \digit_location_7_V_4_reg_5368_reg[5] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_3_reg_71080),
        .D(\digit_location_7_V_4_reg_5368[5]_i_1_n_7 ),
        .Q(digit_location_7_V_4_reg_5368[5]),
        .R(1'b0));
  FDRE \digit_location_7_V_4_reg_5368_reg[6] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_3_reg_71080),
        .D(\digit_location_7_V_4_reg_5368[6]_i_1_n_7 ),
        .Q(digit_location_7_V_4_reg_5368[6]),
        .R(1'b0));
  FDRE \digit_location_7_V_4_reg_5368_reg[7] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_3_reg_71080),
        .D(\digit_location_7_V_4_reg_5368[7]_i_1_n_7 ),
        .Q(digit_location_7_V_4_reg_5368[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_7_V_s_reg_400[0]_i_1 
       (.I0(digit_location_0_V_reg_4905[0]),
        .I1(\digit_location_7_V_s_reg_400[7]_i_2_n_7 ),
        .I2(digit_location_7_V_3_reg_4817[0]),
        .O(ap_phi_mux_digit_location_7_V_5_phi_fu_6252_p32[0]));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_7_V_s_reg_400[1]_i_1 
       (.I0(digit_location_0_V_reg_4905[1]),
        .I1(\digit_location_7_V_s_reg_400[7]_i_2_n_7 ),
        .I2(digit_location_7_V_3_reg_4817[1]),
        .O(ap_phi_mux_digit_location_7_V_5_phi_fu_6252_p32[1]));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_7_V_s_reg_400[2]_i_1 
       (.I0(digit_location_0_V_reg_4905[2]),
        .I1(\digit_location_7_V_s_reg_400[7]_i_2_n_7 ),
        .I2(digit_location_7_V_3_reg_4817[2]),
        .O(ap_phi_mux_digit_location_7_V_5_phi_fu_6252_p32[2]));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_7_V_s_reg_400[3]_i_1 
       (.I0(digit_location_0_V_reg_4905[3]),
        .I1(\digit_location_7_V_s_reg_400[7]_i_2_n_7 ),
        .I2(digit_location_7_V_3_reg_4817[3]),
        .O(ap_phi_mux_digit_location_7_V_5_phi_fu_6252_p32[3]));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_7_V_s_reg_400[4]_i_1 
       (.I0(digit_location_0_V_reg_4905[4]),
        .I1(\digit_location_7_V_s_reg_400[7]_i_2_n_7 ),
        .I2(digit_location_7_V_3_reg_4817[4]),
        .O(ap_phi_mux_digit_location_7_V_5_phi_fu_6252_p32[4]));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_7_V_s_reg_400[5]_i_1 
       (.I0(digit_location_0_V_reg_4905[5]),
        .I1(\digit_location_7_V_s_reg_400[7]_i_2_n_7 ),
        .I2(digit_location_7_V_3_reg_4817[5]),
        .O(ap_phi_mux_digit_location_7_V_5_phi_fu_6252_p32[5]));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_7_V_s_reg_400[6]_i_1 
       (.I0(digit_location_0_V_reg_4905[6]),
        .I1(\digit_location_7_V_s_reg_400[7]_i_2_n_7 ),
        .I2(digit_location_7_V_3_reg_4817[6]),
        .O(ap_phi_mux_digit_location_7_V_5_phi_fu_6252_p32[6]));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_7_V_s_reg_400[7]_i_1 
       (.I0(digit_location_0_V_reg_4905[7]),
        .I1(\digit_location_7_V_s_reg_400[7]_i_2_n_7 ),
        .I2(digit_location_7_V_3_reg_4817[7]),
        .O(ap_phi_mux_digit_location_7_V_5_phi_fu_6252_p32[7]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT5 #(
    .INIT(32'h40000000)) 
    \digit_location_7_V_s_reg_400[7]_i_2 
       (.I0(p_0149_0_i_i_reg_4916[3]),
        .I1(ap_CS_fsm_state23),
        .I2(p_0149_0_i_i_reg_4916[2]),
        .I3(p_0149_0_i_i_reg_4916[1]),
        .I4(p_0149_0_i_i_reg_4916[0]),
        .O(\digit_location_7_V_s_reg_400[7]_i_2_n_7 ));
  FDRE \digit_location_7_V_s_reg_400_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(ap_phi_mux_digit_location_7_V_5_phi_fu_6252_p32[0]),
        .Q(digit_location_7_V_s_reg_400[0]),
        .R(1'b0));
  FDRE \digit_location_7_V_s_reg_400_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(ap_phi_mux_digit_location_7_V_5_phi_fu_6252_p32[1]),
        .Q(digit_location_7_V_s_reg_400[1]),
        .R(1'b0));
  FDRE \digit_location_7_V_s_reg_400_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(ap_phi_mux_digit_location_7_V_5_phi_fu_6252_p32[2]),
        .Q(digit_location_7_V_s_reg_400[2]),
        .R(1'b0));
  FDRE \digit_location_7_V_s_reg_400_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(ap_phi_mux_digit_location_7_V_5_phi_fu_6252_p32[3]),
        .Q(digit_location_7_V_s_reg_400[3]),
        .R(1'b0));
  FDRE \digit_location_7_V_s_reg_400_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(ap_phi_mux_digit_location_7_V_5_phi_fu_6252_p32[4]),
        .Q(digit_location_7_V_s_reg_400[4]),
        .R(1'b0));
  FDRE \digit_location_7_V_s_reg_400_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(ap_phi_mux_digit_location_7_V_5_phi_fu_6252_p32[5]),
        .Q(digit_location_7_V_s_reg_400[5]),
        .R(1'b0));
  FDRE \digit_location_7_V_s_reg_400_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(ap_phi_mux_digit_location_7_V_5_phi_fu_6252_p32[6]),
        .Q(digit_location_7_V_s_reg_400[6]),
        .R(1'b0));
  FDRE \digit_location_7_V_s_reg_400_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(ap_phi_mux_digit_location_7_V_5_phi_fu_6252_p32[7]),
        .Q(digit_location_7_V_s_reg_400[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \digit_location_8_V_1_reg_3792[0]_i_1 
       (.I0(digit_location_8_V_s_reg_388[0]),
        .I1(digit_location_1_V_fu_6811_p2[0]),
        .I2(\digit_location_8_V_1_reg_3792[7]_i_2_n_7 ),
        .I3(digit_location_8_V_1_reg_3792[0]),
        .I4(\digit_location_14_V_2_reg_3726[7]_i_3_n_7 ),
        .O(\digit_location_8_V_1_reg_3792[0]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \digit_location_8_V_1_reg_3792[1]_i_1 
       (.I0(digit_location_8_V_s_reg_388[1]),
        .I1(digit_location_1_V_fu_6811_p2[1]),
        .I2(\digit_location_8_V_1_reg_3792[7]_i_2_n_7 ),
        .I3(digit_location_8_V_1_reg_3792[1]),
        .I4(\digit_location_14_V_2_reg_3726[7]_i_3_n_7 ),
        .O(\digit_location_8_V_1_reg_3792[1]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \digit_location_8_V_1_reg_3792[2]_i_1 
       (.I0(digit_location_8_V_s_reg_388[2]),
        .I1(digit_location_1_V_fu_6811_p2[2]),
        .I2(\digit_location_8_V_1_reg_3792[7]_i_2_n_7 ),
        .I3(digit_location_8_V_1_reg_3792[2]),
        .I4(\digit_location_14_V_2_reg_3726[7]_i_3_n_7 ),
        .O(\digit_location_8_V_1_reg_3792[2]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \digit_location_8_V_1_reg_3792[3]_i_1 
       (.I0(digit_location_8_V_s_reg_388[3]),
        .I1(digit_location_1_V_fu_6811_p2[3]),
        .I2(\digit_location_8_V_1_reg_3792[7]_i_2_n_7 ),
        .I3(digit_location_8_V_1_reg_3792[3]),
        .I4(\digit_location_14_V_2_reg_3726[7]_i_3_n_7 ),
        .O(\digit_location_8_V_1_reg_3792[3]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \digit_location_8_V_1_reg_3792[4]_i_1 
       (.I0(digit_location_8_V_s_reg_388[4]),
        .I1(digit_location_1_V_fu_6811_p2[4]),
        .I2(\digit_location_8_V_1_reg_3792[7]_i_2_n_7 ),
        .I3(digit_location_8_V_1_reg_3792[4]),
        .I4(\digit_location_14_V_2_reg_3726[7]_i_3_n_7 ),
        .O(\digit_location_8_V_1_reg_3792[4]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \digit_location_8_V_1_reg_3792[5]_i_1 
       (.I0(digit_location_8_V_s_reg_388[5]),
        .I1(digit_location_1_V_fu_6811_p2[5]),
        .I2(\digit_location_8_V_1_reg_3792[7]_i_2_n_7 ),
        .I3(digit_location_8_V_1_reg_3792[5]),
        .I4(\digit_location_14_V_2_reg_3726[7]_i_3_n_7 ),
        .O(\digit_location_8_V_1_reg_3792[5]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \digit_location_8_V_1_reg_3792[6]_i_1 
       (.I0(digit_location_8_V_s_reg_388[6]),
        .I1(digit_location_1_V_fu_6811_p2[6]),
        .I2(\digit_location_8_V_1_reg_3792[7]_i_2_n_7 ),
        .I3(digit_location_8_V_1_reg_3792[6]),
        .I4(\digit_location_14_V_2_reg_3726[7]_i_3_n_7 ),
        .O(\digit_location_8_V_1_reg_3792[6]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \digit_location_8_V_1_reg_3792[7]_i_1 
       (.I0(digit_location_8_V_s_reg_388[7]),
        .I1(digit_location_1_V_fu_6811_p2[7]),
        .I2(\digit_location_8_V_1_reg_3792[7]_i_2_n_7 ),
        .I3(digit_location_8_V_1_reg_3792[7]),
        .I4(\digit_location_14_V_2_reg_3726[7]_i_3_n_7 ),
        .O(\digit_location_8_V_1_reg_3792[7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    \digit_location_8_V_1_reg_3792[7]_i_2 
       (.I0(trunc_ln60_reg_7041[0]),
        .I1(trunc_ln60_reg_7041[2]),
        .I2(trunc_ln60_reg_7041[3]),
        .I3(\icmp_ln58_reg_7037_reg_n_7_[0] ),
        .I4(trunc_ln60_reg_7041[1]),
        .O(\digit_location_8_V_1_reg_3792[7]_i_2_n_7 ));
  FDRE \digit_location_8_V_1_reg_3792_reg[0] 
       (.C(ap_clk),
        .CE(digit_location_9_V_1_reg_3781),
        .D(\digit_location_8_V_1_reg_3792[0]_i_1_n_7 ),
        .Q(digit_location_8_V_1_reg_3792[0]),
        .R(1'b0));
  FDRE \digit_location_8_V_1_reg_3792_reg[1] 
       (.C(ap_clk),
        .CE(digit_location_9_V_1_reg_3781),
        .D(\digit_location_8_V_1_reg_3792[1]_i_1_n_7 ),
        .Q(digit_location_8_V_1_reg_3792[1]),
        .R(1'b0));
  FDRE \digit_location_8_V_1_reg_3792_reg[2] 
       (.C(ap_clk),
        .CE(digit_location_9_V_1_reg_3781),
        .D(\digit_location_8_V_1_reg_3792[2]_i_1_n_7 ),
        .Q(digit_location_8_V_1_reg_3792[2]),
        .R(1'b0));
  FDRE \digit_location_8_V_1_reg_3792_reg[3] 
       (.C(ap_clk),
        .CE(digit_location_9_V_1_reg_3781),
        .D(\digit_location_8_V_1_reg_3792[3]_i_1_n_7 ),
        .Q(digit_location_8_V_1_reg_3792[3]),
        .R(1'b0));
  FDRE \digit_location_8_V_1_reg_3792_reg[4] 
       (.C(ap_clk),
        .CE(digit_location_9_V_1_reg_3781),
        .D(\digit_location_8_V_1_reg_3792[4]_i_1_n_7 ),
        .Q(digit_location_8_V_1_reg_3792[4]),
        .R(1'b0));
  FDRE \digit_location_8_V_1_reg_3792_reg[5] 
       (.C(ap_clk),
        .CE(digit_location_9_V_1_reg_3781),
        .D(\digit_location_8_V_1_reg_3792[5]_i_1_n_7 ),
        .Q(digit_location_8_V_1_reg_3792[5]),
        .R(1'b0));
  FDRE \digit_location_8_V_1_reg_3792_reg[6] 
       (.C(ap_clk),
        .CE(digit_location_9_V_1_reg_3781),
        .D(\digit_location_8_V_1_reg_3792[6]_i_1_n_7 ),
        .Q(digit_location_8_V_1_reg_3792[6]),
        .R(1'b0));
  FDRE \digit_location_8_V_1_reg_3792_reg[7] 
       (.C(ap_clk),
        .CE(digit_location_9_V_1_reg_3781),
        .D(\digit_location_8_V_1_reg_3792[7]_i_1_n_7 ),
        .Q(digit_location_8_V_1_reg_3792[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_8_V_3_reg_4806[0]_i_1 
       (.I0(digit_location_8_V_1_reg_3792[0]),
        .I1(ap_CS_fsm_state18),
        .I2(digit_location_8_V_4_reg_5313[0]),
        .I3(\digit_location_0_V_reg_4905[0]_i_2_n_7 ),
        .I4(digit_location_8_V_3_reg_4806[0]),
        .O(\digit_location_8_V_3_reg_4806[0]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_8_V_3_reg_4806[1]_i_1 
       (.I0(digit_location_8_V_1_reg_3792[1]),
        .I1(ap_CS_fsm_state18),
        .I2(digit_location_8_V_4_reg_5313[1]),
        .I3(\digit_location_0_V_reg_4905[0]_i_2_n_7 ),
        .I4(digit_location_8_V_3_reg_4806[1]),
        .O(\digit_location_8_V_3_reg_4806[1]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_8_V_3_reg_4806[2]_i_1 
       (.I0(digit_location_8_V_1_reg_3792[2]),
        .I1(ap_CS_fsm_state18),
        .I2(digit_location_8_V_4_reg_5313[2]),
        .I3(sort_U0_out_value_V_we0),
        .I4(digit_location_8_V_3_reg_4806[2]),
        .O(\digit_location_8_V_3_reg_4806[2]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_8_V_3_reg_4806[3]_i_1 
       (.I0(digit_location_8_V_1_reg_3792[3]),
        .I1(ap_CS_fsm_state18),
        .I2(digit_location_8_V_4_reg_5313[3]),
        .I3(sort_U0_out_value_V_we0),
        .I4(digit_location_8_V_3_reg_4806[3]),
        .O(\digit_location_8_V_3_reg_4806[3]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_8_V_3_reg_4806[4]_i_1 
       (.I0(digit_location_8_V_1_reg_3792[4]),
        .I1(ap_CS_fsm_state18),
        .I2(digit_location_8_V_4_reg_5313[4]),
        .I3(sort_U0_out_value_V_we0),
        .I4(digit_location_8_V_3_reg_4806[4]),
        .O(\digit_location_8_V_3_reg_4806[4]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_8_V_3_reg_4806[5]_i_1 
       (.I0(digit_location_8_V_1_reg_3792[5]),
        .I1(ap_CS_fsm_state18),
        .I2(digit_location_8_V_4_reg_5313[5]),
        .I3(sort_U0_out_value_V_we0),
        .I4(digit_location_8_V_3_reg_4806[5]),
        .O(\digit_location_8_V_3_reg_4806[5]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_8_V_3_reg_4806[6]_i_1 
       (.I0(digit_location_8_V_1_reg_3792[6]),
        .I1(ap_CS_fsm_state18),
        .I2(digit_location_8_V_4_reg_5313[6]),
        .I3(ap_enable_reg_pp4_iter3_reg_0),
        .I4(digit_location_8_V_3_reg_4806[6]),
        .O(\digit_location_8_V_3_reg_4806[6]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_8_V_3_reg_4806[7]_i_1 
       (.I0(digit_location_8_V_1_reg_3792[7]),
        .I1(ap_CS_fsm_state18),
        .I2(digit_location_8_V_4_reg_5313[7]),
        .I3(ap_enable_reg_pp4_iter3_reg_0),
        .I4(digit_location_8_V_3_reg_4806[7]),
        .O(\digit_location_8_V_3_reg_4806[7]_i_1_n_7 ));
  FDRE \digit_location_8_V_3_reg_4806_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_8_V_3_reg_4806[0]_i_1_n_7 ),
        .Q(digit_location_8_V_3_reg_4806[0]),
        .R(1'b0));
  FDRE \digit_location_8_V_3_reg_4806_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_8_V_3_reg_4806[1]_i_1_n_7 ),
        .Q(digit_location_8_V_3_reg_4806[1]),
        .R(1'b0));
  FDRE \digit_location_8_V_3_reg_4806_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_8_V_3_reg_4806[2]_i_1_n_7 ),
        .Q(digit_location_8_V_3_reg_4806[2]),
        .R(1'b0));
  FDRE \digit_location_8_V_3_reg_4806_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_8_V_3_reg_4806[3]_i_1_n_7 ),
        .Q(digit_location_8_V_3_reg_4806[3]),
        .R(1'b0));
  FDRE \digit_location_8_V_3_reg_4806_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_8_V_3_reg_4806[4]_i_1_n_7 ),
        .Q(digit_location_8_V_3_reg_4806[4]),
        .R(1'b0));
  FDRE \digit_location_8_V_3_reg_4806_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_8_V_3_reg_4806[5]_i_1_n_7 ),
        .Q(digit_location_8_V_3_reg_4806[5]),
        .R(1'b0));
  FDRE \digit_location_8_V_3_reg_4806_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_8_V_3_reg_4806[6]_i_1_n_7 ),
        .Q(digit_location_8_V_3_reg_4806[6]),
        .R(1'b0));
  FDRE \digit_location_8_V_3_reg_4806_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_8_V_3_reg_4806[7]_i_1_n_7 ),
        .Q(digit_location_8_V_3_reg_4806[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_8_V_4_reg_5313[0]_i_1 
       (.I0(\digit_location_15_V_3_reg_4928[0]_i_2_n_7 ),
        .I1(\digit_location_8_V_4_reg_5313[7]_i_2_n_7 ),
        .I2(digit_location_8_V_4_reg_5313[0]),
        .I3(\digit_location_0_V_reg_4905[0]_i_2_n_7 ),
        .I4(digit_location_8_V_3_reg_4806[0]),
        .O(\digit_location_8_V_4_reg_5313[0]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_8_V_4_reg_5313[1]_i_1 
       (.I0(\digit_location_0_V_reg_4905[1]_i_2_n_7 ),
        .I1(\digit_location_8_V_4_reg_5313[7]_i_2_n_7 ),
        .I2(digit_location_8_V_4_reg_5313[1]),
        .I3(\digit_location_0_V_reg_4905[0]_i_2_n_7 ),
        .I4(digit_location_8_V_3_reg_4806[1]),
        .O(\digit_location_8_V_4_reg_5313[1]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_8_V_4_reg_5313[2]_i_1 
       (.I0(\digit_location_0_V_reg_4905[2]_i_2_n_7 ),
        .I1(\digit_location_8_V_4_reg_5313[7]_i_2_n_7 ),
        .I2(digit_location_8_V_4_reg_5313[2]),
        .I3(sort_U0_out_value_V_we0),
        .I4(digit_location_8_V_3_reg_4806[2]),
        .O(\digit_location_8_V_4_reg_5313[2]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_8_V_4_reg_5313[3]_i_1 
       (.I0(\digit_location_0_V_reg_4905[3]_i_2_n_7 ),
        .I1(\digit_location_8_V_4_reg_5313[7]_i_2_n_7 ),
        .I2(digit_location_8_V_4_reg_5313[3]),
        .I3(sort_U0_out_value_V_we0),
        .I4(digit_location_8_V_3_reg_4806[3]),
        .O(\digit_location_8_V_4_reg_5313[3]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_8_V_4_reg_5313[4]_i_1 
       (.I0(\digit_location_0_V_reg_4905[4]_i_2_n_7 ),
        .I1(\digit_location_8_V_4_reg_5313[7]_i_2_n_7 ),
        .I2(digit_location_8_V_4_reg_5313[4]),
        .I3(sort_U0_out_value_V_we0),
        .I4(digit_location_8_V_3_reg_4806[4]),
        .O(\digit_location_8_V_4_reg_5313[4]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_8_V_4_reg_5313[5]_i_1 
       (.I0(\digit_location_0_V_reg_4905[5]_i_2_n_7 ),
        .I1(\digit_location_8_V_4_reg_5313[7]_i_2_n_7 ),
        .I2(digit_location_8_V_4_reg_5313[5]),
        .I3(sort_U0_out_value_V_we0),
        .I4(digit_location_8_V_3_reg_4806[5]),
        .O(\digit_location_8_V_4_reg_5313[5]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_8_V_4_reg_5313[6]_i_1 
       (.I0(\digit_location_0_V_reg_4905[6]_i_2_n_7 ),
        .I1(\digit_location_8_V_4_reg_5313[7]_i_2_n_7 ),
        .I2(digit_location_8_V_4_reg_5313[6]),
        .I3(ap_enable_reg_pp4_iter3_reg_0),
        .I4(digit_location_8_V_3_reg_4806[6]),
        .O(\digit_location_8_V_4_reg_5313[6]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_8_V_4_reg_5313[7]_i_1 
       (.I0(\digit_location_0_V_reg_4905[7]_i_2_n_7 ),
        .I1(\digit_location_8_V_4_reg_5313[7]_i_2_n_7 ),
        .I2(digit_location_8_V_4_reg_5313[7]),
        .I3(ap_enable_reg_pp4_iter3_reg_0),
        .I4(digit_location_8_V_3_reg_4806[7]),
        .O(\digit_location_8_V_4_reg_5313[7]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'h0044034700000000)) 
    \digit_location_8_V_4_reg_5313[7]_i_2 
       (.I0(digit_V_1_reg_7075_pp4_iter2_reg[0]),
        .I1(\p_0149_0_i_i_reg_4916[3]_i_2_n_7 ),
        .I2(p_0149_0_i_i_reg_4916[0]),
        .I3(digit_V_1_reg_7075_pp4_iter2_reg[1]),
        .I4(p_0149_0_i_i_reg_4916[1]),
        .I5(\digit_location_11_V_4_reg_5148[7]_i_3_n_7 ),
        .O(\digit_location_8_V_4_reg_5313[7]_i_2_n_7 ));
  FDRE \digit_location_8_V_4_reg_5313_reg[0] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_3_reg_71080),
        .D(\digit_location_8_V_4_reg_5313[0]_i_1_n_7 ),
        .Q(digit_location_8_V_4_reg_5313[0]),
        .R(1'b0));
  FDRE \digit_location_8_V_4_reg_5313_reg[1] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_3_reg_71080),
        .D(\digit_location_8_V_4_reg_5313[1]_i_1_n_7 ),
        .Q(digit_location_8_V_4_reg_5313[1]),
        .R(1'b0));
  FDRE \digit_location_8_V_4_reg_5313_reg[2] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_3_reg_71080),
        .D(\digit_location_8_V_4_reg_5313[2]_i_1_n_7 ),
        .Q(digit_location_8_V_4_reg_5313[2]),
        .R(1'b0));
  FDRE \digit_location_8_V_4_reg_5313_reg[3] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_3_reg_71080),
        .D(\digit_location_8_V_4_reg_5313[3]_i_1_n_7 ),
        .Q(digit_location_8_V_4_reg_5313[3]),
        .R(1'b0));
  FDRE \digit_location_8_V_4_reg_5313_reg[4] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_3_reg_71080),
        .D(\digit_location_8_V_4_reg_5313[4]_i_1_n_7 ),
        .Q(digit_location_8_V_4_reg_5313[4]),
        .R(1'b0));
  FDRE \digit_location_8_V_4_reg_5313_reg[5] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_3_reg_71080),
        .D(\digit_location_8_V_4_reg_5313[5]_i_1_n_7 ),
        .Q(digit_location_8_V_4_reg_5313[5]),
        .R(1'b0));
  FDRE \digit_location_8_V_4_reg_5313_reg[6] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_3_reg_71080),
        .D(\digit_location_8_V_4_reg_5313[6]_i_1_n_7 ),
        .Q(digit_location_8_V_4_reg_5313[6]),
        .R(1'b0));
  FDRE \digit_location_8_V_4_reg_5313_reg[7] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_3_reg_71080),
        .D(\digit_location_8_V_4_reg_5313[7]_i_1_n_7 ),
        .Q(digit_location_8_V_4_reg_5313[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_8_V_s_reg_388[0]_i_1 
       (.I0(digit_location_0_V_reg_4905[0]),
        .I1(\digit_location_8_V_s_reg_388[7]_i_2_n_7 ),
        .I2(digit_location_8_V_3_reg_4806[0]),
        .O(ap_phi_mux_digit_location_8_V_5_phi_fu_6197_p32[0]));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_8_V_s_reg_388[1]_i_1 
       (.I0(digit_location_0_V_reg_4905[1]),
        .I1(\digit_location_8_V_s_reg_388[7]_i_2_n_7 ),
        .I2(digit_location_8_V_3_reg_4806[1]),
        .O(ap_phi_mux_digit_location_8_V_5_phi_fu_6197_p32[1]));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_8_V_s_reg_388[2]_i_1 
       (.I0(digit_location_0_V_reg_4905[2]),
        .I1(\digit_location_8_V_s_reg_388[7]_i_2_n_7 ),
        .I2(digit_location_8_V_3_reg_4806[2]),
        .O(ap_phi_mux_digit_location_8_V_5_phi_fu_6197_p32[2]));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_8_V_s_reg_388[3]_i_1 
       (.I0(digit_location_0_V_reg_4905[3]),
        .I1(\digit_location_8_V_s_reg_388[7]_i_2_n_7 ),
        .I2(digit_location_8_V_3_reg_4806[3]),
        .O(ap_phi_mux_digit_location_8_V_5_phi_fu_6197_p32[3]));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_8_V_s_reg_388[4]_i_1 
       (.I0(digit_location_0_V_reg_4905[4]),
        .I1(\digit_location_8_V_s_reg_388[7]_i_2_n_7 ),
        .I2(digit_location_8_V_3_reg_4806[4]),
        .O(ap_phi_mux_digit_location_8_V_5_phi_fu_6197_p32[4]));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_8_V_s_reg_388[5]_i_1 
       (.I0(digit_location_0_V_reg_4905[5]),
        .I1(\digit_location_8_V_s_reg_388[7]_i_2_n_7 ),
        .I2(digit_location_8_V_3_reg_4806[5]),
        .O(ap_phi_mux_digit_location_8_V_5_phi_fu_6197_p32[5]));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_8_V_s_reg_388[6]_i_1 
       (.I0(digit_location_0_V_reg_4905[6]),
        .I1(\digit_location_8_V_s_reg_388[7]_i_2_n_7 ),
        .I2(digit_location_8_V_3_reg_4806[6]),
        .O(ap_phi_mux_digit_location_8_V_5_phi_fu_6197_p32[6]));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_8_V_s_reg_388[7]_i_1 
       (.I0(digit_location_0_V_reg_4905[7]),
        .I1(\digit_location_8_V_s_reg_388[7]_i_2_n_7 ),
        .I2(digit_location_8_V_3_reg_4806[7]),
        .O(ap_phi_mux_digit_location_8_V_5_phi_fu_6197_p32[7]));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \digit_location_8_V_s_reg_388[7]_i_2 
       (.I0(p_0149_0_i_i_reg_4916[2]),
        .I1(ap_CS_fsm_state23),
        .I2(p_0149_0_i_i_reg_4916[3]),
        .I3(p_0149_0_i_i_reg_4916[1]),
        .I4(p_0149_0_i_i_reg_4916[0]),
        .O(\digit_location_8_V_s_reg_388[7]_i_2_n_7 ));
  FDRE \digit_location_8_V_s_reg_388_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(ap_phi_mux_digit_location_8_V_5_phi_fu_6197_p32[0]),
        .Q(digit_location_8_V_s_reg_388[0]),
        .R(1'b0));
  FDRE \digit_location_8_V_s_reg_388_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(ap_phi_mux_digit_location_8_V_5_phi_fu_6197_p32[1]),
        .Q(digit_location_8_V_s_reg_388[1]),
        .R(1'b0));
  FDRE \digit_location_8_V_s_reg_388_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(ap_phi_mux_digit_location_8_V_5_phi_fu_6197_p32[2]),
        .Q(digit_location_8_V_s_reg_388[2]),
        .R(1'b0));
  FDRE \digit_location_8_V_s_reg_388_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(ap_phi_mux_digit_location_8_V_5_phi_fu_6197_p32[3]),
        .Q(digit_location_8_V_s_reg_388[3]),
        .R(1'b0));
  FDRE \digit_location_8_V_s_reg_388_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(ap_phi_mux_digit_location_8_V_5_phi_fu_6197_p32[4]),
        .Q(digit_location_8_V_s_reg_388[4]),
        .R(1'b0));
  FDRE \digit_location_8_V_s_reg_388_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(ap_phi_mux_digit_location_8_V_5_phi_fu_6197_p32[5]),
        .Q(digit_location_8_V_s_reg_388[5]),
        .R(1'b0));
  FDRE \digit_location_8_V_s_reg_388_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(ap_phi_mux_digit_location_8_V_5_phi_fu_6197_p32[6]),
        .Q(digit_location_8_V_s_reg_388[6]),
        .R(1'b0));
  FDRE \digit_location_8_V_s_reg_388_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(ap_phi_mux_digit_location_8_V_5_phi_fu_6197_p32[7]),
        .Q(digit_location_8_V_s_reg_388[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \digit_location_9_V_1_reg_3781[0]_i_1 
       (.I0(digit_location_9_V_s_reg_376[0]),
        .I1(digit_location_1_V_fu_6811_p2[0]),
        .I2(\digit_location_9_V_1_reg_3781[7]_i_2_n_7 ),
        .I3(\digit_location_9_V_1_reg_3781_reg_n_7_[0] ),
        .I4(\digit_location_14_V_2_reg_3726[7]_i_3_n_7 ),
        .O(\digit_location_9_V_1_reg_3781[0]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \digit_location_9_V_1_reg_3781[1]_i_1 
       (.I0(digit_location_9_V_s_reg_376[1]),
        .I1(digit_location_1_V_fu_6811_p2[1]),
        .I2(\digit_location_9_V_1_reg_3781[7]_i_2_n_7 ),
        .I3(\digit_location_9_V_1_reg_3781_reg_n_7_[1] ),
        .I4(\digit_location_14_V_2_reg_3726[7]_i_3_n_7 ),
        .O(\digit_location_9_V_1_reg_3781[1]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \digit_location_9_V_1_reg_3781[2]_i_1 
       (.I0(digit_location_9_V_s_reg_376[2]),
        .I1(digit_location_1_V_fu_6811_p2[2]),
        .I2(\digit_location_9_V_1_reg_3781[7]_i_2_n_7 ),
        .I3(\digit_location_9_V_1_reg_3781_reg_n_7_[2] ),
        .I4(\digit_location_14_V_2_reg_3726[7]_i_3_n_7 ),
        .O(\digit_location_9_V_1_reg_3781[2]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \digit_location_9_V_1_reg_3781[3]_i_1 
       (.I0(digit_location_9_V_s_reg_376[3]),
        .I1(digit_location_1_V_fu_6811_p2[3]),
        .I2(\digit_location_9_V_1_reg_3781[7]_i_2_n_7 ),
        .I3(\digit_location_9_V_1_reg_3781_reg_n_7_[3] ),
        .I4(\digit_location_14_V_2_reg_3726[7]_i_3_n_7 ),
        .O(\digit_location_9_V_1_reg_3781[3]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \digit_location_9_V_1_reg_3781[4]_i_1 
       (.I0(digit_location_9_V_s_reg_376[4]),
        .I1(digit_location_1_V_fu_6811_p2[4]),
        .I2(\digit_location_9_V_1_reg_3781[7]_i_2_n_7 ),
        .I3(\digit_location_9_V_1_reg_3781_reg_n_7_[4] ),
        .I4(\digit_location_14_V_2_reg_3726[7]_i_3_n_7 ),
        .O(\digit_location_9_V_1_reg_3781[4]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \digit_location_9_V_1_reg_3781[5]_i_1 
       (.I0(digit_location_9_V_s_reg_376[5]),
        .I1(digit_location_1_V_fu_6811_p2[5]),
        .I2(\digit_location_9_V_1_reg_3781[7]_i_2_n_7 ),
        .I3(\digit_location_9_V_1_reg_3781_reg_n_7_[5] ),
        .I4(\digit_location_14_V_2_reg_3726[7]_i_3_n_7 ),
        .O(\digit_location_9_V_1_reg_3781[5]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \digit_location_9_V_1_reg_3781[6]_i_1 
       (.I0(digit_location_9_V_s_reg_376[6]),
        .I1(digit_location_1_V_fu_6811_p2[6]),
        .I2(\digit_location_9_V_1_reg_3781[7]_i_2_n_7 ),
        .I3(\digit_location_9_V_1_reg_3781_reg_n_7_[6] ),
        .I4(\digit_location_14_V_2_reg_3726[7]_i_3_n_7 ),
        .O(\digit_location_9_V_1_reg_3781[6]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \digit_location_9_V_1_reg_3781[7]_i_1 
       (.I0(digit_location_9_V_s_reg_376[7]),
        .I1(digit_location_1_V_fu_6811_p2[7]),
        .I2(\digit_location_9_V_1_reg_3781[7]_i_2_n_7 ),
        .I3(\digit_location_9_V_1_reg_3781_reg_n_7_[7] ),
        .I4(\digit_location_14_V_2_reg_3726[7]_i_3_n_7 ),
        .O(\digit_location_9_V_1_reg_3781[7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT5 #(
    .INIT(32'h00000020)) 
    \digit_location_9_V_1_reg_3781[7]_i_2 
       (.I0(trunc_ln60_reg_7041[0]),
        .I1(trunc_ln60_reg_7041[2]),
        .I2(trunc_ln60_reg_7041[3]),
        .I3(\icmp_ln58_reg_7037_reg_n_7_[0] ),
        .I4(trunc_ln60_reg_7041[1]),
        .O(\digit_location_9_V_1_reg_3781[7]_i_2_n_7 ));
  FDRE \digit_location_9_V_1_reg_3781_reg[0] 
       (.C(ap_clk),
        .CE(digit_location_9_V_1_reg_3781),
        .D(\digit_location_9_V_1_reg_3781[0]_i_1_n_7 ),
        .Q(\digit_location_9_V_1_reg_3781_reg_n_7_[0] ),
        .R(1'b0));
  FDRE \digit_location_9_V_1_reg_3781_reg[1] 
       (.C(ap_clk),
        .CE(digit_location_9_V_1_reg_3781),
        .D(\digit_location_9_V_1_reg_3781[1]_i_1_n_7 ),
        .Q(\digit_location_9_V_1_reg_3781_reg_n_7_[1] ),
        .R(1'b0));
  FDRE \digit_location_9_V_1_reg_3781_reg[2] 
       (.C(ap_clk),
        .CE(digit_location_9_V_1_reg_3781),
        .D(\digit_location_9_V_1_reg_3781[2]_i_1_n_7 ),
        .Q(\digit_location_9_V_1_reg_3781_reg_n_7_[2] ),
        .R(1'b0));
  FDRE \digit_location_9_V_1_reg_3781_reg[3] 
       (.C(ap_clk),
        .CE(digit_location_9_V_1_reg_3781),
        .D(\digit_location_9_V_1_reg_3781[3]_i_1_n_7 ),
        .Q(\digit_location_9_V_1_reg_3781_reg_n_7_[3] ),
        .R(1'b0));
  FDRE \digit_location_9_V_1_reg_3781_reg[4] 
       (.C(ap_clk),
        .CE(digit_location_9_V_1_reg_3781),
        .D(\digit_location_9_V_1_reg_3781[4]_i_1_n_7 ),
        .Q(\digit_location_9_V_1_reg_3781_reg_n_7_[4] ),
        .R(1'b0));
  FDRE \digit_location_9_V_1_reg_3781_reg[5] 
       (.C(ap_clk),
        .CE(digit_location_9_V_1_reg_3781),
        .D(\digit_location_9_V_1_reg_3781[5]_i_1_n_7 ),
        .Q(\digit_location_9_V_1_reg_3781_reg_n_7_[5] ),
        .R(1'b0));
  FDRE \digit_location_9_V_1_reg_3781_reg[6] 
       (.C(ap_clk),
        .CE(digit_location_9_V_1_reg_3781),
        .D(\digit_location_9_V_1_reg_3781[6]_i_1_n_7 ),
        .Q(\digit_location_9_V_1_reg_3781_reg_n_7_[6] ),
        .R(1'b0));
  FDRE \digit_location_9_V_1_reg_3781_reg[7] 
       (.C(ap_clk),
        .CE(digit_location_9_V_1_reg_3781),
        .D(\digit_location_9_V_1_reg_3781[7]_i_1_n_7 ),
        .Q(\digit_location_9_V_1_reg_3781_reg_n_7_[7] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_9_V_3_reg_4795[0]_i_1 
       (.I0(\digit_location_9_V_1_reg_3781_reg_n_7_[0] ),
        .I1(ap_CS_fsm_state18),
        .I2(digit_location_9_V_4_reg_5258[0]),
        .I3(\digit_location_0_V_reg_4905[0]_i_2_n_7 ),
        .I4(digit_location_9_V_3_reg_4795[0]),
        .O(\digit_location_9_V_3_reg_4795[0]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_9_V_3_reg_4795[1]_i_1 
       (.I0(\digit_location_9_V_1_reg_3781_reg_n_7_[1] ),
        .I1(ap_CS_fsm_state18),
        .I2(digit_location_9_V_4_reg_5258[1]),
        .I3(\digit_location_0_V_reg_4905[0]_i_2_n_7 ),
        .I4(digit_location_9_V_3_reg_4795[1]),
        .O(\digit_location_9_V_3_reg_4795[1]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_9_V_3_reg_4795[2]_i_1 
       (.I0(\digit_location_9_V_1_reg_3781_reg_n_7_[2] ),
        .I1(ap_CS_fsm_state18),
        .I2(digit_location_9_V_4_reg_5258[2]),
        .I3(sort_U0_out_value_V_we0),
        .I4(digit_location_9_V_3_reg_4795[2]),
        .O(\digit_location_9_V_3_reg_4795[2]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_9_V_3_reg_4795[3]_i_1 
       (.I0(\digit_location_9_V_1_reg_3781_reg_n_7_[3] ),
        .I1(ap_CS_fsm_state18),
        .I2(digit_location_9_V_4_reg_5258[3]),
        .I3(sort_U0_out_value_V_we0),
        .I4(digit_location_9_V_3_reg_4795[3]),
        .O(\digit_location_9_V_3_reg_4795[3]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_9_V_3_reg_4795[4]_i_1 
       (.I0(\digit_location_9_V_1_reg_3781_reg_n_7_[4] ),
        .I1(ap_CS_fsm_state18),
        .I2(digit_location_9_V_4_reg_5258[4]),
        .I3(sort_U0_out_value_V_we0),
        .I4(digit_location_9_V_3_reg_4795[4]),
        .O(\digit_location_9_V_3_reg_4795[4]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_9_V_3_reg_4795[5]_i_1 
       (.I0(\digit_location_9_V_1_reg_3781_reg_n_7_[5] ),
        .I1(ap_CS_fsm_state18),
        .I2(digit_location_9_V_4_reg_5258[5]),
        .I3(sort_U0_out_value_V_we0),
        .I4(digit_location_9_V_3_reg_4795[5]),
        .O(\digit_location_9_V_3_reg_4795[5]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_9_V_3_reg_4795[6]_i_1 
       (.I0(\digit_location_9_V_1_reg_3781_reg_n_7_[6] ),
        .I1(ap_CS_fsm_state18),
        .I2(digit_location_9_V_4_reg_5258[6]),
        .I3(ap_enable_reg_pp4_iter3_reg_0),
        .I4(digit_location_9_V_3_reg_4795[6]),
        .O(\digit_location_9_V_3_reg_4795[6]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_9_V_3_reg_4795[7]_i_1 
       (.I0(\digit_location_9_V_1_reg_3781_reg_n_7_[7] ),
        .I1(ap_CS_fsm_state18),
        .I2(digit_location_9_V_4_reg_5258[7]),
        .I3(ap_enable_reg_pp4_iter3_reg_0),
        .I4(digit_location_9_V_3_reg_4795[7]),
        .O(\digit_location_9_V_3_reg_4795[7]_i_1_n_7 ));
  FDRE \digit_location_9_V_3_reg_4795_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_9_V_3_reg_4795[0]_i_1_n_7 ),
        .Q(digit_location_9_V_3_reg_4795[0]),
        .R(1'b0));
  FDRE \digit_location_9_V_3_reg_4795_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_9_V_3_reg_4795[1]_i_1_n_7 ),
        .Q(digit_location_9_V_3_reg_4795[1]),
        .R(1'b0));
  FDRE \digit_location_9_V_3_reg_4795_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_9_V_3_reg_4795[2]_i_1_n_7 ),
        .Q(digit_location_9_V_3_reg_4795[2]),
        .R(1'b0));
  FDRE \digit_location_9_V_3_reg_4795_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_9_V_3_reg_4795[3]_i_1_n_7 ),
        .Q(digit_location_9_V_3_reg_4795[3]),
        .R(1'b0));
  FDRE \digit_location_9_V_3_reg_4795_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_9_V_3_reg_4795[4]_i_1_n_7 ),
        .Q(digit_location_9_V_3_reg_4795[4]),
        .R(1'b0));
  FDRE \digit_location_9_V_3_reg_4795_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_9_V_3_reg_4795[5]_i_1_n_7 ),
        .Q(digit_location_9_V_3_reg_4795[5]),
        .R(1'b0));
  FDRE \digit_location_9_V_3_reg_4795_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_9_V_3_reg_4795[6]_i_1_n_7 ),
        .Q(digit_location_9_V_3_reg_4795[6]),
        .R(1'b0));
  FDRE \digit_location_9_V_3_reg_4795_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_9_V_3_reg_4795[7]_i_1_n_7 ),
        .Q(digit_location_9_V_3_reg_4795[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_9_V_4_reg_5258[0]_i_1 
       (.I0(\digit_location_15_V_3_reg_4928[0]_i_2_n_7 ),
        .I1(\digit_location_9_V_4_reg_5258[7]_i_2_n_7 ),
        .I2(digit_location_9_V_4_reg_5258[0]),
        .I3(\digit_location_0_V_reg_4905[0]_i_2_n_7 ),
        .I4(digit_location_9_V_3_reg_4795[0]),
        .O(\digit_location_9_V_4_reg_5258[0]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_9_V_4_reg_5258[1]_i_1 
       (.I0(\digit_location_0_V_reg_4905[1]_i_2_n_7 ),
        .I1(\digit_location_9_V_4_reg_5258[7]_i_2_n_7 ),
        .I2(digit_location_9_V_4_reg_5258[1]),
        .I3(\digit_location_0_V_reg_4905[0]_i_2_n_7 ),
        .I4(digit_location_9_V_3_reg_4795[1]),
        .O(\digit_location_9_V_4_reg_5258[1]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_9_V_4_reg_5258[2]_i_1 
       (.I0(\digit_location_0_V_reg_4905[2]_i_2_n_7 ),
        .I1(\digit_location_9_V_4_reg_5258[7]_i_2_n_7 ),
        .I2(digit_location_9_V_4_reg_5258[2]),
        .I3(sort_U0_out_value_V_we0),
        .I4(digit_location_9_V_3_reg_4795[2]),
        .O(\digit_location_9_V_4_reg_5258[2]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_9_V_4_reg_5258[3]_i_1 
       (.I0(\digit_location_0_V_reg_4905[3]_i_2_n_7 ),
        .I1(\digit_location_9_V_4_reg_5258[7]_i_2_n_7 ),
        .I2(digit_location_9_V_4_reg_5258[3]),
        .I3(sort_U0_out_value_V_we0),
        .I4(digit_location_9_V_3_reg_4795[3]),
        .O(\digit_location_9_V_4_reg_5258[3]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_9_V_4_reg_5258[4]_i_1 
       (.I0(\digit_location_0_V_reg_4905[4]_i_2_n_7 ),
        .I1(\digit_location_9_V_4_reg_5258[7]_i_2_n_7 ),
        .I2(digit_location_9_V_4_reg_5258[4]),
        .I3(sort_U0_out_value_V_we0),
        .I4(digit_location_9_V_3_reg_4795[4]),
        .O(\digit_location_9_V_4_reg_5258[4]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_9_V_4_reg_5258[5]_i_1 
       (.I0(\digit_location_0_V_reg_4905[5]_i_2_n_7 ),
        .I1(\digit_location_9_V_4_reg_5258[7]_i_2_n_7 ),
        .I2(digit_location_9_V_4_reg_5258[5]),
        .I3(sort_U0_out_value_V_we0),
        .I4(digit_location_9_V_3_reg_4795[5]),
        .O(\digit_location_9_V_4_reg_5258[5]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_9_V_4_reg_5258[6]_i_1 
       (.I0(\digit_location_0_V_reg_4905[6]_i_2_n_7 ),
        .I1(\digit_location_9_V_4_reg_5258[7]_i_2_n_7 ),
        .I2(digit_location_9_V_4_reg_5258[6]),
        .I3(ap_enable_reg_pp4_iter3_reg_0),
        .I4(digit_location_9_V_3_reg_4795[6]),
        .O(\digit_location_9_V_4_reg_5258[6]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_9_V_4_reg_5258[7]_i_1 
       (.I0(\digit_location_0_V_reg_4905[7]_i_2_n_7 ),
        .I1(\digit_location_9_V_4_reg_5258[7]_i_2_n_7 ),
        .I2(digit_location_9_V_4_reg_5258[7]),
        .I3(ap_enable_reg_pp4_iter3_reg_0),
        .I4(digit_location_9_V_3_reg_4795[7]),
        .O(\digit_location_9_V_4_reg_5258[7]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'h202A000A20200000)) 
    \digit_location_9_V_4_reg_5258[7]_i_2 
       (.I0(\digit_location_11_V_4_reg_5148[7]_i_3_n_7 ),
        .I1(digit_V_1_reg_7075_pp4_iter2_reg[1]),
        .I2(\p_0149_0_i_i_reg_4916[3]_i_2_n_7 ),
        .I3(p_0149_0_i_i_reg_4916[1]),
        .I4(digit_V_1_reg_7075_pp4_iter2_reg[0]),
        .I5(p_0149_0_i_i_reg_4916[0]),
        .O(\digit_location_9_V_4_reg_5258[7]_i_2_n_7 ));
  FDRE \digit_location_9_V_4_reg_5258_reg[0] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_3_reg_71080),
        .D(\digit_location_9_V_4_reg_5258[0]_i_1_n_7 ),
        .Q(digit_location_9_V_4_reg_5258[0]),
        .R(1'b0));
  FDRE \digit_location_9_V_4_reg_5258_reg[1] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_3_reg_71080),
        .D(\digit_location_9_V_4_reg_5258[1]_i_1_n_7 ),
        .Q(digit_location_9_V_4_reg_5258[1]),
        .R(1'b0));
  FDRE \digit_location_9_V_4_reg_5258_reg[2] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_3_reg_71080),
        .D(\digit_location_9_V_4_reg_5258[2]_i_1_n_7 ),
        .Q(digit_location_9_V_4_reg_5258[2]),
        .R(1'b0));
  FDRE \digit_location_9_V_4_reg_5258_reg[3] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_3_reg_71080),
        .D(\digit_location_9_V_4_reg_5258[3]_i_1_n_7 ),
        .Q(digit_location_9_V_4_reg_5258[3]),
        .R(1'b0));
  FDRE \digit_location_9_V_4_reg_5258_reg[4] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_3_reg_71080),
        .D(\digit_location_9_V_4_reg_5258[4]_i_1_n_7 ),
        .Q(digit_location_9_V_4_reg_5258[4]),
        .R(1'b0));
  FDRE \digit_location_9_V_4_reg_5258_reg[5] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_3_reg_71080),
        .D(\digit_location_9_V_4_reg_5258[5]_i_1_n_7 ),
        .Q(digit_location_9_V_4_reg_5258[5]),
        .R(1'b0));
  FDRE \digit_location_9_V_4_reg_5258_reg[6] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_3_reg_71080),
        .D(\digit_location_9_V_4_reg_5258[6]_i_1_n_7 ),
        .Q(digit_location_9_V_4_reg_5258[6]),
        .R(1'b0));
  FDRE \digit_location_9_V_4_reg_5258_reg[7] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_3_reg_71080),
        .D(\digit_location_9_V_4_reg_5258[7]_i_1_n_7 ),
        .Q(digit_location_9_V_4_reg_5258[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_9_V_s_reg_376[0]_i_1 
       (.I0(digit_location_0_V_reg_4905[0]),
        .I1(\digit_location_9_V_s_reg_376[7]_i_2_n_7 ),
        .I2(digit_location_9_V_3_reg_4795[0]),
        .O(ap_phi_mux_digit_location_9_V_5_phi_fu_6142_p32[0]));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_9_V_s_reg_376[1]_i_1 
       (.I0(digit_location_0_V_reg_4905[1]),
        .I1(\digit_location_9_V_s_reg_376[7]_i_2_n_7 ),
        .I2(digit_location_9_V_3_reg_4795[1]),
        .O(ap_phi_mux_digit_location_9_V_5_phi_fu_6142_p32[1]));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_9_V_s_reg_376[2]_i_1 
       (.I0(digit_location_0_V_reg_4905[2]),
        .I1(\digit_location_9_V_s_reg_376[7]_i_2_n_7 ),
        .I2(digit_location_9_V_3_reg_4795[2]),
        .O(ap_phi_mux_digit_location_9_V_5_phi_fu_6142_p32[2]));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_9_V_s_reg_376[3]_i_1 
       (.I0(digit_location_0_V_reg_4905[3]),
        .I1(\digit_location_9_V_s_reg_376[7]_i_2_n_7 ),
        .I2(digit_location_9_V_3_reg_4795[3]),
        .O(ap_phi_mux_digit_location_9_V_5_phi_fu_6142_p32[3]));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_9_V_s_reg_376[4]_i_1 
       (.I0(digit_location_0_V_reg_4905[4]),
        .I1(\digit_location_9_V_s_reg_376[7]_i_2_n_7 ),
        .I2(digit_location_9_V_3_reg_4795[4]),
        .O(ap_phi_mux_digit_location_9_V_5_phi_fu_6142_p32[4]));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_9_V_s_reg_376[5]_i_1 
       (.I0(digit_location_0_V_reg_4905[5]),
        .I1(\digit_location_9_V_s_reg_376[7]_i_2_n_7 ),
        .I2(digit_location_9_V_3_reg_4795[5]),
        .O(ap_phi_mux_digit_location_9_V_5_phi_fu_6142_p32[5]));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_9_V_s_reg_376[6]_i_1 
       (.I0(digit_location_0_V_reg_4905[6]),
        .I1(\digit_location_9_V_s_reg_376[7]_i_2_n_7 ),
        .I2(digit_location_9_V_3_reg_4795[6]),
        .O(ap_phi_mux_digit_location_9_V_5_phi_fu_6142_p32[6]));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_9_V_s_reg_376[7]_i_1 
       (.I0(digit_location_0_V_reg_4905[7]),
        .I1(\digit_location_9_V_s_reg_376[7]_i_2_n_7 ),
        .I2(digit_location_9_V_3_reg_4795[7]),
        .O(ap_phi_mux_digit_location_9_V_5_phi_fu_6142_p32[7]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    \digit_location_9_V_s_reg_376[7]_i_2 
       (.I0(p_0149_0_i_i_reg_4916[2]),
        .I1(ap_CS_fsm_state23),
        .I2(p_0149_0_i_i_reg_4916[3]),
        .I3(p_0149_0_i_i_reg_4916[1]),
        .I4(p_0149_0_i_i_reg_4916[0]),
        .O(\digit_location_9_V_s_reg_376[7]_i_2_n_7 ));
  FDRE \digit_location_9_V_s_reg_376_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(ap_phi_mux_digit_location_9_V_5_phi_fu_6142_p32[0]),
        .Q(digit_location_9_V_s_reg_376[0]),
        .R(1'b0));
  FDRE \digit_location_9_V_s_reg_376_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(ap_phi_mux_digit_location_9_V_5_phi_fu_6142_p32[1]),
        .Q(digit_location_9_V_s_reg_376[1]),
        .R(1'b0));
  FDRE \digit_location_9_V_s_reg_376_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(ap_phi_mux_digit_location_9_V_5_phi_fu_6142_p32[2]),
        .Q(digit_location_9_V_s_reg_376[2]),
        .R(1'b0));
  FDRE \digit_location_9_V_s_reg_376_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(ap_phi_mux_digit_location_9_V_5_phi_fu_6142_p32[3]),
        .Q(digit_location_9_V_s_reg_376[3]),
        .R(1'b0));
  FDRE \digit_location_9_V_s_reg_376_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(ap_phi_mux_digit_location_9_V_5_phi_fu_6142_p32[4]),
        .Q(digit_location_9_V_s_reg_376[4]),
        .R(1'b0));
  FDRE \digit_location_9_V_s_reg_376_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(ap_phi_mux_digit_location_9_V_5_phi_fu_6142_p32[5]),
        .Q(digit_location_9_V_s_reg_376[5]),
        .R(1'b0));
  FDRE \digit_location_9_V_s_reg_376_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(ap_phi_mux_digit_location_9_V_5_phi_fu_6142_p32[6]),
        .Q(digit_location_9_V_s_reg_376[6]),
        .R(1'b0));
  FDRE \digit_location_9_V_s_reg_376_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(ap_phi_mux_digit_location_9_V_5_phi_fu_6142_p32[7]),
        .Q(digit_location_9_V_s_reg_376[7]),
        .R(1'b0));
  design_1_huffman_encoding_0_1_huffman_encoding_g8j huffman_encoding_g8j_U14
       (.D(grp_fu_6695_p2),
        .Q(zext_ln29_reg_6961[4:2]),
        .SS(SS),
        .ap_clk(ap_clk),
        .\dout_array_reg[0][0]_0 (sorting_frequency_V_U_n_59),
        .\dout_array_reg[0][1]_0 (sorting_frequency_V_U_n_60),
        .\dout_array_reg[0][2]_0 (sorting_frequency_V_U_n_61),
        .\dout_array_reg[0][3]_0 (sorting_frequency_V_U_n_62),
        .\dout_array_reg[0][4]_0 (sorting_frequency_V_U_n_63),
        .\dout_array_reg[0][5]_0 (sorting_frequency_V_U_n_64),
        .\dout_array_reg[0][6]_0 (sorting_frequency_V_U_n_65),
        .\dout_array_reg[0][7]_0 (sorting_frequency_V_U_n_66),
        .ram_reg(huffman_encoding_g8j_U14_n_7),
        .ram_reg_0(huffman_encoding_g8j_U14_n_8),
        .ram_reg_1(huffman_encoding_g8j_U14_n_9),
        .ram_reg_2(huffman_encoding_g8j_U14_n_10),
        .ram_reg_3(huffman_encoding_g8j_U14_n_11),
        .ram_reg_4(huffman_encoding_g8j_U14_n_12),
        .ram_reg_5(huffman_encoding_g8j_U14_n_13),
        .ram_reg_6(huffman_encoding_g8j_U14_n_14),
        .sorting_frequency_V_2_reg_7003(sorting_frequency_V_2_reg_7003));
  design_1_huffman_encoding_0_1_huffman_encoding_hbi huffman_encoding_hbi_U15
       (.D(tmp_i_fu_6708_p18),
        .Q(digit_V_reg_7014),
        .\tmp_i_reg_7027_reg[0]_i_3_0 (\digit_histogram_0_V_reg_1942[1]_i_2_n_7 ),
        .\tmp_i_reg_7027_reg[2]_i_3_0 (\digit_histogram_0_V_reg_1942[5]_i_2_n_7 ),
        .\tmp_i_reg_7027_reg[7]_i_2_0 (digit_histogram_15_3_reg_1766),
        .\tmp_i_reg_7027_reg[7]_i_2_1 (digit_histogram_15_4_reg_1966),
        .\tmp_i_reg_7027_reg[7]_i_2_2 (digit_histogram_14_3_reg_1777),
        .\tmp_i_reg_7027_reg[7]_i_2_3 (digit_histogram_14_4_reg_2021),
        .\tmp_i_reg_7027_reg[7]_i_2_4 (digit_histogram_13_3_reg_1788),
        .\tmp_i_reg_7027_reg[7]_i_2_5 (digit_histogram_13_4_reg_2076),
        .\tmp_i_reg_7027_reg[7]_i_2_6 (digit_histogram_12_3_reg_1799),
        .\tmp_i_reg_7027_reg[7]_i_2_7 (digit_histogram_12_4_reg_2131),
        .\tmp_i_reg_7027_reg[7]_i_3_0 (\digit_histogram_0_V_reg_1942[7]_i_2_n_7 ),
        .\tmp_i_reg_7027_reg[7]_i_3_1 (digit_histogram_11_3_reg_1810),
        .\tmp_i_reg_7027_reg[7]_i_3_2 (digit_histogram_11_4_reg_2186),
        .\tmp_i_reg_7027_reg[7]_i_3_3 (digit_histogram_10_3_reg_1821),
        .\tmp_i_reg_7027_reg[7]_i_3_4 (digit_histogram_10_4_reg_2241),
        .\tmp_i_reg_7027_reg[7]_i_3_5 (digit_histogram_9_V_3_reg_1832),
        .\tmp_i_reg_7027_reg[7]_i_3_6 (digit_histogram_9_V_4_reg_2296),
        .\tmp_i_reg_7027_reg[7]_i_3_7 (digit_histogram_8_V_3_reg_1843),
        .\tmp_i_reg_7027_reg[7]_i_3_8 (digit_histogram_8_V_4_reg_2351),
        .\tmp_i_reg_7027_reg[7]_i_4_0 (digit_histogram_7_V_3_reg_1854),
        .\tmp_i_reg_7027_reg[7]_i_4_1 (digit_histogram_7_V_4_reg_2406),
        .\tmp_i_reg_7027_reg[7]_i_4_2 (digit_histogram_6_V_3_reg_1865),
        .\tmp_i_reg_7027_reg[7]_i_4_3 (digit_histogram_6_V_4_reg_2461),
        .\tmp_i_reg_7027_reg[7]_i_4_4 (digit_histogram_5_V_3_reg_1876),
        .\tmp_i_reg_7027_reg[7]_i_4_5 (digit_histogram_5_V_4_reg_2516),
        .\tmp_i_reg_7027_reg[7]_i_4_6 (digit_histogram_4_V_3_reg_1887),
        .\tmp_i_reg_7027_reg[7]_i_4_7 (digit_histogram_4_V_4_reg_2571),
        .\tmp_i_reg_7027_reg[7]_i_5_0 (digit_histogram_3_V_3_reg_1898),
        .\tmp_i_reg_7027_reg[7]_i_5_1 (digit_histogram_3_V_4_reg_2626),
        .\tmp_i_reg_7027_reg[7]_i_5_2 (digit_histogram_2_V_3_reg_1909),
        .\tmp_i_reg_7027_reg[7]_i_5_3 (digit_histogram_2_V_4_reg_2681),
        .\tmp_i_reg_7027_reg[7]_i_5_4 (digit_histogram_1_V_3_reg_1920),
        .\tmp_i_reg_7027_reg[7]_i_5_5 (digit_histogram_1_V_4_reg_2736),
        .\tmp_i_reg_7027_reg[7]_i_5_6 (digit_histogram_0_V_4_reg_1931),
        .\tmp_i_reg_7027_reg[7]_i_5_7 (digit_histogram_0_V_5_reg_2791));
  design_1_huffman_encoding_0_1_huffman_encoding_hbi_14 huffman_encoding_hbi_U16
       (.D(phi_ln215_1_i_fu_6767_p18),
        .Q(i6_0_i_i_reg_3880_reg__0),
        .\phi_ln215_1_i_reg_7045_reg[7]_i_2_0 (digit_histogram_14_5_reg_2901),
        .\phi_ln215_1_i_reg_7045_reg[7]_i_2_1 (digit_histogram_6_V_5_reg_3341),
        .\phi_ln215_1_i_reg_7045_reg[7]_i_2_2 (digit_histogram_5_V_5_reg_3396),
        .\phi_ln215_1_i_reg_7045_reg[7]_i_2_3 (digit_histogram_4_V_5_reg_3451),
        .\phi_ln215_1_i_reg_7045_reg[7]_i_2_4 (digit_histogram_3_V_5_reg_3506),
        .\phi_ln215_1_i_reg_7045_reg[7]_i_2_5 (digit_histogram_2_V_5_reg_3561),
        .\phi_ln215_1_i_reg_7045_reg[7]_i_2_6 (digit_histogram_1_V_5_reg_3616),
        .\phi_ln215_1_i_reg_7045_reg[7]_i_2_7 (digit_histogram_0_V_6_reg_3671),
        .\phi_ln215_1_i_reg_7045_reg[7]_i_3_0 (digit_histogram_13_5_reg_2956),
        .\phi_ln215_1_i_reg_7045_reg[7]_i_3_1 (digit_histogram_12_5_reg_3011),
        .\phi_ln215_1_i_reg_7045_reg[7]_i_3_2 (digit_histogram_11_5_reg_3066),
        .\phi_ln215_1_i_reg_7045_reg[7]_i_3_3 (digit_histogram_10_5_reg_3121),
        .\phi_ln215_1_i_reg_7045_reg[7]_i_3_4 (digit_histogram_9_V_5_reg_3176),
        .\phi_ln215_1_i_reg_7045_reg[7]_i_3_5 (digit_histogram_8_V_5_reg_3231),
        .\phi_ln215_1_i_reg_7045_reg[7]_i_3_6 (digit_histogram_7_V_5_reg_3286));
  design_1_huffman_encoding_0_1_huffman_encoding_hbi_15 huffman_encoding_hbi_U17
       (.D(tmp_1_i_fu_6852_p18),
        .DOADO(digit_V_1_reg_7075),
        .Q(digit_location_15_V_3_reg_4928),
        .sort_U0_out_value_V_we0(sort_U0_out_value_V_we0),
        .\tmp_1_i_reg_7097_reg[1]_i_2_0 (\digit_location_0_V_reg_4905[0]_i_2_n_7 ),
        .\tmp_1_i_reg_7097_reg[6]_i_5_0 (ap_enable_reg_pp4_iter3_reg_0),
        .\tmp_1_i_reg_7097_reg[7]_i_2_0 (digit_location_15_V_2_reg_4729),
        .\tmp_1_i_reg_7097_reg[7]_i_2_1 (digit_location_14_V_5_reg_4983),
        .\tmp_1_i_reg_7097_reg[7]_i_2_2 (digit_location_14_V_4_reg_4740),
        .\tmp_1_i_reg_7097_reg[7]_i_2_3 (digit_location_13_V_4_reg_5038),
        .\tmp_1_i_reg_7097_reg[7]_i_2_4 (digit_location_13_V_3_reg_4751),
        .\tmp_1_i_reg_7097_reg[7]_i_2_5 (digit_location_12_V_4_reg_5093),
        .\tmp_1_i_reg_7097_reg[7]_i_2_6 (digit_location_12_V_3_reg_4762),
        .\tmp_1_i_reg_7097_reg[7]_i_3_0 (digit_location_11_V_4_reg_5148),
        .\tmp_1_i_reg_7097_reg[7]_i_3_1 (digit_location_11_V_3_reg_4773),
        .\tmp_1_i_reg_7097_reg[7]_i_3_2 (digit_location_10_V_4_reg_5203),
        .\tmp_1_i_reg_7097_reg[7]_i_3_3 (digit_location_10_V_3_reg_4784),
        .\tmp_1_i_reg_7097_reg[7]_i_3_4 (digit_location_9_V_4_reg_5258),
        .\tmp_1_i_reg_7097_reg[7]_i_3_5 (digit_location_9_V_3_reg_4795),
        .\tmp_1_i_reg_7097_reg[7]_i_3_6 (digit_location_8_V_4_reg_5313),
        .\tmp_1_i_reg_7097_reg[7]_i_3_7 (digit_location_8_V_3_reg_4806),
        .\tmp_1_i_reg_7097_reg[7]_i_4_0 (digit_location_7_V_4_reg_5368),
        .\tmp_1_i_reg_7097_reg[7]_i_4_1 (digit_location_7_V_3_reg_4817),
        .\tmp_1_i_reg_7097_reg[7]_i_4_2 (digit_location_6_V_4_reg_5423),
        .\tmp_1_i_reg_7097_reg[7]_i_4_3 (digit_location_6_V_3_reg_4828),
        .\tmp_1_i_reg_7097_reg[7]_i_4_4 (digit_location_5_V_4_reg_5478),
        .\tmp_1_i_reg_7097_reg[7]_i_4_5 (digit_location_5_V_3_reg_4839),
        .\tmp_1_i_reg_7097_reg[7]_i_4_6 (digit_location_4_V_4_reg_5533),
        .\tmp_1_i_reg_7097_reg[7]_i_4_7 (digit_location_4_V_3_reg_4850),
        .\tmp_1_i_reg_7097_reg[7]_i_5_0 (digit_location_3_V_4_reg_5588),
        .\tmp_1_i_reg_7097_reg[7]_i_5_1 (digit_location_3_V_3_reg_4861),
        .\tmp_1_i_reg_7097_reg[7]_i_5_2 (digit_location_2_V_4_reg_5643),
        .\tmp_1_i_reg_7097_reg[7]_i_5_3 (digit_location_2_V_3_reg_4872),
        .\tmp_1_i_reg_7097_reg[7]_i_5_4 (digit_location_1_V_4_reg_5698),
        .\tmp_1_i_reg_7097_reg[7]_i_5_5 (digit_location_1_V_3_reg_4883),
        .\tmp_1_i_reg_7097_reg[7]_i_5_6 (digit_location_0_V_1_reg_5753),
        .\tmp_1_i_reg_7097_reg[7]_i_5_7 (digit_location_0_V_s_reg_4894));
  LUT1 #(
    .INIT(2'h1)) 
    \i6_0_i_i_reg_3880[0]_i_1 
       (.I0(i6_0_i_i_reg_3880_reg__0[0]),
        .O(i_3_fu_6805_p2[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \i6_0_i_i_reg_3880[1]_i_1 
       (.I0(i6_0_i_i_reg_3880_reg__0[0]),
        .I1(i6_0_i_i_reg_3880_reg__0[1]),
        .O(i_3_fu_6805_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair547" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i6_0_i_i_reg_3880[2]_i_1 
       (.I0(i6_0_i_i_reg_3880_reg__0[0]),
        .I1(i6_0_i_i_reg_3880_reg__0[1]),
        .I2(i6_0_i_i_reg_3880_reg__0[2]),
        .O(i_3_fu_6805_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i6_0_i_i_reg_3880[3]_i_1 
       (.I0(i6_0_i_i_reg_3880_reg__0[3]),
        .I1(i6_0_i_i_reg_3880_reg__0[2]),
        .I2(i6_0_i_i_reg_3880_reg__0[0]),
        .I3(i6_0_i_i_reg_3880_reg__0[1]),
        .O(i_3_fu_6805_p2[3]));
  LUT2 #(
    .INIT(4'h2)) 
    \i6_0_i_i_reg_3880[4]_i_1 
       (.I0(ap_CS_fsm_state15),
        .I1(i6_0_i_i_reg_38800),
        .O(i6_0_i_i_reg_3880));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA2)) 
    \i6_0_i_i_reg_3880[4]_i_2 
       (.I0(ap_condition_428),
        .I1(i6_0_i_i_reg_3880_reg),
        .I2(i6_0_i_i_reg_3880_reg__0[3]),
        .I3(i6_0_i_i_reg_3880_reg__0[2]),
        .I4(i6_0_i_i_reg_3880_reg__0[1]),
        .I5(i6_0_i_i_reg_3880_reg__0[0]),
        .O(i6_0_i_i_reg_38800));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i6_0_i_i_reg_3880[4]_i_3 
       (.I0(i6_0_i_i_reg_3880_reg),
        .I1(i6_0_i_i_reg_3880_reg__0[0]),
        .I2(i6_0_i_i_reg_3880_reg__0[1]),
        .I3(i6_0_i_i_reg_3880_reg__0[2]),
        .I4(i6_0_i_i_reg_3880_reg__0[3]),
        .O(i_3_fu_6805_p2[4]));
  FDSE \i6_0_i_i_reg_3880_reg[0] 
       (.C(ap_clk),
        .CE(i6_0_i_i_reg_38800),
        .D(i_3_fu_6805_p2[0]),
        .Q(i6_0_i_i_reg_3880_reg__0[0]),
        .S(i6_0_i_i_reg_3880));
  FDRE \i6_0_i_i_reg_3880_reg[1] 
       (.C(ap_clk),
        .CE(i6_0_i_i_reg_38800),
        .D(i_3_fu_6805_p2[1]),
        .Q(i6_0_i_i_reg_3880_reg__0[1]),
        .R(i6_0_i_i_reg_3880));
  FDRE \i6_0_i_i_reg_3880_reg[2] 
       (.C(ap_clk),
        .CE(i6_0_i_i_reg_38800),
        .D(i_3_fu_6805_p2[2]),
        .Q(i6_0_i_i_reg_3880_reg__0[2]),
        .R(i6_0_i_i_reg_3880));
  FDRE \i6_0_i_i_reg_3880_reg[3] 
       (.C(ap_clk),
        .CE(i6_0_i_i_reg_38800),
        .D(i_3_fu_6805_p2[3]),
        .Q(i6_0_i_i_reg_3880_reg__0[3]),
        .R(i6_0_i_i_reg_3880));
  FDRE \i6_0_i_i_reg_3880_reg[4] 
       (.C(ap_clk),
        .CE(i6_0_i_i_reg_38800),
        .D(i_3_fu_6805_p2[4]),
        .Q(i6_0_i_i_reg_3880_reg),
        .R(i6_0_i_i_reg_3880));
  LUT1 #(
    .INIT(2'h1)) 
    \i_0_i_i_reg_864[0]_i_1 
       (.I0(i_0_i_i_reg_864_reg[0]),
        .O(i_fu_6668_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair540" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_0_i_i_reg_864[1]_i_1 
       (.I0(i_0_i_i_reg_864_reg[0]),
        .I1(i_0_i_i_reg_864_reg[1]),
        .O(i_fu_6668_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair540" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_0_i_i_reg_864[2]_i_1 
       (.I0(i_0_i_i_reg_864_reg[2]),
        .I1(i_0_i_i_reg_864_reg[1]),
        .I2(i_0_i_i_reg_864_reg[0]),
        .O(i_fu_6668_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_0_i_i_reg_864[3]_i_1 
       (.I0(i_0_i_i_reg_864_reg[3]),
        .I1(i_0_i_i_reg_864_reg[0]),
        .I2(i_0_i_i_reg_864_reg[1]),
        .I3(i_0_i_i_reg_864_reg[2]),
        .O(i_fu_6668_p2[3]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAA8AA)) 
    \i_0_i_i_reg_864[4]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(i_0_i_i_reg_864_reg[1]),
        .I2(i_0_i_i_reg_864_reg[0]),
        .I3(i_0_i_i_reg_864_reg[4]),
        .I4(i_0_i_i_reg_864_reg[2]),
        .I5(i_0_i_i_reg_864_reg[3]),
        .O(ap_NS_fsm154_out));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i_0_i_i_reg_864[4]_i_2 
       (.I0(i_0_i_i_reg_864_reg[4]),
        .I1(i_0_i_i_reg_864_reg[3]),
        .I2(i_0_i_i_reg_864_reg[2]),
        .I3(i_0_i_i_reg_864_reg[1]),
        .I4(i_0_i_i_reg_864_reg[0]),
        .O(i_fu_6668_p2[4]));
  FDRE \i_0_i_i_reg_864_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm154_out),
        .D(i_fu_6668_p2[0]),
        .Q(i_0_i_i_reg_864_reg[0]),
        .R(i_0_i_i_reg_864));
  FDRE \i_0_i_i_reg_864_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm154_out),
        .D(i_fu_6668_p2[1]),
        .Q(i_0_i_i_reg_864_reg[1]),
        .R(i_0_i_i_reg_864));
  FDRE \i_0_i_i_reg_864_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm154_out),
        .D(i_fu_6668_p2[2]),
        .Q(i_0_i_i_reg_864_reg[2]),
        .R(i_0_i_i_reg_864));
  FDRE \i_0_i_i_reg_864_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm154_out),
        .D(i_fu_6668_p2[3]),
        .Q(i_0_i_i_reg_864_reg[3]),
        .R(i_0_i_i_reg_864));
  FDRE \i_0_i_i_reg_864_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm154_out),
        .D(i_fu_6668_p2[4]),
        .Q(i_0_i_i_reg_864_reg[4]),
        .R(i_0_i_i_reg_864));
  FDRE \icmp_ln23_reg_6922_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(icmp_ln23_reg_6922),
        .Q(icmp_ln23_reg_6922_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln23_reg_6922_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(CO),
        .Q(icmp_ln23_reg_6922),
        .R(1'b0));
  FDRE \icmp_ln40_reg_6977_pp2_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp2_stage0),
        .D(icmp_ln40_reg_6977),
        .Q(icmp_ln40_reg_6977_pp2_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln40_reg_6977_pp2_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln40_reg_6977_pp2_iter1_reg),
        .Q(icmp_ln40_reg_6977_pp2_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln40_reg_6977_pp2_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln40_reg_6977_pp2_iter2_reg),
        .Q(\icmp_ln40_reg_6977_pp2_iter3_reg_reg_n_7_[0] ),
        .R(1'b0));
  FDRE \icmp_ln40_reg_6977_pp2_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln40_reg_6977_pp2_iter3_reg_reg_n_7_[0] ),
        .Q(icmp_ln40_reg_6977_pp2_iter4_reg),
        .R(1'b0));
  FDRE \icmp_ln40_reg_6977_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp2_stage0),
        .D(\icmp_ln40_reg_6977_reg[0]_0 ),
        .Q(icmp_ln40_reg_6977),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0200FFFF02000000)) 
    \icmp_ln58_reg_7037[0]_i_1 
       (.I0(\icmp_ln58_reg_7037[0]_i_2_n_7 ),
        .I1(i6_0_i_i_reg_3880_reg__0[2]),
        .I2(i6_0_i_i_reg_3880_reg__0[3]),
        .I3(i6_0_i_i_reg_3880_reg),
        .I4(ap_CS_fsm_pp3_stage0),
        .I5(\icmp_ln58_reg_7037_reg_n_7_[0] ),
        .O(\icmp_ln58_reg_7037[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair547" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln58_reg_7037[0]_i_2 
       (.I0(i6_0_i_i_reg_3880_reg__0[0]),
        .I1(i6_0_i_i_reg_3880_reg__0[1]),
        .O(\icmp_ln58_reg_7037[0]_i_2_n_7 ));
  FDRE \icmp_ln58_reg_7037_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln58_reg_7037[0]_i_1_n_7 ),
        .Q(\icmp_ln58_reg_7037_reg_n_7_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair537" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln67_reg_7055[0]_i_1 
       (.I0(\zext_ln69_reg_7064_reg[0]_0 ),
        .I1(ap_CS_fsm_pp4_stage0),
        .I2(icmp_ln67_reg_7055),
        .O(\icmp_ln67_reg_7055[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair537" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln67_reg_7055_pp4_iter1_reg[0]_i_1 
       (.I0(icmp_ln67_reg_7055),
        .I1(ap_CS_fsm_pp4_stage0),
        .I2(\icmp_ln67_reg_7055_pp4_iter1_reg_reg_n_7_[0] ),
        .O(\icmp_ln67_reg_7055_pp4_iter1_reg[0]_i_1_n_7 ));
  FDRE \icmp_ln67_reg_7055_pp4_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln67_reg_7055_pp4_iter1_reg[0]_i_1_n_7 ),
        .Q(\icmp_ln67_reg_7055_pp4_iter1_reg_reg_n_7_[0] ),
        .R(1'b0));
  FDRE \icmp_ln67_reg_7055_pp4_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln67_reg_7055_pp4_iter1_reg_reg_n_7_[0] ),
        .Q(p_0_in),
        .R(1'b0));
  FDRE \icmp_ln67_reg_7055_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln67_reg_7055[0]_i_1_n_7 ),
        .Q(icmp_ln67_reg_7055),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln879_2_reg_7092[0]_i_1 
       (.I0(\icmp_ln67_reg_7055_pp4_iter1_reg_reg_n_7_[0] ),
        .O(\icmp_ln879_2_reg_7092[0]_i_1_n_7 ));
  FDRE \icmp_ln879_2_reg_7092_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_ln879_2_reg_7092[0]_i_1_n_7 ),
        .D(icmp_ln879_2_fu_6847_p2),
        .Q(icmp_ln879_2_reg_7092),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln879_reg_7022[0]_i_1 
       (.I0(\icmp_ln40_reg_6977_pp2_iter3_reg_reg_n_7_[0] ),
        .O(icmp_ln40_reg_6977_pp2_iter3_reg));
  LUT5 #(
    .INIT(32'h00009009)) 
    \icmp_ln879_reg_7022[0]_i_2 
       (.I0(digit_V_reg_7014[0]),
        .I1(ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4[0]),
        .I2(digit_V_reg_7014[1]),
        .I3(ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4[1]),
        .I4(\icmp_ln879_reg_7022[0]_i_3_n_7 ),
        .O(icmp_ln879_fu_6703_p2));
  LUT6 #(
    .INIT(64'h47B8FFFFFFFF47B8)) 
    \icmp_ln879_reg_7022[0]_i_3 
       (.I0(p_091_0_i_i_reg_1954[2]),
        .I1(\p_091_0_i_i_reg_1954[3]_i_2_n_7 ),
        .I2(digit_V_reg_7014_pp2_iter4_reg[2]),
        .I3(digit_V_reg_7014[2]),
        .I4(ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4[3]),
        .I5(digit_V_reg_7014[3]),
        .O(\icmp_ln879_reg_7022[0]_i_3_n_7 ));
  FDRE \icmp_ln879_reg_7022_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln40_reg_6977_pp2_iter3_reg),
        .D(icmp_ln879_fu_6703_p2),
        .Q(icmp_ln879_reg_7022),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000800080808080)) 
    internal_full_n_i_3
       (.I0(Q[1]),
        .I1(\op2_assign_i_reg_676_reg[5]_0 ),
        .I2(extLd7_loc_channel_empty_n),
        .I3(internal_full_n_reg),
        .I4(ap_done_reg),
        .I5(Block_codeRepl810_pr_U0_ap_continue),
        .O(mOutPtr110_out));
  LUT6 #(
    .INIT(64'hAABFFFFF55400000)) 
    \iptr[0]_i_1__5 
       (.I0(ap_sync_reg_channel_write_sorted_0),
        .I1(\op2_assign_i_reg_676_reg[5]_0 ),
        .I2(Q[1]),
        .I3(ap_done_reg_0),
        .I4(sorted_0_i_full_n),
        .I5(ADDRARDADDR),
        .O(ap_sync_reg_channel_write_sorted_0_reg_1));
  LUT6 #(
    .INIT(64'hAABFFFFF55400000)) 
    \iptr[0]_i_1__6 
       (.I0(ap_sync_reg_channel_write_sorted_0_reg_2),
        .I1(\op2_assign_i_reg_676_reg[5]_0 ),
        .I2(Q[1]),
        .I3(ap_done_reg_0),
        .I4(sorted_1_i_full_n),
        .I5(ADDRBWRADDR),
        .O(ap_sync_reg_channel_write_sorted_1_reg));
  LUT1 #(
    .INIT(2'h1)) 
    \j5_0_i_i_reg_1755[0]_i_1 
       (.I0(\j5_0_i_i_reg_1755_reg[8]_0 [0]),
        .O(j_1_fu_6683_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair546" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \j5_0_i_i_reg_1755[1]_i_1 
       (.I0(\j5_0_i_i_reg_1755_reg[8]_0 [0]),
        .I1(\j5_0_i_i_reg_1755_reg[8]_0 [1]),
        .O(j_1_fu_6683_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair546" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \j5_0_i_i_reg_1755[2]_i_1 
       (.I0(\j5_0_i_i_reg_1755_reg[8]_0 [2]),
        .I1(\j5_0_i_i_reg_1755_reg[8]_0 [1]),
        .I2(\j5_0_i_i_reg_1755_reg[8]_0 [0]),
        .O(j_1_fu_6683_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \j5_0_i_i_reg_1755[3]_i_1 
       (.I0(\j5_0_i_i_reg_1755_reg[8]_0 [3]),
        .I1(\j5_0_i_i_reg_1755_reg[8]_0 [0]),
        .I2(\j5_0_i_i_reg_1755_reg[8]_0 [1]),
        .I3(\j5_0_i_i_reg_1755_reg[8]_0 [2]),
        .O(j_1_fu_6683_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \j5_0_i_i_reg_1755[4]_i_1 
       (.I0(\j5_0_i_i_reg_1755_reg[8]_0 [4]),
        .I1(\j5_0_i_i_reg_1755_reg[8]_0 [3]),
        .I2(\j5_0_i_i_reg_1755_reg[8]_0 [2]),
        .I3(\j5_0_i_i_reg_1755_reg[8]_0 [1]),
        .I4(\j5_0_i_i_reg_1755_reg[8]_0 [0]),
        .O(j_1_fu_6683_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \j5_0_i_i_reg_1755[5]_i_1 
       (.I0(\j5_0_i_i_reg_1755_reg[8]_0 [5]),
        .I1(\j5_0_i_i_reg_1755_reg[8]_0 [0]),
        .I2(\j5_0_i_i_reg_1755_reg[8]_0 [1]),
        .I3(\j5_0_i_i_reg_1755_reg[8]_0 [2]),
        .I4(\j5_0_i_i_reg_1755_reg[8]_0 [3]),
        .I5(\j5_0_i_i_reg_1755_reg[8]_0 [4]),
        .O(j_1_fu_6683_p2[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \j5_0_i_i_reg_1755[6]_i_1 
       (.I0(\j5_0_i_i_reg_1755_reg[8]_0 [6]),
        .I1(\j5_0_i_i_reg_1755[8]_i_3_n_7 ),
        .O(j_1_fu_6683_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \j5_0_i_i_reg_1755[7]_i_1 
       (.I0(\j5_0_i_i_reg_1755_reg[8]_0 [7]),
        .I1(\j5_0_i_i_reg_1755[8]_i_3_n_7 ),
        .I2(\j5_0_i_i_reg_1755_reg[8]_0 [6]),
        .O(j_1_fu_6683_p2[7]));
  LUT3 #(
    .INIT(8'h08)) 
    \j5_0_i_i_reg_1755[8]_i_1 
       (.I0(ap_enable_reg_pp2_iter0),
        .I1(ap_CS_fsm_pp2_stage0),
        .I2(\icmp_ln40_reg_6977_reg[0]_0 ),
        .O(j5_0_i_i_reg_17550));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \j5_0_i_i_reg_1755[8]_i_2 
       (.I0(\j5_0_i_i_reg_1755_reg[8]_0 [8]),
        .I1(\j5_0_i_i_reg_1755_reg[8]_0 [7]),
        .I2(\j5_0_i_i_reg_1755_reg[8]_0 [6]),
        .I3(\j5_0_i_i_reg_1755[8]_i_3_n_7 ),
        .O(j_1_fu_6683_p2[8]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \j5_0_i_i_reg_1755[8]_i_3 
       (.I0(\j5_0_i_i_reg_1755_reg[8]_0 [5]),
        .I1(\j5_0_i_i_reg_1755_reg[8]_0 [0]),
        .I2(\j5_0_i_i_reg_1755_reg[8]_0 [1]),
        .I3(\j5_0_i_i_reg_1755_reg[8]_0 [2]),
        .I4(\j5_0_i_i_reg_1755_reg[8]_0 [3]),
        .I5(\j5_0_i_i_reg_1755_reg[8]_0 [4]),
        .O(\j5_0_i_i_reg_1755[8]_i_3_n_7 ));
  FDRE \j5_0_i_i_reg_1755_reg[0] 
       (.C(ap_clk),
        .CE(j5_0_i_i_reg_17550),
        .D(j_1_fu_6683_p2[0]),
        .Q(\j5_0_i_i_reg_1755_reg[8]_0 [0]),
        .R(ap_CS_fsm_state8));
  FDRE \j5_0_i_i_reg_1755_reg[1] 
       (.C(ap_clk),
        .CE(j5_0_i_i_reg_17550),
        .D(j_1_fu_6683_p2[1]),
        .Q(\j5_0_i_i_reg_1755_reg[8]_0 [1]),
        .R(ap_CS_fsm_state8));
  FDRE \j5_0_i_i_reg_1755_reg[2] 
       (.C(ap_clk),
        .CE(j5_0_i_i_reg_17550),
        .D(j_1_fu_6683_p2[2]),
        .Q(\j5_0_i_i_reg_1755_reg[8]_0 [2]),
        .R(ap_CS_fsm_state8));
  FDRE \j5_0_i_i_reg_1755_reg[3] 
       (.C(ap_clk),
        .CE(j5_0_i_i_reg_17550),
        .D(j_1_fu_6683_p2[3]),
        .Q(\j5_0_i_i_reg_1755_reg[8]_0 [3]),
        .R(ap_CS_fsm_state8));
  FDRE \j5_0_i_i_reg_1755_reg[4] 
       (.C(ap_clk),
        .CE(j5_0_i_i_reg_17550),
        .D(j_1_fu_6683_p2[4]),
        .Q(\j5_0_i_i_reg_1755_reg[8]_0 [4]),
        .R(ap_CS_fsm_state8));
  FDRE \j5_0_i_i_reg_1755_reg[5] 
       (.C(ap_clk),
        .CE(j5_0_i_i_reg_17550),
        .D(j_1_fu_6683_p2[5]),
        .Q(\j5_0_i_i_reg_1755_reg[8]_0 [5]),
        .R(ap_CS_fsm_state8));
  FDRE \j5_0_i_i_reg_1755_reg[6] 
       (.C(ap_clk),
        .CE(j5_0_i_i_reg_17550),
        .D(j_1_fu_6683_p2[6]),
        .Q(\j5_0_i_i_reg_1755_reg[8]_0 [6]),
        .R(ap_CS_fsm_state8));
  FDRE \j5_0_i_i_reg_1755_reg[7] 
       (.C(ap_clk),
        .CE(j5_0_i_i_reg_17550),
        .D(j_1_fu_6683_p2[7]),
        .Q(\j5_0_i_i_reg_1755_reg[8]_0 [7]),
        .R(ap_CS_fsm_state8));
  FDRE \j5_0_i_i_reg_1755_reg[8] 
       (.C(ap_clk),
        .CE(j5_0_i_i_reg_17550),
        .D(j_1_fu_6683_p2[8]),
        .Q(\j5_0_i_i_reg_1755_reg[8]_0 [8]),
        .R(ap_CS_fsm_state8));
  LUT1 #(
    .INIT(2'h1)) 
    \j7_0_i_i_reg_4718[0]_i_1 
       (.I0(j7_0_i_i_reg_4718_reg[0]),
        .O(j_2_fu_6836_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair543" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \j7_0_i_i_reg_4718[1]_i_1 
       (.I0(j7_0_i_i_reg_4718_reg[0]),
        .I1(j7_0_i_i_reg_4718_reg[1]),
        .O(j_2_fu_6836_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair543" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \j7_0_i_i_reg_4718[2]_i_1 
       (.I0(j7_0_i_i_reg_4718_reg[2]),
        .I1(j7_0_i_i_reg_4718_reg[1]),
        .I2(j7_0_i_i_reg_4718_reg[0]),
        .O(j_2_fu_6836_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \j7_0_i_i_reg_4718[3]_i_1 
       (.I0(\j7_0_i_i_reg_4718_reg[8]_0 [0]),
        .I1(j7_0_i_i_reg_4718_reg[0]),
        .I2(j7_0_i_i_reg_4718_reg[1]),
        .I3(j7_0_i_i_reg_4718_reg[2]),
        .O(j_2_fu_6836_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \j7_0_i_i_reg_4718[4]_i_1 
       (.I0(\j7_0_i_i_reg_4718_reg[8]_0 [1]),
        .I1(j7_0_i_i_reg_4718_reg[2]),
        .I2(j7_0_i_i_reg_4718_reg[1]),
        .I3(j7_0_i_i_reg_4718_reg[0]),
        .I4(\j7_0_i_i_reg_4718_reg[8]_0 [0]),
        .O(j_2_fu_6836_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \j7_0_i_i_reg_4718[5]_i_1 
       (.I0(\j7_0_i_i_reg_4718_reg[8]_0 [2]),
        .I1(\j7_0_i_i_reg_4718_reg[8]_0 [1]),
        .I2(\j7_0_i_i_reg_4718_reg[8]_0 [0]),
        .I3(j7_0_i_i_reg_4718_reg[0]),
        .I4(j7_0_i_i_reg_4718_reg[1]),
        .I5(j7_0_i_i_reg_4718_reg[2]),
        .O(j_2_fu_6836_p2[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \j7_0_i_i_reg_4718[6]_i_1 
       (.I0(\j7_0_i_i_reg_4718_reg[8]_0 [3]),
        .I1(\j7_0_i_i_reg_4718[8]_i_3_n_7 ),
        .O(j_2_fu_6836_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \j7_0_i_i_reg_4718[7]_i_1 
       (.I0(\j7_0_i_i_reg_4718_reg[8]_0 [4]),
        .I1(\j7_0_i_i_reg_4718_reg[8]_0 [3]),
        .I2(\j7_0_i_i_reg_4718[8]_i_3_n_7 ),
        .O(j_2_fu_6836_p2[7]));
  LUT3 #(
    .INIT(8'h08)) 
    \j7_0_i_i_reg_4718[8]_i_1 
       (.I0(ap_enable_reg_pp4_iter0),
        .I1(ap_CS_fsm_pp4_stage0),
        .I2(\zext_ln69_reg_7064_reg[0]_0 ),
        .O(j7_0_i_i_reg_47180));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \j7_0_i_i_reg_4718[8]_i_2 
       (.I0(\j7_0_i_i_reg_4718_reg[8]_0 [5]),
        .I1(\j7_0_i_i_reg_4718[8]_i_3_n_7 ),
        .I2(\j7_0_i_i_reg_4718_reg[8]_0 [3]),
        .I3(\j7_0_i_i_reg_4718_reg[8]_0 [4]),
        .O(j_2_fu_6836_p2[8]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \j7_0_i_i_reg_4718[8]_i_3 
       (.I0(\j7_0_i_i_reg_4718_reg[8]_0 [2]),
        .I1(\j7_0_i_i_reg_4718_reg[8]_0 [1]),
        .I2(\j7_0_i_i_reg_4718_reg[8]_0 [0]),
        .I3(j7_0_i_i_reg_4718_reg[0]),
        .I4(j7_0_i_i_reg_4718_reg[1]),
        .I5(j7_0_i_i_reg_4718_reg[2]),
        .O(\j7_0_i_i_reg_4718[8]_i_3_n_7 ));
  FDRE \j7_0_i_i_reg_4718_reg[0] 
       (.C(ap_clk),
        .CE(j7_0_i_i_reg_47180),
        .D(j_2_fu_6836_p2[0]),
        .Q(j7_0_i_i_reg_4718_reg[0]),
        .R(ap_CS_fsm_state18));
  FDRE \j7_0_i_i_reg_4718_reg[1] 
       (.C(ap_clk),
        .CE(j7_0_i_i_reg_47180),
        .D(j_2_fu_6836_p2[1]),
        .Q(j7_0_i_i_reg_4718_reg[1]),
        .R(ap_CS_fsm_state18));
  FDRE \j7_0_i_i_reg_4718_reg[2] 
       (.C(ap_clk),
        .CE(j7_0_i_i_reg_47180),
        .D(j_2_fu_6836_p2[2]),
        .Q(j7_0_i_i_reg_4718_reg[2]),
        .R(ap_CS_fsm_state18));
  FDRE \j7_0_i_i_reg_4718_reg[3] 
       (.C(ap_clk),
        .CE(j7_0_i_i_reg_47180),
        .D(j_2_fu_6836_p2[3]),
        .Q(\j7_0_i_i_reg_4718_reg[8]_0 [0]),
        .R(ap_CS_fsm_state18));
  FDRE \j7_0_i_i_reg_4718_reg[4] 
       (.C(ap_clk),
        .CE(j7_0_i_i_reg_47180),
        .D(j_2_fu_6836_p2[4]),
        .Q(\j7_0_i_i_reg_4718_reg[8]_0 [1]),
        .R(ap_CS_fsm_state18));
  FDRE \j7_0_i_i_reg_4718_reg[5] 
       (.C(ap_clk),
        .CE(j7_0_i_i_reg_47180),
        .D(j_2_fu_6836_p2[5]),
        .Q(\j7_0_i_i_reg_4718_reg[8]_0 [2]),
        .R(ap_CS_fsm_state18));
  FDRE \j7_0_i_i_reg_4718_reg[6] 
       (.C(ap_clk),
        .CE(j7_0_i_i_reg_47180),
        .D(j_2_fu_6836_p2[6]),
        .Q(\j7_0_i_i_reg_4718_reg[8]_0 [3]),
        .R(ap_CS_fsm_state18));
  FDRE \j7_0_i_i_reg_4718_reg[7] 
       (.C(ap_clk),
        .CE(j7_0_i_i_reg_47180),
        .D(j_2_fu_6836_p2[7]),
        .Q(\j7_0_i_i_reg_4718_reg[8]_0 [4]),
        .R(ap_CS_fsm_state18));
  FDRE \j7_0_i_i_reg_4718_reg[8] 
       (.C(ap_clk),
        .CE(j7_0_i_i_reg_47180),
        .D(j_2_fu_6836_p2[8]),
        .Q(\j7_0_i_i_reg_4718_reg[8]_0 [5]),
        .R(ap_CS_fsm_state18));
  LUT1 #(
    .INIT(2'h1)) 
    \j_0_i_i_reg_293[0]_i_1 
       (.I0(\j_0_i_i_reg_293_reg[8]_0 [0]),
        .O(j_fu_6638_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair542" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \j_0_i_i_reg_293[1]_i_1 
       (.I0(\j_0_i_i_reg_293_reg[8]_0 [0]),
        .I1(\j_0_i_i_reg_293_reg[8]_0 [1]),
        .O(j_fu_6638_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair542" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \j_0_i_i_reg_293[2]_i_1 
       (.I0(\j_0_i_i_reg_293_reg[8]_0 [2]),
        .I1(\j_0_i_i_reg_293_reg[8]_0 [1]),
        .I2(\j_0_i_i_reg_293_reg[8]_0 [0]),
        .O(j_fu_6638_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \j_0_i_i_reg_293[3]_i_1 
       (.I0(\j_0_i_i_reg_293_reg[8]_0 [3]),
        .I1(\j_0_i_i_reg_293_reg[8]_0 [0]),
        .I2(\j_0_i_i_reg_293_reg[8]_0 [1]),
        .I3(\j_0_i_i_reg_293_reg[8]_0 [2]),
        .O(j_fu_6638_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \j_0_i_i_reg_293[4]_i_1 
       (.I0(\j_0_i_i_reg_293_reg[8]_0 [4]),
        .I1(\j_0_i_i_reg_293_reg[8]_0 [2]),
        .I2(\j_0_i_i_reg_293_reg[8]_0 [1]),
        .I3(\j_0_i_i_reg_293_reg[8]_0 [0]),
        .I4(\j_0_i_i_reg_293_reg[8]_0 [3]),
        .O(j_fu_6638_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \j_0_i_i_reg_293[5]_i_1 
       (.I0(\j_0_i_i_reg_293_reg[8]_0 [5]),
        .I1(\j_0_i_i_reg_293_reg[8]_0 [4]),
        .I2(\j_0_i_i_reg_293_reg[8]_0 [3]),
        .I3(\j_0_i_i_reg_293_reg[8]_0 [0]),
        .I4(\j_0_i_i_reg_293_reg[8]_0 [1]),
        .I5(\j_0_i_i_reg_293_reg[8]_0 [2]),
        .O(j_fu_6638_p2[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \j_0_i_i_reg_293[6]_i_1 
       (.I0(\j_0_i_i_reg_293_reg[8]_0 [6]),
        .I1(\j_0_i_i_reg_293[8]_i_4_n_7 ),
        .O(j_fu_6638_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \j_0_i_i_reg_293[7]_i_1 
       (.I0(\j_0_i_i_reg_293_reg[8]_0 [7]),
        .I1(\j_0_i_i_reg_293[8]_i_4_n_7 ),
        .I2(\j_0_i_i_reg_293_reg[8]_0 [6]),
        .O(j_fu_6638_p2[7]));
  LUT5 #(
    .INIT(32'h20000000)) 
    \j_0_i_i_reg_293[8]_i_1 
       (.I0(Q[0]),
        .I1(ap_done_reg_0),
        .I2(filtered_value_V_t_empty_n),
        .I3(filtered_frequency_V_t_empty_n),
        .I4(extLd7_loc_channel_empty_n),
        .O(ap_NS_fsm158_out));
  LUT3 #(
    .INIT(8'h08)) 
    \j_0_i_i_reg_293[8]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(CO),
        .O(j_0_i_i_reg_2930));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \j_0_i_i_reg_293[8]_i_3 
       (.I0(\j_0_i_i_reg_293_reg[8]_0 [8]),
        .I1(\j_0_i_i_reg_293_reg[8]_0 [7]),
        .I2(\j_0_i_i_reg_293_reg[8]_0 [6]),
        .I3(\j_0_i_i_reg_293[8]_i_4_n_7 ),
        .O(j_fu_6638_p2[8]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \j_0_i_i_reg_293[8]_i_4 
       (.I0(\j_0_i_i_reg_293_reg[8]_0 [5]),
        .I1(\j_0_i_i_reg_293_reg[8]_0 [4]),
        .I2(\j_0_i_i_reg_293_reg[8]_0 [3]),
        .I3(\j_0_i_i_reg_293_reg[8]_0 [0]),
        .I4(\j_0_i_i_reg_293_reg[8]_0 [1]),
        .I5(\j_0_i_i_reg_293_reg[8]_0 [2]),
        .O(\j_0_i_i_reg_293[8]_i_4_n_7 ));
  FDRE \j_0_i_i_reg_293_reg[0] 
       (.C(ap_clk),
        .CE(j_0_i_i_reg_2930),
        .D(j_fu_6638_p2[0]),
        .Q(\j_0_i_i_reg_293_reg[8]_0 [0]),
        .R(ap_NS_fsm158_out));
  FDRE \j_0_i_i_reg_293_reg[1] 
       (.C(ap_clk),
        .CE(j_0_i_i_reg_2930),
        .D(j_fu_6638_p2[1]),
        .Q(\j_0_i_i_reg_293_reg[8]_0 [1]),
        .R(ap_NS_fsm158_out));
  FDRE \j_0_i_i_reg_293_reg[2] 
       (.C(ap_clk),
        .CE(j_0_i_i_reg_2930),
        .D(j_fu_6638_p2[2]),
        .Q(\j_0_i_i_reg_293_reg[8]_0 [2]),
        .R(ap_NS_fsm158_out));
  FDRE \j_0_i_i_reg_293_reg[3] 
       (.C(ap_clk),
        .CE(j_0_i_i_reg_2930),
        .D(j_fu_6638_p2[3]),
        .Q(\j_0_i_i_reg_293_reg[8]_0 [3]),
        .R(ap_NS_fsm158_out));
  FDRE \j_0_i_i_reg_293_reg[4] 
       (.C(ap_clk),
        .CE(j_0_i_i_reg_2930),
        .D(j_fu_6638_p2[4]),
        .Q(\j_0_i_i_reg_293_reg[8]_0 [4]),
        .R(ap_NS_fsm158_out));
  FDRE \j_0_i_i_reg_293_reg[5] 
       (.C(ap_clk),
        .CE(j_0_i_i_reg_2930),
        .D(j_fu_6638_p2[5]),
        .Q(\j_0_i_i_reg_293_reg[8]_0 [5]),
        .R(ap_NS_fsm158_out));
  FDRE \j_0_i_i_reg_293_reg[6] 
       (.C(ap_clk),
        .CE(j_0_i_i_reg_2930),
        .D(j_fu_6638_p2[6]),
        .Q(\j_0_i_i_reg_293_reg[8]_0 [6]),
        .R(ap_NS_fsm158_out));
  FDRE \j_0_i_i_reg_293_reg[7] 
       (.C(ap_clk),
        .CE(j_0_i_i_reg_2930),
        .D(j_fu_6638_p2[7]),
        .Q(\j_0_i_i_reg_293_reg[8]_0 [7]),
        .R(ap_NS_fsm158_out));
  FDRE \j_0_i_i_reg_293_reg[8] 
       (.C(ap_clk),
        .CE(j_0_i_i_reg_2930),
        .D(j_fu_6638_p2[8]),
        .Q(\j_0_i_i_reg_293_reg[8]_0 [8]),
        .R(ap_NS_fsm158_out));
  (* SOFT_HLUTNM = "soft_lutpair548" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_i_reg_676[2]_i_1 
       (.I0(op2_assign_i_reg_676_reg[2]),
        .O(shift_fu_6909_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair548" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \op2_assign_i_reg_676[3]_i_1 
       (.I0(op2_assign_i_reg_676_reg[2]),
        .I1(op2_assign_i_reg_676_reg[3]),
        .O(shift_fu_6909_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \op2_assign_i_reg_676[4]_i_1 
       (.I0(op2_assign_i_reg_676_reg[4]),
        .I1(op2_assign_i_reg_676_reg[3]),
        .I2(op2_assign_i_reg_676_reg[2]),
        .O(shift_fu_6909_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \op2_assign_i_reg_676[5]_i_1 
       (.I0(\op2_assign_i_reg_676_reg[5]_0 ),
        .I1(op2_assign_i_reg_676_reg[2]),
        .I2(op2_assign_i_reg_676_reg[3]),
        .I3(op2_assign_i_reg_676_reg[4]),
        .O(shift_fu_6909_p2[5]));
  FDRE \op2_assign_i_reg_676_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(shift_fu_6909_p2[2]),
        .Q(op2_assign_i_reg_676_reg[2]),
        .R(clear));
  FDRE \op2_assign_i_reg_676_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(shift_fu_6909_p2[3]),
        .Q(op2_assign_i_reg_676_reg[3]),
        .R(clear));
  FDRE \op2_assign_i_reg_676_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(shift_fu_6909_p2[4]),
        .Q(op2_assign_i_reg_676_reg[4]),
        .R(clear));
  FDRE \op2_assign_i_reg_676_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(shift_fu_6909_p2[5]),
        .Q(\op2_assign_i_reg_676_reg[5]_0 ),
        .R(clear));
  (* SOFT_HLUTNM = "soft_lutpair538" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0149_0_i_i_reg_4916[0]_i_1 
       (.I0(digit_V_1_reg_7075_pp4_iter2_reg[0]),
        .I1(\p_0149_0_i_i_reg_4916[3]_i_2_n_7 ),
        .I2(p_0149_0_i_i_reg_4916[0]),
        .O(ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4[0]));
  (* SOFT_HLUTNM = "soft_lutpair544" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0149_0_i_i_reg_4916[1]_i_1 
       (.I0(digit_V_1_reg_7075_pp4_iter2_reg[1]),
        .I1(\p_0149_0_i_i_reg_4916[3]_i_2_n_7 ),
        .I2(p_0149_0_i_i_reg_4916[1]),
        .O(ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4[1]));
  (* SOFT_HLUTNM = "soft_lutpair544" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0149_0_i_i_reg_4916[2]_i_1 
       (.I0(digit_V_1_reg_7075_pp4_iter2_reg[2]),
        .I1(\p_0149_0_i_i_reg_4916[3]_i_2_n_7 ),
        .I2(p_0149_0_i_i_reg_4916[2]),
        .O(ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4[2]));
  (* SOFT_HLUTNM = "soft_lutpair538" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0149_0_i_i_reg_4916[3]_i_1 
       (.I0(digit_V_1_reg_7075_pp4_iter2_reg[3]),
        .I1(\p_0149_0_i_i_reg_4916[3]_i_2_n_7 ),
        .I2(p_0149_0_i_i_reg_4916[3]),
        .O(ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4[3]));
  LUT2 #(
    .INIT(4'h2)) 
    \p_0149_0_i_i_reg_4916[3]_i_2 
       (.I0(sort_U0_out_value_V_ce0),
        .I1(p_0_in),
        .O(\p_0149_0_i_i_reg_4916[3]_i_2_n_7 ));
  FDSE \p_0149_0_i_i_reg_4916_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4[0]),
        .Q(p_0149_0_i_i_reg_4916[0]),
        .S(ap_CS_fsm_state18));
  FDSE \p_0149_0_i_i_reg_4916_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4[1]),
        .Q(p_0149_0_i_i_reg_4916[1]),
        .S(ap_CS_fsm_state18));
  FDSE \p_0149_0_i_i_reg_4916_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4[2]),
        .Q(p_0149_0_i_i_reg_4916[2]),
        .S(ap_CS_fsm_state18));
  FDSE \p_0149_0_i_i_reg_4916_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4[3]),
        .Q(p_0149_0_i_i_reg_4916[3]),
        .S(ap_CS_fsm_state18));
  (* SOFT_HLUTNM = "soft_lutpair536" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_091_0_i_i_reg_1954[0]_i_1 
       (.I0(p_091_0_i_i_reg_1954[0]),
        .I1(\p_091_0_i_i_reg_1954[3]_i_2_n_7 ),
        .I2(digit_V_reg_7014_pp2_iter4_reg[0]),
        .O(ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4[0]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_091_0_i_i_reg_1954[1]_i_1 
       (.I0(p_091_0_i_i_reg_1954[1]),
        .I1(\p_091_0_i_i_reg_1954[3]_i_2_n_7 ),
        .I2(digit_V_reg_7014_pp2_iter4_reg[1]),
        .O(ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \p_091_0_i_i_reg_1954[2]_i_1 
       (.I0(p_091_0_i_i_reg_1954[2]),
        .I1(\p_091_0_i_i_reg_1954[3]_i_2_n_7 ),
        .I2(digit_V_reg_7014_pp2_iter4_reg[2]),
        .O(ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4[2]));
  (* SOFT_HLUTNM = "soft_lutpair536" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_091_0_i_i_reg_1954[3]_i_1 
       (.I0(p_091_0_i_i_reg_1954[3]),
        .I1(\p_091_0_i_i_reg_1954[3]_i_2_n_7 ),
        .I2(digit_V_reg_7014_pp2_iter4_reg[3]),
        .O(ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4[3]));
  LUT2 #(
    .INIT(4'hB)) 
    \p_091_0_i_i_reg_1954[3]_i_2 
       (.I0(icmp_ln40_reg_6977_pp2_iter4_reg),
        .I1(ap_enable_reg_pp2_iter5),
        .O(\p_091_0_i_i_reg_1954[3]_i_2_n_7 ));
  FDRE \p_091_0_i_i_reg_1954_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4[0]),
        .Q(p_091_0_i_i_reg_1954[0]),
        .R(ap_CS_fsm_state8));
  FDRE \p_091_0_i_i_reg_1954_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4[1]),
        .Q(p_091_0_i_i_reg_1954[1]),
        .R(ap_CS_fsm_state8));
  FDRE \p_091_0_i_i_reg_1954_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4[2]),
        .Q(p_091_0_i_i_reg_1954[2]),
        .R(ap_CS_fsm_state8));
  FDRE \p_091_0_i_i_reg_1954_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4[3]),
        .Q(p_091_0_i_i_reg_1954[3]),
        .R(ap_CS_fsm_state8));
  FDRE \phi_ln215_1_i_reg_7045_reg[0] 
       (.C(ap_clk),
        .CE(phi_ln215_1_i_reg_70450),
        .D(phi_ln215_1_i_fu_6767_p18[0]),
        .Q(phi_ln215_1_i_reg_7045[0]),
        .R(1'b0));
  FDRE \phi_ln215_1_i_reg_7045_reg[1] 
       (.C(ap_clk),
        .CE(phi_ln215_1_i_reg_70450),
        .D(phi_ln215_1_i_fu_6767_p18[1]),
        .Q(phi_ln215_1_i_reg_7045[1]),
        .R(1'b0));
  FDRE \phi_ln215_1_i_reg_7045_reg[2] 
       (.C(ap_clk),
        .CE(phi_ln215_1_i_reg_70450),
        .D(phi_ln215_1_i_fu_6767_p18[2]),
        .Q(phi_ln215_1_i_reg_7045[2]),
        .R(1'b0));
  FDRE \phi_ln215_1_i_reg_7045_reg[3] 
       (.C(ap_clk),
        .CE(phi_ln215_1_i_reg_70450),
        .D(phi_ln215_1_i_fu_6767_p18[3]),
        .Q(phi_ln215_1_i_reg_7045[3]),
        .R(1'b0));
  FDRE \phi_ln215_1_i_reg_7045_reg[4] 
       (.C(ap_clk),
        .CE(phi_ln215_1_i_reg_70450),
        .D(phi_ln215_1_i_fu_6767_p18[4]),
        .Q(phi_ln215_1_i_reg_7045[4]),
        .R(1'b0));
  FDRE \phi_ln215_1_i_reg_7045_reg[5] 
       (.C(ap_clk),
        .CE(phi_ln215_1_i_reg_70450),
        .D(phi_ln215_1_i_fu_6767_p18[5]),
        .Q(phi_ln215_1_i_reg_7045[5]),
        .R(1'b0));
  FDRE \phi_ln215_1_i_reg_7045_reg[6] 
       (.C(ap_clk),
        .CE(phi_ln215_1_i_reg_70450),
        .D(phi_ln215_1_i_fu_6767_p18[6]),
        .Q(phi_ln215_1_i_reg_7045[6]),
        .R(1'b0));
  FDRE \phi_ln215_1_i_reg_7045_reg[7] 
       (.C(ap_clk),
        .CE(phi_ln215_1_i_reg_70450),
        .D(phi_ln215_1_i_fu_6767_p18[7]),
        .Q(phi_ln215_1_i_reg_7045[7]),
        .R(1'b0));
  design_1_huffman_encoding_0_1_sort_previous_sorcud previous_sorting_fre_U
       (.ADDRARDADDR(previous_sorting_fre_address0),
        .Q(zext_ln69_reg_7064_reg),
        .WEA(previous_sorting_fre_we0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp2_iter2(ap_enable_reg_pp2_iter2),
        .ap_enable_reg_pp4_iter1(ap_enable_reg_pp4_iter1),
        .ap_enable_reg_pp4_iter2(ap_enable_reg_pp4_iter2),
        .icmp_ln40_reg_6977_pp2_iter1_reg(icmp_ln40_reg_6977_pp2_iter1_reg),
        .in_frequency_V_load_reg_6952(in_frequency_V_load_reg_6952),
        .previous_sorting_fre_3_reg_71080(previous_sorting_fre_3_reg_71080),
        .previous_sorting_fre_ce0(previous_sorting_fre_ce0),
        .ram_reg(ap_CS_fsm_pp4_stage0),
        .ram_reg_0(zext_ln43_reg_6986_pp2_iter1_reg_reg),
        .ram_reg_1(\icmp_ln67_reg_7055_pp4_iter1_reg_reg_n_7_[0] ),
        .ram_reg_2(sort_U0_out_value_V_ce0),
        .sort_U0_out_frequency_V_d0(sort_U0_out_frequency_V_d0),
        .sorting_frequency_V_2_reg_7003(sorting_frequency_V_2_reg_7003),
        .sorting_frequency_V_d0(sorting_frequency_V_d0));
  design_1_huffman_encoding_0_1_sort_previous_sorbkb previous_sorting_val_U
       (.ADDRARDADDR(previous_sorting_fre_address0),
        .DIADI(sorting_value_V_d0),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .WEA(previous_sorting_fre_we0),
        .ap_clk(ap_clk),
        .previous_sorting_fre_3_reg_71080(previous_sorting_fre_3_reg_71080),
        .previous_sorting_fre_ce0(previous_sorting_fre_ce0),
        .ram_reg(sorting_value_V_load_reg_7009),
        .ram_reg_0(sort_U0_out_value_V_ce0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_2__1
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter0),
        .O(sort_U0_in_value_V_ce0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_3__8
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(icmp_ln23_reg_6922),
        .O(in_frequency_V_load_reg_69520));
  LUT2 #(
    .INIT(4'h8)) 
    \re_sort_location_las_reg_3891[3]_i_2 
       (.I0(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902_reg_n_7_[3] ),
        .I1(\re_sort_location_las_reg_3891[7]_i_4_n_7 ),
        .O(\re_sort_location_las_reg_3891[3]_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h8)) 
    \re_sort_location_las_reg_3891[3]_i_3 
       (.I0(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902_reg_n_7_[2] ),
        .I1(\re_sort_location_las_reg_3891[7]_i_4_n_7 ),
        .O(\re_sort_location_las_reg_3891[3]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h8)) 
    \re_sort_location_las_reg_3891[3]_i_4 
       (.I0(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902_reg_n_7_[1] ),
        .I1(\re_sort_location_las_reg_3891[7]_i_4_n_7 ),
        .O(\re_sort_location_las_reg_3891[3]_i_4_n_7 ));
  LUT2 #(
    .INIT(4'h8)) 
    \re_sort_location_las_reg_3891[3]_i_5 
       (.I0(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902_reg_n_7_[0] ),
        .I1(\re_sort_location_las_reg_3891[7]_i_4_n_7 ),
        .O(\re_sort_location_las_reg_3891[3]_i_5_n_7 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \re_sort_location_las_reg_3891[3]_i_6 
       (.I0(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902_reg_n_7_[3] ),
        .I1(digit_location_15_V_reg_304[3]),
        .I2(\re_sort_location_las_reg_3891[7]_i_4_n_7 ),
        .I3(phi_ln215_1_i_reg_7045[3]),
        .O(\re_sort_location_las_reg_3891[3]_i_6_n_7 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \re_sort_location_las_reg_3891[3]_i_7 
       (.I0(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902_reg_n_7_[2] ),
        .I1(digit_location_15_V_reg_304[2]),
        .I2(\re_sort_location_las_reg_3891[7]_i_4_n_7 ),
        .I3(phi_ln215_1_i_reg_7045[2]),
        .O(\re_sort_location_las_reg_3891[3]_i_7_n_7 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \re_sort_location_las_reg_3891[3]_i_8 
       (.I0(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902_reg_n_7_[1] ),
        .I1(digit_location_15_V_reg_304[1]),
        .I2(\re_sort_location_las_reg_3891[7]_i_4_n_7 ),
        .I3(phi_ln215_1_i_reg_7045[1]),
        .O(\re_sort_location_las_reg_3891[3]_i_8_n_7 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \re_sort_location_las_reg_3891[3]_i_9 
       (.I0(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902_reg_n_7_[0] ),
        .I1(digit_location_15_V_reg_304[0]),
        .I2(\re_sort_location_las_reg_3891[7]_i_4_n_7 ),
        .I3(phi_ln215_1_i_reg_7045[0]),
        .O(\re_sort_location_las_reg_3891[3]_i_9_n_7 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \re_sort_location_las_reg_3891[7]_i_1 
       (.I0(\re_sort_location_las_reg_3891[7]_i_3_n_7 ),
        .I1(\re_sort_location_las_reg_3891[7]_i_4_n_7 ),
        .I2(ap_CS_fsm_state15),
        .O(\re_sort_location_las_reg_3891[7]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \re_sort_location_las_reg_3891[7]_i_10 
       (.I0(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902_reg_n_7_[5] ),
        .I1(digit_location_15_V_reg_304[5]),
        .I2(\re_sort_location_las_reg_3891[7]_i_4_n_7 ),
        .I3(phi_ln215_1_i_reg_7045[5]),
        .O(\re_sort_location_las_reg_3891[7]_i_10_n_7 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \re_sort_location_las_reg_3891[7]_i_11 
       (.I0(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902_reg_n_7_[4] ),
        .I1(digit_location_15_V_reg_304[4]),
        .I2(\re_sort_location_las_reg_3891[7]_i_4_n_7 ),
        .I3(phi_ln215_1_i_reg_7045[4]),
        .O(\re_sort_location_las_reg_3891[7]_i_11_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT5 #(
    .INIT(32'hEAAAAAAB)) 
    \re_sort_location_las_reg_3891[7]_i_3 
       (.I0(\icmp_ln58_reg_7037_reg_n_7_[0] ),
        .I1(trunc_ln60_reg_7041[3]),
        .I2(trunc_ln60_reg_7041[2]),
        .I3(trunc_ln60_reg_7041[0]),
        .I4(trunc_ln60_reg_7041[1]),
        .O(\re_sort_location_las_reg_3891[7]_i_3_n_7 ));
  LUT3 #(
    .INIT(8'h40)) 
    \re_sort_location_las_reg_3891[7]_i_4 
       (.I0(\icmp_ln58_reg_7037_reg_n_7_[0] ),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ap_CS_fsm_pp3_stage0),
        .O(\re_sort_location_las_reg_3891[7]_i_4_n_7 ));
  LUT2 #(
    .INIT(4'h8)) 
    \re_sort_location_las_reg_3891[7]_i_5 
       (.I0(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902_reg_n_7_[6] ),
        .I1(\re_sort_location_las_reg_3891[7]_i_4_n_7 ),
        .O(\re_sort_location_las_reg_3891[7]_i_5_n_7 ));
  LUT2 #(
    .INIT(4'h8)) 
    \re_sort_location_las_reg_3891[7]_i_6 
       (.I0(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902_reg_n_7_[5] ),
        .I1(\re_sort_location_las_reg_3891[7]_i_4_n_7 ),
        .O(\re_sort_location_las_reg_3891[7]_i_6_n_7 ));
  LUT2 #(
    .INIT(4'h8)) 
    \re_sort_location_las_reg_3891[7]_i_7 
       (.I0(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902_reg_n_7_[4] ),
        .I1(\re_sort_location_las_reg_3891[7]_i_4_n_7 ),
        .O(\re_sort_location_las_reg_3891[7]_i_7_n_7 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \re_sort_location_las_reg_3891[7]_i_8 
       (.I0(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902_reg_n_7_[7] ),
        .I1(digit_location_15_V_reg_304[7]),
        .I2(\re_sort_location_las_reg_3891[7]_i_4_n_7 ),
        .I3(phi_ln215_1_i_reg_7045[7]),
        .O(\re_sort_location_las_reg_3891[7]_i_8_n_7 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \re_sort_location_las_reg_3891[7]_i_9 
       (.I0(\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902_reg_n_7_[6] ),
        .I1(digit_location_15_V_reg_304[6]),
        .I2(\re_sort_location_las_reg_3891[7]_i_4_n_7 ),
        .I3(phi_ln215_1_i_reg_7045[6]),
        .O(\re_sort_location_las_reg_3891[7]_i_9_n_7 ));
  FDRE \re_sort_location_las_reg_3891_reg[0] 
       (.C(ap_clk),
        .CE(\re_sort_location_las_reg_3891[7]_i_1_n_7 ),
        .D(\re_sort_location_las_reg_3891_reg[3]_i_1_n_14 ),
        .Q(re_sort_location_las_reg_3891[0]),
        .R(1'b0));
  FDRE \re_sort_location_las_reg_3891_reg[1] 
       (.C(ap_clk),
        .CE(\re_sort_location_las_reg_3891[7]_i_1_n_7 ),
        .D(\re_sort_location_las_reg_3891_reg[3]_i_1_n_13 ),
        .Q(re_sort_location_las_reg_3891[1]),
        .R(1'b0));
  FDRE \re_sort_location_las_reg_3891_reg[2] 
       (.C(ap_clk),
        .CE(\re_sort_location_las_reg_3891[7]_i_1_n_7 ),
        .D(\re_sort_location_las_reg_3891_reg[3]_i_1_n_12 ),
        .Q(re_sort_location_las_reg_3891[2]),
        .R(1'b0));
  FDRE \re_sort_location_las_reg_3891_reg[3] 
       (.C(ap_clk),
        .CE(\re_sort_location_las_reg_3891[7]_i_1_n_7 ),
        .D(\re_sort_location_las_reg_3891_reg[3]_i_1_n_11 ),
        .Q(re_sort_location_las_reg_3891[3]),
        .R(1'b0));
  CARRY4 \re_sort_location_las_reg_3891_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\re_sort_location_las_reg_3891_reg[3]_i_1_n_7 ,\re_sort_location_las_reg_3891_reg[3]_i_1_n_8 ,\re_sort_location_las_reg_3891_reg[3]_i_1_n_9 ,\re_sort_location_las_reg_3891_reg[3]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({\re_sort_location_las_reg_3891[3]_i_2_n_7 ,\re_sort_location_las_reg_3891[3]_i_3_n_7 ,\re_sort_location_las_reg_3891[3]_i_4_n_7 ,\re_sort_location_las_reg_3891[3]_i_5_n_7 }),
        .O({\re_sort_location_las_reg_3891_reg[3]_i_1_n_11 ,\re_sort_location_las_reg_3891_reg[3]_i_1_n_12 ,\re_sort_location_las_reg_3891_reg[3]_i_1_n_13 ,\re_sort_location_las_reg_3891_reg[3]_i_1_n_14 }),
        .S({\re_sort_location_las_reg_3891[3]_i_6_n_7 ,\re_sort_location_las_reg_3891[3]_i_7_n_7 ,\re_sort_location_las_reg_3891[3]_i_8_n_7 ,\re_sort_location_las_reg_3891[3]_i_9_n_7 }));
  FDRE \re_sort_location_las_reg_3891_reg[4] 
       (.C(ap_clk),
        .CE(\re_sort_location_las_reg_3891[7]_i_1_n_7 ),
        .D(\re_sort_location_las_reg_3891_reg[7]_i_2_n_14 ),
        .Q(re_sort_location_las_reg_3891[4]),
        .R(1'b0));
  FDRE \re_sort_location_las_reg_3891_reg[5] 
       (.C(ap_clk),
        .CE(\re_sort_location_las_reg_3891[7]_i_1_n_7 ),
        .D(\re_sort_location_las_reg_3891_reg[7]_i_2_n_13 ),
        .Q(re_sort_location_las_reg_3891[5]),
        .R(1'b0));
  FDRE \re_sort_location_las_reg_3891_reg[6] 
       (.C(ap_clk),
        .CE(\re_sort_location_las_reg_3891[7]_i_1_n_7 ),
        .D(\re_sort_location_las_reg_3891_reg[7]_i_2_n_12 ),
        .Q(re_sort_location_las_reg_3891[6]),
        .R(1'b0));
  FDRE \re_sort_location_las_reg_3891_reg[7] 
       (.C(ap_clk),
        .CE(\re_sort_location_las_reg_3891[7]_i_1_n_7 ),
        .D(\re_sort_location_las_reg_3891_reg[7]_i_2_n_11 ),
        .Q(re_sort_location_las_reg_3891[7]),
        .R(1'b0));
  CARRY4 \re_sort_location_las_reg_3891_reg[7]_i_2 
       (.CI(\re_sort_location_las_reg_3891_reg[3]_i_1_n_7 ),
        .CO({\NLW_re_sort_location_las_reg_3891_reg[7]_i_2_CO_UNCONNECTED [3],\re_sort_location_las_reg_3891_reg[7]_i_2_n_8 ,\re_sort_location_las_reg_3891_reg[7]_i_2_n_9 ,\re_sort_location_las_reg_3891_reg[7]_i_2_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,\re_sort_location_las_reg_3891[7]_i_5_n_7 ,\re_sort_location_las_reg_3891[7]_i_6_n_7 ,\re_sort_location_las_reg_3891[7]_i_7_n_7 }),
        .O({\re_sort_location_las_reg_3891_reg[7]_i_2_n_11 ,\re_sort_location_las_reg_3891_reg[7]_i_2_n_12 ,\re_sort_location_las_reg_3891_reg[7]_i_2_n_13 ,\re_sort_location_las_reg_3891_reg[7]_i_2_n_14 }),
        .S({\re_sort_location_las_reg_3891[7]_i_8_n_7 ,\re_sort_location_las_reg_3891[7]_i_9_n_7 ,\re_sort_location_las_reg_3891[7]_i_10_n_7 ,\re_sort_location_las_reg_3891[7]_i_11_n_7 }));
  design_1_huffman_encoding_0_1_sort_previous_sorcud_16 sorting_frequency_V_U
       (.ADDRARDADDR(sorting_frequency_V_address0),
        .Q(\j5_0_i_i_reg_1755_reg[8]_0 [7:0]),
        .WEA(sorting_frequency_V_we0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp2_iter0(ap_enable_reg_pp2_iter0),
        .ap_enable_reg_pp2_iter1(ap_enable_reg_pp2_iter1),
        .ap_enable_reg_pp4_iter3_reg(ap_enable_reg_pp4_iter3_reg_0),
        .\digit_location_0_V_reg_4905_reg[0] (sort_U0_out_value_V_address0[0]),
        .\dout_array_reg[0][0] (huffman_encoding_g8j_U14_n_7),
        .\dout_array_reg[0][1] (huffman_encoding_g8j_U14_n_8),
        .\dout_array_reg[0][2] (huffman_encoding_g8j_U14_n_9),
        .\dout_array_reg[0][3] (huffman_encoding_g8j_U14_n_10),
        .\dout_array_reg[0][4] (huffman_encoding_g8j_U14_n_11),
        .\dout_array_reg[0][5] (huffman_encoding_g8j_U14_n_12),
        .\dout_array_reg[0][6] (huffman_encoding_g8j_U14_n_13),
        .\dout_array_reg[0][7] (zext_ln29_reg_6961[5]),
        .\dout_array_reg[0][7]_0 (huffman_encoding_g8j_U14_n_14),
        .icmp_ln23_reg_6922_pp0_iter1_reg(icmp_ln23_reg_6922_pp0_iter1_reg),
        .icmp_ln40_reg_6977(icmp_ln40_reg_6977),
        .icmp_ln879_2_reg_7092(icmp_ln879_2_reg_7092),
        .p_0_in(p_0_in),
        .ram_reg(sort_U0_out_value_V_ce0),
        .ram_reg_0(ap_CS_fsm_pp2_stage0),
        .ram_reg_1(zext_ln25_reg_6931_pp0_iter1_reg_reg),
        .ram_reg_2(digit_location_0_V_reg_4905),
        .ram_reg_3(tmp_1_i_reg_7097),
        .sort_U0_out_value_V_address0(sort_U0_out_value_V_address0[7:1]),
        .sorting_frequency_V_2_reg_7003(sorting_frequency_V_2_reg_7003),
        .sorting_frequency_V_2_reg_70030(sorting_frequency_V_2_reg_70030),
        .sorting_frequency_V_ce0(sorting_frequency_V_ce0),
        .sorting_frequency_V_d0(sorting_frequency_V_d0),
        .\zext_ln29_reg_6961_reg[5] (sorting_frequency_V_U_n_59),
        .\zext_ln29_reg_6961_reg[5]_0 (sorting_frequency_V_U_n_60),
        .\zext_ln29_reg_6961_reg[5]_1 (sorting_frequency_V_U_n_61),
        .\zext_ln29_reg_6961_reg[5]_2 (sorting_frequency_V_U_n_62),
        .\zext_ln29_reg_6961_reg[5]_3 (sorting_frequency_V_U_n_63),
        .\zext_ln29_reg_6961_reg[5]_4 (sorting_frequency_V_U_n_64),
        .\zext_ln29_reg_6961_reg[5]_5 (sorting_frequency_V_U_n_65),
        .\zext_ln29_reg_6961_reg[5]_6 (sorting_frequency_V_U_n_66));
  design_1_huffman_encoding_0_1_sort_previous_sorbkb_17 sorting_value_V_U
       (.ADDRARDADDR(sorting_frequency_V_address0),
        .DIADI(sorting_value_V_d0),
        .WEA(sorting_frequency_V_we0),
        .ap_clk(ap_clk),
        .ram_reg(sorting_value_V_load_reg_7009),
        .sorting_frequency_V_2_reg_70030(sorting_frequency_V_2_reg_70030),
        .sorting_frequency_V_ce0(sorting_frequency_V_ce0));
  FDRE \tmp_1_i_reg_7097_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_ln879_2_reg_7092[0]_i_1_n_7 ),
        .D(tmp_1_i_fu_6852_p18[0]),
        .Q(tmp_1_i_reg_7097[0]),
        .R(1'b0));
  FDRE \tmp_1_i_reg_7097_reg[1] 
       (.C(ap_clk),
        .CE(\icmp_ln879_2_reg_7092[0]_i_1_n_7 ),
        .D(tmp_1_i_fu_6852_p18[1]),
        .Q(tmp_1_i_reg_7097[1]),
        .R(1'b0));
  FDRE \tmp_1_i_reg_7097_reg[2] 
       (.C(ap_clk),
        .CE(\icmp_ln879_2_reg_7092[0]_i_1_n_7 ),
        .D(tmp_1_i_fu_6852_p18[2]),
        .Q(tmp_1_i_reg_7097[2]),
        .R(1'b0));
  FDRE \tmp_1_i_reg_7097_reg[3] 
       (.C(ap_clk),
        .CE(\icmp_ln879_2_reg_7092[0]_i_1_n_7 ),
        .D(tmp_1_i_fu_6852_p18[3]),
        .Q(tmp_1_i_reg_7097[3]),
        .R(1'b0));
  FDRE \tmp_1_i_reg_7097_reg[4] 
       (.C(ap_clk),
        .CE(\icmp_ln879_2_reg_7092[0]_i_1_n_7 ),
        .D(tmp_1_i_fu_6852_p18[4]),
        .Q(tmp_1_i_reg_7097[4]),
        .R(1'b0));
  FDRE \tmp_1_i_reg_7097_reg[5] 
       (.C(ap_clk),
        .CE(\icmp_ln879_2_reg_7092[0]_i_1_n_7 ),
        .D(tmp_1_i_fu_6852_p18[5]),
        .Q(tmp_1_i_reg_7097[5]),
        .R(1'b0));
  FDRE \tmp_1_i_reg_7097_reg[6] 
       (.C(ap_clk),
        .CE(\icmp_ln879_2_reg_7092[0]_i_1_n_7 ),
        .D(tmp_1_i_fu_6852_p18[6]),
        .Q(tmp_1_i_reg_7097[6]),
        .R(1'b0));
  FDRE \tmp_1_i_reg_7097_reg[7] 
       (.C(ap_clk),
        .CE(\icmp_ln879_2_reg_7092[0]_i_1_n_7 ),
        .D(tmp_1_i_fu_6852_p18[7]),
        .Q(tmp_1_i_reg_7097[7]),
        .R(1'b0));
  FDRE \tmp_i_reg_7027_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln40_reg_6977_pp2_iter3_reg),
        .D(tmp_i_fu_6708_p18[0]),
        .Q(tmp_i_reg_7027[0]),
        .R(1'b0));
  FDRE \tmp_i_reg_7027_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln40_reg_6977_pp2_iter3_reg),
        .D(tmp_i_fu_6708_p18[1]),
        .Q(tmp_i_reg_7027[1]),
        .R(1'b0));
  FDRE \tmp_i_reg_7027_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln40_reg_6977_pp2_iter3_reg),
        .D(tmp_i_fu_6708_p18[2]),
        .Q(tmp_i_reg_7027[2]),
        .R(1'b0));
  FDRE \tmp_i_reg_7027_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln40_reg_6977_pp2_iter3_reg),
        .D(tmp_i_fu_6708_p18[3]),
        .Q(tmp_i_reg_7027[3]),
        .R(1'b0));
  FDRE \tmp_i_reg_7027_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln40_reg_6977_pp2_iter3_reg),
        .D(tmp_i_fu_6708_p18[4]),
        .Q(tmp_i_reg_7027[4]),
        .R(1'b0));
  FDRE \tmp_i_reg_7027_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln40_reg_6977_pp2_iter3_reg),
        .D(tmp_i_fu_6708_p18[5]),
        .Q(tmp_i_reg_7027[5]),
        .R(1'b0));
  FDRE \tmp_i_reg_7027_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln40_reg_6977_pp2_iter3_reg),
        .D(tmp_i_fu_6708_p18[6]),
        .Q(tmp_i_reg_7027[6]),
        .R(1'b0));
  FDRE \tmp_i_reg_7027_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln40_reg_6977_pp2_iter3_reg),
        .D(tmp_i_fu_6708_p18[7]),
        .Q(tmp_i_reg_7027[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7F80)) 
    \tptr[0]_i_1__3 
       (.I0(\op2_assign_i_reg_676_reg[5]_0 ),
        .I1(Q[1]),
        .I2(filtered_value_V_t_empty_n),
        .I3(\tptr_reg[0] ),
        .O(\op2_assign_i_reg_676_reg[5]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \tptr[0]_i_1__4 
       (.I0(\op2_assign_i_reg_676_reg[5]_0 ),
        .I1(Q[1]),
        .I2(filtered_frequency_V_t_empty_n),
        .I3(\tptr_reg[0]_0 ),
        .O(\op2_assign_i_reg_676_reg[5]_2 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA2)) 
    \trunc_ln60_reg_7041[3]_i_1 
       (.I0(ap_CS_fsm_pp3_stage0),
        .I1(i6_0_i_i_reg_3880_reg),
        .I2(i6_0_i_i_reg_3880_reg__0[3]),
        .I3(i6_0_i_i_reg_3880_reg__0[2]),
        .I4(i6_0_i_i_reg_3880_reg__0[1]),
        .I5(i6_0_i_i_reg_3880_reg__0[0]),
        .O(phi_ln215_1_i_reg_70450));
  FDRE \trunc_ln60_reg_7041_reg[0] 
       (.C(ap_clk),
        .CE(phi_ln215_1_i_reg_70450),
        .D(i6_0_i_i_reg_3880_reg__0[0]),
        .Q(trunc_ln60_reg_7041[0]),
        .R(1'b0));
  FDRE \trunc_ln60_reg_7041_reg[1] 
       (.C(ap_clk),
        .CE(phi_ln215_1_i_reg_70450),
        .D(i6_0_i_i_reg_3880_reg__0[1]),
        .Q(trunc_ln60_reg_7041[1]),
        .R(1'b0));
  FDRE \trunc_ln60_reg_7041_reg[2] 
       (.C(ap_clk),
        .CE(phi_ln215_1_i_reg_70450),
        .D(i6_0_i_i_reg_3880_reg__0[2]),
        .Q(trunc_ln60_reg_7041[2]),
        .R(1'b0));
  FDRE \trunc_ln60_reg_7041_reg[3] 
       (.C(ap_clk),
        .CE(phi_ln215_1_i_reg_70450),
        .D(i6_0_i_i_reg_3880_reg__0[3]),
        .Q(trunc_ln60_reg_7041[3]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \zext_ln25_reg_6931[7]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(CO),
        .O(zext_ln25_reg_6931_reg0));
  FDRE \zext_ln25_reg_6931_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(zext_ln25_reg_6931_reg[0]),
        .Q(zext_ln25_reg_6931_pp0_iter1_reg_reg[0]),
        .R(1'b0));
  FDRE \zext_ln25_reg_6931_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(zext_ln25_reg_6931_reg[1]),
        .Q(zext_ln25_reg_6931_pp0_iter1_reg_reg[1]),
        .R(1'b0));
  FDRE \zext_ln25_reg_6931_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(zext_ln25_reg_6931_reg[2]),
        .Q(zext_ln25_reg_6931_pp0_iter1_reg_reg[2]),
        .R(1'b0));
  FDRE \zext_ln25_reg_6931_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(zext_ln25_reg_6931_reg[3]),
        .Q(zext_ln25_reg_6931_pp0_iter1_reg_reg[3]),
        .R(1'b0));
  FDRE \zext_ln25_reg_6931_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(zext_ln25_reg_6931_reg[4]),
        .Q(zext_ln25_reg_6931_pp0_iter1_reg_reg[4]),
        .R(1'b0));
  FDRE \zext_ln25_reg_6931_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(zext_ln25_reg_6931_reg[5]),
        .Q(zext_ln25_reg_6931_pp0_iter1_reg_reg[5]),
        .R(1'b0));
  FDRE \zext_ln25_reg_6931_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(zext_ln25_reg_6931_reg[6]),
        .Q(zext_ln25_reg_6931_pp0_iter1_reg_reg[6]),
        .R(1'b0));
  FDRE \zext_ln25_reg_6931_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(zext_ln25_reg_6931_reg[7]),
        .Q(zext_ln25_reg_6931_pp0_iter1_reg_reg[7]),
        .R(1'b0));
  FDRE \zext_ln25_reg_6931_reg[0] 
       (.C(ap_clk),
        .CE(zext_ln25_reg_6931_reg0),
        .D(\j_0_i_i_reg_293_reg[8]_0 [0]),
        .Q(zext_ln25_reg_6931_reg[0]),
        .R(1'b0));
  FDRE \zext_ln25_reg_6931_reg[1] 
       (.C(ap_clk),
        .CE(zext_ln25_reg_6931_reg0),
        .D(\j_0_i_i_reg_293_reg[8]_0 [1]),
        .Q(zext_ln25_reg_6931_reg[1]),
        .R(1'b0));
  FDRE \zext_ln25_reg_6931_reg[2] 
       (.C(ap_clk),
        .CE(zext_ln25_reg_6931_reg0),
        .D(\j_0_i_i_reg_293_reg[8]_0 [2]),
        .Q(zext_ln25_reg_6931_reg[2]),
        .R(1'b0));
  FDRE \zext_ln25_reg_6931_reg[3] 
       (.C(ap_clk),
        .CE(zext_ln25_reg_6931_reg0),
        .D(\j_0_i_i_reg_293_reg[8]_0 [3]),
        .Q(zext_ln25_reg_6931_reg[3]),
        .R(1'b0));
  FDRE \zext_ln25_reg_6931_reg[4] 
       (.C(ap_clk),
        .CE(zext_ln25_reg_6931_reg0),
        .D(\j_0_i_i_reg_293_reg[8]_0 [4]),
        .Q(zext_ln25_reg_6931_reg[4]),
        .R(1'b0));
  FDRE \zext_ln25_reg_6931_reg[5] 
       (.C(ap_clk),
        .CE(zext_ln25_reg_6931_reg0),
        .D(\j_0_i_i_reg_293_reg[8]_0 [5]),
        .Q(zext_ln25_reg_6931_reg[5]),
        .R(1'b0));
  FDRE \zext_ln25_reg_6931_reg[6] 
       (.C(ap_clk),
        .CE(zext_ln25_reg_6931_reg0),
        .D(\j_0_i_i_reg_293_reg[8]_0 [6]),
        .Q(zext_ln25_reg_6931_reg[6]),
        .R(1'b0));
  FDRE \zext_ln25_reg_6931_reg[7] 
       (.C(ap_clk),
        .CE(zext_ln25_reg_6931_reg0),
        .D(\j_0_i_i_reg_293_reg[8]_0 [7]),
        .Q(zext_ln25_reg_6931_reg[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \zext_ln29_reg_6961[5]_i_1 
       (.I0(Q[1]),
        .I1(\op2_assign_i_reg_676_reg[5]_0 ),
        .O(\zext_ln29_reg_6961[5]_i_1_n_7 ));
  FDRE \zext_ln29_reg_6961_reg[2] 
       (.C(ap_clk),
        .CE(\zext_ln29_reg_6961[5]_i_1_n_7 ),
        .D(op2_assign_i_reg_676_reg[2]),
        .Q(zext_ln29_reg_6961[2]),
        .R(1'b0));
  FDRE \zext_ln29_reg_6961_reg[3] 
       (.C(ap_clk),
        .CE(\zext_ln29_reg_6961[5]_i_1_n_7 ),
        .D(op2_assign_i_reg_676_reg[3]),
        .Q(zext_ln29_reg_6961[3]),
        .R(1'b0));
  FDRE \zext_ln29_reg_6961_reg[4] 
       (.C(ap_clk),
        .CE(\zext_ln29_reg_6961[5]_i_1_n_7 ),
        .D(op2_assign_i_reg_676_reg[4]),
        .Q(zext_ln29_reg_6961[4]),
        .R(1'b0));
  FDRE \zext_ln29_reg_6961_reg[5] 
       (.C(ap_clk),
        .CE(\zext_ln29_reg_6961[5]_i_1_n_7 ),
        .D(\op2_assign_i_reg_676_reg[5]_0 ),
        .Q(zext_ln29_reg_6961[5]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \zext_ln43_reg_6986[7]_i_1 
       (.I0(ap_CS_fsm_pp2_stage0),
        .I1(\icmp_ln40_reg_6977_reg[0]_0 ),
        .O(zext_ln43_reg_6986_reg0));
  FDRE \zext_ln43_reg_6986_pp2_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp2_stage0),
        .D(zext_ln43_reg_6986_reg[0]),
        .Q(zext_ln43_reg_6986_pp2_iter1_reg_reg[0]),
        .R(1'b0));
  FDRE \zext_ln43_reg_6986_pp2_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp2_stage0),
        .D(zext_ln43_reg_6986_reg[1]),
        .Q(zext_ln43_reg_6986_pp2_iter1_reg_reg[1]),
        .R(1'b0));
  FDRE \zext_ln43_reg_6986_pp2_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp2_stage0),
        .D(zext_ln43_reg_6986_reg[2]),
        .Q(zext_ln43_reg_6986_pp2_iter1_reg_reg[2]),
        .R(1'b0));
  FDRE \zext_ln43_reg_6986_pp2_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp2_stage0),
        .D(zext_ln43_reg_6986_reg[3]),
        .Q(zext_ln43_reg_6986_pp2_iter1_reg_reg[3]),
        .R(1'b0));
  FDRE \zext_ln43_reg_6986_pp2_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp2_stage0),
        .D(zext_ln43_reg_6986_reg[4]),
        .Q(zext_ln43_reg_6986_pp2_iter1_reg_reg[4]),
        .R(1'b0));
  FDRE \zext_ln43_reg_6986_pp2_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp2_stage0),
        .D(zext_ln43_reg_6986_reg[5]),
        .Q(zext_ln43_reg_6986_pp2_iter1_reg_reg[5]),
        .R(1'b0));
  FDRE \zext_ln43_reg_6986_pp2_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp2_stage0),
        .D(zext_ln43_reg_6986_reg[6]),
        .Q(zext_ln43_reg_6986_pp2_iter1_reg_reg[6]),
        .R(1'b0));
  FDRE \zext_ln43_reg_6986_pp2_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp2_stage0),
        .D(zext_ln43_reg_6986_reg[7]),
        .Q(zext_ln43_reg_6986_pp2_iter1_reg_reg[7]),
        .R(1'b0));
  FDRE \zext_ln43_reg_6986_pp2_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(zext_ln43_reg_6986_pp2_iter1_reg_reg[0]),
        .Q(zext_ln43_reg_6986_pp2_iter2_reg_reg[0]),
        .R(1'b0));
  FDRE \zext_ln43_reg_6986_pp2_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(zext_ln43_reg_6986_pp2_iter1_reg_reg[1]),
        .Q(zext_ln43_reg_6986_pp2_iter2_reg_reg[1]),
        .R(1'b0));
  FDRE \zext_ln43_reg_6986_pp2_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(zext_ln43_reg_6986_pp2_iter1_reg_reg[2]),
        .Q(zext_ln43_reg_6986_pp2_iter2_reg_reg[2]),
        .R(1'b0));
  FDRE \zext_ln43_reg_6986_pp2_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(zext_ln43_reg_6986_pp2_iter1_reg_reg[3]),
        .Q(zext_ln43_reg_6986_pp2_iter2_reg_reg[3]),
        .R(1'b0));
  FDRE \zext_ln43_reg_6986_pp2_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(zext_ln43_reg_6986_pp2_iter1_reg_reg[4]),
        .Q(zext_ln43_reg_6986_pp2_iter2_reg_reg[4]),
        .R(1'b0));
  FDRE \zext_ln43_reg_6986_pp2_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(zext_ln43_reg_6986_pp2_iter1_reg_reg[5]),
        .Q(zext_ln43_reg_6986_pp2_iter2_reg_reg[5]),
        .R(1'b0));
  FDRE \zext_ln43_reg_6986_pp2_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(zext_ln43_reg_6986_pp2_iter1_reg_reg[6]),
        .Q(zext_ln43_reg_6986_pp2_iter2_reg_reg[6]),
        .R(1'b0));
  FDRE \zext_ln43_reg_6986_pp2_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(zext_ln43_reg_6986_pp2_iter1_reg_reg[7]),
        .Q(zext_ln43_reg_6986_pp2_iter2_reg_reg[7]),
        .R(1'b0));
  FDRE \zext_ln43_reg_6986_pp2_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(zext_ln43_reg_6986_pp2_iter2_reg_reg[0]),
        .Q(zext_ln43_reg_6986_pp2_iter3_reg_reg[0]),
        .R(1'b0));
  FDRE \zext_ln43_reg_6986_pp2_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(zext_ln43_reg_6986_pp2_iter2_reg_reg[1]),
        .Q(zext_ln43_reg_6986_pp2_iter3_reg_reg[1]),
        .R(1'b0));
  FDRE \zext_ln43_reg_6986_pp2_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(zext_ln43_reg_6986_pp2_iter2_reg_reg[2]),
        .Q(zext_ln43_reg_6986_pp2_iter3_reg_reg[2]),
        .R(1'b0));
  FDRE \zext_ln43_reg_6986_pp2_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(zext_ln43_reg_6986_pp2_iter2_reg_reg[3]),
        .Q(zext_ln43_reg_6986_pp2_iter3_reg_reg[3]),
        .R(1'b0));
  FDRE \zext_ln43_reg_6986_pp2_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(zext_ln43_reg_6986_pp2_iter2_reg_reg[4]),
        .Q(zext_ln43_reg_6986_pp2_iter3_reg_reg[4]),
        .R(1'b0));
  FDRE \zext_ln43_reg_6986_pp2_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(zext_ln43_reg_6986_pp2_iter2_reg_reg[5]),
        .Q(zext_ln43_reg_6986_pp2_iter3_reg_reg[5]),
        .R(1'b0));
  FDRE \zext_ln43_reg_6986_pp2_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(zext_ln43_reg_6986_pp2_iter2_reg_reg[6]),
        .Q(zext_ln43_reg_6986_pp2_iter3_reg_reg[6]),
        .R(1'b0));
  FDRE \zext_ln43_reg_6986_pp2_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(zext_ln43_reg_6986_pp2_iter2_reg_reg[7]),
        .Q(zext_ln43_reg_6986_pp2_iter3_reg_reg[7]),
        .R(1'b0));
  FDRE \zext_ln43_reg_6986_reg[0] 
       (.C(ap_clk),
        .CE(zext_ln43_reg_6986_reg0),
        .D(\j5_0_i_i_reg_1755_reg[8]_0 [0]),
        .Q(zext_ln43_reg_6986_reg[0]),
        .R(1'b0));
  FDRE \zext_ln43_reg_6986_reg[1] 
       (.C(ap_clk),
        .CE(zext_ln43_reg_6986_reg0),
        .D(\j5_0_i_i_reg_1755_reg[8]_0 [1]),
        .Q(zext_ln43_reg_6986_reg[1]),
        .R(1'b0));
  FDRE \zext_ln43_reg_6986_reg[2] 
       (.C(ap_clk),
        .CE(zext_ln43_reg_6986_reg0),
        .D(\j5_0_i_i_reg_1755_reg[8]_0 [2]),
        .Q(zext_ln43_reg_6986_reg[2]),
        .R(1'b0));
  FDRE \zext_ln43_reg_6986_reg[3] 
       (.C(ap_clk),
        .CE(zext_ln43_reg_6986_reg0),
        .D(\j5_0_i_i_reg_1755_reg[8]_0 [3]),
        .Q(zext_ln43_reg_6986_reg[3]),
        .R(1'b0));
  FDRE \zext_ln43_reg_6986_reg[4] 
       (.C(ap_clk),
        .CE(zext_ln43_reg_6986_reg0),
        .D(\j5_0_i_i_reg_1755_reg[8]_0 [4]),
        .Q(zext_ln43_reg_6986_reg[4]),
        .R(1'b0));
  FDRE \zext_ln43_reg_6986_reg[5] 
       (.C(ap_clk),
        .CE(zext_ln43_reg_6986_reg0),
        .D(\j5_0_i_i_reg_1755_reg[8]_0 [5]),
        .Q(zext_ln43_reg_6986_reg[5]),
        .R(1'b0));
  FDRE \zext_ln43_reg_6986_reg[6] 
       (.C(ap_clk),
        .CE(zext_ln43_reg_6986_reg0),
        .D(\j5_0_i_i_reg_1755_reg[8]_0 [6]),
        .Q(zext_ln43_reg_6986_reg[6]),
        .R(1'b0));
  FDRE \zext_ln43_reg_6986_reg[7] 
       (.C(ap_clk),
        .CE(zext_ln43_reg_6986_reg0),
        .D(\j5_0_i_i_reg_1755_reg[8]_0 [7]),
        .Q(zext_ln43_reg_6986_reg[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \zext_ln69_reg_7064[7]_i_1 
       (.I0(ap_CS_fsm_pp4_stage0),
        .I1(\zext_ln69_reg_7064_reg[0]_0 ),
        .O(zext_ln69_reg_7064_reg0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \zext_ln69_reg_7064[7]_i_5 
       (.I0(j7_0_i_i_reg_4718_reg[2]),
        .I1(\zext_ln69_reg_7064_reg[7]_i_2 [2]),
        .I2(j7_0_i_i_reg_4718_reg[0]),
        .I3(\zext_ln69_reg_7064_reg[7]_i_2 [0]),
        .I4(\zext_ln69_reg_7064_reg[7]_i_2 [1]),
        .I5(j7_0_i_i_reg_4718_reg[1]),
        .O(S));
  FDRE \zext_ln69_reg_7064_reg[0] 
       (.C(ap_clk),
        .CE(zext_ln69_reg_7064_reg0),
        .D(j7_0_i_i_reg_4718_reg[0]),
        .Q(zext_ln69_reg_7064_reg[0]),
        .R(1'b0));
  FDRE \zext_ln69_reg_7064_reg[1] 
       (.C(ap_clk),
        .CE(zext_ln69_reg_7064_reg0),
        .D(j7_0_i_i_reg_4718_reg[1]),
        .Q(zext_ln69_reg_7064_reg[1]),
        .R(1'b0));
  FDRE \zext_ln69_reg_7064_reg[2] 
       (.C(ap_clk),
        .CE(zext_ln69_reg_7064_reg0),
        .D(j7_0_i_i_reg_4718_reg[2]),
        .Q(zext_ln69_reg_7064_reg[2]),
        .R(1'b0));
  FDRE \zext_ln69_reg_7064_reg[3] 
       (.C(ap_clk),
        .CE(zext_ln69_reg_7064_reg0),
        .D(\j7_0_i_i_reg_4718_reg[8]_0 [0]),
        .Q(zext_ln69_reg_7064_reg[3]),
        .R(1'b0));
  FDRE \zext_ln69_reg_7064_reg[4] 
       (.C(ap_clk),
        .CE(zext_ln69_reg_7064_reg0),
        .D(\j7_0_i_i_reg_4718_reg[8]_0 [1]),
        .Q(zext_ln69_reg_7064_reg[4]),
        .R(1'b0));
  FDRE \zext_ln69_reg_7064_reg[5] 
       (.C(ap_clk),
        .CE(zext_ln69_reg_7064_reg0),
        .D(\j7_0_i_i_reg_4718_reg[8]_0 [2]),
        .Q(zext_ln69_reg_7064_reg[5]),
        .R(1'b0));
  FDRE \zext_ln69_reg_7064_reg[6] 
       (.C(ap_clk),
        .CE(zext_ln69_reg_7064_reg0),
        .D(\j7_0_i_i_reg_4718_reg[8]_0 [3]),
        .Q(zext_ln69_reg_7064_reg[6]),
        .R(1'b0));
  FDRE \zext_ln69_reg_7064_reg[7] 
       (.C(ap_clk),
        .CE(zext_ln69_reg_7064_reg0),
        .D(\j7_0_i_i_reg_4718_reg[8]_0 [4]),
        .Q(zext_ln69_reg_7064_reg[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sort_current_digifYi" *) 
module design_1_huffman_encoding_0_1_sort_current_digifYi
   (DOADO,
    current_digit_V_we0,
    icmp_ln879_2_fu_6847_p2,
    ap_clk,
    Q,
    ram_reg,
    ram_reg_0,
    ap_enable_reg_pp4_iter0,
    ram_reg_1,
    ap_enable_reg_pp2_iter4,
    ap_enable_reg_pp4_iter1,
    icmp_ln67_reg_7055,
    ram_reg_2,
    D,
    \icmp_ln879_2_reg_7092_reg[0] ,
    \icmp_ln879_2_reg_7092_reg[0]_0 ,
    \icmp_ln879_2_reg_7092_reg[0]_1 );
  output [3:0]DOADO;
  output current_digit_V_we0;
  output icmp_ln879_2_fu_6847_p2;
  input ap_clk;
  input [3:0]Q;
  input [7:0]ram_reg;
  input [0:0]ram_reg_0;
  input ap_enable_reg_pp4_iter0;
  input [7:0]ram_reg_1;
  input ap_enable_reg_pp2_iter4;
  input ap_enable_reg_pp4_iter1;
  input icmp_ln67_reg_7055;
  input ram_reg_2;
  input [2:0]D;
  input [0:0]\icmp_ln879_2_reg_7092_reg[0] ;
  input \icmp_ln879_2_reg_7092_reg[0]_0 ;
  input [0:0]\icmp_ln879_2_reg_7092_reg[0]_1 ;

  wire [2:0]D;
  wire [3:0]DOADO;
  wire [3:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp2_iter4;
  wire ap_enable_reg_pp4_iter0;
  wire ap_enable_reg_pp4_iter1;
  wire current_digit_V_we0;
  wire icmp_ln67_reg_7055;
  wire icmp_ln879_2_fu_6847_p2;
  wire [0:0]\icmp_ln879_2_reg_7092_reg[0] ;
  wire \icmp_ln879_2_reg_7092_reg[0]_0 ;
  wire [0:0]\icmp_ln879_2_reg_7092_reg[0]_1 ;
  wire [7:0]ram_reg;
  wire [0:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire ram_reg_2;

  design_1_huffman_encoding_0_1_sort_current_digifYi_ram sort_current_digifYi_ram_U
       (.D(D),
        .DOADO(DOADO),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp2_iter4(ap_enable_reg_pp2_iter4),
        .ap_enable_reg_pp4_iter0(ap_enable_reg_pp4_iter0),
        .ap_enable_reg_pp4_iter1(ap_enable_reg_pp4_iter1),
        .current_digit_V_we0(current_digit_V_we0),
        .icmp_ln67_reg_7055(icmp_ln67_reg_7055),
        .icmp_ln879_2_fu_6847_p2(icmp_ln879_2_fu_6847_p2),
        .\icmp_ln879_2_reg_7092_reg[0] (\icmp_ln879_2_reg_7092_reg[0] ),
        .\icmp_ln879_2_reg_7092_reg[0]_0 (\icmp_ln879_2_reg_7092_reg[0]_0 ),
        .\icmp_ln879_2_reg_7092_reg[0]_1 (\icmp_ln879_2_reg_7092_reg[0]_1 ),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2));
endmodule

(* ORIG_REF_NAME = "sort_current_digifYi_ram" *) 
module design_1_huffman_encoding_0_1_sort_current_digifYi_ram
   (DOADO,
    current_digit_V_we0,
    icmp_ln879_2_fu_6847_p2,
    ap_clk,
    Q,
    ram_reg_0,
    ram_reg_1,
    ap_enable_reg_pp4_iter0,
    ram_reg_2,
    ap_enable_reg_pp2_iter4,
    ap_enable_reg_pp4_iter1,
    icmp_ln67_reg_7055,
    ram_reg_3,
    D,
    \icmp_ln879_2_reg_7092_reg[0] ,
    \icmp_ln879_2_reg_7092_reg[0]_0 ,
    \icmp_ln879_2_reg_7092_reg[0]_1 );
  output [3:0]DOADO;
  output current_digit_V_we0;
  output icmp_ln879_2_fu_6847_p2;
  input ap_clk;
  input [3:0]Q;
  input [7:0]ram_reg_0;
  input [0:0]ram_reg_1;
  input ap_enable_reg_pp4_iter0;
  input [7:0]ram_reg_2;
  input ap_enable_reg_pp2_iter4;
  input ap_enable_reg_pp4_iter1;
  input icmp_ln67_reg_7055;
  input ram_reg_3;
  input [2:0]D;
  input [0:0]\icmp_ln879_2_reg_7092_reg[0] ;
  input \icmp_ln879_2_reg_7092_reg[0]_0 ;
  input [0:0]\icmp_ln879_2_reg_7092_reg[0]_1 ;

  wire [2:0]D;
  wire [3:0]DOADO;
  wire [3:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp2_iter4;
  wire ap_enable_reg_pp4_iter0;
  wire ap_enable_reg_pp4_iter1;
  wire [7:0]current_digit_V_address0;
  wire current_digit_V_ce0;
  wire current_digit_V_we0;
  wire digit_V_1_reg_70750;
  wire icmp_ln67_reg_7055;
  wire icmp_ln879_2_fu_6847_p2;
  wire \icmp_ln879_2_reg_7092[0]_i_3_n_7 ;
  wire [0:0]\icmp_ln879_2_reg_7092_reg[0] ;
  wire \icmp_ln879_2_reg_7092_reg[0]_0 ;
  wire [0:0]\icmp_ln879_2_reg_7092_reg[0]_1 ;
  wire [7:0]ram_reg_0;
  wire [0:0]ram_reg_1;
  wire [7:0]ram_reg_2;
  wire ram_reg_3;
  wire [15:4]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:0]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT5 #(
    .INIT(32'h82000082)) 
    \icmp_ln879_2_reg_7092[0]_i_2 
       (.I0(\icmp_ln879_2_reg_7092[0]_i_3_n_7 ),
        .I1(DOADO[2]),
        .I2(D[2]),
        .I3(DOADO[1]),
        .I4(D[1]),
        .O(icmp_ln879_2_fu_6847_p2));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \icmp_ln879_2_reg_7092[0]_i_3 
       (.I0(\icmp_ln879_2_reg_7092_reg[0] ),
        .I1(\icmp_ln879_2_reg_7092_reg[0]_0 ),
        .I2(\icmp_ln879_2_reg_7092_reg[0]_1 ),
        .I3(DOADO[3]),
        .I4(D[0]),
        .I5(DOADO[0]),
        .O(\icmp_ln879_2_reg_7092[0]_i_3_n_7 ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "current_digit_V_U/sort_current_digifYi_ram_U/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "3" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "768" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "3" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,current_digit_V_address0,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:4],DOADO}),
        .DOBDO(NLW_ram_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(current_digit_V_ce0),
        .ENBWREN(1'b0),
        .REGCEAREGCE(digit_V_1_reg_70750),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({current_digit_V_we0,current_digit_V_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_10__9
       (.I0(ram_reg_0[0]),
        .I1(ram_reg_1),
        .I2(ap_enable_reg_pp4_iter0),
        .I3(ram_reg_2[0]),
        .O(current_digit_V_address0[0]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_11__2
       (.I0(ap_enable_reg_pp2_iter4),
        .I1(ram_reg_3),
        .O(current_digit_V_we0));
  LUT3 #(
    .INIT(8'hEA)) 
    ram_reg_i_1__7
       (.I0(ap_enable_reg_pp2_iter4),
        .I1(ap_enable_reg_pp4_iter0),
        .I2(ram_reg_1),
        .O(current_digit_V_ce0));
  LUT3 #(
    .INIT(8'h08)) 
    ram_reg_i_2__2
       (.I0(ap_enable_reg_pp4_iter1),
        .I1(ram_reg_1),
        .I2(icmp_ln67_reg_7055),
        .O(digit_V_1_reg_70750));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_3__6
       (.I0(ram_reg_0[7]),
        .I1(ram_reg_1),
        .I2(ap_enable_reg_pp4_iter0),
        .I3(ram_reg_2[7]),
        .O(current_digit_V_address0[7]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_4__7
       (.I0(ram_reg_0[6]),
        .I1(ram_reg_1),
        .I2(ap_enable_reg_pp4_iter0),
        .I3(ram_reg_2[6]),
        .O(current_digit_V_address0[6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_5__7
       (.I0(ram_reg_0[5]),
        .I1(ram_reg_1),
        .I2(ap_enable_reg_pp4_iter0),
        .I3(ram_reg_2[5]),
        .O(current_digit_V_address0[5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_6__7
       (.I0(ram_reg_0[4]),
        .I1(ram_reg_1),
        .I2(ap_enable_reg_pp4_iter0),
        .I3(ram_reg_2[4]),
        .O(current_digit_V_address0[4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_7__7
       (.I0(ram_reg_0[3]),
        .I1(ram_reg_1),
        .I2(ap_enable_reg_pp4_iter0),
        .I3(ram_reg_2[3]),
        .O(current_digit_V_address0[3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_8__7
       (.I0(ram_reg_0[2]),
        .I1(ram_reg_1),
        .I2(ap_enable_reg_pp4_iter0),
        .I3(ram_reg_2[2]),
        .O(current_digit_V_address0[2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_9__9
       (.I0(ram_reg_0[1]),
        .I1(ram_reg_1),
        .I2(ap_enable_reg_pp4_iter0),
        .I3(ram_reg_2[1]),
        .O(current_digit_V_address0[1]));
endmodule

(* ORIG_REF_NAME = "sort_previous_sorbkb" *) 
module design_1_huffman_encoding_0_1_sort_previous_sorbkb
   (DOADO,
    DIADI,
    ap_clk,
    previous_sorting_fre_ce0,
    previous_sorting_fre_3_reg_71080,
    ADDRARDADDR,
    ram_reg,
    WEA,
    ram_reg_0,
    DOBDO);
  output [8:0]DOADO;
  output [8:0]DIADI;
  input ap_clk;
  input previous_sorting_fre_ce0;
  input previous_sorting_fre_3_reg_71080;
  input [7:0]ADDRARDADDR;
  input [8:0]ram_reg;
  input [0:0]WEA;
  input ram_reg_0;
  input [8:0]DOBDO;

  wire [7:0]ADDRARDADDR;
  wire [8:0]DIADI;
  wire [8:0]DOADO;
  wire [8:0]DOBDO;
  wire [0:0]WEA;
  wire ap_clk;
  wire previous_sorting_fre_3_reg_71080;
  wire previous_sorting_fre_ce0;
  wire [8:0]ram_reg;
  wire ram_reg_0;

  design_1_huffman_encoding_0_1_sort_previous_sorbkb_ram_18 sort_previous_sorbkb_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .previous_sorting_fre_3_reg_71080(previous_sorting_fre_3_reg_71080),
        .previous_sorting_fre_ce0(previous_sorting_fre_ce0),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0));
endmodule

(* ORIG_REF_NAME = "sort_previous_sorbkb" *) 
module design_1_huffman_encoding_0_1_sort_previous_sorbkb_17
   (ram_reg,
    ap_clk,
    sorting_frequency_V_ce0,
    sorting_frequency_V_2_reg_70030,
    ADDRARDADDR,
    DIADI,
    WEA);
  output [8:0]ram_reg;
  input ap_clk;
  input sorting_frequency_V_ce0;
  input sorting_frequency_V_2_reg_70030;
  input [7:0]ADDRARDADDR;
  input [8:0]DIADI;
  input [0:0]WEA;

  wire [7:0]ADDRARDADDR;
  wire [8:0]DIADI;
  wire [0:0]WEA;
  wire ap_clk;
  wire [8:0]ram_reg;
  wire sorting_frequency_V_2_reg_70030;
  wire sorting_frequency_V_ce0;

  design_1_huffman_encoding_0_1_sort_previous_sorbkb_ram sort_previous_sorbkb_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .DIADI(DIADI),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .ram_reg_0(ram_reg),
        .sorting_frequency_V_2_reg_70030(sorting_frequency_V_2_reg_70030),
        .sorting_frequency_V_ce0(sorting_frequency_V_ce0));
endmodule

(* ORIG_REF_NAME = "sort_previous_sorbkb_ram" *) 
module design_1_huffman_encoding_0_1_sort_previous_sorbkb_ram
   (ram_reg_0,
    ap_clk,
    sorting_frequency_V_ce0,
    sorting_frequency_V_2_reg_70030,
    ADDRARDADDR,
    DIADI,
    WEA);
  output [8:0]ram_reg_0;
  input ap_clk;
  input sorting_frequency_V_ce0;
  input sorting_frequency_V_2_reg_70030;
  input [7:0]ADDRARDADDR;
  input [8:0]DIADI;
  input [0:0]WEA;

  wire [7:0]ADDRARDADDR;
  wire [8:0]DIADI;
  wire [0:0]WEA;
  wire ap_clk;
  wire [8:0]ram_reg_0;
  wire sorting_frequency_V_2_reg_70030;
  wire sorting_frequency_V_ce0;
  wire [15:9]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:0]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d9" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2304" *) 
  (* RTL_RAM_NAME = "sorting_value_V_U/sort_previous_sorbkb_ram_U/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "8" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "768" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:9],ram_reg_0}),
        .DOBDO(NLW_ram_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(sorting_frequency_V_ce0),
        .ENBWREN(1'b0),
        .REGCEAREGCE(sorting_frequency_V_2_reg_70030),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "sort_previous_sorbkb_ram" *) 
module design_1_huffman_encoding_0_1_sort_previous_sorbkb_ram_18
   (DOADO,
    DIADI,
    ap_clk,
    previous_sorting_fre_ce0,
    previous_sorting_fre_3_reg_71080,
    ADDRARDADDR,
    ram_reg_0,
    WEA,
    ram_reg_1,
    DOBDO);
  output [8:0]DOADO;
  output [8:0]DIADI;
  input ap_clk;
  input previous_sorting_fre_ce0;
  input previous_sorting_fre_3_reg_71080;
  input [7:0]ADDRARDADDR;
  input [8:0]ram_reg_0;
  input [0:0]WEA;
  input ram_reg_1;
  input [8:0]DOBDO;

  wire [7:0]ADDRARDADDR;
  wire [8:0]DIADI;
  wire [8:0]DOADO;
  wire [8:0]DOBDO;
  wire [0:0]WEA;
  wire ap_clk;
  wire previous_sorting_fre_3_reg_71080;
  wire previous_sorting_fre_ce0;
  wire [8:0]ram_reg_0;
  wire ram_reg_1;
  wire [15:9]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:0]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d9" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2304" *) 
  (* RTL_RAM_NAME = "previous_sorting_val_U/sort_previous_sorbkb_ram_U/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "8" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "768" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_0}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:9],DOADO}),
        .DOBDO(NLW_ram_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(previous_sorting_fre_ce0),
        .ENBWREN(1'b0),
        .REGCEAREGCE(previous_sorting_fre_3_reg_71080),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_11__4
       (.I0(DOADO[8]),
        .I1(ram_reg_1),
        .I2(DOBDO[8]),
        .O(DIADI[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_12__2
       (.I0(DOADO[7]),
        .I1(ram_reg_1),
        .I2(DOBDO[7]),
        .O(DIADI[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_13__2
       (.I0(DOADO[6]),
        .I1(ram_reg_1),
        .I2(DOBDO[6]),
        .O(DIADI[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_14__1
       (.I0(DOADO[5]),
        .I1(ram_reg_1),
        .I2(DOBDO[5]),
        .O(DIADI[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_15
       (.I0(DOADO[4]),
        .I1(ram_reg_1),
        .I2(DOBDO[4]),
        .O(DIADI[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_16
       (.I0(DOADO[3]),
        .I1(ram_reg_1),
        .I2(DOBDO[3]),
        .O(DIADI[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_17
       (.I0(DOADO[2]),
        .I1(ram_reg_1),
        .I2(DOBDO[2]),
        .O(DIADI[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_18
       (.I0(DOADO[1]),
        .I1(ram_reg_1),
        .I2(DOBDO[1]),
        .O(DIADI[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_19
       (.I0(DOADO[0]),
        .I1(ram_reg_1),
        .I2(DOBDO[0]),
        .O(DIADI[0]));
endmodule

(* ORIG_REF_NAME = "sort_previous_sorcud" *) 
module design_1_huffman_encoding_0_1_sort_previous_sorcud
   (sort_U0_out_frequency_V_d0,
    previous_sorting_fre_ce0,
    previous_sorting_fre_3_reg_71080,
    ADDRARDADDR,
    WEA,
    sorting_frequency_V_d0,
    ap_clk,
    sorting_frequency_V_2_reg_7003,
    Q,
    ram_reg,
    ap_enable_reg_pp4_iter1,
    ram_reg_0,
    ap_enable_reg_pp2_iter2,
    ap_enable_reg_pp4_iter2,
    ram_reg_1,
    icmp_ln40_reg_6977_pp2_iter1_reg,
    ram_reg_2,
    in_frequency_V_load_reg_6952);
  output [31:0]sort_U0_out_frequency_V_d0;
  output previous_sorting_fre_ce0;
  output previous_sorting_fre_3_reg_71080;
  output [7:0]ADDRARDADDR;
  output [0:0]WEA;
  output [31:0]sorting_frequency_V_d0;
  input ap_clk;
  input [31:0]sorting_frequency_V_2_reg_7003;
  input [7:0]Q;
  input [0:0]ram_reg;
  input ap_enable_reg_pp4_iter1;
  input [7:0]ram_reg_0;
  input ap_enable_reg_pp2_iter2;
  input ap_enable_reg_pp4_iter2;
  input ram_reg_1;
  input icmp_ln40_reg_6977_pp2_iter1_reg;
  input ram_reg_2;
  input [31:0]in_frequency_V_load_reg_6952;

  wire [7:0]ADDRARDADDR;
  wire [7:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_enable_reg_pp2_iter2;
  wire ap_enable_reg_pp4_iter1;
  wire ap_enable_reg_pp4_iter2;
  wire icmp_ln40_reg_6977_pp2_iter1_reg;
  wire [31:0]in_frequency_V_load_reg_6952;
  wire previous_sorting_fre_3_reg_71080;
  wire previous_sorting_fre_ce0;
  wire [0:0]ram_reg;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [31:0]sort_U0_out_frequency_V_d0;
  wire [31:0]sorting_frequency_V_2_reg_7003;
  wire [31:0]sorting_frequency_V_d0;

  design_1_huffman_encoding_0_1_sort_previous_sorcud_ram_19 sort_previous_sorcud_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .Q(Q),
        .WEBWE(WEA),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp2_iter2(ap_enable_reg_pp2_iter2),
        .ap_enable_reg_pp4_iter1(ap_enable_reg_pp4_iter1),
        .ap_enable_reg_pp4_iter2(ap_enable_reg_pp4_iter2),
        .icmp_ln40_reg_6977_pp2_iter1_reg(icmp_ln40_reg_6977_pp2_iter1_reg),
        .in_frequency_V_load_reg_6952(in_frequency_V_load_reg_6952),
        .previous_sorting_fre_3_reg_71080(previous_sorting_fre_3_reg_71080),
        .previous_sorting_fre_ce0(previous_sorting_fre_ce0),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .sort_U0_out_frequency_V_d0(sort_U0_out_frequency_V_d0),
        .sorting_frequency_V_2_reg_7003(sorting_frequency_V_2_reg_7003),
        .sorting_frequency_V_d0(sorting_frequency_V_d0));
endmodule

(* ORIG_REF_NAME = "sort_previous_sorcud" *) 
module design_1_huffman_encoding_0_1_sort_previous_sorcud_16
   (sorting_frequency_V_2_reg_7003,
    sorting_frequency_V_ce0,
    sorting_frequency_V_2_reg_70030,
    ADDRARDADDR,
    WEA,
    \digit_location_0_V_reg_4905_reg[0] ,
    sort_U0_out_value_V_address0,
    ap_enable_reg_pp4_iter3_reg,
    \zext_ln29_reg_6961_reg[5] ,
    \zext_ln29_reg_6961_reg[5]_0 ,
    \zext_ln29_reg_6961_reg[5]_1 ,
    \zext_ln29_reg_6961_reg[5]_2 ,
    \zext_ln29_reg_6961_reg[5]_3 ,
    \zext_ln29_reg_6961_reg[5]_4 ,
    \zext_ln29_reg_6961_reg[5]_5 ,
    \zext_ln29_reg_6961_reg[5]_6 ,
    ap_clk,
    sorting_frequency_V_d0,
    ram_reg,
    Q,
    ram_reg_0,
    ap_enable_reg_pp2_iter0,
    ram_reg_1,
    ap_enable_reg_pp0_iter2,
    icmp_ln23_reg_6922_pp0_iter1_reg,
    ap_enable_reg_pp2_iter1,
    icmp_ln40_reg_6977,
    ram_reg_2,
    icmp_ln879_2_reg_7092,
    ram_reg_3,
    p_0_in,
    \dout_array_reg[0][0] ,
    \dout_array_reg[0][7] ,
    \dout_array_reg[0][1] ,
    \dout_array_reg[0][2] ,
    \dout_array_reg[0][3] ,
    \dout_array_reg[0][4] ,
    \dout_array_reg[0][5] ,
    \dout_array_reg[0][6] ,
    \dout_array_reg[0][7]_0 );
  output [31:0]sorting_frequency_V_2_reg_7003;
  output sorting_frequency_V_ce0;
  output sorting_frequency_V_2_reg_70030;
  output [7:0]ADDRARDADDR;
  output [0:0]WEA;
  output \digit_location_0_V_reg_4905_reg[0] ;
  output [6:0]sort_U0_out_value_V_address0;
  output ap_enable_reg_pp4_iter3_reg;
  output \zext_ln29_reg_6961_reg[5] ;
  output \zext_ln29_reg_6961_reg[5]_0 ;
  output \zext_ln29_reg_6961_reg[5]_1 ;
  output \zext_ln29_reg_6961_reg[5]_2 ;
  output \zext_ln29_reg_6961_reg[5]_3 ;
  output \zext_ln29_reg_6961_reg[5]_4 ;
  output \zext_ln29_reg_6961_reg[5]_5 ;
  output \zext_ln29_reg_6961_reg[5]_6 ;
  input ap_clk;
  input [31:0]sorting_frequency_V_d0;
  input ram_reg;
  input [7:0]Q;
  input [0:0]ram_reg_0;
  input ap_enable_reg_pp2_iter0;
  input [7:0]ram_reg_1;
  input ap_enable_reg_pp0_iter2;
  input icmp_ln23_reg_6922_pp0_iter1_reg;
  input ap_enable_reg_pp2_iter1;
  input icmp_ln40_reg_6977;
  input [7:0]ram_reg_2;
  input icmp_ln879_2_reg_7092;
  input [7:0]ram_reg_3;
  input [0:0]p_0_in;
  input \dout_array_reg[0][0] ;
  input [0:0]\dout_array_reg[0][7] ;
  input \dout_array_reg[0][1] ;
  input \dout_array_reg[0][2] ;
  input \dout_array_reg[0][3] ;
  input \dout_array_reg[0][4] ;
  input \dout_array_reg[0][5] ;
  input \dout_array_reg[0][6] ;
  input \dout_array_reg[0][7]_0 ;

  wire [7:0]ADDRARDADDR;
  wire [7:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp2_iter0;
  wire ap_enable_reg_pp2_iter1;
  wire ap_enable_reg_pp4_iter3_reg;
  wire \digit_location_0_V_reg_4905_reg[0] ;
  wire \dout_array_reg[0][0] ;
  wire \dout_array_reg[0][1] ;
  wire \dout_array_reg[0][2] ;
  wire \dout_array_reg[0][3] ;
  wire \dout_array_reg[0][4] ;
  wire \dout_array_reg[0][5] ;
  wire \dout_array_reg[0][6] ;
  wire [0:0]\dout_array_reg[0][7] ;
  wire \dout_array_reg[0][7]_0 ;
  wire icmp_ln23_reg_6922_pp0_iter1_reg;
  wire icmp_ln40_reg_6977;
  wire icmp_ln879_2_reg_7092;
  wire [0:0]p_0_in;
  wire ram_reg;
  wire [0:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire [7:0]ram_reg_2;
  wire [7:0]ram_reg_3;
  wire [6:0]sort_U0_out_value_V_address0;
  wire [31:0]sorting_frequency_V_2_reg_7003;
  wire sorting_frequency_V_2_reg_70030;
  wire sorting_frequency_V_ce0;
  wire [31:0]sorting_frequency_V_d0;
  wire \zext_ln29_reg_6961_reg[5] ;
  wire \zext_ln29_reg_6961_reg[5]_0 ;
  wire \zext_ln29_reg_6961_reg[5]_1 ;
  wire \zext_ln29_reg_6961_reg[5]_2 ;
  wire \zext_ln29_reg_6961_reg[5]_3 ;
  wire \zext_ln29_reg_6961_reg[5]_4 ;
  wire \zext_ln29_reg_6961_reg[5]_5 ;
  wire \zext_ln29_reg_6961_reg[5]_6 ;

  design_1_huffman_encoding_0_1_sort_previous_sorcud_ram sort_previous_sorcud_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .Q(Q),
        .WEBWE(WEA),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp2_iter0(ap_enable_reg_pp2_iter0),
        .ap_enable_reg_pp2_iter1(ap_enable_reg_pp2_iter1),
        .ap_enable_reg_pp4_iter3_reg(ap_enable_reg_pp4_iter3_reg),
        .\digit_location_0_V_reg_4905_reg[0] (\digit_location_0_V_reg_4905_reg[0] ),
        .\dout_array_reg[0][0] (\dout_array_reg[0][0] ),
        .\dout_array_reg[0][1] (\dout_array_reg[0][1] ),
        .\dout_array_reg[0][2] (\dout_array_reg[0][2] ),
        .\dout_array_reg[0][3] (\dout_array_reg[0][3] ),
        .\dout_array_reg[0][4] (\dout_array_reg[0][4] ),
        .\dout_array_reg[0][5] (\dout_array_reg[0][5] ),
        .\dout_array_reg[0][6] (\dout_array_reg[0][6] ),
        .\dout_array_reg[0][7] (\dout_array_reg[0][7] ),
        .\dout_array_reg[0][7]_0 (\dout_array_reg[0][7]_0 ),
        .icmp_ln23_reg_6922_pp0_iter1_reg(icmp_ln23_reg_6922_pp0_iter1_reg),
        .icmp_ln40_reg_6977(icmp_ln40_reg_6977),
        .icmp_ln879_2_reg_7092(icmp_ln879_2_reg_7092),
        .p_0_in(p_0_in),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(ram_reg_3),
        .sort_U0_out_value_V_address0(sort_U0_out_value_V_address0),
        .sorting_frequency_V_2_reg_7003(sorting_frequency_V_2_reg_7003),
        .sorting_frequency_V_2_reg_70030(sorting_frequency_V_2_reg_70030),
        .sorting_frequency_V_ce0(sorting_frequency_V_ce0),
        .sorting_frequency_V_d0(sorting_frequency_V_d0),
        .\zext_ln29_reg_6961_reg[5] (\zext_ln29_reg_6961_reg[5] ),
        .\zext_ln29_reg_6961_reg[5]_0 (\zext_ln29_reg_6961_reg[5]_0 ),
        .\zext_ln29_reg_6961_reg[5]_1 (\zext_ln29_reg_6961_reg[5]_1 ),
        .\zext_ln29_reg_6961_reg[5]_2 (\zext_ln29_reg_6961_reg[5]_2 ),
        .\zext_ln29_reg_6961_reg[5]_3 (\zext_ln29_reg_6961_reg[5]_3 ),
        .\zext_ln29_reg_6961_reg[5]_4 (\zext_ln29_reg_6961_reg[5]_4 ),
        .\zext_ln29_reg_6961_reg[5]_5 (\zext_ln29_reg_6961_reg[5]_5 ),
        .\zext_ln29_reg_6961_reg[5]_6 (\zext_ln29_reg_6961_reg[5]_6 ));
endmodule

(* ORIG_REF_NAME = "sort_previous_sorcud_ram" *) 
module design_1_huffman_encoding_0_1_sort_previous_sorcud_ram
   (sorting_frequency_V_2_reg_7003,
    sorting_frequency_V_ce0,
    sorting_frequency_V_2_reg_70030,
    ADDRARDADDR,
    WEBWE,
    \digit_location_0_V_reg_4905_reg[0] ,
    sort_U0_out_value_V_address0,
    ap_enable_reg_pp4_iter3_reg,
    \zext_ln29_reg_6961_reg[5] ,
    \zext_ln29_reg_6961_reg[5]_0 ,
    \zext_ln29_reg_6961_reg[5]_1 ,
    \zext_ln29_reg_6961_reg[5]_2 ,
    \zext_ln29_reg_6961_reg[5]_3 ,
    \zext_ln29_reg_6961_reg[5]_4 ,
    \zext_ln29_reg_6961_reg[5]_5 ,
    \zext_ln29_reg_6961_reg[5]_6 ,
    ap_clk,
    sorting_frequency_V_d0,
    ram_reg_0,
    Q,
    ram_reg_1,
    ap_enable_reg_pp2_iter0,
    ram_reg_2,
    ap_enable_reg_pp0_iter2,
    icmp_ln23_reg_6922_pp0_iter1_reg,
    ap_enable_reg_pp2_iter1,
    icmp_ln40_reg_6977,
    ram_reg_3,
    icmp_ln879_2_reg_7092,
    ram_reg_4,
    p_0_in,
    \dout_array_reg[0][0] ,
    \dout_array_reg[0][7] ,
    \dout_array_reg[0][1] ,
    \dout_array_reg[0][2] ,
    \dout_array_reg[0][3] ,
    \dout_array_reg[0][4] ,
    \dout_array_reg[0][5] ,
    \dout_array_reg[0][6] ,
    \dout_array_reg[0][7]_0 );
  output [31:0]sorting_frequency_V_2_reg_7003;
  output sorting_frequency_V_ce0;
  output sorting_frequency_V_2_reg_70030;
  output [7:0]ADDRARDADDR;
  output [0:0]WEBWE;
  output \digit_location_0_V_reg_4905_reg[0] ;
  output [6:0]sort_U0_out_value_V_address0;
  output ap_enable_reg_pp4_iter3_reg;
  output \zext_ln29_reg_6961_reg[5] ;
  output \zext_ln29_reg_6961_reg[5]_0 ;
  output \zext_ln29_reg_6961_reg[5]_1 ;
  output \zext_ln29_reg_6961_reg[5]_2 ;
  output \zext_ln29_reg_6961_reg[5]_3 ;
  output \zext_ln29_reg_6961_reg[5]_4 ;
  output \zext_ln29_reg_6961_reg[5]_5 ;
  output \zext_ln29_reg_6961_reg[5]_6 ;
  input ap_clk;
  input [31:0]sorting_frequency_V_d0;
  input ram_reg_0;
  input [7:0]Q;
  input [0:0]ram_reg_1;
  input ap_enable_reg_pp2_iter0;
  input [7:0]ram_reg_2;
  input ap_enable_reg_pp0_iter2;
  input icmp_ln23_reg_6922_pp0_iter1_reg;
  input ap_enable_reg_pp2_iter1;
  input icmp_ln40_reg_6977;
  input [7:0]ram_reg_3;
  input icmp_ln879_2_reg_7092;
  input [7:0]ram_reg_4;
  input [0:0]p_0_in;
  input \dout_array_reg[0][0] ;
  input [0:0]\dout_array_reg[0][7] ;
  input \dout_array_reg[0][1] ;
  input \dout_array_reg[0][2] ;
  input \dout_array_reg[0][3] ;
  input \dout_array_reg[0][4] ;
  input \dout_array_reg[0][5] ;
  input \dout_array_reg[0][6] ;
  input \dout_array_reg[0][7]_0 ;

  wire [7:0]ADDRARDADDR;
  wire [7:0]Q;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp2_iter0;
  wire ap_enable_reg_pp2_iter1;
  wire ap_enable_reg_pp4_iter3_reg;
  wire \digit_location_0_V_reg_4905_reg[0] ;
  wire \dout_array_reg[0][0] ;
  wire \dout_array_reg[0][1] ;
  wire \dout_array_reg[0][2] ;
  wire \dout_array_reg[0][3] ;
  wire \dout_array_reg[0][4] ;
  wire \dout_array_reg[0][5] ;
  wire \dout_array_reg[0][6] ;
  wire [0:0]\dout_array_reg[0][7] ;
  wire \dout_array_reg[0][7]_0 ;
  wire icmp_ln23_reg_6922_pp0_iter1_reg;
  wire icmp_ln40_reg_6977;
  wire icmp_ln879_2_reg_7092;
  wire [0:0]p_0_in;
  wire ram_reg_0;
  wire [0:0]ram_reg_1;
  wire [7:0]ram_reg_2;
  wire [7:0]ram_reg_3;
  wire [7:0]ram_reg_4;
  wire [6:0]sort_U0_out_value_V_address0;
  wire [31:0]sorting_frequency_V_2_reg_7003;
  wire sorting_frequency_V_2_reg_70030;
  wire sorting_frequency_V_ce0;
  wire [31:0]sorting_frequency_V_d0;
  wire \zext_ln29_reg_6961_reg[5] ;
  wire \zext_ln29_reg_6961_reg[5]_0 ;
  wire \zext_ln29_reg_6961_reg[5]_1 ;
  wire \zext_ln29_reg_6961_reg[5]_2 ;
  wire \zext_ln29_reg_6961_reg[5]_3 ;
  wire \zext_ln29_reg_6961_reg[5]_4 ;
  wire \zext_ln29_reg_6961_reg[5]_5 ;
  wire \zext_ln29_reg_6961_reg[5]_6 ;
  wire [15:14]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_array[0][0]_i_1 
       (.I0(\dout_array_reg[0][0] ),
        .I1(\dout_array_reg[0][7] ),
        .O(\zext_ln29_reg_6961_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_array[0][1]_i_1 
       (.I0(\dout_array_reg[0][1] ),
        .I1(\dout_array_reg[0][7] ),
        .O(\zext_ln29_reg_6961_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_array[0][2]_i_1 
       (.I0(\dout_array_reg[0][2] ),
        .I1(\dout_array_reg[0][7] ),
        .O(\zext_ln29_reg_6961_reg[5]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_array[0][3]_i_1 
       (.I0(\dout_array_reg[0][3] ),
        .I1(\dout_array_reg[0][7] ),
        .O(\zext_ln29_reg_6961_reg[5]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_array[0][4]_i_1 
       (.I0(\dout_array_reg[0][4] ),
        .I1(\dout_array_reg[0][7] ),
        .O(\zext_ln29_reg_6961_reg[5]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_array[0][5]_i_1 
       (.I0(\dout_array_reg[0][5] ),
        .I1(\dout_array_reg[0][7] ),
        .O(\zext_ln29_reg_6961_reg[5]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_array[0][6]_i_1 
       (.I0(\dout_array_reg[0][6] ),
        .I1(\dout_array_reg[0][7] ),
        .O(\zext_ln29_reg_6961_reg[5]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_array[0][7]_i_1 
       (.I0(\dout_array_reg[0][7]_0 ),
        .I1(\dout_array_reg[0][7] ),
        .O(\zext_ln29_reg_6961_reg[5]_6 ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d14" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "sorting_frequency_V_U/sort_previous_sorcud_ram_U/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "255" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "17" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "255" *) 
  (* ram_ext_slice_begin = "18" *) 
  (* ram_ext_slice_end = "31" *) 
  (* ram_offset = "768" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(sorting_frequency_V_d0[15:0]),
        .DIBDI({1'b1,1'b1,sorting_frequency_V_d0[31:18]}),
        .DIPADIP(sorting_frequency_V_d0[17:16]),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(sorting_frequency_V_2_reg_7003[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:14],sorting_frequency_V_2_reg_7003[31:18]}),
        .DOPADOP(sorting_frequency_V_2_reg_7003[17:16]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(sorting_frequency_V_ce0),
        .ENBWREN(sorting_frequency_V_ce0),
        .REGCEAREGCE(sorting_frequency_V_2_reg_70030),
        .REGCEB(sorting_frequency_V_2_reg_70030),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEBWE,WEBWE}),
        .WEBWE({1'b0,1'b0,WEBWE,WEBWE}));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_10__11
       (.I0(ram_reg_3[0]),
        .I1(icmp_ln879_2_reg_7092),
        .I2(ram_reg_4[0]),
        .O(\digit_location_0_V_reg_4905_reg[0] ));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_i_10__8
       (.I0(\digit_location_0_V_reg_4905_reg[0] ),
        .I1(ram_reg_0),
        .I2(Q[0]),
        .I3(ram_reg_1),
        .I4(ap_enable_reg_pp2_iter0),
        .I5(ram_reg_2[0]),
        .O(ADDRARDADDR[0]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_1__10
       (.I0(ram_reg_0),
        .I1(p_0_in),
        .O(ap_enable_reg_pp4_iter3_reg));
  LUT4 #(
    .INIT(16'hFFF8)) 
    ram_reg_i_1__6
       (.I0(ap_enable_reg_pp2_iter0),
        .I1(ram_reg_1),
        .I2(ram_reg_0),
        .I3(ap_enable_reg_pp0_iter2),
        .O(sorting_frequency_V_ce0));
  LUT3 #(
    .INIT(8'hBA)) 
    ram_reg_i_20
       (.I0(ap_enable_reg_pp4_iter3_reg),
        .I1(icmp_ln23_reg_6922_pp0_iter1_reg),
        .I2(ap_enable_reg_pp0_iter2),
        .O(WEBWE));
  LUT3 #(
    .INIT(8'h08)) 
    ram_reg_i_2__4
       (.I0(ap_enable_reg_pp2_iter1),
        .I1(ram_reg_1),
        .I2(icmp_ln40_reg_6977),
        .O(sorting_frequency_V_2_reg_70030));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_i_3__5
       (.I0(sort_U0_out_value_V_address0[6]),
        .I1(ram_reg_0),
        .I2(Q[7]),
        .I3(ram_reg_1),
        .I4(ap_enable_reg_pp2_iter0),
        .I5(ram_reg_2[7]),
        .O(ADDRARDADDR[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_3__9
       (.I0(ram_reg_3[7]),
        .I1(icmp_ln879_2_reg_7092),
        .I2(ram_reg_4[7]),
        .O(sort_U0_out_value_V_address0[6]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_i_4__6
       (.I0(sort_U0_out_value_V_address0[5]),
        .I1(ram_reg_0),
        .I2(Q[6]),
        .I3(ram_reg_1),
        .I4(ap_enable_reg_pp2_iter0),
        .I5(ram_reg_2[6]),
        .O(ADDRARDADDR[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_4__9
       (.I0(ram_reg_3[6]),
        .I1(icmp_ln879_2_reg_7092),
        .I2(ram_reg_4[6]),
        .O(sort_U0_out_value_V_address0[5]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_i_5__6
       (.I0(sort_U0_out_value_V_address0[4]),
        .I1(ram_reg_0),
        .I2(Q[5]),
        .I3(ram_reg_1),
        .I4(ap_enable_reg_pp2_iter0),
        .I5(ram_reg_2[5]),
        .O(ADDRARDADDR[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_5__9
       (.I0(ram_reg_3[5]),
        .I1(icmp_ln879_2_reg_7092),
        .I2(ram_reg_4[5]),
        .O(sort_U0_out_value_V_address0[4]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_i_6__6
       (.I0(sort_U0_out_value_V_address0[3]),
        .I1(ram_reg_0),
        .I2(Q[4]),
        .I3(ram_reg_1),
        .I4(ap_enable_reg_pp2_iter0),
        .I5(ram_reg_2[4]),
        .O(ADDRARDADDR[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_6__9
       (.I0(ram_reg_3[4]),
        .I1(icmp_ln879_2_reg_7092),
        .I2(ram_reg_4[4]),
        .O(sort_U0_out_value_V_address0[3]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_i_7__6
       (.I0(sort_U0_out_value_V_address0[2]),
        .I1(ram_reg_0),
        .I2(Q[3]),
        .I3(ram_reg_1),
        .I4(ap_enable_reg_pp2_iter0),
        .I5(ram_reg_2[3]),
        .O(ADDRARDADDR[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_7__9
       (.I0(ram_reg_3[3]),
        .I1(icmp_ln879_2_reg_7092),
        .I2(ram_reg_4[3]),
        .O(sort_U0_out_value_V_address0[2]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_i_8__6
       (.I0(sort_U0_out_value_V_address0[1]),
        .I1(ram_reg_0),
        .I2(Q[2]),
        .I3(ram_reg_1),
        .I4(ap_enable_reg_pp2_iter0),
        .I5(ram_reg_2[2]),
        .O(ADDRARDADDR[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_8__9
       (.I0(ram_reg_3[2]),
        .I1(icmp_ln879_2_reg_7092),
        .I2(ram_reg_4[2]),
        .O(sort_U0_out_value_V_address0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_9__11
       (.I0(ram_reg_3[1]),
        .I1(icmp_ln879_2_reg_7092),
        .I2(ram_reg_4[1]),
        .O(sort_U0_out_value_V_address0[0]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_i_9__8
       (.I0(sort_U0_out_value_V_address0[0]),
        .I1(ram_reg_0),
        .I2(Q[1]),
        .I3(ram_reg_1),
        .I4(ap_enable_reg_pp2_iter0),
        .I5(ram_reg_2[1]),
        .O(ADDRARDADDR[1]));
endmodule

(* ORIG_REF_NAME = "sort_previous_sorcud_ram" *) 
module design_1_huffman_encoding_0_1_sort_previous_sorcud_ram_19
   (sort_U0_out_frequency_V_d0,
    previous_sorting_fre_ce0,
    previous_sorting_fre_3_reg_71080,
    ADDRARDADDR,
    WEBWE,
    sorting_frequency_V_d0,
    ap_clk,
    sorting_frequency_V_2_reg_7003,
    Q,
    ram_reg_0,
    ap_enable_reg_pp4_iter1,
    ram_reg_1,
    ap_enable_reg_pp2_iter2,
    ap_enable_reg_pp4_iter2,
    ram_reg_2,
    icmp_ln40_reg_6977_pp2_iter1_reg,
    ram_reg_3,
    in_frequency_V_load_reg_6952);
  output [31:0]sort_U0_out_frequency_V_d0;
  output previous_sorting_fre_ce0;
  output previous_sorting_fre_3_reg_71080;
  output [7:0]ADDRARDADDR;
  output [0:0]WEBWE;
  output [31:0]sorting_frequency_V_d0;
  input ap_clk;
  input [31:0]sorting_frequency_V_2_reg_7003;
  input [7:0]Q;
  input [0:0]ram_reg_0;
  input ap_enable_reg_pp4_iter1;
  input [7:0]ram_reg_1;
  input ap_enable_reg_pp2_iter2;
  input ap_enable_reg_pp4_iter2;
  input ram_reg_2;
  input icmp_ln40_reg_6977_pp2_iter1_reg;
  input ram_reg_3;
  input [31:0]in_frequency_V_load_reg_6952;

  wire [7:0]ADDRARDADDR;
  wire [7:0]Q;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire ap_enable_reg_pp2_iter2;
  wire ap_enable_reg_pp4_iter1;
  wire ap_enable_reg_pp4_iter2;
  wire icmp_ln40_reg_6977_pp2_iter1_reg;
  wire [31:0]in_frequency_V_load_reg_6952;
  wire previous_sorting_fre_3_reg_71080;
  wire previous_sorting_fre_ce0;
  wire [0:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire [31:0]sort_U0_out_frequency_V_d0;
  wire [31:0]sorting_frequency_V_2_reg_7003;
  wire [31:0]sorting_frequency_V_d0;
  wire [15:14]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d14" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "previous_sorting_fre_U/sort_previous_sorcud_ram_U/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "255" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "17" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "255" *) 
  (* ram_ext_slice_begin = "18" *) 
  (* ram_ext_slice_end = "31" *) 
  (* ram_offset = "768" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(sorting_frequency_V_2_reg_7003[15:0]),
        .DIBDI({1'b1,1'b1,sorting_frequency_V_2_reg_7003[31:18]}),
        .DIPADIP(sorting_frequency_V_2_reg_7003[17:16]),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(sort_U0_out_frequency_V_d0[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:14],sort_U0_out_frequency_V_d0[31:18]}),
        .DOPADOP(sort_U0_out_frequency_V_d0[17:16]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(previous_sorting_fre_ce0),
        .ENBWREN(previous_sorting_fre_ce0),
        .REGCEAREGCE(previous_sorting_fre_3_reg_71080),
        .REGCEB(previous_sorting_fre_3_reg_71080),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEBWE,WEBWE}),
        .WEBWE({1'b0,1'b0,WEBWE,WEBWE}));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_10__10
       (.I0(Q[0]),
        .I1(ram_reg_0),
        .I2(ap_enable_reg_pp4_iter1),
        .I3(ram_reg_1[0]),
        .O(ADDRARDADDR[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_10__12
       (.I0(sort_U0_out_frequency_V_d0[6]),
        .I1(ram_reg_3),
        .I2(in_frequency_V_load_reg_6952[6]),
        .O(sorting_frequency_V_d0[6]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_11__3
       (.I0(ap_enable_reg_pp2_iter2),
        .I1(icmp_ln40_reg_6977_pp2_iter1_reg),
        .O(WEBWE));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_11__5
       (.I0(sort_U0_out_frequency_V_d0[5]),
        .I1(ram_reg_3),
        .I2(in_frequency_V_load_reg_6952[5]),
        .O(sorting_frequency_V_d0[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_12__3
       (.I0(sort_U0_out_frequency_V_d0[4]),
        .I1(ram_reg_3),
        .I2(in_frequency_V_load_reg_6952[4]),
        .O(sorting_frequency_V_d0[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_13__3
       (.I0(sort_U0_out_frequency_V_d0[3]),
        .I1(ram_reg_3),
        .I2(in_frequency_V_load_reg_6952[3]),
        .O(sorting_frequency_V_d0[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_14__2
       (.I0(sort_U0_out_frequency_V_d0[2]),
        .I1(ram_reg_3),
        .I2(in_frequency_V_load_reg_6952[2]),
        .O(sorting_frequency_V_d0[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_15__0
       (.I0(sort_U0_out_frequency_V_d0[1]),
        .I1(ram_reg_3),
        .I2(in_frequency_V_load_reg_6952[1]),
        .O(sorting_frequency_V_d0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_16__0
       (.I0(sort_U0_out_frequency_V_d0[0]),
        .I1(ram_reg_3),
        .I2(in_frequency_V_load_reg_6952[0]),
        .O(sorting_frequency_V_d0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_17__0
       (.I0(sort_U0_out_frequency_V_d0[31]),
        .I1(ram_reg_3),
        .I2(in_frequency_V_load_reg_6952[31]),
        .O(sorting_frequency_V_d0[31]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_18__0
       (.I0(sort_U0_out_frequency_V_d0[30]),
        .I1(ram_reg_3),
        .I2(in_frequency_V_load_reg_6952[30]),
        .O(sorting_frequency_V_d0[30]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_19__0
       (.I0(sort_U0_out_frequency_V_d0[29]),
        .I1(ram_reg_3),
        .I2(in_frequency_V_load_reg_6952[29]),
        .O(sorting_frequency_V_d0[29]));
  LUT3 #(
    .INIT(8'hEA)) 
    ram_reg_i_1__8
       (.I0(ap_enable_reg_pp2_iter2),
        .I1(ap_enable_reg_pp4_iter1),
        .I2(ram_reg_0),
        .O(previous_sorting_fre_ce0));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_1__9
       (.I0(sort_U0_out_frequency_V_d0[15]),
        .I1(ram_reg_3),
        .I2(in_frequency_V_load_reg_6952[15]),
        .O(sorting_frequency_V_d0[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_20__0
       (.I0(sort_U0_out_frequency_V_d0[28]),
        .I1(ram_reg_3),
        .I2(in_frequency_V_load_reg_6952[28]),
        .O(sorting_frequency_V_d0[28]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_21
       (.I0(sort_U0_out_frequency_V_d0[27]),
        .I1(ram_reg_3),
        .I2(in_frequency_V_load_reg_6952[27]),
        .O(sorting_frequency_V_d0[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_22
       (.I0(sort_U0_out_frequency_V_d0[26]),
        .I1(ram_reg_3),
        .I2(in_frequency_V_load_reg_6952[26]),
        .O(sorting_frequency_V_d0[26]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_23
       (.I0(sort_U0_out_frequency_V_d0[25]),
        .I1(ram_reg_3),
        .I2(in_frequency_V_load_reg_6952[25]),
        .O(sorting_frequency_V_d0[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_24
       (.I0(sort_U0_out_frequency_V_d0[24]),
        .I1(ram_reg_3),
        .I2(in_frequency_V_load_reg_6952[24]),
        .O(sorting_frequency_V_d0[24]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_25
       (.I0(sort_U0_out_frequency_V_d0[23]),
        .I1(ram_reg_3),
        .I2(in_frequency_V_load_reg_6952[23]),
        .O(sorting_frequency_V_d0[23]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_26
       (.I0(sort_U0_out_frequency_V_d0[22]),
        .I1(ram_reg_3),
        .I2(in_frequency_V_load_reg_6952[22]),
        .O(sorting_frequency_V_d0[22]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_27
       (.I0(sort_U0_out_frequency_V_d0[21]),
        .I1(ram_reg_3),
        .I2(in_frequency_V_load_reg_6952[21]),
        .O(sorting_frequency_V_d0[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_28__3
       (.I0(sort_U0_out_frequency_V_d0[20]),
        .I1(ram_reg_3),
        .I2(in_frequency_V_load_reg_6952[20]),
        .O(sorting_frequency_V_d0[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_29
       (.I0(sort_U0_out_frequency_V_d0[19]),
        .I1(ram_reg_3),
        .I2(in_frequency_V_load_reg_6952[19]),
        .O(sorting_frequency_V_d0[19]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_2__3
       (.I0(ap_enable_reg_pp4_iter2),
        .I1(ram_reg_2),
        .O(previous_sorting_fre_3_reg_71080));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_2__5
       (.I0(sort_U0_out_frequency_V_d0[14]),
        .I1(ram_reg_3),
        .I2(in_frequency_V_load_reg_6952[14]),
        .O(sorting_frequency_V_d0[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_30
       (.I0(sort_U0_out_frequency_V_d0[18]),
        .I1(ram_reg_3),
        .I2(in_frequency_V_load_reg_6952[18]),
        .O(sorting_frequency_V_d0[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_31
       (.I0(sort_U0_out_frequency_V_d0[17]),
        .I1(ram_reg_3),
        .I2(in_frequency_V_load_reg_6952[17]),
        .O(sorting_frequency_V_d0[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_32
       (.I0(sort_U0_out_frequency_V_d0[16]),
        .I1(ram_reg_3),
        .I2(in_frequency_V_load_reg_6952[16]),
        .O(sorting_frequency_V_d0[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_3__10
       (.I0(sort_U0_out_frequency_V_d0[13]),
        .I1(ram_reg_3),
        .I2(in_frequency_V_load_reg_6952[13]),
        .O(sorting_frequency_V_d0[13]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_3__7
       (.I0(Q[7]),
        .I1(ram_reg_0),
        .I2(ap_enable_reg_pp4_iter1),
        .I3(ram_reg_1[7]),
        .O(ADDRARDADDR[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_4__10
       (.I0(sort_U0_out_frequency_V_d0[12]),
        .I1(ram_reg_3),
        .I2(in_frequency_V_load_reg_6952[12]),
        .O(sorting_frequency_V_d0[12]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_4__8
       (.I0(Q[6]),
        .I1(ram_reg_0),
        .I2(ap_enable_reg_pp4_iter1),
        .I3(ram_reg_1[6]),
        .O(ADDRARDADDR[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_5__10
       (.I0(sort_U0_out_frequency_V_d0[11]),
        .I1(ram_reg_3),
        .I2(in_frequency_V_load_reg_6952[11]),
        .O(sorting_frequency_V_d0[11]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_5__8
       (.I0(Q[5]),
        .I1(ram_reg_0),
        .I2(ap_enable_reg_pp4_iter1),
        .I3(ram_reg_1[5]),
        .O(ADDRARDADDR[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_6__10
       (.I0(sort_U0_out_frequency_V_d0[10]),
        .I1(ram_reg_3),
        .I2(in_frequency_V_load_reg_6952[10]),
        .O(sorting_frequency_V_d0[10]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_6__8
       (.I0(Q[4]),
        .I1(ram_reg_0),
        .I2(ap_enable_reg_pp4_iter1),
        .I3(ram_reg_1[4]),
        .O(ADDRARDADDR[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_7__10
       (.I0(sort_U0_out_frequency_V_d0[9]),
        .I1(ram_reg_3),
        .I2(in_frequency_V_load_reg_6952[9]),
        .O(sorting_frequency_V_d0[9]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_7__8
       (.I0(Q[3]),
        .I1(ram_reg_0),
        .I2(ap_enable_reg_pp4_iter1),
        .I3(ram_reg_1[3]),
        .O(ADDRARDADDR[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_8__10
       (.I0(sort_U0_out_frequency_V_d0[8]),
        .I1(ram_reg_3),
        .I2(in_frequency_V_load_reg_6952[8]),
        .O(sorting_frequency_V_d0[8]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_8__8
       (.I0(Q[2]),
        .I1(ram_reg_0),
        .I2(ap_enable_reg_pp4_iter1),
        .I3(ram_reg_1[2]),
        .O(ADDRARDADDR[2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_9__10
       (.I0(Q[1]),
        .I1(ram_reg_0),
        .I2(ap_enable_reg_pp4_iter1),
        .I3(ram_reg_1[1]),
        .O(ADDRARDADDR[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_9__12
       (.I0(sort_U0_out_frequency_V_d0[7]),
        .I1(ram_reg_3),
        .I2(in_frequency_V_load_reg_6952[7]),
        .O(sorting_frequency_V_d0[7]));
endmodule

(* ORIG_REF_NAME = "start_for_Block_czec" *) 
module design_1_huffman_encoding_0_1_start_for_Block_czec
   (start_for_Block_codeRepl810_pr_U0_full_n,
    Block_codeRepl810_pr_U0_ap_start,
    internal_full_n_reg_0,
    internal_empty_n_reg_0,
    internal_empty_n_reg_1,
    internal_empty_n_reg_2,
    internal_empty_n_reg_3,
    ap_clk,
    start_once_reg,
    filter_U0_ap_start,
    ap_done_reg,
    n_c18_full_n,
    n_c_empty_n,
    ap_rst_n,
    Block_codeRepl810_pr_U0_ap_continue,
    Q,
    truncate_tree_U0_ap_start,
    Block_proc_U0_ap_start,
    int_ap_idle_reg,
    int_ap_idle_reg_0,
    \mOutPtr_reg[1]_0 ,
    SS);
  output start_for_Block_codeRepl810_pr_U0_full_n;
  output Block_codeRepl810_pr_U0_ap_start;
  output internal_full_n_reg_0;
  output internal_empty_n_reg_0;
  output internal_empty_n_reg_1;
  output internal_empty_n_reg_2;
  output internal_empty_n_reg_3;
  input ap_clk;
  input start_once_reg;
  input filter_U0_ap_start;
  input ap_done_reg;
  input n_c18_full_n;
  input n_c_empty_n;
  input ap_rst_n;
  input Block_codeRepl810_pr_U0_ap_continue;
  input [0:0]Q;
  input truncate_tree_U0_ap_start;
  input Block_proc_U0_ap_start;
  input [0:0]int_ap_idle_reg;
  input int_ap_idle_reg_0;
  input \mOutPtr_reg[1]_0 ;
  input [0:0]SS;

  wire Block_codeRepl810_pr_U0_ap_continue;
  wire Block_codeRepl810_pr_U0_ap_start;
  wire Block_proc_U0_ap_start;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire filter_U0_ap_start;
  wire [0:0]int_ap_idle_reg;
  wire int_ap_idle_reg_0;
  wire internal_empty_n4_out;
  wire internal_empty_n_i_1__5_n_7;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_empty_n_reg_2;
  wire internal_empty_n_reg_3;
  wire internal_full_n_i_1__5_n_7;
  wire internal_full_n_i_3__2_n_7;
  wire internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1_n_7 ;
  wire \mOutPtr[1]_i_1_n_7 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_7_[0] ;
  wire \mOutPtr_reg_n_7_[1] ;
  wire n_c18_full_n;
  wire n_c_empty_n;
  wire start_for_Block_codeRepl810_pr_U0_full_n;
  wire start_once_reg;
  wire truncate_tree_U0_ap_start;

  LUT3 #(
    .INIT(8'hE0)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(start_for_Block_codeRepl810_pr_U0_full_n),
        .I1(start_once_reg),
        .I2(filter_U0_ap_start),
        .O(internal_full_n_reg_0));
  LUT6 #(
    .INIT(64'h00000000ECCC0000)) 
    ap_done_reg_i_1__0
       (.I0(Block_codeRepl810_pr_U0_ap_start),
        .I1(ap_done_reg),
        .I2(n_c18_full_n),
        .I3(n_c_empty_n),
        .I4(ap_rst_n),
        .I5(Block_codeRepl810_pr_U0_ap_continue),
        .O(internal_empty_n_reg_1));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    int_ap_idle_i_4
       (.I0(Block_codeRepl810_pr_U0_ap_start),
        .I1(Q),
        .I2(truncate_tree_U0_ap_start),
        .I3(Block_proc_U0_ap_start),
        .I4(int_ap_idle_reg),
        .I5(int_ap_idle_reg_0),
        .O(internal_empty_n_reg_3));
  LUT6 #(
    .INIT(64'hA8A8A8A8A8A8A800)) 
    internal_empty_n_i_1__5
       (.I0(ap_rst_n),
        .I1(internal_empty_n4_out),
        .I2(Block_codeRepl810_pr_U0_ap_start),
        .I3(internal_full_n_i_3__2_n_7),
        .I4(\mOutPtr_reg_n_7_[0] ),
        .I5(\mOutPtr_reg_n_7_[1] ),
        .O(internal_empty_n_i_1__5_n_7));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__5_n_7),
        .Q(Block_codeRepl810_pr_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDD5DDDDFFFFFFFF)) 
    internal_full_n_i_1__5
       (.I0(ap_rst_n),
        .I1(start_for_Block_codeRepl810_pr_U0_full_n),
        .I2(\mOutPtr_reg_n_7_[0] ),
        .I3(\mOutPtr_reg_n_7_[1] ),
        .I4(internal_empty_n4_out),
        .I5(internal_full_n_i_3__2_n_7),
        .O(internal_full_n_i_1__5_n_7));
  (* SOFT_HLUTNM = "soft_lutpair557" *) 
  LUT5 #(
    .INIT(32'h0000D000)) 
    internal_full_n_i_2__0
       (.I0(Block_codeRepl810_pr_U0_ap_start),
        .I1(internal_empty_n_reg_0),
        .I2(start_for_Block_codeRepl810_pr_U0_full_n),
        .I3(filter_U0_ap_start),
        .I4(start_once_reg),
        .O(internal_empty_n4_out));
  (* SOFT_HLUTNM = "soft_lutpair557" *) 
  LUT5 #(
    .INIT(32'hDDDDFDDD)) 
    internal_full_n_i_3__2
       (.I0(Block_codeRepl810_pr_U0_ap_start),
        .I1(internal_empty_n_reg_0),
        .I2(start_for_Block_codeRepl810_pr_U0_full_n),
        .I3(filter_U0_ap_start),
        .I4(start_once_reg),
        .O(internal_full_n_i_3__2_n_7));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__5_n_7),
        .Q(start_for_Block_codeRepl810_pr_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDD2DDD2222D222)) 
    \mOutPtr[0]_i_1 
       (.I0(Block_codeRepl810_pr_U0_ap_start),
        .I1(internal_empty_n_reg_0),
        .I2(start_for_Block_codeRepl810_pr_U0_full_n),
        .I3(filter_U0_ap_start),
        .I4(start_once_reg),
        .I5(\mOutPtr_reg_n_7_[0] ),
        .O(\mOutPtr[0]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hDFFFBAAA20004555)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_7_[0] ),
        .I1(start_once_reg),
        .I2(filter_U0_ap_start),
        .I3(start_for_Block_codeRepl810_pr_U0_full_n),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(\mOutPtr_reg_n_7_[1] ),
        .O(\mOutPtr[1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair558" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \mOutPtr[1]_i_2 
       (.I0(Block_codeRepl810_pr_U0_ap_start),
        .I1(ap_done_reg),
        .I2(n_c18_full_n),
        .I3(n_c_empty_n),
        .O(internal_empty_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair558" *) 
  LUT5 #(
    .INIT(32'h1333FFFF)) 
    \mOutPtr[1]_i_2__0 
       (.I0(Block_codeRepl810_pr_U0_ap_start),
        .I1(ap_done_reg),
        .I2(n_c18_full_n),
        .I3(n_c_empty_n),
        .I4(Block_codeRepl810_pr_U0_ap_continue),
        .O(internal_empty_n_reg_2));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_7 ),
        .Q(\mOutPtr_reg_n_7_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_7 ),
        .Q(\mOutPtr_reg_n_7_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "start_for_Block_pBew" *) 
module design_1_huffman_encoding_0_1_start_for_Block_pBew
   (start_for_Block_proc_U0_full_n,
    Block_proc_U0_ap_start,
    E,
    ap_clk,
    ap_done_reg,
    extLd_loc_c19_empty_n,
    ap_rst_n,
    \mOutPtr_reg[0]_0 ,
    \mOutPtr_reg[1]_0 ,
    \mOutPtr_reg[0]_1 ,
    start_once_reg,
    SS);
  output start_for_Block_proc_U0_full_n;
  output Block_proc_U0_ap_start;
  output [0:0]E;
  input ap_clk;
  input ap_done_reg;
  input extLd_loc_c19_empty_n;
  input ap_rst_n;
  input \mOutPtr_reg[0]_0 ;
  input \mOutPtr_reg[1]_0 ;
  input \mOutPtr_reg[0]_1 ;
  input start_once_reg;
  input [0:0]SS;

  wire Block_proc_U0_ap_start;
  wire [0:0]E;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire extLd_loc_c19_empty_n;
  wire internal_empty_n4_out;
  wire internal_empty_n_i_1__7_n_7;
  wire internal_full_n_i_1__7_n_7;
  wire internal_full_n_i_3__3_n_7;
  wire \mOutPtr[0]_i_1_n_7 ;
  wire \mOutPtr[1]_i_1_n_7 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_7_[0] ;
  wire \mOutPtr_reg_n_7_[1] ;
  wire start_for_Block_proc_U0_full_n;
  wire start_once_reg;

  LUT3 #(
    .INIT(8'h20)) 
    \int_num_nonzero_symbols[8]_i_1 
       (.I0(Block_proc_U0_ap_start),
        .I1(ap_done_reg),
        .I2(extLd_loc_c19_empty_n),
        .O(E));
  LUT6 #(
    .INIT(64'h88AA88AA88AA80AA)) 
    internal_empty_n_i_1__7
       (.I0(ap_rst_n),
        .I1(Block_proc_U0_ap_start),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(\mOutPtr_reg_n_7_[0] ),
        .I5(\mOutPtr_reg_n_7_[1] ),
        .O(internal_empty_n_i_1__7_n_7));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__7_n_7),
        .Q(Block_proc_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDD5DDDDFFFFFFFF)) 
    internal_full_n_i_1__7
       (.I0(ap_rst_n),
        .I1(start_for_Block_proc_U0_full_n),
        .I2(\mOutPtr_reg_n_7_[0] ),
        .I3(\mOutPtr_reg_n_7_[1] ),
        .I4(internal_empty_n4_out),
        .I5(internal_full_n_i_3__3_n_7),
        .O(internal_full_n_i_1__7_n_7));
  LUT6 #(
    .INIT(64'h00000000F7000000)) 
    internal_full_n_i_2__1
       (.I0(Block_proc_U0_ap_start),
        .I1(extLd_loc_c19_empty_n),
        .I2(ap_done_reg),
        .I3(start_for_Block_proc_U0_full_n),
        .I4(\mOutPtr_reg[0]_1 ),
        .I5(start_once_reg),
        .O(internal_empty_n4_out));
  LUT6 #(
    .INIT(64'hF7F7F7F7FFF7F7F7)) 
    internal_full_n_i_3__3
       (.I0(Block_proc_U0_ap_start),
        .I1(extLd_loc_c19_empty_n),
        .I2(ap_done_reg),
        .I3(start_for_Block_proc_U0_full_n),
        .I4(\mOutPtr_reg[0]_1 ),
        .I5(start_once_reg),
        .O(internal_full_n_i_3__3_n_7));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__7_n_7),
        .Q(start_for_Block_proc_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDD2DDD2222D222)) 
    \mOutPtr[0]_i_1 
       (.I0(Block_proc_U0_ap_start),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(start_for_Block_proc_U0_full_n),
        .I3(\mOutPtr_reg[0]_1 ),
        .I4(start_once_reg),
        .I5(\mOutPtr_reg_n_7_[0] ),
        .O(\mOutPtr[0]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hDBDDDDDD24222222)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_7_[0] ),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(ap_done_reg),
        .I3(extLd_loc_c19_empty_n),
        .I4(Block_proc_U0_ap_start),
        .I5(\mOutPtr_reg_n_7_[1] ),
        .O(\mOutPtr[1]_i_1_n_7 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_7 ),
        .Q(\mOutPtr_reg_n_7_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_7 ),
        .Q(\mOutPtr_reg_n_7_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "start_for_create_Aem" *) 
module design_1_huffman_encoding_0_1_start_for_create_Aem
   (start_for_create_tree_U0_full_n,
    create_tree_U0_ap_start,
    ap_clk,
    ap_rst_n,
    \mOutPtr_reg[0]_0 ,
    \mOutPtr_reg[1]_0 ,
    \mOutPtr_reg[0]_1 ,
    start_once_reg,
    SS);
  output start_for_create_tree_U0_full_n;
  output create_tree_U0_ap_start;
  input ap_clk;
  input ap_rst_n;
  input [0:0]\mOutPtr_reg[0]_0 ;
  input \mOutPtr_reg[1]_0 ;
  input \mOutPtr_reg[0]_1 ;
  input start_once_reg;
  input [0:0]SS;

  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire create_tree_U0_ap_start;
  wire internal_empty_n4_out;
  wire internal_empty_n_i_1__8_n_7;
  wire internal_full_n_i_1__8_n_7;
  wire internal_full_n_i_3__4_n_7;
  wire \mOutPtr[0]_i_1_n_7 ;
  wire \mOutPtr[1]_i_1_n_7 ;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_7_[0] ;
  wire \mOutPtr_reg_n_7_[1] ;
  wire start_for_create_tree_U0_full_n;
  wire start_once_reg;

  LUT6 #(
    .INIT(64'h88AA88AA88AA08AA)) 
    internal_empty_n_i_1__8
       (.I0(ap_rst_n),
        .I1(create_tree_U0_ap_start),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(\mOutPtr_reg_n_7_[0] ),
        .I5(\mOutPtr_reg_n_7_[1] ),
        .O(internal_empty_n_i_1__8_n_7));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__8_n_7),
        .Q(create_tree_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDD5DDDDFFFFFFFF)) 
    internal_full_n_i_1__8
       (.I0(ap_rst_n),
        .I1(start_for_create_tree_U0_full_n),
        .I2(\mOutPtr_reg_n_7_[0] ),
        .I3(\mOutPtr_reg_n_7_[1] ),
        .I4(internal_empty_n4_out),
        .I5(internal_full_n_i_3__4_n_7),
        .O(internal_full_n_i_1__8_n_7));
  (* SOFT_HLUTNM = "soft_lutpair559" *) 
  LUT5 #(
    .INIT(32'h00007000)) 
    internal_full_n_i_2__2
       (.I0(create_tree_U0_ap_start),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(start_for_create_tree_U0_full_n),
        .I3(\mOutPtr_reg[0]_1 ),
        .I4(start_once_reg),
        .O(internal_empty_n4_out));
  (* SOFT_HLUTNM = "soft_lutpair559" *) 
  LUT5 #(
    .INIT(32'h7777F777)) 
    internal_full_n_i_3__4
       (.I0(create_tree_U0_ap_start),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(start_for_create_tree_U0_full_n),
        .I3(\mOutPtr_reg[0]_1 ),
        .I4(start_once_reg),
        .O(internal_full_n_i_3__4_n_7));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__8_n_7),
        .Q(start_for_create_tree_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7777877788887888)) 
    \mOutPtr[0]_i_1 
       (.I0(create_tree_U0_ap_start),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(start_for_create_tree_U0_full_n),
        .I3(\mOutPtr_reg[0]_1 ),
        .I4(start_once_reg),
        .I5(\mOutPtr_reg_n_7_[0] ),
        .O(\mOutPtr[0]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_7_[0] ),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(create_tree_U0_ap_start),
        .I4(\mOutPtr_reg_n_7_[1] ),
        .O(\mOutPtr[1]_i_1_n_7 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_7 ),
        .Q(\mOutPtr_reg_n_7_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_7 ),
        .Q(\mOutPtr_reg_n_7_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "truncate_tree" *) 
module design_1_huffman_encoding_0_1_truncate_tree
   (ADDRBWRADDR,
    truncate_tree_U0_output_length_histogram1_V_address0,
    \ap_CS_fsm_reg[17]_0 ,
    truncate_tree_U0_ap_ready,
    \i_0_reg_153_reg[5]_0 ,
    truncate_tree_U0_ap_done,
    truncate_tree_U0_output_length_histogram1_V_ce0,
    reg_2061,
    truncate_tree_U0_output_length_histogram1_V_d1,
    \reg_206_reg[8]_0 ,
    full_n_reg,
    full_n_reg_0,
    ADDRARDADDR,
    \i2_0_reg_186_reg[5]_0 ,
    \ap_CS_fsm_reg[9]_0 ,
    \ap_CS_fsm_reg[9]_1 ,
    WEA,
    \ap_CS_fsm_reg[11]_0 ,
    WEBWE,
    \ap_CS_fsm_reg[3]_0 ,
    DIBDI,
    \reg_212_reg[7]_0 ,
    \zext_ln45_reg_448_reg[5]_0 ,
    ap_done_reg_reg_0,
    ap_clk,
    Q,
    iptr,
    ram_reg,
    grp_fu_197_p2,
    E,
    truncate_tree_U0_ap_start,
    DOBDO,
    truncated_length_his_1_i_full_n,
    ap_sync_reg_channel_write_truncated_length_his_1_reg,
    truncated_length_his_i_full_n,
    ap_sync_reg_channel_write_truncated_length_his,
    ap_rst_n,
    SS,
    D,
    \reg_206_reg[8]_1 );
  output [2:0]ADDRBWRADDR;
  output [5:0]truncate_tree_U0_output_length_histogram1_V_address0;
  output [5:0]\ap_CS_fsm_reg[17]_0 ;
  output truncate_tree_U0_ap_ready;
  output [5:0]\i_0_reg_153_reg[5]_0 ;
  output truncate_tree_U0_ap_done;
  output truncate_tree_U0_output_length_histogram1_V_ce0;
  output reg_2061;
  output [7:0]truncate_tree_U0_output_length_histogram1_V_d1;
  output [8:0]\reg_206_reg[8]_0 ;
  output full_n_reg;
  output full_n_reg_0;
  output [5:0]ADDRARDADDR;
  output [5:0]\i2_0_reg_186_reg[5]_0 ;
  output \ap_CS_fsm_reg[9]_0 ;
  output \ap_CS_fsm_reg[9]_1 ;
  output [0:0]WEA;
  output [0:0]\ap_CS_fsm_reg[11]_0 ;
  output [0:0]WEBWE;
  output [0:0]\ap_CS_fsm_reg[3]_0 ;
  output [8:0]DIBDI;
  output [8:0]\reg_212_reg[7]_0 ;
  output [5:0]\zext_ln45_reg_448_reg[5]_0 ;
  input ap_done_reg_reg_0;
  input ap_clk;
  input [0:0]Q;
  input iptr;
  input [1:0]ram_reg;
  input grp_fu_197_p2;
  input [0:0]E;
  input truncate_tree_U0_ap_start;
  input [8:0]DOBDO;
  input truncated_length_his_1_i_full_n;
  input ap_sync_reg_channel_write_truncated_length_his_1_reg;
  input truncated_length_his_i_full_n;
  input ap_sync_reg_channel_write_truncated_length_his;
  input ap_rst_n;
  input [0:0]SS;
  input [8:0]D;
  input [8:0]\reg_206_reg[8]_1 ;

  wire [5:0]ADDRARDADDR;
  wire [2:0]ADDRBWRADDR;
  wire [8:0]D;
  wire [8:0]DIBDI;
  wire [8:0]DOBDO;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SS;
  wire [0:0]WEA;
  wire [0:0]WEBWE;
  wire \ap_CS_fsm[16]_i_1_n_7 ;
  wire \ap_CS_fsm[2]_i_1__5_n_7 ;
  wire \ap_CS_fsm[8]_i_3_n_7 ;
  wire [0:0]\ap_CS_fsm_reg[11]_0 ;
  wire [5:0]\ap_CS_fsm_reg[17]_0 ;
  wire [0:0]\ap_CS_fsm_reg[3]_0 ;
  wire \ap_CS_fsm_reg[9]_0 ;
  wire \ap_CS_fsm_reg[9]_1 ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state15;
  wire ap_CS_fsm_state16;
  wire ap_CS_fsm_state17;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [15:0]ap_NS_fsm;
  wire ap_NS_fsm13_out;
  wire ap_NS_fsm16_out;
  wire ap_NS_fsm17_out;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_reg_0;
  wire ap_rst_n;
  wire ap_sync_reg_channel_write_truncated_length_his;
  wire ap_sync_reg_channel_write_truncated_length_his_1_reg;
  wire full_n_reg;
  wire full_n_reg_0;
  wire grp_fu_197_p2;
  wire [5:0]i1_0_reg_164;
  wire \i1_0_reg_164[5]_i_3_n_7 ;
  wire [5:0]\i2_0_reg_186_reg[5]_0 ;
  wire \i2_0_reg_186_reg_n_7_[0] ;
  wire \i2_0_reg_186_reg_n_7_[1] ;
  wire \i2_0_reg_186_reg_n_7_[2] ;
  wire \i2_0_reg_186_reg_n_7_[3] ;
  wire \i2_0_reg_186_reg_n_7_[4] ;
  wire \i2_0_reg_186_reg_n_7_[5] ;
  wire \i2_0_reg_186_reg_n_7_[6] ;
  wire i_0_reg_153;
  wire [5:0]\i_0_reg_153_reg[5]_0 ;
  wire \i_0_reg_153_reg_n_7_[6] ;
  wire [0:0]i_1_fu_250_p2;
  wire i_1_reg_3970;
  wire \i_1_reg_397[1]_i_1_n_7 ;
  wire \i_1_reg_397[2]_i_1_n_7 ;
  wire \i_1_reg_397[3]_i_1_n_7 ;
  wire \i_1_reg_397[4]_i_1_n_7 ;
  wire \i_1_reg_397[5]_i_2_n_7 ;
  wire [6:0]i_2_fu_347_p2;
  wire [6:0]i_2_reg_443;
  wire \i_2_reg_443[6]_i_2_n_7 ;
  wire [6:0]i_fu_223_p2;
  wire [6:0]i_reg_361;
  wire \i_reg_361[6]_i_2_n_7 ;
  wire icmp_ln879_fu_261_p2;
  wire icmp_ln879_reg_410;
  wire \icmp_ln879_reg_410[0]_i_1_n_7 ;
  wire iptr;
  wire j_V_2_fu_60;
  wire \j_V_2_fu_60[8]_i_2_n_7 ;
  wire \j_V_2_fu_60[8]_i_4_n_7 ;
  wire [5:0]j_V_2_fu_60_reg;
  wire [8:6]j_V_2_fu_60_reg__0;
  wire [8:0]j_V_reg_414;
  wire \j_V_reg_414[0]_i_1_n_7 ;
  wire \j_V_reg_414[1]_i_1_n_7 ;
  wire \j_V_reg_414[2]_i_1_n_7 ;
  wire \j_V_reg_414[3]_i_1_n_7 ;
  wire \j_V_reg_414[4]_i_1_n_7 ;
  wire \j_V_reg_414[5]_i_1_n_7 ;
  wire \j_V_reg_414[6]_i_1_n_7 ;
  wire \j_V_reg_414[7]_i_1_n_7 ;
  wire \j_V_reg_414[8]_i_1_n_7 ;
  wire \j_V_reg_414[8]_i_2_n_7 ;
  wire [5:0]output_length_histog_1_reg_392;
  wire [5:0]output_length_histog_2_reg_402;
  wire [5:0]output_length_histog_6_reg_428;
  wire [5:0]output_length_histog_8_reg_434;
  wire [8:0]p_0_in;
  wire p_5_in;
  wire [1:0]ram_reg;
  wire ram_reg_i_36__4_n_7;
  wire ram_reg_i_37__4_n_7;
  wire ram_reg_i_41__4_n_7;
  wire ram_reg_i_48__1_n_10;
  wire ram_reg_i_48__1_n_8;
  wire ram_reg_i_48__1_n_9;
  wire ram_reg_i_49__1_n_10;
  wire ram_reg_i_49__1_n_7;
  wire ram_reg_i_49__1_n_8;
  wire ram_reg_i_49__1_n_9;
  wire ram_reg_i_50__1_n_7;
  wire ram_reg_i_51__1_n_7;
  wire ram_reg_i_58__1_n_7;
  wire ram_reg_i_59__1_n_7;
  wire ram_reg_i_60__1_n_7;
  wire ram_reg_i_61__1_n_7;
  wire ram_reg_i_62__1_n_7;
  wire ram_reg_i_63__1_n_7;
  wire ram_reg_i_64__1_n_7;
  wire ram_reg_i_65__1_n_7;
  wire ram_reg_i_66__1_n_7;
  wire ram_reg_i_67__1_n_7;
  wire ram_reg_i_68__1_n_7;
  wire ram_reg_i_69__1_n_7;
  wire ram_reg_i_70__1_n_7;
  wire ram_reg_i_71__1_n_7;
  wire ram_reg_i_72__1_n_7;
  wire ram_reg_i_73__1_n_7;
  wire ram_reg_i_74__1_n_7;
  wire ram_reg_i_75__1_n_7;
  wire ram_reg_i_76__1_n_7;
  wire ram_reg_i_77__1_n_7;
  wire ram_reg_i_78__1_n_7;
  wire ram_reg_i_79__1_n_7;
  wire ram_reg_i_80__1_n_7;
  wire ram_reg_i_81_n_7;
  wire ram_reg_i_82_n_7;
  wire ram_reg_i_83_n_7;
  wire ram_reg_i_84_n_7;
  wire ram_reg_i_85_n_7;
  wire reg_2061;
  wire \reg_206[8]_i_1_n_7 ;
  wire [8:0]\reg_206_reg[8]_0 ;
  wire [8:0]\reg_206_reg[8]_1 ;
  wire [8:0]reg_212;
  wire \reg_212[8]_i_1_n_7 ;
  wire [8:0]\reg_212_reg[7]_0 ;
  wire [5:0]ret_V_fu_291_p2;
  wire [8:0]t_V_reg_175;
  wire t_V_reg_1750;
  wire truncate_tree_U0_ap_done;
  wire truncate_tree_U0_ap_ready;
  wire truncate_tree_U0_ap_start;
  wire [5:0]truncate_tree_U0_output_length_histogram1_V_address0;
  wire [3:1]truncate_tree_U0_output_length_histogram1_V_address1;
  wire truncate_tree_U0_output_length_histogram1_V_ce0;
  wire [7:3]truncate_tree_U0_output_length_histogram1_V_d0;
  wire [7:0]truncate_tree_U0_output_length_histogram1_V_d1;
  wire truncated_length_his_1_i_full_n;
  wire truncated_length_his_i_full_n;
  wire [5:0]zext_ln11_reg_366_reg;
  wire zext_ln11_reg_366_reg0;
  wire \zext_ln45_reg_448[5]_i_2_n_7 ;
  wire zext_ln45_reg_448_reg0;
  wire [5:0]\zext_ln45_reg_448_reg[5]_0 ;
  wire [3:3]NLW_ram_reg_i_48__1_CO_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair573" *) 
  LUT5 #(
    .INIT(32'hBFB0B0B0)) 
    \ap_CS_fsm[0]_i_1__4 
       (.I0(ap_done_reg),
        .I1(truncate_tree_U0_ap_start),
        .I2(\ap_CS_fsm_reg[17]_0 [0]),
        .I3(ap_CS_fsm_state16),
        .I4(truncate_tree_U0_ap_ready),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAEEEEEEE)) 
    \ap_CS_fsm[15]_i_1 
       (.I0(\ap_CS_fsm_reg[17]_0 [5]),
        .I1(ap_CS_fsm_state5),
        .I2(i1_0_reg_164[3]),
        .I3(i1_0_reg_164[2]),
        .I4(i1_0_reg_164[4]),
        .I5(i1_0_reg_164[5]),
        .O(ap_NS_fsm[15]));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[16]_i_1 
       (.I0(ap_CS_fsm_state16),
        .I1(truncate_tree_U0_ap_ready),
        .O(\ap_CS_fsm[16]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair572" *) 
  LUT5 #(
    .INIT(32'h00040000)) 
    \ap_CS_fsm[16]_i_2 
       (.I0(\zext_ln45_reg_448[5]_i_2_n_7 ),
        .I1(\i2_0_reg_186_reg_n_7_[6] ),
        .I2(\i2_0_reg_186_reg_n_7_[0] ),
        .I3(\i2_0_reg_186_reg_n_7_[5] ),
        .I4(ap_CS_fsm_state16),
        .O(truncate_tree_U0_ap_ready));
  LUT4 #(
    .INIT(16'h2F20)) 
    \ap_CS_fsm[1]_i_1__4 
       (.I0(truncate_tree_U0_ap_start),
        .I1(ap_done_reg),
        .I2(\ap_CS_fsm_reg[17]_0 [0]),
        .I3(ap_CS_fsm_state4),
        .O(ap_NS_fsm[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[2]_i_1__5 
       (.I0(\ap_CS_fsm_reg[17]_0 [1]),
        .I1(ap_NS_fsm17_out),
        .O(\ap_CS_fsm[2]_i_1__5_n_7 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \ap_CS_fsm[4]_i_1__1 
       (.I0(ap_NS_fsm17_out),
        .I1(\ap_CS_fsm_reg[17]_0 [1]),
        .I2(\ap_CS_fsm_reg[17]_0 [3]),
        .I3(E),
        .O(ap_NS_fsm[4]));
  LUT6 #(
    .INIT(64'hEAAAFFFFEAAA0000)) 
    \ap_CS_fsm[5]_i_1__1 
       (.I0(i1_0_reg_164[5]),
        .I1(i1_0_reg_164[4]),
        .I2(i1_0_reg_164[2]),
        .I3(i1_0_reg_164[3]),
        .I4(ap_CS_fsm_state5),
        .I5(ap_CS_fsm_state15),
        .O(ap_NS_fsm[5]));
  LUT5 #(
    .INIT(32'h30880088)) 
    \ap_CS_fsm[7]_i_1__1 
       (.I0(icmp_ln879_fu_261_p2),
        .I1(\ap_CS_fsm_reg[17]_0 [3]),
        .I2(ap_CS_fsm_state9),
        .I3(grp_fu_197_p2),
        .I4(icmp_ln879_reg_410),
        .O(ap_NS_fsm[7]));
  LUT4 #(
    .INIT(16'h1F10)) 
    \ap_CS_fsm[8]_i_1__1 
       (.I0(grp_fu_197_p2),
        .I1(icmp_ln879_fu_261_p2),
        .I2(\ap_CS_fsm_reg[17]_0 [3]),
        .I3(ap_CS_fsm_state8),
        .O(ap_NS_fsm[8]));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \ap_CS_fsm[8]_i_2 
       (.I0(j_V_2_fu_60_reg[0]),
        .I1(\ap_CS_fsm[8]_i_3_n_7 ),
        .I2(j_V_2_fu_60_reg__0[8]),
        .I3(j_V_2_fu_60_reg__0[7]),
        .I4(j_V_2_fu_60_reg[5]),
        .I5(j_V_2_fu_60_reg__0[6]),
        .O(icmp_ln879_fu_261_p2));
  LUT4 #(
    .INIT(16'hDFFF)) 
    \ap_CS_fsm[8]_i_3 
       (.I0(j_V_2_fu_60_reg[4]),
        .I1(j_V_2_fu_60_reg[2]),
        .I2(j_V_2_fu_60_reg[1]),
        .I3(j_V_2_fu_60_reg[3]),
        .O(\ap_CS_fsm[8]_i_3_n_7 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \ap_CS_fsm[9]_i_1__1 
       (.I0(ap_CS_fsm_state9),
        .I1(grp_fu_197_p2),
        .I2(icmp_ln879_reg_410),
        .O(ap_NS_fsm[9]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg[17]_0 [0]),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state10),
        .Q(ap_CS_fsm_state11),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state11),
        .Q(ap_CS_fsm_state12),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state12),
        .Q(ap_CS_fsm_state13),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state13),
        .Q(\ap_CS_fsm_reg[17]_0 [4]),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg[17]_0 [4]),
        .Q(ap_CS_fsm_state15),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[15]),
        .Q(ap_CS_fsm_state16),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[16]_i_1_n_7 ),
        .Q(ap_CS_fsm_state17),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state17),
        .Q(\ap_CS_fsm_reg[17]_0 [5]),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(\ap_CS_fsm_reg[17]_0 [1]),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[2]_i_1__5_n_7 ),
        .Q(\ap_CS_fsm_reg[17]_0 [2]),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg[17]_0 [2]),
        .Q(ap_CS_fsm_state4),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state6),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state6),
        .Q(\ap_CS_fsm_reg[17]_0 [3]),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_state8),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_state9),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(ap_CS_fsm_state10),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0),
        .Q(ap_done_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h505050F800000000)) 
    ap_sync_reg_channel_write_truncated_length_his_1_i_1
       (.I0(truncate_tree_U0_ap_done),
        .I1(truncated_length_his_1_i_full_n),
        .I2(ap_sync_reg_channel_write_truncated_length_his_1_reg),
        .I3(truncated_length_his_i_full_n),
        .I4(ap_sync_reg_channel_write_truncated_length_his),
        .I5(ap_rst_n),
        .O(full_n_reg));
  LUT6 #(
    .INIT(64'h5757020000000000)) 
    ap_sync_reg_channel_write_truncated_length_his_i_1
       (.I0(truncate_tree_U0_ap_done),
        .I1(truncated_length_his_1_i_full_n),
        .I2(ap_sync_reg_channel_write_truncated_length_his_1_reg),
        .I3(truncated_length_his_i_full_n),
        .I4(ap_sync_reg_channel_write_truncated_length_his),
        .I5(ap_rst_n),
        .O(full_n_reg_0));
  LUT5 #(
    .INIT(32'h00040000)) 
    \i1_0_reg_164[5]_i_1 
       (.I0(\i1_0_reg_164[5]_i_3_n_7 ),
        .I1(\i_0_reg_153_reg_n_7_[6] ),
        .I2(\i_0_reg_153_reg[5]_0 [0]),
        .I3(\i_0_reg_153_reg[5]_0 [5]),
        .I4(\ap_CS_fsm_reg[17]_0 [1]),
        .O(ap_NS_fsm17_out));
  (* SOFT_HLUTNM = "soft_lutpair579" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \i1_0_reg_164[5]_i_3 
       (.I0(\i_0_reg_153_reg[5]_0 [3]),
        .I1(\i_0_reg_153_reg[5]_0 [4]),
        .I2(\i_0_reg_153_reg[5]_0 [1]),
        .I3(\i_0_reg_153_reg[5]_0 [2]),
        .O(\i1_0_reg_164[5]_i_3_n_7 ));
  FDSE \i1_0_reg_164_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(output_length_histog_2_reg_402[0]),
        .Q(i1_0_reg_164[0]),
        .S(ap_NS_fsm17_out));
  FDSE \i1_0_reg_164_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(output_length_histog_2_reg_402[1]),
        .Q(i1_0_reg_164[1]),
        .S(ap_NS_fsm17_out));
  FDSE \i1_0_reg_164_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(output_length_histog_2_reg_402[2]),
        .Q(i1_0_reg_164[2]),
        .S(ap_NS_fsm17_out));
  FDSE \i1_0_reg_164_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(output_length_histog_2_reg_402[3]),
        .Q(i1_0_reg_164[3]),
        .S(ap_NS_fsm17_out));
  FDSE \i1_0_reg_164_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(output_length_histog_2_reg_402[4]),
        .Q(i1_0_reg_164[4]),
        .S(ap_NS_fsm17_out));
  FDSE \i1_0_reg_164_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(output_length_histog_2_reg_402[5]),
        .Q(i1_0_reg_164[5]),
        .S(ap_NS_fsm17_out));
  LUT5 #(
    .INIT(32'h00002AAA)) 
    \i2_0_reg_186[6]_i_1 
       (.I0(ap_CS_fsm_state5),
        .I1(i1_0_reg_164[3]),
        .I2(i1_0_reg_164[2]),
        .I3(i1_0_reg_164[4]),
        .I4(i1_0_reg_164[5]),
        .O(ap_NS_fsm16_out));
  FDRE \i2_0_reg_186_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[17]_0 [5]),
        .D(i_2_reg_443[0]),
        .Q(\i2_0_reg_186_reg_n_7_[0] ),
        .R(ap_NS_fsm16_out));
  FDRE \i2_0_reg_186_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[17]_0 [5]),
        .D(i_2_reg_443[1]),
        .Q(\i2_0_reg_186_reg_n_7_[1] ),
        .R(ap_NS_fsm16_out));
  FDRE \i2_0_reg_186_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[17]_0 [5]),
        .D(i_2_reg_443[2]),
        .Q(\i2_0_reg_186_reg_n_7_[2] ),
        .R(ap_NS_fsm16_out));
  FDRE \i2_0_reg_186_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[17]_0 [5]),
        .D(i_2_reg_443[3]),
        .Q(\i2_0_reg_186_reg_n_7_[3] ),
        .R(ap_NS_fsm16_out));
  FDRE \i2_0_reg_186_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[17]_0 [5]),
        .D(i_2_reg_443[4]),
        .Q(\i2_0_reg_186_reg_n_7_[4] ),
        .R(ap_NS_fsm16_out));
  FDRE \i2_0_reg_186_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[17]_0 [5]),
        .D(i_2_reg_443[5]),
        .Q(\i2_0_reg_186_reg_n_7_[5] ),
        .R(ap_NS_fsm16_out));
  FDRE \i2_0_reg_186_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[17]_0 [5]),
        .D(i_2_reg_443[6]),
        .Q(\i2_0_reg_186_reg_n_7_[6] ),
        .R(ap_NS_fsm16_out));
  LUT4 #(
    .INIT(16'h0040)) 
    \i_0_reg_153[6]_i_1 
       (.I0(ap_done_reg),
        .I1(truncate_tree_U0_ap_start),
        .I2(\ap_CS_fsm_reg[17]_0 [0]),
        .I3(ap_CS_fsm_state4),
        .O(i_0_reg_153));
  FDRE \i_0_reg_153_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_reg_361[0]),
        .Q(\i_0_reg_153_reg[5]_0 [0]),
        .R(i_0_reg_153));
  FDRE \i_0_reg_153_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_reg_361[1]),
        .Q(\i_0_reg_153_reg[5]_0 [1]),
        .R(i_0_reg_153));
  FDRE \i_0_reg_153_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_reg_361[2]),
        .Q(\i_0_reg_153_reg[5]_0 [2]),
        .R(i_0_reg_153));
  FDRE \i_0_reg_153_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_reg_361[3]),
        .Q(\i_0_reg_153_reg[5]_0 [3]),
        .R(i_0_reg_153));
  FDRE \i_0_reg_153_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_reg_361[4]),
        .Q(\i_0_reg_153_reg[5]_0 [4]),
        .R(i_0_reg_153));
  FDRE \i_0_reg_153_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_reg_361[5]),
        .Q(\i_0_reg_153_reg[5]_0 [5]),
        .R(i_0_reg_153));
  FDRE \i_0_reg_153_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_reg_361[6]),
        .Q(\i_0_reg_153_reg_n_7_[6] ),
        .R(i_0_reg_153));
  LUT1 #(
    .INIT(2'h1)) 
    \i_1_reg_397[0]_i_1 
       (.I0(i1_0_reg_164[0]),
        .O(i_1_fu_250_p2));
  (* SOFT_HLUTNM = "soft_lutpair583" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \i_1_reg_397[1]_i_1 
       (.I0(i1_0_reg_164[0]),
        .I1(i1_0_reg_164[1]),
        .O(\i_1_reg_397[1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair583" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \i_1_reg_397[2]_i_1 
       (.I0(i1_0_reg_164[1]),
        .I1(i1_0_reg_164[0]),
        .I2(i1_0_reg_164[2]),
        .O(\i_1_reg_397[2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair565" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \i_1_reg_397[3]_i_1 
       (.I0(i1_0_reg_164[2]),
        .I1(i1_0_reg_164[0]),
        .I2(i1_0_reg_164[1]),
        .I3(i1_0_reg_164[3]),
        .O(\i_1_reg_397[3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair565" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \i_1_reg_397[4]_i_1 
       (.I0(i1_0_reg_164[3]),
        .I1(i1_0_reg_164[1]),
        .I2(i1_0_reg_164[0]),
        .I3(i1_0_reg_164[2]),
        .I4(i1_0_reg_164[4]),
        .O(\i_1_reg_397[4]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hFF800000)) 
    \i_1_reg_397[5]_i_1 
       (.I0(i1_0_reg_164[3]),
        .I1(i1_0_reg_164[2]),
        .I2(i1_0_reg_164[4]),
        .I3(i1_0_reg_164[5]),
        .I4(ap_CS_fsm_state5),
        .O(i_1_reg_3970));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \i_1_reg_397[5]_i_2 
       (.I0(i1_0_reg_164[4]),
        .I1(i1_0_reg_164[2]),
        .I2(i1_0_reg_164[0]),
        .I3(i1_0_reg_164[1]),
        .I4(i1_0_reg_164[3]),
        .I5(i1_0_reg_164[5]),
        .O(\i_1_reg_397[5]_i_2_n_7 ));
  FDRE \i_1_reg_397_reg[0] 
       (.C(ap_clk),
        .CE(i_1_reg_3970),
        .D(i_1_fu_250_p2),
        .Q(output_length_histog_2_reg_402[0]),
        .R(1'b0));
  FDRE \i_1_reg_397_reg[1] 
       (.C(ap_clk),
        .CE(i_1_reg_3970),
        .D(\i_1_reg_397[1]_i_1_n_7 ),
        .Q(output_length_histog_2_reg_402[1]),
        .R(1'b0));
  FDRE \i_1_reg_397_reg[2] 
       (.C(ap_clk),
        .CE(i_1_reg_3970),
        .D(\i_1_reg_397[2]_i_1_n_7 ),
        .Q(output_length_histog_2_reg_402[2]),
        .R(1'b0));
  FDRE \i_1_reg_397_reg[3] 
       (.C(ap_clk),
        .CE(i_1_reg_3970),
        .D(\i_1_reg_397[3]_i_1_n_7 ),
        .Q(output_length_histog_2_reg_402[3]),
        .R(1'b0));
  FDRE \i_1_reg_397_reg[4] 
       (.C(ap_clk),
        .CE(i_1_reg_3970),
        .D(\i_1_reg_397[4]_i_1_n_7 ),
        .Q(output_length_histog_2_reg_402[4]),
        .R(1'b0));
  FDRE \i_1_reg_397_reg[5] 
       (.C(ap_clk),
        .CE(i_1_reg_3970),
        .D(\i_1_reg_397[5]_i_2_n_7 ),
        .Q(output_length_histog_2_reg_402[5]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair572" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \i_2_reg_443[0]_i_1 
       (.I0(\i2_0_reg_186_reg_n_7_[0] ),
        .O(i_2_fu_347_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair586" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_2_reg_443[1]_i_1 
       (.I0(\i2_0_reg_186_reg_n_7_[0] ),
        .I1(\i2_0_reg_186_reg_n_7_[1] ),
        .O(i_2_fu_347_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair586" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_2_reg_443[2]_i_1 
       (.I0(\i2_0_reg_186_reg_n_7_[0] ),
        .I1(\i2_0_reg_186_reg_n_7_[1] ),
        .I2(\i2_0_reg_186_reg_n_7_[2] ),
        .O(i_2_fu_347_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair577" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_2_reg_443[3]_i_1 
       (.I0(\i2_0_reg_186_reg_n_7_[1] ),
        .I1(\i2_0_reg_186_reg_n_7_[0] ),
        .I2(\i2_0_reg_186_reg_n_7_[2] ),
        .I3(\i2_0_reg_186_reg_n_7_[3] ),
        .O(i_2_fu_347_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair566" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_2_reg_443[4]_i_1 
       (.I0(\i2_0_reg_186_reg_n_7_[2] ),
        .I1(\i2_0_reg_186_reg_n_7_[0] ),
        .I2(\i2_0_reg_186_reg_n_7_[1] ),
        .I3(\i2_0_reg_186_reg_n_7_[3] ),
        .I4(\i2_0_reg_186_reg_n_7_[4] ),
        .O(i_2_fu_347_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_2_reg_443[5]_i_1 
       (.I0(\i2_0_reg_186_reg_n_7_[3] ),
        .I1(\i2_0_reg_186_reg_n_7_[1] ),
        .I2(\i2_0_reg_186_reg_n_7_[0] ),
        .I3(\i2_0_reg_186_reg_n_7_[2] ),
        .I4(\i2_0_reg_186_reg_n_7_[4] ),
        .I5(\i2_0_reg_186_reg_n_7_[5] ),
        .O(i_2_fu_347_p2[5]));
  LUT3 #(
    .INIT(8'h78)) 
    \i_2_reg_443[6]_i_1 
       (.I0(\i_2_reg_443[6]_i_2_n_7 ),
        .I1(\i2_0_reg_186_reg_n_7_[5] ),
        .I2(\i2_0_reg_186_reg_n_7_[6] ),
        .O(i_2_fu_347_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair566" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \i_2_reg_443[6]_i_2 
       (.I0(\i2_0_reg_186_reg_n_7_[4] ),
        .I1(\i2_0_reg_186_reg_n_7_[2] ),
        .I2(\i2_0_reg_186_reg_n_7_[0] ),
        .I3(\i2_0_reg_186_reg_n_7_[1] ),
        .I4(\i2_0_reg_186_reg_n_7_[3] ),
        .O(\i_2_reg_443[6]_i_2_n_7 ));
  FDRE \i_2_reg_443_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(i_2_fu_347_p2[0]),
        .Q(i_2_reg_443[0]),
        .R(1'b0));
  FDRE \i_2_reg_443_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(i_2_fu_347_p2[1]),
        .Q(i_2_reg_443[1]),
        .R(1'b0));
  FDRE \i_2_reg_443_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(i_2_fu_347_p2[2]),
        .Q(i_2_reg_443[2]),
        .R(1'b0));
  FDRE \i_2_reg_443_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(i_2_fu_347_p2[3]),
        .Q(i_2_reg_443[3]),
        .R(1'b0));
  FDRE \i_2_reg_443_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(i_2_fu_347_p2[4]),
        .Q(i_2_reg_443[4]),
        .R(1'b0));
  FDRE \i_2_reg_443_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(i_2_fu_347_p2[5]),
        .Q(i_2_reg_443[5]),
        .R(1'b0));
  FDRE \i_2_reg_443_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(i_2_fu_347_p2[6]),
        .Q(i_2_reg_443[6]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \i_reg_361[0]_i_1 
       (.I0(\i_0_reg_153_reg[5]_0 [0]),
        .O(i_fu_223_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair582" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_reg_361[1]_i_1 
       (.I0(\i_0_reg_153_reg[5]_0 [0]),
        .I1(\i_0_reg_153_reg[5]_0 [1]),
        .O(i_fu_223_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair582" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_reg_361[2]_i_1 
       (.I0(\i_0_reg_153_reg[5]_0 [0]),
        .I1(\i_0_reg_153_reg[5]_0 [1]),
        .I2(\i_0_reg_153_reg[5]_0 [2]),
        .O(i_fu_223_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair579" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_reg_361[3]_i_1 
       (.I0(\i_0_reg_153_reg[5]_0 [1]),
        .I1(\i_0_reg_153_reg[5]_0 [0]),
        .I2(\i_0_reg_153_reg[5]_0 [2]),
        .I3(\i_0_reg_153_reg[5]_0 [3]),
        .O(i_fu_223_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair574" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_reg_361[4]_i_1 
       (.I0(\i_0_reg_153_reg[5]_0 [2]),
        .I1(\i_0_reg_153_reg[5]_0 [0]),
        .I2(\i_0_reg_153_reg[5]_0 [1]),
        .I3(\i_0_reg_153_reg[5]_0 [3]),
        .I4(\i_0_reg_153_reg[5]_0 [4]),
        .O(i_fu_223_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_reg_361[5]_i_1 
       (.I0(\i_0_reg_153_reg[5]_0 [3]),
        .I1(\i_0_reg_153_reg[5]_0 [1]),
        .I2(\i_0_reg_153_reg[5]_0 [0]),
        .I3(\i_0_reg_153_reg[5]_0 [2]),
        .I4(\i_0_reg_153_reg[5]_0 [4]),
        .I5(\i_0_reg_153_reg[5]_0 [5]),
        .O(i_fu_223_p2[5]));
  LUT3 #(
    .INIT(8'h78)) 
    \i_reg_361[6]_i_1 
       (.I0(\i_reg_361[6]_i_2_n_7 ),
        .I1(\i_0_reg_153_reg[5]_0 [5]),
        .I2(\i_0_reg_153_reg_n_7_[6] ),
        .O(i_fu_223_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair574" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \i_reg_361[6]_i_2 
       (.I0(\i_0_reg_153_reg[5]_0 [4]),
        .I1(\i_0_reg_153_reg[5]_0 [2]),
        .I2(\i_0_reg_153_reg[5]_0 [0]),
        .I3(\i_0_reg_153_reg[5]_0 [1]),
        .I4(\i_0_reg_153_reg[5]_0 [3]),
        .O(\i_reg_361[6]_i_2_n_7 ));
  FDRE \i_reg_361_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[17]_0 [1]),
        .D(i_fu_223_p2[0]),
        .Q(i_reg_361[0]),
        .R(1'b0));
  FDRE \i_reg_361_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[17]_0 [1]),
        .D(i_fu_223_p2[1]),
        .Q(i_reg_361[1]),
        .R(1'b0));
  FDRE \i_reg_361_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[17]_0 [1]),
        .D(i_fu_223_p2[2]),
        .Q(i_reg_361[2]),
        .R(1'b0));
  FDRE \i_reg_361_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[17]_0 [1]),
        .D(i_fu_223_p2[3]),
        .Q(i_reg_361[3]),
        .R(1'b0));
  FDRE \i_reg_361_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[17]_0 [1]),
        .D(i_fu_223_p2[4]),
        .Q(i_reg_361[4]),
        .R(1'b0));
  FDRE \i_reg_361_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[17]_0 [1]),
        .D(i_fu_223_p2[5]),
        .Q(i_reg_361[5]),
        .R(1'b0));
  FDRE \i_reg_361_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[17]_0 [1]),
        .D(i_fu_223_p2[6]),
        .Q(i_reg_361[6]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln879_reg_410[0]_i_1 
       (.I0(icmp_ln879_fu_261_p2),
        .I1(\ap_CS_fsm_reg[17]_0 [3]),
        .I2(grp_fu_197_p2),
        .I3(icmp_ln879_reg_410),
        .O(\icmp_ln879_reg_410[0]_i_1_n_7 ));
  FDRE \icmp_ln879_reg_410_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln879_reg_410[0]_i_1_n_7 ),
        .Q(icmp_ln879_reg_410),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair573" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \iptr[0]_i_2 
       (.I0(truncate_tree_U0_ap_ready),
        .I1(ap_done_reg),
        .O(truncate_tree_U0_ap_done));
  (* SOFT_HLUTNM = "soft_lutpair581" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \j_V_2_fu_60[0]_i_1 
       (.I0(j_V_2_fu_60_reg[0]),
        .I1(ap_CS_fsm_state10),
        .I2(j_V_reg_414[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair581" *) 
  LUT4 #(
    .INIT(16'h6F60)) 
    \j_V_2_fu_60[1]_i_1 
       (.I0(j_V_2_fu_60_reg[0]),
        .I1(j_V_2_fu_60_reg[1]),
        .I2(ap_CS_fsm_state10),
        .I3(j_V_reg_414[1]),
        .O(p_0_in[1]));
  LUT5 #(
    .INIT(32'h78FF7800)) 
    \j_V_2_fu_60[2]_i_1 
       (.I0(j_V_2_fu_60_reg[0]),
        .I1(j_V_2_fu_60_reg[1]),
        .I2(j_V_2_fu_60_reg[2]),
        .I3(ap_CS_fsm_state10),
        .I4(j_V_reg_414[2]),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'h7F80FFFF7F800000)) 
    \j_V_2_fu_60[3]_i_1 
       (.I0(j_V_2_fu_60_reg[1]),
        .I1(j_V_2_fu_60_reg[0]),
        .I2(j_V_2_fu_60_reg[2]),
        .I3(j_V_2_fu_60_reg[3]),
        .I4(ap_CS_fsm_state10),
        .I5(j_V_reg_414[3]),
        .O(p_0_in[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \j_V_2_fu_60[4]_i_1 
       (.I0(ret_V_fu_291_p2[4]),
        .I1(ap_CS_fsm_state10),
        .I2(j_V_reg_414[4]),
        .O(p_0_in[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \j_V_2_fu_60[5]_i_1 
       (.I0(ret_V_fu_291_p2[5]),
        .I1(ap_CS_fsm_state10),
        .I2(j_V_reg_414[5]),
        .O(p_0_in[5]));
  LUT4 #(
    .INIT(16'h6F60)) 
    \j_V_2_fu_60[6]_i_1 
       (.I0(\j_V_2_fu_60[8]_i_4_n_7 ),
        .I1(j_V_2_fu_60_reg__0[6]),
        .I2(ap_CS_fsm_state10),
        .I3(j_V_reg_414[6]),
        .O(p_0_in[6]));
  LUT5 #(
    .INIT(32'h78FF7800)) 
    \j_V_2_fu_60[7]_i_1 
       (.I0(\j_V_2_fu_60[8]_i_4_n_7 ),
        .I1(j_V_2_fu_60_reg__0[6]),
        .I2(j_V_2_fu_60_reg__0[7]),
        .I3(ap_CS_fsm_state10),
        .I4(j_V_reg_414[7]),
        .O(p_0_in[7]));
  LUT5 #(
    .INIT(32'h0000F700)) 
    \j_V_2_fu_60[8]_i_1 
       (.I0(icmp_ln879_reg_410),
        .I1(ap_CS_fsm_state9),
        .I2(grp_fu_197_p2),
        .I3(ap_NS_fsm17_out),
        .I4(ap_CS_fsm_state10),
        .O(j_V_2_fu_60));
  LUT4 #(
    .INIT(16'hBAAA)) 
    \j_V_2_fu_60[8]_i_2 
       (.I0(ap_CS_fsm_state10),
        .I1(grp_fu_197_p2),
        .I2(ap_CS_fsm_state9),
        .I3(icmp_ln879_reg_410),
        .O(\j_V_2_fu_60[8]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'h7F80FFFF7F800000)) 
    \j_V_2_fu_60[8]_i_3 
       (.I0(j_V_2_fu_60_reg__0[6]),
        .I1(\j_V_2_fu_60[8]_i_4_n_7 ),
        .I2(j_V_2_fu_60_reg__0[7]),
        .I3(j_V_2_fu_60_reg__0[8]),
        .I4(ap_CS_fsm_state10),
        .I5(j_V_reg_414[8]),
        .O(p_0_in[8]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \j_V_2_fu_60[8]_i_4 
       (.I0(j_V_2_fu_60_reg[5]),
        .I1(j_V_2_fu_60_reg[3]),
        .I2(j_V_2_fu_60_reg[1]),
        .I3(j_V_2_fu_60_reg[0]),
        .I4(j_V_2_fu_60_reg[2]),
        .I5(j_V_2_fu_60_reg[4]),
        .O(\j_V_2_fu_60[8]_i_4_n_7 ));
  FDSE \j_V_2_fu_60_reg[0] 
       (.C(ap_clk),
        .CE(\j_V_2_fu_60[8]_i_2_n_7 ),
        .D(p_0_in[0]),
        .Q(j_V_2_fu_60_reg[0]),
        .S(j_V_2_fu_60));
  FDSE \j_V_2_fu_60_reg[1] 
       (.C(ap_clk),
        .CE(\j_V_2_fu_60[8]_i_2_n_7 ),
        .D(p_0_in[1]),
        .Q(j_V_2_fu_60_reg[1]),
        .S(j_V_2_fu_60));
  FDRE \j_V_2_fu_60_reg[2] 
       (.C(ap_clk),
        .CE(\j_V_2_fu_60[8]_i_2_n_7 ),
        .D(p_0_in[2]),
        .Q(j_V_2_fu_60_reg[2]),
        .R(j_V_2_fu_60));
  FDSE \j_V_2_fu_60_reg[3] 
       (.C(ap_clk),
        .CE(\j_V_2_fu_60[8]_i_2_n_7 ),
        .D(p_0_in[3]),
        .Q(j_V_2_fu_60_reg[3]),
        .S(j_V_2_fu_60));
  FDSE \j_V_2_fu_60_reg[4] 
       (.C(ap_clk),
        .CE(\j_V_2_fu_60[8]_i_2_n_7 ),
        .D(p_0_in[4]),
        .Q(j_V_2_fu_60_reg[4]),
        .S(j_V_2_fu_60));
  FDRE \j_V_2_fu_60_reg[5] 
       (.C(ap_clk),
        .CE(\j_V_2_fu_60[8]_i_2_n_7 ),
        .D(p_0_in[5]),
        .Q(j_V_2_fu_60_reg[5]),
        .R(j_V_2_fu_60));
  FDRE \j_V_2_fu_60_reg[6] 
       (.C(ap_clk),
        .CE(\j_V_2_fu_60[8]_i_2_n_7 ),
        .D(p_0_in[6]),
        .Q(j_V_2_fu_60_reg__0[6]),
        .R(j_V_2_fu_60));
  FDRE \j_V_2_fu_60_reg[7] 
       (.C(ap_clk),
        .CE(\j_V_2_fu_60[8]_i_2_n_7 ),
        .D(p_0_in[7]),
        .Q(j_V_2_fu_60_reg__0[7]),
        .R(j_V_2_fu_60));
  FDRE \j_V_2_fu_60_reg[8] 
       (.C(ap_clk),
        .CE(\j_V_2_fu_60[8]_i_2_n_7 ),
        .D(p_0_in[8]),
        .Q(j_V_2_fu_60_reg__0[8]),
        .R(j_V_2_fu_60));
  (* SOFT_HLUTNM = "soft_lutpair571" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \j_V_reg_414[0]_i_1 
       (.I0(t_V_reg_175[0]),
        .O(\j_V_reg_414[0]_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \j_V_reg_414[1]_i_1 
       (.I0(t_V_reg_175[1]),
        .I1(t_V_reg_175[0]),
        .O(\j_V_reg_414[1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair584" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \j_V_reg_414[2]_i_1 
       (.I0(t_V_reg_175[2]),
        .I1(t_V_reg_175[0]),
        .I2(t_V_reg_175[1]),
        .O(\j_V_reg_414[2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair578" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \j_V_reg_414[3]_i_1 
       (.I0(t_V_reg_175[3]),
        .I1(t_V_reg_175[1]),
        .I2(t_V_reg_175[0]),
        .I3(t_V_reg_175[2]),
        .O(\j_V_reg_414[3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair564" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \j_V_reg_414[4]_i_1 
       (.I0(t_V_reg_175[4]),
        .I1(t_V_reg_175[2]),
        .I2(t_V_reg_175[0]),
        .I3(t_V_reg_175[1]),
        .I4(t_V_reg_175[3]),
        .O(\j_V_reg_414[4]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \j_V_reg_414[5]_i_1 
       (.I0(t_V_reg_175[5]),
        .I1(t_V_reg_175[3]),
        .I2(t_V_reg_175[1]),
        .I3(t_V_reg_175[0]),
        .I4(t_V_reg_175[2]),
        .I5(t_V_reg_175[4]),
        .O(\j_V_reg_414[5]_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \j_V_reg_414[6]_i_1 
       (.I0(\j_V_reg_414[8]_i_2_n_7 ),
        .I1(t_V_reg_175[6]),
        .O(\j_V_reg_414[6]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair580" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \j_V_reg_414[7]_i_1 
       (.I0(t_V_reg_175[6]),
        .I1(\j_V_reg_414[8]_i_2_n_7 ),
        .I2(t_V_reg_175[7]),
        .O(\j_V_reg_414[7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair580" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \j_V_reg_414[8]_i_1 
       (.I0(t_V_reg_175[7]),
        .I1(\j_V_reg_414[8]_i_2_n_7 ),
        .I2(t_V_reg_175[6]),
        .I3(t_V_reg_175[8]),
        .O(\j_V_reg_414[8]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \j_V_reg_414[8]_i_2 
       (.I0(t_V_reg_175[4]),
        .I1(t_V_reg_175[2]),
        .I2(t_V_reg_175[0]),
        .I3(t_V_reg_175[1]),
        .I4(t_V_reg_175[3]),
        .I5(t_V_reg_175[5]),
        .O(\j_V_reg_414[8]_i_2_n_7 ));
  FDRE \j_V_reg_414_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\j_V_reg_414[0]_i_1_n_7 ),
        .Q(j_V_reg_414[0]),
        .R(1'b0));
  FDRE \j_V_reg_414_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\j_V_reg_414[1]_i_1_n_7 ),
        .Q(j_V_reg_414[1]),
        .R(1'b0));
  FDRE \j_V_reg_414_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\j_V_reg_414[2]_i_1_n_7 ),
        .Q(j_V_reg_414[2]),
        .R(1'b0));
  FDRE \j_V_reg_414_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\j_V_reg_414[3]_i_1_n_7 ),
        .Q(j_V_reg_414[3]),
        .R(1'b0));
  FDRE \j_V_reg_414_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\j_V_reg_414[4]_i_1_n_7 ),
        .Q(j_V_reg_414[4]),
        .R(1'b0));
  FDRE \j_V_reg_414_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\j_V_reg_414[5]_i_1_n_7 ),
        .Q(j_V_reg_414[5]),
        .R(1'b0));
  FDRE \j_V_reg_414_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\j_V_reg_414[6]_i_1_n_7 ),
        .Q(j_V_reg_414[6]),
        .R(1'b0));
  FDRE \j_V_reg_414_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\j_V_reg_414[7]_i_1_n_7 ),
        .Q(j_V_reg_414[7]),
        .R(1'b0));
  FDRE \j_V_reg_414_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\j_V_reg_414[8]_i_1_n_7 ),
        .Q(j_V_reg_414[8]),
        .R(1'b0));
  FDRE \output_length_histog_1_reg_392_reg[0] 
       (.C(ap_clk),
        .CE(i_1_reg_3970),
        .D(i1_0_reg_164[0]),
        .Q(output_length_histog_1_reg_392[0]),
        .R(1'b0));
  FDRE \output_length_histog_1_reg_392_reg[1] 
       (.C(ap_clk),
        .CE(i_1_reg_3970),
        .D(i1_0_reg_164[1]),
        .Q(output_length_histog_1_reg_392[1]),
        .R(1'b0));
  FDRE \output_length_histog_1_reg_392_reg[2] 
       (.C(ap_clk),
        .CE(i_1_reg_3970),
        .D(i1_0_reg_164[2]),
        .Q(output_length_histog_1_reg_392[2]),
        .R(1'b0));
  FDRE \output_length_histog_1_reg_392_reg[3] 
       (.C(ap_clk),
        .CE(i_1_reg_3970),
        .D(i1_0_reg_164[3]),
        .Q(output_length_histog_1_reg_392[3]),
        .R(1'b0));
  FDRE \output_length_histog_1_reg_392_reg[4] 
       (.C(ap_clk),
        .CE(i_1_reg_3970),
        .D(i1_0_reg_164[4]),
        .Q(output_length_histog_1_reg_392[4]),
        .R(1'b0));
  FDRE \output_length_histog_1_reg_392_reg[5] 
       (.C(ap_clk),
        .CE(i_1_reg_3970),
        .D(i1_0_reg_164[5]),
        .Q(output_length_histog_1_reg_392[5]),
        .R(1'b0));
  FDRE \output_length_histog_6_reg_428_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(j_V_2_fu_60_reg[0]),
        .Q(output_length_histog_6_reg_428[0]),
        .R(1'b0));
  FDRE \output_length_histog_6_reg_428_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(j_V_2_fu_60_reg[1]),
        .Q(output_length_histog_6_reg_428[1]),
        .R(1'b0));
  FDRE \output_length_histog_6_reg_428_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(j_V_2_fu_60_reg[2]),
        .Q(output_length_histog_6_reg_428[2]),
        .R(1'b0));
  FDRE \output_length_histog_6_reg_428_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(j_V_2_fu_60_reg[3]),
        .Q(output_length_histog_6_reg_428[3]),
        .R(1'b0));
  FDRE \output_length_histog_6_reg_428_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(j_V_2_fu_60_reg[4]),
        .Q(output_length_histog_6_reg_428[4]),
        .R(1'b0));
  FDRE \output_length_histog_6_reg_428_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(j_V_2_fu_60_reg[5]),
        .Q(output_length_histog_6_reg_428[5]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair569" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \output_length_histog_8_reg_434[0]_i_1 
       (.I0(j_V_2_fu_60_reg[0]),
        .O(ret_V_fu_291_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair576" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \output_length_histog_8_reg_434[1]_i_1 
       (.I0(j_V_2_fu_60_reg[0]),
        .I1(j_V_2_fu_60_reg[1]),
        .O(ret_V_fu_291_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair567" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \output_length_histog_8_reg_434[2]_i_1 
       (.I0(j_V_2_fu_60_reg[0]),
        .I1(j_V_2_fu_60_reg[1]),
        .I2(j_V_2_fu_60_reg[2]),
        .O(ret_V_fu_291_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair568" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \output_length_histog_8_reg_434[3]_i_1 
       (.I0(j_V_2_fu_60_reg[1]),
        .I1(j_V_2_fu_60_reg[0]),
        .I2(j_V_2_fu_60_reg[2]),
        .I3(j_V_2_fu_60_reg[3]),
        .O(ret_V_fu_291_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair568" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \output_length_histog_8_reg_434[4]_i_1 
       (.I0(j_V_2_fu_60_reg[2]),
        .I1(j_V_2_fu_60_reg[0]),
        .I2(j_V_2_fu_60_reg[1]),
        .I3(j_V_2_fu_60_reg[3]),
        .I4(j_V_2_fu_60_reg[4]),
        .O(ret_V_fu_291_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \output_length_histog_8_reg_434[5]_i_1 
       (.I0(j_V_2_fu_60_reg[3]),
        .I1(j_V_2_fu_60_reg[1]),
        .I2(j_V_2_fu_60_reg[0]),
        .I3(j_V_2_fu_60_reg[2]),
        .I4(j_V_2_fu_60_reg[4]),
        .I5(j_V_2_fu_60_reg[5]),
        .O(ret_V_fu_291_p2[5]));
  FDRE \output_length_histog_8_reg_434_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(ret_V_fu_291_p2[0]),
        .Q(output_length_histog_8_reg_434[0]),
        .R(1'b0));
  FDRE \output_length_histog_8_reg_434_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(ret_V_fu_291_p2[1]),
        .Q(output_length_histog_8_reg_434[1]),
        .R(1'b0));
  FDRE \output_length_histog_8_reg_434_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(ret_V_fu_291_p2[2]),
        .Q(output_length_histog_8_reg_434[2]),
        .R(1'b0));
  FDRE \output_length_histog_8_reg_434_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(ret_V_fu_291_p2[3]),
        .Q(output_length_histog_8_reg_434[3]),
        .R(1'b0));
  FDRE \output_length_histog_8_reg_434_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(ret_V_fu_291_p2[4]),
        .Q(output_length_histog_8_reg_434[4]),
        .R(1'b0));
  FDRE \output_length_histog_8_reg_434_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(ret_V_fu_291_p2[5]),
        .Q(output_length_histog_8_reg_434[5]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_10__5
       (.I0(truncate_tree_U0_output_length_histogram1_V_address0[4]),
        .I1(ram_reg[0]),
        .I2(iptr),
        .O(ADDRBWRADDR[1]));
  LUT3 #(
    .INIT(8'hA3)) 
    ram_reg_i_14
       (.I0(truncate_tree_U0_output_length_histogram1_V_address0[0]),
        .I1(Q),
        .I2(iptr),
        .O(ADDRBWRADDR[0]));
  LUT6 #(
    .INIT(64'h00000000FFFFFFFE)) 
    ram_reg_i_1__17
       (.I0(ap_CS_fsm_state10),
        .I1(ap_CS_fsm_state16),
        .I2(ap_CS_fsm_state13),
        .I3(ap_CS_fsm_state15),
        .I4(ap_CS_fsm_state12),
        .I5(iptr),
        .O(\ap_CS_fsm_reg[9]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    ram_reg_i_1__18
       (.I0(ap_CS_fsm_state10),
        .I1(ap_CS_fsm_state16),
        .I2(ap_CS_fsm_state13),
        .I3(ap_CS_fsm_state15),
        .I4(ap_CS_fsm_state12),
        .I5(iptr),
        .O(\ap_CS_fsm_reg[9]_1 ));
  LUT6 #(
    .INIT(64'h00000000E1FFE100)) 
    ram_reg_i_24__10
       (.I0(reg_212[7]),
        .I1(ram_reg_i_50__1_n_7),
        .I2(reg_212[8]),
        .I3(ap_CS_fsm_state15),
        .I4(ram_reg_i_51__1_n_7),
        .I5(iptr),
        .O(DIBDI[8]));
  LUT6 #(
    .INIT(64'hE1FFE10000000000)) 
    ram_reg_i_24__9
       (.I0(reg_212[7]),
        .I1(ram_reg_i_50__1_n_7),
        .I2(reg_212[8]),
        .I3(ap_CS_fsm_state15),
        .I4(ram_reg_i_51__1_n_7),
        .I5(iptr),
        .O(\reg_212_reg[7]_0 [8]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_25__10
       (.I0(truncate_tree_U0_output_length_histogram1_V_d0[7]),
        .I1(iptr),
        .O(\reg_212_reg[7]_0 [7]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_25__9
       (.I0(truncate_tree_U0_output_length_histogram1_V_d0[7]),
        .I1(iptr),
        .O(DIBDI[7]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_26__7
       (.I0(truncate_tree_U0_output_length_histogram1_V_d0[6]),
        .I1(iptr),
        .O(DIBDI[6]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_26__8
       (.I0(truncate_tree_U0_output_length_histogram1_V_d0[6]),
        .I1(iptr),
        .O(\reg_212_reg[7]_0 [6]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_27__6
       (.I0(truncate_tree_U0_output_length_histogram1_V_d0[5]),
        .I1(iptr),
        .O(DIBDI[5]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_27__7
       (.I0(truncate_tree_U0_output_length_histogram1_V_d0[5]),
        .I1(iptr),
        .O(\reg_212_reg[7]_0 [5]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_28__6
       (.I0(truncate_tree_U0_output_length_histogram1_V_d0[4]),
        .I1(iptr),
        .O(DIBDI[4]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_28__7
       (.I0(truncate_tree_U0_output_length_histogram1_V_d0[4]),
        .I1(iptr),
        .O(\reg_212_reg[7]_0 [4]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_29__5
       (.I0(truncate_tree_U0_output_length_histogram1_V_d0[3]),
        .I1(iptr),
        .O(DIBDI[3]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_29__6
       (.I0(truncate_tree_U0_output_length_histogram1_V_d0[3]),
        .I1(iptr),
        .O(\reg_212_reg[7]_0 [3]));
  LUT6 #(
    .INIT(64'h00000000F00F2EE2)) 
    ram_reg_i_30__5
       (.I0(DOBDO[2]),
        .I1(ap_CS_fsm_state12),
        .I2(reg_212[2]),
        .I3(reg_212[1]),
        .I4(ap_CS_fsm_state15),
        .I5(iptr),
        .O(DIBDI[2]));
  LUT6 #(
    .INIT(64'hF00F2EE200000000)) 
    ram_reg_i_30__6
       (.I0(DOBDO[2]),
        .I1(ap_CS_fsm_state12),
        .I2(reg_212[2]),
        .I3(reg_212[1]),
        .I4(ap_CS_fsm_state15),
        .I5(iptr),
        .O(\reg_212_reg[7]_0 [2]));
  LUT5 #(
    .INIT(32'h00000F2E)) 
    ram_reg_i_31__5
       (.I0(DOBDO[1]),
        .I1(ap_CS_fsm_state12),
        .I2(reg_212[1]),
        .I3(ap_CS_fsm_state15),
        .I4(iptr),
        .O(DIBDI[1]));
  LUT5 #(
    .INIT(32'h0F2E0000)) 
    ram_reg_i_31__6
       (.I0(DOBDO[1]),
        .I1(ap_CS_fsm_state12),
        .I2(reg_212[1]),
        .I3(ap_CS_fsm_state15),
        .I4(iptr),
        .O(\reg_212_reg[7]_0 [1]));
  LUT5 #(
    .INIT(32'h0000F0E2)) 
    ram_reg_i_32__5
       (.I0(DOBDO[0]),
        .I1(ap_CS_fsm_state12),
        .I2(reg_212[0]),
        .I3(ap_CS_fsm_state15),
        .I4(iptr),
        .O(DIBDI[0]));
  LUT5 #(
    .INIT(32'hF0E20000)) 
    ram_reg_i_32__6
       (.I0(DOBDO[0]),
        .I1(ap_CS_fsm_state12),
        .I2(reg_212[0]),
        .I3(ap_CS_fsm_state15),
        .I4(iptr),
        .O(\reg_212_reg[7]_0 [0]));
  LUT3 #(
    .INIT(8'h0E)) 
    ram_reg_i_33__4
       (.I0(ap_CS_fsm_state12),
        .I1(ap_CS_fsm_state15),
        .I2(iptr),
        .O(WEA));
  LUT3 #(
    .INIT(8'hE0)) 
    ram_reg_i_33__5
       (.I0(ap_CS_fsm_state12),
        .I1(ap_CS_fsm_state15),
        .I2(iptr),
        .O(\ap_CS_fsm_reg[11]_0 ));
  LUT4 #(
    .INIT(16'h00FE)) 
    ram_reg_i_34__4
       (.I0(ap_CS_fsm_state4),
        .I1(ap_CS_fsm_state15),
        .I2(ap_CS_fsm_state12),
        .I3(iptr),
        .O(WEBWE));
  LUT4 #(
    .INIT(16'hFE00)) 
    ram_reg_i_34__5
       (.I0(ap_CS_fsm_state4),
        .I1(ap_CS_fsm_state15),
        .I2(ap_CS_fsm_state12),
        .I3(iptr),
        .O(\ap_CS_fsm_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_35__4
       (.I0(ap_CS_fsm_state12),
        .I1(p_5_in),
        .I2(ap_CS_fsm_state4),
        .I3(ap_CS_fsm_state6),
        .I4(ap_CS_fsm_state8),
        .I5(ap_CS_fsm_state10),
        .O(truncate_tree_U0_output_length_histogram1_V_ce0));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    ram_reg_i_36__4
       (.I0(output_length_histog_2_reg_402[5]),
        .I1(ap_CS_fsm_state15),
        .I2(ap_CS_fsm_state13),
        .I3(output_length_histog_6_reg_428[5]),
        .I4(ap_CS_fsm_state12),
        .I5(ret_V_fu_291_p2[5]),
        .O(ram_reg_i_36__4_n_7));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    ram_reg_i_37__4
       (.I0(output_length_histog_2_reg_402[4]),
        .I1(ap_CS_fsm_state15),
        .I2(ap_CS_fsm_state13),
        .I3(output_length_histog_6_reg_428[4]),
        .I4(ap_CS_fsm_state12),
        .I5(ret_V_fu_291_p2[4]),
        .O(ram_reg_i_37__4_n_7));
  LUT6 #(
    .INIT(64'hB8B8B8BBB8B8B888)) 
    ram_reg_i_38__4
       (.I0(\i2_0_reg_186_reg_n_7_[3] ),
        .I1(ap_CS_fsm_state16),
        .I2(output_length_histog_2_reg_402[3]),
        .I3(ap_CS_fsm_state15),
        .I4(ap_CS_fsm_state13),
        .I5(ram_reg_i_58__1_n_7),
        .O(truncate_tree_U0_output_length_histogram1_V_address1[3]));
  LUT6 #(
    .INIT(64'hB8B8B8BBB8B8B888)) 
    ram_reg_i_39__4
       (.I0(\i2_0_reg_186_reg_n_7_[2] ),
        .I1(ap_CS_fsm_state16),
        .I2(output_length_histog_2_reg_402[2]),
        .I3(ap_CS_fsm_state15),
        .I4(ap_CS_fsm_state13),
        .I5(ram_reg_i_59__1_n_7),
        .O(truncate_tree_U0_output_length_histogram1_V_address1[2]));
  LUT4 #(
    .INIT(16'hB800)) 
    ram_reg_i_3__16
       (.I0(\i2_0_reg_186_reg_n_7_[5] ),
        .I1(ap_CS_fsm_state16),
        .I2(ram_reg_i_36__4_n_7),
        .I3(iptr),
        .O(\i2_0_reg_186_reg[5]_0 [5]));
  LUT4 #(
    .INIT(16'h00B8)) 
    ram_reg_i_3__17
       (.I0(\i2_0_reg_186_reg_n_7_[5] ),
        .I1(ap_CS_fsm_state16),
        .I2(ram_reg_i_36__4_n_7),
        .I3(iptr),
        .O(ADDRARDADDR[5]));
  LUT6 #(
    .INIT(64'hB8B8B8BBB8B8B888)) 
    ram_reg_i_40__4
       (.I0(\i2_0_reg_186_reg_n_7_[1] ),
        .I1(ap_CS_fsm_state16),
        .I2(output_length_histog_2_reg_402[1]),
        .I3(ap_CS_fsm_state15),
        .I4(ap_CS_fsm_state13),
        .I5(ram_reg_i_60__1_n_7),
        .O(truncate_tree_U0_output_length_histogram1_V_address1[1]));
  LUT6 #(
    .INIT(64'hABA8A8A8ABA8ABAB)) 
    ram_reg_i_41__4
       (.I0(output_length_histog_2_reg_402[0]),
        .I1(ap_CS_fsm_state15),
        .I2(ap_CS_fsm_state13),
        .I3(output_length_histog_6_reg_428[0]),
        .I4(ap_CS_fsm_state12),
        .I5(j_V_2_fu_60_reg[0]),
        .O(ram_reg_i_41__4_n_7));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    ram_reg_i_42__2
       (.I0(ram_reg_i_61__1_n_7),
        .I1(ap_CS_fsm_state10),
        .I2(ap_CS_fsm_state12),
        .I3(j_V_2_fu_60_reg[5]),
        .I4(output_length_histog_8_reg_434[5]),
        .O(truncate_tree_U0_output_length_histogram1_V_address0[5]));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    ram_reg_i_43__1
       (.I0(ram_reg_i_62__1_n_7),
        .I1(ap_CS_fsm_state10),
        .I2(ap_CS_fsm_state12),
        .I3(j_V_2_fu_60_reg[4]),
        .I4(output_length_histog_8_reg_434[4]),
        .O(truncate_tree_U0_output_length_histogram1_V_address0[4]));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    ram_reg_i_44__1
       (.I0(ram_reg_i_63__1_n_7),
        .I1(ap_CS_fsm_state10),
        .I2(ap_CS_fsm_state12),
        .I3(j_V_2_fu_60_reg[3]),
        .I4(output_length_histog_8_reg_434[3]),
        .O(truncate_tree_U0_output_length_histogram1_V_address0[3]));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    ram_reg_i_45__1
       (.I0(ram_reg_i_64__1_n_7),
        .I1(ap_CS_fsm_state10),
        .I2(ap_CS_fsm_state12),
        .I3(j_V_2_fu_60_reg[2]),
        .I4(output_length_histog_8_reg_434[2]),
        .O(truncate_tree_U0_output_length_histogram1_V_address0[2]));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    ram_reg_i_46__1
       (.I0(ram_reg_i_65__1_n_7),
        .I1(ap_CS_fsm_state10),
        .I2(ap_CS_fsm_state12),
        .I3(j_V_2_fu_60_reg[1]),
        .I4(output_length_histog_8_reg_434[1]),
        .O(truncate_tree_U0_output_length_histogram1_V_address0[1]));
  (* SOFT_HLUTNM = "soft_lutpair569" *) 
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    ram_reg_i_47__1
       (.I0(ram_reg_i_66__1_n_7),
        .I1(ap_CS_fsm_state10),
        .I2(ap_CS_fsm_state12),
        .I3(j_V_2_fu_60_reg[0]),
        .I4(output_length_histog_8_reg_434[0]),
        .O(truncate_tree_U0_output_length_histogram1_V_address0[0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_i_48__1
       (.CI(ram_reg_i_49__1_n_7),
        .CO({NLW_ram_reg_i_48__1_CO_UNCONNECTED[3],ram_reg_i_48__1_n_8,ram_reg_i_48__1_n_9,ram_reg_i_48__1_n_10}),
        .CYINIT(1'b0),
        .DI({1'b0,\reg_206_reg[8]_0 [6:4]}),
        .O(truncate_tree_U0_output_length_histogram1_V_d1[7:4]),
        .S({ram_reg_i_67__1_n_7,ram_reg_i_68__1_n_7,ram_reg_i_69__1_n_7,ram_reg_i_70__1_n_7}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_i_49__1
       (.CI(1'b0),
        .CO({ram_reg_i_49__1_n_7,ram_reg_i_49__1_n_8,ram_reg_i_49__1_n_9,ram_reg_i_49__1_n_10}),
        .CYINIT(\reg_206_reg[8]_0 [0]),
        .DI({\reg_206_reg[8]_0 [3:1],ap_CS_fsm_state15}),
        .O(truncate_tree_U0_output_length_histogram1_V_d1[3:0]),
        .S({ram_reg_i_71__1_n_7,ram_reg_i_72__1_n_7,ram_reg_i_73__1_n_7,ram_reg_i_74__1_n_7}));
  LUT4 #(
    .INIT(16'hB800)) 
    ram_reg_i_4__16
       (.I0(\i2_0_reg_186_reg_n_7_[4] ),
        .I1(ap_CS_fsm_state16),
        .I2(ram_reg_i_37__4_n_7),
        .I3(iptr),
        .O(\i2_0_reg_186_reg[5]_0 [4]));
  LUT4 #(
    .INIT(16'h00B8)) 
    ram_reg_i_4__17
       (.I0(\i2_0_reg_186_reg_n_7_[4] ),
        .I1(ap_CS_fsm_state16),
        .I2(ram_reg_i_37__4_n_7),
        .I3(iptr),
        .O(ADDRARDADDR[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_50__1
       (.I0(reg_212[5]),
        .I1(reg_212[3]),
        .I2(reg_212[1]),
        .I3(reg_212[2]),
        .I4(reg_212[4]),
        .I5(reg_212[6]),
        .O(ram_reg_i_50__1_n_7));
  LUT5 #(
    .INIT(32'h78FF7800)) 
    ram_reg_i_51__1
       (.I0(ram_reg_i_75__1_n_7),
        .I1(reg_212[7]),
        .I2(reg_212[8]),
        .I3(ap_CS_fsm_state12),
        .I4(DOBDO[8]),
        .O(ram_reg_i_51__1_n_7));
  LUT6 #(
    .INIT(64'h8B74BB778B748844)) 
    ram_reg_i_52__1
       (.I0(ram_reg_i_50__1_n_7),
        .I1(ap_CS_fsm_state15),
        .I2(ram_reg_i_75__1_n_7),
        .I3(reg_212[7]),
        .I4(ap_CS_fsm_state12),
        .I5(DOBDO[7]),
        .O(truncate_tree_U0_output_length_histogram1_V_d0[7]));
  LUT6 #(
    .INIT(64'h8B74BB778B748844)) 
    ram_reg_i_53__1
       (.I0(ram_reg_i_76__1_n_7),
        .I1(ap_CS_fsm_state15),
        .I2(ram_reg_i_77__1_n_7),
        .I3(reg_212[6]),
        .I4(ap_CS_fsm_state12),
        .I5(DOBDO[6]),
        .O(truncate_tree_U0_output_length_histogram1_V_d0[6]));
  LUT6 #(
    .INIT(64'h8B74BB778B748844)) 
    ram_reg_i_54__1
       (.I0(ram_reg_i_78__1_n_7),
        .I1(ap_CS_fsm_state15),
        .I2(ram_reg_i_79__1_n_7),
        .I3(reg_212[5]),
        .I4(ap_CS_fsm_state12),
        .I5(DOBDO[5]),
        .O(truncate_tree_U0_output_length_histogram1_V_d0[5]));
  LUT6 #(
    .INIT(64'hFE01FFFFFE010000)) 
    ram_reg_i_55__1
       (.I0(reg_212[3]),
        .I1(reg_212[1]),
        .I2(reg_212[2]),
        .I3(reg_212[4]),
        .I4(ap_CS_fsm_state15),
        .I5(ram_reg_i_80__1_n_7),
        .O(truncate_tree_U0_output_length_histogram1_V_d0[4]));
  LUT6 #(
    .INIT(64'hBD42FD57BD42A802)) 
    ram_reg_i_56__1
       (.I0(ap_CS_fsm_state15),
        .I1(reg_212[1]),
        .I2(reg_212[2]),
        .I3(reg_212[3]),
        .I4(ap_CS_fsm_state12),
        .I5(DOBDO[3]),
        .O(truncate_tree_U0_output_length_histogram1_V_d0[3]));
  (* SOFT_HLUTNM = "soft_lutpair585" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_57__1
       (.I0(ap_CS_fsm_state15),
        .I1(ap_CS_fsm_state13),
        .O(p_5_in));
  LUT6 #(
    .INIT(64'h8BBBBBBBB8888888)) 
    ram_reg_i_58__1
       (.I0(output_length_histog_6_reg_428[3]),
        .I1(ap_CS_fsm_state12),
        .I2(j_V_2_fu_60_reg[1]),
        .I3(j_V_2_fu_60_reg[0]),
        .I4(j_V_2_fu_60_reg[2]),
        .I5(j_V_2_fu_60_reg[3]),
        .O(ram_reg_i_58__1_n_7));
  (* SOFT_HLUTNM = "soft_lutpair567" *) 
  LUT5 #(
    .INIT(32'h8BBBB888)) 
    ram_reg_i_59__1
       (.I0(output_length_histog_6_reg_428[2]),
        .I1(ap_CS_fsm_state12),
        .I2(j_V_2_fu_60_reg[0]),
        .I3(j_V_2_fu_60_reg[1]),
        .I4(j_V_2_fu_60_reg[2]),
        .O(ram_reg_i_59__1_n_7));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_5__16
       (.I0(truncate_tree_U0_output_length_histogram1_V_address1[3]),
        .I1(iptr),
        .O(ADDRARDADDR[3]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_5__17
       (.I0(truncate_tree_U0_output_length_histogram1_V_address1[3]),
        .I1(iptr),
        .O(\i2_0_reg_186_reg[5]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair576" *) 
  LUT4 #(
    .INIT(16'h8BB8)) 
    ram_reg_i_60__1
       (.I0(output_length_histog_6_reg_428[1]),
        .I1(ap_CS_fsm_state12),
        .I2(j_V_2_fu_60_reg[0]),
        .I3(j_V_2_fu_60_reg[1]),
        .O(ram_reg_i_60__1_n_7));
  LUT5 #(
    .INIT(32'h00FFD8D8)) 
    ram_reg_i_61__1
       (.I0(ram_reg_i_81_n_7),
        .I1(output_length_histog_1_reg_392[5]),
        .I2(zext_ln11_reg_366_reg[5]),
        .I3(ram_reg_i_82_n_7),
        .I4(ap_CS_fsm_state8),
        .O(ram_reg_i_61__1_n_7));
  LUT5 #(
    .INIT(32'h00FFD8D8)) 
    ram_reg_i_62__1
       (.I0(ram_reg_i_81_n_7),
        .I1(output_length_histog_1_reg_392[4]),
        .I2(zext_ln11_reg_366_reg[4]),
        .I3(ram_reg_i_83_n_7),
        .I4(ap_CS_fsm_state8),
        .O(ram_reg_i_62__1_n_7));
  LUT5 #(
    .INIT(32'h00FFD8D8)) 
    ram_reg_i_63__1
       (.I0(ram_reg_i_81_n_7),
        .I1(output_length_histog_1_reg_392[3]),
        .I2(zext_ln11_reg_366_reg[3]),
        .I3(ram_reg_i_84_n_7),
        .I4(ap_CS_fsm_state8),
        .O(ram_reg_i_63__1_n_7));
  LUT5 #(
    .INIT(32'h00FFD8D8)) 
    ram_reg_i_64__1
       (.I0(ram_reg_i_81_n_7),
        .I1(output_length_histog_1_reg_392[2]),
        .I2(zext_ln11_reg_366_reg[2]),
        .I3(ram_reg_i_85_n_7),
        .I4(ap_CS_fsm_state8),
        .O(ram_reg_i_64__1_n_7));
  LUT6 #(
    .INIT(64'hFF0000FFD8D8D8D8)) 
    ram_reg_i_65__1
       (.I0(ram_reg_i_81_n_7),
        .I1(output_length_histog_1_reg_392[1]),
        .I2(zext_ln11_reg_366_reg[1]),
        .I3(t_V_reg_175[0]),
        .I4(t_V_reg_175[1]),
        .I5(ap_CS_fsm_state8),
        .O(ram_reg_i_65__1_n_7));
  (* SOFT_HLUTNM = "soft_lutpair571" *) 
  LUT5 #(
    .INIT(32'h00FFD8D8)) 
    ram_reg_i_66__1
       (.I0(ram_reg_i_81_n_7),
        .I1(output_length_histog_1_reg_392[0]),
        .I2(zext_ln11_reg_366_reg[0]),
        .I3(t_V_reg_175[0]),
        .I4(ap_CS_fsm_state8),
        .O(ram_reg_i_66__1_n_7));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_i_67__1
       (.I0(\reg_206_reg[8]_0 [7]),
        .I1(\reg_206_reg[8]_0 [8]),
        .O(ram_reg_i_67__1_n_7));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_i_68__1
       (.I0(\reg_206_reg[8]_0 [6]),
        .I1(\reg_206_reg[8]_0 [7]),
        .O(ram_reg_i_68__1_n_7));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_i_69__1
       (.I0(\reg_206_reg[8]_0 [5]),
        .I1(\reg_206_reg[8]_0 [6]),
        .O(ram_reg_i_69__1_n_7));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_6__16
       (.I0(truncate_tree_U0_output_length_histogram1_V_address1[2]),
        .I1(iptr),
        .O(ADDRARDADDR[2]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_6__17
       (.I0(truncate_tree_U0_output_length_histogram1_V_address1[2]),
        .I1(iptr),
        .O(\i2_0_reg_186_reg[5]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_i_70__1
       (.I0(\reg_206_reg[8]_0 [4]),
        .I1(\reg_206_reg[8]_0 [5]),
        .O(ram_reg_i_70__1_n_7));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_i_71__1
       (.I0(\reg_206_reg[8]_0 [3]),
        .I1(\reg_206_reg[8]_0 [4]),
        .O(ram_reg_i_71__1_n_7));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_i_72__1
       (.I0(\reg_206_reg[8]_0 [2]),
        .I1(\reg_206_reg[8]_0 [3]),
        .O(ram_reg_i_72__1_n_7));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_i_73__1
       (.I0(\reg_206_reg[8]_0 [1]),
        .I1(\reg_206_reg[8]_0 [2]),
        .O(ram_reg_i_73__1_n_7));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_i_74__1
       (.I0(\reg_206_reg[8]_0 [1]),
        .I1(ap_CS_fsm_state15),
        .O(ram_reg_i_74__1_n_7));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    ram_reg_i_75__1
       (.I0(reg_212[6]),
        .I1(reg_212[4]),
        .I2(reg_212[2]),
        .I3(reg_212[1]),
        .I4(reg_212[3]),
        .I5(reg_212[5]),
        .O(ram_reg_i_75__1_n_7));
  (* SOFT_HLUTNM = "soft_lutpair570" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_76__1
       (.I0(reg_212[4]),
        .I1(reg_212[2]),
        .I2(reg_212[1]),
        .I3(reg_212[3]),
        .I4(reg_212[5]),
        .O(ram_reg_i_76__1_n_7));
  (* SOFT_HLUTNM = "soft_lutpair570" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    ram_reg_i_77__1
       (.I0(reg_212[5]),
        .I1(reg_212[3]),
        .I2(reg_212[1]),
        .I3(reg_212[2]),
        .I4(reg_212[4]),
        .O(ram_reg_i_77__1_n_7));
  (* SOFT_HLUTNM = "soft_lutpair575" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_78__1
       (.I0(reg_212[3]),
        .I1(reg_212[1]),
        .I2(reg_212[2]),
        .I3(reg_212[4]),
        .O(ram_reg_i_78__1_n_7));
  (* SOFT_HLUTNM = "soft_lutpair575" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    ram_reg_i_79__1
       (.I0(reg_212[4]),
        .I1(reg_212[2]),
        .I2(reg_212[1]),
        .I3(reg_212[3]),
        .O(ram_reg_i_79__1_n_7));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_7__16
       (.I0(truncate_tree_U0_output_length_histogram1_V_address1[1]),
        .I1(iptr),
        .O(ADDRARDADDR[1]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_7__17
       (.I0(truncate_tree_U0_output_length_histogram1_V_address1[1]),
        .I1(iptr),
        .O(\i2_0_reg_186_reg[5]_0 [1]));
  LUT6 #(
    .INIT(64'h7F80FFFF7F800000)) 
    ram_reg_i_80__1
       (.I0(reg_212[2]),
        .I1(reg_212[1]),
        .I2(reg_212[3]),
        .I3(reg_212[4]),
        .I4(ap_CS_fsm_state12),
        .I5(DOBDO[4]),
        .O(ram_reg_i_80__1_n_7));
  (* SOFT_HLUTNM = "soft_lutpair585" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_i_81
       (.I0(ap_CS_fsm_state13),
        .I1(ap_CS_fsm_state15),
        .I2(ap_CS_fsm_state6),
        .O(ram_reg_i_81_n_7));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    ram_reg_i_82
       (.I0(t_V_reg_175[4]),
        .I1(t_V_reg_175[2]),
        .I2(t_V_reg_175[0]),
        .I3(t_V_reg_175[1]),
        .I4(t_V_reg_175[3]),
        .I5(t_V_reg_175[5]),
        .O(ram_reg_i_82_n_7));
  (* SOFT_HLUTNM = "soft_lutpair564" *) 
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    ram_reg_i_83
       (.I0(t_V_reg_175[3]),
        .I1(t_V_reg_175[1]),
        .I2(t_V_reg_175[0]),
        .I3(t_V_reg_175[2]),
        .I4(t_V_reg_175[4]),
        .O(ram_reg_i_83_n_7));
  (* SOFT_HLUTNM = "soft_lutpair578" *) 
  LUT4 #(
    .INIT(16'h01FE)) 
    ram_reg_i_84
       (.I0(t_V_reg_175[2]),
        .I1(t_V_reg_175[0]),
        .I2(t_V_reg_175[1]),
        .I3(t_V_reg_175[3]),
        .O(ram_reg_i_84_n_7));
  (* SOFT_HLUTNM = "soft_lutpair584" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    ram_reg_i_85
       (.I0(t_V_reg_175[1]),
        .I1(t_V_reg_175[0]),
        .I2(t_V_reg_175[2]),
        .O(ram_reg_i_85_n_7));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_i_8__16
       (.I0(ram_reg_i_41__4_n_7),
        .I1(ap_CS_fsm_state16),
        .I2(\i2_0_reg_186_reg_n_7_[0] ),
        .I3(iptr),
        .O(ADDRARDADDR[0]));
  LUT4 #(
    .INIT(16'hE200)) 
    ram_reg_i_8__17
       (.I0(ram_reg_i_41__4_n_7),
        .I1(ap_CS_fsm_state16),
        .I2(\i2_0_reg_186_reg_n_7_[0] ),
        .I3(iptr),
        .O(\i2_0_reg_186_reg[5]_0 [0]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_9__5
       (.I0(truncate_tree_U0_output_length_histogram1_V_address0[5]),
        .I1(ram_reg[1]),
        .I2(iptr),
        .O(ADDRBWRADDR[2]));
  LUT3 #(
    .INIT(8'hFE)) 
    \reg_206[8]_i_1 
       (.I0(\ap_CS_fsm_reg[17]_0 [4]),
        .I1(ap_CS_fsm_state17),
        .I2(ap_CS_fsm_state11),
        .O(\reg_206[8]_i_1_n_7 ));
  LUT2 #(
    .INIT(4'hE)) 
    \reg_206[8]_i_3 
       (.I0(ap_CS_fsm_state17),
        .I1(\ap_CS_fsm_reg[17]_0 [4]),
        .O(reg_2061));
  FDRE \reg_206_reg[0] 
       (.C(ap_clk),
        .CE(\reg_206[8]_i_1_n_7 ),
        .D(\reg_206_reg[8]_1 [0]),
        .Q(\reg_206_reg[8]_0 [0]),
        .R(1'b0));
  FDRE \reg_206_reg[1] 
       (.C(ap_clk),
        .CE(\reg_206[8]_i_1_n_7 ),
        .D(\reg_206_reg[8]_1 [1]),
        .Q(\reg_206_reg[8]_0 [1]),
        .R(1'b0));
  FDRE \reg_206_reg[2] 
       (.C(ap_clk),
        .CE(\reg_206[8]_i_1_n_7 ),
        .D(\reg_206_reg[8]_1 [2]),
        .Q(\reg_206_reg[8]_0 [2]),
        .R(1'b0));
  FDRE \reg_206_reg[3] 
       (.C(ap_clk),
        .CE(\reg_206[8]_i_1_n_7 ),
        .D(\reg_206_reg[8]_1 [3]),
        .Q(\reg_206_reg[8]_0 [3]),
        .R(1'b0));
  FDRE \reg_206_reg[4] 
       (.C(ap_clk),
        .CE(\reg_206[8]_i_1_n_7 ),
        .D(\reg_206_reg[8]_1 [4]),
        .Q(\reg_206_reg[8]_0 [4]),
        .R(1'b0));
  FDRE \reg_206_reg[5] 
       (.C(ap_clk),
        .CE(\reg_206[8]_i_1_n_7 ),
        .D(\reg_206_reg[8]_1 [5]),
        .Q(\reg_206_reg[8]_0 [5]),
        .R(1'b0));
  FDRE \reg_206_reg[6] 
       (.C(ap_clk),
        .CE(\reg_206[8]_i_1_n_7 ),
        .D(\reg_206_reg[8]_1 [6]),
        .Q(\reg_206_reg[8]_0 [6]),
        .R(1'b0));
  FDRE \reg_206_reg[7] 
       (.C(ap_clk),
        .CE(\reg_206[8]_i_1_n_7 ),
        .D(\reg_206_reg[8]_1 [7]),
        .Q(\reg_206_reg[8]_0 [7]),
        .R(1'b0));
  FDRE \reg_206_reg[8] 
       (.C(ap_clk),
        .CE(\reg_206[8]_i_1_n_7 ),
        .D(\reg_206_reg[8]_1 [8]),
        .Q(\reg_206_reg[8]_0 [8]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \reg_212[8]_i_1 
       (.I0(\ap_CS_fsm_reg[17]_0 [4]),
        .I1(ap_CS_fsm_state11),
        .O(\reg_212[8]_i_1_n_7 ));
  FDRE \reg_212_reg[0] 
       (.C(ap_clk),
        .CE(\reg_212[8]_i_1_n_7 ),
        .D(D[0]),
        .Q(reg_212[0]),
        .R(1'b0));
  FDRE \reg_212_reg[1] 
       (.C(ap_clk),
        .CE(\reg_212[8]_i_1_n_7 ),
        .D(D[1]),
        .Q(reg_212[1]),
        .R(1'b0));
  FDRE \reg_212_reg[2] 
       (.C(ap_clk),
        .CE(\reg_212[8]_i_1_n_7 ),
        .D(D[2]),
        .Q(reg_212[2]),
        .R(1'b0));
  FDRE \reg_212_reg[3] 
       (.C(ap_clk),
        .CE(\reg_212[8]_i_1_n_7 ),
        .D(D[3]),
        .Q(reg_212[3]),
        .R(1'b0));
  FDRE \reg_212_reg[4] 
       (.C(ap_clk),
        .CE(\reg_212[8]_i_1_n_7 ),
        .D(D[4]),
        .Q(reg_212[4]),
        .R(1'b0));
  FDRE \reg_212_reg[5] 
       (.C(ap_clk),
        .CE(\reg_212[8]_i_1_n_7 ),
        .D(D[5]),
        .Q(reg_212[5]),
        .R(1'b0));
  FDRE \reg_212_reg[6] 
       (.C(ap_clk),
        .CE(\reg_212[8]_i_1_n_7 ),
        .D(D[6]),
        .Q(reg_212[6]),
        .R(1'b0));
  FDRE \reg_212_reg[7] 
       (.C(ap_clk),
        .CE(\reg_212[8]_i_1_n_7 ),
        .D(D[7]),
        .Q(reg_212[7]),
        .R(1'b0));
  FDRE \reg_212_reg[8] 
       (.C(ap_clk),
        .CE(\reg_212[8]_i_1_n_7 ),
        .D(D[8]),
        .Q(reg_212[8]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h20)) 
    \t_V_reg_175[8]_i_1 
       (.I0(icmp_ln879_fu_261_p2),
        .I1(grp_fu_197_p2),
        .I2(\ap_CS_fsm_reg[17]_0 [3]),
        .O(ap_NS_fsm13_out));
  LUT3 #(
    .INIT(8'h80)) 
    \t_V_reg_175[8]_i_2 
       (.I0(icmp_ln879_reg_410),
        .I1(ap_CS_fsm_state9),
        .I2(grp_fu_197_p2),
        .O(t_V_reg_1750));
  FDSE \t_V_reg_175_reg[0] 
       (.C(ap_clk),
        .CE(t_V_reg_1750),
        .D(j_V_reg_414[0]),
        .Q(t_V_reg_175[0]),
        .S(ap_NS_fsm13_out));
  FDSE \t_V_reg_175_reg[1] 
       (.C(ap_clk),
        .CE(t_V_reg_1750),
        .D(j_V_reg_414[1]),
        .Q(t_V_reg_175[1]),
        .S(ap_NS_fsm13_out));
  FDRE \t_V_reg_175_reg[2] 
       (.C(ap_clk),
        .CE(t_V_reg_1750),
        .D(j_V_reg_414[2]),
        .Q(t_V_reg_175[2]),
        .R(ap_NS_fsm13_out));
  FDSE \t_V_reg_175_reg[3] 
       (.C(ap_clk),
        .CE(t_V_reg_1750),
        .D(j_V_reg_414[3]),
        .Q(t_V_reg_175[3]),
        .S(ap_NS_fsm13_out));
  FDSE \t_V_reg_175_reg[4] 
       (.C(ap_clk),
        .CE(t_V_reg_1750),
        .D(j_V_reg_414[4]),
        .Q(t_V_reg_175[4]),
        .S(ap_NS_fsm13_out));
  FDRE \t_V_reg_175_reg[5] 
       (.C(ap_clk),
        .CE(t_V_reg_1750),
        .D(j_V_reg_414[5]),
        .Q(t_V_reg_175[5]),
        .R(ap_NS_fsm13_out));
  FDRE \t_V_reg_175_reg[6] 
       (.C(ap_clk),
        .CE(t_V_reg_1750),
        .D(j_V_reg_414[6]),
        .Q(t_V_reg_175[6]),
        .R(ap_NS_fsm13_out));
  FDRE \t_V_reg_175_reg[7] 
       (.C(ap_clk),
        .CE(t_V_reg_1750),
        .D(j_V_reg_414[7]),
        .Q(t_V_reg_175[7]),
        .R(ap_NS_fsm13_out));
  FDRE \t_V_reg_175_reg[8] 
       (.C(ap_clk),
        .CE(t_V_reg_1750),
        .D(j_V_reg_414[8]),
        .Q(t_V_reg_175[8]),
        .R(ap_NS_fsm13_out));
  LUT5 #(
    .INIT(32'hAAAAAA8A)) 
    \zext_ln11_reg_366[5]_i_1 
       (.I0(\ap_CS_fsm_reg[17]_0 [1]),
        .I1(\i1_0_reg_164[5]_i_3_n_7 ),
        .I2(\i_0_reg_153_reg_n_7_[6] ),
        .I3(\i_0_reg_153_reg[5]_0 [0]),
        .I4(\i_0_reg_153_reg[5]_0 [5]),
        .O(zext_ln11_reg_366_reg0));
  FDRE \zext_ln11_reg_366_reg[0] 
       (.C(ap_clk),
        .CE(zext_ln11_reg_366_reg0),
        .D(\i_0_reg_153_reg[5]_0 [0]),
        .Q(zext_ln11_reg_366_reg[0]),
        .R(1'b0));
  FDRE \zext_ln11_reg_366_reg[1] 
       (.C(ap_clk),
        .CE(zext_ln11_reg_366_reg0),
        .D(\i_0_reg_153_reg[5]_0 [1]),
        .Q(zext_ln11_reg_366_reg[1]),
        .R(1'b0));
  FDRE \zext_ln11_reg_366_reg[2] 
       (.C(ap_clk),
        .CE(zext_ln11_reg_366_reg0),
        .D(\i_0_reg_153_reg[5]_0 [2]),
        .Q(zext_ln11_reg_366_reg[2]),
        .R(1'b0));
  FDRE \zext_ln11_reg_366_reg[3] 
       (.C(ap_clk),
        .CE(zext_ln11_reg_366_reg0),
        .D(\i_0_reg_153_reg[5]_0 [3]),
        .Q(zext_ln11_reg_366_reg[3]),
        .R(1'b0));
  FDRE \zext_ln11_reg_366_reg[4] 
       (.C(ap_clk),
        .CE(zext_ln11_reg_366_reg0),
        .D(\i_0_reg_153_reg[5]_0 [4]),
        .Q(zext_ln11_reg_366_reg[4]),
        .R(1'b0));
  FDRE \zext_ln11_reg_366_reg[5] 
       (.C(ap_clk),
        .CE(zext_ln11_reg_366_reg0),
        .D(\i_0_reg_153_reg[5]_0 [5]),
        .Q(zext_ln11_reg_366_reg[5]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAAAAAA8A)) 
    \zext_ln45_reg_448[5]_i_1 
       (.I0(ap_CS_fsm_state16),
        .I1(\zext_ln45_reg_448[5]_i_2_n_7 ),
        .I2(\i2_0_reg_186_reg_n_7_[6] ),
        .I3(\i2_0_reg_186_reg_n_7_[0] ),
        .I4(\i2_0_reg_186_reg_n_7_[5] ),
        .O(zext_ln45_reg_448_reg0));
  (* SOFT_HLUTNM = "soft_lutpair577" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \zext_ln45_reg_448[5]_i_2 
       (.I0(\i2_0_reg_186_reg_n_7_[3] ),
        .I1(\i2_0_reg_186_reg_n_7_[4] ),
        .I2(\i2_0_reg_186_reg_n_7_[1] ),
        .I3(\i2_0_reg_186_reg_n_7_[2] ),
        .O(\zext_ln45_reg_448[5]_i_2_n_7 ));
  FDRE \zext_ln45_reg_448_reg[0] 
       (.C(ap_clk),
        .CE(zext_ln45_reg_448_reg0),
        .D(\i2_0_reg_186_reg_n_7_[0] ),
        .Q(\zext_ln45_reg_448_reg[5]_0 [0]),
        .R(1'b0));
  FDRE \zext_ln45_reg_448_reg[1] 
       (.C(ap_clk),
        .CE(zext_ln45_reg_448_reg0),
        .D(\i2_0_reg_186_reg_n_7_[1] ),
        .Q(\zext_ln45_reg_448_reg[5]_0 [1]),
        .R(1'b0));
  FDRE \zext_ln45_reg_448_reg[2] 
       (.C(ap_clk),
        .CE(zext_ln45_reg_448_reg0),
        .D(\i2_0_reg_186_reg_n_7_[2] ),
        .Q(\zext_ln45_reg_448_reg[5]_0 [2]),
        .R(1'b0));
  FDRE \zext_ln45_reg_448_reg[3] 
       (.C(ap_clk),
        .CE(zext_ln45_reg_448_reg0),
        .D(\i2_0_reg_186_reg_n_7_[3] ),
        .Q(\zext_ln45_reg_448_reg[5]_0 [3]),
        .R(1'b0));
  FDRE \zext_ln45_reg_448_reg[4] 
       (.C(ap_clk),
        .CE(zext_ln45_reg_448_reg0),
        .D(\i2_0_reg_186_reg_n_7_[4] ),
        .Q(\zext_ln45_reg_448_reg[5]_0 [4]),
        .R(1'b0));
  FDRE \zext_ln45_reg_448_reg[5] 
       (.C(ap_clk),
        .CE(zext_ln45_reg_448_reg0),
        .D(\i2_0_reg_186_reg_n_7_[5] ),
        .Q(\zext_ln45_reg_448_reg[5]_0 [5]),
        .R(1'b0));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
