
Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03G-Beta1
Install: D:\Gowin\Gowin_V1.9.6.01Beta\SynplifyPro
OS: Windows 6.1

Hostname: EYE-02

Implementation : rev_1

#### START OF AREA REPORT #####[

Part:			GW2A_18PBGA484-8 (GoWin)

-------------------------------------------------------------------------
########   Utilization report for  Top level view:   video_top   ########
=========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     371                100 %                
======================================================
Total SEQUENTIAL ELEMENTS in the block video_top:	371 (23.47 % Utilization)


COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          1056               100 %                
MUX2_LUT5     19                 100 %                
MUX2_LUT6     6                  100 %                
ALU           50                 100 %                
======================================================
Total COMBINATIONAL LOGIC in the block video_top:	1131 (71.54 % Utilization)


MEMORY ELEMENTS
Name                Total elements     Utilization     Notes
------------------------------------------------------------
BLOCK RAMS/ROMS     1                  100 %                
============================================================
Total MEMORY ELEMENTS in the block video_top:	1 (0.06 % Utilization)

----------------------------------------------------------------
########   Utilization report for  cell:   DVI_RX_Top   ########
Instance path:   video_top.DVI_RX_Top                           
================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     185                49.9 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block video_top.DVI_RX_Top:	185 (11.70 % Utilization)


COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          574                54.4 %               
MUX2_LUT5     7                  36.8 %               
MUX2_LUT6     3                  50 %                 
======================================================
Total COMBINATIONAL LOGIC in the block video_top.DVI_RX_Top:	584 (36.94 % Utilization)

--------------------------------------------------------------------------------
########   Utilization report for  cell:   \\\~dvi2rgb\.DVI_RX_Top_\    ########
Instance path:   DVI_RX_Top.\\\~dvi2rgb\.DVI_RX_Top_\                           
================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     185                49.9 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block DVI_RX_Top.\\\~dvi2rgb\.DVI_RX_Top_\ :	185 (11.70 % Utilization)


COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          574                54.4 %               
MUX2_LUT5     7                  36.8 %               
MUX2_LUT6     3                  50 %                 
======================================================
Total COMBINATIONAL LOGIC in the block DVI_RX_Top.\\\~dvi2rgb\.DVI_RX_Top_\ :	584 (36.94 % Utilization)

--------------------------------------------------------------------------------------
########   Utilization report for  cell:   \\\~Data_Aligning\.DVI_RX_Top_\    ########
Instance path:   \\\~dvi2rgb\.DVI_RX_Top_\ .\\\~Data_Aligning\.DVI_RX_Top_\           
======================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     131                35.3 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block \\\~dvi2rgb\.DVI_RX_Top_\ .\\\~Data_Aligning\.DVI_RX_Top_\ :	131 (8.29 % Utilization)


COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          499                47.3 %               
MUX2_LUT5     1                  5.26 %               
======================================================
Total COMBINATIONAL LOGIC in the block \\\~dvi2rgb\.DVI_RX_Top_\ .\\\~Data_Aligning\.DVI_RX_Top_\ :	500 (31.63 % Utilization)

---------------------------------------------------------------------------------------
########   Utilization report for  cell:   \\\~TMDS_Decoder\.DVI_RX_Top__1\    ########
Instance path:   \\\~dvi2rgb\.DVI_RX_Top_\ .\\\~TMDS_Decoder\.DVI_RX_Top__1\           
=======================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     8                  2.16 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block \\\~dvi2rgb\.DVI_RX_Top_\ .\\\~TMDS_Decoder\.DVI_RX_Top__1\ :	8 (0.51 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     14                 1.33 %               
=================================================
Total COMBINATIONAL LOGIC in the block \\\~dvi2rgb\.DVI_RX_Top_\ .\\\~TMDS_Decoder\.DVI_RX_Top__1\ :	14 (0.89 % Utilization)

---------------------------------------------------------------------------------------
########   Utilization report for  cell:   \\\~TMDS_Decoder\.DVI_RX_Top__2\    ########
Instance path:   \\\~dvi2rgb\.DVI_RX_Top_\ .\\\~TMDS_Decoder\.DVI_RX_Top__2\           
=======================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     11                 2.96 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block \\\~dvi2rgb\.DVI_RX_Top_\ .\\\~TMDS_Decoder\.DVI_RX_Top__2\ :	11 (0.70 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     17                 1.61 %               
=================================================
Total COMBINATIONAL LOGIC in the block \\\~dvi2rgb\.DVI_RX_Top_\ .\\\~TMDS_Decoder\.DVI_RX_Top__2\ :	17 (1.08 % Utilization)

-------------------------------------------------------------------------------------
########   Utilization report for  cell:   \\\~TMDS_Decoder\.DVI_RX_Top_\    ########
Instance path:   \\\~dvi2rgb\.DVI_RX_Top_\ .\\\~TMDS_Decoder\.DVI_RX_Top_\           
=====================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     8                  2.16 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block \\\~dvi2rgb\.DVI_RX_Top_\ .\\\~TMDS_Decoder\.DVI_RX_Top_\ :	8 (0.51 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     14                 1.33 %               
=================================================
Total COMBINATIONAL LOGIC in the block \\\~dvi2rgb\.DVI_RX_Top_\ .\\\~TMDS_Decoder\.DVI_RX_Top_\ :	14 (0.89 % Utilization)

----------------------------------------------------------------
########   Utilization report for  cell:   DVI_TX_Top   ########
Instance path:   video_top.DVI_TX_Top                           
================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     79                 21.3 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block video_top.DVI_TX_Top:	79 (5.00 % Utilization)


COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          276                26.1 %               
MUX2_LUT5     11                 57.9 %               
MUX2_LUT6     3                  50 %                 
ALU           15                 30 %                 
======================================================
Total COMBINATIONAL LOGIC in the block video_top.DVI_TX_Top:	305 (19.29 % Utilization)

--------------------------------------------------------------------------------
########   Utilization report for  cell:   \\\~rgb2dvi\.DVI_TX_Top_\    ########
Instance path:   DVI_TX_Top.\\\~rgb2dvi\.DVI_TX_Top_\                           
================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     79                 21.3 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block DVI_TX_Top.\\\~rgb2dvi\.DVI_TX_Top_\ :	79 (5.00 % Utilization)


COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          276                26.1 %               
MUX2_LUT5     11                 57.9 %               
MUX2_LUT6     3                  50 %                 
ALU           15                 30 %                 
======================================================
Total COMBINATIONAL LOGIC in the block DVI_TX_Top.\\\~rgb2dvi\.DVI_TX_Top_\ :	305 (19.29 % Utilization)

------------------------------------------------------------------------------------
########   Utilization report for  cell:   \\\~TMDS8b10b\.DVI_TX_Top__0\    ########
Instance path:   \\\~rgb2dvi\.DVI_TX_Top_\ .\\\~TMDS8b10b\.DVI_TX_Top__0\           
====================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     28                 7.55 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block \\\~rgb2dvi\.DVI_TX_Top_\ .\\\~TMDS8b10b\.DVI_TX_Top__0\ :	28 (1.77 % Utilization)


COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          91                 8.62 %               
MUX2_LUT5     2                  10.5 %               
ALU           5                  10 %                 
======================================================
Total COMBINATIONAL LOGIC in the block \\\~rgb2dvi\.DVI_TX_Top_\ .\\\~TMDS8b10b\.DVI_TX_Top__0\ :	98 (6.20 % Utilization)

------------------------------------------------------------------------------------
########   Utilization report for  cell:   \\\~TMDS8b10b\.DVI_TX_Top__2\    ########
Instance path:   \\\~rgb2dvi\.DVI_TX_Top_\ .\\\~TMDS8b10b\.DVI_TX_Top__2\           
====================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     26                 7.01 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block \\\~rgb2dvi\.DVI_TX_Top_\ .\\\~TMDS8b10b\.DVI_TX_Top__2\ :	26 (1.64 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     83                 7.86 %               
ALU      5                  10 %                 
=================================================
Total COMBINATIONAL LOGIC in the block \\\~rgb2dvi\.DVI_TX_Top_\ .\\\~TMDS8b10b\.DVI_TX_Top__2\ :	88 (5.57 % Utilization)

----------------------------------------------------------------------------------
########   Utilization report for  cell:   \\\~TMDS8b10b\.DVI_TX_Top_\    ########
Instance path:   \\\~rgb2dvi\.DVI_TX_Top_\ .\\\~TMDS8b10b\.DVI_TX_Top_\           
==================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     25                 6.74 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block \\\~rgb2dvi\.DVI_TX_Top_\ .\\\~TMDS8b10b\.DVI_TX_Top_\ :	25 (1.58 % Utilization)


COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          101                9.56 %               
MUX2_LUT5     9                  47.4 %               
MUX2_LUT6     3                  50 %                 
ALU           5                  10 %                 
======================================================
Total COMBINATIONAL LOGIC in the block \\\~rgb2dvi\.DVI_TX_Top_\ .\\\~TMDS8b10b\.DVI_TX_Top_\ :	118 (7.46 % Utilization)

---------------------------------------------------------------
########   Utilization report for  cell:   EDID_PROM   ########
Instance path:   video_top.EDID_PROM                           
===============================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     80                 21.6 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block video_top.EDID_PROM:	80 (5.06 % Utilization)


COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          181                17.1 %               
MUX2_LUT5     1                  5.26 %               
ALU           9                  18 %                 
======================================================
Total COMBINATIONAL LOGIC in the block video_top.EDID_PROM:	191 (12.08 % Utilization)


MEMORY ELEMENTS
Name                Total elements     Utilization     Notes
------------------------------------------------------------
BLOCK RAMS/ROMS     1                  100 %                
============================================================
Total MEMORY ELEMENTS in the block video_top.EDID_PROM:	1 (0.06 % Utilization)

-------------------------------------------------------------------
########   Utilization report for  cell:   I2C_SLAVE_Top   ########
Instance path:   EDID_PROM.I2C_SLAVE_Top                           
===================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     80                 21.6 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block EDID_PROM.I2C_SLAVE_Top:	80 (5.06 % Utilization)


COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          181                17.1 %               
MUX2_LUT5     1                  5.26 %               
ALU           9                  18 %                 
======================================================
Total COMBINATIONAL LOGIC in the block EDID_PROM.I2C_SLAVE_Top:	191 (12.08 % Utilization)


MEMORY ELEMENTS
Name                Total elements     Utilization     Notes
------------------------------------------------------------
BLOCK RAMS/ROMS     1                  100 %                
============================================================
Total MEMORY ELEMENTS in the block EDID_PROM.I2C_SLAVE_Top:	1 (0.06 % Utilization)

---------------------------------------------------------------
########   Utilization report for  cell:   i2c_slave   ########
Instance path:   I2C_SLAVE_Top.i2c_slave                       
===============================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     80                 21.6 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block I2C_SLAVE_Top.i2c_slave:	80 (5.06 % Utilization)


COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          171                16.2 %               
MUX2_LUT5     1                  5.26 %               
ALU           9                  18 %                 
======================================================
Total COMBINATIONAL LOGIC in the block I2C_SLAVE_Top.i2c_slave:	181 (11.45 % Utilization)


##### END OF AREA REPORT #####]

