{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 2, "design__inferred_latch__count": 0, "design__instance__count": 7437, "design__instance__area": 110658, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 163, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 18, "power__internal__total": 0.009966857731342316, "power__switching__total": 0.005453723948448896, "power__leakage__total": 1.8018025684796157e-06, "power__total": 0.01542238425463438, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.5553799799471512, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.6079928954606199, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.5832867687279919, "timing__setup__ws__corner:nom_tt_025C_5v00": 50.95427157765694, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.583287, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 163, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 18, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.7973451014016677, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.8828369396523825, "timing__hold__ws__corner:nom_ss_125C_4v50": 1.3055952244421378, "timing__setup__ws__corner:nom_ss_125C_4v50": 43.549350247507576, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": 0, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": 0, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 1.305595, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": 50.623596, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 163, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 17, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.4478338104886991, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.4850583405562595, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.26363489915122335, "timing__setup__ws__corner:nom_ff_n40C_5v50": 54.22527291780719, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.263635, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 163, "design__max_cap_violation__count": 21, "clock__skew__worst_hold": -0.44531771197683095, "clock__skew__worst_setup": 0.4794119681379306, "timing__hold__ws": 0.26059166673235484, "timing__setup__ws": 43.20501412259238, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.260592, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 50.202469, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 546.65 564.57", "design__core__bbox": "6.72 15.68 539.84 548.8", "flow__warnings__count": 1, "flow__errors__count": 0, "design__io": 77, "design__die__area": 308622, "design__core__area": 284217, "design__instance__count__stdcell": 7437, "design__instance__area__stdcell": 110658, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.389343, "design__instance__utilization__stdcell": 0.389343, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 75, "design__io__hpwl": 26801349, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 46077.4, "design__instance__displacement__mean": 6.1955, "design__instance__displacement__max": 121.52, "route__wirelength__estimated": 144526, "design__violations": 0, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 1, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "route__net": 3474, "route__net__special": 2, "route__drc_errors__iter:1": 1694, "route__wirelength__iter:1": 178141, "route__drc_errors__iter:2": 118, "route__wirelength__iter:2": 176414, "route__drc_errors__iter:3": 114, "route__wirelength__iter:3": 176000, "route__drc_errors__iter:4": 1, "route__wirelength__iter:4": 175920, "route__drc_errors__iter:5": 0, "route__wirelength__iter:5": 175921, "route__drc_errors": 0, "route__wirelength": 175921, "route__vias": 26811, "route__vias__singlecut": 26811, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 1108.51, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 85, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 85, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 85, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 163, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 14, "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.5517861879148002, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.6001296296440214, "timing__hold__ws__corner:min_tt_025C_5v00": 0.5785625475799968, "timing__setup__ws__corner:min_tt_025C_5v00": 51.11821155500173, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": 0.578563, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 85, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 163, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 14, "clock__skew__worst_hold__corner:min_ss_125C_4v50": -0.7913028234415604, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.8701037914228386, "timing__hold__ws__corner:min_ss_125C_4v50": 1.2976267094798284, "timing__setup__ws__corner:min_ss_125C_4v50": 43.82968778640286, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": 0, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": 0, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": 1.297627, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": 50.966133, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 85, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 163, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 13, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.44531771197683095, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.4794119681379306, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.26059166673235484, "timing__setup__ws__corner:min_ff_n40C_5v50": 54.33132497683242, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": 0.260592, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 85, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 163, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 20, "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.5596734345494088, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.6173488561760432, "timing__hold__ws__corner:max_tt_025C_5v00": 0.5889987553289319, "timing__setup__ws__corner:max_tt_025C_5v00": 50.758136908044335, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": 0.588999, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 85, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 163, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 21, "clock__skew__worst_hold__corner:max_ss_125C_4v50": -0.8044412030865533, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.8980370035124127, "timing__hold__ws__corner:max_ss_125C_4v50": 1.3150394478905152, "timing__setup__ws__corner:max_ss_125C_4v50": 43.20501412259238, "timing__hold__tns__corner:max_ss_125C_4v50": 0, "timing__setup__tns__corner:max_ss_125C_4v50": 0, "timing__hold__wns__corner:max_ss_125C_4v50": 0, "timing__setup__wns__corner:max_ss_125C_4v50": 0, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": 1.315039, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": 50.202469, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 85, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 163, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 20, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": -0.4508193113086543, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.49175065411566904, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.26732095071953, "timing__setup__ws__corner:max_ff_n40C_5v50": 54.09784773268582, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": 0.267321, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 85, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 85, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.99985, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 4.99996, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.000153523, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00021975, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 4.25775e-05, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00021975, "ir__voltage__worst": 5, "ir__drop__avg": 4.18e-05, "ir__drop__worst": 0.000154, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}