<profile>

<section name = "Vitis HLS Report for 'blockmatmul'" level="0">
<item name = "Date">Wed Apr 12 06:50:51 2023
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)</item>
<item name = "Project">LabB</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.912 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">18185, 18706, 0.182 ms, 0.187 ms, 18186, 18707, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_blockmatmul_Pipeline_1_fu_146">blockmatmul_Pipeline_1, 258, 258, 2.580 us, 2.580 us, 258, 258, no</column>
<column name="grp_blockmatmul_Pipeline_loadA_fu_152">blockmatmul_Pipeline_loadA, 520, 520, 5.200 us, 5.200 us, 520, 520, no</column>
<column name="grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_160">blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2, 259, 259, 2.590 us, 2.590 us, 259, 259, no</column>
<column name="grp_blockmatmul_Pipeline_ps_i_fu_167">blockmatmul_Pipeline_ps_i, 273, 273, 2.730 us, 2.730 us, 273, 273, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- partialsum">17664, 17664, 276, -, -, 64, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 33, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 48, 4483, 2556, -</column>
<column name="Memory">4, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, -, 216, -</column>
<column name="Register">-, -, 537, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">1, 21, 4, 5, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_blockmatmul_Pipeline_1_fu_146">blockmatmul_Pipeline_1, 0, 0, 11, 52, 0</column>
<column name="grp_blockmatmul_Pipeline_loadA_fu_152">blockmatmul_Pipeline_loadA, 0, 0, 511, 382, 0</column>
<column name="grp_blockmatmul_Pipeline_ps_i_fu_167">blockmatmul_Pipeline_ps_i, 0, 48, 3921, 1962, 0</column>
<column name="grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_160">blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2, 0, 0, 40, 160, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="AB_U">AB_RAM_AUTO_1R1W, 2, 0, 0, 0, 256, 32, 1, 8192</column>
<column name="A_U">A_RAM_AUTO_1R1W, 2, 0, 0, 0, 1024, 32, 1, 32768</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln23_fu_215_p2">+, 0, 0, 14, 7, 1</column>
<column name="icmp_ln13_fu_195_p2">icmp, 0, 0, 8, 2, 1</column>
<column name="icmp_ln23_fu_209_p2">icmp, 0, 0, 11, 7, 8</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="AB_address0">20, 4, 8, 32</column>
<column name="AB_ce0">20, 4, 1, 4</column>
<column name="AB_ce1">9, 2, 1, 2</column>
<column name="AB_d0">14, 3, 32, 96</column>
<column name="AB_we0">14, 3, 1, 3</column>
<column name="AB_we1">9, 2, 1, 2</column>
<column name="A_address0">14, 3, 10, 30</column>
<column name="A_ce0">14, 3, 1, 3</column>
<column name="A_ce1">9, 2, 1, 2</column>
<column name="A_we0">9, 2, 1, 2</column>
<column name="A_we1">9, 2, 1, 2</column>
<column name="Arows_read">9, 2, 1, 2</column>
<column name="Bcols_blk_n">9, 2, 1, 2</column>
<column name="ap_NS_fsm">48, 9, 1, 9</column>
<column name="k_fu_130">9, 2, 7, 14</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">8, 0, 8, 0</column>
<column name="grp_blockmatmul_Pipeline_1_fu_146_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_blockmatmul_Pipeline_loadA_fu_152_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_blockmatmul_Pipeline_ps_i_fu_167_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_160_ap_start_reg">1, 0, 1, 0</column>
<column name="k_fu_130">7, 0, 7, 0</column>
<column name="tmp_a_0_reg_419">32, 0, 32, 0</column>
<column name="tmp_a_10_reg_484">32, 0, 32, 0</column>
<column name="tmp_a_11_reg_489">32, 0, 32, 0</column>
<column name="tmp_a_12_reg_494">32, 0, 32, 0</column>
<column name="tmp_a_13_reg_439">32, 0, 32, 0</column>
<column name="tmp_a_14_reg_444">32, 0, 32, 0</column>
<column name="tmp_a_15_reg_449">32, 0, 32, 0</column>
<column name="tmp_a_1_reg_454">32, 0, 32, 0</column>
<column name="tmp_a_2_reg_459">32, 0, 32, 0</column>
<column name="tmp_a_3_reg_424">32, 0, 32, 0</column>
<column name="tmp_a_4_reg_429">32, 0, 32, 0</column>
<column name="tmp_a_5_reg_434">32, 0, 32, 0</column>
<column name="tmp_a_6_reg_464">32, 0, 32, 0</column>
<column name="tmp_a_7_reg_469">32, 0, 32, 0</column>
<column name="tmp_a_8_reg_474">32, 0, 32, 0</column>
<column name="tmp_a_9_reg_479">32, 0, 32, 0</column>
<column name="trunc_ln24_reg_414">6, 0, 6, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, blockmatmul, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, blockmatmul, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, blockmatmul, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, blockmatmul, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, blockmatmul, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, blockmatmul, return value</column>
<column name="Arows_dout">in, 512, ap_fifo, Arows, pointer</column>
<column name="Arows_empty_n">in, 1, ap_fifo, Arows, pointer</column>
<column name="Arows_read">out, 1, ap_fifo, Arows, pointer</column>
<column name="Bcols_dout">in, 512, ap_fifo, Bcols, pointer</column>
<column name="Bcols_empty_n">in, 1, ap_fifo, Bcols, pointer</column>
<column name="Bcols_read">out, 1, ap_fifo, Bcols, pointer</column>
<column name="ABpartial_address0">out, 8, ap_memory, ABpartial, array</column>
<column name="ABpartial_ce0">out, 1, ap_memory, ABpartial, array</column>
<column name="ABpartial_we0">out, 1, ap_memory, ABpartial, array</column>
<column name="ABpartial_d0">out, 32, ap_memory, ABpartial, array</column>
<column name="it">in, 32, ap_none, it, scalar</column>
</table>
</item>
</section>
</profile>
