-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2017.1
-- Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity PixelStream2AXIBursts is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    stream_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    stream_V_empty_n : IN STD_LOGIC;
    stream_V_read : OUT STD_LOGIC;
    width_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    width_empty_n : IN STD_LOGIC;
    width_read : OUT STD_LOGIC;
    height_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    height_empty_n : IN STD_LOGIC;
    height_read : OUT STD_LOGIC;
    stride_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    stride_empty_n : IN STD_LOGIC;
    stride_read : OUT STD_LOGIC;
    m_axi_aximm_V_AWVALID : OUT STD_LOGIC;
    m_axi_aximm_V_AWREADY : IN STD_LOGIC;
    m_axi_aximm_V_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_aximm_V_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_aximm_V_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_aximm_V_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_aximm_V_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_aximm_V_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_aximm_V_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_aximm_V_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_aximm_V_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_aximm_V_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_aximm_V_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_aximm_V_WVALID : OUT STD_LOGIC;
    m_axi_aximm_V_WREADY : IN STD_LOGIC;
    m_axi_aximm_V_WDATA : OUT STD_LOGIC_VECTOR (255 downto 0);
    m_axi_aximm_V_WSTRB : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_aximm_V_WLAST : OUT STD_LOGIC;
    m_axi_aximm_V_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_aximm_V_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_aximm_V_ARVALID : OUT STD_LOGIC;
    m_axi_aximm_V_ARREADY : IN STD_LOGIC;
    m_axi_aximm_V_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_aximm_V_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_aximm_V_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_aximm_V_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_aximm_V_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_aximm_V_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_aximm_V_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_aximm_V_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_aximm_V_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_aximm_V_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_aximm_V_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_aximm_V_RVALID : IN STD_LOGIC;
    m_axi_aximm_V_RREADY : OUT STD_LOGIC;
    m_axi_aximm_V_RDATA : IN STD_LOGIC_VECTOR (255 downto 0);
    m_axi_aximm_V_RLAST : IN STD_LOGIC;
    m_axi_aximm_V_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_aximm_V_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_aximm_V_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_aximm_V_BVALID : IN STD_LOGIC;
    m_axi_aximm_V_BREADY : OUT STD_LOGIC;
    m_axi_aximm_V_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_aximm_V_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_aximm_V_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    aximm_V_offset_dout : IN STD_LOGIC_VECTOR (63 downto 0);
    aximm_V_offset_empty_n : IN STD_LOGIC;
    aximm_V_offset_read : OUT STD_LOGIC;
    ap_ext_blocking_n : OUT STD_LOGIC;
    ap_str_blocking_n : OUT STD_LOGIC;
    ap_int_blocking_n : OUT STD_LOGIC );
end;


architecture behav of PixelStream2AXIBursts is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000000000000000000000000000000010";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000000000000000000000000000000100";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000000000000000000000000000001000";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000000000000000000000000000010000";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000000000000000000000000000100000";
    constant ap_ST_fsm_pp0_stage4 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000000000000000000000000001000000";
    constant ap_ST_fsm_pp0_stage5 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000000000000000000000000010000000";
    constant ap_ST_fsm_pp0_stage6 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000000000000000000000000100000000";
    constant ap_ST_fsm_pp0_stage7 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000000000000000000000001000000000";
    constant ap_ST_fsm_pp0_stage8 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000000000000000000000010000000000";
    constant ap_ST_fsm_pp0_stage9 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000000000000000000000100000000000";
    constant ap_ST_fsm_pp0_stage10 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000000000000000000001000000000000";
    constant ap_ST_fsm_pp0_stage11 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000000000000000000010000000000000";
    constant ap_ST_fsm_pp0_stage12 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000000000000000000100000000000000";
    constant ap_ST_fsm_pp0_stage13 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000000000000000001000000000000000";
    constant ap_ST_fsm_pp0_stage14 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000000000000000010000000000000000";
    constant ap_ST_fsm_pp0_stage15 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000000000000000100000000000000000";
    constant ap_ST_fsm_pp0_stage16 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000000000000001000000000000000000";
    constant ap_ST_fsm_pp0_stage17 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000000000000010000000000000000000";
    constant ap_ST_fsm_pp0_stage18 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000000000000100000000000000000000";
    constant ap_ST_fsm_pp0_stage19 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000000000001000000000000000000000";
    constant ap_ST_fsm_pp0_stage20 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000000000010000000000000000000000";
    constant ap_ST_fsm_pp0_stage21 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000000000100000000000000000000000";
    constant ap_ST_fsm_pp0_stage22 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000000001000000000000000000000000";
    constant ap_ST_fsm_pp0_stage23 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000000010000000000000000000000000";
    constant ap_ST_fsm_pp0_stage24 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000000100000000000000000000000000";
    constant ap_ST_fsm_pp0_stage25 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000001000000000000000000000000000";
    constant ap_ST_fsm_pp0_stage26 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000010000000000000000000000000000";
    constant ap_ST_fsm_pp0_stage27 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000100000000000000000000000000000";
    constant ap_ST_fsm_pp0_stage28 : STD_LOGIC_VECTOR (41 downto 0) := "000000000001000000000000000000000000000000";
    constant ap_ST_fsm_pp0_stage29 : STD_LOGIC_VECTOR (41 downto 0) := "000000000010000000000000000000000000000000";
    constant ap_ST_fsm_pp0_stage30 : STD_LOGIC_VECTOR (41 downto 0) := "000000000100000000000000000000000000000000";
    constant ap_ST_fsm_pp0_stage31 : STD_LOGIC_VECTOR (41 downto 0) := "000000001000000000000000000000000000000000";
    constant ap_ST_fsm_state36 : STD_LOGIC_VECTOR (41 downto 0) := "000000010000000000000000000000000000000000";
    constant ap_ST_fsm_state37 : STD_LOGIC_VECTOR (41 downto 0) := "000000100000000000000000000000000000000000";
    constant ap_ST_fsm_pp1_stage0 : STD_LOGIC_VECTOR (41 downto 0) := "000001000000000000000000000000000000000000";
    constant ap_ST_fsm_state41 : STD_LOGIC_VECTOR (41 downto 0) := "000010000000000000000000000000000000000000";
    constant ap_ST_fsm_state42 : STD_LOGIC_VECTOR (41 downto 0) := "000100000000000000000000000000000000000000";
    constant ap_ST_fsm_state43 : STD_LOGIC_VECTOR (41 downto 0) := "001000000000000000000000000000000000000000";
    constant ap_ST_fsm_state44 : STD_LOGIC_VECTOR (41 downto 0) := "010000000000000000000000000000000000000000";
    constant ap_ST_fsm_state45 : STD_LOGIC_VECTOR (41 downto 0) := "100000000000000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100101";
    constant ap_const_lv27_0 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000000000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv17_1F : STD_LOGIC_VECTOR (16 downto 0) := "00000000000011111";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv6_20 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv12_FFF : STD_LOGIC_VECTOR (11 downto 0) := "111111111111";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv6_2 : STD_LOGIC_VECTOR (5 downto 0) := "000010";
    constant ap_const_lv6_4 : STD_LOGIC_VECTOR (5 downto 0) := "000100";
    constant ap_const_lv6_5 : STD_LOGIC_VECTOR (5 downto 0) := "000101";
    constant ap_const_lv6_6 : STD_LOGIC_VECTOR (5 downto 0) := "000110";
    constant ap_const_lv6_8 : STD_LOGIC_VECTOR (5 downto 0) := "001000";
    constant ap_const_lv6_9 : STD_LOGIC_VECTOR (5 downto 0) := "001001";
    constant ap_const_lv6_A : STD_LOGIC_VECTOR (5 downto 0) := "001010";
    constant ap_const_lv6_B : STD_LOGIC_VECTOR (5 downto 0) := "001011";
    constant ap_const_lv6_C : STD_LOGIC_VECTOR (5 downto 0) := "001100";
    constant ap_const_lv6_D : STD_LOGIC_VECTOR (5 downto 0) := "001101";
    constant ap_const_lv6_E : STD_LOGIC_VECTOR (5 downto 0) := "001110";
    constant ap_const_lv6_10 : STD_LOGIC_VECTOR (5 downto 0) := "010000";
    constant ap_const_lv6_11 : STD_LOGIC_VECTOR (5 downto 0) := "010001";
    constant ap_const_lv6_12 : STD_LOGIC_VECTOR (5 downto 0) := "010010";
    constant ap_const_lv6_13 : STD_LOGIC_VECTOR (5 downto 0) := "010011";
    constant ap_const_lv6_14 : STD_LOGIC_VECTOR (5 downto 0) := "010100";
    constant ap_const_lv6_15 : STD_LOGIC_VECTOR (5 downto 0) := "010101";
    constant ap_const_lv6_16 : STD_LOGIC_VECTOR (5 downto 0) := "010110";
    constant ap_const_lv6_17 : STD_LOGIC_VECTOR (5 downto 0) := "010111";
    constant ap_const_lv6_18 : STD_LOGIC_VECTOR (5 downto 0) := "011000";
    constant ap_const_lv6_19 : STD_LOGIC_VECTOR (5 downto 0) := "011001";
    constant ap_const_lv6_1A : STD_LOGIC_VECTOR (5 downto 0) := "011010";
    constant ap_const_lv6_1B : STD_LOGIC_VECTOR (5 downto 0) := "011011";
    constant ap_const_lv6_1C : STD_LOGIC_VECTOR (5 downto 0) := "011100";
    constant ap_const_lv6_1D : STD_LOGIC_VECTOR (5 downto 0) := "011101";
    constant ap_const_lv6_1E : STD_LOGIC_VECTOR (5 downto 0) := "011110";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (41 downto 0) := "000000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal stream_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal exitcond1_i_reg_1521 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_i_i_reg_1560 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal or_cond_1_i_i_i_reg_1579 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_block_pp0_stage3 : BOOLEAN;
    signal or_cond_2_i_i_i_reg_1588 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage4 : signal is "none";
    signal ap_block_pp0_stage4 : BOOLEAN;
    signal or_cond_3_i_i_i_reg_1597 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage5 : signal is "none";
    signal ap_block_pp0_stage5 : BOOLEAN;
    signal or_cond_4_i_i_i_reg_1606 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage6 : signal is "none";
    signal ap_block_pp0_stage6 : BOOLEAN;
    signal or_cond_5_i_i_i_reg_1615 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage7 : signal is "none";
    signal ap_block_pp0_stage7 : BOOLEAN;
    signal or_cond_6_i_i_i_reg_1624 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage8 : signal is "none";
    signal ap_block_pp0_stage8 : BOOLEAN;
    signal or_cond_7_i_i_i_reg_1633 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage9 : signal is "none";
    signal ap_block_pp0_stage9 : BOOLEAN;
    signal or_cond_8_i_i_i_reg_1642 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage10 : signal is "none";
    signal ap_block_pp0_stage10 : BOOLEAN;
    signal or_cond_9_i_i_i_reg_1651 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage11 : signal is "none";
    signal ap_block_pp0_stage11 : BOOLEAN;
    signal or_cond_i_i_i_162_reg_1660 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage12 : signal is "none";
    signal ap_block_pp0_stage12 : BOOLEAN;
    signal or_cond_10_i_i_i_reg_1669 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage13 : signal is "none";
    signal ap_block_pp0_stage13 : BOOLEAN;
    signal or_cond_11_i_i_i_reg_1678 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage14 : signal is "none";
    signal ap_block_pp0_stage14 : BOOLEAN;
    signal or_cond_12_i_i_i_reg_1687 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage15 : signal is "none";
    signal ap_block_pp0_stage15 : BOOLEAN;
    signal or_cond_13_i_i_i_reg_1696 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage16 : signal is "none";
    signal ap_block_pp0_stage16 : BOOLEAN;
    signal or_cond_14_i_i_i_reg_1705 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage17 : signal is "none";
    signal ap_block_pp0_stage17 : BOOLEAN;
    signal or_cond_15_i_i_i_reg_1714 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage18 : signal is "none";
    signal ap_block_pp0_stage18 : BOOLEAN;
    signal or_cond_16_i_i_i_reg_1723 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage19 : signal is "none";
    signal ap_block_pp0_stage19 : BOOLEAN;
    signal or_cond_17_i_i_i_reg_1732 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage20 : signal is "none";
    signal ap_block_pp0_stage20 : BOOLEAN;
    signal or_cond_18_i_i_i_reg_1741 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage21 : signal is "none";
    signal ap_block_pp0_stage21 : BOOLEAN;
    signal or_cond_19_i_i_i_reg_1750 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage22 : signal is "none";
    signal ap_block_pp0_stage22 : BOOLEAN;
    signal or_cond_20_i_i_i_reg_1759 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage23 : signal is "none";
    signal ap_block_pp0_stage23 : BOOLEAN;
    signal or_cond_21_i_i_i_reg_1768 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage24 : signal is "none";
    signal ap_block_pp0_stage24 : BOOLEAN;
    signal or_cond_22_i_i_i_reg_1777 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage25 : signal is "none";
    signal ap_block_pp0_stage25 : BOOLEAN;
    signal or_cond_23_i_i_i_reg_1786 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage26 : signal is "none";
    signal ap_block_pp0_stage26 : BOOLEAN;
    signal or_cond_24_i_i_i_reg_1795 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage27 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage27 : signal is "none";
    signal ap_block_pp0_stage27 : BOOLEAN;
    signal or_cond_25_i_i_i_reg_1804 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage28 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage28 : signal is "none";
    signal ap_block_pp0_stage28 : BOOLEAN;
    signal or_cond_26_i_i_i_reg_1813 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage29 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage29 : signal is "none";
    signal ap_block_pp0_stage29 : BOOLEAN;
    signal or_cond_27_i_i_i_reg_1822 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage30 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage30 : signal is "none";
    signal ap_block_pp0_stage30 : BOOLEAN;
    signal or_cond_28_i_i_i_reg_1831 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage31 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage31 : signal is "none";
    signal ap_block_pp0_stage31 : BOOLEAN;
    signal or_cond_29_i_i_i_reg_1835 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal or_cond_30_i_i_i_reg_1839 : STD_LOGIC_VECTOR (0 downto 0);
    signal width_blk_n : STD_LOGIC;
    signal height_blk_n : STD_LOGIC;
    signal stride_blk_n : STD_LOGIC;
    signal aximm_V_blk_n_AW : STD_LOGIC;
    signal ap_CS_fsm_state37 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state37 : signal is "none";
    signal aximm_V_blk_n_W : STD_LOGIC;
    signal ap_enable_reg_pp1_iter2 : STD_LOGIC := '0';
    signal ap_block_pp1_stage0 : BOOLEAN;
    signal exitcond_i_reg_1864 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp1_iter1_exitcond_i_reg_1864 : STD_LOGIC_VECTOR (0 downto 0);
    signal aximm_V_blk_n_B : STD_LOGIC;
    signal ap_CS_fsm_state45 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state45 : signal is "none";
    signal aximm_V_offset_blk_n : STD_LOGIC;
    signal x_i_i_i_reg_336 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_033_3_i_i_i_reg_348 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_033_3_1_i_i_i_reg_358 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_033_3_2_i_i_i_reg_369 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_033_3_3_i_i_i_reg_380 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_033_3_4_i_i_i_reg_391 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_033_3_5_i_i_i_reg_402 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_033_3_6_i_i_i_reg_413 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_033_3_7_i_i_i_reg_424 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_033_3_8_i_i_i_reg_435 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_033_3_9_i_i_i_reg_446 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_033_3_i_i_i_163_reg_457 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_033_3_10_i_i_i_reg_468 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_033_3_11_i_i_i_reg_479 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_033_3_12_i_i_i_reg_490 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_033_3_13_i_i_i_reg_501 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_033_3_14_i_i_i_reg_512 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_033_3_15_i_i_i_reg_523 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_033_3_16_i_i_i_reg_534 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_033_3_17_i_i_i_reg_545 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_033_3_18_i_i_i_reg_556 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_033_3_19_i_i_i_reg_567 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_033_3_20_i_i_i_reg_578 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_033_3_21_i_i_i_reg_589 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_033_3_22_i_i_i_reg_600 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_033_3_23_i_i_i_reg_611 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_033_3_24_i_i_i_reg_622 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_033_3_25_i_i_i_reg_633 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_033_3_26_i_i_i_reg_644 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_033_3_27_i_i_i_reg_655 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_033_3_28_i_i_i_reg_666 : STD_LOGIC_VECTOR (7 downto 0);
    signal x1_i_i_i_reg_698 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_1_cast_i_fu_719_p1 : STD_LOGIC_VECTOR (59 downto 0);
    signal tmp_1_cast_i_reg_1321 : STD_LOGIC_VECTOR (59 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal tmp_3_fu_727_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_3_reg_1326 : STD_LOGIC_VECTOR (15 downto 0);
    signal loopWidth_cast6_i_i_i_fu_745_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal loopWidth_cast6_i_i_i_reg_1331 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_i_i_i_fu_759_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_i_i_reg_1337 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_cast_i_i_i_fu_779_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_4_cast_i_i_i_reg_1342 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_6_cast_i_i_i_fu_793_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp_6_cast_i_i_i_reg_1347 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp_21_i_i_i_fu_797_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_21_i_i_i_reg_1352 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_fu_813_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_reg_1357 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_2_i_i_i_fu_819_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_2_i_i_i_reg_1362 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp3_fu_835_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp3_reg_1367 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_4_i_i_i_fu_841_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_4_i_i_i_reg_1372 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_5_i_i_i_fu_847_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_5_i_i_i_reg_1377 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_6_i_i_i_fu_853_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_6_i_i_i_reg_1382 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp6_fu_869_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp6_reg_1387 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_8_i_i_i_fu_875_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_8_i_i_i_reg_1392 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_9_i_i_i_fu_881_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_9_i_i_i_reg_1397 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_i_i_i_fu_887_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_i_i_i_reg_1402 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_10_i_i_i_fu_893_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_10_i_i_i_reg_1407 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_11_i_i_i_fu_899_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_11_i_i_i_reg_1412 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_12_i_i_i_fu_905_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_12_i_i_i_reg_1417 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_13_i_i_i_fu_911_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_13_i_i_i_reg_1422 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp9_fu_927_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp9_reg_1427 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_15_i_i_i_fu_933_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_15_i_i_i_reg_1432 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_16_i_i_i_fu_939_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_16_i_i_i_reg_1437 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_17_i_i_i_fu_945_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_17_i_i_i_reg_1442 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_18_i_i_i_fu_951_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_18_i_i_i_reg_1447 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_19_i_i_i_fu_957_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_19_i_i_i_reg_1452 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_20_i_i_i_fu_963_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_20_i_i_i_reg_1457 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_21_i_i_i_fu_969_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_21_i_i_i_reg_1462 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_22_i_i_i_fu_975_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_22_i_i_i_reg_1467 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_23_i_i_i_fu_981_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_23_i_i_i_reg_1472 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_24_i_i_i_fu_987_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_24_i_i_i_reg_1477 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_25_i_i_i_fu_993_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_25_i_i_i_reg_1482 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_26_i_i_i_fu_999_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_26_i_i_i_reg_1487 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_27_i_i_i_fu_1005_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_27_i_i_i_reg_1492 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_28_i_i_i_fu_1011_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_28_i_i_i_reg_1497 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_29_i_i_i_fu_1017_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_29_i_i_i_reg_1502 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_i_fu_1023_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_4_i_reg_1507 : STD_LOGIC_VECTOR (31 downto 0);
    signal exitcond1_i_i_i_fu_1032_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal y_fu_1037_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal y_reg_1516 : STD_LOGIC_VECTOR (15 downto 0);
    signal exitcond1_i_fu_1043_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state3_pp0_stage0_iter0 : BOOLEAN;
    signal ap_predicate_op296_read_state35 : BOOLEAN;
    signal ap_block_state35_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal tmp_8_i_i_i_fu_1052_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_i_i_i_reg_1525 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_i_i_fu_1057_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op141_read_state4 : BOOLEAN;
    signal ap_block_state4_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal x_1_fu_1065_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal x_1_reg_1569 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_cond_1_i_i_i_fu_1071_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op146_read_state5 : BOOLEAN;
    signal ap_block_state5_pp0_stage2_iter0 : BOOLEAN;
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal or_cond_2_i_i_i_fu_1075_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op151_read_state6 : BOOLEAN;
    signal ap_block_state6_pp0_stage3_iter0 : BOOLEAN;
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal or_cond_3_i_i_i_fu_1079_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op156_read_state7 : BOOLEAN;
    signal ap_block_state7_pp0_stage4_iter0 : BOOLEAN;
    signal ap_block_pp0_stage4_11001 : BOOLEAN;
    signal or_cond_4_i_i_i_fu_1083_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op161_read_state8 : BOOLEAN;
    signal ap_block_state8_pp0_stage5_iter0 : BOOLEAN;
    signal ap_block_pp0_stage5_11001 : BOOLEAN;
    signal or_cond_5_i_i_i_fu_1087_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op166_read_state9 : BOOLEAN;
    signal ap_block_state9_pp0_stage6_iter0 : BOOLEAN;
    signal ap_block_pp0_stage6_11001 : BOOLEAN;
    signal or_cond_6_i_i_i_fu_1091_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op171_read_state10 : BOOLEAN;
    signal ap_block_state10_pp0_stage7_iter0 : BOOLEAN;
    signal ap_block_pp0_stage7_11001 : BOOLEAN;
    signal or_cond_7_i_i_i_fu_1095_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op176_read_state11 : BOOLEAN;
    signal ap_block_state11_pp0_stage8_iter0 : BOOLEAN;
    signal ap_block_pp0_stage8_11001 : BOOLEAN;
    signal or_cond_8_i_i_i_fu_1099_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op181_read_state12 : BOOLEAN;
    signal ap_block_state12_pp0_stage9_iter0 : BOOLEAN;
    signal ap_block_pp0_stage9_11001 : BOOLEAN;
    signal or_cond_9_i_i_i_fu_1103_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op186_read_state13 : BOOLEAN;
    signal ap_block_state13_pp0_stage10_iter0 : BOOLEAN;
    signal ap_block_pp0_stage10_11001 : BOOLEAN;
    signal or_cond_i_i_i_162_fu_1107_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op191_read_state14 : BOOLEAN;
    signal ap_block_state14_pp0_stage11_iter0 : BOOLEAN;
    signal ap_block_pp0_stage11_11001 : BOOLEAN;
    signal or_cond_10_i_i_i_fu_1111_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op196_read_state15 : BOOLEAN;
    signal ap_block_state15_pp0_stage12_iter0 : BOOLEAN;
    signal ap_block_pp0_stage12_11001 : BOOLEAN;
    signal or_cond_11_i_i_i_fu_1115_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op201_read_state16 : BOOLEAN;
    signal ap_block_state16_pp0_stage13_iter0 : BOOLEAN;
    signal ap_block_pp0_stage13_11001 : BOOLEAN;
    signal or_cond_12_i_i_i_fu_1119_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op206_read_state17 : BOOLEAN;
    signal ap_block_state17_pp0_stage14_iter0 : BOOLEAN;
    signal ap_block_pp0_stage14_11001 : BOOLEAN;
    signal or_cond_13_i_i_i_fu_1123_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op211_read_state18 : BOOLEAN;
    signal ap_block_state18_pp0_stage15_iter0 : BOOLEAN;
    signal ap_block_pp0_stage15_11001 : BOOLEAN;
    signal or_cond_14_i_i_i_fu_1127_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op216_read_state19 : BOOLEAN;
    signal ap_block_state19_pp0_stage16_iter0 : BOOLEAN;
    signal ap_block_pp0_stage16_11001 : BOOLEAN;
    signal or_cond_15_i_i_i_fu_1131_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op221_read_state20 : BOOLEAN;
    signal ap_block_state20_pp0_stage17_iter0 : BOOLEAN;
    signal ap_block_pp0_stage17_11001 : BOOLEAN;
    signal or_cond_16_i_i_i_fu_1135_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op226_read_state21 : BOOLEAN;
    signal ap_block_state21_pp0_stage18_iter0 : BOOLEAN;
    signal ap_block_pp0_stage18_11001 : BOOLEAN;
    signal or_cond_17_i_i_i_fu_1139_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op231_read_state22 : BOOLEAN;
    signal ap_block_state22_pp0_stage19_iter0 : BOOLEAN;
    signal ap_block_pp0_stage19_11001 : BOOLEAN;
    signal or_cond_18_i_i_i_fu_1143_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op236_read_state23 : BOOLEAN;
    signal ap_block_state23_pp0_stage20_iter0 : BOOLEAN;
    signal ap_block_pp0_stage20_11001 : BOOLEAN;
    signal or_cond_19_i_i_i_fu_1147_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op241_read_state24 : BOOLEAN;
    signal ap_block_state24_pp0_stage21_iter0 : BOOLEAN;
    signal ap_block_pp0_stage21_11001 : BOOLEAN;
    signal or_cond_20_i_i_i_fu_1151_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op246_read_state25 : BOOLEAN;
    signal ap_block_state25_pp0_stage22_iter0 : BOOLEAN;
    signal ap_block_pp0_stage22_11001 : BOOLEAN;
    signal or_cond_21_i_i_i_fu_1155_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op251_read_state26 : BOOLEAN;
    signal ap_block_state26_pp0_stage23_iter0 : BOOLEAN;
    signal ap_block_pp0_stage23_11001 : BOOLEAN;
    signal or_cond_22_i_i_i_fu_1159_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op256_read_state27 : BOOLEAN;
    signal ap_block_state27_pp0_stage24_iter0 : BOOLEAN;
    signal ap_block_pp0_stage24_11001 : BOOLEAN;
    signal or_cond_23_i_i_i_fu_1163_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op261_read_state28 : BOOLEAN;
    signal ap_block_state28_pp0_stage25_iter0 : BOOLEAN;
    signal ap_block_pp0_stage25_11001 : BOOLEAN;
    signal or_cond_24_i_i_i_fu_1167_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op266_read_state29 : BOOLEAN;
    signal ap_block_state29_pp0_stage26_iter0 : BOOLEAN;
    signal ap_block_pp0_stage26_11001 : BOOLEAN;
    signal or_cond_25_i_i_i_fu_1171_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op271_read_state30 : BOOLEAN;
    signal ap_block_state30_pp0_stage27_iter0 : BOOLEAN;
    signal ap_block_pp0_stage27_11001 : BOOLEAN;
    signal or_cond_26_i_i_i_fu_1175_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op276_read_state31 : BOOLEAN;
    signal ap_block_state31_pp0_stage28_iter0 : BOOLEAN;
    signal ap_block_pp0_stage28_11001 : BOOLEAN;
    signal or_cond_27_i_i_i_fu_1179_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op281_read_state32 : BOOLEAN;
    signal ap_block_state32_pp0_stage29_iter0 : BOOLEAN;
    signal ap_block_pp0_stage29_11001 : BOOLEAN;
    signal or_cond_28_i_i_i_fu_1183_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_29_i_i_i_fu_1187_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_30_i_i_i_fu_1191_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op288_read_state33 : BOOLEAN;
    signal ap_block_state33_pp0_stage30_iter0 : BOOLEAN;
    signal ap_block_pp0_stage30_11001 : BOOLEAN;
    signal ap_predicate_op292_read_state34 : BOOLEAN;
    signal ap_block_state34_pp0_stage31_iter0 : BOOLEAN;
    signal ap_block_pp0_stage31_11001 : BOOLEAN;
    signal sum_i_fu_1278_p2 : STD_LOGIC_VECTOR (59 downto 0);
    signal sum_i_reg_1853 : STD_LOGIC_VECTOR (59 downto 0);
    signal ap_CS_fsm_state36 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state36 : signal is "none";
    signal ap_sig_ioackin_m_axi_aximm_V_AWREADY : STD_LOGIC;
    signal exitcond_i_fu_1293_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage0 : signal is "none";
    signal ap_block_state38_pp1_stage0_iter0 : BOOLEAN;
    signal ap_block_state39_pp1_stage0_iter1 : BOOLEAN;
    signal ap_block_state40_pp1_stage0_iter2 : BOOLEAN;
    signal ap_sig_ioackin_m_axi_aximm_V_WREADY : STD_LOGIC;
    signal ap_block_state40_io : BOOLEAN;
    signal ap_block_pp1_stage0_11001 : BOOLEAN;
    signal x_fu_1298_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_enable_reg_pp1_iter0 : STD_LOGIC := '0';
    signal buff_V_q0 : STD_LOGIC_VECTOR (255 downto 0);
    signal buff_V_load_reg_1878 : STD_LOGIC_VECTOR (255 downto 0);
    signal ap_enable_reg_pp1_iter1 : STD_LOGIC := '0';
    signal yoffset_fu_1309_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal yoffset_reg_1883 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_CS_fsm_state41 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state41 : signal is "none";
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state4 : STD_LOGIC;
    signal ap_block_pp0_stage31_subdone : BOOLEAN;
    signal ap_block_pp1_stage0_subdone : BOOLEAN;
    signal ap_condition_pp1_exit_iter0_state38 : STD_LOGIC;
    signal buff_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal buff_V_ce0 : STD_LOGIC;
    signal buff_V_we0 : STD_LOGIC;
    signal buff_V_d0 : STD_LOGIC_VECTOR (255 downto 0);
    signal yoffset_i_i_i_reg_313 : STD_LOGIC_VECTOR (26 downto 0);
    signal y_i_i_i_reg_325 : STD_LOGIC_VECTOR (15 downto 0);
    signal x_i_i_i_phi_fu_340_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter0_p_033_3_i_i_i_reg_348 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_precharge_reg_pp0_iter0_p_033_3_1_i_i_i_reg_358 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_precharge_reg_pp0_iter0_p_033_3_2_i_i_i_reg_369 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_precharge_reg_pp0_iter0_p_033_3_3_i_i_i_reg_380 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_precharge_reg_pp0_iter0_p_033_3_4_i_i_i_reg_391 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_precharge_reg_pp0_iter0_p_033_3_5_i_i_i_reg_402 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_precharge_reg_pp0_iter0_p_033_3_6_i_i_i_reg_413 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_precharge_reg_pp0_iter0_p_033_3_7_i_i_i_reg_424 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_precharge_reg_pp0_iter0_p_033_3_8_i_i_i_reg_435 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_precharge_reg_pp0_iter0_p_033_3_9_i_i_i_reg_446 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_precharge_reg_pp0_iter0_p_033_3_i_i_i_163_reg_457 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_precharge_reg_pp0_iter0_p_033_3_10_i_i_i_reg_468 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_precharge_reg_pp0_iter0_p_033_3_11_i_i_i_reg_479 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_precharge_reg_pp0_iter0_p_033_3_12_i_i_i_reg_490 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_precharge_reg_pp0_iter0_p_033_3_13_i_i_i_reg_501 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_precharge_reg_pp0_iter0_p_033_3_14_i_i_i_reg_512 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_precharge_reg_pp0_iter0_p_033_3_15_i_i_i_reg_523 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_precharge_reg_pp0_iter0_p_033_3_16_i_i_i_reg_534 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_precharge_reg_pp0_iter0_p_033_3_17_i_i_i_reg_545 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_precharge_reg_pp0_iter0_p_033_3_18_i_i_i_reg_556 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_precharge_reg_pp0_iter0_p_033_3_19_i_i_i_reg_567 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_precharge_reg_pp0_iter0_p_033_3_20_i_i_i_reg_578 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_precharge_reg_pp0_iter0_p_033_3_21_i_i_i_reg_589 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_precharge_reg_pp0_iter0_p_033_3_22_i_i_i_reg_600 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_precharge_reg_pp0_iter0_p_033_3_23_i_i_i_reg_611 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_precharge_reg_pp0_iter0_p_033_3_24_i_i_i_reg_622 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_precharge_reg_pp0_iter0_p_033_3_25_i_i_i_reg_633 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_precharge_reg_pp0_iter0_p_033_3_26_i_i_i_reg_644 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_precharge_reg_pp0_iter0_p_033_3_27_i_i_i_reg_655 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_precharge_reg_pp0_iter0_p_033_3_28_i_i_i_reg_666 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_precharge_reg_pp0_iter0_p_033_3_29_i_i_i_reg_677 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_precharge_reg_pp0_iter1_p_033_3_29_i_i_i_reg_677 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_precharge_reg_pp0_iter0_p_033_3_30_i_i_i_reg_687 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_precharge_reg_pp0_iter1_p_033_3_30_i_i_i_reg_687 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_033_3_30_i_i_i_phi_fu_690_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_i_i_i_164_fu_1264_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_12_i_i_i_fu_1304_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sum_cast_i_fu_1283_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_ioackin_m_axi_aximm_V_AWREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_m_axi_aximm_V_WREADY : STD_LOGIC := '0';
    signal ap_block_pp1_stage0_01001 : BOOLEAN;
    signal tmp_fu_242 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1_fu_709_p4 : STD_LOGIC_VECTOR (58 downto 0);
    signal tmp_2_fu_723_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal widthInPix_cast7_i_i_i_fu_731_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_1_i_i_i_fu_739_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal remainPix_fu_735_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal remainPix_cast_i_i_i_fu_755_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_4_i_i_i_fu_773_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_6_i_i_i_fu_783_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal remainPix_1_fu_765_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_5_fu_803_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_6_fu_825_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_7_fu_859_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_8_fu_917_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal x_cast_i_i_i_fu_1048_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_3_cast_i_fu_1274_p1 : STD_LOGIC_VECTOR (59 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (41 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal ap_block_pp0_stage4_subdone : BOOLEAN;
    signal ap_block_pp0_stage5_subdone : BOOLEAN;
    signal ap_block_pp0_stage6_subdone : BOOLEAN;
    signal ap_block_pp0_stage7_subdone : BOOLEAN;
    signal ap_block_pp0_stage8_subdone : BOOLEAN;
    signal ap_block_pp0_stage9_subdone : BOOLEAN;
    signal ap_block_pp0_stage10_subdone : BOOLEAN;
    signal ap_block_pp0_stage11_subdone : BOOLEAN;
    signal ap_block_pp0_stage12_subdone : BOOLEAN;
    signal ap_block_pp0_stage13_subdone : BOOLEAN;
    signal ap_block_pp0_stage14_subdone : BOOLEAN;
    signal ap_block_pp0_stage15_subdone : BOOLEAN;
    signal ap_block_pp0_stage16_subdone : BOOLEAN;
    signal ap_block_pp0_stage17_subdone : BOOLEAN;
    signal ap_block_pp0_stage18_subdone : BOOLEAN;
    signal ap_block_pp0_stage19_subdone : BOOLEAN;
    signal ap_block_pp0_stage20_subdone : BOOLEAN;
    signal ap_block_pp0_stage21_subdone : BOOLEAN;
    signal ap_block_pp0_stage22_subdone : BOOLEAN;
    signal ap_block_pp0_stage23_subdone : BOOLEAN;
    signal ap_block_pp0_stage24_subdone : BOOLEAN;
    signal ap_block_pp0_stage25_subdone : BOOLEAN;
    signal ap_block_pp0_stage26_subdone : BOOLEAN;
    signal ap_block_pp0_stage27_subdone : BOOLEAN;
    signal ap_block_pp0_stage28_subdone : BOOLEAN;
    signal ap_block_pp0_stage29_subdone : BOOLEAN;
    signal ap_block_pp0_stage30_subdone : BOOLEAN;
    signal ap_ext_blocking_cur_n : STD_LOGIC;
    signal ap_int_blocking_cur_n : STD_LOGIC;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_idle_pp1 : STD_LOGIC;
    signal ap_enable_pp1 : STD_LOGIC;
    signal ap_condition_2255 : BOOLEAN;
    signal ap_condition_2259 : BOOLEAN;
    signal ap_condition_2263 : BOOLEAN;
    signal ap_condition_2267 : BOOLEAN;
    signal ap_condition_2271 : BOOLEAN;
    signal ap_condition_2275 : BOOLEAN;
    signal ap_condition_2279 : BOOLEAN;
    signal ap_condition_2283 : BOOLEAN;
    signal ap_condition_2287 : BOOLEAN;
    signal ap_condition_2291 : BOOLEAN;
    signal ap_condition_2295 : BOOLEAN;
    signal ap_condition_2299 : BOOLEAN;
    signal ap_condition_2303 : BOOLEAN;
    signal ap_condition_2307 : BOOLEAN;
    signal ap_condition_2311 : BOOLEAN;
    signal ap_condition_2315 : BOOLEAN;
    signal ap_condition_2319 : BOOLEAN;
    signal ap_condition_2323 : BOOLEAN;
    signal ap_condition_2327 : BOOLEAN;
    signal ap_condition_2331 : BOOLEAN;
    signal ap_condition_2335 : BOOLEAN;
    signal ap_condition_2339 : BOOLEAN;
    signal ap_condition_2343 : BOOLEAN;
    signal ap_condition_2347 : BOOLEAN;
    signal ap_condition_2351 : BOOLEAN;
    signal ap_condition_2355 : BOOLEAN;
    signal ap_condition_2359 : BOOLEAN;
    signal ap_condition_2363 : BOOLEAN;
    signal ap_condition_2367 : BOOLEAN;
    signal ap_condition_2371 : BOOLEAN;
    signal ap_condition_1273 : BOOLEAN;
    signal ap_condition_1382 : BOOLEAN;

    component AXIBursts2PixelStream8_buff_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (255 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (255 downto 0) );
    end component;



begin
    buff_V_U : component AXIBursts2PixelStream8_buff_V
    generic map (
        DataWidth => 256,
        AddressRange => 60,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buff_V_address0,
        ce0 => buff_V_ce0,
        we0 => buff_V_we0,
        d0 => buff_V_d0,
        q0 => buff_V_q0);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_continue)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv1_1 = exitcond1_i_i_i_fu_1032_p2))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_block_pp0_stage1_subdone = ap_const_boolean_0) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state4))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv1_0 = exitcond1_i_i_i_fu_1032_p2))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_condition_pp0_exit_iter0_state4) and (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_block_pp0_stage1_subdone = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage31) and (ap_block_pp0_stage31_subdone = ap_const_boolean_0))))) then 
                    ap_enable_reg_pp0_iter1 <= (ap_condition_pp0_exit_iter0_state4 xor ap_const_logic_1);
                elsif ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_block_pp0_stage1_subdone = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage31) and (ap_block_pp0_stage31_subdone = ap_const_boolean_0)))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv1_0 = exitcond1_i_i_i_fu_1032_p2))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_block_pp1_stage0_subdone = ap_const_boolean_0) and (ap_const_logic_1 = ap_condition_pp1_exit_iter0_state38))) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state37) and (ap_sig_ioackin_m_axi_aximm_V_AWREADY = ap_const_logic_1))) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
            else
                if ((ap_block_pp1_stage0_subdone = ap_const_boolean_0)) then
                    if ((ap_const_logic_1 = ap_condition_pp1_exit_iter0_state38)) then 
                        ap_enable_reg_pp1_iter1 <= (ap_condition_pp1_exit_iter0_state38 xor ap_const_logic_1);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter2 <= ap_const_logic_0;
            else
                if ((ap_block_pp1_stage0_subdone = ap_const_boolean_0)) then 
                    ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state37) and (ap_sig_ioackin_m_axi_aximm_V_AWREADY = ap_const_logic_1))) then 
                    ap_enable_reg_pp1_iter2 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_m_axi_aximm_V_AWREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_m_axi_aximm_V_AWREADY <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state37)) then
                    if ((ap_sig_ioackin_m_axi_aximm_V_AWREADY = ap_const_logic_1)) then 
                        ap_reg_ioackin_m_axi_aximm_V_AWREADY <= ap_const_logic_0;
                    elsif ((ap_const_logic_1 = m_axi_aximm_V_AWREADY)) then 
                        ap_reg_ioackin_m_axi_aximm_V_AWREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_m_axi_aximm_V_WREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_m_axi_aximm_V_WREADY <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_const_lv1_0 = ap_reg_pp1_iter1_exitcond_i_reg_1864))) then
                    if ((ap_block_pp1_stage0_11001 = ap_const_boolean_0)) then 
                        ap_reg_ioackin_m_axi_aximm_V_WREADY <= ap_const_logic_0;
                    elsif (((ap_const_logic_1 = m_axi_aximm_V_WREADY) and (ap_block_pp1_stage0_01001 = ap_const_boolean_0))) then 
                        ap_reg_ioackin_m_axi_aximm_V_WREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_precharge_reg_pp0_iter0_p_033_3_10_i_i_i_reg_468_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_condition_2255 = ap_const_boolean_1)) then
                if ((ap_const_lv1_0 = or_cond_10_i_i_i_reg_1669)) then 
                    ap_phi_precharge_reg_pp0_iter0_p_033_3_10_i_i_i_reg_468 <= ap_phi_precharge_reg_pp0_iter0_p_033_3_i_i_i_163_reg_457;
                elsif ((ap_const_lv1_1 = or_cond_10_i_i_i_reg_1669)) then 
                    ap_phi_precharge_reg_pp0_iter0_p_033_3_10_i_i_i_reg_468 <= stream_V_dout;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter0_p_033_3_11_i_i_i_reg_479_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_condition_2259 = ap_const_boolean_1)) then
                if ((ap_const_lv1_0 = or_cond_11_i_i_i_reg_1678)) then 
                    ap_phi_precharge_reg_pp0_iter0_p_033_3_11_i_i_i_reg_479 <= ap_phi_precharge_reg_pp0_iter0_p_033_3_10_i_i_i_reg_468;
                elsif ((ap_const_lv1_1 = or_cond_11_i_i_i_reg_1678)) then 
                    ap_phi_precharge_reg_pp0_iter0_p_033_3_11_i_i_i_reg_479 <= stream_V_dout;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter0_p_033_3_12_i_i_i_reg_490_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_condition_2263 = ap_const_boolean_1)) then
                if ((ap_const_lv1_0 = or_cond_12_i_i_i_reg_1687)) then 
                    ap_phi_precharge_reg_pp0_iter0_p_033_3_12_i_i_i_reg_490 <= ap_phi_precharge_reg_pp0_iter0_p_033_3_11_i_i_i_reg_479;
                elsif ((ap_const_lv1_1 = or_cond_12_i_i_i_reg_1687)) then 
                    ap_phi_precharge_reg_pp0_iter0_p_033_3_12_i_i_i_reg_490 <= stream_V_dout;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter0_p_033_3_13_i_i_i_reg_501_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_condition_2267 = ap_const_boolean_1)) then
                if ((ap_const_lv1_0 = or_cond_13_i_i_i_reg_1696)) then 
                    ap_phi_precharge_reg_pp0_iter0_p_033_3_13_i_i_i_reg_501 <= ap_phi_precharge_reg_pp0_iter0_p_033_3_12_i_i_i_reg_490;
                elsif ((ap_const_lv1_1 = or_cond_13_i_i_i_reg_1696)) then 
                    ap_phi_precharge_reg_pp0_iter0_p_033_3_13_i_i_i_reg_501 <= stream_V_dout;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter0_p_033_3_14_i_i_i_reg_512_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_condition_2271 = ap_const_boolean_1)) then
                if ((ap_const_lv1_0 = or_cond_14_i_i_i_reg_1705)) then 
                    ap_phi_precharge_reg_pp0_iter0_p_033_3_14_i_i_i_reg_512 <= ap_phi_precharge_reg_pp0_iter0_p_033_3_13_i_i_i_reg_501;
                elsif ((ap_const_lv1_1 = or_cond_14_i_i_i_reg_1705)) then 
                    ap_phi_precharge_reg_pp0_iter0_p_033_3_14_i_i_i_reg_512 <= stream_V_dout;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter0_p_033_3_15_i_i_i_reg_523_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_condition_2275 = ap_const_boolean_1)) then
                if ((ap_const_lv1_0 = or_cond_15_i_i_i_reg_1714)) then 
                    ap_phi_precharge_reg_pp0_iter0_p_033_3_15_i_i_i_reg_523 <= ap_phi_precharge_reg_pp0_iter0_p_033_3_14_i_i_i_reg_512;
                elsif ((ap_const_lv1_1 = or_cond_15_i_i_i_reg_1714)) then 
                    ap_phi_precharge_reg_pp0_iter0_p_033_3_15_i_i_i_reg_523 <= stream_V_dout;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter0_p_033_3_16_i_i_i_reg_534_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_condition_2279 = ap_const_boolean_1)) then
                if ((ap_const_lv1_0 = or_cond_16_i_i_i_reg_1723)) then 
                    ap_phi_precharge_reg_pp0_iter0_p_033_3_16_i_i_i_reg_534 <= ap_phi_precharge_reg_pp0_iter0_p_033_3_15_i_i_i_reg_523;
                elsif ((ap_const_lv1_1 = or_cond_16_i_i_i_reg_1723)) then 
                    ap_phi_precharge_reg_pp0_iter0_p_033_3_16_i_i_i_reg_534 <= stream_V_dout;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter0_p_033_3_17_i_i_i_reg_545_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_condition_2283 = ap_const_boolean_1)) then
                if ((ap_const_lv1_0 = or_cond_17_i_i_i_reg_1732)) then 
                    ap_phi_precharge_reg_pp0_iter0_p_033_3_17_i_i_i_reg_545 <= ap_phi_precharge_reg_pp0_iter0_p_033_3_16_i_i_i_reg_534;
                elsif ((ap_const_lv1_1 = or_cond_17_i_i_i_reg_1732)) then 
                    ap_phi_precharge_reg_pp0_iter0_p_033_3_17_i_i_i_reg_545 <= stream_V_dout;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter0_p_033_3_18_i_i_i_reg_556_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_condition_2287 = ap_const_boolean_1)) then
                if ((ap_const_lv1_0 = or_cond_18_i_i_i_reg_1741)) then 
                    ap_phi_precharge_reg_pp0_iter0_p_033_3_18_i_i_i_reg_556 <= ap_phi_precharge_reg_pp0_iter0_p_033_3_17_i_i_i_reg_545;
                elsif ((ap_const_lv1_1 = or_cond_18_i_i_i_reg_1741)) then 
                    ap_phi_precharge_reg_pp0_iter0_p_033_3_18_i_i_i_reg_556 <= stream_V_dout;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter0_p_033_3_19_i_i_i_reg_567_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_condition_2291 = ap_const_boolean_1)) then
                if ((ap_const_lv1_0 = or_cond_19_i_i_i_reg_1750)) then 
                    ap_phi_precharge_reg_pp0_iter0_p_033_3_19_i_i_i_reg_567 <= ap_phi_precharge_reg_pp0_iter0_p_033_3_18_i_i_i_reg_556;
                elsif ((ap_const_lv1_1 = or_cond_19_i_i_i_reg_1750)) then 
                    ap_phi_precharge_reg_pp0_iter0_p_033_3_19_i_i_i_reg_567 <= stream_V_dout;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter0_p_033_3_1_i_i_i_reg_358_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_condition_2295 = ap_const_boolean_1)) then
                if ((ap_const_lv1_0 = or_cond_1_i_i_i_reg_1579)) then 
                    ap_phi_precharge_reg_pp0_iter0_p_033_3_1_i_i_i_reg_358 <= ap_phi_precharge_reg_pp0_iter0_p_033_3_i_i_i_reg_348;
                elsif ((ap_const_lv1_1 = or_cond_1_i_i_i_reg_1579)) then 
                    ap_phi_precharge_reg_pp0_iter0_p_033_3_1_i_i_i_reg_358 <= stream_V_dout;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter0_p_033_3_20_i_i_i_reg_578_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_condition_2299 = ap_const_boolean_1)) then
                if ((ap_const_lv1_0 = or_cond_20_i_i_i_reg_1759)) then 
                    ap_phi_precharge_reg_pp0_iter0_p_033_3_20_i_i_i_reg_578 <= ap_phi_precharge_reg_pp0_iter0_p_033_3_19_i_i_i_reg_567;
                elsif ((ap_const_lv1_1 = or_cond_20_i_i_i_reg_1759)) then 
                    ap_phi_precharge_reg_pp0_iter0_p_033_3_20_i_i_i_reg_578 <= stream_V_dout;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter0_p_033_3_21_i_i_i_reg_589_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_condition_2303 = ap_const_boolean_1)) then
                if ((ap_const_lv1_0 = or_cond_21_i_i_i_reg_1768)) then 
                    ap_phi_precharge_reg_pp0_iter0_p_033_3_21_i_i_i_reg_589 <= ap_phi_precharge_reg_pp0_iter0_p_033_3_20_i_i_i_reg_578;
                elsif ((ap_const_lv1_1 = or_cond_21_i_i_i_reg_1768)) then 
                    ap_phi_precharge_reg_pp0_iter0_p_033_3_21_i_i_i_reg_589 <= stream_V_dout;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter0_p_033_3_22_i_i_i_reg_600_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_condition_2307 = ap_const_boolean_1)) then
                if ((ap_const_lv1_0 = or_cond_22_i_i_i_reg_1777)) then 
                    ap_phi_precharge_reg_pp0_iter0_p_033_3_22_i_i_i_reg_600 <= ap_phi_precharge_reg_pp0_iter0_p_033_3_21_i_i_i_reg_589;
                elsif ((ap_const_lv1_1 = or_cond_22_i_i_i_reg_1777)) then 
                    ap_phi_precharge_reg_pp0_iter0_p_033_3_22_i_i_i_reg_600 <= stream_V_dout;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter0_p_033_3_23_i_i_i_reg_611_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_condition_2311 = ap_const_boolean_1)) then
                if ((ap_const_lv1_0 = or_cond_23_i_i_i_reg_1786)) then 
                    ap_phi_precharge_reg_pp0_iter0_p_033_3_23_i_i_i_reg_611 <= ap_phi_precharge_reg_pp0_iter0_p_033_3_22_i_i_i_reg_600;
                elsif ((ap_const_lv1_1 = or_cond_23_i_i_i_reg_1786)) then 
                    ap_phi_precharge_reg_pp0_iter0_p_033_3_23_i_i_i_reg_611 <= stream_V_dout;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter0_p_033_3_24_i_i_i_reg_622_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_condition_2315 = ap_const_boolean_1)) then
                if ((ap_const_lv1_0 = or_cond_24_i_i_i_reg_1795)) then 
                    ap_phi_precharge_reg_pp0_iter0_p_033_3_24_i_i_i_reg_622 <= ap_phi_precharge_reg_pp0_iter0_p_033_3_23_i_i_i_reg_611;
                elsif ((ap_const_lv1_1 = or_cond_24_i_i_i_reg_1795)) then 
                    ap_phi_precharge_reg_pp0_iter0_p_033_3_24_i_i_i_reg_622 <= stream_V_dout;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter0_p_033_3_25_i_i_i_reg_633_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_condition_2319 = ap_const_boolean_1)) then
                if ((ap_const_lv1_0 = or_cond_25_i_i_i_reg_1804)) then 
                    ap_phi_precharge_reg_pp0_iter0_p_033_3_25_i_i_i_reg_633 <= ap_phi_precharge_reg_pp0_iter0_p_033_3_24_i_i_i_reg_622;
                elsif ((ap_const_lv1_1 = or_cond_25_i_i_i_reg_1804)) then 
                    ap_phi_precharge_reg_pp0_iter0_p_033_3_25_i_i_i_reg_633 <= stream_V_dout;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter0_p_033_3_26_i_i_i_reg_644_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_condition_2323 = ap_const_boolean_1)) then
                if ((ap_const_lv1_0 = or_cond_26_i_i_i_reg_1813)) then 
                    ap_phi_precharge_reg_pp0_iter0_p_033_3_26_i_i_i_reg_644 <= ap_phi_precharge_reg_pp0_iter0_p_033_3_25_i_i_i_reg_633;
                elsif ((ap_const_lv1_1 = or_cond_26_i_i_i_reg_1813)) then 
                    ap_phi_precharge_reg_pp0_iter0_p_033_3_26_i_i_i_reg_644 <= stream_V_dout;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter0_p_033_3_27_i_i_i_reg_655_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_condition_2327 = ap_const_boolean_1)) then
                if ((ap_const_lv1_0 = or_cond_27_i_i_i_reg_1822)) then 
                    ap_phi_precharge_reg_pp0_iter0_p_033_3_27_i_i_i_reg_655 <= ap_phi_precharge_reg_pp0_iter0_p_033_3_26_i_i_i_reg_644;
                elsif ((ap_const_lv1_1 = or_cond_27_i_i_i_reg_1822)) then 
                    ap_phi_precharge_reg_pp0_iter0_p_033_3_27_i_i_i_reg_655 <= stream_V_dout;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter0_p_033_3_28_i_i_i_reg_666_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_condition_2331 = ap_const_boolean_1)) then
                if ((ap_const_lv1_0 = or_cond_28_i_i_i_reg_1831)) then 
                    ap_phi_precharge_reg_pp0_iter0_p_033_3_28_i_i_i_reg_666 <= ap_phi_precharge_reg_pp0_iter0_p_033_3_27_i_i_i_reg_655;
                elsif ((ap_const_lv1_1 = or_cond_28_i_i_i_reg_1831)) then 
                    ap_phi_precharge_reg_pp0_iter0_p_033_3_28_i_i_i_reg_666 <= stream_V_dout;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter0_p_033_3_2_i_i_i_reg_369_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_condition_2335 = ap_const_boolean_1)) then
                if ((ap_const_lv1_0 = or_cond_2_i_i_i_reg_1588)) then 
                    ap_phi_precharge_reg_pp0_iter0_p_033_3_2_i_i_i_reg_369 <= ap_phi_precharge_reg_pp0_iter0_p_033_3_1_i_i_i_reg_358;
                elsif ((ap_const_lv1_1 = or_cond_2_i_i_i_reg_1588)) then 
                    ap_phi_precharge_reg_pp0_iter0_p_033_3_2_i_i_i_reg_369 <= stream_V_dout;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter0_p_033_3_3_i_i_i_reg_380_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_condition_2339 = ap_const_boolean_1)) then
                if ((ap_const_lv1_0 = or_cond_3_i_i_i_reg_1597)) then 
                    ap_phi_precharge_reg_pp0_iter0_p_033_3_3_i_i_i_reg_380 <= ap_phi_precharge_reg_pp0_iter0_p_033_3_2_i_i_i_reg_369;
                elsif ((ap_const_lv1_1 = or_cond_3_i_i_i_reg_1597)) then 
                    ap_phi_precharge_reg_pp0_iter0_p_033_3_3_i_i_i_reg_380 <= stream_V_dout;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter0_p_033_3_4_i_i_i_reg_391_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_condition_2343 = ap_const_boolean_1)) then
                if ((ap_const_lv1_0 = or_cond_4_i_i_i_reg_1606)) then 
                    ap_phi_precharge_reg_pp0_iter0_p_033_3_4_i_i_i_reg_391 <= ap_phi_precharge_reg_pp0_iter0_p_033_3_3_i_i_i_reg_380;
                elsif ((ap_const_lv1_1 = or_cond_4_i_i_i_reg_1606)) then 
                    ap_phi_precharge_reg_pp0_iter0_p_033_3_4_i_i_i_reg_391 <= stream_V_dout;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter0_p_033_3_5_i_i_i_reg_402_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_condition_2347 = ap_const_boolean_1)) then
                if ((ap_const_lv1_0 = or_cond_5_i_i_i_reg_1615)) then 
                    ap_phi_precharge_reg_pp0_iter0_p_033_3_5_i_i_i_reg_402 <= ap_phi_precharge_reg_pp0_iter0_p_033_3_4_i_i_i_reg_391;
                elsif ((ap_const_lv1_1 = or_cond_5_i_i_i_reg_1615)) then 
                    ap_phi_precharge_reg_pp0_iter0_p_033_3_5_i_i_i_reg_402 <= stream_V_dout;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter0_p_033_3_6_i_i_i_reg_413_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_condition_2351 = ap_const_boolean_1)) then
                if ((ap_const_lv1_0 = or_cond_6_i_i_i_reg_1624)) then 
                    ap_phi_precharge_reg_pp0_iter0_p_033_3_6_i_i_i_reg_413 <= ap_phi_precharge_reg_pp0_iter0_p_033_3_5_i_i_i_reg_402;
                elsif ((ap_const_lv1_1 = or_cond_6_i_i_i_reg_1624)) then 
                    ap_phi_precharge_reg_pp0_iter0_p_033_3_6_i_i_i_reg_413 <= stream_V_dout;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter0_p_033_3_7_i_i_i_reg_424_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_condition_2355 = ap_const_boolean_1)) then
                if ((ap_const_lv1_0 = or_cond_7_i_i_i_reg_1633)) then 
                    ap_phi_precharge_reg_pp0_iter0_p_033_3_7_i_i_i_reg_424 <= ap_phi_precharge_reg_pp0_iter0_p_033_3_6_i_i_i_reg_413;
                elsif ((ap_const_lv1_1 = or_cond_7_i_i_i_reg_1633)) then 
                    ap_phi_precharge_reg_pp0_iter0_p_033_3_7_i_i_i_reg_424 <= stream_V_dout;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter0_p_033_3_8_i_i_i_reg_435_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_condition_2359 = ap_const_boolean_1)) then
                if ((ap_const_lv1_0 = or_cond_8_i_i_i_reg_1642)) then 
                    ap_phi_precharge_reg_pp0_iter0_p_033_3_8_i_i_i_reg_435 <= ap_phi_precharge_reg_pp0_iter0_p_033_3_7_i_i_i_reg_424;
                elsif ((ap_const_lv1_1 = or_cond_8_i_i_i_reg_1642)) then 
                    ap_phi_precharge_reg_pp0_iter0_p_033_3_8_i_i_i_reg_435 <= stream_V_dout;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter0_p_033_3_9_i_i_i_reg_446_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_condition_2363 = ap_const_boolean_1)) then
                if ((ap_const_lv1_0 = or_cond_9_i_i_i_reg_1651)) then 
                    ap_phi_precharge_reg_pp0_iter0_p_033_3_9_i_i_i_reg_446 <= ap_phi_precharge_reg_pp0_iter0_p_033_3_8_i_i_i_reg_435;
                elsif ((ap_const_lv1_1 = or_cond_9_i_i_i_reg_1651)) then 
                    ap_phi_precharge_reg_pp0_iter0_p_033_3_9_i_i_i_reg_446 <= stream_V_dout;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter0_p_033_3_i_i_i_163_reg_457_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_condition_2367 = ap_const_boolean_1)) then
                if ((ap_const_lv1_0 = or_cond_i_i_i_162_reg_1660)) then 
                    ap_phi_precharge_reg_pp0_iter0_p_033_3_i_i_i_163_reg_457 <= ap_phi_precharge_reg_pp0_iter0_p_033_3_9_i_i_i_reg_446;
                elsif ((ap_const_lv1_1 = or_cond_i_i_i_162_reg_1660)) then 
                    ap_phi_precharge_reg_pp0_iter0_p_033_3_i_i_i_163_reg_457 <= stream_V_dout;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter0_p_033_3_i_i_i_reg_348_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_condition_2371 = ap_const_boolean_1)) then
                if ((ap_const_lv1_0 = or_cond_i_i_i_reg_1560)) then 
                    ap_phi_precharge_reg_pp0_iter0_p_033_3_i_i_i_reg_348 <= tmp_fu_242;
                elsif ((or_cond_i_i_i_reg_1560 = ap_const_lv1_1)) then 
                    ap_phi_precharge_reg_pp0_iter0_p_033_3_i_i_i_reg_348 <= stream_V_dout;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter1_p_033_3_29_i_i_i_reg_677_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_condition_1273 = ap_const_boolean_1)) then
                if (((ap_const_lv1_0 = exitcond1_i_reg_1521) and (ap_const_lv1_0 = or_cond_29_i_i_i_reg_1835))) then 
                    ap_phi_precharge_reg_pp0_iter1_p_033_3_29_i_i_i_reg_677 <= ap_phi_precharge_reg_pp0_iter0_p_033_3_28_i_i_i_reg_666;
                elsif (((ap_const_lv1_0 = exitcond1_i_reg_1521) and (ap_const_lv1_1 = or_cond_29_i_i_i_reg_1835))) then 
                    ap_phi_precharge_reg_pp0_iter1_p_033_3_29_i_i_i_reg_677 <= stream_V_dout;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_precharge_reg_pp0_iter1_p_033_3_29_i_i_i_reg_677 <= ap_phi_precharge_reg_pp0_iter0_p_033_3_29_i_i_i_reg_677;
                end if;
            end if; 
        end if;
    end process;

    tmp_fu_242_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = exitcond1_i_reg_1521) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0))) then 
                tmp_fu_242 <= p_033_3_30_i_i_i_phi_fu_690_p4;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and not(((ap_const_logic_0 = ap_start) or (ap_done_reg = ap_const_logic_1) or (ap_const_logic_0 = aximm_V_offset_empty_n) or (ap_const_logic_0 = width_empty_n) or (ap_const_logic_0 = height_empty_n) or (ap_const_logic_0 = stride_empty_n))))) then 
                tmp_fu_242 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    x1_i_i_i_reg_698_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state37) and (ap_sig_ioackin_m_axi_aximm_V_AWREADY = ap_const_logic_1))) then 
                x1_i_i_i_reg_698 <= ap_const_lv12_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_block_pp1_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter0) and (ap_const_lv1_0 = exitcond_i_fu_1293_p2))) then 
                x1_i_i_i_reg_698 <= x_fu_1298_p2;
            end if; 
        end if;
    end process;

    x_i_i_i_reg_336_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = exitcond1_i_reg_1521) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0))) then 
                x_i_i_i_reg_336 <= x_1_reg_1569;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv1_0 = exitcond1_i_i_i_fu_1032_p2))) then 
                x_i_i_i_reg_336 <= ap_const_lv12_0;
            end if; 
        end if;
    end process;

    y_i_i_i_reg_325_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state45) and (m_axi_aximm_V_BVALID = ap_const_logic_1))) then 
                y_i_i_i_reg_325 <= y_reg_1516;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and not(((ap_const_logic_0 = ap_start) or (ap_done_reg = ap_const_logic_1) or (ap_const_logic_0 = aximm_V_offset_empty_n) or (ap_const_logic_0 = width_empty_n) or (ap_const_logic_0 = height_empty_n) or (ap_const_logic_0 = stride_empty_n))))) then 
                y_i_i_i_reg_325 <= ap_const_lv16_0;
            end if; 
        end if;
    end process;

    yoffset_i_i_i_reg_313_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state45) and (m_axi_aximm_V_BVALID = ap_const_logic_1))) then 
                yoffset_i_i_i_reg_313 <= yoffset_reg_1883;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and not(((ap_const_logic_0 = ap_start) or (ap_done_reg = ap_const_logic_1) or (ap_const_logic_0 = aximm_V_offset_empty_n) or (ap_const_logic_0 = width_empty_n) or (ap_const_logic_0 = height_empty_n) or (ap_const_logic_0 = stride_empty_n))))) then 
                yoffset_i_i_i_reg_313 <= ap_const_lv27_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage31) and (ap_block_pp0_stage31_11001 = ap_const_boolean_0))) then
                ap_phi_precharge_reg_pp0_iter1_p_033_3_30_i_i_i_reg_687 <= ap_phi_precharge_reg_pp0_iter0_p_033_3_30_i_i_i_reg_687;
                p_033_3_28_i_i_i_reg_666 <= ap_phi_precharge_reg_pp0_iter0_p_033_3_28_i_i_i_reg_666;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_block_pp1_stage0_11001 = ap_const_boolean_0))) then
                ap_reg_pp1_iter1_exitcond_i_reg_1864 <= exitcond_i_reg_1864;
                exitcond_i_reg_1864 <= exitcond_i_fu_1293_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_block_pp1_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_const_lv1_0 = exitcond_i_reg_1864))) then
                buff_V_load_reg_1878 <= buff_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0))) then
                exitcond1_i_reg_1521 <= exitcond1_i_fu_1043_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and not(((ap_const_logic_0 = ap_start) or (ap_done_reg = ap_const_logic_1) or (ap_const_logic_0 = aximm_V_offset_empty_n) or (ap_const_logic_0 = width_empty_n) or (ap_const_logic_0 = height_empty_n) or (ap_const_logic_0 = stride_empty_n))))) then
                icmp3_reg_1367 <= icmp3_fu_835_p2;
                icmp6_reg_1387 <= icmp6_fu_869_p2;
                icmp9_reg_1427 <= icmp9_fu_927_p2;
                icmp_reg_1357 <= icmp_fu_813_p2;
                loopWidth_cast6_i_i_i_reg_1331 <= tmp_1_i_i_i_fu_739_p2(16 downto 5);
                    tmp_1_cast_i_reg_1321(58 downto 0) <= tmp_1_cast_i_fu_719_p1(58 downto 0);
                tmp_21_i_i_i_reg_1352 <= tmp_21_i_i_i_fu_797_p2;
                tmp_2_10_i_i_i_reg_1407 <= tmp_2_10_i_i_i_fu_893_p2;
                tmp_2_11_i_i_i_reg_1412 <= tmp_2_11_i_i_i_fu_899_p2;
                tmp_2_12_i_i_i_reg_1417 <= tmp_2_12_i_i_i_fu_905_p2;
                tmp_2_13_i_i_i_reg_1422 <= tmp_2_13_i_i_i_fu_911_p2;
                tmp_2_15_i_i_i_reg_1432 <= tmp_2_15_i_i_i_fu_933_p2;
                tmp_2_16_i_i_i_reg_1437 <= tmp_2_16_i_i_i_fu_939_p2;
                tmp_2_17_i_i_i_reg_1442 <= tmp_2_17_i_i_i_fu_945_p2;
                tmp_2_18_i_i_i_reg_1447 <= tmp_2_18_i_i_i_fu_951_p2;
                tmp_2_19_i_i_i_reg_1452 <= tmp_2_19_i_i_i_fu_957_p2;
                tmp_2_20_i_i_i_reg_1457 <= tmp_2_20_i_i_i_fu_963_p2;
                tmp_2_21_i_i_i_reg_1462 <= tmp_2_21_i_i_i_fu_969_p2;
                tmp_2_22_i_i_i_reg_1467 <= tmp_2_22_i_i_i_fu_975_p2;
                tmp_2_23_i_i_i_reg_1472 <= tmp_2_23_i_i_i_fu_981_p2;
                tmp_2_24_i_i_i_reg_1477 <= tmp_2_24_i_i_i_fu_987_p2;
                tmp_2_25_i_i_i_reg_1482 <= tmp_2_25_i_i_i_fu_993_p2;
                tmp_2_26_i_i_i_reg_1487 <= tmp_2_26_i_i_i_fu_999_p2;
                tmp_2_27_i_i_i_reg_1492 <= tmp_2_27_i_i_i_fu_1005_p2;
                tmp_2_28_i_i_i_reg_1497 <= tmp_2_28_i_i_i_fu_1011_p2;
                tmp_2_29_i_i_i_reg_1502 <= tmp_2_29_i_i_i_fu_1017_p2;
                tmp_2_2_i_i_i_reg_1362 <= tmp_2_2_i_i_i_fu_819_p2;
                tmp_2_4_i_i_i_reg_1372 <= tmp_2_4_i_i_i_fu_841_p2;
                tmp_2_5_i_i_i_reg_1377 <= tmp_2_5_i_i_i_fu_847_p2;
                tmp_2_6_i_i_i_reg_1382 <= tmp_2_6_i_i_i_fu_853_p2;
                tmp_2_8_i_i_i_reg_1392 <= tmp_2_8_i_i_i_fu_875_p2;
                tmp_2_9_i_i_i_reg_1397 <= tmp_2_9_i_i_i_fu_881_p2;
                tmp_2_i_i_i_reg_1402 <= tmp_2_i_i_i_fu_887_p2;
                tmp_3_reg_1326 <= tmp_3_fu_727_p1;
                tmp_4_cast_i_i_i_reg_1342 <= tmp_4_cast_i_i_i_fu_779_p1;
                    tmp_4_i_reg_1507(11 downto 0) <= tmp_4_i_fu_1023_p1(11 downto 0);
                    tmp_6_cast_i_i_i_reg_1347(10 downto 0) <= tmp_6_cast_i_i_i_fu_793_p1(10 downto 0);
                tmp_i_i_i_reg_1337 <= tmp_i_i_i_fu_759_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = exitcond1_i_reg_1521) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_block_pp0_stage11_11001 = ap_const_boolean_0))) then
                or_cond_10_i_i_i_reg_1669 <= or_cond_10_i_i_i_fu_1111_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = exitcond1_i_reg_1521) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_block_pp0_stage12_11001 = ap_const_boolean_0))) then
                or_cond_11_i_i_i_reg_1678 <= or_cond_11_i_i_i_fu_1115_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = exitcond1_i_reg_1521) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_block_pp0_stage13_11001 = ap_const_boolean_0))) then
                or_cond_12_i_i_i_reg_1687 <= or_cond_12_i_i_i_fu_1119_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = exitcond1_i_reg_1521) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_block_pp0_stage14_11001 = ap_const_boolean_0))) then
                or_cond_13_i_i_i_reg_1696 <= or_cond_13_i_i_i_fu_1123_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = exitcond1_i_reg_1521) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_block_pp0_stage15_11001 = ap_const_boolean_0))) then
                or_cond_14_i_i_i_reg_1705 <= or_cond_14_i_i_i_fu_1127_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = exitcond1_i_reg_1521) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_block_pp0_stage16_11001 = ap_const_boolean_0))) then
                or_cond_15_i_i_i_reg_1714 <= or_cond_15_i_i_i_fu_1131_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = exitcond1_i_reg_1521) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_block_pp0_stage17_11001 = ap_const_boolean_0))) then
                or_cond_16_i_i_i_reg_1723 <= or_cond_16_i_i_i_fu_1135_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = exitcond1_i_reg_1521) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_block_pp0_stage18_11001 = ap_const_boolean_0))) then
                or_cond_17_i_i_i_reg_1732 <= or_cond_17_i_i_i_fu_1139_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = exitcond1_i_reg_1521) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_block_pp0_stage19_11001 = ap_const_boolean_0))) then
                or_cond_18_i_i_i_reg_1741 <= or_cond_18_i_i_i_fu_1143_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = exitcond1_i_reg_1521) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_block_pp0_stage20_11001 = ap_const_boolean_0))) then
                or_cond_19_i_i_i_reg_1750 <= or_cond_19_i_i_i_fu_1147_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = exitcond1_i_reg_1521) and (ap_block_pp0_stage1_11001 = ap_const_boolean_0))) then
                or_cond_1_i_i_i_reg_1579 <= or_cond_1_i_i_i_fu_1071_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = exitcond1_i_reg_1521) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21) and (ap_block_pp0_stage21_11001 = ap_const_boolean_0))) then
                or_cond_20_i_i_i_reg_1759 <= or_cond_20_i_i_i_fu_1151_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = exitcond1_i_reg_1521) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage22) and (ap_block_pp0_stage22_11001 = ap_const_boolean_0))) then
                or_cond_21_i_i_i_reg_1768 <= or_cond_21_i_i_i_fu_1155_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = exitcond1_i_reg_1521) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_block_pp0_stage23_11001 = ap_const_boolean_0))) then
                or_cond_22_i_i_i_reg_1777 <= or_cond_22_i_i_i_fu_1159_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = exitcond1_i_reg_1521) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage24) and (ap_block_pp0_stage24_11001 = ap_const_boolean_0))) then
                or_cond_23_i_i_i_reg_1786 <= or_cond_23_i_i_i_fu_1163_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = exitcond1_i_reg_1521) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage25) and (ap_block_pp0_stage25_11001 = ap_const_boolean_0))) then
                or_cond_24_i_i_i_reg_1795 <= or_cond_24_i_i_i_fu_1167_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = exitcond1_i_reg_1521) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage26) and (ap_block_pp0_stage26_11001 = ap_const_boolean_0))) then
                or_cond_25_i_i_i_reg_1804 <= or_cond_25_i_i_i_fu_1171_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = exitcond1_i_reg_1521) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage27) and (ap_block_pp0_stage27_11001 = ap_const_boolean_0))) then
                or_cond_26_i_i_i_reg_1813 <= or_cond_26_i_i_i_fu_1175_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = exitcond1_i_reg_1521) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage28) and (ap_block_pp0_stage28_11001 = ap_const_boolean_0))) then
                or_cond_27_i_i_i_reg_1822 <= or_cond_27_i_i_i_fu_1179_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = exitcond1_i_reg_1521) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage29) and (ap_block_pp0_stage29_11001 = ap_const_boolean_0))) then
                or_cond_28_i_i_i_reg_1831 <= or_cond_28_i_i_i_fu_1183_p2;
                or_cond_29_i_i_i_reg_1835 <= or_cond_29_i_i_i_fu_1187_p2;
                or_cond_30_i_i_i_reg_1839 <= or_cond_30_i_i_i_fu_1191_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = exitcond1_i_reg_1521) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_block_pp0_stage2_11001 = ap_const_boolean_0))) then
                or_cond_2_i_i_i_reg_1588 <= or_cond_2_i_i_i_fu_1075_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = exitcond1_i_reg_1521) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_block_pp0_stage3_11001 = ap_const_boolean_0))) then
                or_cond_3_i_i_i_reg_1597 <= or_cond_3_i_i_i_fu_1079_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = exitcond1_i_reg_1521) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4_11001 = ap_const_boolean_0))) then
                or_cond_4_i_i_i_reg_1606 <= or_cond_4_i_i_i_fu_1083_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = exitcond1_i_reg_1521) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_block_pp0_stage5_11001 = ap_const_boolean_0))) then
                or_cond_5_i_i_i_reg_1615 <= or_cond_5_i_i_i_fu_1087_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = exitcond1_i_reg_1521) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_block_pp0_stage6_11001 = ap_const_boolean_0))) then
                or_cond_6_i_i_i_reg_1624 <= or_cond_6_i_i_i_fu_1091_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = exitcond1_i_reg_1521) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_block_pp0_stage7_11001 = ap_const_boolean_0))) then
                or_cond_7_i_i_i_reg_1633 <= or_cond_7_i_i_i_fu_1095_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = exitcond1_i_reg_1521) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_block_pp0_stage8_11001 = ap_const_boolean_0))) then
                or_cond_8_i_i_i_reg_1642 <= or_cond_8_i_i_i_fu_1099_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = exitcond1_i_reg_1521) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_block_pp0_stage9_11001 = ap_const_boolean_0))) then
                or_cond_9_i_i_i_reg_1651 <= or_cond_9_i_i_i_fu_1103_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = exitcond1_i_reg_1521) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_block_pp0_stage10_11001 = ap_const_boolean_0))) then
                or_cond_i_i_i_162_reg_1660 <= or_cond_i_i_i_162_fu_1107_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_lv1_0 = exitcond1_i_fu_1043_p2))) then
                or_cond_i_i_i_reg_1560 <= or_cond_i_i_i_fu_1057_p2;
                tmp_8_i_i_i_reg_1525 <= tmp_8_i_i_i_fu_1052_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_block_pp0_stage13_11001 = ap_const_boolean_0))) then
                p_033_3_10_i_i_i_reg_468 <= ap_phi_precharge_reg_pp0_iter0_p_033_3_10_i_i_i_reg_468;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_block_pp0_stage14_11001 = ap_const_boolean_0))) then
                p_033_3_11_i_i_i_reg_479 <= ap_phi_precharge_reg_pp0_iter0_p_033_3_11_i_i_i_reg_479;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_block_pp0_stage15_11001 = ap_const_boolean_0))) then
                p_033_3_12_i_i_i_reg_490 <= ap_phi_precharge_reg_pp0_iter0_p_033_3_12_i_i_i_reg_490;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_block_pp0_stage16_11001 = ap_const_boolean_0))) then
                p_033_3_13_i_i_i_reg_501 <= ap_phi_precharge_reg_pp0_iter0_p_033_3_13_i_i_i_reg_501;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_block_pp0_stage17_11001 = ap_const_boolean_0))) then
                p_033_3_14_i_i_i_reg_512 <= ap_phi_precharge_reg_pp0_iter0_p_033_3_14_i_i_i_reg_512;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_block_pp0_stage18_11001 = ap_const_boolean_0))) then
                p_033_3_15_i_i_i_reg_523 <= ap_phi_precharge_reg_pp0_iter0_p_033_3_15_i_i_i_reg_523;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_block_pp0_stage19_11001 = ap_const_boolean_0))) then
                p_033_3_16_i_i_i_reg_534 <= ap_phi_precharge_reg_pp0_iter0_p_033_3_16_i_i_i_reg_534;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_block_pp0_stage20_11001 = ap_const_boolean_0))) then
                p_033_3_17_i_i_i_reg_545 <= ap_phi_precharge_reg_pp0_iter0_p_033_3_17_i_i_i_reg_545;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21) and (ap_block_pp0_stage21_11001 = ap_const_boolean_0))) then
                p_033_3_18_i_i_i_reg_556 <= ap_phi_precharge_reg_pp0_iter0_p_033_3_18_i_i_i_reg_556;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage22) and (ap_block_pp0_stage22_11001 = ap_const_boolean_0))) then
                p_033_3_19_i_i_i_reg_567 <= ap_phi_precharge_reg_pp0_iter0_p_033_3_19_i_i_i_reg_567;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_block_pp0_stage3_11001 = ap_const_boolean_0))) then
                p_033_3_1_i_i_i_reg_358 <= ap_phi_precharge_reg_pp0_iter0_p_033_3_1_i_i_i_reg_358;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_block_pp0_stage23_11001 = ap_const_boolean_0))) then
                p_033_3_20_i_i_i_reg_578 <= ap_phi_precharge_reg_pp0_iter0_p_033_3_20_i_i_i_reg_578;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage24) and (ap_block_pp0_stage24_11001 = ap_const_boolean_0))) then
                p_033_3_21_i_i_i_reg_589 <= ap_phi_precharge_reg_pp0_iter0_p_033_3_21_i_i_i_reg_589;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage25) and (ap_block_pp0_stage25_11001 = ap_const_boolean_0))) then
                p_033_3_22_i_i_i_reg_600 <= ap_phi_precharge_reg_pp0_iter0_p_033_3_22_i_i_i_reg_600;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage26) and (ap_block_pp0_stage26_11001 = ap_const_boolean_0))) then
                p_033_3_23_i_i_i_reg_611 <= ap_phi_precharge_reg_pp0_iter0_p_033_3_23_i_i_i_reg_611;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage27) and (ap_block_pp0_stage27_11001 = ap_const_boolean_0))) then
                p_033_3_24_i_i_i_reg_622 <= ap_phi_precharge_reg_pp0_iter0_p_033_3_24_i_i_i_reg_622;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage28) and (ap_block_pp0_stage28_11001 = ap_const_boolean_0))) then
                p_033_3_25_i_i_i_reg_633 <= ap_phi_precharge_reg_pp0_iter0_p_033_3_25_i_i_i_reg_633;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage29) and (ap_block_pp0_stage29_11001 = ap_const_boolean_0))) then
                p_033_3_26_i_i_i_reg_644 <= ap_phi_precharge_reg_pp0_iter0_p_033_3_26_i_i_i_reg_644;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage30) and (ap_block_pp0_stage30_11001 = ap_const_boolean_0))) then
                p_033_3_27_i_i_i_reg_655 <= ap_phi_precharge_reg_pp0_iter0_p_033_3_27_i_i_i_reg_655;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4_11001 = ap_const_boolean_0))) then
                p_033_3_2_i_i_i_reg_369 <= ap_phi_precharge_reg_pp0_iter0_p_033_3_2_i_i_i_reg_369;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_block_pp0_stage5_11001 = ap_const_boolean_0))) then
                p_033_3_3_i_i_i_reg_380 <= ap_phi_precharge_reg_pp0_iter0_p_033_3_3_i_i_i_reg_380;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_block_pp0_stage6_11001 = ap_const_boolean_0))) then
                p_033_3_4_i_i_i_reg_391 <= ap_phi_precharge_reg_pp0_iter0_p_033_3_4_i_i_i_reg_391;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_block_pp0_stage7_11001 = ap_const_boolean_0))) then
                p_033_3_5_i_i_i_reg_402 <= ap_phi_precharge_reg_pp0_iter0_p_033_3_5_i_i_i_reg_402;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_block_pp0_stage8_11001 = ap_const_boolean_0))) then
                p_033_3_6_i_i_i_reg_413 <= ap_phi_precharge_reg_pp0_iter0_p_033_3_6_i_i_i_reg_413;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_block_pp0_stage9_11001 = ap_const_boolean_0))) then
                p_033_3_7_i_i_i_reg_424 <= ap_phi_precharge_reg_pp0_iter0_p_033_3_7_i_i_i_reg_424;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_block_pp0_stage10_11001 = ap_const_boolean_0))) then
                p_033_3_8_i_i_i_reg_435 <= ap_phi_precharge_reg_pp0_iter0_p_033_3_8_i_i_i_reg_435;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_block_pp0_stage11_11001 = ap_const_boolean_0))) then
                p_033_3_9_i_i_i_reg_446 <= ap_phi_precharge_reg_pp0_iter0_p_033_3_9_i_i_i_reg_446;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_block_pp0_stage12_11001 = ap_const_boolean_0))) then
                p_033_3_i_i_i_163_reg_457 <= ap_phi_precharge_reg_pp0_iter0_p_033_3_i_i_i_163_reg_457;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_block_pp0_stage2_11001 = ap_const_boolean_0))) then
                p_033_3_i_i_i_reg_348 <= ap_phi_precharge_reg_pp0_iter0_p_033_3_i_i_i_reg_348;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state36)) then
                sum_i_reg_1853 <= sum_i_fu_1278_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_block_pp0_stage1_11001 = ap_const_boolean_0))) then
                x_1_reg_1569 <= x_1_fu_1065_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                y_reg_1516 <= y_fu_1037_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state41)) then
                yoffset_reg_1883 <= yoffset_fu_1309_p2;
            end if;
        end if;
    end process;
    tmp_1_cast_i_reg_1321(59) <= '0';
    tmp_6_cast_i_i_i_reg_1347(26 downto 11) <= "0000000000000000";
    tmp_4_i_reg_1507(31 downto 12) <= "00000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, width_empty_n, height_empty_n, stride_empty_n, m_axi_aximm_V_BVALID, aximm_V_offset_empty_n, ap_enable_reg_pp0_iter0, exitcond1_i_reg_1521, ap_CS_fsm_state37, ap_enable_reg_pp1_iter2, ap_CS_fsm_state45, exitcond1_i_i_i_fu_1032_p2, ap_CS_fsm_state2, ap_sig_ioackin_m_axi_aximm_V_AWREADY, exitcond_i_fu_1293_p2, ap_enable_reg_pp1_iter0, ap_enable_reg_pp1_iter1, ap_block_pp0_stage1_subdone, ap_block_pp0_stage31_subdone, ap_block_pp1_stage0_subdone, ap_block_pp0_stage0_subdone, ap_block_pp0_stage2_subdone, ap_block_pp0_stage3_subdone, ap_block_pp0_stage4_subdone, ap_block_pp0_stage5_subdone, ap_block_pp0_stage6_subdone, ap_block_pp0_stage7_subdone, ap_block_pp0_stage8_subdone, ap_block_pp0_stage9_subdone, ap_block_pp0_stage10_subdone, ap_block_pp0_stage11_subdone, ap_block_pp0_stage12_subdone, ap_block_pp0_stage13_subdone, ap_block_pp0_stage14_subdone, ap_block_pp0_stage15_subdone, ap_block_pp0_stage16_subdone, ap_block_pp0_stage17_subdone, ap_block_pp0_stage18_subdone, ap_block_pp0_stage19_subdone, ap_block_pp0_stage20_subdone, ap_block_pp0_stage21_subdone, ap_block_pp0_stage22_subdone, ap_block_pp0_stage23_subdone, ap_block_pp0_stage24_subdone, ap_block_pp0_stage25_subdone, ap_block_pp0_stage26_subdone, ap_block_pp0_stage27_subdone, ap_block_pp0_stage28_subdone, ap_block_pp0_stage29_subdone, ap_block_pp0_stage30_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and not(((ap_const_logic_0 = ap_start) or (ap_done_reg = ap_const_logic_1) or (ap_const_logic_0 = aximm_V_offset_empty_n) or (ap_const_logic_0 = width_empty_n) or (ap_const_logic_0 = height_empty_n) or (ap_const_logic_0 = stride_empty_n))))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv1_1 = exitcond1_i_i_i_fu_1032_p2))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((ap_block_pp0_stage0_subdone = ap_const_boolean_0)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if (((ap_block_pp0_stage1_subdone = ap_const_boolean_0) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_block_pp0_stage1_subdone = ap_const_boolean_0) and (exitcond1_i_reg_1521 = ap_const_lv1_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_block_pp0_stage1_subdone = ap_const_boolean_0) and (exitcond1_i_reg_1521 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state36;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_block_pp0_stage2_subdone = ap_const_boolean_0)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_block_pp0_stage3_subdone = ap_const_boolean_0)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when ap_ST_fsm_pp0_stage4 => 
                if ((ap_block_pp0_stage4_subdone = ap_const_boolean_0)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                end if;
            when ap_ST_fsm_pp0_stage5 => 
                if ((ap_block_pp0_stage5_subdone = ap_const_boolean_0)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                end if;
            when ap_ST_fsm_pp0_stage6 => 
                if ((ap_block_pp0_stage6_subdone = ap_const_boolean_0)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                end if;
            when ap_ST_fsm_pp0_stage7 => 
                if ((ap_block_pp0_stage7_subdone = ap_const_boolean_0)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage8;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                end if;
            when ap_ST_fsm_pp0_stage8 => 
                if ((ap_block_pp0_stage8_subdone = ap_const_boolean_0)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage9;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage8;
                end if;
            when ap_ST_fsm_pp0_stage9 => 
                if ((ap_block_pp0_stage9_subdone = ap_const_boolean_0)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage10;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage9;
                end if;
            when ap_ST_fsm_pp0_stage10 => 
                if ((ap_block_pp0_stage10_subdone = ap_const_boolean_0)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage11;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage10;
                end if;
            when ap_ST_fsm_pp0_stage11 => 
                if ((ap_block_pp0_stage11_subdone = ap_const_boolean_0)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage12;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage11;
                end if;
            when ap_ST_fsm_pp0_stage12 => 
                if ((ap_block_pp0_stage12_subdone = ap_const_boolean_0)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage13;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage12;
                end if;
            when ap_ST_fsm_pp0_stage13 => 
                if ((ap_block_pp0_stage13_subdone = ap_const_boolean_0)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage14;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage13;
                end if;
            when ap_ST_fsm_pp0_stage14 => 
                if ((ap_block_pp0_stage14_subdone = ap_const_boolean_0)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage15;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage14;
                end if;
            when ap_ST_fsm_pp0_stage15 => 
                if ((ap_block_pp0_stage15_subdone = ap_const_boolean_0)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage16;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage15;
                end if;
            when ap_ST_fsm_pp0_stage16 => 
                if ((ap_block_pp0_stage16_subdone = ap_const_boolean_0)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage17;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage16;
                end if;
            when ap_ST_fsm_pp0_stage17 => 
                if ((ap_block_pp0_stage17_subdone = ap_const_boolean_0)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage18;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage17;
                end if;
            when ap_ST_fsm_pp0_stage18 => 
                if ((ap_block_pp0_stage18_subdone = ap_const_boolean_0)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage19;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage18;
                end if;
            when ap_ST_fsm_pp0_stage19 => 
                if ((ap_block_pp0_stage19_subdone = ap_const_boolean_0)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage20;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage19;
                end if;
            when ap_ST_fsm_pp0_stage20 => 
                if ((ap_block_pp0_stage20_subdone = ap_const_boolean_0)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage21;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage20;
                end if;
            when ap_ST_fsm_pp0_stage21 => 
                if ((ap_block_pp0_stage21_subdone = ap_const_boolean_0)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage22;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage21;
                end if;
            when ap_ST_fsm_pp0_stage22 => 
                if ((ap_block_pp0_stage22_subdone = ap_const_boolean_0)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage23;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage22;
                end if;
            when ap_ST_fsm_pp0_stage23 => 
                if ((ap_block_pp0_stage23_subdone = ap_const_boolean_0)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage24;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage23;
                end if;
            when ap_ST_fsm_pp0_stage24 => 
                if ((ap_block_pp0_stage24_subdone = ap_const_boolean_0)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage25;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage24;
                end if;
            when ap_ST_fsm_pp0_stage25 => 
                if ((ap_block_pp0_stage25_subdone = ap_const_boolean_0)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage26;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage25;
                end if;
            when ap_ST_fsm_pp0_stage26 => 
                if ((ap_block_pp0_stage26_subdone = ap_const_boolean_0)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage27;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage26;
                end if;
            when ap_ST_fsm_pp0_stage27 => 
                if ((ap_block_pp0_stage27_subdone = ap_const_boolean_0)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage28;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage27;
                end if;
            when ap_ST_fsm_pp0_stage28 => 
                if ((ap_block_pp0_stage28_subdone = ap_const_boolean_0)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage29;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage28;
                end if;
            when ap_ST_fsm_pp0_stage29 => 
                if ((ap_block_pp0_stage29_subdone = ap_const_boolean_0)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage30;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage29;
                end if;
            when ap_ST_fsm_pp0_stage30 => 
                if ((ap_block_pp0_stage30_subdone = ap_const_boolean_0)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage31;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage30;
                end if;
            when ap_ST_fsm_pp0_stage31 => 
                if ((ap_block_pp0_stage31_subdone = ap_const_boolean_0)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage31;
                end if;
            when ap_ST_fsm_state36 => 
                ap_NS_fsm <= ap_ST_fsm_state37;
            when ap_ST_fsm_state37 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state37) and (ap_sig_ioackin_m_axi_aximm_V_AWREADY = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state37;
                end if;
            when ap_ST_fsm_pp1_stage0 => 
                if ((not(((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_subdone = ap_const_boolean_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_0))) and not(((ap_const_logic_1 = ap_enable_reg_pp1_iter0) and (ap_block_pp1_stage0_subdone = ap_const_boolean_0) and (ap_const_lv1_1 = exitcond_i_fu_1293_p2) and (ap_enable_reg_pp1_iter1 = ap_const_logic_0))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                elsif ((((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_subdone = ap_const_boolean_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_0)) or ((ap_const_logic_1 = ap_enable_reg_pp1_iter0) and (ap_block_pp1_stage0_subdone = ap_const_boolean_0) and (ap_const_lv1_1 = exitcond_i_fu_1293_p2) and (ap_enable_reg_pp1_iter1 = ap_const_logic_0)))) then
                    ap_NS_fsm <= ap_ST_fsm_state41;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                end if;
            when ap_ST_fsm_state41 => 
                ap_NS_fsm <= ap_ST_fsm_state42;
            when ap_ST_fsm_state42 => 
                ap_NS_fsm <= ap_ST_fsm_state43;
            when ap_ST_fsm_state43 => 
                ap_NS_fsm <= ap_ST_fsm_state44;
            when ap_ST_fsm_state44 => 
                ap_NS_fsm <= ap_ST_fsm_state45;
            when ap_ST_fsm_state45 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state45) and (m_axi_aximm_V_BVALID = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state45;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(3);
    ap_CS_fsm_pp0_stage10 <= ap_CS_fsm(12);
    ap_CS_fsm_pp0_stage11 <= ap_CS_fsm(13);
    ap_CS_fsm_pp0_stage12 <= ap_CS_fsm(14);
    ap_CS_fsm_pp0_stage13 <= ap_CS_fsm(15);
    ap_CS_fsm_pp0_stage14 <= ap_CS_fsm(16);
    ap_CS_fsm_pp0_stage15 <= ap_CS_fsm(17);
    ap_CS_fsm_pp0_stage16 <= ap_CS_fsm(18);
    ap_CS_fsm_pp0_stage17 <= ap_CS_fsm(19);
    ap_CS_fsm_pp0_stage18 <= ap_CS_fsm(20);
    ap_CS_fsm_pp0_stage19 <= ap_CS_fsm(21);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(4);
    ap_CS_fsm_pp0_stage20 <= ap_CS_fsm(22);
    ap_CS_fsm_pp0_stage21 <= ap_CS_fsm(23);
    ap_CS_fsm_pp0_stage22 <= ap_CS_fsm(24);
    ap_CS_fsm_pp0_stage23 <= ap_CS_fsm(25);
    ap_CS_fsm_pp0_stage24 <= ap_CS_fsm(26);
    ap_CS_fsm_pp0_stage25 <= ap_CS_fsm(27);
    ap_CS_fsm_pp0_stage26 <= ap_CS_fsm(28);
    ap_CS_fsm_pp0_stage27 <= ap_CS_fsm(29);
    ap_CS_fsm_pp0_stage28 <= ap_CS_fsm(30);
    ap_CS_fsm_pp0_stage29 <= ap_CS_fsm(31);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(5);
    ap_CS_fsm_pp0_stage30 <= ap_CS_fsm(32);
    ap_CS_fsm_pp0_stage31 <= ap_CS_fsm(33);
    ap_CS_fsm_pp0_stage4 <= ap_CS_fsm(6);
    ap_CS_fsm_pp0_stage5 <= ap_CS_fsm(7);
    ap_CS_fsm_pp0_stage6 <= ap_CS_fsm(8);
    ap_CS_fsm_pp0_stage7 <= ap_CS_fsm(9);
    ap_CS_fsm_pp0_stage8 <= ap_CS_fsm(10);
    ap_CS_fsm_pp0_stage9 <= ap_CS_fsm(11);
    ap_CS_fsm_pp1_stage0 <= ap_CS_fsm(36);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state36 <= ap_CS_fsm(34);
    ap_CS_fsm_state37 <= ap_CS_fsm(35);
    ap_CS_fsm_state41 <= ap_CS_fsm(37);
    ap_CS_fsm_state45 <= ap_CS_fsm(41);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(stream_V_empty_n, ap_enable_reg_pp0_iter1, ap_predicate_op296_read_state35)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_logic_0 = stream_V_empty_n) and (ap_const_boolean_1 = ap_predicate_op296_read_state35));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(stream_V_empty_n, ap_enable_reg_pp0_iter1, ap_predicate_op296_read_state35)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_logic_0 = stream_V_empty_n) and (ap_const_boolean_1 = ap_predicate_op296_read_state35));
    end process;

        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage10 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage10_11001_assign_proc : process(stream_V_empty_n, ap_enable_reg_pp0_iter0, ap_predicate_op186_read_state13)
    begin
                ap_block_pp0_stage10_11001 <= ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_0 = stream_V_empty_n) and (ap_const_boolean_1 = ap_predicate_op186_read_state13));
    end process;


    ap_block_pp0_stage10_subdone_assign_proc : process(stream_V_empty_n, ap_enable_reg_pp0_iter0, ap_predicate_op186_read_state13)
    begin
                ap_block_pp0_stage10_subdone <= ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_0 = stream_V_empty_n) and (ap_const_boolean_1 = ap_predicate_op186_read_state13));
    end process;

        ap_block_pp0_stage11 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage11_11001_assign_proc : process(stream_V_empty_n, ap_enable_reg_pp0_iter0, ap_predicate_op191_read_state14)
    begin
                ap_block_pp0_stage11_11001 <= ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_0 = stream_V_empty_n) and (ap_const_boolean_1 = ap_predicate_op191_read_state14));
    end process;


    ap_block_pp0_stage11_subdone_assign_proc : process(stream_V_empty_n, ap_enable_reg_pp0_iter0, ap_predicate_op191_read_state14)
    begin
                ap_block_pp0_stage11_subdone <= ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_0 = stream_V_empty_n) and (ap_const_boolean_1 = ap_predicate_op191_read_state14));
    end process;

        ap_block_pp0_stage12 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage12_11001_assign_proc : process(stream_V_empty_n, ap_enable_reg_pp0_iter0, ap_predicate_op196_read_state15)
    begin
                ap_block_pp0_stage12_11001 <= ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_0 = stream_V_empty_n) and (ap_const_boolean_1 = ap_predicate_op196_read_state15));
    end process;


    ap_block_pp0_stage12_subdone_assign_proc : process(stream_V_empty_n, ap_enable_reg_pp0_iter0, ap_predicate_op196_read_state15)
    begin
                ap_block_pp0_stage12_subdone <= ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_0 = stream_V_empty_n) and (ap_const_boolean_1 = ap_predicate_op196_read_state15));
    end process;

        ap_block_pp0_stage13 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage13_11001_assign_proc : process(stream_V_empty_n, ap_enable_reg_pp0_iter0, ap_predicate_op201_read_state16)
    begin
                ap_block_pp0_stage13_11001 <= ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_0 = stream_V_empty_n) and (ap_const_boolean_1 = ap_predicate_op201_read_state16));
    end process;


    ap_block_pp0_stage13_subdone_assign_proc : process(stream_V_empty_n, ap_enable_reg_pp0_iter0, ap_predicate_op201_read_state16)
    begin
                ap_block_pp0_stage13_subdone <= ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_0 = stream_V_empty_n) and (ap_const_boolean_1 = ap_predicate_op201_read_state16));
    end process;

        ap_block_pp0_stage14 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage14_11001_assign_proc : process(stream_V_empty_n, ap_enable_reg_pp0_iter0, ap_predicate_op206_read_state17)
    begin
                ap_block_pp0_stage14_11001 <= ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_0 = stream_V_empty_n) and (ap_const_boolean_1 = ap_predicate_op206_read_state17));
    end process;


    ap_block_pp0_stage14_subdone_assign_proc : process(stream_V_empty_n, ap_enable_reg_pp0_iter0, ap_predicate_op206_read_state17)
    begin
                ap_block_pp0_stage14_subdone <= ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_0 = stream_V_empty_n) and (ap_const_boolean_1 = ap_predicate_op206_read_state17));
    end process;

        ap_block_pp0_stage15 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage15_11001_assign_proc : process(stream_V_empty_n, ap_enable_reg_pp0_iter0, ap_predicate_op211_read_state18)
    begin
                ap_block_pp0_stage15_11001 <= ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_0 = stream_V_empty_n) and (ap_const_boolean_1 = ap_predicate_op211_read_state18));
    end process;


    ap_block_pp0_stage15_subdone_assign_proc : process(stream_V_empty_n, ap_enable_reg_pp0_iter0, ap_predicate_op211_read_state18)
    begin
                ap_block_pp0_stage15_subdone <= ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_0 = stream_V_empty_n) and (ap_const_boolean_1 = ap_predicate_op211_read_state18));
    end process;

        ap_block_pp0_stage16 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage16_11001_assign_proc : process(stream_V_empty_n, ap_enable_reg_pp0_iter0, ap_predicate_op216_read_state19)
    begin
                ap_block_pp0_stage16_11001 <= ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_0 = stream_V_empty_n) and (ap_const_boolean_1 = ap_predicate_op216_read_state19));
    end process;


    ap_block_pp0_stage16_subdone_assign_proc : process(stream_V_empty_n, ap_enable_reg_pp0_iter0, ap_predicate_op216_read_state19)
    begin
                ap_block_pp0_stage16_subdone <= ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_0 = stream_V_empty_n) and (ap_const_boolean_1 = ap_predicate_op216_read_state19));
    end process;

        ap_block_pp0_stage17 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage17_11001_assign_proc : process(stream_V_empty_n, ap_enable_reg_pp0_iter0, ap_predicate_op221_read_state20)
    begin
                ap_block_pp0_stage17_11001 <= ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_0 = stream_V_empty_n) and (ap_const_boolean_1 = ap_predicate_op221_read_state20));
    end process;


    ap_block_pp0_stage17_subdone_assign_proc : process(stream_V_empty_n, ap_enable_reg_pp0_iter0, ap_predicate_op221_read_state20)
    begin
                ap_block_pp0_stage17_subdone <= ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_0 = stream_V_empty_n) and (ap_const_boolean_1 = ap_predicate_op221_read_state20));
    end process;

        ap_block_pp0_stage18 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage18_11001_assign_proc : process(stream_V_empty_n, ap_enable_reg_pp0_iter0, ap_predicate_op226_read_state21)
    begin
                ap_block_pp0_stage18_11001 <= ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_0 = stream_V_empty_n) and (ap_const_boolean_1 = ap_predicate_op226_read_state21));
    end process;


    ap_block_pp0_stage18_subdone_assign_proc : process(stream_V_empty_n, ap_enable_reg_pp0_iter0, ap_predicate_op226_read_state21)
    begin
                ap_block_pp0_stage18_subdone <= ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_0 = stream_V_empty_n) and (ap_const_boolean_1 = ap_predicate_op226_read_state21));
    end process;

        ap_block_pp0_stage19 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage19_11001_assign_proc : process(stream_V_empty_n, ap_enable_reg_pp0_iter0, ap_predicate_op231_read_state22)
    begin
                ap_block_pp0_stage19_11001 <= ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_0 = stream_V_empty_n) and (ap_const_boolean_1 = ap_predicate_op231_read_state22));
    end process;


    ap_block_pp0_stage19_subdone_assign_proc : process(stream_V_empty_n, ap_enable_reg_pp0_iter0, ap_predicate_op231_read_state22)
    begin
                ap_block_pp0_stage19_subdone <= ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_0 = stream_V_empty_n) and (ap_const_boolean_1 = ap_predicate_op231_read_state22));
    end process;


    ap_block_pp0_stage1_11001_assign_proc : process(stream_V_empty_n, ap_enable_reg_pp0_iter0, ap_predicate_op141_read_state4)
    begin
                ap_block_pp0_stage1_11001 <= ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_0 = stream_V_empty_n) and (ap_const_boolean_1 = ap_predicate_op141_read_state4));
    end process;


    ap_block_pp0_stage1_subdone_assign_proc : process(stream_V_empty_n, ap_enable_reg_pp0_iter0, ap_predicate_op141_read_state4)
    begin
                ap_block_pp0_stage1_subdone <= ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_0 = stream_V_empty_n) and (ap_const_boolean_1 = ap_predicate_op141_read_state4));
    end process;

        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage20 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage20_11001_assign_proc : process(stream_V_empty_n, ap_enable_reg_pp0_iter0, ap_predicate_op236_read_state23)
    begin
                ap_block_pp0_stage20_11001 <= ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_0 = stream_V_empty_n) and (ap_const_boolean_1 = ap_predicate_op236_read_state23));
    end process;


    ap_block_pp0_stage20_subdone_assign_proc : process(stream_V_empty_n, ap_enable_reg_pp0_iter0, ap_predicate_op236_read_state23)
    begin
                ap_block_pp0_stage20_subdone <= ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_0 = stream_V_empty_n) and (ap_const_boolean_1 = ap_predicate_op236_read_state23));
    end process;

        ap_block_pp0_stage21 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage21_11001_assign_proc : process(stream_V_empty_n, ap_enable_reg_pp0_iter0, ap_predicate_op241_read_state24)
    begin
                ap_block_pp0_stage21_11001 <= ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_0 = stream_V_empty_n) and (ap_const_boolean_1 = ap_predicate_op241_read_state24));
    end process;


    ap_block_pp0_stage21_subdone_assign_proc : process(stream_V_empty_n, ap_enable_reg_pp0_iter0, ap_predicate_op241_read_state24)
    begin
                ap_block_pp0_stage21_subdone <= ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_0 = stream_V_empty_n) and (ap_const_boolean_1 = ap_predicate_op241_read_state24));
    end process;

        ap_block_pp0_stage22 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage22_11001_assign_proc : process(stream_V_empty_n, ap_enable_reg_pp0_iter0, ap_predicate_op246_read_state25)
    begin
                ap_block_pp0_stage22_11001 <= ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_0 = stream_V_empty_n) and (ap_const_boolean_1 = ap_predicate_op246_read_state25));
    end process;


    ap_block_pp0_stage22_subdone_assign_proc : process(stream_V_empty_n, ap_enable_reg_pp0_iter0, ap_predicate_op246_read_state25)
    begin
                ap_block_pp0_stage22_subdone <= ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_0 = stream_V_empty_n) and (ap_const_boolean_1 = ap_predicate_op246_read_state25));
    end process;

        ap_block_pp0_stage23 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage23_11001_assign_proc : process(stream_V_empty_n, ap_enable_reg_pp0_iter0, ap_predicate_op251_read_state26)
    begin
                ap_block_pp0_stage23_11001 <= ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_0 = stream_V_empty_n) and (ap_const_boolean_1 = ap_predicate_op251_read_state26));
    end process;


    ap_block_pp0_stage23_subdone_assign_proc : process(stream_V_empty_n, ap_enable_reg_pp0_iter0, ap_predicate_op251_read_state26)
    begin
                ap_block_pp0_stage23_subdone <= ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_0 = stream_V_empty_n) and (ap_const_boolean_1 = ap_predicate_op251_read_state26));
    end process;

        ap_block_pp0_stage24 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage24_11001_assign_proc : process(stream_V_empty_n, ap_enable_reg_pp0_iter0, ap_predicate_op256_read_state27)
    begin
                ap_block_pp0_stage24_11001 <= ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_0 = stream_V_empty_n) and (ap_const_boolean_1 = ap_predicate_op256_read_state27));
    end process;


    ap_block_pp0_stage24_subdone_assign_proc : process(stream_V_empty_n, ap_enable_reg_pp0_iter0, ap_predicate_op256_read_state27)
    begin
                ap_block_pp0_stage24_subdone <= ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_0 = stream_V_empty_n) and (ap_const_boolean_1 = ap_predicate_op256_read_state27));
    end process;

        ap_block_pp0_stage25 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage25_11001_assign_proc : process(stream_V_empty_n, ap_enable_reg_pp0_iter0, ap_predicate_op261_read_state28)
    begin
                ap_block_pp0_stage25_11001 <= ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_0 = stream_V_empty_n) and (ap_const_boolean_1 = ap_predicate_op261_read_state28));
    end process;


    ap_block_pp0_stage25_subdone_assign_proc : process(stream_V_empty_n, ap_enable_reg_pp0_iter0, ap_predicate_op261_read_state28)
    begin
                ap_block_pp0_stage25_subdone <= ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_0 = stream_V_empty_n) and (ap_const_boolean_1 = ap_predicate_op261_read_state28));
    end process;

        ap_block_pp0_stage26 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage26_11001_assign_proc : process(stream_V_empty_n, ap_enable_reg_pp0_iter0, ap_predicate_op266_read_state29)
    begin
                ap_block_pp0_stage26_11001 <= ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_0 = stream_V_empty_n) and (ap_const_boolean_1 = ap_predicate_op266_read_state29));
    end process;


    ap_block_pp0_stage26_subdone_assign_proc : process(stream_V_empty_n, ap_enable_reg_pp0_iter0, ap_predicate_op266_read_state29)
    begin
                ap_block_pp0_stage26_subdone <= ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_0 = stream_V_empty_n) and (ap_const_boolean_1 = ap_predicate_op266_read_state29));
    end process;

        ap_block_pp0_stage27 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage27_11001_assign_proc : process(stream_V_empty_n, ap_enable_reg_pp0_iter0, ap_predicate_op271_read_state30)
    begin
                ap_block_pp0_stage27_11001 <= ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_0 = stream_V_empty_n) and (ap_const_boolean_1 = ap_predicate_op271_read_state30));
    end process;


    ap_block_pp0_stage27_subdone_assign_proc : process(stream_V_empty_n, ap_enable_reg_pp0_iter0, ap_predicate_op271_read_state30)
    begin
                ap_block_pp0_stage27_subdone <= ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_0 = stream_V_empty_n) and (ap_const_boolean_1 = ap_predicate_op271_read_state30));
    end process;

        ap_block_pp0_stage28 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage28_11001_assign_proc : process(stream_V_empty_n, ap_enable_reg_pp0_iter0, ap_predicate_op276_read_state31)
    begin
                ap_block_pp0_stage28_11001 <= ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_0 = stream_V_empty_n) and (ap_const_boolean_1 = ap_predicate_op276_read_state31));
    end process;


    ap_block_pp0_stage28_subdone_assign_proc : process(stream_V_empty_n, ap_enable_reg_pp0_iter0, ap_predicate_op276_read_state31)
    begin
                ap_block_pp0_stage28_subdone <= ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_0 = stream_V_empty_n) and (ap_const_boolean_1 = ap_predicate_op276_read_state31));
    end process;

        ap_block_pp0_stage29 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage29_11001_assign_proc : process(stream_V_empty_n, ap_enable_reg_pp0_iter0, ap_predicate_op281_read_state32)
    begin
                ap_block_pp0_stage29_11001 <= ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_0 = stream_V_empty_n) and (ap_const_boolean_1 = ap_predicate_op281_read_state32));
    end process;


    ap_block_pp0_stage29_subdone_assign_proc : process(stream_V_empty_n, ap_enable_reg_pp0_iter0, ap_predicate_op281_read_state32)
    begin
                ap_block_pp0_stage29_subdone <= ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_0 = stream_V_empty_n) and (ap_const_boolean_1 = ap_predicate_op281_read_state32));
    end process;


    ap_block_pp0_stage2_11001_assign_proc : process(stream_V_empty_n, ap_enable_reg_pp0_iter0, ap_predicate_op146_read_state5)
    begin
                ap_block_pp0_stage2_11001 <= ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_0 = stream_V_empty_n) and (ap_const_boolean_1 = ap_predicate_op146_read_state5));
    end process;


    ap_block_pp0_stage2_subdone_assign_proc : process(stream_V_empty_n, ap_enable_reg_pp0_iter0, ap_predicate_op146_read_state5)
    begin
                ap_block_pp0_stage2_subdone <= ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_0 = stream_V_empty_n) and (ap_const_boolean_1 = ap_predicate_op146_read_state5));
    end process;

        ap_block_pp0_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage30 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage30_11001_assign_proc : process(stream_V_empty_n, ap_enable_reg_pp0_iter0, ap_predicate_op288_read_state33)
    begin
                ap_block_pp0_stage30_11001 <= ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_0 = stream_V_empty_n) and (ap_const_boolean_1 = ap_predicate_op288_read_state33));
    end process;


    ap_block_pp0_stage30_subdone_assign_proc : process(stream_V_empty_n, ap_enable_reg_pp0_iter0, ap_predicate_op288_read_state33)
    begin
                ap_block_pp0_stage30_subdone <= ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_0 = stream_V_empty_n) and (ap_const_boolean_1 = ap_predicate_op288_read_state33));
    end process;

        ap_block_pp0_stage31 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage31_11001_assign_proc : process(stream_V_empty_n, ap_enable_reg_pp0_iter0, ap_predicate_op292_read_state34)
    begin
                ap_block_pp0_stage31_11001 <= ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_0 = stream_V_empty_n) and (ap_const_boolean_1 = ap_predicate_op292_read_state34));
    end process;


    ap_block_pp0_stage31_subdone_assign_proc : process(stream_V_empty_n, ap_enable_reg_pp0_iter0, ap_predicate_op292_read_state34)
    begin
                ap_block_pp0_stage31_subdone <= ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_0 = stream_V_empty_n) and (ap_const_boolean_1 = ap_predicate_op292_read_state34));
    end process;


    ap_block_pp0_stage3_11001_assign_proc : process(stream_V_empty_n, ap_enable_reg_pp0_iter0, ap_predicate_op151_read_state6)
    begin
                ap_block_pp0_stage3_11001 <= ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_0 = stream_V_empty_n) and (ap_const_boolean_1 = ap_predicate_op151_read_state6));
    end process;


    ap_block_pp0_stage3_subdone_assign_proc : process(stream_V_empty_n, ap_enable_reg_pp0_iter0, ap_predicate_op151_read_state6)
    begin
                ap_block_pp0_stage3_subdone <= ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_0 = stream_V_empty_n) and (ap_const_boolean_1 = ap_predicate_op151_read_state6));
    end process;

        ap_block_pp0_stage4 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage4_11001_assign_proc : process(stream_V_empty_n, ap_enable_reg_pp0_iter0, ap_predicate_op156_read_state7)
    begin
                ap_block_pp0_stage4_11001 <= ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_0 = stream_V_empty_n) and (ap_const_boolean_1 = ap_predicate_op156_read_state7));
    end process;


    ap_block_pp0_stage4_subdone_assign_proc : process(stream_V_empty_n, ap_enable_reg_pp0_iter0, ap_predicate_op156_read_state7)
    begin
                ap_block_pp0_stage4_subdone <= ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_0 = stream_V_empty_n) and (ap_const_boolean_1 = ap_predicate_op156_read_state7));
    end process;

        ap_block_pp0_stage5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage5_11001_assign_proc : process(stream_V_empty_n, ap_enable_reg_pp0_iter0, ap_predicate_op161_read_state8)
    begin
                ap_block_pp0_stage5_11001 <= ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_0 = stream_V_empty_n) and (ap_const_boolean_1 = ap_predicate_op161_read_state8));
    end process;


    ap_block_pp0_stage5_subdone_assign_proc : process(stream_V_empty_n, ap_enable_reg_pp0_iter0, ap_predicate_op161_read_state8)
    begin
                ap_block_pp0_stage5_subdone <= ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_0 = stream_V_empty_n) and (ap_const_boolean_1 = ap_predicate_op161_read_state8));
    end process;

        ap_block_pp0_stage6 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage6_11001_assign_proc : process(stream_V_empty_n, ap_enable_reg_pp0_iter0, ap_predicate_op166_read_state9)
    begin
                ap_block_pp0_stage6_11001 <= ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_0 = stream_V_empty_n) and (ap_const_boolean_1 = ap_predicate_op166_read_state9));
    end process;


    ap_block_pp0_stage6_subdone_assign_proc : process(stream_V_empty_n, ap_enable_reg_pp0_iter0, ap_predicate_op166_read_state9)
    begin
                ap_block_pp0_stage6_subdone <= ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_0 = stream_V_empty_n) and (ap_const_boolean_1 = ap_predicate_op166_read_state9));
    end process;

        ap_block_pp0_stage7 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage7_11001_assign_proc : process(stream_V_empty_n, ap_enable_reg_pp0_iter0, ap_predicate_op171_read_state10)
    begin
                ap_block_pp0_stage7_11001 <= ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_0 = stream_V_empty_n) and (ap_const_boolean_1 = ap_predicate_op171_read_state10));
    end process;


    ap_block_pp0_stage7_subdone_assign_proc : process(stream_V_empty_n, ap_enable_reg_pp0_iter0, ap_predicate_op171_read_state10)
    begin
                ap_block_pp0_stage7_subdone <= ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_0 = stream_V_empty_n) and (ap_const_boolean_1 = ap_predicate_op171_read_state10));
    end process;

        ap_block_pp0_stage8 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage8_11001_assign_proc : process(stream_V_empty_n, ap_enable_reg_pp0_iter0, ap_predicate_op176_read_state11)
    begin
                ap_block_pp0_stage8_11001 <= ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_0 = stream_V_empty_n) and (ap_const_boolean_1 = ap_predicate_op176_read_state11));
    end process;


    ap_block_pp0_stage8_subdone_assign_proc : process(stream_V_empty_n, ap_enable_reg_pp0_iter0, ap_predicate_op176_read_state11)
    begin
                ap_block_pp0_stage8_subdone <= ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_0 = stream_V_empty_n) and (ap_const_boolean_1 = ap_predicate_op176_read_state11));
    end process;

        ap_block_pp0_stage9 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage9_11001_assign_proc : process(stream_V_empty_n, ap_enable_reg_pp0_iter0, ap_predicate_op181_read_state12)
    begin
                ap_block_pp0_stage9_11001 <= ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_0 = stream_V_empty_n) and (ap_const_boolean_1 = ap_predicate_op181_read_state12));
    end process;


    ap_block_pp0_stage9_subdone_assign_proc : process(stream_V_empty_n, ap_enable_reg_pp0_iter0, ap_predicate_op181_read_state12)
    begin
                ap_block_pp0_stage9_subdone <= ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_0 = stream_V_empty_n) and (ap_const_boolean_1 = ap_predicate_op181_read_state12));
    end process;

        ap_block_pp1_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage0_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp1_stage0_11001_assign_proc : process(ap_enable_reg_pp1_iter2, ap_block_state40_io)
    begin
                ap_block_pp1_stage0_11001 <= ((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_const_boolean_1 = ap_block_state40_io));
    end process;


    ap_block_pp1_stage0_subdone_assign_proc : process(ap_enable_reg_pp1_iter2, ap_block_state40_io)
    begin
                ap_block_pp1_stage0_subdone <= ((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_const_boolean_1 = ap_block_state40_io));
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg, width_empty_n, height_empty_n, stride_empty_n, aximm_V_offset_empty_n)
    begin
                ap_block_state1 <= ((ap_const_logic_0 = ap_start) or (ap_done_reg = ap_const_logic_1) or (ap_const_logic_0 = aximm_V_offset_empty_n) or (ap_const_logic_0 = width_empty_n) or (ap_const_logic_0 = height_empty_n) or (ap_const_logic_0 = stride_empty_n));
    end process;


    ap_block_state10_pp0_stage7_iter0_assign_proc : process(stream_V_empty_n, ap_predicate_op171_read_state10)
    begin
                ap_block_state10_pp0_stage7_iter0 <= ((ap_const_logic_0 = stream_V_empty_n) and (ap_const_boolean_1 = ap_predicate_op171_read_state10));
    end process;


    ap_block_state11_pp0_stage8_iter0_assign_proc : process(stream_V_empty_n, ap_predicate_op176_read_state11)
    begin
                ap_block_state11_pp0_stage8_iter0 <= ((ap_const_logic_0 = stream_V_empty_n) and (ap_const_boolean_1 = ap_predicate_op176_read_state11));
    end process;


    ap_block_state12_pp0_stage9_iter0_assign_proc : process(stream_V_empty_n, ap_predicate_op181_read_state12)
    begin
                ap_block_state12_pp0_stage9_iter0 <= ((ap_const_logic_0 = stream_V_empty_n) and (ap_const_boolean_1 = ap_predicate_op181_read_state12));
    end process;


    ap_block_state13_pp0_stage10_iter0_assign_proc : process(stream_V_empty_n, ap_predicate_op186_read_state13)
    begin
                ap_block_state13_pp0_stage10_iter0 <= ((ap_const_logic_0 = stream_V_empty_n) and (ap_const_boolean_1 = ap_predicate_op186_read_state13));
    end process;


    ap_block_state14_pp0_stage11_iter0_assign_proc : process(stream_V_empty_n, ap_predicate_op191_read_state14)
    begin
                ap_block_state14_pp0_stage11_iter0 <= ((ap_const_logic_0 = stream_V_empty_n) and (ap_const_boolean_1 = ap_predicate_op191_read_state14));
    end process;


    ap_block_state15_pp0_stage12_iter0_assign_proc : process(stream_V_empty_n, ap_predicate_op196_read_state15)
    begin
                ap_block_state15_pp0_stage12_iter0 <= ((ap_const_logic_0 = stream_V_empty_n) and (ap_const_boolean_1 = ap_predicate_op196_read_state15));
    end process;


    ap_block_state16_pp0_stage13_iter0_assign_proc : process(stream_V_empty_n, ap_predicate_op201_read_state16)
    begin
                ap_block_state16_pp0_stage13_iter0 <= ((ap_const_logic_0 = stream_V_empty_n) and (ap_const_boolean_1 = ap_predicate_op201_read_state16));
    end process;


    ap_block_state17_pp0_stage14_iter0_assign_proc : process(stream_V_empty_n, ap_predicate_op206_read_state17)
    begin
                ap_block_state17_pp0_stage14_iter0 <= ((ap_const_logic_0 = stream_V_empty_n) and (ap_const_boolean_1 = ap_predicate_op206_read_state17));
    end process;


    ap_block_state18_pp0_stage15_iter0_assign_proc : process(stream_V_empty_n, ap_predicate_op211_read_state18)
    begin
                ap_block_state18_pp0_stage15_iter0 <= ((ap_const_logic_0 = stream_V_empty_n) and (ap_const_boolean_1 = ap_predicate_op211_read_state18));
    end process;


    ap_block_state19_pp0_stage16_iter0_assign_proc : process(stream_V_empty_n, ap_predicate_op216_read_state19)
    begin
                ap_block_state19_pp0_stage16_iter0 <= ((ap_const_logic_0 = stream_V_empty_n) and (ap_const_boolean_1 = ap_predicate_op216_read_state19));
    end process;


    ap_block_state20_pp0_stage17_iter0_assign_proc : process(stream_V_empty_n, ap_predicate_op221_read_state20)
    begin
                ap_block_state20_pp0_stage17_iter0 <= ((ap_const_logic_0 = stream_V_empty_n) and (ap_const_boolean_1 = ap_predicate_op221_read_state20));
    end process;


    ap_block_state21_pp0_stage18_iter0_assign_proc : process(stream_V_empty_n, ap_predicate_op226_read_state21)
    begin
                ap_block_state21_pp0_stage18_iter0 <= ((ap_const_logic_0 = stream_V_empty_n) and (ap_const_boolean_1 = ap_predicate_op226_read_state21));
    end process;


    ap_block_state22_pp0_stage19_iter0_assign_proc : process(stream_V_empty_n, ap_predicate_op231_read_state22)
    begin
                ap_block_state22_pp0_stage19_iter0 <= ((ap_const_logic_0 = stream_V_empty_n) and (ap_const_boolean_1 = ap_predicate_op231_read_state22));
    end process;


    ap_block_state23_pp0_stage20_iter0_assign_proc : process(stream_V_empty_n, ap_predicate_op236_read_state23)
    begin
                ap_block_state23_pp0_stage20_iter0 <= ((ap_const_logic_0 = stream_V_empty_n) and (ap_const_boolean_1 = ap_predicate_op236_read_state23));
    end process;


    ap_block_state24_pp0_stage21_iter0_assign_proc : process(stream_V_empty_n, ap_predicate_op241_read_state24)
    begin
                ap_block_state24_pp0_stage21_iter0 <= ((ap_const_logic_0 = stream_V_empty_n) and (ap_const_boolean_1 = ap_predicate_op241_read_state24));
    end process;


    ap_block_state25_pp0_stage22_iter0_assign_proc : process(stream_V_empty_n, ap_predicate_op246_read_state25)
    begin
                ap_block_state25_pp0_stage22_iter0 <= ((ap_const_logic_0 = stream_V_empty_n) and (ap_const_boolean_1 = ap_predicate_op246_read_state25));
    end process;


    ap_block_state26_pp0_stage23_iter0_assign_proc : process(stream_V_empty_n, ap_predicate_op251_read_state26)
    begin
                ap_block_state26_pp0_stage23_iter0 <= ((ap_const_logic_0 = stream_V_empty_n) and (ap_const_boolean_1 = ap_predicate_op251_read_state26));
    end process;


    ap_block_state27_pp0_stage24_iter0_assign_proc : process(stream_V_empty_n, ap_predicate_op256_read_state27)
    begin
                ap_block_state27_pp0_stage24_iter0 <= ((ap_const_logic_0 = stream_V_empty_n) and (ap_const_boolean_1 = ap_predicate_op256_read_state27));
    end process;


    ap_block_state28_pp0_stage25_iter0_assign_proc : process(stream_V_empty_n, ap_predicate_op261_read_state28)
    begin
                ap_block_state28_pp0_stage25_iter0 <= ((ap_const_logic_0 = stream_V_empty_n) and (ap_const_boolean_1 = ap_predicate_op261_read_state28));
    end process;


    ap_block_state29_pp0_stage26_iter0_assign_proc : process(stream_V_empty_n, ap_predicate_op266_read_state29)
    begin
                ap_block_state29_pp0_stage26_iter0 <= ((ap_const_logic_0 = stream_V_empty_n) and (ap_const_boolean_1 = ap_predicate_op266_read_state29));
    end process;


    ap_block_state30_pp0_stage27_iter0_assign_proc : process(stream_V_empty_n, ap_predicate_op271_read_state30)
    begin
                ap_block_state30_pp0_stage27_iter0 <= ((ap_const_logic_0 = stream_V_empty_n) and (ap_const_boolean_1 = ap_predicate_op271_read_state30));
    end process;


    ap_block_state31_pp0_stage28_iter0_assign_proc : process(stream_V_empty_n, ap_predicate_op276_read_state31)
    begin
                ap_block_state31_pp0_stage28_iter0 <= ((ap_const_logic_0 = stream_V_empty_n) and (ap_const_boolean_1 = ap_predicate_op276_read_state31));
    end process;


    ap_block_state32_pp0_stage29_iter0_assign_proc : process(stream_V_empty_n, ap_predicate_op281_read_state32)
    begin
                ap_block_state32_pp0_stage29_iter0 <= ((ap_const_logic_0 = stream_V_empty_n) and (ap_const_boolean_1 = ap_predicate_op281_read_state32));
    end process;


    ap_block_state33_pp0_stage30_iter0_assign_proc : process(stream_V_empty_n, ap_predicate_op288_read_state33)
    begin
                ap_block_state33_pp0_stage30_iter0 <= ((ap_const_logic_0 = stream_V_empty_n) and (ap_const_boolean_1 = ap_predicate_op288_read_state33));
    end process;


    ap_block_state34_pp0_stage31_iter0_assign_proc : process(stream_V_empty_n, ap_predicate_op292_read_state34)
    begin
                ap_block_state34_pp0_stage31_iter0 <= ((ap_const_logic_0 = stream_V_empty_n) and (ap_const_boolean_1 = ap_predicate_op292_read_state34));
    end process;


    ap_block_state35_pp0_stage0_iter1_assign_proc : process(stream_V_empty_n, ap_predicate_op296_read_state35)
    begin
                ap_block_state35_pp0_stage0_iter1 <= ((ap_const_logic_0 = stream_V_empty_n) and (ap_const_boolean_1 = ap_predicate_op296_read_state35));
    end process;

        ap_block_state38_pp1_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state39_pp1_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state40_io_assign_proc : process(ap_reg_pp1_iter1_exitcond_i_reg_1864, ap_sig_ioackin_m_axi_aximm_V_WREADY)
    begin
                ap_block_state40_io <= ((ap_const_lv1_0 = ap_reg_pp1_iter1_exitcond_i_reg_1864) and (ap_const_logic_0 = ap_sig_ioackin_m_axi_aximm_V_WREADY));
    end process;

        ap_block_state40_pp1_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state4_pp0_stage1_iter0_assign_proc : process(stream_V_empty_n, ap_predicate_op141_read_state4)
    begin
                ap_block_state4_pp0_stage1_iter0 <= ((ap_const_logic_0 = stream_V_empty_n) and (ap_const_boolean_1 = ap_predicate_op141_read_state4));
    end process;


    ap_block_state5_pp0_stage2_iter0_assign_proc : process(stream_V_empty_n, ap_predicate_op146_read_state5)
    begin
                ap_block_state5_pp0_stage2_iter0 <= ((ap_const_logic_0 = stream_V_empty_n) and (ap_const_boolean_1 = ap_predicate_op146_read_state5));
    end process;


    ap_block_state6_pp0_stage3_iter0_assign_proc : process(stream_V_empty_n, ap_predicate_op151_read_state6)
    begin
                ap_block_state6_pp0_stage3_iter0 <= ((ap_const_logic_0 = stream_V_empty_n) and (ap_const_boolean_1 = ap_predicate_op151_read_state6));
    end process;


    ap_block_state7_pp0_stage4_iter0_assign_proc : process(stream_V_empty_n, ap_predicate_op156_read_state7)
    begin
                ap_block_state7_pp0_stage4_iter0 <= ((ap_const_logic_0 = stream_V_empty_n) and (ap_const_boolean_1 = ap_predicate_op156_read_state7));
    end process;


    ap_block_state8_pp0_stage5_iter0_assign_proc : process(stream_V_empty_n, ap_predicate_op161_read_state8)
    begin
                ap_block_state8_pp0_stage5_iter0 <= ((ap_const_logic_0 = stream_V_empty_n) and (ap_const_boolean_1 = ap_predicate_op161_read_state8));
    end process;


    ap_block_state9_pp0_stage6_iter0_assign_proc : process(stream_V_empty_n, ap_predicate_op166_read_state9)
    begin
                ap_block_state9_pp0_stage6_iter0 <= ((ap_const_logic_0 = stream_V_empty_n) and (ap_const_boolean_1 = ap_predicate_op166_read_state9));
    end process;


    ap_condition_1273_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage31, ap_block_pp0_stage31_11001)
    begin
                ap_condition_1273 <= ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage31) and (ap_block_pp0_stage31_11001 = ap_const_boolean_0));
    end process;


    ap_condition_1382_assign_proc : process(exitcond1_i_reg_1521, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
                ap_condition_1382 <= ((ap_const_lv1_0 = exitcond1_i_reg_1521) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_block_pp0_stage0 = ap_const_boolean_0));
    end process;


    ap_condition_2255_assign_proc : process(ap_enable_reg_pp0_iter0, exitcond1_i_reg_1521, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12_11001)
    begin
                ap_condition_2255 <= ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_i_reg_1521) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_block_pp0_stage12_11001 = ap_const_boolean_0));
    end process;


    ap_condition_2259_assign_proc : process(ap_enable_reg_pp0_iter0, exitcond1_i_reg_1521, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13_11001)
    begin
                ap_condition_2259 <= ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_i_reg_1521) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_block_pp0_stage13_11001 = ap_const_boolean_0));
    end process;


    ap_condition_2263_assign_proc : process(ap_enable_reg_pp0_iter0, exitcond1_i_reg_1521, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14_11001)
    begin
                ap_condition_2263 <= ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_i_reg_1521) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_block_pp0_stage14_11001 = ap_const_boolean_0));
    end process;


    ap_condition_2267_assign_proc : process(ap_enable_reg_pp0_iter0, exitcond1_i_reg_1521, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001)
    begin
                ap_condition_2267 <= ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_i_reg_1521) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_block_pp0_stage15_11001 = ap_const_boolean_0));
    end process;


    ap_condition_2271_assign_proc : process(ap_enable_reg_pp0_iter0, exitcond1_i_reg_1521, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001)
    begin
                ap_condition_2271 <= ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_i_reg_1521) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_block_pp0_stage16_11001 = ap_const_boolean_0));
    end process;


    ap_condition_2275_assign_proc : process(ap_enable_reg_pp0_iter0, exitcond1_i_reg_1521, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001)
    begin
                ap_condition_2275 <= ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_i_reg_1521) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_block_pp0_stage17_11001 = ap_const_boolean_0));
    end process;


    ap_condition_2279_assign_proc : process(ap_enable_reg_pp0_iter0, exitcond1_i_reg_1521, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001)
    begin
                ap_condition_2279 <= ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_i_reg_1521) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_block_pp0_stage18_11001 = ap_const_boolean_0));
    end process;


    ap_condition_2283_assign_proc : process(ap_enable_reg_pp0_iter0, exitcond1_i_reg_1521, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19_11001)
    begin
                ap_condition_2283 <= ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_i_reg_1521) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_block_pp0_stage19_11001 = ap_const_boolean_0));
    end process;


    ap_condition_2287_assign_proc : process(ap_enable_reg_pp0_iter0, exitcond1_i_reg_1521, ap_CS_fsm_pp0_stage20, ap_block_pp0_stage20_11001)
    begin
                ap_condition_2287 <= ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_i_reg_1521) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_block_pp0_stage20_11001 = ap_const_boolean_0));
    end process;


    ap_condition_2291_assign_proc : process(ap_enable_reg_pp0_iter0, exitcond1_i_reg_1521, ap_CS_fsm_pp0_stage21, ap_block_pp0_stage21_11001)
    begin
                ap_condition_2291 <= ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_i_reg_1521) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21) and (ap_block_pp0_stage21_11001 = ap_const_boolean_0));
    end process;


    ap_condition_2295_assign_proc : process(ap_enable_reg_pp0_iter0, exitcond1_i_reg_1521, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
                ap_condition_2295 <= ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_i_reg_1521) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_block_pp0_stage2_11001 = ap_const_boolean_0));
    end process;


    ap_condition_2299_assign_proc : process(ap_enable_reg_pp0_iter0, exitcond1_i_reg_1521, ap_CS_fsm_pp0_stage22, ap_block_pp0_stage22_11001)
    begin
                ap_condition_2299 <= ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_i_reg_1521) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage22) and (ap_block_pp0_stage22_11001 = ap_const_boolean_0));
    end process;


    ap_condition_2303_assign_proc : process(ap_enable_reg_pp0_iter0, exitcond1_i_reg_1521, ap_CS_fsm_pp0_stage23, ap_block_pp0_stage23_11001)
    begin
                ap_condition_2303 <= ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_i_reg_1521) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_block_pp0_stage23_11001 = ap_const_boolean_0));
    end process;


    ap_condition_2307_assign_proc : process(ap_enable_reg_pp0_iter0, exitcond1_i_reg_1521, ap_CS_fsm_pp0_stage24, ap_block_pp0_stage24_11001)
    begin
                ap_condition_2307 <= ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_i_reg_1521) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage24) and (ap_block_pp0_stage24_11001 = ap_const_boolean_0));
    end process;


    ap_condition_2311_assign_proc : process(ap_enable_reg_pp0_iter0, exitcond1_i_reg_1521, ap_CS_fsm_pp0_stage25, ap_block_pp0_stage25_11001)
    begin
                ap_condition_2311 <= ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_i_reg_1521) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage25) and (ap_block_pp0_stage25_11001 = ap_const_boolean_0));
    end process;


    ap_condition_2315_assign_proc : process(ap_enable_reg_pp0_iter0, exitcond1_i_reg_1521, ap_CS_fsm_pp0_stage26, ap_block_pp0_stage26_11001)
    begin
                ap_condition_2315 <= ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_i_reg_1521) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage26) and (ap_block_pp0_stage26_11001 = ap_const_boolean_0));
    end process;


    ap_condition_2319_assign_proc : process(ap_enable_reg_pp0_iter0, exitcond1_i_reg_1521, ap_CS_fsm_pp0_stage27, ap_block_pp0_stage27_11001)
    begin
                ap_condition_2319 <= ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_i_reg_1521) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage27) and (ap_block_pp0_stage27_11001 = ap_const_boolean_0));
    end process;


    ap_condition_2323_assign_proc : process(ap_enable_reg_pp0_iter0, exitcond1_i_reg_1521, ap_CS_fsm_pp0_stage28, ap_block_pp0_stage28_11001)
    begin
                ap_condition_2323 <= ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_i_reg_1521) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage28) and (ap_block_pp0_stage28_11001 = ap_const_boolean_0));
    end process;


    ap_condition_2327_assign_proc : process(ap_enable_reg_pp0_iter0, exitcond1_i_reg_1521, ap_CS_fsm_pp0_stage29, ap_block_pp0_stage29_11001)
    begin
                ap_condition_2327 <= ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_i_reg_1521) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage29) and (ap_block_pp0_stage29_11001 = ap_const_boolean_0));
    end process;


    ap_condition_2331_assign_proc : process(ap_enable_reg_pp0_iter0, exitcond1_i_reg_1521, ap_CS_fsm_pp0_stage30, ap_block_pp0_stage30_11001)
    begin
                ap_condition_2331 <= ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_i_reg_1521) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage30) and (ap_block_pp0_stage30_11001 = ap_const_boolean_0));
    end process;


    ap_condition_2335_assign_proc : process(ap_enable_reg_pp0_iter0, exitcond1_i_reg_1521, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
                ap_condition_2335 <= ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_i_reg_1521) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_block_pp0_stage3_11001 = ap_const_boolean_0));
    end process;


    ap_condition_2339_assign_proc : process(ap_enable_reg_pp0_iter0, exitcond1_i_reg_1521, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001)
    begin
                ap_condition_2339 <= ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_i_reg_1521) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4_11001 = ap_const_boolean_0));
    end process;


    ap_condition_2343_assign_proc : process(ap_enable_reg_pp0_iter0, exitcond1_i_reg_1521, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001)
    begin
                ap_condition_2343 <= ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_i_reg_1521) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_block_pp0_stage5_11001 = ap_const_boolean_0));
    end process;


    ap_condition_2347_assign_proc : process(ap_enable_reg_pp0_iter0, exitcond1_i_reg_1521, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001)
    begin
                ap_condition_2347 <= ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_i_reg_1521) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_block_pp0_stage6_11001 = ap_const_boolean_0));
    end process;


    ap_condition_2351_assign_proc : process(ap_enable_reg_pp0_iter0, exitcond1_i_reg_1521, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001)
    begin
                ap_condition_2351 <= ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_i_reg_1521) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_block_pp0_stage7_11001 = ap_const_boolean_0));
    end process;


    ap_condition_2355_assign_proc : process(ap_enable_reg_pp0_iter0, exitcond1_i_reg_1521, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
                ap_condition_2355 <= ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_i_reg_1521) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_block_pp0_stage8_11001 = ap_const_boolean_0));
    end process;


    ap_condition_2359_assign_proc : process(ap_enable_reg_pp0_iter0, exitcond1_i_reg_1521, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001)
    begin
                ap_condition_2359 <= ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_i_reg_1521) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_block_pp0_stage9_11001 = ap_const_boolean_0));
    end process;


    ap_condition_2363_assign_proc : process(ap_enable_reg_pp0_iter0, exitcond1_i_reg_1521, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001)
    begin
                ap_condition_2363 <= ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_i_reg_1521) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_block_pp0_stage10_11001 = ap_const_boolean_0));
    end process;


    ap_condition_2367_assign_proc : process(ap_enable_reg_pp0_iter0, exitcond1_i_reg_1521, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11_11001)
    begin
                ap_condition_2367 <= ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_i_reg_1521) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_block_pp0_stage11_11001 = ap_const_boolean_0));
    end process;


    ap_condition_2371_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, exitcond1_i_reg_1521, ap_block_pp0_stage1_11001)
    begin
                ap_condition_2371 <= ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_i_reg_1521) and (ap_block_pp0_stage1_11001 = ap_const_boolean_0));
    end process;


    ap_condition_pp0_exit_iter0_state4_assign_proc : process(exitcond1_i_reg_1521)
    begin
        if ((exitcond1_i_reg_1521 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state4 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state4 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp1_exit_iter0_state38_assign_proc : process(exitcond_i_fu_1293_p2)
    begin
        if ((ap_const_lv1_1 = exitcond_i_fu_1293_p2)) then 
            ap_condition_pp1_exit_iter0_state38 <= ap_const_logic_1;
        else 
            ap_condition_pp1_exit_iter0_state38 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_done_reg, exitcond1_i_i_i_fu_1032_p2, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv1_1 = exitcond1_i_i_i_fu_1032_p2))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_pp1 <= (ap_idle_pp1 xor ap_const_logic_1);
    ap_ext_blocking_cur_n <= (aximm_V_blk_n_AW and aximm_V_blk_n_W and aximm_V_blk_n_B);
    ap_ext_blocking_n <= (ap_ext_blocking_cur_n and ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_logic_0 = ap_enable_reg_pp0_iter0) and (ap_const_logic_0 = ap_enable_reg_pp0_iter1))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp1_assign_proc : process(ap_enable_reg_pp1_iter2, ap_enable_reg_pp1_iter0, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_const_logic_0 = ap_enable_reg_pp1_iter0) and (ap_const_logic_0 = ap_enable_reg_pp1_iter1) and (ap_const_logic_0 = ap_enable_reg_pp1_iter2))) then 
            ap_idle_pp1 <= ap_const_logic_1;
        else 
            ap_idle_pp1 <= ap_const_logic_0;
        end if; 
    end process;

    ap_int_blocking_cur_n <= (stream_V_blk_n and width_blk_n and height_blk_n and stride_blk_n and aximm_V_offset_blk_n);
    ap_int_blocking_n <= (ap_int_blocking_cur_n and ap_const_logic_1);
    ap_phi_precharge_reg_pp0_iter0_p_033_3_29_i_i_i_reg_677 <= "XXXXXXXX";
    ap_phi_precharge_reg_pp0_iter0_p_033_3_30_i_i_i_reg_687 <= "XXXXXXXX";

    ap_predicate_op141_read_state4_assign_proc : process(exitcond1_i_reg_1521, or_cond_i_i_i_reg_1560)
    begin
                ap_predicate_op141_read_state4 <= ((ap_const_lv1_0 = exitcond1_i_reg_1521) and (or_cond_i_i_i_reg_1560 = ap_const_lv1_1));
    end process;


    ap_predicate_op146_read_state5_assign_proc : process(exitcond1_i_reg_1521, or_cond_1_i_i_i_reg_1579)
    begin
                ap_predicate_op146_read_state5 <= ((ap_const_lv1_0 = exitcond1_i_reg_1521) and (ap_const_lv1_1 = or_cond_1_i_i_i_reg_1579));
    end process;


    ap_predicate_op151_read_state6_assign_proc : process(exitcond1_i_reg_1521, or_cond_2_i_i_i_reg_1588)
    begin
                ap_predicate_op151_read_state6 <= ((ap_const_lv1_0 = exitcond1_i_reg_1521) and (ap_const_lv1_1 = or_cond_2_i_i_i_reg_1588));
    end process;


    ap_predicate_op156_read_state7_assign_proc : process(exitcond1_i_reg_1521, or_cond_3_i_i_i_reg_1597)
    begin
                ap_predicate_op156_read_state7 <= ((ap_const_lv1_0 = exitcond1_i_reg_1521) and (ap_const_lv1_1 = or_cond_3_i_i_i_reg_1597));
    end process;


    ap_predicate_op161_read_state8_assign_proc : process(exitcond1_i_reg_1521, or_cond_4_i_i_i_reg_1606)
    begin
                ap_predicate_op161_read_state8 <= ((ap_const_lv1_0 = exitcond1_i_reg_1521) and (ap_const_lv1_1 = or_cond_4_i_i_i_reg_1606));
    end process;


    ap_predicate_op166_read_state9_assign_proc : process(exitcond1_i_reg_1521, or_cond_5_i_i_i_reg_1615)
    begin
                ap_predicate_op166_read_state9 <= ((ap_const_lv1_0 = exitcond1_i_reg_1521) and (ap_const_lv1_1 = or_cond_5_i_i_i_reg_1615));
    end process;


    ap_predicate_op171_read_state10_assign_proc : process(exitcond1_i_reg_1521, or_cond_6_i_i_i_reg_1624)
    begin
                ap_predicate_op171_read_state10 <= ((ap_const_lv1_0 = exitcond1_i_reg_1521) and (ap_const_lv1_1 = or_cond_6_i_i_i_reg_1624));
    end process;


    ap_predicate_op176_read_state11_assign_proc : process(exitcond1_i_reg_1521, or_cond_7_i_i_i_reg_1633)
    begin
                ap_predicate_op176_read_state11 <= ((ap_const_lv1_0 = exitcond1_i_reg_1521) and (ap_const_lv1_1 = or_cond_7_i_i_i_reg_1633));
    end process;


    ap_predicate_op181_read_state12_assign_proc : process(exitcond1_i_reg_1521, or_cond_8_i_i_i_reg_1642)
    begin
                ap_predicate_op181_read_state12 <= ((ap_const_lv1_0 = exitcond1_i_reg_1521) and (ap_const_lv1_1 = or_cond_8_i_i_i_reg_1642));
    end process;


    ap_predicate_op186_read_state13_assign_proc : process(exitcond1_i_reg_1521, or_cond_9_i_i_i_reg_1651)
    begin
                ap_predicate_op186_read_state13 <= ((ap_const_lv1_0 = exitcond1_i_reg_1521) and (ap_const_lv1_1 = or_cond_9_i_i_i_reg_1651));
    end process;


    ap_predicate_op191_read_state14_assign_proc : process(exitcond1_i_reg_1521, or_cond_i_i_i_162_reg_1660)
    begin
                ap_predicate_op191_read_state14 <= ((ap_const_lv1_0 = exitcond1_i_reg_1521) and (ap_const_lv1_1 = or_cond_i_i_i_162_reg_1660));
    end process;


    ap_predicate_op196_read_state15_assign_proc : process(exitcond1_i_reg_1521, or_cond_10_i_i_i_reg_1669)
    begin
                ap_predicate_op196_read_state15 <= ((ap_const_lv1_0 = exitcond1_i_reg_1521) and (ap_const_lv1_1 = or_cond_10_i_i_i_reg_1669));
    end process;


    ap_predicate_op201_read_state16_assign_proc : process(exitcond1_i_reg_1521, or_cond_11_i_i_i_reg_1678)
    begin
                ap_predicate_op201_read_state16 <= ((ap_const_lv1_0 = exitcond1_i_reg_1521) and (ap_const_lv1_1 = or_cond_11_i_i_i_reg_1678));
    end process;


    ap_predicate_op206_read_state17_assign_proc : process(exitcond1_i_reg_1521, or_cond_12_i_i_i_reg_1687)
    begin
                ap_predicate_op206_read_state17 <= ((ap_const_lv1_0 = exitcond1_i_reg_1521) and (ap_const_lv1_1 = or_cond_12_i_i_i_reg_1687));
    end process;


    ap_predicate_op211_read_state18_assign_proc : process(exitcond1_i_reg_1521, or_cond_13_i_i_i_reg_1696)
    begin
                ap_predicate_op211_read_state18 <= ((ap_const_lv1_0 = exitcond1_i_reg_1521) and (ap_const_lv1_1 = or_cond_13_i_i_i_reg_1696));
    end process;


    ap_predicate_op216_read_state19_assign_proc : process(exitcond1_i_reg_1521, or_cond_14_i_i_i_reg_1705)
    begin
                ap_predicate_op216_read_state19 <= ((ap_const_lv1_0 = exitcond1_i_reg_1521) and (ap_const_lv1_1 = or_cond_14_i_i_i_reg_1705));
    end process;


    ap_predicate_op221_read_state20_assign_proc : process(exitcond1_i_reg_1521, or_cond_15_i_i_i_reg_1714)
    begin
                ap_predicate_op221_read_state20 <= ((ap_const_lv1_0 = exitcond1_i_reg_1521) and (ap_const_lv1_1 = or_cond_15_i_i_i_reg_1714));
    end process;


    ap_predicate_op226_read_state21_assign_proc : process(exitcond1_i_reg_1521, or_cond_16_i_i_i_reg_1723)
    begin
                ap_predicate_op226_read_state21 <= ((ap_const_lv1_0 = exitcond1_i_reg_1521) and (ap_const_lv1_1 = or_cond_16_i_i_i_reg_1723));
    end process;


    ap_predicate_op231_read_state22_assign_proc : process(exitcond1_i_reg_1521, or_cond_17_i_i_i_reg_1732)
    begin
                ap_predicate_op231_read_state22 <= ((ap_const_lv1_0 = exitcond1_i_reg_1521) and (ap_const_lv1_1 = or_cond_17_i_i_i_reg_1732));
    end process;


    ap_predicate_op236_read_state23_assign_proc : process(exitcond1_i_reg_1521, or_cond_18_i_i_i_reg_1741)
    begin
                ap_predicate_op236_read_state23 <= ((ap_const_lv1_0 = exitcond1_i_reg_1521) and (ap_const_lv1_1 = or_cond_18_i_i_i_reg_1741));
    end process;


    ap_predicate_op241_read_state24_assign_proc : process(exitcond1_i_reg_1521, or_cond_19_i_i_i_reg_1750)
    begin
                ap_predicate_op241_read_state24 <= ((ap_const_lv1_0 = exitcond1_i_reg_1521) and (ap_const_lv1_1 = or_cond_19_i_i_i_reg_1750));
    end process;


    ap_predicate_op246_read_state25_assign_proc : process(exitcond1_i_reg_1521, or_cond_20_i_i_i_reg_1759)
    begin
                ap_predicate_op246_read_state25 <= ((ap_const_lv1_0 = exitcond1_i_reg_1521) and (ap_const_lv1_1 = or_cond_20_i_i_i_reg_1759));
    end process;


    ap_predicate_op251_read_state26_assign_proc : process(exitcond1_i_reg_1521, or_cond_21_i_i_i_reg_1768)
    begin
                ap_predicate_op251_read_state26 <= ((ap_const_lv1_0 = exitcond1_i_reg_1521) and (ap_const_lv1_1 = or_cond_21_i_i_i_reg_1768));
    end process;


    ap_predicate_op256_read_state27_assign_proc : process(exitcond1_i_reg_1521, or_cond_22_i_i_i_reg_1777)
    begin
                ap_predicate_op256_read_state27 <= ((ap_const_lv1_0 = exitcond1_i_reg_1521) and (ap_const_lv1_1 = or_cond_22_i_i_i_reg_1777));
    end process;


    ap_predicate_op261_read_state28_assign_proc : process(exitcond1_i_reg_1521, or_cond_23_i_i_i_reg_1786)
    begin
                ap_predicate_op261_read_state28 <= ((ap_const_lv1_0 = exitcond1_i_reg_1521) and (ap_const_lv1_1 = or_cond_23_i_i_i_reg_1786));
    end process;


    ap_predicate_op266_read_state29_assign_proc : process(exitcond1_i_reg_1521, or_cond_24_i_i_i_reg_1795)
    begin
                ap_predicate_op266_read_state29 <= ((ap_const_lv1_0 = exitcond1_i_reg_1521) and (ap_const_lv1_1 = or_cond_24_i_i_i_reg_1795));
    end process;


    ap_predicate_op271_read_state30_assign_proc : process(exitcond1_i_reg_1521, or_cond_25_i_i_i_reg_1804)
    begin
                ap_predicate_op271_read_state30 <= ((ap_const_lv1_0 = exitcond1_i_reg_1521) and (ap_const_lv1_1 = or_cond_25_i_i_i_reg_1804));
    end process;


    ap_predicate_op276_read_state31_assign_proc : process(exitcond1_i_reg_1521, or_cond_26_i_i_i_reg_1813)
    begin
                ap_predicate_op276_read_state31 <= ((ap_const_lv1_0 = exitcond1_i_reg_1521) and (ap_const_lv1_1 = or_cond_26_i_i_i_reg_1813));
    end process;


    ap_predicate_op281_read_state32_assign_proc : process(exitcond1_i_reg_1521, or_cond_27_i_i_i_reg_1822)
    begin
                ap_predicate_op281_read_state32 <= ((ap_const_lv1_0 = exitcond1_i_reg_1521) and (ap_const_lv1_1 = or_cond_27_i_i_i_reg_1822));
    end process;


    ap_predicate_op288_read_state33_assign_proc : process(exitcond1_i_reg_1521, or_cond_28_i_i_i_reg_1831)
    begin
                ap_predicate_op288_read_state33 <= ((ap_const_lv1_0 = exitcond1_i_reg_1521) and (ap_const_lv1_1 = or_cond_28_i_i_i_reg_1831));
    end process;


    ap_predicate_op292_read_state34_assign_proc : process(exitcond1_i_reg_1521, or_cond_29_i_i_i_reg_1835)
    begin
                ap_predicate_op292_read_state34 <= ((ap_const_lv1_0 = exitcond1_i_reg_1521) and (ap_const_lv1_1 = or_cond_29_i_i_i_reg_1835));
    end process;


    ap_predicate_op296_read_state35_assign_proc : process(exitcond1_i_reg_1521, or_cond_30_i_i_i_reg_1839)
    begin
                ap_predicate_op296_read_state35 <= ((ap_const_lv1_0 = exitcond1_i_reg_1521) and (ap_const_lv1_1 = or_cond_30_i_i_i_reg_1839));
    end process;


    ap_ready_assign_proc : process(exitcond1_i_i_i_fu_1032_p2, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv1_1 = exitcond1_i_i_i_fu_1032_p2))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_ioackin_m_axi_aximm_V_AWREADY_assign_proc : process(m_axi_aximm_V_AWREADY, ap_reg_ioackin_m_axi_aximm_V_AWREADY)
    begin
        if ((ap_const_logic_0 = ap_reg_ioackin_m_axi_aximm_V_AWREADY)) then 
            ap_sig_ioackin_m_axi_aximm_V_AWREADY <= m_axi_aximm_V_AWREADY;
        else 
            ap_sig_ioackin_m_axi_aximm_V_AWREADY <= ap_const_logic_1;
        end if; 
    end process;


    ap_sig_ioackin_m_axi_aximm_V_WREADY_assign_proc : process(m_axi_aximm_V_WREADY, ap_reg_ioackin_m_axi_aximm_V_WREADY)
    begin
        if ((ap_const_logic_0 = ap_reg_ioackin_m_axi_aximm_V_WREADY)) then 
            ap_sig_ioackin_m_axi_aximm_V_WREADY <= m_axi_aximm_V_WREADY;
        else 
            ap_sig_ioackin_m_axi_aximm_V_WREADY <= ap_const_logic_1;
        end if; 
    end process;

    ap_str_blocking_n <= (ap_const_logic_1 and ap_const_logic_1);

    aximm_V_blk_n_AW_assign_proc : process(m_axi_aximm_V_AWREADY, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            aximm_V_blk_n_AW <= m_axi_aximm_V_AWREADY;
        else 
            aximm_V_blk_n_AW <= ap_const_logic_1;
        end if; 
    end process;


    aximm_V_blk_n_B_assign_proc : process(m_axi_aximm_V_BVALID, ap_CS_fsm_state45)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            aximm_V_blk_n_B <= m_axi_aximm_V_BVALID;
        else 
            aximm_V_blk_n_B <= ap_const_logic_1;
        end if; 
    end process;


    aximm_V_blk_n_W_assign_proc : process(m_axi_aximm_V_WREADY, ap_enable_reg_pp1_iter2, ap_block_pp1_stage0, ap_reg_pp1_iter1_exitcond_i_reg_1864)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0 = ap_const_boolean_0) and (ap_const_lv1_0 = ap_reg_pp1_iter1_exitcond_i_reg_1864))) then 
            aximm_V_blk_n_W <= m_axi_aximm_V_WREADY;
        else 
            aximm_V_blk_n_W <= ap_const_logic_1;
        end if; 
    end process;


    aximm_V_offset_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, aximm_V_offset_empty_n)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and not(((ap_const_logic_0 = ap_start) or (ap_done_reg = ap_const_logic_1))))) then 
            aximm_V_offset_blk_n <= aximm_V_offset_empty_n;
        else 
            aximm_V_offset_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    aximm_V_offset_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, width_empty_n, height_empty_n, stride_empty_n, aximm_V_offset_empty_n)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and not(((ap_const_logic_0 = ap_start) or (ap_done_reg = ap_const_logic_1) or (ap_const_logic_0 = aximm_V_offset_empty_n) or (ap_const_logic_0 = width_empty_n) or (ap_const_logic_0 = height_empty_n) or (ap_const_logic_0 = stride_empty_n))))) then 
            aximm_V_offset_read <= ap_const_logic_1;
        else 
            aximm_V_offset_read <= ap_const_logic_0;
        end if; 
    end process;


    buff_V_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, ap_block_pp1_stage0, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, tmp_i_i_i_164_fu_1264_p1, tmp_12_i_i_i_fu_1304_p1)
    begin
        if (((ap_block_pp1_stage0 = ap_const_boolean_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter0))) then 
            buff_V_address0 <= tmp_12_i_i_i_fu_1304_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_block_pp0_stage0 = ap_const_boolean_0))) then 
            buff_V_address0 <= tmp_i_i_i_164_fu_1264_p1(6 - 1 downto 0);
        else 
            buff_V_address0 <= "XXXXXX";
        end if; 
    end process;


    buff_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_block_pp1_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0)))) then 
            buff_V_ce0 <= ap_const_logic_1;
        else 
            buff_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buff_V_d0 <= (((((((((((((((((((((((((((((((p_033_3_30_i_i_i_phi_fu_690_p4 & ap_phi_precharge_reg_pp0_iter1_p_033_3_29_i_i_i_reg_677) & p_033_3_28_i_i_i_reg_666) & p_033_3_27_i_i_i_reg_655) & p_033_3_26_i_i_i_reg_644) & p_033_3_25_i_i_i_reg_633) & p_033_3_24_i_i_i_reg_622) & p_033_3_23_i_i_i_reg_611) & p_033_3_22_i_i_i_reg_600) & p_033_3_21_i_i_i_reg_589) & p_033_3_20_i_i_i_reg_578) & p_033_3_19_i_i_i_reg_567) & p_033_3_18_i_i_i_reg_556) & p_033_3_17_i_i_i_reg_545) & p_033_3_16_i_i_i_reg_534) & p_033_3_15_i_i_i_reg_523) & p_033_3_14_i_i_i_reg_512) & p_033_3_13_i_i_i_reg_501) & p_033_3_12_i_i_i_reg_490) & p_033_3_11_i_i_i_reg_479) & p_033_3_10_i_i_i_reg_468) & p_033_3_i_i_i_163_reg_457) & p_033_3_9_i_i_i_reg_446) & p_033_3_8_i_i_i_reg_435) & p_033_3_7_i_i_i_reg_424) & p_033_3_6_i_i_i_reg_413) & p_033_3_5_i_i_i_reg_402) & p_033_3_4_i_i_i_reg_391) & p_033_3_3_i_i_i_reg_380) & p_033_3_2_i_i_i_reg_369) & p_033_3_1_i_i_i_reg_358) & p_033_3_i_i_i_reg_348);

    buff_V_we0_assign_proc : process(exitcond1_i_reg_1521, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_lv1_0 = exitcond1_i_reg_1521) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0))) then 
            buff_V_we0 <= ap_const_logic_1;
        else 
            buff_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    exitcond1_i_fu_1043_p2 <= "1" when (x_i_i_i_phi_fu_340_p4 = loopWidth_cast6_i_i_i_reg_1331) else "0";
    exitcond1_i_i_i_fu_1032_p2 <= "1" when (y_i_i_i_reg_325 = tmp_3_reg_1326) else "0";
    exitcond_i_fu_1293_p2 <= "1" when (x1_i_i_i_reg_698 = loopWidth_cast6_i_i_i_reg_1331) else "0";

    height_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, height_empty_n)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and not(((ap_const_logic_0 = ap_start) or (ap_done_reg = ap_const_logic_1))))) then 
            height_blk_n <= height_empty_n;
        else 
            height_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    height_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, width_empty_n, height_empty_n, stride_empty_n, aximm_V_offset_empty_n)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and not(((ap_const_logic_0 = ap_start) or (ap_done_reg = ap_const_logic_1) or (ap_const_logic_0 = aximm_V_offset_empty_n) or (ap_const_logic_0 = width_empty_n) or (ap_const_logic_0 = height_empty_n) or (ap_const_logic_0 = stride_empty_n))))) then 
            height_read <= ap_const_logic_1;
        else 
            height_read <= ap_const_logic_0;
        end if; 
    end process;

    icmp3_fu_835_p2 <= "0" when (tmp_6_fu_825_p4 = ap_const_lv4_0) else "1";
    icmp6_fu_869_p2 <= "0" when (tmp_7_fu_859_p4 = ap_const_lv3_0) else "1";
    icmp9_fu_927_p2 <= "0" when (tmp_8_fu_917_p4 = ap_const_lv2_0) else "1";
    icmp_fu_813_p2 <= "0" when (tmp_5_fu_803_p4 = ap_const_lv5_0) else "1";
    loopWidth_cast6_i_i_i_fu_745_p4 <= tmp_1_i_i_i_fu_739_p2(16 downto 5);
    m_axi_aximm_V_ARADDR <= ap_const_lv64_0;
    m_axi_aximm_V_ARBURST <= ap_const_lv2_0;
    m_axi_aximm_V_ARCACHE <= ap_const_lv4_0;
    m_axi_aximm_V_ARID <= ap_const_lv1_0;
    m_axi_aximm_V_ARLEN <= ap_const_lv32_0;
    m_axi_aximm_V_ARLOCK <= ap_const_lv2_0;
    m_axi_aximm_V_ARPROT <= ap_const_lv3_0;
    m_axi_aximm_V_ARQOS <= ap_const_lv4_0;
    m_axi_aximm_V_ARREGION <= ap_const_lv4_0;
    m_axi_aximm_V_ARSIZE <= ap_const_lv3_0;
    m_axi_aximm_V_ARUSER <= ap_const_lv1_0;
    m_axi_aximm_V_ARVALID <= ap_const_logic_0;
    m_axi_aximm_V_AWADDR <= sum_cast_i_fu_1283_p1;
    m_axi_aximm_V_AWBURST <= ap_const_lv2_0;
    m_axi_aximm_V_AWCACHE <= ap_const_lv4_0;
    m_axi_aximm_V_AWID <= ap_const_lv1_0;
    m_axi_aximm_V_AWLEN <= tmp_4_i_reg_1507;
    m_axi_aximm_V_AWLOCK <= ap_const_lv2_0;
    m_axi_aximm_V_AWPROT <= ap_const_lv3_0;
    m_axi_aximm_V_AWQOS <= ap_const_lv4_0;
    m_axi_aximm_V_AWREGION <= ap_const_lv4_0;
    m_axi_aximm_V_AWSIZE <= ap_const_lv3_0;
    m_axi_aximm_V_AWUSER <= ap_const_lv1_0;

    m_axi_aximm_V_AWVALID_assign_proc : process(ap_CS_fsm_state37, ap_reg_ioackin_m_axi_aximm_V_AWREADY)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state37) and (ap_const_logic_0 = ap_reg_ioackin_m_axi_aximm_V_AWREADY))) then 
            m_axi_aximm_V_AWVALID <= ap_const_logic_1;
        else 
            m_axi_aximm_V_AWVALID <= ap_const_logic_0;
        end if; 
    end process;


    m_axi_aximm_V_BREADY_assign_proc : process(m_axi_aximm_V_BVALID, ap_CS_fsm_state45)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state45) and (m_axi_aximm_V_BVALID = ap_const_logic_1))) then 
            m_axi_aximm_V_BREADY <= ap_const_logic_1;
        else 
            m_axi_aximm_V_BREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_aximm_V_RREADY <= ap_const_logic_0;
    m_axi_aximm_V_WDATA <= buff_V_load_reg_1878;
    m_axi_aximm_V_WID <= ap_const_lv1_0;
    m_axi_aximm_V_WLAST <= ap_const_logic_0;
    m_axi_aximm_V_WSTRB <= ap_const_lv32_FFFFFFFF;
    m_axi_aximm_V_WUSER <= ap_const_lv1_0;

    m_axi_aximm_V_WVALID_assign_proc : process(ap_enable_reg_pp1_iter2, ap_reg_pp1_iter1_exitcond_i_reg_1864, ap_reg_ioackin_m_axi_aximm_V_WREADY, ap_block_pp1_stage0_01001)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_const_lv1_0 = ap_reg_pp1_iter1_exitcond_i_reg_1864) and (ap_block_pp1_stage0_01001 = ap_const_boolean_0) and (ap_const_logic_0 = ap_reg_ioackin_m_axi_aximm_V_WREADY))) then 
            m_axi_aximm_V_WVALID <= ap_const_logic_1;
        else 
            m_axi_aximm_V_WVALID <= ap_const_logic_0;
        end if; 
    end process;

    or_cond_10_i_i_i_fu_1111_p2 <= (tmp_8_i_i_i_reg_1525 or tmp_2_10_i_i_i_reg_1407);
    or_cond_11_i_i_i_fu_1115_p2 <= (tmp_8_i_i_i_reg_1525 or tmp_2_11_i_i_i_reg_1412);
    or_cond_12_i_i_i_fu_1119_p2 <= (tmp_8_i_i_i_reg_1525 or tmp_2_12_i_i_i_reg_1417);
    or_cond_13_i_i_i_fu_1123_p2 <= (tmp_8_i_i_i_reg_1525 or tmp_2_13_i_i_i_reg_1422);
    or_cond_14_i_i_i_fu_1127_p2 <= (tmp_8_i_i_i_reg_1525 or icmp9_reg_1427);
    or_cond_15_i_i_i_fu_1131_p2 <= (tmp_8_i_i_i_reg_1525 or tmp_2_15_i_i_i_reg_1432);
    or_cond_16_i_i_i_fu_1135_p2 <= (tmp_8_i_i_i_reg_1525 or tmp_2_16_i_i_i_reg_1437);
    or_cond_17_i_i_i_fu_1139_p2 <= (tmp_8_i_i_i_reg_1525 or tmp_2_17_i_i_i_reg_1442);
    or_cond_18_i_i_i_fu_1143_p2 <= (tmp_8_i_i_i_reg_1525 or tmp_2_18_i_i_i_reg_1447);
    or_cond_19_i_i_i_fu_1147_p2 <= (tmp_8_i_i_i_reg_1525 or tmp_2_19_i_i_i_reg_1452);
    or_cond_1_i_i_i_fu_1071_p2 <= (tmp_8_i_i_i_reg_1525 or icmp_reg_1357);
    or_cond_20_i_i_i_fu_1151_p2 <= (tmp_8_i_i_i_reg_1525 or tmp_2_20_i_i_i_reg_1457);
    or_cond_21_i_i_i_fu_1155_p2 <= (tmp_8_i_i_i_reg_1525 or tmp_2_21_i_i_i_reg_1462);
    or_cond_22_i_i_i_fu_1159_p2 <= (tmp_8_i_i_i_reg_1525 or tmp_2_22_i_i_i_reg_1467);
    or_cond_23_i_i_i_fu_1163_p2 <= (tmp_8_i_i_i_reg_1525 or tmp_2_23_i_i_i_reg_1472);
    or_cond_24_i_i_i_fu_1167_p2 <= (tmp_8_i_i_i_reg_1525 or tmp_2_24_i_i_i_reg_1477);
    or_cond_25_i_i_i_fu_1171_p2 <= (tmp_8_i_i_i_reg_1525 or tmp_2_25_i_i_i_reg_1482);
    or_cond_26_i_i_i_fu_1175_p2 <= (tmp_8_i_i_i_reg_1525 or tmp_2_26_i_i_i_reg_1487);
    or_cond_27_i_i_i_fu_1179_p2 <= (tmp_8_i_i_i_reg_1525 or tmp_2_27_i_i_i_reg_1492);
    or_cond_28_i_i_i_fu_1183_p2 <= (tmp_8_i_i_i_reg_1525 or tmp_2_28_i_i_i_reg_1497);
    or_cond_29_i_i_i_fu_1187_p2 <= (tmp_8_i_i_i_reg_1525 or tmp_2_29_i_i_i_reg_1502);
    or_cond_2_i_i_i_fu_1075_p2 <= (tmp_8_i_i_i_reg_1525 or tmp_2_2_i_i_i_reg_1362);
    or_cond_30_i_i_i_fu_1191_p2 <= (tmp_8_i_i_i_reg_1525 or tmp_i_i_i_reg_1337);
    or_cond_3_i_i_i_fu_1079_p2 <= (tmp_8_i_i_i_reg_1525 or icmp3_reg_1367);
    or_cond_4_i_i_i_fu_1083_p2 <= (tmp_8_i_i_i_reg_1525 or tmp_2_4_i_i_i_reg_1372);
    or_cond_5_i_i_i_fu_1087_p2 <= (tmp_8_i_i_i_reg_1525 or tmp_2_5_i_i_i_reg_1377);
    or_cond_6_i_i_i_fu_1091_p2 <= (tmp_8_i_i_i_reg_1525 or tmp_2_6_i_i_i_reg_1382);
    or_cond_7_i_i_i_fu_1095_p2 <= (tmp_8_i_i_i_reg_1525 or icmp6_reg_1387);
    or_cond_8_i_i_i_fu_1099_p2 <= (tmp_8_i_i_i_reg_1525 or tmp_2_8_i_i_i_reg_1392);
    or_cond_9_i_i_i_fu_1103_p2 <= (tmp_8_i_i_i_reg_1525 or tmp_2_9_i_i_i_reg_1397);
    or_cond_i_i_i_162_fu_1107_p2 <= (tmp_8_i_i_i_reg_1525 or tmp_2_i_i_i_reg_1402);
    or_cond_i_i_i_fu_1057_p2 <= (tmp_8_i_i_i_fu_1052_p2 or tmp_21_i_i_i_reg_1352);

    p_033_3_30_i_i_i_phi_fu_690_p4_assign_proc : process(stream_V_dout, or_cond_30_i_i_i_reg_1839, ap_phi_precharge_reg_pp0_iter1_p_033_3_29_i_i_i_reg_677, ap_phi_precharge_reg_pp0_iter1_p_033_3_30_i_i_i_reg_687, ap_condition_1382)
    begin
        if ((ap_condition_1382 = ap_const_boolean_1)) then
            if ((ap_const_lv1_0 = or_cond_30_i_i_i_reg_1839)) then 
                p_033_3_30_i_i_i_phi_fu_690_p4 <= ap_phi_precharge_reg_pp0_iter1_p_033_3_29_i_i_i_reg_677;
            elsif ((ap_const_lv1_1 = or_cond_30_i_i_i_reg_1839)) then 
                p_033_3_30_i_i_i_phi_fu_690_p4 <= stream_V_dout;
            else 
                p_033_3_30_i_i_i_phi_fu_690_p4 <= ap_phi_precharge_reg_pp0_iter1_p_033_3_30_i_i_i_reg_687;
            end if;
        else 
            p_033_3_30_i_i_i_phi_fu_690_p4 <= ap_phi_precharge_reg_pp0_iter1_p_033_3_30_i_i_i_reg_687;
        end if; 
    end process;

    remainPix_1_fu_765_p3 <= 
        ap_const_lv6_20 when (tmp_i_i_i_fu_759_p2(0) = '1') else 
        remainPix_cast_i_i_i_fu_755_p1;
    remainPix_cast_i_i_i_fu_755_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(remainPix_fu_735_p1),6));
    remainPix_fu_735_p1 <= width_dout(5 - 1 downto 0);

    stream_V_blk_n_assign_proc : process(stream_V_empty_n, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, exitcond1_i_reg_1521, or_cond_i_i_i_reg_1560, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, or_cond_1_i_i_i_reg_1579, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, or_cond_2_i_i_i_reg_1588, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, or_cond_3_i_i_i_reg_1597, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, or_cond_4_i_i_i_reg_1606, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, or_cond_5_i_i_i_reg_1615, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, or_cond_6_i_i_i_reg_1624, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, or_cond_7_i_i_i_reg_1633, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, or_cond_8_i_i_i_reg_1642, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, or_cond_9_i_i_i_reg_1651, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, or_cond_i_i_i_162_reg_1660, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, or_cond_10_i_i_i_reg_1669, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, or_cond_11_i_i_i_reg_1678, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, or_cond_12_i_i_i_reg_1687, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15, or_cond_13_i_i_i_reg_1696, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16, or_cond_14_i_i_i_reg_1705, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17, or_cond_15_i_i_i_reg_1714, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18, or_cond_16_i_i_i_reg_1723, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19, or_cond_17_i_i_i_reg_1732, ap_CS_fsm_pp0_stage20, ap_block_pp0_stage20, or_cond_18_i_i_i_reg_1741, ap_CS_fsm_pp0_stage21, ap_block_pp0_stage21, or_cond_19_i_i_i_reg_1750, ap_CS_fsm_pp0_stage22, ap_block_pp0_stage22, or_cond_20_i_i_i_reg_1759, ap_CS_fsm_pp0_stage23, ap_block_pp0_stage23, or_cond_21_i_i_i_reg_1768, ap_CS_fsm_pp0_stage24, ap_block_pp0_stage24, or_cond_22_i_i_i_reg_1777, ap_CS_fsm_pp0_stage25, ap_block_pp0_stage25, or_cond_23_i_i_i_reg_1786, ap_CS_fsm_pp0_stage26, ap_block_pp0_stage26, or_cond_24_i_i_i_reg_1795, ap_CS_fsm_pp0_stage27, ap_block_pp0_stage27, or_cond_25_i_i_i_reg_1804, ap_CS_fsm_pp0_stage28, ap_block_pp0_stage28, or_cond_26_i_i_i_reg_1813, ap_CS_fsm_pp0_stage29, ap_block_pp0_stage29, or_cond_27_i_i_i_reg_1822, ap_CS_fsm_pp0_stage30, ap_block_pp0_stage30, or_cond_28_i_i_i_reg_1831, ap_CS_fsm_pp0_stage31, ap_block_pp0_stage31, or_cond_29_i_i_i_reg_1835, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, or_cond_30_i_i_i_reg_1839)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_block_pp0_stage1 = ap_const_boolean_0) and (ap_const_lv1_0 = exitcond1_i_reg_1521) and (or_cond_i_i_i_reg_1560 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_i_reg_1521) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_block_pp0_stage2 = ap_const_boolean_0) and (ap_const_lv1_1 = or_cond_1_i_i_i_reg_1579)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_i_reg_1521) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_block_pp0_stage3 = ap_const_boolean_0) and (ap_const_lv1_1 = or_cond_2_i_i_i_reg_1588)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_i_reg_1521) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4 = ap_const_boolean_0) and (ap_const_lv1_1 = or_cond_3_i_i_i_reg_1597)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_i_reg_1521) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_block_pp0_stage5 = ap_const_boolean_0) and (ap_const_lv1_1 = or_cond_4_i_i_i_reg_1606)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_i_reg_1521) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_block_pp0_stage6 = ap_const_boolean_0) and (ap_const_lv1_1 = or_cond_5_i_i_i_reg_1615)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_i_reg_1521) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_block_pp0_stage7 = ap_const_boolean_0) and (ap_const_lv1_1 = or_cond_6_i_i_i_reg_1624)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_i_reg_1521) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_block_pp0_stage8 = ap_const_boolean_0) and (ap_const_lv1_1 = or_cond_7_i_i_i_reg_1633)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_i_reg_1521) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_block_pp0_stage9 = ap_const_boolean_0) and (ap_const_lv1_1 = or_cond_8_i_i_i_reg_1642)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_i_reg_1521) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_block_pp0_stage10 = ap_const_boolean_0) and (ap_const_lv1_1 = or_cond_9_i_i_i_reg_1651)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_i_reg_1521) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_block_pp0_stage11 = ap_const_boolean_0) and (ap_const_lv1_1 = or_cond_i_i_i_162_reg_1660)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_i_reg_1521) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_block_pp0_stage12 = ap_const_boolean_0) and (ap_const_lv1_1 = or_cond_10_i_i_i_reg_1669)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_i_reg_1521) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_block_pp0_stage13 = ap_const_boolean_0) and (ap_const_lv1_1 = or_cond_11_i_i_i_reg_1678)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_i_reg_1521) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_block_pp0_stage14 = ap_const_boolean_0) and (ap_const_lv1_1 = or_cond_12_i_i_i_reg_1687)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_i_reg_1521) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_block_pp0_stage15 = ap_const_boolean_0) and (ap_const_lv1_1 = or_cond_13_i_i_i_reg_1696)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_i_reg_1521) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_block_pp0_stage16 = ap_const_boolean_0) and (ap_const_lv1_1 = or_cond_14_i_i_i_reg_1705)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_i_reg_1521) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_block_pp0_stage17 = ap_const_boolean_0) and (ap_const_lv1_1 = or_cond_15_i_i_i_reg_1714)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_i_reg_1521) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_block_pp0_stage18 = ap_const_boolean_0) and (ap_const_lv1_1 = or_cond_16_i_i_i_reg_1723)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_i_reg_1521) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_block_pp0_stage19 = ap_const_boolean_0) and (ap_const_lv1_1 = or_cond_17_i_i_i_reg_1732)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_i_reg_1521) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_block_pp0_stage20 = ap_const_boolean_0) and (ap_const_lv1_1 = or_cond_18_i_i_i_reg_1741)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_i_reg_1521) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21) and (ap_block_pp0_stage21 = ap_const_boolean_0) and (ap_const_lv1_1 = or_cond_19_i_i_i_reg_1750)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_i_reg_1521) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage22) and (ap_block_pp0_stage22 = ap_const_boolean_0) and (ap_const_lv1_1 = or_cond_20_i_i_i_reg_1759)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_i_reg_1521) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_block_pp0_stage23 = ap_const_boolean_0) and (ap_const_lv1_1 = or_cond_21_i_i_i_reg_1768)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_i_reg_1521) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage24) and (ap_block_pp0_stage24 = ap_const_boolean_0) and (ap_const_lv1_1 = or_cond_22_i_i_i_reg_1777)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_i_reg_1521) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage25) and (ap_block_pp0_stage25 = ap_const_boolean_0) and (ap_const_lv1_1 = or_cond_23_i_i_i_reg_1786)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_i_reg_1521) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage26) and (ap_block_pp0_stage26 = ap_const_boolean_0) and (ap_const_lv1_1 = or_cond_24_i_i_i_reg_1795)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_i_reg_1521) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage27) and (ap_block_pp0_stage27 = ap_const_boolean_0) and (ap_const_lv1_1 = or_cond_25_i_i_i_reg_1804)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_i_reg_1521) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage28) and (ap_block_pp0_stage28 = ap_const_boolean_0) and (ap_const_lv1_1 = or_cond_26_i_i_i_reg_1813)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_i_reg_1521) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage29) and (ap_block_pp0_stage29 = ap_const_boolean_0) and (ap_const_lv1_1 = or_cond_27_i_i_i_reg_1822)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_i_reg_1521) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage30) and (ap_block_pp0_stage30 = ap_const_boolean_0) and (ap_const_lv1_1 = or_cond_28_i_i_i_reg_1831)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_i_reg_1521) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage31) and (ap_block_pp0_stage31 = ap_const_boolean_0) and (ap_const_lv1_1 = or_cond_29_i_i_i_reg_1835)) or ((ap_const_lv1_0 = exitcond1_i_reg_1521) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_block_pp0_stage0 = ap_const_boolean_0) and (ap_const_lv1_1 = or_cond_30_i_i_i_reg_1839)))) then 
            stream_V_blk_n <= stream_V_empty_n;
        else 
            stream_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    stream_V_read_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage19, ap_CS_fsm_pp0_stage20, ap_CS_fsm_pp0_stage21, ap_CS_fsm_pp0_stage22, ap_CS_fsm_pp0_stage23, ap_CS_fsm_pp0_stage24, ap_CS_fsm_pp0_stage25, ap_CS_fsm_pp0_stage26, ap_CS_fsm_pp0_stage27, ap_CS_fsm_pp0_stage28, ap_CS_fsm_pp0_stage29, ap_CS_fsm_pp0_stage30, ap_CS_fsm_pp0_stage31, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op296_read_state35, ap_block_pp0_stage0_11001, ap_predicate_op141_read_state4, ap_block_pp0_stage1_11001, ap_predicate_op146_read_state5, ap_block_pp0_stage2_11001, ap_predicate_op151_read_state6, ap_block_pp0_stage3_11001, ap_predicate_op156_read_state7, ap_block_pp0_stage4_11001, ap_predicate_op161_read_state8, ap_block_pp0_stage5_11001, ap_predicate_op166_read_state9, ap_block_pp0_stage6_11001, ap_predicate_op171_read_state10, ap_block_pp0_stage7_11001, ap_predicate_op176_read_state11, ap_block_pp0_stage8_11001, ap_predicate_op181_read_state12, ap_block_pp0_stage9_11001, ap_predicate_op186_read_state13, ap_block_pp0_stage10_11001, ap_predicate_op191_read_state14, ap_block_pp0_stage11_11001, ap_predicate_op196_read_state15, ap_block_pp0_stage12_11001, ap_predicate_op201_read_state16, ap_block_pp0_stage13_11001, ap_predicate_op206_read_state17, ap_block_pp0_stage14_11001, ap_predicate_op211_read_state18, ap_block_pp0_stage15_11001, ap_predicate_op216_read_state19, ap_block_pp0_stage16_11001, ap_predicate_op221_read_state20, ap_block_pp0_stage17_11001, ap_predicate_op226_read_state21, ap_block_pp0_stage18_11001, ap_predicate_op231_read_state22, ap_block_pp0_stage19_11001, ap_predicate_op236_read_state23, ap_block_pp0_stage20_11001, ap_predicate_op241_read_state24, ap_block_pp0_stage21_11001, ap_predicate_op246_read_state25, ap_block_pp0_stage22_11001, ap_predicate_op251_read_state26, ap_block_pp0_stage23_11001, ap_predicate_op256_read_state27, ap_block_pp0_stage24_11001, ap_predicate_op261_read_state28, ap_block_pp0_stage25_11001, ap_predicate_op266_read_state29, ap_block_pp0_stage26_11001, ap_predicate_op271_read_state30, ap_block_pp0_stage27_11001, ap_predicate_op276_read_state31, ap_block_pp0_stage28_11001, ap_predicate_op281_read_state32, ap_block_pp0_stage29_11001, ap_predicate_op288_read_state33, ap_block_pp0_stage30_11001, ap_predicate_op292_read_state34, ap_block_pp0_stage31_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_boolean_1 = ap_predicate_op141_read_state4) and (ap_block_pp0_stage1_11001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_1 = ap_predicate_op146_read_state5) and (ap_block_pp0_stage2_11001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_1 = ap_predicate_op151_read_state6) and (ap_block_pp0_stage3_11001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_1 = ap_predicate_op156_read_state7) and (ap_block_pp0_stage4_11001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_1 = ap_predicate_op161_read_state8) and (ap_block_pp0_stage5_11001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_1 = ap_predicate_op166_read_state9) and (ap_block_pp0_stage6_11001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_1 = ap_predicate_op171_read_state10) and (ap_block_pp0_stage7_11001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_1 = ap_predicate_op176_read_state11) and (ap_block_pp0_stage8_11001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_1 = ap_predicate_op181_read_state12) and (ap_block_pp0_stage9_11001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_1 = ap_predicate_op186_read_state13) and (ap_block_pp0_stage10_11001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_1 = ap_predicate_op191_read_state14) and (ap_block_pp0_stage11_11001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_1 = ap_predicate_op196_read_state15) and (ap_block_pp0_stage12_11001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_1 = ap_predicate_op201_read_state16) and (ap_block_pp0_stage13_11001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_1 = ap_predicate_op206_read_state17) and (ap_block_pp0_stage14_11001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_1 = ap_predicate_op211_read_state18) and (ap_block_pp0_stage15_11001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_1 = ap_predicate_op216_read_state19) and (ap_block_pp0_stage16_11001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_1 = ap_predicate_op221_read_state20) and (ap_block_pp0_stage17_11001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_1 = ap_predicate_op226_read_state21) and (ap_block_pp0_stage18_11001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_1 = ap_predicate_op231_read_state22) and (ap_block_pp0_stage19_11001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_const_boolean_1 = ap_predicate_op236_read_state23) and (ap_block_pp0_stage20_11001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21) and (ap_const_boolean_1 = ap_predicate_op241_read_state24) and (ap_block_pp0_stage21_11001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage22) and (ap_const_boolean_1 = ap_predicate_op246_read_state25) and (ap_block_pp0_stage22_11001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_1 = ap_predicate_op251_read_state26) and (ap_block_pp0_stage23_11001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage24) and (ap_const_boolean_1 = ap_predicate_op256_read_state27) and (ap_block_pp0_stage24_11001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage25) and (ap_const_boolean_1 = ap_predicate_op261_read_state28) and (ap_block_pp0_stage25_11001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage26) and (ap_const_boolean_1 = ap_predicate_op266_read_state29) and (ap_block_pp0_stage26_11001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage27) and (ap_const_boolean_1 = ap_predicate_op271_read_state30) and (ap_block_pp0_stage27_11001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage28) and (ap_const_boolean_1 = ap_predicate_op276_read_state31) and (ap_block_pp0_stage28_11001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage29) and (ap_const_boolean_1 = ap_predicate_op281_read_state32) and (ap_block_pp0_stage29_11001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage30) and (ap_const_boolean_1 = ap_predicate_op288_read_state33) and (ap_block_pp0_stage30_11001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage31) and (ap_const_boolean_1 = ap_predicate_op292_read_state34) and (ap_block_pp0_stage31_11001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_boolean_1 = ap_predicate_op296_read_state35) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0)))) then 
            stream_V_read <= ap_const_logic_1;
        else 
            stream_V_read <= ap_const_logic_0;
        end if; 
    end process;


    stride_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, stride_empty_n)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and not(((ap_const_logic_0 = ap_start) or (ap_done_reg = ap_const_logic_1))))) then 
            stride_blk_n <= stride_empty_n;
        else 
            stride_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    stride_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, width_empty_n, height_empty_n, stride_empty_n, aximm_V_offset_empty_n)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and not(((ap_const_logic_0 = ap_start) or (ap_done_reg = ap_const_logic_1) or (ap_const_logic_0 = aximm_V_offset_empty_n) or (ap_const_logic_0 = width_empty_n) or (ap_const_logic_0 = height_empty_n) or (ap_const_logic_0 = stride_empty_n))))) then 
            stride_read <= ap_const_logic_1;
        else 
            stride_read <= ap_const_logic_0;
        end if; 
    end process;

    sum_cast_i_fu_1283_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sum_i_reg_1853),64));
    sum_i_fu_1278_p2 <= std_logic_vector(unsigned(tmp_1_cast_i_reg_1321) + unsigned(tmp_3_cast_i_fu_1274_p1));
    tmp_12_i_i_i_fu_1304_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x1_i_i_i_reg_698),64));
    tmp_1_cast_i_fu_719_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1_fu_709_p4),60));
    tmp_1_fu_709_p4 <= aximm_V_offset_dout(63 downto 5);
    tmp_1_i_i_i_fu_739_p2 <= std_logic_vector(unsigned(ap_const_lv17_1F) + unsigned(widthInPix_cast7_i_i_i_fu_731_p1));
    tmp_21_i_i_i_fu_797_p2 <= "0" when (remainPix_1_fu_765_p3 = ap_const_lv6_0) else "1";
    tmp_2_10_i_i_i_fu_893_p2 <= "1" when (unsigned(remainPix_1_fu_765_p3) > unsigned(ap_const_lv6_B)) else "0";
    tmp_2_11_i_i_i_fu_899_p2 <= "1" when (unsigned(remainPix_1_fu_765_p3) > unsigned(ap_const_lv6_C)) else "0";
    tmp_2_12_i_i_i_fu_905_p2 <= "1" when (unsigned(remainPix_1_fu_765_p3) > unsigned(ap_const_lv6_D)) else "0";
    tmp_2_13_i_i_i_fu_911_p2 <= "1" when (unsigned(remainPix_1_fu_765_p3) > unsigned(ap_const_lv6_E)) else "0";
    tmp_2_15_i_i_i_fu_933_p2 <= "1" when (unsigned(remainPix_1_fu_765_p3) > unsigned(ap_const_lv6_10)) else "0";
    tmp_2_16_i_i_i_fu_939_p2 <= "1" when (unsigned(remainPix_1_fu_765_p3) > unsigned(ap_const_lv6_11)) else "0";
    tmp_2_17_i_i_i_fu_945_p2 <= "1" when (unsigned(remainPix_1_fu_765_p3) > unsigned(ap_const_lv6_12)) else "0";
    tmp_2_18_i_i_i_fu_951_p2 <= "1" when (unsigned(remainPix_1_fu_765_p3) > unsigned(ap_const_lv6_13)) else "0";
    tmp_2_19_i_i_i_fu_957_p2 <= "1" when (unsigned(remainPix_1_fu_765_p3) > unsigned(ap_const_lv6_14)) else "0";
    tmp_2_20_i_i_i_fu_963_p2 <= "1" when (unsigned(remainPix_1_fu_765_p3) > unsigned(ap_const_lv6_15)) else "0";
    tmp_2_21_i_i_i_fu_969_p2 <= "1" when (unsigned(remainPix_1_fu_765_p3) > unsigned(ap_const_lv6_16)) else "0";
    tmp_2_22_i_i_i_fu_975_p2 <= "1" when (unsigned(remainPix_1_fu_765_p3) > unsigned(ap_const_lv6_17)) else "0";
    tmp_2_23_i_i_i_fu_981_p2 <= "1" when (unsigned(remainPix_1_fu_765_p3) > unsigned(ap_const_lv6_18)) else "0";
    tmp_2_24_i_i_i_fu_987_p2 <= "1" when (unsigned(remainPix_1_fu_765_p3) > unsigned(ap_const_lv6_19)) else "0";
    tmp_2_25_i_i_i_fu_993_p2 <= "1" when (unsigned(remainPix_1_fu_765_p3) > unsigned(ap_const_lv6_1A)) else "0";
    tmp_2_26_i_i_i_fu_999_p2 <= "1" when (unsigned(remainPix_1_fu_765_p3) > unsigned(ap_const_lv6_1B)) else "0";
    tmp_2_27_i_i_i_fu_1005_p2 <= "1" when (unsigned(remainPix_1_fu_765_p3) > unsigned(ap_const_lv6_1C)) else "0";
    tmp_2_28_i_i_i_fu_1011_p2 <= "1" when (unsigned(remainPix_1_fu_765_p3) > unsigned(ap_const_lv6_1D)) else "0";
    tmp_2_29_i_i_i_fu_1017_p2 <= "1" when (unsigned(remainPix_1_fu_765_p3) > unsigned(ap_const_lv6_1E)) else "0";
    tmp_2_2_i_i_i_fu_819_p2 <= "1" when (unsigned(remainPix_1_fu_765_p3) > unsigned(ap_const_lv6_2)) else "0";
    tmp_2_4_i_i_i_fu_841_p2 <= "1" when (unsigned(remainPix_1_fu_765_p3) > unsigned(ap_const_lv6_4)) else "0";
    tmp_2_5_i_i_i_fu_847_p2 <= "1" when (unsigned(remainPix_1_fu_765_p3) > unsigned(ap_const_lv6_5)) else "0";
    tmp_2_6_i_i_i_fu_853_p2 <= "1" when (unsigned(remainPix_1_fu_765_p3) > unsigned(ap_const_lv6_6)) else "0";
    tmp_2_8_i_i_i_fu_875_p2 <= "1" when (unsigned(remainPix_1_fu_765_p3) > unsigned(ap_const_lv6_8)) else "0";
    tmp_2_9_i_i_i_fu_881_p2 <= "1" when (unsigned(remainPix_1_fu_765_p3) > unsigned(ap_const_lv6_9)) else "0";
    tmp_2_fu_723_p1 <= width_dout(16 - 1 downto 0);
    tmp_2_i_i_i_fu_887_p2 <= "1" when (unsigned(remainPix_1_fu_765_p3) > unsigned(ap_const_lv6_A)) else "0";
    tmp_3_cast_i_fu_1274_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(yoffset_i_i_i_reg_313),60));
    tmp_3_fu_727_p1 <= height_dout(16 - 1 downto 0);
        tmp_4_cast_i_i_i_fu_779_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_4_i_i_i_fu_773_p2),13));

    tmp_4_i_fu_1023_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(loopWidth_cast6_i_i_i_fu_745_p4),32));
    tmp_4_i_i_i_fu_773_p2 <= std_logic_vector(signed(ap_const_lv12_FFF) + signed(loopWidth_cast6_i_i_i_fu_745_p4));
    tmp_5_fu_803_p4 <= remainPix_1_fu_765_p3(5 downto 1);
    tmp_6_cast_i_i_i_fu_793_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_6_i_i_i_fu_783_p4),27));
    tmp_6_fu_825_p4 <= remainPix_1_fu_765_p3(5 downto 2);
    tmp_6_i_i_i_fu_783_p4 <= stride_dout(15 downto 5);
    tmp_7_fu_859_p4 <= remainPix_1_fu_765_p3(5 downto 3);
    tmp_8_fu_917_p4 <= remainPix_1_fu_765_p3(5 downto 4);
    tmp_8_i_i_i_fu_1052_p2 <= "1" when (signed(x_cast_i_i_i_fu_1048_p1) < signed(tmp_4_cast_i_i_i_reg_1342)) else "0";
    tmp_i_i_i_164_fu_1264_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_i_i_i_reg_336),64));
    tmp_i_i_i_fu_759_p2 <= "1" when (remainPix_fu_735_p1 = ap_const_lv5_0) else "0";
    widthInPix_cast7_i_i_i_fu_731_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_2_fu_723_p1),17));

    width_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, width_empty_n)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and not(((ap_const_logic_0 = ap_start) or (ap_done_reg = ap_const_logic_1))))) then 
            width_blk_n <= width_empty_n;
        else 
            width_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    width_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, width_empty_n, height_empty_n, stride_empty_n, aximm_V_offset_empty_n)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and not(((ap_const_logic_0 = ap_start) or (ap_done_reg = ap_const_logic_1) or (ap_const_logic_0 = aximm_V_offset_empty_n) or (ap_const_logic_0 = width_empty_n) or (ap_const_logic_0 = height_empty_n) or (ap_const_logic_0 = stride_empty_n))))) then 
            width_read <= ap_const_logic_1;
        else 
            width_read <= ap_const_logic_0;
        end if; 
    end process;

    x_1_fu_1065_p2 <= std_logic_vector(unsigned(x_i_i_i_reg_336) + unsigned(ap_const_lv12_1));
    x_cast_i_i_i_fu_1048_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_i_i_i_phi_fu_340_p4),13));
    x_fu_1298_p2 <= std_logic_vector(unsigned(x1_i_i_i_reg_698) + unsigned(ap_const_lv12_1));

    x_i_i_i_phi_fu_340_p4_assign_proc : process(exitcond1_i_reg_1521, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, x_i_i_i_reg_336, x_1_reg_1569)
    begin
        if (((ap_const_lv1_0 = exitcond1_i_reg_1521) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_block_pp0_stage0 = ap_const_boolean_0))) then 
            x_i_i_i_phi_fu_340_p4 <= x_1_reg_1569;
        else 
            x_i_i_i_phi_fu_340_p4 <= x_i_i_i_reg_336;
        end if; 
    end process;

    y_fu_1037_p2 <= std_logic_vector(unsigned(y_i_i_i_reg_325) + unsigned(ap_const_lv16_1));
    yoffset_fu_1309_p2 <= std_logic_vector(unsigned(tmp_6_cast_i_i_i_reg_1347) + unsigned(yoffset_i_i_i_reg_313));
end behav;
