strict digraph G {
subgraph cluster_scheduler_sched_Linux {
label=sched_Linux;
processor_ARM00 [label=ARM00, shape=square];
processor_ARM01 [label=ARM01, shape=square];
processor_ARM02 [label=ARM02, shape=square];
processor_ARM03 [label=ARM03, shape=square];
processor_ARM04 [label=ARM04, shape=square];
processor_ARM05 [label=ARM05, shape=square];
processor_ARM06 [label=ARM06, shape=square];
processor_ARM07 [label=ARM07, shape=square];
}

primitive_comm_L1_ARM00 [label=comm_L1_ARM00];
processor_ARM00 -> primitive_comm_L1_ARM00  [minlen=2.386294361119891];
primitive_comm_L1_ARM00 -> processor_ARM00  [minlen=2.386294361119891];
primitive_comm_L1_ARM00_putget [label=comm_L1_ARM00_putget];
processor_ARM00 -> primitive_comm_L1_ARM00_putget  [minlen=2.386294361119891];
primitive_comm_L1_ARM00_putget -> processor_ARM00  [minlen=2.386294361119891];
primitive_comm_L1_ARM01 [label=comm_L1_ARM01];
processor_ARM01 -> primitive_comm_L1_ARM01  [minlen=2.386294361119891];
primitive_comm_L1_ARM01 -> processor_ARM01  [minlen=2.386294361119891];
primitive_comm_L1_ARM01_putget [label=comm_L1_ARM01_putget];
processor_ARM01 -> primitive_comm_L1_ARM01_putget  [minlen=2.386294361119891];
primitive_comm_L1_ARM01_putget -> processor_ARM01  [minlen=2.386294361119891];
primitive_comm_L1_ARM02 [label=comm_L1_ARM02];
processor_ARM02 -> primitive_comm_L1_ARM02  [minlen=2.386294361119891];
primitive_comm_L1_ARM02 -> processor_ARM02  [minlen=2.386294361119891];
primitive_comm_L1_ARM02_putget [label=comm_L1_ARM02_putget];
processor_ARM02 -> primitive_comm_L1_ARM02_putget  [minlen=2.386294361119891];
primitive_comm_L1_ARM02_putget -> processor_ARM02  [minlen=2.386294361119891];
primitive_comm_L1_ARM03 [label=comm_L1_ARM03];
processor_ARM03 -> primitive_comm_L1_ARM03  [minlen=2.386294361119891];
primitive_comm_L1_ARM03 -> processor_ARM03  [minlen=2.386294361119891];
primitive_comm_L1_ARM03_putget [label=comm_L1_ARM03_putget];
processor_ARM03 -> primitive_comm_L1_ARM03_putget  [minlen=2.386294361119891];
primitive_comm_L1_ARM03_putget -> processor_ARM03  [minlen=2.386294361119891];
primitive_comm_L1_ARM04 [label=comm_L1_ARM04];
processor_ARM04 -> primitive_comm_L1_ARM04  [minlen=2.386294361119891];
primitive_comm_L1_ARM04 -> processor_ARM04  [minlen=2.386294361119891];
primitive_comm_L1_ARM04_putget [label=comm_L1_ARM04_putget];
processor_ARM04 -> primitive_comm_L1_ARM04_putget  [minlen=2.386294361119891];
primitive_comm_L1_ARM04_putget -> processor_ARM04  [minlen=2.386294361119891];
primitive_comm_L1_ARM05 [label=comm_L1_ARM05];
processor_ARM05 -> primitive_comm_L1_ARM05  [minlen=2.386294361119891];
primitive_comm_L1_ARM05 -> processor_ARM05  [minlen=2.386294361119891];
primitive_comm_L1_ARM05_putget [label=comm_L1_ARM05_putget];
processor_ARM05 -> primitive_comm_L1_ARM05_putget  [minlen=2.386294361119891];
primitive_comm_L1_ARM05_putget -> processor_ARM05  [minlen=2.386294361119891];
primitive_comm_L1_ARM06 [label=comm_L1_ARM06];
processor_ARM06 -> primitive_comm_L1_ARM06  [minlen=2.386294361119891];
primitive_comm_L1_ARM06 -> processor_ARM06  [minlen=2.386294361119891];
primitive_comm_L1_ARM06_putget [label=comm_L1_ARM06_putget];
processor_ARM06 -> primitive_comm_L1_ARM06_putget  [minlen=2.386294361119891];
primitive_comm_L1_ARM06_putget -> processor_ARM06  [minlen=2.386294361119891];
primitive_comm_L1_ARM07 [label=comm_L1_ARM07];
processor_ARM07 -> primitive_comm_L1_ARM07  [minlen=2.386294361119891];
primitive_comm_L1_ARM07 -> processor_ARM07  [minlen=2.386294361119891];
primitive_comm_L1_ARM07_putget [label=comm_L1_ARM07_putget];
processor_ARM07 -> primitive_comm_L1_ARM07_putget  [minlen=2.386294361119891];
primitive_comm_L1_ARM07_putget -> processor_ARM07  [minlen=2.386294361119891];
primitive_comm_L2_A7 [label=comm_L2_A7];
processor_ARM00 -> primitive_comm_L2_A7  [minlen=5.1588830833596715];
processor_ARM01 -> primitive_comm_L2_A7  [minlen=5.1588830833596715];
processor_ARM02 -> primitive_comm_L2_A7  [minlen=5.1588830833596715];
processor_ARM03 -> primitive_comm_L2_A7  [minlen=5.1588830833596715];
primitive_comm_L2_A7 -> processor_ARM00  [minlen=5.1588830833596715];
primitive_comm_L2_A7 -> processor_ARM01  [minlen=5.1588830833596715];
primitive_comm_L2_A7 -> processor_ARM02  [minlen=5.1588830833596715];
primitive_comm_L2_A7 -> processor_ARM03  [minlen=5.1588830833596715];
primitive_comm_L2_A7_putget [label=comm_L2_A7_putget];
processor_ARM00 -> primitive_comm_L2_A7_putget  [minlen=5.1588830833596715];
processor_ARM01 -> primitive_comm_L2_A7_putget  [minlen=5.1588830833596715];
processor_ARM02 -> primitive_comm_L2_A7_putget  [minlen=5.1588830833596715];
processor_ARM03 -> primitive_comm_L2_A7_putget  [minlen=5.1588830833596715];
primitive_comm_L2_A7_putget -> processor_ARM00  [minlen=5.1588830833596715];
primitive_comm_L2_A7_putget -> processor_ARM01  [minlen=5.1588830833596715];
primitive_comm_L2_A7_putget -> processor_ARM02  [minlen=5.1588830833596715];
primitive_comm_L2_A7_putget -> processor_ARM03  [minlen=5.1588830833596715];
primitive_comm_L2_A15 [label=comm_L2_A15];
processor_ARM04 -> primitive_comm_L2_A15  [minlen=5.1588830833596715];
processor_ARM05 -> primitive_comm_L2_A15  [minlen=5.1588830833596715];
processor_ARM06 -> primitive_comm_L2_A15  [minlen=5.1588830833596715];
processor_ARM07 -> primitive_comm_L2_A15  [minlen=5.1588830833596715];
primitive_comm_L2_A15 -> processor_ARM04  [minlen=5.1588830833596715];
primitive_comm_L2_A15 -> processor_ARM05  [minlen=5.1588830833596715];
primitive_comm_L2_A15 -> processor_ARM06  [minlen=5.1588830833596715];
primitive_comm_L2_A15 -> processor_ARM07  [minlen=5.1588830833596715];
primitive_comm_L2_A15_putget [label=comm_L2_A15_putget];
processor_ARM04 -> primitive_comm_L2_A15_putget  [minlen=5.1588830833596715];
processor_ARM05 -> primitive_comm_L2_A15_putget  [minlen=5.1588830833596715];
processor_ARM06 -> primitive_comm_L2_A15_putget  [minlen=5.1588830833596715];
processor_ARM07 -> primitive_comm_L2_A15_putget  [minlen=5.1588830833596715];
primitive_comm_L2_A15_putget -> processor_ARM04  [minlen=5.1588830833596715];
primitive_comm_L2_A15_putget -> processor_ARM05  [minlen=5.1588830833596715];
primitive_comm_L2_A15_putget -> processor_ARM06  [minlen=5.1588830833596715];
primitive_comm_L2_A15_putget -> processor_ARM07  [minlen=5.1588830833596715];
primitive_comm_DRAM [label=comm_DRAM];
processor_ARM00 -> primitive_comm_DRAM  [minlen=6.545177444479562];
processor_ARM01 -> primitive_comm_DRAM  [minlen=6.545177444479562];
processor_ARM02 -> primitive_comm_DRAM  [minlen=6.545177444479562];
processor_ARM03 -> primitive_comm_DRAM  [minlen=6.545177444479562];
processor_ARM04 -> primitive_comm_DRAM  [minlen=6.545177444479562];
processor_ARM05 -> primitive_comm_DRAM  [minlen=6.545177444479562];
processor_ARM06 -> primitive_comm_DRAM  [minlen=6.545177444479562];
processor_ARM07 -> primitive_comm_DRAM  [minlen=6.545177444479562];
primitive_comm_DRAM -> processor_ARM00  [minlen=6.545177444479562];
primitive_comm_DRAM -> processor_ARM01  [minlen=6.545177444479562];
primitive_comm_DRAM -> processor_ARM02  [minlen=6.545177444479562];
primitive_comm_DRAM -> processor_ARM03  [minlen=6.545177444479562];
primitive_comm_DRAM -> processor_ARM04  [minlen=6.545177444479562];
primitive_comm_DRAM -> processor_ARM05  [minlen=6.545177444479562];
primitive_comm_DRAM -> processor_ARM06  [minlen=6.545177444479562];
primitive_comm_DRAM -> processor_ARM07  [minlen=6.545177444479562];
primitive_comm_DRAM_putget [label=comm_DRAM_putget];
processor_ARM00 -> primitive_comm_DRAM_putget  [minlen=6.545177444479562];
processor_ARM01 -> primitive_comm_DRAM_putget  [minlen=6.545177444479562];
processor_ARM02 -> primitive_comm_DRAM_putget  [minlen=6.545177444479562];
processor_ARM03 -> primitive_comm_DRAM_putget  [minlen=6.545177444479562];
processor_ARM04 -> primitive_comm_DRAM_putget  [minlen=6.545177444479562];
processor_ARM05 -> primitive_comm_DRAM_putget  [minlen=6.545177444479562];
processor_ARM06 -> primitive_comm_DRAM_putget  [minlen=6.545177444479562];
processor_ARM07 -> primitive_comm_DRAM_putget  [minlen=6.545177444479562];
primitive_comm_DRAM_putget -> processor_ARM00  [minlen=6.545177444479562];
primitive_comm_DRAM_putget -> processor_ARM01  [minlen=6.545177444479562];
primitive_comm_DRAM_putget -> processor_ARM02  [minlen=6.545177444479562];
primitive_comm_DRAM_putget -> processor_ARM03  [minlen=6.545177444479562];
primitive_comm_DRAM_putget -> processor_ARM04  [minlen=6.545177444479562];
primitive_comm_DRAM_putget -> processor_ARM05  [minlen=6.545177444479562];
primitive_comm_DRAM_putget -> processor_ARM06  [minlen=6.545177444479562];
primitive_comm_DRAM_putget -> processor_ARM07  [minlen=6.545177444479562];
}
