project = xessdemo
vendor = xilinx
family = spartan3s
part = xc3s1000-4ft256
top_module = xessdemo

vfiles = ../verilog/xessdemo.v

include xilinx.mk
