--------------------------------------------------------------------------------
Release 14.4 Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.4\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf -ucf Main.ucf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2012-12-04)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK = PERIOD TIMEGRP "CLK" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 29288 paths analyzed, 3516 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.634ns.
--------------------------------------------------------------------------------

Paths for end point calc_exp_mu/exp/PolynomialEvaluator/Product_2/Mmult_DSP_bh100_ch0_01 (DSP48_X0Y10.C36), 158 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.366ns (requirement - (data path - clock path skew + uncertainty))
  Source:               calc_exp_mu/exp/PolynomialEvaluator/Product_1/Mmult_DSP_bh72_ch0_01 (DSP)
  Destination:          calc_exp_mu/exp/PolynomialEvaluator/Product_2/Mmult_DSP_bh100_ch0_01 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      11.542ns (Levels of Logic = 3)
  Clock Path Skew:      -0.057ns (0.472 - 0.529)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: calc_exp_mu/exp/PolynomialEvaluator/Product_1/Mmult_DSP_bh72_ch0_01 to calc_exp_mu/exp/PolynomialEvaluator/Product_2/Mmult_DSP_bh100_ch0_01
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y12.P20      Tdspcko_P_PREG        1.200   calc_exp_mu/exp/PolynomialEvaluator/Product_1/Mmult_DSP_bh72_ch0_01
                                                       calc_exp_mu/exp/PolynomialEvaluator/Product_1/Mmult_DSP_bh72_ch0_01
    SLICE_X9Y49.A5       net (fanout=3)        1.207   calc_exp_mu/exp/PolynomialEvaluator/Product_1/Adder_final72_0/Madd_R_lut<6>
    SLICE_X9Y49.A        Tilo                  0.259   calc_exp_mu/exp/X_d1<9>
                                                       calc_exp_mu/exp/PolynomialEvaluator/piPT1<4>1
    SLICE_X8Y40.B4       net (fanout=10)       1.084   calc_exp_mu/exp/PolynomialEvaluator/piPT1<4>
    SLICE_X8Y40.CMUX     Topbc                 0.514   calc_exp_mu/exp/PolynomialEvaluator/Sum1/Madd_R_Madd_cy<7>
                                                       calc_exp_mu/exp/PolynomialEvaluator/Sum1/Madd_R_Madd_lut<5>
                                                       calc_exp_mu/exp/PolynomialEvaluator/Sum1/Madd_R_Madd_cy<7>
    DSP48_X0Y9.A16       net (fanout=1)        0.581   calc_exp_mu/exp/PolynomialEvaluator/sigmaP1<6>
    DSP48_X0Y9.P47       Tdspdo_A_P            3.346   calc_exp_mu/exp/PolynomialEvaluator/Product_2/Mmult_DSP_bh100_ch0_0
                                                       calc_exp_mu/exp/PolynomialEvaluator/Product_2/Mmult_DSP_bh100_ch0_0
    DSP48_X0Y10.C36      net (fanout=18)       1.151   calc_exp_mu/exp/PolynomialEvaluator/Product_2/Mmult_DSP_bh100_ch0_0_P47_to_Product_2/Mmult_DSP_bh100_ch0_01
    DSP48_X0Y10.CLK      Tdspdck_C_PREG        2.200   calc_exp_mu/exp/PolynomialEvaluator/Product_2/Mmult_DSP_bh100_ch0_01
                                                       calc_exp_mu/exp/PolynomialEvaluator/Product_2/Mmult_DSP_bh100_ch0_01
    -------------------------------------------------  ---------------------------
    Total                                     11.542ns (7.519ns logic, 4.023ns route)
                                                       (65.1% logic, 34.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.420ns (requirement - (data path - clock path skew + uncertainty))
  Source:               calc_exp_mu/exp/PolynomialEvaluator/Product_1/Mmult_DSP_bh72_ch0_01 (DSP)
  Destination:          calc_exp_mu/exp/PolynomialEvaluator/Product_2/Mmult_DSP_bh100_ch0_01 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      11.488ns (Levels of Logic = 3)
  Clock Path Skew:      -0.057ns (0.472 - 0.529)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: calc_exp_mu/exp/PolynomialEvaluator/Product_1/Mmult_DSP_bh72_ch0_01 to calc_exp_mu/exp/PolynomialEvaluator/Product_2/Mmult_DSP_bh100_ch0_01
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y12.P20      Tdspcko_P_PREG        1.200   calc_exp_mu/exp/PolynomialEvaluator/Product_1/Mmult_DSP_bh72_ch0_01
                                                       calc_exp_mu/exp/PolynomialEvaluator/Product_1/Mmult_DSP_bh72_ch0_01
    SLICE_X9Y49.A5       net (fanout=3)        1.207   calc_exp_mu/exp/PolynomialEvaluator/Product_1/Adder_final72_0/Madd_R_lut<6>
    SLICE_X9Y49.A        Tilo                  0.259   calc_exp_mu/exp/X_d1<9>
                                                       calc_exp_mu/exp/PolynomialEvaluator/piPT1<4>1
    SLICE_X8Y40.C4       net (fanout=10)       1.152   calc_exp_mu/exp/PolynomialEvaluator/piPT1<4>
    SLICE_X8Y40.CMUX     Topcc                 0.392   calc_exp_mu/exp/PolynomialEvaluator/Sum1/Madd_R_Madd_cy<7>
                                                       calc_exp_mu/exp/PolynomialEvaluator/Sum1/Madd_R_Madd_lut<6>
                                                       calc_exp_mu/exp/PolynomialEvaluator/Sum1/Madd_R_Madd_cy<7>
    DSP48_X0Y9.A16       net (fanout=1)        0.581   calc_exp_mu/exp/PolynomialEvaluator/sigmaP1<6>
    DSP48_X0Y9.P47       Tdspdo_A_P            3.346   calc_exp_mu/exp/PolynomialEvaluator/Product_2/Mmult_DSP_bh100_ch0_0
                                                       calc_exp_mu/exp/PolynomialEvaluator/Product_2/Mmult_DSP_bh100_ch0_0
    DSP48_X0Y10.C36      net (fanout=18)       1.151   calc_exp_mu/exp/PolynomialEvaluator/Product_2/Mmult_DSP_bh100_ch0_0_P47_to_Product_2/Mmult_DSP_bh100_ch0_01
    DSP48_X0Y10.CLK      Tdspdck_C_PREG        2.200   calc_exp_mu/exp/PolynomialEvaluator/Product_2/Mmult_DSP_bh100_ch0_01
                                                       calc_exp_mu/exp/PolynomialEvaluator/Product_2/Mmult_DSP_bh100_ch0_01
    -------------------------------------------------  ---------------------------
    Total                                     11.488ns (7.397ns logic, 4.091ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.432ns (requirement - (data path - clock path skew + uncertainty))
  Source:               calc_exp_mu/exp/PolynomialEvaluator/Product_1/Mmult_DSP_bh72_ch0_01 (DSP)
  Destination:          calc_exp_mu/exp/PolynomialEvaluator/Product_2/Mmult_DSP_bh100_ch0_01 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      11.476ns (Levels of Logic = 3)
  Clock Path Skew:      -0.057ns (0.472 - 0.529)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: calc_exp_mu/exp/PolynomialEvaluator/Product_1/Mmult_DSP_bh72_ch0_01 to calc_exp_mu/exp/PolynomialEvaluator/Product_2/Mmult_DSP_bh100_ch0_01
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y12.P20      Tdspcko_P_PREG        1.200   calc_exp_mu/exp/PolynomialEvaluator/Product_1/Mmult_DSP_bh72_ch0_01
                                                       calc_exp_mu/exp/PolynomialEvaluator/Product_1/Mmult_DSP_bh72_ch0_01
    SLICE_X9Y49.A5       net (fanout=3)        1.207   calc_exp_mu/exp/PolynomialEvaluator/Product_1/Adder_final72_0/Madd_R_lut<6>
    SLICE_X9Y49.A        Tilo                  0.259   calc_exp_mu/exp/X_d1<9>
                                                       calc_exp_mu/exp/PolynomialEvaluator/piPT1<4>1
    SLICE_X8Y40.A5       net (fanout=10)       0.975   calc_exp_mu/exp/PolynomialEvaluator/piPT1<4>
    SLICE_X8Y40.AMUX     Topaa                 0.377   calc_exp_mu/exp/PolynomialEvaluator/Sum1/Madd_R_Madd_cy<7>
                                                       calc_exp_mu/exp/PolynomialEvaluator/Sum1/Madd_R_Madd_lut<4>
                                                       calc_exp_mu/exp/PolynomialEvaluator/Sum1/Madd_R_Madd_cy<7>
    DSP48_X0Y9.A14       net (fanout=1)        0.761   calc_exp_mu/exp/PolynomialEvaluator/sigmaP1<4>
    DSP48_X0Y9.P47       Tdspdo_A_P            3.346   calc_exp_mu/exp/PolynomialEvaluator/Product_2/Mmult_DSP_bh100_ch0_0
                                                       calc_exp_mu/exp/PolynomialEvaluator/Product_2/Mmult_DSP_bh100_ch0_0
    DSP48_X0Y10.C36      net (fanout=18)       1.151   calc_exp_mu/exp/PolynomialEvaluator/Product_2/Mmult_DSP_bh100_ch0_0_P47_to_Product_2/Mmult_DSP_bh100_ch0_01
    DSP48_X0Y10.CLK      Tdspdck_C_PREG        2.200   calc_exp_mu/exp/PolynomialEvaluator/Product_2/Mmult_DSP_bh100_ch0_01
                                                       calc_exp_mu/exp/PolynomialEvaluator/Product_2/Mmult_DSP_bh100_ch0_01
    -------------------------------------------------  ---------------------------
    Total                                     11.476ns (7.382ns logic, 4.094ns route)
                                                       (64.3% logic, 35.7% route)

--------------------------------------------------------------------------------

Paths for end point calc_exp_mu/exp/PolynomialEvaluator/Product_2/Mmult_DSP_bh100_ch0_01 (DSP48_X0Y10.C17), 158 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.394ns (requirement - (data path - clock path skew + uncertainty))
  Source:               calc_exp_mu/exp/PolynomialEvaluator/Product_1/Mmult_DSP_bh72_ch0_01 (DSP)
  Destination:          calc_exp_mu/exp/PolynomialEvaluator/Product_2/Mmult_DSP_bh100_ch0_01 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      11.514ns (Levels of Logic = 3)
  Clock Path Skew:      -0.057ns (0.472 - 0.529)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: calc_exp_mu/exp/PolynomialEvaluator/Product_1/Mmult_DSP_bh72_ch0_01 to calc_exp_mu/exp/PolynomialEvaluator/Product_2/Mmult_DSP_bh100_ch0_01
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y12.P20      Tdspcko_P_PREG        1.200   calc_exp_mu/exp/PolynomialEvaluator/Product_1/Mmult_DSP_bh72_ch0_01
                                                       calc_exp_mu/exp/PolynomialEvaluator/Product_1/Mmult_DSP_bh72_ch0_01
    SLICE_X9Y49.A5       net (fanout=3)        1.207   calc_exp_mu/exp/PolynomialEvaluator/Product_1/Adder_final72_0/Madd_R_lut<6>
    SLICE_X9Y49.A        Tilo                  0.259   calc_exp_mu/exp/X_d1<9>
                                                       calc_exp_mu/exp/PolynomialEvaluator/piPT1<4>1
    SLICE_X8Y40.B4       net (fanout=10)       1.084   calc_exp_mu/exp/PolynomialEvaluator/piPT1<4>
    SLICE_X8Y40.CMUX     Topbc                 0.514   calc_exp_mu/exp/PolynomialEvaluator/Sum1/Madd_R_Madd_cy<7>
                                                       calc_exp_mu/exp/PolynomialEvaluator/Sum1/Madd_R_Madd_lut<5>
                                                       calc_exp_mu/exp/PolynomialEvaluator/Sum1/Madd_R_Madd_cy<7>
    DSP48_X0Y9.A16       net (fanout=1)        0.581   calc_exp_mu/exp/PolynomialEvaluator/sigmaP1<6>
    DSP48_X0Y9.P34       Tdspdo_A_P            3.346   calc_exp_mu/exp/PolynomialEvaluator/Product_2/Mmult_DSP_bh100_ch0_0
                                                       calc_exp_mu/exp/PolynomialEvaluator/Product_2/Mmult_DSP_bh100_ch0_0
    DSP48_X0Y10.C17      net (fanout=1)        1.123   calc_exp_mu/exp/PolynomialEvaluator/Product_2/Mmult_DSP_bh100_ch0_0_P34_to_Product_2/Mmult_DSP_bh100_ch0_01
    DSP48_X0Y10.CLK      Tdspdck_C_PREG        2.200   calc_exp_mu/exp/PolynomialEvaluator/Product_2/Mmult_DSP_bh100_ch0_01
                                                       calc_exp_mu/exp/PolynomialEvaluator/Product_2/Mmult_DSP_bh100_ch0_01
    -------------------------------------------------  ---------------------------
    Total                                     11.514ns (7.519ns logic, 3.995ns route)
                                                       (65.3% logic, 34.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.448ns (requirement - (data path - clock path skew + uncertainty))
  Source:               calc_exp_mu/exp/PolynomialEvaluator/Product_1/Mmult_DSP_bh72_ch0_01 (DSP)
  Destination:          calc_exp_mu/exp/PolynomialEvaluator/Product_2/Mmult_DSP_bh100_ch0_01 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      11.460ns (Levels of Logic = 3)
  Clock Path Skew:      -0.057ns (0.472 - 0.529)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: calc_exp_mu/exp/PolynomialEvaluator/Product_1/Mmult_DSP_bh72_ch0_01 to calc_exp_mu/exp/PolynomialEvaluator/Product_2/Mmult_DSP_bh100_ch0_01
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y12.P20      Tdspcko_P_PREG        1.200   calc_exp_mu/exp/PolynomialEvaluator/Product_1/Mmult_DSP_bh72_ch0_01
                                                       calc_exp_mu/exp/PolynomialEvaluator/Product_1/Mmult_DSP_bh72_ch0_01
    SLICE_X9Y49.A5       net (fanout=3)        1.207   calc_exp_mu/exp/PolynomialEvaluator/Product_1/Adder_final72_0/Madd_R_lut<6>
    SLICE_X9Y49.A        Tilo                  0.259   calc_exp_mu/exp/X_d1<9>
                                                       calc_exp_mu/exp/PolynomialEvaluator/piPT1<4>1
    SLICE_X8Y40.C4       net (fanout=10)       1.152   calc_exp_mu/exp/PolynomialEvaluator/piPT1<4>
    SLICE_X8Y40.CMUX     Topcc                 0.392   calc_exp_mu/exp/PolynomialEvaluator/Sum1/Madd_R_Madd_cy<7>
                                                       calc_exp_mu/exp/PolynomialEvaluator/Sum1/Madd_R_Madd_lut<6>
                                                       calc_exp_mu/exp/PolynomialEvaluator/Sum1/Madd_R_Madd_cy<7>
    DSP48_X0Y9.A16       net (fanout=1)        0.581   calc_exp_mu/exp/PolynomialEvaluator/sigmaP1<6>
    DSP48_X0Y9.P34       Tdspdo_A_P            3.346   calc_exp_mu/exp/PolynomialEvaluator/Product_2/Mmult_DSP_bh100_ch0_0
                                                       calc_exp_mu/exp/PolynomialEvaluator/Product_2/Mmult_DSP_bh100_ch0_0
    DSP48_X0Y10.C17      net (fanout=1)        1.123   calc_exp_mu/exp/PolynomialEvaluator/Product_2/Mmult_DSP_bh100_ch0_0_P34_to_Product_2/Mmult_DSP_bh100_ch0_01
    DSP48_X0Y10.CLK      Tdspdck_C_PREG        2.200   calc_exp_mu/exp/PolynomialEvaluator/Product_2/Mmult_DSP_bh100_ch0_01
                                                       calc_exp_mu/exp/PolynomialEvaluator/Product_2/Mmult_DSP_bh100_ch0_01
    -------------------------------------------------  ---------------------------
    Total                                     11.460ns (7.397ns logic, 4.063ns route)
                                                       (64.5% logic, 35.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.460ns (requirement - (data path - clock path skew + uncertainty))
  Source:               calc_exp_mu/exp/PolynomialEvaluator/Product_1/Mmult_DSP_bh72_ch0_01 (DSP)
  Destination:          calc_exp_mu/exp/PolynomialEvaluator/Product_2/Mmult_DSP_bh100_ch0_01 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      11.448ns (Levels of Logic = 3)
  Clock Path Skew:      -0.057ns (0.472 - 0.529)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: calc_exp_mu/exp/PolynomialEvaluator/Product_1/Mmult_DSP_bh72_ch0_01 to calc_exp_mu/exp/PolynomialEvaluator/Product_2/Mmult_DSP_bh100_ch0_01
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y12.P20      Tdspcko_P_PREG        1.200   calc_exp_mu/exp/PolynomialEvaluator/Product_1/Mmult_DSP_bh72_ch0_01
                                                       calc_exp_mu/exp/PolynomialEvaluator/Product_1/Mmult_DSP_bh72_ch0_01
    SLICE_X9Y49.A5       net (fanout=3)        1.207   calc_exp_mu/exp/PolynomialEvaluator/Product_1/Adder_final72_0/Madd_R_lut<6>
    SLICE_X9Y49.A        Tilo                  0.259   calc_exp_mu/exp/X_d1<9>
                                                       calc_exp_mu/exp/PolynomialEvaluator/piPT1<4>1
    SLICE_X8Y40.A5       net (fanout=10)       0.975   calc_exp_mu/exp/PolynomialEvaluator/piPT1<4>
    SLICE_X8Y40.AMUX     Topaa                 0.377   calc_exp_mu/exp/PolynomialEvaluator/Sum1/Madd_R_Madd_cy<7>
                                                       calc_exp_mu/exp/PolynomialEvaluator/Sum1/Madd_R_Madd_lut<4>
                                                       calc_exp_mu/exp/PolynomialEvaluator/Sum1/Madd_R_Madd_cy<7>
    DSP48_X0Y9.A14       net (fanout=1)        0.761   calc_exp_mu/exp/PolynomialEvaluator/sigmaP1<4>
    DSP48_X0Y9.P34       Tdspdo_A_P            3.346   calc_exp_mu/exp/PolynomialEvaluator/Product_2/Mmult_DSP_bh100_ch0_0
                                                       calc_exp_mu/exp/PolynomialEvaluator/Product_2/Mmult_DSP_bh100_ch0_0
    DSP48_X0Y10.C17      net (fanout=1)        1.123   calc_exp_mu/exp/PolynomialEvaluator/Product_2/Mmult_DSP_bh100_ch0_0_P34_to_Product_2/Mmult_DSP_bh100_ch0_01
    DSP48_X0Y10.CLK      Tdspdck_C_PREG        2.200   calc_exp_mu/exp/PolynomialEvaluator/Product_2/Mmult_DSP_bh100_ch0_01
                                                       calc_exp_mu/exp/PolynomialEvaluator/Product_2/Mmult_DSP_bh100_ch0_01
    -------------------------------------------------  ---------------------------
    Total                                     11.448ns (7.382ns logic, 4.066ns route)
                                                       (64.5% logic, 35.5% route)

--------------------------------------------------------------------------------

Paths for end point calc_exp_mu/exp/PolynomialEvaluator/Product_2/Mmult_DSP_bh100_ch0_01 (DSP48_X0Y10.C4), 158 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.458ns (requirement - (data path - clock path skew + uncertainty))
  Source:               calc_exp_mu/exp/PolynomialEvaluator/Product_1/Mmult_DSP_bh72_ch0_01 (DSP)
  Destination:          calc_exp_mu/exp/PolynomialEvaluator/Product_2/Mmult_DSP_bh100_ch0_01 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      11.450ns (Levels of Logic = 3)
  Clock Path Skew:      -0.057ns (0.472 - 0.529)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: calc_exp_mu/exp/PolynomialEvaluator/Product_1/Mmult_DSP_bh72_ch0_01 to calc_exp_mu/exp/PolynomialEvaluator/Product_2/Mmult_DSP_bh100_ch0_01
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y12.P20      Tdspcko_P_PREG        1.200   calc_exp_mu/exp/PolynomialEvaluator/Product_1/Mmult_DSP_bh72_ch0_01
                                                       calc_exp_mu/exp/PolynomialEvaluator/Product_1/Mmult_DSP_bh72_ch0_01
    SLICE_X9Y49.A5       net (fanout=3)        1.207   calc_exp_mu/exp/PolynomialEvaluator/Product_1/Adder_final72_0/Madd_R_lut<6>
    SLICE_X9Y49.A        Tilo                  0.259   calc_exp_mu/exp/X_d1<9>
                                                       calc_exp_mu/exp/PolynomialEvaluator/piPT1<4>1
    SLICE_X8Y40.B4       net (fanout=10)       1.084   calc_exp_mu/exp/PolynomialEvaluator/piPT1<4>
    SLICE_X8Y40.CMUX     Topbc                 0.514   calc_exp_mu/exp/PolynomialEvaluator/Sum1/Madd_R_Madd_cy<7>
                                                       calc_exp_mu/exp/PolynomialEvaluator/Sum1/Madd_R_Madd_lut<5>
                                                       calc_exp_mu/exp/PolynomialEvaluator/Sum1/Madd_R_Madd_cy<7>
    DSP48_X0Y9.A16       net (fanout=1)        0.581   calc_exp_mu/exp/PolynomialEvaluator/sigmaP1<6>
    DSP48_X0Y9.P21       Tdspdo_A_P            3.346   calc_exp_mu/exp/PolynomialEvaluator/Product_2/Mmult_DSP_bh100_ch0_0
                                                       calc_exp_mu/exp/PolynomialEvaluator/Product_2/Mmult_DSP_bh100_ch0_0
    DSP48_X0Y10.C4       net (fanout=1)        1.059   calc_exp_mu/exp/PolynomialEvaluator/Product_2/Mmult_DSP_bh100_ch0_0_P21_to_Product_2/Mmult_DSP_bh100_ch0_01
    DSP48_X0Y10.CLK      Tdspdck_C_PREG        2.200   calc_exp_mu/exp/PolynomialEvaluator/Product_2/Mmult_DSP_bh100_ch0_01
                                                       calc_exp_mu/exp/PolynomialEvaluator/Product_2/Mmult_DSP_bh100_ch0_01
    -------------------------------------------------  ---------------------------
    Total                                     11.450ns (7.519ns logic, 3.931ns route)
                                                       (65.7% logic, 34.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.512ns (requirement - (data path - clock path skew + uncertainty))
  Source:               calc_exp_mu/exp/PolynomialEvaluator/Product_1/Mmult_DSP_bh72_ch0_01 (DSP)
  Destination:          calc_exp_mu/exp/PolynomialEvaluator/Product_2/Mmult_DSP_bh100_ch0_01 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      11.396ns (Levels of Logic = 3)
  Clock Path Skew:      -0.057ns (0.472 - 0.529)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: calc_exp_mu/exp/PolynomialEvaluator/Product_1/Mmult_DSP_bh72_ch0_01 to calc_exp_mu/exp/PolynomialEvaluator/Product_2/Mmult_DSP_bh100_ch0_01
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y12.P20      Tdspcko_P_PREG        1.200   calc_exp_mu/exp/PolynomialEvaluator/Product_1/Mmult_DSP_bh72_ch0_01
                                                       calc_exp_mu/exp/PolynomialEvaluator/Product_1/Mmult_DSP_bh72_ch0_01
    SLICE_X9Y49.A5       net (fanout=3)        1.207   calc_exp_mu/exp/PolynomialEvaluator/Product_1/Adder_final72_0/Madd_R_lut<6>
    SLICE_X9Y49.A        Tilo                  0.259   calc_exp_mu/exp/X_d1<9>
                                                       calc_exp_mu/exp/PolynomialEvaluator/piPT1<4>1
    SLICE_X8Y40.C4       net (fanout=10)       1.152   calc_exp_mu/exp/PolynomialEvaluator/piPT1<4>
    SLICE_X8Y40.CMUX     Topcc                 0.392   calc_exp_mu/exp/PolynomialEvaluator/Sum1/Madd_R_Madd_cy<7>
                                                       calc_exp_mu/exp/PolynomialEvaluator/Sum1/Madd_R_Madd_lut<6>
                                                       calc_exp_mu/exp/PolynomialEvaluator/Sum1/Madd_R_Madd_cy<7>
    DSP48_X0Y9.A16       net (fanout=1)        0.581   calc_exp_mu/exp/PolynomialEvaluator/sigmaP1<6>
    DSP48_X0Y9.P21       Tdspdo_A_P            3.346   calc_exp_mu/exp/PolynomialEvaluator/Product_2/Mmult_DSP_bh100_ch0_0
                                                       calc_exp_mu/exp/PolynomialEvaluator/Product_2/Mmult_DSP_bh100_ch0_0
    DSP48_X0Y10.C4       net (fanout=1)        1.059   calc_exp_mu/exp/PolynomialEvaluator/Product_2/Mmult_DSP_bh100_ch0_0_P21_to_Product_2/Mmult_DSP_bh100_ch0_01
    DSP48_X0Y10.CLK      Tdspdck_C_PREG        2.200   calc_exp_mu/exp/PolynomialEvaluator/Product_2/Mmult_DSP_bh100_ch0_01
                                                       calc_exp_mu/exp/PolynomialEvaluator/Product_2/Mmult_DSP_bh100_ch0_01
    -------------------------------------------------  ---------------------------
    Total                                     11.396ns (7.397ns logic, 3.999ns route)
                                                       (64.9% logic, 35.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.524ns (requirement - (data path - clock path skew + uncertainty))
  Source:               calc_exp_mu/exp/PolynomialEvaluator/Product_1/Mmult_DSP_bh72_ch0_01 (DSP)
  Destination:          calc_exp_mu/exp/PolynomialEvaluator/Product_2/Mmult_DSP_bh100_ch0_01 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      11.384ns (Levels of Logic = 3)
  Clock Path Skew:      -0.057ns (0.472 - 0.529)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: calc_exp_mu/exp/PolynomialEvaluator/Product_1/Mmult_DSP_bh72_ch0_01 to calc_exp_mu/exp/PolynomialEvaluator/Product_2/Mmult_DSP_bh100_ch0_01
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y12.P20      Tdspcko_P_PREG        1.200   calc_exp_mu/exp/PolynomialEvaluator/Product_1/Mmult_DSP_bh72_ch0_01
                                                       calc_exp_mu/exp/PolynomialEvaluator/Product_1/Mmult_DSP_bh72_ch0_01
    SLICE_X9Y49.A5       net (fanout=3)        1.207   calc_exp_mu/exp/PolynomialEvaluator/Product_1/Adder_final72_0/Madd_R_lut<6>
    SLICE_X9Y49.A        Tilo                  0.259   calc_exp_mu/exp/X_d1<9>
                                                       calc_exp_mu/exp/PolynomialEvaluator/piPT1<4>1
    SLICE_X8Y40.A5       net (fanout=10)       0.975   calc_exp_mu/exp/PolynomialEvaluator/piPT1<4>
    SLICE_X8Y40.AMUX     Topaa                 0.377   calc_exp_mu/exp/PolynomialEvaluator/Sum1/Madd_R_Madd_cy<7>
                                                       calc_exp_mu/exp/PolynomialEvaluator/Sum1/Madd_R_Madd_lut<4>
                                                       calc_exp_mu/exp/PolynomialEvaluator/Sum1/Madd_R_Madd_cy<7>
    DSP48_X0Y9.A14       net (fanout=1)        0.761   calc_exp_mu/exp/PolynomialEvaluator/sigmaP1<4>
    DSP48_X0Y9.P21       Tdspdo_A_P            3.346   calc_exp_mu/exp/PolynomialEvaluator/Product_2/Mmult_DSP_bh100_ch0_0
                                                       calc_exp_mu/exp/PolynomialEvaluator/Product_2/Mmult_DSP_bh100_ch0_0
    DSP48_X0Y10.C4       net (fanout=1)        1.059   calc_exp_mu/exp/PolynomialEvaluator/Product_2/Mmult_DSP_bh100_ch0_0_P21_to_Product_2/Mmult_DSP_bh100_ch0_01
    DSP48_X0Y10.CLK      Tdspdck_C_PREG        2.200   calc_exp_mu/exp/PolynomialEvaluator/Product_2/Mmult_DSP_bh100_ch0_01
                                                       calc_exp_mu/exp/PolynomialEvaluator/Product_2/Mmult_DSP_bh100_ch0_01
    -------------------------------------------------  ---------------------------
    Total                                     11.384ns (7.382ns logic, 4.002ns route)
                                                       (64.8% logic, 35.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK = PERIOD TIMEGRP "CLK" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point calc_exp_sigma/Mshreg_exp_int_d6_0 (SLICE_X38Y27.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.280ns (requirement - (clock path skew + uncertainty - data path))
  Source:               calc_exp_sigma/exp_i/oData_0 (FF)
  Destination:          calc_exp_sigma/Mshreg_exp_int_d6_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.282ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.038 - 0.036)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: calc_exp_sigma/exp_i/oData_0 to calc_exp_sigma/Mshreg_exp_int_d6_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y27.DMUX    Tshcko                0.244   calc_exp_sigma/exp_i/oData<7>
                                                       calc_exp_sigma/exp_i/oData_0
    SLICE_X38Y27.BX      net (fanout=1)        0.118   calc_exp_sigma/exp_i/oData<0>
    SLICE_X38Y27.CLK     Tdh         (-Th)     0.080   calc_exp_sigma/exp_int_d6_51
                                                       calc_exp_sigma/Mshreg_exp_int_d6_0
    -------------------------------------------------  ---------------------------
    Total                                      0.282ns (0.164ns logic, 0.118ns route)
                                                       (58.2% logic, 41.8% route)

--------------------------------------------------------------------------------

Paths for end point calc_exp_mu/exp/PolynomialEvaluator/Product_1/Mmult_DSP_bh72_ch0_0 (DSP48_X0Y11.A14), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.314ns (requirement - (clock path skew + uncertainty - data path))
  Source:               calc_exp_mu/exp/X_d1_1 (FF)
  Destination:          calc_exp_mu/exp/PolynomialEvaluator/Product_1/Mmult_DSP_bh72_ch0_0 (DSP)
  Requirement:          0.000ns
  Data Path Delay:      0.318ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.077 - 0.073)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: calc_exp_mu/exp/X_d1_1 to calc_exp_mu/exp/PolynomialEvaluator/Product_1/Mmult_DSP_bh72_ch0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y47.BQ       Tcko                  0.198   calc_exp_mu/exp/X_d1<3>
                                                       calc_exp_mu/exp/X_d1_1
    DSP48_X0Y11.A14      net (fanout=2)        0.165   calc_exp_mu/exp/X_d1<1>
    DSP48_X0Y11.CLK      Tdspckd_A_A0REG(-Th)     0.045   calc_exp_mu/exp/PolynomialEvaluator/Product_1/Mmult_DSP_bh72_ch0_0
                                                       calc_exp_mu/exp/PolynomialEvaluator/Product_1/Mmult_DSP_bh72_ch0_0
    -------------------------------------------------  ---------------------------
    Total                                      0.318ns (0.153ns logic, 0.165ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------

Paths for end point calc_exp_mu/exp/PolynomialEvaluator/Product_1/Mmult_DSP_bh72_ch0_0 (DSP48_X0Y11.A15), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.314ns (requirement - (clock path skew + uncertainty - data path))
  Source:               calc_exp_mu/exp/X_d1_2 (FF)
  Destination:          calc_exp_mu/exp/PolynomialEvaluator/Product_1/Mmult_DSP_bh72_ch0_0 (DSP)
  Requirement:          0.000ns
  Data Path Delay:      0.318ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.077 - 0.073)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: calc_exp_mu/exp/X_d1_2 to calc_exp_mu/exp/PolynomialEvaluator/Product_1/Mmult_DSP_bh72_ch0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y47.CQ       Tcko                  0.198   calc_exp_mu/exp/X_d1<3>
                                                       calc_exp_mu/exp/X_d1_2
    DSP48_X0Y11.A15      net (fanout=2)        0.165   calc_exp_mu/exp/X_d1<2>
    DSP48_X0Y11.CLK      Tdspckd_A_A0REG(-Th)     0.045   calc_exp_mu/exp/PolynomialEvaluator/Product_1/Mmult_DSP_bh72_ch0_0
                                                       calc_exp_mu/exp/PolynomialEvaluator/Product_1/Mmult_DSP_bh72_ch0_0
    -------------------------------------------------  ---------------------------
    Total                                      0.318ns (0.153ns logic, 0.165ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK = PERIOD TIMEGRP "CLK" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 15.857ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 4.143ns (241.371MHz) (Tdspper_AREG_PREG)
  Physical resource: calc_exp_sigma/exp_f/PolynomialEvaluator/Product_1/Mmult_DSP_bh72_ch0_01/CLK
  Logical resource: calc_exp_sigma/exp_f/PolynomialEvaluator/Product_1/Mmult_DSP_bh72_ch0_01/CLK
  Location pin: DSP48_X1Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 15.857ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 4.143ns (241.371MHz) (Tdspper_AREG_PREG)
  Physical resource: calc_exp_mu/exp/PolynomialEvaluator/Product_1/Mmult_DSP_bh72_ch0_01/CLK
  Logical resource: calc_exp_mu/exp/PolynomialEvaluator/Product_1/Mmult_DSP_bh72_ch0_01/CLK
  Location pin: DSP48_X0Y12.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA)
  Physical resource: calc_exp_sigma_exp_f/GeneratedTable/Mram_rom/CLKA
  Logical resource: calc_exp_sigma_exp_f/GeneratedTable/Mram_rom/CLKA
  Location pin: RAMB16_X3Y14.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   11.634|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 29288 paths, 0 nets, and 2923 connections

Design statistics:
   Minimum period:  11.634ns{1}   (Maximum frequency:  85.955MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Apr 25 20:34:18 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 195 MB



