module top_module(
    input a,
    input b,
    input c,
    input d,
    output out  ); 
	 
    // SOP
    assign out = (b & ~c & ~d) | (~b & c) | a;
    // POS
    //assign out = (a | c) & (~a | c | ~d) & (a | ~b | ~c) ;
endmodule
