{
  "source_file": "6502 processor.txt",
  "target_chunk_size": 4000,
  "splits": [
    {
      "line": 114,
      "context": "6502 Addressing Modes - Immediate, Absolute, Zero Page, Implied, Accumulator"
    },
    {
      "line": 169,
      "context": "6502 Addressing Modes - Indirect, Pre-indexed, Post-indexed, Relative"
    },
    {
      "line": 251,
      "context": "6502 Instruction Set - Alphabetic List (ADC-JMP)"
    },
    {
      "line": 339,
      "context": "6502 Instruction Set - Notation Reference"
    },
    {
      "line": 374,
      "context": "6502 Instruction Reference - ADC, AND, ASL"
    },
    {
      "line": 487,
      "context": "6502 Instruction Reference - BMI through BVS (Branch Instructions)"
    },
    {
      "line": 618,
      "context": "6502 Instruction Reference - CMP, CPX, CPY, DEC, DEX, DEY, EOR"
    },
    {
      "line": 756,
      "context": "6502 Instruction Reference - JMP, JSR, LDA, LDX, LDY, LSR"
    },
    {
      "line": 882,
      "context": "6502 Instruction Reference - ORA, PHA, PHP, PLA, PLP, ROL, ROR"
    },
    {
      "line": 993,
      "context": "6502 Instruction Reference - SBC, SEC, SED, SEI, STA, STX, STY"
    },
    {
      "line": 1093,
      "context": "6502 Instruction Reference - TAX, TAY, TSX, TXA, TXS, TYA"
    },
    {
      "line": 1161,
      "context": "6502 Instruction Timing Tables - Cycles by Addressing Mode"
    },
    {
      "line": 1250,
      "context": "6502 Opcode Reference Table - Opcodes $00-$7F"
    },
    {
      "line": 1316,
      "context": "6502 Opcode Reference Table - Opcodes $80-$FF"
    },
    {
      "line": 1383,
      "context": "6502 Instruction Operation - C Code Implementation (ADC-BVS)"
    },
    {
      "line": 1513,
      "context": "6502 Instruction Operation - C Code Implementation (CLC-INY)"
    },
    {
      "line": 1629,
      "context": "6502 Instruction Operation - C Code Implementation (ORA-TYA)"
    }
  ]
}
