git clone --depth 1 --no-tags https://github.com/Rishi-T/Misc_Verilog_Practice.git f:/verilog_sva_gh_scraper/data/full_repos/697817987
git clone --depth 1 --no-tags https://github.com/bassantatef/One-level-Cache-memory-system-integrated-with-RISC-V-Single-Cycle.git f:/verilog_sva_gh_scraper/data/full_repos/698693043
git clone --depth 1 --no-tags https://github.com/WesleyRdS/PBL-SD1.0.1.git f:/verilog_sva_gh_scraper/data/full_repos/695946677
git clone --depth 1 --no-tags https://github.com/Miguel-Oliveiraa/microwave-controller.git f:/verilog_sva_gh_scraper/data/full_repos/696042529
git clone --depth 1 --no-tags https://github.com/kilowiski/verilog_hdlbits.git f:/verilog_sva_gh_scraper/data/full_repos/692996111
git clone --depth 1 --no-tags https://github.com/MayankP2003/Washing_Machine.git f:/verilog_sva_gh_scraper/data/full_repos/695111803
git clone --depth 1 --no-tags https://github.com/DOUGIE2111/taxi_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/695234430
git clone --depth 1 --no-tags https://github.com/suraj4840/D_FF_009.git f:/verilog_sva_gh_scraper/data/full_repos/696277281
git clone --depth 1 --no-tags https://github.com/xxxuanruby/test.git f:/verilog_sva_gh_scraper/data/full_repos/696269055
git clone --depth 1 --no-tags https://github.com/gjk4all/ICE40UP5K_VGA.git f:/verilog_sva_gh_scraper/data/full_repos/699480420
git clone --depth 1 --no-tags https://github.com/Chenghuexin/FPGA-final-project_sidewalklight.git f:/verilog_sva_gh_scraper/data/full_repos/698989142
git clone --depth 1 --no-tags https://github.com/cxliu0422/ECE241.git f:/verilog_sva_gh_scraper/data/full_repos/694376919
git clone --depth 1 --no-tags https://github.com/zhagngr/VerilogHDLBitsWorkspace.git f:/verilog_sva_gh_scraper/data/full_repos/694120875
git clone --depth 1 --no-tags https://github.com/Dakshpatel806/ANALOG.git f:/verilog_sva_gh_scraper/data/full_repos/699378583
git clone --depth 1 --no-tags https://github.com/Guisn25/LabCD.git f:/verilog_sva_gh_scraper/data/full_repos/699585260
git clone --depth 1 --no-tags https://github.com/anishasharma99/GCD-Calculator.git f:/verilog_sva_gh_scraper/data/full_repos/699090248
git clone --depth 1 --no-tags https://github.com/goodkidali/BCD-DecoderFPGA.git f:/verilog_sva_gh_scraper/data/full_repos/699987341
git clone --depth 1 --no-tags https://github.com/huangyuhong1/vscode.git f:/verilog_sva_gh_scraper/data/full_repos/699993449
git clone --depth 1 --no-tags https://github.com/mambahuang/IC_contest_2011.git f:/verilog_sva_gh_scraper/data/full_repos/700095384
git clone --depth 1 --no-tags https://github.com/VyoJ/DDCOLab.git f:/verilog_sva_gh_scraper/data/full_repos/692733743
git clone --depth 1 --no-tags https://github.com/Nedjabat/CPEN311.git f:/verilog_sva_gh_scraper/data/full_repos/693414795
git clone --depth 1 --no-tags https://github.com/ErenT-1/verilog_1.git f:/verilog_sva_gh_scraper/data/full_repos/692688511
git clone --depth 1 --no-tags https://github.com/macaroonforu/16-Bit-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/697887440
git clone --depth 1 --no-tags https://github.com/kaoyuhung/MIPS-Pipelined-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/695510967
git clone --depth 1 --no-tags https://github.com/baguioni/arm-single-cycle-processor.git f:/verilog_sva_gh_scraper/data/full_repos/699400440
git clone --depth 1 --no-tags https://github.com/ax0080/Digital-Loop-Filter.git f:/verilog_sva_gh_scraper/data/full_repos/699140120
git clone --depth 1 --no-tags https://github.com/CesaireMonjoly/TraficLight.git f:/verilog_sva_gh_scraper/data/full_repos/695516721
git clone --depth 1 --no-tags https://github.com/etngo2001/EE371.git f:/verilog_sva_gh_scraper/data/full_repos/696554136
git clone --depth 1 --no-tags https://github.com/maybnt/cmac_aes128_cocotb.git f:/verilog_sva_gh_scraper/data/full_repos/698539059
git clone --depth 1 --no-tags https://github.com/alikera/Digital-Logic-Design-LAB.git f:/verilog_sva_gh_scraper/data/full_repos/698511939
git clone --depth 1 --no-tags https://github.com/Songfung/IC_contest_practice.git f:/verilog_sva_gh_scraper/data/full_repos/698669196
git clone --depth 1 --no-tags https://github.com/komorebilzy/TOY-ALU.git f:/verilog_sva_gh_scraper/data/full_repos/697558576
git clone --depth 1 --no-tags https://github.com/DeepakM-07/clk_div.git f:/verilog_sva_gh_scraper/data/full_repos/697613421
git clone --depth 1 --no-tags https://github.com/eslamaoao/RST_SYNC.git f:/verilog_sva_gh_scraper/data/full_repos/697591272
git clone --depth 1 --no-tags https://github.com/eslamaoao/8_X_16_Register_File.git f:/verilog_sva_gh_scraper/data/full_repos/697583751
git clone --depth 1 --no-tags https://github.com/willian-von/mcu.git f:/verilog_sva_gh_scraper/data/full_repos/696634012
git clone --depth 1 --no-tags https://github.com/mariamelsaqa/Calculator.git f:/verilog_sva_gh_scraper/data/full_repos/696929128
git clone --depth 1 --no-tags https://github.com/suraj4840/PISO_16.git f:/verilog_sva_gh_scraper/data/full_repos/696819187
git clone --depth 1 --no-tags https://github.com/suraj4840/Mod_N_counter_021.git f:/verilog_sva_gh_scraper/data/full_repos/696830606
git clone --depth 1 --no-tags https://github.com/Arcadia-Y/arch-alu.git f:/verilog_sva_gh_scraper/data/full_repos/697195782
git clone --depth 1 --no-tags https://github.com/rhythmee/PGC-Resizing.git f:/verilog_sva_gh_scraper/data/full_repos/697160290
git clone --depth 1 --no-tags https://github.com/Pottokat/ub1amz.git f:/verilog_sva_gh_scraper/data/full_repos/696263914
git clone --depth 1 --no-tags https://github.com/xxxuanruby/caravel_example.git f:/verilog_sva_gh_scraper/data/full_repos/696098554
git clone --depth 1 --no-tags https://github.com/Royalthebest/Pipelined_MIPS_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/696122064
git clone --depth 1 --no-tags https://github.com/gauthamsaiv/crypto.git f:/verilog_sva_gh_scraper/data/full_repos/695915074
git clone --depth 1 --no-tags https://github.com/fathimaruksana/Asynchronous-Up-Down-Counter.git f:/verilog_sva_gh_scraper/data/full_repos/693490692
git clone --depth 1 --no-tags https://github.com/apaj/dac.git f:/verilog_sva_gh_scraper/data/full_repos/694362957
git clone --depth 1 --no-tags https://github.com/Akarsh-Hegde/pes_pd.git f:/verilog_sva_gh_scraper/data/full_repos/693250277
git clone --depth 1 --no-tags https://github.com/Souravtirkey/Digital-Safe.git f:/verilog_sva_gh_scraper/data/full_repos/694692328
git clone --depth 1 --no-tags https://github.com/hienvannguyen02012000bg/triple-redundance.git f:/verilog_sva_gh_scraper/data/full_repos/695939081
git clone --depth 1 --no-tags https://github.com/fathimaruksana/SR-LATCH.git f:/verilog_sva_gh_scraper/data/full_repos/693040981
git clone --depth 1 --no-tags https://github.com/MoonisAmir10/RapidSilicon-Internship-Lab-Work.git f:/verilog_sva_gh_scraper/data/full_repos/692671010
git clone --depth 1 --no-tags https://github.com/mingchi131/RISC-V_V-extension.git f:/verilog_sva_gh_scraper/data/full_repos/694039352
git clone --depth 1 --no-tags https://github.com/abhinavprakash199/RISC-V-based-MYTH.git f:/verilog_sva_gh_scraper/data/full_repos/693593592
git clone --depth 1 --no-tags https://github.com/Shahiraosama/BIT_SYNC.git f:/verilog_sva_gh_scraper/data/full_repos/697513352
git clone --depth 1 --no-tags https://github.com/Shahiraosama/RST_SYNC.git f:/verilog_sva_gh_scraper/data/full_repos/697514240
git clone --depth 1 --no-tags https://github.com/gunerufuk/asic_test.git f:/verilog_sva_gh_scraper/data/full_repos/697462592
git clone --depth 1 --no-tags https://github.com/gkim567/matbiKKJ.git f:/verilog_sva_gh_scraper/data/full_repos/698909666
git clone --depth 1 --no-tags https://github.com/HenryJuan325/IC_CONTEST_2018_Image-Display-Control.git f:/verilog_sva_gh_scraper/data/full_repos/699274920
git clone --depth 1 --no-tags https://github.com/ChienFeng-hub/Angrybird.git f:/verilog_sva_gh_scraper/data/full_repos/699820553
git clone --depth 1 --no-tags https://github.com/123939/test.git f:/verilog_sva_gh_scraper/data/full_repos/697769927
git clone --depth 1 --no-tags https://github.com/Riconec/tt05-6502.git f:/verilog_sva_gh_scraper/data/full_repos/698217320
git clone --depth 1 --no-tags https://github.com/wayneouow/ICC2019_CONV.git f:/verilog_sva_gh_scraper/data/full_repos/697946150
git clone --depth 1 --no-tags https://github.com/sumer0/youtube_tutorial.git f:/verilog_sva_gh_scraper/data/full_repos/698946112
git clone --depth 1 --no-tags https://github.com/Uligxd/VHDL-CODE.git f:/verilog_sva_gh_scraper/data/full_repos/699169964
git clone --depth 1 --no-tags https://github.com/patrick-5546/hdl-eth-recv.git f:/verilog_sva_gh_scraper/data/full_repos/693056919
git clone --depth 1 --no-tags https://github.com/Kaminyou/NTU-CA.git f:/verilog_sva_gh_scraper/data/full_repos/699779988
git clone --depth 1 --no-tags https://github.com/jayne-s/Arithmetic-Logic-Unit.git f:/verilog_sva_gh_scraper/data/full_repos/695979533
git clone --depth 1 --no-tags https://github.com/JamesChiDuong/IIS_ClassicMcliecehw.git f:/verilog_sva_gh_scraper/data/full_repos/696638270
git clone --depth 1 --no-tags https://github.com/SEKHARP45/100-Days-of-RTL.git f:/verilog_sva_gh_scraper/data/full_repos/699051268
git clone --depth 1 --no-tags https://github.com/mwael2002/SPI-slave-interface-with-RAM.git f:/verilog_sva_gh_scraper/data/full_repos/697962598
git clone --depth 1 --no-tags https://github.com/Saikrupas/Saikrupas.git f:/verilog_sva_gh_scraper/data/full_repos/698072064
git clone --depth 1 --no-tags https://github.com/chanhee01/Digital_System_Design.git f:/verilog_sva_gh_scraper/data/full_repos/698555613
git clone --depth 1 --no-tags https://github.com/jr7source/Verilog-Infrared-signal-decoder.git f:/verilog_sva_gh_scraper/data/full_repos/696669945
git clone --depth 1 --no-tags https://github.com/ThomasGibbins/ECE128_ProjectRepository.git f:/verilog_sva_gh_scraper/data/full_repos/696470536
git clone --depth 1 --no-tags https://github.com/kaanyildirimmd/week1.git f:/verilog_sva_gh_scraper/data/full_repos/695480323
git clone --depth 1 --no-tags https://github.com/ExGranite/hardware-simulation-tasks.git f:/verilog_sva_gh_scraper/data/full_repos/697281944
git clone --depth 1 --no-tags https://github.com/NavyaVernekar/SPI-Protocol-verilogHDL.git f:/verilog_sva_gh_scraper/data/full_repos/698194727
git clone --depth 1 --no-tags https://github.com/suraj4840/Gray__to_binary_019.git f:/verilog_sva_gh_scraper/data/full_repos/698339761
git clone --depth 1 --no-tags https://github.com/kimonk/pid.git f:/verilog_sva_gh_scraper/data/full_repos/697843905
git clone --depth 1 --no-tags https://github.com/a-ha-mai/ee_371.git f:/verilog_sva_gh_scraper/data/full_repos/698095980
git clone --depth 1 --no-tags https://github.com/4A9G0126/hdl2023fall-hw.git f:/verilog_sva_gh_scraper/data/full_repos/694460194
git clone --depth 1 --no-tags https://github.com/martinzhang03/Wordle_Game.git f:/verilog_sva_gh_scraper/data/full_repos/694544649
git clone --depth 1 --no-tags https://github.com/LLYniku/Code_backup.git f:/verilog_sva_gh_scraper/data/full_repos/692735961
git clone --depth 1 --no-tags https://github.com/BhanuPrakash4050/8X8multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/692659321
git clone --depth 1 --no-tags https://github.com/Ayazz11/Traffic-Light-Controller.git f:/verilog_sva_gh_scraper/data/full_repos/694621652
git clone --depth 1 --no-tags https://github.com/kaveri307/Full-Adder.git f:/verilog_sva_gh_scraper/data/full_repos/694711063
git clone --depth 1 --no-tags https://github.com/TonyHo722/caravel_user_project_fsic.git f:/verilog_sva_gh_scraper/data/full_repos/694722005
git clone --depth 1 --no-tags https://github.com/Ritvik123487/ECE241-Lab2.git f:/verilog_sva_gh_scraper/data/full_repos/696119475
git clone --depth 1 --no-tags https://github.com/bluecoffee093/ULQC_LDO.git f:/verilog_sva_gh_scraper/data/full_repos/695941641
git clone --depth 1 --no-tags https://github.com/xxxuanruby/caravel_1.git f:/verilog_sva_gh_scraper/data/full_repos/696063262
git clone --depth 1 --no-tags https://github.com/suraj4840/JKFF__011.git f:/verilog_sva_gh_scraper/data/full_repos/696284416
git clone --depth 1 --no-tags https://github.com/JaviSol96/Circuitos_Digitales_2.git f:/verilog_sva_gh_scraper/data/full_repos/694768077
git clone --depth 1 --no-tags https://github.com/ahmaide/Computer-Architecture-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/695136228
git clone --depth 1 --no-tags https://github.com/Shion-KR/Verilog_WEEK04.git f:/verilog_sva_gh_scraper/data/full_repos/695803727
git clone --depth 1 --no-tags https://github.com/Vinayakamk/8bitcpu.git f:/verilog_sva_gh_scraper/data/full_repos/695439852
git clone --depth 1 --no-tags https://github.com/Radioheading/Toy-ALU.git f:/verilog_sva_gh_scraper/data/full_repos/696882262
git clone --depth 1 --no-tags https://github.com/tauarielab/final_project.git f:/verilog_sva_gh_scraper/data/full_repos/696881925
git clone --depth 1 --no-tags https://github.com/mariamelsaqa/VendingMachine.git f:/verilog_sva_gh_scraper/data/full_repos/696925177
git clone --depth 1 --no-tags https://github.com/Abiddy/VerilogProjects.git f:/verilog_sva_gh_scraper/data/full_repos/696939509
