{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1746954586807 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1746954586807 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 11 17:09:46 2025 " "Processing started: Sun May 11 17:09:46 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1746954586807 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746954586807 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Analog_Memory_System_2023_DE0 -c Analog_Memory_System_2023_DE0 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Analog_Memory_System_2023_DE0 -c Analog_Memory_System_2023_DE0" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746954586817 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1746954587124 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1746954587124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "analog_memory_system_2023_de0.v 1 1 " "Found 1 design units, including 1 entities, in source file analog_memory_system_2023_de0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Analog_Memory_System_2023_DE0 " "Found entity 1: Analog_Memory_System_2023_DE0" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746954593444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746954593444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_port.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_slave " "Found entity 1: i2c_slave" {  } { { "i2c_port.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/i2c_port.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746954593446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746954593446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/PLL.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746954593446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746954593446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_0002 " "Found entity 1: PLL_0002" {  } { { "PLL/PLL_0002.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/PLL/PLL_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746954593449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746954593449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_0002 " "Found entity 1: PLL_0002" {  } { { "PLL_0002.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/PLL_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746954593449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746954593449 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "osda Analog_Memory_System_2023_DE0.v(130) " "Verilog HDL Implicit Net warning at Analog_Memory_System_2023_DE0.v(130): created implicit net for \"osda\"" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 130 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746954593449 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Analog_Memory_System_2023_DE0 " "Elaborating entity \"Analog_Memory_System_2023_DE0\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1746954593478 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "COMMAND Analog_Memory_System_2023_DE0.v(85) " "Verilog HDL or VHDL warning at Analog_Memory_System_2023_DE0.v(85): object \"COMMAND\" assigned a value but never read" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 85 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1746954593478 "|Analog_Memory_System_2023_DE0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Symbol_SUB Analog_Memory_System_2023_DE0.v(94) " "Verilog HDL or VHDL warning at Analog_Memory_System_2023_DE0.v(94): object \"Symbol_SUB\" assigned a value but never read" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 94 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1746954593480 "|Analog_Memory_System_2023_DE0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "COUNT_PORT Analog_Memory_System_2023_DE0.v(114) " "Verilog HDL or VHDL warning at Analog_Memory_System_2023_DE0.v(114): object \"COUNT_PORT\" assigned a value but never read" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 114 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1746954593480 "|Analog_Memory_System_2023_DE0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "COMPUTE Analog_Memory_System_2023_DE0.v(115) " "Verilog HDL or VHDL warning at Analog_Memory_System_2023_DE0.v(115): object \"COMPUTE\" assigned a value but never read" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 115 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1746954593480 "|Analog_Memory_System_2023_DE0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FIRST_COUNT Analog_Memory_System_2023_DE0.v(211) " "Verilog HDL Always Construct warning at Analog_Memory_System_2023_DE0.v(211): inferring latch(es) for variable \"FIRST_COUNT\", which holds its previous value in one or more paths through the always construct" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 211 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1746954593480 "|Analog_Memory_System_2023_DE0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CHECK_BYTE Analog_Memory_System_2023_DE0.v(211) " "Verilog HDL Always Construct warning at Analog_Memory_System_2023_DE0.v(211): inferring latch(es) for variable \"CHECK_BYTE\", which holds its previous value in one or more paths through the always construct" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 211 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1746954593480 "|Analog_Memory_System_2023_DE0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CHECK_BYTE\[1\] Analog_Memory_System_2023_DE0.v(211) " "Inferred latch for \"CHECK_BYTE\[1\]\" at Analog_Memory_System_2023_DE0.v(211)" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746954593480 "|Analog_Memory_System_2023_DE0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CHECK_BYTE\[2\] Analog_Memory_System_2023_DE0.v(211) " "Inferred latch for \"CHECK_BYTE\[2\]\" at Analog_Memory_System_2023_DE0.v(211)" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746954593480 "|Analog_Memory_System_2023_DE0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CHECK_BYTE\[3\] Analog_Memory_System_2023_DE0.v(211) " "Inferred latch for \"CHECK_BYTE\[3\]\" at Analog_Memory_System_2023_DE0.v(211)" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746954593480 "|Analog_Memory_System_2023_DE0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CHECK_BYTE\[4\] Analog_Memory_System_2023_DE0.v(211) " "Inferred latch for \"CHECK_BYTE\[4\]\" at Analog_Memory_System_2023_DE0.v(211)" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746954593480 "|Analog_Memory_System_2023_DE0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CHECK_BYTE\[5\] Analog_Memory_System_2023_DE0.v(211) " "Inferred latch for \"CHECK_BYTE\[5\]\" at Analog_Memory_System_2023_DE0.v(211)" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746954593480 "|Analog_Memory_System_2023_DE0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CHECK_BYTE\[6\] Analog_Memory_System_2023_DE0.v(211) " "Inferred latch for \"CHECK_BYTE\[6\]\" at Analog_Memory_System_2023_DE0.v(211)" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746954593480 "|Analog_Memory_System_2023_DE0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CHECK_BYTE\[7\] Analog_Memory_System_2023_DE0.v(211) " "Inferred latch for \"CHECK_BYTE\[7\]\" at Analog_Memory_System_2023_DE0.v(211)" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746954593480 "|Analog_Memory_System_2023_DE0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIRST_COUNT\[0\] Analog_Memory_System_2023_DE0.v(211) " "Inferred latch for \"FIRST_COUNT\[0\]\" at Analog_Memory_System_2023_DE0.v(211)" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746954593480 "|Analog_Memory_System_2023_DE0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIRST_COUNT\[1\] Analog_Memory_System_2023_DE0.v(211) " "Inferred latch for \"FIRST_COUNT\[1\]\" at Analog_Memory_System_2023_DE0.v(211)" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746954593480 "|Analog_Memory_System_2023_DE0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIRST_COUNT\[2\] Analog_Memory_System_2023_DE0.v(211) " "Inferred latch for \"FIRST_COUNT\[2\]\" at Analog_Memory_System_2023_DE0.v(211)" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746954593480 "|Analog_Memory_System_2023_DE0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIRST_COUNT\[3\] Analog_Memory_System_2023_DE0.v(211) " "Inferred latch for \"FIRST_COUNT\[3\]\" at Analog_Memory_System_2023_DE0.v(211)" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746954593480 "|Analog_Memory_System_2023_DE0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIRST_COUNT\[4\] Analog_Memory_System_2023_DE0.v(211) " "Inferred latch for \"FIRST_COUNT\[4\]\" at Analog_Memory_System_2023_DE0.v(211)" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746954593480 "|Analog_Memory_System_2023_DE0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIRST_COUNT\[5\] Analog_Memory_System_2023_DE0.v(211) " "Inferred latch for \"FIRST_COUNT\[5\]\" at Analog_Memory_System_2023_DE0.v(211)" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746954593480 "|Analog_Memory_System_2023_DE0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIRST_COUNT\[6\] Analog_Memory_System_2023_DE0.v(211) " "Inferred latch for \"FIRST_COUNT\[6\]\" at Analog_Memory_System_2023_DE0.v(211)" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746954593480 "|Analog_Memory_System_2023_DE0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIRST_COUNT\[7\] Analog_Memory_System_2023_DE0.v(211) " "Inferred latch for \"FIRST_COUNT\[7\]\" at Analog_Memory_System_2023_DE0.v(211)" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746954593480 "|Analog_Memory_System_2023_DE0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIRST_COUNT\[8\] Analog_Memory_System_2023_DE0.v(211) " "Inferred latch for \"FIRST_COUNT\[8\]\" at Analog_Memory_System_2023_DE0.v(211)" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746954593480 "|Analog_Memory_System_2023_DE0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIRST_COUNT\[9\] Analog_Memory_System_2023_DE0.v(211) " "Inferred latch for \"FIRST_COUNT\[9\]\" at Analog_Memory_System_2023_DE0.v(211)" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746954593480 "|Analog_Memory_System_2023_DE0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIRST_COUNT\[10\] Analog_Memory_System_2023_DE0.v(211) " "Inferred latch for \"FIRST_COUNT\[10\]\" at Analog_Memory_System_2023_DE0.v(211)" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746954593480 "|Analog_Memory_System_2023_DE0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIRST_COUNT\[11\] Analog_Memory_System_2023_DE0.v(211) " "Inferred latch for \"FIRST_COUNT\[11\]\" at Analog_Memory_System_2023_DE0.v(211)" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746954593480 "|Analog_Memory_System_2023_DE0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIRST_COUNT\[12\] Analog_Memory_System_2023_DE0.v(211) " "Inferred latch for \"FIRST_COUNT\[12\]\" at Analog_Memory_System_2023_DE0.v(211)" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746954593480 "|Analog_Memory_System_2023_DE0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIRST_COUNT\[13\] Analog_Memory_System_2023_DE0.v(211) " "Inferred latch for \"FIRST_COUNT\[13\]\" at Analog_Memory_System_2023_DE0.v(211)" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746954593480 "|Analog_Memory_System_2023_DE0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIRST_COUNT\[14\] Analog_Memory_System_2023_DE0.v(211) " "Inferred latch for \"FIRST_COUNT\[14\]\" at Analog_Memory_System_2023_DE0.v(211)" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746954593480 "|Analog_Memory_System_2023_DE0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIRST_COUNT\[15\] Analog_Memory_System_2023_DE0.v(211) " "Inferred latch for \"FIRST_COUNT\[15\]\" at Analog_Memory_System_2023_DE0.v(211)" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746954593480 "|Analog_Memory_System_2023_DE0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIRST_COUNT\[16\] Analog_Memory_System_2023_DE0.v(211) " "Inferred latch for \"FIRST_COUNT\[16\]\" at Analog_Memory_System_2023_DE0.v(211)" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746954593480 "|Analog_Memory_System_2023_DE0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIRST_COUNT\[17\] Analog_Memory_System_2023_DE0.v(211) " "Inferred latch for \"FIRST_COUNT\[17\]\" at Analog_Memory_System_2023_DE0.v(211)" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746954593480 "|Analog_Memory_System_2023_DE0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIRST_COUNT\[18\] Analog_Memory_System_2023_DE0.v(211) " "Inferred latch for \"FIRST_COUNT\[18\]\" at Analog_Memory_System_2023_DE0.v(211)" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746954593480 "|Analog_Memory_System_2023_DE0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIRST_COUNT\[19\] Analog_Memory_System_2023_DE0.v(211) " "Inferred latch for \"FIRST_COUNT\[19\]\" at Analog_Memory_System_2023_DE0.v(211)" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746954593480 "|Analog_Memory_System_2023_DE0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIRST_COUNT\[20\] Analog_Memory_System_2023_DE0.v(211) " "Inferred latch for \"FIRST_COUNT\[20\]\" at Analog_Memory_System_2023_DE0.v(211)" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746954593480 "|Analog_Memory_System_2023_DE0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIRST_COUNT\[21\] Analog_Memory_System_2023_DE0.v(211) " "Inferred latch for \"FIRST_COUNT\[21\]\" at Analog_Memory_System_2023_DE0.v(211)" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746954593480 "|Analog_Memory_System_2023_DE0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIRST_COUNT\[22\] Analog_Memory_System_2023_DE0.v(211) " "Inferred latch for \"FIRST_COUNT\[22\]\" at Analog_Memory_System_2023_DE0.v(211)" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746954593480 "|Analog_Memory_System_2023_DE0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIRST_COUNT\[23\] Analog_Memory_System_2023_DE0.v(211) " "Inferred latch for \"FIRST_COUNT\[23\]\" at Analog_Memory_System_2023_DE0.v(211)" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746954593480 "|Analog_Memory_System_2023_DE0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIRST_COUNT\[24\] Analog_Memory_System_2023_DE0.v(211) " "Inferred latch for \"FIRST_COUNT\[24\]\" at Analog_Memory_System_2023_DE0.v(211)" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746954593480 "|Analog_Memory_System_2023_DE0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIRST_COUNT\[25\] Analog_Memory_System_2023_DE0.v(211) " "Inferred latch for \"FIRST_COUNT\[25\]\" at Analog_Memory_System_2023_DE0.v(211)" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746954593480 "|Analog_Memory_System_2023_DE0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIRST_COUNT\[26\] Analog_Memory_System_2023_DE0.v(211) " "Inferred latch for \"FIRST_COUNT\[26\]\" at Analog_Memory_System_2023_DE0.v(211)" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746954593480 "|Analog_Memory_System_2023_DE0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIRST_COUNT\[27\] Analog_Memory_System_2023_DE0.v(211) " "Inferred latch for \"FIRST_COUNT\[27\]\" at Analog_Memory_System_2023_DE0.v(211)" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746954593480 "|Analog_Memory_System_2023_DE0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIRST_COUNT\[28\] Analog_Memory_System_2023_DE0.v(211) " "Inferred latch for \"FIRST_COUNT\[28\]\" at Analog_Memory_System_2023_DE0.v(211)" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746954593480 "|Analog_Memory_System_2023_DE0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIRST_COUNT\[29\] Analog_Memory_System_2023_DE0.v(211) " "Inferred latch for \"FIRST_COUNT\[29\]\" at Analog_Memory_System_2023_DE0.v(211)" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746954593480 "|Analog_Memory_System_2023_DE0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIRST_COUNT\[30\] Analog_Memory_System_2023_DE0.v(211) " "Inferred latch for \"FIRST_COUNT\[30\]\" at Analog_Memory_System_2023_DE0.v(211)" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746954593480 "|Analog_Memory_System_2023_DE0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIRST_COUNT\[31\] Analog_Memory_System_2023_DE0.v(211) " "Inferred latch for \"FIRST_COUNT\[31\]\" at Analog_Memory_System_2023_DE0.v(211)" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746954593480 "|Analog_Memory_System_2023_DE0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_0002 PLL_0002:PLL_TEST " "Elaborating entity \"PLL_0002\" for hierarchy \"PLL_0002:PLL_TEST\"" {  } { { "Analog_Memory_System_2023_DE0.v" "PLL_TEST" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746954593519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll PLL_0002:PLL_TEST\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"PLL_0002:PLL_TEST\|altera_pll:altera_pll_i\"" {  } { { "PLL_0002.v" "altera_pll_i" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/PLL_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746954593534 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1746954593544 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_0002:PLL_TEST\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"PLL_0002:PLL_TEST\|altera_pll:altera_pll_i\"" {  } { { "PLL_0002.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/PLL_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746954593544 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_0002:PLL_TEST\|altera_pll:altera_pll_i " "Instantiated megafunction \"PLL_0002:PLL_TEST\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746954593544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746954593544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746954593544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746954593544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 1.171875 MHz " "Parameter \"output_clock_frequency0\" = \"1.171875 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746954593544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746954593544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746954593544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746954593544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746954593544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746954593544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746954593544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746954593544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746954593544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746954593544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746954593544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746954593544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746954593544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746954593544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746954593544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746954593544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746954593544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746954593544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746954593544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746954593544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746954593544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746954593544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746954593544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746954593544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746954593544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746954593544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746954593544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746954593544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746954593544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746954593544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746954593544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746954593544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746954593544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746954593544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746954593544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746954593544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746954593544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746954593544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746954593544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746954593544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746954593544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746954593544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746954593544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746954593544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746954593544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746954593544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746954593544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746954593544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746954593544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746954593544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746954593544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746954593544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746954593544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746954593544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746954593544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746954593544 ""}  } { { "PLL_0002.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/PLL_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1746954593544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_slave i2c_slave:i2c " "Elaborating entity \"i2c_slave\" for hierarchy \"i2c_slave:i2c\"" {  } { { "Analog_Memory_System_2023_DE0.v" "i2c" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746954593544 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "i2c_port.v(338) " "Verilog HDL Case Statement information at i2c_port.v(338): all case item expressions in this case statement are onehot" {  } { { "i2c_port.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/i2c_port.v" 338 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1746954593544 "|Analog_Memory_System_2023_DE0|i2c_slave:i2c"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_ela_trigger_flow_sel_bk51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_flow_sel_bk51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sld_ela_trigger_flow_sel_bk51 " "Found entity 1: sld_ela_trigger_flow_sel_bk51" {  } { { "db/sld_ela_trigger_flow_sel_bk51.tdf" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/db/sld_ela_trigger_flow_sel_bk51.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746954594588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746954594588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_reserved_analog_memory_system_2023_de0_auto_signaltap_0_flow_mgr_c90c.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_reserved_analog_memory_system_2023_de0_auto_signaltap_0_flow_mgr_c90c.v" { { "Info" "ISGN_ENTITY_NAME" "1 sld_reserved_Analog_Memory_System_2023_DE0_auto_signaltap_0_flow_mgr_c90c " "Found entity 1: sld_reserved_Analog_Memory_System_2023_DE0_auto_signaltap_0_flow_mgr_c90c" {  } { { "db/sld_reserved_analog_memory_system_2023_de0_auto_signaltap_0_flow_mgr_c90c.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/db/sld_reserved_analog_memory_system_2023_de0_auto_signaltap_0_flow_mgr_c90c.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746954594666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746954594666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1c84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1c84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1c84 " "Found entity 1: altsyncram_1c84" {  } { { "db/altsyncram_1c84.tdf" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/db/altsyncram_1c84.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746954594919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746954594919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_elc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_elc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_elc " "Found entity 1: mux_elc" {  } { { "db/mux_elc.tdf" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/db/mux_elc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746954672772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746954672772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/db/decode_vnf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746954672840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746954672840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_g9i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_g9i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_g9i " "Found entity 1: cntr_g9i" {  } { { "db/cntr_g9i.tdf" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/db/cntr_g9i.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746954672916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746954672916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_f9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_f9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_f9c " "Found entity 1: cmpr_f9c" {  } { { "db/cmpr_f9c.tdf" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/db/cmpr_f9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746954672947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746954672947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4vi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4vi " "Found entity 1: cntr_4vi" {  } { { "db/cntr_4vi.tdf" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/db/cntr_4vi.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746954672995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746954672995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_09i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_09i " "Found entity 1: cntr_09i" {  } { { "db/cntr_09i.tdf" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/db/cntr_09i.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746954673076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746954673076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c9c " "Found entity 1: cmpr_c9c" {  } { { "db/cmpr_c9c.tdf" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/db/cmpr_c9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746954673121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746954673121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/db/cntr_kri.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746954673174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746954673174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/db/cmpr_99c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746954673222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746954673222 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746954673636 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1746954673745 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2025.05.11.17:11:16 Progress: Loading sld6e613561/alt_sld_fab_wrapper_hw.tcl " "2025.05.11.17:11:16 Progress: Loading sld6e613561/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746954676210 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746954678148 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746954678269 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746954681360 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746954681439 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746954681533 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746954681644 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746954681644 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746954681644 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1746954682321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6e613561/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6e613561/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld6e613561/alt_sld_fab.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/db/ip/sld6e613561/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746954682541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746954682541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6e613561/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6e613561/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld6e613561/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/db/ip/sld6e613561/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746954682632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746954682632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6e613561/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6e613561/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld6e613561/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/db/ip/sld6e613561/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746954682635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746954682635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6e613561/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6e613561/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld6e613561/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/db/ip/sld6e613561/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746954682689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746954682689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6e613561/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld6e613561/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld6e613561/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/db/ip/sld6e613561/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746954682775 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld6e613561/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/db/ip/sld6e613561/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746954682775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746954682775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6e613561/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6e613561/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld6e613561/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/db/ip/sld6e613561/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746954682834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746954682834 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1746954684386 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "WL_CTRL\[0\]~reg0 WL_CTRL\[0\]~reg0_emulated WL_CTRL\[0\]~1 " "Register \"WL_CTRL\[0\]~reg0\" is converted into an equivalent circuit using register \"WL_CTRL\[0\]~reg0_emulated\" and latch \"WL_CTRL\[0\]~1\"" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 257 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1746954684440 "|Analog_Memory_System_2023_DE0|WL_CTRL[0]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "WL_CTRL\[1\]~reg0 WL_CTRL\[1\]~reg0_emulated WL_CTRL\[1\]~5 " "Register \"WL_CTRL\[1\]~reg0\" is converted into an equivalent circuit using register \"WL_CTRL\[1\]~reg0_emulated\" and latch \"WL_CTRL\[1\]~5\"" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 257 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1746954684440 "|Analog_Memory_System_2023_DE0|WL_CTRL[1]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "WL_CTRL\[2\]~reg0 WL_CTRL\[2\]~reg0_emulated WL_CTRL\[2\]~9 " "Register \"WL_CTRL\[2\]~reg0\" is converted into an equivalent circuit using register \"WL_CTRL\[2\]~reg0_emulated\" and latch \"WL_CTRL\[2\]~9\"" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 257 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1746954684440 "|Analog_Memory_System_2023_DE0|WL_CTRL[2]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "WL_CTRL\[3\]~reg0 WL_CTRL\[3\]~reg0_emulated WL_CTRL\[3\]~13 " "Register \"WL_CTRL\[3\]~reg0\" is converted into an equivalent circuit using register \"WL_CTRL\[3\]~reg0_emulated\" and latch \"WL_CTRL\[3\]~13\"" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 257 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1746954684440 "|Analog_Memory_System_2023_DE0|WL_CTRL[3]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BL_CTRL\[0\]~reg0 BL_CTRL\[0\]~reg0_emulated BL_CTRL\[0\]~1 " "Register \"BL_CTRL\[0\]~reg0\" is converted into an equivalent circuit using register \"BL_CTRL\[0\]~reg0_emulated\" and latch \"BL_CTRL\[0\]~1\"" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 257 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1746954684440 "|Analog_Memory_System_2023_DE0|BL_CTRL[0]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BL_CTRL\[1\]~reg0 BL_CTRL\[1\]~reg0_emulated BL_CTRL\[1\]~5 " "Register \"BL_CTRL\[1\]~reg0\" is converted into an equivalent circuit using register \"BL_CTRL\[1\]~reg0_emulated\" and latch \"BL_CTRL\[1\]~5\"" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 257 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1746954684440 "|Analog_Memory_System_2023_DE0|BL_CTRL[1]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BL_CTRL\[2\]~reg0 BL_CTRL\[2\]~reg0_emulated BL_CTRL\[2\]~9 " "Register \"BL_CTRL\[2\]~reg0\" is converted into an equivalent circuit using register \"BL_CTRL\[2\]~reg0_emulated\" and latch \"BL_CTRL\[2\]~9\"" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 257 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1746954684440 "|Analog_Memory_System_2023_DE0|BL_CTRL[2]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COL_EN\[0\]~reg0 COL_EN\[0\]~reg0_emulated COL_EN\[0\]~1 " "Register \"COL_EN\[0\]~reg0\" is converted into an equivalent circuit using register \"COL_EN\[0\]~reg0_emulated\" and latch \"COL_EN\[0\]~1\"" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 257 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1746954684440 "|Analog_Memory_System_2023_DE0|COL_EN[0]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COL_EN\[1\]~reg0 COL_EN\[1\]~reg0_emulated COL_EN\[1\]~5 " "Register \"COL_EN\[1\]~reg0\" is converted into an equivalent circuit using register \"COL_EN\[1\]~reg0_emulated\" and latch \"COL_EN\[1\]~5\"" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 257 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1746954684440 "|Analog_Memory_System_2023_DE0|COL_EN[1]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COL_EN\[2\]~reg0 COL_EN\[2\]~reg0_emulated COL_EN\[2\]~9 " "Register \"COL_EN\[2\]~reg0\" is converted into an equivalent circuit using register \"COL_EN\[2\]~reg0_emulated\" and latch \"COL_EN\[2\]~9\"" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 257 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1746954684440 "|Analog_Memory_System_2023_DE0|COL_EN[2]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COL_EN\[3\]~reg0 COL_EN\[3\]~reg0_emulated COL_EN\[3\]~13 " "Register \"COL_EN\[3\]~reg0\" is converted into an equivalent circuit using register \"COL_EN\[3\]~reg0_emulated\" and latch \"COL_EN\[3\]~13\"" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 257 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1746954684440 "|Analog_Memory_System_2023_DE0|COL_EN[3]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ROW_EN\[0\]~reg0 ROW_EN\[0\]~reg0_emulated ROW_EN\[0\]~1 " "Register \"ROW_EN\[0\]~reg0\" is converted into an equivalent circuit using register \"ROW_EN\[0\]~reg0_emulated\" and latch \"ROW_EN\[0\]~1\"" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 257 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1746954684440 "|Analog_Memory_System_2023_DE0|ROW_EN[0]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ROW_EN\[1\]~reg0 ROW_EN\[1\]~reg0_emulated ROW_EN\[1\]~5 " "Register \"ROW_EN\[1\]~reg0\" is converted into an equivalent circuit using register \"ROW_EN\[1\]~reg0_emulated\" and latch \"ROW_EN\[1\]~5\"" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 257 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1746954684440 "|Analog_Memory_System_2023_DE0|ROW_EN[1]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ROW_EN\[2\]~reg0 ROW_EN\[2\]~reg0_emulated ROW_EN\[2\]~9 " "Register \"ROW_EN\[2\]~reg0\" is converted into an equivalent circuit using register \"ROW_EN\[2\]~reg0_emulated\" and latch \"ROW_EN\[2\]~9\"" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 257 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1746954684440 "|Analog_Memory_System_2023_DE0|ROW_EN[2]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ROW_EN\[3\]~reg0 ROW_EN\[3\]~reg0_emulated ROW_EN\[3\]~13 " "Register \"ROW_EN\[3\]~reg0\" is converted into an equivalent circuit using register \"ROW_EN\[3\]~reg0_emulated\" and latch \"ROW_EN\[3\]~13\"" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 257 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1746954684440 "|Analog_Memory_System_2023_DE0|ROW_EN[3]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COL_EN_SUB\[0\]~reg0 COL_EN_SUB\[0\]~reg0_emulated COL_EN_SUB\[0\]~1 " "Register \"COL_EN_SUB\[0\]~reg0\" is converted into an equivalent circuit using register \"COL_EN_SUB\[0\]~reg0_emulated\" and latch \"COL_EN_SUB\[0\]~1\"" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 257 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1746954684440 "|Analog_Memory_System_2023_DE0|COL_EN_SUB[0]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COL_EN_SUB\[1\]~reg0 COL_EN_SUB\[1\]~reg0_emulated COL_EN_SUB\[1\]~5 " "Register \"COL_EN_SUB\[1\]~reg0\" is converted into an equivalent circuit using register \"COL_EN_SUB\[1\]~reg0_emulated\" and latch \"COL_EN_SUB\[1\]~5\"" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 257 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1746954684440 "|Analog_Memory_System_2023_DE0|COL_EN_SUB[1]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COL_EN_SUB\[2\]~reg0 COL_EN_SUB\[2\]~reg0_emulated COL_EN_SUB\[2\]~9 " "Register \"COL_EN_SUB\[2\]~reg0\" is converted into an equivalent circuit using register \"COL_EN_SUB\[2\]~reg0_emulated\" and latch \"COL_EN_SUB\[2\]~9\"" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 257 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1746954684440 "|Analog_Memory_System_2023_DE0|COL_EN_SUB[2]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COL_EN_SUB\[3\]~reg0 COL_EN_SUB\[3\]~reg0_emulated COL_EN_SUB\[3\]~13 " "Register \"COL_EN_SUB\[3\]~reg0\" is converted into an equivalent circuit using register \"COL_EN_SUB\[3\]~reg0_emulated\" and latch \"COL_EN_SUB\[3\]~13\"" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 257 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1746954684440 "|Analog_Memory_System_2023_DE0|COL_EN_SUB[3]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ROW_EN_SUB\[0\]~reg0 ROW_EN_SUB\[0\]~reg0_emulated ROW_EN_SUB\[0\]~1 " "Register \"ROW_EN_SUB\[0\]~reg0\" is converted into an equivalent circuit using register \"ROW_EN_SUB\[0\]~reg0_emulated\" and latch \"ROW_EN_SUB\[0\]~1\"" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 257 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1746954684440 "|Analog_Memory_System_2023_DE0|ROW_EN_SUB[0]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ROW_EN_SUB\[1\]~reg0 ROW_EN_SUB\[1\]~reg0_emulated ROW_EN_SUB\[1\]~5 " "Register \"ROW_EN_SUB\[1\]~reg0\" is converted into an equivalent circuit using register \"ROW_EN_SUB\[1\]~reg0_emulated\" and latch \"ROW_EN_SUB\[1\]~5\"" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 257 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1746954684440 "|Analog_Memory_System_2023_DE0|ROW_EN_SUB[1]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ROW_EN_SUB\[2\]~reg0 ROW_EN_SUB\[2\]~reg0_emulated ROW_EN_SUB\[2\]~9 " "Register \"ROW_EN_SUB\[2\]~reg0\" is converted into an equivalent circuit using register \"ROW_EN_SUB\[2\]~reg0_emulated\" and latch \"ROW_EN_SUB\[2\]~9\"" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 257 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1746954684440 "|Analog_Memory_System_2023_DE0|ROW_EN_SUB[2]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ROW_EN_SUB\[3\]~reg0 ROW_EN_SUB\[3\]~reg0_emulated ROW_EN_SUB\[3\]~13 " "Register \"ROW_EN_SUB\[3\]~reg0\" is converted into an equivalent circuit using register \"ROW_EN_SUB\[3\]~reg0_emulated\" and latch \"ROW_EN_SUB\[3\]~13\"" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 257 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1746954684440 "|Analog_Memory_System_2023_DE0|ROW_EN_SUB[3]~reg0"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1746954684440 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "WL_BUS_CHS\[1\] GND " "Pin \"WL_BUS_CHS\[1\]\" is stuck at GND" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 257 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746954684848 "|Analog_Memory_System_2023_DE0|WL_BUS_CHS[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WL_BUS_CHS_SUB\[1\] GND " "Pin \"WL_BUS_CHS_SUB\[1\]\" is stuck at GND" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 257 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746954684848 "|Analog_Memory_System_2023_DE0|WL_BUS_CHS_SUB[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sense_Ctrl VCC " "Pin \"Sense_Ctrl\" is stuck at VCC" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746954684848 "|Analog_Memory_System_2023_DE0|Sense_Ctrl"} { "Warning" "WMLS_MLS_STUCK_PIN" "CONN VCC " "Pin \"CONN\" is stuck at VCC" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746954684848 "|Analog_Memory_System_2023_DE0|CONN"} { "Warning" "WMLS_MLS_STUCK_PIN" "CAP_CTRL GND " "Pin \"CAP_CTRL\" is stuck at GND" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746954684848 "|Analog_Memory_System_2023_DE0|CAP_CTRL"} { "Warning" "WMLS_MLS_STUCK_PIN" "GEN_CTRL GND " "Pin \"GEN_CTRL\" is stuck at GND" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746954684848 "|Analog_Memory_System_2023_DE0|GEN_CTRL"} { "Warning" "WMLS_MLS_STUCK_PIN" "CONN_SUB GND " "Pin \"CONN_SUB\" is stuck at GND" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746954684848 "|Analog_Memory_System_2023_DE0|CONN_SUB"} { "Warning" "WMLS_MLS_STUCK_PIN" "WHIGH_CTRL_SUB GND " "Pin \"WHIGH_CTRL_SUB\" is stuck at GND" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746954684848 "|Analog_Memory_System_2023_DE0|WHIGH_CTRL_SUB"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX_MODE\[1\] GND " "Pin \"HEX_MODE\[1\]\" is stuck at GND" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746954684848 "|Analog_Memory_System_2023_DE0|HEX_MODE[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1746954684848 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746954684935 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "18 " "18 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1746954685541 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "PLL 16 " "Ignored 16 assignments for entity \"PLL\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity PLL -sip PLL.sip -library lib_PLL " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity PLL -sip PLL.sip -library lib_PLL was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1746954685566 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity PLL -sip PLL.sip -library lib_PLL " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity PLL -sip PLL.sip -library lib_PLL was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1746954685566 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity PLL -sip PLL.sip -library lib_PLL " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity PLL -sip PLL.sip -library lib_PLL was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1746954685566 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1746954685566 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 189 203 0 0 14 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 189 of its 203 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 14 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1746954686546 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "14 0 1 0 0 " "Adding 14 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1746954686572 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746954686572 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "COUNT_PORT_SIDE\[0\] " "No output dependent on input pin \"COUNT_PORT_SIDE\[0\]\"" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746954686720 "|Analog_Memory_System_2023_DE0|COUNT_PORT_SIDE[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "COUNT_PORT_SIDE\[1\] " "No output dependent on input pin \"COUNT_PORT_SIDE\[1\]\"" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746954686720 "|Analog_Memory_System_2023_DE0|COUNT_PORT_SIDE[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "COUNT_PORT_SIDE\[2\] " "No output dependent on input pin \"COUNT_PORT_SIDE\[2\]\"" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746954686720 "|Analog_Memory_System_2023_DE0|COUNT_PORT_SIDE[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "COUNT_PORT_SIDE\[3\] " "No output dependent on input pin \"COUNT_PORT_SIDE\[3\]\"" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746954686720 "|Analog_Memory_System_2023_DE0|COUNT_PORT_SIDE[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1746954686720 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2335 " "Implemented 2335 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1746954686737 ""} { "Info" "ICUT_CUT_TM_OPINS" "75 " "Implemented 75 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1746954686737 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1746954686737 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2155 " "Implemented 2155 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1746954686737 ""} { "Info" "ICUT_CUT_TM_RAMS" "85 " "Implemented 85 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1746954686737 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1746954686737 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1746954686737 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 53 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 53 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5002 " "Peak virtual memory: 5002 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1746954686768 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 11 17:11:26 2025 " "Processing ended: Sun May 11 17:11:26 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1746954686768 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:40 " "Elapsed time: 00:01:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1746954686768 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1746954686768 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1746954686768 ""}
