//
//Written by GowinSynthesis
//Tool Version "V1.9.11.02 (64-bit)"
//Mon Sep 22 22:49:54 2025

//Source file index table:
//file0 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/debugger/ip_debugger.v"
//file1 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/dvi_tx/dvi_tx.v"
//file2 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_clkdiv/gowin_clkdiv.v"
//file3 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_rpll/gowin_rpll.v"
//file4 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_rpll2/gowin_rpll2.v"
//file5 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/msx_slot/msx_slot.v"
//file6 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/ram/ip_ram.v"
//file7 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/sdram/ip_sdram_tangnano20k_c.v"
//file8 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/tangnano20k_vdp_cartridge.v"
//file9 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp.v"
//file10 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_color_palette.v"
//file11 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_color_palette_ram.v"
//file12 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_command.v"
//file13 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_command_cache.v"
//file14 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_cpu_interface.v"
//file15 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_sprite_info_collect.v"
//file16 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_sprite_makeup_pixel.v"
//file17 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_sprite_select_visible_planes.v"
//file18 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control.v"
//file19 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control_screen_mode.v"
//file20 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control_sprite.v"
//file21 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control_ssg.v"
//file22 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_upscan.v"
//file23 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_upscan_line_buffer.v"
//file24 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_double_buffer.v"
//file25 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_out.v"
//file26 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_out_bilinear.v"
//file27 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_ram_line_buffer.v"
//file28 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_vram_interface.v"
//file29 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/ws2812_led/ip_ws2812_led.v"
`timescale 100 ps/100 ps
module Gowin_rPLL (
  clk14m_d,
  clk215m
)
;
input clk14m_d;
output clk215m;
wire clkoutp_o;
wire clkoutd_o;
wire clkoutd3_o;
wire pll_lock215;
wire VCC;
wire GND;
  rPLL rpll_inst (
    .CLKOUT(clk215m),
    .CLKOUTP(clkoutp_o),
    .CLKOUTD(clkoutd_o),
    .CLKOUTD3(clkoutd3_o),
    .LOCK(pll_lock215),
    .CLKIN(clk14m_d),
    .CLKFB(GND),
    .FBDSEL({GND,GND,GND,GND,GND,GND}),
    .IDSEL({GND,GND,GND,GND,GND,GND}),
    .ODSEL({GND,GND,GND,GND,GND,GND}),
    .DUTYDA({GND,GND,GND,GND}),
    .PSDA({GND,GND,GND,GND}),
    .FDLY({GND,GND,GND,GND}),
    .RESET(GND),
    .RESET_P(GND) 
);
defparam rpll_inst.CLKFB_SEL="internal";
defparam rpll_inst.CLKOUTD3_SRC="CLKOUT";
defparam rpll_inst.CLKOUTD_BYPASS="false";
defparam rpll_inst.CLKOUTD_SRC="CLKOUT";
defparam rpll_inst.CLKOUTP_BYPASS="false";
defparam rpll_inst.CLKOUTP_DLY_STEP=0;
defparam rpll_inst.CLKOUTP_FT_DIR=1'b1;
defparam rpll_inst.CLKOUT_BYPASS="false";
defparam rpll_inst.CLKOUT_DLY_STEP=0;
defparam rpll_inst.CLKOUT_FT_DIR=1'b1;
defparam rpll_inst.DEVICE="GW2AR-18C";
defparam rpll_inst.DUTYDA_SEL="1000";
defparam rpll_inst.DYN_DA_EN="true";
defparam rpll_inst.DYN_FBDIV_SEL="false";
defparam rpll_inst.DYN_IDIV_SEL="false";
defparam rpll_inst.DYN_ODIV_SEL="false";
defparam rpll_inst.DYN_SDIV_SEL=2;
defparam rpll_inst.FBDIV_SEL=14;
defparam rpll_inst.FCLKIN="14.318";
defparam rpll_inst.IDIV_SEL=0;
defparam rpll_inst.ODIV_SEL=4;
defparam rpll_inst.PSDA_SEL="0000";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_rPLL */
module Gowin_rPLL2 (
  clk14m_d,
  clk85m,
  O_sdram_clk_d,
  pll_lock85
)
;
input clk14m_d;
output clk85m;
output O_sdram_clk_d;
output pll_lock85;
wire clkoutd_o;
wire clkoutd3_o;
wire VCC;
wire GND;
  rPLL rpll_inst (
    .CLKOUT(clk85m),
    .CLKOUTP(O_sdram_clk_d),
    .CLKOUTD(clkoutd_o),
    .CLKOUTD3(clkoutd3_o),
    .LOCK(pll_lock85),
    .CLKIN(clk14m_d),
    .CLKFB(GND),
    .FBDSEL({GND,GND,GND,GND,GND,GND}),
    .IDSEL({GND,GND,GND,GND,GND,GND}),
    .ODSEL({GND,GND,GND,GND,GND,GND}),
    .DUTYDA({GND,GND,GND,GND}),
    .PSDA({GND,GND,GND,GND}),
    .FDLY({VCC,VCC,VCC,VCC}),
    .RESET(GND),
    .RESET_P(GND) 
);
defparam rpll_inst.CLKFB_SEL="internal";
defparam rpll_inst.CLKOUTD3_SRC="CLKOUT";
defparam rpll_inst.CLKOUTD_BYPASS="false";
defparam rpll_inst.CLKOUTD_SRC="CLKOUT";
defparam rpll_inst.CLKOUTP_BYPASS="false";
defparam rpll_inst.CLKOUTP_DLY_STEP=0;
defparam rpll_inst.CLKOUTP_FT_DIR=1'b1;
defparam rpll_inst.CLKOUT_BYPASS="false";
defparam rpll_inst.CLKOUT_DLY_STEP=0;
defparam rpll_inst.CLKOUT_FT_DIR=1'b1;
defparam rpll_inst.DEVICE="GW2AR-18C";
defparam rpll_inst.DUTYDA_SEL="1000";
defparam rpll_inst.DYN_DA_EN="false";
defparam rpll_inst.DYN_FBDIV_SEL="false";
defparam rpll_inst.DYN_IDIV_SEL="false";
defparam rpll_inst.DYN_ODIV_SEL="false";
defparam rpll_inst.DYN_SDIV_SEL=2;
defparam rpll_inst.FBDIV_SEL=5;
defparam rpll_inst.FCLKIN="14.318";
defparam rpll_inst.IDIV_SEL=0;
defparam rpll_inst.ODIV_SEL=8;
defparam rpll_inst.PSDA_SEL="1000";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_rPLL2 */
module Gowin_CLKDIV (
  clk85m,
  pll_lock85,
  clk42m
)
;
input clk85m;
input pll_lock85;
output clk42m;
wire VCC;
wire GND;
  CLKDIV clkdiv_inst (
    .CLKOUT(clk42m),
    .CALIB(GND),
    .HCLKIN(clk85m),
    .RESETN(pll_lock85) 
);
defparam clkdiv_inst.DIV_MODE="2";
defparam clkdiv_inst.GSREN="false";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_CLKDIV */
module msx_slot (
  clk85m,
  n36_6,
  w_bus_vdp_rdata_en,
  slot_wait_d_4,
  slot_rd_n_d,
  slot_wr_n_d,
  slot_iorq_n_d,
  ff_reset_n2_1,
  ff_busy,
  ff_bus_ready,
  slot_a_d,
  slot_d_in,
  w_bus_vdp_rdata,
  w_bus_ioreq,
  w_bus_write,
  slot_data_dir_d,
  p_slot_data_0_7,
  w_bus_valid,
  w_bus_wdata,
  w_bus_address,
  ff_rdata
)
;
input clk85m;
input n36_6;
input w_bus_vdp_rdata_en;
input slot_wait_d_4;
input slot_rd_n_d;
input slot_wr_n_d;
input slot_iorq_n_d;
input ff_reset_n2_1;
input ff_busy;
input ff_bus_ready;
input [7:0] slot_a_d;
input [7:0] slot_d_in;
input [7:0] w_bus_vdp_rdata;
output w_bus_ioreq;
output w_bus_write;
output slot_data_dir_d;
output p_slot_data_0_7;
output w_bus_valid;
output [7:0] w_bus_wdata;
output [1:0] w_bus_address;
output [7:0] ff_rdata;
wire w_active;
wire n230_5;
wire n227_3;
wire ff_write_9;
wire ff_ioreq_7;
wire n73_5;
wire ff_write_10;
wire n89_7;
wire n89_8;
wire n73_7;
wire n89_10;
wire n20_11;
wire n23_7;
wire n92_10;
wire ff_active;
wire ff_initial_busy;
wire ff_slot_rd_n;
wire ff_slot_wr_n;
wire ff_slot_ioreq_n;
wire ff_pre_slot_rd_n;
wire ff_pre_slot_wr_n;
wire ff_pre_slot_ioreq_n;
wire ff_iorq_wr;
wire ff_iorq_rd;
wire ff_slot_address_7_7;
wire ff_slot_data_7_6;
wire [7:0] ff_slot_address;
wire VCC;
wire GND;
  LUT2 w_active_s0 (
    .F(w_active),
    .I0(ff_iorq_wr),
    .I1(ff_iorq_rd) 
);
defparam w_active_s0.INIT=4'hE;
  LUT2 n230_s2 (
    .F(n230_5),
    .I0(w_bus_ioreq),
    .I1(ff_reset_n2_1) 
);
defparam n230_s2.INIT=4'h7;
  LUT2 slot_data_dir_d_s (
    .F(slot_data_dir_d),
    .I0(ff_iorq_rd),
    .I1(w_bus_ioreq) 
);
defparam slot_data_dir_d_s.INIT=4'h8;
  LUT2 n227_s0 (
    .F(n227_3),
    .I0(ff_reset_n2_1),
    .I1(n73_7) 
);
defparam n227_s0.INIT=4'h8;
  LUT4 ff_write_s6 (
    .F(ff_write_9),
    .I0(ff_write_10),
    .I1(w_bus_write),
    .I2(ff_ioreq_7),
    .I3(ff_reset_n2_1) 
);
defparam ff_write_s6.INIT=16'h5CFF;
  LUT2 ff_ioreq_s4 (
    .F(ff_ioreq_7),
    .I0(w_bus_valid),
    .I1(ff_active) 
);
defparam ff_ioreq_s4.INIT=4'h1;
  LUT4 n73_s2 (
    .F(n73_5),
    .I0(ff_busy),
    .I1(ff_bus_ready),
    .I2(w_bus_ioreq),
    .I3(w_bus_valid) 
);
defparam n73_s2.INIT=16'h4F00;
  LUT2 ff_write_s7 (
    .F(ff_write_10),
    .I0(ff_iorq_wr),
    .I1(ff_iorq_rd) 
);
defparam ff_write_s7.INIT=4'h4;
  LUT3 n89_s2 (
    .F(n89_7),
    .I0(ff_slot_address[2]),
    .I1(ff_slot_address[3]),
    .I2(n89_8) 
);
defparam n89_s2.INIT=8'h40;
  LUT4 n89_s3 (
    .F(n89_8),
    .I0(ff_slot_address[4]),
    .I1(ff_slot_address[5]),
    .I2(ff_slot_address[6]),
    .I3(ff_slot_address[7]) 
);
defparam n89_s3.INIT=16'h0100;
  LUT4 n73_s3 (
    .F(n73_7),
    .I0(w_active),
    .I1(w_bus_valid),
    .I2(ff_active),
    .I3(n89_7) 
);
defparam n73_s3.INIT=16'h0200;
  LUT2 p_slot_data_0_s3 (
    .F(p_slot_data_0_7),
    .I0(ff_iorq_rd),
    .I1(w_bus_ioreq) 
);
defparam p_slot_data_0_s3.INIT=4'h7;
  LUT4 n89_s4 (
    .F(n89_10),
    .I0(n89_7),
    .I1(ff_active),
    .I2(ff_iorq_wr),
    .I3(ff_iorq_rd) 
);
defparam n89_s4.INIT=16'hEEE0;
  LUT4 n20_s3 (
    .F(n20_11),
    .I0(ff_slot_ioreq_n),
    .I1(ff_slot_wr_n),
    .I2(ff_iorq_wr),
    .I3(ff_initial_busy) 
);
defparam n20_s3.INIT=16'hF011;
  LUT4 n23_s3 (
    .F(n23_7),
    .I0(ff_slot_ioreq_n),
    .I1(ff_slot_rd_n),
    .I2(ff_iorq_rd),
    .I3(ff_initial_busy) 
);
defparam n23_s3.INIT=16'hF011;
  LUT3 n92_s4 (
    .F(n92_10),
    .I0(n73_7),
    .I1(n73_5),
    .I2(w_bus_valid) 
);
defparam n92_s4.INIT=8'h1E;
  DFFE ff_slot_address_7_s0 (
    .Q(ff_slot_address[7]),
    .D(slot_a_d[7]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_6_s0 (
    .Q(ff_slot_address[6]),
    .D(slot_a_d[6]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_5_s0 (
    .Q(ff_slot_address[5]),
    .D(slot_a_d[5]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_4_s0 (
    .Q(ff_slot_address[4]),
    .D(slot_a_d[4]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_3_s0 (
    .Q(ff_slot_address[3]),
    .D(slot_a_d[3]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_2_s0 (
    .Q(ff_slot_address[2]),
    .D(slot_a_d[2]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_1_s0 (
    .Q(ff_slot_address[1]),
    .D(slot_a_d[1]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_0_s0 (
    .Q(ff_slot_address[0]),
    .D(slot_a_d[0]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_data_7_s0 (
    .Q(w_bus_wdata[7]),
    .D(slot_d_in[7]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_6_s0 (
    .Q(w_bus_wdata[6]),
    .D(slot_d_in[6]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_5_s0 (
    .Q(w_bus_wdata[5]),
    .D(slot_d_in[5]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_4_s0 (
    .Q(w_bus_wdata[4]),
    .D(slot_d_in[4]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_3_s0 (
    .Q(w_bus_wdata[3]),
    .D(slot_d_in[3]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_2_s0 (
    .Q(w_bus_wdata[2]),
    .D(slot_d_in[2]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_1_s0 (
    .Q(w_bus_wdata[1]),
    .D(slot_d_in[1]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_0_s0 (
    .Q(w_bus_wdata[0]),
    .D(slot_d_in[0]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFR ff_active_s0 (
    .Q(ff_active),
    .D(w_active),
    .CLK(clk85m),
    .RESET(n36_6) 
);
defparam ff_active_s0.INIT=1'b0;
  DFFRE ff_ioreq_s0 (
    .Q(w_bus_ioreq),
    .D(n89_10),
    .CLK(clk85m),
    .CE(ff_ioreq_7),
    .RESET(n36_6) 
);
defparam ff_ioreq_s0.INIT=1'b0;
  DFFE ff_bus_address_1_s0 (
    .Q(w_bus_address[1]),
    .D(ff_slot_address[1]),
    .CLK(clk85m),
    .CE(n227_3) 
);
  DFFE ff_bus_address_0_s0 (
    .Q(w_bus_address[0]),
    .D(ff_slot_address[0]),
    .CLK(clk85m),
    .CE(n227_3) 
);
  DFFRE ff_rdata_7_s0 (
    .Q(ff_rdata[7]),
    .D(w_bus_vdp_rdata[7]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_7_s0.INIT=1'b0;
  DFFRE ff_rdata_6_s0 (
    .Q(ff_rdata[6]),
    .D(w_bus_vdp_rdata[6]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_6_s0.INIT=1'b0;
  DFFRE ff_rdata_5_s0 (
    .Q(ff_rdata[5]),
    .D(w_bus_vdp_rdata[5]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_5_s0.INIT=1'b0;
  DFFRE ff_rdata_4_s0 (
    .Q(ff_rdata[4]),
    .D(w_bus_vdp_rdata[4]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_4_s0.INIT=1'b0;
  DFFRE ff_rdata_3_s0 (
    .Q(ff_rdata[3]),
    .D(w_bus_vdp_rdata[3]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_3_s0.INIT=1'b0;
  DFFRE ff_rdata_2_s0 (
    .Q(ff_rdata[2]),
    .D(w_bus_vdp_rdata[2]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_2_s0.INIT=1'b0;
  DFFRE ff_rdata_1_s0 (
    .Q(ff_rdata[1]),
    .D(w_bus_vdp_rdata[1]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_1_s0.INIT=1'b0;
  DFFRE ff_rdata_0_s0 (
    .Q(ff_rdata[0]),
    .D(w_bus_vdp_rdata[0]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_0_s0.INIT=1'b0;
  DFFS ff_initial_busy_s0 (
    .Q(ff_initial_busy),
    .D(slot_wait_d_4),
    .CLK(clk85m),
    .SET(n36_6) 
);
defparam ff_initial_busy_s0.INIT=1'b1;
  DFF ff_write_s2 (
    .Q(w_bus_write),
    .D(ff_write_9),
    .CLK(clk85m) 
);
defparam ff_write_s2.INIT=1'b0;
  DFFS ff_slot_rd_n_s1 (
    .Q(ff_slot_rd_n),
    .D(ff_pre_slot_rd_n),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_slot_rd_n_s1.INIT=1'b1;
  DFFS ff_slot_wr_n_s1 (
    .Q(ff_slot_wr_n),
    .D(ff_pre_slot_wr_n),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_slot_wr_n_s1.INIT=1'b1;
  DFFS ff_slot_ioreq_n_s1 (
    .Q(ff_slot_ioreq_n),
    .D(ff_pre_slot_ioreq_n),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_slot_ioreq_n_s1.INIT=1'b1;
  DFFS ff_pre_slot_rd_n_s1 (
    .Q(ff_pre_slot_rd_n),
    .D(slot_rd_n_d),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_pre_slot_rd_n_s1.INIT=1'b1;
  DFFS ff_pre_slot_wr_n_s1 (
    .Q(ff_pre_slot_wr_n),
    .D(slot_wr_n_d),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_pre_slot_wr_n_s1.INIT=1'b1;
  DFFS ff_pre_slot_ioreq_n_s1 (
    .Q(ff_pre_slot_ioreq_n),
    .D(slot_iorq_n_d),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_pre_slot_ioreq_n_s1.INIT=1'b1;
  DFFC ff_iorq_wr_s3 (
    .Q(ff_iorq_wr),
    .D(n20_11),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_iorq_wr_s3.INIT=1'b0;
  DFFC ff_iorq_rd_s2 (
    .Q(ff_iorq_rd),
    .D(n23_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_iorq_rd_s2.INIT=1'b0;
  DFFR ff_valid_s2 (
    .Q(w_bus_valid),
    .D(n92_10),
    .CLK(clk85m),
    .RESET(n36_6) 
);
defparam ff_valid_s2.INIT=1'b0;
  INV ff_slot_address_7_s3 (
    .O(ff_slot_address_7_7),
    .I(ff_slot_ioreq_n) 
);
  INV ff_slot_data_7_s3 (
    .O(ff_slot_data_7_6),
    .I(ff_slot_wr_n) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* msx_slot */
module vdp_cpu_interface (
  w_bus_write,
  clk85m,
  n36_6,
  ff_reset_n2_1,
  w_bus_valid,
  w_cpu_vram_rdata_en,
  w_status_command_execute,
  n1199_9,
  w_status_border_detect,
  ff_border_detect_9,
  w_pre_vram_refresh,
  ff_vram_refresh,
  n198_6,
  n264_5,
  w_status_transfer_ready,
  w_sprite_collision,
  n309_13,
  w_bus_ioreq,
  w_bus_wdata,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_status_color,
  w_bus_address,
  w_cpu_vram_rdata,
  w_status_border_position,
  w_screen_pos_y,
  ff_half_count_0,
  ff_half_count_1,
  ff_half_count_2,
  ff_half_count_3,
  ff_half_count_4,
  ff_half_count_5,
  ff_half_count_6,
  ff_half_count_7,
  ff_half_count_8,
  ff_half_count_9,
  ff_half_count_12,
  w_register_write,
  w_pulse1,
  w_cpu_vram_write,
  reg_sprite_magify,
  reg_sprite_16x16,
  reg_display_on,
  reg_sprite_disable,
  reg_color0_opaque,
  reg_50hz_mode,
  reg_interleaving_mode,
  reg_interlace_mode,
  reg_212lines_mode,
  reg_scroll_planes,
  reg_left_mask,
  reg_yjk_mode,
  reg_yae_mode,
  reg_command_high_speed_mode,
  reg_ext_palette_mode,
  reg_ext_command_mode,
  reg_vram256k_mode,
  w_palette_valid,
  w_bus_vdp_rdata_en,
  ff_bus_ready,
  n28_4,
  n31_3,
  n1135_35,
  ff_vram_valid_8,
  ff_vram_address_17_7,
  n1130_42,
  n1130_44,
  ff_busy,
  w_pulse2,
  n1232_20,
  w_register_data,
  w_register_num,
  w_cpu_vram_wdata,
  reg_screen_mode,
  reg_pattern_name_table_base,
  reg_color_table_base,
  reg_pattern_generator_table_base,
  reg_sprite_attribute_table_base,
  reg_sprite_pattern_generator_table_base,
  reg_backdrop_color,
  reg_text_back_color,
  reg_blink_period,
  ff_status_register_pointer,
  reg_display_adjust,
  reg_vertical_offset,
  reg_horizontal_offset_l,
  reg_horizontal_offset_h,
  w_palette_r,
  w_palette_g,
  w_palette_b,
  w_bus_vdp_rdata,
  w_cpu_vram_address,
  w_palette_num
)
;
input w_bus_write;
input clk85m;
input n36_6;
input ff_reset_n2_1;
input w_bus_valid;
input w_cpu_vram_rdata_en;
input w_status_command_execute;
input n1199_9;
input w_status_border_detect;
input ff_border_detect_9;
input w_pre_vram_refresh;
input ff_vram_refresh;
input n198_6;
input n264_5;
input w_status_transfer_ready;
input w_sprite_collision;
input n309_13;
input w_bus_ioreq;
input [7:0] w_bus_wdata;
input [8:0] w_sprite_collision_x;
input [8:0] w_sprite_collision_y;
input [7:0] w_status_color;
input [1:0] w_bus_address;
input [7:0] w_cpu_vram_rdata;
input [8:0] w_status_border_position;
input [9:0] w_screen_pos_y;
input ff_half_count_0;
input ff_half_count_1;
input ff_half_count_2;
input ff_half_count_3;
input ff_half_count_4;
input ff_half_count_5;
input ff_half_count_6;
input ff_half_count_7;
input ff_half_count_8;
input ff_half_count_9;
input ff_half_count_12;
output w_register_write;
output w_pulse1;
output w_cpu_vram_write;
output reg_sprite_magify;
output reg_sprite_16x16;
output reg_display_on;
output reg_sprite_disable;
output reg_color0_opaque;
output reg_50hz_mode;
output reg_interleaving_mode;
output reg_interlace_mode;
output reg_212lines_mode;
output reg_scroll_planes;
output reg_left_mask;
output reg_yjk_mode;
output reg_yae_mode;
output reg_command_high_speed_mode;
output reg_ext_palette_mode;
output reg_ext_command_mode;
output reg_vram256k_mode;
output w_palette_valid;
output w_bus_vdp_rdata_en;
output ff_bus_ready;
output n28_4;
output n31_3;
output n1135_35;
output ff_vram_valid_8;
output ff_vram_address_17_7;
output n1130_42;
output n1130_44;
output ff_busy;
output w_pulse2;
output n1232_20;
output [7:0] w_register_data;
output [5:0] w_register_num;
output [7:0] w_cpu_vram_wdata;
output [4:0] reg_screen_mode;
output [17:10] reg_pattern_name_table_base;
output [17:6] reg_color_table_base;
output [17:11] reg_pattern_generator_table_base;
output [17:7] reg_sprite_attribute_table_base;
output [17:11] reg_sprite_pattern_generator_table_base;
output [7:0] reg_backdrop_color;
output [7:0] reg_text_back_color;
output [7:0] reg_blink_period;
output [3:0] ff_status_register_pointer;
output [7:0] reg_display_adjust;
output [7:0] reg_vertical_offset;
output [2:0] reg_horizontal_offset_l;
output [8:3] reg_horizontal_offset_h;
output [4:0] w_palette_r;
output [4:0] w_palette_g;
output [4:0] w_palette_b;
output [7:0] w_bus_vdp_rdata;
output [17:0] w_cpu_vram_address;
output [7:0] w_palette_num;
wire n1137_28;
wire n1137_29;
wire n23_3;
wire n26_5;
wire n30_4;
wire n96_3;
wire n123_3;
wire n124_3;
wire n125_3;
wire n126_3;
wire n127_3;
wire n128_3;
wire n200_3;
wire n201_3;
wire n202_3;
wire n203_3;
wire n204_3;
wire n205_3;
wire n381_3;
wire n382_3;
wire n383_3;
wire n384_3;
wire n385_3;
wire n386_3;
wire n387_3;
wire n388_3;
wire n389_3;
wire n390_3;
wire n391_3;
wire n392_3;
wire n393_3;
wire n394_3;
wire n395_3;
wire n396_3;
wire n397_3;
wire n398_3;
wire n932_3;
wire n933_3;
wire n987_3;
wire n988_3;
wire n989_3;
wire n995_3;
wire n996_3;
wire n997_3;
wire n1062_3;
wire n1063_3;
wire n1064_3;
wire n1065_3;
wire n1066_3;
wire n1067_3;
wire n1068_3;
wire n1069_3;
wire n1175_3;
wire n1176_3;
wire n1177_3;
wire n1178_3;
wire n1179_3;
wire n1180_3;
wire n1181_3;
wire n1182_3;
wire n1739_4;
wire n1759_3;
wire n1130_37;
wire n1131_36;
wire n1132_38;
wire n1133_35;
wire n1134_39;
wire n1135_32;
wire n1135_34;
wire n1136_41;
wire n1137_37;
wire n1137_39;
wire ff_register_write_7;
wire ff_register_num_5_7;
wire ff_register_pointer_5_8;
wire ff_vram_address_17_6;
wire ff_vram_address_13_6;
wire ff_palette_r_4_6;
wire ff_palette_g_4_5;
wire ff_palette_b_4_5;
wire n1232_8;
wire n1235_8;
wire n230_6;
wire n229_6;
wire n228_6;
wire n227_6;
wire n226_6;
wire n225_6;
wire n224_6;
wire n223_6;
wire n1071_8;
wire n1070_7;
wire n991_6;
wire n990_6;
wire n1137_41;
wire n1043_6;
wire n1232_10;
wire n1235_10;
wire n1183_6;
wire n200_4;
wire n203_4;
wire n382_4;
wire n383_4;
wire n384_4;
wire n386_4;
wire n387_4;
wire n388_4;
wire n389_4;
wire n390_4;
wire n392_4;
wire n395_4;
wire n395_5;
wire n396_4;
wire n397_4;
wire n398_4;
wire n1857_4;
wire n1062_4;
wire n1064_4;
wire n1065_4;
wire n1067_4;
wire n1175_4;
wire n1176_4;
wire n1177_4;
wire n1178_4;
wire n1179_4;
wire n1180_4;
wire n1181_4;
wire n1182_4;
wire n1130_39;
wire n1130_40;
wire n1131_37;
wire n1131_38;
wire n1132_39;
wire n1132_40;
wire n1133_36;
wire n1133_37;
wire n1133_38;
wire n1133_39;
wire n1134_40;
wire n1134_41;
wire n1135_36;
wire n1136_42;
wire n1137_42;
wire ff_vram_address_13_7;
wire ff_palette_r_4_7;
wire n1232_11;
wire n1232_12;
wire n1235_11;
wire n1235_12;
wire n381_5;
wire n1062_5;
wire n1062_6;
wire n1130_41;
wire n1131_40;
wire n1131_41;
wire n1132_41;
wire n1134_42;
wire n1135_37;
wire n1136_43;
wire n1232_14;
wire n1232_15;
wire n1232_16;
wire n1235_13;
wire n1235_14;
wire n1235_15;
wire n1235_16;
wire n1136_44;
wire n1232_17;
wire n1232_18;
wire n1063_6;
wire n1066_6;
wire n391_6;
wire ff_vram_write_8;
wire ff_vram_valid_11;
wire n202_6;
wire n201_6;
wire n395_8;
wire n381_7;
wire n1944_6;
wire n1854_8;
wire n1975_6;
wire n1872_7;
wire n385_6;
wire n1131_43;
wire n1932_5;
wire n1894_6;
wire ff_vram_address_17_10;
wire n1902_6;
wire ff_vram_valid_13;
wire n1175_7;
wire n932_7;
wire n96_6;
wire n219_5;
wire n1733_7;
wire n1960_5;
wire n1924_5;
wire n1884_6;
wire n1967_5;
wire n1940_5;
wire n1909_6;
wire n932_9;
wire n1917_5;
wire n1854_10;
wire n1986_5;
wire n1952_5;
wire n1891_5;
wire n1876_6;
wire n1975_8;
wire n1920_5;
wire n1857_6;
wire n1980_5;
wire n1944_8;
wire n1872_9;
wire n1864_6;
wire n47_8;
wire n254_10;
wire n255_11;
wire ff_bus_write;
wire ff_port0;
wire ff_port1;
wire ff_port2;
wire ff_port3;
wire ff_bus_valid;
wire ff_not_increment;
wire ff_line_interrupt_enable;
wire ff_frame_interrupt_enable;
wire ff_vram_type;
wire ff_2nd_access;
wire ff_frame_interrupt;
wire ff_line_interrupt;
wire n1137_31;
wire n1137_33;
wire n1137_35;
wire ff_color_palette_valid_6;
wire n131_5;
wire n243_8;
wire [7:0] ff_bus_wdata;
wire [7:0] reg_interrupt_line;
wire [7:0] ff_status_register;
wire [5:0] ff_register_pointer;
wire [1:0] ff_color_palette_phase;
wire VCC;
wire GND;
  LUT3 n1137_s30 (
    .F(n1137_28),
    .I0(w_sprite_collision_x[8]),
    .I1(w_sprite_collision_y[0]),
    .I2(ff_status_register_pointer[0]) 
);
defparam n1137_s30.INIT=8'hCA;
  LUT3 n1137_s31 (
    .F(n1137_29),
    .I0(w_sprite_collision_y[8]),
    .I1(w_status_color[0]),
    .I2(ff_status_register_pointer[0]) 
);
defparam n1137_s31.INIT=8'hCA;
  LUT2 n23_s0 (
    .F(n23_3),
    .I0(w_bus_valid),
    .I1(ff_bus_ready) 
);
defparam n23_s0.INIT=4'h8;
  LUT2 n26_s2 (
    .F(n26_5),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]) 
);
defparam n26_s2.INIT=4'h1;
  LUT2 n28_s1 (
    .F(n28_4),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]) 
);
defparam n28_s1.INIT=4'h4;
  LUT2 n30_s1 (
    .F(n30_4),
    .I0(w_bus_address[0]),
    .I1(w_bus_address[1]) 
);
defparam n30_s1.INIT=4'h4;
  LUT2 n31_s0 (
    .F(n31_3),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]) 
);
defparam n31_s0.INIT=4'h8;
  LUT3 n96_s0 (
    .F(n96_3),
    .I0(n96_6),
    .I1(ff_bus_wdata[7]),
    .I2(n1733_7) 
);
defparam n96_s0.INIT=8'hCA;
  LUT3 n123_s0 (
    .F(n123_3),
    .I0(ff_bus_wdata[5]),
    .I1(ff_register_pointer[5]),
    .I2(n1733_7) 
);
defparam n123_s0.INIT=8'hAC;
  LUT3 n124_s0 (
    .F(n124_3),
    .I0(ff_bus_wdata[4]),
    .I1(ff_register_pointer[4]),
    .I2(n1733_7) 
);
defparam n124_s0.INIT=8'hAC;
  LUT3 n125_s0 (
    .F(n125_3),
    .I0(ff_bus_wdata[3]),
    .I1(ff_register_pointer[3]),
    .I2(n1733_7) 
);
defparam n125_s0.INIT=8'hAC;
  LUT3 n126_s0 (
    .F(n126_3),
    .I0(ff_bus_wdata[2]),
    .I1(ff_register_pointer[2]),
    .I2(n1733_7) 
);
defparam n126_s0.INIT=8'hAC;
  LUT3 n127_s0 (
    .F(n127_3),
    .I0(ff_bus_wdata[1]),
    .I1(ff_register_pointer[1]),
    .I2(n1733_7) 
);
defparam n127_s0.INIT=8'hAC;
  LUT3 n128_s0 (
    .F(n128_3),
    .I0(ff_bus_wdata[0]),
    .I1(ff_register_pointer[0]),
    .I2(n1733_7) 
);
defparam n128_s0.INIT=8'hAC;
  LUT3 n200_s0 (
    .F(n200_3),
    .I0(n200_4),
    .I1(w_register_data[5]),
    .I2(n96_6) 
);
defparam n200_s0.INIT=8'hAC;
  LUT4 n201_s0 (
    .F(n201_3),
    .I0(w_register_data[4]),
    .I1(ff_register_pointer[4]),
    .I2(n201_6),
    .I3(n96_6) 
);
defparam n201_s0.INIT=16'h3CAA;
  LUT3 n202_s0 (
    .F(n202_3),
    .I0(n202_6),
    .I1(w_register_data[3]),
    .I2(n96_6) 
);
defparam n202_s0.INIT=8'hAC;
  LUT4 n203_s0 (
    .F(n203_3),
    .I0(w_register_data[2]),
    .I1(ff_register_pointer[2]),
    .I2(n203_4),
    .I3(n96_6) 
);
defparam n203_s0.INIT=16'h3CAA;
  LUT4 n204_s0 (
    .F(n204_3),
    .I0(w_register_data[1]),
    .I1(ff_register_pointer[1]),
    .I2(ff_register_pointer[0]),
    .I3(n96_6) 
);
defparam n204_s0.INIT=16'h3CAA;
  LUT3 n205_s0 (
    .F(n205_3),
    .I0(w_register_data[0]),
    .I1(ff_register_pointer[0]),
    .I2(n96_6) 
);
defparam n205_s0.INIT=8'h3A;
  LUT3 n381_s0 (
    .F(n381_3),
    .I0(n381_7),
    .I1(ff_bus_wdata[5]),
    .I2(w_pulse2) 
);
defparam n381_s0.INIT=8'hAC;
  LUT3 n382_s0 (
    .F(n382_3),
    .I0(n382_4),
    .I1(ff_bus_wdata[4]),
    .I2(w_pulse2) 
);
defparam n382_s0.INIT=8'hAC;
  LUT4 n383_s0 (
    .F(n383_3),
    .I0(ff_bus_wdata[3]),
    .I1(w_cpu_vram_address[11]),
    .I2(n383_4),
    .I3(w_pulse2) 
);
defparam n383_s0.INIT=16'h3CAA;
  LUT3 n384_s0 (
    .F(n384_3),
    .I0(n384_4),
    .I1(ff_bus_wdata[2]),
    .I2(w_pulse2) 
);
defparam n384_s0.INIT=8'hAC;
  LUT3 n385_s0 (
    .F(n385_3),
    .I0(n385_6),
    .I1(ff_bus_wdata[1]),
    .I2(w_pulse2) 
);
defparam n385_s0.INIT=8'hAC;
  LUT4 n386_s0 (
    .F(n386_3),
    .I0(ff_bus_wdata[0]),
    .I1(w_cpu_vram_address[8]),
    .I2(n386_4),
    .I3(w_pulse2) 
);
defparam n386_s0.INIT=16'h3CAA;
  LUT4 n387_s0 (
    .F(n387_3),
    .I0(w_register_data[7]),
    .I1(w_cpu_vram_address[7]),
    .I2(n387_4),
    .I3(w_pulse2) 
);
defparam n387_s0.INIT=16'h3CAA;
  LUT3 n388_s0 (
    .F(n388_3),
    .I0(w_register_data[6]),
    .I1(n388_4),
    .I2(w_pulse2) 
);
defparam n388_s0.INIT=8'hCA;
  LUT3 n389_s0 (
    .F(n389_3),
    .I0(n389_4),
    .I1(w_register_data[5]),
    .I2(w_pulse2) 
);
defparam n389_s0.INIT=8'hAC;
  LUT4 n390_s0 (
    .F(n390_3),
    .I0(w_register_data[4]),
    .I1(w_cpu_vram_address[4]),
    .I2(n390_4),
    .I3(w_pulse2) 
);
defparam n390_s0.INIT=16'h3CAA;
  LUT3 n391_s0 (
    .F(n391_3),
    .I0(n391_6),
    .I1(w_register_data[3]),
    .I2(w_pulse2) 
);
defparam n391_s0.INIT=8'hAC;
  LUT4 n392_s0 (
    .F(n392_3),
    .I0(w_register_data[2]),
    .I1(w_cpu_vram_address[2]),
    .I2(n392_4),
    .I3(w_pulse2) 
);
defparam n392_s0.INIT=16'h3CAA;
  LUT4 n393_s0 (
    .F(n393_3),
    .I0(w_register_data[1]),
    .I1(w_cpu_vram_address[0]),
    .I2(w_cpu_vram_address[1]),
    .I3(w_pulse2) 
);
defparam n393_s0.INIT=16'h3CAA;
  LUT3 n394_s0 (
    .F(n394_3),
    .I0(w_cpu_vram_address[0]),
    .I1(w_register_data[0]),
    .I2(w_pulse2) 
);
defparam n394_s0.INIT=8'h5C;
  LUT4 n395_s0 (
    .F(n395_3),
    .I0(n395_4),
    .I1(w_cpu_vram_address[17]),
    .I2(n395_5),
    .I3(w_pulse2) 
);
defparam n395_s0.INIT=16'h3CAA;
  LUT4 n396_s0 (
    .F(n396_3),
    .I0(ff_vram_type),
    .I1(w_register_data[2]),
    .I2(n396_4),
    .I3(w_pulse2) 
);
defparam n396_s0.INIT=16'hF088;
  LUT4 n397_s0 (
    .F(n397_3),
    .I0(ff_vram_type),
    .I1(w_register_data[1]),
    .I2(n397_4),
    .I3(w_pulse2) 
);
defparam n397_s0.INIT=16'hF088;
  LUT4 n398_s0 (
    .F(n398_3),
    .I0(ff_vram_type),
    .I1(w_register_data[0]),
    .I2(n398_4),
    .I3(w_pulse2) 
);
defparam n398_s0.INIT=16'hF088;
  LUT4 n932_s0 (
    .F(n932_3),
    .I0(n932_7),
    .I1(w_register_write),
    .I2(w_palette_valid),
    .I3(n932_9) 
);
defparam n932_s0.INIT=16'hFF10;
  LUT3 n933_s0 (
    .F(n933_3),
    .I0(w_register_write),
    .I1(n932_7),
    .I2(n932_9) 
);
defparam n933_s0.INIT=8'hF4;
  LUT3 n987_s0 (
    .F(n987_3),
    .I0(ff_bus_wdata[6]),
    .I1(ff_bus_wdata[4]),
    .I2(reg_ext_palette_mode) 
);
defparam n987_s0.INIT=8'hCA;
  LUT3 n988_s0 (
    .F(n988_3),
    .I0(ff_bus_wdata[3]),
    .I1(ff_bus_wdata[5]),
    .I2(reg_ext_palette_mode) 
);
defparam n988_s0.INIT=8'hAC;
  LUT3 n989_s0 (
    .F(n989_3),
    .I0(ff_bus_wdata[2]),
    .I1(ff_bus_wdata[4]),
    .I2(reg_ext_palette_mode) 
);
defparam n989_s0.INIT=8'hAC;
  LUT3 n995_s0 (
    .F(n995_3),
    .I0(ff_bus_wdata[2]),
    .I1(ff_bus_wdata[4]),
    .I2(reg_ext_palette_mode) 
);
defparam n995_s0.INIT=8'hCA;
  LUT3 n996_s0 (
    .F(n996_3),
    .I0(ff_bus_wdata[1]),
    .I1(ff_bus_wdata[3]),
    .I2(reg_ext_palette_mode) 
);
defparam n996_s0.INIT=8'hCA;
  LUT3 n997_s0 (
    .F(n997_3),
    .I0(ff_bus_wdata[0]),
    .I1(ff_bus_wdata[2]),
    .I2(reg_ext_palette_mode) 
);
defparam n997_s0.INIT=8'hCA;
  LUT4 n1062_s0 (
    .F(n1062_3),
    .I0(n1062_4),
    .I1(w_register_data[7]),
    .I2(w_register_write),
    .I3(reg_ext_palette_mode) 
);
defparam n1062_s0.INIT=16'hCA00;
  LUT4 n1063_s0 (
    .F(n1063_3),
    .I0(n1063_6),
    .I1(w_register_data[6]),
    .I2(w_register_write),
    .I3(reg_ext_palette_mode) 
);
defparam n1063_s0.INIT=16'hCA00;
  LUT4 n1064_s0 (
    .F(n1064_3),
    .I0(n1064_4),
    .I1(w_register_data[5]),
    .I2(w_register_write),
    .I3(reg_ext_palette_mode) 
);
defparam n1064_s0.INIT=16'hCA00;
  LUT2 n1065_s0 (
    .F(n1065_3),
    .I0(n1065_4),
    .I1(reg_ext_palette_mode) 
);
defparam n1065_s0.INIT=4'h8;
  LUT3 n1066_s0 (
    .F(n1066_3),
    .I0(n1066_6),
    .I1(w_register_data[3]),
    .I2(w_register_write) 
);
defparam n1066_s0.INIT=8'hCA;
  LUT4 n1067_s0 (
    .F(n1067_3),
    .I0(w_register_data[2]),
    .I1(w_palette_num[2]),
    .I2(n1067_4),
    .I3(w_register_write) 
);
defparam n1067_s0.INIT=16'hAA3C;
  LUT4 n1068_s0 (
    .F(n1068_3),
    .I0(w_register_data[1]),
    .I1(w_palette_num[0]),
    .I2(w_palette_num[1]),
    .I3(w_register_write) 
);
defparam n1068_s0.INIT=16'hAA3C;
  LUT3 n1069_s0 (
    .F(n1069_3),
    .I0(w_palette_num[0]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n1069_s0.INIT=8'hC5;
  LUT4 n1175_s0 (
    .F(n1175_3),
    .I0(n1175_4),
    .I1(n1175_7),
    .I2(w_cpu_vram_rdata[7]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1175_s0.INIT=16'hF044;
  LUT4 n1176_s0 (
    .F(n1176_3),
    .I0(n1176_4),
    .I1(n1175_7),
    .I2(w_cpu_vram_rdata[6]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1176_s0.INIT=16'hF044;
  LUT4 n1177_s0 (
    .F(n1177_3),
    .I0(n1177_4),
    .I1(n1175_7),
    .I2(w_cpu_vram_rdata[5]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1177_s0.INIT=16'hF044;
  LUT4 n1178_s0 (
    .F(n1178_3),
    .I0(n1178_4),
    .I1(n1175_7),
    .I2(w_cpu_vram_rdata[4]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1178_s0.INIT=16'hF044;
  LUT4 n1179_s0 (
    .F(n1179_3),
    .I0(n1179_4),
    .I1(n1175_7),
    .I2(w_cpu_vram_rdata[3]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1179_s0.INIT=16'hF044;
  LUT4 n1180_s0 (
    .F(n1180_3),
    .I0(n1180_4),
    .I1(n1175_7),
    .I2(w_cpu_vram_rdata[2]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1180_s0.INIT=16'hF044;
  LUT4 n1181_s0 (
    .F(n1181_3),
    .I0(n1181_4),
    .I1(n1175_7),
    .I2(w_cpu_vram_rdata[1]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1181_s0.INIT=16'hF044;
  LUT4 n1182_s0 (
    .F(n1182_3),
    .I0(n1182_4),
    .I1(n1175_7),
    .I2(w_cpu_vram_rdata[0]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1182_s0.INIT=16'hF044;
  LUT3 n1739_s1 (
    .F(n1739_4),
    .I0(n96_6),
    .I1(ff_2nd_access),
    .I2(n1733_7) 
);
defparam n1739_s1.INIT=8'h3A;
  LUT3 n1759_s0 (
    .F(n1759_3),
    .I0(n96_6),
    .I1(n1857_4),
    .I2(n1944_6) 
);
defparam n1759_s0.INIT=8'h40;
  LUT4 n1130_s23 (
    .F(n1130_37),
    .I0(n1130_44),
    .I1(w_sprite_collision_y[7]),
    .I2(n1130_39),
    .I3(n1130_40) 
);
defparam n1130_s23.INIT=16'h0D00;
  LUT4 n1131_s22 (
    .F(n1131_36),
    .I0(n1131_37),
    .I1(n1131_38),
    .I2(w_status_border_position[6]),
    .I3(n1131_43) 
);
defparam n1131_s22.INIT=16'h7077;
  LUT4 n1132_s22 (
    .F(n1132_38),
    .I0(n1130_44),
    .I1(w_sprite_collision_y[5]),
    .I2(n1132_39),
    .I3(n1132_40) 
);
defparam n1132_s22.INIT=16'h000D;
  LUT4 n1133_s21 (
    .F(n1133_35),
    .I0(n1133_36),
    .I1(n1133_37),
    .I2(n1133_38),
    .I3(n1133_39) 
);
defparam n1133_s21.INIT=16'h0B00;
  LUT4 n1134_s23 (
    .F(n1134_39),
    .I0(n1130_44),
    .I1(w_sprite_collision_y[3]),
    .I2(n1134_40),
    .I3(n1134_41) 
);
defparam n1134_s23.INIT=16'h000D;
  LUT4 n1135_s20 (
    .F(n1135_32),
    .I0(ff_status_register_pointer[1]),
    .I1(ff_status_register_pointer[2]),
    .I2(ff_status_register_pointer[3]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n1135_s20.INIT=16'hC1CE;
  LUT4 n1135_s21 (
    .F(n1135_34),
    .I0(w_status_border_position[2]),
    .I1(n1135_35),
    .I2(n1135_36),
    .I3(ff_status_register_pointer[3]) 
);
defparam n1135_s21.INIT=16'hBB0F;
  LUT4 n1136_s23 (
    .F(n1136_41),
    .I0(w_status_border_position[1]),
    .I1(n1131_43),
    .I2(ff_status_register_pointer[3]),
    .I3(n1136_42) 
);
defparam n1136_s23.INIT=16'hBBB0;
  LUT3 n1137_s33 (
    .F(n1137_37),
    .I0(w_status_command_execute),
    .I1(w_sprite_collision_x[0]),
    .I2(ff_status_register_pointer[0]) 
);
defparam n1137_s33.INIT=8'hCA;
  LUT3 n1137_s25 (
    .F(n1137_39),
    .I0(n1137_35),
    .I1(ff_status_register_pointer[3]),
    .I2(n1137_42) 
);
defparam n1137_s25.INIT=8'hE0;
  LUT3 ff_register_write_s4 (
    .F(ff_register_write_7),
    .I0(n1733_7),
    .I1(ff_2nd_access),
    .I2(ff_busy) 
);
defparam ff_register_write_s4.INIT=8'h0D;
  LUT3 ff_register_num_5_s4 (
    .F(ff_register_num_5_7),
    .I0(n96_6),
    .I1(ff_2nd_access),
    .I2(n1733_7) 
);
defparam ff_register_num_5_s4.INIT=8'hCA;
  LUT3 ff_register_pointer_5_s3 (
    .F(ff_register_pointer_5_8),
    .I0(ff_not_increment),
    .I1(n96_6),
    .I2(n1759_3) 
);
defparam ff_register_pointer_5_s3.INIT=8'hF4;
  LUT4 ff_vram_address_17_s3 (
    .F(ff_vram_address_17_6),
    .I0(ff_vram_address_17_7),
    .I1(ff_vram_type),
    .I2(ff_vram_address_17_10),
    .I3(w_pulse2) 
);
defparam ff_vram_address_17_s3.INIT=16'h44F0;
  LUT3 ff_vram_address_13_s3 (
    .F(ff_vram_address_13_6),
    .I0(ff_vram_address_17_10),
    .I1(ff_vram_address_13_7),
    .I2(w_pulse2) 
);
defparam ff_vram_address_13_s3.INIT=8'hF4;
  LUT3 ff_palette_r_4_s3 (
    .F(ff_palette_r_4_6),
    .I0(ff_color_palette_phase[0]),
    .I1(ff_color_palette_phase[1]),
    .I2(ff_palette_r_4_7) 
);
defparam ff_palette_r_4_s3.INIT=8'h10;
  LUT4 ff_palette_g_4_s2 (
    .F(ff_palette_g_4_5),
    .I0(ff_color_palette_phase[0]),
    .I1(reg_ext_palette_mode),
    .I2(ff_color_palette_phase[1]),
    .I3(ff_palette_r_4_7) 
);
defparam ff_palette_g_4_s2.INIT=16'h3A00;
  LUT4 ff_palette_b_4_s2 (
    .F(ff_palette_b_4_5),
    .I0(ff_color_palette_phase[0]),
    .I1(reg_ext_palette_mode),
    .I2(ff_color_palette_phase[1]),
    .I3(ff_palette_r_4_7) 
);
defparam ff_palette_b_4_s2.INIT=16'hC100;
  LUT3 n1232_s3 (
    .F(n1232_8),
    .I0(n1232_11),
    .I1(n1232_12),
    .I2(n1232_10) 
);
defparam n1232_s3.INIT=8'h8F;
  LUT3 n1235_s3 (
    .F(n1235_8),
    .I0(n1235_11),
    .I1(n1232_11),
    .I2(n1235_10) 
);
defparam n1235_s3.INIT=8'h8F;
  LUT2 n230_s1 (
    .F(n230_6),
    .I0(ff_bus_wdata[0]),
    .I1(n219_5) 
);
defparam n230_s1.INIT=4'h8;
  LUT2 n229_s1 (
    .F(n229_6),
    .I0(ff_bus_wdata[1]),
    .I1(n219_5) 
);
defparam n229_s1.INIT=4'h8;
  LUT2 n228_s1 (
    .F(n228_6),
    .I0(ff_bus_wdata[2]),
    .I1(n219_5) 
);
defparam n228_s1.INIT=4'h8;
  LUT2 n227_s1 (
    .F(n227_6),
    .I0(ff_bus_wdata[3]),
    .I1(n219_5) 
);
defparam n227_s1.INIT=4'h8;
  LUT2 n226_s1 (
    .F(n226_6),
    .I0(ff_bus_wdata[4]),
    .I1(n219_5) 
);
defparam n226_s1.INIT=4'h8;
  LUT2 n225_s1 (
    .F(n225_6),
    .I0(ff_bus_wdata[5]),
    .I1(n219_5) 
);
defparam n225_s1.INIT=4'h8;
  LUT2 n224_s1 (
    .F(n224_6),
    .I0(ff_bus_wdata[6]),
    .I1(n219_5) 
);
defparam n224_s1.INIT=4'h8;
  LUT2 n223_s1 (
    .F(n223_6),
    .I0(ff_bus_wdata[7]),
    .I1(n219_5) 
);
defparam n223_s1.INIT=4'h8;
  LUT3 n1071_s3 (
    .F(n1071_8),
    .I0(w_register_write),
    .I1(ff_color_palette_phase[0]),
    .I2(ff_color_palette_phase[1]) 
);
defparam n1071_s3.INIT=8'h01;
  LUT4 n1070_s2 (
    .F(n1070_7),
    .I0(w_register_write),
    .I1(ff_color_palette_phase[1]),
    .I2(ff_color_palette_phase[0]),
    .I3(reg_ext_palette_mode) 
);
defparam n1070_s2.INIT=16'h1000;
  LUT2 n991_s1 (
    .F(n991_6),
    .I0(ff_bus_wdata[0]),
    .I1(reg_ext_palette_mode) 
);
defparam n991_s1.INIT=4'h8;
  LUT2 n990_s1 (
    .F(n990_6),
    .I0(ff_bus_wdata[1]),
    .I1(reg_ext_palette_mode) 
);
defparam n990_s1.INIT=4'h8;
  LUT2 n1137_s32 (
    .F(n1137_41),
    .I0(ff_status_register_pointer[0]),
    .I1(ff_line_interrupt) 
);
defparam n1137_s32.INIT=4'h8;
  LUT4 n1043_s1 (
    .F(n1043_6),
    .I0(reg_ext_palette_mode),
    .I1(ff_color_palette_phase[0]),
    .I2(ff_color_palette_phase[1]),
    .I3(n932_7) 
);
defparam n1043_s1.INIT=16'hF400;
  LUT3 n1232_s4 (
    .F(n1232_10),
    .I0(n1232_20),
    .I1(ff_frame_interrupt_enable),
    .I2(n1199_9) 
);
defparam n1232_s4.INIT=8'hE0;
  LUT4 n1235_s4 (
    .F(n1235_10),
    .I0(n1133_37),
    .I1(n1235_12),
    .I2(ff_line_interrupt_enable),
    .I3(n1232_20) 
);
defparam n1235_s4.INIT=16'h77F0;
  LUT3 n1183_s1 (
    .F(n1183_6),
    .I0(ff_port0),
    .I1(n1175_7),
    .I2(w_cpu_vram_rdata_en) 
);
defparam n1183_s1.INIT=8'hF4;
  LUT3 n200_s1 (
    .F(n200_4),
    .I0(ff_register_pointer[4]),
    .I1(n201_6),
    .I2(ff_register_pointer[5]) 
);
defparam n200_s1.INIT=8'h78;
  LUT2 n203_s1 (
    .F(n203_4),
    .I0(ff_register_pointer[1]),
    .I1(ff_register_pointer[0]) 
);
defparam n203_s1.INIT=4'h8;
  LUT3 n382_s1 (
    .F(n382_4),
    .I0(w_cpu_vram_address[11]),
    .I1(n383_4),
    .I2(w_cpu_vram_address[12]) 
);
defparam n382_s1.INIT=8'h78;
  LUT4 n383_s1 (
    .F(n383_4),
    .I0(w_cpu_vram_address[10]),
    .I1(w_cpu_vram_address[9]),
    .I2(w_cpu_vram_address[8]),
    .I3(n386_4) 
);
defparam n383_s1.INIT=16'h8000;
  LUT4 n384_s1 (
    .F(n384_4),
    .I0(w_cpu_vram_address[9]),
    .I1(w_cpu_vram_address[8]),
    .I2(n386_4),
    .I3(w_cpu_vram_address[10]) 
);
defparam n384_s1.INIT=16'h7F80;
  LUT2 n386_s1 (
    .F(n386_4),
    .I0(w_cpu_vram_address[7]),
    .I1(n387_4) 
);
defparam n386_s1.INIT=4'h8;
  LUT4 n387_s1 (
    .F(n387_4),
    .I0(w_cpu_vram_address[6]),
    .I1(w_cpu_vram_address[5]),
    .I2(w_cpu_vram_address[4]),
    .I3(n390_4) 
);
defparam n387_s1.INIT=16'h8000;
  LUT4 n388_s1 (
    .F(n388_4),
    .I0(w_cpu_vram_address[5]),
    .I1(w_cpu_vram_address[4]),
    .I2(n390_4),
    .I3(w_cpu_vram_address[6]) 
);
defparam n388_s1.INIT=16'h7F80;
  LUT3 n389_s1 (
    .F(n389_4),
    .I0(w_cpu_vram_address[4]),
    .I1(n390_4),
    .I2(w_cpu_vram_address[5]) 
);
defparam n389_s1.INIT=8'h78;
  LUT4 n390_s1 (
    .F(n390_4),
    .I0(w_cpu_vram_address[0]),
    .I1(w_cpu_vram_address[3]),
    .I2(w_cpu_vram_address[2]),
    .I3(w_cpu_vram_address[1]) 
);
defparam n390_s1.INIT=16'h8000;
  LUT2 n392_s1 (
    .F(n392_4),
    .I0(w_cpu_vram_address[0]),
    .I1(w_cpu_vram_address[1]) 
);
defparam n392_s1.INIT=4'h8;
  LUT2 n395_s1 (
    .F(n395_4),
    .I0(w_register_data[3]),
    .I1(ff_vram_type) 
);
defparam n395_s1.INIT=4'h8;
  LUT4 n395_s2 (
    .F(n395_5),
    .I0(w_cpu_vram_address[16]),
    .I1(w_cpu_vram_address[15]),
    .I2(n383_4),
    .I3(n395_8) 
);
defparam n395_s2.INIT=16'h8000;
  LUT4 n396_s1 (
    .F(n396_4),
    .I0(w_cpu_vram_address[15]),
    .I1(n383_4),
    .I2(n395_8),
    .I3(w_cpu_vram_address[16]) 
);
defparam n396_s1.INIT=16'h7F80;
  LUT3 n397_s1 (
    .F(n397_4),
    .I0(n383_4),
    .I1(n395_8),
    .I2(w_cpu_vram_address[15]) 
);
defparam n397_s1.INIT=8'h78;
  LUT4 n398_s1 (
    .F(n398_4),
    .I0(w_cpu_vram_address[13]),
    .I1(n383_4),
    .I2(n381_5),
    .I3(w_cpu_vram_address[14]) 
);
defparam n398_s1.INIT=16'h7F80;
  LUT3 n1857_s1 (
    .F(n1857_4),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]) 
);
defparam n1857_s1.INIT=8'h10;
  LUT4 n1062_s1 (
    .F(n1062_4),
    .I0(w_palette_num[6]),
    .I1(n1062_5),
    .I2(n1062_6),
    .I3(w_palette_num[7]) 
);
defparam n1062_s1.INIT=16'h7F80;
  LUT3 n1064_s1 (
    .F(n1064_4),
    .I0(w_palette_num[4]),
    .I1(n1062_5),
    .I2(w_palette_num[5]) 
);
defparam n1064_s1.INIT=8'h78;
  LUT4 n1065_s1 (
    .F(n1065_4),
    .I0(w_register_data[4]),
    .I1(w_palette_num[4]),
    .I2(n1062_5),
    .I3(w_register_write) 
);
defparam n1065_s1.INIT=16'hAA3C;
  LUT2 n1067_s1 (
    .F(n1067_4),
    .I0(w_palette_num[0]),
    .I1(w_palette_num[1]) 
);
defparam n1067_s1.INIT=4'h8;
  LUT3 n1175_s1 (
    .F(n1175_4),
    .I0(ff_port0),
    .I1(ff_status_register[7]),
    .I2(ff_port1) 
);
defparam n1175_s1.INIT=8'h10;
  LUT3 n1176_s1 (
    .F(n1176_4),
    .I0(ff_port0),
    .I1(ff_status_register[6]),
    .I2(ff_port1) 
);
defparam n1176_s1.INIT=8'h10;
  LUT3 n1177_s1 (
    .F(n1177_4),
    .I0(ff_port0),
    .I1(ff_status_register[5]),
    .I2(ff_port1) 
);
defparam n1177_s1.INIT=8'h10;
  LUT3 n1178_s1 (
    .F(n1178_4),
    .I0(ff_port0),
    .I1(ff_status_register[4]),
    .I2(ff_port1) 
);
defparam n1178_s1.INIT=8'h10;
  LUT3 n1179_s1 (
    .F(n1179_4),
    .I0(ff_port0),
    .I1(ff_status_register[3]),
    .I2(ff_port1) 
);
defparam n1179_s1.INIT=8'h10;
  LUT3 n1180_s1 (
    .F(n1180_4),
    .I0(ff_port0),
    .I1(ff_status_register[2]),
    .I2(ff_port1) 
);
defparam n1180_s1.INIT=8'h10;
  LUT3 n1181_s1 (
    .F(n1181_4),
    .I0(ff_port0),
    .I1(ff_status_register[1]),
    .I2(ff_port1) 
);
defparam n1181_s1.INIT=8'h10;
  LUT3 n1182_s1 (
    .F(n1182_4),
    .I0(ff_port0),
    .I1(ff_status_register[0]),
    .I2(ff_port1) 
);
defparam n1182_s1.INIT=8'h10;
  LUT4 n1130_s25 (
    .F(n1130_39),
    .I0(ff_frame_interrupt),
    .I1(ff_status_register_pointer[1]),
    .I2(n1130_41),
    .I3(n1133_37) 
);
defparam n1130_s25.INIT=16'hF100;
  LUT4 n1130_s26 (
    .F(n1130_40),
    .I0(w_status_border_position[7]),
    .I1(n1131_43),
    .I2(w_status_color[7]),
    .I3(n1130_42) 
);
defparam n1130_s26.INIT=16'hB0BB;
  LUT4 n1131_s23 (
    .F(n1131_37),
    .I0(ff_status_register_pointer[2]),
    .I1(w_sprite_collision_y[6]),
    .I2(n1131_40),
    .I3(ff_status_register_pointer[1]) 
);
defparam n1131_s23.INIT=16'hF077;
  LUT2 n1131_s24 (
    .F(n1131_38),
    .I0(ff_status_register_pointer[3]),
    .I1(n1131_41) 
);
defparam n1131_s24.INIT=4'h1;
  LUT2 n1132_s23 (
    .F(n1132_39),
    .I0(w_status_color[5]),
    .I1(n1130_42) 
);
defparam n1132_s23.INIT=4'h4;
  LUT4 n1132_s24 (
    .F(n1132_40),
    .I0(w_status_border_position[5]),
    .I1(n1135_35),
    .I2(ff_status_register_pointer[3]),
    .I3(n1132_41) 
);
defparam n1132_s24.INIT=16'h4F00;
  LUT4 n1133_s22 (
    .F(n1133_36),
    .I0(w_status_border_detect),
    .I1(w_sprite_collision_x[4]),
    .I2(ff_status_register_pointer[0]),
    .I3(ff_status_register_pointer[1]) 
);
defparam n1133_s22.INIT=16'hCA00;
  LUT2 n1133_s23 (
    .F(n1133_37),
    .I0(ff_status_register_pointer[2]),
    .I1(ff_status_register_pointer[3]) 
);
defparam n1133_s23.INIT=4'h1;
  LUT2 n1133_s24 (
    .F(n1133_38),
    .I0(w_status_border_position[4]),
    .I1(n1131_43) 
);
defparam n1133_s24.INIT=4'h4;
  LUT4 n1133_s25 (
    .F(n1133_39),
    .I0(w_sprite_collision_y[4]),
    .I1(n1130_44),
    .I2(w_status_color[4]),
    .I3(n1130_42) 
);
defparam n1133_s25.INIT=16'hB0BB;
  LUT4 n1134_s24 (
    .F(n1134_40),
    .I0(w_status_border_position[3]),
    .I1(n1135_35),
    .I2(n1134_42),
    .I3(ff_status_register_pointer[2]) 
);
defparam n1134_s24.INIT=16'h00F4;
  LUT2 n1134_s25 (
    .F(n1134_41),
    .I0(w_status_color[3]),
    .I1(n1130_42) 
);
defparam n1134_s25.INIT=4'h4;
  LUT2 n1135_s22 (
    .F(n1135_35),
    .I0(ff_status_register_pointer[0]),
    .I1(ff_status_register_pointer[1]) 
);
defparam n1135_s22.INIT=4'h1;
  LUT4 n1135_s23 (
    .F(n1135_36),
    .I0(w_sprite_collision_x[2]),
    .I1(ff_status_register_pointer[1]),
    .I2(n1135_37),
    .I3(ff_status_register_pointer[2]) 
);
defparam n1135_s23.INIT=16'h0F77;
  LUT4 n1136_s24 (
    .F(n1136_42),
    .I0(ff_status_register_pointer[1]),
    .I1(w_sprite_collision_x[1]),
    .I2(ff_status_register_pointer[2]),
    .I3(n1136_43) 
);
defparam n1136_s24.INIT=16'h00F8;
  LUT4 n1137_s27 (
    .F(n1137_42),
    .I0(w_status_border_position[0]),
    .I1(n1131_43),
    .I2(w_status_border_position[8]),
    .I3(ff_border_detect_9) 
);
defparam n1137_s27.INIT=16'hB0BB;
  LUT3 ff_vram_valid_s5 (
    .F(ff_vram_valid_8),
    .I0(w_pre_vram_refresh),
    .I1(ff_vram_refresh),
    .I2(n198_6) 
);
defparam ff_vram_valid_s5.INIT=8'h10;
  LUT2 ff_vram_address_17_s4 (
    .F(ff_vram_address_17_7),
    .I0(reg_screen_mode[3]),
    .I1(reg_screen_mode[4]) 
);
defparam ff_vram_address_17_s4.INIT=4'h1;
  LUT3 ff_vram_address_13_s4 (
    .F(ff_vram_address_13_7),
    .I0(ff_bus_wdata[7]),
    .I1(ff_2nd_access),
    .I2(n1733_7) 
);
defparam ff_vram_address_13_s4.INIT=8'h40;
  LUT3 ff_palette_r_4_s4 (
    .F(ff_palette_r_4_7),
    .I0(w_register_write),
    .I1(ff_reset_n2_1),
    .I2(n932_7) 
);
defparam ff_palette_r_4_s4.INIT=8'h40;
  LUT3 n1232_s5 (
    .F(n1232_11),
    .I0(w_screen_pos_y[8]),
    .I1(w_screen_pos_y[9]),
    .I2(n1232_20) 
);
defparam n1232_s5.INIT=8'h01;
  LUT4 n1232_s6 (
    .F(n1232_12),
    .I0(n264_5),
    .I1(n1232_14),
    .I2(n1232_15),
    .I3(n1232_16) 
);
defparam n1232_s6.INIT=16'h8000;
  LUT4 n1235_s5 (
    .F(n1235_11),
    .I0(n1235_13),
    .I1(n1235_14),
    .I2(n1235_15),
    .I3(n1235_16) 
);
defparam n1235_s5.INIT=16'h8000;
  LUT2 n1235_s6 (
    .F(n1235_12),
    .I0(ff_status_register_pointer[1]),
    .I1(ff_status_register_pointer[0]) 
);
defparam n1235_s6.INIT=4'h4;
  LUT2 n381_s2 (
    .F(n381_5),
    .I0(w_cpu_vram_address[12]),
    .I1(w_cpu_vram_address[11]) 
);
defparam n381_s2.INIT=4'h8;
  LUT4 n1062_s2 (
    .F(n1062_5),
    .I0(w_palette_num[0]),
    .I1(w_palette_num[3]),
    .I2(w_palette_num[2]),
    .I3(w_palette_num[1]) 
);
defparam n1062_s2.INIT=16'h8000;
  LUT2 n1062_s3 (
    .F(n1062_6),
    .I0(w_palette_num[5]),
    .I1(w_palette_num[4]) 
);
defparam n1062_s3.INIT=4'h8;
  LUT4 n1130_s27 (
    .F(n1130_41),
    .I0(w_sprite_collision_x[7]),
    .I1(w_status_transfer_ready),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n1130_s27.INIT=16'h5F30;
  LUT4 n1130_s28 (
    .F(n1130_42),
    .I0(ff_status_register_pointer[3]),
    .I1(ff_status_register_pointer[1]),
    .I2(ff_status_register_pointer[2]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n1130_s28.INIT=16'h4000;
  LUT4 n1131_s26 (
    .F(n1131_40),
    .I0(ff_status_register_pointer[0]),
    .I1(w_sprite_collision_x[6]),
    .I2(w_status_color[6]),
    .I3(ff_status_register_pointer[2]) 
);
defparam n1131_s26.INIT=16'h0F77;
  LUT4 n1131_s27 (
    .F(n1131_41),
    .I0(ff_status_register_pointer[1]),
    .I1(w_sprite_collision),
    .I2(ff_status_register_pointer[2]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n1131_s27.INIT=16'h00F4;
  LUT4 n1132_s25 (
    .F(n1132_41),
    .I0(ff_status_register_pointer[1]),
    .I1(ff_status_register_pointer[0]),
    .I2(w_sprite_collision_x[5]),
    .I3(ff_status_register_pointer[2]) 
);
defparam n1132_s25.INIT=16'h007F;
  LUT4 n1134_s26 (
    .F(n1134_42),
    .I0(w_sprite_collision_x[3]),
    .I1(ff_status_register_pointer[0]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer[3]) 
);
defparam n1134_s26.INIT=16'h004F;
  LUT3 n1135_s24 (
    .F(n1135_37),
    .I0(w_sprite_collision_y[2]),
    .I1(w_status_color[2]),
    .I2(ff_status_register_pointer[1]) 
);
defparam n1135_s24.INIT=8'hCA;
  LUT4 n1136_s25 (
    .F(n1136_43),
    .I0(n1136_44),
    .I1(w_sprite_collision_y[1]),
    .I2(ff_status_register_pointer[0]),
    .I3(ff_status_register_pointer[1]) 
);
defparam n1136_s25.INIT=16'hAF30;
  LUT4 n1232_s8 (
    .F(n1232_14),
    .I0(ff_half_count_4),
    .I1(ff_half_count_5),
    .I2(ff_half_count_3),
    .I3(ff_half_count_6) 
);
defparam n1232_s8.INIT=16'h1000;
  LUT3 n1232_s9 (
    .F(n1232_15),
    .I0(ff_half_count_0),
    .I1(ff_half_count_1),
    .I2(n1232_17) 
);
defparam n1232_s9.INIT=8'h10;
  LUT4 n1232_s10 (
    .F(n1232_16),
    .I0(ff_half_count_12),
    .I1(ff_half_count_7),
    .I2(n1232_18),
    .I3(n309_13) 
);
defparam n1232_s10.INIT=16'h4000;
  LUT4 n1235_s7 (
    .F(n1235_13),
    .I0(w_screen_pos_y[0]),
    .I1(reg_interrupt_line[0]),
    .I2(w_screen_pos_y[3]),
    .I3(reg_interrupt_line[3]) 
);
defparam n1235_s7.INIT=16'h9009;
  LUT4 n1235_s8 (
    .F(n1235_14),
    .I0(w_screen_pos_y[5]),
    .I1(reg_interrupt_line[5]),
    .I2(w_screen_pos_y[6]),
    .I3(reg_interrupt_line[6]) 
);
defparam n1235_s8.INIT=16'h9009;
  LUT4 n1235_s9 (
    .F(n1235_15),
    .I0(w_screen_pos_y[1]),
    .I1(reg_interrupt_line[1]),
    .I2(w_screen_pos_y[4]),
    .I3(reg_interrupt_line[4]) 
);
defparam n1235_s9.INIT=16'h9009;
  LUT4 n1235_s10 (
    .F(n1235_16),
    .I0(w_screen_pos_y[2]),
    .I1(reg_interrupt_line[2]),
    .I2(w_screen_pos_y[7]),
    .I3(reg_interrupt_line[7]) 
);
defparam n1235_s10.INIT=16'h9009;
  LUT2 n1136_s26 (
    .F(n1136_44),
    .I0(w_status_color[1]),
    .I1(ff_status_register_pointer[2]) 
);
defparam n1136_s26.INIT=4'h4;
  LUT4 n1232_s11 (
    .F(n1232_17),
    .I0(w_screen_pos_y[3]),
    .I1(w_screen_pos_y[5]),
    .I2(ff_half_count_8),
    .I3(ff_half_count_9) 
);
defparam n1232_s11.INIT=16'h0001;
  LUT4 n1232_s12 (
    .F(n1232_18),
    .I0(w_screen_pos_y[0]),
    .I1(w_screen_pos_y[1]),
    .I2(ff_half_count_2),
    .I3(w_screen_pos_y[7]) 
);
defparam n1232_s12.INIT=16'h0100;
  LUT4 n1063_s2 (
    .F(n1063_6),
    .I0(n1062_5),
    .I1(w_palette_num[5]),
    .I2(w_palette_num[4]),
    .I3(w_palette_num[6]) 
);
defparam n1063_s2.INIT=16'h7F80;
  LUT4 n1066_s2 (
    .F(n1066_6),
    .I0(w_palette_num[2]),
    .I1(w_palette_num[0]),
    .I2(w_palette_num[1]),
    .I3(w_palette_num[3]) 
);
defparam n1066_s2.INIT=16'h7F80;
  LUT4 n391_s2 (
    .F(n391_6),
    .I0(w_cpu_vram_address[2]),
    .I1(w_cpu_vram_address[0]),
    .I2(w_cpu_vram_address[1]),
    .I3(w_cpu_vram_address[3]) 
);
defparam n391_s2.INIT=16'h7F80;
  LUT3 ff_vram_write_s4 (
    .F(ff_vram_write_8),
    .I0(ff_vram_valid_13),
    .I1(w_pulse2),
    .I2(w_cpu_vram_rdata_en) 
);
defparam ff_vram_write_s4.INIT=8'h02;
  LUT4 ff_vram_valid_s7 (
    .F(ff_vram_valid_11),
    .I0(ff_vram_valid_13),
    .I1(ff_vram_valid_8),
    .I2(w_pulse2),
    .I3(w_cpu_vram_rdata_en) 
);
defparam ff_vram_valid_s7.INIT=16'h000E;
  LUT4 n1130_s29 (
    .F(n1130_44),
    .I0(ff_status_register_pointer[3]),
    .I1(ff_status_register_pointer[2]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n1130_s29.INIT=16'h0400;
  LUT4 n202_s2 (
    .F(n202_6),
    .I0(ff_register_pointer[2]),
    .I1(ff_register_pointer[1]),
    .I2(ff_register_pointer[0]),
    .I3(ff_register_pointer[3]) 
);
defparam n202_s2.INIT=16'h7F80;
  LUT4 n201_s2 (
    .F(n201_6),
    .I0(ff_register_pointer[3]),
    .I1(ff_register_pointer[2]),
    .I2(ff_register_pointer[1]),
    .I3(ff_register_pointer[0]) 
);
defparam n201_s2.INIT=16'h8000;
  LUT4 n395_s4 (
    .F(n395_8),
    .I0(w_cpu_vram_address[14]),
    .I1(w_cpu_vram_address[13]),
    .I2(w_cpu_vram_address[12]),
    .I3(w_cpu_vram_address[11]) 
);
defparam n395_s4.INIT=16'h8000;
  LUT4 n381_s3 (
    .F(n381_7),
    .I0(n383_4),
    .I1(w_cpu_vram_address[12]),
    .I2(w_cpu_vram_address[11]),
    .I3(w_cpu_vram_address[13]) 
);
defparam n381_s3.INIT=16'h7F80;
  LUT4 n1944_s2 (
    .F(n1944_6),
    .I0(w_register_num[5]),
    .I1(w_register_num[4]),
    .I2(w_register_num[3]),
    .I3(w_register_write) 
);
defparam n1944_s2.INIT=16'h0400;
  LUT4 n1854_s4 (
    .F(n1854_8),
    .I0(w_register_num[4]),
    .I1(w_register_num[5]),
    .I2(w_register_num[3]),
    .I3(w_register_write) 
);
defparam n1854_s4.INIT=16'h0100;
  LUT4 n1975_s2 (
    .F(n1975_6),
    .I0(w_register_num[5]),
    .I1(w_register_num[4]),
    .I2(w_register_write),
    .I3(w_register_num[3]) 
);
defparam n1975_s2.INIT=16'h4000;
  LUT4 n1872_s3 (
    .F(n1872_7),
    .I0(w_register_num[4]),
    .I1(w_register_num[5]),
    .I2(w_register_write),
    .I3(w_register_num[3]) 
);
defparam n1872_s3.INIT=16'h1000;
  LUT4 n385_s2 (
    .F(n385_6),
    .I0(w_cpu_vram_address[8]),
    .I1(w_cpu_vram_address[7]),
    .I2(n387_4),
    .I3(w_cpu_vram_address[9]) 
);
defparam n385_s2.INIT=16'h7F80;
  LUT4 n1131_s28 (
    .F(n1131_43),
    .I0(ff_status_register_pointer[2]),
    .I1(ff_status_register_pointer[3]),
    .I2(ff_status_register_pointer[0]),
    .I3(ff_status_register_pointer[1]) 
);
defparam n1131_s28.INIT=16'h0004;
  LUT4 n1932_s1 (
    .F(n1932_5),
    .I0(n1872_7),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]),
    .I3(w_register_num[2]) 
);
defparam n1932_s1.INIT=16'h2000;
  LUT4 n1894_s2 (
    .F(n1894_6),
    .I0(n1854_8),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]),
    .I3(w_register_num[2]) 
);
defparam n1894_s2.INIT=16'h2000;
  LUT4 ff_vram_address_17_s6 (
    .F(ff_vram_address_17_10),
    .I0(n1872_7),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(w_register_num[2]) 
);
defparam ff_vram_address_17_s6.INIT=16'h2000;
  LUT4 n1902_s2 (
    .F(n1902_6),
    .I0(n1854_8),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(w_register_num[2]) 
);
defparam n1902_s2.INIT=16'h2000;
  LUT4 ff_vram_valid_s8 (
    .F(ff_vram_valid_13),
    .I0(w_pulse1),
    .I1(ff_port0),
    .I2(ff_busy),
    .I3(ff_bus_valid) 
);
defparam ff_vram_valid_s8.INIT=16'h0400;
  LUT3 n1175_s3 (
    .F(n1175_7),
    .I0(ff_bus_write),
    .I1(ff_busy),
    .I2(ff_bus_valid) 
);
defparam n1175_s3.INIT=8'h10;
  LUT4 n932_s3 (
    .F(n932_7),
    .I0(ff_bus_write),
    .I1(ff_port2),
    .I2(ff_busy),
    .I3(ff_bus_valid) 
);
defparam n932_s3.INIT=16'h0800;
  LUT4 n96_s2 (
    .F(n96_6),
    .I0(ff_bus_write),
    .I1(ff_port3),
    .I2(ff_busy),
    .I3(ff_bus_valid) 
);
defparam n96_s2.INIT=16'h0800;
  LUT4 n219_s1 (
    .F(n219_5),
    .I0(ff_bus_write),
    .I1(ff_port0),
    .I2(ff_busy),
    .I3(ff_bus_valid) 
);
defparam n219_s1.INIT=16'h0800;
  LUT4 n1733_s3 (
    .F(n1733_7),
    .I0(ff_bus_write),
    .I1(ff_port1),
    .I2(ff_busy),
    .I3(ff_bus_valid) 
);
defparam n1733_s3.INIT=16'h0800;
  LUT4 n1960_s1 (
    .F(n1960_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1944_6) 
);
defparam n1960_s1.INIT=16'h1000;
  LUT4 n1924_s1 (
    .F(n1924_5),
    .I0(n1872_7),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(w_register_num[2]) 
);
defparam n1924_s1.INIT=16'h0200;
  LUT4 n1884_s2 (
    .F(n1884_6),
    .I0(n1854_8),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(w_register_num[2]) 
);
defparam n1884_s2.INIT=16'h0200;
  LUT4 n1967_s1 (
    .F(n1967_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1944_6) 
);
defparam n1967_s1.INIT=16'h8000;
  LUT4 n1940_s1 (
    .F(n1940_5),
    .I0(n1872_7),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(w_register_num[2]) 
);
defparam n1940_s1.INIT=16'h8000;
  LUT4 n1909_s2 (
    .F(n1909_6),
    .I0(n1854_8),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(w_register_num[2]) 
);
defparam n1909_s2.INIT=16'h8000;
  LUT4 n932_s4 (
    .F(n932_9),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1944_6) 
);
defparam n932_s4.INIT=16'h0100;
  LUT4 n1917_s1 (
    .F(n1917_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1872_7) 
);
defparam n1917_s1.INIT=16'h0100;
  LUT4 n1854_s5 (
    .F(n1854_10),
    .I0(n1854_8),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(w_register_num[2]) 
);
defparam n1854_s5.INIT=16'h0002;
  LUT4 n1986_s1 (
    .F(n1986_5),
    .I0(w_register_num[2]),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]),
    .I3(n1975_6) 
);
defparam n1986_s1.INIT=16'h4000;
  LUT4 n1952_s1 (
    .F(n1952_5),
    .I0(w_register_num[2]),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]),
    .I3(n1944_6) 
);
defparam n1952_s1.INIT=16'h4000;
  LUT4 n1891_s1 (
    .F(n1891_5),
    .I0(n1872_7),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(w_register_num[0]) 
);
defparam n1891_s1.INIT=16'h2000;
  LUT4 n1876_s2 (
    .F(n1876_6),
    .I0(n1854_8),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(w_register_num[0]) 
);
defparam n1876_s2.INIT=16'h2000;
  LUT4 n1975_s3 (
    .F(n1975_8),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n1975_6) 
);
defparam n1975_s3.INIT=16'h1000;
  LUT4 n1920_s1 (
    .F(n1920_5),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n1872_7) 
);
defparam n1920_s1.INIT=16'h1000;
  LUT4 n1857_s2 (
    .F(n1857_6),
    .I0(n1854_8),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(w_register_num[0]) 
);
defparam n1857_s2.INIT=16'h0200;
  LUT4 n1980_s1 (
    .F(n1980_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(n1975_6) 
);
defparam n1980_s1.INIT=16'h1000;
  LUT4 n1944_s3 (
    .F(n1944_8),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(n1944_6) 
);
defparam n1944_s3.INIT=16'h1000;
  LUT4 n1872_s4 (
    .F(n1872_9),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(n1872_7) 
);
defparam n1872_s4.INIT=16'h1000;
  LUT4 n1864_s2 (
    .F(n1864_6),
    .I0(n1854_8),
    .I1(w_register_num[0]),
    .I2(w_register_num[2]),
    .I3(w_register_num[1]) 
);
defparam n1864_s2.INIT=16'h0200;
  LUT3 n47_s2 (
    .F(n47_8),
    .I0(w_bus_valid),
    .I1(ff_bus_ready),
    .I2(w_bus_ioreq) 
);
defparam n47_s2.INIT=8'h70;
  LUT4 n254_s4 (
    .F(n254_10),
    .I0(ff_vram_valid_13),
    .I1(ff_busy),
    .I2(w_pulse2),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n254_s4.INIT=16'hCC0E;
  LUT4 n255_s5 (
    .F(n255_11),
    .I0(w_pulse2),
    .I1(ff_bus_write),
    .I2(ff_vram_valid_8),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n255_s5.INIT=16'hFF40;
  LUT4 n1232_s13 (
    .F(n1232_20),
    .I0(ff_port1),
    .I1(ff_bus_write),
    .I2(ff_busy),
    .I3(ff_bus_valid) 
);
defparam n1232_s13.INIT=16'h0200;
  DFFCE ff_bus_write_s0 (
    .Q(ff_bus_write),
    .D(w_bus_write),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_7_s0 (
    .Q(ff_bus_wdata[7]),
    .D(w_bus_wdata[7]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_6_s0 (
    .Q(ff_bus_wdata[6]),
    .D(w_bus_wdata[6]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_5_s0 (
    .Q(ff_bus_wdata[5]),
    .D(w_bus_wdata[5]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_4_s0 (
    .Q(ff_bus_wdata[4]),
    .D(w_bus_wdata[4]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_3_s0 (
    .Q(ff_bus_wdata[3]),
    .D(w_bus_wdata[3]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_2_s0 (
    .Q(ff_bus_wdata[2]),
    .D(w_bus_wdata[2]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_1_s0 (
    .Q(ff_bus_wdata[1]),
    .D(w_bus_wdata[1]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_0_s0 (
    .Q(ff_bus_wdata[0]),
    .D(w_bus_wdata[0]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_port0_s0 (
    .Q(ff_port0),
    .D(n26_5),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_port1_s0 (
    .Q(ff_port1),
    .D(n28_4),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_port2_s0 (
    .Q(ff_port2),
    .D(n30_4),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_port3_s0 (
    .Q(ff_port3),
    .D(n31_3),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFC ff_bus_valid_s0 (
    .Q(ff_bus_valid),
    .D(n23_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_7_s0 (
    .Q(w_register_data[7]),
    .D(ff_bus_wdata[7]),
    .CLK(clk85m),
    .CE(n1739_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_6_s0 (
    .Q(w_register_data[6]),
    .D(ff_bus_wdata[6]),
    .CLK(clk85m),
    .CE(n1739_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_5_s0 (
    .Q(w_register_data[5]),
    .D(ff_bus_wdata[5]),
    .CLK(clk85m),
    .CE(n1739_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_4_s0 (
    .Q(w_register_data[4]),
    .D(ff_bus_wdata[4]),
    .CLK(clk85m),
    .CE(n1739_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_3_s0 (
    .Q(w_register_data[3]),
    .D(ff_bus_wdata[3]),
    .CLK(clk85m),
    .CE(n1739_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_2_s0 (
    .Q(w_register_data[2]),
    .D(ff_bus_wdata[2]),
    .CLK(clk85m),
    .CE(n1739_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_1_s0 (
    .Q(w_register_data[1]),
    .D(ff_bus_wdata[1]),
    .CLK(clk85m),
    .CE(n1739_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_0_s0 (
    .Q(w_register_data[0]),
    .D(ff_bus_wdata[0]),
    .CLK(clk85m),
    .CE(n1739_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_write_s0 (
    .Q(w_register_write),
    .D(n96_3),
    .CLK(clk85m),
    .CE(ff_register_write_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_5_s0 (
    .Q(w_register_num[5]),
    .D(n123_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_4_s0 (
    .Q(w_register_num[4]),
    .D(n124_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_3_s0 (
    .Q(w_register_num[3]),
    .D(n125_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_2_s0 (
    .Q(w_register_num[2]),
    .D(n126_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_1_s0 (
    .Q(w_register_num[1]),
    .D(n127_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_0_s0 (
    .Q(w_register_num[0]),
    .D(n128_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_not_increment_s0 (
    .Q(ff_not_increment),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1759_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_valid_s0 (
    .Q(w_pulse1),
    .D(n243_8),
    .CLK(clk85m),
    .CE(ff_vram_valid_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_write_s0 (
    .Q(w_cpu_vram_write),
    .D(n219_5),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_7_s0 (
    .Q(w_cpu_vram_wdata[7]),
    .D(n223_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_6_s0 (
    .Q(w_cpu_vram_wdata[6]),
    .D(n224_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_5_s0 (
    .Q(w_cpu_vram_wdata[5]),
    .D(n225_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_4_s0 (
    .Q(w_cpu_vram_wdata[4]),
    .D(n226_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_3_s0 (
    .Q(w_cpu_vram_wdata[3]),
    .D(n227_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_2_s0 (
    .Q(w_cpu_vram_wdata[2]),
    .D(n228_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_1_s0 (
    .Q(w_cpu_vram_wdata[1]),
    .D(n229_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_0_s0 (
    .Q(w_cpu_vram_wdata[0]),
    .D(n230_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_4_s0 (
    .Q(reg_screen_mode[4]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1854_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_3_s0 (
    .Q(reg_screen_mode[3]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1854_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_2_s0 (
    .Q(reg_screen_mode[2]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1854_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_1_s0 (
    .Q(reg_screen_mode[1]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1857_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_0_s0 (
    .Q(reg_screen_mode[0]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1857_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_line_interrupt_enable_s0 (
    .Q(ff_line_interrupt_enable),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1854_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_magify_s0 (
    .Q(reg_sprite_magify),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1857_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_16x16_s0 (
    .Q(reg_sprite_16x16),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1857_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_frame_interrupt_enable_s0 (
    .Q(ff_frame_interrupt_enable),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1857_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_on_s0 (
    .Q(reg_display_on),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1857_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_17_s0 (
    .Q(reg_pattern_name_table_base[17]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1864_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_16_s0 (
    .Q(reg_pattern_name_table_base[16]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1864_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_15_s0 (
    .Q(reg_pattern_name_table_base[15]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1864_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_14_s0 (
    .Q(reg_pattern_name_table_base[14]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1864_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_13_s0 (
    .Q(reg_pattern_name_table_base[13]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1864_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_12_s0 (
    .Q(reg_pattern_name_table_base[12]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1864_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_11_s0 (
    .Q(reg_pattern_name_table_base[11]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1864_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_10_s0 (
    .Q(reg_pattern_name_table_base[10]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1864_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_17_s0 (
    .Q(reg_color_table_base[17]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1872_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_16_s0 (
    .Q(reg_color_table_base[16]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1872_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_15_s0 (
    .Q(reg_color_table_base[15]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1872_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_14_s0 (
    .Q(reg_color_table_base[14]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1872_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_13_s0 (
    .Q(reg_color_table_base[13]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1876_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_12_s0 (
    .Q(reg_color_table_base[12]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1876_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_11_s0 (
    .Q(reg_color_table_base[11]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1876_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_10_s0 (
    .Q(reg_color_table_base[10]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1876_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_9_s0 (
    .Q(reg_color_table_base[9]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1876_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_8_s0 (
    .Q(reg_color_table_base[8]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1876_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_7_s0 (
    .Q(reg_color_table_base[7]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1876_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_6_s0 (
    .Q(reg_color_table_base[6]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1876_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_17_s0 (
    .Q(reg_pattern_generator_table_base[17]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1884_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_16_s0 (
    .Q(reg_pattern_generator_table_base[16]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1884_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_15_s0 (
    .Q(reg_pattern_generator_table_base[15]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1884_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_14_s0 (
    .Q(reg_pattern_generator_table_base[14]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1884_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_13_s0 (
    .Q(reg_pattern_generator_table_base[13]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1884_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_12_s0 (
    .Q(reg_pattern_generator_table_base[12]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1884_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_11_s0 (
    .Q(reg_pattern_generator_table_base[11]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1884_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_17_s0 (
    .Q(reg_sprite_attribute_table_base[17]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1891_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_16_s0 (
    .Q(reg_sprite_attribute_table_base[16]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1891_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_15_s0 (
    .Q(reg_sprite_attribute_table_base[15]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1891_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_14_s0 (
    .Q(reg_sprite_attribute_table_base[14]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1894_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_13_s0 (
    .Q(reg_sprite_attribute_table_base[13]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1894_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_12_s0 (
    .Q(reg_sprite_attribute_table_base[12]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1894_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_11_s0 (
    .Q(reg_sprite_attribute_table_base[11]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1894_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_10_s0 (
    .Q(reg_sprite_attribute_table_base[10]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1894_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_9_s0 (
    .Q(reg_sprite_attribute_table_base[9]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1894_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_8_s0 (
    .Q(reg_sprite_attribute_table_base[8]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1894_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_7_s0 (
    .Q(reg_sprite_attribute_table_base[7]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1894_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_17_s0 (
    .Q(reg_sprite_pattern_generator_table_base[17]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1902_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_16_s0 (
    .Q(reg_sprite_pattern_generator_table_base[16]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1902_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_15_s0 (
    .Q(reg_sprite_pattern_generator_table_base[15]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1902_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_14_s0 (
    .Q(reg_sprite_pattern_generator_table_base[14]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1902_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_13_s0 (
    .Q(reg_sprite_pattern_generator_table_base[13]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1902_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_12_s0 (
    .Q(reg_sprite_pattern_generator_table_base[12]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1902_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_11_s0 (
    .Q(reg_sprite_pattern_generator_table_base[11]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1902_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_7_s0 (
    .Q(reg_backdrop_color[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1909_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_6_s0 (
    .Q(reg_backdrop_color[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1909_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_5_s0 (
    .Q(reg_backdrop_color[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1909_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_4_s0 (
    .Q(reg_backdrop_color[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1909_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_3_s0 (
    .Q(reg_backdrop_color[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1909_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_2_s0 (
    .Q(reg_backdrop_color[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1909_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_1_s0 (
    .Q(reg_backdrop_color[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1909_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_0_s0 (
    .Q(reg_backdrop_color[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1909_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_disable_s0 (
    .Q(reg_sprite_disable),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1917_5),
    .CLEAR(n36_6) 
);
  DFFPE ff_vram_type_s0 (
    .Q(ff_vram_type),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1917_5),
    .PRESET(n36_6) 
);
  DFFCE ff_color0_opaque_s0 (
    .Q(reg_color0_opaque),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1917_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_50hz_mode_s0 (
    .Q(reg_50hz_mode),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1920_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interleaving_mode_s0 (
    .Q(reg_interleaving_mode),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1920_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interlace_mode_s0 (
    .Q(reg_interlace_mode),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1920_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_212lines_mode_s0 (
    .Q(reg_212lines_mode),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1920_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_text_back_color_7_s0 (
    .Q(reg_text_back_color[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1924_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_text_back_color_6_s0 (
    .Q(reg_text_back_color[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1924_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_text_back_color_5_s0 (
    .Q(reg_text_back_color[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1924_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_text_back_color_4_s0 (
    .Q(reg_text_back_color[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1924_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_text_back_color_3_s0 (
    .Q(reg_text_back_color[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1924_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_text_back_color_2_s0 (
    .Q(reg_text_back_color[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1924_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_text_back_color_1_s0 (
    .Q(reg_text_back_color[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1924_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_text_back_color_0_s0 (
    .Q(reg_text_back_color[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1924_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_7_s0 (
    .Q(reg_blink_period[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1932_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_6_s0 (
    .Q(reg_blink_period[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1932_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_5_s0 (
    .Q(reg_blink_period[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1932_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_4_s0 (
    .Q(reg_blink_period[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1932_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_3_s0 (
    .Q(reg_blink_period[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1932_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_2_s0 (
    .Q(reg_blink_period[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1932_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_1_s0 (
    .Q(reg_blink_period[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1932_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_0_s0 (
    .Q(reg_blink_period[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1932_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_3_s0 (
    .Q(ff_status_register_pointer[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1940_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_2_s0 (
    .Q(ff_status_register_pointer[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1940_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_1_s0 (
    .Q(ff_status_register_pointer[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1940_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_0_s0 (
    .Q(ff_status_register_pointer[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1940_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_7_s0 (
    .Q(reg_display_adjust[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1944_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_6_s0 (
    .Q(reg_display_adjust[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1944_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_5_s0 (
    .Q(reg_display_adjust[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1944_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_4_s0 (
    .Q(reg_display_adjust[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1944_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_3_s0 (
    .Q(reg_display_adjust[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1944_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_2_s0 (
    .Q(reg_display_adjust[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1944_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_1_s0 (
    .Q(reg_display_adjust[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1944_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_0_s0 (
    .Q(reg_display_adjust[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1944_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_7_s0 (
    .Q(reg_interrupt_line[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1952_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_6_s0 (
    .Q(reg_interrupt_line[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1952_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_5_s0 (
    .Q(reg_interrupt_line[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1952_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_4_s0 (
    .Q(reg_interrupt_line[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1952_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_3_s0 (
    .Q(reg_interrupt_line[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1952_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_2_s0 (
    .Q(reg_interrupt_line[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1952_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_1_s0 (
    .Q(reg_interrupt_line[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1952_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_0_s0 (
    .Q(reg_interrupt_line[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1952_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_7_s0 (
    .Q(reg_vertical_offset[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1967_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_6_s0 (
    .Q(reg_vertical_offset[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1967_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_5_s0 (
    .Q(reg_vertical_offset[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1967_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_4_s0 (
    .Q(reg_vertical_offset[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1967_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_3_s0 (
    .Q(reg_vertical_offset[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1967_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_2_s0 (
    .Q(reg_vertical_offset[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1967_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_1_s0 (
    .Q(reg_vertical_offset[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1967_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_0_s0 (
    .Q(reg_vertical_offset[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1967_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_scroll_planes_s0 (
    .Q(reg_scroll_planes),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1975_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_left_mask_s0 (
    .Q(reg_left_mask),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1975_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_yjk_mode_s0 (
    .Q(reg_yjk_mode),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1975_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_yae_mode_s0 (
    .Q(reg_yae_mode),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1975_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_2_s0 (
    .Q(reg_horizontal_offset_l[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1986_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_1_s0 (
    .Q(reg_horizontal_offset_l[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1986_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_0_s0 (
    .Q(reg_horizontal_offset_l[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1986_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_8_s0 (
    .Q(reg_horizontal_offset_h[8]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1980_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_7_s0 (
    .Q(reg_horizontal_offset_h[7]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1980_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_6_s0 (
    .Q(reg_horizontal_offset_h[6]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1980_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_5_s0 (
    .Q(reg_horizontal_offset_h[5]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1980_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_4_s0 (
    .Q(reg_horizontal_offset_h[4]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1980_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_3_s0 (
    .Q(reg_horizontal_offset_h[3]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1980_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_high_speed_mode_s0 (
    .Q(reg_command_high_speed_mode),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1960_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_ext_palette_mode_s0 (
    .Q(reg_ext_palette_mode),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1960_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_ext_command_mode_s0 (
    .Q(reg_ext_command_mode),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1960_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram256k_mode_s0 (
    .Q(reg_vram256k_mode),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1960_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_palette_valid_s0 (
    .Q(w_palette_valid),
    .D(n1043_6),
    .CLK(clk85m),
    .CE(ff_color_palette_valid_6),
    .CLEAR(n36_6) 
);
  DFFE ff_palette_r_4_s0 (
    .Q(w_palette_r[4]),
    .D(n987_3),
    .CLK(clk85m),
    .CE(ff_palette_r_4_6) 
);
  DFFE ff_palette_r_3_s0 (
    .Q(w_palette_r[3]),
    .D(n988_3),
    .CLK(clk85m),
    .CE(ff_palette_r_4_6) 
);
  DFFE ff_palette_r_2_s0 (
    .Q(w_palette_r[2]),
    .D(n989_3),
    .CLK(clk85m),
    .CE(ff_palette_r_4_6) 
);
  DFFE ff_palette_r_1_s0 (
    .Q(w_palette_r[1]),
    .D(n990_6),
    .CLK(clk85m),
    .CE(ff_palette_r_4_6) 
);
  DFFE ff_palette_r_0_s0 (
    .Q(w_palette_r[0]),
    .D(n991_6),
    .CLK(clk85m),
    .CE(ff_palette_r_4_6) 
);
  DFFE ff_palette_g_4_s0 (
    .Q(w_palette_g[4]),
    .D(n995_3),
    .CLK(clk85m),
    .CE(ff_palette_g_4_5) 
);
  DFFE ff_palette_g_3_s0 (
    .Q(w_palette_g[3]),
    .D(n996_3),
    .CLK(clk85m),
    .CE(ff_palette_g_4_5) 
);
  DFFE ff_palette_g_2_s0 (
    .Q(w_palette_g[2]),
    .D(n997_3),
    .CLK(clk85m),
    .CE(ff_palette_g_4_5) 
);
  DFFE ff_palette_g_1_s0 (
    .Q(w_palette_g[1]),
    .D(n990_6),
    .CLK(clk85m),
    .CE(ff_palette_g_4_5) 
);
  DFFE ff_palette_g_0_s0 (
    .Q(w_palette_g[0]),
    .D(n991_6),
    .CLK(clk85m),
    .CE(ff_palette_g_4_5) 
);
  DFFE ff_palette_b_4_s0 (
    .Q(w_palette_b[4]),
    .D(n995_3),
    .CLK(clk85m),
    .CE(ff_palette_b_4_5) 
);
  DFFE ff_palette_b_3_s0 (
    .Q(w_palette_b[3]),
    .D(n996_3),
    .CLK(clk85m),
    .CE(ff_palette_b_4_5) 
);
  DFFE ff_palette_b_2_s0 (
    .Q(w_palette_b[2]),
    .D(n997_3),
    .CLK(clk85m),
    .CE(ff_palette_b_4_5) 
);
  DFFE ff_palette_b_1_s0 (
    .Q(w_palette_b[1]),
    .D(n990_6),
    .CLK(clk85m),
    .CE(ff_palette_b_4_5) 
);
  DFFE ff_palette_b_0_s0 (
    .Q(w_palette_b[0]),
    .D(n991_6),
    .CLK(clk85m),
    .CE(ff_palette_b_4_5) 
);
  DFF ff_status_register_7_s0 (
    .Q(ff_status_register[7]),
    .D(n1130_37),
    .CLK(clk85m) 
);
  DFF ff_status_register_6_s0 (
    .Q(ff_status_register[6]),
    .D(n1131_36),
    .CLK(clk85m) 
);
  DFF ff_status_register_5_s0 (
    .Q(ff_status_register[5]),
    .D(n1132_38),
    .CLK(clk85m) 
);
  DFF ff_status_register_4_s0 (
    .Q(ff_status_register[4]),
    .D(n1133_35),
    .CLK(clk85m) 
);
  DFF ff_status_register_3_s0 (
    .Q(ff_status_register[3]),
    .D(n1134_39),
    .CLK(clk85m) 
);
  DFF ff_status_register_1_s0 (
    .Q(ff_status_register[1]),
    .D(n1136_41),
    .CLK(clk85m) 
);
  DFF ff_status_register_0_s0 (
    .Q(ff_status_register[0]),
    .D(n1137_39),
    .CLK(clk85m) 
);
  DFFC ff_bus_rdata_en_s0 (
    .Q(w_bus_vdp_rdata_en),
    .D(n1183_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFE ff_bus_rdata_7_s0 (
    .Q(w_bus_vdp_rdata[7]),
    .D(n1175_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_6_s0 (
    .Q(w_bus_vdp_rdata[6]),
    .D(n1176_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_5_s0 (
    .Q(w_bus_vdp_rdata[5]),
    .D(n1177_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_4_s0 (
    .Q(w_bus_vdp_rdata[4]),
    .D(n1178_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_3_s0 (
    .Q(w_bus_vdp_rdata[3]),
    .D(n1179_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_2_s0 (
    .Q(w_bus_vdp_rdata[2]),
    .D(n1180_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_1_s0 (
    .Q(w_bus_vdp_rdata[1]),
    .D(n1181_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_0_s0 (
    .Q(w_bus_vdp_rdata[0]),
    .D(n1182_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFP ff_bus_ready_s0 (
    .Q(ff_bus_ready),
    .D(n47_8),
    .CLK(clk85m),
    .PRESET(n36_6) 
);
  DFFCE ff_2nd_access_s1 (
    .Q(ff_2nd_access),
    .D(n131_5),
    .CLK(clk85m),
    .CE(n1733_7),
    .CLEAR(n36_6) 
);
defparam ff_2nd_access_s1.INIT=1'b0;
  DFFCE ff_register_pointer_5_s1 (
    .Q(ff_register_pointer[5]),
    .D(n200_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_5_s1.INIT=1'b0;
  DFFCE ff_register_pointer_4_s1 (
    .Q(ff_register_pointer[4]),
    .D(n201_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_4_s1.INIT=1'b0;
  DFFCE ff_register_pointer_3_s1 (
    .Q(ff_register_pointer[3]),
    .D(n202_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_3_s1.INIT=1'b0;
  DFFCE ff_register_pointer_2_s1 (
    .Q(ff_register_pointer[2]),
    .D(n203_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_2_s1.INIT=1'b0;
  DFFCE ff_register_pointer_1_s1 (
    .Q(ff_register_pointer[1]),
    .D(n204_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_1_s1.INIT=1'b0;
  DFFCE ff_register_pointer_0_s1 (
    .Q(ff_register_pointer[0]),
    .D(n205_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_0_s1.INIT=1'b0;
  DFFCE ff_vram_address_17_s1 (
    .Q(w_cpu_vram_address[17]),
    .D(n395_3),
    .CLK(clk85m),
    .CE(ff_vram_address_17_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_17_s1.INIT=1'b0;
  DFFCE ff_vram_address_16_s1 (
    .Q(w_cpu_vram_address[16]),
    .D(n396_3),
    .CLK(clk85m),
    .CE(ff_vram_address_17_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_16_s1.INIT=1'b0;
  DFFCE ff_vram_address_15_s1 (
    .Q(w_cpu_vram_address[15]),
    .D(n397_3),
    .CLK(clk85m),
    .CE(ff_vram_address_17_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_15_s1.INIT=1'b0;
  DFFCE ff_vram_address_14_s1 (
    .Q(w_cpu_vram_address[14]),
    .D(n398_3),
    .CLK(clk85m),
    .CE(ff_vram_address_17_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_14_s1.INIT=1'b0;
  DFFCE ff_vram_address_13_s1 (
    .Q(w_cpu_vram_address[13]),
    .D(n381_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_13_s1.INIT=1'b0;
  DFFCE ff_vram_address_12_s1 (
    .Q(w_cpu_vram_address[12]),
    .D(n382_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_12_s1.INIT=1'b0;
  DFFCE ff_vram_address_11_s1 (
    .Q(w_cpu_vram_address[11]),
    .D(n383_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_11_s1.INIT=1'b0;
  DFFCE ff_vram_address_10_s1 (
    .Q(w_cpu_vram_address[10]),
    .D(n384_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_10_s1.INIT=1'b0;
  DFFCE ff_vram_address_9_s1 (
    .Q(w_cpu_vram_address[9]),
    .D(n385_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_9_s1.INIT=1'b0;
  DFFCE ff_vram_address_8_s1 (
    .Q(w_cpu_vram_address[8]),
    .D(n386_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_8_s1.INIT=1'b0;
  DFFCE ff_vram_address_7_s1 (
    .Q(w_cpu_vram_address[7]),
    .D(n387_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_7_s1.INIT=1'b0;
  DFFCE ff_vram_address_6_s1 (
    .Q(w_cpu_vram_address[6]),
    .D(n388_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_6_s1.INIT=1'b0;
  DFFCE ff_vram_address_5_s1 (
    .Q(w_cpu_vram_address[5]),
    .D(n389_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_5_s1.INIT=1'b0;
  DFFCE ff_vram_address_4_s1 (
    .Q(w_cpu_vram_address[4]),
    .D(n390_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_4_s1.INIT=1'b0;
  DFFCE ff_vram_address_3_s1 (
    .Q(w_cpu_vram_address[3]),
    .D(n391_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_3_s1.INIT=1'b0;
  DFFCE ff_vram_address_2_s1 (
    .Q(w_cpu_vram_address[2]),
    .D(n392_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_2_s1.INIT=1'b0;
  DFFCE ff_vram_address_1_s1 (
    .Q(w_cpu_vram_address[1]),
    .D(n393_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_1_s1.INIT=1'b0;
  DFFCE ff_vram_address_0_s1 (
    .Q(w_cpu_vram_address[0]),
    .D(n394_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_0_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_7_s1 (
    .Q(w_palette_num[7]),
    .D(n1062_3),
    .CLK(clk85m),
    .CE(n932_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_7_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_6_s1 (
    .Q(w_palette_num[6]),
    .D(n1063_3),
    .CLK(clk85m),
    .CE(n932_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_6_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_5_s1 (
    .Q(w_palette_num[5]),
    .D(n1064_3),
    .CLK(clk85m),
    .CE(n932_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_5_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_4_s1 (
    .Q(w_palette_num[4]),
    .D(n1065_3),
    .CLK(clk85m),
    .CE(n932_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_4_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_3_s1 (
    .Q(w_palette_num[3]),
    .D(n1066_3),
    .CLK(clk85m),
    .CE(n932_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_3_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_2_s1 (
    .Q(w_palette_num[2]),
    .D(n1067_3),
    .CLK(clk85m),
    .CE(n932_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_2_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_1_s1 (
    .Q(w_palette_num[1]),
    .D(n1068_3),
    .CLK(clk85m),
    .CE(n932_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_1_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_0_s1 (
    .Q(w_palette_num[0]),
    .D(n1069_3),
    .CLK(clk85m),
    .CE(n932_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_0_s1.INIT=1'b0;
  DFFCE ff_color_palette_phase_1_s1 (
    .Q(ff_color_palette_phase[1]),
    .D(n1070_7),
    .CLK(clk85m),
    .CE(n933_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_phase_1_s1.INIT=1'b0;
  DFFCE ff_color_palette_phase_0_s1 (
    .Q(ff_color_palette_phase[0]),
    .D(n1071_8),
    .CLK(clk85m),
    .CE(n933_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_phase_0_s1.INIT=1'b0;
  DFFCE ff_frame_interrupt_s1 (
    .Q(ff_frame_interrupt),
    .D(n1232_10),
    .CLK(clk85m),
    .CE(n1232_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_line_interrupt_s1 (
    .Q(ff_line_interrupt),
    .D(n1235_10),
    .CLK(clk85m),
    .CE(n1235_8),
    .CLEAR(n36_6) 
);
  DFFS ff_status_register_2_s1 (
    .Q(ff_status_register[2]),
    .D(n1135_32),
    .CLK(clk85m),
    .SET(n1135_34) 
);
  DFFC ff_busy_s5 (
    .Q(ff_busy),
    .D(n254_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_busy_s5.INIT=1'b0;
  DFFC ff_vram_address_inc_s5 (
    .Q(w_pulse2),
    .D(n255_11),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_inc_s5.INIT=1'b0;
  MUX2_LUT5 n1137_s29 (
    .O(n1137_31),
    .I0(n1137_28),
    .I1(n1137_29),
    .S0(ff_status_register_pointer[1]) 
);
  MUX2_LUT5 n1137_s28 (
    .O(n1137_33),
    .I0(n1137_41),
    .I1(n1137_37),
    .S0(ff_status_register_pointer[1]) 
);
  MUX2_LUT6 n1137_s23 (
    .O(n1137_35),
    .I0(n1137_33),
    .I1(n1137_31),
    .S0(ff_status_register_pointer[2]) 
);
  INV ff_color_palette_valid_s3 (
    .O(ff_color_palette_valid_6),
    .I(w_register_write) 
);
  INV n131_s2 (
    .O(n131_5),
    .I(ff_2nd_access) 
);
  INV n243_s3 (
    .O(n243_8),
    .I(w_pulse1) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_cpu_interface */
module vdp_timing_control_ssg (
  clk85m,
  n36_6,
  reg_212lines_mode,
  reg_50hz_mode,
  reg_interlace_mode,
  reg_horizontal_offset_l,
  reg_horizontal_offset_h,
  reg_display_adjust,
  reg_vertical_offset,
  reg_blink_period,
  w_pre_vram_refresh,
  w_screen_v_active,
  w_h_count_end,
  w_h_count_end_13,
  w_h_count_end_14,
  n138_4,
  n264_5,
  n54_8,
  n309_13,
  ff_interleaving_page,
  w_horizontal_offset_l,
  w_h_count,
  ff_half_count_0,
  ff_half_count_1,
  ff_half_count_2,
  ff_half_count_3,
  ff_half_count_4,
  ff_half_count_5,
  ff_half_count_6,
  ff_half_count_7,
  ff_half_count_8,
  ff_half_count_9,
  ff_half_count_12,
  w_v_count,
  w_screen_pos_x_Z,
  w_screen_pos_y_Z,
  w_pixel_pos_x_Z,
  w_pixel_pos_y_Z,
  w_screen_pos_y,
  ff_blink_base
)
;
input clk85m;
input n36_6;
input reg_212lines_mode;
input reg_50hz_mode;
input reg_interlace_mode;
input [2:0] reg_horizontal_offset_l;
input [8:3] reg_horizontal_offset_h;
input [7:4] reg_display_adjust;
input [7:0] reg_vertical_offset;
input [7:0] reg_blink_period;
output w_pre_vram_refresh;
output w_screen_v_active;
output w_h_count_end;
output w_h_count_end_13;
output w_h_count_end_14;
output n138_4;
output n264_5;
output n54_8;
output n309_13;
output ff_interleaving_page;
output [2:0] w_horizontal_offset_l;
output [11:0] w_h_count;
output ff_half_count_0;
output ff_half_count_1;
output ff_half_count_2;
output ff_half_count_3;
output ff_half_count_4;
output ff_half_count_5;
output ff_half_count_6;
output ff_half_count_7;
output ff_half_count_8;
output ff_half_count_9;
output ff_half_count_12;
output [9:0] w_v_count;
output [13:0] w_screen_pos_x_Z;
output [7:3] w_screen_pos_y_Z;
output [8:3] w_pixel_pos_x_Z;
output [7:0] w_pixel_pos_y_Z;
output [9:0] w_screen_pos_y;
output [0:0] ff_blink_base;
wire n78_3;
wire n138_3;
wire n264_3;
wire ff_v_active_5;
wire n423_7;
wire n422_7;
wire n421_7;
wire n420_7;
wire n387_7;
wire n386_7;
wire n385_7;
wire n164_8;
wire n163_7;
wire n161_7;
wire n160_7;
wire n158_7;
wire n157_7;
wire n156_7;
wire n155_7;
wire n102_7;
wire n100_7;
wire n99_7;
wire n97_7;
wire n95_7;
wire n93_7;
wire n61_7;
wire n60_7;
wire n58_7;
wire n57_7;
wire n56_7;
wire n55_7;
wire n53_7;
wire n52_7;
wire n51_7;
wire w_h_count_end_12;
wire n138_5;
wire n379_4;
wire n264_4;
wire n264_6;
wire ff_v_active_6;
wire ff_blink_counter_3_9;
wire ff_blink_counter_3_10;
wire ff_interleaving_page_9;
wire n423_9;
wire n422_8;
wire n422_9;
wire n421_8;
wire n421_9;
wire n420_8;
wire n162_8;
wire n159_8;
wire n156_8;
wire n103_8;
wire n99_8;
wire n96_8;
wire n94_8;
wire n56_8;
wire n51_8;
wire n309_12;
wire w_h_count_end_15;
wire n379_5;
wire n379_6;
wire ff_v_active_7;
wire ff_v_active_8;
wire ff_v_active_9;
wire ff_blink_counter_3_11;
wire ff_blink_counter_3_12;
wire ff_interleaving_page_10;
wire n379_7;
wire n379_8;
wire n379_9;
wire n379_10;
wire n420_11;
wire n98_10;
wire n101_10;
wire n103_10;
wire n160_10;
wire n162_10;
wire n309_15;
wire n53_10;
wire n54_10;
wire n159_10;
wire ff_blink_counter_3_14;
wire n58_10;
wire n59_9;
wire n94_10;
wire n96_10;
wire n98_12;
wire n101_12;
wire n104_9;
wire n105_9;
wire n222_7;
wire n379_12;
wire n443_10;
wire n423_11;
wire w_pixel_pos_x_3_2;
wire w_pixel_pos_x_4_2;
wire w_pixel_pos_x_5_2;
wire w_pixel_pos_x_6_2;
wire w_pixel_pos_x_7_2;
wire w_pixel_pos_x_8_0_COUT;
wire w_screen_pos_y_3_1;
wire w_screen_pos_y_3_2;
wire w_screen_pos_y_5_1;
wire w_screen_pos_y_5_2;
wire w_screen_pos_y_6_1;
wire w_screen_pos_y_6_2;
wire w_screen_pos_y_7_1;
wire w_screen_pos_y_7_2;
wire w_screen_pos_y_8_1;
wire w_screen_pos_y_9_6;
wire w_screen_pos_y_0_4;
wire w_screen_pos_y_1_5;
wire w_screen_pos_y_2_5;
wire w_screen_pos_y_4_5;
wire w_screen_pos_y_5_4;
wire w_screen_pos_y_6_4;
wire w_screen_pos_y_7_4;
wire w_screen_pos_y_8_4;
wire w_screen_pos_y_9_1_COUT;
wire w_pixel_pos_y_0_2;
wire w_pixel_pos_y_1_2;
wire w_pixel_pos_y_2_2;
wire w_pixel_pos_y_3_2;
wire w_pixel_pos_y_4_2;
wire w_pixel_pos_y_5_2;
wire w_pixel_pos_y_6_2;
wire w_pixel_pos_y_7_0_COUT;
wire w_screen_pos_y_1_8;
wire w_screen_pos_y_1_7;
wire w_screen_pos_y_2_8;
wire w_screen_pos_y_2_7;
wire w_screen_pos_y_4_8;
wire w_screen_pos_y_4_7;
wire w_screen_pos_y_3_7;
wire n296_6;
wire w_screen_pos_y_9_9;
wire n62_9;
wire w_screen_pos_x_7_12;
wire [12:8] w_screen_pos_x;
wire [8:3] ff_horizontal_offset_h;
wire [11:10] ff_half_count_10;
wire [4:2] ff_top_line;
wire [3:1] ff_blink_base_0;
wire [3:0] ff_blink_counter;
wire [8:3] w_pixel_pos_x;
wire [7:0] w_pixel_pos_y;
wire VCC;
wire GND;
  LUT2 n78_s0 (
    .F(n78_3),
    .I0(w_v_count[0]),
    .I1(w_h_count_end) 
);
defparam n78_s0.INIT=4'h8;
  LUT4 w_h_count_end_s8 (
    .F(w_h_count_end),
    .I0(w_h_count[8]),
    .I1(w_h_count_end_12),
    .I2(w_h_count_end_13),
    .I3(w_h_count_end_14) 
);
defparam w_h_count_end_s8.INIT=16'h4000;
  LUT4 n138_s0 (
    .F(n138_3),
    .I0(w_v_count[0]),
    .I1(w_h_count_end_12),
    .I2(n138_4),
    .I3(n138_5) 
);
defparam n138_s0.INIT=16'h8000;
  LUT3 n264_s0 (
    .F(n264_3),
    .I0(n264_4),
    .I1(n264_5),
    .I2(n264_6) 
);
defparam n264_s0.INIT=8'h80;
  LUT4 ff_v_active_s2 (
    .F(ff_v_active_5),
    .I0(n379_4),
    .I1(n264_3),
    .I2(ff_v_active_6),
    .I3(w_h_count_end) 
);
defparam ff_v_active_s2.INIT=16'hFE00;
  LUT3 w_screen_pos_x_9_s3 (
    .F(w_screen_pos_x[9]),
    .I0(ff_half_count_7),
    .I1(ff_half_count_8),
    .I2(ff_half_count_9) 
);
defparam w_screen_pos_x_9_s3.INIT=8'h1E;
  LUT4 n423_s2 (
    .F(n423_7),
    .I0(n423_11),
    .I1(n423_9),
    .I2(ff_blink_counter[0]),
    .I3(ff_blink_counter_3_10) 
);
defparam n423_s2.INIT=16'h000D;
  LUT4 n422_s2 (
    .F(n422_7),
    .I0(n423_11),
    .I1(n422_8),
    .I2(ff_blink_counter_3_10),
    .I3(n422_9) 
);
defparam n422_s2.INIT=16'h0D00;
  LUT4 n421_s2 (
    .F(n421_7),
    .I0(n421_8),
    .I1(ff_blink_counter_3_10),
    .I2(ff_blink_counter[2]),
    .I3(n421_9) 
);
defparam n421_s2.INIT=16'h0130;
  LUT4 n420_s2 (
    .F(n420_7),
    .I0(n420_8),
    .I1(ff_blink_counter_3_10),
    .I2(ff_blink_counter[3]),
    .I3(n420_11) 
);
defparam n420_s2.INIT=16'h0230;
  LUT4 n387_s2 (
    .F(n387_7),
    .I0(ff_blink_base_0[3]),
    .I1(ff_blink_base_0[2]),
    .I2(ff_blink_base_0[1]),
    .I3(ff_blink_base[0]) 
);
defparam n387_s2.INIT=16'h0DF0;
  LUT3 n386_s2 (
    .F(n386_7),
    .I0(ff_blink_base[0]),
    .I1(ff_blink_base_0[1]),
    .I2(ff_blink_base_0[2]) 
);
defparam n386_s2.INIT=8'h78;
  LUT4 n385_s2 (
    .F(n385_7),
    .I0(ff_blink_base[0]),
    .I1(ff_blink_base_0[1]),
    .I2(ff_blink_base_0[2]),
    .I3(ff_blink_base_0[3]) 
);
defparam n385_s2.INIT=16'h7D80;
  LUT2 n164_s3 (
    .F(n164_8),
    .I0(w_v_count[0]),
    .I1(n379_4) 
);
defparam n164_s3.INIT=4'h1;
  LUT3 n163_s2 (
    .F(n163_7),
    .I0(n379_4),
    .I1(w_v_count[0]),
    .I2(w_v_count[1]) 
);
defparam n163_s2.INIT=8'h14;
  LUT4 n161_s2 (
    .F(n161_7),
    .I0(w_v_count[2]),
    .I1(n162_8),
    .I2(n379_4),
    .I3(w_v_count[3]) 
);
defparam n161_s2.INIT=16'h0708;
  LUT3 n160_s2 (
    .F(n160_7),
    .I0(n379_4),
    .I1(w_v_count[4]),
    .I2(n160_10) 
);
defparam n160_s2.INIT=8'h14;
  LUT4 n158_s2 (
    .F(n158_7),
    .I0(w_v_count[5]),
    .I1(n159_8),
    .I2(n379_4),
    .I3(w_v_count[6]) 
);
defparam n158_s2.INIT=16'h0708;
  LUT4 n157_s2 (
    .F(n157_7),
    .I0(w_v_count[5]),
    .I1(w_v_count[6]),
    .I2(n159_8),
    .I3(w_v_count[7]) 
);
defparam n157_s2.INIT=16'h7F80;
  LUT2 n156_s2 (
    .F(n156_7),
    .I0(w_v_count[8]),
    .I1(n156_8) 
);
defparam n156_s2.INIT=4'h6;
  LUT4 n155_s2 (
    .F(n155_7),
    .I0(w_v_count[8]),
    .I1(n156_8),
    .I2(n379_4),
    .I3(w_v_count[9]) 
);
defparam n155_s2.INIT=16'h0708;
  LUT4 n102_s2 (
    .F(n102_7),
    .I0(ff_half_count_2),
    .I1(n103_8),
    .I2(n78_3),
    .I3(ff_half_count_3) 
);
defparam n102_s2.INIT=16'h0708;
  LUT4 n100_s2 (
    .F(n100_7),
    .I0(ff_half_count_4),
    .I1(n101_10),
    .I2(n78_3),
    .I3(ff_half_count_5) 
);
defparam n100_s2.INIT=16'h0708;
  LUT4 n99_s2 (
    .F(n99_7),
    .I0(n101_10),
    .I1(n99_8),
    .I2(n78_3),
    .I3(ff_half_count_6) 
);
defparam n99_s2.INIT=16'h0708;
  LUT4 n97_s2 (
    .F(n97_7),
    .I0(ff_half_count_7),
    .I1(n98_10),
    .I2(n78_3),
    .I3(ff_half_count_8) 
);
defparam n97_s2.INIT=16'h0708;
  LUT4 n95_s2 (
    .F(n95_7),
    .I0(ff_half_count_9),
    .I1(n96_8),
    .I2(n78_3),
    .I3(ff_half_count_10[10]) 
);
defparam n95_s2.INIT=16'h0708;
  LUT4 n93_s2 (
    .F(n93_7),
    .I0(ff_half_count_10[11]),
    .I1(n94_8),
    .I2(n78_3),
    .I3(ff_half_count_12) 
);
defparam n93_s2.INIT=16'h0708;
  LUT2 n61_s2 (
    .F(n61_7),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]) 
);
defparam n61_s2.INIT=4'h6;
  LUT3 n60_s2 (
    .F(n60_7),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_h_count[2]) 
);
defparam n60_s2.INIT=8'h78;
  LUT3 n58_s2 (
    .F(n58_7),
    .I0(w_h_count_end),
    .I1(w_h_count[4]),
    .I2(n58_10) 
);
defparam n58_s2.INIT=8'h14;
  LUT4 n57_s2 (
    .F(n57_7),
    .I0(w_h_count[4]),
    .I1(n58_10),
    .I2(w_h_count_end),
    .I3(w_h_count[5]) 
);
defparam n57_s2.INIT=16'h0708;
  LUT2 n56_s2 (
    .F(n56_7),
    .I0(w_h_count[6]),
    .I1(n56_8) 
);
defparam n56_s2.INIT=4'h6;
  LUT4 n55_s2 (
    .F(n55_7),
    .I0(w_h_count[6]),
    .I1(n56_8),
    .I2(w_h_count_end),
    .I3(w_h_count[7]) 
);
defparam n55_s2.INIT=16'h0708;
  LUT3 n53_s2 (
    .F(n53_7),
    .I0(w_h_count_end),
    .I1(n53_10),
    .I2(w_h_count[9]) 
);
defparam n53_s2.INIT=8'h1C;
  LUT3 n52_s2 (
    .F(n52_7),
    .I0(w_h_count[9]),
    .I1(n53_10),
    .I2(w_h_count[10]) 
);
defparam n52_s2.INIT=8'h78;
  LUT4 n51_s2 (
    .F(n51_7),
    .I0(n53_10),
    .I1(n51_8),
    .I2(w_h_count_end),
    .I3(w_h_count[11]) 
);
defparam n51_s2.INIT=16'h0708;
  LUT2 w_screen_pos_x_8_s4 (
    .F(w_screen_pos_x[8]),
    .I0(ff_half_count_7),
    .I1(ff_half_count_8) 
);
defparam w_screen_pos_x_8_s4.INIT=4'h9;
  LUT3 w_screen_pos_x_11_s4 (
    .F(w_screen_pos_x[11]),
    .I0(ff_half_count_10[10]),
    .I1(n309_12),
    .I2(ff_half_count_10[11]) 
);
defparam w_screen_pos_x_11_s4.INIT=8'hE1;
  LUT2 w_h_count_end_s9 (
    .F(w_h_count_end_12),
    .I0(w_h_count[6]),
    .I1(w_h_count_end_15) 
);
defparam w_h_count_end_s9.INIT=4'h4;
  LUT3 w_h_count_end_s10 (
    .F(w_h_count_end_13),
    .I0(w_h_count[4]),
    .I1(w_h_count[3]),
    .I2(w_h_count[5]) 
);
defparam w_h_count_end_s10.INIT=8'h40;
  LUT3 w_h_count_end_s11 (
    .F(w_h_count_end_14),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_h_count[2]) 
);
defparam w_h_count_end_s11.INIT=8'h80;
  LUT3 n138_s1 (
    .F(n138_4),
    .I0(w_h_count[3]),
    .I1(w_h_count[8]),
    .I2(w_h_count[4]) 
);
defparam n138_s1.INIT=8'h10;
  LUT4 n138_s2 (
    .F(n138_5),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_h_count[2]),
    .I3(w_h_count[5]) 
);
defparam n138_s2.INIT=16'h0001;
  LUT4 n379_s1 (
    .F(n379_4),
    .I0(n379_5),
    .I1(n379_6),
    .I2(w_v_count[8]),
    .I3(w_v_count[9]) 
);
defparam n379_s1.INIT=16'h0E00;
  LUT4 n264_s1 (
    .F(n264_4),
    .I0(w_v_count[0]),
    .I1(w_screen_pos_y[0]),
    .I2(w_screen_pos_y[1]),
    .I3(w_screen_pos_y[7]) 
);
defparam n264_s1.INIT=16'h8000;
  LUT3 n264_s2 (
    .F(n264_5),
    .I0(w_screen_pos_y[2]),
    .I1(w_screen_pos_y[4]),
    .I2(w_screen_pos_y[6]) 
);
defparam n264_s2.INIT=8'h80;
  LUT4 n264_s3 (
    .F(n264_6),
    .I0(w_screen_pos_y[3]),
    .I1(w_screen_pos_y[5]),
    .I2(w_screen_pos_y[8]),
    .I3(w_screen_pos_y[9]) 
);
defparam n264_s3.INIT=16'h8000;
  LUT4 ff_v_active_s3 (
    .F(ff_v_active_6),
    .I0(ff_v_active_7),
    .I1(ff_v_active_8),
    .I2(reg_212lines_mode),
    .I3(ff_v_active_9) 
);
defparam ff_v_active_s3.INIT=16'hCA00;
  LUT4 ff_blink_counter_3_s4 (
    .F(ff_blink_counter_3_9),
    .I0(ff_blink_base_0[1]),
    .I1(ff_blink_base_0[2]),
    .I2(ff_blink_base[0]),
    .I3(ff_blink_base_0[3]) 
);
defparam ff_blink_counter_3_s4.INIT=16'h1000;
  LUT4 ff_blink_counter_3_s5 (
    .F(ff_blink_counter_3_10),
    .I0(reg_blink_period[3]),
    .I1(reg_blink_period[2]),
    .I2(ff_blink_counter_3_11),
    .I3(ff_blink_counter_3_12) 
);
defparam ff_blink_counter_3_s5.INIT=16'h1000;
  LUT4 ff_interleaving_page_s4 (
    .F(ff_interleaving_page_9),
    .I0(ff_interleaving_page_10),
    .I1(n423_9),
    .I2(n422_8),
    .I3(n423_11) 
);
defparam ff_interleaving_page_s4.INIT=16'hFE00;
  LUT3 n423_s4 (
    .F(n423_9),
    .I0(reg_blink_period[0]),
    .I1(reg_blink_period[4]),
    .I2(ff_interleaving_page) 
);
defparam n423_s4.INIT=8'hCA;
  LUT3 n422_s3 (
    .F(n422_8),
    .I0(reg_blink_period[1]),
    .I1(reg_blink_period[5]),
    .I2(ff_interleaving_page) 
);
defparam n422_s3.INIT=8'hCA;
  LUT2 n422_s4 (
    .F(n422_9),
    .I0(ff_blink_counter[0]),
    .I1(ff_blink_counter[1]) 
);
defparam n422_s4.INIT=4'h9;
  LUT4 n421_s3 (
    .F(n421_8),
    .I0(reg_blink_period[2]),
    .I1(reg_blink_period[6]),
    .I2(ff_blink_counter[3]),
    .I3(ff_interleaving_page) 
);
defparam n421_s3.INIT=16'h0305;
  LUT2 n421_s4 (
    .F(n421_9),
    .I0(ff_blink_counter[0]),
    .I1(ff_blink_counter[1]) 
);
defparam n421_s4.INIT=4'h1;
  LUT3 n420_s3 (
    .F(n420_8),
    .I0(reg_blink_period[7]),
    .I1(reg_blink_period[3]),
    .I2(ff_interleaving_page) 
);
defparam n420_s3.INIT=8'hAC;
  LUT2 n162_s3 (
    .F(n162_8),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]) 
);
defparam n162_s3.INIT=4'h8;
  LUT2 n159_s3 (
    .F(n159_8),
    .I0(w_v_count[4]),
    .I1(n160_10) 
);
defparam n159_s3.INIT=4'h8;
  LUT4 n156_s3 (
    .F(n156_8),
    .I0(w_v_count[5]),
    .I1(w_v_count[6]),
    .I2(w_v_count[7]),
    .I3(n159_8) 
);
defparam n156_s3.INIT=16'h8000;
  LUT2 n103_s3 (
    .F(n103_8),
    .I0(ff_half_count_0),
    .I1(ff_half_count_1) 
);
defparam n103_s3.INIT=4'h8;
  LUT2 n99_s3 (
    .F(n99_8),
    .I0(ff_half_count_4),
    .I1(ff_half_count_5) 
);
defparam n99_s3.INIT=4'h8;
  LUT3 n96_s3 (
    .F(n96_8),
    .I0(ff_half_count_7),
    .I1(ff_half_count_8),
    .I2(n98_10) 
);
defparam n96_s3.INIT=8'h80;
  LUT3 n94_s3 (
    .F(n94_8),
    .I0(ff_half_count_9),
    .I1(ff_half_count_10[10]),
    .I2(n96_8) 
);
defparam n94_s3.INIT=8'h80;
  LUT4 n56_s3 (
    .F(n56_8),
    .I0(w_h_count[3]),
    .I1(w_h_count[4]),
    .I2(w_h_count[5]),
    .I3(w_h_count_end_14) 
);
defparam n56_s3.INIT=16'h8000;
  LUT2 n54_s3 (
    .F(n54_8),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]) 
);
defparam n54_s3.INIT=4'h8;
  LUT2 n51_s3 (
    .F(n51_8),
    .I0(w_h_count[9]),
    .I1(w_h_count[10]) 
);
defparam n51_s3.INIT=4'h8;
  LUT3 n309_s7 (
    .F(n309_12),
    .I0(ff_half_count_8),
    .I1(ff_half_count_7),
    .I2(ff_half_count_9) 
);
defparam n309_s7.INIT=8'hE0;
  LUT2 n309_s8 (
    .F(n309_13),
    .I0(ff_half_count_10[10]),
    .I1(ff_half_count_10[11]) 
);
defparam n309_s8.INIT=4'h1;
  LUT4 w_h_count_end_s12 (
    .F(w_h_count_end_15),
    .I0(w_h_count[10]),
    .I1(w_h_count[9]),
    .I2(w_h_count[7]),
    .I3(w_h_count[11]) 
);
defparam w_h_count_end_s12.INIT=16'h4000;
  LUT4 n379_s2 (
    .F(n379_5),
    .I0(reg_50hz_mode),
    .I1(n379_7),
    .I2(n379_8),
    .I3(w_v_count[3]) 
);
defparam n379_s2.INIT=16'h1000;
  LUT4 n379_s3 (
    .F(n379_6),
    .I0(w_v_count[1]),
    .I1(w_v_count[2]),
    .I2(n379_9),
    .I3(n379_10) 
);
defparam n379_s3.INIT=16'h1000;
  LUT4 ff_v_active_s4 (
    .F(ff_v_active_7),
    .I0(w_screen_pos_y[6]),
    .I1(w_screen_pos_y[3]),
    .I2(w_screen_pos_y[5]),
    .I3(w_screen_pos_y[2]) 
);
defparam ff_v_active_s4.INIT=16'h4000;
  LUT4 ff_v_active_s5 (
    .F(ff_v_active_8),
    .I0(w_screen_pos_y[2]),
    .I1(w_screen_pos_y[3]),
    .I2(w_screen_pos_y[5]),
    .I3(w_screen_pos_y[6]) 
);
defparam ff_v_active_s5.INIT=16'h0100;
  LUT4 ff_v_active_s6 (
    .F(ff_v_active_9),
    .I0(w_screen_pos_y[8]),
    .I1(w_screen_pos_y[9]),
    .I2(w_screen_pos_y[4]),
    .I3(n264_4) 
);
defparam ff_v_active_s6.INIT=16'h1000;
  LUT2 ff_blink_counter_3_s6 (
    .F(ff_blink_counter_3_11),
    .I0(reg_blink_period[7]),
    .I1(reg_blink_period[6]) 
);
defparam ff_blink_counter_3_s6.INIT=4'h1;
  LUT4 ff_blink_counter_3_s7 (
    .F(ff_blink_counter_3_12),
    .I0(reg_blink_period[1]),
    .I1(reg_blink_period[5]),
    .I2(reg_blink_period[0]),
    .I3(reg_blink_period[4]) 
);
defparam ff_blink_counter_3_s7.INIT=16'h0001;
  LUT4 ff_interleaving_page_s5 (
    .F(ff_interleaving_page_10),
    .I0(reg_blink_period[2]),
    .I1(reg_blink_period[3]),
    .I2(ff_blink_counter_3_11),
    .I3(ff_interleaving_page) 
);
defparam ff_interleaving_page_s5.INIT=16'h0FEE;
  LUT4 n379_s4 (
    .F(n379_7),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]),
    .I2(reg_interlace_mode),
    .I3(w_v_count[2]) 
);
defparam n379_s4.INIT=16'hEFF7;
  LUT4 n379_s5 (
    .F(n379_8),
    .I0(w_v_count[4]),
    .I1(w_v_count[5]),
    .I2(w_v_count[6]),
    .I3(w_v_count[7]) 
);
defparam n379_s5.INIT=16'h0001;
  LUT4 n379_s6 (
    .F(n379_9),
    .I0(w_v_count[3]),
    .I1(w_v_count[7]),
    .I2(w_v_count[6]),
    .I3(w_v_count[5]) 
);
defparam n379_s6.INIT=16'h1000;
  LUT4 n379_s7 (
    .F(n379_10),
    .I0(reg_50hz_mode),
    .I1(reg_interlace_mode),
    .I2(w_v_count[0]),
    .I3(w_v_count[4]) 
);
defparam n379_s7.INIT=16'hF800;
  LUT3 n420_s5 (
    .F(n420_11),
    .I0(ff_blink_counter[2]),
    .I1(ff_blink_counter[0]),
    .I2(ff_blink_counter[1]) 
);
defparam n420_s5.INIT=8'h01;
  LUT4 n98_s4 (
    .F(n98_10),
    .I0(ff_half_count_6),
    .I1(n101_10),
    .I2(ff_half_count_4),
    .I3(ff_half_count_5) 
);
defparam n98_s4.INIT=16'h8000;
  LUT4 n101_s4 (
    .F(n101_10),
    .I0(ff_half_count_2),
    .I1(ff_half_count_3),
    .I2(ff_half_count_0),
    .I3(ff_half_count_1) 
);
defparam n101_s4.INIT=16'h8000;
  LUT4 n103_s4 (
    .F(n103_10),
    .I0(n78_3),
    .I1(ff_half_count_2),
    .I2(ff_half_count_0),
    .I3(ff_half_count_1) 
);
defparam n103_s4.INIT=16'h1444;
  LUT4 n160_s4 (
    .F(n160_10),
    .I0(w_v_count[2]),
    .I1(w_v_count[3]),
    .I2(w_v_count[0]),
    .I3(w_v_count[1]) 
);
defparam n160_s4.INIT=16'h8000;
  LUT4 n162_s4 (
    .F(n162_10),
    .I0(n379_4),
    .I1(w_v_count[2]),
    .I2(w_v_count[0]),
    .I3(w_v_count[1]) 
);
defparam n162_s4.INIT=16'h1444;
  LUT4 w_screen_pos_x_12_s5 (
    .F(w_screen_pos_x[12]),
    .I0(n309_12),
    .I1(ff_half_count_10[10]),
    .I2(ff_half_count_10[11]),
    .I3(ff_half_count_12) 
);
defparam w_screen_pos_x_12_s5.INIT=16'hFE01;
  LUT4 n309_s9 (
    .F(n309_15),
    .I0(ff_half_count_12),
    .I1(n309_12),
    .I2(ff_half_count_10[10]),
    .I3(ff_half_count_10[11]) 
);
defparam n309_s9.INIT=16'h0001;
  LUT4 n53_s4 (
    .F(n53_10),
    .I0(w_h_count[8]),
    .I1(w_h_count[6]),
    .I2(w_h_count[7]),
    .I3(n56_8) 
);
defparam n53_s4.INIT=16'h8000;
  LUT4 n54_s4 (
    .F(n54_10),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(n56_8),
    .I3(w_h_count[8]) 
);
defparam n54_s4.INIT=16'h7F80;
  LUT4 n159_s4 (
    .F(n159_10),
    .I0(n379_4),
    .I1(w_v_count[5]),
    .I2(w_v_count[4]),
    .I3(n160_10) 
);
defparam n159_s4.INIT=16'h1444;
  LUT4 w_screen_pos_x_10_s5 (
    .F(w_screen_pos_x[10]),
    .I0(ff_half_count_10[10]),
    .I1(ff_half_count_8),
    .I2(ff_half_count_7),
    .I3(ff_half_count_9) 
);
defparam w_screen_pos_x_10_s5.INIT=16'hA955;
  LUT4 ff_blink_counter_3_s8 (
    .F(ff_blink_counter_3_14),
    .I0(w_h_count_end),
    .I1(n379_4),
    .I2(ff_blink_counter_3_9),
    .I3(ff_blink_counter_3_10) 
);
defparam ff_blink_counter_3_s8.INIT=16'hFF80;
  LUT4 n58_s4 (
    .F(n58_10),
    .I0(w_h_count[3]),
    .I1(w_h_count[0]),
    .I2(w_h_count[1]),
    .I3(w_h_count[2]) 
);
defparam n58_s4.INIT=16'h8000;
  LUT4 n59_s3 (
    .F(n59_9),
    .I0(w_h_count[3]),
    .I1(w_h_count[0]),
    .I2(w_h_count[1]),
    .I3(w_h_count[2]) 
);
defparam n59_s3.INIT=16'h6AAA;
  LUT4 n94_s4 (
    .F(n94_10),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(ff_half_count_10[11]),
    .I3(n94_8) 
);
defparam n94_s4.INIT=16'h0770;
  LUT4 n96_s4 (
    .F(n96_10),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(ff_half_count_9),
    .I3(n96_8) 
);
defparam n96_s4.INIT=16'h0770;
  LUT4 n98_s5 (
    .F(n98_12),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(ff_half_count_7),
    .I3(n98_10) 
);
defparam n98_s5.INIT=16'h0770;
  LUT4 n101_s5 (
    .F(n101_12),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(ff_half_count_4),
    .I3(n101_10) 
);
defparam n101_s5.INIT=16'h0770;
  LUT4 n104_s3 (
    .F(n104_9),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(ff_half_count_0),
    .I3(ff_half_count_1) 
);
defparam n104_s3.INIT=16'h0770;
  LUT3 n105_s3 (
    .F(n105_9),
    .I0(ff_half_count_0),
    .I1(w_v_count[0]),
    .I2(w_h_count_end) 
);
defparam n105_s3.INIT=8'h15;
  LUT3 n222_s3 (
    .F(n222_7),
    .I0(w_h_count_end),
    .I1(n379_4),
    .I2(ff_blink_base[0]) 
);
defparam n222_s3.INIT=8'h78;
  LUT2 n379_s8 (
    .F(n379_12),
    .I0(w_h_count_end),
    .I1(n379_4) 
);
defparam n379_s8.INIT=4'h8;
  LUT4 n443_s4 (
    .F(n443_10),
    .I0(ff_blink_counter_3_10),
    .I1(ff_blink_counter_3_14),
    .I2(ff_interleaving_page_9),
    .I3(ff_interleaving_page) 
);
defparam n443_s4.INIT=16'hBFC8;
  LUT4 n423_s5 (
    .F(n423_11),
    .I0(ff_blink_counter[3]),
    .I1(ff_blink_counter[2]),
    .I2(ff_blink_counter[0]),
    .I3(ff_blink_counter[1]) 
);
defparam n423_s5.INIT=16'h0001;
  DFFCE ff_horizontal_offset_l_1_s0 (
    .Q(w_horizontal_offset_l[1]),
    .D(reg_horizontal_offset_l[1]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_0_s0 (
    .Q(w_horizontal_offset_l[0]),
    .D(reg_horizontal_offset_l[0]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_8_s0 (
    .Q(ff_horizontal_offset_h[8]),
    .D(reg_horizontal_offset_h[8]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_7_s0 (
    .Q(ff_horizontal_offset_h[7]),
    .D(reg_horizontal_offset_h[7]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_6_s0 (
    .Q(ff_horizontal_offset_h[6]),
    .D(reg_horizontal_offset_h[6]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_5_s0 (
    .Q(ff_horizontal_offset_h[5]),
    .D(reg_horizontal_offset_h[5]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_4_s0 (
    .Q(ff_horizontal_offset_h[4]),
    .D(reg_horizontal_offset_h[4]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_3_s0 (
    .Q(ff_horizontal_offset_h[3]),
    .D(reg_horizontal_offset_h[3]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_11_s0 (
    .Q(w_h_count[11]),
    .D(n51_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_10_s0 (
    .Q(w_h_count[10]),
    .D(n52_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_9_s0 (
    .Q(w_h_count[9]),
    .D(n53_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_8_s0 (
    .Q(w_h_count[8]),
    .D(n54_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_7_s0 (
    .Q(w_h_count[7]),
    .D(n55_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_6_s0 (
    .Q(w_h_count[6]),
    .D(n56_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_5_s0 (
    .Q(w_h_count[5]),
    .D(n57_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_4_s0 (
    .Q(w_h_count[4]),
    .D(n58_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_3_s0 (
    .Q(w_h_count[3]),
    .D(n59_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_2_s0 (
    .Q(w_h_count[2]),
    .D(n60_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_1_s0 (
    .Q(w_h_count[1]),
    .D(n61_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_0_s0 (
    .Q(w_h_count[0]),
    .D(n62_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_12_s0 (
    .Q(ff_half_count_12),
    .D(n93_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_11_s0 (
    .Q(ff_half_count_10[11]),
    .D(n94_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_10_s0 (
    .Q(ff_half_count_10[10]),
    .D(n95_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_9_s0 (
    .Q(ff_half_count_9),
    .D(n96_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_8_s0 (
    .Q(ff_half_count_8),
    .D(n97_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_7_s0 (
    .Q(ff_half_count_7),
    .D(n98_12),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_6_s0 (
    .Q(ff_half_count_6),
    .D(n99_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_5_s0 (
    .Q(ff_half_count_5),
    .D(n100_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_4_s0 (
    .Q(ff_half_count_4),
    .D(n101_12),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_3_s0 (
    .Q(ff_half_count_3),
    .D(n102_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_2_s0 (
    .Q(ff_half_count_2),
    .D(n103_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_1_s0 (
    .Q(ff_half_count_1),
    .D(n104_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_0_s0 (
    .Q(ff_half_count_0),
    .D(n105_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_refresh_s0 (
    .Q(w_pre_vram_refresh),
    .D(n138_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_9_s0 (
    .Q(w_v_count[9]),
    .D(n155_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_8_s0 (
    .Q(w_v_count[8]),
    .D(n156_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_7_s0 (
    .Q(w_v_count[7]),
    .D(n157_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_6_s0 (
    .Q(w_v_count[6]),
    .D(n158_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_5_s0 (
    .Q(w_v_count[5]),
    .D(n159_10),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_4_s0 (
    .Q(w_v_count[4]),
    .D(n160_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_3_s0 (
    .Q(w_v_count[3]),
    .D(n161_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_2_s0 (
    .Q(w_v_count[2]),
    .D(n162_10),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_1_s0 (
    .Q(w_v_count[1]),
    .D(n163_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_0_s0 (
    .Q(w_v_count[0]),
    .D(n164_8),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_active_s0 (
    .Q(w_screen_v_active),
    .D(n264_3),
    .CLK(clk85m),
    .CE(ff_v_active_5),
    .CLEAR(n36_6) 
);
  DFFP ff_top_line_4_s0 (
    .Q(ff_top_line[4]),
    .D(n296_6),
    .CLK(clk85m),
    .PRESET(n36_6) 
);
  DFFC ff_top_line_2_s0 (
    .Q(ff_top_line[2]),
    .D(reg_212lines_mode),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_base_3_s0 (
    .Q(ff_blink_base_0[3]),
    .D(n385_7),
    .CLK(clk85m),
    .CE(n379_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_base_2_s0 (
    .Q(ff_blink_base_0[2]),
    .D(n386_7),
    .CLK(clk85m),
    .CE(n379_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_base_1_s0 (
    .Q(ff_blink_base_0[1]),
    .D(n387_7),
    .CLK(clk85m),
    .CE(n379_12),
    .CLEAR(n36_6) 
);
  DFF ff_screen_pos_x_13_s0 (
    .Q(w_screen_pos_x_Z[13]),
    .D(n309_15),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_12_s0 (
    .Q(w_screen_pos_x_Z[12]),
    .D(w_screen_pos_x[12]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_11_s0 (
    .Q(w_screen_pos_x_Z[11]),
    .D(w_screen_pos_x[11]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_10_s0 (
    .Q(w_screen_pos_x_Z[10]),
    .D(w_screen_pos_x[10]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_9_s0 (
    .Q(w_screen_pos_x_Z[9]),
    .D(w_screen_pos_x[9]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_8_s0 (
    .Q(w_screen_pos_x_Z[8]),
    .D(w_screen_pos_x[8]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_7_s0 (
    .Q(w_screen_pos_x_Z[7]),
    .D(w_screen_pos_x_7_12),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_6_s0 (
    .Q(w_screen_pos_x_Z[6]),
    .D(ff_half_count_6),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_5_s0 (
    .Q(w_screen_pos_x_Z[5]),
    .D(ff_half_count_5),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_4_s0 (
    .Q(w_screen_pos_x_Z[4]),
    .D(ff_half_count_4),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_3_s0 (
    .Q(w_screen_pos_x_Z[3]),
    .D(ff_half_count_3),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_2_s0 (
    .Q(w_screen_pos_x_Z[2]),
    .D(ff_half_count_2),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_1_s0 (
    .Q(w_screen_pos_x_Z[1]),
    .D(ff_half_count_1),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_0_s0 (
    .Q(w_screen_pos_x_Z[0]),
    .D(ff_half_count_0),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_7_s0 (
    .Q(w_screen_pos_y_Z[7]),
    .D(w_screen_pos_y[7]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_6_s0 (
    .Q(w_screen_pos_y_Z[6]),
    .D(w_screen_pos_y[6]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_5_s0 (
    .Q(w_screen_pos_y_Z[5]),
    .D(w_screen_pos_y[5]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_4_s0 (
    .Q(w_screen_pos_y_Z[4]),
    .D(w_screen_pos_y[4]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_3_s0 (
    .Q(w_screen_pos_y_Z[3]),
    .D(w_screen_pos_y[3]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_8_s0 (
    .Q(w_pixel_pos_x_Z[8]),
    .D(w_pixel_pos_x[8]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_7_s0 (
    .Q(w_pixel_pos_x_Z[7]),
    .D(w_pixel_pos_x[7]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_6_s0 (
    .Q(w_pixel_pos_x_Z[6]),
    .D(w_pixel_pos_x[6]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_5_s0 (
    .Q(w_pixel_pos_x_Z[5]),
    .D(w_pixel_pos_x[5]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_4_s0 (
    .Q(w_pixel_pos_x_Z[4]),
    .D(w_pixel_pos_x[4]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_3_s0 (
    .Q(w_pixel_pos_x_Z[3]),
    .D(w_pixel_pos_x[3]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_7_s0 (
    .Q(w_pixel_pos_y_Z[7]),
    .D(w_pixel_pos_y[7]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_6_s0 (
    .Q(w_pixel_pos_y_Z[6]),
    .D(w_pixel_pos_y[6]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_5_s0 (
    .Q(w_pixel_pos_y_Z[5]),
    .D(w_pixel_pos_y[5]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_4_s0 (
    .Q(w_pixel_pos_y_Z[4]),
    .D(w_pixel_pos_y[4]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_3_s0 (
    .Q(w_pixel_pos_y_Z[3]),
    .D(w_pixel_pos_y[3]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_2_s0 (
    .Q(w_pixel_pos_y_Z[2]),
    .D(w_pixel_pos_y[2]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_1_s0 (
    .Q(w_pixel_pos_y_Z[1]),
    .D(w_pixel_pos_y[1]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_0_s0 (
    .Q(w_pixel_pos_y_Z[0]),
    .D(w_pixel_pos_y[0]),
    .CLK(clk85m) 
);
  DFFCE ff_horizontal_offset_l_2_s0 (
    .Q(w_horizontal_offset_l[2]),
    .D(reg_horizontal_offset_l[2]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_counter_3_s1 (
    .Q(ff_blink_counter[3]),
    .D(n420_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_14),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_3_s1.INIT=1'b0;
  DFFCE ff_blink_counter_2_s1 (
    .Q(ff_blink_counter[2]),
    .D(n421_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_14),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_2_s1.INIT=1'b0;
  DFFCE ff_blink_counter_1_s1 (
    .Q(ff_blink_counter[1]),
    .D(n422_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_14),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_1_s1.INIT=1'b0;
  DFFCE ff_blink_counter_0_s1 (
    .Q(ff_blink_counter[0]),
    .D(n423_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_14),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_0_s1.INIT=1'b0;
  DFFC ff_blink_base_0_s1 (
    .Q(ff_blink_base[0]),
    .D(n222_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_blink_base_0_s1.INIT=1'b0;
  DFFP ff_interleaving_page_s6 (
    .Q(ff_interleaving_page),
    .D(n443_10),
    .CLK(clk85m),
    .PRESET(n36_6) 
);
defparam ff_interleaving_page_s6.INIT=1'b1;
  ALU w_pixel_pos_x_3_s (
    .SUM(w_pixel_pos_x[3]),
    .COUT(w_pixel_pos_x_3_2),
    .I0(w_screen_pos_x_7_12),
    .I1(ff_horizontal_offset_h[3]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pixel_pos_x_3_s.ALU_MODE=0;
  ALU w_pixel_pos_x_4_s (
    .SUM(w_pixel_pos_x[4]),
    .COUT(w_pixel_pos_x_4_2),
    .I0(w_screen_pos_x[8]),
    .I1(ff_horizontal_offset_h[4]),
    .I3(GND),
    .CIN(w_pixel_pos_x_3_2) 
);
defparam w_pixel_pos_x_4_s.ALU_MODE=0;
  ALU w_pixel_pos_x_5_s (
    .SUM(w_pixel_pos_x[5]),
    .COUT(w_pixel_pos_x_5_2),
    .I0(w_screen_pos_x[9]),
    .I1(ff_horizontal_offset_h[5]),
    .I3(GND),
    .CIN(w_pixel_pos_x_4_2) 
);
defparam w_pixel_pos_x_5_s.ALU_MODE=0;
  ALU w_pixel_pos_x_6_s (
    .SUM(w_pixel_pos_x[6]),
    .COUT(w_pixel_pos_x_6_2),
    .I0(w_screen_pos_x[10]),
    .I1(ff_horizontal_offset_h[6]),
    .I3(GND),
    .CIN(w_pixel_pos_x_5_2) 
);
defparam w_pixel_pos_x_6_s.ALU_MODE=0;
  ALU w_pixel_pos_x_7_s (
    .SUM(w_pixel_pos_x[7]),
    .COUT(w_pixel_pos_x_7_2),
    .I0(w_screen_pos_x[11]),
    .I1(ff_horizontal_offset_h[7]),
    .I3(GND),
    .CIN(w_pixel_pos_x_6_2) 
);
defparam w_pixel_pos_x_7_s.ALU_MODE=0;
  ALU w_pixel_pos_x_8_s (
    .SUM(w_pixel_pos_x[8]),
    .COUT(w_pixel_pos_x_8_0_COUT),
    .I0(w_screen_pos_x[12]),
    .I1(ff_horizontal_offset_h[8]),
    .I3(GND),
    .CIN(w_pixel_pos_x_7_2) 
);
defparam w_pixel_pos_x_8_s.ALU_MODE=0;
  ALU w_screen_pos_y_3_s (
    .SUM(w_screen_pos_y_3_1),
    .COUT(w_screen_pos_y_3_2),
    .I0(w_v_count[4]),
    .I1(VCC),
    .I3(GND),
    .CIN(w_screen_pos_y_2_7) 
);
defparam w_screen_pos_y_3_s.ALU_MODE=0;
  ALU w_screen_pos_y_5_s (
    .SUM(w_screen_pos_y_5_1),
    .COUT(w_screen_pos_y_5_2),
    .I0(w_v_count[6]),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_4_7) 
);
defparam w_screen_pos_y_5_s.ALU_MODE=0;
  ALU w_screen_pos_y_6_s (
    .SUM(w_screen_pos_y_6_1),
    .COUT(w_screen_pos_y_6_2),
    .I0(w_v_count[7]),
    .I1(VCC),
    .I3(GND),
    .CIN(w_screen_pos_y_5_2) 
);
defparam w_screen_pos_y_6_s.ALU_MODE=0;
  ALU w_screen_pos_y_7_s (
    .SUM(w_screen_pos_y_7_1),
    .COUT(w_screen_pos_y_7_2),
    .I0(w_v_count[8]),
    .I1(VCC),
    .I3(GND),
    .CIN(w_screen_pos_y_6_2) 
);
defparam w_screen_pos_y_7_s.ALU_MODE=0;
  ALU w_screen_pos_y_8_s (
    .SUM(w_screen_pos_y_8_1),
    .COUT(w_screen_pos_y_9_6),
    .I0(w_v_count[9]),
    .I1(VCC),
    .I3(GND),
    .CIN(w_screen_pos_y_7_2) 
);
defparam w_screen_pos_y_8_s.ALU_MODE=0;
  ALU w_screen_pos_y_0_s0 (
    .SUM(w_screen_pos_y[0]),
    .COUT(w_screen_pos_y_0_4),
    .I0(w_v_count[1]),
    .I1(reg_display_adjust[4]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_screen_pos_y_0_s0.ALU_MODE=0;
  ALU w_screen_pos_y_1_s1 (
    .SUM(w_screen_pos_y[1]),
    .COUT(w_screen_pos_y_1_5),
    .I0(w_screen_pos_y_1_8),
    .I1(reg_display_adjust[5]),
    .I3(GND),
    .CIN(w_screen_pos_y_0_4) 
);
defparam w_screen_pos_y_1_s1.ALU_MODE=0;
  ALU w_screen_pos_y_2_s1 (
    .SUM(w_screen_pos_y[2]),
    .COUT(w_screen_pos_y_2_5),
    .I0(w_screen_pos_y_2_8),
    .I1(reg_display_adjust[6]),
    .I3(GND),
    .CIN(w_screen_pos_y_1_5) 
);
defparam w_screen_pos_y_2_s1.ALU_MODE=0;
  ALU w_screen_pos_y_4_s1 (
    .SUM(w_screen_pos_y[4]),
    .COUT(w_screen_pos_y_4_5),
    .I0(w_screen_pos_y_4_8),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_3_7) 
);
defparam w_screen_pos_y_4_s1.ALU_MODE=0;
  ALU w_screen_pos_y_5_s0 (
    .SUM(w_screen_pos_y[5]),
    .COUT(w_screen_pos_y_5_4),
    .I0(w_screen_pos_y_5_1),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_4_5) 
);
defparam w_screen_pos_y_5_s0.ALU_MODE=0;
  ALU w_screen_pos_y_6_s0 (
    .SUM(w_screen_pos_y[6]),
    .COUT(w_screen_pos_y_6_4),
    .I0(w_screen_pos_y_6_1),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_5_4) 
);
defparam w_screen_pos_y_6_s0.ALU_MODE=0;
  ALU w_screen_pos_y_7_s0 (
    .SUM(w_screen_pos_y[7]),
    .COUT(w_screen_pos_y_7_4),
    .I0(w_screen_pos_y_7_1),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_6_4) 
);
defparam w_screen_pos_y_7_s0.ALU_MODE=0;
  ALU w_screen_pos_y_8_s0 (
    .SUM(w_screen_pos_y[8]),
    .COUT(w_screen_pos_y_8_4),
    .I0(w_screen_pos_y_8_1),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_7_4) 
);
defparam w_screen_pos_y_8_s0.ALU_MODE=0;
  ALU w_screen_pos_y_9_s0 (
    .SUM(w_screen_pos_y[9]),
    .COUT(w_screen_pos_y_9_1_COUT),
    .I0(w_screen_pos_y_9_9),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_8_4) 
);
defparam w_screen_pos_y_9_s0.ALU_MODE=0;
  ALU w_pixel_pos_y_0_s (
    .SUM(w_pixel_pos_y[0]),
    .COUT(w_pixel_pos_y_0_2),
    .I0(w_screen_pos_y[0]),
    .I1(reg_vertical_offset[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pixel_pos_y_0_s.ALU_MODE=0;
  ALU w_pixel_pos_y_1_s (
    .SUM(w_pixel_pos_y[1]),
    .COUT(w_pixel_pos_y_1_2),
    .I0(w_screen_pos_y[1]),
    .I1(reg_vertical_offset[1]),
    .I3(GND),
    .CIN(w_pixel_pos_y_0_2) 
);
defparam w_pixel_pos_y_1_s.ALU_MODE=0;
  ALU w_pixel_pos_y_2_s (
    .SUM(w_pixel_pos_y[2]),
    .COUT(w_pixel_pos_y_2_2),
    .I0(w_screen_pos_y[2]),
    .I1(reg_vertical_offset[2]),
    .I3(GND),
    .CIN(w_pixel_pos_y_1_2) 
);
defparam w_pixel_pos_y_2_s.ALU_MODE=0;
  ALU w_pixel_pos_y_3_s (
    .SUM(w_pixel_pos_y[3]),
    .COUT(w_pixel_pos_y_3_2),
    .I0(w_screen_pos_y[3]),
    .I1(reg_vertical_offset[3]),
    .I3(GND),
    .CIN(w_pixel_pos_y_2_2) 
);
defparam w_pixel_pos_y_3_s.ALU_MODE=0;
  ALU w_pixel_pos_y_4_s (
    .SUM(w_pixel_pos_y[4]),
    .COUT(w_pixel_pos_y_4_2),
    .I0(w_screen_pos_y[4]),
    .I1(reg_vertical_offset[4]),
    .I3(GND),
    .CIN(w_pixel_pos_y_3_2) 
);
defparam w_pixel_pos_y_4_s.ALU_MODE=0;
  ALU w_pixel_pos_y_5_s (
    .SUM(w_pixel_pos_y[5]),
    .COUT(w_pixel_pos_y_5_2),
    .I0(w_screen_pos_y[5]),
    .I1(reg_vertical_offset[5]),
    .I3(GND),
    .CIN(w_pixel_pos_y_4_2) 
);
defparam w_pixel_pos_y_5_s.ALU_MODE=0;
  ALU w_pixel_pos_y_6_s (
    .SUM(w_pixel_pos_y[6]),
    .COUT(w_pixel_pos_y_6_2),
    .I0(w_screen_pos_y[6]),
    .I1(reg_vertical_offset[6]),
    .I3(GND),
    .CIN(w_pixel_pos_y_5_2) 
);
defparam w_pixel_pos_y_6_s.ALU_MODE=0;
  ALU w_pixel_pos_y_7_s (
    .SUM(w_pixel_pos_y[7]),
    .COUT(w_pixel_pos_y_7_0_COUT),
    .I0(w_screen_pos_y[7]),
    .I1(reg_vertical_offset[7]),
    .I3(GND),
    .CIN(w_pixel_pos_y_6_2) 
);
defparam w_pixel_pos_y_7_s.ALU_MODE=0;
  ALU w_screen_pos_y_1_s2 (
    .SUM(w_screen_pos_y_1_8),
    .COUT(w_screen_pos_y_1_7),
    .I0(w_v_count[2]),
    .I1(ff_top_line[2]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_screen_pos_y_1_s2.ALU_MODE=1;
  ALU w_screen_pos_y_2_s2 (
    .SUM(w_screen_pos_y_2_8),
    .COUT(w_screen_pos_y_2_7),
    .I0(w_v_count[3]),
    .I1(ff_top_line[2]),
    .I3(GND),
    .CIN(w_screen_pos_y_1_7) 
);
defparam w_screen_pos_y_2_s2.ALU_MODE=1;
  ALU w_screen_pos_y_4_s2 (
    .SUM(w_screen_pos_y_4_8),
    .COUT(w_screen_pos_y_4_7),
    .I0(w_v_count[5]),
    .I1(ff_top_line[4]),
    .I3(GND),
    .CIN(w_screen_pos_y_3_2) 
);
defparam w_screen_pos_y_4_s2.ALU_MODE=1;
  ALU w_screen_pos_y_3_s2 (
    .SUM(w_screen_pos_y[3]),
    .COUT(w_screen_pos_y_3_7),
    .I0(w_screen_pos_y_3_1),
    .I1(reg_display_adjust[7]),
    .I3(GND),
    .CIN(w_screen_pos_y_2_5) 
);
defparam w_screen_pos_y_3_s2.ALU_MODE=1;
  INV n296_s2 (
    .O(n296_6),
    .I(reg_212lines_mode) 
);
  INV w_screen_pos_y_9_s3 (
    .O(w_screen_pos_y_9_9),
    .I(w_screen_pos_y_9_6) 
);
  INV n62_s4 (
    .O(n62_9),
    .I(w_h_count[0]) 
);
  INV w_screen_pos_x_7_s6 (
    .O(w_screen_pos_x_7_12),
    .I(ff_half_count_7) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control_ssg */
module vdp_timing_control_screen_mode (
  clk85m,
  n36_6,
  n156_4,
  reg_display_on,
  n358_8,
  n1267_5,
  w_screen_v_active,
  reg_left_mask,
  w_sprite_mode2_4,
  n481_5,
  ff_vram_address_17_7,
  n1333_21,
  ff_interleaving_page,
  reg_scroll_planes,
  reg_interleaving_mode,
  w_screen_mode_vram_rdata,
  w_screen_pos_y_Z,
  w_screen_pos_x_Z,
  w_horizontal_offset_l,
  w_pixel_pos_x_Z,
  reg_screen_mode,
  reg_backdrop_color,
  reg_pattern_generator_table_base,
  w_pixel_pos_y_Z,
  reg_text_back_color,
  reg_color_table_base,
  reg_pattern_name_table_base,
  ff_blink_base,
  w_screen_mode_vram_valid,
  w_screen_mode_display_color_en,
  ff_state_1_7,
  n566_31,
  n2043_5,
  n1778_4,
  n854_31,
  ff_next_vram1_3_9,
  n1778_6,
  n854_34,
  n2043_8,
  n2043_10,
  w_screen_mode_vram_address,
  w_screen_mode_display_color,
  w_pixel_phase_x
)
;
input clk85m;
input n36_6;
input n156_4;
input reg_display_on;
input n358_8;
input n1267_5;
input w_screen_v_active;
input reg_left_mask;
input w_sprite_mode2_4;
input n481_5;
input ff_vram_address_17_7;
input n1333_21;
input ff_interleaving_page;
input reg_scroll_planes;
input reg_interleaving_mode;
input [31:0] w_screen_mode_vram_rdata;
input [7:3] w_screen_pos_y_Z;
input [13:0] w_screen_pos_x_Z;
input [2:0] w_horizontal_offset_l;
input [8:3] w_pixel_pos_x_Z;
input [4:0] reg_screen_mode;
input [7:0] reg_backdrop_color;
input [17:11] reg_pattern_generator_table_base;
input [7:0] w_pixel_pos_y_Z;
input [7:0] reg_text_back_color;
input [17:6] reg_color_table_base;
input [17:10] reg_pattern_name_table_base;
input [0:0] ff_blink_base;
output w_screen_mode_vram_valid;
output w_screen_mode_display_color_en;
output ff_state_1_7;
output n566_31;
output n2043_5;
output n1778_4;
output n854_31;
output ff_next_vram1_3_9;
output n1778_6;
output n854_34;
output n2043_8;
output n2043_10;
output [17:0] w_screen_mode_vram_address;
output [7:0] w_screen_mode_display_color;
output [1:0] w_pixel_phase_x;
wire n850_2;
wire n851_2;
wire n852_2;
wire n853_2;
wire n830_6;
wire n830_7;
wire n831_6;
wire n831_7;
wire n832_6;
wire n832_7;
wire n833_6;
wire n833_7;
wire n834_6;
wire n834_7;
wire n835_6;
wire n835_7;
wire n836_6;
wire n836_7;
wire n837_6;
wire n837_7;
wire n866_28;
wire n867_28;
wire n868_28;
wire n869_28;
wire n1779_2;
wire n1505_4;
wire n1506_4;
wire n1507_4;
wire n1508_4;
wire n1513_4;
wire n1514_4;
wire n1515_4;
wire n1516_4;
wire n1521_4;
wire n1522_4;
wire n1523_4;
wire n1524_4;
wire n1525_4;
wire n1526_4;
wire n1527_4;
wire n1528_4;
wire n1534_4;
wire n1537_4;
wire n1538_4;
wire n1539_4;
wire n1540_4;
wire n1541_4;
wire n1542_4;
wire n1543_4;
wire n1544_4;
wire n1545_4;
wire n1546_4;
wire n1547_4;
wire n1548_4;
wire n1555_4;
wire n1556_4;
wire n1778_3;
wire n1827_5;
wire n1828_4;
wire n1829_4;
wire n1830_4;
wire n854_29;
wire n855_29;
wire n856_29;
wire n857_29;
wire n858_22;
wire n859_22;
wire n860_22;
wire n861_22;
wire n862_30;
wire n863_29;
wire n864_29;
wire n865_29;
wire n878_25;
wire n879_25;
wire n880_25;
wire n881_25;
wire n882_26;
wire n883_24;
wire n884_24;
wire n885_24;
wire n1124_17;
wire n1125_16;
wire n1126_16;
wire n1127_16;
wire n1128_18;
wire n1129_18;
wire n1130_18;
wire n1131_18;
wire n1132_17;
wire n1133_17;
wire n1134_17;
wire n1135_17;
wire n1136_18;
wire n1137_17;
wire n1138_17;
wire n1139_17;
wire n1140_13;
wire n1141_13;
wire n1142_13;
wire n1143_13;
wire n1148_14;
wire n1149_14;
wire n1150_14;
wire n1151_14;
wire n1156_14;
wire n1157_14;
wire n1158_14;
wire n1159_14;
wire n1497_29;
wire n1498_29;
wire n1499_29;
wire n1500_29;
wire n1501_23;
wire n1502_23;
wire n1503_23;
wire n1504_23;
wire ff_screen_h_in_active_9;
wire n751_10;
wire n752_10;
wire n753_10;
wire n754_10;
wire n755_10;
wire n756_10;
wire n757_10;
wire n758_10;
wire n759_10;
wire n760_10;
wire n761_10;
wire n762_10;
wire n763_10;
wire n764_10;
wire n765_10;
wire n766_10;
wire n767_10;
wire n768_10;
wire ff_next_vram4_7_7;
wire ff_next_vram5_7_8;
wire ff_next_vram5_3_8;
wire ff_next_vram4_3_8;
wire n182_7;
wire n181_7;
wire n179_7;
wire n1826_7;
wire n1825_7;
wire n1824_7;
wire n1823_7;
wire n560_6;
wire n140_8;
wire n139_7;
wire n138_7;
wire n258_9;
wire w_screen_mode_3_3;
wire n2043_6;
wire n1505_6;
wire n1506_6;
wire n1507_5;
wire n1507_6;
wire n1508_5;
wire n1508_6;
wire n1509_5;
wire n1509_6;
wire n1510_5;
wire n1511_5;
wire n1512_5;
wire n1513_5;
wire n1514_5;
wire n1515_5;
wire n1516_5;
wire n1517_5;
wire n1518_5;
wire n1519_5;
wire n1520_5;
wire n1521_5;
wire n1522_5;
wire n1523_5;
wire n1524_5;
wire n1525_6;
wire n1526_6;
wire n1527_6;
wire n1528_6;
wire n1529_5;
wire n1530_5;
wire n1531_5;
wire n1532_5;
wire n1533_5;
wire n1534_5;
wire n1534_6;
wire n1535_5;
wire n1536_5;
wire n1537_5;
wire n1538_5;
wire n1539_5;
wire n1540_5;
wire n1541_5;
wire n1541_6;
wire n1541_8;
wire n1542_5;
wire n1542_6;
wire n1542_7;
wire n1543_5;
wire n1543_6;
wire n1543_7;
wire n1544_5;
wire n1544_6;
wire n1544_7;
wire n1545_5;
wire n1546_5;
wire n1547_5;
wire n1548_5;
wire n1549_5;
wire n1550_5;
wire n1551_5;
wire n1552_5;
wire n1553_5;
wire n1554_5;
wire n1555_5;
wire n1556_5;
wire n1557_5;
wire n1558_5;
wire n1559_5;
wire n1560_5;
wire n1778_5;
wire n1827_6;
wire n854_32;
wire n854_33;
wire n855_31;
wire n855_32;
wire n856_31;
wire n856_32;
wire n857_31;
wire n857_32;
wire n858_23;
wire n858_24;
wire n858_25;
wire n859_23;
wire n859_24;
wire n860_23;
wire n860_24;
wire n861_23;
wire n861_24;
wire n862_31;
wire n863_30;
wire n864_30;
wire n865_30;
wire n878_26;
wire n1124_18;
wire n1124_19;
wire n1124_20;
wire n1125_18;
wire n1125_19;
wire n1126_17;
wire n1126_18;
wire n1126_19;
wire n1127_18;
wire n1127_19;
wire n1128_19;
wire n1128_20;
wire n1128_21;
wire n1129_19;
wire n1129_20;
wire n1129_21;
wire n1130_19;
wire n1130_20;
wire n1130_21;
wire n1131_19;
wire n1131_20;
wire n1131_21;
wire n1132_18;
wire n1132_19;
wire n1133_18;
wire n1133_19;
wire n1134_18;
wire n1134_19;
wire n1135_18;
wire n1135_19;
wire n1136_19;
wire n1137_18;
wire n1138_18;
wire n1139_18;
wire n1140_14;
wire n1140_15;
wire n1141_14;
wire n1142_14;
wire n1143_14;
wire n1144_14;
wire n1144_15;
wire n1145_14;
wire n1146_14;
wire n1147_14;
wire n1148_15;
wire n1149_15;
wire n1150_15;
wire n1151_15;
wire n1152_18;
wire n1497_31;
wire n1498_31;
wire n1499_30;
wire n1500_30;
wire n1501_24;
wire n1501_25;
wire n1502_24;
wire n1502_25;
wire n1503_24;
wire n1503_25;
wire n1504_24;
wire n1504_25;
wire ff_screen_h_in_active_10;
wire n751_12;
wire n752_11;
wire n753_11;
wire n753_12;
wire n754_11;
wire n755_11;
wire n756_11;
wire n756_12;
wire n756_13;
wire n757_12;
wire n757_13;
wire n757_14;
wire n758_11;
wire n758_12;
wire n758_14;
wire n759_11;
wire n759_12;
wire n759_13;
wire n760_11;
wire n760_12;
wire n760_13;
wire n761_11;
wire n761_12;
wire n761_14;
wire n762_11;
wire n762_12;
wire n762_13;
wire n763_11;
wire n763_12;
wire n763_13;
wire n764_11;
wire n764_12;
wire n764_13;
wire n765_11;
wire n765_12;
wire n765_13;
wire n766_12;
wire n766_13;
wire n767_11;
wire n767_12;
wire n768_12;
wire ff_next_vram1_7_9;
wire ff_next_vram1_7_11;
wire ff_next_vram2_7_9;
wire ff_next_vram2_7_11;
wire ff_next_vram3_7_9;
wire ff_next_vram4_7_8;
wire n184_8;
wire n181_8;
wire n1826_8;
wire n560_7;
wire n560_8;
wire n140_9;
wire n258_10;
wire n258_11;
wire n2043_7;
wire n1505_8;
wire n1506_8;
wire n1507_8;
wire n1508_8;
wire n1509_8;
wire n1509_9;
wire n1510_7;
wire n1510_8;
wire n1511_6;
wire n1511_7;
wire n1512_6;
wire n1512_7;
wire n1513_6;
wire n1514_6;
wire n1515_6;
wire n1516_6;
wire n1517_6;
wire n1517_7;
wire n1518_6;
wire n1518_7;
wire n1519_6;
wire n1519_7;
wire n1520_6;
wire n1520_7;
wire n1521_6;
wire n1523_6;
wire n1525_7;
wire n1529_6;
wire n1529_7;
wire n1530_6;
wire n1530_7;
wire n1531_6;
wire n1531_7;
wire n1532_6;
wire n1532_7;
wire n1533_6;
wire n1533_7;
wire n1534_8;
wire n1535_6;
wire n1535_7;
wire n1536_6;
wire n1536_7;
wire n1537_6;
wire n1538_6;
wire n1539_6;
wire n1540_6;
wire n1541_9;
wire n1542_8;
wire n1543_8;
wire n1544_8;
wire n1545_6;
wire n1546_6;
wire n1547_6;
wire n1548_6;
wire n1549_6;
wire n1549_7;
wire n1550_6;
wire n1550_7;
wire n1551_6;
wire n1551_7;
wire n1552_6;
wire n1552_7;
wire n1553_6;
wire n1554_6;
wire n1555_6;
wire n1556_6;
wire n1557_6;
wire n1558_6;
wire n1559_6;
wire n1559_7;
wire n1560_6;
wire n1560_7;
wire n860_25;
wire n861_25;
wire n862_32;
wire n863_31;
wire n864_31;
wire n865_31;
wire n878_27;
wire n1124_21;
wire n1124_22;
wire n1125_21;
wire n1126_20;
wire n1127_21;
wire n1128_22;
wire n1128_23;
wire n1129_22;
wire n1130_22;
wire n1131_22;
wire n1132_20;
wire n1501_27;
wire n1502_27;
wire n1503_26;
wire n1504_26;
wire ff_pos_x_5_10;
wire ff_screen_h_in_active_11;
wire n751_13;
wire n751_14;
wire n751_16;
wire n752_12;
wire n752_13;
wire n753_13;
wire n753_14;
wire n754_12;
wire n754_13;
wire n755_12;
wire n755_13;
wire n756_14;
wire n756_16;
wire n756_17;
wire n756_18;
wire n756_19;
wire n757_15;
wire n757_17;
wire n757_18;
wire n758_15;
wire n758_17;
wire n758_18;
wire n759_14;
wire n759_15;
wire n759_16;
wire n759_17;
wire n759_18;
wire n760_14;
wire n760_15;
wire n760_16;
wire n760_17;
wire n761_15;
wire n761_16;
wire n761_17;
wire n761_18;
wire n762_14;
wire n762_15;
wire n762_16;
wire n762_17;
wire n763_14;
wire n763_15;
wire n763_16;
wire n764_14;
wire n764_15;
wire n765_14;
wire n765_15;
wire n765_16;
wire n765_17;
wire n766_14;
wire n766_15;
wire n766_16;
wire n766_17;
wire n767_13;
wire n767_14;
wire n768_13;
wire n768_14;
wire ff_next_vram1_7_12;
wire n560_9;
wire n560_10;
wire n258_12;
wire n1505_10;
wire n1506_9;
wire n1507_9;
wire n1508_9;
wire n1509_10;
wire n1513_7;
wire n1514_7;
wire n1515_7;
wire n1516_7;
wire n1517_8;
wire n1517_9;
wire n1518_8;
wire n1519_8;
wire n1520_8;
wire n1521_7;
wire n1522_7;
wire n1523_7;
wire n1524_7;
wire n1529_8;
wire n1533_8;
wire n1533_9;
wire n1534_9;
wire n1535_8;
wire n1535_9;
wire n1536_8;
wire n1536_9;
wire n1537_7;
wire n1538_7;
wire n1539_7;
wire n1540_7;
wire n1545_7;
wire n1546_7;
wire n1547_7;
wire n1548_7;
wire n1549_8;
wire n1549_9;
wire n1550_8;
wire n1550_9;
wire n1551_8;
wire n1551_9;
wire n1552_8;
wire n1552_9;
wire n1557_7;
wire n1558_7;
wire n1559_8;
wire n1560_8;
wire n1124_23;
wire ff_pos_x_5_11;
wire ff_pos_x_5_12;
wire ff_screen_h_in_active_12;
wire ff_screen_h_in_active_13;
wire n752_14;
wire n754_14;
wire n754_15;
wire n755_15;
wire n756_21;
wire n756_22;
wire n757_19;
wire n757_20;
wire n757_21;
wire n757_22;
wire n757_24;
wire n758_19;
wire n760_18;
wire n760_19;
wire n761_20;
wire n761_21;
wire n761_23;
wire n761_24;
wire n762_18;
wire n763_18;
wire n764_16;
wire n768_15;
wire ff_next_vram1_7_13;
wire ff_screen_h_in_active_14;
wire ff_pattern7_7_7;
wire n1522_9;
wire n1524_9;
wire n180_10;
wire n758_21;
wire ff_next_vram5_7_11;
wire n761_26;
wire ff_next_vram2_7_15;
wire ff_next_vram0_7_9;
wire ff_next_vram1_3_11;
wire ff_next_vram1_7_15;
wire ff_next_vram2_7_17;
wire ff_next_vram7_3_9;
wire n1505_12;
wire n1155_17;
wire n1154_17;
wire n1153_17;
wire n1152_20;
wire n180_12;
wire n183_9;
wire ff_next_vram7_7_10;
wire n1147_16;
wire n1146_16;
wire n1145_16;
wire n1144_17;
wire n1127_24;
wire n1125_24;
wire n758_23;
wire n757_26;
wire n763_20;
wire n756_24;
wire n755_17;
wire n1502_29;
wire n1501_29;
wire n756_26;
wire n1127_26;
wire n1125_26;
wire ff_next_vram2_3_11;
wire ff_next_vram3_3_10;
wire ff_next_vram3_7_12;
wire ff_next_vram2_7_19;
wire n1508_11;
wire n1507_11;
wire n1506_11;
wire n1505_14;
wire n1127_28;
wire n1125_28;
wire ff_next_vram6_3_10;
wire n560_13;
wire n1541_11;
wire n1534_11;
wire n1510_10;
wire n1509_12;
wire n1506_13;
wire n1505_16;
wire n1560_10;
wire n1559_10;
wire n1558_9;
wire n1557_9;
wire n1554_8;
wire n1553_8;
wire n1552_11;
wire n1551_11;
wire n1550_11;
wire n1549_11;
wire n1536_11;
wire n1535_11;
wire n1533_11;
wire n1532_9;
wire n1531_9;
wire n1530_9;
wire n1529_10;
wire n1520_10;
wire n1519_10;
wire n1518_10;
wire n1517_11;
wire n1512_9;
wire n1511_9;
wire n1510_12;
wire n1509_14;
wire n751_21;
wire n757_28;
wire n1525_10;
wire ff_next_vram3_7_14;
wire ff_next_vram2_7_21;
wire n757_30;
wire n857_34;
wire n856_34;
wire n855_34;
wire n854_36;
wire n184_13;
wire ff_pos_x_5_14;
wire n753_19;
wire n753_21;
wire n768_17;
wire n766_19;
wire n751_23;
wire ff_next_vram0_7_11;
wire n767_17;
wire n751_25;
wire n761_28;
wire n1525_12;
wire n1526_8;
wire n1527_8;
wire n1528_8;
wire ff_pos_x_5_16;
wire ff_next_vram6_7_9;
wire n1497_33;
wire n1498_33;
wire ff_next_vram4_3_11;
wire ff_screen_h_in_active;
wire w_pattern_name_t12_pre_3_2;
wire w_pattern_name_t12_pre_4_2;
wire w_pattern_name_t12_pre_5_2;
wire w_pattern_name_t12_pre_6_2;
wire w_pattern_name_t12_pre_7_2;
wire w_pattern_name_t12_pre_8_2;
wire w_pattern_name_t12_pre_9_2;
wire w_pattern_name_t12_pre_10_0_COUT;
wire w_pixel_phase_x_0_3;
wire w_pixel_phase_x_1_3;
wire w_scroll_pos_x_2_3;
wire w_scroll_pos_x_3_3;
wire w_scroll_pos_x_4_3;
wire w_scroll_pos_x_5_3;
wire w_scroll_pos_x_6_3;
wire w_scroll_pos_x_7_3;
wire w_scroll_pos_x_8_3;
wire w_scroll_pos_x_9_0_COUT;
wire n322_2;
wire n322_3;
wire n321_2;
wire n321_3;
wire n320_2;
wire n320_3;
wire n319_2;
wire n319_3;
wire n318_2;
wire n317_6;
wire w_pos_x_0_4;
wire w_pos_x_1_4;
wire w_pos_x_2_4;
wire w_pos_x_3_4;
wire w_pos_x_4_4;
wire w_pos_x_5_4;
wire w_pos_x_6_4;
wire w_pos_x_7_4;
wire n830_9;
wire n831_9;
wire n832_9;
wire n833_9;
wire n834_9;
wire n835_9;
wire n836_9;
wire n837_9;
wire n866_30;
wire n867_30;
wire n868_30;
wire n869_30;
wire [3:3] w_screen_mode;
wire [2:0] ff_phase;
wire [7:0] ff_next_vram0;
wire [7:0] ff_next_vram1;
wire [7:0] ff_next_vram2;
wire [7:0] ff_next_vram3;
wire [7:0] ff_next_vram4;
wire [7:0] ff_next_vram5;
wire [7:0] ff_next_vram6;
wire [7:0] ff_next_vram7;
wire [7:0] ff_pattern0;
wire [7:0] ff_pattern1;
wire [7:0] ff_pattern2;
wire [7:0] ff_pattern3;
wire [7:0] ff_pattern4;
wire [7:0] ff_pattern5;
wire [7:0] ff_pattern6;
wire [7:0] ff_pattern7;
wire [5:0] ff_pos_x;
wire [10:3] w_pattern_name_t12_pre;
wire [9:2] w_scroll_pos_x;
wire [7:0] w_pos_x;
wire VCC;
wire GND;
  LUT3 n866_s28 (
    .F(n850_2),
    .I0(w_screen_mode_vram_rdata[11]),
    .I1(w_screen_mode_vram_rdata[27]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n866_s28.INIT=8'hCA;
  LUT3 n867_s28 (
    .F(n851_2),
    .I0(w_screen_mode_vram_rdata[10]),
    .I1(w_screen_mode_vram_rdata[26]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n867_s28.INIT=8'hCA;
  LUT3 n868_s28 (
    .F(n852_2),
    .I0(w_screen_mode_vram_rdata[9]),
    .I1(w_screen_mode_vram_rdata[25]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n868_s28.INIT=8'hCA;
  LUT3 n869_s28 (
    .F(n853_2),
    .I0(w_screen_mode_vram_rdata[8]),
    .I1(w_screen_mode_vram_rdata[24]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n869_s28.INIT=8'hCA;
  LUT3 n830_s6 (
    .F(n830_6),
    .I0(w_screen_mode_vram_rdata[7]),
    .I1(w_screen_mode_vram_rdata[15]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n830_s6.INIT=8'hCA;
  LUT3 n830_s7 (
    .F(n830_7),
    .I0(w_screen_mode_vram_rdata[23]),
    .I1(w_screen_mode_vram_rdata[31]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n830_s7.INIT=8'hCA;
  LUT3 n831_s6 (
    .F(n831_6),
    .I0(w_screen_mode_vram_rdata[6]),
    .I1(w_screen_mode_vram_rdata[14]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n831_s6.INIT=8'hCA;
  LUT3 n831_s7 (
    .F(n831_7),
    .I0(w_screen_mode_vram_rdata[22]),
    .I1(w_screen_mode_vram_rdata[30]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n831_s7.INIT=8'hCA;
  LUT3 n832_s6 (
    .F(n832_6),
    .I0(w_screen_mode_vram_rdata[5]),
    .I1(w_screen_mode_vram_rdata[13]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n832_s6.INIT=8'hCA;
  LUT3 n832_s7 (
    .F(n832_7),
    .I0(w_screen_mode_vram_rdata[21]),
    .I1(w_screen_mode_vram_rdata[29]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n832_s7.INIT=8'hCA;
  LUT3 n833_s6 (
    .F(n833_6),
    .I0(w_screen_mode_vram_rdata[4]),
    .I1(w_screen_mode_vram_rdata[12]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n833_s6.INIT=8'hCA;
  LUT3 n833_s7 (
    .F(n833_7),
    .I0(w_screen_mode_vram_rdata[20]),
    .I1(w_screen_mode_vram_rdata[28]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n833_s7.INIT=8'hCA;
  LUT3 n834_s6 (
    .F(n834_6),
    .I0(w_screen_mode_vram_rdata[3]),
    .I1(w_screen_mode_vram_rdata[11]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n834_s6.INIT=8'hCA;
  LUT3 n834_s7 (
    .F(n834_7),
    .I0(w_screen_mode_vram_rdata[19]),
    .I1(w_screen_mode_vram_rdata[27]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n834_s7.INIT=8'hCA;
  LUT3 n835_s6 (
    .F(n835_6),
    .I0(w_screen_mode_vram_rdata[2]),
    .I1(w_screen_mode_vram_rdata[10]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n835_s6.INIT=8'hCA;
  LUT3 n835_s7 (
    .F(n835_7),
    .I0(w_screen_mode_vram_rdata[18]),
    .I1(w_screen_mode_vram_rdata[26]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n835_s7.INIT=8'hCA;
  LUT3 n836_s6 (
    .F(n836_6),
    .I0(w_screen_mode_vram_rdata[1]),
    .I1(w_screen_mode_vram_rdata[9]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n836_s6.INIT=8'hCA;
  LUT3 n836_s7 (
    .F(n836_7),
    .I0(w_screen_mode_vram_rdata[17]),
    .I1(w_screen_mode_vram_rdata[25]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n836_s7.INIT=8'hCA;
  LUT3 n837_s6 (
    .F(n837_6),
    .I0(w_screen_mode_vram_rdata[0]),
    .I1(w_screen_mode_vram_rdata[8]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n837_s6.INIT=8'hCA;
  LUT3 n837_s7 (
    .F(n837_7),
    .I0(w_screen_mode_vram_rdata[16]),
    .I1(w_screen_mode_vram_rdata[24]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n837_s7.INIT=8'hCA;
  LUT3 n866_s27 (
    .F(n866_28),
    .I0(w_screen_mode_vram_rdata[23]),
    .I1(w_screen_mode_vram_rdata[19]),
    .I2(n566_31) 
);
defparam n866_s27.INIT=8'hCA;
  LUT3 n867_s27 (
    .F(n867_28),
    .I0(w_screen_mode_vram_rdata[22]),
    .I1(w_screen_mode_vram_rdata[18]),
    .I2(n566_31) 
);
defparam n867_s27.INIT=8'hCA;
  LUT3 n868_s27 (
    .F(n868_28),
    .I0(w_screen_mode_vram_rdata[21]),
    .I1(w_screen_mode_vram_rdata[17]),
    .I2(n566_31) 
);
defparam n868_s27.INIT=8'hCA;
  LUT3 n869_s27 (
    .F(n869_28),
    .I0(w_screen_mode_vram_rdata[20]),
    .I1(w_screen_mode_vram_rdata[16]),
    .I2(n566_31) 
);
defparam n869_s27.INIT=8'hCA;
  LUT2 w_screen_mode_3_s (
    .F(w_screen_mode[3]),
    .I0(reg_screen_mode[4]),
    .I1(w_screen_mode_3_3) 
);
defparam w_screen_mode_3_s.INIT=4'h1;
  LUT4 n100_s4 (
    .F(ff_state_1_7),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[1]),
    .I2(w_screen_pos_x_Z[2]),
    .I3(w_screen_pos_x_Z[3]) 
);
defparam n100_s4.INIT=16'h8000;
  LUT4 n2043_s0 (
    .F(n1779_2),
    .I0(w_screen_pos_x_Z[3]),
    .I1(n2043_10),
    .I2(n2043_5),
    .I3(n2043_6) 
);
defparam n2043_s0.INIT=16'hFE00;
  LUT2 n1505_s1 (
    .F(n1505_4),
    .I0(n1505_16),
    .I1(n1505_6) 
);
defparam n1505_s1.INIT=4'hE;
  LUT2 n1506_s1 (
    .F(n1506_4),
    .I0(n1506_13),
    .I1(n1506_6) 
);
defparam n1506_s1.INIT=4'hE;
  LUT2 n1507_s1 (
    .F(n1507_4),
    .I0(n1507_5),
    .I1(n1507_6) 
);
defparam n1507_s1.INIT=4'hE;
  LUT2 n1508_s1 (
    .F(n1508_4),
    .I0(n1508_5),
    .I1(n1508_6) 
);
defparam n1508_s1.INIT=4'hE;
  LUT2 n1513_s1 (
    .F(n1513_4),
    .I0(n1505_16),
    .I1(n1513_5) 
);
defparam n1513_s1.INIT=4'hE;
  LUT2 n1514_s1 (
    .F(n1514_4),
    .I0(n1506_13),
    .I1(n1514_5) 
);
defparam n1514_s1.INIT=4'hE;
  LUT2 n1515_s1 (
    .F(n1515_4),
    .I0(n1507_5),
    .I1(n1515_5) 
);
defparam n1515_s1.INIT=4'hE;
  LUT2 n1516_s1 (
    .F(n1516_4),
    .I0(n1508_5),
    .I1(n1516_5) 
);
defparam n1516_s1.INIT=4'hE;
  LUT2 n1521_s1 (
    .F(n1521_4),
    .I0(n1505_16),
    .I1(n1521_5) 
);
defparam n1521_s1.INIT=4'hE;
  LUT2 n1522_s1 (
    .F(n1522_4),
    .I0(n1506_13),
    .I1(n1522_5) 
);
defparam n1522_s1.INIT=4'hE;
  LUT2 n1523_s1 (
    .F(n1523_4),
    .I0(n1507_5),
    .I1(n1523_5) 
);
defparam n1523_s1.INIT=4'hE;
  LUT2 n1524_s1 (
    .F(n1524_4),
    .I0(n1508_5),
    .I1(n1524_5) 
);
defparam n1524_s1.INIT=4'hE;
  LUT4 n1525_s1 (
    .F(n1525_4),
    .I0(n1525_12),
    .I1(n1525_6),
    .I2(n1509_6),
    .I3(n1509_12) 
);
defparam n1525_s1.INIT=16'hFFE0;
  LUT4 n1526_s1 (
    .F(n1526_4),
    .I0(n1526_8),
    .I1(n1526_6),
    .I2(n1509_6),
    .I3(n1510_10) 
);
defparam n1526_s1.INIT=16'hFFE0;
  LUT4 n1527_s1 (
    .F(n1527_4),
    .I0(n1527_8),
    .I1(n1527_6),
    .I2(reg_backdrop_color[1]),
    .I3(n1509_6) 
);
defparam n1527_s1.INIT=16'hEEF0;
  LUT4 n1528_s1 (
    .F(n1528_4),
    .I0(n1528_8),
    .I1(n1528_6),
    .I2(reg_backdrop_color[0]),
    .I3(n1509_6) 
);
defparam n1528_s1.INIT=16'hEEF0;
  LUT4 n1534_s1 (
    .F(n1534_4),
    .I0(n1534_5),
    .I1(n1534_6),
    .I2(n1534_11),
    .I3(n1510_10) 
);
defparam n1534_s1.INIT=16'hFFB0;
  LUT2 n1537_s1 (
    .F(n1537_4),
    .I0(n1505_16),
    .I1(n1537_5) 
);
defparam n1537_s1.INIT=4'hE;
  LUT2 n1538_s1 (
    .F(n1538_4),
    .I0(n1506_13),
    .I1(n1538_5) 
);
defparam n1538_s1.INIT=4'hE;
  LUT2 n1539_s1 (
    .F(n1539_4),
    .I0(n1507_5),
    .I1(n1539_5) 
);
defparam n1539_s1.INIT=4'hE;
  LUT2 n1540_s1 (
    .F(n1540_4),
    .I0(n1508_5),
    .I1(n1540_5) 
);
defparam n1540_s1.INIT=4'hE;
  LUT4 n1541_s1 (
    .F(n1541_4),
    .I0(n1541_5),
    .I1(n1541_6),
    .I2(n1541_11),
    .I3(n1541_8) 
);
defparam n1541_s1.INIT=16'h40FF;
  LUT4 n1542_s1 (
    .F(n1542_4),
    .I0(n1542_5),
    .I1(n1542_6),
    .I2(n1541_11),
    .I3(n1542_7) 
);
defparam n1542_s1.INIT=16'hE0FF;
  LUT4 n1543_s1 (
    .F(n1543_4),
    .I0(n1543_5),
    .I1(n1543_6),
    .I2(n1541_11),
    .I3(n1543_7) 
);
defparam n1543_s1.INIT=16'hE0FF;
  LUT4 n1544_s1 (
    .F(n1544_4),
    .I0(n1544_5),
    .I1(n1544_6),
    .I2(n1541_11),
    .I3(n1544_7) 
);
defparam n1544_s1.INIT=16'hE0FF;
  LUT2 n1545_s1 (
    .F(n1545_4),
    .I0(n1505_16),
    .I1(n1545_5) 
);
defparam n1545_s1.INIT=4'hE;
  LUT2 n1546_s1 (
    .F(n1546_4),
    .I0(n1506_13),
    .I1(n1546_5) 
);
defparam n1546_s1.INIT=4'hE;
  LUT2 n1547_s1 (
    .F(n1547_4),
    .I0(n1507_5),
    .I1(n1547_5) 
);
defparam n1547_s1.INIT=4'hE;
  LUT2 n1548_s1 (
    .F(n1548_4),
    .I0(n1508_5),
    .I1(n1548_5) 
);
defparam n1548_s1.INIT=4'hE;
  LUT2 n1555_s1 (
    .F(n1555_4),
    .I0(n1507_5),
    .I1(n1555_5) 
);
defparam n1555_s1.INIT=4'hE;
  LUT2 n1556_s1 (
    .F(n1556_4),
    .I0(n1508_5),
    .I1(n1556_5) 
);
defparam n1556_s1.INIT=4'hE;
  LUT4 n1778_s0 (
    .F(n1778_3),
    .I0(n1778_4),
    .I1(w_screen_pos_x_Z[7]),
    .I2(n1778_5),
    .I3(reg_display_on) 
);
defparam n1778_s0.INIT=16'h8F00;
  LUT3 n1827_s2 (
    .F(n1827_5),
    .I0(ff_pattern0[3]),
    .I1(ff_pattern0[7]),
    .I2(n1827_6) 
);
defparam n1827_s2.INIT=8'hCA;
  LUT3 n1828_s1 (
    .F(n1828_4),
    .I0(ff_pattern0[2]),
    .I1(ff_pattern0[6]),
    .I2(n1827_6) 
);
defparam n1828_s1.INIT=8'hCA;
  LUT3 n1829_s1 (
    .F(n1829_4),
    .I0(ff_pattern0[1]),
    .I1(ff_pattern0[5]),
    .I2(n1827_6) 
);
defparam n1829_s1.INIT=8'hCA;
  LUT3 n1830_s1 (
    .F(n1830_4),
    .I0(ff_pattern0[0]),
    .I1(ff_pattern0[4]),
    .I2(n1827_6) 
);
defparam n1830_s1.INIT=8'hCA;
  LUT4 n854_s21 (
    .F(n854_29),
    .I0(n854_36),
    .I1(n854_31),
    .I2(n854_32),
    .I3(n854_33) 
);
defparam n854_s21.INIT=16'h0007;
  LUT4 n855_s21 (
    .F(n855_29),
    .I0(n855_34),
    .I1(n854_31),
    .I2(n855_31),
    .I3(n855_32) 
);
defparam n855_s21.INIT=16'h0007;
  LUT4 n856_s21 (
    .F(n856_29),
    .I0(n856_34),
    .I1(n854_31),
    .I2(n856_31),
    .I3(n856_32) 
);
defparam n856_s21.INIT=16'h0007;
  LUT4 n857_s21 (
    .F(n857_29),
    .I0(n857_34),
    .I1(n854_31),
    .I2(n857_31),
    .I3(n857_32) 
);
defparam n857_s21.INIT=16'h0007;
  LUT4 n858_s18 (
    .F(n858_22),
    .I0(n858_23),
    .I1(w_screen_mode_vram_rdata[3]),
    .I2(n858_24),
    .I3(n858_25) 
);
defparam n858_s18.INIT=16'h0E00;
  LUT4 n859_s18 (
    .F(n859_22),
    .I0(n858_23),
    .I1(w_screen_mode_vram_rdata[2]),
    .I2(n859_23),
    .I3(n859_24) 
);
defparam n859_s18.INIT=16'h0E00;
  LUT4 n860_s18 (
    .F(n860_22),
    .I0(n858_23),
    .I1(w_screen_mode_vram_rdata[1]),
    .I2(n860_23),
    .I3(n860_24) 
);
defparam n860_s18.INIT=16'h0E00;
  LUT4 n861_s18 (
    .F(n861_22),
    .I0(n858_23),
    .I1(w_screen_mode_vram_rdata[0]),
    .I2(n861_23),
    .I3(n861_24) 
);
defparam n861_s18.INIT=16'h0E00;
  LUT3 n862_s24 (
    .F(n862_30),
    .I0(n566_31),
    .I1(w_screen_mode_vram_rdata[23]),
    .I2(n862_31) 
);
defparam n862_s24.INIT=8'h8F;
  LUT3 n863_s23 (
    .F(n863_29),
    .I0(n566_31),
    .I1(w_screen_mode_vram_rdata[22]),
    .I2(n863_30) 
);
defparam n863_s23.INIT=8'h8F;
  LUT3 n864_s23 (
    .F(n864_29),
    .I0(n566_31),
    .I1(w_screen_mode_vram_rdata[21]),
    .I2(n864_30) 
);
defparam n864_s23.INIT=8'h8F;
  LUT3 n865_s23 (
    .F(n865_29),
    .I0(n566_31),
    .I1(w_screen_mode_vram_rdata[20]),
    .I2(n865_30) 
);
defparam n865_s23.INIT=8'h8F;
  LUT4 n878_s19 (
    .F(n878_25),
    .I0(n878_26),
    .I1(ff_next_vram6[7]),
    .I2(w_screen_mode_vram_rdata[31]),
    .I3(n566_31) 
);
defparam n878_s19.INIT=16'hF444;
  LUT4 n879_s19 (
    .F(n879_25),
    .I0(n878_26),
    .I1(ff_next_vram6[6]),
    .I2(w_screen_mode_vram_rdata[30]),
    .I3(n566_31) 
);
defparam n879_s19.INIT=16'hF444;
  LUT4 n880_s19 (
    .F(n880_25),
    .I0(n878_26),
    .I1(ff_next_vram6[5]),
    .I2(w_screen_mode_vram_rdata[29]),
    .I3(n566_31) 
);
defparam n880_s19.INIT=16'hF444;
  LUT4 n881_s19 (
    .F(n881_25),
    .I0(n878_26),
    .I1(ff_next_vram6[4]),
    .I2(w_screen_mode_vram_rdata[28]),
    .I3(n566_31) 
);
defparam n881_s19.INIT=16'hF444;
  LUT3 n882_s22 (
    .F(n882_26),
    .I0(w_screen_mode_vram_rdata[27]),
    .I1(w_screen_mode_vram_rdata[31]),
    .I2(n566_31) 
);
defparam n882_s22.INIT=8'hAC;
  LUT3 n883_s20 (
    .F(n883_24),
    .I0(w_screen_mode_vram_rdata[26]),
    .I1(w_screen_mode_vram_rdata[30]),
    .I2(n566_31) 
);
defparam n883_s20.INIT=8'hAC;
  LUT3 n884_s20 (
    .F(n884_24),
    .I0(w_screen_mode_vram_rdata[25]),
    .I1(w_screen_mode_vram_rdata[29]),
    .I2(n566_31) 
);
defparam n884_s20.INIT=8'hAC;
  LUT3 n885_s20 (
    .F(n885_24),
    .I0(w_screen_mode_vram_rdata[24]),
    .I1(w_screen_mode_vram_rdata[28]),
    .I2(n566_31) 
);
defparam n885_s20.INIT=8'hAC;
  LUT4 n1124_s13 (
    .F(n1124_17),
    .I0(n1124_18),
    .I1(n1124_19),
    .I2(n1124_20),
    .I3(ff_phase[2]) 
);
defparam n1124_s13.INIT=16'h0FBB;
  LUT3 n1125_s12 (
    .F(n1125_16),
    .I0(n1125_28),
    .I1(n1125_18),
    .I2(n1125_19) 
);
defparam n1125_s12.INIT=8'h01;
  LUT4 n1126_s12 (
    .F(n1126_16),
    .I0(n1126_17),
    .I1(n1126_18),
    .I2(n1126_19),
    .I3(ff_phase[2]) 
);
defparam n1126_s12.INIT=16'h0FBB;
  LUT3 n1127_s12 (
    .F(n1127_16),
    .I0(n1127_28),
    .I1(n1127_18),
    .I2(n1127_19) 
);
defparam n1127_s12.INIT=8'h01;
  LUT3 n1128_s14 (
    .F(n1128_18),
    .I0(n1128_19),
    .I1(n1128_20),
    .I2(n1128_21) 
);
defparam n1128_s14.INIT=8'h01;
  LUT3 n1129_s14 (
    .F(n1129_18),
    .I0(n1129_19),
    .I1(n1129_20),
    .I2(n1129_21) 
);
defparam n1129_s14.INIT=8'h01;
  LUT3 n1130_s14 (
    .F(n1130_18),
    .I0(n1130_19),
    .I1(n1130_20),
    .I2(n1130_21) 
);
defparam n1130_s14.INIT=8'hFE;
  LUT3 n1131_s14 (
    .F(n1131_18),
    .I0(n1131_19),
    .I1(n1131_20),
    .I2(n1131_21) 
);
defparam n1131_s14.INIT=8'h01;
  LUT3 n1132_s13 (
    .F(n1132_17),
    .I0(n1132_18),
    .I1(n1132_19),
    .I2(ff_phase[2]) 
);
defparam n1132_s13.INIT=8'h35;
  LUT3 n1133_s13 (
    .F(n1133_17),
    .I0(n1133_18),
    .I1(n1133_19),
    .I2(ff_phase[2]) 
);
defparam n1133_s13.INIT=8'h35;
  LUT3 n1134_s13 (
    .F(n1134_17),
    .I0(n1134_18),
    .I1(n1134_19),
    .I2(ff_phase[2]) 
);
defparam n1134_s13.INIT=8'h35;
  LUT3 n1135_s13 (
    .F(n1135_17),
    .I0(n1135_18),
    .I1(n1135_19),
    .I2(ff_phase[2]) 
);
defparam n1135_s13.INIT=8'h35;
  LUT3 n1136_s14 (
    .F(n1136_18),
    .I0(w_screen_mode_vram_rdata[11]),
    .I1(n1136_19),
    .I2(ff_phase[2]) 
);
defparam n1136_s14.INIT=8'hCA;
  LUT3 n1137_s13 (
    .F(n1137_17),
    .I0(w_screen_mode_vram_rdata[10]),
    .I1(n1137_18),
    .I2(ff_phase[2]) 
);
defparam n1137_s13.INIT=8'hCA;
  LUT3 n1138_s13 (
    .F(n1138_17),
    .I0(w_screen_mode_vram_rdata[9]),
    .I1(n1138_18),
    .I2(ff_phase[2]) 
);
defparam n1138_s13.INIT=8'hCA;
  LUT3 n1139_s13 (
    .F(n1139_17),
    .I0(w_screen_mode_vram_rdata[8]),
    .I1(n1139_18),
    .I2(ff_phase[2]) 
);
defparam n1139_s13.INIT=8'hCA;
  LUT4 n1140_s9 (
    .F(n1140_13),
    .I0(n1140_14),
    .I1(ff_next_vram5[7]),
    .I2(n1140_15),
    .I3(ff_phase[1]) 
);
defparam n1140_s9.INIT=16'h4F44;
  LUT4 n1141_s9 (
    .F(n1141_13),
    .I0(n1140_14),
    .I1(ff_next_vram5[6]),
    .I2(n1141_14),
    .I3(ff_phase[1]) 
);
defparam n1141_s9.INIT=16'h4F44;
  LUT4 n1142_s9 (
    .F(n1142_13),
    .I0(n1140_14),
    .I1(ff_next_vram5[5]),
    .I2(n1142_14),
    .I3(ff_phase[1]) 
);
defparam n1142_s9.INIT=16'h4F44;
  LUT4 n1143_s9 (
    .F(n1143_13),
    .I0(n1140_14),
    .I1(ff_next_vram5[4]),
    .I2(n1143_14),
    .I3(ff_phase[1]) 
);
defparam n1143_s9.INIT=16'h4F44;
  LUT3 n1148_s10 (
    .F(n1148_14),
    .I0(n1148_15),
    .I1(w_screen_mode_vram_rdata[7]),
    .I2(ff_phase[1]) 
);
defparam n1148_s10.INIT=8'hC5;
  LUT3 n1149_s10 (
    .F(n1149_14),
    .I0(n1149_15),
    .I1(w_screen_mode_vram_rdata[6]),
    .I2(ff_phase[1]) 
);
defparam n1149_s10.INIT=8'hC5;
  LUT3 n1150_s10 (
    .F(n1150_14),
    .I0(n1150_15),
    .I1(w_screen_mode_vram_rdata[5]),
    .I2(ff_phase[1]) 
);
defparam n1150_s10.INIT=8'hC5;
  LUT3 n1151_s10 (
    .F(n1151_14),
    .I0(n1151_15),
    .I1(w_screen_mode_vram_rdata[4]),
    .I2(ff_phase[1]) 
);
defparam n1151_s10.INIT=8'hC5;
  LUT4 n1156_s10 (
    .F(n1156_14),
    .I0(n878_26),
    .I1(ff_next_vram7[7]),
    .I2(w_screen_mode_vram_rdata[31]),
    .I3(ff_phase[1]) 
);
defparam n1156_s10.INIT=16'hF044;
  LUT4 n1157_s10 (
    .F(n1157_14),
    .I0(n878_26),
    .I1(ff_next_vram7[6]),
    .I2(w_screen_mode_vram_rdata[30]),
    .I3(ff_phase[1]) 
);
defparam n1157_s10.INIT=16'hF044;
  LUT4 n1158_s10 (
    .F(n1158_14),
    .I0(n878_26),
    .I1(ff_next_vram7[5]),
    .I2(w_screen_mode_vram_rdata[29]),
    .I3(ff_phase[1]) 
);
defparam n1158_s10.INIT=16'hF044;
  LUT4 n1159_s10 (
    .F(n1159_14),
    .I0(n878_26),
    .I1(ff_next_vram7[4]),
    .I2(w_screen_mode_vram_rdata[28]),
    .I3(ff_phase[1]) 
);
defparam n1159_s10.INIT=16'hF044;
  LUT2 n1497_s21 (
    .F(n1497_29),
    .I0(n1497_33),
    .I1(n1497_31) 
);
defparam n1497_s21.INIT=4'hB;
  LUT2 n1498_s21 (
    .F(n1498_29),
    .I0(n1498_33),
    .I1(n1498_31) 
);
defparam n1498_s21.INIT=4'hB;
  LUT3 n1499_s21 (
    .F(n1499_29),
    .I0(n2043_10),
    .I1(reg_backdrop_color[1]),
    .I2(n1499_30) 
);
defparam n1499_s21.INIT=8'h8F;
  LUT3 n1500_s21 (
    .F(n1500_29),
    .I0(n2043_10),
    .I1(reg_backdrop_color[0]),
    .I2(n1500_30) 
);
defparam n1500_s21.INIT=8'h8F;
  LUT4 n1501_s19 (
    .F(n1501_23),
    .I0(n1501_24),
    .I1(n1501_25),
    .I2(n1501_29),
    .I3(n1541_11) 
);
defparam n1501_s19.INIT=16'hBBF0;
  LUT4 n1502_s19 (
    .F(n1502_23),
    .I0(n1502_24),
    .I1(n1502_25),
    .I2(n1502_29),
    .I3(n1541_11) 
);
defparam n1502_s19.INIT=16'hBBF0;
  LUT4 n1503_s19 (
    .F(n1503_23),
    .I0(n1503_24),
    .I1(n1503_25),
    .I2(w_screen_mode[3]),
    .I3(n1541_11) 
);
defparam n1503_s19.INIT=16'hCACC;
  LUT4 n1504_s19 (
    .F(n1504_23),
    .I0(n1504_24),
    .I1(n1504_25),
    .I2(w_screen_mode[3]),
    .I3(n1541_11) 
);
defparam n1504_s19.INIT=16'hCACC;
  LUT2 ff_screen_h_in_active_s4 (
    .F(ff_screen_h_in_active_9),
    .I0(ff_screen_h_in_active_10),
    .I1(n258_9) 
);
defparam ff_screen_h_in_active_s4.INIT=4'hB;
  LUT3 n751_s6 (
    .F(n751_10),
    .I0(n751_23),
    .I1(reg_pattern_generator_table_base[17]),
    .I2(n751_12) 
);
defparam n751_s6.INIT=8'h4F;
  LUT3 n752_s6 (
    .F(n752_10),
    .I0(n751_23),
    .I1(reg_pattern_generator_table_base[16]),
    .I2(n752_11) 
);
defparam n752_s6.INIT=8'h4F;
  LUT4 n753_s6 (
    .F(n753_10),
    .I0(n751_23),
    .I1(reg_pattern_generator_table_base[15]),
    .I2(n753_11),
    .I3(n753_12) 
);
defparam n753_s6.INIT=16'h4FFF;
  LUT3 n754_s6 (
    .F(n754_10),
    .I0(n751_23),
    .I1(reg_pattern_generator_table_base[14]),
    .I2(n754_11) 
);
defparam n754_s6.INIT=8'h4F;
  LUT3 n755_s6 (
    .F(n755_10),
    .I0(n751_23),
    .I1(reg_pattern_generator_table_base[13]),
    .I2(n755_11) 
);
defparam n755_s6.INIT=8'h4F;
  LUT4 n756_s6 (
    .F(n756_10),
    .I0(n756_11),
    .I1(reg_pattern_generator_table_base[12]),
    .I2(n756_12),
    .I3(n756_13) 
);
defparam n756_s6.INIT=16'hF4FF;
  LUT4 n757_s6 (
    .F(n757_10),
    .I0(n757_26),
    .I1(n757_12),
    .I2(n757_13),
    .I3(n757_14) 
);
defparam n757_s6.INIT=16'hF8FF;
  LUT4 n758_s6 (
    .F(n758_10),
    .I0(n758_11),
    .I1(n758_12),
    .I2(n758_23),
    .I3(n758_14) 
);
defparam n758_s6.INIT=16'hB0FF;
  LUT4 n759_s6 (
    .F(n759_10),
    .I0(n759_11),
    .I1(n758_23),
    .I2(n759_12),
    .I3(n759_13) 
);
defparam n759_s6.INIT=16'hF4FF;
  LUT3 n760_s6 (
    .F(n760_10),
    .I0(n760_11),
    .I1(n760_12),
    .I2(n760_13) 
);
defparam n760_s6.INIT=8'hEF;
  LUT4 n761_s6 (
    .F(n761_10),
    .I0(n761_11),
    .I1(n761_12),
    .I2(n761_26),
    .I3(n761_14) 
);
defparam n761_s6.INIT=16'hFEFF;
  LUT3 n762_s6 (
    .F(n762_10),
    .I0(n762_11),
    .I1(n762_12),
    .I2(n762_13) 
);
defparam n762_s6.INIT=8'hEF;
  LUT4 n763_s6 (
    .F(n763_10),
    .I0(n763_11),
    .I1(n763_12),
    .I2(ff_next_vram0_7_9),
    .I3(n763_13) 
);
defparam n763_s6.INIT=16'h70FF;
  LUT4 n764_s6 (
    .F(n764_10),
    .I0(n764_11),
    .I1(n764_12),
    .I2(ff_next_vram0_7_9),
    .I3(n764_13) 
);
defparam n764_s6.INIT=16'h70FF;
  LUT4 n765_s6 (
    .F(n765_10),
    .I0(n765_11),
    .I1(ff_next_vram0_7_9),
    .I2(n765_12),
    .I3(n765_13) 
);
defparam n765_s6.INIT=16'hF4FF;
  LUT4 n766_s6 (
    .F(n766_10),
    .I0(n766_19),
    .I1(w_pixel_pos_y_Z[2]),
    .I2(n766_12),
    .I3(n766_13) 
);
defparam n766_s6.INIT=16'hF4FF;
  LUT4 n767_s6 (
    .F(n767_10),
    .I0(n766_19),
    .I1(w_pixel_pos_y_Z[1]),
    .I2(n767_11),
    .I3(n767_12) 
);
defparam n767_s6.INIT=16'hFFF4;
  LUT4 n768_s6 (
    .F(n768_10),
    .I0(n766_19),
    .I1(w_pixel_pos_y_Z[0]),
    .I2(n768_17),
    .I3(n768_12) 
);
defparam n768_s6.INIT=16'hF4FF;
  LUT4 n566_s23 (
    .F(n566_31),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[2]),
    .I3(reg_screen_mode[4]) 
);
defparam n566_s23.INIT=16'h1000;
  LUT3 ff_next_vram4_7_s3 (
    .F(ff_next_vram4_7_7),
    .I0(ff_next_vram2_7_17),
    .I1(ff_next_vram4_7_8),
    .I2(ff_next_vram0_7_11) 
);
defparam ff_next_vram4_7_s3.INIT=8'h10;
  LUT4 ff_next_vram5_7_s3 (
    .F(ff_next_vram5_7_8),
    .I0(w_screen_mode[3]),
    .I1(ff_next_vram1_7_9),
    .I2(ff_phase[1]),
    .I3(ff_next_vram5_7_11) 
);
defparam ff_next_vram5_7_s3.INIT=16'hF400;
  LUT3 ff_next_vram5_3_s3 (
    .F(ff_next_vram5_3_8),
    .I0(ff_next_vram1_3_9),
    .I1(ff_phase[1]),
    .I2(ff_next_vram5_7_11) 
);
defparam ff_next_vram5_3_s3.INIT=8'hE0;
  LUT2 ff_next_vram4_3_s4 (
    .F(ff_next_vram4_3_8),
    .I0(ff_next_vram4_3_11),
    .I1(ff_next_vram0_7_11) 
);
defparam ff_next_vram4_3_s4.INIT=4'h4;
  LUT4 n182_s2 (
    .F(n182_7),
    .I0(ff_pos_x[1]),
    .I1(ff_pos_x[0]),
    .I2(n184_8),
    .I3(ff_pos_x[2]) 
);
defparam n182_s2.INIT=16'h0708;
  LUT4 n181_s2 (
    .F(n181_7),
    .I0(ff_pos_x[0]),
    .I1(n181_8),
    .I2(n184_8),
    .I3(ff_pos_x[3]) 
);
defparam n181_s2.INIT=16'h0708;
  LUT4 n179_s2 (
    .F(n179_7),
    .I0(ff_pos_x[4]),
    .I1(n180_10),
    .I2(n184_8),
    .I3(ff_pos_x[5]) 
);
defparam n179_s2.INIT=16'h0708;
  LUT2 n1826_s2 (
    .F(n1826_7),
    .I0(ff_pattern0[4]),
    .I1(n1826_8) 
);
defparam n1826_s2.INIT=4'h8;
  LUT2 n1825_s2 (
    .F(n1825_7),
    .I0(ff_pattern0[5]),
    .I1(n1826_8) 
);
defparam n1825_s2.INIT=4'h8;
  LUT2 n1824_s2 (
    .F(n1824_7),
    .I0(ff_pattern0[6]),
    .I1(n1826_8) 
);
defparam n1824_s2.INIT=4'h8;
  LUT2 n1823_s2 (
    .F(n1823_7),
    .I0(ff_pattern0[7]),
    .I1(n1826_8) 
);
defparam n1823_s2.INIT=4'h8;
  LUT3 n560_s1 (
    .F(n560_6),
    .I0(n560_7),
    .I1(ff_phase[1]),
    .I2(n560_8) 
);
defparam n560_s1.INIT=8'h70;
  LUT2 n140_s3 (
    .F(n140_8),
    .I0(ff_phase[0]),
    .I1(n140_9) 
);
defparam n140_s3.INIT=4'h4;
  LUT3 n139_s2 (
    .F(n139_7),
    .I0(ff_phase[0]),
    .I1(ff_phase[1]),
    .I2(n140_9) 
);
defparam n139_s2.INIT=8'h60;
  LUT4 n138_s2 (
    .F(n138_7),
    .I0(ff_phase[0]),
    .I1(ff_phase[1]),
    .I2(ff_phase[2]),
    .I3(n140_9) 
);
defparam n138_s2.INIT=16'h7800;
  LUT4 n258_s4 (
    .F(n258_9),
    .I0(n358_8),
    .I1(n258_10),
    .I2(n1267_5),
    .I3(n258_11) 
);
defparam n258_s4.INIT=16'h07FF;
  LUT4 w_screen_mode_3_s0 (
    .F(w_screen_mode_3_3),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[0]),
    .I3(reg_screen_mode[3]) 
);
defparam w_screen_mode_3_s0.INIT=16'hEFF3;
  LUT4 n2043_s2 (
    .F(n2043_5),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[3]),
    .I3(reg_screen_mode[4]) 
);
defparam n2043_s2.INIT=16'h0100;
  LUT3 n2043_s3 (
    .F(n2043_6),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[1]),
    .I2(w_screen_pos_x_Z[2]) 
);
defparam n2043_s3.INIT=8'h80;
  LUT4 n1505_s3 (
    .F(n1505_6),
    .I0(n1505_8),
    .I1(ff_pattern1[7]),
    .I2(n1505_12),
    .I3(n1509_6) 
);
defparam n1505_s3.INIT=16'h5C00;
  LUT4 n1506_s3 (
    .F(n1506_6),
    .I0(n1506_8),
    .I1(ff_pattern1[6]),
    .I2(n1505_12),
    .I3(n1509_6) 
);
defparam n1506_s3.INIT=16'h5C00;
  LUT4 n1507_s2 (
    .F(n1507_5),
    .I0(n2043_10),
    .I1(reg_backdrop_color[1]),
    .I2(n1507_11),
    .I3(n1509_6) 
);
defparam n1507_s2.INIT=16'h00F8;
  LUT4 n1507_s3 (
    .F(n1507_6),
    .I0(n1507_8),
    .I1(ff_pattern1[5]),
    .I2(n1505_12),
    .I3(n1509_6) 
);
defparam n1507_s3.INIT=16'h5C00;
  LUT4 n1508_s2 (
    .F(n1508_5),
    .I0(n2043_10),
    .I1(reg_backdrop_color[0]),
    .I2(n1508_11),
    .I3(n1509_6) 
);
defparam n1508_s2.INIT=16'h00F8;
  LUT4 n1508_s3 (
    .F(n1508_6),
    .I0(n1508_8),
    .I1(ff_pattern1[4]),
    .I2(n1505_12),
    .I3(n1509_6) 
);
defparam n1508_s3.INIT=16'h5C00;
  LUT4 n1509_s2 (
    .F(n1509_5),
    .I0(n1509_8),
    .I1(n1509_9),
    .I2(ff_pattern1[3]),
    .I3(n1505_12) 
);
defparam n1509_s2.INIT=16'hEE0F;
  LUT2 n1509_s3 (
    .F(n1509_6),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active) 
);
defparam n1509_s3.INIT=4'h8;
  LUT4 n1510_s2 (
    .F(n1510_5),
    .I0(n1510_7),
    .I1(n1510_8),
    .I2(ff_pattern1[2]),
    .I3(n1505_12) 
);
defparam n1510_s2.INIT=16'hEE0F;
  LUT4 n1511_s2 (
    .F(n1511_5),
    .I0(n1511_6),
    .I1(n1511_7),
    .I2(ff_pattern1[1]),
    .I3(n1505_12) 
);
defparam n1511_s2.INIT=16'hEE0F;
  LUT4 n1512_s2 (
    .F(n1512_5),
    .I0(n1512_6),
    .I1(n1512_7),
    .I2(ff_pattern1[0]),
    .I3(n1505_12) 
);
defparam n1512_s2.INIT=16'hEE0F;
  LUT4 n1513_s2 (
    .F(n1513_5),
    .I0(n1513_6),
    .I1(ff_pattern2[7]),
    .I2(n1505_12),
    .I3(n1509_6) 
);
defparam n1513_s2.INIT=16'h5C00;
  LUT4 n1514_s2 (
    .F(n1514_5),
    .I0(n1514_6),
    .I1(ff_pattern2[6]),
    .I2(n1505_12),
    .I3(n1509_6) 
);
defparam n1514_s2.INIT=16'h5C00;
  LUT4 n1515_s2 (
    .F(n1515_5),
    .I0(n1515_6),
    .I1(ff_pattern2[5]),
    .I2(n1505_12),
    .I3(n1509_6) 
);
defparam n1515_s2.INIT=16'h5C00;
  LUT4 n1516_s2 (
    .F(n1516_5),
    .I0(n1516_6),
    .I1(ff_pattern2[4]),
    .I2(n1505_12),
    .I3(n1509_6) 
);
defparam n1516_s2.INIT=16'h5C00;
  LUT4 n1517_s2 (
    .F(n1517_5),
    .I0(n1517_6),
    .I1(n1517_7),
    .I2(ff_pattern2[3]),
    .I3(n1505_12) 
);
defparam n1517_s2.INIT=16'hEEF0;
  LUT4 n1518_s2 (
    .F(n1518_5),
    .I0(n1518_6),
    .I1(n1518_7),
    .I2(ff_pattern2[2]),
    .I3(n1505_12) 
);
defparam n1518_s2.INIT=16'hEEF0;
  LUT4 n1519_s2 (
    .F(n1519_5),
    .I0(n1519_6),
    .I1(n1519_7),
    .I2(ff_pattern2[1]),
    .I3(n1505_12) 
);
defparam n1519_s2.INIT=16'hEEF0;
  LUT4 n1520_s2 (
    .F(n1520_5),
    .I0(n1520_6),
    .I1(n1520_7),
    .I2(ff_pattern2[0]),
    .I3(n1505_12) 
);
defparam n1520_s2.INIT=16'hEEF0;
  LUT4 n1521_s2 (
    .F(n1521_5),
    .I0(n1521_6),
    .I1(ff_pattern3[7]),
    .I2(n1505_12),
    .I3(n1509_6) 
);
defparam n1521_s2.INIT=16'h5C00;
  LUT4 n1522_s2 (
    .F(n1522_5),
    .I0(n1522_9),
    .I1(ff_pattern3[6]),
    .I2(n1505_12),
    .I3(n1509_6) 
);
defparam n1522_s2.INIT=16'h5C00;
  LUT4 n1523_s2 (
    .F(n1523_5),
    .I0(n1523_6),
    .I1(ff_pattern3[5]),
    .I2(n1505_12),
    .I3(n1509_6) 
);
defparam n1523_s2.INIT=16'h5C00;
  LUT4 n1524_s2 (
    .F(n1524_5),
    .I0(n1524_9),
    .I1(ff_pattern3[4]),
    .I2(n1505_12),
    .I3(n1509_6) 
);
defparam n1524_s2.INIT=16'h5C00;
  LUT4 n1525_s3 (
    .F(n1525_6),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(n1525_7),
    .I3(n1505_12) 
);
defparam n1525_s3.INIT=16'hCA00;
  LUT4 n1526_s3 (
    .F(n1526_6),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(n1525_7),
    .I3(n1505_12) 
);
defparam n1526_s3.INIT=16'hCA00;
  LUT4 n1527_s3 (
    .F(n1527_6),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(n1525_7),
    .I3(n1505_12) 
);
defparam n1527_s3.INIT=16'hAC00;
  LUT4 n1528_s3 (
    .F(n1528_6),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(n1525_7),
    .I3(n1505_12) 
);
defparam n1528_s3.INIT=16'hAC00;
  LUT4 n1529_s2 (
    .F(n1529_5),
    .I0(n1529_6),
    .I1(n1529_7),
    .I2(ff_pattern4[7]),
    .I3(n1505_12) 
);
defparam n1529_s2.INIT=16'hEEF0;
  LUT4 n1530_s2 (
    .F(n1530_5),
    .I0(n1530_6),
    .I1(n1530_7),
    .I2(ff_pattern4[6]),
    .I3(n1505_12) 
);
defparam n1530_s2.INIT=16'hEEF0;
  LUT4 n1531_s2 (
    .F(n1531_5),
    .I0(n1531_6),
    .I1(n1531_7),
    .I2(ff_pattern4[5]),
    .I3(n1505_12) 
);
defparam n1531_s2.INIT=16'hEEF0;
  LUT4 n1532_s2 (
    .F(n1532_5),
    .I0(n1532_6),
    .I1(n1532_7),
    .I2(ff_pattern4[4]),
    .I3(n1505_12) 
);
defparam n1532_s2.INIT=16'hEEF0;
  LUT4 n1533_s2 (
    .F(n1533_5),
    .I0(n1533_6),
    .I1(n1533_7),
    .I2(ff_pattern4[3]),
    .I3(n1505_12) 
);
defparam n1533_s2.INIT=16'hEEF0;
  LUT4 n1534_s2 (
    .F(n1534_5),
    .I0(ff_next_vram3[6]),
    .I1(ff_next_vram3[2]),
    .I2(ff_next_vram5[6]),
    .I3(n2043_10) 
);
defparam n1534_s2.INIT=16'hAC00;
  LUT4 n1534_s3 (
    .F(n1534_6),
    .I0(ff_next_vram4_7_8),
    .I1(ff_next_vram2[6]),
    .I2(n1534_8),
    .I3(n1505_12) 
);
defparam n1534_s3.INIT=16'h0700;
  LUT4 n1535_s2 (
    .F(n1535_5),
    .I0(n1535_6),
    .I1(n1535_7),
    .I2(ff_pattern4[1]),
    .I3(n1505_12) 
);
defparam n1535_s2.INIT=16'hEEF0;
  LUT4 n1536_s2 (
    .F(n1536_5),
    .I0(n1536_6),
    .I1(n1536_7),
    .I2(ff_pattern4[0]),
    .I3(n1505_12) 
);
defparam n1536_s2.INIT=16'hEEF0;
  LUT4 n1537_s2 (
    .F(n1537_5),
    .I0(n1537_6),
    .I1(ff_pattern5[7]),
    .I2(n1505_12),
    .I3(n1509_6) 
);
defparam n1537_s2.INIT=16'h5C00;
  LUT4 n1538_s2 (
    .F(n1538_5),
    .I0(n1538_6),
    .I1(ff_pattern5[6]),
    .I2(n1505_12),
    .I3(n1509_6) 
);
defparam n1538_s2.INIT=16'h5C00;
  LUT4 n1539_s2 (
    .F(n1539_5),
    .I0(n1539_6),
    .I1(ff_pattern5[5]),
    .I2(n1505_12),
    .I3(n1509_6) 
);
defparam n1539_s2.INIT=16'h5C00;
  LUT4 n1540_s2 (
    .F(n1540_5),
    .I0(n1540_6),
    .I1(ff_pattern5[4]),
    .I2(n1505_12),
    .I3(n1509_6) 
);
defparam n1540_s2.INIT=16'h5C00;
  LUT4 n1541_s2 (
    .F(n1541_5),
    .I0(ff_next_vram3[7]),
    .I1(ff_next_vram3[3]),
    .I2(ff_next_vram5[4]),
    .I3(n2043_10) 
);
defparam n1541_s2.INIT=16'h5300;
  LUT4 n1541_s3 (
    .F(n1541_6),
    .I0(n2043_7),
    .I1(ff_next_vram2[3]),
    .I2(n1541_9),
    .I3(w_screen_mode[3]) 
);
defparam n1541_s3.INIT=16'hEEF0;
  LUT4 n1541_s5 (
    .F(n1541_8),
    .I0(n1505_12),
    .I1(ff_pattern5[3]),
    .I2(n1501_29),
    .I3(n1509_6) 
);
defparam n1541_s5.INIT=16'hBB0F;
  LUT4 n1542_s2 (
    .F(n1542_5),
    .I0(n1542_8),
    .I1(ff_next_vram2[2]),
    .I2(n2043_10),
    .I3(w_screen_mode[3]) 
);
defparam n1542_s2.INIT=16'h0C05;
  LUT4 n1542_s3 (
    .F(n1542_6),
    .I0(ff_next_vram3[6]),
    .I1(ff_next_vram3[2]),
    .I2(ff_next_vram5[4]),
    .I3(n2043_10) 
);
defparam n1542_s3.INIT=16'hAC00;
  LUT4 n1542_s4 (
    .F(n1542_7),
    .I0(n1505_12),
    .I1(ff_pattern5[2]),
    .I2(n1502_29),
    .I3(n1509_6) 
);
defparam n1542_s4.INIT=16'hBB0F;
  LUT4 n1543_s2 (
    .F(n1543_5),
    .I0(n1543_8),
    .I1(ff_next_vram2[1]),
    .I2(n2043_10),
    .I3(w_screen_mode[3]) 
);
defparam n1543_s2.INIT=16'h0C05;
  LUT4 n1543_s3 (
    .F(n1543_6),
    .I0(ff_next_vram3[5]),
    .I1(ff_next_vram3[1]),
    .I2(ff_next_vram5[4]),
    .I3(n2043_10) 
);
defparam n1543_s3.INIT=16'hAC00;
  LUT4 n1543_s4 (
    .F(n1543_7),
    .I0(n1505_12),
    .I1(ff_pattern5[1]),
    .I2(reg_backdrop_color[1]),
    .I3(n1509_6) 
);
defparam n1543_s4.INIT=16'hBB0F;
  LUT4 n1544_s2 (
    .F(n1544_5),
    .I0(n1544_8),
    .I1(ff_next_vram2[0]),
    .I2(n2043_10),
    .I3(w_screen_mode[3]) 
);
defparam n1544_s2.INIT=16'h0C05;
  LUT4 n1544_s3 (
    .F(n1544_6),
    .I0(ff_next_vram3[4]),
    .I1(ff_next_vram3[0]),
    .I2(ff_next_vram5[4]),
    .I3(n2043_10) 
);
defparam n1544_s3.INIT=16'hAC00;
  LUT4 n1544_s4 (
    .F(n1544_7),
    .I0(n1505_12),
    .I1(ff_pattern5[0]),
    .I2(reg_backdrop_color[0]),
    .I3(n1509_6) 
);
defparam n1544_s4.INIT=16'hBB0F;
  LUT4 n1545_s2 (
    .F(n1545_5),
    .I0(n1545_6),
    .I1(ff_pattern6[7]),
    .I2(n1505_12),
    .I3(n1509_6) 
);
defparam n1545_s2.INIT=16'h5C00;
  LUT4 n1546_s2 (
    .F(n1546_5),
    .I0(n1546_6),
    .I1(ff_pattern6[6]),
    .I2(n1505_12),
    .I3(n1509_6) 
);
defparam n1546_s2.INIT=16'h5C00;
  LUT4 n1547_s2 (
    .F(n1547_5),
    .I0(n1547_6),
    .I1(ff_pattern6[5]),
    .I2(n1505_12),
    .I3(n1509_6) 
);
defparam n1547_s2.INIT=16'h5C00;
  LUT4 n1548_s2 (
    .F(n1548_5),
    .I0(n1548_6),
    .I1(ff_pattern6[4]),
    .I2(n1505_12),
    .I3(n1509_6) 
);
defparam n1548_s2.INIT=16'h5C00;
  LUT4 n1549_s2 (
    .F(n1549_5),
    .I0(n1549_6),
    .I1(n1549_7),
    .I2(ff_pattern6[3]),
    .I3(n1505_12) 
);
defparam n1549_s2.INIT=16'hEEF0;
  LUT4 n1550_s2 (
    .F(n1550_5),
    .I0(n1550_6),
    .I1(n1550_7),
    .I2(ff_pattern6[2]),
    .I3(n1505_12) 
);
defparam n1550_s2.INIT=16'hEEF0;
  LUT4 n1551_s2 (
    .F(n1551_5),
    .I0(n1551_6),
    .I1(n1551_7),
    .I2(ff_pattern6[1]),
    .I3(n1505_12) 
);
defparam n1551_s2.INIT=16'hEEF0;
  LUT4 n1552_s2 (
    .F(n1552_5),
    .I0(n1552_6),
    .I1(n1552_7),
    .I2(ff_pattern6[0]),
    .I3(n1505_12) 
);
defparam n1552_s2.INIT=16'hEEF0;
  LUT4 n1553_s2 (
    .F(n1553_5),
    .I0(n1497_33),
    .I1(n1553_6),
    .I2(ff_pattern7[7]),
    .I3(n1505_12) 
);
defparam n1553_s2.INIT=16'hEEF0;
  LUT4 n1554_s2 (
    .F(n1554_5),
    .I0(n1498_33),
    .I1(n1554_6),
    .I2(ff_pattern7[6]),
    .I3(n1505_12) 
);
defparam n1554_s2.INIT=16'hEEF0;
  LUT4 n1555_s2 (
    .F(n1555_5),
    .I0(n1555_6),
    .I1(ff_pattern7[5]),
    .I2(n1505_12),
    .I3(n1509_6) 
);
defparam n1555_s2.INIT=16'h5C00;
  LUT4 n1556_s2 (
    .F(n1556_5),
    .I0(n1556_6),
    .I1(ff_pattern7[4]),
    .I2(n1505_12),
    .I3(n1509_6) 
);
defparam n1556_s2.INIT=16'h5C00;
  LUT4 n1557_s2 (
    .F(n1557_5),
    .I0(n1557_6),
    .I1(n1501_25),
    .I2(ff_pattern7[3]),
    .I3(n1505_12) 
);
defparam n1557_s2.INIT=16'hBBF0;
  LUT4 n1558_s2 (
    .F(n1558_5),
    .I0(n1558_6),
    .I1(n1502_25),
    .I2(ff_pattern7[2]),
    .I3(n1505_12) 
);
defparam n1558_s2.INIT=16'hBBF0;
  LUT4 n1559_s2 (
    .F(n1559_5),
    .I0(n1559_6),
    .I1(n1559_7),
    .I2(ff_pattern7[1]),
    .I3(n1505_12) 
);
defparam n1559_s2.INIT=16'hEEF0;
  LUT4 n1560_s2 (
    .F(n1560_5),
    .I0(n1560_6),
    .I1(n1560_7),
    .I2(ff_pattern7[0]),
    .I3(n1505_12) 
);
defparam n1560_s2.INIT=16'hEEF0;
  LUT3 n1778_s1 (
    .F(n1778_4),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_screen_pos_x_Z[5]),
    .I2(w_screen_pos_x_Z[6]) 
);
defparam n1778_s1.INIT=8'h80;
  LUT4 n1778_s2 (
    .F(n1778_5),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(reg_left_mask),
    .I3(n1778_6) 
);
defparam n1778_s2.INIT=16'h1000;
  LUT4 n1827_s3 (
    .F(n1827_6),
    .I0(n2043_10),
    .I1(n2043_5),
    .I2(w_screen_pos_x_Z[3]),
    .I3(n2043_6) 
);
defparam n1827_s3.INIT=16'hE0EE;
  LUT4 n854_s23 (
    .F(n854_31),
    .I0(reg_screen_mode[3]),
    .I1(reg_screen_mode[4]),
    .I2(n854_34),
    .I3(w_sprite_mode2_4) 
);
defparam n854_s23.INIT=16'hF400;
  LUT4 n854_s24 (
    .F(n854_32),
    .I0(w_screen_mode_vram_rdata[23]),
    .I1(w_screen_mode_vram_rdata[7]),
    .I2(w_screen_mode_vram_address[1]),
    .I3(n2043_10) 
);
defparam n854_s24.INIT=16'h5300;
  LUT3 n854_s25 (
    .F(n854_33),
    .I0(n854_36),
    .I1(ff_next_vram4_7_8),
    .I2(n830_9) 
);
defparam n854_s25.INIT=8'h0E;
  LUT4 n855_s23 (
    .F(n855_31),
    .I0(w_screen_mode_vram_rdata[6]),
    .I1(w_screen_mode_vram_rdata[22]),
    .I2(w_screen_mode_vram_address[1]),
    .I3(n2043_10) 
);
defparam n855_s23.INIT=16'h3500;
  LUT3 n855_s24 (
    .F(n855_32),
    .I0(n855_34),
    .I1(ff_next_vram4_7_8),
    .I2(n831_9) 
);
defparam n855_s24.INIT=8'h0E;
  LUT4 n856_s23 (
    .F(n856_31),
    .I0(w_screen_mode_vram_rdata[5]),
    .I1(w_screen_mode_vram_rdata[21]),
    .I2(w_screen_mode_vram_address[1]),
    .I3(n2043_10) 
);
defparam n856_s23.INIT=16'h3500;
  LUT3 n856_s24 (
    .F(n856_32),
    .I0(n856_34),
    .I1(ff_next_vram4_7_8),
    .I2(n832_9) 
);
defparam n856_s24.INIT=8'h0E;
  LUT4 n857_s23 (
    .F(n857_31),
    .I0(w_screen_mode_vram_rdata[4]),
    .I1(w_screen_mode_vram_rdata[20]),
    .I2(w_screen_mode_vram_address[1]),
    .I3(n2043_10) 
);
defparam n857_s23.INIT=16'h3500;
  LUT3 n857_s24 (
    .F(n857_32),
    .I0(n857_34),
    .I1(ff_next_vram4_7_8),
    .I2(n833_9) 
);
defparam n857_s24.INIT=8'h0E;
  LUT3 n858_s19 (
    .F(n858_23),
    .I0(n2043_10),
    .I1(w_screen_mode_vram_address[1]),
    .I2(n566_31) 
);
defparam n858_s19.INIT=8'h0D;
  LUT3 n858_s20 (
    .F(n858_24),
    .I0(w_screen_mode_vram_rdata[19]),
    .I1(w_screen_mode_vram_address[1]),
    .I2(n2043_10) 
);
defparam n858_s20.INIT=8'h40;
  LUT4 n858_s21 (
    .F(n858_25),
    .I0(n834_9),
    .I1(ff_next_vram4_3_11),
    .I2(w_screen_mode_vram_rdata[7]),
    .I3(ff_next_vram1_3_9) 
);
defparam n858_s21.INIT=16'hB0BB;
  LUT3 n859_s19 (
    .F(n859_23),
    .I0(w_screen_mode_vram_rdata[18]),
    .I1(w_screen_mode_vram_address[1]),
    .I2(n2043_10) 
);
defparam n859_s19.INIT=8'h40;
  LUT4 n859_s20 (
    .F(n859_24),
    .I0(n835_9),
    .I1(ff_next_vram4_3_11),
    .I2(w_screen_mode_vram_rdata[6]),
    .I3(ff_next_vram1_3_9) 
);
defparam n859_s20.INIT=16'hB0BB;
  LUT2 n860_s19 (
    .F(n860_23),
    .I0(n836_9),
    .I1(ff_next_vram4_3_11) 
);
defparam n860_s19.INIT=4'h4;
  LUT4 n860_s20 (
    .F(n860_24),
    .I0(w_screen_mode_vram_rdata[17]),
    .I1(n2043_10),
    .I2(w_screen_mode_vram_address[1]),
    .I3(n860_25) 
);
defparam n860_s20.INIT=16'h00BF;
  LUT2 n861_s19 (
    .F(n861_23),
    .I0(w_screen_mode_vram_rdata[4]),
    .I1(ff_next_vram1_3_9) 
);
defparam n861_s19.INIT=4'h4;
  LUT4 n861_s20 (
    .F(n861_24),
    .I0(w_screen_mode_vram_rdata[16]),
    .I1(w_screen_mode_vram_address[1]),
    .I2(n861_25),
    .I3(n2043_10) 
);
defparam n861_s20.INIT=16'hBB0F;
  LUT4 n862_s25 (
    .F(n862_31),
    .I0(n878_26),
    .I1(ff_next_vram4[7]),
    .I2(n862_32),
    .I3(w_screen_mode[3]) 
);
defparam n862_s25.INIT=16'h0FBB;
  LUT4 n863_s24 (
    .F(n863_30),
    .I0(n878_26),
    .I1(ff_next_vram4[6]),
    .I2(n863_31),
    .I3(w_screen_mode[3]) 
);
defparam n863_s24.INIT=16'h0FBB;
  LUT4 n864_s24 (
    .F(n864_30),
    .I0(n878_26),
    .I1(ff_next_vram4[5]),
    .I2(n864_31),
    .I3(w_screen_mode[3]) 
);
defparam n864_s24.INIT=16'h0FBB;
  LUT4 n865_s24 (
    .F(n865_30),
    .I0(n878_26),
    .I1(ff_next_vram4[4]),
    .I2(n865_31),
    .I3(w_screen_mode[3]) 
);
defparam n865_s24.INIT=16'h0FBB;
  LUT2 n878_s20 (
    .F(n878_26),
    .I0(reg_screen_mode[1]),
    .I1(n878_27) 
);
defparam n878_s20.INIT=4'h1;
  LUT4 n1124_s14 (
    .F(n1124_18),
    .I0(ff_next_vram2[7]),
    .I1(n830_9),
    .I2(n878_26),
    .I3(ff_phase[1]) 
);
defparam n1124_s14.INIT=16'h0C0A;
  LUT4 n1124_s15 (
    .F(n1124_19),
    .I0(w_screen_mode_vram_rdata[15]),
    .I1(n566_31),
    .I2(n1124_21),
    .I3(ff_phase[1]) 
);
defparam n1124_s15.INIT=16'hF077;
  LUT3 n1124_s16 (
    .F(n1124_20),
    .I0(reg_text_back_color[7]),
    .I1(reg_backdrop_color[7]),
    .I2(n1124_22) 
);
defparam n1124_s16.INIT=8'h53;
  LUT4 n1125_s14 (
    .F(n1125_18),
    .I0(n878_26),
    .I1(n831_9),
    .I2(n1125_21),
    .I3(n1125_24) 
);
defparam n1125_s14.INIT=16'h0B00;
  LUT4 n1125_s15 (
    .F(n1125_19),
    .I0(reg_text_back_color[6]),
    .I1(reg_backdrop_color[6]),
    .I2(n1124_22),
    .I3(ff_phase[2]) 
);
defparam n1125_s15.INIT=16'h5300;
  LUT4 n1126_s13 (
    .F(n1126_17),
    .I0(ff_next_vram2[5]),
    .I1(n832_9),
    .I2(n878_26),
    .I3(ff_phase[1]) 
);
defparam n1126_s13.INIT=16'h0C0A;
  LUT4 n1126_s14 (
    .F(n1126_18),
    .I0(w_screen_mode_vram_rdata[13]),
    .I1(n566_31),
    .I2(n1126_20),
    .I3(ff_phase[1]) 
);
defparam n1126_s14.INIT=16'hF077;
  LUT3 n1126_s15 (
    .F(n1126_19),
    .I0(reg_text_back_color[5]),
    .I1(reg_backdrop_color[5]),
    .I2(n1124_22) 
);
defparam n1126_s15.INIT=8'h53;
  LUT4 n1127_s14 (
    .F(n1127_18),
    .I0(n878_26),
    .I1(n833_9),
    .I2(n1127_21),
    .I3(n1127_24) 
);
defparam n1127_s14.INIT=16'h0B00;
  LUT4 n1127_s15 (
    .F(n1127_19),
    .I0(reg_text_back_color[4]),
    .I1(reg_backdrop_color[4]),
    .I2(n1124_22),
    .I3(ff_phase[2]) 
);
defparam n1127_s15.INIT=16'h5300;
  LUT4 n1128_s15 (
    .F(n1128_19),
    .I0(reg_text_back_color[3]),
    .I1(reg_backdrop_color[3]),
    .I2(n1124_22),
    .I3(ff_phase[2]) 
);
defparam n1128_s15.INIT=16'h5300;
  LUT4 n1128_s16 (
    .F(n1128_20),
    .I0(ff_next_vram2_7_17),
    .I1(reg_backdrop_color[3]),
    .I2(n1128_22),
    .I3(n1128_23) 
);
defparam n1128_s16.INIT=16'h7000;
  LUT4 n1128_s17 (
    .F(n1128_21),
    .I0(w_screen_mode_vram_rdata[11]),
    .I1(w_screen_mode_vram_rdata[15]),
    .I2(n566_31),
    .I3(ff_next_vram2_7_9) 
);
defparam n1128_s17.INIT=16'h5300;
  LUT4 n1129_s15 (
    .F(n1129_19),
    .I0(reg_text_back_color[2]),
    .I1(reg_backdrop_color[2]),
    .I2(n1124_22),
    .I3(ff_phase[2]) 
);
defparam n1129_s15.INIT=16'h5300;
  LUT4 n1129_s16 (
    .F(n1129_20),
    .I0(ff_next_vram2_7_17),
    .I1(reg_backdrop_color[2]),
    .I2(n1128_22),
    .I3(n1129_22) 
);
defparam n1129_s16.INIT=16'h7000;
  LUT4 n1129_s17 (
    .F(n1129_21),
    .I0(w_screen_mode_vram_rdata[10]),
    .I1(w_screen_mode_vram_rdata[14]),
    .I2(n566_31),
    .I3(ff_next_vram2_7_9) 
);
defparam n1129_s17.INIT=16'h5300;
  LUT4 n1130_s15 (
    .F(n1130_19),
    .I0(w_screen_mode_vram_rdata[9]),
    .I1(w_screen_mode_vram_rdata[13]),
    .I2(n566_31),
    .I3(ff_next_vram2_7_9) 
);
defparam n1130_s15.INIT=16'hAC00;
  LUT4 n1130_s16 (
    .F(n1130_20),
    .I0(reg_text_back_color[1]),
    .I1(reg_backdrop_color[1]),
    .I2(n1124_22),
    .I3(ff_phase[2]) 
);
defparam n1130_s16.INIT=16'hAC00;
  LUT4 n1130_s17 (
    .F(n1130_21),
    .I0(n878_26),
    .I1(n836_9),
    .I2(n1130_22),
    .I3(n1128_22) 
);
defparam n1130_s17.INIT=16'h4F00;
  LUT4 n1131_s15 (
    .F(n1131_19),
    .I0(reg_text_back_color[0]),
    .I1(reg_backdrop_color[0]),
    .I2(n1124_22),
    .I3(ff_phase[2]) 
);
defparam n1131_s15.INIT=16'h5300;
  LUT4 n1131_s16 (
    .F(n1131_20),
    .I0(ff_next_vram2_7_17),
    .I1(reg_backdrop_color[0]),
    .I2(n1128_22),
    .I3(n1131_22) 
);
defparam n1131_s16.INIT=16'h7000;
  LUT4 n1131_s17 (
    .F(n1131_21),
    .I0(w_screen_mode_vram_rdata[8]),
    .I1(w_screen_mode_vram_rdata[12]),
    .I2(n566_31),
    .I3(ff_next_vram2_7_9) 
);
defparam n1131_s17.INIT=16'h5300;
  LUT4 n1132_s14 (
    .F(n1132_18),
    .I0(n878_26),
    .I1(ff_next_vram3[7]),
    .I2(w_screen_mode_vram_rdata[15]),
    .I3(ff_phase[1]) 
);
defparam n1132_s14.INIT=16'h0FBB;
  LUT3 n1132_s15 (
    .F(n1132_19),
    .I0(reg_text_back_color[7]),
    .I1(reg_backdrop_color[7]),
    .I2(n1132_20) 
);
defparam n1132_s15.INIT=8'h53;
  LUT4 n1133_s14 (
    .F(n1133_18),
    .I0(n878_26),
    .I1(ff_next_vram3[6]),
    .I2(w_screen_mode_vram_rdata[14]),
    .I3(ff_phase[1]) 
);
defparam n1133_s14.INIT=16'h0FBB;
  LUT3 n1133_s15 (
    .F(n1133_19),
    .I0(reg_text_back_color[6]),
    .I1(reg_backdrop_color[6]),
    .I2(n1132_20) 
);
defparam n1133_s15.INIT=8'h53;
  LUT4 n1134_s14 (
    .F(n1134_18),
    .I0(n878_26),
    .I1(ff_next_vram3[5]),
    .I2(w_screen_mode_vram_rdata[13]),
    .I3(ff_phase[1]) 
);
defparam n1134_s14.INIT=16'h0FBB;
  LUT3 n1134_s15 (
    .F(n1134_19),
    .I0(reg_text_back_color[5]),
    .I1(reg_backdrop_color[5]),
    .I2(n1132_20) 
);
defparam n1134_s15.INIT=8'h53;
  LUT4 n1135_s14 (
    .F(n1135_18),
    .I0(n878_26),
    .I1(ff_next_vram3[4]),
    .I2(w_screen_mode_vram_rdata[12]),
    .I3(ff_phase[1]) 
);
defparam n1135_s14.INIT=16'h0FBB;
  LUT3 n1135_s15 (
    .F(n1135_19),
    .I0(reg_text_back_color[4]),
    .I1(reg_backdrop_color[4]),
    .I2(n1132_20) 
);
defparam n1135_s15.INIT=8'h53;
  LUT3 n1136_s15 (
    .F(n1136_19),
    .I0(reg_text_back_color[3]),
    .I1(reg_backdrop_color[3]),
    .I2(n1132_20) 
);
defparam n1136_s15.INIT=8'hAC;
  LUT3 n1137_s14 (
    .F(n1137_18),
    .I0(reg_text_back_color[2]),
    .I1(reg_backdrop_color[2]),
    .I2(n1132_20) 
);
defparam n1137_s14.INIT=8'hAC;
  LUT3 n1138_s14 (
    .F(n1138_18),
    .I0(reg_text_back_color[1]),
    .I1(reg_backdrop_color[1]),
    .I2(n1132_20) 
);
defparam n1138_s14.INIT=8'hAC;
  LUT3 n1139_s14 (
    .F(n1139_18),
    .I0(reg_text_back_color[0]),
    .I1(reg_backdrop_color[0]),
    .I2(n1132_20) 
);
defparam n1139_s14.INIT=8'hAC;
  LUT4 n1140_s10 (
    .F(n1140_14),
    .I0(n2043_10),
    .I1(n566_31),
    .I2(n878_26),
    .I3(ff_phase[1]) 
);
defparam n1140_s10.INIT=16'hEEF0;
  LUT4 n1140_s11 (
    .F(n1140_15),
    .I0(n2043_10),
    .I1(n830_9),
    .I2(w_screen_mode_vram_rdata[23]),
    .I3(n566_31) 
);
defparam n1140_s11.INIT=16'h0777;
  LUT4 n1141_s10 (
    .F(n1141_14),
    .I0(n2043_10),
    .I1(n831_9),
    .I2(w_screen_mode_vram_rdata[22]),
    .I3(n566_31) 
);
defparam n1141_s10.INIT=16'h0777;
  LUT4 n1142_s10 (
    .F(n1142_14),
    .I0(n2043_10),
    .I1(n832_9),
    .I2(w_screen_mode_vram_rdata[21]),
    .I3(n566_31) 
);
defparam n1142_s10.INIT=16'h0777;
  LUT4 n1143_s10 (
    .F(n1143_14),
    .I0(n2043_10),
    .I1(n833_9),
    .I2(w_screen_mode_vram_rdata[20]),
    .I3(n566_31) 
);
defparam n1143_s10.INIT=16'h0777;
  LUT3 n1144_s10 (
    .F(n1144_14),
    .I0(n834_9),
    .I1(ff_next_vram5[3]),
    .I2(n2043_10) 
);
defparam n1144_s10.INIT=8'hAC;
  LUT2 n1144_s11 (
    .F(n1144_15),
    .I0(n566_31),
    .I1(ff_phase[1]) 
);
defparam n1144_s11.INIT=4'h4;
  LUT3 n1145_s10 (
    .F(n1145_14),
    .I0(n835_9),
    .I1(ff_next_vram5[2]),
    .I2(n2043_10) 
);
defparam n1145_s10.INIT=8'hAC;
  LUT3 n1146_s10 (
    .F(n1146_14),
    .I0(ff_next_vram5[1]),
    .I1(n836_9),
    .I2(n2043_10) 
);
defparam n1146_s10.INIT=8'hCA;
  LUT3 n1147_s10 (
    .F(n1147_14),
    .I0(ff_next_vram5[0]),
    .I1(n837_9),
    .I2(n2043_10) 
);
defparam n1147_s10.INIT=8'hCA;
  LUT4 n1148_s11 (
    .F(n1148_15),
    .I0(n878_26),
    .I1(ff_next_vram1[7]),
    .I2(n830_9),
    .I3(ff_phase[0]) 
);
defparam n1148_s11.INIT=16'h0FBB;
  LUT4 n1149_s11 (
    .F(n1149_15),
    .I0(n878_26),
    .I1(ff_next_vram1[6]),
    .I2(n831_9),
    .I3(ff_phase[0]) 
);
defparam n1149_s11.INIT=16'h0FBB;
  LUT4 n1150_s11 (
    .F(n1150_15),
    .I0(n878_26),
    .I1(ff_next_vram1[5]),
    .I2(n832_9),
    .I3(ff_phase[0]) 
);
defparam n1150_s11.INIT=16'h0FBB;
  LUT4 n1151_s11 (
    .F(n1151_15),
    .I0(n878_26),
    .I1(ff_next_vram1[4]),
    .I2(n833_9),
    .I3(ff_phase[0]) 
);
defparam n1151_s11.INIT=16'h0FBB;
  LUT2 n1152_s14 (
    .F(n1152_18),
    .I0(ff_phase[1]),
    .I1(ff_phase[0]) 
);
defparam n1152_s14.INIT=4'h4;
  LUT4 n1497_s23 (
    .F(n1497_31),
    .I0(ff_next_vram7[7]),
    .I1(n854_31),
    .I2(n1505_14),
    .I3(n1541_11) 
);
defparam n1497_s23.INIT=16'h770F;
  LUT4 n1498_s23 (
    .F(n1498_31),
    .I0(n854_31),
    .I1(ff_next_vram7[6]),
    .I2(n1506_11),
    .I3(n1541_11) 
);
defparam n1498_s23.INIT=16'h770F;
  LUT4 n1499_s22 (
    .F(n1499_30),
    .I0(n854_31),
    .I1(ff_next_vram7[5]),
    .I2(n1507_11),
    .I3(n1541_11) 
);
defparam n1499_s22.INIT=16'h770F;
  LUT4 n1500_s22 (
    .F(n1500_30),
    .I0(n854_31),
    .I1(ff_next_vram7[4]),
    .I2(n1508_11),
    .I3(n1541_11) 
);
defparam n1500_s22.INIT=16'h770F;
  LUT4 n1501_s20 (
    .F(n1501_24),
    .I0(n1501_27),
    .I1(ff_next_vram7[3]),
    .I2(w_screen_mode[3]),
    .I3(n854_31) 
);
defparam n1501_s20.INIT=16'h0C0A;
  LUT4 n1501_s21 (
    .F(n1501_25),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram4_7_8),
    .I2(reg_backdrop_color[3]),
    .I3(n2043_10) 
);
defparam n1501_s21.INIT=16'h0777;
  LUT4 n1502_s20 (
    .F(n1502_24),
    .I0(n1502_27),
    .I1(ff_next_vram7[2]),
    .I2(w_screen_mode[3]),
    .I3(n854_31) 
);
defparam n1502_s20.INIT=16'h0C0A;
  LUT4 n1502_s21 (
    .F(n1502_25),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram4_7_8),
    .I2(reg_backdrop_color[2]),
    .I3(n2043_10) 
);
defparam n1502_s21.INIT=16'h0777;
  LUT3 n1503_s20 (
    .F(n1503_24),
    .I0(n1503_26),
    .I1(ff_next_vram7[1]),
    .I2(n854_31) 
);
defparam n1503_s20.INIT=8'hCA;
  LUT4 n1503_s21 (
    .F(n1503_25),
    .I0(ff_next_vram2[1]),
    .I1(reg_backdrop_color[1]),
    .I2(n2043_7),
    .I3(n1541_11) 
);
defparam n1503_s21.INIT=16'hCACC;
  LUT3 n1504_s20 (
    .F(n1504_24),
    .I0(n1504_26),
    .I1(ff_next_vram7[0]),
    .I2(n854_31) 
);
defparam n1504_s20.INIT=8'hCA;
  LUT4 n1504_s21 (
    .F(n1504_25),
    .I0(ff_next_vram2[0]),
    .I1(reg_backdrop_color[0]),
    .I2(n2043_7),
    .I3(n1541_11) 
);
defparam n1504_s21.INIT=16'hCACC;
  LUT4 ff_screen_h_in_active_s5 (
    .F(ff_screen_h_in_active_10),
    .I0(n358_8),
    .I1(ff_pos_x_5_10),
    .I2(ff_screen_h_in_active_11),
    .I3(ff_state_1_7) 
);
defparam ff_screen_h_in_active_s5.INIT=16'hF800;
  LUT4 n751_s8 (
    .F(n751_12),
    .I0(n758_23),
    .I1(reg_color_table_base[17]),
    .I2(n751_21),
    .I3(n751_16) 
);
defparam n751_s8.INIT=16'h7F00;
  LUT3 n752_s7 (
    .F(n752_11),
    .I0(n752_12),
    .I1(n758_23),
    .I2(n752_13) 
);
defparam n752_s7.INIT=8'h0B;
  LUT4 n753_s7 (
    .F(n753_11),
    .I0(n2043_10),
    .I1(n758_23),
    .I2(reg_color_table_base[16]),
    .I3(n753_13) 
);
defparam n753_s7.INIT=16'h007F;
  LUT4 n753_s8 (
    .F(n753_12),
    .I0(n758_23),
    .I1(n751_21),
    .I2(reg_color_table_base[15]),
    .I3(n753_14) 
);
defparam n753_s8.INIT=16'h007F;
  LUT3 n754_s7 (
    .F(n754_11),
    .I0(n754_12),
    .I1(n758_23),
    .I2(n754_13) 
);
defparam n754_s7.INIT=8'hB0;
  LUT3 n755_s7 (
    .F(n755_11),
    .I0(n755_12),
    .I1(n758_23),
    .I2(n755_13) 
);
defparam n755_s7.INIT=8'hB0;
  LUT3 n756_s7 (
    .F(n756_11),
    .I0(n756_14),
    .I1(n756_26),
    .I2(n751_14) 
);
defparam n756_s7.INIT=8'h0B;
  LUT4 n756_s8 (
    .F(n756_12),
    .I0(n756_16),
    .I1(n756_17),
    .I2(reg_color_table_base[12]),
    .I3(n758_23) 
);
defparam n756_s8.INIT=16'hE000;
  LUT4 n756_s9 (
    .F(n756_13),
    .I0(n756_18),
    .I1(reg_pattern_name_table_base[12]),
    .I2(ff_next_vram0_7_9),
    .I3(n756_19) 
);
defparam n756_s9.INIT=16'hBF00;
  LUT3 n757_s8 (
    .F(n757_12),
    .I0(reg_pattern_name_table_base[10]),
    .I1(w_pixel_pos_y_Z[3]),
    .I2(n566_31) 
);
defparam n757_s8.INIT=8'h80;
  LUT4 n757_s9 (
    .F(n757_13),
    .I0(n757_15),
    .I1(reg_pattern_name_table_base[11]),
    .I2(n757_12),
    .I3(ff_next_vram0_7_9) 
);
defparam n757_s9.INIT=16'hF400;
  LUT4 n757_s10 (
    .F(n757_14),
    .I0(n757_30),
    .I1(n757_17),
    .I2(reg_pattern_generator_table_base[11]),
    .I3(n757_18) 
);
defparam n757_s10.INIT=16'h001F;
  LUT4 n758_s7 (
    .F(n758_11),
    .I0(n758_15),
    .I1(ff_next_vram0[7]),
    .I2(n756_16),
    .I3(reg_color_table_base[10]) 
);
defparam n758_s7.INIT=16'hF800;
  LUT4 n758_s8 (
    .F(n758_12),
    .I0(ff_next_vram0[7]),
    .I1(ff_next_vram4_7_8),
    .I2(reg_color_table_base[11]),
    .I3(n2043_10) 
);
defparam n758_s8.INIT=16'h0777;
  LUT4 n758_s10 (
    .F(n758_14),
    .I0(n758_21),
    .I1(w_pixel_pos_y_Z[2]),
    .I2(n758_17),
    .I3(n758_18) 
);
defparam n758_s10.INIT=16'h0700;
  LUT4 n759_s7 (
    .F(n759_11),
    .I0(n756_16),
    .I1(n759_14),
    .I2(reg_color_table_base[9]),
    .I3(n759_15) 
);
defparam n759_s7.INIT=16'h1F00;
  LUT3 n759_s8 (
    .F(n759_12),
    .I0(n759_16),
    .I1(n759_17),
    .I2(ff_next_vram0_7_9) 
);
defparam n759_s8.INIT=8'h70;
  LUT3 n759_s9 (
    .F(n759_13),
    .I0(n757_30),
    .I1(ff_next_vram4[6]),
    .I2(n759_18) 
);
defparam n759_s9.INIT=8'h70;
  LUT3 n760_s7 (
    .F(n760_11),
    .I0(n760_14),
    .I1(n760_15),
    .I2(ff_next_vram0_7_9) 
);
defparam n760_s7.INIT=8'h70;
  LUT4 n760_s8 (
    .F(n760_12),
    .I0(n756_16),
    .I1(reg_color_table_base[8]),
    .I2(n760_16),
    .I3(n758_23) 
);
defparam n760_s8.INIT=16'h8F00;
  LUT3 n760_s9 (
    .F(n760_13),
    .I0(n757_30),
    .I1(ff_next_vram4[5]),
    .I2(n760_17) 
);
defparam n760_s9.INIT=8'h70;
  LUT4 n761_s7 (
    .F(n761_11),
    .I0(ff_next_vram1_3_9),
    .I1(w_pixel_pos_y_Z[0]),
    .I2(n761_15),
    .I3(ff_next_vram0_7_9) 
);
defparam n761_s7.INIT=16'h8F00;
  LUT4 n761_s8 (
    .F(n761_12),
    .I0(n756_16),
    .I1(reg_color_table_base[7]),
    .I2(n761_16),
    .I3(n758_23) 
);
defparam n761_s8.INIT=16'h8F00;
  LUT4 n761_s10 (
    .F(n761_14),
    .I0(ff_next_vram4[4]),
    .I1(n757_30),
    .I2(ff_next_vram0[4]),
    .I3(n751_13) 
);
defparam n761_s10.INIT=16'h0777;
  LUT3 n762_s7 (
    .F(n762_11),
    .I0(n762_14),
    .I1(n762_15),
    .I2(ff_next_vram0_7_9) 
);
defparam n762_s7.INIT=8'h70;
  LUT4 n762_s8 (
    .F(n762_12),
    .I0(n756_16),
    .I1(reg_color_table_base[6]),
    .I2(n762_16),
    .I3(n758_23) 
);
defparam n762_s8.INIT=16'h8F00;
  LUT3 n762_s9 (
    .F(n762_13),
    .I0(n757_30),
    .I1(ff_next_vram4[3]),
    .I2(n762_17) 
);
defparam n762_s9.INIT=8'h70;
  LUT4 n763_s7 (
    .F(n763_11),
    .I0(ff_next_vram2_7_17),
    .I1(w_pattern_name_t12_pre[5]),
    .I2(w_pos_x[6]),
    .I3(ff_next_vram1_3_9) 
);
defparam n763_s7.INIT=16'h0777;
  LUT4 n763_s8 (
    .F(n763_12),
    .I0(n878_26),
    .I1(w_pixel_pos_y_Z[3]),
    .I2(w_pattern_name_t12_pre[4]),
    .I3(n2043_10) 
);
defparam n763_s8.INIT=16'h0FBB;
  LUT4 n763_s9 (
    .F(n763_13),
    .I0(n763_14),
    .I1(ff_next_vram0[2]),
    .I2(n763_15),
    .I3(n763_16) 
);
defparam n763_s9.INIT=16'h0B00;
  LUT4 n764_s7 (
    .F(n764_11),
    .I0(n878_26),
    .I1(w_pos_x[7]),
    .I2(w_pattern_name_t12_pre[3]),
    .I3(n2043_10) 
);
defparam n764_s7.INIT=16'h0FBB;
  LUT4 n764_s8 (
    .F(n764_12),
    .I0(ff_next_vram2_7_17),
    .I1(w_pattern_name_t12_pre[4]),
    .I2(w_pos_x[5]),
    .I3(ff_next_vram1_3_9) 
);
defparam n764_s8.INIT=16'h0777;
  LUT4 n764_s9 (
    .F(n764_13),
    .I0(n763_14),
    .I1(ff_next_vram0[1]),
    .I2(n764_14),
    .I3(n764_15) 
);
defparam n764_s9.INIT=16'h0B00;
  LUT4 n765_s7 (
    .F(n765_11),
    .I0(ff_next_vram1_3_9),
    .I1(w_pos_x[4]),
    .I2(n765_14),
    .I3(n765_15) 
);
defparam n765_s7.INIT=16'h7000;
  LUT4 n765_s8 (
    .F(n765_12),
    .I0(n2043_10),
    .I1(w_pattern_name_t12_pre[6]),
    .I2(n765_16),
    .I3(n758_23) 
);
defparam n765_s8.INIT=16'hF800;
  LUT4 n765_s9 (
    .F(n765_13),
    .I0(n765_17),
    .I1(n757_26),
    .I2(n763_14),
    .I3(ff_next_vram0[0]) 
);
defparam n765_s9.INIT=16'hB0BB;
  LUT3 n766_s8 (
    .F(n766_12),
    .I0(n766_15),
    .I1(n766_16),
    .I2(ff_next_vram0_7_9) 
);
defparam n766_s8.INIT=8'h70;
  LUT4 n766_s9 (
    .F(n766_13),
    .I0(ff_next_vram4_7_8),
    .I1(n758_23),
    .I2(w_pixel_pos_y_Z[4]),
    .I3(n766_17) 
);
defparam n766_s9.INIT=16'h007F;
  LUT4 n767_s7 (
    .F(n767_11),
    .I0(n756_16),
    .I1(ff_next_vram0[4]),
    .I2(n767_13),
    .I3(n758_23) 
);
defparam n767_s7.INIT=16'h8F00;
  LUT4 n767_s8 (
    .F(n767_12),
    .I0(n767_14),
    .I1(ff_pos_x[1]),
    .I2(n761_18),
    .I3(n767_17) 
);
defparam n767_s8.INIT=16'hCA00;
  LUT3 n768_s8 (
    .F(n768_12),
    .I0(n768_13),
    .I1(n767_17),
    .I2(n768_14) 
);
defparam n768_s8.INIT=8'h0B;
  LUT2 ff_next_vram1_7_s4 (
    .F(ff_next_vram1_7_9),
    .I0(n566_31),
    .I1(ff_next_vram2_7_17) 
);
defparam ff_next_vram1_7_s4.INIT=4'h1;
  LUT4 ff_next_vram1_7_s6 (
    .F(ff_next_vram1_7_11),
    .I0(ff_phase[0]),
    .I1(n2043_7),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram1_7_12) 
);
defparam ff_next_vram1_7_s6.INIT=16'h8F00;
  LUT4 ff_next_vram1_3_s4 (
    .F(ff_next_vram1_3_9),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(w_sprite_mode2_4) 
);
defparam ff_next_vram1_3_s4.INIT=16'h1800;
  LUT2 ff_next_vram2_7_s4 (
    .F(ff_next_vram2_7_9),
    .I0(ff_phase[1]),
    .I1(ff_phase[2]) 
);
defparam ff_next_vram2_7_s4.INIT=4'h1;
  LUT4 ff_next_vram2_7_s6 (
    .F(ff_next_vram2_7_11),
    .I0(ff_next_vram2_7_21),
    .I1(ff_next_vram2_7_15),
    .I2(ff_phase[2]),
    .I3(n481_5) 
);
defparam ff_next_vram2_7_s6.INIT=16'hC500;
  LUT4 ff_next_vram3_7_s4 (
    .F(ff_next_vram3_7_9),
    .I0(ff_phase[0]),
    .I1(n1144_15),
    .I2(ff_next_vram3_7_14),
    .I3(n481_5) 
);
defparam ff_next_vram3_7_s4.INIT=16'h0100;
  LUT4 ff_next_vram4_7_s4 (
    .F(ff_next_vram4_7_8),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(reg_screen_mode[1]) 
);
defparam ff_next_vram4_7_s4.INIT=16'h0100;
  LUT2 n184_s3 (
    .F(n184_8),
    .I0(ff_state_1_7),
    .I1(ff_pos_x_5_10) 
);
defparam n184_s3.INIT=4'h8;
  LUT2 n181_s3 (
    .F(n181_8),
    .I0(ff_pos_x[1]),
    .I1(ff_pos_x[2]) 
);
defparam n181_s3.INIT=4'h8;
  LUT4 n1826_s3 (
    .F(n1826_8),
    .I0(n2043_6),
    .I1(w_screen_pos_x_Z[3]),
    .I2(n2043_10),
    .I3(n2043_5) 
);
defparam n1826_s3.INIT=16'h000D;
  LUT4 n560_s2 (
    .F(n560_7),
    .I0(n566_31),
    .I1(n878_27),
    .I2(n2043_10),
    .I3(ff_phase[0]) 
);
defparam n560_s2.INIT=16'h0305;
  LUT4 n560_s3 (
    .F(n560_8),
    .I0(reg_screen_mode[1]),
    .I1(ff_vram_address_17_7),
    .I2(n560_9),
    .I3(n560_10) 
);
defparam n560_s3.INIT=16'h4D00;
  LUT3 n140_s4 (
    .F(n140_9),
    .I0(ff_pos_x_5_16),
    .I1(n358_8),
    .I2(ff_screen_h_in_active_11) 
);
defparam n140_s4.INIT=8'h0B;
  LUT2 n258_s5 (
    .F(n258_10),
    .I0(w_screen_pos_x_Z[12]),
    .I1(n1333_21) 
);
defparam n258_s5.INIT=4'h4;
  LUT4 n258_s6 (
    .F(n258_11),
    .I0(n358_8),
    .I1(w_screen_pos_x_Z[7]),
    .I2(ff_state_1_7),
    .I3(n258_12) 
);
defparam n258_s6.INIT=16'hD000;
  LUT4 n2043_s4 (
    .F(n2043_7),
    .I0(n2043_8),
    .I1(ff_vram_address_17_7),
    .I2(reg_screen_mode[0]),
    .I3(reg_screen_mode[1]) 
);
defparam n2043_s4.INIT=16'hF335;
  LUT4 n1505_s5 (
    .F(n1505_8),
    .I0(n1505_10),
    .I1(n2043_10),
    .I2(ff_next_vram0[7]),
    .I3(n854_31) 
);
defparam n1505_s5.INIT=16'h0777;
  LUT4 n1506_s5 (
    .F(n1506_8),
    .I0(n1506_9),
    .I1(n2043_10),
    .I2(ff_next_vram0[6]),
    .I3(n854_31) 
);
defparam n1506_s5.INIT=16'h0777;
  LUT4 n1507_s5 (
    .F(n1507_8),
    .I0(n1507_9),
    .I1(n2043_10),
    .I2(ff_next_vram0[5]),
    .I3(n854_31) 
);
defparam n1507_s5.INIT=16'h0777;
  LUT4 n1508_s5 (
    .F(n1508_8),
    .I0(n1508_9),
    .I1(n2043_10),
    .I2(ff_next_vram0[4]),
    .I3(n854_31) 
);
defparam n1508_s5.INIT=16'h0777;
  LUT4 n1509_s5 (
    .F(n1509_8),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(n1509_10),
    .I3(w_screen_mode[3]) 
);
defparam n1509_s5.INIT=16'h5300;
  LUT4 n1509_s6 (
    .F(n1509_9),
    .I0(n1505_10),
    .I1(ff_next_vram0[3]),
    .I2(w_screen_mode[3]),
    .I3(n854_31) 
);
defparam n1509_s6.INIT=16'h0305;
  LUT4 n1510_s4 (
    .F(n1510_7),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(n1509_10),
    .I3(w_screen_mode[3]) 
);
defparam n1510_s4.INIT=16'h5300;
  LUT4 n1510_s5 (
    .F(n1510_8),
    .I0(n1506_9),
    .I1(ff_next_vram0[2]),
    .I2(w_screen_mode[3]),
    .I3(n854_31) 
);
defparam n1510_s5.INIT=16'h0305;
  LUT4 n1511_s3 (
    .F(n1511_6),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(n1509_10),
    .I3(w_screen_mode[3]) 
);
defparam n1511_s3.INIT=16'h3500;
  LUT4 n1511_s4 (
    .F(n1511_7),
    .I0(n1507_9),
    .I1(ff_next_vram0[1]),
    .I2(w_screen_mode[3]),
    .I3(n854_31) 
);
defparam n1511_s4.INIT=16'h0305;
  LUT4 n1512_s3 (
    .F(n1512_6),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(n1509_10),
    .I3(w_screen_mode[3]) 
);
defparam n1512_s3.INIT=16'h3500;
  LUT4 n1512_s4 (
    .F(n1512_7),
    .I0(n1508_9),
    .I1(ff_next_vram0[0]),
    .I2(w_screen_mode[3]),
    .I3(n854_31) 
);
defparam n1512_s4.INIT=16'h0305;
  LUT4 n1513_s3 (
    .F(n1513_6),
    .I0(n1513_7),
    .I1(n2043_10),
    .I2(ff_next_vram1[7]),
    .I3(n854_31) 
);
defparam n1513_s3.INIT=16'h0777;
  LUT4 n1514_s3 (
    .F(n1514_6),
    .I0(n1514_7),
    .I1(n2043_10),
    .I2(ff_next_vram1[6]),
    .I3(n854_31) 
);
defparam n1514_s3.INIT=16'h0777;
  LUT4 n1515_s3 (
    .F(n1515_6),
    .I0(n1515_7),
    .I1(n2043_10),
    .I2(ff_next_vram1[5]),
    .I3(n854_31) 
);
defparam n1515_s3.INIT=16'h0777;
  LUT4 n1516_s3 (
    .F(n1516_6),
    .I0(n1516_7),
    .I1(n2043_10),
    .I2(ff_next_vram1[4]),
    .I3(n854_31) 
);
defparam n1516_s3.INIT=16'h0777;
  LUT4 n1517_s3 (
    .F(n1517_6),
    .I0(n1517_8),
    .I1(ff_next_vram1[3]),
    .I2(w_screen_mode[3]),
    .I3(n854_31) 
);
defparam n1517_s3.INIT=16'h0C0A;
  LUT4 n1517_s4 (
    .F(n1517_7),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(n1517_9),
    .I3(w_screen_mode[3]) 
);
defparam n1517_s4.INIT=16'hAC00;
  LUT4 n1518_s3 (
    .F(n1518_6),
    .I0(n1518_8),
    .I1(ff_next_vram1[2]),
    .I2(w_screen_mode[3]),
    .I3(n854_31) 
);
defparam n1518_s3.INIT=16'h0C0A;
  LUT4 n1518_s4 (
    .F(n1518_7),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(n1517_9),
    .I3(w_screen_mode[3]) 
);
defparam n1518_s4.INIT=16'hAC00;
  LUT4 n1519_s3 (
    .F(n1519_6),
    .I0(n1519_8),
    .I1(ff_next_vram1[1]),
    .I2(w_screen_mode[3]),
    .I3(n854_31) 
);
defparam n1519_s3.INIT=16'h0C0A;
  LUT4 n1519_s4 (
    .F(n1519_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(n1517_9),
    .I3(w_screen_mode[3]) 
);
defparam n1519_s4.INIT=16'hCA00;
  LUT4 n1520_s3 (
    .F(n1520_6),
    .I0(n1520_8),
    .I1(ff_next_vram1[0]),
    .I2(w_screen_mode[3]),
    .I3(n854_31) 
);
defparam n1520_s3.INIT=16'h0C0A;
  LUT4 n1520_s4 (
    .F(n1520_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(n1517_9),
    .I3(w_screen_mode[3]) 
);
defparam n1520_s4.INIT=16'hCA00;
  LUT4 n1521_s3 (
    .F(n1521_6),
    .I0(n1521_7),
    .I1(n2043_10),
    .I2(ff_next_vram2[7]),
    .I3(n854_31) 
);
defparam n1521_s3.INIT=16'h0777;
  LUT4 n1523_s3 (
    .F(n1523_6),
    .I0(n1523_7),
    .I1(n2043_10),
    .I2(ff_next_vram2[5]),
    .I3(n854_31) 
);
defparam n1523_s3.INIT=16'h0777;
  LUT3 n1525_s4 (
    .F(n1525_7),
    .I0(n2043_10),
    .I1(ff_next_vram1[2]),
    .I2(n1525_10) 
);
defparam n1525_s4.INIT=8'h0D;
  LUT3 n1529_s3 (
    .F(n1529_6),
    .I0(ff_next_vram5[7]),
    .I1(ff_next_vram3[3]),
    .I2(n2043_10) 
);
defparam n1529_s3.INIT=8'h40;
  LUT2 n1529_s4 (
    .F(n1529_7),
    .I0(n1529_8),
    .I1(ff_next_vram3[7]) 
);
defparam n1529_s4.INIT=4'h4;
  LUT3 n1530_s3 (
    .F(n1530_6),
    .I0(ff_next_vram5[7]),
    .I1(ff_next_vram3[2]),
    .I2(n2043_10) 
);
defparam n1530_s3.INIT=8'h40;
  LUT2 n1530_s4 (
    .F(n1530_7),
    .I0(n1529_8),
    .I1(ff_next_vram3[6]) 
);
defparam n1530_s4.INIT=4'h4;
  LUT3 n1531_s3 (
    .F(n1531_6),
    .I0(ff_next_vram5[7]),
    .I1(ff_next_vram3[1]),
    .I2(n2043_10) 
);
defparam n1531_s3.INIT=8'h40;
  LUT2 n1531_s4 (
    .F(n1531_7),
    .I0(n1529_8),
    .I1(ff_next_vram3[5]) 
);
defparam n1531_s4.INIT=4'h4;
  LUT3 n1532_s3 (
    .F(n1532_6),
    .I0(ff_next_vram5[7]),
    .I1(ff_next_vram3[0]),
    .I2(n2043_10) 
);
defparam n1532_s3.INIT=8'h40;
  LUT2 n1532_s4 (
    .F(n1532_7),
    .I0(n1529_8),
    .I1(ff_next_vram3[4]) 
);
defparam n1532_s4.INIT=4'h4;
  LUT4 n1533_s3 (
    .F(n1533_6),
    .I0(n1533_8),
    .I1(ff_next_vram2[7]),
    .I2(n2043_7),
    .I3(w_screen_mode[3]) 
);
defparam n1533_s3.INIT=16'hAC00;
  LUT4 n1533_s4 (
    .F(n1533_7),
    .I0(n1533_9),
    .I1(ff_next_vram3[3]),
    .I2(w_screen_mode[3]),
    .I3(n854_31) 
);
defparam n1533_s4.INIT=16'h0C0A;
  LUT4 n1534_s5 (
    .F(n1534_8),
    .I0(n1534_9),
    .I1(ff_next_vram3[2]),
    .I2(w_screen_mode[3]),
    .I3(n854_31) 
);
defparam n1534_s5.INIT=16'h0C0A;
  LUT4 n1535_s3 (
    .F(n1535_6),
    .I0(n1535_8),
    .I1(ff_next_vram2[5]),
    .I2(n2043_7),
    .I3(w_screen_mode[3]) 
);
defparam n1535_s3.INIT=16'hAC00;
  LUT4 n1535_s4 (
    .F(n1535_7),
    .I0(n1535_9),
    .I1(ff_next_vram3[1]),
    .I2(w_screen_mode[3]),
    .I3(n854_31) 
);
defparam n1535_s4.INIT=16'h0C0A;
  LUT4 n1536_s3 (
    .F(n1536_6),
    .I0(n1536_8),
    .I1(ff_next_vram2[4]),
    .I2(n2043_7),
    .I3(w_screen_mode[3]) 
);
defparam n1536_s3.INIT=16'hAC00;
  LUT4 n1536_s4 (
    .F(n1536_7),
    .I0(n1536_9),
    .I1(ff_next_vram3[0]),
    .I2(w_screen_mode[3]),
    .I3(n854_31) 
);
defparam n1536_s4.INIT=16'h0C0A;
  LUT4 n1537_s3 (
    .F(n1537_6),
    .I0(n1537_7),
    .I1(n2043_10),
    .I2(ff_next_vram4[7]),
    .I3(n854_31) 
);
defparam n1537_s3.INIT=16'h0777;
  LUT4 n1538_s3 (
    .F(n1538_6),
    .I0(n1538_7),
    .I1(n2043_10),
    .I2(ff_next_vram4[6]),
    .I3(n854_31) 
);
defparam n1538_s3.INIT=16'h0777;
  LUT4 n1539_s3 (
    .F(n1539_6),
    .I0(n1539_7),
    .I1(n2043_10),
    .I2(ff_next_vram4[5]),
    .I3(n854_31) 
);
defparam n1539_s3.INIT=16'h0777;
  LUT4 n1540_s3 (
    .F(n1540_6),
    .I0(n1540_7),
    .I1(n2043_10),
    .I2(ff_next_vram4[4]),
    .I3(n854_31) 
);
defparam n1540_s3.INIT=16'h0777;
  LUT3 n1541_s6 (
    .F(n1541_9),
    .I0(n1521_7),
    .I1(ff_next_vram4[3]),
    .I2(n854_31) 
);
defparam n1541_s6.INIT=8'hCA;
  LUT3 n1542_s5 (
    .F(n1542_8),
    .I0(n1522_7),
    .I1(ff_next_vram4[2]),
    .I2(n854_31) 
);
defparam n1542_s5.INIT=8'h35;
  LUT3 n1543_s5 (
    .F(n1543_8),
    .I0(n1523_7),
    .I1(ff_next_vram4[1]),
    .I2(n854_31) 
);
defparam n1543_s5.INIT=8'h35;
  LUT3 n1544_s5 (
    .F(n1544_8),
    .I0(n1524_7),
    .I1(ff_next_vram4[0]),
    .I2(n854_31) 
);
defparam n1544_s5.INIT=8'h35;
  LUT4 n1545_s3 (
    .F(n1545_6),
    .I0(n1545_7),
    .I1(n2043_10),
    .I2(ff_next_vram5[7]),
    .I3(n854_31) 
);
defparam n1545_s3.INIT=16'h0777;
  LUT4 n1546_s3 (
    .F(n1546_6),
    .I0(n1546_7),
    .I1(n2043_10),
    .I2(ff_next_vram5[6]),
    .I3(n854_31) 
);
defparam n1546_s3.INIT=16'h0777;
  LUT4 n1547_s3 (
    .F(n1547_6),
    .I0(n1547_7),
    .I1(n2043_10),
    .I2(ff_next_vram5[5]),
    .I3(n854_31) 
);
defparam n1547_s3.INIT=16'h0777;
  LUT4 n1548_s3 (
    .F(n1548_6),
    .I0(n1548_7),
    .I1(n2043_10),
    .I2(ff_next_vram5[4]),
    .I3(n854_31) 
);
defparam n1548_s3.INIT=16'h0777;
  LUT4 n1549_s3 (
    .F(n1549_6),
    .I0(n1549_8),
    .I1(ff_next_vram2[3]),
    .I2(n2043_7),
    .I3(w_screen_mode[3]) 
);
defparam n1549_s3.INIT=16'h5C00;
  LUT4 n1549_s4 (
    .F(n1549_7),
    .I0(n1549_9),
    .I1(ff_next_vram5[3]),
    .I2(w_screen_mode[3]),
    .I3(n854_31) 
);
defparam n1549_s4.INIT=16'h0C0A;
  LUT4 n1550_s3 (
    .F(n1550_6),
    .I0(n1550_8),
    .I1(ff_next_vram2[2]),
    .I2(n2043_7),
    .I3(w_screen_mode[3]) 
);
defparam n1550_s3.INIT=16'hAC00;
  LUT4 n1550_s4 (
    .F(n1550_7),
    .I0(n1550_9),
    .I1(ff_next_vram5[2]),
    .I2(w_screen_mode[3]),
    .I3(n854_31) 
);
defparam n1550_s4.INIT=16'h0C0A;
  LUT4 n1551_s3 (
    .F(n1551_6),
    .I0(n1551_8),
    .I1(ff_next_vram2[1]),
    .I2(n2043_7),
    .I3(w_screen_mode[3]) 
);
defparam n1551_s3.INIT=16'hAC00;
  LUT4 n1551_s4 (
    .F(n1551_7),
    .I0(n1551_9),
    .I1(ff_next_vram5[1]),
    .I2(w_screen_mode[3]),
    .I3(n854_31) 
);
defparam n1551_s4.INIT=16'h0C0A;
  LUT4 n1552_s3 (
    .F(n1552_6),
    .I0(n1552_8),
    .I1(ff_next_vram2[0]),
    .I2(n2043_7),
    .I3(w_screen_mode[3]) 
);
defparam n1552_s3.INIT=16'hAC00;
  LUT4 n1552_s4 (
    .F(n1552_7),
    .I0(n1552_9),
    .I1(ff_next_vram5[0]),
    .I2(w_screen_mode[3]),
    .I3(n854_31) 
);
defparam n1552_s4.INIT=16'h0C0A;
  LUT2 n1553_s3 (
    .F(n1553_6),
    .I0(ff_next_vram6[7]),
    .I1(n854_31) 
);
defparam n1553_s3.INIT=4'h8;
  LUT2 n1554_s3 (
    .F(n1554_6),
    .I0(ff_next_vram6[6]),
    .I1(n854_31) 
);
defparam n1554_s3.INIT=4'h8;
  LUT4 n1555_s3 (
    .F(n1555_6),
    .I0(ff_next_vram6[5]),
    .I1(n854_31),
    .I2(reg_backdrop_color[1]),
    .I3(n2043_10) 
);
defparam n1555_s3.INIT=16'h0777;
  LUT4 n1556_s3 (
    .F(n1556_6),
    .I0(ff_next_vram6[4]),
    .I1(n854_31),
    .I2(reg_backdrop_color[0]),
    .I3(n2043_10) 
);
defparam n1556_s3.INIT=16'h0777;
  LUT4 n1557_s3 (
    .F(n1557_6),
    .I0(n1557_7),
    .I1(ff_next_vram6[3]),
    .I2(w_screen_mode[3]),
    .I3(n854_31) 
);
defparam n1557_s3.INIT=16'h0C0A;
  LUT4 n1558_s3 (
    .F(n1558_6),
    .I0(n1558_7),
    .I1(ff_next_vram6[2]),
    .I2(w_screen_mode[3]),
    .I3(n854_31) 
);
defparam n1558_s3.INIT=16'h0C0A;
  LUT4 n1559_s3 (
    .F(n1559_6),
    .I0(n1559_8),
    .I1(ff_next_vram6[1]),
    .I2(w_screen_mode[3]),
    .I3(n854_31) 
);
defparam n1559_s3.INIT=16'h0C0A;
  LUT4 n1559_s4 (
    .F(n1559_7),
    .I0(ff_next_vram2[1]),
    .I1(reg_backdrop_color[1]),
    .I2(n2043_7),
    .I3(w_screen_mode[3]) 
);
defparam n1559_s4.INIT=16'hCA00;
  LUT4 n1560_s3 (
    .F(n1560_6),
    .I0(n1560_8),
    .I1(ff_next_vram6[0]),
    .I2(w_screen_mode[3]),
    .I3(n854_31) 
);
defparam n1560_s3.INIT=16'h0C0A;
  LUT4 n1560_s4 (
    .F(n1560_7),
    .I0(ff_next_vram2[0]),
    .I1(reg_backdrop_color[0]),
    .I2(n2043_7),
    .I3(w_screen_mode[3]) 
);
defparam n1560_s4.INIT=16'hCA00;
  LUT4 n1778_s3 (
    .F(n1778_6),
    .I0(w_screen_pos_x_Z[8]),
    .I1(w_screen_pos_x_Z[9]),
    .I2(w_screen_pos_x_Z[10]),
    .I3(w_screen_pos_x_Z[11]) 
);
defparam n1778_s3.INIT=16'h0001;
  LUT2 n854_s26 (
    .F(n854_34),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]) 
);
defparam n854_s26.INIT=4'h8;
  LUT2 n860_s21 (
    .F(n860_25),
    .I0(w_screen_mode_vram_rdata[5]),
    .I1(ff_next_vram1_3_9) 
);
defparam n860_s21.INIT=4'h4;
  LUT2 n861_s21 (
    .F(n861_25),
    .I0(n837_9),
    .I1(n854_31) 
);
defparam n861_s21.INIT=4'h1;
  LUT3 n862_s26 (
    .F(n862_32),
    .I0(w_screen_mode_vram_rdata[15]),
    .I1(w_screen_mode_vram_rdata[31]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n862_s26.INIT=8'hCA;
  LUT3 n863_s25 (
    .F(n863_31),
    .I0(w_screen_mode_vram_rdata[14]),
    .I1(w_screen_mode_vram_rdata[30]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n863_s25.INIT=8'hCA;
  LUT3 n864_s25 (
    .F(n864_31),
    .I0(w_screen_mode_vram_rdata[13]),
    .I1(w_screen_mode_vram_rdata[29]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n864_s25.INIT=8'hCA;
  LUT3 n865_s25 (
    .F(n865_31),
    .I0(w_screen_mode_vram_rdata[12]),
    .I1(w_screen_mode_vram_rdata[28]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n865_s25.INIT=8'hCA;
  LUT4 n878_s21 (
    .F(n878_27),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[4]),
    .I2(reg_screen_mode[0]),
    .I3(reg_screen_mode[3]) 
);
defparam n878_s21.INIT=16'hF5C3;
  LUT4 n1124_s17 (
    .F(n1124_21),
    .I0(ff_next_vram2[7]),
    .I1(n854_31),
    .I2(reg_backdrop_color[7]),
    .I3(ff_next_vram2_7_17) 
);
defparam n1124_s17.INIT=16'h0777;
  LUT4 n1124_s18 (
    .F(n1124_22),
    .I0(ff_next_vram2[1]),
    .I1(ff_next_vram2[7]),
    .I2(ff_interleaving_page),
    .I3(n1124_23) 
);
defparam n1124_s18.INIT=16'h0C0A;
  LUT2 n1125_s17 (
    .F(n1125_21),
    .I0(ff_next_vram2[6]),
    .I1(n854_31) 
);
defparam n1125_s17.INIT=4'h8;
  LUT4 n1126_s16 (
    .F(n1126_20),
    .I0(ff_next_vram2[5]),
    .I1(n854_31),
    .I2(reg_backdrop_color[5]),
    .I3(ff_next_vram2_7_17) 
);
defparam n1126_s16.INIT=16'h0777;
  LUT2 n1127_s17 (
    .F(n1127_21),
    .I0(ff_next_vram2[4]),
    .I1(n854_31) 
);
defparam n1127_s17.INIT=4'h8;
  LUT2 n1128_s18 (
    .F(n1128_22),
    .I0(ff_phase[2]),
    .I1(ff_phase[1]) 
);
defparam n1128_s18.INIT=4'h4;
  LUT4 n1128_s19 (
    .F(n1128_23),
    .I0(ff_next_vram2_7_17),
    .I1(ff_next_vram2[3]),
    .I2(n834_9),
    .I3(n878_26) 
);
defparam n1128_s19.INIT=16'hBB0F;
  LUT4 n1129_s18 (
    .F(n1129_22),
    .I0(ff_next_vram2_7_17),
    .I1(ff_next_vram2[2]),
    .I2(n835_9),
    .I3(n878_26) 
);
defparam n1129_s18.INIT=16'hBB0F;
  LUT4 n1130_s18 (
    .F(n1130_22),
    .I0(ff_next_vram2[1]),
    .I1(n854_31),
    .I2(reg_backdrop_color[1]),
    .I3(ff_next_vram2_7_17) 
);
defparam n1130_s18.INIT=16'h0777;
  LUT4 n1131_s18 (
    .F(n1131_22),
    .I0(ff_next_vram2_7_17),
    .I1(ff_next_vram2[0]),
    .I2(n837_9),
    .I3(n878_26) 
);
defparam n1131_s18.INIT=16'hBB0F;
  LUT4 n1132_s16 (
    .F(n1132_20),
    .I0(ff_next_vram2[0]),
    .I1(ff_next_vram2[6]),
    .I2(ff_interleaving_page),
    .I3(n1124_23) 
);
defparam n1132_s16.INIT=16'h0C0A;
  LUT3 n1501_s23 (
    .F(n1501_27),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[0]) 
);
defparam n1501_s23.INIT=8'hCA;
  LUT3 n1502_s23 (
    .F(n1502_27),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[0]) 
);
defparam n1502_s23.INIT=8'hCA;
  LUT3 n1503_s22 (
    .F(n1503_26),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[0]) 
);
defparam n1503_s22.INIT=8'hAC;
  LUT3 n1504_s22 (
    .F(n1504_26),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[0]) 
);
defparam n1504_s22.INIT=8'hAC;
  LUT4 ff_pos_x_5_s5 (
    .F(ff_pos_x_5_10),
    .I0(w_scroll_pos_x[6]),
    .I1(w_scroll_pos_x[7]),
    .I2(ff_pos_x_5_11),
    .I3(ff_pos_x_5_12) 
);
defparam ff_pos_x_5_s5.INIT=16'h1000;
  LUT3 ff_screen_h_in_active_s6 (
    .F(ff_screen_h_in_active_11),
    .I0(n358_8),
    .I1(ff_screen_h_in_active_12),
    .I2(ff_screen_h_in_active_13) 
);
defparam ff_screen_h_in_active_s6.INIT=8'h40;
  LUT3 n751_s9 (
    .F(n751_13),
    .I0(n854_31),
    .I1(ff_next_vram4_7_8),
    .I2(n756_26) 
);
defparam n751_s9.INIT=8'h10;
  LUT4 n751_s10 (
    .F(n751_14),
    .I0(n2043_10),
    .I1(ff_next_vram4_7_8),
    .I2(ff_phase[0]),
    .I3(n1128_22) 
);
defparam n751_s10.INIT=16'hCA00;
  LUT4 n751_s12 (
    .F(n751_16),
    .I0(n758_21),
    .I1(reg_pattern_name_table_base[16]),
    .I2(reg_pattern_name_table_base[17]),
    .I3(n751_25) 
);
defparam n751_s12.INIT=16'h0777;
  LUT4 n752_s8 (
    .F(n752_12),
    .I0(reg_color_table_base[16]),
    .I1(n751_21),
    .I2(reg_color_table_base[17]),
    .I3(n2043_10) 
);
defparam n752_s8.INIT=16'h0777;
  LUT4 n752_s9 (
    .F(n752_13),
    .I0(ff_next_vram0_7_9),
    .I1(reg_pattern_name_table_base[16]),
    .I2(n758_21),
    .I3(n752_14) 
);
defparam n752_s9.INIT=16'h00F8;
  LUT3 n753_s9 (
    .F(n753_13),
    .I0(reg_pattern_name_table_base[14]),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(n758_21) 
);
defparam n753_s9.INIT=8'h80;
  LUT4 n753_s10 (
    .F(n753_14),
    .I0(n753_21),
    .I1(n854_31),
    .I2(n751_25),
    .I3(reg_pattern_name_table_base[15]) 
);
defparam n753_s10.INIT=16'hB000;
  LUT4 n754_s8 (
    .F(n754_12),
    .I0(reg_color_table_base[14]),
    .I1(n751_21),
    .I2(reg_color_table_base[15]),
    .I3(n2043_10) 
);
defparam n754_s8.INIT=16'h0777;
  LUT4 n754_s9 (
    .F(n754_13),
    .I0(n754_14),
    .I1(ff_next_vram0_7_9),
    .I2(reg_pattern_name_table_base[14]),
    .I3(n754_15) 
);
defparam n754_s9.INIT=16'h00BF;
  LUT4 n755_s8 (
    .F(n755_12),
    .I0(n2043_10),
    .I1(reg_color_table_base[14]),
    .I2(reg_color_table_base[13]),
    .I3(n751_21) 
);
defparam n755_s8.INIT=16'h0777;
  LUT4 n755_s9 (
    .F(n755_13),
    .I0(n755_17),
    .I1(n751_25),
    .I2(reg_pattern_name_table_base[13]),
    .I3(n755_15) 
);
defparam n755_s9.INIT=16'h00BF;
  LUT4 n756_s10 (
    .F(n756_14),
    .I0(n756_24),
    .I1(n2043_7),
    .I2(ff_next_vram2_7_17),
    .I3(n756_17) 
);
defparam n756_s10.INIT=16'h0007;
  LUT4 n756_s12 (
    .F(n756_16),
    .I0(w_screen_mode[3]),
    .I1(n761_18),
    .I2(n756_21),
    .I3(n2043_7) 
);
defparam n756_s12.INIT=16'h0100;
  LUT2 n756_s13 (
    .F(n756_17),
    .I0(w_pixel_pos_y_Z[7]),
    .I1(n758_15) 
);
defparam n756_s13.INIT=4'h8;
  LUT3 n756_s14 (
    .F(n756_18),
    .I0(n566_31),
    .I1(w_pixel_pos_y_Z[5]),
    .I2(n854_31) 
);
defparam n756_s14.INIT=8'hB0;
  LUT4 n756_s15 (
    .F(n756_19),
    .I0(n2043_10),
    .I1(n758_23),
    .I2(reg_color_table_base[13]),
    .I3(n756_22) 
);
defparam n756_s15.INIT=16'h007F;
  LUT4 n757_s11 (
    .F(n757_15),
    .I0(reg_screen_mode[0]),
    .I1(n761_18),
    .I2(n757_19),
    .I3(n757_20) 
);
defparam n757_s11.INIT=16'hCE03;
  LUT4 n757_s13 (
    .F(n757_17),
    .I0(n756_24),
    .I1(n2043_7),
    .I2(n757_21),
    .I3(n756_26) 
);
defparam n757_s13.INIT=16'h8F00;
  LUT4 n757_s14 (
    .F(n757_18),
    .I0(n757_22),
    .I1(n757_28),
    .I2(n757_24),
    .I3(n758_23) 
);
defparam n757_s14.INIT=16'hF400;
  LUT4 n758_s11 (
    .F(n758_15),
    .I0(reg_screen_mode[4]),
    .I1(reg_screen_mode[2]),
    .I2(reg_screen_mode[3]),
    .I3(w_sprite_mode2_4) 
);
defparam n758_s11.INIT=16'h1400;
  LUT4 n758_s13 (
    .F(n758_17),
    .I0(n2043_10),
    .I1(w_pattern_name_t12_pre[9]),
    .I2(reg_pattern_name_table_base[10]),
    .I3(n758_19) 
);
defparam n758_s13.INIT=16'hD000;
  LUT4 n758_s14 (
    .F(n758_18),
    .I0(ff_next_vram4[7]),
    .I1(n757_30),
    .I2(ff_next_vram0[7]),
    .I3(n751_13) 
);
defparam n758_s14.INIT=16'h0777;
  LUT2 n759_s10 (
    .F(n759_14),
    .I0(ff_next_vram0[6]),
    .I1(n758_15) 
);
defparam n759_s10.INIT=4'h8;
  LUT4 n759_s11 (
    .F(n759_15),
    .I0(n2043_10),
    .I1(reg_color_table_base[10]),
    .I2(ff_next_vram0[6]),
    .I3(ff_next_vram4_7_8) 
);
defparam n759_s11.INIT=16'h0777;
  LUT4 n759_s12 (
    .F(n759_16),
    .I0(n878_26),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(w_pattern_name_t12_pre[8]),
    .I3(n2043_10) 
);
defparam n759_s12.INIT=16'h0FBB;
  LUT4 n759_s13 (
    .F(n759_17),
    .I0(w_pixel_pos_y_Z[2]),
    .I1(ff_next_vram1_3_9),
    .I2(w_pattern_name_t12_pre[9]),
    .I3(ff_next_vram2_7_17) 
);
defparam n759_s13.INIT=16'h0777;
  LUT4 n759_s14 (
    .F(n759_18),
    .I0(w_pixel_pos_y_Z[1]),
    .I1(n758_21),
    .I2(ff_next_vram0[6]),
    .I3(n751_13) 
);
defparam n759_s14.INIT=16'h0777;
  LUT3 n760_s10 (
    .F(n760_14),
    .I0(n760_18),
    .I1(w_pattern_name_t12_pre[7]),
    .I2(n2043_10) 
);
defparam n760_s10.INIT=8'h35;
  LUT4 n760_s11 (
    .F(n760_15),
    .I0(w_pixel_pos_y_Z[1]),
    .I1(ff_next_vram1_3_9),
    .I2(w_pattern_name_t12_pre[8]),
    .I3(ff_next_vram2_7_17) 
);
defparam n760_s11.INIT=16'h0777;
  LUT3 n760_s12 (
    .F(n760_16),
    .I0(n2043_10),
    .I1(reg_color_table_base[9]),
    .I2(n760_19) 
);
defparam n760_s12.INIT=8'h07;
  LUT4 n760_s13 (
    .F(n760_17),
    .I0(w_pixel_pos_y_Z[0]),
    .I1(n758_21),
    .I2(ff_next_vram0[5]),
    .I3(n751_13) 
);
defparam n760_s13.INIT=16'h0777;
  LUT4 n761_s11 (
    .F(n761_15),
    .I0(n878_26),
    .I1(w_pixel_pos_y_Z[5]),
    .I2(w_pattern_name_t12_pre[6]),
    .I3(n2043_10) 
);
defparam n761_s11.INIT=16'h0FBB;
  LUT4 n761_s12 (
    .F(n761_16),
    .I0(reg_color_table_base[8]),
    .I1(n2043_10),
    .I2(w_pattern_name_t12_pre[10]),
    .I3(n761_20) 
);
defparam n761_s12.INIT=16'h007F;
  LUT4 n761_s13 (
    .F(n761_17),
    .I0(n761_21),
    .I1(w_pos_x[7]),
    .I2(n761_28),
    .I3(n761_23) 
);
defparam n761_s13.INIT=16'h0FBB;
  LUT2 n761_s14 (
    .F(n761_18),
    .I0(reg_screen_mode[1]),
    .I1(n761_24) 
);
defparam n761_s14.INIT=4'h1;
  LUT4 n762_s10 (
    .F(n762_14),
    .I0(n878_26),
    .I1(w_pixel_pos_y_Z[4]),
    .I2(w_pattern_name_t12_pre[5]),
    .I3(n2043_10) 
);
defparam n762_s10.INIT=16'h0FBB;
  LUT4 n762_s11 (
    .F(n762_15),
    .I0(ff_next_vram2_7_17),
    .I1(w_pattern_name_t12_pre[6]),
    .I2(w_pos_x[7]),
    .I3(ff_next_vram1_3_9) 
);
defparam n762_s11.INIT=16'h0777;
  LUT4 n762_s12 (
    .F(n762_16),
    .I0(reg_color_table_base[7]),
    .I1(n2043_10),
    .I2(w_pattern_name_t12_pre[9]),
    .I3(n762_18) 
);
defparam n762_s12.INIT=16'h007F;
  LUT4 n762_s13 (
    .F(n762_17),
    .I0(w_pos_x[6]),
    .I1(n758_21),
    .I2(ff_next_vram0[3]),
    .I3(n751_13) 
);
defparam n762_s13.INIT=16'h0777;
  LUT4 n763_s10 (
    .F(n763_14),
    .I0(n761_23),
    .I1(n761_21),
    .I2(n763_20),
    .I3(n751_13) 
);
defparam n763_s10.INIT=16'h00EF;
  LUT2 n763_s11 (
    .F(n763_15),
    .I0(ff_next_vram4[2]),
    .I1(n757_30) 
);
defparam n763_s11.INIT=4'h8;
  LUT4 n763_s12 (
    .F(n763_16),
    .I0(n2043_10),
    .I1(n763_18),
    .I2(w_pos_x[5]),
    .I3(n758_21) 
);
defparam n763_s12.INIT=16'h0777;
  LUT4 n764_s10 (
    .F(n764_14),
    .I0(w_pattern_name_t12_pre[7]),
    .I1(ff_next_vram0[7]),
    .I2(w_screen_mode[3]),
    .I3(n764_16) 
);
defparam n764_s10.INIT=16'hAC00;
  LUT4 n764_s11 (
    .F(n764_15),
    .I0(n758_21),
    .I1(w_pos_x[4]),
    .I2(ff_next_vram4[1]),
    .I3(n757_30) 
);
defparam n764_s11.INIT=16'h0777;
  LUT4 n765_s10 (
    .F(n765_14),
    .I0(n878_26),
    .I1(w_pos_x[6]),
    .I2(ff_pos_x[2]),
    .I3(n2043_10) 
);
defparam n765_s10.INIT=16'h0FBB;
  LUT4 n765_s11 (
    .F(n765_15),
    .I0(n566_31),
    .I1(w_pos_x[3]),
    .I2(w_pattern_name_t12_pre[3]),
    .I3(ff_next_vram2_7_17) 
);
defparam n765_s11.INIT=16'h0777;
  LUT2 n765_s12 (
    .F(n765_16),
    .I0(ff_next_vram0[6]),
    .I1(n756_16) 
);
defparam n765_s12.INIT=4'h8;
  LUT4 n765_s13 (
    .F(n765_17),
    .I0(w_pos_x[3]),
    .I1(n566_31),
    .I2(ff_next_vram4[0]),
    .I3(n2043_10) 
);
defparam n765_s13.INIT=16'h0777;
  LUT4 n766_s10 (
    .F(n766_14),
    .I0(n2043_10),
    .I1(n758_15),
    .I2(ff_phase[0]),
    .I3(n1128_22) 
);
defparam n766_s10.INIT=16'hCA00;
  LUT4 n766_s11 (
    .F(n766_15),
    .I0(n878_26),
    .I1(w_pos_x[5]),
    .I2(ff_pos_x[1]),
    .I3(n2043_10) 
);
defparam n766_s11.INIT=16'h0FBB;
  LUT4 n766_s12 (
    .F(n766_16),
    .I0(ff_next_vram2_7_17),
    .I1(ff_pos_x[2]),
    .I2(w_pos_x[3]),
    .I3(ff_next_vram1_3_9) 
);
defparam n766_s12.INIT=16'h0777;
  LUT4 n766_s13 (
    .F(n766_17),
    .I0(w_pattern_name_t12_pre[5]),
    .I1(ff_next_vram0[5]),
    .I2(w_screen_mode[3]),
    .I3(n764_16) 
);
defparam n766_s13.INIT=16'hAC00;
  LUT4 n767_s9 (
    .F(n767_13),
    .I0(n2043_10),
    .I1(w_pattern_name_t12_pre[4]),
    .I2(w_pixel_pos_y_Z[3]),
    .I3(ff_next_vram4_7_8) 
);
defparam n767_s9.INIT=16'h0777;
  LUT3 n767_s10 (
    .F(n767_14),
    .I0(ff_pos_x[0]),
    .I1(w_pos_x[4]),
    .I2(n2043_10) 
);
defparam n767_s10.INIT=8'hAC;
  LUT4 n768_s9 (
    .F(n768_13),
    .I0(n2043_10),
    .I1(w_pos_x[3]),
    .I2(ff_pos_x[0]),
    .I3(n761_18) 
);
defparam n768_s9.INIT=16'h0FBB;
  LUT4 n768_s10 (
    .F(n768_14),
    .I0(n756_16),
    .I1(ff_next_vram0[3]),
    .I2(n768_15),
    .I3(n758_23) 
);
defparam n768_s10.INIT=16'hF800;
  LUT4 ff_next_vram1_7_s7 (
    .F(ff_next_vram1_7_12),
    .I0(n854_31),
    .I1(ff_phase[0]),
    .I2(n1144_15),
    .I3(ff_next_vram1_7_13) 
);
defparam ff_next_vram1_7_s7.INIT=16'h0700;
  LUT4 n560_s4 (
    .F(n560_9),
    .I0(reg_screen_mode[4]),
    .I1(reg_screen_mode[0]),
    .I2(reg_screen_mode[2]),
    .I3(reg_screen_mode[3]) 
);
defparam n560_s4.INIT=16'hCACC;
  LUT4 n560_s5 (
    .F(n560_10),
    .I0(n1152_18),
    .I1(n854_31),
    .I2(n156_4),
    .I3(n560_13) 
);
defparam n560_s5.INIT=16'h7000;
  LUT4 n258_s7 (
    .F(n258_12),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_screen_pos_x_Z[5]),
    .I2(w_screen_pos_x_Z[13]),
    .I3(w_screen_pos_x_Z[6]) 
);
defparam n258_s7.INIT=16'h0100;
  LUT3 n2043_s5 (
    .F(n2043_8),
    .I0(reg_screen_mode[4]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[2]) 
);
defparam n2043_s5.INIT=8'h70;
  LUT3 n1505_s7 (
    .F(n1505_10),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[7]) 
);
defparam n1505_s7.INIT=8'hCA;
  LUT3 n1506_s6 (
    .F(n1506_9),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[7]) 
);
defparam n1506_s6.INIT=8'hCA;
  LUT3 n1507_s6 (
    .F(n1507_9),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[7]) 
);
defparam n1507_s6.INIT=8'hAC;
  LUT3 n1508_s6 (
    .F(n1508_9),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[7]) 
);
defparam n1508_s6.INIT=8'hAC;
  LUT2 n1509_s7 (
    .F(n1509_10),
    .I0(ff_next_vram1[6]),
    .I1(n2043_7) 
);
defparam n1509_s7.INIT=4'h4;
  LUT3 n1513_s4 (
    .F(n1513_7),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[5]) 
);
defparam n1513_s4.INIT=8'hCA;
  LUT3 n1514_s4 (
    .F(n1514_7),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[5]) 
);
defparam n1514_s4.INIT=8'hCA;
  LUT3 n1515_s4 (
    .F(n1515_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[5]) 
);
defparam n1515_s4.INIT=8'hAC;
  LUT3 n1516_s4 (
    .F(n1516_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[5]) 
);
defparam n1516_s4.INIT=8'hAC;
  LUT3 n1517_s5 (
    .F(n1517_8),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[6]) 
);
defparam n1517_s5.INIT=8'hCA;
  LUT2 n1517_s6 (
    .F(n1517_9),
    .I0(ff_next_vram1[4]),
    .I1(n2043_7) 
);
defparam n1517_s6.INIT=4'h4;
  LUT3 n1518_s5 (
    .F(n1518_8),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[6]) 
);
defparam n1518_s5.INIT=8'hCA;
  LUT3 n1519_s5 (
    .F(n1519_8),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[6]) 
);
defparam n1519_s5.INIT=8'hAC;
  LUT3 n1520_s5 (
    .F(n1520_8),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[6]) 
);
defparam n1520_s5.INIT=8'hAC;
  LUT3 n1521_s4 (
    .F(n1521_7),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[3]) 
);
defparam n1521_s4.INIT=8'hCA;
  LUT3 n1522_s4 (
    .F(n1522_7),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[3]) 
);
defparam n1522_s4.INIT=8'hCA;
  LUT3 n1523_s4 (
    .F(n1523_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[3]) 
);
defparam n1523_s4.INIT=8'hAC;
  LUT3 n1524_s4 (
    .F(n1524_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[3]) 
);
defparam n1524_s4.INIT=8'hAC;
  LUT4 n1529_s5 (
    .F(n1529_8),
    .I0(w_screen_mode[3]),
    .I1(n2043_7),
    .I2(ff_next_vram5[7]),
    .I3(n854_31) 
);
defparam n1529_s5.INIT=16'h007F;
  LUT3 n1533_s5 (
    .F(n1533_8),
    .I0(ff_next_vram3[7]),
    .I1(ff_next_vram3[3]),
    .I2(ff_next_vram5[6]) 
);
defparam n1533_s5.INIT=8'hAC;
  LUT3 n1533_s6 (
    .F(n1533_9),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[4]) 
);
defparam n1533_s6.INIT=8'hCA;
  LUT3 n1534_s6 (
    .F(n1534_9),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[4]) 
);
defparam n1534_s6.INIT=8'hCA;
  LUT3 n1535_s5 (
    .F(n1535_8),
    .I0(ff_next_vram3[5]),
    .I1(ff_next_vram3[1]),
    .I2(ff_next_vram5[6]) 
);
defparam n1535_s5.INIT=8'hAC;
  LUT3 n1535_s6 (
    .F(n1535_9),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[4]) 
);
defparam n1535_s6.INIT=8'hAC;
  LUT3 n1536_s5 (
    .F(n1536_8),
    .I0(ff_next_vram3[4]),
    .I1(ff_next_vram3[0]),
    .I2(ff_next_vram5[6]) 
);
defparam n1536_s5.INIT=8'hAC;
  LUT3 n1536_s6 (
    .F(n1536_9),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[4]) 
);
defparam n1536_s6.INIT=8'hAC;
  LUT3 n1537_s4 (
    .F(n1537_7),
    .I0(ff_next_vram3[7]),
    .I1(ff_next_vram3[3]),
    .I2(ff_next_vram5[5]) 
);
defparam n1537_s4.INIT=8'hAC;
  LUT3 n1538_s4 (
    .F(n1538_7),
    .I0(ff_next_vram3[6]),
    .I1(ff_next_vram3[2]),
    .I2(ff_next_vram5[5]) 
);
defparam n1538_s4.INIT=8'hAC;
  LUT3 n1539_s4 (
    .F(n1539_7),
    .I0(ff_next_vram3[5]),
    .I1(ff_next_vram3[1]),
    .I2(ff_next_vram5[5]) 
);
defparam n1539_s4.INIT=8'hAC;
  LUT3 n1540_s4 (
    .F(n1540_7),
    .I0(ff_next_vram3[4]),
    .I1(ff_next_vram3[0]),
    .I2(ff_next_vram5[5]) 
);
defparam n1540_s4.INIT=8'hAC;
  LUT3 n1545_s4 (
    .F(n1545_7),
    .I0(ff_next_vram3[7]),
    .I1(ff_next_vram3[3]),
    .I2(ff_next_vram5[3]) 
);
defparam n1545_s4.INIT=8'hAC;
  LUT3 n1546_s4 (
    .F(n1546_7),
    .I0(ff_next_vram3[6]),
    .I1(ff_next_vram3[2]),
    .I2(ff_next_vram5[3]) 
);
defparam n1546_s4.INIT=8'hAC;
  LUT3 n1547_s4 (
    .F(n1547_7),
    .I0(ff_next_vram3[5]),
    .I1(ff_next_vram3[1]),
    .I2(ff_next_vram5[3]) 
);
defparam n1547_s4.INIT=8'hAC;
  LUT3 n1548_s4 (
    .F(n1548_7),
    .I0(ff_next_vram3[4]),
    .I1(ff_next_vram3[0]),
    .I2(ff_next_vram5[3]) 
);
defparam n1548_s4.INIT=8'hAC;
  LUT3 n1549_s5 (
    .F(n1549_8),
    .I0(ff_next_vram3[7]),
    .I1(ff_next_vram3[3]),
    .I2(ff_next_vram5[2]) 
);
defparam n1549_s5.INIT=8'h53;
  LUT3 n1549_s6 (
    .F(n1549_9),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[2]) 
);
defparam n1549_s6.INIT=8'hCA;
  LUT3 n1550_s5 (
    .F(n1550_8),
    .I0(ff_next_vram3[6]),
    .I1(ff_next_vram3[2]),
    .I2(ff_next_vram5[2]) 
);
defparam n1550_s5.INIT=8'hAC;
  LUT3 n1550_s6 (
    .F(n1550_9),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[2]) 
);
defparam n1550_s6.INIT=8'hCA;
  LUT3 n1551_s5 (
    .F(n1551_8),
    .I0(ff_next_vram3[5]),
    .I1(ff_next_vram3[1]),
    .I2(ff_next_vram5[2]) 
);
defparam n1551_s5.INIT=8'hAC;
  LUT3 n1551_s6 (
    .F(n1551_9),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[2]) 
);
defparam n1551_s6.INIT=8'hAC;
  LUT3 n1552_s5 (
    .F(n1552_8),
    .I0(ff_next_vram3[4]),
    .I1(ff_next_vram3[0]),
    .I2(ff_next_vram5[2]) 
);
defparam n1552_s5.INIT=8'hAC;
  LUT3 n1552_s6 (
    .F(n1552_9),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[2]) 
);
defparam n1552_s6.INIT=8'hAC;
  LUT3 n1557_s4 (
    .F(n1557_7),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[1]) 
);
defparam n1557_s4.INIT=8'hCA;
  LUT3 n1558_s4 (
    .F(n1558_7),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[1]) 
);
defparam n1558_s4.INIT=8'hCA;
  LUT3 n1559_s5 (
    .F(n1559_8),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[1]) 
);
defparam n1559_s5.INIT=8'hAC;
  LUT3 n1560_s5 (
    .F(n1560_8),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[1]) 
);
defparam n1560_s5.INIT=8'hAC;
  LUT2 n1124_s19 (
    .F(n1124_23),
    .I0(ff_pos_x[1]),
    .I1(ff_pos_x[0]) 
);
defparam n1124_s19.INIT=4'h1;
  LUT4 ff_pos_x_5_s6 (
    .F(ff_pos_x_5_11),
    .I0(w_scroll_pos_x[8]),
    .I1(w_scroll_pos_x[9]),
    .I2(w_pixel_phase_x[0]),
    .I3(w_pixel_phase_x[1]) 
);
defparam ff_pos_x_5_s6.INIT=16'h1000;
  LUT4 ff_pos_x_5_s7 (
    .F(ff_pos_x_5_12),
    .I0(w_scroll_pos_x[3]),
    .I1(w_scroll_pos_x[4]),
    .I2(w_scroll_pos_x[5]),
    .I3(w_scroll_pos_x[2]) 
);
defparam ff_pos_x_5_s7.INIT=16'h0100;
  LUT3 ff_screen_h_in_active_s7 (
    .F(ff_screen_h_in_active_12),
    .I0(w_scroll_pos_x[6]),
    .I1(w_scroll_pos_x[7]),
    .I2(ff_screen_h_in_active_14) 
);
defparam ff_screen_h_in_active_s7.INIT=8'h80;
  LUT4 ff_screen_h_in_active_s8 (
    .F(ff_screen_h_in_active_13),
    .I0(w_scroll_pos_x[2]),
    .I1(w_scroll_pos_x[3]),
    .I2(w_scroll_pos_x[4]),
    .I3(w_scroll_pos_x[5]) 
);
defparam ff_screen_h_in_active_s8.INIT=16'h8000;
  LUT3 n752_s10 (
    .F(n752_14),
    .I0(n753_21),
    .I1(reg_pattern_name_table_base[15]),
    .I2(n566_31) 
);
defparam n752_s10.INIT=8'h70;
  LUT3 n754_s10 (
    .F(n754_14),
    .I0(n566_31),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(n854_31) 
);
defparam n754_s10.INIT=8'hB0;
  LUT3 n754_s11 (
    .F(n754_15),
    .I0(reg_pattern_name_table_base[13]),
    .I1(w_pixel_pos_y_Z[6]),
    .I2(n758_21) 
);
defparam n754_s11.INIT=8'h80;
  LUT3 n755_s11 (
    .F(n755_15),
    .I0(reg_pattern_name_table_base[12]),
    .I1(w_pixel_pos_y_Z[5]),
    .I2(n758_21) 
);
defparam n755_s11.INIT=8'h80;
  LUT4 n756_s17 (
    .F(n756_21),
    .I0(reg_screen_mode[4]),
    .I1(reg_screen_mode[2]),
    .I2(reg_screen_mode[3]),
    .I3(w_sprite_mode2_4) 
);
defparam n756_s17.INIT=16'hD000;
  LUT3 n756_s18 (
    .F(n756_22),
    .I0(reg_pattern_name_table_base[11]),
    .I1(w_pixel_pos_y_Z[4]),
    .I2(n758_21) 
);
defparam n756_s18.INIT=8'h80;
  LUT4 n757_s15 (
    .F(n757_19),
    .I0(w_pattern_name_t12_pre[10]),
    .I1(w_screen_mode[3]),
    .I2(w_pixel_pos_y_Z[4]),
    .I3(n761_23) 
);
defparam n757_s15.INIT=16'hB0BB;
  LUT4 n757_s16 (
    .F(n757_20),
    .I0(n756_21),
    .I1(w_pixel_pos_y_Z[4]),
    .I2(n2043_7),
    .I3(n761_23) 
);
defparam n757_s16.INIT=16'h00BF;
  LUT3 n757_s17 (
    .F(n757_21),
    .I0(n758_15),
    .I1(w_pixel_pos_y_Z[6]),
    .I2(ff_next_vram2_7_17) 
);
defparam n757_s17.INIT=8'h07;
  LUT4 n757_s18 (
    .F(n757_22),
    .I0(n761_18),
    .I1(n756_21),
    .I2(n2043_7),
    .I3(n760_18) 
);
defparam n757_s18.INIT=16'h00EF;
  LUT4 n757_s20 (
    .F(n757_24),
    .I0(w_screen_mode[3]),
    .I1(n2043_7),
    .I2(reg_color_table_base[12]),
    .I3(reg_pattern_generator_table_base[11]) 
);
defparam n757_s20.INIT=16'hA280;
  LUT4 n758_s15 (
    .F(n758_19),
    .I0(n566_31),
    .I1(w_pixel_pos_y_Z[3]),
    .I2(n854_31),
    .I3(ff_next_vram0_7_9) 
);
defparam n758_s15.INIT=16'h4F00;
  LUT3 n760_s14 (
    .F(n760_18),
    .I0(n878_27),
    .I1(reg_screen_mode[1]),
    .I2(w_pixel_pos_y_Z[6]) 
);
defparam n760_s14.INIT=8'hE0;
  LUT4 n760_s15 (
    .F(n760_19),
    .I0(reg_color_table_base[8]),
    .I1(n758_15),
    .I2(ff_next_vram4_7_8),
    .I3(ff_next_vram0[5]) 
);
defparam n760_s15.INIT=16'hF800;
  LUT4 n761_s16 (
    .F(n761_20),
    .I0(reg_color_table_base[7]),
    .I1(n758_15),
    .I2(ff_next_vram4_7_8),
    .I3(ff_next_vram0[4]) 
);
defparam n761_s16.INIT=16'hF800;
  LUT2 n761_s17 (
    .F(n761_21),
    .I0(n756_21),
    .I1(n2043_7) 
);
defparam n761_s17.INIT=4'h4;
  LUT3 n761_s19 (
    .F(n761_23),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[4]),
    .I2(n878_27) 
);
defparam n761_s19.INIT=8'h01;
  LUT4 n761_s20 (
    .F(n761_24),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[0]),
    .I3(reg_screen_mode[4]) 
);
defparam n761_s20.INIT=16'hF4CF;
  LUT4 n762_s14 (
    .F(n762_18),
    .I0(reg_color_table_base[6]),
    .I1(n758_15),
    .I2(ff_next_vram4_7_8),
    .I3(ff_next_vram0[3]) 
);
defparam n762_s14.INIT=16'hF800;
  LUT3 n763_s14 (
    .F(n763_18),
    .I0(reg_color_table_base[6]),
    .I1(w_pattern_name_t12_pre[8]),
    .I2(n758_23) 
);
defparam n763_s14.INIT=8'h80;
  LUT4 n764_s12 (
    .F(n764_16),
    .I0(n761_18),
    .I1(n756_21),
    .I2(n2043_7),
    .I3(n758_23) 
);
defparam n764_s12.INIT=16'h1000;
  LUT4 n768_s11 (
    .F(n768_15),
    .I0(w_pattern_name_t12_pre[3]),
    .I1(w_pixel_pos_y_Z[2]),
    .I2(n2043_7),
    .I3(w_screen_mode[3]) 
);
defparam n768_s11.INIT=16'hAC00;
  LUT2 ff_next_vram1_7_s8 (
    .F(ff_next_vram1_7_13),
    .I0(ff_phase[2]),
    .I1(n481_5) 
);
defparam ff_next_vram1_7_s8.INIT=4'h4;
  LUT4 ff_screen_h_in_active_s9 (
    .F(ff_screen_h_in_active_14),
    .I0(w_pixel_phase_x[0]),
    .I1(w_pixel_phase_x[1]),
    .I2(w_scroll_pos_x[8]),
    .I3(w_scroll_pos_x[9]) 
);
defparam ff_screen_h_in_active_s9.INIT=16'h8000;
  LUT4 ff_pattern7_7_s2 (
    .F(ff_pattern7_7_7),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_screen_pos_x_Z[2]),
    .I2(w_screen_pos_x_Z[1]),
    .I3(w_screen_pos_x_Z[0]) 
);
defparam ff_pattern7_7_s2.INIT=16'h2000;
  LUT4 n1522_s5 (
    .F(n1522_9),
    .I0(n1522_7),
    .I1(n2043_10),
    .I2(ff_next_vram2[6]),
    .I3(n854_31) 
);
defparam n1522_s5.INIT=16'h0777;
  LUT4 n1524_s5 (
    .F(n1524_9),
    .I0(n1524_7),
    .I1(n2043_10),
    .I2(ff_next_vram2[4]),
    .I3(n854_31) 
);
defparam n1524_s5.INIT=16'h0777;
  LUT4 n180_s4 (
    .F(n180_10),
    .I0(ff_pos_x[0]),
    .I1(ff_pos_x[3]),
    .I2(ff_pos_x[1]),
    .I3(ff_pos_x[2]) 
);
defparam n180_s4.INIT=16'h8000;
  LUT3 n758_s16 (
    .F(n758_21),
    .I0(n566_31),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]) 
);
defparam n758_s16.INIT=8'h02;
  LUT3 ff_next_vram5_7_s5 (
    .F(ff_next_vram5_7_11),
    .I0(n481_5),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]) 
);
defparam ff_next_vram5_7_s5.INIT=8'h02;
  LUT4 n761_s21 (
    .F(n761_26),
    .I0(n761_17),
    .I1(n761_18),
    .I2(ff_phase[0]),
    .I3(ff_phase[2]) 
);
defparam n761_s21.INIT=16'h0004;
  LUT4 ff_next_vram2_7_s9 (
    .F(ff_next_vram2_7_15),
    .I0(reg_screen_mode[0]),
    .I1(w_screen_mode[3]),
    .I2(ff_phase[0]),
    .I3(ff_phase[1]) 
);
defparam ff_next_vram2_7_s9.INIT=16'h0008;
  LUT3 ff_next_vram0_7_s4 (
    .F(ff_next_vram0_7_9),
    .I0(ff_phase[2]),
    .I1(ff_phase[0]),
    .I2(ff_phase[1]) 
);
defparam ff_next_vram0_7_s4.INIT=8'h01;
  LUT4 ff_next_vram1_3_s5 (
    .F(ff_next_vram1_3_11),
    .I0(ff_phase[0]),
    .I1(ff_phase[1]),
    .I2(ff_next_vram1_3_9),
    .I3(ff_next_vram1_7_11) 
);
defparam ff_next_vram1_3_s5.INIT=16'hFE00;
  LUT4 ff_next_vram1_7_s9 (
    .F(ff_next_vram1_7_15),
    .I0(ff_next_vram1_7_9),
    .I1(ff_phase[0]),
    .I2(ff_phase[1]),
    .I3(ff_next_vram1_7_11) 
);
defparam ff_next_vram1_7_s9.INIT=16'hFE00;
  LUT4 ff_next_vram2_7_s10 (
    .F(ff_next_vram2_7_17),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[0]),
    .I2(reg_screen_mode[3]),
    .I3(reg_screen_mode[4]) 
);
defparam ff_next_vram2_7_s10.INIT=16'h0004;
  LUT4 ff_next_vram7_3_s3 (
    .F(ff_next_vram7_3_9),
    .I0(n1144_15),
    .I1(ff_next_vram1_3_9),
    .I2(ff_phase[1]),
    .I3(ff_next_vram5_7_11) 
);
defparam ff_next_vram7_3_s3.INIT=16'h5400;
  LUT3 n1505_s8 (
    .F(n1505_12),
    .I0(ff_phase[2]),
    .I1(ff_phase[1]),
    .I2(ff_phase[0]) 
);
defparam n1505_s8.INIT=8'h20;
  LUT4 n1155_s12 (
    .F(n1155_17),
    .I0(n837_9),
    .I1(w_screen_mode_vram_rdata[0]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n1155_s12.INIT=16'hCACC;
  LUT4 n1154_s12 (
    .F(n1154_17),
    .I0(n836_9),
    .I1(w_screen_mode_vram_rdata[1]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n1154_s12.INIT=16'hCACC;
  LUT4 n1153_s12 (
    .F(n1153_17),
    .I0(n835_9),
    .I1(w_screen_mode_vram_rdata[2]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n1153_s12.INIT=16'hCACC;
  LUT4 n1152_s15 (
    .F(n1152_20),
    .I0(n834_9),
    .I1(w_screen_mode_vram_rdata[3]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n1152_s15.INIT=16'hCACC;
  LUT4 n180_s5 (
    .F(n180_12),
    .I0(ff_state_1_7),
    .I1(ff_pos_x_5_10),
    .I2(ff_pos_x[4]),
    .I3(n180_10) 
);
defparam n180_s5.INIT=16'h0770;
  LUT4 n183_s3 (
    .F(n183_9),
    .I0(ff_state_1_7),
    .I1(ff_pos_x_5_10),
    .I2(ff_pos_x[1]),
    .I3(ff_pos_x[0]) 
);
defparam n183_s3.INIT=16'h0770;
  LUT3 ff_next_vram7_7_s4 (
    .F(ff_next_vram7_7_10),
    .I0(n566_31),
    .I1(ff_phase[1]),
    .I2(ff_next_vram5_7_8) 
);
defparam ff_next_vram7_7_s4.INIT=8'hB0;
  LUT4 n1147_s11 (
    .F(n1147_16),
    .I0(n1147_14),
    .I1(w_screen_mode_vram_rdata[16]),
    .I2(n566_31),
    .I3(ff_phase[1]) 
);
defparam n1147_s11.INIT=16'hCACC;
  LUT4 n1146_s11 (
    .F(n1146_16),
    .I0(n1146_14),
    .I1(w_screen_mode_vram_rdata[17]),
    .I2(n566_31),
    .I3(ff_phase[1]) 
);
defparam n1146_s11.INIT=16'hCACC;
  LUT4 n1145_s11 (
    .F(n1145_16),
    .I0(n1145_14),
    .I1(w_screen_mode_vram_rdata[18]),
    .I2(n566_31),
    .I3(ff_phase[1]) 
);
defparam n1145_s11.INIT=16'hCACC;
  LUT4 n1144_s12 (
    .F(n1144_17),
    .I0(n1144_14),
    .I1(w_screen_mode_vram_rdata[19]),
    .I2(n566_31),
    .I3(ff_phase[1]) 
);
defparam n1144_s12.INIT=16'hCACC;
  LUT4 n1127_s19 (
    .F(n1127_24),
    .I0(ff_next_vram2_7_17),
    .I1(reg_backdrop_color[4]),
    .I2(ff_phase[2]),
    .I3(ff_phase[1]) 
);
defparam n1127_s19.INIT=16'h0700;
  LUT4 n1125_s19 (
    .F(n1125_24),
    .I0(ff_next_vram2_7_17),
    .I1(reg_backdrop_color[6]),
    .I2(ff_phase[2]),
    .I3(ff_phase[1]) 
);
defparam n1125_s19.INIT=16'h0700;
  LUT3 n758_s17 (
    .F(n758_23),
    .I0(ff_phase[0]),
    .I1(ff_phase[2]),
    .I2(ff_phase[1]) 
);
defparam n758_s17.INIT=8'h20;
  LUT3 n757_s21 (
    .F(n757_26),
    .I0(ff_phase[0]),
    .I1(ff_phase[2]),
    .I2(ff_phase[1]) 
);
defparam n757_s21.INIT=8'h10;
  LUT3 n763_s15 (
    .F(n763_20),
    .I0(reg_screen_mode[1]),
    .I1(n761_24),
    .I2(n758_23) 
);
defparam n763_s15.INIT=8'hE0;
  LUT3 n756_s19 (
    .F(n756_24),
    .I0(reg_screen_mode[1]),
    .I1(n761_24),
    .I2(n756_21) 
);
defparam n756_s19.INIT=8'h0E;
  LUT4 n755_s12 (
    .F(n755_17),
    .I0(w_pixel_pos_y_Z[6]),
    .I1(n761_23),
    .I2(reg_screen_mode[1]),
    .I3(n761_24) 
);
defparam n755_s12.INIT=16'h4441;
  LUT3 n1502_s24 (
    .F(n1502_29),
    .I0(reg_screen_mode[2]),
    .I1(n2043_5),
    .I2(reg_backdrop_color[2]) 
);
defparam n1502_s24.INIT=8'hB0;
  LUT3 n1501_s24 (
    .F(n1501_29),
    .I0(reg_screen_mode[2]),
    .I1(n2043_5),
    .I2(reg_backdrop_color[3]) 
);
defparam n1501_s24.INIT=8'hB0;
  LUT3 n756_s20 (
    .F(n756_26),
    .I0(ff_phase[0]),
    .I1(ff_phase[1]),
    .I2(ff_phase[2]) 
);
defparam n756_s20.INIT=8'h02;
  LUT4 n1127_s20 (
    .F(n1127_26),
    .I0(n566_31),
    .I1(w_screen_mode_vram_rdata[12]),
    .I2(ff_phase[1]),
    .I3(ff_phase[2]) 
);
defparam n1127_s20.INIT=16'h0007;
  LUT4 n1125_s20 (
    .F(n1125_26),
    .I0(n566_31),
    .I1(w_screen_mode_vram_rdata[14]),
    .I2(ff_phase[1]),
    .I3(ff_phase[2]) 
);
defparam n1125_s20.INIT=16'h0007;
  LUT4 ff_next_vram2_3_s5 (
    .F(ff_next_vram2_3_11),
    .I0(ff_phase[1]),
    .I1(ff_phase[2]),
    .I2(n854_31),
    .I3(ff_next_vram2_7_11) 
);
defparam ff_next_vram2_3_s5.INIT=16'hFE00;
  LUT4 ff_next_vram3_3_s4 (
    .F(ff_next_vram3_3_10),
    .I0(ff_phase[1]),
    .I1(ff_phase[2]),
    .I2(ff_next_vram1_3_9),
    .I3(ff_next_vram3_7_9) 
);
defparam ff_next_vram3_3_s4.INIT=16'hFE00;
  LUT4 ff_next_vram3_7_s6 (
    .F(ff_next_vram3_7_12),
    .I0(ff_next_vram1_7_9),
    .I1(ff_phase[1]),
    .I2(ff_phase[2]),
    .I3(ff_next_vram3_7_9) 
);
defparam ff_next_vram3_7_s6.INIT=16'hFE00;
  LUT4 ff_next_vram2_7_s11 (
    .F(ff_next_vram2_7_19),
    .I0(ff_phase[1]),
    .I1(ff_phase[2]),
    .I2(ff_next_vram2_7_17),
    .I3(ff_next_vram2_7_11) 
);
defparam ff_next_vram2_7_s11.INIT=16'hEF00;
  LUT3 n1508_s7 (
    .F(n1508_11),
    .I0(reg_backdrop_color[4]),
    .I1(reg_screen_mode[3]),
    .I2(n566_31) 
);
defparam n1508_s7.INIT=8'h80;
  LUT3 n1507_s7 (
    .F(n1507_11),
    .I0(reg_backdrop_color[5]),
    .I1(reg_screen_mode[3]),
    .I2(n566_31) 
);
defparam n1507_s7.INIT=8'h80;
  LUT3 n1506_s7 (
    .F(n1506_11),
    .I0(reg_backdrop_color[6]),
    .I1(reg_screen_mode[3]),
    .I2(n566_31) 
);
defparam n1506_s7.INIT=8'h80;
  LUT3 n1505_s9 (
    .F(n1505_14),
    .I0(reg_backdrop_color[7]),
    .I1(reg_screen_mode[3]),
    .I2(n566_31) 
);
defparam n1505_s9.INIT=8'h80;
  LUT4 n1127_s21 (
    .F(n1127_28),
    .I0(reg_screen_mode[1]),
    .I1(n878_27),
    .I2(ff_next_vram2[4]),
    .I3(n1127_26) 
);
defparam n1127_s21.INIT=16'h1F00;
  LUT4 n1125_s21 (
    .F(n1125_28),
    .I0(reg_screen_mode[1]),
    .I1(n878_27),
    .I2(ff_next_vram2[6]),
    .I3(n1125_26) 
);
defparam n1125_s21.INIT=16'h1F00;
  LUT3 ff_next_vram6_3_s5 (
    .F(ff_next_vram6_3_10),
    .I0(reg_screen_mode[1]),
    .I1(n878_27),
    .I2(ff_next_vram6_7_9) 
);
defparam ff_next_vram6_3_s5.INIT=8'h10;
  LUT4 n560_s7 (
    .F(n560_13),
    .I0(ff_phase[2]),
    .I1(reg_display_on),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n560_s7.INIT=16'h4000;
  LUT3 n1541_s7 (
    .F(n1541_11),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(n1505_12) 
);
defparam n1541_s7.INIT=8'h80;
  LUT4 n1534_s7 (
    .F(n1534_11),
    .I0(n1505_12),
    .I1(ff_pattern4[2]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1534_s7.INIT=16'hE000;
  LUT3 n1510_s6 (
    .F(n1510_10),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(n1502_29) 
);
defparam n1510_s6.INIT=8'h70;
  LUT3 n1509_s8 (
    .F(n1509_12),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(n1501_29) 
);
defparam n1509_s8.INIT=8'h70;
  LUT4 n1506_s8 (
    .F(n1506_13),
    .I0(n1506_11),
    .I1(n1498_33),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1506_s8.INIT=16'h0EEE;
  LUT4 n1505_s10 (
    .F(n1505_16),
    .I0(n1505_14),
    .I1(n1497_33),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1505_s10.INIT=16'h0EEE;
  LUT4 n1560_s6 (
    .F(n1560_10),
    .I0(n1560_5),
    .I1(reg_backdrop_color[0]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1560_s6.INIT=16'hACCC;
  LUT4 n1559_s6 (
    .F(n1559_10),
    .I0(n1559_5),
    .I1(reg_backdrop_color[1]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1559_s6.INIT=16'hACCC;
  LUT4 n1558_s5 (
    .F(n1558_9),
    .I0(n1558_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1510_10) 
);
defparam n1558_s5.INIT=16'hFF80;
  LUT4 n1557_s5 (
    .F(n1557_9),
    .I0(n1557_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1509_12) 
);
defparam n1557_s5.INIT=16'hFF80;
  LUT4 n1554_s4 (
    .F(n1554_8),
    .I0(n1554_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1506_13) 
);
defparam n1554_s4.INIT=16'hFF80;
  LUT4 n1553_s4 (
    .F(n1553_8),
    .I0(n1553_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1505_16) 
);
defparam n1553_s4.INIT=16'hFF80;
  LUT4 n1552_s7 (
    .F(n1552_11),
    .I0(n1552_5),
    .I1(reg_backdrop_color[0]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1552_s7.INIT=16'hACCC;
  LUT4 n1551_s7 (
    .F(n1551_11),
    .I0(n1551_5),
    .I1(reg_backdrop_color[1]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1551_s7.INIT=16'hACCC;
  LUT4 n1550_s7 (
    .F(n1550_11),
    .I0(n1550_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1510_10) 
);
defparam n1550_s7.INIT=16'hFF80;
  LUT4 n1549_s7 (
    .F(n1549_11),
    .I0(n1549_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1509_12) 
);
defparam n1549_s7.INIT=16'hFF80;
  LUT4 n1536_s7 (
    .F(n1536_11),
    .I0(n1536_5),
    .I1(reg_backdrop_color[0]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1536_s7.INIT=16'hACCC;
  LUT4 n1535_s7 (
    .F(n1535_11),
    .I0(n1535_5),
    .I1(reg_backdrop_color[1]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1535_s7.INIT=16'hACCC;
  LUT4 n1533_s7 (
    .F(n1533_11),
    .I0(n1533_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1509_12) 
);
defparam n1533_s7.INIT=16'hFF80;
  LUT4 n1532_s5 (
    .F(n1532_9),
    .I0(n1532_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1508_5) 
);
defparam n1532_s5.INIT=16'hFF80;
  LUT4 n1531_s5 (
    .F(n1531_9),
    .I0(n1531_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1507_5) 
);
defparam n1531_s5.INIT=16'hFF80;
  LUT4 n1530_s5 (
    .F(n1530_9),
    .I0(n1530_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1506_13) 
);
defparam n1530_s5.INIT=16'hFF80;
  LUT4 n1529_s6 (
    .F(n1529_10),
    .I0(n1529_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1505_16) 
);
defparam n1529_s6.INIT=16'hFF80;
  LUT4 n1520_s6 (
    .F(n1520_10),
    .I0(n1520_5),
    .I1(reg_backdrop_color[0]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1520_s6.INIT=16'hACCC;
  LUT4 n1519_s6 (
    .F(n1519_10),
    .I0(n1519_5),
    .I1(reg_backdrop_color[1]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1519_s6.INIT=16'hACCC;
  LUT4 n1518_s6 (
    .F(n1518_10),
    .I0(n1518_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1510_10) 
);
defparam n1518_s6.INIT=16'hFF80;
  LUT4 n1517_s7 (
    .F(n1517_11),
    .I0(n1517_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1509_12) 
);
defparam n1517_s7.INIT=16'hFF80;
  LUT4 n1512_s5 (
    .F(n1512_9),
    .I0(n1512_5),
    .I1(reg_backdrop_color[0]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1512_s5.INIT=16'h5CCC;
  LUT4 n1511_s5 (
    .F(n1511_9),
    .I0(n1511_5),
    .I1(reg_backdrop_color[1]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1511_s5.INIT=16'h5CCC;
  LUT4 n1510_s7 (
    .F(n1510_12),
    .I0(n1510_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1510_10) 
);
defparam n1510_s7.INIT=16'hFF40;
  LUT4 n1509_s9 (
    .F(n1509_14),
    .I0(n1509_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1509_12) 
);
defparam n1509_s9.INIT=16'hFF40;
  LUT4 n751_s15 (
    .F(n751_21),
    .I0(reg_screen_mode[4]),
    .I1(w_screen_mode_3_3),
    .I2(reg_screen_mode[1]),
    .I3(n878_27) 
);
defparam n751_s15.INIT=16'hEEE0;
  LUT3 n757_s22 (
    .F(n757_28),
    .I0(reg_screen_mode[4]),
    .I1(w_screen_mode_3_3),
    .I2(reg_color_table_base[11]) 
);
defparam n757_s22.INIT=8'hE0;
  LUT4 n1525_s6 (
    .F(n1525_10),
    .I0(n854_31),
    .I1(ff_next_vram1[5]),
    .I2(reg_screen_mode[4]),
    .I3(w_screen_mode_3_3) 
);
defparam n1525_s6.INIT=16'hBBB0;
  LUT4 ff_next_vram3_7_s7 (
    .F(ff_next_vram3_7_14),
    .I0(n2043_7),
    .I1(reg_screen_mode[4]),
    .I2(w_screen_mode_3_3),
    .I3(ff_phase[2]) 
);
defparam ff_next_vram3_7_s7.INIT=16'hFD03;
  LUT4 ff_next_vram2_7_s12 (
    .F(ff_next_vram2_7_21),
    .I0(reg_screen_mode[4]),
    .I1(w_screen_mode_3_3),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam ff_next_vram2_7_s12.INIT=16'h0FF1;
  LUT4 n757_s23 (
    .F(n757_30),
    .I0(reg_screen_mode[4]),
    .I1(w_screen_mode_3_3),
    .I2(n2043_7),
    .I3(n757_26) 
);
defparam n757_s23.INIT=16'h1000;
  LUT4 n857_s25 (
    .F(n857_34),
    .I0(n566_31),
    .I1(w_screen_mode_vram_rdata[4]),
    .I2(reg_screen_mode[4]),
    .I3(w_screen_mode_3_3) 
);
defparam n857_s25.INIT=16'h7770;
  LUT4 n856_s25 (
    .F(n856_34),
    .I0(n566_31),
    .I1(w_screen_mode_vram_rdata[5]),
    .I2(reg_screen_mode[4]),
    .I3(w_screen_mode_3_3) 
);
defparam n856_s25.INIT=16'h7770;
  LUT4 n855_s25 (
    .F(n855_34),
    .I0(n566_31),
    .I1(w_screen_mode_vram_rdata[6]),
    .I2(reg_screen_mode[4]),
    .I3(w_screen_mode_3_3) 
);
defparam n855_s25.INIT=16'h7770;
  LUT4 n854_s27 (
    .F(n854_36),
    .I0(n566_31),
    .I1(w_screen_mode_vram_rdata[7]),
    .I2(reg_screen_mode[4]),
    .I3(w_screen_mode_3_3) 
);
defparam n854_s27.INIT=16'h7770;
  LUT3 n2043_s6 (
    .F(n2043_10),
    .I0(reg_screen_mode[4]),
    .I1(w_screen_mode_3_3),
    .I2(n2043_7) 
);
defparam n2043_s6.INIT=8'h10;
  LUT4 n184_s6 (
    .F(n184_13),
    .I0(ff_pos_x_5_10),
    .I1(ff_pos_x_5_16),
    .I2(ff_state_1_7),
    .I3(ff_pos_x[0]) 
);
defparam n184_s6.INIT=16'hCF10;
  LUT2 ff_pos_x_5_s8 (
    .F(ff_pos_x_5_14),
    .I0(ff_pos_x_5_16),
    .I1(ff_state_1_7) 
);
defparam ff_pos_x_5_s8.INIT=4'h4;
  LUT4 n753_s14 (
    .F(n753_19),
    .I0(GND),
    .I1(w_pixel_pos_x_Z[8]),
    .I2(w_pos_x_7_4),
    .I3(reg_scroll_planes) 
);
defparam n753_s14.INIT=16'h9600;
  LUT4 n753_s15 (
    .F(n753_21),
    .I0(n753_19),
    .I1(ff_blink_base[0]),
    .I2(ff_interleaving_page),
    .I3(reg_interleaving_mode) 
);
defparam n753_s15.INIT=16'h4055;
  LUT4 n768_s12 (
    .F(n768_17),
    .I0(n566_31),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]),
    .I3(ff_phase[1]) 
);
defparam n768_s12.INIT=16'h0200;
  LUT4 n766_s14 (
    .F(n766_19),
    .I0(n854_31),
    .I1(ff_next_vram4_7_8),
    .I2(n756_26),
    .I3(n766_14) 
);
defparam n766_s14.INIT=16'h00EF;
  LUT4 n751_s16 (
    .F(n751_23),
    .I0(n854_31),
    .I1(ff_next_vram4_7_8),
    .I2(n756_26),
    .I3(n751_14) 
);
defparam n751_s16.INIT=16'h00EF;
  LUT4 ff_next_vram0_7_s5 (
    .F(ff_next_vram0_7_11),
    .I0(n481_5),
    .I1(ff_phase[2]),
    .I2(ff_phase[0]),
    .I3(ff_phase[1]) 
);
defparam ff_next_vram0_7_s5.INIT=16'h0002;
  LUT4 n767_s12 (
    .F(n767_17),
    .I0(n854_31),
    .I1(ff_phase[2]),
    .I2(ff_phase[0]),
    .I3(ff_phase[1]) 
);
defparam n767_s12.INIT=16'h0001;
  LUT4 n751_s17 (
    .F(n751_25),
    .I0(n566_31),
    .I1(ff_phase[2]),
    .I2(ff_phase[0]),
    .I3(ff_phase[1]) 
);
defparam n751_s17.INIT=16'h0001;
  LUT4 n761_s22 (
    .F(n761_28),
    .I0(w_pattern_name_t12_pre[7]),
    .I1(ff_phase[2]),
    .I2(ff_phase[0]),
    .I3(ff_phase[1]) 
);
defparam n761_s22.INIT=16'h0002;
  LUT4 n1525_s7 (
    .F(n1525_12),
    .I0(ff_phase[2]),
    .I1(ff_phase[1]),
    .I2(ff_phase[0]),
    .I3(ff_pattern3[3]) 
);
defparam n1525_s7.INIT=16'hDF00;
  LUT4 n1526_s4 (
    .F(n1526_8),
    .I0(ff_phase[2]),
    .I1(ff_phase[1]),
    .I2(ff_phase[0]),
    .I3(ff_pattern3[2]) 
);
defparam n1526_s4.INIT=16'hDF00;
  LUT4 n1527_s4 (
    .F(n1527_8),
    .I0(ff_phase[2]),
    .I1(ff_phase[1]),
    .I2(ff_phase[0]),
    .I3(ff_pattern3[1]) 
);
defparam n1527_s4.INIT=16'hDF00;
  LUT4 n1528_s4 (
    .F(n1528_8),
    .I0(ff_phase[2]),
    .I1(ff_phase[1]),
    .I2(ff_phase[0]),
    .I3(ff_pattern3[0]) 
);
defparam n1528_s4.INIT=16'hDF00;
  LUT4 ff_pos_x_5_s9 (
    .F(ff_pos_x_5_16),
    .I0(ff_phase[2]),
    .I1(ff_phase[1]),
    .I2(ff_phase[0]),
    .I3(ff_pos_x_5_10) 
);
defparam ff_pos_x_5_s9.INIT=16'h00DF;
  LUT4 ff_next_vram6_7_s4 (
    .F(ff_next_vram6_7_9),
    .I0(reg_screen_mode[4]),
    .I1(w_screen_mode_3_3),
    .I2(n2043_7),
    .I3(ff_next_vram4_7_7) 
);
defparam ff_next_vram6_7_s4.INIT=16'hEF00;
  LUT4 n1497_s24 (
    .F(n1497_33),
    .I0(reg_backdrop_color[3]),
    .I1(reg_screen_mode[4]),
    .I2(w_screen_mode_3_3),
    .I3(n2043_7) 
);
defparam n1497_s24.INIT=16'h0200;
  LUT4 n1498_s24 (
    .F(n1498_33),
    .I0(reg_backdrop_color[2]),
    .I1(reg_screen_mode[4]),
    .I2(w_screen_mode_3_3),
    .I3(n2043_7) 
);
defparam n1498_s24.INIT=16'h0200;
  LUT4 ff_next_vram4_3_s6 (
    .F(ff_next_vram4_3_11),
    .I0(reg_screen_mode[4]),
    .I1(w_screen_mode_3_3),
    .I2(n2043_7),
    .I3(n854_31) 
);
defparam ff_next_vram4_3_s6.INIT=16'h00EF;
  DFFCE ff_phase_1_s0 (
    .Q(ff_phase[1]),
    .D(n139_7),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_phase_0_s0 (
    .Q(ff_phase[0]),
    .D(n140_8),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_valid_s0 (
    .Q(w_screen_mode_vram_valid),
    .D(n560_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_17_s0 (
    .Q(w_screen_mode_vram_address[17]),
    .D(n751_10),
    .CLK(clk85m),
    .CE(n156_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_16_s0 (
    .Q(w_screen_mode_vram_address[16]),
    .D(n752_10),
    .CLK(clk85m),
    .CE(n156_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_15_s0 (
    .Q(w_screen_mode_vram_address[15]),
    .D(n753_10),
    .CLK(clk85m),
    .CE(n156_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_14_s0 (
    .Q(w_screen_mode_vram_address[14]),
    .D(n754_10),
    .CLK(clk85m),
    .CE(n156_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_13_s0 (
    .Q(w_screen_mode_vram_address[13]),
    .D(n755_10),
    .CLK(clk85m),
    .CE(n156_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_12_s0 (
    .Q(w_screen_mode_vram_address[12]),
    .D(n756_10),
    .CLK(clk85m),
    .CE(n156_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_11_s0 (
    .Q(w_screen_mode_vram_address[11]),
    .D(n757_10),
    .CLK(clk85m),
    .CE(n156_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_10_s0 (
    .Q(w_screen_mode_vram_address[10]),
    .D(n758_10),
    .CLK(clk85m),
    .CE(n156_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_9_s0 (
    .Q(w_screen_mode_vram_address[9]),
    .D(n759_10),
    .CLK(clk85m),
    .CE(n156_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_8_s0 (
    .Q(w_screen_mode_vram_address[8]),
    .D(n760_10),
    .CLK(clk85m),
    .CE(n156_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_7_s0 (
    .Q(w_screen_mode_vram_address[7]),
    .D(n761_10),
    .CLK(clk85m),
    .CE(n156_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_6_s0 (
    .Q(w_screen_mode_vram_address[6]),
    .D(n762_10),
    .CLK(clk85m),
    .CE(n156_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_5_s0 (
    .Q(w_screen_mode_vram_address[5]),
    .D(n763_10),
    .CLK(clk85m),
    .CE(n156_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_4_s0 (
    .Q(w_screen_mode_vram_address[4]),
    .D(n764_10),
    .CLK(clk85m),
    .CE(n156_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_3_s0 (
    .Q(w_screen_mode_vram_address[3]),
    .D(n765_10),
    .CLK(clk85m),
    .CE(n156_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_2_s0 (
    .Q(w_screen_mode_vram_address[2]),
    .D(n766_10),
    .CLK(clk85m),
    .CE(n156_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_1_s0 (
    .Q(w_screen_mode_vram_address[1]),
    .D(n767_10),
    .CLK(clk85m),
    .CE(n156_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_0_s0 (
    .Q(w_screen_mode_vram_address[0]),
    .D(n768_10),
    .CLK(clk85m),
    .CE(n156_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_7_s0 (
    .Q(ff_next_vram0[7]),
    .D(n854_29),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_6_s0 (
    .Q(ff_next_vram0[6]),
    .D(n855_29),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_5_s0 (
    .Q(ff_next_vram0[5]),
    .D(n856_29),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_4_s0 (
    .Q(ff_next_vram0[4]),
    .D(n857_29),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_3_s0 (
    .Q(ff_next_vram0[3]),
    .D(n858_22),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_2_s0 (
    .Q(ff_next_vram0[2]),
    .D(n859_22),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_1_s0 (
    .Q(ff_next_vram0[1]),
    .D(n860_22),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_0_s0 (
    .Q(ff_next_vram0[0]),
    .D(n861_22),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_7_s0 (
    .Q(ff_next_vram1[7]),
    .D(n1148_14),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_6_s0 (
    .Q(ff_next_vram1[6]),
    .D(n1149_14),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_5_s0 (
    .Q(ff_next_vram1[5]),
    .D(n1150_14),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_4_s0 (
    .Q(ff_next_vram1[4]),
    .D(n1151_14),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_3_s0 (
    .Q(ff_next_vram1[3]),
    .D(n1152_20),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_2_s0 (
    .Q(ff_next_vram1[2]),
    .D(n1153_17),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_1_s0 (
    .Q(ff_next_vram1[1]),
    .D(n1154_17),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_0_s0 (
    .Q(ff_next_vram1[0]),
    .D(n1155_17),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_7_s0 (
    .Q(ff_next_vram2[7]),
    .D(n1124_17),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_19),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_6_s0 (
    .Q(ff_next_vram2[6]),
    .D(n1125_16),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_19),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_5_s0 (
    .Q(ff_next_vram2[5]),
    .D(n1126_16),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_19),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_4_s0 (
    .Q(ff_next_vram2[4]),
    .D(n1127_16),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_19),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_3_s0 (
    .Q(ff_next_vram2[3]),
    .D(n1128_18),
    .CLK(clk85m),
    .CE(ff_next_vram2_3_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_2_s0 (
    .Q(ff_next_vram2[2]),
    .D(n1129_18),
    .CLK(clk85m),
    .CE(ff_next_vram2_3_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_1_s0 (
    .Q(ff_next_vram2[1]),
    .D(n1130_18),
    .CLK(clk85m),
    .CE(ff_next_vram2_3_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_0_s0 (
    .Q(ff_next_vram2[0]),
    .D(n1131_18),
    .CLK(clk85m),
    .CE(ff_next_vram2_3_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_7_s0 (
    .Q(ff_next_vram3[7]),
    .D(n1132_17),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_6_s0 (
    .Q(ff_next_vram3[6]),
    .D(n1133_17),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_5_s0 (
    .Q(ff_next_vram3[5]),
    .D(n1134_17),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_4_s0 (
    .Q(ff_next_vram3[4]),
    .D(n1135_17),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_3_s0 (
    .Q(ff_next_vram3[3]),
    .D(n1136_18),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_2_s0 (
    .Q(ff_next_vram3[2]),
    .D(n1137_17),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_1_s0 (
    .Q(ff_next_vram3[1]),
    .D(n1138_17),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_0_s0 (
    .Q(ff_next_vram3[0]),
    .D(n1139_17),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_7_s0 (
    .Q(ff_next_vram4[7]),
    .D(n862_30),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_6_s0 (
    .Q(ff_next_vram4[6]),
    .D(n863_29),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_5_s0 (
    .Q(ff_next_vram4[5]),
    .D(n864_29),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_4_s0 (
    .Q(ff_next_vram4[4]),
    .D(n865_29),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_3_s0 (
    .Q(ff_next_vram4[3]),
    .D(n866_30),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_2_s0 (
    .Q(ff_next_vram4[2]),
    .D(n867_30),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_1_s0 (
    .Q(ff_next_vram4[1]),
    .D(n868_30),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_0_s0 (
    .Q(ff_next_vram4[0]),
    .D(n869_30),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_7_s0 (
    .Q(ff_next_vram5[7]),
    .D(n1140_13),
    .CLK(clk85m),
    .CE(ff_next_vram5_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_6_s0 (
    .Q(ff_next_vram5[6]),
    .D(n1141_13),
    .CLK(clk85m),
    .CE(ff_next_vram5_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_5_s0 (
    .Q(ff_next_vram5[5]),
    .D(n1142_13),
    .CLK(clk85m),
    .CE(ff_next_vram5_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_4_s0 (
    .Q(ff_next_vram5[4]),
    .D(n1143_13),
    .CLK(clk85m),
    .CE(ff_next_vram5_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_3_s0 (
    .Q(ff_next_vram5[3]),
    .D(n1144_17),
    .CLK(clk85m),
    .CE(ff_next_vram5_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_2_s0 (
    .Q(ff_next_vram5[2]),
    .D(n1145_16),
    .CLK(clk85m),
    .CE(ff_next_vram5_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_1_s0 (
    .Q(ff_next_vram5[1]),
    .D(n1146_16),
    .CLK(clk85m),
    .CE(ff_next_vram5_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_0_s0 (
    .Q(ff_next_vram5[0]),
    .D(n1147_16),
    .CLK(clk85m),
    .CE(ff_next_vram5_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_7_s0 (
    .Q(ff_next_vram6[7]),
    .D(n878_25),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_6_s0 (
    .Q(ff_next_vram6[6]),
    .D(n879_25),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_5_s0 (
    .Q(ff_next_vram6[5]),
    .D(n880_25),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_4_s0 (
    .Q(ff_next_vram6[4]),
    .D(n881_25),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_3_s0 (
    .Q(ff_next_vram6[3]),
    .D(n882_26),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_2_s0 (
    .Q(ff_next_vram6[2]),
    .D(n883_24),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_1_s0 (
    .Q(ff_next_vram6[1]),
    .D(n884_24),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_0_s0 (
    .Q(ff_next_vram6[0]),
    .D(n885_24),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_7_s0 (
    .Q(ff_next_vram7[7]),
    .D(n1156_14),
    .CLK(clk85m),
    .CE(ff_next_vram7_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_6_s0 (
    .Q(ff_next_vram7[6]),
    .D(n1157_14),
    .CLK(clk85m),
    .CE(ff_next_vram7_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_5_s0 (
    .Q(ff_next_vram7[5]),
    .D(n1158_14),
    .CLK(clk85m),
    .CE(ff_next_vram7_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_4_s0 (
    .Q(ff_next_vram7[4]),
    .D(n1159_14),
    .CLK(clk85m),
    .CE(ff_next_vram7_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_3_s0 (
    .Q(ff_next_vram7[3]),
    .D(w_screen_mode_vram_rdata[27]),
    .CLK(clk85m),
    .CE(ff_next_vram7_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_2_s0 (
    .Q(ff_next_vram7[2]),
    .D(w_screen_mode_vram_rdata[26]),
    .CLK(clk85m),
    .CE(ff_next_vram7_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_1_s0 (
    .Q(ff_next_vram7[1]),
    .D(w_screen_mode_vram_rdata[25]),
    .CLK(clk85m),
    .CE(ff_next_vram7_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_0_s0 (
    .Q(ff_next_vram7[0]),
    .D(w_screen_mode_vram_rdata[24]),
    .CLK(clk85m),
    .CE(ff_next_vram7_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_7_s0 (
    .Q(ff_pattern0[7]),
    .D(n1505_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_6_s0 (
    .Q(ff_pattern0[6]),
    .D(n1506_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_5_s0 (
    .Q(ff_pattern0[5]),
    .D(n1507_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_4_s0 (
    .Q(ff_pattern0[4]),
    .D(n1508_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_3_s0 (
    .Q(ff_pattern0[3]),
    .D(n1509_14),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_2_s0 (
    .Q(ff_pattern0[2]),
    .D(n1510_12),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_1_s0 (
    .Q(ff_pattern0[1]),
    .D(n1511_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_0_s0 (
    .Q(ff_pattern0[0]),
    .D(n1512_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_7_s0 (
    .Q(ff_pattern1[7]),
    .D(n1513_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_6_s0 (
    .Q(ff_pattern1[6]),
    .D(n1514_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_5_s0 (
    .Q(ff_pattern1[5]),
    .D(n1515_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_4_s0 (
    .Q(ff_pattern1[4]),
    .D(n1516_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_3_s0 (
    .Q(ff_pattern1[3]),
    .D(n1517_11),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_2_s0 (
    .Q(ff_pattern1[2]),
    .D(n1518_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_1_s0 (
    .Q(ff_pattern1[1]),
    .D(n1519_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_0_s0 (
    .Q(ff_pattern1[0]),
    .D(n1520_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_7_s0 (
    .Q(ff_pattern2[7]),
    .D(n1521_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_6_s0 (
    .Q(ff_pattern2[6]),
    .D(n1522_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_5_s0 (
    .Q(ff_pattern2[5]),
    .D(n1523_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_4_s0 (
    .Q(ff_pattern2[4]),
    .D(n1524_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_3_s0 (
    .Q(ff_pattern2[3]),
    .D(n1525_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_2_s0 (
    .Q(ff_pattern2[2]),
    .D(n1526_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_1_s0 (
    .Q(ff_pattern2[1]),
    .D(n1527_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_0_s0 (
    .Q(ff_pattern2[0]),
    .D(n1528_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_7_s0 (
    .Q(ff_pattern3[7]),
    .D(n1529_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_6_s0 (
    .Q(ff_pattern3[6]),
    .D(n1530_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_5_s0 (
    .Q(ff_pattern3[5]),
    .D(n1531_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_4_s0 (
    .Q(ff_pattern3[4]),
    .D(n1532_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_3_s0 (
    .Q(ff_pattern3[3]),
    .D(n1533_11),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_2_s0 (
    .Q(ff_pattern3[2]),
    .D(n1534_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_1_s0 (
    .Q(ff_pattern3[1]),
    .D(n1535_11),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_0_s0 (
    .Q(ff_pattern3[0]),
    .D(n1536_11),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_7_s0 (
    .Q(ff_pattern4[7]),
    .D(n1537_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_6_s0 (
    .Q(ff_pattern4[6]),
    .D(n1538_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_5_s0 (
    .Q(ff_pattern4[5]),
    .D(n1539_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_4_s0 (
    .Q(ff_pattern4[4]),
    .D(n1540_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_3_s0 (
    .Q(ff_pattern4[3]),
    .D(n1541_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_2_s0 (
    .Q(ff_pattern4[2]),
    .D(n1542_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_1_s0 (
    .Q(ff_pattern4[1]),
    .D(n1543_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_0_s0 (
    .Q(ff_pattern4[0]),
    .D(n1544_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_7_s0 (
    .Q(ff_pattern5[7]),
    .D(n1545_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_6_s0 (
    .Q(ff_pattern5[6]),
    .D(n1546_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_5_s0 (
    .Q(ff_pattern5[5]),
    .D(n1547_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_4_s0 (
    .Q(ff_pattern5[4]),
    .D(n1548_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_3_s0 (
    .Q(ff_pattern5[3]),
    .D(n1549_11),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_2_s0 (
    .Q(ff_pattern5[2]),
    .D(n1550_11),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_1_s0 (
    .Q(ff_pattern5[1]),
    .D(n1551_11),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_0_s0 (
    .Q(ff_pattern5[0]),
    .D(n1552_11),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_7_s0 (
    .Q(ff_pattern6[7]),
    .D(n1553_8),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_6_s0 (
    .Q(ff_pattern6[6]),
    .D(n1554_8),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_5_s0 (
    .Q(ff_pattern6[5]),
    .D(n1555_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_4_s0 (
    .Q(ff_pattern6[4]),
    .D(n1556_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_3_s0 (
    .Q(ff_pattern6[3]),
    .D(n1557_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_2_s0 (
    .Q(ff_pattern6[2]),
    .D(n1558_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_1_s0 (
    .Q(ff_pattern6[1]),
    .D(n1559_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_0_s0 (
    .Q(ff_pattern6[0]),
    .D(n1560_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_7_s0 (
    .Q(ff_pattern7[7]),
    .D(n1497_29),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_6_s0 (
    .Q(ff_pattern7[6]),
    .D(n1498_29),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_5_s0 (
    .Q(ff_pattern7[5]),
    .D(n1499_29),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_4_s0 (
    .Q(ff_pattern7[4]),
    .D(n1500_29),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_3_s0 (
    .Q(ff_pattern7[3]),
    .D(n1501_23),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_2_s0 (
    .Q(ff_pattern7[2]),
    .D(n1502_23),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_1_s0 (
    .Q(ff_pattern7[1]),
    .D(n1503_23),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_0_s0 (
    .Q(ff_pattern7[0]),
    .D(n1504_23),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFE ff_display_color_en_s0 (
    .Q(w_screen_mode_display_color_en),
    .D(n1778_3),
    .CLK(clk85m),
    .CE(n1779_2) 
);
  DFFCE ff_phase_2_s0 (
    .Q(ff_phase[2]),
    .D(n138_7),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pos_x_5_s1 (
    .Q(ff_pos_x[5]),
    .D(n179_7),
    .CLK(clk85m),
    .CE(ff_pos_x_5_14),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_5_s1.INIT=1'b0;
  DFFCE ff_pos_x_4_s1 (
    .Q(ff_pos_x[4]),
    .D(n180_12),
    .CLK(clk85m),
    .CE(ff_pos_x_5_14),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_4_s1.INIT=1'b0;
  DFFCE ff_pos_x_3_s1 (
    .Q(ff_pos_x[3]),
    .D(n181_7),
    .CLK(clk85m),
    .CE(ff_pos_x_5_14),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_3_s1.INIT=1'b0;
  DFFCE ff_pos_x_2_s1 (
    .Q(ff_pos_x[2]),
    .D(n182_7),
    .CLK(clk85m),
    .CE(ff_pos_x_5_14),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_2_s1.INIT=1'b0;
  DFFCE ff_pos_x_1_s1 (
    .Q(ff_pos_x[1]),
    .D(n183_9),
    .CLK(clk85m),
    .CE(ff_pos_x_5_14),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_1_s1.INIT=1'b0;
  DFFCE ff_screen_h_in_active_s1 (
    .Q(ff_screen_h_in_active),
    .D(n258_9),
    .CLK(clk85m),
    .CE(ff_screen_h_in_active_9),
    .CLEAR(n36_6) 
);
defparam ff_screen_h_in_active_s1.INIT=1'b0;
  DFFE ff_display_color_7_s1 (
    .Q(w_screen_mode_display_color[7]),
    .D(n1823_7),
    .CLK(clk85m),
    .CE(n1779_2) 
);
defparam ff_display_color_7_s1.INIT=1'b0;
  DFFE ff_display_color_6_s1 (
    .Q(w_screen_mode_display_color[6]),
    .D(n1824_7),
    .CLK(clk85m),
    .CE(n1779_2) 
);
defparam ff_display_color_6_s1.INIT=1'b0;
  DFFE ff_display_color_5_s1 (
    .Q(w_screen_mode_display_color[5]),
    .D(n1825_7),
    .CLK(clk85m),
    .CE(n1779_2) 
);
defparam ff_display_color_5_s1.INIT=1'b0;
  DFFE ff_display_color_4_s1 (
    .Q(w_screen_mode_display_color[4]),
    .D(n1826_7),
    .CLK(clk85m),
    .CE(n1779_2) 
);
defparam ff_display_color_4_s1.INIT=1'b0;
  DFFE ff_display_color_3_s1 (
    .Q(w_screen_mode_display_color[3]),
    .D(n1827_5),
    .CLK(clk85m),
    .CE(n1779_2) 
);
defparam ff_display_color_3_s1.INIT=1'b0;
  DFFE ff_display_color_2_s1 (
    .Q(w_screen_mode_display_color[2]),
    .D(n1828_4),
    .CLK(clk85m),
    .CE(n1779_2) 
);
defparam ff_display_color_2_s1.INIT=1'b0;
  DFFE ff_display_color_1_s1 (
    .Q(w_screen_mode_display_color[1]),
    .D(n1829_4),
    .CLK(clk85m),
    .CE(n1779_2) 
);
defparam ff_display_color_1_s1.INIT=1'b0;
  DFFE ff_display_color_0_s1 (
    .Q(w_screen_mode_display_color[0]),
    .D(n1830_4),
    .CLK(clk85m),
    .CE(n1779_2) 
);
defparam ff_display_color_0_s1.INIT=1'b0;
  DFFC ff_pos_x_0_s3 (
    .Q(ff_pos_x[0]),
    .D(n184_13),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_0_s3.INIT=1'b0;
  ALU w_pattern_name_t12_pre_3_s (
    .SUM(w_pattern_name_t12_pre[3]),
    .COUT(w_pattern_name_t12_pre_3_2),
    .I0(w_screen_pos_y_Z[3]),
    .I1(ff_pos_x[3]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pattern_name_t12_pre_3_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_4_s (
    .SUM(w_pattern_name_t12_pre[4]),
    .COUT(w_pattern_name_t12_pre_4_2),
    .I0(w_screen_pos_y_Z[4]),
    .I1(ff_pos_x[4]),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_3_2) 
);
defparam w_pattern_name_t12_pre_4_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_5_s (
    .SUM(w_pattern_name_t12_pre[5]),
    .COUT(w_pattern_name_t12_pre_5_2),
    .I0(n322_2),
    .I1(ff_pos_x[5]),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_4_2) 
);
defparam w_pattern_name_t12_pre_5_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_6_s (
    .SUM(w_pattern_name_t12_pre[6]),
    .COUT(w_pattern_name_t12_pre_6_2),
    .I0(n321_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_5_2) 
);
defparam w_pattern_name_t12_pre_6_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_7_s (
    .SUM(w_pattern_name_t12_pre[7]),
    .COUT(w_pattern_name_t12_pre_7_2),
    .I0(n320_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_6_2) 
);
defparam w_pattern_name_t12_pre_7_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_8_s (
    .SUM(w_pattern_name_t12_pre[8]),
    .COUT(w_pattern_name_t12_pre_8_2),
    .I0(n319_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_7_2) 
);
defparam w_pattern_name_t12_pre_8_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_9_s (
    .SUM(w_pattern_name_t12_pre[9]),
    .COUT(w_pattern_name_t12_pre_9_2),
    .I0(n318_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_8_2) 
);
defparam w_pattern_name_t12_pre_9_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_10_s (
    .SUM(w_pattern_name_t12_pre[10]),
    .COUT(w_pattern_name_t12_pre_10_0_COUT),
    .I0(n317_6),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_9_2) 
);
defparam w_pattern_name_t12_pre_10_s.ALU_MODE=0;
  ALU w_pixel_phase_x_0_s (
    .SUM(w_pixel_phase_x[0]),
    .COUT(w_pixel_phase_x_0_3),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_horizontal_offset_l[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_pixel_phase_x_0_s.ALU_MODE=1;
  ALU w_pixel_phase_x_1_s (
    .SUM(w_pixel_phase_x[1]),
    .COUT(w_pixel_phase_x_1_3),
    .I0(w_screen_pos_x_Z[5]),
    .I1(w_horizontal_offset_l[1]),
    .I3(GND),
    .CIN(w_pixel_phase_x_0_3) 
);
defparam w_pixel_phase_x_1_s.ALU_MODE=1;
  ALU w_scroll_pos_x_2_s (
    .SUM(w_scroll_pos_x[2]),
    .COUT(w_scroll_pos_x_2_3),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_horizontal_offset_l[2]),
    .I3(GND),
    .CIN(w_pixel_phase_x_1_3) 
);
defparam w_scroll_pos_x_2_s.ALU_MODE=1;
  ALU w_scroll_pos_x_3_s (
    .SUM(w_scroll_pos_x[3]),
    .COUT(w_scroll_pos_x_3_3),
    .I0(w_screen_pos_x_Z[7]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_2_3) 
);
defparam w_scroll_pos_x_3_s.ALU_MODE=1;
  ALU w_scroll_pos_x_4_s (
    .SUM(w_scroll_pos_x[4]),
    .COUT(w_scroll_pos_x_4_3),
    .I0(w_screen_pos_x_Z[8]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_3_3) 
);
defparam w_scroll_pos_x_4_s.ALU_MODE=1;
  ALU w_scroll_pos_x_5_s (
    .SUM(w_scroll_pos_x[5]),
    .COUT(w_scroll_pos_x_5_3),
    .I0(w_screen_pos_x_Z[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_4_3) 
);
defparam w_scroll_pos_x_5_s.ALU_MODE=1;
  ALU w_scroll_pos_x_6_s (
    .SUM(w_scroll_pos_x[6]),
    .COUT(w_scroll_pos_x_6_3),
    .I0(w_screen_pos_x_Z[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_5_3) 
);
defparam w_scroll_pos_x_6_s.ALU_MODE=1;
  ALU w_scroll_pos_x_7_s (
    .SUM(w_scroll_pos_x[7]),
    .COUT(w_scroll_pos_x_7_3),
    .I0(w_screen_pos_x_Z[11]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_6_3) 
);
defparam w_scroll_pos_x_7_s.ALU_MODE=1;
  ALU w_scroll_pos_x_8_s (
    .SUM(w_scroll_pos_x[8]),
    .COUT(w_scroll_pos_x_8_3),
    .I0(w_screen_pos_x_Z[12]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_7_3) 
);
defparam w_scroll_pos_x_8_s.ALU_MODE=1;
  ALU w_scroll_pos_x_9_s (
    .SUM(w_scroll_pos_x[9]),
    .COUT(w_scroll_pos_x_9_0_COUT),
    .I0(w_screen_pos_x_Z[13]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_8_3) 
);
defparam w_scroll_pos_x_9_s.ALU_MODE=1;
  ALU n322_s (
    .SUM(n322_2),
    .COUT(n322_3),
    .I0(w_screen_pos_y_Z[3]),
    .I1(w_screen_pos_y_Z[5]),
    .I3(GND),
    .CIN(GND) 
);
defparam n322_s.ALU_MODE=0;
  ALU n321_s (
    .SUM(n321_2),
    .COUT(n321_3),
    .I0(w_screen_pos_y_Z[4]),
    .I1(w_screen_pos_y_Z[6]),
    .I3(GND),
    .CIN(n322_3) 
);
defparam n321_s.ALU_MODE=0;
  ALU n320_s (
    .SUM(n320_2),
    .COUT(n320_3),
    .I0(w_screen_pos_y_Z[5]),
    .I1(w_screen_pos_y_Z[7]),
    .I3(GND),
    .CIN(n321_3) 
);
defparam n320_s.ALU_MODE=0;
  ALU n319_s (
    .SUM(n319_2),
    .COUT(n319_3),
    .I0(w_screen_pos_y_Z[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n320_3) 
);
defparam n319_s.ALU_MODE=0;
  ALU n318_s (
    .SUM(n318_2),
    .COUT(n317_6),
    .I0(w_screen_pos_y_Z[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n319_3) 
);
defparam n318_s.ALU_MODE=0;
  ALU w_pos_x_0_s (
    .SUM(w_pos_x[0]),
    .COUT(w_pos_x_0_4),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_horizontal_offset_l[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_pos_x_0_s.ALU_MODE=1;
  ALU w_pos_x_1_s (
    .SUM(w_pos_x[1]),
    .COUT(w_pos_x_1_4),
    .I0(w_screen_pos_x_Z[5]),
    .I1(w_horizontal_offset_l[1]),
    .I3(GND),
    .CIN(w_pos_x_0_4) 
);
defparam w_pos_x_1_s.ALU_MODE=1;
  ALU w_pos_x_2_s (
    .SUM(w_pos_x[2]),
    .COUT(w_pos_x_2_4),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_horizontal_offset_l[2]),
    .I3(GND),
    .CIN(w_pos_x_1_4) 
);
defparam w_pos_x_2_s.ALU_MODE=1;
  ALU w_pos_x_3_s (
    .SUM(w_pos_x[3]),
    .COUT(w_pos_x_3_4),
    .I0(w_pixel_pos_x_Z[3]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_2_4) 
);
defparam w_pos_x_3_s.ALU_MODE=1;
  ALU w_pos_x_4_s (
    .SUM(w_pos_x[4]),
    .COUT(w_pos_x_4_4),
    .I0(w_pixel_pos_x_Z[4]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_3_4) 
);
defparam w_pos_x_4_s.ALU_MODE=1;
  ALU w_pos_x_5_s (
    .SUM(w_pos_x[5]),
    .COUT(w_pos_x_5_4),
    .I0(w_pixel_pos_x_Z[5]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_4_4) 
);
defparam w_pos_x_5_s.ALU_MODE=1;
  ALU w_pos_x_6_s (
    .SUM(w_pos_x[6]),
    .COUT(w_pos_x_6_4),
    .I0(w_pixel_pos_x_Z[6]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_5_4) 
);
defparam w_pos_x_6_s.ALU_MODE=1;
  ALU w_pos_x_7_s (
    .SUM(w_pos_x[7]),
    .COUT(w_pos_x_7_4),
    .I0(w_pixel_pos_x_Z[7]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_6_4) 
);
defparam w_pos_x_7_s.ALU_MODE=1;
  MUX2_LUT5 n830_s5 (
    .O(n830_9),
    .I0(n830_6),
    .I1(n830_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n831_s5 (
    .O(n831_9),
    .I0(n831_6),
    .I1(n831_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n832_s5 (
    .O(n832_9),
    .I0(n832_6),
    .I1(n832_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n833_s5 (
    .O(n833_9),
    .I0(n833_6),
    .I1(n833_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n834_s5 (
    .O(n834_9),
    .I0(n834_6),
    .I1(n834_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n835_s5 (
    .O(n835_9),
    .I0(n835_6),
    .I1(n835_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n836_s5 (
    .O(n836_9),
    .I0(n836_6),
    .I1(n836_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n837_s5 (
    .O(n837_9),
    .I0(n837_6),
    .I1(n837_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n866_s26 (
    .O(n866_30),
    .I0(n866_28),
    .I1(n850_2),
    .S0(w_screen_mode[3]) 
);
  MUX2_LUT5 n867_s26 (
    .O(n867_30),
    .I0(n867_28),
    .I1(n851_2),
    .S0(w_screen_mode[3]) 
);
  MUX2_LUT5 n868_s26 (
    .O(n868_30),
    .I0(n868_28),
    .I1(n852_2),
    .S0(w_screen_mode[3]) 
);
  MUX2_LUT5 n869_s26 (
    .O(n869_30),
    .I0(n869_28),
    .I1(n853_2),
    .S0(w_screen_mode[3]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control_screen_mode */
module vdp_sprite_select_visible_planes (
  clk85m,
  n36_6,
  w_screen_v_active,
  reg_display_on,
  n156_4,
  reg_sprite_magify,
  n1267_4,
  reg_sprite_16x16,
  reg_sprite_disable,
  n870_16,
  w_sprite_mode2,
  n1778_6,
  n854_34,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_pixel_pos_y_Z,
  w_screen_pos_x_Z_0,
  w_screen_pos_x_Z_1,
  w_screen_pos_x_Z_2,
  w_screen_pos_x_Z_3,
  w_screen_pos_x_Z_4,
  w_screen_pos_x_Z_5,
  w_screen_pos_x_Z_6,
  w_screen_pos_x_Z_7,
  w_screen_pos_x_Z_12,
  w_screen_pos_x_Z_13,
  reg_screen_mode_0,
  reg_screen_mode_1,
  reg_screen_mode_4,
  ff_vram_valid,
  w_selected_en,
  n481_5,
  n358_8,
  ff_selected_en_9,
  w_selected_plane_num,
  w_selected_x,
  w_selected_pattern,
  w_selected_color_0,
  w_selected_color_1,
  w_selected_color_2,
  w_selected_color_3,
  w_selected_color_7,
  w_selected_count,
  w_selected_y
)
;
input clk85m;
input n36_6;
input w_screen_v_active;
input reg_display_on;
input n156_4;
input reg_sprite_magify;
input n1267_4;
input reg_sprite_16x16;
input reg_sprite_disable;
input n870_16;
input w_sprite_mode2;
input n1778_6;
input n854_34;
input w_sprite_vram_rdata_0;
input w_sprite_vram_rdata_1;
input w_sprite_vram_rdata_2;
input w_sprite_vram_rdata_3;
input w_sprite_vram_rdata_4;
input w_sprite_vram_rdata_5;
input w_sprite_vram_rdata_6;
input w_sprite_vram_rdata_7;
input w_sprite_vram_rdata_8;
input w_sprite_vram_rdata_9;
input w_sprite_vram_rdata_10;
input w_sprite_vram_rdata_11;
input w_sprite_vram_rdata_12;
input w_sprite_vram_rdata_13;
input w_sprite_vram_rdata_14;
input w_sprite_vram_rdata_15;
input w_sprite_vram_rdata_16;
input w_sprite_vram_rdata_17;
input w_sprite_vram_rdata_18;
input w_sprite_vram_rdata_19;
input w_sprite_vram_rdata_20;
input w_sprite_vram_rdata_21;
input w_sprite_vram_rdata_22;
input w_sprite_vram_rdata_23;
input w_sprite_vram_rdata_24;
input w_sprite_vram_rdata_25;
input w_sprite_vram_rdata_26;
input w_sprite_vram_rdata_27;
input w_sprite_vram_rdata_31;
input [7:0] w_pixel_pos_y_Z;
input w_screen_pos_x_Z_0;
input w_screen_pos_x_Z_1;
input w_screen_pos_x_Z_2;
input w_screen_pos_x_Z_3;
input w_screen_pos_x_Z_4;
input w_screen_pos_x_Z_5;
input w_screen_pos_x_Z_6;
input w_screen_pos_x_Z_7;
input w_screen_pos_x_Z_12;
input w_screen_pos_x_Z_13;
input reg_screen_mode_0;
input reg_screen_mode_1;
input reg_screen_mode_4;
output ff_vram_valid;
output w_selected_en;
output n481_5;
output n358_8;
output ff_selected_en_9;
output [4:0] w_selected_plane_num;
output [7:0] w_selected_x;
output [7:0] w_selected_pattern;
output w_selected_color_0;
output w_selected_color_1;
output w_selected_color_2;
output w_selected_color_3;
output w_selected_color_7;
output [3:0] w_selected_count;
output [3:0] w_selected_y;
wire n481_4;
wire n479_3;
wire ff_vram_valid_6;
wire ff_selected_count_3_6;
wire ff_select_finish_8;
wire ff_selected_en_6;
wire n362_7;
wire n360_7;
wire n165_7;
wire n164_7;
wire n136_6;
wire n129_7;
wire n128_7;
wire n127_7;
wire n126_7;
wire n125_7;
wire n358_7;
wire n481_6;
wire ff_selected_count_3_7;
wire ff_select_finish_9;
wire ff_selected_en_7;
wire n361_8;
wire n136_7;
wire n136_8;
wire n126_8;
wire ff_select_finish_10;
wire ff_selected_en_10;
wire ff_select_finish_11;
wire ff_selected_en_11;
wire ff_selected_en_13;
wire n361_10;
wire n368_11;
wire n363_9;
wire ff_select_finish;
wire w_offset_y_0_3;
wire w_offset_y_1_3;
wire w_offset_y_2_3;
wire w_offset_y_3_3;
wire w_offset_y_4_3;
wire w_offset_y_5_3;
wire w_offset_y_6_3;
wire n270_9;
wire [7:0] ff_y;
wire [7:0] w_offset_y;
wire VCC;
wire GND;
  LUT4 n481_s1 (
    .F(n481_4),
    .I0(w_screen_v_active),
    .I1(reg_display_on),
    .I2(n481_5),
    .I3(n481_6) 
);
defparam n481_s1.INIT=16'h8000;
  LUT3 n479_s0 (
    .F(n479_3),
    .I0(n156_4),
    .I1(n481_6),
    .I2(ff_vram_valid_6) 
);
defparam n479_s0.INIT=8'h80;
  LUT3 w_selected_y_3_s0 (
    .F(w_selected_y[3]),
    .I0(w_offset_y[3]),
    .I1(w_offset_y[4]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_3_s0.INIT=8'hCA;
  LUT3 w_selected_y_2_s0 (
    .F(w_selected_y[2]),
    .I0(w_offset_y[2]),
    .I1(w_offset_y[3]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_2_s0.INIT=8'hCA;
  LUT3 w_selected_y_1_s0 (
    .F(w_selected_y[1]),
    .I0(w_offset_y[1]),
    .I1(w_offset_y[2]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_1_s0.INIT=8'hCA;
  LUT3 w_selected_y_0_s0 (
    .F(w_selected_y[0]),
    .I0(w_offset_y[0]),
    .I1(w_offset_y[1]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_0_s0.INIT=8'hCA;
  LUT3 ff_vram_valid_s2 (
    .F(ff_vram_valid_6),
    .I0(w_screen_pos_x_Z_13),
    .I1(w_screen_v_active),
    .I2(reg_display_on) 
);
defparam ff_vram_valid_s2.INIT=8'h40;
  LUT4 ff_selected_count_3_s3 (
    .F(ff_selected_count_3_6),
    .I0(ff_selected_count_3_7),
    .I1(n1267_4),
    .I2(w_selected_en),
    .I3(n358_7) 
);
defparam ff_selected_count_3_s3.INIT=16'h40FF;
  LUT4 ff_select_finish_s3 (
    .F(ff_select_finish_8),
    .I0(ff_selected_count_3_7),
    .I1(n1267_4),
    .I2(ff_select_finish_9),
    .I3(n358_7) 
);
defparam ff_select_finish_s3.INIT=16'h80FF;
  LUT4 ff_selected_en_s3 (
    .F(ff_selected_en_6),
    .I0(ff_selected_en_7),
    .I1(ff_selected_en_13),
    .I2(n1267_4),
    .I3(n358_7) 
);
defparam ff_selected_en_s3.INIT=16'hB0FF;
  LUT3 n362_s2 (
    .F(n362_7),
    .I0(w_selected_count[0]),
    .I1(w_selected_count[1]),
    .I2(n358_7) 
);
defparam n362_s2.INIT=8'h60;
  LUT4 n360_s2 (
    .F(n360_7),
    .I0(w_selected_count[2]),
    .I1(n361_8),
    .I2(w_selected_count[3]),
    .I3(n358_7) 
);
defparam n360_s2.INIT=16'h7800;
  LUT2 n165_s2 (
    .F(n165_7),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata_16) 
);
defparam n165_s2.INIT=4'h4;
  LUT2 n164_s2 (
    .F(n164_7),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata_17) 
);
defparam n164_s2.INIT=4'h4;
  LUT4 n136_s1 (
    .F(n136_6),
    .I0(n136_7),
    .I1(n136_8),
    .I2(n156_4),
    .I3(n481_6) 
);
defparam n136_s1.INIT=16'hE000;
  LUT2 n129_s2 (
    .F(n129_7),
    .I0(w_selected_plane_num[0]),
    .I1(n136_7) 
);
defparam n129_s2.INIT=4'h1;
  LUT3 n128_s2 (
    .F(n128_7),
    .I0(n136_7),
    .I1(w_selected_plane_num[1]),
    .I2(w_selected_plane_num[0]) 
);
defparam n128_s2.INIT=8'h14;
  LUT4 n127_s2 (
    .F(n127_7),
    .I0(w_selected_plane_num[1]),
    .I1(w_selected_plane_num[0]),
    .I2(n136_7),
    .I3(w_selected_plane_num[2]) 
);
defparam n127_s2.INIT=16'h0708;
  LUT3 n126_s2 (
    .F(n126_7),
    .I0(n136_7),
    .I1(w_selected_plane_num[3]),
    .I2(n126_8) 
);
defparam n126_s2.INIT=8'h14;
  LUT4 n125_s2 (
    .F(n125_7),
    .I0(w_selected_plane_num[3]),
    .I1(n126_8),
    .I2(n136_7),
    .I3(w_selected_plane_num[4]) 
);
defparam n125_s2.INIT=16'h0708;
  LUT3 n358_s2 (
    .F(n358_7),
    .I0(reg_sprite_disable),
    .I1(n870_16),
    .I2(n358_8) 
);
defparam n358_s2.INIT=8'h01;
  LUT4 n481_s2 (
    .F(n481_5),
    .I0(w_screen_pos_x_Z_0),
    .I1(w_screen_pos_x_Z_1),
    .I2(w_screen_pos_x_Z_2),
    .I3(w_screen_pos_x_Z_3) 
);
defparam n481_s2.INIT=16'h1000;
  LUT3 n481_s3 (
    .F(n481_6),
    .I0(w_screen_pos_x_Z_4),
    .I1(w_screen_pos_x_Z_5),
    .I2(w_screen_pos_x_Z_6) 
);
defparam n481_s3.INIT=8'h40;
  LUT4 ff_selected_count_3_s4 (
    .F(ff_selected_count_3_7),
    .I0(w_screen_pos_x_Z_0),
    .I1(w_screen_pos_x_Z_2),
    .I2(w_screen_pos_x_Z_3),
    .I3(w_screen_pos_x_Z_1) 
);
defparam ff_selected_count_3_s4.INIT=16'h0100;
  LUT3 ff_select_finish_s4 (
    .F(ff_select_finish_9),
    .I0(ff_y[3]),
    .I1(w_sprite_mode2),
    .I2(ff_select_finish_10) 
);
defparam ff_select_finish_s4.INIT=8'h90;
  LUT4 ff_selected_en_s4 (
    .F(ff_selected_en_7),
    .I0(ff_selected_en_9),
    .I1(w_offset_y[3]),
    .I2(n136_8),
    .I3(ff_selected_en_10) 
);
defparam ff_selected_en_s4.INIT=16'h7000;
  LUT2 n361_s3 (
    .F(n361_8),
    .I0(w_selected_count[0]),
    .I1(w_selected_count[1]) 
);
defparam n361_s3.INIT=4'h8;
  LUT4 n136_s2 (
    .F(n136_7),
    .I0(w_screen_pos_x_Z_7),
    .I1(w_screen_pos_x_Z_12),
    .I2(w_screen_pos_x_Z_13),
    .I3(n1778_6) 
);
defparam n136_s2.INIT=16'h0100;
  LUT4 n136_s3 (
    .F(n136_8),
    .I0(w_sprite_mode2),
    .I1(w_selected_count[2]),
    .I2(ff_select_finish),
    .I3(w_selected_count[3]) 
);
defparam n136_s3.INIT=16'h000B;
  LUT3 n126_s3 (
    .F(n126_8),
    .I0(w_selected_plane_num[1]),
    .I1(w_selected_plane_num[0]),
    .I2(w_selected_plane_num[2]) 
);
defparam n126_s3.INIT=8'h80;
  LUT4 n358_s3 (
    .F(n358_8),
    .I0(reg_screen_mode_1),
    .I1(reg_screen_mode_4),
    .I2(n854_34),
    .I3(reg_screen_mode_0) 
);
defparam n358_s3.INIT=16'h0100;
  LUT4 ff_select_finish_s5 (
    .F(ff_select_finish_10),
    .I0(ff_y[5]),
    .I1(ff_y[6]),
    .I2(ff_y[7]),
    .I3(ff_select_finish_11) 
);
defparam ff_select_finish_s5.INIT=16'h4000;
  LUT2 ff_selected_en_s6 (
    .F(ff_selected_en_9),
    .I0(reg_sprite_16x16),
    .I1(reg_sprite_magify) 
);
defparam ff_selected_en_s6.INIT=4'h1;
  LUT4 ff_selected_en_s7 (
    .F(ff_selected_en_10),
    .I0(reg_sprite_magify),
    .I1(reg_sprite_16x16),
    .I2(w_offset_y[4]),
    .I3(ff_selected_en_11) 
);
defparam ff_selected_en_s7.INIT=16'h8F00;
  LUT4 ff_select_finish_s6 (
    .F(ff_select_finish_11),
    .I0(ff_y[0]),
    .I1(ff_y[1]),
    .I2(ff_y[2]),
    .I3(ff_y[4]) 
);
defparam ff_select_finish_s6.INIT=16'h0100;
  LUT4 ff_selected_en_s8 (
    .F(ff_selected_en_11),
    .I0(w_offset_y[5]),
    .I1(w_offset_y[6]),
    .I2(w_offset_y[7]),
    .I3(n270_9) 
);
defparam ff_selected_en_s8.INIT=16'h0100;
  LUT4 ff_selected_en_s9 (
    .F(ff_selected_en_13),
    .I0(ff_y[3]),
    .I1(w_sprite_mode2),
    .I2(ff_select_finish_10),
    .I3(ff_selected_count_3_7) 
);
defparam ff_selected_en_s9.INIT=16'h6F00;
  LUT4 n361_s4 (
    .F(n361_10),
    .I0(w_selected_count[2]),
    .I1(w_selected_count[0]),
    .I2(w_selected_count[1]),
    .I3(n358_7) 
);
defparam n361_s4.INIT=16'h6A00;
  LUT4 n368_s5 (
    .F(n368_11),
    .I0(reg_sprite_disable),
    .I1(n870_16),
    .I2(n358_8),
    .I3(ff_selected_en_13) 
);
defparam n368_s5.INIT=16'h0100;
  LUT4 n363_s3 (
    .F(n363_9),
    .I0(w_selected_count[0]),
    .I1(reg_sprite_disable),
    .I2(n870_16),
    .I3(n358_8) 
);
defparam n363_s3.INIT=16'h0001;
  DFFCE ff_current_plane_num_3_s0 (
    .Q(w_selected_plane_num[3]),
    .D(n126_7),
    .CLK(clk85m),
    .CE(n479_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_num_2_s0 (
    .Q(w_selected_plane_num[2]),
    .D(n127_7),
    .CLK(clk85m),
    .CE(n479_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_num_1_s0 (
    .Q(w_selected_plane_num[1]),
    .D(n128_7),
    .CLK(clk85m),
    .CE(n479_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_num_0_s0 (
    .Q(w_selected_plane_num[0]),
    .D(n129_7),
    .CLK(clk85m),
    .CE(n479_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_valid_s0 (
    .Q(ff_vram_valid),
    .D(n136_6),
    .CLK(clk85m),
    .CE(ff_vram_valid_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_7_s0 (
    .Q(ff_y[7]),
    .D(w_sprite_vram_rdata_7),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_6_s0 (
    .Q(ff_y[6]),
    .D(w_sprite_vram_rdata_6),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_5_s0 (
    .Q(ff_y[5]),
    .D(w_sprite_vram_rdata_5),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_4_s0 (
    .Q(ff_y[4]),
    .D(w_sprite_vram_rdata_4),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_3_s0 (
    .Q(ff_y[3]),
    .D(w_sprite_vram_rdata_3),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_2_s0 (
    .Q(ff_y[2]),
    .D(w_sprite_vram_rdata_2),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_1_s0 (
    .Q(ff_y[1]),
    .D(w_sprite_vram_rdata_1),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_0_s0 (
    .Q(ff_y[0]),
    .D(w_sprite_vram_rdata_0),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_7_s0 (
    .Q(w_selected_x[7]),
    .D(w_sprite_vram_rdata_15),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_6_s0 (
    .Q(w_selected_x[6]),
    .D(w_sprite_vram_rdata_14),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_5_s0 (
    .Q(w_selected_x[5]),
    .D(w_sprite_vram_rdata_13),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_4_s0 (
    .Q(w_selected_x[4]),
    .D(w_sprite_vram_rdata_12),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_3_s0 (
    .Q(w_selected_x[3]),
    .D(w_sprite_vram_rdata_11),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_2_s0 (
    .Q(w_selected_x[2]),
    .D(w_sprite_vram_rdata_10),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_1_s0 (
    .Q(w_selected_x[1]),
    .D(w_sprite_vram_rdata_9),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_0_s0 (
    .Q(w_selected_x[0]),
    .D(w_sprite_vram_rdata_8),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_7_s0 (
    .Q(w_selected_pattern[7]),
    .D(w_sprite_vram_rdata_23),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_6_s0 (
    .Q(w_selected_pattern[6]),
    .D(w_sprite_vram_rdata_22),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_5_s0 (
    .Q(w_selected_pattern[5]),
    .D(w_sprite_vram_rdata_21),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_4_s0 (
    .Q(w_selected_pattern[4]),
    .D(w_sprite_vram_rdata_20),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_3_s0 (
    .Q(w_selected_pattern[3]),
    .D(w_sprite_vram_rdata_19),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_2_s0 (
    .Q(w_selected_pattern[2]),
    .D(w_sprite_vram_rdata_18),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_1_s0 (
    .Q(w_selected_pattern[1]),
    .D(n164_7),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_0_s0 (
    .Q(w_selected_pattern[0]),
    .D(n165_7),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_7_s0 (
    .Q(w_selected_color_7),
    .D(w_sprite_vram_rdata_31),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_3_s0 (
    .Q(w_selected_color_3),
    .D(w_sprite_vram_rdata_27),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_2_s0 (
    .Q(w_selected_color_2),
    .D(w_sprite_vram_rdata_26),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_1_s0 (
    .Q(w_selected_color_1),
    .D(w_sprite_vram_rdata_25),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_0_s0 (
    .Q(w_selected_color_0),
    .D(w_sprite_vram_rdata_24),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_num_4_s0 (
    .Q(w_selected_plane_num[4]),
    .D(n125_7),
    .CLK(clk85m),
    .CE(n479_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_selected_count_3_s1 (
    .Q(w_selected_count[3]),
    .D(n360_7),
    .CLK(clk85m),
    .CE(ff_selected_count_3_6),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_3_s1.INIT=1'b0;
  DFFCE ff_selected_count_2_s1 (
    .Q(w_selected_count[2]),
    .D(n361_10),
    .CLK(clk85m),
    .CE(ff_selected_count_3_6),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_2_s1.INIT=1'b0;
  DFFCE ff_selected_count_1_s1 (
    .Q(w_selected_count[1]),
    .D(n362_7),
    .CLK(clk85m),
    .CE(ff_selected_count_3_6),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_1_s1.INIT=1'b0;
  DFFCE ff_selected_count_0_s1 (
    .Q(w_selected_count[0]),
    .D(n363_9),
    .CLK(clk85m),
    .CE(ff_selected_count_3_6),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_0_s1.INIT=1'b0;
  DFFCE ff_select_finish_s1 (
    .Q(ff_select_finish),
    .D(n358_7),
    .CLK(clk85m),
    .CE(ff_select_finish_8),
    .CLEAR(n36_6) 
);
defparam ff_select_finish_s1.INIT=1'b0;
  DFFCE ff_selected_en_s1 (
    .Q(w_selected_en),
    .D(n368_11),
    .CLK(clk85m),
    .CE(ff_selected_en_6),
    .CLEAR(n36_6) 
);
  ALU w_offset_y_0_s (
    .SUM(w_offset_y[0]),
    .COUT(w_offset_y_0_3),
    .I0(w_pixel_pos_y_Z[0]),
    .I1(ff_y[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_offset_y_0_s.ALU_MODE=1;
  ALU w_offset_y_1_s (
    .SUM(w_offset_y[1]),
    .COUT(w_offset_y_1_3),
    .I0(w_pixel_pos_y_Z[1]),
    .I1(ff_y[1]),
    .I3(GND),
    .CIN(w_offset_y_0_3) 
);
defparam w_offset_y_1_s.ALU_MODE=1;
  ALU w_offset_y_2_s (
    .SUM(w_offset_y[2]),
    .COUT(w_offset_y_2_3),
    .I0(w_pixel_pos_y_Z[2]),
    .I1(ff_y[2]),
    .I3(GND),
    .CIN(w_offset_y_1_3) 
);
defparam w_offset_y_2_s.ALU_MODE=1;
  ALU w_offset_y_3_s (
    .SUM(w_offset_y[3]),
    .COUT(w_offset_y_3_3),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(ff_y[3]),
    .I3(GND),
    .CIN(w_offset_y_2_3) 
);
defparam w_offset_y_3_s.ALU_MODE=1;
  ALU w_offset_y_4_s (
    .SUM(w_offset_y[4]),
    .COUT(w_offset_y_4_3),
    .I0(w_pixel_pos_y_Z[4]),
    .I1(ff_y[4]),
    .I3(GND),
    .CIN(w_offset_y_3_3) 
);
defparam w_offset_y_4_s.ALU_MODE=1;
  ALU w_offset_y_5_s (
    .SUM(w_offset_y[5]),
    .COUT(w_offset_y_5_3),
    .I0(w_pixel_pos_y_Z[5]),
    .I1(ff_y[5]),
    .I3(GND),
    .CIN(w_offset_y_4_3) 
);
defparam w_offset_y_5_s.ALU_MODE=1;
  ALU w_offset_y_6_s (
    .SUM(w_offset_y[6]),
    .COUT(w_offset_y_6_3),
    .I0(w_pixel_pos_y_Z[6]),
    .I1(ff_y[6]),
    .I3(GND),
    .CIN(w_offset_y_5_3) 
);
defparam w_offset_y_6_s.ALU_MODE=1;
  ALU w_offset_y_7_s (
    .SUM(w_offset_y[7]),
    .COUT(n270_9),
    .I0(w_pixel_pos_y_Z[7]),
    .I1(ff_y[7]),
    .I3(GND),
    .CIN(w_offset_y_6_3) 
);
defparam w_offset_y_7_s.ALU_MODE=1;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_sprite_select_visible_planes */
module vdp_sprite_info_collect (
  clk85m,
  w_sprite_mode2,
  n36_6,
  ff_state_1_7,
  ff_reset_n2_1,
  w_selected_en,
  reg_display_on,
  n215_8,
  n1778_4,
  w_screen_v_active,
  n1778_6,
  reg_sprite_16x16,
  n156_4,
  w_selected_y,
  w_selected_x,
  w_selected_pattern,
  w_selected_color_0,
  w_selected_color_1,
  w_selected_color_2,
  w_selected_color_3,
  w_selected_color_7,
  w_selected_plane_num,
  w_screen_pos_x_Z,
  w_sprite_vram_rdata8,
  reg_sprite_attribute_table_base_7,
  reg_sprite_attribute_table_base_8,
  reg_sprite_attribute_table_base_10,
  reg_sprite_attribute_table_base_11,
  reg_sprite_attribute_table_base_12,
  reg_sprite_attribute_table_base_13,
  reg_sprite_attribute_table_base_14,
  reg_sprite_attribute_table_base_15,
  reg_sprite_attribute_table_base_16,
  reg_sprite_pattern_generator_table_base,
  w_selected_count,
  ff_active,
  w_ic_vram_valid,
  n870_16,
  n1333_18,
  n1267_4,
  n1267_5,
  n1333_21,
  w_plane_x,
  ff_state,
  w_makeup_plane,
  ff_vram_address,
  w_color_0,
  w_color_1,
  w_color_2,
  w_color_3,
  w_color_5,
  w_color_6,
  w_color_7,
  w_pattern
)
;
input clk85m;
input w_sprite_mode2;
input n36_6;
input ff_state_1_7;
input ff_reset_n2_1;
input w_selected_en;
input reg_display_on;
input n215_8;
input n1778_4;
input w_screen_v_active;
input n1778_6;
input reg_sprite_16x16;
input n156_4;
input [3:0] w_selected_y;
input [7:0] w_selected_x;
input [7:0] w_selected_pattern;
input w_selected_color_0;
input w_selected_color_1;
input w_selected_color_2;
input w_selected_color_3;
input w_selected_color_7;
input [4:0] w_selected_plane_num;
input [13:7] w_screen_pos_x_Z;
input [7:0] w_sprite_vram_rdata8;
input reg_sprite_attribute_table_base_7;
input reg_sprite_attribute_table_base_8;
input reg_sprite_attribute_table_base_10;
input reg_sprite_attribute_table_base_11;
input reg_sprite_attribute_table_base_12;
input reg_sprite_attribute_table_base_13;
input reg_sprite_attribute_table_base_14;
input reg_sprite_attribute_table_base_15;
input reg_sprite_attribute_table_base_16;
input [17:11] reg_sprite_pattern_generator_table_base;
input [3:0] w_selected_count;
output ff_active;
output w_ic_vram_valid;
output n870_16;
output n1333_18;
output n1267_4;
output n1267_5;
output n1333_21;
output [7:0] w_plane_x;
output [1:0] ff_state;
output [2:0] w_makeup_plane;
output [17:0] ff_vram_address;
output w_color_0;
output w_color_1;
output w_color_2;
output w_color_3;
output w_color_5;
output w_color_6;
output w_color_7;
output [7:0] w_pattern;
wire \ff_selected_ram[0]_ER_CL_59 ;
wire \ff_selected_ram[0]_ER_CL_60 ;
wire \ff_selected_ram[0]_ER_CL_61 ;
wire \ff_selected_ram[0]_ER_CL_62 ;
wire ff_screen_h_active_8;
wire ff_current_plane_2_6;
wire ff_active_8;
wire ff_current_plane_3_9;
wire \ff_selected_ram[0]_ER_init ;
wire \ff_selected_ram[0]_ER_init_0 ;
wire \ff_selected_ram[0]_ER_61 ;
wire \ff_selected_ram[0]_ER_63 ;
wire \ff_selected_ram[0]_ER_65 ;
wire \ff_selected_ram[0]_ER_67 ;
wire \ff_selected_ram[0]_ER_69 ;
wire \ff_selected_ram[0]_ER_71 ;
wire \ff_selected_ram[0]_ER_73 ;
wire \ff_selected_ram[0]_ER_75 ;
wire \ff_selected_ram[0]_ER_77 ;
wire \ff_selected_ram[0]_ER_79 ;
wire \ff_selected_ram[0]_ER_81 ;
wire \ff_selected_ram[0]_ER_83 ;
wire \ff_selected_ram[0]_ER_85 ;
wire \ff_selected_ram[0]_ER_87 ;
wire \ff_selected_ram[0]_ER_89 ;
wire \ff_selected_ram[0]_ER_91 ;
wire \ff_selected_ram[0]_ER_93 ;
wire \ff_selected_ram[0]_ER_95 ;
wire \ff_selected_ram[0]_ER_97 ;
wire \ff_selected_ram[0]_ER_99 ;
wire \ff_selected_ram[0]_ER_101 ;
wire \ff_selected_ram[0]_ER_103 ;
wire \ff_selected_ram[0]_ER_105 ;
wire \ff_selected_ram[0]_ER_107 ;
wire \ff_selected_ram[0]_ER_109 ;
wire \ff_selected_ram[0]_ER_111 ;
wire \ff_selected_ram[0]_ER_113 ;
wire \ff_selected_ram[0]_ER_115 ;
wire \ff_selected_ram[0]_ER_117 ;
wire \ff_selected_ram[0]_ER_119 ;
wire n1567_8;
wire n1511_8;
wire n1513_8;
wire n1580_8;
wire n1579_8;
wire n1578_8;
wire n1574_8;
wire n1573_8;
wire n1572_8;
wire n1571_8;
wire n1570_8;
wire n1569_8;
wire n1568_8;
wire n1267_6;
wire ff_selected_q_31_7;
wire ff_screen_h_active_9;
wire ff_active_9;
wire ff_active_10;
wire ff_active_11;
wire ff_vram_valid_7;
wire n1512_9;
wire n1581_9;
wire n1580_9;
wire n1580_10;
wire n1577_9;
wire n1576_9;
wire n1585_9;
wire ff_active_12;
wire ff_active_13;
wire ff_active_14;
wire ff_active_15;
wire ff_current_plane_2_10;
wire n1267_8;
wire n1301_9;
wire n1302_11;
wire ff_current_plane_2_12;
wire n1562_9;
wire \ff_selected_ram[0]_ER_CL_88 ;
wire \ff_selected_ram[0]_ER_CL_90 ;
wire \ff_selected_ram[0]_ER_CL_92 ;
wire \ff_selected_ram[0]_ER_CL_94 ;
wire \ff_selected_ram[0]_ER_CL_96 ;
wire \ff_selected_ram[0]_ER_CL_98 ;
wire \ff_selected_ram[0]_ER_CL_100 ;
wire \ff_selected_ram[0]_ER_CL_102 ;
wire n1512_11;
wire n1585_11;
wire ff_selected_q_31_9;
wire n1567_12;
wire n1575_10;
wire ff_vram_valid_9;
wire n1514_11;
wire n1584_10;
wire n1583_10;
wire n1582_10;
wire n1581_11;
wire n1577_11;
wire n1576_11;
wire ff_sprite_mode2;
wire ff_screen_h_active;
wire \ff_selected_ram[0]_ER_CL_28 ;
wire \ff_selected_ram[0]_ER_CL_30 ;
wire \ff_selected_ram[0]_ER_CL_32 ;
wire \ff_selected_ram[0]_ER_CL_34 ;
wire \ff_selected_ram[0]_ER_CL_36 ;
wire \ff_selected_ram[0]_ER_CL_38 ;
wire \ff_selected_ram[0]_ER_CL_40 ;
wire \ff_selected_ram[0]_ER_CL_42 ;
wire \ff_selected_ram[0]_ER_init_1 ;
wire \ff_selected_ram[0]_ER ;
wire \ff_selected_ram[0]_ER_2 ;
wire \ff_selected_ram[0]_ER_3 ;
wire \ff_selected_ram[0]_ER_4 ;
wire \ff_selected_ram[0]_ER_5 ;
wire \ff_selected_ram[0]_ER_6 ;
wire \ff_selected_ram[0]_ER_7 ;
wire \ff_selected_ram[0]_ER_8 ;
wire \ff_selected_ram[0]_ER_9 ;
wire \ff_selected_ram[0]_ER_10 ;
wire \ff_selected_ram[0]_ER_11 ;
wire \ff_selected_ram[0]_ER_12 ;
wire \ff_selected_ram[0]_ER_13 ;
wire \ff_selected_ram[0]_ER_14 ;
wire \ff_selected_ram[0]_ER_15 ;
wire \ff_selected_ram[0]_ER_16 ;
wire \ff_selected_ram[0]_ER_17 ;
wire \ff_selected_ram[0]_ER_18 ;
wire \ff_selected_ram[0]_ER_19 ;
wire \ff_selected_ram[0]_ER_20 ;
wire \ff_selected_ram[0]_ER_21 ;
wire \ff_selected_ram[0]_ER_22 ;
wire \ff_selected_ram[0]_ER_23 ;
wire \ff_selected_ram[0]_ER_24 ;
wire \ff_selected_ram[0]_ER_25 ;
wire \ff_selected_ram[0]_ER_26 ;
wire \ff_selected_ram[0]_ER_27 ;
wire \ff_selected_ram[0]_ER_28 ;
wire \ff_selected_ram[0]_ER_29 ;
wire \ff_selected_ram[0]_ER_30 ;
wire \ff_selected_ram[0]_ER_init_31 ;
wire \ff_selected_ram[0]_ER_CL_64 ;
wire \ff_selected_ram[0]_ER_CL_66 ;
wire \ff_selected_ram[0]_ER_init_32 ;
wire [31:0] ff_selected_q;
wire [3:3] ff_current_plane;
wire [3:2] DO;
wire VCC;
wire GND;
  LUT3 \ff_selected_ram[0]_ER_CL_s85  (
    .F(\ff_selected_ram[0]_ER_CL_59 ),
    .I0(\ff_selected_ram[0]_ER_CL_28 ),
    .I1(\ff_selected_ram[0]_ER_CL_30 ),
    .I2(w_makeup_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s85 .INIT=8'hCA;
  LUT3 \ff_selected_ram[0]_ER_CL_s86  (
    .F(\ff_selected_ram[0]_ER_CL_60 ),
    .I0(\ff_selected_ram[0]_ER_CL_32 ),
    .I1(\ff_selected_ram[0]_ER_CL_34 ),
    .I2(w_makeup_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s86 .INIT=8'hCA;
  LUT3 \ff_selected_ram[0]_ER_CL_s87  (
    .F(\ff_selected_ram[0]_ER_CL_61 ),
    .I0(\ff_selected_ram[0]_ER_CL_36 ),
    .I1(\ff_selected_ram[0]_ER_CL_38 ),
    .I2(w_makeup_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s87 .INIT=8'hCA;
  LUT3 \ff_selected_ram[0]_ER_CL_s88  (
    .F(\ff_selected_ram[0]_ER_CL_62 ),
    .I0(\ff_selected_ram[0]_ER_CL_40 ),
    .I1(\ff_selected_ram[0]_ER_CL_42 ),
    .I2(w_makeup_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s88 .INIT=8'hCA;
  LUT4 n1333_s14 (
    .F(n870_16),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n1333_18),
    .I3(n1333_21) 
);
defparam n1333_s14.INIT=16'h8000;
  LUT3 w_color_7_s (
    .F(w_color_7),
    .I0(ff_selected_q[31]),
    .I1(w_sprite_vram_rdata8[7]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_7_s.INIT=8'hCA;
  LUT3 w_color_3_s (
    .F(w_color_3),
    .I0(ff_selected_q[23]),
    .I1(w_sprite_vram_rdata8[3]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_3_s.INIT=8'hCA;
  LUT3 w_color_2_s (
    .F(w_color_2),
    .I0(ff_selected_q[22]),
    .I1(w_sprite_vram_rdata8[2]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_2_s.INIT=8'hCA;
  LUT3 w_color_1_s (
    .F(w_color_1),
    .I0(ff_selected_q[21]),
    .I1(w_sprite_vram_rdata8[1]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_1_s.INIT=8'hCA;
  LUT3 w_color_0_s (
    .F(w_color_0),
    .I0(ff_selected_q[20]),
    .I1(w_sprite_vram_rdata8[0]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_0_s.INIT=8'hCA;
  LUT2 ff_screen_h_active_s3 (
    .F(ff_screen_h_active_8),
    .I0(n870_16),
    .I1(ff_screen_h_active_9) 
);
defparam ff_screen_h_active_s3.INIT=4'hE;
  LUT4 ff_current_plane_2_s3 (
    .F(ff_current_plane_2_6),
    .I0(ff_selected_q_31_7),
    .I1(w_selected_en),
    .I2(ff_current_plane_2_10),
    .I3(ff_current_plane_2_12) 
);
defparam ff_current_plane_2_s3.INIT=16'hF8FF;
  LUT4 ff_active_s3 (
    .F(ff_active_8),
    .I0(n870_16),
    .I1(ff_active_9),
    .I2(ff_active_10),
    .I3(ff_active_11) 
);
defparam ff_active_s3.INIT=16'hFF40;
  LUT4 ff_current_plane_3_s4 (
    .F(ff_current_plane_3_9),
    .I0(ff_current_plane[3]),
    .I1(w_selected_en),
    .I2(reg_display_on),
    .I3(ff_selected_q_31_7) 
);
defparam ff_current_plane_3_s4.INIT=16'h4000;
  LUT2 \ff_selected_ram[0]_ER_init_s9  (
    .F(\ff_selected_ram[0]_ER_init ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_init_31 ) 
);
defparam \ff_selected_ram[0]_ER_init_s9 .INIT=4'hE;
  LUT3 \ff_selected_ram[0]_ER_init_s10  (
    .F(\ff_selected_ram[0]_ER_init_0 ),
    .I0(\ff_selected_ram[0]_ER_init_32 ),
    .I1(VCC),
    .I2(\ff_selected_ram[0]_ER_init ) 
);
defparam \ff_selected_ram[0]_ER_init_s10 .INIT=8'hAC;
  LUT2 \ff_selected_ram[0]_ER_s59  (
    .F(\ff_selected_ram[0]_ER_61 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_4 ) 
);
defparam \ff_selected_ram[0]_ER_s59 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s60  (
    .F(\ff_selected_ram[0]_ER_63 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_3 ) 
);
defparam \ff_selected_ram[0]_ER_s60 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s61  (
    .F(\ff_selected_ram[0]_ER_65 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_2 ) 
);
defparam \ff_selected_ram[0]_ER_s61 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s62  (
    .F(\ff_selected_ram[0]_ER_67 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER ) 
);
defparam \ff_selected_ram[0]_ER_s62 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s63  (
    .F(\ff_selected_ram[0]_ER_69 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_8 ) 
);
defparam \ff_selected_ram[0]_ER_s63 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s64  (
    .F(\ff_selected_ram[0]_ER_71 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_7 ) 
);
defparam \ff_selected_ram[0]_ER_s64 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s65  (
    .F(\ff_selected_ram[0]_ER_73 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_6 ) 
);
defparam \ff_selected_ram[0]_ER_s65 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s66  (
    .F(\ff_selected_ram[0]_ER_75 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_5 ) 
);
defparam \ff_selected_ram[0]_ER_s66 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s67  (
    .F(\ff_selected_ram[0]_ER_77 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_12 ) 
);
defparam \ff_selected_ram[0]_ER_s67 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s68  (
    .F(\ff_selected_ram[0]_ER_79 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_11 ) 
);
defparam \ff_selected_ram[0]_ER_s68 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s69  (
    .F(\ff_selected_ram[0]_ER_81 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_10 ) 
);
defparam \ff_selected_ram[0]_ER_s69 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s70  (
    .F(\ff_selected_ram[0]_ER_83 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_9 ) 
);
defparam \ff_selected_ram[0]_ER_s70 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s71  (
    .F(\ff_selected_ram[0]_ER_85 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_16 ) 
);
defparam \ff_selected_ram[0]_ER_s71 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s72  (
    .F(\ff_selected_ram[0]_ER_87 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_15 ) 
);
defparam \ff_selected_ram[0]_ER_s72 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s73  (
    .F(\ff_selected_ram[0]_ER_89 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_14 ) 
);
defparam \ff_selected_ram[0]_ER_s73 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s74  (
    .F(\ff_selected_ram[0]_ER_91 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_13 ) 
);
defparam \ff_selected_ram[0]_ER_s74 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s75  (
    .F(\ff_selected_ram[0]_ER_93 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_20 ) 
);
defparam \ff_selected_ram[0]_ER_s75 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s76  (
    .F(\ff_selected_ram[0]_ER_95 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_19 ) 
);
defparam \ff_selected_ram[0]_ER_s76 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s77  (
    .F(\ff_selected_ram[0]_ER_97 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_18 ) 
);
defparam \ff_selected_ram[0]_ER_s77 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s78  (
    .F(\ff_selected_ram[0]_ER_99 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_17 ) 
);
defparam \ff_selected_ram[0]_ER_s78 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s79  (
    .F(\ff_selected_ram[0]_ER_101 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_24 ) 
);
defparam \ff_selected_ram[0]_ER_s79 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s80  (
    .F(\ff_selected_ram[0]_ER_103 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_23 ) 
);
defparam \ff_selected_ram[0]_ER_s80 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s81  (
    .F(\ff_selected_ram[0]_ER_105 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_22 ) 
);
defparam \ff_selected_ram[0]_ER_s81 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s82  (
    .F(\ff_selected_ram[0]_ER_107 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_21 ) 
);
defparam \ff_selected_ram[0]_ER_s82 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s83  (
    .F(\ff_selected_ram[0]_ER_109 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_28 ) 
);
defparam \ff_selected_ram[0]_ER_s83 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s84  (
    .F(\ff_selected_ram[0]_ER_111 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_27 ) 
);
defparam \ff_selected_ram[0]_ER_s84 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s85  (
    .F(\ff_selected_ram[0]_ER_113 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_26 ) 
);
defparam \ff_selected_ram[0]_ER_s85 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s86  (
    .F(\ff_selected_ram[0]_ER_115 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_25 ) 
);
defparam \ff_selected_ram[0]_ER_s86 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s87  (
    .F(\ff_selected_ram[0]_ER_117 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_30 ) 
);
defparam \ff_selected_ram[0]_ER_s87 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s88  (
    .F(\ff_selected_ram[0]_ER_119 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_29 ) 
);
defparam \ff_selected_ram[0]_ER_s88 .INIT=4'h8;
  LUT3 n1567_s3 (
    .F(n1567_8),
    .I0(ff_active),
    .I1(n1585_11),
    .I2(ff_current_plane_2_12) 
);
defparam n1567_s3.INIT=8'h8F;
  LUT3 n1511_s3 (
    .F(n1511_8),
    .I0(ff_current_plane[3]),
    .I1(n215_8),
    .I2(ff_current_plane_2_12) 
);
defparam n1511_s3.INIT=8'h60;
  LUT3 n1513_s3 (
    .F(n1513_8),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(ff_current_plane_2_12) 
);
defparam n1513_s3.INIT=8'h60;
  LUT4 n1580_s3 (
    .F(n1580_8),
    .I0(n1580_9),
    .I1(ff_selected_q[24]),
    .I2(n1580_10),
    .I3(ff_current_plane_2_12) 
);
defparam n1580_s3.INIT=16'h0D00;
  LUT4 n1579_s3 (
    .F(n1579_8),
    .I0(ff_selected_q[25]),
    .I1(ff_selected_q[14]),
    .I2(n1580_9),
    .I3(ff_current_plane_2_12) 
);
defparam n1579_s3.INIT=16'hAC00;
  LUT4 n1578_s3 (
    .F(n1578_8),
    .I0(ff_selected_q[26]),
    .I1(ff_selected_q[15]),
    .I2(n1580_9),
    .I3(ff_current_plane_2_12) 
);
defparam n1578_s3.INIT=16'hAC00;
  LUT4 n1574_s3 (
    .F(n1574_8),
    .I0(reg_sprite_attribute_table_base_10),
    .I1(ff_selected_q[19]),
    .I2(n1580_9),
    .I3(ff_current_plane_2_12) 
);
defparam n1574_s3.INIT=16'hAC00;
  LUT4 n1573_s3 (
    .F(n1573_8),
    .I0(reg_sprite_attribute_table_base_11),
    .I1(reg_sprite_pattern_generator_table_base[11]),
    .I2(n1580_9),
    .I3(ff_current_plane_2_12) 
);
defparam n1573_s3.INIT=16'hAC00;
  LUT4 n1572_s3 (
    .F(n1572_8),
    .I0(reg_sprite_attribute_table_base_12),
    .I1(reg_sprite_pattern_generator_table_base[12]),
    .I2(n1580_9),
    .I3(ff_current_plane_2_12) 
);
defparam n1572_s3.INIT=16'hAC00;
  LUT4 n1571_s3 (
    .F(n1571_8),
    .I0(reg_sprite_attribute_table_base_13),
    .I1(reg_sprite_pattern_generator_table_base[13]),
    .I2(n1580_9),
    .I3(ff_current_plane_2_12) 
);
defparam n1571_s3.INIT=16'hAC00;
  LUT4 n1570_s3 (
    .F(n1570_8),
    .I0(reg_sprite_attribute_table_base_14),
    .I1(reg_sprite_pattern_generator_table_base[14]),
    .I2(n1580_9),
    .I3(ff_current_plane_2_12) 
);
defparam n1570_s3.INIT=16'hAC00;
  LUT4 n1569_s3 (
    .F(n1569_8),
    .I0(reg_sprite_attribute_table_base_15),
    .I1(reg_sprite_pattern_generator_table_base[15]),
    .I2(n1580_9),
    .I3(ff_current_plane_2_12) 
);
defparam n1569_s3.INIT=16'hAC00;
  LUT4 n1568_s3 (
    .F(n1568_8),
    .I0(reg_sprite_attribute_table_base_16),
    .I1(reg_sprite_pattern_generator_table_base[16]),
    .I2(n1580_9),
    .I3(ff_current_plane_2_12) 
);
defparam n1568_s3.INIT=16'hAC00;
  LUT2 w_color_6_s (
    .F(w_color_6),
    .I0(ff_sprite_mode2),
    .I1(w_sprite_vram_rdata8[6]) 
);
defparam w_color_6_s.INIT=4'h8;
  LUT2 w_color_5_s (
    .F(w_color_5),
    .I0(ff_sprite_mode2),
    .I1(w_sprite_vram_rdata8[5]) 
);
defparam w_color_5_s.INIT=4'h8;
  LUT3 n1333_s15 (
    .F(n1333_18),
    .I0(w_screen_pos_x_Z[7]),
    .I1(ff_state_1_7),
    .I2(n1778_4) 
);
defparam n1333_s15.INIT=8'h80;
  LUT3 n1267_s1 (
    .F(n1267_4),
    .I0(w_screen_v_active),
    .I1(reg_display_on),
    .I2(n1778_4) 
);
defparam n1267_s1.INIT=8'h80;
  LUT3 n1267_s2 (
    .F(n1267_5),
    .I0(w_screen_pos_x_Z[7]),
    .I1(w_screen_pos_x_Z[12]),
    .I2(n1778_6) 
);
defparam n1267_s2.INIT=8'h40;
  LUT2 n1267_s3 (
    .F(n1267_6),
    .I0(w_screen_pos_x_Z[13]),
    .I1(ff_state_1_7) 
);
defparam n1267_s3.INIT=4'h4;
  LUT2 ff_selected_q_31_s3 (
    .F(ff_selected_q_31_7),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_active) 
);
defparam ff_selected_q_31_s3.INIT=4'h8;
  LUT4 ff_screen_h_active_s4 (
    .F(ff_screen_h_active_9),
    .I0(w_screen_v_active),
    .I1(n1778_4),
    .I2(n1267_5),
    .I3(n1267_6) 
);
defparam ff_screen_h_active_s4.INIT=16'h8000;
  LUT2 ff_active_s4 (
    .F(ff_active_9),
    .I0(ff_active_12),
    .I1(ff_active_13) 
);
defparam ff_active_s4.INIT=4'h1;
  LUT4 ff_active_s5 (
    .F(ff_active_10),
    .I0(ff_selected_q_31_7),
    .I1(ff_state_1_7),
    .I2(n1580_9),
    .I3(ff_active) 
);
defparam ff_active_s5.INIT=16'h4000;
  LUT2 ff_active_s6 (
    .F(ff_active_11),
    .I0(ff_active_14),
    .I1(ff_screen_h_active_9) 
);
defparam ff_active_s6.INIT=4'h4;
  LUT4 ff_vram_valid_s4 (
    .F(ff_vram_valid_7),
    .I0(ff_state_1_7),
    .I1(n1580_9),
    .I2(ff_active),
    .I3(ff_selected_q_31_7) 
);
defparam ff_vram_valid_s4.INIT=16'h008F;
  LUT2 n1512_s4 (
    .F(n1512_9),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]) 
);
defparam n1512_s4.INIT=4'h8;
  LUT4 n1581_s4 (
    .F(n1581_9),
    .I0(ff_selected_q[12]),
    .I1(ff_selected_q[3]),
    .I2(reg_sprite_16x16),
    .I3(ff_state[1]) 
);
defparam n1581_s4.INIT=16'hCCCA;
  LUT2 n1580_s4 (
    .F(n1580_9),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam n1580_s4.INIT=4'h8;
  LUT3 n1580_s5 (
    .F(n1580_10),
    .I0(ff_selected_q[13]),
    .I1(reg_sprite_16x16),
    .I2(ff_state[1]) 
);
defparam n1580_s5.INIT=8'h0D;
  LUT4 n1577_s4 (
    .F(n1577_9),
    .I0(ff_selected_q[27]),
    .I1(reg_sprite_attribute_table_base_7),
    .I2(ff_selected_q[16]),
    .I3(n1580_9) 
);
defparam n1577_s4.INIT=16'h770F;
  LUT4 n1576_s4 (
    .F(n1576_9),
    .I0(ff_selected_q[28]),
    .I1(reg_sprite_attribute_table_base_8),
    .I2(ff_selected_q[17]),
    .I3(n1580_9) 
);
defparam n1576_s4.INIT=16'h770F;
  LUT4 n1585_s4 (
    .F(n1585_9),
    .I0(reg_sprite_16x16),
    .I1(ff_sprite_mode2),
    .I2(ff_state[1]),
    .I3(ff_state[0]) 
);
defparam n1585_s4.INIT=16'h305F;
  LUT4 ff_active_s7 (
    .F(ff_active_12),
    .I0(w_selected_count[0]),
    .I1(w_selected_count[1]),
    .I2(w_makeup_plane[1]),
    .I3(w_makeup_plane[0]) 
);
defparam ff_active_s7.INIT=16'hEB7D;
  LUT4 ff_active_s8 (
    .F(ff_active_13),
    .I0(w_selected_count[2]),
    .I1(ff_active_15),
    .I2(w_makeup_plane[2]),
    .I3(n1512_9) 
);
defparam ff_active_s8.INIT=16'hE77B;
  LUT4 ff_active_s9 (
    .F(ff_active_14),
    .I0(w_selected_count[2]),
    .I1(w_selected_count[3]),
    .I2(w_selected_count[0]),
    .I3(w_selected_count[1]) 
);
defparam ff_active_s9.INIT=16'h0001;
  LUT2 ff_active_s10 (
    .F(ff_active_15),
    .I0(w_selected_count[3]),
    .I1(ff_current_plane[3]) 
);
defparam ff_active_s10.INIT=4'h9;
  LUT3 ff_current_plane_2_s6 (
    .F(ff_current_plane_2_10),
    .I0(ff_active_12),
    .I1(ff_active_13),
    .I2(ff_active_10) 
);
defparam ff_current_plane_2_s6.INIT=8'hE0;
  LUT4 n1267_s4 (
    .F(n1267_8),
    .I0(n1267_4),
    .I1(n1267_5),
    .I2(w_screen_pos_x_Z[13]),
    .I3(ff_state_1_7) 
);
defparam n1267_s4.INIT=16'h0800;
  LUT4 n1301_s3 (
    .F(n1301_9),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(n870_16),
    .I3(n1267_8) 
);
defparam n1301_s3.INIT=16'h0006;
  LUT3 n1302_s5 (
    .F(n1302_11),
    .I0(ff_state[0]),
    .I1(n870_16),
    .I2(n1267_8) 
);
defparam n1302_s5.INIT=8'h01;
  LUT3 ff_current_plane_2_s7 (
    .F(ff_current_plane_2_12),
    .I0(n870_16),
    .I1(ff_active_14),
    .I2(ff_screen_h_active_9) 
);
defparam ff_current_plane_2_s7.INIT=8'h45;
  LUT3 n1562_s3 (
    .F(n1562_9),
    .I0(reg_display_on),
    .I1(ff_active_14),
    .I2(ff_screen_h_active_9) 
);
defparam n1562_s3.INIT=8'h20;
  LUT4 \ff_selected_ram[0]_ER_CL_s75  (
    .F(\ff_selected_ram[0]_ER_CL_88 ),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s75 .INIT=16'h0800;
  LUT4 \ff_selected_ram[0]_ER_CL_s76  (
    .F(\ff_selected_ram[0]_ER_CL_90 ),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s76 .INIT=16'h0400;
  LUT4 \ff_selected_ram[0]_ER_CL_s77  (
    .F(\ff_selected_ram[0]_ER_CL_92 ),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s77 .INIT=16'h0400;
  LUT4 \ff_selected_ram[0]_ER_CL_s78  (
    .F(\ff_selected_ram[0]_ER_CL_94 ),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s78 .INIT=16'h0100;
  LUT4 \ff_selected_ram[0]_ER_CL_s79  (
    .F(\ff_selected_ram[0]_ER_CL_96 ),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s79 .INIT=16'h8000;
  LUT4 \ff_selected_ram[0]_ER_CL_s80  (
    .F(\ff_selected_ram[0]_ER_CL_98 ),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s80 .INIT=16'h4000;
  LUT4 \ff_selected_ram[0]_ER_CL_s81  (
    .F(\ff_selected_ram[0]_ER_CL_100 ),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s81 .INIT=16'h4000;
  LUT4 \ff_selected_ram[0]_ER_CL_s82  (
    .F(\ff_selected_ram[0]_ER_CL_102 ),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s82 .INIT=16'h1000;
  LUT4 n1512_s5 (
    .F(n1512_11),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(ff_current_plane_2_12) 
);
defparam n1512_s5.INIT=16'h6A00;
  LUT4 n1333_s17 (
    .F(n1333_21),
    .I0(w_screen_pos_x_Z[10]),
    .I1(w_screen_pos_x_Z[11]),
    .I2(w_screen_pos_x_Z[8]),
    .I3(w_screen_pos_x_Z[9]) 
);
defparam n1333_s17.INIT=16'h8000;
  LUT4 n1585_s5 (
    .F(n1585_11),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_active),
    .I2(n156_4),
    .I3(n1585_9) 
);
defparam n1585_s5.INIT=16'h0070;
  LUT4 ff_selected_q_31_s4 (
    .F(ff_selected_q_31_9),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_active),
    .I2(reg_display_on),
    .I3(ff_reset_n2_1) 
);
defparam ff_selected_q_31_s4.INIT=16'h7F00;
  LUT4 w_pattern_7_s0 (
    .F(w_pattern[7]),
    .I0(reg_sprite_16x16),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(w_sprite_vram_rdata8[7]) 
);
defparam w_pattern_7_s0.INIT=16'hEF00;
  LUT4 w_pattern_6_s0 (
    .F(w_pattern[6]),
    .I0(reg_sprite_16x16),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(w_sprite_vram_rdata8[6]) 
);
defparam w_pattern_6_s0.INIT=16'hEF00;
  LUT4 w_pattern_5_s0 (
    .F(w_pattern[5]),
    .I0(reg_sprite_16x16),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(w_sprite_vram_rdata8[5]) 
);
defparam w_pattern_5_s0.INIT=16'hEF00;
  LUT4 w_pattern_4_s0 (
    .F(w_pattern[4]),
    .I0(reg_sprite_16x16),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(w_sprite_vram_rdata8[4]) 
);
defparam w_pattern_4_s0.INIT=16'hEF00;
  LUT4 w_pattern_3_s0 (
    .F(w_pattern[3]),
    .I0(reg_sprite_16x16),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(w_sprite_vram_rdata8[3]) 
);
defparam w_pattern_3_s0.INIT=16'hEF00;
  LUT4 w_pattern_2_s0 (
    .F(w_pattern[2]),
    .I0(reg_sprite_16x16),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(w_sprite_vram_rdata8[2]) 
);
defparam w_pattern_2_s0.INIT=16'hEF00;
  LUT4 w_pattern_1_s0 (
    .F(w_pattern[1]),
    .I0(reg_sprite_16x16),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(w_sprite_vram_rdata8[1]) 
);
defparam w_pattern_1_s0.INIT=16'hEF00;
  LUT4 w_pattern_0_s1 (
    .F(w_pattern[0]),
    .I0(reg_sprite_16x16),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(w_sprite_vram_rdata8[0]) 
);
defparam w_pattern_0_s1.INIT=16'hEF00;
  LUT4 n1567_s5 (
    .F(n1567_12),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(reg_sprite_pattern_generator_table_base[17]),
    .I3(ff_current_plane_2_12) 
);
defparam n1567_s5.INIT=16'h7000;
  LUT4 n1575_s4 (
    .F(n1575_10),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_selected_q[18]),
    .I3(ff_current_plane_2_12) 
);
defparam n1575_s4.INIT=16'h7000;
  LUT4 ff_vram_valid_s5 (
    .F(ff_vram_valid_9),
    .I0(n870_16),
    .I1(ff_active_14),
    .I2(ff_screen_h_active_9),
    .I3(ff_vram_valid_7) 
);
defparam ff_vram_valid_s5.INIT=16'hBAFF;
  LUT4 n1514_s5 (
    .F(n1514_11),
    .I0(w_makeup_plane[0]),
    .I1(n870_16),
    .I2(ff_active_14),
    .I3(ff_screen_h_active_9) 
);
defparam n1514_s5.INIT=16'h1011;
  LUT4 n1584_s4 (
    .F(n1584_10),
    .I0(ff_selected_q[0]),
    .I1(n870_16),
    .I2(ff_active_14),
    .I3(ff_screen_h_active_9) 
);
defparam n1584_s4.INIT=16'h2022;
  LUT4 n1583_s4 (
    .F(n1583_10),
    .I0(ff_selected_q[1]),
    .I1(n870_16),
    .I2(ff_active_14),
    .I3(ff_screen_h_active_9) 
);
defparam n1583_s4.INIT=16'h2022;
  LUT4 n1582_s4 (
    .F(n1582_10),
    .I0(ff_selected_q[2]),
    .I1(n870_16),
    .I2(ff_active_14),
    .I3(ff_screen_h_active_9) 
);
defparam n1582_s4.INIT=16'h2022;
  LUT4 n1581_s5 (
    .F(n1581_11),
    .I0(n1581_9),
    .I1(n870_16),
    .I2(ff_active_14),
    .I3(ff_screen_h_active_9) 
);
defparam n1581_s5.INIT=16'h2022;
  LUT4 n1577_s5 (
    .F(n1577_11),
    .I0(n1577_9),
    .I1(n870_16),
    .I2(ff_active_14),
    .I3(ff_screen_h_active_9) 
);
defparam n1577_s5.INIT=16'h1011;
  LUT4 n1576_s5 (
    .F(n1576_11),
    .I0(n1576_9),
    .I1(n870_16),
    .I2(ff_active_14),
    .I3(ff_screen_h_active_9) 
);
defparam n1576_s5.INIT=16'h1011;
  DFFE ff_selected_q_31_s0 (
    .Q(ff_selected_q[31]),
    .D(\ff_selected_ram[0]_ER_119 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_28_s0 (
    .Q(ff_selected_q[28]),
    .D(\ff_selected_ram[0]_ER_117 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_27_s0 (
    .Q(ff_selected_q[27]),
    .D(\ff_selected_ram[0]_ER_115 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_26_s0 (
    .Q(ff_selected_q[26]),
    .D(\ff_selected_ram[0]_ER_113 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_25_s0 (
    .Q(ff_selected_q[25]),
    .D(\ff_selected_ram[0]_ER_111 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_24_s0 (
    .Q(ff_selected_q[24]),
    .D(\ff_selected_ram[0]_ER_109 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_23_s0 (
    .Q(ff_selected_q[23]),
    .D(\ff_selected_ram[0]_ER_107 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_22_s0 (
    .Q(ff_selected_q[22]),
    .D(\ff_selected_ram[0]_ER_105 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_21_s0 (
    .Q(ff_selected_q[21]),
    .D(\ff_selected_ram[0]_ER_103 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_20_s0 (
    .Q(ff_selected_q[20]),
    .D(\ff_selected_ram[0]_ER_101 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_19_s0 (
    .Q(ff_selected_q[19]),
    .D(\ff_selected_ram[0]_ER_99 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_18_s0 (
    .Q(ff_selected_q[18]),
    .D(\ff_selected_ram[0]_ER_97 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_17_s0 (
    .Q(ff_selected_q[17]),
    .D(\ff_selected_ram[0]_ER_95 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_16_s0 (
    .Q(ff_selected_q[16]),
    .D(\ff_selected_ram[0]_ER_93 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_15_s0 (
    .Q(ff_selected_q[15]),
    .D(\ff_selected_ram[0]_ER_91 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_14_s0 (
    .Q(ff_selected_q[14]),
    .D(\ff_selected_ram[0]_ER_89 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_13_s0 (
    .Q(ff_selected_q[13]),
    .D(\ff_selected_ram[0]_ER_87 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_12_s0 (
    .Q(ff_selected_q[12]),
    .D(\ff_selected_ram[0]_ER_85 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_11_s0 (
    .Q(w_plane_x[7]),
    .D(\ff_selected_ram[0]_ER_83 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_10_s0 (
    .Q(w_plane_x[6]),
    .D(\ff_selected_ram[0]_ER_81 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_9_s0 (
    .Q(w_plane_x[5]),
    .D(\ff_selected_ram[0]_ER_79 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_8_s0 (
    .Q(w_plane_x[4]),
    .D(\ff_selected_ram[0]_ER_77 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_7_s0 (
    .Q(w_plane_x[3]),
    .D(\ff_selected_ram[0]_ER_75 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_6_s0 (
    .Q(w_plane_x[2]),
    .D(\ff_selected_ram[0]_ER_73 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_5_s0 (
    .Q(w_plane_x[1]),
    .D(\ff_selected_ram[0]_ER_71 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_4_s0 (
    .Q(w_plane_x[0]),
    .D(\ff_selected_ram[0]_ER_69 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_3_s0 (
    .Q(ff_selected_q[3]),
    .D(\ff_selected_ram[0]_ER_67 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_2_s0 (
    .Q(ff_selected_q[2]),
    .D(\ff_selected_ram[0]_ER_65 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_1_s0 (
    .Q(ff_selected_q[1]),
    .D(\ff_selected_ram[0]_ER_63 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_0_s0 (
    .Q(ff_selected_q[0]),
    .D(\ff_selected_ram[0]_ER_61 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFCE ff_sprite_mode2_s0 (
    .Q(ff_sprite_mode2),
    .D(w_sprite_mode2),
    .CLK(clk85m),
    .CE(n1267_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_h_active_s1 (
    .Q(ff_screen_h_active),
    .D(n870_16),
    .CLK(clk85m),
    .CE(ff_screen_h_active_8),
    .CLEAR(n36_6) 
);
defparam ff_screen_h_active_s1.INIT=1'b0;
  DFFCE ff_state_1_s1 (
    .Q(ff_state[1]),
    .D(n1301_9),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_state_1_s1.INIT=1'b0;
  DFFCE ff_state_0_s1 (
    .Q(ff_state[0]),
    .D(n1302_11),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_state_0_s1.INIT=1'b0;
  DFFCE ff_current_plane_2_s1 (
    .Q(w_makeup_plane[2]),
    .D(n1512_11),
    .CLK(clk85m),
    .CE(ff_current_plane_2_6),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_2_s1.INIT=1'b0;
  DFFCE ff_current_plane_1_s1 (
    .Q(w_makeup_plane[1]),
    .D(n1513_8),
    .CLK(clk85m),
    .CE(ff_current_plane_2_6),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_1_s1.INIT=1'b0;
  DFFCE ff_current_plane_0_s1 (
    .Q(w_makeup_plane[0]),
    .D(n1514_11),
    .CLK(clk85m),
    .CE(ff_current_plane_2_6),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_0_s1.INIT=1'b0;
  DFFCE ff_active_s1 (
    .Q(ff_active),
    .D(n1562_9),
    .CLK(clk85m),
    .CE(ff_active_8),
    .CLEAR(n36_6) 
);
defparam ff_active_s1.INIT=1'b0;
  DFFPE ff_current_plane_3_s1 (
    .Q(ff_current_plane[3]),
    .D(n1511_8),
    .CLK(clk85m),
    .CE(ff_current_plane_2_6),
    .PRESET(n36_6) 
);
defparam ff_current_plane_3_s1.INIT=1'b1;
  DFFCE \ff_selected_ram[0]_ER_CL_s27  (
    .Q(\ff_selected_ram[0]_ER_CL_28 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_94 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s29  (
    .Q(\ff_selected_ram[0]_ER_CL_30 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_92 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s31  (
    .Q(\ff_selected_ram[0]_ER_CL_32 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_102 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s33  (
    .Q(\ff_selected_ram[0]_ER_CL_34 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_100 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s35  (
    .Q(\ff_selected_ram[0]_ER_CL_36 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_90 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s37  (
    .Q(\ff_selected_ram[0]_ER_CL_38 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_88 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s39  (
    .Q(\ff_selected_ram[0]_ER_CL_40 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_98 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s41  (
    .Q(\ff_selected_ram[0]_ER_CL_42 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_96 ),
    .CLEAR(n36_6) 
);
  DFF \ff_selected_ram[0]_ER_init_s  (
    .Q(\ff_selected_ram[0]_ER_init_1 ),
    .D(\ff_selected_ram[0]_ER_init ),
    .CLK(clk85m) 
);
  DFFCE ff_vram_address_17_s1 (
    .Q(ff_vram_address[17]),
    .D(n1567_12),
    .CLK(clk85m),
    .CE(n1567_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_16_s1 (
    .Q(ff_vram_address[16]),
    .D(n1568_8),
    .CLK(clk85m),
    .CE(n1567_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_15_s1 (
    .Q(ff_vram_address[15]),
    .D(n1569_8),
    .CLK(clk85m),
    .CE(n1567_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_14_s1 (
    .Q(ff_vram_address[14]),
    .D(n1570_8),
    .CLK(clk85m),
    .CE(n1567_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_13_s1 (
    .Q(ff_vram_address[13]),
    .D(n1571_8),
    .CLK(clk85m),
    .CE(n1567_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_12_s1 (
    .Q(ff_vram_address[12]),
    .D(n1572_8),
    .CLK(clk85m),
    .CE(n1567_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_11_s1 (
    .Q(ff_vram_address[11]),
    .D(n1573_8),
    .CLK(clk85m),
    .CE(n1567_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_10_s1 (
    .Q(ff_vram_address[10]),
    .D(n1574_8),
    .CLK(clk85m),
    .CE(n1567_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_9_s1 (
    .Q(ff_vram_address[9]),
    .D(n1575_10),
    .CLK(clk85m),
    .CE(n1567_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_8_s1 (
    .Q(ff_vram_address[8]),
    .D(n1576_11),
    .CLK(clk85m),
    .CE(n1567_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_7_s1 (
    .Q(ff_vram_address[7]),
    .D(n1577_11),
    .CLK(clk85m),
    .CE(n1567_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_6_s1 (
    .Q(ff_vram_address[6]),
    .D(n1578_8),
    .CLK(clk85m),
    .CE(n1567_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_5_s1 (
    .Q(ff_vram_address[5]),
    .D(n1579_8),
    .CLK(clk85m),
    .CE(n1567_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_4_s1 (
    .Q(ff_vram_address[4]),
    .D(n1580_8),
    .CLK(clk85m),
    .CE(n1567_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_3_s1 (
    .Q(ff_vram_address[3]),
    .D(n1581_11),
    .CLK(clk85m),
    .CE(n1567_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_2_s1 (
    .Q(ff_vram_address[2]),
    .D(n1582_10),
    .CLK(clk85m),
    .CE(n1567_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_1_s1 (
    .Q(ff_vram_address[1]),
    .D(n1583_10),
    .CLK(clk85m),
    .CE(n1567_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_0_s1 (
    .Q(ff_vram_address[0]),
    .D(n1584_10),
    .CLK(clk85m),
    .CE(n1567_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_valid_s1 (
    .Q(w_ic_vram_valid),
    .D(n1585_11),
    .CLK(clk85m),
    .CE(ff_vram_valid_9),
    .CLEAR(n36_6) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_0_s  (
    .DO({\ff_selected_ram[0]_ER ,\ff_selected_ram[0]_ER_2 ,\ff_selected_ram[0]_ER_3 ,\ff_selected_ram[0]_ER_4 }),
    .DI(w_selected_y[3:0]),
    .AD({GND,w_makeup_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_1_s  (
    .DO({\ff_selected_ram[0]_ER_5 ,\ff_selected_ram[0]_ER_6 ,\ff_selected_ram[0]_ER_7 ,\ff_selected_ram[0]_ER_8 }),
    .DI(w_selected_x[3:0]),
    .AD({GND,w_makeup_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_2_s  (
    .DO({\ff_selected_ram[0]_ER_9 ,\ff_selected_ram[0]_ER_10 ,\ff_selected_ram[0]_ER_11 ,\ff_selected_ram[0]_ER_12 }),
    .DI(w_selected_x[7:4]),
    .AD({GND,w_makeup_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_3_s  (
    .DO({\ff_selected_ram[0]_ER_13 ,\ff_selected_ram[0]_ER_14 ,\ff_selected_ram[0]_ER_15 ,\ff_selected_ram[0]_ER_16 }),
    .DI(w_selected_pattern[3:0]),
    .AD({GND,w_makeup_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_4_s  (
    .DO({\ff_selected_ram[0]_ER_17 ,\ff_selected_ram[0]_ER_18 ,\ff_selected_ram[0]_ER_19 ,\ff_selected_ram[0]_ER_20 }),
    .DI(w_selected_pattern[7:4]),
    .AD({GND,w_makeup_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_5_s  (
    .DO({\ff_selected_ram[0]_ER_21 ,\ff_selected_ram[0]_ER_22 ,\ff_selected_ram[0]_ER_23 ,\ff_selected_ram[0]_ER_24 }),
    .DI({w_selected_color_3,w_selected_color_2,w_selected_color_1,w_selected_color_0}),
    .AD({GND,w_makeup_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_6_s  (
    .DO({\ff_selected_ram[0]_ER_25 ,\ff_selected_ram[0]_ER_26 ,\ff_selected_ram[0]_ER_27 ,\ff_selected_ram[0]_ER_28 }),
    .DI(w_selected_plane_num[3:0]),
    .AD({GND,w_makeup_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_7_s  (
    .DO({DO[3:2],\ff_selected_ram[0]_ER_29 ,\ff_selected_ram[0]_ER_30 }),
    .DI({GND,GND,w_selected_color_7,w_selected_plane_num[4]}),
    .AD({GND,w_makeup_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  INV \ff_selected_ram[0]_ER_init_s2  (
    .O(\ff_selected_ram[0]_ER_init_31 ),
    .I(ff_reset_n2_1) 
);
  MUX2_LUT5 \ff_selected_ram[0]_ER_CL_s83  (
    .O(\ff_selected_ram[0]_ER_CL_64 ),
    .I0(\ff_selected_ram[0]_ER_CL_59 ),
    .I1(\ff_selected_ram[0]_ER_CL_60 ),
    .S0(w_makeup_plane[1]) 
);
  MUX2_LUT5 \ff_selected_ram[0]_ER_CL_s84  (
    .O(\ff_selected_ram[0]_ER_CL_66 ),
    .I0(\ff_selected_ram[0]_ER_CL_61 ),
    .I1(\ff_selected_ram[0]_ER_CL_62 ),
    .S0(w_makeup_plane[1]) 
);
  MUX2_LUT6 \ff_selected_ram[0]_ER_CL_s64  (
    .O(\ff_selected_ram[0]_ER_init_32 ),
    .I0(\ff_selected_ram[0]_ER_CL_64 ),
    .I1(\ff_selected_ram[0]_ER_CL_66 ),
    .S0(w_makeup_plane[2]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_sprite_info_collect */
module vdp_sprite_makeup_pixel (
  clk85m,
  n36_6,
  n870_16,
  ff_state_1_7,
  reg_sprite_magify,
  ff_active,
  n481_5,
  n1333_18,
  n1333_21,
  n1130_44,
  n1232_20,
  w_sprite_mode2,
  ff_selected_en_9,
  reg_sprite_16x16,
  w_screen_v_active,
  reg_color0_opaque,
  n1135_35,
  reg_display_on,
  n373_6,
  w_pattern,
  w_color_0,
  w_color_1,
  w_color_2,
  w_color_3,
  w_color_5,
  w_color_6,
  w_color_7,
  w_plane_x,
  w_selected_count,
  w_screen_pos_x_Z,
  w_pixel_pos_y_Z,
  ff_state,
  ff_status_register_pointer,
  w_makeup_plane,
  w_sprite_display_color_en,
  w_sprite_collision,
  n1199_9,
  n215_8,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_sprite_display_color
)
;
input clk85m;
input n36_6;
input n870_16;
input ff_state_1_7;
input reg_sprite_magify;
input ff_active;
input n481_5;
input n1333_18;
input n1333_21;
input n1130_44;
input n1232_20;
input w_sprite_mode2;
input ff_selected_en_9;
input reg_sprite_16x16;
input w_screen_v_active;
input reg_color0_opaque;
input n1135_35;
input reg_display_on;
input n373_6;
input [7:0] w_pattern;
input w_color_0;
input w_color_1;
input w_color_2;
input w_color_3;
input w_color_5;
input w_color_6;
input w_color_7;
input [7:0] w_plane_x;
input [3:0] w_selected_count;
input [13:2] w_screen_pos_x_Z;
input [7:0] w_pixel_pos_y_Z;
input [1:0] ff_state;
input [3:2] ff_status_register_pointer;
input [2:0] w_makeup_plane;
output w_sprite_display_color_en;
output w_sprite_collision;
output n1199_9;
output n215_8;
output [8:0] w_sprite_collision_x;
output [8:0] w_sprite_collision_y;
output [3:0] w_sprite_display_color;
wire w_color_6_10;
wire w_color_6_11;
wire w_color_6_12;
wire w_color_6_13;
wire w_color_3_10;
wire w_color_3_11;
wire w_color_3_12;
wire w_color_3_13;
wire w_color_2_10;
wire w_color_2_11;
wire w_color_2_12;
wire w_color_2_13;
wire w_color_1_10;
wire w_color_1_11;
wire w_color_1_12;
wire w_color_1_13;
wire w_color_0_10;
wire w_color_0_11;
wire w_color_0_12;
wire w_color_0_13;
wire w_color_7_30;
wire w_color_7_31;
wire w_color_7_32;
wire w_color_7_33;
wire w_color_5_30;
wire w_color_5_31;
wire w_color_5_32;
wire w_color_5_33;
wire w_x_7_30;
wire w_x_7_31;
wire w_x_7_32;
wire w_x_7_33;
wire w_x_6_30;
wire w_x_6_31;
wire w_x_6_32;
wire w_x_6_33;
wire w_x_5_30;
wire w_x_5_31;
wire w_x_5_32;
wire w_x_5_33;
wire w_x_4_30;
wire w_x_4_31;
wire w_x_4_32;
wire w_x_4_33;
wire w_x_3_30;
wire w_x_3_31;
wire w_x_3_32;
wire w_x_3_33;
wire w_x_2_30;
wire w_x_2_31;
wire w_x_2_32;
wire w_x_2_33;
wire w_x_1_30;
wire w_x_1_31;
wire w_x_1_32;
wire w_x_1_33;
wire w_x_0_30;
wire w_x_0_31;
wire w_x_0_32;
wire w_x_0_33;
wire w_pattern_0_266;
wire w_pattern_0_267;
wire w_pattern_0_268;
wire w_pattern_0_269;
wire w_pattern_0_270;
wire w_pattern_0_271;
wire w_pattern_0_272;
wire w_pattern_0_273;
wire w_pattern_0_274;
wire w_pattern_0_275;
wire w_pattern_0_276;
wire w_pattern_0_277;
wire w_pattern_0_278;
wire w_pattern_0_279;
wire w_pattern_0_280;
wire w_pattern_0_281;
wire w_pattern_0_282;
wire w_pattern_0_283;
wire w_pattern_0_284;
wire w_pattern_0_285;
wire w_pattern_0_286;
wire w_pattern_0_287;
wire w_pattern_0_288;
wire w_pattern_0_289;
wire w_pattern_0_290;
wire w_pattern_0_291;
wire w_pattern_0_292;
wire w_pattern_0_293;
wire w_pattern_0_294;
wire w_pattern_0_295;
wire w_pattern_0_296;
wire w_pattern_0_297;
wire w_pattern_0_298;
wire w_pattern_0_299;
wire w_pattern_0_300;
wire w_pattern_0_301;
wire w_pattern_0_302;
wire w_pattern_0_303;
wire w_pattern_0_304;
wire w_pattern_0_305;
wire w_pattern_0_306;
wire w_pattern_0_307;
wire w_pattern_0_308;
wire w_pattern_0_309;
wire w_pattern_0_310;
wire w_pattern_0_311;
wire w_pattern_0_312;
wire w_pattern_0_313;
wire w_pattern_0_314;
wire w_pattern_0_315;
wire w_pattern_0_316;
wire w_pattern_0_317;
wire w_pattern_0_318;
wire w_pattern_0_319;
wire w_pattern_0_320;
wire w_pattern_0_321;
wire w_pattern_0_322;
wire w_pattern_0_323;
wire w_pattern_0_324;
wire w_pattern_0_325;
wire w_pattern_0_326;
wire w_pattern_0_327;
wire w_pattern_0_328;
wire w_pattern_0_329;
wire ff_current_plane_3_8;
wire n1173_7;
wire n1164_7;
wire n1162_7;
wire n1064_7;
wire n1063_7;
wire n1062_7;
wire n1061_7;
wire n1024_6;
wire n915_9;
wire n914_9;
wire n912_10;
wire n215_5;
wire n207_5;
wire n725_5;
wire ff_active_9;
wire ff_sprite_collision_7;
wire n1174_8;
wire n1165_8;
wire n1028_7;
wire n1024_7;
wire n1024_8;
wire n1024_9;
wire n913_10;
wire ff_sprite_collision_9;
wire n1024_10;
wire n1024_11;
wire n1024_12;
wire n1024_13;
wire n1024_14;
wire n1024_15;
wire n1024_16;
wire ff_sprite_collision_10;
wire ff_sprite_collision_11;
wire n1024_17;
wire n913_12;
wire n1172_10;
wire n1174_10;
wire n1161_9;
wire n1165_10;
wire n733_6;
wire n538_6;
wire n223_6;
wire n231_7;
wire n741_6;
wire n546_6;
wire n239_6;
wire n247_7;
wire n749_6;
wire n554_6;
wire n255_6;
wire n263_7;
wire n765_6;
wire n570_6;
wire n287_6;
wire n295_7;
wire n773_6;
wire n578_6;
wire n303_6;
wire n311_7;
wire n781_6;
wire n586_6;
wire n319_6;
wire n327_7;
wire n1163_12;
wire n1025_8;
wire n1026_8;
wire n1027_8;
wire n1028_9;
wire n530_7;
wire n902_9;
wire n1060_10;
wire ff_pre_pixel_color_en_14;
wire n1249_9;
wire n1272_10;
wire n1273_10;
wire n1274_10;
wire n1275_10;
wire n1276_10;
wire ff_sprite_collision_x_8_9;
wire ff_sprite_collision_13;
wire n279_9;
wire n271_6;
wire n562_6;
wire n757_6;
wire n215_10;
wire n207_7;
wire n530_9;
wire n725_7;
wire n1163_14;
wire n1166_9;
wire n1167_10;
wire n1168_9;
wire n1169_9;
wire n1171_9;
wire n1172_12;
wire n1175_9;
wire n1176_9;
wire n1177_9;
wire n1178_9;
wire n1179_9;
wire ff_color_en;
wire ff_active_33;
wire ff_pre_pixel_color_en;
wire ff_last_cc_base_pixel;
wire ff_pixel_color_en;
wire w_offset_x_0_3;
wire w_offset_x_1_3;
wire w_offset_x_2_3;
wire w_offset_x_3_3;
wire w_offset_x_4_3;
wire w_offset_x_5_3;
wire w_offset_x_6_3;
wire w_offset_x_7_3;
wire n975_9;
wire n929_1_SUM;
wire n929_3;
wire n930_1_SUM;
wire n930_3;
wire n931_1_SUM;
wire n931_3;
wire n932_1_SUM;
wire n933_2;
wire w_color_6_15;
wire w_color_6_17;
wire w_color_3_15;
wire w_color_3_17;
wire w_color_2_15;
wire w_color_2_17;
wire w_color_1_15;
wire w_color_1_17;
wire w_color_0_15;
wire w_color_0_17;
wire w_color_7_35;
wire w_color_7_37;
wire w_color_5_35;
wire w_color_5_37;
wire w_x_7_35;
wire w_x_7_37;
wire w_x_6_35;
wire w_x_6_37;
wire w_x_5_35;
wire w_x_5_37;
wire w_x_4_35;
wire w_x_4_37;
wire w_x_3_35;
wire w_x_3_37;
wire w_x_2_35;
wire w_x_2_37;
wire w_x_1_35;
wire w_x_1_37;
wire w_x_0_35;
wire w_x_0_37;
wire w_pattern_0_331;
wire w_pattern_0_333;
wire w_pattern_0_335;
wire w_pattern_0_337;
wire w_pattern_0_339;
wire w_pattern_0_341;
wire w_pattern_0_343;
wire w_pattern_0_345;
wire w_pattern_0_347;
wire w_pattern_0_349;
wire w_pattern_0_351;
wire w_pattern_0_353;
wire w_pattern_0_355;
wire w_pattern_0_357;
wire w_pattern_0_359;
wire w_pattern_0_361;
wire w_pattern_0_363;
wire w_pattern_0_365;
wire w_pattern_0_367;
wire w_pattern_0_369;
wire w_pattern_0_371;
wire w_pattern_0_373;
wire w_pattern_0_375;
wire w_pattern_0_377;
wire w_pattern_0_379;
wire w_pattern_0_381;
wire w_pattern_0_383;
wire w_pattern_0_385;
wire w_pattern_0_387;
wire w_pattern_0_389;
wire w_pattern_0_391;
wire w_pattern_0_393;
wire w_pattern_0_395;
wire w_pattern_0_397;
wire w_pattern_0_399;
wire w_pattern_0_401;
wire w_pattern_0_403;
wire w_pattern_0_405;
wire w_pattern_0_407;
wire w_pattern_0_409;
wire w_pattern_0_411;
wire w_pattern_0_413;
wire w_pattern_0_415;
wire w_pattern_0_417;
wire w_pattern_0_419;
wire w_pattern_0_421;
wire w_pattern_0_423;
wire w_pattern_0_425;
wire w_pattern_0_427;
wire w_pattern_0_429;
wire w_pattern_0_431;
wire w_pattern_0_433;
wire w_pattern_0_435;
wire w_pattern_0_437;
wire w_pattern_0_439;
wire w_pattern_0_441;
wire w_pattern_0_443;
wire w_pattern_0_445;
wire w_pattern_0_447;
wire w_pattern_0_449;
wire [1:0] w_bit_sel;
wire [15:0] ff_pattern0;
wire [15:0] ff_pattern1;
wire [15:0] ff_pattern2;
wire [15:0] ff_pattern3;
wire [15:0] ff_pattern4;
wire [15:0] ff_pattern5;
wire [15:0] ff_pattern6;
wire [15:0] ff_pattern7;
wire [7:0] ff_color0;
wire [7:0] ff_color1;
wire [7:0] ff_color2;
wire [7:0] ff_color3;
wire [7:0] ff_color4;
wire [7:0] ff_color5;
wire [7:0] ff_color6;
wire [7:0] ff_color7;
wire [7:0] ff_x0;
wire [7:0] ff_x1;
wire [7:0] ff_x2;
wire [7:0] ff_x3;
wire [7:0] ff_x4;
wire [7:0] ff_x5;
wire [7:0] ff_x6;
wire [7:0] ff_x7;
wire [3:0] ff_visible_planes;
wire [3:0] ff_color;
wire [4:0] ff_pixel_color_d0;
wire [4:0] ff_pixel_color_d1;
wire [4:0] ff_pixel_color_d2;
wire [4:0] ff_pixel_color_d3;
wire [4:0] ff_pixel_color_d4;
wire [3:0] ff_pre_pixel_color;
wire [3:0] ff_current_plane;
wire [3:0] ff_pixel_color;
wire [8:0] w_offset_x;
wire [7:0] w_color_4;
wire [7:0] w_x;
wire VCC;
wire GND;
  LUT3 w_color_6_s16 (
    .F(w_color_6_10),
    .I0(ff_color0[6]),
    .I1(ff_color1[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_6_s16.INIT=8'hCA;
  LUT3 w_color_6_s17 (
    .F(w_color_6_11),
    .I0(ff_color2[6]),
    .I1(ff_color3[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_6_s17.INIT=8'hCA;
  LUT3 w_color_6_s18 (
    .F(w_color_6_12),
    .I0(ff_color4[6]),
    .I1(ff_color5[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_6_s18.INIT=8'hCA;
  LUT3 w_color_6_s19 (
    .F(w_color_6_13),
    .I0(ff_color6[6]),
    .I1(ff_color7[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_6_s19.INIT=8'hCA;
  LUT3 w_color_3_s16 (
    .F(w_color_3_10),
    .I0(ff_color0[3]),
    .I1(ff_color1[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s16.INIT=8'hCA;
  LUT3 w_color_3_s17 (
    .F(w_color_3_11),
    .I0(ff_color2[3]),
    .I1(ff_color3[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s17.INIT=8'hCA;
  LUT3 w_color_3_s18 (
    .F(w_color_3_12),
    .I0(ff_color4[3]),
    .I1(ff_color5[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s18.INIT=8'hCA;
  LUT3 w_color_3_s19 (
    .F(w_color_3_13),
    .I0(ff_color6[3]),
    .I1(ff_color7[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s19.INIT=8'hCA;
  LUT3 w_color_2_s16 (
    .F(w_color_2_10),
    .I0(ff_color0[2]),
    .I1(ff_color1[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s16.INIT=8'hCA;
  LUT3 w_color_2_s17 (
    .F(w_color_2_11),
    .I0(ff_color2[2]),
    .I1(ff_color3[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s17.INIT=8'hCA;
  LUT3 w_color_2_s18 (
    .F(w_color_2_12),
    .I0(ff_color4[2]),
    .I1(ff_color5[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s18.INIT=8'hCA;
  LUT3 w_color_2_s19 (
    .F(w_color_2_13),
    .I0(ff_color6[2]),
    .I1(ff_color7[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s19.INIT=8'hCA;
  LUT3 w_color_1_s16 (
    .F(w_color_1_10),
    .I0(ff_color0[1]),
    .I1(ff_color1[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s16.INIT=8'hCA;
  LUT3 w_color_1_s17 (
    .F(w_color_1_11),
    .I0(ff_color2[1]),
    .I1(ff_color3[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s17.INIT=8'hCA;
  LUT3 w_color_1_s18 (
    .F(w_color_1_12),
    .I0(ff_color4[1]),
    .I1(ff_color5[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s18.INIT=8'hCA;
  LUT3 w_color_1_s19 (
    .F(w_color_1_13),
    .I0(ff_color6[1]),
    .I1(ff_color7[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s19.INIT=8'hCA;
  LUT3 w_color_0_s16 (
    .F(w_color_0_10),
    .I0(ff_color0[0]),
    .I1(ff_color1[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s16.INIT=8'hCA;
  LUT3 w_color_0_s17 (
    .F(w_color_0_11),
    .I0(ff_color2[0]),
    .I1(ff_color3[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s17.INIT=8'hCA;
  LUT3 w_color_0_s18 (
    .F(w_color_0_12),
    .I0(ff_color4[0]),
    .I1(ff_color5[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s18.INIT=8'hCA;
  LUT3 w_color_0_s19 (
    .F(w_color_0_13),
    .I0(ff_color6[0]),
    .I1(ff_color7[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s19.INIT=8'hCA;
  LUT3 w_color_7_s32 (
    .F(w_color_7_30),
    .I0(ff_color0[7]),
    .I1(ff_color1[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s32.INIT=8'hCA;
  LUT3 w_color_7_s33 (
    .F(w_color_7_31),
    .I0(ff_color2[7]),
    .I1(ff_color3[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s33.INIT=8'hCA;
  LUT3 w_color_7_s34 (
    .F(w_color_7_32),
    .I0(ff_color4[7]),
    .I1(ff_color5[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s34.INIT=8'hCA;
  LUT3 w_color_7_s35 (
    .F(w_color_7_33),
    .I0(ff_color6[7]),
    .I1(ff_color7[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s35.INIT=8'hCA;
  LUT3 w_color_5_s32 (
    .F(w_color_5_30),
    .I0(ff_color0[5]),
    .I1(ff_color1[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_5_s32.INIT=8'hCA;
  LUT3 w_color_5_s33 (
    .F(w_color_5_31),
    .I0(ff_color2[5]),
    .I1(ff_color3[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_5_s33.INIT=8'hCA;
  LUT3 w_color_5_s34 (
    .F(w_color_5_32),
    .I0(ff_color4[5]),
    .I1(ff_color5[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_5_s34.INIT=8'hCA;
  LUT3 w_color_5_s35 (
    .F(w_color_5_33),
    .I0(ff_color6[5]),
    .I1(ff_color7[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_5_s35.INIT=8'hCA;
  LUT3 w_x_7_s32 (
    .F(w_x_7_30),
    .I0(ff_x0[7]),
    .I1(ff_x1[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s32.INIT=8'hCA;
  LUT3 w_x_7_s33 (
    .F(w_x_7_31),
    .I0(ff_x2[7]),
    .I1(ff_x3[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s33.INIT=8'hCA;
  LUT3 w_x_7_s34 (
    .F(w_x_7_32),
    .I0(ff_x4[7]),
    .I1(ff_x5[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s34.INIT=8'hCA;
  LUT3 w_x_7_s35 (
    .F(w_x_7_33),
    .I0(ff_x6[7]),
    .I1(ff_x7[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s35.INIT=8'hCA;
  LUT3 w_x_6_s32 (
    .F(w_x_6_30),
    .I0(ff_x0[6]),
    .I1(ff_x1[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s32.INIT=8'hCA;
  LUT3 w_x_6_s33 (
    .F(w_x_6_31),
    .I0(ff_x2[6]),
    .I1(ff_x3[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s33.INIT=8'hCA;
  LUT3 w_x_6_s34 (
    .F(w_x_6_32),
    .I0(ff_x4[6]),
    .I1(ff_x5[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s34.INIT=8'hCA;
  LUT3 w_x_6_s35 (
    .F(w_x_6_33),
    .I0(ff_x6[6]),
    .I1(ff_x7[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s35.INIT=8'hCA;
  LUT3 w_x_5_s32 (
    .F(w_x_5_30),
    .I0(ff_x0[5]),
    .I1(ff_x1[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s32.INIT=8'hCA;
  LUT3 w_x_5_s33 (
    .F(w_x_5_31),
    .I0(ff_x2[5]),
    .I1(ff_x3[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s33.INIT=8'hCA;
  LUT3 w_x_5_s34 (
    .F(w_x_5_32),
    .I0(ff_x4[5]),
    .I1(ff_x5[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s34.INIT=8'hCA;
  LUT3 w_x_5_s35 (
    .F(w_x_5_33),
    .I0(ff_x6[5]),
    .I1(ff_x7[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s35.INIT=8'hCA;
  LUT3 w_x_4_s32 (
    .F(w_x_4_30),
    .I0(ff_x0[4]),
    .I1(ff_x1[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s32.INIT=8'hCA;
  LUT3 w_x_4_s33 (
    .F(w_x_4_31),
    .I0(ff_x2[4]),
    .I1(ff_x3[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s33.INIT=8'hCA;
  LUT3 w_x_4_s34 (
    .F(w_x_4_32),
    .I0(ff_x4[4]),
    .I1(ff_x5[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s34.INIT=8'hCA;
  LUT3 w_x_4_s35 (
    .F(w_x_4_33),
    .I0(ff_x6[4]),
    .I1(ff_x7[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s35.INIT=8'hCA;
  LUT3 w_x_3_s32 (
    .F(w_x_3_30),
    .I0(ff_x0[3]),
    .I1(ff_x1[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s32.INIT=8'hCA;
  LUT3 w_x_3_s33 (
    .F(w_x_3_31),
    .I0(ff_x2[3]),
    .I1(ff_x3[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s33.INIT=8'hCA;
  LUT3 w_x_3_s34 (
    .F(w_x_3_32),
    .I0(ff_x4[3]),
    .I1(ff_x5[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s34.INIT=8'hCA;
  LUT3 w_x_3_s35 (
    .F(w_x_3_33),
    .I0(ff_x6[3]),
    .I1(ff_x7[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s35.INIT=8'hCA;
  LUT3 w_x_2_s32 (
    .F(w_x_2_30),
    .I0(ff_x0[2]),
    .I1(ff_x1[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s32.INIT=8'hCA;
  LUT3 w_x_2_s33 (
    .F(w_x_2_31),
    .I0(ff_x2[2]),
    .I1(ff_x3[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s33.INIT=8'hCA;
  LUT3 w_x_2_s34 (
    .F(w_x_2_32),
    .I0(ff_x4[2]),
    .I1(ff_x5[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s34.INIT=8'hCA;
  LUT3 w_x_2_s35 (
    .F(w_x_2_33),
    .I0(ff_x6[2]),
    .I1(ff_x7[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s35.INIT=8'hCA;
  LUT3 w_x_1_s32 (
    .F(w_x_1_30),
    .I0(ff_x0[1]),
    .I1(ff_x1[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s32.INIT=8'hCA;
  LUT3 w_x_1_s33 (
    .F(w_x_1_31),
    .I0(ff_x2[1]),
    .I1(ff_x3[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s33.INIT=8'hCA;
  LUT3 w_x_1_s34 (
    .F(w_x_1_32),
    .I0(ff_x4[1]),
    .I1(ff_x5[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s34.INIT=8'hCA;
  LUT3 w_x_1_s35 (
    .F(w_x_1_33),
    .I0(ff_x6[1]),
    .I1(ff_x7[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s35.INIT=8'hCA;
  LUT3 w_x_0_s32 (
    .F(w_x_0_30),
    .I0(ff_x0[0]),
    .I1(ff_x1[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s32.INIT=8'hCA;
  LUT3 w_x_0_s33 (
    .F(w_x_0_31),
    .I0(ff_x2[0]),
    .I1(ff_x3[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s33.INIT=8'hCA;
  LUT3 w_x_0_s34 (
    .F(w_x_0_32),
    .I0(ff_x4[0]),
    .I1(ff_x5[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s34.INIT=8'hCA;
  LUT3 w_x_0_s35 (
    .F(w_x_0_33),
    .I0(ff_x6[0]),
    .I1(ff_x7[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s35.INIT=8'hCA;
  LUT3 w_pattern_0_s443 (
    .F(w_pattern_0_266),
    .I0(ff_pattern0[0]),
    .I1(ff_pattern1[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s443.INIT=8'hCA;
  LUT3 w_pattern_0_s444 (
    .F(w_pattern_0_267),
    .I0(ff_pattern2[0]),
    .I1(ff_pattern3[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s444.INIT=8'hCA;
  LUT3 w_pattern_0_s445 (
    .F(w_pattern_0_268),
    .I0(ff_pattern4[0]),
    .I1(ff_pattern5[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s445.INIT=8'hCA;
  LUT3 w_pattern_0_s446 (
    .F(w_pattern_0_269),
    .I0(ff_pattern6[0]),
    .I1(ff_pattern7[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s446.INIT=8'hCA;
  LUT3 w_pattern_0_s447 (
    .F(w_pattern_0_270),
    .I0(ff_pattern0[1]),
    .I1(ff_pattern1[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s447.INIT=8'hCA;
  LUT3 w_pattern_0_s448 (
    .F(w_pattern_0_271),
    .I0(ff_pattern2[1]),
    .I1(ff_pattern3[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s448.INIT=8'hCA;
  LUT3 w_pattern_0_s449 (
    .F(w_pattern_0_272),
    .I0(ff_pattern4[1]),
    .I1(ff_pattern5[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s449.INIT=8'hCA;
  LUT3 w_pattern_0_s450 (
    .F(w_pattern_0_273),
    .I0(ff_pattern6[1]),
    .I1(ff_pattern7[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s450.INIT=8'hCA;
  LUT3 w_pattern_0_s451 (
    .F(w_pattern_0_274),
    .I0(ff_pattern0[2]),
    .I1(ff_pattern1[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s451.INIT=8'hCA;
  LUT3 w_pattern_0_s452 (
    .F(w_pattern_0_275),
    .I0(ff_pattern2[2]),
    .I1(ff_pattern3[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s452.INIT=8'hCA;
  LUT3 w_pattern_0_s453 (
    .F(w_pattern_0_276),
    .I0(ff_pattern4[2]),
    .I1(ff_pattern5[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s453.INIT=8'hCA;
  LUT3 w_pattern_0_s454 (
    .F(w_pattern_0_277),
    .I0(ff_pattern6[2]),
    .I1(ff_pattern7[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s454.INIT=8'hCA;
  LUT3 w_pattern_0_s455 (
    .F(w_pattern_0_278),
    .I0(ff_pattern0[3]),
    .I1(ff_pattern1[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s455.INIT=8'hCA;
  LUT3 w_pattern_0_s456 (
    .F(w_pattern_0_279),
    .I0(ff_pattern2[3]),
    .I1(ff_pattern3[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s456.INIT=8'hCA;
  LUT3 w_pattern_0_s457 (
    .F(w_pattern_0_280),
    .I0(ff_pattern4[3]),
    .I1(ff_pattern5[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s457.INIT=8'hCA;
  LUT3 w_pattern_0_s458 (
    .F(w_pattern_0_281),
    .I0(ff_pattern6[3]),
    .I1(ff_pattern7[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s458.INIT=8'hCA;
  LUT3 w_pattern_0_s459 (
    .F(w_pattern_0_282),
    .I0(ff_pattern0[4]),
    .I1(ff_pattern1[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s459.INIT=8'hCA;
  LUT3 w_pattern_0_s460 (
    .F(w_pattern_0_283),
    .I0(ff_pattern2[4]),
    .I1(ff_pattern3[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s460.INIT=8'hCA;
  LUT3 w_pattern_0_s461 (
    .F(w_pattern_0_284),
    .I0(ff_pattern4[4]),
    .I1(ff_pattern5[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s461.INIT=8'hCA;
  LUT3 w_pattern_0_s462 (
    .F(w_pattern_0_285),
    .I0(ff_pattern6[4]),
    .I1(ff_pattern7[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s462.INIT=8'hCA;
  LUT3 w_pattern_0_s463 (
    .F(w_pattern_0_286),
    .I0(ff_pattern0[5]),
    .I1(ff_pattern1[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s463.INIT=8'hCA;
  LUT3 w_pattern_0_s464 (
    .F(w_pattern_0_287),
    .I0(ff_pattern2[5]),
    .I1(ff_pattern3[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s464.INIT=8'hCA;
  LUT3 w_pattern_0_s465 (
    .F(w_pattern_0_288),
    .I0(ff_pattern4[5]),
    .I1(ff_pattern5[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s465.INIT=8'hCA;
  LUT3 w_pattern_0_s466 (
    .F(w_pattern_0_289),
    .I0(ff_pattern6[5]),
    .I1(ff_pattern7[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s466.INIT=8'hCA;
  LUT3 w_pattern_0_s467 (
    .F(w_pattern_0_290),
    .I0(ff_pattern0[6]),
    .I1(ff_pattern1[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s467.INIT=8'hCA;
  LUT3 w_pattern_0_s468 (
    .F(w_pattern_0_291),
    .I0(ff_pattern2[6]),
    .I1(ff_pattern3[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s468.INIT=8'hCA;
  LUT3 w_pattern_0_s469 (
    .F(w_pattern_0_292),
    .I0(ff_pattern4[6]),
    .I1(ff_pattern5[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s469.INIT=8'hCA;
  LUT3 w_pattern_0_s470 (
    .F(w_pattern_0_293),
    .I0(ff_pattern6[6]),
    .I1(ff_pattern7[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s470.INIT=8'hCA;
  LUT3 w_pattern_0_s471 (
    .F(w_pattern_0_294),
    .I0(ff_pattern0[7]),
    .I1(ff_pattern1[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s471.INIT=8'hCA;
  LUT3 w_pattern_0_s472 (
    .F(w_pattern_0_295),
    .I0(ff_pattern2[7]),
    .I1(ff_pattern3[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s472.INIT=8'hCA;
  LUT3 w_pattern_0_s473 (
    .F(w_pattern_0_296),
    .I0(ff_pattern4[7]),
    .I1(ff_pattern5[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s473.INIT=8'hCA;
  LUT3 w_pattern_0_s474 (
    .F(w_pattern_0_297),
    .I0(ff_pattern6[7]),
    .I1(ff_pattern7[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s474.INIT=8'hCA;
  LUT3 w_pattern_0_s475 (
    .F(w_pattern_0_298),
    .I0(ff_pattern0[8]),
    .I1(ff_pattern1[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s475.INIT=8'hCA;
  LUT3 w_pattern_0_s476 (
    .F(w_pattern_0_299),
    .I0(ff_pattern2[8]),
    .I1(ff_pattern3[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s476.INIT=8'hCA;
  LUT3 w_pattern_0_s477 (
    .F(w_pattern_0_300),
    .I0(ff_pattern4[8]),
    .I1(ff_pattern5[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s477.INIT=8'hCA;
  LUT3 w_pattern_0_s478 (
    .F(w_pattern_0_301),
    .I0(ff_pattern6[8]),
    .I1(ff_pattern7[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s478.INIT=8'hCA;
  LUT3 w_pattern_0_s479 (
    .F(w_pattern_0_302),
    .I0(ff_pattern0[9]),
    .I1(ff_pattern1[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s479.INIT=8'hCA;
  LUT3 w_pattern_0_s480 (
    .F(w_pattern_0_303),
    .I0(ff_pattern2[9]),
    .I1(ff_pattern3[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s480.INIT=8'hCA;
  LUT3 w_pattern_0_s481 (
    .F(w_pattern_0_304),
    .I0(ff_pattern4[9]),
    .I1(ff_pattern5[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s481.INIT=8'hCA;
  LUT3 w_pattern_0_s482 (
    .F(w_pattern_0_305),
    .I0(ff_pattern6[9]),
    .I1(ff_pattern7[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s482.INIT=8'hCA;
  LUT3 w_pattern_0_s483 (
    .F(w_pattern_0_306),
    .I0(ff_pattern0[10]),
    .I1(ff_pattern1[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s483.INIT=8'hCA;
  LUT3 w_pattern_0_s484 (
    .F(w_pattern_0_307),
    .I0(ff_pattern2[10]),
    .I1(ff_pattern3[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s484.INIT=8'hCA;
  LUT3 w_pattern_0_s485 (
    .F(w_pattern_0_308),
    .I0(ff_pattern4[10]),
    .I1(ff_pattern5[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s485.INIT=8'hCA;
  LUT3 w_pattern_0_s486 (
    .F(w_pattern_0_309),
    .I0(ff_pattern6[10]),
    .I1(ff_pattern7[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s486.INIT=8'hCA;
  LUT3 w_pattern_0_s487 (
    .F(w_pattern_0_310),
    .I0(ff_pattern0[11]),
    .I1(ff_pattern1[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s487.INIT=8'hCA;
  LUT3 w_pattern_0_s488 (
    .F(w_pattern_0_311),
    .I0(ff_pattern2[11]),
    .I1(ff_pattern3[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s488.INIT=8'hCA;
  LUT3 w_pattern_0_s489 (
    .F(w_pattern_0_312),
    .I0(ff_pattern4[11]),
    .I1(ff_pattern5[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s489.INIT=8'hCA;
  LUT3 w_pattern_0_s490 (
    .F(w_pattern_0_313),
    .I0(ff_pattern6[11]),
    .I1(ff_pattern7[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s490.INIT=8'hCA;
  LUT3 w_pattern_0_s491 (
    .F(w_pattern_0_314),
    .I0(ff_pattern0[12]),
    .I1(ff_pattern1[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s491.INIT=8'hCA;
  LUT3 w_pattern_0_s492 (
    .F(w_pattern_0_315),
    .I0(ff_pattern2[12]),
    .I1(ff_pattern3[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s492.INIT=8'hCA;
  LUT3 w_pattern_0_s493 (
    .F(w_pattern_0_316),
    .I0(ff_pattern4[12]),
    .I1(ff_pattern5[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s493.INIT=8'hCA;
  LUT3 w_pattern_0_s494 (
    .F(w_pattern_0_317),
    .I0(ff_pattern6[12]),
    .I1(ff_pattern7[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s494.INIT=8'hCA;
  LUT3 w_pattern_0_s495 (
    .F(w_pattern_0_318),
    .I0(ff_pattern0[13]),
    .I1(ff_pattern1[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s495.INIT=8'hCA;
  LUT3 w_pattern_0_s496 (
    .F(w_pattern_0_319),
    .I0(ff_pattern2[13]),
    .I1(ff_pattern3[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s496.INIT=8'hCA;
  LUT3 w_pattern_0_s497 (
    .F(w_pattern_0_320),
    .I0(ff_pattern4[13]),
    .I1(ff_pattern5[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s497.INIT=8'hCA;
  LUT3 w_pattern_0_s498 (
    .F(w_pattern_0_321),
    .I0(ff_pattern6[13]),
    .I1(ff_pattern7[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s498.INIT=8'hCA;
  LUT3 w_pattern_0_s499 (
    .F(w_pattern_0_322),
    .I0(ff_pattern0[14]),
    .I1(ff_pattern1[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s499.INIT=8'hCA;
  LUT3 w_pattern_0_s500 (
    .F(w_pattern_0_323),
    .I0(ff_pattern2[14]),
    .I1(ff_pattern3[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s500.INIT=8'hCA;
  LUT3 w_pattern_0_s501 (
    .F(w_pattern_0_324),
    .I0(ff_pattern4[14]),
    .I1(ff_pattern5[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s501.INIT=8'hCA;
  LUT3 w_pattern_0_s502 (
    .F(w_pattern_0_325),
    .I0(ff_pattern6[14]),
    .I1(ff_pattern7[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s502.INIT=8'hCA;
  LUT3 w_pattern_0_s503 (
    .F(w_pattern_0_326),
    .I0(ff_pattern0[15]),
    .I1(ff_pattern1[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s503.INIT=8'hCA;
  LUT3 w_pattern_0_s504 (
    .F(w_pattern_0_327),
    .I0(ff_pattern2[15]),
    .I1(ff_pattern3[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s504.INIT=8'hCA;
  LUT3 w_pattern_0_s505 (
    .F(w_pattern_0_328),
    .I0(ff_pattern4[15]),
    .I1(ff_pattern5[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s505.INIT=8'hCA;
  LUT3 w_pattern_0_s506 (
    .F(w_pattern_0_329),
    .I0(ff_pattern6[15]),
    .I1(ff_pattern7[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s506.INIT=8'hCA;
  LUT3 w_bit_sel_1_s0 (
    .F(w_bit_sel[1]),
    .I0(w_offset_x[1]),
    .I1(w_offset_x[2]),
    .I2(reg_sprite_magify) 
);
defparam w_bit_sel_1_s0.INIT=8'hCA;
  LUT3 w_bit_sel_0_s0 (
    .F(w_bit_sel[0]),
    .I0(w_offset_x[0]),
    .I1(w_offset_x[1]),
    .I2(reg_sprite_magify) 
);
defparam w_bit_sel_0_s0.INIT=8'hCA;
  LUT4 ff_current_plane_3_s3 (
    .F(ff_current_plane_3_8),
    .I0(ff_active_33),
    .I1(n933_2),
    .I2(ff_state_1_7),
    .I3(ff_active_9) 
);
defparam ff_current_plane_3_s3.INIT=16'h00F8;
  LUT4 n1173_s2 (
    .F(n1173_7),
    .I0(w_pixel_pos_y_Z[5]),
    .I1(n1174_8),
    .I2(ff_sprite_collision_7),
    .I3(w_pixel_pos_y_Z[6]) 
);
defparam n1173_s2.INIT=16'h0708;
  LUT4 n1164_s2 (
    .F(n1164_7),
    .I0(n1165_8),
    .I1(w_screen_pos_x_Z[8]),
    .I2(ff_sprite_collision_7),
    .I3(w_screen_pos_x_Z[9]) 
);
defparam n1164_s2.INIT=16'h0B04;
  LUT4 n1162_s2 (
    .F(n1162_7),
    .I0(w_screen_pos_x_Z[10]),
    .I1(n1163_12),
    .I2(ff_sprite_collision_7),
    .I3(w_screen_pos_x_Z[11]) 
);
defparam n1162_s2.INIT=16'h0708;
  LUT2 n1064_s2 (
    .F(n1064_7),
    .I0(n870_16),
    .I1(ff_color[0]) 
);
defparam n1064_s2.INIT=4'h4;
  LUT2 n1063_s2 (
    .F(n1063_7),
    .I0(n870_16),
    .I1(ff_color[1]) 
);
defparam n1063_s2.INIT=4'h4;
  LUT2 n1062_s2 (
    .F(n1062_7),
    .I0(n870_16),
    .I1(ff_color[2]) 
);
defparam n1062_s2.INIT=4'h4;
  LUT2 n1061_s2 (
    .F(n1061_7),
    .I0(n870_16),
    .I1(ff_color[3]) 
);
defparam n1061_s2.INIT=4'h4;
  LUT4 n1024_s1 (
    .F(n1024_6),
    .I0(n1024_7),
    .I1(n1024_8),
    .I2(n1028_7),
    .I3(n1024_9) 
);
defparam n1024_s1.INIT=16'h4000;
  LUT2 n915_s4 (
    .F(n915_9),
    .I0(ff_current_plane[0]),
    .I1(ff_state_1_7) 
);
defparam n915_s4.INIT=4'h1;
  LUT3 n914_s4 (
    .F(n914_9),
    .I0(ff_state_1_7),
    .I1(ff_current_plane[1]),
    .I2(ff_current_plane[0]) 
);
defparam n914_s4.INIT=8'h14;
  LUT4 n912_s5 (
    .F(n912_10),
    .I0(ff_current_plane[2]),
    .I1(n913_10),
    .I2(ff_state_1_7),
    .I3(ff_current_plane[3]) 
);
defparam n912_s5.INIT=16'h0708;
  LUT4 n215_s2 (
    .F(n215_5),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_active),
    .I3(n481_5) 
);
defparam n215_s2.INIT=16'h4000;
  LUT4 n207_s2 (
    .F(n207_5),
    .I0(ff_state[0]),
    .I1(ff_active),
    .I2(ff_state[1]),
    .I3(n481_5) 
);
defparam n207_s2.INIT=16'h4000;
  LUT4 n725_s2 (
    .F(n725_5),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_active),
    .I3(n481_5) 
);
defparam n725_s2.INIT=16'h1000;
  LUT4 ff_active_s4 (
    .F(ff_active_9),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n1333_18),
    .I3(n1333_21) 
);
defparam ff_active_s4.INIT=16'h1000;
  LUT2 ff_sprite_collision_s4 (
    .F(ff_sprite_collision_7),
    .I0(n1130_44),
    .I1(n1232_20) 
);
defparam ff_sprite_collision_s4.INIT=4'h8;
  LUT2 n1174_s3 (
    .F(n1174_8),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(w_pixel_pos_y_Z[4]) 
);
defparam n1174_s3.INIT=4'h8;
  LUT2 n1165_s3 (
    .F(n1165_8),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_screen_pos_x_Z[7]) 
);
defparam n1165_s3.INIT=4'h1;
  LUT3 n1028_s2 (
    .F(n1028_7),
    .I0(w_sprite_mode2),
    .I1(w_screen_pos_x_Z[2]),
    .I2(w_screen_pos_x_Z[3]) 
);
defparam n1028_s2.INIT=8'h0B;
  LUT4 n1024_s2 (
    .F(n1024_7),
    .I0(n1024_10),
    .I1(n1024_11),
    .I2(w_offset_x[8]),
    .I3(n975_9) 
);
defparam n1024_s2.INIT=16'hF53F;
  LUT3 n1024_s3 (
    .F(n1024_8),
    .I0(n1024_12),
    .I1(n1024_13),
    .I2(n1024_14) 
);
defparam n1024_s3.INIT=8'hAC;
  LUT4 n1024_s4 (
    .F(n1024_9),
    .I0(ff_selected_en_9),
    .I1(w_offset_x[3]),
    .I2(n1024_15),
    .I3(n1024_16) 
);
defparam n1024_s4.INIT=16'h0700;
  LUT2 n913_s5 (
    .F(n913_10),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]) 
);
defparam n913_s5.INIT=4'h8;
  LUT4 ff_sprite_collision_s6 (
    .F(ff_sprite_collision_9),
    .I0(ff_sprite_collision_10),
    .I1(ff_pre_pixel_color[0]),
    .I2(ff_sprite_collision_11),
    .I3(ff_pre_pixel_color_en) 
);
defparam ff_sprite_collision_s6.INIT=16'hD000;
  LUT4 n1024_s5 (
    .F(n1024_10),
    .I0(w_offset_x[5]),
    .I1(w_color_4[7]),
    .I2(w_offset_x[6]),
    .I3(w_offset_x[7]) 
);
defparam n1024_s5.INIT=16'h0001;
  LUT4 n1024_s6 (
    .F(n1024_11),
    .I0(w_offset_x[5]),
    .I1(w_color_4[7]),
    .I2(w_offset_x[6]),
    .I3(w_offset_x[7]) 
);
defparam n1024_s6.INIT=16'h8000;
  LUT3 n1024_s7 (
    .F(n1024_12),
    .I0(w_pattern_0_449),
    .I1(w_pattern_0_445),
    .I2(n1024_17) 
);
defparam n1024_s7.INIT=8'hAC;
  LUT3 n1024_s8 (
    .F(n1024_13),
    .I0(w_pattern_0_447),
    .I1(w_pattern_0_443),
    .I2(n1024_17) 
);
defparam n1024_s8.INIT=8'hAC;
  LUT3 n1024_s9 (
    .F(n1024_14),
    .I0(w_offset_x[2]),
    .I1(w_offset_x[3]),
    .I2(reg_sprite_magify) 
);
defparam n1024_s9.INIT=8'hCA;
  LUT3 n1024_s10 (
    .F(n1024_15),
    .I0(reg_sprite_magify),
    .I1(reg_sprite_16x16),
    .I2(w_offset_x[4]) 
);
defparam n1024_s10.INIT=8'h70;
  LUT3 n1024_s11 (
    .F(n1024_16),
    .I0(w_screen_v_active),
    .I1(n933_2),
    .I2(ff_active_33) 
);
defparam n1024_s11.INIT=8'h80;
  LUT4 ff_sprite_collision_s7 (
    .F(ff_sprite_collision_10),
    .I0(ff_pre_pixel_color[1]),
    .I1(ff_pre_pixel_color[2]),
    .I2(ff_pre_pixel_color[3]),
    .I3(reg_color0_opaque) 
);
defparam ff_sprite_collision_s7.INIT=16'h0001;
  LUT4 ff_sprite_collision_s8 (
    .F(ff_sprite_collision_11),
    .I0(w_color_4[6]),
    .I1(ff_last_cc_base_pixel),
    .I2(w_sprite_collision),
    .I3(w_color_4[5]) 
);
defparam ff_sprite_collision_s8.INIT=16'h0007;
  LUT3 n1024_s12 (
    .F(n1024_17),
    .I0(w_offset_x[3]),
    .I1(w_offset_x[4]),
    .I2(reg_sprite_magify) 
);
defparam n1024_s12.INIT=8'hCA;
  LUT4 n913_s6 (
    .F(n913_12),
    .I0(ff_state_1_7),
    .I1(ff_current_plane[2]),
    .I2(ff_current_plane[1]),
    .I3(ff_current_plane[0]) 
);
defparam n913_s6.INIT=16'h1444;
  LUT4 n1172_s4 (
    .F(n1172_10),
    .I0(w_pixel_pos_y_Z[5]),
    .I1(w_pixel_pos_y_Z[6]),
    .I2(w_pixel_pos_y_Z[3]),
    .I3(w_pixel_pos_y_Z[4]) 
);
defparam n1172_s4.INIT=16'h8000;
  LUT4 n1174_s4 (
    .F(n1174_10),
    .I0(ff_sprite_collision_7),
    .I1(w_pixel_pos_y_Z[5]),
    .I2(w_pixel_pos_y_Z[3]),
    .I3(w_pixel_pos_y_Z[4]) 
);
defparam n1174_s4.INIT=16'h1444;
  LUT4 n1199_s3 (
    .F(n1199_9),
    .I0(n1135_35),
    .I1(ff_status_register_pointer[2]),
    .I2(ff_status_register_pointer[3]),
    .I3(n1232_20) 
);
defparam n1199_s3.INIT=16'hFDFF;
  LUT3 n215_s4 (
    .F(n215_8),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]) 
);
defparam n215_s4.INIT=8'h80;
  LUT4 n1161_s3 (
    .F(n1161_9),
    .I0(ff_sprite_collision_7),
    .I1(w_screen_pos_x_Z[6]),
    .I2(w_screen_pos_x_Z[7]),
    .I3(n1333_21) 
);
defparam n1161_s3.INIT=16'h5400;
  LUT4 n1165_s4 (
    .F(n1165_10),
    .I0(ff_sprite_collision_7),
    .I1(w_screen_pos_x_Z[8]),
    .I2(w_screen_pos_x_Z[6]),
    .I3(w_screen_pos_x_Z[7]) 
);
defparam n1165_s4.INIT=16'h1114;
  LUT4 n733_s2 (
    .F(n733_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n725_5) 
);
defparam n733_s2.INIT=16'h4000;
  LUT4 n538_s2 (
    .F(n538_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n530_7) 
);
defparam n538_s2.INIT=16'h4000;
  LUT4 n223_s2 (
    .F(n223_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n207_5) 
);
defparam n223_s2.INIT=16'h4000;
  LUT4 n231_s3 (
    .F(n231_7),
    .I0(n215_5),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(w_makeup_plane[2]) 
);
defparam n231_s3.INIT=16'h2000;
  LUT4 n741_s2 (
    .F(n741_6),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(n725_5) 
);
defparam n741_s2.INIT=16'h4000;
  LUT4 n546_s2 (
    .F(n546_6),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(n530_7) 
);
defparam n546_s2.INIT=16'h4000;
  LUT4 n239_s2 (
    .F(n239_6),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(n207_5) 
);
defparam n239_s2.INIT=16'h4000;
  LUT4 n247_s3 (
    .F(n247_7),
    .I0(n215_5),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[0]),
    .I3(w_makeup_plane[2]) 
);
defparam n247_s3.INIT=16'h2000;
  LUT4 n749_s2 (
    .F(n749_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n725_5) 
);
defparam n749_s2.INIT=16'h1000;
  LUT4 n554_s2 (
    .F(n554_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n530_7) 
);
defparam n554_s2.INIT=16'h1000;
  LUT4 n255_s2 (
    .F(n255_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n207_5) 
);
defparam n255_s2.INIT=16'h1000;
  LUT4 n263_s3 (
    .F(n263_7),
    .I0(n215_5),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(w_makeup_plane[2]) 
);
defparam n263_s3.INIT=16'h0200;
  LUT4 n765_s2 (
    .F(n765_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(n725_5) 
);
defparam n765_s2.INIT=16'h1000;
  LUT4 n570_s2 (
    .F(n570_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(n530_7) 
);
defparam n570_s2.INIT=16'h1000;
  LUT4 n287_s2 (
    .F(n287_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(n207_5) 
);
defparam n287_s2.INIT=16'h1000;
  LUT4 n295_s3 (
    .F(n295_7),
    .I0(n215_5),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(w_makeup_plane[1]) 
);
defparam n295_s3.INIT=16'h0200;
  LUT4 n773_s2 (
    .F(n773_6),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(n725_5) 
);
defparam n773_s2.INIT=16'h1000;
  LUT4 n578_s2 (
    .F(n578_6),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(n530_7) 
);
defparam n578_s2.INIT=16'h1000;
  LUT4 n303_s2 (
    .F(n303_6),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(n207_5) 
);
defparam n303_s2.INIT=16'h1000;
  LUT4 n311_s3 (
    .F(n311_7),
    .I0(n215_5),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(w_makeup_plane[0]) 
);
defparam n311_s3.INIT=16'h0200;
  LUT4 n781_s2 (
    .F(n781_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n725_5) 
);
defparam n781_s2.INIT=16'h0100;
  LUT4 n586_s2 (
    .F(n586_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n530_7) 
);
defparam n586_s2.INIT=16'h0100;
  LUT4 n319_s2 (
    .F(n319_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n207_5) 
);
defparam n319_s2.INIT=16'h0100;
  LUT4 n327_s3 (
    .F(n327_7),
    .I0(n215_5),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(w_makeup_plane[2]) 
);
defparam n327_s3.INIT=16'h0002;
  LUT4 n1163_s5 (
    .F(n1163_12),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_screen_pos_x_Z[7]),
    .I2(w_screen_pos_x_Z[8]),
    .I3(w_screen_pos_x_Z[9]) 
);
defparam n1163_s5.INIT=16'hE000;
  LUT4 n1025_s2 (
    .F(n1025_8),
    .I0(w_color_4[3]),
    .I1(w_sprite_mode2),
    .I2(w_screen_pos_x_Z[2]),
    .I3(w_screen_pos_x_Z[3]) 
);
defparam n1025_s2.INIT=16'h008A;
  LUT4 n1026_s2 (
    .F(n1026_8),
    .I0(w_color_4[2]),
    .I1(w_sprite_mode2),
    .I2(w_screen_pos_x_Z[2]),
    .I3(w_screen_pos_x_Z[3]) 
);
defparam n1026_s2.INIT=16'h008A;
  LUT4 n1027_s2 (
    .F(n1027_8),
    .I0(w_color_4[1]),
    .I1(w_sprite_mode2),
    .I2(w_screen_pos_x_Z[2]),
    .I3(w_screen_pos_x_Z[3]) 
);
defparam n1027_s2.INIT=16'h008A;
  LUT4 n1028_s3 (
    .F(n1028_9),
    .I0(w_color_4[0]),
    .I1(w_sprite_mode2),
    .I2(w_screen_pos_x_Z[2]),
    .I3(w_screen_pos_x_Z[3]) 
);
defparam n1028_s3.INIT=16'h008A;
  LUT4 n530_s3 (
    .F(n530_7),
    .I0(ff_active),
    .I1(n481_5),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n530_s3.INIT=16'h8000;
  LUT4 n902_s3 (
    .F(n902_9),
    .I0(ff_active_9),
    .I1(ff_active_33),
    .I2(reg_display_on),
    .I3(n870_16) 
);
defparam n902_s3.INIT=16'hF044;
  LUT4 n1060_s4 (
    .F(n1060_10),
    .I0(n373_6),
    .I1(ff_pre_pixel_color_en),
    .I2(ff_color_en),
    .I3(n870_16) 
);
defparam n1060_s4.INIT=16'h00F4;
  LUT3 ff_pre_pixel_color_en_s6 (
    .F(ff_pre_pixel_color_en_14),
    .I0(n870_16),
    .I1(n373_6),
    .I2(ff_pre_pixel_color_en) 
);
defparam ff_pre_pixel_color_en_s6.INIT=8'hEF;
  LUT4 n1249_s3 (
    .F(n1249_9),
    .I0(ff_pre_pixel_color_en),
    .I1(n373_6),
    .I2(ff_last_cc_base_pixel),
    .I3(w_color_4[6]) 
);
defparam n1249_s3.INIT=16'h30DC;
  LUT4 n1272_s4 (
    .F(n1272_10),
    .I0(ff_pixel_color_en),
    .I1(ff_pre_pixel_color_en),
    .I2(n870_16),
    .I3(n373_6) 
);
defparam n1272_s4.INIT=16'h0C0A;
  LUT4 n1273_s4 (
    .F(n1273_10),
    .I0(ff_pixel_color[3]),
    .I1(ff_pre_pixel_color[3]),
    .I2(n870_16),
    .I3(n373_6) 
);
defparam n1273_s4.INIT=16'h0C0A;
  LUT4 n1274_s4 (
    .F(n1274_10),
    .I0(ff_pixel_color[2]),
    .I1(ff_pre_pixel_color[2]),
    .I2(n870_16),
    .I3(n373_6) 
);
defparam n1274_s4.INIT=16'h0C0A;
  LUT4 n1275_s4 (
    .F(n1275_10),
    .I0(ff_pixel_color[1]),
    .I1(ff_pre_pixel_color[1]),
    .I2(n870_16),
    .I3(n373_6) 
);
defparam n1275_s4.INIT=16'h0C0A;
  LUT4 n1276_s4 (
    .F(n1276_10),
    .I0(ff_pixel_color[0]),
    .I1(ff_pre_pixel_color[0]),
    .I2(n870_16),
    .I3(n373_6) 
);
defparam n1276_s4.INIT=16'h0C0A;
  LUT4 ff_sprite_collision_x_8_s5 (
    .F(ff_sprite_collision_x_8_9),
    .I0(n373_6),
    .I1(ff_sprite_collision_9),
    .I2(ff_sprite_collision_7),
    .I3(n1199_9) 
);
defparam ff_sprite_collision_x_8_s5.INIT=16'hF400;
  LUT4 ff_sprite_collision_s9 (
    .F(ff_sprite_collision_13),
    .I0(ff_sprite_collision_7),
    .I1(n373_6),
    .I2(ff_sprite_collision_9),
    .I3(n1199_9) 
);
defparam ff_sprite_collision_s9.INIT=16'h10FF;
  LUT4 n279_s4 (
    .F(n279_9),
    .I0(n215_5),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(w_makeup_plane[1]) 
);
defparam n279_s4.INIT=16'h2000;
  LUT4 n271_s2 (
    .F(n271_6),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(n207_5) 
);
defparam n271_s2.INIT=16'h4000;
  LUT4 n562_s2 (
    .F(n562_6),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(n530_7) 
);
defparam n562_s2.INIT=16'h4000;
  LUT4 n757_s2 (
    .F(n757_6),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(n725_5) 
);
defparam n757_s2.INIT=16'h4000;
  LUT4 n215_s5 (
    .F(n215_10),
    .I0(n215_5),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(w_makeup_plane[1]) 
);
defparam n215_s5.INIT=16'h8000;
  LUT4 n207_s3 (
    .F(n207_7),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(n207_5) 
);
defparam n207_s3.INIT=16'h8000;
  LUT4 n530_s4 (
    .F(n530_9),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(n530_7) 
);
defparam n530_s4.INIT=16'h8000;
  LUT4 n725_s3 (
    .F(n725_7),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(n725_5) 
);
defparam n725_s3.INIT=16'h8000;
  LUT4 n1163_s6 (
    .F(n1163_14),
    .I0(n1130_44),
    .I1(n1232_20),
    .I2(w_screen_pos_x_Z[10]),
    .I3(n1163_12) 
);
defparam n1163_s6.INIT=16'h0770;
  LUT4 n1166_s3 (
    .F(n1166_9),
    .I0(n1130_44),
    .I1(n1232_20),
    .I2(w_screen_pos_x_Z[7]),
    .I3(w_screen_pos_x_Z[6]) 
);
defparam n1166_s3.INIT=16'h7007;
  LUT3 n1167_s4 (
    .F(n1167_10),
    .I0(w_screen_pos_x_Z[6]),
    .I1(n1130_44),
    .I2(n1232_20) 
);
defparam n1167_s4.INIT=8'h15;
  LUT3 n1168_s3 (
    .F(n1168_9),
    .I0(n1130_44),
    .I1(n1232_20),
    .I2(w_screen_pos_x_Z[5]) 
);
defparam n1168_s3.INIT=8'h70;
  LUT3 n1169_s3 (
    .F(n1169_9),
    .I0(n1130_44),
    .I1(n1232_20),
    .I2(w_screen_pos_x_Z[4]) 
);
defparam n1169_s3.INIT=8'h70;
  LUT4 n1171_s3 (
    .F(n1171_9),
    .I0(n1130_44),
    .I1(n1232_20),
    .I2(w_pixel_pos_y_Z[7]),
    .I3(n1172_10) 
);
defparam n1171_s3.INIT=16'h7000;
  LUT4 n1172_s5 (
    .F(n1172_12),
    .I0(n1130_44),
    .I1(n1232_20),
    .I2(w_pixel_pos_y_Z[7]),
    .I3(n1172_10) 
);
defparam n1172_s5.INIT=16'h0770;
  LUT4 n1175_s3 (
    .F(n1175_9),
    .I0(n1130_44),
    .I1(n1232_20),
    .I2(w_pixel_pos_y_Z[3]),
    .I3(w_pixel_pos_y_Z[4]) 
);
defparam n1175_s3.INIT=16'h0770;
  LUT3 n1176_s3 (
    .F(n1176_9),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(n1130_44),
    .I2(n1232_20) 
);
defparam n1176_s3.INIT=8'h15;
  LUT3 n1177_s3 (
    .F(n1177_9),
    .I0(n1130_44),
    .I1(n1232_20),
    .I2(w_pixel_pos_y_Z[2]) 
);
defparam n1177_s3.INIT=8'h70;
  LUT3 n1178_s3 (
    .F(n1178_9),
    .I0(n1130_44),
    .I1(n1232_20),
    .I2(w_pixel_pos_y_Z[1]) 
);
defparam n1178_s3.INIT=8'h70;
  LUT3 n1179_s3 (
    .F(n1179_9),
    .I0(n1130_44),
    .I1(n1232_20),
    .I2(w_pixel_pos_y_Z[0]) 
);
defparam n1179_s3.INIT=8'h70;
  DFFCE ff_pattern0_14_s0 (
    .Q(ff_pattern0[14]),
    .D(w_pattern[1]),
    .CLK(clk85m),
    .CE(n319_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_13_s0 (
    .Q(ff_pattern0[13]),
    .D(w_pattern[2]),
    .CLK(clk85m),
    .CE(n319_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_12_s0 (
    .Q(ff_pattern0[12]),
    .D(w_pattern[3]),
    .CLK(clk85m),
    .CE(n319_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_11_s0 (
    .Q(ff_pattern0[11]),
    .D(w_pattern[4]),
    .CLK(clk85m),
    .CE(n319_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_10_s0 (
    .Q(ff_pattern0[10]),
    .D(w_pattern[5]),
    .CLK(clk85m),
    .CE(n319_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_9_s0 (
    .Q(ff_pattern0[9]),
    .D(w_pattern[6]),
    .CLK(clk85m),
    .CE(n319_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_8_s0 (
    .Q(ff_pattern0[8]),
    .D(w_pattern[7]),
    .CLK(clk85m),
    .CE(n319_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_7_s0 (
    .Q(ff_pattern0[7]),
    .D(w_pattern[0]),
    .CLK(clk85m),
    .CE(n327_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_6_s0 (
    .Q(ff_pattern0[6]),
    .D(w_pattern[1]),
    .CLK(clk85m),
    .CE(n327_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_5_s0 (
    .Q(ff_pattern0[5]),
    .D(w_pattern[2]),
    .CLK(clk85m),
    .CE(n327_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_4_s0 (
    .Q(ff_pattern0[4]),
    .D(w_pattern[3]),
    .CLK(clk85m),
    .CE(n327_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_3_s0 (
    .Q(ff_pattern0[3]),
    .D(w_pattern[4]),
    .CLK(clk85m),
    .CE(n327_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_2_s0 (
    .Q(ff_pattern0[2]),
    .D(w_pattern[5]),
    .CLK(clk85m),
    .CE(n327_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_1_s0 (
    .Q(ff_pattern0[1]),
    .D(w_pattern[6]),
    .CLK(clk85m),
    .CE(n327_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_0_s0 (
    .Q(ff_pattern0[0]),
    .D(w_pattern[7]),
    .CLK(clk85m),
    .CE(n327_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_15_s0 (
    .Q(ff_pattern1[15]),
    .D(w_pattern[0]),
    .CLK(clk85m),
    .CE(n303_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_14_s0 (
    .Q(ff_pattern1[14]),
    .D(w_pattern[1]),
    .CLK(clk85m),
    .CE(n303_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_13_s0 (
    .Q(ff_pattern1[13]),
    .D(w_pattern[2]),
    .CLK(clk85m),
    .CE(n303_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_12_s0 (
    .Q(ff_pattern1[12]),
    .D(w_pattern[3]),
    .CLK(clk85m),
    .CE(n303_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_11_s0 (
    .Q(ff_pattern1[11]),
    .D(w_pattern[4]),
    .CLK(clk85m),
    .CE(n303_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_10_s0 (
    .Q(ff_pattern1[10]),
    .D(w_pattern[5]),
    .CLK(clk85m),
    .CE(n303_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_9_s0 (
    .Q(ff_pattern1[9]),
    .D(w_pattern[6]),
    .CLK(clk85m),
    .CE(n303_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_8_s0 (
    .Q(ff_pattern1[8]),
    .D(w_pattern[7]),
    .CLK(clk85m),
    .CE(n303_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_7_s0 (
    .Q(ff_pattern1[7]),
    .D(w_pattern[0]),
    .CLK(clk85m),
    .CE(n311_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_6_s0 (
    .Q(ff_pattern1[6]),
    .D(w_pattern[1]),
    .CLK(clk85m),
    .CE(n311_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_5_s0 (
    .Q(ff_pattern1[5]),
    .D(w_pattern[2]),
    .CLK(clk85m),
    .CE(n311_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_4_s0 (
    .Q(ff_pattern1[4]),
    .D(w_pattern[3]),
    .CLK(clk85m),
    .CE(n311_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_3_s0 (
    .Q(ff_pattern1[3]),
    .D(w_pattern[4]),
    .CLK(clk85m),
    .CE(n311_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_2_s0 (
    .Q(ff_pattern1[2]),
    .D(w_pattern[5]),
    .CLK(clk85m),
    .CE(n311_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_1_s0 (
    .Q(ff_pattern1[1]),
    .D(w_pattern[6]),
    .CLK(clk85m),
    .CE(n311_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_0_s0 (
    .Q(ff_pattern1[0]),
    .D(w_pattern[7]),
    .CLK(clk85m),
    .CE(n311_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_15_s0 (
    .Q(ff_pattern2[15]),
    .D(w_pattern[0]),
    .CLK(clk85m),
    .CE(n287_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_14_s0 (
    .Q(ff_pattern2[14]),
    .D(w_pattern[1]),
    .CLK(clk85m),
    .CE(n287_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_13_s0 (
    .Q(ff_pattern2[13]),
    .D(w_pattern[2]),
    .CLK(clk85m),
    .CE(n287_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_12_s0 (
    .Q(ff_pattern2[12]),
    .D(w_pattern[3]),
    .CLK(clk85m),
    .CE(n287_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_11_s0 (
    .Q(ff_pattern2[11]),
    .D(w_pattern[4]),
    .CLK(clk85m),
    .CE(n287_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_10_s0 (
    .Q(ff_pattern2[10]),
    .D(w_pattern[5]),
    .CLK(clk85m),
    .CE(n287_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_9_s0 (
    .Q(ff_pattern2[9]),
    .D(w_pattern[6]),
    .CLK(clk85m),
    .CE(n287_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_8_s0 (
    .Q(ff_pattern2[8]),
    .D(w_pattern[7]),
    .CLK(clk85m),
    .CE(n287_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_7_s0 (
    .Q(ff_pattern2[7]),
    .D(w_pattern[0]),
    .CLK(clk85m),
    .CE(n295_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_6_s0 (
    .Q(ff_pattern2[6]),
    .D(w_pattern[1]),
    .CLK(clk85m),
    .CE(n295_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_5_s0 (
    .Q(ff_pattern2[5]),
    .D(w_pattern[2]),
    .CLK(clk85m),
    .CE(n295_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_4_s0 (
    .Q(ff_pattern2[4]),
    .D(w_pattern[3]),
    .CLK(clk85m),
    .CE(n295_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_3_s0 (
    .Q(ff_pattern2[3]),
    .D(w_pattern[4]),
    .CLK(clk85m),
    .CE(n295_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_2_s0 (
    .Q(ff_pattern2[2]),
    .D(w_pattern[5]),
    .CLK(clk85m),
    .CE(n295_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_1_s0 (
    .Q(ff_pattern2[1]),
    .D(w_pattern[6]),
    .CLK(clk85m),
    .CE(n295_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_0_s0 (
    .Q(ff_pattern2[0]),
    .D(w_pattern[7]),
    .CLK(clk85m),
    .CE(n295_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_15_s0 (
    .Q(ff_pattern3[15]),
    .D(w_pattern[0]),
    .CLK(clk85m),
    .CE(n271_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_14_s0 (
    .Q(ff_pattern3[14]),
    .D(w_pattern[1]),
    .CLK(clk85m),
    .CE(n271_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_13_s0 (
    .Q(ff_pattern3[13]),
    .D(w_pattern[2]),
    .CLK(clk85m),
    .CE(n271_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_12_s0 (
    .Q(ff_pattern3[12]),
    .D(w_pattern[3]),
    .CLK(clk85m),
    .CE(n271_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_11_s0 (
    .Q(ff_pattern3[11]),
    .D(w_pattern[4]),
    .CLK(clk85m),
    .CE(n271_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_10_s0 (
    .Q(ff_pattern3[10]),
    .D(w_pattern[5]),
    .CLK(clk85m),
    .CE(n271_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_9_s0 (
    .Q(ff_pattern3[9]),
    .D(w_pattern[6]),
    .CLK(clk85m),
    .CE(n271_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_8_s0 (
    .Q(ff_pattern3[8]),
    .D(w_pattern[7]),
    .CLK(clk85m),
    .CE(n271_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_7_s0 (
    .Q(ff_pattern3[7]),
    .D(w_pattern[0]),
    .CLK(clk85m),
    .CE(n279_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_6_s0 (
    .Q(ff_pattern3[6]),
    .D(w_pattern[1]),
    .CLK(clk85m),
    .CE(n279_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_5_s0 (
    .Q(ff_pattern3[5]),
    .D(w_pattern[2]),
    .CLK(clk85m),
    .CE(n279_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_4_s0 (
    .Q(ff_pattern3[4]),
    .D(w_pattern[3]),
    .CLK(clk85m),
    .CE(n279_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_3_s0 (
    .Q(ff_pattern3[3]),
    .D(w_pattern[4]),
    .CLK(clk85m),
    .CE(n279_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_2_s0 (
    .Q(ff_pattern3[2]),
    .D(w_pattern[5]),
    .CLK(clk85m),
    .CE(n279_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_1_s0 (
    .Q(ff_pattern3[1]),
    .D(w_pattern[6]),
    .CLK(clk85m),
    .CE(n279_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_0_s0 (
    .Q(ff_pattern3[0]),
    .D(w_pattern[7]),
    .CLK(clk85m),
    .CE(n279_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_15_s0 (
    .Q(ff_pattern4[15]),
    .D(w_pattern[0]),
    .CLK(clk85m),
    .CE(n255_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_14_s0 (
    .Q(ff_pattern4[14]),
    .D(w_pattern[1]),
    .CLK(clk85m),
    .CE(n255_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_13_s0 (
    .Q(ff_pattern4[13]),
    .D(w_pattern[2]),
    .CLK(clk85m),
    .CE(n255_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_12_s0 (
    .Q(ff_pattern4[12]),
    .D(w_pattern[3]),
    .CLK(clk85m),
    .CE(n255_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_11_s0 (
    .Q(ff_pattern4[11]),
    .D(w_pattern[4]),
    .CLK(clk85m),
    .CE(n255_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_10_s0 (
    .Q(ff_pattern4[10]),
    .D(w_pattern[5]),
    .CLK(clk85m),
    .CE(n255_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_9_s0 (
    .Q(ff_pattern4[9]),
    .D(w_pattern[6]),
    .CLK(clk85m),
    .CE(n255_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_8_s0 (
    .Q(ff_pattern4[8]),
    .D(w_pattern[7]),
    .CLK(clk85m),
    .CE(n255_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_7_s0 (
    .Q(ff_pattern4[7]),
    .D(w_pattern[0]),
    .CLK(clk85m),
    .CE(n263_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_6_s0 (
    .Q(ff_pattern4[6]),
    .D(w_pattern[1]),
    .CLK(clk85m),
    .CE(n263_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_5_s0 (
    .Q(ff_pattern4[5]),
    .D(w_pattern[2]),
    .CLK(clk85m),
    .CE(n263_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_4_s0 (
    .Q(ff_pattern4[4]),
    .D(w_pattern[3]),
    .CLK(clk85m),
    .CE(n263_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_3_s0 (
    .Q(ff_pattern4[3]),
    .D(w_pattern[4]),
    .CLK(clk85m),
    .CE(n263_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_2_s0 (
    .Q(ff_pattern4[2]),
    .D(w_pattern[5]),
    .CLK(clk85m),
    .CE(n263_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_1_s0 (
    .Q(ff_pattern4[1]),
    .D(w_pattern[6]),
    .CLK(clk85m),
    .CE(n263_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_0_s0 (
    .Q(ff_pattern4[0]),
    .D(w_pattern[7]),
    .CLK(clk85m),
    .CE(n263_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_15_s0 (
    .Q(ff_pattern5[15]),
    .D(w_pattern[0]),
    .CLK(clk85m),
    .CE(n239_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_14_s0 (
    .Q(ff_pattern5[14]),
    .D(w_pattern[1]),
    .CLK(clk85m),
    .CE(n239_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_13_s0 (
    .Q(ff_pattern5[13]),
    .D(w_pattern[2]),
    .CLK(clk85m),
    .CE(n239_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_12_s0 (
    .Q(ff_pattern5[12]),
    .D(w_pattern[3]),
    .CLK(clk85m),
    .CE(n239_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_11_s0 (
    .Q(ff_pattern5[11]),
    .D(w_pattern[4]),
    .CLK(clk85m),
    .CE(n239_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_10_s0 (
    .Q(ff_pattern5[10]),
    .D(w_pattern[5]),
    .CLK(clk85m),
    .CE(n239_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_9_s0 (
    .Q(ff_pattern5[9]),
    .D(w_pattern[6]),
    .CLK(clk85m),
    .CE(n239_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_8_s0 (
    .Q(ff_pattern5[8]),
    .D(w_pattern[7]),
    .CLK(clk85m),
    .CE(n239_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_7_s0 (
    .Q(ff_pattern5[7]),
    .D(w_pattern[0]),
    .CLK(clk85m),
    .CE(n247_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_6_s0 (
    .Q(ff_pattern5[6]),
    .D(w_pattern[1]),
    .CLK(clk85m),
    .CE(n247_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_5_s0 (
    .Q(ff_pattern5[5]),
    .D(w_pattern[2]),
    .CLK(clk85m),
    .CE(n247_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_4_s0 (
    .Q(ff_pattern5[4]),
    .D(w_pattern[3]),
    .CLK(clk85m),
    .CE(n247_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_3_s0 (
    .Q(ff_pattern5[3]),
    .D(w_pattern[4]),
    .CLK(clk85m),
    .CE(n247_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_2_s0 (
    .Q(ff_pattern5[2]),
    .D(w_pattern[5]),
    .CLK(clk85m),
    .CE(n247_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_1_s0 (
    .Q(ff_pattern5[1]),
    .D(w_pattern[6]),
    .CLK(clk85m),
    .CE(n247_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_0_s0 (
    .Q(ff_pattern5[0]),
    .D(w_pattern[7]),
    .CLK(clk85m),
    .CE(n247_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_15_s0 (
    .Q(ff_pattern6[15]),
    .D(w_pattern[0]),
    .CLK(clk85m),
    .CE(n223_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_14_s0 (
    .Q(ff_pattern6[14]),
    .D(w_pattern[1]),
    .CLK(clk85m),
    .CE(n223_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_13_s0 (
    .Q(ff_pattern6[13]),
    .D(w_pattern[2]),
    .CLK(clk85m),
    .CE(n223_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_12_s0 (
    .Q(ff_pattern6[12]),
    .D(w_pattern[3]),
    .CLK(clk85m),
    .CE(n223_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_11_s0 (
    .Q(ff_pattern6[11]),
    .D(w_pattern[4]),
    .CLK(clk85m),
    .CE(n223_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_10_s0 (
    .Q(ff_pattern6[10]),
    .D(w_pattern[5]),
    .CLK(clk85m),
    .CE(n223_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_9_s0 (
    .Q(ff_pattern6[9]),
    .D(w_pattern[6]),
    .CLK(clk85m),
    .CE(n223_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_8_s0 (
    .Q(ff_pattern6[8]),
    .D(w_pattern[7]),
    .CLK(clk85m),
    .CE(n223_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_7_s0 (
    .Q(ff_pattern6[7]),
    .D(w_pattern[0]),
    .CLK(clk85m),
    .CE(n231_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_6_s0 (
    .Q(ff_pattern6[6]),
    .D(w_pattern[1]),
    .CLK(clk85m),
    .CE(n231_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_5_s0 (
    .Q(ff_pattern6[5]),
    .D(w_pattern[2]),
    .CLK(clk85m),
    .CE(n231_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_4_s0 (
    .Q(ff_pattern6[4]),
    .D(w_pattern[3]),
    .CLK(clk85m),
    .CE(n231_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_3_s0 (
    .Q(ff_pattern6[3]),
    .D(w_pattern[4]),
    .CLK(clk85m),
    .CE(n231_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_2_s0 (
    .Q(ff_pattern6[2]),
    .D(w_pattern[5]),
    .CLK(clk85m),
    .CE(n231_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_1_s0 (
    .Q(ff_pattern6[1]),
    .D(w_pattern[6]),
    .CLK(clk85m),
    .CE(n231_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_0_s0 (
    .Q(ff_pattern6[0]),
    .D(w_pattern[7]),
    .CLK(clk85m),
    .CE(n231_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_15_s0 (
    .Q(ff_pattern7[15]),
    .D(w_pattern[0]),
    .CLK(clk85m),
    .CE(n207_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_14_s0 (
    .Q(ff_pattern7[14]),
    .D(w_pattern[1]),
    .CLK(clk85m),
    .CE(n207_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_13_s0 (
    .Q(ff_pattern7[13]),
    .D(w_pattern[2]),
    .CLK(clk85m),
    .CE(n207_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_12_s0 (
    .Q(ff_pattern7[12]),
    .D(w_pattern[3]),
    .CLK(clk85m),
    .CE(n207_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_11_s0 (
    .Q(ff_pattern7[11]),
    .D(w_pattern[4]),
    .CLK(clk85m),
    .CE(n207_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_10_s0 (
    .Q(ff_pattern7[10]),
    .D(w_pattern[5]),
    .CLK(clk85m),
    .CE(n207_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_9_s0 (
    .Q(ff_pattern7[9]),
    .D(w_pattern[6]),
    .CLK(clk85m),
    .CE(n207_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_8_s0 (
    .Q(ff_pattern7[8]),
    .D(w_pattern[7]),
    .CLK(clk85m),
    .CE(n207_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_7_s0 (
    .Q(ff_pattern7[7]),
    .D(w_pattern[0]),
    .CLK(clk85m),
    .CE(n215_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_6_s0 (
    .Q(ff_pattern7[6]),
    .D(w_pattern[1]),
    .CLK(clk85m),
    .CE(n215_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_5_s0 (
    .Q(ff_pattern7[5]),
    .D(w_pattern[2]),
    .CLK(clk85m),
    .CE(n215_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_4_s0 (
    .Q(ff_pattern7[4]),
    .D(w_pattern[3]),
    .CLK(clk85m),
    .CE(n215_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_3_s0 (
    .Q(ff_pattern7[3]),
    .D(w_pattern[4]),
    .CLK(clk85m),
    .CE(n215_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_2_s0 (
    .Q(ff_pattern7[2]),
    .D(w_pattern[5]),
    .CLK(clk85m),
    .CE(n215_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_1_s0 (
    .Q(ff_pattern7[1]),
    .D(w_pattern[6]),
    .CLK(clk85m),
    .CE(n215_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_0_s0 (
    .Q(ff_pattern7[0]),
    .D(w_pattern[7]),
    .CLK(clk85m),
    .CE(n215_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_7_s0 (
    .Q(ff_color0[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n586_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_6_s0 (
    .Q(ff_color0[6]),
    .D(w_color_6),
    .CLK(clk85m),
    .CE(n586_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_5_s0 (
    .Q(ff_color0[5]),
    .D(w_color_5),
    .CLK(clk85m),
    .CE(n586_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_3_s0 (
    .Q(ff_color0[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n586_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_2_s0 (
    .Q(ff_color0[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n586_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_1_s0 (
    .Q(ff_color0[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n586_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_0_s0 (
    .Q(ff_color0[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n586_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_7_s0 (
    .Q(ff_color1[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n578_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_6_s0 (
    .Q(ff_color1[6]),
    .D(w_color_6),
    .CLK(clk85m),
    .CE(n578_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_5_s0 (
    .Q(ff_color1[5]),
    .D(w_color_5),
    .CLK(clk85m),
    .CE(n578_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_3_s0 (
    .Q(ff_color1[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n578_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_2_s0 (
    .Q(ff_color1[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n578_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_1_s0 (
    .Q(ff_color1[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n578_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_0_s0 (
    .Q(ff_color1[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n578_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_7_s0 (
    .Q(ff_color2[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n570_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_6_s0 (
    .Q(ff_color2[6]),
    .D(w_color_6),
    .CLK(clk85m),
    .CE(n570_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_5_s0 (
    .Q(ff_color2[5]),
    .D(w_color_5),
    .CLK(clk85m),
    .CE(n570_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_3_s0 (
    .Q(ff_color2[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n570_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_2_s0 (
    .Q(ff_color2[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n570_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_1_s0 (
    .Q(ff_color2[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n570_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_0_s0 (
    .Q(ff_color2[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n570_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_7_s0 (
    .Q(ff_color3[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n562_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_6_s0 (
    .Q(ff_color3[6]),
    .D(w_color_6),
    .CLK(clk85m),
    .CE(n562_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_5_s0 (
    .Q(ff_color3[5]),
    .D(w_color_5),
    .CLK(clk85m),
    .CE(n562_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_3_s0 (
    .Q(ff_color3[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n562_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_2_s0 (
    .Q(ff_color3[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n562_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_1_s0 (
    .Q(ff_color3[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n562_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_0_s0 (
    .Q(ff_color3[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n562_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_7_s0 (
    .Q(ff_color4[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n554_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_6_s0 (
    .Q(ff_color4[6]),
    .D(w_color_6),
    .CLK(clk85m),
    .CE(n554_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_5_s0 (
    .Q(ff_color4[5]),
    .D(w_color_5),
    .CLK(clk85m),
    .CE(n554_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_3_s0 (
    .Q(ff_color4[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n554_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_2_s0 (
    .Q(ff_color4[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n554_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_1_s0 (
    .Q(ff_color4[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n554_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_0_s0 (
    .Q(ff_color4[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n554_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_7_s0 (
    .Q(ff_color5[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n546_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_6_s0 (
    .Q(ff_color5[6]),
    .D(w_color_6),
    .CLK(clk85m),
    .CE(n546_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_5_s0 (
    .Q(ff_color5[5]),
    .D(w_color_5),
    .CLK(clk85m),
    .CE(n546_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_3_s0 (
    .Q(ff_color5[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n546_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_2_s0 (
    .Q(ff_color5[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n546_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_1_s0 (
    .Q(ff_color5[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n546_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_0_s0 (
    .Q(ff_color5[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n546_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_7_s0 (
    .Q(ff_color6[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n538_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_6_s0 (
    .Q(ff_color6[6]),
    .D(w_color_6),
    .CLK(clk85m),
    .CE(n538_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_5_s0 (
    .Q(ff_color6[5]),
    .D(w_color_5),
    .CLK(clk85m),
    .CE(n538_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_3_s0 (
    .Q(ff_color6[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n538_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_2_s0 (
    .Q(ff_color6[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n538_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_1_s0 (
    .Q(ff_color6[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n538_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_0_s0 (
    .Q(ff_color6[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n538_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_7_s0 (
    .Q(ff_color7[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n530_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_6_s0 (
    .Q(ff_color7[6]),
    .D(w_color_6),
    .CLK(clk85m),
    .CE(n530_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_5_s0 (
    .Q(ff_color7[5]),
    .D(w_color_5),
    .CLK(clk85m),
    .CE(n530_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_3_s0 (
    .Q(ff_color7[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n530_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_2_s0 (
    .Q(ff_color7[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n530_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_1_s0 (
    .Q(ff_color7[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n530_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_0_s0 (
    .Q(ff_color7[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n530_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_7_s0 (
    .Q(ff_x0[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_6_s0 (
    .Q(ff_x0[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_5_s0 (
    .Q(ff_x0[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_4_s0 (
    .Q(ff_x0[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_3_s0 (
    .Q(ff_x0[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_2_s0 (
    .Q(ff_x0[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_1_s0 (
    .Q(ff_x0[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_0_s0 (
    .Q(ff_x0[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_7_s0 (
    .Q(ff_x1[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_6_s0 (
    .Q(ff_x1[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_5_s0 (
    .Q(ff_x1[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_4_s0 (
    .Q(ff_x1[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_3_s0 (
    .Q(ff_x1[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_2_s0 (
    .Q(ff_x1[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_1_s0 (
    .Q(ff_x1[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_0_s0 (
    .Q(ff_x1[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_7_s0 (
    .Q(ff_x2[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_6_s0 (
    .Q(ff_x2[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_5_s0 (
    .Q(ff_x2[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_4_s0 (
    .Q(ff_x2[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_3_s0 (
    .Q(ff_x2[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_2_s0 (
    .Q(ff_x2[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_1_s0 (
    .Q(ff_x2[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_0_s0 (
    .Q(ff_x2[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_7_s0 (
    .Q(ff_x3[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_6_s0 (
    .Q(ff_x3[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_5_s0 (
    .Q(ff_x3[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_4_s0 (
    .Q(ff_x3[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_3_s0 (
    .Q(ff_x3[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_2_s0 (
    .Q(ff_x3[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_1_s0 (
    .Q(ff_x3[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_0_s0 (
    .Q(ff_x3[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_7_s0 (
    .Q(ff_x4[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_6_s0 (
    .Q(ff_x4[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_5_s0 (
    .Q(ff_x4[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_4_s0 (
    .Q(ff_x4[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_3_s0 (
    .Q(ff_x4[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_2_s0 (
    .Q(ff_x4[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_1_s0 (
    .Q(ff_x4[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_0_s0 (
    .Q(ff_x4[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_7_s0 (
    .Q(ff_x5[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_6_s0 (
    .Q(ff_x5[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_5_s0 (
    .Q(ff_x5[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_4_s0 (
    .Q(ff_x5[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_3_s0 (
    .Q(ff_x5[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_2_s0 (
    .Q(ff_x5[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_1_s0 (
    .Q(ff_x5[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_0_s0 (
    .Q(ff_x5[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_7_s0 (
    .Q(ff_x6[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n733_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_6_s0 (
    .Q(ff_x6[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n733_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_5_s0 (
    .Q(ff_x6[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n733_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_4_s0 (
    .Q(ff_x6[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n733_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_3_s0 (
    .Q(ff_x6[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n733_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_2_s0 (
    .Q(ff_x6[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n733_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_1_s0 (
    .Q(ff_x6[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n733_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_0_s0 (
    .Q(ff_x6[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n733_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_7_s0 (
    .Q(ff_x7[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n725_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_6_s0 (
    .Q(ff_x7[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n725_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_5_s0 (
    .Q(ff_x7[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n725_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_4_s0 (
    .Q(ff_x7[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n725_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_3_s0 (
    .Q(ff_x7[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n725_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_2_s0 (
    .Q(ff_x7[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n725_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_1_s0 (
    .Q(ff_x7[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n725_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_0_s0 (
    .Q(ff_x7[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n725_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_visible_planes_3_s0 (
    .Q(ff_visible_planes[3]),
    .D(w_selected_count[3]),
    .CLK(clk85m),
    .CE(n870_16),
    .CLEAR(n36_6) 
);
  DFFCE ff_visible_planes_2_s0 (
    .Q(ff_visible_planes[2]),
    .D(w_selected_count[2]),
    .CLK(clk85m),
    .CE(n870_16),
    .CLEAR(n36_6) 
);
  DFFCE ff_visible_planes_1_s0 (
    .Q(ff_visible_planes[1]),
    .D(w_selected_count[1]),
    .CLK(clk85m),
    .CE(n870_16),
    .CLEAR(n36_6) 
);
  DFFCE ff_visible_planes_0_s0 (
    .Q(ff_visible_planes[0]),
    .D(w_selected_count[0]),
    .CLK(clk85m),
    .CE(n870_16),
    .CLEAR(n36_6) 
);
  DFFC ff_color_en_s0 (
    .Q(ff_color_en),
    .D(n1024_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_3_s0 (
    .Q(ff_color[3]),
    .D(n1025_8),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_2_s0 (
    .Q(ff_color[2]),
    .D(n1026_8),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_1_s0 (
    .Q(ff_color[1]),
    .D(n1027_8),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_0_s0 (
    .Q(ff_color[0]),
    .D(n1028_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_8_s0 (
    .Q(w_sprite_collision_x[8]),
    .D(n1161_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_7_s0 (
    .Q(w_sprite_collision_x[7]),
    .D(n1162_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_6_s0 (
    .Q(w_sprite_collision_x[6]),
    .D(n1163_14),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_5_s0 (
    .Q(w_sprite_collision_x[5]),
    .D(n1164_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_4_s0 (
    .Q(w_sprite_collision_x[4]),
    .D(n1165_10),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_3_s0 (
    .Q(w_sprite_collision_x[3]),
    .D(n1166_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_2_s0 (
    .Q(w_sprite_collision_x[2]),
    .D(n1167_10),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_1_s0 (
    .Q(w_sprite_collision_x[1]),
    .D(n1168_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_0_s0 (
    .Q(w_sprite_collision_x[0]),
    .D(n1169_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_8_s0 (
    .Q(w_sprite_collision_y[8]),
    .D(n1171_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_7_s0 (
    .Q(w_sprite_collision_y[7]),
    .D(n1172_12),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_6_s0 (
    .Q(w_sprite_collision_y[6]),
    .D(n1173_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_5_s0 (
    .Q(w_sprite_collision_y[5]),
    .D(n1174_10),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_4_s0 (
    .Q(w_sprite_collision_y[4]),
    .D(n1175_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_3_s0 (
    .Q(w_sprite_collision_y[3]),
    .D(n1176_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_2_s0 (
    .Q(w_sprite_collision_y[2]),
    .D(n1177_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_1_s0 (
    .Q(w_sprite_collision_y[1]),
    .D(n1178_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_0_s0 (
    .Q(w_sprite_collision_y[0]),
    .D(n1179_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_4_s0 (
    .Q(ff_pixel_color_d0[4]),
    .D(ff_pixel_color_en),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_3_s0 (
    .Q(ff_pixel_color_d0[3]),
    .D(ff_pixel_color[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_2_s0 (
    .Q(ff_pixel_color_d0[2]),
    .D(ff_pixel_color[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_1_s0 (
    .Q(ff_pixel_color_d0[1]),
    .D(ff_pixel_color[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_0_s0 (
    .Q(ff_pixel_color_d0[0]),
    .D(ff_pixel_color[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_4_s0 (
    .Q(ff_pixel_color_d1[4]),
    .D(ff_pixel_color_d0[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_3_s0 (
    .Q(ff_pixel_color_d1[3]),
    .D(ff_pixel_color_d0[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_2_s0 (
    .Q(ff_pixel_color_d1[2]),
    .D(ff_pixel_color_d0[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_1_s0 (
    .Q(ff_pixel_color_d1[1]),
    .D(ff_pixel_color_d0[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_0_s0 (
    .Q(ff_pixel_color_d1[0]),
    .D(ff_pixel_color_d0[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_4_s0 (
    .Q(ff_pixel_color_d2[4]),
    .D(ff_pixel_color_d1[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_3_s0 (
    .Q(ff_pixel_color_d2[3]),
    .D(ff_pixel_color_d1[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_2_s0 (
    .Q(ff_pixel_color_d2[2]),
    .D(ff_pixel_color_d1[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_1_s0 (
    .Q(ff_pixel_color_d2[1]),
    .D(ff_pixel_color_d1[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_0_s0 (
    .Q(ff_pixel_color_d2[0]),
    .D(ff_pixel_color_d1[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_4_s0 (
    .Q(ff_pixel_color_d3[4]),
    .D(ff_pixel_color_d2[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_3_s0 (
    .Q(ff_pixel_color_d3[3]),
    .D(ff_pixel_color_d2[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_2_s0 (
    .Q(ff_pixel_color_d3[2]),
    .D(ff_pixel_color_d2[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_1_s0 (
    .Q(ff_pixel_color_d3[1]),
    .D(ff_pixel_color_d2[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_0_s0 (
    .Q(ff_pixel_color_d3[0]),
    .D(ff_pixel_color_d2[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_4_s0 (
    .Q(ff_pixel_color_d4[4]),
    .D(ff_pixel_color_d3[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_3_s0 (
    .Q(ff_pixel_color_d4[3]),
    .D(ff_pixel_color_d3[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_2_s0 (
    .Q(ff_pixel_color_d4[2]),
    .D(ff_pixel_color_d3[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_1_s0 (
    .Q(ff_pixel_color_d4[1]),
    .D(ff_pixel_color_d3[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_0_s0 (
    .Q(ff_pixel_color_d4[0]),
    .D(ff_pixel_color_d3[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_4_s0 (
    .Q(w_sprite_display_color_en),
    .D(ff_pixel_color_d4[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_3_s0 (
    .Q(w_sprite_display_color[3]),
    .D(ff_pixel_color_d4[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_2_s0 (
    .Q(w_sprite_display_color[2]),
    .D(ff_pixel_color_d4[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_1_s0 (
    .Q(w_sprite_display_color[1]),
    .D(ff_pixel_color_d4[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_0_s0 (
    .Q(w_sprite_display_color[0]),
    .D(ff_pixel_color_d4[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_15_s0 (
    .Q(ff_pattern0[15]),
    .D(w_pattern[0]),
    .CLK(clk85m),
    .CE(n319_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pre_pixel_color_3_s1 (
    .Q(ff_pre_pixel_color[3]),
    .D(n1061_7),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_14),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_3_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_2_s1 (
    .Q(ff_pre_pixel_color[2]),
    .D(n1062_7),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_14),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_2_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_1_s1 (
    .Q(ff_pre_pixel_color[1]),
    .D(n1063_7),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_14),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_1_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_0_s1 (
    .Q(ff_pre_pixel_color[0]),
    .D(n1064_7),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_14),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_0_s1.INIT=1'b0;
  DFFCE ff_sprite_collision_s1 (
    .Q(w_sprite_collision),
    .D(n1199_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_13),
    .CLEAR(n36_6) 
);
defparam ff_sprite_collision_s1.INIT=1'b0;
  DFFCE ff_current_plane_3_s1 (
    .Q(ff_current_plane[3]),
    .D(n912_10),
    .CLK(clk85m),
    .CE(ff_current_plane_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_2_s1 (
    .Q(ff_current_plane[2]),
    .D(n913_12),
    .CLK(clk85m),
    .CE(ff_current_plane_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_1_s1 (
    .Q(ff_current_plane[1]),
    .D(n914_9),
    .CLK(clk85m),
    .CE(ff_current_plane_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_0_s1 (
    .Q(ff_current_plane[0]),
    .D(n915_9),
    .CLK(clk85m),
    .CE(ff_current_plane_3_8),
    .CLEAR(n36_6) 
);
  DFFC ff_active_s5 (
    .Q(ff_active_33),
    .D(n902_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_active_s5.INIT=1'b0;
  DFFC ff_pre_pixel_color_en_s5 (
    .Q(ff_pre_pixel_color_en),
    .D(n1060_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_en_s5.INIT=1'b0;
  DFFC ff_last_cc_base_pixel_s4 (
    .Q(ff_last_cc_base_pixel),
    .D(n1249_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_last_cc_base_pixel_s4.INIT=1'b0;
  DFFC ff_pixel_color_en_s4 (
    .Q(ff_pixel_color_en),
    .D(n1272_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_en_s4.INIT=1'b0;
  DFFC ff_pixel_color_3_s3 (
    .Q(ff_pixel_color[3]),
    .D(n1273_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_3_s3.INIT=1'b0;
  DFFC ff_pixel_color_2_s3 (
    .Q(ff_pixel_color[2]),
    .D(n1274_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_2_s3.INIT=1'b0;
  DFFC ff_pixel_color_1_s3 (
    .Q(ff_pixel_color[1]),
    .D(n1275_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_1_s3.INIT=1'b0;
  DFFC ff_pixel_color_0_s3 (
    .Q(ff_pixel_color[0]),
    .D(n1276_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_0_s3.INIT=1'b0;
  ALU w_offset_x_0_s (
    .SUM(w_offset_x[0]),
    .COUT(w_offset_x_0_3),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_x[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_offset_x_0_s.ALU_MODE=1;
  ALU w_offset_x_1_s (
    .SUM(w_offset_x[1]),
    .COUT(w_offset_x_1_3),
    .I0(w_screen_pos_x_Z[5]),
    .I1(w_x[1]),
    .I3(GND),
    .CIN(w_offset_x_0_3) 
);
defparam w_offset_x_1_s.ALU_MODE=1;
  ALU w_offset_x_2_s (
    .SUM(w_offset_x[2]),
    .COUT(w_offset_x_2_3),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_x[2]),
    .I3(GND),
    .CIN(w_offset_x_1_3) 
);
defparam w_offset_x_2_s.ALU_MODE=1;
  ALU w_offset_x_3_s (
    .SUM(w_offset_x[3]),
    .COUT(w_offset_x_3_3),
    .I0(w_screen_pos_x_Z[7]),
    .I1(w_x[3]),
    .I3(GND),
    .CIN(w_offset_x_2_3) 
);
defparam w_offset_x_3_s.ALU_MODE=1;
  ALU w_offset_x_4_s (
    .SUM(w_offset_x[4]),
    .COUT(w_offset_x_4_3),
    .I0(w_screen_pos_x_Z[8]),
    .I1(w_x[4]),
    .I3(GND),
    .CIN(w_offset_x_3_3) 
);
defparam w_offset_x_4_s.ALU_MODE=1;
  ALU w_offset_x_5_s (
    .SUM(w_offset_x[5]),
    .COUT(w_offset_x_5_3),
    .I0(w_screen_pos_x_Z[9]),
    .I1(w_x[5]),
    .I3(GND),
    .CIN(w_offset_x_4_3) 
);
defparam w_offset_x_5_s.ALU_MODE=1;
  ALU w_offset_x_6_s (
    .SUM(w_offset_x[6]),
    .COUT(w_offset_x_6_3),
    .I0(w_screen_pos_x_Z[10]),
    .I1(w_x[6]),
    .I3(GND),
    .CIN(w_offset_x_5_3) 
);
defparam w_offset_x_6_s.ALU_MODE=1;
  ALU w_offset_x_7_s (
    .SUM(w_offset_x[7]),
    .COUT(w_offset_x_7_3),
    .I0(w_screen_pos_x_Z[11]),
    .I1(w_x[7]),
    .I3(GND),
    .CIN(w_offset_x_6_3) 
);
defparam w_offset_x_7_s.ALU_MODE=1;
  ALU w_offset_x_8_s (
    .SUM(w_offset_x[8]),
    .COUT(n975_9),
    .I0(w_screen_pos_x_Z[12]),
    .I1(GND),
    .I3(GND),
    .CIN(w_offset_x_7_3) 
);
defparam w_offset_x_8_s.ALU_MODE=1;
  ALU n929_s0 (
    .SUM(n929_1_SUM),
    .COUT(n929_3),
    .I0(ff_current_plane[0]),
    .I1(ff_visible_planes[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n929_s0.ALU_MODE=3;
  ALU n930_s0 (
    .SUM(n930_1_SUM),
    .COUT(n930_3),
    .I0(ff_current_plane[1]),
    .I1(ff_visible_planes[1]),
    .I3(GND),
    .CIN(n929_3) 
);
defparam n930_s0.ALU_MODE=3;
  ALU n931_s0 (
    .SUM(n931_1_SUM),
    .COUT(n931_3),
    .I0(ff_current_plane[2]),
    .I1(ff_visible_planes[2]),
    .I3(GND),
    .CIN(n930_3) 
);
defparam n931_s0.ALU_MODE=3;
  ALU n932_s0 (
    .SUM(n932_1_SUM),
    .COUT(n933_2),
    .I0(ff_current_plane[3]),
    .I1(ff_visible_planes[3]),
    .I3(GND),
    .CIN(n931_3) 
);
defparam n932_s0.ALU_MODE=3;
  MUX2_LUT5 w_color_6_s14 (
    .O(w_color_6_15),
    .I0(w_color_6_10),
    .I1(w_color_6_11),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_6_s15 (
    .O(w_color_6_17),
    .I0(w_color_6_12),
    .I1(w_color_6_13),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_3_s14 (
    .O(w_color_3_15),
    .I0(w_color_3_10),
    .I1(w_color_3_11),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_3_s15 (
    .O(w_color_3_17),
    .I0(w_color_3_12),
    .I1(w_color_3_13),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_2_s14 (
    .O(w_color_2_15),
    .I0(w_color_2_10),
    .I1(w_color_2_11),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_2_s15 (
    .O(w_color_2_17),
    .I0(w_color_2_12),
    .I1(w_color_2_13),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_1_s14 (
    .O(w_color_1_15),
    .I0(w_color_1_10),
    .I1(w_color_1_11),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_1_s15 (
    .O(w_color_1_17),
    .I0(w_color_1_12),
    .I1(w_color_1_13),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_0_s14 (
    .O(w_color_0_15),
    .I0(w_color_0_10),
    .I1(w_color_0_11),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_0_s15 (
    .O(w_color_0_17),
    .I0(w_color_0_12),
    .I1(w_color_0_13),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_7_s30 (
    .O(w_color_7_35),
    .I0(w_color_7_30),
    .I1(w_color_7_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_7_s31 (
    .O(w_color_7_37),
    .I0(w_color_7_32),
    .I1(w_color_7_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_5_s30 (
    .O(w_color_5_35),
    .I0(w_color_5_30),
    .I1(w_color_5_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_5_s31 (
    .O(w_color_5_37),
    .I0(w_color_5_32),
    .I1(w_color_5_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_7_s30 (
    .O(w_x_7_35),
    .I0(w_x_7_30),
    .I1(w_x_7_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_7_s31 (
    .O(w_x_7_37),
    .I0(w_x_7_32),
    .I1(w_x_7_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_6_s30 (
    .O(w_x_6_35),
    .I0(w_x_6_30),
    .I1(w_x_6_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_6_s31 (
    .O(w_x_6_37),
    .I0(w_x_6_32),
    .I1(w_x_6_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_5_s30 (
    .O(w_x_5_35),
    .I0(w_x_5_30),
    .I1(w_x_5_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_5_s31 (
    .O(w_x_5_37),
    .I0(w_x_5_32),
    .I1(w_x_5_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_4_s30 (
    .O(w_x_4_35),
    .I0(w_x_4_30),
    .I1(w_x_4_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_4_s31 (
    .O(w_x_4_37),
    .I0(w_x_4_32),
    .I1(w_x_4_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_3_s30 (
    .O(w_x_3_35),
    .I0(w_x_3_30),
    .I1(w_x_3_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_3_s31 (
    .O(w_x_3_37),
    .I0(w_x_3_32),
    .I1(w_x_3_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_2_s30 (
    .O(w_x_2_35),
    .I0(w_x_2_30),
    .I1(w_x_2_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_2_s31 (
    .O(w_x_2_37),
    .I0(w_x_2_32),
    .I1(w_x_2_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_1_s30 (
    .O(w_x_1_35),
    .I0(w_x_1_30),
    .I1(w_x_1_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_1_s31 (
    .O(w_x_1_37),
    .I0(w_x_1_32),
    .I1(w_x_1_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_0_s30 (
    .O(w_x_0_35),
    .I0(w_x_0_30),
    .I1(w_x_0_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_0_s31 (
    .O(w_x_0_37),
    .I0(w_x_0_32),
    .I1(w_x_0_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s411 (
    .O(w_pattern_0_331),
    .I0(w_pattern_0_266),
    .I1(w_pattern_0_267),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s412 (
    .O(w_pattern_0_333),
    .I0(w_pattern_0_268),
    .I1(w_pattern_0_269),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s413 (
    .O(w_pattern_0_335),
    .I0(w_pattern_0_270),
    .I1(w_pattern_0_271),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s414 (
    .O(w_pattern_0_337),
    .I0(w_pattern_0_272),
    .I1(w_pattern_0_273),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s415 (
    .O(w_pattern_0_339),
    .I0(w_pattern_0_274),
    .I1(w_pattern_0_275),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s416 (
    .O(w_pattern_0_341),
    .I0(w_pattern_0_276),
    .I1(w_pattern_0_277),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s417 (
    .O(w_pattern_0_343),
    .I0(w_pattern_0_278),
    .I1(w_pattern_0_279),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s418 (
    .O(w_pattern_0_345),
    .I0(w_pattern_0_280),
    .I1(w_pattern_0_281),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s419 (
    .O(w_pattern_0_347),
    .I0(w_pattern_0_282),
    .I1(w_pattern_0_283),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s420 (
    .O(w_pattern_0_349),
    .I0(w_pattern_0_284),
    .I1(w_pattern_0_285),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s421 (
    .O(w_pattern_0_351),
    .I0(w_pattern_0_286),
    .I1(w_pattern_0_287),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s422 (
    .O(w_pattern_0_353),
    .I0(w_pattern_0_288),
    .I1(w_pattern_0_289),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s423 (
    .O(w_pattern_0_355),
    .I0(w_pattern_0_290),
    .I1(w_pattern_0_291),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s424 (
    .O(w_pattern_0_357),
    .I0(w_pattern_0_292),
    .I1(w_pattern_0_293),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s425 (
    .O(w_pattern_0_359),
    .I0(w_pattern_0_294),
    .I1(w_pattern_0_295),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s426 (
    .O(w_pattern_0_361),
    .I0(w_pattern_0_296),
    .I1(w_pattern_0_297),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s427 (
    .O(w_pattern_0_363),
    .I0(w_pattern_0_298),
    .I1(w_pattern_0_299),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s428 (
    .O(w_pattern_0_365),
    .I0(w_pattern_0_300),
    .I1(w_pattern_0_301),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s429 (
    .O(w_pattern_0_367),
    .I0(w_pattern_0_302),
    .I1(w_pattern_0_303),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s430 (
    .O(w_pattern_0_369),
    .I0(w_pattern_0_304),
    .I1(w_pattern_0_305),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s431 (
    .O(w_pattern_0_371),
    .I0(w_pattern_0_306),
    .I1(w_pattern_0_307),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s432 (
    .O(w_pattern_0_373),
    .I0(w_pattern_0_308),
    .I1(w_pattern_0_309),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s433 (
    .O(w_pattern_0_375),
    .I0(w_pattern_0_310),
    .I1(w_pattern_0_311),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s434 (
    .O(w_pattern_0_377),
    .I0(w_pattern_0_312),
    .I1(w_pattern_0_313),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s435 (
    .O(w_pattern_0_379),
    .I0(w_pattern_0_314),
    .I1(w_pattern_0_315),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s436 (
    .O(w_pattern_0_381),
    .I0(w_pattern_0_316),
    .I1(w_pattern_0_317),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s437 (
    .O(w_pattern_0_383),
    .I0(w_pattern_0_318),
    .I1(w_pattern_0_319),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s438 (
    .O(w_pattern_0_385),
    .I0(w_pattern_0_320),
    .I1(w_pattern_0_321),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s439 (
    .O(w_pattern_0_387),
    .I0(w_pattern_0_322),
    .I1(w_pattern_0_323),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s440 (
    .O(w_pattern_0_389),
    .I0(w_pattern_0_324),
    .I1(w_pattern_0_325),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s441 (
    .O(w_pattern_0_391),
    .I0(w_pattern_0_326),
    .I1(w_pattern_0_327),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s442 (
    .O(w_pattern_0_393),
    .I0(w_pattern_0_328),
    .I1(w_pattern_0_329),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT6 w_color_6_s13 (
    .O(w_color_4[6]),
    .I0(w_color_6_15),
    .I1(w_color_6_17),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_3_s13 (
    .O(w_color_4[3]),
    .I0(w_color_3_15),
    .I1(w_color_3_17),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_2_s13 (
    .O(w_color_4[2]),
    .I0(w_color_2_15),
    .I1(w_color_2_17),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_1_s13 (
    .O(w_color_4[1]),
    .I0(w_color_1_15),
    .I1(w_color_1_17),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_0_s13 (
    .O(w_color_4[0]),
    .I0(w_color_0_15),
    .I1(w_color_0_17),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_7_s29 (
    .O(w_color_4[7]),
    .I0(w_color_7_35),
    .I1(w_color_7_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_5_s29 (
    .O(w_color_4[5]),
    .I0(w_color_5_35),
    .I1(w_color_5_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_7_s29 (
    .O(w_x[7]),
    .I0(w_x_7_35),
    .I1(w_x_7_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_6_s29 (
    .O(w_x[6]),
    .I0(w_x_6_35),
    .I1(w_x_6_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_5_s29 (
    .O(w_x[5]),
    .I0(w_x_5_35),
    .I1(w_x_5_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_4_s29 (
    .O(w_x[4]),
    .I0(w_x_4_35),
    .I1(w_x_4_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_3_s29 (
    .O(w_x[3]),
    .I0(w_x_3_35),
    .I1(w_x_3_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_2_s29 (
    .O(w_x[2]),
    .I0(w_x_2_35),
    .I1(w_x_2_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_1_s29 (
    .O(w_x[1]),
    .I0(w_x_1_35),
    .I1(w_x_1_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_0_s29 (
    .O(w_x[0]),
    .I0(w_x_0_35),
    .I1(w_x_0_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s395 (
    .O(w_pattern_0_395),
    .I0(w_pattern_0_331),
    .I1(w_pattern_0_333),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s396 (
    .O(w_pattern_0_397),
    .I0(w_pattern_0_335),
    .I1(w_pattern_0_337),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s397 (
    .O(w_pattern_0_399),
    .I0(w_pattern_0_339),
    .I1(w_pattern_0_341),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s398 (
    .O(w_pattern_0_401),
    .I0(w_pattern_0_343),
    .I1(w_pattern_0_345),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s399 (
    .O(w_pattern_0_403),
    .I0(w_pattern_0_347),
    .I1(w_pattern_0_349),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s400 (
    .O(w_pattern_0_405),
    .I0(w_pattern_0_351),
    .I1(w_pattern_0_353),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s401 (
    .O(w_pattern_0_407),
    .I0(w_pattern_0_355),
    .I1(w_pattern_0_357),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s402 (
    .O(w_pattern_0_409),
    .I0(w_pattern_0_359),
    .I1(w_pattern_0_361),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s403 (
    .O(w_pattern_0_411),
    .I0(w_pattern_0_363),
    .I1(w_pattern_0_365),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s404 (
    .O(w_pattern_0_413),
    .I0(w_pattern_0_367),
    .I1(w_pattern_0_369),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s405 (
    .O(w_pattern_0_415),
    .I0(w_pattern_0_371),
    .I1(w_pattern_0_373),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s406 (
    .O(w_pattern_0_417),
    .I0(w_pattern_0_375),
    .I1(w_pattern_0_377),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s407 (
    .O(w_pattern_0_419),
    .I0(w_pattern_0_379),
    .I1(w_pattern_0_381),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s408 (
    .O(w_pattern_0_421),
    .I0(w_pattern_0_383),
    .I1(w_pattern_0_385),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s409 (
    .O(w_pattern_0_423),
    .I0(w_pattern_0_387),
    .I1(w_pattern_0_389),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s410 (
    .O(w_pattern_0_425),
    .I0(w_pattern_0_391),
    .I1(w_pattern_0_393),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT7 w_pattern_0_s387 (
    .O(w_pattern_0_427),
    .I0(w_pattern_0_395),
    .I1(w_pattern_0_397),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s388 (
    .O(w_pattern_0_429),
    .I0(w_pattern_0_399),
    .I1(w_pattern_0_401),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s389 (
    .O(w_pattern_0_431),
    .I0(w_pattern_0_403),
    .I1(w_pattern_0_405),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s390 (
    .O(w_pattern_0_433),
    .I0(w_pattern_0_407),
    .I1(w_pattern_0_409),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s391 (
    .O(w_pattern_0_435),
    .I0(w_pattern_0_411),
    .I1(w_pattern_0_413),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s392 (
    .O(w_pattern_0_437),
    .I0(w_pattern_0_415),
    .I1(w_pattern_0_417),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s393 (
    .O(w_pattern_0_439),
    .I0(w_pattern_0_419),
    .I1(w_pattern_0_421),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s394 (
    .O(w_pattern_0_441),
    .I0(w_pattern_0_423),
    .I1(w_pattern_0_425),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT8 w_pattern_0_s383 (
    .O(w_pattern_0_443),
    .I0(w_pattern_0_427),
    .I1(w_pattern_0_429),
    .S0(w_bit_sel[1]) 
);
  MUX2_LUT8 w_pattern_0_s384 (
    .O(w_pattern_0_445),
    .I0(w_pattern_0_431),
    .I1(w_pattern_0_433),
    .S0(w_bit_sel[1]) 
);
  MUX2_LUT8 w_pattern_0_s385 (
    .O(w_pattern_0_447),
    .I0(w_pattern_0_435),
    .I1(w_pattern_0_437),
    .S0(w_bit_sel[1]) 
);
  MUX2_LUT8 w_pattern_0_s386 (
    .O(w_pattern_0_449),
    .I0(w_pattern_0_439),
    .I1(w_pattern_0_441),
    .S0(w_bit_sel[1]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_sprite_makeup_pixel */
module vdp_timing_control_sprite (
  clk85m,
  n36_6,
  w_screen_v_active,
  reg_display_on,
  n156_4,
  reg_sprite_magify,
  reg_sprite_16x16,
  reg_sprite_disable,
  n1778_6,
  n854_34,
  ff_state_1_7,
  ff_reset_n2_1,
  n1778_4,
  n1130_44,
  n1232_20,
  reg_color0_opaque,
  n1135_35,
  n373_6,
  reg_screen_mode,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_pixel_pos_y_Z,
  w_screen_pos_x_Z,
  w_sprite_vram_rdata8,
  reg_sprite_attribute_table_base_7,
  reg_sprite_attribute_table_base_8,
  reg_sprite_attribute_table_base_10,
  reg_sprite_attribute_table_base_11,
  reg_sprite_attribute_table_base_12,
  reg_sprite_attribute_table_base_13,
  reg_sprite_attribute_table_base_14,
  reg_sprite_attribute_table_base_15,
  reg_sprite_attribute_table_base_16,
  reg_sprite_pattern_generator_table_base,
  ff_status_register_pointer,
  w_sprite_mode2,
  w_sprite_mode2_4,
  ff_vram_valid,
  n481_5,
  n358_8,
  w_ic_vram_valid,
  n1267_5,
  n1333_21,
  w_sprite_display_color_en,
  w_sprite_collision,
  n1199_9,
  w_selected_plane_num,
  ff_vram_address,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_sprite_display_color
)
;
input clk85m;
input n36_6;
input w_screen_v_active;
input reg_display_on;
input n156_4;
input reg_sprite_magify;
input reg_sprite_16x16;
input reg_sprite_disable;
input n1778_6;
input n854_34;
input ff_state_1_7;
input ff_reset_n2_1;
input n1778_4;
input n1130_44;
input n1232_20;
input reg_color0_opaque;
input n1135_35;
input n373_6;
input [4:0] reg_screen_mode;
input w_sprite_vram_rdata_0;
input w_sprite_vram_rdata_1;
input w_sprite_vram_rdata_2;
input w_sprite_vram_rdata_3;
input w_sprite_vram_rdata_4;
input w_sprite_vram_rdata_5;
input w_sprite_vram_rdata_6;
input w_sprite_vram_rdata_7;
input w_sprite_vram_rdata_8;
input w_sprite_vram_rdata_9;
input w_sprite_vram_rdata_10;
input w_sprite_vram_rdata_11;
input w_sprite_vram_rdata_12;
input w_sprite_vram_rdata_13;
input w_sprite_vram_rdata_14;
input w_sprite_vram_rdata_15;
input w_sprite_vram_rdata_16;
input w_sprite_vram_rdata_17;
input w_sprite_vram_rdata_18;
input w_sprite_vram_rdata_19;
input w_sprite_vram_rdata_20;
input w_sprite_vram_rdata_21;
input w_sprite_vram_rdata_22;
input w_sprite_vram_rdata_23;
input w_sprite_vram_rdata_24;
input w_sprite_vram_rdata_25;
input w_sprite_vram_rdata_26;
input w_sprite_vram_rdata_27;
input w_sprite_vram_rdata_31;
input [7:0] w_pixel_pos_y_Z;
input [13:0] w_screen_pos_x_Z;
input [7:0] w_sprite_vram_rdata8;
input reg_sprite_attribute_table_base_7;
input reg_sprite_attribute_table_base_8;
input reg_sprite_attribute_table_base_10;
input reg_sprite_attribute_table_base_11;
input reg_sprite_attribute_table_base_12;
input reg_sprite_attribute_table_base_13;
input reg_sprite_attribute_table_base_14;
input reg_sprite_attribute_table_base_15;
input reg_sprite_attribute_table_base_16;
input [17:11] reg_sprite_pattern_generator_table_base;
input [3:2] ff_status_register_pointer;
output w_sprite_mode2;
output w_sprite_mode2_4;
output ff_vram_valid;
output n481_5;
output n358_8;
output w_ic_vram_valid;
output n1267_5;
output n1333_21;
output w_sprite_display_color_en;
output w_sprite_collision;
output n1199_9;
output [4:0] w_selected_plane_num;
output [17:0] ff_vram_address;
output [8:0] w_sprite_collision_x;
output [8:0] w_sprite_collision_y;
output [3:0] w_sprite_display_color;
wire w_selected_en;
wire ff_selected_en_9;
wire ff_active;
wire n870_16;
wire n1333_18;
wire n1267_4;
wire n215_8;
wire [7:0] w_selected_x;
wire [7:0] w_selected_pattern;
wire [7:0] w_selected_color;
wire [3:0] w_selected_count;
wire [3:0] w_selected_y;
wire [7:0] w_plane_x;
wire [1:0] ff_state;
wire [2:0] w_makeup_plane;
wire [7:0] w_color;
wire [7:0] w_pattern;
wire VCC;
wire GND;
  LUT4 w_sprite_mode2_s0 (
    .F(w_sprite_mode2),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(w_sprite_mode2_4) 
);
defparam w_sprite_mode2_s0.INIT=16'hBC00;
  LUT2 w_sprite_mode2_s1 (
    .F(w_sprite_mode2_4),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]) 
);
defparam w_sprite_mode2_s1.INIT=4'h1;
  vdp_sprite_select_visible_planes u_select_visible_planes (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_screen_v_active(w_screen_v_active),
    .reg_display_on(reg_display_on),
    .n156_4(n156_4),
    .reg_sprite_magify(reg_sprite_magify),
    .n1267_4(n1267_4),
    .reg_sprite_16x16(reg_sprite_16x16),
    .reg_sprite_disable(reg_sprite_disable),
    .n870_16(n870_16),
    .w_sprite_mode2(w_sprite_mode2),
    .n1778_6(n1778_6),
    .n854_34(n854_34),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata_0),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata_1),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata_2),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata_3),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata_4),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata_5),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata_6),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata_7),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata_8),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata_9),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata_10),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata_11),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata_12),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata_13),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata_14),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata_15),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata_16),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata_17),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata_18),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata_19),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata_20),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata_21),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata_22),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata_23),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata_24),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata_25),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata_26),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata_27),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata_31),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .w_screen_pos_x_Z_0(w_screen_pos_x_Z[0]),
    .w_screen_pos_x_Z_1(w_screen_pos_x_Z[1]),
    .w_screen_pos_x_Z_2(w_screen_pos_x_Z[2]),
    .w_screen_pos_x_Z_3(w_screen_pos_x_Z[3]),
    .w_screen_pos_x_Z_4(w_screen_pos_x_Z[4]),
    .w_screen_pos_x_Z_5(w_screen_pos_x_Z[5]),
    .w_screen_pos_x_Z_6(w_screen_pos_x_Z[6]),
    .w_screen_pos_x_Z_7(w_screen_pos_x_Z[7]),
    .w_screen_pos_x_Z_12(w_screen_pos_x_Z[12]),
    .w_screen_pos_x_Z_13(w_screen_pos_x_Z[13]),
    .reg_screen_mode_0(reg_screen_mode[0]),
    .reg_screen_mode_1(reg_screen_mode[1]),
    .reg_screen_mode_4(reg_screen_mode[4]),
    .ff_vram_valid(ff_vram_valid),
    .w_selected_en(w_selected_en),
    .n481_5(n481_5),
    .n358_8(n358_8),
    .ff_selected_en_9(ff_selected_en_9),
    .w_selected_plane_num(w_selected_plane_num[4:0]),
    .w_selected_x(w_selected_x[7:0]),
    .w_selected_pattern(w_selected_pattern[7:0]),
    .w_selected_color_0(w_selected_color[0]),
    .w_selected_color_1(w_selected_color[1]),
    .w_selected_color_2(w_selected_color[2]),
    .w_selected_color_3(w_selected_color[3]),
    .w_selected_color_7(w_selected_color[7]),
    .w_selected_count(w_selected_count[3:0]),
    .w_selected_y(w_selected_y[3:0])
);
  vdp_sprite_info_collect u_info_collect (
    .clk85m(clk85m),
    .w_sprite_mode2(w_sprite_mode2),
    .n36_6(n36_6),
    .ff_state_1_7(ff_state_1_7),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_selected_en(w_selected_en),
    .reg_display_on(reg_display_on),
    .n215_8(n215_8),
    .n1778_4(n1778_4),
    .w_screen_v_active(w_screen_v_active),
    .n1778_6(n1778_6),
    .reg_sprite_16x16(reg_sprite_16x16),
    .n156_4(n156_4),
    .w_selected_y(w_selected_y[3:0]),
    .w_selected_x(w_selected_x[7:0]),
    .w_selected_pattern(w_selected_pattern[7:0]),
    .w_selected_color_0(w_selected_color[0]),
    .w_selected_color_1(w_selected_color[1]),
    .w_selected_color_2(w_selected_color[2]),
    .w_selected_color_3(w_selected_color[3]),
    .w_selected_color_7(w_selected_color[7]),
    .w_selected_plane_num(w_selected_plane_num[4:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:7]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0]),
    .reg_sprite_attribute_table_base_7(reg_sprite_attribute_table_base_7),
    .reg_sprite_attribute_table_base_8(reg_sprite_attribute_table_base_8),
    .reg_sprite_attribute_table_base_10(reg_sprite_attribute_table_base_10),
    .reg_sprite_attribute_table_base_11(reg_sprite_attribute_table_base_11),
    .reg_sprite_attribute_table_base_12(reg_sprite_attribute_table_base_12),
    .reg_sprite_attribute_table_base_13(reg_sprite_attribute_table_base_13),
    .reg_sprite_attribute_table_base_14(reg_sprite_attribute_table_base_14),
    .reg_sprite_attribute_table_base_15(reg_sprite_attribute_table_base_15),
    .reg_sprite_attribute_table_base_16(reg_sprite_attribute_table_base_16),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[17:11]),
    .w_selected_count(w_selected_count[3:0]),
    .ff_active(ff_active),
    .w_ic_vram_valid(w_ic_vram_valid),
    .n870_16(n870_16),
    .n1333_18(n1333_18),
    .n1267_4(n1267_4),
    .n1267_5(n1267_5),
    .n1333_21(n1333_21),
    .w_plane_x(w_plane_x[7:0]),
    .ff_state(ff_state[1:0]),
    .w_makeup_plane(w_makeup_plane[2:0]),
    .ff_vram_address(ff_vram_address[17:0]),
    .w_color_0(w_color[0]),
    .w_color_1(w_color[1]),
    .w_color_2(w_color[2]),
    .w_color_3(w_color[3]),
    .w_color_5(w_color[5]),
    .w_color_6(w_color[6]),
    .w_color_7(w_color[7]),
    .w_pattern(w_pattern[7:0])
);
  vdp_sprite_makeup_pixel u_makeup_pixel (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .n870_16(n870_16),
    .ff_state_1_7(ff_state_1_7),
    .reg_sprite_magify(reg_sprite_magify),
    .ff_active(ff_active),
    .n481_5(n481_5),
    .n1333_18(n1333_18),
    .n1333_21(n1333_21),
    .n1130_44(n1130_44),
    .n1232_20(n1232_20),
    .w_sprite_mode2(w_sprite_mode2),
    .ff_selected_en_9(ff_selected_en_9),
    .reg_sprite_16x16(reg_sprite_16x16),
    .w_screen_v_active(w_screen_v_active),
    .reg_color0_opaque(reg_color0_opaque),
    .n1135_35(n1135_35),
    .reg_display_on(reg_display_on),
    .n373_6(n373_6),
    .w_pattern(w_pattern[7:0]),
    .w_color_0(w_color[0]),
    .w_color_1(w_color[1]),
    .w_color_2(w_color[2]),
    .w_color_3(w_color[3]),
    .w_color_5(w_color[5]),
    .w_color_6(w_color[6]),
    .w_color_7(w_color[7]),
    .w_plane_x(w_plane_x[7:0]),
    .w_selected_count(w_selected_count[3:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:2]),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .ff_state(ff_state[1:0]),
    .ff_status_register_pointer(ff_status_register_pointer[3:2]),
    .w_makeup_plane(w_makeup_plane[2:0]),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .w_sprite_collision(w_sprite_collision),
    .n1199_9(n1199_9),
    .n215_8(n215_8),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_sprite_display_color(w_sprite_display_color[3:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control_sprite */
module vdp_timing_control (
  clk85m,
  n36_6,
  reg_212lines_mode,
  reg_50hz_mode,
  reg_interlace_mode,
  n156_4,
  reg_display_on,
  reg_left_mask,
  ff_vram_address_17_7,
  reg_scroll_planes,
  reg_interleaving_mode,
  reg_sprite_magify,
  reg_sprite_16x16,
  reg_sprite_disable,
  ff_reset_n2_1,
  n1130_44,
  n1232_20,
  reg_color0_opaque,
  n1135_35,
  n373_6,
  reg_horizontal_offset_l,
  reg_horizontal_offset_h,
  reg_display_adjust,
  reg_vertical_offset,
  reg_blink_period,
  w_screen_mode_vram_rdata,
  reg_screen_mode,
  reg_backdrop_color,
  reg_pattern_generator_table_base,
  reg_text_back_color,
  reg_color_table_base,
  reg_pattern_name_table_base,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_sprite_vram_rdata8,
  reg_sprite_attribute_table_base_7,
  reg_sprite_attribute_table_base_8,
  reg_sprite_attribute_table_base_10,
  reg_sprite_attribute_table_base_11,
  reg_sprite_attribute_table_base_12,
  reg_sprite_attribute_table_base_13,
  reg_sprite_attribute_table_base_14,
  reg_sprite_attribute_table_base_15,
  reg_sprite_attribute_table_base_16,
  reg_sprite_pattern_generator_table_base,
  ff_status_register_pointer,
  w_pre_vram_refresh,
  w_h_count_end,
  w_h_count_end_13,
  w_h_count_end_14,
  n138_4,
  n264_5,
  n54_8,
  n309_13,
  w_screen_mode_vram_valid,
  w_screen_mode_display_color_en,
  n566_31,
  n2043_5,
  n854_31,
  ff_next_vram1_3_9,
  n2043_8,
  n2043_10,
  w_sprite_mode2,
  w_sprite_mode2_4,
  ff_vram_valid,
  n358_8,
  w_ic_vram_valid,
  n1333_21,
  w_sprite_display_color_en,
  w_sprite_collision,
  n1199_9,
  w_h_count,
  ff_half_count_0,
  ff_half_count_1,
  ff_half_count_2,
  ff_half_count_3,
  ff_half_count_4,
  ff_half_count_5,
  ff_half_count_6,
  ff_half_count_7,
  ff_half_count_8,
  ff_half_count_9,
  ff_half_count_12,
  w_v_count,
  w_screen_pos_x_Z,
  w_screen_pos_y,
  w_screen_mode_vram_address,
  w_screen_mode_display_color,
  w_pixel_phase_x,
  w_selected_plane_num,
  ff_vram_address,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_sprite_display_color
)
;
input clk85m;
input n36_6;
input reg_212lines_mode;
input reg_50hz_mode;
input reg_interlace_mode;
input n156_4;
input reg_display_on;
input reg_left_mask;
input ff_vram_address_17_7;
input reg_scroll_planes;
input reg_interleaving_mode;
input reg_sprite_magify;
input reg_sprite_16x16;
input reg_sprite_disable;
input ff_reset_n2_1;
input n1130_44;
input n1232_20;
input reg_color0_opaque;
input n1135_35;
input n373_6;
input [2:0] reg_horizontal_offset_l;
input [8:3] reg_horizontal_offset_h;
input [7:4] reg_display_adjust;
input [7:0] reg_vertical_offset;
input [7:0] reg_blink_period;
input [31:0] w_screen_mode_vram_rdata;
input [4:0] reg_screen_mode;
input [7:0] reg_backdrop_color;
input [17:11] reg_pattern_generator_table_base;
input [7:0] reg_text_back_color;
input [17:6] reg_color_table_base;
input [17:10] reg_pattern_name_table_base;
input w_sprite_vram_rdata_0;
input w_sprite_vram_rdata_1;
input w_sprite_vram_rdata_2;
input w_sprite_vram_rdata_3;
input w_sprite_vram_rdata_4;
input w_sprite_vram_rdata_5;
input w_sprite_vram_rdata_6;
input w_sprite_vram_rdata_7;
input w_sprite_vram_rdata_8;
input w_sprite_vram_rdata_9;
input w_sprite_vram_rdata_10;
input w_sprite_vram_rdata_11;
input w_sprite_vram_rdata_12;
input w_sprite_vram_rdata_13;
input w_sprite_vram_rdata_14;
input w_sprite_vram_rdata_15;
input w_sprite_vram_rdata_16;
input w_sprite_vram_rdata_17;
input w_sprite_vram_rdata_18;
input w_sprite_vram_rdata_19;
input w_sprite_vram_rdata_20;
input w_sprite_vram_rdata_21;
input w_sprite_vram_rdata_22;
input w_sprite_vram_rdata_23;
input w_sprite_vram_rdata_24;
input w_sprite_vram_rdata_25;
input w_sprite_vram_rdata_26;
input w_sprite_vram_rdata_27;
input w_sprite_vram_rdata_31;
input [7:0] w_sprite_vram_rdata8;
input reg_sprite_attribute_table_base_7;
input reg_sprite_attribute_table_base_8;
input reg_sprite_attribute_table_base_10;
input reg_sprite_attribute_table_base_11;
input reg_sprite_attribute_table_base_12;
input reg_sprite_attribute_table_base_13;
input reg_sprite_attribute_table_base_14;
input reg_sprite_attribute_table_base_15;
input reg_sprite_attribute_table_base_16;
input [17:11] reg_sprite_pattern_generator_table_base;
input [3:2] ff_status_register_pointer;
output w_pre_vram_refresh;
output w_h_count_end;
output w_h_count_end_13;
output w_h_count_end_14;
output n138_4;
output n264_5;
output n54_8;
output n309_13;
output w_screen_mode_vram_valid;
output w_screen_mode_display_color_en;
output n566_31;
output n2043_5;
output n854_31;
output ff_next_vram1_3_9;
output n2043_8;
output n2043_10;
output w_sprite_mode2;
output w_sprite_mode2_4;
output ff_vram_valid;
output n358_8;
output w_ic_vram_valid;
output n1333_21;
output w_sprite_display_color_en;
output w_sprite_collision;
output n1199_9;
output [11:0] w_h_count;
output ff_half_count_0;
output ff_half_count_1;
output ff_half_count_2;
output ff_half_count_3;
output ff_half_count_4;
output ff_half_count_5;
output ff_half_count_6;
output ff_half_count_7;
output ff_half_count_8;
output ff_half_count_9;
output ff_half_count_12;
output [9:0] w_v_count;
output [13:0] w_screen_pos_x_Z;
output [9:0] w_screen_pos_y;
output [17:0] w_screen_mode_vram_address;
output [7:0] w_screen_mode_display_color;
output [1:0] w_pixel_phase_x;
output [4:0] w_selected_plane_num;
output [17:0] ff_vram_address;
output [8:0] w_sprite_collision_x;
output [8:0] w_sprite_collision_y;
output [3:0] w_sprite_display_color;
wire w_screen_v_active;
wire ff_interleaving_page;
wire ff_state_1_7;
wire n1778_4;
wire n1778_6;
wire n854_34;
wire n481_5;
wire n1267_5;
wire [2:0] w_horizontal_offset_l;
wire [7:3] w_screen_pos_y_Z;
wire [8:3] w_pixel_pos_x_Z;
wire [7:0] w_pixel_pos_y_Z;
wire [0:0] ff_blink_base;
wire VCC;
wire GND;
  vdp_timing_control_ssg u_ssg (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_212lines_mode(reg_212lines_mode),
    .reg_50hz_mode(reg_50hz_mode),
    .reg_interlace_mode(reg_interlace_mode),
    .reg_horizontal_offset_l(reg_horizontal_offset_l[2:0]),
    .reg_horizontal_offset_h(reg_horizontal_offset_h[8:3]),
    .reg_display_adjust(reg_display_adjust[7:4]),
    .reg_vertical_offset(reg_vertical_offset[7:0]),
    .reg_blink_period(reg_blink_period[7:0]),
    .w_pre_vram_refresh(w_pre_vram_refresh),
    .w_screen_v_active(w_screen_v_active),
    .w_h_count_end(w_h_count_end),
    .w_h_count_end_13(w_h_count_end_13),
    .w_h_count_end_14(w_h_count_end_14),
    .n138_4(n138_4),
    .n264_5(n264_5),
    .n54_8(n54_8),
    .n309_13(n309_13),
    .ff_interleaving_page(ff_interleaving_page),
    .w_horizontal_offset_l(w_horizontal_offset_l[2:0]),
    .w_h_count(w_h_count[11:0]),
    .ff_half_count_0(ff_half_count_0),
    .ff_half_count_1(ff_half_count_1),
    .ff_half_count_2(ff_half_count_2),
    .ff_half_count_3(ff_half_count_3),
    .ff_half_count_4(ff_half_count_4),
    .ff_half_count_5(ff_half_count_5),
    .ff_half_count_6(ff_half_count_6),
    .ff_half_count_7(ff_half_count_7),
    .ff_half_count_8(ff_half_count_8),
    .ff_half_count_9(ff_half_count_9),
    .ff_half_count_12(ff_half_count_12),
    .w_v_count(w_v_count[9:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:0]),
    .w_screen_pos_y_Z(w_screen_pos_y_Z[7:3]),
    .w_pixel_pos_x_Z(w_pixel_pos_x_Z[8:3]),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .w_screen_pos_y(w_screen_pos_y[9:0]),
    .ff_blink_base(ff_blink_base[0])
);
  vdp_timing_control_screen_mode u_screen_mode (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .n156_4(n156_4),
    .reg_display_on(reg_display_on),
    .n358_8(n358_8),
    .n1267_5(n1267_5),
    .w_screen_v_active(w_screen_v_active),
    .reg_left_mask(reg_left_mask),
    .w_sprite_mode2_4(w_sprite_mode2_4),
    .n481_5(n481_5),
    .ff_vram_address_17_7(ff_vram_address_17_7),
    .n1333_21(n1333_21),
    .ff_interleaving_page(ff_interleaving_page),
    .reg_scroll_planes(reg_scroll_planes),
    .reg_interleaving_mode(reg_interleaving_mode),
    .w_screen_mode_vram_rdata(w_screen_mode_vram_rdata[31:0]),
    .w_screen_pos_y_Z(w_screen_pos_y_Z[7:3]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:0]),
    .w_horizontal_offset_l(w_horizontal_offset_l[2:0]),
    .w_pixel_pos_x_Z(w_pixel_pos_x_Z[8:3]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .reg_pattern_generator_table_base(reg_pattern_generator_table_base[17:11]),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .reg_text_back_color(reg_text_back_color[7:0]),
    .reg_color_table_base(reg_color_table_base[17:6]),
    .reg_pattern_name_table_base(reg_pattern_name_table_base[17:10]),
    .ff_blink_base(ff_blink_base[0]),
    .w_screen_mode_vram_valid(w_screen_mode_vram_valid),
    .w_screen_mode_display_color_en(w_screen_mode_display_color_en),
    .ff_state_1_7(ff_state_1_7),
    .n566_31(n566_31),
    .n2043_5(n2043_5),
    .n1778_4(n1778_4),
    .n854_31(n854_31),
    .ff_next_vram1_3_9(ff_next_vram1_3_9),
    .n1778_6(n1778_6),
    .n854_34(n854_34),
    .n2043_8(n2043_8),
    .n2043_10(n2043_10),
    .w_screen_mode_vram_address(w_screen_mode_vram_address[17:0]),
    .w_screen_mode_display_color(w_screen_mode_display_color[7:0]),
    .w_pixel_phase_x(w_pixel_phase_x[1:0])
);
  vdp_timing_control_sprite u_sprite (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_screen_v_active(w_screen_v_active),
    .reg_display_on(reg_display_on),
    .n156_4(n156_4),
    .reg_sprite_magify(reg_sprite_magify),
    .reg_sprite_16x16(reg_sprite_16x16),
    .reg_sprite_disable(reg_sprite_disable),
    .n1778_6(n1778_6),
    .n854_34(n854_34),
    .ff_state_1_7(ff_state_1_7),
    .ff_reset_n2_1(ff_reset_n2_1),
    .n1778_4(n1778_4),
    .n1130_44(n1130_44),
    .n1232_20(n1232_20),
    .reg_color0_opaque(reg_color0_opaque),
    .n1135_35(n1135_35),
    .n373_6(n373_6),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata_0),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata_1),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata_2),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata_3),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata_4),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata_5),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata_6),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata_7),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata_8),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata_9),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata_10),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata_11),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata_12),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata_13),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata_14),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata_15),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata_16),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata_17),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata_18),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata_19),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata_20),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata_21),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata_22),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata_23),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata_24),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata_25),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata_26),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata_27),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata_31),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:0]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0]),
    .reg_sprite_attribute_table_base_7(reg_sprite_attribute_table_base_7),
    .reg_sprite_attribute_table_base_8(reg_sprite_attribute_table_base_8),
    .reg_sprite_attribute_table_base_10(reg_sprite_attribute_table_base_10),
    .reg_sprite_attribute_table_base_11(reg_sprite_attribute_table_base_11),
    .reg_sprite_attribute_table_base_12(reg_sprite_attribute_table_base_12),
    .reg_sprite_attribute_table_base_13(reg_sprite_attribute_table_base_13),
    .reg_sprite_attribute_table_base_14(reg_sprite_attribute_table_base_14),
    .reg_sprite_attribute_table_base_15(reg_sprite_attribute_table_base_15),
    .reg_sprite_attribute_table_base_16(reg_sprite_attribute_table_base_16),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[17:11]),
    .ff_status_register_pointer(ff_status_register_pointer[3:2]),
    .w_sprite_mode2(w_sprite_mode2),
    .w_sprite_mode2_4(w_sprite_mode2_4),
    .ff_vram_valid(ff_vram_valid),
    .n481_5(n481_5),
    .n358_8(n358_8),
    .w_ic_vram_valid(w_ic_vram_valid),
    .n1267_5(n1267_5),
    .n1333_21(n1333_21),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .w_sprite_collision(w_sprite_collision),
    .n1199_9(n1199_9),
    .w_selected_plane_num(w_selected_plane_num[4:0]),
    .ff_vram_address(ff_vram_address[17:0]),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_sprite_display_color(w_sprite_display_color[3:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control */
module vdp_command_cache (
  clk85m,
  n36_6,
  ff_start,
  ff_cache_flush_start,
  ff_cache_vram_valid,
  ff_cache_vram_write,
  w_command_vram_rdata_en,
  n386_7,
  w_pulse1,
  ff_vram_valid_8,
  ff_cache_vram_address,
  w_command_vram_rdata,
  ff_cache_vram_wdata,
  w_screen_pos_x_Z,
  w_command_vram_write,
  w_command_vram_valid,
  w_cache_flush_end,
  n5388_7,
  w_cache_vram_rdata_en,
  w_command_vram_address,
  w_command_vram_wdata,
  w_command_vram_wdata_mask,
  w_cache_vram_rdata
)
;
input clk85m;
input n36_6;
input ff_start;
input ff_cache_flush_start;
input ff_cache_vram_valid;
input ff_cache_vram_write;
input w_command_vram_rdata_en;
input n386_7;
input w_pulse1;
input ff_vram_valid_8;
input [17:0] ff_cache_vram_address;
input [31:0] w_command_vram_rdata;
input [7:0] ff_cache_vram_wdata;
input [3:3] w_screen_pos_x_Z;
output w_command_vram_write;
output w_command_vram_valid;
output w_cache_flush_end;
output n5388_7;
output w_cache_vram_rdata_en;
output [17:2] w_command_vram_address;
output [31:0] w_command_vram_wdata;
output [3:0] w_command_vram_wdata_mask;
output [7:0] w_cache_vram_rdata;
wire n85_6;
wire n85_7;
wire n86_6;
wire n86_7;
wire n87_6;
wire n87_7;
wire n88_6;
wire n88_7;
wire n89_6;
wire n89_7;
wire n90_6;
wire n90_7;
wire n91_6;
wire n91_7;
wire n92_6;
wire n92_7;
wire n93_6;
wire n93_7;
wire n94_6;
wire n94_7;
wire n95_6;
wire n95_7;
wire n96_6;
wire n96_7;
wire n97_6;
wire n97_7;
wire n98_6;
wire n98_7;
wire n99_6;
wire n99_7;
wire n100_6;
wire n100_7;
wire n101_6;
wire n101_7;
wire n102_6;
wire n102_7;
wire n103_6;
wire n103_7;
wire n104_6;
wire n104_7;
wire n105_6;
wire n105_7;
wire n106_6;
wire n106_7;
wire n107_6;
wire n107_7;
wire n108_6;
wire n108_7;
wire n109_6;
wire n109_7;
wire n110_6;
wire n110_7;
wire n111_6;
wire n111_7;
wire n112_6;
wire n112_7;
wire n113_6;
wire n113_7;
wire n114_6;
wire n114_7;
wire n115_6;
wire n115_7;
wire n116_6;
wire n116_7;
wire n117_6;
wire n117_7;
wire n118_6;
wire n118_7;
wire n119_6;
wire n119_7;
wire n120_6;
wire n120_7;
wire n121_6;
wire n121_7;
wire n122_6;
wire n122_7;
wire n123_6;
wire n123_7;
wire n124_6;
wire n124_7;
wire n125_6;
wire n125_7;
wire n126_6;
wire n126_7;
wire n127_6;
wire n127_7;
wire n128_6;
wire n128_7;
wire n129_6;
wire n129_7;
wire n130_6;
wire n130_7;
wire n131_6;
wire n131_7;
wire n132_6;
wire n132_7;
wire n476_6;
wire n476_7;
wire n479_6;
wire n479_7;
wire n480_6;
wire n480_7;
wire n481_6;
wire n481_7;
wire n482_6;
wire n482_7;
wire n483_6;
wire n483_7;
wire n484_6;
wire n484_7;
wire n485_6;
wire n485_7;
wire n486_6;
wire n486_7;
wire n519_6;
wire n519_7;
wire n522_6;
wire n522_7;
wire n523_6;
wire n523_7;
wire n524_6;
wire n524_7;
wire n525_6;
wire n525_7;
wire n526_6;
wire n526_7;
wire n527_6;
wire n527_7;
wire n528_6;
wire n528_7;
wire n529_6;
wire n529_7;
wire n562_6;
wire n562_7;
wire n565_6;
wire n565_7;
wire n566_6;
wire n566_7;
wire n567_6;
wire n567_7;
wire n568_6;
wire n568_7;
wire n569_6;
wire n569_7;
wire n570_6;
wire n570_7;
wire n571_6;
wire n571_7;
wire n572_6;
wire n572_7;
wire n605_6;
wire n605_7;
wire n608_6;
wire n608_7;
wire n609_6;
wire n609_7;
wire n610_6;
wire n610_7;
wire n611_6;
wire n611_7;
wire n612_6;
wire n612_7;
wire n613_6;
wire n613_7;
wire n614_6;
wire n614_7;
wire n615_6;
wire n615_7;
wire n4875_6;
wire n4875_7;
wire n4876_6;
wire n4876_7;
wire n4877_6;
wire n4877_7;
wire n4878_6;
wire n4878_7;
wire n4879_6;
wire n4879_7;
wire n4880_6;
wire n4880_7;
wire n4881_6;
wire n4881_7;
wire n4882_6;
wire n4882_7;
wire w_cache2_hit;
wire n5184_5;
wire n5185_4;
wire n5186_4;
wire n5187_4;
wire n5188_4;
wire n5189_4;
wire n5190_4;
wire n5191_4;
wire n5192_4;
wire n5193_4;
wire n5194_4;
wire n5195_4;
wire n5196_4;
wire n5197_4;
wire n5198_4;
wire n5199_4;
wire n5260_5;
wire n5261_4;
wire n5262_4;
wire n5263_4;
wire n5264_4;
wire n5265_4;
wire n5266_4;
wire n5267_4;
wire n5268_5;
wire n5269_4;
wire n5270_4;
wire n5271_4;
wire n5272_4;
wire n5273_4;
wire n5274_4;
wire n5275_4;
wire n5276_5;
wire n5277_4;
wire n5278_4;
wire n5279_4;
wire n5280_4;
wire n5281_4;
wire n5282_4;
wire n5283_4;
wire n5284_5;
wire n5285_4;
wire n5286_4;
wire n5287_4;
wire n5288_4;
wire n5289_4;
wire n5290_4;
wire n5291_4;
wire n5965_9;
wire n5966_9;
wire n5967_9;
wire n5968_9;
wire n5969_9;
wire n5970_9;
wire n5971_9;
wire n5972_9;
wire n5973_9;
wire n5974_9;
wire n5975_9;
wire n5976_9;
wire n5977_9;
wire n5978_9;
wire n5979_9;
wire n5980_9;
wire n5981_4;
wire n5982_4;
wire n5983_4;
wire n5984_4;
wire n5985_4;
wire n5986_4;
wire n5987_4;
wire n5988_4;
wire n5989_4;
wire n5990_4;
wire n5991_4;
wire n5992_4;
wire n5993_4;
wire n5994_4;
wire n5995_4;
wire n5996_4;
wire n5997_4;
wire n5998_4;
wire n5999_4;
wire n6000_4;
wire n6001_4;
wire n6002_4;
wire n6003_4;
wire n6004_4;
wire n6005_4;
wire n6006_4;
wire n6007_4;
wire n6008_4;
wire n6009_4;
wire n6010_4;
wire n6011_4;
wire n6012_4;
wire n6013_9;
wire n6014_9;
wire n6015_9;
wire n6016_9;
wire ff_cache0_already_read_8;
wire ff_cache1_already_read_8;
wire ff_cache2_already_read_8;
wire ff_cache3_already_read_9;
wire ff_flush_state_1_7;
wire n6823_7;
wire ff_cache0_address_16_10;
wire ff_cache0_data_31_10;
wire ff_cache0_data_23_10;
wire ff_cache0_data_15_10;
wire ff_cache0_data_7_10;
wire ff_cache1_address_17_10;
wire ff_cache1_data_31_10;
wire ff_cache1_data_23_10;
wire ff_cache1_data_15_10;
wire ff_cache1_data_7_10;
wire ff_cache2_address_17_10;
wire ff_cache2_data_31_10;
wire ff_cache2_data_23_10;
wire ff_cache2_data_15_10;
wire ff_cache2_data_7_10;
wire ff_cache3_address_17_10;
wire ff_cache3_data_31_10;
wire ff_cache3_data_23_10;
wire ff_cache3_data_15_10;
wire ff_cache3_data_7_10;
wire ff_cache_vram_rdata_7_9;
wire ff_cache0_data_en_8;
wire ff_cache1_data_en_8;
wire ff_cache2_data_en_8;
wire ff_cache3_data_en_8;
wire ff_busy_8;
wire ff_cache0_data_mask_2_11;
wire ff_cache0_data_mask_1_10;
wire ff_cache0_data_mask_0_10;
wire ff_cache3_data_mask_3_11;
wire ff_cache3_data_mask_2_10;
wire ff_cache3_data_mask_1_10;
wire ff_cache3_data_mask_0_10;
wire ff_cache0_data_mask_3_10;
wire ff_vram_valid_7;
wire ff_cache1_data_mask_3_12;
wire ff_cache1_data_mask_2_11;
wire ff_cache1_data_mask_1_11;
wire ff_cache1_data_mask_0_11;
wire n6535_8;
wire n6533_10;
wire n6826_9;
wire n6824_11;
wire n6823_9;
wire n6822_10;
wire n5964_9;
wire n5114_8;
wire n5115_7;
wire n5116_7;
wire n5117_7;
wire n5118_7;
wire n5119_7;
wire n5120_7;
wire n5121_7;
wire n1387_4;
wire n5965_10;
wire n5965_11;
wire n5965_12;
wire n5966_10;
wire n5966_11;
wire n5967_10;
wire n5967_11;
wire n5968_10;
wire n5968_11;
wire n5969_10;
wire n5969_11;
wire n5970_10;
wire n5970_11;
wire n5971_10;
wire n5971_11;
wire n5972_10;
wire n5972_11;
wire n5973_10;
wire n5973_11;
wire n5974_10;
wire n5974_11;
wire n5975_10;
wire n5975_11;
wire n5976_10;
wire n5976_11;
wire n5977_10;
wire n5977_11;
wire n5978_10;
wire n5978_11;
wire n5979_10;
wire n5979_11;
wire n5980_10;
wire n5980_11;
wire n5981_5;
wire n5981_6;
wire n5982_5;
wire n5982_7;
wire n5983_5;
wire n5983_7;
wire n5984_5;
wire n5984_6;
wire n5985_5;
wire n5985_6;
wire n5986_5;
wire n5986_6;
wire n5987_5;
wire n5987_6;
wire n5988_5;
wire n5988_6;
wire n5989_5;
wire n5989_6;
wire n5990_5;
wire n5990_6;
wire n5991_5;
wire n5991_6;
wire n5992_5;
wire n5992_6;
wire n5993_5;
wire n5993_6;
wire n5994_5;
wire n5994_6;
wire n5995_5;
wire n5995_6;
wire n5996_5;
wire n5996_6;
wire n5997_5;
wire n5997_6;
wire n5998_5;
wire n5998_6;
wire n5999_5;
wire n5999_6;
wire n6000_5;
wire n6000_6;
wire n6001_5;
wire n6001_6;
wire n6002_5;
wire n6002_6;
wire n6003_5;
wire n6003_6;
wire n6004_5;
wire n6004_6;
wire n6005_5;
wire n6005_6;
wire n6006_5;
wire n6006_6;
wire n6007_5;
wire n6007_6;
wire n6008_5;
wire n6008_6;
wire n6009_5;
wire n6009_6;
wire n6010_5;
wire n6010_6;
wire n6011_5;
wire n6011_6;
wire n6012_5;
wire n6012_6;
wire n6013_10;
wire n6013_11;
wire n6013_12;
wire n6014_10;
wire n6014_11;
wire n6014_12;
wire n6015_10;
wire n6015_11;
wire n6016_10;
wire n6016_11;
wire n6016_12;
wire ff_cache0_already_read_9;
wire ff_cache1_already_read_10;
wire ff_cache1_already_read_11;
wire ff_cache2_already_read_9;
wire ff_cache2_already_read_11;
wire ff_cache3_already_read_10;
wire ff_cache_vram_rdata_en_7;
wire ff_cache_vram_rdata_en_8;
wire ff_cache_vram_rdata_en_9;
wire ff_flush_state_2_9;
wire ff_flush_state_2_10;
wire n6822_11;
wire ff_vram_wdata_31_8;
wire ff_cache0_address_16_13;
wire ff_cache0_data_31_12;
wire ff_cache0_data_31_13;
wire ff_cache0_data_23_12;
wire ff_cache0_data_15_12;
wire ff_cache0_data_7_12;
wire ff_cache1_address_17_11;
wire ff_cache1_address_17_12;
wire ff_cache1_data_31_12;
wire ff_cache1_data_31_13;
wire ff_cache1_data_23_11;
wire ff_cache1_data_15_11;
wire ff_cache1_data_7_11;
wire ff_cache2_address_17_11;
wire ff_cache2_address_17_12;
wire ff_cache2_data_31_11;
wire ff_cache2_data_23_11;
wire ff_cache2_data_15_11;
wire ff_cache2_data_7_11;
wire ff_cache3_address_17_11;
wire ff_cache3_data_31_11;
wire ff_cache3_data_23_11;
wire ff_cache3_data_15_11;
wire ff_cache3_data_7_11;
wire ff_vram_address_17_15;
wire ff_cache1_data_en_9;
wire ff_cache2_data_en_9;
wire ff_cache2_data_en_10;
wire ff_cache3_data_en_9;
wire ff_busy_9;
wire ff_cache0_data_mask_2_12;
wire ff_cache0_data_mask_2_15;
wire ff_cache3_data_mask_3_12;
wire ff_cache3_data_mask_3_13;
wire ff_cache3_data_mask_3_15;
wire ff_cache3_data_mask_2_11;
wire ff_cache3_data_mask_1_11;
wire ff_cache3_data_mask_0_11;
wire ff_vram_valid_8_34;
wire ff_vram_valid_9;
wire ff_cache1_data_mask_3_13;
wire ff_cache1_data_mask_3_14;
wire ff_cache1_data_mask_2_12;
wire ff_cache1_data_mask_1_12;
wire ff_cache1_data_mask_0_12;
wire ff_cache2_data_mask_3_13;
wire ff_cache2_data_mask_2_12;
wire ff_cache2_data_mask_1_12;
wire ff_cache2_data_mask_0_12;
wire n6535_10;
wire n6308_8;
wire n6533_11;
wire n6824_12;
wire n6822_14;
wire n5964_10;
wire n5964_12;
wire n5753_9;
wire n5735_9;
wire n5965_14;
wire n5965_15;
wire n5966_12;
wire n5966_13;
wire n5967_13;
wire n5968_13;
wire n5969_13;
wire n5970_13;
wire n5971_13;
wire n5972_13;
wire n5973_13;
wire n5974_13;
wire n5975_13;
wire n5976_13;
wire n5977_13;
wire n5978_13;
wire n5979_13;
wire n5980_13;
wire n5981_8;
wire n5981_9;
wire n5981_10;
wire n5981_11;
wire n5981_12;
wire n5982_9;
wire n5982_10;
wire n5982_11;
wire n5982_12;
wire n5982_13;
wire n5983_10;
wire n5983_11;
wire n5983_12;
wire n5983_13;
wire n5984_8;
wire n5984_9;
wire n5984_10;
wire n5984_11;
wire n5984_12;
wire n5985_8;
wire n5985_9;
wire n5985_10;
wire n5985_11;
wire n5985_12;
wire n5986_7;
wire n5986_8;
wire n5986_10;
wire n5987_7;
wire n5987_8;
wire n5987_9;
wire n5987_10;
wire n5987_11;
wire n5988_8;
wire n5988_10;
wire n5988_11;
wire n5989_7;
wire n5989_8;
wire n5989_9;
wire n5989_11;
wire n5989_12;
wire n5989_13;
wire n5990_7;
wire n5990_8;
wire n5990_9;
wire n5990_10;
wire n5990_11;
wire n5991_7;
wire n5991_8;
wire n5991_9;
wire n5991_10;
wire n5992_7;
wire n5992_8;
wire n5992_9;
wire n5992_10;
wire n5992_11;
wire n5993_7;
wire n5993_8;
wire n5993_10;
wire n5993_11;
wire n5994_10;
wire n5994_11;
wire n5994_12;
wire n5995_7;
wire n5995_8;
wire n5995_9;
wire n5995_10;
wire n5995_11;
wire n5996_8;
wire n5996_9;
wire n5996_10;
wire n5996_11;
wire n5996_12;
wire n5997_7;
wire n5997_8;
wire n5997_10;
wire n5997_11;
wire n5998_7;
wire n5998_8;
wire n5998_9;
wire n5998_10;
wire n5999_7;
wire n5999_8;
wire n5999_10;
wire n5999_11;
wire n6000_7;
wire n6000_8;
wire n6000_9;
wire n6000_10;
wire n6001_7;
wire n6001_8;
wire n6001_9;
wire n6001_10;
wire n6001_12;
wire n6002_7;
wire n6002_8;
wire n6002_9;
wire n6002_10;
wire n6002_11;
wire n6003_7;
wire n6003_8;
wire n6003_10;
wire n6003_11;
wire n6004_7;
wire n6004_8;
wire n6004_10;
wire n6004_11;
wire n6005_7;
wire n6005_8;
wire n6005_9;
wire n6005_10;
wire n6006_7;
wire n6006_8;
wire n6006_10;
wire n6006_11;
wire n6007_7;
wire n6007_8;
wire n6007_9;
wire n6007_10;
wire n6008_7;
wire n6008_8;
wire n6008_10;
wire n6008_11;
wire n6009_7;
wire n6009_8;
wire n6009_9;
wire n6009_10;
wire n6009_11;
wire n6010_7;
wire n6010_8;
wire n6010_9;
wire n6010_10;
wire n6010_11;
wire n6011_7;
wire n6011_8;
wire n6011_9;
wire n6011_10;
wire n6012_7;
wire n6012_8;
wire n6012_10;
wire n6012_11;
wire n6013_13;
wire n6013_14;
wire n6013_15;
wire n6013_16;
wire n6014_13;
wire n6014_14;
wire n6015_12;
wire n6015_13;
wire n6015_15;
wire n6016_13;
wire n6016_14;
wire n6016_15;
wire ff_cache0_already_read_13;
wire ff_cache1_already_read_12;
wire ff_cache2_already_read_12;
wire ff_cache_vram_rdata_en_10;
wire n6822_16;
wire ff_vram_wdata_31_9;
wire ff_cache0_address_16_14;
wire ff_cache1_address_17_13;
wire ff_cache1_address_17_14;
wire ff_cache2_address_17_13;
wire ff_cache2_address_17_14;
wire ff_cache2_address_17_15;
wire ff_cache3_address_17_13;
wire ff_vram_address_17_16;
wire ff_cache1_data_en_11;
wire ff_cache0_data_mask_2_16;
wire ff_cache3_data_mask_3_16;
wire ff_cache1_data_mask_3_16;
wire ff_cache2_data_mask_3_15;
wire ff_cache2_data_mask_3_16;
wire n6824_13;
wire n5964_15;
wire n5965_16;
wire n5965_17;
wire n5966_14;
wire n5966_15;
wire n5966_16;
wire n5966_17;
wire n5966_18;
wire n5967_14;
wire n5968_14;
wire n5969_14;
wire n5970_14;
wire n5971_14;
wire n5972_14;
wire n5973_14;
wire n5974_14;
wire n5975_14;
wire n5976_14;
wire n5977_14;
wire n5978_14;
wire n5979_14;
wire n5980_14;
wire n5981_17;
wire n5981_18;
wire n5984_14;
wire n5986_12;
wire n5986_15;
wire n5987_12;
wire n5987_16;
wire n5987_17;
wire n5990_12;
wire n5990_15;
wire n5991_11;
wire n5991_14;
wire n5992_14;
wire n5992_15;
wire n5995_12;
wire n5995_13;
wire n5995_14;
wire n5996_13;
wire n5997_15;
wire n6000_11;
wire n6000_14;
wire n6001_13;
wire n6001_15;
wire n6001_16;
wire n6002_12;
wire n6002_15;
wire n6002_16;
wire n6002_17;
wire n6003_12;
wire n6003_14;
wire n6005_12;
wire n6005_14;
wire n6005_15;
wire n6007_13;
wire n6007_15;
wire n6009_16;
wire n6010_12;
wire n6010_13;
wire n6010_14;
wire n6011_13;
wire n6011_14;
wire n6012_15;
wire n6013_17;
wire n6014_15;
wire n6015_18;
wire n6015_19;
wire n6015_21;
wire n6015_22;
wire n6016_16;
wire n6016_17;
wire ff_cache_vram_rdata_en_11;
wire ff_cache_vram_rdata_en_12;
wire n6822_17;
wire ff_cache1_address_17_15;
wire ff_cache2_address_17_16;
wire ff_cache3_address_17_15;
wire ff_cache3_data_mask_3_18;
wire ff_cache2_data_mask_3_18;
wire n6824_14;
wire n5965_18;
wire n5987_18;
wire n5995_15;
wire n5986_17;
wire ff_cache2_data_mask_0_14;
wire ff_cache2_data_mask_1_14;
wire ff_cache2_data_mask_2_14;
wire ff_cache2_data_mask_3_20;
wire ff_vram_wdata_31_12;
wire ff_cache3_already_read_14;
wire ff_cache3_already_read_16;
wire ff_cache0_data_en_12;
wire n6308_10;
wire ff_vram_address_17_18;
wire ff_vram_address_17_20;
wire ff_vram_wdata_31_14;
wire n6015_26;
wire ff_cache3_address_17_17;
wire ff_cache3_address_17_19;
wire n6015_28;
wire ff_cache0_address_16_18;
wire ff_cache0_address_16_20;
wire ff_cache0_already_read_15;
wire ff_cache0_data_7_14;
wire n5735_11;
wire n5743_11;
wire n5748_11;
wire n5753_11;
wire ff_cache0_data_15_14;
wire n5734_10;
wire n5742_11;
wire n5747_11;
wire n5752_10;
wire ff_cache0_data_23_14;
wire n5733_10;
wire n5741_11;
wire n5746_11;
wire n5751_10;
wire ff_cache0_data_31_15;
wire n5732_10;
wire n5740_11;
wire n5745_11;
wire n5750_10;
wire n5989_19;
wire ff_cache2_already_read_14;
wire n6015_30;
wire n6003_17;
wire ff_busy_12;
wire n6822_19;
wire n5983_18;
wire n5982_19;
wire n5981_20;
wire ff_cache3_data_31_15;
wire ff_cache2_data_31_14;
wire ff_cache0_already_read_17;
wire ff_cache3_data_mask_3_20;
wire ff_cache0_already_read_19;
wire ff_cache_vram_rdata_en_17;
wire ff_cache1_data_31_16;
wire ff_cache0_address_16_22;
wire n6823_12;
wire ff_cache0_data_mask_3_13;
wire ff_cache0_data_mask_0_13;
wire ff_cache0_data_mask_1_13;
wire ff_cache0_data_mask_2_18;
wire n5121_10;
wire ff_cache0_data_mask_2_20;
wire n6822_23;
wire n6821_11;
wire n6012_18;
wire n6008_17;
wire n6006_17;
wire n5999_17;
wire n5994_17;
wire n5988_17;
wire n5985_18;
wire n5984_20;
wire ff_cache1_already_read_16;
wire ff_cache3_data_31_17;
wire n6822_25;
wire ff_cache2_data_mask_3_22;
wire ff_cache1_data_mask_3_19;
wire ff_cache1_data_31_18;
wire n1394_5;
wire n1393_5;
wire n1392_5;
wire n1391_5;
wire n1390_5;
wire n1389_5;
wire n1388_5;
wire n1387_6;
wire ff_cache0_data_en_14;
wire n6012_20;
wire n6011_16;
wire n6009_18;
wire n6008_19;
wire n6007_17;
wire n6005_17;
wire n6004_16;
wire n5999_19;
wire n5998_17;
wire n5997_17;
wire n5996_17;
wire n5994_19;
wire n5993_16;
wire n5992_17;
wire n5989_21;
wire n5988_19;
wire n5985_20;
wire n5984_22;
wire n5983_20;
wire n5982_21;
wire n5981_22;
wire n5964_18;
wire n6006_19;
wire n5964_20;
wire n5988_21;
wire n5986_19;
wire n5980_18;
wire n5979_18;
wire n5978_18;
wire n5977_18;
wire n5976_18;
wire n5975_18;
wire n5974_18;
wire n5973_18;
wire n5972_18;
wire n5971_18;
wire n5970_18;
wire n5969_18;
wire n5968_18;
wire n5967_18;
wire n5964_22;
wire n6535_12;
wire ff_cache1_data_en_13;
wire n6015_32;
wire n5966_21;
wire n6015_34;
wire n6012_22;
wire n6009_20;
wire n6007_19;
wire n6006_21;
wire n6004_18;
wire n6003_19;
wire n6002_19;
wire n6001_18;
wire n6000_16;
wire n5998_19;
wire n5997_19;
wire n5996_19;
wire n5993_18;
wire n5991_16;
wire n5990_17;
wire n5988_23;
wire n5987_20;
wire n5986_21;
wire n5985_22;
wire n5984_24;
wire n5984_26;
wire n5982_23;
wire n5981_24;
wire n5980_20;
wire n5979_20;
wire n5978_20;
wire n5977_20;
wire n5976_20;
wire n5975_20;
wire n5974_20;
wire n5973_20;
wire n5972_20;
wire n5971_20;
wire n5970_20;
wire n5969_20;
wire n5968_20;
wire n5967_20;
wire n5964_24;
wire n6008_21;
wire n5999_21;
wire n5994_21;
wire n5989_23;
wire n5983_22;
wire n6012_24;
wire n6009_22;
wire n6008_23;
wire n6006_23;
wire n6002_21;
wire n5999_23;
wire n5998_21;
wire n5997_21;
wire n5992_19;
wire n5991_18;
wire n5990_19;
wire n5989_25;
wire n5987_22;
wire n5985_24;
wire n5984_28;
wire n5982_25;
wire n5981_26;
wire n5980_22;
wire n5979_22;
wire n5978_22;
wire n5977_22;
wire n5976_22;
wire n5975_22;
wire n5974_22;
wire n5973_22;
wire n5972_22;
wire n5971_22;
wire n5970_22;
wire n5969_22;
wire n5968_22;
wire n5967_22;
wire n6005_19;
wire n6004_20;
wire n6003_21;
wire n6001_20;
wire n5994_23;
wire n5993_20;
wire n5988_25;
wire n5983_24;
wire n6011_18;
wire n6009_24;
wire n6008_25;
wire n6007_21;
wire n6006_25;
wire n6004_22;
wire n6000_18;
wire n5999_25;
wire n5998_23;
wire n5994_25;
wire n5993_22;
wire n5989_27;
wire n5988_27;
wire n5987_24;
wire n5986_23;
wire n5984_30;
wire n5983_26;
wire n5982_27;
wire n5981_28;
wire n6012_26;
wire n5997_23;
wire n5996_21;
wire n5985_26;
wire n5965_20;
wire ff_cache0_address_16_24;
wire n5982_29;
wire n5983_28;
wire n5994_27;
wire n5998_25;
wire ff_cache_vram_rdata_en_19;
wire ff_cache_vram_rdata_en_21;
wire n5122_10;
wire n6015_36;
wire ff_cache3_data_mask_3_22;
wire ff_cache1_data_mask_3_21;
wire ff_cache0_already_read;
wire ff_cache1_already_read;
wire ff_cache2_already_read;
wire ff_cache3_already_read;
wire ff_cache0_data_en;
wire ff_cache1_data_en;
wire ff_cache2_data_en;
wire ff_cache3_data_en;
wire ff_busy;
wire n4_1_SUM;
wire n4_3;
wire n5_1_SUM;
wire n5_3;
wire n6_1_SUM;
wire n6_3;
wire n7_1_SUM;
wire n7_3;
wire n8_1_SUM;
wire n8_3;
wire n9_1_SUM;
wire n9_3;
wire n10_1_SUM;
wire n10_3;
wire n11_1_SUM;
wire n11_3;
wire n12_1_SUM;
wire n12_3;
wire n13_1_SUM;
wire n13_3;
wire n14_1_SUM;
wire n14_3;
wire n15_1_SUM;
wire n15_3;
wire n16_1_SUM;
wire n16_3;
wire n17_1_SUM;
wire n17_3;
wire n18_1_SUM;
wire n18_3;
wire n19_1_SUM;
wire n19_3;
wire n22_1_SUM;
wire n22_3;
wire n23_1_SUM;
wire n23_3;
wire n24_1_SUM;
wire n24_3;
wire n25_1_SUM;
wire n25_3;
wire n26_1_SUM;
wire n26_3;
wire n27_1_SUM;
wire n27_3;
wire n28_1_SUM;
wire n28_3;
wire n29_1_SUM;
wire n29_3;
wire n30_1_SUM;
wire n30_3;
wire n31_1_SUM;
wire n31_3;
wire n32_1_SUM;
wire n32_3;
wire n33_1_SUM;
wire n33_3;
wire n34_1_SUM;
wire n34_3;
wire n35_1_SUM;
wire n35_3;
wire n36_1_SUM;
wire n36_3;
wire n37_1_SUM;
wire n37_3;
wire n40_1_SUM;
wire n40_3;
wire n41_1_SUM;
wire n41_3;
wire n42_1_SUM;
wire n42_3;
wire n43_1_SUM;
wire n43_3;
wire n44_1_SUM;
wire n44_3;
wire n45_1_SUM;
wire n45_3;
wire n46_1_SUM;
wire n46_3;
wire n47_1_SUM;
wire n47_3;
wire n48_1_SUM;
wire n48_3;
wire n49_1_SUM;
wire n49_3;
wire n50_1_SUM;
wire n50_3;
wire n51_1_SUM;
wire n51_3;
wire n52_1_SUM;
wire n52_3;
wire n53_1_SUM;
wire n53_3;
wire n54_1_SUM;
wire n54_3;
wire n55_1_SUM;
wire n55_3;
wire n58_1_SUM;
wire n58_3;
wire n59_1_SUM;
wire n59_3;
wire n60_1_SUM;
wire n60_3;
wire n61_1_SUM;
wire n61_3;
wire n62_1_SUM;
wire n62_3;
wire n63_1_SUM;
wire n63_3;
wire n64_1_SUM;
wire n64_3;
wire n65_1_SUM;
wire n65_3;
wire n66_1_SUM;
wire n66_3;
wire n67_1_SUM;
wire n67_3;
wire n68_1_SUM;
wire n68_3;
wire n69_1_SUM;
wire n69_3;
wire n70_1_SUM;
wire n70_3;
wire n71_1_SUM;
wire n71_3;
wire n72_1_SUM;
wire n72_3;
wire n73_1_SUM;
wire n73_3;
wire n85_9;
wire n86_9;
wire n87_9;
wire n88_9;
wire n89_9;
wire n90_9;
wire n91_9;
wire n92_9;
wire n93_9;
wire n94_9;
wire n95_9;
wire n96_9;
wire n97_9;
wire n98_9;
wire n99_9;
wire n100_9;
wire n101_9;
wire n104_9;
wire n105_9;
wire n106_9;
wire n107_9;
wire n108_9;
wire n109_9;
wire n110_9;
wire n111_9;
wire n112_9;
wire n113_9;
wire n115_9;
wire n116_9;
wire n117_9;
wire n119_9;
wire n120_9;
wire n121_9;
wire n122_9;
wire n123_9;
wire n124_9;
wire n125_9;
wire n126_9;
wire n127_9;
wire n128_9;
wire n129_9;
wire n130_9;
wire n131_9;
wire n132_9;
wire n476_9;
wire n479_9;
wire n480_9;
wire n481_9;
wire n482_9;
wire n483_9;
wire n484_9;
wire n485_9;
wire n486_9;
wire n519_9;
wire n522_9;
wire n523_9;
wire n524_9;
wire n525_9;
wire n526_9;
wire n527_9;
wire n528_9;
wire n529_9;
wire n565_9;
wire n566_9;
wire n567_9;
wire n568_9;
wire n569_9;
wire n570_9;
wire n571_9;
wire n572_9;
wire n608_9;
wire n609_9;
wire n610_9;
wire n611_9;
wire n612_9;
wire n613_9;
wire n614_9;
wire n615_9;
wire n4875_9;
wire n4876_9;
wire n4877_9;
wire n4878_9;
wire n4879_9;
wire n4880_9;
wire n4881_9;
wire n4882_9;
wire n1242_3;
wire n1243_3;
wire n1244_3;
wire n1245_3;
wire n1246_3;
wire n1247_3;
wire n1248_3;
wire n1249_3;
wire n5114_6;
wire n5115_5;
wire n5116_5;
wire n5117_5;
wire n5118_5;
wire n5119_5;
wire n5120_5;
wire n5121_5;
wire [17:2] ff_cache0_address;
wire [31:0] ff_cache0_data;
wire [3:0] ff_cache0_data_mask;
wire [17:2] ff_cache1_address;
wire [31:0] ff_cache1_data;
wire [3:0] ff_cache1_data_mask;
wire [17:2] ff_cache2_address;
wire [31:0] ff_cache2_data;
wire [3:0] ff_cache2_data_mask;
wire [17:2] ff_cache3_address;
wire [31:0] ff_cache3_data;
wire [3:0] ff_cache3_data_mask;
wire [2:0] ff_flush_state;
wire [1:0] ff_priority;
wire VCC;
wire GND;
  LUT3 n85_s6 (
    .F(n85_6),
    .I0(ff_cache0_address[17]),
    .I1(ff_cache1_address[17]),
    .I2(ff_priority[0]) 
);
defparam n85_s6.INIT=8'hCA;
  LUT3 n85_s7 (
    .F(n85_7),
    .I0(ff_cache2_address[17]),
    .I1(ff_cache3_address[17]),
    .I2(ff_priority[0]) 
);
defparam n85_s7.INIT=8'hCA;
  LUT3 n86_s6 (
    .F(n86_6),
    .I0(ff_cache0_address[16]),
    .I1(ff_cache1_address[16]),
    .I2(ff_priority[0]) 
);
defparam n86_s6.INIT=8'hCA;
  LUT3 n86_s7 (
    .F(n86_7),
    .I0(ff_cache2_address[16]),
    .I1(ff_cache3_address[16]),
    .I2(ff_priority[0]) 
);
defparam n86_s7.INIT=8'hCA;
  LUT3 n87_s6 (
    .F(n87_6),
    .I0(ff_cache0_address[15]),
    .I1(ff_cache1_address[15]),
    .I2(ff_priority[0]) 
);
defparam n87_s6.INIT=8'hCA;
  LUT3 n87_s7 (
    .F(n87_7),
    .I0(ff_cache2_address[15]),
    .I1(ff_cache3_address[15]),
    .I2(ff_priority[0]) 
);
defparam n87_s7.INIT=8'hCA;
  LUT3 n88_s6 (
    .F(n88_6),
    .I0(ff_cache0_address[14]),
    .I1(ff_cache1_address[14]),
    .I2(ff_priority[0]) 
);
defparam n88_s6.INIT=8'hCA;
  LUT3 n88_s7 (
    .F(n88_7),
    .I0(ff_cache2_address[14]),
    .I1(ff_cache3_address[14]),
    .I2(ff_priority[0]) 
);
defparam n88_s7.INIT=8'hCA;
  LUT3 n89_s6 (
    .F(n89_6),
    .I0(ff_cache0_address[13]),
    .I1(ff_cache1_address[13]),
    .I2(ff_priority[0]) 
);
defparam n89_s6.INIT=8'hCA;
  LUT3 n89_s7 (
    .F(n89_7),
    .I0(ff_cache2_address[13]),
    .I1(ff_cache3_address[13]),
    .I2(ff_priority[0]) 
);
defparam n89_s7.INIT=8'hCA;
  LUT3 n90_s6 (
    .F(n90_6),
    .I0(ff_cache0_address[12]),
    .I1(ff_cache1_address[12]),
    .I2(ff_priority[0]) 
);
defparam n90_s6.INIT=8'hCA;
  LUT3 n90_s7 (
    .F(n90_7),
    .I0(ff_cache2_address[12]),
    .I1(ff_cache3_address[12]),
    .I2(ff_priority[0]) 
);
defparam n90_s7.INIT=8'hCA;
  LUT3 n91_s6 (
    .F(n91_6),
    .I0(ff_cache0_address[11]),
    .I1(ff_cache1_address[11]),
    .I2(ff_priority[0]) 
);
defparam n91_s6.INIT=8'hCA;
  LUT3 n91_s7 (
    .F(n91_7),
    .I0(ff_cache2_address[11]),
    .I1(ff_cache3_address[11]),
    .I2(ff_priority[0]) 
);
defparam n91_s7.INIT=8'hCA;
  LUT3 n92_s6 (
    .F(n92_6),
    .I0(ff_cache0_address[10]),
    .I1(ff_cache1_address[10]),
    .I2(ff_priority[0]) 
);
defparam n92_s6.INIT=8'hCA;
  LUT3 n92_s7 (
    .F(n92_7),
    .I0(ff_cache2_address[10]),
    .I1(ff_cache3_address[10]),
    .I2(ff_priority[0]) 
);
defparam n92_s7.INIT=8'hCA;
  LUT3 n93_s6 (
    .F(n93_6),
    .I0(ff_cache0_address[9]),
    .I1(ff_cache1_address[9]),
    .I2(ff_priority[0]) 
);
defparam n93_s6.INIT=8'hCA;
  LUT3 n93_s7 (
    .F(n93_7),
    .I0(ff_cache2_address[9]),
    .I1(ff_cache3_address[9]),
    .I2(ff_priority[0]) 
);
defparam n93_s7.INIT=8'hCA;
  LUT3 n94_s6 (
    .F(n94_6),
    .I0(ff_cache0_address[8]),
    .I1(ff_cache1_address[8]),
    .I2(ff_priority[0]) 
);
defparam n94_s6.INIT=8'hCA;
  LUT3 n94_s7 (
    .F(n94_7),
    .I0(ff_cache2_address[8]),
    .I1(ff_cache3_address[8]),
    .I2(ff_priority[0]) 
);
defparam n94_s7.INIT=8'hCA;
  LUT3 n95_s6 (
    .F(n95_6),
    .I0(ff_cache0_address[7]),
    .I1(ff_cache1_address[7]),
    .I2(ff_priority[0]) 
);
defparam n95_s6.INIT=8'hCA;
  LUT3 n95_s7 (
    .F(n95_7),
    .I0(ff_cache2_address[7]),
    .I1(ff_cache3_address[7]),
    .I2(ff_priority[0]) 
);
defparam n95_s7.INIT=8'hCA;
  LUT3 n96_s6 (
    .F(n96_6),
    .I0(ff_cache0_address[6]),
    .I1(ff_cache1_address[6]),
    .I2(ff_priority[0]) 
);
defparam n96_s6.INIT=8'hCA;
  LUT3 n96_s7 (
    .F(n96_7),
    .I0(ff_cache2_address[6]),
    .I1(ff_cache3_address[6]),
    .I2(ff_priority[0]) 
);
defparam n96_s7.INIT=8'hCA;
  LUT3 n97_s6 (
    .F(n97_6),
    .I0(ff_cache0_address[5]),
    .I1(ff_cache1_address[5]),
    .I2(ff_priority[0]) 
);
defparam n97_s6.INIT=8'hCA;
  LUT3 n97_s7 (
    .F(n97_7),
    .I0(ff_cache2_address[5]),
    .I1(ff_cache3_address[5]),
    .I2(ff_priority[0]) 
);
defparam n97_s7.INIT=8'hCA;
  LUT3 n98_s6 (
    .F(n98_6),
    .I0(ff_cache0_address[4]),
    .I1(ff_cache1_address[4]),
    .I2(ff_priority[0]) 
);
defparam n98_s6.INIT=8'hCA;
  LUT3 n98_s7 (
    .F(n98_7),
    .I0(ff_cache2_address[4]),
    .I1(ff_cache3_address[4]),
    .I2(ff_priority[0]) 
);
defparam n98_s7.INIT=8'hCA;
  LUT3 n99_s6 (
    .F(n99_6),
    .I0(ff_cache0_address[3]),
    .I1(ff_cache1_address[3]),
    .I2(ff_priority[0]) 
);
defparam n99_s6.INIT=8'hCA;
  LUT3 n99_s7 (
    .F(n99_7),
    .I0(ff_cache2_address[3]),
    .I1(ff_cache3_address[3]),
    .I2(ff_priority[0]) 
);
defparam n99_s7.INIT=8'hCA;
  LUT3 n100_s6 (
    .F(n100_6),
    .I0(ff_cache0_address[2]),
    .I1(ff_cache1_address[2]),
    .I2(ff_priority[0]) 
);
defparam n100_s6.INIT=8'hCA;
  LUT3 n100_s7 (
    .F(n100_7),
    .I0(ff_cache2_address[2]),
    .I1(ff_cache3_address[2]),
    .I2(ff_priority[0]) 
);
defparam n100_s7.INIT=8'hCA;
  LUT3 n101_s6 (
    .F(n101_6),
    .I0(ff_cache0_data[31]),
    .I1(ff_cache1_data[31]),
    .I2(ff_priority[0]) 
);
defparam n101_s6.INIT=8'hCA;
  LUT3 n101_s7 (
    .F(n101_7),
    .I0(ff_cache2_data[31]),
    .I1(ff_cache3_data[31]),
    .I2(ff_priority[0]) 
);
defparam n101_s7.INIT=8'hCA;
  LUT3 n102_s3 (
    .F(n102_6),
    .I0(ff_cache0_data[30]),
    .I1(ff_cache1_data[30]),
    .I2(ff_priority[0]) 
);
defparam n102_s3.INIT=8'hCA;
  LUT3 n102_s4 (
    .F(n102_7),
    .I0(ff_cache2_data[30]),
    .I1(ff_cache3_data[30]),
    .I2(ff_priority[0]) 
);
defparam n102_s4.INIT=8'hCA;
  LUT3 n103_s3 (
    .F(n103_6),
    .I0(ff_cache0_data[29]),
    .I1(ff_cache1_data[29]),
    .I2(ff_priority[0]) 
);
defparam n103_s3.INIT=8'hCA;
  LUT3 n103_s4 (
    .F(n103_7),
    .I0(ff_cache2_data[29]),
    .I1(ff_cache3_data[29]),
    .I2(ff_priority[0]) 
);
defparam n103_s4.INIT=8'hCA;
  LUT3 n104_s6 (
    .F(n104_6),
    .I0(ff_cache0_data[28]),
    .I1(ff_cache1_data[28]),
    .I2(ff_priority[0]) 
);
defparam n104_s6.INIT=8'hCA;
  LUT3 n104_s7 (
    .F(n104_7),
    .I0(ff_cache2_data[28]),
    .I1(ff_cache3_data[28]),
    .I2(ff_priority[0]) 
);
defparam n104_s7.INIT=8'hCA;
  LUT3 n105_s6 (
    .F(n105_6),
    .I0(ff_cache0_data[27]),
    .I1(ff_cache1_data[27]),
    .I2(ff_priority[0]) 
);
defparam n105_s6.INIT=8'hCA;
  LUT3 n105_s7 (
    .F(n105_7),
    .I0(ff_cache2_data[27]),
    .I1(ff_cache3_data[27]),
    .I2(ff_priority[0]) 
);
defparam n105_s7.INIT=8'hCA;
  LUT3 n106_s6 (
    .F(n106_6),
    .I0(ff_cache0_data[26]),
    .I1(ff_cache1_data[26]),
    .I2(ff_priority[0]) 
);
defparam n106_s6.INIT=8'hCA;
  LUT3 n106_s7 (
    .F(n106_7),
    .I0(ff_cache2_data[26]),
    .I1(ff_cache3_data[26]),
    .I2(ff_priority[0]) 
);
defparam n106_s7.INIT=8'hCA;
  LUT3 n107_s6 (
    .F(n107_6),
    .I0(ff_cache0_data[25]),
    .I1(ff_cache1_data[25]),
    .I2(ff_priority[0]) 
);
defparam n107_s6.INIT=8'hCA;
  LUT3 n107_s7 (
    .F(n107_7),
    .I0(ff_cache2_data[25]),
    .I1(ff_cache3_data[25]),
    .I2(ff_priority[0]) 
);
defparam n107_s7.INIT=8'hCA;
  LUT3 n108_s6 (
    .F(n108_6),
    .I0(ff_cache0_data[24]),
    .I1(ff_cache1_data[24]),
    .I2(ff_priority[0]) 
);
defparam n108_s6.INIT=8'hCA;
  LUT3 n108_s7 (
    .F(n108_7),
    .I0(ff_cache2_data[24]),
    .I1(ff_cache3_data[24]),
    .I2(ff_priority[0]) 
);
defparam n108_s7.INIT=8'hCA;
  LUT3 n109_s6 (
    .F(n109_6),
    .I0(ff_cache0_data[23]),
    .I1(ff_cache1_data[23]),
    .I2(ff_priority[0]) 
);
defparam n109_s6.INIT=8'hCA;
  LUT3 n109_s7 (
    .F(n109_7),
    .I0(ff_cache2_data[23]),
    .I1(ff_cache3_data[23]),
    .I2(ff_priority[0]) 
);
defparam n109_s7.INIT=8'hCA;
  LUT3 n110_s6 (
    .F(n110_6),
    .I0(ff_cache0_data[22]),
    .I1(ff_cache1_data[22]),
    .I2(ff_priority[0]) 
);
defparam n110_s6.INIT=8'hCA;
  LUT3 n110_s7 (
    .F(n110_7),
    .I0(ff_cache2_data[22]),
    .I1(ff_cache3_data[22]),
    .I2(ff_priority[0]) 
);
defparam n110_s7.INIT=8'hCA;
  LUT3 n111_s6 (
    .F(n111_6),
    .I0(ff_cache0_data[21]),
    .I1(ff_cache1_data[21]),
    .I2(ff_priority[0]) 
);
defparam n111_s6.INIT=8'hCA;
  LUT3 n111_s7 (
    .F(n111_7),
    .I0(ff_cache2_data[21]),
    .I1(ff_cache3_data[21]),
    .I2(ff_priority[0]) 
);
defparam n111_s7.INIT=8'hCA;
  LUT3 n112_s6 (
    .F(n112_6),
    .I0(ff_cache0_data[20]),
    .I1(ff_cache1_data[20]),
    .I2(ff_priority[0]) 
);
defparam n112_s6.INIT=8'hCA;
  LUT3 n112_s7 (
    .F(n112_7),
    .I0(ff_cache2_data[20]),
    .I1(ff_cache3_data[20]),
    .I2(ff_priority[0]) 
);
defparam n112_s7.INIT=8'hCA;
  LUT3 n113_s6 (
    .F(n113_6),
    .I0(ff_cache0_data[19]),
    .I1(ff_cache1_data[19]),
    .I2(ff_priority[0]) 
);
defparam n113_s6.INIT=8'hCA;
  LUT3 n113_s7 (
    .F(n113_7),
    .I0(ff_cache2_data[19]),
    .I1(ff_cache3_data[19]),
    .I2(ff_priority[0]) 
);
defparam n113_s7.INIT=8'hCA;
  LUT3 n114_s3 (
    .F(n114_6),
    .I0(ff_cache0_data[18]),
    .I1(ff_cache1_data[18]),
    .I2(ff_priority[0]) 
);
defparam n114_s3.INIT=8'hCA;
  LUT3 n114_s4 (
    .F(n114_7),
    .I0(ff_cache2_data[18]),
    .I1(ff_cache3_data[18]),
    .I2(ff_priority[0]) 
);
defparam n114_s4.INIT=8'hCA;
  LUT3 n115_s6 (
    .F(n115_6),
    .I0(ff_cache0_data[17]),
    .I1(ff_cache1_data[17]),
    .I2(ff_priority[0]) 
);
defparam n115_s6.INIT=8'hCA;
  LUT3 n115_s7 (
    .F(n115_7),
    .I0(ff_cache2_data[17]),
    .I1(ff_cache3_data[17]),
    .I2(ff_priority[0]) 
);
defparam n115_s7.INIT=8'hCA;
  LUT3 n116_s6 (
    .F(n116_6),
    .I0(ff_cache0_data[16]),
    .I1(ff_cache1_data[16]),
    .I2(ff_priority[0]) 
);
defparam n116_s6.INIT=8'hCA;
  LUT3 n116_s7 (
    .F(n116_7),
    .I0(ff_cache2_data[16]),
    .I1(ff_cache3_data[16]),
    .I2(ff_priority[0]) 
);
defparam n116_s7.INIT=8'hCA;
  LUT3 n117_s6 (
    .F(n117_6),
    .I0(ff_cache0_data[15]),
    .I1(ff_cache1_data[15]),
    .I2(ff_priority[0]) 
);
defparam n117_s6.INIT=8'hCA;
  LUT3 n117_s7 (
    .F(n117_7),
    .I0(ff_cache2_data[15]),
    .I1(ff_cache3_data[15]),
    .I2(ff_priority[0]) 
);
defparam n117_s7.INIT=8'hCA;
  LUT3 n118_s3 (
    .F(n118_6),
    .I0(ff_cache0_data[14]),
    .I1(ff_cache1_data[14]),
    .I2(ff_priority[0]) 
);
defparam n118_s3.INIT=8'hCA;
  LUT3 n118_s4 (
    .F(n118_7),
    .I0(ff_cache2_data[14]),
    .I1(ff_cache3_data[14]),
    .I2(ff_priority[0]) 
);
defparam n118_s4.INIT=8'hCA;
  LUT3 n119_s6 (
    .F(n119_6),
    .I0(ff_cache0_data[13]),
    .I1(ff_cache1_data[13]),
    .I2(ff_priority[0]) 
);
defparam n119_s6.INIT=8'hCA;
  LUT3 n119_s7 (
    .F(n119_7),
    .I0(ff_cache2_data[13]),
    .I1(ff_cache3_data[13]),
    .I2(ff_priority[0]) 
);
defparam n119_s7.INIT=8'hCA;
  LUT3 n120_s6 (
    .F(n120_6),
    .I0(ff_cache0_data[12]),
    .I1(ff_cache1_data[12]),
    .I2(ff_priority[0]) 
);
defparam n120_s6.INIT=8'hCA;
  LUT3 n120_s7 (
    .F(n120_7),
    .I0(ff_cache2_data[12]),
    .I1(ff_cache3_data[12]),
    .I2(ff_priority[0]) 
);
defparam n120_s7.INIT=8'hCA;
  LUT3 n121_s6 (
    .F(n121_6),
    .I0(ff_cache0_data[11]),
    .I1(ff_cache1_data[11]),
    .I2(ff_priority[0]) 
);
defparam n121_s6.INIT=8'hCA;
  LUT3 n121_s7 (
    .F(n121_7),
    .I0(ff_cache2_data[11]),
    .I1(ff_cache3_data[11]),
    .I2(ff_priority[0]) 
);
defparam n121_s7.INIT=8'hCA;
  LUT3 n122_s6 (
    .F(n122_6),
    .I0(ff_cache0_data[10]),
    .I1(ff_cache1_data[10]),
    .I2(ff_priority[0]) 
);
defparam n122_s6.INIT=8'hCA;
  LUT3 n122_s7 (
    .F(n122_7),
    .I0(ff_cache2_data[10]),
    .I1(ff_cache3_data[10]),
    .I2(ff_priority[0]) 
);
defparam n122_s7.INIT=8'hCA;
  LUT3 n123_s6 (
    .F(n123_6),
    .I0(ff_cache0_data[9]),
    .I1(ff_cache1_data[9]),
    .I2(ff_priority[0]) 
);
defparam n123_s6.INIT=8'hCA;
  LUT3 n123_s7 (
    .F(n123_7),
    .I0(ff_cache2_data[9]),
    .I1(ff_cache3_data[9]),
    .I2(ff_priority[0]) 
);
defparam n123_s7.INIT=8'hCA;
  LUT3 n124_s6 (
    .F(n124_6),
    .I0(ff_cache0_data[8]),
    .I1(ff_cache1_data[8]),
    .I2(ff_priority[0]) 
);
defparam n124_s6.INIT=8'hCA;
  LUT3 n124_s7 (
    .F(n124_7),
    .I0(ff_cache2_data[8]),
    .I1(ff_cache3_data[8]),
    .I2(ff_priority[0]) 
);
defparam n124_s7.INIT=8'hCA;
  LUT3 n125_s6 (
    .F(n125_6),
    .I0(ff_cache0_data[7]),
    .I1(ff_cache1_data[7]),
    .I2(ff_priority[0]) 
);
defparam n125_s6.INIT=8'hCA;
  LUT3 n125_s7 (
    .F(n125_7),
    .I0(ff_cache2_data[7]),
    .I1(ff_cache3_data[7]),
    .I2(ff_priority[0]) 
);
defparam n125_s7.INIT=8'hCA;
  LUT3 n126_s6 (
    .F(n126_6),
    .I0(ff_cache0_data[6]),
    .I1(ff_cache1_data[6]),
    .I2(ff_priority[0]) 
);
defparam n126_s6.INIT=8'hCA;
  LUT3 n126_s7 (
    .F(n126_7),
    .I0(ff_cache2_data[6]),
    .I1(ff_cache3_data[6]),
    .I2(ff_priority[0]) 
);
defparam n126_s7.INIT=8'hCA;
  LUT3 n127_s6 (
    .F(n127_6),
    .I0(ff_cache0_data[5]),
    .I1(ff_cache1_data[5]),
    .I2(ff_priority[0]) 
);
defparam n127_s6.INIT=8'hCA;
  LUT3 n127_s7 (
    .F(n127_7),
    .I0(ff_cache2_data[5]),
    .I1(ff_cache3_data[5]),
    .I2(ff_priority[0]) 
);
defparam n127_s7.INIT=8'hCA;
  LUT3 n128_s6 (
    .F(n128_6),
    .I0(ff_cache0_data[4]),
    .I1(ff_cache1_data[4]),
    .I2(ff_priority[0]) 
);
defparam n128_s6.INIT=8'hCA;
  LUT3 n128_s7 (
    .F(n128_7),
    .I0(ff_cache2_data[4]),
    .I1(ff_cache3_data[4]),
    .I2(ff_priority[0]) 
);
defparam n128_s7.INIT=8'hCA;
  LUT3 n129_s6 (
    .F(n129_6),
    .I0(ff_cache0_data[3]),
    .I1(ff_cache1_data[3]),
    .I2(ff_priority[0]) 
);
defparam n129_s6.INIT=8'hCA;
  LUT3 n129_s7 (
    .F(n129_7),
    .I0(ff_cache2_data[3]),
    .I1(ff_cache3_data[3]),
    .I2(ff_priority[0]) 
);
defparam n129_s7.INIT=8'hCA;
  LUT3 n130_s6 (
    .F(n130_6),
    .I0(ff_cache0_data[2]),
    .I1(ff_cache1_data[2]),
    .I2(ff_priority[0]) 
);
defparam n130_s6.INIT=8'hCA;
  LUT3 n130_s7 (
    .F(n130_7),
    .I0(ff_cache2_data[2]),
    .I1(ff_cache3_data[2]),
    .I2(ff_priority[0]) 
);
defparam n130_s7.INIT=8'hCA;
  LUT3 n131_s6 (
    .F(n131_6),
    .I0(ff_cache0_data[1]),
    .I1(ff_cache1_data[1]),
    .I2(ff_priority[0]) 
);
defparam n131_s6.INIT=8'hCA;
  LUT3 n131_s7 (
    .F(n131_7),
    .I0(ff_cache2_data[1]),
    .I1(ff_cache3_data[1]),
    .I2(ff_priority[0]) 
);
defparam n131_s7.INIT=8'hCA;
  LUT3 n132_s6 (
    .F(n132_6),
    .I0(ff_cache0_data[0]),
    .I1(ff_cache1_data[0]),
    .I2(ff_priority[0]) 
);
defparam n132_s6.INIT=8'hCA;
  LUT3 n132_s7 (
    .F(n132_7),
    .I0(ff_cache2_data[0]),
    .I1(ff_cache3_data[0]),
    .I2(ff_priority[0]) 
);
defparam n132_s7.INIT=8'hCA;
  LUT3 n476_s6 (
    .F(n476_6),
    .I0(ff_cache0_data_mask[0]),
    .I1(ff_cache0_data_mask[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n476_s6.INIT=8'hCA;
  LUT3 n476_s7 (
    .F(n476_7),
    .I0(ff_cache0_data_mask[2]),
    .I1(ff_cache0_data_mask[3]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n476_s7.INIT=8'hCA;
  LUT3 n479_s6 (
    .F(n479_6),
    .I0(ff_cache0_data[7]),
    .I1(ff_cache0_data[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n479_s6.INIT=8'hCA;
  LUT3 n479_s7 (
    .F(n479_7),
    .I0(ff_cache0_data[23]),
    .I1(ff_cache0_data[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n479_s7.INIT=8'hCA;
  LUT3 n480_s6 (
    .F(n480_6),
    .I0(ff_cache0_data[6]),
    .I1(ff_cache0_data[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n480_s6.INIT=8'hCA;
  LUT3 n480_s7 (
    .F(n480_7),
    .I0(ff_cache0_data[22]),
    .I1(ff_cache0_data[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n480_s7.INIT=8'hCA;
  LUT3 n481_s6 (
    .F(n481_6),
    .I0(ff_cache0_data[5]),
    .I1(ff_cache0_data[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n481_s6.INIT=8'hCA;
  LUT3 n481_s7 (
    .F(n481_7),
    .I0(ff_cache0_data[21]),
    .I1(ff_cache0_data[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n481_s7.INIT=8'hCA;
  LUT3 n482_s6 (
    .F(n482_6),
    .I0(ff_cache0_data[4]),
    .I1(ff_cache0_data[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n482_s6.INIT=8'hCA;
  LUT3 n482_s7 (
    .F(n482_7),
    .I0(ff_cache0_data[20]),
    .I1(ff_cache0_data[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n482_s7.INIT=8'hCA;
  LUT3 n483_s6 (
    .F(n483_6),
    .I0(ff_cache0_data[3]),
    .I1(ff_cache0_data[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n483_s6.INIT=8'hCA;
  LUT3 n483_s7 (
    .F(n483_7),
    .I0(ff_cache0_data[19]),
    .I1(ff_cache0_data[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n483_s7.INIT=8'hCA;
  LUT3 n484_s6 (
    .F(n484_6),
    .I0(ff_cache0_data[2]),
    .I1(ff_cache0_data[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n484_s6.INIT=8'hCA;
  LUT3 n484_s7 (
    .F(n484_7),
    .I0(ff_cache0_data[18]),
    .I1(ff_cache0_data[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n484_s7.INIT=8'hCA;
  LUT3 n485_s6 (
    .F(n485_6),
    .I0(ff_cache0_data[1]),
    .I1(ff_cache0_data[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n485_s6.INIT=8'hCA;
  LUT3 n485_s7 (
    .F(n485_7),
    .I0(ff_cache0_data[17]),
    .I1(ff_cache0_data[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n485_s7.INIT=8'hCA;
  LUT3 n486_s6 (
    .F(n486_6),
    .I0(ff_cache0_data[0]),
    .I1(ff_cache0_data[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n486_s6.INIT=8'hCA;
  LUT3 n486_s7 (
    .F(n486_7),
    .I0(ff_cache0_data[16]),
    .I1(ff_cache0_data[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n486_s7.INIT=8'hCA;
  LUT3 n519_s6 (
    .F(n519_6),
    .I0(ff_cache1_data_mask[0]),
    .I1(ff_cache1_data_mask[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n519_s6.INIT=8'hCA;
  LUT3 n519_s7 (
    .F(n519_7),
    .I0(ff_cache1_data_mask[2]),
    .I1(ff_cache1_data_mask[3]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n519_s7.INIT=8'hCA;
  LUT3 n522_s6 (
    .F(n522_6),
    .I0(ff_cache1_data[7]),
    .I1(ff_cache1_data[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n522_s6.INIT=8'hCA;
  LUT3 n522_s7 (
    .F(n522_7),
    .I0(ff_cache1_data[23]),
    .I1(ff_cache1_data[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n522_s7.INIT=8'hCA;
  LUT3 n523_s6 (
    .F(n523_6),
    .I0(ff_cache1_data[6]),
    .I1(ff_cache1_data[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n523_s6.INIT=8'hCA;
  LUT3 n523_s7 (
    .F(n523_7),
    .I0(ff_cache1_data[22]),
    .I1(ff_cache1_data[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n523_s7.INIT=8'hCA;
  LUT3 n524_s6 (
    .F(n524_6),
    .I0(ff_cache1_data[5]),
    .I1(ff_cache1_data[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n524_s6.INIT=8'hCA;
  LUT3 n524_s7 (
    .F(n524_7),
    .I0(ff_cache1_data[21]),
    .I1(ff_cache1_data[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n524_s7.INIT=8'hCA;
  LUT3 n525_s6 (
    .F(n525_6),
    .I0(ff_cache1_data[4]),
    .I1(ff_cache1_data[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n525_s6.INIT=8'hCA;
  LUT3 n525_s7 (
    .F(n525_7),
    .I0(ff_cache1_data[20]),
    .I1(ff_cache1_data[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n525_s7.INIT=8'hCA;
  LUT3 n526_s6 (
    .F(n526_6),
    .I0(ff_cache1_data[3]),
    .I1(ff_cache1_data[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n526_s6.INIT=8'hCA;
  LUT3 n526_s7 (
    .F(n526_7),
    .I0(ff_cache1_data[19]),
    .I1(ff_cache1_data[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n526_s7.INIT=8'hCA;
  LUT3 n527_s6 (
    .F(n527_6),
    .I0(ff_cache1_data[2]),
    .I1(ff_cache1_data[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n527_s6.INIT=8'hCA;
  LUT3 n527_s7 (
    .F(n527_7),
    .I0(ff_cache1_data[18]),
    .I1(ff_cache1_data[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n527_s7.INIT=8'hCA;
  LUT3 n528_s6 (
    .F(n528_6),
    .I0(ff_cache1_data[1]),
    .I1(ff_cache1_data[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n528_s6.INIT=8'hCA;
  LUT3 n528_s7 (
    .F(n528_7),
    .I0(ff_cache1_data[17]),
    .I1(ff_cache1_data[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n528_s7.INIT=8'hCA;
  LUT3 n529_s6 (
    .F(n529_6),
    .I0(ff_cache1_data[0]),
    .I1(ff_cache1_data[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n529_s6.INIT=8'hCA;
  LUT3 n529_s7 (
    .F(n529_7),
    .I0(ff_cache1_data[16]),
    .I1(ff_cache1_data[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n529_s7.INIT=8'hCA;
  LUT3 n562_s3 (
    .F(n562_6),
    .I0(ff_cache2_data_mask[0]),
    .I1(ff_cache2_data_mask[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n562_s3.INIT=8'hCA;
  LUT3 n562_s4 (
    .F(n562_7),
    .I0(ff_cache2_data_mask[2]),
    .I1(ff_cache2_data_mask[3]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n562_s4.INIT=8'hCA;
  LUT3 n1242_s3 (
    .F(n565_6),
    .I0(ff_cache2_data[7]),
    .I1(ff_cache2_data[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1242_s3.INIT=8'hCA;
  LUT3 n1242_s4 (
    .F(n565_7),
    .I0(ff_cache2_data[23]),
    .I1(ff_cache2_data[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1242_s4.INIT=8'hCA;
  LUT3 n1243_s3 (
    .F(n566_6),
    .I0(ff_cache2_data[6]),
    .I1(ff_cache2_data[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1243_s3.INIT=8'hCA;
  LUT3 n1243_s4 (
    .F(n566_7),
    .I0(ff_cache2_data[22]),
    .I1(ff_cache2_data[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1243_s4.INIT=8'hCA;
  LUT3 n1244_s3 (
    .F(n567_6),
    .I0(ff_cache2_data[5]),
    .I1(ff_cache2_data[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1244_s3.INIT=8'hCA;
  LUT3 n1244_s4 (
    .F(n567_7),
    .I0(ff_cache2_data[21]),
    .I1(ff_cache2_data[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1244_s4.INIT=8'hCA;
  LUT3 n1245_s3 (
    .F(n568_6),
    .I0(ff_cache2_data[4]),
    .I1(ff_cache2_data[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1245_s3.INIT=8'hCA;
  LUT3 n1245_s4 (
    .F(n568_7),
    .I0(ff_cache2_data[20]),
    .I1(ff_cache2_data[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1245_s4.INIT=8'hCA;
  LUT3 n1246_s3 (
    .F(n569_6),
    .I0(ff_cache2_data[3]),
    .I1(ff_cache2_data[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1246_s3.INIT=8'hCA;
  LUT3 n1246_s4 (
    .F(n569_7),
    .I0(ff_cache2_data[19]),
    .I1(ff_cache2_data[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1246_s4.INIT=8'hCA;
  LUT3 n1247_s3 (
    .F(n570_6),
    .I0(ff_cache2_data[2]),
    .I1(ff_cache2_data[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1247_s3.INIT=8'hCA;
  LUT3 n1247_s4 (
    .F(n570_7),
    .I0(ff_cache2_data[18]),
    .I1(ff_cache2_data[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1247_s4.INIT=8'hCA;
  LUT3 n1248_s3 (
    .F(n571_6),
    .I0(ff_cache2_data[1]),
    .I1(ff_cache2_data[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1248_s3.INIT=8'hCA;
  LUT3 n1248_s4 (
    .F(n571_7),
    .I0(ff_cache2_data[17]),
    .I1(ff_cache2_data[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1248_s4.INIT=8'hCA;
  LUT3 n1249_s3 (
    .F(n572_6),
    .I0(ff_cache2_data[0]),
    .I1(ff_cache2_data[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1249_s3.INIT=8'hCA;
  LUT3 n1249_s4 (
    .F(n572_7),
    .I0(ff_cache2_data[16]),
    .I1(ff_cache2_data[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1249_s4.INIT=8'hCA;
  LUT3 n605_s3 (
    .F(n605_6),
    .I0(ff_cache3_data_mask[0]),
    .I1(ff_cache3_data_mask[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n605_s3.INIT=8'hCA;
  LUT3 n605_s4 (
    .F(n605_7),
    .I0(ff_cache3_data_mask[2]),
    .I1(ff_cache3_data_mask[3]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n605_s4.INIT=8'hCA;
  LUT3 n1242_s5 (
    .F(n608_6),
    .I0(ff_cache3_data[7]),
    .I1(ff_cache3_data[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1242_s5.INIT=8'hCA;
  LUT3 n1242_s6 (
    .F(n608_7),
    .I0(ff_cache3_data[23]),
    .I1(ff_cache3_data[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1242_s6.INIT=8'hCA;
  LUT3 n1243_s5 (
    .F(n609_6),
    .I0(ff_cache3_data[6]),
    .I1(ff_cache3_data[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1243_s5.INIT=8'hCA;
  LUT3 n1243_s6 (
    .F(n609_7),
    .I0(ff_cache3_data[22]),
    .I1(ff_cache3_data[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1243_s6.INIT=8'hCA;
  LUT3 n1244_s5 (
    .F(n610_6),
    .I0(ff_cache3_data[5]),
    .I1(ff_cache3_data[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1244_s5.INIT=8'hCA;
  LUT3 n1244_s6 (
    .F(n610_7),
    .I0(ff_cache3_data[21]),
    .I1(ff_cache3_data[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1244_s6.INIT=8'hCA;
  LUT3 n1245_s5 (
    .F(n611_6),
    .I0(ff_cache3_data[4]),
    .I1(ff_cache3_data[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1245_s5.INIT=8'hCA;
  LUT3 n1245_s6 (
    .F(n611_7),
    .I0(ff_cache3_data[20]),
    .I1(ff_cache3_data[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1245_s6.INIT=8'hCA;
  LUT3 n1246_s5 (
    .F(n612_6),
    .I0(ff_cache3_data[3]),
    .I1(ff_cache3_data[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1246_s5.INIT=8'hCA;
  LUT3 n1246_s6 (
    .F(n612_7),
    .I0(ff_cache3_data[19]),
    .I1(ff_cache3_data[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1246_s6.INIT=8'hCA;
  LUT3 n1247_s5 (
    .F(n613_6),
    .I0(ff_cache3_data[2]),
    .I1(ff_cache3_data[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1247_s5.INIT=8'hCA;
  LUT3 n1247_s6 (
    .F(n613_7),
    .I0(ff_cache3_data[18]),
    .I1(ff_cache3_data[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1247_s6.INIT=8'hCA;
  LUT3 n1248_s5 (
    .F(n614_6),
    .I0(ff_cache3_data[1]),
    .I1(ff_cache3_data[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1248_s5.INIT=8'hCA;
  LUT3 n1248_s6 (
    .F(n614_7),
    .I0(ff_cache3_data[17]),
    .I1(ff_cache3_data[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1248_s6.INIT=8'hCA;
  LUT3 n1249_s5 (
    .F(n615_6),
    .I0(ff_cache3_data[0]),
    .I1(ff_cache3_data[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1249_s5.INIT=8'hCA;
  LUT3 n1249_s6 (
    .F(n615_7),
    .I0(ff_cache3_data[16]),
    .I1(ff_cache3_data[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1249_s6.INIT=8'hCA;
  LUT3 n4875_s6 (
    .F(n4875_6),
    .I0(w_command_vram_rdata[7]),
    .I1(w_command_vram_rdata[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4875_s6.INIT=8'hCA;
  LUT3 n4875_s7 (
    .F(n4875_7),
    .I0(w_command_vram_rdata[23]),
    .I1(w_command_vram_rdata[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4875_s7.INIT=8'hCA;
  LUT3 n4876_s6 (
    .F(n4876_6),
    .I0(w_command_vram_rdata[6]),
    .I1(w_command_vram_rdata[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4876_s6.INIT=8'hCA;
  LUT3 n4876_s7 (
    .F(n4876_7),
    .I0(w_command_vram_rdata[22]),
    .I1(w_command_vram_rdata[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4876_s7.INIT=8'hCA;
  LUT3 n4877_s6 (
    .F(n4877_6),
    .I0(w_command_vram_rdata[5]),
    .I1(w_command_vram_rdata[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4877_s6.INIT=8'hCA;
  LUT3 n4877_s7 (
    .F(n4877_7),
    .I0(w_command_vram_rdata[21]),
    .I1(w_command_vram_rdata[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4877_s7.INIT=8'hCA;
  LUT3 n4878_s6 (
    .F(n4878_6),
    .I0(w_command_vram_rdata[4]),
    .I1(w_command_vram_rdata[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4878_s6.INIT=8'hCA;
  LUT3 n4878_s7 (
    .F(n4878_7),
    .I0(w_command_vram_rdata[20]),
    .I1(w_command_vram_rdata[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4878_s7.INIT=8'hCA;
  LUT3 n4879_s6 (
    .F(n4879_6),
    .I0(w_command_vram_rdata[3]),
    .I1(w_command_vram_rdata[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4879_s6.INIT=8'hCA;
  LUT3 n4879_s7 (
    .F(n4879_7),
    .I0(w_command_vram_rdata[19]),
    .I1(w_command_vram_rdata[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4879_s7.INIT=8'hCA;
  LUT3 n4880_s6 (
    .F(n4880_6),
    .I0(w_command_vram_rdata[2]),
    .I1(w_command_vram_rdata[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4880_s6.INIT=8'hCA;
  LUT3 n4880_s7 (
    .F(n4880_7),
    .I0(w_command_vram_rdata[18]),
    .I1(w_command_vram_rdata[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4880_s7.INIT=8'hCA;
  LUT3 n4881_s6 (
    .F(n4881_6),
    .I0(w_command_vram_rdata[1]),
    .I1(w_command_vram_rdata[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4881_s6.INIT=8'hCA;
  LUT3 n4881_s7 (
    .F(n4881_7),
    .I0(w_command_vram_rdata[17]),
    .I1(w_command_vram_rdata[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4881_s7.INIT=8'hCA;
  LUT3 n4882_s6 (
    .F(n4882_6),
    .I0(w_command_vram_rdata[0]),
    .I1(w_command_vram_rdata[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4882_s6.INIT=8'hCA;
  LUT3 n4882_s7 (
    .F(n4882_7),
    .I0(w_command_vram_rdata[16]),
    .I1(w_command_vram_rdata[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4882_s7.INIT=8'hCA;
  LUT2 w_cache2_hit_s0 (
    .F(w_cache2_hit),
    .I0(n55_3),
    .I1(ff_cache2_data_en) 
);
defparam w_cache2_hit_s0.INIT=4'h4;
  LUT3 n5184_s2 (
    .F(n5184_5),
    .I0(ff_cache_vram_address[17]),
    .I1(w_command_vram_address[17]),
    .I2(n5388_7) 
);
defparam n5184_s2.INIT=8'hCA;
  LUT3 n5185_s1 (
    .F(n5185_4),
    .I0(ff_cache_vram_address[16]),
    .I1(w_command_vram_address[16]),
    .I2(n5388_7) 
);
defparam n5185_s1.INIT=8'hCA;
  LUT3 n5186_s1 (
    .F(n5186_4),
    .I0(ff_cache_vram_address[15]),
    .I1(w_command_vram_address[15]),
    .I2(n5388_7) 
);
defparam n5186_s1.INIT=8'hCA;
  LUT3 n5187_s1 (
    .F(n5187_4),
    .I0(ff_cache_vram_address[14]),
    .I1(w_command_vram_address[14]),
    .I2(n5388_7) 
);
defparam n5187_s1.INIT=8'hCA;
  LUT3 n5188_s1 (
    .F(n5188_4),
    .I0(ff_cache_vram_address[13]),
    .I1(w_command_vram_address[13]),
    .I2(n5388_7) 
);
defparam n5188_s1.INIT=8'hCA;
  LUT3 n5189_s1 (
    .F(n5189_4),
    .I0(ff_cache_vram_address[12]),
    .I1(w_command_vram_address[12]),
    .I2(n5388_7) 
);
defparam n5189_s1.INIT=8'hCA;
  LUT3 n5190_s1 (
    .F(n5190_4),
    .I0(ff_cache_vram_address[11]),
    .I1(w_command_vram_address[11]),
    .I2(n5388_7) 
);
defparam n5190_s1.INIT=8'hCA;
  LUT3 n5191_s1 (
    .F(n5191_4),
    .I0(ff_cache_vram_address[10]),
    .I1(w_command_vram_address[10]),
    .I2(n5388_7) 
);
defparam n5191_s1.INIT=8'hCA;
  LUT3 n5192_s1 (
    .F(n5192_4),
    .I0(ff_cache_vram_address[9]),
    .I1(w_command_vram_address[9]),
    .I2(n5388_7) 
);
defparam n5192_s1.INIT=8'hCA;
  LUT3 n5193_s1 (
    .F(n5193_4),
    .I0(ff_cache_vram_address[8]),
    .I1(w_command_vram_address[8]),
    .I2(n5388_7) 
);
defparam n5193_s1.INIT=8'hCA;
  LUT3 n5194_s1 (
    .F(n5194_4),
    .I0(ff_cache_vram_address[7]),
    .I1(w_command_vram_address[7]),
    .I2(n5388_7) 
);
defparam n5194_s1.INIT=8'hCA;
  LUT3 n5195_s1 (
    .F(n5195_4),
    .I0(ff_cache_vram_address[6]),
    .I1(w_command_vram_address[6]),
    .I2(n5388_7) 
);
defparam n5195_s1.INIT=8'hCA;
  LUT3 n5196_s1 (
    .F(n5196_4),
    .I0(ff_cache_vram_address[5]),
    .I1(w_command_vram_address[5]),
    .I2(n5388_7) 
);
defparam n5196_s1.INIT=8'hCA;
  LUT3 n5197_s1 (
    .F(n5197_4),
    .I0(ff_cache_vram_address[4]),
    .I1(w_command_vram_address[4]),
    .I2(n5388_7) 
);
defparam n5197_s1.INIT=8'hCA;
  LUT3 n5198_s1 (
    .F(n5198_4),
    .I0(ff_cache_vram_address[3]),
    .I1(w_command_vram_address[3]),
    .I2(n5388_7) 
);
defparam n5198_s1.INIT=8'hCA;
  LUT3 n5199_s1 (
    .F(n5199_4),
    .I0(ff_cache_vram_address[2]),
    .I1(w_command_vram_address[2]),
    .I2(n5388_7) 
);
defparam n5199_s1.INIT=8'hCA;
  LUT3 n5260_s2 (
    .F(n5260_5),
    .I0(ff_cache_vram_wdata[7]),
    .I1(w_command_vram_rdata[31]),
    .I2(n5388_7) 
);
defparam n5260_s2.INIT=8'hCA;
  LUT3 n5261_s1 (
    .F(n5261_4),
    .I0(ff_cache_vram_wdata[6]),
    .I1(w_command_vram_rdata[30]),
    .I2(n5388_7) 
);
defparam n5261_s1.INIT=8'hCA;
  LUT3 n5262_s1 (
    .F(n5262_4),
    .I0(ff_cache_vram_wdata[5]),
    .I1(w_command_vram_rdata[29]),
    .I2(n5388_7) 
);
defparam n5262_s1.INIT=8'hCA;
  LUT3 n5263_s1 (
    .F(n5263_4),
    .I0(ff_cache_vram_wdata[4]),
    .I1(w_command_vram_rdata[28]),
    .I2(n5388_7) 
);
defparam n5263_s1.INIT=8'hCA;
  LUT3 n5264_s1 (
    .F(n5264_4),
    .I0(ff_cache_vram_wdata[3]),
    .I1(w_command_vram_rdata[27]),
    .I2(n5388_7) 
);
defparam n5264_s1.INIT=8'hCA;
  LUT3 n5265_s1 (
    .F(n5265_4),
    .I0(ff_cache_vram_wdata[2]),
    .I1(w_command_vram_rdata[26]),
    .I2(n5388_7) 
);
defparam n5265_s1.INIT=8'hCA;
  LUT3 n5266_s1 (
    .F(n5266_4),
    .I0(ff_cache_vram_wdata[1]),
    .I1(w_command_vram_rdata[25]),
    .I2(n5388_7) 
);
defparam n5266_s1.INIT=8'hCA;
  LUT3 n5267_s1 (
    .F(n5267_4),
    .I0(ff_cache_vram_wdata[0]),
    .I1(w_command_vram_rdata[24]),
    .I2(n5388_7) 
);
defparam n5267_s1.INIT=8'hCA;
  LUT3 n5268_s2 (
    .F(n5268_5),
    .I0(w_command_vram_rdata[23]),
    .I1(ff_cache_vram_wdata[7]),
    .I2(n5388_7) 
);
defparam n5268_s2.INIT=8'hAC;
  LUT3 n5269_s1 (
    .F(n5269_4),
    .I0(w_command_vram_rdata[22]),
    .I1(ff_cache_vram_wdata[6]),
    .I2(n5388_7) 
);
defparam n5269_s1.INIT=8'hAC;
  LUT3 n5270_s1 (
    .F(n5270_4),
    .I0(w_command_vram_rdata[21]),
    .I1(ff_cache_vram_wdata[5]),
    .I2(n5388_7) 
);
defparam n5270_s1.INIT=8'hAC;
  LUT3 n5271_s1 (
    .F(n5271_4),
    .I0(w_command_vram_rdata[20]),
    .I1(ff_cache_vram_wdata[4]),
    .I2(n5388_7) 
);
defparam n5271_s1.INIT=8'hAC;
  LUT3 n5272_s1 (
    .F(n5272_4),
    .I0(w_command_vram_rdata[19]),
    .I1(ff_cache_vram_wdata[3]),
    .I2(n5388_7) 
);
defparam n5272_s1.INIT=8'hAC;
  LUT3 n5273_s1 (
    .F(n5273_4),
    .I0(w_command_vram_rdata[18]),
    .I1(ff_cache_vram_wdata[2]),
    .I2(n5388_7) 
);
defparam n5273_s1.INIT=8'hAC;
  LUT3 n5274_s1 (
    .F(n5274_4),
    .I0(w_command_vram_rdata[17]),
    .I1(ff_cache_vram_wdata[1]),
    .I2(n5388_7) 
);
defparam n5274_s1.INIT=8'hAC;
  LUT3 n5275_s1 (
    .F(n5275_4),
    .I0(w_command_vram_rdata[16]),
    .I1(ff_cache_vram_wdata[0]),
    .I2(n5388_7) 
);
defparam n5275_s1.INIT=8'hAC;
  LUT3 n5276_s2 (
    .F(n5276_5),
    .I0(w_command_vram_rdata[15]),
    .I1(ff_cache_vram_wdata[7]),
    .I2(n5388_7) 
);
defparam n5276_s2.INIT=8'hAC;
  LUT3 n5277_s1 (
    .F(n5277_4),
    .I0(w_command_vram_rdata[14]),
    .I1(ff_cache_vram_wdata[6]),
    .I2(n5388_7) 
);
defparam n5277_s1.INIT=8'hAC;
  LUT3 n5278_s1 (
    .F(n5278_4),
    .I0(w_command_vram_rdata[13]),
    .I1(ff_cache_vram_wdata[5]),
    .I2(n5388_7) 
);
defparam n5278_s1.INIT=8'hAC;
  LUT3 n5279_s1 (
    .F(n5279_4),
    .I0(w_command_vram_rdata[12]),
    .I1(ff_cache_vram_wdata[4]),
    .I2(n5388_7) 
);
defparam n5279_s1.INIT=8'hAC;
  LUT3 n5280_s1 (
    .F(n5280_4),
    .I0(w_command_vram_rdata[11]),
    .I1(ff_cache_vram_wdata[3]),
    .I2(n5388_7) 
);
defparam n5280_s1.INIT=8'hAC;
  LUT3 n5281_s1 (
    .F(n5281_4),
    .I0(w_command_vram_rdata[10]),
    .I1(ff_cache_vram_wdata[2]),
    .I2(n5388_7) 
);
defparam n5281_s1.INIT=8'hAC;
  LUT3 n5282_s1 (
    .F(n5282_4),
    .I0(w_command_vram_rdata[9]),
    .I1(ff_cache_vram_wdata[1]),
    .I2(n5388_7) 
);
defparam n5282_s1.INIT=8'hAC;
  LUT3 n5283_s1 (
    .F(n5283_4),
    .I0(w_command_vram_rdata[8]),
    .I1(ff_cache_vram_wdata[0]),
    .I2(n5388_7) 
);
defparam n5283_s1.INIT=8'hAC;
  LUT3 n5284_s2 (
    .F(n5284_5),
    .I0(w_command_vram_rdata[7]),
    .I1(ff_cache_vram_wdata[7]),
    .I2(n5388_7) 
);
defparam n5284_s2.INIT=8'hAC;
  LUT3 n5285_s1 (
    .F(n5285_4),
    .I0(w_command_vram_rdata[6]),
    .I1(ff_cache_vram_wdata[6]),
    .I2(n5388_7) 
);
defparam n5285_s1.INIT=8'hAC;
  LUT3 n5286_s1 (
    .F(n5286_4),
    .I0(w_command_vram_rdata[5]),
    .I1(ff_cache_vram_wdata[5]),
    .I2(n5388_7) 
);
defparam n5286_s1.INIT=8'hAC;
  LUT3 n5287_s1 (
    .F(n5287_4),
    .I0(w_command_vram_rdata[4]),
    .I1(ff_cache_vram_wdata[4]),
    .I2(n5388_7) 
);
defparam n5287_s1.INIT=8'hAC;
  LUT3 n5288_s1 (
    .F(n5288_4),
    .I0(w_command_vram_rdata[3]),
    .I1(ff_cache_vram_wdata[3]),
    .I2(n5388_7) 
);
defparam n5288_s1.INIT=8'hAC;
  LUT3 n5289_s1 (
    .F(n5289_4),
    .I0(w_command_vram_rdata[2]),
    .I1(ff_cache_vram_wdata[2]),
    .I2(n5388_7) 
);
defparam n5289_s1.INIT=8'hAC;
  LUT3 n5290_s1 (
    .F(n5290_4),
    .I0(w_command_vram_rdata[1]),
    .I1(ff_cache_vram_wdata[1]),
    .I2(n5388_7) 
);
defparam n5290_s1.INIT=8'hAC;
  LUT3 n5291_s1 (
    .F(n5291_4),
    .I0(w_command_vram_rdata[0]),
    .I1(ff_cache_vram_wdata[0]),
    .I2(n5388_7) 
);
defparam n5291_s1.INIT=8'hAC;
  LUT4 n5965_s6 (
    .F(n5965_9),
    .I0(n5965_10),
    .I1(n5965_11),
    .I2(n85_9),
    .I3(n5965_12) 
);
defparam n5965_s6.INIT=16'h11F0;
  LUT4 n5966_s6 (
    .F(n5966_9),
    .I0(n5965_12),
    .I1(n86_9),
    .I2(n5966_10),
    .I3(n5966_11) 
);
defparam n5966_s6.INIT=16'h000E;
  LUT4 n5967_s6 (
    .F(n5967_9),
    .I0(n5967_10),
    .I1(n5967_11),
    .I2(n87_9),
    .I3(n5965_12) 
);
defparam n5967_s6.INIT=16'h11F0;
  LUT4 n5968_s6 (
    .F(n5968_9),
    .I0(n5968_10),
    .I1(n5968_11),
    .I2(n88_9),
    .I3(n5965_12) 
);
defparam n5968_s6.INIT=16'h11F0;
  LUT4 n5969_s6 (
    .F(n5969_9),
    .I0(n5969_10),
    .I1(n5969_11),
    .I2(n89_9),
    .I3(n5965_12) 
);
defparam n5969_s6.INIT=16'h11F0;
  LUT4 n5970_s6 (
    .F(n5970_9),
    .I0(n5970_10),
    .I1(n5970_11),
    .I2(n90_9),
    .I3(n5965_12) 
);
defparam n5970_s6.INIT=16'h11F0;
  LUT4 n5971_s6 (
    .F(n5971_9),
    .I0(n5971_10),
    .I1(n5971_11),
    .I2(n91_9),
    .I3(n5965_12) 
);
defparam n5971_s6.INIT=16'h11F0;
  LUT4 n5972_s6 (
    .F(n5972_9),
    .I0(n5972_10),
    .I1(n5972_11),
    .I2(n92_9),
    .I3(n5965_12) 
);
defparam n5972_s6.INIT=16'h11F0;
  LUT4 n5973_s6 (
    .F(n5973_9),
    .I0(n5973_10),
    .I1(n5973_11),
    .I2(n93_9),
    .I3(n5965_12) 
);
defparam n5973_s6.INIT=16'h11F0;
  LUT4 n5974_s6 (
    .F(n5974_9),
    .I0(n5974_10),
    .I1(n5974_11),
    .I2(n94_9),
    .I3(n5965_12) 
);
defparam n5974_s6.INIT=16'h11F0;
  LUT4 n5975_s6 (
    .F(n5975_9),
    .I0(n5975_10),
    .I1(n5975_11),
    .I2(n95_9),
    .I3(n5965_12) 
);
defparam n5975_s6.INIT=16'h11F0;
  LUT4 n5976_s6 (
    .F(n5976_9),
    .I0(n5976_10),
    .I1(n5976_11),
    .I2(n96_9),
    .I3(n5965_12) 
);
defparam n5976_s6.INIT=16'h11F0;
  LUT4 n5977_s6 (
    .F(n5977_9),
    .I0(n5977_10),
    .I1(n5977_11),
    .I2(n97_9),
    .I3(n5965_12) 
);
defparam n5977_s6.INIT=16'h11F0;
  LUT4 n5978_s6 (
    .F(n5978_9),
    .I0(n5978_10),
    .I1(n5978_11),
    .I2(n98_9),
    .I3(n5965_12) 
);
defparam n5978_s6.INIT=16'h11F0;
  LUT4 n5979_s6 (
    .F(n5979_9),
    .I0(n5979_10),
    .I1(n5979_11),
    .I2(n99_9),
    .I3(n5965_12) 
);
defparam n5979_s6.INIT=16'h11F0;
  LUT4 n5980_s6 (
    .F(n5980_9),
    .I0(n5980_10),
    .I1(n5980_11),
    .I2(n100_9),
    .I3(n5965_12) 
);
defparam n5980_s6.INIT=16'h11F0;
  LUT4 n5981_s1 (
    .F(n5981_4),
    .I0(n5981_5),
    .I1(n5981_6),
    .I2(n101_9),
    .I3(n5981_20) 
);
defparam n5981_s1.INIT=16'h11F0;
  LUT4 n5982_s1 (
    .F(n5982_4),
    .I0(n5982_5),
    .I1(n5982_19),
    .I2(n5982_7),
    .I3(n5982_29) 
);
defparam n5982_s1.INIT=16'hFFF4;
  LUT3 n5983_s1 (
    .F(n5983_4),
    .I0(n5983_5),
    .I1(n5983_18),
    .I2(n5983_7) 
);
defparam n5983_s1.INIT=8'hB0;
  LUT4 n5984_s1 (
    .F(n5984_4),
    .I0(n5981_20),
    .I1(n104_9),
    .I2(n5984_5),
    .I3(n5984_6) 
);
defparam n5984_s1.INIT=16'h000E;
  LUT4 n5985_s1 (
    .F(n5985_4),
    .I0(n5985_5),
    .I1(n5985_6),
    .I2(n105_9),
    .I3(n5981_20) 
);
defparam n5985_s1.INIT=16'h11F0;
  LUT4 n5986_s1 (
    .F(n5986_4),
    .I0(n5986_5),
    .I1(n5986_6),
    .I2(n106_9),
    .I3(n5981_20) 
);
defparam n5986_s1.INIT=16'h11F0;
  LUT4 n5987_s1 (
    .F(n5987_4),
    .I0(n5987_5),
    .I1(n5987_6),
    .I2(n107_9),
    .I3(n5981_20) 
);
defparam n5987_s1.INIT=16'h11F0;
  LUT4 n5988_s1 (
    .F(n5988_4),
    .I0(n5981_20),
    .I1(n108_9),
    .I2(n5988_5),
    .I3(n5988_6) 
);
defparam n5988_s1.INIT=16'h000E;
  LUT4 n5989_s1 (
    .F(n5989_4),
    .I0(n5981_20),
    .I1(n109_9),
    .I2(n5989_5),
    .I3(n5989_6) 
);
defparam n5989_s1.INIT=16'h000E;
  LUT4 n5990_s1 (
    .F(n5990_4),
    .I0(n5981_20),
    .I1(n110_9),
    .I2(n5990_5),
    .I3(n5990_6) 
);
defparam n5990_s1.INIT=16'h000E;
  LUT4 n5991_s1 (
    .F(n5991_4),
    .I0(n5991_5),
    .I1(n5991_6),
    .I2(n111_9),
    .I3(n5981_20) 
);
defparam n5991_s1.INIT=16'h11F0;
  LUT4 n5992_s1 (
    .F(n5992_4),
    .I0(n5992_5),
    .I1(n5992_6),
    .I2(n112_9),
    .I3(n5981_20) 
);
defparam n5992_s1.INIT=16'h11F0;
  LUT4 n5993_s1 (
    .F(n5993_4),
    .I0(n5993_5),
    .I1(n5993_6),
    .I2(n113_9),
    .I3(n5981_20) 
);
defparam n5993_s1.INIT=16'h11F0;
  LUT4 n5994_s1 (
    .F(n5994_4),
    .I0(n5994_5),
    .I1(n5983_18),
    .I2(n5994_6),
    .I3(n5994_27) 
);
defparam n5994_s1.INIT=16'h0007;
  LUT4 n5995_s1 (
    .F(n5995_4),
    .I0(n5981_20),
    .I1(n115_9),
    .I2(n5995_5),
    .I3(n5995_6) 
);
defparam n5995_s1.INIT=16'h000E;
  LUT4 n5996_s1 (
    .F(n5996_4),
    .I0(n5981_20),
    .I1(n116_9),
    .I2(n5996_5),
    .I3(n5996_6) 
);
defparam n5996_s1.INIT=16'h000E;
  LUT4 n5997_s1 (
    .F(n5997_4),
    .I0(n5997_5),
    .I1(n5997_6),
    .I2(n117_9),
    .I3(n5981_20) 
);
defparam n5997_s1.INIT=16'h11F0;
  LUT3 n5998_s1 (
    .F(n5998_4),
    .I0(n5998_5),
    .I1(n5982_19),
    .I2(n5998_6) 
);
defparam n5998_s1.INIT=8'h4F;
  LUT4 n5999_s1 (
    .F(n5999_4),
    .I0(n5999_5),
    .I1(n5999_6),
    .I2(n119_9),
    .I3(n5981_20) 
);
defparam n5999_s1.INIT=16'h11F0;
  LUT4 n6000_s1 (
    .F(n6000_4),
    .I0(n5981_20),
    .I1(n120_9),
    .I2(n6000_5),
    .I3(n6000_6) 
);
defparam n6000_s1.INIT=16'h000E;
  LUT4 n6001_s1 (
    .F(n6001_4),
    .I0(n5981_20),
    .I1(n121_9),
    .I2(n6001_5),
    .I3(n6001_6) 
);
defparam n6001_s1.INIT=16'h000E;
  LUT4 n6002_s1 (
    .F(n6002_4),
    .I0(n6002_5),
    .I1(n6002_6),
    .I2(n122_9),
    .I3(n5981_20) 
);
defparam n6002_s1.INIT=16'h11F0;
  LUT4 n6003_s1 (
    .F(n6003_4),
    .I0(n5981_20),
    .I1(n123_9),
    .I2(n6003_5),
    .I3(n6003_6) 
);
defparam n6003_s1.INIT=16'h000E;
  LUT4 n6004_s1 (
    .F(n6004_4),
    .I0(n6004_5),
    .I1(n6004_6),
    .I2(n124_9),
    .I3(n5981_20) 
);
defparam n6004_s1.INIT=16'h11F0;
  LUT4 n6005_s1 (
    .F(n6005_4),
    .I0(n5981_20),
    .I1(n125_9),
    .I2(n6005_5),
    .I3(n6005_6) 
);
defparam n6005_s1.INIT=16'h000E;
  LUT4 n6006_s1 (
    .F(n6006_4),
    .I0(n6006_5),
    .I1(n6006_6),
    .I2(n126_9),
    .I3(n5981_20) 
);
defparam n6006_s1.INIT=16'h11F0;
  LUT4 n6007_s1 (
    .F(n6007_4),
    .I0(n5981_20),
    .I1(n127_9),
    .I2(n6007_5),
    .I3(n6007_6) 
);
defparam n6007_s1.INIT=16'h000E;
  LUT4 n6008_s1 (
    .F(n6008_4),
    .I0(n6008_5),
    .I1(n6008_6),
    .I2(n128_9),
    .I3(n5981_20) 
);
defparam n6008_s1.INIT=16'h11F0;
  LUT4 n6009_s1 (
    .F(n6009_4),
    .I0(n6009_5),
    .I1(n6009_6),
    .I2(n129_9),
    .I3(n5981_20) 
);
defparam n6009_s1.INIT=16'h11F0;
  LUT4 n6010_s1 (
    .F(n6010_4),
    .I0(n5981_20),
    .I1(n130_9),
    .I2(n6010_5),
    .I3(n6010_6) 
);
defparam n6010_s1.INIT=16'h000E;
  LUT4 n6011_s1 (
    .F(n6011_4),
    .I0(n5981_20),
    .I1(n131_9),
    .I2(n6011_5),
    .I3(n6011_6) 
);
defparam n6011_s1.INIT=16'h000E;
  LUT4 n6012_s1 (
    .F(n6012_4),
    .I0(n6012_5),
    .I1(n6012_6),
    .I2(n132_9),
    .I3(n5981_20) 
);
defparam n6012_s1.INIT=16'h11F0;
  LUT4 n6013_s6 (
    .F(n6013_9),
    .I0(n6013_10),
    .I1(n6013_11),
    .I2(n6013_12),
    .I3(ff_priority[1]) 
);
defparam n6013_s6.INIT=16'h0305;
  LUT4 n6014_s6 (
    .F(n6014_9),
    .I0(n6014_10),
    .I1(n6014_11),
    .I2(n5965_12),
    .I3(n6014_12) 
);
defparam n6014_s6.INIT=16'h00F1;
  LUT3 n6015_s6 (
    .F(n6015_9),
    .I0(n6015_10),
    .I1(n6015_11),
    .I2(n5982_19) 
);
defparam n6015_s6.INIT=8'h35;
  LUT4 n6016_s6 (
    .F(n6016_9),
    .I0(n6016_10),
    .I1(n6016_11),
    .I2(n6016_12),
    .I3(ff_priority[1]) 
);
defparam n6016_s6.INIT=16'h0305;
  LUT3 ff_cache0_already_read_s4 (
    .F(ff_cache0_already_read_8),
    .I0(ff_cache0_already_read_9),
    .I1(ff_cache0_already_read_15),
    .I2(ff_cache0_already_read_19) 
);
defparam ff_cache0_already_read_s4.INIT=8'hE0;
  LUT4 ff_cache1_already_read_s4 (
    .F(ff_cache1_already_read_8),
    .I0(ff_cache1_already_read_16),
    .I1(ff_cache1_already_read_10),
    .I2(n5388_7),
    .I3(ff_cache1_already_read_11) 
);
defparam ff_cache1_already_read_s4.INIT=16'hF800;
  LUT3 ff_cache2_already_read_s4 (
    .F(ff_cache2_already_read_8),
    .I0(ff_cache2_already_read_9),
    .I1(ff_cache2_already_read_14),
    .I2(ff_cache2_already_read_11) 
);
defparam ff_cache2_already_read_s4.INIT=8'hE0;
  LUT2 ff_cache3_already_read_s5 (
    .F(ff_cache3_already_read_9),
    .I0(ff_cache0_already_read_19),
    .I1(ff_cache3_already_read_10) 
);
defparam ff_cache3_already_read_s5.INIT=4'h8;
  LUT4 ff_flush_state_2_s3 (
    .F(ff_flush_state_1_7),
    .I0(ff_cache_vram_rdata_en_8),
    .I1(ff_flush_state_2_9),
    .I2(w_command_vram_valid),
    .I3(ff_flush_state_2_10) 
);
defparam ff_flush_state_2_s3.INIT=16'h01FF;
  LUT4 n6822_s3 (
    .F(n6823_7),
    .I0(n6822_11),
    .I1(n6822_23),
    .I2(n6822_19),
    .I3(ff_start) 
);
defparam n6822_s3.INIT=16'hFF40;
  LUT4 ff_cache0_address_16_s5 (
    .F(ff_cache0_address_16_10),
    .I0(ff_cache0_address_16_24),
    .I1(ff_cache0_address_16_20),
    .I2(ff_cache0_address_16_13),
    .I3(ff_cache0_already_read_19) 
);
defparam ff_cache0_address_16_s5.INIT=16'h8F00;
  LUT4 ff_cache0_data_31_s5 (
    .F(ff_cache0_data_31_10),
    .I0(ff_cache0_data_31_15),
    .I1(ff_cache0_data_31_12),
    .I2(ff_cache0_data_31_13),
    .I3(ff_cache0_already_read_19) 
);
defparam ff_cache0_data_31_s5.INIT=16'hF800;
  LUT4 ff_cache0_data_23_s5 (
    .F(ff_cache0_data_23_10),
    .I0(ff_cache0_data_31_12),
    .I1(ff_cache0_data_23_14),
    .I2(ff_cache0_data_23_12),
    .I3(ff_cache0_already_read_19) 
);
defparam ff_cache0_data_23_s5.INIT=16'hF800;
  LUT4 ff_cache0_data_15_s5 (
    .F(ff_cache0_data_15_10),
    .I0(ff_cache0_data_31_12),
    .I1(ff_cache0_data_15_14),
    .I2(ff_cache0_data_15_12),
    .I3(ff_cache0_already_read_19) 
);
defparam ff_cache0_data_15_s5.INIT=16'hF800;
  LUT4 ff_cache0_data_7_s5 (
    .F(ff_cache0_data_7_10),
    .I0(ff_cache0_data_31_12),
    .I1(ff_cache0_data_7_14),
    .I2(ff_cache0_data_7_12),
    .I3(ff_cache0_already_read_19) 
);
defparam ff_cache0_data_7_s5.INIT=16'hF800;
  LUT4 ff_cache1_address_17_s5 (
    .F(ff_cache1_address_17_10),
    .I0(n5388_7),
    .I1(ff_cache1_address_17_11),
    .I2(ff_cache1_address_17_12),
    .I3(ff_cache1_already_read_11) 
);
defparam ff_cache1_address_17_s5.INIT=16'hFE00;
  LUT4 ff_cache1_data_31_s5 (
    .F(ff_cache1_data_31_10),
    .I0(ff_cache1_data_31_18),
    .I1(ff_cache0_data_31_15),
    .I2(ff_cache1_data_31_12),
    .I3(ff_cache1_data_31_13) 
);
defparam ff_cache1_data_31_s5.INIT=16'hF400;
  LUT4 ff_cache1_data_23_s5 (
    .F(ff_cache1_data_23_10),
    .I0(ff_cache1_data_31_18),
    .I1(ff_cache0_data_23_14),
    .I2(ff_cache1_data_23_11),
    .I3(ff_cache1_data_31_13) 
);
defparam ff_cache1_data_23_s5.INIT=16'hF400;
  LUT4 ff_cache1_data_15_s5 (
    .F(ff_cache1_data_15_10),
    .I0(ff_cache1_data_31_18),
    .I1(ff_cache0_data_15_14),
    .I2(ff_cache1_data_15_11),
    .I3(ff_cache1_data_31_13) 
);
defparam ff_cache1_data_15_s5.INIT=16'hF400;
  LUT4 ff_cache1_data_7_s5 (
    .F(ff_cache1_data_7_10),
    .I0(ff_cache1_data_31_18),
    .I1(ff_cache0_data_7_14),
    .I2(ff_cache1_data_7_11),
    .I3(ff_cache1_data_31_13) 
);
defparam ff_cache1_data_7_s5.INIT=16'hF400;
  LUT4 ff_cache2_address_17_s5 (
    .F(ff_cache2_address_17_10),
    .I0(ff_cache2_address_17_11),
    .I1(ff_cache2_address_17_12),
    .I2(ff_cache2_already_read_14),
    .I3(ff_cache0_already_read_19) 
);
defparam ff_cache2_address_17_s5.INIT=16'hF400;
  LUT2 ff_cache2_data_31_s5 (
    .F(ff_cache2_data_31_10),
    .I0(ff_cache2_data_31_11),
    .I1(ff_cache2_already_read_11) 
);
defparam ff_cache2_data_31_s5.INIT=4'h4;
  LUT2 ff_cache2_data_23_s5 (
    .F(ff_cache2_data_23_10),
    .I0(ff_cache2_data_23_11),
    .I1(ff_cache2_already_read_11) 
);
defparam ff_cache2_data_23_s5.INIT=4'h4;
  LUT2 ff_cache2_data_15_s5 (
    .F(ff_cache2_data_15_10),
    .I0(ff_cache2_data_15_11),
    .I1(ff_cache2_already_read_11) 
);
defparam ff_cache2_data_15_s5.INIT=4'h4;
  LUT2 ff_cache2_data_7_s5 (
    .F(ff_cache2_data_7_10),
    .I0(ff_cache2_data_7_11),
    .I1(ff_cache2_already_read_11) 
);
defparam ff_cache2_data_7_s5.INIT=4'h4;
  LUT4 ff_cache3_address_17_s5 (
    .F(ff_cache3_address_17_10),
    .I0(ff_cache3_address_17_11),
    .I1(ff_cache2_address_17_12),
    .I2(ff_cache3_address_17_19),
    .I3(ff_cache0_already_read_19) 
);
defparam ff_cache3_address_17_s5.INIT=16'hF400;
  LUT2 ff_cache3_data_31_s5 (
    .F(ff_cache3_data_31_10),
    .I0(ff_cache3_data_31_11),
    .I1(ff_cache3_data_31_17) 
);
defparam ff_cache3_data_31_s5.INIT=4'h4;
  LUT2 ff_cache3_data_23_s5 (
    .F(ff_cache3_data_23_10),
    .I0(ff_cache3_data_23_11),
    .I1(ff_cache3_data_31_17) 
);
defparam ff_cache3_data_23_s5.INIT=4'h4;
  LUT2 ff_cache3_data_15_s5 (
    .F(ff_cache3_data_15_10),
    .I0(ff_cache3_data_15_11),
    .I1(ff_cache3_data_31_17) 
);
defparam ff_cache3_data_15_s5.INIT=4'h4;
  LUT2 ff_cache3_data_7_s5 (
    .F(ff_cache3_data_7_10),
    .I0(ff_cache3_data_7_11),
    .I1(ff_cache3_data_31_17) 
);
defparam ff_cache3_data_7_s5.INIT=4'h4;
  LUT2 ff_cache_vram_rdata_7_s6 (
    .F(ff_cache_vram_rdata_7_9),
    .I0(ff_cache_vram_rdata_en_7),
    .I1(ff_cache0_already_read_19) 
);
defparam ff_cache_vram_rdata_7_s6.INIT=4'h4;
  LUT4 ff_cache0_data_en_s3 (
    .F(ff_cache0_data_en_8),
    .I0(ff_cache0_data_en_14),
    .I1(ff_cache0_data_en_12),
    .I2(n6822_19),
    .I3(ff_start) 
);
defparam ff_cache0_data_en_s3.INIT=16'hFF10;
  LUT4 ff_cache1_data_en_s3 (
    .F(ff_cache1_data_en_8),
    .I0(ff_flush_state[2]),
    .I1(ff_cache1_data_en_9),
    .I2(ff_cache1_data_en_13),
    .I3(ff_start) 
);
defparam ff_cache1_data_en_s3.INIT=16'hFFE0;
  LUT4 ff_cache2_data_en_s3 (
    .F(ff_cache2_data_en_8),
    .I0(ff_cache2_data_en_9),
    .I1(ff_cache_vram_rdata_en_8),
    .I2(ff_cache2_data_en_10),
    .I3(ff_start) 
);
defparam ff_cache2_data_en_s3.INIT=16'hFFB0;
  LUT4 ff_cache3_data_en_s3 (
    .F(ff_cache3_data_en_8),
    .I0(ff_cache3_already_read_10),
    .I1(ff_cache_vram_rdata_en_8),
    .I2(ff_cache3_data_en_9),
    .I3(ff_start) 
);
defparam ff_cache3_data_en_s3.INIT=16'hFFB0;
  LUT4 ff_busy_s3 (
    .F(ff_busy_8),
    .I0(w_command_vram_valid),
    .I1(ff_busy_9),
    .I2(ff_busy_12),
    .I3(ff_flush_state_2_10) 
);
defparam ff_busy_s3.INIT=16'h10FF;
  LUT4 ff_cache0_data_mask_2_s6 (
    .F(ff_cache0_data_mask_2_11),
    .I0(ff_cache0_data_mask_2_12),
    .I1(ff_cache0_data_mask_2_18),
    .I2(ff_cache0_data_mask_2_20),
    .I3(ff_cache0_data_mask_2_15) 
);
defparam ff_cache0_data_mask_2_s6.INIT=16'h1F00;
  LUT4 ff_cache0_data_mask_1_s5 (
    .F(ff_cache0_data_mask_1_10),
    .I0(ff_cache0_data_mask_2_12),
    .I1(ff_cache0_data_mask_1_13),
    .I2(ff_cache0_data_mask_2_20),
    .I3(ff_cache0_data_mask_2_15) 
);
defparam ff_cache0_data_mask_1_s5.INIT=16'h1F00;
  LUT4 ff_cache0_data_mask_0_s5 (
    .F(ff_cache0_data_mask_0_10),
    .I0(ff_cache0_data_mask_2_12),
    .I1(ff_cache0_data_mask_0_13),
    .I2(ff_cache0_data_mask_2_20),
    .I3(ff_cache0_data_mask_2_15) 
);
defparam ff_cache0_data_mask_0_s5.INIT=16'h1F00;
  LUT4 ff_cache3_data_mask_3_s6 (
    .F(ff_cache3_data_mask_3_11),
    .I0(ff_cache3_data_mask_3_12),
    .I1(ff_cache3_data_mask_3_13),
    .I2(ff_cache3_data_mask_3_20),
    .I3(ff_cache3_data_mask_3_15) 
);
defparam ff_cache3_data_mask_3_s6.INIT=16'h8F00;
  LUT4 ff_cache3_data_mask_2_s5 (
    .F(ff_cache3_data_mask_2_10),
    .I0(ff_cache3_data_mask_2_11),
    .I1(ff_cache3_data_mask_3_13),
    .I2(ff_cache3_data_mask_3_20),
    .I3(ff_cache3_data_mask_3_15) 
);
defparam ff_cache3_data_mask_2_s5.INIT=16'h8F00;
  LUT4 ff_cache3_data_mask_1_s5 (
    .F(ff_cache3_data_mask_1_10),
    .I0(ff_cache3_data_mask_1_11),
    .I1(ff_cache3_data_mask_3_13),
    .I2(ff_cache3_data_mask_3_20),
    .I3(ff_cache3_data_mask_3_15) 
);
defparam ff_cache3_data_mask_1_s5.INIT=16'h8F00;
  LUT4 ff_cache3_data_mask_0_s5 (
    .F(ff_cache3_data_mask_0_10),
    .I0(ff_cache3_data_mask_0_11),
    .I1(ff_cache3_data_mask_3_13),
    .I2(ff_cache3_data_mask_3_20),
    .I3(ff_cache3_data_mask_3_15) 
);
defparam ff_cache3_data_mask_0_s5.INIT=16'h8F00;
  LUT4 ff_cache0_data_mask_3_s5 (
    .F(ff_cache0_data_mask_3_10),
    .I0(ff_cache0_data_mask_2_12),
    .I1(ff_cache0_data_mask_3_13),
    .I2(ff_cache0_data_mask_2_20),
    .I3(ff_cache0_data_mask_2_15) 
);
defparam ff_cache0_data_mask_3_s5.INIT=16'h1F00;
  LUT4 ff_vram_valid_s4 (
    .F(ff_vram_valid_7),
    .I0(ff_vram_valid_8_34),
    .I1(ff_vram_valid_9),
    .I2(ff_cache_flush_start),
    .I3(ff_start) 
);
defparam ff_vram_valid_s4.INIT=16'hFF0E;
  LUT2 ff_cache1_data_mask_3_s7 (
    .F(ff_cache1_data_mask_3_12),
    .I0(ff_cache1_data_mask_3_13),
    .I1(ff_cache1_data_mask_3_14) 
);
defparam ff_cache1_data_mask_3_s7.INIT=4'h4;
  LUT2 ff_cache1_data_mask_2_s6 (
    .F(ff_cache1_data_mask_2_11),
    .I0(ff_cache1_data_mask_3_13),
    .I1(ff_cache1_data_mask_2_12) 
);
defparam ff_cache1_data_mask_2_s6.INIT=4'h4;
  LUT2 ff_cache1_data_mask_1_s6 (
    .F(ff_cache1_data_mask_1_11),
    .I0(ff_cache1_data_mask_3_13),
    .I1(ff_cache1_data_mask_1_12) 
);
defparam ff_cache1_data_mask_1_s6.INIT=4'h4;
  LUT2 ff_cache1_data_mask_0_s6 (
    .F(ff_cache1_data_mask_0_11),
    .I0(ff_cache1_data_mask_3_13),
    .I1(ff_cache1_data_mask_0_12) 
);
defparam ff_cache1_data_mask_0_s6.INIT=4'h4;
  LUT4 n6535_s3 (
    .F(n6535_8),
    .I0(ff_cache_flush_start),
    .I1(n6535_12),
    .I2(n6535_10),
    .I3(ff_start) 
);
defparam n6535_s3.INIT=16'h00FE;
  LUT3 n6533_s5 (
    .F(n6533_10),
    .I0(n6533_11),
    .I1(ff_cache_flush_start),
    .I2(ff_start) 
);
defparam n6533_s5.INIT=8'h0E;
  LUT4 n6826_s4 (
    .F(n6826_9),
    .I0(w_cache_vram_rdata_en),
    .I1(n5388_7),
    .I2(ff_cache_flush_start),
    .I3(ff_start) 
);
defparam n6826_s4.INIT=16'h00F1;
  LUT4 n6824_s6 (
    .F(n6824_11),
    .I0(n6824_12),
    .I1(ff_flush_state_2_9),
    .I2(ff_start),
    .I3(w_command_vram_valid) 
);
defparam n6824_s6.INIT=16'h000E;
  LUT4 n6823_s3 (
    .F(n6823_9),
    .I0(n6823_12),
    .I1(ff_priority[0]),
    .I2(ff_start),
    .I3(ff_cache0_address_16_24) 
);
defparam n6823_s3.INIT=16'h0A03;
  LUT4 n6822_s4 (
    .F(n6822_10),
    .I0(n6822_14),
    .I1(n6822_25),
    .I2(ff_start),
    .I3(ff_cache0_address_16_24) 
);
defparam n6822_s4.INIT=16'h0C0A;
  LUT3 n5964_s4 (
    .F(n5964_9),
    .I0(n5964_10),
    .I1(n5964_22),
    .I2(n5964_12) 
);
defparam n5964_s4.INIT=8'hB0;
  LUT4 w_cache_flush_end_s (
    .F(w_cache_flush_end),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]),
    .I2(w_command_vram_valid),
    .I3(ff_flush_state[0]) 
);
defparam w_cache_flush_end_s.INIT=16'h0100;
  LUT3 n5388_s2 (
    .F(n5388_7),
    .I0(ff_busy),
    .I1(w_command_vram_valid),
    .I2(ff_cache_vram_valid) 
);
defparam n5388_s2.INIT=8'hEF;
  LUT3 n5114_s7 (
    .F(n5114_8),
    .I0(n479_9),
    .I1(n4875_9),
    .I2(n5388_7) 
);
defparam n5114_s7.INIT=8'hCA;
  LUT3 n5115_s5 (
    .F(n5115_7),
    .I0(n480_9),
    .I1(n4876_9),
    .I2(n5388_7) 
);
defparam n5115_s5.INIT=8'hCA;
  LUT3 n5116_s5 (
    .F(n5116_7),
    .I0(n481_9),
    .I1(n4877_9),
    .I2(n5388_7) 
);
defparam n5116_s5.INIT=8'hCA;
  LUT3 n5117_s5 (
    .F(n5117_7),
    .I0(n482_9),
    .I1(n4878_9),
    .I2(n5388_7) 
);
defparam n5117_s5.INIT=8'hCA;
  LUT3 n5118_s5 (
    .F(n5118_7),
    .I0(n483_9),
    .I1(n4879_9),
    .I2(n5388_7) 
);
defparam n5118_s5.INIT=8'hCA;
  LUT3 n5119_s5 (
    .F(n5119_7),
    .I0(n484_9),
    .I1(n4880_9),
    .I2(n5388_7) 
);
defparam n5119_s5.INIT=8'hCA;
  LUT3 n5120_s5 (
    .F(n5120_7),
    .I0(n485_9),
    .I1(n4881_9),
    .I2(n5388_7) 
);
defparam n5120_s5.INIT=8'hCA;
  LUT3 n5121_s6 (
    .F(n5121_7),
    .I0(n486_9),
    .I1(n4882_9),
    .I2(n5388_7) 
);
defparam n5121_s6.INIT=8'hCA;
  LUT2 n1387_s1 (
    .F(n1387_4),
    .I0(n37_3),
    .I1(ff_cache1_data_en) 
);
defparam n1387_s1.INIT=4'h4;
  LUT4 n5965_s7 (
    .F(n5965_10),
    .I0(n5965_20),
    .I1(w_command_vram_address[17]),
    .I2(n5965_14),
    .I3(n5965_15) 
);
defparam n5965_s7.INIT=16'hB000;
  LUT2 n5965_s8 (
    .F(n5965_11),
    .I0(ff_cache_vram_address[17]),
    .I1(n5964_22) 
);
defparam n5965_s8.INIT=4'h4;
  LUT3 n5965_s9 (
    .F(n5965_12),
    .I0(n5964_10),
    .I1(n5982_19),
    .I2(n5981_20) 
);
defparam n5965_s9.INIT=8'hD0;
  LUT3 n5966_s7 (
    .F(n5966_10),
    .I0(n5966_12),
    .I1(w_command_vram_address[16]),
    .I2(n5966_13) 
);
defparam n5966_s7.INIT=8'hB0;
  LUT3 n5966_s8 (
    .F(n5966_11),
    .I0(ff_cache_vram_address[16]),
    .I1(n5964_10),
    .I2(n5983_18) 
);
defparam n5966_s8.INIT=8'h10;
  LUT4 n5967_s7 (
    .F(n5967_10),
    .I0(n5966_12),
    .I1(w_command_vram_address[15]),
    .I2(n5967_18),
    .I3(n5967_13) 
);
defparam n5967_s7.INIT=16'h0B00;
  LUT2 n5967_s8 (
    .F(n5967_11),
    .I0(ff_cache_vram_address[15]),
    .I1(n5964_22) 
);
defparam n5967_s8.INIT=4'h4;
  LUT4 n5968_s7 (
    .F(n5968_10),
    .I0(n5966_12),
    .I1(w_command_vram_address[14]),
    .I2(n5968_18),
    .I3(n5968_13) 
);
defparam n5968_s7.INIT=16'h0B00;
  LUT2 n5968_s8 (
    .F(n5968_11),
    .I0(ff_cache_vram_address[14]),
    .I1(n5964_22) 
);
defparam n5968_s8.INIT=4'h4;
  LUT4 n5969_s7 (
    .F(n5969_10),
    .I0(n5966_12),
    .I1(w_command_vram_address[13]),
    .I2(n5969_18),
    .I3(n5969_13) 
);
defparam n5969_s7.INIT=16'h0B00;
  LUT2 n5969_s8 (
    .F(n5969_11),
    .I0(ff_cache_vram_address[13]),
    .I1(n5964_22) 
);
defparam n5969_s8.INIT=4'h4;
  LUT4 n5970_s7 (
    .F(n5970_10),
    .I0(n5966_12),
    .I1(w_command_vram_address[12]),
    .I2(n5970_18),
    .I3(n5970_13) 
);
defparam n5970_s7.INIT=16'h0B00;
  LUT2 n5970_s8 (
    .F(n5970_11),
    .I0(ff_cache_vram_address[12]),
    .I1(n5964_22) 
);
defparam n5970_s8.INIT=4'h4;
  LUT4 n5971_s7 (
    .F(n5971_10),
    .I0(n5966_12),
    .I1(w_command_vram_address[11]),
    .I2(n5971_18),
    .I3(n5971_13) 
);
defparam n5971_s7.INIT=16'h0B00;
  LUT2 n5971_s8 (
    .F(n5971_11),
    .I0(ff_cache_vram_address[11]),
    .I1(n5964_22) 
);
defparam n5971_s8.INIT=4'h4;
  LUT4 n5972_s7 (
    .F(n5972_10),
    .I0(n5966_12),
    .I1(w_command_vram_address[10]),
    .I2(n5972_18),
    .I3(n5972_13) 
);
defparam n5972_s7.INIT=16'h0B00;
  LUT2 n5972_s8 (
    .F(n5972_11),
    .I0(ff_cache_vram_address[10]),
    .I1(n5964_22) 
);
defparam n5972_s8.INIT=4'h4;
  LUT4 n5973_s7 (
    .F(n5973_10),
    .I0(n5966_12),
    .I1(w_command_vram_address[9]),
    .I2(n5973_18),
    .I3(n5973_13) 
);
defparam n5973_s7.INIT=16'h0B00;
  LUT2 n5973_s8 (
    .F(n5973_11),
    .I0(ff_cache_vram_address[9]),
    .I1(n5964_22) 
);
defparam n5973_s8.INIT=4'h4;
  LUT4 n5974_s7 (
    .F(n5974_10),
    .I0(n5966_12),
    .I1(w_command_vram_address[8]),
    .I2(n5974_18),
    .I3(n5974_13) 
);
defparam n5974_s7.INIT=16'h0B00;
  LUT2 n5974_s8 (
    .F(n5974_11),
    .I0(ff_cache_vram_address[8]),
    .I1(n5964_22) 
);
defparam n5974_s8.INIT=4'h4;
  LUT4 n5975_s7 (
    .F(n5975_10),
    .I0(n5966_12),
    .I1(w_command_vram_address[7]),
    .I2(n5975_18),
    .I3(n5975_13) 
);
defparam n5975_s7.INIT=16'h0B00;
  LUT2 n5975_s8 (
    .F(n5975_11),
    .I0(ff_cache_vram_address[7]),
    .I1(n5964_22) 
);
defparam n5975_s8.INIT=4'h4;
  LUT4 n5976_s7 (
    .F(n5976_10),
    .I0(n5966_12),
    .I1(w_command_vram_address[6]),
    .I2(n5976_18),
    .I3(n5976_13) 
);
defparam n5976_s7.INIT=16'h0B00;
  LUT2 n5976_s8 (
    .F(n5976_11),
    .I0(ff_cache_vram_address[6]),
    .I1(n5964_22) 
);
defparam n5976_s8.INIT=4'h4;
  LUT4 n5977_s7 (
    .F(n5977_10),
    .I0(n5966_12),
    .I1(w_command_vram_address[5]),
    .I2(n5977_18),
    .I3(n5977_13) 
);
defparam n5977_s7.INIT=16'h0B00;
  LUT2 n5977_s8 (
    .F(n5977_11),
    .I0(ff_cache_vram_address[5]),
    .I1(n5964_22) 
);
defparam n5977_s8.INIT=4'h4;
  LUT4 n5978_s7 (
    .F(n5978_10),
    .I0(n5966_12),
    .I1(w_command_vram_address[4]),
    .I2(n5978_18),
    .I3(n5978_13) 
);
defparam n5978_s7.INIT=16'h0B00;
  LUT2 n5978_s8 (
    .F(n5978_11),
    .I0(ff_cache_vram_address[4]),
    .I1(n5964_22) 
);
defparam n5978_s8.INIT=4'h4;
  LUT4 n5979_s7 (
    .F(n5979_10),
    .I0(n5966_12),
    .I1(w_command_vram_address[3]),
    .I2(n5979_18),
    .I3(n5979_13) 
);
defparam n5979_s7.INIT=16'h0B00;
  LUT2 n5979_s8 (
    .F(n5979_11),
    .I0(ff_cache_vram_address[3]),
    .I1(n5964_22) 
);
defparam n5979_s8.INIT=4'h4;
  LUT4 n5980_s7 (
    .F(n5980_10),
    .I0(n5966_12),
    .I1(w_command_vram_address[2]),
    .I2(n5980_18),
    .I3(n5980_13) 
);
defparam n5980_s7.INIT=16'h0B00;
  LUT2 n5980_s8 (
    .F(n5980_11),
    .I0(ff_cache_vram_address[2]),
    .I1(n5964_22) 
);
defparam n5980_s8.INIT=4'h4;
  LUT3 n5981_s2 (
    .F(n5981_5),
    .I0(n5981_8),
    .I1(n5981_9),
    .I2(n5964_22) 
);
defparam n5981_s2.INIT=8'h70;
  LUT3 n5981_s3 (
    .F(n5981_6),
    .I0(n5981_10),
    .I1(n5981_11),
    .I2(n5981_12) 
);
defparam n5981_s3.INIT=8'h40;
  LUT4 n5982_s2 (
    .F(n5982_5),
    .I0(n5982_9),
    .I1(w_command_vram_wdata[30]),
    .I2(n5982_10),
    .I3(n5982_11) 
);
defparam n5982_s2.INIT=16'hB000;
  LUT3 n5982_s4 (
    .F(n5982_7),
    .I0(n5982_12),
    .I1(n5982_13),
    .I2(n5983_18) 
);
defparam n5982_s4.INIT=8'hE0;
  LUT4 n5983_s2 (
    .F(n5983_5),
    .I0(n5983_24),
    .I1(n5983_22),
    .I2(ff_priority[1]),
    .I3(n5983_10) 
);
defparam n5983_s2.INIT=16'hC0AF;
  LUT4 n5983_s4 (
    .F(n5983_7),
    .I0(n5983_11),
    .I1(n5983_12),
    .I2(n5983_13),
    .I3(n5983_28) 
);
defparam n5983_s4.INIT=16'h007F;
  LUT4 n5984_s2 (
    .F(n5984_5),
    .I0(n5984_20),
    .I1(w_command_vram_wdata[28]),
    .I2(n5984_8),
    .I3(n5984_9) 
);
defparam n5984_s2.INIT=16'hB000;
  LUT4 n5984_s3 (
    .F(n5984_6),
    .I0(n5984_10),
    .I1(n5984_11),
    .I2(n5984_12),
    .I3(n5983_18) 
);
defparam n5984_s3.INIT=16'hF400;
  LUT4 n5985_s2 (
    .F(n5985_5),
    .I0(n5985_26),
    .I1(n5985_8),
    .I2(n5985_9),
    .I3(n5985_10) 
);
defparam n5985_s2.INIT=16'h7000;
  LUT3 n5985_s3 (
    .F(n5985_6),
    .I0(n5985_11),
    .I1(n5985_12),
    .I2(n5964_22) 
);
defparam n5985_s3.INIT=8'h70;
  LUT4 n5986_s2 (
    .F(n5986_5),
    .I0(n5986_7),
    .I1(n5986_8),
    .I2(ff_priority[0]),
    .I3(n5964_22) 
);
defparam n5986_s2.INIT=16'hC500;
  LUT4 n5986_s3 (
    .F(n5986_6),
    .I0(n5986_17),
    .I1(w_command_vram_wdata[26]),
    .I2(n5986_10),
    .I3(n5986_19) 
);
defparam n5986_s3.INIT=16'h0B00;
  LUT4 n5987_s2 (
    .F(n5987_5),
    .I0(n5987_7),
    .I1(n5987_8),
    .I2(ff_priority[1]),
    .I3(n5964_22) 
);
defparam n5987_s2.INIT=16'hC500;
  LUT4 n5987_s3 (
    .F(n5987_6),
    .I0(n5987_9),
    .I1(ff_cache0_data[25]),
    .I2(n5987_10),
    .I3(n5987_11) 
);
defparam n5987_s3.INIT=16'h7000;
  LUT4 n5988_s2 (
    .F(n5988_5),
    .I0(n5988_25),
    .I1(n6308_8),
    .I2(n5988_8),
    .I3(n5988_21) 
);
defparam n5988_s2.INIT=16'h7000;
  LUT3 n5988_s3 (
    .F(n5988_6),
    .I0(n5988_10),
    .I1(n5988_11),
    .I2(n5983_18) 
);
defparam n5988_s3.INIT=8'hE0;
  LUT4 n5989_s2 (
    .F(n5989_5),
    .I0(n5989_7),
    .I1(n5982_19),
    .I2(n5989_8),
    .I3(n5989_9) 
);
defparam n5989_s2.INIT=16'h4000;
  LUT4 n5989_s3 (
    .F(n5989_6),
    .I0(n5989_23),
    .I1(n5989_11),
    .I2(n5989_12),
    .I3(n5989_13) 
);
defparam n5989_s3.INIT=16'h4F00;
  LUT4 n5990_s2 (
    .F(n5990_5),
    .I0(n5990_7),
    .I1(n5990_8),
    .I2(ff_priority[1]),
    .I3(n5983_18) 
);
defparam n5990_s2.INIT=16'hC500;
  LUT3 n5990_s3 (
    .F(n5990_6),
    .I0(n5990_9),
    .I1(n5990_10),
    .I2(n5990_11) 
);
defparam n5990_s3.INIT=8'h40;
  LUT4 n5991_s2 (
    .F(n5991_5),
    .I0(n5991_7),
    .I1(n5991_8),
    .I2(ff_priority[1]),
    .I3(n5964_22) 
);
defparam n5991_s2.INIT=16'hC500;
  LUT4 n5991_s3 (
    .F(n5991_6),
    .I0(n5987_9),
    .I1(ff_cache0_data[21]),
    .I2(n5991_9),
    .I3(n5991_10) 
);
defparam n5991_s3.INIT=16'h7000;
  LUT4 n5992_s2 (
    .F(n5992_5),
    .I0(n5992_7),
    .I1(n5992_8),
    .I2(ff_priority[0]),
    .I3(n5964_22) 
);
defparam n5992_s2.INIT=16'hCA00;
  LUT3 n5992_s3 (
    .F(n5992_6),
    .I0(n5992_9),
    .I1(n5992_10),
    .I2(n5992_11) 
);
defparam n5992_s3.INIT=8'h40;
  LUT4 n5993_s2 (
    .F(n5993_5),
    .I0(n5993_7),
    .I1(n5993_8),
    .I2(ff_priority[0]),
    .I3(n5964_22) 
);
defparam n5993_s2.INIT=16'hCA00;
  LUT4 n5993_s3 (
    .F(n5993_6),
    .I0(n5993_20),
    .I1(n6308_8),
    .I2(n5993_10),
    .I3(n5993_11) 
);
defparam n5993_s3.INIT=16'h7000;
  LUT4 n5994_s2 (
    .F(n5994_5),
    .I0(n5994_21),
    .I1(n5994_23),
    .I2(ff_priority[1]),
    .I3(n5994_10) 
);
defparam n5994_s2.INIT=16'h305F;
  LUT4 n5994_s3 (
    .F(n5994_6),
    .I0(n5994_23),
    .I1(n6308_8),
    .I2(n5994_11),
    .I3(n5994_12) 
);
defparam n5994_s3.INIT=16'h7000;
  LUT4 n5995_s2 (
    .F(n5995_5),
    .I0(n5995_7),
    .I1(n5995_8),
    .I2(n5995_9),
    .I3(n5983_18) 
);
defparam n5995_s2.INIT=16'hFE00;
  LUT4 n5995_s3 (
    .F(n5995_6),
    .I0(n5984_20),
    .I1(w_command_vram_wdata[17]),
    .I2(n5995_10),
    .I3(n5995_11) 
);
defparam n5995_s3.INIT=16'h0B00;
  LUT4 n5996_s2 (
    .F(n5996_5),
    .I0(n5996_21),
    .I1(n6535_12),
    .I2(n5996_8),
    .I3(n5996_9) 
);
defparam n5996_s2.INIT=16'h7000;
  LUT4 n5996_s3 (
    .F(n5996_6),
    .I0(n5996_10),
    .I1(n5996_11),
    .I2(n5996_12),
    .I3(n5983_18) 
);
defparam n5996_s3.INIT=16'hF400;
  LUT4 n5997_s2 (
    .F(n5997_5),
    .I0(n5997_7),
    .I1(n5997_8),
    .I2(ff_priority[1]),
    .I3(n5964_22) 
);
defparam n5997_s2.INIT=16'h3A00;
  LUT4 n5997_s3 (
    .F(n5997_6),
    .I0(n5997_23),
    .I1(n6535_12),
    .I2(n5997_10),
    .I3(n5997_11) 
);
defparam n5997_s3.INIT=16'h7000;
  LUT4 n5998_s2 (
    .F(n5998_5),
    .I0(n5987_9),
    .I1(ff_cache0_data[14]),
    .I2(n5998_7),
    .I3(n5998_8) 
);
defparam n5998_s2.INIT=16'h7000;
  LUT4 n5998_s3 (
    .F(n5998_6),
    .I0(n5998_9),
    .I1(n5998_10),
    .I2(n5983_18),
    .I3(n5998_25) 
);
defparam n5998_s3.INIT=16'h001F;
  LUT4 n5999_s2 (
    .F(n5999_5),
    .I0(n5999_7),
    .I1(n5999_8),
    .I2(ff_priority[0]),
    .I3(n5964_22) 
);
defparam n5999_s2.INIT=16'hCA00;
  LUT4 n5999_s3 (
    .F(n5999_6),
    .I0(n5999_21),
    .I1(n6535_10),
    .I2(n5999_10),
    .I3(n5999_11) 
);
defparam n5999_s3.INIT=16'h7000;
  LUT4 n6000_s2 (
    .F(n6000_5),
    .I0(n6000_7),
    .I1(n6000_8),
    .I2(ff_priority[0]),
    .I3(n5983_18) 
);
defparam n6000_s2.INIT=16'hC500;
  LUT4 n6000_s3 (
    .F(n6000_6),
    .I0(n5986_17),
    .I1(w_command_vram_wdata[12]),
    .I2(n6000_9),
    .I3(n6000_10) 
);
defparam n6000_s3.INIT=16'hB000;
  LUT4 n6001_s2 (
    .F(n6001_5),
    .I0(ff_flush_state_2_9),
    .I1(n6001_7),
    .I2(n6001_8),
    .I3(n6001_9) 
);
defparam n6001_s2.INIT=16'h1000;
  LUT4 n6001_s3 (
    .F(n6001_6),
    .I0(n6001_10),
    .I1(n6001_20),
    .I2(n6001_12),
    .I3(n5983_18) 
);
defparam n6001_s3.INIT=16'h3A00;
  LUT3 n6002_s2 (
    .F(n6002_5),
    .I0(n6002_7),
    .I1(n5964_22),
    .I2(n6002_8) 
);
defparam n6002_s2.INIT=8'h04;
  LUT3 n6002_s3 (
    .F(n6002_6),
    .I0(n6002_9),
    .I1(n6002_10),
    .I2(n6002_11) 
);
defparam n6002_s3.INIT=8'h10;
  LUT4 n6003_s2 (
    .F(n6003_5),
    .I0(n6003_7),
    .I1(n6003_8),
    .I2(ff_priority[1]),
    .I3(n5983_18) 
);
defparam n6003_s2.INIT=16'hC500;
  LUT4 n6003_s3 (
    .F(n6003_6),
    .I0(n6003_21),
    .I1(n6308_8),
    .I2(n6003_10),
    .I3(n6003_11) 
);
defparam n6003_s3.INIT=16'h0700;
  LUT4 n6004_s2 (
    .F(n6004_5),
    .I0(n6004_7),
    .I1(n6004_8),
    .I2(ff_priority[0]),
    .I3(n5964_22) 
);
defparam n6004_s2.INIT=16'hCA00;
  LUT4 n6004_s3 (
    .F(n6004_6),
    .I0(n6004_20),
    .I1(n6308_8),
    .I2(n6004_10),
    .I3(n6004_11) 
);
defparam n6004_s3.INIT=16'h7000;
  LUT4 n6005_s2 (
    .F(n6005_5),
    .I0(ff_flush_state_2_9),
    .I1(n6005_7),
    .I2(n6005_8),
    .I3(n6005_9) 
);
defparam n6005_s2.INIT=16'h1000;
  LUT4 n6005_s3 (
    .F(n6005_6),
    .I0(n6005_10),
    .I1(n6005_19),
    .I2(n6001_12),
    .I3(n5983_18) 
);
defparam n6005_s3.INIT=16'h3A00;
  LUT4 n6006_s2 (
    .F(n6006_5),
    .I0(n6006_7),
    .I1(n6006_8),
    .I2(ff_priority[0]),
    .I3(n5964_22) 
);
defparam n6006_s2.INIT=16'hCA00;
  LUT4 n6006_s3 (
    .F(n6006_6),
    .I0(n6006_19),
    .I1(n6533_11),
    .I2(n6006_10),
    .I3(n6006_11) 
);
defparam n6006_s3.INIT=16'h7000;
  LUT4 n6007_s2 (
    .F(n6007_5),
    .I0(n6007_7),
    .I1(n6007_8),
    .I2(ff_priority[1]),
    .I3(n5983_18) 
);
defparam n6007_s2.INIT=16'h3A00;
  LUT4 n6007_s3 (
    .F(n6007_6),
    .I0(n5984_20),
    .I1(w_command_vram_wdata[5]),
    .I2(n6007_9),
    .I3(n6007_10) 
);
defparam n6007_s3.INIT=16'hB000;
  LUT4 n6008_s2 (
    .F(n6008_5),
    .I0(n6008_7),
    .I1(n6008_8),
    .I2(ff_priority[1]),
    .I3(n5964_22) 
);
defparam n6008_s2.INIT=16'hCA00;
  LUT4 n6008_s3 (
    .F(n6008_6),
    .I0(n6008_21),
    .I1(n6535_10),
    .I2(n6008_10),
    .I3(n6008_11) 
);
defparam n6008_s3.INIT=16'h7000;
  LUT4 n6009_s2 (
    .F(n6009_5),
    .I0(n6009_7),
    .I1(n6009_8),
    .I2(ff_priority[1]),
    .I3(n5964_22) 
);
defparam n6009_s2.INIT=16'hCA00;
  LUT3 n6009_s3 (
    .F(n6009_6),
    .I0(n6009_9),
    .I1(n6009_10),
    .I2(n6009_11) 
);
defparam n6009_s3.INIT=8'h40;
  LUT4 n6010_s2 (
    .F(n6010_5),
    .I0(n6010_7),
    .I1(n6010_8),
    .I2(n6010_9),
    .I3(n5983_18) 
);
defparam n6010_s2.INIT=16'hFE00;
  LUT4 n6010_s3 (
    .F(n6010_6),
    .I0(n5984_20),
    .I1(w_command_vram_wdata[2]),
    .I2(n6010_10),
    .I3(n6010_11) 
);
defparam n6010_s3.INIT=16'h0B00;
  LUT4 n6011_s2 (
    .F(n6011_5),
    .I0(n6011_7),
    .I1(n6011_8),
    .I2(ff_priority[1]),
    .I3(n5983_18) 
);
defparam n6011_s2.INIT=16'h3A00;
  LUT4 n6011_s3 (
    .F(n6011_6),
    .I0(n5984_20),
    .I1(w_command_vram_wdata[1]),
    .I2(n6011_9),
    .I3(n6011_10) 
);
defparam n6011_s3.INIT=16'hB000;
  LUT3 n6012_s2 (
    .F(n6012_5),
    .I0(n6012_7),
    .I1(n6012_8),
    .I2(n5982_19) 
);
defparam n6012_s2.INIT=8'h07;
  LUT4 n6012_s3 (
    .F(n6012_6),
    .I0(n6012_26),
    .I1(n6535_12),
    .I2(n6012_10),
    .I3(n6012_11) 
);
defparam n6012_s3.INIT=16'h7000;
  LUT4 n6013_s7 (
    .F(n6013_10),
    .I0(ff_cache1_data_mask[3]),
    .I1(ff_cache0_data_mask[3]),
    .I2(n6013_13),
    .I3(ff_priority[0]) 
);
defparam n6013_s7.INIT=16'h0503;
  LUT4 n6013_s8 (
    .F(n6013_11),
    .I0(ff_cache3_data_mask[3]),
    .I1(ff_cache2_data_mask[3]),
    .I2(n6013_14),
    .I3(ff_priority[0]) 
);
defparam n6013_s8.INIT=16'h0503;
  LUT4 n6013_s9 (
    .F(n6013_12),
    .I0(n5966_12),
    .I1(w_command_vram_wdata_mask[3]),
    .I2(n6013_15),
    .I3(n6013_16) 
);
defparam n6013_s9.INIT=16'hB000;
  LUT4 n6014_s7 (
    .F(n6014_10),
    .I0(ff_cache1_data_mask[2]),
    .I1(ff_cache0_data_mask[2]),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n6014_s7.INIT=16'h0503;
  LUT4 n6014_s8 (
    .F(n6014_11),
    .I0(ff_cache3_data_mask[2]),
    .I1(ff_cache2_data_mask[2]),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n6014_s8.INIT=16'h5300;
  LUT4 n6014_s9 (
    .F(n6014_12),
    .I0(n5966_12),
    .I1(w_command_vram_wdata_mask[2]),
    .I2(n6014_13),
    .I3(n6014_14) 
);
defparam n6014_s9.INIT=16'h0B00;
  LUT4 n6015_s7 (
    .F(n6015_10),
    .I0(n6015_12),
    .I1(n6015_13),
    .I2(ff_cache_vram_write),
    .I3(ff_flush_state_2_9) 
);
defparam n6015_s7.INIT=16'h333A;
  LUT3 n6015_s8 (
    .F(n6015_11),
    .I0(n6015_34),
    .I1(ff_cache3_data_mask[1]),
    .I2(n6015_15) 
);
defparam n6015_s8.INIT=8'h70;
  LUT4 n6016_s7 (
    .F(n6016_10),
    .I0(ff_cache1_data_mask[0]),
    .I1(ff_cache0_data_mask[0]),
    .I2(n6013_13),
    .I3(ff_priority[0]) 
);
defparam n6016_s7.INIT=16'h0503;
  LUT4 n6016_s8 (
    .F(n6016_11),
    .I0(ff_cache3_data_mask[0]),
    .I1(ff_cache2_data_mask[0]),
    .I2(n6013_14),
    .I3(ff_priority[0]) 
);
defparam n6016_s8.INIT=16'h0503;
  LUT3 n6016_s9 (
    .F(n6016_12),
    .I0(n6016_13),
    .I1(n6016_14),
    .I2(n6016_15) 
);
defparam n6016_s9.INIT=8'h10;
  LUT4 ff_cache0_already_read_s5 (
    .F(ff_cache0_already_read_9),
    .I0(ff_cache0_data_en),
    .I1(n5388_7),
    .I2(ff_cache_vram_write),
    .I3(ff_cache0_already_read_17) 
);
defparam ff_cache0_already_read_s5.INIT=16'h1000;
  LUT4 ff_cache1_already_read_s6 (
    .F(ff_cache1_already_read_10),
    .I0(ff_cache1_data_en),
    .I1(ff_cache0_data_en),
    .I2(ff_cache_vram_write),
    .I3(n19_3) 
);
defparam ff_cache1_already_read_s6.INIT=16'h4000;
  LUT4 ff_cache1_already_read_s7 (
    .F(ff_cache1_already_read_11),
    .I0(w_command_vram_rdata_en),
    .I1(ff_cache1_already_read_12),
    .I2(n5388_7),
    .I3(ff_cache0_already_read_19) 
);
defparam ff_cache1_already_read_s7.INIT=16'h8F00;
  LUT4 ff_cache2_already_read_s5 (
    .F(ff_cache2_already_read_9),
    .I0(ff_cache2_data_en),
    .I1(n5388_7),
    .I2(ff_cache3_data_mask_3_13),
    .I3(ff_cache2_already_read_12) 
);
defparam ff_cache2_already_read_s5.INIT=16'h0100;
  LUT4 ff_cache2_already_read_s7 (
    .F(ff_cache2_already_read_11),
    .I0(ff_cache_vram_write),
    .I1(n6822_25),
    .I2(n5388_7),
    .I3(ff_cache0_already_read_19) 
);
defparam ff_cache2_already_read_s7.INIT=16'hF800;
  LUT4 ff_cache3_already_read_s6 (
    .F(ff_cache3_already_read_10),
    .I0(n5388_7),
    .I1(ff_cache3_already_read_14),
    .I2(ff_cache3_address_17_19),
    .I3(ff_cache3_already_read_16) 
);
defparam ff_cache3_already_read_s6.INIT=16'h00F4;
  LUT4 ff_cache_vram_rdata_en_s4 (
    .F(ff_cache_vram_rdata_en_7),
    .I0(ff_cache_vram_rdata_en_10),
    .I1(ff_cache0_address_16_24),
    .I2(w_command_vram_rdata_en),
    .I3(n5388_7) 
);
defparam ff_cache_vram_rdata_en_s4.INIT=16'h0BBB;
  LUT3 ff_cache_vram_rdata_en_s5 (
    .F(ff_cache_vram_rdata_en_8),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]) 
);
defparam ff_cache_vram_rdata_en_s5.INIT=8'h01;
  LUT2 ff_cache_vram_rdata_en_s6 (
    .F(ff_cache_vram_rdata_en_9),
    .I0(ff_start),
    .I1(n6822_19) 
);
defparam ff_cache_vram_rdata_en_s6.INIT=4'h4;
  LUT2 ff_flush_state_2_s4 (
    .F(ff_flush_state_2_9),
    .I0(ff_busy),
    .I1(w_command_vram_write) 
);
defparam ff_flush_state_2_s4.INIT=4'h8;
  LUT2 ff_flush_state_2_s5 (
    .F(ff_flush_state_2_10),
    .I0(ff_start),
    .I1(ff_cache_flush_start) 
);
defparam ff_flush_state_2_s5.INIT=4'h1;
  LUT3 n6822_s5 (
    .F(n6822_11),
    .I0(n5388_7),
    .I1(w_command_vram_rdata_en),
    .I2(n6822_16) 
);
defparam n6822_s5.INIT=8'h07;
  LUT4 ff_vram_wdata_31_s5 (
    .F(ff_vram_wdata_31_8),
    .I0(ff_vram_wdata_31_9),
    .I1(w_cache_vram_rdata_en),
    .I2(ff_cache2_address_17_12),
    .I3(ff_busy_12) 
);
defparam ff_vram_wdata_31_s5.INIT=16'hEF00;
  LUT4 ff_cache0_address_16_s8 (
    .F(ff_cache0_address_16_13),
    .I0(ff_cache0_address_16_18),
    .I1(ff_cache2_address_17_12),
    .I2(ff_cache_vram_write),
    .I3(ff_cache0_already_read_15) 
);
defparam ff_cache0_address_16_s8.INIT=16'h00BF;
  LUT4 ff_cache0_data_31_s7 (
    .F(ff_cache0_data_31_12),
    .I0(ff_cache0_address_16_18),
    .I1(ff_cache0_already_read_17),
    .I2(n5735_9),
    .I3(ff_cache_vram_write) 
);
defparam ff_cache0_data_31_s7.INIT=16'hF400;
  LUT2 ff_cache0_data_31_s8 (
    .F(ff_cache0_data_31_13),
    .I0(ff_cache0_data_mask[3]),
    .I1(ff_cache0_already_read_15) 
);
defparam ff_cache0_data_31_s8.INIT=4'h8;
  LUT2 ff_cache0_data_23_s7 (
    .F(ff_cache0_data_23_12),
    .I0(ff_cache0_data_mask[2]),
    .I1(ff_cache0_already_read_15) 
);
defparam ff_cache0_data_23_s7.INIT=4'h8;
  LUT2 ff_cache0_data_15_s7 (
    .F(ff_cache0_data_15_12),
    .I0(ff_cache0_data_mask[1]),
    .I1(ff_cache0_already_read_15) 
);
defparam ff_cache0_data_15_s7.INIT=4'h8;
  LUT2 ff_cache0_data_7_s7 (
    .F(ff_cache0_data_7_12),
    .I0(ff_cache0_data_mask[0]),
    .I1(ff_cache0_already_read_15) 
);
defparam ff_cache0_data_7_s7.INIT=4'h8;
  LUT4 ff_cache1_address_17_s6 (
    .F(ff_cache1_address_17_11),
    .I0(ff_cache_vram_write),
    .I1(ff_cache1_address_17_13),
    .I2(ff_cache0_address_16_22),
    .I3(ff_cache1_already_read_12) 
);
defparam ff_cache1_address_17_s6.INIT=16'h4000;
  LUT3 ff_cache1_address_17_s7 (
    .F(ff_cache1_address_17_12),
    .I0(ff_cache1_address_17_14),
    .I1(ff_cache0_address_16_22),
    .I2(ff_cache_vram_write) 
);
defparam ff_cache1_address_17_s7.INIT=8'h40;
  LUT4 ff_cache1_data_31_s7 (
    .F(ff_cache1_data_31_12),
    .I0(ff_cache1_data_mask[3]),
    .I1(w_command_vram_rdata_en),
    .I2(n5388_7),
    .I3(ff_cache1_already_read_12) 
);
defparam ff_cache1_data_31_s7.INIT=16'h8000;
  LUT2 ff_cache1_data_31_s8 (
    .F(ff_cache1_data_31_13),
    .I0(ff_cache1_data_31_16),
    .I1(ff_cache0_already_read_19) 
);
defparam ff_cache1_data_31_s8.INIT=4'h4;
  LUT4 ff_cache1_data_23_s6 (
    .F(ff_cache1_data_23_11),
    .I0(ff_cache1_data_mask[2]),
    .I1(w_command_vram_rdata_en),
    .I2(n5388_7),
    .I3(ff_cache1_already_read_12) 
);
defparam ff_cache1_data_23_s6.INIT=16'h8000;
  LUT4 ff_cache1_data_15_s6 (
    .F(ff_cache1_data_15_11),
    .I0(ff_cache1_data_mask[1]),
    .I1(w_command_vram_rdata_en),
    .I2(n5388_7),
    .I3(ff_cache1_already_read_12) 
);
defparam ff_cache1_data_15_s6.INIT=16'h8000;
  LUT4 ff_cache1_data_7_s6 (
    .F(ff_cache1_data_7_11),
    .I0(ff_cache1_data_mask[0]),
    .I1(w_command_vram_rdata_en),
    .I2(n5388_7),
    .I3(ff_cache1_already_read_12) 
);
defparam ff_cache1_data_7_s6.INIT=16'h8000;
  LUT4 ff_cache2_address_17_s6 (
    .F(ff_cache2_address_17_11),
    .I0(ff_cache2_address_17_13),
    .I1(n6001_12),
    .I2(ff_cache2_address_17_14),
    .I3(ff_cache_vram_write) 
);
defparam ff_cache2_address_17_s6.INIT=16'h0F77;
  LUT4 ff_cache2_address_17_s7 (
    .F(ff_cache2_address_17_12),
    .I0(n5388_7),
    .I1(n5735_9),
    .I2(ff_cache3_data_mask_3_13),
    .I3(ff_cache2_address_17_15) 
);
defparam ff_cache2_address_17_s7.INIT=16'h0100;
  LUT4 ff_cache2_data_31_s6 (
    .F(ff_cache2_data_31_11),
    .I0(ff_cache2_data_31_14),
    .I1(ff_cache0_data_31_15),
    .I2(ff_cache2_data_mask[3]),
    .I3(ff_cache2_already_read_14) 
);
defparam ff_cache2_data_31_s6.INIT=16'h0BBB;
  LUT4 ff_cache2_data_23_s6 (
    .F(ff_cache2_data_23_11),
    .I0(ff_cache2_data_31_14),
    .I1(ff_cache0_data_23_14),
    .I2(ff_cache2_data_mask[2]),
    .I3(ff_cache2_already_read_14) 
);
defparam ff_cache2_data_23_s6.INIT=16'h0BBB;
  LUT4 ff_cache2_data_15_s6 (
    .F(ff_cache2_data_15_11),
    .I0(ff_cache2_data_31_14),
    .I1(ff_cache0_data_15_14),
    .I2(ff_cache2_data_mask[1]),
    .I3(ff_cache2_already_read_14) 
);
defparam ff_cache2_data_15_s6.INIT=16'h0BBB;
  LUT4 ff_cache2_data_7_s6 (
    .F(ff_cache2_data_7_11),
    .I0(ff_cache2_data_31_14),
    .I1(ff_cache0_data_7_14),
    .I2(ff_cache2_data_mask[0]),
    .I3(ff_cache2_already_read_14) 
);
defparam ff_cache2_data_7_s6.INIT=16'h0BBB;
  LUT4 ff_cache3_address_17_s6 (
    .F(ff_cache3_address_17_11),
    .I0(ff_cache3_address_17_13),
    .I1(n5989_11),
    .I2(ff_cache3_address_17_17),
    .I3(ff_cache_vram_write) 
);
defparam ff_cache3_address_17_s6.INIT=16'h0F77;
  LUT4 ff_cache3_data_31_s6 (
    .F(ff_cache3_data_31_11),
    .I0(ff_cache3_data_31_15),
    .I1(ff_cache0_data_31_15),
    .I2(ff_cache3_data_mask[3]),
    .I3(ff_cache3_address_17_19) 
);
defparam ff_cache3_data_31_s6.INIT=16'h0BBB;
  LUT4 ff_cache3_data_23_s6 (
    .F(ff_cache3_data_23_11),
    .I0(ff_cache3_data_31_15),
    .I1(ff_cache0_data_23_14),
    .I2(ff_cache3_data_mask[2]),
    .I3(ff_cache3_address_17_19) 
);
defparam ff_cache3_data_23_s6.INIT=16'h0BBB;
  LUT4 ff_cache3_data_15_s6 (
    .F(ff_cache3_data_15_11),
    .I0(ff_cache3_data_31_15),
    .I1(ff_cache0_data_15_14),
    .I2(ff_cache3_data_mask[1]),
    .I3(ff_cache3_address_17_19) 
);
defparam ff_cache3_data_15_s6.INIT=16'h0BBB;
  LUT4 ff_cache3_data_7_s6 (
    .F(ff_cache3_data_7_11),
    .I0(ff_cache3_data_31_15),
    .I1(ff_cache0_data_7_14),
    .I2(ff_cache3_data_mask[0]),
    .I3(ff_cache3_address_17_19) 
);
defparam ff_cache3_data_7_s6.INIT=16'h0BBB;
  LUT4 ff_vram_address_17_s11 (
    .F(ff_vram_address_17_15),
    .I0(ff_vram_wdata_31_9),
    .I1(ff_vram_address_17_16),
    .I2(w_cache_vram_rdata_en),
    .I3(ff_busy_12) 
);
defparam ff_vram_address_17_s11.INIT=16'hFE00;
  LUT4 ff_cache1_data_en_s4 (
    .F(ff_cache1_data_en_9),
    .I0(n5388_7),
    .I1(ff_cache0_data_en),
    .I2(ff_cache3_already_read_16),
    .I3(ff_cache1_data_en_11) 
);
defparam ff_cache1_data_en_s4.INIT=16'h0E00;
  LUT4 ff_cache2_data_en_s4 (
    .F(ff_cache2_data_en_9),
    .I0(n5388_7),
    .I1(ff_cache2_already_read_12),
    .I2(ff_cache2_already_read_14),
    .I3(ff_cache3_already_read_16) 
);
defparam ff_cache2_data_en_s4.INIT=16'h00F4;
  LUT3 ff_cache2_data_en_s5 (
    .F(ff_cache2_data_en_10),
    .I0(n6822_23),
    .I1(n6308_8),
    .I2(n6822_19) 
);
defparam ff_cache2_data_en_s5.INIT=8'hE0;
  LUT3 ff_cache3_data_en_s4 (
    .F(ff_cache3_data_en_9),
    .I0(n6822_23),
    .I1(n6535_10),
    .I2(n6822_19) 
);
defparam ff_cache3_data_en_s4.INIT=8'hE0;
  LUT4 ff_busy_s4 (
    .F(ff_busy_9),
    .I0(ff_cache_vram_write),
    .I1(w_command_vram_rdata_en),
    .I2(w_cache_vram_rdata_en),
    .I3(n5388_7) 
);
defparam ff_busy_s4.INIT=16'h030A;
  LUT4 ff_cache0_data_mask_2_s7 (
    .F(ff_cache0_data_mask_2_12),
    .I0(ff_cache0_address_16_14),
    .I1(ff_cache0_address_16_22),
    .I2(ff_cache0_already_read_13),
    .I3(ff_cache_vram_write) 
);
defparam ff_cache0_data_mask_2_s7.INIT=16'h007F;
  LUT4 ff_cache0_data_mask_2_s10 (
    .F(ff_cache0_data_mask_2_15),
    .I0(ff_cache0_data_mask_2_16),
    .I1(ff_cache0_address_16_18),
    .I2(ff_cache0_data_en_14),
    .I3(ff_cache_vram_rdata_en_9) 
);
defparam ff_cache0_data_mask_2_s10.INIT=16'h0700;
  LUT2 ff_cache3_data_mask_3_s7 (
    .F(ff_cache3_data_mask_3_12),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]) 
);
defparam ff_cache3_data_mask_3_s7.INIT=4'h8;
  LUT2 ff_cache3_data_mask_3_s8 (
    .F(ff_cache3_data_mask_3_13),
    .I0(n73_3),
    .I1(ff_cache3_data_en) 
);
defparam ff_cache3_data_mask_3_s8.INIT=4'h4;
  LUT4 ff_cache3_data_mask_3_s10 (
    .F(ff_cache3_data_mask_3_15),
    .I0(ff_cache3_address_17_19),
    .I1(ff_cache3_data_mask_3_16),
    .I2(ff_cache_vram_rdata_en_8),
    .I3(ff_cache3_data_mask_3_22) 
);
defparam ff_cache3_data_mask_3_s10.INIT=16'hEF00;
  LUT2 ff_cache3_data_mask_2_s6 (
    .F(ff_cache3_data_mask_2_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]) 
);
defparam ff_cache3_data_mask_2_s6.INIT=4'h4;
  LUT2 ff_cache3_data_mask_1_s6 (
    .F(ff_cache3_data_mask_1_11),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]) 
);
defparam ff_cache3_data_mask_1_s6.INIT=4'h4;
  LUT2 ff_cache3_data_mask_0_s6 (
    .F(ff_cache3_data_mask_0_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]) 
);
defparam ff_cache3_data_mask_0_s6.INIT=4'h1;
  LUT4 ff_vram_valid_s5 (
    .F(ff_vram_valid_8_34),
    .I0(ff_cache_vram_rdata_en_10),
    .I1(n5983_18),
    .I2(w_command_vram_valid),
    .I3(ff_vram_address_17_15) 
);
defparam ff_vram_valid_s5.INIT=16'h000B;
  LUT4 ff_vram_valid_s6 (
    .F(ff_vram_valid_9),
    .I0(n386_7),
    .I1(w_pulse1),
    .I2(w_screen_pos_x_Z[3]),
    .I3(ff_vram_valid_8) 
);
defparam ff_vram_valid_s6.INIT=16'h3A00;
  LUT4 ff_cache1_data_mask_3_s8 (
    .F(ff_cache1_data_mask_3_13),
    .I0(ff_cache1_address_17_11),
    .I1(ff_cache1_data_31_16),
    .I2(ff_cache1_data_en_11),
    .I3(ff_flush_state[2]) 
);
defparam ff_cache1_data_mask_3_s8.INIT=16'h004F;
  LUT4 ff_cache1_data_mask_3_s9 (
    .F(ff_cache1_data_mask_3_14),
    .I0(ff_cache3_data_mask_3_12),
    .I1(n1387_4),
    .I2(ff_cache1_data_mask_3_21),
    .I3(ff_cache1_data_mask_3_16) 
);
defparam ff_cache1_data_mask_3_s9.INIT=16'h8F00;
  LUT4 ff_cache1_data_mask_2_s7 (
    .F(ff_cache1_data_mask_2_12),
    .I0(ff_cache3_data_mask_2_11),
    .I1(n1387_4),
    .I2(ff_cache1_data_mask_3_21),
    .I3(ff_cache1_data_mask_3_16) 
);
defparam ff_cache1_data_mask_2_s7.INIT=16'h8F00;
  LUT4 ff_cache1_data_mask_1_s7 (
    .F(ff_cache1_data_mask_1_12),
    .I0(ff_cache3_data_mask_1_11),
    .I1(n1387_4),
    .I2(ff_cache1_data_mask_3_21),
    .I3(ff_cache1_data_mask_3_16) 
);
defparam ff_cache1_data_mask_1_s7.INIT=16'h8F00;
  LUT4 ff_cache1_data_mask_0_s7 (
    .F(ff_cache1_data_mask_0_12),
    .I0(ff_cache3_data_mask_0_11),
    .I1(n1387_4),
    .I2(ff_cache1_data_mask_3_21),
    .I3(ff_cache1_data_mask_3_16) 
);
defparam ff_cache1_data_mask_0_s7.INIT=16'h8F00;
  LUT4 ff_cache2_data_mask_3_s8 (
    .F(ff_cache2_data_mask_3_13),
    .I0(ff_cache3_data_mask_3_12),
    .I1(w_cache2_hit),
    .I2(ff_cache1_already_read_16),
    .I3(n5753_9) 
);
defparam ff_cache2_data_mask_3_s8.INIT=16'h0700;
  LUT4 ff_cache2_data_mask_2_s7 (
    .F(ff_cache2_data_mask_2_12),
    .I0(ff_cache3_data_mask_2_11),
    .I1(w_cache2_hit),
    .I2(ff_cache1_already_read_16),
    .I3(n5753_9) 
);
defparam ff_cache2_data_mask_2_s7.INIT=16'h0700;
  LUT4 ff_cache2_data_mask_1_s7 (
    .F(ff_cache2_data_mask_1_12),
    .I0(ff_cache3_data_mask_1_11),
    .I1(w_cache2_hit),
    .I2(ff_cache1_already_read_16),
    .I3(n5753_9) 
);
defparam ff_cache2_data_mask_1_s7.INIT=16'h0700;
  LUT4 ff_cache2_data_mask_0_s7 (
    .F(ff_cache2_data_mask_0_12),
    .I0(ff_cache3_data_mask_0_11),
    .I1(w_cache2_hit),
    .I2(ff_cache1_already_read_16),
    .I3(n5753_9) 
);
defparam ff_cache2_data_mask_0_s7.INIT=16'h0700;
  LUT3 n6535_s5 (
    .F(n6535_10),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[2]),
    .I2(ff_flush_state[1]) 
);
defparam n6535_s5.INIT=8'h10;
  LUT3 n6308_s3 (
    .F(n6308_8),
    .I0(ff_flush_state[2]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[0]) 
);
defparam n6308_s3.INIT=8'h40;
  LUT3 n6533_s6 (
    .F(n6533_11),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[2]) 
);
defparam n6533_s6.INIT=8'h40;
  LUT4 n6824_s7 (
    .F(n6824_12),
    .I0(n6824_13),
    .I1(ff_cache_vram_write),
    .I2(n5965_20),
    .I3(ff_cache_vram_rdata_en_8) 
);
defparam n6824_s7.INIT=16'h77F0;
  LUT2 n6822_s8 (
    .F(n6822_14),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]) 
);
defparam n6822_s8.INIT=4'h6;
  LUT4 n5964_s5 (
    .F(n5964_10),
    .I0(n5964_18),
    .I1(n5964_24),
    .I2(ff_priority[1]),
    .I3(ff_cache0_address_16_22) 
);
defparam n5964_s5.INIT=16'hCA00;
  LUT4 n5964_s7 (
    .F(n5964_12),
    .I0(n5987_9),
    .I1(n5964_15),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5964_s7.INIT=16'h0FBB;
  LUT4 n5753_s4 (
    .F(n5753_9),
    .I0(ff_flush_state[2]),
    .I1(n5388_7),
    .I2(ff_cache_vram_write),
    .I3(n5985_8) 
);
defparam n5753_s4.INIT=16'h1000;
  LUT2 n5735_s4 (
    .F(n5735_9),
    .I0(n19_3),
    .I1(ff_cache0_data_en) 
);
defparam n5735_s4.INIT=4'h4;
  LUT4 n5965_s11 (
    .F(n5965_14),
    .I0(n6535_12),
    .I1(ff_cache1_address_17_13),
    .I2(ff_cache1_address[17]),
    .I3(n5965_16) 
);
defparam n5965_s11.INIT=16'h7F00;
  LUT3 n5965_s12 (
    .F(n5965_15),
    .I0(n5965_17),
    .I1(ff_cache2_address[17]),
    .I2(ff_cache_vram_rdata_en_8) 
);
defparam n5965_s12.INIT=8'h07;
  LUT4 n5966_s9 (
    .F(n5966_12),
    .I0(n6535_10),
    .I1(ff_cache3_address_17_13),
    .I2(n5966_14),
    .I3(n5966_15) 
);
defparam n5966_s9.INIT=16'h0D00;
  LUT4 n5966_s10 (
    .F(n5966_13),
    .I0(n5966_16),
    .I1(n5985_8),
    .I2(n5966_17),
    .I3(n5966_18) 
);
defparam n5966_s10.INIT=16'hB000;
  LUT4 n5967_s10 (
    .F(n5967_13),
    .I0(n5987_9),
    .I1(ff_cache0_address[15]),
    .I2(n5967_20),
    .I3(n5967_22) 
);
defparam n5967_s10.INIT=16'h0007;
  LUT4 n5968_s10 (
    .F(n5968_13),
    .I0(n5987_9),
    .I1(ff_cache0_address[14]),
    .I2(n5968_20),
    .I3(n5968_22) 
);
defparam n5968_s10.INIT=16'h0007;
  LUT4 n5969_s10 (
    .F(n5969_13),
    .I0(n5987_9),
    .I1(ff_cache0_address[13]),
    .I2(n5969_20),
    .I3(n5969_22) 
);
defparam n5969_s10.INIT=16'h0007;
  LUT4 n5970_s10 (
    .F(n5970_13),
    .I0(n5987_9),
    .I1(ff_cache0_address[12]),
    .I2(n5970_20),
    .I3(n5970_22) 
);
defparam n5970_s10.INIT=16'h0007;
  LUT4 n5971_s10 (
    .F(n5971_13),
    .I0(n5987_9),
    .I1(ff_cache0_address[11]),
    .I2(n5971_20),
    .I3(n5971_22) 
);
defparam n5971_s10.INIT=16'h0007;
  LUT4 n5972_s10 (
    .F(n5972_13),
    .I0(n5987_9),
    .I1(ff_cache0_address[10]),
    .I2(n5972_20),
    .I3(n5972_22) 
);
defparam n5972_s10.INIT=16'h0007;
  LUT4 n5973_s10 (
    .F(n5973_13),
    .I0(n5987_9),
    .I1(ff_cache0_address[9]),
    .I2(n5973_20),
    .I3(n5973_22) 
);
defparam n5973_s10.INIT=16'h0007;
  LUT4 n5974_s10 (
    .F(n5974_13),
    .I0(n5987_9),
    .I1(ff_cache0_address[8]),
    .I2(n5974_20),
    .I3(n5974_22) 
);
defparam n5974_s10.INIT=16'h0007;
  LUT4 n5975_s10 (
    .F(n5975_13),
    .I0(n5987_9),
    .I1(ff_cache0_address[7]),
    .I2(n5975_20),
    .I3(n5975_22) 
);
defparam n5975_s10.INIT=16'h0007;
  LUT4 n5976_s10 (
    .F(n5976_13),
    .I0(n5987_9),
    .I1(ff_cache0_address[6]),
    .I2(n5976_20),
    .I3(n5976_22) 
);
defparam n5976_s10.INIT=16'h0007;
  LUT4 n5977_s10 (
    .F(n5977_13),
    .I0(n5987_9),
    .I1(ff_cache0_address[5]),
    .I2(n5977_20),
    .I3(n5977_22) 
);
defparam n5977_s10.INIT=16'h0007;
  LUT4 n5978_s10 (
    .F(n5978_13),
    .I0(n5987_9),
    .I1(ff_cache0_address[4]),
    .I2(n5978_20),
    .I3(n5978_22) 
);
defparam n5978_s10.INIT=16'h0007;
  LUT4 n5979_s10 (
    .F(n5979_13),
    .I0(n5987_9),
    .I1(ff_cache0_address[3]),
    .I2(n5979_20),
    .I3(n5979_22) 
);
defparam n5979_s10.INIT=16'h0007;
  LUT4 n5980_s10 (
    .F(n5980_13),
    .I0(n5987_9),
    .I1(ff_cache0_address[2]),
    .I2(n5980_20),
    .I3(n5980_22) 
);
defparam n5980_s10.INIT=16'h0007;
  LUT4 n5981_s5 (
    .F(n5981_8),
    .I0(n5981_26),
    .I1(n5981_28),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5981_s5.INIT=16'hFACF;
  LUT4 n5981_s6 (
    .F(n5981_9),
    .I0(n5981_22),
    .I1(n5981_24),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5981_s6.INIT=16'hCFFA;
  LUT3 n5981_s7 (
    .F(n5981_10),
    .I0(n5981_28),
    .I1(ff_flush_state[2]),
    .I2(n5981_17) 
);
defparam n5981_s7.INIT=8'hB0;
  LUT4 n5981_s8 (
    .F(n5981_11),
    .I0(n5981_22),
    .I1(n6533_11),
    .I2(w_command_vram_wdata[31]),
    .I3(n5981_18) 
);
defparam n5981_s8.INIT=16'h0777;
  LUT4 n5981_s9 (
    .F(n5981_12),
    .I0(n5981_24),
    .I1(n6535_10),
    .I2(n5981_26),
    .I3(n6308_8) 
);
defparam n5981_s9.INIT=16'h0777;
  LUT2 n5982_s6 (
    .F(n5982_9),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]) 
);
defparam n5982_s6.INIT=4'h6;
  LUT4 n5982_s7 (
    .F(n5982_10),
    .I0(n5982_21),
    .I1(n6533_11),
    .I2(n5982_27),
    .I3(n6535_12) 
);
defparam n5982_s7.INIT=16'h0777;
  LUT4 n5982_s8 (
    .F(n5982_11),
    .I0(n5982_23),
    .I1(n6535_10),
    .I2(n5982_25),
    .I3(n6308_8) 
);
defparam n5982_s8.INIT=16'h0777;
  LUT4 n5982_s9 (
    .F(n5982_12),
    .I0(n5982_27),
    .I1(n5982_23),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5982_s9.INIT=16'hCA00;
  LUT4 n5982_s10 (
    .F(n5982_13),
    .I0(n5982_21),
    .I1(n5982_25),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5982_s10.INIT=16'h0C0A;
  LUT4 n5983_s7 (
    .F(n5983_10),
    .I0(n5983_26),
    .I1(n5983_20),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5983_s7.INIT=16'hF503;
  LUT4 n5983_s8 (
    .F(n5983_11),
    .I0(n5983_24),
    .I1(n6308_8),
    .I2(w_command_vram_wdata[29]),
    .I3(n5982_9) 
);
defparam n5983_s8.INIT=16'h7707;
  LUT3 n5983_s9 (
    .F(n5983_12),
    .I0(n5983_26),
    .I1(n6535_12),
    .I2(n5982_19) 
);
defparam n5983_s9.INIT=8'h70;
  LUT4 n5983_s10 (
    .F(n5983_13),
    .I0(n5983_22),
    .I1(n6535_10),
    .I2(n5983_20),
    .I3(n6533_11) 
);
defparam n5983_s10.INIT=16'h0777;
  LUT3 n5984_s5 (
    .F(n5984_8),
    .I0(n6015_34),
    .I1(ff_cache3_data[28]),
    .I2(n5984_14) 
);
defparam n5984_s5.INIT=8'h70;
  LUT4 n5984_s6 (
    .F(n5984_9),
    .I0(n5984_22),
    .I1(n6533_11),
    .I2(n5984_30),
    .I3(n6535_12) 
);
defparam n5984_s6.INIT=16'h0777;
  LUT2 n5984_s7 (
    .F(n5984_10),
    .I0(w_command_vram_wdata[28]),
    .I1(n5964_24) 
);
defparam n5984_s7.INIT=4'h2;
  LUT4 n5984_s8 (
    .F(n5984_11),
    .I0(n5984_28),
    .I1(n5984_24),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5984_s8.INIT=16'h3500;
  LUT4 n5984_s9 (
    .F(n5984_12),
    .I0(n5984_22),
    .I1(n5984_30),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5984_s9.INIT=16'h0305;
  LUT2 n5985_s5 (
    .F(n5985_8),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]) 
);
defparam n5985_s5.INIT=4'h1;
  LUT4 n5985_s6 (
    .F(n5985_9),
    .I0(n5985_22),
    .I1(n6535_10),
    .I2(n5985_24),
    .I3(n6308_8) 
);
defparam n5985_s6.INIT=16'h0777;
  LUT3 n5985_s7 (
    .F(n5985_10),
    .I0(n5985_20),
    .I1(n6533_11),
    .I2(n5985_18) 
);
defparam n5985_s7.INIT=8'h07;
  LUT4 n5985_s8 (
    .F(n5985_11),
    .I0(n5985_24),
    .I1(n5985_26),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5985_s8.INIT=16'hFACF;
  LUT4 n5985_s9 (
    .F(n5985_12),
    .I0(n5985_20),
    .I1(n5985_22),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5985_s9.INIT=16'hCFFA;
  LUT4 n5986_s4 (
    .F(n5986_7),
    .I0(ff_cache2_data[26]),
    .I1(n5986_12),
    .I2(ff_priority[1]),
    .I3(ff_cache2_address_17_13) 
);
defparam n5986_s4.INIT=16'hACCC;
  LUT3 n5986_s5 (
    .F(n5986_8),
    .I0(n5986_23),
    .I1(n5986_21),
    .I2(ff_priority[1]) 
);
defparam n5986_s5.INIT=8'h35;
  LUT4 n5986_s7 (
    .F(n5986_10),
    .I0(n5986_21),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]),
    .I3(ff_flush_state[0]) 
);
defparam n5986_s7.INIT=16'h000B;
  LUT3 n5987_s4 (
    .F(n5987_7),
    .I0(n5987_12),
    .I1(ff_cache1_data[25]),
    .I2(n5987_24) 
);
defparam n5987_s4.INIT=8'hCA;
  LUT3 n5987_s5 (
    .F(n5987_8),
    .I0(n5987_22),
    .I1(n5987_20),
    .I2(ff_priority[0]) 
);
defparam n5987_s5.INIT=8'h35;
  LUT3 n5987_s6 (
    .F(n5987_9),
    .I0(n5987_16),
    .I1(ff_cache0_data_en),
    .I2(n6533_11) 
);
defparam n5987_s6.INIT=8'h40;
  LUT4 n5987_s7 (
    .F(n5987_10),
    .I0(n5987_22),
    .I1(n6308_8),
    .I2(n5987_17),
    .I3(n5985_8) 
);
defparam n5987_s7.INIT=16'h7077;
  LUT4 n5987_s8 (
    .F(n5987_11),
    .I0(n5987_20),
    .I1(n6535_10),
    .I2(n5966_15),
    .I3(w_command_vram_wdata[25]) 
);
defparam n5987_s8.INIT=16'h7077;
  LUT4 n5988_s5 (
    .F(n5988_8),
    .I0(n5988_23),
    .I1(n6535_10),
    .I2(n5988_19),
    .I3(n6533_11) 
);
defparam n5988_s5.INIT=16'h0777;
  LUT4 n5988_s7 (
    .F(n5988_10),
    .I0(n5988_25),
    .I1(n5988_23),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5988_s7.INIT=16'h3500;
  LUT4 n5988_s8 (
    .F(n5988_11),
    .I0(n5988_19),
    .I1(n5988_27),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5988_s8.INIT=16'h0305;
  LUT4 n5989_s4 (
    .F(n5989_7),
    .I0(ff_cache2_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(ff_cache2_address_17_13),
    .I3(n6308_8) 
);
defparam n5989_s4.INIT=16'hAC00;
  LUT4 n5989_s5 (
    .F(n5989_8),
    .I0(n5989_21),
    .I1(n6533_11),
    .I2(n5989_27),
    .I3(n6535_12) 
);
defparam n5989_s5.INIT=16'h0777;
  LUT4 n5989_s6 (
    .F(n5989_9),
    .I0(n5989_23),
    .I1(n6535_10),
    .I2(w_command_vram_wdata[23]),
    .I3(n5982_9) 
);
defparam n5989_s6.INIT=16'h7707;
  LUT2 n5989_s8 (
    .F(n5989_11),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]) 
);
defparam n5989_s8.INIT=4'h8;
  LUT4 n5989_s9 (
    .F(n5989_12),
    .I0(n5989_27),
    .I1(n5989_25),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5989_s9.INIT=16'hFCA0;
  LUT4 n5989_s10 (
    .F(n5989_13),
    .I0(n5989_21),
    .I1(ff_cache0_already_read_13),
    .I2(n5989_19),
    .I3(n5983_18) 
);
defparam n5989_s10.INIT=16'h0700;
  LUT3 n5990_s4 (
    .F(n5990_7),
    .I0(n5990_12),
    .I1(ff_cache1_data[22]),
    .I2(n5987_24) 
);
defparam n5990_s4.INIT=8'hCA;
  LUT3 n5990_s5 (
    .F(n5990_8),
    .I0(n5990_19),
    .I1(n5990_17),
    .I2(ff_priority[0]) 
);
defparam n5990_s5.INIT=8'h35;
  LUT4 n5990_s6 (
    .F(n5990_9),
    .I0(ff_cache1_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(ff_cache1_address_17_13),
    .I3(n6535_12) 
);
defparam n5990_s6.INIT=16'hAC00;
  LUT4 n5990_s7 (
    .F(n5990_10),
    .I0(n5990_17),
    .I1(n6535_10),
    .I2(n5990_19),
    .I3(n6308_8) 
);
defparam n5990_s7.INIT=16'h0777;
  LUT3 n5990_s8 (
    .F(n5990_11),
    .I0(n5966_15),
    .I1(w_command_vram_wdata[22]),
    .I2(n5990_15) 
);
defparam n5990_s8.INIT=8'hB0;
  LUT3 n5991_s4 (
    .F(n5991_7),
    .I0(n5991_11),
    .I1(ff_cache1_data[21]),
    .I2(n5987_24) 
);
defparam n5991_s4.INIT=8'hCA;
  LUT3 n5991_s5 (
    .F(n5991_8),
    .I0(n5991_18),
    .I1(n5991_16),
    .I2(ff_priority[0]) 
);
defparam n5991_s5.INIT=8'h35;
  LUT4 n5991_s6 (
    .F(n5991_9),
    .I0(n5991_16),
    .I1(n6535_10),
    .I2(n5991_18),
    .I3(n6308_8) 
);
defparam n5991_s6.INIT=16'h0777;
  LUT4 n5991_s7 (
    .F(n5991_10),
    .I0(n5991_14),
    .I1(n5985_8),
    .I2(n5966_15),
    .I3(w_command_vram_wdata[21]) 
);
defparam n5991_s7.INIT=16'hB0BB;
  LUT3 n5992_s4 (
    .F(n5992_7),
    .I0(n5992_17),
    .I1(n5992_19),
    .I2(ff_priority[1]) 
);
defparam n5992_s4.INIT=8'h35;
  LUT4 n5992_s5 (
    .F(n5992_8),
    .I0(ff_cache3_data[20]),
    .I1(n5992_14),
    .I2(ff_priority[1]),
    .I3(ff_cache3_address_17_13) 
);
defparam n5992_s5.INIT=16'h5333;
  LUT4 n5992_s6 (
    .F(n5992_9),
    .I0(ff_cache1_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(ff_cache1_address_17_13),
    .I3(n5985_8) 
);
defparam n5992_s6.INIT=16'hAC00;
  LUT4 n5992_s7 (
    .F(n5992_10),
    .I0(n5992_19),
    .I1(n6308_8),
    .I2(n5992_17),
    .I3(n6533_11) 
);
defparam n5992_s7.INIT=16'h0777;
  LUT4 n5992_s8 (
    .F(n5992_11),
    .I0(n5985_8),
    .I1(w_command_vram_wdata[20]),
    .I2(n5982_9),
    .I3(n5992_15) 
);
defparam n5992_s8.INIT=16'h00F1;
  LUT3 n5993_s4 (
    .F(n5993_7),
    .I0(n5993_16),
    .I1(n5993_20),
    .I2(ff_priority[1]) 
);
defparam n5993_s4.INIT=8'h35;
  LUT3 n5993_s5 (
    .F(n5993_8),
    .I0(n5993_22),
    .I1(n5993_18),
    .I2(ff_priority[1]) 
);
defparam n5993_s5.INIT=8'h35;
  LUT4 n5993_s7 (
    .F(n5993_10),
    .I0(n5993_22),
    .I1(w_command_vram_wdata[19]),
    .I2(n5982_9),
    .I3(n5985_8) 
);
defparam n5993_s7.INIT=16'h50F3;
  LUT4 n5993_s8 (
    .F(n5993_11),
    .I0(n5993_18),
    .I1(n6535_10),
    .I2(n5993_16),
    .I3(n6533_11) 
);
defparam n5993_s8.INIT=16'h0777;
  LUT4 n5994_s7 (
    .F(n5994_10),
    .I0(n5994_19),
    .I1(n5994_25),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5994_s7.INIT=16'h0CFA;
  LUT4 n5994_s8 (
    .F(n5994_11),
    .I0(n5994_21),
    .I1(n6535_10),
    .I2(n5994_25),
    .I3(n6535_12) 
);
defparam n5994_s8.INIT=16'h0777;
  LUT3 n5994_s9 (
    .F(n5994_12),
    .I0(n5994_19),
    .I1(n6533_11),
    .I2(n5994_17) 
);
defparam n5994_s9.INIT=8'h70;
  LUT4 n5995_s4 (
    .F(n5995_7),
    .I0(ff_cache1_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(ff_cache1_address_17_13),
    .I3(ff_cache1_already_read_12) 
);
defparam n5995_s4.INIT=16'h5300;
  LUT4 n5995_s5 (
    .F(n5995_8),
    .I0(ff_cache0_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(ff_cache0_address_16_14),
    .I3(ff_cache0_already_read_13) 
);
defparam n5995_s5.INIT=16'h5300;
  LUT4 n5995_s6 (
    .F(n5995_9),
    .I0(n5964_24),
    .I1(w_command_vram_wdata[17]),
    .I2(ff_priority[1]),
    .I3(n5995_12) 
);
defparam n5995_s6.INIT=16'hB000;
  LUT4 n5995_s7 (
    .F(n5995_10),
    .I0(ff_cache1_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(ff_cache1_address_17_13),
    .I3(n6535_12) 
);
defparam n5995_s7.INIT=16'hAC00;
  LUT4 n5995_s8 (
    .F(n5995_11),
    .I0(n6015_34),
    .I1(ff_cache3_data[17]),
    .I2(n5995_13),
    .I3(n5995_14) 
);
defparam n5995_s8.INIT=16'h0700;
  LUT4 n5996_s5 (
    .F(n5996_8),
    .I0(n5982_9),
    .I1(w_command_vram_wdata[16]),
    .I2(n5996_13),
    .I3(n5982_19) 
);
defparam n5996_s5.INIT=16'h0B00;
  LUT4 n5996_s6 (
    .F(n5996_9),
    .I0(n5996_19),
    .I1(n6535_10),
    .I2(n5996_17),
    .I3(n6533_11) 
);
defparam n5996_s6.INIT=16'h0777;
  LUT3 n5996_s7 (
    .F(n5996_10),
    .I0(n5996_17),
    .I1(ff_priority[1]),
    .I2(ff_priority[0]) 
);
defparam n5996_s7.INIT=8'h0E;
  LUT4 n5996_s8 (
    .F(n5996_11),
    .I0(n5996_21),
    .I1(ff_priority[0]),
    .I2(n5996_19),
    .I3(ff_priority[1]) 
);
defparam n5996_s8.INIT=16'h0F77;
  LUT4 n5996_s9 (
    .F(n5996_12),
    .I0(ff_cache2_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(ff_cache2_address_17_13),
    .I3(n6001_12) 
);
defparam n5996_s9.INIT=16'h5300;
  LUT3 n5997_s4 (
    .F(n5997_7),
    .I0(n5997_17),
    .I1(n5997_23),
    .I2(ff_priority[0]) 
);
defparam n5997_s4.INIT=8'h35;
  LUT3 n5997_s5 (
    .F(n5997_8),
    .I0(n5997_21),
    .I1(n5997_19),
    .I2(ff_priority[0]) 
);
defparam n5997_s5.INIT=8'hCA;
  LUT4 n5997_s7 (
    .F(n5997_10),
    .I0(n5997_19),
    .I1(n6535_10),
    .I2(n5997_17),
    .I3(n6533_11) 
);
defparam n5997_s7.INIT=16'h0777;
  LUT4 n5997_s8 (
    .F(n5997_11),
    .I0(n5985_8),
    .I1(w_command_vram_wdata[15]),
    .I2(n5982_9),
    .I3(n5997_15) 
);
defparam n5997_s8.INIT=16'h00F1;
  LUT4 n5998_s4 (
    .F(n5998_7),
    .I0(n5998_19),
    .I1(n6535_10),
    .I2(n5998_21),
    .I3(n6308_8) 
);
defparam n5998_s4.INIT=16'h0777;
  LUT4 n5998_s5 (
    .F(n5998_8),
    .I0(n5998_23),
    .I1(n6535_12),
    .I2(n5966_15),
    .I3(w_command_vram_wdata[14]) 
);
defparam n5998_s5.INIT=16'h7077;
  LUT4 n5998_s6 (
    .F(n5998_9),
    .I0(n5998_17),
    .I1(n5998_23),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5998_s6.INIT=16'h0C0A;
  LUT4 n5998_s7 (
    .F(n5998_10),
    .I0(n5998_21),
    .I1(n5998_19),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5998_s7.INIT=16'hCA00;
  LUT3 n5999_s4 (
    .F(n5999_7),
    .I0(n5999_19),
    .I1(n5999_23),
    .I2(ff_priority[1]) 
);
defparam n5999_s4.INIT=8'h35;
  LUT3 n5999_s5 (
    .F(n5999_8),
    .I0(n5999_25),
    .I1(n5999_21),
    .I2(ff_priority[1]) 
);
defparam n5999_s5.INIT=8'h35;
  LUT3 n5999_s7 (
    .F(n5999_10),
    .I0(n5999_19),
    .I1(n6533_11),
    .I2(n5999_17) 
);
defparam n5999_s7.INIT=8'h70;
  LUT4 n5999_s8 (
    .F(n5999_11),
    .I0(n5999_23),
    .I1(n6308_8),
    .I2(n5999_25),
    .I3(n5985_8) 
);
defparam n5999_s8.INIT=16'h0777;
  LUT4 n6000_s4 (
    .F(n6000_7),
    .I0(ff_cache2_data[12]),
    .I1(n6000_11),
    .I2(ff_priority[1]),
    .I3(ff_cache2_address_17_13) 
);
defparam n6000_s4.INIT=16'hACCC;
  LUT3 n6000_s5 (
    .F(n6000_8),
    .I0(n6000_18),
    .I1(n6000_16),
    .I2(ff_priority[1]) 
);
defparam n6000_s5.INIT=8'h35;
  LUT4 n6000_s6 (
    .F(n6000_9),
    .I0(n6000_16),
    .I1(n6535_10),
    .I2(ff_cache0_data[12]),
    .I3(n5987_9) 
);
defparam n6000_s6.INIT=16'h0777;
  LUT3 n6000_s7 (
    .F(n6000_10),
    .I0(n6000_18),
    .I1(n6535_12),
    .I2(n6000_14) 
);
defparam n6000_s7.INIT=8'h70;
  LUT4 n6001_s4 (
    .F(n6001_7),
    .I0(ff_cache1_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(ff_cache1_address_17_13),
    .I3(n6535_12) 
);
defparam n6001_s4.INIT=16'hAC00;
  LUT4 n6001_s5 (
    .F(n6001_8),
    .I0(n5985_8),
    .I1(w_command_vram_wdata[11]),
    .I2(n5982_9),
    .I3(n6001_13) 
);
defparam n6001_s5.INIT=16'h00F1;
  LUT4 n6001_s6 (
    .F(n6001_9),
    .I0(n6001_18),
    .I1(n6535_10),
    .I2(n6001_20),
    .I3(n6308_8) 
);
defparam n6001_s6.INIT=16'h0777;
  LUT4 n6001_s7 (
    .F(n6001_10),
    .I0(n6001_18),
    .I1(ff_priority[1]),
    .I2(n6001_15),
    .I3(n6001_16) 
);
defparam n6001_s7.INIT=16'h0007;
  LUT2 n6001_s9 (
    .F(n6001_12),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]) 
);
defparam n6001_s9.INIT=4'h4;
  LUT4 n6002_s4 (
    .F(n6002_7),
    .I0(n6002_12),
    .I1(ff_cache1_data[10]),
    .I2(ff_priority[1]),
    .I3(n5987_24) 
);
defparam n6002_s4.INIT=16'h0C0A;
  LUT4 n6002_s5 (
    .F(n6002_8),
    .I0(n6002_21),
    .I1(n6002_19),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n6002_s5.INIT=16'hCA00;
  LUT4 n6002_s6 (
    .F(n6002_9),
    .I0(ff_cache0_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(ff_cache0_address_16_14),
    .I3(n6533_11) 
);
defparam n6002_s6.INIT=16'hAC00;
  LUT4 n6002_s7 (
    .F(n6002_10),
    .I0(n6002_15),
    .I1(w_command_vram_wdata[10]),
    .I2(n6002_16),
    .I3(n6002_17) 
);
defparam n6002_s7.INIT=16'h00F4;
  LUT4 n6002_s8 (
    .F(n6002_11),
    .I0(n6002_19),
    .I1(n6535_10),
    .I2(n6002_21),
    .I3(n6308_8) 
);
defparam n6002_s8.INIT=16'h0777;
  LUT3 n6003_s4 (
    .F(n6003_7),
    .I0(n6003_12),
    .I1(ff_cache1_data[9]),
    .I2(n5987_24) 
);
defparam n6003_s4.INIT=8'hCA;
  LUT3 n6003_s5 (
    .F(n6003_8),
    .I0(n6003_21),
    .I1(n6003_19),
    .I2(ff_priority[0]) 
);
defparam n6003_s5.INIT=8'h35;
  LUT3 n6003_s7 (
    .F(n6003_10),
    .I0(ff_cache_vram_rdata_en_8),
    .I1(w_command_vram_wdata[9]),
    .I2(n5966_15) 
);
defparam n6003_s7.INIT=8'h0E;
  LUT4 n6003_s8 (
    .F(n6003_11),
    .I0(n6003_19),
    .I1(n6535_10),
    .I2(n6003_14),
    .I3(n6003_17) 
);
defparam n6003_s8.INIT=16'h0700;
  LUT3 n6004_s4 (
    .F(n6004_7),
    .I0(n6004_16),
    .I1(n6004_20),
    .I2(ff_priority[1]) 
);
defparam n6004_s4.INIT=8'h35;
  LUT3 n6004_s5 (
    .F(n6004_8),
    .I0(n6004_22),
    .I1(n6004_18),
    .I2(ff_priority[1]) 
);
defparam n6004_s5.INIT=8'h35;
  LUT4 n6004_s7 (
    .F(n6004_10),
    .I0(n6004_22),
    .I1(w_command_vram_wdata[8]),
    .I2(n5982_9),
    .I3(n5985_8) 
);
defparam n6004_s7.INIT=16'h50F3;
  LUT4 n6004_s8 (
    .F(n6004_11),
    .I0(n6004_18),
    .I1(n6535_10),
    .I2(n6004_16),
    .I3(n6533_11) 
);
defparam n6004_s8.INIT=16'h0777;
  LUT4 n6005_s4 (
    .F(n6005_7),
    .I0(ff_cache1_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(ff_cache1_address_17_13),
    .I3(n6535_12) 
);
defparam n6005_s4.INIT=16'hAC00;
  LUT4 n6005_s5 (
    .F(n6005_8),
    .I0(n5985_8),
    .I1(w_command_vram_wdata[7]),
    .I2(n5982_9),
    .I3(n6005_12) 
);
defparam n6005_s5.INIT=16'h00F1;
  LUT4 n6005_s6 (
    .F(n6005_9),
    .I0(n6005_19),
    .I1(n6308_8),
    .I2(n6005_17),
    .I3(n6533_11) 
);
defparam n6005_s6.INIT=16'h0777;
  LUT4 n6005_s7 (
    .F(n6005_10),
    .I0(n6005_17),
    .I1(ff_priority[0]),
    .I2(n6005_14),
    .I3(n6005_15) 
);
defparam n6005_s7.INIT=16'h000D;
  LUT3 n6006_s4 (
    .F(n6006_7),
    .I0(n6006_19),
    .I1(n6006_23),
    .I2(ff_priority[1]) 
);
defparam n6006_s4.INIT=8'h35;
  LUT3 n6006_s5 (
    .F(n6006_8),
    .I0(n6006_25),
    .I1(n6006_21),
    .I2(ff_priority[1]) 
);
defparam n6006_s5.INIT=8'h35;
  LUT3 n6006_s7 (
    .F(n6006_10),
    .I0(n6006_21),
    .I1(n6535_10),
    .I2(n6006_17) 
);
defparam n6006_s7.INIT=8'h70;
  LUT4 n6006_s8 (
    .F(n6006_11),
    .I0(n6006_23),
    .I1(n6308_8),
    .I2(n6006_25),
    .I3(n5985_8) 
);
defparam n6006_s8.INIT=16'h0777;
  LUT3 n6007_s4 (
    .F(n6007_7),
    .I0(n6007_17),
    .I1(n6007_21),
    .I2(ff_priority[0]) 
);
defparam n6007_s4.INIT=8'h35;
  LUT3 n6007_s5 (
    .F(n6007_8),
    .I0(n6007_13),
    .I1(ff_cache3_data[5]),
    .I2(n6007_19) 
);
defparam n6007_s5.INIT=8'hCA;
  LUT4 n6007_s6 (
    .F(n6007_9),
    .I0(n6007_17),
    .I1(n6533_11),
    .I2(n6007_21),
    .I3(n6535_12) 
);
defparam n6007_s6.INIT=16'h0777;
  LUT3 n6007_s7 (
    .F(n6007_10),
    .I0(n5965_17),
    .I1(ff_cache2_data[5]),
    .I2(n6007_15) 
);
defparam n6007_s7.INIT=8'h70;
  LUT3 n6008_s4 (
    .F(n6008_7),
    .I0(n6008_19),
    .I1(n6008_25),
    .I2(ff_priority[0]) 
);
defparam n6008_s4.INIT=8'h35;
  LUT3 n6008_s5 (
    .F(n6008_8),
    .I0(n6008_23),
    .I1(n6008_21),
    .I2(ff_priority[0]) 
);
defparam n6008_s5.INIT=8'h35;
  LUT3 n6008_s7 (
    .F(n6008_10),
    .I0(n6008_19),
    .I1(n6533_11),
    .I2(n6008_17) 
);
defparam n6008_s7.INIT=8'h07;
  LUT4 n6008_s8 (
    .F(n6008_11),
    .I0(n6008_23),
    .I1(n6308_8),
    .I2(n6008_25),
    .I3(n5985_8) 
);
defparam n6008_s8.INIT=16'h0777;
  LUT3 n6009_s4 (
    .F(n6009_7),
    .I0(n6009_18),
    .I1(n6009_24),
    .I2(ff_priority[0]) 
);
defparam n6009_s4.INIT=8'h35;
  LUT3 n6009_s5 (
    .F(n6009_8),
    .I0(n6009_22),
    .I1(n6009_20),
    .I2(ff_priority[0]) 
);
defparam n6009_s5.INIT=8'h35;
  LUT3 n6009_s6 (
    .F(n6009_9),
    .I0(n6009_24),
    .I1(ff_flush_state[2]),
    .I2(n6009_16) 
);
defparam n6009_s6.INIT=8'hB0;
  LUT4 n6009_s7 (
    .F(n6009_10),
    .I0(n6009_20),
    .I1(n6535_10),
    .I2(w_command_vram_wdata[3]),
    .I3(n5981_18) 
);
defparam n6009_s7.INIT=16'h0777;
  LUT4 n6009_s8 (
    .F(n6009_11),
    .I0(n6009_22),
    .I1(n6308_8),
    .I2(n6009_18),
    .I3(n6533_11) 
);
defparam n6009_s8.INIT=16'h0777;
  LUT4 n6010_s4 (
    .F(n6010_7),
    .I0(n6010_12),
    .I1(ff_cache3_data[2]),
    .I2(n6007_19),
    .I3(ff_priority[1]) 
);
defparam n6010_s4.INIT=16'h3A00;
  LUT4 n6010_s5 (
    .F(n6010_8),
    .I0(ff_cache0_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(ff_cache0_address_16_14),
    .I3(ff_cache0_already_read_13) 
);
defparam n6010_s5.INIT=16'h5300;
  LUT4 n6010_s6 (
    .F(n6010_9),
    .I0(ff_cache1_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(ff_cache1_address_17_13),
    .I3(ff_cache1_already_read_12) 
);
defparam n6010_s6.INIT=16'h5300;
  LUT4 n6010_s7 (
    .F(n6010_10),
    .I0(ff_cache1_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(ff_cache1_address_17_13),
    .I3(n6535_12) 
);
defparam n6010_s7.INIT=16'hAC00;
  LUT4 n6010_s8 (
    .F(n6010_11),
    .I0(n6015_34),
    .I1(ff_cache3_data[2]),
    .I2(n6010_13),
    .I3(n6010_14) 
);
defparam n6010_s8.INIT=16'h0700;
  LUT3 n6011_s4 (
    .F(n6011_7),
    .I0(n6011_16),
    .I1(n6011_18),
    .I2(ff_priority[0]) 
);
defparam n6011_s4.INIT=8'h35;
  LUT3 n6011_s5 (
    .F(n6011_8),
    .I0(n6011_13),
    .I1(ff_cache3_data[1]),
    .I2(n6007_19) 
);
defparam n6011_s5.INIT=8'hCA;
  LUT4 n6011_s6 (
    .F(n6011_9),
    .I0(n6011_16),
    .I1(n6533_11),
    .I2(n6011_18),
    .I3(n6535_12) 
);
defparam n6011_s6.INIT=16'h0777;
  LUT3 n6011_s7 (
    .F(n6011_10),
    .I0(n6015_34),
    .I1(ff_cache3_data[1]),
    .I2(n6011_14) 
);
defparam n6011_s7.INIT=8'h70;
  LUT4 n6012_s4 (
    .F(n6012_7),
    .I0(n6012_20),
    .I1(n6012_22),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n6012_s4.INIT=16'hCFFA;
  LUT4 n6012_s5 (
    .F(n6012_8),
    .I0(n6012_24),
    .I1(n6012_26),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n6012_s5.INIT=16'hFACF;
  LUT4 n6012_s7 (
    .F(n6012_10),
    .I0(n6012_22),
    .I1(n6535_10),
    .I2(n6012_20),
    .I3(n6533_11) 
);
defparam n6012_s7.INIT=16'h0777;
  LUT4 n6012_s8 (
    .F(n6012_11),
    .I0(n6012_15),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[0]),
    .I3(n6012_18) 
);
defparam n6012_s8.INIT=16'h00BF;
  LUT4 n6013_s10 (
    .F(n6013_13),
    .I0(n5964_18),
    .I1(n5982_19),
    .I2(ff_cache0_address_16_22),
    .I3(n5981_20) 
);
defparam n6013_s10.INIT=16'hDF00;
  LUT4 n6013_s11 (
    .F(n6013_14),
    .I0(n5964_24),
    .I1(n5982_19),
    .I2(ff_cache0_address_16_22),
    .I3(n5981_20) 
);
defparam n6013_s11.INIT=16'hDF00;
  LUT4 n6013_s12 (
    .F(n6013_15),
    .I0(n5965_17),
    .I1(ff_cache2_data_mask[3]),
    .I2(ff_cache0_data_mask[3]),
    .I3(n5987_9) 
);
defparam n6013_s12.INIT=16'h0777;
  LUT4 n6013_s13 (
    .F(n6013_16),
    .I0(n6015_34),
    .I1(ff_cache3_data_mask[3]),
    .I2(n6013_17),
    .I3(n5982_19) 
);
defparam n6013_s13.INIT=16'h0700;
  LUT4 n6014_s10 (
    .F(n6014_13),
    .I0(ff_cache1_data_mask[2]),
    .I1(w_command_vram_wdata_mask[2]),
    .I2(ff_cache1_address_17_13),
    .I3(n6535_12) 
);
defparam n6014_s10.INIT=16'hAC00;
  LUT4 n6014_s11 (
    .F(n6014_14),
    .I0(n6015_34),
    .I1(ff_cache3_data_mask[2]),
    .I2(n5982_19),
    .I3(n6014_15) 
);
defparam n6014_s11.INIT=16'h7000;
  LUT4 n6015_s9 (
    .F(n6015_12),
    .I0(n6015_36),
    .I1(n6015_28),
    .I2(n6015_18),
    .I3(ff_cache0_address_16_22) 
);
defparam n6015_s9.INIT=16'hEF00;
  LUT4 n6015_s10 (
    .F(n6015_13),
    .I0(ff_priority[0]),
    .I1(ff_cache3_data_mask[1]),
    .I2(n6015_19),
    .I3(n6015_30) 
);
defparam n6015_s10.INIT=16'h00F8;
  LUT4 n6015_s12 (
    .F(n6015_15),
    .I0(n5966_12),
    .I1(w_command_vram_wdata_mask[1]),
    .I2(n6015_21),
    .I3(n6015_22) 
);
defparam n6015_s12.INIT=16'h0B00;
  LUT4 n6016_s10 (
    .F(n6016_13),
    .I0(ff_cache1_data_mask[0]),
    .I1(w_command_vram_wdata_mask[0]),
    .I2(ff_cache1_address_17_13),
    .I3(n6535_12) 
);
defparam n6016_s10.INIT=16'hAC00;
  LUT4 n6016_s11 (
    .F(n6016_14),
    .I0(ff_cache0_address_16_14),
    .I1(n6533_11),
    .I2(n5984_26),
    .I3(w_command_vram_wdata_mask[0]) 
);
defparam n6016_s11.INIT=16'h4F00;
  LUT4 n6016_s12 (
    .F(n6016_15),
    .I0(n6015_34),
    .I1(ff_cache3_data_mask[0]),
    .I2(n6016_16),
    .I3(n6016_17) 
);
defparam n6016_s12.INIT=16'h7000;
  LUT2 ff_cache0_already_read_s9 (
    .F(ff_cache0_already_read_13),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]) 
);
defparam ff_cache0_already_read_s9.INIT=4'h1;
  LUT2 ff_cache1_already_read_s8 (
    .F(ff_cache1_already_read_12),
    .I0(ff_priority[1]),
    .I1(ff_priority[0]) 
);
defparam ff_cache1_already_read_s8.INIT=4'h4;
  LUT2 ff_cache2_already_read_s8 (
    .F(ff_cache2_already_read_12),
    .I0(ff_cache0_data_en),
    .I1(ff_cache1_data_en) 
);
defparam ff_cache2_already_read_s8.INIT=4'h8;
  LUT4 ff_cache_vram_rdata_en_s7 (
    .F(ff_cache_vram_rdata_en_10),
    .I0(ff_cache_vram_rdata_en_11),
    .I1(ff_cache0_already_read_17),
    .I2(ff_cache_vram_rdata_en_12),
    .I3(ff_cache_vram_rdata_en_17) 
);
defparam ff_cache_vram_rdata_en_s7.INIT=16'h00EF;
  LUT4 n6822_s10 (
    .F(n6822_16),
    .I0(n6822_17),
    .I1(ff_cache_vram_write),
    .I2(ff_vram_address_17_16),
    .I3(ff_vram_wdata_31_9) 
);
defparam n6822_s10.INIT=16'h000E;
  LUT2 ff_vram_wdata_31_s6 (
    .F(ff_vram_wdata_31_9),
    .I0(ff_vram_wdata_31_12),
    .I1(ff_cache_vram_write) 
);
defparam ff_vram_wdata_31_s6.INIT=4'h4;
  LUT2 ff_cache0_address_16_s9 (
    .F(ff_cache0_address_16_14),
    .I0(n5987_16),
    .I1(ff_cache0_data_en) 
);
defparam ff_cache0_address_16_s9.INIT=4'h4;
  LUT2 ff_cache1_address_17_s8 (
    .F(ff_cache1_address_17_13),
    .I0(ff_cache1_address_17_15),
    .I1(ff_cache1_data_en) 
);
defparam ff_cache1_address_17_s8.INIT=4'h4;
  LUT4 ff_cache1_address_17_s9 (
    .F(ff_cache1_address_17_14),
    .I0(ff_cache1_already_read_12),
    .I1(ff_vram_wdata_31_12),
    .I2(ff_cache1_data_en),
    .I3(ff_cache0_data_en) 
);
defparam ff_cache1_address_17_s9.INIT=16'h7077;
  LUT2 ff_cache2_address_17_s8 (
    .F(ff_cache2_address_17_13),
    .I0(ff_cache2_address_17_16),
    .I1(ff_cache2_data_en) 
);
defparam ff_cache2_address_17_s8.INIT=4'h4;
  LUT4 ff_cache2_address_17_s9 (
    .F(ff_cache2_address_17_14),
    .I0(ff_cache3_data_en),
    .I1(n6001_12),
    .I2(ff_cache2_data_en),
    .I3(ff_cache2_already_read_12) 
);
defparam ff_cache2_address_17_s9.INIT=16'h8F00;
  LUT4 ff_cache2_address_17_s10 (
    .F(ff_cache2_address_17_15),
    .I0(n55_3),
    .I1(ff_cache2_data_en),
    .I2(n37_3),
    .I3(ff_cache1_data_en) 
);
defparam ff_cache2_address_17_s10.INIT=16'hB0BB;
  LUT2 ff_cache3_address_17_s8 (
    .F(ff_cache3_address_17_13),
    .I0(ff_cache3_address_17_15),
    .I1(ff_cache3_data_en) 
);
defparam ff_cache3_address_17_s8.INIT=4'h4;
  LUT2 ff_vram_address_17_s12 (
    .F(ff_vram_address_17_16),
    .I0(ff_cache0_address_16_24),
    .I1(ff_cache2_address_17_12) 
);
defparam ff_vram_address_17_s12.INIT=4'h1;
  LUT4 ff_cache1_data_en_s6 (
    .F(ff_cache1_data_en_11),
    .I0(w_command_vram_rdata_en),
    .I1(ff_cache1_already_read_12),
    .I2(n5388_7),
    .I3(w_cache_vram_rdata_en) 
);
defparam ff_cache1_data_en_s6.INIT=16'h008F;
  LUT2 ff_cache0_data_mask_2_s11 (
    .F(ff_cache0_data_mask_2_16),
    .I0(n19_3),
    .I1(n5753_9) 
);
defparam ff_cache0_data_mask_2_s11.INIT=4'h8;
  LUT3 ff_cache3_data_mask_3_s11 (
    .F(ff_cache3_data_mask_3_16),
    .I0(ff_cache3_data_mask_3_18),
    .I1(n5121_10),
    .I2(ff_cache2_address_17_15) 
);
defparam ff_cache3_data_mask_3_s11.INIT=8'h40;
  LUT4 ff_cache1_data_mask_3_s11 (
    .F(ff_cache1_data_mask_3_16),
    .I0(ff_cache1_data_mask_3_19),
    .I1(ff_cache1_address_17_14),
    .I2(n5985_8),
    .I3(ff_cache_vram_rdata_en_9) 
);
defparam ff_cache1_data_mask_3_s11.INIT=16'h7000;
  LUT4 ff_cache2_data_mask_3_s10 (
    .F(ff_cache2_data_mask_3_15),
    .I0(ff_cache2_data_mask_3_22),
    .I1(ff_cache2_data_mask_3_18),
    .I2(ff_cache2_already_read_14),
    .I3(ff_cache_vram_rdata_en_8) 
);
defparam ff_cache2_data_mask_3_s10.INIT=16'h0D00;
  LUT4 ff_cache2_data_mask_3_s11 (
    .F(ff_cache2_data_mask_3_16),
    .I0(ff_cache2_address_17_14),
    .I1(w_cache2_hit),
    .I2(n5753_9),
    .I3(ff_cache2_data_en_10) 
);
defparam ff_cache2_data_mask_3_s11.INIT=16'hEF00;
  LUT4 n6824_s8 (
    .F(n6824_13),
    .I0(ff_cache3_address_17_15),
    .I1(ff_cache1_address_17_15),
    .I2(ff_priority[0]),
    .I3(n6824_14) 
);
defparam n6824_s8.INIT=16'hAFC0;
  LUT3 n5964_s10 (
    .F(n5964_15),
    .I0(n5965_17),
    .I1(n6015_34),
    .I2(n5964_20) 
);
defparam n5964_s10.INIT=8'h01;
  LUT4 n5965_s13 (
    .F(n5965_16),
    .I0(ff_cache3_address_17_13),
    .I1(n6535_10),
    .I2(ff_cache3_address[17]),
    .I3(n5965_18) 
);
defparam n5965_s13.INIT=16'h007F;
  LUT3 n5965_s14 (
    .F(n5965_17),
    .I0(ff_cache2_address_17_16),
    .I1(ff_cache2_data_en),
    .I2(n6308_8) 
);
defparam n5965_s14.INIT=8'h40;
  LUT3 n5966_s11 (
    .F(n5966_14),
    .I0(ff_cache2_address_17_16),
    .I1(ff_cache2_data_en),
    .I2(n6308_8) 
);
defparam n5966_s11.INIT=8'hB0;
  LUT4 n5966_s12 (
    .F(n5966_15),
    .I0(n5987_16),
    .I1(ff_cache0_data_en),
    .I2(n6533_11),
    .I3(n5982_9) 
);
defparam n5966_s12.INIT=16'h4F00;
  LUT4 n5966_s13 (
    .F(n5966_16),
    .I0(ff_cache1_address[16]),
    .I1(w_command_vram_address[16]),
    .I2(ff_cache1_address_17_13),
    .I3(ff_flush_state[2]) 
);
defparam n5966_s13.INIT=16'h5300;
  LUT4 n5966_s14 (
    .F(n5966_17),
    .I0(ff_cache3_address_17_13),
    .I1(n5966_21),
    .I2(ff_cache2_address[16]),
    .I3(n5965_17) 
);
defparam n5966_s14.INIT=16'h0777;
  LUT4 n5966_s15 (
    .F(n5966_18),
    .I0(n6533_11),
    .I1(ff_cache0_address_16_14),
    .I2(ff_cache0_address[16]),
    .I3(ff_flush_state_2_9) 
);
defparam n5966_s15.INIT=16'h007F;
  LUT4 n5967_s11 (
    .F(n5967_14),
    .I0(ff_cache1_address[15]),
    .I1(w_command_vram_address[15]),
    .I2(ff_cache1_address_17_13),
    .I3(ff_flush_state[2]) 
);
defparam n5967_s11.INIT=16'h5300;
  LUT4 n5968_s11 (
    .F(n5968_14),
    .I0(ff_cache1_address[14]),
    .I1(w_command_vram_address[14]),
    .I2(ff_cache1_address_17_13),
    .I3(ff_flush_state[2]) 
);
defparam n5968_s11.INIT=16'h5300;
  LUT4 n5969_s11 (
    .F(n5969_14),
    .I0(ff_cache1_address[13]),
    .I1(w_command_vram_address[13]),
    .I2(ff_cache1_address_17_13),
    .I3(ff_flush_state[2]) 
);
defparam n5969_s11.INIT=16'h5300;
  LUT4 n5970_s11 (
    .F(n5970_14),
    .I0(ff_cache1_address[12]),
    .I1(w_command_vram_address[12]),
    .I2(ff_cache1_address_17_13),
    .I3(ff_flush_state[2]) 
);
defparam n5970_s11.INIT=16'h5300;
  LUT4 n5971_s11 (
    .F(n5971_14),
    .I0(ff_cache1_address[11]),
    .I1(w_command_vram_address[11]),
    .I2(ff_cache1_address_17_13),
    .I3(ff_flush_state[2]) 
);
defparam n5971_s11.INIT=16'h5300;
  LUT4 n5972_s11 (
    .F(n5972_14),
    .I0(ff_cache1_address[10]),
    .I1(w_command_vram_address[10]),
    .I2(ff_cache1_address_17_13),
    .I3(ff_flush_state[2]) 
);
defparam n5972_s11.INIT=16'h5300;
  LUT4 n5973_s11 (
    .F(n5973_14),
    .I0(ff_cache1_address[9]),
    .I1(w_command_vram_address[9]),
    .I2(ff_cache1_address_17_13),
    .I3(ff_flush_state[2]) 
);
defparam n5973_s11.INIT=16'h5300;
  LUT4 n5974_s11 (
    .F(n5974_14),
    .I0(ff_cache1_address[8]),
    .I1(w_command_vram_address[8]),
    .I2(ff_cache1_address_17_13),
    .I3(ff_flush_state[2]) 
);
defparam n5974_s11.INIT=16'h5300;
  LUT4 n5975_s11 (
    .F(n5975_14),
    .I0(ff_cache1_address[7]),
    .I1(w_command_vram_address[7]),
    .I2(ff_cache1_address_17_13),
    .I3(ff_flush_state[2]) 
);
defparam n5975_s11.INIT=16'h5300;
  LUT4 n5976_s11 (
    .F(n5976_14),
    .I0(ff_cache1_address[6]),
    .I1(w_command_vram_address[6]),
    .I2(ff_cache1_address_17_13),
    .I3(ff_flush_state[2]) 
);
defparam n5976_s11.INIT=16'h5300;
  LUT4 n5977_s11 (
    .F(n5977_14),
    .I0(ff_cache1_address[5]),
    .I1(w_command_vram_address[5]),
    .I2(ff_cache1_address_17_13),
    .I3(ff_flush_state[2]) 
);
defparam n5977_s11.INIT=16'h5300;
  LUT4 n5978_s11 (
    .F(n5978_14),
    .I0(ff_cache1_address[4]),
    .I1(w_command_vram_address[4]),
    .I2(ff_cache1_address_17_13),
    .I3(ff_flush_state[2]) 
);
defparam n5978_s11.INIT=16'h5300;
  LUT4 n5979_s11 (
    .F(n5979_14),
    .I0(ff_cache1_address[3]),
    .I1(w_command_vram_address[3]),
    .I2(ff_cache1_address_17_13),
    .I3(ff_flush_state[2]) 
);
defparam n5979_s11.INIT=16'h5300;
  LUT4 n5980_s11 (
    .F(n5980_14),
    .I0(ff_cache1_address[2]),
    .I1(w_command_vram_address[2]),
    .I2(ff_cache1_address_17_13),
    .I3(ff_flush_state[2]) 
);
defparam n5980_s11.INIT=16'h5300;
  LUT4 n5981_s14 (
    .F(n5981_17),
    .I0(ff_flush_state[2]),
    .I1(w_command_vram_wdata[31]),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[1]) 
);
defparam n5981_s14.INIT=16'h004F;
  LUT2 n5981_s15 (
    .F(n5981_18),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]) 
);
defparam n5981_s15.INIT=4'h8;
  LUT4 n5984_s11 (
    .F(n5984_14),
    .I0(ff_cache2_address_17_13),
    .I1(n6308_8),
    .I2(ff_cache2_data[28]),
    .I3(n5982_19) 
);
defparam n5984_s11.INIT=16'h7F00;
  LUT4 n5986_s9 (
    .F(n5986_12),
    .I0(ff_cache0_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(ff_priority[1]),
    .I3(ff_cache0_address_16_14) 
);
defparam n5986_s9.INIT=16'hCACC;
  LUT4 n5986_s12 (
    .F(n5986_15),
    .I0(n5965_17),
    .I1(ff_cache2_data[26]),
    .I2(ff_cache0_data[26]),
    .I3(n5987_9) 
);
defparam n5986_s12.INIT=16'h0777;
  LUT3 n5987_s9 (
    .F(n5987_12),
    .I0(ff_cache0_data[25]),
    .I1(w_command_vram_wdata[25]),
    .I2(n5987_18) 
);
defparam n5987_s9.INIT=8'hAC;
  LUT4 n5987_s13 (
    .F(n5987_16),
    .I0(ff_cache0_data_mask[0]),
    .I1(ff_cache0_data_mask[1]),
    .I2(ff_cache0_data_mask[2]),
    .I3(ff_cache0_data_mask[3]) 
);
defparam n5987_s13.INIT=16'h8000;
  LUT4 n5987_s14 (
    .F(n5987_17),
    .I0(ff_cache1_data[25]),
    .I1(w_command_vram_wdata[25]),
    .I2(ff_cache1_address_17_13),
    .I3(ff_flush_state[2]) 
);
defparam n5987_s14.INIT=16'h5300;
  LUT3 n5990_s9 (
    .F(n5990_12),
    .I0(ff_cache0_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(n5987_18) 
);
defparam n5990_s9.INIT=8'hAC;
  LUT3 n5990_s12 (
    .F(n5990_15),
    .I0(n5987_9),
    .I1(ff_cache0_data[22]),
    .I2(n5982_19) 
);
defparam n5990_s12.INIT=8'h70;
  LUT3 n5991_s8 (
    .F(n5991_11),
    .I0(ff_cache0_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(n5987_18) 
);
defparam n5991_s8.INIT=8'hAC;
  LUT4 n5991_s11 (
    .F(n5991_14),
    .I0(ff_cache1_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(ff_cache1_address_17_13),
    .I3(ff_flush_state[2]) 
);
defparam n5991_s11.INIT=16'h5300;
  LUT4 n5992_s11 (
    .F(n5992_14),
    .I0(ff_cache1_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(ff_priority[1]),
    .I3(ff_cache1_address_17_13) 
);
defparam n5992_s11.INIT=16'hCACC;
  LUT4 n5992_s12 (
    .F(n5992_15),
    .I0(ff_cache3_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(ff_cache3_address_17_13),
    .I3(n6535_10) 
);
defparam n5992_s12.INIT=16'hAC00;
  LUT4 n5995_s9 (
    .F(n5995_12),
    .I0(ff_cache3_address_17_13),
    .I1(ff_cache3_data[17]),
    .I2(n5995_15),
    .I3(ff_priority[0]) 
);
defparam n5995_s9.INIT=16'h770F;
  LUT4 n5995_s10 (
    .F(n5995_13),
    .I0(ff_cache0_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(ff_cache0_address_16_14),
    .I3(n6533_11) 
);
defparam n5995_s10.INIT=16'hAC00;
  LUT4 n5995_s11 (
    .F(n5995_14),
    .I0(ff_cache2_address_17_13),
    .I1(n6308_8),
    .I2(ff_cache2_data[17]),
    .I3(n5982_19) 
);
defparam n5995_s11.INIT=16'h7F00;
  LUT4 n5996_s10 (
    .F(n5996_13),
    .I0(ff_cache2_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(ff_cache2_address_17_13),
    .I3(n6308_8) 
);
defparam n5996_s10.INIT=16'hAC00;
  LUT4 n5997_s12 (
    .F(n5997_15),
    .I0(n6308_8),
    .I1(ff_cache2_data[15]),
    .I2(ff_cache2_address_17_13),
    .I3(w_command_vram_wdata[15]) 
);
defparam n5997_s12.INIT=16'h8A80;
  LUT4 n6000_s8 (
    .F(n6000_11),
    .I0(ff_cache0_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(ff_priority[1]),
    .I3(ff_cache0_address_16_14) 
);
defparam n6000_s8.INIT=16'hCACC;
  LUT3 n6000_s11 (
    .F(n6000_14),
    .I0(n5965_17),
    .I1(ff_cache2_data[12]),
    .I2(n5982_19) 
);
defparam n6000_s11.INIT=8'h70;
  LUT4 n6001_s10 (
    .F(n6001_13),
    .I0(ff_cache0_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(ff_cache0_address_16_14),
    .I3(n6533_11) 
);
defparam n6001_s10.INIT=16'hAC00;
  LUT4 n6001_s12 (
    .F(n6001_15),
    .I0(ff_cache0_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(ff_priority[0]),
    .I3(ff_cache0_address_16_14) 
);
defparam n6001_s12.INIT=16'h0A0C;
  LUT4 n6001_s13 (
    .F(n6001_16),
    .I0(ff_cache1_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(ff_cache1_address_17_13),
    .I3(ff_cache1_already_read_12) 
);
defparam n6001_s13.INIT=16'hAC00;
  LUT3 n6002_s9 (
    .F(n6002_12),
    .I0(ff_cache0_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(n5987_18) 
);
defparam n6002_s9.INIT=8'hAC;
  LUT4 n6002_s12 (
    .F(n6002_15),
    .I0(ff_cache1_address_17_13),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n6002_s12.INIT=16'h0E00;
  LUT4 n6002_s13 (
    .F(n6002_16),
    .I0(ff_cache1_data[10]),
    .I1(ff_cache1_address_17_13),
    .I2(ff_flush_state[2]),
    .I3(n5985_8) 
);
defparam n6002_s13.INIT=16'h8F00;
  LUT2 n6002_s14 (
    .F(n6002_17),
    .I0(ff_flush_state[2]),
    .I1(ff_flush_state[1]) 
);
defparam n6002_s14.INIT=4'h4;
  LUT3 n6003_s9 (
    .F(n6003_12),
    .I0(ff_cache0_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(n5987_18) 
);
defparam n6003_s9.INIT=8'hAC;
  LUT4 n6003_s11 (
    .F(n6003_14),
    .I0(ff_cache1_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(ff_cache1_address_17_13),
    .I3(n6535_12) 
);
defparam n6003_s11.INIT=16'hAC00;
  LUT4 n6005_s9 (
    .F(n6005_12),
    .I0(ff_cache3_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(ff_cache3_address_17_13),
    .I3(n6535_10) 
);
defparam n6005_s9.INIT=16'hAC00;
  LUT4 n6005_s11 (
    .F(n6005_14),
    .I0(ff_cache3_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(ff_cache3_address_17_13),
    .I3(ff_priority[1]) 
);
defparam n6005_s11.INIT=16'hAC00;
  LUT4 n6005_s12 (
    .F(n6005_15),
    .I0(ff_cache1_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(ff_cache1_address_17_13),
    .I3(ff_cache1_already_read_12) 
);
defparam n6005_s12.INIT=16'hAC00;
  LUT4 n6007_s10 (
    .F(n6007_13),
    .I0(ff_cache2_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(ff_priority[0]),
    .I3(ff_cache2_address_17_13) 
);
defparam n6007_s10.INIT=16'hCACC;
  LUT4 n6007_s12 (
    .F(n6007_15),
    .I0(ff_cache3_address_17_13),
    .I1(n6535_10),
    .I2(ff_cache3_data[5]),
    .I3(n5982_19) 
);
defparam n6007_s12.INIT=16'h7F00;
  LUT4 n6009_s13 (
    .F(n6009_16),
    .I0(ff_flush_state[2]),
    .I1(w_command_vram_wdata[3]),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[1]) 
);
defparam n6009_s13.INIT=16'h004F;
  LUT4 n6010_s9 (
    .F(n6010_12),
    .I0(ff_cache2_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(ff_priority[0]),
    .I3(ff_cache2_address_17_13) 
);
defparam n6010_s9.INIT=16'h3533;
  LUT4 n6010_s10 (
    .F(n6010_13),
    .I0(ff_cache0_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(ff_cache0_address_16_14),
    .I3(n6533_11) 
);
defparam n6010_s10.INIT=16'hAC00;
  LUT4 n6010_s11 (
    .F(n6010_14),
    .I0(ff_cache2_address_17_13),
    .I1(n6308_8),
    .I2(ff_cache2_data[2]),
    .I3(n5982_19) 
);
defparam n6010_s11.INIT=16'h7F00;
  LUT4 n6011_s10 (
    .F(n6011_13),
    .I0(ff_cache2_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(ff_priority[0]),
    .I3(ff_cache2_address_17_13) 
);
defparam n6011_s10.INIT=16'hCACC;
  LUT4 n6011_s11 (
    .F(n6011_14),
    .I0(ff_cache2_address_17_13),
    .I1(n6308_8),
    .I2(ff_cache2_data[1]),
    .I3(n5982_19) 
);
defparam n6011_s11.INIT=16'h7F00;
  LUT4 n6012_s12 (
    .F(n6012_15),
    .I0(ff_flush_state[2]),
    .I1(ff_cache2_data[0]),
    .I2(w_command_vram_wdata[0]),
    .I3(ff_cache2_address_17_13) 
);
defparam n6012_s12.INIT=16'hBB0F;
  LUT4 n6013_s14 (
    .F(n6013_17),
    .I0(ff_cache1_data_mask[3]),
    .I1(w_command_vram_wdata_mask[3]),
    .I2(ff_cache1_address_17_13),
    .I3(n6535_12) 
);
defparam n6013_s14.INIT=16'hAC00;
  LUT4 n6014_s12 (
    .F(n6014_15),
    .I0(n5965_17),
    .I1(ff_cache2_data_mask[2]),
    .I2(ff_cache0_data_mask[2]),
    .I3(n5987_9) 
);
defparam n6014_s12.INIT=16'h0777;
  LUT4 n6015_s15 (
    .F(n6015_18),
    .I0(ff_cache2_data_mask[1]),
    .I1(n6001_12),
    .I2(ff_cache2_data_en),
    .I3(n6015_26) 
);
defparam n6015_s15.INIT=16'h00BF;
  LUT4 n6015_s16 (
    .F(n6015_19),
    .I0(ff_cache0_data_mask[1]),
    .I1(ff_cache2_data_mask[1]),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n6015_s16.INIT=16'h0CFA;
  LUT4 n6015_s18 (
    .F(n6015_21),
    .I0(ff_cache1_data_mask[1]),
    .I1(w_command_vram_wdata_mask[1]),
    .I2(ff_cache1_address_17_13),
    .I3(n6535_12) 
);
defparam n6015_s18.INIT=16'hAC00;
  LUT4 n6015_s19 (
    .F(n6015_22),
    .I0(ff_cache2_address_17_13),
    .I1(n6015_32),
    .I2(ff_cache0_data_mask[1]),
    .I3(n5987_9) 
);
defparam n6015_s19.INIT=16'h0777;
  LUT4 n6016_s13 (
    .F(n6016_16),
    .I0(n5985_8),
    .I1(w_command_vram_wdata_mask[0]),
    .I2(n5982_9),
    .I3(ff_flush_state_2_9) 
);
defparam n6016_s13.INIT=16'h00F1;
  LUT4 n6016_s14 (
    .F(n6016_17),
    .I0(n5965_17),
    .I1(ff_cache2_data_mask[0]),
    .I2(ff_cache0_data_mask[0]),
    .I3(n5987_9) 
);
defparam n6016_s14.INIT=16'h0777;
  LUT4 ff_cache_vram_rdata_en_s8 (
    .F(ff_cache_vram_rdata_en_11),
    .I0(ff_cache_vram_rdata_en_21),
    .I1(ff_cache_vram_rdata_en_19),
    .I2(n1387_4),
    .I3(w_cache2_hit) 
);
defparam ff_cache_vram_rdata_en_s8.INIT=16'h0C0A;
  LUT4 ff_cache_vram_rdata_en_s9 (
    .F(ff_cache_vram_rdata_en_12),
    .I0(ff_cache1_already_read),
    .I1(n1387_4),
    .I2(n519_9),
    .I3(n5735_9) 
);
defparam ff_cache_vram_rdata_en_s9.INIT=16'h00BF;
  LUT4 n6822_s11 (
    .F(n6822_17),
    .I0(ff_cache1_already_read_16),
    .I1(ff_cache_vram_rdata_en_11),
    .I2(ff_cache_vram_rdata_en_12),
    .I3(ff_cache_vram_rdata_en_17) 
);
defparam n6822_s11.INIT=16'h004F;
  LUT4 ff_cache1_address_17_s10 (
    .F(ff_cache1_address_17_15),
    .I0(ff_cache1_data_mask[0]),
    .I1(ff_cache1_data_mask[1]),
    .I2(ff_cache1_data_mask[2]),
    .I3(ff_cache1_data_mask[3]) 
);
defparam ff_cache1_address_17_s10.INIT=16'h8000;
  LUT4 ff_cache2_address_17_s11 (
    .F(ff_cache2_address_17_16),
    .I0(ff_cache2_data_mask[0]),
    .I1(ff_cache2_data_mask[1]),
    .I2(ff_cache2_data_mask[2]),
    .I3(ff_cache2_data_mask[3]) 
);
defparam ff_cache2_address_17_s11.INIT=16'h8000;
  LUT4 ff_cache3_address_17_s10 (
    .F(ff_cache3_address_17_15),
    .I0(ff_cache3_data_mask[0]),
    .I1(ff_cache3_data_mask[1]),
    .I2(ff_cache3_data_mask[2]),
    .I3(ff_cache3_data_mask[3]) 
);
defparam ff_cache3_address_17_s10.INIT=16'h8000;
  LUT4 ff_cache3_data_mask_3_s13 (
    .F(ff_cache3_data_mask_3_18),
    .I0(n73_3),
    .I1(ff_cache3_address_17_13),
    .I2(n5989_11),
    .I3(ff_cache_vram_write) 
);
defparam ff_cache3_data_mask_3_s13.INIT=16'h007F;
  LUT4 ff_cache2_data_mask_3_s13 (
    .F(ff_cache2_data_mask_3_18),
    .I0(ff_cache2_address_17_13),
    .I1(n6001_12),
    .I2(ff_cache1_already_read_16),
    .I3(ff_cache_vram_write) 
);
defparam ff_cache2_data_mask_3_s13.INIT=16'h007F;
  LUT4 n6824_s9 (
    .F(n6824_14),
    .I0(ff_cache2_address_17_16),
    .I1(n5987_16),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n6824_s9.INIT=16'hFA0C;
  LUT4 n5965_s15 (
    .F(n5965_18),
    .I0(n5987_16),
    .I1(ff_cache0_address[17]),
    .I2(ff_cache0_data_en),
    .I3(n6533_11) 
);
defparam n5965_s15.INIT=16'h4000;
  LUT3 n5987_s15 (
    .F(n5987_18),
    .I0(ff_priority[0]),
    .I1(n5987_16),
    .I2(ff_cache0_data_en) 
);
defparam n5987_s15.INIT=8'h10;
  LUT3 n5995_s12 (
    .F(n5995_15),
    .I0(ff_cache2_address_17_16),
    .I1(ff_cache2_data[17]),
    .I2(ff_cache2_data_en) 
);
defparam n5995_s12.INIT=8'h40;
  LUT4 n5986_s13 (
    .F(n5986_17),
    .I0(ff_cache2_address_17_16),
    .I1(ff_cache2_data_en),
    .I2(n6308_8),
    .I3(n5966_15) 
);
defparam n5986_s13.INIT=16'h4F00;
  LUT4 ff_cache2_data_mask_0_s8 (
    .F(ff_cache2_data_mask_0_14),
    .I0(ff_cache2_data_mask_0_12),
    .I1(ff_start),
    .I2(ff_cache2_data_mask_3_15),
    .I3(ff_cache2_data_mask_3_16) 
);
defparam ff_cache2_data_mask_0_s8.INIT=16'h0100;
  LUT4 ff_cache2_data_mask_1_s8 (
    .F(ff_cache2_data_mask_1_14),
    .I0(ff_cache2_data_mask_1_12),
    .I1(ff_start),
    .I2(ff_cache2_data_mask_3_15),
    .I3(ff_cache2_data_mask_3_16) 
);
defparam ff_cache2_data_mask_1_s8.INIT=16'h0100;
  LUT4 ff_cache2_data_mask_2_s8 (
    .F(ff_cache2_data_mask_2_14),
    .I0(ff_cache2_data_mask_2_12),
    .I1(ff_start),
    .I2(ff_cache2_data_mask_3_15),
    .I3(ff_cache2_data_mask_3_16) 
);
defparam ff_cache2_data_mask_2_s8.INIT=16'h0100;
  LUT4 ff_cache2_data_mask_3_s14 (
    .F(ff_cache2_data_mask_3_20),
    .I0(ff_cache2_data_mask_3_13),
    .I1(ff_start),
    .I2(ff_cache2_data_mask_3_15),
    .I3(ff_cache2_data_mask_3_16) 
);
defparam ff_cache2_data_mask_3_s14.INIT=16'h0100;
  LUT4 ff_vram_wdata_31_s8 (
    .F(ff_vram_wdata_31_12),
    .I0(ff_cache2_data_en),
    .I1(ff_cache3_data_en),
    .I2(ff_cache0_data_en),
    .I3(ff_cache1_data_en) 
);
defparam ff_vram_wdata_31_s8.INIT=16'h8000;
  LUT3 ff_cache3_already_read_s9 (
    .F(ff_cache3_already_read_14),
    .I0(ff_cache2_data_en),
    .I1(ff_cache0_data_en),
    .I2(ff_cache1_data_en) 
);
defparam ff_cache3_already_read_s9.INIT=8'h80;
  LUT4 ff_cache3_already_read_s10 (
    .F(ff_cache3_already_read_16),
    .I0(ff_vram_wdata_31_12),
    .I1(ff_cache_vram_write),
    .I2(ff_cache0_address_16_22),
    .I3(n5388_7) 
);
defparam ff_cache3_already_read_s10.INIT=16'h00BF;
  LUT4 ff_cache0_data_en_s6 (
    .F(ff_cache0_data_en_12),
    .I0(ff_cache2_address_17_12),
    .I1(ff_vram_wdata_31_12),
    .I2(ff_cache_vram_write),
    .I3(ff_cache0_data_mask_2_20) 
);
defparam ff_cache0_data_en_s6.INIT=16'hDF00;
  LUT4 n6308_s4 (
    .F(n6308_10),
    .I0(n6308_8),
    .I1(n6535_12),
    .I2(ff_start),
    .I3(ff_cache_flush_start) 
);
defparam n6308_s4.INIT=16'h000E;
  LUT3 ff_vram_address_17_s13 (
    .F(ff_vram_address_17_18),
    .I0(ff_start),
    .I1(ff_cache_flush_start),
    .I2(ff_vram_valid_8_34) 
);
defparam ff_vram_address_17_s13.INIT=8'h10;
  LUT4 ff_vram_address_17_s14 (
    .F(ff_vram_address_17_20),
    .I0(w_command_vram_valid),
    .I1(ff_vram_address_17_15),
    .I2(ff_start),
    .I3(ff_cache_flush_start) 
);
defparam ff_vram_address_17_s14.INIT=16'h0001;
  LUT4 ff_vram_wdata_31_s9 (
    .F(ff_vram_wdata_31_14),
    .I0(w_command_vram_valid),
    .I1(ff_vram_wdata_31_8),
    .I2(ff_start),
    .I3(ff_cache_flush_start) 
);
defparam ff_vram_wdata_31_s9.INIT=16'h0001;
  LUT4 n6015_s22 (
    .F(n6015_26),
    .I0(ff_cache3_data_mask[1]),
    .I1(ff_cache3_data_en),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n6015_s22.INIT=16'h4000;
  LUT4 ff_cache3_address_17_s11 (
    .F(ff_cache3_address_17_17),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]),
    .I2(ff_cache3_data_en),
    .I3(ff_cache3_already_read_14) 
);
defparam ff_cache3_address_17_s11.INIT=16'h8F00;
  LUT4 ff_cache3_address_17_s12 (
    .F(ff_cache3_address_17_19),
    .I0(w_command_vram_rdata_en),
    .I1(n5388_7),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam ff_cache3_address_17_s12.INIT=16'h8000;
  LUT4 n6015_s23 (
    .F(n6015_28),
    .I0(ff_cache0_data_mask[1]),
    .I1(ff_cache0_data_en),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n6015_s23.INIT=16'h0004;
  LUT4 ff_cache0_address_16_s12 (
    .F(ff_cache0_address_16_18),
    .I0(ff_vram_wdata_31_12),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]),
    .I3(ff_cache0_data_en) 
);
defparam ff_cache0_address_16_s12.INIT=16'hFD00;
  LUT4 ff_cache0_address_16_s13 (
    .F(ff_cache0_address_16_20),
    .I0(ff_cache0_address_16_14),
    .I1(ff_cache0_address_16_22),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam ff_cache0_address_16_s13.INIT=16'h0008;
  LUT4 ff_cache0_already_read_s10 (
    .F(ff_cache0_already_read_15),
    .I0(w_command_vram_rdata_en),
    .I1(n5388_7),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam ff_cache0_already_read_s10.INIT=16'h0008;
  LUT3 ff_cache0_data_7_s8 (
    .F(ff_cache0_data_7_14),
    .I0(n5388_7),
    .I1(ff_cache_vram_address[0]),
    .I2(ff_cache_vram_address[1]) 
);
defparam ff_cache0_data_7_s8.INIT=8'h01;
  LUT4 n5735_s5 (
    .F(n5735_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5735_9),
    .I3(n5753_9) 
);
defparam n5735_s5.INIT=16'h0EFF;
  LUT4 n5743_s5 (
    .F(n5743_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n1387_4),
    .I3(n5753_9) 
);
defparam n5743_s5.INIT=16'h0EFF;
  LUT4 n5748_s5 (
    .F(n5748_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(w_cache2_hit),
    .I3(n5753_9) 
);
defparam n5748_s5.INIT=16'h0EFF;
  LUT4 n5753_s5 (
    .F(n5753_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(ff_cache3_data_mask_3_13),
    .I3(n5753_9) 
);
defparam n5753_s5.INIT=16'h0EFF;
  LUT3 ff_cache0_data_15_s8 (
    .F(ff_cache0_data_15_14),
    .I0(n5388_7),
    .I1(ff_cache_vram_address[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam ff_cache0_data_15_s8.INIT=8'h10;
  LUT4 n5734_s4 (
    .F(n5734_10),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(n5735_9),
    .I3(n5753_9) 
);
defparam n5734_s4.INIT=16'h0BFF;
  LUT4 n5742_s5 (
    .F(n5742_11),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(n1387_4),
    .I3(n5753_9) 
);
defparam n5742_s5.INIT=16'h0BFF;
  LUT4 n5747_s5 (
    .F(n5747_11),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(w_cache2_hit),
    .I3(n5753_9) 
);
defparam n5747_s5.INIT=16'h0BFF;
  LUT4 n5752_s4 (
    .F(n5752_10),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(ff_cache3_data_mask_3_13),
    .I3(n5753_9) 
);
defparam n5752_s4.INIT=16'h0BFF;
  LUT3 ff_cache0_data_23_s8 (
    .F(ff_cache0_data_23_14),
    .I0(n5388_7),
    .I1(ff_cache_vram_address[0]),
    .I2(ff_cache_vram_address[1]) 
);
defparam ff_cache0_data_23_s8.INIT=8'h10;
  LUT4 n5733_s4 (
    .F(n5733_10),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5735_9),
    .I3(n5753_9) 
);
defparam n5733_s4.INIT=16'h0BFF;
  LUT4 n5741_s5 (
    .F(n5741_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n1387_4),
    .I3(n5753_9) 
);
defparam n5741_s5.INIT=16'h0BFF;
  LUT4 n5746_s5 (
    .F(n5746_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(w_cache2_hit),
    .I3(n5753_9) 
);
defparam n5746_s5.INIT=16'h0BFF;
  LUT4 n5751_s4 (
    .F(n5751_10),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(ff_cache3_data_mask_3_13),
    .I3(n5753_9) 
);
defparam n5751_s4.INIT=16'h0BFF;
  LUT3 ff_cache0_data_31_s9 (
    .F(ff_cache0_data_31_15),
    .I0(n5388_7),
    .I1(ff_cache_vram_address[0]),
    .I2(ff_cache_vram_address[1]) 
);
defparam ff_cache0_data_31_s9.INIT=8'h40;
  LUT4 n5732_s4 (
    .F(n5732_10),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5735_9),
    .I3(n5753_9) 
);
defparam n5732_s4.INIT=16'h07FF;
  LUT4 n5740_s5 (
    .F(n5740_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n1387_4),
    .I3(n5753_9) 
);
defparam n5740_s5.INIT=16'h07FF;
  LUT4 n5745_s5 (
    .F(n5745_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(w_cache2_hit),
    .I3(n5753_9) 
);
defparam n5745_s5.INIT=16'h07FF;
  LUT4 n5750_s4 (
    .F(n5750_10),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(ff_cache3_data_mask_3_13),
    .I3(n5753_9) 
);
defparam n5750_s4.INIT=16'h07FF;
  LUT4 n5989_s15 (
    .F(n5989_19),
    .I0(ff_cache2_data[23]),
    .I1(ff_cache2_address_17_13),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5989_s15.INIT=16'h0800;
  LUT4 ff_cache2_already_read_s9 (
    .F(ff_cache2_already_read_14),
    .I0(w_command_vram_rdata_en),
    .I1(n5388_7),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam ff_cache2_already_read_s9.INIT=16'h0800;
  LUT3 n6015_s24 (
    .F(n6015_30),
    .I0(ff_cache1_data_mask[1]),
    .I1(ff_priority[1]),
    .I2(ff_priority[0]) 
);
defparam n6015_s24.INIT=8'h10;
  LUT4 n6003_s13 (
    .F(n6003_17),
    .I0(n5987_9),
    .I1(ff_cache0_data[9]),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n6003_s13.INIT=16'h0777;
  LUT3 ff_busy_s6 (
    .F(ff_busy_12),
    .I0(ff_busy),
    .I1(w_command_vram_write),
    .I2(ff_cache_vram_rdata_en_8) 
);
defparam ff_busy_s6.INIT=8'h70;
  LUT4 n6822_s12 (
    .F(n6822_19),
    .I0(w_command_vram_valid),
    .I1(ff_cache_flush_start),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n6822_s12.INIT=16'h0111;
  LUT3 n5983_s14 (
    .F(n5983_18),
    .I0(ff_busy),
    .I1(w_command_vram_write),
    .I2(n5964_22) 
);
defparam n5983_s14.INIT=8'h70;
  LUT3 n5982_s15 (
    .F(n5982_19),
    .I0(ff_cache_vram_rdata_en_8),
    .I1(ff_busy),
    .I2(w_command_vram_write) 
);
defparam n5982_s15.INIT=8'h15;
  LUT4 n5981_s16 (
    .F(n5981_20),
    .I0(ff_cache_vram_rdata_en_8),
    .I1(ff_cache_vram_write),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5981_s16.INIT=16'h0777;
  LUT3 ff_cache3_data_31_s9 (
    .F(ff_cache3_data_31_15),
    .I0(n73_3),
    .I1(ff_cache3_data_en),
    .I2(ff_cache3_address_17_17) 
);
defparam ff_cache3_data_31_s9.INIT=8'h0B;
  LUT4 ff_cache2_data_31_s8 (
    .F(ff_cache2_data_31_14),
    .I0(ff_cache2_address_17_14),
    .I1(n73_3),
    .I2(ff_cache3_data_en),
    .I3(w_cache2_hit) 
);
defparam ff_cache2_data_31_s8.INIT=16'h0075;
  LUT3 ff_cache0_already_read_s11 (
    .F(ff_cache0_already_read_17),
    .I0(n73_3),
    .I1(ff_cache3_data_en),
    .I2(ff_cache2_address_17_15) 
);
defparam ff_cache0_already_read_s11.INIT=8'hB0;
  LUT4 ff_cache3_data_mask_3_s14 (
    .F(ff_cache3_data_mask_3_20),
    .I0(ff_cache3_address_17_17),
    .I1(n73_3),
    .I2(ff_cache3_data_en),
    .I3(n5753_9) 
);
defparam ff_cache3_data_mask_3_s14.INIT=16'h7500;
  LUT4 ff_cache0_already_read_s12 (
    .F(ff_cache0_already_read_19),
    .I0(ff_start),
    .I1(w_cache_vram_rdata_en),
    .I2(ff_cache_vram_rdata_en_8),
    .I3(n6822_19) 
);
defparam ff_cache0_already_read_s12.INIT=16'h1000;
  LUT4 ff_cache_vram_rdata_en_s13 (
    .F(ff_cache_vram_rdata_en_17),
    .I0(n476_9),
    .I1(ff_cache0_already_read),
    .I2(n19_3),
    .I3(ff_cache0_data_en) 
);
defparam ff_cache_vram_rdata_en_s13.INIT=16'h0D00;
  LUT4 ff_cache1_data_31_s10 (
    .F(ff_cache1_data_31_16),
    .I0(n19_3),
    .I1(ff_cache0_data_en),
    .I2(ff_cache_vram_write),
    .I3(n5388_7) 
);
defparam ff_cache1_data_31_s10.INIT=16'h004F;
  LUT3 ff_cache0_address_16_s14 (
    .F(ff_cache0_address_16_22),
    .I0(n19_3),
    .I1(ff_cache0_data_en),
    .I2(ff_cache0_already_read_17) 
);
defparam ff_cache0_address_16_s14.INIT=8'hB0;
  LUT4 n6823_s5 (
    .F(n6823_12),
    .I0(n1387_4),
    .I1(w_cache2_hit),
    .I2(n19_3),
    .I3(ff_cache0_data_en) 
);
defparam n6823_s5.INIT=16'hB0BB;
  LUT4 ff_cache0_data_mask_3_s7 (
    .F(ff_cache0_data_mask_3_13),
    .I0(ff_cache0_data_31_15),
    .I1(n19_3),
    .I2(ff_cache0_data_en),
    .I3(ff_vram_address_17_16) 
);
defparam ff_cache0_data_mask_3_s7.INIT=16'hDF00;
  LUT4 ff_cache0_data_mask_0_s7 (
    .F(ff_cache0_data_mask_0_13),
    .I0(ff_cache0_data_7_14),
    .I1(n19_3),
    .I2(ff_cache0_data_en),
    .I3(ff_vram_address_17_16) 
);
defparam ff_cache0_data_mask_0_s7.INIT=16'hDF00;
  LUT4 ff_cache0_data_mask_1_s7 (
    .F(ff_cache0_data_mask_1_13),
    .I0(ff_cache0_data_15_14),
    .I1(n19_3),
    .I2(ff_cache0_data_en),
    .I3(ff_vram_address_17_16) 
);
defparam ff_cache0_data_mask_1_s7.INIT=16'hDF00;
  LUT4 ff_cache0_data_mask_2_s12 (
    .F(ff_cache0_data_mask_2_18),
    .I0(ff_cache0_data_23_14),
    .I1(n19_3),
    .I2(ff_cache0_data_en),
    .I3(ff_vram_address_17_16) 
);
defparam ff_cache0_data_mask_2_s12.INIT=16'hDF00;
  LUT3 n5121_s5 (
    .F(n5121_10),
    .I0(n5388_7),
    .I1(n19_3),
    .I2(ff_cache0_data_en) 
);
defparam n5121_s5.INIT=8'h45;
  LUT4 ff_cache0_data_mask_2_s13 (
    .F(ff_cache0_data_mask_2_20),
    .I0(ff_cache0_already_read_15),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam ff_cache0_data_mask_2_s13.INIT=16'h0001;
  LUT4 n6822_s14 (
    .F(n6822_23),
    .I0(w_cache_vram_rdata_en),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n6822_s14.INIT=16'h0001;
  LUT4 n6821_s5 (
    .F(n6821_11),
    .I0(ff_start),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n6821_s5.INIT=16'h0001;
  LUT4 n6012_s14 (
    .F(n6012_18),
    .I0(n5985_8),
    .I1(w_command_vram_wdata[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n6012_s14.INIT=16'hE00E;
  LUT4 n6008_s13 (
    .F(n6008_17),
    .I0(n5985_8),
    .I1(w_command_vram_wdata[4]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n6008_s13.INIT=16'hE00E;
  LUT4 n6006_s13 (
    .F(n6006_17),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]),
    .I2(w_command_vram_wdata[6]),
    .I3(ff_cache_vram_rdata_en_8) 
);
defparam n6006_s13.INIT=16'h006F;
  LUT4 n5999_s13 (
    .F(n5999_17),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]),
    .I2(w_command_vram_wdata[13]),
    .I3(ff_cache_vram_rdata_en_8) 
);
defparam n5999_s13.INIT=16'h006F;
  LUT4 n5994_s13 (
    .F(n5994_17),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]),
    .I2(w_command_vram_wdata[18]),
    .I3(n5982_19) 
);
defparam n5994_s13.INIT=16'h6F00;
  LUT4 n5988_s13 (
    .F(n5988_17),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]),
    .I2(w_command_vram_wdata[24]),
    .I3(n5982_19) 
);
defparam n5988_s13.INIT=16'h6F00;
  LUT4 n5985_s14 (
    .F(n5985_18),
    .I0(n5985_8),
    .I1(w_command_vram_wdata[27]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5985_s14.INIT=16'hE00E;
  LUT3 n5984_s16 (
    .F(n5984_20),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]),
    .I2(n5984_26) 
);
defparam n5984_s16.INIT=8'h60;
  LUT4 ff_cache1_already_read_s10 (
    .F(ff_cache1_already_read_16),
    .I0(n55_3),
    .I1(ff_cache2_data_en),
    .I2(n73_3),
    .I3(ff_cache3_data_en) 
);
defparam ff_cache1_already_read_s10.INIT=16'hB0BB;
  LUT4 ff_cache3_data_31_s10 (
    .F(ff_cache3_data_31_17),
    .I0(n5388_7),
    .I1(n55_3),
    .I2(ff_cache2_data_en),
    .I3(ff_cache2_already_read_11) 
);
defparam ff_cache3_data_31_s10.INIT=16'hEF00;
  LUT4 n6822_s15 (
    .F(n6822_25),
    .I0(n37_3),
    .I1(ff_cache1_data_en),
    .I2(n19_3),
    .I3(ff_cache0_data_en) 
);
defparam n6822_s15.INIT=16'hB0BB;
  LUT3 ff_cache2_data_mask_3_s15 (
    .F(ff_cache2_data_mask_3_22),
    .I0(n37_3),
    .I1(ff_cache1_data_en),
    .I2(n5121_10) 
);
defparam ff_cache2_data_mask_3_s15.INIT=8'hB0;
  LUT3 ff_cache1_data_mask_3_s13 (
    .F(ff_cache1_data_mask_3_19),
    .I0(n37_3),
    .I1(ff_cache1_data_en),
    .I2(n5753_9) 
);
defparam ff_cache1_data_mask_3_s13.INIT=8'hB0;
  LUT4 ff_cache1_data_31_s11 (
    .F(ff_cache1_data_31_18),
    .I0(ff_cache1_address_17_14),
    .I1(ff_cache1_already_read_16),
    .I2(n37_3),
    .I3(ff_cache1_data_en) 
);
defparam ff_cache1_data_31_s11.INIT=16'hB0BB;
  LUT4 n5121_s7 (
    .F(n1394_5),
    .I0(n529_9),
    .I1(n1249_3),
    .I2(n37_3),
    .I3(ff_cache1_data_en) 
);
defparam n5121_s7.INIT=16'hCACC;
  LUT4 n5120_s6 (
    .F(n1393_5),
    .I0(n528_9),
    .I1(n1248_3),
    .I2(n37_3),
    .I3(ff_cache1_data_en) 
);
defparam n5120_s6.INIT=16'hCACC;
  LUT4 n5119_s6 (
    .F(n1392_5),
    .I0(n527_9),
    .I1(n1247_3),
    .I2(n37_3),
    .I3(ff_cache1_data_en) 
);
defparam n5119_s6.INIT=16'hCACC;
  LUT4 n5118_s6 (
    .F(n1391_5),
    .I0(n526_9),
    .I1(n1246_3),
    .I2(n37_3),
    .I3(ff_cache1_data_en) 
);
defparam n5118_s6.INIT=16'hCACC;
  LUT4 n5117_s6 (
    .F(n1390_5),
    .I0(n525_9),
    .I1(n1245_3),
    .I2(n37_3),
    .I3(ff_cache1_data_en) 
);
defparam n5117_s6.INIT=16'hCACC;
  LUT4 n5116_s6 (
    .F(n1389_5),
    .I0(n524_9),
    .I1(n1244_3),
    .I2(n37_3),
    .I3(ff_cache1_data_en) 
);
defparam n5116_s6.INIT=16'hCACC;
  LUT4 n5115_s6 (
    .F(n1388_5),
    .I0(n523_9),
    .I1(n1243_3),
    .I2(n37_3),
    .I3(ff_cache1_data_en) 
);
defparam n5115_s6.INIT=16'hCACC;
  LUT4 n5114_s8 (
    .F(n1387_6),
    .I0(n522_9),
    .I1(n1242_3),
    .I2(n37_3),
    .I3(ff_cache1_data_en) 
);
defparam n5114_s8.INIT=16'hCACC;
  LUT4 ff_cache0_data_en_s7 (
    .F(ff_cache0_data_en_14),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[2]),
    .I3(n6822_23) 
);
defparam ff_cache0_data_en_s7.INIT=16'h00BF;
  LUT4 n6012_s15 (
    .F(n6012_20),
    .I0(ff_cache0_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(n5987_16),
    .I3(ff_cache0_data_en) 
);
defparam n6012_s15.INIT=16'hCACC;
  LUT4 n6011_s12 (
    .F(n6011_16),
    .I0(ff_cache0_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n5987_16),
    .I3(ff_cache0_data_en) 
);
defparam n6011_s12.INIT=16'hCACC;
  LUT4 n6009_s14 (
    .F(n6009_18),
    .I0(ff_cache0_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n5987_16),
    .I3(ff_cache0_data_en) 
);
defparam n6009_s14.INIT=16'hCACC;
  LUT4 n6008_s14 (
    .F(n6008_19),
    .I0(ff_cache0_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n5987_16),
    .I3(ff_cache0_data_en) 
);
defparam n6008_s14.INIT=16'hCACC;
  LUT4 n6007_s13 (
    .F(n6007_17),
    .I0(ff_cache0_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(n5987_16),
    .I3(ff_cache0_data_en) 
);
defparam n6007_s13.INIT=16'hCACC;
  LUT4 n6005_s13 (
    .F(n6005_17),
    .I0(ff_cache0_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n5987_16),
    .I3(ff_cache0_data_en) 
);
defparam n6005_s13.INIT=16'hCACC;
  LUT4 n6004_s12 (
    .F(n6004_16),
    .I0(ff_cache0_data[8]),
    .I1(w_command_vram_wdata[8]),
    .I2(n5987_16),
    .I3(ff_cache0_data_en) 
);
defparam n6004_s12.INIT=16'hCACC;
  LUT4 n5999_s14 (
    .F(n5999_19),
    .I0(ff_cache0_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(n5987_16),
    .I3(ff_cache0_data_en) 
);
defparam n5999_s14.INIT=16'hCACC;
  LUT4 n5998_s13 (
    .F(n5998_17),
    .I0(ff_cache0_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(n5987_16),
    .I3(ff_cache0_data_en) 
);
defparam n5998_s13.INIT=16'hCACC;
  LUT4 n5997_s13 (
    .F(n5997_17),
    .I0(ff_cache0_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(n5987_16),
    .I3(ff_cache0_data_en) 
);
defparam n5997_s13.INIT=16'hCACC;
  LUT4 n5996_s13 (
    .F(n5996_17),
    .I0(ff_cache0_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(n5987_16),
    .I3(ff_cache0_data_en) 
);
defparam n5996_s13.INIT=16'hCACC;
  LUT4 n5994_s14 (
    .F(n5994_19),
    .I0(ff_cache0_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(n5987_16),
    .I3(ff_cache0_data_en) 
);
defparam n5994_s14.INIT=16'hCACC;
  LUT4 n5993_s12 (
    .F(n5993_16),
    .I0(ff_cache0_data[19]),
    .I1(w_command_vram_wdata[19]),
    .I2(n5987_16),
    .I3(ff_cache0_data_en) 
);
defparam n5993_s12.INIT=16'hCACC;
  LUT4 n5992_s13 (
    .F(n5992_17),
    .I0(ff_cache0_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(n5987_16),
    .I3(ff_cache0_data_en) 
);
defparam n5992_s13.INIT=16'hCACC;
  LUT4 n5989_s16 (
    .F(n5989_21),
    .I0(ff_cache0_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(n5987_16),
    .I3(ff_cache0_data_en) 
);
defparam n5989_s16.INIT=16'hCACC;
  LUT4 n5988_s14 (
    .F(n5988_19),
    .I0(ff_cache0_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(n5987_16),
    .I3(ff_cache0_data_en) 
);
defparam n5988_s14.INIT=16'hCACC;
  LUT4 n5985_s15 (
    .F(n5985_20),
    .I0(ff_cache0_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(n5987_16),
    .I3(ff_cache0_data_en) 
);
defparam n5985_s15.INIT=16'hCACC;
  LUT4 n5984_s17 (
    .F(n5984_22),
    .I0(ff_cache0_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(n5987_16),
    .I3(ff_cache0_data_en) 
);
defparam n5984_s17.INIT=16'hCACC;
  LUT4 n5983_s15 (
    .F(n5983_20),
    .I0(ff_cache0_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(n5987_16),
    .I3(ff_cache0_data_en) 
);
defparam n5983_s15.INIT=16'hCACC;
  LUT4 n5982_s16 (
    .F(n5982_21),
    .I0(ff_cache0_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(n5987_16),
    .I3(ff_cache0_data_en) 
);
defparam n5982_s16.INIT=16'hCACC;
  LUT4 n5981_s17 (
    .F(n5981_22),
    .I0(ff_cache0_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(n5987_16),
    .I3(ff_cache0_data_en) 
);
defparam n5981_s17.INIT=16'hCACC;
  LUT4 n5964_s12 (
    .F(n5964_18),
    .I0(n5987_16),
    .I1(ff_cache0_data_en),
    .I2(ff_cache1_address_17_13),
    .I3(ff_priority[0]) 
);
defparam n5964_s12.INIT=16'hF044;
  LUT4 n6006_s14 (
    .F(n6006_19),
    .I0(ff_cache0_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(n5987_16),
    .I3(ff_cache0_data_en) 
);
defparam n6006_s14.INIT=16'hCACC;
  LUT4 n5964_s13 (
    .F(n5964_20),
    .I0(ff_cache1_address_17_13),
    .I1(ff_flush_state[2]),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[1]) 
);
defparam n5964_s13.INIT=16'h000B;
  LUT4 n5988_s15 (
    .F(n5988_21),
    .I0(n5988_27),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(n5988_17) 
);
defparam n5988_s15.INIT=16'hFD00;
  LUT4 n5986_s14 (
    .F(n5986_19),
    .I0(n5986_23),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(n5986_15) 
);
defparam n5986_s14.INIT=16'hFD00;
  LUT3 n5980_s14 (
    .F(n5980_18),
    .I0(n5980_14),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]) 
);
defparam n5980_s14.INIT=8'h01;
  LUT3 n5979_s14 (
    .F(n5979_18),
    .I0(n5979_14),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]) 
);
defparam n5979_s14.INIT=8'h01;
  LUT3 n5978_s14 (
    .F(n5978_18),
    .I0(n5978_14),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]) 
);
defparam n5978_s14.INIT=8'h01;
  LUT3 n5977_s14 (
    .F(n5977_18),
    .I0(n5977_14),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]) 
);
defparam n5977_s14.INIT=8'h01;
  LUT3 n5976_s14 (
    .F(n5976_18),
    .I0(n5976_14),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]) 
);
defparam n5976_s14.INIT=8'h01;
  LUT3 n5975_s14 (
    .F(n5975_18),
    .I0(n5975_14),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]) 
);
defparam n5975_s14.INIT=8'h01;
  LUT3 n5974_s14 (
    .F(n5974_18),
    .I0(n5974_14),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]) 
);
defparam n5974_s14.INIT=8'h01;
  LUT3 n5973_s14 (
    .F(n5973_18),
    .I0(n5973_14),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]) 
);
defparam n5973_s14.INIT=8'h01;
  LUT3 n5972_s14 (
    .F(n5972_18),
    .I0(n5972_14),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]) 
);
defparam n5972_s14.INIT=8'h01;
  LUT3 n5971_s14 (
    .F(n5971_18),
    .I0(n5971_14),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]) 
);
defparam n5971_s14.INIT=8'h01;
  LUT3 n5970_s14 (
    .F(n5970_18),
    .I0(n5970_14),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]) 
);
defparam n5970_s14.INIT=8'h01;
  LUT3 n5969_s14 (
    .F(n5969_18),
    .I0(n5969_14),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]) 
);
defparam n5969_s14.INIT=8'h01;
  LUT3 n5968_s14 (
    .F(n5968_18),
    .I0(n5968_14),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]) 
);
defparam n5968_s14.INIT=8'h01;
  LUT3 n5967_s14 (
    .F(n5967_18),
    .I0(n5967_14),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]) 
);
defparam n5967_s14.INIT=8'h01;
  LUT4 n5964_s14 (
    .F(n5964_22),
    .I0(ff_flush_state[2]),
    .I1(ff_cache_vram_write),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[1]) 
);
defparam n5964_s14.INIT=16'h0001;
  LUT3 n6535_s6 (
    .F(n6535_12),
    .I0(ff_flush_state[2]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]) 
);
defparam n6535_s6.INIT=8'h02;
  LUT3 ff_cache1_data_en_s7 (
    .F(ff_cache1_data_en_13),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(n6822_19) 
);
defparam ff_cache1_data_en_s7.INIT=8'h10;
  LUT4 n6015_s25 (
    .F(n6015_32),
    .I0(ff_cache2_data_mask[1]),
    .I1(ff_flush_state[2]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[0]) 
);
defparam n6015_s25.INIT=16'h2000;
  LUT4 n5966_s17 (
    .F(n5966_21),
    .I0(ff_cache3_address[16]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[2]),
    .I3(ff_flush_state[1]) 
);
defparam n5966_s17.INIT=16'h0200;
  LUT4 n6015_s26 (
    .F(n6015_34),
    .I0(ff_cache3_address_17_13),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[2]),
    .I3(ff_flush_state[1]) 
);
defparam n6015_s26.INIT=16'h0200;
  LUT4 n6012_s16 (
    .F(n6012_22),
    .I0(ff_cache3_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(ff_cache3_address_17_15),
    .I3(ff_cache3_data_en) 
);
defparam n6012_s16.INIT=16'hCACC;
  LUT4 n6009_s15 (
    .F(n6009_20),
    .I0(ff_cache3_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(ff_cache3_address_17_15),
    .I3(ff_cache3_data_en) 
);
defparam n6009_s15.INIT=16'hCACC;
  LUT3 n6007_s14 (
    .F(n6007_19),
    .I0(ff_priority[0]),
    .I1(ff_cache3_address_17_15),
    .I2(ff_cache3_data_en) 
);
defparam n6007_s14.INIT=8'h20;
  LUT4 n6006_s15 (
    .F(n6006_21),
    .I0(ff_cache3_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(ff_cache3_address_17_15),
    .I3(ff_cache3_data_en) 
);
defparam n6006_s15.INIT=16'hCACC;
  LUT4 n6004_s13 (
    .F(n6004_18),
    .I0(ff_cache3_data[8]),
    .I1(w_command_vram_wdata[8]),
    .I2(ff_cache3_address_17_15),
    .I3(ff_cache3_data_en) 
);
defparam n6004_s13.INIT=16'hCACC;
  LUT4 n6003_s14 (
    .F(n6003_19),
    .I0(ff_cache3_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(ff_cache3_address_17_15),
    .I3(ff_cache3_data_en) 
);
defparam n6003_s14.INIT=16'hCACC;
  LUT4 n6002_s15 (
    .F(n6002_19),
    .I0(ff_cache3_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(ff_cache3_address_17_15),
    .I3(ff_cache3_data_en) 
);
defparam n6002_s15.INIT=16'hCACC;
  LUT4 n6001_s14 (
    .F(n6001_18),
    .I0(ff_cache3_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(ff_cache3_address_17_15),
    .I3(ff_cache3_data_en) 
);
defparam n6001_s14.INIT=16'hCACC;
  LUT4 n6000_s12 (
    .F(n6000_16),
    .I0(ff_cache3_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(ff_cache3_address_17_15),
    .I3(ff_cache3_data_en) 
);
defparam n6000_s12.INIT=16'hCACC;
  LUT4 n5998_s14 (
    .F(n5998_19),
    .I0(ff_cache3_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(ff_cache3_address_17_15),
    .I3(ff_cache3_data_en) 
);
defparam n5998_s14.INIT=16'hCACC;
  LUT4 n5997_s14 (
    .F(n5997_19),
    .I0(ff_cache3_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(ff_cache3_address_17_15),
    .I3(ff_cache3_data_en) 
);
defparam n5997_s14.INIT=16'hCACC;
  LUT4 n5996_s14 (
    .F(n5996_19),
    .I0(ff_cache3_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(ff_cache3_address_17_15),
    .I3(ff_cache3_data_en) 
);
defparam n5996_s14.INIT=16'hCACC;
  LUT4 n5993_s13 (
    .F(n5993_18),
    .I0(ff_cache3_data[19]),
    .I1(w_command_vram_wdata[19]),
    .I2(ff_cache3_address_17_15),
    .I3(ff_cache3_data_en) 
);
defparam n5993_s13.INIT=16'hCACC;
  LUT4 n5991_s12 (
    .F(n5991_16),
    .I0(ff_cache3_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(ff_cache3_address_17_15),
    .I3(ff_cache3_data_en) 
);
defparam n5991_s12.INIT=16'hCACC;
  LUT4 n5990_s13 (
    .F(n5990_17),
    .I0(ff_cache3_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(ff_cache3_address_17_15),
    .I3(ff_cache3_data_en) 
);
defparam n5990_s13.INIT=16'hCACC;
  LUT4 n5988_s16 (
    .F(n5988_23),
    .I0(ff_cache3_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(ff_cache3_address_17_15),
    .I3(ff_cache3_data_en) 
);
defparam n5988_s16.INIT=16'hCACC;
  LUT4 n5987_s16 (
    .F(n5987_20),
    .I0(ff_cache3_data[25]),
    .I1(w_command_vram_wdata[25]),
    .I2(ff_cache3_address_17_15),
    .I3(ff_cache3_data_en) 
);
defparam n5987_s16.INIT=16'hCACC;
  LUT4 n5986_s15 (
    .F(n5986_21),
    .I0(ff_cache3_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(ff_cache3_address_17_15),
    .I3(ff_cache3_data_en) 
);
defparam n5986_s15.INIT=16'hCACC;
  LUT4 n5985_s16 (
    .F(n5985_22),
    .I0(ff_cache3_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(ff_cache3_address_17_15),
    .I3(ff_cache3_data_en) 
);
defparam n5985_s16.INIT=16'hCACC;
  LUT3 n5984_s18 (
    .F(n5984_24),
    .I0(ff_cache3_data[28]),
    .I1(ff_cache3_address_17_15),
    .I2(ff_cache3_data_en) 
);
defparam n5984_s18.INIT=8'h20;
  LUT4 n5984_s19 (
    .F(n5984_26),
    .I0(n6535_10),
    .I1(ff_cache3_address_17_15),
    .I2(ff_cache3_data_en),
    .I3(n5966_14) 
);
defparam n5984_s19.INIT=16'h0075;
  LUT4 n5982_s17 (
    .F(n5982_23),
    .I0(ff_cache3_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(ff_cache3_address_17_15),
    .I3(ff_cache3_data_en) 
);
defparam n5982_s17.INIT=16'hCACC;
  LUT4 n5981_s18 (
    .F(n5981_24),
    .I0(ff_cache3_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(ff_cache3_address_17_15),
    .I3(ff_cache3_data_en) 
);
defparam n5981_s18.INIT=16'hCACC;
  LUT4 n5980_s15 (
    .F(n5980_20),
    .I0(ff_cache3_address[2]),
    .I1(ff_cache3_address_17_15),
    .I2(ff_cache3_data_en),
    .I3(n6535_10) 
);
defparam n5980_s15.INIT=16'h2000;
  LUT4 n5979_s15 (
    .F(n5979_20),
    .I0(ff_cache3_address[3]),
    .I1(ff_cache3_address_17_15),
    .I2(ff_cache3_data_en),
    .I3(n6535_10) 
);
defparam n5979_s15.INIT=16'h2000;
  LUT4 n5978_s15 (
    .F(n5978_20),
    .I0(ff_cache3_address[4]),
    .I1(ff_cache3_address_17_15),
    .I2(ff_cache3_data_en),
    .I3(n6535_10) 
);
defparam n5978_s15.INIT=16'h2000;
  LUT4 n5977_s15 (
    .F(n5977_20),
    .I0(ff_cache3_address[5]),
    .I1(ff_cache3_address_17_15),
    .I2(ff_cache3_data_en),
    .I3(n6535_10) 
);
defparam n5977_s15.INIT=16'h2000;
  LUT4 n5976_s15 (
    .F(n5976_20),
    .I0(ff_cache3_address[6]),
    .I1(ff_cache3_address_17_15),
    .I2(ff_cache3_data_en),
    .I3(n6535_10) 
);
defparam n5976_s15.INIT=16'h2000;
  LUT4 n5975_s15 (
    .F(n5975_20),
    .I0(ff_cache3_address[7]),
    .I1(ff_cache3_address_17_15),
    .I2(ff_cache3_data_en),
    .I3(n6535_10) 
);
defparam n5975_s15.INIT=16'h2000;
  LUT4 n5974_s15 (
    .F(n5974_20),
    .I0(ff_cache3_address[8]),
    .I1(ff_cache3_address_17_15),
    .I2(ff_cache3_data_en),
    .I3(n6535_10) 
);
defparam n5974_s15.INIT=16'h2000;
  LUT4 n5973_s15 (
    .F(n5973_20),
    .I0(ff_cache3_address[9]),
    .I1(ff_cache3_address_17_15),
    .I2(ff_cache3_data_en),
    .I3(n6535_10) 
);
defparam n5973_s15.INIT=16'h2000;
  LUT4 n5972_s15 (
    .F(n5972_20),
    .I0(ff_cache3_address[10]),
    .I1(ff_cache3_address_17_15),
    .I2(ff_cache3_data_en),
    .I3(n6535_10) 
);
defparam n5972_s15.INIT=16'h2000;
  LUT4 n5971_s15 (
    .F(n5971_20),
    .I0(ff_cache3_address[11]),
    .I1(ff_cache3_address_17_15),
    .I2(ff_cache3_data_en),
    .I3(n6535_10) 
);
defparam n5971_s15.INIT=16'h2000;
  LUT4 n5970_s15 (
    .F(n5970_20),
    .I0(ff_cache3_address[12]),
    .I1(ff_cache3_address_17_15),
    .I2(ff_cache3_data_en),
    .I3(n6535_10) 
);
defparam n5970_s15.INIT=16'h2000;
  LUT4 n5969_s15 (
    .F(n5969_20),
    .I0(ff_cache3_address[13]),
    .I1(ff_cache3_address_17_15),
    .I2(ff_cache3_data_en),
    .I3(n6535_10) 
);
defparam n5969_s15.INIT=16'h2000;
  LUT4 n5968_s15 (
    .F(n5968_20),
    .I0(ff_cache3_address[14]),
    .I1(ff_cache3_address_17_15),
    .I2(ff_cache3_data_en),
    .I3(n6535_10) 
);
defparam n5968_s15.INIT=16'h2000;
  LUT4 n5967_s15 (
    .F(n5967_20),
    .I0(ff_cache3_address[15]),
    .I1(ff_cache3_address_17_15),
    .I2(ff_cache3_data_en),
    .I3(n6535_10) 
);
defparam n5967_s15.INIT=16'h2000;
  LUT4 n5964_s15 (
    .F(n5964_24),
    .I0(ff_cache2_address_17_13),
    .I1(ff_cache3_address_17_15),
    .I2(ff_cache3_data_en),
    .I3(ff_priority[0]) 
);
defparam n5964_s15.INIT=16'h30AA;
  LUT4 n6008_s15 (
    .F(n6008_21),
    .I0(ff_cache3_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(ff_cache3_address_17_15),
    .I3(ff_cache3_data_en) 
);
defparam n6008_s15.INIT=16'hCACC;
  LUT4 n5999_s15 (
    .F(n5999_21),
    .I0(ff_cache3_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(ff_cache3_address_17_15),
    .I3(ff_cache3_data_en) 
);
defparam n5999_s15.INIT=16'hCACC;
  LUT4 n5994_s15 (
    .F(n5994_21),
    .I0(ff_cache3_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(ff_cache3_address_17_15),
    .I3(ff_cache3_data_en) 
);
defparam n5994_s15.INIT=16'hCACC;
  LUT4 n5989_s17 (
    .F(n5989_23),
    .I0(ff_cache3_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(ff_cache3_address_17_15),
    .I3(ff_cache3_data_en) 
);
defparam n5989_s17.INIT=16'hCACC;
  LUT4 n5983_s16 (
    .F(n5983_22),
    .I0(ff_cache3_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(ff_cache3_address_17_15),
    .I3(ff_cache3_data_en) 
);
defparam n5983_s16.INIT=16'hCACC;
  LUT4 n6012_s17 (
    .F(n6012_24),
    .I0(ff_cache2_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(ff_cache2_address_17_16),
    .I3(ff_cache2_data_en) 
);
defparam n6012_s17.INIT=16'hCACC;
  LUT4 n6009_s16 (
    .F(n6009_22),
    .I0(ff_cache2_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(ff_cache2_address_17_16),
    .I3(ff_cache2_data_en) 
);
defparam n6009_s16.INIT=16'hCACC;
  LUT4 n6008_s16 (
    .F(n6008_23),
    .I0(ff_cache2_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(ff_cache2_address_17_16),
    .I3(ff_cache2_data_en) 
);
defparam n6008_s16.INIT=16'hCACC;
  LUT4 n6006_s16 (
    .F(n6006_23),
    .I0(ff_cache2_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(ff_cache2_address_17_16),
    .I3(ff_cache2_data_en) 
);
defparam n6006_s16.INIT=16'hCACC;
  LUT4 n6002_s16 (
    .F(n6002_21),
    .I0(ff_cache2_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(ff_cache2_address_17_16),
    .I3(ff_cache2_data_en) 
);
defparam n6002_s16.INIT=16'hCACC;
  LUT4 n5999_s16 (
    .F(n5999_23),
    .I0(ff_cache2_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(ff_cache2_address_17_16),
    .I3(ff_cache2_data_en) 
);
defparam n5999_s16.INIT=16'hCACC;
  LUT4 n5998_s15 (
    .F(n5998_21),
    .I0(ff_cache2_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(ff_cache2_address_17_16),
    .I3(ff_cache2_data_en) 
);
defparam n5998_s15.INIT=16'hCACC;
  LUT4 n5997_s15 (
    .F(n5997_21),
    .I0(ff_cache2_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(ff_cache2_address_17_16),
    .I3(ff_cache2_data_en) 
);
defparam n5997_s15.INIT=16'hCACC;
  LUT4 n5992_s14 (
    .F(n5992_19),
    .I0(ff_cache2_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(ff_cache2_address_17_16),
    .I3(ff_cache2_data_en) 
);
defparam n5992_s14.INIT=16'hCACC;
  LUT4 n5991_s13 (
    .F(n5991_18),
    .I0(ff_cache2_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(ff_cache2_address_17_16),
    .I3(ff_cache2_data_en) 
);
defparam n5991_s13.INIT=16'hCACC;
  LUT4 n5990_s14 (
    .F(n5990_19),
    .I0(ff_cache2_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(ff_cache2_address_17_16),
    .I3(ff_cache2_data_en) 
);
defparam n5990_s14.INIT=16'hCACC;
  LUT3 n5989_s18 (
    .F(n5989_25),
    .I0(ff_cache2_address_17_16),
    .I1(ff_cache2_data_en),
    .I2(w_command_vram_wdata[23]) 
);
defparam n5989_s18.INIT=8'hB0;
  LUT4 n5987_s17 (
    .F(n5987_22),
    .I0(ff_cache2_data[25]),
    .I1(w_command_vram_wdata[25]),
    .I2(ff_cache2_address_17_16),
    .I3(ff_cache2_data_en) 
);
defparam n5987_s17.INIT=16'hCACC;
  LUT4 n5985_s17 (
    .F(n5985_24),
    .I0(ff_cache2_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(ff_cache2_address_17_16),
    .I3(ff_cache2_data_en) 
);
defparam n5985_s17.INIT=16'hCACC;
  LUT3 n5984_s20 (
    .F(n5984_28),
    .I0(ff_cache2_data[28]),
    .I1(ff_cache2_address_17_16),
    .I2(ff_cache2_data_en) 
);
defparam n5984_s20.INIT=8'h20;
  LUT4 n5982_s18 (
    .F(n5982_25),
    .I0(ff_cache2_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(ff_cache2_address_17_16),
    .I3(ff_cache2_data_en) 
);
defparam n5982_s18.INIT=16'hCACC;
  LUT4 n5981_s19 (
    .F(n5981_26),
    .I0(ff_cache2_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(ff_cache2_address_17_16),
    .I3(ff_cache2_data_en) 
);
defparam n5981_s19.INIT=16'hCACC;
  LUT4 n5980_s16 (
    .F(n5980_22),
    .I0(ff_cache2_address[2]),
    .I1(ff_cache2_address_17_16),
    .I2(ff_cache2_data_en),
    .I3(n6308_8) 
);
defparam n5980_s16.INIT=16'h2000;
  LUT4 n5979_s16 (
    .F(n5979_22),
    .I0(ff_cache2_address[3]),
    .I1(ff_cache2_address_17_16),
    .I2(ff_cache2_data_en),
    .I3(n6308_8) 
);
defparam n5979_s16.INIT=16'h2000;
  LUT4 n5978_s16 (
    .F(n5978_22),
    .I0(ff_cache2_address[4]),
    .I1(ff_cache2_address_17_16),
    .I2(ff_cache2_data_en),
    .I3(n6308_8) 
);
defparam n5978_s16.INIT=16'h2000;
  LUT4 n5977_s16 (
    .F(n5977_22),
    .I0(ff_cache2_address[5]),
    .I1(ff_cache2_address_17_16),
    .I2(ff_cache2_data_en),
    .I3(n6308_8) 
);
defparam n5977_s16.INIT=16'h2000;
  LUT4 n5976_s16 (
    .F(n5976_22),
    .I0(ff_cache2_address[6]),
    .I1(ff_cache2_address_17_16),
    .I2(ff_cache2_data_en),
    .I3(n6308_8) 
);
defparam n5976_s16.INIT=16'h2000;
  LUT4 n5975_s16 (
    .F(n5975_22),
    .I0(ff_cache2_address[7]),
    .I1(ff_cache2_address_17_16),
    .I2(ff_cache2_data_en),
    .I3(n6308_8) 
);
defparam n5975_s16.INIT=16'h2000;
  LUT4 n5974_s16 (
    .F(n5974_22),
    .I0(ff_cache2_address[8]),
    .I1(ff_cache2_address_17_16),
    .I2(ff_cache2_data_en),
    .I3(n6308_8) 
);
defparam n5974_s16.INIT=16'h2000;
  LUT4 n5973_s16 (
    .F(n5973_22),
    .I0(ff_cache2_address[9]),
    .I1(ff_cache2_address_17_16),
    .I2(ff_cache2_data_en),
    .I3(n6308_8) 
);
defparam n5973_s16.INIT=16'h2000;
  LUT4 n5972_s16 (
    .F(n5972_22),
    .I0(ff_cache2_address[10]),
    .I1(ff_cache2_address_17_16),
    .I2(ff_cache2_data_en),
    .I3(n6308_8) 
);
defparam n5972_s16.INIT=16'h2000;
  LUT4 n5971_s16 (
    .F(n5971_22),
    .I0(ff_cache2_address[11]),
    .I1(ff_cache2_address_17_16),
    .I2(ff_cache2_data_en),
    .I3(n6308_8) 
);
defparam n5971_s16.INIT=16'h2000;
  LUT4 n5970_s16 (
    .F(n5970_22),
    .I0(ff_cache2_address[12]),
    .I1(ff_cache2_address_17_16),
    .I2(ff_cache2_data_en),
    .I3(n6308_8) 
);
defparam n5970_s16.INIT=16'h2000;
  LUT4 n5969_s16 (
    .F(n5969_22),
    .I0(ff_cache2_address[13]),
    .I1(ff_cache2_address_17_16),
    .I2(ff_cache2_data_en),
    .I3(n6308_8) 
);
defparam n5969_s16.INIT=16'h2000;
  LUT4 n5968_s16 (
    .F(n5968_22),
    .I0(ff_cache2_address[14]),
    .I1(ff_cache2_address_17_16),
    .I2(ff_cache2_data_en),
    .I3(n6308_8) 
);
defparam n5968_s16.INIT=16'h2000;
  LUT4 n5967_s16 (
    .F(n5967_22),
    .I0(ff_cache2_address[15]),
    .I1(ff_cache2_address_17_16),
    .I2(ff_cache2_data_en),
    .I3(n6308_8) 
);
defparam n5967_s16.INIT=16'h2000;
  LUT4 n6005_s14 (
    .F(n6005_19),
    .I0(ff_cache2_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(ff_cache2_address_17_16),
    .I3(ff_cache2_data_en) 
);
defparam n6005_s14.INIT=16'hCACC;
  LUT4 n6004_s14 (
    .F(n6004_20),
    .I0(ff_cache2_data[8]),
    .I1(w_command_vram_wdata[8]),
    .I2(ff_cache2_address_17_16),
    .I3(ff_cache2_data_en) 
);
defparam n6004_s14.INIT=16'hCACC;
  LUT4 n6003_s15 (
    .F(n6003_21),
    .I0(ff_cache2_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(ff_cache2_address_17_16),
    .I3(ff_cache2_data_en) 
);
defparam n6003_s15.INIT=16'hCACC;
  LUT4 n6001_s15 (
    .F(n6001_20),
    .I0(ff_cache2_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(ff_cache2_address_17_16),
    .I3(ff_cache2_data_en) 
);
defparam n6001_s15.INIT=16'hCACC;
  LUT4 n5994_s16 (
    .F(n5994_23),
    .I0(ff_cache2_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(ff_cache2_address_17_16),
    .I3(ff_cache2_data_en) 
);
defparam n5994_s16.INIT=16'hCACC;
  LUT4 n5993_s14 (
    .F(n5993_20),
    .I0(ff_cache2_data[19]),
    .I1(w_command_vram_wdata[19]),
    .I2(ff_cache2_address_17_16),
    .I3(ff_cache2_data_en) 
);
defparam n5993_s14.INIT=16'hCACC;
  LUT4 n5988_s17 (
    .F(n5988_25),
    .I0(ff_cache2_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(ff_cache2_address_17_16),
    .I3(ff_cache2_data_en) 
);
defparam n5988_s17.INIT=16'hCACC;
  LUT4 n5983_s17 (
    .F(n5983_24),
    .I0(ff_cache2_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(ff_cache2_address_17_16),
    .I3(ff_cache2_data_en) 
);
defparam n5983_s17.INIT=16'hCACC;
  LUT4 n6011_s13 (
    .F(n6011_18),
    .I0(ff_cache1_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(ff_cache1_address_17_15),
    .I3(ff_cache1_data_en) 
);
defparam n6011_s13.INIT=16'hCACC;
  LUT4 n6009_s17 (
    .F(n6009_24),
    .I0(ff_cache1_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(ff_cache1_address_17_15),
    .I3(ff_cache1_data_en) 
);
defparam n6009_s17.INIT=16'hCACC;
  LUT4 n6008_s17 (
    .F(n6008_25),
    .I0(ff_cache1_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(ff_cache1_address_17_15),
    .I3(ff_cache1_data_en) 
);
defparam n6008_s17.INIT=16'hCACC;
  LUT4 n6007_s15 (
    .F(n6007_21),
    .I0(ff_cache1_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(ff_cache1_address_17_15),
    .I3(ff_cache1_data_en) 
);
defparam n6007_s15.INIT=16'hCACC;
  LUT4 n6006_s17 (
    .F(n6006_25),
    .I0(ff_cache1_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(ff_cache1_address_17_15),
    .I3(ff_cache1_data_en) 
);
defparam n6006_s17.INIT=16'hCACC;
  LUT4 n6004_s15 (
    .F(n6004_22),
    .I0(ff_cache1_data[8]),
    .I1(w_command_vram_wdata[8]),
    .I2(ff_cache1_address_17_15),
    .I3(ff_cache1_data_en) 
);
defparam n6004_s15.INIT=16'hCACC;
  LUT4 n6000_s13 (
    .F(n6000_18),
    .I0(ff_cache1_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(ff_cache1_address_17_15),
    .I3(ff_cache1_data_en) 
);
defparam n6000_s13.INIT=16'hCACC;
  LUT4 n5999_s17 (
    .F(n5999_25),
    .I0(ff_cache1_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(ff_cache1_address_17_15),
    .I3(ff_cache1_data_en) 
);
defparam n5999_s17.INIT=16'hCACC;
  LUT4 n5998_s16 (
    .F(n5998_23),
    .I0(ff_cache1_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(ff_cache1_address_17_15),
    .I3(ff_cache1_data_en) 
);
defparam n5998_s16.INIT=16'hCACC;
  LUT4 n5994_s17 (
    .F(n5994_25),
    .I0(ff_cache1_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(ff_cache1_address_17_15),
    .I3(ff_cache1_data_en) 
);
defparam n5994_s17.INIT=16'hCACC;
  LUT4 n5993_s15 (
    .F(n5993_22),
    .I0(ff_cache1_data[19]),
    .I1(w_command_vram_wdata[19]),
    .I2(ff_cache1_address_17_15),
    .I3(ff_cache1_data_en) 
);
defparam n5993_s15.INIT=16'hCACC;
  LUT4 n5989_s19 (
    .F(n5989_27),
    .I0(ff_cache1_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(ff_cache1_address_17_15),
    .I3(ff_cache1_data_en) 
);
defparam n5989_s19.INIT=16'hCACC;
  LUT4 n5988_s18 (
    .F(n5988_27),
    .I0(ff_cache1_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(ff_cache1_address_17_15),
    .I3(ff_cache1_data_en) 
);
defparam n5988_s18.INIT=16'hCACC;
  LUT3 n5987_s18 (
    .F(n5987_24),
    .I0(ff_priority[0]),
    .I1(ff_cache1_address_17_15),
    .I2(ff_cache1_data_en) 
);
defparam n5987_s18.INIT=8'h20;
  LUT4 n5986_s16 (
    .F(n5986_23),
    .I0(ff_cache1_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(ff_cache1_address_17_15),
    .I3(ff_cache1_data_en) 
);
defparam n5986_s16.INIT=16'hCACC;
  LUT4 n5984_s21 (
    .F(n5984_30),
    .I0(ff_cache1_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(ff_cache1_address_17_15),
    .I3(ff_cache1_data_en) 
);
defparam n5984_s21.INIT=16'hCACC;
  LUT4 n5983_s18 (
    .F(n5983_26),
    .I0(ff_cache1_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(ff_cache1_address_17_15),
    .I3(ff_cache1_data_en) 
);
defparam n5983_s18.INIT=16'hCACC;
  LUT4 n5982_s19 (
    .F(n5982_27),
    .I0(ff_cache1_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(ff_cache1_address_17_15),
    .I3(ff_cache1_data_en) 
);
defparam n5982_s19.INIT=16'hCACC;
  LUT4 n5981_s20 (
    .F(n5981_28),
    .I0(ff_cache1_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(ff_cache1_address_17_15),
    .I3(ff_cache1_data_en) 
);
defparam n5981_s20.INIT=16'hCACC;
  LUT4 n6012_s18 (
    .F(n6012_26),
    .I0(ff_cache1_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(ff_cache1_address_17_15),
    .I3(ff_cache1_data_en) 
);
defparam n6012_s18.INIT=16'hCACC;
  LUT4 n5997_s16 (
    .F(n5997_23),
    .I0(ff_cache1_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(ff_cache1_address_17_15),
    .I3(ff_cache1_data_en) 
);
defparam n5997_s16.INIT=16'hCACC;
  LUT4 n5996_s15 (
    .F(n5996_21),
    .I0(ff_cache1_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(ff_cache1_address_17_15),
    .I3(ff_cache1_data_en) 
);
defparam n5996_s15.INIT=16'hCACC;
  LUT4 n5985_s18 (
    .F(n5985_26),
    .I0(ff_cache1_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(ff_cache1_address_17_15),
    .I3(ff_cache1_data_en) 
);
defparam n5985_s18.INIT=16'hCACC;
  LUT4 n5965_s16 (
    .F(n5965_20),
    .I0(ff_cache1_address_17_15),
    .I1(ff_cache1_data_en),
    .I2(n6535_12),
    .I3(n5966_12) 
);
defparam n5965_s16.INIT=16'h4F00;
  LUT4 ff_cache0_address_16_s15 (
    .F(ff_cache0_address_16_24),
    .I0(ff_cache_vram_write),
    .I1(ff_busy),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam ff_cache0_address_16_s15.INIT=16'h0100;
  LUT4 n5982_s20 (
    .F(n5982_29),
    .I0(n5981_20),
    .I1(n102_6),
    .I2(n102_7),
    .I3(ff_priority[1]) 
);
defparam n5982_s20.INIT=16'h5044;
  LUT4 n5983_s19 (
    .F(n5983_28),
    .I0(n103_6),
    .I1(n103_7),
    .I2(ff_priority[1]),
    .I3(n5981_20) 
);
defparam n5983_s19.INIT=16'h0035;
  LUT4 n5994_s18 (
    .F(n5994_27),
    .I0(n114_6),
    .I1(n114_7),
    .I2(ff_priority[1]),
    .I3(n5981_20) 
);
defparam n5994_s18.INIT=16'h0035;
  LUT4 n5998_s17 (
    .F(n5998_25),
    .I0(n5981_20),
    .I1(n118_6),
    .I2(n118_7),
    .I3(ff_priority[1]) 
);
defparam n5998_s17.INIT=16'h5044;
  LUT4 ff_cache_vram_rdata_en_s14 (
    .F(ff_cache_vram_rdata_en_19),
    .I0(ff_cache2_already_read),
    .I1(n562_6),
    .I2(n562_7),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache_vram_rdata_en_s14.INIT=16'h5044;
  LUT4 ff_cache_vram_rdata_en_s15 (
    .F(ff_cache_vram_rdata_en_21),
    .I0(ff_cache3_already_read),
    .I1(n605_6),
    .I2(n605_7),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache_vram_rdata_en_s15.INIT=16'h5044;
  LUT4 n5122_s4 (
    .F(n5122_10),
    .I0(ff_cache_vram_rdata_en_7),
    .I1(ff_cache_vram_rdata_en_8),
    .I2(ff_cache_vram_rdata_en_9),
    .I3(w_cache_vram_rdata_en) 
);
defparam n5122_s4.INIT=16'h3F40;
  LUT4 n6015_s27 (
    .F(n6015_36),
    .I0(ff_cache1_data_en),
    .I1(ff_cache1_data_mask[1]),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n6015_s27.INIT=16'h0200;
  LUT4 ff_cache3_data_mask_3_s15 (
    .F(ff_cache3_data_mask_3_22),
    .I0(n6822_23),
    .I1(n6535_10),
    .I2(ff_start),
    .I3(n6822_19) 
);
defparam ff_cache3_data_mask_3_s15.INIT=16'h0E00;
  LUT4 ff_cache1_data_mask_3_s14 (
    .F(ff_cache1_data_mask_3_21),
    .I0(n73_3),
    .I1(ff_cache3_data_en),
    .I2(ff_cache2_address_17_15),
    .I3(n5753_9) 
);
defparam ff_cache1_data_mask_3_s14.INIT=16'h4F00;
  DFFCE ff_cache0_address_16_s0 (
    .Q(ff_cache0_address[16]),
    .D(n5185_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_15_s0 (
    .Q(ff_cache0_address[15]),
    .D(n5186_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_14_s0 (
    .Q(ff_cache0_address[14]),
    .D(n5187_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_13_s0 (
    .Q(ff_cache0_address[13]),
    .D(n5188_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_12_s0 (
    .Q(ff_cache0_address[12]),
    .D(n5189_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_11_s0 (
    .Q(ff_cache0_address[11]),
    .D(n5190_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_10_s0 (
    .Q(ff_cache0_address[10]),
    .D(n5191_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_9_s0 (
    .Q(ff_cache0_address[9]),
    .D(n5192_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_8_s0 (
    .Q(ff_cache0_address[8]),
    .D(n5193_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_7_s0 (
    .Q(ff_cache0_address[7]),
    .D(n5194_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_6_s0 (
    .Q(ff_cache0_address[6]),
    .D(n5195_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_5_s0 (
    .Q(ff_cache0_address[5]),
    .D(n5196_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_4_s0 (
    .Q(ff_cache0_address[4]),
    .D(n5197_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_3_s0 (
    .Q(ff_cache0_address[3]),
    .D(n5198_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_2_s0 (
    .Q(ff_cache0_address[2]),
    .D(n5199_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_31_s0 (
    .Q(ff_cache0_data[31]),
    .D(n5260_5),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_30_s0 (
    .Q(ff_cache0_data[30]),
    .D(n5261_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_29_s0 (
    .Q(ff_cache0_data[29]),
    .D(n5262_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_28_s0 (
    .Q(ff_cache0_data[28]),
    .D(n5263_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_27_s0 (
    .Q(ff_cache0_data[27]),
    .D(n5264_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_26_s0 (
    .Q(ff_cache0_data[26]),
    .D(n5265_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_25_s0 (
    .Q(ff_cache0_data[25]),
    .D(n5266_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_24_s0 (
    .Q(ff_cache0_data[24]),
    .D(n5267_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_23_s0 (
    .Q(ff_cache0_data[23]),
    .D(n5268_5),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_22_s0 (
    .Q(ff_cache0_data[22]),
    .D(n5269_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_21_s0 (
    .Q(ff_cache0_data[21]),
    .D(n5270_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_20_s0 (
    .Q(ff_cache0_data[20]),
    .D(n5271_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_19_s0 (
    .Q(ff_cache0_data[19]),
    .D(n5272_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_18_s0 (
    .Q(ff_cache0_data[18]),
    .D(n5273_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_17_s0 (
    .Q(ff_cache0_data[17]),
    .D(n5274_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_16_s0 (
    .Q(ff_cache0_data[16]),
    .D(n5275_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_15_s0 (
    .Q(ff_cache0_data[15]),
    .D(n5276_5),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_14_s0 (
    .Q(ff_cache0_data[14]),
    .D(n5277_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_13_s0 (
    .Q(ff_cache0_data[13]),
    .D(n5278_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_12_s0 (
    .Q(ff_cache0_data[12]),
    .D(n5279_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_11_s0 (
    .Q(ff_cache0_data[11]),
    .D(n5280_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_10_s0 (
    .Q(ff_cache0_data[10]),
    .D(n5281_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_9_s0 (
    .Q(ff_cache0_data[9]),
    .D(n5282_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_8_s0 (
    .Q(ff_cache0_data[8]),
    .D(n5283_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_7_s0 (
    .Q(ff_cache0_data[7]),
    .D(n5284_5),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_6_s0 (
    .Q(ff_cache0_data[6]),
    .D(n5285_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_5_s0 (
    .Q(ff_cache0_data[5]),
    .D(n5286_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_4_s0 (
    .Q(ff_cache0_data[4]),
    .D(n5287_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_3_s0 (
    .Q(ff_cache0_data[3]),
    .D(n5288_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_2_s0 (
    .Q(ff_cache0_data[2]),
    .D(n5289_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_1_s0 (
    .Q(ff_cache0_data[1]),
    .D(n5290_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_0_s0 (
    .Q(ff_cache0_data[0]),
    .D(n5291_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache0_data_mask_2_s0 (
    .Q(ff_cache0_data_mask[2]),
    .D(n5733_10),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_2_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache0_data_mask_1_s0 (
    .Q(ff_cache0_data_mask[1]),
    .D(n5734_10),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_1_10),
    .PRESET(n36_6) 
);
  DFFPE ff_cache0_data_mask_0_s0 (
    .Q(ff_cache0_data_mask[0]),
    .D(n5735_11),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_0_10),
    .PRESET(n36_6) 
);
  DFFCE ff_cache0_already_read_s0 (
    .Q(ff_cache0_already_read),
    .D(n5388_7),
    .CLK(clk85m),
    .CE(ff_cache0_already_read_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_17_s0 (
    .Q(ff_cache1_address[17]),
    .D(n5184_5),
    .CLK(clk85m),
    .CE(ff_cache1_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_16_s0 (
    .Q(ff_cache1_address[16]),
    .D(n5185_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_15_s0 (
    .Q(ff_cache1_address[15]),
    .D(n5186_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_14_s0 (
    .Q(ff_cache1_address[14]),
    .D(n5187_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_13_s0 (
    .Q(ff_cache1_address[13]),
    .D(n5188_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_12_s0 (
    .Q(ff_cache1_address[12]),
    .D(n5189_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_11_s0 (
    .Q(ff_cache1_address[11]),
    .D(n5190_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_10_s0 (
    .Q(ff_cache1_address[10]),
    .D(n5191_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_9_s0 (
    .Q(ff_cache1_address[9]),
    .D(n5192_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_8_s0 (
    .Q(ff_cache1_address[8]),
    .D(n5193_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_7_s0 (
    .Q(ff_cache1_address[7]),
    .D(n5194_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_6_s0 (
    .Q(ff_cache1_address[6]),
    .D(n5195_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_5_s0 (
    .Q(ff_cache1_address[5]),
    .D(n5196_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_4_s0 (
    .Q(ff_cache1_address[4]),
    .D(n5197_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_3_s0 (
    .Q(ff_cache1_address[3]),
    .D(n5198_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_2_s0 (
    .Q(ff_cache1_address[2]),
    .D(n5199_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_31_s0 (
    .Q(ff_cache1_data[31]),
    .D(n5260_5),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_30_s0 (
    .Q(ff_cache1_data[30]),
    .D(n5261_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_29_s0 (
    .Q(ff_cache1_data[29]),
    .D(n5262_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_28_s0 (
    .Q(ff_cache1_data[28]),
    .D(n5263_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_27_s0 (
    .Q(ff_cache1_data[27]),
    .D(n5264_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_26_s0 (
    .Q(ff_cache1_data[26]),
    .D(n5265_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_25_s0 (
    .Q(ff_cache1_data[25]),
    .D(n5266_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_24_s0 (
    .Q(ff_cache1_data[24]),
    .D(n5267_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_23_s0 (
    .Q(ff_cache1_data[23]),
    .D(n5268_5),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_22_s0 (
    .Q(ff_cache1_data[22]),
    .D(n5269_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_21_s0 (
    .Q(ff_cache1_data[21]),
    .D(n5270_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_20_s0 (
    .Q(ff_cache1_data[20]),
    .D(n5271_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_19_s0 (
    .Q(ff_cache1_data[19]),
    .D(n5272_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_18_s0 (
    .Q(ff_cache1_data[18]),
    .D(n5273_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_17_s0 (
    .Q(ff_cache1_data[17]),
    .D(n5274_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_16_s0 (
    .Q(ff_cache1_data[16]),
    .D(n5275_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_15_s0 (
    .Q(ff_cache1_data[15]),
    .D(n5276_5),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_14_s0 (
    .Q(ff_cache1_data[14]),
    .D(n5277_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_13_s0 (
    .Q(ff_cache1_data[13]),
    .D(n5278_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_12_s0 (
    .Q(ff_cache1_data[12]),
    .D(n5279_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_11_s0 (
    .Q(ff_cache1_data[11]),
    .D(n5280_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_10_s0 (
    .Q(ff_cache1_data[10]),
    .D(n5281_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_9_s0 (
    .Q(ff_cache1_data[9]),
    .D(n5282_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_8_s0 (
    .Q(ff_cache1_data[8]),
    .D(n5283_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_7_s0 (
    .Q(ff_cache1_data[7]),
    .D(n5284_5),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_6_s0 (
    .Q(ff_cache1_data[6]),
    .D(n5285_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_5_s0 (
    .Q(ff_cache1_data[5]),
    .D(n5286_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_4_s0 (
    .Q(ff_cache1_data[4]),
    .D(n5287_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_3_s0 (
    .Q(ff_cache1_data[3]),
    .D(n5288_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_2_s0 (
    .Q(ff_cache1_data[2]),
    .D(n5289_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_1_s0 (
    .Q(ff_cache1_data[1]),
    .D(n5290_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_0_s0 (
    .Q(ff_cache1_data[0]),
    .D(n5291_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache1_data_mask_3_s0 (
    .Q(ff_cache1_data_mask[3]),
    .D(n5740_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_3_12),
    .PRESET(n36_6) 
);
  DFFPE ff_cache1_data_mask_2_s0 (
    .Q(ff_cache1_data_mask[2]),
    .D(n5741_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_2_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache1_data_mask_1_s0 (
    .Q(ff_cache1_data_mask[1]),
    .D(n5742_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_1_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache1_data_mask_0_s0 (
    .Q(ff_cache1_data_mask[0]),
    .D(n5743_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_0_11),
    .PRESET(n36_6) 
);
  DFFCE ff_cache1_already_read_s0 (
    .Q(ff_cache1_already_read),
    .D(n5388_7),
    .CLK(clk85m),
    .CE(ff_cache1_already_read_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_17_s0 (
    .Q(ff_cache2_address[17]),
    .D(n5184_5),
    .CLK(clk85m),
    .CE(ff_cache2_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_16_s0 (
    .Q(ff_cache2_address[16]),
    .D(n5185_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_15_s0 (
    .Q(ff_cache2_address[15]),
    .D(n5186_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_14_s0 (
    .Q(ff_cache2_address[14]),
    .D(n5187_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_13_s0 (
    .Q(ff_cache2_address[13]),
    .D(n5188_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_12_s0 (
    .Q(ff_cache2_address[12]),
    .D(n5189_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_11_s0 (
    .Q(ff_cache2_address[11]),
    .D(n5190_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_10_s0 (
    .Q(ff_cache2_address[10]),
    .D(n5191_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_9_s0 (
    .Q(ff_cache2_address[9]),
    .D(n5192_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_8_s0 (
    .Q(ff_cache2_address[8]),
    .D(n5193_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_7_s0 (
    .Q(ff_cache2_address[7]),
    .D(n5194_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_6_s0 (
    .Q(ff_cache2_address[6]),
    .D(n5195_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_5_s0 (
    .Q(ff_cache2_address[5]),
    .D(n5196_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_4_s0 (
    .Q(ff_cache2_address[4]),
    .D(n5197_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_3_s0 (
    .Q(ff_cache2_address[3]),
    .D(n5198_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_2_s0 (
    .Q(ff_cache2_address[2]),
    .D(n5199_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_31_s0 (
    .Q(ff_cache2_data[31]),
    .D(n5260_5),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_30_s0 (
    .Q(ff_cache2_data[30]),
    .D(n5261_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_29_s0 (
    .Q(ff_cache2_data[29]),
    .D(n5262_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_28_s0 (
    .Q(ff_cache2_data[28]),
    .D(n5263_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_27_s0 (
    .Q(ff_cache2_data[27]),
    .D(n5264_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_26_s0 (
    .Q(ff_cache2_data[26]),
    .D(n5265_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_25_s0 (
    .Q(ff_cache2_data[25]),
    .D(n5266_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_24_s0 (
    .Q(ff_cache2_data[24]),
    .D(n5267_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_23_s0 (
    .Q(ff_cache2_data[23]),
    .D(n5268_5),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_22_s0 (
    .Q(ff_cache2_data[22]),
    .D(n5269_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_21_s0 (
    .Q(ff_cache2_data[21]),
    .D(n5270_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_20_s0 (
    .Q(ff_cache2_data[20]),
    .D(n5271_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_19_s0 (
    .Q(ff_cache2_data[19]),
    .D(n5272_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_18_s0 (
    .Q(ff_cache2_data[18]),
    .D(n5273_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_17_s0 (
    .Q(ff_cache2_data[17]),
    .D(n5274_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_16_s0 (
    .Q(ff_cache2_data[16]),
    .D(n5275_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_15_s0 (
    .Q(ff_cache2_data[15]),
    .D(n5276_5),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_14_s0 (
    .Q(ff_cache2_data[14]),
    .D(n5277_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_13_s0 (
    .Q(ff_cache2_data[13]),
    .D(n5278_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_12_s0 (
    .Q(ff_cache2_data[12]),
    .D(n5279_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_11_s0 (
    .Q(ff_cache2_data[11]),
    .D(n5280_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_10_s0 (
    .Q(ff_cache2_data[10]),
    .D(n5281_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_9_s0 (
    .Q(ff_cache2_data[9]),
    .D(n5282_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_8_s0 (
    .Q(ff_cache2_data[8]),
    .D(n5283_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_7_s0 (
    .Q(ff_cache2_data[7]),
    .D(n5284_5),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_6_s0 (
    .Q(ff_cache2_data[6]),
    .D(n5285_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_5_s0 (
    .Q(ff_cache2_data[5]),
    .D(n5286_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_4_s0 (
    .Q(ff_cache2_data[4]),
    .D(n5287_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_3_s0 (
    .Q(ff_cache2_data[3]),
    .D(n5288_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_2_s0 (
    .Q(ff_cache2_data[2]),
    .D(n5289_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_1_s0 (
    .Q(ff_cache2_data[1]),
    .D(n5290_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_0_s0 (
    .Q(ff_cache2_data[0]),
    .D(n5291_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache2_data_mask_3_s0 (
    .Q(ff_cache2_data_mask[3]),
    .D(n5745_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_3_20),
    .PRESET(n36_6) 
);
  DFFPE ff_cache2_data_mask_2_s0 (
    .Q(ff_cache2_data_mask[2]),
    .D(n5746_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_2_14),
    .PRESET(n36_6) 
);
  DFFPE ff_cache2_data_mask_1_s0 (
    .Q(ff_cache2_data_mask[1]),
    .D(n5747_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_1_14),
    .PRESET(n36_6) 
);
  DFFPE ff_cache2_data_mask_0_s0 (
    .Q(ff_cache2_data_mask[0]),
    .D(n5748_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_0_14),
    .PRESET(n36_6) 
);
  DFFCE ff_cache2_already_read_s0 (
    .Q(ff_cache2_already_read),
    .D(n5388_7),
    .CLK(clk85m),
    .CE(ff_cache2_already_read_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_17_s0 (
    .Q(ff_cache3_address[17]),
    .D(n5184_5),
    .CLK(clk85m),
    .CE(ff_cache3_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_16_s0 (
    .Q(ff_cache3_address[16]),
    .D(n5185_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_15_s0 (
    .Q(ff_cache3_address[15]),
    .D(n5186_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_14_s0 (
    .Q(ff_cache3_address[14]),
    .D(n5187_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_13_s0 (
    .Q(ff_cache3_address[13]),
    .D(n5188_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_12_s0 (
    .Q(ff_cache3_address[12]),
    .D(n5189_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_11_s0 (
    .Q(ff_cache3_address[11]),
    .D(n5190_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_10_s0 (
    .Q(ff_cache3_address[10]),
    .D(n5191_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_9_s0 (
    .Q(ff_cache3_address[9]),
    .D(n5192_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_8_s0 (
    .Q(ff_cache3_address[8]),
    .D(n5193_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_7_s0 (
    .Q(ff_cache3_address[7]),
    .D(n5194_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_6_s0 (
    .Q(ff_cache3_address[6]),
    .D(n5195_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_5_s0 (
    .Q(ff_cache3_address[5]),
    .D(n5196_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_4_s0 (
    .Q(ff_cache3_address[4]),
    .D(n5197_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_3_s0 (
    .Q(ff_cache3_address[3]),
    .D(n5198_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_2_s0 (
    .Q(ff_cache3_address[2]),
    .D(n5199_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_31_s0 (
    .Q(ff_cache3_data[31]),
    .D(n5260_5),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_30_s0 (
    .Q(ff_cache3_data[30]),
    .D(n5261_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_29_s0 (
    .Q(ff_cache3_data[29]),
    .D(n5262_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_28_s0 (
    .Q(ff_cache3_data[28]),
    .D(n5263_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_27_s0 (
    .Q(ff_cache3_data[27]),
    .D(n5264_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_26_s0 (
    .Q(ff_cache3_data[26]),
    .D(n5265_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_25_s0 (
    .Q(ff_cache3_data[25]),
    .D(n5266_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_24_s0 (
    .Q(ff_cache3_data[24]),
    .D(n5267_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_23_s0 (
    .Q(ff_cache3_data[23]),
    .D(n5268_5),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_22_s0 (
    .Q(ff_cache3_data[22]),
    .D(n5269_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_21_s0 (
    .Q(ff_cache3_data[21]),
    .D(n5270_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_20_s0 (
    .Q(ff_cache3_data[20]),
    .D(n5271_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_19_s0 (
    .Q(ff_cache3_data[19]),
    .D(n5272_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_18_s0 (
    .Q(ff_cache3_data[18]),
    .D(n5273_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_17_s0 (
    .Q(ff_cache3_data[17]),
    .D(n5274_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_16_s0 (
    .Q(ff_cache3_data[16]),
    .D(n5275_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_15_s0 (
    .Q(ff_cache3_data[15]),
    .D(n5276_5),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_14_s0 (
    .Q(ff_cache3_data[14]),
    .D(n5277_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_13_s0 (
    .Q(ff_cache3_data[13]),
    .D(n5278_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_12_s0 (
    .Q(ff_cache3_data[12]),
    .D(n5279_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_11_s0 (
    .Q(ff_cache3_data[11]),
    .D(n5280_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_10_s0 (
    .Q(ff_cache3_data[10]),
    .D(n5281_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_9_s0 (
    .Q(ff_cache3_data[9]),
    .D(n5282_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_8_s0 (
    .Q(ff_cache3_data[8]),
    .D(n5283_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_7_s0 (
    .Q(ff_cache3_data[7]),
    .D(n5284_5),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_6_s0 (
    .Q(ff_cache3_data[6]),
    .D(n5285_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_5_s0 (
    .Q(ff_cache3_data[5]),
    .D(n5286_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_4_s0 (
    .Q(ff_cache3_data[4]),
    .D(n5287_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_3_s0 (
    .Q(ff_cache3_data[3]),
    .D(n5288_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_2_s0 (
    .Q(ff_cache3_data[2]),
    .D(n5289_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_1_s0 (
    .Q(ff_cache3_data[1]),
    .D(n5290_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_0_s0 (
    .Q(ff_cache3_data[0]),
    .D(n5291_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache3_data_mask_3_s0 (
    .Q(ff_cache3_data_mask[3]),
    .D(n5750_10),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_3_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache3_data_mask_2_s0 (
    .Q(ff_cache3_data_mask[2]),
    .D(n5751_10),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_2_10),
    .PRESET(n36_6) 
);
  DFFPE ff_cache3_data_mask_1_s0 (
    .Q(ff_cache3_data_mask[1]),
    .D(n5752_10),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_1_10),
    .PRESET(n36_6) 
);
  DFFPE ff_cache3_data_mask_0_s0 (
    .Q(ff_cache3_data_mask[0]),
    .D(n5753_11),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_0_10),
    .PRESET(n36_6) 
);
  DFFCE ff_cache3_already_read_s0 (
    .Q(ff_cache3_already_read),
    .D(n5388_7),
    .CLK(clk85m),
    .CE(ff_cache3_already_read_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_17_s0 (
    .Q(w_command_vram_address[17]),
    .D(n5965_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_18),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_16_s0 (
    .Q(w_command_vram_address[16]),
    .D(n5966_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_18),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_15_s0 (
    .Q(w_command_vram_address[15]),
    .D(n5967_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_18),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_14_s0 (
    .Q(w_command_vram_address[14]),
    .D(n5968_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_18),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_13_s0 (
    .Q(w_command_vram_address[13]),
    .D(n5969_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_18),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_12_s0 (
    .Q(w_command_vram_address[12]),
    .D(n5970_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_18),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_11_s0 (
    .Q(w_command_vram_address[11]),
    .D(n5971_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_18),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_10_s0 (
    .Q(w_command_vram_address[10]),
    .D(n5972_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_18),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_9_s0 (
    .Q(w_command_vram_address[9]),
    .D(n5973_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_18),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_8_s0 (
    .Q(w_command_vram_address[8]),
    .D(n5974_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_18),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_7_s0 (
    .Q(w_command_vram_address[7]),
    .D(n5975_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_18),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_6_s0 (
    .Q(w_command_vram_address[6]),
    .D(n5976_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_18),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_5_s0 (
    .Q(w_command_vram_address[5]),
    .D(n5977_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_18),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_4_s0 (
    .Q(w_command_vram_address[4]),
    .D(n5978_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_18),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_3_s0 (
    .Q(w_command_vram_address[3]),
    .D(n5979_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_18),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_2_s0 (
    .Q(w_command_vram_address[2]),
    .D(n5980_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_18),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_write_s0 (
    .Q(w_command_vram_write),
    .D(n5964_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_20),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_31_s0 (
    .Q(w_command_vram_wdata[31]),
    .D(n5981_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_30_s0 (
    .Q(w_command_vram_wdata[30]),
    .D(n5982_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_29_s0 (
    .Q(w_command_vram_wdata[29]),
    .D(n5983_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_28_s0 (
    .Q(w_command_vram_wdata[28]),
    .D(n5984_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_27_s0 (
    .Q(w_command_vram_wdata[27]),
    .D(n5985_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_26_s0 (
    .Q(w_command_vram_wdata[26]),
    .D(n5986_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_25_s0 (
    .Q(w_command_vram_wdata[25]),
    .D(n5987_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_24_s0 (
    .Q(w_command_vram_wdata[24]),
    .D(n5988_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_23_s0 (
    .Q(w_command_vram_wdata[23]),
    .D(n5989_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_22_s0 (
    .Q(w_command_vram_wdata[22]),
    .D(n5990_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_21_s0 (
    .Q(w_command_vram_wdata[21]),
    .D(n5991_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_20_s0 (
    .Q(w_command_vram_wdata[20]),
    .D(n5992_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_19_s0 (
    .Q(w_command_vram_wdata[19]),
    .D(n5993_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_18_s0 (
    .Q(w_command_vram_wdata[18]),
    .D(n5994_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_17_s0 (
    .Q(w_command_vram_wdata[17]),
    .D(n5995_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_16_s0 (
    .Q(w_command_vram_wdata[16]),
    .D(n5996_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_15_s0 (
    .Q(w_command_vram_wdata[15]),
    .D(n5997_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_14_s0 (
    .Q(w_command_vram_wdata[14]),
    .D(n5998_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_13_s0 (
    .Q(w_command_vram_wdata[13]),
    .D(n5999_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_12_s0 (
    .Q(w_command_vram_wdata[12]),
    .D(n6000_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_11_s0 (
    .Q(w_command_vram_wdata[11]),
    .D(n6001_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_10_s0 (
    .Q(w_command_vram_wdata[10]),
    .D(n6002_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_9_s0 (
    .Q(w_command_vram_wdata[9]),
    .D(n6003_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_8_s0 (
    .Q(w_command_vram_wdata[8]),
    .D(n6004_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_7_s0 (
    .Q(w_command_vram_wdata[7]),
    .D(n6005_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_6_s0 (
    .Q(w_command_vram_wdata[6]),
    .D(n6006_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_5_s0 (
    .Q(w_command_vram_wdata[5]),
    .D(n6007_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_4_s0 (
    .Q(w_command_vram_wdata[4]),
    .D(n6008_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_3_s0 (
    .Q(w_command_vram_wdata[3]),
    .D(n6009_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_2_s0 (
    .Q(w_command_vram_wdata[2]),
    .D(n6010_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_1_s0 (
    .Q(w_command_vram_wdata[1]),
    .D(n6011_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_0_s0 (
    .Q(w_command_vram_wdata[0]),
    .D(n6012_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_14),
    .CLEAR(n36_6) 
);
  DFFPE ff_vram_data_mask_3_s0 (
    .Q(w_command_vram_wdata_mask[3]),
    .D(n6013_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_18),
    .PRESET(n36_6) 
);
  DFFPE ff_vram_data_mask_2_s0 (
    .Q(w_command_vram_wdata_mask[2]),
    .D(n6014_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_18),
    .PRESET(n36_6) 
);
  DFFPE ff_vram_data_mask_1_s0 (
    .Q(w_command_vram_wdata_mask[1]),
    .D(n6015_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_18),
    .PRESET(n36_6) 
);
  DFFPE ff_vram_data_mask_0_s0 (
    .Q(w_command_vram_wdata_mask[0]),
    .D(n6016_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_18),
    .PRESET(n36_6) 
);
  DFFCE ff_cache_vram_rdata_7_s0 (
    .Q(w_cache_vram_rdata[7]),
    .D(n5114_6),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_6_s0 (
    .Q(w_cache_vram_rdata[6]),
    .D(n5115_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_5_s0 (
    .Q(w_cache_vram_rdata[5]),
    .D(n5116_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_4_s0 (
    .Q(w_cache_vram_rdata[4]),
    .D(n5117_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_3_s0 (
    .Q(w_cache_vram_rdata[3]),
    .D(n5118_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_2_s0 (
    .Q(w_cache_vram_rdata[2]),
    .D(n5119_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_1_s0 (
    .Q(w_cache_vram_rdata[1]),
    .D(n5120_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_0_s0 (
    .Q(w_cache_vram_rdata[0]),
    .D(n5121_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_17_s0 (
    .Q(ff_cache0_address[17]),
    .D(n5184_5),
    .CLK(clk85m),
    .CE(ff_cache0_address_16_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache0_data_mask_3_s0 (
    .Q(ff_cache0_data_mask[3]),
    .D(n5732_10),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_3_10),
    .PRESET(n36_6) 
);
  DFFCE ff_flush_state_2_s1 (
    .Q(ff_flush_state[2]),
    .D(n6533_10),
    .CLK(clk85m),
    .CE(ff_flush_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_flush_state_2_s1.INIT=1'b0;
  DFFCE ff_flush_state_1_s1 (
    .Q(ff_flush_state[1]),
    .D(n6308_10),
    .CLK(clk85m),
    .CE(ff_flush_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_flush_state_1_s1.INIT=1'b0;
  DFFCE ff_flush_state_0_s1 (
    .Q(ff_flush_state[0]),
    .D(n6535_8),
    .CLK(clk85m),
    .CE(ff_flush_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_flush_state_0_s1.INIT=1'b0;
  DFFCE ff_cache0_data_en_s1 (
    .Q(ff_cache0_data_en),
    .D(n6821_11),
    .CLK(clk85m),
    .CE(ff_cache0_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_en_s1 (
    .Q(ff_cache1_data_en),
    .D(n6821_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_en_s1 (
    .Q(ff_cache2_data_en),
    .D(n6821_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_en_s1 (
    .Q(ff_cache3_data_en),
    .D(n6821_11),
    .CLK(clk85m),
    .CE(ff_cache3_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_priority_1_s1 (
    .Q(ff_priority[1]),
    .D(n6822_10),
    .CLK(clk85m),
    .CE(n6823_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_priority_0_s1 (
    .Q(ff_priority[0]),
    .D(n6823_9),
    .CLK(clk85m),
    .CE(n6823_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_valid_s1 (
    .Q(w_command_vram_valid),
    .D(n6824_11),
    .CLK(clk85m),
    .CE(ff_vram_valid_7),
    .CLEAR(n36_6) 
);
  DFFPE ff_busy_s1 (
    .Q(ff_busy),
    .D(n6826_9),
    .CLK(clk85m),
    .CE(ff_busy_8),
    .PRESET(n36_6) 
);
  DFFC ff_cache_vram_rdata_en_s16 (
    .Q(w_cache_vram_rdata_en),
    .D(n5122_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_cache_vram_rdata_en_s16.INIT=1'b0;
  ALU n4_s0 (
    .SUM(n4_1_SUM),
    .COUT(n4_3),
    .I0(ff_cache0_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n4_s0.ALU_MODE=3;
  ALU n5_s0 (
    .SUM(n5_1_SUM),
    .COUT(n5_3),
    .I0(ff_cache0_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I3(GND),
    .CIN(n4_3) 
);
defparam n5_s0.ALU_MODE=3;
  ALU n6_s0 (
    .SUM(n6_1_SUM),
    .COUT(n6_3),
    .I0(ff_cache0_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I3(GND),
    .CIN(n5_3) 
);
defparam n6_s0.ALU_MODE=3;
  ALU n7_s0 (
    .SUM(n7_1_SUM),
    .COUT(n7_3),
    .I0(ff_cache0_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I3(GND),
    .CIN(n6_3) 
);
defparam n7_s0.ALU_MODE=3;
  ALU n8_s0 (
    .SUM(n8_1_SUM),
    .COUT(n8_3),
    .I0(ff_cache0_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I3(GND),
    .CIN(n7_3) 
);
defparam n8_s0.ALU_MODE=3;
  ALU n9_s0 (
    .SUM(n9_1_SUM),
    .COUT(n9_3),
    .I0(ff_cache0_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(n8_3) 
);
defparam n9_s0.ALU_MODE=3;
  ALU n10_s0 (
    .SUM(n10_1_SUM),
    .COUT(n10_3),
    .I0(ff_cache0_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n9_3) 
);
defparam n10_s0.ALU_MODE=3;
  ALU n11_s0 (
    .SUM(n11_1_SUM),
    .COUT(n11_3),
    .I0(ff_cache0_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n10_3) 
);
defparam n11_s0.ALU_MODE=3;
  ALU n12_s0 (
    .SUM(n12_1_SUM),
    .COUT(n12_3),
    .I0(ff_cache0_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n11_3) 
);
defparam n12_s0.ALU_MODE=3;
  ALU n13_s0 (
    .SUM(n13_1_SUM),
    .COUT(n13_3),
    .I0(ff_cache0_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n12_3) 
);
defparam n13_s0.ALU_MODE=3;
  ALU n14_s0 (
    .SUM(n14_1_SUM),
    .COUT(n14_3),
    .I0(ff_cache0_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n13_3) 
);
defparam n14_s0.ALU_MODE=3;
  ALU n15_s0 (
    .SUM(n15_1_SUM),
    .COUT(n15_3),
    .I0(ff_cache0_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n14_3) 
);
defparam n15_s0.ALU_MODE=3;
  ALU n16_s0 (
    .SUM(n16_1_SUM),
    .COUT(n16_3),
    .I0(ff_cache0_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n15_3) 
);
defparam n16_s0.ALU_MODE=3;
  ALU n17_s0 (
    .SUM(n17_1_SUM),
    .COUT(n17_3),
    .I0(ff_cache0_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n16_3) 
);
defparam n17_s0.ALU_MODE=3;
  ALU n18_s0 (
    .SUM(n18_1_SUM),
    .COUT(n18_3),
    .I0(ff_cache0_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n17_3) 
);
defparam n18_s0.ALU_MODE=3;
  ALU n19_s0 (
    .SUM(n19_1_SUM),
    .COUT(n19_3),
    .I0(ff_cache0_address[17]),
    .I1(ff_cache_vram_address[17]),
    .I3(GND),
    .CIN(n18_3) 
);
defparam n19_s0.ALU_MODE=3;
  ALU n22_s0 (
    .SUM(n22_1_SUM),
    .COUT(n22_3),
    .I0(ff_cache1_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n22_s0.ALU_MODE=3;
  ALU n23_s0 (
    .SUM(n23_1_SUM),
    .COUT(n23_3),
    .I0(ff_cache1_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I3(GND),
    .CIN(n22_3) 
);
defparam n23_s0.ALU_MODE=3;
  ALU n24_s0 (
    .SUM(n24_1_SUM),
    .COUT(n24_3),
    .I0(ff_cache1_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I3(GND),
    .CIN(n23_3) 
);
defparam n24_s0.ALU_MODE=3;
  ALU n25_s0 (
    .SUM(n25_1_SUM),
    .COUT(n25_3),
    .I0(ff_cache1_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I3(GND),
    .CIN(n24_3) 
);
defparam n25_s0.ALU_MODE=3;
  ALU n26_s0 (
    .SUM(n26_1_SUM),
    .COUT(n26_3),
    .I0(ff_cache1_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I3(GND),
    .CIN(n25_3) 
);
defparam n26_s0.ALU_MODE=3;
  ALU n27_s0 (
    .SUM(n27_1_SUM),
    .COUT(n27_3),
    .I0(ff_cache1_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(n26_3) 
);
defparam n27_s0.ALU_MODE=3;
  ALU n28_s0 (
    .SUM(n28_1_SUM),
    .COUT(n28_3),
    .I0(ff_cache1_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n27_3) 
);
defparam n28_s0.ALU_MODE=3;
  ALU n29_s0 (
    .SUM(n29_1_SUM),
    .COUT(n29_3),
    .I0(ff_cache1_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n28_3) 
);
defparam n29_s0.ALU_MODE=3;
  ALU n30_s0 (
    .SUM(n30_1_SUM),
    .COUT(n30_3),
    .I0(ff_cache1_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n29_3) 
);
defparam n30_s0.ALU_MODE=3;
  ALU n31_s0 (
    .SUM(n31_1_SUM),
    .COUT(n31_3),
    .I0(ff_cache1_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n30_3) 
);
defparam n31_s0.ALU_MODE=3;
  ALU n32_s0 (
    .SUM(n32_1_SUM),
    .COUT(n32_3),
    .I0(ff_cache1_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n31_3) 
);
defparam n32_s0.ALU_MODE=3;
  ALU n33_s0 (
    .SUM(n33_1_SUM),
    .COUT(n33_3),
    .I0(ff_cache1_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n32_3) 
);
defparam n33_s0.ALU_MODE=3;
  ALU n34_s0 (
    .SUM(n34_1_SUM),
    .COUT(n34_3),
    .I0(ff_cache1_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n33_3) 
);
defparam n34_s0.ALU_MODE=3;
  ALU n35_s0 (
    .SUM(n35_1_SUM),
    .COUT(n35_3),
    .I0(ff_cache1_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n34_3) 
);
defparam n35_s0.ALU_MODE=3;
  ALU n36_s0 (
    .SUM(n36_1_SUM),
    .COUT(n36_3),
    .I0(ff_cache1_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n35_3) 
);
defparam n36_s0.ALU_MODE=3;
  ALU n37_s0 (
    .SUM(n37_1_SUM),
    .COUT(n37_3),
    .I0(ff_cache1_address[17]),
    .I1(ff_cache_vram_address[17]),
    .I3(GND),
    .CIN(n36_3) 
);
defparam n37_s0.ALU_MODE=3;
  ALU n40_s0 (
    .SUM(n40_1_SUM),
    .COUT(n40_3),
    .I0(ff_cache2_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n40_s0.ALU_MODE=3;
  ALU n41_s0 (
    .SUM(n41_1_SUM),
    .COUT(n41_3),
    .I0(ff_cache2_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I3(GND),
    .CIN(n40_3) 
);
defparam n41_s0.ALU_MODE=3;
  ALU n42_s0 (
    .SUM(n42_1_SUM),
    .COUT(n42_3),
    .I0(ff_cache2_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I3(GND),
    .CIN(n41_3) 
);
defparam n42_s0.ALU_MODE=3;
  ALU n43_s0 (
    .SUM(n43_1_SUM),
    .COUT(n43_3),
    .I0(ff_cache2_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I3(GND),
    .CIN(n42_3) 
);
defparam n43_s0.ALU_MODE=3;
  ALU n44_s0 (
    .SUM(n44_1_SUM),
    .COUT(n44_3),
    .I0(ff_cache2_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I3(GND),
    .CIN(n43_3) 
);
defparam n44_s0.ALU_MODE=3;
  ALU n45_s0 (
    .SUM(n45_1_SUM),
    .COUT(n45_3),
    .I0(ff_cache2_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(n44_3) 
);
defparam n45_s0.ALU_MODE=3;
  ALU n46_s0 (
    .SUM(n46_1_SUM),
    .COUT(n46_3),
    .I0(ff_cache2_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n45_3) 
);
defparam n46_s0.ALU_MODE=3;
  ALU n47_s0 (
    .SUM(n47_1_SUM),
    .COUT(n47_3),
    .I0(ff_cache2_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n46_3) 
);
defparam n47_s0.ALU_MODE=3;
  ALU n48_s0 (
    .SUM(n48_1_SUM),
    .COUT(n48_3),
    .I0(ff_cache2_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n47_3) 
);
defparam n48_s0.ALU_MODE=3;
  ALU n49_s0 (
    .SUM(n49_1_SUM),
    .COUT(n49_3),
    .I0(ff_cache2_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n48_3) 
);
defparam n49_s0.ALU_MODE=3;
  ALU n50_s0 (
    .SUM(n50_1_SUM),
    .COUT(n50_3),
    .I0(ff_cache2_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n49_3) 
);
defparam n50_s0.ALU_MODE=3;
  ALU n51_s0 (
    .SUM(n51_1_SUM),
    .COUT(n51_3),
    .I0(ff_cache2_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n50_3) 
);
defparam n51_s0.ALU_MODE=3;
  ALU n52_s0 (
    .SUM(n52_1_SUM),
    .COUT(n52_3),
    .I0(ff_cache2_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n51_3) 
);
defparam n52_s0.ALU_MODE=3;
  ALU n53_s0 (
    .SUM(n53_1_SUM),
    .COUT(n53_3),
    .I0(ff_cache2_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n52_3) 
);
defparam n53_s0.ALU_MODE=3;
  ALU n54_s0 (
    .SUM(n54_1_SUM),
    .COUT(n54_3),
    .I0(ff_cache2_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n53_3) 
);
defparam n54_s0.ALU_MODE=3;
  ALU n55_s0 (
    .SUM(n55_1_SUM),
    .COUT(n55_3),
    .I0(ff_cache2_address[17]),
    .I1(ff_cache_vram_address[17]),
    .I3(GND),
    .CIN(n54_3) 
);
defparam n55_s0.ALU_MODE=3;
  ALU n58_s0 (
    .SUM(n58_1_SUM),
    .COUT(n58_3),
    .I0(ff_cache3_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n58_s0.ALU_MODE=3;
  ALU n59_s0 (
    .SUM(n59_1_SUM),
    .COUT(n59_3),
    .I0(ff_cache3_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I3(GND),
    .CIN(n58_3) 
);
defparam n59_s0.ALU_MODE=3;
  ALU n60_s0 (
    .SUM(n60_1_SUM),
    .COUT(n60_3),
    .I0(ff_cache3_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I3(GND),
    .CIN(n59_3) 
);
defparam n60_s0.ALU_MODE=3;
  ALU n61_s0 (
    .SUM(n61_1_SUM),
    .COUT(n61_3),
    .I0(ff_cache3_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I3(GND),
    .CIN(n60_3) 
);
defparam n61_s0.ALU_MODE=3;
  ALU n62_s0 (
    .SUM(n62_1_SUM),
    .COUT(n62_3),
    .I0(ff_cache3_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I3(GND),
    .CIN(n61_3) 
);
defparam n62_s0.ALU_MODE=3;
  ALU n63_s0 (
    .SUM(n63_1_SUM),
    .COUT(n63_3),
    .I0(ff_cache3_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(n62_3) 
);
defparam n63_s0.ALU_MODE=3;
  ALU n64_s0 (
    .SUM(n64_1_SUM),
    .COUT(n64_3),
    .I0(ff_cache3_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n63_3) 
);
defparam n64_s0.ALU_MODE=3;
  ALU n65_s0 (
    .SUM(n65_1_SUM),
    .COUT(n65_3),
    .I0(ff_cache3_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n64_3) 
);
defparam n65_s0.ALU_MODE=3;
  ALU n66_s0 (
    .SUM(n66_1_SUM),
    .COUT(n66_3),
    .I0(ff_cache3_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n65_3) 
);
defparam n66_s0.ALU_MODE=3;
  ALU n67_s0 (
    .SUM(n67_1_SUM),
    .COUT(n67_3),
    .I0(ff_cache3_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n66_3) 
);
defparam n67_s0.ALU_MODE=3;
  ALU n68_s0 (
    .SUM(n68_1_SUM),
    .COUT(n68_3),
    .I0(ff_cache3_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n67_3) 
);
defparam n68_s0.ALU_MODE=3;
  ALU n69_s0 (
    .SUM(n69_1_SUM),
    .COUT(n69_3),
    .I0(ff_cache3_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n68_3) 
);
defparam n69_s0.ALU_MODE=3;
  ALU n70_s0 (
    .SUM(n70_1_SUM),
    .COUT(n70_3),
    .I0(ff_cache3_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n69_3) 
);
defparam n70_s0.ALU_MODE=3;
  ALU n71_s0 (
    .SUM(n71_1_SUM),
    .COUT(n71_3),
    .I0(ff_cache3_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n70_3) 
);
defparam n71_s0.ALU_MODE=3;
  ALU n72_s0 (
    .SUM(n72_1_SUM),
    .COUT(n72_3),
    .I0(ff_cache3_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n71_3) 
);
defparam n72_s0.ALU_MODE=3;
  ALU n73_s0 (
    .SUM(n73_1_SUM),
    .COUT(n73_3),
    .I0(ff_cache3_address[17]),
    .I1(ff_cache_vram_address[17]),
    .I3(GND),
    .CIN(n72_3) 
);
defparam n73_s0.ALU_MODE=3;
  MUX2_LUT5 n85_s5 (
    .O(n85_9),
    .I0(n85_6),
    .I1(n85_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n86_s5 (
    .O(n86_9),
    .I0(n86_6),
    .I1(n86_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n87_s5 (
    .O(n87_9),
    .I0(n87_6),
    .I1(n87_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n88_s5 (
    .O(n88_9),
    .I0(n88_6),
    .I1(n88_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n89_s5 (
    .O(n89_9),
    .I0(n89_6),
    .I1(n89_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n90_s5 (
    .O(n90_9),
    .I0(n90_6),
    .I1(n90_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n91_s5 (
    .O(n91_9),
    .I0(n91_6),
    .I1(n91_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n92_s5 (
    .O(n92_9),
    .I0(n92_6),
    .I1(n92_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n93_s5 (
    .O(n93_9),
    .I0(n93_6),
    .I1(n93_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n94_s5 (
    .O(n94_9),
    .I0(n94_6),
    .I1(n94_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n95_s5 (
    .O(n95_9),
    .I0(n95_6),
    .I1(n95_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n96_s5 (
    .O(n96_9),
    .I0(n96_6),
    .I1(n96_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n97_s5 (
    .O(n97_9),
    .I0(n97_6),
    .I1(n97_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n98_s5 (
    .O(n98_9),
    .I0(n98_6),
    .I1(n98_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n99_s5 (
    .O(n99_9),
    .I0(n99_6),
    .I1(n99_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n100_s5 (
    .O(n100_9),
    .I0(n100_6),
    .I1(n100_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n101_s5 (
    .O(n101_9),
    .I0(n101_6),
    .I1(n101_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n104_s5 (
    .O(n104_9),
    .I0(n104_6),
    .I1(n104_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n105_s5 (
    .O(n105_9),
    .I0(n105_6),
    .I1(n105_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n106_s5 (
    .O(n106_9),
    .I0(n106_6),
    .I1(n106_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n107_s5 (
    .O(n107_9),
    .I0(n107_6),
    .I1(n107_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n108_s5 (
    .O(n108_9),
    .I0(n108_6),
    .I1(n108_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n109_s5 (
    .O(n109_9),
    .I0(n109_6),
    .I1(n109_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n110_s5 (
    .O(n110_9),
    .I0(n110_6),
    .I1(n110_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n111_s5 (
    .O(n111_9),
    .I0(n111_6),
    .I1(n111_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n112_s5 (
    .O(n112_9),
    .I0(n112_6),
    .I1(n112_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n113_s5 (
    .O(n113_9),
    .I0(n113_6),
    .I1(n113_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n115_s5 (
    .O(n115_9),
    .I0(n115_6),
    .I1(n115_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n116_s5 (
    .O(n116_9),
    .I0(n116_6),
    .I1(n116_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n117_s5 (
    .O(n117_9),
    .I0(n117_6),
    .I1(n117_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n119_s5 (
    .O(n119_9),
    .I0(n119_6),
    .I1(n119_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n120_s5 (
    .O(n120_9),
    .I0(n120_6),
    .I1(n120_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n121_s5 (
    .O(n121_9),
    .I0(n121_6),
    .I1(n121_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n122_s5 (
    .O(n122_9),
    .I0(n122_6),
    .I1(n122_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n123_s5 (
    .O(n123_9),
    .I0(n123_6),
    .I1(n123_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n124_s5 (
    .O(n124_9),
    .I0(n124_6),
    .I1(n124_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n125_s5 (
    .O(n125_9),
    .I0(n125_6),
    .I1(n125_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n126_s5 (
    .O(n126_9),
    .I0(n126_6),
    .I1(n126_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n127_s5 (
    .O(n127_9),
    .I0(n127_6),
    .I1(n127_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n128_s5 (
    .O(n128_9),
    .I0(n128_6),
    .I1(n128_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n129_s5 (
    .O(n129_9),
    .I0(n129_6),
    .I1(n129_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n130_s5 (
    .O(n130_9),
    .I0(n130_6),
    .I1(n130_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n131_s5 (
    .O(n131_9),
    .I0(n131_6),
    .I1(n131_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n132_s5 (
    .O(n132_9),
    .I0(n132_6),
    .I1(n132_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n476_s5 (
    .O(n476_9),
    .I0(n476_6),
    .I1(n476_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n479_s5 (
    .O(n479_9),
    .I0(n479_6),
    .I1(n479_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n480_s5 (
    .O(n480_9),
    .I0(n480_6),
    .I1(n480_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n481_s5 (
    .O(n481_9),
    .I0(n481_6),
    .I1(n481_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n482_s5 (
    .O(n482_9),
    .I0(n482_6),
    .I1(n482_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n483_s5 (
    .O(n483_9),
    .I0(n483_6),
    .I1(n483_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n484_s5 (
    .O(n484_9),
    .I0(n484_6),
    .I1(n484_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n485_s5 (
    .O(n485_9),
    .I0(n485_6),
    .I1(n485_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n486_s5 (
    .O(n486_9),
    .I0(n486_6),
    .I1(n486_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n519_s5 (
    .O(n519_9),
    .I0(n519_6),
    .I1(n519_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n522_s5 (
    .O(n522_9),
    .I0(n522_6),
    .I1(n522_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n523_s5 (
    .O(n523_9),
    .I0(n523_6),
    .I1(n523_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n524_s5 (
    .O(n524_9),
    .I0(n524_6),
    .I1(n524_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n525_s5 (
    .O(n525_9),
    .I0(n525_6),
    .I1(n525_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n526_s5 (
    .O(n526_9),
    .I0(n526_6),
    .I1(n526_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n527_s5 (
    .O(n527_9),
    .I0(n527_6),
    .I1(n527_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n528_s5 (
    .O(n528_9),
    .I0(n528_6),
    .I1(n528_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n529_s5 (
    .O(n529_9),
    .I0(n529_6),
    .I1(n529_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1242_s2 (
    .O(n565_9),
    .I0(n565_6),
    .I1(n565_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1243_s2 (
    .O(n566_9),
    .I0(n566_6),
    .I1(n566_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1244_s2 (
    .O(n567_9),
    .I0(n567_6),
    .I1(n567_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1245_s2 (
    .O(n568_9),
    .I0(n568_6),
    .I1(n568_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1246_s2 (
    .O(n569_9),
    .I0(n569_6),
    .I1(n569_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1247_s2 (
    .O(n570_9),
    .I0(n570_6),
    .I1(n570_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1248_s2 (
    .O(n571_9),
    .I0(n571_6),
    .I1(n571_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1249_s2 (
    .O(n572_9),
    .I0(n572_6),
    .I1(n572_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1242_s1 (
    .O(n608_9),
    .I0(n608_6),
    .I1(n608_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1243_s1 (
    .O(n609_9),
    .I0(n609_6),
    .I1(n609_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1244_s1 (
    .O(n610_9),
    .I0(n610_6),
    .I1(n610_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1245_s1 (
    .O(n611_9),
    .I0(n611_6),
    .I1(n611_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1246_s1 (
    .O(n612_9),
    .I0(n612_6),
    .I1(n612_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1247_s1 (
    .O(n613_9),
    .I0(n613_6),
    .I1(n613_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1248_s1 (
    .O(n614_9),
    .I0(n614_6),
    .I1(n614_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1249_s1 (
    .O(n615_9),
    .I0(n615_6),
    .I1(n615_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4875_s5 (
    .O(n4875_9),
    .I0(n4875_6),
    .I1(n4875_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4876_s5 (
    .O(n4876_9),
    .I0(n4876_6),
    .I1(n4876_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4877_s5 (
    .O(n4877_9),
    .I0(n4877_6),
    .I1(n4877_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4878_s5 (
    .O(n4878_9),
    .I0(n4878_6),
    .I1(n4878_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4879_s5 (
    .O(n4879_9),
    .I0(n4879_6),
    .I1(n4879_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4880_s5 (
    .O(n4880_9),
    .I0(n4880_6),
    .I1(n4880_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4881_s5 (
    .O(n4881_9),
    .I0(n4881_6),
    .I1(n4881_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4882_s5 (
    .O(n4882_9),
    .I0(n4882_6),
    .I1(n4882_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT6 n1242_s0 (
    .O(n1242_3),
    .I0(n608_9),
    .I1(n565_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1243_s0 (
    .O(n1243_3),
    .I0(n609_9),
    .I1(n566_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1244_s0 (
    .O(n1244_3),
    .I0(n610_9),
    .I1(n567_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1245_s0 (
    .O(n1245_3),
    .I0(n611_9),
    .I1(n568_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1246_s0 (
    .O(n1246_3),
    .I0(n612_9),
    .I1(n569_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1247_s0 (
    .O(n1247_3),
    .I0(n613_9),
    .I1(n570_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1248_s0 (
    .O(n1248_3),
    .I0(n614_9),
    .I1(n571_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1249_s0 (
    .O(n1249_3),
    .I0(n615_9),
    .I1(n572_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT5 n5114_s4 (
    .O(n5114_6),
    .I0(n5114_8),
    .I1(n1387_6),
    .S0(n5121_10) 
);
  MUX2_LUT5 n5115_s3 (
    .O(n5115_5),
    .I0(n5115_7),
    .I1(n1388_5),
    .S0(n5121_10) 
);
  MUX2_LUT5 n5116_s3 (
    .O(n5116_5),
    .I0(n5116_7),
    .I1(n1389_5),
    .S0(n5121_10) 
);
  MUX2_LUT5 n5117_s3 (
    .O(n5117_5),
    .I0(n5117_7),
    .I1(n1390_5),
    .S0(n5121_10) 
);
  MUX2_LUT5 n5118_s3 (
    .O(n5118_5),
    .I0(n5118_7),
    .I1(n1391_5),
    .S0(n5121_10) 
);
  MUX2_LUT5 n5119_s3 (
    .O(n5119_5),
    .I0(n5119_7),
    .I1(n1392_5),
    .S0(n5121_10) 
);
  MUX2_LUT5 n5120_s3 (
    .O(n5120_5),
    .I0(n5120_7),
    .I1(n1393_5),
    .S0(n5121_10) 
);
  MUX2_LUT5 n5121_s3 (
    .O(n5121_5),
    .I0(n5121_7),
    .I1(n1394_5),
    .S0(n5121_10) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_command_cache */
module vdp_command (
  clk85m,
  n36_6,
  n566_31,
  reg_vram256k_mode,
  ff_reset_n2_1,
  n1232_20,
  n770_5,
  reg_ext_command_mode,
  ff_next_vram1_3_9,
  n854_31,
  reg_command_high_speed_mode,
  n1130_42,
  n2043_5,
  w_register_write,
  n2043_8,
  w_sprite_mode2_4,
  w_command_vram_rdata_en,
  n386_7,
  w_pulse1,
  ff_vram_valid_8,
  w_register_data,
  reg_text_back_color,
  reg_screen_mode,
  ff_status_register_pointer,
  w_register_num,
  w_command_vram_rdata,
  w_screen_pos_x_Z,
  w_status_transfer_ready,
  w_status_command_execute,
  w_status_border_detect,
  ff_border_detect_9,
  w_command_vram_write,
  w_command_vram_valid,
  w_status_border_position,
  w_status_color,
  w_command_vram_address,
  w_command_vram_wdata,
  w_command_vram_wdata_mask
)
;
input clk85m;
input n36_6;
input n566_31;
input reg_vram256k_mode;
input ff_reset_n2_1;
input n1232_20;
input n770_5;
input reg_ext_command_mode;
input ff_next_vram1_3_9;
input n854_31;
input reg_command_high_speed_mode;
input n1130_42;
input n2043_5;
input w_register_write;
input n2043_8;
input w_sprite_mode2_4;
input w_command_vram_rdata_en;
input n386_7;
input w_pulse1;
input ff_vram_valid_8;
input [7:0] w_register_data;
input [7:0] reg_text_back_color;
input [4:2] reg_screen_mode;
input [3:0] ff_status_register_pointer;
input [5:0] w_register_num;
input [31:0] w_command_vram_rdata;
input [3:3] w_screen_pos_x_Z;
output w_status_transfer_ready;
output w_status_command_execute;
output w_status_border_detect;
output ff_border_detect_9;
output w_command_vram_write;
output w_command_vram_valid;
output [8:0] w_status_border_position;
output [7:0] w_status_color;
output [17:2] w_command_vram_address;
output [31:0] w_command_vram_wdata;
output [3:0] w_command_vram_wdata_mask;
wire n2080_3;
wire n2110_2;
wire n3392_2;
wire n3393_2;
wire n3394_2;
wire n3395_2;
wire n3396_2;
wire n3397_2;
wire n3398_2;
wire n3399_2;
wire n2722_6;
wire n2722_7;
wire n2723_6;
wire n2723_7;
wire n3391_10;
wire n3391_11;
wire n3391_12;
wire n3391_13;
wire n3416_10;
wire n3416_11;
wire n3416_12;
wire n3416_13;
wire n266_3;
wire n267_3;
wire n286_3;
wire n287_3;
wire n288_3;
wire n289_3;
wire n290_3;
wire n291_3;
wire n292_3;
wire n293_3;
wire n312_3;
wire n313_3;
wire n314_3;
wire n315_3;
wire n316_3;
wire n317_3;
wire n318_3;
wire n319_3;
wire n649_4;
wire n650_4;
wire n651_4;
wire n652_4;
wire n653_4;
wire n654_4;
wire n655_4;
wire n656_4;
wire n657_4;
wire n658_4;
wire n747_5;
wire n808_4;
wire n966_3;
wire n967_3;
wire n968_3;
wire n969_3;
wire n970_3;
wire n971_3;
wire n972_3;
wire n973_3;
wire n974_3;
wire n983_3;
wire n984_3;
wire n985_3;
wire n986_3;
wire n987_3;
wire n988_3;
wire n989_3;
wire n990_3;
wire n991_3;
wire n992_3;
wire n993_3;
wire n994_3;
wire n995_3;
wire n996_3;
wire n997_3;
wire n998_3;
wire n999_3;
wire n1000_3;
wire n1001_3;
wire n1260_6;
wire n1261_6;
wire n1262_6;
wire n1263_6;
wire n1264_6;
wire n1265_6;
wire n1266_6;
wire n1267_6;
wire n1268_6;
wire w_line_shift;
wire n1411_6;
wire n1412_5;
wire n1413_5;
wire n1425_5;
wire n1426_5;
wire n1427_5;
wire n1428_5;
wire n1429_5;
wire n1430_5;
wire n1431_5;
wire n1432_5;
wire n1632_3;
wire n1633_3;
wire n1634_3;
wire n1646_3;
wire n1647_3;
wire n1648_3;
wire n1649_3;
wire n1650_3;
wire n1651_3;
wire n1652_3;
wire n1653_3;
wire n1877_6;
wire n1878_6;
wire n1879_6;
wire n1880_6;
wire n1881_6;
wire n1882_6;
wire n1883_6;
wire n1884_6;
wire n1885_6;
wire n1886_6;
wire n1887_6;
wire n2032_5;
wire n2033_5;
wire n2034_5;
wire n2046_5;
wire n2047_5;
wire n2048_5;
wire n2049_5;
wire n2050_5;
wire n2051_5;
wire n2052_5;
wire n2053_5;
wire n2124_3;
wire n2125_3;
wire n2126_3;
wire n2127_3;
wire n2128_3;
wire n2129_3;
wire n2130_3;
wire n2131_3;
wire n2132_3;
wire n2133_3;
wire n2219_3;
wire n2220_3;
wire n2221_3;
wire n2222_3;
wire n2223_3;
wire n2224_3;
wire n2225_3;
wire n2226_3;
wire n3688_10;
wire n3690_10;
wire n3691_8;
wire n3692_8;
wire n5076_4;
wire n3514_183;
wire n3515_107;
wire n3516_98;
wire n3517_98;
wire n3518_98;
wire n3519_98;
wire n3520_98;
wire n3521_99;
wire n3522_99;
wire n3526_174;
wire n3532_132;
wire n3533_123;
wire n3534_120;
wire n3535_123;
wire n3536_123;
wire n3537_123;
wire n3538_124;
wire n3539_124;
wire n3543_156;
wire n3544_140;
wire n3545_140;
wire n3546_140;
wire n3547_140;
wire n3548_140;
wire n3549_140;
wire n3550_140;
wire n3551_140;
wire n3552_140;
wire n3553_140;
wire n3554_140;
wire n3555_140;
wire n3556_140;
wire n3557_140;
wire n3558_140;
wire n3559_140;
wire n3560_140;
wire n3561_93;
wire n3562_85;
wire n3563_85;
wire n3564_85;
wire n3565_85;
wire n3566_85;
wire n3567_85;
wire n3568_85;
wire n3571_156;
wire n3572_147;
wire n3573_165;
wire n3574_163;
wire n3575_114;
wire n3576_108;
wire ff_bit_pattern_7_6;
wire ff_font_address_17_7;
wire ff_sx2_17_8;
wire reg_nx_10_8;
wire reg_nx_7_8;
wire ff_nyb_11_8;
wire ff_color_7_8;
wire ff_transfer_ready_6;
wire ff_command_execute_6;
wire ff_bit_count_2_8;
wire n3678_8;
wire ff_sy_18_9;
wire ff_dy_10_8;
wire ff_ny_10_8;
wire ff_source_7_7;
wire ff_sy_15_8;
wire ff_dx_8_8;
wire ff_dy_7_8;
wire ff_ny_7_8;
wire ff_nx_10_9;
wire ff_cache_vram_wdata_7_12;
wire ff_state_2_12;
wire ff_state_0_11;
wire ff_cache_flush_start_11;
wire ff_wait_count_5_12;
wire ff_wait_counter_7_14;
wire ff_next_state_2_13;
wire ff_next_state_1_14;
wire ff_next_state_5_17;
wire ff_count_valid_15;
wire ff_next_state_5_19;
wire ff_next_state_0_16;
wire ff_cache_vram_valid_16;
wire ff_cache_vram_write_18;
wire n3570_154;
wire n2739_7;
wire n2738_7;
wire n2737_7;
wire n2736_7;
wire n2305_9;
wire n2123_7;
wire n982_7;
wire n981_7;
wire n980_7;
wire n979_7;
wire n978_7;
wire n977_7;
wire n976_7;
wire n975_7;
wire n965_7;
wire n552_7;
wire n551_7;
wire n550_7;
wire n549_7;
wire n548_7;
wire n547_7;
wire n546_7;
wire n545_7;
wire n535_7;
wire n3687_13;
wire n3683_13;
wire n3680_17;
wire n3679_12;
wire n3678_10;
wire n3677_16;
wire n784_9;
wire n783_9;
wire n782_9;
wire n781_9;
wire n780_9;
wire n779_9;
wire n778_9;
wire n777_9;
wire n3569_181;
wire n3542_84;
wire n3541_84;
wire n3540_86;
wire ff_xsel_1_15;
wire ff_cache_vram_address_17_22;
wire ff_border_detect_6;
wire ff_state_3_13;
wire n748_9;
wire n749_10;
wire n749_9;
wire n769_9;
wire n776_10;
wire n770_9;
wire n771_9;
wire n772_9;
wire n773_9;
wire n774_9;
wire n775_9;
wire n776_9;
wire n3669_9;
wire n3676_10;
wire n3670_9;
wire n3671_9;
wire n3672_9;
wire n3673_9;
wire n3674_9;
wire n3675_9;
wire n3676_9;
wire n266_4;
wire n267_4;
wire n286_4;
wire n287_4;
wire n288_4;
wire n289_4;
wire n290_4;
wire n291_4;
wire n293_4;
wire n312_4;
wire n313_4;
wire n314_4;
wire n315_4;
wire n317_4;
wire n536_4;
wire n536_5;
wire n536_6;
wire n537_4;
wire n537_5;
wire n538_4;
wire n538_5;
wire n539_4;
wire n539_5;
wire n540_4;
wire n540_5;
wire n541_4;
wire n541_5;
wire n542_4;
wire n542_5;
wire n543_4;
wire n543_5;
wire n544_4;
wire n544_5;
wire n649_5;
wire n747_6;
wire n983_4;
wire n984_4;
wire n985_4;
wire n986_4;
wire n987_4;
wire n988_4;
wire n989_4;
wire n990_4;
wire n991_4;
wire n992_4;
wire n993_4;
wire n1260_7;
wire w_line_shift_4;
wire w_line_shift_5;
wire w_line_shift_6;
wire n1411_7;
wire n1412_6;
wire n1413_6;
wire n1425_6;
wire n1426_6;
wire n1427_6;
wire n1428_6;
wire n1429_6;
wire n1430_6;
wire n1431_6;
wire n1432_6;
wire n1877_7;
wire n1877_8;
wire n1877_9;
wire n1878_7;
wire n1878_8;
wire n1878_9;
wire n1879_7;
wire n1879_8;
wire n1879_9;
wire n1880_7;
wire n1880_8;
wire n1881_7;
wire n1881_8;
wire n1882_7;
wire n1882_8;
wire n1882_9;
wire n1883_7;
wire n1883_8;
wire n1884_7;
wire n1884_8;
wire n1885_8;
wire n1886_7;
wire n1886_8;
wire n1887_8;
wire n2032_6;
wire n2033_6;
wire n2034_6;
wire n2046_6;
wire n2047_6;
wire n2048_6;
wire n2049_6;
wire n2050_6;
wire n2051_6;
wire n2052_6;
wire n2053_6;
wire n2124_4;
wire n2124_5;
wire n2125_4;
wire n2125_5;
wire n2126_4;
wire n2126_5;
wire n2127_4;
wire n2127_5;
wire n2128_4;
wire n2128_5;
wire n2129_4;
wire n2129_5;
wire n2130_4;
wire n2130_5;
wire n2131_4;
wire n2131_5;
wire n2132_4;
wire n2132_5;
wire n2133_4;
wire n2133_5;
wire n3367_4;
wire n3688_11;
wire n3688_12;
wire n3688_13;
wire n3688_14;
wire n3690_11;
wire n3690_12;
wire n3690_13;
wire n3691_9;
wire n3691_10;
wire n3691_11;
wire n3691_12;
wire n3692_10;
wire n3692_11;
wire n3692_12;
wire n5076_5;
wire n5076_6;
wire n3514_184;
wire n3514_185;
wire n3514_186;
wire n3514_187;
wire n3515_108;
wire n3515_109;
wire n3515_110;
wire n3516_99;
wire n3516_100;
wire n3517_99;
wire n3517_100;
wire n3518_99;
wire n3518_100;
wire n3519_99;
wire n3519_101;
wire n3520_99;
wire n3520_100;
wire n3520_101;
wire n3521_101;
wire n3522_101;
wire n3526_175;
wire n3526_176;
wire n3526_177;
wire n3532_133;
wire n3532_134;
wire n3533_124;
wire n3534_121;
wire n3535_124;
wire n3537_124;
wire n3543_157;
wire n3543_158;
wire n3544_141;
wire n3544_142;
wire n3545_141;
wire n3545_142;
wire n3546_141;
wire n3546_142;
wire n3547_141;
wire n3547_142;
wire n3548_141;
wire n3548_142;
wire n3549_141;
wire n3549_142;
wire n3550_141;
wire n3550_142;
wire n3551_141;
wire n3551_142;
wire n3552_141;
wire n3552_142;
wire n3553_141;
wire n3553_142;
wire n3554_141;
wire n3554_142;
wire n3555_142;
wire n3555_143;
wire n3556_141;
wire n3556_142;
wire n3557_141;
wire n3557_142;
wire n3558_141;
wire n3558_142;
wire n3559_141;
wire n3559_142;
wire n3560_142;
wire n3560_143;
wire n3571_157;
wire n3571_158;
wire n3572_148;
wire n3572_149;
wire n3573_166;
wire n3573_167;
wire n3573_168;
wire n3574_164;
wire n3575_115;
wire n3575_116;
wire n3576_109;
wire ff_bit_pattern_7_7;
wire ff_bit_pattern_7_8;
wire ff_bit_pattern_7_9;
wire ff_sx_17_9;
wire reg_nx_10_9;
wire ff_read_color_10;
wire n3678_12;
wire ff_sy_18_10;
wire ff_dy_9_9;
wire ff_ny_10_9;
wire ff_ny_10_10;
wire ff_source_7_8;
wire ff_dx_8_9;
wire ff_nx_10_10;
wire ff_nx_10_11;
wire ff_cache_vram_wdata_7_13;
wire ff_cache_vram_wdata_7_15;
wire ff_state_5_12;
wire ff_state_5_14;
wire ff_state_0_12;
wire ff_cache_flush_start_13;
wire ff_wait_count_5_13;
wire ff_wait_count_5_14;
wire ff_wait_counter_7_15;
wire ff_wait_counter_7_17;
wire ff_next_state_2_14;
wire ff_next_state_1_16;
wire ff_count_valid_16;
wire ff_count_valid_17;
wire ff_count_valid_18;
wire ff_next_state_0_17;
wire ff_cache_vram_valid_17;
wire ff_cache_vram_valid_18;
wire ff_cache_vram_write_19;
wire ff_cache_vram_write_20;
wire ff_cache_vram_write_21;
wire n3570_158;
wire n2739_8;
wire n2739_9;
wire n2738_8;
wire n2737_8;
wire n2305_10;
wire n535_8;
wire n535_9;
wire n3687_14;
wire n3687_15;
wire n3687_16;
wire n3683_15;
wire n3680_18;
wire n3680_19;
wire n3679_13;
wire n3679_14;
wire n3678_13;
wire n3677_17;
wire n3677_18;
wire n3569_182;
wire n3569_183;
wire n3569_184;
wire n3569_185;
wire ff_xsel_1_16;
wire ff_xsel_1_17;
wire ff_cache_vram_address_17_23;
wire ff_state_3_14;
wire n288_5;
wire n536_7;
wire n536_8;
wire n537_6;
wire n538_6;
wire n539_6;
wire n540_6;
wire n541_6;
wire n542_6;
wire n543_6;
wire n544_6;
wire n649_6;
wire n649_7;
wire n649_8;
wire n649_9;
wire n747_8;
wire n1260_8;
wire n1260_9;
wire n1411_9;
wire n1412_7;
wire n1877_11;
wire n1877_12;
wire n1877_13;
wire n1879_10;
wire n1879_11;
wire n1880_9;
wire n1880_10;
wire n1881_9;
wire n1883_9;
wire n1883_10;
wire n1884_9;
wire n1884_10;
wire n1885_9;
wire n1886_10;
wire n1886_11;
wire n1887_10;
wire n2032_8;
wire n2033_7;
wire n2046_8;
wire n2047_7;
wire n2048_7;
wire n2049_7;
wire n2050_7;
wire n2051_7;
wire n2124_6;
wire n3688_15;
wire n3688_16;
wire n3688_17;
wire n3688_18;
wire n3688_20;
wire n3688_23;
wire n3688_24;
wire n3688_25;
wire n3690_15;
wire n3690_16;
wire n3690_17;
wire n3690_18;
wire n3691_15;
wire n3691_16;
wire n3691_17;
wire n3691_20;
wire n3691_21;
wire n3691_22;
wire n3692_13;
wire n3692_14;
wire n3692_16;
wire n3692_19;
wire n5076_8;
wire n3514_188;
wire n3514_189;
wire n3515_111;
wire n3515_112;
wire n3515_113;
wire n3515_115;
wire n3515_116;
wire n3515_117;
wire n3516_101;
wire n3516_102;
wire n3517_101;
wire n3517_102;
wire n3518_101;
wire n3518_102;
wire n3519_102;
wire n3519_103;
wire n3519_104;
wire n3519_105;
wire n3520_102;
wire n3521_102;
wire n3521_103;
wire n3521_105;
wire n3522_102;
wire n3522_103;
wire n3526_178;
wire n3526_179;
wire n3526_180;
wire n3526_181;
wire n3526_182;
wire n3532_136;
wire n3534_122;
wire n3543_160;
wire n3543_162;
wire n3544_144;
wire n3544_145;
wire n3544_146;
wire n3545_143;
wire n3546_143;
wire n3547_143;
wire n3548_143;
wire n3549_143;
wire n3550_143;
wire n3551_143;
wire n3552_143;
wire n3553_143;
wire n3553_144;
wire n3554_143;
wire n3554_144;
wire n3555_144;
wire n3555_145;
wire n3555_146;
wire n3555_147;
wire n3556_143;
wire n3556_144;
wire n3557_143;
wire n3557_144;
wire n3558_143;
wire n3558_144;
wire n3559_143;
wire n3559_144;
wire n3560_144;
wire n3560_145;
wire n3571_159;
wire n3571_160;
wire n3571_161;
wire n3571_162;
wire n3571_163;
wire n3572_150;
wire n3572_151;
wire n3572_153;
wire n3573_169;
wire n3573_171;
wire n3574_166;
wire n3574_167;
wire n3575_117;
wire ff_font_address_17_9;
wire reg_nx_10_10;
wire ff_bit_count_2_10;
wire ff_bit_count_2_11;
wire n3678_14;
wire ff_dy_9_10;
wire ff_ny_10_11;
wire ff_source_7_10;
wire ff_source_7_11;
wire ff_cache_vram_wdata_7_17;
wire ff_cache_vram_wdata_7_18;
wire ff_cache_vram_wdata_7_20;
wire ff_cache_vram_wdata_7_21;
wire ff_state_5_15;
wire ff_state_5_16;
wire ff_cache_flush_start_14;
wire ff_cache_flush_start_16;
wire ff_wait_count_5_15;
wire ff_wait_count_5_16;
wire ff_wait_counter_7_18;
wire ff_wait_counter_7_19;
wire ff_wait_counter_7_20;
wire ff_wait_counter_7_21;
wire ff_next_state_2_16;
wire ff_next_state_2_17;
wire ff_next_state_1_17;
wire ff_next_state_1_18;
wire ff_next_state_1_19;
wire ff_count_valid_19;
wire ff_count_valid_21;
wire ff_cache_vram_valid_19;
wire ff_cache_vram_valid_20;
wire ff_cache_vram_valid_21;
wire ff_cache_vram_valid_22;
wire ff_cache_vram_write_23;
wire n3570_159;
wire n535_10;
wire n3687_17;
wire n3687_18;
wire n3687_19;
wire n3687_20;
wire n3687_22;
wire n3687_23;
wire n3687_24;
wire n3679_15;
wire n3678_18;
wire n3678_19;
wire n3678_20;
wire n3677_19;
wire n3677_20;
wire n3677_21;
wire n3569_186;
wire ff_cache_vram_address_17_24;
wire ff_state_3_15;
wire n1260_10;
wire n1260_11;
wire n1877_14;
wire n1877_15;
wire n1879_12;
wire n1886_12;
wire n2046_9;
wire n3688_26;
wire n3688_27;
wire n3688_28;
wire n3688_29;
wire n3688_30;
wire n3688_31;
wire n3688_33;
wire n3690_19;
wire n3690_21;
wire n3690_22;
wire n3690_23;
wire n3690_24;
wire n3691_23;
wire n3691_24;
wire n3691_25;
wire n3691_26;
wire n3691_27;
wire n3692_20;
wire n3692_21;
wire n3692_22;
wire n3514_192;
wire n3515_118;
wire n3515_119;
wire n3515_120;
wire n3515_121;
wire n3515_122;
wire n3516_103;
wire n3516_104;
wire n3516_105;
wire n3516_106;
wire n3517_103;
wire n3517_105;
wire n3518_104;
wire n3519_106;
wire n3520_104;
wire n3521_106;
wire n3521_107;
wire n3521_108;
wire n3522_104;
wire n3522_105;
wire n3544_147;
wire n3544_148;
wire n3544_149;
wire n3553_145;
wire n3554_145;
wire n3555_148;
wire n3555_149;
wire n3555_150;
wire n3556_145;
wire n3556_146;
wire n3557_145;
wire n3557_146;
wire n3558_145;
wire n3558_146;
wire n3559_145;
wire n3559_146;
wire n3571_164;
wire n3572_154;
wire n3572_155;
wire n3572_156;
wire reg_nx_10_11;
wire ff_source_7_13;
wire ff_cache_vram_wdata_7_22;
wire ff_state_5_17;
wire ff_cache_flush_start_17;
wire ff_cache_flush_start_18;
wire ff_wait_count_5_17;
wire ff_wait_counter_7_22;
wire ff_wait_counter_7_24;
wire ff_next_state_2_18;
wire ff_next_state_2_20;
wire ff_cache_vram_valid_23;
wire n3570_160;
wire n3687_25;
wire n3680_21;
wire n3678_22;
wire n3678_23;
wire n3678_24;
wire n3678_25;
wire n3678_26;
wire n3677_24;
wire n3677_25;
wire ff_xsel_1_19;
wire n1260_12;
wire n1260_13;
wire n3688_35;
wire n3692_25;
wire n3515_123;
wire n3515_124;
wire n3515_125;
wire n3515_126;
wire n3516_107;
wire n3516_108;
wire n3516_109;
wire n3516_110;
wire n3517_107;
wire n3518_105;
wire n3521_109;
wire n3521_110;
wire n3521_111;
wire n3521_112;
wire n3522_106;
wire n3522_107;
wire n3522_108;
wire n3544_150;
wire ff_next_state_2_21;
wire ff_cache_vram_write_25;
wire n3688_36;
wire n3688_37;
wire n3688_38;
wire n3515_127;
wire n3516_111;
wire n3516_112;
wire ff_cache_vram_write_27;
wire n1885_11;
wire n316_6;
wire n3522_110;
wire n3521_114;
wire n3536_126;
wire n3692_27;
wire n3680_23;
wire n3688_40;
wire n1878_12;
wire ff_state_5_19;
wire ff_next_state_2_23;
wire n2034_9;
wire n3517_109;
wire n748_14;
wire n292_6;
wire n5114_6;
wire n4497_6;
wire n5192_6;
wire n5091_6;
wire n1887_13;
wire n3677_27;
wire ff_count_valid_24;
wire n1877_17;
wire n1886_14;
wire n3526_187;
wire n3514_195;
wire n3519_108;
wire n3691_32;
wire n3691_34;
wire n3574_169;
wire ff_count_valid_26;
wire n3554_148;
wire n5182_5;
wire n5091_8;
wire n4791_5;
wire n1425_9;
wire n5179_5;
wire n2369_5;
wire n3570_162;
wire ff_bit_count_2_13;
wire n5076_10;
wire ff_font_address_17_11;
wire ff_sx_17_11;
wire n2219_6;
wire n5164_5;
wire n4792_5;
wire n1411_11;
wire n5193_5;
wire n5122_5;
wire n3526_189;
wire n3677_29;
wire ff_cache_vram_wdata_7_24;
wire ff_read_color_12;
wire n1646_6;
wire n5192_8;
wire n5114_8;
wire n236_5;
wire n2032_10;
wire n747_10;
wire n5165_5;
wire n3572_159;
wire ff_source_7_15;
wire n3572_161;
wire n3690_27;
wire n3368_4;
wire n3369_4;
wire n3370_4;
wire n3371_4;
wire n3372_4;
wire n3373_4;
wire n3374_4;
wire n3375_4;
wire ff_next_state_2_25;
wire n3690_29;
wire n3678_28;
wire n1632_6;
wire n5210_5;
wire n5154_5;
wire n4497_8;
wire n2046_11;
wire n266_7;
wire n5207_5;
wire n5146_5;
wire n3690_31;
wire n3526_191;
wire n3532_139;
wire n3678_32;
wire n3533_127;
wire ff_xsel_1_21;
wire n3678_34;
wire n3514_197;
wire n3543_164;
wire ff_wait_counter_7_26;
wire ff_color_7_11;
wire n3688_44;
wire n3683_19;
wire n3692_31;
wire n3687_28;
wire n3688_46;
wire ff_cache_vram_wdata_7_26;
wire n3518_107;
wire n3517_111;
wire n3688_48;
wire ff_cache_flush_start_20;
wire n3543_166;
wire ff_next_state_0_22;
wire n3514_199;
wire ff_cache_flush_start_22;
wire n3692_33;
wire n3691_38;
wire n3678_36;
wire n3569_189;
wire n3687_30;
wire n3573_173;
wire n3570_164;
wire n3692_35;
wire n1887_15;
wire n3520_107;
wire n3560_149;
wire ff_wait_counter_7_28;
wire n3692_37;
wire n3570_168;
wire ff_cache_vram_wdata_7_28;
wire n3691_40;
wire ff_next_state_5_22;
wire n544_8;
wire n543_8;
wire n542_8;
wire n541_8;
wire n540_8;
wire n539_8;
wire n538_8;
wire n537_8;
wire n536_10;
wire n2733_11;
wire n2732_11;
wire n2735_11;
wire n2734_11;
wire n1887_17;
wire n3520_109;
wire n3515_129;
wire n2250_12;
wire n2740_10;
wire n2740_12;
wire ff_read_pixel_7_15;
wire n2741_10;
wire n2741_12;
wire n2742_10;
wire n2743_10;
wire n2744_10;
wire n2744_12;
wire n2745_10;
wire n2745_12;
wire n2746_10;
wire n2747_10;
wire ff_cache_vram_write_29;
wire ff_font_address_7_10;
wire ff_font_address_15_11;
wire ff_source_7_17;
wire n3532_141;
wire n3688_50;
wire n3692_39;
wire n3678_38;
wire ff_next_state_1_21;
wire n3691_42;
wire n3544_152;
wire ff_maj;
wire ff_eq;
wire ff_dix;
wire ff_diy;
wire ff_start;
wire ff_cache_vram_write;
wire ff_cache_flush_start;
wire ff_cache_vram_valid;
wire ff_count_valid;
wire ff_border_detect_request;
wire ff_read_color;
wire n3361_21_SUM;
wire n3361_24;
wire n3361_22_SUM;
wire n3361_26;
wire n3361_23_SUM;
wire n3361_28;
wire n3361_24_SUM;
wire n3361_30;
wire n3361_25_SUM;
wire n3361_32;
wire n3361_26_SUM;
wire n3361_34;
wire n3361_27_SUM;
wire n3361_36;
wire n3361_28_SUM;
wire n3361_38;
wire n3361_29_SUM;
wire n3361_40;
wire n3362_23_SUM;
wire n3362_26;
wire n3362_24_SUM;
wire n3362_28;
wire n3362_25_SUM;
wire n3362_30;
wire n3362_26_SUM;
wire n3362_32;
wire n3362_27_SUM;
wire n3362_34;
wire n3362_28_SUM;
wire n3362_36;
wire n3362_29_SUM;
wire n3362_38;
wire n3362_30_SUM;
wire n3362_40;
wire n3362_31_SUM;
wire n3362_42;
wire n3362_32_SUM;
wire n3362_44;
wire n3362_33_SUM;
wire n3362_46;
wire n3364_22_SUM;
wire n3364_26;
wire n3364_23_SUM;
wire n3364_28;
wire n3364_24_SUM;
wire n3364_30;
wire n3364_25_SUM;
wire n3364_32;
wire n3364_26_SUM;
wire n3364_34;
wire n3364_27_SUM;
wire n3364_36;
wire n3364_28_SUM;
wire n3364_38;
wire n3364_29_SUM;
wire n3364_40;
wire n3364_30_SUM;
wire n3364_42;
wire n3366_23_SUM;
wire n3366_26;
wire n3366_24_SUM;
wire n3366_28;
wire n3366_25_SUM;
wire n3366_30;
wire n3366_26_SUM;
wire n3366_32;
wire n3366_27_SUM;
wire n3366_34;
wire n3366_28_SUM;
wire n3366_36;
wire n3366_29_SUM;
wire n3366_38;
wire n3366_30_SUM;
wire n3366_40;
wire n3366_31_SUM;
wire n3366_42;
wire n3366_32_SUM;
wire n3366_44;
wire n3366_33_SUM;
wire n3366_46;
wire \w_next_sx[0]_1_1 ;
wire \w_next_sx[1]_1_1 ;
wire \w_next_sx[2]_1_1 ;
wire \w_next_sx[3]_1_1 ;
wire \w_next_sx[4]_1_1 ;
wire \w_next_sx[5]_1_1 ;
wire \w_next_sx[6]_1_1 ;
wire \w_next_sx[7]_1_1 ;
wire \w_next_sx[8]_1_1 ;
wire \w_next_sx[9]_1_0_COUT ;
wire \w_next_sy[0]_1_1 ;
wire \w_next_sy[1]_1_1 ;
wire \w_next_sy[2]_1_1 ;
wire \w_next_sy[3]_1_1 ;
wire \w_next_sy[4]_1_1 ;
wire \w_next_sy[5]_1_1 ;
wire \w_next_sy[6]_1_1 ;
wire \w_next_sy[7]_1_1 ;
wire \w_next_sy[8]_1_1 ;
wire \w_next_sy[9]_1_1 ;
wire \w_next_sy[10]_1_0_COUT ;
wire \w_next_dx[0]_1_1 ;
wire \w_next_dx[1]_1_1 ;
wire \w_next_dx[2]_1_1 ;
wire \w_next_dx[3]_1_1 ;
wire \w_next_dx[4]_1_1 ;
wire \w_next_dx[5]_1_1 ;
wire \w_next_dx[6]_1_1 ;
wire \w_next_dx[7]_1_1 ;
wire \w_next_dx[8]_1_1 ;
wire \w_next_dx[9]_1_0_COUT ;
wire \w_next_dy[0]_1_1 ;
wire \w_next_dy[1]_1_1 ;
wire \w_next_dy[2]_1_1 ;
wire \w_next_dy[3]_1_1 ;
wire \w_next_dy[4]_1_1 ;
wire \w_next_dy[5]_1_1 ;
wire \w_next_dy[6]_1_1 ;
wire \w_next_dy[7]_1_1 ;
wire \w_next_dy[8]_1_1 ;
wire \w_next_dy[9]_1_1 ;
wire \w_next_dy[10]_1_1 ;
wire \w_next_dy[11]_1_0_COUT ;
wire n436_1;
wire n436_2;
wire n435_1;
wire n435_2;
wire n434_1;
wire n434_2;
wire n433_1;
wire n433_2;
wire n432_1;
wire n432_2;
wire n431_1;
wire n431_2;
wire n430_1;
wire n430_2;
wire n429_1;
wire n429_2;
wire n428_1;
wire n428_2;
wire n427_1;
wire n427_2;
wire n426_1;
wire n426_2;
wire n425_1;
wire n425_2;
wire n424_1;
wire n424_2;
wire n423_1;
wire n423_2;
wire n422_1;
wire n422_2;
wire n421_1;
wire n421_2;
wire n420_1;
wire n420_2;
wire n419_1;
wire n419_0_COUT;
wire n627_1;
wire n627_2;
wire n626_1;
wire n626_2;
wire n625_1;
wire n625_2;
wire n624_1;
wire n624_2;
wire n623_1;
wire n623_2;
wire n622_1;
wire n622_2;
wire n621_1;
wire n621_2;
wire n620_1;
wire n620_2;
wire n619_1;
wire n619_2;
wire n618_1;
wire n618_2;
wire n617_1;
wire n617_2;
wire n616_1;
wire n616_2;
wire n615_1;
wire n615_2;
wire n614_1;
wire n614_2;
wire n613_1;
wire n613_2;
wire n612_1;
wire n612_2;
wire n611_1;
wire n611_2;
wire n610_1;
wire n610_2;
wire n609_1;
wire n609_0_COUT;
wire n647_1;
wire n647_2;
wire n646_1;
wire n646_2;
wire n645_1;
wire n645_2;
wire n644_1;
wire n644_2;
wire n643_1;
wire n643_2;
wire n642_1;
wire n642_2;
wire n641_1;
wire n641_2;
wire n640_1;
wire n640_2;
wire n639_1;
wire n639_2;
wire n638_1;
wire n638_2;
wire n637_1;
wire n637_2;
wire n636_1;
wire n636_2;
wire n635_1;
wire n635_2;
wire n634_1;
wire n634_2;
wire n633_1;
wire n633_2;
wire n632_1;
wire n632_2;
wire n631_1;
wire n631_2;
wire n630_1;
wire n630_2;
wire n629_1;
wire n629_0_COUT;
wire n2098_1;
wire n2098_2;
wire n2097_1;
wire n2097_2;
wire n2096_1;
wire n2096_2;
wire n2095_1;
wire n2095_2;
wire n2094_1;
wire n2094_2;
wire n2093_1;
wire n2093_2;
wire n2092_1;
wire n2092_2;
wire n2091_1;
wire n2091_2;
wire n2090_1;
wire n2090_2;
wire n2089_1;
wire n2089_2;
wire n2088_1;
wire n2088_2;
wire n2087_1;
wire n2087_0_COUT;
wire w_next_nyb_0_3;
wire w_next_nyb_1_3;
wire w_next_nyb_2_3;
wire w_next_nyb_3_3;
wire w_next_nyb_4_3;
wire w_next_nyb_5_3;
wire w_next_nyb_6_3;
wire w_next_nyb_7_3;
wire w_next_nyb_8_3;
wire w_next_nyb_9_3;
wire w_next_nyb_10_3;
wire n2193_9;
wire n417_2;
wire n417_3;
wire n416_2;
wire n416_3;
wire n415_2;
wire n415_3;
wire n414_2;
wire n414_3;
wire n413_2;
wire n413_3;
wire n412_2;
wire n412_3;
wire n411_2;
wire n411_3;
wire n410_2;
wire n410_3;
wire n409_2;
wire n409_3;
wire n408_2;
wire n408_3;
wire n407_2;
wire n407_3;
wire n406_2;
wire n406_3;
wire n405_2;
wire n405_3;
wire n404_2;
wire n404_3;
wire n403_2;
wire n403_3;
wire n402_2;
wire n402_3;
wire n401_2;
wire n401_3;
wire n400_2;
wire n400_0_COUT;
wire n1821_2;
wire n1821_3;
wire n1820_2;
wire n1820_3;
wire n1819_2;
wire n1819_3;
wire n1818_2;
wire n1818_3;
wire n1817_2;
wire n1817_3;
wire n1816_2;
wire n1816_3;
wire n1815_2;
wire n1815_3;
wire n1814_2;
wire n1814_3;
wire n1813_2;
wire n1813_3;
wire n1812_2;
wire n1812_3;
wire n1811_2;
wire n1811_0_COUT;
wire n2945_1_SUM;
wire n2945_3;
wire n2946_1_SUM;
wire n2946_3;
wire n2947_1_SUM;
wire n2947_3;
wire n2948_1_SUM;
wire n2948_3;
wire n2949_1_SUM;
wire n2949_3;
wire n2950_1_SUM;
wire n2950_3;
wire n2951_1_SUM;
wire n2951_3;
wire n2952_1_SUM;
wire n2952_3;
wire n2134_3;
wire n2722_9;
wire n2723_9;
wire n3391_15;
wire n3391_17;
wire n3416_15;
wire n3416_17;
wire n3561_88;
wire n3562_82;
wire n3563_82;
wire n3564_82;
wire n3565_82;
wire n3566_82;
wire n3567_82;
wire n3568_82;
wire n3391_19;
wire n3416_19;
wire n3561_90;
wire n748_7;
wire n749_7;
wire n769_7;
wire n770_7;
wire n771_7;
wire n772_7;
wire n773_7;
wire n774_7;
wire n775_7;
wire n776_7;
wire n3669_7;
wire n3670_7;
wire n3671_7;
wire n3672_7;
wire n3673_7;
wire n3674_7;
wire n3675_7;
wire n3676_7;
wire ff_dix_3_4;
wire ff_diy_3_4;
wire w_cache_flush_end;
wire n5388_7;
wire w_cache_vram_rdata_en;
wire [2:0] w_next;
wire [8:0] reg_sx;
wire [17:0] ff_font_address;
wire [18:0] ff_sy;
wire [8:0] reg_dx;
wire [10:0] ff_dy;
wire [10:0] reg_nx;
wire [10:0] ff_ny;
wire [7:0] ff_fore_color;
wire [3:0] ff_logical_opration;
wire [3:0] ff_command;
wire [15:0] reg_vx;
wire [15:0] reg_vy;
wire [8:0] reg_wsx;
wire [10:0] reg_wsy;
wire [8:0] reg_wex;
wire [10:0] reg_wey;
wire [17:0] ff_cache_vram_address;
wire [7:0] ff_cache_vram_wdata;
wire [7:0] ff_source;
wire [7:0] ff_wait_counter;
wire [2:0] ff_bit_count;
wire [5:0] ff_next_state;
wire [1:0] ff_xsel;
wire [7:0] ff_bit_pattern;
wire [17:9] ff_sx;
wire [17:0] ff_sx2;
wire [18:0] ff_sy2;
wire [11:0] ff_nyb;
wire [7:0] ff_color;
wire [8:0] ff_dx;
wire [10:0] ff_nx;
wire [5:0] ff_state;
wire [5:5] ff_wait_count;
wire [7:0] ff_read_byte;
wire [9:0] w_next_sx;
wire [10:0] w_next_sy;
wire [9:0] w_next_dx;
wire [11:0] w_next_dy;
wire [11:0] w_next_nyb;
wire [7:0] w_cache_vram_rdata;
wire VCC;
wire GND;
  LUT3 n2134_s2 (
    .F(n2080_3),
    .I0(reg_nx[1]),
    .I1(ff_ny[0]),
    .I2(n808_4) 
);
defparam n2134_s2.INIT=8'h3A;
  LUT3 n2134_s1 (
    .F(n2110_2),
    .I0(w_next_nyb[0]),
    .I1(n2098_1),
    .I2(w_line_shift) 
);
defparam n2134_s1.INIT=8'hCA;
  LUT3 n3561_s103 (
    .F(n3392_2),
    .I0(reg_text_back_color[7]),
    .I1(ff_fore_color[7]),
    .I2(n3561_90) 
);
defparam n3561_s103.INIT=8'hCA;
  LUT3 n3562_s82 (
    .F(n3393_2),
    .I0(reg_text_back_color[6]),
    .I1(ff_fore_color[6]),
    .I2(n3561_90) 
);
defparam n3562_s82.INIT=8'hCA;
  LUT3 n3563_s82 (
    .F(n3394_2),
    .I0(reg_text_back_color[5]),
    .I1(ff_fore_color[5]),
    .I2(n3561_90) 
);
defparam n3563_s82.INIT=8'hCA;
  LUT3 n3564_s82 (
    .F(n3395_2),
    .I0(reg_text_back_color[4]),
    .I1(ff_fore_color[4]),
    .I2(n3561_90) 
);
defparam n3564_s82.INIT=8'hCA;
  LUT3 n3565_s82 (
    .F(n3396_2),
    .I0(reg_text_back_color[3]),
    .I1(ff_fore_color[3]),
    .I2(n3561_90) 
);
defparam n3565_s82.INIT=8'hCA;
  LUT3 n3566_s82 (
    .F(n3397_2),
    .I0(reg_text_back_color[2]),
    .I1(ff_fore_color[2]),
    .I2(n3561_90) 
);
defparam n3566_s82.INIT=8'hCA;
  LUT3 n3567_s82 (
    .F(n3398_2),
    .I0(reg_text_back_color[1]),
    .I1(ff_fore_color[1]),
    .I2(n3561_90) 
);
defparam n3567_s82.INIT=8'hCA;
  LUT3 n3568_s82 (
    .F(n3399_2),
    .I0(reg_text_back_color[0]),
    .I1(ff_fore_color[0]),
    .I2(n3561_90) 
);
defparam n3568_s82.INIT=8'hCA;
  LUT3 n2722_s6 (
    .F(n2722_6),
    .I0(w_cache_vram_rdata[7]),
    .I1(w_cache_vram_rdata[5]),
    .I2(ff_xsel[0]) 
);
defparam n2722_s6.INIT=8'hCA;
  LUT3 n2722_s7 (
    .F(n2722_7),
    .I0(w_cache_vram_rdata[3]),
    .I1(w_cache_vram_rdata[1]),
    .I2(ff_xsel[0]) 
);
defparam n2722_s7.INIT=8'hCA;
  LUT3 n2723_s6 (
    .F(n2723_6),
    .I0(w_cache_vram_rdata[6]),
    .I1(w_cache_vram_rdata[4]),
    .I2(ff_xsel[0]) 
);
defparam n2723_s6.INIT=8'hCA;
  LUT3 n2723_s7 (
    .F(n2723_7),
    .I0(w_cache_vram_rdata[2]),
    .I1(w_cache_vram_rdata[0]),
    .I2(ff_xsel[0]) 
);
defparam n2723_s7.INIT=8'hCA;
  LUT3 n3561_s94 (
    .F(n3391_10),
    .I0(ff_color[0]),
    .I1(ff_color[1]),
    .I2(ff_bit_count[0]) 
);
defparam n3561_s94.INIT=8'hCA;
  LUT3 n3561_s95 (
    .F(n3391_11),
    .I0(ff_color[2]),
    .I1(ff_color[3]),
    .I2(ff_bit_count[0]) 
);
defparam n3561_s95.INIT=8'hCA;
  LUT3 n3561_s96 (
    .F(n3391_12),
    .I0(ff_color[4]),
    .I1(ff_color[5]),
    .I2(ff_bit_count[0]) 
);
defparam n3561_s96.INIT=8'hCA;
  LUT3 n3561_s97 (
    .F(n3391_13),
    .I0(ff_color[6]),
    .I1(ff_color[7]),
    .I2(ff_bit_count[0]) 
);
defparam n3561_s97.INIT=8'hCA;
  LUT3 n3561_s98 (
    .F(n3416_10),
    .I0(ff_bit_pattern[0]),
    .I1(ff_bit_pattern[1]),
    .I2(ff_bit_count[0]) 
);
defparam n3561_s98.INIT=8'hCA;
  LUT3 n3561_s99 (
    .F(n3416_11),
    .I0(ff_bit_pattern[2]),
    .I1(ff_bit_pattern[3]),
    .I2(ff_bit_count[0]) 
);
defparam n3561_s99.INIT=8'hCA;
  LUT3 n3561_s100 (
    .F(n3416_12),
    .I0(ff_bit_pattern[4]),
    .I1(ff_bit_pattern[5]),
    .I2(ff_bit_count[0]) 
);
defparam n3561_s100.INIT=8'hCA;
  LUT3 n3561_s101 (
    .F(n3416_13),
    .I0(ff_bit_pattern[6]),
    .I1(ff_bit_pattern[7]),
    .I2(ff_bit_count[0]) 
);
defparam n3561_s101.INIT=8'hCA;
  LUT4 w_next_0_s0 (
    .F(w_next[0]),
    .I0(n566_31),
    .I1(reg_screen_mode[3]),
    .I2(ff_command[3]),
    .I3(ff_command[2]) 
);
defparam w_next_0_s0.INIT=16'h8FFF;
  LUT3 n266_s0 (
    .F(n266_3),
    .I0(n266_4),
    .I1(w_register_data[1]),
    .I2(n266_7) 
);
defparam n266_s0.INIT=8'hCA;
  LUT3 n267_s0 (
    .F(n267_3),
    .I0(n267_4),
    .I1(w_register_data[0]),
    .I2(n266_7) 
);
defparam n267_s0.INIT=8'hCA;
  LUT4 n286_s0 (
    .F(n286_3),
    .I0(w_register_data[7]),
    .I1(ff_font_address[15]),
    .I2(n286_4),
    .I3(n4497_8) 
);
defparam n286_s0.INIT=16'hAA3C;
  LUT3 n287_s0 (
    .F(n287_3),
    .I0(n287_4),
    .I1(w_register_data[6]),
    .I2(n4497_8) 
);
defparam n287_s0.INIT=8'hCA;
  LUT4 n288_s0 (
    .F(n288_3),
    .I0(w_register_data[5]),
    .I1(ff_font_address[13]),
    .I2(n288_4),
    .I3(n4497_8) 
);
defparam n288_s0.INIT=16'hAA3C;
  LUT3 n289_s0 (
    .F(n289_3),
    .I0(n289_4),
    .I1(w_register_data[4]),
    .I2(n4497_8) 
);
defparam n289_s0.INIT=8'hCA;
  LUT4 n290_s0 (
    .F(n290_3),
    .I0(w_register_data[3]),
    .I1(ff_font_address[11]),
    .I2(n290_4),
    .I3(n4497_8) 
);
defparam n290_s0.INIT=16'hAA3C;
  LUT3 n291_s0 (
    .F(n291_3),
    .I0(n291_4),
    .I1(w_register_data[2]),
    .I2(n4497_8) 
);
defparam n291_s0.INIT=8'hCA;
  LUT3 n292_s0 (
    .F(n292_3),
    .I0(n292_6),
    .I1(w_register_data[1]),
    .I2(n4497_8) 
);
defparam n292_s0.INIT=8'hCA;
  LUT4 n293_s0 (
    .F(n293_3),
    .I0(w_register_data[0]),
    .I1(ff_font_address[8]),
    .I2(n293_4),
    .I3(n4497_8) 
);
defparam n293_s0.INIT=16'hAA3C;
  LUT4 n312_s0 (
    .F(n312_3),
    .I0(w_register_data[7]),
    .I1(ff_font_address[7]),
    .I2(n312_4),
    .I3(n236_5) 
);
defparam n312_s0.INIT=16'hAA3C;
  LUT3 n313_s0 (
    .F(n313_3),
    .I0(n313_4),
    .I1(w_register_data[6]),
    .I2(n236_5) 
);
defparam n313_s0.INIT=8'hCA;
  LUT3 n314_s0 (
    .F(n314_3),
    .I0(n314_4),
    .I1(w_register_data[5]),
    .I2(n236_5) 
);
defparam n314_s0.INIT=8'hCA;
  LUT4 n315_s0 (
    .F(n315_3),
    .I0(w_register_data[4]),
    .I1(ff_font_address[4]),
    .I2(n315_4),
    .I3(n236_5) 
);
defparam n315_s0.INIT=16'hAA3C;
  LUT3 n316_s0 (
    .F(n316_3),
    .I0(n316_6),
    .I1(w_register_data[3]),
    .I2(n236_5) 
);
defparam n316_s0.INIT=8'hCA;
  LUT4 n317_s0 (
    .F(n317_3),
    .I0(w_register_data[2]),
    .I1(ff_font_address[2]),
    .I2(n317_4),
    .I3(n236_5) 
);
defparam n317_s0.INIT=16'hAA3C;
  LUT4 n318_s0 (
    .F(n318_3),
    .I0(w_register_data[1]),
    .I1(ff_font_address[0]),
    .I2(ff_font_address[1]),
    .I3(n236_5) 
);
defparam n318_s0.INIT=16'hAA3C;
  LUT3 n319_s0 (
    .F(n319_3),
    .I0(ff_font_address[0]),
    .I1(w_register_data[0]),
    .I2(n236_5) 
);
defparam n319_s0.INIT=8'hC5;
  LUT3 n748_s11 (
    .F(n649_4),
    .I0(n610_1),
    .I1(n630_1),
    .I2(n649_5) 
);
defparam n748_s11.INIT=8'hAC;
  LUT3 n749_s8 (
    .F(n650_4),
    .I0(n611_1),
    .I1(n631_1),
    .I2(n649_5) 
);
defparam n749_s8.INIT=8'hAC;
  LUT3 n769_s9 (
    .F(n651_4),
    .I0(n612_1),
    .I1(n632_1),
    .I2(n649_5) 
);
defparam n769_s9.INIT=8'hAC;
  LUT3 n770_s8 (
    .F(n652_4),
    .I0(n613_1),
    .I1(n633_1),
    .I2(n649_5) 
);
defparam n770_s8.INIT=8'hAC;
  LUT3 n771_s8 (
    .F(n653_4),
    .I0(n614_1),
    .I1(n634_1),
    .I2(n649_5) 
);
defparam n771_s8.INIT=8'hAC;
  LUT3 n772_s8 (
    .F(n654_4),
    .I0(n615_1),
    .I1(n635_1),
    .I2(n649_5) 
);
defparam n772_s8.INIT=8'hAC;
  LUT3 n773_s8 (
    .F(n655_4),
    .I0(n616_1),
    .I1(n636_1),
    .I2(n649_5) 
);
defparam n773_s8.INIT=8'hAC;
  LUT3 n774_s8 (
    .F(n656_4),
    .I0(n617_1),
    .I1(n637_1),
    .I2(n649_5) 
);
defparam n774_s8.INIT=8'hAC;
  LUT3 n775_s8 (
    .F(n657_4),
    .I0(n618_1),
    .I1(n638_1),
    .I2(n649_5) 
);
defparam n775_s8.INIT=8'hAC;
  LUT3 n776_s8 (
    .F(n658_4),
    .I0(n619_1),
    .I1(n639_1),
    .I2(n649_5) 
);
defparam n776_s8.INIT=8'hAC;
  LUT4 n747_s2 (
    .F(n747_5),
    .I0(reg_vram256k_mode),
    .I1(w_register_data[2]),
    .I2(n747_6),
    .I3(n747_10) 
);
defparam n747_s2.INIT=16'h440F;
  LUT4 n808_s1 (
    .F(n808_4),
    .I0(ff_command[1]),
    .I1(ff_command[2]),
    .I2(ff_command[3]),
    .I3(ff_command[0]) 
);
defparam n808_s1.INIT=16'h0100;
  LUT3 n966_s0 (
    .F(n966_3),
    .I0(n401_2),
    .I1(reg_sx[8]),
    .I2(ff_start) 
);
defparam n966_s0.INIT=8'hCA;
  LUT3 n967_s0 (
    .F(n967_3),
    .I0(n402_2),
    .I1(reg_sx[7]),
    .I2(ff_start) 
);
defparam n967_s0.INIT=8'hCA;
  LUT3 n968_s0 (
    .F(n968_3),
    .I0(n403_2),
    .I1(reg_sx[6]),
    .I2(ff_start) 
);
defparam n968_s0.INIT=8'hCA;
  LUT3 n969_s0 (
    .F(n969_3),
    .I0(n404_2),
    .I1(reg_sx[5]),
    .I2(ff_start) 
);
defparam n969_s0.INIT=8'hCA;
  LUT3 n970_s0 (
    .F(n970_3),
    .I0(n405_2),
    .I1(reg_sx[4]),
    .I2(ff_start) 
);
defparam n970_s0.INIT=8'hCA;
  LUT3 n971_s0 (
    .F(n971_3),
    .I0(n406_2),
    .I1(reg_sx[3]),
    .I2(ff_start) 
);
defparam n971_s0.INIT=8'hCA;
  LUT3 n972_s0 (
    .F(n972_3),
    .I0(n407_2),
    .I1(reg_sx[2]),
    .I2(ff_start) 
);
defparam n972_s0.INIT=8'hCA;
  LUT3 n973_s0 (
    .F(n973_3),
    .I0(n408_2),
    .I1(reg_sx[1]),
    .I2(ff_start) 
);
defparam n973_s0.INIT=8'hCA;
  LUT3 n974_s0 (
    .F(n974_3),
    .I0(n409_2),
    .I1(reg_sx[0]),
    .I2(ff_start) 
);
defparam n974_s0.INIT=8'hCA;
  LUT3 n983_s0 (
    .F(n983_3),
    .I0(n609_1),
    .I1(n983_4),
    .I2(ff_start) 
);
defparam n983_s0.INIT=8'hCA;
  LUT3 n984_s0 (
    .F(n984_3),
    .I0(n610_1),
    .I1(n984_4),
    .I2(ff_start) 
);
defparam n984_s0.INIT=8'hCA;
  LUT3 n985_s0 (
    .F(n985_3),
    .I0(n611_1),
    .I1(n985_4),
    .I2(ff_start) 
);
defparam n985_s0.INIT=8'hCA;
  LUT3 n986_s0 (
    .F(n986_3),
    .I0(n612_1),
    .I1(n986_4),
    .I2(ff_start) 
);
defparam n986_s0.INIT=8'hCA;
  LUT3 n987_s0 (
    .F(n987_3),
    .I0(n613_1),
    .I1(n987_4),
    .I2(ff_start) 
);
defparam n987_s0.INIT=8'hCA;
  LUT3 n988_s0 (
    .F(n988_3),
    .I0(n614_1),
    .I1(n988_4),
    .I2(ff_start) 
);
defparam n988_s0.INIT=8'hCA;
  LUT3 n989_s0 (
    .F(n989_3),
    .I0(n615_1),
    .I1(n989_4),
    .I2(ff_start) 
);
defparam n989_s0.INIT=8'hCA;
  LUT3 n990_s0 (
    .F(n990_3),
    .I0(n616_1),
    .I1(n990_4),
    .I2(ff_start) 
);
defparam n990_s0.INIT=8'hCA;
  LUT3 n991_s0 (
    .F(n991_3),
    .I0(n617_1),
    .I1(n991_4),
    .I2(ff_start) 
);
defparam n991_s0.INIT=8'hCA;
  LUT3 n992_s0 (
    .F(n992_3),
    .I0(n618_1),
    .I1(n992_4),
    .I2(ff_start) 
);
defparam n992_s0.INIT=8'hCA;
  LUT3 n993_s0 (
    .F(n993_3),
    .I0(n619_1),
    .I1(n993_4),
    .I2(ff_start) 
);
defparam n993_s0.INIT=8'hCA;
  LUT4 n994_s0 (
    .F(n994_3),
    .I0(n808_4),
    .I1(ff_sy[7]),
    .I2(n620_1),
    .I3(ff_start) 
);
defparam n994_s0.INIT=16'h44F0;
  LUT4 n995_s0 (
    .F(n995_3),
    .I0(n808_4),
    .I1(ff_sy[6]),
    .I2(n621_1),
    .I3(ff_start) 
);
defparam n995_s0.INIT=16'h44F0;
  LUT4 n996_s0 (
    .F(n996_3),
    .I0(n808_4),
    .I1(ff_sy[5]),
    .I2(n622_1),
    .I3(ff_start) 
);
defparam n996_s0.INIT=16'h44F0;
  LUT4 n997_s0 (
    .F(n997_3),
    .I0(n808_4),
    .I1(ff_sy[4]),
    .I2(n623_1),
    .I3(ff_start) 
);
defparam n997_s0.INIT=16'h44F0;
  LUT4 n998_s0 (
    .F(n998_3),
    .I0(n808_4),
    .I1(ff_sy[3]),
    .I2(n624_1),
    .I3(ff_start) 
);
defparam n998_s0.INIT=16'h44F0;
  LUT4 n999_s0 (
    .F(n999_3),
    .I0(n808_4),
    .I1(ff_sy[2]),
    .I2(n625_1),
    .I3(ff_start) 
);
defparam n999_s0.INIT=16'h44F0;
  LUT4 n1000_s0 (
    .F(n1000_3),
    .I0(n808_4),
    .I1(ff_sy[1]),
    .I2(n626_1),
    .I3(ff_start) 
);
defparam n1000_s0.INIT=16'h44F0;
  LUT4 n1001_s0 (
    .F(n1001_3),
    .I0(n808_4),
    .I1(ff_sy[0]),
    .I2(n627_1),
    .I3(ff_start) 
);
defparam n1001_s0.INIT=16'h44F0;
  LUT3 n1260_s3 (
    .F(n1260_6),
    .I0(w_next_dx[8]),
    .I1(reg_dx[8]),
    .I2(n1260_7) 
);
defparam n1260_s3.INIT=8'hAC;
  LUT3 n1261_s3 (
    .F(n1261_6),
    .I0(w_next_dx[7]),
    .I1(reg_dx[7]),
    .I2(n1260_7) 
);
defparam n1261_s3.INIT=8'hAC;
  LUT3 n1262_s3 (
    .F(n1262_6),
    .I0(w_next_dx[6]),
    .I1(reg_dx[6]),
    .I2(n1260_7) 
);
defparam n1262_s3.INIT=8'hAC;
  LUT3 n1263_s3 (
    .F(n1263_6),
    .I0(w_next_dx[5]),
    .I1(reg_dx[5]),
    .I2(n1260_7) 
);
defparam n1263_s3.INIT=8'hAC;
  LUT3 n1264_s3 (
    .F(n1264_6),
    .I0(w_next_dx[4]),
    .I1(reg_dx[4]),
    .I2(n1260_7) 
);
defparam n1264_s3.INIT=8'hAC;
  LUT3 n1265_s3 (
    .F(n1265_6),
    .I0(w_next_dx[3]),
    .I1(reg_dx[3]),
    .I2(n1260_7) 
);
defparam n1265_s3.INIT=8'hAC;
  LUT3 n1266_s3 (
    .F(n1266_6),
    .I0(w_next_dx[2]),
    .I1(reg_dx[2]),
    .I2(n1260_7) 
);
defparam n1266_s3.INIT=8'hAC;
  LUT3 n1267_s3 (
    .F(n1267_6),
    .I0(w_next_dx[1]),
    .I1(reg_dx[1]),
    .I2(n1260_7) 
);
defparam n1267_s3.INIT=8'hAC;
  LUT3 n1268_s3 (
    .F(n1268_6),
    .I0(w_next_dx[0]),
    .I1(reg_dx[0]),
    .I2(n1260_7) 
);
defparam n1268_s3.INIT=8'hAC;
  LUT4 w_line_shift_s0 (
    .F(w_line_shift),
    .I0(w_line_shift_4),
    .I1(w_line_shift_5),
    .I2(w_line_shift_6),
    .I3(n2193_9) 
);
defparam w_line_shift_s0.INIT=16'h80FF;
  LUT4 n1411_s3 (
    .F(n1411_6),
    .I0(reg_vram256k_mode),
    .I1(w_register_data[2]),
    .I2(n1411_7),
    .I3(n1411_11) 
);
defparam n1411_s3.INIT=16'h88F0;
  LUT3 n1412_s2 (
    .F(n1412_5),
    .I0(n1412_6),
    .I1(w_register_data[1]),
    .I2(n1411_11) 
);
defparam n1412_s2.INIT=8'hCA;
  LUT3 n1413_s2 (
    .F(n1413_5),
    .I0(n1413_6),
    .I1(w_register_data[0]),
    .I2(n1411_11) 
);
defparam n1413_s2.INIT=8'hCA;
  LUT3 n1425_s2 (
    .F(n1425_5),
    .I0(n1425_6),
    .I1(w_register_data[7]),
    .I2(n1425_9) 
);
defparam n1425_s2.INIT=8'hCA;
  LUT3 n1426_s2 (
    .F(n1426_5),
    .I0(n1426_6),
    .I1(w_register_data[6]),
    .I2(n1425_9) 
);
defparam n1426_s2.INIT=8'hCA;
  LUT3 n1427_s2 (
    .F(n1427_5),
    .I0(n1427_6),
    .I1(w_register_data[5]),
    .I2(n1425_9) 
);
defparam n1427_s2.INIT=8'hCA;
  LUT3 n1428_s2 (
    .F(n1428_5),
    .I0(n1428_6),
    .I1(w_register_data[4]),
    .I2(n1425_9) 
);
defparam n1428_s2.INIT=8'hCA;
  LUT3 n1429_s2 (
    .F(n1429_5),
    .I0(n1429_6),
    .I1(w_register_data[3]),
    .I2(n1425_9) 
);
defparam n1429_s2.INIT=8'hCA;
  LUT3 n1430_s2 (
    .F(n1430_5),
    .I0(n1430_6),
    .I1(w_register_data[2]),
    .I2(n1425_9) 
);
defparam n1430_s2.INIT=8'hCA;
  LUT3 n1431_s2 (
    .F(n1431_5),
    .I0(n1431_6),
    .I1(w_register_data[1]),
    .I2(n1425_9) 
);
defparam n1431_s2.INIT=8'hCA;
  LUT3 n1432_s2 (
    .F(n1432_5),
    .I0(n1432_6),
    .I1(w_register_data[0]),
    .I2(n1425_9) 
);
defparam n1432_s2.INIT=8'hCA;
  LUT3 n1632_s0 (
    .F(n1632_3),
    .I0(ff_nx[10]),
    .I1(w_register_data[2]),
    .I2(n1632_6) 
);
defparam n1632_s0.INIT=8'hCA;
  LUT3 n1633_s0 (
    .F(n1633_3),
    .I0(ff_nx[9]),
    .I1(w_register_data[1]),
    .I2(n1632_6) 
);
defparam n1633_s0.INIT=8'hCA;
  LUT3 n1634_s0 (
    .F(n1634_3),
    .I0(ff_nx[8]),
    .I1(w_register_data[0]),
    .I2(n1632_6) 
);
defparam n1634_s0.INIT=8'hCA;
  LUT3 n1646_s0 (
    .F(n1646_3),
    .I0(ff_nx[7]),
    .I1(w_register_data[7]),
    .I2(n1646_6) 
);
defparam n1646_s0.INIT=8'hCA;
  LUT3 n1647_s0 (
    .F(n1647_3),
    .I0(ff_nx[6]),
    .I1(w_register_data[6]),
    .I2(n1646_6) 
);
defparam n1647_s0.INIT=8'hCA;
  LUT3 n1648_s0 (
    .F(n1648_3),
    .I0(ff_nx[5]),
    .I1(w_register_data[5]),
    .I2(n1646_6) 
);
defparam n1648_s0.INIT=8'hCA;
  LUT3 n1649_s0 (
    .F(n1649_3),
    .I0(ff_nx[4]),
    .I1(w_register_data[4]),
    .I2(n1646_6) 
);
defparam n1649_s0.INIT=8'hCA;
  LUT3 n1650_s0 (
    .F(n1650_3),
    .I0(ff_nx[3]),
    .I1(w_register_data[3]),
    .I2(n1646_6) 
);
defparam n1650_s0.INIT=8'hCA;
  LUT3 n1651_s0 (
    .F(n1651_3),
    .I0(ff_nx[2]),
    .I1(w_register_data[2]),
    .I2(n1646_6) 
);
defparam n1651_s0.INIT=8'hCA;
  LUT3 n1652_s0 (
    .F(n1652_3),
    .I0(ff_nx[1]),
    .I1(w_register_data[1]),
    .I2(n1646_6) 
);
defparam n1652_s0.INIT=8'hCA;
  LUT3 n1653_s0 (
    .F(n1653_3),
    .I0(ff_nx[0]),
    .I1(w_register_data[0]),
    .I2(n1646_6) 
);
defparam n1653_s0.INIT=8'hCA;
  LUT4 n1877_s3 (
    .F(n1877_6),
    .I0(n1877_7),
    .I1(n1877_8),
    .I2(ff_start),
    .I3(n1877_9) 
);
defparam n1877_s3.INIT=16'h888F;
  LUT4 n1878_s3 (
    .F(n1878_6),
    .I0(n1878_7),
    .I1(n1878_8),
    .I2(n1878_9),
    .I3(ff_start) 
);
defparam n1878_s3.INIT=16'hF0EE;
  LUT4 n1879_s3 (
    .F(n1879_6),
    .I0(n1879_7),
    .I1(ff_start),
    .I2(n1879_8),
    .I3(n1879_9) 
);
defparam n1879_s3.INIT=16'h0007;
  LUT4 n1880_s3 (
    .F(n1880_6),
    .I0(n1877_8),
    .I1(reg_nx[7]),
    .I2(n1880_7),
    .I3(n1880_8) 
);
defparam n1880_s3.INIT=16'h007D;
  LUT4 n1881_s3 (
    .F(n1881_6),
    .I0(n1881_7),
    .I1(n1877_8),
    .I2(ff_start),
    .I3(n1881_8) 
);
defparam n1881_s3.INIT=16'h7770;
  LUT4 n1882_s3 (
    .F(n1882_6),
    .I0(n1882_7),
    .I1(ff_start),
    .I2(n1882_8),
    .I3(n1882_9) 
);
defparam n1882_s3.INIT=16'hFFF4;
  LUT2 n1883_s3 (
    .F(n1883_6),
    .I0(n1883_7),
    .I1(n1883_8) 
);
defparam n1883_s3.INIT=4'h4;
  LUT4 n1884_s3 (
    .F(n1884_6),
    .I0(n1884_7),
    .I1(n1877_8),
    .I2(ff_start),
    .I3(n1884_8) 
);
defparam n1884_s3.INIT=16'h7770;
  LUT3 n1885_s3 (
    .F(n1885_6),
    .I0(n1885_11),
    .I1(n1877_8),
    .I2(n1885_8) 
);
defparam n1885_s3.INIT=8'h07;
  LUT4 n1886_s3 (
    .F(n1886_6),
    .I0(n1886_7),
    .I1(n1886_8),
    .I2(n1886_14),
    .I3(ff_start) 
);
defparam n1886_s3.INIT=16'hF0EE;
  LUT4 n1887_s3 (
    .F(n1887_6),
    .I0(ff_start),
    .I1(n1887_15),
    .I2(n1887_8),
    .I3(n1887_13) 
);
defparam n1887_s3.INIT=16'hB0FF;
  LUT4 n2032_s2 (
    .F(n2032_5),
    .I0(reg_vram256k_mode),
    .I1(w_register_data[2]),
    .I2(n2032_6),
    .I3(n2032_10) 
);
defparam n2032_s2.INIT=16'h88F0;
  LUT3 n2033_s2 (
    .F(n2033_5),
    .I0(n2033_6),
    .I1(w_register_data[1]),
    .I2(n2032_10) 
);
defparam n2033_s2.INIT=8'hCA;
  LUT3 n2034_s2 (
    .F(n2034_5),
    .I0(n2034_6),
    .I1(w_register_data[0]),
    .I2(n2032_10) 
);
defparam n2034_s2.INIT=8'hCA;
  LUT3 n2046_s2 (
    .F(n2046_5),
    .I0(n2046_6),
    .I1(w_register_data[7]),
    .I2(n2046_11) 
);
defparam n2046_s2.INIT=8'hCA;
  LUT3 n2047_s2 (
    .F(n2047_5),
    .I0(n2047_6),
    .I1(w_register_data[6]),
    .I2(n2046_11) 
);
defparam n2047_s2.INIT=8'hCA;
  LUT3 n2048_s2 (
    .F(n2048_5),
    .I0(n2048_6),
    .I1(w_register_data[5]),
    .I2(n2046_11) 
);
defparam n2048_s2.INIT=8'hC5;
  LUT3 n2049_s2 (
    .F(n2049_5),
    .I0(n2049_6),
    .I1(w_register_data[4]),
    .I2(n2046_11) 
);
defparam n2049_s2.INIT=8'hC5;
  LUT3 n2050_s2 (
    .F(n2050_5),
    .I0(n2050_6),
    .I1(w_register_data[3]),
    .I2(n2046_11) 
);
defparam n2050_s2.INIT=8'hC5;
  LUT3 n2051_s2 (
    .F(n2051_5),
    .I0(n2051_6),
    .I1(w_register_data[2]),
    .I2(n2046_11) 
);
defparam n2051_s2.INIT=8'hC5;
  LUT3 n2052_s2 (
    .F(n2052_5),
    .I0(n2052_6),
    .I1(w_register_data[1]),
    .I2(n2046_11) 
);
defparam n2052_s2.INIT=8'hCA;
  LUT3 n2053_s2 (
    .F(n2053_5),
    .I0(n2053_6),
    .I1(w_register_data[0]),
    .I2(n2046_11) 
);
defparam n2053_s2.INIT=8'hCA;
  LUT4 n2124_s0 (
    .F(n2124_3),
    .I0(n2124_4),
    .I1(n808_4),
    .I2(n2124_5),
    .I3(ff_start) 
);
defparam n2124_s0.INIT=16'h88F0;
  LUT3 n2125_s0 (
    .F(n2125_3),
    .I0(n2125_4),
    .I1(n2125_5),
    .I2(ff_start) 
);
defparam n2125_s0.INIT=8'hCA;
  LUT3 n2126_s0 (
    .F(n2126_3),
    .I0(n2126_4),
    .I1(n2126_5),
    .I2(ff_start) 
);
defparam n2126_s0.INIT=8'hCA;
  LUT3 n2127_s0 (
    .F(n2127_3),
    .I0(n2127_4),
    .I1(n2127_5),
    .I2(ff_start) 
);
defparam n2127_s0.INIT=8'hCA;
  LUT3 n2128_s0 (
    .F(n2128_3),
    .I0(n2128_4),
    .I1(n2128_5),
    .I2(ff_start) 
);
defparam n2128_s0.INIT=8'hCA;
  LUT3 n2129_s0 (
    .F(n2129_3),
    .I0(n2129_4),
    .I1(n2129_5),
    .I2(ff_start) 
);
defparam n2129_s0.INIT=8'hCA;
  LUT3 n2130_s0 (
    .F(n2130_3),
    .I0(n2130_4),
    .I1(n2130_5),
    .I2(ff_start) 
);
defparam n2130_s0.INIT=8'hCA;
  LUT3 n2131_s0 (
    .F(n2131_3),
    .I0(n2131_4),
    .I1(n2131_5),
    .I2(ff_start) 
);
defparam n2131_s0.INIT=8'hCA;
  LUT3 n2132_s0 (
    .F(n2132_3),
    .I0(n2132_4),
    .I1(n2132_5),
    .I2(ff_start) 
);
defparam n2132_s0.INIT=8'hCA;
  LUT3 n2133_s0 (
    .F(n2133_3),
    .I0(n2133_4),
    .I1(n2133_5),
    .I2(ff_start) 
);
defparam n2133_s0.INIT=8'hCA;
  LUT3 n2219_s0 (
    .F(n2219_3),
    .I0(w_status_color[7]),
    .I1(w_register_data[7]),
    .I2(n2219_6) 
);
defparam n2219_s0.INIT=8'hCA;
  LUT3 n2220_s0 (
    .F(n2220_3),
    .I0(w_status_color[6]),
    .I1(w_register_data[6]),
    .I2(n2219_6) 
);
defparam n2220_s0.INIT=8'hCA;
  LUT3 n2221_s0 (
    .F(n2221_3),
    .I0(w_status_color[5]),
    .I1(w_register_data[5]),
    .I2(n2219_6) 
);
defparam n2221_s0.INIT=8'hCA;
  LUT3 n2222_s0 (
    .F(n2222_3),
    .I0(w_status_color[4]),
    .I1(w_register_data[4]),
    .I2(n2219_6) 
);
defparam n2222_s0.INIT=8'hCA;
  LUT3 n2223_s0 (
    .F(n2223_3),
    .I0(w_status_color[3]),
    .I1(w_register_data[3]),
    .I2(n2219_6) 
);
defparam n2223_s0.INIT=8'hCA;
  LUT3 n2224_s0 (
    .F(n2224_3),
    .I0(w_status_color[2]),
    .I1(w_register_data[2]),
    .I2(n2219_6) 
);
defparam n2224_s0.INIT=8'hCA;
  LUT3 n2225_s0 (
    .F(n2225_3),
    .I0(w_status_color[1]),
    .I1(w_register_data[1]),
    .I2(n2219_6) 
);
defparam n2225_s0.INIT=8'hCA;
  LUT3 n2226_s0 (
    .F(n2226_3),
    .I0(w_status_color[0]),
    .I1(w_register_data[0]),
    .I2(n2219_6) 
);
defparam n2226_s0.INIT=8'hCA;
  LUT4 n3688_s7 (
    .F(n3688_10),
    .I0(n3688_11),
    .I1(n3688_12),
    .I2(n3688_13),
    .I3(n3688_14) 
);
defparam n3688_s7.INIT=16'hBBB0;
  LUT4 n3690_s7 (
    .F(n3690_10),
    .I0(n3690_11),
    .I1(n3690_12),
    .I2(n3690_13),
    .I3(ff_start) 
);
defparam n3690_s7.INIT=16'h4F44;
  LUT4 n3691_s5 (
    .F(n3691_8),
    .I0(n3691_9),
    .I1(n3691_10),
    .I2(n3691_11),
    .I3(n3691_12) 
);
defparam n3691_s5.INIT=16'hFF10;
  LUT4 n3692_s5 (
    .F(n3692_8),
    .I0(n3692_37),
    .I1(n3692_10),
    .I2(n3692_11),
    .I3(n3692_12) 
);
defparam n3692_s5.INIT=16'hFF0E;
  LUT4 n5076_s1 (
    .F(n5076_4),
    .I0(ff_command[3]),
    .I1(n2219_6),
    .I2(n5076_5),
    .I3(n5076_6) 
);
defparam n5076_s1.INIT=16'h0100;
  LUT4 n3514_s149 (
    .F(n3514_183),
    .I0(n3514_184),
    .I1(n3514_185),
    .I2(n3514_186),
    .I3(n3514_187) 
);
defparam n3514_s149.INIT=16'hFF10;
  LUT4 n3515_s101 (
    .F(n3515_107),
    .I0(n3515_108),
    .I1(n3515_109),
    .I2(ff_state[5]),
    .I3(n3515_110) 
);
defparam n3515_s101.INIT=16'h444F;
  LUT3 n3516_s92 (
    .F(n3516_98),
    .I0(n3516_99),
    .I1(ff_state[5]),
    .I2(n3516_100) 
);
defparam n3516_s92.INIT=8'hF1;
  LUT3 n3517_s92 (
    .F(n3517_98),
    .I0(ff_state[5]),
    .I1(n3517_99),
    .I2(n3517_100) 
);
defparam n3517_s92.INIT=8'hF1;
  LUT3 n3518_s92 (
    .F(n3518_98),
    .I0(ff_state[5]),
    .I1(n3518_99),
    .I2(n3518_100) 
);
defparam n3518_s92.INIT=8'hF1;
  LUT3 n3519_s92 (
    .F(n3519_98),
    .I0(n3519_99),
    .I1(n3519_108),
    .I2(n3519_101) 
);
defparam n3519_s92.INIT=8'hE0;
  LUT4 n3520_s92 (
    .F(n3520_98),
    .I0(n3520_99),
    .I1(ff_color[2]),
    .I2(n3520_100),
    .I3(n3520_101) 
);
defparam n3520_s92.INIT=16'hFFF8;
  LUT3 n3521_s93 (
    .F(n3521_99),
    .I0(n3521_114),
    .I1(n3521_101),
    .I2(ff_state[4]) 
);
defparam n3521_s93.INIT=8'hCA;
  LUT3 n3522_s93 (
    .F(n3522_99),
    .I0(n3522_110),
    .I1(n3522_101),
    .I2(ff_state[4]) 
);
defparam n3522_s93.INIT=8'hCA;
  LUT4 n3526_s126 (
    .F(n3526_174),
    .I0(n3526_175),
    .I1(n3526_176),
    .I2(n3526_177),
    .I3(ff_start) 
);
defparam n3526_s126.INIT=16'hB0BB;
  LUT4 n3532_s116 (
    .F(n3532_132),
    .I0(n3532_133),
    .I1(n3532_134),
    .I2(ff_wait_counter[7]),
    .I3(n3532_141) 
);
defparam n3532_s116.INIT=16'h7077;
  LUT4 n3533_s105 (
    .F(n3533_123),
    .I0(n3532_141),
    .I1(n3533_124),
    .I2(n3533_127),
    .I3(ff_wait_counter[6]) 
);
defparam n3533_s105.INIT=16'hBAC0;
  LUT4 n3534_s104 (
    .F(n3534_120),
    .I0(n3532_134),
    .I1(n3534_121),
    .I2(ff_wait_counter[5]),
    .I3(n3532_141) 
);
defparam n3534_s104.INIT=16'hD0DD;
  LUT4 n3535_s105 (
    .F(n3535_123),
    .I0(n3532_141),
    .I1(n3535_124),
    .I2(n3533_127),
    .I3(ff_wait_counter[4]) 
);
defparam n3535_s105.INIT=16'hBAC0;
  LUT4 n3536_s105 (
    .F(n3536_123),
    .I0(n3532_141),
    .I1(n3536_126),
    .I2(n3533_127),
    .I3(ff_wait_counter[3]) 
);
defparam n3536_s105.INIT=16'hBAC0;
  LUT4 n3537_s105 (
    .F(n3537_123),
    .I0(n3532_141),
    .I1(n3537_124),
    .I2(n3533_127),
    .I3(ff_wait_counter[2]) 
);
defparam n3537_s105.INIT=16'hBAC0;
  LUT4 n3538_s106 (
    .F(n3538_124),
    .I0(n3532_141),
    .I1(ff_wait_counter[0]),
    .I2(n3533_127),
    .I3(ff_wait_counter[1]) 
);
defparam n3538_s106.INIT=16'hCF15;
  LUT3 n3539_s106 (
    .F(n3539_124),
    .I0(n3532_141),
    .I1(n3533_127),
    .I2(ff_wait_counter[0]) 
);
defparam n3539_s106.INIT=8'h35;
  LUT3 n3543_s152 (
    .F(n3543_156),
    .I0(n3543_157),
    .I1(n3543_158),
    .I2(n3543_166) 
);
defparam n3543_s152.INIT=8'hCA;
  LUT3 n3544_s136 (
    .F(n3544_140),
    .I0(n3544_141),
    .I1(n3544_142),
    .I2(n3544_152) 
);
defparam n3544_s136.INIT=8'hC5;
  LUT3 n3545_s136 (
    .F(n3545_140),
    .I0(n3545_141),
    .I1(n3545_142),
    .I2(n3544_152) 
);
defparam n3545_s136.INIT=8'h3A;
  LUT3 n3546_s136 (
    .F(n3546_140),
    .I0(n3546_141),
    .I1(n3546_142),
    .I2(n3544_152) 
);
defparam n3546_s136.INIT=8'h3A;
  LUT3 n3547_s136 (
    .F(n3547_140),
    .I0(n3547_141),
    .I1(n3547_142),
    .I2(n3544_152) 
);
defparam n3547_s136.INIT=8'h3A;
  LUT3 n3548_s136 (
    .F(n3548_140),
    .I0(n3548_141),
    .I1(n3548_142),
    .I2(n3544_152) 
);
defparam n3548_s136.INIT=8'h3A;
  LUT3 n3549_s136 (
    .F(n3549_140),
    .I0(n3549_141),
    .I1(n3549_142),
    .I2(n3544_152) 
);
defparam n3549_s136.INIT=8'h3A;
  LUT3 n3550_s136 (
    .F(n3550_140),
    .I0(n3550_141),
    .I1(n3550_142),
    .I2(n3544_152) 
);
defparam n3550_s136.INIT=8'h3A;
  LUT3 n3551_s136 (
    .F(n3551_140),
    .I0(n3551_141),
    .I1(n3551_142),
    .I2(n3544_152) 
);
defparam n3551_s136.INIT=8'h3A;
  LUT3 n3552_s136 (
    .F(n3552_140),
    .I0(n3552_141),
    .I1(n3552_142),
    .I2(n3544_152) 
);
defparam n3552_s136.INIT=8'h3A;
  LUT3 n3553_s136 (
    .F(n3553_140),
    .I0(n3553_141),
    .I1(n3553_142),
    .I2(n3543_166) 
);
defparam n3553_s136.INIT=8'h35;
  LUT3 n3554_s136 (
    .F(n3554_140),
    .I0(n3554_141),
    .I1(n3554_142),
    .I2(n3543_166) 
);
defparam n3554_s136.INIT=8'hCA;
  LUT4 n3555_s136 (
    .F(n3555_140),
    .I0(n3543_164),
    .I1(ff_font_address[5]),
    .I2(n3555_142),
    .I3(n3555_143) 
);
defparam n3555_s136.INIT=16'h000D;
  LUT4 n3556_s136 (
    .F(n3556_140),
    .I0(n3543_164),
    .I1(ff_font_address[4]),
    .I2(n3556_141),
    .I3(n3556_142) 
);
defparam n3556_s136.INIT=16'h000D;
  LUT4 n3557_s136 (
    .F(n3557_140),
    .I0(n3543_164),
    .I1(ff_font_address[3]),
    .I2(n3557_141),
    .I3(n3557_142) 
);
defparam n3557_s136.INIT=16'h000D;
  LUT4 n3558_s136 (
    .F(n3558_140),
    .I0(n3543_164),
    .I1(ff_font_address[2]),
    .I2(n3558_141),
    .I3(n3558_142) 
);
defparam n3558_s136.INIT=16'h000D;
  LUT4 n3559_s136 (
    .F(n3559_140),
    .I0(n3543_164),
    .I1(ff_font_address[1]),
    .I2(n3559_141),
    .I3(n3559_142) 
);
defparam n3559_s136.INIT=16'h000D;
  LUT4 n3560_s136 (
    .F(n3560_140),
    .I0(n3560_149),
    .I1(n3543_166),
    .I2(n3560_142),
    .I3(n3560_143) 
);
defparam n3560_s136.INIT=16'h00F1;
  LUT3 n3669_s9 (
    .F(n3561_93),
    .I0(ff_color[7]),
    .I1(w_status_color[7]),
    .I2(ff_state[4]) 
);
defparam n3669_s9.INIT=8'hCA;
  LUT3 n3670_s8 (
    .F(n3562_85),
    .I0(ff_color[6]),
    .I1(w_status_color[6]),
    .I2(ff_state[4]) 
);
defparam n3670_s8.INIT=8'hCA;
  LUT3 n3671_s8 (
    .F(n3563_85),
    .I0(ff_color[5]),
    .I1(w_status_color[5]),
    .I2(ff_state[4]) 
);
defparam n3671_s8.INIT=8'hCA;
  LUT3 n3672_s8 (
    .F(n3564_85),
    .I0(ff_color[4]),
    .I1(w_status_color[4]),
    .I2(ff_state[4]) 
);
defparam n3672_s8.INIT=8'hCA;
  LUT3 n3673_s8 (
    .F(n3565_85),
    .I0(ff_color[3]),
    .I1(w_status_color[3]),
    .I2(ff_state[4]) 
);
defparam n3673_s8.INIT=8'hCA;
  LUT3 n3674_s8 (
    .F(n3566_85),
    .I0(ff_color[2]),
    .I1(w_status_color[2]),
    .I2(ff_state[4]) 
);
defparam n3674_s8.INIT=8'hCA;
  LUT3 n3675_s8 (
    .F(n3567_85),
    .I0(ff_color[1]),
    .I1(w_status_color[1]),
    .I2(ff_state[4]) 
);
defparam n3675_s8.INIT=8'hCA;
  LUT3 n3676_s8 (
    .F(n3568_85),
    .I0(ff_color[0]),
    .I1(w_status_color[0]),
    .I2(ff_state[4]) 
);
defparam n3676_s8.INIT=8'hCA;
  LUT3 n3571_s128 (
    .F(n3571_156),
    .I0(n3571_157),
    .I1(ff_state[3]),
    .I2(n3571_158) 
);
defparam n3571_s128.INIT=8'hF4;
  LUT4 n3572_s123 (
    .F(n3572_147),
    .I0(n3572_148),
    .I1(n3572_149),
    .I2(ff_state[2]),
    .I3(ff_state[5]) 
);
defparam n3572_s123.INIT=16'hF011;
  LUT4 n3573_s135 (
    .F(n3573_165),
    .I0(n3573_166),
    .I1(ff_state[2]),
    .I2(n3573_167),
    .I3(n3573_168) 
);
defparam n3573_s135.INIT=16'hBB0F;
  LUT4 n3574_s137 (
    .F(n3574_163),
    .I0(n3574_164),
    .I1(ff_state[3]),
    .I2(n3574_169),
    .I3(ff_state[5]) 
);
defparam n3574_s137.INIT=16'h0C05;
  LUT3 n3575_s110 (
    .F(n3575_114),
    .I0(n3575_115),
    .I1(ff_dx[1]),
    .I2(n3575_116) 
);
defparam n3575_s110.INIT=8'hAC;
  LUT3 n3576_s104 (
    .F(n3576_108),
    .I0(n3576_109),
    .I1(ff_dx[0]),
    .I2(n3575_116) 
);
defparam n3576_s104.INIT=8'hAC;
  LUT4 ff_bit_pattern_7_s2 (
    .F(ff_bit_pattern_7_6),
    .I0(ff_bit_pattern_7_7),
    .I1(ff_bit_pattern_7_8),
    .I2(n3514_186),
    .I3(ff_bit_pattern_7_9) 
);
defparam ff_bit_pattern_7_s2.INIT=16'h8000;
  LUT4 ff_font_address_17_s3 (
    .F(ff_font_address_17_7),
    .I0(ff_font_address_17_11),
    .I1(n266_7),
    .I2(n4497_8),
    .I3(n236_5) 
);
defparam ff_font_address_17_s3.INIT=16'h000E;
  LUT3 ff_sx2_17_s3 (
    .F(ff_sx2_17_8),
    .I0(n649_5),
    .I1(ff_start),
    .I2(ff_nyb_11_8) 
);
defparam ff_sx2_17_s3.INIT=8'hE0;
  LUT4 reg_nx_10_s4 (
    .F(reg_nx_10_8),
    .I0(reg_nx_10_9),
    .I1(ff_count_valid),
    .I2(n1632_6),
    .I3(n1646_6) 
);
defparam reg_nx_10_s4.INIT=16'h00F8;
  LUT4 reg_nx_7_s3 (
    .F(reg_nx_7_8),
    .I0(n1632_6),
    .I1(reg_nx_10_9),
    .I2(ff_count_valid),
    .I3(n1646_6) 
);
defparam reg_nx_7_s3.INIT=16'hFF40;
  LUT3 ff_nyb_11_s3 (
    .F(ff_nyb_11_8),
    .I0(n808_4),
    .I1(ff_sx_17_9),
    .I2(ff_start) 
);
defparam ff_nyb_11_s3.INIT=8'hF4;
  LUT2 ff_color_7_s3 (
    .F(ff_color_7_8),
    .I0(n2219_6),
    .I1(ff_color_7_11) 
);
defparam ff_color_7_s3.INIT=4'hE;
  LUT4 ff_transfer_ready_s3 (
    .F(ff_transfer_ready_6),
    .I0(n5076_5),
    .I1(n5076_6),
    .I2(ff_color_7_8),
    .I3(ff_read_color_10) 
);
defparam ff_transfer_ready_s3.INIT=16'hFFFE;
  LUT2 ff_command_execute_s3 (
    .F(ff_command_execute_6),
    .I0(ff_start),
    .I1(w_cache_flush_end) 
);
defparam ff_command_execute_s3.INIT=4'hE;
  LUT3 ff_bit_count_2_s4 (
    .F(ff_bit_count_2_8),
    .I0(ff_bit_count_2_13),
    .I1(n3543_164),
    .I2(ff_bit_pattern_7_9) 
);
defparam ff_bit_count_2_s4.INIT=8'hE0;
  LUT4 n3678_s3 (
    .F(n3678_8),
    .I0(n3678_38),
    .I1(n3678_12),
    .I2(ff_cache_vram_valid),
    .I3(ff_start) 
);
defparam n3678_s3.INIT=16'hFF0B;
  LUT3 ff_sy_18_s5 (
    .F(ff_sy_18_9),
    .I0(ff_sy_18_10),
    .I1(n747_10),
    .I2(n266_7) 
);
defparam ff_sy_18_s5.INIT=8'h0E;
  LUT3 ff_dy_9_s4 (
    .F(ff_dy_10_8),
    .I0(ff_dy_9_9),
    .I1(n1411_11),
    .I2(n1425_9) 
);
defparam ff_dy_9_s4.INIT=8'h0E;
  LUT4 ff_ny_10_s4 (
    .F(ff_ny_10_8),
    .I0(ff_ny_10_9),
    .I1(n2046_11),
    .I2(ff_ny_10_10),
    .I3(n2032_10) 
);
defparam ff_ny_10_s4.INIT=16'hFF01;
  LUT4 ff_source_7_s3 (
    .F(ff_source_7_7),
    .I0(ff_source_7_8),
    .I1(ff_source_7_17),
    .I2(ff_start),
    .I3(ff_reset_n2_1) 
);
defparam ff_source_7_s3.INIT=16'hF400;
  LUT3 ff_sy_15_s3 (
    .F(ff_sy_15_8),
    .I0(n747_10),
    .I1(ff_sy_18_10),
    .I2(n266_7) 
);
defparam ff_sy_15_s3.INIT=8'hF4;
  LUT4 ff_dx_8_s3 (
    .F(ff_dx_8_8),
    .I0(w_line_shift),
    .I1(ff_dx_8_9),
    .I2(ff_maj),
    .I3(ff_sx_17_11) 
);
defparam ff_dx_8_s3.INIT=16'hBF00;
  LUT3 ff_dy_7_s3 (
    .F(ff_dy_7_8),
    .I0(n1411_11),
    .I1(ff_dy_9_9),
    .I2(n1425_9) 
);
defparam ff_dy_7_s3.INIT=8'hF4;
  LUT4 ff_ny_7_s3 (
    .F(ff_ny_7_8),
    .I0(n2032_10),
    .I1(ff_ny_10_9),
    .I2(ff_ny_10_10),
    .I3(n2046_11) 
);
defparam ff_ny_7_s3.INIT=16'hFF01;
  LUT3 ff_nx_10_s4 (
    .F(ff_nx_10_9),
    .I0(ff_nx_10_10),
    .I1(ff_nx_10_11),
    .I2(ff_start) 
);
defparam ff_nx_10_s4.INIT=8'hF4;
  LUT4 ff_cache_vram_wdata_7_s8 (
    .F(ff_cache_vram_wdata_7_12),
    .I0(ff_cache_vram_wdata_7_13),
    .I1(ff_state[5]),
    .I2(ff_cache_vram_wdata_7_26),
    .I3(ff_cache_vram_wdata_7_15) 
);
defparam ff_cache_vram_wdata_7_s8.INIT=16'h1F00;
  LUT4 ff_state_5_s6 (
    .F(ff_state_2_12),
    .I0(ff_state_5_12),
    .I1(ff_state_5_19),
    .I2(ff_state_5_14),
    .I3(ff_start) 
);
defparam ff_state_5_s6.INIT=16'hFF10;
  LUT3 ff_state_0_s6 (
    .F(ff_state_0_11),
    .I0(ff_state_5_12),
    .I1(ff_state_0_12),
    .I2(ff_start) 
);
defparam ff_state_0_s6.INIT=8'hF4;
  LUT4 ff_cache_flush_start_s6 (
    .F(ff_cache_flush_start_11),
    .I0(ff_cache_vram_valid),
    .I1(ff_cache_flush_start_20),
    .I2(ff_cache_flush_start_13),
    .I3(ff_start) 
);
defparam ff_cache_flush_start_s6.INIT=16'hFF01;
  LUT3 ff_wait_count_5_s7 (
    .F(ff_wait_count_5_12),
    .I0(ff_wait_count_5_13),
    .I1(ff_wait_count_5_14),
    .I2(ff_start) 
);
defparam ff_wait_count_5_s7.INIT=8'hF4;
  LUT4 ff_wait_counter_7_s10 (
    .F(ff_wait_counter_7_14),
    .I0(ff_wait_counter_7_15),
    .I1(ff_wait_counter_7_28),
    .I2(ff_wait_counter_7_17),
    .I3(ff_bit_pattern_7_9) 
);
defparam ff_wait_counter_7_s10.INIT=16'h0B00;
  LUT2 ff_next_state_2_s9 (
    .F(ff_next_state_2_13),
    .I0(ff_next_state_2_14),
    .I1(ff_next_state_2_23) 
);
defparam ff_next_state_2_s9.INIT=4'h4;
  LUT4 ff_next_state_1_s10 (
    .F(ff_next_state_1_14),
    .I0(ff_next_state_2_14),
    .I1(ff_next_state_1_21),
    .I2(ff_next_state_2_23),
    .I3(ff_next_state_1_16) 
);
defparam ff_next_state_1_s10.INIT=16'h1000;
  LUT2 ff_next_state_5_s13 (
    .F(ff_next_state_5_17),
    .I0(ff_next_state_2_23),
    .I1(ff_next_state_1_16) 
);
defparam ff_next_state_5_s13.INIT=4'h8;
  LUT4 ff_count_valid_s10 (
    .F(ff_count_valid_15),
    .I0(ff_count_valid_16),
    .I1(ff_count_valid_17),
    .I2(ff_count_valid_18),
    .I3(ff_start) 
);
defparam ff_count_valid_s10.INIT=16'hFF10;
  LUT4 ff_next_state_5_s14 (
    .F(ff_next_state_5_19),
    .I0(n3560_149),
    .I1(ff_next_state_5_22),
    .I2(ff_next_state_2_23),
    .I3(ff_next_state_1_16) 
);
defparam ff_next_state_5_s14.INIT=16'h7000;
  LUT4 ff_next_state_0_s12 (
    .F(ff_next_state_0_16),
    .I0(ff_next_state_1_21),
    .I1(ff_next_state_0_17),
    .I2(ff_next_state_1_16),
    .I3(ff_next_state_2_23) 
);
defparam ff_next_state_0_s12.INIT=16'h1000;
  LUT4 ff_cache_vram_valid_s11 (
    .F(ff_cache_vram_valid_16),
    .I0(ff_cache_vram_valid_17),
    .I1(ff_cache_vram_valid_18),
    .I2(ff_start),
    .I3(n5388_7) 
);
defparam ff_cache_vram_valid_s11.INIT=16'hF4FF;
  LUT4 ff_cache_vram_write_s14 (
    .F(ff_cache_vram_write_18),
    .I0(ff_cache_vram_write_19),
    .I1(ff_cache_vram_write_20),
    .I2(ff_cache_vram_write_21),
    .I3(ff_cache_vram_write_29) 
);
defparam ff_cache_vram_write_s14.INIT=16'h4F00;
  LUT4 n3570_s126 (
    .F(n3570_154),
    .I0(n3570_164),
    .I1(n3570_168),
    .I2(n3570_162),
    .I3(n3570_158) 
);
defparam n3570_s126.INIT=16'h40FF;
  LUT4 n2739_s2 (
    .F(n2739_7),
    .I0(n2739_8),
    .I1(n2723_9),
    .I2(ff_start),
    .I3(n2739_9) 
);
defparam n2739_s2.INIT=16'h0C0A;
  LUT4 n2738_s2 (
    .F(n2738_7),
    .I0(n2738_8),
    .I1(n2722_9),
    .I2(ff_start),
    .I3(n2739_9) 
);
defparam n2738_s2.INIT=16'h0C0A;
  LUT4 n2737_s2 (
    .F(n2737_7),
    .I0(n2739_9),
    .I1(n2745_12),
    .I2(n2741_12),
    .I3(n2737_8) 
);
defparam n2737_s2.INIT=16'hF044;
  LUT4 n2736_s2 (
    .F(n2736_7),
    .I0(n2739_9),
    .I1(n2744_12),
    .I2(n2740_12),
    .I3(n2737_8) 
);
defparam n2736_s2.INIT=16'hF044;
  LUT3 n2305_s4 (
    .F(n2305_9),
    .I0(n2305_10),
    .I1(n5076_5),
    .I2(n2219_6) 
);
defparam n2305_s4.INIT=8'h0D;
  LUT4 n2123_s2 (
    .F(n2123_7),
    .I0(n2087_1),
    .I1(w_next_nyb[11]),
    .I2(ff_start),
    .I3(w_line_shift) 
);
defparam n2123_s2.INIT=16'h0A0C;
  LUT2 n982_s2 (
    .F(n982_7),
    .I0(ff_start),
    .I1(n417_2) 
);
defparam n982_s2.INIT=4'h4;
  LUT2 n981_s2 (
    .F(n981_7),
    .I0(ff_start),
    .I1(n416_2) 
);
defparam n981_s2.INIT=4'h4;
  LUT2 n980_s2 (
    .F(n980_7),
    .I0(ff_start),
    .I1(n415_2) 
);
defparam n980_s2.INIT=4'h4;
  LUT2 n979_s2 (
    .F(n979_7),
    .I0(ff_start),
    .I1(n414_2) 
);
defparam n979_s2.INIT=4'h4;
  LUT2 n978_s2 (
    .F(n978_7),
    .I0(ff_start),
    .I1(n413_2) 
);
defparam n978_s2.INIT=4'h4;
  LUT2 n977_s2 (
    .F(n977_7),
    .I0(ff_start),
    .I1(n412_2) 
);
defparam n977_s2.INIT=4'h4;
  LUT2 n976_s2 (
    .F(n976_7),
    .I0(ff_start),
    .I1(n411_2) 
);
defparam n976_s2.INIT=4'h4;
  LUT2 n975_s2 (
    .F(n975_7),
    .I0(ff_start),
    .I1(n410_2) 
);
defparam n975_s2.INIT=4'h4;
  LUT2 n965_s2 (
    .F(n965_7),
    .I0(ff_start),
    .I1(n400_2) 
);
defparam n965_s2.INIT=4'h4;
  LUT4 n552_s2 (
    .F(n552_7),
    .I0(n417_2),
    .I1(n436_1),
    .I2(n649_5),
    .I3(n536_6) 
);
defparam n552_s2.INIT=16'hAC00;
  LUT4 n551_s2 (
    .F(n551_7),
    .I0(n416_2),
    .I1(n435_1),
    .I2(n649_5),
    .I3(n536_6) 
);
defparam n551_s2.INIT=16'hAC00;
  LUT4 n550_s2 (
    .F(n550_7),
    .I0(n415_2),
    .I1(n434_1),
    .I2(n649_5),
    .I3(n536_6) 
);
defparam n550_s2.INIT=16'hAC00;
  LUT4 n549_s2 (
    .F(n549_7),
    .I0(n414_2),
    .I1(n433_1),
    .I2(n649_5),
    .I3(n536_6) 
);
defparam n549_s2.INIT=16'hAC00;
  LUT4 n548_s2 (
    .F(n548_7),
    .I0(n413_2),
    .I1(n432_1),
    .I2(n649_5),
    .I3(n536_6) 
);
defparam n548_s2.INIT=16'hAC00;
  LUT4 n547_s2 (
    .F(n547_7),
    .I0(n412_2),
    .I1(n431_1),
    .I2(n649_5),
    .I3(n536_6) 
);
defparam n547_s2.INIT=16'hAC00;
  LUT4 n546_s2 (
    .F(n546_7),
    .I0(n411_2),
    .I1(n430_1),
    .I2(n649_5),
    .I3(n536_6) 
);
defparam n546_s2.INIT=16'hAC00;
  LUT4 n545_s2 (
    .F(n545_7),
    .I0(n410_2),
    .I1(n429_1),
    .I2(n649_5),
    .I3(n536_6) 
);
defparam n545_s2.INIT=16'hAC00;
  LUT3 n535_s2 (
    .F(n535_7),
    .I0(n535_8),
    .I1(n535_9),
    .I2(ff_start) 
);
defparam n535_s2.INIT=8'h0E;
  LUT4 n3687_s8 (
    .F(n3687_13),
    .I0(n3687_14),
    .I1(n3687_15),
    .I2(n3687_16),
    .I3(ff_start) 
);
defparam n3687_s8.INIT=16'h000D;
  LUT4 n3683_s8 (
    .F(n3683_13),
    .I0(ff_wait_count[5]),
    .I1(n3683_19),
    .I2(n3683_15),
    .I3(ff_start) 
);
defparam n3683_s8.INIT=16'h00BF;
  LUT4 n3680_s12 (
    .F(n3680_17),
    .I0(ff_cache_vram_valid),
    .I1(ff_start),
    .I2(n3680_18),
    .I3(n3680_19) 
);
defparam n3680_s12.INIT=16'h0001;
  LUT4 n3679_s7 (
    .F(n3679_12),
    .I0(n3679_13),
    .I1(n3679_14),
    .I2(ff_state[5]),
    .I3(ff_start) 
);
defparam n3679_s7.INIT=16'h00EF;
  LUT4 n3678_s4 (
    .F(n3678_10),
    .I0(ff_eq),
    .I1(n3678_13),
    .I2(ff_state[4]),
    .I3(n3676_10) 
);
defparam n3678_s4.INIT=16'hF800;
  LUT4 n3677_s11 (
    .F(n3677_16),
    .I0(n3677_17),
    .I1(n3677_18),
    .I2(ff_start),
    .I3(ff_state[5]) 
);
defparam n3677_s11.INIT=16'h030A;
  LUT4 n784_s4 (
    .F(n784_9),
    .I0(n627_1),
    .I1(n647_1),
    .I2(n649_5),
    .I3(n776_10) 
);
defparam n784_s4.INIT=16'hAC00;
  LUT4 n783_s4 (
    .F(n783_9),
    .I0(n626_1),
    .I1(n646_1),
    .I2(n649_5),
    .I3(n776_10) 
);
defparam n783_s4.INIT=16'hAC00;
  LUT4 n782_s4 (
    .F(n782_9),
    .I0(n625_1),
    .I1(n645_1),
    .I2(n649_5),
    .I3(n776_10) 
);
defparam n782_s4.INIT=16'hAC00;
  LUT4 n781_s4 (
    .F(n781_9),
    .I0(n624_1),
    .I1(n644_1),
    .I2(n649_5),
    .I3(n776_10) 
);
defparam n781_s4.INIT=16'hAC00;
  LUT4 n780_s4 (
    .F(n780_9),
    .I0(n623_1),
    .I1(n643_1),
    .I2(n649_5),
    .I3(n776_10) 
);
defparam n780_s4.INIT=16'hAC00;
  LUT4 n779_s4 (
    .F(n779_9),
    .I0(n622_1),
    .I1(n642_1),
    .I2(n649_5),
    .I3(n776_10) 
);
defparam n779_s4.INIT=16'hAC00;
  LUT4 n778_s4 (
    .F(n778_9),
    .I0(n621_1),
    .I1(n641_1),
    .I2(n649_5),
    .I3(n776_10) 
);
defparam n778_s4.INIT=16'hAC00;
  LUT4 n777_s4 (
    .F(n777_9),
    .I0(n620_1),
    .I1(n640_1),
    .I2(n649_5),
    .I3(n776_10) 
);
defparam n777_s4.INIT=16'hAC00;
  LUT4 n3569_s151 (
    .F(n3569_181),
    .I0(n3569_182),
    .I1(n3569_183),
    .I2(n3569_184),
    .I3(n3569_185) 
);
defparam n3569_s151.INIT=16'hF4FF;
  LUT2 n3542_s78 (
    .F(n3542_84),
    .I0(ff_bit_count[0]),
    .I1(ff_state[5]) 
);
defparam n3542_s78.INIT=4'h7;
  LUT3 n3541_s78 (
    .F(n3541_84),
    .I0(ff_bit_count[0]),
    .I1(ff_bit_count[1]),
    .I2(ff_state[5]) 
);
defparam n3541_s78.INIT=8'h9F;
  LUT4 n3540_s80 (
    .F(n3540_86),
    .I0(ff_bit_count[0]),
    .I1(ff_bit_count[1]),
    .I2(ff_bit_count[2]),
    .I3(ff_state[5]) 
);
defparam n3540_s80.INIT=16'hE1FF;
  LUT4 ff_xsel_1_s11 (
    .F(ff_xsel_1_15),
    .I0(ff_xsel_1_16),
    .I1(ff_next_state_1_21),
    .I2(ff_xsel_1_17),
    .I3(ff_bit_pattern_7_9) 
);
defparam ff_xsel_1_s11.INIT=16'h0100;
  LUT2 ff_cache_vram_address_17_s18 (
    .F(ff_cache_vram_address_17_22),
    .I0(ff_cache_vram_address_17_23),
    .I1(ff_cache_vram_write_29) 
);
defparam ff_cache_vram_address_17_s18.INIT=4'h8;
  LUT4 ff_border_detect_s3 (
    .F(ff_border_detect_6),
    .I0(ff_border_detect_9),
    .I1(n1232_20),
    .I2(ff_border_detect_request),
    .I3(w_cache_flush_end) 
);
defparam ff_border_detect_s3.INIT=16'hF088;
  LUT4 ff_state_3_s8 (
    .F(ff_state_3_13),
    .I0(ff_state_5_12),
    .I1(ff_state_5_14),
    .I2(ff_state_3_14),
    .I3(ff_start) 
);
defparam ff_state_3_s8.INIT=16'hFF40;
  LUT3 n748_s10 (
    .F(n748_9),
    .I0(w_next_sy[9]),
    .I1(w_register_data[1]),
    .I2(n747_10) 
);
defparam n748_s10.INIT=8'hCA;
  LUT2 n748_s7 (
    .F(n749_10),
    .I0(n747_10),
    .I1(n748_14) 
);
defparam n748_s7.INIT=4'h4;
  LUT3 n749_s7 (
    .F(n749_9),
    .I0(w_next_sy[8]),
    .I1(w_register_data[0]),
    .I2(n747_10) 
);
defparam n749_s7.INIT=8'hCA;
  LUT3 n769_s8 (
    .F(n769_9),
    .I0(w_next_sy[7]),
    .I1(w_register_data[7]),
    .I2(n266_7) 
);
defparam n769_s8.INIT=8'hCA;
  LUT2 n769_s7 (
    .F(n776_10),
    .I0(n266_7),
    .I1(n748_14) 
);
defparam n769_s7.INIT=4'h4;
  LUT3 n770_s7 (
    .F(n770_9),
    .I0(w_next_sy[6]),
    .I1(w_register_data[6]),
    .I2(n266_7) 
);
defparam n770_s7.INIT=8'hCA;
  LUT3 n771_s7 (
    .F(n771_9),
    .I0(w_next_sy[5]),
    .I1(w_register_data[5]),
    .I2(n266_7) 
);
defparam n771_s7.INIT=8'hCA;
  LUT3 n772_s7 (
    .F(n772_9),
    .I0(w_next_sy[4]),
    .I1(w_register_data[4]),
    .I2(n266_7) 
);
defparam n772_s7.INIT=8'hCA;
  LUT3 n773_s7 (
    .F(n773_9),
    .I0(w_next_sy[3]),
    .I1(w_register_data[3]),
    .I2(n266_7) 
);
defparam n773_s7.INIT=8'hCA;
  LUT3 n774_s7 (
    .F(n774_9),
    .I0(w_next_sy[2]),
    .I1(w_register_data[2]),
    .I2(n266_7) 
);
defparam n774_s7.INIT=8'hCA;
  LUT3 n775_s7 (
    .F(n775_9),
    .I0(w_next_sy[1]),
    .I1(w_register_data[1]),
    .I2(n266_7) 
);
defparam n775_s7.INIT=8'hCA;
  LUT3 n776_s7 (
    .F(n776_9),
    .I0(w_next_sy[0]),
    .I1(w_register_data[0]),
    .I2(n266_7) 
);
defparam n776_s7.INIT=8'hCA;
  LUT3 n3669_s8 (
    .F(n3669_9),
    .I0(n3561_88),
    .I1(ff_color[7]),
    .I2(ff_start) 
);
defparam n3669_s8.INIT=8'hCA;
  LUT2 n3669_s7 (
    .F(n3676_10),
    .I0(ff_start),
    .I1(ff_state[5]) 
);
defparam n3669_s7.INIT=4'h1;
  LUT3 n3670_s7 (
    .F(n3670_9),
    .I0(n3562_82),
    .I1(ff_color[6]),
    .I2(ff_start) 
);
defparam n3670_s7.INIT=8'hCA;
  LUT3 n3671_s7 (
    .F(n3671_9),
    .I0(n3563_82),
    .I1(ff_color[5]),
    .I2(ff_start) 
);
defparam n3671_s7.INIT=8'hCA;
  LUT3 n3672_s7 (
    .F(n3672_9),
    .I0(n3564_82),
    .I1(ff_color[4]),
    .I2(ff_start) 
);
defparam n3672_s7.INIT=8'hCA;
  LUT3 n3673_s7 (
    .F(n3673_9),
    .I0(n3565_82),
    .I1(ff_color[3]),
    .I2(ff_start) 
);
defparam n3673_s7.INIT=8'hCA;
  LUT3 n3674_s7 (
    .F(n3674_9),
    .I0(n3566_82),
    .I1(ff_color[2]),
    .I2(ff_start) 
);
defparam n3674_s7.INIT=8'hCA;
  LUT3 n3675_s7 (
    .F(n3675_9),
    .I0(n3567_82),
    .I1(ff_color[1]),
    .I2(ff_start) 
);
defparam n3675_s7.INIT=8'hCA;
  LUT3 n3676_s7 (
    .F(n3676_9),
    .I0(n3568_82),
    .I1(ff_color[0]),
    .I2(ff_start) 
);
defparam n3676_s7.INIT=8'hCA;
  LUT4 n266_s1 (
    .F(n266_4),
    .I0(ff_font_address[16]),
    .I1(ff_font_address[15]),
    .I2(n286_4),
    .I3(ff_font_address[17]) 
);
defparam n266_s1.INIT=16'h7F80;
  LUT3 n267_s1 (
    .F(n267_4),
    .I0(ff_font_address[15]),
    .I1(n286_4),
    .I2(ff_font_address[16]) 
);
defparam n267_s1.INIT=8'h78;
  LUT3 n286_s1 (
    .F(n286_4),
    .I0(ff_font_address[14]),
    .I1(ff_font_address[13]),
    .I2(n288_4) 
);
defparam n286_s1.INIT=8'h80;
  LUT3 n287_s1 (
    .F(n287_4),
    .I0(ff_font_address[13]),
    .I1(n288_4),
    .I2(ff_font_address[14]) 
);
defparam n287_s1.INIT=8'h78;
  LUT4 n288_s1 (
    .F(n288_4),
    .I0(ff_font_address[12]),
    .I1(ff_font_address[11]),
    .I2(n312_4),
    .I3(n288_5) 
);
defparam n288_s1.INIT=16'h8000;
  LUT3 n289_s1 (
    .F(n289_4),
    .I0(ff_font_address[11]),
    .I1(n290_4),
    .I2(ff_font_address[12]) 
);
defparam n289_s1.INIT=8'h78;
  LUT4 n290_s1 (
    .F(n290_4),
    .I0(ff_font_address[10]),
    .I1(ff_font_address[9]),
    .I2(ff_font_address[8]),
    .I3(n293_4) 
);
defparam n290_s1.INIT=16'h8000;
  LUT4 n291_s1 (
    .F(n291_4),
    .I0(ff_font_address[9]),
    .I1(ff_font_address[8]),
    .I2(n293_4),
    .I3(ff_font_address[10]) 
);
defparam n291_s1.INIT=16'h7F80;
  LUT2 n293_s1 (
    .F(n293_4),
    .I0(ff_font_address[7]),
    .I1(n312_4) 
);
defparam n293_s1.INIT=4'h8;
  LUT4 n312_s1 (
    .F(n312_4),
    .I0(ff_font_address[6]),
    .I1(ff_font_address[5]),
    .I2(ff_font_address[4]),
    .I3(n315_4) 
);
defparam n312_s1.INIT=16'h8000;
  LUT4 n313_s1 (
    .F(n313_4),
    .I0(ff_font_address[5]),
    .I1(ff_font_address[4]),
    .I2(n315_4),
    .I3(ff_font_address[6]) 
);
defparam n313_s1.INIT=16'h7F80;
  LUT3 n314_s1 (
    .F(n314_4),
    .I0(ff_font_address[4]),
    .I1(n315_4),
    .I2(ff_font_address[5]) 
);
defparam n314_s1.INIT=8'h78;
  LUT4 n315_s1 (
    .F(n315_4),
    .I0(ff_font_address[0]),
    .I1(ff_font_address[3]),
    .I2(ff_font_address[2]),
    .I3(ff_font_address[1]) 
);
defparam n315_s1.INIT=16'h8000;
  LUT2 n317_s1 (
    .F(n317_4),
    .I0(ff_font_address[0]),
    .I1(ff_font_address[1]) 
);
defparam n317_s1.INIT=4'h8;
  LUT3 n536_s1 (
    .F(n536_4),
    .I0(n401_2),
    .I1(n420_1),
    .I2(n649_5) 
);
defparam n536_s1.INIT=8'hAC;
  LUT3 n536_s2 (
    .F(n536_5),
    .I0(n536_7),
    .I1(w_next_sx[8]),
    .I2(n536_8) 
);
defparam n536_s2.INIT=8'hCA;
  LUT2 n536_s3 (
    .F(n536_6),
    .I0(ff_start),
    .I1(n748_14) 
);
defparam n536_s3.INIT=4'h4;
  LUT3 n537_s1 (
    .F(n537_4),
    .I0(n537_6),
    .I1(w_next_sx[7]),
    .I2(n536_8) 
);
defparam n537_s1.INIT=8'hCA;
  LUT3 n537_s2 (
    .F(n537_5),
    .I0(n402_2),
    .I1(n421_1),
    .I2(n649_5) 
);
defparam n537_s2.INIT=8'hAC;
  LUT3 n538_s1 (
    .F(n538_4),
    .I0(n538_6),
    .I1(w_next_sx[6]),
    .I2(n536_8) 
);
defparam n538_s1.INIT=8'hCA;
  LUT3 n538_s2 (
    .F(n538_5),
    .I0(n403_2),
    .I1(n422_1),
    .I2(n649_5) 
);
defparam n538_s2.INIT=8'hAC;
  LUT3 n539_s1 (
    .F(n539_4),
    .I0(n539_6),
    .I1(w_next_sx[5]),
    .I2(n536_8) 
);
defparam n539_s1.INIT=8'hCA;
  LUT3 n539_s2 (
    .F(n539_5),
    .I0(n404_2),
    .I1(n423_1),
    .I2(n649_5) 
);
defparam n539_s2.INIT=8'hAC;
  LUT3 n540_s1 (
    .F(n540_4),
    .I0(n540_6),
    .I1(w_next_sx[4]),
    .I2(n536_8) 
);
defparam n540_s1.INIT=8'hCA;
  LUT3 n540_s2 (
    .F(n540_5),
    .I0(n405_2),
    .I1(n424_1),
    .I2(n649_5) 
);
defparam n540_s2.INIT=8'hAC;
  LUT3 n541_s1 (
    .F(n541_4),
    .I0(n541_6),
    .I1(w_next_sx[3]),
    .I2(n536_8) 
);
defparam n541_s1.INIT=8'hCA;
  LUT3 n541_s2 (
    .F(n541_5),
    .I0(n406_2),
    .I1(n425_1),
    .I2(n649_5) 
);
defparam n541_s2.INIT=8'hAC;
  LUT3 n542_s1 (
    .F(n542_4),
    .I0(n542_6),
    .I1(w_next_sx[2]),
    .I2(n536_8) 
);
defparam n542_s1.INIT=8'hCA;
  LUT3 n542_s2 (
    .F(n542_5),
    .I0(n407_2),
    .I1(n426_1),
    .I2(n649_5) 
);
defparam n542_s2.INIT=8'hAC;
  LUT3 n543_s1 (
    .F(n543_4),
    .I0(n543_6),
    .I1(w_next_sx[1]),
    .I2(n536_8) 
);
defparam n543_s1.INIT=8'hCA;
  LUT3 n543_s2 (
    .F(n543_5),
    .I0(n408_2),
    .I1(n427_1),
    .I2(n649_5) 
);
defparam n543_s2.INIT=8'hAC;
  LUT3 n544_s1 (
    .F(n544_4),
    .I0(n544_6),
    .I1(w_next_sx[0]),
    .I2(n536_8) 
);
defparam n544_s1.INIT=8'hCA;
  LUT3 n544_s2 (
    .F(n544_5),
    .I0(n409_2),
    .I1(n428_1),
    .I2(n649_5) 
);
defparam n544_s2.INIT=8'hAC;
  LUT4 n649_s2 (
    .F(n649_5),
    .I0(n649_6),
    .I1(n649_7),
    .I2(n649_8),
    .I3(n649_9) 
);
defparam n649_s2.INIT=16'h8000;
  LUT4 n747_s3 (
    .F(n747_6),
    .I0(w_next_sy[10]),
    .I1(reg_vram256k_mode),
    .I2(n747_8),
    .I3(n748_14) 
);
defparam n747_s3.INIT=16'h0F77;
  LUT3 n983_s1 (
    .F(n983_4),
    .I0(ff_dy[10]),
    .I1(ff_sy[18]),
    .I2(n808_4) 
);
defparam n983_s1.INIT=8'hAC;
  LUT3 n984_s1 (
    .F(n984_4),
    .I0(ff_dy[9]),
    .I1(ff_sy[17]),
    .I2(n808_4) 
);
defparam n984_s1.INIT=8'hAC;
  LUT3 n985_s1 (
    .F(n985_4),
    .I0(ff_dy[8]),
    .I1(ff_sy[16]),
    .I2(n808_4) 
);
defparam n985_s1.INIT=8'hAC;
  LUT3 n986_s1 (
    .F(n986_4),
    .I0(ff_dy[7]),
    .I1(ff_sy[15]),
    .I2(n808_4) 
);
defparam n986_s1.INIT=8'hAC;
  LUT3 n987_s1 (
    .F(n987_4),
    .I0(ff_dy[6]),
    .I1(ff_sy[14]),
    .I2(n808_4) 
);
defparam n987_s1.INIT=8'hAC;
  LUT3 n988_s1 (
    .F(n988_4),
    .I0(ff_dy[5]),
    .I1(ff_sy[13]),
    .I2(n808_4) 
);
defparam n988_s1.INIT=8'hAC;
  LUT3 n989_s1 (
    .F(n989_4),
    .I0(ff_dy[4]),
    .I1(ff_sy[12]),
    .I2(n808_4) 
);
defparam n989_s1.INIT=8'hAC;
  LUT3 n990_s1 (
    .F(n990_4),
    .I0(ff_dy[3]),
    .I1(ff_sy[11]),
    .I2(n808_4) 
);
defparam n990_s1.INIT=8'hAC;
  LUT3 n991_s1 (
    .F(n991_4),
    .I0(ff_dy[2]),
    .I1(ff_sy[10]),
    .I2(n808_4) 
);
defparam n991_s1.INIT=8'hAC;
  LUT3 n992_s1 (
    .F(n992_4),
    .I0(ff_dy[1]),
    .I1(ff_sy[9]),
    .I2(n808_4) 
);
defparam n992_s1.INIT=8'hAC;
  LUT3 n993_s1 (
    .F(n993_4),
    .I0(ff_dy[0]),
    .I1(ff_sy[8]),
    .I2(n808_4) 
);
defparam n993_s1.INIT=8'hAC;
  LUT4 n1260_s4 (
    .F(n1260_7),
    .I0(n1260_8),
    .I1(n1260_9),
    .I2(ff_start),
    .I3(ff_ny_10_9) 
);
defparam n1260_s4.INIT=16'h050C;
  LUT4 w_line_shift_s1 (
    .F(w_line_shift_4),
    .I0(w_next_nyb[4]),
    .I1(w_next_nyb[5]),
    .I2(w_next_nyb[6]),
    .I3(w_next_nyb[7]) 
);
defparam w_line_shift_s1.INIT=16'h0001;
  LUT4 w_line_shift_s2 (
    .F(w_line_shift_5),
    .I0(w_next_nyb[8]),
    .I1(w_next_nyb[9]),
    .I2(w_next_nyb[10]),
    .I3(w_next_nyb[11]) 
);
defparam w_line_shift_s2.INIT=16'h0001;
  LUT4 w_line_shift_s3 (
    .F(w_line_shift_6),
    .I0(w_next_nyb[0]),
    .I1(w_next_nyb[1]),
    .I2(w_next_nyb[2]),
    .I3(w_next_nyb[3]) 
);
defparam w_line_shift_s3.INIT=16'h0001;
  LUT3 n1411_s4 (
    .F(n1411_7),
    .I0(n1411_9),
    .I1(ff_sy2[18]),
    .I2(reg_nx_10_9) 
);
defparam n1411_s4.INIT=8'hCA;
  LUT3 n1412_s3 (
    .F(n1412_6),
    .I0(w_next_dy[9]),
    .I1(ff_sy2[17]),
    .I2(n1412_7) 
);
defparam n1412_s3.INIT=8'hAC;
  LUT3 n1413_s3 (
    .F(n1413_6),
    .I0(w_next_dy[8]),
    .I1(ff_sy2[16]),
    .I2(n1412_7) 
);
defparam n1413_s3.INIT=8'hAC;
  LUT3 n1425_s3 (
    .F(n1425_6),
    .I0(w_next_dy[7]),
    .I1(ff_sy2[15]),
    .I2(n1412_7) 
);
defparam n1425_s3.INIT=8'hAC;
  LUT3 n1426_s3 (
    .F(n1426_6),
    .I0(w_next_dy[6]),
    .I1(ff_sy2[14]),
    .I2(n1412_7) 
);
defparam n1426_s3.INIT=8'hAC;
  LUT3 n1427_s3 (
    .F(n1427_6),
    .I0(w_next_dy[5]),
    .I1(ff_sy2[13]),
    .I2(n1412_7) 
);
defparam n1427_s3.INIT=8'hAC;
  LUT3 n1428_s3 (
    .F(n1428_6),
    .I0(w_next_dy[4]),
    .I1(ff_sy2[12]),
    .I2(n1412_7) 
);
defparam n1428_s3.INIT=8'hAC;
  LUT3 n1429_s3 (
    .F(n1429_6),
    .I0(w_next_dy[3]),
    .I1(ff_sy2[11]),
    .I2(n1412_7) 
);
defparam n1429_s3.INIT=8'hAC;
  LUT3 n1430_s3 (
    .F(n1430_6),
    .I0(w_next_dy[2]),
    .I1(ff_sy2[10]),
    .I2(n1412_7) 
);
defparam n1430_s3.INIT=8'hAC;
  LUT3 n1431_s3 (
    .F(n1431_6),
    .I0(w_next_dy[1]),
    .I1(ff_sy2[9]),
    .I2(n1412_7) 
);
defparam n1431_s3.INIT=8'hAC;
  LUT3 n1432_s3 (
    .F(n1432_6),
    .I0(w_next_dy[0]),
    .I1(ff_sy2[8]),
    .I2(n1412_7) 
);
defparam n1432_s3.INIT=8'hAC;
  LUT4 n1877_s4 (
    .F(n1877_7),
    .I0(reg_nx[9]),
    .I1(reg_nx[8]),
    .I2(n1877_17),
    .I3(reg_nx[10]) 
);
defparam n1877_s4.INIT=16'hEF10;
  LUT4 n1877_s5 (
    .F(n1877_8),
    .I0(ff_ny_10_9),
    .I1(n1887_15),
    .I2(ff_start),
    .I3(n1877_11) 
);
defparam n1877_s5.INIT=16'h00F1;
  LUT4 n1877_s6 (
    .F(n1877_9),
    .I0(n1877_12),
    .I1(ff_ny_10_9),
    .I2(n1811_2),
    .I3(n1877_13) 
);
defparam n1877_s6.INIT=16'h0777;
  LUT4 n1878_s4 (
    .F(n1878_7),
    .I0(n649_8),
    .I1(n1878_12),
    .I2(ff_nx[9]),
    .I3(ff_ny_10_9) 
);
defparam n1878_s4.INIT=16'h7800;
  LUT4 n1878_s5 (
    .F(n1878_8),
    .I0(n1878_9),
    .I1(n1812_2),
    .I2(ff_ny_10_9),
    .I3(n1887_15) 
);
defparam n1878_s5.INIT=16'h0C0A;
  LUT4 n1878_s6 (
    .F(n1878_9),
    .I0(reg_nx[8]),
    .I1(n1877_17),
    .I2(n1877_11),
    .I3(reg_nx[9]) 
);
defparam n1878_s6.INIT=16'h0B04;
  LUT4 n1879_s4 (
    .F(n1879_7),
    .I0(n770_5),
    .I1(reg_nx[8]),
    .I2(n1877_17),
    .I3(n1877_11) 
);
defparam n1879_s4.INIT=16'hAAC3;
  LUT4 n1879_s5 (
    .F(n1879_8),
    .I0(ff_nx[7]),
    .I1(n1878_12),
    .I2(ff_nx[8]),
    .I3(ff_dx_8_9) 
);
defparam n1879_s5.INIT=16'h4B00;
  LUT4 n1879_s6 (
    .F(n1879_9),
    .I0(n1879_10),
    .I1(n1813_2),
    .I2(n1887_15),
    .I3(n1879_11) 
);
defparam n1879_s6.INIT=16'h3A00;
  LUT4 n1880_s4 (
    .F(n1880_7),
    .I0(reg_nx[6]),
    .I1(reg_nx[5]),
    .I2(reg_nx[4]),
    .I3(n1880_9) 
);
defparam n1880_s4.INIT=16'h0100;
  LUT4 n1880_s5 (
    .F(n1880_8),
    .I0(n1814_2),
    .I1(n1877_13),
    .I2(n1880_10),
    .I3(ff_start) 
);
defparam n1880_s5.INIT=16'h00F4;
  LUT4 n1881_s4 (
    .F(n1881_7),
    .I0(reg_nx[5]),
    .I1(reg_nx[4]),
    .I2(n1880_9),
    .I3(reg_nx[6]) 
);
defparam n1881_s4.INIT=16'h10EF;
  LUT4 n1881_s5 (
    .F(n1881_8),
    .I0(n1815_2),
    .I1(n1887_15),
    .I2(n1881_9),
    .I3(ff_ny_10_9) 
);
defparam n1881_s5.INIT=16'hF0BB;
  LUT4 n1882_s4 (
    .F(n1882_7),
    .I0(reg_nx[4]),
    .I1(n1880_9),
    .I2(n1877_11),
    .I3(reg_nx[5]) 
);
defparam n1882_s4.INIT=16'h040B;
  LUT4 n1882_s5 (
    .F(n1882_8),
    .I0(ff_nx[4]),
    .I1(n649_6),
    .I2(ff_nx[5]),
    .I3(ff_dx_8_9) 
);
defparam n1882_s5.INIT=16'hB400;
  LUT4 n1882_s6 (
    .F(n1882_9),
    .I0(n1882_7),
    .I1(n1816_2),
    .I2(n1887_15),
    .I3(n1879_11) 
);
defparam n1882_s6.INIT=16'hC500;
  LUT4 n1883_s4 (
    .F(n1883_7),
    .I0(n1883_9),
    .I1(n1817_2),
    .I2(n1887_15),
    .I3(n1879_11) 
);
defparam n1883_s4.INIT=16'h3A00;
  LUT4 n1883_s5 (
    .F(n1883_8),
    .I0(ff_dx_8_9),
    .I1(ff_nx[4]),
    .I2(n649_6),
    .I3(n1883_10) 
);
defparam n1883_s5.INIT=16'h007D;
  LUT4 n1884_s4 (
    .F(n1884_7),
    .I0(reg_nx[2]),
    .I1(ff_ny_10_9),
    .I2(n1884_9),
    .I3(reg_nx[3]) 
);
defparam n1884_s4.INIT=16'h10EF;
  LUT4 n1884_s5 (
    .F(n1884_8),
    .I0(n1884_10),
    .I1(ff_ny_10_9),
    .I2(n1818_2),
    .I3(n1877_13) 
);
defparam n1884_s5.INIT=16'h7077;
  LUT4 n1885_s5 (
    .F(n1885_8),
    .I0(n1819_2),
    .I1(n1877_13),
    .I2(n1885_9),
    .I3(ff_start) 
);
defparam n1885_s5.INIT=16'h00F4;
  LUT4 n1886_s4 (
    .F(n1886_7),
    .I0(n1886_10),
    .I1(n1820_2),
    .I2(ff_ny_10_9),
    .I3(n1887_15) 
);
defparam n1886_s4.INIT=16'h0C05;
  LUT3 n1886_s5 (
    .F(n1886_8),
    .I0(ff_nx[0]),
    .I1(ff_nx[1]),
    .I2(ff_ny_10_9) 
);
defparam n1886_s5.INIT=8'h90;
  LUT4 n1887_s5 (
    .F(n1887_8),
    .I0(w_next[0]),
    .I1(n1877_11),
    .I2(reg_nx[0]),
    .I3(ff_ny_10_9) 
);
defparam n1887_s5.INIT=16'h3002;
  LUT3 n2032_s3 (
    .F(n2032_6),
    .I0(n2032_8),
    .I1(ff_nyb[10]),
    .I2(n2124_4) 
);
defparam n2032_s3.INIT=8'hD0;
  LUT3 n2033_s3 (
    .F(n2033_6),
    .I0(n2032_8),
    .I1(ff_nyb[9]),
    .I2(n2033_7) 
);
defparam n2033_s3.INIT=8'hD0;
  LUT3 n2034_s3 (
    .F(n2034_6),
    .I0(n2032_8),
    .I1(ff_nyb[8]),
    .I2(n2034_9) 
);
defparam n2034_s3.INIT=8'hD0;
  LUT3 n2046_s3 (
    .F(n2046_6),
    .I0(n2032_8),
    .I1(ff_nyb[7]),
    .I2(n2046_8) 
);
defparam n2046_s3.INIT=8'hD0;
  LUT3 n2047_s3 (
    .F(n2047_6),
    .I0(n2032_8),
    .I1(ff_nyb[6]),
    .I2(n2047_7) 
);
defparam n2047_s3.INIT=8'hD0;
  LUT3 n2048_s3 (
    .F(n2048_6),
    .I0(n2048_7),
    .I1(ff_nyb[5]),
    .I2(n2032_8) 
);
defparam n2048_s3.INIT=8'h35;
  LUT4 n2049_s3 (
    .F(n2049_6),
    .I0(ff_nyb[4]),
    .I1(ff_ny[4]),
    .I2(n2049_7),
    .I3(n2032_8) 
);
defparam n2049_s3.INIT=16'h55C3;
  LUT3 n2050_s3 (
    .F(n2050_6),
    .I0(n2050_7),
    .I1(ff_nyb[3]),
    .I2(n2032_8) 
);
defparam n2050_s3.INIT=8'h35;
  LUT3 n2051_s3 (
    .F(n2051_6),
    .I0(n2051_7),
    .I1(ff_nyb[2]),
    .I2(n2032_8) 
);
defparam n2051_s3.INIT=8'h35;
  LUT4 n2052_s3 (
    .F(n2052_6),
    .I0(ff_nyb[1]),
    .I1(n2032_8),
    .I2(ff_ny[0]),
    .I3(ff_ny[1]) 
);
defparam n2052_s3.INIT=16'hB00B;
  LUT3 n2053_s3 (
    .F(n2053_6),
    .I0(n2032_8),
    .I1(ff_nyb[0]),
    .I2(ff_ny[0]) 
);
defparam n2053_s3.INIT=8'h0D;
  LUT4 n2124_s1 (
    .F(n2124_4),
    .I0(ff_ny[8]),
    .I1(ff_ny[9]),
    .I2(n2124_6),
    .I3(ff_ny[10]) 
);
defparam n2124_s1.INIT=16'hEF10;
  LUT3 n2124_s2 (
    .F(n2124_5),
    .I0(n2088_1),
    .I1(w_next_nyb[10]),
    .I2(w_line_shift) 
);
defparam n2124_s2.INIT=8'hAC;
  LUT3 n2125_s1 (
    .F(n2125_4),
    .I0(n2089_1),
    .I1(w_next_nyb[9]),
    .I2(w_line_shift) 
);
defparam n2125_s1.INIT=8'hAC;
  LUT3 n2125_s2 (
    .F(n2125_5),
    .I0(n2033_7),
    .I1(reg_nx[10]),
    .I2(n808_4) 
);
defparam n2125_s2.INIT=8'hAC;
  LUT3 n2126_s1 (
    .F(n2126_4),
    .I0(n2090_1),
    .I1(w_next_nyb[8]),
    .I2(w_line_shift) 
);
defparam n2126_s1.INIT=8'hAC;
  LUT3 n2126_s2 (
    .F(n2126_5),
    .I0(n2034_9),
    .I1(reg_nx[9]),
    .I2(n808_4) 
);
defparam n2126_s2.INIT=8'hAC;
  LUT3 n2127_s1 (
    .F(n2127_4),
    .I0(n2091_1),
    .I1(w_next_nyb[7]),
    .I2(w_line_shift) 
);
defparam n2127_s1.INIT=8'hAC;
  LUT3 n2127_s2 (
    .F(n2127_5),
    .I0(n2046_8),
    .I1(reg_nx[8]),
    .I2(n808_4) 
);
defparam n2127_s2.INIT=8'hAC;
  LUT3 n2128_s1 (
    .F(n2128_4),
    .I0(n2092_1),
    .I1(w_next_nyb[6]),
    .I2(w_line_shift) 
);
defparam n2128_s1.INIT=8'hAC;
  LUT3 n2128_s2 (
    .F(n2128_5),
    .I0(n2047_7),
    .I1(reg_nx[7]),
    .I2(n808_4) 
);
defparam n2128_s2.INIT=8'hAC;
  LUT3 n2129_s1 (
    .F(n2129_4),
    .I0(n2093_1),
    .I1(w_next_nyb[5]),
    .I2(w_line_shift) 
);
defparam n2129_s1.INIT=8'hAC;
  LUT3 n2129_s2 (
    .F(n2129_5),
    .I0(n2048_7),
    .I1(reg_nx[6]),
    .I2(n808_4) 
);
defparam n2129_s2.INIT=8'hAC;
  LUT3 n2130_s1 (
    .F(n2130_4),
    .I0(n2094_1),
    .I1(w_next_nyb[4]),
    .I2(w_line_shift) 
);
defparam n2130_s1.INIT=8'hAC;
  LUT4 n2130_s2 (
    .F(n2130_5),
    .I0(reg_nx[5]),
    .I1(ff_ny[4]),
    .I2(n2049_7),
    .I3(n808_4) 
);
defparam n2130_s2.INIT=16'h3CAA;
  LUT3 n2131_s1 (
    .F(n2131_4),
    .I0(n2095_1),
    .I1(w_next_nyb[3]),
    .I2(w_line_shift) 
);
defparam n2131_s1.INIT=8'hAC;
  LUT3 n2131_s2 (
    .F(n2131_5),
    .I0(n2050_7),
    .I1(reg_nx[4]),
    .I2(n808_4) 
);
defparam n2131_s2.INIT=8'hAC;
  LUT3 n2132_s1 (
    .F(n2132_4),
    .I0(n2096_1),
    .I1(w_next_nyb[2]),
    .I2(w_line_shift) 
);
defparam n2132_s1.INIT=8'hAC;
  LUT3 n2132_s2 (
    .F(n2132_5),
    .I0(n2051_7),
    .I1(reg_nx[3]),
    .I2(n808_4) 
);
defparam n2132_s2.INIT=8'hAC;
  LUT3 n2133_s1 (
    .F(n2133_4),
    .I0(n2097_1),
    .I1(w_next_nyb[1]),
    .I2(w_line_shift) 
);
defparam n2133_s1.INIT=8'hAC;
  LUT4 n2133_s2 (
    .F(n2133_5),
    .I0(reg_nx[2]),
    .I1(ff_ny[0]),
    .I2(ff_ny[1]),
    .I3(n808_4) 
);
defparam n2133_s2.INIT=16'hC3AA;
  LUT4 n3367_s1 (
    .F(n3367_4),
    .I0(n3362_46),
    .I1(n3366_46),
    .I2(n3364_42),
    .I3(n3361_40) 
);
defparam n3367_s1.INIT=16'h0001;
  LUT4 n3688_s8 (
    .F(n3688_11),
    .I0(n3688_15),
    .I1(n3688_16),
    .I2(n3688_17),
    .I3(n3688_18) 
);
defparam n3688_s8.INIT=16'h8F00;
  LUT4 n3688_s9 (
    .F(n3688_12),
    .I0(n3688_46),
    .I1(n3688_20),
    .I2(n3688_50),
    .I3(n3688_40) 
);
defparam n3688_s9.INIT=16'h0B00;
  LUT3 n3688_s10 (
    .F(n3688_13),
    .I0(ff_start),
    .I1(reg_ext_command_mode),
    .I2(n808_4) 
);
defparam n3688_s10.INIT=8'h80;
  LUT4 n3688_s11 (
    .F(n3688_14),
    .I0(n3688_23),
    .I1(n3688_24),
    .I2(n3573_168),
    .I3(n3688_25) 
);
defparam n3688_s11.INIT=16'h1F00;
  LUT4 n3690_s8 (
    .F(n3690_11),
    .I0(n3690_27),
    .I1(n3690_15),
    .I2(n3690_16),
    .I3(n3514_186) 
);
defparam n3690_s8.INIT=16'hFE00;
  LUT4 n3690_s9 (
    .F(n3690_12),
    .I0(ff_read_color_12),
    .I1(n3688_16),
    .I2(n3690_17),
    .I3(n3690_18) 
);
defparam n3690_s9.INIT=16'h0D00;
  LUT4 n3690_s10 (
    .F(n3690_13),
    .I0(reg_ext_command_mode),
    .I1(ff_command[2]),
    .I2(ff_command[3]),
    .I3(ff_command[1]) 
);
defparam n3690_s10.INIT=16'h31CF;
  LUT4 n3691_s6 (
    .F(n3691_9),
    .I0(n3691_40),
    .I1(n3691_38),
    .I2(n3691_15),
    .I3(n3573_168) 
);
defparam n3691_s6.INIT=16'h4F00;
  LUT4 n3691_s7 (
    .F(n3691_10),
    .I0(n3691_16),
    .I1(n3691_17),
    .I2(ff_state[3]),
    .I3(n3691_34) 
);
defparam n3691_s7.INIT=16'h1F00;
  LUT4 n3691_s8 (
    .F(n3691_11),
    .I0(n3691_42),
    .I1(n3688_16),
    .I2(n3691_20),
    .I3(n3691_21) 
);
defparam n3691_s8.INIT=16'h0E00;
  LUT4 n3691_s9 (
    .F(n3691_12),
    .I0(reg_ext_command_mode),
    .I1(ff_command[1]),
    .I2(n3691_22),
    .I3(ff_start) 
);
defparam n3691_s9.INIT=16'h8300;
  LUT4 n3692_s7 (
    .F(n3692_10),
    .I0(n3692_13),
    .I1(n3692_33),
    .I2(n3692_16),
    .I3(n3692_14) 
);
defparam n3692_s7.INIT=16'h0100;
  LUT4 n3692_s8 (
    .F(n3692_11),
    .I0(n3692_31),
    .I1(n3692_35),
    .I2(n3692_19),
    .I3(n3514_186) 
);
defparam n3692_s8.INIT=16'h0100;
  LUT4 n3692_s9 (
    .F(n3692_12),
    .I0(reg_ext_command_mode),
    .I1(ff_command[0]),
    .I2(n3691_22),
    .I3(ff_start) 
);
defparam n3692_s9.INIT=16'h7C00;
  LUT4 n5076_s2 (
    .F(n5076_5),
    .I0(n5076_10),
    .I1(ff_state[3]),
    .I2(n3514_186),
    .I3(n5076_8) 
);
defparam n5076_s2.INIT=16'hB000;
  LUT4 n5076_s3 (
    .F(n5076_6),
    .I0(ff_command[0]),
    .I1(ff_command[2]),
    .I2(ff_command[1]),
    .I3(ff_start) 
);
defparam n5076_s3.INIT=16'h1000;
  LUT4 n3514_s150 (
    .F(n3514_184),
    .I0(ff_cache_vram_write),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(n3514_188) 
);
defparam n3514_s150.INIT=16'h4F00;
  LUT2 n3514_s151 (
    .F(n3514_185),
    .I0(ff_state[0]),
    .I1(ff_state[3]) 
);
defparam n3514_s151.INIT=4'h4;
  LUT2 n3514_s152 (
    .F(n3514_186),
    .I0(ff_state[4]),
    .I1(ff_state[5]) 
);
defparam n3514_s152.INIT=4'h4;
  LUT4 n3514_s153 (
    .F(n3514_187),
    .I0(ff_state[5]),
    .I1(n3514_189),
    .I2(n3514_195),
    .I3(n3514_197) 
);
defparam n3514_s153.INIT=16'h0001;
  LUT4 n3515_s102 (
    .F(n3515_108),
    .I0(n3515_111),
    .I1(n3515_112),
    .I2(n3515_113),
    .I3(n3515_129) 
);
defparam n3515_s102.INIT=16'hEF00;
  LUT4 n3515_s103 (
    .F(n3515_109),
    .I0(n3515_115),
    .I1(ff_source[7]),
    .I2(n3515_116),
    .I3(n3515_117) 
);
defparam n3515_s103.INIT=16'h001F;
  LUT4 n3515_s104 (
    .F(n3515_110),
    .I0(ff_read_byte[7]),
    .I1(ff_state[3]),
    .I2(ff_color[7]),
    .I3(ff_state[4]) 
);
defparam n3515_s104.INIT=16'h770F;
  LUT4 n3516_s93 (
    .F(n3516_99),
    .I0(ff_read_byte[6]),
    .I1(ff_state[3]),
    .I2(ff_color[6]),
    .I3(ff_state[4]) 
);
defparam n3516_s93.INIT=16'h770F;
  LUT4 n3516_s94 (
    .F(n3516_100),
    .I0(n3516_101),
    .I1(n770_5),
    .I2(n3515_113),
    .I3(n3516_102) 
);
defparam n3516_s94.INIT=16'hDF00;
  LUT4 n3517_s93 (
    .F(n3517_99),
    .I0(ff_read_byte[5]),
    .I1(ff_state[3]),
    .I2(ff_color[5]),
    .I3(ff_state[4]) 
);
defparam n3517_s93.INIT=16'h770F;
  LUT4 n3517_s94 (
    .F(n3517_100),
    .I0(n3517_101),
    .I1(n3517_102),
    .I2(n770_5),
    .I3(n3515_117) 
);
defparam n3517_s94.INIT=16'h0035;
  LUT4 n3518_s93 (
    .F(n3518_99),
    .I0(ff_read_byte[4]),
    .I1(ff_state[3]),
    .I2(ff_color[4]),
    .I3(ff_state[4]) 
);
defparam n3518_s93.INIT=16'h770F;
  LUT4 n3518_s94 (
    .F(n3518_100),
    .I0(n3518_101),
    .I1(n3518_102),
    .I2(n770_5),
    .I3(n3515_117) 
);
defparam n3518_s94.INIT=16'h003A;
  LUT4 n3519_s93 (
    .F(n3519_99),
    .I0(n3515_111),
    .I1(n3515_112),
    .I2(n3519_102),
    .I3(n3519_103) 
);
defparam n3519_s93.INIT=16'h00F1;
  LUT3 n3519_s95 (
    .F(n3519_101),
    .I0(n3519_104),
    .I1(ff_read_byte[3]),
    .I2(n3519_105) 
);
defparam n3519_s95.INIT=8'hD0;
  LUT2 n3520_s93 (
    .F(n3520_99),
    .I0(ff_state[4]),
    .I1(ff_state[5]) 
);
defparam n3520_s93.INIT=4'h1;
  LUT4 n3520_s94 (
    .F(n3520_100),
    .I0(n3516_101),
    .I1(n3519_102),
    .I2(ff_state[3]),
    .I3(n3520_102) 
);
defparam n3520_s94.INIT=16'hFD00;
  LUT3 n3520_s95 (
    .F(n3520_101),
    .I0(n3519_102),
    .I1(n3516_101),
    .I2(n3520_109) 
);
defparam n3520_s95.INIT=8'hB0;
  LUT4 n3521_s95 (
    .F(n3521_101),
    .I0(n3521_103),
    .I1(ff_read_byte[1]),
    .I2(ff_state[5]),
    .I3(n3521_105) 
);
defparam n3521_s95.INIT=16'h050C;
  LUT4 n3522_s95 (
    .F(n3522_101),
    .I0(n3522_103),
    .I1(ff_read_byte[0]),
    .I2(ff_state[5]),
    .I3(n3521_105) 
);
defparam n3522_s95.INIT=16'h050C;
  LUT4 n3526_s127 (
    .F(n3526_175),
    .I0(n3526_178),
    .I1(n3526_179),
    .I2(n3526_180),
    .I3(n3573_168) 
);
defparam n3526_s127.INIT=16'hF400;
  LUT4 n3526_s128 (
    .F(n3526_176),
    .I0(n3526_181),
    .I1(n3690_15),
    .I2(n3514_186),
    .I3(n3526_182) 
);
defparam n3526_s128.INIT=16'hEF00;
  LUT4 n3526_s129 (
    .F(n3526_177),
    .I0(reg_ext_command_mode),
    .I1(ff_command[3]),
    .I2(ff_command[2]),
    .I3(ff_command[1]) 
);
defparam n3526_s129.INIT=16'hCEC0;
  LUT4 n3532_s117 (
    .F(n3532_133),
    .I0(ff_wait_count[5]),
    .I1(ff_wait_counter[7]),
    .I2(n3532_136),
    .I3(ff_state[0]) 
);
defparam n3532_s117.INIT=16'hC355;
  LUT2 n3532_s118 (
    .F(n3532_134),
    .I0(ff_state[4]),
    .I1(ff_state[5]) 
);
defparam n3532_s118.INIT=4'h8;
  LUT3 n3533_s106 (
    .F(n3533_124),
    .I0(ff_wait_counter[4]),
    .I1(ff_wait_counter[5]),
    .I2(n3535_124) 
);
defparam n3533_s106.INIT=8'h10;
  LUT4 n3534_s105 (
    .F(n3534_121),
    .I0(ff_wait_count[5]),
    .I1(ff_wait_counter[5]),
    .I2(n3534_122),
    .I3(ff_state[0]) 
);
defparam n3534_s105.INIT=16'h3CAA;
  LUT4 n3535_s106 (
    .F(n3535_124),
    .I0(ff_wait_counter[0]),
    .I1(ff_wait_counter[1]),
    .I2(ff_wait_counter[2]),
    .I3(ff_wait_counter[3]) 
);
defparam n3535_s106.INIT=16'h0001;
  LUT2 n3537_s106 (
    .F(n3537_124),
    .I0(ff_wait_counter[0]),
    .I1(ff_wait_counter[1]) 
);
defparam n3537_s106.INIT=4'h1;
  LUT3 n3543_s153 (
    .F(n3543_157),
    .I0(n3543_160),
    .I1(ff_font_address[17]),
    .I2(n3543_164) 
);
defparam n3543_s153.INIT=8'hCA;
  LUT3 n3543_s154 (
    .F(n3543_158),
    .I0(ff_sy[18]),
    .I1(ff_sy[17]),
    .I2(ff_next_vram1_3_9) 
);
defparam n3543_s154.INIT=8'hAC;
  LUT3 n3544_s137 (
    .F(n3544_141),
    .I0(n3544_144),
    .I1(ff_font_address[16]),
    .I2(ff_state[4]) 
);
defparam n3544_s137.INIT=8'h35;
  LUT3 n3544_s138 (
    .F(n3544_142),
    .I0(n3544_145),
    .I1(n3544_146),
    .I2(n566_31) 
);
defparam n3544_s138.INIT=8'hCA;
  LUT3 n3545_s137 (
    .F(n3545_141),
    .I0(ff_font_address[15]),
    .I1(n3545_143),
    .I2(ff_state[4]) 
);
defparam n3545_s137.INIT=8'hAC;
  LUT3 n3545_s138 (
    .F(n3545_142),
    .I0(ff_dy[7]),
    .I1(ff_dy[8]),
    .I2(n854_31) 
);
defparam n3545_s138.INIT=8'h35;
  LUT3 n3546_s137 (
    .F(n3546_141),
    .I0(ff_font_address[14]),
    .I1(n3546_143),
    .I2(ff_state[4]) 
);
defparam n3546_s137.INIT=8'hAC;
  LUT3 n3546_s138 (
    .F(n3546_142),
    .I0(ff_dy[6]),
    .I1(ff_dy[7]),
    .I2(n854_31) 
);
defparam n3546_s138.INIT=8'h35;
  LUT3 n3547_s137 (
    .F(n3547_141),
    .I0(ff_font_address[13]),
    .I1(n3547_143),
    .I2(ff_state[4]) 
);
defparam n3547_s137.INIT=8'hAC;
  LUT3 n3547_s138 (
    .F(n3547_142),
    .I0(ff_dy[5]),
    .I1(ff_dy[6]),
    .I2(n854_31) 
);
defparam n3547_s138.INIT=8'h35;
  LUT3 n3548_s137 (
    .F(n3548_141),
    .I0(ff_font_address[12]),
    .I1(n3548_143),
    .I2(ff_state[4]) 
);
defparam n3548_s137.INIT=8'hAC;
  LUT3 n3548_s138 (
    .F(n3548_142),
    .I0(ff_dy[4]),
    .I1(ff_dy[5]),
    .I2(n854_31) 
);
defparam n3548_s138.INIT=8'h35;
  LUT3 n3549_s137 (
    .F(n3549_141),
    .I0(ff_font_address[11]),
    .I1(n3549_143),
    .I2(ff_state[4]) 
);
defparam n3549_s137.INIT=8'hAC;
  LUT3 n3549_s138 (
    .F(n3549_142),
    .I0(ff_dy[3]),
    .I1(ff_dy[4]),
    .I2(n854_31) 
);
defparam n3549_s138.INIT=8'h35;
  LUT3 n3550_s137 (
    .F(n3550_141),
    .I0(ff_font_address[10]),
    .I1(n3550_143),
    .I2(ff_state[4]) 
);
defparam n3550_s137.INIT=8'hAC;
  LUT3 n3550_s138 (
    .F(n3550_142),
    .I0(ff_dy[2]),
    .I1(ff_dy[3]),
    .I2(n854_31) 
);
defparam n3550_s138.INIT=8'h35;
  LUT3 n3551_s137 (
    .F(n3551_141),
    .I0(ff_font_address[9]),
    .I1(n3551_143),
    .I2(ff_state[4]) 
);
defparam n3551_s137.INIT=8'hAC;
  LUT3 n3551_s138 (
    .F(n3551_142),
    .I0(ff_dy[1]),
    .I1(ff_dy[2]),
    .I2(n854_31) 
);
defparam n3551_s138.INIT=8'h35;
  LUT3 n3552_s137 (
    .F(n3552_141),
    .I0(ff_font_address[8]),
    .I1(n3552_143),
    .I2(ff_state[4]) 
);
defparam n3552_s137.INIT=8'hAC;
  LUT3 n3552_s138 (
    .F(n3552_142),
    .I0(ff_dy[0]),
    .I1(ff_dy[1]),
    .I2(n854_31) 
);
defparam n3552_s138.INIT=8'h35;
  LUT3 n3553_s137 (
    .F(n3553_141),
    .I0(n3553_143),
    .I1(ff_font_address[7]),
    .I2(n3543_164) 
);
defparam n3553_s137.INIT=8'h3A;
  LUT3 n3553_s138 (
    .F(n3553_142),
    .I0(n3553_144),
    .I1(ff_sy[8]),
    .I2(n854_31) 
);
defparam n3553_s138.INIT=8'h35;
  LUT3 n3554_s137 (
    .F(n3554_141),
    .I0(n3554_143),
    .I1(ff_font_address[6]),
    .I2(n3543_164) 
);
defparam n3554_s137.INIT=8'hCA;
  LUT3 n3554_s138 (
    .F(n3554_142),
    .I0(n3554_144),
    .I1(n3553_144),
    .I2(n566_31) 
);
defparam n3554_s138.INIT=8'hCA;
  LUT4 n3555_s138 (
    .F(n3555_142),
    .I0(n3555_145),
    .I1(n3555_146),
    .I2(n566_31),
    .I3(n3544_152) 
);
defparam n3555_s138.INIT=16'h3500;
  LUT4 n3555_s139 (
    .F(n3555_143),
    .I0(n3555_147),
    .I1(n3554_144),
    .I2(n566_31),
    .I3(n3543_166) 
);
defparam n3555_s139.INIT=16'h3500;
  LUT4 n3556_s137 (
    .F(n3556_141),
    .I0(n3556_143),
    .I1(n3555_145),
    .I2(n566_31),
    .I3(n3544_152) 
);
defparam n3556_s137.INIT=16'h3500;
  LUT4 n3556_s138 (
    .F(n3556_142),
    .I0(n3556_144),
    .I1(n3555_147),
    .I2(n566_31),
    .I3(n3543_166) 
);
defparam n3556_s138.INIT=16'h3500;
  LUT4 n3557_s137 (
    .F(n3557_141),
    .I0(n3557_143),
    .I1(n3556_143),
    .I2(n566_31),
    .I3(n3544_152) 
);
defparam n3557_s137.INIT=16'h3500;
  LUT4 n3557_s138 (
    .F(n3557_142),
    .I0(n3557_144),
    .I1(n3556_144),
    .I2(n566_31),
    .I3(n3543_166) 
);
defparam n3557_s138.INIT=16'h3500;
  LUT4 n3558_s137 (
    .F(n3558_141),
    .I0(n3558_143),
    .I1(n3557_143),
    .I2(n566_31),
    .I3(n3544_152) 
);
defparam n3558_s137.INIT=16'h3500;
  LUT4 n3558_s138 (
    .F(n3558_142),
    .I0(n3558_144),
    .I1(n3557_144),
    .I2(n566_31),
    .I3(n3543_166) 
);
defparam n3558_s138.INIT=16'h3500;
  LUT4 n3559_s137 (
    .F(n3559_141),
    .I0(n3559_143),
    .I1(n3558_143),
    .I2(n566_31),
    .I3(n3544_152) 
);
defparam n3559_s137.INIT=16'h3500;
  LUT4 n3559_s138 (
    .F(n3559_142),
    .I0(n3559_144),
    .I1(n3558_144),
    .I2(n566_31),
    .I3(n3543_166) 
);
defparam n3559_s138.INIT=16'h3500;
  LUT4 n3560_s138 (
    .F(n3560_142),
    .I0(ff_font_address[0]),
    .I1(n3555_144),
    .I2(n3560_145),
    .I3(ff_state[4]) 
);
defparam n3560_s138.INIT=16'hBB0F;
  LUT4 n3560_s139 (
    .F(n3560_143),
    .I0(n3544_146),
    .I1(n3559_143),
    .I2(n566_31),
    .I3(n3544_152) 
);
defparam n3560_s139.INIT=16'h3500;
  LUT4 n3571_s129 (
    .F(n3571_157),
    .I0(n3571_159),
    .I1(n3571_160),
    .I2(n3571_161),
    .I3(ff_state[5]) 
);
defparam n3571_s129.INIT=16'h000B;
  LUT4 n3571_s130 (
    .F(n3571_158),
    .I0(n3571_162),
    .I1(n3683_19),
    .I2(n3571_163),
    .I3(ff_state[5]) 
);
defparam n3571_s130.INIT=16'h00F4;
  LUT4 n3572_s124 (
    .F(n3572_148),
    .I0(n3572_150),
    .I1(n3560_144),
    .I2(ff_state[0]),
    .I3(n3572_151) 
);
defparam n3572_s124.INIT=16'h3A00;
  LUT4 n3572_s125 (
    .F(n3572_149),
    .I0(n3688_16),
    .I1(n3555_144),
    .I2(n3572_161),
    .I3(n3572_153) 
);
defparam n3572_s125.INIT=16'h4F00;
  LUT4 n3573_s136 (
    .F(n3573_166),
    .I0(reg_command_high_speed_mode),
    .I1(ff_next_state[1]),
    .I2(ff_state[0]),
    .I3(n3573_169) 
);
defparam n3573_s136.INIT=16'h8F00;
  LUT4 n3573_s137 (
    .F(n3573_167),
    .I0(n3573_173),
    .I1(ff_state[5]),
    .I2(n3573_171),
    .I3(ff_state[3]) 
);
defparam n3573_s137.INIT=16'hFE03;
  LUT2 n3573_s138 (
    .F(n3573_168),
    .I0(ff_state[5]),
    .I1(ff_state[4]) 
);
defparam n3573_s138.INIT=4'h4;
  LUT2 n3574_s138 (
    .F(n3574_164),
    .I0(n3574_166),
    .I1(ff_state[0]) 
);
defparam n3574_s138.INIT=4'h4;
  LUT3 n3575_s111 (
    .F(n3575_115),
    .I0(ff_font_address[1]),
    .I1(ff_sx[9]),
    .I2(ff_state[4]) 
);
defparam n3575_s111.INIT=8'hAC;
  LUT4 n3575_s112 (
    .F(n3575_116),
    .I0(n3575_117),
    .I1(ff_state[2]),
    .I2(ff_state[5]),
    .I3(ff_state[4]) 
);
defparam n3575_s112.INIT=16'h030A;
  LUT3 n3576_s105 (
    .F(n3576_109),
    .I0(ff_font_address[0]),
    .I1(w_status_border_position[8]),
    .I2(ff_state[4]) 
);
defparam n3576_s105.INIT=8'hAC;
  LUT2 ff_bit_pattern_7_s3 (
    .F(ff_bit_pattern_7_7),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam ff_bit_pattern_7_s3.INIT=4'h8;
  LUT2 ff_bit_pattern_7_s4 (
    .F(ff_bit_pattern_7_8),
    .I0(ff_state[2]),
    .I1(ff_state[3]) 
);
defparam ff_bit_pattern_7_s4.INIT=4'h4;
  LUT3 ff_bit_pattern_7_s5 (
    .F(ff_bit_pattern_7_9),
    .I0(ff_cache_vram_valid),
    .I1(ff_start),
    .I2(ff_reset_n2_1) 
);
defparam ff_bit_pattern_7_s5.INIT=8'h10;
  LUT3 ff_sx_17_s4 (
    .F(ff_sx_17_9),
    .I0(ff_cache_vram_valid),
    .I1(w_status_command_execute),
    .I2(ff_count_valid) 
);
defparam ff_sx_17_s4.INIT=8'h40;
  LUT3 reg_nx_10_s5 (
    .F(reg_nx_10_9),
    .I0(n808_4),
    .I1(reg_nx_10_10),
    .I2(ff_font_address_17_9) 
);
defparam reg_nx_10_s5.INIT=8'h80;
  LUT2 ff_read_color_s5 (
    .F(ff_read_color_10),
    .I0(n1130_42),
    .I1(n1232_20) 
);
defparam ff_read_color_s5.INIT=4'h8;
  LUT4 n3678_s6 (
    .F(n3678_12),
    .I0(w_cache_flush_end),
    .I1(n3678_32),
    .I2(ff_bit_pattern_7_7),
    .I3(n3678_28) 
);
defparam n3678_s6.INIT=16'h007F;
  LUT3 ff_sy_18_s6 (
    .F(ff_sy_18_10),
    .I0(n748_14),
    .I1(n1260_9),
    .I2(ff_sx_17_9) 
);
defparam ff_sy_18_s6.INIT=8'hB0;
  LUT3 ff_dy_9_s5 (
    .F(ff_dy_9_9),
    .I0(n1877_13),
    .I1(ff_dy_9_10),
    .I2(ff_sx_17_9) 
);
defparam ff_dy_9_s5.INIT=8'h10;
  LUT4 ff_ny_10_s5 (
    .F(ff_ny_10_9),
    .I0(ff_command[3]),
    .I1(ff_command[1]),
    .I2(ff_command[2]),
    .I3(ff_command[0]) 
);
defparam ff_ny_10_s5.INIT=16'h4000;
  LUT3 ff_ny_10_s6 (
    .F(ff_ny_10_10),
    .I0(ff_ny_10_11),
    .I1(ff_sx_17_9),
    .I2(ff_start) 
);
defparam ff_ny_10_s6.INIT=8'h0B;
  LUT2 ff_source_7_s4 (
    .F(ff_source_7_8),
    .I0(ff_source_7_10),
    .I1(ff_state[5]) 
);
defparam ff_source_7_s4.INIT=4'h4;
  LUT2 ff_dx_8_s4 (
    .F(ff_dx_8_9),
    .I0(ff_start),
    .I1(ff_ny_10_9) 
);
defparam ff_dx_8_s4.INIT=4'h4;
  LUT3 ff_nx_10_s5 (
    .F(ff_nx_10_10),
    .I0(ff_font_address_17_9),
    .I1(reg_nx_10_10),
    .I2(n808_4) 
);
defparam ff_nx_10_s5.INIT=8'hD0;
  LUT3 ff_nx_10_s6 (
    .F(ff_nx_10_11),
    .I0(ff_ny_10_9),
    .I1(n649_5),
    .I2(ff_sx_17_9) 
);
defparam ff_nx_10_s6.INIT=8'h70;
  LUT4 ff_cache_vram_wdata_7_s9 (
    .F(ff_cache_vram_wdata_7_13),
    .I0(n3571_160),
    .I1(ff_cache_vram_wdata_7_28),
    .I2(ff_cache_vram_wdata_7_17),
    .I3(ff_state[4]) 
);
defparam ff_cache_vram_wdata_7_s9.INIT=16'h001F;
  LUT4 ff_cache_vram_wdata_7_s11 (
    .F(ff_cache_vram_wdata_7_15),
    .I0(n3573_168),
    .I1(ff_state[0]),
    .I2(ff_cache_vram_wdata_7_20),
    .I3(ff_cache_vram_wdata_7_21) 
);
defparam ff_cache_vram_wdata_7_s11.INIT=16'h7D00;
  LUT4 ff_state_5_s7 (
    .F(ff_state_5_12),
    .I0(w_cache_flush_end),
    .I1(ff_bit_pattern_7_7),
    .I2(ff_state_5_15),
    .I3(n3678_32) 
);
defparam ff_state_5_s7.INIT=16'hF400;
  LUT3 ff_state_5_s9 (
    .F(ff_state_5_14),
    .I0(ff_read_color_12),
    .I1(ff_read_color),
    .I2(ff_cache_vram_valid) 
);
defparam ff_state_5_s9.INIT=8'h0D;
  LUT4 ff_state_0_s7 (
    .F(ff_state_0_12),
    .I0(n3570_162),
    .I1(ff_state_5_16),
    .I2(n3688_15),
    .I3(ff_state_5_14) 
);
defparam ff_state_0_s7.INIT=16'h7F00;
  LUT4 ff_cache_flush_start_s8 (
    .F(ff_cache_flush_start_13),
    .I0(ff_cache_flush_start_16),
    .I1(n3678_32),
    .I2(n3678_28),
    .I3(n3678_34) 
);
defparam ff_cache_flush_start_s8.INIT=16'h000B;
  LUT4 ff_wait_count_5_s8 (
    .F(ff_wait_count_5_13),
    .I0(n3555_144),
    .I1(n3688_16),
    .I2(ff_bit_count_2_11),
    .I3(ff_wait_count_5_15) 
);
defparam ff_wait_count_5_s8.INIT=16'hD000;
  LUT4 ff_wait_count_5_s9 (
    .F(ff_wait_count_5_14),
    .I0(ff_cache_vram_valid),
    .I1(ff_state[5]),
    .I2(ff_source_7_11),
    .I3(ff_wait_count_5_16) 
);
defparam ff_wait_count_5_s9.INIT=16'h0100;
  LUT3 ff_wait_counter_7_s11 (
    .F(ff_wait_counter_7_15),
    .I0(ff_state[1]),
    .I1(ff_wait_counter_7_18),
    .I2(ff_state[5]) 
);
defparam ff_wait_counter_7_s11.INIT=8'h10;
  LUT4 ff_wait_counter_7_s13 (
    .F(ff_wait_counter_7_17),
    .I0(ff_state[3]),
    .I1(ff_wait_counter_7_21),
    .I2(ff_cache_vram_wdata_7_20),
    .I3(n3573_168) 
);
defparam ff_wait_counter_7_s13.INIT=16'h1000;
  LUT4 ff_next_state_2_s10 (
    .F(ff_next_state_2_14),
    .I0(n3555_144),
    .I1(reg_command_high_speed_mode),
    .I2(ff_bit_pattern_7_7),
    .I3(n3560_149) 
);
defparam ff_next_state_2_s10.INIT=16'hF400;
  LUT4 ff_next_state_1_s12 (
    .F(ff_next_state_1_16),
    .I0(ff_next_state_1_18),
    .I1(n3570_162),
    .I2(ff_next_state_1_19),
    .I3(ff_wait_counter_7_17) 
);
defparam ff_next_state_1_s12.INIT=16'h007F;
  LUT4 ff_count_valid_s11 (
    .F(ff_count_valid_16),
    .I0(n3678_14),
    .I1(n3688_18),
    .I2(ff_state[5]),
    .I3(ff_count_valid_19) 
);
defparam ff_count_valid_s11.INIT=16'h0007;
  LUT4 ff_count_valid_s12 (
    .F(ff_count_valid_17),
    .I0(n3688_16),
    .I1(ff_state[0]),
    .I2(ff_read_color),
    .I3(ff_count_valid_26) 
);
defparam ff_count_valid_s12.INIT=16'hEF00;
  LUT4 ff_count_valid_s13 (
    .F(ff_count_valid_18),
    .I0(n3520_99),
    .I1(ff_bit_pattern_7_7),
    .I2(n3678_28),
    .I3(ff_count_valid_21) 
);
defparam ff_count_valid_s13.INIT=16'h0700;
  LUT4 ff_next_state_0_s13 (
    .F(ff_next_state_0_17),
    .I0(ff_next_state_0_22),
    .I1(ff_state[4]),
    .I2(reg_command_high_speed_mode),
    .I3(ff_state[0]) 
);
defparam ff_next_state_0_s13.INIT=16'hE020;
  LUT3 ff_cache_vram_valid_s12 (
    .F(ff_cache_vram_valid_17),
    .I0(n3688_16),
    .I1(ff_cache_vram_valid_19),
    .I2(n3570_162) 
);
defparam ff_cache_vram_valid_s12.INIT=8'h80;
  LUT4 ff_cache_vram_valid_s13 (
    .F(ff_cache_vram_valid_18),
    .I0(ff_cache_vram_valid_20),
    .I1(ff_cache_vram_valid_21),
    .I2(ff_xsel_1_16),
    .I3(ff_cache_vram_valid_22) 
);
defparam ff_cache_vram_valid_s13.INIT=16'h0E00;
  LUT4 ff_cache_vram_write_s15 (
    .F(ff_cache_vram_write_19),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_state[3]),
    .I3(ff_state[4]) 
);
defparam ff_cache_vram_write_s15.INIT=16'h3FF4;
  LUT2 ff_cache_vram_write_s16 (
    .F(ff_cache_vram_write_20),
    .I0(ff_state[1]),
    .I1(ff_state[2]) 
);
defparam ff_cache_vram_write_s16.INIT=4'h8;
  LUT4 ff_cache_vram_write_s17 (
    .F(ff_cache_vram_write_21),
    .I0(ff_state[4]),
    .I1(ff_state[1]),
    .I2(n3574_167),
    .I3(ff_state[5]) 
);
defparam ff_cache_vram_write_s17.INIT=16'hFE00;
  LUT4 n3570_s130 (
    .F(n3570_158),
    .I0(ff_next_state[4]),
    .I1(ff_next_state_1_17),
    .I2(n3678_34),
    .I3(n3570_159) 
);
defparam n3570_s130.INIT=16'h004F;
  LUT4 n2739_s3 (
    .F(n2739_8),
    .I0(w_cache_vram_rdata[4]),
    .I1(w_cache_vram_rdata[0]),
    .I2(ff_xsel[0]),
    .I3(n770_5) 
);
defparam n2739_s3.INIT=16'hCCCA;
  LUT2 n2739_s4 (
    .F(n2739_9),
    .I0(reg_screen_mode[3]),
    .I1(n566_31) 
);
defparam n2739_s4.INIT=4'h4;
  LUT4 n2738_s3 (
    .F(n2738_8),
    .I0(w_cache_vram_rdata[5]),
    .I1(w_cache_vram_rdata[1]),
    .I2(ff_xsel[0]),
    .I3(n770_5) 
);
defparam n2738_s3.INIT=16'hCCCA;
  LUT2 n2737_s3 (
    .F(n2737_8),
    .I0(ff_xsel[0]),
    .I1(n566_31) 
);
defparam n2737_s3.INIT=4'h1;
  LUT3 n2305_s5 (
    .F(n2305_10),
    .I0(ff_color_7_11),
    .I1(ff_command[3]),
    .I2(n5076_6) 
);
defparam n2305_s5.INIT=8'hC5;
  LUT4 n535_s3 (
    .F(n535_8),
    .I0(n748_14),
    .I1(n1260_9),
    .I2(n535_10),
    .I3(w_next_sx[9]) 
);
defparam n535_s3.INIT=16'hF400;
  LUT4 n535_s4 (
    .F(n535_9),
    .I0(n400_2),
    .I1(n419_1),
    .I2(n649_5),
    .I3(n748_14) 
);
defparam n535_s4.INIT=16'hAC00;
  LUT4 n3687_s9 (
    .F(n3687_14),
    .I0(n3687_17),
    .I1(n3526_178),
    .I2(n3687_18),
    .I3(n3687_19) 
);
defparam n3687_s9.INIT=16'h00EF;
  LUT4 n3687_s10 (
    .F(n3687_15),
    .I0(n3687_20),
    .I1(n3691_40),
    .I2(n3687_30),
    .I3(n3687_22) 
);
defparam n3687_s10.INIT=16'h0D00;
  LUT4 n3687_s11 (
    .F(n3687_16),
    .I0(n3690_15),
    .I1(ff_state[4]),
    .I2(n3687_23),
    .I3(n3687_24) 
);
defparam n3687_s11.INIT=16'hEF00;
  LUT3 n3683_s10 (
    .F(n3683_15),
    .I0(n2043_5),
    .I1(ff_state[0]),
    .I2(ff_dx[8]) 
);
defparam n3683_s10.INIT=8'h40;
  LUT4 n3680_s13 (
    .F(n3680_18),
    .I0(n3680_23),
    .I1(ff_next_state_1_21),
    .I2(ff_state[0]),
    .I3(n3520_99) 
);
defparam n3680_s13.INIT=16'hE000;
  LUT4 n3680_s14 (
    .F(n3680_19),
    .I0(ff_bit_pattern_7_7),
    .I1(n3514_188),
    .I2(ff_state[4]),
    .I3(ff_state[5]) 
);
defparam n3680_s14.INIT=16'hF800;
  LUT2 n3679_s8 (
    .F(n3679_13),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam n3679_s8.INIT=4'h4;
  LUT4 n3679_s9 (
    .F(n3679_14),
    .I0(ff_next_state[2]),
    .I1(ff_next_state[4]),
    .I2(ff_next_state[5]),
    .I3(n3679_15) 
);
defparam n3679_s9.INIT=16'h8000;
  LUT4 n3678_s7 (
    .F(n3678_13),
    .I0(ff_sx[12]),
    .I1(n3678_18),
    .I2(n3678_19),
    .I3(n3678_20) 
);
defparam n3678_s7.INIT=16'h4000;
  LUT3 n3677_s12 (
    .F(n3677_17),
    .I0(n3677_19),
    .I1(n3677_20),
    .I2(ff_state[4]) 
);
defparam n3677_s12.INIT=8'hC5;
  LUT4 n3677_s13 (
    .F(n3677_18),
    .I0(n3514_188),
    .I1(n3677_21),
    .I2(ff_state[4]),
    .I3(n3677_29) 
);
defparam n3677_s13.INIT=16'h303B;
  LUT4 n3569_s152 (
    .F(n3569_182),
    .I0(ff_next_state[5]),
    .I1(n3569_186),
    .I2(ff_state[1]),
    .I3(ff_state[2]) 
);
defparam n3569_s152.INIT=16'h7FF0;
  LUT2 n3569_s153 (
    .F(n3569_183),
    .I0(ff_state[3]),
    .I1(ff_state[4]) 
);
defparam n3569_s153.INIT=4'h4;
  LUT4 n3569_s154 (
    .F(n3569_184),
    .I0(ff_next_state[5]),
    .I1(n3683_15),
    .I2(n5076_8),
    .I3(n3683_19) 
);
defparam n3569_s154.INIT=16'hF800;
  LUT4 n3569_s155 (
    .F(n3569_185),
    .I0(n3569_189),
    .I1(n3570_168),
    .I2(ff_bit_count_2_11),
    .I3(ff_state[5]) 
);
defparam n3569_s155.INIT=16'h004F;
  LUT2 ff_xsel_1_s12 (
    .F(ff_xsel_1_16),
    .I0(ff_state[5]),
    .I1(ff_wait_count_5_16) 
);
defparam ff_xsel_1_s12.INIT=4'h1;
  LUT4 ff_xsel_1_s13 (
    .F(ff_xsel_1_17),
    .I0(ff_next_state_1_18),
    .I1(ff_bit_pattern_7_8),
    .I2(ff_xsel_1_21),
    .I3(ff_source_7_10) 
);
defparam ff_xsel_1_s13.INIT=16'h008F;
  LUT4 ff_cache_vram_address_17_s19 (
    .F(ff_cache_vram_address_17_23),
    .I0(ff_next_state_1_21),
    .I1(ff_cache_vram_wdata_7_20),
    .I2(ff_state[5]),
    .I3(ff_cache_vram_address_17_24) 
);
defparam ff_cache_vram_address_17_s19.INIT=16'h03F5;
  LUT4 ff_state_3_s9 (
    .F(ff_state_3_14),
    .I0(ff_state_3_15),
    .I1(ff_state[2]),
    .I2(n3532_134),
    .I3(ff_state_5_19) 
);
defparam ff_state_3_s9.INIT=16'h00BF;
  LUT4 n288_s2 (
    .F(n288_5),
    .I0(ff_font_address[10]),
    .I1(ff_font_address[9]),
    .I2(ff_font_address[8]),
    .I3(ff_font_address[7]) 
);
defparam n288_s2.INIT=16'h8000;
  LUT3 n536_s4 (
    .F(n536_7),
    .I0(reg_dx[8]),
    .I1(reg_sx[8]),
    .I2(n1877_11) 
);
defparam n536_s4.INIT=8'hAC;
  LUT3 n536_s5 (
    .F(n536_8),
    .I0(n1260_9),
    .I1(n535_10),
    .I2(ff_start) 
);
defparam n536_s5.INIT=8'h0E;
  LUT3 n537_s3 (
    .F(n537_6),
    .I0(reg_dx[7]),
    .I1(reg_sx[7]),
    .I2(n1877_11) 
);
defparam n537_s3.INIT=8'hAC;
  LUT3 n538_s3 (
    .F(n538_6),
    .I0(reg_dx[6]),
    .I1(reg_sx[6]),
    .I2(n1877_11) 
);
defparam n538_s3.INIT=8'hAC;
  LUT3 n539_s3 (
    .F(n539_6),
    .I0(reg_dx[5]),
    .I1(reg_sx[5]),
    .I2(n1877_11) 
);
defparam n539_s3.INIT=8'hAC;
  LUT3 n540_s3 (
    .F(n540_6),
    .I0(reg_dx[4]),
    .I1(reg_sx[4]),
    .I2(n1877_11) 
);
defparam n540_s3.INIT=8'hAC;
  LUT3 n541_s3 (
    .F(n541_6),
    .I0(reg_dx[3]),
    .I1(reg_sx[3]),
    .I2(n1877_11) 
);
defparam n541_s3.INIT=8'hAC;
  LUT3 n542_s3 (
    .F(n542_6),
    .I0(reg_dx[2]),
    .I1(reg_sx[2]),
    .I2(n1877_11) 
);
defparam n542_s3.INIT=8'hAC;
  LUT3 n543_s3 (
    .F(n543_6),
    .I0(reg_dx[1]),
    .I1(reg_sx[1]),
    .I2(n1877_11) 
);
defparam n543_s3.INIT=8'hAC;
  LUT3 n544_s3 (
    .F(n544_6),
    .I0(reg_dx[0]),
    .I1(reg_sx[0]),
    .I2(n1877_11) 
);
defparam n544_s3.INIT=8'hAC;
  LUT4 n649_s3 (
    .F(n649_6),
    .I0(ff_nx[0]),
    .I1(ff_nx[1]),
    .I2(ff_nx[2]),
    .I3(ff_nx[3]) 
);
defparam n649_s3.INIT=16'h0001;
  LUT3 n649_s4 (
    .F(n649_7),
    .I0(ff_nx[4]),
    .I1(ff_nx[5]),
    .I2(ff_nx[6]) 
);
defparam n649_s4.INIT=8'h01;
  LUT2 n649_s5 (
    .F(n649_8),
    .I0(ff_nx[7]),
    .I1(ff_nx[8]) 
);
defparam n649_s5.INIT=4'h1;
  LUT2 n649_s6 (
    .F(n649_9),
    .I0(ff_nx[9]),
    .I1(ff_nx[10]) 
);
defparam n649_s6.INIT=4'h1;
  LUT3 n747_s5 (
    .F(n747_8),
    .I0(n609_1),
    .I1(n629_1),
    .I2(n649_5) 
);
defparam n747_s5.INIT=8'hAC;
  LUT2 n1260_s5 (
    .F(n1260_8),
    .I0(w_line_shift),
    .I1(ff_maj) 
);
defparam n1260_s5.INIT=4'h4;
  LUT3 n1260_s6 (
    .F(n1260_9),
    .I0(n649_5),
    .I1(n1260_10),
    .I2(n1260_11) 
);
defparam n1260_s6.INIT=8'h01;
  LUT3 n1411_s6 (
    .F(n1411_9),
    .I0(n808_4),
    .I1(reg_vram256k_mode),
    .I2(w_next_dy[10]) 
);
defparam n1411_s6.INIT=8'hE0;
  LUT3 n1412_s4 (
    .F(n1412_7),
    .I0(reg_nx_10_9),
    .I1(n1877_13),
    .I2(ff_dy_9_10) 
);
defparam n1412_s4.INIT=8'h01;
  LUT4 n1877_s8 (
    .F(n1877_11),
    .I0(ff_command[0]),
    .I1(ff_command[1]),
    .I2(ff_command[2]),
    .I3(ff_command[3]) 
);
defparam n1877_s8.INIT=16'h4000;
  LUT4 n1877_s9 (
    .F(n1877_12),
    .I0(ff_nx[9]),
    .I1(n649_8),
    .I2(n1878_12),
    .I3(ff_nx[10]) 
);
defparam n1877_s9.INIT=16'hBF40;
  LUT4 n1877_s10 (
    .F(n1877_13),
    .I0(n649_5),
    .I1(n1260_10),
    .I2(n1260_11),
    .I3(n1877_15) 
);
defparam n1877_s10.INIT=16'h0100;
  LUT4 n1879_s7 (
    .F(n1879_10),
    .I0(n1879_12),
    .I1(n1877_14),
    .I2(n1877_11),
    .I3(reg_nx[8]) 
);
defparam n1879_s7.INIT=16'h0807;
  LUT2 n1879_s8 (
    .F(n1879_11),
    .I0(ff_start),
    .I1(ff_ny_10_9) 
);
defparam n1879_s8.INIT=4'h1;
  LUT2 n1880_s6 (
    .F(n1880_9),
    .I0(ff_ny_10_9),
    .I1(n1879_12) 
);
defparam n1880_s6.INIT=4'h4;
  LUT3 n1880_s7 (
    .F(n1880_10),
    .I0(ff_nx[7]),
    .I1(n1878_12),
    .I2(ff_ny_10_9) 
);
defparam n1880_s7.INIT=8'h90;
  LUT4 n1881_s6 (
    .F(n1881_9),
    .I0(ff_nx[4]),
    .I1(ff_nx[5]),
    .I2(n649_6),
    .I3(ff_nx[6]) 
);
defparam n1881_s6.INIT=16'hEF10;
  LUT3 n1883_s6 (
    .F(n1883_9),
    .I0(n1877_11),
    .I1(reg_nx[4]),
    .I2(n1879_12) 
);
defparam n1883_s6.INIT=8'h41;
  LUT4 n1883_s7 (
    .F(n1883_10),
    .I0(n1877_11),
    .I1(reg_nx[4]),
    .I2(n1880_9),
    .I3(ff_start) 
);
defparam n1883_s7.INIT=16'h4100;
  LUT2 n1884_s6 (
    .F(n1884_9),
    .I0(reg_nx[1]),
    .I1(reg_nx[0]) 
);
defparam n1884_s6.INIT=4'h1;
  LUT4 n1884_s7 (
    .F(n1884_10),
    .I0(ff_nx[0]),
    .I1(ff_nx[1]),
    .I2(ff_nx[2]),
    .I3(ff_nx[3]) 
);
defparam n1884_s7.INIT=16'h01FE;
  LUT4 n1885_s6 (
    .F(n1885_9),
    .I0(ff_nx[0]),
    .I1(ff_nx[1]),
    .I2(ff_nx[2]),
    .I3(ff_ny_10_9) 
);
defparam n1885_s6.INIT=16'h1E00;
  LUT2 n1886_s7 (
    .F(n1886_10),
    .I0(n1877_11),
    .I1(n1886_12) 
);
defparam n1886_s7.INIT=4'h1;
  LUT3 n1886_s8 (
    .F(n1886_11),
    .I0(n1886_12),
    .I1(reg_nx[1]),
    .I2(ff_ny_10_9) 
);
defparam n1886_s8.INIT=8'hCA;
  LUT4 n1887_s7 (
    .F(n1887_10),
    .I0(n1821_2),
    .I1(n1877_13),
    .I2(n1887_17),
    .I3(ff_start) 
);
defparam n1887_s7.INIT=16'h0F77;
  LUT3 n2032_s5 (
    .F(n2032_8),
    .I0(ff_start),
    .I1(n808_4),
    .I2(reg_nx_10_10) 
);
defparam n2032_s5.INIT=8'h40;
  LUT3 n2033_s4 (
    .F(n2033_7),
    .I0(ff_ny[8]),
    .I1(n2124_6),
    .I2(ff_ny[9]) 
);
defparam n2033_s4.INIT=8'hB4;
  LUT3 n2046_s5 (
    .F(n2046_8),
    .I0(n2049_7),
    .I1(n2046_9),
    .I2(ff_ny[7]) 
);
defparam n2046_s5.INIT=8'h78;
  LUT4 n2047_s4 (
    .F(n2047_7),
    .I0(ff_ny[4]),
    .I1(ff_ny[5]),
    .I2(n2049_7),
    .I3(ff_ny[6]) 
);
defparam n2047_s4.INIT=16'hEF10;
  LUT3 n2048_s4 (
    .F(n2048_7),
    .I0(ff_ny[4]),
    .I1(n2049_7),
    .I2(ff_ny[5]) 
);
defparam n2048_s4.INIT=8'hB4;
  LUT4 n2049_s4 (
    .F(n2049_7),
    .I0(ff_ny[0]),
    .I1(ff_ny[1]),
    .I2(ff_ny[2]),
    .I3(ff_ny[3]) 
);
defparam n2049_s4.INIT=16'h0001;
  LUT4 n2050_s4 (
    .F(n2050_7),
    .I0(ff_ny[0]),
    .I1(ff_ny[1]),
    .I2(ff_ny[2]),
    .I3(ff_ny[3]) 
);
defparam n2050_s4.INIT=16'hFE01;
  LUT3 n2051_s4 (
    .F(n2051_7),
    .I0(ff_ny[0]),
    .I1(ff_ny[1]),
    .I2(ff_ny[2]) 
);
defparam n2051_s4.INIT=8'hE1;
  LUT3 n2124_s3 (
    .F(n2124_6),
    .I0(ff_ny[7]),
    .I1(n2049_7),
    .I2(n2046_9) 
);
defparam n2124_s3.INIT=8'h40;
  LUT2 n3688_s12 (
    .F(n3688_15),
    .I0(ff_state[1]),
    .I1(ff_state[2]) 
);
defparam n3688_s12.INIT=4'h4;
  LUT4 n3688_s13 (
    .F(n3688_16),
    .I0(n1260_10),
    .I1(n1260_11),
    .I2(n649_5),
    .I3(reg_nx_10_10) 
);
defparam n3688_s13.INIT=16'hFE00;
  LUT4 n3688_s14 (
    .F(n3688_17),
    .I0(n3688_26),
    .I1(reg_command_high_speed_mode),
    .I2(n3691_16),
    .I3(n3688_27) 
);
defparam n3688_s14.INIT=16'hCF05;
  LUT2 n3688_s15 (
    .F(n3688_18),
    .I0(ff_state[3]),
    .I1(ff_state[4]) 
);
defparam n3688_s15.INIT=4'h1;
  LUT4 n3688_s17 (
    .F(n3688_20),
    .I0(n3571_160),
    .I1(n3688_16),
    .I2(ff_state[0]),
    .I3(ff_bit_count_2_11) 
);
defparam n3688_s17.INIT=16'h0D00;
  LUT2 n3688_s20 (
    .F(n3688_23),
    .I0(n3688_16),
    .I1(n3688_30) 
);
defparam n3688_s20.INIT=4'h1;
  LUT4 n3688_s21 (
    .F(n3688_24),
    .I0(n3688_31),
    .I1(ff_state[3]),
    .I2(ff_state[2]),
    .I3(ff_bit_pattern_7_7) 
);
defparam n3688_s21.INIT=16'hC200;
  LUT3 n3688_s22 (
    .F(n3688_25),
    .I0(n3688_48),
    .I1(n3688_33),
    .I2(ff_start) 
);
defparam n3688_s22.INIT=8'h0D;
  LUT3 n3690_s12 (
    .F(n3690_15),
    .I0(n3688_26),
    .I1(ff_state[0]),
    .I2(n3690_29) 
);
defparam n3690_s12.INIT=8'hD0;
  LUT4 n3690_s13 (
    .F(n3690_16),
    .I0(n3688_26),
    .I1(n3679_13),
    .I2(ff_next_state_5_22),
    .I3(n3560_144) 
);
defparam n3690_s13.INIT=16'hF400;
  LUT4 n3690_s14 (
    .F(n3690_17),
    .I0(n1260_9),
    .I1(reg_nx_10_10),
    .I2(ff_state[0]),
    .I3(n3690_21) 
);
defparam n3690_s14.INIT=16'hBF00;
  LUT4 n3690_s15 (
    .F(n3690_18),
    .I0(ff_start),
    .I1(n3690_22),
    .I2(n3690_23),
    .I3(n3690_24) 
);
defparam n3690_s15.INIT=16'h0001;
  LUT4 n3691_s12 (
    .F(n3691_15),
    .I0(n3688_31),
    .I1(n3691_24),
    .I2(ff_wait_counter_7_21),
    .I3(n3571_160) 
);
defparam n3691_s12.INIT=16'h0DCC;
  LUT2 n3691_s13 (
    .F(n3691_16),
    .I0(ff_state[1]),
    .I1(ff_state[0]) 
);
defparam n3691_s13.INIT=4'h4;
  LUT4 n3691_s14 (
    .F(n3691_17),
    .I0(n3688_26),
    .I1(ff_state[2]),
    .I2(n1260_9),
    .I3(n3679_13) 
);
defparam n3691_s14.INIT=16'h0B00;
  LUT4 n3691_s17 (
    .F(n3691_20),
    .I0(n3678_14),
    .I1(ff_cache_flush_start_14),
    .I2(ff_cache_flush_start_22),
    .I3(n3678_34) 
);
defparam n3691_s17.INIT=16'h0100;
  LUT4 n3691_s18 (
    .F(n3691_21),
    .I0(n3691_26),
    .I1(n3532_134),
    .I2(ff_start),
    .I3(n3691_27) 
);
defparam n3691_s18.INIT=16'h0B00;
  LUT2 n3691_s19 (
    .F(n3691_22),
    .I0(ff_command[2]),
    .I1(ff_command[3]) 
);
defparam n3691_s19.INIT=4'h1;
  LUT2 n3692_s10 (
    .F(n3692_13),
    .I0(ff_state[3]),
    .I1(ff_cache_flush_start_20) 
);
defparam n3692_s10.INIT=4'h4;
  LUT3 n3692_s11 (
    .F(n3692_14),
    .I0(ff_start),
    .I1(n3692_20),
    .I2(n3692_21) 
);
defparam n3692_s11.INIT=8'h01;
  LUT4 n3692_s13 (
    .F(n3692_16),
    .I0(n3691_16),
    .I1(ff_cache_vram_write_20),
    .I2(n3688_16),
    .I3(n3688_30) 
);
defparam n3692_s13.INIT=16'h00FE;
  LUT3 n3692_s16 (
    .F(n3692_19),
    .I0(n3688_26),
    .I1(ff_state[0]),
    .I2(n3692_27) 
);
defparam n3692_s16.INIT=8'hD0;
  LUT2 n5076_s5 (
    .F(n5076_8),
    .I0(ff_state[0]),
    .I1(ff_state[2]) 
);
defparam n5076_s5.INIT=4'h1;
  LUT2 n3514_s154 (
    .F(n3514_188),
    .I0(ff_state[3]),
    .I1(ff_state[2]) 
);
defparam n3514_s154.INIT=4'h4;
  LUT4 n3514_s155 (
    .F(n3514_189),
    .I0(ff_cache_vram_write),
    .I1(ff_state[3]),
    .I2(ff_cache_vram_wdata_7_20),
    .I3(ff_state[0]) 
);
defparam n3514_s155.INIT=16'h1003;
  LUT4 n3515_s105 (
    .F(n3515_111),
    .I0(n3515_118),
    .I1(w_status_color[3]),
    .I2(n566_31),
    .I3(n3515_119) 
);
defparam n3515_s105.INIT=16'h0007;
  LUT2 n3515_s106 (
    .F(n3515_112),
    .I0(n566_31),
    .I1(n3521_103) 
);
defparam n3515_s106.INIT=4'h8;
  LUT3 n3515_s107 (
    .F(n3515_113),
    .I0(n566_31),
    .I1(ff_dx[1]),
    .I2(ff_dx[0]) 
);
defparam n3515_s107.INIT=8'h07;
  LUT4 n3515_s109 (
    .F(n3515_115),
    .I0(n3515_118),
    .I1(n3515_120),
    .I2(w_status_color[7]),
    .I3(n3515_121) 
);
defparam n3515_s109.INIT=16'h0BBB;
  LUT4 n3515_s110 (
    .F(n3515_116),
    .I0(n3515_118),
    .I1(w_status_color[7]),
    .I2(n3515_122),
    .I3(n770_5) 
);
defparam n3515_s110.INIT=16'h0700;
  LUT3 n3515_s111 (
    .F(n3515_117),
    .I0(ff_state[3]),
    .I1(ff_state[5]),
    .I2(ff_state[4]) 
);
defparam n3515_s111.INIT=8'hE3;
  LUT3 n3516_s95 (
    .F(n3516_101),
    .I0(n3516_103),
    .I1(n3522_103),
    .I2(n566_31) 
);
defparam n3516_s95.INIT=8'hCA;
  LUT4 n3516_s96 (
    .F(n3516_102),
    .I0(n3516_104),
    .I1(ff_source[6]),
    .I2(n3516_105),
    .I3(n3516_106) 
);
defparam n3516_s96.INIT=16'h1F00;
  LUT3 n3517_s95 (
    .F(n3517_101),
    .I0(n3521_103),
    .I1(ff_read_byte[5]),
    .I2(n3517_103) 
);
defparam n3517_s95.INIT=8'h3A;
  LUT4 n3517_s96 (
    .F(n3517_102),
    .I0(n3517_111),
    .I1(n3517_105),
    .I2(n3517_109),
    .I3(w_status_color[5]) 
);
defparam n3517_s96.INIT=16'h2435;
  LUT3 n3518_s95 (
    .F(n3518_101),
    .I0(n3522_103),
    .I1(ff_read_byte[4]),
    .I2(n3517_103) 
);
defparam n3518_s95.INIT=8'hC5;
  LUT4 n3518_s96 (
    .F(n3518_102),
    .I0(n3518_107),
    .I1(n3518_104),
    .I2(n3517_109),
    .I3(w_status_color[4]) 
);
defparam n3518_s96.INIT=16'h2435;
  LUT4 n3519_s96 (
    .F(n3519_102),
    .I0(reg_screen_mode[3]),
    .I1(ff_dx[1]),
    .I2(ff_dx[0]),
    .I3(n566_31) 
);
defparam n3519_s96.INIT=16'hFB0F;
  LUT4 n3519_s97 (
    .F(n3519_103),
    .I0(n3515_118),
    .I1(w_status_color[3]),
    .I2(n3515_119),
    .I3(n770_5) 
);
defparam n3519_s97.INIT=16'h0700;
  LUT4 n3519_s98 (
    .F(n3519_104),
    .I0(ff_state[5]),
    .I1(ff_state[3]),
    .I2(n3519_106),
    .I3(ff_state[4]) 
);
defparam n3519_s98.INIT=16'hFCA0;
  LUT3 n3519_s99 (
    .F(n3519_105),
    .I0(ff_color[3]),
    .I1(ff_state[5]),
    .I2(ff_state[4]) 
);
defparam n3519_s99.INIT=8'h3E;
  LUT4 n3520_s96 (
    .F(n3520_102),
    .I0(ff_state[3]),
    .I1(n3516_103),
    .I2(n770_5),
    .I3(n3520_104) 
);
defparam n3520_s96.INIT=16'hBF00;
  LUT3 n3521_s96 (
    .F(n3521_102),
    .I0(ff_color[1]),
    .I1(ff_read_byte[1]),
    .I2(ff_state[5]) 
);
defparam n3521_s96.INIT=8'hCA;
  LUT4 n3521_s97 (
    .F(n3521_103),
    .I0(n3521_106),
    .I1(w_status_color[1]),
    .I2(n3521_107),
    .I3(n3515_118) 
);
defparam n3521_s97.INIT=16'h030A;
  LUT2 n3521_s99 (
    .F(n3521_105),
    .I0(ff_state[3]),
    .I1(n3521_108) 
);
defparam n3521_s99.INIT=4'h1;
  LUT3 n3522_s96 (
    .F(n3522_102),
    .I0(ff_color[0]),
    .I1(ff_read_byte[0]),
    .I2(ff_state[5]) 
);
defparam n3522_s96.INIT=8'hCA;
  LUT4 n3522_s97 (
    .F(n3522_103),
    .I0(n3522_104),
    .I1(w_status_color[0]),
    .I2(n3522_105),
    .I3(n3515_118) 
);
defparam n3522_s97.INIT=16'h030A;
  LUT4 n3526_s130 (
    .F(n3526_178),
    .I0(n1260_9),
    .I1(reg_nx_10_10),
    .I2(ff_state[0]),
    .I3(n3526_191) 
);
defparam n3526_s130.INIT=16'hBF00;
  LUT4 n3526_s131 (
    .F(n3526_179),
    .I0(n3688_31),
    .I1(ff_state[0]),
    .I2(n3526_189),
    .I3(ff_state[3]) 
);
defparam n3526_s131.INIT=16'h004F;
  LUT3 n3526_s132 (
    .F(n3526_180),
    .I0(ff_cache_vram_valid_19),
    .I1(n3688_16),
    .I2(n3526_187) 
);
defparam n3526_s132.INIT=8'hD0;
  LUT4 n3526_s133 (
    .F(n3526_181),
    .I0(n3560_144),
    .I1(reg_command_high_speed_mode),
    .I2(n3573_169),
    .I3(n3688_27) 
);
defparam n3526_s133.INIT=16'hF800;
  LUT4 n3526_s134 (
    .F(n3526_182),
    .I0(ff_state[1]),
    .I1(n3690_22),
    .I2(n3520_99),
    .I3(ff_start) 
);
defparam n3526_s134.INIT=16'h004F;
  LUT4 n3532_s120 (
    .F(n3532_136),
    .I0(ff_wait_counter[4]),
    .I1(ff_wait_counter[5]),
    .I2(ff_wait_counter[6]),
    .I3(n3535_124) 
);
defparam n3532_s120.INIT=16'h0100;
  LUT2 n3534_s106 (
    .F(n3534_122),
    .I0(ff_wait_counter[4]),
    .I1(n3535_124) 
);
defparam n3534_s106.INIT=4'h4;
  LUT3 n3543_s156 (
    .F(n3543_160),
    .I0(ff_dy[10]),
    .I1(ff_dy[9]),
    .I2(ff_next_vram1_3_9) 
);
defparam n3543_s156.INIT=8'hAC;
  LUT4 n3543_s158 (
    .F(n3543_162),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n3543_s158.INIT=16'h7DC3;
  LUT3 n3544_s140 (
    .F(n3544_144),
    .I0(n3544_147),
    .I1(n3544_148),
    .I2(n566_31) 
);
defparam n3544_s140.INIT=8'hCA;
  LUT3 n3544_s141 (
    .F(n3544_145),
    .I0(ff_dy[8]),
    .I1(ff_dy[9]),
    .I2(ff_next_vram1_3_9) 
);
defparam n3544_s141.INIT=8'hCA;
  LUT4 n3544_s142 (
    .F(n3544_146),
    .I0(ff_dx[0]),
    .I1(n3544_149),
    .I2(n2043_5),
    .I3(ff_next_vram1_3_9) 
);
defparam n3544_s142.INIT=16'hCCCA;
  LUT3 n3545_s139 (
    .F(n3545_143),
    .I0(ff_sy[15]),
    .I1(ff_sy[16]),
    .I2(n854_31) 
);
defparam n3545_s139.INIT=8'hCA;
  LUT3 n3546_s139 (
    .F(n3546_143),
    .I0(ff_sy[14]),
    .I1(ff_sy[15]),
    .I2(n854_31) 
);
defparam n3546_s139.INIT=8'hCA;
  LUT3 n3547_s139 (
    .F(n3547_143),
    .I0(ff_sy[13]),
    .I1(ff_sy[14]),
    .I2(n854_31) 
);
defparam n3547_s139.INIT=8'hCA;
  LUT3 n3548_s139 (
    .F(n3548_143),
    .I0(ff_sy[12]),
    .I1(ff_sy[13]),
    .I2(n854_31) 
);
defparam n3548_s139.INIT=8'hCA;
  LUT3 n3549_s139 (
    .F(n3549_143),
    .I0(ff_sy[11]),
    .I1(ff_sy[12]),
    .I2(n854_31) 
);
defparam n3549_s139.INIT=8'hCA;
  LUT3 n3550_s139 (
    .F(n3550_143),
    .I0(ff_sy[10]),
    .I1(ff_sy[11]),
    .I2(n854_31) 
);
defparam n3550_s139.INIT=8'hCA;
  LUT3 n3551_s139 (
    .F(n3551_143),
    .I0(ff_sy[9]),
    .I1(ff_sy[10]),
    .I2(n854_31) 
);
defparam n3551_s139.INIT=8'hCA;
  LUT3 n3552_s139 (
    .F(n3552_143),
    .I0(ff_sy[8]),
    .I1(ff_sy[9]),
    .I2(n854_31) 
);
defparam n3552_s139.INIT=8'hCA;
  LUT3 n3553_s139 (
    .F(n3553_143),
    .I0(n3553_145),
    .I1(ff_dy[0]),
    .I2(n854_31) 
);
defparam n3553_s139.INIT=8'h35;
  LUT3 n3553_s140 (
    .F(n3553_144),
    .I0(ff_sx[16]),
    .I1(ff_sx[15]),
    .I2(n2043_5) 
);
defparam n3553_s140.INIT=8'hAC;
  LUT3 n3554_s139 (
    .F(n3554_143),
    .I0(n3555_146),
    .I1(n3553_145),
    .I2(n566_31) 
);
defparam n3554_s139.INIT=8'hCA;
  LUT3 n3554_s140 (
    .F(n3554_144),
    .I0(n3554_145),
    .I1(ff_sx[15]),
    .I2(n3554_148) 
);
defparam n3554_s140.INIT=8'hCA;
  LUT2 n3555_s140 (
    .F(n3555_144),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam n3555_s140.INIT=4'h1;
  LUT3 n3555_s141 (
    .F(n3555_145),
    .I0(n3555_148),
    .I1(ff_dx[6]),
    .I2(n3554_148) 
);
defparam n3555_s141.INIT=8'hCA;
  LUT3 n3555_s142 (
    .F(n3555_146),
    .I0(n3555_149),
    .I1(ff_dx[7]),
    .I2(n3554_148) 
);
defparam n3555_s142.INIT=8'hCA;
  LUT3 n3555_s143 (
    .F(n3555_147),
    .I0(n3555_150),
    .I1(ff_sx[14]),
    .I2(n3554_148) 
);
defparam n3555_s143.INIT=8'hCA;
  LUT3 n3556_s139 (
    .F(n3556_143),
    .I0(n3556_145),
    .I1(ff_dx[5]),
    .I2(n3554_148) 
);
defparam n3556_s139.INIT=8'hCA;
  LUT3 n3556_s140 (
    .F(n3556_144),
    .I0(n3556_146),
    .I1(ff_sx[13]),
    .I2(n3554_148) 
);
defparam n3556_s140.INIT=8'hCA;
  LUT3 n3557_s139 (
    .F(n3557_143),
    .I0(n3557_145),
    .I1(ff_dx[4]),
    .I2(n3554_148) 
);
defparam n3557_s139.INIT=8'hCA;
  LUT3 n3557_s140 (
    .F(n3557_144),
    .I0(n3557_146),
    .I1(ff_sx[12]),
    .I2(n3554_148) 
);
defparam n3557_s140.INIT=8'hCA;
  LUT3 n3558_s139 (
    .F(n3558_143),
    .I0(n3558_145),
    .I1(ff_dx[3]),
    .I2(n3554_148) 
);
defparam n3558_s139.INIT=8'hCA;
  LUT3 n3558_s140 (
    .F(n3558_144),
    .I0(n3558_146),
    .I1(ff_sx[11]),
    .I2(n3554_148) 
);
defparam n3558_s140.INIT=8'hCA;
  LUT3 n3559_s139 (
    .F(n3559_143),
    .I0(n3559_145),
    .I1(ff_dx[2]),
    .I2(n3554_148) 
);
defparam n3559_s139.INIT=8'hCA;
  LUT3 n3559_s140 (
    .F(n3559_144),
    .I0(n3559_146),
    .I1(ff_sx[10]),
    .I2(n3554_148) 
);
defparam n3559_s140.INIT=8'hCA;
  LUT2 n3560_s140 (
    .F(n3560_144),
    .I0(ff_state[2]),
    .I1(ff_state[3]) 
);
defparam n3560_s140.INIT=4'h1;
  LUT3 n3560_s141 (
    .F(n3560_145),
    .I0(n3544_148),
    .I1(n3559_144),
    .I2(n566_31) 
);
defparam n3560_s141.INIT=8'h35;
  LUT3 n3571_s131 (
    .F(n3571_159),
    .I0(ff_state[0]),
    .I1(ff_next_state[3]),
    .I2(reg_command_high_speed_mode) 
);
defparam n3571_s131.INIT=8'h10;
  LUT2 n3571_s132 (
    .F(n3571_160),
    .I0(ff_state[2]),
    .I1(ff_state[1]) 
);
defparam n3571_s132.INIT=4'h4;
  LUT3 n3571_s133 (
    .F(n3571_161),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[2]) 
);
defparam n3571_s133.INIT=8'h10;
  LUT4 n3571_s134 (
    .F(n3571_162),
    .I0(n2043_5),
    .I1(ff_next_state[3]),
    .I2(ff_dx[8]),
    .I3(ff_state[0]) 
);
defparam n3571_s134.INIT=16'hBF00;
  LUT4 n3571_s135 (
    .F(n3571_163),
    .I0(ff_state[3]),
    .I1(ff_cache_vram_valid_19),
    .I2(n3571_164),
    .I3(ff_state[4]) 
);
defparam n3571_s135.INIT=16'hFE00;
  LUT4 n3572_s126 (
    .F(n3572_150),
    .I0(ff_state[3]),
    .I1(n3555_144),
    .I2(ff_state[2]),
    .I3(reg_command_high_speed_mode) 
);
defparam n3572_s126.INIT=16'hEE0F;
  LUT3 n3572_s127 (
    .F(n3572_151),
    .I0(n3572_154),
    .I1(ff_state[2]),
    .I2(ff_state[4]) 
);
defparam n3572_s127.INIT=8'hB0;
  LUT3 n3572_s129 (
    .F(n3572_153),
    .I0(n3572_156),
    .I1(ff_state[3]),
    .I2(n3572_159) 
);
defparam n3572_s129.INIT=8'hE0;
  LUT2 n3573_s139 (
    .F(n3573_169),
    .I0(ff_state[3]),
    .I1(ff_state[1]) 
);
defparam n3573_s139.INIT=4'h4;
  LUT4 n3573_s141 (
    .F(n3573_171),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n3573_s141.INIT=16'hFD43;
  LUT4 n3574_s140 (
    .F(n3574_166),
    .I0(ff_state[4]),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(ff_state[1]) 
);
defparam n3574_s140.INIT=16'hE3FD;
  LUT2 n3574_s141 (
    .F(n3574_167),
    .I0(ff_state[0]),
    .I1(ff_state[3]) 
);
defparam n3574_s141.INIT=4'h1;
  LUT4 n3575_s113 (
    .F(n3575_117),
    .I0(ff_state[1]),
    .I1(ff_state[3]),
    .I2(ff_state[0]),
    .I3(ff_state[2]) 
);
defparam n3575_s113.INIT=16'hED03;
  LUT3 ff_font_address_17_s5 (
    .F(ff_font_address_17_9),
    .I0(ff_bit_count[0]),
    .I1(ff_bit_count[1]),
    .I2(ff_bit_count[2]) 
);
defparam ff_font_address_17_s5.INIT=8'h01;
  LUT4 reg_nx_10_s6 (
    .F(reg_nx_10_10),
    .I0(ff_ny[7]),
    .I1(n2049_7),
    .I2(n2046_9),
    .I3(reg_nx_10_11) 
);
defparam reg_nx_10_s6.INIT=16'h4000;
  LUT4 ff_bit_count_2_s6 (
    .F(ff_bit_count_2_10),
    .I0(w_status_transfer_ready),
    .I1(ff_state[2]),
    .I2(ff_state[5]),
    .I3(ff_state[0]) 
);
defparam ff_bit_count_2_s6.INIT=16'hFB0F;
  LUT2 ff_bit_count_2_s7 (
    .F(ff_bit_count_2_11),
    .I0(ff_state[4]),
    .I1(ff_state[3]) 
);
defparam ff_bit_count_2_s7.INIT=4'h4;
  LUT4 n3678_s8 (
    .F(n3678_14),
    .I0(n2043_5),
    .I1(w_status_border_position[8]),
    .I2(ff_sx[9]),
    .I3(n3571_161) 
);
defparam n3678_s8.INIT=16'hF400;
  LUT3 ff_dy_9_s6 (
    .F(ff_dy_9_10),
    .I0(ff_maj),
    .I1(w_line_shift),
    .I2(ff_ny_10_9) 
);
defparam ff_dy_9_s6.INIT=8'h10;
  LUT4 ff_ny_10_s7 (
    .F(ff_ny_10_11),
    .I0(reg_nx_10_10),
    .I1(n1260_9),
    .I2(ff_font_address_17_9),
    .I3(n808_4) 
);
defparam ff_ny_10_s7.INIT=16'h0FEE;
  LUT4 ff_source_7_s6 (
    .F(ff_source_7_10),
    .I0(ff_state[0]),
    .I1(ff_state[3]),
    .I2(n3514_186),
    .I3(ff_source_7_13) 
);
defparam ff_source_7_s6.INIT=16'h6000;
  LUT2 ff_source_7_s7 (
    .F(ff_source_7_11),
    .I0(n3692_31),
    .I1(ff_state[4]) 
);
defparam ff_source_7_s7.INIT=4'h4;
  LUT3 ff_cache_vram_wdata_7_s13 (
    .F(ff_cache_vram_wdata_7_17),
    .I0(ff_state[2]),
    .I1(ff_state[0]),
    .I2(ff_state[3]) 
);
defparam ff_cache_vram_wdata_7_s13.INIT=8'hB0;
  LUT4 ff_cache_vram_wdata_7_s14 (
    .F(ff_cache_vram_wdata_7_18),
    .I0(ff_state[5]),
    .I1(ff_state[3]),
    .I2(ff_state[4]),
    .I3(ff_state[0]) 
);
defparam ff_cache_vram_wdata_7_s14.INIT=16'h3FFD;
  LUT2 ff_cache_vram_wdata_7_s16 (
    .F(ff_cache_vram_wdata_7_20),
    .I0(ff_state[1]),
    .I1(ff_state[2]) 
);
defparam ff_cache_vram_wdata_7_s16.INIT=4'h6;
  LUT3 ff_cache_vram_wdata_7_s17 (
    .F(ff_cache_vram_wdata_7_21),
    .I0(ff_cache_vram_valid),
    .I1(ff_start),
    .I2(ff_cache_vram_wdata_7_22) 
);
defparam ff_cache_vram_wdata_7_s17.INIT=8'h01;
  LUT3 ff_state_5_s10 (
    .F(ff_state_5_15),
    .I0(w_cache_vram_rdata_en),
    .I1(ff_state[0]),
    .I2(ff_state_5_17) 
);
defparam ff_state_5_s10.INIT=8'hD0;
  LUT2 ff_state_5_s11 (
    .F(ff_state_5_16),
    .I0(ff_state[0]),
    .I1(w_status_transfer_ready) 
);
defparam ff_state_5_s11.INIT=4'h8;
  LUT4 ff_cache_flush_start_s9 (
    .F(ff_cache_flush_start_14),
    .I0(n2043_5),
    .I1(ff_dx[8]),
    .I2(ff_state[2]),
    .I3(n3691_16) 
);
defparam ff_cache_flush_start_s9.INIT=16'h4F00;
  LUT4 ff_cache_flush_start_s11 (
    .F(ff_cache_flush_start_16),
    .I0(ff_state[0]),
    .I1(ff_cache_flush_start_18),
    .I2(w_cache_vram_rdata_en),
    .I3(ff_state_5_17) 
);
defparam ff_cache_flush_start_s11.INIT=16'hEF00;
  LUT4 ff_wait_count_5_s10 (
    .F(ff_wait_count_5_15),
    .I0(w_status_transfer_ready),
    .I1(ff_state[1]),
    .I2(ff_state[0]),
    .I3(ff_state[2]) 
);
defparam ff_wait_count_5_s10.INIT=16'hFC2F;
  LUT4 ff_wait_count_5_s11 (
    .F(ff_wait_count_5_16),
    .I0(n3678_14),
    .I1(ff_next_state_1_19),
    .I2(n3688_18),
    .I3(ff_wait_count_5_17) 
);
defparam ff_wait_count_5_s11.INIT=16'h001F;
  LUT4 ff_wait_counter_7_s14 (
    .F(ff_wait_counter_7_18),
    .I0(ff_wait_counter_7_22),
    .I1(ff_state[0]),
    .I2(ff_wait_counter_7_26),
    .I3(ff_state[4]) 
);
defparam ff_wait_counter_7_s14.INIT=16'hF53F;
  LUT4 ff_wait_counter_7_s15 (
    .F(ff_wait_counter_7_19),
    .I0(ff_state[1]),
    .I1(ff_state[3]),
    .I2(ff_wait_counter_7_24),
    .I3(ff_state[2]) 
);
defparam ff_wait_counter_7_s15.INIT=16'h0E01;
  LUT4 ff_wait_counter_7_s16 (
    .F(ff_wait_counter_7_20),
    .I0(reg_command_high_speed_mode),
    .I1(ff_cache_vram_wdata_7_28),
    .I2(ff_state[2]),
    .I3(n3570_162) 
);
defparam ff_wait_counter_7_s16.INIT=16'h4F00;
  LUT2 ff_wait_counter_7_s17 (
    .F(ff_wait_counter_7_21),
    .I0(ff_state[0]),
    .I1(reg_command_high_speed_mode) 
);
defparam ff_wait_counter_7_s17.INIT=4'h1;
  LUT4 ff_next_state_2_s12 (
    .F(ff_next_state_2_16),
    .I0(reg_command_high_speed_mode),
    .I1(ff_next_state_2_18),
    .I2(ff_next_state_2_25),
    .I3(ff_bit_pattern_7_9) 
);
defparam ff_next_state_2_s12.INIT=16'h4F00;
  LUT4 ff_next_state_2_s13 (
    .F(ff_next_state_2_17),
    .I0(ff_cache_vram_wdata_7_20),
    .I1(ff_wait_counter_7_21),
    .I2(n3687_22),
    .I3(ff_next_state_2_20) 
);
defparam ff_next_state_2_s13.INIT=16'h008F;
  LUT4 ff_next_state_1_s13 (
    .F(ff_next_state_1_17),
    .I0(n2043_5),
    .I1(ff_cache_vram_write_20),
    .I2(ff_dx[8]),
    .I3(ff_state[0]) 
);
defparam ff_next_state_1_s13.INIT=16'h1000;
  LUT3 ff_next_state_1_s14 (
    .F(ff_next_state_1_18),
    .I0(n3688_16),
    .I1(w_status_transfer_ready),
    .I2(ff_state[0]) 
);
defparam ff_next_state_1_s14.INIT=8'hCA;
  LUT2 ff_next_state_1_s15 (
    .F(ff_next_state_1_19),
    .I0(ff_state[1]),
    .I1(ff_state[2]) 
);
defparam ff_next_state_1_s15.INIT=4'h1;
  LUT4 ff_count_valid_s14 (
    .F(ff_count_valid_19),
    .I0(ff_state[4]),
    .I1(ff_cache_vram_wdata_7_28),
    .I2(ff_state[2]),
    .I3(ff_count_valid_24) 
);
defparam ff_count_valid_s14.INIT=16'hEF00;
  LUT4 ff_count_valid_s16 (
    .F(ff_count_valid_21),
    .I0(n3555_144),
    .I1(n3691_23),
    .I2(n3532_134),
    .I3(ff_cache_vram_valid) 
);
defparam ff_count_valid_s16.INIT=16'h004F;
  LUT3 ff_cache_vram_valid_s14 (
    .F(ff_cache_vram_valid_19),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[2]) 
);
defparam ff_cache_vram_valid_s14.INIT=8'h01;
  LUT4 ff_cache_vram_valid_s15 (
    .F(ff_cache_vram_valid_20),
    .I0(n3691_16),
    .I1(ff_cache_vram_write_20),
    .I2(ff_state[4]),
    .I3(ff_state[5]) 
);
defparam ff_cache_vram_valid_s15.INIT=16'hFE0F;
  LUT4 ff_cache_vram_valid_s16 (
    .F(ff_cache_vram_valid_21),
    .I0(ff_state[0]),
    .I1(ff_state[3]),
    .I2(ff_cache_vram_wdata_7_20),
    .I3(ff_state[4]) 
);
defparam ff_cache_vram_valid_s16.INIT=16'h53CC;
  LUT3 ff_cache_vram_valid_s17 (
    .F(ff_cache_vram_valid_22),
    .I0(ff_cache_vram_valid_23),
    .I1(ff_state[5]),
    .I2(ff_cache_vram_valid) 
);
defparam ff_cache_vram_valid_s17.INIT=8'h0B;
  LUT4 ff_cache_vram_write_s19 (
    .F(ff_cache_vram_write_23),
    .I0(n3678_38),
    .I1(ff_wait_count_5_17),
    .I2(ff_cache_vram_wdata_7_21),
    .I3(ff_cache_vram_write_27) 
);
defparam ff_cache_vram_write_s19.INIT=16'h1000;
  LUT4 n3570_s131 (
    .F(n3570_159),
    .I0(ff_state[3]),
    .I1(n3570_160),
    .I2(ff_cache_vram_wdata_7_20),
    .I3(n3573_168) 
);
defparam n3570_s131.INIT=16'hFE00;
  LUT4 n535_s5 (
    .F(n535_10),
    .I0(ff_command[0]),
    .I1(ff_command[3]),
    .I2(ff_command[2]),
    .I3(ff_command[1]) 
);
defparam n535_s5.INIT=16'h1000;
  LUT3 n3687_s12 (
    .F(n3687_17),
    .I0(n3688_31),
    .I1(ff_state[0]),
    .I2(n3526_189) 
);
defparam n3687_s12.INIT=8'hB0;
  LUT4 n3687_s13 (
    .F(n3687_18),
    .I0(reg_command_high_speed_mode),
    .I1(n3514_192),
    .I2(ff_state[1]),
    .I3(n3569_183) 
);
defparam n3687_s13.INIT=16'h7F00;
  LUT4 n3687_s14 (
    .F(n3687_19),
    .I0(n3690_22),
    .I1(ff_state[4]),
    .I2(ff_state[5]),
    .I3(n5076_8) 
);
defparam n3687_s14.INIT=16'h31F3;
  LUT4 n3687_s15 (
    .F(n3687_20),
    .I0(ff_wait_counter_7_21),
    .I1(ff_state[1]),
    .I2(n3678_36),
    .I3(ff_state[2]) 
);
defparam n3687_s15.INIT=16'h0D00;
  LUT2 n3687_s17 (
    .F(n3687_22),
    .I0(ff_state[3]),
    .I1(ff_state[4]) 
);
defparam n3687_s17.INIT=4'h8;
  LUT4 n3687_s18 (
    .F(n3687_23),
    .I0(n3688_26),
    .I1(n3687_25),
    .I2(n1260_9),
    .I3(n3692_39) 
);
defparam n3687_s18.INIT=16'hB0BB;
  LUT4 n3687_s19 (
    .F(n3687_24),
    .I0(ff_next_state[5]),
    .I1(n3688_28),
    .I2(n3688_29),
    .I3(ff_state[5]) 
);
defparam n3687_s19.INIT=16'h4F00;
  LUT4 n3679_s10 (
    .F(n3679_15),
    .I0(ff_state[1]),
    .I1(ff_next_state[0]),
    .I2(ff_next_state[1]),
    .I3(ff_next_state[3]) 
);
defparam n3679_s10.INIT=16'h4000;
  LUT4 n3678_s12 (
    .F(n3678_18),
    .I0(n3678_22),
    .I1(n3678_23),
    .I2(n3678_24),
    .I3(n3678_25) 
);
defparam n3678_s12.INIT=16'h8000;
  LUT3 n3678_s13 (
    .F(n3678_19),
    .I0(reg_sx[3]),
    .I1(w_status_border_position[3]),
    .I2(n3678_26) 
);
defparam n3678_s13.INIT=8'h90;
  LUT4 n3678_s14 (
    .F(n3678_20),
    .I0(ff_sx[11]),
    .I1(ff_sx[10]),
    .I2(ff_sx[9]),
    .I3(ff_sx[17]) 
);
defparam n3678_s14.INIT=16'h0001;
  LUT4 n3677_s14 (
    .F(n3677_19),
    .I0(ff_eq),
    .I1(n3678_13),
    .I2(n3677_27),
    .I3(ff_state[3]) 
);
defparam n3677_s14.INIT=16'hF0BB;
  LUT3 n3677_s15 (
    .F(n3677_20),
    .I0(n3692_31),
    .I1(ff_count_valid),
    .I2(n3677_24) 
);
defparam n3677_s15.INIT=8'hD0;
  LUT3 n3677_s16 (
    .F(n3677_21),
    .I0(ff_count_valid),
    .I1(ff_state[0]),
    .I2(ff_state[1]) 
);
defparam n3677_s16.INIT=8'h80;
  LUT2 n3569_s156 (
    .F(n3569_186),
    .I0(ff_state[0]),
    .I1(reg_command_high_speed_mode) 
);
defparam n3569_s156.INIT=4'h8;
  LUT4 ff_cache_vram_address_17_s20 (
    .F(ff_cache_vram_address_17_24),
    .I0(ff_state[0]),
    .I1(ff_state[4]),
    .I2(ff_cache_vram_write_21),
    .I3(n3692_31) 
);
defparam ff_cache_vram_address_17_s20.INIT=16'hE8F8;
  LUT4 ff_state_3_s10 (
    .F(ff_state_3_15),
    .I0(ff_cache_flush_start_18),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(ff_next_state[3]) 
);
defparam ff_state_3_s10.INIT=16'hC0CD;
  LUT4 n1260_s7 (
    .F(n1260_10),
    .I0(n2043_5),
    .I1(w_next_sx[8]),
    .I2(w_next_sx[9]),
    .I3(n1260_12) 
);
defparam n1260_s7.INIT=16'h00F4;
  LUT4 n1260_s8 (
    .F(n1260_11),
    .I0(n2043_5),
    .I1(w_next_dx[8]),
    .I2(w_next_dx[9]),
    .I3(n1260_13) 
);
defparam n1260_s8.INIT=16'hF400;
  LUT4 n1877_s11 (
    .F(n1877_14),
    .I0(reg_nx[7]),
    .I1(reg_nx[6]),
    .I2(reg_nx[5]),
    .I3(reg_nx[4]) 
);
defparam n1877_s11.INIT=16'h0001;
  LUT2 n1877_s12 (
    .F(n1877_15),
    .I0(n808_4),
    .I1(ff_ny_10_9) 
);
defparam n1877_s12.INIT=4'h1;
  LUT4 n1879_s9 (
    .F(n1879_12),
    .I0(reg_nx[3]),
    .I1(reg_nx[2]),
    .I2(reg_nx[1]),
    .I3(reg_nx[0]) 
);
defparam n1879_s9.INIT=16'h0001;
  LUT4 n1886_s9 (
    .F(n1886_12),
    .I0(w_next[0]),
    .I1(n566_31),
    .I2(reg_nx[1]),
    .I3(reg_nx[0]) 
);
defparam n1886_s9.INIT=16'hB00B;
  LUT3 n2046_s6 (
    .F(n2046_9),
    .I0(ff_ny[4]),
    .I1(ff_ny[5]),
    .I2(ff_ny[6]) 
);
defparam n2046_s6.INIT=8'h01;
  LUT3 n3688_s23 (
    .F(n3688_26),
    .I0(n1260_11),
    .I1(n649_5),
    .I2(reg_nx_10_10) 
);
defparam n3688_s23.INIT=8'hE0;
  LUT2 n3688_s24 (
    .F(n3688_27),
    .I0(ff_state[0]),
    .I1(ff_state[2]) 
);
defparam n3688_s24.INIT=4'h6;
  LUT4 n3688_s25 (
    .F(n3688_28),
    .I0(ff_wait_count[5]),
    .I1(ff_wait_count[5]),
    .I2(ff_wait_counter_7_21),
    .I3(ff_state[1]) 
);
defparam n3688_s25.INIT=16'h001F;
  LUT2 n3688_s26 (
    .F(n3688_29),
    .I0(ff_state[4]),
    .I1(n3688_44) 
);
defparam n3688_s26.INIT=4'h8;
  LUT4 n3688_s27 (
    .F(n3688_30),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n3688_s27.INIT=16'h54DF;
  LUT3 n3688_s28 (
    .F(n3688_31),
    .I0(n649_5),
    .I1(n1260_11),
    .I2(n3688_35) 
);
defparam n3688_s28.INIT=8'h01;
  LUT4 n3688_s30 (
    .F(n3688_33),
    .I0(reg_command_high_speed_mode),
    .I1(ff_state[1]),
    .I2(n3514_192),
    .I3(ff_state[3]) 
);
defparam n3688_s30.INIT=16'h1F00;
  LUT4 n3690_s16 (
    .F(n3690_19),
    .I0(n649_5),
    .I1(n1260_10),
    .I2(n1260_11),
    .I3(n3679_13) 
);
defparam n3690_s16.INIT=16'h0100;
  LUT4 n3690_s18 (
    .F(n3690_21),
    .I0(ff_wait_counter_7_21),
    .I1(n3555_144),
    .I2(ff_bit_pattern_7_8),
    .I3(ff_state[4]) 
);
defparam n3690_s18.INIT=16'h1000;
  LUT4 n3690_s19 (
    .F(n3690_22),
    .I0(n3688_33),
    .I1(n3688_27),
    .I2(n3690_31),
    .I3(n3688_48) 
);
defparam n3690_s19.INIT=16'h3500;
  LUT4 n3690_s20 (
    .F(n3690_23),
    .I0(ff_state[1]),
    .I1(reg_command_high_speed_mode),
    .I2(n3688_27),
    .I3(n3569_183) 
);
defparam n3690_s20.INIT=16'h0800;
  LUT4 n3690_s21 (
    .F(n3690_24),
    .I0(ff_next_state[2]),
    .I1(n3688_28),
    .I2(n3688_44),
    .I3(n3532_134) 
);
defparam n3690_s21.INIT=16'h4F00;
  LUT2 n3691_s20 (
    .F(n3691_23),
    .I0(ff_state[2]),
    .I1(ff_state[3]) 
);
defparam n3691_s20.INIT=4'h8;
  LUT4 n3691_s21 (
    .F(n3691_24),
    .I0(n3514_199),
    .I1(n3560_144),
    .I2(reg_command_high_speed_mode),
    .I3(n3691_32) 
);
defparam n3691_s21.INIT=16'hF3A0;
  LUT4 n3691_s22 (
    .F(n3691_25),
    .I0(ff_state[2]),
    .I1(ff_next_state_5_22),
    .I2(ff_state[3]),
    .I3(n3514_186) 
);
defparam n3691_s22.INIT=16'hF100;
  LUT4 n3691_s23 (
    .F(n3691_26),
    .I0(ff_next_state[1]),
    .I1(n3688_28),
    .I2(ff_state[1]),
    .I3(n3688_44) 
);
defparam n3691_s23.INIT=16'hF800;
  LUT4 n3691_s24 (
    .F(n3691_27),
    .I0(ff_cache_vram_valid_19),
    .I1(n3570_162),
    .I2(ff_state[0]),
    .I3(ff_count_valid_26) 
);
defparam n3691_s24.INIT=16'h0BBB;
  LUT4 n3692_s17 (
    .F(n3692_20),
    .I0(ff_next_state[0]),
    .I1(n3688_28),
    .I2(n3688_44),
    .I3(n3532_134) 
);
defparam n3692_s17.INIT=16'h4F00;
  LUT4 n3692_s18 (
    .F(n3692_21),
    .I0(n3571_160),
    .I1(n3692_25),
    .I2(ff_state[0]),
    .I3(n3570_162) 
);
defparam n3692_s18.INIT=16'hC500;
  LUT4 n3692_s19 (
    .F(n3692_22),
    .I0(reg_command_high_speed_mode),
    .I1(ff_state[0]),
    .I2(ff_state[3]),
    .I3(ff_cache_vram_wdata_7_20) 
);
defparam n3692_s19.INIT=16'h0C0B;
  LUT2 n3514_s158 (
    .F(n3514_192),
    .I0(ff_state[0]),
    .I1(ff_state[2]) 
);
defparam n3514_s158.INIT=4'h8;
  LUT3 n3515_s112 (
    .F(n3515_118),
    .I0(ff_source[3]),
    .I1(n3515_123),
    .I2(n3515_124) 
);
defparam n3515_s112.INIT=8'h40;
  LUT4 n3515_s113 (
    .F(n3515_119),
    .I0(ff_source[3]),
    .I1(n3515_118),
    .I2(n3515_125),
    .I3(n3517_109) 
);
defparam n3515_s113.INIT=16'hA0B0;
  LUT3 n3515_s114 (
    .F(n3515_120),
    .I0(ff_logical_opration[0]),
    .I1(ff_logical_opration[1]),
    .I2(ff_logical_opration[2]) 
);
defparam n3515_s114.INIT=8'h10;
  LUT2 n3515_s115 (
    .F(n3515_121),
    .I0(ff_logical_opration[2]),
    .I1(ff_logical_opration[1]) 
);
defparam n3515_s115.INIT=4'h4;
  LUT2 n3515_s116 (
    .F(n3515_122),
    .I0(ff_source[7]),
    .I1(n3515_126) 
);
defparam n3515_s116.INIT=4'h8;
  LUT4 n3516_s97 (
    .F(n3516_103),
    .I0(n3516_107),
    .I1(ff_source[2]),
    .I2(n3516_108),
    .I3(n3516_109) 
);
defparam n3516_s97.INIT=16'h0305;
  LUT4 n3516_s98 (
    .F(n3516_104),
    .I0(n3515_118),
    .I1(n3515_120),
    .I2(w_status_color[6]),
    .I3(n3515_121) 
);
defparam n3516_s98.INIT=16'h0BBB;
  LUT4 n3516_s99 (
    .F(n3516_105),
    .I0(n3515_118),
    .I1(w_status_color[6]),
    .I2(n3516_110),
    .I3(n770_5) 
);
defparam n3516_s99.INIT=16'h0700;
  LUT4 n3516_s100 (
    .F(n3516_106),
    .I0(n770_5),
    .I1(n3515_113),
    .I2(ff_read_byte[6]),
    .I3(n3515_117) 
);
defparam n3516_s100.INIT=16'h00FE;
  LUT3 n3517_s97 (
    .F(n3517_103),
    .I0(ff_dx[1]),
    .I1(ff_dx[0]),
    .I2(n566_31) 
);
defparam n3517_s97.INIT=8'hBC;
  LUT4 n3517_s99 (
    .F(n3517_105),
    .I0(w_status_color[5]),
    .I1(ff_logical_opration[2]),
    .I2(ff_logical_opration[0]),
    .I3(ff_source[5]) 
);
defparam n3517_s99.INIT=16'hEF00;
  LUT4 n3518_s98 (
    .F(n3518_104),
    .I0(w_status_color[4]),
    .I1(ff_logical_opration[2]),
    .I2(ff_logical_opration[0]),
    .I3(ff_source[4]) 
);
defparam n3518_s98.INIT=16'hEF00;
  LUT4 n3519_s100 (
    .F(n3519_106),
    .I0(ff_dx[1]),
    .I1(reg_screen_mode[3]),
    .I2(ff_dx[0]),
    .I3(n566_31) 
);
defparam n3519_s100.INIT=16'h310F;
  LUT4 n3520_s98 (
    .F(n3520_104),
    .I0(ff_state[3]),
    .I1(n3519_106),
    .I2(ff_read_byte[2]),
    .I3(n3573_168) 
);
defparam n3520_s98.INIT=16'hF100;
  LUT4 n3521_s100 (
    .F(n3521_106),
    .I0(n3521_109),
    .I1(n3521_110),
    .I2(n3521_111),
    .I3(ff_logical_opration[1]) 
);
defparam n3521_s100.INIT=16'hA1B1;
  LUT4 n3521_s101 (
    .F(n3521_107),
    .I0(ff_logical_opration[0]),
    .I1(w_status_color[1]),
    .I2(ff_source[1]),
    .I3(n3521_112) 
);
defparam n3521_s101.INIT=16'hD000;
  LUT4 n3521_s102 (
    .F(n3521_108),
    .I0(ff_dx[1]),
    .I1(ff_dx[0]),
    .I2(reg_screen_mode[3]),
    .I3(n566_31) 
);
defparam n3521_s102.INIT=16'h0733;
  LUT4 n3522_s98 (
    .F(n3522_104),
    .I0(n3522_106),
    .I1(n3522_107),
    .I2(n3522_108),
    .I3(ff_logical_opration[1]) 
);
defparam n3522_s98.INIT=16'hA1B1;
  LUT4 n3522_s99 (
    .F(n3522_105),
    .I0(ff_logical_opration[0]),
    .I1(w_status_color[0]),
    .I2(ff_source[0]),
    .I3(n3521_112) 
);
defparam n3522_s99.INIT=16'hD000;
  LUT3 n3544_s143 (
    .F(n3544_147),
    .I0(ff_sy[16]),
    .I1(ff_sy[17]),
    .I2(ff_next_vram1_3_9) 
);
defparam n3544_s143.INIT=8'hCA;
  LUT3 n3544_s144 (
    .F(n3544_148),
    .I0(n3544_150),
    .I1(ff_sx[9]),
    .I2(n3554_148) 
);
defparam n3544_s144.INIT=8'hCA;
  LUT3 n3544_s145 (
    .F(n3544_149),
    .I0(ff_dx[2]),
    .I1(ff_dx[1]),
    .I2(reg_screen_mode[2]) 
);
defparam n3544_s145.INIT=8'hCA;
  LUT3 n3553_s141 (
    .F(n3553_145),
    .I0(ff_dx[8]),
    .I1(ff_dx[7]),
    .I2(n2043_5) 
);
defparam n3553_s141.INIT=8'hAC;
  LUT3 n3554_s141 (
    .F(n3554_145),
    .I0(ff_sx[14]),
    .I1(ff_sx[16]),
    .I2(n2043_5) 
);
defparam n3554_s141.INIT=8'hCA;
  LUT3 n3555_s144 (
    .F(n3555_148),
    .I0(ff_dx[5]),
    .I1(ff_dx[7]),
    .I2(n2043_5) 
);
defparam n3555_s144.INIT=8'hCA;
  LUT3 n3555_s145 (
    .F(n3555_149),
    .I0(ff_dx[6]),
    .I1(ff_dx[8]),
    .I2(n2043_5) 
);
defparam n3555_s145.INIT=8'hCA;
  LUT3 n3555_s146 (
    .F(n3555_150),
    .I0(ff_sx[13]),
    .I1(ff_sx[15]),
    .I2(n2043_5) 
);
defparam n3555_s146.INIT=8'hCA;
  LUT3 n3556_s141 (
    .F(n3556_145),
    .I0(ff_dx[4]),
    .I1(ff_dx[6]),
    .I2(n2043_5) 
);
defparam n3556_s141.INIT=8'hCA;
  LUT3 n3556_s142 (
    .F(n3556_146),
    .I0(ff_sx[12]),
    .I1(ff_sx[14]),
    .I2(n2043_5) 
);
defparam n3556_s142.INIT=8'hCA;
  LUT3 n3557_s141 (
    .F(n3557_145),
    .I0(ff_dx[3]),
    .I1(ff_dx[5]),
    .I2(n2043_5) 
);
defparam n3557_s141.INIT=8'hCA;
  LUT3 n3557_s142 (
    .F(n3557_146),
    .I0(ff_sx[11]),
    .I1(ff_sx[13]),
    .I2(n2043_5) 
);
defparam n3557_s142.INIT=8'hCA;
  LUT3 n3558_s141 (
    .F(n3558_145),
    .I0(ff_dx[2]),
    .I1(ff_dx[4]),
    .I2(n2043_5) 
);
defparam n3558_s141.INIT=8'hCA;
  LUT3 n3558_s142 (
    .F(n3558_146),
    .I0(ff_sx[10]),
    .I1(ff_sx[12]),
    .I2(n2043_5) 
);
defparam n3558_s142.INIT=8'hCA;
  LUT3 n3559_s141 (
    .F(n3559_145),
    .I0(ff_dx[1]),
    .I1(ff_dx[3]),
    .I2(n2043_5) 
);
defparam n3559_s141.INIT=8'hCA;
  LUT3 n3559_s142 (
    .F(n3559_146),
    .I0(ff_sx[9]),
    .I1(ff_sx[11]),
    .I2(n2043_5) 
);
defparam n3559_s142.INIT=8'hCA;
  LUT4 n3571_s136 (
    .F(n3571_164),
    .I0(ff_next_state[3]),
    .I1(reg_command_high_speed_mode),
    .I2(n3679_13),
    .I3(ff_cache_vram_wdata_7_20) 
);
defparam n3571_s136.INIT=16'h000B;
  LUT4 n3572_s130 (
    .F(n3572_154),
    .I0(reg_command_high_speed_mode),
    .I1(ff_state[1]),
    .I2(ff_next_state[2]),
    .I3(ff_state[3]) 
);
defparam n3572_s130.INIT=16'h004F;
  LUT4 n3572_s131 (
    .F(n3572_155),
    .I0(reg_command_high_speed_mode),
    .I1(n3571_160),
    .I2(n3680_21),
    .I3(ff_state[0]) 
);
defparam n3572_s131.INIT=16'hF0BB;
  LUT4 n3572_s132 (
    .F(n3572_156),
    .I0(n2043_5),
    .I1(ff_next_state[2]),
    .I2(ff_dx[8]),
    .I3(ff_cache_vram_write_20) 
);
defparam n3572_s132.INIT=16'h00BF;
  LUT3 reg_nx_10_s7 (
    .F(reg_nx_10_11),
    .I0(ff_ny[8]),
    .I1(ff_ny[9]),
    .I2(ff_ny[10]) 
);
defparam reg_nx_10_s7.INIT=8'h01;
  LUT3 ff_source_7_s9 (
    .F(ff_source_7_13),
    .I0(ff_state[2]),
    .I1(ff_state[0]),
    .I2(ff_state[1]) 
);
defparam ff_source_7_s9.INIT=8'h0B;
  LUT4 ff_cache_vram_wdata_7_s18 (
    .F(ff_cache_vram_wdata_7_22),
    .I0(ff_cache_vram_wdata_7_20),
    .I1(ff_state[0]),
    .I2(ff_state[5]),
    .I3(n3687_22) 
);
defparam ff_cache_vram_wdata_7_s18.INIT=16'h0D00;
  LUT4 ff_state_5_s12 (
    .F(ff_state_5_17),
    .I0(ff_wait_counter[7]),
    .I1(ff_state[0]),
    .I2(n3532_136),
    .I3(ff_state[1]) 
);
defparam ff_state_5_s12.INIT=16'h00BF;
  LUT3 ff_cache_flush_start_s12 (
    .F(ff_cache_flush_start_17),
    .I0(ff_dx[8]),
    .I1(w_status_border_position[8]),
    .I2(ff_state[0]) 
);
defparam ff_cache_flush_start_s12.INIT=8'hAC;
  LUT3 ff_cache_flush_start_s13 (
    .F(ff_cache_flush_start_18),
    .I0(ff_wait_count[5]),
    .I1(ff_wait_count[5]),
    .I2(reg_command_high_speed_mode) 
);
defparam ff_cache_flush_start_s13.INIT=8'h0E;
  LUT4 ff_wait_count_5_s12 (
    .F(ff_wait_count_5_17),
    .I0(n2043_5),
    .I1(w_status_border_position[8]),
    .I2(n3688_18),
    .I3(n5076_8) 
);
defparam ff_wait_count_5_s12.INIT=16'h4000;
  LUT4 ff_wait_counter_7_s18 (
    .F(ff_wait_counter_7_22),
    .I0(w_cache_vram_rdata_en),
    .I1(ff_cache_flush_start_18),
    .I2(ff_state[0]),
    .I3(n3691_23) 
);
defparam ff_wait_counter_7_s18.INIT=16'hF800;
  LUT4 ff_wait_counter_7_s20 (
    .F(ff_wait_counter_7_24),
    .I0(ff_state[1]),
    .I1(reg_command_high_speed_mode),
    .I2(ff_state[0]),
    .I3(ff_state[3]) 
);
defparam ff_wait_counter_7_s20.INIT=16'h0130;
  LUT2 ff_next_state_2_s14 (
    .F(ff_next_state_2_18),
    .I0(ff_state[1]),
    .I1(w_status_transfer_ready) 
);
defparam ff_next_state_2_s14.INIT=4'h1;
  LUT4 ff_next_state_2_s16 (
    .F(ff_next_state_2_20),
    .I0(reg_command_high_speed_mode),
    .I1(n3560_144),
    .I2(ff_next_state_2_21),
    .I3(ff_state[5]) 
);
defparam ff_next_state_2_s16.INIT=16'h8F00;
  LUT4 ff_cache_vram_valid_s18 (
    .F(ff_cache_vram_valid_23),
    .I0(ff_state[1]),
    .I1(n3514_192),
    .I2(ff_state[3]),
    .I3(ff_state[4]) 
);
defparam ff_cache_vram_valid_s18.INIT=16'hC05F;
  LUT4 n3570_s132 (
    .F(n3570_160),
    .I0(ff_next_state[4]),
    .I1(reg_command_high_speed_mode),
    .I2(ff_state[2]),
    .I3(ff_state[0]) 
);
defparam n3570_s132.INIT=16'hBBF0;
  LUT4 n3687_s20 (
    .F(n3687_25),
    .I0(reg_nx_10_10),
    .I1(n3688_15),
    .I2(n1260_10),
    .I3(n3687_28) 
);
defparam n3687_s20.INIT=16'h7F00;
  LUT2 n3680_s16 (
    .F(n3680_21),
    .I0(ff_state[1]),
    .I1(w_status_transfer_ready) 
);
defparam n3680_s16.INIT=4'h4;
  LUT4 n3678_s16 (
    .F(n3678_22),
    .I0(reg_sx[7]),
    .I1(w_status_border_position[7]),
    .I2(w_status_border_position[5]),
    .I3(reg_sx[5]) 
);
defparam n3678_s16.INIT=16'h9009;
  LUT4 n3678_s17 (
    .F(n3678_23),
    .I0(w_status_border_position[8]),
    .I1(reg_sx[8]),
    .I2(reg_sx[2]),
    .I3(w_status_border_position[2]) 
);
defparam n3678_s17.INIT=16'h9009;
  LUT4 n3678_s18 (
    .F(n3678_24),
    .I0(reg_sx[4]),
    .I1(w_status_border_position[4]),
    .I2(w_status_border_position[1]),
    .I3(reg_sx[1]) 
);
defparam n3678_s18.INIT=16'h9009;
  LUT4 n3678_s19 (
    .F(n3678_25),
    .I0(reg_sx[6]),
    .I1(w_status_border_position[6]),
    .I2(w_status_border_position[0]),
    .I3(reg_sx[0]) 
);
defparam n3678_s19.INIT=16'h9009;
  LUT4 n3678_s20 (
    .F(n3678_26),
    .I0(ff_sx[15]),
    .I1(ff_sx[16]),
    .I2(ff_sx[14]),
    .I3(ff_sx[13]) 
);
defparam n3678_s20.INIT=16'h0001;
  LUT4 n3677_s19 (
    .F(n3677_24),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(ff_state[0]) 
);
defparam n3677_s19.INIT=16'h08EF;
  LUT3 n3677_s20 (
    .F(n3677_25),
    .I0(ff_state[3]),
    .I1(ff_count_valid),
    .I2(ff_state[0]) 
);
defparam n3677_s20.INIT=8'h07;
  LUT4 ff_xsel_1_s15 (
    .F(ff_xsel_1_19),
    .I0(ff_bit_pattern_7_8),
    .I1(ff_state[0]),
    .I2(n3687_22),
    .I3(ff_cache_vram_wdata_7_20) 
);
defparam ff_xsel_1_s15.INIT=16'h000B;
  LUT4 n1260_s9 (
    .F(n1260_12),
    .I0(ff_command[2]),
    .I1(ff_command[3]),
    .I2(ff_command[0]),
    .I3(ff_command[1]) 
);
defparam n1260_s9.INIT=16'hF13F;
  LUT4 n1260_s10 (
    .F(n1260_13),
    .I0(ff_command[2]),
    .I1(ff_command[0]),
    .I2(ff_command[1]),
    .I3(ff_command[3]) 
);
defparam n1260_s10.INIT=16'hEF54;
  LUT4 n3688_s32 (
    .F(n3688_35),
    .I0(ff_dy[6]),
    .I1(n3688_36),
    .I2(n3688_37),
    .I3(n3688_38) 
);
defparam n3688_s32.INIT=16'h4000;
  LUT4 n3692_s22 (
    .F(n3692_25),
    .I0(reg_command_high_speed_mode),
    .I1(w_status_transfer_ready),
    .I2(ff_state[1]),
    .I3(ff_state[2]) 
);
defparam n3692_s22.INIT=16'h3AF3;
  LUT4 n3515_s117 (
    .F(n3515_123),
    .I0(ff_source[4]),
    .I1(ff_source[6]),
    .I2(ff_source[7]),
    .I3(ff_logical_opration[3]) 
);
defparam n3515_s117.INIT=16'h0100;
  LUT4 n3515_s118 (
    .F(n3515_124),
    .I0(ff_source[0]),
    .I1(ff_source[1]),
    .I2(ff_source[2]),
    .I3(ff_source[5]) 
);
defparam n3515_s118.INIT=16'h0001;
  LUT4 n3515_s119 (
    .F(n3515_125),
    .I0(ff_logical_opration[0]),
    .I1(ff_logical_opration[1]),
    .I2(n3515_127),
    .I3(ff_source[3]) 
);
defparam n3515_s119.INIT=16'h5EC3;
  LUT4 n3515_s120 (
    .F(n3515_126),
    .I0(w_status_color[7]),
    .I1(ff_logical_opration[2]),
    .I2(ff_logical_opration[1]),
    .I3(ff_logical_opration[0]) 
);
defparam n3515_s120.INIT=16'hDEF3;
  LUT4 n3516_s101 (
    .F(n3516_107),
    .I0(ff_source[3]),
    .I1(n3515_124),
    .I2(n3515_123),
    .I3(n3516_111) 
);
defparam n3516_s101.INIT=16'hBF00;
  LUT4 n3516_s102 (
    .F(n3516_108),
    .I0(ff_source[3]),
    .I1(w_status_color[2]),
    .I2(n3515_123),
    .I3(n3515_124) 
);
defparam n3516_s102.INIT=16'h4000;
  LUT4 n3516_s103 (
    .F(n3516_109),
    .I0(w_status_color[2]),
    .I1(ff_logical_opration[0]),
    .I2(ff_logical_opration[1]),
    .I3(ff_logical_opration[2]) 
);
defparam n3516_s103.INIT=16'hFC5B;
  LUT2 n3516_s104 (
    .F(n3516_110),
    .I0(ff_source[6]),
    .I1(n3516_112) 
);
defparam n3516_s104.INIT=4'h8;
  LUT4 n3517_s101 (
    .F(n3517_107),
    .I0(ff_logical_opration[0]),
    .I1(w_status_color[5]),
    .I2(ff_logical_opration[1]),
    .I3(ff_source[5]) 
);
defparam n3517_s101.INIT=16'h70CF;
  LUT4 n3518_s99 (
    .F(n3518_105),
    .I0(ff_logical_opration[0]),
    .I1(w_status_color[4]),
    .I2(ff_logical_opration[1]),
    .I3(ff_source[4]) 
);
defparam n3518_s99.INIT=16'h70CF;
  LUT2 n3521_s103 (
    .F(n3521_109),
    .I0(ff_source[1]),
    .I1(ff_logical_opration[0]) 
);
defparam n3521_s103.INIT=4'h8;
  LUT4 n3521_s104 (
    .F(n3521_110),
    .I0(ff_logical_opration[2]),
    .I1(ff_logical_opration[0]),
    .I2(ff_logical_opration[1]),
    .I3(ff_source[1]) 
);
defparam n3521_s104.INIT=16'h3002;
  LUT3 n3521_s105 (
    .F(n3521_111),
    .I0(ff_logical_opration[1]),
    .I1(w_status_color[1]),
    .I2(ff_logical_opration[2]) 
);
defparam n3521_s105.INIT=8'h0D;
  LUT2 n3521_s106 (
    .F(n3521_112),
    .I0(ff_logical_opration[1]),
    .I1(ff_logical_opration[2]) 
);
defparam n3521_s106.INIT=4'h1;
  LUT2 n3522_s100 (
    .F(n3522_106),
    .I0(ff_source[0]),
    .I1(ff_logical_opration[0]) 
);
defparam n3522_s100.INIT=4'h8;
  LUT4 n3522_s101 (
    .F(n3522_107),
    .I0(ff_logical_opration[2]),
    .I1(ff_logical_opration[0]),
    .I2(ff_logical_opration[1]),
    .I3(ff_source[0]) 
);
defparam n3522_s101.INIT=16'h3002;
  LUT3 n3522_s102 (
    .F(n3522_108),
    .I0(ff_logical_opration[1]),
    .I1(w_status_color[0]),
    .I2(ff_logical_opration[2]) 
);
defparam n3522_s102.INIT=8'h0D;
  LUT3 n3544_s146 (
    .F(n3544_150),
    .I0(w_status_border_position[8]),
    .I1(ff_sx[10]),
    .I2(n2043_5) 
);
defparam n3544_s146.INIT=8'hCA;
  LUT4 ff_next_state_2_s17 (
    .F(ff_next_state_2_21),
    .I0(ff_state[1]),
    .I1(ff_state[4]),
    .I2(ff_state[0]),
    .I3(ff_state[3]) 
);
defparam ff_next_state_2_s17.INIT=16'h0110;
  LUT4 ff_cache_vram_write_s21 (
    .F(ff_cache_vram_write_25),
    .I0(ff_state_5_16),
    .I1(ff_state[3]),
    .I2(ff_next_state_1_19),
    .I3(n3520_99) 
);
defparam ff_cache_vram_write_s21.INIT=16'hB000;
  LUT4 n3688_s33 (
    .F(n3688_36),
    .I0(ff_dy[5]),
    .I1(ff_dy[4]),
    .I2(ff_dy[3]),
    .I3(ff_dy[2]) 
);
defparam n3688_s33.INIT=16'h0001;
  LUT4 n3688_s34 (
    .F(n3688_37),
    .I0(ff_dy[9]),
    .I1(ff_dy[10]),
    .I2(ff_dy[8]),
    .I3(ff_dy[7]) 
);
defparam n3688_s34.INIT=16'h0001;
  LUT4 n3688_s35 (
    .F(n3688_38),
    .I0(ff_dy[1]),
    .I1(ff_dy[0]),
    .I2(ff_diy),
    .I3(w_next_dy[11]) 
);
defparam n3688_s35.INIT=16'h1000;
  LUT4 n3515_s121 (
    .F(n3515_127),
    .I0(ff_logical_opration[0]),
    .I1(w_status_color[3]),
    .I2(ff_logical_opration[2]),
    .I3(ff_logical_opration[1]) 
);
defparam n3515_s121.INIT=16'h0C07;
  LUT3 n3516_s105 (
    .F(n3516_111),
    .I0(ff_source[2]),
    .I1(ff_logical_opration[1]),
    .I2(ff_logical_opration[0]) 
);
defparam n3516_s105.INIT=8'h4D;
  LUT4 n3516_s106 (
    .F(n3516_112),
    .I0(w_status_color[6]),
    .I1(ff_logical_opration[2]),
    .I2(ff_logical_opration[1]),
    .I3(ff_logical_opration[0]) 
);
defparam n3516_s106.INIT=16'hDEF3;
  LUT4 ff_cache_vram_write_s22 (
    .F(ff_cache_vram_write_27),
    .I0(ff_next_state_2_25),
    .I1(ff_state[1]),
    .I2(w_status_transfer_ready),
    .I3(ff_cache_vram_write_25) 
);
defparam ff_cache_vram_write_s22.INIT=16'h0057;
  LUT4 n1885_s7 (
    .F(n1885_11),
    .I0(ff_ny_10_9),
    .I1(reg_nx[1]),
    .I2(reg_nx[0]),
    .I3(reg_nx[2]) 
);
defparam n1885_s7.INIT=16'h01FE;
  LUT4 n316_s2 (
    .F(n316_6),
    .I0(ff_font_address[2]),
    .I1(ff_font_address[0]),
    .I2(ff_font_address[1]),
    .I3(ff_font_address[3]) 
);
defparam n316_s2.INIT=16'h7F80;
  LUT4 n3522_s103 (
    .F(n3522_110),
    .I0(n3522_102),
    .I1(n3522_103),
    .I2(n3521_108),
    .I3(ff_state[5]) 
);
defparam n3522_s103.INIT=16'hA3AA;
  LUT4 n3521_s107 (
    .F(n3521_114),
    .I0(n3521_102),
    .I1(n3521_103),
    .I2(n3521_108),
    .I3(ff_state[5]) 
);
defparam n3521_s107.INIT=16'hA3AA;
  LUT3 n3536_s107 (
    .F(n3536_126),
    .I0(ff_wait_counter[2]),
    .I1(ff_wait_counter[0]),
    .I2(ff_wait_counter[1]) 
);
defparam n3536_s107.INIT=8'h01;
  LUT4 n3692_s23 (
    .F(n3692_27),
    .I0(ff_bit_pattern_7_7),
    .I1(ff_state[0]),
    .I2(reg_command_high_speed_mode),
    .I3(n3560_144) 
);
defparam n3692_s23.INIT=16'h1500;
  LUT4 n3680_s17 (
    .F(n3680_23),
    .I0(ff_state[1]),
    .I1(w_status_transfer_ready),
    .I2(ff_cache_vram_write_20),
    .I3(ff_state[3]) 
);
defparam n3680_s17.INIT=16'hF400;
  LUT4 n3688_s36 (
    .F(n3688_40),
    .I0(ff_start),
    .I1(reg_ext_command_mode),
    .I2(n808_4),
    .I3(ff_state[5]) 
);
defparam n3688_s36.INIT=16'h7F00;
  LUT4 n1878_s8 (
    .F(n1878_12),
    .I0(n649_6),
    .I1(ff_nx[4]),
    .I2(ff_nx[5]),
    .I3(ff_nx[6]) 
);
defparam n1878_s8.INIT=16'h0002;
  LUT4 ff_state_5_s13 (
    .F(ff_state_5_19),
    .I0(n3571_160),
    .I1(n3570_162),
    .I2(ff_state[0]),
    .I3(w_status_transfer_ready) 
);
defparam ff_state_5_s13.INIT=16'h4000;
  LUT4 ff_next_state_2_s18 (
    .F(ff_next_state_2_23),
    .I0(ff_state[5]),
    .I1(ff_wait_count_5_16),
    .I2(ff_next_state_2_16),
    .I3(ff_next_state_2_17) 
);
defparam ff_next_state_2_s18.INIT=16'hE000;
  LUT4 n2034_s5 (
    .F(n2034_9),
    .I0(ff_ny[8]),
    .I1(ff_ny[7]),
    .I2(n2049_7),
    .I3(n2046_9) 
);
defparam n2034_s5.INIT=16'h9AAA;
  LUT4 n3517_s102 (
    .F(n3517_109),
    .I0(ff_logical_opration[0]),
    .I1(ff_logical_opration[1]),
    .I2(ff_logical_opration[2]),
    .I3(n3515_121) 
);
defparam n3517_s102.INIT=16'h00EF;
  LUT4 n748_s9 (
    .F(n748_14),
    .I0(ff_command[0]),
    .I1(ff_command[1]),
    .I2(ff_command[2]),
    .I3(ff_command[3]) 
);
defparam n748_s9.INIT=16'h0008;
  LUT4 ff_border_detect_s5 (
    .F(ff_border_detect_9),
    .I0(ff_status_register_pointer[2]),
    .I1(ff_status_register_pointer[3]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer[0]) 
);
defparam ff_border_detect_s5.INIT=16'h0400;
  LUT4 n292_s2 (
    .F(n292_6),
    .I0(ff_font_address[8]),
    .I1(ff_font_address[7]),
    .I2(n312_4),
    .I3(ff_font_address[9]) 
);
defparam n292_s2.INIT=16'h7F80;
  LUT4 n5114_s2 (
    .F(n5114_6),
    .I0(w_register_num[4]),
    .I1(w_register_num[5]),
    .I2(w_register_num[3]),
    .I3(w_register_write) 
);
defparam n5114_s2.INIT=16'h0800;
  LUT4 n4497_s2 (
    .F(n4497_6),
    .I0(w_register_num[4]),
    .I1(w_register_num[5]),
    .I2(w_register_num[3]),
    .I3(w_register_write) 
);
defparam n4497_s2.INIT=16'h0400;
  LUT4 n5192_s2 (
    .F(n5192_6),
    .I0(w_register_num[4]),
    .I1(w_register_num[5]),
    .I2(w_register_write),
    .I3(w_register_num[3]) 
);
defparam n5192_s2.INIT=16'h8000;
  LUT4 n5091_s2 (
    .F(n5091_6),
    .I0(w_register_num[4]),
    .I1(w_register_num[5]),
    .I2(w_register_write),
    .I3(w_register_num[3]) 
);
defparam n5091_s2.INIT=16'h4000;
  LUT4 n1887_s9 (
    .F(n1887_13),
    .I0(ff_start),
    .I1(ff_ny_10_9),
    .I2(ff_nx[0]),
    .I3(n1887_10) 
);
defparam n1887_s9.INIT=16'hFB00;
  LUT4 n3677_s21 (
    .F(n3677_27),
    .I0(ff_state[0]),
    .I1(ff_count_valid),
    .I2(ff_state[1]),
    .I3(ff_state[2]) 
);
defparam n3677_s21.INIT=16'h0007;
  LUT4 ff_count_valid_s18 (
    .F(ff_count_valid_24),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(n3569_183),
    .I3(n3688_18) 
);
defparam ff_count_valid_s18.INIT=16'h00EF;
  LUT3 n1877_s13 (
    .F(n1877_17),
    .I0(ff_ny_10_9),
    .I1(n1879_12),
    .I2(n1877_14) 
);
defparam n1877_s13.INIT=8'h40;
  LUT4 n1886_s10 (
    .F(n1886_14),
    .I0(n1886_11),
    .I1(reg_screen_mode[3]),
    .I2(n566_31),
    .I3(n1877_11) 
);
defparam n1886_s10.INIT=16'hCFAA;
  LUT4 n3526_s138 (
    .F(n3526_187),
    .I0(ff_state[0]),
    .I1(ff_state[2]),
    .I2(ff_state[1]),
    .I3(ff_state[3]) 
);
defparam n3526_s138.INIT=16'h7F00;
  LUT4 n3514_s160 (
    .F(n3514_195),
    .I0(ff_state[0]),
    .I1(ff_state[2]),
    .I2(n3514_199),
    .I3(ff_bit_count_2_11) 
);
defparam n3514_s160.INIT=16'h0700;
  LUT3 n3519_s101 (
    .F(n3519_108),
    .I0(ff_state[5]),
    .I1(ff_state[3]),
    .I2(ff_state[4]) 
);
defparam n3519_s101.INIT=8'h45;
  LUT4 n3691_s27 (
    .F(n3691_32),
    .I0(ff_state[3]),
    .I1(ff_state[1]),
    .I2(ff_state[0]),
    .I3(ff_state[3]) 
);
defparam n3691_s27.INIT=16'hBBB0;
  LUT4 n3691_s28 (
    .F(n3691_34),
    .I0(ff_state[0]),
    .I1(ff_state[3]),
    .I2(n3688_26),
    .I3(n3691_25) 
);
defparam n3691_s28.INIT=16'hEF00;
  LUT4 n3574_s142 (
    .F(n3574_169),
    .I0(ff_state[0]),
    .I1(ff_state[3]),
    .I2(n3688_15),
    .I3(n3520_99) 
);
defparam n3574_s142.INIT=16'hF100;
  LUT4 ff_count_valid_s19 (
    .F(ff_count_valid_26),
    .I0(ff_state[3]),
    .I1(ff_state[5]),
    .I2(ff_state[1]),
    .I3(ff_state[2]) 
);
defparam ff_count_valid_s19.INIT=16'h0400;
  LUT4 n3554_s143 (
    .F(n3554_148),
    .I0(reg_screen_mode[3]),
    .I1(reg_screen_mode[4]),
    .I2(n2043_8),
    .I3(w_sprite_mode2_4) 
);
defparam n3554_s143.INIT=16'hE000;
  LUT4 n5182_s1 (
    .F(n5182_5),
    .I0(w_register_num[1]),
    .I1(w_register_num[0]),
    .I2(w_register_num[2]),
    .I3(n5114_6) 
);
defparam n5182_s1.INIT=16'h4000;
  LUT4 n5091_s3 (
    .F(n5091_8),
    .I0(w_register_num[1]),
    .I1(w_register_num[0]),
    .I2(w_register_num[2]),
    .I3(n5091_6) 
);
defparam n5091_s3.INIT=16'h4000;
  LUT4 n4791_s1 (
    .F(n4791_5),
    .I0(w_register_num[1]),
    .I1(w_register_num[0]),
    .I2(w_register_num[2]),
    .I3(n4497_6) 
);
defparam n4791_s1.INIT=16'h4000;
  LUT4 n1425_s5 (
    .F(n1425_9),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n4497_6) 
);
defparam n1425_s5.INIT=16'h4000;
  LUT4 n5179_s1 (
    .F(n5179_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n5114_6) 
);
defparam n5179_s1.INIT=16'h4000;
  LUT4 n2369_s1 (
    .F(n2369_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n5091_6) 
);
defparam n2369_s1.INIT=16'h4000;
  LUT3 n3570_s133 (
    .F(n3570_162),
    .I0(ff_state[5]),
    .I1(ff_state[4]),
    .I2(ff_state[3]) 
);
defparam n3570_s133.INIT=8'h10;
  LUT4 ff_bit_count_2_s8 (
    .F(ff_bit_count_2_13),
    .I0(ff_bit_count_2_10),
    .I1(ff_state[4]),
    .I2(ff_state[3]),
    .I3(ff_state[1]) 
);
defparam ff_bit_count_2_s8.INIT=16'h1000;
  LUT4 n5076_s6 (
    .F(n5076_10),
    .I0(ff_state[1]),
    .I1(ff_bit_count[0]),
    .I2(ff_bit_count[1]),
    .I3(ff_bit_count[2]) 
);
defparam n5076_s6.INIT=16'h0002;
  LUT4 ff_font_address_17_s6 (
    .F(ff_font_address_17_11),
    .I0(ff_count_valid),
    .I1(ff_bit_count[0]),
    .I2(ff_bit_count[1]),
    .I3(ff_bit_count[2]) 
);
defparam ff_font_address_17_s6.INIT=16'h0002;
  LUT4 ff_sx_17_s5 (
    .F(ff_sx_17_11),
    .I0(ff_start),
    .I1(ff_cache_vram_valid),
    .I2(w_status_command_execute),
    .I3(ff_count_valid) 
);
defparam ff_sx_17_s5.INIT=16'hBAAA;
  LUT4 n2219_s2 (
    .F(n2219_6),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n5091_6) 
);
defparam n2219_s2.INIT=16'h1000;
  LUT4 n5164_s1 (
    .F(n5164_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n5114_6) 
);
defparam n5164_s1.INIT=16'h1000;
  LUT4 n4792_s1 (
    .F(n4792_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n4497_6) 
);
defparam n4792_s1.INIT=16'h1000;
  LUT4 n1411_s7 (
    .F(n1411_11),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n4497_6) 
);
defparam n1411_s7.INIT=16'h8000;
  LUT4 n5193_s1 (
    .F(n5193_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n5114_6) 
);
defparam n5193_s1.INIT=16'h8000;
  LUT4 n5122_s1 (
    .F(n5122_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n5091_6) 
);
defparam n5122_s1.INIT=16'h8000;
  LUT3 n3526_s139 (
    .F(n3526_189),
    .I0(ff_state[3]),
    .I1(ff_state[2]),
    .I2(n3690_31) 
);
defparam n3526_s139.INIT=8'hB0;
  LUT4 n3677_s22 (
    .F(n3677_29),
    .I0(ff_state[3]),
    .I1(ff_state[2]),
    .I2(ff_state[1]),
    .I3(n3677_25) 
);
defparam n3677_s22.INIT=16'h440F;
  LUT4 ff_cache_vram_wdata_7_s19 (
    .F(ff_cache_vram_wdata_7_24),
    .I0(ff_state[3]),
    .I1(ff_state[2]),
    .I2(n3514_186),
    .I3(n3691_16) 
);
defparam ff_cache_vram_wdata_7_s19.INIT=16'hB000;
  LUT4 ff_read_color_s6 (
    .F(ff_read_color_12),
    .I0(n3555_144),
    .I1(n3514_186),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam ff_read_color_s6.INIT=16'h0800;
  LUT4 n1646_s2 (
    .F(n1646_6),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n5091_6) 
);
defparam n1646_s2.INIT=16'h0100;
  LUT4 n5192_s3 (
    .F(n5192_8),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n5192_6) 
);
defparam n5192_s3.INIT=16'h0100;
  LUT4 n5114_s3 (
    .F(n5114_8),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n5114_6) 
);
defparam n5114_s3.INIT=16'h0100;
  LUT4 n236_s1 (
    .F(n236_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n4497_6) 
);
defparam n236_s1.INIT=16'h0100;
  LUT4 n2032_s6 (
    .F(n2032_10),
    .I0(w_register_num[2]),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]),
    .I3(n5091_6) 
);
defparam n2032_s6.INIT=16'h4000;
  LUT4 n747_s6 (
    .F(n747_10),
    .I0(w_register_num[2]),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]),
    .I3(n4497_6) 
);
defparam n747_s6.INIT=16'h4000;
  LUT4 n5165_s1 (
    .F(n5165_5),
    .I0(w_register_num[2]),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]),
    .I3(n5114_6) 
);
defparam n5165_s1.INIT=16'h4000;
  LUT4 n3572_s134 (
    .F(n3572_159),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(ff_state[0]),
    .I3(ff_state[4]) 
);
defparam n3572_s134.INIT=16'h00F4;
  LUT4 ff_source_7_s10 (
    .F(ff_source_7_15),
    .I0(ff_cache_vram_wdata_7_28),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(n3520_99) 
);
defparam ff_source_7_s10.INIT=16'hDF00;
  LUT4 n3572_s135 (
    .F(n3572_161),
    .I0(ff_next_state[2]),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(n3572_155) 
);
defparam n3572_s135.INIT=16'h2000;
  LUT4 n3690_s23 (
    .F(n3690_27),
    .I0(n3690_19),
    .I1(n3691_16),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n3690_s23.INIT=16'h0E00;
  LUT4 n3561_s102 (
    .F(n3368_4),
    .I0(w_status_color[7]),
    .I1(ff_color[7]),
    .I2(ff_sx[17]),
    .I3(n3367_4) 
);
defparam n3561_s102.INIT=16'hCACC;
  LUT4 n3562_s81 (
    .F(n3369_4),
    .I0(w_status_color[6]),
    .I1(ff_color[6]),
    .I2(ff_sx[17]),
    .I3(n3367_4) 
);
defparam n3562_s81.INIT=16'hCACC;
  LUT4 n3563_s81 (
    .F(n3370_4),
    .I0(w_status_color[5]),
    .I1(ff_color[5]),
    .I2(ff_sx[17]),
    .I3(n3367_4) 
);
defparam n3563_s81.INIT=16'hCACC;
  LUT4 n3564_s81 (
    .F(n3371_4),
    .I0(w_status_color[4]),
    .I1(ff_color[4]),
    .I2(ff_sx[17]),
    .I3(n3367_4) 
);
defparam n3564_s81.INIT=16'hCACC;
  LUT4 n3565_s81 (
    .F(n3372_4),
    .I0(w_status_color[3]),
    .I1(ff_color[3]),
    .I2(ff_sx[17]),
    .I3(n3367_4) 
);
defparam n3565_s81.INIT=16'hCACC;
  LUT4 n3566_s81 (
    .F(n3373_4),
    .I0(w_status_color[2]),
    .I1(ff_color[2]),
    .I2(ff_sx[17]),
    .I3(n3367_4) 
);
defparam n3566_s81.INIT=16'hCACC;
  LUT4 n3567_s81 (
    .F(n3374_4),
    .I0(w_status_color[1]),
    .I1(ff_color[1]),
    .I2(ff_sx[17]),
    .I3(n3367_4) 
);
defparam n3567_s81.INIT=16'hCACC;
  LUT4 n3568_s81 (
    .F(n3375_4),
    .I0(w_status_color[0]),
    .I1(ff_color[0]),
    .I2(ff_sx[17]),
    .I3(n3367_4) 
);
defparam n3568_s81.INIT=16'hCACC;
  LUT4 ff_next_state_2_s19 (
    .F(ff_next_state_2_25),
    .I0(ff_state[0]),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(n3520_99) 
);
defparam ff_next_state_2_s19.INIT=16'h8000;
  LUT4 n3690_s24 (
    .F(n3690_29),
    .I0(n5076_10),
    .I1(ff_bit_pattern_7_7),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n3690_s24.INIT=16'hE000;
  LUT4 n3678_s21 (
    .F(n3678_28),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(n3573_168),
    .I3(n3678_36) 
);
defparam n3678_s21.INIT=16'h8000;
  LUT4 n1632_s2 (
    .F(n1632_6),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n5091_6) 
);
defparam n1632_s2.INIT=16'h1000;
  LUT4 n5210_s1 (
    .F(n5210_5),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n5192_6) 
);
defparam n5210_s1.INIT=16'h1000;
  LUT4 n5154_s1 (
    .F(n5154_5),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n5114_6) 
);
defparam n5154_s1.INIT=16'h1000;
  LUT4 n4497_s3 (
    .F(n4497_8),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n4497_6) 
);
defparam n4497_s3.INIT=16'h1000;
  LUT4 n2046_s7 (
    .F(n2046_11),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(n5091_6) 
);
defparam n2046_s7.INIT=16'h1000;
  LUT4 n266_s3 (
    .F(n266_7),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(n4497_6) 
);
defparam n266_s3.INIT=16'h1000;
  LUT4 n5207_s1 (
    .F(n5207_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(n5192_6) 
);
defparam n5207_s1.INIT=16'h1000;
  LUT4 n5146_s1 (
    .F(n5146_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(n5114_6) 
);
defparam n5146_s1.INIT=16'h1000;
  LUT3 n3690_s25 (
    .F(n3690_31),
    .I0(ff_state[0]),
    .I1(reg_command_high_speed_mode),
    .I2(ff_state[1]) 
);
defparam n3690_s25.INIT=8'hE0;
  LUT4 n3526_s140 (
    .F(n3526_191),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(reg_command_high_speed_mode),
    .I3(n3560_144) 
);
defparam n3526_s140.INIT=16'h0054;
  LUT4 n3532_s122 (
    .F(n3532_139),
    .I0(ff_state[0]),
    .I1(reg_command_high_speed_mode),
    .I2(ff_state[1]),
    .I3(ff_state[2]) 
);
defparam n3532_s122.INIT=16'h00EF;
  LUT4 n3678_s23 (
    .F(n3678_32),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(ff_state[4]),
    .I3(ff_state[5]) 
);
defparam n3678_s23.INIT=16'h8000;
  LUT3 n3533_s108 (
    .F(n3533_127),
    .I0(ff_state[0]),
    .I1(ff_state[4]),
    .I2(ff_state[5]) 
);
defparam n3533_s108.INIT=8'h80;
  LUT4 ff_xsel_1_s16 (
    .F(ff_xsel_1_21),
    .I0(ff_xsel_1_19),
    .I1(ff_state[3]),
    .I2(ff_state[4]),
    .I3(ff_state[5]) 
);
defparam ff_xsel_1_s16.INIT=16'h00AB;
  LUT3 n3678_s24 (
    .F(n3678_34),
    .I0(ff_state[5]),
    .I1(ff_state[3]),
    .I2(ff_state[4]) 
);
defparam n3678_s24.INIT=8'h01;
  LUT4 n3514_s161 (
    .F(n3514_197),
    .I0(ff_next_state_1_17),
    .I1(ff_cache_vram_write),
    .I2(ff_state[3]),
    .I3(ff_state[4]) 
);
defparam n3514_s161.INIT=16'h0007;
  LUT3 n3543_s159 (
    .F(n3543_164),
    .I0(n3560_149),
    .I1(ff_state[0]),
    .I2(ff_state[1]) 
);
defparam n3543_s159.INIT=8'h02;
  LUT3 ff_wait_counter_7_s21 (
    .F(ff_wait_counter_7_26),
    .I0(reg_command_high_speed_mode),
    .I1(ff_state[2]),
    .I2(ff_state[3]) 
);
defparam ff_wait_counter_7_s21.INIT=8'h01;
  LUT4 ff_color_7_s5 (
    .F(ff_color_7_11),
    .I0(ff_bit_pattern_7_7),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(n3514_186) 
);
defparam ff_color_7_s5.INIT=16'h0200;
  LUT3 w_next_2_s3 (
    .F(w_next[2]),
    .I0(w_next[0]),
    .I1(reg_screen_mode[2]),
    .I2(n2043_5) 
);
defparam w_next_2_s3.INIT=8'h10;
  LUT3 w_next_1_s3 (
    .F(w_next[1]),
    .I0(reg_screen_mode[2]),
    .I1(n2043_5),
    .I2(w_next[0]) 
);
defparam w_next_1_s3.INIT=8'h0B;
  LUT4 n3688_s38 (
    .F(n3688_44),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n3688_s38.INIT=16'h7000;
  LUT4 n3683_s12 (
    .F(n3683_19),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(ff_state[4]) 
);
defparam n3683_s12.INIT=16'h0007;
  LUT4 n3692_s25 (
    .F(n3692_31),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[0]),
    .I3(ff_state[3]) 
);
defparam n3692_s25.INIT=16'h0008;
  LUT4 n3687_s22 (
    .F(n3687_28),
    .I0(ff_state[3]),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(ff_state[2]) 
);
defparam n3687_s22.INIT=16'h4111;
  LUT4 n3688_s39 (
    .F(n3688_46),
    .I0(ff_font_address_17_9),
    .I1(n3688_26),
    .I2(ff_state[1]),
    .I3(ff_state[2]) 
);
defparam n3688_s39.INIT=16'h1000;
  LUT4 ff_cache_vram_wdata_7_s20 (
    .F(ff_cache_vram_wdata_7_26),
    .I0(ff_cache_vram_wdata_7_18),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(ff_cache_vram_wdata_7_24) 
);
defparam ff_cache_vram_wdata_7_s20.INIT=16'h00BF;
  LUT4 n3518_s100 (
    .F(n3518_107),
    .I0(ff_source[3]),
    .I1(n3515_123),
    .I2(n3515_124),
    .I3(n3518_105) 
);
defparam n3518_s100.INIT=16'hBF00;
  LUT4 n3517_s103 (
    .F(n3517_111),
    .I0(ff_source[3]),
    .I1(n3515_123),
    .I2(n3515_124),
    .I3(n3517_107) 
);
defparam n3517_s103.INIT=16'hBF00;
  LUT4 n3688_s40 (
    .F(n3688_48),
    .I0(ff_cache_vram_valid_19),
    .I1(ff_state[3]),
    .I2(ff_state[4]),
    .I3(ff_state[5]) 
);
defparam n3688_s40.INIT=16'h000E;
  LUT4 ff_cache_flush_start_s14 (
    .F(ff_cache_flush_start_20),
    .I0(ff_cache_flush_start_14),
    .I1(ff_cache_flush_start_22),
    .I2(ff_state[4]),
    .I3(ff_state[5]) 
);
defparam ff_cache_flush_start_s14.INIT=16'h0001;
  LUT4 n3543_s160 (
    .F(n3543_166),
    .I0(n3691_16),
    .I1(ff_state[4]),
    .I2(ff_state[5]),
    .I3(n3543_162) 
);
defparam n3543_s160.INIT=16'h0100;
  LUT4 ff_next_state_0_s16 (
    .F(ff_next_state_0_22),
    .I0(ff_state[2]),
    .I1(ff_state[1]),
    .I2(ff_state[0]),
    .I3(ff_state[3]) 
);
defparam ff_next_state_0_s16.INIT=16'h0400;
  LUT3 n3514_s162 (
    .F(n3514_199),
    .I0(ff_state[0]),
    .I1(ff_state[2]),
    .I2(ff_state[1]) 
);
defparam n3514_s162.INIT=8'h10;
  LUT4 ff_cache_flush_start_s15 (
    .F(ff_cache_flush_start_22),
    .I0(n2043_5),
    .I1(ff_cache_flush_start_17),
    .I2(ff_state[2]),
    .I3(ff_state[1]) 
);
defparam ff_cache_flush_start_s15.INIT=16'h0400;
  LUT4 n3692_s26 (
    .F(n3692_33),
    .I0(n3688_31),
    .I1(ff_state[2]),
    .I2(ff_state[1]),
    .I3(n3692_22) 
);
defparam n3692_s26.INIT=16'hDF00;
  LUT4 n3691_s30 (
    .F(n3691_38),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n3691_s30.INIT=16'hB000;
  LUT4 n3678_s25 (
    .F(n3678_36),
    .I0(ff_eq),
    .I1(n2952_3),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n3678_s25.INIT=16'h0900;
  LUT4 n3569_s158 (
    .F(n3569_189),
    .I0(reg_command_high_speed_mode),
    .I1(ff_next_state[5]),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n3569_s158.INIT=16'h0800;
  LUT4 n3687_s23 (
    .F(n3687_30),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(n3688_16),
    .I3(n3532_139) 
);
defparam n3687_s23.INIT=16'h4F00;
  LUT4 n3573_s142 (
    .F(n3573_173),
    .I0(ff_next_state[1]),
    .I1(reg_command_high_speed_mode),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n3573_s142.INIT=16'h0700;
  LUT4 n3570_s134 (
    .F(n3570_164),
    .I0(ff_next_state[4]),
    .I1(reg_command_high_speed_mode),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n3570_s134.INIT=16'h0400;
  LUT4 n3692_s27 (
    .F(n3692_35),
    .I0(n649_5),
    .I1(n1260_10),
    .I2(n1260_11),
    .I3(n3692_39) 
);
defparam n3692_s27.INIT=16'hFE00;
  LUT4 n1887_s10 (
    .F(n1887_15),
    .I0(n808_4),
    .I1(n649_5),
    .I2(n1260_10),
    .I3(n1260_11) 
);
defparam n1887_s10.INIT=16'h0001;
  LUT4 n3520_s100 (
    .F(n3520_107),
    .I0(n3519_106),
    .I1(ff_read_byte[2]),
    .I2(ff_state[4]),
    .I3(ff_state[5]) 
);
defparam n3520_s100.INIT=16'h0D00;
  LUT4 n3560_s143 (
    .F(n3560_149),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(ff_state[5]),
    .I3(ff_state[4]) 
);
defparam n3560_s143.INIT=16'h0100;
  LUT4 ff_wait_counter_7_s22 (
    .F(ff_wait_counter_7_28),
    .I0(ff_wait_counter_7_19),
    .I1(ff_state[5]),
    .I2(ff_state[4]),
    .I3(ff_wait_counter_7_20) 
);
defparam ff_wait_counter_7_s22.INIT=16'h00EF;
  LUT4 n3692_s28 (
    .F(n3692_37),
    .I0(ff_state[5]),
    .I1(ff_state[4]),
    .I2(n3692_13),
    .I3(n3692_14) 
);
defparam n3692_s28.INIT=16'h0B00;
  LUT4 n3570_s136 (
    .F(n3570_168),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(ff_state[2]) 
);
defparam n3570_s136.INIT=16'h0BB0;
  LUT3 ff_cache_vram_wdata_7_s21 (
    .F(ff_cache_vram_wdata_7_28),
    .I0(w_status_transfer_ready),
    .I1(ff_state[1]),
    .I2(ff_state[0]) 
);
defparam ff_cache_vram_wdata_7_s21.INIT=8'h10;
  LUT4 n3691_s31 (
    .F(n3691_40),
    .I0(n1260_9),
    .I1(reg_nx_10_10),
    .I2(ff_state[1]),
    .I3(ff_state[0]) 
);
defparam n3691_s31.INIT=16'h0400;
  LUT3 ff_next_state_5_s16 (
    .F(ff_next_state_5_22),
    .I0(reg_command_high_speed_mode),
    .I1(ff_state[1]),
    .I2(ff_state[0]) 
);
defparam ff_next_state_5_s16.INIT=8'h20;
  LUT4 n544_s4 (
    .F(n544_8),
    .I0(n544_4),
    .I1(n544_5),
    .I2(ff_start),
    .I3(n748_14) 
);
defparam n544_s4.INIT=16'hACAA;
  LUT4 n543_s4 (
    .F(n543_8),
    .I0(n543_4),
    .I1(n543_5),
    .I2(ff_start),
    .I3(n748_14) 
);
defparam n543_s4.INIT=16'hACAA;
  LUT4 n542_s4 (
    .F(n542_8),
    .I0(n542_4),
    .I1(n542_5),
    .I2(ff_start),
    .I3(n748_14) 
);
defparam n542_s4.INIT=16'hACAA;
  LUT4 n541_s4 (
    .F(n541_8),
    .I0(n541_4),
    .I1(n541_5),
    .I2(ff_start),
    .I3(n748_14) 
);
defparam n541_s4.INIT=16'hACAA;
  LUT4 n540_s4 (
    .F(n540_8),
    .I0(n540_4),
    .I1(n540_5),
    .I2(ff_start),
    .I3(n748_14) 
);
defparam n540_s4.INIT=16'hACAA;
  LUT4 n539_s4 (
    .F(n539_8),
    .I0(n539_4),
    .I1(n539_5),
    .I2(ff_start),
    .I3(n748_14) 
);
defparam n539_s4.INIT=16'hACAA;
  LUT4 n538_s4 (
    .F(n538_8),
    .I0(n538_4),
    .I1(n538_5),
    .I2(ff_start),
    .I3(n748_14) 
);
defparam n538_s4.INIT=16'hACAA;
  LUT4 n537_s4 (
    .F(n537_8),
    .I0(n537_4),
    .I1(n537_5),
    .I2(ff_start),
    .I3(n748_14) 
);
defparam n537_s4.INIT=16'hACAA;
  LUT4 n536_s6 (
    .F(n536_10),
    .I0(n536_4),
    .I1(n536_5),
    .I2(ff_start),
    .I3(n748_14) 
);
defparam n536_s6.INIT=16'hCACC;
  LUT4 n2733_s4 (
    .F(n2733_11),
    .I0(reg_screen_mode[3]),
    .I1(n566_31),
    .I2(ff_start),
    .I3(w_cache_vram_rdata[6]) 
);
defparam n2733_s4.INIT=16'h0800;
  LUT4 n2732_s4 (
    .F(n2732_11),
    .I0(reg_screen_mode[3]),
    .I1(n566_31),
    .I2(ff_start),
    .I3(w_cache_vram_rdata[7]) 
);
defparam n2732_s4.INIT=16'h0800;
  LUT4 n2735_s4 (
    .F(n2735_11),
    .I0(reg_screen_mode[3]),
    .I1(n566_31),
    .I2(ff_start),
    .I3(w_cache_vram_rdata[4]) 
);
defparam n2735_s4.INIT=16'h0800;
  LUT4 n2734_s4 (
    .F(n2734_11),
    .I0(reg_screen_mode[3]),
    .I1(n566_31),
    .I2(ff_start),
    .I3(w_cache_vram_rdata[5]) 
);
defparam n2734_s4.INIT=16'h0800;
  LUT3 n1887_s11 (
    .F(n1887_17),
    .I0(reg_screen_mode[3]),
    .I1(n566_31),
    .I2(n1877_11) 
);
defparam n1887_s11.INIT=8'h80;
  LUT4 n3520_s101 (
    .F(n3520_109),
    .I0(n3516_103),
    .I1(reg_screen_mode[3]),
    .I2(n566_31),
    .I3(n3520_107) 
);
defparam n3520_s101.INIT=16'h7F00;
  LUT4 n3515_s122 (
    .F(n3515_129),
    .I0(n3515_113),
    .I1(ff_read_byte[7]),
    .I2(reg_screen_mode[3]),
    .I3(n566_31) 
);
defparam n3515_s122.INIT=16'h0BBB;
  LUT4 n2250_s6 (
    .F(n2250_12),
    .I0(ff_read_color_12),
    .I1(ff_read_color),
    .I2(ff_read_color_10),
    .I3(ff_start) 
);
defparam n2250_s6.INIT=16'h00F4;
  LUT4 n2740_s4 (
    .F(n2740_10),
    .I0(ff_read_byte[7]),
    .I1(w_cache_vram_rdata[7]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n2740_s4.INIT=16'h0C0A;
  LUT2 n2740_s5 (
    .F(n2740_12),
    .I0(ff_start),
    .I1(w_cache_vram_rdata[7]) 
);
defparam n2740_s5.INIT=4'h4;
  LUT2 ff_read_pixel_7_s4 (
    .F(ff_read_pixel_7_15),
    .I0(w_cache_vram_rdata_en),
    .I1(ff_start) 
);
defparam ff_read_pixel_7_s4.INIT=4'hE;
  LUT4 n2741_s4 (
    .F(n2741_10),
    .I0(ff_read_byte[6]),
    .I1(w_cache_vram_rdata[6]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n2741_s4.INIT=16'h0C0A;
  LUT2 n2741_s5 (
    .F(n2741_12),
    .I0(ff_start),
    .I1(w_cache_vram_rdata[6]) 
);
defparam n2741_s5.INIT=4'h4;
  LUT4 n2742_s4 (
    .F(n2742_10),
    .I0(ff_read_byte[5]),
    .I1(w_cache_vram_rdata[5]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n2742_s4.INIT=16'h0C0A;
  LUT4 n2743_s4 (
    .F(n2743_10),
    .I0(ff_read_byte[4]),
    .I1(w_cache_vram_rdata[4]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n2743_s4.INIT=16'h0C0A;
  LUT4 n2744_s4 (
    .F(n2744_10),
    .I0(ff_read_byte[3]),
    .I1(w_cache_vram_rdata[3]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n2744_s4.INIT=16'h0C0A;
  LUT2 n2744_s5 (
    .F(n2744_12),
    .I0(ff_start),
    .I1(w_cache_vram_rdata[3]) 
);
defparam n2744_s5.INIT=4'h4;
  LUT4 n2745_s4 (
    .F(n2745_10),
    .I0(ff_read_byte[2]),
    .I1(w_cache_vram_rdata[2]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n2745_s4.INIT=16'h0C0A;
  LUT2 n2745_s5 (
    .F(n2745_12),
    .I0(ff_start),
    .I1(w_cache_vram_rdata[2]) 
);
defparam n2745_s5.INIT=4'h4;
  LUT4 n2746_s4 (
    .F(n2746_10),
    .I0(ff_read_byte[1]),
    .I1(w_cache_vram_rdata[1]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n2746_s4.INIT=16'h0C0A;
  LUT4 n2747_s4 (
    .F(n2747_10),
    .I0(ff_read_byte[0]),
    .I1(w_cache_vram_rdata[0]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n2747_s4.INIT=16'h0C0A;
  LUT4 ff_cache_vram_write_s23 (
    .F(ff_cache_vram_write_29),
    .I0(n3688_16),
    .I1(ff_cache_vram_valid_19),
    .I2(n3570_162),
    .I3(ff_cache_vram_write_23) 
);
defparam ff_cache_vram_write_s23.INIT=16'h7F00;
  LUT4 ff_font_address_7_s4 (
    .F(ff_font_address_7_10),
    .I0(n4497_8),
    .I1(n266_7),
    .I2(ff_font_address_17_11),
    .I3(n236_5) 
);
defparam ff_font_address_7_s4.INIT=16'hFF10;
  LUT4 ff_font_address_15_s6 (
    .F(ff_font_address_15_11),
    .I0(n266_7),
    .I1(ff_font_address_17_11),
    .I2(n4497_8),
    .I3(n236_5) 
);
defparam ff_font_address_15_s6.INIT=16'h00F4;
  LUT4 ff_source_7_s11 (
    .F(ff_source_7_17),
    .I0(ff_cache_vram_valid),
    .I1(n3692_31),
    .I2(ff_state[4]),
    .I3(ff_source_7_15) 
);
defparam ff_source_7_s11.INIT=16'h0045;
  LUT4 n3532_s123 (
    .F(n3532_141),
    .I0(ff_state[5]),
    .I1(ff_state[3]),
    .I2(ff_state[4]),
    .I3(n3532_139) 
);
defparam n3532_s123.INIT=16'h4500;
  LUT4 n3688_s41 (
    .F(n3688_50),
    .I0(n3688_28),
    .I1(ff_next_state[4]),
    .I2(ff_state[4]),
    .I3(n3688_44) 
);
defparam n3688_s41.INIT=16'hD000;
  LUT4 n3692_s29 (
    .F(n3692_39),
    .I0(reg_nx_10_10),
    .I1(ff_state[0]),
    .I2(ff_state[2]),
    .I3(ff_state[1]) 
);
defparam n3692_s29.INIT=16'h0100;
  LUT4 n3678_s26 (
    .F(n3678_38),
    .I0(n3678_14),
    .I1(ff_state[5]),
    .I2(ff_state[3]),
    .I3(ff_state[4]) 
);
defparam n3678_s26.INIT=16'h0002;
  LUT4 ff_next_state_1_s16 (
    .F(ff_next_state_1_21),
    .I0(ff_state[5]),
    .I1(ff_state[3]),
    .I2(ff_state[4]),
    .I3(ff_next_state_1_17) 
);
defparam ff_next_state_1_s16.INIT=16'h0100;
  LUT4 n3691_s32 (
    .F(n3691_42),
    .I0(ff_count_valid_26),
    .I1(ff_state[5]),
    .I2(ff_state[4]),
    .I3(ff_state[3]) 
);
defparam n3691_s32.INIT=16'h5455;
  LUT4 n3544_s147 (
    .F(n3544_152),
    .I0(n3543_166),
    .I1(n3560_149),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n3544_s147.INIT=16'h5551;
  DFFCE reg_sx_7_s0 (
    .Q(reg_sx[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n236_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_6_s0 (
    .Q(reg_sx[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n236_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_5_s0 (
    .Q(reg_sx[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n236_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_4_s0 (
    .Q(reg_sx[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n236_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_3_s0 (
    .Q(reg_sx[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n236_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_2_s0 (
    .Q(reg_sx[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n236_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_1_s0 (
    .Q(reg_sx[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n236_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_0_s0 (
    .Q(reg_sx[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n236_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_font_address_17_s0 (
    .Q(ff_font_address[17]),
    .D(n266_3),
    .CLK(clk85m),
    .CE(ff_font_address_17_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_font_address_16_s0 (
    .Q(ff_font_address[16]),
    .D(n267_3),
    .CLK(clk85m),
    .CE(ff_font_address_17_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_font_address_15_s0 (
    .Q(ff_font_address[15]),
    .D(n286_3),
    .CLK(clk85m),
    .CE(ff_font_address_15_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_font_address_14_s0 (
    .Q(ff_font_address[14]),
    .D(n287_3),
    .CLK(clk85m),
    .CE(ff_font_address_15_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_font_address_13_s0 (
    .Q(ff_font_address[13]),
    .D(n288_3),
    .CLK(clk85m),
    .CE(ff_font_address_15_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_font_address_12_s0 (
    .Q(ff_font_address[12]),
    .D(n289_3),
    .CLK(clk85m),
    .CE(ff_font_address_15_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_font_address_11_s0 (
    .Q(ff_font_address[11]),
    .D(n290_3),
    .CLK(clk85m),
    .CE(ff_font_address_15_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_font_address_10_s0 (
    .Q(ff_font_address[10]),
    .D(n291_3),
    .CLK(clk85m),
    .CE(ff_font_address_15_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_font_address_9_s0 (
    .Q(ff_font_address[9]),
    .D(n292_3),
    .CLK(clk85m),
    .CE(ff_font_address_15_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_font_address_8_s0 (
    .Q(ff_font_address[8]),
    .D(n293_3),
    .CLK(clk85m),
    .CE(ff_font_address_15_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_sy_18_s0 (
    .Q(ff_sy[18]),
    .D(n747_5),
    .CLK(clk85m),
    .CE(ff_sy_18_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sy_17_s0 (
    .Q(ff_sy[17]),
    .D(n748_7),
    .CLK(clk85m),
    .CE(ff_sy_18_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sy_16_s0 (
    .Q(ff_sy[16]),
    .D(n749_7),
    .CLK(clk85m),
    .CE(ff_sy_18_9),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_8_s0 (
    .Q(reg_dx[8]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n4791_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_7_s0 (
    .Q(reg_dx[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n4792_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_6_s0 (
    .Q(reg_dx[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n4792_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_5_s0 (
    .Q(reg_dx[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n4792_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_4_s0 (
    .Q(reg_dx[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n4792_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_3_s0 (
    .Q(reg_dx[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n4792_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_2_s0 (
    .Q(reg_dx[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n4792_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_1_s0 (
    .Q(reg_dx[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n4792_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_0_s0 (
    .Q(reg_dx[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n4792_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_dy_10_s0 (
    .Q(ff_dy[10]),
    .D(n1411_6),
    .CLK(clk85m),
    .CE(ff_dy_10_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dy_9_s0 (
    .Q(ff_dy[9]),
    .D(n1412_5),
    .CLK(clk85m),
    .CE(ff_dy_10_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dy_8_s0 (
    .Q(ff_dy[8]),
    .D(n1413_5),
    .CLK(clk85m),
    .CE(ff_dy_10_8),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_10_s0 (
    .Q(reg_nx[10]),
    .D(n1632_3),
    .CLK(clk85m),
    .CE(reg_nx_10_8),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_9_s0 (
    .Q(reg_nx[9]),
    .D(n1633_3),
    .CLK(clk85m),
    .CE(reg_nx_10_8),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_8_s0 (
    .Q(reg_nx[8]),
    .D(n1634_3),
    .CLK(clk85m),
    .CE(reg_nx_10_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_ny_10_s0 (
    .Q(ff_ny[10]),
    .D(n2032_5),
    .CLK(clk85m),
    .CE(ff_ny_10_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_ny_9_s0 (
    .Q(ff_ny[9]),
    .D(n2033_5),
    .CLK(clk85m),
    .CE(ff_ny_10_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_ny_8_s0 (
    .Q(ff_ny[8]),
    .D(n2034_5),
    .CLK(clk85m),
    .CE(ff_ny_10_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_fore_color_7_s0 (
    .Q(ff_fore_color[7]),
    .D(ff_color[7]),
    .CLK(clk85m),
    .CE(n5076_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_fore_color_6_s0 (
    .Q(ff_fore_color[6]),
    .D(ff_color[6]),
    .CLK(clk85m),
    .CE(n5076_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_fore_color_5_s0 (
    .Q(ff_fore_color[5]),
    .D(ff_color[5]),
    .CLK(clk85m),
    .CE(n5076_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_fore_color_4_s0 (
    .Q(ff_fore_color[4]),
    .D(ff_color[4]),
    .CLK(clk85m),
    .CE(n5076_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_fore_color_3_s0 (
    .Q(ff_fore_color[3]),
    .D(ff_color[3]),
    .CLK(clk85m),
    .CE(n5076_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_fore_color_2_s0 (
    .Q(ff_fore_color[2]),
    .D(ff_color[2]),
    .CLK(clk85m),
    .CE(n5076_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_fore_color_1_s0 (
    .Q(ff_fore_color[1]),
    .D(ff_color[1]),
    .CLK(clk85m),
    .CE(n5076_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_fore_color_0_s0 (
    .Q(ff_fore_color[0]),
    .D(ff_color[0]),
    .CLK(clk85m),
    .CE(n5076_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_maj_s0 (
    .Q(ff_maj),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n5091_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_eq_s0 (
    .Q(ff_eq),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n5091_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dix_s0 (
    .Q(ff_dix),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n5091_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_diy_s0 (
    .Q(ff_diy),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n5091_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_3_s0 (
    .Q(ff_logical_opration[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n2369_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_2_s0 (
    .Q(ff_logical_opration[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n2369_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_1_s0 (
    .Q(ff_logical_opration[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n2369_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_0_s0 (
    .Q(ff_logical_opration[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2369_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_3_s0 (
    .Q(ff_command[3]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n2369_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_2_s0 (
    .Q(ff_command[2]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n2369_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_1_s0 (
    .Q(ff_command[1]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n2369_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_0_s0 (
    .Q(ff_command[0]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n2369_5),
    .CLEAR(n36_6) 
);
  DFFC ff_start_s0 (
    .Q(ff_start),
    .D(n2369_5),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE reg_vx_15_s0 (
    .Q(reg_vx[15]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n5114_8),
    .CLEAR(n36_6) 
);
  DFFCE reg_vx_14_s0 (
    .Q(reg_vx[14]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n5114_8),
    .CLEAR(n36_6) 
);
  DFFCE reg_vx_13_s0 (
    .Q(reg_vx[13]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n5114_8),
    .CLEAR(n36_6) 
);
  DFFCE reg_vx_12_s0 (
    .Q(reg_vx[12]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n5114_8),
    .CLEAR(n36_6) 
);
  DFFCE reg_vx_11_s0 (
    .Q(reg_vx[11]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n5114_8),
    .CLEAR(n36_6) 
);
  DFFCE reg_vx_10_s0 (
    .Q(reg_vx[10]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n5114_8),
    .CLEAR(n36_6) 
);
  DFFCE reg_vx_9_s0 (
    .Q(reg_vx[9]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n5114_8),
    .CLEAR(n36_6) 
);
  DFFCE reg_vx_8_s0 (
    .Q(reg_vx[8]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n5114_8),
    .CLEAR(n36_6) 
);
  DFFCE reg_vx_7_s0 (
    .Q(reg_vx[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n5122_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_vx_6_s0 (
    .Q(reg_vx[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n5122_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_vx_5_s0 (
    .Q(reg_vx[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n5122_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_vx_4_s0 (
    .Q(reg_vx[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n5122_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_vx_3_s0 (
    .Q(reg_vx[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n5122_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_vx_2_s0 (
    .Q(reg_vx[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n5122_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_vx_1_s0 (
    .Q(reg_vx[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n5122_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_vx_0_s0 (
    .Q(reg_vx[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n5122_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_vy_15_s0 (
    .Q(reg_vy[15]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n5146_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_vy_14_s0 (
    .Q(reg_vy[14]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n5146_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_vy_13_s0 (
    .Q(reg_vy[13]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n5146_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_vy_12_s0 (
    .Q(reg_vy[12]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n5146_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_vy_11_s0 (
    .Q(reg_vy[11]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n5146_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_vy_10_s0 (
    .Q(reg_vy[10]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n5146_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_vy_9_s0 (
    .Q(reg_vy[9]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n5146_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_vy_8_s0 (
    .Q(reg_vy[8]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n5146_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_vy_7_s0 (
    .Q(reg_vy[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n5154_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_vy_6_s0 (
    .Q(reg_vy[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n5154_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_vy_5_s0 (
    .Q(reg_vy[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n5154_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_vy_4_s0 (
    .Q(reg_vy[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n5154_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_vy_3_s0 (
    .Q(reg_vy[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n5154_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_vy_2_s0 (
    .Q(reg_vy[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n5154_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_vy_1_s0 (
    .Q(reg_vy[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n5154_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_vy_0_s0 (
    .Q(reg_vy[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n5154_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_wsx_8_s0 (
    .Q(reg_wsx[8]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n5164_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_wsx_7_s0 (
    .Q(reg_wsx[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n5165_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_wsx_6_s0 (
    .Q(reg_wsx[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n5165_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_wsx_5_s0 (
    .Q(reg_wsx[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n5165_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_wsx_4_s0 (
    .Q(reg_wsx[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n5165_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_wsx_3_s0 (
    .Q(reg_wsx[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n5165_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_wsx_2_s0 (
    .Q(reg_wsx[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n5165_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_wsx_1_s0 (
    .Q(reg_wsx[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n5165_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_wsx_0_s0 (
    .Q(reg_wsx[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n5165_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_wsy_10_s0 (
    .Q(reg_wsy[10]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n5179_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_wsy_9_s0 (
    .Q(reg_wsy[9]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n5179_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_wsy_8_s0 (
    .Q(reg_wsy[8]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n5179_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_wsy_7_s0 (
    .Q(reg_wsy[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n5182_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_wsy_6_s0 (
    .Q(reg_wsy[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n5182_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_wsy_5_s0 (
    .Q(reg_wsy[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n5182_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_wsy_4_s0 (
    .Q(reg_wsy[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n5182_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_wsy_3_s0 (
    .Q(reg_wsy[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n5182_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_wsy_2_s0 (
    .Q(reg_wsy[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n5182_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_wsy_1_s0 (
    .Q(reg_wsy[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n5182_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_wsy_0_s0 (
    .Q(reg_wsy[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n5182_5),
    .CLEAR(n36_6) 
);
  DFFPE reg_wex_7_s0 (
    .Q(reg_wex[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n5193_5),
    .PRESET(n36_6) 
);
  DFFPE reg_wex_6_s0 (
    .Q(reg_wex[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n5193_5),
    .PRESET(n36_6) 
);
  DFFPE reg_wex_5_s0 (
    .Q(reg_wex[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n5193_5),
    .PRESET(n36_6) 
);
  DFFPE reg_wex_4_s0 (
    .Q(reg_wex[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n5193_5),
    .PRESET(n36_6) 
);
  DFFPE reg_wex_3_s0 (
    .Q(reg_wex[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n5193_5),
    .PRESET(n36_6) 
);
  DFFPE reg_wex_2_s0 (
    .Q(reg_wex[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n5193_5),
    .PRESET(n36_6) 
);
  DFFPE reg_wex_1_s0 (
    .Q(reg_wex[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n5193_5),
    .PRESET(n36_6) 
);
  DFFPE reg_wex_0_s0 (
    .Q(reg_wex[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n5193_5),
    .PRESET(n36_6) 
);
  DFFPE reg_wey_10_s0 (
    .Q(reg_wey[10]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n5207_5),
    .PRESET(n36_6) 
);
  DFFPE reg_wey_9_s0 (
    .Q(reg_wey[9]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n5207_5),
    .PRESET(n36_6) 
);
  DFFPE reg_wey_8_s0 (
    .Q(reg_wey[8]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n5207_5),
    .PRESET(n36_6) 
);
  DFFPE reg_wey_7_s0 (
    .Q(reg_wey[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n5210_5),
    .PRESET(n36_6) 
);
  DFFPE reg_wey_6_s0 (
    .Q(reg_wey[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n5210_5),
    .PRESET(n36_6) 
);
  DFFPE reg_wey_5_s0 (
    .Q(reg_wey[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n5210_5),
    .PRESET(n36_6) 
);
  DFFPE reg_wey_4_s0 (
    .Q(reg_wey[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n5210_5),
    .PRESET(n36_6) 
);
  DFFPE reg_wey_3_s0 (
    .Q(reg_wey[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n5210_5),
    .PRESET(n36_6) 
);
  DFFPE reg_wey_2_s0 (
    .Q(reg_wey[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n5210_5),
    .PRESET(n36_6) 
);
  DFFPE reg_wey_1_s0 (
    .Q(reg_wey[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n5210_5),
    .PRESET(n36_6) 
);
  DFFPE reg_wey_0_s0 (
    .Q(reg_wey[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n5210_5),
    .PRESET(n36_6) 
);
  DFFCE ff_cache_vram_address_17_s0 (
    .Q(ff_cache_vram_address[17]),
    .D(n3543_156),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_17_22),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_16_s0 (
    .Q(ff_cache_vram_address[16]),
    .D(n3544_140),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_17_22),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_15_s0 (
    .Q(ff_cache_vram_address[15]),
    .D(n3545_140),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_17_22),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_14_s0 (
    .Q(ff_cache_vram_address[14]),
    .D(n3546_140),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_17_22),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_13_s0 (
    .Q(ff_cache_vram_address[13]),
    .D(n3547_140),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_17_22),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_12_s0 (
    .Q(ff_cache_vram_address[12]),
    .D(n3548_140),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_17_22),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_11_s0 (
    .Q(ff_cache_vram_address[11]),
    .D(n3549_140),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_17_22),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_10_s0 (
    .Q(ff_cache_vram_address[10]),
    .D(n3550_140),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_17_22),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_9_s0 (
    .Q(ff_cache_vram_address[9]),
    .D(n3551_140),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_17_22),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_8_s0 (
    .Q(ff_cache_vram_address[8]),
    .D(n3552_140),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_17_22),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_7_s0 (
    .Q(ff_cache_vram_address[7]),
    .D(n3553_140),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_17_22),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_6_s0 (
    .Q(ff_cache_vram_address[6]),
    .D(n3554_140),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_17_22),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_5_s0 (
    .Q(ff_cache_vram_address[5]),
    .D(n3555_140),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_17_22),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_4_s0 (
    .Q(ff_cache_vram_address[4]),
    .D(n3556_140),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_17_22),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_3_s0 (
    .Q(ff_cache_vram_address[3]),
    .D(n3557_140),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_17_22),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_2_s0 (
    .Q(ff_cache_vram_address[2]),
    .D(n3558_140),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_17_22),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_1_s0 (
    .Q(ff_cache_vram_address[1]),
    .D(n3559_140),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_17_22),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_0_s0 (
    .Q(ff_cache_vram_address[0]),
    .D(n3560_140),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_17_22),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_write_s0 (
    .Q(ff_cache_vram_write),
    .D(n3514_183),
    .CLK(clk85m),
    .CE(ff_cache_vram_write_18),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_7_s0 (
    .Q(ff_cache_vram_wdata[7]),
    .D(n3515_107),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_6_s0 (
    .Q(ff_cache_vram_wdata[6]),
    .D(n3516_98),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_5_s0 (
    .Q(ff_cache_vram_wdata[5]),
    .D(n3517_98),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_4_s0 (
    .Q(ff_cache_vram_wdata[4]),
    .D(n3518_98),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_3_s0 (
    .Q(ff_cache_vram_wdata[3]),
    .D(n3519_98),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_2_s0 (
    .Q(ff_cache_vram_wdata[2]),
    .D(n3520_98),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_1_s0 (
    .Q(ff_cache_vram_wdata[1]),
    .D(n3521_99),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_0_s0 (
    .Q(ff_cache_vram_wdata[0]),
    .D(n3522_99),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_12),
    .CLEAR(n36_6) 
);
  DFFE ff_source_7_s0 (
    .Q(ff_source[7]),
    .D(n3669_7),
    .CLK(clk85m),
    .CE(ff_source_7_7) 
);
  DFFE ff_source_6_s0 (
    .Q(ff_source[6]),
    .D(n3670_7),
    .CLK(clk85m),
    .CE(ff_source_7_7) 
);
  DFFE ff_source_5_s0 (
    .Q(ff_source[5]),
    .D(n3671_7),
    .CLK(clk85m),
    .CE(ff_source_7_7) 
);
  DFFE ff_source_4_s0 (
    .Q(ff_source[4]),
    .D(n3672_7),
    .CLK(clk85m),
    .CE(ff_source_7_7) 
);
  DFFE ff_source_3_s0 (
    .Q(ff_source[3]),
    .D(n3673_7),
    .CLK(clk85m),
    .CE(ff_source_7_7) 
);
  DFFE ff_source_2_s0 (
    .Q(ff_source[2]),
    .D(n3674_7),
    .CLK(clk85m),
    .CE(ff_source_7_7) 
);
  DFFE ff_source_1_s0 (
    .Q(ff_source[1]),
    .D(n3675_7),
    .CLK(clk85m),
    .CE(ff_source_7_7) 
);
  DFFE ff_source_0_s0 (
    .Q(ff_source[0]),
    .D(n3676_7),
    .CLK(clk85m),
    .CE(ff_source_7_7) 
);
  DFFE ff_wait_counter_7_s0 (
    .Q(ff_wait_counter[7]),
    .D(n3532_132),
    .CLK(clk85m),
    .CE(ff_wait_counter_7_14) 
);
  DFFE ff_wait_counter_6_s0 (
    .Q(ff_wait_counter[6]),
    .D(n3533_123),
    .CLK(clk85m),
    .CE(ff_wait_counter_7_14) 
);
  DFFE ff_wait_counter_5_s0 (
    .Q(ff_wait_counter[5]),
    .D(n3534_120),
    .CLK(clk85m),
    .CE(ff_wait_counter_7_14) 
);
  DFFE ff_wait_counter_4_s0 (
    .Q(ff_wait_counter[4]),
    .D(n3535_123),
    .CLK(clk85m),
    .CE(ff_wait_counter_7_14) 
);
  DFFE ff_wait_counter_3_s0 (
    .Q(ff_wait_counter[3]),
    .D(n3536_123),
    .CLK(clk85m),
    .CE(ff_wait_counter_7_14) 
);
  DFFE ff_wait_counter_2_s0 (
    .Q(ff_wait_counter[2]),
    .D(n3537_123),
    .CLK(clk85m),
    .CE(ff_wait_counter_7_14) 
);
  DFFE ff_wait_counter_1_s0 (
    .Q(ff_wait_counter[1]),
    .D(n3538_124),
    .CLK(clk85m),
    .CE(ff_wait_counter_7_14) 
);
  DFFE ff_wait_counter_0_s0 (
    .Q(ff_wait_counter[0]),
    .D(n3539_124),
    .CLK(clk85m),
    .CE(ff_wait_counter_7_14) 
);
  DFFE ff_bit_count_2_s0 (
    .Q(ff_bit_count[2]),
    .D(n3540_86),
    .CLK(clk85m),
    .CE(ff_bit_count_2_8) 
);
  DFFE ff_bit_count_1_s0 (
    .Q(ff_bit_count[1]),
    .D(n3541_84),
    .CLK(clk85m),
    .CE(ff_bit_count_2_8) 
);
  DFFE ff_bit_count_0_s0 (
    .Q(ff_bit_count[0]),
    .D(n3542_84),
    .CLK(clk85m),
    .CE(ff_bit_count_2_8) 
);
  DFFE ff_next_state_5_s0 (
    .Q(ff_next_state[5]),
    .D(n3569_181),
    .CLK(clk85m),
    .CE(ff_next_state_5_19) 
);
  DFFE ff_next_state_4_s0 (
    .Q(ff_next_state[4]),
    .D(n3570_154),
    .CLK(clk85m),
    .CE(ff_next_state_5_17) 
);
  DFFE ff_next_state_3_s0 (
    .Q(ff_next_state[3]),
    .D(n3571_156),
    .CLK(clk85m),
    .CE(ff_next_state_5_17) 
);
  DFFE ff_next_state_2_s0 (
    .Q(ff_next_state[2]),
    .D(n3572_147),
    .CLK(clk85m),
    .CE(ff_next_state_2_13) 
);
  DFFE ff_next_state_1_s0 (
    .Q(ff_next_state[1]),
    .D(n3573_165),
    .CLK(clk85m),
    .CE(ff_next_state_1_14) 
);
  DFFE ff_next_state_0_s0 (
    .Q(ff_next_state[0]),
    .D(n3574_163),
    .CLK(clk85m),
    .CE(ff_next_state_0_16) 
);
  DFFE ff_xsel_1_s0 (
    .Q(ff_xsel[1]),
    .D(n3575_114),
    .CLK(clk85m),
    .CE(ff_xsel_1_15) 
);
  DFFE ff_xsel_0_s0 (
    .Q(ff_xsel[0]),
    .D(n3576_108),
    .CLK(clk85m),
    .CE(ff_xsel_1_15) 
);
  DFFE ff_bit_pattern_7_s0 (
    .Q(ff_bit_pattern[7]),
    .D(ff_read_byte[7]),
    .CLK(clk85m),
    .CE(ff_bit_pattern_7_6) 
);
  DFFE ff_bit_pattern_6_s0 (
    .Q(ff_bit_pattern[6]),
    .D(ff_read_byte[6]),
    .CLK(clk85m),
    .CE(ff_bit_pattern_7_6) 
);
  DFFE ff_bit_pattern_5_s0 (
    .Q(ff_bit_pattern[5]),
    .D(ff_read_byte[5]),
    .CLK(clk85m),
    .CE(ff_bit_pattern_7_6) 
);
  DFFE ff_bit_pattern_4_s0 (
    .Q(ff_bit_pattern[4]),
    .D(ff_read_byte[4]),
    .CLK(clk85m),
    .CE(ff_bit_pattern_7_6) 
);
  DFFE ff_bit_pattern_3_s0 (
    .Q(ff_bit_pattern[3]),
    .D(ff_read_byte[3]),
    .CLK(clk85m),
    .CE(ff_bit_pattern_7_6) 
);
  DFFE ff_bit_pattern_2_s0 (
    .Q(ff_bit_pattern[2]),
    .D(ff_read_byte[2]),
    .CLK(clk85m),
    .CE(ff_bit_pattern_7_6) 
);
  DFFE ff_bit_pattern_1_s0 (
    .Q(ff_bit_pattern[1]),
    .D(ff_read_byte[1]),
    .CLK(clk85m),
    .CE(ff_bit_pattern_7_6) 
);
  DFFE ff_bit_pattern_0_s0 (
    .Q(ff_bit_pattern[0]),
    .D(ff_read_byte[0]),
    .CLK(clk85m),
    .CE(ff_bit_pattern_7_6) 
);
  DFFCE reg_sx_8_s0 (
    .Q(reg_sx[8]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n4497_8),
    .CLEAR(n36_6) 
);
  DFFPE reg_wex_8_s0 (
    .Q(reg_wex[8]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n5192_8),
    .PRESET(n36_6) 
);
  DFFCE ff_font_address_7_s1 (
    .Q(ff_font_address[7]),
    .D(n312_3),
    .CLK(clk85m),
    .CE(ff_font_address_7_10),
    .CLEAR(n36_6) 
);
defparam ff_font_address_7_s1.INIT=1'b0;
  DFFCE ff_font_address_6_s1 (
    .Q(ff_font_address[6]),
    .D(n313_3),
    .CLK(clk85m),
    .CE(ff_font_address_7_10),
    .CLEAR(n36_6) 
);
defparam ff_font_address_6_s1.INIT=1'b0;
  DFFCE ff_font_address_5_s1 (
    .Q(ff_font_address[5]),
    .D(n314_3),
    .CLK(clk85m),
    .CE(ff_font_address_7_10),
    .CLEAR(n36_6) 
);
defparam ff_font_address_5_s1.INIT=1'b0;
  DFFCE ff_font_address_4_s1 (
    .Q(ff_font_address[4]),
    .D(n315_3),
    .CLK(clk85m),
    .CE(ff_font_address_7_10),
    .CLEAR(n36_6) 
);
defparam ff_font_address_4_s1.INIT=1'b0;
  DFFCE ff_font_address_3_s1 (
    .Q(ff_font_address[3]),
    .D(n316_3),
    .CLK(clk85m),
    .CE(ff_font_address_7_10),
    .CLEAR(n36_6) 
);
defparam ff_font_address_3_s1.INIT=1'b0;
  DFFCE ff_font_address_2_s1 (
    .Q(ff_font_address[2]),
    .D(n317_3),
    .CLK(clk85m),
    .CE(ff_font_address_7_10),
    .CLEAR(n36_6) 
);
defparam ff_font_address_2_s1.INIT=1'b0;
  DFFCE ff_font_address_1_s1 (
    .Q(ff_font_address[1]),
    .D(n318_3),
    .CLK(clk85m),
    .CE(ff_font_address_7_10),
    .CLEAR(n36_6) 
);
defparam ff_font_address_1_s1.INIT=1'b0;
  DFFCE ff_font_address_0_s1 (
    .Q(ff_font_address[0]),
    .D(n319_3),
    .CLK(clk85m),
    .CE(ff_font_address_7_10),
    .CLEAR(n36_6) 
);
defparam ff_font_address_0_s1.INIT=1'b0;
  DFFCE ff_sx_17_s1 (
    .Q(ff_sx[17]),
    .D(n535_7),
    .CLK(clk85m),
    .CE(ff_sx_17_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_17_s1.INIT=1'b0;
  DFFCE ff_sx_16_s1 (
    .Q(ff_sx[16]),
    .D(n536_10),
    .CLK(clk85m),
    .CE(ff_sx_17_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_16_s1.INIT=1'b0;
  DFFCE ff_sx_15_s1 (
    .Q(ff_sx[15]),
    .D(n537_8),
    .CLK(clk85m),
    .CE(ff_sx_17_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_15_s1.INIT=1'b0;
  DFFCE ff_sx_14_s1 (
    .Q(ff_sx[14]),
    .D(n538_8),
    .CLK(clk85m),
    .CE(ff_sx_17_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_14_s1.INIT=1'b0;
  DFFCE ff_sx_13_s1 (
    .Q(ff_sx[13]),
    .D(n539_8),
    .CLK(clk85m),
    .CE(ff_sx_17_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_13_s1.INIT=1'b0;
  DFFCE ff_sx_12_s1 (
    .Q(ff_sx[12]),
    .D(n540_8),
    .CLK(clk85m),
    .CE(ff_sx_17_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_12_s1.INIT=1'b0;
  DFFCE ff_sx_11_s1 (
    .Q(ff_sx[11]),
    .D(n541_8),
    .CLK(clk85m),
    .CE(ff_sx_17_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_11_s1.INIT=1'b0;
  DFFCE ff_sx_10_s1 (
    .Q(ff_sx[10]),
    .D(n542_8),
    .CLK(clk85m),
    .CE(ff_sx_17_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_10_s1.INIT=1'b0;
  DFFCE ff_sx_9_s1 (
    .Q(ff_sx[9]),
    .D(n543_8),
    .CLK(clk85m),
    .CE(ff_sx_17_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_9_s1.INIT=1'b0;
  DFFCE ff_sx_8_s1 (
    .Q(w_status_border_position[8]),
    .D(n544_8),
    .CLK(clk85m),
    .CE(ff_sx_17_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_8_s1.INIT=1'b0;
  DFFCE ff_sx_7_s1 (
    .Q(w_status_border_position[7]),
    .D(n545_7),
    .CLK(clk85m),
    .CE(ff_sx_17_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_7_s1.INIT=1'b0;
  DFFCE ff_sx_6_s1 (
    .Q(w_status_border_position[6]),
    .D(n546_7),
    .CLK(clk85m),
    .CE(ff_sx_17_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_6_s1.INIT=1'b0;
  DFFCE ff_sx_5_s1 (
    .Q(w_status_border_position[5]),
    .D(n547_7),
    .CLK(clk85m),
    .CE(ff_sx_17_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_5_s1.INIT=1'b0;
  DFFCE ff_sx_4_s1 (
    .Q(w_status_border_position[4]),
    .D(n548_7),
    .CLK(clk85m),
    .CE(ff_sx_17_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_4_s1.INIT=1'b0;
  DFFCE ff_sx_3_s1 (
    .Q(w_status_border_position[3]),
    .D(n549_7),
    .CLK(clk85m),
    .CE(ff_sx_17_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_3_s1.INIT=1'b0;
  DFFCE ff_sx_2_s1 (
    .Q(w_status_border_position[2]),
    .D(n550_7),
    .CLK(clk85m),
    .CE(ff_sx_17_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_2_s1.INIT=1'b0;
  DFFCE ff_sx_1_s1 (
    .Q(w_status_border_position[1]),
    .D(n551_7),
    .CLK(clk85m),
    .CE(ff_sx_17_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_1_s1.INIT=1'b0;
  DFFCE ff_sx_0_s1 (
    .Q(w_status_border_position[0]),
    .D(n552_7),
    .CLK(clk85m),
    .CE(ff_sx_17_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_0_s1.INIT=1'b0;
  DFFCE ff_sx2_17_s1 (
    .Q(ff_sx2[17]),
    .D(n965_7),
    .CLK(clk85m),
    .CE(ff_sx2_17_8),
    .CLEAR(n36_6) 
);
defparam ff_sx2_17_s1.INIT=1'b0;
  DFFCE ff_sx2_16_s1 (
    .Q(ff_sx2[16]),
    .D(n966_3),
    .CLK(clk85m),
    .CE(ff_sx2_17_8),
    .CLEAR(n36_6) 
);
defparam ff_sx2_16_s1.INIT=1'b0;
  DFFCE ff_sx2_15_s1 (
    .Q(ff_sx2[15]),
    .D(n967_3),
    .CLK(clk85m),
    .CE(ff_sx2_17_8),
    .CLEAR(n36_6) 
);
defparam ff_sx2_15_s1.INIT=1'b0;
  DFFCE ff_sx2_14_s1 (
    .Q(ff_sx2[14]),
    .D(n968_3),
    .CLK(clk85m),
    .CE(ff_sx2_17_8),
    .CLEAR(n36_6) 
);
defparam ff_sx2_14_s1.INIT=1'b0;
  DFFCE ff_sx2_13_s1 (
    .Q(ff_sx2[13]),
    .D(n969_3),
    .CLK(clk85m),
    .CE(ff_sx2_17_8),
    .CLEAR(n36_6) 
);
defparam ff_sx2_13_s1.INIT=1'b0;
  DFFCE ff_sx2_12_s1 (
    .Q(ff_sx2[12]),
    .D(n970_3),
    .CLK(clk85m),
    .CE(ff_sx2_17_8),
    .CLEAR(n36_6) 
);
defparam ff_sx2_12_s1.INIT=1'b0;
  DFFCE ff_sx2_11_s1 (
    .Q(ff_sx2[11]),
    .D(n971_3),
    .CLK(clk85m),
    .CE(ff_sx2_17_8),
    .CLEAR(n36_6) 
);
defparam ff_sx2_11_s1.INIT=1'b0;
  DFFCE ff_sx2_10_s1 (
    .Q(ff_sx2[10]),
    .D(n972_3),
    .CLK(clk85m),
    .CE(ff_sx2_17_8),
    .CLEAR(n36_6) 
);
defparam ff_sx2_10_s1.INIT=1'b0;
  DFFCE ff_sx2_9_s1 (
    .Q(ff_sx2[9]),
    .D(n973_3),
    .CLK(clk85m),
    .CE(ff_sx2_17_8),
    .CLEAR(n36_6) 
);
defparam ff_sx2_9_s1.INIT=1'b0;
  DFFCE ff_sx2_8_s1 (
    .Q(ff_sx2[8]),
    .D(n974_3),
    .CLK(clk85m),
    .CE(ff_sx2_17_8),
    .CLEAR(n36_6) 
);
defparam ff_sx2_8_s1.INIT=1'b0;
  DFFCE ff_sx2_7_s1 (
    .Q(ff_sx2[7]),
    .D(n975_7),
    .CLK(clk85m),
    .CE(ff_sx2_17_8),
    .CLEAR(n36_6) 
);
defparam ff_sx2_7_s1.INIT=1'b0;
  DFFCE ff_sx2_6_s1 (
    .Q(ff_sx2[6]),
    .D(n976_7),
    .CLK(clk85m),
    .CE(ff_sx2_17_8),
    .CLEAR(n36_6) 
);
defparam ff_sx2_6_s1.INIT=1'b0;
  DFFCE ff_sx2_5_s1 (
    .Q(ff_sx2[5]),
    .D(n977_7),
    .CLK(clk85m),
    .CE(ff_sx2_17_8),
    .CLEAR(n36_6) 
);
defparam ff_sx2_5_s1.INIT=1'b0;
  DFFCE ff_sx2_4_s1 (
    .Q(ff_sx2[4]),
    .D(n978_7),
    .CLK(clk85m),
    .CE(ff_sx2_17_8),
    .CLEAR(n36_6) 
);
defparam ff_sx2_4_s1.INIT=1'b0;
  DFFCE ff_sx2_3_s1 (
    .Q(ff_sx2[3]),
    .D(n979_7),
    .CLK(clk85m),
    .CE(ff_sx2_17_8),
    .CLEAR(n36_6) 
);
defparam ff_sx2_3_s1.INIT=1'b0;
  DFFCE ff_sx2_2_s1 (
    .Q(ff_sx2[2]),
    .D(n980_7),
    .CLK(clk85m),
    .CE(ff_sx2_17_8),
    .CLEAR(n36_6) 
);
defparam ff_sx2_2_s1.INIT=1'b0;
  DFFCE ff_sx2_1_s1 (
    .Q(ff_sx2[1]),
    .D(n981_7),
    .CLK(clk85m),
    .CE(ff_sx2_17_8),
    .CLEAR(n36_6) 
);
defparam ff_sx2_1_s1.INIT=1'b0;
  DFFCE ff_sx2_0_s1 (
    .Q(ff_sx2[0]),
    .D(n982_7),
    .CLK(clk85m),
    .CE(ff_sx2_17_8),
    .CLEAR(n36_6) 
);
defparam ff_sx2_0_s1.INIT=1'b0;
  DFFCE ff_sy2_18_s1 (
    .Q(ff_sy2[18]),
    .D(n983_3),
    .CLK(clk85m),
    .CE(ff_sx2_17_8),
    .CLEAR(n36_6) 
);
defparam ff_sy2_18_s1.INIT=1'b0;
  DFFCE ff_sy2_17_s1 (
    .Q(ff_sy2[17]),
    .D(n984_3),
    .CLK(clk85m),
    .CE(ff_sx2_17_8),
    .CLEAR(n36_6) 
);
defparam ff_sy2_17_s1.INIT=1'b0;
  DFFCE ff_sy2_16_s1 (
    .Q(ff_sy2[16]),
    .D(n985_3),
    .CLK(clk85m),
    .CE(ff_sx2_17_8),
    .CLEAR(n36_6) 
);
defparam ff_sy2_16_s1.INIT=1'b0;
  DFFCE ff_sy2_15_s1 (
    .Q(ff_sy2[15]),
    .D(n986_3),
    .CLK(clk85m),
    .CE(ff_sx2_17_8),
    .CLEAR(n36_6) 
);
defparam ff_sy2_15_s1.INIT=1'b0;
  DFFCE ff_sy2_14_s1 (
    .Q(ff_sy2[14]),
    .D(n987_3),
    .CLK(clk85m),
    .CE(ff_sx2_17_8),
    .CLEAR(n36_6) 
);
defparam ff_sy2_14_s1.INIT=1'b0;
  DFFCE ff_sy2_13_s1 (
    .Q(ff_sy2[13]),
    .D(n988_3),
    .CLK(clk85m),
    .CE(ff_sx2_17_8),
    .CLEAR(n36_6) 
);
defparam ff_sy2_13_s1.INIT=1'b0;
  DFFCE ff_sy2_12_s1 (
    .Q(ff_sy2[12]),
    .D(n989_3),
    .CLK(clk85m),
    .CE(ff_sx2_17_8),
    .CLEAR(n36_6) 
);
defparam ff_sy2_12_s1.INIT=1'b0;
  DFFCE ff_sy2_11_s1 (
    .Q(ff_sy2[11]),
    .D(n990_3),
    .CLK(clk85m),
    .CE(ff_sx2_17_8),
    .CLEAR(n36_6) 
);
defparam ff_sy2_11_s1.INIT=1'b0;
  DFFCE ff_sy2_10_s1 (
    .Q(ff_sy2[10]),
    .D(n991_3),
    .CLK(clk85m),
    .CE(ff_sx2_17_8),
    .CLEAR(n36_6) 
);
defparam ff_sy2_10_s1.INIT=1'b0;
  DFFCE ff_sy2_9_s1 (
    .Q(ff_sy2[9]),
    .D(n992_3),
    .CLK(clk85m),
    .CE(ff_sx2_17_8),
    .CLEAR(n36_6) 
);
defparam ff_sy2_9_s1.INIT=1'b0;
  DFFCE ff_sy2_8_s1 (
    .Q(ff_sy2[8]),
    .D(n993_3),
    .CLK(clk85m),
    .CE(ff_sx2_17_8),
    .CLEAR(n36_6) 
);
defparam ff_sy2_8_s1.INIT=1'b0;
  DFFCE ff_sy2_7_s1 (
    .Q(ff_sy2[7]),
    .D(n994_3),
    .CLK(clk85m),
    .CE(ff_sx2_17_8),
    .CLEAR(n36_6) 
);
defparam ff_sy2_7_s1.INIT=1'b0;
  DFFCE ff_sy2_6_s1 (
    .Q(ff_sy2[6]),
    .D(n995_3),
    .CLK(clk85m),
    .CE(ff_sx2_17_8),
    .CLEAR(n36_6) 
);
defparam ff_sy2_6_s1.INIT=1'b0;
  DFFCE ff_sy2_5_s1 (
    .Q(ff_sy2[5]),
    .D(n996_3),
    .CLK(clk85m),
    .CE(ff_sx2_17_8),
    .CLEAR(n36_6) 
);
defparam ff_sy2_5_s1.INIT=1'b0;
  DFFCE ff_sy2_4_s1 (
    .Q(ff_sy2[4]),
    .D(n997_3),
    .CLK(clk85m),
    .CE(ff_sx2_17_8),
    .CLEAR(n36_6) 
);
defparam ff_sy2_4_s1.INIT=1'b0;
  DFFCE ff_sy2_3_s1 (
    .Q(ff_sy2[3]),
    .D(n998_3),
    .CLK(clk85m),
    .CE(ff_sx2_17_8),
    .CLEAR(n36_6) 
);
defparam ff_sy2_3_s1.INIT=1'b0;
  DFFCE ff_sy2_2_s1 (
    .Q(ff_sy2[2]),
    .D(n999_3),
    .CLK(clk85m),
    .CE(ff_sx2_17_8),
    .CLEAR(n36_6) 
);
defparam ff_sy2_2_s1.INIT=1'b0;
  DFFCE ff_sy2_1_s1 (
    .Q(ff_sy2[1]),
    .D(n1000_3),
    .CLK(clk85m),
    .CE(ff_sx2_17_8),
    .CLEAR(n36_6) 
);
defparam ff_sy2_1_s1.INIT=1'b0;
  DFFCE ff_sy2_0_s1 (
    .Q(ff_sy2[0]),
    .D(n1001_3),
    .CLK(clk85m),
    .CE(ff_sx2_17_8),
    .CLEAR(n36_6) 
);
defparam ff_sy2_0_s1.INIT=1'b0;
  DFFCE reg_nx_7_s1 (
    .Q(reg_nx[7]),
    .D(n1646_3),
    .CLK(clk85m),
    .CE(reg_nx_7_8),
    .CLEAR(n36_6) 
);
defparam reg_nx_7_s1.INIT=1'b0;
  DFFCE reg_nx_6_s1 (
    .Q(reg_nx[6]),
    .D(n1647_3),
    .CLK(clk85m),
    .CE(reg_nx_7_8),
    .CLEAR(n36_6) 
);
defparam reg_nx_6_s1.INIT=1'b0;
  DFFCE reg_nx_5_s1 (
    .Q(reg_nx[5]),
    .D(n1648_3),
    .CLK(clk85m),
    .CE(reg_nx_7_8),
    .CLEAR(n36_6) 
);
defparam reg_nx_5_s1.INIT=1'b0;
  DFFCE reg_nx_4_s1 (
    .Q(reg_nx[4]),
    .D(n1649_3),
    .CLK(clk85m),
    .CE(reg_nx_7_8),
    .CLEAR(n36_6) 
);
defparam reg_nx_4_s1.INIT=1'b0;
  DFFCE reg_nx_3_s1 (
    .Q(reg_nx[3]),
    .D(n1650_3),
    .CLK(clk85m),
    .CE(reg_nx_7_8),
    .CLEAR(n36_6) 
);
defparam reg_nx_3_s1.INIT=1'b0;
  DFFCE reg_nx_2_s1 (
    .Q(reg_nx[2]),
    .D(n1651_3),
    .CLK(clk85m),
    .CE(reg_nx_7_8),
    .CLEAR(n36_6) 
);
defparam reg_nx_2_s1.INIT=1'b0;
  DFFCE reg_nx_1_s1 (
    .Q(reg_nx[1]),
    .D(n1652_3),
    .CLK(clk85m),
    .CE(reg_nx_7_8),
    .CLEAR(n36_6) 
);
defparam reg_nx_1_s1.INIT=1'b0;
  DFFCE reg_nx_0_s1 (
    .Q(reg_nx[0]),
    .D(n1653_3),
    .CLK(clk85m),
    .CE(reg_nx_7_8),
    .CLEAR(n36_6) 
);
defparam reg_nx_0_s1.INIT=1'b0;
  DFFCE ff_nyb_11_s1 (
    .Q(ff_nyb[11]),
    .D(n2123_7),
    .CLK(clk85m),
    .CE(ff_nyb_11_8),
    .CLEAR(n36_6) 
);
defparam ff_nyb_11_s1.INIT=1'b0;
  DFFCE ff_nyb_10_s1 (
    .Q(ff_nyb[10]),
    .D(n2124_3),
    .CLK(clk85m),
    .CE(ff_nyb_11_8),
    .CLEAR(n36_6) 
);
defparam ff_nyb_10_s1.INIT=1'b0;
  DFFCE ff_nyb_9_s1 (
    .Q(ff_nyb[9]),
    .D(n2125_3),
    .CLK(clk85m),
    .CE(ff_nyb_11_8),
    .CLEAR(n36_6) 
);
defparam ff_nyb_9_s1.INIT=1'b0;
  DFFCE ff_nyb_8_s1 (
    .Q(ff_nyb[8]),
    .D(n2126_3),
    .CLK(clk85m),
    .CE(ff_nyb_11_8),
    .CLEAR(n36_6) 
);
defparam ff_nyb_8_s1.INIT=1'b0;
  DFFCE ff_nyb_7_s1 (
    .Q(ff_nyb[7]),
    .D(n2127_3),
    .CLK(clk85m),
    .CE(ff_nyb_11_8),
    .CLEAR(n36_6) 
);
defparam ff_nyb_7_s1.INIT=1'b0;
  DFFCE ff_nyb_6_s1 (
    .Q(ff_nyb[6]),
    .D(n2128_3),
    .CLK(clk85m),
    .CE(ff_nyb_11_8),
    .CLEAR(n36_6) 
);
defparam ff_nyb_6_s1.INIT=1'b0;
  DFFCE ff_nyb_5_s1 (
    .Q(ff_nyb[5]),
    .D(n2129_3),
    .CLK(clk85m),
    .CE(ff_nyb_11_8),
    .CLEAR(n36_6) 
);
defparam ff_nyb_5_s1.INIT=1'b0;
  DFFCE ff_nyb_4_s1 (
    .Q(ff_nyb[4]),
    .D(n2130_3),
    .CLK(clk85m),
    .CE(ff_nyb_11_8),
    .CLEAR(n36_6) 
);
defparam ff_nyb_4_s1.INIT=1'b0;
  DFFCE ff_nyb_3_s1 (
    .Q(ff_nyb[3]),
    .D(n2131_3),
    .CLK(clk85m),
    .CE(ff_nyb_11_8),
    .CLEAR(n36_6) 
);
defparam ff_nyb_3_s1.INIT=1'b0;
  DFFCE ff_nyb_2_s1 (
    .Q(ff_nyb[2]),
    .D(n2132_3),
    .CLK(clk85m),
    .CE(ff_nyb_11_8),
    .CLEAR(n36_6) 
);
defparam ff_nyb_2_s1.INIT=1'b0;
  DFFCE ff_nyb_1_s1 (
    .Q(ff_nyb[1]),
    .D(n2133_3),
    .CLK(clk85m),
    .CE(ff_nyb_11_8),
    .CLEAR(n36_6) 
);
defparam ff_nyb_1_s1.INIT=1'b0;
  DFFCE ff_nyb_0_s1 (
    .Q(ff_nyb[0]),
    .D(n2134_3),
    .CLK(clk85m),
    .CE(ff_nyb_11_8),
    .CLEAR(n36_6) 
);
defparam ff_nyb_0_s1.INIT=1'b0;
  DFFCE ff_color_7_s1 (
    .Q(ff_color[7]),
    .D(n2219_3),
    .CLK(clk85m),
    .CE(ff_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_color_7_s1.INIT=1'b0;
  DFFCE ff_color_6_s1 (
    .Q(ff_color[6]),
    .D(n2220_3),
    .CLK(clk85m),
    .CE(ff_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_color_6_s1.INIT=1'b0;
  DFFCE ff_color_5_s1 (
    .Q(ff_color[5]),
    .D(n2221_3),
    .CLK(clk85m),
    .CE(ff_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_color_5_s1.INIT=1'b0;
  DFFCE ff_color_4_s1 (
    .Q(ff_color[4]),
    .D(n2222_3),
    .CLK(clk85m),
    .CE(ff_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_color_4_s1.INIT=1'b0;
  DFFCE ff_color_3_s1 (
    .Q(ff_color[3]),
    .D(n2223_3),
    .CLK(clk85m),
    .CE(ff_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_color_3_s1.INIT=1'b0;
  DFFCE ff_color_2_s1 (
    .Q(ff_color[2]),
    .D(n2224_3),
    .CLK(clk85m),
    .CE(ff_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_color_2_s1.INIT=1'b0;
  DFFCE ff_color_1_s1 (
    .Q(ff_color[1]),
    .D(n2225_3),
    .CLK(clk85m),
    .CE(ff_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_color_1_s1.INIT=1'b0;
  DFFCE ff_color_0_s1 (
    .Q(ff_color[0]),
    .D(n2226_3),
    .CLK(clk85m),
    .CE(ff_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_color_0_s1.INIT=1'b0;
  DFFCE ff_transfer_ready_s1 (
    .Q(w_status_transfer_ready),
    .D(n2305_9),
    .CLK(clk85m),
    .CE(ff_transfer_ready_6),
    .CLEAR(n36_6) 
);
defparam ff_transfer_ready_s1.INIT=1'b0;
  DFFCE ff_command_execute_s1 (
    .Q(w_status_command_execute),
    .D(ff_start),
    .CLK(clk85m),
    .CE(ff_command_execute_6),
    .CLEAR(n36_6) 
);
defparam ff_command_execute_s1.INIT=1'b0;
  DFFCE ff_read_pixel_7_s1 (
    .Q(w_status_color[7]),
    .D(n2732_11),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_7_s1.INIT=1'b0;
  DFFCE ff_read_pixel_6_s1 (
    .Q(w_status_color[6]),
    .D(n2733_11),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_6_s1.INIT=1'b0;
  DFFCE ff_read_pixel_5_s1 (
    .Q(w_status_color[5]),
    .D(n2734_11),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_5_s1.INIT=1'b0;
  DFFCE ff_read_pixel_4_s1 (
    .Q(w_status_color[4]),
    .D(n2735_11),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_4_s1.INIT=1'b0;
  DFFCE ff_read_pixel_3_s1 (
    .Q(w_status_color[3]),
    .D(n2736_7),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_3_s1.INIT=1'b0;
  DFFCE ff_read_pixel_2_s1 (
    .Q(w_status_color[2]),
    .D(n2737_7),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_2_s1.INIT=1'b0;
  DFFCE ff_read_pixel_1_s1 (
    .Q(w_status_color[1]),
    .D(n2738_7),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_1_s1.INIT=1'b0;
  DFFCE ff_read_pixel_0_s1 (
    .Q(w_status_color[0]),
    .D(n2739_7),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_0_s1.INIT=1'b0;
  DFFCE ff_sy_15_s1 (
    .Q(ff_sy[15]),
    .D(n769_7),
    .CLK(clk85m),
    .CE(ff_sy_15_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_sy_14_s1 (
    .Q(ff_sy[14]),
    .D(n770_7),
    .CLK(clk85m),
    .CE(ff_sy_15_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_sy_13_s1 (
    .Q(ff_sy[13]),
    .D(n771_7),
    .CLK(clk85m),
    .CE(ff_sy_15_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_sy_12_s1 (
    .Q(ff_sy[12]),
    .D(n772_7),
    .CLK(clk85m),
    .CE(ff_sy_15_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_sy_11_s1 (
    .Q(ff_sy[11]),
    .D(n773_7),
    .CLK(clk85m),
    .CE(ff_sy_15_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_sy_10_s1 (
    .Q(ff_sy[10]),
    .D(n774_7),
    .CLK(clk85m),
    .CE(ff_sy_15_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_sy_9_s1 (
    .Q(ff_sy[9]),
    .D(n775_7),
    .CLK(clk85m),
    .CE(ff_sy_15_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_sy_8_s1 (
    .Q(ff_sy[8]),
    .D(n776_7),
    .CLK(clk85m),
    .CE(ff_sy_15_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_sy_7_s1 (
    .Q(ff_sy[7]),
    .D(n777_9),
    .CLK(clk85m),
    .CE(ff_sy_15_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_sy_6_s1 (
    .Q(ff_sy[6]),
    .D(n778_9),
    .CLK(clk85m),
    .CE(ff_sy_15_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_sy_5_s1 (
    .Q(ff_sy[5]),
    .D(n779_9),
    .CLK(clk85m),
    .CE(ff_sy_15_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_sy_4_s1 (
    .Q(ff_sy[4]),
    .D(n780_9),
    .CLK(clk85m),
    .CE(ff_sy_15_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_sy_3_s1 (
    .Q(ff_sy[3]),
    .D(n781_9),
    .CLK(clk85m),
    .CE(ff_sy_15_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_sy_2_s1 (
    .Q(ff_sy[2]),
    .D(n782_9),
    .CLK(clk85m),
    .CE(ff_sy_15_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_sy_1_s1 (
    .Q(ff_sy[1]),
    .D(n783_9),
    .CLK(clk85m),
    .CE(ff_sy_15_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_sy_0_s1 (
    .Q(ff_sy[0]),
    .D(n784_9),
    .CLK(clk85m),
    .CE(ff_sy_15_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_8_s1 (
    .Q(ff_dx[8]),
    .D(n1260_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_7_s1 (
    .Q(ff_dx[7]),
    .D(n1261_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_6_s1 (
    .Q(ff_dx[6]),
    .D(n1262_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_5_s1 (
    .Q(ff_dx[5]),
    .D(n1263_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_4_s1 (
    .Q(ff_dx[4]),
    .D(n1264_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_3_s1 (
    .Q(ff_dx[3]),
    .D(n1265_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_2_s1 (
    .Q(ff_dx[2]),
    .D(n1266_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_1_s1 (
    .Q(ff_dx[1]),
    .D(n1267_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_0_s1 (
    .Q(ff_dx[0]),
    .D(n1268_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dy_7_s1 (
    .Q(ff_dy[7]),
    .D(n1425_5),
    .CLK(clk85m),
    .CE(ff_dy_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dy_6_s1 (
    .Q(ff_dy[6]),
    .D(n1426_5),
    .CLK(clk85m),
    .CE(ff_dy_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dy_5_s1 (
    .Q(ff_dy[5]),
    .D(n1427_5),
    .CLK(clk85m),
    .CE(ff_dy_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dy_4_s1 (
    .Q(ff_dy[4]),
    .D(n1428_5),
    .CLK(clk85m),
    .CE(ff_dy_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dy_3_s1 (
    .Q(ff_dy[3]),
    .D(n1429_5),
    .CLK(clk85m),
    .CE(ff_dy_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dy_2_s1 (
    .Q(ff_dy[2]),
    .D(n1430_5),
    .CLK(clk85m),
    .CE(ff_dy_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dy_1_s1 (
    .Q(ff_dy[1]),
    .D(n1431_5),
    .CLK(clk85m),
    .CE(ff_dy_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dy_0_s1 (
    .Q(ff_dy[0]),
    .D(n1432_5),
    .CLK(clk85m),
    .CE(ff_dy_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_nx_10_s1 (
    .Q(ff_nx[10]),
    .D(n1877_6),
    .CLK(clk85m),
    .CE(ff_nx_10_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_nx_9_s1 (
    .Q(ff_nx[9]),
    .D(n1878_6),
    .CLK(clk85m),
    .CE(ff_nx_10_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_nx_8_s1 (
    .Q(ff_nx[8]),
    .D(n1879_6),
    .CLK(clk85m),
    .CE(ff_nx_10_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_nx_7_s1 (
    .Q(ff_nx[7]),
    .D(n1880_6),
    .CLK(clk85m),
    .CE(ff_nx_10_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_nx_6_s1 (
    .Q(ff_nx[6]),
    .D(n1881_6),
    .CLK(clk85m),
    .CE(ff_nx_10_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_nx_5_s1 (
    .Q(ff_nx[5]),
    .D(n1882_6),
    .CLK(clk85m),
    .CE(ff_nx_10_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_nx_4_s1 (
    .Q(ff_nx[4]),
    .D(n1883_6),
    .CLK(clk85m),
    .CE(ff_nx_10_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_nx_3_s1 (
    .Q(ff_nx[3]),
    .D(n1884_6),
    .CLK(clk85m),
    .CE(ff_nx_10_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_nx_2_s1 (
    .Q(ff_nx[2]),
    .D(n1885_6),
    .CLK(clk85m),
    .CE(ff_nx_10_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_nx_1_s1 (
    .Q(ff_nx[1]),
    .D(n1886_6),
    .CLK(clk85m),
    .CE(ff_nx_10_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_nx_0_s1 (
    .Q(ff_nx[0]),
    .D(n1887_6),
    .CLK(clk85m),
    .CE(ff_nx_10_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_ny_7_s1 (
    .Q(ff_ny[7]),
    .D(n2046_5),
    .CLK(clk85m),
    .CE(ff_ny_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_ny_6_s1 (
    .Q(ff_ny[6]),
    .D(n2047_5),
    .CLK(clk85m),
    .CE(ff_ny_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_ny_5_s1 (
    .Q(ff_ny[5]),
    .D(n2048_5),
    .CLK(clk85m),
    .CE(ff_ny_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_ny_4_s1 (
    .Q(ff_ny[4]),
    .D(n2049_5),
    .CLK(clk85m),
    .CE(ff_ny_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_ny_3_s1 (
    .Q(ff_ny[3]),
    .D(n2050_5),
    .CLK(clk85m),
    .CE(ff_ny_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_ny_2_s1 (
    .Q(ff_ny[2]),
    .D(n2051_5),
    .CLK(clk85m),
    .CE(ff_ny_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_ny_1_s1 (
    .Q(ff_ny[1]),
    .D(n2052_5),
    .CLK(clk85m),
    .CE(ff_ny_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_ny_0_s1 (
    .Q(ff_ny[0]),
    .D(n2053_5),
    .CLK(clk85m),
    .CE(ff_ny_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_border_detect_s1 (
    .Q(w_status_border_detect),
    .D(w_cache_flush_end),
    .CLK(clk85m),
    .CE(ff_border_detect_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_5_s1 (
    .Q(ff_state[5]),
    .D(n3687_13),
    .CLK(clk85m),
    .CE(ff_state_2_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_4_s1 (
    .Q(ff_state[4]),
    .D(n3688_10),
    .CLK(clk85m),
    .CE(ff_state_2_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_3_s1 (
    .Q(ff_state[3]),
    .D(n3526_174),
    .CLK(clk85m),
    .CE(ff_state_3_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_2_s1 (
    .Q(ff_state[2]),
    .D(n3690_10),
    .CLK(clk85m),
    .CE(ff_state_2_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_1_s1 (
    .Q(ff_state[1]),
    .D(n3691_8),
    .CLK(clk85m),
    .CE(ff_state_2_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_0_s1 (
    .Q(ff_state[0]),
    .D(n3692_8),
    .CLK(clk85m),
    .CE(ff_state_0_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_flush_start_s1 (
    .Q(ff_cache_flush_start),
    .D(n3679_12),
    .CLK(clk85m),
    .CE(ff_cache_flush_start_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_valid_s1 (
    .Q(ff_cache_vram_valid),
    .D(n3680_17),
    .CLK(clk85m),
    .CE(ff_cache_vram_valid_16),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_valid_s1 (
    .Q(ff_count_valid),
    .D(n3677_16),
    .CLK(clk85m),
    .CE(ff_count_valid_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_border_detect_request_s1 (
    .Q(ff_border_detect_request),
    .D(n3678_10),
    .CLK(clk85m),
    .CE(n3678_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_wait_count_5_s1 (
    .Q(ff_wait_count[5]),
    .D(n3683_13),
    .CLK(clk85m),
    .CE(ff_wait_count_5_12),
    .CLEAR(n36_6) 
);
  DFFC ff_read_color_s7 (
    .Q(ff_read_color),
    .D(n2250_12),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_color_s7.INIT=1'b0;
  DFFC ff_read_byte_7_s3 (
    .Q(ff_read_byte[7]),
    .D(n2740_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_7_s3.INIT=1'b0;
  DFFC ff_read_byte_6_s3 (
    .Q(ff_read_byte[6]),
    .D(n2741_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_6_s3.INIT=1'b0;
  DFFC ff_read_byte_5_s3 (
    .Q(ff_read_byte[5]),
    .D(n2742_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_5_s3.INIT=1'b0;
  DFFC ff_read_byte_4_s3 (
    .Q(ff_read_byte[4]),
    .D(n2743_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_4_s3.INIT=1'b0;
  DFFC ff_read_byte_3_s3 (
    .Q(ff_read_byte[3]),
    .D(n2744_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_3_s3.INIT=1'b0;
  DFFC ff_read_byte_2_s3 (
    .Q(ff_read_byte[2]),
    .D(n2745_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_2_s3.INIT=1'b0;
  DFFC ff_read_byte_1_s3 (
    .Q(ff_read_byte[1]),
    .D(n2746_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_1_s3.INIT=1'b0;
  DFFC ff_read_byte_0_s3 (
    .Q(ff_read_byte[0]),
    .D(n2747_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_0_s3.INIT=1'b0;
  ALU n3361_s20 (
    .SUM(n3361_21_SUM),
    .COUT(n3361_24),
    .I0(GND),
    .I1(w_status_border_position[8]),
    .I3(GND),
    .CIN(reg_wsx[0]) 
);
defparam n3361_s20.ALU_MODE=1;
  ALU n3361_s21 (
    .SUM(n3361_22_SUM),
    .COUT(n3361_26),
    .I0(reg_wsx[1]),
    .I1(ff_sx[9]),
    .I3(GND),
    .CIN(n3361_24) 
);
defparam n3361_s21.ALU_MODE=1;
  ALU n3361_s22 (
    .SUM(n3361_23_SUM),
    .COUT(n3361_28),
    .I0(reg_wsx[2]),
    .I1(ff_sx[10]),
    .I3(GND),
    .CIN(n3361_26) 
);
defparam n3361_s22.ALU_MODE=1;
  ALU n3361_s23 (
    .SUM(n3361_24_SUM),
    .COUT(n3361_30),
    .I0(reg_wsx[3]),
    .I1(ff_sx[11]),
    .I3(GND),
    .CIN(n3361_28) 
);
defparam n3361_s23.ALU_MODE=1;
  ALU n3361_s24 (
    .SUM(n3361_25_SUM),
    .COUT(n3361_32),
    .I0(reg_wsx[4]),
    .I1(ff_sx[12]),
    .I3(GND),
    .CIN(n3361_30) 
);
defparam n3361_s24.ALU_MODE=1;
  ALU n3361_s25 (
    .SUM(n3361_26_SUM),
    .COUT(n3361_34),
    .I0(reg_wsx[5]),
    .I1(ff_sx[13]),
    .I3(GND),
    .CIN(n3361_32) 
);
defparam n3361_s25.ALU_MODE=1;
  ALU n3361_s26 (
    .SUM(n3361_27_SUM),
    .COUT(n3361_36),
    .I0(reg_wsx[6]),
    .I1(ff_sx[14]),
    .I3(GND),
    .CIN(n3361_34) 
);
defparam n3361_s26.ALU_MODE=1;
  ALU n3361_s27 (
    .SUM(n3361_28_SUM),
    .COUT(n3361_38),
    .I0(reg_wsx[7]),
    .I1(ff_sx[15]),
    .I3(GND),
    .CIN(n3361_36) 
);
defparam n3361_s27.ALU_MODE=1;
  ALU n3361_s28 (
    .SUM(n3361_29_SUM),
    .COUT(n3361_40),
    .I0(reg_wsx[8]),
    .I1(ff_sx[16]),
    .I3(GND),
    .CIN(n3361_38) 
);
defparam n3361_s28.ALU_MODE=1;
  ALU n3362_s22 (
    .SUM(n3362_23_SUM),
    .COUT(n3362_26),
    .I0(GND),
    .I1(ff_sy[8]),
    .I3(GND),
    .CIN(reg_wsy[0]) 
);
defparam n3362_s22.ALU_MODE=1;
  ALU n3362_s23 (
    .SUM(n3362_24_SUM),
    .COUT(n3362_28),
    .I0(reg_wsy[1]),
    .I1(ff_sy[9]),
    .I3(GND),
    .CIN(n3362_26) 
);
defparam n3362_s23.ALU_MODE=1;
  ALU n3362_s24 (
    .SUM(n3362_25_SUM),
    .COUT(n3362_30),
    .I0(reg_wsy[2]),
    .I1(ff_sy[10]),
    .I3(GND),
    .CIN(n3362_28) 
);
defparam n3362_s24.ALU_MODE=1;
  ALU n3362_s25 (
    .SUM(n3362_26_SUM),
    .COUT(n3362_32),
    .I0(reg_wsy[3]),
    .I1(ff_sy[11]),
    .I3(GND),
    .CIN(n3362_30) 
);
defparam n3362_s25.ALU_MODE=1;
  ALU n3362_s26 (
    .SUM(n3362_27_SUM),
    .COUT(n3362_34),
    .I0(reg_wsy[4]),
    .I1(ff_sy[12]),
    .I3(GND),
    .CIN(n3362_32) 
);
defparam n3362_s26.ALU_MODE=1;
  ALU n3362_s27 (
    .SUM(n3362_28_SUM),
    .COUT(n3362_36),
    .I0(reg_wsy[5]),
    .I1(ff_sy[13]),
    .I3(GND),
    .CIN(n3362_34) 
);
defparam n3362_s27.ALU_MODE=1;
  ALU n3362_s28 (
    .SUM(n3362_29_SUM),
    .COUT(n3362_38),
    .I0(reg_wsy[6]),
    .I1(ff_sy[14]),
    .I3(GND),
    .CIN(n3362_36) 
);
defparam n3362_s28.ALU_MODE=1;
  ALU n3362_s29 (
    .SUM(n3362_30_SUM),
    .COUT(n3362_40),
    .I0(reg_wsy[7]),
    .I1(ff_sy[15]),
    .I3(GND),
    .CIN(n3362_38) 
);
defparam n3362_s29.ALU_MODE=1;
  ALU n3362_s30 (
    .SUM(n3362_31_SUM),
    .COUT(n3362_42),
    .I0(reg_wsy[8]),
    .I1(ff_sy[16]),
    .I3(GND),
    .CIN(n3362_40) 
);
defparam n3362_s30.ALU_MODE=1;
  ALU n3362_s31 (
    .SUM(n3362_32_SUM),
    .COUT(n3362_44),
    .I0(reg_wsy[9]),
    .I1(ff_sy[17]),
    .I3(GND),
    .CIN(n3362_42) 
);
defparam n3362_s31.ALU_MODE=1;
  ALU n3362_s32 (
    .SUM(n3362_33_SUM),
    .COUT(n3362_46),
    .I0(reg_wsy[10]),
    .I1(ff_sy[18]),
    .I3(GND),
    .CIN(n3362_44) 
);
defparam n3362_s32.ALU_MODE=1;
  ALU n3364_s21 (
    .SUM(n3364_22_SUM),
    .COUT(n3364_26),
    .I0(GND),
    .I1(reg_wex[0]),
    .I3(GND),
    .CIN(w_status_border_position[8]) 
);
defparam n3364_s21.ALU_MODE=1;
  ALU n3364_s22 (
    .SUM(n3364_23_SUM),
    .COUT(n3364_28),
    .I0(ff_sx[9]),
    .I1(reg_wex[1]),
    .I3(GND),
    .CIN(n3364_26) 
);
defparam n3364_s22.ALU_MODE=1;
  ALU n3364_s23 (
    .SUM(n3364_24_SUM),
    .COUT(n3364_30),
    .I0(ff_sx[10]),
    .I1(reg_wex[2]),
    .I3(GND),
    .CIN(n3364_28) 
);
defparam n3364_s23.ALU_MODE=1;
  ALU n3364_s24 (
    .SUM(n3364_25_SUM),
    .COUT(n3364_32),
    .I0(ff_sx[11]),
    .I1(reg_wex[3]),
    .I3(GND),
    .CIN(n3364_30) 
);
defparam n3364_s24.ALU_MODE=1;
  ALU n3364_s25 (
    .SUM(n3364_26_SUM),
    .COUT(n3364_34),
    .I0(ff_sx[12]),
    .I1(reg_wex[4]),
    .I3(GND),
    .CIN(n3364_32) 
);
defparam n3364_s25.ALU_MODE=1;
  ALU n3364_s26 (
    .SUM(n3364_27_SUM),
    .COUT(n3364_36),
    .I0(ff_sx[13]),
    .I1(reg_wex[5]),
    .I3(GND),
    .CIN(n3364_34) 
);
defparam n3364_s26.ALU_MODE=1;
  ALU n3364_s27 (
    .SUM(n3364_28_SUM),
    .COUT(n3364_38),
    .I0(ff_sx[14]),
    .I1(reg_wex[6]),
    .I3(GND),
    .CIN(n3364_36) 
);
defparam n3364_s27.ALU_MODE=1;
  ALU n3364_s28 (
    .SUM(n3364_29_SUM),
    .COUT(n3364_40),
    .I0(ff_sx[15]),
    .I1(reg_wex[7]),
    .I3(GND),
    .CIN(n3364_38) 
);
defparam n3364_s28.ALU_MODE=1;
  ALU n3364_s29 (
    .SUM(n3364_30_SUM),
    .COUT(n3364_42),
    .I0(ff_sx[16]),
    .I1(reg_wex[8]),
    .I3(GND),
    .CIN(n3364_40) 
);
defparam n3364_s29.ALU_MODE=1;
  ALU n3366_s22 (
    .SUM(n3366_23_SUM),
    .COUT(n3366_26),
    .I0(GND),
    .I1(reg_wey[0]),
    .I3(GND),
    .CIN(ff_sy[8]) 
);
defparam n3366_s22.ALU_MODE=1;
  ALU n3366_s23 (
    .SUM(n3366_24_SUM),
    .COUT(n3366_28),
    .I0(ff_sy[9]),
    .I1(reg_wey[1]),
    .I3(GND),
    .CIN(n3366_26) 
);
defparam n3366_s23.ALU_MODE=1;
  ALU n3366_s24 (
    .SUM(n3366_25_SUM),
    .COUT(n3366_30),
    .I0(ff_sy[10]),
    .I1(reg_wey[2]),
    .I3(GND),
    .CIN(n3366_28) 
);
defparam n3366_s24.ALU_MODE=1;
  ALU n3366_s25 (
    .SUM(n3366_26_SUM),
    .COUT(n3366_32),
    .I0(ff_sy[11]),
    .I1(reg_wey[3]),
    .I3(GND),
    .CIN(n3366_30) 
);
defparam n3366_s25.ALU_MODE=1;
  ALU n3366_s26 (
    .SUM(n3366_27_SUM),
    .COUT(n3366_34),
    .I0(ff_sy[12]),
    .I1(reg_wey[4]),
    .I3(GND),
    .CIN(n3366_32) 
);
defparam n3366_s26.ALU_MODE=1;
  ALU n3366_s27 (
    .SUM(n3366_28_SUM),
    .COUT(n3366_36),
    .I0(ff_sy[13]),
    .I1(reg_wey[5]),
    .I3(GND),
    .CIN(n3366_34) 
);
defparam n3366_s27.ALU_MODE=1;
  ALU n3366_s28 (
    .SUM(n3366_29_SUM),
    .COUT(n3366_38),
    .I0(ff_sy[14]),
    .I1(reg_wey[6]),
    .I3(GND),
    .CIN(n3366_36) 
);
defparam n3366_s28.ALU_MODE=1;
  ALU n3366_s29 (
    .SUM(n3366_30_SUM),
    .COUT(n3366_40),
    .I0(ff_sy[15]),
    .I1(reg_wey[7]),
    .I3(GND),
    .CIN(n3366_38) 
);
defparam n3366_s29.ALU_MODE=1;
  ALU n3366_s30 (
    .SUM(n3366_31_SUM),
    .COUT(n3366_42),
    .I0(ff_sy[16]),
    .I1(reg_wey[8]),
    .I3(GND),
    .CIN(n3366_40) 
);
defparam n3366_s30.ALU_MODE=1;
  ALU n3366_s31 (
    .SUM(n3366_32_SUM),
    .COUT(n3366_44),
    .I0(ff_sy[17]),
    .I1(reg_wey[9]),
    .I3(GND),
    .CIN(n3366_42) 
);
defparam n3366_s31.ALU_MODE=1;
  ALU n3366_s32 (
    .SUM(n3366_33_SUM),
    .COUT(n3366_46),
    .I0(ff_sy[18]),
    .I1(reg_wey[10]),
    .I3(GND),
    .CIN(n3366_44) 
);
defparam n3366_s32.ALU_MODE=1;
  ALU \w_next_sx[0]_1_s  (
    .SUM(w_next_sx[0]),
    .COUT(\w_next_sx[0]_1_1 ),
    .I0(w_status_border_position[8]),
    .I1(w_next[0]),
    .I3(ff_dix_3_4),
    .CIN(ff_dix) 
);
defparam \w_next_sx[0]_1_s .ALU_MODE=2;
  ALU \w_next_sx[1]_1_s  (
    .SUM(w_next_sx[1]),
    .COUT(\w_next_sx[1]_1_1 ),
    .I0(ff_sx[9]),
    .I1(w_next[1]),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[0]_1_1 ) 
);
defparam \w_next_sx[1]_1_s .ALU_MODE=2;
  ALU \w_next_sx[2]_1_s  (
    .SUM(w_next_sx[2]),
    .COUT(\w_next_sx[2]_1_1 ),
    .I0(ff_sx[10]),
    .I1(w_next[2]),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[1]_1_1 ) 
);
defparam \w_next_sx[2]_1_s .ALU_MODE=2;
  ALU \w_next_sx[3]_1_s  (
    .SUM(w_next_sx[3]),
    .COUT(\w_next_sx[3]_1_1 ),
    .I0(ff_sx[11]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[2]_1_1 ) 
);
defparam \w_next_sx[3]_1_s .ALU_MODE=2;
  ALU \w_next_sx[4]_1_s  (
    .SUM(w_next_sx[4]),
    .COUT(\w_next_sx[4]_1_1 ),
    .I0(ff_sx[12]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[3]_1_1 ) 
);
defparam \w_next_sx[4]_1_s .ALU_MODE=2;
  ALU \w_next_sx[5]_1_s  (
    .SUM(w_next_sx[5]),
    .COUT(\w_next_sx[5]_1_1 ),
    .I0(ff_sx[13]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[4]_1_1 ) 
);
defparam \w_next_sx[5]_1_s .ALU_MODE=2;
  ALU \w_next_sx[6]_1_s  (
    .SUM(w_next_sx[6]),
    .COUT(\w_next_sx[6]_1_1 ),
    .I0(ff_sx[14]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[5]_1_1 ) 
);
defparam \w_next_sx[6]_1_s .ALU_MODE=2;
  ALU \w_next_sx[7]_1_s  (
    .SUM(w_next_sx[7]),
    .COUT(\w_next_sx[7]_1_1 ),
    .I0(ff_sx[15]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[6]_1_1 ) 
);
defparam \w_next_sx[7]_1_s .ALU_MODE=2;
  ALU \w_next_sx[8]_1_s  (
    .SUM(w_next_sx[8]),
    .COUT(\w_next_sx[8]_1_1 ),
    .I0(ff_sx[16]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[7]_1_1 ) 
);
defparam \w_next_sx[8]_1_s .ALU_MODE=2;
  ALU \w_next_sx[9]_1_s  (
    .SUM(w_next_sx[9]),
    .COUT(\w_next_sx[9]_1_0_COUT ),
    .I0(ff_sx[17]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[8]_1_1 ) 
);
defparam \w_next_sx[9]_1_s .ALU_MODE=2;
  ALU \w_next_sy[0]_1_s  (
    .SUM(w_next_sy[0]),
    .COUT(\w_next_sy[0]_1_1 ),
    .I0(ff_sy[8]),
    .I1(VCC),
    .I3(ff_diy_3_4),
    .CIN(ff_diy) 
);
defparam \w_next_sy[0]_1_s .ALU_MODE=2;
  ALU \w_next_sy[1]_1_s  (
    .SUM(w_next_sy[1]),
    .COUT(\w_next_sy[1]_1_1 ),
    .I0(ff_sy[9]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[0]_1_1 ) 
);
defparam \w_next_sy[1]_1_s .ALU_MODE=2;
  ALU \w_next_sy[2]_1_s  (
    .SUM(w_next_sy[2]),
    .COUT(\w_next_sy[2]_1_1 ),
    .I0(ff_sy[10]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[1]_1_1 ) 
);
defparam \w_next_sy[2]_1_s .ALU_MODE=2;
  ALU \w_next_sy[3]_1_s  (
    .SUM(w_next_sy[3]),
    .COUT(\w_next_sy[3]_1_1 ),
    .I0(ff_sy[11]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[2]_1_1 ) 
);
defparam \w_next_sy[3]_1_s .ALU_MODE=2;
  ALU \w_next_sy[4]_1_s  (
    .SUM(w_next_sy[4]),
    .COUT(\w_next_sy[4]_1_1 ),
    .I0(ff_sy[12]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[3]_1_1 ) 
);
defparam \w_next_sy[4]_1_s .ALU_MODE=2;
  ALU \w_next_sy[5]_1_s  (
    .SUM(w_next_sy[5]),
    .COUT(\w_next_sy[5]_1_1 ),
    .I0(ff_sy[13]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[4]_1_1 ) 
);
defparam \w_next_sy[5]_1_s .ALU_MODE=2;
  ALU \w_next_sy[6]_1_s  (
    .SUM(w_next_sy[6]),
    .COUT(\w_next_sy[6]_1_1 ),
    .I0(ff_sy[14]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[5]_1_1 ) 
);
defparam \w_next_sy[6]_1_s .ALU_MODE=2;
  ALU \w_next_sy[7]_1_s  (
    .SUM(w_next_sy[7]),
    .COUT(\w_next_sy[7]_1_1 ),
    .I0(ff_sy[15]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[6]_1_1 ) 
);
defparam \w_next_sy[7]_1_s .ALU_MODE=2;
  ALU \w_next_sy[8]_1_s  (
    .SUM(w_next_sy[8]),
    .COUT(\w_next_sy[8]_1_1 ),
    .I0(ff_sy[16]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[7]_1_1 ) 
);
defparam \w_next_sy[8]_1_s .ALU_MODE=2;
  ALU \w_next_sy[9]_1_s  (
    .SUM(w_next_sy[9]),
    .COUT(\w_next_sy[9]_1_1 ),
    .I0(ff_sy[17]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[8]_1_1 ) 
);
defparam \w_next_sy[9]_1_s .ALU_MODE=2;
  ALU \w_next_sy[10]_1_s  (
    .SUM(w_next_sy[10]),
    .COUT(\w_next_sy[10]_1_0_COUT ),
    .I0(ff_sy[18]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[9]_1_1 ) 
);
defparam \w_next_sy[10]_1_s .ALU_MODE=2;
  ALU \w_next_dx[0]_1_s  (
    .SUM(w_next_dx[0]),
    .COUT(\w_next_dx[0]_1_1 ),
    .I0(ff_dx[0]),
    .I1(w_next[0]),
    .I3(ff_dix_3_4),
    .CIN(ff_dix) 
);
defparam \w_next_dx[0]_1_s .ALU_MODE=2;
  ALU \w_next_dx[1]_1_s  (
    .SUM(w_next_dx[1]),
    .COUT(\w_next_dx[1]_1_1 ),
    .I0(ff_dx[1]),
    .I1(w_next[1]),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[0]_1_1 ) 
);
defparam \w_next_dx[1]_1_s .ALU_MODE=2;
  ALU \w_next_dx[2]_1_s  (
    .SUM(w_next_dx[2]),
    .COUT(\w_next_dx[2]_1_1 ),
    .I0(ff_dx[2]),
    .I1(w_next[2]),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[1]_1_1 ) 
);
defparam \w_next_dx[2]_1_s .ALU_MODE=2;
  ALU \w_next_dx[3]_1_s  (
    .SUM(w_next_dx[3]),
    .COUT(\w_next_dx[3]_1_1 ),
    .I0(ff_dx[3]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[2]_1_1 ) 
);
defparam \w_next_dx[3]_1_s .ALU_MODE=2;
  ALU \w_next_dx[4]_1_s  (
    .SUM(w_next_dx[4]),
    .COUT(\w_next_dx[4]_1_1 ),
    .I0(ff_dx[4]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[3]_1_1 ) 
);
defparam \w_next_dx[4]_1_s .ALU_MODE=2;
  ALU \w_next_dx[5]_1_s  (
    .SUM(w_next_dx[5]),
    .COUT(\w_next_dx[5]_1_1 ),
    .I0(ff_dx[5]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[4]_1_1 ) 
);
defparam \w_next_dx[5]_1_s .ALU_MODE=2;
  ALU \w_next_dx[6]_1_s  (
    .SUM(w_next_dx[6]),
    .COUT(\w_next_dx[6]_1_1 ),
    .I0(ff_dx[6]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[5]_1_1 ) 
);
defparam \w_next_dx[6]_1_s .ALU_MODE=2;
  ALU \w_next_dx[7]_1_s  (
    .SUM(w_next_dx[7]),
    .COUT(\w_next_dx[7]_1_1 ),
    .I0(ff_dx[7]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[6]_1_1 ) 
);
defparam \w_next_dx[7]_1_s .ALU_MODE=2;
  ALU \w_next_dx[8]_1_s  (
    .SUM(w_next_dx[8]),
    .COUT(\w_next_dx[8]_1_1 ),
    .I0(ff_dx[8]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[7]_1_1 ) 
);
defparam \w_next_dx[8]_1_s .ALU_MODE=2;
  ALU \w_next_dx[9]_1_s  (
    .SUM(w_next_dx[9]),
    .COUT(\w_next_dx[9]_1_0_COUT ),
    .I0(GND),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[8]_1_1 ) 
);
defparam \w_next_dx[9]_1_s .ALU_MODE=2;
  ALU \w_next_dy[0]_1_s  (
    .SUM(w_next_dy[0]),
    .COUT(\w_next_dy[0]_1_1 ),
    .I0(ff_dy[0]),
    .I1(VCC),
    .I3(ff_diy_3_4),
    .CIN(ff_diy) 
);
defparam \w_next_dy[0]_1_s .ALU_MODE=2;
  ALU \w_next_dy[1]_1_s  (
    .SUM(w_next_dy[1]),
    .COUT(\w_next_dy[1]_1_1 ),
    .I0(ff_dy[1]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[0]_1_1 ) 
);
defparam \w_next_dy[1]_1_s .ALU_MODE=2;
  ALU \w_next_dy[2]_1_s  (
    .SUM(w_next_dy[2]),
    .COUT(\w_next_dy[2]_1_1 ),
    .I0(ff_dy[2]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[1]_1_1 ) 
);
defparam \w_next_dy[2]_1_s .ALU_MODE=2;
  ALU \w_next_dy[3]_1_s  (
    .SUM(w_next_dy[3]),
    .COUT(\w_next_dy[3]_1_1 ),
    .I0(ff_dy[3]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[2]_1_1 ) 
);
defparam \w_next_dy[3]_1_s .ALU_MODE=2;
  ALU \w_next_dy[4]_1_s  (
    .SUM(w_next_dy[4]),
    .COUT(\w_next_dy[4]_1_1 ),
    .I0(ff_dy[4]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[3]_1_1 ) 
);
defparam \w_next_dy[4]_1_s .ALU_MODE=2;
  ALU \w_next_dy[5]_1_s  (
    .SUM(w_next_dy[5]),
    .COUT(\w_next_dy[5]_1_1 ),
    .I0(ff_dy[5]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[4]_1_1 ) 
);
defparam \w_next_dy[5]_1_s .ALU_MODE=2;
  ALU \w_next_dy[6]_1_s  (
    .SUM(w_next_dy[6]),
    .COUT(\w_next_dy[6]_1_1 ),
    .I0(ff_dy[6]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[5]_1_1 ) 
);
defparam \w_next_dy[6]_1_s .ALU_MODE=2;
  ALU \w_next_dy[7]_1_s  (
    .SUM(w_next_dy[7]),
    .COUT(\w_next_dy[7]_1_1 ),
    .I0(ff_dy[7]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[6]_1_1 ) 
);
defparam \w_next_dy[7]_1_s .ALU_MODE=2;
  ALU \w_next_dy[8]_1_s  (
    .SUM(w_next_dy[8]),
    .COUT(\w_next_dy[8]_1_1 ),
    .I0(ff_dy[8]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[7]_1_1 ) 
);
defparam \w_next_dy[8]_1_s .ALU_MODE=2;
  ALU \w_next_dy[9]_1_s  (
    .SUM(w_next_dy[9]),
    .COUT(\w_next_dy[9]_1_1 ),
    .I0(ff_dy[9]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[8]_1_1 ) 
);
defparam \w_next_dy[9]_1_s .ALU_MODE=2;
  ALU \w_next_dy[10]_1_s  (
    .SUM(w_next_dy[10]),
    .COUT(\w_next_dy[10]_1_1 ),
    .I0(ff_dy[10]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[9]_1_1 ) 
);
defparam \w_next_dy[10]_1_s .ALU_MODE=2;
  ALU \w_next_dy[11]_1_s  (
    .SUM(w_next_dy[11]),
    .COUT(\w_next_dy[11]_1_0_COUT ),
    .I0(GND),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[10]_1_1 ) 
);
defparam \w_next_dy[11]_1_s .ALU_MODE=2;
  ALU n436_s (
    .SUM(n436_1),
    .COUT(n436_2),
    .I0(w_status_border_position[0]),
    .I1(reg_vx[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n436_s.ALU_MODE=0;
  ALU n435_s (
    .SUM(n435_1),
    .COUT(n435_2),
    .I0(w_status_border_position[1]),
    .I1(reg_vx[1]),
    .I3(GND),
    .CIN(n436_2) 
);
defparam n435_s.ALU_MODE=0;
  ALU n434_s (
    .SUM(n434_1),
    .COUT(n434_2),
    .I0(w_status_border_position[2]),
    .I1(reg_vx[2]),
    .I3(GND),
    .CIN(n435_2) 
);
defparam n434_s.ALU_MODE=0;
  ALU n433_s (
    .SUM(n433_1),
    .COUT(n433_2),
    .I0(w_status_border_position[3]),
    .I1(reg_vx[3]),
    .I3(GND),
    .CIN(n434_2) 
);
defparam n433_s.ALU_MODE=0;
  ALU n432_s (
    .SUM(n432_1),
    .COUT(n432_2),
    .I0(w_status_border_position[4]),
    .I1(reg_vx[4]),
    .I3(GND),
    .CIN(n433_2) 
);
defparam n432_s.ALU_MODE=0;
  ALU n431_s (
    .SUM(n431_1),
    .COUT(n431_2),
    .I0(w_status_border_position[5]),
    .I1(reg_vx[5]),
    .I3(GND),
    .CIN(n432_2) 
);
defparam n431_s.ALU_MODE=0;
  ALU n430_s (
    .SUM(n430_1),
    .COUT(n430_2),
    .I0(w_status_border_position[6]),
    .I1(reg_vx[6]),
    .I3(GND),
    .CIN(n431_2) 
);
defparam n430_s.ALU_MODE=0;
  ALU n429_s (
    .SUM(n429_1),
    .COUT(n429_2),
    .I0(w_status_border_position[7]),
    .I1(reg_vx[7]),
    .I3(GND),
    .CIN(n430_2) 
);
defparam n429_s.ALU_MODE=0;
  ALU n428_s (
    .SUM(n428_1),
    .COUT(n428_2),
    .I0(w_status_border_position[8]),
    .I1(reg_vx[8]),
    .I3(GND),
    .CIN(n429_2) 
);
defparam n428_s.ALU_MODE=0;
  ALU n427_s (
    .SUM(n427_1),
    .COUT(n427_2),
    .I0(ff_sx[9]),
    .I1(reg_vx[9]),
    .I3(GND),
    .CIN(n428_2) 
);
defparam n427_s.ALU_MODE=0;
  ALU n426_s (
    .SUM(n426_1),
    .COUT(n426_2),
    .I0(ff_sx[10]),
    .I1(reg_vx[10]),
    .I3(GND),
    .CIN(n427_2) 
);
defparam n426_s.ALU_MODE=0;
  ALU n425_s (
    .SUM(n425_1),
    .COUT(n425_2),
    .I0(ff_sx[11]),
    .I1(reg_vx[11]),
    .I3(GND),
    .CIN(n426_2) 
);
defparam n425_s.ALU_MODE=0;
  ALU n424_s (
    .SUM(n424_1),
    .COUT(n424_2),
    .I0(ff_sx[12]),
    .I1(reg_vx[12]),
    .I3(GND),
    .CIN(n425_2) 
);
defparam n424_s.ALU_MODE=0;
  ALU n423_s (
    .SUM(n423_1),
    .COUT(n423_2),
    .I0(ff_sx[13]),
    .I1(reg_vx[13]),
    .I3(GND),
    .CIN(n424_2) 
);
defparam n423_s.ALU_MODE=0;
  ALU n422_s (
    .SUM(n422_1),
    .COUT(n422_2),
    .I0(ff_sx[14]),
    .I1(reg_vx[14]),
    .I3(GND),
    .CIN(n423_2) 
);
defparam n422_s.ALU_MODE=0;
  ALU n421_s (
    .SUM(n421_1),
    .COUT(n421_2),
    .I0(ff_sx[15]),
    .I1(reg_vx[15]),
    .I3(GND),
    .CIN(n422_2) 
);
defparam n421_s.ALU_MODE=0;
  ALU n420_s (
    .SUM(n420_1),
    .COUT(n420_2),
    .I0(ff_sx[16]),
    .I1(reg_vx[15]),
    .I3(GND),
    .CIN(n421_2) 
);
defparam n420_s.ALU_MODE=0;
  ALU n419_s (
    .SUM(n419_1),
    .COUT(n419_0_COUT),
    .I0(ff_sx[17]),
    .I1(reg_vx[15]),
    .I3(GND),
    .CIN(n420_2) 
);
defparam n419_s.ALU_MODE=0;
  ALU n627_s (
    .SUM(n627_1),
    .COUT(n627_2),
    .I0(ff_sy2[0]),
    .I1(reg_vx[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n627_s.ALU_MODE=0;
  ALU n626_s (
    .SUM(n626_1),
    .COUT(n626_2),
    .I0(ff_sy2[1]),
    .I1(reg_vx[1]),
    .I3(GND),
    .CIN(n627_2) 
);
defparam n626_s.ALU_MODE=0;
  ALU n625_s (
    .SUM(n625_1),
    .COUT(n625_2),
    .I0(ff_sy2[2]),
    .I1(reg_vx[2]),
    .I3(GND),
    .CIN(n626_2) 
);
defparam n625_s.ALU_MODE=0;
  ALU n624_s (
    .SUM(n624_1),
    .COUT(n624_2),
    .I0(ff_sy2[3]),
    .I1(reg_vx[3]),
    .I3(GND),
    .CIN(n625_2) 
);
defparam n624_s.ALU_MODE=0;
  ALU n623_s (
    .SUM(n623_1),
    .COUT(n623_2),
    .I0(ff_sy2[4]),
    .I1(reg_vx[4]),
    .I3(GND),
    .CIN(n624_2) 
);
defparam n623_s.ALU_MODE=0;
  ALU n622_s (
    .SUM(n622_1),
    .COUT(n622_2),
    .I0(ff_sy2[5]),
    .I1(reg_vx[5]),
    .I3(GND),
    .CIN(n623_2) 
);
defparam n622_s.ALU_MODE=0;
  ALU n621_s (
    .SUM(n621_1),
    .COUT(n621_2),
    .I0(ff_sy2[6]),
    .I1(reg_vx[6]),
    .I3(GND),
    .CIN(n622_2) 
);
defparam n621_s.ALU_MODE=0;
  ALU n620_s (
    .SUM(n620_1),
    .COUT(n620_2),
    .I0(ff_sy2[7]),
    .I1(reg_vx[7]),
    .I3(GND),
    .CIN(n621_2) 
);
defparam n620_s.ALU_MODE=0;
  ALU n619_s (
    .SUM(n619_1),
    .COUT(n619_2),
    .I0(ff_sy2[8]),
    .I1(reg_vx[8]),
    .I3(GND),
    .CIN(n620_2) 
);
defparam n619_s.ALU_MODE=0;
  ALU n618_s (
    .SUM(n618_1),
    .COUT(n618_2),
    .I0(ff_sy2[9]),
    .I1(reg_vx[9]),
    .I3(GND),
    .CIN(n619_2) 
);
defparam n618_s.ALU_MODE=0;
  ALU n617_s (
    .SUM(n617_1),
    .COUT(n617_2),
    .I0(ff_sy2[10]),
    .I1(reg_vx[10]),
    .I3(GND),
    .CIN(n618_2) 
);
defparam n617_s.ALU_MODE=0;
  ALU n616_s (
    .SUM(n616_1),
    .COUT(n616_2),
    .I0(ff_sy2[11]),
    .I1(reg_vx[11]),
    .I3(GND),
    .CIN(n617_2) 
);
defparam n616_s.ALU_MODE=0;
  ALU n615_s (
    .SUM(n615_1),
    .COUT(n615_2),
    .I0(ff_sy2[12]),
    .I1(reg_vx[12]),
    .I3(GND),
    .CIN(n616_2) 
);
defparam n615_s.ALU_MODE=0;
  ALU n614_s (
    .SUM(n614_1),
    .COUT(n614_2),
    .I0(ff_sy2[13]),
    .I1(reg_vx[13]),
    .I3(GND),
    .CIN(n615_2) 
);
defparam n614_s.ALU_MODE=0;
  ALU n613_s (
    .SUM(n613_1),
    .COUT(n613_2),
    .I0(ff_sy2[14]),
    .I1(reg_vx[14]),
    .I3(GND),
    .CIN(n614_2) 
);
defparam n613_s.ALU_MODE=0;
  ALU n612_s (
    .SUM(n612_1),
    .COUT(n612_2),
    .I0(ff_sy2[15]),
    .I1(reg_vx[15]),
    .I3(GND),
    .CIN(n613_2) 
);
defparam n612_s.ALU_MODE=0;
  ALU n611_s (
    .SUM(n611_1),
    .COUT(n611_2),
    .I0(ff_sy2[16]),
    .I1(reg_vx[15]),
    .I3(GND),
    .CIN(n612_2) 
);
defparam n611_s.ALU_MODE=0;
  ALU n610_s (
    .SUM(n610_1),
    .COUT(n610_2),
    .I0(ff_sy2[17]),
    .I1(reg_vx[15]),
    .I3(GND),
    .CIN(n611_2) 
);
defparam n610_s.ALU_MODE=0;
  ALU n609_s (
    .SUM(n609_1),
    .COUT(n609_0_COUT),
    .I0(ff_sy2[18]),
    .I1(reg_vx[15]),
    .I3(GND),
    .CIN(n610_2) 
);
defparam n609_s.ALU_MODE=0;
  ALU n647_s (
    .SUM(n647_1),
    .COUT(n647_2),
    .I0(ff_sy[0]),
    .I1(reg_vy[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n647_s.ALU_MODE=0;
  ALU n646_s (
    .SUM(n646_1),
    .COUT(n646_2),
    .I0(ff_sy[1]),
    .I1(reg_vy[1]),
    .I3(GND),
    .CIN(n647_2) 
);
defparam n646_s.ALU_MODE=0;
  ALU n645_s (
    .SUM(n645_1),
    .COUT(n645_2),
    .I0(ff_sy[2]),
    .I1(reg_vy[2]),
    .I3(GND),
    .CIN(n646_2) 
);
defparam n645_s.ALU_MODE=0;
  ALU n644_s (
    .SUM(n644_1),
    .COUT(n644_2),
    .I0(ff_sy[3]),
    .I1(reg_vy[3]),
    .I3(GND),
    .CIN(n645_2) 
);
defparam n644_s.ALU_MODE=0;
  ALU n643_s (
    .SUM(n643_1),
    .COUT(n643_2),
    .I0(ff_sy[4]),
    .I1(reg_vy[4]),
    .I3(GND),
    .CIN(n644_2) 
);
defparam n643_s.ALU_MODE=0;
  ALU n642_s (
    .SUM(n642_1),
    .COUT(n642_2),
    .I0(ff_sy[5]),
    .I1(reg_vy[5]),
    .I3(GND),
    .CIN(n643_2) 
);
defparam n642_s.ALU_MODE=0;
  ALU n641_s (
    .SUM(n641_1),
    .COUT(n641_2),
    .I0(ff_sy[6]),
    .I1(reg_vy[6]),
    .I3(GND),
    .CIN(n642_2) 
);
defparam n641_s.ALU_MODE=0;
  ALU n640_s (
    .SUM(n640_1),
    .COUT(n640_2),
    .I0(ff_sy[7]),
    .I1(reg_vy[7]),
    .I3(GND),
    .CIN(n641_2) 
);
defparam n640_s.ALU_MODE=0;
  ALU n639_s (
    .SUM(n639_1),
    .COUT(n639_2),
    .I0(ff_sy[8]),
    .I1(reg_vy[8]),
    .I3(GND),
    .CIN(n640_2) 
);
defparam n639_s.ALU_MODE=0;
  ALU n638_s (
    .SUM(n638_1),
    .COUT(n638_2),
    .I0(ff_sy[9]),
    .I1(reg_vy[9]),
    .I3(GND),
    .CIN(n639_2) 
);
defparam n638_s.ALU_MODE=0;
  ALU n637_s (
    .SUM(n637_1),
    .COUT(n637_2),
    .I0(ff_sy[10]),
    .I1(reg_vy[10]),
    .I3(GND),
    .CIN(n638_2) 
);
defparam n637_s.ALU_MODE=0;
  ALU n636_s (
    .SUM(n636_1),
    .COUT(n636_2),
    .I0(ff_sy[11]),
    .I1(reg_vy[11]),
    .I3(GND),
    .CIN(n637_2) 
);
defparam n636_s.ALU_MODE=0;
  ALU n635_s (
    .SUM(n635_1),
    .COUT(n635_2),
    .I0(ff_sy[12]),
    .I1(reg_vy[12]),
    .I3(GND),
    .CIN(n636_2) 
);
defparam n635_s.ALU_MODE=0;
  ALU n634_s (
    .SUM(n634_1),
    .COUT(n634_2),
    .I0(ff_sy[13]),
    .I1(reg_vy[13]),
    .I3(GND),
    .CIN(n635_2) 
);
defparam n634_s.ALU_MODE=0;
  ALU n633_s (
    .SUM(n633_1),
    .COUT(n633_2),
    .I0(ff_sy[14]),
    .I1(reg_vy[14]),
    .I3(GND),
    .CIN(n634_2) 
);
defparam n633_s.ALU_MODE=0;
  ALU n632_s (
    .SUM(n632_1),
    .COUT(n632_2),
    .I0(ff_sy[15]),
    .I1(reg_vy[15]),
    .I3(GND),
    .CIN(n633_2) 
);
defparam n632_s.ALU_MODE=0;
  ALU n631_s (
    .SUM(n631_1),
    .COUT(n631_2),
    .I0(ff_sy[16]),
    .I1(reg_vy[15]),
    .I3(GND),
    .CIN(n632_2) 
);
defparam n631_s.ALU_MODE=0;
  ALU n630_s (
    .SUM(n630_1),
    .COUT(n630_2),
    .I0(ff_sy[17]),
    .I1(reg_vy[15]),
    .I3(GND),
    .CIN(n631_2) 
);
defparam n630_s.ALU_MODE=0;
  ALU n629_s (
    .SUM(n629_1),
    .COUT(n629_0_COUT),
    .I0(ff_sy[18]),
    .I1(reg_vy[15]),
    .I3(GND),
    .CIN(n630_2) 
);
defparam n629_s.ALU_MODE=0;
  ALU n2098_s (
    .SUM(n2098_1),
    .COUT(n2098_2),
    .I0(w_next_nyb[0]),
    .I1(reg_nx[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n2098_s.ALU_MODE=0;
  ALU n2097_s (
    .SUM(n2097_1),
    .COUT(n2097_2),
    .I0(w_next_nyb[1]),
    .I1(reg_nx[1]),
    .I3(GND),
    .CIN(n2098_2) 
);
defparam n2097_s.ALU_MODE=0;
  ALU n2096_s (
    .SUM(n2096_1),
    .COUT(n2096_2),
    .I0(w_next_nyb[2]),
    .I1(reg_nx[2]),
    .I3(GND),
    .CIN(n2097_2) 
);
defparam n2096_s.ALU_MODE=0;
  ALU n2095_s (
    .SUM(n2095_1),
    .COUT(n2095_2),
    .I0(w_next_nyb[3]),
    .I1(reg_nx[3]),
    .I3(GND),
    .CIN(n2096_2) 
);
defparam n2095_s.ALU_MODE=0;
  ALU n2094_s (
    .SUM(n2094_1),
    .COUT(n2094_2),
    .I0(w_next_nyb[4]),
    .I1(reg_nx[4]),
    .I3(GND),
    .CIN(n2095_2) 
);
defparam n2094_s.ALU_MODE=0;
  ALU n2093_s (
    .SUM(n2093_1),
    .COUT(n2093_2),
    .I0(w_next_nyb[5]),
    .I1(reg_nx[5]),
    .I3(GND),
    .CIN(n2094_2) 
);
defparam n2093_s.ALU_MODE=0;
  ALU n2092_s (
    .SUM(n2092_1),
    .COUT(n2092_2),
    .I0(w_next_nyb[6]),
    .I1(reg_nx[6]),
    .I3(GND),
    .CIN(n2093_2) 
);
defparam n2092_s.ALU_MODE=0;
  ALU n2091_s (
    .SUM(n2091_1),
    .COUT(n2091_2),
    .I0(w_next_nyb[7]),
    .I1(reg_nx[7]),
    .I3(GND),
    .CIN(n2092_2) 
);
defparam n2091_s.ALU_MODE=0;
  ALU n2090_s (
    .SUM(n2090_1),
    .COUT(n2090_2),
    .I0(w_next_nyb[8]),
    .I1(reg_nx[8]),
    .I3(GND),
    .CIN(n2091_2) 
);
defparam n2090_s.ALU_MODE=0;
  ALU n2089_s (
    .SUM(n2089_1),
    .COUT(n2089_2),
    .I0(w_next_nyb[9]),
    .I1(reg_nx[9]),
    .I3(GND),
    .CIN(n2090_2) 
);
defparam n2089_s.ALU_MODE=0;
  ALU n2088_s (
    .SUM(n2088_1),
    .COUT(n2088_2),
    .I0(w_next_nyb[10]),
    .I1(reg_nx[10]),
    .I3(GND),
    .CIN(n2089_2) 
);
defparam n2088_s.ALU_MODE=0;
  ALU n2087_s (
    .SUM(n2087_1),
    .COUT(n2087_0_COUT),
    .I0(w_next_nyb[11]),
    .I1(GND),
    .I3(GND),
    .CIN(n2088_2) 
);
defparam n2087_s.ALU_MODE=0;
  ALU w_next_nyb_0_s (
    .SUM(w_next_nyb[0]),
    .COUT(w_next_nyb_0_3),
    .I0(ff_nyb[0]),
    .I1(ff_ny[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_next_nyb_0_s.ALU_MODE=1;
  ALU w_next_nyb_1_s (
    .SUM(w_next_nyb[1]),
    .COUT(w_next_nyb_1_3),
    .I0(ff_nyb[1]),
    .I1(ff_ny[1]),
    .I3(GND),
    .CIN(w_next_nyb_0_3) 
);
defparam w_next_nyb_1_s.ALU_MODE=1;
  ALU w_next_nyb_2_s (
    .SUM(w_next_nyb[2]),
    .COUT(w_next_nyb_2_3),
    .I0(ff_nyb[2]),
    .I1(ff_ny[2]),
    .I3(GND),
    .CIN(w_next_nyb_1_3) 
);
defparam w_next_nyb_2_s.ALU_MODE=1;
  ALU w_next_nyb_3_s (
    .SUM(w_next_nyb[3]),
    .COUT(w_next_nyb_3_3),
    .I0(ff_nyb[3]),
    .I1(ff_ny[3]),
    .I3(GND),
    .CIN(w_next_nyb_2_3) 
);
defparam w_next_nyb_3_s.ALU_MODE=1;
  ALU w_next_nyb_4_s (
    .SUM(w_next_nyb[4]),
    .COUT(w_next_nyb_4_3),
    .I0(ff_nyb[4]),
    .I1(ff_ny[4]),
    .I3(GND),
    .CIN(w_next_nyb_3_3) 
);
defparam w_next_nyb_4_s.ALU_MODE=1;
  ALU w_next_nyb_5_s (
    .SUM(w_next_nyb[5]),
    .COUT(w_next_nyb_5_3),
    .I0(ff_nyb[5]),
    .I1(ff_ny[5]),
    .I3(GND),
    .CIN(w_next_nyb_4_3) 
);
defparam w_next_nyb_5_s.ALU_MODE=1;
  ALU w_next_nyb_6_s (
    .SUM(w_next_nyb[6]),
    .COUT(w_next_nyb_6_3),
    .I0(ff_nyb[6]),
    .I1(ff_ny[6]),
    .I3(GND),
    .CIN(w_next_nyb_5_3) 
);
defparam w_next_nyb_6_s.ALU_MODE=1;
  ALU w_next_nyb_7_s (
    .SUM(w_next_nyb[7]),
    .COUT(w_next_nyb_7_3),
    .I0(ff_nyb[7]),
    .I1(ff_ny[7]),
    .I3(GND),
    .CIN(w_next_nyb_6_3) 
);
defparam w_next_nyb_7_s.ALU_MODE=1;
  ALU w_next_nyb_8_s (
    .SUM(w_next_nyb[8]),
    .COUT(w_next_nyb_8_3),
    .I0(ff_nyb[8]),
    .I1(ff_ny[8]),
    .I3(GND),
    .CIN(w_next_nyb_7_3) 
);
defparam w_next_nyb_8_s.ALU_MODE=1;
  ALU w_next_nyb_9_s (
    .SUM(w_next_nyb[9]),
    .COUT(w_next_nyb_9_3),
    .I0(ff_nyb[9]),
    .I1(ff_ny[9]),
    .I3(GND),
    .CIN(w_next_nyb_8_3) 
);
defparam w_next_nyb_9_s.ALU_MODE=1;
  ALU w_next_nyb_10_s (
    .SUM(w_next_nyb[10]),
    .COUT(w_next_nyb_10_3),
    .I0(ff_nyb[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_next_nyb_9_3) 
);
defparam w_next_nyb_10_s.ALU_MODE=1;
  ALU w_next_nyb_11_s (
    .SUM(w_next_nyb[11]),
    .COUT(n2193_9),
    .I0(ff_nyb[11]),
    .I1(GND),
    .I3(GND),
    .CIN(w_next_nyb_10_3) 
);
defparam w_next_nyb_11_s.ALU_MODE=1;
  ALU n417_s (
    .SUM(n417_2),
    .COUT(n417_3),
    .I0(ff_sx2[0]),
    .I1(reg_vy[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam n417_s.ALU_MODE=1;
  ALU n416_s (
    .SUM(n416_2),
    .COUT(n416_3),
    .I0(ff_sx2[1]),
    .I1(reg_vy[1]),
    .I3(GND),
    .CIN(n417_3) 
);
defparam n416_s.ALU_MODE=1;
  ALU n415_s (
    .SUM(n415_2),
    .COUT(n415_3),
    .I0(ff_sx2[2]),
    .I1(reg_vy[2]),
    .I3(GND),
    .CIN(n416_3) 
);
defparam n415_s.ALU_MODE=1;
  ALU n414_s (
    .SUM(n414_2),
    .COUT(n414_3),
    .I0(ff_sx2[3]),
    .I1(reg_vy[3]),
    .I3(GND),
    .CIN(n415_3) 
);
defparam n414_s.ALU_MODE=1;
  ALU n413_s (
    .SUM(n413_2),
    .COUT(n413_3),
    .I0(ff_sx2[4]),
    .I1(reg_vy[4]),
    .I3(GND),
    .CIN(n414_3) 
);
defparam n413_s.ALU_MODE=1;
  ALU n412_s (
    .SUM(n412_2),
    .COUT(n412_3),
    .I0(ff_sx2[5]),
    .I1(reg_vy[5]),
    .I3(GND),
    .CIN(n413_3) 
);
defparam n412_s.ALU_MODE=1;
  ALU n411_s (
    .SUM(n411_2),
    .COUT(n411_3),
    .I0(ff_sx2[6]),
    .I1(reg_vy[6]),
    .I3(GND),
    .CIN(n412_3) 
);
defparam n411_s.ALU_MODE=1;
  ALU n410_s (
    .SUM(n410_2),
    .COUT(n410_3),
    .I0(ff_sx2[7]),
    .I1(reg_vy[7]),
    .I3(GND),
    .CIN(n411_3) 
);
defparam n410_s.ALU_MODE=1;
  ALU n409_s (
    .SUM(n409_2),
    .COUT(n409_3),
    .I0(ff_sx2[8]),
    .I1(reg_vy[8]),
    .I3(GND),
    .CIN(n410_3) 
);
defparam n409_s.ALU_MODE=1;
  ALU n408_s (
    .SUM(n408_2),
    .COUT(n408_3),
    .I0(ff_sx2[9]),
    .I1(reg_vy[9]),
    .I3(GND),
    .CIN(n409_3) 
);
defparam n408_s.ALU_MODE=1;
  ALU n407_s (
    .SUM(n407_2),
    .COUT(n407_3),
    .I0(ff_sx2[10]),
    .I1(reg_vy[10]),
    .I3(GND),
    .CIN(n408_3) 
);
defparam n407_s.ALU_MODE=1;
  ALU n406_s (
    .SUM(n406_2),
    .COUT(n406_3),
    .I0(ff_sx2[11]),
    .I1(reg_vy[11]),
    .I3(GND),
    .CIN(n407_3) 
);
defparam n406_s.ALU_MODE=1;
  ALU n405_s (
    .SUM(n405_2),
    .COUT(n405_3),
    .I0(ff_sx2[12]),
    .I1(reg_vy[12]),
    .I3(GND),
    .CIN(n406_3) 
);
defparam n405_s.ALU_MODE=1;
  ALU n404_s (
    .SUM(n404_2),
    .COUT(n404_3),
    .I0(ff_sx2[13]),
    .I1(reg_vy[13]),
    .I3(GND),
    .CIN(n405_3) 
);
defparam n404_s.ALU_MODE=1;
  ALU n403_s (
    .SUM(n403_2),
    .COUT(n403_3),
    .I0(ff_sx2[14]),
    .I1(reg_vy[14]),
    .I3(GND),
    .CIN(n404_3) 
);
defparam n403_s.ALU_MODE=1;
  ALU n402_s (
    .SUM(n402_2),
    .COUT(n402_3),
    .I0(ff_sx2[15]),
    .I1(reg_vy[15]),
    .I3(GND),
    .CIN(n403_3) 
);
defparam n402_s.ALU_MODE=1;
  ALU n401_s (
    .SUM(n401_2),
    .COUT(n401_3),
    .I0(ff_sx2[16]),
    .I1(reg_vy[15]),
    .I3(GND),
    .CIN(n402_3) 
);
defparam n401_s.ALU_MODE=1;
  ALU n400_s (
    .SUM(n400_2),
    .COUT(n400_0_COUT),
    .I0(ff_sx2[17]),
    .I1(reg_vy[15]),
    .I3(GND),
    .CIN(n401_3) 
);
defparam n400_s.ALU_MODE=1;
  ALU n1821_s (
    .SUM(n1821_2),
    .COUT(n1821_3),
    .I0(ff_nx[0]),
    .I1(w_next[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam n1821_s.ALU_MODE=1;
  ALU n1820_s (
    .SUM(n1820_2),
    .COUT(n1820_3),
    .I0(ff_nx[1]),
    .I1(w_next[1]),
    .I3(GND),
    .CIN(n1821_3) 
);
defparam n1820_s.ALU_MODE=1;
  ALU n1819_s (
    .SUM(n1819_2),
    .COUT(n1819_3),
    .I0(ff_nx[2]),
    .I1(w_next[2]),
    .I3(GND),
    .CIN(n1820_3) 
);
defparam n1819_s.ALU_MODE=1;
  ALU n1818_s (
    .SUM(n1818_2),
    .COUT(n1818_3),
    .I0(ff_nx[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n1819_3) 
);
defparam n1818_s.ALU_MODE=1;
  ALU n1817_s (
    .SUM(n1817_2),
    .COUT(n1817_3),
    .I0(ff_nx[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n1818_3) 
);
defparam n1817_s.ALU_MODE=1;
  ALU n1816_s (
    .SUM(n1816_2),
    .COUT(n1816_3),
    .I0(ff_nx[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n1817_3) 
);
defparam n1816_s.ALU_MODE=1;
  ALU n1815_s (
    .SUM(n1815_2),
    .COUT(n1815_3),
    .I0(ff_nx[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n1816_3) 
);
defparam n1815_s.ALU_MODE=1;
  ALU n1814_s (
    .SUM(n1814_2),
    .COUT(n1814_3),
    .I0(ff_nx[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n1815_3) 
);
defparam n1814_s.ALU_MODE=1;
  ALU n1813_s (
    .SUM(n1813_2),
    .COUT(n1813_3),
    .I0(ff_nx[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n1814_3) 
);
defparam n1813_s.ALU_MODE=1;
  ALU n1812_s (
    .SUM(n1812_2),
    .COUT(n1812_3),
    .I0(ff_nx[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n1813_3) 
);
defparam n1812_s.ALU_MODE=1;
  ALU n1811_s (
    .SUM(n1811_2),
    .COUT(n1811_0_COUT),
    .I0(ff_nx[10]),
    .I1(GND),
    .I3(GND),
    .CIN(n1812_3) 
);
defparam n1811_s.ALU_MODE=1;
  ALU n2945_s0 (
    .SUM(n2945_1_SUM),
    .COUT(n2945_3),
    .I0(w_status_color[0]),
    .I1(ff_color[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n2945_s0.ALU_MODE=3;
  ALU n2946_s0 (
    .SUM(n2946_1_SUM),
    .COUT(n2946_3),
    .I0(w_status_color[1]),
    .I1(ff_color[1]),
    .I3(GND),
    .CIN(n2945_3) 
);
defparam n2946_s0.ALU_MODE=3;
  ALU n2947_s0 (
    .SUM(n2947_1_SUM),
    .COUT(n2947_3),
    .I0(w_status_color[2]),
    .I1(ff_color[2]),
    .I3(GND),
    .CIN(n2946_3) 
);
defparam n2947_s0.ALU_MODE=3;
  ALU n2948_s0 (
    .SUM(n2948_1_SUM),
    .COUT(n2948_3),
    .I0(w_status_color[3]),
    .I1(ff_color[3]),
    .I3(GND),
    .CIN(n2947_3) 
);
defparam n2948_s0.ALU_MODE=3;
  ALU n2949_s0 (
    .SUM(n2949_1_SUM),
    .COUT(n2949_3),
    .I0(w_status_color[4]),
    .I1(ff_color[4]),
    .I3(GND),
    .CIN(n2948_3) 
);
defparam n2949_s0.ALU_MODE=3;
  ALU n2950_s0 (
    .SUM(n2950_1_SUM),
    .COUT(n2950_3),
    .I0(w_status_color[5]),
    .I1(ff_color[5]),
    .I3(GND),
    .CIN(n2949_3) 
);
defparam n2950_s0.ALU_MODE=3;
  ALU n2951_s0 (
    .SUM(n2951_1_SUM),
    .COUT(n2951_3),
    .I0(w_status_color[6]),
    .I1(ff_color[6]),
    .I3(GND),
    .CIN(n2950_3) 
);
defparam n2951_s0.ALU_MODE=3;
  ALU n2952_s0 (
    .SUM(n2952_1_SUM),
    .COUT(n2952_3),
    .I0(w_status_color[7]),
    .I1(ff_color[7]),
    .I3(GND),
    .CIN(n2951_3) 
);
defparam n2952_s0.ALU_MODE=3;
  MUX2_LUT5 n2134_s0 (
    .O(n2134_3),
    .I0(n2110_2),
    .I1(n2080_3),
    .S0(ff_start) 
);
  MUX2_LUT5 n2722_s5 (
    .O(n2722_9),
    .I0(n2722_6),
    .I1(n2722_7),
    .S0(ff_xsel[1]) 
);
  MUX2_LUT5 n2723_s5 (
    .O(n2723_9),
    .I0(n2723_6),
    .I1(n2723_7),
    .S0(ff_xsel[1]) 
);
  MUX2_LUT5 n3561_s90 (
    .O(n3391_15),
    .I0(n3391_10),
    .I1(n3391_11),
    .S0(ff_bit_count[1]) 
);
  MUX2_LUT5 n3561_s91 (
    .O(n3391_17),
    .I0(n3391_12),
    .I1(n3391_13),
    .S0(ff_bit_count[1]) 
);
  MUX2_LUT5 n3561_s92 (
    .O(n3416_15),
    .I0(n3416_10),
    .I1(n3416_11),
    .S0(ff_bit_count[1]) 
);
  MUX2_LUT5 n3561_s93 (
    .O(n3416_17),
    .I0(n3416_12),
    .I1(n3416_13),
    .S0(ff_bit_count[1]) 
);
  MUX2_LUT5 n3561_s84 (
    .O(n3561_88),
    .I0(n3368_4),
    .I1(n3392_2),
    .S0(ff_state[3]) 
);
  MUX2_LUT5 n3562_s78 (
    .O(n3562_82),
    .I0(n3369_4),
    .I1(n3393_2),
    .S0(ff_state[3]) 
);
  MUX2_LUT5 n3563_s78 (
    .O(n3563_82),
    .I0(n3370_4),
    .I1(n3394_2),
    .S0(ff_state[3]) 
);
  MUX2_LUT5 n3564_s78 (
    .O(n3564_82),
    .I0(n3371_4),
    .I1(n3395_2),
    .S0(ff_state[3]) 
);
  MUX2_LUT5 n3565_s78 (
    .O(n3565_82),
    .I0(n3372_4),
    .I1(n3396_2),
    .S0(ff_state[3]) 
);
  MUX2_LUT5 n3566_s78 (
    .O(n3566_82),
    .I0(n3373_4),
    .I1(n3397_2),
    .S0(ff_state[3]) 
);
  MUX2_LUT5 n3567_s78 (
    .O(n3567_82),
    .I0(n3374_4),
    .I1(n3398_2),
    .S0(ff_state[3]) 
);
  MUX2_LUT5 n3568_s78 (
    .O(n3568_82),
    .I0(n3375_4),
    .I1(n3399_2),
    .S0(ff_state[3]) 
);
  MUX2_LUT6 n3561_s88 (
    .O(n3391_19),
    .I0(n3391_15),
    .I1(n3391_17),
    .S0(ff_bit_count[2]) 
);
  MUX2_LUT6 n3561_s89 (
    .O(n3416_19),
    .I0(n3416_15),
    .I1(n3416_17),
    .S0(ff_bit_count[2]) 
);
  MUX2_LUT7 n3561_s85 (
    .O(n3561_90),
    .I0(n3391_19),
    .I1(n3416_19),
    .S0(ff_state[2]) 
);
  MUX2_LUT5 n748_s5 (
    .O(n748_7),
    .I0(n748_9),
    .I1(n649_4),
    .S0(n749_10) 
);
  MUX2_LUT5 n749_s5 (
    .O(n749_7),
    .I0(n749_9),
    .I1(n650_4),
    .S0(n749_10) 
);
  MUX2_LUT5 n769_s5 (
    .O(n769_7),
    .I0(n769_9),
    .I1(n651_4),
    .S0(n776_10) 
);
  MUX2_LUT5 n770_s5 (
    .O(n770_7),
    .I0(n770_9),
    .I1(n652_4),
    .S0(n776_10) 
);
  MUX2_LUT5 n771_s5 (
    .O(n771_7),
    .I0(n771_9),
    .I1(n653_4),
    .S0(n776_10) 
);
  MUX2_LUT5 n772_s5 (
    .O(n772_7),
    .I0(n772_9),
    .I1(n654_4),
    .S0(n776_10) 
);
  MUX2_LUT5 n773_s5 (
    .O(n773_7),
    .I0(n773_9),
    .I1(n655_4),
    .S0(n776_10) 
);
  MUX2_LUT5 n774_s5 (
    .O(n774_7),
    .I0(n774_9),
    .I1(n656_4),
    .S0(n776_10) 
);
  MUX2_LUT5 n775_s5 (
    .O(n775_7),
    .I0(n775_9),
    .I1(n657_4),
    .S0(n776_10) 
);
  MUX2_LUT5 n776_s5 (
    .O(n776_7),
    .I0(n776_9),
    .I1(n658_4),
    .S0(n776_10) 
);
  MUX2_LUT5 n3669_s5 (
    .O(n3669_7),
    .I0(n3669_9),
    .I1(n3561_93),
    .S0(n3676_10) 
);
  MUX2_LUT5 n3670_s5 (
    .O(n3670_7),
    .I0(n3670_9),
    .I1(n3562_85),
    .S0(n3676_10) 
);
  MUX2_LUT5 n3671_s5 (
    .O(n3671_7),
    .I0(n3671_9),
    .I1(n3563_85),
    .S0(n3676_10) 
);
  MUX2_LUT5 n3672_s5 (
    .O(n3672_7),
    .I0(n3672_9),
    .I1(n3564_85),
    .S0(n3676_10) 
);
  MUX2_LUT5 n3673_s5 (
    .O(n3673_7),
    .I0(n3673_9),
    .I1(n3565_85),
    .S0(n3676_10) 
);
  MUX2_LUT5 n3674_s5 (
    .O(n3674_7),
    .I0(n3674_9),
    .I1(n3566_85),
    .S0(n3676_10) 
);
  MUX2_LUT5 n3675_s5 (
    .O(n3675_7),
    .I0(n3675_9),
    .I1(n3567_85),
    .S0(n3676_10) 
);
  MUX2_LUT5 n3676_s5 (
    .O(n3676_7),
    .I0(n3676_9),
    .I1(n3568_85),
    .S0(n3676_10) 
);
  INV ff_dix_3_s2 (
    .O(ff_dix_3_4),
    .I(ff_dix) 
);
  INV ff_diy_3_s2 (
    .O(ff_diy_3_4),
    .I(ff_diy) 
);
  vdp_command_cache u_cache (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .ff_start(ff_start),
    .ff_cache_flush_start(ff_cache_flush_start),
    .ff_cache_vram_valid(ff_cache_vram_valid),
    .ff_cache_vram_write(ff_cache_vram_write),
    .w_command_vram_rdata_en(w_command_vram_rdata_en),
    .n386_7(n386_7),
    .w_pulse1(w_pulse1),
    .ff_vram_valid_8(ff_vram_valid_8),
    .ff_cache_vram_address(ff_cache_vram_address[17:0]),
    .w_command_vram_rdata(w_command_vram_rdata[31:0]),
    .ff_cache_vram_wdata(ff_cache_vram_wdata[7:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3]),
    .w_command_vram_write(w_command_vram_write),
    .w_command_vram_valid(w_command_vram_valid),
    .w_cache_flush_end(w_cache_flush_end),
    .n5388_7(n5388_7),
    .w_cache_vram_rdata_en(w_cache_vram_rdata_en),
    .w_command_vram_address(w_command_vram_address[17:2]),
    .w_command_vram_wdata(w_command_vram_wdata[31:0]),
    .w_command_vram_wdata_mask(w_command_vram_wdata_mask[3:0]),
    .w_cache_vram_rdata(w_cache_vram_rdata[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_command */
module vdp_vram_interface (
  w_pre_vram_refresh,
  clk85m,
  n36_6,
  w_sdram_rdata_en,
  w_ic_vram_valid,
  ff_reset_n2_1,
  n373_6,
  ff_vram_valid_8,
  w_screen_mode_vram_valid,
  ff_sdr_ready,
  w_cpu_vram_write,
  w_command_vram_write,
  n566_31,
  w_pulse1,
  ff_vram_valid,
  reg_sprite_disable,
  n358_8,
  w_command_vram_valid,
  w_sprite_mode2,
  w_sdram_rdata,
  w_screen_pos_x_Z,
  w_command_vram_wdata_mask,
  w_cpu_vram_wdata,
  w_command_vram_wdata,
  w_cpu_vram_address,
  reg_sprite_attribute_table_base,
  ff_vram_address,
  w_command_vram_address,
  w_screen_mode_vram_address,
  w_selected_plane_num,
  w_sdram_refresh,
  w_sdram_write,
  ff_vram_refresh,
  w_cpu_vram_rdata_en,
  w_command_vram_rdata_en,
  n198_6,
  n386_7,
  ff_vram_valid_8_35,
  w_sdram_valid,
  w_sdram_address,
  w_sdram_wdata,
  w_sdram_wdata_mask,
  w_screen_mode_vram_rdata,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_cpu_vram_rdata,
  w_command_vram_rdata,
  w_sprite_vram_rdata8
)
;
input w_pre_vram_refresh;
input clk85m;
input n36_6;
input w_sdram_rdata_en;
input w_ic_vram_valid;
input ff_reset_n2_1;
input n373_6;
input ff_vram_valid_8;
input w_screen_mode_vram_valid;
input ff_sdr_ready;
input w_cpu_vram_write;
input w_command_vram_write;
input n566_31;
input w_pulse1;
input ff_vram_valid;
input reg_sprite_disable;
input n358_8;
input w_command_vram_valid;
input w_sprite_mode2;
input [31:0] w_sdram_rdata;
input [3:0] w_screen_pos_x_Z;
input [3:0] w_command_vram_wdata_mask;
input [7:0] w_cpu_vram_wdata;
input [31:0] w_command_vram_wdata;
input [17:0] w_cpu_vram_address;
input [17:7] reg_sprite_attribute_table_base;
input [17:0] ff_vram_address;
input [17:2] w_command_vram_address;
input [17:0] w_screen_mode_vram_address;
input [4:0] w_selected_plane_num;
output w_sdram_refresh;
output w_sdram_write;
output ff_vram_refresh;
output w_cpu_vram_rdata_en;
output w_command_vram_rdata_en;
output n198_6;
output n386_7;
output ff_vram_valid_8_35;
output w_sdram_valid;
output [17:2] w_sdram_address;
output [31:0] w_sdram_wdata;
output [3:0] w_sdram_wdata_mask;
output [31:0] w_screen_mode_vram_rdata;
output w_sprite_vram_rdata_0;
output w_sprite_vram_rdata_1;
output w_sprite_vram_rdata_2;
output w_sprite_vram_rdata_3;
output w_sprite_vram_rdata_4;
output w_sprite_vram_rdata_5;
output w_sprite_vram_rdata_6;
output w_sprite_vram_rdata_7;
output w_sprite_vram_rdata_8;
output w_sprite_vram_rdata_9;
output w_sprite_vram_rdata_10;
output w_sprite_vram_rdata_11;
output w_sprite_vram_rdata_12;
output w_sprite_vram_rdata_13;
output w_sprite_vram_rdata_14;
output w_sprite_vram_rdata_15;
output w_sprite_vram_rdata_16;
output w_sprite_vram_rdata_17;
output w_sprite_vram_rdata_18;
output w_sprite_vram_rdata_19;
output w_sprite_vram_rdata_20;
output w_sprite_vram_rdata_21;
output w_sprite_vram_rdata_22;
output w_sprite_vram_rdata_23;
output w_sprite_vram_rdata_24;
output w_sprite_vram_rdata_25;
output w_sprite_vram_rdata_26;
output w_sprite_vram_rdata_27;
output w_sprite_vram_rdata_31;
output [7:0] w_cpu_vram_rdata;
output [31:0] w_command_vram_rdata;
output [7:0] w_sprite_vram_rdata8;
wire w_rdata8_7_6;
wire w_rdata8_7_7;
wire w_rdata8_6_6;
wire w_rdata8_6_7;
wire w_rdata8_5_6;
wire w_rdata8_5_7;
wire w_rdata8_4_6;
wire w_rdata8_4_7;
wire w_rdata8_3_6;
wire w_rdata8_3_7;
wire w_rdata8_2_6;
wire w_rdata8_2_7;
wire w_rdata8_1_6;
wire w_rdata8_1_7;
wire w_rdata8_0_6;
wire w_rdata8_0_7;
wire n19_3;
wire n198_3;
wire n199_3;
wire n200_3;
wire n201_3;
wire n370_5;
wire n371_5;
wire n372_5;
wire n373_5;
wire n374_5;
wire n375_5;
wire n376_5;
wire n377_5;
wire n378_5;
wire n379_5;
wire n380_5;
wire n381_5;
wire n382_5;
wire n383_5;
wire n384_5;
wire n385_5;
wire n386_5;
wire n387_5;
wire n1511_3;
wire n1638_3;
wire n1543_3;
wire n1583_3;
wire n1591_3;
wire ff_vram_refresh_8;
wire ff_vram_wdata_mask_3_5;
wire ff_cpu_vram_rdata_en_6;
wire ff_command_vram_rdata_en_6;
wire n38_9;
wire n34_11;
wire n421_9;
wire n420_9;
wire n419_9;
wire n418_9;
wire n417_9;
wire n416_9;
wire n415_9;
wire n414_9;
wire n413_9;
wire n412_9;
wire n411_9;
wire n410_9;
wire n409_9;
wire n408_9;
wire n407_9;
wire n406_9;
wire n405_9;
wire n404_9;
wire n403_9;
wire n402_9;
wire n401_9;
wire n400_9;
wire n399_9;
wire n398_9;
wire n397_9;
wire n396_9;
wire n395_9;
wire n394_9;
wire n393_9;
wire n392_9;
wire n391_9;
wire n390_9;
wire n389_10;
wire n198_4;
wire n198_5;
wire n370_6;
wire n370_7;
wire n371_6;
wire n371_7;
wire n371_8;
wire n371_9;
wire n372_6;
wire n372_7;
wire n372_8;
wire n373_6_36;
wire n373_7;
wire n373_8;
wire n374_6;
wire n374_7;
wire n374_8;
wire n375_6;
wire n375_7;
wire n375_8;
wire n376_6;
wire n376_7;
wire n376_8;
wire n377_6;
wire n377_7;
wire n377_8;
wire n378_6;
wire n378_7;
wire n378_8;
wire n379_6;
wire n379_7;
wire n379_8;
wire n380_6;
wire n380_7;
wire n380_8;
wire n381_6;
wire n381_7;
wire n381_8;
wire n382_6;
wire n382_7;
wire n382_8;
wire n383_6;
wire n383_7;
wire n383_8;
wire n384_6;
wire n384_7;
wire n384_8;
wire n385_6;
wire n385_7;
wire n385_8;
wire n386_6;
wire n387_6;
wire n387_7;
wire n42_7;
wire n370_8;
wire n370_9;
wire n371_10;
wire n371_11;
wire n371_12;
wire n372_9;
wire n372_10;
wire n373_9;
wire n373_10;
wire n374_9;
wire n374_10;
wire n375_9;
wire n375_10;
wire n376_9;
wire n376_10;
wire n377_9;
wire n377_10;
wire n378_9;
wire n378_10;
wire n379_9;
wire n379_10;
wire n380_9;
wire n380_10;
wire n381_9;
wire n381_10;
wire n382_9;
wire n382_10;
wire n383_9;
wire n383_10;
wire n384_9;
wire n384_10;
wire n385_9;
wire n385_10;
wire n386_8;
wire n386_9;
wire n387_8;
wire n370_10;
wire n379_11;
wire ff_vram_write_9;
wire ff_vram_valid_12;
wire n42_9;
wire ff_vram_rdata_sel_0_10;
wire n388_10;
wire n388_12;
wire [1:0] ff_vram_address_0;
wire [2:0] ff_vram_rdata_sel_d1;
wire [1:0] ff_vram_byte_sel;
wire [2:0] ff_vram_rdata_sel;
wire [7:0] w_rdata8;
wire VCC;
wire GND;
  LUT3 w_rdata8_7_s6 (
    .F(w_rdata8_7_6),
    .I0(w_sdram_rdata[7]),
    .I1(w_sdram_rdata[15]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_7_s6.INIT=8'hCA;
  LUT3 w_rdata8_7_s7 (
    .F(w_rdata8_7_7),
    .I0(w_sdram_rdata[23]),
    .I1(w_sdram_rdata[31]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_7_s7.INIT=8'hCA;
  LUT3 w_rdata8_6_s6 (
    .F(w_rdata8_6_6),
    .I0(w_sdram_rdata[6]),
    .I1(w_sdram_rdata[14]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_6_s6.INIT=8'hCA;
  LUT3 w_rdata8_6_s7 (
    .F(w_rdata8_6_7),
    .I0(w_sdram_rdata[22]),
    .I1(w_sdram_rdata[30]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_6_s7.INIT=8'hCA;
  LUT3 w_rdata8_5_s6 (
    .F(w_rdata8_5_6),
    .I0(w_sdram_rdata[5]),
    .I1(w_sdram_rdata[13]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_5_s6.INIT=8'hCA;
  LUT3 w_rdata8_5_s7 (
    .F(w_rdata8_5_7),
    .I0(w_sdram_rdata[21]),
    .I1(w_sdram_rdata[29]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_5_s7.INIT=8'hCA;
  LUT3 w_rdata8_4_s6 (
    .F(w_rdata8_4_6),
    .I0(w_sdram_rdata[4]),
    .I1(w_sdram_rdata[12]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_4_s6.INIT=8'hCA;
  LUT3 w_rdata8_4_s7 (
    .F(w_rdata8_4_7),
    .I0(w_sdram_rdata[20]),
    .I1(w_sdram_rdata[28]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_4_s7.INIT=8'hCA;
  LUT3 w_rdata8_3_s6 (
    .F(w_rdata8_3_6),
    .I0(w_sdram_rdata[3]),
    .I1(w_sdram_rdata[11]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_3_s6.INIT=8'hCA;
  LUT3 w_rdata8_3_s7 (
    .F(w_rdata8_3_7),
    .I0(w_sdram_rdata[19]),
    .I1(w_sdram_rdata[27]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_3_s7.INIT=8'hCA;
  LUT3 w_rdata8_2_s6 (
    .F(w_rdata8_2_6),
    .I0(w_sdram_rdata[2]),
    .I1(w_sdram_rdata[10]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_2_s6.INIT=8'hCA;
  LUT3 w_rdata8_2_s7 (
    .F(w_rdata8_2_7),
    .I0(w_sdram_rdata[18]),
    .I1(w_sdram_rdata[26]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_2_s7.INIT=8'hCA;
  LUT3 w_rdata8_1_s6 (
    .F(w_rdata8_1_6),
    .I0(w_sdram_rdata[1]),
    .I1(w_sdram_rdata[9]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_1_s6.INIT=8'hCA;
  LUT3 w_rdata8_1_s7 (
    .F(w_rdata8_1_7),
    .I0(w_sdram_rdata[17]),
    .I1(w_sdram_rdata[25]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_1_s7.INIT=8'hCA;
  LUT3 w_rdata8_0_s6 (
    .F(w_rdata8_0_6),
    .I0(w_sdram_rdata[0]),
    .I1(w_sdram_rdata[8]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_0_s6.INIT=8'hCA;
  LUT3 w_rdata8_0_s7 (
    .F(w_rdata8_0_7),
    .I0(w_sdram_rdata[16]),
    .I1(w_sdram_rdata[24]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_0_s7.INIT=8'hCA;
  LUT3 n19_s0 (
    .F(n19_3),
    .I0(w_screen_pos_x_Z[1]),
    .I1(w_screen_pos_x_Z[2]),
    .I2(w_screen_pos_x_Z[0]) 
);
defparam n19_s0.INIT=8'h10;
  LUT4 n198_s0 (
    .F(n198_3),
    .I0(n198_4),
    .I1(n198_5),
    .I2(w_command_vram_wdata_mask[3]),
    .I3(n198_6) 
);
defparam n198_s0.INIT=16'h7770;
  LUT4 n199_s0 (
    .F(n199_3),
    .I0(n198_4),
    .I1(w_command_vram_wdata_mask[2]),
    .I2(n198_5),
    .I3(n198_6) 
);
defparam n199_s0.INIT=16'hF5FC;
  LUT4 n200_s0 (
    .F(n200_3),
    .I0(n198_4),
    .I1(w_command_vram_wdata_mask[1]),
    .I2(n198_5),
    .I3(n198_6) 
);
defparam n200_s0.INIT=16'hAF0C;
  LUT4 n201_s0 (
    .F(n201_3),
    .I0(n198_4),
    .I1(w_command_vram_wdata_mask[0]),
    .I2(n198_5),
    .I3(n198_6) 
);
defparam n201_s0.INIT=16'hFAFC;
  LUT3 n370_s2 (
    .F(n370_5),
    .I0(n370_6),
    .I1(n370_7),
    .I2(w_ic_vram_valid) 
);
defparam n370_s2.INIT=8'h3A;
  LUT4 n371_s2 (
    .F(n371_5),
    .I0(n371_6),
    .I1(n371_7),
    .I2(n371_8),
    .I3(n371_9) 
);
defparam n371_s2.INIT=16'hE0FF;
  LUT4 n372_s2 (
    .F(n372_5),
    .I0(n372_6),
    .I1(n372_7),
    .I2(n372_8),
    .I3(n371_8) 
);
defparam n372_s2.INIT=16'h030A;
  LUT4 n373_s2 (
    .F(n373_5),
    .I0(n373_6_36),
    .I1(n373_7),
    .I2(n373_8),
    .I3(n371_8) 
);
defparam n373_s2.INIT=16'h030A;
  LUT4 n374_s2 (
    .F(n374_5),
    .I0(n374_6),
    .I1(n374_7),
    .I2(n374_8),
    .I3(n371_8) 
);
defparam n374_s2.INIT=16'hEE0F;
  LUT4 n375_s2 (
    .F(n375_5),
    .I0(n375_6),
    .I1(n375_7),
    .I2(n375_8),
    .I3(n371_8) 
);
defparam n375_s2.INIT=16'h030A;
  LUT4 n376_s2 (
    .F(n376_5),
    .I0(n376_6),
    .I1(n376_7),
    .I2(n376_8),
    .I3(n371_8) 
);
defparam n376_s2.INIT=16'hEE0F;
  LUT4 n377_s2 (
    .F(n377_5),
    .I0(n377_6),
    .I1(n377_7),
    .I2(n377_8),
    .I3(n371_8) 
);
defparam n377_s2.INIT=16'hEE0F;
  LUT4 n378_s2 (
    .F(n378_5),
    .I0(n378_6),
    .I1(n378_7),
    .I2(n378_8),
    .I3(n371_8) 
);
defparam n378_s2.INIT=16'h030A;
  LUT4 n379_s2 (
    .F(n379_5),
    .I0(n379_6),
    .I1(n379_7),
    .I2(n379_8),
    .I3(n371_8) 
);
defparam n379_s2.INIT=16'hEE0F;
  LUT4 n380_s2 (
    .F(n380_5),
    .I0(n380_6),
    .I1(n380_7),
    .I2(n380_8),
    .I3(n371_8) 
);
defparam n380_s2.INIT=16'hEE0F;
  LUT4 n381_s2 (
    .F(n381_5),
    .I0(n381_6),
    .I1(n381_7),
    .I2(n381_8),
    .I3(n371_8) 
);
defparam n381_s2.INIT=16'hEE0F;
  LUT4 n382_s2 (
    .F(n382_5),
    .I0(n382_6),
    .I1(n382_7),
    .I2(n382_8),
    .I3(n371_8) 
);
defparam n382_s2.INIT=16'h030A;
  LUT4 n383_s2 (
    .F(n383_5),
    .I0(n383_6),
    .I1(n383_7),
    .I2(n383_8),
    .I3(n371_8) 
);
defparam n383_s2.INIT=16'hEE0F;
  LUT4 n384_s2 (
    .F(n384_5),
    .I0(n384_6),
    .I1(n384_7),
    .I2(n384_8),
    .I3(n371_8) 
);
defparam n384_s2.INIT=16'hEE0F;
  LUT4 n385_s2 (
    .F(n385_5),
    .I0(n385_6),
    .I1(n385_7),
    .I2(n385_8),
    .I3(n371_8) 
);
defparam n385_s2.INIT=16'h030A;
  LUT4 n386_s2 (
    .F(n386_5),
    .I0(n198_4),
    .I1(n198_6),
    .I2(n386_6),
    .I3(n386_7) 
);
defparam n386_s2.INIT=16'h880F;
  LUT2 n387_s2 (
    .F(n387_5),
    .I0(n387_6),
    .I1(n387_7) 
);
defparam n387_s2.INIT=4'hE;
  LUT4 n1511_s0 (
    .F(n1511_3),
    .I0(ff_vram_rdata_sel_d1[1]),
    .I1(ff_vram_rdata_sel_d1[2]),
    .I2(w_sdram_rdata_en),
    .I3(ff_vram_rdata_sel_d1[0]) 
);
defparam n1511_s0.INIT=16'h1000;
  LUT2 n1638_s0 (
    .F(n1638_3),
    .I0(ff_reset_n2_1),
    .I1(n1543_3) 
);
defparam n1638_s0.INIT=4'h8;
  LUT4 n1543_s0 (
    .F(n1543_3),
    .I0(ff_vram_rdata_sel_d1[0]),
    .I1(ff_vram_rdata_sel_d1[2]),
    .I2(ff_vram_rdata_sel_d1[1]),
    .I3(w_sdram_rdata_en) 
);
defparam n1543_s0.INIT=16'h1000;
  LUT4 n1583_s0 (
    .F(n1583_3),
    .I0(ff_vram_rdata_sel_d1[2]),
    .I1(ff_vram_rdata_sel_d1[0]),
    .I2(ff_vram_rdata_sel_d1[1]),
    .I3(w_sdram_rdata_en) 
);
defparam n1583_s0.INIT=16'h4000;
  LUT4 n1591_s0 (
    .F(n1591_3),
    .I0(ff_vram_rdata_sel_d1[0]),
    .I1(ff_vram_rdata_sel_d1[1]),
    .I2(w_sdram_rdata_en),
    .I3(ff_vram_rdata_sel_d1[2]) 
);
defparam n1591_s0.INIT=16'h1000;
  LUT3 ff_vram_refresh_s3 (
    .F(ff_vram_refresh_8),
    .I0(w_sdram_refresh),
    .I1(n373_6),
    .I2(w_pre_vram_refresh) 
);
defparam ff_vram_refresh_s3.INIT=8'hF4;
  LUT4 ff_vram_wdata_mask_3_s2 (
    .F(ff_vram_wdata_mask_3_5),
    .I0(ff_vram_valid_12),
    .I1(n386_7),
    .I2(ff_reset_n2_1),
    .I3(n388_12) 
);
defparam ff_vram_wdata_mask_3_s2.INIT=16'h4000;
  LUT4 ff_cpu_vram_rdata_en_s3 (
    .F(ff_cpu_vram_rdata_en_6),
    .I0(ff_vram_rdata_sel_d1[2]),
    .I1(ff_vram_rdata_sel_d1[1]),
    .I2(ff_vram_rdata_sel_d1[0]),
    .I3(w_sdram_rdata_en) 
);
defparam ff_cpu_vram_rdata_en_s3.INIT=16'h40FF;
  LUT4 ff_command_vram_rdata_en_s3 (
    .F(ff_command_vram_rdata_en_6),
    .I0(ff_vram_rdata_sel_d1[0]),
    .I1(ff_vram_rdata_sel_d1[1]),
    .I2(ff_vram_rdata_sel_d1[2]),
    .I3(w_sdram_rdata_en) 
);
defparam ff_command_vram_rdata_en_s3.INIT=16'h10FF;
  LUT4 n38_s4 (
    .F(n38_9),
    .I0(n371_8),
    .I1(ff_vram_valid_8),
    .I2(w_screen_mode_vram_valid),
    .I3(ff_sdr_ready) 
);
defparam n38_s4.INIT=16'hF800;
  LUT4 n34_s6 (
    .F(n34_11),
    .I0(ff_vram_valid_8),
    .I1(n371_8),
    .I2(w_screen_mode_vram_valid),
    .I3(ff_sdr_ready) 
);
defparam n34_s6.INIT=16'h0B00;
  LUT4 n421_s4 (
    .F(n421_9),
    .I0(w_cpu_vram_wdata[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(n198_6),
    .I3(n386_7) 
);
defparam n421_s4.INIT=16'hAC00;
  LUT4 n420_s4 (
    .F(n420_9),
    .I0(w_cpu_vram_wdata[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n198_6),
    .I3(n386_7) 
);
defparam n420_s4.INIT=16'hAC00;
  LUT4 n419_s4 (
    .F(n419_9),
    .I0(w_cpu_vram_wdata[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(n198_6),
    .I3(n386_7) 
);
defparam n419_s4.INIT=16'hAC00;
  LUT4 n418_s4 (
    .F(n418_9),
    .I0(w_cpu_vram_wdata[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n198_6),
    .I3(n386_7) 
);
defparam n418_s4.INIT=16'hAC00;
  LUT4 n417_s4 (
    .F(n417_9),
    .I0(w_cpu_vram_wdata[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n198_6),
    .I3(n386_7) 
);
defparam n417_s4.INIT=16'hAC00;
  LUT4 n416_s4 (
    .F(n416_9),
    .I0(w_cpu_vram_wdata[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(n198_6),
    .I3(n386_7) 
);
defparam n416_s4.INIT=16'hAC00;
  LUT4 n415_s4 (
    .F(n415_9),
    .I0(w_cpu_vram_wdata[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(n198_6),
    .I3(n386_7) 
);
defparam n415_s4.INIT=16'hAC00;
  LUT4 n414_s4 (
    .F(n414_9),
    .I0(w_cpu_vram_wdata[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n198_6),
    .I3(n386_7) 
);
defparam n414_s4.INIT=16'hAC00;
  LUT4 n413_s4 (
    .F(n413_9),
    .I0(w_cpu_vram_wdata[0]),
    .I1(w_command_vram_wdata[8]),
    .I2(n198_6),
    .I3(n386_7) 
);
defparam n413_s4.INIT=16'hAC00;
  LUT4 n412_s4 (
    .F(n412_9),
    .I0(w_cpu_vram_wdata[1]),
    .I1(w_command_vram_wdata[9]),
    .I2(n198_6),
    .I3(n386_7) 
);
defparam n412_s4.INIT=16'hAC00;
  LUT4 n411_s4 (
    .F(n411_9),
    .I0(w_cpu_vram_wdata[2]),
    .I1(w_command_vram_wdata[10]),
    .I2(n198_6),
    .I3(n386_7) 
);
defparam n411_s4.INIT=16'hAC00;
  LUT4 n410_s4 (
    .F(n410_9),
    .I0(w_cpu_vram_wdata[3]),
    .I1(w_command_vram_wdata[11]),
    .I2(n198_6),
    .I3(n386_7) 
);
defparam n410_s4.INIT=16'hAC00;
  LUT4 n409_s4 (
    .F(n409_9),
    .I0(w_cpu_vram_wdata[4]),
    .I1(w_command_vram_wdata[12]),
    .I2(n198_6),
    .I3(n386_7) 
);
defparam n409_s4.INIT=16'hAC00;
  LUT4 n408_s4 (
    .F(n408_9),
    .I0(w_cpu_vram_wdata[5]),
    .I1(w_command_vram_wdata[13]),
    .I2(n198_6),
    .I3(n386_7) 
);
defparam n408_s4.INIT=16'hAC00;
  LUT4 n407_s4 (
    .F(n407_9),
    .I0(w_cpu_vram_wdata[6]),
    .I1(w_command_vram_wdata[14]),
    .I2(n198_6),
    .I3(n386_7) 
);
defparam n407_s4.INIT=16'hAC00;
  LUT4 n406_s4 (
    .F(n406_9),
    .I0(w_cpu_vram_wdata[7]),
    .I1(w_command_vram_wdata[15]),
    .I2(n198_6),
    .I3(n386_7) 
);
defparam n406_s4.INIT=16'hAC00;
  LUT4 n405_s4 (
    .F(n405_9),
    .I0(w_cpu_vram_wdata[0]),
    .I1(w_command_vram_wdata[16]),
    .I2(n198_6),
    .I3(n386_7) 
);
defparam n405_s4.INIT=16'hAC00;
  LUT4 n404_s4 (
    .F(n404_9),
    .I0(w_cpu_vram_wdata[1]),
    .I1(w_command_vram_wdata[17]),
    .I2(n198_6),
    .I3(n386_7) 
);
defparam n404_s4.INIT=16'hAC00;
  LUT4 n403_s4 (
    .F(n403_9),
    .I0(w_cpu_vram_wdata[2]),
    .I1(w_command_vram_wdata[18]),
    .I2(n198_6),
    .I3(n386_7) 
);
defparam n403_s4.INIT=16'hAC00;
  LUT4 n402_s4 (
    .F(n402_9),
    .I0(w_cpu_vram_wdata[3]),
    .I1(w_command_vram_wdata[19]),
    .I2(n198_6),
    .I3(n386_7) 
);
defparam n402_s4.INIT=16'hAC00;
  LUT4 n401_s4 (
    .F(n401_9),
    .I0(w_cpu_vram_wdata[4]),
    .I1(w_command_vram_wdata[20]),
    .I2(n198_6),
    .I3(n386_7) 
);
defparam n401_s4.INIT=16'hAC00;
  LUT4 n400_s4 (
    .F(n400_9),
    .I0(w_cpu_vram_wdata[5]),
    .I1(w_command_vram_wdata[21]),
    .I2(n198_6),
    .I3(n386_7) 
);
defparam n400_s4.INIT=16'hAC00;
  LUT4 n399_s4 (
    .F(n399_9),
    .I0(w_cpu_vram_wdata[6]),
    .I1(w_command_vram_wdata[22]),
    .I2(n198_6),
    .I3(n386_7) 
);
defparam n399_s4.INIT=16'hAC00;
  LUT4 n398_s4 (
    .F(n398_9),
    .I0(w_cpu_vram_wdata[7]),
    .I1(w_command_vram_wdata[23]),
    .I2(n198_6),
    .I3(n386_7) 
);
defparam n398_s4.INIT=16'hAC00;
  LUT4 n397_s4 (
    .F(n397_9),
    .I0(w_cpu_vram_wdata[0]),
    .I1(w_command_vram_wdata[24]),
    .I2(n198_6),
    .I3(n386_7) 
);
defparam n397_s4.INIT=16'hAC00;
  LUT4 n396_s4 (
    .F(n396_9),
    .I0(w_cpu_vram_wdata[1]),
    .I1(w_command_vram_wdata[25]),
    .I2(n198_6),
    .I3(n386_7) 
);
defparam n396_s4.INIT=16'hAC00;
  LUT4 n395_s4 (
    .F(n395_9),
    .I0(w_cpu_vram_wdata[2]),
    .I1(w_command_vram_wdata[26]),
    .I2(n198_6),
    .I3(n386_7) 
);
defparam n395_s4.INIT=16'hAC00;
  LUT4 n394_s4 (
    .F(n394_9),
    .I0(w_cpu_vram_wdata[3]),
    .I1(w_command_vram_wdata[27]),
    .I2(n198_6),
    .I3(n386_7) 
);
defparam n394_s4.INIT=16'hAC00;
  LUT4 n393_s4 (
    .F(n393_9),
    .I0(w_cpu_vram_wdata[4]),
    .I1(w_command_vram_wdata[28]),
    .I2(n198_6),
    .I3(n386_7) 
);
defparam n393_s4.INIT=16'hAC00;
  LUT4 n392_s4 (
    .F(n392_9),
    .I0(w_cpu_vram_wdata[5]),
    .I1(w_command_vram_wdata[29]),
    .I2(n198_6),
    .I3(n386_7) 
);
defparam n392_s4.INIT=16'hAC00;
  LUT4 n391_s4 (
    .F(n391_9),
    .I0(w_cpu_vram_wdata[6]),
    .I1(w_command_vram_wdata[30]),
    .I2(n198_6),
    .I3(n386_7) 
);
defparam n391_s4.INIT=16'hAC00;
  LUT4 n390_s4 (
    .F(n390_9),
    .I0(w_cpu_vram_wdata[7]),
    .I1(w_command_vram_wdata[31]),
    .I2(n198_6),
    .I3(n386_7) 
);
defparam n390_s4.INIT=16'hAC00;
  LUT4 n389_s5 (
    .F(n389_10),
    .I0(w_cpu_vram_write),
    .I1(w_command_vram_write),
    .I2(n198_6),
    .I3(n386_7) 
);
defparam n389_s5.INIT=16'hAC00;
  LUT3 n198_s1 (
    .F(n198_4),
    .I0(w_cpu_vram_address[1]),
    .I1(w_cpu_vram_address[2]),
    .I2(n566_31) 
);
defparam n198_s1.INIT=8'hCA;
  LUT4 n198_s2 (
    .F(n198_5),
    .I0(w_cpu_vram_address[1]),
    .I1(w_cpu_vram_address[0]),
    .I2(n566_31),
    .I3(n198_6) 
);
defparam n198_s2.INIT=16'hAC00;
  LUT3 n198_s3 (
    .F(n198_6),
    .I0(w_pulse1),
    .I1(w_screen_pos_x_Z[3]),
    .I2(n19_3) 
);
defparam n198_s3.INIT=8'h80;
  LUT3 n370_s3 (
    .F(n370_6),
    .I0(n370_8),
    .I1(reg_sprite_attribute_table_base[17]),
    .I2(n370_9) 
);
defparam n370_s3.INIT=8'hCA;
  LUT3 n370_s4 (
    .F(n370_7),
    .I0(reg_sprite_attribute_table_base[17]),
    .I1(ff_vram_valid),
    .I2(ff_vram_address[17]) 
);
defparam n370_s4.INIT=8'h07;
  LUT4 n371_s3 (
    .F(n371_6),
    .I0(n371_10),
    .I1(w_command_vram_address[16]),
    .I2(w_screen_mode_vram_valid),
    .I3(n198_6) 
);
defparam n371_s3.INIT=16'h0A0C;
  LUT4 n371_s4 (
    .F(n371_7),
    .I0(w_screen_mode_vram_address[0]),
    .I1(w_screen_mode_vram_address[16]),
    .I2(n566_31),
    .I3(w_screen_mode_vram_valid) 
);
defparam n371_s4.INIT=16'hAC00;
  LUT4 n371_s5 (
    .F(n371_8),
    .I0(reg_sprite_disable),
    .I1(n358_8),
    .I2(ff_vram_valid),
    .I3(w_ic_vram_valid) 
);
defparam n371_s5.INIT=16'h00EF;
  LUT4 n371_s6 (
    .F(n371_9),
    .I0(n371_8),
    .I1(n371_11),
    .I2(n371_12),
    .I3(n566_31) 
);
defparam n371_s6.INIT=16'h0FEE;
  LUT3 n372_s3 (
    .F(n372_6),
    .I0(n372_9),
    .I1(n371_11),
    .I2(n566_31) 
);
defparam n372_s3.INIT=8'h35;
  LUT4 n372_s4 (
    .F(n372_7),
    .I0(w_screen_mode_vram_address[15]),
    .I1(w_screen_mode_vram_address[16]),
    .I2(n566_31),
    .I3(w_screen_mode_vram_valid) 
);
defparam n372_s4.INIT=16'h3500;
  LUT4 n372_s5 (
    .F(n372_8),
    .I0(n372_10),
    .I1(w_command_vram_address[15]),
    .I2(n198_6),
    .I3(n386_7) 
);
defparam n372_s5.INIT=16'hA300;
  LUT3 n373_s3 (
    .F(n373_6_36),
    .I0(n373_9),
    .I1(n372_9),
    .I2(n566_31) 
);
defparam n373_s3.INIT=8'h35;
  LUT4 n373_s4 (
    .F(n373_7),
    .I0(w_screen_mode_vram_address[14]),
    .I1(w_screen_mode_vram_address[15]),
    .I2(n566_31),
    .I3(w_screen_mode_vram_valid) 
);
defparam n373_s4.INIT=16'h3500;
  LUT4 n373_s5 (
    .F(n373_8),
    .I0(n373_10),
    .I1(w_command_vram_address[14]),
    .I2(n198_6),
    .I3(n386_7) 
);
defparam n373_s5.INIT=16'hA300;
  LUT4 n374_s3 (
    .F(n374_6),
    .I0(n374_9),
    .I1(w_command_vram_address[13]),
    .I2(w_screen_mode_vram_valid),
    .I3(n198_6) 
);
defparam n374_s3.INIT=16'h0A0C;
  LUT4 n374_s4 (
    .F(n374_7),
    .I0(w_screen_mode_vram_address[13]),
    .I1(w_screen_mode_vram_address[14]),
    .I2(n566_31),
    .I3(w_screen_mode_vram_valid) 
);
defparam n374_s4.INIT=16'hCA00;
  LUT3 n374_s5 (
    .F(n374_8),
    .I0(n374_10),
    .I1(n373_9),
    .I2(n566_31) 
);
defparam n374_s5.INIT=8'hCA;
  LUT3 n375_s3 (
    .F(n375_6),
    .I0(n375_9),
    .I1(n374_10),
    .I2(n566_31) 
);
defparam n375_s3.INIT=8'h35;
  LUT4 n375_s4 (
    .F(n375_7),
    .I0(w_screen_mode_vram_address[12]),
    .I1(w_screen_mode_vram_address[13]),
    .I2(n566_31),
    .I3(w_screen_mode_vram_valid) 
);
defparam n375_s4.INIT=16'h3500;
  LUT4 n375_s5 (
    .F(n375_8),
    .I0(n375_10),
    .I1(w_command_vram_address[12]),
    .I2(n198_6),
    .I3(n386_7) 
);
defparam n375_s5.INIT=16'hA300;
  LUT4 n376_s3 (
    .F(n376_6),
    .I0(n376_9),
    .I1(w_command_vram_address[11]),
    .I2(w_screen_mode_vram_valid),
    .I3(n198_6) 
);
defparam n376_s3.INIT=16'h0A0C;
  LUT4 n376_s4 (
    .F(n376_7),
    .I0(w_screen_mode_vram_address[11]),
    .I1(w_screen_mode_vram_address[12]),
    .I2(n566_31),
    .I3(w_screen_mode_vram_valid) 
);
defparam n376_s4.INIT=16'hCA00;
  LUT3 n376_s5 (
    .F(n376_8),
    .I0(n376_10),
    .I1(n375_9),
    .I2(n566_31) 
);
defparam n376_s5.INIT=8'hCA;
  LUT4 n377_s3 (
    .F(n377_6),
    .I0(n377_9),
    .I1(w_command_vram_address[10]),
    .I2(w_screen_mode_vram_valid),
    .I3(n198_6) 
);
defparam n377_s3.INIT=16'h0A0C;
  LUT4 n377_s4 (
    .F(n377_7),
    .I0(w_screen_mode_vram_address[10]),
    .I1(w_screen_mode_vram_address[11]),
    .I2(n566_31),
    .I3(w_screen_mode_vram_valid) 
);
defparam n377_s4.INIT=16'hCA00;
  LUT3 n377_s5 (
    .F(n377_8),
    .I0(n377_10),
    .I1(n376_10),
    .I2(n566_31) 
);
defparam n377_s5.INIT=8'hCA;
  LUT3 n378_s3 (
    .F(n378_6),
    .I0(n378_9),
    .I1(n377_10),
    .I2(n566_31) 
);
defparam n378_s3.INIT=8'h35;
  LUT4 n378_s4 (
    .F(n378_7),
    .I0(w_screen_mode_vram_address[9]),
    .I1(w_screen_mode_vram_address[10]),
    .I2(n566_31),
    .I3(w_screen_mode_vram_valid) 
);
defparam n378_s4.INIT=16'h3500;
  LUT4 n378_s5 (
    .F(n378_8),
    .I0(n378_10),
    .I1(w_command_vram_address[9]),
    .I2(n198_6),
    .I3(n386_7) 
);
defparam n378_s5.INIT=16'hA300;
  LUT4 n379_s3 (
    .F(n379_6),
    .I0(n379_9),
    .I1(w_command_vram_address[8]),
    .I2(w_screen_mode_vram_valid),
    .I3(n198_6) 
);
defparam n379_s3.INIT=16'h0A0C;
  LUT4 n379_s4 (
    .F(n379_7),
    .I0(w_screen_mode_vram_address[8]),
    .I1(w_screen_mode_vram_address[9]),
    .I2(n566_31),
    .I3(w_screen_mode_vram_valid) 
);
defparam n379_s4.INIT=16'hCA00;
  LUT3 n379_s5 (
    .F(n379_8),
    .I0(n379_10),
    .I1(n378_9),
    .I2(n566_31) 
);
defparam n379_s5.INIT=8'hCA;
  LUT4 n380_s3 (
    .F(n380_6),
    .I0(n380_9),
    .I1(w_command_vram_address[7]),
    .I2(w_screen_mode_vram_valid),
    .I3(n198_6) 
);
defparam n380_s3.INIT=16'h0A0C;
  LUT4 n380_s4 (
    .F(n380_7),
    .I0(w_screen_mode_vram_address[7]),
    .I1(w_screen_mode_vram_address[8]),
    .I2(n566_31),
    .I3(w_screen_mode_vram_valid) 
);
defparam n380_s4.INIT=16'hCA00;
  LUT3 n380_s5 (
    .F(n380_8),
    .I0(n380_10),
    .I1(n379_10),
    .I2(n566_31) 
);
defparam n380_s5.INIT=8'hCA;
  LUT4 n381_s3 (
    .F(n381_6),
    .I0(n381_9),
    .I1(w_command_vram_address[6]),
    .I2(w_screen_mode_vram_valid),
    .I3(n198_6) 
);
defparam n381_s3.INIT=16'h0A0C;
  LUT4 n381_s4 (
    .F(n381_7),
    .I0(w_screen_mode_vram_address[6]),
    .I1(w_screen_mode_vram_address[7]),
    .I2(n566_31),
    .I3(w_screen_mode_vram_valid) 
);
defparam n381_s4.INIT=16'hCA00;
  LUT3 n381_s5 (
    .F(n381_8),
    .I0(n381_10),
    .I1(n380_10),
    .I2(n566_31) 
);
defparam n381_s5.INIT=8'hCA;
  LUT3 n382_s3 (
    .F(n382_6),
    .I0(n382_9),
    .I1(n381_10),
    .I2(n566_31) 
);
defparam n382_s3.INIT=8'h35;
  LUT4 n382_s4 (
    .F(n382_7),
    .I0(w_screen_mode_vram_address[5]),
    .I1(w_screen_mode_vram_address[6]),
    .I2(n566_31),
    .I3(w_screen_mode_vram_valid) 
);
defparam n382_s4.INIT=16'h3500;
  LUT4 n382_s5 (
    .F(n382_8),
    .I0(n382_10),
    .I1(w_command_vram_address[5]),
    .I2(n198_6),
    .I3(n386_7) 
);
defparam n382_s5.INIT=16'hA300;
  LUT4 n383_s3 (
    .F(n383_6),
    .I0(n383_9),
    .I1(w_command_vram_address[4]),
    .I2(w_screen_mode_vram_valid),
    .I3(n198_6) 
);
defparam n383_s3.INIT=16'h0A0C;
  LUT4 n383_s4 (
    .F(n383_7),
    .I0(w_screen_mode_vram_address[4]),
    .I1(w_screen_mode_vram_address[5]),
    .I2(n566_31),
    .I3(w_screen_mode_vram_valid) 
);
defparam n383_s4.INIT=16'hCA00;
  LUT3 n383_s5 (
    .F(n383_8),
    .I0(n383_10),
    .I1(n382_9),
    .I2(n566_31) 
);
defparam n383_s5.INIT=8'hCA;
  LUT4 n384_s3 (
    .F(n384_6),
    .I0(n384_9),
    .I1(w_command_vram_address[3]),
    .I2(w_screen_mode_vram_valid),
    .I3(n198_6) 
);
defparam n384_s3.INIT=16'h0A0C;
  LUT4 n384_s4 (
    .F(n384_7),
    .I0(w_screen_mode_vram_address[3]),
    .I1(w_screen_mode_vram_address[4]),
    .I2(n566_31),
    .I3(w_screen_mode_vram_valid) 
);
defparam n384_s4.INIT=16'hCA00;
  LUT3 n384_s5 (
    .F(n384_8),
    .I0(n384_10),
    .I1(n383_10),
    .I2(n566_31) 
);
defparam n384_s5.INIT=8'hCA;
  LUT3 n385_s3 (
    .F(n385_6),
    .I0(n385_9),
    .I1(n384_10),
    .I2(n566_31) 
);
defparam n385_s3.INIT=8'h35;
  LUT4 n385_s4 (
    .F(n385_7),
    .I0(w_screen_mode_vram_address[2]),
    .I1(w_screen_mode_vram_address[3]),
    .I2(n566_31),
    .I3(w_screen_mode_vram_valid) 
);
defparam n385_s4.INIT=16'h3500;
  LUT4 n385_s5 (
    .F(n385_8),
    .I0(n385_10),
    .I1(w_command_vram_address[2]),
    .I2(n198_6),
    .I3(n386_7) 
);
defparam n385_s5.INIT=16'hA300;
  LUT3 n386_s3 (
    .F(n386_6),
    .I0(n386_8),
    .I1(n386_9),
    .I2(n566_31) 
);
defparam n386_s3.INIT=8'hCA;
  LUT2 n386_s4 (
    .F(n386_7),
    .I0(w_screen_mode_vram_valid),
    .I1(n371_8) 
);
defparam n386_s4.INIT=4'h4;
  LUT4 n387_s3 (
    .F(n387_6),
    .I0(n198_5),
    .I1(n387_8),
    .I2(w_screen_mode_vram_valid),
    .I3(n371_8) 
);
defparam n387_s3.INIT=16'hCA00;
  LUT4 n387_s4 (
    .F(n387_7),
    .I0(ff_vram_address[1]),
    .I1(ff_vram_address[0]),
    .I2(n566_31),
    .I3(w_ic_vram_valid) 
);
defparam n387_s4.INIT=16'hAC00;
  LUT4 n42_s2 (
    .F(n42_7),
    .I0(n19_3),
    .I1(ff_vram_rdata_sel[2]),
    .I2(ff_vram_valid_8_35),
    .I3(ff_vram_valid_8) 
);
defparam n42_s2.INIT=16'h00F4;
  LUT3 n370_s5 (
    .F(n370_8),
    .I0(n370_10),
    .I1(w_screen_mode_vram_address[17]),
    .I2(w_screen_mode_vram_valid) 
);
defparam n370_s5.INIT=8'hCA;
  LUT3 n370_s6 (
    .F(n370_9),
    .I0(reg_sprite_disable),
    .I1(n358_8),
    .I2(ff_vram_valid) 
);
defparam n370_s6.INIT=8'h10;
  LUT3 n371_s7 (
    .F(n371_10),
    .I0(w_cpu_vram_address[16]),
    .I1(w_cpu_vram_address[0]),
    .I2(n566_31) 
);
defparam n371_s7.INIT=8'hCA;
  LUT4 n371_s8 (
    .F(n371_11),
    .I0(reg_sprite_attribute_table_base[16]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_valid),
    .I3(ff_vram_address[16]) 
);
defparam n371_s8.INIT=16'h0777;
  LUT2 n371_s9 (
    .F(n371_12),
    .I0(w_ic_vram_valid),
    .I1(ff_vram_address[0]) 
);
defparam n371_s9.INIT=4'h8;
  LUT4 n372_s6 (
    .F(n372_9),
    .I0(reg_sprite_attribute_table_base[15]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_valid),
    .I3(ff_vram_address[15]) 
);
defparam n372_s6.INIT=16'h0777;
  LUT3 n372_s7 (
    .F(n372_10),
    .I0(w_cpu_vram_address[15]),
    .I1(w_cpu_vram_address[16]),
    .I2(n566_31) 
);
defparam n372_s7.INIT=8'h35;
  LUT4 n373_s6 (
    .F(n373_9),
    .I0(reg_sprite_attribute_table_base[14]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_valid),
    .I3(ff_vram_address[14]) 
);
defparam n373_s6.INIT=16'h0777;
  LUT3 n373_s7 (
    .F(n373_10),
    .I0(w_cpu_vram_address[14]),
    .I1(w_cpu_vram_address[15]),
    .I2(n566_31) 
);
defparam n373_s7.INIT=8'h35;
  LUT3 n374_s6 (
    .F(n374_9),
    .I0(w_cpu_vram_address[13]),
    .I1(w_cpu_vram_address[14]),
    .I2(n566_31) 
);
defparam n374_s6.INIT=8'hCA;
  LUT4 n374_s7 (
    .F(n374_10),
    .I0(reg_sprite_attribute_table_base[13]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_valid),
    .I3(ff_vram_address[13]) 
);
defparam n374_s7.INIT=16'h0777;
  LUT4 n375_s6 (
    .F(n375_9),
    .I0(reg_sprite_attribute_table_base[12]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_valid),
    .I3(ff_vram_address[12]) 
);
defparam n375_s6.INIT=16'h0777;
  LUT3 n375_s7 (
    .F(n375_10),
    .I0(w_cpu_vram_address[12]),
    .I1(w_cpu_vram_address[13]),
    .I2(n566_31) 
);
defparam n375_s7.INIT=8'h35;
  LUT3 n376_s6 (
    .F(n376_9),
    .I0(w_cpu_vram_address[11]),
    .I1(w_cpu_vram_address[12]),
    .I2(n566_31) 
);
defparam n376_s6.INIT=8'hCA;
  LUT4 n376_s7 (
    .F(n376_10),
    .I0(reg_sprite_attribute_table_base[11]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_valid),
    .I3(ff_vram_address[11]) 
);
defparam n376_s7.INIT=16'h0777;
  LUT3 n377_s6 (
    .F(n377_9),
    .I0(w_cpu_vram_address[10]),
    .I1(w_cpu_vram_address[11]),
    .I2(n566_31) 
);
defparam n377_s6.INIT=8'hCA;
  LUT4 n377_s7 (
    .F(n377_10),
    .I0(reg_sprite_attribute_table_base[10]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_valid),
    .I3(ff_vram_address[10]) 
);
defparam n377_s7.INIT=16'h0777;
  LUT4 n378_s6 (
    .F(n378_9),
    .I0(ff_vram_valid),
    .I1(reg_sprite_attribute_table_base[9]),
    .I2(w_ic_vram_valid),
    .I3(ff_vram_address[9]) 
);
defparam n378_s6.INIT=16'h0777;
  LUT3 n378_s7 (
    .F(n378_10),
    .I0(w_cpu_vram_address[9]),
    .I1(w_cpu_vram_address[10]),
    .I2(n566_31) 
);
defparam n378_s7.INIT=8'h35;
  LUT3 n379_s6 (
    .F(n379_9),
    .I0(w_cpu_vram_address[8]),
    .I1(w_cpu_vram_address[9]),
    .I2(n566_31) 
);
defparam n379_s6.INIT=8'hCA;
  LUT4 n379_s7 (
    .F(n379_10),
    .I0(reg_sprite_attribute_table_base[8]),
    .I1(n379_11),
    .I2(w_ic_vram_valid),
    .I3(ff_vram_address[8]) 
);
defparam n379_s7.INIT=16'h0777;
  LUT3 n380_s6 (
    .F(n380_9),
    .I0(w_cpu_vram_address[7]),
    .I1(w_cpu_vram_address[8]),
    .I2(n566_31) 
);
defparam n380_s6.INIT=8'hCA;
  LUT4 n380_s7 (
    .F(n380_10),
    .I0(reg_sprite_attribute_table_base[7]),
    .I1(n379_11),
    .I2(w_ic_vram_valid),
    .I3(ff_vram_address[7]) 
);
defparam n380_s7.INIT=16'h0777;
  LUT3 n381_s6 (
    .F(n381_9),
    .I0(w_cpu_vram_address[6]),
    .I1(w_cpu_vram_address[7]),
    .I2(n566_31) 
);
defparam n381_s6.INIT=8'hCA;
  LUT4 n381_s7 (
    .F(n381_10),
    .I0(w_selected_plane_num[4]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_valid),
    .I3(ff_vram_address[6]) 
);
defparam n381_s7.INIT=16'h0777;
  LUT4 n382_s6 (
    .F(n382_9),
    .I0(w_selected_plane_num[3]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_valid),
    .I3(ff_vram_address[5]) 
);
defparam n382_s6.INIT=16'h0777;
  LUT3 n382_s7 (
    .F(n382_10),
    .I0(w_cpu_vram_address[5]),
    .I1(w_cpu_vram_address[6]),
    .I2(n566_31) 
);
defparam n382_s7.INIT=8'h35;
  LUT3 n383_s6 (
    .F(n383_9),
    .I0(w_cpu_vram_address[4]),
    .I1(w_cpu_vram_address[5]),
    .I2(n566_31) 
);
defparam n383_s6.INIT=8'hCA;
  LUT4 n383_s7 (
    .F(n383_10),
    .I0(w_selected_plane_num[2]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_valid),
    .I3(ff_vram_address[4]) 
);
defparam n383_s7.INIT=16'h0777;
  LUT3 n384_s6 (
    .F(n384_9),
    .I0(w_cpu_vram_address[3]),
    .I1(w_cpu_vram_address[4]),
    .I2(n566_31) 
);
defparam n384_s6.INIT=8'hCA;
  LUT4 n384_s7 (
    .F(n384_10),
    .I0(w_selected_plane_num[1]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_valid),
    .I3(ff_vram_address[3]) 
);
defparam n384_s7.INIT=16'h0777;
  LUT4 n385_s6 (
    .F(n385_9),
    .I0(w_selected_plane_num[0]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_valid),
    .I3(ff_vram_address[2]) 
);
defparam n385_s6.INIT=16'h0777;
  LUT3 n385_s7 (
    .F(n385_10),
    .I0(w_cpu_vram_address[2]),
    .I1(w_cpu_vram_address[3]),
    .I2(n566_31) 
);
defparam n385_s7.INIT=8'h35;
  LUT4 n386_s5 (
    .F(n386_8),
    .I0(n370_9),
    .I1(w_screen_mode_vram_address[1]),
    .I2(ff_vram_address[1]),
    .I3(w_ic_vram_valid) 
);
defparam n386_s5.INIT=16'h0FBB;
  LUT3 n386_s6 (
    .F(n386_9),
    .I0(n385_9),
    .I1(w_screen_mode_vram_address[2]),
    .I2(n371_8) 
);
defparam n386_s6.INIT=8'h3A;
  LUT3 n387_s5 (
    .F(n387_8),
    .I0(w_screen_mode_vram_address[0]),
    .I1(w_screen_mode_vram_address[1]),
    .I2(n566_31) 
);
defparam n387_s5.INIT=8'hCA;
  LUT4 ff_vram_valid_s5 (
    .F(ff_vram_valid_8_35),
    .I0(w_pre_vram_refresh),
    .I1(ff_vram_refresh),
    .I2(w_command_vram_valid),
    .I3(n19_3) 
);
defparam ff_vram_valid_s5.INIT=16'h1000;
  LUT3 n370_s7 (
    .F(n370_10),
    .I0(w_cpu_vram_address[17]),
    .I1(w_command_vram_address[17]),
    .I2(n198_6) 
);
defparam n370_s7.INIT=8'hAC;
  LUT2 n379_s8 (
    .F(n379_11),
    .I0(w_sprite_mode2),
    .I1(ff_vram_valid) 
);
defparam n379_s8.INIT=4'h4;
  LUT4 ff_vram_write_s5 (
    .F(ff_vram_write_9),
    .I0(ff_vram_valid_12),
    .I1(n386_7),
    .I2(w_sdram_valid),
    .I3(ff_sdr_ready) 
);
defparam ff_vram_write_s5.INIT=16'h0700;
  LUT4 ff_vram_valid_s7 (
    .F(ff_vram_valid_12),
    .I0(w_pre_vram_refresh),
    .I1(ff_vram_refresh),
    .I2(n198_6),
    .I3(ff_vram_valid_8_35) 
);
defparam ff_vram_valid_s7.INIT=16'h00EF;
  LUT4 n42_s3 (
    .F(n42_9),
    .I0(ff_sdr_ready),
    .I1(w_screen_mode_vram_valid),
    .I2(n371_8),
    .I3(n42_7) 
);
defparam n42_s3.INIT=16'h2000;
  LUT4 ff_vram_rdata_sel_0_s4 (
    .F(ff_vram_rdata_sel_0_10),
    .I0(n19_3),
    .I1(ff_sdr_ready),
    .I2(w_screen_mode_vram_valid),
    .I3(n371_8) 
);
defparam ff_vram_rdata_sel_0_s4.INIT=16'hFBFF;
  LUT4 n388_s4 (
    .F(n388_10),
    .I0(ff_vram_valid_12),
    .I1(n386_7),
    .I2(w_sdram_valid),
    .I3(ff_sdr_ready) 
);
defparam n388_s4.INIT=16'h0700;
  LUT2 n388_s5 (
    .F(n388_12),
    .I0(w_sdram_valid),
    .I1(ff_sdr_ready) 
);
defparam n388_s5.INIT=4'h4;
  DFFC ff_vram_refresh_pulse_s0 (
    .Q(w_sdram_refresh),
    .D(w_pre_vram_refresh),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_17_s0 (
    .Q(w_sdram_address[17]),
    .D(n370_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_16_s0 (
    .Q(w_sdram_address[16]),
    .D(n371_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_15_s0 (
    .Q(w_sdram_address[15]),
    .D(n372_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_14_s0 (
    .Q(w_sdram_address[14]),
    .D(n373_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_13_s0 (
    .Q(w_sdram_address[13]),
    .D(n374_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_12_s0 (
    .Q(w_sdram_address[12]),
    .D(n375_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_11_s0 (
    .Q(w_sdram_address[11]),
    .D(n376_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_10_s0 (
    .Q(w_sdram_address[10]),
    .D(n377_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_9_s0 (
    .Q(w_sdram_address[9]),
    .D(n378_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_8_s0 (
    .Q(w_sdram_address[8]),
    .D(n379_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_7_s0 (
    .Q(w_sdram_address[7]),
    .D(n380_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_6_s0 (
    .Q(w_sdram_address[6]),
    .D(n381_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_5_s0 (
    .Q(w_sdram_address[5]),
    .D(n382_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_4_s0 (
    .Q(w_sdram_address[4]),
    .D(n383_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_3_s0 (
    .Q(w_sdram_address[3]),
    .D(n384_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_2_s0 (
    .Q(w_sdram_address[2]),
    .D(n385_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_1_s0 (
    .Q(ff_vram_address_0[1]),
    .D(n386_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_0_s0 (
    .Q(ff_vram_address_0[0]),
    .D(n387_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_write_s0 (
    .Q(w_sdram_write),
    .D(n389_10),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_31_s0 (
    .Q(w_sdram_wdata[31]),
    .D(n390_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_30_s0 (
    .Q(w_sdram_wdata[30]),
    .D(n391_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_29_s0 (
    .Q(w_sdram_wdata[29]),
    .D(n392_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_28_s0 (
    .Q(w_sdram_wdata[28]),
    .D(n393_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_27_s0 (
    .Q(w_sdram_wdata[27]),
    .D(n394_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_26_s0 (
    .Q(w_sdram_wdata[26]),
    .D(n395_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_25_s0 (
    .Q(w_sdram_wdata[25]),
    .D(n396_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_24_s0 (
    .Q(w_sdram_wdata[24]),
    .D(n397_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_23_s0 (
    .Q(w_sdram_wdata[23]),
    .D(n398_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_22_s0 (
    .Q(w_sdram_wdata[22]),
    .D(n399_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_21_s0 (
    .Q(w_sdram_wdata[21]),
    .D(n400_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_20_s0 (
    .Q(w_sdram_wdata[20]),
    .D(n401_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_19_s0 (
    .Q(w_sdram_wdata[19]),
    .D(n402_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_18_s0 (
    .Q(w_sdram_wdata[18]),
    .D(n403_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_17_s0 (
    .Q(w_sdram_wdata[17]),
    .D(n404_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_16_s0 (
    .Q(w_sdram_wdata[16]),
    .D(n405_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_15_s0 (
    .Q(w_sdram_wdata[15]),
    .D(n406_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_14_s0 (
    .Q(w_sdram_wdata[14]),
    .D(n407_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_13_s0 (
    .Q(w_sdram_wdata[13]),
    .D(n408_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_12_s0 (
    .Q(w_sdram_wdata[12]),
    .D(n409_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_11_s0 (
    .Q(w_sdram_wdata[11]),
    .D(n410_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_10_s0 (
    .Q(w_sdram_wdata[10]),
    .D(n411_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_9_s0 (
    .Q(w_sdram_wdata[9]),
    .D(n412_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_8_s0 (
    .Q(w_sdram_wdata[8]),
    .D(n413_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_7_s0 (
    .Q(w_sdram_wdata[7]),
    .D(n414_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_6_s0 (
    .Q(w_sdram_wdata[6]),
    .D(n415_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_5_s0 (
    .Q(w_sdram_wdata[5]),
    .D(n416_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_4_s0 (
    .Q(w_sdram_wdata[4]),
    .D(n417_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_3_s0 (
    .Q(w_sdram_wdata[3]),
    .D(n418_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_2_s0 (
    .Q(w_sdram_wdata[2]),
    .D(n419_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_1_s0 (
    .Q(w_sdram_wdata[1]),
    .D(n420_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_0_s0 (
    .Q(w_sdram_wdata[0]),
    .D(n421_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFE ff_vram_wdata_mask_3_s0 (
    .Q(w_sdram_wdata_mask[3]),
    .D(n198_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_5) 
);
  DFFE ff_vram_wdata_mask_2_s0 (
    .Q(w_sdram_wdata_mask[2]),
    .D(n199_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_5) 
);
  DFFE ff_vram_wdata_mask_1_s0 (
    .Q(w_sdram_wdata_mask[1]),
    .D(n200_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_5) 
);
  DFFE ff_vram_wdata_mask_0_s0 (
    .Q(w_sdram_wdata_mask[0]),
    .D(n201_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_5) 
);
  DFFCE ff_vram_rdata_sel_d1_2_s0 (
    .Q(ff_vram_rdata_sel_d1[2]),
    .D(ff_vram_rdata_sel[2]),
    .CLK(clk85m),
    .CE(n19_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_d1_1_s0 (
    .Q(ff_vram_rdata_sel_d1[1]),
    .D(ff_vram_rdata_sel[1]),
    .CLK(clk85m),
    .CE(n19_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_d1_0_s0 (
    .Q(ff_vram_rdata_sel_d1[0]),
    .D(ff_vram_rdata_sel[0]),
    .CLK(clk85m),
    .CE(n19_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_byte_sel_1_s0 (
    .Q(ff_vram_byte_sel[1]),
    .D(ff_vram_address_0[1]),
    .CLK(clk85m),
    .CE(n19_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_byte_sel_0_s0 (
    .Q(ff_vram_byte_sel[0]),
    .D(ff_vram_address_0[0]),
    .CLK(clk85m),
    .CE(n19_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_31_s0 (
    .Q(w_screen_mode_vram_rdata[31]),
    .D(w_sdram_rdata[31]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_30_s0 (
    .Q(w_screen_mode_vram_rdata[30]),
    .D(w_sdram_rdata[30]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_29_s0 (
    .Q(w_screen_mode_vram_rdata[29]),
    .D(w_sdram_rdata[29]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_28_s0 (
    .Q(w_screen_mode_vram_rdata[28]),
    .D(w_sdram_rdata[28]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_27_s0 (
    .Q(w_screen_mode_vram_rdata[27]),
    .D(w_sdram_rdata[27]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_26_s0 (
    .Q(w_screen_mode_vram_rdata[26]),
    .D(w_sdram_rdata[26]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_25_s0 (
    .Q(w_screen_mode_vram_rdata[25]),
    .D(w_sdram_rdata[25]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_24_s0 (
    .Q(w_screen_mode_vram_rdata[24]),
    .D(w_sdram_rdata[24]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_23_s0 (
    .Q(w_screen_mode_vram_rdata[23]),
    .D(w_sdram_rdata[23]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_22_s0 (
    .Q(w_screen_mode_vram_rdata[22]),
    .D(w_sdram_rdata[22]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_21_s0 (
    .Q(w_screen_mode_vram_rdata[21]),
    .D(w_sdram_rdata[21]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_20_s0 (
    .Q(w_screen_mode_vram_rdata[20]),
    .D(w_sdram_rdata[20]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_19_s0 (
    .Q(w_screen_mode_vram_rdata[19]),
    .D(w_sdram_rdata[19]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_18_s0 (
    .Q(w_screen_mode_vram_rdata[18]),
    .D(w_sdram_rdata[18]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_17_s0 (
    .Q(w_screen_mode_vram_rdata[17]),
    .D(w_sdram_rdata[17]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_16_s0 (
    .Q(w_screen_mode_vram_rdata[16]),
    .D(w_sdram_rdata[16]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_15_s0 (
    .Q(w_screen_mode_vram_rdata[15]),
    .D(w_sdram_rdata[15]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_14_s0 (
    .Q(w_screen_mode_vram_rdata[14]),
    .D(w_sdram_rdata[14]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_13_s0 (
    .Q(w_screen_mode_vram_rdata[13]),
    .D(w_sdram_rdata[13]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_12_s0 (
    .Q(w_screen_mode_vram_rdata[12]),
    .D(w_sdram_rdata[12]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_11_s0 (
    .Q(w_screen_mode_vram_rdata[11]),
    .D(w_sdram_rdata[11]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_10_s0 (
    .Q(w_screen_mode_vram_rdata[10]),
    .D(w_sdram_rdata[10]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_9_s0 (
    .Q(w_screen_mode_vram_rdata[9]),
    .D(w_sdram_rdata[9]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_8_s0 (
    .Q(w_screen_mode_vram_rdata[8]),
    .D(w_sdram_rdata[8]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_7_s0 (
    .Q(w_screen_mode_vram_rdata[7]),
    .D(w_sdram_rdata[7]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_6_s0 (
    .Q(w_screen_mode_vram_rdata[6]),
    .D(w_sdram_rdata[6]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_5_s0 (
    .Q(w_screen_mode_vram_rdata[5]),
    .D(w_sdram_rdata[5]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_4_s0 (
    .Q(w_screen_mode_vram_rdata[4]),
    .D(w_sdram_rdata[4]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_3_s0 (
    .Q(w_screen_mode_vram_rdata[3]),
    .D(w_sdram_rdata[3]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_2_s0 (
    .Q(w_screen_mode_vram_rdata[2]),
    .D(w_sdram_rdata[2]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_1_s0 (
    .Q(w_screen_mode_vram_rdata[1]),
    .D(w_sdram_rdata[1]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_0_s0 (
    .Q(w_screen_mode_vram_rdata[0]),
    .D(w_sdram_rdata[0]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_31_s0 (
    .Q(w_sprite_vram_rdata_31),
    .D(w_sdram_rdata[31]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_27_s0 (
    .Q(w_sprite_vram_rdata_27),
    .D(w_sdram_rdata[27]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_26_s0 (
    .Q(w_sprite_vram_rdata_26),
    .D(w_sdram_rdata[26]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_25_s0 (
    .Q(w_sprite_vram_rdata_25),
    .D(w_sdram_rdata[25]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_24_s0 (
    .Q(w_sprite_vram_rdata_24),
    .D(w_sdram_rdata[24]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_23_s0 (
    .Q(w_sprite_vram_rdata_23),
    .D(w_sdram_rdata[23]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_22_s0 (
    .Q(w_sprite_vram_rdata_22),
    .D(w_sdram_rdata[22]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_21_s0 (
    .Q(w_sprite_vram_rdata_21),
    .D(w_sdram_rdata[21]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_20_s0 (
    .Q(w_sprite_vram_rdata_20),
    .D(w_sdram_rdata[20]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_19_s0 (
    .Q(w_sprite_vram_rdata_19),
    .D(w_sdram_rdata[19]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_18_s0 (
    .Q(w_sprite_vram_rdata_18),
    .D(w_sdram_rdata[18]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_17_s0 (
    .Q(w_sprite_vram_rdata_17),
    .D(w_sdram_rdata[17]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_16_s0 (
    .Q(w_sprite_vram_rdata_16),
    .D(w_sdram_rdata[16]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_15_s0 (
    .Q(w_sprite_vram_rdata_15),
    .D(w_sdram_rdata[15]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_14_s0 (
    .Q(w_sprite_vram_rdata_14),
    .D(w_sdram_rdata[14]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_13_s0 (
    .Q(w_sprite_vram_rdata_13),
    .D(w_sdram_rdata[13]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_12_s0 (
    .Q(w_sprite_vram_rdata_12),
    .D(w_sdram_rdata[12]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_11_s0 (
    .Q(w_sprite_vram_rdata_11),
    .D(w_sdram_rdata[11]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_10_s0 (
    .Q(w_sprite_vram_rdata_10),
    .D(w_sdram_rdata[10]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_9_s0 (
    .Q(w_sprite_vram_rdata_9),
    .D(w_sdram_rdata[9]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_8_s0 (
    .Q(w_sprite_vram_rdata_8),
    .D(w_sdram_rdata[8]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_7_s0 (
    .Q(w_sprite_vram_rdata_7),
    .D(w_sdram_rdata[7]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_6_s0 (
    .Q(w_sprite_vram_rdata_6),
    .D(w_sdram_rdata[6]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_5_s0 (
    .Q(w_sprite_vram_rdata_5),
    .D(w_sdram_rdata[5]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_4_s0 (
    .Q(w_sprite_vram_rdata_4),
    .D(w_sdram_rdata[4]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_3_s0 (
    .Q(w_sprite_vram_rdata_3),
    .D(w_sdram_rdata[3]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_2_s0 (
    .Q(w_sprite_vram_rdata_2),
    .D(w_sdram_rdata[2]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_1_s0 (
    .Q(w_sprite_vram_rdata_1),
    .D(w_sdram_rdata[1]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_0_s0 (
    .Q(w_sprite_vram_rdata_0),
    .D(w_sdram_rdata[0]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_7_s0 (
    .Q(w_cpu_vram_rdata[7]),
    .D(w_rdata8[7]),
    .CLK(clk85m),
    .CE(n1583_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_6_s0 (
    .Q(w_cpu_vram_rdata[6]),
    .D(w_rdata8[6]),
    .CLK(clk85m),
    .CE(n1583_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_5_s0 (
    .Q(w_cpu_vram_rdata[5]),
    .D(w_rdata8[5]),
    .CLK(clk85m),
    .CE(n1583_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_4_s0 (
    .Q(w_cpu_vram_rdata[4]),
    .D(w_rdata8[4]),
    .CLK(clk85m),
    .CE(n1583_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_3_s0 (
    .Q(w_cpu_vram_rdata[3]),
    .D(w_rdata8[3]),
    .CLK(clk85m),
    .CE(n1583_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_2_s0 (
    .Q(w_cpu_vram_rdata[2]),
    .D(w_rdata8[2]),
    .CLK(clk85m),
    .CE(n1583_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_1_s0 (
    .Q(w_cpu_vram_rdata[1]),
    .D(w_rdata8[1]),
    .CLK(clk85m),
    .CE(n1583_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_0_s0 (
    .Q(w_cpu_vram_rdata[0]),
    .D(w_rdata8[0]),
    .CLK(clk85m),
    .CE(n1583_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_31_s0 (
    .Q(w_command_vram_rdata[31]),
    .D(w_sdram_rdata[31]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_30_s0 (
    .Q(w_command_vram_rdata[30]),
    .D(w_sdram_rdata[30]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_29_s0 (
    .Q(w_command_vram_rdata[29]),
    .D(w_sdram_rdata[29]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_28_s0 (
    .Q(w_command_vram_rdata[28]),
    .D(w_sdram_rdata[28]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_27_s0 (
    .Q(w_command_vram_rdata[27]),
    .D(w_sdram_rdata[27]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_26_s0 (
    .Q(w_command_vram_rdata[26]),
    .D(w_sdram_rdata[26]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_25_s0 (
    .Q(w_command_vram_rdata[25]),
    .D(w_sdram_rdata[25]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_24_s0 (
    .Q(w_command_vram_rdata[24]),
    .D(w_sdram_rdata[24]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_23_s0 (
    .Q(w_command_vram_rdata[23]),
    .D(w_sdram_rdata[23]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_22_s0 (
    .Q(w_command_vram_rdata[22]),
    .D(w_sdram_rdata[22]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_21_s0 (
    .Q(w_command_vram_rdata[21]),
    .D(w_sdram_rdata[21]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_20_s0 (
    .Q(w_command_vram_rdata[20]),
    .D(w_sdram_rdata[20]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_19_s0 (
    .Q(w_command_vram_rdata[19]),
    .D(w_sdram_rdata[19]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_18_s0 (
    .Q(w_command_vram_rdata[18]),
    .D(w_sdram_rdata[18]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_17_s0 (
    .Q(w_command_vram_rdata[17]),
    .D(w_sdram_rdata[17]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_16_s0 (
    .Q(w_command_vram_rdata[16]),
    .D(w_sdram_rdata[16]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_15_s0 (
    .Q(w_command_vram_rdata[15]),
    .D(w_sdram_rdata[15]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_14_s0 (
    .Q(w_command_vram_rdata[14]),
    .D(w_sdram_rdata[14]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_13_s0 (
    .Q(w_command_vram_rdata[13]),
    .D(w_sdram_rdata[13]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_12_s0 (
    .Q(w_command_vram_rdata[12]),
    .D(w_sdram_rdata[12]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_11_s0 (
    .Q(w_command_vram_rdata[11]),
    .D(w_sdram_rdata[11]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_10_s0 (
    .Q(w_command_vram_rdata[10]),
    .D(w_sdram_rdata[10]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_9_s0 (
    .Q(w_command_vram_rdata[9]),
    .D(w_sdram_rdata[9]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_8_s0 (
    .Q(w_command_vram_rdata[8]),
    .D(w_sdram_rdata[8]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_7_s0 (
    .Q(w_command_vram_rdata[7]),
    .D(w_sdram_rdata[7]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_6_s0 (
    .Q(w_command_vram_rdata[6]),
    .D(w_sdram_rdata[6]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_5_s0 (
    .Q(w_command_vram_rdata[5]),
    .D(w_sdram_rdata[5]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_4_s0 (
    .Q(w_command_vram_rdata[4]),
    .D(w_sdram_rdata[4]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_3_s0 (
    .Q(w_command_vram_rdata[3]),
    .D(w_sdram_rdata[3]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_2_s0 (
    .Q(w_command_vram_rdata[2]),
    .D(w_sdram_rdata[2]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_1_s0 (
    .Q(w_command_vram_rdata[1]),
    .D(w_sdram_rdata[1]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_0_s0 (
    .Q(w_command_vram_rdata[0]),
    .D(w_sdram_rdata[0]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFE ff_sprite_vram_rdata8_7_s0 (
    .Q(w_sprite_vram_rdata8[7]),
    .D(w_rdata8[7]),
    .CLK(clk85m),
    .CE(n1638_3) 
);
  DFFE ff_sprite_vram_rdata8_6_s0 (
    .Q(w_sprite_vram_rdata8[6]),
    .D(w_rdata8[6]),
    .CLK(clk85m),
    .CE(n1638_3) 
);
  DFFE ff_sprite_vram_rdata8_5_s0 (
    .Q(w_sprite_vram_rdata8[5]),
    .D(w_rdata8[5]),
    .CLK(clk85m),
    .CE(n1638_3) 
);
  DFFE ff_sprite_vram_rdata8_4_s0 (
    .Q(w_sprite_vram_rdata8[4]),
    .D(w_rdata8[4]),
    .CLK(clk85m),
    .CE(n1638_3) 
);
  DFFE ff_sprite_vram_rdata8_3_s0 (
    .Q(w_sprite_vram_rdata8[3]),
    .D(w_rdata8[3]),
    .CLK(clk85m),
    .CE(n1638_3) 
);
  DFFE ff_sprite_vram_rdata8_2_s0 (
    .Q(w_sprite_vram_rdata8[2]),
    .D(w_rdata8[2]),
    .CLK(clk85m),
    .CE(n1638_3) 
);
  DFFE ff_sprite_vram_rdata8_1_s0 (
    .Q(w_sprite_vram_rdata8[1]),
    .D(w_rdata8[1]),
    .CLK(clk85m),
    .CE(n1638_3) 
);
  DFFE ff_sprite_vram_rdata8_0_s0 (
    .Q(w_sprite_vram_rdata8[0]),
    .D(w_rdata8[0]),
    .CLK(clk85m),
    .CE(n1638_3) 
);
  DFFC ff_vram_rdata_sel_2_s0 (
    .Q(ff_vram_rdata_sel[2]),
    .D(n42_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_1_s1 (
    .Q(ff_vram_rdata_sel[1]),
    .D(n34_11),
    .CLK(clk85m),
    .CE(ff_vram_rdata_sel_0_10),
    .CLEAR(n36_6) 
);
defparam ff_vram_rdata_sel_1_s1.INIT=1'b0;
  DFFCE ff_vram_rdata_sel_0_s1 (
    .Q(ff_vram_rdata_sel[0]),
    .D(n38_9),
    .CLK(clk85m),
    .CE(ff_vram_rdata_sel_0_10),
    .CLEAR(n36_6) 
);
defparam ff_vram_rdata_sel_0_s1.INIT=1'b0;
  DFFCE ff_vram_refresh_s1 (
    .Q(ff_vram_refresh),
    .D(w_pre_vram_refresh),
    .CLK(clk85m),
    .CE(ff_vram_refresh_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_refresh_s1.INIT=1'b0;
  DFFCE ff_cpu_vram_rdata_en_s1 (
    .Q(w_cpu_vram_rdata_en),
    .D(w_sdram_rdata_en),
    .CLK(clk85m),
    .CE(ff_cpu_vram_rdata_en_6),
    .CLEAR(n36_6) 
);
defparam ff_cpu_vram_rdata_en_s1.INIT=1'b0;
  DFFCE ff_command_vram_rdata_en_s1 (
    .Q(w_command_vram_rdata_en),
    .D(w_sdram_rdata_en),
    .CLK(clk85m),
    .CE(ff_command_vram_rdata_en_6),
    .CLEAR(n36_6) 
);
defparam ff_command_vram_rdata_en_s1.INIT=1'b0;
  DFFC ff_vram_valid_s8 (
    .Q(w_sdram_valid),
    .D(n388_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_vram_valid_s8.INIT=1'b0;
  MUX2_LUT5 w_rdata8_7_s5 (
    .O(w_rdata8[7]),
    .I0(w_rdata8_7_6),
    .I1(w_rdata8_7_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_6_s5 (
    .O(w_rdata8[6]),
    .I0(w_rdata8_6_6),
    .I1(w_rdata8_6_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_5_s5 (
    .O(w_rdata8[5]),
    .I0(w_rdata8_5_6),
    .I1(w_rdata8_5_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_4_s5 (
    .O(w_rdata8[4]),
    .I0(w_rdata8_4_6),
    .I1(w_rdata8_4_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_3_s5 (
    .O(w_rdata8[3]),
    .I0(w_rdata8_3_6),
    .I1(w_rdata8_3_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_2_s5 (
    .O(w_rdata8[2]),
    .I0(w_rdata8_2_6),
    .I1(w_rdata8_2_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_1_s5 (
    .O(w_rdata8[1]),
    .I0(w_rdata8_1_6),
    .I1(w_rdata8_1_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_0_s5 (
    .O(w_rdata8[0]),
    .I0(w_rdata8_0_6),
    .I1(w_rdata8_0_7),
    .S0(ff_vram_byte_sel[1]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_vram_interface */
module vdp_color_palette_ram (
  clk85m,
  w_palette_valid,
  ff_display_color_oe,
  w_palette_b,
  w_palette_r,
  w_palette_g,
  w_palette_num,
  ff_display_color,
  w_display_b16,
  w_display_r16,
  w_display_g16
)
;
input clk85m;
input w_palette_valid;
input ff_display_color_oe;
input [4:0] w_palette_b;
input [4:0] w_palette_r;
input [4:0] w_palette_g;
input [7:0] w_palette_num;
input [7:0] ff_display_color;
output [4:0] w_display_b16;
output [4:0] w_display_r16;
output [4:0] w_display_g16;
wire [31:15] DO;
wire VCC;
wire GND;
  SDPB ram_b_ram_b_0_0_s (
    .DO({DO[31:15],w_display_g16[4:0],w_display_r16[4:0],w_display_b16[4:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_palette_g[4:0],w_palette_r[4:0],w_palette_b[4:0]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({GND,GND,w_palette_num[7:0],GND,GND,VCC,VCC}),
    .ADB({GND,GND,ff_display_color[7:0],GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(w_palette_valid),
    .CEB(ff_display_color_oe),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ram_b_ram_b_0_0_s.BIT_WIDTH_0=16;
defparam ram_b_ram_b_0_0_s.BIT_WIDTH_1=16;
defparam ram_b_ram_b_0_0_s.READ_MODE=1'b0;
defparam ram_b_ram_b_0_0_s.RESET_MODE="SYNC";
defparam ram_b_ram_b_0_0_s.BLK_SEL_0=3'b000;
defparam ram_b_ram_b_0_0_s.BLK_SEL_1=3'b000;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_color_palette_ram */
module vdp_color_palette (
  clk85m,
  n36_6,
  w_screen_mode_display_color_en,
  reg_yjk_mode,
  reg_yae_mode,
  w_sprite_display_color_en,
  n2043_10,
  n2043_5,
  reg_ext_palette_mode,
  w_palette_valid,
  n358_8,
  n566_31,
  reg_color0_opaque,
  w_palette_num,
  w_palette_r,
  w_palette_g,
  w_palette_b,
  w_screen_pos_x_Z,
  w_screen_mode_display_color,
  reg_backdrop_color,
  w_pixel_phase_x,
  reg_screen_mode,
  w_sprite_display_color,
  n770_5,
  n373_6,
  n156_4,
  w_vdp_r,
  w_vdp_g,
  w_vdp_b
)
;
input clk85m;
input n36_6;
input w_screen_mode_display_color_en;
input reg_yjk_mode;
input reg_yae_mode;
input w_sprite_display_color_en;
input n2043_10;
input n2043_5;
input reg_ext_palette_mode;
input w_palette_valid;
input n358_8;
input n566_31;
input reg_color0_opaque;
input [7:0] w_palette_num;
input [4:0] w_palette_r;
input [4:0] w_palette_g;
input [4:0] w_palette_b;
input [3:0] w_screen_pos_x_Z;
input [7:0] w_screen_mode_display_color;
input [7:0] reg_backdrop_color;
input [1:0] w_pixel_phase_x;
input [3:2] reg_screen_mode;
input [3:0] w_sprite_display_color;
output n770_5;
output n373_6;
output n156_4;
output [7:0] w_vdp_r;
output [7:0] w_vdp_g;
output [7:0] w_vdp_b;
wire n8_21;
wire n9_21;
wire n10_21;
wire n11_21;
wire n12_21;
wire n13_21;
wire n14_21;
wire n15_21;
wire n16_21;
wire n100_3;
wire n102_3;
wire n103_3;
wire n104_3;
wire n105_3;
wire n106_3;
wire n134_3;
wire n135_3;
wire n136_3;
wire n122_4;
wire n234_3;
wire n547_3;
wire n548_3;
wire n549_3;
wire n550_3;
wire n568_3;
wire n602_4;
wire n611_3;
wire n612_3;
wire n613_3;
wire n614_3;
wire n615_3;
wire n616_3;
wire n617_3;
wire n618_4;
wire n658_3;
wire n699_3;
wire n700_3;
wire n701_3;
wire n702_3;
wire n703_3;
wire n704_3;
wire n705_3;
wire n706_3;
wire n707_3;
wire n708_3;
wire n709_3;
wire n710_3;
wire n711_3;
wire n712_3;
wire n713_3;
wire n714_3;
wire n792_3;
wire n793_3;
wire w_b_4_4;
wire ff_display_color_3_9;
wire n563_6;
wire n562_6;
wire n561_6;
wire n560_6;
wire n365_6;
wire n363_6;
wire n362_6;
wire n355_6;
wire n354_6;
wire n353_6;
wire n352_6;
wire n351_6;
wire n345_6;
wire n344_6;
wire n343_6;
wire n342_6;
wire n341_6;
wire w_palette_valid_37;
wire n791_6;
wire n787_7;
wire n788_7;
wire n789_7;
wire n790_7;
wire n102_4;
wire n103_4;
wire n104_4;
wire n105_4;
wire n106_4;
wire n547_4;
wire n547_5;
wire n547_6;
wire n547_7;
wire n548_4;
wire n548_5;
wire n549_4;
wire n549_5;
wire n549_6;
wire n550_4;
wire n550_5;
wire n550_6;
wire n568_4;
wire n611_4;
wire n614_4;
wire n618_5;
wire n658_4;
wire n699_4;
wire n699_5;
wire n701_4;
wire n701_5;
wire n702_4;
wire n703_4;
wire n703_5;
wire n705_4;
wire n706_4;
wire n707_5;
wire n708_5;
wire n709_4;
wire n710_4;
wire n710_5;
wire n711_4;
wire n711_5;
wire n714_4;
wire n792_4;
wire w_b_4_5;
wire n563_7;
wire n563_9;
wire n562_7;
wire n561_7;
wire n560_7;
wire n364_7;
wire n547_8;
wire n547_9;
wire n547_10;
wire n547_11;
wire n548_6;
wire n548_7;
wire n548_8;
wire n549_7;
wire n549_8;
wire n549_10;
wire n549_11;
wire n550_7;
wire n550_8;
wire n793_5;
wire n563_10;
wire n562_8;
wire n561_8;
wire n560_8;
wire n548_9;
wire n550_9;
wire n550_11;
wire n362_9;
wire n364_9;
wire n707_7;
wire n708_7;
wire n365_9;
wire n361_8;
wire n547_14;
wire n700_7;
wire n700_9;
wire n791_9;
wire n550_13;
wire n549_14;
wire n128_7;
wire n549_16;
wire n563_12;
wire n793_7;
wire n775_6;
wire n774_6;
wire n773_6;
wire n772_6;
wire n771_6;
wire n770_7;
wire n26_8;
wire n786_11;
wire n787_10;
wire n788_10;
wire n791_11;
wire w_r_4_7;
wire w_g_4_6;
wire ff_yjk_en;
wire ff_yjk_rgb_en;
wire ff_display_color_oe;
wire ff_rgb_load;
wire n25_1;
wire n25_2;
wire n24_1;
wire n24_2;
wire n23_1;
wire n23_2;
wire n22_1;
wire n22_2;
wire n21_1;
wire n21_2;
wire n20_1;
wire n20_2;
wire n19_1;
wire n19_2;
wire n18_1;
wire n18_0_COUT;
wire w_r_yjk_0_2;
wire w_r_yjk_1_2;
wire w_r_yjk_2_2;
wire w_r_yjk_3_2;
wire w_r_yjk_4_2;
wire w_r_yjk_5_2;
wire w_g_yjk_0_2;
wire w_g_yjk_1_2;
wire w_g_yjk_2_2;
wire w_g_yjk_3_2;
wire w_g_yjk_4_2;
wire w_g_yjk_5_2;
wire w_b_jk_1_2;
wire w_b_jk_2_2;
wire w_b_jk_3_2;
wire w_b_jk_4_2;
wire w_b_jk_5_2;
wire w_b_jk_6_2;
wire w_b_jk_7_0_COUT;
wire w_b_y_2_3;
wire w_b_y_3_3;
wire w_b_y_4_3;
wire w_b_y_5_3;
wire w_b_yjk_pre_0_3;
wire n323_2;
wire n323_3;
wire n322_2;
wire n322_3;
wire n321_2;
wire n321_3;
wire n320_2;
wire n320_3;
wire n319_2;
wire n319_3;
wire n318_2;
wire n318_3;
wire n317_2;
wire n317_3;
wire n316_2;
wire n316_0_COUT;
wire n789_5;
wire n790_5;
wire ff_palette_num_7_9;
wire [7:0] w_palette_num_0;
wire [4:0] w_palette_r_0;
wire [4:0] w_palette_g_0;
wire [4:0] w_palette_b_0;
wire [8:0] ff_palette_num;
wire [4:2] ff_palette_r;
wire [4:2] ff_palette_g;
wire [4:2] ff_palette_b;
wire [8:0] ff_display_color_delay0;
wire [8:0] ff_display_color_delay1;
wire [8:0] ff_display_color_delay2;
wire [8:0] ff_display_color_delay3;
wire [8:0] ff_display_color_delay4;
wire [5:0] ff_j;
wire [5:0] ff_k;
wire [4:0] ff_y;
wire [4:0] ff_yjk_r;
wire [4:0] ff_yjk_g;
wire [4:0] ff_yjk_b;
wire [7:0] ff_display_color256;
wire [7:0] ff_display_color;
wire [5:0] w_r_yjk;
wire [5:0] w_g_yjk;
wire [7:1] w_b_jk;
wire [7:2] w_b_y;
wire [0:0] w_b_yjk_pre;
wire [4:0] w_display_b16;
wire [4:0] w_display_r16;
wire [4:0] w_display_g16;
wire VCC;
wire GND;
  LUT4 n8_s16 (
    .F(n8_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n8_s16.INIT=16'h77A0;
  LUT4 n9_s16 (
    .F(n9_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n9_s16.INIT=16'h57D4;
  LUT4 n10_s16 (
    .F(n10_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n10_s16.INIT=16'h69AE;
  LUT4 n11_s16 (
    .F(n11_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n11_s16.INIT=16'h7058;
  LUT4 n12_s16 (
    .F(n12_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n12_s16.INIT=16'h455C;
  LUT4 n13_s16 (
    .F(n13_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n13_s16.INIT=16'h7FFE;
  LUT4 n14_s16 (
    .F(n14_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n14_s16.INIT=16'h6E46;
  LUT4 n15_s16 (
    .F(n15_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n15_s16.INIT=16'h5756;
  LUT4 n16_s16 (
    .F(n16_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n16_s16.INIT=16'h61BC;
  LUT3 w_palette_num_7_s2 (
    .F(w_palette_num_0[7]),
    .I0(w_palette_num[7]),
    .I1(ff_palette_num[7]),
    .I2(ff_palette_num[8]) 
);
defparam w_palette_num_7_s2.INIT=8'hAC;
  LUT3 w_palette_num_6_s2 (
    .F(w_palette_num_0[6]),
    .I0(ff_palette_num[6]),
    .I1(w_palette_num[6]),
    .I2(ff_palette_num[8]) 
);
defparam w_palette_num_6_s2.INIT=8'hCA;
  LUT3 w_palette_num_5_s2 (
    .F(w_palette_num_0[5]),
    .I0(ff_palette_num[5]),
    .I1(w_palette_num[5]),
    .I2(ff_palette_num[8]) 
);
defparam w_palette_num_5_s2.INIT=8'hCA;
  LUT3 w_palette_num_4_s2 (
    .F(w_palette_num_0[4]),
    .I0(ff_palette_num[4]),
    .I1(w_palette_num[4]),
    .I2(ff_palette_num[8]) 
);
defparam w_palette_num_4_s2.INIT=8'hCA;
  LUT3 w_palette_num_3_s2 (
    .F(w_palette_num_0[3]),
    .I0(ff_palette_num[3]),
    .I1(w_palette_num[3]),
    .I2(ff_palette_num[8]) 
);
defparam w_palette_num_3_s2.INIT=8'hCA;
  LUT3 w_palette_num_2_s2 (
    .F(w_palette_num_0[2]),
    .I0(ff_palette_num[2]),
    .I1(w_palette_num[2]),
    .I2(ff_palette_num[8]) 
);
defparam w_palette_num_2_s2.INIT=8'hCA;
  LUT3 w_palette_num_1_s2 (
    .F(w_palette_num_0[1]),
    .I0(ff_palette_num[1]),
    .I1(w_palette_num[1]),
    .I2(ff_palette_num[8]) 
);
defparam w_palette_num_1_s2.INIT=8'hCA;
  LUT3 w_palette_num_0_s2 (
    .F(w_palette_num_0[0]),
    .I0(ff_palette_num[0]),
    .I1(w_palette_num[0]),
    .I2(ff_palette_num[8]) 
);
defparam w_palette_num_0_s2.INIT=8'hCA;
  LUT3 w_palette_r_4_s0 (
    .F(w_palette_r_0[4]),
    .I0(ff_palette_r[4]),
    .I1(w_palette_r[4]),
    .I2(ff_palette_num[8]) 
);
defparam w_palette_r_4_s0.INIT=8'hCA;
  LUT3 w_palette_r_3_s0 (
    .F(w_palette_r_0[3]),
    .I0(ff_palette_r[3]),
    .I1(w_palette_r[3]),
    .I2(ff_palette_num[8]) 
);
defparam w_palette_r_3_s0.INIT=8'hCA;
  LUT3 w_palette_r_2_s0 (
    .F(w_palette_r_0[2]),
    .I0(ff_palette_r[2]),
    .I1(w_palette_r[2]),
    .I2(ff_palette_num[8]) 
);
defparam w_palette_r_2_s0.INIT=8'hCA;
  LUT3 w_palette_g_4_s0 (
    .F(w_palette_g_0[4]),
    .I0(ff_palette_g[4]),
    .I1(w_palette_g[4]),
    .I2(ff_palette_num[8]) 
);
defparam w_palette_g_4_s0.INIT=8'hCA;
  LUT3 w_palette_g_3_s0 (
    .F(w_palette_g_0[3]),
    .I0(ff_palette_g[3]),
    .I1(w_palette_g[3]),
    .I2(ff_palette_num[8]) 
);
defparam w_palette_g_3_s0.INIT=8'hCA;
  LUT3 w_palette_g_2_s0 (
    .F(w_palette_g_0[2]),
    .I0(ff_palette_g[2]),
    .I1(w_palette_g[2]),
    .I2(ff_palette_num[8]) 
);
defparam w_palette_g_2_s0.INIT=8'hCA;
  LUT3 w_palette_b_4_s0 (
    .F(w_palette_b_0[4]),
    .I0(ff_palette_b[4]),
    .I1(w_palette_b[4]),
    .I2(ff_palette_num[8]) 
);
defparam w_palette_b_4_s0.INIT=8'hCA;
  LUT3 w_palette_b_3_s0 (
    .F(w_palette_b_0[3]),
    .I0(ff_palette_b[3]),
    .I1(w_palette_b[3]),
    .I2(ff_palette_num[8]) 
);
defparam w_palette_b_3_s0.INIT=8'hCA;
  LUT3 w_palette_b_2_s0 (
    .F(w_palette_b_0[2]),
    .I0(ff_palette_b[2]),
    .I1(w_palette_b[2]),
    .I2(ff_palette_num[8]) 
);
defparam w_palette_b_2_s0.INIT=8'hCA;
  LUT3 n100_s0 (
    .F(n100_3),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[1]),
    .I2(w_screen_pos_x_Z[2]) 
);
defparam n100_s0.INIT=8'h01;
  LUT3 n102_s0 (
    .F(n102_3),
    .I0(n102_4),
    .I1(w_screen_mode_display_color[7]),
    .I2(w_screen_mode_display_color_en) 
);
defparam n102_s0.INIT=8'hCA;
  LUT3 n103_s0 (
    .F(n103_3),
    .I0(n103_4),
    .I1(w_screen_mode_display_color[6]),
    .I2(w_screen_mode_display_color_en) 
);
defparam n103_s0.INIT=8'hCA;
  LUT3 n104_s0 (
    .F(n104_3),
    .I0(n104_4),
    .I1(w_screen_mode_display_color[5]),
    .I2(w_screen_mode_display_color_en) 
);
defparam n104_s0.INIT=8'hCA;
  LUT3 n105_s0 (
    .F(n105_3),
    .I0(n105_4),
    .I1(w_screen_mode_display_color[4]),
    .I2(w_screen_mode_display_color_en) 
);
defparam n105_s0.INIT=8'hCA;
  LUT4 n106_s0 (
    .F(n106_3),
    .I0(reg_yjk_mode),
    .I1(reg_backdrop_color[3]),
    .I2(n106_4),
    .I3(w_screen_mode_display_color_en) 
);
defparam n106_s0.INIT=16'hF044;
  LUT4 n134_s0 (
    .F(n134_3),
    .I0(reg_backdrop_color[2]),
    .I1(w_screen_mode_display_color[2]),
    .I2(w_screen_mode_display_color_en),
    .I3(reg_yjk_mode) 
);
defparam n134_s0.INIT=16'hCCCA;
  LUT4 n135_s0 (
    .F(n135_3),
    .I0(reg_backdrop_color[1]),
    .I1(w_screen_mode_display_color[1]),
    .I2(w_screen_mode_display_color_en),
    .I3(reg_yjk_mode) 
);
defparam n135_s0.INIT=16'hCCCA;
  LUT4 n136_s0 (
    .F(n136_3),
    .I0(reg_backdrop_color[0]),
    .I1(w_screen_mode_display_color[0]),
    .I2(w_screen_mode_display_color_en),
    .I3(reg_yjk_mode) 
);
defparam n136_s0.INIT=16'hCCCA;
  LUT3 n122_s1 (
    .F(n122_4),
    .I0(w_screen_mode_display_color[3]),
    .I1(reg_yae_mode),
    .I2(w_screen_mode_display_color_en) 
);
defparam n122_s1.INIT=8'h8F;
  LUT3 n234_s0 (
    .F(n234_3),
    .I0(w_pixel_phase_x[0]),
    .I1(w_pixel_phase_x[1]),
    .I2(n156_4) 
);
defparam n234_s0.INIT=8'h80;
  LUT4 n547_s0 (
    .F(n547_3),
    .I0(n547_4),
    .I1(n547_5),
    .I2(n547_6),
    .I3(n547_7) 
);
defparam n547_s0.INIT=16'hFF10;
  LUT4 n548_s0 (
    .F(n548_3),
    .I0(n547_4),
    .I1(n548_4),
    .I2(n547_6),
    .I3(n548_5) 
);
defparam n548_s0.INIT=16'h0CDC;
  LUT4 n549_s0 (
    .F(n549_3),
    .I0(n549_4),
    .I1(n549_5),
    .I2(n549_6),
    .I3(n547_6) 
);
defparam n549_s0.INIT=16'h050C;
  LUT4 n550_s0 (
    .F(n550_3),
    .I0(n550_4),
    .I1(n550_5),
    .I2(n550_6),
    .I3(n547_6) 
);
defparam n550_s0.INIT=16'h050C;
  LUT4 n568_s0 (
    .F(n568_3),
    .I0(ff_display_color_delay3[8]),
    .I1(reg_yjk_mode),
    .I2(n568_4),
    .I3(ff_display_color_3_9) 
);
defparam n568_s0.INIT=16'h4F00;
  LUT3 n602_s1 (
    .F(n602_4),
    .I0(reg_yjk_mode),
    .I1(n373_6),
    .I2(n568_4) 
);
defparam n602_s1.INIT=8'h40;
  LUT3 n611_s0 (
    .F(n611_3),
    .I0(ff_display_color[7]),
    .I1(n611_4),
    .I2(w_sprite_display_color_en) 
);
defparam n611_s0.INIT=8'hCA;
  LUT3 n612_s0 (
    .F(n612_3),
    .I0(ff_display_color[6]),
    .I1(ff_display_color[2]),
    .I2(w_sprite_display_color_en) 
);
defparam n612_s0.INIT=8'hCA;
  LUT3 n613_s0 (
    .F(n613_3),
    .I0(ff_display_color[5]),
    .I1(ff_display_color[2]),
    .I2(w_sprite_display_color_en) 
);
defparam n613_s0.INIT=8'hCA;
  LUT4 n614_s0 (
    .F(n614_3),
    .I0(n614_4),
    .I1(ff_display_color[3]),
    .I2(ff_display_color[4]),
    .I3(w_sprite_display_color_en) 
);
defparam n614_s0.INIT=16'h44F0;
  LUT3 n615_s0 (
    .F(n615_3),
    .I0(ff_display_color[3]),
    .I1(n614_4),
    .I2(w_sprite_display_color_en) 
);
defparam n615_s0.INIT=8'h3A;
  LUT3 n616_s0 (
    .F(n616_3),
    .I0(ff_display_color[2]),
    .I1(n614_4),
    .I2(w_sprite_display_color_en) 
);
defparam n616_s0.INIT=8'h3A;
  LUT4 n617_s0 (
    .F(n617_3),
    .I0(ff_display_color[3]),
    .I1(ff_display_color[0]),
    .I2(ff_display_color[1]),
    .I3(w_sprite_display_color_en) 
);
defparam n617_s0.INIT=16'h88F0;
  LUT2 n618_s1 (
    .F(n618_4),
    .I0(ff_display_color[0]),
    .I1(n618_5) 
);
defparam n618_s1.INIT=4'hE;
  LUT4 n658_s0 (
    .F(n658_3),
    .I0(n2043_10),
    .I1(n2043_5),
    .I2(w_screen_pos_x_Z[3]),
    .I3(n658_4) 
);
defparam n658_s0.INIT=16'hEF00;
  LUT3 n699_s0 (
    .F(n699_3),
    .I0(n699_4),
    .I1(n791_9),
    .I2(n699_5) 
);
defparam n699_s0.INIT=8'h8F;
  LUT4 n700_s0 (
    .F(n700_3),
    .I0(n700_9),
    .I1(n700_7),
    .I2(w_display_r16[3]),
    .I3(reg_ext_palette_mode) 
);
defparam n700_s0.INIT=16'hF011;
  LUT4 n701_s0 (
    .F(n701_3),
    .I0(ff_yjk_r[2]),
    .I1(n701_4),
    .I2(reg_ext_palette_mode),
    .I3(n701_5) 
);
defparam n701_s0.INIT=16'hCACC;
  LUT3 n702_s0 (
    .F(n702_3),
    .I0(n702_4),
    .I1(n699_4),
    .I2(n791_9) 
);
defparam n702_s0.INIT=8'hCA;
  LUT3 n703_s0 (
    .F(n703_3),
    .I0(n703_4),
    .I1(n703_5),
    .I2(n791_9) 
);
defparam n703_s0.INIT=8'hCA;
  LUT3 n704_s0 (
    .F(n704_3),
    .I0(n701_4),
    .I1(n791_9),
    .I2(n699_5) 
);
defparam n704_s0.INIT=8'h8F;
  LUT4 n705_s0 (
    .F(n705_3),
    .I0(n700_9),
    .I1(n705_4),
    .I2(w_display_r16[3]),
    .I3(reg_ext_palette_mode) 
);
defparam n705_s0.INIT=16'hF011;
  LUT3 n706_s0 (
    .F(n706_3),
    .I0(n701_3),
    .I1(n706_4),
    .I2(n791_9) 
);
defparam n706_s0.INIT=8'hCA;
  LUT2 n707_s0 (
    .F(n707_3),
    .I0(n707_7),
    .I1(n707_5) 
);
defparam n707_s0.INIT=4'hB;
  LUT2 n708_s0 (
    .F(n708_3),
    .I0(n708_7),
    .I1(n708_5) 
);
defparam n708_s0.INIT=4'hB;
  LUT4 n709_s0 (
    .F(n709_3),
    .I0(ff_yjk_g[2]),
    .I1(n709_4),
    .I2(reg_ext_palette_mode),
    .I3(n701_5) 
);
defparam n709_s0.INIT=16'hCACC;
  LUT3 n710_s0 (
    .F(n710_3),
    .I0(n710_4),
    .I1(n710_5),
    .I2(n791_9) 
);
defparam n710_s0.INIT=8'hCA;
  LUT3 n711_s0 (
    .F(n711_3),
    .I0(n711_4),
    .I1(n711_5),
    .I2(n791_9) 
);
defparam n711_s0.INIT=8'hCA;
  LUT3 n712_s0 (
    .F(n712_3),
    .I0(n709_4),
    .I1(n791_9),
    .I2(n707_5) 
);
defparam n712_s0.INIT=8'h8F;
  LUT4 n713_s0 (
    .F(n713_3),
    .I0(n709_4),
    .I1(n708_7),
    .I2(n707_7),
    .I3(n708_5) 
);
defparam n713_s0.INIT=16'hF8FF;
  LUT3 n714_s0 (
    .F(n714_3),
    .I0(n709_3),
    .I1(n714_4),
    .I2(n791_9) 
);
defparam n714_s0.INIT=8'hCA;
  LUT3 n792_s0 (
    .F(n792_3),
    .I0(n787_7),
    .I1(n792_4),
    .I2(n791_9) 
);
defparam n792_s0.INIT=8'h3A;
  LUT3 n793_s0 (
    .F(n793_3),
    .I0(n788_7),
    .I1(n793_7),
    .I2(n791_9) 
);
defparam n793_s0.INIT=8'hCA;
  LUT4 w_b_4_s1 (
    .F(w_b_4_4),
    .I0(n361_8),
    .I1(w_b_4_5),
    .I2(n316_2),
    .I3(n373_6) 
);
defparam w_b_4_s1.INIT=16'hB400;
  LUT4 ff_display_color_7_s5 (
    .F(ff_display_color_3_9),
    .I0(n2043_10),
    .I1(n2043_5),
    .I2(w_screen_pos_x_Z[3]),
    .I3(n100_3) 
);
defparam ff_display_color_7_s5.INIT=16'hEF00;
  LUT4 n563_s1 (
    .F(n563_6),
    .I0(n563_7),
    .I1(reg_backdrop_color[4]),
    .I2(n563_12),
    .I3(n563_9) 
);
defparam n563_s1.INIT=16'h0E00;
  LUT4 n562_s1 (
    .F(n562_6),
    .I0(n563_7),
    .I1(reg_backdrop_color[5]),
    .I2(n563_12),
    .I3(n562_7) 
);
defparam n562_s1.INIT=16'h0E00;
  LUT4 n561_s1 (
    .F(n561_6),
    .I0(n563_7),
    .I1(reg_backdrop_color[6]),
    .I2(n563_12),
    .I3(n561_7) 
);
defparam n561_s1.INIT=16'h0E00;
  LUT4 n560_s1 (
    .F(n560_6),
    .I0(n563_7),
    .I1(reg_backdrop_color[7]),
    .I2(n563_12),
    .I3(n560_7) 
);
defparam n560_s1.INIT=16'h0E00;
  LUT2 w_palette_r_1_s1 (
    .F(w_palette_r_0[1]),
    .I0(ff_palette_num[8]),
    .I1(w_palette_r[1]) 
);
defparam w_palette_r_1_s1.INIT=4'h8;
  LUT2 w_palette_r_0_s1 (
    .F(w_palette_r_0[0]),
    .I0(ff_palette_num[8]),
    .I1(w_palette_r[0]) 
);
defparam w_palette_r_0_s1.INIT=4'h8;
  LUT2 w_palette_g_1_s1 (
    .F(w_palette_g_0[1]),
    .I0(ff_palette_num[8]),
    .I1(w_palette_g[1]) 
);
defparam w_palette_g_1_s1.INIT=4'h8;
  LUT2 w_palette_g_0_s1 (
    .F(w_palette_g_0[0]),
    .I0(ff_palette_num[8]),
    .I1(w_palette_g[0]) 
);
defparam w_palette_g_0_s1.INIT=4'h8;
  LUT2 w_palette_b_1_s1 (
    .F(w_palette_b_0[1]),
    .I0(ff_palette_num[8]),
    .I1(w_palette_b[1]) 
);
defparam w_palette_b_1_s1.INIT=4'h8;
  LUT2 w_palette_b_0_s1 (
    .F(w_palette_b_0[0]),
    .I0(ff_palette_num[8]),
    .I1(w_palette_b[0]) 
);
defparam w_palette_b_0_s1.INIT=4'h8;
  LUT3 n365_s1 (
    .F(n365_6),
    .I0(n322_2),
    .I1(n323_2),
    .I2(n365_9) 
);
defparam n365_s1.INIT=8'hF6;
  LUT4 n363_s1 (
    .F(n363_6),
    .I0(n321_2),
    .I1(n364_7),
    .I2(n320_2),
    .I3(n365_9) 
);
defparam n363_s1.INIT=16'hFF78;
  LUT3 n362_s1 (
    .F(n362_6),
    .I0(n319_2),
    .I1(n362_9),
    .I2(n365_9) 
);
defparam n362_s1.INIT=8'hF6;
  LUT2 n355_s1 (
    .F(n355_6),
    .I0(w_g_yjk[5]),
    .I1(w_g_yjk[0]) 
);
defparam n355_s1.INIT=4'hE;
  LUT2 n354_s1 (
    .F(n354_6),
    .I0(w_g_yjk[5]),
    .I1(w_g_yjk[1]) 
);
defparam n354_s1.INIT=4'hE;
  LUT2 n353_s1 (
    .F(n353_6),
    .I0(w_g_yjk[5]),
    .I1(w_g_yjk[2]) 
);
defparam n353_s1.INIT=4'hE;
  LUT2 n352_s1 (
    .F(n352_6),
    .I0(w_g_yjk[5]),
    .I1(w_g_yjk[3]) 
);
defparam n352_s1.INIT=4'hE;
  LUT2 n351_s1 (
    .F(n351_6),
    .I0(w_g_yjk[5]),
    .I1(w_g_yjk[4]) 
);
defparam n351_s1.INIT=4'hE;
  LUT2 n345_s1 (
    .F(n345_6),
    .I0(w_r_yjk[5]),
    .I1(w_r_yjk[0]) 
);
defparam n345_s1.INIT=4'hE;
  LUT2 n344_s1 (
    .F(n344_6),
    .I0(w_r_yjk[5]),
    .I1(w_r_yjk[1]) 
);
defparam n344_s1.INIT=4'hE;
  LUT2 n343_s1 (
    .F(n343_6),
    .I0(w_r_yjk[5]),
    .I1(w_r_yjk[2]) 
);
defparam n343_s1.INIT=4'hE;
  LUT2 n342_s1 (
    .F(n342_6),
    .I0(w_r_yjk[5]),
    .I1(w_r_yjk[3]) 
);
defparam n342_s1.INIT=4'hE;
  LUT2 n341_s1 (
    .F(n341_6),
    .I0(w_r_yjk[5]),
    .I1(w_r_yjk[4]) 
);
defparam n341_s1.INIT=4'hE;
  LUT2 w_palette_valid_s1 (
    .F(w_palette_valid_37),
    .I0(w_palette_valid),
    .I1(ff_palette_num[8]) 
);
defparam w_palette_valid_s1.INIT=4'hB;
  LUT3 n786_s4 (
    .F(n791_6),
    .I0(ff_yjk_b[4]),
    .I1(w_display_b16[4]),
    .I2(reg_ext_palette_mode) 
);
defparam n786_s4.INIT=8'hCA;
  LUT3 n787_s4 (
    .F(n787_7),
    .I0(ff_yjk_b[3]),
    .I1(w_display_b16[3]),
    .I2(reg_ext_palette_mode) 
);
defparam n787_s4.INIT=8'hCA;
  LUT3 n788_s4 (
    .F(n788_7),
    .I0(ff_yjk_b[2]),
    .I1(w_display_b16[2]),
    .I2(reg_ext_palette_mode) 
);
defparam n788_s4.INIT=8'hCA;
  LUT3 n789_s5 (
    .F(n789_7),
    .I0(ff_yjk_b[1]),
    .I1(w_display_b16[1]),
    .I2(reg_ext_palette_mode) 
);
defparam n789_s5.INIT=8'hCA;
  LUT3 n790_s5 (
    .F(n790_7),
    .I0(ff_yjk_b[0]),
    .I1(w_display_b16[0]),
    .I2(reg_ext_palette_mode) 
);
defparam n790_s5.INIT=8'hCA;
  LUT3 n102_s1 (
    .F(n102_4),
    .I0(reg_backdrop_color[3]),
    .I1(reg_backdrop_color[7]),
    .I2(reg_yjk_mode) 
);
defparam n102_s1.INIT=8'hAC;
  LUT3 n103_s1 (
    .F(n103_4),
    .I0(reg_backdrop_color[2]),
    .I1(reg_backdrop_color[6]),
    .I2(reg_yjk_mode) 
);
defparam n103_s1.INIT=8'hAC;
  LUT3 n104_s1 (
    .F(n104_4),
    .I0(reg_backdrop_color[1]),
    .I1(reg_backdrop_color[5]),
    .I2(reg_yjk_mode) 
);
defparam n104_s1.INIT=8'hAC;
  LUT3 n105_s1 (
    .F(n105_4),
    .I0(reg_backdrop_color[0]),
    .I1(reg_backdrop_color[4]),
    .I2(reg_yjk_mode) 
);
defparam n105_s1.INIT=8'hAC;
  LUT3 n106_s1 (
    .F(n106_4),
    .I0(reg_yjk_mode),
    .I1(reg_yae_mode),
    .I2(w_screen_mode_display_color[3]) 
);
defparam n106_s1.INIT=8'h70;
  LUT2 n547_s1 (
    .F(n547_4),
    .I0(reg_screen_mode[2]),
    .I1(n2043_5) 
);
defparam n547_s1.INIT=4'h4;
  LUT3 n547_s2 (
    .F(n547_5),
    .I0(n547_8),
    .I1(reg_backdrop_color[3]),
    .I2(n547_9) 
);
defparam n547_s2.INIT=8'h0B;
  LUT4 n547_s3 (
    .F(n547_6),
    .I0(n563_7),
    .I1(n156_4),
    .I2(n770_5),
    .I3(n358_8) 
);
defparam n547_s3.INIT=16'h007F;
  LUT3 n547_s4 (
    .F(n547_7),
    .I0(n547_10),
    .I1(n547_6),
    .I2(n547_11) 
);
defparam n547_s4.INIT=8'hB0;
  LUT4 n548_s1 (
    .F(n548_4),
    .I0(n548_6),
    .I1(n156_4),
    .I2(n547_6),
    .I3(n548_7) 
);
defparam n548_s1.INIT=16'h4F00;
  LUT3 n548_s2 (
    .F(n548_5),
    .I0(n548_8),
    .I1(reg_backdrop_color[2]),
    .I2(n547_8) 
);
defparam n548_s2.INIT=8'hA3;
  LUT4 n549_s1 (
    .F(n549_4),
    .I0(n549_7),
    .I1(n549_8),
    .I2(n770_5),
    .I3(n549_16) 
);
defparam n549_s1.INIT=16'hFE00;
  LUT3 n549_s2 (
    .F(n549_5),
    .I0(ff_display_color_delay0[1]),
    .I1(ff_display_color_delay3[1]),
    .I2(reg_yjk_mode) 
);
defparam n549_s2.INIT=8'hCA;
  LUT4 n549_s3 (
    .F(n549_6),
    .I0(w_sprite_display_color[1]),
    .I1(n548_6),
    .I2(n549_10),
    .I3(n549_11) 
);
defparam n549_s3.INIT=16'hF400;
  LUT4 n550_s1 (
    .F(n550_4),
    .I0(n550_7),
    .I1(reg_backdrop_color[0]),
    .I2(n770_5),
    .I3(n156_4) 
);
defparam n550_s1.INIT=16'h3500;
  LUT3 n550_s2 (
    .F(n550_5),
    .I0(ff_display_color_delay0[0]),
    .I1(ff_display_color_delay3[0]),
    .I2(reg_yjk_mode) 
);
defparam n550_s2.INIT=8'hCA;
  LUT4 n550_s3 (
    .F(n550_6),
    .I0(n550_8),
    .I1(w_sprite_display_color[0]),
    .I2(n548_6),
    .I3(n549_11) 
);
defparam n550_s3.INIT=16'h3A00;
  LUT3 n568_s1 (
    .F(n568_4),
    .I0(reg_ext_palette_mode),
    .I1(reg_screen_mode[3]),
    .I2(n566_31) 
);
defparam n568_s1.INIT=8'h40;
  LUT4 n611_s1 (
    .F(n611_4),
    .I0(ff_display_color[1]),
    .I1(ff_display_color[0]),
    .I2(ff_display_color[2]),
    .I3(ff_display_color[3]) 
);
defparam n611_s1.INIT=16'hF100;
  LUT4 n614_s1 (
    .F(n614_4),
    .I0(ff_display_color[2]),
    .I1(ff_display_color[0]),
    .I2(ff_display_color[3]),
    .I3(ff_display_color[1]) 
);
defparam n614_s1.INIT=16'h00EF;
  LUT4 n618_s2 (
    .F(n618_5),
    .I0(ff_display_color[2]),
    .I1(ff_display_color[1]),
    .I2(ff_display_color[3]),
    .I3(w_sprite_display_color_en) 
);
defparam n618_s2.INIT=16'h1000;
  LUT3 n658_s1 (
    .F(n658_4),
    .I0(w_screen_pos_x_Z[2]),
    .I1(w_screen_pos_x_Z[1]),
    .I2(w_screen_pos_x_Z[0]) 
);
defparam n658_s1.INIT=8'h40;
  LUT3 n699_s1 (
    .F(n699_4),
    .I0(ff_display_color256[4]),
    .I1(w_display_r16[4]),
    .I2(n568_4) 
);
defparam n699_s1.INIT=8'hAC;
  LUT4 n699_s2 (
    .F(n699_5),
    .I0(ff_yjk_r[4]),
    .I1(n701_5),
    .I2(w_display_r16[4]),
    .I3(reg_ext_palette_mode) 
);
defparam n699_s2.INIT=16'h0F77;
  LUT3 n701_s1 (
    .F(n701_4),
    .I0(ff_display_color256[2]),
    .I1(w_display_r16[2]),
    .I2(n568_4) 
);
defparam n701_s1.INIT=8'hAC;
  LUT3 n701_s2 (
    .F(n701_5),
    .I0(ff_yjk_rgb_en),
    .I1(reg_yae_mode),
    .I2(reg_yjk_mode) 
);
defparam n701_s2.INIT=8'h70;
  LUT3 n702_s1 (
    .F(n702_4),
    .I0(ff_yjk_r[1]),
    .I1(w_display_r16[1]),
    .I2(reg_ext_palette_mode) 
);
defparam n702_s1.INIT=8'hCA;
  LUT3 n703_s1 (
    .F(n703_4),
    .I0(ff_yjk_r[0]),
    .I1(w_display_r16[0]),
    .I2(reg_ext_palette_mode) 
);
defparam n703_s1.INIT=8'hCA;
  LUT3 n703_s2 (
    .F(n703_5),
    .I0(ff_display_color256[3]),
    .I1(w_display_r16[3]),
    .I2(n568_4) 
);
defparam n703_s2.INIT=8'hAC;
  LUT4 n705_s1 (
    .F(n705_4),
    .I0(n701_4),
    .I1(n703_5),
    .I2(n701_5),
    .I3(n699_4) 
);
defparam n705_s1.INIT=16'h0007;
  LUT3 n706_s1 (
    .F(n706_4),
    .I0(n699_4),
    .I1(n703_5),
    .I2(n701_4) 
);
defparam n706_s1.INIT=8'hBC;
  LUT4 n707_s2 (
    .F(n707_5),
    .I0(ff_yjk_g[4]),
    .I1(n701_5),
    .I2(w_display_g16[4]),
    .I3(reg_ext_palette_mode) 
);
defparam n707_s2.INIT=16'h0F77;
  LUT4 n708_s2 (
    .F(n708_5),
    .I0(ff_yjk_g[3]),
    .I1(n701_5),
    .I2(w_display_g16[3]),
    .I3(reg_ext_palette_mode) 
);
defparam n708_s2.INIT=16'h0F77;
  LUT3 n709_s1 (
    .F(n709_4),
    .I0(ff_display_color256[5]),
    .I1(w_display_g16[2]),
    .I2(n568_4) 
);
defparam n709_s1.INIT=8'hAC;
  LUT3 n710_s1 (
    .F(n710_4),
    .I0(ff_yjk_g[1]),
    .I1(w_display_g16[1]),
    .I2(reg_ext_palette_mode) 
);
defparam n710_s1.INIT=8'hCA;
  LUT3 n710_s2 (
    .F(n710_5),
    .I0(ff_display_color256[7]),
    .I1(w_display_g16[4]),
    .I2(n568_4) 
);
defparam n710_s2.INIT=8'hAC;
  LUT3 n711_s1 (
    .F(n711_4),
    .I0(ff_yjk_g[0]),
    .I1(w_display_g16[0]),
    .I2(reg_ext_palette_mode) 
);
defparam n711_s1.INIT=8'hCA;
  LUT3 n711_s2 (
    .F(n711_5),
    .I0(ff_display_color256[6]),
    .I1(w_display_g16[3]),
    .I2(n568_4) 
);
defparam n711_s2.INIT=8'hAC;
  LUT3 n714_s1 (
    .F(n714_4),
    .I0(n710_5),
    .I1(n711_5),
    .I2(n709_4) 
);
defparam n714_s1.INIT=8'hBC;
  LUT2 n770_s2 (
    .F(n770_5),
    .I0(reg_screen_mode[3]),
    .I1(n566_31) 
);
defparam n770_s2.INIT=4'h8;
  LUT4 n792_s1 (
    .F(n792_4),
    .I0(n770_5),
    .I1(w_display_b16[2]),
    .I2(w_display_b16[3]),
    .I3(n770_7) 
);
defparam n792_s1.INIT=16'h00BF;
  LUT2 w_b_4_s2 (
    .F(w_b_4_5),
    .I0(n319_2),
    .I1(n362_9) 
);
defparam w_b_4_s2.INIT=4'h8;
  LUT3 n563_s2 (
    .F(n563_7),
    .I0(ff_display_color_delay0[8]),
    .I1(ff_display_color_delay3[8]),
    .I2(reg_yjk_mode) 
);
defparam n563_s2.INIT=8'hCA;
  LUT4 n563_s4 (
    .F(n563_9),
    .I0(ff_display_color_delay0[4]),
    .I1(ff_display_color_delay0[8]),
    .I2(n563_10),
    .I3(reg_yjk_mode) 
);
defparam n563_s4.INIT=16'hF0BB;
  LUT4 n562_s2 (
    .F(n562_7),
    .I0(ff_display_color_delay0[5]),
    .I1(ff_display_color_delay0[8]),
    .I2(n562_8),
    .I3(reg_yjk_mode) 
);
defparam n562_s2.INIT=16'hF0BB;
  LUT4 n561_s2 (
    .F(n561_7),
    .I0(ff_display_color_delay0[6]),
    .I1(ff_display_color_delay0[8]),
    .I2(n561_8),
    .I3(reg_yjk_mode) 
);
defparam n561_s2.INIT=16'hF0BB;
  LUT4 n560_s2 (
    .F(n560_7),
    .I0(ff_display_color_delay0[7]),
    .I1(ff_display_color_delay0[8]),
    .I2(n560_8),
    .I3(reg_yjk_mode) 
);
defparam n560_s2.INIT=16'hF0BB;
  LUT2 n364_s2 (
    .F(n364_7),
    .I0(n322_2),
    .I1(n323_2) 
);
defparam n364_s2.INIT=4'h8;
  LUT4 n547_s5 (
    .F(n547_8),
    .I0(n548_6),
    .I1(n547_14),
    .I2(n156_4),
    .I3(n770_5) 
);
defparam n547_s5.INIT=16'h0BBB;
  LUT4 n547_s6 (
    .F(n547_9),
    .I0(n770_5),
    .I1(n156_4),
    .I2(w_sprite_display_color[3]),
    .I3(w_sprite_display_color_en) 
);
defparam n547_s6.INIT=16'h7000;
  LUT4 n547_s7 (
    .F(n547_10),
    .I0(n547_4),
    .I1(n770_5),
    .I2(n548_6),
    .I3(n156_4) 
);
defparam n547_s7.INIT=16'h0305;
  LUT3 n547_s8 (
    .F(n547_11),
    .I0(ff_display_color_delay0[3]),
    .I1(ff_display_color_delay3[3]),
    .I2(reg_yjk_mode) 
);
defparam n547_s8.INIT=8'hCA;
  LUT3 n548_s3 (
    .F(n548_6),
    .I0(n548_9),
    .I1(reg_color0_opaque),
    .I2(w_sprite_display_color_en) 
);
defparam n548_s3.INIT=8'hD0;
  LUT3 n548_s4 (
    .F(n548_7),
    .I0(ff_display_color_delay0[2]),
    .I1(ff_display_color_delay3[2]),
    .I2(reg_yjk_mode) 
);
defparam n548_s4.INIT=8'hCA;
  LUT3 n548_s5 (
    .F(n548_8),
    .I0(n548_7),
    .I1(w_sprite_display_color[2]),
    .I2(n548_6) 
);
defparam n548_s5.INIT=8'h35;
  LUT4 n549_s4 (
    .F(n549_7),
    .I0(w_sprite_display_color[3]),
    .I1(w_sprite_display_color[1]),
    .I2(n547_4),
    .I3(n548_6) 
);
defparam n549_s4.INIT=16'h5300;
  LUT4 n549_s5 (
    .F(n549_8),
    .I0(n549_14),
    .I1(n547_14),
    .I2(n548_6),
    .I3(n549_5) 
);
defparam n549_s5.INIT=16'h0007;
  LUT4 n549_s7 (
    .F(n549_10),
    .I0(n547_14),
    .I1(reg_backdrop_color[1]),
    .I2(n548_6),
    .I3(n549_5) 
);
defparam n549_s7.INIT=16'h0007;
  LUT2 n549_s8 (
    .F(n549_11),
    .I0(n156_4),
    .I1(n358_8) 
);
defparam n549_s8.INIT=4'h1;
  LUT4 n550_s4 (
    .F(n550_7),
    .I0(n550_9),
    .I1(n550_5),
    .I2(n550_13),
    .I3(n548_6) 
);
defparam n550_s4.INIT=16'hF0EE;
  LUT3 n550_s5 (
    .F(n550_8),
    .I0(n550_11),
    .I1(reg_backdrop_color[0]),
    .I2(n550_5) 
);
defparam n550_s5.INIT=8'h07;
  LUT3 n793_s2 (
    .F(n793_5),
    .I0(w_display_b16[4]),
    .I1(w_display_b16[3]),
    .I2(w_display_b16[2]) 
);
defparam n793_s2.INIT=8'hBC;
  LUT3 n563_s5 (
    .F(n563_10),
    .I0(ff_display_color_delay3[4]),
    .I1(reg_ext_palette_mode),
    .I2(ff_display_color_delay3[8]) 
);
defparam n563_s5.INIT=8'hAC;
  LUT3 n562_s3 (
    .F(n562_8),
    .I0(ff_display_color_delay3[5]),
    .I1(reg_ext_palette_mode),
    .I2(ff_display_color_delay3[8]) 
);
defparam n562_s3.INIT=8'hAC;
  LUT3 n561_s3 (
    .F(n561_8),
    .I0(ff_display_color_delay3[6]),
    .I1(reg_ext_palette_mode),
    .I2(ff_display_color_delay3[8]) 
);
defparam n561_s3.INIT=8'hAC;
  LUT3 n560_s3 (
    .F(n560_8),
    .I0(ff_display_color_delay3[7]),
    .I1(reg_ext_palette_mode),
    .I2(ff_display_color_delay3[8]) 
);
defparam n560_s3.INIT=8'hAC;
  LUT4 n548_s6 (
    .F(n548_9),
    .I0(w_sprite_display_color[0]),
    .I1(w_sprite_display_color[1]),
    .I2(w_sprite_display_color[2]),
    .I3(w_sprite_display_color[3]) 
);
defparam n548_s6.INIT=16'h0001;
  LUT4 n550_s6 (
    .F(n550_9),
    .I0(reg_backdrop_color[0]),
    .I1(reg_backdrop_color[2]),
    .I2(n547_4),
    .I3(n550_11) 
);
defparam n550_s6.INIT=16'hCA00;
  LUT4 n550_s8 (
    .F(n550_11),
    .I0(reg_color0_opaque),
    .I1(n547_11),
    .I2(n548_7),
    .I3(n549_5) 
);
defparam n550_s8.INIT=16'h0001;
  LUT4 n362_s3 (
    .F(n362_9),
    .I0(n321_2),
    .I1(n320_2),
    .I2(n322_2),
    .I3(n323_2) 
);
defparam n362_s3.INIT=16'h8000;
  LUT4 n364_s3 (
    .F(n364_9),
    .I0(n321_2),
    .I1(n322_2),
    .I2(n323_2),
    .I3(n365_9) 
);
defparam n364_s3.INIT=16'hFF6A;
  LUT4 n707_s3 (
    .F(n707_7),
    .I0(ff_display_color256[7]),
    .I1(w_display_g16[4]),
    .I2(n568_4),
    .I3(n791_9) 
);
defparam n707_s3.INIT=16'hAC00;
  LUT4 n708_s3 (
    .F(n708_7),
    .I0(ff_display_color256[6]),
    .I1(w_display_g16[3]),
    .I2(n568_4),
    .I3(n791_9) 
);
defparam n708_s3.INIT=16'hAC00;
  LUT4 n365_s3 (
    .F(n365_9),
    .I0(n318_2),
    .I1(n319_2),
    .I2(n362_9),
    .I3(n317_2) 
);
defparam n365_s3.INIT=16'h7F80;
  LUT4 n361_s2 (
    .F(n361_8),
    .I0(n318_2),
    .I1(n317_2),
    .I2(n319_2),
    .I3(n362_9) 
);
defparam n361_s2.INIT=16'h7EEE;
  LUT4 n547_s10 (
    .F(n547_14),
    .I0(ff_display_color_delay0[0]),
    .I1(ff_display_color_delay3[0]),
    .I2(reg_yjk_mode),
    .I3(n550_11) 
);
defparam n547_s10.INIT=16'h3500;
  LUT4 n700_s3 (
    .F(n700_7),
    .I0(n701_5),
    .I1(ff_display_color256[3]),
    .I2(w_display_r16[3]),
    .I3(n568_4) 
);
defparam n700_s3.INIT=16'h1105;
  LUT4 n700_s4 (
    .F(n700_9),
    .I0(ff_yjk_r[3]),
    .I1(ff_yjk_rgb_en),
    .I2(reg_yae_mode),
    .I3(reg_yjk_mode) 
);
defparam n700_s4.INIT=16'h1500;
  LUT4 n791_s4 (
    .F(n791_9),
    .I0(reg_ext_palette_mode),
    .I1(ff_yjk_rgb_en),
    .I2(reg_yae_mode),
    .I3(reg_yjk_mode) 
);
defparam n791_s4.INIT=16'h4055;
  LUT4 n373_s2 (
    .F(n373_6),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_screen_pos_x_Z[1]),
    .I2(w_screen_pos_x_Z[2]),
    .I3(w_screen_pos_x_Z[0]) 
);
defparam n373_s2.INIT=16'h0100;
  LUT4 n550_s9 (
    .F(n550_13),
    .I0(w_sprite_display_color[2]),
    .I1(w_sprite_display_color[0]),
    .I2(reg_screen_mode[2]),
    .I3(n2043_5) 
);
defparam n550_s9.INIT=16'hCACC;
  LUT4 n549_s10 (
    .F(n549_14),
    .I0(reg_backdrop_color[1]),
    .I1(reg_backdrop_color[3]),
    .I2(reg_screen_mode[2]),
    .I3(n2043_5) 
);
defparam n549_s10.INIT=16'hACAA;
  LUT4 n128_s3 (
    .F(n128_7),
    .I0(reg_yjk_mode),
    .I1(w_screen_pos_x_Z[0]),
    .I2(w_screen_pos_x_Z[1]),
    .I3(w_screen_pos_x_Z[2]) 
);
defparam n128_s3.INIT=16'h0001;
  LUT4 n156_s0 (
    .F(n156_4),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_screen_pos_x_Z[0]),
    .I2(w_screen_pos_x_Z[1]),
    .I3(w_screen_pos_x_Z[2]) 
);
defparam n156_s0.INIT=16'h0001;
  LUT4 n549_s11 (
    .F(n549_16),
    .I0(reg_screen_mode[3]),
    .I1(n566_31),
    .I2(reg_backdrop_color[1]),
    .I3(n156_4) 
);
defparam n549_s11.INIT=16'h7F00;
  LUT3 n563_s6 (
    .F(n563_12),
    .I0(reg_screen_mode[3]),
    .I1(n566_31),
    .I2(ff_display_color_3_9) 
);
defparam n563_s6.INIT=8'h70;
  LUT4 n793_s3 (
    .F(n793_7),
    .I0(n793_5),
    .I1(ff_display_color256[0]),
    .I2(reg_screen_mode[3]),
    .I3(n566_31) 
);
defparam n793_s3.INIT=16'hCAAA;
  LUT4 n775_s2 (
    .F(n775_6),
    .I0(w_display_b16[2]),
    .I1(ff_display_color256[0]),
    .I2(reg_screen_mode[3]),
    .I3(n566_31) 
);
defparam n775_s2.INIT=16'hCAAA;
  LUT4 n790_s6 (
    .F(n774_6),
    .I0(w_display_b16[3]),
    .I1(ff_display_color256[1]),
    .I2(reg_screen_mode[3]),
    .I3(n566_31) 
);
defparam n790_s6.INIT=16'hCAAA;
  LUT4 n789_s6 (
    .F(n773_6),
    .I0(ff_display_color256[0]),
    .I1(w_display_b16[4]),
    .I2(reg_screen_mode[3]),
    .I3(n566_31) 
);
defparam n789_s6.INIT=16'hACCC;
  LUT4 n772_s2 (
    .F(n772_6),
    .I0(w_display_b16[2]),
    .I1(ff_display_color256[1]),
    .I2(reg_screen_mode[3]),
    .I3(n566_31) 
);
defparam n772_s2.INIT=16'hCAAA;
  LUT4 n771_s2 (
    .F(n771_6),
    .I0(ff_display_color256[0]),
    .I1(w_display_b16[3]),
    .I2(reg_screen_mode[3]),
    .I3(n566_31) 
);
defparam n771_s2.INIT=16'hACCC;
  LUT4 n770_s3 (
    .F(n770_7),
    .I0(ff_display_color256[1]),
    .I1(w_display_b16[4]),
    .I2(reg_screen_mode[3]),
    .I3(n566_31) 
);
defparam n770_s3.INIT=16'hACCC;
  LUT2 n26_s3 (
    .F(n26_8),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[8]) 
);
defparam n26_s3.INIT=4'h9;
  LUT3 n786_s6 (
    .F(n786_11),
    .I0(n770_7),
    .I1(n791_6),
    .I2(n791_9) 
);
defparam n786_s6.INIT=8'hAC;
  LUT3 n787_s5 (
    .F(n787_10),
    .I0(n787_7),
    .I1(n771_6),
    .I2(n791_9) 
);
defparam n787_s5.INIT=8'hCA;
  LUT3 n788_s5 (
    .F(n788_10),
    .I0(n788_7),
    .I1(n772_6),
    .I2(n791_9) 
);
defparam n788_s5.INIT=8'hCA;
  LUT3 n791_s5 (
    .F(n791_11),
    .I0(n775_6),
    .I1(n791_6),
    .I2(n791_9) 
);
defparam n791_s5.INIT=8'hAC;
  LUT4 w_r_4_s2 (
    .F(w_r_4_7),
    .I0(GND),
    .I1(ff_j[5]),
    .I2(w_r_yjk_5_2),
    .I3(n373_6) 
);
defparam w_r_4_s2.INIT=16'h9600;
  LUT4 w_g_4_s2 (
    .F(w_g_4_6),
    .I0(GND),
    .I1(ff_k[5]),
    .I2(w_g_yjk_5_2),
    .I3(n373_6) 
);
defparam w_g_4_s2.INIT=16'h9600;
  DFFCE ff_palette_num_7_s0 (
    .Q(ff_palette_num[7]),
    .D(n19_1),
    .CLK(clk85m),
    .CE(ff_palette_num_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_num_6_s0 (
    .Q(ff_palette_num[6]),
    .D(n20_1),
    .CLK(clk85m),
    .CE(ff_palette_num_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_num_5_s0 (
    .Q(ff_palette_num[5]),
    .D(n21_1),
    .CLK(clk85m),
    .CE(ff_palette_num_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_num_4_s0 (
    .Q(ff_palette_num[4]),
    .D(n22_1),
    .CLK(clk85m),
    .CE(ff_palette_num_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_num_3_s0 (
    .Q(ff_palette_num[3]),
    .D(n23_1),
    .CLK(clk85m),
    .CE(ff_palette_num_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_num_2_s0 (
    .Q(ff_palette_num[2]),
    .D(n24_1),
    .CLK(clk85m),
    .CE(ff_palette_num_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_num_1_s0 (
    .Q(ff_palette_num[1]),
    .D(n25_1),
    .CLK(clk85m),
    .CE(ff_palette_num_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_4_s0 (
    .Q(ff_palette_r[4]),
    .D(n8_21),
    .CLK(clk85m),
    .CE(ff_palette_num_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_3_s0 (
    .Q(ff_palette_r[3]),
    .D(n9_21),
    .CLK(clk85m),
    .CE(ff_palette_num_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_2_s0 (
    .Q(ff_palette_r[2]),
    .D(n10_21),
    .CLK(clk85m),
    .CE(ff_palette_num_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_4_s0 (
    .Q(ff_palette_g[4]),
    .D(n14_21),
    .CLK(clk85m),
    .CE(ff_palette_num_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_3_s0 (
    .Q(ff_palette_g[3]),
    .D(n15_21),
    .CLK(clk85m),
    .CE(ff_palette_num_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_2_s0 (
    .Q(ff_palette_g[2]),
    .D(n16_21),
    .CLK(clk85m),
    .CE(ff_palette_num_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_4_s0 (
    .Q(ff_palette_b[4]),
    .D(n11_21),
    .CLK(clk85m),
    .CE(ff_palette_num_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_3_s0 (
    .Q(ff_palette_b[3]),
    .D(n12_21),
    .CLK(clk85m),
    .CE(ff_palette_num_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_2_s0 (
    .Q(ff_palette_b[2]),
    .D(n13_21),
    .CLK(clk85m),
    .CE(ff_palette_num_7_9),
    .CLEAR(n36_6) 
);
  DFFSE ff_display_color_delay0_8_s0 (
    .Q(ff_display_color_delay0[8]),
    .D(n122_4),
    .CLK(clk85m),
    .CE(n100_3),
    .SET(n128_7) 
);
  DFFE ff_display_color_delay0_7_s0 (
    .Q(ff_display_color_delay0[7]),
    .D(n102_3),
    .CLK(clk85m),
    .CE(n100_3) 
);
  DFFE ff_display_color_delay0_6_s0 (
    .Q(ff_display_color_delay0[6]),
    .D(n103_3),
    .CLK(clk85m),
    .CE(n100_3) 
);
  DFFE ff_display_color_delay0_5_s0 (
    .Q(ff_display_color_delay0[5]),
    .D(n104_3),
    .CLK(clk85m),
    .CE(n100_3) 
);
  DFFE ff_display_color_delay0_4_s0 (
    .Q(ff_display_color_delay0[4]),
    .D(n105_3),
    .CLK(clk85m),
    .CE(n100_3) 
);
  DFFE ff_display_color_delay0_3_s0 (
    .Q(ff_display_color_delay0[3]),
    .D(n106_3),
    .CLK(clk85m),
    .CE(n100_3) 
);
  DFFE ff_display_color_delay0_2_s0 (
    .Q(ff_display_color_delay0[2]),
    .D(n134_3),
    .CLK(clk85m),
    .CE(n100_3) 
);
  DFFE ff_display_color_delay0_1_s0 (
    .Q(ff_display_color_delay0[1]),
    .D(n135_3),
    .CLK(clk85m),
    .CE(n100_3) 
);
  DFFE ff_display_color_delay0_0_s0 (
    .Q(ff_display_color_delay0[0]),
    .D(n136_3),
    .CLK(clk85m),
    .CE(n100_3) 
);
  DFFE ff_display_color_delay1_8_s0 (
    .Q(ff_display_color_delay1[8]),
    .D(ff_display_color_delay0[8]),
    .CLK(clk85m),
    .CE(n156_4) 
);
  DFFE ff_display_color_delay1_7_s0 (
    .Q(ff_display_color_delay1[7]),
    .D(ff_display_color_delay0[7]),
    .CLK(clk85m),
    .CE(n156_4) 
);
  DFFE ff_display_color_delay1_6_s0 (
    .Q(ff_display_color_delay1[6]),
    .D(ff_display_color_delay0[6]),
    .CLK(clk85m),
    .CE(n156_4) 
);
  DFFE ff_display_color_delay1_5_s0 (
    .Q(ff_display_color_delay1[5]),
    .D(ff_display_color_delay0[5]),
    .CLK(clk85m),
    .CE(n156_4) 
);
  DFFE ff_display_color_delay1_4_s0 (
    .Q(ff_display_color_delay1[4]),
    .D(ff_display_color_delay0[4]),
    .CLK(clk85m),
    .CE(n156_4) 
);
  DFFE ff_display_color_delay1_3_s0 (
    .Q(ff_display_color_delay1[3]),
    .D(ff_display_color_delay0[3]),
    .CLK(clk85m),
    .CE(n156_4) 
);
  DFFE ff_display_color_delay1_2_s0 (
    .Q(ff_display_color_delay1[2]),
    .D(ff_display_color_delay0[2]),
    .CLK(clk85m),
    .CE(n156_4) 
);
  DFFE ff_display_color_delay1_1_s0 (
    .Q(ff_display_color_delay1[1]),
    .D(ff_display_color_delay0[1]),
    .CLK(clk85m),
    .CE(n156_4) 
);
  DFFE ff_display_color_delay1_0_s0 (
    .Q(ff_display_color_delay1[0]),
    .D(ff_display_color_delay0[0]),
    .CLK(clk85m),
    .CE(n156_4) 
);
  DFFE ff_display_color_delay2_8_s0 (
    .Q(ff_display_color_delay2[8]),
    .D(ff_display_color_delay1[8]),
    .CLK(clk85m),
    .CE(n156_4) 
);
  DFFE ff_display_color_delay2_7_s0 (
    .Q(ff_display_color_delay2[7]),
    .D(ff_display_color_delay1[7]),
    .CLK(clk85m),
    .CE(n156_4) 
);
  DFFE ff_display_color_delay2_6_s0 (
    .Q(ff_display_color_delay2[6]),
    .D(ff_display_color_delay1[6]),
    .CLK(clk85m),
    .CE(n156_4) 
);
  DFFE ff_display_color_delay2_5_s0 (
    .Q(ff_display_color_delay2[5]),
    .D(ff_display_color_delay1[5]),
    .CLK(clk85m),
    .CE(n156_4) 
);
  DFFE ff_display_color_delay2_4_s0 (
    .Q(ff_display_color_delay2[4]),
    .D(ff_display_color_delay1[4]),
    .CLK(clk85m),
    .CE(n156_4) 
);
  DFFE ff_display_color_delay2_3_s0 (
    .Q(ff_display_color_delay2[3]),
    .D(ff_display_color_delay1[3]),
    .CLK(clk85m),
    .CE(n156_4) 
);
  DFFE ff_display_color_delay2_2_s0 (
    .Q(ff_display_color_delay2[2]),
    .D(ff_display_color_delay1[2]),
    .CLK(clk85m),
    .CE(n156_4) 
);
  DFFE ff_display_color_delay2_1_s0 (
    .Q(ff_display_color_delay2[1]),
    .D(ff_display_color_delay1[1]),
    .CLK(clk85m),
    .CE(n156_4) 
);
  DFFE ff_display_color_delay2_0_s0 (
    .Q(ff_display_color_delay2[0]),
    .D(ff_display_color_delay1[0]),
    .CLK(clk85m),
    .CE(n156_4) 
);
  DFFE ff_display_color_delay3_8_s0 (
    .Q(ff_display_color_delay3[8]),
    .D(ff_display_color_delay2[8]),
    .CLK(clk85m),
    .CE(n156_4) 
);
  DFFE ff_display_color_delay3_7_s0 (
    .Q(ff_display_color_delay3[7]),
    .D(ff_display_color_delay2[7]),
    .CLK(clk85m),
    .CE(n156_4) 
);
  DFFE ff_display_color_delay3_6_s0 (
    .Q(ff_display_color_delay3[6]),
    .D(ff_display_color_delay2[6]),
    .CLK(clk85m),
    .CE(n156_4) 
);
  DFFE ff_display_color_delay3_5_s0 (
    .Q(ff_display_color_delay3[5]),
    .D(ff_display_color_delay2[5]),
    .CLK(clk85m),
    .CE(n156_4) 
);
  DFFE ff_display_color_delay3_4_s0 (
    .Q(ff_display_color_delay3[4]),
    .D(ff_display_color_delay2[4]),
    .CLK(clk85m),
    .CE(n156_4) 
);
  DFFE ff_display_color_delay3_3_s0 (
    .Q(ff_display_color_delay3[3]),
    .D(ff_display_color_delay2[3]),
    .CLK(clk85m),
    .CE(n156_4) 
);
  DFFE ff_display_color_delay3_2_s0 (
    .Q(ff_display_color_delay3[2]),
    .D(ff_display_color_delay2[2]),
    .CLK(clk85m),
    .CE(n156_4) 
);
  DFFE ff_display_color_delay3_1_s0 (
    .Q(ff_display_color_delay3[1]),
    .D(ff_display_color_delay2[1]),
    .CLK(clk85m),
    .CE(n156_4) 
);
  DFFE ff_display_color_delay3_0_s0 (
    .Q(ff_display_color_delay3[0]),
    .D(ff_display_color_delay2[0]),
    .CLK(clk85m),
    .CE(n156_4) 
);
  DFFE ff_display_color_delay4_8_s0 (
    .Q(ff_display_color_delay4[8]),
    .D(ff_display_color_delay3[8]),
    .CLK(clk85m),
    .CE(n156_4) 
);
  DFFE ff_display_color_delay4_7_s0 (
    .Q(ff_display_color_delay4[7]),
    .D(ff_display_color_delay3[7]),
    .CLK(clk85m),
    .CE(n156_4) 
);
  DFFE ff_display_color_delay4_6_s0 (
    .Q(ff_display_color_delay4[6]),
    .D(ff_display_color_delay3[6]),
    .CLK(clk85m),
    .CE(n156_4) 
);
  DFFE ff_display_color_delay4_5_s0 (
    .Q(ff_display_color_delay4[5]),
    .D(ff_display_color_delay3[5]),
    .CLK(clk85m),
    .CE(n156_4) 
);
  DFFE ff_display_color_delay4_4_s0 (
    .Q(ff_display_color_delay4[4]),
    .D(ff_display_color_delay3[4]),
    .CLK(clk85m),
    .CE(n156_4) 
);
  DFFE ff_display_color_delay4_3_s0 (
    .Q(ff_display_color_delay4[3]),
    .D(ff_display_color_delay3[3]),
    .CLK(clk85m),
    .CE(n156_4) 
);
  DFFE ff_display_color_delay4_2_s0 (
    .Q(ff_display_color_delay4[2]),
    .D(ff_display_color_delay3[2]),
    .CLK(clk85m),
    .CE(n156_4) 
);
  DFFE ff_display_color_delay4_1_s0 (
    .Q(ff_display_color_delay4[1]),
    .D(ff_display_color_delay3[1]),
    .CLK(clk85m),
    .CE(n156_4) 
);
  DFFE ff_display_color_delay4_0_s0 (
    .Q(ff_display_color_delay4[0]),
    .D(ff_display_color_delay3[0]),
    .CLK(clk85m),
    .CE(n156_4) 
);
  DFFE ff_j_5_s0 (
    .Q(ff_j[5]),
    .D(ff_display_color_delay1[2]),
    .CLK(clk85m),
    .CE(n234_3) 
);
  DFFE ff_j_4_s0 (
    .Q(ff_j[4]),
    .D(ff_display_color_delay1[1]),
    .CLK(clk85m),
    .CE(n234_3) 
);
  DFFE ff_j_3_s0 (
    .Q(ff_j[3]),
    .D(ff_display_color_delay1[0]),
    .CLK(clk85m),
    .CE(n234_3) 
);
  DFFE ff_j_2_s0 (
    .Q(ff_j[2]),
    .D(ff_display_color_delay2[2]),
    .CLK(clk85m),
    .CE(n234_3) 
);
  DFFE ff_j_1_s0 (
    .Q(ff_j[1]),
    .D(ff_display_color_delay2[1]),
    .CLK(clk85m),
    .CE(n234_3) 
);
  DFFE ff_j_0_s0 (
    .Q(ff_j[0]),
    .D(ff_display_color_delay2[0]),
    .CLK(clk85m),
    .CE(n234_3) 
);
  DFFE ff_k_5_s0 (
    .Q(ff_k[5]),
    .D(ff_display_color_delay3[2]),
    .CLK(clk85m),
    .CE(n234_3) 
);
  DFFE ff_k_4_s0 (
    .Q(ff_k[4]),
    .D(ff_display_color_delay3[1]),
    .CLK(clk85m),
    .CE(n234_3) 
);
  DFFE ff_k_3_s0 (
    .Q(ff_k[3]),
    .D(ff_display_color_delay3[0]),
    .CLK(clk85m),
    .CE(n234_3) 
);
  DFFE ff_k_2_s0 (
    .Q(ff_k[2]),
    .D(ff_display_color_delay4[2]),
    .CLK(clk85m),
    .CE(n234_3) 
);
  DFFE ff_k_1_s0 (
    .Q(ff_k[1]),
    .D(ff_display_color_delay4[1]),
    .CLK(clk85m),
    .CE(n234_3) 
);
  DFFE ff_k_0_s0 (
    .Q(ff_k[0]),
    .D(ff_display_color_delay4[0]),
    .CLK(clk85m),
    .CE(n234_3) 
);
  DFFE ff_y_4_s0 (
    .Q(ff_y[4]),
    .D(ff_display_color_delay4[7]),
    .CLK(clk85m),
    .CE(n156_4) 
);
  DFFE ff_y_3_s0 (
    .Q(ff_y[3]),
    .D(ff_display_color_delay4[6]),
    .CLK(clk85m),
    .CE(n156_4) 
);
  DFFE ff_y_2_s0 (
    .Q(ff_y[2]),
    .D(ff_display_color_delay4[5]),
    .CLK(clk85m),
    .CE(n156_4) 
);
  DFFE ff_y_1_s0 (
    .Q(ff_y[1]),
    .D(ff_display_color_delay4[4]),
    .CLK(clk85m),
    .CE(n156_4) 
);
  DFFE ff_y_0_s0 (
    .Q(ff_y[0]),
    .D(ff_display_color_delay4[3]),
    .CLK(clk85m),
    .CE(n156_4) 
);
  DFFE ff_yjk_en_s0 (
    .Q(ff_yjk_en),
    .D(ff_display_color_delay4[8]),
    .CLK(clk85m),
    .CE(n156_4) 
);
  DFFRE ff_yjk_r_4_s0 (
    .Q(ff_yjk_r[4]),
    .D(n341_6),
    .CLK(clk85m),
    .CE(n373_6),
    .RESET(w_r_4_7) 
);
  DFFRE ff_yjk_r_3_s0 (
    .Q(ff_yjk_r[3]),
    .D(n342_6),
    .CLK(clk85m),
    .CE(n373_6),
    .RESET(w_r_4_7) 
);
  DFFRE ff_yjk_r_2_s0 (
    .Q(ff_yjk_r[2]),
    .D(n343_6),
    .CLK(clk85m),
    .CE(n373_6),
    .RESET(w_r_4_7) 
);
  DFFRE ff_yjk_r_1_s0 (
    .Q(ff_yjk_r[1]),
    .D(n344_6),
    .CLK(clk85m),
    .CE(n373_6),
    .RESET(w_r_4_7) 
);
  DFFRE ff_yjk_r_0_s0 (
    .Q(ff_yjk_r[0]),
    .D(n345_6),
    .CLK(clk85m),
    .CE(n373_6),
    .RESET(w_r_4_7) 
);
  DFFRE ff_yjk_g_4_s0 (
    .Q(ff_yjk_g[4]),
    .D(n351_6),
    .CLK(clk85m),
    .CE(n373_6),
    .RESET(w_g_4_6) 
);
  DFFRE ff_yjk_g_3_s0 (
    .Q(ff_yjk_g[3]),
    .D(n352_6),
    .CLK(clk85m),
    .CE(n373_6),
    .RESET(w_g_4_6) 
);
  DFFRE ff_yjk_g_2_s0 (
    .Q(ff_yjk_g[2]),
    .D(n353_6),
    .CLK(clk85m),
    .CE(n373_6),
    .RESET(w_g_4_6) 
);
  DFFRE ff_yjk_g_1_s0 (
    .Q(ff_yjk_g[1]),
    .D(n354_6),
    .CLK(clk85m),
    .CE(n373_6),
    .RESET(w_g_4_6) 
);
  DFFRE ff_yjk_g_0_s0 (
    .Q(ff_yjk_g[0]),
    .D(n355_6),
    .CLK(clk85m),
    .CE(n373_6),
    .RESET(w_g_4_6) 
);
  DFFRE ff_yjk_b_4_s0 (
    .Q(ff_yjk_b[4]),
    .D(n361_8),
    .CLK(clk85m),
    .CE(n373_6),
    .RESET(w_b_4_4) 
);
  DFFRE ff_yjk_b_3_s0 (
    .Q(ff_yjk_b[3]),
    .D(n362_6),
    .CLK(clk85m),
    .CE(n373_6),
    .RESET(w_b_4_4) 
);
  DFFRE ff_yjk_b_2_s0 (
    .Q(ff_yjk_b[2]),
    .D(n363_6),
    .CLK(clk85m),
    .CE(n373_6),
    .RESET(w_b_4_4) 
);
  DFFRE ff_yjk_b_1_s0 (
    .Q(ff_yjk_b[1]),
    .D(n364_9),
    .CLK(clk85m),
    .CE(n373_6),
    .RESET(w_b_4_4) 
);
  DFFRE ff_yjk_b_0_s0 (
    .Q(ff_yjk_b[0]),
    .D(n365_6),
    .CLK(clk85m),
    .CE(n373_6),
    .RESET(w_b_4_4) 
);
  DFFE ff_yjk_rgb_en_s0 (
    .Q(ff_yjk_rgb_en),
    .D(ff_yjk_en),
    .CLK(clk85m),
    .CE(n373_6) 
);
  DFFC ff_display_color_oe_s0 (
    .Q(ff_display_color_oe),
    .D(n568_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_7_s0 (
    .Q(ff_display_color256[7]),
    .D(n611_3),
    .CLK(clk85m),
    .CE(n602_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_6_s0 (
    .Q(ff_display_color256[6]),
    .D(n612_3),
    .CLK(clk85m),
    .CE(n602_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_5_s0 (
    .Q(ff_display_color256[5]),
    .D(n613_3),
    .CLK(clk85m),
    .CE(n602_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_4_s0 (
    .Q(ff_display_color256[4]),
    .D(n614_3),
    .CLK(clk85m),
    .CE(n602_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_3_s0 (
    .Q(ff_display_color256[3]),
    .D(n615_3),
    .CLK(clk85m),
    .CE(n602_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_2_s0 (
    .Q(ff_display_color256[2]),
    .D(n616_3),
    .CLK(clk85m),
    .CE(n602_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_1_s0 (
    .Q(ff_display_color256[1]),
    .D(n617_3),
    .CLK(clk85m),
    .CE(n602_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_0_s0 (
    .Q(ff_display_color256[0]),
    .D(n618_4),
    .CLK(clk85m),
    .CE(n602_4),
    .CLEAR(n36_6) 
);
  DFF ff_rgb_load_s0 (
    .Q(ff_rgb_load),
    .D(n658_3),
    .CLK(clk85m) 
);
  DFFCE ff_vdp_r_7_s0 (
    .Q(w_vdp_r[7]),
    .D(n699_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_6_s0 (
    .Q(w_vdp_r[6]),
    .D(n700_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_5_s0 (
    .Q(w_vdp_r[5]),
    .D(n701_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_4_s0 (
    .Q(w_vdp_r[4]),
    .D(n702_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_3_s0 (
    .Q(w_vdp_r[3]),
    .D(n703_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_2_s0 (
    .Q(w_vdp_r[2]),
    .D(n704_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_1_s0 (
    .Q(w_vdp_r[1]),
    .D(n705_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_0_s0 (
    .Q(w_vdp_r[0]),
    .D(n706_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_7_s0 (
    .Q(w_vdp_g[7]),
    .D(n707_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_6_s0 (
    .Q(w_vdp_g[6]),
    .D(n708_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_5_s0 (
    .Q(w_vdp_g[5]),
    .D(n709_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_4_s0 (
    .Q(w_vdp_g[4]),
    .D(n710_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_3_s0 (
    .Q(w_vdp_g[3]),
    .D(n711_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_2_s0 (
    .Q(w_vdp_g[2]),
    .D(n712_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_1_s0 (
    .Q(w_vdp_g[1]),
    .D(n713_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_0_s0 (
    .Q(w_vdp_g[0]),
    .D(n714_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_7_s0 (
    .Q(w_vdp_b[7]),
    .D(n786_11),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_6_s0 (
    .Q(w_vdp_b[6]),
    .D(n787_10),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_5_s0 (
    .Q(w_vdp_b[5]),
    .D(n788_10),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_4_s0 (
    .Q(w_vdp_b[4]),
    .D(n789_5),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_3_s0 (
    .Q(w_vdp_b[3]),
    .D(n790_5),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_2_s0 (
    .Q(w_vdp_b[2]),
    .D(n791_11),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_1_s0 (
    .Q(w_vdp_b[1]),
    .D(n792_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_0_s0 (
    .Q(w_vdp_b[0]),
    .D(n793_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color_7_s1 (
    .Q(ff_display_color[7]),
    .D(n560_6),
    .CLK(clk85m),
    .CE(ff_display_color_3_9),
    .CLEAR(n36_6) 
);
defparam ff_display_color_7_s1.INIT=1'b0;
  DFFCE ff_display_color_6_s1 (
    .Q(ff_display_color[6]),
    .D(n561_6),
    .CLK(clk85m),
    .CE(ff_display_color_3_9),
    .CLEAR(n36_6) 
);
defparam ff_display_color_6_s1.INIT=1'b0;
  DFFCE ff_display_color_5_s1 (
    .Q(ff_display_color[5]),
    .D(n562_6),
    .CLK(clk85m),
    .CE(ff_display_color_3_9),
    .CLEAR(n36_6) 
);
defparam ff_display_color_5_s1.INIT=1'b0;
  DFFCE ff_display_color_4_s1 (
    .Q(ff_display_color[4]),
    .D(n563_6),
    .CLK(clk85m),
    .CE(ff_display_color_3_9),
    .CLEAR(n36_6) 
);
defparam ff_display_color_4_s1.INIT=1'b0;
  DFFCE ff_display_color_3_s1 (
    .Q(ff_display_color[3]),
    .D(n547_3),
    .CLK(clk85m),
    .CE(ff_display_color_3_9),
    .CLEAR(n36_6) 
);
defparam ff_display_color_3_s1.INIT=1'b0;
  DFFCE ff_display_color_2_s1 (
    .Q(ff_display_color[2]),
    .D(n548_3),
    .CLK(clk85m),
    .CE(ff_display_color_3_9),
    .CLEAR(n36_6) 
);
defparam ff_display_color_2_s1.INIT=1'b0;
  DFFCE ff_display_color_1_s1 (
    .Q(ff_display_color[1]),
    .D(n549_3),
    .CLK(clk85m),
    .CE(ff_display_color_3_9),
    .CLEAR(n36_6) 
);
defparam ff_display_color_1_s1.INIT=1'b0;
  DFFCE ff_display_color_0_s1 (
    .Q(ff_display_color[0]),
    .D(n550_3),
    .CLK(clk85m),
    .CE(ff_display_color_3_9),
    .CLEAR(n36_6) 
);
defparam ff_display_color_0_s1.INIT=1'b0;
  DFFCE ff_palette_num_8_s1 (
    .Q(ff_palette_num[8]),
    .D(VCC),
    .CLK(clk85m),
    .CE(n18_1),
    .CLEAR(n36_6) 
);
defparam ff_palette_num_8_s1.INIT=1'b0;
  DFFC ff_palette_num_0_s2 (
    .Q(ff_palette_num[0]),
    .D(n26_8),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_palette_num_0_s2.INIT=1'b0;
  ALU n25_s (
    .SUM(n25_1),
    .COUT(n25_2),
    .I0(ff_palette_num[1]),
    .I1(ff_palette_num[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n25_s.ALU_MODE=0;
  ALU n24_s (
    .SUM(n24_1),
    .COUT(n24_2),
    .I0(ff_palette_num[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n25_2) 
);
defparam n24_s.ALU_MODE=0;
  ALU n23_s (
    .SUM(n23_1),
    .COUT(n23_2),
    .I0(ff_palette_num[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n24_2) 
);
defparam n23_s.ALU_MODE=0;
  ALU n22_s (
    .SUM(n22_1),
    .COUT(n22_2),
    .I0(ff_palette_num[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n23_2) 
);
defparam n22_s.ALU_MODE=0;
  ALU n21_s (
    .SUM(n21_1),
    .COUT(n21_2),
    .I0(ff_palette_num[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n22_2) 
);
defparam n21_s.ALU_MODE=0;
  ALU n20_s (
    .SUM(n20_1),
    .COUT(n20_2),
    .I0(ff_palette_num[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n21_2) 
);
defparam n20_s.ALU_MODE=0;
  ALU n19_s (
    .SUM(n19_1),
    .COUT(n19_2),
    .I0(ff_palette_num[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n20_2) 
);
defparam n19_s.ALU_MODE=0;
  ALU n18_s (
    .SUM(n18_1),
    .COUT(n18_0_COUT),
    .I0(ff_palette_num[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n19_2) 
);
defparam n18_s.ALU_MODE=0;
  ALU w_r_yjk_0_s (
    .SUM(w_r_yjk[0]),
    .COUT(w_r_yjk_0_2),
    .I0(ff_y[0]),
    .I1(ff_j[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_r_yjk_0_s.ALU_MODE=0;
  ALU w_r_yjk_1_s (
    .SUM(w_r_yjk[1]),
    .COUT(w_r_yjk_1_2),
    .I0(ff_y[1]),
    .I1(ff_j[1]),
    .I3(GND),
    .CIN(w_r_yjk_0_2) 
);
defparam w_r_yjk_1_s.ALU_MODE=0;
  ALU w_r_yjk_2_s (
    .SUM(w_r_yjk[2]),
    .COUT(w_r_yjk_2_2),
    .I0(ff_y[2]),
    .I1(ff_j[2]),
    .I3(GND),
    .CIN(w_r_yjk_1_2) 
);
defparam w_r_yjk_2_s.ALU_MODE=0;
  ALU w_r_yjk_3_s (
    .SUM(w_r_yjk[3]),
    .COUT(w_r_yjk_3_2),
    .I0(ff_y[3]),
    .I1(ff_j[3]),
    .I3(GND),
    .CIN(w_r_yjk_2_2) 
);
defparam w_r_yjk_3_s.ALU_MODE=0;
  ALU w_r_yjk_4_s (
    .SUM(w_r_yjk[4]),
    .COUT(w_r_yjk_4_2),
    .I0(ff_y[4]),
    .I1(ff_j[4]),
    .I3(GND),
    .CIN(w_r_yjk_3_2) 
);
defparam w_r_yjk_4_s.ALU_MODE=0;
  ALU w_r_yjk_5_s (
    .SUM(w_r_yjk[5]),
    .COUT(w_r_yjk_5_2),
    .I0(GND),
    .I1(ff_j[5]),
    .I3(GND),
    .CIN(w_r_yjk_4_2) 
);
defparam w_r_yjk_5_s.ALU_MODE=0;
  ALU w_g_yjk_0_s (
    .SUM(w_g_yjk[0]),
    .COUT(w_g_yjk_0_2),
    .I0(ff_y[0]),
    .I1(ff_k[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_g_yjk_0_s.ALU_MODE=0;
  ALU w_g_yjk_1_s (
    .SUM(w_g_yjk[1]),
    .COUT(w_g_yjk_1_2),
    .I0(ff_y[1]),
    .I1(ff_k[1]),
    .I3(GND),
    .CIN(w_g_yjk_0_2) 
);
defparam w_g_yjk_1_s.ALU_MODE=0;
  ALU w_g_yjk_2_s (
    .SUM(w_g_yjk[2]),
    .COUT(w_g_yjk_2_2),
    .I0(ff_y[2]),
    .I1(ff_k[2]),
    .I3(GND),
    .CIN(w_g_yjk_1_2) 
);
defparam w_g_yjk_2_s.ALU_MODE=0;
  ALU w_g_yjk_3_s (
    .SUM(w_g_yjk[3]),
    .COUT(w_g_yjk_3_2),
    .I0(ff_y[3]),
    .I1(ff_k[3]),
    .I3(GND),
    .CIN(w_g_yjk_2_2) 
);
defparam w_g_yjk_3_s.ALU_MODE=0;
  ALU w_g_yjk_4_s (
    .SUM(w_g_yjk[4]),
    .COUT(w_g_yjk_4_2),
    .I0(ff_y[4]),
    .I1(ff_k[4]),
    .I3(GND),
    .CIN(w_g_yjk_3_2) 
);
defparam w_g_yjk_4_s.ALU_MODE=0;
  ALU w_g_yjk_5_s (
    .SUM(w_g_yjk[5]),
    .COUT(w_g_yjk_5_2),
    .I0(GND),
    .I1(ff_k[5]),
    .I3(GND),
    .CIN(w_g_yjk_4_2) 
);
defparam w_g_yjk_5_s.ALU_MODE=0;
  ALU w_b_jk_1_s (
    .SUM(w_b_jk[1]),
    .COUT(w_b_jk_1_2),
    .I0(ff_j[0]),
    .I1(ff_k[1]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_b_jk_1_s.ALU_MODE=0;
  ALU w_b_jk_2_s (
    .SUM(w_b_jk[2]),
    .COUT(w_b_jk_2_2),
    .I0(ff_j[1]),
    .I1(ff_k[2]),
    .I3(GND),
    .CIN(w_b_jk_1_2) 
);
defparam w_b_jk_2_s.ALU_MODE=0;
  ALU w_b_jk_3_s (
    .SUM(w_b_jk[3]),
    .COUT(w_b_jk_3_2),
    .I0(ff_j[2]),
    .I1(ff_k[3]),
    .I3(GND),
    .CIN(w_b_jk_2_2) 
);
defparam w_b_jk_3_s.ALU_MODE=0;
  ALU w_b_jk_4_s (
    .SUM(w_b_jk[4]),
    .COUT(w_b_jk_4_2),
    .I0(ff_j[3]),
    .I1(ff_k[4]),
    .I3(GND),
    .CIN(w_b_jk_3_2) 
);
defparam w_b_jk_4_s.ALU_MODE=0;
  ALU w_b_jk_5_s (
    .SUM(w_b_jk[5]),
    .COUT(w_b_jk_5_2),
    .I0(ff_j[4]),
    .I1(ff_k[5]),
    .I3(GND),
    .CIN(w_b_jk_4_2) 
);
defparam w_b_jk_5_s.ALU_MODE=0;
  ALU w_b_jk_6_s (
    .SUM(w_b_jk[6]),
    .COUT(w_b_jk_6_2),
    .I0(ff_j[5]),
    .I1(ff_k[5]),
    .I3(GND),
    .CIN(w_b_jk_5_2) 
);
defparam w_b_jk_6_s.ALU_MODE=0;
  ALU w_b_jk_7_s (
    .SUM(w_b_jk[7]),
    .COUT(w_b_jk_7_0_COUT),
    .I0(ff_j[5]),
    .I1(ff_k[5]),
    .I3(GND),
    .CIN(w_b_jk_6_2) 
);
defparam w_b_jk_7_s.ALU_MODE=0;
  ALU w_b_y_2_s (
    .SUM(w_b_y[2]),
    .COUT(w_b_y_2_3),
    .I0(ff_y[0]),
    .I1(ff_y[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_b_y_2_s.ALU_MODE=0;
  ALU w_b_y_3_s (
    .SUM(w_b_y[3]),
    .COUT(w_b_y_3_3),
    .I0(ff_y[1]),
    .I1(ff_y[3]),
    .I3(GND),
    .CIN(w_b_y_2_3) 
);
defparam w_b_y_3_s.ALU_MODE=0;
  ALU w_b_y_4_s (
    .SUM(w_b_y[4]),
    .COUT(w_b_y_4_3),
    .I0(ff_y[2]),
    .I1(ff_y[4]),
    .I3(GND),
    .CIN(w_b_y_3_3) 
);
defparam w_b_y_4_s.ALU_MODE=0;
  ALU w_b_y_5_s (
    .SUM(w_b_y[5]),
    .COUT(w_b_y_5_3),
    .I0(ff_y[3]),
    .I1(GND),
    .I3(GND),
    .CIN(w_b_y_4_3) 
);
defparam w_b_y_5_s.ALU_MODE=0;
  ALU w_b_y_6_s (
    .SUM(w_b_y[6]),
    .COUT(w_b_y[7]),
    .I0(ff_y[4]),
    .I1(GND),
    .I3(GND),
    .CIN(w_b_y_5_3) 
);
defparam w_b_y_6_s.ALU_MODE=0;
  ALU w_b_yjk_pre_0_s (
    .SUM(w_b_yjk_pre[0]),
    .COUT(w_b_yjk_pre_0_3),
    .I0(ff_y[0]),
    .I1(ff_k[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_b_yjk_pre_0_s.ALU_MODE=1;
  ALU n323_s (
    .SUM(n323_2),
    .COUT(n323_3),
    .I0(ff_y[1]),
    .I1(w_b_jk[1]),
    .I3(GND),
    .CIN(w_b_yjk_pre_0_3) 
);
defparam n323_s.ALU_MODE=1;
  ALU n322_s (
    .SUM(n322_2),
    .COUT(n322_3),
    .I0(w_b_y[2]),
    .I1(w_b_jk[2]),
    .I3(GND),
    .CIN(n323_3) 
);
defparam n322_s.ALU_MODE=1;
  ALU n321_s (
    .SUM(n321_2),
    .COUT(n321_3),
    .I0(w_b_y[3]),
    .I1(w_b_jk[3]),
    .I3(GND),
    .CIN(n322_3) 
);
defparam n321_s.ALU_MODE=1;
  ALU n320_s (
    .SUM(n320_2),
    .COUT(n320_3),
    .I0(w_b_y[4]),
    .I1(w_b_jk[4]),
    .I3(GND),
    .CIN(n321_3) 
);
defparam n320_s.ALU_MODE=1;
  ALU n319_s (
    .SUM(n319_2),
    .COUT(n319_3),
    .I0(w_b_y[5]),
    .I1(w_b_jk[5]),
    .I3(GND),
    .CIN(n320_3) 
);
defparam n319_s.ALU_MODE=1;
  ALU n318_s (
    .SUM(n318_2),
    .COUT(n318_3),
    .I0(w_b_y[6]),
    .I1(w_b_jk[6]),
    .I3(GND),
    .CIN(n319_3) 
);
defparam n318_s.ALU_MODE=1;
  ALU n317_s (
    .SUM(n317_2),
    .COUT(n317_3),
    .I0(w_b_y[7]),
    .I1(w_b_jk[7]),
    .I3(GND),
    .CIN(n318_3) 
);
defparam n317_s.ALU_MODE=1;
  ALU n316_s (
    .SUM(n316_2),
    .COUT(n316_0_COUT),
    .I0(GND),
    .I1(w_b_jk[7]),
    .I3(GND),
    .CIN(n317_3) 
);
defparam n316_s.ALU_MODE=1;
  MUX2_LUT5 n789_s3 (
    .O(n789_5),
    .I0(n789_7),
    .I1(n773_6),
    .S0(n791_9) 
);
  MUX2_LUT5 n790_s3 (
    .O(n790_5),
    .I0(n790_7),
    .I1(n774_6),
    .S0(n791_9) 
);
  INV ff_palette_num_7_s4 (
    .O(ff_palette_num_7_9),
    .I(ff_palette_num[8]) 
);
  vdp_color_palette_ram u_color_palette_ram (
    .clk85m(clk85m),
    .w_palette_valid(w_palette_valid_37),
    .ff_display_color_oe(ff_display_color_oe),
    .w_palette_b(w_palette_b_0[4:0]),
    .w_palette_r(w_palette_r_0[4:0]),
    .w_palette_g(w_palette_g_0[4:0]),
    .w_palette_num(w_palette_num_0[7:0]),
    .ff_display_color(ff_display_color[7:0]),
    .w_display_b16(w_display_b16[4:0]),
    .w_display_r16(w_display_r16[4:0]),
    .w_display_g16(w_display_g16[4:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_color_palette */
module vdp_upscan_line_buffer (
  w_even_re,
  clk85m,
  w_even_we,
  w_h_count_end_14,
  w_vdp_b,
  w_vdp_g,
  w_even_address,
  w_vdp_r,
  w_v_count,
  w_write_pos,
  w_even_q
)
;
input w_even_re;
input clk85m;
input w_even_we;
input w_h_count_end_14;
input [7:0] w_vdp_b;
input [7:0] w_vdp_g;
input [9:0] w_even_address;
input [7:0] w_vdp_r;
input [1:1] w_v_count;
input [10:10] w_write_pos;
output [23:0] w_even_q;
wire ff_re_8;
wire ff_re;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT3 ff_re_s3 (
    .F(ff_re_8),
    .I0(w_v_count[1]),
    .I1(w_write_pos[10]),
    .I2(w_h_count_end_14) 
);
defparam ff_re_s3.INIT=8'hEF;
  DFFE ff_re_s0 (
    .Q(ff_re),
    .D(w_even_re),
    .CLK(clk85m),
    .CE(ff_re_8) 
);
  SP ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],w_even_q[15:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_g[7:0],w_vdp_b[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_even_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_even_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.WRITE_MODE=2'b10;
  SP ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],w_even_q[23:16]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_r[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_even_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_even_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.WRITE_MODE=2'b10;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_upscan_line_buffer */
module vdp_upscan_line_buffer_0 (
  w_odd_re,
  clk85m,
  w_odd_we,
  w_h_count_end_14,
  w_vdp_b,
  w_vdp_g,
  w_odd_address,
  w_vdp_r,
  w_write_pos,
  w_v_count,
  w_odd_q
)
;
input w_odd_re;
input clk85m;
input w_odd_we;
input w_h_count_end_14;
input [7:0] w_vdp_b;
input [7:0] w_vdp_g;
input [9:0] w_odd_address;
input [7:0] w_vdp_r;
input [10:10] w_write_pos;
input [1:1] w_v_count;
output [23:0] w_odd_q;
wire ff_re_8;
wire ff_re;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT3 ff_re_s3 (
    .F(ff_re_8),
    .I0(w_write_pos[10]),
    .I1(w_v_count[1]),
    .I2(w_h_count_end_14) 
);
defparam ff_re_s3.INIT=8'hBF;
  DFFE ff_re_s0 (
    .Q(ff_re),
    .D(w_odd_re),
    .CLK(clk85m),
    .CE(ff_re_8) 
);
  SP ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],w_odd_q[15:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_g[7:0],w_vdp_b[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_odd_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_odd_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.WRITE_MODE=2'b10;
  SP ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],w_odd_q[23:16]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_r[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_odd_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_odd_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.WRITE_MODE=2'b10;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_upscan_line_buffer_0 */
module vdp_upscan (
  w_h_count_end_14,
  n1333_21,
  clk85m,
  w_screen_pos_x_Z,
  reg_display_adjust,
  w_h_count_0,
  w_h_count_2,
  w_h_count_3,
  w_h_count_4,
  w_h_count_5,
  w_h_count_6,
  w_h_count_7,
  w_h_count_8,
  w_h_count_9,
  w_h_count_10,
  w_h_count_11,
  w_v_count,
  w_vdp_b,
  w_vdp_g,
  w_vdp_r,
  w_upscan_r,
  w_upscan_g,
  w_upscan_b
)
;
input w_h_count_end_14;
input n1333_21;
input clk85m;
input [13:3] w_screen_pos_x_Z;
input [3:0] reg_display_adjust;
input w_h_count_0;
input w_h_count_2;
input w_h_count_3;
input w_h_count_4;
input w_h_count_5;
input w_h_count_6;
input w_h_count_7;
input w_h_count_8;
input w_h_count_9;
input w_h_count_10;
input w_h_count_11;
input [1:1] w_v_count;
input [7:0] w_vdp_b;
input [7:0] w_vdp_g;
input [7:0] w_vdp_r;
output [7:0] w_upscan_r;
output [7:0] w_upscan_g;
output [7:0] w_upscan_b;
wire w_even_re;
wire w_even_we;
wire w_odd_re;
wire w_odd_we;
wire n9_7;
wire n6_7;
wire n5_5;
wire n7_9;
wire n8_10;
wire w_write_pos_4_3;
wire w_write_pos_5_3;
wire w_write_pos_6_3;
wire w_write_pos_7_3;
wire w_write_pos_8_3;
wire w_write_pos_9_3;
wire w_write_pos_10_0_COUT;
wire w_write_pos_1_6;
wire w_write_pos_2_6;
wire w_write_pos_3_6;
wire n10_10;
wire [9:0] w_even_address;
wire [9:0] w_odd_address;
wire [10:1] w_write_pos;
wire [23:0] w_even_q;
wire [23:0] w_odd_q;
wire VCC;
wire GND;
  LUT3 w_even_address_9_s3 (
    .F(w_even_address[9]),
    .I0(w_write_pos[9]),
    .I1(w_h_count_11),
    .I2(w_v_count[1]) 
);
defparam w_even_address_9_s3.INIT=8'hCA;
  LUT3 w_even_address_8_s3 (
    .F(w_even_address[8]),
    .I0(w_write_pos[8]),
    .I1(w_h_count_10),
    .I2(w_v_count[1]) 
);
defparam w_even_address_8_s3.INIT=8'hCA;
  LUT3 w_even_address_7_s3 (
    .F(w_even_address[7]),
    .I0(w_write_pos[7]),
    .I1(w_h_count_9),
    .I2(w_v_count[1]) 
);
defparam w_even_address_7_s3.INIT=8'hCA;
  LUT3 w_even_address_6_s3 (
    .F(w_even_address[6]),
    .I0(w_write_pos[6]),
    .I1(w_h_count_8),
    .I2(w_v_count[1]) 
);
defparam w_even_address_6_s3.INIT=8'hCA;
  LUT3 w_even_address_5_s3 (
    .F(w_even_address[5]),
    .I0(w_write_pos[5]),
    .I1(w_h_count_7),
    .I2(w_v_count[1]) 
);
defparam w_even_address_5_s3.INIT=8'hCA;
  LUT3 w_even_address_4_s3 (
    .F(w_even_address[4]),
    .I0(w_write_pos[4]),
    .I1(w_h_count_6),
    .I2(w_v_count[1]) 
);
defparam w_even_address_4_s3.INIT=8'hCA;
  LUT3 w_even_address_3_s3 (
    .F(w_even_address[3]),
    .I0(w_write_pos[3]),
    .I1(w_h_count_5),
    .I2(w_v_count[1]) 
);
defparam w_even_address_3_s3.INIT=8'hCA;
  LUT3 w_even_address_2_s3 (
    .F(w_even_address[2]),
    .I0(w_write_pos[2]),
    .I1(w_h_count_4),
    .I2(w_v_count[1]) 
);
defparam w_even_address_2_s3.INIT=8'hCA;
  LUT3 w_even_address_1_s3 (
    .F(w_even_address[1]),
    .I0(w_write_pos[1]),
    .I1(w_h_count_3),
    .I2(w_v_count[1]) 
);
defparam w_even_address_1_s3.INIT=8'hCA;
  LUT3 w_even_address_0_s3 (
    .F(w_even_address[0]),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_h_count_2),
    .I2(w_v_count[1]) 
);
defparam w_even_address_0_s3.INIT=8'hCA;
  LUT2 w_even_re_s1 (
    .F(w_even_re),
    .I0(w_h_count_0),
    .I1(w_v_count[1]) 
);
defparam w_even_re_s1.INIT=4'h4;
  LUT3 w_even_we_s0 (
    .F(w_even_we),
    .I0(w_v_count[1]),
    .I1(w_write_pos[10]),
    .I2(w_h_count_end_14) 
);
defparam w_even_we_s0.INIT=8'h10;
  LUT3 w_odd_address_9_s3 (
    .F(w_odd_address[9]),
    .I0(w_write_pos[9]),
    .I1(w_h_count_11),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_9_s3.INIT=8'hAC;
  LUT3 w_odd_address_8_s3 (
    .F(w_odd_address[8]),
    .I0(w_write_pos[8]),
    .I1(w_h_count_10),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_8_s3.INIT=8'hAC;
  LUT3 w_odd_address_7_s3 (
    .F(w_odd_address[7]),
    .I0(w_write_pos[7]),
    .I1(w_h_count_9),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_7_s3.INIT=8'hAC;
  LUT3 w_odd_address_6_s3 (
    .F(w_odd_address[6]),
    .I0(w_write_pos[6]),
    .I1(w_h_count_8),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_6_s3.INIT=8'hAC;
  LUT3 w_odd_address_5_s3 (
    .F(w_odd_address[5]),
    .I0(w_write_pos[5]),
    .I1(w_h_count_7),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_5_s3.INIT=8'hAC;
  LUT3 w_odd_address_4_s3 (
    .F(w_odd_address[4]),
    .I0(w_write_pos[4]),
    .I1(w_h_count_6),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_4_s3.INIT=8'hAC;
  LUT3 w_odd_address_3_s3 (
    .F(w_odd_address[3]),
    .I0(w_write_pos[3]),
    .I1(w_h_count_5),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_3_s3.INIT=8'hAC;
  LUT3 w_odd_address_2_s3 (
    .F(w_odd_address[2]),
    .I0(w_write_pos[2]),
    .I1(w_h_count_4),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_2_s3.INIT=8'hAC;
  LUT3 w_odd_address_1_s3 (
    .F(w_odd_address[1]),
    .I0(w_write_pos[1]),
    .I1(w_h_count_3),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_1_s3.INIT=8'hAC;
  LUT3 w_odd_address_0_s3 (
    .F(w_odd_address[0]),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_h_count_2),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_0_s3.INIT=8'hAC;
  LUT2 w_odd_re_s2 (
    .F(w_odd_re),
    .I0(w_h_count_0),
    .I1(w_v_count[1]) 
);
defparam w_odd_re_s2.INIT=4'h1;
  LUT3 w_odd_we_s0 (
    .F(w_odd_we),
    .I0(w_write_pos[10]),
    .I1(w_v_count[1]),
    .I2(w_h_count_end_14) 
);
defparam w_odd_we_s0.INIT=8'h40;
  LUT3 w_upscan_r_7_s (
    .F(w_upscan_r[7]),
    .I0(w_odd_q[23]),
    .I1(w_even_q[23]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_7_s.INIT=8'hCA;
  LUT3 w_upscan_r_6_s (
    .F(w_upscan_r[6]),
    .I0(w_odd_q[22]),
    .I1(w_even_q[22]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_6_s.INIT=8'hCA;
  LUT3 w_upscan_r_5_s (
    .F(w_upscan_r[5]),
    .I0(w_odd_q[21]),
    .I1(w_even_q[21]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_5_s.INIT=8'hCA;
  LUT3 w_upscan_r_4_s (
    .F(w_upscan_r[4]),
    .I0(w_odd_q[20]),
    .I1(w_even_q[20]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_4_s.INIT=8'hCA;
  LUT3 w_upscan_r_3_s (
    .F(w_upscan_r[3]),
    .I0(w_odd_q[19]),
    .I1(w_even_q[19]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_3_s.INIT=8'hCA;
  LUT3 w_upscan_r_2_s (
    .F(w_upscan_r[2]),
    .I0(w_odd_q[18]),
    .I1(w_even_q[18]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_2_s.INIT=8'hCA;
  LUT3 w_upscan_r_1_s (
    .F(w_upscan_r[1]),
    .I0(w_odd_q[17]),
    .I1(w_even_q[17]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_1_s.INIT=8'hCA;
  LUT3 w_upscan_r_0_s (
    .F(w_upscan_r[0]),
    .I0(w_odd_q[16]),
    .I1(w_even_q[16]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_0_s.INIT=8'hCA;
  LUT3 w_upscan_g_7_s (
    .F(w_upscan_g[7]),
    .I0(w_odd_q[15]),
    .I1(w_even_q[15]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_7_s.INIT=8'hCA;
  LUT3 w_upscan_g_6_s (
    .F(w_upscan_g[6]),
    .I0(w_odd_q[14]),
    .I1(w_even_q[14]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_6_s.INIT=8'hCA;
  LUT3 w_upscan_g_5_s (
    .F(w_upscan_g[5]),
    .I0(w_odd_q[13]),
    .I1(w_even_q[13]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_5_s.INIT=8'hCA;
  LUT3 w_upscan_g_4_s (
    .F(w_upscan_g[4]),
    .I0(w_odd_q[12]),
    .I1(w_even_q[12]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_4_s.INIT=8'hCA;
  LUT3 w_upscan_g_3_s (
    .F(w_upscan_g[3]),
    .I0(w_odd_q[11]),
    .I1(w_even_q[11]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_3_s.INIT=8'hCA;
  LUT3 w_upscan_g_2_s (
    .F(w_upscan_g[2]),
    .I0(w_odd_q[10]),
    .I1(w_even_q[10]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_2_s.INIT=8'hCA;
  LUT3 w_upscan_g_1_s (
    .F(w_upscan_g[1]),
    .I0(w_odd_q[9]),
    .I1(w_even_q[9]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_1_s.INIT=8'hCA;
  LUT3 w_upscan_g_0_s (
    .F(w_upscan_g[0]),
    .I0(w_odd_q[8]),
    .I1(w_even_q[8]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_0_s.INIT=8'hCA;
  LUT3 w_upscan_b_7_s (
    .F(w_upscan_b[7]),
    .I0(w_odd_q[7]),
    .I1(w_even_q[7]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_7_s.INIT=8'hCA;
  LUT3 w_upscan_b_6_s (
    .F(w_upscan_b[6]),
    .I0(w_odd_q[6]),
    .I1(w_even_q[6]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_6_s.INIT=8'hCA;
  LUT3 w_upscan_b_5_s (
    .F(w_upscan_b[5]),
    .I0(w_odd_q[5]),
    .I1(w_even_q[5]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_5_s.INIT=8'hCA;
  LUT3 w_upscan_b_4_s (
    .F(w_upscan_b[4]),
    .I0(w_odd_q[4]),
    .I1(w_even_q[4]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_4_s.INIT=8'hCA;
  LUT3 w_upscan_b_3_s (
    .F(w_upscan_b[3]),
    .I0(w_odd_q[3]),
    .I1(w_even_q[3]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_3_s.INIT=8'hCA;
  LUT3 w_upscan_b_2_s (
    .F(w_upscan_b[2]),
    .I0(w_odd_q[2]),
    .I1(w_even_q[2]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_2_s.INIT=8'hCA;
  LUT3 w_upscan_b_1_s (
    .F(w_upscan_b[1]),
    .I0(w_odd_q[1]),
    .I1(w_even_q[1]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_1_s.INIT=8'hCA;
  LUT3 w_upscan_b_0_s (
    .F(w_upscan_b[0]),
    .I0(w_odd_q[0]),
    .I1(w_even_q[0]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_0_s.INIT=8'hCA;
  LUT2 n9_s3 (
    .F(n9_7),
    .I0(w_screen_pos_x_Z[8]),
    .I1(w_screen_pos_x_Z[9]) 
);
defparam n9_s3.INIT=4'h6;
  LUT2 n6_s3 (
    .F(n6_7),
    .I0(w_screen_pos_x_Z[12]),
    .I1(n1333_21) 
);
defparam n6_s3.INIT=4'h6;
  LUT3 n5_s2 (
    .F(n5_5),
    .I0(w_screen_pos_x_Z[12]),
    .I1(n1333_21),
    .I2(w_screen_pos_x_Z[13]) 
);
defparam n5_s2.INIT=8'h78;
  LUT4 n7_s4 (
    .F(n7_9),
    .I0(w_screen_pos_x_Z[10]),
    .I1(w_screen_pos_x_Z[8]),
    .I2(w_screen_pos_x_Z[9]),
    .I3(w_screen_pos_x_Z[11]) 
);
defparam n7_s4.INIT=16'h7F80;
  LUT3 n8_s5 (
    .F(n8_10),
    .I0(w_screen_pos_x_Z[10]),
    .I1(w_screen_pos_x_Z[8]),
    .I2(w_screen_pos_x_Z[9]) 
);
defparam n8_s5.INIT=8'h6A;
  ALU w_write_pos_4_s (
    .SUM(w_write_pos[4]),
    .COUT(w_write_pos_4_3),
    .I0(w_screen_pos_x_Z[7]),
    .I1(reg_display_adjust[3]),
    .I3(GND),
    .CIN(w_write_pos_3_6) 
);
defparam w_write_pos_4_s.ALU_MODE=0;
  ALU w_write_pos_5_s (
    .SUM(w_write_pos[5]),
    .COUT(w_write_pos_5_3),
    .I0(n10_10),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_4_3) 
);
defparam w_write_pos_5_s.ALU_MODE=0;
  ALU w_write_pos_6_s (
    .SUM(w_write_pos[6]),
    .COUT(w_write_pos_6_3),
    .I0(n9_7),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_5_3) 
);
defparam w_write_pos_6_s.ALU_MODE=0;
  ALU w_write_pos_7_s (
    .SUM(w_write_pos[7]),
    .COUT(w_write_pos_7_3),
    .I0(n8_10),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_6_3) 
);
defparam w_write_pos_7_s.ALU_MODE=0;
  ALU w_write_pos_8_s (
    .SUM(w_write_pos[8]),
    .COUT(w_write_pos_8_3),
    .I0(n7_9),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_7_3) 
);
defparam w_write_pos_8_s.ALU_MODE=0;
  ALU w_write_pos_9_s (
    .SUM(w_write_pos[9]),
    .COUT(w_write_pos_9_3),
    .I0(n6_7),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_8_3) 
);
defparam w_write_pos_9_s.ALU_MODE=0;
  ALU w_write_pos_10_s (
    .SUM(w_write_pos[10]),
    .COUT(w_write_pos_10_0_COUT),
    .I0(n5_5),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_9_3) 
);
defparam w_write_pos_10_s.ALU_MODE=0;
  ALU w_write_pos_1_s1 (
    .SUM(w_write_pos[1]),
    .COUT(w_write_pos_1_6),
    .I0(w_screen_pos_x_Z[4]),
    .I1(reg_display_adjust[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_write_pos_1_s1.ALU_MODE=1;
  ALU w_write_pos_2_s1 (
    .SUM(w_write_pos[2]),
    .COUT(w_write_pos_2_6),
    .I0(w_screen_pos_x_Z[5]),
    .I1(reg_display_adjust[1]),
    .I3(GND),
    .CIN(w_write_pos_1_6) 
);
defparam w_write_pos_2_s1.ALU_MODE=1;
  ALU w_write_pos_3_s1 (
    .SUM(w_write_pos[3]),
    .COUT(w_write_pos_3_6),
    .I0(w_screen_pos_x_Z[6]),
    .I1(reg_display_adjust[2]),
    .I3(GND),
    .CIN(w_write_pos_2_6) 
);
defparam w_write_pos_3_s1.ALU_MODE=1;
  INV n10_s5 (
    .O(n10_10),
    .I(w_screen_pos_x_Z[8]) 
);
  vdp_upscan_line_buffer u_even_line_buffer (
    .w_even_re(w_even_re),
    .clk85m(clk85m),
    .w_even_we(w_even_we),
    .w_h_count_end_14(w_h_count_end_14),
    .w_vdp_b(w_vdp_b[7:0]),
    .w_vdp_g(w_vdp_g[7:0]),
    .w_even_address(w_even_address[9:0]),
    .w_vdp_r(w_vdp_r[7:0]),
    .w_v_count(w_v_count[1]),
    .w_write_pos(w_write_pos[10]),
    .w_even_q(w_even_q[23:0])
);
  vdp_upscan_line_buffer_0 u_odd_line_buffer (
    .w_odd_re(w_odd_re),
    .clk85m(clk85m),
    .w_odd_we(w_odd_we),
    .w_h_count_end_14(w_h_count_end_14),
    .w_vdp_b(w_vdp_b[7:0]),
    .w_vdp_g(w_vdp_g[7:0]),
    .w_odd_address(w_odd_address[9:0]),
    .w_vdp_r(w_vdp_r[7:0]),
    .w_write_pos(w_write_pos[10]),
    .w_v_count(w_v_count[1]),
    .w_odd_q(w_odd_q[23:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_upscan */
module vdp_video_ram_line_buffer (
  clk85m,
  n87,
  n86,
  n85,
  n84,
  n83,
  n82,
  n81,
  n80,
  n79,
  n78,
  ff_we_even,
  ff_re,
  ff_d,
  ff_address_even,
  out_e,
  ff_imem_14920_DIAREG_G
)
;
input clk85m;
input n87;
input n86;
input n85;
input n84;
input n83;
input n82;
input n81;
input n80;
input n79;
input n78;
input ff_we_even;
input ff_re;
input [23:0] ff_d;
input [9:0] ff_address_even;
output [23:0] out_e;
output [23:0] ff_imem_14920_DIAREG_G;
wire ff_imem_n29_DOAL_G_0_12;
wire ff_q_22_8;
wire ff_q_21_8;
wire ff_q_20_8;
wire ff_q_19_8;
wire ff_q_18_8;
wire ff_q_17_8;
wire ff_q_16_8;
wire ff_q_15_8;
wire ff_q_14_8;
wire ff_q_13_8;
wire ff_q_12_8;
wire ff_q_11_8;
wire ff_q_10_8;
wire ff_q_9_8;
wire ff_q_8_8;
wire ff_q_7_8;
wire ff_q_6_8;
wire ff_q_5_8;
wire ff_q_4_8;
wire ff_q_3_8;
wire ff_q_2_8;
wire ff_q_1_8;
wire ff_q_0_8;
wire ff_q_23_8;
wire ff_imem_n29_DOAL_G_0_13;
wire ff_imem_n29_DOAL_G_0_14;
wire ff_imem_n29_DOAL_G_0_15;
wire ff_imem_n29_DOAL_G_0_16;
wire ff_imem_n29_DOAL_G_0_17;
wire ff_imem_n29_DOAL_G_0_18;
wire ff_imem_n29_DOAL_G_0_19;
wire ff_imem_14920_REDUCAREG_G;
wire n14_1;
wire n15_1;
wire n16_1;
wire n17_1;
wire n18_1;
wire n19_1;
wire n20_1;
wire n21_1;
wire n22_1;
wire n23_1;
wire n24_1;
wire n25_1;
wire n26_1;
wire n27_1;
wire n28_1;
wire n29_1;
wire n6_2;
wire n7_1;
wire n8_1;
wire n9_1;
wire n10_1;
wire n11_1;
wire n12_1;
wire n13_1;
wire [23:0] ff_q;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT2 ff_imem_n29_DOAL_G_0_s10 (
    .F(ff_imem_n29_DOAL_G_0_12),
    .I0(ff_imem_n29_DOAL_G_0_13),
    .I1(ff_imem_n29_DOAL_G_0_14) 
);
defparam ff_imem_n29_DOAL_G_0_s10.INIT=4'h8;
  LUT3 ff_q_22_s3 (
    .F(ff_q_22_8),
    .I0(n7_1),
    .I1(ff_imem_14920_DIAREG_G[22]),
    .I2(ff_imem_14920_REDUCAREG_G) 
);
defparam ff_q_22_s3.INIT=8'h35;
  LUT3 ff_q_21_s3 (
    .F(ff_q_21_8),
    .I0(n8_1),
    .I1(ff_imem_14920_DIAREG_G[21]),
    .I2(ff_imem_14920_REDUCAREG_G) 
);
defparam ff_q_21_s3.INIT=8'h35;
  LUT3 ff_q_20_s3 (
    .F(ff_q_20_8),
    .I0(n9_1),
    .I1(ff_imem_14920_DIAREG_G[20]),
    .I2(ff_imem_14920_REDUCAREG_G) 
);
defparam ff_q_20_s3.INIT=8'h35;
  LUT3 ff_q_19_s3 (
    .F(ff_q_19_8),
    .I0(n10_1),
    .I1(ff_imem_14920_DIAREG_G[19]),
    .I2(ff_imem_14920_REDUCAREG_G) 
);
defparam ff_q_19_s3.INIT=8'h35;
  LUT3 ff_q_18_s3 (
    .F(ff_q_18_8),
    .I0(n11_1),
    .I1(ff_imem_14920_DIAREG_G[18]),
    .I2(ff_imem_14920_REDUCAREG_G) 
);
defparam ff_q_18_s3.INIT=8'h35;
  LUT3 ff_q_17_s3 (
    .F(ff_q_17_8),
    .I0(n12_1),
    .I1(ff_imem_14920_DIAREG_G[17]),
    .I2(ff_imem_14920_REDUCAREG_G) 
);
defparam ff_q_17_s3.INIT=8'h35;
  LUT3 ff_q_16_s3 (
    .F(ff_q_16_8),
    .I0(n13_1),
    .I1(ff_imem_14920_DIAREG_G[16]),
    .I2(ff_imem_14920_REDUCAREG_G) 
);
defparam ff_q_16_s3.INIT=8'h35;
  LUT3 ff_q_15_s3 (
    .F(ff_q_15_8),
    .I0(n14_1),
    .I1(ff_imem_14920_DIAREG_G[15]),
    .I2(ff_imem_14920_REDUCAREG_G) 
);
defparam ff_q_15_s3.INIT=8'h35;
  LUT3 ff_q_14_s3 (
    .F(ff_q_14_8),
    .I0(n15_1),
    .I1(ff_imem_14920_DIAREG_G[14]),
    .I2(ff_imem_14920_REDUCAREG_G) 
);
defparam ff_q_14_s3.INIT=8'h35;
  LUT3 ff_q_13_s3 (
    .F(ff_q_13_8),
    .I0(n16_1),
    .I1(ff_imem_14920_DIAREG_G[13]),
    .I2(ff_imem_14920_REDUCAREG_G) 
);
defparam ff_q_13_s3.INIT=8'h35;
  LUT3 ff_q_12_s3 (
    .F(ff_q_12_8),
    .I0(n17_1),
    .I1(ff_imem_14920_DIAREG_G[12]),
    .I2(ff_imem_14920_REDUCAREG_G) 
);
defparam ff_q_12_s3.INIT=8'h35;
  LUT3 ff_q_11_s3 (
    .F(ff_q_11_8),
    .I0(n18_1),
    .I1(ff_imem_14920_DIAREG_G[11]),
    .I2(ff_imem_14920_REDUCAREG_G) 
);
defparam ff_q_11_s3.INIT=8'h35;
  LUT3 ff_q_10_s3 (
    .F(ff_q_10_8),
    .I0(n19_1),
    .I1(ff_imem_14920_DIAREG_G[10]),
    .I2(ff_imem_14920_REDUCAREG_G) 
);
defparam ff_q_10_s3.INIT=8'h35;
  LUT3 ff_q_9_s3 (
    .F(ff_q_9_8),
    .I0(n20_1),
    .I1(ff_imem_14920_DIAREG_G[9]),
    .I2(ff_imem_14920_REDUCAREG_G) 
);
defparam ff_q_9_s3.INIT=8'h35;
  LUT3 ff_q_8_s3 (
    .F(ff_q_8_8),
    .I0(n21_1),
    .I1(ff_imem_14920_DIAREG_G[8]),
    .I2(ff_imem_14920_REDUCAREG_G) 
);
defparam ff_q_8_s3.INIT=8'h35;
  LUT3 ff_q_7_s3 (
    .F(ff_q_7_8),
    .I0(n22_1),
    .I1(ff_imem_14920_DIAREG_G[7]),
    .I2(ff_imem_14920_REDUCAREG_G) 
);
defparam ff_q_7_s3.INIT=8'h35;
  LUT3 ff_q_6_s3 (
    .F(ff_q_6_8),
    .I0(n23_1),
    .I1(ff_imem_14920_DIAREG_G[6]),
    .I2(ff_imem_14920_REDUCAREG_G) 
);
defparam ff_q_6_s3.INIT=8'h35;
  LUT3 ff_q_5_s3 (
    .F(ff_q_5_8),
    .I0(n24_1),
    .I1(ff_imem_14920_DIAREG_G[5]),
    .I2(ff_imem_14920_REDUCAREG_G) 
);
defparam ff_q_5_s3.INIT=8'h35;
  LUT3 ff_q_4_s3 (
    .F(ff_q_4_8),
    .I0(n25_1),
    .I1(ff_imem_14920_DIAREG_G[4]),
    .I2(ff_imem_14920_REDUCAREG_G) 
);
defparam ff_q_4_s3.INIT=8'h35;
  LUT3 ff_q_3_s3 (
    .F(ff_q_3_8),
    .I0(n26_1),
    .I1(ff_imem_14920_DIAREG_G[3]),
    .I2(ff_imem_14920_REDUCAREG_G) 
);
defparam ff_q_3_s3.INIT=8'h35;
  LUT3 ff_q_2_s3 (
    .F(ff_q_2_8),
    .I0(n27_1),
    .I1(ff_imem_14920_DIAREG_G[2]),
    .I2(ff_imem_14920_REDUCAREG_G) 
);
defparam ff_q_2_s3.INIT=8'h35;
  LUT3 ff_q_1_s3 (
    .F(ff_q_1_8),
    .I0(n28_1),
    .I1(ff_imem_14920_DIAREG_G[1]),
    .I2(ff_imem_14920_REDUCAREG_G) 
);
defparam ff_q_1_s3.INIT=8'h35;
  LUT3 ff_q_0_s3 (
    .F(ff_q_0_8),
    .I0(ff_imem_14920_DIAREG_G[0]),
    .I1(n29_1),
    .I2(ff_imem_14920_REDUCAREG_G) 
);
defparam ff_q_0_s3.INIT=8'h53;
  LUT3 ff_q_23_s3 (
    .F(ff_q_23_8),
    .I0(n6_2),
    .I1(ff_imem_14920_DIAREG_G[23]),
    .I2(ff_imem_14920_REDUCAREG_G) 
);
defparam ff_q_23_s3.INIT=8'h35;
  LUT4 ff_imem_n29_DOAL_G_0_s11 (
    .F(ff_imem_n29_DOAL_G_0_13),
    .I0(ff_we_even),
    .I1(ff_imem_n29_DOAL_G_0_15),
    .I2(ff_imem_n29_DOAL_G_0_16),
    .I3(ff_imem_n29_DOAL_G_0_17) 
);
defparam ff_imem_n29_DOAL_G_0_s11.INIT=16'h8000;
  LUT4 ff_imem_n29_DOAL_G_0_s12 (
    .F(ff_imem_n29_DOAL_G_0_14),
    .I0(ff_address_even[8]),
    .I1(n79),
    .I2(ff_imem_n29_DOAL_G_0_18),
    .I3(ff_imem_n29_DOAL_G_0_19) 
);
defparam ff_imem_n29_DOAL_G_0_s12.INIT=16'h9000;
  LUT4 ff_imem_n29_DOAL_G_0_s13 (
    .F(ff_imem_n29_DOAL_G_0_15),
    .I0(ff_address_even[0]),
    .I1(n87),
    .I2(ff_address_even[6]),
    .I3(n81) 
);
defparam ff_imem_n29_DOAL_G_0_s13.INIT=16'h9009;
  LUT4 ff_imem_n29_DOAL_G_0_s14 (
    .F(ff_imem_n29_DOAL_G_0_16),
    .I0(ff_address_even[2]),
    .I1(n85),
    .I2(ff_address_even[7]),
    .I3(n80) 
);
defparam ff_imem_n29_DOAL_G_0_s14.INIT=16'h9009;
  LUT4 ff_imem_n29_DOAL_G_0_s15 (
    .F(ff_imem_n29_DOAL_G_0_17),
    .I0(n83),
    .I1(ff_address_even[4]),
    .I2(ff_address_even[9]),
    .I3(n78) 
);
defparam ff_imem_n29_DOAL_G_0_s15.INIT=16'hB00B;
  LUT4 ff_imem_n29_DOAL_G_0_s16 (
    .F(ff_imem_n29_DOAL_G_0_18),
    .I0(ff_address_even[4]),
    .I1(n83),
    .I2(ff_address_even[5]),
    .I3(n82) 
);
defparam ff_imem_n29_DOAL_G_0_s16.INIT=16'hB00B;
  LUT4 ff_imem_n29_DOAL_G_0_s17 (
    .F(ff_imem_n29_DOAL_G_0_19),
    .I0(ff_address_even[1]),
    .I1(n86),
    .I2(ff_address_even[3]),
    .I3(n84) 
);
defparam ff_imem_n29_DOAL_G_0_s17.INIT=16'h9009;
  DFF ff_q_out_23_s0 (
    .Q(out_e[23]),
    .D(ff_q[23]),
    .CLK(clk85m) 
);
  DFF ff_q_out_22_s0 (
    .Q(out_e[22]),
    .D(ff_q[22]),
    .CLK(clk85m) 
);
  DFF ff_q_out_21_s0 (
    .Q(out_e[21]),
    .D(ff_q[21]),
    .CLK(clk85m) 
);
  DFF ff_q_out_20_s0 (
    .Q(out_e[20]),
    .D(ff_q[20]),
    .CLK(clk85m) 
);
  DFF ff_q_out_19_s0 (
    .Q(out_e[19]),
    .D(ff_q[19]),
    .CLK(clk85m) 
);
  DFF ff_q_out_18_s0 (
    .Q(out_e[18]),
    .D(ff_q[18]),
    .CLK(clk85m) 
);
  DFF ff_q_out_17_s0 (
    .Q(out_e[17]),
    .D(ff_q[17]),
    .CLK(clk85m) 
);
  DFF ff_q_out_16_s0 (
    .Q(out_e[16]),
    .D(ff_q[16]),
    .CLK(clk85m) 
);
  DFF ff_q_out_15_s0 (
    .Q(out_e[15]),
    .D(ff_q[15]),
    .CLK(clk85m) 
);
  DFF ff_q_out_14_s0 (
    .Q(out_e[14]),
    .D(ff_q[14]),
    .CLK(clk85m) 
);
  DFF ff_q_out_13_s0 (
    .Q(out_e[13]),
    .D(ff_q[13]),
    .CLK(clk85m) 
);
  DFF ff_q_out_12_s0 (
    .Q(out_e[12]),
    .D(ff_q[12]),
    .CLK(clk85m) 
);
  DFF ff_q_out_11_s0 (
    .Q(out_e[11]),
    .D(ff_q[11]),
    .CLK(clk85m) 
);
  DFF ff_q_out_10_s0 (
    .Q(out_e[10]),
    .D(ff_q[10]),
    .CLK(clk85m) 
);
  DFF ff_q_out_9_s0 (
    .Q(out_e[9]),
    .D(ff_q[9]),
    .CLK(clk85m) 
);
  DFF ff_q_out_8_s0 (
    .Q(out_e[8]),
    .D(ff_q[8]),
    .CLK(clk85m) 
);
  DFF ff_q_out_7_s0 (
    .Q(out_e[7]),
    .D(ff_q[7]),
    .CLK(clk85m) 
);
  DFF ff_q_out_6_s0 (
    .Q(out_e[6]),
    .D(ff_q[6]),
    .CLK(clk85m) 
);
  DFF ff_q_out_5_s0 (
    .Q(out_e[5]),
    .D(ff_q[5]),
    .CLK(clk85m) 
);
  DFF ff_q_out_4_s0 (
    .Q(out_e[4]),
    .D(ff_q[4]),
    .CLK(clk85m) 
);
  DFF ff_q_out_3_s0 (
    .Q(out_e[3]),
    .D(ff_q[3]),
    .CLK(clk85m) 
);
  DFF ff_q_out_2_s0 (
    .Q(out_e[2]),
    .D(ff_q[2]),
    .CLK(clk85m) 
);
  DFF ff_q_out_1_s0 (
    .Q(out_e[1]),
    .D(ff_q[1]),
    .CLK(clk85m) 
);
  DFF ff_q_out_0_s0 (
    .Q(out_e[0]),
    .D(ff_q[0]),
    .CLK(clk85m) 
);
  DFF ff_imem_14920_REDUCAREG_G_s (
    .Q(ff_imem_14920_REDUCAREG_G),
    .D(ff_imem_n29_DOAL_G_0_12),
    .CLK(clk85m) 
);
  DFF ff_imem_14920_DIAREG_G_0_s (
    .Q(ff_imem_14920_DIAREG_G[0]),
    .D(ff_d[0]),
    .CLK(clk85m) 
);
  DFF ff_imem_14920_DIAREG_G_1_s (
    .Q(ff_imem_14920_DIAREG_G[1]),
    .D(ff_d[1]),
    .CLK(clk85m) 
);
  DFF ff_imem_14920_DIAREG_G_2_s (
    .Q(ff_imem_14920_DIAREG_G[2]),
    .D(ff_d[2]),
    .CLK(clk85m) 
);
  DFF ff_imem_14920_DIAREG_G_3_s (
    .Q(ff_imem_14920_DIAREG_G[3]),
    .D(ff_d[3]),
    .CLK(clk85m) 
);
  DFF ff_imem_14920_DIAREG_G_4_s (
    .Q(ff_imem_14920_DIAREG_G[4]),
    .D(ff_d[4]),
    .CLK(clk85m) 
);
  DFF ff_imem_14920_DIAREG_G_5_s (
    .Q(ff_imem_14920_DIAREG_G[5]),
    .D(ff_d[5]),
    .CLK(clk85m) 
);
  DFF ff_imem_14920_DIAREG_G_6_s (
    .Q(ff_imem_14920_DIAREG_G[6]),
    .D(ff_d[6]),
    .CLK(clk85m) 
);
  DFF ff_imem_14920_DIAREG_G_7_s (
    .Q(ff_imem_14920_DIAREG_G[7]),
    .D(ff_d[7]),
    .CLK(clk85m) 
);
  DFF ff_imem_14920_DIAREG_G_8_s (
    .Q(ff_imem_14920_DIAREG_G[8]),
    .D(ff_d[8]),
    .CLK(clk85m) 
);
  DFF ff_imem_14920_DIAREG_G_9_s (
    .Q(ff_imem_14920_DIAREG_G[9]),
    .D(ff_d[9]),
    .CLK(clk85m) 
);
  DFF ff_imem_14920_DIAREG_G_10_s (
    .Q(ff_imem_14920_DIAREG_G[10]),
    .D(ff_d[10]),
    .CLK(clk85m) 
);
  DFF ff_imem_14920_DIAREG_G_11_s (
    .Q(ff_imem_14920_DIAREG_G[11]),
    .D(ff_d[11]),
    .CLK(clk85m) 
);
  DFF ff_imem_14920_DIAREG_G_12_s (
    .Q(ff_imem_14920_DIAREG_G[12]),
    .D(ff_d[12]),
    .CLK(clk85m) 
);
  DFF ff_imem_14920_DIAREG_G_13_s (
    .Q(ff_imem_14920_DIAREG_G[13]),
    .D(ff_d[13]),
    .CLK(clk85m) 
);
  DFF ff_imem_14920_DIAREG_G_14_s (
    .Q(ff_imem_14920_DIAREG_G[14]),
    .D(ff_d[14]),
    .CLK(clk85m) 
);
  DFF ff_imem_14920_DIAREG_G_15_s (
    .Q(ff_imem_14920_DIAREG_G[15]),
    .D(ff_d[15]),
    .CLK(clk85m) 
);
  DFF ff_imem_14920_DIAREG_G_16_s (
    .Q(ff_imem_14920_DIAREG_G[16]),
    .D(ff_d[16]),
    .CLK(clk85m) 
);
  DFF ff_imem_14920_DIAREG_G_17_s (
    .Q(ff_imem_14920_DIAREG_G[17]),
    .D(ff_d[17]),
    .CLK(clk85m) 
);
  DFF ff_imem_14920_DIAREG_G_18_s (
    .Q(ff_imem_14920_DIAREG_G[18]),
    .D(ff_d[18]),
    .CLK(clk85m) 
);
  DFF ff_imem_14920_DIAREG_G_19_s (
    .Q(ff_imem_14920_DIAREG_G[19]),
    .D(ff_d[19]),
    .CLK(clk85m) 
);
  DFF ff_imem_14920_DIAREG_G_20_s (
    .Q(ff_imem_14920_DIAREG_G[20]),
    .D(ff_d[20]),
    .CLK(clk85m) 
);
  DFF ff_imem_14920_DIAREG_G_21_s (
    .Q(ff_imem_14920_DIAREG_G[21]),
    .D(ff_d[21]),
    .CLK(clk85m) 
);
  DFF ff_imem_14920_DIAREG_G_22_s (
    .Q(ff_imem_14920_DIAREG_G[22]),
    .D(ff_d[22]),
    .CLK(clk85m) 
);
  DFF ff_imem_14920_DIAREG_G_23_s (
    .Q(ff_imem_14920_DIAREG_G[23]),
    .D(ff_d[23]),
    .CLK(clk85m) 
);
  DFFR ff_q_22_s1 (
    .Q(ff_q[22]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_22_8) 
);
  DFFR ff_q_21_s1 (
    .Q(ff_q[21]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_21_8) 
);
  DFFR ff_q_20_s1 (
    .Q(ff_q[20]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_20_8) 
);
  DFFR ff_q_19_s1 (
    .Q(ff_q[19]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_19_8) 
);
  DFFR ff_q_18_s1 (
    .Q(ff_q[18]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_18_8) 
);
  DFFR ff_q_17_s1 (
    .Q(ff_q[17]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_17_8) 
);
  DFFR ff_q_16_s1 (
    .Q(ff_q[16]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_16_8) 
);
  DFFR ff_q_15_s1 (
    .Q(ff_q[15]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_15_8) 
);
  DFFR ff_q_14_s1 (
    .Q(ff_q[14]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_14_8) 
);
  DFFR ff_q_13_s1 (
    .Q(ff_q[13]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_13_8) 
);
  DFFR ff_q_12_s1 (
    .Q(ff_q[12]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_12_8) 
);
  DFFR ff_q_11_s1 (
    .Q(ff_q[11]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_11_8) 
);
  DFFR ff_q_10_s1 (
    .Q(ff_q[10]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_10_8) 
);
  DFFR ff_q_9_s1 (
    .Q(ff_q[9]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_9_8) 
);
  DFFR ff_q_8_s1 (
    .Q(ff_q[8]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_8_8) 
);
  DFFR ff_q_7_s1 (
    .Q(ff_q[7]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_7_8) 
);
  DFFR ff_q_6_s1 (
    .Q(ff_q[6]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_6_8) 
);
  DFFR ff_q_5_s1 (
    .Q(ff_q[5]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_5_8) 
);
  DFFR ff_q_4_s1 (
    .Q(ff_q[4]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_4_8) 
);
  DFFR ff_q_3_s1 (
    .Q(ff_q[3]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_3_8) 
);
  DFFR ff_q_2_s1 (
    .Q(ff_q[2]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_2_8) 
);
  DFFR ff_q_1_s1 (
    .Q(ff_q[1]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_1_8) 
);
  DFFR ff_q_0_s1 (
    .Q(ff_q[0]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_0_8) 
);
  DFFR ff_q_23_s1 (
    .Q(ff_q[23]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_23_8) 
);
  SDPB ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],n14_1,n15_1,n16_1,n17_1,n18_1,n19_1,n20_1,n21_1,n22_1,n23_1,n24_1,n25_1,n26_1,n27_1,n28_1,n29_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[15:0]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_even[9:0],GND,GND,VCC,VCC}),
    .ADB({n78,n79,n80,n81,n82,n83,n84,n85,n86,n87,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_even),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_1=3'b000;
  SDPB ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],n6_2,n7_1,n8_1,n9_1,n10_1,n11_1,n12_1,n13_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[23:16]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_even[9:0],GND,GND,VCC,VCC}),
    .ADB({n78,n79,n80,n81,n82,n83,n84,n85,n86,n87,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_even),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_1=3'b000;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_ram_line_buffer */
module vdp_video_ram_line_buffer_0 (
  clk85m,
  n98,
  n97,
  n96,
  n95,
  n94,
  n93,
  n92,
  n91,
  n90,
  n89,
  ff_we_odd,
  ff_re,
  ff_d,
  ff_address_odd,
  ff_imem_14920_DIAREG_G,
  out_o
)
;
input clk85m;
input n98;
input n97;
input n96;
input n95;
input n94;
input n93;
input n92;
input n91;
input n90;
input n89;
input ff_we_odd;
input ff_re;
input [23:0] ff_d;
input [9:0] ff_address_odd;
input [23:0] ff_imem_14920_DIAREG_G;
output [23:0] out_o;
wire ff_imem_n29_DOAL_G_0_12;
wire ff_q_22_8;
wire ff_q_21_8;
wire ff_q_20_8;
wire ff_q_19_8;
wire ff_q_18_8;
wire ff_q_17_8;
wire ff_q_16_8;
wire ff_q_15_8;
wire ff_q_14_8;
wire ff_q_13_8;
wire ff_q_12_8;
wire ff_q_11_8;
wire ff_q_10_8;
wire ff_q_9_8;
wire ff_q_8_8;
wire ff_q_7_8;
wire ff_q_6_8;
wire ff_q_5_8;
wire ff_q_4_8;
wire ff_q_3_8;
wire ff_q_2_8;
wire ff_q_1_8;
wire ff_q_0_8;
wire ff_q_23_8;
wire ff_imem_n29_DOAL_G_0_13;
wire ff_imem_n29_DOAL_G_0_14;
wire ff_imem_n29_DOAL_G_0_15;
wire ff_imem_n29_DOAL_G_0_16;
wire ff_imem_n29_DOAL_G_0_17;
wire ff_imem_n29_DOAL_G_0_18;
wire ff_imem_n29_DOAL_G_0_19;
wire ff_imem_15021_REDUCAREG_G;
wire n14_1;
wire n15_1;
wire n16_1;
wire n17_1;
wire n18_1;
wire n19_1;
wire n20_1;
wire n21_1;
wire n22_1;
wire n23_1;
wire n24_1;
wire n25_1;
wire n26_1;
wire n27_1;
wire n28_1;
wire n29_1;
wire n6_2;
wire n7_1;
wire n8_1;
wire n9_1;
wire n10_1;
wire n11_1;
wire n12_1;
wire n13_1;
wire [23:0] ff_q;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT4 ff_imem_n29_DOAL_G_0_s10 (
    .F(ff_imem_n29_DOAL_G_0_12),
    .I0(ff_imem_n29_DOAL_G_0_13),
    .I1(ff_imem_n29_DOAL_G_0_14),
    .I2(ff_imem_n29_DOAL_G_0_15),
    .I3(ff_imem_n29_DOAL_G_0_16) 
);
defparam ff_imem_n29_DOAL_G_0_s10.INIT=16'h8000;
  LUT3 ff_q_22_s3 (
    .F(ff_q_22_8),
    .I0(n7_1),
    .I1(ff_imem_14920_DIAREG_G[22]),
    .I2(ff_imem_15021_REDUCAREG_G) 
);
defparam ff_q_22_s3.INIT=8'h35;
  LUT3 ff_q_21_s3 (
    .F(ff_q_21_8),
    .I0(n8_1),
    .I1(ff_imem_14920_DIAREG_G[21]),
    .I2(ff_imem_15021_REDUCAREG_G) 
);
defparam ff_q_21_s3.INIT=8'h35;
  LUT3 ff_q_20_s3 (
    .F(ff_q_20_8),
    .I0(n9_1),
    .I1(ff_imem_14920_DIAREG_G[20]),
    .I2(ff_imem_15021_REDUCAREG_G) 
);
defparam ff_q_20_s3.INIT=8'h35;
  LUT3 ff_q_19_s3 (
    .F(ff_q_19_8),
    .I0(n10_1),
    .I1(ff_imem_14920_DIAREG_G[19]),
    .I2(ff_imem_15021_REDUCAREG_G) 
);
defparam ff_q_19_s3.INIT=8'h35;
  LUT3 ff_q_18_s3 (
    .F(ff_q_18_8),
    .I0(n11_1),
    .I1(ff_imem_14920_DIAREG_G[18]),
    .I2(ff_imem_15021_REDUCAREG_G) 
);
defparam ff_q_18_s3.INIT=8'h35;
  LUT3 ff_q_17_s3 (
    .F(ff_q_17_8),
    .I0(n12_1),
    .I1(ff_imem_14920_DIAREG_G[17]),
    .I2(ff_imem_15021_REDUCAREG_G) 
);
defparam ff_q_17_s3.INIT=8'h35;
  LUT3 ff_q_16_s3 (
    .F(ff_q_16_8),
    .I0(n13_1),
    .I1(ff_imem_14920_DIAREG_G[16]),
    .I2(ff_imem_15021_REDUCAREG_G) 
);
defparam ff_q_16_s3.INIT=8'h35;
  LUT3 ff_q_15_s3 (
    .F(ff_q_15_8),
    .I0(n14_1),
    .I1(ff_imem_14920_DIAREG_G[15]),
    .I2(ff_imem_15021_REDUCAREG_G) 
);
defparam ff_q_15_s3.INIT=8'h35;
  LUT3 ff_q_14_s3 (
    .F(ff_q_14_8),
    .I0(n15_1),
    .I1(ff_imem_14920_DIAREG_G[14]),
    .I2(ff_imem_15021_REDUCAREG_G) 
);
defparam ff_q_14_s3.INIT=8'h35;
  LUT3 ff_q_13_s3 (
    .F(ff_q_13_8),
    .I0(n16_1),
    .I1(ff_imem_14920_DIAREG_G[13]),
    .I2(ff_imem_15021_REDUCAREG_G) 
);
defparam ff_q_13_s3.INIT=8'h35;
  LUT3 ff_q_12_s3 (
    .F(ff_q_12_8),
    .I0(n17_1),
    .I1(ff_imem_14920_DIAREG_G[12]),
    .I2(ff_imem_15021_REDUCAREG_G) 
);
defparam ff_q_12_s3.INIT=8'h35;
  LUT3 ff_q_11_s3 (
    .F(ff_q_11_8),
    .I0(n18_1),
    .I1(ff_imem_14920_DIAREG_G[11]),
    .I2(ff_imem_15021_REDUCAREG_G) 
);
defparam ff_q_11_s3.INIT=8'h35;
  LUT3 ff_q_10_s3 (
    .F(ff_q_10_8),
    .I0(n19_1),
    .I1(ff_imem_14920_DIAREG_G[10]),
    .I2(ff_imem_15021_REDUCAREG_G) 
);
defparam ff_q_10_s3.INIT=8'h35;
  LUT3 ff_q_9_s3 (
    .F(ff_q_9_8),
    .I0(n20_1),
    .I1(ff_imem_14920_DIAREG_G[9]),
    .I2(ff_imem_15021_REDUCAREG_G) 
);
defparam ff_q_9_s3.INIT=8'h35;
  LUT3 ff_q_8_s3 (
    .F(ff_q_8_8),
    .I0(n21_1),
    .I1(ff_imem_14920_DIAREG_G[8]),
    .I2(ff_imem_15021_REDUCAREG_G) 
);
defparam ff_q_8_s3.INIT=8'h35;
  LUT3 ff_q_7_s3 (
    .F(ff_q_7_8),
    .I0(n22_1),
    .I1(ff_imem_14920_DIAREG_G[7]),
    .I2(ff_imem_15021_REDUCAREG_G) 
);
defparam ff_q_7_s3.INIT=8'h35;
  LUT3 ff_q_6_s3 (
    .F(ff_q_6_8),
    .I0(n23_1),
    .I1(ff_imem_14920_DIAREG_G[6]),
    .I2(ff_imem_15021_REDUCAREG_G) 
);
defparam ff_q_6_s3.INIT=8'h35;
  LUT3 ff_q_5_s3 (
    .F(ff_q_5_8),
    .I0(n24_1),
    .I1(ff_imem_14920_DIAREG_G[5]),
    .I2(ff_imem_15021_REDUCAREG_G) 
);
defparam ff_q_5_s3.INIT=8'h35;
  LUT3 ff_q_4_s3 (
    .F(ff_q_4_8),
    .I0(n25_1),
    .I1(ff_imem_14920_DIAREG_G[4]),
    .I2(ff_imem_15021_REDUCAREG_G) 
);
defparam ff_q_4_s3.INIT=8'h35;
  LUT3 ff_q_3_s3 (
    .F(ff_q_3_8),
    .I0(n26_1),
    .I1(ff_imem_14920_DIAREG_G[3]),
    .I2(ff_imem_15021_REDUCAREG_G) 
);
defparam ff_q_3_s3.INIT=8'h35;
  LUT3 ff_q_2_s3 (
    .F(ff_q_2_8),
    .I0(n27_1),
    .I1(ff_imem_14920_DIAREG_G[2]),
    .I2(ff_imem_15021_REDUCAREG_G) 
);
defparam ff_q_2_s3.INIT=8'h35;
  LUT3 ff_q_1_s3 (
    .F(ff_q_1_8),
    .I0(n28_1),
    .I1(ff_imem_14920_DIAREG_G[1]),
    .I2(ff_imem_15021_REDUCAREG_G) 
);
defparam ff_q_1_s3.INIT=8'h35;
  LUT3 ff_q_0_s3 (
    .F(ff_q_0_8),
    .I0(n29_1),
    .I1(ff_imem_14920_DIAREG_G[0]),
    .I2(ff_imem_15021_REDUCAREG_G) 
);
defparam ff_q_0_s3.INIT=8'h35;
  LUT3 ff_q_23_s3 (
    .F(ff_q_23_8),
    .I0(n6_2),
    .I1(ff_imem_14920_DIAREG_G[23]),
    .I2(ff_imem_15021_REDUCAREG_G) 
);
defparam ff_q_23_s3.INIT=8'h35;
  LUT3 ff_imem_n29_DOAL_G_0_s11 (
    .F(ff_imem_n29_DOAL_G_0_13),
    .I0(ff_we_odd),
    .I1(ff_imem_n29_DOAL_G_0_17),
    .I2(ff_imem_n29_DOAL_G_0_18) 
);
defparam ff_imem_n29_DOAL_G_0_s11.INIT=8'h80;
  LUT4 ff_imem_n29_DOAL_G_0_s12 (
    .F(ff_imem_n29_DOAL_G_0_14),
    .I0(ff_address_odd[1]),
    .I1(n97),
    .I2(ff_address_odd[4]),
    .I3(n94) 
);
defparam ff_imem_n29_DOAL_G_0_s12.INIT=16'hB00B;
  LUT4 ff_imem_n29_DOAL_G_0_s13 (
    .F(ff_imem_n29_DOAL_G_0_15),
    .I0(ff_address_odd[0]),
    .I1(n98),
    .I2(ff_address_odd[5]),
    .I3(n93) 
);
defparam ff_imem_n29_DOAL_G_0_s13.INIT=16'h9009;
  LUT3 ff_imem_n29_DOAL_G_0_s14 (
    .F(ff_imem_n29_DOAL_G_0_16),
    .I0(ff_address_odd[2]),
    .I1(n96),
    .I2(ff_imem_n29_DOAL_G_0_19) 
);
defparam ff_imem_n29_DOAL_G_0_s14.INIT=8'h90;
  LUT4 ff_imem_n29_DOAL_G_0_s15 (
    .F(ff_imem_n29_DOAL_G_0_17),
    .I0(ff_address_odd[3]),
    .I1(n95),
    .I2(ff_address_odd[9]),
    .I3(n89) 
);
defparam ff_imem_n29_DOAL_G_0_s15.INIT=16'h9009;
  LUT4 ff_imem_n29_DOAL_G_0_s16 (
    .F(ff_imem_n29_DOAL_G_0_18),
    .I0(n97),
    .I1(ff_address_odd[1]),
    .I2(ff_address_odd[8]),
    .I3(n90) 
);
defparam ff_imem_n29_DOAL_G_0_s16.INIT=16'hB00B;
  LUT4 ff_imem_n29_DOAL_G_0_s17 (
    .F(ff_imem_n29_DOAL_G_0_19),
    .I0(ff_address_odd[6]),
    .I1(n92),
    .I2(ff_address_odd[7]),
    .I3(n91) 
);
defparam ff_imem_n29_DOAL_G_0_s17.INIT=16'h9009;
  DFF ff_q_out_23_s0 (
    .Q(out_o[23]),
    .D(ff_q[23]),
    .CLK(clk85m) 
);
  DFF ff_q_out_22_s0 (
    .Q(out_o[22]),
    .D(ff_q[22]),
    .CLK(clk85m) 
);
  DFF ff_q_out_21_s0 (
    .Q(out_o[21]),
    .D(ff_q[21]),
    .CLK(clk85m) 
);
  DFF ff_q_out_20_s0 (
    .Q(out_o[20]),
    .D(ff_q[20]),
    .CLK(clk85m) 
);
  DFF ff_q_out_19_s0 (
    .Q(out_o[19]),
    .D(ff_q[19]),
    .CLK(clk85m) 
);
  DFF ff_q_out_18_s0 (
    .Q(out_o[18]),
    .D(ff_q[18]),
    .CLK(clk85m) 
);
  DFF ff_q_out_17_s0 (
    .Q(out_o[17]),
    .D(ff_q[17]),
    .CLK(clk85m) 
);
  DFF ff_q_out_16_s0 (
    .Q(out_o[16]),
    .D(ff_q[16]),
    .CLK(clk85m) 
);
  DFF ff_q_out_15_s0 (
    .Q(out_o[15]),
    .D(ff_q[15]),
    .CLK(clk85m) 
);
  DFF ff_q_out_14_s0 (
    .Q(out_o[14]),
    .D(ff_q[14]),
    .CLK(clk85m) 
);
  DFF ff_q_out_13_s0 (
    .Q(out_o[13]),
    .D(ff_q[13]),
    .CLK(clk85m) 
);
  DFF ff_q_out_12_s0 (
    .Q(out_o[12]),
    .D(ff_q[12]),
    .CLK(clk85m) 
);
  DFF ff_q_out_11_s0 (
    .Q(out_o[11]),
    .D(ff_q[11]),
    .CLK(clk85m) 
);
  DFF ff_q_out_10_s0 (
    .Q(out_o[10]),
    .D(ff_q[10]),
    .CLK(clk85m) 
);
  DFF ff_q_out_9_s0 (
    .Q(out_o[9]),
    .D(ff_q[9]),
    .CLK(clk85m) 
);
  DFF ff_q_out_8_s0 (
    .Q(out_o[8]),
    .D(ff_q[8]),
    .CLK(clk85m) 
);
  DFF ff_q_out_7_s0 (
    .Q(out_o[7]),
    .D(ff_q[7]),
    .CLK(clk85m) 
);
  DFF ff_q_out_6_s0 (
    .Q(out_o[6]),
    .D(ff_q[6]),
    .CLK(clk85m) 
);
  DFF ff_q_out_5_s0 (
    .Q(out_o[5]),
    .D(ff_q[5]),
    .CLK(clk85m) 
);
  DFF ff_q_out_4_s0 (
    .Q(out_o[4]),
    .D(ff_q[4]),
    .CLK(clk85m) 
);
  DFF ff_q_out_3_s0 (
    .Q(out_o[3]),
    .D(ff_q[3]),
    .CLK(clk85m) 
);
  DFF ff_q_out_2_s0 (
    .Q(out_o[2]),
    .D(ff_q[2]),
    .CLK(clk85m) 
);
  DFF ff_q_out_1_s0 (
    .Q(out_o[1]),
    .D(ff_q[1]),
    .CLK(clk85m) 
);
  DFF ff_q_out_0_s0 (
    .Q(out_o[0]),
    .D(ff_q[0]),
    .CLK(clk85m) 
);
  DFF ff_imem_15021_REDUCAREG_G_s (
    .Q(ff_imem_15021_REDUCAREG_G),
    .D(ff_imem_n29_DOAL_G_0_12),
    .CLK(clk85m) 
);
  DFFR ff_q_22_s1 (
    .Q(ff_q[22]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_22_8) 
);
  DFFR ff_q_21_s1 (
    .Q(ff_q[21]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_21_8) 
);
  DFFR ff_q_20_s1 (
    .Q(ff_q[20]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_20_8) 
);
  DFFR ff_q_19_s1 (
    .Q(ff_q[19]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_19_8) 
);
  DFFR ff_q_18_s1 (
    .Q(ff_q[18]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_18_8) 
);
  DFFR ff_q_17_s1 (
    .Q(ff_q[17]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_17_8) 
);
  DFFR ff_q_16_s1 (
    .Q(ff_q[16]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_16_8) 
);
  DFFR ff_q_15_s1 (
    .Q(ff_q[15]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_15_8) 
);
  DFFR ff_q_14_s1 (
    .Q(ff_q[14]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_14_8) 
);
  DFFR ff_q_13_s1 (
    .Q(ff_q[13]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_13_8) 
);
  DFFR ff_q_12_s1 (
    .Q(ff_q[12]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_12_8) 
);
  DFFR ff_q_11_s1 (
    .Q(ff_q[11]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_11_8) 
);
  DFFR ff_q_10_s1 (
    .Q(ff_q[10]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_10_8) 
);
  DFFR ff_q_9_s1 (
    .Q(ff_q[9]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_9_8) 
);
  DFFR ff_q_8_s1 (
    .Q(ff_q[8]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_8_8) 
);
  DFFR ff_q_7_s1 (
    .Q(ff_q[7]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_7_8) 
);
  DFFR ff_q_6_s1 (
    .Q(ff_q[6]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_6_8) 
);
  DFFR ff_q_5_s1 (
    .Q(ff_q[5]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_5_8) 
);
  DFFR ff_q_4_s1 (
    .Q(ff_q[4]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_4_8) 
);
  DFFR ff_q_3_s1 (
    .Q(ff_q[3]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_3_8) 
);
  DFFR ff_q_2_s1 (
    .Q(ff_q[2]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_2_8) 
);
  DFFR ff_q_1_s1 (
    .Q(ff_q[1]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_1_8) 
);
  DFFR ff_q_0_s1 (
    .Q(ff_q[0]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_0_8) 
);
  DFFR ff_q_23_s1 (
    .Q(ff_q[23]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_23_8) 
);
  SDPB ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],n14_1,n15_1,n16_1,n17_1,n18_1,n19_1,n20_1,n21_1,n22_1,n23_1,n24_1,n25_1,n26_1,n27_1,n28_1,n29_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[15:0]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_odd[9:0],GND,GND,VCC,VCC}),
    .ADB({n89,n90,n91,n92,n93,n94,n95,n96,n97,n98,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_odd),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_1=3'b000;
  SDPB ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],n6_2,n7_1,n8_1,n9_1,n10_1,n11_1,n12_1,n13_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[23:16]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_odd[9:0],GND,GND,VCC,VCC}),
    .ADB({n89,n90,n91,n92,n93,n94,n95,n96,n97,n98,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_odd),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_1=3'b000;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_ram_line_buffer_0 */
module vdp_video_double_buffer (
  clk85m,
  ff_active,
  w_upscan_r,
  w_upscan_g,
  w_upscan_b,
  w_v_count,
  w_h_count,
  ff_x_position_r,
  n77_6,
  w_pixel_r,
  w_pixel_g,
  w_pixel_b
)
;
input clk85m;
input ff_active;
input [7:0] w_upscan_r;
input [7:0] w_upscan_g;
input [7:0] w_upscan_b;
input [0:0] w_v_count;
input [11:2] w_h_count;
input [9:0] ff_x_position_r;
output n77_6;
output [7:0] w_pixel_r;
output [7:0] w_pixel_g;
output [7:0] w_pixel_b;
wire n78;
wire n79;
wire n80;
wire n81;
wire n82;
wire n83;
wire n84;
wire n85;
wire n86;
wire n87;
wire n89;
wire n90;
wire n91;
wire n92;
wire n93;
wire n94;
wire n95;
wire n96;
wire n97;
wire n98;
wire n147_3;
wire n148_3;
wire n149_3;
wire n150_3;
wire n151_3;
wire n152_3;
wire n153_3;
wire n154_3;
wire n155_3;
wire n156_3;
wire n157_3;
wire n158_3;
wire n159_3;
wire n160_3;
wire n161_3;
wire n162_3;
wire n163_3;
wire n164_3;
wire n165_3;
wire n166_3;
wire n167_3;
wire n168_3;
wire n169_3;
wire n170_3;
wire ff_we_even;
wire ff_we_odd;
wire ff_re;
wire [23:0] ff_d;
wire [9:0] ff_address_even;
wire [9:0] ff_address_odd;
wire [23:0] out_e;
wire [23:0] ff_imem_14920_DIAREG_G;
wire [23:0] out_o;
wire VCC;
wire GND;
  LUT3 n78_s1 (
    .F(n78),
    .I0(w_h_count[11]),
    .I1(ff_x_position_r[9]),
    .I2(w_v_count[0]) 
);
defparam n78_s1.INIT=8'hCA;
  LUT3 n79_s1 (
    .F(n79),
    .I0(w_h_count[10]),
    .I1(ff_x_position_r[8]),
    .I2(w_v_count[0]) 
);
defparam n79_s1.INIT=8'hCA;
  LUT3 n80_s1 (
    .F(n80),
    .I0(w_h_count[9]),
    .I1(ff_x_position_r[7]),
    .I2(w_v_count[0]) 
);
defparam n80_s1.INIT=8'hCA;
  LUT3 n81_s1 (
    .F(n81),
    .I0(w_h_count[8]),
    .I1(ff_x_position_r[6]),
    .I2(w_v_count[0]) 
);
defparam n81_s1.INIT=8'hCA;
  LUT3 n82_s1 (
    .F(n82),
    .I0(w_h_count[7]),
    .I1(ff_x_position_r[5]),
    .I2(w_v_count[0]) 
);
defparam n82_s1.INIT=8'hCA;
  LUT3 n83_s1 (
    .F(n83),
    .I0(w_h_count[6]),
    .I1(ff_x_position_r[4]),
    .I2(w_v_count[0]) 
);
defparam n83_s1.INIT=8'hCA;
  LUT3 n84_s1 (
    .F(n84),
    .I0(w_h_count[5]),
    .I1(ff_x_position_r[3]),
    .I2(w_v_count[0]) 
);
defparam n84_s1.INIT=8'hCA;
  LUT3 n85_s1 (
    .F(n85),
    .I0(w_h_count[4]),
    .I1(ff_x_position_r[2]),
    .I2(w_v_count[0]) 
);
defparam n85_s1.INIT=8'hCA;
  LUT3 n86_s1 (
    .F(n86),
    .I0(w_h_count[3]),
    .I1(ff_x_position_r[1]),
    .I2(w_v_count[0]) 
);
defparam n86_s1.INIT=8'hCA;
  LUT3 n87_s1 (
    .F(n87),
    .I0(w_h_count[2]),
    .I1(ff_x_position_r[0]),
    .I2(w_v_count[0]) 
);
defparam n87_s1.INIT=8'hCA;
  LUT3 n89_s1 (
    .F(n89),
    .I0(ff_x_position_r[9]),
    .I1(w_h_count[11]),
    .I2(w_v_count[0]) 
);
defparam n89_s1.INIT=8'hCA;
  LUT3 n90_s1 (
    .F(n90),
    .I0(ff_x_position_r[8]),
    .I1(w_h_count[10]),
    .I2(w_v_count[0]) 
);
defparam n90_s1.INIT=8'hCA;
  LUT3 n91_s1 (
    .F(n91),
    .I0(ff_x_position_r[7]),
    .I1(w_h_count[9]),
    .I2(w_v_count[0]) 
);
defparam n91_s1.INIT=8'hCA;
  LUT3 n92_s1 (
    .F(n92),
    .I0(ff_x_position_r[6]),
    .I1(w_h_count[8]),
    .I2(w_v_count[0]) 
);
defparam n92_s1.INIT=8'hCA;
  LUT3 n93_s1 (
    .F(n93),
    .I0(ff_x_position_r[5]),
    .I1(w_h_count[7]),
    .I2(w_v_count[0]) 
);
defparam n93_s1.INIT=8'hCA;
  LUT3 n94_s1 (
    .F(n94),
    .I0(ff_x_position_r[4]),
    .I1(w_h_count[6]),
    .I2(w_v_count[0]) 
);
defparam n94_s1.INIT=8'hCA;
  LUT3 n95_s1 (
    .F(n95),
    .I0(ff_x_position_r[3]),
    .I1(w_h_count[5]),
    .I2(w_v_count[0]) 
);
defparam n95_s1.INIT=8'hCA;
  LUT3 n96_s1 (
    .F(n96),
    .I0(ff_x_position_r[2]),
    .I1(w_h_count[4]),
    .I2(w_v_count[0]) 
);
defparam n96_s1.INIT=8'hCA;
  LUT3 n97_s1 (
    .F(n97),
    .I0(ff_x_position_r[1]),
    .I1(w_h_count[3]),
    .I2(w_v_count[0]) 
);
defparam n97_s1.INIT=8'hCA;
  LUT3 n98_s1 (
    .F(n98),
    .I0(ff_x_position_r[0]),
    .I1(w_h_count[2]),
    .I2(w_v_count[0]) 
);
defparam n98_s1.INIT=8'hCA;
  LUT3 n147_s0 (
    .F(n147_3),
    .I0(out_o[23]),
    .I1(out_e[23]),
    .I2(w_v_count[0]) 
);
defparam n147_s0.INIT=8'hCA;
  LUT3 n148_s0 (
    .F(n148_3),
    .I0(out_o[22]),
    .I1(out_e[22]),
    .I2(w_v_count[0]) 
);
defparam n148_s0.INIT=8'hCA;
  LUT3 n149_s0 (
    .F(n149_3),
    .I0(out_o[21]),
    .I1(out_e[21]),
    .I2(w_v_count[0]) 
);
defparam n149_s0.INIT=8'hCA;
  LUT3 n150_s0 (
    .F(n150_3),
    .I0(out_o[20]),
    .I1(out_e[20]),
    .I2(w_v_count[0]) 
);
defparam n150_s0.INIT=8'hCA;
  LUT3 n151_s0 (
    .F(n151_3),
    .I0(out_o[19]),
    .I1(out_e[19]),
    .I2(w_v_count[0]) 
);
defparam n151_s0.INIT=8'hCA;
  LUT3 n152_s0 (
    .F(n152_3),
    .I0(out_o[18]),
    .I1(out_e[18]),
    .I2(w_v_count[0]) 
);
defparam n152_s0.INIT=8'hCA;
  LUT3 n153_s0 (
    .F(n153_3),
    .I0(out_o[17]),
    .I1(out_e[17]),
    .I2(w_v_count[0]) 
);
defparam n153_s0.INIT=8'hCA;
  LUT3 n154_s0 (
    .F(n154_3),
    .I0(out_o[16]),
    .I1(out_e[16]),
    .I2(w_v_count[0]) 
);
defparam n154_s0.INIT=8'hCA;
  LUT3 n155_s0 (
    .F(n155_3),
    .I0(out_o[15]),
    .I1(out_e[15]),
    .I2(w_v_count[0]) 
);
defparam n155_s0.INIT=8'hCA;
  LUT3 n156_s0 (
    .F(n156_3),
    .I0(out_o[14]),
    .I1(out_e[14]),
    .I2(w_v_count[0]) 
);
defparam n156_s0.INIT=8'hCA;
  LUT3 n157_s0 (
    .F(n157_3),
    .I0(out_o[13]),
    .I1(out_e[13]),
    .I2(w_v_count[0]) 
);
defparam n157_s0.INIT=8'hCA;
  LUT3 n158_s0 (
    .F(n158_3),
    .I0(out_o[12]),
    .I1(out_e[12]),
    .I2(w_v_count[0]) 
);
defparam n158_s0.INIT=8'hCA;
  LUT3 n159_s0 (
    .F(n159_3),
    .I0(out_o[11]),
    .I1(out_e[11]),
    .I2(w_v_count[0]) 
);
defparam n159_s0.INIT=8'hCA;
  LUT3 n160_s0 (
    .F(n160_3),
    .I0(out_o[10]),
    .I1(out_e[10]),
    .I2(w_v_count[0]) 
);
defparam n160_s0.INIT=8'hCA;
  LUT3 n161_s0 (
    .F(n161_3),
    .I0(out_o[9]),
    .I1(out_e[9]),
    .I2(w_v_count[0]) 
);
defparam n161_s0.INIT=8'hCA;
  LUT3 n162_s0 (
    .F(n162_3),
    .I0(out_o[8]),
    .I1(out_e[8]),
    .I2(w_v_count[0]) 
);
defparam n162_s0.INIT=8'hCA;
  LUT3 n163_s0 (
    .F(n163_3),
    .I0(out_o[7]),
    .I1(out_e[7]),
    .I2(w_v_count[0]) 
);
defparam n163_s0.INIT=8'hCA;
  LUT3 n164_s0 (
    .F(n164_3),
    .I0(out_o[6]),
    .I1(out_e[6]),
    .I2(w_v_count[0]) 
);
defparam n164_s0.INIT=8'hCA;
  LUT3 n165_s0 (
    .F(n165_3),
    .I0(out_o[5]),
    .I1(out_e[5]),
    .I2(w_v_count[0]) 
);
defparam n165_s0.INIT=8'hCA;
  LUT3 n166_s0 (
    .F(n166_3),
    .I0(out_o[4]),
    .I1(out_e[4]),
    .I2(w_v_count[0]) 
);
defparam n166_s0.INIT=8'hCA;
  LUT3 n167_s0 (
    .F(n167_3),
    .I0(out_o[3]),
    .I1(out_e[3]),
    .I2(w_v_count[0]) 
);
defparam n167_s0.INIT=8'hCA;
  LUT3 n168_s0 (
    .F(n168_3),
    .I0(out_o[2]),
    .I1(out_e[2]),
    .I2(w_v_count[0]) 
);
defparam n168_s0.INIT=8'hCA;
  LUT3 n169_s0 (
    .F(n169_3),
    .I0(out_o[1]),
    .I1(out_e[1]),
    .I2(w_v_count[0]) 
);
defparam n169_s0.INIT=8'hCA;
  LUT3 n170_s0 (
    .F(n170_3),
    .I0(out_o[0]),
    .I1(out_e[0]),
    .I2(w_v_count[0]) 
);
defparam n170_s0.INIT=8'hCA;
  DFF ff_d_23_s0 (
    .Q(ff_d[23]),
    .D(w_upscan_r[7]),
    .CLK(clk85m) 
);
  DFF ff_d_22_s0 (
    .Q(ff_d[22]),
    .D(w_upscan_r[6]),
    .CLK(clk85m) 
);
  DFF ff_d_21_s0 (
    .Q(ff_d[21]),
    .D(w_upscan_r[5]),
    .CLK(clk85m) 
);
  DFF ff_d_20_s0 (
    .Q(ff_d[20]),
    .D(w_upscan_r[4]),
    .CLK(clk85m) 
);
  DFF ff_d_19_s0 (
    .Q(ff_d[19]),
    .D(w_upscan_r[3]),
    .CLK(clk85m) 
);
  DFF ff_d_18_s0 (
    .Q(ff_d[18]),
    .D(w_upscan_r[2]),
    .CLK(clk85m) 
);
  DFF ff_d_17_s0 (
    .Q(ff_d[17]),
    .D(w_upscan_r[1]),
    .CLK(clk85m) 
);
  DFF ff_d_16_s0 (
    .Q(ff_d[16]),
    .D(w_upscan_r[0]),
    .CLK(clk85m) 
);
  DFF ff_d_15_s0 (
    .Q(ff_d[15]),
    .D(w_upscan_g[7]),
    .CLK(clk85m) 
);
  DFF ff_d_14_s0 (
    .Q(ff_d[14]),
    .D(w_upscan_g[6]),
    .CLK(clk85m) 
);
  DFF ff_d_13_s0 (
    .Q(ff_d[13]),
    .D(w_upscan_g[5]),
    .CLK(clk85m) 
);
  DFF ff_d_12_s0 (
    .Q(ff_d[12]),
    .D(w_upscan_g[4]),
    .CLK(clk85m) 
);
  DFF ff_d_11_s0 (
    .Q(ff_d[11]),
    .D(w_upscan_g[3]),
    .CLK(clk85m) 
);
  DFF ff_d_10_s0 (
    .Q(ff_d[10]),
    .D(w_upscan_g[2]),
    .CLK(clk85m) 
);
  DFF ff_d_9_s0 (
    .Q(ff_d[9]),
    .D(w_upscan_g[1]),
    .CLK(clk85m) 
);
  DFF ff_d_8_s0 (
    .Q(ff_d[8]),
    .D(w_upscan_g[0]),
    .CLK(clk85m) 
);
  DFF ff_d_7_s0 (
    .Q(ff_d[7]),
    .D(w_upscan_b[7]),
    .CLK(clk85m) 
);
  DFF ff_d_6_s0 (
    .Q(ff_d[6]),
    .D(w_upscan_b[6]),
    .CLK(clk85m) 
);
  DFF ff_d_5_s0 (
    .Q(ff_d[5]),
    .D(w_upscan_b[5]),
    .CLK(clk85m) 
);
  DFF ff_d_4_s0 (
    .Q(ff_d[4]),
    .D(w_upscan_b[4]),
    .CLK(clk85m) 
);
  DFF ff_d_3_s0 (
    .Q(ff_d[3]),
    .D(w_upscan_b[3]),
    .CLK(clk85m) 
);
  DFF ff_d_2_s0 (
    .Q(ff_d[2]),
    .D(w_upscan_b[2]),
    .CLK(clk85m) 
);
  DFF ff_d_1_s0 (
    .Q(ff_d[1]),
    .D(w_upscan_b[1]),
    .CLK(clk85m) 
);
  DFF ff_d_0_s0 (
    .Q(ff_d[0]),
    .D(w_upscan_b[0]),
    .CLK(clk85m) 
);
  DFF ff_we_even_s0 (
    .Q(ff_we_even),
    .D(n77_6),
    .CLK(clk85m) 
);
  DFF ff_address_even_9_s0 (
    .Q(ff_address_even[9]),
    .D(n78),
    .CLK(clk85m) 
);
  DFF ff_address_even_8_s0 (
    .Q(ff_address_even[8]),
    .D(n79),
    .CLK(clk85m) 
);
  DFF ff_address_even_7_s0 (
    .Q(ff_address_even[7]),
    .D(n80),
    .CLK(clk85m) 
);
  DFF ff_address_even_6_s0 (
    .Q(ff_address_even[6]),
    .D(n81),
    .CLK(clk85m) 
);
  DFF ff_address_even_5_s0 (
    .Q(ff_address_even[5]),
    .D(n82),
    .CLK(clk85m) 
);
  DFF ff_address_even_4_s0 (
    .Q(ff_address_even[4]),
    .D(n83),
    .CLK(clk85m) 
);
  DFF ff_address_even_3_s0 (
    .Q(ff_address_even[3]),
    .D(n84),
    .CLK(clk85m) 
);
  DFF ff_address_even_2_s0 (
    .Q(ff_address_even[2]),
    .D(n85),
    .CLK(clk85m) 
);
  DFF ff_address_even_1_s0 (
    .Q(ff_address_even[1]),
    .D(n86),
    .CLK(clk85m) 
);
  DFF ff_address_even_0_s0 (
    .Q(ff_address_even[0]),
    .D(n87),
    .CLK(clk85m) 
);
  DFF ff_we_odd_s0 (
    .Q(ff_we_odd),
    .D(w_v_count[0]),
    .CLK(clk85m) 
);
  DFF ff_address_odd_9_s0 (
    .Q(ff_address_odd[9]),
    .D(n89),
    .CLK(clk85m) 
);
  DFF ff_address_odd_8_s0 (
    .Q(ff_address_odd[8]),
    .D(n90),
    .CLK(clk85m) 
);
  DFF ff_address_odd_7_s0 (
    .Q(ff_address_odd[7]),
    .D(n91),
    .CLK(clk85m) 
);
  DFF ff_address_odd_6_s0 (
    .Q(ff_address_odd[6]),
    .D(n92),
    .CLK(clk85m) 
);
  DFF ff_address_odd_5_s0 (
    .Q(ff_address_odd[5]),
    .D(n93),
    .CLK(clk85m) 
);
  DFF ff_address_odd_4_s0 (
    .Q(ff_address_odd[4]),
    .D(n94),
    .CLK(clk85m) 
);
  DFF ff_address_odd_3_s0 (
    .Q(ff_address_odd[3]),
    .D(n95),
    .CLK(clk85m) 
);
  DFF ff_address_odd_2_s0 (
    .Q(ff_address_odd[2]),
    .D(n96),
    .CLK(clk85m) 
);
  DFF ff_address_odd_1_s0 (
    .Q(ff_address_odd[1]),
    .D(n97),
    .CLK(clk85m) 
);
  DFF ff_address_odd_0_s0 (
    .Q(ff_address_odd[0]),
    .D(n98),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_7_s0 (
    .Q(w_pixel_r[7]),
    .D(n147_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_6_s0 (
    .Q(w_pixel_r[6]),
    .D(n148_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_5_s0 (
    .Q(w_pixel_r[5]),
    .D(n149_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_4_s0 (
    .Q(w_pixel_r[4]),
    .D(n150_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_3_s0 (
    .Q(w_pixel_r[3]),
    .D(n151_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_2_s0 (
    .Q(w_pixel_r[2]),
    .D(n152_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_1_s0 (
    .Q(w_pixel_r[1]),
    .D(n153_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_0_s0 (
    .Q(w_pixel_r[0]),
    .D(n154_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_7_s0 (
    .Q(w_pixel_g[7]),
    .D(n155_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_6_s0 (
    .Q(w_pixel_g[6]),
    .D(n156_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_5_s0 (
    .Q(w_pixel_g[5]),
    .D(n157_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_4_s0 (
    .Q(w_pixel_g[4]),
    .D(n158_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_3_s0 (
    .Q(w_pixel_g[3]),
    .D(n159_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_2_s0 (
    .Q(w_pixel_g[2]),
    .D(n160_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_1_s0 (
    .Q(w_pixel_g[1]),
    .D(n161_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_0_s0 (
    .Q(w_pixel_g[0]),
    .D(n162_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_7_s0 (
    .Q(w_pixel_b[7]),
    .D(n163_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_6_s0 (
    .Q(w_pixel_b[6]),
    .D(n164_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_5_s0 (
    .Q(w_pixel_b[5]),
    .D(n165_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_4_s0 (
    .Q(w_pixel_b[4]),
    .D(n166_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_3_s0 (
    .Q(w_pixel_b[3]),
    .D(n167_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_2_s0 (
    .Q(w_pixel_b[2]),
    .D(n168_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_1_s0 (
    .Q(w_pixel_b[1]),
    .D(n169_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_0_s0 (
    .Q(w_pixel_b[0]),
    .D(n170_3),
    .CLK(clk85m) 
);
  DFF ff_re_s0 (
    .Q(ff_re),
    .D(ff_active),
    .CLK(clk85m) 
);
  INV n77_s2 (
    .O(n77_6),
    .I(w_v_count[0]) 
);
  vdp_video_ram_line_buffer u_buf_even (
    .clk85m(clk85m),
    .n87(n87),
    .n86(n86),
    .n85(n85),
    .n84(n84),
    .n83(n83),
    .n82(n82),
    .n81(n81),
    .n80(n80),
    .n79(n79),
    .n78(n78),
    .ff_we_even(ff_we_even),
    .ff_re(ff_re),
    .ff_d(ff_d[23:0]),
    .ff_address_even(ff_address_even[9:0]),
    .out_e(out_e[23:0]),
    .ff_imem_14920_DIAREG_G(ff_imem_14920_DIAREG_G[23:0])
);
  vdp_video_ram_line_buffer_0 u_buf_odd (
    .clk85m(clk85m),
    .n98(n98),
    .n97(n97),
    .n96(n96),
    .n95(n95),
    .n94(n94),
    .n93(n93),
    .n92(n92),
    .n91(n91),
    .n90(n90),
    .n89(n89),
    .ff_we_odd(ff_we_odd),
    .ff_re(ff_re),
    .ff_d(ff_d[23:0]),
    .ff_address_odd(ff_address_odd[9:0]),
    .ff_imem_14920_DIAREG_G(ff_imem_14920_DIAREG_G[23:0]),
    .out_o(out_o[23:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_double_buffer */
module vdp_video_out_bilinear (
  clk85m,
  w_h_count,
  ff_coeff1,
  w_pixel_r,
  ff_tap0_r,
  ff_tap1_delay,
  w_bilinear_r
)
;
input clk85m;
input [0:0] w_h_count;
input [7:0] ff_coeff1;
input [7:0] w_pixel_r;
input [7:0] ff_tap0_r;
input [7:0] ff_tap1_delay;
output [7:0] w_bilinear_r;
wire n104_4;
wire n103_7;
wire n102_7;
wire n101_7;
wire n100_7;
wire n99_7;
wire n98_7;
wire n97_7;
wire n96_7;
wire n51_7;
wire w_add_1_2;
wire w_add_2_2;
wire w_add_3_2;
wire w_add_4_2;
wire w_add_5_2;
wire w_add_6_2;
wire w_add_7_2;
wire w_add_8_2;
wire w_add_9_2;
wire w_add_10_0_COUT;
wire [10:0] ff_mul;
wire [7:0] w_sub;
wire [10:1] w_add;
wire [6:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  LUT3 n104_s1 (
    .F(n104_4),
    .I0(w_add[10]),
    .I1(w_add[9]),
    .I2(w_h_count[0]) 
);
defparam n104_s1.INIT=8'h40;
  LUT2 n103_s2 (
    .F(n103_7),
    .I0(w_add[10]),
    .I1(w_add[1]) 
);
defparam n103_s2.INIT=4'h4;
  LUT2 n102_s2 (
    .F(n102_7),
    .I0(w_add[10]),
    .I1(w_add[2]) 
);
defparam n102_s2.INIT=4'h4;
  LUT2 n101_s2 (
    .F(n101_7),
    .I0(w_add[10]),
    .I1(w_add[3]) 
);
defparam n101_s2.INIT=4'h4;
  LUT2 n100_s2 (
    .F(n100_7),
    .I0(w_add[10]),
    .I1(w_add[4]) 
);
defparam n100_s2.INIT=4'h4;
  LUT2 n99_s2 (
    .F(n99_7),
    .I0(w_add[10]),
    .I1(w_add[5]) 
);
defparam n99_s2.INIT=4'h4;
  LUT2 n98_s2 (
    .F(n98_7),
    .I0(w_add[10]),
    .I1(w_add[6]) 
);
defparam n98_s2.INIT=4'h4;
  LUT2 n97_s2 (
    .F(n97_7),
    .I0(w_add[10]),
    .I1(w_add[7]) 
);
defparam n97_s2.INIT=4'h4;
  LUT2 n96_s2 (
    .F(n96_7),
    .I0(w_add[10]),
    .I1(w_add[8]) 
);
defparam n96_s2.INIT=4'h4;
  DFFSE ff_out_7_s0 (
    .Q(w_bilinear_r[7]),
    .D(n96_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_6_s0 (
    .Q(w_bilinear_r[6]),
    .D(n97_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_5_s0 (
    .Q(w_bilinear_r[5]),
    .D(n98_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_4_s0 (
    .Q(w_bilinear_r[4]),
    .D(n99_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_3_s0 (
    .Q(w_bilinear_r[3]),
    .D(n100_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_2_s0 (
    .Q(w_bilinear_r[2]),
    .D(n101_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_1_s0 (
    .Q(w_bilinear_r[1]),
    .D(n102_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_0_s0 (
    .Q(w_bilinear_r[0]),
    .D(n103_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  MULT9X9 w_mul_17_s1 (
    .DOUT({ff_mul[10:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({w_sub[7:0],n51_7}),
    .B({GND,ff_coeff1[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_mul_17_s1.AREG=1'b0;
defparam w_mul_17_s1.ASIGN_REG=1'b0;
defparam w_mul_17_s1.BREG=1'b1;
defparam w_mul_17_s1.BSIGN_REG=1'b0;
defparam w_mul_17_s1.MULT_RESET_MODE="SYNC";
defparam w_mul_17_s1.OUT_REG=1'b1;
defparam w_mul_17_s1.PIPE_REG=1'b0;
defparam w_mul_17_s1.SOA_REG=1'b0;
  PADD9 n51_s3 (
    .DOUT({w_sub[7:0],n51_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,w_pixel_r[7:0]}),
    .B({GND,ff_tap0_r[7:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam n51_s3.ADD_SUB=1'b1;
defparam n51_s3.AREG=1'b1;
defparam n51_s3.BREG=1'b1;
defparam n51_s3.BSEL_MODE=1'b0;
defparam n51_s3.PADD_RESET_MODE="SYNC";
defparam n51_s3.SOREG=1'b0;
  ALU w_add_1_s (
    .SUM(w_add[1]),
    .COUT(w_add_1_2),
    .I0(ff_mul[1]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(ff_mul[0]) 
);
defparam w_add_1_s.ALU_MODE=0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_2),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_1_2) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_2),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_2_2) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_2),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_3_2) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_2),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_4_2) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_2),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_5_2) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_2),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[6]),
    .I3(GND),
    .CIN(w_add_6_2) 
);
defparam w_add_7_s.ALU_MODE=0;
  ALU w_add_8_s (
    .SUM(w_add[8]),
    .COUT(w_add_8_2),
    .I0(ff_mul[8]),
    .I1(ff_tap1_delay[7]),
    .I3(GND),
    .CIN(w_add_7_2) 
);
defparam w_add_8_s.ALU_MODE=0;
  ALU w_add_9_s (
    .SUM(w_add[9]),
    .COUT(w_add_9_2),
    .I0(ff_mul[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_8_2) 
);
defparam w_add_9_s.ALU_MODE=0;
  ALU w_add_10_s (
    .SUM(w_add[10]),
    .COUT(w_add_10_0_COUT),
    .I0(ff_mul[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_9_2) 
);
defparam w_add_10_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out_bilinear */
module vdp_video_out_bilinear_0 (
  clk85m,
  w_h_count,
  ff_coeff1,
  w_pixel_g,
  ff_tap0_g,
  ff_tap1_delay,
  w_bilinear_g
)
;
input clk85m;
input [0:0] w_h_count;
input [7:0] ff_coeff1;
input [7:0] w_pixel_g;
input [7:0] ff_tap0_g;
input [7:0] ff_tap1_delay;
output [7:0] w_bilinear_g;
wire n104_4;
wire n103_7;
wire n102_7;
wire n101_7;
wire n100_7;
wire n99_7;
wire n98_7;
wire n97_7;
wire n96_7;
wire n51_7;
wire w_add_1_2;
wire w_add_2_2;
wire w_add_3_2;
wire w_add_4_2;
wire w_add_5_2;
wire w_add_6_2;
wire w_add_7_2;
wire w_add_8_2;
wire w_add_9_2;
wire w_add_10_0_COUT;
wire [10:0] ff_mul;
wire [7:0] w_sub;
wire [10:1] w_add;
wire [6:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  LUT3 n104_s1 (
    .F(n104_4),
    .I0(w_add[10]),
    .I1(w_add[9]),
    .I2(w_h_count[0]) 
);
defparam n104_s1.INIT=8'h40;
  LUT2 n103_s2 (
    .F(n103_7),
    .I0(w_add[10]),
    .I1(w_add[1]) 
);
defparam n103_s2.INIT=4'h4;
  LUT2 n102_s2 (
    .F(n102_7),
    .I0(w_add[10]),
    .I1(w_add[2]) 
);
defparam n102_s2.INIT=4'h4;
  LUT2 n101_s2 (
    .F(n101_7),
    .I0(w_add[10]),
    .I1(w_add[3]) 
);
defparam n101_s2.INIT=4'h4;
  LUT2 n100_s2 (
    .F(n100_7),
    .I0(w_add[10]),
    .I1(w_add[4]) 
);
defparam n100_s2.INIT=4'h4;
  LUT2 n99_s2 (
    .F(n99_7),
    .I0(w_add[10]),
    .I1(w_add[5]) 
);
defparam n99_s2.INIT=4'h4;
  LUT2 n98_s2 (
    .F(n98_7),
    .I0(w_add[10]),
    .I1(w_add[6]) 
);
defparam n98_s2.INIT=4'h4;
  LUT2 n97_s2 (
    .F(n97_7),
    .I0(w_add[10]),
    .I1(w_add[7]) 
);
defparam n97_s2.INIT=4'h4;
  LUT2 n96_s2 (
    .F(n96_7),
    .I0(w_add[10]),
    .I1(w_add[8]) 
);
defparam n96_s2.INIT=4'h4;
  DFFSE ff_out_7_s0 (
    .Q(w_bilinear_g[7]),
    .D(n96_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_6_s0 (
    .Q(w_bilinear_g[6]),
    .D(n97_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_5_s0 (
    .Q(w_bilinear_g[5]),
    .D(n98_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_4_s0 (
    .Q(w_bilinear_g[4]),
    .D(n99_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_3_s0 (
    .Q(w_bilinear_g[3]),
    .D(n100_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_2_s0 (
    .Q(w_bilinear_g[2]),
    .D(n101_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_1_s0 (
    .Q(w_bilinear_g[1]),
    .D(n102_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_0_s0 (
    .Q(w_bilinear_g[0]),
    .D(n103_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  MULT9X9 w_mul_17_s1 (
    .DOUT({ff_mul[10:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({w_sub[7:0],n51_7}),
    .B({GND,ff_coeff1[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_mul_17_s1.AREG=1'b0;
defparam w_mul_17_s1.ASIGN_REG=1'b0;
defparam w_mul_17_s1.BREG=1'b1;
defparam w_mul_17_s1.BSIGN_REG=1'b0;
defparam w_mul_17_s1.MULT_RESET_MODE="SYNC";
defparam w_mul_17_s1.OUT_REG=1'b1;
defparam w_mul_17_s1.PIPE_REG=1'b0;
defparam w_mul_17_s1.SOA_REG=1'b0;
  PADD9 n51_s3 (
    .DOUT({w_sub[7:0],n51_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,w_pixel_g[7:0]}),
    .B({GND,ff_tap0_g[7:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam n51_s3.ADD_SUB=1'b1;
defparam n51_s3.AREG=1'b1;
defparam n51_s3.BREG=1'b1;
defparam n51_s3.BSEL_MODE=1'b0;
defparam n51_s3.PADD_RESET_MODE="SYNC";
defparam n51_s3.SOREG=1'b0;
  ALU w_add_1_s (
    .SUM(w_add[1]),
    .COUT(w_add_1_2),
    .I0(ff_mul[1]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(ff_mul[0]) 
);
defparam w_add_1_s.ALU_MODE=0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_2),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_1_2) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_2),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_2_2) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_2),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_3_2) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_2),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_4_2) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_2),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_5_2) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_2),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[6]),
    .I3(GND),
    .CIN(w_add_6_2) 
);
defparam w_add_7_s.ALU_MODE=0;
  ALU w_add_8_s (
    .SUM(w_add[8]),
    .COUT(w_add_8_2),
    .I0(ff_mul[8]),
    .I1(ff_tap1_delay[7]),
    .I3(GND),
    .CIN(w_add_7_2) 
);
defparam w_add_8_s.ALU_MODE=0;
  ALU w_add_9_s (
    .SUM(w_add[9]),
    .COUT(w_add_9_2),
    .I0(ff_mul[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_8_2) 
);
defparam w_add_9_s.ALU_MODE=0;
  ALU w_add_10_s (
    .SUM(w_add[10]),
    .COUT(w_add_10_0_COUT),
    .I0(ff_mul[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_9_2) 
);
defparam w_add_10_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out_bilinear_0 */
module vdp_video_out_bilinear_1 (
  clk85m,
  w_h_count,
  ff_coeff1,
  w_pixel_b,
  ff_tap0_b,
  ff_tap1_delay,
  w_bilinear_b
)
;
input clk85m;
input [0:0] w_h_count;
input [7:0] ff_coeff1;
input [7:0] w_pixel_b;
input [7:0] ff_tap0_b;
input [7:0] ff_tap1_delay;
output [7:0] w_bilinear_b;
wire n104_4;
wire n103_7;
wire n102_7;
wire n101_7;
wire n100_7;
wire n99_7;
wire n98_7;
wire n97_7;
wire n96_7;
wire n51_7;
wire w_add_1_2;
wire w_add_2_2;
wire w_add_3_2;
wire w_add_4_2;
wire w_add_5_2;
wire w_add_6_2;
wire w_add_7_2;
wire w_add_8_2;
wire w_add_9_2;
wire w_add_10_0_COUT;
wire [10:0] ff_mul;
wire [7:0] w_sub;
wire [10:1] w_add;
wire [6:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  LUT3 n104_s1 (
    .F(n104_4),
    .I0(w_add[10]),
    .I1(w_add[9]),
    .I2(w_h_count[0]) 
);
defparam n104_s1.INIT=8'h40;
  LUT2 n103_s2 (
    .F(n103_7),
    .I0(w_add[10]),
    .I1(w_add[1]) 
);
defparam n103_s2.INIT=4'h4;
  LUT2 n102_s2 (
    .F(n102_7),
    .I0(w_add[10]),
    .I1(w_add[2]) 
);
defparam n102_s2.INIT=4'h4;
  LUT2 n101_s2 (
    .F(n101_7),
    .I0(w_add[10]),
    .I1(w_add[3]) 
);
defparam n101_s2.INIT=4'h4;
  LUT2 n100_s2 (
    .F(n100_7),
    .I0(w_add[10]),
    .I1(w_add[4]) 
);
defparam n100_s2.INIT=4'h4;
  LUT2 n99_s2 (
    .F(n99_7),
    .I0(w_add[10]),
    .I1(w_add[5]) 
);
defparam n99_s2.INIT=4'h4;
  LUT2 n98_s2 (
    .F(n98_7),
    .I0(w_add[10]),
    .I1(w_add[6]) 
);
defparam n98_s2.INIT=4'h4;
  LUT2 n97_s2 (
    .F(n97_7),
    .I0(w_add[10]),
    .I1(w_add[7]) 
);
defparam n97_s2.INIT=4'h4;
  LUT2 n96_s2 (
    .F(n96_7),
    .I0(w_add[10]),
    .I1(w_add[8]) 
);
defparam n96_s2.INIT=4'h4;
  DFFSE ff_out_7_s0 (
    .Q(w_bilinear_b[7]),
    .D(n96_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_6_s0 (
    .Q(w_bilinear_b[6]),
    .D(n97_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_5_s0 (
    .Q(w_bilinear_b[5]),
    .D(n98_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_4_s0 (
    .Q(w_bilinear_b[4]),
    .D(n99_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_3_s0 (
    .Q(w_bilinear_b[3]),
    .D(n100_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_2_s0 (
    .Q(w_bilinear_b[2]),
    .D(n101_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_1_s0 (
    .Q(w_bilinear_b[1]),
    .D(n102_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_0_s0 (
    .Q(w_bilinear_b[0]),
    .D(n103_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  MULT9X9 w_mul_17_s1 (
    .DOUT({ff_mul[10:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({w_sub[7:0],n51_7}),
    .B({GND,ff_coeff1[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_mul_17_s1.AREG=1'b0;
defparam w_mul_17_s1.ASIGN_REG=1'b0;
defparam w_mul_17_s1.BREG=1'b1;
defparam w_mul_17_s1.BSIGN_REG=1'b0;
defparam w_mul_17_s1.MULT_RESET_MODE="SYNC";
defparam w_mul_17_s1.OUT_REG=1'b1;
defparam w_mul_17_s1.PIPE_REG=1'b0;
defparam w_mul_17_s1.SOA_REG=1'b0;
  PADD9 n51_s3 (
    .DOUT({w_sub[7:0],n51_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,w_pixel_b[7:0]}),
    .B({GND,ff_tap0_b[7:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam n51_s3.ADD_SUB=1'b1;
defparam n51_s3.AREG=1'b1;
defparam n51_s3.BREG=1'b1;
defparam n51_s3.BSEL_MODE=1'b0;
defparam n51_s3.PADD_RESET_MODE="SYNC";
defparam n51_s3.SOREG=1'b0;
  ALU w_add_1_s (
    .SUM(w_add[1]),
    .COUT(w_add_1_2),
    .I0(ff_mul[1]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(ff_mul[0]) 
);
defparam w_add_1_s.ALU_MODE=0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_2),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_1_2) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_2),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_2_2) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_2),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_3_2) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_2),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_4_2) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_2),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_5_2) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_2),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[6]),
    .I3(GND),
    .CIN(w_add_6_2) 
);
defparam w_add_7_s.ALU_MODE=0;
  ALU w_add_8_s (
    .SUM(w_add[8]),
    .COUT(w_add_8_2),
    .I0(ff_mul[8]),
    .I1(ff_tap1_delay[7]),
    .I3(GND),
    .CIN(w_add_7_2) 
);
defparam w_add_8_s.ALU_MODE=0;
  ALU w_add_9_s (
    .SUM(w_add[9]),
    .COUT(w_add_9_2),
    .I0(ff_mul[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_8_2) 
);
defparam w_add_9_s.ALU_MODE=0;
  ALU w_add_10_s (
    .SUM(w_add[10]),
    .COUT(w_add_10_0_COUT),
    .I0(ff_mul[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_9_2) 
);
defparam w_add_10_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out_bilinear_1 */
module vdp_video_out (
  clk85m,
  n36_6,
  w_h_count_end_14,
  n138_4,
  w_h_count_end,
  n54_8,
  w_h_count_end_13,
  w_h_count,
  w_v_count,
  w_upscan_r,
  w_upscan_g,
  w_upscan_b,
  w_video_vs,
  w_video_hs,
  w_video_de,
  w_video_r,
  w_video_g,
  w_video_b
)
;
input clk85m;
input n36_6;
input w_h_count_end_14;
input n138_4;
input w_h_count_end;
input n54_8;
input w_h_count_end_13;
input [11:0] w_h_count;
input [9:0] w_v_count;
input [7:0] w_upscan_r;
input [7:0] w_upscan_g;
input [7:0] w_upscan_b;
output w_video_vs;
output w_video_hs;
output w_video_de;
output [7:0] w_video_r;
output [7:0] w_video_g;
output [7:0] w_video_b;
wire n75_9;
wire n103_6;
wire w_gain_6_5;
wire ff_v_en_6;
wire ff_vs_5;
wire ff_hs_6;
wire n217_7;
wire n215_7;
wire n163_7;
wire n160_7;
wire n159_7;
wire n157_7;
wire n62_7;
wire n75_10;
wire n103_7;
wire n103_8;
wire ff_h_en_9;
wire ff_h_en_10;
wire ff_h_en_11;
wire ff_v_en_7;
wire ff_vs_6;
wire ff_x_position_r_9_9;
wire ff_x_position_r_9_10;
wire n218_8;
wire n216_8;
wire n164_8;
wire n161_8;
wire n159_8;
wire n22_8;
wire n75_12;
wire n103_9;
wire ff_v_en_8;
wire n216_9;
wire n158_10;
wire n215_10;
wire n75_14;
wire n162_10;
wire n164_10;
wire n161_10;
wire n158_12;
wire n162_12;
wire n165_9;
wire n216_11;
wire n218_10;
wire n219_10;
wire ff_numerator_7_10;
wire ff_numerator_3_9;
wire n41_10;
wire n22_11;
wire ff_v_en;
wire ff_tap1_b_0_5;
wire ff_h_en;
wire ff_active;
wire w_scanline_gain_0_2;
wire w_scanline_gain_0_3;
wire w_scanline_gain_1_2;
wire w_scanline_gain_1_3;
wire w_scanline_gain_2_2;
wire w_scanline_gain_2_3;
wire w_scanline_gain_3_2;
wire w_scanline_gain_3_3;
wire w_scanline_gain_4_2;
wire w_scanline_gain_4_3;
wire w_scanline_gain_5_2;
wire w_scanline_gain_5_3;
wire w_scanline_gain_6_2;
wire w_scanline_gain_6_3;
wire w_scanline_gain_7_2;
wire w_scanline_gain_8_6;
wire w_scanline_gain_0_5;
wire w_scanline_gain_1_5;
wire w_scanline_gain_2_5;
wire w_scanline_gain_3_5;
wire w_scanline_gain_4_5;
wire w_scanline_gain_5_5;
wire w_scanline_gain_6_5;
wire w_scanline_gain_7_5;
wire ff_tap1_b_0_18;
wire n77_6;
wire [7:0] ff_coeff1;
wire [7:0] ff_tap0_r;
wire [7:0] ff_tap0_g;
wire [7:0] ff_tap0_b;
wire [7:0] ff_gain;
wire [9:0] ff_x_position_r;
wire [7:4] ff_numerator;
wire [7:0] ff_tap1_delay;
wire [7:0] ff_tap1_delay_0;
wire [7:0] ff_tap1_delay_1;
wire [7:0] ff_display_r;
wire [7:0] ff_display_g;
wire [7:0] ff_display_b;
wire [7:0] ff_coeff;
wire [9:0] w_scanline_gain;
wire [7:0] w_pixel_r;
wire [7:0] w_pixel_g;
wire [7:0] w_pixel_b;
wire [7:0] w_bilinear_r;
wire [7:0] w_bilinear_g;
wire [7:0] w_bilinear_b;
wire [17:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [17:0] DOUT_0;
wire [8:0] SOA_0;
wire [8:0] SOB_0;
wire [17:0] DOUT_1;
wire [8:0] SOA_1;
wire [8:0] SOB_1;
wire [17:0] DOUT_2;
wire [8:0] SOA_2;
wire [8:0] SOB_2;
wire VCC;
wire GND;
  LUT4 n75_s6 (
    .F(n75_9),
    .I0(w_h_count_end_14),
    .I1(n138_4),
    .I2(n75_10),
    .I3(n75_14) 
);
defparam n75_s6.INIT=16'h8000;
  LUT2 n103_s3 (
    .F(n103_6),
    .I0(n103_7),
    .I1(n103_8) 
);
defparam n103_s3.INIT=4'h8;
  LUT2 w_video_de_s (
    .F(w_video_de),
    .I0(ff_h_en),
    .I1(ff_v_en) 
);
defparam w_video_de_s.INIT=4'h8;
  LUT2 w_gain_6_s2 (
    .F(w_gain_6_5),
    .I0(w_v_count[0]),
    .I1(w_h_count[0]) 
);
defparam w_gain_6_s2.INIT=4'h4;
  LUT4 ff_v_en_s2 (
    .F(ff_v_en_6),
    .I0(w_v_count[5]),
    .I1(w_v_count[9]),
    .I2(w_h_count_end),
    .I3(ff_v_en_7) 
);
defparam ff_v_en_s2.INIT=16'h6000;
  LUT3 ff_vs_s2 (
    .F(ff_vs_5),
    .I0(ff_vs_6),
    .I1(n103_7),
    .I2(w_h_count_end) 
);
defparam ff_vs_s2.INIT=8'h40;
  LUT2 ff_hs_s3 (
    .F(ff_hs_6),
    .I0(w_h_count_end),
    .I1(n75_9) 
);
defparam ff_hs_s3.INIT=4'hE;
  LUT4 n217_s2 (
    .F(n217_7),
    .I0(n218_8),
    .I1(ff_numerator[4]),
    .I2(ff_x_position_r_9_10),
    .I3(ff_numerator[5]) 
);
defparam n217_s2.INIT=16'h0B04;
  LUT4 n215_s2 (
    .F(n215_7),
    .I0(ff_numerator[6]),
    .I1(n215_10),
    .I2(ff_x_position_r_9_10),
    .I3(ff_numerator[7]) 
);
defparam n215_s2.INIT=16'h0E01;
  LUT4 n163_s2 (
    .F(n163_7),
    .I0(ff_x_position_r[2]),
    .I1(n164_8),
    .I2(ff_x_position_r_9_10),
    .I3(ff_x_position_r[3]) 
);
defparam n163_s2.INIT=16'h0708;
  LUT4 n160_s2 (
    .F(n160_7),
    .I0(ff_x_position_r[5]),
    .I1(n161_8),
    .I2(ff_x_position_r_9_10),
    .I3(ff_x_position_r[6]) 
);
defparam n160_s2.INIT=16'h0708;
  LUT4 n159_s2 (
    .F(n159_7),
    .I0(n161_8),
    .I1(n159_8),
    .I2(ff_x_position_r_9_10),
    .I3(ff_x_position_r[7]) 
);
defparam n159_s2.INIT=16'h0708;
  LUT4 n157_s2 (
    .F(n157_7),
    .I0(ff_x_position_r[8]),
    .I1(n158_10),
    .I2(ff_x_position_r_9_10),
    .I3(ff_x_position_r[9]) 
);
defparam n157_s2.INIT=16'h0708;
  LUT3 n62_s2 (
    .F(n62_7),
    .I0(w_v_count[5]),
    .I1(w_v_count[9]),
    .I2(ff_v_en_7) 
);
defparam n62_s2.INIT=8'hBF;
  LUT3 n75_s7 (
    .F(n75_10),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(w_h_count[10]) 
);
defparam n75_s7.INIT=8'h01;
  LUT4 n103_s4 (
    .F(n103_7),
    .I0(w_v_count[5]),
    .I1(w_v_count[9]),
    .I2(w_v_count[0]),
    .I3(n103_9) 
);
defparam n103_s4.INIT=16'h1000;
  LUT4 n103_s5 (
    .F(n103_8),
    .I0(w_v_count[2]),
    .I1(w_v_count[3]),
    .I2(w_v_count[1]),
    .I3(w_v_count[4]) 
);
defparam n103_s5.INIT=16'h1000;
  LUT4 ff_h_en_s4 (
    .F(ff_h_en_9),
    .I0(w_h_count[9]),
    .I1(w_h_count[8]),
    .I2(w_h_count[11]),
    .I3(n75_10) 
);
defparam ff_h_en_s4.INIT=16'h4000;
  LUT4 ff_h_en_s5 (
    .F(ff_h_en_10),
    .I0(w_h_count[8]),
    .I1(w_h_count[10]),
    .I2(n75_12),
    .I3(n54_8) 
);
defparam ff_h_en_s5.INIT=16'h1000;
  LUT4 ff_h_en_s6 (
    .F(ff_h_en_11),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_h_count[2]),
    .I3(w_h_count_end_13) 
);
defparam ff_h_en_s6.INIT=16'h1000;
  LUT3 ff_v_en_s3 (
    .F(ff_v_en_7),
    .I0(w_v_count[2]),
    .I1(n103_9),
    .I2(ff_v_en_8) 
);
defparam ff_v_en_s3.INIT=8'h40;
  LUT4 ff_vs_s3 (
    .F(ff_vs_6),
    .I0(w_v_count[1]),
    .I1(w_v_count[4]),
    .I2(w_v_count[3]),
    .I3(w_v_count[2]) 
);
defparam ff_vs_s3.INIT=16'hEFF7;
  LUT3 ff_x_position_r_9_s4 (
    .F(ff_x_position_r_9_9),
    .I0(ff_numerator[6]),
    .I1(ff_numerator[7]),
    .I2(n215_10) 
);
defparam ff_x_position_r_9_s4.INIT=8'h01;
  LUT2 ff_x_position_r_9_s5 (
    .F(ff_x_position_r_9_10),
    .I0(ff_h_en_10),
    .I1(n22_8) 
);
defparam ff_x_position_r_9_s5.INIT=4'h8;
  LUT3 n218_s3 (
    .F(n218_8),
    .I0(ff_numerator[7]),
    .I1(ff_numerator[6]),
    .I2(ff_x_position_r[0]) 
);
defparam n218_s3.INIT=8'h0E;
  LUT4 n216_s3 (
    .F(n216_8),
    .I0(ff_numerator[7]),
    .I1(ff_x_position_r[0]),
    .I2(ff_numerator[6]),
    .I3(n216_9) 
);
defparam n216_s3.INIT=16'h3CF5;
  LUT2 n164_s3 (
    .F(n164_8),
    .I0(ff_x_position_r[1]),
    .I1(ff_x_position_r[0]) 
);
defparam n164_s3.INIT=4'h8;
  LUT2 n161_s3 (
    .F(n161_8),
    .I0(ff_x_position_r[4]),
    .I1(n162_10) 
);
defparam n161_s3.INIT=4'h8;
  LUT2 n159_s3 (
    .F(n159_8),
    .I0(ff_x_position_r[6]),
    .I1(ff_x_position_r[5]) 
);
defparam n159_s3.INIT=4'h8;
  LUT4 n22_s3 (
    .F(n22_8),
    .I0(w_h_count[2]),
    .I1(w_h_count[1]),
    .I2(w_h_count[0]),
    .I3(w_h_count_end_13) 
);
defparam n22_s3.INIT=16'h4000;
  LUT2 n75_s9 (
    .F(n75_12),
    .I0(w_h_count[11]),
    .I1(w_h_count[9]) 
);
defparam n75_s9.INIT=4'h4;
  LUT3 n103_s6 (
    .F(n103_9),
    .I0(w_v_count[6]),
    .I1(w_v_count[7]),
    .I2(w_v_count[8]) 
);
defparam n103_s6.INIT=8'h01;
  LUT4 ff_v_en_s4 (
    .F(ff_v_en_8),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]),
    .I2(w_v_count[4]),
    .I3(w_v_count[3]) 
);
defparam ff_v_en_s4.INIT=16'h0100;
  LUT2 n216_s4 (
    .F(n216_9),
    .I0(ff_numerator[4]),
    .I1(ff_numerator[5]) 
);
defparam n216_s4.INIT=4'h8;
  LUT4 n158_s4 (
    .F(n158_10),
    .I0(ff_x_position_r[7]),
    .I1(n161_8),
    .I2(ff_x_position_r[6]),
    .I3(ff_x_position_r[5]) 
);
defparam n158_s4.INIT=16'h8000;
  LUT3 n215_s4 (
    .F(n215_10),
    .I0(ff_x_position_r[0]),
    .I1(ff_numerator[4]),
    .I2(ff_numerator[5]) 
);
defparam n215_s4.INIT=8'h80;
  LUT3 n75_s10 (
    .F(n75_14),
    .I0(w_h_count[5]),
    .I1(w_h_count[11]),
    .I2(w_h_count[9]) 
);
defparam n75_s10.INIT=8'h20;
  LUT4 n162_s4 (
    .F(n162_10),
    .I0(ff_x_position_r[3]),
    .I1(ff_x_position_r[2]),
    .I2(ff_x_position_r[1]),
    .I3(ff_x_position_r[0]) 
);
defparam n162_s4.INIT=16'h8000;
  LUT4 n164_s4 (
    .F(n164_10),
    .I0(ff_x_position_r_9_10),
    .I1(ff_x_position_r[2]),
    .I2(ff_x_position_r[1]),
    .I3(ff_x_position_r[0]) 
);
defparam n164_s4.INIT=16'h1444;
  LUT4 n161_s4 (
    .F(n161_10),
    .I0(ff_x_position_r_9_10),
    .I1(ff_x_position_r[5]),
    .I2(ff_x_position_r[4]),
    .I3(n162_10) 
);
defparam n161_s4.INIT=16'h1444;
  LUT4 n158_s5 (
    .F(n158_12),
    .I0(ff_h_en_10),
    .I1(n22_8),
    .I2(ff_x_position_r[8]),
    .I3(n158_10) 
);
defparam n158_s5.INIT=16'h0770;
  LUT4 n162_s5 (
    .F(n162_12),
    .I0(ff_h_en_10),
    .I1(n22_8),
    .I2(ff_x_position_r[4]),
    .I3(n162_10) 
);
defparam n162_s5.INIT=16'h0770;
  LUT4 n165_s3 (
    .F(n165_9),
    .I0(ff_h_en_10),
    .I1(n22_8),
    .I2(ff_x_position_r[1]),
    .I3(ff_x_position_r[0]) 
);
defparam n165_s3.INIT=16'h0770;
  LUT3 n216_s5 (
    .F(n216_11),
    .I0(ff_h_en_10),
    .I1(n22_8),
    .I2(n216_8) 
);
defparam n216_s5.INIT=8'h07;
  LUT4 n218_s4 (
    .F(n218_10),
    .I0(ff_h_en_10),
    .I1(n22_8),
    .I2(ff_numerator[4]),
    .I3(n218_8) 
);
defparam n218_s4.INIT=16'h7007;
  LUT3 n219_s4 (
    .F(n219_10),
    .I0(ff_x_position_r[0]),
    .I1(ff_h_en_10),
    .I2(n22_8) 
);
defparam n219_s4.INIT=8'h15;
  LUT4 ff_numerator_7_s4 (
    .F(ff_numerator_7_10),
    .I0(ff_active),
    .I1(w_h_count[0]),
    .I2(ff_h_en_10),
    .I3(n22_8) 
);
defparam ff_numerator_7_s4.INIT=16'hF888;
  LUT4 ff_numerator_3_s3 (
    .F(ff_numerator_3_9),
    .I0(ff_x_position_r_9_9),
    .I1(ff_h_en_10),
    .I2(n22_8),
    .I3(ff_numerator_7_10) 
);
defparam ff_numerator_3_s3.INIT=16'hD500;
  LUT3 w_video_r_7_s0 (
    .F(w_video_r[7]),
    .I0(ff_display_r[7]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_7_s0.INIT=8'h80;
  LUT3 w_video_r_6_s0 (
    .F(w_video_r[6]),
    .I0(ff_display_r[6]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_6_s0.INIT=8'h80;
  LUT3 w_video_r_5_s0 (
    .F(w_video_r[5]),
    .I0(ff_display_r[5]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_5_s0.INIT=8'h80;
  LUT3 w_video_r_4_s0 (
    .F(w_video_r[4]),
    .I0(ff_display_r[4]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_4_s0.INIT=8'h80;
  LUT3 w_video_r_3_s0 (
    .F(w_video_r[3]),
    .I0(ff_display_r[3]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_3_s0.INIT=8'h80;
  LUT3 w_video_r_2_s0 (
    .F(w_video_r[2]),
    .I0(ff_display_r[2]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_2_s0.INIT=8'h80;
  LUT3 w_video_r_1_s0 (
    .F(w_video_r[1]),
    .I0(ff_display_r[1]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_1_s0.INIT=8'h80;
  LUT3 w_video_r_0_s0 (
    .F(w_video_r[0]),
    .I0(ff_display_r[0]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_0_s0.INIT=8'h80;
  LUT3 w_video_g_7_s0 (
    .F(w_video_g[7]),
    .I0(ff_display_g[7]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_7_s0.INIT=8'h80;
  LUT3 w_video_g_6_s0 (
    .F(w_video_g[6]),
    .I0(ff_display_g[6]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_6_s0.INIT=8'h80;
  LUT3 w_video_g_5_s0 (
    .F(w_video_g[5]),
    .I0(ff_display_g[5]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_5_s0.INIT=8'h80;
  LUT3 w_video_g_4_s0 (
    .F(w_video_g[4]),
    .I0(ff_display_g[4]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_4_s0.INIT=8'h80;
  LUT3 w_video_g_3_s0 (
    .F(w_video_g[3]),
    .I0(ff_display_g[3]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_3_s0.INIT=8'h80;
  LUT3 w_video_g_2_s0 (
    .F(w_video_g[2]),
    .I0(ff_display_g[2]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_2_s0.INIT=8'h80;
  LUT3 w_video_g_1_s0 (
    .F(w_video_g[1]),
    .I0(ff_display_g[1]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_1_s0.INIT=8'h80;
  LUT3 w_video_g_0_s0 (
    .F(w_video_g[0]),
    .I0(ff_display_g[0]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_0_s0.INIT=8'h80;
  LUT3 w_video_b_7_s0 (
    .F(w_video_b[7]),
    .I0(ff_display_b[7]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_7_s0.INIT=8'h80;
  LUT3 w_video_b_6_s0 (
    .F(w_video_b[6]),
    .I0(ff_display_b[6]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_6_s0.INIT=8'h80;
  LUT3 w_video_b_5_s0 (
    .F(w_video_b[5]),
    .I0(ff_display_b[5]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_5_s0.INIT=8'h80;
  LUT3 w_video_b_4_s0 (
    .F(w_video_b[4]),
    .I0(ff_display_b[4]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_4_s0.INIT=8'h80;
  LUT3 w_video_b_3_s0 (
    .F(w_video_b[3]),
    .I0(ff_display_b[3]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_3_s0.INIT=8'h80;
  LUT3 w_video_b_2_s0 (
    .F(w_video_b[2]),
    .I0(ff_display_b[2]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_2_s0.INIT=8'h80;
  LUT3 w_video_b_1_s0 (
    .F(w_video_b[1]),
    .I0(ff_display_b[1]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_1_s0.INIT=8'h80;
  LUT3 w_video_b_0_s0 (
    .F(w_video_b[0]),
    .I0(ff_display_b[0]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_0_s0.INIT=8'h80;
  LUT4 n41_s4 (
    .F(n41_10),
    .I0(ff_h_en_10),
    .I1(ff_h_en),
    .I2(ff_h_en_9),
    .I3(ff_h_en_11) 
);
defparam n41_s4.INIT=16'h0ECC;
  LUT4 n22_s5 (
    .F(n22_11),
    .I0(ff_h_en_10),
    .I1(ff_active),
    .I2(ff_h_en_9),
    .I3(n22_8) 
);
defparam n22_s5.INIT=16'h0ECC;
  DFFCE ff_v_en_s0 (
    .Q(ff_v_en),
    .D(n62_7),
    .CLK(clk85m),
    .CE(ff_v_en_6),
    .CLEAR(n36_6) 
);
  DFFPE ff_vs_s0 (
    .Q(w_video_vs),
    .D(n103_6),
    .CLK(clk85m),
    .CE(ff_vs_5),
    .PRESET(n36_6) 
);
  DFFE ff_coeff1_7_s0 (
    .Q(ff_coeff1[7]),
    .D(ff_coeff[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_6_s0 (
    .Q(ff_coeff1[6]),
    .D(ff_coeff[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_5_s0 (
    .Q(ff_coeff1[5]),
    .D(ff_coeff[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_4_s0 (
    .Q(ff_coeff1[4]),
    .D(ff_coeff[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_3_s0 (
    .Q(ff_coeff1[3]),
    .D(ff_coeff[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_2_s0 (
    .Q(ff_coeff1[2]),
    .D(ff_coeff[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_1_s0 (
    .Q(ff_coeff1[1]),
    .D(ff_coeff[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_0_s0 (
    .Q(ff_coeff1[0]),
    .D(ff_coeff[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_7_s0 (
    .Q(ff_tap0_r[7]),
    .D(w_pixel_r[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_6_s0 (
    .Q(ff_tap0_r[6]),
    .D(w_pixel_r[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_5_s0 (
    .Q(ff_tap0_r[5]),
    .D(w_pixel_r[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_4_s0 (
    .Q(ff_tap0_r[4]),
    .D(w_pixel_r[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_3_s0 (
    .Q(ff_tap0_r[3]),
    .D(w_pixel_r[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_2_s0 (
    .Q(ff_tap0_r[2]),
    .D(w_pixel_r[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_1_s0 (
    .Q(ff_tap0_r[1]),
    .D(w_pixel_r[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_0_s0 (
    .Q(ff_tap0_r[0]),
    .D(w_pixel_r[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_7_s0 (
    .Q(ff_tap0_g[7]),
    .D(w_pixel_g[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_6_s0 (
    .Q(ff_tap0_g[6]),
    .D(w_pixel_g[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_5_s0 (
    .Q(ff_tap0_g[5]),
    .D(w_pixel_g[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_4_s0 (
    .Q(ff_tap0_g[4]),
    .D(w_pixel_g[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_3_s0 (
    .Q(ff_tap0_g[3]),
    .D(w_pixel_g[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_2_s0 (
    .Q(ff_tap0_g[2]),
    .D(w_pixel_g[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_1_s0 (
    .Q(ff_tap0_g[1]),
    .D(w_pixel_g[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_0_s0 (
    .Q(ff_tap0_g[0]),
    .D(w_pixel_g[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_7_s0 (
    .Q(ff_tap0_b[7]),
    .D(w_pixel_b[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_6_s0 (
    .Q(ff_tap0_b[6]),
    .D(w_pixel_b[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_5_s0 (
    .Q(ff_tap0_b[5]),
    .D(w_pixel_b[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_4_s0 (
    .Q(ff_tap0_b[4]),
    .D(w_pixel_b[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_3_s0 (
    .Q(ff_tap0_b[3]),
    .D(w_pixel_b[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_2_s0 (
    .Q(ff_tap0_b[2]),
    .D(w_pixel_b[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_1_s0 (
    .Q(ff_tap0_b[1]),
    .D(w_pixel_b[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_0_s0 (
    .Q(ff_tap0_b[0]),
    .D(w_pixel_b[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_gain_7_s0 (
    .Q(ff_gain[7]),
    .D(n77_6),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFRE ff_gain_6_s0 (
    .Q(ff_gain[6]),
    .D(w_scanline_gain[9]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_5_s0 (
    .Q(ff_gain[5]),
    .D(w_scanline_gain[8]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_4_s0 (
    .Q(ff_gain[4]),
    .D(w_scanline_gain[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_3_s0 (
    .Q(ff_gain[3]),
    .D(w_scanline_gain[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_2_s0 (
    .Q(ff_gain[2]),
    .D(w_scanline_gain[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_1_s0 (
    .Q(ff_gain[1]),
    .D(w_scanline_gain[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_0_s0 (
    .Q(ff_gain[0]),
    .D(w_scanline_gain[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFCE ff_x_position_r_9_s1 (
    .Q(ff_x_position_r[9]),
    .D(n157_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_9),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_9_s1.INIT=1'b0;
  DFFCE ff_x_position_r_8_s1 (
    .Q(ff_x_position_r[8]),
    .D(n158_12),
    .CLK(clk85m),
    .CE(ff_numerator_3_9),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_8_s1.INIT=1'b0;
  DFFCE ff_x_position_r_7_s1 (
    .Q(ff_x_position_r[7]),
    .D(n159_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_9),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_7_s1.INIT=1'b0;
  DFFCE ff_x_position_r_6_s1 (
    .Q(ff_x_position_r[6]),
    .D(n160_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_9),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_6_s1.INIT=1'b0;
  DFFCE ff_x_position_r_5_s1 (
    .Q(ff_x_position_r[5]),
    .D(n161_10),
    .CLK(clk85m),
    .CE(ff_numerator_3_9),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_5_s1.INIT=1'b0;
  DFFCE ff_x_position_r_4_s1 (
    .Q(ff_x_position_r[4]),
    .D(n162_12),
    .CLK(clk85m),
    .CE(ff_numerator_3_9),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_4_s1.INIT=1'b0;
  DFFCE ff_x_position_r_3_s1 (
    .Q(ff_x_position_r[3]),
    .D(n163_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_9),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_3_s1.INIT=1'b0;
  DFFCE ff_x_position_r_2_s1 (
    .Q(ff_x_position_r[2]),
    .D(n164_10),
    .CLK(clk85m),
    .CE(ff_numerator_3_9),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_2_s1.INIT=1'b0;
  DFFCE ff_x_position_r_1_s1 (
    .Q(ff_x_position_r[1]),
    .D(n165_9),
    .CLK(clk85m),
    .CE(ff_numerator_3_9),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_1_s1.INIT=1'b0;
  DFFCE ff_x_position_r_0_s1 (
    .Q(ff_x_position_r[0]),
    .D(n219_10),
    .CLK(clk85m),
    .CE(ff_numerator_3_9),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_0_s1.INIT=1'b0;
  DFFCE ff_numerator_7_s1 (
    .Q(ff_numerator[7]),
    .D(n215_7),
    .CLK(clk85m),
    .CE(ff_numerator_7_10),
    .CLEAR(n36_6) 
);
defparam ff_numerator_7_s1.INIT=1'b0;
  DFFCE ff_numerator_6_s1 (
    .Q(ff_numerator[6]),
    .D(n216_11),
    .CLK(clk85m),
    .CE(ff_numerator_7_10),
    .CLEAR(n36_6) 
);
defparam ff_numerator_6_s1.INIT=1'b0;
  DFFCE ff_numerator_5_s1 (
    .Q(ff_numerator[5]),
    .D(n217_7),
    .CLK(clk85m),
    .CE(ff_numerator_7_10),
    .CLEAR(n36_6) 
);
defparam ff_numerator_5_s1.INIT=1'b0;
  DFFCE ff_numerator_4_s1 (
    .Q(ff_numerator[4]),
    .D(n218_10),
    .CLK(clk85m),
    .CE(ff_numerator_7_10),
    .CLEAR(n36_6) 
);
defparam ff_numerator_4_s1.INIT=1'b0;
  DFFPE ff_hs_s1 (
    .Q(w_video_hs),
    .D(n75_9),
    .CLK(clk85m),
    .CE(ff_hs_6),
    .PRESET(n36_6) 
);
defparam ff_hs_s1.INIT=1'b1;
  DFFE ff_tap1_b_0_s2 (
    .Q(ff_tap1_b_0_5),
    .D(ff_tap1_b_0_18),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFC ff_h_en_s7 (
    .Q(ff_h_en),
    .D(n41_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_h_en_s7.INIT=1'b0;
  DFFC ff_active_s6 (
    .Q(ff_active),
    .D(n22_11),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_active_s6.INIT=1'b0;
  RAM16S4 ff_tap1_b_0_s4 (
    .DO(ff_tap1_delay[3:0]),
    .DI(ff_tap0_b[3:0]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_b_0_s6 (
    .DO(ff_tap1_delay[7:4]),
    .DI(ff_tap0_b[7:4]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_g_0_s4 (
    .DO(ff_tap1_delay_0[3:0]),
    .DI(ff_tap0_g[3:0]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_g_0_s6 (
    .DO(ff_tap1_delay_0[7:4]),
    .DI(ff_tap0_g[7:4]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_r_0_s4 (
    .DO(ff_tap1_delay_1[3:0]),
    .DI(ff_tap0_r[3:0]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_r_0_s6 (
    .DO(ff_tap1_delay_1[7:4]),
    .DI(ff_tap0_r[7:4]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  MULT9X9 w_display_r_15_s2 (
    .DOUT({DOUT[17:15],ff_display_r[7:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({GND,w_bilinear_r[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_display_r_15_s2.AREG=1'b1;
defparam w_display_r_15_s2.ASIGN_REG=1'b0;
defparam w_display_r_15_s2.BREG=1'b0;
defparam w_display_r_15_s2.BSIGN_REG=1'b0;
defparam w_display_r_15_s2.MULT_RESET_MODE="SYNC";
defparam w_display_r_15_s2.OUT_REG=1'b1;
defparam w_display_r_15_s2.PIPE_REG=1'b0;
defparam w_display_r_15_s2.SOA_REG=1'b0;
  MULT9X9 w_display_g_15_s2 (
    .DOUT({DOUT_0[17:15],ff_display_g[7:0],DOUT_0[6:0]}),
    .SOA(SOA_0[8:0]),
    .SOB(SOB_0[8:0]),
    .A({GND,w_bilinear_g[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_display_g_15_s2.AREG=1'b1;
defparam w_display_g_15_s2.ASIGN_REG=1'b0;
defparam w_display_g_15_s2.BREG=1'b0;
defparam w_display_g_15_s2.BSIGN_REG=1'b0;
defparam w_display_g_15_s2.MULT_RESET_MODE="SYNC";
defparam w_display_g_15_s2.OUT_REG=1'b1;
defparam w_display_g_15_s2.PIPE_REG=1'b0;
defparam w_display_g_15_s2.SOA_REG=1'b0;
  MULT9X9 w_display_b_15_s2 (
    .DOUT({DOUT_1[17:15],ff_display_b[7:0],DOUT_1[6:0]}),
    .SOA(SOA_1[8:0]),
    .SOB(SOB_1[8:0]),
    .A({GND,w_bilinear_b[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_display_b_15_s2.AREG=1'b1;
defparam w_display_b_15_s2.ASIGN_REG=1'b0;
defparam w_display_b_15_s2.BREG=1'b0;
defparam w_display_b_15_s2.BSIGN_REG=1'b0;
defparam w_display_b_15_s2.MULT_RESET_MODE="SYNC";
defparam w_display_b_15_s2.OUT_REG=1'b1;
defparam w_display_b_15_s2.PIPE_REG=1'b0;
defparam w_display_b_15_s2.SOA_REG=1'b0;
  MULT9X9 w_normalized_numerator_15_s3 (
    .DOUT({DOUT_2[17:15],ff_coeff[7:0],DOUT_2[6:0]}),
    .SOA(SOA_2[8:0]),
    .SOB(SOB_2[8:0]),
    .A({GND,GND,GND,VCC,GND,VCC,GND,GND,VCC}),
    .B({GND,ff_numerator[7:4],ff_x_position_r[0],GND,GND,GND}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(n36_6) 
);
defparam w_normalized_numerator_15_s3.AREG=1'b0;
defparam w_normalized_numerator_15_s3.ASIGN_REG=1'b0;
defparam w_normalized_numerator_15_s3.BREG=1'b0;
defparam w_normalized_numerator_15_s3.BSIGN_REG=1'b0;
defparam w_normalized_numerator_15_s3.MULT_RESET_MODE="ASYNC";
defparam w_normalized_numerator_15_s3.OUT_REG=1'b1;
defparam w_normalized_numerator_15_s3.PIPE_REG=1'b0;
defparam w_normalized_numerator_15_s3.SOA_REG=1'b0;
  ALU w_scanline_gain_0_s (
    .SUM(w_scanline_gain_0_2),
    .COUT(w_scanline_gain_0_3),
    .I0(w_bilinear_r[0]),
    .I1(w_bilinear_g[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_scanline_gain_0_s.ALU_MODE=0;
  ALU w_scanline_gain_1_s (
    .SUM(w_scanline_gain_1_2),
    .COUT(w_scanline_gain_1_3),
    .I0(w_bilinear_r[1]),
    .I1(w_bilinear_g[1]),
    .I3(GND),
    .CIN(w_scanline_gain_0_3) 
);
defparam w_scanline_gain_1_s.ALU_MODE=0;
  ALU w_scanline_gain_2_s (
    .SUM(w_scanline_gain_2_2),
    .COUT(w_scanline_gain_2_3),
    .I0(w_bilinear_r[2]),
    .I1(w_bilinear_g[2]),
    .I3(GND),
    .CIN(w_scanline_gain_1_3) 
);
defparam w_scanline_gain_2_s.ALU_MODE=0;
  ALU w_scanline_gain_3_s (
    .SUM(w_scanline_gain_3_2),
    .COUT(w_scanline_gain_3_3),
    .I0(w_bilinear_r[3]),
    .I1(w_bilinear_g[3]),
    .I3(GND),
    .CIN(w_scanline_gain_2_3) 
);
defparam w_scanline_gain_3_s.ALU_MODE=0;
  ALU w_scanline_gain_4_s (
    .SUM(w_scanline_gain_4_2),
    .COUT(w_scanline_gain_4_3),
    .I0(w_bilinear_r[4]),
    .I1(w_bilinear_g[4]),
    .I3(GND),
    .CIN(w_scanline_gain_3_3) 
);
defparam w_scanline_gain_4_s.ALU_MODE=0;
  ALU w_scanline_gain_5_s (
    .SUM(w_scanline_gain_5_2),
    .COUT(w_scanline_gain_5_3),
    .I0(w_bilinear_r[5]),
    .I1(w_bilinear_g[5]),
    .I3(GND),
    .CIN(w_scanline_gain_4_3) 
);
defparam w_scanline_gain_5_s.ALU_MODE=0;
  ALU w_scanline_gain_6_s (
    .SUM(w_scanline_gain_6_2),
    .COUT(w_scanline_gain_6_3),
    .I0(w_bilinear_r[6]),
    .I1(w_bilinear_g[6]),
    .I3(GND),
    .CIN(w_scanline_gain_5_3) 
);
defparam w_scanline_gain_6_s.ALU_MODE=0;
  ALU w_scanline_gain_7_s (
    .SUM(w_scanline_gain_7_2),
    .COUT(w_scanline_gain_8_6),
    .I0(w_bilinear_r[7]),
    .I1(w_bilinear_g[7]),
    .I3(GND),
    .CIN(w_scanline_gain_6_3) 
);
defparam w_scanline_gain_7_s.ALU_MODE=0;
  ALU w_scanline_gain_0_s0 (
    .SUM(w_scanline_gain[0]),
    .COUT(w_scanline_gain_0_5),
    .I0(w_scanline_gain_0_2),
    .I1(w_bilinear_b[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_scanline_gain_0_s0.ALU_MODE=0;
  ALU w_scanline_gain_1_s0 (
    .SUM(w_scanline_gain[1]),
    .COUT(w_scanline_gain_1_5),
    .I0(w_scanline_gain_1_2),
    .I1(w_bilinear_b[1]),
    .I3(GND),
    .CIN(w_scanline_gain_0_5) 
);
defparam w_scanline_gain_1_s0.ALU_MODE=0;
  ALU w_scanline_gain_2_s0 (
    .SUM(w_scanline_gain[2]),
    .COUT(w_scanline_gain_2_5),
    .I0(w_scanline_gain_2_2),
    .I1(w_bilinear_b[2]),
    .I3(GND),
    .CIN(w_scanline_gain_1_5) 
);
defparam w_scanline_gain_2_s0.ALU_MODE=0;
  ALU w_scanline_gain_3_s0 (
    .SUM(w_scanline_gain[3]),
    .COUT(w_scanline_gain_3_5),
    .I0(w_scanline_gain_3_2),
    .I1(w_bilinear_b[3]),
    .I3(GND),
    .CIN(w_scanline_gain_2_5) 
);
defparam w_scanline_gain_3_s0.ALU_MODE=0;
  ALU w_scanline_gain_4_s0 (
    .SUM(w_scanline_gain[4]),
    .COUT(w_scanline_gain_4_5),
    .I0(w_scanline_gain_4_2),
    .I1(w_bilinear_b[4]),
    .I3(GND),
    .CIN(w_scanline_gain_3_5) 
);
defparam w_scanline_gain_4_s0.ALU_MODE=0;
  ALU w_scanline_gain_5_s0 (
    .SUM(w_scanline_gain[5]),
    .COUT(w_scanline_gain_5_5),
    .I0(w_scanline_gain_5_2),
    .I1(w_bilinear_b[5]),
    .I3(GND),
    .CIN(w_scanline_gain_4_5) 
);
defparam w_scanline_gain_5_s0.ALU_MODE=0;
  ALU w_scanline_gain_6_s0 (
    .SUM(w_scanline_gain[6]),
    .COUT(w_scanline_gain_6_5),
    .I0(w_scanline_gain_6_2),
    .I1(w_bilinear_b[6]),
    .I3(GND),
    .CIN(w_scanline_gain_5_5) 
);
defparam w_scanline_gain_6_s0.ALU_MODE=0;
  ALU w_scanline_gain_7_s0 (
    .SUM(w_scanline_gain[7]),
    .COUT(w_scanline_gain_7_5),
    .I0(w_scanline_gain_7_2),
    .I1(w_bilinear_b[7]),
    .I3(GND),
    .CIN(w_scanline_gain_6_5) 
);
defparam w_scanline_gain_7_s0.ALU_MODE=0;
  ALU w_scanline_gain_8_s0 (
    .SUM(w_scanline_gain[8]),
    .COUT(w_scanline_gain[9]),
    .I0(w_scanline_gain_8_6),
    .I1(GND),
    .I3(GND),
    .CIN(w_scanline_gain_7_5) 
);
defparam w_scanline_gain_8_s0.ALU_MODE=0;
  INV ff_tap1_b_0_s12 (
    .O(ff_tap1_b_0_18),
    .I(ff_tap1_b_0_5) 
);
  vdp_video_double_buffer u_double_buffer (
    .clk85m(clk85m),
    .ff_active(ff_active),
    .w_upscan_r(w_upscan_r[7:0]),
    .w_upscan_g(w_upscan_g[7:0]),
    .w_upscan_b(w_upscan_b[7:0]),
    .w_v_count(w_v_count[0]),
    .w_h_count(w_h_count[11:2]),
    .ff_x_position_r(ff_x_position_r[9:0]),
    .n77_6(n77_6),
    .w_pixel_r(w_pixel_r[7:0]),
    .w_pixel_g(w_pixel_g[7:0]),
    .w_pixel_b(w_pixel_b[7:0])
);
  vdp_video_out_bilinear u_bilinear_r (
    .clk85m(clk85m),
    .w_h_count(w_h_count[0]),
    .ff_coeff1(ff_coeff1[7:0]),
    .w_pixel_r(w_pixel_r[7:0]),
    .ff_tap0_r(ff_tap0_r[7:0]),
    .ff_tap1_delay(ff_tap1_delay_1[7:0]),
    .w_bilinear_r(w_bilinear_r[7:0])
);
  vdp_video_out_bilinear_0 u_bilinear_g (
    .clk85m(clk85m),
    .w_h_count(w_h_count[0]),
    .ff_coeff1(ff_coeff1[7:0]),
    .w_pixel_g(w_pixel_g[7:0]),
    .ff_tap0_g(ff_tap0_g[7:0]),
    .ff_tap1_delay(ff_tap1_delay_0[7:0]),
    .w_bilinear_g(w_bilinear_g[7:0])
);
  vdp_video_out_bilinear_1 u_bilinear_b (
    .clk85m(clk85m),
    .w_h_count(w_h_count[0]),
    .ff_coeff1(ff_coeff1[7:0]),
    .w_pixel_b(w_pixel_b[7:0]),
    .ff_tap0_b(ff_tap0_b[7:0]),
    .ff_tap1_delay(ff_tap1_delay[7:0]),
    .w_bilinear_b(w_bilinear_b[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out */
module vdp (
  w_bus_write,
  clk85m,
  n36_6,
  ff_reset_n2_1,
  w_bus_valid,
  w_bus_ioreq,
  w_sdram_rdata_en,
  ff_sdr_ready,
  w_bus_wdata,
  w_bus_address,
  w_sdram_rdata,
  w_pulse1,
  w_bus_vdp_rdata_en,
  ff_bus_ready,
  n28_4,
  n31_3,
  ff_busy,
  w_pulse2,
  w_sdram_refresh,
  w_sdram_write,
  w_sdram_valid,
  w_video_vs,
  w_video_hs,
  w_video_de,
  w_bus_vdp_rdata,
  w_sdram_address,
  w_sdram_wdata,
  w_sdram_wdata_mask,
  w_video_r,
  w_video_g,
  w_video_b
)
;
input w_bus_write;
input clk85m;
input n36_6;
input ff_reset_n2_1;
input w_bus_valid;
input w_bus_ioreq;
input w_sdram_rdata_en;
input ff_sdr_ready;
input [7:0] w_bus_wdata;
input [1:0] w_bus_address;
input [31:0] w_sdram_rdata;
output w_pulse1;
output w_bus_vdp_rdata_en;
output ff_bus_ready;
output n28_4;
output n31_3;
output ff_busy;
output w_pulse2;
output w_sdram_refresh;
output w_sdram_write;
output w_sdram_valid;
output w_video_vs;
output w_video_hs;
output w_video_de;
output [7:0] w_bus_vdp_rdata;
output [17:2] w_sdram_address;
output [31:0] w_sdram_wdata;
output [3:0] w_sdram_wdata_mask;
output [7:0] w_video_r;
output [7:0] w_video_g;
output [7:0] w_video_b;
wire w_register_write;
wire w_cpu_vram_write;
wire reg_sprite_magify;
wire reg_sprite_16x16;
wire reg_display_on;
wire reg_sprite_disable;
wire reg_color0_opaque;
wire reg_50hz_mode;
wire reg_interleaving_mode;
wire reg_interlace_mode;
wire reg_212lines_mode;
wire reg_scroll_planes;
wire reg_left_mask;
wire reg_yjk_mode;
wire reg_yae_mode;
wire reg_command_high_speed_mode;
wire reg_ext_palette_mode;
wire reg_ext_command_mode;
wire reg_vram256k_mode;
wire w_palette_valid;
wire n1135_35;
wire ff_vram_valid_8;
wire ff_vram_address_17_7;
wire n1130_42;
wire n1130_44;
wire n1232_20;
wire w_pre_vram_refresh;
wire w_h_count_end;
wire w_h_count_end_13;
wire w_h_count_end_14;
wire n138_4;
wire n264_5;
wire n54_8;
wire n309_13;
wire w_screen_mode_vram_valid;
wire w_screen_mode_display_color_en;
wire n566_31;
wire n2043_5;
wire n854_31;
wire ff_next_vram1_3_9;
wire n2043_8;
wire n2043_10;
wire w_sprite_mode2;
wire w_sprite_mode2_4;
wire ff_vram_valid;
wire n358_8;
wire w_ic_vram_valid;
wire n1333_21;
wire w_sprite_display_color_en;
wire w_sprite_collision;
wire n1199_9;
wire w_status_transfer_ready;
wire w_status_command_execute;
wire w_status_border_detect;
wire ff_border_detect_9;
wire w_command_vram_write;
wire w_command_vram_valid;
wire ff_vram_refresh;
wire w_cpu_vram_rdata_en;
wire w_command_vram_rdata_en;
wire n198_6;
wire n386_7;
wire ff_vram_valid_8_38;
wire n770_5;
wire n373_6;
wire n156_4;
wire [7:0] w_register_data;
wire [5:0] w_register_num;
wire [7:0] w_cpu_vram_wdata;
wire [4:0] reg_screen_mode;
wire [17:10] reg_pattern_name_table_base;
wire [17:6] reg_color_table_base;
wire [17:11] reg_pattern_generator_table_base;
wire [17:7] reg_sprite_attribute_table_base;
wire [17:11] reg_sprite_pattern_generator_table_base;
wire [7:0] reg_backdrop_color;
wire [7:0] reg_text_back_color;
wire [7:0] reg_blink_period;
wire [3:0] ff_status_register_pointer;
wire [7:0] reg_display_adjust;
wire [7:0] reg_vertical_offset;
wire [2:0] reg_horizontal_offset_l;
wire [8:3] reg_horizontal_offset_h;
wire [4:0] w_palette_r;
wire [4:0] w_palette_g;
wire [4:0] w_palette_b;
wire [17:0] w_cpu_vram_address;
wire [7:0] w_palette_num;
wire [11:0] w_h_count;
wire [12:0] ff_half_count;
wire [9:0] w_v_count;
wire [13:0] w_screen_pos_x_Z;
wire [9:0] w_screen_pos_y;
wire [17:0] w_screen_mode_vram_address;
wire [7:0] w_screen_mode_display_color;
wire [1:0] w_pixel_phase_x;
wire [4:0] w_selected_plane_num;
wire [17:0] ff_vram_address;
wire [8:0] w_sprite_collision_x;
wire [8:0] w_sprite_collision_y;
wire [3:0] w_sprite_display_color;
wire [8:0] w_status_border_position;
wire [7:0] w_status_color;
wire [17:2] w_command_vram_address;
wire [31:0] w_command_vram_wdata;
wire [3:0] w_command_vram_wdata_mask;
wire [31:0] w_screen_mode_vram_rdata;
wire [31:0] w_sprite_vram_rdata;
wire [7:0] w_cpu_vram_rdata;
wire [31:0] w_command_vram_rdata;
wire [7:0] w_sprite_vram_rdata8;
wire [7:0] w_vdp_r;
wire [7:0] w_vdp_g;
wire [7:0] w_vdp_b;
wire [7:0] w_upscan_r;
wire [7:0] w_upscan_g;
wire [7:0] w_upscan_b;
wire VCC;
wire GND;
  vdp_cpu_interface u_cpu_interface (
    .w_bus_write(w_bus_write),
    .clk85m(clk85m),
    .n36_6(n36_6),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_bus_valid(w_bus_valid),
    .w_cpu_vram_rdata_en(w_cpu_vram_rdata_en),
    .w_status_command_execute(w_status_command_execute),
    .n1199_9(n1199_9),
    .w_status_border_detect(w_status_border_detect),
    .ff_border_detect_9(ff_border_detect_9),
    .w_pre_vram_refresh(w_pre_vram_refresh),
    .ff_vram_refresh(ff_vram_refresh),
    .n198_6(n198_6),
    .n264_5(n264_5),
    .w_status_transfer_ready(w_status_transfer_ready),
    .w_sprite_collision(w_sprite_collision),
    .n309_13(n309_13),
    .w_bus_ioreq(w_bus_ioreq),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_status_color(w_status_color[7:0]),
    .w_bus_address(w_bus_address[1:0]),
    .w_cpu_vram_rdata(w_cpu_vram_rdata[7:0]),
    .w_status_border_position(w_status_border_position[8:0]),
    .w_screen_pos_y(w_screen_pos_y[9:0]),
    .ff_half_count_0(ff_half_count[0]),
    .ff_half_count_1(ff_half_count[1]),
    .ff_half_count_2(ff_half_count[2]),
    .ff_half_count_3(ff_half_count[3]),
    .ff_half_count_4(ff_half_count[4]),
    .ff_half_count_5(ff_half_count[5]),
    .ff_half_count_6(ff_half_count[6]),
    .ff_half_count_7(ff_half_count[7]),
    .ff_half_count_8(ff_half_count[8]),
    .ff_half_count_9(ff_half_count[9]),
    .ff_half_count_12(ff_half_count[12]),
    .w_register_write(w_register_write),
    .w_pulse1(w_pulse1),
    .w_cpu_vram_write(w_cpu_vram_write),
    .reg_sprite_magify(reg_sprite_magify),
    .reg_sprite_16x16(reg_sprite_16x16),
    .reg_display_on(reg_display_on),
    .reg_sprite_disable(reg_sprite_disable),
    .reg_color0_opaque(reg_color0_opaque),
    .reg_50hz_mode(reg_50hz_mode),
    .reg_interleaving_mode(reg_interleaving_mode),
    .reg_interlace_mode(reg_interlace_mode),
    .reg_212lines_mode(reg_212lines_mode),
    .reg_scroll_planes(reg_scroll_planes),
    .reg_left_mask(reg_left_mask),
    .reg_yjk_mode(reg_yjk_mode),
    .reg_yae_mode(reg_yae_mode),
    .reg_command_high_speed_mode(reg_command_high_speed_mode),
    .reg_ext_palette_mode(reg_ext_palette_mode),
    .reg_ext_command_mode(reg_ext_command_mode),
    .reg_vram256k_mode(reg_vram256k_mode),
    .w_palette_valid(w_palette_valid),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .ff_bus_ready(ff_bus_ready),
    .n28_4(n28_4),
    .n31_3(n31_3),
    .n1135_35(n1135_35),
    .ff_vram_valid_8(ff_vram_valid_8),
    .ff_vram_address_17_7(ff_vram_address_17_7),
    .n1130_42(n1130_42),
    .n1130_44(n1130_44),
    .ff_busy(ff_busy),
    .w_pulse2(w_pulse2),
    .n1232_20(n1232_20),
    .w_register_data(w_register_data[7:0]),
    .w_register_num(w_register_num[5:0]),
    .w_cpu_vram_wdata(w_cpu_vram_wdata[7:0]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .reg_pattern_name_table_base(reg_pattern_name_table_base[17:10]),
    .reg_color_table_base(reg_color_table_base[17:6]),
    .reg_pattern_generator_table_base(reg_pattern_generator_table_base[17:11]),
    .reg_sprite_attribute_table_base(reg_sprite_attribute_table_base[17:7]),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[17:11]),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .reg_text_back_color(reg_text_back_color[7:0]),
    .reg_blink_period(reg_blink_period[7:0]),
    .ff_status_register_pointer(ff_status_register_pointer[3:0]),
    .reg_display_adjust(reg_display_adjust[7:0]),
    .reg_vertical_offset(reg_vertical_offset[7:0]),
    .reg_horizontal_offset_l(reg_horizontal_offset_l[2:0]),
    .reg_horizontal_offset_h(reg_horizontal_offset_h[8:3]),
    .w_palette_r(w_palette_r[4:0]),
    .w_palette_g(w_palette_g[4:0]),
    .w_palette_b(w_palette_b[4:0]),
    .w_bus_vdp_rdata(w_bus_vdp_rdata[7:0]),
    .w_cpu_vram_address(w_cpu_vram_address[17:0]),
    .w_palette_num(w_palette_num[7:0])
);
  vdp_timing_control u_timing_control (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_212lines_mode(reg_212lines_mode),
    .reg_50hz_mode(reg_50hz_mode),
    .reg_interlace_mode(reg_interlace_mode),
    .n156_4(n156_4),
    .reg_display_on(reg_display_on),
    .reg_left_mask(reg_left_mask),
    .ff_vram_address_17_7(ff_vram_address_17_7),
    .reg_scroll_planes(reg_scroll_planes),
    .reg_interleaving_mode(reg_interleaving_mode),
    .reg_sprite_magify(reg_sprite_magify),
    .reg_sprite_16x16(reg_sprite_16x16),
    .reg_sprite_disable(reg_sprite_disable),
    .ff_reset_n2_1(ff_reset_n2_1),
    .n1130_44(n1130_44),
    .n1232_20(n1232_20),
    .reg_color0_opaque(reg_color0_opaque),
    .n1135_35(n1135_35),
    .n373_6(n373_6),
    .reg_horizontal_offset_l(reg_horizontal_offset_l[2:0]),
    .reg_horizontal_offset_h(reg_horizontal_offset_h[8:3]),
    .reg_display_adjust(reg_display_adjust[7:4]),
    .reg_vertical_offset(reg_vertical_offset[7:0]),
    .reg_blink_period(reg_blink_period[7:0]),
    .w_screen_mode_vram_rdata(w_screen_mode_vram_rdata[31:0]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .reg_pattern_generator_table_base(reg_pattern_generator_table_base[17:11]),
    .reg_text_back_color(reg_text_back_color[7:0]),
    .reg_color_table_base(reg_color_table_base[17:6]),
    .reg_pattern_name_table_base(reg_pattern_name_table_base[17:10]),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata[0]),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata[1]),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata[2]),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata[3]),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata[4]),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata[5]),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata[6]),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata[7]),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata[8]),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata[9]),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata[10]),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata[11]),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata[12]),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata[13]),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata[14]),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata[15]),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata[16]),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata[17]),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata[18]),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata[19]),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata[20]),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata[21]),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata[22]),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata[23]),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata[24]),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata[25]),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata[26]),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata[27]),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata[31]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0]),
    .reg_sprite_attribute_table_base_7(reg_sprite_attribute_table_base[7]),
    .reg_sprite_attribute_table_base_8(reg_sprite_attribute_table_base[8]),
    .reg_sprite_attribute_table_base_10(reg_sprite_attribute_table_base[10]),
    .reg_sprite_attribute_table_base_11(reg_sprite_attribute_table_base[11]),
    .reg_sprite_attribute_table_base_12(reg_sprite_attribute_table_base[12]),
    .reg_sprite_attribute_table_base_13(reg_sprite_attribute_table_base[13]),
    .reg_sprite_attribute_table_base_14(reg_sprite_attribute_table_base[14]),
    .reg_sprite_attribute_table_base_15(reg_sprite_attribute_table_base[15]),
    .reg_sprite_attribute_table_base_16(reg_sprite_attribute_table_base[16]),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[17:11]),
    .ff_status_register_pointer(ff_status_register_pointer[3:2]),
    .w_pre_vram_refresh(w_pre_vram_refresh),
    .w_h_count_end(w_h_count_end),
    .w_h_count_end_13(w_h_count_end_13),
    .w_h_count_end_14(w_h_count_end_14),
    .n138_4(n138_4),
    .n264_5(n264_5),
    .n54_8(n54_8),
    .n309_13(n309_13),
    .w_screen_mode_vram_valid(w_screen_mode_vram_valid),
    .w_screen_mode_display_color_en(w_screen_mode_display_color_en),
    .n566_31(n566_31),
    .n2043_5(n2043_5),
    .n854_31(n854_31),
    .ff_next_vram1_3_9(ff_next_vram1_3_9),
    .n2043_8(n2043_8),
    .n2043_10(n2043_10),
    .w_sprite_mode2(w_sprite_mode2),
    .w_sprite_mode2_4(w_sprite_mode2_4),
    .ff_vram_valid(ff_vram_valid),
    .n358_8(n358_8),
    .w_ic_vram_valid(w_ic_vram_valid),
    .n1333_21(n1333_21),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .w_sprite_collision(w_sprite_collision),
    .n1199_9(n1199_9),
    .w_h_count(w_h_count[11:0]),
    .ff_half_count_0(ff_half_count[0]),
    .ff_half_count_1(ff_half_count[1]),
    .ff_half_count_2(ff_half_count[2]),
    .ff_half_count_3(ff_half_count[3]),
    .ff_half_count_4(ff_half_count[4]),
    .ff_half_count_5(ff_half_count[5]),
    .ff_half_count_6(ff_half_count[6]),
    .ff_half_count_7(ff_half_count[7]),
    .ff_half_count_8(ff_half_count[8]),
    .ff_half_count_9(ff_half_count[9]),
    .ff_half_count_12(ff_half_count[12]),
    .w_v_count(w_v_count[9:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:0]),
    .w_screen_pos_y(w_screen_pos_y[9:0]),
    .w_screen_mode_vram_address(w_screen_mode_vram_address[17:0]),
    .w_screen_mode_display_color(w_screen_mode_display_color[7:0]),
    .w_pixel_phase_x(w_pixel_phase_x[1:0]),
    .w_selected_plane_num(w_selected_plane_num[4:0]),
    .ff_vram_address(ff_vram_address[17:0]),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_sprite_display_color(w_sprite_display_color[3:0])
);
  vdp_command u_command (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .n566_31(n566_31),
    .reg_vram256k_mode(reg_vram256k_mode),
    .ff_reset_n2_1(ff_reset_n2_1),
    .n1232_20(n1232_20),
    .n770_5(n770_5),
    .reg_ext_command_mode(reg_ext_command_mode),
    .ff_next_vram1_3_9(ff_next_vram1_3_9),
    .n854_31(n854_31),
    .reg_command_high_speed_mode(reg_command_high_speed_mode),
    .n1130_42(n1130_42),
    .n2043_5(n2043_5),
    .w_register_write(w_register_write),
    .n2043_8(n2043_8),
    .w_sprite_mode2_4(w_sprite_mode2_4),
    .w_command_vram_rdata_en(w_command_vram_rdata_en),
    .n386_7(n386_7),
    .w_pulse1(w_pulse1),
    .ff_vram_valid_8(ff_vram_valid_8_38),
    .w_register_data(w_register_data[7:0]),
    .reg_text_back_color(reg_text_back_color[7:0]),
    .reg_screen_mode(reg_screen_mode[4:2]),
    .ff_status_register_pointer(ff_status_register_pointer[3:0]),
    .w_register_num(w_register_num[5:0]),
    .w_command_vram_rdata(w_command_vram_rdata[31:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3]),
    .w_status_transfer_ready(w_status_transfer_ready),
    .w_status_command_execute(w_status_command_execute),
    .w_status_border_detect(w_status_border_detect),
    .ff_border_detect_9(ff_border_detect_9),
    .w_command_vram_write(w_command_vram_write),
    .w_command_vram_valid(w_command_vram_valid),
    .w_status_border_position(w_status_border_position[8:0]),
    .w_status_color(w_status_color[7:0]),
    .w_command_vram_address(w_command_vram_address[17:2]),
    .w_command_vram_wdata(w_command_vram_wdata[31:0]),
    .w_command_vram_wdata_mask(w_command_vram_wdata_mask[3:0])
);
  vdp_vram_interface u_vram_interface (
    .w_pre_vram_refresh(w_pre_vram_refresh),
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_sdram_rdata_en(w_sdram_rdata_en),
    .w_ic_vram_valid(w_ic_vram_valid),
    .ff_reset_n2_1(ff_reset_n2_1),
    .n373_6(n373_6),
    .ff_vram_valid_8(ff_vram_valid_8),
    .w_screen_mode_vram_valid(w_screen_mode_vram_valid),
    .ff_sdr_ready(ff_sdr_ready),
    .w_cpu_vram_write(w_cpu_vram_write),
    .w_command_vram_write(w_command_vram_write),
    .n566_31(n566_31),
    .w_pulse1(w_pulse1),
    .ff_vram_valid(ff_vram_valid),
    .reg_sprite_disable(reg_sprite_disable),
    .n358_8(n358_8),
    .w_command_vram_valid(w_command_vram_valid),
    .w_sprite_mode2(w_sprite_mode2),
    .w_sdram_rdata(w_sdram_rdata[31:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3:0]),
    .w_command_vram_wdata_mask(w_command_vram_wdata_mask[3:0]),
    .w_cpu_vram_wdata(w_cpu_vram_wdata[7:0]),
    .w_command_vram_wdata(w_command_vram_wdata[31:0]),
    .w_cpu_vram_address(w_cpu_vram_address[17:0]),
    .reg_sprite_attribute_table_base(reg_sprite_attribute_table_base[17:7]),
    .ff_vram_address(ff_vram_address[17:0]),
    .w_command_vram_address(w_command_vram_address[17:2]),
    .w_screen_mode_vram_address(w_screen_mode_vram_address[17:0]),
    .w_selected_plane_num(w_selected_plane_num[4:0]),
    .w_sdram_refresh(w_sdram_refresh),
    .w_sdram_write(w_sdram_write),
    .ff_vram_refresh(ff_vram_refresh),
    .w_cpu_vram_rdata_en(w_cpu_vram_rdata_en),
    .w_command_vram_rdata_en(w_command_vram_rdata_en),
    .n198_6(n198_6),
    .n386_7(n386_7),
    .ff_vram_valid_8_35(ff_vram_valid_8_38),
    .w_sdram_valid(w_sdram_valid),
    .w_sdram_address(w_sdram_address[17:2]),
    .w_sdram_wdata(w_sdram_wdata[31:0]),
    .w_sdram_wdata_mask(w_sdram_wdata_mask[3:0]),
    .w_screen_mode_vram_rdata(w_screen_mode_vram_rdata[31:0]),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata[0]),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata[1]),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata[2]),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata[3]),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata[4]),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata[5]),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata[6]),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata[7]),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata[8]),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata[9]),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata[10]),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata[11]),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata[12]),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata[13]),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata[14]),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata[15]),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata[16]),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata[17]),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata[18]),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata[19]),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata[20]),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata[21]),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata[22]),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata[23]),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata[24]),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata[25]),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata[26]),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata[27]),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata[31]),
    .w_cpu_vram_rdata(w_cpu_vram_rdata[7:0]),
    .w_command_vram_rdata(w_command_vram_rdata[31:0]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0])
);
  vdp_color_palette u_color_palette (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_screen_mode_display_color_en(w_screen_mode_display_color_en),
    .reg_yjk_mode(reg_yjk_mode),
    .reg_yae_mode(reg_yae_mode),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .n2043_10(n2043_10),
    .n2043_5(n2043_5),
    .reg_ext_palette_mode(reg_ext_palette_mode),
    .w_palette_valid(w_palette_valid),
    .n358_8(n358_8),
    .n566_31(n566_31),
    .reg_color0_opaque(reg_color0_opaque),
    .w_palette_num(w_palette_num[7:0]),
    .w_palette_r(w_palette_r[4:0]),
    .w_palette_g(w_palette_g[4:0]),
    .w_palette_b(w_palette_b[4:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3:0]),
    .w_screen_mode_display_color(w_screen_mode_display_color[7:0]),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .w_pixel_phase_x(w_pixel_phase_x[1:0]),
    .reg_screen_mode(reg_screen_mode[3:2]),
    .w_sprite_display_color(w_sprite_display_color[3:0]),
    .n770_5(n770_5),
    .n373_6(n373_6),
    .n156_4(n156_4),
    .w_vdp_r(w_vdp_r[7:0]),
    .w_vdp_g(w_vdp_g[7:0]),
    .w_vdp_b(w_vdp_b[7:0])
);
  vdp_upscan u_upscan (
    .w_h_count_end_14(w_h_count_end_14),
    .n1333_21(n1333_21),
    .clk85m(clk85m),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:3]),
    .reg_display_adjust(reg_display_adjust[3:0]),
    .w_h_count_0(w_h_count[0]),
    .w_h_count_2(w_h_count[2]),
    .w_h_count_3(w_h_count[3]),
    .w_h_count_4(w_h_count[4]),
    .w_h_count_5(w_h_count[5]),
    .w_h_count_6(w_h_count[6]),
    .w_h_count_7(w_h_count[7]),
    .w_h_count_8(w_h_count[8]),
    .w_h_count_9(w_h_count[9]),
    .w_h_count_10(w_h_count[10]),
    .w_h_count_11(w_h_count[11]),
    .w_v_count(w_v_count[1]),
    .w_vdp_b(w_vdp_b[7:0]),
    .w_vdp_g(w_vdp_g[7:0]),
    .w_vdp_r(w_vdp_r[7:0]),
    .w_upscan_r(w_upscan_r[7:0]),
    .w_upscan_g(w_upscan_g[7:0]),
    .w_upscan_b(w_upscan_b[7:0])
);
  vdp_video_out u_video_out (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_h_count_end_14(w_h_count_end_14),
    .n138_4(n138_4),
    .w_h_count_end(w_h_count_end),
    .n54_8(n54_8),
    .w_h_count_end_13(w_h_count_end_13),
    .w_h_count(w_h_count[11:0]),
    .w_v_count(w_v_count[9:0]),
    .w_upscan_r(w_upscan_r[7:0]),
    .w_upscan_g(w_upscan_g[7:0]),
    .w_upscan_b(w_upscan_b[7:0]),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_de(w_video_de),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp */
`pragma protect begin_protected
`pragma protect version="2.3"
`pragma protect author="default"
`pragma protect author_info="default"
`pragma protect encrypt_agent="GOWIN"
`pragma protect encrypt_agent_info="GOWIN Encrypt Version 2.3"

`pragma protect encoding=(enctype="base64", line_length=76, bytes=256)
`pragma protect key_keyowner="GOWIN",key_keyname="GWK2023-09",key_method="rsa"
`pragma protect key_block
QrdcOvFVSoEg8fhsrnjCwfoLCc0M1U2wW0cvb5d4Ef6efTiWgb1m3zheYgFWlkQIMh1/G/o7w+bj
Li9DpZ1JnOzJOsJz4zHj+BXO/Z/B+bNphwpDloomOBD//xnjeriTk6vRMwghohIsStpf1GXr4akL
8fZhFJHuhzKgHTUJwpaZBqFQn76QacLm0yl1H1RJl8hZdxkA5aAZbWf0QyTO9fnWXu3S+oYJff14
WqTP7b/TlyEktkHbrt6hi0+qX6WeEaTF0k3noj3IAtXgHn0OdHYsRBxoWIAsG8VN3AsVjHJtV5ay
qyorzcM0nWSc8IhYLQNGR0Yz2PG7ABStfSFoOw==

`pragma protect encoding=(enctype="base64", line_length=76, bytes=59184)
`pragma protect data_keyowner="default-ip-vendor"
`pragma protect data_keyname="default-ip-key"
`pragma protect data_method="aes128-cfb"
`pragma protect data_block
BKQNKEVQ99gjLUKVU6T+Pkzq6F8SAg20wClvxnGSWXE4fUqigNlSVgsCvSnesKi69Zjs9qMdNo2W
XeSF10ib7h219p9Pk3d9HIB5wCloZIb/wc1oxYfoCsYhRwo+LhVTQ2ODTSuZYxlEbnnXR+GekFAR
EGgP2LfLLJBXgczPzVhRfpzL9mH5yFIXnbTwemy/QXR6d+ybgHnVTnCCfSI4hmmnzHlK6vWR1g7L
trv2SV6phgHyxC1H7TGgha7rd2VC2KFrpTfFw4BtkZxcJ2jBOx9t7uIucdwSuyX9XPvcLdswSzAP
GegwoppaZ3MvnQC3dZ0ycjPMzDjA7q/UtmRSCnJInbGH1I9GRqwqmsH7pVm5SPnNDxaR0Tr1qsm4
BYHUFbTgTnnK34R49Vxv4Ef68GRBxfiJ4+YmBx5apv5XJws7q5vQ/iAjxS85PCvDnIN5HWPbjsmt
ltmGA3V687o2LqRaziNdiaBJpWrrL80SqPEynPgesI1XTRi4JY3X3YJ3PtiQJNk955jMMINFEgaj
aBBSKqSBuUZjkhrfzNKD71JIHuGvuxRalBUonmdRS7nvDf1+21km/R1jyE432+iZpNMoU/sVUK9v
eHDToeiQec1SrEUql3xGDHQ5VdMQvZlCCBraZhd5bq1aQmd98FfWar/fc24uCBBGAFf4udFVoHfV
Xg/zmyb9aGoLuFoHmm5/c+nJG80xqDii70gcYNeDOh6jtRFFQcNJKAV8VzereJUqlkOK44zcX8/n
FTNLOfz0WsQ7IP8gOsMbjzqjgx+lIORldNV6RRhIYU+d7TPKaFQ3DW5REyY8gOjnH4wUyuxG9R2A
MNMoEmIpmwBZWvD5DQEHthguyAa60dShakhdOC/fpKam7pOxbRR+yFg9vj30qEheI2kZqq25PPm5
s6XK6PVEe95XL09s5oIv0GRkwrdnW8+Z6MgVVPic1duQaAduHHruRjHj7IGIKnUIdkUlzKwe7w55
RXCEyt2w5BDjdC4jJHejCAwLwWm12stz6Cl1R3tXLkONoe2xXQgH5lEYomn9XP23BZbawC3m81jf
1+1P7kcI+yzUpd25rhcXl9pYKFoUAo/kTdmp5s/RPZxtxR3QcbvS+8ifKuBmsyZhj8fmeKkD6Zwp
Yqqr4z7q2/xfle+atGsK6uPFDTylGMHfpyfVL+/0KPI232FFN6KY3LkRKu8ccGQTghefiuSnHDAm
+g7TJtCa9E7Ed0Ntl3VHcEhJaGS0Edjl8zPXF39LaRPP6Zk5w6P/JSU8yIc0obD4EzIYHMJPEduJ
a9oWSoU/X88K6zUsRCSRFgI931JNfQ+HvQOgZsz1OSsFWbuXl8lKL2IvbjjkmA4rdT/Uad4ib/ET
we/9rhGUrvWniP2SyffPAmdM6ZSBIVCcpLizgN11lRF14g0q4PF/D3eNb4mdWDcMzs6D8PhQbaDL
rigbAOQR4OrAYa9bMtv2YFcXqORFoL6wVxXjW1ZCG9pbngbUh6Lrp0ntUt1WjcizFA6sg9iB4tVh
YNgdiyffQlDN0YTeJUPaiV3c2DlFjPPqUAK7UWQhEHlOk/HUy22O5p46G3z01veKxy/plQTMuxTp
+4+sLkW3eGaMFAl19+bsjzlLuZMJ2UIxp1DPx/d0dLfqUO2Rim6+3NIOyWKx3nLwTKg2flHKIi2g
spXLi+vHYWaCEHx42govW1re64gOYWuG7ZCV9xqqsuhxP97gL899zk28hbW7hUmh2U33dNB90pzV
o/Q/rjUplZri9e38H2aAAVBnAwu2TZf4fwu4J9sXGsBeFXH3TBNQQ75D54rvet2gBcpzq8x00fCS
FsiXfYMRZjD9FkmlSfWSLgcYtFrW8huiXL4x/1Q09uhFHicXRpvc/VFquPTeS18Z0BUoF5517Efl
d+n9pVGId6UNlwY9/eIb6emsM3NQv5QLsOHt75M9g/5d66SdNVdjvIuUXEm6vjB1H3L569YIo3Ev
NEinGUBEXikFfqhC9jI5ikHeh/2yO29L9X7no3rLhghawuYTQPXrTFbWgpAYjpU9TLtdeUjbzfpa
WuiqD+HvKH2zheB1auwnSqZLSpQqdyToVT6vomLu8t4lWGDFS4AiWXixeOFA13uF3gOm2HnpvPS7
vxo1s7ewTbHW2fnUysqhbXClTj2raRK8v1B5SBgZtoLvUTXfRIprPKNozj/JgcCJ44TAJdf7zT8U
XC5ccQhG8R2YFAbYRBYOMM8o7QMsAXg2M1Y6pLW0HpmSOTM61UjH2pjy+Ubgxntfyc+soXXu3ebS
unGj5Aq/YJJ8jrLZLx/tWHKOpATFteEJa1V3dBSGpsaOxsFm0Nt02McJMIgXBcgDV+caE4MF4ruD
vR8y+4++ZDMELDdM4JGRwWVMxmc4a5mpqO2OC8FNlDLdIevj5BekoYqt/lZn9jUpJi4k/1oWe/ur
DdsSVwVLESBLuttf7vq6e451lOPBqfpDI8O7DDkv3VK7/+WhTp/bhzv9I4c7E+PWv+bc4XBdDEUW
NyIJzSz7o9GsuNM7ZV8sHaggRLZ2tq3ugHOXPxrPk9fSqXQMDQYIfH/nPKavBafxAJFmpLIYQQHo
8EcyFl6faI+AWRtadCKO9UBUu/VPdk7abB7RGp28E8WgY0LOmFK+q85MhDajX6Sl4KbyqP9JbFzv
LtjanAoxvARPch3WbUL5QleEa0ntWDJzrm5ngIzSfLPFe68DDJyFKSCF25dn/6RciNmayI9qevL0
99UZEaNZganNXSONpk0qw9ksfpQelUn+ahq8FZTH00q6XSVG+ZVMptMXf1OcRybItHrsAAfGe+J9
4spMc/xVrdp8yoNtfR4r+BNL+5xY+v7reHvk3XQmEfofPg2EYnvz+RJqKqIFvEvTDAuNTjkO/FOa
69SDcDTaZmnJwCrWaN+VMdlE9CZHyvVMvSzTzrtDO9d3zHPeMK929hNTGPXGxx6/yOFsgSwFoeqg
SWQMZyYmz4CXTTc3NTjnA1aZ8cEee9hPz1UV93n3vdOpClN/5NdXTRy6WenGDfrvA+Dsyme2id7H
PgSV13Uk9qiGNWbZjg1tP6Z98cPsZZZoKrFw+fMs4q+lmbHH4NhXEg6JxjD/ha7yAUBXFyjoQ9gL
28TOnQGvTVVubJmyxhXg55bopwXqCwe9pdD7+9wAGNNWFTJjdQGp4mWRyaNIm6DCkK5ZmHYetB2f
TNbnQdu9iMPCdAAqhVmmQOMAzzKP8kadsMdRgRZBiq2iA4Fjir22HzosS/+V0aGRsWCNoXWbZKAT
BYxp6DYH85H2Ia+EEYmhI1ggwTU1eV6fFVMUkOz1fj341Z4i2pEpPrK4CqpicmNmS+y2BJahX+QM
kiCaKgh1EKLj6gpaGeaiP7J4Z7eg7JM0IW4oKoclYGiqcGX+YzEJwD7EQBaP+uuVYMnY8en16ipp
Db6iBw/s6ZOGw+7E48sPm8Y+gf1u4tLR/Yo6Z9q+Q62Ov3tyZDOLAj3BRXPVuS0qeyG49+EW/pc8
JYkMJhx4lujHo8+w0NMNaifjXrKsrKBI3gfGBgWekE5c2wTfmPHvP5d83dmsvP+i9SJDIElZhZSX
R+2PN8NvZodhjivke/uG3FBDNnGxODPBYg96QhyTbP1JFmuLPVlNrnwbFDscr7MARCzObGfSfUVn
nI4l2Ir+bnxjMrcAXwWBmFeCf9rpQHslbswaCzM3TbTuZeG+wJWT3nmVs7B7BQa0wlQu2yi0HEBb
BbILIB3zg7SIb4y/qkPOWn1g7pVYbv+KaDRrjQa6mwaZFU6giuWfXsOOxvIlvhbaiOHygyGG33S0
IGnjIvsv3bv7eVtTnj9DlgvTtgMbQ6VybvCQQpKySwqdMl0Dy3DceTh6DhRKg/N8upV+RvMWEqe+
i9U3uVh6c8PJ+bmNi/RSONy/yCSuFjb6gTTCXrXDDDtW04DOP+tSVzuPP3WpzjyGjTwCvf4qqv7V
nb560veqJAHuek/WgIvQ5Ghja7F9WVHcLHG/AG5JoMv42KcsiK40pl1WD4uqGTazJWS1+QlMuO1T
Yg5u/QT/hLv375qhbScbArJ4tvmd49NuoH6nHatvQky8mh5Lx+iBeQ7w1muVF5uxj6qfHZpwwGF3
xQIW/b/UMi+1MHeffXmMxh2JtNq4gmj7iVXFd99oNhZCRQpTd9Y4RzTMqOkWa4e1wE+khsg2p9KK
efl7laUlvFHl6Mz9fVvZ7LAp8r/cskj+93J6PKNDW+I4VMnW+rA6NBrhsxsWhnptTNOFYDwoNpj0
CEoGz5bMm0IhyBRqdAV5/l3/y1xuobkoP4X2sagY7HFVCiaJ+Wyzy2843ZHQ1soebUuekt99JnxZ
bQDcjnPD4hJWXp1DTNSpBr8GiDtz2dpkIe6GExizLHNuRtLytUun0maNjhiOU1khtvIbIufSc7l8
nDbb7bFZUJbE1cmMlci4VIo3ccEQLLYXO9XmkJLy0fOLKLcFW29qNl02r1YC238Wh9+saKL12G0S
s7by/ORvh2Fi8SGUMl3CbAhCshvBxWcgoas+1t7TBUbRcsdhPqUSE2Ni1cjNY9IBsnIi3R/GT1y2
HmQDAe9uxLFJ0DGvp7Zo3YMm5V01zMj1Tlx3Kx3kHP/BpjGXvvPm+c843ZAmpcNJ7/J75n8FGKbS
t6f0S7UXEDOUyx81bua1W5XGHL6HZ8jHOUwjieCsw7AlFZhrOTYM5EDGCBZtMwsNExFDGo7rUF+5
y72MfPX3Rs2l+2Y4cG4nSJDIpdAQ6BmwpAF3EMXQy6owT7Xq4Vbr3Va0uMQLqv5atkqcDxseLCS1
3GZQk6VYngVRTjx8XplPGBdxPz4OsdXKQN1XegjChztcbatDvBzxaFIA2tX8dfQRK3cBnv8vUsds
HpEnw4dFg1rmyFLpS3T5WB5iQEoNOYHoeTBttgi19ZezcFHBG2sYW8l3UAd8e7YoNft91dgrNE4g
mOWNELS1SIPXeTlnFKq12I/kpFJB0sIFkJ8P4qwkOndLspFcW88OqWA8TF5s4YSUG8IWzfndum8e
J1keOVkVD1sJ80nJQFp4uTb9VdoTtgWFToOMONEYWNbgVcUux96/dCzK0EIHwgx5wo5VIFJkF0of
hr6cjLgImyE/H1qTQm/qhGFvwIIzdF+TeT7YdTa3Wt4etYEQzZZJB2cBVz/rVMd+wmPpm/ei+qIh
o1dHc/KJ7m5mzh/A54W5Ah13B6sxEGA5IOnX8rAvnE99s77LEKMhcZF4z1LCDG4kYvTNYn9I9g75
XiEWmmRzayaNRDNPU4AoIchgE6DYsK6Poi3WOssG4upI5lzADZLR8lOLJGyKPX8QvOfPNI6OVCif
CYdghyCospQmqU8m0VanGnsGp/ZEmv99qhuLPEx95qfBxQtteWgONwsF9O8nG5JXZdSNy980jXac
isprsFqKugeC6U3pQEVVOFEMayYTk1aBuQDdTgC1bciBmrl4Bq4c+gJwqQGhq0v8jM/fD3c/RjDj
uaTcshHR44GD9+ZX9xnZoGrqJN26kjGYWS3favkqj9z4u+lvKNIhXcqvlHWRz5XMUtvvjIcRhxqk
/FbrxpMAxdQzQMppBOYCK0iHUTIk3oCBptdPn5al5hBZwkmf0lOoNv0OIjp9k/0ZcCVZE5IEv2uD
rZ+MNCKMPgvaAxQvQh+EM7Dbwz6C1MhJgDACQTrMMxtydUKB/bkficdHhHOjZHuVgQQ7RR5E1ORi
iRBCKDK/Z5/cX3TsJPlsJT0wBgUJr9/LR2EuB7CBlHNnTWfgF8826giKPl9esxvyUhkM1r8C+SFX
sY8R8ypzy0k25ls1TUgPM2il1fOT7lnoWVI9wcVCKqUBnw4/RrPa403J8XstjRjvE8wbOg/0Oip7
AuWkMDlyTWhvit8qhBKPZdvQbSqV9rtsgASvk3GR8uRt0eF8ktlxnQhOwZ7+L/M0/johf5ZaFo/e
QvO/+MmOBjS3gSyfBG5GbIhcdcjb5VvRgGIKEaAYFivKsnr/z25kMY+VRbxP9b0+WAwlEZg9sRJ2
Rfx/315f+ZWi3DdTpT2sm8tlSWJLYtBH9WdWbGZTLb+J4WQfls3mu32ZhCsavL600t3Bgx+/HmAM
UEY1Qzexjr6DK6qmM0QKM4yoj7fVum0NaSZ+MyPRO1HJgfbFAlRzuUyO6UlIBi7utWs1veDCbAG0
nirxMkNuLg5kKLHojwe53oHqmdAMc0nZcuDqfdlJNFiJ8aUxT+P0v6MK7QtoostraQNFTNA4Sbpx
qqhLivcC8I2FfDVqhWzVnkGFZWbJ2RqBlBRr7p1atAQAW7n/bJHw8RuBhhB3ZEKdup3TbDqZHkH7
RadDyISzmXZvQik1Jn2/pROApR7EKxmKa3ImbMVJ3ODuueJmEqnzuaj1smsP2Mh3DruekF9idw+1
4m+zLnI/UBf7ZGLc0yPcgyQRNMyDzatc87mxHvATqefJzVb03o6wZkcLtaiQiX4fRzmz9BiRJvlp
rdjWiEiofV4/VeCOVpdjgmk18EO4x37mKXFKk4P+7Pt/pClCz+KJAvo6r8qcN4AjvFTYgRRgxzZk
yiJBjaGKwq/aFL4XEdm/3b92ytprnQRqt84JlPv6uQ0N//g1EhagJfojIiR3Sx0nh6CPiKag8j4o
bg+NCoZa5cWO6C3mc9XFEZe3ACuTgfxlBWKyl+uwgz5nH/ikT3UYOhR4ke1NyB2PNJiDFLW2Zd7s
ssncFyKsj7uveY0zt3Cq6/OMSlmBc4+lV4jNoNqnoH8sJCSb74cgREvyr/4JimLGBtDTuqQOVAgC
CAfIwk3V8N7YfeXJTfyX9OOLCpKoR2ZHqiA/vW5+kyV0En6g1V1Boz9P0DCfhikUKaQvEU80f50x
gQSw7h3dY5+yplH6Tde3SoeXSRX+ukojIzizOUBFxUkDlhD/HaSfwZkGMzaplTvE/S/F52PK2/NM
GQuBIW/JFBx3XZnnd3a4G5SpZluDFf/jwR5AQFiOGuBV33q3H3ZPHUYlnvVn971p1EREH8jdinxA
+zJ0GLHaYo8k4nR5A79yp/Q7LK9Ug5TPmmp60EvLu9LeVsoqH+ruXLmXubNdIkFa3eNekY0v2mZu
3wFxu44v7nKwSHR5BymTE/ut0qnnE5DEIAA9BJ+notHUjZGy0swy2ad/mMs8UdXUTFigW/EtuIZN
HjB4AplrqPSpLcWv1bfTjBNwXH7JHxtfnNgwlbb9t8skm7SBj29NwPHczJy1P85VF8rcbwa/9s2h
2vlL/oSiGVeiSW0CMLGNVnBMSoxGzuXpTdoRj0+UVqYLLYi/y/yun6lPuVB2NDKjNIH234XIBv0n
agNdgLlFl+l4WIkXuU+YDLE25IlnzkXEAAfWv8AaPKQtJ26LgQPqz92EX4hIsC+ntB6xw2fNgu7a
qL4p8DNkoG+kzk3yI8wfaMQWH6GGpSxLz5IBF9nl5+dJjp3J0BLrGdFmLh0jwXHRqnjK11kLXprN
hlkZBRzYJOQV9KJIONGcUvP7V1FmC0/bxlwInOskSo6WvWHFeaaVpQYncuAMfaGp0refvZQtPG6l
5fmGefa8E5lenIm8hdpjA4SyV0I4nYxo2W9fsSOmAzoZRuwIobvn/CSjaV/ub74DnlgjyB6obx+g
6r3KOmx5xdUOz2qOw1UZKWUJzJSut/pG2IsxL1oCQCBRvVQD8wgm4xnZP0hq79aR24t2QYSbLGAd
ePY4Z9tJsYmg6XMtryg5BMAyTtTr6EKYiIA9D2vRrkFyiQvrJsNOKkuwPBwUg/kGAQDQim2MO/rs
RQgEs4TuVqf0ZoEgME0tapdSzId8duY97Z+T6HdqLB4+KWQSl/Wpc0oBHucljuM73MAW4YtInikM
qgd2oNA90p38DYKkLsPvCp7I8h2+tRnsWX9mMYayTXg5bN1ZpnkETJuU81+fQI323Cu4FiriWx09
3OrYuT1vvCMW24WQx2EAXdT9P492X4rDRxkPgdi8YatHFR657DVkgCoi2TZxo5RF+Uij9G/PFk6E
O5/3pvMbZKmI9wZoacQr2fW9wYw6HsaFtbfNEa3cw3wlVVOJrU6aSZQGIiiRCybSSe669Fp0ZwKb
B4QeZAQUGwQ/TUXiF+WvFVGwvquI3PxthpeQDAVx+JhhU20/E9M2cxpdEA2du8GGxLL2qCLTbDqH
b+gCCWvIbWbtIR5xqe1LDfBNlAiZSYuEG++uJJceNWdWbUT4ZD7gFVFedky89MU3VFEE/uutWh2L
UgBZ+Ximyr7sxh4SOWzWDhvKahhXZvJwIEEa3Rq2v8BEDdSWMsfLKf8V+weISrsiKQvP6PnCTrCa
1plsh8dRkVA7TlknsfFb1XqmAWLnmvYVAQU/qHaUPgIgHuCtTR81PolqNmQie3/NZODBiH6y4HWh
L+KVn5ql6SJzKS7eKahpfOhzjQnbWl4+xTt7X/v4hwVhAFSl9btEzOEwjNQLvX/zf0bNdt8+BrjC
8JNB0+9cPyVVp7hoWlDycCA8ZzHwdF2/mmjq+QpQ03epxlRTApnVgmxOoMawUs2BtzpGLvVCIZTf
av8BFgLivbtdA/g2gH7gGIw4bgD6AnfOcCviB1q1Gkd4VKYxstfqPhs3GA0bzg/CQ89+zkeoa6xt
JCFKa+6KLn9mccIP4vqvCxBeZXMx/wN6mDrzWtiz9MqYlMh4vLXsa+fJxIdIcNleas2KjxTYyqvE
kdkmmuxZ73iOHX8iZSf5tOMTWRXdqBmN3Z+LHKT+KOx5IGK9nr+JvO8dj3sR3AFoI/So2iPpnSO6
WQkeNt8miZMcpsbUYyb/3vRaKIwPzJeR2yv6dTabcL1onah4a5AZOmD0R+rvH2iU8tyNlK7c44qP
tKiqZcs4nY41iEn0CIpjwkzMkNL87+Kknhis8gJ19LHWtKEpx4hSoQhyJrKCesmw9A6v8r670xWu
pwe4ggOLvnKtaQpKdPDCu7eYlG3NV7a4RPDCg/Gb9KhPPmvonxEMpfnUhrpZPDhgJSUgBp534Thm
fyw2mBTUvxF49R/VpfS0ZEYDFqpJU4ua1TuIkNSbLGlN2FK3EEmKEOnY1S6bb5vip6j5qc4dlZEP
88u99H0klNwy9yF5tppNjC1ww6U50qbJUjw+dkbB3WIfa9UuLDGxuk+yKJpYAFooSj3WC2O3Lmzg
QIC0X70MGB7P4zunbfvBIKGcT39IlL0J4CeetxIkg92zGGtJKx8YHjFIPxUrAFAZc971ylv5rX+q
GHaNXEFdw9DqedRaPIShrenhSEN5MIHbR7Ka3VT2Gya8e0tB40/1oWq2mGlyjeMpIqKMBDUNe1QP
J6E5yyB2AEuhWjYECagLaQeAUPYlyKXVvp/CQVGHxNzsQwEFq5RyGw0Fw0p3EqoJpjRCLd9B70ce
RYA9ean9C4601ktVsHD1wms611FbhlgWzy7DvdBpU6w0k7HYMJK2V0Y2R0iv06OgHw/qLonnf4jr
lHI4D1lDKVOmx9sdP+c179zPwVhANheETLFywpvM+HKLF3pjCo8gVbe9G1MCaMWqv2pBuc9ahb77
/vSIjHFkQA51uhLfirPKkfIn9EbR2m0Tp8XcYuRnhKu++5E0xbcYHBLTWoUO2yTuzdUNJOPEbiBT
Bs3REQ+o9f+FxtO4DzHhEAYHtlV9iHP7f67mWS4EfNrqBemwzLOOZKJSjfU0sHAptb4fOZUouNKO
Hyl4FYF4SizvUHixJMV5x7XZnbMsIA0BtiHqECpKz6ulDNppsLRz0BRoDTUNAD+Gxz9lstrhK2Lt
0w3ApaacXcbwVJglUS5d4Boa7pIf6Qxm1lYCBC1OkP35kHcJwxnd54jZqWaKEYROe1Q8ybQUGnA9
370gX9QgO72S1358SAn8ze0LG7ybzITrLw8Zo3G2ax92fAZPGCapfk5MdhZ1YSlAN3OW748mMaZc
hq8EO66v6P7v+DzMHOh90O6D2mxd/J9FzJkT0ZcyXaVH4r9zZ23gzXSfdv9XsCCtKT7fwaIE9iAx
f/shKwM9CV652C7l3LEkYeRzugThWVR9CraGCnAAw4STUu6qaF0CJsYAz5hsD++9vILYpUIftWME
JWpb4aZ8ZDxAPFjm29PK8E+CqAkkOe/Vs0q/sBF5GV03qHvvjrotCEgKWmCGt+7wl8lKRTVl/kL+
qWXqArvP0AGPwYac3hJrmyb+5ctP76bRofgnLK3SImMFjPcA8KRuSWiM+KIwKLDFXHoMkH1CHD+0
8amCMusbqp3X9j1Vi0a1H2aaSq5+a4bjYM7JzGYcHUcYgjEz/XrnC0m/QGpW6HteFNvKCZnxaNnE
qJYbb+08d1QR1UcYEzDERdBrAVdeLel106+7BvJIqb59S2RotLVEM6v8rnhOKbagHvUJMCCqJ/n9
cuR0JYK62ErSzMz8DVbGGuqLLmrg65D33nAIhX+1kwgbO2SXouoo9G9ui7h2FN8QObyZ3nnB1nX6
yOBNoYSBO5ZhaV97IPEC6Kp2cxCOJ2w9uzBWOl/A9UHyjxJhVsDamJ+DFS8Y6hruP32cKoRH4XuN
0FNxoaU/6YAujQ8LeZTGykchi5iinPC3JRo/vyQn3h4y6K+ZjRv2ZAlcA4OI8CRbrN+K5e2p0zzt
ktL4RUGsMoFCLf8utbLDoQCMnvaYDDrGFB4oyrWnSUEntrIFirrzo+3ogF8iA6na3pRuRO6nOhnx
fbxi4ymunhCnLRqdZ4qqoLBHeiKoP0kxG+4FH2eGGXShx8gkrS7Lu8Tc2nsS2jYwTOZxsDHQemSg
9Mu9lrwCTw6PDwVAxs9NR6yR006aumxGorkZS6PslNkslT3Eo9tXnvhrODlDSJGZFTAtYW31hYEt
OEIzcWktPbsGGzYYidhBbH5vPUv4EspTOFcxF3pwSP2vkeVfuYOuYDxLdHHQ7JIYdYXrmS6qBsMM
PMaoA3jbLm2FfBkJhkWbPqf8ZvcwWzIjlfMCIP/AAbyeuO7yWgr8sIIIrtfA/YhJehYlmQMoOvK0
9njEnvAwsQ06OB+hjESxBufgM0yQW1fc9dZjlD+f0YQQy8wqhUfSsTZ5v91sH97QOqey0BQtExQP
HX8zUo6Qbxp4NLLIyWhDIIeMAPQAvPtQKfbXdC60iXp5IuQLyXw/a4XKdpC74jn+cfjlXk14z0Db
on9jAl8X7v2ZndJurfTFann9qLraP8AnlqnoPKL3HZwMUPdAo8HkALbcHLwdMAkNUuDOb+hrbSO1
AT3rbH1zQeGRp/A2RXQ8wjGHnmDdP6mSES2So7JpaXmjn0idLe+OuWeGjrrjZdJ7DZGtX6DJq+Py
TX5SB0q79MFiZkxdTyvz67Lon4P6/2oWXkBkpMZv0v4Y84Wn4DFgnM5zAZ3uT+BON4Xjo/mK+SjQ
LVHmUX2gC1eLh+Lkweru4tFKKLQki8xi+OEwHCMuMcjtlcrs0bWBVfChQKq1rWGzfOSa2DmRIpp7
i7CYXsDyKGA3km8NEpHb+Y/rja53+IQm+t4/B2rWedE8yiTnE3hSlfq46GpSuiz6Nb5FLYbnI4Ju
WhwxmK3CN+xYMj1shOnvHS2Tmg5yGGBpDOVuUk//1kBqZPuLt9bbSNP1ab9cIt74Zej6ahB6J2vK
i2sZAVKyBnbMlvOhWhS30po+QqzbPS3XAJlhAq0fSwchC0PcTcTRc6wLf2B4iZFo3QevpsBjtcpe
cucF9e3T/v4ZUzQVWHIFab8taqwUbO81wZ+GSQaIBVFNt6mjL5t+2xH5vCSatS+9ii5MecdTi6kQ
ixBExE8VZHJWW/3pgUJIcu68dw8MjIr/i6cL1Xr59KPq3LgQv+g3M2tmxtww7qMdRCQWfoJBGAku
Ir0hhH5tAYnIv80/ZAxgAIPJ3h3kP4ajMBao2tR2e/NwaAV1zE0cm2OKFbRUSZTTkZW0AxMa9iqV
DcZFSHEVLnnqp2Z+W3dAigrSW2RSHzTMktgSe4AvZBESWuQsNexm+PnqK1yenlUqhh5QF8MzcC7z
KFdq21olg/cy3Oyjl67qr3+qSKvx8hDxEK3Xt+r7+oHt0ypfo+CCnnEUAGtyXO116I901fGISCNi
x2D+6FHnOmokwmoAztzdbPeeLyb7/JtZNm+ZISIhucoYW2eroUKDdK7bm8at0khAnGSZEhyQnFGV
CeEW9nAOIshJUDSN+8UhjTJ2xv9l6xgKAPbd3m58nHd6NU0+552fvnvPpytpCMAKfAv7xYW86x4x
EZG2Cb/ScLX5JX/t7NSbRujIIhKBnqhlvwRHKAjk6TW5x6EF4UziE2RTZ2ZETY6uNVC3Nv8cWQLV
Z1JO6uRxz0vWbzUNMWu3F07ZcfXJZq436vsyJJxS3YdEPb+RpEru6UqSrhY7XGZkfnFnTAxstmlo
53HknpZAtHoWDZjVFtx8ybt0f4GLd3Jn/4huf68TsxtFVnVzPrrbu6NkWInTXdRt+HZIDdltmq8L
8CvFz36ZAecnszv7Dk9qd+f3nVJYXhnYZz8ZQLh0UvBg3edpjke9KI1Tof4jQuiWk9L0qN4hybWH
KL496U9zgVIHNzsVFm3UkDchtmFOvm877LtXK4dQHTq8dBmxL+OS8C9AmgrbF65Defw/HqG46NNK
4ylAd1623HyVbxL5jewkwUNhY6DTL1eXEFzv/dql68y1CbxCvogE57N0ZYVY00xWjkinegTigQ6h
kEzZheIQDRlY83cRxKJYWfnmGKS059bbcFuMjPQvAjouxLP7Z/+f3MM+wbETHKHMkMTmXq+PTKXH
9HLIJoeJSuM5ucrzzCOXJuAqCaztMA7niYgEj3R27c8ehCFeyzincOdNe0ZkswoJFT1AS4c4gvwK
gPYf+Jp7h7s+KtGPJvq0C5sH2WEkT+7a2AE13EkaS69bxsdJztesf4YMoUI3WJWleG43dlLk82am
9QZKCPBoKFSehkxx4YSPYSR/U2MajlUv52ClnDzVtRMxWoAmN7UuEAQON921mtW3MBThlyoHvGeh
xesWldiMC+312YG5yJDAerGqGwO+y00j8RC1AMoThIuIx5yO6YrkDUfQIujW1hIZnpxx3vWzmaqv
wZpBvRgbQoy/arthdQb1TRBdkEnzmojJ3AvcxZ4rf4QxG2Jz92wTxXTN4zTI8bgOXo/Hx3pZTdDZ
QOJOMDaMXhEoaE7K3qMOwrDrE3OYKPlMpIaC4UGutld4K2TCRqNkdtjHH3q4auKBE3GVru2KAagL
aahS09eiWA6/fEbwTR9wvzpp3B08gzXSYGnp3nU9lW5qfWt86bWOBS1E9jJHC6cTeA2yWjeePY2B
pI2Bm1Qg5gbZMAHTYkGa8+f3lwfu8NIpfo/5SEvYL9MSl4PbhUzSVgDqm1+Aw3m/M2eVhc62BrAz
sxvhhwWu+fW3WAixajp7Q5AAatMuSFTZ3rY9wWtC2dMma8t2x+85O37tzug1O1/12UeqFVKN7f/G
xbEpLWhhO4fvkdKiKt8m5Vf0VcO+oTV5ZJG7XzQLxlHOk77vzqt5w1jRdcinCMDGG5UPnkHi57zI
oPTpOult5ELPXu0CfupFiCPvKdh9cy3mhd/Ex9IvVqQHtKwMOLIr9sB7r151OX6iJch8ACqWf4wd
5KKLtzaYLRQs7Q9V+bciI8FzB8SV41PRNScwIwea2awe4f7Eh4oV0JRpqLy+Wt7l+UsAGa770dfQ
wB02qWPeW5+hqdYPV22tHnKw+H5tLyYP5ob+FgTuRKXoL1ImfY2r69ARPFLtIEMxHsui/7CWljej
hYXXVCcF3OEaYtPmDemLlL5s5eJ0NQMZ6sdETOe1eJzZfiXDiFGpEHFHPz3K/cl9xlSzH0T5EoV0
B3QrGlUErKcfSQVuaPJCEkRuaJV8L79CC1r2kG/icmTWlkEUBuJRsecurO76+Ba3S3qhKLrgOoFJ
xikKH8vIKsauAou7LG+ADhmvLhExwrPfUHMghABSUCB5bkNqXPioR28wEIv/tPPKNHVmprQb3Fa8
OdJTFez9RxMoiITHbDURj5VQrRVAx53Nx0QsPST4zOxQz3wwJ8VabXoeLStyteLoVHrMjRh2yif2
WSmiuCr2pwNrn8IV2e/9j4a1KmhmFiKnWgHYtIqDozYWkecMP4gLQgzoxyPdwXXjrkYeClrsBAEs
USTTF2YSRfeA89WOcJB7WxCq6WRV8+kKxkhDfrJRsnfYBq3Tbp5dcmCfmU366HDH4Gyo3sGJjEvA
GketaspKoa9KfHkCi0+e0ksLX22Xk2uww+Lh8I+jvCrEEy0VGC6Apk2CHi9IAXSUavGaIPYdYDiR
uJW7soEd9UMepYNR9QFeczYzz1dsew6P6n48E+n3H/jUvwkK2yf5IXeJJeoyZ65kYIALEya7/RQD
kIhgVE+bcl1HnLL0ZeowEswZ3yu+xGhlI3VGmvX+ZaH2A/Hpl5atFLRgGluH2LQSM0795v/02uci
zWmIHjF9h9RNDVF6cyA7dhs06GFgwX010CxqKfIBXNtByQL+vY7IUFsSP3jzUyDoQWXrwZKnRFCZ
iwoXP776IcMnC4sE6WfbCSobcSfhxGDZoiwjUJiZCJqW8MsZkS+UY5A5zaeIzolIhlZUqxZuD+ee
iXwr1VTq2uX0b1ayKBSRbHVy8kRb7ockrWwQ6nuQFY4kZd77h8S4CbNEku9FB+1nv1yTtsGUReVG
Py3Bu2z2zl7QrR8idsBxPUekUUOciTAb0TRe4dxBVsRhJqQvkpfRKF3o4r2ntjx646v4V2SZSwQS
kOzpt+ABJhF+hL5UIAgQr3ulT9+CnIZsYnNw636980NesERTos3xDe9RJdqQUcMl+gF08hm9Quep
Uyo4CyW2yD4Zam41lZsHx37qcMHEJsGjPRtHPoMt0dlenPgBVRL3nUo/3SNsMY7kCedu8OURFNE3
LcmUMry1GuszUF/fBVZQzSSsi/Y6HwfyCkzr9729j6F+lXAUcFkopxR+RuwbBRjYmKhVXdq/a/bM
Ybr/CtY9CwhSYcYUj9scwXPMTvQkoTOQaJGExsQTGfZJ1CJRB9DNEIr83LkUH5KA278BXZusarkh
6gbWCWqVBo6gtZu3rHWW8JQIjY9cR7AX8zLUCm3pG55wWXpikCXgN0QitvX3aVPwh5bMlUUFXOgg
FHhQQgIX5TtVn/iXkYjm9oAWc25IKq6pqbvGO7hzq7c3AmP8gwQDoeuRg+T/ci/4pssxytZBXUBM
vqiAZSdWUqeNUcXBnuIgDQ2o9f5a7LzK75pHmjwIdg0h48FQ5O+bxPefvYFWu62G1kezuN2zPlTz
eF3+dI3g2EPYbY4Vm8UGrduVk70qn99SVAcck8VdMQC5Qlf4csuHK1FJE6I0m12UWs4U44fGACkB
Y8XNU4QEiULXS0FRXMypO8O1gngxlFhtIwx36uhgMsBWCceY5RPBo1cdPO1xtINEp5tSU3ufUzyr
bNztNVv9y3PassfV6hW4F4h5GV4AZDPj2T/ifEtN1H9UgDaed24lnVPZwSLyq7HJ0q1clexbQKe3
UxakEkmFcKVo2fGuMeV6MxL6roujm4EjqvhkR3j2PrD6OonbPWUZlwGOxLr/xJ2aTnSgtahYkecm
wZInnSNehPgK2KmIS3JW7XAbIlkNe0rMR+fSxUdtNUZWHjNfKGhZf5alb/+20HO5b0M7Xj6wt0qT
YXL8s8RP/zEW7kAj2YecVFIdEkIE/29CGSKG7TE3//pTFzETHcvZmbLBbqf4igM6dCLK4HRoY71B
zaYVVfq4fh/oqdEDn2xz1veQCkpYBf5CTAgxeuZIWzpXyfaUFkFhykZmh5O5O1agw7505KbuZy2f
H0H1f/CyUCi4/Kir8eBP8sxTRC75QtzsUDZ08oxJVS5RtJLRZyPJhhOqt8/48vKM/38rXhZi02r8
YT5mbMcMXdre18oyRFNaXW1cEA+tD2S9isRirY/dpLKmefwvxwNjbtxzRhlRwGUDiPEaSvxfrG3c
UNMLeclNpT81N0ZXsLi0DXLldPbPhsGN9LeOD5pc7au1SRWauSWj7hpEBJpTJvC5m+J5AvkT6SOS
WH2AaRJJzxVk1kSa15zBv6bcVCHMmDy1+fkrU979T+yis4IO3fAF5UBS/+kaTx359IV/WVFM5M1w
+4zYG4Sw+Z7qHpQ4Ki0ChMxMo7Exz7hbmPH5CjZ4/N4IVZjrfU4xrCHYUUJENvOYm9ePODO4ZypV
jThZeWeRKbAMTufyXppm3Ze34alGiATHfHbFWAcX7XYTH+JgTtJ1KpmGrgky3sB/yYowFtIIP00j
MXmAwCaKO/Fsfzm66+SMF+EMT4MVRC+r9Fxcsg+pCaqon7vAndZBRm/eawKXtjJzRcKR//Mm0gfz
StOEkf6bEQsJsJmUY4lfcltyTLEPzwdJ+ZgRbWU8Pr6oRAMK1l+bPw+vR1vkaRJ72pdMRxkbMTlw
oloviSMYkGPiAGVFxlraDrdH/pxG71re3i/Wr0A5hHItTTn3M26p5n86IWWQRWLDDa7VGeXm7QSb
XR5dvpxrgN8IvzCnTTQSkk+R8XJS2n+KKdNPWxhJMwspcaUnDqn6U38FuiYSBvDEdTnSf+ewiN2P
VXnj9tnvyYkSKKO66aIpdCCjAt3kYDtXLY6oE/NWcTD6PfrDH+fKLFNqHG1K3AQOHby+Bm06fokw
ahAJuKVX4vZ04Q4+xWUoBPDurd6ya5eO1OkfYNsIp+tsl8iaOmhD9SA9i1CWZKzEI9yxabitiwgS
auAJw2ZTub7lS4Lr+kjx38z6ofqNFhMU9u81ylaCNU74aG8X1e+9tJ+R74xF0XtClWa0jmpTvBI+
DaStSCKLe7jNu9eX3WNPIKcvdz45geBpoZRr/OpmKni4pbMcyUK1XdKrVfsQhPuCtDNVDoDprcUP
/1KM914GAD5QCDWnuzqhXz8oVEB/qu4lP9DHT8OhLQpr9queU+FceMI7n4a6F6LUe0PLfAbN2x74
gYW6TRsQ9H68UoNIR1UWvnHsxRlTscUKuIQz0+Qjp8uqX9s+OOaUPQxBKl288XAWOAXKH4DPAZAi
yy53BJJBfChO6s06OhWLuyNnfXHBEYup/wXmtHHEm3gkTSK/4lHhBQ/mTn6/OpBRoUnjYEaWCp/B
O1jYAOGWExt4h/yVC/qX/vhwaOgQZJNfz8ppLmV8FRPjtzmgvx6dF4gyh84kpS/z3nM7UlcoVU5U
aQAlVx/2QiazquR8ZXrcFoDeHsVZvg0Iett6ic7gMRLzaOL6hdNjyPzheoCcoKsx5F+/ZyxLm0uq
cDV10HdXAJKgZxk6jtlsycIFIrAamSDujaku4lLM9tC5am83sbcbjVaodzk/XDzbS5X6SVU8tU8v
nwetJUAFSq/2nuwD3yIhyAY506cGBDjeHQs7DLgTS/B483lil8pOum1sfGD3BtAlwzDC3xt1O7eZ
Zc5A8zcaxpX2WLq+89M7aCDN717s/2o3LP+LI846eeZWPM3p5MqNtWgssEgCX8gNI4DDeYK8///t
eE6PUin2HsrI580nfkBrAoSb6b4BKe7j41F0xbQPQ09aRN5wQ+s7NMBDThRSEbGAQ3PEN9q+l5sz
daHkczB+HQAOd4uVS3v4sq4HsVt8JpwIFyvFoIHERH8FtNpdt3X1RL/wknLQpSNT4KA9J0E4b6Kf
h+BM6+WzYxR7tGdeO6ORp3OwNwRDaaJVz8zzExzQkiVs4/MzdgbN5npVamQewbeFaMHTzehmg0H8
ntA9FB6nm2659KFkfpLU8WTNnrAIsbXU5CV0wmaNJ/uy7Fs4o4WczqGs+yzyGmpfuhTWgj3ys5QP
wC/8spaKln7M6IKBi/dVjEMVHJEqkcJaGCT/fIfuAzCUn2HFdTzepJSNhs7+pnontUIKJgFNpRWm
4+fdiDfJ3FmcvLRfDnTlcUFAq1yjYIyGlFbftHJUyMj64ecyw4gOQkjWldGBrtTjqAEOmJbcmrbE
7UwJ64PWN5aUy5j+WW1zXUISs/gKf0brwIVrYYZ58Wr+WzwKYxeYDR+Bis9k1LRgTzpqJ5zR+ntr
prRscj+XRAyDjOAqckJQiDIkC3g8lPI0bF0jj2yuWWcwdI2DLL+WzGncjgPMs4lIxd+LhuRHiAs3
MZgxaJLf66CKAolnl30VRbJWYKNESZxfRjJ3onSD6LDnh21n0Yd0tPgvNISziJtwHdSjeJpn5ocm
XBLz3MnmScZRc5tb7lMSP3+ubQLnssXcfIlfUfVYZecsBqrhmdgO67cCiCknckSkaptptVNEQb4u
PiKolAGyrBkWCtVbhyyuB0qAzwXj2Y7yEuRk1e3X0LiAeXmO5kqaIeT3bg2bfDNm3Ta9/Iedmgge
AiA0WVOsALfKhj9mY6StC8C0G0AUa/kDL+IdV/I/H6xXnha8k7y2nxfYbX+lKvGgpGbqldRmGE20
5a3NF6aHeGCMP2OWwZJCNfUP4CXH3UxrvT9BAM6BDKGCB4gnpQt8sxieVZbDP2rUqNdMS6hwRs7A
fONK/BxjMGrAs+0e7iZvbjhri6XOmoGojJlao0lic/64n9/qLldvaFqrwnaNsStdCHhn4Ohu6JKc
bMNMm6YajoZSLh1oGTmYBbVEY2jD1CXahzGMgcKFVh8B0M8zaRRGo0kMB11RpNb1BhYDaNv9bqJU
7hv5I/sYHtl26fj4THq2JsCDxrTk9knVZZjn2lIisQVr0vmaApZ1fHb8iK2qOH4+31o1E4r7EWv5
gCbCM7g0xVo2BzUg3URISlQg/VzClJfj5KOES+On+l1NwxSL7z9uq19bmVxxZoBSBb38J11YeJu5
hBNA4sdhg2iZY20bVKFcrZXNM3b92eAIfkw4iGCm3imOJR0/Gxt7oRX1Iyaa/wY4YeaQspAlFYfs
SKPbYfBDSnAr6x2vq48r5KFOhwiUslhe+XN2DAnLdm43J57MG3KD+PgHR72NnqjKDim0sNsx4+a3
XUqE+fxeflCpAzMe+vJfKG8TcrjoRqxRPKc4EMINr8DRBVayK8saR3nqNgjH2t5dNZROxa51+Ff2
uOQB0h0CmBrOPrA3ShMQ5PTu2lTJhwWsH731oQfItPmR8XN4j+CyNaPm0bupFtkcVvlhFVa035YA
73WuvbBt7bBGHKlrOJOFSS1H8Ask7jxdOKcs5VllnAd9aIllmnVKGZ5Aav7u/G1SSodvqeu7b921
qNKA/JbGnPqJ6B6wTUy80DmhIyMXSSbcF4Iu7CAnnqe00g7H4ApfNgTec1H0U25YthxQS1u8B40Y
DupOI6AUUr5JxZNh3wtbqraAURE5X4lN61X/4UQlqDvVrk4Uq6QrB+44hohrMPyrJlValdsVPxbg
IxCMySJOnaaycGB5BZhPkYbjX2HN6KUL9roPQnhRbMo+f1KJuRoSSsHKWp+CNHZP/2MWYyDucXMb
J4vOyRxj6Sv/50BW0b+R4Nx57ZR16OMkD+mz9V/KxiaE645DEksyRxDpmDZSjNqNddZGeRimPA6+
5USprcez88BobacAzMbOpUO6nOV+2Li+sggM1mkY9kZa5fSN25xCg2s6VsdcaxlO8CxVr2UePD1D
/yHaGYkSTtI/EuCzI2ncWw4t0MsOWC5UYa9kPq56H2A6EFuFU9H1rAVZEsIRHdN1EwYfyT+oQ8IL
gBqoguBpSdOWpUQ1mYuagolsqjdytAP1fwY5KPbO3G853+kDSoKqnIq8xmEz0+5iGQCcUouRD2+G
SS/In1E2BkJNWm8wHrhjwwqgB/nyiNV4hunU5cJkwktwGxIWtE3W7eZ7zJ8ZfUK8uO1JP6UnrtCk
hb3pTJNUpnIOuWo90IrAeXev1dJC7PiJe87ZW5WwLF1jOVJUaG8y2afz7YX8mr5OkHCh7cgqp2+1
C/HuFakXNO9Rd+XX4tVXOtiTpxeQtcA/t6tICDlGvaj4QT8h5flhe0FHFXcmO552nKYGx0Js9lMU
QZthAie8XplXa7VY8/NySeiOrSQRS6ZVcgpnmF3Xe5pfBx40Fy4fOltYsxczLo31GLtHzhm/6vXm
Cp654OkXVBVUQiVbEdmELjq0g5uEBb6Y0TGc0RHQNkNYlq3Gz9zPEw8gDTooruBR/ND2PY+m20iQ
PUlAl9PdHb7nNrLmB75XYXxQRFHAjMg5QJDj4A1QQhkHxHwSIfuSK/EMjaKWQsBTs52P3T9HvwWX
51N251Nqt/PVj7rl5/qhgBhihp+DGdzXa0iEjn9Hrwu0yeIL0sHxcucLxh7CYNXQp2VB6ZsH/g4Q
Bf2UCcwATMtA7ZEJwGTY9PRRPa1eCAluzTr5c2lVrT+A/yOonsJgrxaA7WCHykI5T7bbVzrw7BFy
/9RKEAsEyY8o2McFmRmFJYpiTVTBYZiACx0mwx76nv8l5VOtduc8TzR87eZkhazi9bGG6YyVLNAN
hZMEgCPriXK8+GjIc1O2/6yA0mE4GLjaKX7IrO2AL1qXOVPsIK4NIK2Rui6zJPtbOSPrczDCovm3
MuLlm20c5haqkvcdtgN1QdEcodXJ+mfZNqKbZlUDZ3N8eITBwXAFFCnPd5mtcKZpjsBtrnJRPbFT
Lk0hekUqf82cUHIOtOqz7JokgzW6DmWp8Vu32ReMn789IqRqyguIpGPfJlfyd+Y06A2FTlgI8kS4
lVejBHWn9VoN30pUs8cdDoufS1A+vR4Ummu3oOZgOThfaFxsC4O/rFNKPFzzvxt5lbLy//2pCvrO
4HwmJMOitunhLoQ+ZH9R7euXe00lrtCeA6HydV75m6WsjtEiyKj/2tTqiPXkGBiivW+eYM2x5Fi2
12pkS3b8A2NOkmMp7SqzqCoG311V4Eb5QtF7gRsRowfC1OFrdJ7jBEq6Q/L+/tzcK2+mSbdY4DKd
QiA/0slaDDyEOHNClMjPpQh3NmqtoM/az+WpY9RoGz/fGbi8BlF8p3qjd/dfhEDtApNpiM4+C6ib
GEpBBwiV8BYJNEEqqa8hQRO+5bstrO08O/Pi1uFXfbtcW5NRf3zI6+ZhQbOfEcAlnjtO0JJFkvIZ
Sf7NaRC1ooLzdYYc3AUludCtvUeWC0GJ5xLwL3kfvyFY1VkPcnZpu5t0+EB+WrB6kbL+Kyoiiu8R
0oG0/hpSqfGDVgo2tv6yPv6Uk2IWxuZxCNWECi67fymmxaDuHATMRjhOXq8yXkNadkoCI69niBwB
QCTAxRIs0Gf30Rp2TFrUQkke+3KT/X8ufz1KmAJ2tmODkSan4HqzFC/BG0371h54pXBR4HIipNd9
13dkm+Q6FohJun0IPZvAy3wXrW+Ms0SsNy5G+Yg3kk8FdL175Vh3NhmIr8A1t3GmVvRP8Khu1rCj
2+UJIRtpr+6rjezVZ623D9ru8OAc/cm34+JaWAkwNVaCFEtV6bBMxi2mGCfvEf37FLl7ZdsHh7k0
e8+q4maZpUJ+UYARV6stD1kEpN9awQB2U/RRjpCmPre+qQ8hPKm2J7TrcZELltFt19+gE7s3cGVd
scp6YxWzMYC+2XChFRHIXc8bLIv4uNvsnQfDLFXVjfrKcX7ZTQE/vAskoDDeb2FZuQnipA2zkeBU
oVJU7z9yh9CDUT07U5G8kmt1s4o3tdi3EbbJJysIHNrvV/yyyFO7e3p9W1MJkL+R3LwAvafRHZSX
QyNc06uYwm2nGqOqoyr+j19GWZKuNc6mRW9W/NBHCnNdmv/Wuhohb7iJ4T8gG2qRj8qWy71zQMas
ZJbXfIIQY0OJiGkTfKS06mD16T9WMuerGYSDNDzX0DtVLuTjhRu8/9op1+qErWrlPglTBapUYzCM
stI/cYHt96YUHWmpJBt2oQxVNKR1oYYCj/wTPOZDuYXjWxlsEvzWKS84tf+Tz9cui/D6QUpXWAUg
HeAZRuT1vVDWKz4UR+a5vOClEXBtp6eszCcG7EIc1lgzX3Y03RxW5KH5puzPBpZ+O3RkZ2DExYjP
Y6TsbWff+MvcWaptZ/8JteVlJopHgyMES2840stWtYYdAfuSu3F5kg/jYsFKKwfwSLK5WllO087Z
lALyag6qMvQgI5PQU7z6rk4YBs8OL35N1/xowmpztBXgL7bEdQHs+9eOFcIUsAR+rX3V2Odc4zC3
45awY9BNwMiqF7dyxoH88v07Lx7Q1KOe+LpHbdNy6xkIvwzQMxa5sSm1t69VJxfmJuVFqYF3OC1t
nZ+DabmSU/HxRYBhKvWQ218O/OacsYAUyMCS2uEbClfbI7qCFbUEJgWmBAxQstX0rYTrJKDNh4VE
wWjIPkdokvW0rOxKUW84vIx7e5kwgFFYG9i9XCsPpp3V4BX74R555G8VLVHa3cEWdM6uPxfiYYla
SMSHWTrz6H9Ay9mzvZS5ytJUCRvXNPcSumuCcpyGada8+Dxiu1wlYfj7KQxRUK6QTWffkHzQaIS7
q4LAyvbVJmNfEd4yEcnbtEeXD9p2juq+knsm/TgYCnpCD0nmqg5NyJCuk6faxo3MnjgO2emrgpq2
lwrUdfzcz0qqWTiRU2hGkTeqVsOfLx0cn2JLOgji/mqbwAR8ec0MEqvoz5vfXWlww+VaeZ+tU4s/
euhhoFndwcq4C9Z4WzEFn2KqfpBqU+16vDLbjyM/MdSQrFmwRPbYaQx0nYLKpGnU35+iFl+Wmmww
MVyYqSQ21l+AFQN3UOA4VrwYF530dRbuv5juJqzZnkYHRUv7JXcATmnVn7awfITAPpc7ZywqMGj2
Gh15TK0r92cx0uZrhSF42FxxgyYp9YY/Y9oObrt9+SWnv2dmP2s4yuDUcipycMpfQvIWqy1yviPn
85753xcCiHbI0mIdswwN6/CT/RcX5ASxuTw/XAE+yqmv9a3cyLa4Hz66FwCkcz4u+/4xZr8CfiQs
LrONmuf5VlZURvCLl/a7jVIU8S2Ly7/msoyn77mklj1dSjiEKWsq5pYZ4CGVSShE5zHiQmnRJfAx
y7Q0I5J5U839ztXs/c+zlb3BQt2MDCaRJns8HiTr8fX//NMakqR79zNNXpfITdA65HER6KnryEdb
Y+J7gslGtTVVsxDAH3szAM5R01K9qa7U1SxU1vlPjbOSO4uNqePFklJX9uUdpwpL6HCz0k1tdDZl
mPSCcISKLEm1SU/u/qUwHVOBHr3FjKKU5LTxsaVqF2yjGvnqXyU1Kq4JZqCNLuguFn6Cj7oQkUs0
7ELUXZIjVmFpJnJqO9wo+NUse7bkFxr1uYwea9gPHHuc43THptj7cjM/oPp+iadBNEQ4k3FA/EBX
y8FH+MBtY2qn86qpnrwuy4GXiOg3Ag2rWk+41/1LNA9lfeNsK8w6lmT75VxhCsCsvV8x7hQyIiYa
abjFobtVKQuzcWTeIPzze8iLjDJLMmQQGiRSIzOCanqlkFNoPiNi+hLORaEtbOobng7HSom1oAl/
vWqn8JjKrNQjxD75XWBRkWKzWtRjreC9TMwTxVbRWZD6fB42dQ4XgGlU8VwIg2GeeWcBMiM1yV3k
HY2vF7MHWoqwNYedpDzLGu6Cd7UoGM5XFYMERJKZ7Tc4P3uRX3MzEP+aXnxUO4BrUkVQ/a37Tjvf
xMRVhiafUnfElrugI/mL5vOuEb/PCfIIMssQSamjuiW0/Fhua1HZmOTmkal9mPhzUXZP7MTQ8zJ7
214f6U49MyUHgwMasKmTrjOrqnthadL0Aj0JfCqihPsCsRCdOeZ7UNW3ow0rhzeRx+c8rmeqGzIB
kAvhevaYEO4jZFZpxrxWG2omQ3bHu1yea2dbj1mopmKlV11F/D1/GUzzD+qZ/EmDZoDHVSTAwCds
bSaquHx4UN8ECGIIlfzKygn46w3cBkGoq0a+cX8W6lE5Zovd2ng8Iceypv0IvgDEU8rfVcbVGFbu
6F5V0jBxsbWnbCQr2EN2j/chSuM8t3WQUMl9r9hl9QEDsYWH9l+MzoBxXHwOSWs1Zsy75avX6Fmm
jE8m8QGzo5/32AD6AUqvFIt/NEIV2sJJ0oeU0Ho+MDEab4OKLg7rmEuVUX7EqWdZT9HfkXoCO6S/
cAJuICyv9i4pTXtBQO8RvOucUFnMkNCLt16YlUH9h/zIFr1pYr7hkkNZdyjKgLOuPUVNNydAtvmU
0thFDlDqgmJ6rd4gSGIfpS/yeiQwrSJWqg6kYU/vSXu+9dk8VJidt0Jgc1pnMdNzNa47qFY55Lio
yt2vJpedLD9qgSTGcz0GTcH9R/t3beCeKYjCWKfZzAV7oIf0XNw/Y/vG8WujnZrmet08YHFZ+R5j
R6Y2zCMQKtTdTign9NXF2K+B7/cvdE6O5a4lfufTIc3aV2kPj5q3zidJssTKLqYlGib7Wb2syrcK
58DGElovChP4GOGpUonfVAv29cqUd3aw7aSd3HBufq/tAV76wzR63Ld/z2erw3hzrZZLRfASUj5L
1JFRxz3VmHxUHd03OStTG1hSzVKbx3ovB6/zD3aZV1xogyoIi/GN8pyGqiJtnXPUgZ9ngjvPJ1uN
U3iLDps9qc+3UcPCAYC/4A4y6jx+LMOC7mEcc5mNiNiqZp0klgwT9IIM1xgs8nHHmBlCoJ1ZCx0p
/cc14Vz6BbK8tQl0GF6HxcytKPWHI72mFn5G+DJjhJ22aerJdzY03aK8EOXUJdjWNl+WIEorNM96
hXU9fJa8jnN/TCqTFVinO/jqmyzRZl537Zsip8Y9QFIsRc06J8x215ms9VLDJ1WH+7YGIUUWk8WY
Hn9aNJFGoDlfL5X0EvDDkhdKWu3TCzScYe4bcFzBlYvx77JBYFiTKYzT/uRDbitB/j9N061d+gMR
1Cxle+cNqdQiAhgrbWjYnO25bpyspTKBzm2FWmNClYc4dxlMMw+caRLrb4ASAcaupxpnOKrOQ+Tc
nthH26/lxnKG/j7mpguQtAPT7G7FPedxkbZKyNHe1IhUIUL0iAn/AzpHvHDNJlMs4qzjukuvlqry
/LIEkd0uVfReaeH+B5i2fD7kF040xC/JmgftmTY6k8zlEEXsqN/zVP6OzjDw7lLVRA4ndl7+xTrA
HixXcV3oI0nTxRZ2UJQZhVIO8xHmaUz0ufD8UfVtgqSI4NrTnLYmlIK3+qnKlicccREzqZkUWYwm
sdW02wuDiZTGCM6CcINikbVcow1o5UJejL2o+G54xtmJ/3R71zOf2Juo1mYrpQ6Gsqx5WWw9+jra
QyDyM1tuZlK9C3gQtJ0q+4mKo0vE7mTqB8HjqgJ5SqvQRpLyjFXvLho6qrV/tjivU8kDtPm4QfCm
sZN1vkMbGwO6RwiNRHkH0f+0gZFRHoo1nf5pN9yktTCds9dw5EEhbqT0z1Fgp6QHPXJbUz6CyVHP
80lq6rAW5R3SicIC+sOGl1GyfZfVbEdlkWAvf+KVBufmFm47Dvp8l5KU5uIdGRQeZnhc6CZMQBVM
u6YWIOcVVVTzHfSviApLjDtZgMjEYk7b79cSHMIIDQHWMGYLFxTzAu3nLOGXFjxxpW/1PwHjsqJR
kZoh9+IxGtfiV74cquNCpy0w64a8yhhXwMW27N6INH+HG8AKuS23Xbp3fQvA0/Ll/aswOIgondcA
KhjXg2WzkKGGmwTT8TdptIpHkf0gUcFQ8qhnHdnyMvt7t4lvPKVuMQVUtwiZ5bzxOR5H8fHUegfC
fCZU8ctqYSXyyHo08Z4oSnCAsIy6Wrv86wHq7rW7tySDvNWmTge30NX//4x3JxHoj/JRtjcEvCeB
1IJiLiEnkx7zMxRbvV19sT4bJSFWUzuZCYLBRPxvTBjPMZg75UJ0dj64sihrKSClvQmMiw/bXRlc
lIiWmD5iKKYSHCtwsXZZ1t18G5g6HR5Qcr01YZCnzHDKY4E6HjOh1A58/j8DPS0NcP8KYwd/mEhx
jqx1qbfqOKOOyQDlDdb17sH4FwxGy2sD/8ZuAHG3ff7nArHRdadbRNHRjm+WRw6vBF5BXRbd8vsA
xK+zkgQ5bpxXXzR6nO7YwshXppzj9z8hJD1UzRoklVZscaWOvo5fiavBuC8fJgLbK+EYhlEnuJtx
ShppW0B8/Asru8FHOCspuZwTn3/eQ0NA1nDqWd9lr52GYr1he3jLN5QUgoMQoAFxux8k1ElXVgph
aSoK20N/XA5GiRt9Pxas3SueRlfl7nlKPHtA4Y6Ck8hxI+URJPUsP/YnDqNMhqqrncrPQm0y+x8A
GH52KuhFA+IpPLy1A19vMAvpvYPul7PD7yb3bjXDS86wOazec4gFy8qitGTseWr2EvtCtwkF/oFb
FdTk54GIZQmJFEmtozWjAv4zSQL+9nALVPGGdstRXyiJK4dyXLwLQZZGFsmbZDL4+59+9NWo8d7B
coz4MC/CaQB8HACongDzgioRNGi7Q+cg81waDAM96qv34NAaxVmgsv6SdVl2a6q/L6tnW6xeTc4E
uH3+DT5rnFwLaTokS/Orq+XuO5CgC5xjutcWbz3uFJsqXnc5EESiH4dFWebPx5i/3MUoWzUp89Vk
lXV5QE7mX38iVH3YeeIDi0v5+NV6cVdFFQPQus+E0w2zMDIg1nphLNVGB+j7hZyYoTs8ni+QYFHT
F4Nf5O28/zQySHbNm5zfp8ZCZROt2DmjsUXOXp7gbkvKq3GU3NlhfXAAMvyI77Rd3hkh6x4MrMOy
Lby94jPEGKvVgZWMaTwKGbid1BgeqfMOzusKj6GRq5W3HmsWrw/3AQXnDhHANWeoUdUtoaD2RmLC
APfXFZBmURrp3cKrenDbAjopoPMyqpaViH1F9TgJDT4akLuKk5CHZDrDU44NLAmeH9maBNx28SP9
JXWQDKaoq/c1DWNOPPjnxER9cKfujBwgcTrS+DqiIiH7zG2XhfgA1oSV0N8pet50k/CjEnO1zBBW
z9n7NotKtWddWpNc4yX2mfY0LlQBvKl0ZdSqvBsTqJHYGMC2HTz6hBvHwnqy2k30/w+aaNNiONtb
oODUWG4xMMnhlYMMZHb5rNPRdYsPXZltiUn17YsjVR6lctizsY5iMl/00PFutz+X0NKw4mBqEQru
UYHLsX0OMOoHxllj5x0PtjGG85xJBXPsrXJ16Qy9oHYwCYibhHIJ+/gzkkDaUJ2sMAihEL0XJObD
i8kDyEMEsnZbzTlG4q3VT0LXu+pvTAnyEd3KiNt73j6ZRSxvQmLlsBB4ZDcBzm6sXumr+NDncqvh
kqun7yhagfUX6cK1Ljxvpjayg6eCGYTUrE6rlG0KPnWVSj4hYmHR7SnSUJc4Z0xALgGkJ0ZPOGXy
Gdf8FXf7TWly60WfVBsTaBaQvJKawg57phsKmnAp0AzQbTTuruwIoCxqHHVrvZ0F6HC3tTo64ASh
HGdca9Mi8Q1oa3KU5FIRb94y3zx59PLrBP7BMpPR8X0wtEeHOYdLfkRr9cInOWDj/fH81/MedahM
93gJzoZW888cWDmsGz7bLQy/OENoNRK3SRrEDFCz1wW36OAPudcSiV7HxkzhEvrrpPSv+rkNrJL7
jpKwFnLonR0lzKeS4GGFiCjkzFU26QzXizRE1deUdY4yXFwz7FmQUlAps8sePpaW22xPjjcKykmI
ktTEowcsA71CqoY1vfhXfJE8arLVJQW76fKqLUwugbFfMlTuIQ+k0MyR+kyRkPzwnAujKW1T0zvv
eFCuGMSiNGE0oeciPuykCPB6SONaGgSeqaUdIX7VZQ38RkXuuV+IjPnPSILpDU59i6jwN6du84bZ
WUC89IbbQkQoRk5EC8XfoYDGTnjA/y9eG7Cdxx9qr9s8zugqZ7JdedHV+R4FGqSOZzTklwsQd7wt
y7IL1c5VEVL/6S0XRhKt4zDCjy7efUTEfslo8bey/Lg+r6FxkkU0Y8VPgrE3KW9pmnZ9VbU264+U
NkiLlMTaG6Xm+m1LXk9lk4zEG2m1KpPO36Ux1Rq1qAnxw3RirTO8M4NqbXp1CGxrRnv+R5DP2K2a
C4GRgHlMNQcNYm20w58F4Aeq0e4hshBNCB4pVAp3QELQB5c0RV4AmlDIgnJYKRQoCwvxatYR1/z/
Z7xG5UgiROHx9fM5tB8zlFpOyVGRr09culdVmSf9bZxVCyoZiPPsvoFOdiX6OVZ3q974FhqzIhC2
TWYokZQ3Mq47At33jv78IgE1j2hWH6zDIkQgRFTHYkMNm8Xj8x/fVCOpEuDU6eb5+mcYRVn10+jO
P+jWHuKCseZj84VG9HN71Fdzf5UmKFpk5R7P/h/W9ewt0/JD3bhQ+B+RO8uatB4Tda38P53L6GAX
5MyiG0OnjwOQDSHp7YXsXKDvVopdzb+fDPbi88YAC7pGf0KdRfLWNqnEkXnOyumMIwhYw4tbAQ8I
Ga72E5D62j35nUWnhLURILNK5aLxXtOINmIIOC9WCko+3+f1DQ+dCVgJsE9N1VucpU29zC8nGhy+
zxELgbZTmVp+spxwJruz0/NmUbSsm665X0h4MGYJ6EioEjHq/ykO1c83YVKzIouP37jZOf7awbKF
UZsjrFYLELkM/nXouJvThwXMc6QDED1vM8xXZFO1j7B87JA6Fvw3aXV56+S366fU6q022pgos3wA
gIUS8oPFu6dimcjKD+fSMF/pVQRkKiN7dRL30Pygx9L1XG+3GGp6Kfa4ZvNqV+cEYDqThNYBSv9O
xLJ5AKTDmeuwcvkgwhPZbEgPXRbEh8tHejSjIFry+cmqzgfvIrfJq5XDRJJ/l1pzUezKBxow7RFC
HRcahCiu6K0hAOE5Yr7aBeHvhd+GWtL+48ii306PJzNq6LFbDqj7LSMS14E3FmhStjkih+IrxE3d
ky5N0ZUlNGPxjCvaoE2DSS6iohwz6vrXF9NZTCZ7tmhaV17zGQttrO2Zn0lO2KWGBihuSRzNUw6d
vhrznl/scTnQqBlk7AK3XS1mKqb79Cc2J3pQPxSGAuXCxwhcwpApSE8BLRrhdLbn14PFMc5pWaxj
gqxSgxxdY/tSxm097Ot8sBCoOM8wmn6lAvHE7gpgmsIvj+t+quzJGYyDaCR6kpio9MGX3krYIbP7
p67RHRCivwuuSeHO+k72YLO5TmkXlPpXfMyP57ZweKxqjaxQIm3KHxRl7lD+AjOWy4v0bSGIoQ9/
T2jsemP0WCOV2aniObavIM5GDVI5vcQ45B5R7NijU15DkPoQ/OflUgYGKSnuhh2rQsgtRHrF2c2o
shw+4U7cmvV3WPaxOpTk9I8kjNzMCSzHlmONWdhe7znG3xIysoBgkrZRmHmiXWpFDYq2Gv/Tdixr
1DwDE3RvKJFq75PfW61m2LIwqPb3b1cvsZMYoSh/NYHOeul1vMeZu5PoOqMs05rhk+t0suaKh1jI
abDOmgidfD7xLa5JLOqMZ3HOcmXT4bp2wb4F8ejEIl8MRl0uxRSKyXzD0wHGusevQPr8QTUvCbpS
w1JffVVLGyxdREBvNVsIa1Ofndt335Eta9GyVjRez0GaoodMtZ69+vT0ZHLnfeFE58t6BKpJa5Au
9TtMsDJ2wlQR2zZx/aialaR7rTJus1RY//4t7N6aAh3LVDhQ4xS6uiwVzFpIOZoNtXRUXDDjoPe6
7Snp9sRE6eHjhFn+I80Jlh89pN2jGL2RCLc1ffJSk08o+wVTluA/NKVNqwstY2fNSukGCdD36VoZ
on2WJQgns5MXlyTdE2c0w+9vSxwIsSnKulkKkFUR9i1P3veUzzEj8He3RYsbT2KYmcX8GmRM6XBW
OkhUrpZbOPHMZ4L51bBPiee9QRdvM1wrKYlOnf6O43vQEqCakF/DVrm1OdeWFSYbEtJigCFXRXq5
wppQxi8Qoo7d1rmfmPjtdtGm5KXEXqgVTdy5ZGhlNxEiydi6uvFVZXkveLr4CwSf+2ro1yWpLXWr
h2XzAmLNTeEabGOtrXUzgN7p41KCctyIpCv/pL9USynTGkJ/bREYALBpf5Ws6gRXfmCC5XqKbiQt
2NYJKmu2TK533mwEowzPtpb5lDgJ8DQjKdMFpffNjwAhtmxgURsogb/iLJ8SqGliPy0QX+/f0dfa
wi2u7uyMHNzOoZjjtPw0XH8lQGUG50qSTgGwA1okJH6tGezGw7VS7DOV8D28YU/SJ/GSGvuGZDF6
2rPWuWMurMN+mCWT2SRB1Bu5h1+5coToAB4/7TIAbHGOxMJ4ezI33bzlYQ46CJXyu2m/NOQ+x5sl
aZT90Xkl2n483ZwyEZpj1DeXAge5rLWqBA9xrWRLWxmqyraozBgGTjIACsKUVUyycOGalNohhd4/
USd/KHpGc364/7YJliT1Wq8fdMowYSv+rgsjnCoAhsuaWi55oJ6EHxPGLoLFGx+ZydGRt/+yVLKc
a/2eLyo0pRMrvhRJzaejkjY+Mifq/2odvlP1z6rr4FSPCRrHzdNuDW4b5HcB+EePJjrg9399uTOF
R43fc+UG7nnRmQXFaURUN2tFUBtIGnhmKsT1P5a+YQi+HeEO2WKy7I7Lpw+oCoXaPeKG9ca9/1sd
XOoKgvWrtjCjfCVPaK/GW8vIp9EslS1YzN4lX+kB3f5Pk1NjXO1ZQjvFtWHaBHs+VFdC33T6J5m1
qRh8ice+YnJGRnbGP7esMuo0pz4rXkbfRV+K9cSVl8orSvduKbGLCqpgpTuIF96ynu3F0/w7dzrX
FrNNUAocBSlJ+pUrmbC+KJn9tkKyexNxaMSW1J6uLDGUkyf9HQFe/EQgeGsQBT1gkFXXznBVQKp+
Ugwjt8rqtKsNVDkztbY2M2Cj+ZX7FAEzwHJFHcTMqAUr9z8Fxq/wZ5PjgCV1YOKr+f/Zg9eeOKOl
za9M+nDnkSvy2xlIR4bz9ZV9+mMAm25uTrmlWwMxW620z1B2d/i2/DXzOlT4/5zazeQ/5dt6t+9o
nqcFgNQwbsSN4NEafuAvteT4xib/ZE+qemROczw1gmPeNnFeyHPjLTq5O6bAUMOI5qGy/wHndDtn
InC2+uxkmHnSgIAKcRu5wbdgOKWwI0E173KRJ+tTiSBM+anfy2vh0a++J6XI8XPj7LVqTqYljg4Y
/RZaB6dFMH6mCbH6+12WrQcFj1+3Q80vB5I7MH/QZGLI21xKbYS+BIBHqi9tvLwniI4/422Okn4+
QTLUOYS+WKjFBDccEgJQ++SJgW6aws5MffYQcBZsYrRtGy0idXoIniy+gAPtJSXRnrPfJ/pD1QiL
NlpuRfKA7E3PcHiXYRSqlHLn/Yh8cmoHI/ewe+7yRDYyuRYqW3kSiWyY+YWOHd4VYm3no94yWbGI
+W+W4v13xPo59RC059xY5Fma/BI7px/Yv0hVwCXFk/sUgLwASN6zAOtp5DzzISQQ15Ldo6bQT2tf
fxvSCSsSL/IT3L7L5UsDPQgQ9GnaxFj2wvcAlosouJrvG8tjcDB8PNZjFoUshCgMmdyCyYBwsasM
6JPTqaIECcbx4QZFzPHm2zhkfnODMPeiSOQOBa02hjHWiVBoeT9S96A1QO8202jfCBVAqtp06rwo
RvbZSBW68+9juR67qOQ5zqY4qjw269L9iC0Dl9Fpi9YZIbX8i1pEpN9sRof93GrZV630IcssH8Kl
r3S0ORWuAvdop/G14dN4qNhr8BZnjQNI57cKcYrMjI27h71LYjhMro3mb1mhp7pf5JKa5Rpcw2Wd
MtpgyO2SmarCHw9ObBBa7Zhkr3ytGiQgwDgs9lHKCrTd/dYZpPTFrwkyDEfiuLSFba94teGkmGTZ
raIiZt4q7lPAfSrs3r118it9TF1zLyWUTSVn5LyEyN0WMnHVQYzeQUCxMEwpdhrwEhqBCSfxEB6b
hMoh5DAH5+8SEllIl32KCXoOHRQiLTvdsrovVl3Cfdpw9Bg0sWtivrJQHjpXlxokr/TIMcnhzMvB
7Qp6xEfF7VrIGWhZ0FcXwYEKMjF7431s7dHBXf3A9B0Jpd0/gKWwtBAsiZ6EE3Zg+UgpR0fyQ5x7
5LqArDBAL0uThQ9S45aALltnmn+OGWNrGagF5+hJnyr5V/Lcwvr5di+R6LujVIwgdf+SL0nUTs8C
xJ/RyFGDU2k4sG7F7ECbWsFUyOgiepferEEx3i8SVyiOuao8Q8fBHQwM6njr1kzrUENMHQGyL1gi
5GK39iIk9zJ+wc/rV2bpkOPkhCEbnNuVU341ALFOFhR/OyHKTyICK4hblJIXBL4Q73ZNeW0tovp7
JKQvp1yDOMGn491cmG2dHe2dzFyoquD3MVU3ePQw5ESR4ya0vTg3H8HCyUacN+NA41K5XL6FjDA4
lkA3bPLuzI26VGOqjhlrdYuRwOwx0bUphVcMGmKJLPkNOPfHeSSuI+VdK6t90DpZWUQYcFV2fAop
w8tRZkpGWj/HcKhp4ZY/oRWFtkub6qEjhQf5fGXEuMAkXDbprQBnbpNDaOq+D7mLiyKuXFpZe0XY
vVSw+dWRiQYYsdU5qiUdhp+Qrl4BEIMCcwD6JxCI2RQ8CtCyageN1hmTIj0mHiFNmD2iFtojNyav
lnTt2iKIRFMLoEDvKCD62DKfkTeAK9rUW+ZhAntnbNfJbB20TUSlrklokmjh+bn5ZOCEINZScpuq
J3a/hWEP8puLDYBHH9xu6R7DA9/NyTcMJFwsnDzBvQGnYmlcKARRqGMQdwvaqBs6tMHiJXwRSBLH
ZJaMzNqPXXY8SksF+X+DBc0BZkrt+lmd62+avWevQcyowaxAmiuw6TE6NJTIGANiSnhyBsXxJRFh
CxmNltF5eRSV2WdVBHwINu94HkF7pIvs1TrOr8C3nVfda5CLuaZmKk/GzeI7GzezP+fYIWfOVsAg
OnCuGtPjVs2P4UZEUI6edRkwf3xzmkOqVdJrlyALpoD16hUGd5CwcE0fjY5aPHjXIWNqaSfZjbPn
9py/w3M0v7PqpxrkYsS+dYVq4yyAEMc/dTCaR4RVFGV4RjuKg72frkOiFb5ukfK57PS61RuE/z1I
k/oxrC/P5ZPTmQr0a0uZ7LFAztNydz3KJm5qmSjhcH1QbW7IrNq70mO3sOLTz7L2hFtG7wYZNn0a
TYAK2XsIybBZal1+5scTrsoN7frxeQBLR4Gr2AmULsV2kPEGjLzYU9Zql2wakz2P9Afg2pOAEBY5
eXyiI8Fe+Ufx+V/B7QTIMGpNfMFhmpS+O/ls99AoBt/ql6mkhlw0EIPTvXEA2x4T/Cav7xYrFLeK
nya22Pr24bJG2zDDVtYIRP5TiMl2SUKp4su9f9mEt75rs4IBbwZjf7iQBCR69GniAJJcI4MwffEN
t3hGwIP7UKpHEbDZcVrlOMBGYu+pqBM3SfWOTyqzG3T4A66RX0kEzJFKqeFgz42N69gAd5tg9FIJ
xYpfiksOoPoC3TKhJJKdUmxeeS9v2d4fEE1HUF9ZIJnfPzAX935ZF9Py7BPhN9SfzEW97JrQPdmx
jVUQjhpXbql+2/hsZcxJoMYu/xkEahIEqv2lag+jKTeRZNu2RGRpJ8aMfdnrzIuotg9iZ86qblQK
ScEYenXBh18fp+Ssr1iRwb48X4BTipnEMjAp4/H74McKQQsGE410qtGv37s8rQJKpzCUjuDU+njE
KfmdGhftngSL+mJu60jJJR73dyvVlZxrnK/Tt1t66vocI+8cEGd8IkldGgLVZobdQLHME/ws67nc
u0y29cNybd2mkPEFPFdvJvgvtbd8za9ns+ixkM+vSwghG/TD0Eh+jMw66EDLv/NLG7ElvZBT8n29
U6jJufBgA/KzsLrUqzOJY54F16sjcIa06zAbM0ewNcbt/bYCmq8VgvEwrCF6rMhTOxSvgitB/Kyo
tzO3wlAUSlWsygcUA/cTspN9TmyrgOnIhfoVBvR/ZW6F195Vt1/O0IWLZwzOPzLAOPUphRUWEVff
nvYQKiJ7wxcuWXeXrV2EG039+JSSI11dq59OJqC8MdpifbiYyFZyHUe0q11P/OnFTI/URGRU+XGZ
rBHpbba9oP/eq+iVelwHtHAXeA7j3j6rWUgv8QyZwm8TVzki5SMeePX9BFZyKEa79GxPjCSoTvvL
IvPYojmrIo8IfQGyhBny30PH0uean4yHgzFrWEWPC3+EBPZyXM3IPqWNiPbUlcEXz9PJcYD6eLXw
2KXm241vaQfKn2QtPUpeR4tVBhZwXhBeT9UvtpNvYvWCVfdtZ/+XJ5AglSiVRmqkUzmp2FFmXb+a
r1N4tm4xSSdkI98ruR6xn0QRvXiT1XbYN9fGoNxetjaMLFndsttM42eG75MEOeyI1nJDCKGA9npq
ZrqbREEqwUTGHwEECe4bSE9ddNfdmv3GGtQhWv8eNzZrP/M1l682ttjXEmjYL76IlNCBJP1EMxJ3
V/dJWJsv7YeFr9qv31+KlO3uhfqFaO7Z+2iFbm2EZoEoRko+vbS+WJ3/a3hNzn4NTWNfNHlns1br
hjcygf/+ojZfjPMTZhVEFtyyOzAwXmRlyOU4CtTTBHlD4BgvuQdXNCThMhtKlugTIC+Do1Fxu/3w
lj615q6qY0OsK/J5IscgfzfSv433rx8x5AJJ8DrAi0Y3eX86tf5epxDjfyzcE0WYLZJVpWVKMUGB
lbhNFgQXUz0B1HCFs9Z5xdk0B3l7v9JQOsT511+HZDbsa63v2R1q/MSZOxlMIdy6Hq/FlWA4Pv5P
IETbKYCeVb8nbWxtHFb77fEChrRbdQuCXRukOcHDz206pvkwq47w6xTSCMrANhiXO8b0jO6x/Cwv
/e9Zzqkg92ajWg+QaZCbtqtMR5HMQOqTynM3bJZx6fsaoqkgFTFkJKKjgFMegyaEloDBYFP1T9NW
kDWkMzwJonVrqPmcI3wINoUcADepYX6AuswjMkEG1Rbo2PcngRrm1Vuw529kBkrlQEmwOvui4eKT
An/E4b9b0ZMKYzf4rVAM6wDQpim7kUqQeef0carp07+Ty+KsV/XroKpgRUJowT4uojbYkFV7W2Hg
tP1rQ0JGYBRG8X0l/t0us5vegs7dsaJAuml3+TT/ti+uVoYlaAfs8GXFyVQlOLfT5yJ7y3npt5/K
kb8EqzN1Fe7DEVgyo6VYaPzqg87cEumyEuMchnaQLNn1PfEg1YYnen7AiQVNQAhmY8mLUmKSctB4
V1gAxQ/NlsBsjGtyAllzA/tTf/kntoC2YLT0zYJMp0IDcvvj55mx98I2wtoc2BjPDgmxpUIx4MIa
DriaPdPvScjXoTB6p3a8mbdj3wFiel/Cy8p1OgxxE2u/3Yn+wGvWCoEaTV9AD7XNSoqTgtBqpWju
Ttywc7gTm1xLTb8efteJnqggLOTIuNur+HaQSqUuZvhwlRm2jIWK6chU6RTNYDwIBDHZSWfs0Lv6
puiDFpVxlluOBbp0rk0kZo7kS7WY/JXr2BzlV09EGFv5SkSR2pIupk6LD+3yYTNDk4ahovvyU7hO
0HJYtXcn3p1kJ8ESv+n3s3an9KlSsBLB7Rcd3ApUiThmuzSEyKLEgoHpmKqUeHTiXWkK6CPzcuFF
UqxqJZBLsnmAP35OclhCEAISlctmkN9AwzkMH4Em9UFbU0tPfyn1IIMe6EcQ4AG7vpCpivvIIx5M
x04Z32J/N8a621F0ExrpO/+EN5YJtcKub1tPv0GpULI1FSuArek8eBhrJ7H2vRGT18bUhBQyoEG1
Cca6lgJOHT6I6veW7fV4cRXQAgXNCkX6/libFRBnyqZEWah0vgXqJWKkRMWxpakqlB30cxOMxZsA
x//up1rjhwAP5Wyhflkr9SRum/kM2T5bOOF34HVYY81reysU0Dxe2SWcXoFAvQpvNa8S5XBK7zZG
QBim4abbJGacLZaPaupHLdlo1ZSDbPElB8dfPJ91FAs9HMyWYq6kghdqDdTwbeR9QF8VKIc/gbPy
04w4JUnniSg2+Wlqjf/aglzsuhbTYXbY+84vpGhJvkm39KdmfQdc5SEW6gXqwidON2G3vie24F7S
WUbIoAcbhWfzSYm3jo7HPs9NzQbcZNu/86SD7N7uFNRR2mgdPxz7C+FvEJ1pK7NgwbEOB+4+UscN
gHroTHw1Y5161xUCFEuJ8sZ3waPoASegCjAw50IWAQZYCMC0VKdkULB00rKlqQqoZXpV7iXku2ux
ghDVBTVVm2buTjverUJ5fMEgEmIBytg1pKI4yz/3cTlxY1vM+rpPP9EyMh/N+LlZz8wFuuvUO4rk
96V9S3WmjTmj3SscVHiA3Tl1sygvSgJzCR+Vl2CCe7e4RwUZY+pDgl/YsTosAR2Lv16BIvMeQ0di
g+DScQqswjxPWZtb0HVfk0srRAAPorL9bc4HbhLzvFx3vLDXQxZFtppiyWMba2KPiSqLLVO3gfW6
QC4BNMAW0k4NJ0UFSuvGOU23IeXhjqeBhn/+OEW/Pzm1/6X9Cs37Qf7GGKBH5aOqrlhnMGhmK0nz
1n1Zru7dKrBefDP+WL8nKB9TaU16XVXA/j3o4Ht4zu57lTZN93K607iXO8mFwc9xfbCBnj+KuT8Z
qRw2ZiOwc4+/5NLvSBvaeKC/aY1mDWR6S2vk6AyBSosqtzPRXGngwmu/EYCETMZSBSn0VxRvYmUs
n0oH3Z5UXnIuG/spw6oZd4lbiN3jBVjMkvlBaOI3++YKJ9SIVj7Cl0ufKxqJ9oe3gXHP1XEJldps
j1BLvDI0+LS+kRGeGHvjQNxKR1JoXSZGgKDC3AscX7NVGZxiW7WBPap95K20ulSznl0wCNidmFh1
doeQx7NcXDIL9j50N3piluQOD3RbPl+05x+JfQNTMGC+BDx+VFFdzAdh/TL8qwne5JyKXWGx1wpq
wzoy9GVpQIl99p538M6iStpNNd3On3WiM0GY89M61/hlNrTZ4VJWbOhII22fnZvyDm2fYl/ffMU6
OzwXIy6XBjJyjN3mhxL3z0G/ac1OzhHrBaHnKhw8c8vxwGpmVSB4Roq6SU3Mp8xEPTUzKiI0LWWa
O92AwD4EKa68fp6o4SqpKCNawrnjqUROp3Qgp0LtdB1hzjaDJbFiXl5wz1GiA+KBAVZDS8scWYmU
zRuau0/OmxruhYvuf+YBxhveNfJMpaDLhzC4pauF+1vq28x6uODrXCcBeaZ6sjTs+Xv005Z9vDh4
Mrrz/Qk8w6Q0na02Yw/84dq5lGtYsDP7ZbBqSP9mHm4zz3fwqUKDxxqBwJ5U8dKBGlDQOHVJpREU
f1FQ6rJsujuzwU6maLDnYsW0XMXiyCMmyWYr+sZY/ECOmMXa/ZVfzX6sed2OM2Gs4ob2bApUMN+V
D4CRLpBBlzeQoQ/u3sh1qNXd3qFyGmPaMHDnkd/fwLDgXFcelquXp6jvJmdrrzF7Gp9U+YdEgMNz
dQePSMPSor4NFSDOGjQZomNFiXnNZT1uI0/hS5e8SG6hYFdJtXrERqVbHwIV8p3lpdDEx3T/dVjK
gAIcwcPpcMSX9WcKznlFUBWmVmFAqT9GOpe+0wVRqF1NkIm/E6UFSsRlsd3FGOdmns4rfNoDBYv2
j4GkoObjHP0GsrNnqab/HqyW5Ynq2RzMzb9hPZGwfx6jysqpIXsWKwXoqGp71lC17JEjch1jsVqx
sLZr0TAla/rP2qNR7ATrBESHdHLTQ9iZQ4WowiRZpPbhiuWpKOVBe+8HEUp3u0zjKfW0ULf9XzJX
M3GBQyvRNxGJdy+FDsxJYrTxzMUHiUkQjvKhFqdzixe2lR5Zc8taDj6MY/BKBaUXV9+k+HdPSvKf
0GKM7L6fnY2UAIQuNND8r7OQvddMHKC5WZM5HNOkl8Kk9jScoTVXOClLYh9H1lpsQbr43aKcLtrK
8LKZy6t+eCET5nk5SqwdZKG3Cr38/MEMSmcyYKRXQMBQgD36EeBgGqiT7dCWhPn3PB26xVFBgEfF
uH/g2oYYPq5og+YCZEHwO+MrDDSQpNU5Sp4xkAo7vgFvD/40qxppH71lrjdg14tS1n45mscS8lQV
DlhQBik8obrGm9ONytBf9Wf8kt57Vdmrepeby9SnvhI0CVFOUil+vYlh0h4+Oyfx1flRoLW7dRe4
/tjaooYknq30Miu8K9nQCjba0tviQ/fDSwWrKbr+2Wygu5OZkRG5gHVVjYa+myuaaw++gtWd9pcu
dCaWXRbJ2gUi3R74zck//xwEXfQnwckW5VZm8I/wIMzm3Ul14BvjuIJIinYyPd5UukamZ79DSeD0
LxWjR2/Hz/ThNtnRI4higUJf+WWnbXIxmWo4o2TNuDUojzXuIfkaQfXPUp28JTNMBQ2vOcuf9zUM
7dE591CHR0gzqIfzKWcV7tWxdyH70itpV3EIO7ma0uSxbliyJg3DGUYrASW1vg80QN5RqEfHUbNC
dRtaixleST8iTNd3DS68S+MY3NaDm7fTfhQpfINY8lJqawdQqf7A1H/DyNEwmrPmcLYz0/ytprnl
5/Unj8BLzG0W8H6YnZgvi58AnX5nuSWqagVNEppvfWLfMeB98yNPMauNMxRaKkH07ZV9chJtIvaC
ZcqWMn+BSMpv1HlI2dx0dINgZ8nF7xN7FwiGcqaDEfK30h0WxHuR/C2i2YntZcFctyWvfmgkc5oq
mprCRFXR59VklCfM1uT0gfoe4NCHCZM9vxUanyBl6Kx+7dzfWf7XC98nsBiWlbZGIup1XqKOBRLi
55zYsXpDqof2dgDArOHow+piCSXRLOsBclzKVy+EL+bMNEnt8FboNwsRTDWyaCMyE6sveKh0RXo6
69ONHGmpYzt6+tRw/VelFRcPbrErQIZxCwDnEiQ/HPPLhfq/JNReBJ878xGnHBU3T1zxeAq6yIt+
b7l12+q7w920oj65re1Fnj3o1xCcWr9pakGJPxbEKDQadihcxbA8ONaVvFDEYZqbK5cNQq98Fqmw
2JrPWBX471XHJcmIvAmJgAbQPF2ggq0LbHRZ99kHuaRutqOdXVn3yOqSo/ERsR7mSfndrlKrDoMF
SH945/T7j+KE2xIvig1zeGLHIMHfnTQg7u+VKpmNaml7qNUcqnGZACt86ZZY8q7+UoOSKwpyLTLF
ep7MO/fTs0BPyPg17LsRFUSrzYcIwgAJaWfyGS3BehIm2RU2e2ZVllsptcvC+L5ogFOFregFMD5B
z//CKYQIRgFCIXPq8zVl5N0qA8EtJmB6OPhbbLita0L7JtE5Nmd1F1UKT7uBuvFerALjL/9T6lpY
gl8oojqefh4aZ12W8Iu5OFDUbEv8hRQ2OwyPIqBMiuITr7Nf8IO1aWt8fQYLNCiJMyDYGZSNkVZj
PlxE3+EWuI8sXgRRDpHGTkrAXm89An4g97XnZ8vamfHBny76YUGkMzlUv3Q+HVAgervVnwB+HCVS
h9Og07tUzhbmdD/rCD1xIKLqpk3CLNehepq7/sT/ca+HK5uF5Xpl/PO+QXrkGOeEmWwKX7Td3r9N
N/SV1yaOlU21c4Gvh7CnoB4Cu8nzL5UbgkYvoXMeSXYSyqZ+MR22Ca+7NdGKJJxQt2u7MgnzkW/h
NhLInbD7DoSvCxKo//hIdKIeslBBsioP2azst5l0zH3duAVtW1baR6CLxpjQJJMWwx6UgfIxtlgY
xWfBuRonZQhrvH6UKmxgNY3/l6hOz0iaR42BtPAMMCvXAhvtWNzFvhztK3AtRCVg7EFup+v11TDZ
sowAvrUYFNvsZ+pddTNKTdWVmkhWeHE+ZYkZ724x+AQfiumvHCQGnKmrVOP+HFiAyy/VSXZvKUAZ
aFnbz5Ob8pK371J9jS6zkXes66464LEw2a8KW+sNLsAFTvXkZxysncBB92sOyxv0soFOyEOdl3Zo
gp2LclGoq5sQYVtLKUvpKbvnryrx+cqgti2UYH27/+IO24Zvsuculh9d61nEECtM/J1qhHuYQyt7
yw3IAbF25Qxr8Yyf69kicBDLjh9N/hAoJCb/bd4SqOk33HYZVpnTm006W6s/t3W3F+skNU5sVNp3
lyCwz9TksiFPnqbBJtoo3A3sLiqvGUwflFana7ZJwn4B5/ZYLmo0jlSWtQwYUUVRTafv7TPKyACN
64kSFFgCHldxztTTJMED8g14TCDPpgN0HvV5xFMCP3kYcQQoBGX5xgPkYDFZbG2Aycjv5fYd43+p
WakdTMN/rwLTfHWR2DbDmoDoWOIY3M7NYk4ijSfxltmk3inFijSB88WK8dnHRcW3FW51ddZXUD8k
kazjbYji2nDRzh+otYy/vTKeREgWzp7zG4JaSHiNUsoHjKWB7faOrRqV0JXptqXWmp3V41B7d7rT
QeAgKqEq+KCVi3Wpv3KlCdZg0shiD1DoVYuKUe8Dw7D4zG7PJmTCgZrfg8OcU/l11w3ecAGIxweC
Fn8FP9cUBEjTxvRLxn/8tO9f8IlOK4S5dIp91tzZEA4dGh+1pVnwT0xmEUscqL8yhyvXEcFPwjbI
/rEYE/l8j7ZOPUI4+NrxCOxef8B3EGju0ULyXNiE6rp8AmuTrR7Za5EcdtWV6RxNDHHZ2pc49enl
NF2T2oPv7NRJveJAiMbnanhPOAx7eDy2uNmY4QOEVNwqudl9YwXuDVJrJThH6KbWLUEkH3A3rkAg
IhTn/W2e+D9KV6OSHIR6+rhkgwEuA8g2I1/ZbFxZMEp1S/i/Gd7RhkWTxdK9sRZ3wqhEpRuBdmf+
+px0u1HWjtD1ARxt8DocZiu7H33Aj4P9sTapAA/3U3oJO0PD+w5m48n4zE01NDAO0d0VN42DYTPj
/2tksSjma94irM/xVvs/0C+IzeOaUVtd76vYVmmLvxsf7CwR1fnqgKud0ylauUEecorMv/FDqukV
PmgYJyMRoBDABFJt3Yk75YOM3JV8jbRQppysSFLxs2oY8LKAMlSSUkK9v1kxFfR5Z8FxdqJzz2vO
BSN6Z7uexiujMo2tiPQ834FREfYr/EDI5a+ArvuZ/s1dxhLJnP2pmOUg6u+iYzB7O2phy5AtJ0uJ
E0COgfZMHhJCyu7I1Tuo22Z/7ExUFNJdgegXCqV4dHxrY+Cy/K5fAwnbOZGJhIdKJVc4vwcZxNVQ
icCAt8vM45NFMpJafJxDrhct6Ih+V2xSsgJBgSYQCWWgfqluM1vx5/wQ/pcpGVdYjzRAvlcqolVa
xKhk5PeuZHLGA7jswthh/WXUBMfgY3+PjTYyn9M1C22EoxsQDn5ig8wfETp41f4WSigMk2alG8ZV
szufkHZWz2XMF/WuiGiquKN585pR94Z4it5euI50p+nmb0DrbT+lLgOg5muJsdjuogBZI7IB9g9t
YvBE+SPui1l02jFPwectTdHuuUo8o7QJqW1oYL6itkX3RDO4XvNoR5h9jtpMlGSHmx8t+sa2Jmy8
FUJZ9+WrcSeYBi54tKkGlRrE9strkAp+MM2wfU8LZ+m02V9cxKcyyrcmU+RD/Lh7v/+ZFleUjj21
umkUpJA4PaHVYe9Y+7I1b31IUWFeqQJUfLKUct5A8RK2cBUpL7+aRq0/IySYhAEDxcAqn1rqrho0
dr8hhWokFZWybtFT4tEyehUG3XfGbllNO4o4jiM9ehHrwQOZgpQzRRorOpDEdHk1s/IT2ARMrMTc
8FrKK1mpyWx3laJw7FhXBDT9AwfaKLxtaUJdo6wDRBhYrKPsgz6nDU+hcCqPM+TAIsq7NZEVutox
FJnz5YmtrK+X2+iim/scXjnEa75TdLHNOOndQxjQkuXvcepMIbu9j16bu/U57aos1pR/wOmMioda
MbZRCoyKGkn0RccCD4y5Hr4njWO2FYf08RlDreboeltvy4ptOpNvKF3/7ry+2DQ/BxFkCZamjBB9
/hYUXyt/vS5ajzKeCfYri0nErDH6QGv+/FYBykyjdMb4lNuxoO472/NbKeeF5F15G0Vj00KBFOMc
VftWQBlNtth4XnGtrQJbjXeISK2XAIHQ5pAjcihqjXuktHWBTn6QoTTqALOTO1LP/c2lOoGFfZdk
O5ISf7XJ2mcfMq7UMgM129zkA/LvU2dcxWl49B0oLsB/aBUO6VAgb3RuwNCXKEp2OZDnOQnC/0Tb
X95km3bMVWTEeEbPUUwuyf3PLH41a3v8psHGNOMWWo6C5jcwG9rBwvFD+Ow2Xe1wOj9xgw4vEi4J
w6iuJ8o/a3Mn7sJRPKJtvV4jjNRa4MA3vbZojHFnlVGcBVQ9TtMdtkCR7Yk4HI3+BE0nKVx9I+jJ
7WzB3bFfJIk/A7fCQ+Gg90BYYqn9TWfYQIzK2iCifaY15WEmhKMv5F4xBUIhgVyC8n/SGi/SE02G
LnE7V003PX1ZH/KD8y9SvzYO0CpNCa+LhY1E/W8Upt/D5I6LB4vPR2/TxEiJugX8HKVoWiy7BuJB
UmWz2CQsGyZTFvA01GuotQvi4JfJU/CE9QMRovk3qIbzHBLFrJIF+vO8J0EyThaTYmf0ibQBEmez
oIKnydkKtG1CE4Osp2Mr6FQXlEM/l8N3YrGg4Oy5SZnpJhK8cXm+vNidUP2f13lCTkh2nHLiDbYY
/VlVM74N1gIwUyWbEkW66XAuZEjN7tDdZ3yQyCOCLR+zExcUVu3RMONy2ta4x1rBJexh+LbXERUe
O3VanXz9PWVuN5d6KB3fwi02zJ8DkvDWIZBrd8jGZJIz7eae44oBPBBsLL/DfkBHwCfiCDx2GUoh
vfmEWpQikk6X5DSL/HtBQPXr4MrqYfokiqVoCTuYC+aL0hCkOakXm2pXlAviJSnS8uubwQGBTD3l
x8bS+WZ6mYZEDYGD++fhh6Ep7z5SqPUKvb5oTQZZmxZKVuITDcrZFPFKDlji+ds+K6HkrnDaaSDA
ARLSMsmKPxBWFuWksk523g4F1prZIXEWShhAwl+WJKqwGob7MBFJGr7LcN0SnAIBfr9Ixevcp+wW
W8aGTun7/PuNM0x78cPUpZl/A/f4R9LhjCc0/JKm9rI9AqvmP4CePHnaGmG+kRs4UoXLf4/nC/hU
1TuoCdn1ZN1fgRuQxWY+WJz2On0Mi/nKL9tHfjgUsM5mmUUj9iWJKB3BvItx3n76w/pwg16l5xzi
FaRyFvpkbs0qoJpw+jGfJNXEtx3W7oQ98TOygvzyFobwceipSzYC0B9TUDMrHx+4PeTEOM+0pSy8
2eRnAcmVNCrBS3itdT/T5xXphyElZhAQWm/x5hCyjOrUcheVTw2IJtsY3VVgm29TOhJtKCVY2AAc
WAa2ibTqGQW2uY+Mn0YFBZ4hfMVrCe/WWCBmmIC7rbcyFI6V1fBjHAHCStXUbTWqCrz0gvDryhOs
/9apznjROPpgARKQV/KYwbPGwuzxXIeoqJzRmJT5mlxfsKbXgAsS957uDHJbpSGjuzTTadJGxUOE
1lN4PXo2y7GfMz0qcN059Ssag3YSnsm/uhfbBYyaOl2B8I6OxzduU6Mfc3UhfhK/y/2UivFU0RBS
x+L56ypVhVvg8T7E5EaN/UGWv8UaUKA3KCgs1Faehza/AOv1wT6h2PmXXgaZHl8UXyED7yJUJGc0
lDdq9x5n0yNJASBL6EpkpwpigZFJqCDMhF0rtQ1/jnltXc9d6E7n9XmRwmJSKUv4Fkwk/xfEn3o0
uaefoLgMj25n0JgNnbORGOPO15W2QjW/7KICivsM173MDbQEoDO2e1pYjkdk4U9PMQqMBtLqg2Nc
rQgowiMvhkFv0TTXH6pJP1cQIHgrAqRJzMiWB8bgOrmpK8lhc6dSn8PC7udvYM+P4ftmUD1pesZ1
OJJWw6Mamufe/LyF20lstCqj5gVwJDT3NOytr2H0kVEz4gG8WFhUBNNejxNUhr6n6eZ/CVGCEnb+
EsOxbN6IqDO/8T8AQnN3xv4ZK3PpIm0qBja0zvcCAAE7wKxLayKvn6MzfDdHxm4JhO0cv6LwvA1P
qJ7C8c545V0SCesIX1rI+LlR/eyWVMhnOSHCOkK4R7uuq0G93JBjOPzIs97n0J/qOHxVkcZa96YW
TpuUbQ7DhWxzLiOV24/r4+ccx460qJ08U/2mwP1H309E1EaO6f19N4ZmkFYW96KWIE+5XW9DFSZ/
zUVRDyRHRAbX4ZtIG1WB1s5nbVmjMOvXW0nyfdE1cicmcUeEzX8WK0zRCmBxUXcUU9F8uGx8tz6Z
40Bgol8n51KVJx8MGBXl07Jb4qwpDcyRL6blP369gFFAeXhWZyHU9HsCfPDHBb34LOD7VoKnz6NU
GpYK5Rsgz0Z+61FnWMeG2HfelFINmIDJdRzFb470slTzQ8zzzEKv2G+Fy/SDLIXoaqxjFeQ1qIrb
yBkXJVexeDP5P2IusowWcygw2Hn4poPqGlciLZOGE78MP+DzK1cjW5CqZuJ5slPZBUKxbllsJo0T
ZC0bfNHPY6q75z86OEiIK8P05jGMufqjGtF1i7AbHfPh2C4ZdvvNYzqLJEm82ry/Gcfv+AiSiz3v
9e4iMYyGnYsXA4+nDRt4RwstIb+sQFDf9KyVRGW1NtUk0TSRTCxrYo+84H2P+N5oXGmybT70h4aa
zVrGgn00EDE3nOHLUx8hIjbOolt/oyfB/oCzbuH3nxhojMIbvYUsjDOObFIUdyzRC9JUk/G2hl6F
2ozSeAjPN/dtmVGhJPOrPuepnq8EtWCPOTCiV7JwFNOk4wkeqKE0xQviKKtuGzrRet4b+iOcxIeW
f+KZpsPwG+PxICd6dQdAWdW2sDgphrh47e6xlyMJXBG7SpzW1V71Iwlh0aVFeEFVYwZN8LZGWLPj
JsnGVaESyOQYC1dAiZ7GUka1CX/NfVvtKupDVCjAYBfsQTKo42juX2BGZtHd2vzgC3kQfsxQG0jo
Yd4c8oi+K8d1yL/H/ah3s7HZHzK8iDMWW7FVXQgV1bQ3Zp0Jtypm6VBFawOJMxB7jl6tJ1Yfai4S
wUY7u4XAhkXw9JTp2Xu+4k5jzPXPfvo68hLlX7uCLLejTDAIsi98VZtc29qa51h8c2YficdNbFh3
IPDb1E37Hp2YjolT4GASsQgkgt8PIF6aqLxprmssicXNbMTf3y2AAqHLWnj+T/rUU70MVM9pE0fs
q90pNX6kZsRQ7vNPEI1bIh11bSJB4kTQ4MNJuS0vKWuax/kNU0HMTBtmJqc3NV/TwPiAx6ZaaMiN
zNTNWShqrwLg2zQH+05WP0AIE12w0f03y8Q8FUbLQ0qSaXM8JwB7CoAxtdvE3Aj2l33RJjLN5Tcd
aufI7Xo+Jet4xjMZWpvkHxHDa6myQXxMMiNwQdhdzyvCJbW06pvuNR418Vx0iDiJ3s24CaunlsI2
5vYyBNs7jvi8rFNnVjV8/Gh01O3QgPfaubXQ3CxAzGle/Nes7Wl8gT4Hgge0FkZUqd1EBPHTWasx
EUd3H15+P1c46tXk1UzpQ9EZDtWWzXSnF02J2fVUn2iJKCbQxI7ikN+5BSU7MJQQS7Y3IRO73AO0
2s8omPU58CNQY4FVlaTeVZFSkO+gK+u1nf0w9793nZwEa4Wt0S+xjQWxwmpPd4Lc5uO7GofORWXh
3BIkaKfgiMBuJeFhzmglfHNsZpRGZDft3n1nwWWtNKOkAWPeykc48pPbCGnVDmOOTlJ6nWJdiZM9
aDZAuBiWJzZznSeqDyEOyk1f5V3Ghl4hnypIXJOMMzq1n0693lb2b1Knvg0bJePrgq1y8jKhb2S9
wfqfnwz/RmUynvdqGVJgXSfG3srKjceuM2Jq5fJ9oPuPfqVJmWI1Ht0OutQZ18+7gZuYI2tN8WSz
p0uoxynqSVqAO7cw/Fc4ySmMX0/JVKq62LjNgaVN+2ZYshzPhSauCxPscQht/xdUD7Twz/Ki71Hi
fKePypsboIZaVhL7gT9cbPZD74h9cYs0+iNlvxigczIRNnPJUeGBzqaK0/nPo9o/nlIcuEdN6wvu
5zNlHOWlzrIBumGQfbx3QhbTrtX7V6ldBl273N4S7g0nzujUMIsWEdH2/A243j1VIwjGGoKeflou
gMeKDVaLBUJfiqIIYiH6KgRp6h8EceDas+U0nEa42Y6B+CKvPLKpZvCnzB0ryEeRFsFQsR0oYhaS
PA1Nznyr6Rx3ekGLh/vviuak2vF7lj2XsBeHrkUhEdE87XkFBdKKUlEdmXaHyvX90hphRwhoGE9F
sk+7t7/YiaYfbpJ4NkHNiBkNecY/Ee3fokMINZvYaZYtjzsFgV1pp8ZyN2u+lhWDWbC0O7kUjeYq
NBmfY6eMjJcs/lII6T+CfPGvmT/DwZVDMDua5oaR8sqcHkUEeZFa1kssFjKUJi2n4YfQir+MnuQ2
xeIQIbR6rXXhuk7GziKQ4xNOdpyDHrr/FjmwxUjd6PpVojgQWyjKaW+tXZ4gdf3a0oR5jE9+4eSW
eNapc0BMTZU2AXnnE8XxiEahgleJIFb2GhuB2IVuTYN192EXEMYUiNxl2R9XhBfV+qSiVF/Zg1/i
YOSdNuYiaXx6iZTfbJXNgahUdZedyQG/MwFdmMJ9c5O1UwKlEaqgdYHOTMuvXHPZm6ZaCTTlHX+6
s4WCaSlt2qPXKiSED2cxU/v8L8sMQVBTocsSnmpP9OR0dpvGasorXPcBja2OC1+7pnb90Z4dH/PF
PuLSs7lWgCA9Byhu71tBvK+CYOt9vFnrOutypqNe+6KKrWwWWs69BMPdBJzDT2iggQjU/U+z1Nr4
xKyw8R00OGLVgbI2yay+Y1Oom8wXiUmc5ShNMAZWZgi4AEnWFqkNseKbNOi95tekGwXdoO/7HBpi
hiAM3S5k6bXe/PDXU680n6oecpOUzNqSGu1NA1SVEegnHbo+QJ9v9rlmdVLSlMkSri8L8LG1y+1x
s+j3gi0KECwm4X/2CcxRZQn/k/DEVvLRneHFEPhs6nMliwzdWWbGbDtJJ7d17vLg9escxLVHipu0
Xt8MrUtTsP24Sik7AKcL7b1Tf1gBHbyvzEWq/xEDkZxMVvFJnhug34dzu1RFutd1H+82ogJ2u7hu
p/G/bGBa4R1P5THrLMOHs0fKwBZgWZ9f0W43V5Txov6LF16l33Rs0py+xwWj53SCGowT7En0UzNO
YrDXogioYWVNXH9utqnC16C/Lzjlv//arRBvMNigniv9vppKTLQT16cJwqegaGemotk3I0hnXPMh
IZj6POzIwYEHBTCDk4GH2j513Hx+OdPD21nUhQ2n/ggLcbHOqws4qNOMam/S1j+9+C3rb1j8pBMt
XJIEp2xAqWS9JKoY4cdgZlLZ95yfqhEGycvjJ1dU0Gn6JUHYe+J12zopYfReDFSQ2ZoBew/9p7BN
/yVC3xDhsQCcUy/yt9oB3q92B+1ZW4/mPdOWGKyGBBDSUmX846dEXtv2J49Ymr1vabPk7nsm0DRc
vIU9Y5BACMnNfwXgJdfUGSlSTzPm7JrqD7fK6RZf9Q4JMMKCPU2RN/paVk/NC1U5ji8Wy4hTGu2k
TwTtDNu+X+k79S/fy1hDLAd/A169IeAtAMDYFHx5+PiRgDx55SEEdq58QytFPl3cxLC/2J+s2J1H
Loxelv2X7gicS2sWDFA+SacfY0FrpKpdT39UI4l2oWZArrcTr0UXXGc3oM4m6Rg1zEEa1cr//ZGU
2imf9XGLcjVm/e1S0us79PLg0DkdJ2R3nUZnO7xNE894jXhQu+tKO/d6x0bEEJpyuD37sgUWMCiR
hcSB/WotcDLz3kAQSIpOBhK6JZcy3HezPa1ITu1eeFIE0e5CzTqmaVgQnxeLac3dE12h2DKYumLq
E50G8l9pDLB10k7PqdVrWukf/Lz7CLQzU4+L1xfZLBGAIs8yCHhjYlo5toL+BCU5HgFkwgs03Sx0
5g66zLwm7hq0iIJ/d1JqlqbtiXQjwxUipcnZdN93U7QEY0O+07wntAWAEAnQy0nSDAKkHYiZkXzJ
vJcFnqfS70y1fWHfB03DyQs8gTmn8taFmKhnMzIwtLDp+18C+HJBLZI2dNO5oTAfJNuQ/QBxyQNK
ZhFrZfVBbpRfj48+yZ1sHUHM5/q8XfuDO/HxM22xTHu9myGdOrfJ+s2VVmB5qrIB90oIRNTDgTib
A3lVHf2Jj3TNlV++EtpLCD/5CbkwBZZPR3rnnMp5/R2+xba8sCY89yFPUR7IQ9pOkwwLO4n8P+tB
Qg2xPHmxjIwwH3Mi9eFA/DgDTgY4mq/F4NmoWQwepJOsBzCL2XsnPqwVdZknZ9Zp3PtFPF2f6VOS
ns5OFZktaGRGRGbGYt0TXo9y3u56SatHOMPsv/AQyURRFW6TKv6iwrIaDOvU2U0q97+StiJR/L+2
w+N6duTFqIywoIURSEUNV7zQFe07zmI/H71yRy8ibeo4UZtwUYDFF6/65bBb6d++2MdHNTg1zKiE
KtsS0eevSNTJ+PhnU3ddBeO1XvwZJmYdv4JmyiVUtu0+sDHwefRDZbIMZE31YgqNurpmSoxIOeDD
i3T/914B4f1H1dxHR6SxbcOTeQZoLhLcU/qylFo7in5SKW/g65+XtTZlb8sC5FwLZHvQfPEY9Y44
Jdae1qyCZbeHsmzwCffFcMs5IkS9xrRuvq9meC3Sqrb1LdBXBFt9IFOy5dDjDWYUdE9uvWhtRXBm
FFQZ8JtRmGn40o9+sLbRZR/GP+muMHg03e7UKS9W/Bo3gwNUXD9ReitFdRysUmpuMPg7j7tygnxu
m6sYxstUe57FFl/1MSy0AFYVhtJPToo/Qskb/ZMeg20IZX4u7W/JXlsAgoNrOrNcu9xSp7hc1kVZ
5XKuyk1BYtYoisYf5FMUh8Wym+rMaIbjxTE7WJ04hKfPUAWBnZRIp3BJSK4belp9GYRcplIK+Kqe
jpYmre/qQdST7ZQQjb1VX/h3Dp3vgL+bTFKQ4wggbPkxbvPVrOg+xk/gMZ/sG697Xyecgfme6S6U
lYY4hrX3DWFrpV94zNEsEYmLm8wMj8Yj2F+k5PTPetLGfq8Ggr4v4FaWH4OdfixIWw5RX2+iAs3H
oxcu8sa7isTRFDA3dKZJ2URQNKaURxkQw0v9wG+u9Zm57u9jEo2YXWFPbcKh6jlt81IjXJwnPfKZ
vPfnz4u3MxISTYfM/bEo2d6ZPvUsBxAWzfr9aoU+sAy6L6bwrWU00rkQ5mRMIqk7cVYHebN/eWKr
eHLpKeaFNJxWfomBz9qKcUCpkL/pd6fKfhDMZF7wgiU5E00hAxL0QHxr3/z+l5O+uCjH0VIgMbG1
dbbUt9N914xT7laSsNQ5n91pWZ4VPDJH0cQPaatF0V1/Q12gjvBKKR0CmZRYtXyzvmReMVx9T6o7
B6ETQieTCR6gPq2ORfTvQ1Iw/kXE1dmRq6/HJCUF3EZiAsvQJmMGys8eohTqddDJWmeXZ2UNTgza
36g38WY/xAZ7EHFDjk6eDkINkkejf+mdAB76Dbv98pOzIBHDeRu9VNV+ybtBQwVzfdA5yo56dCdQ
CLY8O1WrxTyKJjmfyrr66k2KERgJlnfYAofEMnP9X8KOlZ+R8jLiBQKaDzzHT55RHq3pRgESGOQQ
HJ3/h6wZptJXHiiubT9TJYHaA5z2JciCkaCmkpMr5UH7/eBrv7J0X1HW+BM7vGrESiAFDPTOZvgE
g4V1LZzmPXMJbixlS7XLotowXn9V73idtUA8KoUMjWciW4TGt6uoweqD4xtxgpGDyqV69eGfnlV9
YWcFKRKQuCWNyf2ogxdIbrV5tE3/1qSLl9DSHJCcJBGqVngLeAZETHaINKsDi9yvoNP5VL0BF3xB
xP5uS2tjiI0bAEjqEIpdml62ELGIMv1Oh6wyrGWvRnz8QZAhfrqzw/5sKyB3YuU96jb9Lzyzhr83
Mz+V0Y04GqMgrm+z/twYzlNZ4m16TFI6IFtUdg/yuaWdphL0l3JPshQmOiJlLP/17YnT/uLzpiVF
xQBORUfWPGBu1jbNFk06KlXQ21ijDsxRwv/OCTcWwfatpGHsjNMoQfAVunQvKXH8lsONFQvZiGCL
QngqH4nNylSXskGuzk1pORahDUXGwPpDX/AGtlGJ0/1QIQBNvhdP+tbcYPOajuXdTVDNmIrgrVLO
y3p6ZOPvRIqaPyKiyvpaVBnb2eM5y+jRDGJE2cxsjWsCeN5ffxmlxg7td1gRgjw/sQobrKStnxcL
X3ME0Amj3Z6fzKOFItj/mfjPSPOc/3YxmHca7zS6gd6yzwYh5P584aeea26LKCpBb/DPHYcd6KZ5
PzvI4aoaHRI1maHEvdDluHD6zklv1kNUIVQxT6zWaniS7Pa21HJdannwzakab4azLa8hUzHl2MN6
cd9doXjcS7lml3UkCAvYA4HkWeSxMa/nHlnuucv69tIJx2sc6mwEhLJyoQyDDsZ4Xzu/qbdtDobv
l6G0C1dCVScpmrZ1CzJ1A3r4cdB0lDgwNCIecbvYFGHG/+JUBoMYqW189ptpATak83GGTgw4ok+k
cb0LN9szpgVd6gcGeCzq9D8JXnAZcx9b2Iumh3XS2dnnUcwQaZUypnKxyUxkjhF8ltpGH0NjkRjY
qNJDMRrZFtwK6XCXYUDjnsnuUnp6btC4juu+i7AanfdX7kc0ME/tkTYNkAm4j5Q/JYUZO59ieTcp
ci9FD5p1yHdszflqwXzFdVO2JQSmplHwiQLCMX0tNp3nn4zcymZ4HvVhunt4bewQuawmCCUdxMrw
gRBUBTyV13sLyllvrhGZ/Fbnt5b8P6hIcR0DasHvZ6aGjSjqD9+InnqjNdo+znVIG9oWAbznNcku
xElretkdNYq7w9uLjE+aFGM9AWRzc/9EcIKT5XrBpN6mQZ8q/YTrq36+ilzXP7s3FBfjgguJPOvB
4N//NqWN/8SEW7sg2flZTp1/l3qtb5Uh2l6Hok0xOU3vEOcm8wt8zVW8RlRzK5KqX+Djw+gVM2aU
MvF3sLayE41bGBojk9M8beZhsyGKY8x7mEnCJm5SQB2cCN8XmAKKzfH8jRov28QZFM/vke2d9CkK
kIjm2QTqsxjNn3eRSdLUyRzSQN4TZHlxog14EjU1VgNNy5PR0Yp9AiV6RxM2qLL55vO8KT8arolP
Au6rjYZ/Rt5oETLlMm25l3BFAYWgkXaPEeT1sKuf39psa2i/SwuSu3Q+tnWNguYgikX0o/E5LiFM
yx0rl5iXioB3Y5nb4WEghXm5oWgMi/JNhUoFjakQ8s7vC8fh5RHYX12ZqHZSmAPpsamzNayd9pn0
/HoSi14viv/aAKvey4m4BWnuYyKoMdfUEf8kPoBnQ3nc036C/W9DEKDVFBv1hrb6pIGEFuxdGjDj
FSCNpPn3sxsoskgeB6ZjMK3XW8QoslMi1f+Rbzt+BYmDrJcT9dFim2pWpw65Fb1ySvum66xTS1n0
VonPF7RxCWTkGla6gDu3NdXpwTplpR23Liz/Ew0jBrlMXW/u04EMQIP72Ex1Ig9vBgTJRvDJXe9D
XwZrmaR43wU8KRtcv0TpMMNlzlU/3iQaNJmzrYCDDsZKFx94QZKA9AjRLAZ9hdj/7ZAVg1LPnW7m
pWbFM3FrKj3+O5lVAGiRWSurc1YviqoGQ7DCQgyPmkc+NI3Z9uw6fxyl6cr1Gy37+4IoWPJfHeRN
teQushUwI4kVXbS/sgmz9Xloo8oBCF/RvKxqydxyUnANVBbcpDAgemhbjzO3WxFMr33Npn0VrC09
0OjFhuJN0JVEwntFq7tJJmQ0ODhDuoDD02njtio8gKNQ6dk2HQ9h5IR6mqMVFQcJqlhEK92r9Bvb
iOS1MO0kRaXzz6aip2TKMAoDg/ieel7ct7xygWbA4U9BNRjJWS2gyBh4YFbnbiMIwAOLRtchpgR2
EEIewaMD3xZi4lx1971ZvcIjjKo5PFB6vhIwuP6CyRSnggJuVIaqsxt+63x+OxGg1WK+EXxVaeVN
bygyaPCgFRr25uqk/8eCoEpjTjXp1CCxs5ePbO51h9m+XrZS0TTjr8q2KGRYpk8Jashmkx7sBl6O
qJ8DMN0FPBeG01YkH2e2Jt7cOLBb9y/2V07W0IpNsT6kXblwC8EC0RB1GF8Zykrck1uQ4XKzc9Bw
W05tFQ5QXnVBQ4xQdvx7VDyvKCKCyHntSzwJxA4x3aVqq2s4S1KvmoDSjFz0rn/MKC25f3kiVUR8
8AlaOItC8jfxntTiemuLRRQN03mShT5zeAJJmfuEKYwQAt0x2l5hge6903yOSOd38wYDQQ9YeIRa
mC/tvJWz8B/933UoaD+3RqokdYfoVlGtp7k+0c0oFl4JsDSj6YpUzZo/tcpSGHKSOdI+SrJzSJZs
6xPg0NejBVTmYNvJUBYFCSbIOLmCQ4dpj3JK57RXB1qzVzbT5vgecAPBfidkCZmhac3iTXK0NySQ
DScUvMtoVlh7jaCtIB5MAROvFZaYlXKZBozvICCHiZnGZSQIN0EUSm80rnlsgET2HCr38pvT+dCq
pNEekWuMDJVQtt9Yg/t5u/ZbD+PgopMNjGkxes3mb2B3pY4GSlRDd2gAawpjm4W8tCM+TAMe5D/M
4t/JXIBuCdNcI19tiRgsWe8H0U8vreGNF1dRbOYg4pZEoFYbpMFo3Xu9UfT0u1hdqoNmFaWe5wLB
CrmVHpRGUOgCUlIEyQULeqU6dJTUS8GzGnpOgL6vm20C9JY/6PRwh6y1W5uBNFWT6hoWe7nF3C6W
6P3aocq7wExctwUaKHBlaziq4ZMu7uhBem6Y9AH/IIwr2r/iBy8TGrNDMjvV250gCgdw06qqZlE0
zDGlY9zMyC9aVyQJyXlKqMnp7k6zbza3f5ISZQovaghQcG3eWFA+yEIB04YiR2hm0pQu69FxYdkY
xFzlpnkdcVh9DVj3HiwVPAhwWkS53zQ77KgDWFcMk6zv8BbcmP+6j/RZgH0JgEqwNAY2vUC0GOO3
F5nxE4M30HpvTUH79S5oEyiZ83E3d2fTz/V9Gn58X+LUxYkPMZXaKH9D/xZ88DBayEksVbpHyQlq
cCE+rhRWG0R6tzAsm2m+XsmuYH6ewSsDvuTfx+gSCm6+ByXKVy+ie0BfKre0LNMh3YImcxdbjTLU
G5Ro+xH/C/Udz0UTUvTWHAoa31Xo+xQtWjw5IKUywNMyMaPoqsehGX+7hk3D9h4BsUqSswg0WnUy
WCgfcfmGcARrEEfnVzdJD5nBCl/c/u/GrFHwHtx/38dwQYg0iEco0vfmPRMKbiDkgXNjXydkfQ7Q
E4n/0Tm153ODDjGZtqqC06FKp8DavYPdy53o5Fnt1vKrgsnrzrmwlgCTUvD9sBoC8iZFT8rbz/m8
VbGZY+4A8pgTKKqhJwu1xujA080kPzaZxLDnSROLV3IuUBvDx4mTNceRXs59sUoO02A01EcXBPbW
JVTRVdJ63sdBHGNxmDnHD4y+vYYfoesHsaYWAfvWASxdllnlpTFIQ4F3zyzvJ9jetOT2QKx31AYw
hXcWhoPX3mKfSNGLOKpAp+jyWvHOxBK3dadV+JoNVxnYRbrsNkkfIVJgWy3PaYAM3dsTc7MToZ81
sA41w/dzY9dSU+2GLRNZzhdccA9JF318+jkKvQg04Tw0fouJyQgYKqCDqyjqviviXeNRjMKM9Ntj
H0Zwo5g+bvh3Hy9GgCTRYKFnZAbo8gTDN42W3YjTrh34jnw34jZKfzKlWfGyx5V8/cx5ww5MU3c/
XX2ytddv1PelmBFkmwoGbuQiKQK1CLdCjti+5VmthluAOkaDZG/1doJkeRhBGrFN0W9KrRN/LLpD
cczWYzlcHJta+mWWj8/KFvCxvPhYz3hIsrxxrAgfY4OKoz1CGlKaajxgtKeB/G3WzwKlHD+1Mpig
j68+qBJ+Duj/uIzsJKhLZTqAhdDDDM4T3maWQEjC+KyCBv6HJokb463QuMZTwf3+vNLRzox5OTct
09tuU0B14cRdTbd/hvezBfwglq34YGrWfrkVX105vdark7As5Dev4aEQ6qQca1jUmNTX4H5i5xCL
kulNgkW5vXdd/n7SY0uSmqbxIThYpKO6ZRV8aR+gCMPKojZTHqNbavCTFhQKW7AV6HdzAPgor3Yh
EEluITyL+D6EbVywyto5a1KTRXWaPjvtXlVkls1/oCIsI9zRXuhmKBq8gohpcCqcwNU1bFvXnvPn
cKwt9hp2ymYXspeMfPTfmXMlIDkDaKkHv6OROafV/dBoHMLZrl7x/TTGgqLE/Gz/NSsm6682DvJf
SgA5rAQq4fE2eWdVn6tiaWJBgG0AjHAoaCPavuPITTUHWpZg889fF0FG64dqi+6jyxeSfD/ww79Y
0UVXPwyYK94+7V6V59tXB/sQUheZ6/y9eW2h6HzqfJ+1vbv/bvfhIeXoSNaJ2AC0F9+lQRHugEq9
kft76Ed4ZE0Ym6isfOlzr2DAvno7F8K6kq4vS3XcfKyNPdlEVQl2+t/O6AO8pQy8cssH7swDKcX/
mtfLnzeUHJFIz6QR8jdr56CTzysvCEe7iitoYCziD2h7NI0yissAUjAw4wrKIjwyGvOkk3aSBCjj
WhwmRH1WNB/Rya3At8iwc1gZTspVfhI/XB5DESgFDdgRHFdv4T/z+k61e/ZD55CjkDEuRD14fM1+
onojI2s4Da2FC7GJQzYvGpuDVL7fNnd3GX67bZN+dJVcZrgO4ufqtuUfEObDfGXkzGsorq3iZd1U
1gXJZvGrs4uB+9yL1OHPMqRzRqEZmj/zU9v+XBRrDhtW+IH9q9xklRKwvqo4/QcHnFfoAy4gsCkH
kFz5rDOscbytl34UBztqsut0UB0DXPYh1mc86xSo0Fh4BW9lCHz3ZcjV2pCbmPZVbl2yUaQpZ8Ab
r5zrf7P3WQeYJ8lEonJx87LTqUt6somDTC+dGJpfoUzt0QZPfhnpiUFCRIiQVkc+iS0vlnVNSZmb
HSq0qsIoBJbW+IasUttYVE10Il7jGAkzRhL1ZluGvnkNb5nBbT7ZHtf9hBj1FvMapTGl67qnDrOL
upEJwbFTu0ldK38iba3s2q9klE3LNzuEKVFefjldnJH5VEJMSUtRhFv5tii3uGVQ+F/xPkQkF2cH
cjsKv5zctXwXd4UWXXhXPjY/sB8yjzXHvCADbM6Ak19/ApyTKfDxGK+hObFQXRZADjrDmyDy033s
f/BXKIIj+wY9McvQ4hPSEF15pbPT5FvaulE3o2hFOE9oAxvi0yDj4ZuvXYRZtqTAbEZGKY47zIHG
S5u9y5SawHf8HBElMuuTWa7Ws+WsNhkJ9MMEnae/UtUCrfxBDzStk1Xu6YRvHeel0khmCw0jkBDd
6TBVCeCoBxQz4M8tH/pnZJDsXaH/3ISzBhrhMpo/zmBdsTP6R07xIa9qDikoCTZdm8Qnau89ofim
LSGeLi0RiqyaSozlK+/hvTjEw4w4rKEwnH5I8xCpZG6192QiTsj9p8USgbEU1RKnos68ANSB3kFZ
4LjWkY9o8ZMIncTQS9ZEbqjKHAsv6mfAep0UiHFvSPAJDDfNGtrqFCdtXggnQJ/2urgdzvmCuFC7
qKrFL0TMgEt8u6pZ4UFQBEN267pkDCfz5Ul89W8hlSfht1nvuWOUKLmkjzxG7uB86oQQONTSoG2P
XCAEA+dQXFviWGaBFMq86vvtTfQnqFtFJF0/DzJNujlPZ112ThRNctw9pwVe5pnnUHrdieiyVMrA
lqjeo+XWFx73QSu3CNeM8RpQw5CRHRC6rYuOcSgwphlSYXDE8aI3CGW9tnF1CtwQyGWW0vcVMLbB
QA4nbq53BmW87MLrnaO0WsLGZB1EY7o2b/RYR5YE6danuc9/quOBrUiDfhaRTCQbCmVJrO/yUx8p
4gYGP2Qaq1UbfSjnvOAI2MDUcz3cAlkOQbZqO12lPyIW5cmG6ZiSvr2fPtLxgslfDXdcligRTTPu
fPZm9no/7SAmvT4Y5DNoMmuT08SMPttXwLYlE8wpDm2+rVm4EX1Ql0TubJUBC+ldNXr78oHhNV8J
/KgHEviCqiN3Tbj1jPkmyKbQ7AigeQxchmyhBQMlLP1r1KjAotYh3X13Vizce/K/y5vlgVRalsJK
Es55sG6NJkv4KsUW49Es4DFcSt78x45B2IPZFjv1djbhJV42omiZWtXVd3G17yycjQV+B6ccFIhK
Wv1+BlQGQyJNzOFCVDX/dls/n2EyK6/kFChdeEj4oJw4MXmupiR8C7qxZ6/csRqY/pJK8/PB9keq
5kWFsfUNclwHkllEsoxHn204v60TIKoBnj2lPu5IYfaxanTUSiAL7iK3uAp2IUpqXIb6tNICB8ru
o5mLZ5eR5wDt/YbBMhREiXG3dx8ftNylyXQXH+A744sYr1MgJRRzQ+skaIIoabDgBCV4EXKkDvs+
PNt6GbBInkAjSmPS88+2fni+A2k68jtiqXNns93zpfxJdWBY0e/eGE+0IuSgnCGwe67OzlRH5+Nf
nViqj1kxiupi/Lvko0/A8a2NKrG+qBoB27/M1tn6H2upVpDL252mSG3O0iELg3H2FNSxWavDzsJo
1YdwxIT8Bc5CJb5xhDmIrXiWIMD+zTxv//k/uOXcKqjIe/O6vY4+FuEzK9wflWbO8v+rdGHlqcC3
ecIu0QQEwQqSs9yq5KaukhUBoeqnzr2QBfExDAnJRjgxyDBnH15l3xVlENBE76ORmBFE2LURpNIq
8O1L0lnafUmQ55Aoumco1rwczu7JBI5QjggL+8Bz8PVnhbd8nAIp0LUdg9NzohmcdNdX9kJfUwbF
4Znw2okv7vNyuEmUlx1zNCGaXK4IKDzglCWm6ReIvaBug8v3FMTfHjwMDVRZVlzykCt3aEhNJ3QT
sVe/mnX0RbIuY01/ZPQPSrHVFJ8vbuM9wg16DkrOh1PzDP64ZQ/dNj02GXToHxnO9sYiO2Z5pBS4
mNg4WnU778g3Vw6Jva5WEL6UUQBoAL31Ay/2/JqZgoKyf8P5HJyG+jET6RLnLqn2wygEjkWHaX+s
rsLHX4t9F6JIWjeTDiJTFmeyAcGuuLQ9Mv4VNb+26SfiYTNerSNYEIuNmRvozrzP7061k547VNBo
Z9a1uenH7KYiAOOyt6A5a6TYUFFcy3964dlRaNmhHVT5FGPGgRuaqFXkrJFISfUL+o5BnYGlBE/L
zBCl8md5PU7fVd2SQO3LR3LfvzwjuFJlCjWcn3yb82NJVuMar1N4cXTYoD/W8PSZZFMH4BauyOO/
A3NEu2jyc4RC+dUouyt5K5E7Vbh4e7H3xYJyfdw6DUsXx+ffdnblPpGvxF1RKt1/Q7YmSlD3/Hz2
GcFqt+WaVXxM22cWVsy2hEEMSJlWIOcWNdrFjbkGeQphmniKdGuxSpVqsJFx8oaTXzFj6O5oZlIW
igQuG5fkWhGeclz3ZzF3Q2y+ykaHLkAKZsMYvqKFvr8OBEOmpWUQ86YiOEi3SuQibafMEKP2ghGa
C6NRgiPYM/U3wHtT2sDhE1jkA4uAGTaACP1W+AfFmuBOVHDobISMRe7cUXoME4lbaqDbEGJXkrDA
dKZPAeck3sumBAkBDoV5m1OVBhmXvzIT0stodJIpT65QKR/3S5sfK7ZCEGmACYvVK9yH7rO9ETVi
1m+H5AlwqRx4n2mMInliU9kKP8+Mwodi5PdzbyS+D49OxzO64D0up5nwyfsAAg4CiChM9ll3Dj/j
8rRGGXWvsPtwgUHKM3B3XIkLBQXKKU8DsJlq3jPQjmh1+EqfuyKHoIfUfo+rr45sw1MGr9HZggDI
8VlZ3VpQgcQKnzmWoDE5kLre5Dkm+BpZQwaR8GJNo6CCE/sCoPC+moVoQPrRaTSWpvYPGpsiJqlP
DhP/HncQ/lzBPZYmaEJGKWoXNjxh3JGK+M3mjAywaoXPEjCQDiFsH5zfkKYJfurU5GxnnwTEpyQg
Tx3YtPcHeRmqBDmWUPISbC4sorZ9cGkd1YfjFf5FVfwC2gGF+s+CAjzquJEzCKHVmKtcq4XxzrsV
tARXNPl/8e1ePezxyWoqkSTV+wWh05uFRncLN3Ll8Ba35zjqq8sHiGPqQ7vtMyhLnFIKzhCht6jy
SX54RKc8o5VhQiC6LWNFBvokJIBXIkUeHZC0AZC7hQ+dM++L/cmpHW4LrX2WO2sJObfeIypQ77ez
5jiOxXYl06Dn+dew+ADavS5ylTp6wnT++/4k87NXWWCqTpSDqp58uNa63NsUw1BPmmEo3p6C1/Ln
FbAsfqx4lhyNH9IGojT+0nlQ8fXAKfKDfnYHSx/UpiXEMcPUag1+rsRsZd7CZ+eZ2Qesl0F0mDjc
DF4OFqfkxgcn0D2H+xywUHR+wwLyBvk9vRK1wdExNkWB0R60On3S1yCe+LhurLspjClqlWGeDmGy
v5cxU2BpyWzKD0ebJ2lC0teq2jbvFssP8+gFAH/Db1bRIVT1zP6feQekeSHeFB+EB8X78lsEQEiC
Mfvx2VKYLC9/ghgQXzoa8s46hSzIBXg3/3N+5xaaLBQfxc/ZxFpXeF0297JHHGL+nceKnCIPhiyK
NCUnWWpwWXV1wnWARdbXdLn6+td4cVm7D03D+QNhFYzSwXkTFVUc66NiM7gnlLSm2Ffd9jUFZJe9
am0sViStzXgyLQeMDukhaR2aRtbhQDY9lSakXw+WC1y5Uq8RiFi1aqw3J+H3tU+ShmtQhulBntNa
+P5Cw1gyoZHryp+pU56zzoBdc4V1PwYXidlyyK6t/Z8fyCTM6SNOoS5TzeGhwak5ih4DfNb3deaO
Nn6YyWLaxGpRx4TLScXr8Et6YQ9eloVS85GLmnvirx8m9Q8FoCGLxqX4xmKm71bm4PBNSXbTItwP
szAPwXfKetatyCpRKgXmZSYrYM3HLHJtgAA9ecJHCIp4cIEqaeNJDjtY1L5tJhXvshkkwHzcBWpS
m4LKWG0kHjua9VFTACN461d/QSZ899fyR387Cq3SNkxBG8aitZy8SCD5Irwbb6iC+DupmrUeTOPL
9dGXw8PobpBEfX4DdJoSvx7CAk21MHrsEZ1m1FxDOdMX2gkO3sRsL+zidmx7yEsnQD+5/itMufsa
QRjbvKEKMrvR2OiBfqQ0lUGBDQz4RdiOZqlRpQx5E/8olBK6L243gQCYmcbGNesFNQl4+aNXO56O
N8BWXevgNjUwlFsPDuo4IX/CHNUsfIk3pFZ7FBgJ3lVJmhUj/l5FVShin0wJegbl9xth6cBXFOpw
ftyKCBE1yrj3bJnXjpBu8bkDg7//0klYRJJxEsP8zHLSHOQ8/YfpqqR66iPAROVrSJjlLczhCx5C
tsS6NebheZFr8FiPDBEr93O9OPFS/bHNM7swjw4C96i2YmNsEnxmcNYvAbH0xvpKihaOeWZk1cym
xInutb7qnBneOIMNiauvjm0OlNTK8qQqzNV7/8UGc8Ux8nbfcJexOgPEDDyTpgtaS1R1ZniTol1v
5+3ndd9Up2TkdM5pPS0mK4Q7Cpkh/b+CjTnm3z8Y4b3cz+oy54vPrY00l0YVzQ4YWd8eGFQZAKhp
W45tpAYWcx3qf+KSTi9YZP+hyCkeZ1NN1w4Vnlf8jRcm3tiouXls1Ql3BeVoTCuxmzVG+NkgTSRA
ny7+Jspjk4hXpuki2tlE3L0C36Y61tE1O0qW0VQwAu49r24LvIsg4ldd+lCsKoktJoOGKMeCm7hq
nqbFBFhr4AqAwfCC8zl/YGhJLTInWSuc48sikA3gArH33q9UjB3YyTpzCrpRfceO5uaX/cxJxSjq
YFh9O6H6KDi1ILwv6Rx2oNtiJP+38MJMneYYiGM5aqsr/0puSgs7YCbj3HG/Iuu3GUhUeuQbCTJL
9RjPAcXdDT1/6ogGI83T/EIALzX45vSr0Hl3oXwqjzDqASTJbk6hvlpuIP+KA8WoN68v/Y+sFizM
iKVp6lGM2P5vTPDAwFqULS8pe3P0Gf+UvggvdNSEZerSfi5Xn6YEZ/JYquQcL0siIisu6T6POAbg
woPibwfC3rz8dJuX/Mku9xTmF/UIV/pMtVYOHhAkfbyTYfflJuAWjv1w7xB8ANoNqLWkiu0+Udkj
r0O+Mnv8FO3CH8d+lGZbeeolBepavFoDkR3xoLxvEpxiSCcjogHxyq5UgeTdcGlO0MDbIfqYlLOD
bUGvJviGzz0A2k7BWVYdquMp3tVM0ddp4C4F7QrikfNZsuRGzh7Fd796GLlPijcvNmLmPKyE/a27
ajOP/equQFUfTtXsC3Dw7nbjD0dLlqcWbVyfa0DOJR29/VDB5huLpxFrGFf/KNNnkEPE+b+FOjws
B9TpluWhyP4Z5JPZFa4UYN4YWS4E+3KDg468jeLvq0t5yVGYEXZp5OgKVPqxaRFogEhdwWwusi99
ilR6ahpN5SikjaeQ29nUT7lWesmMdowvedOYjZ8n02akoPXxUrXtPghZKN77uKmRHhXomZ7xoZUP
SvWlv8qKnLABm7A4Nd0V5wn6rJkrE/cHuSuwNuKr4MhTqYvxpr6oOAaFFUmDPUowE+g4P7xdUsV+
tEQpgNbQQF6KfZ6AkfM10xE9H21JNbtqjhGhkAxHO94HuSHPjgV00M9v+AW0opKbgJmVxFNP9E3O
0aemFhCV7/HQulHMVyBjZYiFhsNxXZiE55vm/YR07nKaa8ZrNHAFZfNTYkRwUX1pOI7+w9sQWPmq
YHJBZzFOPqagBbu57t7DjiltSGll31+BtQitjMfbkKlAPURZdtQhZklyErdrlaoNjb58tzfCaXHW
y3kispO0RR6bJx/rTHam+XQPauQkTQ1yir0bkF5621dTjiPXEaRtgppMbF18PaSoiMH7dv5Gs/4W
rSH+S3tT0WJk6GUKR5FCfllMgEgepOzoLv9IYzBzQJRKW5bXHLekOqO144RcOR+h1tQvPbmIzw1j
yLmK7LQQCn+JpbDyp0oKK0pgwMHPJy6Oo+TykyuIFU5HMK866jelX9g4BOgLh66QIgb4F6F4QPM7
gh9SLhUFYdsHzcy02PICtO7Qo6ZTMw5wXujqKz43hYecYwEcw295RffioF+tmafkM0RHDROwgSbC
ZFqGHo/b7Y/qg/kHUAWN1UH44YeVpATSiFTmrVxdfYNXyFbW51FlmE1Z4me+rZt9/fl0y3JPq7Tz
GvF/pjwRxXwyHVmuNzf+1drKj9d1f3sX5RaZoKNjNcPZwiXgZo34nxePnkycpDCP17QsAVBiyWLu
rrAA4Hh6gIoW8Hlq7/+pctFPk+zoMtK3v195AiLvtGeY924ql0TSTPtlm5RPx8tKuHGjc8LIkSNX
+rlcZI7tVbe2aGkRT8YUp13jiTkr7dp+bLuWhml1XvqWI4mFa0FusTtfAQmq7FNQKwP2HDVZTQ8N
QsfyrOIeW09LTnVmSPv0EV9gBlI5LudbKTYroONr5MTdlAp3CIh3T5hbjh4efFzSAb/KpcErTjt1
/UeSi/iDQWjx40mWsS350jr6c1qp/ae1989AViKPmGD8lmWPb9X2yzoZSTaCksd9xAtg366550WH
EjL33L4iqKLYiKREDxdr90D6rW2jHjjAM5zHSQ1npKO6OWrfifu7KuxRL2s7jsV240tJWoReismU
ANrqmbOQRaBFzQJPxCdTWf4aJgCF9Hc7pLlb3UIpu4o9BZowNwuhHMlRkUJnxxW4RjGeDbbiEWQm
eDUUcyhbkWICBNXJnrYJ2B07cDCSLFJbmno1GZtZ5949u61v+Rzu7rK7MZxjLl6ZmpBLCDwuL+Yy
u82hpTwbxu+EvFDagqForDguapZSd3exR055LN3IKSnAERwY+53o/3XBE6k2KrUGIXgop1mnBBAs
VtJtcik7k9LHU9kjKCyVwod8iI2iutp+Bp4X25vHVL/tpxdfmAvflUqj1BzGjeqRrNS/yfZQtGuj
7QEO8OxchbrTkFTQeCgO8AGEWgSfhugJnD2NPBXNpv/KUTSald4G0HaO3A7sXjeL4ntoizqGHWpc
vSwTtY8wme2lvyTh/HZSqbdLEcie9CYA2Ys2ePn9K7HLu36+6H6kmjP4d7dhHnhnoMUm/ez33eVX
zm19IH3biri9YcLLWCa/9TpsrLhw+6OO4JfL3XiVUY/58XZNLHA9Tltvy4cFhgLZ/f7POb0dz66r
PitoM3PfKAwW+QFgbanaZ5KSjGDW95vzDjWzyukBJD0W3WRv3J1q5G1ztS/gyvlmVKexaonFvLMn
+/G8v1qecPUW+mBzn0d+XnM4myJQVjwG9yGMbUtofFHV0rm/GvB6AgRgYVkIu3dQiwcEsP2kH4WJ
2L7cl4l1poCzYi707WTgqx3LAkLDKaHCXpZds73wfN1NurvuRlXuiu9OzqmnV/PT56dCYtm9YRbn
W9y8JPQ/dLcMPeRh82fwK1cHvv7hcxU3zWwyEBEJSiIINCYOzqmsmj4FCvAlaQo5PP3TSBJtM4qT
qM9MmNvVRZRiACMmQKxwUVQclAJPyMmQ++b4usnH3sSalGd8diuBfWKmClb2D+qMDPvWU8nSldNt
/eF4RR541dfFj/lhsMzt0JUkSLtnXN2BlU8wK+gqWxLnONOUh58Lh/ZmNVyQlgR/xEGaMrDoT9Kp
nkHUBdsmKE5qPQIS3hLFTkCH5gQTT6AS5O7QfoKePVVFsw8SpyfV50DRcCHIV0Hm0V+HKrpUROb8
lQLbGQi3s7KnKfbqmWr2lm+wUBXVYRvDrLqwv53SGNBCeBK70JMm7cAub009NS8DXg/+kaM3X+dO
PddS8Jj1h82fz5AowEMcwjxUbN+SqonZhgmQ5Sefu5E/UsVOw0s8WDfd5elmsrIf+j5a8AATBXQi
RFI5FOqGPoxBp1q0HRCOVyFevngYMFL9aUW0e7OhR8+kgju+xvp+vYZkCT8EEz9VVxsMH/v5Mt46
ndh8gKvkdM71EHFDJEMshtZfU6IpGW9tgk3qhvAfVm9eBG5OeFx5WTL6a/F6s+T1WtiFjMy+8dvc
ZyzblP9LtiWXGfTErBrlEcQeGpYWZgoheEnVvkYCcOcqR/4DHoBe67IxEheDUInhimVzReHvb82S
mNrLnuSUMds7/FNp/4jQbBBrbyLgFaEbf5hO3S8NXJbo/H9CV08ngStU5vlb5ZdwIAhhKJ2kYpf3
MPEJyXvpzEijwdkpU6c5Hm5nelITnd64cefspfZywJcBSXqVE0KvVJ8/gxvUMrHf6ulh8c1hG6GV
cZjW3XGTY5OHl5m0y+KtdDJ10ty8stZPKF0hVtuuxnQOUueykFna+leDo/uIecC/6OecmiLYY8pF
8weIMVDuKo3EgnBwgvQ6JQhTAriyo0ici3LfS2pNuwPgiOz5c0ylOfrfe1kc2/p1bNhX0h5YmJIc
tUqxujBSRa3ZCVny6xQv3L3vpD/0DM+/UtlUnkUQwAilyr2pFVCXKpVPR/WnjoD40691cisTH2b6
EkVjMpjxxLLhpq8JPl+nzqKBRG9/DFJjupyyRpeEh1hcknnQEnCwZGjab0WhRdS0N8by+FOk9Fmq
Rs22Qxes7Uqr7MeJ+kIIDuJqQalv8F5QdXAzPrRxEW9F8uRq2ShrogtK43dne287goEqbfYamI85
o76Wj27g17WyZT0EevdudOOX0OCgwKWglpuC/I92LFBfKxEkqLmjh/FNQVsdwMMFZ6OCZluIK3Bt
OrmolQpJlTdcIoC56RmVD7EpjmLzFUcSCUIa+ea8WPnqH2W4p3dQTpdglrCLivtSAGsHV7VGfp9p
hH/Dh7bSSeE60cAFhn8a20B4MrBUGs2Y5smGVsIOuYzqe91Is+41qCAtZkTSWNj+uwJrq9h9EhVd
bV5ejHNqD9A4eDa2JAjCGqIEuBbjWhP5XA1oivzad77TWENgij4cjJ8tUG2tkZ+FirnQfvzFthTz
FRrYIxw7dtPbqkrZYxrnElQU/QncHMRTjke1qgwWGBekP2MxDELHxujaAiXHd4ylPj7pLEF37c8l
KQFcbVK8l/T8JgFJLig61OMHeUTPD9lnPCluSsKBh5V6oKNQqO9y3Nc2OrTidWjrJYne8BBKoLpc
H+toj0mEGfIR39JC2zF4oF+ZTMILG8UQZ6pLHY05I7g1l/83zj8I6tYwTgsdFdFxpRYP38WWi9B0
OTxJkWDugHy48Q7vMx4JX56CBZ8vaqsElRei3uQCJyiwDRKaLpD7/rajbIdeX5M6nWCDjbRBx3ca
yzWEh56t6U39C3nBQU0IMypEgpkkt9POhMY7JnnA5/3ZXsRFPuw3zcVxutSu5RDkrafSWKDQTDx4
xPfcTqHxze/Yezbr5NXw538aa6XailoSRwHxi6+LZD27xxyjOHPXWLmnDUNgF7lYMOnkf6B5dNIo
QLWPHHN28JztNChJFIGvoUfRLagPUm+K82xsKb4sZ+AMJNyJ8fOtiJWzUD1Em5KR3Jh8tiOIsRwk
aQimpopRoK37KMCrna1y4RWOF6e0kxgqGIGvKhmu0ii9eOqBwOVyX+OemMsPHq/xIAp26HU2KU3W
FFffAO7YPyj9hJEKdKsXD/twnmVn30gzhPiXlIMirtvp7TQDGUm1TM+Dhp8EpOtUPZRrRZnxl8iS
wogeH4N9Lm5GQEAieKftx3pykkTgwXzPr9zgudsYZOvtCMuiVAGTOLSjVdluiH4w+DFaTEq/7xwh
dw23xqL1rTcYN8riYPXzyJ1bVAkRsBiHtVB1UWnqblDdq5WkQrSXxhOVe/4O5U0deKVr6x9PrTCY
RYGK31ojQ4niUp4zZLmRR8xYCYwG8OuSS5LxLX/48HUfvR8J5twjHZfgvKh6uMrJI0LHXFCIzWo4
A5DlCkweGPjm1KkYRJM5cMbW19lMyjk5PqHGofOp/4/jhLb441E517Q7LTW00YJNZX7W9eJE45rY
hoAkgoT3Q5xh5IWnbSEo3qGRHTOPaVnDKMoEQ5OkPfHFGuUeLSI6UOaLpAboZhjO2TWGo2J07TD9
13bagpIOEdS6bMbB11VT3xXq18Fzo9URjlD8/XPWpamhDWoUSuZfCBMUqi4s9Z0Z1vXkiUrTjdAz
ZdZ7FRrtBqTjfmLs1B4d+DrfltK3KaRcgYYZ354U/krXaV7bRJ2oi+uU/QsEIyyrJHl3rD3d5pqz
If6s8kuqYcHwLj+BDXo7Omus3HlOfpwI4uzo7HEzgmxK0zMDXpG+b7T/VgiBEixCst2V3pw0gNUl
ylSoyF69TwvCoDbgHakXN0ieP2/39TcYWi77jmjagfcQa05JuzRWF+tAZk6BCgThacQFLBISItV/
TaKUYqXrcVBcSudiNdWhoM6nnJ97y7ULaf4Byo4vKYJDI5n6bXGwPTOO2O9Ep+8V+mbR4rqD5n6O
6wk5grZEExr7Q90ob4gVa7EHva5TM6YJNbnfNZMvpFQCJEFWNJfBjEhtG19MyMVVe/a5srnFp905
fwT5Lntlahj/bbjZfg+uzC7qFj9s8DCSW5wm/0HLCNtzHrLfvmhm03DuVQp9vXqhP7eSNnSjRff7
NEXrMh6/ffeg0n68jwBVg4VUDAzXVBfWWt9ppfis2UmMrBsbMkVQfT/9pvcs356ZF/5HJIKM0y9T
YXju/bbsSoalIzMM20OBLScIXNICZ5KoRwnmpZ6iu2+kMQbyqMTccka6DN+dLJLIIAY1RvO6k54d
NW+QiRxgGPmQdc7n27e5xEL2Ynl5LhRYIO/WG4I+zQLId9hFEzNEc721FxbJJ2Xj5lbGleHZW+dl
rIDqWp6FuxLafNhaxfYivDHA5sJbxWrCH6OTmdKVqv2x3EG3ki8coWpMTtX/qYVP+g/B3ZhrUbyt
/ihnau5Nr6Laj0l+7Nd2VT3Xt28uGIy2X4wI/1hZK+AFrR7Lg+q9IyNiCsdEGeRg0rV7Ixzra7pg
eWnWzvJQ2hl7m/YdoA2snkJXVD4u7UqDUrovBUWWD5e6h6o6XeTgqLrJJnWHJ/xBnRIqWen/3mI2
1eXfvSoRt7SZffcSQeJPc1zz6hN4j3j3I6Y+Vri/Lozum3mOlmcwWVKSm1rlqjOjbDX+7+9M8ys6
CE7AhQT6dhvVOMphNE8akGV7ohrNJNg01aW3ugtpEduIqpWQKQFrlNbnauPyEQct809MQB7Jd7WJ
r+oZj3kTcZdboYsM2CD0yTe2lQuPxbQvVgZplplnyEHKw4T2JNkV5DOqBNemZ8WIlohxFeryPlRt
Hpd/1sRQz6uAZMq3A0L6zG/pBRiLfcA8hKQ7ByIVNMn0pARZ8QedSfOlWfEQQt9AFb/mMBLt9/BD
eSmGk/TwLbJ9YluL8ApIc0hBxs87zF+JPaWTZ+ERHmO0Qa1MJ064A+tqPH/JpPD5WICPIwGI9X4h
OORxeu0ZX4pX07Tidqt3Q/jj5KDvitZTLG+0jjw5jNlFUOQhL1SrtPCvqhOBJzPyEAfUoju+j/HM
4u1KvWHakWN+D/Vs6D/FzRMCyQW1RY7okq51mdD336XUCEpq09IT+B/QC4u00gkHepEHQUsLpAg2
gxkgCdJGgCUaqBaRWlzXphjkiK9wRpNvQtZCb54OS2UbTt6iNtPoAPBbGf4iS/NAtLzAjOCIQvKN
NMEKB6LmOmf4iycwaE6djgGHJD08XMq6s5KkI0Bja8A+eRXyNIATYawTi3ax0h1kZJ4qHY8fYt6R
9qjdbYXtayPb52s0sxp7fM467rZJyoFADuZCAHjRsA60efp7uMUgQQMT+orpxVq7YKmmD4ogqLto
UFlf2G1SRvTzXFSTekTrreNfTYmYsMOsZA8bpV8O6yLsLf5CTSdAv5dz/FCQ8dTcnOW/EZt429yP
8In6F4SjWxoY1QaHhk4HXi3pSncpvUUoiTWnFsvHulf3GVq2e7vRZWRZr2Y+kqtEXDpwQ1hoRUQH
ztWYo9XuahhmMIFrPCquud/Zq4xT3OoiqSpxsV540eceSnaW3E75WmRJSIN5ok+Pj+/0lq0eT455
eU5nvXDKqJkinYfjC3J2PY4Iqvq1wjht2NoqntMMy3/WPJ7iWA6oUxPMKm+IXrX66DtkMKmC8D/h
54iYyaw8mgR/u/cxHhlZa1pS2FyaIyw+xUybB4u5sDJhM3FeeheAIJP9uP4lYsvlc/nWFShah8/I
A6isl2i/hdynv7GAEYLCaF+LFZG6EIqNHbPTyQFPvs+HWGR/SlDwugAC3tCfr+ltEK5R9r/YpGn3
PlkB8oIxFBHwKgV+lj72lqRL2d80UDaeMfYyYEyC0qPsLR5Bc+7IH/CcV10svPJL4gMKWZ86wJmo
/EewSvk3vfAybqgPTJ9c0Nw2WlbkjugwmomTzlEnUR4WJ3N7YXpuDHDIa9GXCcZKAZo+I1UiLkSY
FMXHhtuvDWiXVKeSxb9fJFnJjX8s+b0m7tVD2YazcoKpbP0D/NwM9mPI2EB1vEWAoIIpRA3q3JK4
IzLlkRHXoDiZZTEzXrj5RePxUcMm13EGCsS3l2GsO9Z4+iElPuKKGxjEelmO+Fa3ratjimfanHxB
mJ5/WUTb3ut6unVVrZQObbXPEyP/dFOl1JblaCFD13MEaq2WhA/lPwITvqtyu8tV6iH0/qIlFAZr
UjxNZNlSyl7wgWzUEcqbKcJ/YBJEHilssswG1PlSRL4B50KeRzD7CUPfI44BSa1kAYsBxv9z0eVG
KO4DXKZgJp2oue6yoqAV45kpRsD6SzXMLTatQm16/+3/lDyiy/nmkM9jLytmigVDpyGgJKe6HF5w
qp0gcz0k5bx/AMZ5WcG/DtwtQexR/INSlvwQjPkVV4AydGDZtA6kRfdXs/gnTSjDSQFCvykvtm5R
7KFvwxw55b89mzJko+/HRKENXnLzH+M+V+mIFvPlXJpQCH5EJwTKfY59xEOMFe9GeJtAMZHWi+Tq
pClivgo8jpc47Kq0bdC/tgkuR8q+drKsHuZPu+q5YHjf3CO3od4yFH4am6abt7Wei5R5yrUHMXkz
8Gmxa4CjvHBMq95c2vW3WaDzDU1AhUzHlL0yOL9f986ZsKAQla+bwKKTE27mGJ8RRZVTILbW3pLo
dLYkryMERDPWduPp2M+BsNB7iajK0aS8/0s+WX+DvNgSSmGecH5xkTp7REPZoS656fbi/Aq6DaDf
LyBKnsks5dMYidnbmChIV5/1Xqvz3OjrdSh3qbyyE6U1PgyYzRrwe/6SU/X+zKn/dWCd60BkPfjs
iR0tokw8fk8SaGaOBl+MtbS5Zm/GIkbMvcIoU5Ny9I5tgP46LHmbx4bUOfAp11EI/uYVwXuVCc/H
FxkcvjpWUYf+3BQEiWwLmCDFuvziH7X1dRsU8HH7hRtoMX8INJ54CLkD65/6DV7jh4NX5ANYS8L5
p+57czyO2gVD4r2I1075hf0S/VSlhCwEuKWnK9H/vpPWMG/i7EQlQV/MOM7xJ8KLfsLr9vwdtCc3
e0ZfvKw9cJdcNmjCmpZm/9amcBVbDGyXDXwSA4oqQq3C9WJ9vU65Mb6iwgQpw44NgPbC8bMTsROU
wVIF8Ls6JOgG8LsBxJWcSE31aZQn+b0ecnbFGr73OsH+RKyMraQ41xLdQLRUljuV1n0U/FvQse9E
OZayacbqip7MFwIjTobqwI/J5cy1U6SCDrWegK8/am3rK1BHp9CWQz339bC95B9z0u3tpZO2ca0e
4vvE0nZbtWllRJFFdUzk613yS6xyBLJvbv5MMcoCsjIatkBp7mPi2h8QWaQtCJViHcciruhsVjUt
/1VQb80Y12X5See7LUeAqlXqbJtSGyTlfk/Mw8/q5rK7Vakz9/4dJLmREI6+faYnHitp2cPYpQYK
P/ML+FpuxSgcuCUjyQ8ttri0RDSbcIcwARPdzE/lvOAl1MXSnZmqLmtEz+TpmCNJ8IulCa3Chvkx
tN0ZjsfQBLFTaDJnwHc++toj+TIFem0mkyRXOHiVV7tt7O7+LHDfnDeNIoBkq9qegtasH5eJeXrt
NGm82BiPoY+Ecjwa0KTJDJ7tt5s7ycgeeH2F3jp14PeygblHjkCuzEZH1OSYP31HZKhHbzD2/MCh
CRJWU8dl5SdMeD2/J4O1vcQNnkYVJ05QvCCmha/iEQC7YF2ix8vwgu8sk+5RzqBrEIyRfjoirhP/
jkOHURvb/bk07eb6WVXqHeksGt1WjXo4Ge2HO7E4eiLDKTEn360/e1v4rf37nJLRs/R6Yxv7A1cc
sPqJ49WG2YxNSwHoQ/wK1g8XJF/MwcKCjgSDLR6SYe0oe4VvbvNiEW3Kqo/HRAoii5tGqQFlziwA
g+leZHLRu5bOHJ3NjytYrA1eSRzAhEg5j4r8+4U6ZbwJubLbW/QVJyjbxzUpsQQIbWYIIMdcYu/W
t0LUiUHvI/Ut7n8oO3Lgi1defgeQKsaZ4aYctujKJdpQqQWhFem7gvRRlpgRrkun6J4naJHEYwlr
tP5eCS2KMlGLdVa8zFcPkoa1TfwXNE+8/G2RLExQ8uBnZPe6HKe3UF+Z/6xCHZTl3pK+je2F7nu3
I/KMF33EtNIx/xxZcxsKwts5ewkggis3SID4gm3X4QmX9fAVIoILzG/zgs+hTV55wRRE77b87YiU
NbgqSpoGDLedHD1g97pGCLzO8GPNvcUYK0PTKaVNeiYwf0gqme3qsBL0+1eilSUYdCrEWQ7xLQAr
bemXL6XH0zZCflpS0zUWuoWHL4JNQ0nyBa6WxfCzTqxh1fawauUwXBOB1Dn8yTCchSop/PGO0+Fl
HRPmma/t6HI4d3Z9UvtJx7FKYodcXRxCi8tOtHAccCR9BmzbMqtxxaHu+h3BHaZuBY4Cn8DJG0xp
wwfU4LdP3W7ikyeligVCkx/pNgbz0XRSuTmegSmEkhonmSClT0PlGlp8pU+KmFQaAB39kjFLSFKR
I3+618V2Row1L5rbdwmnQDOW4uQEvc6KFBwtwP+Bc/yf3FxEbpSgN37ZAfTRpPb02YXZE/9uLALT
eFkBcqveb5rERiIk3k89nc5cc1QQGVJhIPVWZcLWnu/B7osfG2E/8WfZegYpsqongj9d6SQsRFcw
zMsvo5UK+1URR3VIECmvl1/LeGjK2/frAhVBhfgZthFa23JDE087lWQuEDdJgWuAZs9DLPciwT3J
aeunO7D10Ee0SB2nrDP+0XRWp9bJki3JDlCiHfuMLhM+bKD3HW/UNMJKUuvCQ9AOg2no9aoRrvsy
4EV7sqv47dLMU0d4DDAZe5eg4Um95174Q7Axo/cl2a2cviQHJ4a6QFpaMHwCZ90ocPt4lGZ/Eu92
54KFIZWS25wz2MHgBeltprKwWB41A7FkQGkuv71prirZxR9O3gtDGUCFQQKTvuIICiMmi6tMjXmF
4cfhBp7QwqPFEVxwXZpjWsDX3ODec0nM2yktENzQ0fnTJTAaO4qKpk4ZVShKpmdc75na9nFnbtdV
EuqYbmabw0sjpjVg1vMuqgW1QiKz/iFnxAIjTeXfpPz2PeXk4jYru/sOwoaIsAPegXTeKx79sa5n
zFOQeksy1ueRPuNEf4nbtT1qpeyS4sOlijztlQE13cCdt8+2lzbCMwWzROLzebauvL6LY92v3KZE
Sf37yjaCYib9tMLsZG0zv1CHNYK3m4ZZCs2P1Utz5F9kVs4nMukqdjC/WjLoQDS8XwygAxaDoi2B
yahptkJHnRy6ayrvWn8OUfIXyFLN9CN+v4jJ1D2mfMm/qHV6flh4/M//Vpz0d7OKISF4g9ypziq6
hR3i5fFyDShQyrfdeA76FbXKix7wCTGTwFIGzjRQip3Q40hshUCWkhd3Ori3NKvswXPaEjYerNT/
akrrnyhoJ1SDMuIhzmnh8dfclMdxiGhQuyHB3Abbzyz+4m3zfSWfT/P3XWC2dZHDlsO9isUG7IQR
s1oG6gLrHD4I2pBCpXBBG1pTo672HhHX/5CYUillZ/MybFwT++dug3y6YjPSL2UhEoT7MKjuJ0Mr
4QaLuZFogXKr2bsnST7d1IkE1Bip+DVqkku8w8NzME4RCFqzSkmGTjum6Lauy7tBUJl1VNWO113Y
c8mBMyguecPLDFeELzEXg6WgfijimzEpK9VfCBSYnzIlpLzh8OPEXaaVKFON0IgKK7mFTMqsvyuJ
JgzpFjiLP2YcngRmB8ya4pFXvC1eMHg7oqAJdXD8riQJXCcQZ6pqCvLOcV/CKTDaeuJS2Z8HPUEM
iEsx5WxBC5mzaGIYU7YqpxXmTeb0551OSJzONlTpvkd07CSLy6c0pcbZrVwHMPBaZCCVleCw1mIC
ExmYr3ZvRGiGtcx1WCrnn0iJS0W05nG0i9TmsDDqgsZHtT6hSS/lFzlFQvadj2yKPu3WTyZNS1YK
OsvrOlFCXo7vgXVAvyTKQXeBS0eG7r+IOhi2jxNbXSZgMMoikma6A66NnIh05c5S64muJMgzeOsU
EbIvd4GOyUhHvcLbYZIlhO6P+FVEgiAyJ0x5Pl8DwYLQ7O2yi7yJviaEeyRof6DJGS3dR4y42FKK
dQgMuRlb3/JF1G3s0g7P3pAo3s8MHioudecWa01RSA/zDwYavPyoQQ/bgwmvoJEL8cGFM4s5ZiDJ
JxLg9krdtjkalJBJz9eTzFv9BhKLnSTwHRMmrnNso7qgW35v5rC/qdGSukq64Uzmp3cZwFeldfx2
zv3d7scLsmoa6+gRKd0DyEZ3GfYthSPG2crkXJU7C0VYxO6Ol5ooaWKBkHF0ZioFAJ3vemfsWr4M
KWHfdzGhOHJApQvey4lA57aLiYK1L0FgUkelrM7vb0E9WRcyZRiOoaxdZycigpoqXf0bcv4ns3Qx
yFYlNcZ4Vvaj4v3BNyLy934Wr2viN7EIJPu6hhvQzFbLvZWCixK/dADtmjO77WREkmk1iVn8uIhS
KaFlw4Ruc2r7fsJew1QKOYseydplDgRi6KPc2tFNncCHuuZnLW/jSxYkkW7BS64jvxEQMY5zRhCy
+Y/aTGaOn4t3aiP2lMvRFiB3lswmPKXraJf3sHs0KOlsi8ZVoIFcSjhyw3hEy2/bj7JmS9RQ/kEK
orTteYKaroaiNyLNo7qwJ/eGF8Mj1Fp/21WBz3kihahz/nNlSHDs03B9SHm+n69WhfNkMr+oSMyh
4+de7nxKE02B6BMaUTuixbYwHfHnmYlU/L9NQ0NkSouD5z5G7BYl1lzp5lwx9rqXmVAuAYLC0Yut
G7nYW3EtbzkVS+qPH3GTOjdncirZptLB/dfkPEtaJxB+6A3mYq67m7LFVLQcLGrwyaBuggcsaZ7f
HJp+njpAvJiJCVxlC3/f/Uqq4fxqGIGAPIYOf/rkqxgkoh1VCLw+/RlVj1cx4lCJWpjEp313282b
/qlye9movBHY5uveTHdbHpKQMIqQDfoTFhAePHzY6r/uY8URFp6nIdBSPDXL1Rh3ts25oDYXNGHX
NhO716W1eDKUV2ok9tb5I1YJS78GfQKLeaM/lz8EkN93JNZBFpyIDAI1ShTXnZjHDf5n4ndXVSqn
GGbx84TgPGUXTwt6XyKzqGdym2aLXOTx1Uwrm++UZ4XEzRLbBgDzZJnTB2jTPKxoQ5ntyXt596zy
AW7oCxnpFZkPHCOJ/W4tVfE+EwRXNlPMbeubt2Ffo3V/06xtZMeN1JXR/5GHpa456xGBTwCld6dG
AxVK5ynDib2GJVF2NNq9qox/gmBX1Bl6WkWY1H9QTfZuSP+yOiXHQ3hiT0Eqjdzej9CduUzRBSxq
a+8H5iZU5Eeh5s+tby8WJ04FnN+nfIXSRfIy7+tpzK+B6tKMcS8rqGgVTFPbn8k3tvuCUy8GAEmn
klEZkPDUZUElV2HOkZ/aMcvMGrGJ3uv8tcUYftz224WoacF7PzVuFvTFssAtmIYOXEOyuCiMzZkQ
iWMV7pwJPIF7DXWOHKVB4ZCI3EbwsVRlEg7q4aXOLDkSm6VD/MeB3kKXNTLbXpSYv3RtCS4OW14B
9SCKc74ZaGr7N5jUm4wPITcmSuyQqc9QdSoffMGxrWWXQJ1eMZVXrWvfEmDFkrFQSwuYB56oK+BD
5WCviHicUYG1fKD09QV1c1nDsXO7Rd1KmSHUXjk6CNoXT11JJMH7gQKtcH6h+KytewfCa33/beuO
KI3OHGwtWM9hCROb4TAaPadr2ZgImetTbMpDQXcMhc2HHQwxdJh/CBYVoaOY4k55qYxygDeU8oKD
sZg5gNjnCXSfMqwsNg2IEOtUCANgiLJiQsIrMENLc2/YjHOWZ/bzpgmrwHlXDbXtnuF3yhxd1o3o
FqBm9aYPTximIZV9BRQ7cwcfaROv6vpiTiOmMdLpKBPLx+arrpf5n6N7z2dLtdSDq8TGAcq3lJXL
YQxzlM1fF0fMBeRKxa7UVb50q7Gvk1aoIf2KtdPqVKcPkExd41AC6xRqcGzcEJLTRlTNqYLEYdFI
tbOb/fyta4qCJspa/J4r++v9J4vuEnZmrpyCXjW2tS4RJHDvM29oGhADoc/cLl0J+wF16PXQAw27
QTkrtnq3unCMT1f2R8NZO3hOO7DHUBbbdWXYXmj5Zhq7ciVeISDLtlwX9Xa2541nwFdrFwyhLSuW
HS/Dg5Yf2qFR4fjGXv8o7X8GRQU8dMXyXfnccX0BO/n5oFC+6iCVHgrNNDL+mR2lOydwEi/hK/6l
cIvz5gKwQYty6FQEk3SBQa0gIccUfZiqd3Hl8fmM/uzHQKOELXm8qp15fDT0kHndhuJeFrn9Akj5
pTkW3D175ILOyxC4S7Is/n5IvmKZm0ndg52nb3nfn4Rpy1YEVhxS3p+U2g5+TZC8RXua6yYXRuO/
ADPd+tiKqoYx1Hq1kbt0EREyizeHIDWwN0T1iXG1/qUhuIJAPR91GSYERnbttxjLAehW1uGZtY2h
IlTOMYdvN53JUH00Xa+iyhSKjHHH4b1Uqm2MZkVUVrYxWOo1UD1ZjZqPVaPEtnp6OIDHEQaKGTRV
KbVYKZLINqiUAS+CVWEctTWVupkHovWV2Rdpy4WOgok7+O/F70HS2LxirueEmRoWVrFqQLTRGcFV
7k1GkyyKSLlABFztpBcEz4MvV8NCTLNPDESIQp936v6VM7995oEhK/gBV+W2kKiX29FDGzmmovn9
q1owof8d5ZNmz/RHlwOucK9i6CBbGf+4x0VC5ETqqEsR5zi8WB4gtgKBS2UtNOZLLjNZLhbonwvt
9v0k5rKtbaVbGPn8RaHxIiyXuv7NGN5wgDbLirjHWk3Ylqqz1AeMkzsy54MgrP+Ebrm/mgIpOvXN
C75E4GOCcWcOo9ehKCgEEsHm8702nL1f8qjEQl16m8anXFME1X2U473kEvgWtuKkM0k4+pzA+izo
fHaLyXuW8yCGj9OU3vlkPf640qARwlRP4V65IT9//Fzsf7o6tmmv0io8ExO0ZfjlQJ3P1zxJUSoK
Oiu1IBzL5NKCwryz5lsad97TJphgJkZhPR6zW+Rvydp2ZGMDhYdq3syYQDPyJKjVVSlETWYVpo+Z
9mSQH8H31cRLIspFFaM1SPb5mi7CoWaY6ABhOCwZNA+eDGGGxRJ2CWKn7tTCzI97lB0YwUd2TYdY
yiXHy0N0D/q9kd3rhU9TO57KVljZc80QBetMv905Z2Rbe8OJcz+7UkTAFhD016UpI+w2D+ZamI9G
q1p+q2rw1aEbHiiMa3wZ72J+c25nI6nDLQg+5gygYG0f8ByMbj+Bg6E67kh46VVA2BFEfjRYDcMx
kyXHfUMrTMFRJref7iENxW2DENbVjgXD8h5HR+W4rVl7Qwnr11L2iMbJbsVqF7QxHX3JkWk42D2F
37Wb9aV/lJJW0iS+TpBFx3hrAcTdkn9e0BMKlOSQ/854siX+X3jQThChD52ZNlBHJuqzunHiX6zY
LCdetLZRpr5yp6Ixyx6pmKo+PgXdeM3yWpURBRFrkHtBU3QIysVHTEGch2rc8QwYAYCD1ji9lfYt
K24PIFezRHyqFrBMArc33CvP8QPFrXfzxYnn7pyuHOaBjtjGUlkgJupC0Hhs8zJ7XgB/ytvq5qIY
GX0UesAN5QRcF9DkeyCgRS6RH6fOfgh+VrNVzf+4O2pMrW5aNmmzovrMRxDT8mQneTSMu7mH/fIF
qyf1WvnN1ph6aeDGp53D4oors6rhCWyNLIblYm5eyLl2koJBnXsQOX8MXPmyED/uNz8RojhxrXVV
Gr6ktM1Wa1akCX6GuHhHtNqhkUsRRrYykU415y4Z2q63hRAyryIl+FkAzKOGsoOfl61O8PXjAiJn
/6YsuLo42sUo1baaCQeDgWABomJGRKuX4VMP+SE+h3BdIhp7qWr/Agpt4JYSKNW/jqtib4EeX0gG
8RMap18XcoZt56lurzdf9ae8Ll+KT8ErfhnGVBqnpwBMeLFyxtN947q3ixjTqnHULyMyHJZCfXZX
nyunZ6IYtFj0wj8TDcQdbA4zQNMbuhBOTp3k+4t2LNt+5q5W9Fw2SjYxn0tBD1QQ1mltyNtHtYj4
irf82WL0+Z61F6K/UTUxpQmqvv+Yz+LoOsbIPzr43IiRW/aOAMTKkPZLvNsSa9p0fxw44/85US/S
eqXYjgcNOoSvnVHChwy0O54GDB9pTsNFOYm2MGKGhONRm8zYdwjeqj9vXXTd3QInQnCbZlAh+w61
rxUvGT7ymuXzP/kFiaH+WXz9Zn8vA/QuggSxVgoZc/mbBgCZPmzMCPJJwZuBng9NXJfueQ02L+iX
9LmTEzDLzE9Z9ulUJHi9IVOcXrfkdhnaaEEPjLb6kkqeWBOmWvwqRHFOhmH2KtjAIgdw528E19SE
1dmqomkcPkn/lFPt9CZC/MHoe9lJC7GD8wlBS6b1vMfJAsre0EJOzLc8jxDrS2KW9NJ6Mr4LatBZ
3jBft0zzB3B1hAkFagcO4/pLYo2ILw9wpncZmFZiRjhH6OsikC8FvLNxBt+zdp3YhmkhVopI44Z2
7b6ofgWvkbwt6JHo/2PISm8OMqgfc2dmB9QWuczts3XJ9teca6k8uONqyAHwbt7Aorqqp2IX81w1
fwDYD2FkaWI1HBwOM9WkVqCCySbUlUXZohG9+DZnyubyKqIR2Dhg57QH36UoRslzEuzWP8Moiibn
dzFr77K9190mmLmCFSi+TvXnLpJTfsujjkVMiHTw6C3QXi8SH+4AFUbZ8zdMV1JqhasINc1lcTvp
nFlAxOFnWekinUWZgznmZq7nDTiZ2d56IM4U9SpqHsDSlIKoiVzdyfzbMYCmYEMsTTtwsMVbX8wS
Qb5jOQJLV+PUus1aexZQBFy81iBQpG5nMgfAiwgOOe4L0rEG7lj1/hziTS6xG2/coYILRmDV8eX1
UsQd+NLvEvi5K8FYAfbdHjzZwmG7AeBzZp9oIl89oSZma/lqA4b+2YQt4gqkmP1MnsoLcY50xNh2
t5dyQBNwjQSLPfsLLvdCXRTglmFlvlkUiR0HNhsnH9cXsKSnkh6EsWnHUmHc3wRIcOP8NpiSzFme
GkLB0w9Lew6yvBWbuYhzTTy6M+y4uDbcg8xwjQmd8f7sehpDu1UoYezxlPc9B8M4xLdfEjyFb2/P
Sv6icTxcsZQtuWxlSIqnGpQgCuunjvmKzRvPSu3CfhmBdCqvEJkpTcC7fp+4nZBB1M3Zb6FPV4lG
6ea5+5b7xf3U4qNWlxOL8RUA/mCelF3pnaMQ6rNGS/YGZVt1b/OnwOc7584CpuxB5MYmb/mC8QkA
YWKWS4P/zi/3FubpAOYieyVulcDnLnMhcdBSyAI7WLC9EBCJ9ENjq+MYIv3VhFOMLN1BfNsTW+/w
067/9XuRzl5LnyRO0XUqwzckj3/FLHOp8wkYZkCx2rpwQ+CWCGszqU2K/e9Rsw9SK4A/CT49TXOr
zCxzplUKRD1NRYfT4iKERb2y/2pHAUFXyPjtg6yWkgBPPy1iCuu66ZL9k8iuAiVIqLKXTDxfhklz
YmFYWnap6+hR1fQ1MwG5ZhoboFzPL1qFRBM+9XR5ioCtuspJLXcfqZthsEImTHZ31146aQqaasWY
MAB6WyHr30OkbE1wtRo6Q1x16gdI4IDVE28DXyBwytTtj7J5iyQ/D8fla7L0twNe1+Lk1EyiBAYV
FT19MXU12My5fi0QrwfItfYOxpr0RE431f5uYRLojupkbchiOl996dTN/LdyZGzCiSKGFbP9vI0U
27fJkhTUTr46f2EnxXwn7zafVrkNd2txQxrbqvAFVVdCXvoG24IvKisRwGJKGRbiZ44LAAViuUbF
VtBxTEqZ9Sr7MuFL43TDOtjG3QG9qTMpjoMgE5EyMrotvOnl3wggTXJR20Fhn+0LRgx5LK5j2O2V
ewIai+l3II9Bi7ZCGB0LJ1foj4Gw+T0cTK17g/zBIRjdvvsITRe+UeDcZRxCo79ZV+/IbY+ovGam
u6i+kMRKJ5JyPW8VHYe8SPl/x6QIt9kPoYsPnCJCG5XQelJ66uwgzLvk+SJZ4TChtidEUn6DxMwp
RlcYAGFK/YDjst2ZEe450Z+rijGHaXzPpXi5GbsQPLcZ3NxFRB8yZYGuiwECb+NGKlrtWu3pvFhP
wmpfOfPX6zv+lEBTfKu/VzMSI/7PJaUMTtA4iZBQFmWVIPlHhaY/+7jVFUNl+6XWy1n69KKM7CVx
Ydq8t2lAUjb13XTecEaVu8C/83V9Lmt2LQB6dOPDIPcfqRwfo1Bic528D+hYDawalnFG43XCs/Ee
sG1UuRg/1nWDtl5Y1L0Vn7BuhJfco3avj7L5ziJ54gPs/gZyaxJVJhmtB0GtoNNh5O+dGO0lSCll
gIjXeC+i/h9ctSRcP7mdKTjWRUua6OKIrbPa5FvSYMeko5n4zNq9qiQEUOOSv/8VHX1vqttGxCbQ
oJsHa/zWcgpU9+BRB9zxa2GSX36yXmEfL6GXkXjKU9wC/pMg9ucaMKAV3JAxJGSFzxO1BN57KV/f
wcuomvH44v2r8FaAtd/H2reJ9l5/sfuODljtmYNyvB3Q73KL3MrLiZYPjSnOxKinwFQIqRGUU845
9LbAMXtlQ0h/8zpl0L7I7rtj1hTm25wzUBdsaJzMvqj+GePDdOYt4wrP2cG1Ze8GI1UzKADAzOL4
IJZxi3NKSidfZsjg2kS9RMj9Qf63CdSmUZQFS7ooVn3mmiz8nyWksTkhJqMgXgOwbP9eHCQSSjFK
46GcWEIjf2I/TBWEJhAtbmBNl3kyJosNhjBrDEPynYJg5OKals7f1ypRGpOgEkJqUz0D31wV2hru
NmDWrhdCQPuzcJgQCqmW2nah4yfzZGBamMDi2qM1qtPmxf4VPdzIiqNv5VfI50qLkB7rHvwDDlw0
gvuLHtbmzRcgN2+wnXHGtjgOhhgdxgdqyC2Tpno4gZ6zOaQmNtmutQEJUsN4j/6MTyfT1GpxC944
cm0Y7BuEvBGMwhUuXUTEb8rnCEKBpV0WU3ftM2w5yusCK0aCDGaMFBW7ebTW6tWw49ENa55ia00U
dEFuAIS4Vq1dgfuebmOjrvuTqOj/Zc0ccimOGJTtyBAOubNHqps2XIcrp4x7NZzlq6TphQDjdTtH
A8l6yx+M4luo0GJzeS2JucPqcpPthnvXzrXHVrtB+ATVSo0rCYFLL/m/AHRyceg9ki6nDQaJiLa4
Z3aAGLLcCRR4zECh8Vjgcdq42IDP2pzHSnRVRU2IgNJu3Loi5m1Fc/jrxbTWGMX/C4COagPAvduA
6U4iujbv06PPZsGEBBvYPKOS2OAX4xhiXXkuJbwATDqqKy+TacS1SOmM2OIWtgjB1/DeC8KfEz7w
NXzB+DiDWHGUT8eOYkEcvv4/YsarShVC2A1RNYI3qoo9aIzau1HPjfCY0GWMxxSn4EITVcgF4Xsb
DasHcW959ejlItdIUOtvvc8Tj4yibBAGJf1qS/5kkLXDwB/F/hu3rjA/eTQ+j+ezfRQ4E1/9YlOj
AO8vXfYdFtBtZkp/qe5FzTs2TYKDj+fx6KKjWbovcrhu7A1D7MHKCGm/z4+pcPnyzGuDGX0tbQYX
pqRAcvp0vqffvvRh/tC+12G+URHPuVo7mRzEm4WVxB5cb8apwwDJFBIv0kd2D3ZvRs+tZVq/SAsb
2WGrj5f4dY6uBpdSbj3PirD+8Mdk5GVZLmC0wOeRdtyqS7uJ/RphPEL3bEUB8PcRs2xkjukF+usU
3TrJ/fqNt0oBDQkHn8Imqt7DxPLwwNvgLV4yFIp8UzuUB/cEslQqfOv4jNd/TzTbv4g0X3aiOwFS
yIWc/ZzAK1OMGphezfbYj8DEnohE93z0/QNwkCO7sAQbX+oyVZtYN709VKPi0Yrxg8FVjwPOBweg
tqwY8aQptm15WVgGQMnCNGFO2/9Ybv+l2oyBirgOPJGKayO0b/LBm/ER5ZTFpKbLT3LMU0OlSyVz
hczQBaIVB/fLit3bX0DB1cAL1frFa/Xia9keG1FuBTwY5tW/SrE07Kb+RK6Lb2goNtTQfc7T2Pxu
IvDRhPxa8GGzsz1oISqay8/cuVn7bJuSHMYHO3SXjDlbvs58hPve+tIZvzkmFQGV06CKlc2f1jku
A8KwTVppvm5InVsbBCFgiALhwu+im10FLuTHFLHNWtUYdOYs4UGyJ60sNJOVZuc/I3+1ntFhC/IP
SN/zisMRh4LuQO+YpQgBLSWUwh8R8zG3LK28lfCYN88tZuBZSSswcToiE/1US0YVoYp+0hTpFFXB
PhfBgoaw/jGYWLvp8PUUrhSo
`pragma protect end_protected
module DVI_TX_Top (
  clk42m,
  clk215m,
  ff_reset_n2_1,
  w_video_de,
  w_video_vs,
  w_video_hs,
  w_video_r,
  w_video_g,
  w_video_b,
  tmds_clk_p,
  tmds_clk_n,
  n36_6,
  tmds_d_p,
  tmds_d_n
)
;
input clk42m;
input clk215m;
input ff_reset_n2_1;
input w_video_de;
input w_video_vs;
input w_video_hs;
input [7:0] w_video_r;
input [7:0] w_video_g;
input [7:0] w_video_b;
output tmds_clk_p;
output tmds_clk_n;
output n36_6;
output [2:0] tmds_d_p;
output [2:0] tmds_d_n;
wire VCC;
wire GND;
  \~rgb2dvi.DVI_TX_Top  rgb2dvi_inst (
    .clk42m(clk42m),
    .clk215m(clk215m),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_video_de(w_video_de),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0]),
    .tmds_clk_p(tmds_clk_p),
    .tmds_clk_n(tmds_clk_n),
    .n36_6(n36_6),
    .tmds_d_p(tmds_d_p[2:0]),
    .tmds_d_n(tmds_d_n[2:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* DVI_TX_Top */
module ip_sdram (
  clk85m,
  n36_6,
  O_sdram_clk_d,
  w_sdram_valid,
  w_sdram_refresh,
  ff_reset_n2_1,
  w_sdram_write,
  w_sdram_wdata,
  w_sdram_wdata_mask,
  w_sdram_address,
  IO_sdram_dq_in,
  O_sdram_cke_d,
  ff_sdr_ready,
  O_sdram_ras_n_d,
  O_sdram_cas_n_d,
  O_sdram_wen_n_d,
  n646_3,
  n647_3,
  n648_3,
  n649_3,
  n650_3,
  n651_3,
  n652_3,
  n653_3,
  n654_3,
  n655_3,
  n656_3,
  n657_3,
  n658_3,
  n659_3,
  n660_3,
  n661_3,
  n662_3,
  n663_3,
  n664_3,
  n665_3,
  n666_3,
  n667_3,
  n668_3,
  n669_3,
  n670_3,
  n671_3,
  n672_3,
  n673_3,
  n674_3,
  n675_3,
  n676_3,
  n677_3,
  n680_4,
  w_sdram_rdata_en,
  slot_wait_d_4,
  O_sdram_dqm_d,
  O_sdram_addr_d_0,
  O_sdram_addr_d_1,
  O_sdram_addr_d_2,
  O_sdram_addr_d_3,
  O_sdram_addr_d_4,
  O_sdram_addr_d_5,
  O_sdram_addr_d_6,
  O_sdram_addr_d_7,
  O_sdram_addr_d_9,
  O_sdram_addr_d_10,
  w_sdram_rdata
)
;
input clk85m;
input n36_6;
input O_sdram_clk_d;
input w_sdram_valid;
input w_sdram_refresh;
input ff_reset_n2_1;
input w_sdram_write;
input [31:0] w_sdram_wdata;
input [3:0] w_sdram_wdata_mask;
input [17:2] w_sdram_address;
input [31:0] IO_sdram_dq_in;
output O_sdram_cke_d;
output ff_sdr_ready;
output O_sdram_ras_n_d;
output O_sdram_cas_n_d;
output O_sdram_wen_n_d;
output n646_3;
output n647_3;
output n648_3;
output n649_3;
output n650_3;
output n651_3;
output n652_3;
output n653_3;
output n654_3;
output n655_3;
output n656_3;
output n657_3;
output n658_3;
output n659_3;
output n660_3;
output n661_3;
output n662_3;
output n663_3;
output n664_3;
output n665_3;
output n666_3;
output n667_3;
output n668_3;
output n669_3;
output n670_3;
output n671_3;
output n672_3;
output n673_3;
output n674_3;
output n675_3;
output n676_3;
output n677_3;
output n680_4;
output w_sdram_rdata_en;
output slot_wait_d_4;
output [3:0] O_sdram_dqm_d;
output O_sdram_addr_d_0;
output O_sdram_addr_d_1;
output O_sdram_addr_d_2;
output O_sdram_addr_d_3;
output O_sdram_addr_d_4;
output O_sdram_addr_d_5;
output O_sdram_addr_d_6;
output O_sdram_addr_d_7;
output O_sdram_addr_d_9;
output O_sdram_addr_d_10;
output [31:0] w_sdram_rdata;
wire n10_3;
wire n810_5;
wire n291_3;
wire n383_3;
wire n390_3;
wire n1223_5;
wire n544_4;
wire n914_5;
wire n371_4;
wire ff_main_timer_12_6;
wire n917_4;
wire n259_11;
wire n262_13;
wire n268_11;
wire n271_12;
wire n394_11;
wire n468_10;
wire n471_10;
wire n474_10;
wire n477_10;
wire n480_10;
wire n529_11;
wire n530_11;
wire n532_11;
wire n533_11;
wire n534_11;
wire n535_11;
wire n536_11;
wire n463_6;
wire n320_10;
wire n319_10;
wire n318_10;
wire n316_10;
wire n314_10;
wire n312_10;
wire n526_17;
wire ff_sdr_address_9_5;
wire n354_6;
wire n352_6;
wire n348_6;
wire n346_6;
wire n344_6;
wire n342_6;
wire n341_6;
wire n10_5;
wire n810_6;
wire n356_4;
wire n245_7;
wire n581_7;
wire n390_4;
wire n544_6;
wire n544_7;
wire ff_main_timer_12_7;
wire ff_main_timer_12_9;
wire n259_12;
wire n259_13;
wire n262_15;
wire n265_13;
wire n265_14;
wire n268_12;
wire n271_14;
wire n468_11;
wire n468_12;
wire n320_11;
wire n314_11;
wire n353_7;
wire n342_7;
wire n259_14;
wire n259_15;
wire n262_16;
wire n353_9;
wire n20_8;
wire n581_9;
wire n262_18;
wire n245_9;
wire n10_7;
wire n302_5;
wire n344_9;
wire ff_main_timer_12_11;
wire ff_write_11;
wire n383_6;
wire n387_5;
wire n356_6;
wire n463_9;
wire n468_15;
wire n527_15;
wire n291_6;
wire ff_main_timer_14_13;
wire n471_13;
wire n271_16;
wire n544_9;
wire n265_16;
wire n21_9;
wire ff_write_15;
wire n465_12;
wire n523_26;
wire n274_11;
wire ff_do_refresh;
wire ff_do_main_state;
wire ff_write;
wire [31:0] ff_wdata;
wire [3:0] ff_wdata_mask;
wire [7:0] ff_row_address;
wire [7:0] ff_col_address;
wire [4:0] ff_main_state;
wire [14:0] ff_main_timer;
wire VCC;
wire GND;
  LUT4 n10_s0 (
    .F(n10_3),
    .I0(w_sdram_valid),
    .I1(w_sdram_refresh),
    .I2(n10_7),
    .I3(n10_5) 
);
defparam n10_s0.INIT=16'hE000;
  LUT4 n810_s2 (
    .F(n810_5),
    .I0(ff_main_state[3]),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[4]),
    .I3(n810_6) 
);
defparam n810_s2.INIT=16'h4000;
  LUT3 n291_s0 (
    .F(n291_3),
    .I0(ff_main_state[3]),
    .I1(ff_main_state[4]),
    .I2(n291_6) 
);
defparam n291_s0.INIT=8'h10;
  LUT2 n383_s0 (
    .F(n383_3),
    .I0(n356_6),
    .I1(n383_6) 
);
defparam n383_s0.INIT=4'hE;
  LUT2 n390_s0 (
    .F(n390_3),
    .I0(n383_6),
    .I1(n390_4) 
);
defparam n390_s0.INIT=4'hE;
  LUT2 n1223_s2 (
    .F(n1223_5),
    .I0(ff_reset_n2_1),
    .I1(ff_sdr_ready) 
);
defparam n1223_s2.INIT=4'h7;
  LUT4 n544_s1 (
    .F(n544_4),
    .I0(n544_9),
    .I1(n544_6),
    .I2(n544_7),
    .I3(ff_sdr_ready) 
);
defparam n544_s1.INIT=16'hBB0F;
  LUT2 n914_s2 (
    .F(n914_5),
    .I0(ff_do_refresh),
    .I1(ff_write) 
);
defparam n914_s2.INIT=4'h1;
  LUT4 n371_s1 (
    .F(n371_4),
    .I0(ff_main_state[4]),
    .I1(ff_main_state[0]),
    .I2(n810_6),
    .I3(n356_4) 
);
defparam n371_s1.INIT=16'hFF10;
  LUT3 ff_main_timer_12_s2 (
    .F(ff_main_timer_12_6),
    .I0(ff_main_timer_12_7),
    .I1(ff_main_timer_12_11),
    .I2(ff_main_timer_12_9) 
);
defparam ff_main_timer_12_s2.INIT=8'h7F;
  LUT2 n917_s1 (
    .F(n917_4),
    .I0(ff_reset_n2_1),
    .I1(n810_5) 
);
defparam n917_s1.INIT=4'h7;
  LUT2 n259_s7 (
    .F(n259_11),
    .I0(n259_12),
    .I1(n259_13) 
);
defparam n259_s7.INIT=4'hB;
  LUT4 n262_s9 (
    .F(n262_13),
    .I0(n259_13),
    .I1(n262_18),
    .I2(ff_main_state[3]),
    .I3(n262_15) 
);
defparam n262_s9.INIT=16'h3CAE;
  LUT2 n268_s7 (
    .F(n268_11),
    .I0(n810_5),
    .I1(n268_12) 
);
defparam n268_s7.INIT=4'hB;
  LUT4 n271_s8 (
    .F(n271_12),
    .I0(n271_16),
    .I1(n271_14),
    .I2(ff_main_state[0]),
    .I3(n262_15) 
);
defparam n271_s8.INIT=16'h7D55;
  LUT3 n394_s6 (
    .F(n394_11),
    .I0(ff_main_timer[0]),
    .I1(n371_4),
    .I2(ff_main_timer_12_6) 
);
defparam n394_s6.INIT=8'h10;
  LUT4 n468_s5 (
    .F(n468_10),
    .I0(n468_11),
    .I1(n914_5),
    .I2(n468_12),
    .I3(n468_15) 
);
defparam n468_s5.INIT=16'hEF00;
  LUT4 n471_s5 (
    .F(n471_10),
    .I0(ff_wdata_mask[3]),
    .I1(n471_13),
    .I2(n468_12),
    .I3(n383_6) 
);
defparam n471_s5.INIT=16'h008F;
  LUT4 n474_s5 (
    .F(n474_10),
    .I0(ff_wdata_mask[2]),
    .I1(n471_13),
    .I2(n468_12),
    .I3(n383_6) 
);
defparam n474_s5.INIT=16'h008F;
  LUT4 n477_s5 (
    .F(n477_10),
    .I0(ff_wdata_mask[1]),
    .I1(n471_13),
    .I2(n468_12),
    .I3(n383_6) 
);
defparam n477_s5.INIT=16'h008F;
  LUT4 n480_s5 (
    .F(n480_10),
    .I0(ff_wdata_mask[0]),
    .I1(n471_13),
    .I2(n468_12),
    .I3(n383_6) 
);
defparam n480_s5.INIT=16'h008F;
  LUT4 n529_s6 (
    .F(n529_11),
    .I0(ff_col_address[7]),
    .I1(n265_13),
    .I2(ff_row_address[7]),
    .I3(n245_9) 
);
defparam n529_s6.INIT=16'hF888;
  LUT4 n530_s6 (
    .F(n530_11),
    .I0(ff_col_address[6]),
    .I1(n265_13),
    .I2(ff_row_address[6]),
    .I3(n245_9) 
);
defparam n530_s6.INIT=16'hF888;
  LUT4 n532_s6 (
    .F(n532_11),
    .I0(ff_col_address[4]),
    .I1(n265_13),
    .I2(ff_row_address[4]),
    .I3(n245_9) 
);
defparam n532_s6.INIT=16'hF888;
  LUT4 n533_s6 (
    .F(n533_11),
    .I0(ff_col_address[3]),
    .I1(n265_13),
    .I2(ff_row_address[3]),
    .I3(n245_9) 
);
defparam n533_s6.INIT=16'hF888;
  LUT4 n534_s6 (
    .F(n534_11),
    .I0(ff_col_address[2]),
    .I1(n265_13),
    .I2(ff_row_address[2]),
    .I3(n245_9) 
);
defparam n534_s6.INIT=16'hF888;
  LUT4 n535_s6 (
    .F(n535_11),
    .I0(ff_col_address[1]),
    .I1(n265_13),
    .I2(ff_row_address[1]),
    .I3(n245_9) 
);
defparam n535_s6.INIT=16'hF888;
  LUT4 n536_s6 (
    .F(n536_11),
    .I0(ff_col_address[0]),
    .I1(n265_13),
    .I2(ff_row_address[0]),
    .I3(n245_9) 
);
defparam n536_s6.INIT=16'hF888;
  LUT4 n463_s1 (
    .F(n463_6),
    .I0(n265_13),
    .I1(n523_26),
    .I2(ff_sdr_ready),
    .I3(n463_9) 
);
defparam n463_s1.INIT=16'hBF00;
  LUT2 n320_s4 (
    .F(n320_10),
    .I0(ff_main_timer[4]),
    .I1(n320_11) 
);
defparam n320_s4.INIT=4'h6;
  LUT3 n319_s4 (
    .F(n319_10),
    .I0(ff_main_timer[4]),
    .I1(n320_11),
    .I2(ff_main_timer[5]) 
);
defparam n319_s4.INIT=8'hB4;
  LUT4 n318_s4 (
    .F(n318_10),
    .I0(ff_main_timer[4]),
    .I1(ff_main_timer[5]),
    .I2(n320_11),
    .I3(ff_main_timer[6]) 
);
defparam n318_s4.INIT=16'hEF10;
  LUT3 n316_s4 (
    .F(n316_10),
    .I0(ff_main_timer[7]),
    .I1(ff_main_timer_12_7),
    .I2(ff_main_timer[8]) 
);
defparam n316_s4.INIT=8'hB4;
  LUT4 n314_s4 (
    .F(n314_10),
    .I0(ff_main_timer[9]),
    .I1(ff_main_timer_12_7),
    .I2(n314_11),
    .I3(ff_main_timer[10]) 
);
defparam n314_s4.INIT=16'hBF40;
  LUT4 n312_s4 (
    .F(n312_10),
    .I0(ff_main_timer[9]),
    .I1(ff_main_timer_12_7),
    .I2(ff_main_timer_12_11),
    .I3(ff_main_timer[12]) 
);
defparam n312_s4.INIT=16'hBF40;
  LUT3 n526_s10 (
    .F(n526_17),
    .I0(n544_7),
    .I1(n581_9),
    .I2(ff_sdr_ready) 
);
defparam n526_s10.INIT=8'hCA;
  LUT2 ff_sdr_address_10_s3 (
    .F(ff_sdr_address_9_5),
    .I0(n523_26),
    .I1(ff_sdr_ready) 
);
defparam ff_sdr_address_10_s3.INIT=4'hB;
  LUT3 n354_s1 (
    .F(n354_6),
    .I0(n371_4),
    .I1(ff_main_timer[1]),
    .I2(ff_main_timer[0]) 
);
defparam n354_s1.INIT=8'h41;
  LUT4 n352_s1 (
    .F(n352_6),
    .I0(ff_main_timer[2]),
    .I1(n353_7),
    .I2(n371_4),
    .I3(ff_main_timer[3]) 
);
defparam n352_s1.INIT=16'h0B04;
  LUT3 n348_s1 (
    .F(n348_6),
    .I0(n371_4),
    .I1(ff_main_timer[7]),
    .I2(ff_main_timer_12_7) 
);
defparam n348_s1.INIT=8'h14;
  LUT4 n346_s1 (
    .F(n346_6),
    .I0(ff_main_timer_12_7),
    .I1(n314_11),
    .I2(n371_4),
    .I3(ff_main_timer[9]) 
);
defparam n346_s1.INIT=16'h0708;
  LUT4 n344_s1 (
    .F(n344_6),
    .I0(ff_main_timer_12_7),
    .I1(n344_9),
    .I2(n371_4),
    .I3(ff_main_timer[11]) 
);
defparam n344_s1.INIT=16'h0708;
  LUT3 n342_s1 (
    .F(n342_6),
    .I0(n371_4),
    .I1(ff_main_timer[13]),
    .I2(n342_7) 
);
defparam n342_s1.INIT=8'h14;
  LUT4 n341_s1 (
    .F(n341_6),
    .I0(ff_main_timer[13]),
    .I1(n342_7),
    .I2(n371_4),
    .I3(ff_main_timer[14]) 
);
defparam n341_s1.INIT=16'h0B04;
  LUT2 n10_s2 (
    .F(n10_5),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]) 
);
defparam n10_s2.INIT=4'h4;
  LUT2 n810_s3 (
    .F(n810_6),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]) 
);
defparam n810_s3.INIT=4'h1;
  LUT3 n356_s1 (
    .F(n356_4),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[4]) 
);
defparam n356_s1.INIT=8'h01;
  LUT2 n245_s4 (
    .F(n245_7),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]) 
);
defparam n245_s4.INIT=4'h8;
  LUT2 n581_s4 (
    .F(n581_7),
    .I0(ff_main_state[4]),
    .I1(ff_main_state[3]) 
);
defparam n581_s4.INIT=4'h4;
  LUT4 n390_s1 (
    .F(n390_4),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[4]),
    .I2(ff_main_state[3]),
    .I3(n810_6) 
);
defparam n390_s1.INIT=16'h1000;
  LUT4 n544_s3 (
    .F(n544_6),
    .I0(n581_9),
    .I1(O_sdram_addr_d_5),
    .I2(ff_row_address[5]),
    .I3(n245_9) 
);
defparam n544_s3.INIT=16'h0FBB;
  LUT3 n544_s4 (
    .F(n544_7),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[1]),
    .I2(n356_4) 
);
defparam n544_s4.INIT=8'h40;
  LUT4 ff_main_timer_12_s3 (
    .F(ff_main_timer_12_7),
    .I0(ff_main_timer[4]),
    .I1(ff_main_timer[5]),
    .I2(ff_main_timer[6]),
    .I3(n320_11) 
);
defparam ff_main_timer_12_s3.INIT=16'h0100;
  LUT4 ff_main_timer_12_s5 (
    .F(ff_main_timer_12_9),
    .I0(ff_main_timer[9]),
    .I1(ff_main_timer[12]),
    .I2(ff_main_timer[13]),
    .I3(ff_main_timer[14]) 
);
defparam ff_main_timer_12_s5.INIT=16'h0001;
  LUT4 n259_s8 (
    .F(n259_12),
    .I0(n271_14),
    .I1(ff_main_state[4]),
    .I2(n259_14),
    .I3(ff_main_state[3]) 
);
defparam n259_s8.INIT=16'h2C00;
  LUT4 n259_s9 (
    .F(n259_13),
    .I0(n271_14),
    .I1(ff_main_state[3]),
    .I2(n259_15),
    .I3(n468_11) 
);
defparam n259_s9.INIT=16'h008F;
  LUT3 n262_s11 (
    .F(n262_15),
    .I0(n262_16),
    .I1(ff_main_state[1]),
    .I2(n810_5) 
);
defparam n262_s11.INIT=8'h0B;
  LUT2 n265_s9 (
    .F(n265_13),
    .I0(ff_do_refresh),
    .I1(n581_9) 
);
defparam n265_s9.INIT=4'h4;
  LUT4 n265_s10 (
    .F(n265_14),
    .I0(n271_14),
    .I1(n245_7),
    .I2(ff_main_state[2]),
    .I3(n262_15) 
);
defparam n265_s10.INIT=16'h7800;
  LUT4 n268_s8 (
    .F(n268_12),
    .I0(n262_15),
    .I1(ff_main_state[0]),
    .I2(n271_14),
    .I3(ff_main_state[1]) 
);
defparam n268_s8.INIT=16'hC43F;
  LUT3 n271_s10 (
    .F(n271_14),
    .I0(ff_main_timer_12_6),
    .I1(ff_do_main_state),
    .I2(ff_sdr_ready) 
);
defparam n271_s10.INIT=8'hC5;
  LUT2 n468_s6 (
    .F(n468_11),
    .I0(ff_do_refresh),
    .I1(n581_9) 
);
defparam n468_s6.INIT=4'h8;
  LUT4 n468_s7 (
    .F(n468_12),
    .I0(ff_do_refresh),
    .I1(n245_9),
    .I2(n581_9),
    .I3(ff_sdr_ready) 
);
defparam n468_s7.INIT=16'hF800;
  LUT4 n320_s5 (
    .F(n320_11),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer[1]),
    .I2(ff_main_timer[2]),
    .I3(ff_main_timer[3]) 
);
defparam n320_s5.INIT=16'h0001;
  LUT2 n314_s5 (
    .F(n314_11),
    .I0(ff_main_timer[7]),
    .I1(ff_main_timer[8]) 
);
defparam n314_s5.INIT=4'h1;
  LUT2 n353_s2 (
    .F(n353_7),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer[1]) 
);
defparam n353_s2.INIT=4'h1;
  LUT4 n342_s2 (
    .F(n342_7),
    .I0(ff_main_timer[9]),
    .I1(ff_main_timer[12]),
    .I2(ff_main_timer_12_7),
    .I3(ff_main_timer_12_11) 
);
defparam n342_s2.INIT=16'h1000;
  LUT4 n259_s10 (
    .F(n259_14),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[2]) 
);
defparam n259_s10.INIT=16'hA331;
  LUT2 n259_s11 (
    .F(n259_15),
    .I0(ff_main_state[4]),
    .I1(n259_14) 
);
defparam n259_s11.INIT=4'h8;
  LUT4 n262_s12 (
    .F(n262_16),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[2]),
    .I2(ff_main_state[3]),
    .I3(ff_main_state[4]) 
);
defparam n262_s12.INIT=16'hFB8F;
  LUT4 n353_s3 (
    .F(n353_9),
    .I0(n371_4),
    .I1(ff_main_timer[2]),
    .I2(ff_main_timer[0]),
    .I3(ff_main_timer[1]) 
);
defparam n353_s3.INIT=16'h4441;
  LUT4 n20_s2 (
    .F(n20_8),
    .I0(w_sdram_refresh),
    .I1(n10_7),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n20_s2.INIT=16'h0800;
  LUT4 n581_s5 (
    .F(n581_9),
    .I0(ff_main_state[2]),
    .I1(n581_7),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n581_s5.INIT=16'h0800;
  LUT4 n262_s13 (
    .F(n262_18),
    .I0(n271_14),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[2]) 
);
defparam n262_s13.INIT=16'h8000;
  LUT3 n245_s5 (
    .F(n245_9),
    .I0(n10_7),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[1]) 
);
defparam n245_s5.INIT=8'h80;
  LUT3 n10_s3 (
    .F(n10_7),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[4]),
    .I2(ff_main_state[3]) 
);
defparam n10_s3.INIT=8'h10;
  LUT3 n302_s1 (
    .F(n302_5),
    .I0(ff_main_state[4]),
    .I1(ff_main_state[3]),
    .I2(n291_6) 
);
defparam n302_s1.INIT=8'h40;
  LUT4 n344_s3 (
    .F(n344_9),
    .I0(ff_main_timer[9]),
    .I1(ff_main_timer[10]),
    .I2(ff_main_timer[7]),
    .I3(ff_main_timer[8]) 
);
defparam n344_s3.INIT=16'h0001;
  LUT4 ff_main_timer_12_s6 (
    .F(ff_main_timer_12_11),
    .I0(ff_main_timer[10]),
    .I1(ff_main_timer[11]),
    .I2(ff_main_timer[7]),
    .I3(ff_main_timer[8]) 
);
defparam ff_main_timer_12_s6.INIT=16'h0001;
  LUT4 ff_write_s5 (
    .F(ff_write_11),
    .I0(n262_16),
    .I1(ff_main_state[1]),
    .I2(n810_5),
    .I3(ff_main_state[4]) 
);
defparam ff_write_s5.INIT=16'hF400;
  LUT4 n383_s2 (
    .F(n383_6),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[3]),
    .I3(ff_main_state[4]) 
);
defparam n383_s2.INIT=16'h0002;
  LUT4 n387_s1 (
    .F(n387_5),
    .I0(n810_6),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[3]),
    .I3(ff_main_state[4]) 
);
defparam n387_s1.INIT=16'h0001;
  LUT4 n356_s2 (
    .F(n356_6),
    .I0(n810_6),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[3]),
    .I3(ff_main_state[4]) 
);
defparam n356_s2.INIT=16'h0002;
  LUT4 n463_s3 (
    .F(n463_9),
    .I0(n390_3),
    .I1(ff_main_state[2]),
    .I2(ff_main_state[1]),
    .I3(n356_4) 
);
defparam n463_s3.INIT=16'h4555;
  LUT4 n468_s9 (
    .F(n468_15),
    .I0(n390_4),
    .I1(ff_main_state[2]),
    .I2(ff_main_state[1]),
    .I3(n356_4) 
);
defparam n468_s9.INIT=16'h4555;
  LUT4 n527_s8 (
    .F(n527_15),
    .I0(ff_sdr_ready),
    .I1(ff_main_state[2]),
    .I2(ff_main_state[1]),
    .I3(n356_4) 
);
defparam n527_s8.INIT=16'h4555;
  LUT4 n291_s2 (
    .F(n291_6),
    .I0(ff_main_timer_12_6),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[2]),
    .I3(ff_main_state[0]) 
);
defparam n291_s2.INIT=16'h0100;
  LUT4 ff_main_timer_14_s6 (
    .F(ff_main_timer_14_13),
    .I0(ff_main_timer_12_7),
    .I1(ff_main_timer_12_11),
    .I2(ff_main_timer_12_9),
    .I3(n371_4) 
);
defparam ff_main_timer_14_s6.INIT=16'hFF7F;
  LUT3 n471_s7 (
    .F(n471_13),
    .I0(ff_write),
    .I1(ff_do_refresh),
    .I2(n581_9) 
);
defparam n471_s7.INIT=8'h20;
  LUT4 n271_s11 (
    .F(n271_16),
    .I0(n10_3),
    .I1(ff_do_refresh),
    .I2(n581_9),
    .I3(n371_4) 
);
defparam n271_s11.INIT=16'h0045;
  LUT3 n544_s5 (
    .F(n544_9),
    .I0(ff_col_address[5]),
    .I1(ff_do_refresh),
    .I2(n581_9) 
);
defparam n544_s5.INIT=8'h20;
  LUT4 n265_s11 (
    .F(n265_16),
    .I0(n245_9),
    .I1(ff_do_refresh),
    .I2(n581_9),
    .I3(n265_14) 
);
defparam n265_s11.INIT=16'hFFBA;
  LUT4 n21_s3 (
    .F(n21_9),
    .I0(ff_write_11),
    .I1(ff_write),
    .I2(w_sdram_write),
    .I3(n10_3) 
);
defparam n21_s3.INIT=16'hF044;
  LUT2 ff_write_s7 (
    .F(ff_write_15),
    .I0(n10_3),
    .I1(ff_write_11) 
);
defparam ff_write_s7.INIT=4'hE;
  LUT4 n465_s6 (
    .F(n465_12),
    .I0(n581_9),
    .I1(ff_sdr_ready),
    .I2(n383_6),
    .I3(n390_4) 
);
defparam n465_s6.INIT=16'h0007;
  LUT4 n523_s21 (
    .F(n523_26),
    .I0(n10_7),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[1]),
    .I3(n581_9) 
);
defparam n523_s21.INIT=16'hFF80;
  LUT4 n274_s6 (
    .F(n274_11),
    .I0(n10_7),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[1]),
    .I3(ff_write_11) 
);
defparam n274_s6.INIT=16'hFF80;
  DFFRE ff_wdata_31_s0 (
    .Q(ff_wdata[31]),
    .D(w_sdram_wdata[31]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_30_s0 (
    .Q(ff_wdata[30]),
    .D(w_sdram_wdata[30]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_29_s0 (
    .Q(ff_wdata[29]),
    .D(w_sdram_wdata[29]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_28_s0 (
    .Q(ff_wdata[28]),
    .D(w_sdram_wdata[28]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_27_s0 (
    .Q(ff_wdata[27]),
    .D(w_sdram_wdata[27]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_26_s0 (
    .Q(ff_wdata[26]),
    .D(w_sdram_wdata[26]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_25_s0 (
    .Q(ff_wdata[25]),
    .D(w_sdram_wdata[25]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_24_s0 (
    .Q(ff_wdata[24]),
    .D(w_sdram_wdata[24]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_23_s0 (
    .Q(ff_wdata[23]),
    .D(w_sdram_wdata[23]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_22_s0 (
    .Q(ff_wdata[22]),
    .D(w_sdram_wdata[22]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_21_s0 (
    .Q(ff_wdata[21]),
    .D(w_sdram_wdata[21]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_20_s0 (
    .Q(ff_wdata[20]),
    .D(w_sdram_wdata[20]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_19_s0 (
    .Q(ff_wdata[19]),
    .D(w_sdram_wdata[19]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_18_s0 (
    .Q(ff_wdata[18]),
    .D(w_sdram_wdata[18]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_17_s0 (
    .Q(ff_wdata[17]),
    .D(w_sdram_wdata[17]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_16_s0 (
    .Q(ff_wdata[16]),
    .D(w_sdram_wdata[16]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_15_s0 (
    .Q(ff_wdata[15]),
    .D(w_sdram_wdata[15]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_14_s0 (
    .Q(ff_wdata[14]),
    .D(w_sdram_wdata[14]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_13_s0 (
    .Q(ff_wdata[13]),
    .D(w_sdram_wdata[13]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_12_s0 (
    .Q(ff_wdata[12]),
    .D(w_sdram_wdata[12]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_11_s0 (
    .Q(ff_wdata[11]),
    .D(w_sdram_wdata[11]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_10_s0 (
    .Q(ff_wdata[10]),
    .D(w_sdram_wdata[10]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_9_s0 (
    .Q(ff_wdata[9]),
    .D(w_sdram_wdata[9]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_8_s0 (
    .Q(ff_wdata[8]),
    .D(w_sdram_wdata[8]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_7_s0 (
    .Q(ff_wdata[7]),
    .D(w_sdram_wdata[7]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_6_s0 (
    .Q(ff_wdata[6]),
    .D(w_sdram_wdata[6]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_5_s0 (
    .Q(ff_wdata[5]),
    .D(w_sdram_wdata[5]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_4_s0 (
    .Q(ff_wdata[4]),
    .D(w_sdram_wdata[4]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_3_s0 (
    .Q(ff_wdata[3]),
    .D(w_sdram_wdata[3]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_2_s0 (
    .Q(ff_wdata[2]),
    .D(w_sdram_wdata[2]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_1_s0 (
    .Q(ff_wdata[1]),
    .D(w_sdram_wdata[1]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_0_s0 (
    .Q(ff_wdata[0]),
    .D(w_sdram_wdata[0]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_3_s0 (
    .Q(ff_wdata_mask[3]),
    .D(w_sdram_wdata_mask[3]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_2_s0 (
    .Q(ff_wdata_mask[2]),
    .D(w_sdram_wdata_mask[2]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_1_s0 (
    .Q(ff_wdata_mask[1]),
    .D(w_sdram_wdata_mask[1]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_0_s0 (
    .Q(ff_wdata_mask[0]),
    .D(w_sdram_wdata_mask[0]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_7_s0 (
    .Q(ff_row_address[7]),
    .D(w_sdram_address[17]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_6_s0 (
    .Q(ff_row_address[6]),
    .D(w_sdram_address[16]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_5_s0 (
    .Q(ff_row_address[5]),
    .D(w_sdram_address[15]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_4_s0 (
    .Q(ff_row_address[4]),
    .D(w_sdram_address[14]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_3_s0 (
    .Q(ff_row_address[3]),
    .D(w_sdram_address[13]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_2_s0 (
    .Q(ff_row_address[2]),
    .D(w_sdram_address[12]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_1_s0 (
    .Q(ff_row_address[1]),
    .D(w_sdram_address[11]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_0_s0 (
    .Q(ff_row_address[0]),
    .D(w_sdram_address[10]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_7_s0 (
    .Q(ff_col_address[7]),
    .D(w_sdram_address[9]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_6_s0 (
    .Q(ff_col_address[6]),
    .D(w_sdram_address[8]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_5_s0 (
    .Q(ff_col_address[5]),
    .D(w_sdram_address[7]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_4_s0 (
    .Q(ff_col_address[4]),
    .D(w_sdram_address[6]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_3_s0 (
    .Q(ff_col_address[3]),
    .D(w_sdram_address[5]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_2_s0 (
    .Q(ff_col_address[2]),
    .D(w_sdram_address[4]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_1_s0 (
    .Q(ff_col_address[1]),
    .D(w_sdram_address[3]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_0_s0 (
    .Q(ff_col_address[0]),
    .D(w_sdram_address[2]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFR ff_main_state_4_s0 (
    .Q(ff_main_state[4]),
    .D(n259_11),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_3_s0 (
    .Q(ff_main_state[3]),
    .D(n262_13),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_2_s0 (
    .Q(ff_main_state[2]),
    .D(n265_16),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_1_s0 (
    .Q(ff_main_state[1]),
    .D(n268_11),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_0_s0 (
    .Q(ff_main_state[0]),
    .D(n271_12),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFRE ff_initial_finish_s0 (
    .Q(O_sdram_cke_d),
    .D(VCC),
    .CLK(clk85m),
    .CE(n291_3),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_ready_s0 (
    .Q(ff_sdr_ready),
    .D(VCC),
    .CLK(clk85m),
    .CE(n302_5),
    .RESET(n36_6) 
);
  DFFRE ff_main_timer_12_s0 (
    .Q(ff_main_timer[12]),
    .D(n312_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_4) 
);
  DFFRE ff_main_timer_10_s0 (
    .Q(ff_main_timer[10]),
    .D(n314_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_4) 
);
  DFFRE ff_main_timer_8_s0 (
    .Q(ff_main_timer[8]),
    .D(n316_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_4) 
);
  DFFRE ff_main_timer_6_s0 (
    .Q(ff_main_timer[6]),
    .D(n318_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_4) 
);
  DFFRE ff_main_timer_5_s0 (
    .Q(ff_main_timer[5]),
    .D(n319_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_4) 
);
  DFFRE ff_main_timer_4_s0 (
    .Q(ff_main_timer[4]),
    .D(n320_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_4) 
);
  DFFS ff_sdr_command_2_s0 (
    .Q(O_sdram_ras_n_d),
    .D(n463_6),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_command_1_s0 (
    .Q(O_sdram_cas_n_d),
    .D(n465_12),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_command_0_s0 (
    .Q(O_sdram_wen_n_d),
    .D(n468_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_3_s0 (
    .Q(O_sdram_dqm_d[3]),
    .D(n471_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_2_s0 (
    .Q(O_sdram_dqm_d[2]),
    .D(n474_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_1_s0 (
    .Q(O_sdram_dqm_d[1]),
    .D(n477_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_0_s0 (
    .Q(O_sdram_dqm_d[0]),
    .D(n480_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFR ff_sdr_address_5_s0 (
    .Q(O_sdram_addr_d_5),
    .D(n544_4),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFF n646_s0 (
    .Q(n646_3),
    .D(ff_wdata[31]),
    .CLK(clk85m) 
);
  DFF n647_s0 (
    .Q(n647_3),
    .D(ff_wdata[30]),
    .CLK(clk85m) 
);
  DFF n648_s0 (
    .Q(n648_3),
    .D(ff_wdata[29]),
    .CLK(clk85m) 
);
  DFF n649_s0 (
    .Q(n649_3),
    .D(ff_wdata[28]),
    .CLK(clk85m) 
);
  DFF n650_s0 (
    .Q(n650_3),
    .D(ff_wdata[27]),
    .CLK(clk85m) 
);
  DFF n651_s0 (
    .Q(n651_3),
    .D(ff_wdata[26]),
    .CLK(clk85m) 
);
  DFF n652_s0 (
    .Q(n652_3),
    .D(ff_wdata[25]),
    .CLK(clk85m) 
);
  DFF n653_s0 (
    .Q(n653_3),
    .D(ff_wdata[24]),
    .CLK(clk85m) 
);
  DFF n654_s0 (
    .Q(n654_3),
    .D(ff_wdata[23]),
    .CLK(clk85m) 
);
  DFF n655_s0 (
    .Q(n655_3),
    .D(ff_wdata[22]),
    .CLK(clk85m) 
);
  DFF n656_s0 (
    .Q(n656_3),
    .D(ff_wdata[21]),
    .CLK(clk85m) 
);
  DFF n657_s0 (
    .Q(n657_3),
    .D(ff_wdata[20]),
    .CLK(clk85m) 
);
  DFF n658_s0 (
    .Q(n658_3),
    .D(ff_wdata[19]),
    .CLK(clk85m) 
);
  DFF n659_s0 (
    .Q(n659_3),
    .D(ff_wdata[18]),
    .CLK(clk85m) 
);
  DFF n660_s0 (
    .Q(n660_3),
    .D(ff_wdata[17]),
    .CLK(clk85m) 
);
  DFF n661_s0 (
    .Q(n661_3),
    .D(ff_wdata[16]),
    .CLK(clk85m) 
);
  DFF n662_s0 (
    .Q(n662_3),
    .D(ff_wdata[15]),
    .CLK(clk85m) 
);
  DFF n663_s0 (
    .Q(n663_3),
    .D(ff_wdata[14]),
    .CLK(clk85m) 
);
  DFF n664_s0 (
    .Q(n664_3),
    .D(ff_wdata[13]),
    .CLK(clk85m) 
);
  DFF n665_s0 (
    .Q(n665_3),
    .D(ff_wdata[12]),
    .CLK(clk85m) 
);
  DFF n666_s0 (
    .Q(n666_3),
    .D(ff_wdata[11]),
    .CLK(clk85m) 
);
  DFF n667_s0 (
    .Q(n667_3),
    .D(ff_wdata[10]),
    .CLK(clk85m) 
);
  DFF n668_s0 (
    .Q(n668_3),
    .D(ff_wdata[9]),
    .CLK(clk85m) 
);
  DFF n669_s0 (
    .Q(n669_3),
    .D(ff_wdata[8]),
    .CLK(clk85m) 
);
  DFF n670_s0 (
    .Q(n670_3),
    .D(ff_wdata[7]),
    .CLK(clk85m) 
);
  DFF n671_s0 (
    .Q(n671_3),
    .D(ff_wdata[6]),
    .CLK(clk85m) 
);
  DFF n672_s0 (
    .Q(n672_3),
    .D(ff_wdata[5]),
    .CLK(clk85m) 
);
  DFF n673_s0 (
    .Q(n673_3),
    .D(ff_wdata[4]),
    .CLK(clk85m) 
);
  DFF n674_s0 (
    .Q(n674_3),
    .D(ff_wdata[3]),
    .CLK(clk85m) 
);
  DFF n675_s0 (
    .Q(n675_3),
    .D(ff_wdata[2]),
    .CLK(clk85m) 
);
  DFF n676_s0 (
    .Q(n676_3),
    .D(ff_wdata[1]),
    .CLK(clk85m) 
);
  DFF n677_s0 (
    .Q(n677_3),
    .D(ff_wdata[0]),
    .CLK(clk85m) 
);
  DFFR n680_s0 (
    .Q(n680_4),
    .D(n581_9),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_31_s0 (
    .Q(w_sdram_rdata[31]),
    .D(IO_sdram_dq_in[31]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_30_s0 (
    .Q(w_sdram_rdata[30]),
    .D(IO_sdram_dq_in[30]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_29_s0 (
    .Q(w_sdram_rdata[29]),
    .D(IO_sdram_dq_in[29]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_28_s0 (
    .Q(w_sdram_rdata[28]),
    .D(IO_sdram_dq_in[28]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_27_s0 (
    .Q(w_sdram_rdata[27]),
    .D(IO_sdram_dq_in[27]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_26_s0 (
    .Q(w_sdram_rdata[26]),
    .D(IO_sdram_dq_in[26]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_25_s0 (
    .Q(w_sdram_rdata[25]),
    .D(IO_sdram_dq_in[25]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_24_s0 (
    .Q(w_sdram_rdata[24]),
    .D(IO_sdram_dq_in[24]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_23_s0 (
    .Q(w_sdram_rdata[23]),
    .D(IO_sdram_dq_in[23]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_22_s0 (
    .Q(w_sdram_rdata[22]),
    .D(IO_sdram_dq_in[22]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_21_s0 (
    .Q(w_sdram_rdata[21]),
    .D(IO_sdram_dq_in[21]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_20_s0 (
    .Q(w_sdram_rdata[20]),
    .D(IO_sdram_dq_in[20]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_19_s0 (
    .Q(w_sdram_rdata[19]),
    .D(IO_sdram_dq_in[19]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_18_s0 (
    .Q(w_sdram_rdata[18]),
    .D(IO_sdram_dq_in[18]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_17_s0 (
    .Q(w_sdram_rdata[17]),
    .D(IO_sdram_dq_in[17]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_16_s0 (
    .Q(w_sdram_rdata[16]),
    .D(IO_sdram_dq_in[16]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_15_s0 (
    .Q(w_sdram_rdata[15]),
    .D(IO_sdram_dq_in[15]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_14_s0 (
    .Q(w_sdram_rdata[14]),
    .D(IO_sdram_dq_in[14]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_13_s0 (
    .Q(w_sdram_rdata[13]),
    .D(IO_sdram_dq_in[13]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_12_s0 (
    .Q(w_sdram_rdata[12]),
    .D(IO_sdram_dq_in[12]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_11_s0 (
    .Q(w_sdram_rdata[11]),
    .D(IO_sdram_dq_in[11]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_10_s0 (
    .Q(w_sdram_rdata[10]),
    .D(IO_sdram_dq_in[10]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_9_s0 (
    .Q(w_sdram_rdata[9]),
    .D(IO_sdram_dq_in[9]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_8_s0 (
    .Q(w_sdram_rdata[8]),
    .D(IO_sdram_dq_in[8]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_7_s0 (
    .Q(w_sdram_rdata[7]),
    .D(IO_sdram_dq_in[7]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_6_s0 (
    .Q(w_sdram_rdata[6]),
    .D(IO_sdram_dq_in[6]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_5_s0 (
    .Q(w_sdram_rdata[5]),
    .D(IO_sdram_dq_in[5]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_4_s0 (
    .Q(w_sdram_rdata[4]),
    .D(IO_sdram_dq_in[4]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_3_s0 (
    .Q(w_sdram_rdata[3]),
    .D(IO_sdram_dq_in[3]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_2_s0 (
    .Q(w_sdram_rdata[2]),
    .D(IO_sdram_dq_in[2]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_1_s0 (
    .Q(w_sdram_rdata[1]),
    .D(IO_sdram_dq_in[1]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_0_s0 (
    .Q(w_sdram_rdata[0]),
    .D(IO_sdram_dq_in[0]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFR ff_sdr_read_data_en_s0 (
    .Q(w_sdram_rdata_en),
    .D(n914_5),
    .CLK(clk85m),
    .RESET(n917_4) 
);
  DFFRE ff_do_refresh_s1 (
    .Q(ff_do_refresh),
    .D(n20_8),
    .CLK(clk85m),
    .CE(ff_write_15),
    .RESET(n36_6) 
);
defparam ff_do_refresh_s1.INIT=1'b0;
  DFFRE ff_do_main_state_s1 (
    .Q(ff_do_main_state),
    .D(n245_9),
    .CLK(clk85m),
    .CE(n274_11),
    .RESET(n36_6) 
);
defparam ff_do_main_state_s1.INIT=1'b0;
  DFFRE ff_sdr_address_7_s1 (
    .Q(O_sdram_addr_d_7),
    .D(n529_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_7_s1.INIT=1'b0;
  DFFRE ff_sdr_address_6_s1 (
    .Q(O_sdram_addr_d_6),
    .D(n530_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_6_s1.INIT=1'b0;
  DFFRE ff_sdr_address_4_s1 (
    .Q(O_sdram_addr_d_4),
    .D(n532_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_4_s1.INIT=1'b0;
  DFFRE ff_sdr_address_3_s1 (
    .Q(O_sdram_addr_d_3),
    .D(n533_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_3_s1.INIT=1'b0;
  DFFRE ff_sdr_address_2_s1 (
    .Q(O_sdram_addr_d_2),
    .D(n534_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_2_s1.INIT=1'b0;
  DFFRE ff_sdr_address_1_s1 (
    .Q(O_sdram_addr_d_1),
    .D(n535_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_1_s1.INIT=1'b0;
  DFFRE ff_sdr_address_0_s1 (
    .Q(O_sdram_addr_d_0),
    .D(n536_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_0_s1.INIT=1'b0;
  DFFS ff_main_timer_0_s2 (
    .Q(ff_main_timer[0]),
    .D(n394_11),
    .CLK(clk85m),
    .SET(n387_5) 
);
  DFFRE ff_sdr_address_10_s1 (
    .Q(O_sdram_addr_d_10),
    .D(n526_17),
    .CLK(clk85m),
    .CE(ff_sdr_address_9_5),
    .RESET(n36_6) 
);
defparam ff_sdr_address_10_s1.INIT=1'b0;
  DFFRE ff_sdr_address_9_s1 (
    .Q(O_sdram_addr_d_9),
    .D(n527_15),
    .CLK(clk85m),
    .CE(ff_sdr_address_9_5),
    .RESET(n36_6) 
);
defparam ff_sdr_address_9_s1.INIT=1'b0;
  DFFSE ff_main_timer_14_s3 (
    .Q(ff_main_timer[14]),
    .D(n341_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_13),
    .SET(n356_6) 
);
defparam ff_main_timer_14_s3.INIT=1'b1;
  DFFSE ff_main_timer_13_s3 (
    .Q(ff_main_timer[13]),
    .D(n342_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_13),
    .SET(n356_6) 
);
defparam ff_main_timer_13_s3.INIT=1'b1;
  DFFSE ff_main_timer_11_s3 (
    .Q(ff_main_timer[11]),
    .D(n344_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_13),
    .SET(n356_6) 
);
defparam ff_main_timer_11_s3.INIT=1'b1;
  DFFSE ff_main_timer_9_s3 (
    .Q(ff_main_timer[9]),
    .D(n346_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_13),
    .SET(n356_6) 
);
defparam ff_main_timer_9_s3.INIT=1'b1;
  DFFSE ff_main_timer_7_s3 (
    .Q(ff_main_timer[7]),
    .D(n348_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_13),
    .SET(n356_6) 
);
defparam ff_main_timer_7_s3.INIT=1'b1;
  DFFSE ff_main_timer_3_s3 (
    .Q(ff_main_timer[3]),
    .D(n352_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_13),
    .SET(n383_3) 
);
defparam ff_main_timer_3_s3.INIT=1'b1;
  DFFSE ff_main_timer_2_s3 (
    .Q(ff_main_timer[2]),
    .D(n353_9),
    .CLK(clk85m),
    .CE(ff_main_timer_14_13),
    .SET(n387_5) 
);
defparam ff_main_timer_2_s3.INIT=1'b1;
  DFFSE ff_main_timer_1_s3 (
    .Q(ff_main_timer[1]),
    .D(n354_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_13),
    .SET(n390_3) 
);
defparam ff_main_timer_1_s3.INIT=1'b1;
  DFFR ff_write_s6 (
    .Q(ff_write),
    .D(n21_9),
    .CLK(clk85m),
    .RESET(n36_6) 
);
defparam ff_write_s6.INIT=1'b0;
  INV slot_wait_d_s0 (
    .O(slot_wait_d_4),
    .I(ff_sdr_ready) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_sdram */
module ip_ws2812_led (
  clk85m,
  n36_6,
  ff_wr,
  w_green,
  w_red,
  w_blue,
  ws2812_led_d,
  w_sending
)
;
input clk85m;
input n36_6;
input ff_wr;
input [5:4] w_green;
input [5:5] w_red;
input [5:5] w_blue;
output ws2812_led_d;
output w_sending;
wire n172_3;
wire n124_5;
wire n125_5;
wire n128_5;
wire n131_5;
wire n132_5;
wire n133_5;
wire n135_5;
wire n304_3;
wire n305_3;
wire n312_3;
wire n320_3;
wire n102_92;
wire n103_90;
wire n104_90;
wire n106_90;
wire n107_93;
wire n119_85;
wire n121_85;
wire n122_86;
wire ff_send_data_23_8;
wire n111_89;
wire n112_88;
wire n114_88;
wire n115_88;
wire n172_4;
wire n124_6;
wire n128_6;
wire n128_7;
wire n131_6;
wire n132_7;
wire n132_8;
wire n133_6;
wire n102_94;
wire n104_91;
wire n104_92;
wire n121_86;
wire ff_send_data_23_9;
wire ff_send_data_23_10;
wire ff_sending_7;
wire ff_led_9;
wire n111_91;
wire n112_89;
wire ff_sending_8;
wire ff_send_data_23_12;
wire ff_state_5_10;
wire ff_send_data_23_14;
wire n111_94;
wire n102_96;
wire n105_92;
wire n119_88;
wire n135_9;
wire n106_93;
wire n108_84;
wire n135_11;
wire ff_count_14_9;
wire ff_sending_10;
wire n138_8;
wire n319_9;
wire n318_9;
wire n309_9;
wire n308_9;
wire n307_9;
wire n306_9;
wire n303_9;
wire n302_9;
wire n317_9;
wire n316_9;
wire n315_9;
wire n314_9;
wire n313_9;
wire n311_9;
wire n310_9;
wire n321_8;
wire n132_10;
wire [5:0] ff_state;
wire [14:0] ff_count;
wire [23:4] ff_send_data;
wire VCC;
wire GND;
  LUT3 n172_s0 (
    .F(n172_3),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4) 
);
defparam n172_s0.INIT=8'h40;
  LUT4 n124_s2 (
    .F(n124_5),
    .I0(n172_4),
    .I1(ff_count[13]),
    .I2(n124_6),
    .I3(ff_count[14]) 
);
defparam n124_s2.INIT=16'hCF20;
  LUT4 n125_s2 (
    .F(n125_5),
    .I0(n172_4),
    .I1(ff_count[14]),
    .I2(ff_count[13]),
    .I3(n124_6) 
);
defparam n125_s2.INIT=16'h0EF0;
  LUT4 n128_s2 (
    .F(n128_5),
    .I0(n128_6),
    .I1(n172_4),
    .I2(ff_count[10]),
    .I3(n128_7) 
);
defparam n128_s2.INIT=16'h0DF0;
  LUT4 n131_s2 (
    .F(n131_5),
    .I0(n128_6),
    .I1(n172_4),
    .I2(ff_count[7]),
    .I3(n131_6) 
);
defparam n131_s2.INIT=16'h0DF0;
  LUT4 n132_s2 (
    .F(n132_5),
    .I0(n132_10),
    .I1(n172_4),
    .I2(n132_7),
    .I3(n132_8) 
);
defparam n132_s2.INIT=16'h1F00;
  LUT4 n133_s2 (
    .F(n133_5),
    .I0(n172_4),
    .I1(n132_7),
    .I2(n133_6),
    .I3(ff_count[5]) 
);
defparam n133_s2.INIT=16'h0BB0;
  LUT4 n135_s2 (
    .F(n135_5),
    .I0(n172_4),
    .I1(n135_11),
    .I2(ff_count[3]),
    .I3(n135_9) 
);
defparam n135_s2.INIT=16'h0BB0;
  LUT3 n304_s0 (
    .F(n304_3),
    .I0(w_green[5]),
    .I1(ff_send_data[20]),
    .I2(n172_3) 
);
defparam n304_s0.INIT=8'hAC;
  LUT3 n305_s0 (
    .F(n305_3),
    .I0(w_green[4]),
    .I1(ff_send_data[19]),
    .I2(n172_3) 
);
defparam n305_s0.INIT=8'hAC;
  LUT3 n312_s0 (
    .F(n312_3),
    .I0(w_red[5]),
    .I1(ff_send_data[12]),
    .I2(n172_3) 
);
defparam n312_s0.INIT=8'hAC;
  LUT3 n320_s0 (
    .F(n320_3),
    .I0(w_blue[5]),
    .I1(ff_send_data[4]),
    .I2(n172_3) 
);
defparam n320_s0.INIT=8'hAC;
  LUT4 n102_s80 (
    .F(n102_92),
    .I0(n102_96),
    .I1(n102_94),
    .I2(ff_state[4]),
    .I3(ff_state[5]) 
);
defparam n102_s80.INIT=16'hCFA0;
  LUT4 n103_s78 (
    .F(n103_90),
    .I0(ff_state[5]),
    .I1(n102_94),
    .I2(n102_96),
    .I3(ff_state[4]) 
);
defparam n103_s78.INIT=16'hCDF0;
  LUT4 n104_s78 (
    .F(n104_90),
    .I0(ff_state[2]),
    .I1(n104_91),
    .I2(n104_92),
    .I3(ff_state[3]) 
);
defparam n104_s78.INIT=16'h0708;
  LUT3 n106_s78 (
    .F(n106_90),
    .I0(n106_93),
    .I1(ff_state[0]),
    .I2(ff_state[1]) 
);
defparam n106_s78.INIT=8'h14;
  LUT2 n107_s81 (
    .F(n107_93),
    .I0(ff_state[0]),
    .I1(n106_93) 
);
defparam n107_s81.INIT=4'h1;
  LUT3 n119_s79 (
    .F(n119_85),
    .I0(n135_11),
    .I1(ff_count[4]),
    .I2(n119_88) 
);
defparam n119_s79.INIT=8'h14;
  LUT4 n121_s79 (
    .F(n121_85),
    .I0(n132_10),
    .I1(n132_7),
    .I2(ff_count[2]),
    .I3(n121_86) 
);
defparam n121_s79.INIT=16'h0770;
  LUT3 n122_s80 (
    .F(n122_86),
    .I0(n135_11),
    .I1(ff_count[1]),
    .I2(ff_count[0]) 
);
defparam n122_s80.INIT=8'h41;
  LUT3 ff_send_data_23_s3 (
    .F(ff_send_data_23_8),
    .I0(ff_send_data_23_9),
    .I1(ff_send_data_23_10),
    .I2(n172_3) 
);
defparam ff_send_data_23_s3.INIT=8'hF8;
  LUT4 n111_s81 (
    .F(n111_89),
    .I0(n128_6),
    .I1(n111_94),
    .I2(n111_91),
    .I3(ff_count[12]) 
);
defparam n111_s81.INIT=16'h3F40;
  LUT4 n112_s80 (
    .F(n112_88),
    .I0(n128_6),
    .I1(n111_94),
    .I2(n112_89),
    .I3(ff_count[11]) 
);
defparam n112_s80.INIT=16'h3740;
  LUT4 n114_s80 (
    .F(n114_88),
    .I0(n128_6),
    .I1(ff_count[8]),
    .I2(n111_94),
    .I3(ff_count[9]) 
);
defparam n114_s80.INIT=16'hCF10;
  LUT3 n115_s80 (
    .F(n115_88),
    .I0(n128_6),
    .I1(ff_count[8]),
    .I2(n111_94) 
);
defparam n115_s80.INIT=8'h14;
  LUT4 n172_s1 (
    .F(n172_4),
    .I0(ff_state[0]),
    .I1(ff_state[4]),
    .I2(ff_state[5]),
    .I3(n102_94) 
);
defparam n172_s1.INIT=16'h0100;
  LUT3 n124_s3 (
    .F(n124_6),
    .I0(ff_count[12]),
    .I1(n111_94),
    .I2(n111_91) 
);
defparam n124_s3.INIT=8'h40;
  LUT4 n128_s3 (
    .F(n128_6),
    .I0(ff_count[12]),
    .I1(ff_count[13]),
    .I2(ff_count[14]),
    .I3(n111_91) 
);
defparam n128_s3.INIT=16'h0100;
  LUT3 n128_s4 (
    .F(n128_7),
    .I0(ff_count[8]),
    .I1(ff_count[9]),
    .I2(n111_94) 
);
defparam n128_s4.INIT=8'h10;
  LUT3 n131_s3 (
    .F(n131_6),
    .I0(ff_count[5]),
    .I1(ff_count[6]),
    .I2(n133_6) 
);
defparam n131_s3.INIT=8'h10;
  LUT2 n132_s4 (
    .F(n132_7),
    .I0(n111_94),
    .I1(n128_6) 
);
defparam n132_s4.INIT=4'h8;
  LUT3 n132_s5 (
    .F(n132_8),
    .I0(ff_count[5]),
    .I1(n133_6),
    .I2(ff_count[6]) 
);
defparam n132_s5.INIT=8'hB4;
  LUT4 n133_s3 (
    .F(n133_6),
    .I0(ff_count[2]),
    .I1(ff_count[3]),
    .I2(ff_count[4]),
    .I3(n121_86) 
);
defparam n133_s3.INIT=16'h0100;
  LUT3 n102_s82 (
    .F(n102_94),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[3]) 
);
defparam n102_s82.INIT=8'h01;
  LUT2 n104_s79 (
    .F(n104_91),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam n104_s79.INIT=4'h8;
  LUT2 n104_s80 (
    .F(n104_92),
    .I0(ff_state[4]),
    .I1(ff_state[5]) 
);
defparam n104_s80.INIT=4'h8;
  LUT2 n121_s80 (
    .F(n121_86),
    .I0(ff_count[0]),
    .I1(ff_count[1]) 
);
defparam n121_s80.INIT=4'h1;
  LUT4 ff_send_data_23_s4 (
    .F(ff_send_data_23_9),
    .I0(ff_state[0]),
    .I1(ff_count[0]),
    .I2(n128_6),
    .I3(ff_send_data_23_14) 
);
defparam ff_send_data_23_s4.INIT=16'h8000;
  LUT3 ff_send_data_23_s5 (
    .F(ff_send_data_23_10),
    .I0(ff_state[4]),
    .I1(ff_state[5]),
    .I2(n102_94) 
);
defparam ff_send_data_23_s5.INIT=8'hE7;
  LUT4 ff_sending_s4 (
    .F(ff_sending_7),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_sending_8),
    .I3(n104_92) 
);
defparam ff_sending_s4.INIT=16'h4000;
  LUT3 ff_led_s6 (
    .F(ff_led_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4) 
);
defparam ff_led_s6.INIT=8'hB0;
  LUT4 n111_s83 (
    .F(n111_91),
    .I0(ff_count[8]),
    .I1(ff_count[9]),
    .I2(ff_count[10]),
    .I3(ff_count[11]) 
);
defparam n111_s83.INIT=16'h0001;
  LUT3 n112_s81 (
    .F(n112_89),
    .I0(ff_count[8]),
    .I1(ff_count[9]),
    .I2(ff_count[10]) 
);
defparam n112_s81.INIT=8'h01;
  LUT2 ff_sending_s5 (
    .F(ff_sending_8),
    .I0(ff_state[2]),
    .I1(ff_state[3]) 
);
defparam ff_sending_s5.INIT=4'h1;
  LUT4 ff_send_data_23_s7 (
    .F(ff_send_data_23_12),
    .I0(ff_count[1]),
    .I1(ff_count[2]),
    .I2(ff_count[3]),
    .I3(ff_count[4]) 
);
defparam ff_send_data_23_s7.INIT=16'h0001;
  LUT4 ff_state_5_s5 (
    .F(ff_state_5_10),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(n132_7) 
);
defparam ff_state_5_s5.INIT=16'h4F00;
  LUT4 ff_send_data_23_s8 (
    .F(ff_send_data_23_14),
    .I0(ff_count[5]),
    .I1(ff_count[6]),
    .I2(ff_count[7]),
    .I3(ff_send_data_23_12) 
);
defparam ff_send_data_23_s8.INIT=16'h0100;
  LUT4 n111_s85 (
    .F(n111_94),
    .I0(n133_6),
    .I1(ff_count[5]),
    .I2(ff_count[6]),
    .I3(ff_count[7]) 
);
defparam n111_s85.INIT=16'h0002;
  LUT4 n102_s83 (
    .F(n102_96),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n102_s83.INIT=16'h8000;
  LUT4 n105_s79 (
    .F(n105_92),
    .I0(n104_92),
    .I1(ff_state[2]),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n105_s79.INIT=16'h1444;
  LUT4 n119_s81 (
    .F(n119_88),
    .I0(ff_count[2]),
    .I1(ff_count[3]),
    .I2(ff_count[0]),
    .I3(ff_count[1]) 
);
defparam n119_s81.INIT=16'h0001;
  LUT3 n135_s5 (
    .F(n135_9),
    .I0(ff_count[2]),
    .I1(ff_count[0]),
    .I2(ff_count[1]) 
);
defparam n135_s5.INIT=8'h01;
  LUT4 n106_s80 (
    .F(n106_93),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(n104_92) 
);
defparam n106_s80.INIT=16'hFE00;
  LUT3 n108_s77 (
    .F(n108_84),
    .I0(ff_state[4]),
    .I1(ff_state[5]),
    .I2(ff_state[0]) 
);
defparam n108_s77.INIT=8'h70;
  LUT3 n135_s6 (
    .F(n135_11),
    .I0(n132_10),
    .I1(n111_94),
    .I2(n128_6) 
);
defparam n135_s6.INIT=8'h40;
  LUT4 ff_count_14_s3 (
    .F(ff_count_14_9),
    .I0(n106_93),
    .I1(ff_led_9),
    .I2(n111_94),
    .I3(n128_6) 
);
defparam ff_count_14_s3.INIT=16'h1FFF;
  LUT4 ff_sending_s6 (
    .F(ff_sending_10),
    .I0(n111_94),
    .I1(n128_6),
    .I2(ff_sending_7),
    .I3(n172_3) 
);
defparam ff_sending_s6.INIT=16'hFF80;
  LUT4 n138_s4 (
    .F(n138_8),
    .I0(n111_94),
    .I1(n128_6),
    .I2(n172_4),
    .I3(ff_count[0]) 
);
defparam n138_s4.INIT=16'h00F7;
  LUT4 n319_s3 (
    .F(n319_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[5]) 
);
defparam n319_s3.INIT=16'hBF00;
  LUT4 n318_s3 (
    .F(n318_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[6]) 
);
defparam n318_s3.INIT=16'hBF00;
  LUT4 n309_s3 (
    .F(n309_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[15]) 
);
defparam n309_s3.INIT=16'hBF00;
  LUT4 n308_s3 (
    .F(n308_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[16]) 
);
defparam n308_s3.INIT=16'hBF00;
  LUT4 n307_s3 (
    .F(n307_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[17]) 
);
defparam n307_s3.INIT=16'hBF00;
  LUT4 n306_s3 (
    .F(n306_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[18]) 
);
defparam n306_s3.INIT=16'hBF00;
  LUT4 n303_s3 (
    .F(n303_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[21]) 
);
defparam n303_s3.INIT=16'hBF00;
  LUT4 n302_s3 (
    .F(n302_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[22]) 
);
defparam n302_s3.INIT=16'hBF00;
  LUT4 n317_s3 (
    .F(n317_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[7]) 
);
defparam n317_s3.INIT=16'hBF00;
  LUT4 n316_s3 (
    .F(n316_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[8]) 
);
defparam n316_s3.INIT=16'hBF00;
  LUT4 n315_s3 (
    .F(n315_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[9]) 
);
defparam n315_s3.INIT=16'hBF00;
  LUT4 n314_s3 (
    .F(n314_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[10]) 
);
defparam n314_s3.INIT=16'hBF00;
  LUT4 n313_s3 (
    .F(n313_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[11]) 
);
defparam n313_s3.INIT=16'hBF00;
  LUT4 n311_s3 (
    .F(n311_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[13]) 
);
defparam n311_s3.INIT=16'hBF00;
  LUT4 n310_s3 (
    .F(n310_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[14]) 
);
defparam n310_s3.INIT=16'hBF00;
  LUT4 n321_s2 (
    .F(n321_8),
    .I0(w_green[4]),
    .I1(w_sending),
    .I2(ff_wr),
    .I3(n172_4) 
);
defparam n321_s2.INIT=16'h2000;
  LUT4 n132_s6 (
    .F(n132_10),
    .I0(ff_send_data[23]),
    .I1(ff_state[4]),
    .I2(ff_state[5]),
    .I3(ff_state[0]) 
);
defparam n132_s6.INIT=16'h1500;
  DFFCE ff_state_5_s0 (
    .Q(ff_state[5]),
    .D(n102_92),
    .CLK(clk85m),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_4_s0 (
    .Q(ff_state[4]),
    .D(n103_90),
    .CLK(clk85m),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_3_s0 (
    .Q(ff_state[3]),
    .D(n104_90),
    .CLK(clk85m),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_2_s0 (
    .Q(ff_state[2]),
    .D(n105_92),
    .CLK(clk85m),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_1_s0 (
    .Q(ff_state[1]),
    .D(n106_90),
    .CLK(clk85m),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_0_s0 (
    .Q(ff_state[0]),
    .D(n107_93),
    .CLK(clk85m),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_led_s0 (
    .Q(ws2812_led_d),
    .D(n108_84),
    .CLK(clk85m),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_12_s1 (
    .Q(ff_count[12]),
    .D(n111_89),
    .CLK(clk85m),
    .CE(ff_count_14_9),
    .CLEAR(n36_6) 
);
defparam ff_count_12_s1.INIT=1'b0;
  DFFCE ff_count_11_s1 (
    .Q(ff_count[11]),
    .D(n112_88),
    .CLK(clk85m),
    .CE(ff_count_14_9),
    .CLEAR(n36_6) 
);
defparam ff_count_11_s1.INIT=1'b0;
  DFFCE ff_count_9_s1 (
    .Q(ff_count[9]),
    .D(n114_88),
    .CLK(clk85m),
    .CE(ff_count_14_9),
    .CLEAR(n36_6) 
);
defparam ff_count_9_s1.INIT=1'b0;
  DFFCE ff_count_8_s1 (
    .Q(ff_count[8]),
    .D(n115_88),
    .CLK(clk85m),
    .CE(ff_count_14_9),
    .CLEAR(n36_6) 
);
defparam ff_count_8_s1.INIT=1'b0;
  DFFCE ff_count_4_s1 (
    .Q(ff_count[4]),
    .D(n119_85),
    .CLK(clk85m),
    .CE(ff_count_14_9),
    .CLEAR(n36_6) 
);
defparam ff_count_4_s1.INIT=1'b0;
  DFFCE ff_count_2_s1 (
    .Q(ff_count[2]),
    .D(n121_85),
    .CLK(clk85m),
    .CE(ff_count_14_9),
    .CLEAR(n36_6) 
);
defparam ff_count_2_s1.INIT=1'b0;
  DFFCE ff_count_1_s1 (
    .Q(ff_count[1]),
    .D(n122_86),
    .CLK(clk85m),
    .CE(ff_count_14_9),
    .CLEAR(n36_6) 
);
defparam ff_count_1_s1.INIT=1'b0;
  DFFCE ff_send_data_23_s1 (
    .Q(ff_send_data[23]),
    .D(n302_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_23_s1.INIT=1'b0;
  DFFCE ff_send_data_22_s1 (
    .Q(ff_send_data[22]),
    .D(n303_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_22_s1.INIT=1'b0;
  DFFCE ff_send_data_21_s1 (
    .Q(ff_send_data[21]),
    .D(n304_3),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_21_s1.INIT=1'b0;
  DFFCE ff_send_data_20_s1 (
    .Q(ff_send_data[20]),
    .D(n305_3),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_20_s1.INIT=1'b0;
  DFFCE ff_send_data_19_s1 (
    .Q(ff_send_data[19]),
    .D(n306_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_19_s1.INIT=1'b0;
  DFFCE ff_send_data_18_s1 (
    .Q(ff_send_data[18]),
    .D(n307_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_18_s1.INIT=1'b0;
  DFFCE ff_send_data_17_s1 (
    .Q(ff_send_data[17]),
    .D(n308_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_17_s1.INIT=1'b0;
  DFFCE ff_send_data_16_s1 (
    .Q(ff_send_data[16]),
    .D(n309_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_16_s1.INIT=1'b0;
  DFFCE ff_send_data_15_s1 (
    .Q(ff_send_data[15]),
    .D(n310_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_15_s1.INIT=1'b0;
  DFFCE ff_send_data_14_s1 (
    .Q(ff_send_data[14]),
    .D(n311_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_14_s1.INIT=1'b0;
  DFFCE ff_send_data_13_s1 (
    .Q(ff_send_data[13]),
    .D(n312_3),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_13_s1.INIT=1'b0;
  DFFCE ff_send_data_12_s1 (
    .Q(ff_send_data[12]),
    .D(n313_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_12_s1.INIT=1'b0;
  DFFCE ff_send_data_11_s1 (
    .Q(ff_send_data[11]),
    .D(n314_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_11_s1.INIT=1'b0;
  DFFCE ff_send_data_10_s1 (
    .Q(ff_send_data[10]),
    .D(n315_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_10_s1.INIT=1'b0;
  DFFCE ff_send_data_9_s1 (
    .Q(ff_send_data[9]),
    .D(n316_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_9_s1.INIT=1'b0;
  DFFCE ff_send_data_8_s1 (
    .Q(ff_send_data[8]),
    .D(n317_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_8_s1.INIT=1'b0;
  DFFCE ff_send_data_7_s1 (
    .Q(ff_send_data[7]),
    .D(n318_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_7_s1.INIT=1'b0;
  DFFCE ff_send_data_6_s1 (
    .Q(ff_send_data[6]),
    .D(n319_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_6_s1.INIT=1'b0;
  DFFCE ff_send_data_5_s1 (
    .Q(ff_send_data[5]),
    .D(n320_3),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_5_s1.INIT=1'b0;
  DFFCE ff_send_data_4_s1 (
    .Q(ff_send_data[4]),
    .D(n321_8),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_4_s1.INIT=1'b0;
  DFFCE ff_sending_s1 (
    .Q(w_sending),
    .D(n172_3),
    .CLK(clk85m),
    .CE(ff_sending_10),
    .CLEAR(n36_6) 
);
defparam ff_sending_s1.INIT=1'b0;
  DFFCE ff_count_14_s1 (
    .Q(ff_count[14]),
    .D(n124_5),
    .CLK(clk85m),
    .CE(ff_count_14_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_13_s1 (
    .Q(ff_count[13]),
    .D(n125_5),
    .CLK(clk85m),
    .CE(ff_count_14_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_10_s1 (
    .Q(ff_count[10]),
    .D(n128_5),
    .CLK(clk85m),
    .CE(ff_count_14_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_7_s1 (
    .Q(ff_count[7]),
    .D(n131_5),
    .CLK(clk85m),
    .CE(ff_count_14_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_6_s1 (
    .Q(ff_count[6]),
    .D(n132_5),
    .CLK(clk85m),
    .CE(ff_count_14_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_5_s1 (
    .Q(ff_count[5]),
    .D(n133_5),
    .CLK(clk85m),
    .CE(ff_count_14_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_3_s1 (
    .Q(ff_count[3]),
    .D(n135_5),
    .CLK(clk85m),
    .CE(ff_count_14_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_0_s1 (
    .Q(ff_count[0]),
    .D(n138_8),
    .CLK(clk85m),
    .CE(ff_count_14_9),
    .CLEAR(n36_6) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_ws2812_led */
module ip_debugger (
  clk85m,
  n36_6,
  w_bus_valid,
  w_pulse1,
  w_pulse2,
  w_sending,
  n28_4,
  n31_3,
  w_bus_address,
  ff_wr,
  w_red,
  w_green,
  w_blue
)
;
input clk85m;
input n36_6;
input w_bus_valid;
input w_pulse1;
input w_pulse2;
input w_sending;
input n28_4;
input n31_3;
input [1:0] w_bus_address;
output ff_wr;
output [5:5] w_red;
output [5:4] w_green;
output [5:5] w_blue;
wire ff_blue_5_5;
wire n605_3;
wire ff_wr_8;
wire n339_9;
wire n331_8;
wire n66_6;
wire n64_6;
wire n63_6;
wire n61_6;
wire n60_6;
wire n59_6;
wire n58_6;
wire n57_6;
wire n56_6;
wire n55_6;
wire n53_6;
wire n52_6;
wire n51_6;
wire n50_6;
wire n49_6;
wire n48_6;
wire n47_6;
wire n46_6;
wire n45_6;
wire n44_6;
wire n43_6;
wire n472_4;
wire n339_10;
wire n65_7;
wire n63_7;
wire n62_7;
wire n60_7;
wire n57_7;
wire n54_7;
wire n52_7;
wire n49_7;
wire n46_7;
wire n44_7;
wire n472_5;
wire n472_6;
wire n54_8;
wire n50_8;
wire n47_8;
wire n45_8;
wire n298_11;
wire n240_11;
wire n45_10;
wire n51_9;
wire n59_9;
wire n65_9;
wire n56_9;
wire n62_9;
wire n54_10;
wire n67_8;
wire n42_9;
wire ff_counter_24_10;
wire n50_10;
wire n55_9;
wire n47_10;
wire ff_on;
wire [25:0] ff_counter;
wire VCC;
wire GND;
  LUT4 n472_s0 (
    .F(ff_blue_5_5),
    .I0(ff_counter[25]),
    .I1(n472_4),
    .I2(ff_on),
    .I3(n605_3) 
);
defparam n472_s0.INIT=16'hFF40;
  LUT3 n605_s0 (
    .F(n605_3),
    .I0(w_bus_valid),
    .I1(w_pulse1),
    .I2(w_pulse2) 
);
defparam n605_s0.INIT=8'hFE;
  LUT2 ff_wr_s3 (
    .F(ff_wr_8),
    .I0(ff_blue_5_5),
    .I1(w_sending) 
);
defparam ff_wr_s3.INIT=4'hB;
  LUT2 n339_s4 (
    .F(n339_9),
    .I0(w_pulse1),
    .I1(n339_10) 
);
defparam n339_s4.INIT=4'h1;
  LUT4 n331_s3 (
    .F(n331_8),
    .I0(w_bus_address[1]),
    .I1(w_pulse2),
    .I2(w_bus_valid),
    .I3(w_pulse1) 
);
defparam n331_s3.INIT=16'hFF10;
  LUT3 n66_s1 (
    .F(n66_6),
    .I0(n605_3),
    .I1(ff_counter[0]),
    .I2(ff_counter[1]) 
);
defparam n66_s1.INIT=8'hEB;
  LUT4 n64_s1 (
    .F(n64_6),
    .I0(ff_counter[2]),
    .I1(n65_7),
    .I2(n605_3),
    .I3(ff_counter[3]) 
);
defparam n64_s1.INIT=16'hFBF4;
  LUT3 n63_s1 (
    .F(n63_6),
    .I0(n605_3),
    .I1(n63_7),
    .I2(ff_counter[4]) 
);
defparam n63_s1.INIT=8'hBE;
  LUT4 n61_s1 (
    .F(n61_6),
    .I0(ff_counter[5]),
    .I1(n62_7),
    .I2(n605_3),
    .I3(ff_counter[6]) 
);
defparam n61_s1.INIT=16'hFBF4;
  LUT4 n60_s1 (
    .F(n60_6),
    .I0(n62_7),
    .I1(n60_7),
    .I2(n605_3),
    .I3(ff_counter[7]) 
);
defparam n60_s1.INIT=16'hF7F8;
  LUT3 n59_s1 (
    .F(n59_6),
    .I0(n605_3),
    .I1(n59_9),
    .I2(ff_counter[8]) 
);
defparam n59_s1.INIT=8'hBE;
  LUT4 n58_s1 (
    .F(n58_6),
    .I0(ff_counter[8]),
    .I1(n59_9),
    .I2(n605_3),
    .I3(ff_counter[9]) 
);
defparam n58_s1.INIT=16'hFBF4;
  LUT4 n57_s1 (
    .F(n57_6),
    .I0(n59_9),
    .I1(n57_7),
    .I2(n605_3),
    .I3(ff_counter[10]) 
);
defparam n57_s1.INIT=16'hF7F8;
  LUT4 n56_s1 (
    .F(n56_6),
    .I0(n59_9),
    .I1(n56_9),
    .I2(n605_3),
    .I3(ff_counter[11]) 
);
defparam n56_s1.INIT=16'hF7F8;
  LUT4 n55_s1 (
    .F(n55_6),
    .I0(n59_9),
    .I1(n55_9),
    .I2(n605_3),
    .I3(ff_counter[12]) 
);
defparam n55_s1.INIT=16'hF7F8;
  LUT4 n53_s1 (
    .F(n53_6),
    .I0(ff_counter[13]),
    .I1(n54_7),
    .I2(n605_3),
    .I3(ff_counter[14]) 
);
defparam n53_s1.INIT=16'hFBF4;
  LUT4 n52_s1 (
    .F(n52_6),
    .I0(n52_7),
    .I1(n54_7),
    .I2(n605_3),
    .I3(ff_counter[15]) 
);
defparam n52_s1.INIT=16'hF7F8;
  LUT4 n51_s1 (
    .F(n51_6),
    .I0(n51_9),
    .I1(n54_7),
    .I2(n605_3),
    .I3(ff_counter[16]) 
);
defparam n51_s1.INIT=16'hF7F8;
  LUT3 n50_s1 (
    .F(n50_6),
    .I0(n605_3),
    .I1(ff_counter[17]),
    .I2(n50_10) 
);
defparam n50_s1.INIT=8'hBE;
  LUT3 n49_s1 (
    .F(n49_6),
    .I0(n605_3),
    .I1(ff_counter[18]),
    .I2(n49_7) 
);
defparam n49_s1.INIT=8'hBE;
  LUT4 n48_s1 (
    .F(n48_6),
    .I0(ff_counter[18]),
    .I1(n49_7),
    .I2(n605_3),
    .I3(ff_counter[19]) 
);
defparam n48_s1.INIT=16'hFBF4;
  LUT4 n47_s1 (
    .F(n47_6),
    .I0(n54_7),
    .I1(n47_10),
    .I2(n605_3),
    .I3(ff_counter[20]) 
);
defparam n47_s1.INIT=16'hF7F8;
  LUT4 n46_s1 (
    .F(n46_6),
    .I0(n54_7),
    .I1(n46_7),
    .I2(n605_3),
    .I3(ff_counter[21]) 
);
defparam n46_s1.INIT=16'hF7F8;
  LUT4 n45_s1 (
    .F(n45_6),
    .I0(n59_9),
    .I1(n45_10),
    .I2(n605_3),
    .I3(ff_counter[22]) 
);
defparam n45_s1.INIT=16'hF7F8;
  LUT3 n44_s1 (
    .F(n44_6),
    .I0(n605_3),
    .I1(ff_counter[23]),
    .I2(n44_7) 
);
defparam n44_s1.INIT=8'hBE;
  LUT4 n43_s1 (
    .F(n43_6),
    .I0(ff_counter[23]),
    .I1(n44_7),
    .I2(n605_3),
    .I3(ff_counter[24]) 
);
defparam n43_s1.INIT=16'hFBF4;
  LUT3 n472_s1 (
    .F(n472_4),
    .I0(n59_9),
    .I1(n472_5),
    .I2(n472_6) 
);
defparam n472_s1.INIT=8'h80;
  LUT4 n339_s5 (
    .F(n339_10),
    .I0(w_bus_valid),
    .I1(w_bus_address[1]),
    .I2(w_bus_address[0]),
    .I3(w_pulse2) 
);
defparam n339_s5.INIT=16'h00D7;
  LUT2 n65_s2 (
    .F(n65_7),
    .I0(ff_counter[0]),
    .I1(ff_counter[1]) 
);
defparam n65_s2.INIT=4'h1;
  LUT4 n63_s2 (
    .F(n63_7),
    .I0(ff_counter[0]),
    .I1(ff_counter[1]),
    .I2(ff_counter[2]),
    .I3(ff_counter[3]) 
);
defparam n63_s2.INIT=16'h0001;
  LUT2 n62_s2 (
    .F(n62_7),
    .I0(ff_counter[4]),
    .I1(n63_7) 
);
defparam n62_s2.INIT=4'h4;
  LUT2 n60_s2 (
    .F(n60_7),
    .I0(ff_counter[5]),
    .I1(ff_counter[6]) 
);
defparam n60_s2.INIT=4'h1;
  LUT2 n57_s2 (
    .F(n57_7),
    .I0(ff_counter[8]),
    .I1(ff_counter[9]) 
);
defparam n57_s2.INIT=4'h1;
  LUT2 n54_s2 (
    .F(n54_7),
    .I0(n59_9),
    .I1(n54_8) 
);
defparam n54_s2.INIT=4'h8;
  LUT2 n52_s2 (
    .F(n52_7),
    .I0(ff_counter[13]),
    .I1(ff_counter[14]) 
);
defparam n52_s2.INIT=4'h1;
  LUT2 n49_s2 (
    .F(n49_7),
    .I0(ff_counter[17]),
    .I1(n50_10) 
);
defparam n49_s2.INIT=4'h4;
  LUT2 n46_s2 (
    .F(n46_7),
    .I0(ff_counter[20]),
    .I1(n47_10) 
);
defparam n46_s2.INIT=4'h4;
  LUT3 n44_s2 (
    .F(n44_7),
    .I0(ff_counter[22]),
    .I1(n59_9),
    .I2(n45_10) 
);
defparam n44_s2.INIT=8'h40;
  LUT3 n472_s2 (
    .F(n472_5),
    .I0(ff_counter[23]),
    .I1(ff_counter[24]),
    .I2(n54_8) 
);
defparam n472_s2.INIT=8'h10;
  LUT3 n472_s3 (
    .F(n472_6),
    .I0(ff_counter[22]),
    .I1(n51_9),
    .I2(n45_8) 
);
defparam n472_s3.INIT=8'h40;
  LUT4 n54_s3 (
    .F(n54_8),
    .I0(ff_counter[10]),
    .I1(ff_counter[11]),
    .I2(ff_counter[12]),
    .I3(n57_7) 
);
defparam n54_s3.INIT=16'h0100;
  LUT3 n50_s3 (
    .F(n50_8),
    .I0(ff_counter[16]),
    .I1(n54_8),
    .I2(n51_9) 
);
defparam n50_s3.INIT=8'h40;
  LUT4 n47_s3 (
    .F(n47_8),
    .I0(ff_counter[16]),
    .I1(ff_counter[17]),
    .I2(ff_counter[18]),
    .I3(ff_counter[19]) 
);
defparam n47_s3.INIT=16'h0001;
  LUT3 n45_s3 (
    .F(n45_8),
    .I0(ff_counter[20]),
    .I1(ff_counter[21]),
    .I2(n47_8) 
);
defparam n45_s3.INIT=8'h10;
  LUT4 n298_s5 (
    .F(n298_11),
    .I0(n28_4),
    .I1(w_pulse1),
    .I2(w_pulse2),
    .I3(w_bus_valid) 
);
defparam n298_s5.INIT=16'h0100;
  LUT4 n240_s5 (
    .F(n240_11),
    .I0(n31_3),
    .I1(w_pulse1),
    .I2(w_pulse2),
    .I3(w_bus_valid) 
);
defparam n240_s5.INIT=16'h0200;
  LUT4 n45_s4 (
    .F(n45_10),
    .I0(ff_counter[20]),
    .I1(ff_counter[21]),
    .I2(n47_8),
    .I3(n50_8) 
);
defparam n45_s4.INIT=16'h1000;
  LUT3 n51_s3 (
    .F(n51_9),
    .I0(ff_counter[15]),
    .I1(ff_counter[13]),
    .I2(ff_counter[14]) 
);
defparam n51_s3.INIT=8'h01;
  LUT4 n59_s3 (
    .F(n59_9),
    .I0(ff_counter[7]),
    .I1(n62_7),
    .I2(ff_counter[5]),
    .I3(ff_counter[6]) 
);
defparam n59_s3.INIT=16'h0004;
  LUT4 n65_s3 (
    .F(n65_9),
    .I0(n605_3),
    .I1(ff_counter[0]),
    .I2(ff_counter[1]),
    .I3(ff_counter[2]) 
);
defparam n65_s3.INIT=16'hFEAB;
  LUT3 n56_s3 (
    .F(n56_9),
    .I0(ff_counter[10]),
    .I1(ff_counter[8]),
    .I2(ff_counter[9]) 
);
defparam n56_s3.INIT=8'h01;
  LUT4 n62_s3 (
    .F(n62_9),
    .I0(n605_3),
    .I1(ff_counter[4]),
    .I2(n63_7),
    .I3(ff_counter[5]) 
);
defparam n62_s3.INIT=16'hEFBA;
  LUT4 n54_s4 (
    .F(n54_10),
    .I0(n605_3),
    .I1(ff_counter[13]),
    .I2(n59_9),
    .I3(n54_8) 
);
defparam n54_s4.INIT=16'hBEEE;
  LUT4 n67_s2 (
    .F(n67_8),
    .I0(w_bus_valid),
    .I1(w_pulse1),
    .I2(w_pulse2),
    .I3(ff_counter[0]) 
);
defparam n67_s2.INIT=16'hFEFF;
  LUT3 n42_s3 (
    .F(n42_9),
    .I0(n472_4),
    .I1(ff_counter[25]),
    .I2(n605_3) 
);
defparam n42_s3.INIT=8'hF4;
  LUT3 ff_counter_24_s4 (
    .F(ff_counter_24_10),
    .I0(ff_counter[25]),
    .I1(n605_3),
    .I2(n472_4) 
);
defparam ff_counter_24_s4.INIT=8'hEF;
  LUT4 n50_s4 (
    .F(n50_10),
    .I0(n59_9),
    .I1(ff_counter[16]),
    .I2(n54_8),
    .I3(n51_9) 
);
defparam n50_s4.INIT=16'h2000;
  LUT4 n55_s3 (
    .F(n55_9),
    .I0(ff_counter[11]),
    .I1(ff_counter[10]),
    .I2(ff_counter[8]),
    .I3(ff_counter[9]) 
);
defparam n55_s3.INIT=16'h0001;
  LUT4 n47_s4 (
    .F(n47_10),
    .I0(ff_counter[15]),
    .I1(ff_counter[13]),
    .I2(ff_counter[14]),
    .I3(n47_8) 
);
defparam n47_s4.INIT=16'h0100;
  DFFCE ff_counter_24_s1 (
    .Q(ff_counter[24]),
    .D(n43_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_24_s1.INIT=1'b0;
  DFFCE ff_counter_23_s1 (
    .Q(ff_counter[23]),
    .D(n44_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_23_s1.INIT=1'b0;
  DFFCE ff_counter_22_s1 (
    .Q(ff_counter[22]),
    .D(n45_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_22_s1.INIT=1'b0;
  DFFCE ff_counter_21_s1 (
    .Q(ff_counter[21]),
    .D(n46_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_21_s1.INIT=1'b0;
  DFFCE ff_counter_20_s1 (
    .Q(ff_counter[20]),
    .D(n47_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_20_s1.INIT=1'b0;
  DFFCE ff_counter_19_s1 (
    .Q(ff_counter[19]),
    .D(n48_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_19_s1.INIT=1'b0;
  DFFCE ff_counter_18_s1 (
    .Q(ff_counter[18]),
    .D(n49_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_18_s1.INIT=1'b0;
  DFFCE ff_counter_17_s1 (
    .Q(ff_counter[17]),
    .D(n50_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_17_s1.INIT=1'b0;
  DFFCE ff_counter_16_s1 (
    .Q(ff_counter[16]),
    .D(n51_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_16_s1.INIT=1'b0;
  DFFCE ff_counter_15_s1 (
    .Q(ff_counter[15]),
    .D(n52_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_15_s1.INIT=1'b0;
  DFFCE ff_counter_14_s1 (
    .Q(ff_counter[14]),
    .D(n53_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_14_s1.INIT=1'b0;
  DFFCE ff_counter_13_s1 (
    .Q(ff_counter[13]),
    .D(n54_10),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_13_s1.INIT=1'b0;
  DFFCE ff_counter_12_s1 (
    .Q(ff_counter[12]),
    .D(n55_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_12_s1.INIT=1'b0;
  DFFCE ff_counter_11_s1 (
    .Q(ff_counter[11]),
    .D(n56_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_11_s1.INIT=1'b0;
  DFFCE ff_counter_10_s1 (
    .Q(ff_counter[10]),
    .D(n57_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_10_s1.INIT=1'b0;
  DFFCE ff_counter_9_s1 (
    .Q(ff_counter[9]),
    .D(n58_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_9_s1.INIT=1'b0;
  DFFCE ff_counter_8_s1 (
    .Q(ff_counter[8]),
    .D(n59_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_8_s1.INIT=1'b0;
  DFFCE ff_counter_7_s1 (
    .Q(ff_counter[7]),
    .D(n60_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_7_s1.INIT=1'b0;
  DFFCE ff_counter_6_s1 (
    .Q(ff_counter[6]),
    .D(n61_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_6_s1.INIT=1'b0;
  DFFCE ff_counter_5_s1 (
    .Q(ff_counter[5]),
    .D(n62_9),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_5_s1.INIT=1'b0;
  DFFCE ff_counter_4_s1 (
    .Q(ff_counter[4]),
    .D(n63_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_4_s1.INIT=1'b0;
  DFFCE ff_counter_3_s1 (
    .Q(ff_counter[3]),
    .D(n64_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_3_s1.INIT=1'b0;
  DFFCE ff_counter_2_s1 (
    .Q(ff_counter[2]),
    .D(n65_9),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_2_s1.INIT=1'b0;
  DFFCE ff_counter_1_s1 (
    .Q(ff_counter[1]),
    .D(n66_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_1_s1.INIT=1'b0;
  DFFCE ff_counter_0_s1 (
    .Q(ff_counter[0]),
    .D(n67_8),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_0_s1.INIT=1'b0;
  DFFCE ff_wr_s1 (
    .Q(ff_wr),
    .D(ff_blue_5_5),
    .CLK(clk85m),
    .CE(ff_wr_8),
    .CLEAR(n36_6) 
);
defparam ff_wr_s1.INIT=1'b0;
  DFFCE ff_on_s1 (
    .Q(ff_on),
    .D(n605_3),
    .CLK(clk85m),
    .CE(ff_blue_5_5),
    .CLEAR(n36_6) 
);
defparam ff_on_s1.INIT=1'b0;
  DFFCE ff_red_5_s1 (
    .Q(w_red[5]),
    .D(n298_11),
    .CLK(clk85m),
    .CE(ff_blue_5_5),
    .CLEAR(n36_6) 
);
defparam ff_red_5_s1.INIT=1'b0;
  DFFCE ff_green_5_s1 (
    .Q(w_green[5]),
    .D(n331_8),
    .CLK(clk85m),
    .CE(ff_blue_5_5),
    .CLEAR(n36_6) 
);
defparam ff_green_5_s1.INIT=1'b0;
  DFFCE ff_green_4_s1 (
    .Q(w_green[4]),
    .D(n240_11),
    .CLK(clk85m),
    .CE(ff_blue_5_5),
    .CLEAR(n36_6) 
);
defparam ff_green_4_s1.INIT=1'b0;
  DFFCE ff_blue_5_s1 (
    .Q(w_blue[5]),
    .D(n339_9),
    .CLK(clk85m),
    .CE(ff_blue_5_5),
    .CLEAR(n36_6) 
);
defparam ff_blue_5_s1.INIT=1'b0;
  DFFC ff_counter_25_s3 (
    .Q(ff_counter[25]),
    .D(n42_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_counter_25_s3.INIT=1'b0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_debugger */
module tangnano20k_vdp_cartridge (
  clk,
  clk14m,
  slot_reset_n,
  slot_iorq_n,
  slot_rd_n,
  slot_wr_n,
  slot_wait,
  slot_intr,
  slot_data_dir,
  slot_a,
  slot_d,
  busdir,
  oe_n,
  dipsw,
  ws2812_led,
  button,
  tmds_clk_p,
  tmds_clk_n,
  tmds_d_p,
  tmds_d_n,
  O_sdram_clk,
  O_sdram_cke,
  O_sdram_cs_n,
  O_sdram_ras_n,
  O_sdram_cas_n,
  O_sdram_wen_n,
  IO_sdram_dq,
  O_sdram_addr,
  O_sdram_ba,
  O_sdram_dqm
)
;
input clk;
input clk14m;
input slot_reset_n;
input slot_iorq_n;
input slot_rd_n;
input slot_wr_n;
output slot_wait;
output slot_intr;
output slot_data_dir;
input [7:0] slot_a;
inout [7:0] slot_d;
output busdir;
output oe_n;
input dipsw;
output ws2812_led;
input [1:0] button;
output tmds_clk_p;
output tmds_clk_n;
output [2:0] tmds_d_p;
output [2:0] tmds_d_n;
output O_sdram_clk;
output O_sdram_cke;
output O_sdram_cs_n;
output O_sdram_ras_n;
output O_sdram_cas_n;
output O_sdram_wen_n;
inout [31:0] IO_sdram_dq;
output [10:0] O_sdram_addr;
output [1:0] O_sdram_ba;
output [3:0] O_sdram_dqm;
wire clk14m_d;
wire slot_reset_n_d;
wire slot_iorq_n_d;
wire slot_rd_n_d;
wire slot_wr_n_d;
wire ff_reset_n1;
wire ff_reset_n2_1;
wire ff_reset_n0;
wire IO_sdram_dq_31_101;
wire clk215m;
wire clk85m;
wire O_sdram_clk_d;
wire pll_lock85;
wire clk42m;
wire w_bus_ioreq;
wire w_bus_write;
wire slot_data_dir_d;
wire p_slot_data_0_7;
wire w_bus_valid;
wire w_pulse1;
wire w_bus_vdp_rdata_en;
wire ff_bus_ready;
wire n28_4;
wire n31_3;
wire ff_busy;
wire w_pulse2;
wire w_sdram_refresh;
wire w_sdram_write;
wire w_sdram_valid;
wire w_video_vs;
wire w_video_hs;
wire w_video_de;
wire n36_6;
wire O_sdram_cke_d;
wire ff_sdr_ready;
wire O_sdram_ras_n_d;
wire O_sdram_cas_n_d;
wire O_sdram_wen_n_d;
wire n646_3;
wire n647_3;
wire n648_3;
wire n649_3;
wire n650_3;
wire n651_3;
wire n652_3;
wire n653_3;
wire n654_3;
wire n655_3;
wire n656_3;
wire n657_3;
wire n658_3;
wire n659_3;
wire n660_3;
wire n661_3;
wire n662_3;
wire n663_3;
wire n664_3;
wire n665_3;
wire n666_3;
wire n667_3;
wire n668_3;
wire n669_3;
wire n670_3;
wire n671_3;
wire n672_3;
wire n673_3;
wire n674_3;
wire n675_3;
wire n676_3;
wire n677_3;
wire n680_4;
wire w_sdram_rdata_en;
wire slot_wait_d_4;
wire ws2812_led_d;
wire w_sending;
wire ff_wr;
wire [7:0] slot_a_d;
wire [7:0] slot_d_in;
wire [31:0] IO_sdram_dq_in;
wire [7:0] w_bus_wdata;
wire [1:0] w_bus_address;
wire [7:0] ff_rdata;
wire [7:0] w_bus_vdp_rdata;
wire [17:2] w_sdram_address;
wire [31:0] w_sdram_wdata;
wire [3:0] w_sdram_wdata_mask;
wire [7:0] w_video_r;
wire [7:0] w_video_g;
wire [7:0] w_video_b;
wire [3:0] O_sdram_dqm_d;
wire [10:0] O_sdram_addr_d;
wire [31:0] w_sdram_rdata;
wire [5:5] w_red;
wire [5:4] w_green;
wire [5:5] w_blue;
wire VCC;
wire GND;
  IBUF clk14m_ibuf (
    .O(clk14m_d),
    .I(clk14m) 
);
  IBUF slot_reset_n_ibuf (
    .O(slot_reset_n_d),
    .I(slot_reset_n) 
);
  IBUF slot_iorq_n_ibuf (
    .O(slot_iorq_n_d),
    .I(slot_iorq_n) 
);
  IBUF slot_rd_n_ibuf (
    .O(slot_rd_n_d),
    .I(slot_rd_n) 
);
  IBUF slot_wr_n_ibuf (
    .O(slot_wr_n_d),
    .I(slot_wr_n) 
);
  IBUF slot_a_0_ibuf (
    .O(slot_a_d[0]),
    .I(slot_a[0]) 
);
  IBUF slot_a_1_ibuf (
    .O(slot_a_d[1]),
    .I(slot_a[1]) 
);
  IBUF slot_a_2_ibuf (
    .O(slot_a_d[2]),
    .I(slot_a[2]) 
);
  IBUF slot_a_3_ibuf (
    .O(slot_a_d[3]),
    .I(slot_a[3]) 
);
  IBUF slot_a_4_ibuf (
    .O(slot_a_d[4]),
    .I(slot_a[4]) 
);
  IBUF slot_a_5_ibuf (
    .O(slot_a_d[5]),
    .I(slot_a[5]) 
);
  IBUF slot_a_6_ibuf (
    .O(slot_a_d[6]),
    .I(slot_a[6]) 
);
  IBUF slot_a_7_ibuf (
    .O(slot_a_d[7]),
    .I(slot_a[7]) 
);
  IOBUF slot_d_0_iobuf (
    .O(slot_d_in[0]),
    .IO(slot_d[0]),
    .I(ff_rdata[0]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_1_iobuf (
    .O(slot_d_in[1]),
    .IO(slot_d[1]),
    .I(ff_rdata[1]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_2_iobuf (
    .O(slot_d_in[2]),
    .IO(slot_d[2]),
    .I(ff_rdata[2]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_3_iobuf (
    .O(slot_d_in[3]),
    .IO(slot_d[3]),
    .I(ff_rdata[3]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_4_iobuf (
    .O(slot_d_in[4]),
    .IO(slot_d[4]),
    .I(ff_rdata[4]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_5_iobuf (
    .O(slot_d_in[5]),
    .IO(slot_d[5]),
    .I(ff_rdata[5]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_6_iobuf (
    .O(slot_d_in[6]),
    .IO(slot_d[6]),
    .I(ff_rdata[6]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_7_iobuf (
    .O(slot_d_in[7]),
    .IO(slot_d[7]),
    .I(ff_rdata[7]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF IO_sdram_dq_0_iobuf (
    .O(IO_sdram_dq_in[0]),
    .IO(IO_sdram_dq[0]),
    .I(n677_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_1_iobuf (
    .O(IO_sdram_dq_in[1]),
    .IO(IO_sdram_dq[1]),
    .I(n676_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_2_iobuf (
    .O(IO_sdram_dq_in[2]),
    .IO(IO_sdram_dq[2]),
    .I(n675_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_3_iobuf (
    .O(IO_sdram_dq_in[3]),
    .IO(IO_sdram_dq[3]),
    .I(n674_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_4_iobuf (
    .O(IO_sdram_dq_in[4]),
    .IO(IO_sdram_dq[4]),
    .I(n673_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_5_iobuf (
    .O(IO_sdram_dq_in[5]),
    .IO(IO_sdram_dq[5]),
    .I(n672_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_6_iobuf (
    .O(IO_sdram_dq_in[6]),
    .IO(IO_sdram_dq[6]),
    .I(n671_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_7_iobuf (
    .O(IO_sdram_dq_in[7]),
    .IO(IO_sdram_dq[7]),
    .I(n670_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_8_iobuf (
    .O(IO_sdram_dq_in[8]),
    .IO(IO_sdram_dq[8]),
    .I(n669_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_9_iobuf (
    .O(IO_sdram_dq_in[9]),
    .IO(IO_sdram_dq[9]),
    .I(n668_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_10_iobuf (
    .O(IO_sdram_dq_in[10]),
    .IO(IO_sdram_dq[10]),
    .I(n667_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_11_iobuf (
    .O(IO_sdram_dq_in[11]),
    .IO(IO_sdram_dq[11]),
    .I(n666_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_12_iobuf (
    .O(IO_sdram_dq_in[12]),
    .IO(IO_sdram_dq[12]),
    .I(n665_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_13_iobuf (
    .O(IO_sdram_dq_in[13]),
    .IO(IO_sdram_dq[13]),
    .I(n664_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_14_iobuf (
    .O(IO_sdram_dq_in[14]),
    .IO(IO_sdram_dq[14]),
    .I(n663_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_15_iobuf (
    .O(IO_sdram_dq_in[15]),
    .IO(IO_sdram_dq[15]),
    .I(n662_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_16_iobuf (
    .O(IO_sdram_dq_in[16]),
    .IO(IO_sdram_dq[16]),
    .I(n661_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_17_iobuf (
    .O(IO_sdram_dq_in[17]),
    .IO(IO_sdram_dq[17]),
    .I(n660_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_18_iobuf (
    .O(IO_sdram_dq_in[18]),
    .IO(IO_sdram_dq[18]),
    .I(n659_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_19_iobuf (
    .O(IO_sdram_dq_in[19]),
    .IO(IO_sdram_dq[19]),
    .I(n658_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_20_iobuf (
    .O(IO_sdram_dq_in[20]),
    .IO(IO_sdram_dq[20]),
    .I(n657_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_21_iobuf (
    .O(IO_sdram_dq_in[21]),
    .IO(IO_sdram_dq[21]),
    .I(n656_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_22_iobuf (
    .O(IO_sdram_dq_in[22]),
    .IO(IO_sdram_dq[22]),
    .I(n655_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_23_iobuf (
    .O(IO_sdram_dq_in[23]),
    .IO(IO_sdram_dq[23]),
    .I(n654_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_24_iobuf (
    .O(IO_sdram_dq_in[24]),
    .IO(IO_sdram_dq[24]),
    .I(n653_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_25_iobuf (
    .O(IO_sdram_dq_in[25]),
    .IO(IO_sdram_dq[25]),
    .I(n652_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_26_iobuf (
    .O(IO_sdram_dq_in[26]),
    .IO(IO_sdram_dq[26]),
    .I(n651_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_27_iobuf (
    .O(IO_sdram_dq_in[27]),
    .IO(IO_sdram_dq[27]),
    .I(n650_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_28_iobuf (
    .O(IO_sdram_dq_in[28]),
    .IO(IO_sdram_dq[28]),
    .I(n649_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_29_iobuf (
    .O(IO_sdram_dq_in[29]),
    .IO(IO_sdram_dq[29]),
    .I(n648_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_30_iobuf (
    .O(IO_sdram_dq_in[30]),
    .IO(IO_sdram_dq[30]),
    .I(n647_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_31_iobuf (
    .O(IO_sdram_dq_in[31]),
    .IO(IO_sdram_dq[31]),
    .I(n646_3),
    .OEN(IO_sdram_dq_31_101) 
);
  OBUF slot_wait_obuf (
    .O(slot_wait),
    .I(slot_wait_d_4) 
);
  OBUF slot_intr_obuf (
    .O(slot_intr),
    .I(GND) 
);
  OBUF slot_data_dir_obuf (
    .O(slot_data_dir),
    .I(slot_data_dir_d) 
);
  OBUF busdir_obuf (
    .O(busdir),
    .I(slot_data_dir_d) 
);
  OBUF oe_n_obuf (
    .O(oe_n),
    .I(GND) 
);
  OBUF ws2812_led_obuf (
    .O(ws2812_led),
    .I(ws2812_led_d) 
);
  OBUF O_sdram_clk_obuf (
    .O(O_sdram_clk),
    .I(O_sdram_clk_d) 
);
  OBUF O_sdram_cke_obuf (
    .O(O_sdram_cke),
    .I(O_sdram_cke_d) 
);
  OBUF O_sdram_cs_n_obuf (
    .O(O_sdram_cs_n),
    .I(GND) 
);
  OBUF O_sdram_ras_n_obuf (
    .O(O_sdram_ras_n),
    .I(O_sdram_ras_n_d) 
);
  OBUF O_sdram_cas_n_obuf (
    .O(O_sdram_cas_n),
    .I(O_sdram_cas_n_d) 
);
  OBUF O_sdram_wen_n_obuf (
    .O(O_sdram_wen_n),
    .I(O_sdram_wen_n_d) 
);
  OBUF O_sdram_addr_0_obuf (
    .O(O_sdram_addr[0]),
    .I(O_sdram_addr_d[0]) 
);
  OBUF O_sdram_addr_1_obuf (
    .O(O_sdram_addr[1]),
    .I(O_sdram_addr_d[1]) 
);
  OBUF O_sdram_addr_2_obuf (
    .O(O_sdram_addr[2]),
    .I(O_sdram_addr_d[2]) 
);
  OBUF O_sdram_addr_3_obuf (
    .O(O_sdram_addr[3]),
    .I(O_sdram_addr_d[3]) 
);
  OBUF O_sdram_addr_4_obuf (
    .O(O_sdram_addr[4]),
    .I(O_sdram_addr_d[4]) 
);
  OBUF O_sdram_addr_5_obuf (
    .O(O_sdram_addr[5]),
    .I(O_sdram_addr_d[5]) 
);
  OBUF O_sdram_addr_6_obuf (
    .O(O_sdram_addr[6]),
    .I(O_sdram_addr_d[6]) 
);
  OBUF O_sdram_addr_7_obuf (
    .O(O_sdram_addr[7]),
    .I(O_sdram_addr_d[7]) 
);
  OBUF O_sdram_addr_8_obuf (
    .O(O_sdram_addr[8]),
    .I(GND) 
);
  OBUF O_sdram_addr_9_obuf (
    .O(O_sdram_addr[9]),
    .I(O_sdram_addr_d[9]) 
);
  OBUF O_sdram_addr_10_obuf (
    .O(O_sdram_addr[10]),
    .I(O_sdram_addr_d[10]) 
);
  OBUF O_sdram_ba_0_obuf (
    .O(O_sdram_ba[0]),
    .I(GND) 
);
  OBUF O_sdram_ba_1_obuf (
    .O(O_sdram_ba[1]),
    .I(GND) 
);
  OBUF O_sdram_dqm_0_obuf (
    .O(O_sdram_dqm[0]),
    .I(O_sdram_dqm_d[0]) 
);
  OBUF O_sdram_dqm_1_obuf (
    .O(O_sdram_dqm[1]),
    .I(O_sdram_dqm_d[1]) 
);
  OBUF O_sdram_dqm_2_obuf (
    .O(O_sdram_dqm[2]),
    .I(O_sdram_dqm_d[2]) 
);
  OBUF O_sdram_dqm_3_obuf (
    .O(O_sdram_dqm[3]),
    .I(O_sdram_dqm_d[3]) 
);
  DFF ff_reset_n1_s0 (
    .Q(ff_reset_n1),
    .D(ff_reset_n0),
    .CLK(clk85m) 
);
defparam ff_reset_n1_s0.INIT=1'b0;
  DFF ff_reset_n2_1_s0 (
    .Q(ff_reset_n2_1),
    .D(ff_reset_n1),
    .CLK(clk85m) 
);
defparam ff_reset_n2_1_s0.INIT=1'b0;
  DFF ff_reset_n0_s0 (
    .Q(ff_reset_n0),
    .D(slot_reset_n_d),
    .CLK(clk85m) 
);
defparam ff_reset_n0_s0.INIT=1'b0;
  INV IO_sdram_dq_31_s66 (
    .O(IO_sdram_dq_31_101),
    .I(n680_4) 
);
  Gowin_rPLL u_pll (
    .clk14m_d(clk14m_d),
    .clk215m(clk215m)
);
  Gowin_rPLL2 u_pll2 (
    .clk14m_d(clk14m_d),
    .clk85m(clk85m),
    .O_sdram_clk_d(O_sdram_clk_d),
    .pll_lock85(pll_lock85)
);
  Gowin_CLKDIV u_clkdiv (
    .clk85m(clk85m),
    .pll_lock85(pll_lock85),
    .clk42m(clk42m)
);
  msx_slot u_msx_slot (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .slot_wait_d_4(slot_wait_d_4),
    .slot_rd_n_d(slot_rd_n_d),
    .slot_wr_n_d(slot_wr_n_d),
    .slot_iorq_n_d(slot_iorq_n_d),
    .ff_reset_n2_1(ff_reset_n2_1),
    .ff_busy(ff_busy),
    .ff_bus_ready(ff_bus_ready),
    .slot_a_d(slot_a_d[7:0]),
    .slot_d_in(slot_d_in[7:0]),
    .w_bus_vdp_rdata(w_bus_vdp_rdata[7:0]),
    .w_bus_ioreq(w_bus_ioreq),
    .w_bus_write(w_bus_write),
    .slot_data_dir_d(slot_data_dir_d),
    .p_slot_data_0_7(p_slot_data_0_7),
    .w_bus_valid(w_bus_valid),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_bus_address(w_bus_address[1:0]),
    .ff_rdata(ff_rdata[7:0])
);
  vdp u_v9958 (
    .w_bus_write(w_bus_write),
    .clk85m(clk85m),
    .n36_6(n36_6),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_bus_valid(w_bus_valid),
    .w_bus_ioreq(w_bus_ioreq),
    .w_sdram_rdata_en(w_sdram_rdata_en),
    .ff_sdr_ready(ff_sdr_ready),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_bus_address(w_bus_address[1:0]),
    .w_sdram_rdata(w_sdram_rdata[31:0]),
    .w_pulse1(w_pulse1),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .ff_bus_ready(ff_bus_ready),
    .n28_4(n28_4),
    .n31_3(n31_3),
    .ff_busy(ff_busy),
    .w_pulse2(w_pulse2),
    .w_sdram_refresh(w_sdram_refresh),
    .w_sdram_write(w_sdram_write),
    .w_sdram_valid(w_sdram_valid),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_de(w_video_de),
    .w_bus_vdp_rdata(w_bus_vdp_rdata[7:0]),
    .w_sdram_address(w_sdram_address[17:2]),
    .w_sdram_wdata(w_sdram_wdata[31:0]),
    .w_sdram_wdata_mask(w_sdram_wdata_mask[3:0]),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0])
);
  DVI_TX_Top u_dvi (
    .clk42m(clk42m),
    .clk215m(clk215m),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_video_de(w_video_de),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0]),
    .tmds_clk_p(tmds_clk_p),
    .tmds_clk_n(tmds_clk_n),
    .n36_6(n36_6),
    .tmds_d_p(tmds_d_p[2:0]),
    .tmds_d_n(tmds_d_n[2:0])
);
  ip_sdram u_sdram (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .O_sdram_clk_d(O_sdram_clk_d),
    .w_sdram_valid(w_sdram_valid),
    .w_sdram_refresh(w_sdram_refresh),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_sdram_write(w_sdram_write),
    .w_sdram_wdata(w_sdram_wdata[31:0]),
    .w_sdram_wdata_mask(w_sdram_wdata_mask[3:0]),
    .w_sdram_address(w_sdram_address[17:2]),
    .IO_sdram_dq_in(IO_sdram_dq_in[31:0]),
    .O_sdram_cke_d(O_sdram_cke_d),
    .ff_sdr_ready(ff_sdr_ready),
    .O_sdram_ras_n_d(O_sdram_ras_n_d),
    .O_sdram_cas_n_d(O_sdram_cas_n_d),
    .O_sdram_wen_n_d(O_sdram_wen_n_d),
    .n646_3(n646_3),
    .n647_3(n647_3),
    .n648_3(n648_3),
    .n649_3(n649_3),
    .n650_3(n650_3),
    .n651_3(n651_3),
    .n652_3(n652_3),
    .n653_3(n653_3),
    .n654_3(n654_3),
    .n655_3(n655_3),
    .n656_3(n656_3),
    .n657_3(n657_3),
    .n658_3(n658_3),
    .n659_3(n659_3),
    .n660_3(n660_3),
    .n661_3(n661_3),
    .n662_3(n662_3),
    .n663_3(n663_3),
    .n664_3(n664_3),
    .n665_3(n665_3),
    .n666_3(n666_3),
    .n667_3(n667_3),
    .n668_3(n668_3),
    .n669_3(n669_3),
    .n670_3(n670_3),
    .n671_3(n671_3),
    .n672_3(n672_3),
    .n673_3(n673_3),
    .n674_3(n674_3),
    .n675_3(n675_3),
    .n676_3(n676_3),
    .n677_3(n677_3),
    .n680_4(n680_4),
    .w_sdram_rdata_en(w_sdram_rdata_en),
    .slot_wait_d_4(slot_wait_d_4),
    .O_sdram_dqm_d(O_sdram_dqm_d[3:0]),
    .O_sdram_addr_d_0(O_sdram_addr_d[0]),
    .O_sdram_addr_d_1(O_sdram_addr_d[1]),
    .O_sdram_addr_d_2(O_sdram_addr_d[2]),
    .O_sdram_addr_d_3(O_sdram_addr_d[3]),
    .O_sdram_addr_d_4(O_sdram_addr_d[4]),
    .O_sdram_addr_d_5(O_sdram_addr_d[5]),
    .O_sdram_addr_d_6(O_sdram_addr_d[6]),
    .O_sdram_addr_d_7(O_sdram_addr_d[7]),
    .O_sdram_addr_d_9(O_sdram_addr_d[9]),
    .O_sdram_addr_d_10(O_sdram_addr_d[10]),
    .w_sdram_rdata(w_sdram_rdata[31:0])
);
  ip_ws2812_led u_led (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .ff_wr(ff_wr),
    .w_green(w_green[5:4]),
    .w_red(w_red[5]),
    .w_blue(w_blue[5]),
    .ws2812_led_d(ws2812_led_d),
    .w_sending(w_sending)
);
  ip_debugger u_debugger (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_bus_valid(w_bus_valid),
    .w_pulse1(w_pulse1),
    .w_pulse2(w_pulse2),
    .w_sending(w_sending),
    .n28_4(n28_4),
    .n31_3(n31_3),
    .w_bus_address(w_bus_address[1:0]),
    .ff_wr(ff_wr),
    .w_red(w_red[5]),
    .w_green(w_green[5:4]),
    .w_blue(w_blue[5])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
  GSR GSR (
    .GSRI(VCC) 
);
endmodule /* tangnano20k_vdp_cartridge */
