D:\Microchip\Libero_SoC_v2022.2\SynplifyPro\bin64\m_generic.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  F:\MPFS_Projects\MPFS_ICICLE\synthesis   -part MPFS250T  -package FCG1152  -grade STD    -async_globalthreshold 800 -continue_on_error -infer_seqShift -seqshift_to_uram 1 -automatic_compile_point -rom_map_logic 1 -polarfire_ram_init 1 -gclkint_threshold 1000 -rgclkint_threshold 100 -clkint_rgclkint_limit 1 -low_power_gated_clock 0 -gclk_resource_count 24 -report_preserve_cdc -min_cdc_sync_flops 2 -unsafe_cdc_netlist_property 0 -pack_uram_addr_reg 1 -maxfan 10000 -clock_globalthreshold 2 -globalthreshold 5000 -low_power_ram_decomp 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -resolveMultipleDriver -ternary_adder_decomp 66 -RWCheckOnRam 0 -local_tmr_rename -summaryfile F:\MPFS_Projects\MPFS_ICICLE\synthesis\synlog\report\MPFS_ICICLE_KIT_BASE_DESIGN_fpga_mapper.xml -merge_inferred_clocks 0  -top_level_module  MPFS_ICICLE_KIT_BASE_DESIGN  -implementation  synthesis  -licensetype  synplifypro_actel  -flow mapping  -mp  4  -prjfile  F:\MPFS_Projects\MPFS_ICICLE\synthesis\scratchproject.prs  -multisrs  -ovm  F:\MPFS_Projects\MPFS_ICICLE\synthesis\MPFS_ICICLE_KIT_BASE_DESIGN.vm   -freq 100.000   -tcl  F:\MPFS_Projects\MPFS_ICICLE\designer\MPFS_ICICLE_KIT_BASE_DESIGN\synthesis.fdc  F:\MPFS_Projects\MPFS_ICICLE\synthesis\synwork\MPFS_ICICLE_KIT_BASE_DESIGN_prem.srd  -sap  F:\MPFS_Projects\MPFS_ICICLE\synthesis\MPFS_ICICLE_KIT_BASE_DESIGN.sap  -otap  F:\MPFS_Projects\MPFS_ICICLE\synthesis\MPFS_ICICLE_KIT_BASE_DESIGN.tap  -omap  F:\MPFS_Projects\MPFS_ICICLE\synthesis\MPFS_ICICLE_KIT_BASE_DESIGN.map  -devicelib  D:\Microchip\Libero_SoC_v2022.2\SynplifyPro\lib\generic\acg5.v  -ologparam  F:\MPFS_Projects\MPFS_ICICLE\synthesis\syntmp\MPFS_ICICLE_KIT_BASE_DESIGN.plg  -osyn  F:\MPFS_Projects\MPFS_ICICLE\synthesis\MPFS_ICICLE_KIT_BASE_DESIGN.srm  -prjdir  F:\MPFS_Projects\MPFS_ICICLE\synthesis\  -prjname  MPFS_ICICLE_KIT_BASE_DESIGN_syn  -log  F:\MPFS_Projects\MPFS_ICICLE\synthesis\synlog\MPFS_ICICLE_KIT_BASE_DESIGN_fpga_mapper.srr  -sn  2021.09  -jobname  "fpga_mapper" 
relcom:D:\Microchip\Libero_SoC_v2022.2\SynplifyPro\bin64\m_generic.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\synthesis -part MPFS250T -package FCG1152 -grade STD -async_globalthreshold 800 -continue_on_error -infer_seqShift -seqshift_to_uram 1 -automatic_compile_point -rom_map_logic 1 -polarfire_ram_init 1 -gclkint_threshold 1000 -rgclkint_threshold 100 -clkint_rgclkint_limit 1 -low_power_gated_clock 0 -gclk_resource_count 24 -report_preserve_cdc -min_cdc_sync_flops 2 -unsafe_cdc_netlist_property 0 -pack_uram_addr_reg 1 -maxfan 10000 -clock_globalthreshold 2 -globalthreshold 5000 -low_power_ram_decomp 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -resolveMultipleDriver -ternary_adder_decomp 66 -RWCheckOnRam 0 -local_tmr_rename -summaryfile ..\synlog\report\MPFS_ICICLE_KIT_BASE_DESIGN_fpga_mapper.xml -merge_inferred_clocks 0 -top_level_module MPFS_ICICLE_KIT_BASE_DESIGN -implementation synthesis -licensetype synplifypro_actel -flow mapping -mp 4 -prjfile ..\scratchproject.prs -multisrs -ovm ..\MPFS_ICICLE_KIT_BASE_DESIGN.vm -freq 100.000 -tcl ..\..\designer\MPFS_ICICLE_KIT_BASE_DESIGN\synthesis.fdc ..\synwork\MPFS_ICICLE_KIT_BASE_DESIGN_prem.srd -sap ..\MPFS_ICICLE_KIT_BASE_DESIGN.sap -otap ..\MPFS_ICICLE_KIT_BASE_DESIGN.tap -omap ..\MPFS_ICICLE_KIT_BASE_DESIGN.map -devicelib D:\Microchip\Libero_SoC_v2022.2\SynplifyPro\lib\generic\acg5.v -ologparam MPFS_ICICLE_KIT_BASE_DESIGN.plg -osyn ..\MPFS_ICICLE_KIT_BASE_DESIGN.srm -prjdir ..\ -prjname MPFS_ICICLE_KIT_BASE_DESIGN_syn -log ..\synlog\MPFS_ICICLE_KIT_BASE_DESIGN_fpga_mapper.srr -sn 2021.09 -jobname "fpga_mapper"
rc:1 success:1 runtime:67
file:..\scratchproject.prs|io:o|time:1688196082|size:21102|exec:0|csum:
file:..\MPFS_ICICLE_KIT_BASE_DESIGN.vm|io:o|time:1692780290|size:8771771|exec:0|csum:
file:..\..\designer\MPFS_ICICLE_KIT_BASE_DESIGN\synthesis.fdc|io:i|time:1692780124|size:3937|exec:0|csum:C93EA0A9675AFF8CA7BDCF26EC23E646
file:..\synwork\MPFS_ICICLE_KIT_BASE_DESIGN_prem.srd|io:i|time:1692780224|size:3212114|exec:0|csum:FA58525AB7FFB1445A5C403C6E4B0FDB
file:..\MPFS_ICICLE_KIT_BASE_DESIGN.sap|io:o|time:1692780230|size:33032|exec:0|csum:
file:..\MPFS_ICICLE_KIT_BASE_DESIGN.tap|io:o|time:0|size:-1|exec:0|csum:
file:..\MPFS_ICICLE_KIT_BASE_DESIGN.map|io:o|time:1692780297|size:28|exec:0|csum:
file:D:\Microchip\Libero_SoC_v2022.2\SynplifyPro\lib\generic\acg5.v|io:i|time:1655988526|size:43686|exec:0|csum:C5B8CD150154D193C7B0D4301122DDFB
file:MPFS_ICICLE_KIT_BASE_DESIGN.plg|io:o|time:1692780297|size:4595|exec:0|csum:
file:..\MPFS_ICICLE_KIT_BASE_DESIGN.srm|io:o|time:1692780284|size:43745|exec:0|csum:
file:..\synlog\MPFS_ICICLE_KIT_BASE_DESIGN_fpga_mapper.srr|io:o|time:1692780297|size:149848|exec:0|csum:
file:D:\Microchip\Libero_SoC_v2022.2\SynplifyPro\bin64\m_generic.exe|io:i|time:1655988516|size:46325248|exec:1|csum:B10F20517CD2D567431250EEDE58F8A0
