{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1424451737725 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1424451737727 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 20 17:02:17 2015 " "Processing started: Fri Feb 20 17:02:17 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1424451737727 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1424451737727 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map multiplier -c multiplier --generate_functional_sim_netlist " "Command: quartus_map multiplier -c multiplier --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1424451737728 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1424451738669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.bdf 1 1 " "Found 1 design units, including 1 entities, in source file multiplier.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "multiplier.bdf" "" { Schematic "H:/fpga_lab/multiplier/multiplier.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424451738835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424451738835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altfp_add_sub0.vhd 44 22 " "Found 44 design units, including 22 entities, in source file altfp_add_sub0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altfp_add_sub0_altbarrel_shift_q3e-RTL " "Found design unit 1: altfp_add_sub0_altbarrel_shift_q3e-RTL" {  } { { "altfp_add_sub0.vhd" "" { Text "H:/fpga_lab/multiplier/altfp_add_sub0.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424451740107 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 altfp_add_sub0_altbarrel_shift_07g-RTL " "Found design unit 2: altfp_add_sub0_altbarrel_shift_07g-RTL" {  } { { "altfp_add_sub0.vhd" "" { Text "H:/fpga_lab/multiplier/altfp_add_sub0.vhd" 317 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424451740107 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 altfp_add_sub0_altpriority_encoder_3e8-RTL " "Found design unit 3: altfp_add_sub0_altpriority_encoder_3e8-RTL" {  } { { "altfp_add_sub0.vhd" "" { Text "H:/fpga_lab/multiplier/altfp_add_sub0.vhd" 614 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424451740107 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 altfp_add_sub0_altpriority_encoder_6e8-RTL " "Found design unit 4: altfp_add_sub0_altpriority_encoder_6e8-RTL" {  } { { "altfp_add_sub0.vhd" "" { Text "H:/fpga_lab/multiplier/altfp_add_sub0.vhd" 636 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424451740107 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 altfp_add_sub0_altpriority_encoder_be8-RTL " "Found design unit 5: altfp_add_sub0_altpriority_encoder_be8-RTL" {  } { { "altfp_add_sub0.vhd" "" { Text "H:/fpga_lab/multiplier/altfp_add_sub0.vhd" 690 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424451740107 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 altfp_add_sub0_altpriority_encoder_3v7-RTL " "Found design unit 6: altfp_add_sub0_altpriority_encoder_3v7-RTL" {  } { { "altfp_add_sub0.vhd" "" { Text "H:/fpga_lab/multiplier/altfp_add_sub0.vhd" 761 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424451740107 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 altfp_add_sub0_altpriority_encoder_6v7-RTL " "Found design unit 7: altfp_add_sub0_altpriority_encoder_6v7-RTL" {  } { { "altfp_add_sub0.vhd" "" { Text "H:/fpga_lab/multiplier/altfp_add_sub0.vhd" 781 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424451740107 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 altfp_add_sub0_altpriority_encoder_bv7-RTL " "Found design unit 8: altfp_add_sub0_altpriority_encoder_bv7-RTL" {  } { { "altfp_add_sub0.vhd" "" { Text "H:/fpga_lab/multiplier/altfp_add_sub0.vhd" 838 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424451740107 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 altfp_add_sub0_altpriority_encoder_uv8-RTL " "Found design unit 9: altfp_add_sub0_altpriority_encoder_uv8-RTL" {  } { { "altfp_add_sub0.vhd" "" { Text "H:/fpga_lab/multiplier/altfp_add_sub0.vhd" 901 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424451740107 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 altfp_add_sub0_altpriority_encoder_ue9-RTL " "Found design unit 10: altfp_add_sub0_altpriority_encoder_ue9-RTL" {  } { { "altfp_add_sub0.vhd" "" { Text "H:/fpga_lab/multiplier/altfp_add_sub0.vhd" 969 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424451740107 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 altfp_add_sub0_altpriority_encoder_ou8-RTL " "Found design unit 11: altfp_add_sub0_altpriority_encoder_ou8-RTL" {  } { { "altfp_add_sub0.vhd" "" { Text "H:/fpga_lab/multiplier/altfp_add_sub0.vhd" 1031 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424451740107 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 altfp_add_sub0_altpriority_encoder_nh8-RTL " "Found design unit 12: altfp_add_sub0_altpriority_encoder_nh8-RTL" {  } { { "altfp_add_sub0.vhd" "" { Text "H:/fpga_lab/multiplier/altfp_add_sub0.vhd" 1130 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424451740107 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 altfp_add_sub0_altpriority_encoder_qh8-RTL " "Found design unit 13: altfp_add_sub0_altpriority_encoder_qh8-RTL" {  } { { "altfp_add_sub0.vhd" "" { Text "H:/fpga_lab/multiplier/altfp_add_sub0.vhd" 1156 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424451740107 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 altfp_add_sub0_altpriority_encoder_vh8-RTL " "Found design unit 14: altfp_add_sub0_altpriority_encoder_vh8-RTL" {  } { { "altfp_add_sub0.vhd" "" { Text "H:/fpga_lab/multiplier/altfp_add_sub0.vhd" 1210 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424451740107 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 altfp_add_sub0_altpriority_encoder_ii9-RTL " "Found design unit 15: altfp_add_sub0_altpriority_encoder_ii9-RTL" {  } { { "altfp_add_sub0.vhd" "" { Text "H:/fpga_lab/multiplier/altfp_add_sub0.vhd" 1270 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424451740107 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "16 altfp_add_sub0_altpriority_encoder_n28-RTL " "Found design unit 16: altfp_add_sub0_altpriority_encoder_n28-RTL" {  } { { "altfp_add_sub0.vhd" "" { Text "H:/fpga_lab/multiplier/altfp_add_sub0.vhd" 1345 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424451740107 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "17 altfp_add_sub0_altpriority_encoder_q28-RTL " "Found design unit 17: altfp_add_sub0_altpriority_encoder_q28-RTL" {  } { { "altfp_add_sub0.vhd" "" { Text "H:/fpga_lab/multiplier/altfp_add_sub0.vhd" 1369 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424451740107 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "18 altfp_add_sub0_altpriority_encoder_v28-RTL " "Found design unit 18: altfp_add_sub0_altpriority_encoder_v28-RTL" {  } { { "altfp_add_sub0.vhd" "" { Text "H:/fpga_lab/multiplier/altfp_add_sub0.vhd" 1426 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424451740107 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "19 altfp_add_sub0_altpriority_encoder_i39-RTL " "Found design unit 19: altfp_add_sub0_altpriority_encoder_i39-RTL" {  } { { "altfp_add_sub0.vhd" "" { Text "H:/fpga_lab/multiplier/altfp_add_sub0.vhd" 1489 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424451740107 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "20 altfp_add_sub0_altpriority_encoder_cna-RTL " "Found design unit 20: altfp_add_sub0_altpriority_encoder_cna-RTL" {  } { { "altfp_add_sub0.vhd" "" { Text "H:/fpga_lab/multiplier/altfp_add_sub0.vhd" 1555 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424451740107 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "21 altfp_add_sub0_altfp_add_sub_a5j-RTL " "Found design unit 21: altfp_add_sub0_altfp_add_sub_a5j-RTL" {  } { { "altfp_add_sub0.vhd" "" { Text "H:/fpga_lab/multiplier/altfp_add_sub0.vhd" 1642 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424451740107 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "22 altfp_add_sub0-RTL " "Found design unit 22: altfp_add_sub0-RTL" {  } { { "altfp_add_sub0.vhd" "" { Text "H:/fpga_lab/multiplier/altfp_add_sub0.vhd" 5833 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424451740107 ""} { "Info" "ISGN_ENTITY_NAME" "1 altfp_add_sub0_altbarrel_shift_q3e " "Found entity 1: altfp_add_sub0_altbarrel_shift_q3e" {  } { { "altfp_add_sub0.vhd" "" { Text "H:/fpga_lab/multiplier/altfp_add_sub0.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424451740107 ""} { "Info" "ISGN_ENTITY_NAME" "2 altfp_add_sub0_altbarrel_shift_07g " "Found entity 2: altfp_add_sub0_altbarrel_shift_07g" {  } { { "altfp_add_sub0.vhd" "" { Text "H:/fpga_lab/multiplier/altfp_add_sub0.vhd" 305 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424451740107 ""} { "Info" "ISGN_ENTITY_NAME" "3 altfp_add_sub0_altpriority_encoder_3e8 " "Found entity 3: altfp_add_sub0_altpriority_encoder_3e8" {  } { { "altfp_add_sub0.vhd" "" { Text "H:/fpga_lab/multiplier/altfp_add_sub0.vhd" 605 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424451740107 ""} { "Info" "ISGN_ENTITY_NAME" "4 altfp_add_sub0_altpriority_encoder_6e8 " "Found entity 4: altfp_add_sub0_altpriority_encoder_6e8" {  } { { "altfp_add_sub0.vhd" "" { Text "H:/fpga_lab/multiplier/altfp_add_sub0.vhd" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424451740107 ""} { "Info" "ISGN_ENTITY_NAME" "5 altfp_add_sub0_altpriority_encoder_be8 " "Found entity 5: altfp_add_sub0_altpriority_encoder_be8" {  } { { "altfp_add_sub0.vhd" "" { Text "H:/fpga_lab/multiplier/altfp_add_sub0.vhd" 681 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424451740107 ""} { "Info" "ISGN_ENTITY_NAME" "6 altfp_add_sub0_altpriority_encoder_3v7 " "Found entity 6: altfp_add_sub0_altpriority_encoder_3v7" {  } { { "altfp_add_sub0.vhd" "" { Text "H:/fpga_lab/multiplier/altfp_add_sub0.vhd" 753 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424451740107 ""} { "Info" "ISGN_ENTITY_NAME" "7 altfp_add_sub0_altpriority_encoder_6v7 " "Found entity 7: altfp_add_sub0_altpriority_encoder_6v7" {  } { { "altfp_add_sub0.vhd" "" { Text "H:/fpga_lab/multiplier/altfp_add_sub0.vhd" 773 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424451740107 ""} { "Info" "ISGN_ENTITY_NAME" "8 altfp_add_sub0_altpriority_encoder_bv7 " "Found entity 8: altfp_add_sub0_altpriority_encoder_bv7" {  } { { "altfp_add_sub0.vhd" "" { Text "H:/fpga_lab/multiplier/altfp_add_sub0.vhd" 830 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424451740107 ""} { "Info" "ISGN_ENTITY_NAME" "9 altfp_add_sub0_altpriority_encoder_uv8 " "Found entity 9: altfp_add_sub0_altpriority_encoder_uv8" {  } { { "altfp_add_sub0.vhd" "" { Text "H:/fpga_lab/multiplier/altfp_add_sub0.vhd" 893 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424451740107 ""} { "Info" "ISGN_ENTITY_NAME" "10 altfp_add_sub0_altpriority_encoder_ue9 " "Found entity 10: altfp_add_sub0_altpriority_encoder_ue9" {  } { { "altfp_add_sub0.vhd" "" { Text "H:/fpga_lab/multiplier/altfp_add_sub0.vhd" 960 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424451740107 ""} { "Info" "ISGN_ENTITY_NAME" "11 altfp_add_sub0_altpriority_encoder_ou8 " "Found entity 11: altfp_add_sub0_altpriority_encoder_ou8" {  } { { "altfp_add_sub0.vhd" "" { Text "H:/fpga_lab/multiplier/altfp_add_sub0.vhd" 1020 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424451740107 ""} { "Info" "ISGN_ENTITY_NAME" "12 altfp_add_sub0_altpriority_encoder_nh8 " "Found entity 12: altfp_add_sub0_altpriority_encoder_nh8" {  } { { "altfp_add_sub0.vhd" "" { Text "H:/fpga_lab/multiplier/altfp_add_sub0.vhd" 1121 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424451740107 ""} { "Info" "ISGN_ENTITY_NAME" "13 altfp_add_sub0_altpriority_encoder_qh8 " "Found entity 13: altfp_add_sub0_altpriority_encoder_qh8" {  } { { "altfp_add_sub0.vhd" "" { Text "H:/fpga_lab/multiplier/altfp_add_sub0.vhd" 1147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424451740107 ""} { "Info" "ISGN_ENTITY_NAME" "14 altfp_add_sub0_altpriority_encoder_vh8 " "Found entity 14: altfp_add_sub0_altpriority_encoder_vh8" {  } { { "altfp_add_sub0.vhd" "" { Text "H:/fpga_lab/multiplier/altfp_add_sub0.vhd" 1201 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424451740107 ""} { "Info" "ISGN_ENTITY_NAME" "15 altfp_add_sub0_altpriority_encoder_ii9 " "Found entity 15: altfp_add_sub0_altpriority_encoder_ii9" {  } { { "altfp_add_sub0.vhd" "" { Text "H:/fpga_lab/multiplier/altfp_add_sub0.vhd" 1261 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424451740107 ""} { "Info" "ISGN_ENTITY_NAME" "16 altfp_add_sub0_altpriority_encoder_n28 " "Found entity 16: altfp_add_sub0_altpriority_encoder_n28" {  } { { "altfp_add_sub0.vhd" "" { Text "H:/fpga_lab/multiplier/altfp_add_sub0.vhd" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424451740107 ""} { "Info" "ISGN_ENTITY_NAME" "17 altfp_add_sub0_altpriority_encoder_q28 " "Found entity 17: altfp_add_sub0_altpriority_encoder_q28" {  } { { "altfp_add_sub0.vhd" "" { Text "H:/fpga_lab/multiplier/altfp_add_sub0.vhd" 1361 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424451740107 ""} { "Info" "ISGN_ENTITY_NAME" "18 altfp_add_sub0_altpriority_encoder_v28 " "Found entity 18: altfp_add_sub0_altpriority_encoder_v28" {  } { { "altfp_add_sub0.vhd" "" { Text "H:/fpga_lab/multiplier/altfp_add_sub0.vhd" 1418 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424451740107 ""} { "Info" "ISGN_ENTITY_NAME" "19 altfp_add_sub0_altpriority_encoder_i39 " "Found entity 19: altfp_add_sub0_altpriority_encoder_i39" {  } { { "altfp_add_sub0.vhd" "" { Text "H:/fpga_lab/multiplier/altfp_add_sub0.vhd" 1481 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424451740107 ""} { "Info" "ISGN_ENTITY_NAME" "20 altfp_add_sub0_altpriority_encoder_cna " "Found entity 20: altfp_add_sub0_altpriority_encoder_cna" {  } { { "altfp_add_sub0.vhd" "" { Text "H:/fpga_lab/multiplier/altfp_add_sub0.vhd" 1544 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424451740107 ""} { "Info" "ISGN_ENTITY_NAME" "21 altfp_add_sub0_altfp_add_sub_a5j " "Found entity 21: altfp_add_sub0_altfp_add_sub_a5j" {  } { { "altfp_add_sub0.vhd" "" { Text "H:/fpga_lab/multiplier/altfp_add_sub0.vhd" 1632 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424451740107 ""} { "Info" "ISGN_ENTITY_NAME" "22 altfp_add_sub0 " "Found entity 22: altfp_add_sub0" {  } { { "altfp_add_sub0.vhd" "" { Text "H:/fpga_lab/multiplier/altfp_add_sub0.vhd" 5822 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424451740107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424451740107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_clshift0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_clshift0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_clshift0-SYN " "Found design unit 1: lpm_clshift0-SYN" {  } { { "lpm_clshift0.vhd" "" { Text "H:/fpga_lab/multiplier/lpm_clshift0.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424451740129 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift0 " "Found entity 1: lpm_clshift0" {  } { { "lpm_clshift0.vhd" "" { Text "H:/fpga_lab/multiplier/lpm_clshift0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424451740129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424451740129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 block " "Found entity 1: block" {  } { { "block.bdf" "" { Schematic "H:/fpga_lab/multiplier/block.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424451740147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424451740147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_add_sub0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_add_sub0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_add_sub0-SYN " "Found design unit 1: lpm_add_sub0-SYN" {  } { { "lpm_add_sub0.vhd" "" { Text "H:/fpga_lab/multiplier/lpm_add_sub0.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424451740162 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub0 " "Found entity 1: lpm_add_sub0" {  } { { "lpm_add_sub0.vhd" "" { Text "H:/fpga_lab/multiplier/lpm_add_sub0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424451740162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424451740162 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "multiplier " "Elaborating entity \"multiplier\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1424451740280 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst6 " "Primitive \"GND\" of instance \"inst6\" not used" {  } { { "multiplier.bdf" "" { Schematic "H:/fpga_lab/multiplier/multiplier.bdf" { { 208 1080 1112 240 "inst6" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1424451740291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "block block:inst4 " "Elaborating entity \"block\" for hierarchy \"block:inst4\"" {  } { { "multiplier.bdf" "inst4" { Schematic "H:/fpga_lab/multiplier/multiplier.bdf" { { 48 944 1088 144 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424451740325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift0 block:inst4\|lpm_clshift0:inst " "Elaborating entity \"lpm_clshift0\" for hierarchy \"block:inst4\|lpm_clshift0:inst\"" {  } { { "block.bdf" "inst" { Schematic "H:/fpga_lab/multiplier/block.bdf" { { 80 480 656 160 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424451740398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift block:inst4\|lpm_clshift0:inst\|lpm_clshift:LPM_CLSHIFT_component " "Elaborating entity \"lpm_clshift\" for hierarchy \"block:inst4\|lpm_clshift0:inst\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "lpm_clshift0.vhd" "LPM_CLSHIFT_component" { Text "H:/fpga_lab/multiplier/lpm_clshift0.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424451740541 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "block:inst4\|lpm_clshift0:inst\|lpm_clshift:LPM_CLSHIFT_component " "Elaborated megafunction instantiation \"block:inst4\|lpm_clshift0:inst\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "lpm_clshift0.vhd" "" { Text "H:/fpga_lab/multiplier/lpm_clshift0.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424451740550 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "block:inst4\|lpm_clshift0:inst\|lpm_clshift:LPM_CLSHIFT_component " "Instantiated megafunction \"block:inst4\|lpm_clshift0:inst\|lpm_clshift:LPM_CLSHIFT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_shifttype LOGICAL " "Parameter \"lpm_shifttype\" = \"LOGICAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424451740568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CLSHIFT " "Parameter \"lpm_type\" = \"LPM_CLSHIFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424451740568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424451740568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthdist 1 " "Parameter \"lpm_widthdist\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424451740568 ""}  } { { "lpm_clshift0.vhd" "" { Text "H:/fpga_lab/multiplier/lpm_clshift0.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1424451740568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_skb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_clshift_skb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_skb " "Found entity 1: lpm_clshift_skb" {  } { { "db/lpm_clshift_skb.tdf" "" { Text "H:/fpga_lab/multiplier/db/lpm_clshift_skb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424451740638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424451740638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_skb block:inst4\|lpm_clshift0:inst\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_skb:auto_generated " "Elaborating entity \"lpm_clshift_skb\" for hierarchy \"block:inst4\|lpm_clshift0:inst\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_skb:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_clshift.tdf" 53 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424451740663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub0 block:inst4\|lpm_add_sub0:inst11 " "Elaborating entity \"lpm_add_sub0\" for hierarchy \"block:inst4\|lpm_add_sub0:inst11\"" {  } { { "block.bdf" "inst11" { Schematic "H:/fpga_lab/multiplier/block.bdf" { { 496 856 1016 592 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424451740749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub block:inst4\|lpm_add_sub0:inst11\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"block:inst4\|lpm_add_sub0:inst11\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "lpm_add_sub0.vhd" "LPM_ADD_SUB_component" { Text "H:/fpga_lab/multiplier/lpm_add_sub0.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424451740931 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "block:inst4\|lpm_add_sub0:inst11\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"block:inst4\|lpm_add_sub0:inst11\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "lpm_add_sub0.vhd" "" { Text "H:/fpga_lab/multiplier/lpm_add_sub0.vhd" 76 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424451740940 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "block:inst4\|lpm_add_sub0:inst11\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"block:inst4\|lpm_add_sub0:inst11\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424451740940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424451740940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424451740940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424451740940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424451740940 ""}  } { { "lpm_add_sub0.vhd" "" { Text "H:/fpga_lab/multiplier/lpm_add_sub0.vhd" 76 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1424451740940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_uoh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_uoh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_uoh " "Found entity 1: add_sub_uoh" {  } { { "db/add_sub_uoh.tdf" "" { Text "H:/fpga_lab/multiplier/db/add_sub_uoh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424451741084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424451741084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_uoh block:inst4\|lpm_add_sub0:inst11\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_uoh:auto_generated " "Elaborating entity \"add_sub_uoh\" for hierarchy \"block:inst4\|lpm_add_sub0:inst11\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_uoh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424451741107 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_clshift1.vhd 2 1 " "Using design file lpm_clshift1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_clshift1-SYN " "Found design unit 1: lpm_clshift1-SYN" {  } { { "lpm_clshift1.vhd" "" { Text "H:/fpga_lab/multiplier/lpm_clshift1.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424451741188 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift1 " "Found entity 1: lpm_clshift1" {  } { { "lpm_clshift1.vhd" "" { Text "H:/fpga_lab/multiplier/lpm_clshift1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424451741188 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1424451741188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift1 block:inst4\|lpm_clshift1:inst4 " "Elaborating entity \"lpm_clshift1\" for hierarchy \"block:inst4\|lpm_clshift1:inst4\"" {  } { { "block.bdf" "inst4" { Schematic "H:/fpga_lab/multiplier/block.bdf" { { 304 488 664 384 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424451741257 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "distance distance\[0\] LPM_CLSHIFT_component " "Port \"distance\" in macrofunction \"LPM_CLSHIFT_component\" has no range declared,the Quartus II software will connect the port to pin \"distance\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "lpm_clshift0.vhd" "LPM_CLSHIFT_component" { Text "H:/fpga_lab/multiplier/lpm_clshift0.vhd" 78 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1424451742803 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "distance distance\[0\] LPM_CLSHIFT_component " "Port \"distance\" in macrofunction \"LPM_CLSHIFT_component\" has no range declared,the Quartus II software will connect the port to pin \"distance\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "lpm_clshift0.vhd" "LPM_CLSHIFT_component" { Text "H:/fpga_lab/multiplier/lpm_clshift0.vhd" 78 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1424451742811 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "distance distance\[0\] LPM_CLSHIFT_component " "Port \"distance\" in macrofunction \"LPM_CLSHIFT_component\" has no range declared,the Quartus II software will connect the port to pin \"distance\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "lpm_clshift0.vhd" "LPM_CLSHIFT_component" { Text "H:/fpga_lab/multiplier/lpm_clshift0.vhd" 78 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1424451742812 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "distance distance\[0\] LPM_CLSHIFT_component " "Port \"distance\" in macrofunction \"LPM_CLSHIFT_component\" has no range declared,the Quartus II software will connect the port to pin \"distance\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "lpm_clshift0.vhd" "LPM_CLSHIFT_component" { Text "H:/fpga_lab/multiplier/lpm_clshift0.vhd" 78 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1424451742813 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "distance distance\[0\] LPM_CLSHIFT_component " "Port \"distance\" in macrofunction \"LPM_CLSHIFT_component\" has no range declared,the Quartus II software will connect the port to pin \"distance\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "lpm_clshift0.vhd" "LPM_CLSHIFT_component" { Text "H:/fpga_lab/multiplier/lpm_clshift0.vhd" 78 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1424451742814 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "distance distance\[0\] LPM_CLSHIFT_component " "Port \"distance\" in macrofunction \"LPM_CLSHIFT_component\" has no range declared,the Quartus II software will connect the port to pin \"distance\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "lpm_clshift0.vhd" "LPM_CLSHIFT_component" { Text "H:/fpga_lab/multiplier/lpm_clshift0.vhd" 78 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1424451742815 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "distance distance\[0\] LPM_CLSHIFT_component " "Port \"distance\" in macrofunction \"LPM_CLSHIFT_component\" has no range declared,the Quartus II software will connect the port to pin \"distance\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "lpm_clshift0.vhd" "LPM_CLSHIFT_component" { Text "H:/fpga_lab/multiplier/lpm_clshift0.vhd" 78 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1424451742816 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "distance distance\[0\] LPM_CLSHIFT_component " "Port \"distance\" in macrofunction \"LPM_CLSHIFT_component\" has no range declared,the Quartus II software will connect the port to pin \"distance\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "lpm_clshift0.vhd" "LPM_CLSHIFT_component" { Text "H:/fpga_lab/multiplier/lpm_clshift0.vhd" 78 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1424451742818 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "distance distance\[0\] LPM_CLSHIFT_component " "Port \"distance\" in macrofunction \"LPM_CLSHIFT_component\" has no range declared,the Quartus II software will connect the port to pin \"distance\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "lpm_clshift0.vhd" "LPM_CLSHIFT_component" { Text "H:/fpga_lab/multiplier/lpm_clshift0.vhd" 78 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1424451742818 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "distance distance\[0\] LPM_CLSHIFT_component " "Port \"distance\" in macrofunction \"LPM_CLSHIFT_component\" has no range declared,the Quartus II software will connect the port to pin \"distance\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "lpm_clshift0.vhd" "LPM_CLSHIFT_component" { Text "H:/fpga_lab/multiplier/lpm_clshift0.vhd" 78 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1424451742819 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "488 " "Peak virtual memory: 488 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1424451743224 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 20 17:02:23 2015 " "Processing ended: Fri Feb 20 17:02:23 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1424451743224 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1424451743224 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1424451743224 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1424451743224 ""}
