
---------- Begin Simulation Statistics ----------
final_tick                               2542155660500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 231746                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740736                       # Number of bytes of host memory used
host_op_rate                                   231745                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.12                       # Real time elapsed on the host
host_tick_rate                              670418550                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4198457                       # Number of instructions simulated
sim_ops                                       4198457                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012146                       # Number of seconds simulated
sim_ticks                                 12145815500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             50.582212                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  372669                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               736759                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2726                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            111025                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            940427                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              31205                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          206949                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           175744                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1142028                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   70268                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        29771                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4198457                       # Number of instructions committed
system.cpu.committedOps                       4198457                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.782560                       # CPI: cycles per instruction
system.cpu.discardedOps                        302195                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   617516                       # DTB accesses
system.cpu.dtb.data_acv                           131                       # DTB access violations
system.cpu.dtb.data_hits                      1477008                       # DTB hits
system.cpu.dtb.data_misses                       8280                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   415561                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       872879                       # DTB read hits
system.cpu.dtb.read_misses                       7406                       # DTB read misses
system.cpu.dtb.write_accesses                  201955                       # DTB write accesses
system.cpu.dtb.write_acv                           88                       # DTB write access violations
system.cpu.dtb.write_hits                      604129                       # DTB write hits
system.cpu.dtb.write_misses                       874                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18272                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3662769                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1149139                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           683675                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17076275                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.172934                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  985115                       # ITB accesses
system.cpu.itb.fetch_acv                          458                       # ITB acv
system.cpu.itb.fetch_hits                      978927                       # ITB hits
system.cpu.itb.fetch_misses                      6188                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.41%      9.41% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.81% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4237     69.42%     79.24% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.06% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.12% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.17% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.70%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.85%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6103                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14447                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2438     47.32%     47.32% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.42% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.67% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2696     52.33%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5152                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2425     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2425     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4868                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11195734000     92.14%     92.14% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9300000      0.08%     92.22% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                19368500      0.16%     92.38% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               925738500      7.62%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12150141000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994668                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.899481                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.944876                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 871                      
system.cpu.kern.mode_good::user                   871                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 871                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.592114                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743809                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8187349000     67.38%     67.38% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3962792000     32.62%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24277831                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85435      2.03%      2.03% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2542854     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839928     20.01%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592957     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104944      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4198457                       # Class of committed instruction
system.cpu.quiesceCycles                        13800                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7201556                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          441                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       158351                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        318311                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542155660500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542155660500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22760460                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22760460                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22760460                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22760460                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116720.307692                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116720.307692                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116720.307692                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116720.307692                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     12999492                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     12999492                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     12999492                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     12999492                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66664.061538                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66664.061538                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66664.061538                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66664.061538                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22410963                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22410963                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116723.765625                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116723.765625                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12799995                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12799995                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66666.640625                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66666.640625                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542155660500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.294023                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539654046000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.294023                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.205876                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.205876                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542155660500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             130885                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34896                       # Transaction distribution
system.membus.trans_dist::WritebackClean        88884                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34552                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28993                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28993                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          89474                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41305                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       267768                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       267768                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       209870                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       210290                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 478432                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11410816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11410816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6720832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6721273                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18143353                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               67                       # Total snoops (count)
system.membus.snoopTraffic                       4288                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            160187                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002759                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052456                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  159745     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     442      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              160187                       # Request fanout histogram
system.membus.reqLayer0.occupancy              351000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           836735535                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          378146250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542155660500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          474511500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542155660500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542155660500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542155660500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542155660500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542155660500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542155660500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542155660500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542155660500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542155660500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542155660500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542155660500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542155660500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542155660500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542155660500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542155660500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542155660500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542155660500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542155660500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542155660500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542155660500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542155660500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542155660500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542155660500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542155660500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542155660500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542155660500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542155660500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542155660500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5722240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4498752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10220992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5722240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5722240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2233344                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2233344                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           89410                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           70293                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159703                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34896                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34896                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         471128513                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         370395220                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             841523733                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    471128513                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        471128513                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      183877649                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            183877649                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      183877649                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        471128513                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        370395220                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1025401382                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121557.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     79465.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69777.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000211536750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7476                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7477                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              414339                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             114132                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      159703                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123555                       # Number of write requests accepted
system.mem_ctrls.readBursts                    159703                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123555                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10461                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1998                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8952                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6677                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10342                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8682                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10075                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8839                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8832                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11983                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9349                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10817                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12195                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8877                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13781                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5618                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6975                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7334                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4461                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9086                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8077                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7892                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9782                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7647                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7011                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10839                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8509                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5483                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10124                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3216                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5798                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.71                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2043830250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  746210000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4842117750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13694.74                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32444.74                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105581                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   82115                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.74                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.55                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159703                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123555                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  136724                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12192                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     326                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        83062                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.589054                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.222381                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.181729                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35225     42.41%     42.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24750     29.80%     72.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10062     12.11%     84.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4700      5.66%     89.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2427      2.92%     92.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1485      1.79%     94.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          949      1.14%     95.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          629      0.76%     96.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2835      3.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        83062                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7477                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.960144                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.375352                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.503933                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1333     17.83%     17.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5656     75.65%     93.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           303      4.05%     97.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            85      1.14%     98.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            38      0.51%     99.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            20      0.27%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           14      0.19%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           10      0.13%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           11      0.15%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            2      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            2      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7477                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7476                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.255217                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.238746                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.765218                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6636     88.76%     88.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              102      1.36%     90.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              481      6.43%     96.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              190      2.54%     99.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               62      0.83%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.05%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7476                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9551488                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  669504                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7777984                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10220992                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7907520                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       786.40                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       640.38                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    841.52                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    651.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.15                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12145810500                       # Total gap between requests
system.mem_ctrls.avgGap                      42878.97                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5085760                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4465728                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7777984                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 418725280.323910713196                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 367676258.543528795242                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 640383842.484681248665                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        89410                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        70293                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123555                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2585359500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2256758250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 298289564750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28915.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32105.02                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2414224.96                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            318872400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            169454340                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           568308300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          314458020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     958223760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5321174010                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        183004800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7833495630                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.954275                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    422908000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    405340000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11317567500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            274290240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            145765950                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           497279580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          319902480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     958223760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5245608540                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        246638880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7687709430                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.951277                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    589072000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    405340000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11151403500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542155660500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                51000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy              994460                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              135500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              138500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               15500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12138615500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542155660500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1700894                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1700894                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1700894                       # number of overall hits
system.cpu.icache.overall_hits::total         1700894                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        89475                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          89475                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        89475                       # number of overall misses
system.cpu.icache.overall_misses::total         89475                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5512231500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5512231500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5512231500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5512231500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1790369                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1790369                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1790369                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1790369                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.049976                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049976                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.049976                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049976                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61606.387259                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61606.387259                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61606.387259                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61606.387259                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        88884                       # number of writebacks
system.cpu.icache.writebacks::total             88884                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        89475                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        89475                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        89475                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        89475                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5422757500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5422757500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5422757500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5422757500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049976                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049976                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049976                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049976                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60606.398435                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60606.398435                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60606.398435                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60606.398435                       # average overall mshr miss latency
system.cpu.icache.replacements                  88884                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1700894                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1700894                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        89475                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         89475                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5512231500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5512231500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1790369                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1790369                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.049976                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049976                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61606.387259                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61606.387259                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        89475                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        89475                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5422757500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5422757500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049976                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049976                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60606.398435                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60606.398435                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542155660500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.856529                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1755263                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             88962                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.730480                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.856529                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995814                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995814                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           87                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           73                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          348                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3670212                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3670212                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542155660500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1334282                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1334282                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1334282                       # number of overall hits
system.cpu.dcache.overall_hits::total         1334282                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       106091                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         106091                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       106091                       # number of overall misses
system.cpu.dcache.overall_misses::total        106091                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6797077500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6797077500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6797077500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6797077500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1440373                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1440373                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1440373                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1440373                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073655                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073655                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073655                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073655                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64068.370550                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64068.370550                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64068.370550                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64068.370550                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34720                       # number of writebacks
system.cpu.dcache.writebacks::total             34720                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36674                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36674                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36674                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36674                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69417                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69417                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69417                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69417                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4418886000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4418886000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4418886000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4418886000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21604500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21604500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048194                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048194                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048194                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048194                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63657.115692                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63657.115692                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63657.115692                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63657.115692                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 103867.788462                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 103867.788462                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  69269                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       803025                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          803025                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49627                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49627                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3323594000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3323594000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       852652                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       852652                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.058203                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.058203                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66971.487295                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66971.487295                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9216                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9216                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40411                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40411                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2699005000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2699005000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21604500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21604500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047394                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047394                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66788.869367                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66788.869367                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200041.666667                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200041.666667                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531257                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531257                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56464                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56464                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3473483500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3473483500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587721                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587721                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096073                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096073                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61516.780604                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61516.780604                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27458                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27458                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29006                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29006                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1719881000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1719881000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049353                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049353                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59293.973661                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59293.973661                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10293                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10293                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          893                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          893                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     62590500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     62590500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11186                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11186                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.079832                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.079832                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70090.145577                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70090.145577                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          893                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          893                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     61697500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     61697500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.079832                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.079832                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69090.145577                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69090.145577                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11120                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11120                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11120                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11120                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542155660500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.413619                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1395886                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69269                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.151670                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.413619                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978920                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978920                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          746                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          231                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2995651                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2995651                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2954958066500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 341541                       # Simulator instruction rate (inst/s)
host_mem_usage                                 748928                       # Number of bytes of host memory used
host_op_rate                                   341541                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1496.80                       # Real time elapsed on the host
host_tick_rate                              274253872                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   511217197                       # Number of instructions simulated
sim_ops                                     511217197                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.410503                       # Number of seconds simulated
sim_ticks                                410502632000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             63.981765                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                25567448                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             39960523                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               5724                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           2888293                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          38667082                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             135761                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          875885                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           740124                       # Number of indirect misses.
system.cpu.branchPred.lookups                47699849                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  949504                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        79547                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   506279504                       # Number of instructions committed
system.cpu.committedOps                     506279504                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.620545                       # CPI: cycles per instruction
system.cpu.discardedOps                       7528492                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                109500035                       # DTB accesses
system.cpu.dtb.data_acv                            44                       # DTB access violations
system.cpu.dtb.data_hits                    112456153                       # DTB hits
system.cpu.dtb.data_misses                       8908                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 93998800                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                     95648144                       # DTB read hits
system.cpu.dtb.read_misses                       6446                       # DTB read misses
system.cpu.dtb.write_accesses                15501235                       # DTB write accesses
system.cpu.dtb.write_acv                           31                       # DTB write access violations
system.cpu.dtb.write_hits                    16808009                       # DTB write hits
system.cpu.dtb.write_misses                      2462                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions           175603832                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          237247847                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         112610644                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         21649611                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       113700039                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.617076                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               100742123                       # ITB accesses
system.cpu.itb.fetch_acv                          464                       # ITB acv
system.cpu.itb.fetch_hits                    99505721                       # ITB hits
system.cpu.itb.fetch_misses                   1236402                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   335      0.90%      0.90% # number of callpals executed
system.cpu.kern.callpal::tbi                       10      0.03%      0.92% # number of callpals executed
system.cpu.kern.callpal::swpipl                 21547     57.57%     58.49% # number of callpals executed
system.cpu.kern.callpal::rdps                    1532      4.09%     62.58% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     62.59% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     62.59% # number of callpals executed
system.cpu.kern.callpal::rti                     2192      5.86%     68.44% # number of callpals executed
system.cpu.kern.callpal::callsys                  889      2.38%     70.82% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.01%     70.83% # number of callpals executed
system.cpu.kern.callpal::rdunique               10917     29.17%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  37429                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      44851                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      368                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     8267     34.03%     34.03% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     137      0.56%     34.59% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     420      1.73%     36.32% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   15472     63.68%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                24296                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      8250     48.37%     48.37% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      137      0.80%     49.17% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      420      2.46%     51.63% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     8250     48.37%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 17057                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             398641167000     97.11%     97.11% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               251490000      0.06%     97.17% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               389148500      0.09%     97.27% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             11223163500      2.73%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         410504969000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.997944                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.533221                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.702050                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                2010                      
system.cpu.kern.mode_good::user                  2008                      
system.cpu.kern.mode_good::idle                     2                      
system.cpu.kern.mode_switch::kernel              2523                       # number of protection mode switches
system.cpu.kern.mode_switch::user                2008                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   4                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.796671                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.500000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.886439                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        32906127500      8.02%      8.02% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         377520686500     91.96%     99.98% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle             78155000      0.02%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      335                       # number of times the context was actually changed
system.cpu.numCycles                        820448766                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       368                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass             2154308      0.43%      0.43% # Class of committed instruction
system.cpu.op_class_0::IntAlu               220622377     43.58%     44.00% # Class of committed instruction
system.cpu.op_class_0::IntMult                3712930      0.73%     44.74% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     44.74% # Class of committed instruction
system.cpu.op_class_0::FloatAdd              86608388     17.11%     61.84% # Class of committed instruction
system.cpu.op_class_0::FloatCmp               2778845      0.55%     62.39% # Class of committed instruction
system.cpu.op_class_0::FloatCvt              33389467      6.60%     68.99% # Class of committed instruction
system.cpu.op_class_0::FloatMult             46911237      9.27%     78.25% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     78.25% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                550079      0.11%     78.36% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     78.36% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt               222000      0.04%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::MemRead               62913542     12.43%     90.83% # Class of committed instruction
system.cpu.op_class_0::MemWrite              12747714      2.52%     93.35% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead          29429264      5.81%     99.16% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite          4045835      0.80%     99.96% # Class of committed instruction
system.cpu.op_class_0::IprAccess               193518      0.04%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                506279504                       # Class of committed instruction
system.cpu.quiesceCycles                       556498                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       706748727                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  4567040                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 541                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        574                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          313                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1100945                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2201532                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 412802406000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 412802406000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        71561                       # number of demand (read+write) misses
system.iocache.demand_misses::total             71561                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        71561                       # number of overall misses
system.iocache.overall_misses::total            71561                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   8450032052                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   8450032052                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   8450032052                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   8450032052                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        71561                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           71561                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        71561                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          71561                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118081.525580                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118081.525580                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118081.525580                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118081.525580                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           451                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   10                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    45.100000                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          71360                       # number of writebacks
system.iocache.writebacks::total                71360                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        71561                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        71561                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        71561                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        71561                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   4867871248                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   4867871248                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   4867871248                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   4867871248                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68024.080826                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68024.080826                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68024.080826                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68024.080826                       # average overall mshr miss latency
system.iocache.replacements                     71561                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          201                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              201                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     23231877                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     23231877                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          201                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            201                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115581.477612                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115581.477612                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          201                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          201                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     13181877                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     13181877                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65581.477612                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65581.477612                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        71360                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        71360                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   8426800175                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   8426800175                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        71360                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        71360                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118088.567475                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118088.567475                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        71360                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        71360                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   4854689371                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   4854689371                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68030.960916                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68030.960916                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 412802406000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  71561                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                71561                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               644049                       # Number of tag accesses
system.iocache.tags.data_accesses              644049                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 412802406000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                2069                       # Transaction distribution
system.membus.trans_dist::ReadResp             816501                       # Transaction distribution
system.membus.trans_dist::WriteReq               2873                       # Transaction distribution
system.membus.trans_dist::WriteResp              2873                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       311139                       # Transaction distribution
system.membus.trans_dist::WritebackClean       586093                       # Transaction distribution
system.membus.trans_dist::CleanEvict           203359                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               51                       # Transaction distribution
system.membus.trans_dist::ReadExReq            214800                       # Transaction distribution
system.membus.trans_dist::ReadExResp           214800                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         586094                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        228338                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         71360                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       143122                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       143122                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1758280                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1758280                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         9884                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1328862                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1338746                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3240148                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      4567040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      4567040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     75019904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     75019904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave        11776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     43693824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     43705600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               123292544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              202                       # Total snoops (count)
system.membus.snoopTraffic                      12928                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1105585                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000281                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.016770                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1105274     99.97%     99.97% # Request fanout histogram
system.membus.snoop_fanout::1                     311      0.03%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1105585                       # Request fanout histogram
system.membus.reqLayer0.occupancy             9052500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          5921959565                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1127877                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         2379593000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.6                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 412802406000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         3100899500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.8                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 412802406000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 412802406000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 412802406000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 412802406000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 412802406000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 412802406000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 412802406000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 412802406000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 412802406000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 412802406000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 412802406000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 412802406000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 412802406000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 412802406000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 412802406000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 412802406000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 412802406000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 412802406000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 412802406000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 412802406000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 412802406000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 412802406000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 412802406000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 412802406000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 412802406000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 412802406000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 412802406000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 412802406000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       37509952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       28347968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           65857920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     37509952                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      37509952                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     19912896                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        19912896                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          586093                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          442937                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1029030                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       311139                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             311139                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          91375667                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          69056727                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             160432394                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     91375667                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         91375667                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       48508571                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             48508571                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       48508571                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         91375667                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         69056727                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            208940965                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    894425.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    540300.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    438240.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001533882500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        54421                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        54421                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2833348                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             842333                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1029030                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     897172                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1029030                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   897172                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  50490                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2747                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             56421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             36563                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             53022                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             49932                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             70737                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             60810                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            108721                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             50474                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            110024                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             39200                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            65336                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            60584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            53405                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            56070                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            56519                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            50722                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             51614                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             28251                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             48564                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             50617                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             67767                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             58123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            105403                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             46805                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            108586                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             38870                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            59024                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            48652                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            48360                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            49964                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            44467                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            39353                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.93                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  12058250750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 4892700000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             30405875750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12322.70                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31072.70                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       298                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   720305                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  686194                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.61                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.72                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1029030                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               897172                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  934562                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   42927                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1051                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   9065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   9654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  47109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  50027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  50543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  50510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  50569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  51334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  51275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  51921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  53237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  54246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  53710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  54062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  54170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  54227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  54696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  55093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    989                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       466456                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    256.979368                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   161.336271                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   284.108566                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       171514     36.77%     36.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       146882     31.49%     68.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        50304     10.78%     79.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        25214      5.41%     84.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        14667      3.14%     87.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         8820      1.89%     89.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         7108      1.52%     91.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         4623      0.99%     92.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        37324      8.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       466456                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        54421                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.980798                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     14.204937                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     14.625311                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          50402     92.61%     92.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63          3397      6.24%     98.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95           445      0.82%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           59      0.11%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           68      0.12%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191           16      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            1      0.00%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            3      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            5      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            7      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            3      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            3      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            3      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            4      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         54421                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        54421                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.435200                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.410218                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.948380                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            43338     79.63%     79.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1230      2.26%     81.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             8274     15.20%     97.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              925      1.70%     98.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              391      0.72%     99.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              161      0.30%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               56      0.10%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               17      0.03%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                5      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                5      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                7      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                5      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                4      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::39                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         54421                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               62626560                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3231360                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                57242880                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                65857920                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             57419008                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       152.56                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       139.45                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    160.43                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    139.87                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.28                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.09                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  410502632000                       # Total gap between requests
system.mem_ctrls.avgGap                     213115.05                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     34579200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     28047360                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     57242880                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 84236244.312314182520                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 68324434.031887039542                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 139445829.424060791731                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       586093                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       442937                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       897172                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  16702181500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  13703694250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 9791824091250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28497.49                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     30938.25                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  10914099.07                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1714785240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            911403405                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          3512023200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2282627700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     32404435440.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     106353841590                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      68072580960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       215251697535                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        524.361309                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 175839349750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  13707460000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 220957644250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1615881960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            858835065                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3474938040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2386411740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     32404435440.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     112158630960                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      63184300800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       216083434005                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        526.387451                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 163098002750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  13707460000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 233698896500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 412802406000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 2270                       # Transaction distribution
system.iobus.trans_dist::ReadResp                2270                       # Transaction distribution
system.iobus.trans_dist::WriteReq               74233                       # Transaction distribution
system.iobus.trans_dist::WriteResp              74233                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1602                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          216                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          120                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         2090                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5856                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         9884                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       143122                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       143122                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  153006                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         6408                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          864                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          165                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1045                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3294                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        11776                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      4568648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      4568648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  4580424                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1732500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               189000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            71762000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             7011000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           372837052                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.1                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             5618000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1395000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              118000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 736                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           368                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     795653.532609                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    285025.650528                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          368    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       184000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             368                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    412509605500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    292800500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 412802406000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    102085696                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        102085696                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    102085696                       # number of overall hits
system.cpu.icache.overall_hits::total       102085696                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       586094                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         586094                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       586094                       # number of overall misses
system.cpu.icache.overall_misses::total        586094                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  36211424000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  36211424000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  36211424000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  36211424000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    102671790                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    102671790                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    102671790                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    102671790                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.005708                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.005708                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.005708                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.005708                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61784.328111                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61784.328111                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61784.328111                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61784.328111                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       586093                       # number of writebacks
system.cpu.icache.writebacks::total            586093                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       586094                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       586094                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       586094                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       586094                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  35625330000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  35625330000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  35625330000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  35625330000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.005708                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005708                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.005708                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005708                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60784.328111                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60784.328111                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60784.328111                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60784.328111                       # average overall mshr miss latency
system.cpu.icache.replacements                 586093                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    102085696                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       102085696                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       586094                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        586094                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  36211424000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  36211424000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    102671790                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    102671790                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.005708                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.005708                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61784.328111                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61784.328111                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       586094                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       586094                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  35625330000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  35625330000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.005708                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005708                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60784.328111                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60784.328111                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 412802406000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999972                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           102718588                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            586093                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            175.259879                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999972                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          108                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          322                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           82                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         205929674                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        205929674                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 412802406000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    111246469                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        111246469                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    111246469                       # number of overall hits
system.cpu.dcache.overall_hits::total       111246469                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       642499                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         642499                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       642499                       # number of overall misses
system.cpu.dcache.overall_misses::total        642499                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  39376505500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  39376505500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  39376505500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  39376505500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    111888968                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    111888968                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    111888968                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    111888968                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005742                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005742                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005742                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005742                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61286.485271                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61286.485271                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61286.485271                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61286.485271                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       239779                       # number of writebacks
system.cpu.dcache.writebacks::total            239779                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       201375                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       201375                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       201375                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       201375                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       441124                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       441124                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       441124                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       441124                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4942                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4942                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  27550956000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  27550956000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  27550956000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  27550956000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    373212500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    373212500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003943                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003943                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003943                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003943                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 62456.261731                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62456.261731                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 62456.261731                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62456.261731                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 75518.514771                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 75518.514771                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 442937                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     94904918                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        94904918                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       251998                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        251998                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  16335725000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  16335725000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     95156916                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     95156916                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002648                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002648                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 64824.820038                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 64824.820038                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        25716                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        25716                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       226282                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       226282                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         2069                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         2069                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  14636411500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  14636411500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    373212500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    373212500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002378                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002378                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 64682.173129                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 64682.173129                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 180383.035283                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 180383.035283                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     16341551                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       16341551                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       390501                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       390501                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  23040780500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  23040780500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     16732052                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     16732052                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.023339                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.023339                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 59003.128033                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 59003.128033                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       175659                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       175659                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       214842                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       214842                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2873                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2873                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  12914544500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  12914544500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012840                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012840                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60111.824038                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60111.824038                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        49731                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        49731                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         1867                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1867                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    140906500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    140906500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        51598                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        51598                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.036184                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.036184                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 75472.147831                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 75472.147831                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         1864                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1864                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    138816000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    138816000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.036125                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.036125                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 74472.103004                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 74472.103004                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        51130                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        51130                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        51130                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        51130                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 412802406000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           106125735                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            442937                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            239.595552                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           85                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          691                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           91                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          121                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         224426329                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        224426329                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2966998569500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               16461955                       # Simulator instruction rate (inst/s)
host_mem_usage                                 749952                       # Number of bytes of host memory used
host_op_rate                                 16461893                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    31.64                       # Real time elapsed on the host
host_tick_rate                              380562177                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   520833007                       # Number of instructions simulated
sim_ops                                     520833007                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012041                       # Number of seconds simulated
sim_ticks                                 12040503000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             82.525375                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  840941                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1019009                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                557                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             30891                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1051947                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              15919                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          121798                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           105879                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1127045                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   27021                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         7638                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     9615810                       # Number of instructions committed
system.cpu.committedOps                       9615810                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.504314                       # CPI: cycles per instruction
system.cpu.discardedOps                         94788                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                  1628629                       # DTB accesses
system.cpu.dtb.data_acv                            33                       # DTB access violations
system.cpu.dtb.data_hits                      1974806                       # DTB hits
system.cpu.dtb.data_misses                       1944                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   842402                       # DTB read accesses
system.cpu.dtb.read_acv                            14                       # DTB read access violations
system.cpu.dtb.read_hits                      1022513                       # DTB read hits
system.cpu.dtb.read_misses                       1373                       # DTB read misses
system.cpu.dtb.write_accesses                  786227                       # DTB write accesses
system.cpu.dtb.write_acv                           19                       # DTB write access violations
system.cpu.dtb.write_hits                      952293                       # DTB write hits
system.cpu.dtb.write_misses                       571                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions             3005885                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            4928330                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1096711                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           979263                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         8282147                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.399311                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                 2471195                       # ITB accesses
system.cpu.itb.fetch_acv                          124                       # ITB acv
system.cpu.itb.fetch_hits                     2470121                       # ITB hits
system.cpu.itb.fetch_misses                      1074                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   118      3.23%      3.23% # number of callpals executed
system.cpu.kern.callpal::tbi                        6      0.16%      3.39% # number of callpals executed
system.cpu.kern.callpal::swpipl                  3214     87.86%     91.25% # number of callpals executed
system.cpu.kern.callpal::rdps                      33      0.90%     92.15% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.03%     92.18% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.03%     92.21% # number of callpals executed
system.cpu.kern.callpal::rti                      225      6.15%     98.36% # number of callpals executed
system.cpu.kern.callpal::callsys                   40      1.09%     99.45% # number of callpals executed
system.cpu.kern.callpal::imb                       12      0.33%     99.78% # number of callpals executed
system.cpu.kern.callpal::rdunique                   8      0.22%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   3658                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       5629                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1607     46.47%     46.47% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       6      0.17%     46.65% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.38%     47.02% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    1832     52.98%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 3458                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1605     49.71%     49.71% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        6      0.19%     49.89% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.40%     50.29% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1605     49.71%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  3229                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11454667000     95.15%     95.15% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9363500      0.08%     95.23% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                16192000      0.13%     95.37% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               557897500      4.63%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12038120000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998755                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.876092                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.933777                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 214                      
system.cpu.kern.mode_good::user                   214                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               343                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 214                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.623907                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.768402                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         2679631000     22.26%     22.26% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           9358489000     77.74%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      118                       # number of times the context was actually changed
system.cpu.numCycles                         24081006                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               33270      0.35%      0.35% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 4585565     47.69%     48.03% # Class of committed instruction
system.cpu.op_class_0::IntMult                   9398      0.10%     48.13% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     48.13% # Class of committed instruction
system.cpu.op_class_0::FloatAdd               1500812     15.61%     63.74% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                735627      7.65%     71.39% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                730106      7.59%     78.98% # Class of committed instruction
system.cpu.op_class_0::FloatMult                14787      0.15%     79.14% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                   258      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::MemRead                 265734      2.76%     81.90% # Class of committed instruction
system.cpu.op_class_0::MemWrite                941641      9.79%     91.69% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead            753928      7.84%     99.54% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            10610      0.11%     99.65% # Class of committed instruction
system.cpu.op_class_0::IprAccess                34074      0.35%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  9615810                       # Class of committed instruction
system.cpu.tickCycles                        15798859                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests           87                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        87789                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        175575                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  12040503000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  12040503000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  12040503000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                     16                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  12040503000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 165                       # Transaction distribution
system.membus.trans_dist::ReadResp              32684                       # Transaction distribution
system.membus.trans_dist::WriteReq                 92                       # Transaction distribution
system.membus.trans_dist::WriteResp                92                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        57042                       # Transaction distribution
system.membus.trans_dist::WritebackClean        21607                       # Transaction distribution
system.membus.trans_dist::CleanEvict             9133                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq             55272                       # Transaction distribution
system.membus.trans_dist::ReadExResp            55272                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          21616                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10904                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port        64832                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        64832                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          514                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       198526                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       199042                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 263874                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      2765824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      2765824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      7885888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      7886320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                10652144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                7                       # Total snoops (count)
system.membus.snoopTraffic                        448                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             88050                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000977                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.031237                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   87964     99.90%     99.90% # Request fanout histogram
system.membus.snoop_fanout::1                      86      0.10%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               88050                       # Request fanout histogram
system.membus.reqLayer0.occupancy              373000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           517558000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               4.3                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          350627000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.9                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  12040503000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          114661250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.0                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  12040503000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  12040503000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  12040503000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  12040503000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  12040503000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  12040503000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  12040503000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  12040503000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  12040503000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  12040503000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  12040503000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  12040503000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  12040503000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  12040503000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  12040503000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  12040503000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  12040503000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  12040503000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  12040503000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  12040503000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  12040503000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  12040503000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  12040503000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  12040503000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  12040503000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  12040503000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  12040503000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  12040503000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        1382976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4235200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5618176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      1382976                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1382976                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      3650688                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3650688                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           21609                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           66175                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               87784                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        57042                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              57042                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         114860318                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         351746102                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             466606420                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    114860318                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        114860318                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      303200622                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            303200622                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      303200622                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        114860318                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        351746102                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            769807042                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     78192.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     19182.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     66072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000485460500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4565                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4565                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              248364                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              73730                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       87784                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      78599                       # Number of write requests accepted
system.mem_ctrls.readBursts                     87784                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    78599                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2530                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   407                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5480                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              5007                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5587                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4428                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4794                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5418                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4601                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4701                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              5317                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             5616                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             5757                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5771                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7380                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4895                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5174                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4424                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5529                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4850                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4553                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5156                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4298                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4100                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5062                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4985                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4866                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4788                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4861                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             6479                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4514                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4563                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.05                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    832908250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  426270000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2431420750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9769.73                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28519.73                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    70664                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   63277                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.89                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                80.93                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 87784                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                78599                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   81868                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    3291                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      95                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        29521                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    354.346804                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   208.024781                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   357.341013                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         9471     32.08%     32.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         7234     24.50%     56.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3232     10.95%     67.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1588      5.38%     72.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          851      2.88%     75.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1224      4.15%     79.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          424      1.44%     81.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          393      1.33%     82.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         5104     17.29%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        29521                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4565                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.678204                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.041985                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      7.811881                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7              15      0.33%      0.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15            388      8.50%      8.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23          3899     85.41%     94.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           157      3.44%     97.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            43      0.94%     98.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            17      0.37%     98.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            18      0.39%     99.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63             5      0.11%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             4      0.09%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             4      0.09%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             3      0.07%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             2      0.04%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            2      0.04%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            1      0.02%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            2      0.04%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            1      0.02%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            2      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::248-255            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4565                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4565                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.130778                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.100244                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.019843                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2015     44.14%     44.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               19      0.42%     44.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2466     54.02%     98.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               51      1.12%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               12      0.26%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4565                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                5456256                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  161920                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5004928                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5618176                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5030336                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       453.16                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       415.67                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    466.61                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    417.78                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.79                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.54                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.25                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12040504000                       # Total gap between requests
system.mem_ctrls.avgGap                      72366.19                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      1227648                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4228608                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      5004928                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 101959859.982593759894                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 351198616.868414878845                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 415674328.555875122547                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        21609                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        66175                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        78599                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    630767750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1800653000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 289891697250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     29190.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27210.47                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3688236.46                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    81.95                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            116781840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             62086200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           322999320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          209415960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     950848080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       4608542340                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        742675200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7013348940                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        582.479730                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1870270750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    402220000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   9768012250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             93955260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             49945995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           285714240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          198798480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     950848080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       4548603420                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        793150080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         6921015555                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        574.811165                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2003778750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    402220000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   9634504250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  12040503000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  165                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 165                       # Transaction distribution
system.iobus.trans_dist::WriteReq                  92                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 92                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           38                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          428                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          514                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     514                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          152                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          214                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          432                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      432                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                38500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              422000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              289000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               45500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     12040503000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  12040503000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2767753                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2767753                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2767753                       # number of overall hits
system.cpu.icache.overall_hits::total         2767753                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        21616                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          21616                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        21616                       # number of overall misses
system.cpu.icache.overall_misses::total         21616                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   1338941500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1338941500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   1338941500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1338941500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2789369                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2789369                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2789369                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2789369                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.007749                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.007749                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.007749                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.007749                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61942.149334                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61942.149334                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61942.149334                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61942.149334                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        21607                       # number of writebacks
system.cpu.icache.writebacks::total             21607                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        21616                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        21616                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        21616                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        21616                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   1317325500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1317325500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   1317325500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1317325500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.007749                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007749                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.007749                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007749                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60942.149334                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60942.149334                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60942.149334                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60942.149334                       # average overall mshr miss latency
system.cpu.icache.replacements                  21607                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2767753                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2767753                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        21616                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         21616                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   1338941500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1338941500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2789369                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2789369                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.007749                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.007749                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61942.149334                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61942.149334                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        21616                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        21616                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   1317325500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1317325500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.007749                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007749                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60942.149334                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60942.149334                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  12040503000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.991616                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2795683                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             22128                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            126.341423                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.991616                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999984                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999984                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           91                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          356                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5600354                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5600354                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  12040503000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1836981                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1836981                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1836981                       # number of overall hits
system.cpu.dcache.overall_hits::total         1836981                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       122628                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         122628                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       122628                       # number of overall misses
system.cpu.dcache.overall_misses::total        122628                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   7076662500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7076662500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   7076662500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7076662500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1959609                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1959609                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1959609                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1959609                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.062578                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.062578                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.062578                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.062578                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 57708.374107                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 57708.374107                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 57708.374107                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 57708.374107                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        57042                       # number of writebacks
system.cpu.dcache.writebacks::total             57042                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        56773                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        56773                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        56773                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        56773                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        65855                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        65855                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        65855                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        65855                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          257                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          257                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3877590000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3877590000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3877590000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3877590000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     35832000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     35832000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.033606                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.033606                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.033606                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.033606                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 58880.722800                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 58880.722800                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 58880.722800                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 58880.722800                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 139424.124514                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 139424.124514                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  66175                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1000626                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1000626                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        12786                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         12786                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    859530500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    859530500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1013412                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1013412                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.012617                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012617                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67224.346942                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67224.346942                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2204                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2204                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10582                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10582                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          165                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          165                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    711543000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    711543000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     35832000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     35832000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010442                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010442                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67240.880741                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67240.880741                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 217163.636364                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 217163.636364                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       836355                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         836355                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       109842                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       109842                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   6217132000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   6217132000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       946197                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       946197                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.116088                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.116088                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 56600.680978                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 56600.680978                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        54569                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        54569                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        55273                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        55273                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           92                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           92                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3166047000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3166047000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.058416                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.058416                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 57280.172960                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 57280.172960                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         4506                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         4506                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          322                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          322                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     22199000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     22199000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         4828                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         4828                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.066694                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.066694                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 68940.993789                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 68940.993789                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          322                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          322                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     21877000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     21877000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.066694                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.066694                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 67940.993789                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 67940.993789                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         4777                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         4777                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         4777                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         4777                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  12040503000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             7608495                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             67199                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            113.223337                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           41                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          837                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          134                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4004603                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4004603                       # Number of data accesses

---------- End Simulation Statistics   ----------
