

================================================================
== Vitis HLS Report for 'test_Pipeline_VITIS_LOOP_60_5'
================================================================
* Date:           Thu May  9 21:54:44 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D2
* Solution:       comb_18 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.097 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       11|       11|  0.110 us|  0.110 us|   11|   11|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_60_5  |        9|        9|         2|          1|          1|     9|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     173|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    16|       0|     144|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      45|    -|
|Register         |        -|     -|     263|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    16|     263|     362|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+-----------------------+---------+----+---+----+-----+
    |          Instance         |         Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------+-----------------------+---------+----+---+----+-----+
    |mul_64ns_64ns_128_1_1_U23  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mux_9_4_64_1_1_U24         |mux_9_4_64_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_64_1_1_U25         |mux_9_4_64_1_1         |        0|   0|  0|  49|    0|
    +---------------------------+-----------------------+---------+----+---+----+-----+
    |Total                      |                       |        0|  16|  0| 144|    0|
    +---------------------------+-----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+-----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+-----+------------+------------+
    |add_ln60_fu_216_p2   |         +|   0|  0|   12|           4|           1|
    |add_ln66_fu_294_p2   |         +|   0|  0|  135|         128|         128|
    |tmp_fu_228_p10       |         -|   0|  0|   12|           5|           4|
    |icmp_ln60_fu_210_p2  |      icmp|   0|  0|   12|           4|           4|
    |ap_enable_pp0        |       xor|   0|  0|    2|           1|           2|
    +---------------------+----------+----+---+-----+------------+------------+
    |Total                |          |   0|  0|  173|         142|         139|
    +---------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |add122402_fu_70          |   9|          2|  128|        256|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|    4|          8|
    |i_fu_74                  |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|  138|        276|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+-----+----+-----+-----------+
    |           Name          |  FF | LUT| Bits| Const Bits|
    +-------------------------+-----+----+-----+-----------+
    |add122402_fu_70          |  128|   0|  128|          0|
    |ap_CS_fsm                |    1|   0|    1|          0|
    |ap_done_reg              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |    1|   0|    1|          0|
    |i_fu_74                  |    4|   0|    4|          0|
    |mul_ln66_reg_326         |  128|   0|  128|          0|
    +-------------------------+-----+----+-----+-----------+
    |Total                    |  263|   0|  263|          0|
    +-------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+----------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_60_5|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_60_5|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_60_5|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_60_5|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_60_5|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_60_5|  return value|
|arg1_r_reload         |   in|   64|     ap_none|                  arg1_r_reload|        scalar|
|arg1_r_1_reload       |   in|   64|     ap_none|                arg1_r_1_reload|        scalar|
|arg1_r_2_reload       |   in|   64|     ap_none|                arg1_r_2_reload|        scalar|
|arg1_r_3_reload       |   in|   64|     ap_none|                arg1_r_3_reload|        scalar|
|arg1_r_4_reload       |   in|   64|     ap_none|                arg1_r_4_reload|        scalar|
|arg1_r_5_reload       |   in|   64|     ap_none|                arg1_r_5_reload|        scalar|
|arg1_r_6_reload       |   in|   64|     ap_none|                arg1_r_6_reload|        scalar|
|arg1_r_7_reload       |   in|   64|     ap_none|                arg1_r_7_reload|        scalar|
|arg1_r_8_reload       |   in|   64|     ap_none|                arg1_r_8_reload|        scalar|
|arg2_r_reload         |   in|   64|     ap_none|                  arg2_r_reload|        scalar|
|arg2_r_1_reload       |   in|   64|     ap_none|                arg2_r_1_reload|        scalar|
|arg2_r_2_reload       |   in|   64|     ap_none|                arg2_r_2_reload|        scalar|
|arg2_r_3_reload       |   in|   64|     ap_none|                arg2_r_3_reload|        scalar|
|arg2_r_4_reload       |   in|   64|     ap_none|                arg2_r_4_reload|        scalar|
|arg2_r_5_reload       |   in|   64|     ap_none|                arg2_r_5_reload|        scalar|
|arg2_r_6_reload       |   in|   64|     ap_none|                arg2_r_6_reload|        scalar|
|arg2_r_7_reload       |   in|   64|     ap_none|                arg2_r_7_reload|        scalar|
|arg2_r_8_reload       |   in|   64|     ap_none|                arg2_r_8_reload|        scalar|
|add122402_out         |  out|  128|      ap_vld|                  add122402_out|       pointer|
|add122402_out_ap_vld  |  out|    1|      ap_vld|                  add122402_out|       pointer|
+----------------------+-----+-----+------------+-------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.09>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%add122402 = alloca i32 1"   --->   Operation 5 'alloca' 'add122402' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%arg2_r_8_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arg2_r_8_reload"   --->   Operation 7 'read' 'arg2_r_8_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%arg2_r_7_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arg2_r_7_reload"   --->   Operation 8 'read' 'arg2_r_7_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%arg2_r_6_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arg2_r_6_reload"   --->   Operation 9 'read' 'arg2_r_6_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%arg2_r_5_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arg2_r_5_reload"   --->   Operation 10 'read' 'arg2_r_5_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%arg2_r_4_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arg2_r_4_reload"   --->   Operation 11 'read' 'arg2_r_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%arg2_r_3_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arg2_r_3_reload"   --->   Operation 12 'read' 'arg2_r_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%arg2_r_2_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arg2_r_2_reload"   --->   Operation 13 'read' 'arg2_r_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%arg2_r_1_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arg2_r_1_reload"   --->   Operation 14 'read' 'arg2_r_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%arg2_r_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arg2_r_reload"   --->   Operation 15 'read' 'arg2_r_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%arg1_r_8_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arg1_r_8_reload"   --->   Operation 16 'read' 'arg1_r_8_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%arg1_r_7_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arg1_r_7_reload"   --->   Operation 17 'read' 'arg1_r_7_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%arg1_r_6_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arg1_r_6_reload"   --->   Operation 18 'read' 'arg1_r_6_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%arg1_r_5_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arg1_r_5_reload"   --->   Operation 19 'read' 'arg1_r_5_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%arg1_r_4_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arg1_r_4_reload"   --->   Operation 20 'read' 'arg1_r_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%arg1_r_3_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arg1_r_3_reload"   --->   Operation 21 'read' 'arg1_r_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%arg1_r_2_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arg1_r_2_reload"   --->   Operation 22 'read' 'arg1_r_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%arg1_r_1_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arg1_r_1_reload"   --->   Operation 23 'read' 'arg1_r_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%arg1_r_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arg1_r_reload"   --->   Operation 24 'read' 'arg1_r_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 26 [1/1] (0.42ns)   --->   "%store_ln0 = store i128 0, i128 %add122402"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc123"   --->   Operation 27 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%i_1 = load i4 %i" [d2.cpp:60]   --->   Operation 28 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.79ns)   --->   "%icmp_ln60 = icmp_eq  i4 %i_1, i4 9" [d2.cpp:60]   --->   Operation 29 'icmp' 'icmp_ln60' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.79ns)   --->   "%add_ln60 = add i4 %i_1, i4 1" [d2.cpp:60]   --->   Operation 30 'add' 'add_ln60' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln60 = br i1 %icmp_ln60, void %for.inc123.split, void %for.end128.exitStub" [d2.cpp:60]   --->   Operation 31 'br' 'br_ln60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.79ns)   --->   "%sub_ln66 = sub i4 8, i4 %i_1" [d2.cpp:66]   --->   Operation 32 'sub' 'sub_ln66' <Predicate = (!icmp_ln60)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.77ns)   --->   "%tmp = mux i64 @_ssdm_op_Mux.ap_auto.9i64.i4, i64 %arg1_r_reload_read, i64 %arg1_r_1_reload_read, i64 %arg1_r_2_reload_read, i64 %arg1_r_3_reload_read, i64 %arg1_r_4_reload_read, i64 %arg1_r_5_reload_read, i64 %arg1_r_6_reload_read, i64 %arg1_r_7_reload_read, i64 %arg1_r_8_reload_read, i4 %sub_ln66" [d2.cpp:66]   --->   Operation 33 'mux' 'tmp' <Predicate = (!icmp_ln60)> <Delay = 0.77> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln66 = zext i64 %tmp" [d2.cpp:66]   --->   Operation 34 'zext' 'zext_ln66' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.77ns)   --->   "%tmp_1 = mux i64 @_ssdm_op_Mux.ap_auto.9i64.i4, i64 %arg2_r_reload_read, i64 %arg2_r_1_reload_read, i64 %arg2_r_2_reload_read, i64 %arg2_r_3_reload_read, i64 %arg2_r_4_reload_read, i64 %arg2_r_5_reload_read, i64 %arg2_r_6_reload_read, i64 %arg2_r_7_reload_read, i64 %arg2_r_8_reload_read, i4 %i_1" [d2.cpp:66]   --->   Operation 35 'mux' 'tmp_1' <Predicate = (!icmp_ln60)> <Delay = 0.77> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln66_1 = zext i64 %tmp_1" [d2.cpp:66]   --->   Operation 36 'zext' 'zext_ln66_1' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_1 : [1/1] (1.18ns)   --->   Input mux for Operation 37 '%mul_ln66 = mul i128 %zext_ln66_1, i128 %zext_ln66'
ST_1 : Operation 37 [1/1] (3.34ns)   --->   "%mul_ln66 = mul i128 %zext_ln66_1, i128 %zext_ln66" [d2.cpp:66]   --->   Operation 37 'mul' 'mul_ln66' <Predicate = (!icmp_ln60)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.42ns)   --->   "%store_ln60 = store i4 %add_ln60, i4 %i" [d2.cpp:60]   --->   Operation 38 'store' 'store_ln60' <Predicate = (!icmp_ln60)> <Delay = 0.42>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%add122402_load_1 = load i128 %add122402"   --->   Operation 46 'load' 'add122402_load_1' <Predicate = (icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i128P0A, i128 %add122402_out, i128 %add122402_load_1"   --->   Operation 47 'write' 'write_ln0' <Predicate = (icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 48 'ret' 'ret_ln0' <Predicate = (icmp_ln60)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%add122402_load = load i128 %add122402" [d2.cpp:66]   --->   Operation 39 'load' 'add122402_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%specpipeline_ln62 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_14" [d2.cpp:62]   --->   Operation 40 'specpipeline' 'specpipeline_ln62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%speclooptripcount_ln60 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [d2.cpp:60]   --->   Operation 41 'speclooptripcount' 'speclooptripcount_ln60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specloopname_ln60 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [d2.cpp:60]   --->   Operation 42 'specloopname' 'specloopname_ln60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.57ns)   --->   "%add_ln66 = add i128 %mul_ln66, i128 %add122402_load" [d2.cpp:66]   --->   Operation 43 'add' 'add_ln66' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.42ns)   --->   "%store_ln60 = store i128 %add_ln66, i128 %add122402" [d2.cpp:60]   --->   Operation 44 'store' 'store_ln60' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln60 = br void %for.inc123" [d2.cpp:60]   --->   Operation 45 'br' 'br_ln60' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ arg1_r_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_1_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_2_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_3_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_4_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_5_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_6_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_7_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_8_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg2_r_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg2_r_1_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg2_r_2_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg2_r_3_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg2_r_4_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg2_r_5_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg2_r_6_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg2_r_7_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg2_r_8_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add122402_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
add122402              (alloca           ) [ 011]
i                      (alloca           ) [ 010]
arg2_r_8_reload_read   (read             ) [ 000]
arg2_r_7_reload_read   (read             ) [ 000]
arg2_r_6_reload_read   (read             ) [ 000]
arg2_r_5_reload_read   (read             ) [ 000]
arg2_r_4_reload_read   (read             ) [ 000]
arg2_r_3_reload_read   (read             ) [ 000]
arg2_r_2_reload_read   (read             ) [ 000]
arg2_r_1_reload_read   (read             ) [ 000]
arg2_r_reload_read     (read             ) [ 000]
arg1_r_8_reload_read   (read             ) [ 000]
arg1_r_7_reload_read   (read             ) [ 000]
arg1_r_6_reload_read   (read             ) [ 000]
arg1_r_5_reload_read   (read             ) [ 000]
arg1_r_4_reload_read   (read             ) [ 000]
arg1_r_3_reload_read   (read             ) [ 000]
arg1_r_2_reload_read   (read             ) [ 000]
arg1_r_1_reload_read   (read             ) [ 000]
arg1_r_reload_read     (read             ) [ 000]
store_ln0              (store            ) [ 000]
store_ln0              (store            ) [ 000]
br_ln0                 (br               ) [ 000]
i_1                    (load             ) [ 000]
icmp_ln60              (icmp             ) [ 010]
add_ln60               (add              ) [ 000]
br_ln60                (br               ) [ 000]
sub_ln66               (sub              ) [ 000]
tmp                    (mux              ) [ 000]
zext_ln66              (zext             ) [ 000]
tmp_1                  (mux              ) [ 000]
zext_ln66_1            (zext             ) [ 000]
mul_ln66               (mul              ) [ 011]
store_ln60             (store            ) [ 000]
add122402_load         (load             ) [ 000]
specpipeline_ln62      (specpipeline     ) [ 000]
speclooptripcount_ln60 (speclooptripcount) [ 000]
specloopname_ln60      (specloopname     ) [ 000]
add_ln66               (add              ) [ 000]
store_ln60             (store            ) [ 000]
br_ln60                (br               ) [ 000]
add122402_load_1       (load             ) [ 000]
write_ln0              (write            ) [ 000]
ret_ln0                (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="arg1_r_reload">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_reload"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="arg1_r_1_reload">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_1_reload"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="arg1_r_2_reload">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_2_reload"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="arg1_r_3_reload">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_3_reload"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="arg1_r_4_reload">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_4_reload"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="arg1_r_5_reload">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_5_reload"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="arg1_r_6_reload">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_6_reload"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="arg1_r_7_reload">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_7_reload"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="arg1_r_8_reload">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_8_reload"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="arg2_r_reload">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg2_r_reload"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="arg2_r_1_reload">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg2_r_1_reload"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="arg2_r_2_reload">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg2_r_2_reload"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="arg2_r_3_reload">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg2_r_3_reload"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="arg2_r_4_reload">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg2_r_4_reload"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="arg2_r_5_reload">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg2_r_5_reload"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="arg2_r_6_reload">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg2_r_6_reload"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="arg2_r_7_reload">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg2_r_7_reload"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="arg2_r_8_reload">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg2_r_8_reload"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="add122402_out">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add122402_out"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.9i64.i4"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="add122402_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add122402/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="i_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="arg2_r_8_reload_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="64" slack="0"/>
<pin id="80" dir="0" index="1" bw="64" slack="0"/>
<pin id="81" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg2_r_8_reload_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="arg2_r_7_reload_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="64" slack="0"/>
<pin id="86" dir="0" index="1" bw="64" slack="0"/>
<pin id="87" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg2_r_7_reload_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="arg2_r_6_reload_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="64" slack="0"/>
<pin id="92" dir="0" index="1" bw="64" slack="0"/>
<pin id="93" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg2_r_6_reload_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="arg2_r_5_reload_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="64" slack="0"/>
<pin id="98" dir="0" index="1" bw="64" slack="0"/>
<pin id="99" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg2_r_5_reload_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="arg2_r_4_reload_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="64" slack="0"/>
<pin id="104" dir="0" index="1" bw="64" slack="0"/>
<pin id="105" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg2_r_4_reload_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="arg2_r_3_reload_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="64" slack="0"/>
<pin id="110" dir="0" index="1" bw="64" slack="0"/>
<pin id="111" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg2_r_3_reload_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="arg2_r_2_reload_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="64" slack="0"/>
<pin id="116" dir="0" index="1" bw="64" slack="0"/>
<pin id="117" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg2_r_2_reload_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="arg2_r_1_reload_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="64" slack="0"/>
<pin id="122" dir="0" index="1" bw="64" slack="0"/>
<pin id="123" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg2_r_1_reload_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="arg2_r_reload_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="64" slack="0"/>
<pin id="128" dir="0" index="1" bw="64" slack="0"/>
<pin id="129" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg2_r_reload_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="arg1_r_8_reload_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="64" slack="0"/>
<pin id="134" dir="0" index="1" bw="64" slack="0"/>
<pin id="135" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_8_reload_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="arg1_r_7_reload_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="64" slack="0"/>
<pin id="140" dir="0" index="1" bw="64" slack="0"/>
<pin id="141" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_7_reload_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="arg1_r_6_reload_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="64" slack="0"/>
<pin id="146" dir="0" index="1" bw="64" slack="0"/>
<pin id="147" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_6_reload_read/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="arg1_r_5_reload_read_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="64" slack="0"/>
<pin id="152" dir="0" index="1" bw="64" slack="0"/>
<pin id="153" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_5_reload_read/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="arg1_r_4_reload_read_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="64" slack="0"/>
<pin id="158" dir="0" index="1" bw="64" slack="0"/>
<pin id="159" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_4_reload_read/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="arg1_r_3_reload_read_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="64" slack="0"/>
<pin id="164" dir="0" index="1" bw="64" slack="0"/>
<pin id="165" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_3_reload_read/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="arg1_r_2_reload_read_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="64" slack="0"/>
<pin id="170" dir="0" index="1" bw="64" slack="0"/>
<pin id="171" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_2_reload_read/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="arg1_r_1_reload_read_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="64" slack="0"/>
<pin id="176" dir="0" index="1" bw="64" slack="0"/>
<pin id="177" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_1_reload_read/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="arg1_r_reload_read_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="64" slack="0"/>
<pin id="182" dir="0" index="1" bw="64" slack="0"/>
<pin id="183" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_reload_read/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="write_ln0_write_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="0" slack="0"/>
<pin id="188" dir="0" index="1" bw="128" slack="0"/>
<pin id="189" dir="0" index="2" bw="128" slack="0"/>
<pin id="190" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="mul_ln66_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="64" slack="0"/>
<pin id="195" dir="0" index="1" bw="64" slack="0"/>
<pin id="196" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln66/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="store_ln0_store_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="0"/>
<pin id="199" dir="0" index="1" bw="4" slack="0"/>
<pin id="200" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="store_ln0_store_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="0" index="1" bw="128" slack="0"/>
<pin id="205" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="i_1_load_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="4" slack="0"/>
<pin id="209" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="icmp_ln60_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="4" slack="0"/>
<pin id="212" dir="0" index="1" bw="4" slack="0"/>
<pin id="213" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln60/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="add_ln60_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="4" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="sub_ln66_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="4" slack="0"/>
<pin id="224" dir="0" index="1" bw="4" slack="0"/>
<pin id="225" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln66/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="tmp_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="64" slack="0"/>
<pin id="230" dir="0" index="1" bw="64" slack="0"/>
<pin id="231" dir="0" index="2" bw="64" slack="0"/>
<pin id="232" dir="0" index="3" bw="64" slack="0"/>
<pin id="233" dir="0" index="4" bw="64" slack="0"/>
<pin id="234" dir="0" index="5" bw="64" slack="0"/>
<pin id="235" dir="0" index="6" bw="64" slack="0"/>
<pin id="236" dir="0" index="7" bw="64" slack="0"/>
<pin id="237" dir="0" index="8" bw="64" slack="0"/>
<pin id="238" dir="0" index="9" bw="64" slack="0"/>
<pin id="239" dir="0" index="10" bw="4" slack="0"/>
<pin id="240" dir="1" index="11" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="zext_ln66_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="64" slack="0"/>
<pin id="254" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="tmp_1_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="64" slack="0"/>
<pin id="259" dir="0" index="1" bw="64" slack="0"/>
<pin id="260" dir="0" index="2" bw="64" slack="0"/>
<pin id="261" dir="0" index="3" bw="64" slack="0"/>
<pin id="262" dir="0" index="4" bw="64" slack="0"/>
<pin id="263" dir="0" index="5" bw="64" slack="0"/>
<pin id="264" dir="0" index="6" bw="64" slack="0"/>
<pin id="265" dir="0" index="7" bw="64" slack="0"/>
<pin id="266" dir="0" index="8" bw="64" slack="0"/>
<pin id="267" dir="0" index="9" bw="64" slack="0"/>
<pin id="268" dir="0" index="10" bw="4" slack="0"/>
<pin id="269" dir="1" index="11" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="zext_ln66_1_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="64" slack="0"/>
<pin id="283" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66_1/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="store_ln60_store_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="4" slack="0"/>
<pin id="288" dir="0" index="1" bw="4" slack="0"/>
<pin id="289" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln60/1 "/>
</bind>
</comp>

<comp id="291" class="1004" name="add122402_load_load_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="128" slack="1"/>
<pin id="293" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add122402_load/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="add_ln66_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="128" slack="1"/>
<pin id="296" dir="0" index="1" bw="128" slack="0"/>
<pin id="297" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln66/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="store_ln60_store_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="128" slack="0"/>
<pin id="301" dir="0" index="1" bw="128" slack="1"/>
<pin id="302" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln60/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="add122402_load_1_load_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="128" slack="0"/>
<pin id="306" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add122402_load_1/1 "/>
</bind>
</comp>

<comp id="308" class="1005" name="add122402_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="128" slack="0"/>
<pin id="310" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opset="add122402 "/>
</bind>
</comp>

<comp id="316" class="1005" name="i_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="4" slack="0"/>
<pin id="318" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="326" class="1005" name="mul_ln66_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="128" slack="1"/>
<pin id="328" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln66 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="38" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="38" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="82"><net_src comp="40" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="34" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="40" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="32" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="40" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="30" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="40" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="28" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="40" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="26" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="40" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="24" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="40" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="22" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="40" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="20" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="40" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="18" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="40" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="16" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="40" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="14" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="40" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="12" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="40" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="10" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="40" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="8" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="40" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="6" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="40" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="4" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="40" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="2" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="40" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="0" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="191"><net_src comp="68" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="36" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="201"><net_src comp="42" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="206"><net_src comp="44" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="214"><net_src comp="207" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="46" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="207" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="48" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="50" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="207" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="241"><net_src comp="52" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="242"><net_src comp="180" pin="2"/><net_sink comp="228" pin=1"/></net>

<net id="243"><net_src comp="174" pin="2"/><net_sink comp="228" pin=2"/></net>

<net id="244"><net_src comp="168" pin="2"/><net_sink comp="228" pin=3"/></net>

<net id="245"><net_src comp="162" pin="2"/><net_sink comp="228" pin=4"/></net>

<net id="246"><net_src comp="156" pin="2"/><net_sink comp="228" pin=5"/></net>

<net id="247"><net_src comp="150" pin="2"/><net_sink comp="228" pin=6"/></net>

<net id="248"><net_src comp="144" pin="2"/><net_sink comp="228" pin=7"/></net>

<net id="249"><net_src comp="138" pin="2"/><net_sink comp="228" pin=8"/></net>

<net id="250"><net_src comp="132" pin="2"/><net_sink comp="228" pin=9"/></net>

<net id="251"><net_src comp="222" pin="2"/><net_sink comp="228" pin=10"/></net>

<net id="255"><net_src comp="228" pin="11"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="270"><net_src comp="52" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="271"><net_src comp="126" pin="2"/><net_sink comp="257" pin=1"/></net>

<net id="272"><net_src comp="120" pin="2"/><net_sink comp="257" pin=2"/></net>

<net id="273"><net_src comp="114" pin="2"/><net_sink comp="257" pin=3"/></net>

<net id="274"><net_src comp="108" pin="2"/><net_sink comp="257" pin=4"/></net>

<net id="275"><net_src comp="102" pin="2"/><net_sink comp="257" pin=5"/></net>

<net id="276"><net_src comp="96" pin="2"/><net_sink comp="257" pin=6"/></net>

<net id="277"><net_src comp="90" pin="2"/><net_sink comp="257" pin=7"/></net>

<net id="278"><net_src comp="84" pin="2"/><net_sink comp="257" pin=8"/></net>

<net id="279"><net_src comp="78" pin="2"/><net_sink comp="257" pin=9"/></net>

<net id="280"><net_src comp="207" pin="1"/><net_sink comp="257" pin=10"/></net>

<net id="284"><net_src comp="257" pin="11"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="290"><net_src comp="216" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="298"><net_src comp="291" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="303"><net_src comp="294" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="307"><net_src comp="304" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="311"><net_src comp="70" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="313"><net_src comp="308" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="314"><net_src comp="308" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="315"><net_src comp="308" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="319"><net_src comp="74" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="321"><net_src comp="316" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="322"><net_src comp="316" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="329"><net_src comp="193" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="294" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: add122402_out | {1 }
 - Input state : 
	Port: test_Pipeline_VITIS_LOOP_60_5 : arg1_r_reload | {1 }
	Port: test_Pipeline_VITIS_LOOP_60_5 : arg1_r_1_reload | {1 }
	Port: test_Pipeline_VITIS_LOOP_60_5 : arg1_r_2_reload | {1 }
	Port: test_Pipeline_VITIS_LOOP_60_5 : arg1_r_3_reload | {1 }
	Port: test_Pipeline_VITIS_LOOP_60_5 : arg1_r_4_reload | {1 }
	Port: test_Pipeline_VITIS_LOOP_60_5 : arg1_r_5_reload | {1 }
	Port: test_Pipeline_VITIS_LOOP_60_5 : arg1_r_6_reload | {1 }
	Port: test_Pipeline_VITIS_LOOP_60_5 : arg1_r_7_reload | {1 }
	Port: test_Pipeline_VITIS_LOOP_60_5 : arg1_r_8_reload | {1 }
	Port: test_Pipeline_VITIS_LOOP_60_5 : arg2_r_reload | {1 }
	Port: test_Pipeline_VITIS_LOOP_60_5 : arg2_r_1_reload | {1 }
	Port: test_Pipeline_VITIS_LOOP_60_5 : arg2_r_2_reload | {1 }
	Port: test_Pipeline_VITIS_LOOP_60_5 : arg2_r_3_reload | {1 }
	Port: test_Pipeline_VITIS_LOOP_60_5 : arg2_r_4_reload | {1 }
	Port: test_Pipeline_VITIS_LOOP_60_5 : arg2_r_5_reload | {1 }
	Port: test_Pipeline_VITIS_LOOP_60_5 : arg2_r_6_reload | {1 }
	Port: test_Pipeline_VITIS_LOOP_60_5 : arg2_r_7_reload | {1 }
	Port: test_Pipeline_VITIS_LOOP_60_5 : arg2_r_8_reload | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		i_1 : 1
		icmp_ln60 : 2
		add_ln60 : 2
		br_ln60 : 3
		sub_ln66 : 2
		tmp : 3
		zext_ln66 : 4
		tmp_1 : 2
		zext_ln66_1 : 3
		mul_ln66 : 5
		store_ln60 : 3
		add122402_load_1 : 1
		write_ln0 : 2
	State 2
		add_ln66 : 1
		store_ln60 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |   DSP   |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|    add   |          add_ln60_fu_216         |    0    |    0    |    12   |
|          |          add_ln66_fu_294         |    0    |    0    |   135   |
|----------|----------------------------------|---------|---------|---------|
|    mux   |            tmp_fu_228            |    0    |    0    |    49   |
|          |           tmp_1_fu_257           |    0    |    0    |    49   |
|----------|----------------------------------|---------|---------|---------|
|    mul   |          mul_ln66_fu_193         |    16   |    0    |    46   |
|----------|----------------------------------|---------|---------|---------|
|   icmp   |         icmp_ln60_fu_210         |    0    |    0    |    12   |
|----------|----------------------------------|---------|---------|---------|
|    sub   |          sub_ln66_fu_222         |    0    |    0    |    12   |
|----------|----------------------------------|---------|---------|---------|
|          |  arg2_r_8_reload_read_read_fu_78 |    0    |    0    |    0    |
|          |  arg2_r_7_reload_read_read_fu_84 |    0    |    0    |    0    |
|          |  arg2_r_6_reload_read_read_fu_90 |    0    |    0    |    0    |
|          |  arg2_r_5_reload_read_read_fu_96 |    0    |    0    |    0    |
|          | arg2_r_4_reload_read_read_fu_102 |    0    |    0    |    0    |
|          | arg2_r_3_reload_read_read_fu_108 |    0    |    0    |    0    |
|          | arg2_r_2_reload_read_read_fu_114 |    0    |    0    |    0    |
|          | arg2_r_1_reload_read_read_fu_120 |    0    |    0    |    0    |
|   read   |  arg2_r_reload_read_read_fu_126  |    0    |    0    |    0    |
|          | arg1_r_8_reload_read_read_fu_132 |    0    |    0    |    0    |
|          | arg1_r_7_reload_read_read_fu_138 |    0    |    0    |    0    |
|          | arg1_r_6_reload_read_read_fu_144 |    0    |    0    |    0    |
|          | arg1_r_5_reload_read_read_fu_150 |    0    |    0    |    0    |
|          | arg1_r_4_reload_read_read_fu_156 |    0    |    0    |    0    |
|          | arg1_r_3_reload_read_read_fu_162 |    0    |    0    |    0    |
|          | arg1_r_2_reload_read_read_fu_168 |    0    |    0    |    0    |
|          | arg1_r_1_reload_read_read_fu_174 |    0    |    0    |    0    |
|          |  arg1_r_reload_read_read_fu_180  |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   write  |      write_ln0_write_fu_186      |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   zext   |         zext_ln66_fu_252         |    0    |    0    |    0    |
|          |        zext_ln66_1_fu_281        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |    16   |    0    |   315   |
|----------|----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|add122402_reg_308|   128  |
|    i_reg_316    |    4   |
| mul_ln66_reg_326|   128  |
+-----------------+--------+
|      Total      |   260  |
+-----------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |   DSP  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   16   |    0   |   315  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   260  |    -   |
+-----------+--------+--------+--------+
|   Total   |   16   |   260  |   315  |
+-----------+--------+--------+--------+
