# 5-Stage-Pipelined-MIPS-Processor
A 5-stage pipelined MIPS processor developed using the synthesizable subset of Verilog in modelsim simulator. <br/>
Details: http://sugandhasharma.weebly.com/computer-architecture--digital-vlsi.html
