{"vcs1":{"timestamp_begin":1740919268.953459276, "rt":4.66, "ut":4.38, "st":0.22}}
{"vcselab":{"timestamp_begin":1740919273.698759395, "rt":0.19, "ut":0.12, "st":0.05}}
{"link":{"timestamp_begin":1740919273.954156984, "rt":0.29, "ut":0.14, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1740919268.641712926}
{"VCS_COMP_START_TIME": 1740919268.641712926}
{"VCS_COMP_END_TIME": 1740919274.310399801}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 349240}}
{"vcselab": {"peak_mem": 158212}}
