Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto cafeb44a0f2545c580f910f7c9eb83eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot PC_InstructionMemory_tb_behav xil_defaultlib.PC_InstructionMemory_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'instruction' on this module [C:/Users/acham/Documents/GitHub/RISCV32-SingleCycle-NonPipelined-Processor/RISCV32I-SingleCycleProcessor.srcs/sim_1/new/PC_InstructionMemory_tb.sv:42]
ERROR: [VRFC 10-3180] cannot find port 'address' on this module [C:/Users/acham/Documents/GitHub/RISCV32-SingleCycle-NonPipelined-Processor/RISCV32I-SingleCycleProcessor.srcs/sim_1/new/PC_InstructionMemory_tb.sv:41]
ERROR: [VRFC 10-3180] cannot find port 'pc_out' on this module [C:/Users/acham/Documents/GitHub/RISCV32-SingleCycle-NonPipelined-Processor/RISCV32I-SingleCycleProcessor.srcs/sim_1/new/PC_InstructionMemory_tb.sv:40]
ERROR: [VRFC 10-3180] cannot find port 'branch_offset' on this module [C:/Users/acham/Documents/GitHub/RISCV32-SingleCycle-NonPipelined-Processor/RISCV32I-SingleCycleProcessor.srcs/sim_1/new/PC_InstructionMemory_tb.sv:39]
ERROR: [VRFC 10-3180] cannot find port 'branch' on this module [C:/Users/acham/Documents/GitHub/RISCV32-SingleCycle-NonPipelined-Processor/RISCV32I-SingleCycleProcessor.srcs/sim_1/new/PC_InstructionMemory_tb.sv:38]
ERROR: [VRFC 10-3180] cannot find port 'reset' on this module [C:/Users/acham/Documents/GitHub/RISCV32-SingleCycle-NonPipelined-Processor/RISCV32I-SingleCycleProcessor.srcs/sim_1/new/PC_InstructionMemory_tb.sv:37]
ERROR: [VRFC 10-3180] cannot find port 'clk' on this module [C:/Users/acham/Documents/GitHub/RISCV32-SingleCycle-NonPipelined-Processor/RISCV32I-SingleCycleProcessor.srcs/sim_1/new/PC_InstructionMemory_tb.sv:36]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
