module tb_mux_2x1;

  
  reg a, b, sel;

  
  wire y;

  
  mux_2x1_dataflow uut (
    .a(a),
    .b(b),
    .sel(sel),
    .y(y)
  );

  initial begin
    $dumpfile("mux_2x1.vcd");
    $dumpvars(0, tb_mux_2x1);
    
    $display(" sel  a  b  |  y ");
    $monitor("  %b    %b  %b  |  %b", sel, a, b, y);

    
    sel = 0; a = 0; b = 0; #10;  
    sel = 0; a = 1; b = 0; #10;  

    
    sel = 1; a = 0; b = 0; #10;  
    sel = 1; a = 0; b = 1; #10;  

    $finish;
  end

endmodule
