                                                          Log file                                                       

Generated by MIG MIG Version 3.6.1Build NumberSW_VERSION on Mon Feb 11 22:56:48 2013


Reading design libraries of xc5vtx240t-ff1759... successful !
Creating the temp directory /home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/contrib/pcores/nf10_packet_generator_sram_fifo_v1_00_a/xco/tmp/_cg/controller/user_designCreating the directory /home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/contrib/pcores/nf10_packet_generator_sram_fifo_v1_00_a/xco/tmp/_cg/controller/user_design...successful.
...successful!
Creating the directory /home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/contrib/pcores/nf10_packet_generator_sram_fifo_v1_00_a/xco/tmp/_cg/controller/user_design/par...successful!
Creating the directory /home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/contrib/pcores/nf10_packet_generator_sram_fifo_v1_00_a/xco/tmp/_cg/controller/docs ...successful! 
Creating the directory /home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/contrib/pcores/nf10_packet_generator_sram_fifo_v1_00_a/xco/tmp/_cg/controller/user_design/synth ...successful! 
Creating the directory /home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/contrib/pcores/nf10_packet_generator_sram_fifo_v1_00_a/xco/tmp/_cg/controller/user_design/sim ...successful! 
Creating the directory /home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/contrib/pcores/nf10_packet_generator_sram_fifo_v1_00_a/xco/tmp/_cg/controller/user_design/rtl ...successful! 
Creating the file /home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/contrib/pcores/nf10_packet_generator_sram_fifo_v1_00_a/xco/tmp/_cg/controller/user_design/par/controller.ucf...successful!
Writing the headers to /home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/contrib/pcores/nf10_packet_generator_sram_fifo_v1_00_a/xco/tmp/_cg/controller/user_design/par/controller.ucf  ...successful!

/*******************************************************/
/*                    Controller 0                                                 
/*******************************************************/
Checking pins allocated to Strobe bits ... 
Checking pins allocated to Data_Read bits ...
Checking pins allocated to Clock bits ... 
Checking pins allocated to ReadClock bits ... 
Checking pins allocated to Data_Write bits ...
Checking pins allocated to ByteWrite bits ...
Checking pins allocated to user_interface bits ...
Checking pins allocated to user_interface bits ...
Checking pins allocated to user_interface bits ...
Checking pins allocated to user_interface bits ...
Checking pins allocated to user_interface bits ...
Checking pins allocated to user_interface bits ...
Checking pins allocated to Address bits ...
Checking pins allocated to user_interface bits ...
Checking pins allocated to user_interface bits ...
Copying all the files from docs ...
copying /cad_64/xilinx/ise13.4/ISE_DS/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_v3_61/bin/lin64/../../data/docs/virtex5/qdrii_sram/adr_cntrl_timing.xls to /home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/contrib/pcores/nf10_packet_generator_sram_fifo_v1_00_a/xco/tmp/_cg/controller/docs
copying /cad_64/xilinx/ise13.4/ISE_DS/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_v3_61/bin/lin64/../../data/docs/virtex5/qdrii_sram/read_data_timing.xls to /home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/contrib/pcores/nf10_packet_generator_sram_fifo_v1_00_a/xco/tmp/_cg/controller/docs
copying /cad_64/xilinx/ise13.4/ISE_DS/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_v3_61/bin/lin64/../../data/docs/virtex5/qdrii_sram/write_data_timing.xls to /home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/contrib/pcores/nf10_packet_generator_sram_fifo_v1_00_a/xco/tmp/_cg/controller/docs
copying /cad_64/xilinx/ise13.4/ISE_DS/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_v3_61/bin/lin64/../../data/docs/virtex5/qdrii_sram/xapp853_v5.url to /home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/contrib/pcores/nf10_packet_generator_sram_fifo_v1_00_a/xco/tmp/_cg/controller/docs
Generating the file /home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/contrib/pcores/nf10_packet_generator_sram_fifo_v1_00_a/xco/tmp/_cg/controller/user_design/rtl/qdrii_chipscope.v ...successful!
Generating the file /home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/contrib/pcores/nf10_packet_generator_sram_fifo_v1_00_a/xco/tmp/_cg/controller/user_design/rtl/qdrii_idelay_ctrl.v ...successful!
Generating the file /home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/contrib/pcores/nf10_packet_generator_sram_fifo_v1_00_a/xco/tmp/_cg/controller/user_design/rtl/qdrii_infrastructure.v ...successful!
Generating the file /home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/contrib/pcores/nf10_packet_generator_sram_fifo_v1_00_a/xco/tmp/_cg/controller/user_design/rtl/qdrii_phy_addr_io.v ...successful!
Generating the file /home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/contrib/pcores/nf10_packet_generator_sram_fifo_v1_00_a/xco/tmp/_cg/controller/user_design/rtl/qdrii_phy_bw_io.v ...successful!
Generating the file /home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/contrib/pcores/nf10_packet_generator_sram_fifo_v1_00_a/xco/tmp/_cg/controller/user_design/rtl/qdrii_phy_clk_io.v ...successful!
Generating the file /home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/contrib/pcores/nf10_packet_generator_sram_fifo_v1_00_a/xco/tmp/_cg/controller/user_design/rtl/qdrii_phy_cq_io.v ...successful!
Generating the file /home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/contrib/pcores/nf10_packet_generator_sram_fifo_v1_00_a/xco/tmp/_cg/controller/user_design/rtl/qdrii_phy_d_io.v ...successful!
Generating the file /home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/contrib/pcores/nf10_packet_generator_sram_fifo_v1_00_a/xco/tmp/_cg/controller/user_design/rtl/qdrii_phy_dly_cal_sm.v ...successful!
Generating the file /home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/contrib/pcores/nf10_packet_generator_sram_fifo_v1_00_a/xco/tmp/_cg/controller/user_design/rtl/qdrii_phy_en.v ...successful!
Generating the file /home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/contrib/pcores/nf10_packet_generator_sram_fifo_v1_00_a/xco/tmp/_cg/controller/user_design/rtl/qdrii_phy_init_sm.v ...successful!
Generating the file /home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/contrib/pcores/nf10_packet_generator_sram_fifo_v1_00_a/xco/tmp/_cg/controller/user_design/rtl/qdrii_phy_q_io.v ...successful!
Generating the file /home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/contrib/pcores/nf10_packet_generator_sram_fifo_v1_00_a/xco/tmp/_cg/controller/user_design/rtl/qdrii_phy_read.v ...successful!
Generating the file /home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/contrib/pcores/nf10_packet_generator_sram_fifo_v1_00_a/xco/tmp/_cg/controller/user_design/rtl/qdrii_phy_v5_q_io.v ...successful!
Generating the file /home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/contrib/pcores/nf10_packet_generator_sram_fifo_v1_00_a/xco/tmp/_cg/controller/user_design/rtl/qdrii_phy_write.v ...successful!
Generating the file /home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/contrib/pcores/nf10_packet_generator_sram_fifo_v1_00_a/xco/tmp/_cg/controller/user_design/rtl/qdrii_top.v ...successful!
Generating the file /home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/contrib/pcores/nf10_packet_generator_sram_fifo_v1_00_a/xco/tmp/_cg/controller/user_design/sim/qdrii_tb_top.v ...successful!
Generating the file /home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/contrib/pcores/nf10_packet_generator_sram_fifo_v1_00_a/xco/tmp/_cg/controller/user_design/sim/qdrii_test_addr_gen.v ...successful!
Generating the file /home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/contrib/pcores/nf10_packet_generator_sram_fifo_v1_00_a/xco/tmp/_cg/controller/user_design/sim/qdrii_test_cmp_data.v ...successful!
Generating the file /home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/contrib/pcores/nf10_packet_generator_sram_fifo_v1_00_a/xco/tmp/_cg/controller/user_design/sim/qdrii_test_data_gen.v ...successful!
Generating the file /home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/contrib/pcores/nf10_packet_generator_sram_fifo_v1_00_a/xco/tmp/_cg/controller/user_design/sim/qdrii_test_q_sm.v ...successful!
Generating the file /home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/contrib/pcores/nf10_packet_generator_sram_fifo_v1_00_a/xco/tmp/_cg/controller/user_design/sim/qdrii_test_wr_rd_sm.v ...successful!
Generating the file /home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/contrib/pcores/nf10_packet_generator_sram_fifo_v1_00_a/xco/tmp/_cg/controller/user_design/rtl/qdrii_top_ctrl_sm.v ...successful!
Generating the file /home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/contrib/pcores/nf10_packet_generator_sram_fifo_v1_00_a/xco/tmp/_cg/controller/user_design/rtl/qdrii_top_phy.v ...successful!
Generating the file /home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/contrib/pcores/nf10_packet_generator_sram_fifo_v1_00_a/xco/tmp/_cg/controller/user_design/rtl/qdrii_top_rd_addr_interface.v ...successful!
Generating the file /home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/contrib/pcores/nf10_packet_generator_sram_fifo_v1_00_a/xco/tmp/_cg/controller/user_design/rtl/qdrii_top_rd_interface.v ...successful!
Generating the file /home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/contrib/pcores/nf10_packet_generator_sram_fifo_v1_00_a/xco/tmp/_cg/controller/user_design/rtl/qdrii_top_user_interface.v ...successful!
Generating the file /home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/contrib/pcores/nf10_packet_generator_sram_fifo_v1_00_a/xco/tmp/_cg/controller/user_design/rtl/qdrii_top_wr_interface.v ...successful!
Generating the file /home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/contrib/pcores/nf10_packet_generator_sram_fifo_v1_00_a/xco/tmp/_cg/controller/user_design/rtl/qdrii_top_wr_addr_interface.v ...successful!
Generating the file /home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/contrib/pcores/nf10_packet_generator_sram_fifo_v1_00_a/xco/tmp/_cg/controller/user_design/rtl/qdrii_top_wr_data_interface.v ...successful!
Generating the file /home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/contrib/pcores/nf10_packet_generator_sram_fifo_v1_00_a/xco/tmp/_cg/controller/user_design/rtl/qdrii_top_wrdata_bw_fifo.v ...successful!
Generating the file /home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/contrib/pcores/nf10_packet_generator_sram_fifo_v1_00_a/xco/tmp/_cg/controller/user_design/rtl/qdrii_top_wrdata_fifo.v ...successful!
 ...successful!
Generating the file /home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/contrib/pcores/nf10_packet_generator_sram_fifo_v1_00_a/xco/tmp/_cg/controller/user_design/rtl/controller_ucf_constraints_0.v ...successful!
Generating the file /home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/contrib/pcores/nf10_packet_generator_sram_fifo_v1_00_a/xco/tmp/_cg/controller/user_design/synth/controller_dcm_constraints.sdc ...successful!
Generating the file /home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/contrib/pcores/nf10_packet_generator_sram_fifo_v1_00_a/xco/tmp/_cg/controller/user_design/sim/sim_tb_top.v ...successful!

Generating the file /home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/contrib/pcores/nf10_packet_generator_sram_fifo_v1_00_a/xco/tmp/_cg/controller/user_design/par/controller.ucf ...successful!
...successful!
Writing the file /home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/contrib/pcores/nf10_packet_generator_sram_fifo_v1_00_a/xco/tmp/_cg/controller/user_design/par/controller_docinfo_0.xml ...successful!

/*******************************************************/
/*                    Controller 1                                                 
/*******************************************************/
Checking pins allocated to Strobe bits ... 
Checking pins allocated to Data_Read bits ...
Checking pins allocated to Clock bits ... 
Checking pins allocated to ReadClock bits ... 
Checking pins allocated to Data_Write bits ...
Checking pins allocated to ByteWrite bits ...
Checking pins allocated to user_interface bits ...
Checking pins allocated to user_interface bits ...
Checking pins allocated to user_interface bits ...
Checking pins allocated to user_interface bits ...
Checking pins allocated to user_interface bits ...
Checking pins allocated to user_interface bits ...
Checking pins allocated to Address bits ...
Checking pins allocated to user_interface bits ...
Checking pins allocated to user_interface bits ...
Copying all the files from docs ...
copying /cad_64/xilinx/ise13.4/ISE_DS/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_v3_61/bin/lin64/../../data/docs/virtex5/qdrii_sram/adr_cntrl_timing.xls to /home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/contrib/pcores/nf10_packet_generator_sram_fifo_v1_00_a/xco/tmp/_cg/controller/docs
copying /cad_64/xilinx/ise13.4/ISE_DS/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_v3_61/bin/lin64/../../data/docs/virtex5/qdrii_sram/read_data_timing.xls to /home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/contrib/pcores/nf10_packet_generator_sram_fifo_v1_00_a/xco/tmp/_cg/controller/docs
copying /cad_64/xilinx/ise13.4/ISE_DS/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_v3_61/bin/lin64/../../data/docs/virtex5/qdrii_sram/write_data_timing.xls to /home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/contrib/pcores/nf10_packet_generator_sram_fifo_v1_00_a/xco/tmp/_cg/controller/docs
copying /cad_64/xilinx/ise13.4/ISE_DS/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_v3_61/bin/lin64/../../data/docs/virtex5/qdrii_sram/xapp853_v5.url to /home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/contrib/pcores/nf10_packet_generator_sram_fifo_v1_00_a/xco/tmp/_cg/controller/docs
Generating the file /home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/contrib/pcores/nf10_packet_generator_sram_fifo_v1_00_a/xco/tmp/_cg/controller/user_design/rtl/qdrii_idelay_ctrl.v ...successful!
 ...successful!
Generating the file /home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/contrib/pcores/nf10_packet_generator_sram_fifo_v1_00_a/xco/tmp/_cg/controller/user_design/rtl/controller_ucf_constraints_1.v ...successful!
Generating the file /home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/contrib/pcores/nf10_packet_generator_sram_fifo_v1_00_a/xco/tmp/_cg/controller/user_design/synth/controller_dcm_constraints.sdc ...successful!
Generating the file /home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/contrib/pcores/nf10_packet_generator_sram_fifo_v1_00_a/xco/tmp/_cg/controller/user_design/sim/sim_tb_top.v ...successful!

Generating the file /home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/contrib/pcores/nf10_packet_generator_sram_fifo_v1_00_a/xco/tmp/_cg/controller/user_design/par/controller.ucf ...successful!
...successful!
Writing the file /home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/contrib/pcores/nf10_packet_generator_sram_fifo_v1_00_a/xco/tmp/_cg/controller/user_design/par/controller_docinfo_1.xml ...successful!

/*******************************************************/
/*                    Controller 2                                                 
/*******************************************************/
Checking pins allocated to Strobe bits ... 
Checking pins allocated to Data_Read bits ...
Checking pins allocated to Clock bits ... 
Checking pins allocated to ReadClock bits ... 
Checking pins allocated to Data_Write bits ...
Checking pins allocated to ByteWrite bits ...
Checking pins allocated to user_interface bits ...
Checking pins allocated to user_interface bits ...
Checking pins allocated to user_interface bits ...
Checking pins allocated to user_interface bits ...
Checking pins allocated to user_interface bits ...
Checking pins allocated to user_interface bits ...
Checking pins allocated to Address bits ...
Checking pins allocated to user_interface bits ...
Checking pins allocated to user_interface bits ...
Copying all the files from docs ...
copying /cad_64/xilinx/ise13.4/ISE_DS/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_v3_61/bin/lin64/../../data/docs/virtex5/qdrii_sram/adr_cntrl_timing.xls to /home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/contrib/pcores/nf10_packet_generator_sram_fifo_v1_00_a/xco/tmp/_cg/controller/docs
copying /cad_64/xilinx/ise13.4/ISE_DS/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_v3_61/bin/lin64/../../data/docs/virtex5/qdrii_sram/read_data_timing.xls to /home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/contrib/pcores/nf10_packet_generator_sram_fifo_v1_00_a/xco/tmp/_cg/controller/docs
copying /cad_64/xilinx/ise13.4/ISE_DS/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_v3_61/bin/lin64/../../data/docs/virtex5/qdrii_sram/write_data_timing.xls to /home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/contrib/pcores/nf10_packet_generator_sram_fifo_v1_00_a/xco/tmp/_cg/controller/docs
copying /cad_64/xilinx/ise13.4/ISE_DS/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_v3_61/bin/lin64/../../data/docs/virtex5/qdrii_sram/xapp853_v5.url to /home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/contrib/pcores/nf10_packet_generator_sram_fifo_v1_00_a/xco/tmp/_cg/controller/docs
Generating the file /home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/contrib/pcores/nf10_packet_generator_sram_fifo_v1_00_a/xco/tmp/_cg/controller/user_design/rtl/qdrii_chipscope.vGenerating the file /home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/contrib/pcores/nf10_packet_generator_sram_fifo_v1_00_a/xco/tmp/_cg/controller/user_design/rtl/qdrii_idelay_ctrl.v ...successful!
Generating the file /home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/contrib/pcores/nf10_packet_generator_sram_fifo_v1_00_a/xco/tmp/_cg/controller/user_design/rtl/qdrii_infrastructure.vGenerating the file /home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/contrib/pcores/nf10_packet_generator_sram_fifo_v1_00_a/xco/tmp/_cg/controller/user_design/rtl/qdrii_phy_addr_io.vGenerating the file /home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/contrib/pcores/nf10_packet_generator_sram_fifo_v1_00_a/xco/tmp/_cg/controller/user_design/rtl/qdrii_phy_bw_io.vGenerating the file /home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/contrib/pcores/nf10_packet_generator_sram_fifo_v1_00_a/xco/tmp/_cg/controller/user_design/rtl/qdrii_phy_clk_io.vGenerating the file /home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/contrib/pcores/nf10_packet_generator_sram_fifo_v1_00_a/xco/tmp/_cg/controller/user_design/rtl/qdrii_phy_cq_io.vGenerating the file /home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/contrib/pcores/nf10_packet_generator_sram_fifo_v1_00_a/xco/tmp/_cg/controller/user_design/rtl/qdrii_phy_d_io.vGenerating the file /home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/contrib/pcores/nf10_packet_generator_sram_fifo_v1_00_a/xco/tmp/_cg/controller/user_design/rtl/qdrii_phy_dly_cal_sm.vGenerating the file /home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/contrib/pcores/nf10_packet_generator_sram_fifo_v1_00_a/xco/tmp/_cg/controller/user_design/rtl/qdrii_phy_en.vGenerating the file /home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/contrib/pcores/nf10_packet_generator_sram_fifo_v1_00_a/xco/tmp/_cg/controller/user_design/rtl/qdrii_phy_init_sm.vGenerating the file /home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/contrib/pcores/nf10_packet_generator_sram_fifo_v1_00_a/xco/tmp/_cg/controller/user_design/rtl/qdrii_phy_q_io.vGenerating the file /home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/contrib/pcores/nf10_packet_generator_sram_fifo_v1_00_a/xco/tmp/_cg/controller/user_design/rtl/qdrii_phy_read.vGenerating the file /home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/contrib/pcores/nf10_packet_generator_sram_fifo_v1_00_a/xco/tmp/_cg/controller/user_design/rtl/qdrii_phy_v5_q_io.vGenerating the file /home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/contrib/pcores/nf10_packet_generator_sram_fifo_v1_00_a/xco/tmp/_cg/controller/user_design/rtl/qdrii_phy_write.vGenerating the file /home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/contrib/pcores/nf10_packet_generator_sram_fifo_v1_00_a/xco/tmp/_cg/controller/user_design/rtl/qdrii_top.vGenerating the file /home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/contrib/pcores/nf10_packet_generator_sram_fifo_v1_00_a/xco/tmp/_cg/controller/user_design/sim/qdrii_tb_top.vGenerating the file /home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/contrib/pcores/nf10_packet_generator_sram_fifo_v1_00_a/xco/tmp/_cg/controller/user_design/sim/qdrii_test_addr_gen.vGenerating the file /home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/contrib/pcores/nf10_packet_generator_sram_fifo_v1_00_a/xco/tmp/_cg/controller/user_design/sim/qdrii_test_cmp_data.vGenerating the file /home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/contrib/pcores/nf10_packet_generator_sram_fifo_v1_00_a/xco/tmp/_cg/controller/user_design/sim/qdrii_test_data_gen.vGenerating the file /home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/contrib/pcores/nf10_packet_generator_sram_fifo_v1_00_a/xco/tmp/_cg/controller/user_design/sim/qdrii_test_q_sm.vGenerating the file /home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/contrib/pcores/nf10_packet_generator_sram_fifo_v1_00_a/xco/tmp/_cg/controller/user_design/sim/qdrii_test_wr_rd_sm.vGenerating the file /home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/contrib/pcores/nf10_packet_generator_sram_fifo_v1_00_a/xco/tmp/_cg/controller/user_design/rtl/qdrii_top_ctrl_sm.vGenerating the file /home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/contrib/pcores/nf10_packet_generator_sram_fifo_v1_00_a/xco/tmp/_cg/controller/user_design/rtl/qdrii_top_phy.vGenerating the file /home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/contrib/pcores/nf10_packet_generator_sram_fifo_v1_00_a/xco/tmp/_cg/controller/user_design/rtl/qdrii_top_rd_addr_interface.vGenerating the file /home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/contrib/pcores/nf10_packet_generator_sram_fifo_v1_00_a/xco/tmp/_cg/controller/user_design/rtl/qdrii_top_rd_interface.vGenerating the file /home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/contrib/pcores/nf10_packet_generator_sram_fifo_v1_00_a/xco/tmp/_cg/controller/user_design/rtl/qdrii_top_user_interface.vGenerating the file /home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/contrib/pcores/nf10_packet_generator_sram_fifo_v1_00_a/xco/tmp/_cg/controller/user_design/rtl/qdrii_top_wr_interface.vGenerating the file /home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/contrib/pcores/nf10_packet_generator_sram_fifo_v1_00_a/xco/tmp/_cg/controller/user_design/rtl/qdrii_top_wr_addr_interface.vGenerating the file /home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/contrib/pcores/nf10_packet_generator_sram_fifo_v1_00_a/xco/tmp/_cg/controller/user_design/rtl/qdrii_top_wr_data_interface.vGenerating the file /home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/contrib/pcores/nf10_packet_generator_sram_fifo_v1_00_a/xco/tmp/_cg/controller/user_design/rtl/qdrii_top_wr_interface.vGenerating the file /home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/contrib/pcores/nf10_packet_generator_sram_fifo_v1_00_a/xco/tmp/_cg/controller/user_design/rtl/qdrii_top_wrdata_bw_fifo.vGenerating the file /home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/contrib/pcores/nf10_packet_generator_sram_fifo_v1_00_a/xco/tmp/_cg/controller/user_design/rtl/qdrii_top_wrdata_fifo.v ...successful!
Generating the file /home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/contrib/pcores/nf10_packet_generator_sram_fifo_v1_00_a/xco/tmp/_cg/controller/user_design/rtl/controller_ucf_constraints_2.v ...successful!
Generating the file /home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/contrib/pcores/nf10_packet_generator_sram_fifo_v1_00_a/xco/tmp/_cg/controller/user_design/synth/controller_dcm_constraints.sdc ...successful!
Generating the file /home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/contrib/pcores/nf10_packet_generator_sram_fifo_v1_00_a/xco/tmp/_cg/controller/user_design/sim/sim_tb_top.v ...successful!

Generating the file /home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/contrib/pcores/nf10_packet_generator_sram_fifo_v1_00_a/xco/tmp/_cg/controller/user_design/par/controller.ucf ...successful!
...successful!
Writing the file /home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/contrib/pcores/nf10_packet_generator_sram_fifo_v1_00_a/xco/tmp/_cg/controller/user_design/par/controller_docinfo_2.xml ...successful!
Generating the file /home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/contrib/pcores/nf10_packet_generator_sram_fifo_v1_00_a/xco/tmp/_cg/controller/user_design/rtl/controller.v......successful! 


Result:
        Successful!
The design output files are located in /home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/contrib/pcores/nf10_packet_generator_sram_fifo_v1_00_a/xco/tmp/_cg/controller/user_design/rtl and ..user_design/par for rtl & ucf files respectively.