2018-07-11 11:47:29,529 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.7\input\ASWC_A26\arxml\ASWC_A26.aswc.arxml is well-formed
2018-07-11 11:47:29,544 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.7\input\ASWC_A26\arxml\ASWC_A26.aswc.arxml is valid with the provided xsd schema
2018-07-11 11:47:29,544 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.7\input\ASWC_A26\arxml\ASWC_A27.aswc.arxml is well-formed
2018-07-11 11:47:29,560 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.7\input\ASWC_A26\arxml\ASWC_A27.aswc.arxml is valid with the provided xsd schema
2018-07-11 11:47:29,591 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.7\rte_config\ExempleEventsConstraints.xml is well-formed
2018-07-11 11:47:29,591 WARNING The file: ./tests\TRS.RTECONFIG.GEN.003.7\rte_config\ExempleEventsConstraints.xml is NOT valid with the provided xsd schema
2018-07-11 11:47:29,591 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.7\rte_config\ExempleSwcAllocation.xml is well-formed
2018-07-11 11:47:29,591 WARNING The file: ./tests\TRS.RTECONFIG.GEN.003.7\rte_config\ExempleSwcAllocation.xml is NOT valid with the provided xsd schema
2018-07-11 11:47:29,591 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.7\rte_config\ExempleEventsConstraints.xml is well-formed
2018-07-11 11:47:29,591 WARNING The file: ./tests\TRS.RTECONFIG.GEN.003.7\rte_config\ExempleEventsConstraints.xml is NOT valid with the provided xsd schema
2018-07-11 11:47:29,591 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.7\rte_config\ExempleSwcAllocation.xml is well-formed
2018-07-11 11:47:29,591 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.7\rte_config\ExempleSwcAllocation.xml is valid with the provided xsd schema
