Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2dfb21cb99214591b84f9be187395620 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot RGB_LED_tb_behav xil_defaultlib.RGB_LED_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Clk_Division
Compiling module xil_defaultlib.Clk_Division_0
Compiling module xil_defaultlib.Driver_SK6805
Compiling module xil_defaultlib.Driver_SK6805_0
Compiling module xil_defaultlib.RGB_LED
Compiling module xil_defaultlib.RGB_LED_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RGB_LED_tb_behav
