{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1542306124501 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1542306124503 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 15 19:22:04 2018 " "Processing started: Thu Nov 15 19:22:04 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1542306124503 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1542306124503 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sync_cnt -c sync_cnt " "Command: quartus_map --read_settings_files=on --write_settings_files=off sync_cnt -c sync_cnt" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1542306124503 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1542306124751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/matteo/git/tutoring_hkn/vhdl_material/sequential/src/sync_cnt_right.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/matteo/git/tutoring_hkn/vhdl_material/sequential/src/sync_cnt_right.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sync_cnt_right-behaviour " "Found design unit 1: sync_cnt_right-behaviour" {  } { { "../src/sync_cnt_right.vhd" "" { Text "/home/matteo/git/tutoring_hkn/vhdl_material/sequential/src/sync_cnt_right.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542306125250 ""} { "Info" "ISGN_ENTITY_NAME" "1 sync_cnt_right " "Found entity 1: sync_cnt_right" {  } { { "../src/sync_cnt_right.vhd" "" { Text "/home/matteo/git/tutoring_hkn/vhdl_material/sequential/src/sync_cnt_right.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542306125250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542306125250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/matteo/git/tutoring_hkn/vhdl_material/sequential/src/sync_cnt_err.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/matteo/git/tutoring_hkn/vhdl_material/sequential/src/sync_cnt_err.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sync_cnt_err-behaviour " "Found design unit 1: sync_cnt_err-behaviour" {  } { { "../src/sync_cnt_err.vhd" "" { Text "/home/matteo/git/tutoring_hkn/vhdl_material/sequential/src/sync_cnt_err.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542306125251 ""} { "Info" "ISGN_ENTITY_NAME" "1 sync_cnt_err " "Found entity 1: sync_cnt_err" {  } { { "../src/sync_cnt_err.vhd" "" { Text "/home/matteo/git/tutoring_hkn/vhdl_material/sequential/src/sync_cnt_err.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542306125251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542306125251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/matteo/git/tutoring_hkn/vhdl_material/sequential/src/sync_cnt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/matteo/git/tutoring_hkn/vhdl_material/sequential/src/sync_cnt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sync_cnt-behaviour " "Found design unit 1: sync_cnt-behaviour" {  } { { "../src/sync_cnt.vhd" "" { Text "/home/matteo/git/tutoring_hkn/vhdl_material/sequential/src/sync_cnt.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542306125288 ""} { "Info" "ISGN_ENTITY_NAME" "1 sync_cnt " "Found entity 1: sync_cnt" {  } { { "../src/sync_cnt.vhd" "" { Text "/home/matteo/git/tutoring_hkn/vhdl_material/sequential/src/sync_cnt.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542306125288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542306125288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/matteo/git/tutoring_hkn/vhdl_material/sequential/src/reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/matteo/git/tutoring_hkn/vhdl_material/sequential/src/reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-behaviour " "Found design unit 1: reg-behaviour" {  } { { "../src/reg.vhd" "" { Text "/home/matteo/git/tutoring_hkn/vhdl_material/sequential/src/reg.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542306125316 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "../src/reg.vhd" "" { Text "/home/matteo/git/tutoring_hkn/vhdl_material/sequential/src/reg.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542306125316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542306125316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/matteo/git/tutoring_hkn/vhdl_material/sequential/src/d_ff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/matteo/git/tutoring_hkn/vhdl_material/sequential/src/d_ff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d_ff-behaviour " "Found design unit 1: d_ff-behaviour" {  } { { "../src/d_ff.vhd" "" { Text "/home/matteo/git/tutoring_hkn/vhdl_material/sequential/src/d_ff.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542306125344 ""} { "Info" "ISGN_ENTITY_NAME" "1 d_ff " "Found entity 1: d_ff" {  } { { "../src/d_ff.vhd" "" { Text "/home/matteo/git/tutoring_hkn/vhdl_material/sequential/src/d_ff.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542306125344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542306125344 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sync_cnt_right " "Elaborating entity \"sync_cnt_right\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1542306125415 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "cnt_max sync_cnt_right.vhd(48) " "VHDL Variable Declaration warning at sync_cnt_right.vhd(48): used initial value expression for variable \"cnt_max\" because variable was never assigned a value" {  } { { "../src/sync_cnt_right.vhd" "" { Text "/home/matteo/git/tutoring_hkn/vhdl_material/sequential/src/sync_cnt_right.vhd" 48 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Quartus II" 0 -1 1542306125418 "|sync_cnt_right"}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1542306125974 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542306125974 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "57 " "Implemented 57 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1542306126030 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1542306126030 ""} { "Info" "ICUT_CUT_TM_LCELLS" "43 " "Implemented 43 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1542306126030 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1542306126030 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "370 " "Peak virtual memory: 370 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1542306126040 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 15 19:22:06 2018 " "Processing ended: Thu Nov 15 19:22:06 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1542306126040 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1542306126040 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1542306126040 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1542306126040 ""}
