$date
	Wed Aug 18 21:57:20 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_edge $end
$var wire 1 ! cout $end
$var reg 1 " cin $end
$var reg 1 # clk $end
$var reg 1 $ rstn $end
$scope module uut $end
$var wire 1 " cin $end
$var wire 1 # clk $end
$var wire 1 $ rstn $end
$var reg 1 ! cout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
x!
$end
#5
0!
1#
#10
0#
1$
#15
1#
#20
0#
1"
#25
1!
1#
#30
0#
0"
#35
0!
1#
#40
0#
1"
#45
1!
1#
#50
0#
0$
#55
0!
1#
#60
0#
