<stg><name>Square_root_dup</name>


<trans_list>

<trans id="188" from="1" to="2">
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="2" to="3">
<condition id="69">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="2" to="57">
<condition id="127">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="3" to="4">
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="4" to="5">
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="5" to="6">
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="6" to="7">
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="7" to="8">
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="196" from="8" to="9">
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="197" from="9" to="10">
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="198" from="10" to="11">
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="199" from="11" to="12">
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="12" to="13">
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="201" from="13" to="14">
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="202" from="14" to="15">
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="15" to="16">
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="204" from="16" to="17">
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="205" from="17" to="18">
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="18" to="19">
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="19" to="20">
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="208" from="20" to="21">
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="209" from="21" to="22">
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="210" from="22" to="23">
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="211" from="23" to="24">
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="24" to="25">
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="213" from="25" to="26">
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="26" to="27">
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="215" from="27" to="28">
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="28" to="29">
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="217" from="29" to="30">
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="218" from="30" to="31">
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="31" to="32">
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="32" to="33">
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="33" to="34">
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="34" to="35">
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="35" to="36">
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="36" to="37">
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="37" to="38">
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="38" to="39">
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="39" to="40">
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="40" to="41">
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="41" to="42">
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="42" to="43">
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="43" to="44">
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="44" to="45">
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="45" to="46">
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="46" to="47">
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="47" to="48">
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="48" to="49">
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="49" to="50">
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="50" to="51">
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="51" to="52">
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="52" to="53">
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="53" to="54">
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="54" to="55">
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="55" to="56">
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="56" to="2">
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="57" to="58">
<condition id="129">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="247" from="57" to="59">
<condition id="128">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="58" to="57">
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %x_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %x)

]]></node>
<StgValue><ssdm name="x_read"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3" bw="5" op_0_bw="64">
<![CDATA[
:1  %arr = alloca [20 x i5], align 1

]]></node>
<StgValue><ssdm name="arr"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4" bw="35" op_0_bw="35" op_1_bw="32" op_2_bw="3">
<![CDATA[
:2  %p_shl = call i35 @_ssdm_op_BitConcatenate.i35.i32.i3(i32 %x_read, i3 0)

]]></node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="36" op_0_bw="35">
<![CDATA[
:3  %p_shl_cast = sext i35 %p_shl to i36

]]></node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
:4  %p_shl1 = call i33 @_ssdm_op_BitConcatenate.i33.i32.i1(i32 %x_read, i1 false)

]]></node>
<StgValue><ssdm name="p_shl1"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="36" op_0_bw="33">
<![CDATA[
:5  %p_shl1_cast = sext i33 %p_shl1 to i36

]]></node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
:6  %y = add i36 %p_shl_cast, %p_shl1_cast

]]></node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="52" op_0_bw="36">
<![CDATA[
:7  %x_assign_cast_cast_cast = sext i36 %y to i52

]]></node>
<StgValue><ssdm name="x_assign_cast_cast_cast"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0  %indvars_iv = phi i5 [ %cou1, %2 ], [ 0, %0 ]

]]></node>
<StgValue><ssdm name="indvars_iv"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="52" op_0_bw="52" op_1_bw="0">
<![CDATA[
:1  %y1 = phi i52 [ %tmp_14, %2 ], [ %x_assign_cast_cast_cast, %0 ]

]]></node>
<StgValue><ssdm name="y1"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="64" op_0_bw="5">
<![CDATA[
:2  %cou1_cast = zext i5 %indvars_iv to i64

]]></node>
<StgValue><ssdm name="cou1_cast"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
:3  %tmp = icmp eq i52 %y1, 0

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:4  %cou1 = add i5 %indvars_iv, 1

]]></node>
<StgValue><ssdm name="cou1"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp, label %.preheader.preheader, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="75" st_id="2" stage="55" lat="55">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="19" bw="5" op_0_bw="52" op_1_bw="52">
<![CDATA[
:0  %tmp_2 = srem i52 %y1, 10

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="23" bw="105" op_0_bw="52">
<![CDATA[
:4  %sext_cast = sext i52 %y1 to i105

]]></node>
<StgValue><ssdm name="sext_cast"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="5" lat="5">
<core>Mul5S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="24" bw="105" op_0_bw="105" op_1_bw="105">
<![CDATA[
:5  %mul = mul i105 7205759403792794, %sext_cast

]]></node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="26" bw="1" op_0_bw="1" op_1_bw="52" op_2_bw="32">
<![CDATA[
:7  %tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i52.i32(i52 %y1, i32 51)

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="36" bw="1" op_0_bw="5">
<![CDATA[
.preheader.preheader:0  %tmp_3 = trunc i5 %indvars_iv to i1

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:1  %cou1_cast2 = zext i5 %indvars_iv to i6

]]></node>
<StgValue><ssdm name="cou1_cast2"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="38" bw="4" op_0_bw="4" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:2  %p_lshr_f_cast = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %indvars_iv, i32 1, i32 4)

]]></node>
<StgValue><ssdm name="p_lshr_f_cast"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="39" bw="64" op_0_bw="4">
<![CDATA[
.preheader.preheader:3  %tmp_1_cast = zext i4 %p_lshr_f_cast to i64

]]></node>
<StgValue><ssdm name="tmp_1_cast"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="40" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:4  %tmp_6 = add i6 -1, %cou1_cast2

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="41" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:5  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="85" st_id="3" stage="54" lat="55">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="5" op_0_bw="52" op_1_bw="52">
<![CDATA[
:0  %tmp_2 = srem i52 %y1, 10

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="4" lat="5">
<core>Mul5S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="105" op_0_bw="105" op_1_bw="105">
<![CDATA[
:5  %mul = mul i105 7205759403792794, %sext_cast

]]></node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="87" st_id="4" stage="53" lat="55">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="5" op_0_bw="52" op_1_bw="52">
<![CDATA[
:0  %tmp_2 = srem i52 %y1, 10

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="3" lat="5">
<core>Mul5S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="105" op_0_bw="105" op_1_bw="105">
<![CDATA[
:5  %mul = mul i105 7205759403792794, %sext_cast

]]></node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="89" st_id="5" stage="52" lat="55">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="5" op_0_bw="52" op_1_bw="52">
<![CDATA[
:0  %tmp_2 = srem i52 %y1, 10

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="2" lat="5">
<core>Mul5S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="105" op_0_bw="105" op_1_bw="105">
<![CDATA[
:5  %mul = mul i105 7205759403792794, %sext_cast

]]></node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="91" st_id="6" stage="51" lat="55">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="5" op_0_bw="52" op_1_bw="52">
<![CDATA[
:0  %tmp_2 = srem i52 %y1, 10

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="5">
<core>Mul5S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="105" op_0_bw="105" op_1_bw="105">
<![CDATA[
:5  %mul = mul i105 7205759403792794, %sext_cast

]]></node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="49" op_0_bw="49" op_1_bw="105" op_2_bw="32" op_3_bw="32">
<![CDATA[
:10  %tmp_18 = call i49 @_ssdm_op_PartSelect.i49.i105.i32.i32(i105 %mul, i32 56, i32 104)

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="94" st_id="7" stage="50" lat="55">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="5" op_0_bw="52" op_1_bw="52">
<![CDATA[
:0  %tmp_2 = srem i52 %y1, 10

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="95" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="25" bw="105" op_0_bw="105" op_1_bw="105">
<![CDATA[
:6  %neg_mul = sub i105 0, %mul

]]></node>
<StgValue><ssdm name="neg_mul"/></StgValue>
</operation>

<operation id="96" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="27" bw="49" op_0_bw="49" op_1_bw="105" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8  %tmp_17 = call i49 @_ssdm_op_PartSelect.i49.i105.i32.i32(i105 %neg_mul, i32 56, i32 104)

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="52" op_0_bw="49">
<![CDATA[
:9  %tmp_1 = sext i49 %tmp_17 to i52

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="52" op_0_bw="49">
<![CDATA[
:11  %tmp_5 = sext i49 %tmp_18 to i52

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="31" bw="52" op_0_bw="1" op_1_bw="52" op_2_bw="52">
<![CDATA[
:12  %tmp_10 = select i1 %tmp_16, i52 %tmp_1, i52 %tmp_5

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="32" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
:13  %neg_ti = sub i52 0, %tmp_10

]]></node>
<StgValue><ssdm name="neg_ti"/></StgValue>
</operation>

<operation id="101" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="52" op_0_bw="1" op_1_bw="52" op_2_bw="52">
<![CDATA[
:14  %tmp_14 = select i1 %tmp_16, i52 %neg_ti, i52 %tmp_5

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="102" st_id="8" stage="49" lat="55">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="5" op_0_bw="52" op_1_bw="52">
<![CDATA[
:0  %tmp_2 = srem i52 %y1, 10

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="103" st_id="9" stage="48" lat="55">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="5" op_0_bw="52" op_1_bw="52">
<![CDATA[
:0  %tmp_2 = srem i52 %y1, 10

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="104" st_id="10" stage="47" lat="55">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="5" op_0_bw="52" op_1_bw="52">
<![CDATA[
:0  %tmp_2 = srem i52 %y1, 10

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="105" st_id="11" stage="46" lat="55">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="5" op_0_bw="52" op_1_bw="52">
<![CDATA[
:0  %tmp_2 = srem i52 %y1, 10

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="106" st_id="12" stage="45" lat="55">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="5" op_0_bw="52" op_1_bw="52">
<![CDATA[
:0  %tmp_2 = srem i52 %y1, 10

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="107" st_id="13" stage="44" lat="55">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="5" op_0_bw="52" op_1_bw="52">
<![CDATA[
:0  %tmp_2 = srem i52 %y1, 10

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="108" st_id="14" stage="43" lat="55">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="5" op_0_bw="52" op_1_bw="52">
<![CDATA[
:0  %tmp_2 = srem i52 %y1, 10

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="109" st_id="15" stage="42" lat="55">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="5" op_0_bw="52" op_1_bw="52">
<![CDATA[
:0  %tmp_2 = srem i52 %y1, 10

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="110" st_id="16" stage="41" lat="55">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="5" op_0_bw="52" op_1_bw="52">
<![CDATA[
:0  %tmp_2 = srem i52 %y1, 10

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="111" st_id="17" stage="40" lat="55">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="5" op_0_bw="52" op_1_bw="52">
<![CDATA[
:0  %tmp_2 = srem i52 %y1, 10

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="112" st_id="18" stage="39" lat="55">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="5" op_0_bw="52" op_1_bw="52">
<![CDATA[
:0  %tmp_2 = srem i52 %y1, 10

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="113" st_id="19" stage="38" lat="55">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="5" op_0_bw="52" op_1_bw="52">
<![CDATA[
:0  %tmp_2 = srem i52 %y1, 10

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="114" st_id="20" stage="37" lat="55">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="5" op_0_bw="52" op_1_bw="52">
<![CDATA[
:0  %tmp_2 = srem i52 %y1, 10

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="115" st_id="21" stage="36" lat="55">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="5" op_0_bw="52" op_1_bw="52">
<![CDATA[
:0  %tmp_2 = srem i52 %y1, 10

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="116" st_id="22" stage="35" lat="55">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="5" op_0_bw="52" op_1_bw="52">
<![CDATA[
:0  %tmp_2 = srem i52 %y1, 10

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="117" st_id="23" stage="34" lat="55">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="5" op_0_bw="52" op_1_bw="52">
<![CDATA[
:0  %tmp_2 = srem i52 %y1, 10

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="118" st_id="24" stage="33" lat="55">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="5" op_0_bw="52" op_1_bw="52">
<![CDATA[
:0  %tmp_2 = srem i52 %y1, 10

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="119" st_id="25" stage="32" lat="55">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="5" op_0_bw="52" op_1_bw="52">
<![CDATA[
:0  %tmp_2 = srem i52 %y1, 10

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="120" st_id="26" stage="31" lat="55">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="5" op_0_bw="52" op_1_bw="52">
<![CDATA[
:0  %tmp_2 = srem i52 %y1, 10

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="121" st_id="27" stage="30" lat="55">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="5" op_0_bw="52" op_1_bw="52">
<![CDATA[
:0  %tmp_2 = srem i52 %y1, 10

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="122" st_id="28" stage="29" lat="55">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="5" op_0_bw="52" op_1_bw="52">
<![CDATA[
:0  %tmp_2 = srem i52 %y1, 10

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="123" st_id="29" stage="28" lat="55">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="5" op_0_bw="52" op_1_bw="52">
<![CDATA[
:0  %tmp_2 = srem i52 %y1, 10

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="124" st_id="30" stage="27" lat="55">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="5" op_0_bw="52" op_1_bw="52">
<![CDATA[
:0  %tmp_2 = srem i52 %y1, 10

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="125" st_id="31" stage="26" lat="55">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="5" op_0_bw="52" op_1_bw="52">
<![CDATA[
:0  %tmp_2 = srem i52 %y1, 10

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="126" st_id="32" stage="25" lat="55">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="5" op_0_bw="52" op_1_bw="52">
<![CDATA[
:0  %tmp_2 = srem i52 %y1, 10

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="127" st_id="33" stage="24" lat="55">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="5" op_0_bw="52" op_1_bw="52">
<![CDATA[
:0  %tmp_2 = srem i52 %y1, 10

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="128" st_id="34" stage="23" lat="55">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="5" op_0_bw="52" op_1_bw="52">
<![CDATA[
:0  %tmp_2 = srem i52 %y1, 10

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="129" st_id="35" stage="22" lat="55">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="5" op_0_bw="52" op_1_bw="52">
<![CDATA[
:0  %tmp_2 = srem i52 %y1, 10

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="130" st_id="36" stage="21" lat="55">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="5" op_0_bw="52" op_1_bw="52">
<![CDATA[
:0  %tmp_2 = srem i52 %y1, 10

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="131" st_id="37" stage="20" lat="55">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="5" op_0_bw="52" op_1_bw="52">
<![CDATA[
:0  %tmp_2 = srem i52 %y1, 10

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="132" st_id="38" stage="19" lat="55">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="5" op_0_bw="52" op_1_bw="52">
<![CDATA[
:0  %tmp_2 = srem i52 %y1, 10

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="133" st_id="39" stage="18" lat="55">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="5" op_0_bw="52" op_1_bw="52">
<![CDATA[
:0  %tmp_2 = srem i52 %y1, 10

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="134" st_id="40" stage="17" lat="55">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="5" op_0_bw="52" op_1_bw="52">
<![CDATA[
:0  %tmp_2 = srem i52 %y1, 10

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="135" st_id="41" stage="16" lat="55">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="5" op_0_bw="52" op_1_bw="52">
<![CDATA[
:0  %tmp_2 = srem i52 %y1, 10

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="136" st_id="42" stage="15" lat="55">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="5" op_0_bw="52" op_1_bw="52">
<![CDATA[
:0  %tmp_2 = srem i52 %y1, 10

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="137" st_id="43" stage="14" lat="55">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="5" op_0_bw="52" op_1_bw="52">
<![CDATA[
:0  %tmp_2 = srem i52 %y1, 10

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="138" st_id="44" stage="13" lat="55">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="5" op_0_bw="52" op_1_bw="52">
<![CDATA[
:0  %tmp_2 = srem i52 %y1, 10

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="139" st_id="45" stage="12" lat="55">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="5" op_0_bw="52" op_1_bw="52">
<![CDATA[
:0  %tmp_2 = srem i52 %y1, 10

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="140" st_id="46" stage="11" lat="55">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="5" op_0_bw="52" op_1_bw="52">
<![CDATA[
:0  %tmp_2 = srem i52 %y1, 10

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="141" st_id="47" stage="10" lat="55">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="5" op_0_bw="52" op_1_bw="52">
<![CDATA[
:0  %tmp_2 = srem i52 %y1, 10

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="142" st_id="48" stage="9" lat="55">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="5" op_0_bw="52" op_1_bw="52">
<![CDATA[
:0  %tmp_2 = srem i52 %y1, 10

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="143" st_id="49" stage="8" lat="55">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="5" op_0_bw="52" op_1_bw="52">
<![CDATA[
:0  %tmp_2 = srem i52 %y1, 10

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="144" st_id="50" stage="7" lat="55">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="5" op_0_bw="52" op_1_bw="52">
<![CDATA[
:0  %tmp_2 = srem i52 %y1, 10

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="145" st_id="51" stage="6" lat="55">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="5" op_0_bw="52" op_1_bw="52">
<![CDATA[
:0  %tmp_2 = srem i52 %y1, 10

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="146" st_id="52" stage="5" lat="55">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="5" op_0_bw="52" op_1_bw="52">
<![CDATA[
:0  %tmp_2 = srem i52 %y1, 10

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="147" st_id="53" stage="4" lat="55">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="5" op_0_bw="52" op_1_bw="52">
<![CDATA[
:0  %tmp_2 = srem i52 %y1, 10

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="148" st_id="54" stage="3" lat="55">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="5" op_0_bw="52" op_1_bw="52">
<![CDATA[
:0  %tmp_2 = srem i52 %y1, 10

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="149" st_id="55" stage="2" lat="55">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="5" op_0_bw="52" op_1_bw="52">
<![CDATA[
:0  %tmp_2 = srem i52 %y1, 10

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="150" st_id="56" stage="1" lat="55">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="5" op_0_bw="52" op_1_bw="52">
<![CDATA[
:0  %tmp_2 = srem i52 %y1, 10

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="151" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="5" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %arr_addr = getelementptr [20 x i5]* %arr, i64 0, i64 %cou1_cast

]]></node>
<StgValue><ssdm name="arr_addr"/></StgValue>
</operation>

<operation id="152" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="5" op_0_bw="5">
<![CDATA[
:2  %tmp_9 = trunc i52 %tmp_2 to i5

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="153" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  store i5 %tmp_9, i5* %arr_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="154" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="155" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader:0  %i = phi i4 [ %i_1, %3 ], [ 0, %.preheader.preheader ]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="156" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="15" op_0_bw="15" op_1_bw="0">
<![CDATA[
.preheader:1  %z = phi i15 [ %z_1, %3 ], [ 0, %.preheader.preheader ]

]]></node>
<StgValue><ssdm name="z"/></StgValue>
</operation>

<operation id="157" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="6" op_0_bw="4">
<![CDATA[
.preheader:2  %i_cast1 = zext i4 %i to i6

]]></node>
<StgValue><ssdm name="i_cast1"/></StgValue>
</operation>

<operation id="158" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="64" op_0_bw="4">
<![CDATA[
.preheader:3  %i_cast = zext i4 %i to i64

]]></node>
<StgValue><ssdm name="i_cast"/></StgValue>
</operation>

<operation id="159" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 10, i64 0) nounwind

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="160" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:5  %exitcond = icmp eq i4 %i, %p_lshr_f_cast

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="161" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:6  %i_1 = add i4 %i, 1

]]></node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="162" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:7  br i1 %exitcond, label %_ifconv, label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="163" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:0  %tmp_7 = sub i6 %tmp_6, %i_cast1

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="164" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="64" op_0_bw="6">
<![CDATA[
:1  %tmp_7_cast = sext i6 %tmp_7 to i64

]]></node>
<StgValue><ssdm name="tmp_7_cast"/></StgValue>
</operation>

<operation id="165" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="54" bw="5" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %arr_addr_1 = getelementptr [20 x i5]* %arr, i64 0, i64 %tmp_7_cast

]]></node>
<StgValue><ssdm name="arr_addr_1"/></StgValue>
</operation>

<operation id="166" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="5" op_0_bw="5">
<![CDATA[
:3  %arr_load = load i5* %arr_addr_1, align 1

]]></node>
<StgValue><ssdm name="arr_load"/></StgValue>
</operation>

<operation id="167" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="5" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %arr_addr_2 = getelementptr [20 x i5]* %arr, i64 0, i64 %i_cast

]]></node>
<StgValue><ssdm name="arr_addr_2"/></StgValue>
</operation>

<operation id="168" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="58" bw="5" op_0_bw="5">
<![CDATA[
:6  %arr_load_1 = load i5* %arr_addr_2, align 1

]]></node>
<StgValue><ssdm name="arr_load_1"/></StgValue>
</operation>

<operation id="169" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="exitcond" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="5" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:0  %arr_addr_3 = getelementptr [20 x i5]* %arr, i64 0, i64 %tmp_1_cast

]]></node>
<StgValue><ssdm name="arr_addr_3"/></StgValue>
</operation>

<operation id="170" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp><literal name="exitcond" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="5" op_0_bw="5">
<![CDATA[
_ifconv:1  %arr_load_2 = load i5* %arr_addr_3, align 1

]]></node>
<StgValue><ssdm name="arr_load_2"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="171" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="5" op_0_bw="5">
<![CDATA[
:3  %arr_load = load i5* %arr_addr_1, align 1

]]></node>
<StgValue><ssdm name="arr_load"/></StgValue>
</operation>

<operation id="172" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="10" op_0_bw="5">
<![CDATA[
:4  %extLd12_cast = sext i5 %arr_load to i10

]]></node>
<StgValue><ssdm name="extLd12_cast"/></StgValue>
</operation>

<operation id="173" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="5" op_0_bw="5">
<![CDATA[
:6  %arr_load_1 = load i5* %arr_addr_2, align 1

]]></node>
<StgValue><ssdm name="arr_load_1"/></StgValue>
</operation>

<operation id="174" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="10" op_0_bw="5">
<![CDATA[
:7  %extLd9_cast = sext i5 %arr_load_1 to i10

]]></node>
<StgValue><ssdm name="extLd9_cast"/></StgValue>
</operation>

<operation id="175" st_id="58" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:8  %tmp_8 = mul i10 %extLd12_cast, %extLd9_cast

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="176" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
:9  %tmp_15 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %tmp_8, i1 false)

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="177" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="15" op_0_bw="11">
<![CDATA[
:10  %tmp_9_cast = sext i11 %tmp_15 to i15

]]></node>
<StgValue><ssdm name="tmp_9_cast"/></StgValue>
</operation>

<operation id="178" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:11  %z_1 = add i15 %z, %tmp_9_cast

]]></node>
<StgValue><ssdm name="z_1"/></StgValue>
</operation>

<operation id="179" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="180" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="5" op_0_bw="5">
<![CDATA[
_ifconv:1  %arr_load_2 = load i5* %arr_addr_3, align 1

]]></node>
<StgValue><ssdm name="arr_load_2"/></StgValue>
</operation>

<operation id="181" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="10" op_0_bw="5">
<![CDATA[
_ifconv:2  %extLd_cast = sext i5 %arr_load_2 to i10

]]></node>
<StgValue><ssdm name="extLd_cast"/></StgValue>
</operation>

<operation id="182" st_id="59" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="69" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:3  %tmp_4 = mul i10 %extLd_cast, %extLd_cast

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="183" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="70" bw="32" op_0_bw="10">
<![CDATA[
_ifconv:4  %tmp_s = sext i10 %tmp_4 to i32

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="184" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="32" op_0_bw="15">
<![CDATA[
_ifconv:5  %tmp_11 = sext i15 %z to i32

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="185" st_id="59" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:6  %tmp_12 = add i32 %tmp_s, %tmp_11

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="186" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:7  %tmp_13 = select i1 %tmp_3, i32 %tmp_12, i32 %tmp_11

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="187" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="0" op_0_bw="32">
<![CDATA[
_ifconv:8  ret i32 %tmp_13

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
