\hypertarget{circuit__netlist_8h}{\section{Timing\-Analysis/src/include/circuit\-\_\-netlist.h File Reference}
\label{circuit__netlist_8h}\index{Timing\-Analysis/src/include/circuit\-\_\-netlist.\-h@{Timing\-Analysis/src/include/circuit\-\_\-netlist.\-h}}
}
{\ttfamily \#include $<$string$>$}\\*
{\ttfamily \#include $<$ostream$>$}\\*
{\ttfamily \#include $<$vector$>$}\\*
{\ttfamily \#include $<$map$>$}\\*
{\ttfamily \#include $<$utility$>$}\\*
{\ttfamily \#include $<$iostream$>$}\\*
{\ttfamily \#include $<$queue$>$}\\*
{\ttfamily \#include $<$cassert$>$}\\*
Include dependency graph for circuit\-\_\-netlist.\-h\-:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{circuit__netlist_8h__incl}
\end{center}
\end{figure}
This graph shows which files directly or indirectly include this file\-:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{circuit__netlist_8h__dep__incl}
\end{center}
\end{figure}
\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
class \hyperlink{classCircuit__Netlist}{Circuit\-\_\-\-Netlist}
\begin{DoxyCompactList}\small\item\em File which describe the set of elements of the circuit. Generated by the \hyperlink{classVerilogParser}{Verilog\-Parser} class. \end{DoxyCompactList}\item 
struct \hyperlink{structCircuit__Netlist_1_1Logic__Gate}{Circuit\-\_\-\-Netlist\-::\-Logic\-\_\-\-Gate}
\begin{DoxyCompactList}\small\item\em Struct which represents a \hyperlink{structCircuit__Netlist_1_1Logic__Gate}{Logic\-\_\-\-Gate}. \end{DoxyCompactList}\item 
struct \hyperlink{structCircuit__Netlist_1_1Sink}{Circuit\-\_\-\-Netlist\-::\-Sink}
\begin{DoxyCompactList}\small\item\em Struct which represents a \hyperlink{structCircuit__Netlist_1_1Sink}{Sink}. A sink is a vertex which has input Edge's, but no output Edge's (outdegree zero). \end{DoxyCompactList}\item 
struct \hyperlink{structCircuit__Netlist_1_1Net}{Circuit\-\_\-\-Netlist\-::\-Net}
\begin{DoxyCompactList}\small\item\em Struct which represents a \hyperlink{structCircuit__Netlist_1_1Net}{Net}, which connect two or more circuit elements together. \end{DoxyCompactList}\end{DoxyCompactItemize}
