// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _depthwise_conv2d_fix_1_HH_
#define _depthwise_conv2d_fix_1_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "network_mux_32_16_3_1_x.h"
#include "network_mac_muladd_5ns_7ns_4ns_11_1_1.h"
#include "network_mul_mul_16s_16s_30_1_1.h"

namespace ap_rtl {

struct depthwise_conv2d_fix_1 : public sc_module {
    // Port declarations 32
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<6> > input_height;
    sc_in< sc_lv<6> > input_width;
    sc_out< sc_lv<14> > input_r_address0;
    sc_out< sc_logic > input_r_ce0;
    sc_in< sc_lv<16> > input_r_q0;
    sc_out< sc_lv<14> > input_r_address1;
    sc_out< sc_logic > input_r_ce1;
    sc_in< sc_lv<16> > input_r_q1;
    sc_in< sc_lv<5> > output_height;
    sc_in< sc_lv<5> > output_width;
    sc_out< sc_lv<14> > output_r_address0;
    sc_out< sc_logic > output_r_ce0;
    sc_out< sc_logic > output_r_we0;
    sc_out< sc_lv<16> > output_r_d0;
    sc_out< sc_lv<3> > bias_address0;
    sc_out< sc_logic > bias_ce0;
    sc_in< sc_lv<16> > bias_q0;
    sc_out< sc_lv<5> > kernel_address0;
    sc_out< sc_logic > kernel_ce0;
    sc_in< sc_lv<16> > kernel_q0;
    sc_out< sc_lv<5> > kernel1_address0;
    sc_out< sc_logic > kernel1_ce0;
    sc_in< sc_lv<16> > kernel1_q0;
    sc_out< sc_lv<5> > kernel2_address0;
    sc_out< sc_logic > kernel2_ce0;
    sc_in< sc_lv<16> > kernel2_q0;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    depthwise_conv2d_fix_1(sc_module_name name);
    SC_HAS_PROCESS(depthwise_conv2d_fix_1);

    ~depthwise_conv2d_fix_1();

    sc_trace_file* mVcdFile;

    network_mux_32_16_3_1_x<1,3,16,16,16,2,16>* network_mux_32_16_3_1_x_U77;
    network_mux_32_16_3_1_x<1,3,16,16,16,2,16>* network_mux_32_16_3_1_x_U78;
    network_mux_32_16_3_1_x<1,3,16,16,16,2,16>* network_mux_32_16_3_1_x_U79;
    network_mux_32_16_3_1_x<1,3,16,16,16,2,16>* network_mux_32_16_3_1_x_U80;
    network_mac_muladd_5ns_7ns_4ns_11_1_1<1,1,5,7,4,11>* network_mac_muladd_5ns_7ns_4ns_11_1_1_U81;
    network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>* network_mul_mul_16s_16s_30_1_1_U82;
    network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>* network_mul_mul_16s_16s_30_1_1_U83;
    network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>* network_mul_mul_16s_16s_30_1_1_U84;
    network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>* network_mul_mul_16s_16s_30_1_1_U85;
    network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>* network_mul_mul_16s_16s_30_1_1_U86;
    network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>* network_mul_mul_16s_16s_30_1_1_U87;
    network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>* network_mul_mul_16s_16s_30_1_1_U88;
    network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>* network_mul_mul_16s_16s_30_1_1_U89;
    network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>* network_mul_mul_16s_16s_30_1_1_U90;
    sc_signal< sc_lv<7> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<11> > indvar_flatten39_reg_254;
    sc_signal< sc_lv<4> > out_d_0_reg_266;
    sc_signal< sc_lv<8> > indvar_flatten_reg_278;
    sc_signal< sc_lv<4> > out_h_0_reg_289;
    sc_signal< sc_lv<4> > out_w_0_reg_300;
    sc_signal< sc_lv<16> > reg_312;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_state6_pp0_stage4_iter0;
    sc_signal< bool > ap_block_state11_pp0_stage4_iter1;
    sc_signal< bool > ap_block_state16_pp0_stage4_iter2;
    sc_signal< bool > ap_block_pp0_stage4_11001;
    sc_signal< sc_lv<1> > icmp_ln21_reg_1024;
    sc_signal< sc_lv<1> > icmp_ln21_reg_1024_pp0_iter1_reg;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state17_pp0_stage0_iter3;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< bool > ap_block_state3_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state8_pp0_stage1_iter1;
    sc_signal< bool > ap_block_state13_pp0_stage1_iter2;
    sc_signal< bool > ap_block_state18_pp0_stage1_iter3;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<1> > icmp_ln21_reg_1024_pp0_iter2_reg;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< bool > ap_block_state4_pp0_stage2_iter0;
    sc_signal< bool > ap_block_state9_pp0_stage2_iter1;
    sc_signal< bool > ap_block_state14_pp0_stage2_iter2;
    sc_signal< bool > ap_block_state19_pp0_stage2_iter3;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< bool > ap_block_state5_pp0_stage3_iter0;
    sc_signal< bool > ap_block_state10_pp0_stage3_iter1;
    sc_signal< bool > ap_block_state15_pp0_stage3_iter2;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< sc_lv<16> > reg_317;
    sc_signal< sc_lv<7> > zext_ln34_fu_322_p1;
    sc_signal< sc_lv<7> > zext_ln34_reg_969;
    sc_signal< sc_lv<11> > zext_ln34_2_cast14_fu_326_p1;
    sc_signal< sc_lv<11> > zext_ln34_2_cast14_reg_975;
    sc_signal< sc_lv<7> > zext_ln40_fu_330_p1;
    sc_signal< sc_lv<7> > zext_ln40_reg_982;
    sc_signal< sc_lv<11> > zext_ln40_1_cast_fu_334_p1;
    sc_signal< sc_lv<11> > zext_ln40_1_cast_reg_988;
    sc_signal< sc_lv<4> > empty_fu_338_p1;
    sc_signal< sc_lv<4> > empty_reg_993;
    sc_signal< sc_lv<8> > mul_ln5_fu_354_p2;
    sc_signal< sc_lv<8> > mul_ln5_reg_998;
    sc_signal< sc_lv<11> > tmp_6_fu_360_p3;
    sc_signal< sc_lv<11> > tmp_6_reg_1003;
    sc_signal< sc_lv<1> > icmp_ln23_fu_368_p2;
    sc_signal< sc_lv<1> > icmp_ln23_reg_1008;
    sc_signal< sc_lv<7> > zext_ln40_2_fu_374_p1;
    sc_signal< sc_lv<7> > zext_ln40_2_reg_1013;
    sc_signal< sc_lv<7> > mul_ln34_fu_378_p2;
    sc_signal< sc_lv<7> > mul_ln34_reg_1018;
    sc_signal< sc_lv<1> > icmp_ln21_fu_383_p2;
    sc_signal< sc_lv<1> > icmp_ln21_reg_1024_pp0_iter3_reg;
    sc_signal< sc_lv<4> > out_d_fu_388_p2;
    sc_signal< sc_lv<4> > out_d_reg_1028;
    sc_signal< sc_lv<1> > icmp_ln22_fu_394_p2;
    sc_signal< sc_lv<1> > icmp_ln22_reg_1034;
    sc_signal< sc_lv<8> > add_ln22_2_fu_399_p2;
    sc_signal< sc_lv<8> > add_ln22_2_reg_1047;
    sc_signal< sc_lv<7> > zext_ln34_4_cast_fu_405_p1;
    sc_signal< sc_lv<7> > zext_ln34_4_cast_reg_1052;
    sc_signal< sc_lv<4> > select_ln28_fu_409_p3;
    sc_signal< sc_lv<4> > select_ln28_reg_1058;
    sc_signal< sc_lv<4> > select_ln28_9_fu_416_p3;
    sc_signal< sc_lv<4> > select_ln28_9_reg_1064;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<4> > select_ln28_9_reg_1064_pp0_iter1_reg;
    sc_signal< sc_lv<4> > select_ln28_9_reg_1064_pp0_iter2_reg;
    sc_signal< sc_lv<7> > zext_ln40_4_fu_422_p1;
    sc_signal< sc_lv<7> > zext_ln40_4_reg_1070;
    sc_signal< sc_lv<7> > mul_ln34_18_fu_425_p2;
    sc_signal< sc_lv<7> > mul_ln34_18_reg_1075;
    sc_signal< sc_lv<2> > trunc_ln28_fu_430_p1;
    sc_signal< sc_lv<2> > trunc_ln28_reg_1081;
    sc_signal< sc_lv<2> > trunc_ln28_reg_1081_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln23_2_fu_434_p2;
    sc_signal< sc_lv<1> > icmp_ln23_2_reg_1089;
    sc_signal< sc_lv<7> > mul_ln40_fu_439_p2;
    sc_signal< sc_lv<7> > mul_ln40_reg_1094;
    sc_signal< sc_lv<1> > select_ln28_14_fu_443_p3;
    sc_signal< sc_lv<1> > select_ln28_14_reg_1100;
    sc_signal< sc_lv<4> > out_h_fu_448_p2;
    sc_signal< sc_lv<4> > out_h_reg_1108;
    sc_signal< sc_lv<7> > tmp_0_0_fu_453_p2;
    sc_signal< sc_lv<7> > tmp_0_0_reg_1114;
    sc_signal< sc_lv<7> > tmp6_fu_457_p2;
    sc_signal< sc_lv<7> > tmp6_reg_1119;
    sc_signal< sc_lv<11> > add_ln21_fu_461_p2;
    sc_signal< sc_lv<11> > add_ln21_reg_1124;
    sc_signal< sc_lv<7> > mul_ln40_2_fu_472_p2;
    sc_signal< sc_lv<7> > mul_ln40_2_reg_1129;
    sc_signal< sc_lv<4> > out_w_0_mid2_fu_480_p3;
    sc_signal< sc_lv<4> > out_w_0_mid2_reg_1135;
    sc_signal< sc_lv<7> > zext_ln34_4_cast_mid_fu_488_p1;
    sc_signal< sc_lv<7> > zext_ln34_4_cast_mid_reg_1142;
    sc_signal< sc_lv<7> > tmp_0_0_mid1_fu_491_p2;
    sc_signal< sc_lv<7> > tmp_0_0_mid1_reg_1147;
    sc_signal< sc_lv<4> > select_ln22_fu_497_p3;
    sc_signal< sc_lv<4> > select_ln22_reg_1152;
    sc_signal< sc_lv<7> > tmp5_0_0_mid2_v_v_fu_512_p3;
    sc_signal< sc_lv<7> > tmp5_0_0_mid2_v_v_reg_1157;
    sc_signal< sc_lv<7> > tmp6_mid1_fu_518_p2;
    sc_signal< sc_lv<7> > tmp6_mid1_reg_1164;
    sc_signal< sc_lv<8> > select_ln22_2_fu_523_p3;
    sc_signal< sc_lv<8> > select_ln22_2_reg_1169;
    sc_signal< sc_lv<11> > tmp5_0_0_mid2_fu_537_p2;
    sc_signal< sc_lv<11> > tmp5_0_0_mid2_reg_1174;
    sc_signal< sc_lv<7> > tmp5_2_0_mid2_v_v_fu_542_p2;
    sc_signal< sc_lv<7> > tmp5_2_0_mid2_v_v_reg_1181;
    sc_signal< sc_lv<7> > tmp7_mid2_v_v_fu_547_p3;
    sc_signal< sc_lv<7> > tmp7_mid2_v_v_reg_1186;
    sc_signal< sc_lv<4> > out_w_fu_553_p2;
    sc_signal< sc_lv<4> > out_w_reg_1191;
    sc_signal< sc_lv<2> > add_ln28_fu_558_p2;
    sc_signal< sc_lv<2> > add_ln28_reg_1197;
    sc_signal< sc_lv<2> > xor_ln28_fu_563_p2;
    sc_signal< sc_lv<2> > xor_ln28_reg_1202;
    sc_signal< sc_lv<2> > add_ln28_6_fu_568_p2;
    sc_signal< sc_lv<2> > add_ln28_6_reg_1207;
    sc_signal< sc_lv<7> > tmp5_1_0_mid2_v_v_fu_573_p2;
    sc_signal< sc_lv<7> > tmp5_1_0_mid2_v_v_reg_1212;
    sc_signal< sc_lv<11> > tmp5_2_0_mid2_fu_581_p2;
    sc_signal< sc_lv<11> > tmp5_2_0_mid2_reg_1217;
    sc_signal< sc_lv<11> > zext_ln34_21_fu_586_p1;
    sc_signal< sc_lv<11> > zext_ln34_21_reg_1224;
    sc_signal< sc_lv<11> > add_ln34_fu_589_p2;
    sc_signal< sc_lv<11> > add_ln34_reg_1231;
    sc_signal< sc_lv<16> > kernel_load_reg_1236;
    sc_signal< sc_lv<16> > kernel1_load_reg_1244;
    sc_signal< sc_lv<16> > kernel2_load_reg_1252;
    sc_signal< sc_lv<11> > zext_ln34_23_fu_594_p1;
    sc_signal< sc_lv<11> > zext_ln34_23_reg_1260;
    sc_signal< sc_lv<11> > add_ln34_14_fu_597_p2;
    sc_signal< sc_lv<11> > add_ln34_14_reg_1266;
    sc_signal< sc_lv<11> > tmp5_1_0_mid2_fu_605_p2;
    sc_signal< sc_lv<11> > tmp5_1_0_mid2_reg_1271;
    sc_signal< sc_lv<4> > add_ln34_15_fu_634_p2;
    sc_signal< sc_lv<4> > add_ln34_15_reg_1288;
    sc_signal< sc_lv<11> > add_ln34_20_fu_655_p2;
    sc_signal< sc_lv<11> > add_ln34_20_reg_1293;
    sc_signal< sc_lv<11> > add_ln34_21_fu_659_p2;
    sc_signal< sc_lv<11> > add_ln34_21_reg_1298;
    sc_signal< sc_lv<11> > zext_ln34_25_fu_663_p1;
    sc_signal< sc_lv<11> > zext_ln34_25_reg_1303;
    sc_signal< sc_lv<11> > add_ln34_16_fu_666_p2;
    sc_signal< sc_lv<11> > add_ln34_16_reg_1308;
    sc_signal< sc_lv<11> > add_ln34_22_fu_679_p2;
    sc_signal< sc_lv<11> > add_ln34_22_reg_1323;
    sc_signal< sc_lv<16> > grp_fu_614_p5;
    sc_signal< sc_lv<16> > tmp_9_reg_1328;
    sc_signal< sc_lv<16> > grp_fu_626_p5;
    sc_signal< sc_lv<16> > tmp_s_reg_1333;
    sc_signal< sc_lv<16> > grp_fu_639_p5;
    sc_signal< sc_lv<16> > tmp_4_reg_1343;
    sc_signal< sc_lv<11> > add_ln34_17_fu_691_p2;
    sc_signal< sc_lv<11> > add_ln34_17_reg_1348;
    sc_signal< sc_lv<16> > grp_fu_647_p5;
    sc_signal< sc_lv<16> > tmp_5_reg_1353;
    sc_signal< sc_lv<11> > add_ln34_18_fu_695_p2;
    sc_signal< sc_lv<11> > add_ln34_18_reg_1358;
    sc_signal< sc_lv<11> > add_ln34_19_fu_699_p2;
    sc_signal< sc_lv<11> > add_ln34_19_reg_1363;
    sc_signal< sc_lv<11> > grp_fu_899_p3;
    sc_signal< sc_lv<11> > add_ln40_reg_1373;
    sc_signal< sc_lv<11> > add_ln40_reg_1373_pp0_iter2_reg;
    sc_signal< sc_lv<30> > sext_ln34_14_fu_711_p1;
    sc_signal< sc_lv<30> > sext_ln34_14_reg_1378;
    sc_signal< sc_lv<30> > mul_ln34_9_fu_905_p2;
    sc_signal< sc_lv<30> > mul_ln34_9_reg_1384;
    sc_signal< sc_lv<30> > sext_ln34_16_fu_718_p1;
    sc_signal< sc_lv<30> > sext_ln34_16_reg_1389;
    sc_signal< sc_lv<30> > mul_ln34_10_fu_911_p2;
    sc_signal< sc_lv<30> > mul_ln34_10_reg_1394;
    sc_signal< sc_lv<16> > trunc_ln_reg_1409;
    sc_signal< sc_lv<16> > trunc_ln40_9_reg_1414;
    sc_signal< sc_lv<30> > sext_ln34_18_fu_747_p1;
    sc_signal< sc_lv<30> > sext_ln34_18_reg_1419;
    sc_signal< sc_lv<30> > sext_ln34_20_fu_750_p1;
    sc_signal< sc_lv<30> > sext_ln34_20_reg_1424;
    sc_signal< sc_lv<30> > mul_ln34_15_fu_917_p2;
    sc_signal< sc_lv<30> > mul_ln34_15_reg_1434;
    sc_signal< sc_lv<30> > mul_ln34_16_fu_923_p2;
    sc_signal< sc_lv<30> > mul_ln34_16_reg_1439;
    sc_signal< sc_lv<30> > mul_ln34_11_fu_929_p2;
    sc_signal< sc_lv<30> > mul_ln34_11_reg_1449;
    sc_signal< sc_lv<16> > trunc_ln40_3_reg_1454;
    sc_signal< sc_lv<16> > trunc_ln40_4_reg_1459;
    sc_signal< sc_lv<30> > mul_ln34_17_fu_934_p2;
    sc_signal< sc_lv<30> > mul_ln34_17_reg_1464;
    sc_signal< sc_lv<16> > bias_load_reg_1469;
    sc_signal< sc_lv<16> > trunc_ln40_s_reg_1474;
    sc_signal< sc_lv<30> > mul_ln34_12_fu_939_p2;
    sc_signal< sc_lv<30> > mul_ln34_12_reg_1479;
    sc_signal< sc_lv<30> > mul_ln34_13_fu_944_p2;
    sc_signal< sc_lv<30> > mul_ln34_13_reg_1484;
    sc_signal< sc_lv<16> > add_ln40_15_fu_826_p2;
    sc_signal< sc_lv<16> > add_ln40_15_reg_1489;
    sc_signal< sc_lv<16> > trunc_ln40_1_reg_1494;
    sc_signal< sc_lv<30> > mul_ln34_14_fu_949_p2;
    sc_signal< sc_lv<30> > mul_ln34_14_reg_1499;
    sc_signal< sc_lv<16> > add_ln40_9_fu_853_p2;
    sc_signal< sc_lv<16> > add_ln40_9_reg_1504;
    sc_signal< sc_lv<16> > add_ln40_11_fu_862_p2;
    sc_signal< sc_lv<16> > add_ln40_11_reg_1509;
    sc_signal< sc_lv<16> > add_ln40_16_fu_881_p2;
    sc_signal< sc_lv<16> > add_ln40_16_reg_1514;
    sc_signal< sc_lv<16> > add_ln40_17_fu_890_p2;
    sc_signal< sc_lv<16> > add_ln40_17_reg_1519;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state5;
    sc_signal< bool > ap_block_pp0_stage4_subdone;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_lv<11> > ap_phi_mux_indvar_flatten39_phi_fu_258_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<4> > ap_phi_mux_out_d_0_phi_fu_270_p4;
    sc_signal< sc_lv<8> > ap_phi_mux_indvar_flatten_phi_fu_282_p4;
    sc_signal< sc_lv<4> > ap_phi_mux_out_h_0_phi_fu_293_p4;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<4> > ap_phi_mux_out_w_0_phi_fu_304_p4;
    sc_signal< sc_lv<64> > zext_ln34_22_fu_610_p1;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< sc_lv<64> > zext_ln34_24_fu_622_p1;
    sc_signal< sc_lv<64> > zext_ln34_30_fu_671_p1;
    sc_signal< bool > ap_block_pp0_stage3;
    sc_signal< sc_lv<64> > zext_ln34_31_fu_675_p1;
    sc_signal< sc_lv<64> > zext_ln34_26_fu_687_p1;
    sc_signal< bool > ap_block_pp0_stage4;
    sc_signal< sc_lv<64> > zext_ln34_32_fu_703_p1;
    sc_signal< sc_lv<64> > zext_ln34_27_fu_721_p1;
    sc_signal< sc_lv<64> > zext_ln34_28_fu_725_p1;
    sc_signal< sc_lv<64> > zext_ln34_29_fu_753_p1;
    sc_signal< sc_lv<64> > zext_ln28_fu_765_p1;
    sc_signal< sc_lv<64> > zext_ln40_3_fu_895_p1;
    sc_signal< sc_lv<4> > empty_50_fu_342_p1;
    sc_signal< sc_lv<4> > mul_ln5_fu_354_p0;
    sc_signal< sc_lv<4> > mul_ln5_fu_354_p1;
    sc_signal< sc_lv<4> > mul_ln34_fu_378_p0;
    sc_signal< sc_lv<6> > mul_ln34_fu_378_p1;
    sc_signal< sc_lv<6> > mul_ln34_18_fu_425_p0;
    sc_signal< sc_lv<4> > mul_ln34_18_fu_425_p1;
    sc_signal< sc_lv<4> > mul_ln40_fu_439_p0;
    sc_signal< sc_lv<5> > mul_ln40_fu_439_p1;
    sc_signal< sc_lv<5> > mul_ln40_2_fu_472_p0;
    sc_signal< sc_lv<4> > mul_ln40_2_fu_472_p1;
    sc_signal< sc_lv<1> > empty_52_fu_476_p2;
    sc_signal< sc_lv<7> > select_ln28_10_fu_467_p3;
    sc_signal< sc_lv<7> > select_ln28_12_fu_507_p3;
    sc_signal< sc_lv<7> > select_ln28_11_fu_502_p3;
    sc_signal< sc_lv<6> > tmp5_0_0_mid2_fu_537_p0;
    sc_signal< sc_lv<7> > tmp5_0_0_mid2_fu_537_p1;
    sc_signal< sc_lv<7> > select_ln28_13_fu_529_p3;
    sc_signal< sc_lv<6> > tmp5_2_0_mid2_fu_581_p0;
    sc_signal< sc_lv<7> > tmp5_2_0_mid2_fu_581_p1;
    sc_signal< sc_lv<6> > tmp5_1_0_mid2_fu_605_p0;
    sc_signal< sc_lv<7> > tmp5_1_0_mid2_fu_605_p1;
    sc_signal< sc_lv<16> > trunc_ln40_5_fu_812_p4;
    sc_signal< sc_lv<16> > add_ln40_14_fu_821_p2;
    sc_signal< sc_lv<16> > trunc_ln40_8_fu_831_p4;
    sc_signal< sc_lv<16> > add_ln40_10_fu_857_p2;
    sc_signal< sc_lv<16> > trunc_ln40_2_fu_867_p4;
    sc_signal< sc_lv<16> > add_ln40_13_fu_876_p2;
    sc_signal< sc_lv<16> > add_ln40_12_fu_886_p2;
    sc_signal< sc_lv<5> > grp_fu_899_p0;
    sc_signal< sc_lv<7> > grp_fu_899_p1;
    sc_signal< sc_lv<4> > grp_fu_899_p2;
    sc_signal< sc_lv<16> > mul_ln34_11_fu_929_p1;
    sc_signal< sc_lv<16> > mul_ln34_17_fu_934_p1;
    sc_signal< sc_lv<16> > mul_ln34_12_fu_939_p1;
    sc_signal< sc_lv<16> > mul_ln34_13_fu_944_p1;
    sc_signal< sc_lv<16> > mul_ln34_14_fu_949_p1;
    sc_signal< sc_logic > ap_CS_fsm_state20;
    sc_signal< sc_lv<7> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<11> > grp_fu_899_p10;
    sc_signal< sc_lv<7> > mul_ln34_18_fu_425_p10;
    sc_signal< sc_lv<7> > mul_ln34_fu_378_p00;
    sc_signal< sc_lv<8> > mul_ln5_fu_354_p00;
    sc_signal< sc_lv<8> > mul_ln5_fu_354_p10;
    sc_signal< sc_lv<11> > tmp5_0_0_mid2_fu_537_p10;
    sc_signal< sc_lv<11> > tmp5_1_0_mid2_fu_605_p10;
    sc_signal< sc_lv<11> > tmp5_2_0_mid2_fu_581_p10;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<7> ap_ST_fsm_state1;
    static const sc_lv<7> ap_ST_fsm_pp0_stage0;
    static const sc_lv<7> ap_ST_fsm_pp0_stage1;
    static const sc_lv<7> ap_ST_fsm_pp0_stage2;
    static const sc_lv<7> ap_ST_fsm_pp0_stage3;
    static const sc_lv<7> ap_ST_fsm_pp0_stage4;
    static const sc_lv<7> ap_ST_fsm_state20;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_5;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<11> ap_const_lv11_1;
    static const sc_lv<7> ap_const_lv7_2;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<4> ap_const_lv4_2;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_1D;
    static const sc_lv<32> ap_const_lv32_6;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_add_ln21_fu_461_p2();
    void thread_add_ln22_2_fu_399_p2();
    void thread_add_ln28_6_fu_568_p2();
    void thread_add_ln28_fu_558_p2();
    void thread_add_ln34_14_fu_597_p2();
    void thread_add_ln34_15_fu_634_p2();
    void thread_add_ln34_16_fu_666_p2();
    void thread_add_ln34_17_fu_691_p2();
    void thread_add_ln34_18_fu_695_p2();
    void thread_add_ln34_19_fu_699_p2();
    void thread_add_ln34_20_fu_655_p2();
    void thread_add_ln34_21_fu_659_p2();
    void thread_add_ln34_22_fu_679_p2();
    void thread_add_ln34_fu_589_p2();
    void thread_add_ln40_10_fu_857_p2();
    void thread_add_ln40_11_fu_862_p2();
    void thread_add_ln40_12_fu_886_p2();
    void thread_add_ln40_13_fu_876_p2();
    void thread_add_ln40_14_fu_821_p2();
    void thread_add_ln40_15_fu_826_p2();
    void thread_add_ln40_16_fu_881_p2();
    void thread_add_ln40_17_fu_890_p2();
    void thread_add_ln40_9_fu_853_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp0_stage4();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state20();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_pp0_stage4();
    void thread_ap_block_pp0_stage4_11001();
    void thread_ap_block_pp0_stage4_subdone();
    void thread_ap_block_state10_pp0_stage3_iter1();
    void thread_ap_block_state11_pp0_stage4_iter1();
    void thread_ap_block_state12_pp0_stage0_iter2();
    void thread_ap_block_state13_pp0_stage1_iter2();
    void thread_ap_block_state14_pp0_stage2_iter2();
    void thread_ap_block_state15_pp0_stage3_iter2();
    void thread_ap_block_state16_pp0_stage4_iter2();
    void thread_ap_block_state17_pp0_stage0_iter3();
    void thread_ap_block_state18_pp0_stage1_iter3();
    void thread_ap_block_state19_pp0_stage2_iter3();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage1_iter0();
    void thread_ap_block_state4_pp0_stage2_iter0();
    void thread_ap_block_state5_pp0_stage3_iter0();
    void thread_ap_block_state6_pp0_stage4_iter0();
    void thread_ap_block_state7_pp0_stage0_iter1();
    void thread_ap_block_state8_pp0_stage1_iter1();
    void thread_ap_block_state9_pp0_stage2_iter1();
    void thread_ap_condition_pp0_exit_iter0_state5();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_indvar_flatten39_phi_fu_258_p4();
    void thread_ap_phi_mux_indvar_flatten_phi_fu_282_p4();
    void thread_ap_phi_mux_out_d_0_phi_fu_270_p4();
    void thread_ap_phi_mux_out_h_0_phi_fu_293_p4();
    void thread_ap_phi_mux_out_w_0_phi_fu_304_p4();
    void thread_ap_ready();
    void thread_bias_address0();
    void thread_bias_ce0();
    void thread_empty_50_fu_342_p1();
    void thread_empty_52_fu_476_p2();
    void thread_empty_fu_338_p1();
    void thread_grp_fu_899_p0();
    void thread_grp_fu_899_p1();
    void thread_grp_fu_899_p10();
    void thread_grp_fu_899_p2();
    void thread_icmp_ln21_fu_383_p2();
    void thread_icmp_ln22_fu_394_p2();
    void thread_icmp_ln23_2_fu_434_p2();
    void thread_icmp_ln23_fu_368_p2();
    void thread_input_r_address0();
    void thread_input_r_address1();
    void thread_input_r_ce0();
    void thread_input_r_ce1();
    void thread_kernel1_address0();
    void thread_kernel1_ce0();
    void thread_kernel2_address0();
    void thread_kernel2_ce0();
    void thread_kernel_address0();
    void thread_kernel_ce0();
    void thread_mul_ln34_11_fu_929_p1();
    void thread_mul_ln34_12_fu_939_p1();
    void thread_mul_ln34_13_fu_944_p1();
    void thread_mul_ln34_14_fu_949_p1();
    void thread_mul_ln34_17_fu_934_p1();
    void thread_mul_ln34_18_fu_425_p0();
    void thread_mul_ln34_18_fu_425_p1();
    void thread_mul_ln34_18_fu_425_p10();
    void thread_mul_ln34_18_fu_425_p2();
    void thread_mul_ln34_fu_378_p0();
    void thread_mul_ln34_fu_378_p00();
    void thread_mul_ln34_fu_378_p1();
    void thread_mul_ln34_fu_378_p2();
    void thread_mul_ln40_2_fu_472_p0();
    void thread_mul_ln40_2_fu_472_p1();
    void thread_mul_ln40_2_fu_472_p2();
    void thread_mul_ln40_fu_439_p0();
    void thread_mul_ln40_fu_439_p1();
    void thread_mul_ln40_fu_439_p2();
    void thread_mul_ln5_fu_354_p0();
    void thread_mul_ln5_fu_354_p00();
    void thread_mul_ln5_fu_354_p1();
    void thread_mul_ln5_fu_354_p10();
    void thread_mul_ln5_fu_354_p2();
    void thread_out_d_fu_388_p2();
    void thread_out_h_fu_448_p2();
    void thread_out_w_0_mid2_fu_480_p3();
    void thread_out_w_fu_553_p2();
    void thread_output_r_address0();
    void thread_output_r_ce0();
    void thread_output_r_d0();
    void thread_output_r_we0();
    void thread_select_ln22_2_fu_523_p3();
    void thread_select_ln22_fu_497_p3();
    void thread_select_ln28_10_fu_467_p3();
    void thread_select_ln28_11_fu_502_p3();
    void thread_select_ln28_12_fu_507_p3();
    void thread_select_ln28_13_fu_529_p3();
    void thread_select_ln28_14_fu_443_p3();
    void thread_select_ln28_9_fu_416_p3();
    void thread_select_ln28_fu_409_p3();
    void thread_sext_ln34_14_fu_711_p1();
    void thread_sext_ln34_16_fu_718_p1();
    void thread_sext_ln34_18_fu_747_p1();
    void thread_sext_ln34_20_fu_750_p1();
    void thread_tmp5_0_0_mid2_fu_537_p0();
    void thread_tmp5_0_0_mid2_fu_537_p1();
    void thread_tmp5_0_0_mid2_fu_537_p10();
    void thread_tmp5_0_0_mid2_fu_537_p2();
    void thread_tmp5_0_0_mid2_v_v_fu_512_p3();
    void thread_tmp5_1_0_mid2_fu_605_p0();
    void thread_tmp5_1_0_mid2_fu_605_p1();
    void thread_tmp5_1_0_mid2_fu_605_p10();
    void thread_tmp5_1_0_mid2_fu_605_p2();
    void thread_tmp5_1_0_mid2_v_v_fu_573_p2();
    void thread_tmp5_2_0_mid2_fu_581_p0();
    void thread_tmp5_2_0_mid2_fu_581_p1();
    void thread_tmp5_2_0_mid2_fu_581_p10();
    void thread_tmp5_2_0_mid2_fu_581_p2();
    void thread_tmp5_2_0_mid2_v_v_fu_542_p2();
    void thread_tmp6_fu_457_p2();
    void thread_tmp6_mid1_fu_518_p2();
    void thread_tmp7_mid2_v_v_fu_547_p3();
    void thread_tmp_0_0_fu_453_p2();
    void thread_tmp_0_0_mid1_fu_491_p2();
    void thread_tmp_6_fu_360_p3();
    void thread_trunc_ln28_fu_430_p1();
    void thread_trunc_ln40_2_fu_867_p4();
    void thread_trunc_ln40_5_fu_812_p4();
    void thread_trunc_ln40_8_fu_831_p4();
    void thread_xor_ln28_fu_563_p2();
    void thread_zext_ln28_fu_765_p1();
    void thread_zext_ln34_21_fu_586_p1();
    void thread_zext_ln34_22_fu_610_p1();
    void thread_zext_ln34_23_fu_594_p1();
    void thread_zext_ln34_24_fu_622_p1();
    void thread_zext_ln34_25_fu_663_p1();
    void thread_zext_ln34_26_fu_687_p1();
    void thread_zext_ln34_27_fu_721_p1();
    void thread_zext_ln34_28_fu_725_p1();
    void thread_zext_ln34_29_fu_753_p1();
    void thread_zext_ln34_2_cast14_fu_326_p1();
    void thread_zext_ln34_30_fu_671_p1();
    void thread_zext_ln34_31_fu_675_p1();
    void thread_zext_ln34_32_fu_703_p1();
    void thread_zext_ln34_4_cast_fu_405_p1();
    void thread_zext_ln34_4_cast_mid_fu_488_p1();
    void thread_zext_ln34_fu_322_p1();
    void thread_zext_ln40_1_cast_fu_334_p1();
    void thread_zext_ln40_2_fu_374_p1();
    void thread_zext_ln40_3_fu_895_p1();
    void thread_zext_ln40_4_fu_422_p1();
    void thread_zext_ln40_fu_330_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
