// Seed: 306646239
module module_0 (
    input tri1 id_0,
    input wor module_0,
    input wand id_2,
    output uwire id_3,
    input wand id_4,
    input tri0 id_5,
    input uwire id_6,
    input wire id_7,
    input supply1 id_8
    , id_10
);
  wire id_11;
  logic [7:0] id_12;
  assign id_12[1'b0] = id_8;
endmodule
module module_1 (
    input wire id_0,
    input wire id_1,
    output tri1 id_2,
    output supply1 id_3,
    output tri id_4
);
  assign id_3 = (id_1) ? 1 : 1;
  module_0(
      id_0, id_0, id_0, id_3, id_0, id_1, id_0, id_0, id_1
  );
endmodule
