<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ExplorerOne: src/drivers/stm32f3discovery/stm/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">ExplorerOne
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function() { init_codefold(0); });
/* @license-end */
</script>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_c718a368270b13c54d94892d20736f45.html">drivers</a></li><li class="navelem"><a class="el" href="dir_f5ba85cfe6517ebfcf5b642124b5d51a.html">stm32f3discovery</a></li><li class="navelem"><a class="el" href="dir_3229df0ad3c71d10e4182eb303214001.html">stm</a></li><li class="navelem"><a class="el" href="dir_0c1379cdda03614ff332060ed92ccdf6.html">STM32F3xx_HAL_Driver</a></li><li class="navelem"><a class="el" href="dir_5d2055370f1526a8f27cbd1448473024.html">Inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">stm32f3xx_ll_system.h</div></div>
</div><!--header-->
<div class="contents">
<a href="stm32f3xx__ll__system_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span> </div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="comment">/* Define to prevent recursive inclusion -------------------------------------*/</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="preprocessor">#ifndef __STM32F3xx_LL_SYSTEM_H</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="preprocessor">#define __STM32F3xx_LL_SYSTEM_H</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span> </div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span> </div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="comment">/* Includes ------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="preprocessor">#include &quot;<a class="code" href="stm32f3xx_8h.html">stm32f3xx.h</a>&quot;</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span> </div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span><span class="preprocessor">#if defined (FLASH) || defined (SYSCFG) || defined (DBGMCU)</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span> </div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="comment">/* Private types -------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="comment">/* Private variables ---------------------------------------------------------*/</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span> </div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="comment">/* Private constants ---------------------------------------------------------*/</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span><span class="comment">/* Offset used to access to SYSCFG_CFGR1 and SYSCFG_CFGR3 registers */</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span><span class="preprocessor">#define SYSCFG_OFFSET_CFGR1    0x00000000U</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span><span class="preprocessor">#define SYSCFG_OFFSET_CFGR3    0x00000050U</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span> </div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span><span class="comment">/* Mask used for TIM breaks functions */</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span><span class="preprocessor">#if defined(SYSCFG_CFGR2_PVD_LOCK) &amp;&amp; defined(SYSCFG_CFGR2_SRAM_PARITY_LOCK)</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span><span class="preprocessor">#define SYSCFG_MASK_TIM_BREAK (SYSCFG_CFGR2_LOCKUP_LOCK | SYSCFG_CFGR2_SRAM_PARITY_LOCK | SYSCFG_CFGR2_PVD_LOCK)</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span><span class="preprocessor">#elif defined(SYSCFG_CFGR2_PVD_LOCK) &amp;&amp; !defined(SYSCFG_CFGR2_SRAM_PARITY_LOCK)</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span><span class="preprocessor">#define SYSCFG_MASK_TIM_BREAK (SYSCFG_CFGR2_LOCKUP_LOCK | SYSCFG_CFGR2_PVD_LOCK)</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="preprocessor">#elif !defined(SYSCFG_CFGR2_PVD_LOCK) &amp;&amp; defined(SYSCFG_CFGR2_SRAM_PARITY_LOCK)</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="preprocessor">#define SYSCFG_MASK_TIM_BREAK (SYSCFG_CFGR2_LOCKUP_LOCK | SYSCFG_CFGR2_SRAM_PARITY_LOCK)</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span><span class="preprocessor">#define SYSCFG_MASK_TIM_BREAK (SYSCFG_CFGR2_LOCKUP_LOCK)</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span><span class="preprocessor">#endif </span><span class="comment">/* SYSCFG_CFGR2_PVD_LOCK &amp;&amp; SYSCFG_CFGR2_SRAM_PARITY_LOCK */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span> </div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span><span class="comment">/* Private macros ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span> </div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span><span class="comment">/* Exported types ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="comment">/* Exported constants --------------------------------------------------------*/</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span><span class="preprocessor">#define LL_SYSCFG_REMAP_FLASH              (uint32_t)0x00000000                                </span><span class="comment">/* Main Flash memory mapped at 0x00000000 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="preprocessor">#define LL_SYSCFG_REMAP_SYSTEMFLASH        SYSCFG_CFGR1_MEM_MODE_0                             </span><span class="comment">/* System Flash memory mapped at 0x00000000 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="preprocessor">#define LL_SYSCFG_REMAP_SRAM               (SYSCFG_CFGR1_MEM_MODE_1 | SYSCFG_CFGR1_MEM_MODE_0) </span><span class="comment">/* Embedded SRAM mapped at 0x00000000 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span><span class="preprocessor">#if defined(FMC_BANK1)</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span><span class="preprocessor">#define LL_SYSCFG_REMAP_FMC                SYSCFG_CFGR1_MEM_MODE_2                             </span><span class="comment">/*&lt;! FMC Bank (Only the first two banks) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span><span class="preprocessor">#endif </span><span class="comment">/* FMC_BANK1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span><span class="preprocessor">#if defined(SYSCFG_CFGR3_SPI1_RX_DMA_RMP)</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="preprocessor">#define LL_SYSCFG_SPI1RX_RMP_DMA1_CH2    (SYSCFG_CFGR3_SPI1_RX_DMA_RMP &lt;&lt; 16U | (uint32_t)0x00000000U)          </span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="preprocessor">#define LL_SYSCFG_SPI1RX_RMP_DMA1_CH4    (SYSCFG_CFGR3_SPI1_RX_DMA_RMP &lt;&lt; 16U | SYSCFG_CFGR3_SPI1_RX_DMA_RMP_0) </span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="preprocessor">#define LL_SYSCFG_SPI1RX_RMP_DMA1_CH6    (SYSCFG_CFGR3_SPI1_RX_DMA_RMP &lt;&lt; 16U | SYSCFG_CFGR3_SPI1_RX_DMA_RMP_1) </span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="preprocessor">#define LL_SYSCFG_SPI1TX_RMP_DMA1_CH3    (SYSCFG_CFGR3_SPI1_TX_DMA_RMP &lt;&lt; 16U | (uint32_t)0x00000000U)          </span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="preprocessor">#define LL_SYSCFG_SPI1TX_RMP_DMA1_CH5    (SYSCFG_CFGR3_SPI1_TX_DMA_RMP &lt;&lt; 16U | SYSCFG_CFGR3_SPI1_TX_DMA_RMP_0) </span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span><span class="preprocessor">#define LL_SYSCFG_SPI1TX_RMP_DMA1_CH7    (SYSCFG_CFGR3_SPI1_TX_DMA_RMP &lt;&lt; 16U | SYSCFG_CFGR3_SPI1_TX_DMA_RMP_1) </span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span><span class="preprocessor">#endif </span><span class="comment">/* SYSCFG_CFGR3_SPI1_RX_DMA_RMP */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span> </div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span><span class="preprocessor">#if defined(SYSCFG_CFGR3_I2C1_RX_DMA_RMP)</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span><span class="preprocessor">#define LL_SYSCFG_I2C1RX_RMP_DMA1_CH7    (SYSCFG_CFGR3_I2C1_RX_DMA_RMP &lt;&lt; 16U | (uint32_t)0x00000000U)          </span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="preprocessor">#define LL_SYSCFG_I2C1RX_RMP_DMA1_CH3    (SYSCFG_CFGR3_I2C1_RX_DMA_RMP &lt;&lt; 16U | SYSCFG_CFGR3_I2C1_RX_DMA_RMP_0) </span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="preprocessor">#define LL_SYSCFG_I2C1RX_RMP_DMA1_CH5    (SYSCFG_CFGR3_I2C1_RX_DMA_RMP &lt;&lt; 16U | SYSCFG_CFGR3_I2C1_RX_DMA_RMP_1) </span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="preprocessor">#define LL_SYSCFG_I2C1TX_RMP_DMA1_CH6    (SYSCFG_CFGR3_I2C1_TX_DMA_RMP &lt;&lt; 16U | (uint32_t)0x00000000U)          </span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span><span class="preprocessor">#define LL_SYSCFG_I2C1TX_RMP_DMA1_CH2    (SYSCFG_CFGR3_I2C1_TX_DMA_RMP &lt;&lt; 16U | SYSCFG_CFGR3_I2C1_TX_DMA_RMP_0) </span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span><span class="preprocessor">#define LL_SYSCFG_I2C1TX_RMP_DMA1_CH4    (SYSCFG_CFGR3_I2C1_TX_DMA_RMP &lt;&lt; 16U | SYSCFG_CFGR3_I2C1_TX_DMA_RMP_1) </span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="preprocessor">#endif </span><span class="comment">/* SYSCFG_CFGR3_I2C1_RX_DMA_RMP */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span> </div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="preprocessor">#if defined(SYSCFG_CFGR1_ADC24_DMA_RMP) || defined(SYSCFG_CFGR3_ADC2_DMA_RMP)</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="preprocessor">#if defined (SYSCFG_CFGR1_ADC24_DMA_RMP) </span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="preprocessor">#define LL_SYSCFG_ADC24_RMP_DMA2_CH12    (SYSCFG_OFFSET_CFGR1 &lt;&lt; 24U | SYSCFG_CFGR1_ADC24_DMA_RMP &lt;&lt; 8U | (uint32_t)0x00000000U)        </span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="preprocessor">#define LL_SYSCFG_ADC24_RMP_DMA2_CH34    (SYSCFG_OFFSET_CFGR1 &lt;&lt; 24U | SYSCFG_CFGR1_ADC24_DMA_RMP &lt;&lt; 8U | SYSCFG_CFGR1_ADC24_DMA_RMP)   </span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="preprocessor">#endif </span><span class="comment">/*SYSCFG_CFGR1_ADC24_DMA_RMP*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="preprocessor">#if defined (SYSCFG_CFGR3_ADC2_DMA_RMP) </span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="preprocessor">#define LL_SYSCFG_ADC2_RMP_DMA1_CH2      (SYSCFG_OFFSET_CFGR3 &lt;&lt; 24U | SYSCFG_CFGR3_ADC2_DMA_RMP_0 &lt;&lt; 8U | (uint32_t)0x00000000U)       </span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="preprocessor">#define LL_SYSCFG_ADC2_RMP_DMA1_CH4      (SYSCFG_OFFSET_CFGR3 &lt;&lt; 24U | SYSCFG_CFGR3_ADC2_DMA_RMP_0 &lt;&lt; 8U | SYSCFG_CFGR3_ADC2_DMA_RMP_0) </span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="preprocessor">#define LL_SYSCFG_ADC2_RMP_DMA2          (SYSCFG_OFFSET_CFGR3 &lt;&lt; 24U | SYSCFG_CFGR3_ADC2_DMA_RMP_1 &lt;&lt; 8U | (uint32_t)0x00000000U)       </span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="preprocessor">#define LL_SYSCFG_ADC2_RMP_DMA1          (SYSCFG_OFFSET_CFGR3 &lt;&lt; 24U | SYSCFG_CFGR3_ADC2_DMA_RMP_1 &lt;&lt; 8U | SYSCFG_CFGR3_ADC2_DMA_RMP_1) </span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span><span class="preprocessor">#endif </span><span class="comment">/*SYSCFG_CFGR3_ADC2_DMA_RMP*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="preprocessor">#endif </span><span class="comment">/* SYSCFG_CFGR1_ADC24_DMA_RMP || SYSCFG_CFGR3_ADC2_DMA_RMP */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span> </div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span><span class="preprocessor">#define LL_SYSCFG_DAC1_CH1_RMP_DMA2_CH3     ((SYSCFG_CFGR1_TIM6DAC1Ch1_DMA_RMP &lt;&lt; 8U) | (uint32_t)0x00000000U)              </span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span><span class="preprocessor">#define LL_SYSCFG_DAC1_CH1_RMP_DMA1_CH3     ((SYSCFG_CFGR1_TIM6DAC1Ch1_DMA_RMP &lt;&lt; 8U) | SYSCFG_CFGR1_TIM6DAC1Ch1_DMA_RMP)   </span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><span class="preprocessor">#if defined(SYSCFG_CFGR1_TIM7DAC1Ch2_DMA_RMP)</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span><span class="preprocessor">#define LL_SYSCFG_DAC1_OUT2_RMP_DMA2_CH4    ((SYSCFG_CFGR1_TIM7DAC1Ch2_DMA_RMP &lt;&lt; 8U) | (uint32_t)0x00000000U)              </span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span><span class="preprocessor">#define LL_SYSCFG_DAC1_OUT2_RMP_DMA1_CH4    ((SYSCFG_CFGR1_TIM7DAC1Ch2_DMA_RMP &lt;&lt; 8U) | SYSCFG_CFGR1_TIM7DAC1Ch2_DMA_RMP)   </span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span><span class="preprocessor">#endif </span><span class="comment">/*SYSCFG_CFGR1_TIM7DAC1Ch2_DMA_RMP*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span><span class="preprocessor">#if defined(SYSCFG_CFGR1_TIM18DAC2Ch1_DMA_RMP)</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span><span class="preprocessor">#define LL_SYSCFG_DAC2_OUT1_RMP_DMA2_CH5    ((SYSCFG_CFGR1_TIM18DAC2Ch1_DMA_RMP &lt;&lt; 8U) | (uint32_t)0x00000000U)             </span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span><span class="preprocessor">#define LL_SYSCFG_DAC2_OUT1_RMP_DMA1_CH5    ((SYSCFG_CFGR1_TIM18DAC2Ch1_DMA_RMP &lt;&lt; 8U) | SYSCFG_CFGR1_TIM18DAC2Ch1_DMA_RMP) </span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span><span class="preprocessor">#endif </span><span class="comment">/*SYSCFG_CFGR1_TIM18DAC2Ch1_DMA_RMP*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span><span class="preprocessor">#if defined(SYSCFG_CFGR1_DAC2Ch1_DMA_RMP)</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span><span class="preprocessor">#define LL_SYSCFG_DAC2_CH1_RMP_NO           ((SYSCFG_CFGR1_DAC2Ch1_DMA_RMP &lt;&lt; 8U) | (uint32_t)0x00000000U)                  </span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><span class="preprocessor">#define LL_SYSCFG_DAC2_CH1_RMP_DMA1_CH5     ((SYSCFG_CFGR1_DAC2Ch1_DMA_RMP &lt;&lt; 8U) | SYSCFG_CFGR1_DAC2Ch1_DMA_RMP)           </span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span><span class="preprocessor">#endif </span><span class="comment">/*SYSCFG_CFGR1_DAC2Ch1_DMA_RMP*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span><span class="preprocessor">#define LL_SYSCFG_TIM16_RMP_DMA1_CH3        ((SYSCFG_CFGR1_TIM16_DMA_RMP &lt;&lt; 8U) | (uint32_t)0x00000000U)                     </span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span><span class="preprocessor">#define LL_SYSCFG_TIM16_RMP_DMA1_CH6        ((SYSCFG_CFGR1_TIM16_DMA_RMP &lt;&lt; 8U) | SYSCFG_CFGR1_TIM16_DMA_RMP)                </span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span><span class="preprocessor">#define LL_SYSCFG_TIM17_RMP_DMA1_CH1        ((SYSCFG_CFGR1_TIM17_DMA_RMP &lt;&lt; 8U) | (uint32_t)0x00000000U)                     </span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span><span class="preprocessor">#define LL_SYSCFG_TIM17_RMP_DMA1_CH7        ((SYSCFG_CFGR1_TIM17_DMA_RMP &lt;&lt; 8U) | SYSCFG_CFGR1_TIM17_DMA_RMP)                </span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span><span class="preprocessor">#define LL_SYSCFG_TIM6_RMP_DMA2_CH3         ((SYSCFG_CFGR1_TIM6DAC1Ch1_DMA_RMP &lt;&lt; 8U) | (uint32_t)0x00000000U)               </span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span><span class="preprocessor">#define LL_SYSCFG_TIM6_RMP_DMA1_CH3         ((SYSCFG_CFGR1_TIM6DAC1Ch1_DMA_RMP &lt;&lt; 8U) | SYSCFG_CFGR1_TIM6DAC1Ch1_DMA_RMP)    </span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span><span class="preprocessor">#if defined(SYSCFG_CFGR1_TIM7DAC1Ch2_DMA_RMP)</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span><span class="preprocessor">#define LL_SYSCFG_TIM7_RMP_DMA2_CH4         ((SYSCFG_CFGR1_TIM7DAC1Ch2_DMA_RMP &lt;&lt; 8U) | (uint32_t)0x00000000U)               </span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span><span class="preprocessor">#define LL_SYSCFG_TIM7_RMP_DMA1_CH4         ((SYSCFG_CFGR1_TIM7DAC1Ch2_DMA_RMP &lt;&lt; 8U) | SYSCFG_CFGR1_TIM7DAC1Ch2_DMA_RMP)    </span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span><span class="preprocessor">#endif </span><span class="comment">/*SYSCFG_CFGR1_TIM7DAC1Ch2_DMA_RMP*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span><span class="preprocessor">#if defined(SYSCFG_CFGR1_TIM18DAC2Ch1_DMA_RMP)</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span><span class="preprocessor">#define LL_SYSCFG_TIM18_RMP_DMA2_CH5        ((SYSCFG_CFGR1_TIM18DAC2Ch1_DMA_RMP &lt;&lt; 8U) | (uint32_t)0x00000000U)              </span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span><span class="preprocessor">#define LL_SYSCFG_TIM18_RMP_DMA1_CH5        ((SYSCFG_CFGR1_TIM18DAC2Ch1_DMA_RMP &lt;&lt; 8U) | SYSCFG_CFGR1_TIM18DAC2Ch1_DMA_RMP)  </span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span><span class="preprocessor">#endif </span><span class="comment">/*SYSCFG_CFGR1_TIM18DAC2Ch1_DMA_RMP*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span><span class="preprocessor">#if defined(SYSCFG_CFGR1_TIM1_ITR3_RMP) || defined(SYSCFG_CFGR1_ENCODER_MODE)</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span><span class="preprocessor">#if defined(SYSCFG_CFGR1_TIM1_ITR3_RMP)</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span><span class="preprocessor">#define LL_SYSCFG_TIM1_ITR3_RMP_TIM4_TRGO      ((SYSCFG_CFGR1_TIM1_ITR3_RMP &lt;&lt; 8U) | (uint32_t)0x00000000U)              </span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span><span class="preprocessor">#define LL_SYSCFG_TIM1_ITR3_RMP_TIM17_OC       ((SYSCFG_CFGR1_TIM1_ITR3_RMP &lt;&lt; 8U) | SYSCFG_CFGR1_TIM1_ITR3_RMP)         </span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span><span class="preprocessor">#endif </span><span class="comment">/* SYSCFG_CFGR1_TIM1_ITR3_RMP */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span><span class="preprocessor">#if defined(SYSCFG_CFGR1_ENCODER_MODE)</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span><span class="preprocessor">#define LL_SYSCFG_TIM15_ENCODEMODE_NOREDIRECTION ((SYSCFG_CFGR1_ENCODER_MODE &lt;&lt; 8U) | (uint32_t)0x00000000U)               </span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span><span class="preprocessor">#define LL_SYSCFG_TIM15_ENCODEMODE_TIM2          ((SYSCFG_CFGR1_ENCODER_MODE_0 &lt;&lt; 8U) | SYSCFG_CFGR1_ENCODER_MODE_0)       </span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span><span class="preprocessor">#if defined(SYSCFG_CFGR1_ENCODER_MODE_TIM3)</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span><span class="preprocessor">#define LL_SYSCFG_TIM15_ENCODEMODE_TIM3          ((SYSCFG_CFGR1_ENCODER_MODE_TIM3 &lt;&lt; 8U) | SYSCFG_CFGR1_ENCODER_MODE_TIM3) </span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span><span class="preprocessor">#endif </span><span class="comment">/* SYSCFG_CFGR1_ENCODER_MODE_TIM3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span><span class="preprocessor">#if defined(SYSCFG_CFGR1_ENCODER_MODE_TIM4)</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span><span class="preprocessor">#define LL_SYSCFG_TIM15_ENCODEMODE_TIM4          ((SYSCFG_CFGR1_ENCODER_MODE_TIM4 &lt;&lt; 8U) | SYSCFG_CFGR1_ENCODER_MODE_TIM4) </span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span><span class="preprocessor">#endif </span><span class="comment">/* SYSCFG_CFGR1_ENCODER_MODE_TIM4 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span><span class="preprocessor">#endif </span><span class="comment">/* SYSCFG_CFGR1_ENCODER_MODE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span><span class="preprocessor">#endif </span><span class="comment">/* SYSCFG_CFGR1_TIM1_ITR3_RMP || SYSCFG_CFGR1_ENCODER_MODE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span> </div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span><span class="preprocessor">#if defined(SYSCFG_CFGR4_ADC12_EXT2_RMP)</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span><span class="preprocessor">#define LL_SYSCFG_ADC12_EXT2_RMP_TIM1_CC3      ((SYSCFG_CFGR4_ADC12_EXT2_RMP &lt;&lt; 16U) | (uint32_t)0x00000000U)           </span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span><span class="preprocessor">#define LL_SYSCFG_ADC12_EXT2_RMP_TIM20_TRGO    ((SYSCFG_CFGR4_ADC12_EXT2_RMP &lt;&lt; 16U) | SYSCFG_CFGR4_ADC12_EXT2_RMP)     </span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span><span class="preprocessor">#define LL_SYSCFG_ADC12_EXT3_RMP_TIM2_CC2      ((SYSCFG_CFGR4_ADC12_EXT3_RMP &lt;&lt; 16U) | (uint32_t)0x00000000U)           </span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span><span class="preprocessor">#define LL_SYSCFG_ADC12_EXT3_RMP_TIM20_TRGO2   ((SYSCFG_CFGR4_ADC12_EXT3_RMP &lt;&lt; 16U) | SYSCFG_CFGR4_ADC12_EXT3_RMP)     </span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span><span class="preprocessor">#define LL_SYSCFG_ADC12_EXT5_RMP_TIM4_CC4      ((SYSCFG_CFGR4_ADC12_EXT5_RMP &lt;&lt; 16U) | (uint32_t)0x00000000U)           </span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span><span class="preprocessor">#define LL_SYSCFG_ADC12_EXT5_RMP_TIM20_CC1     ((SYSCFG_CFGR4_ADC12_EXT5_RMP &lt;&lt; 16U) | SYSCFG_CFGR4_ADC12_EXT5_RMP)     </span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span><span class="preprocessor">#define LL_SYSCFG_ADC12_EXT13_RMP_TIM6_TRGO    ((SYSCFG_CFGR4_ADC12_EXT13_RMP &lt;&lt; 16U) | (uint32_t)0x00000000U)          </span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span><span class="preprocessor">#define LL_SYSCFG_ADC12_EXT13_RMP_TIM20_CC2    ((SYSCFG_CFGR4_ADC12_EXT13_RMP &lt;&lt; 16U) | SYSCFG_CFGR4_ADC12_EXT13_RMP)   </span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span><span class="preprocessor">#define LL_SYSCFG_ADC12_EXT15_RMP_TIM3_CC4     ((SYSCFG_CFGR4_ADC12_EXT15_RMP &lt;&lt; 16U) | (uint32_t)0x00000000U)          </span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span><span class="preprocessor">#define LL_SYSCFG_ADC12_EXT15_RMP_TIM20_CC3    ((SYSCFG_CFGR4_ADC12_EXT15_RMP &lt;&lt; 16U) | SYSCFG_CFGR4_ADC12_EXT15_RMP)   </span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span><span class="preprocessor">#define LL_SYSCFG_ADC12_JEXT3_RMP_TIM2_CC1     ((SYSCFG_CFGR4_ADC12_JEXT3_RMP &lt;&lt; 16U) | (uint32_t)0x00000000U)          </span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span><span class="preprocessor">#define LL_SYSCFG_ADC12_JEXT3_RMP_TIM20_TRGO   ((SYSCFG_CFGR4_ADC12_JEXT3_RMP &lt;&lt; 16U) | SYSCFG_CFGR4_ADC12_JEXT3_RMP)   </span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span><span class="preprocessor">#define LL_SYSCFG_ADC12_JEXT6_RMP_EXTI_LINE_15 ((SYSCFG_CFGR4_ADC12_JEXT6_RMP &lt;&lt; 16U) | (uint32_t)0x00000000U)          </span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span><span class="preprocessor">#define LL_SYSCFG_ADC12_JEXT6_RMP_TIM20_TRGO2  ((SYSCFG_CFGR4_ADC12_JEXT6_RMP &lt;&lt; 16U) | SYSCFG_CFGR4_ADC12_JEXT6_RMP)   </span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span><span class="preprocessor">#define LL_SYSCFG_ADC12_JEXT13_RMP_TIM3_CC1    ((SYSCFG_CFGR4_ADC12_JEXT13_RMP &lt;&lt; 16U) | (uint32_t)0x00000000U)         </span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span><span class="preprocessor">#define LL_SYSCFG_ADC12_JEXT13_RMP_TIM20_CC4   ((SYSCFG_CFGR4_ADC12_JEXT13_RMP &lt;&lt; 16U) | SYSCFG_CFGR4_ADC12_JEXT13_RMP) </span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span><span class="preprocessor">#define LL_SYSCFG_ADC34_EXT5_RMP_EXTI_LINE_2   ((SYSCFG_CFGR4_ADC34_EXT5_RMP &lt;&lt; 16U) | (uint32_t)0x00000000U)           </span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span><span class="preprocessor">#define LL_SYSCFG_ADC34_EXT5_RMP_TIM20_TRGO    ((SYSCFG_CFGR4_ADC34_EXT5_RMP &lt;&lt; 16U) | SYSCFG_CFGR4_ADC34_EXT5_RMP)     </span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span><span class="preprocessor">#define LL_SYSCFG_ADC34_EXT6_RMP_TIM4_CC1      ((SYSCFG_CFGR4_ADC34_EXT6_RMP &lt;&lt; 16U) | (uint32_t)0x00000000U)           </span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span><span class="preprocessor">#define LL_SYSCFG_ADC34_EXT6_RMP_TIM20_TRGO2   ((SYSCFG_CFGR4_ADC34_EXT6_RMP &lt;&lt; 16U) | SYSCFG_CFGR4_ADC34_EXT6_RMP)     </span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span><span class="preprocessor">#define LL_SYSCFG_ADC34_EXT15_RMP_TIM2_CC1     ((SYSCFG_CFGR4_ADC34_EXT15_RMP &lt;&lt; 16U) | (uint32_t)0x00000000U)          </span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span><span class="preprocessor">#define LL_SYSCFG_ADC34_EXT15_RMP_TIM20_CC1    ((SYSCFG_CFGR4_ADC34_EXT15_RMP &lt;&lt; 16U) | SYSCFG_CFGR4_ADC34_EXT15_RMP)   </span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span><span class="preprocessor">#define LL_SYSCFG_ADC34_JEXT5_RMP_TIM4_CC3     ((SYSCFG_CFGR4_ADC34_JEXT5_RMP &lt;&lt; 16U) | (uint32_t)0x00000000U)          </span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span><span class="preprocessor">#define LL_SYSCFG_ADC34_JEXT5_RMP_TIM20_TRGO   ((SYSCFG_CFGR4_ADC34_JEXT5_RMP &lt;&lt; 16U) | SYSCFG_CFGR4_ADC34_JEXT5_RMP)   </span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span><span class="preprocessor">#define LL_SYSCFG_ADC34_JEXT11_RMP_TIM1_CC3    ((SYSCFG_CFGR4_ADC34_JEXT11_RMP &lt;&lt; 16U) | (uint32_t)0x00000000U)         </span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span><span class="preprocessor">#define LL_SYSCFG_ADC34_JEXT11_RMP_TIM20_TRGO2 ((SYSCFG_CFGR4_ADC34_JEXT11_RMP &lt;&lt; 16U) | SYSCFG_CFGR4_ADC34_JEXT11_RMP) </span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span><span class="preprocessor">#define LL_SYSCFG_ADC34_JEXT14_RMP_TIM7_TRGO   ((SYSCFG_CFGR4_ADC34_JEXT14_RMP &lt;&lt; 16U) | (uint32_t)0x00000000U)         </span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span><span class="preprocessor">#define LL_SYSCFG_ADC34_JEXT14_RMP_TIM20_CC2   ((SYSCFG_CFGR4_ADC34_JEXT14_RMP &lt;&lt; 16U) | SYSCFG_CFGR4_ADC34_JEXT14_RMP) </span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span><span class="preprocessor">#endif </span><span class="comment">/* SYSCFG_CFGR4_ADC12_EXT2_RMP */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span> </div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span><span class="preprocessor">#if defined(SYSCFG_CFGR1_DAC1_TRIG1_RMP) || defined(SYSCFG_CFGR3_TRIGGER_RMP)</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span><span class="preprocessor">#if defined(SYSCFG_CFGR1_DAC1_TRIG1_RMP)</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span><span class="preprocessor">#define LL_SYSCFG_DAC1_TRIG1_RMP_TIM8_TRGO         (SYSCFG_OFFSET_CFGR1 &lt;&lt; 24U | SYSCFG_CFGR1_DAC1_TRIG1_RMP &lt;&lt; 4 | (uint32_t)0x00000000U)       </span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span><span class="preprocessor">#define LL_SYSCFG_DAC1_TRIG1_RMP_TIM3_TRGO         (SYSCFG_OFFSET_CFGR1 &lt;&lt; 24U | SYSCFG_CFGR1_DAC1_TRIG1_RMP &lt;&lt; 4 | SYSCFG_CFGR1_DAC1_TRIG1_RMP) </span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span><span class="preprocessor">#endif </span><span class="comment">/* SYSCFG_CFGR1_DAC1_TRIG1_RMP */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span><span class="preprocessor">#if defined(SYSCFG_CFGR3_DAC1_TRG3_RMP)</span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span><span class="preprocessor">#define LL_SYSCFG_DAC1_TRIG3_RMP_TIM15_TRGO        (SYSCFG_OFFSET_CFGR3 &lt;&lt; 24U | SYSCFG_CFGR3_DAC1_TRG3_RMP &lt;&lt; 4 | (uint32_t)0x00000000U)        </span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span><span class="preprocessor">#define LL_SYSCFG_DAC1_TRIG3_RMP_HRTIM1_DAC1_TRIG1 (SYSCFG_OFFSET_CFGR3 &lt;&lt; 24U | SYSCFG_CFGR3_DAC1_TRG3_RMP &lt;&lt; 4 | SYSCFG_CFGR3_DAC1_TRG3_RMP)   </span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span><span class="preprocessor">#endif </span><span class="comment">/* SYSCFG_CFGR3_DAC1_TRG3_RMP */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span><span class="preprocessor">#if defined(SYSCFG_CFGR3_DAC1_TRG5_RMP)</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span><span class="preprocessor">#define LL_SYSCFG_DAC1_TRIG5_RMP_NO                (SYSCFG_OFFSET_CFGR3 &lt;&lt; 24U | SYSCFG_CFGR3_DAC1_TRG5_RMP &lt;&lt; 4 | (uint32_t)0x00000000U)        </span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span><span class="preprocessor">#define LL_SYSCFG_DAC1_TRIG5_RMP_HRTIM1_DAC1_TRIG2 (SYSCFG_OFFSET_CFGR3 &lt;&lt; 24U | SYSCFG_CFGR3_DAC1_TRG5_RMP &lt;&lt; 4 | SYSCFG_CFGR3_DAC1_TRG5_RMP)   </span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span><span class="preprocessor">#endif </span><span class="comment">/* SYSCFG_CFGR3_DAC1_TRG5_RMP */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span><span class="preprocessor">#endif </span><span class="comment">/* SYSCFG_CFGR1_DAC1_TRIG1_RMP || SYSCFG_CFGR3_TRIGGER_RMP */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span> </div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span><span class="preprocessor">#define LL_SYSCFG_I2C_FASTMODEPLUS_PB6     SYSCFG_CFGR1_I2C_PB6_FMP  </span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span><span class="preprocessor">#define LL_SYSCFG_I2C_FASTMODEPLUS_PB7     SYSCFG_CFGR1_I2C_PB7_FMP  </span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span><span class="preprocessor">#define LL_SYSCFG_I2C_FASTMODEPLUS_PB8     SYSCFG_CFGR1_I2C_PB8_FMP  </span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span><span class="preprocessor">#define LL_SYSCFG_I2C_FASTMODEPLUS_PB9     SYSCFG_CFGR1_I2C_PB9_FMP  </span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span><span class="preprocessor">#define LL_SYSCFG_I2C_FASTMODEPLUS_I2C1    SYSCFG_CFGR1_I2C1_FMP     </span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span><span class="preprocessor">#if defined(SYSCFG_CFGR1_I2C2_FMP)</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span><span class="preprocessor">#define LL_SYSCFG_I2C_FASTMODEPLUS_I2C2    SYSCFG_CFGR1_I2C2_FMP     </span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span><span class="preprocessor">#endif </span><span class="comment">/*SYSCFG_CFGR1_I2C2_FMP*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span><span class="preprocessor">#if defined(SYSCFG_CFGR1_I2C3_FMP)</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span><span class="preprocessor">#define LL_SYSCFG_I2C_FASTMODEPLUS_I2C3    SYSCFG_CFGR1_I2C3_FMP     </span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span><span class="preprocessor">#endif </span><span class="comment">/*SYSCFG_CFGR1_I2C3_FMP*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span><span class="preprocessor">#define LL_SYSCFG_EXTI_PORTA               (uint32_t)0U </span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span><span class="preprocessor">#define LL_SYSCFG_EXTI_PORTB               (uint32_t)1U </span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span><span class="preprocessor">#define LL_SYSCFG_EXTI_PORTC               (uint32_t)2U </span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span><span class="preprocessor">#define LL_SYSCFG_EXTI_PORTD               (uint32_t)3U </span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span><span class="preprocessor">#if defined(GPIOE)</span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span><span class="preprocessor">#define LL_SYSCFG_EXTI_PORTE               (uint32_t)4U </span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span><span class="preprocessor">#endif </span><span class="comment">/* GPIOE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span><span class="preprocessor">#define LL_SYSCFG_EXTI_PORTF               (uint32_t)5U </span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span><span class="preprocessor">#if defined(GPIOG)</span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span><span class="preprocessor">#define LL_SYSCFG_EXTI_PORTG               (uint32_t)6U </span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span><span class="preprocessor">#endif </span><span class="comment">/* GPIOG */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span><span class="preprocessor">#if defined(GPIOH)</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span><span class="preprocessor">#define LL_SYSCFG_EXTI_PORTH               (uint32_t)7U </span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span><span class="preprocessor">#endif </span><span class="comment">/* GPIOH */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span><span class="preprocessor">#define LL_SYSCFG_EXTI_LINE0               (uint32_t)(0x000FU &lt;&lt; 16U | 0U)  </span><span class="comment">/* EXTI_POSITION_0  | EXTICR[0] */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span><span class="preprocessor">#define LL_SYSCFG_EXTI_LINE1               (uint32_t)(0x00F0U &lt;&lt; 16U | 0U)  </span><span class="comment">/* EXTI_POSITION_4  | EXTICR[0] */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span><span class="preprocessor">#define LL_SYSCFG_EXTI_LINE2               (uint32_t)(0x0F00U &lt;&lt; 16U | 0U)  </span><span class="comment">/* EXTI_POSITION_8  | EXTICR[0] */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span><span class="preprocessor">#define LL_SYSCFG_EXTI_LINE3               (uint32_t)(0xF000U &lt;&lt; 16U | 0U)  </span><span class="comment">/* EXTI_POSITION_12 | EXTICR[0] */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span><span class="preprocessor">#define LL_SYSCFG_EXTI_LINE4               (uint32_t)(0x000FU &lt;&lt; 16U | 1U)  </span><span class="comment">/* EXTI_POSITION_0  | EXTICR[1] */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span><span class="preprocessor">#define LL_SYSCFG_EXTI_LINE5               (uint32_t)(0x00F0U &lt;&lt; 16U | 1U)  </span><span class="comment">/* EXTI_POSITION_4  | EXTICR[1] */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span><span class="preprocessor">#define LL_SYSCFG_EXTI_LINE6               (uint32_t)(0x0F00U &lt;&lt; 16U | 1U)  </span><span class="comment">/* EXTI_POSITION_8  | EXTICR[1] */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span><span class="preprocessor">#define LL_SYSCFG_EXTI_LINE7               (uint32_t)(0xF000U &lt;&lt; 16U | 1U)  </span><span class="comment">/* EXTI_POSITION_12 | EXTICR[1] */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span><span class="preprocessor">#define LL_SYSCFG_EXTI_LINE8               (uint32_t)(0x000FU &lt;&lt; 16U | 2U)  </span><span class="comment">/* EXTI_POSITION_0  | EXTICR[2] */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span><span class="preprocessor">#define LL_SYSCFG_EXTI_LINE9               (uint32_t)(0x00F0U &lt;&lt; 16U | 2U)  </span><span class="comment">/* EXTI_POSITION_4  | EXTICR[2] */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span><span class="preprocessor">#define LL_SYSCFG_EXTI_LINE10              (uint32_t)(0x0F00U &lt;&lt; 16U | 2U)  </span><span class="comment">/* EXTI_POSITION_8  | EXTICR[2] */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span><span class="preprocessor">#define LL_SYSCFG_EXTI_LINE11              (uint32_t)(0xF000U &lt;&lt; 16U | 2U)  </span><span class="comment">/* EXTI_POSITION_12 | EXTICR[2] */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span><span class="preprocessor">#define LL_SYSCFG_EXTI_LINE12              (uint32_t)(0x000FU &lt;&lt; 16U | 3U)  </span><span class="comment">/* EXTI_POSITION_0  | EXTICR[3] */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span><span class="preprocessor">#define LL_SYSCFG_EXTI_LINE13              (uint32_t)(0x00F0U &lt;&lt; 16U | 3U)  </span><span class="comment">/* EXTI_POSITION_4  | EXTICR[3] */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span><span class="preprocessor">#define LL_SYSCFG_EXTI_LINE14              (uint32_t)(0x0F00U &lt;&lt; 16U | 3U)  </span><span class="comment">/* EXTI_POSITION_8  | EXTICR[3] */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span><span class="preprocessor">#define LL_SYSCFG_EXTI_LINE15              (uint32_t)(0xF000U &lt;&lt; 16U | 3U)  </span><span class="comment">/* EXTI_POSITION_12 | EXTICR[3] */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span><span class="preprocessor">#if defined(SYSCFG_CFGR2_PVD_LOCK)</span></div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span><span class="preprocessor">#define LL_SYSCFG_TIMBREAK_PVD             SYSCFG_CFGR2_PVD_LOCK           </span></div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span><span class="preprocessor">#endif </span><span class="comment">/*SYSCFG_CFGR2_PVD_LOCK*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span><span class="preprocessor">#if defined(SYSCFG_CFGR2_SRAM_PARITY_LOCK)</span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span><span class="preprocessor">#define LL_SYSCFG_TIMBREAK_SRAM_PARITY     SYSCFG_CFGR2_SRAM_PARITY_LOCK   </span></div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span><span class="preprocessor">#endif </span><span class="comment">/* SYSCFG_CFGR2_SRAM_PARITY_LOCK */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span><span class="preprocessor">#define LL_SYSCFG_TIMBREAK_LOCKUP          SYSCFG_CFGR2_LOCKUP_LOCK        </span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span><span class="preprocessor">#if defined(SYSCFG_RCR_PAGE0)</span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span><span class="preprocessor">#define LL_SYSCFG_CCMSRAMWRP_PAGE0         SYSCFG_RCR_PAGE0  </span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span><span class="preprocessor">#define LL_SYSCFG_CCMSRAMWRP_PAGE1         SYSCFG_RCR_PAGE1  </span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span><span class="preprocessor">#define LL_SYSCFG_CCMSRAMWRP_PAGE2         SYSCFG_RCR_PAGE2  </span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span><span class="preprocessor">#define LL_SYSCFG_CCMSRAMWRP_PAGE3         SYSCFG_RCR_PAGE3  </span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span><span class="preprocessor">#if defined(SYSCFG_RCR_PAGE4)</span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span><span class="preprocessor">#define LL_SYSCFG_CCMSRAMWRP_PAGE4         SYSCFG_RCR_PAGE4  </span></div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span><span class="preprocessor">#define LL_SYSCFG_CCMSRAMWRP_PAGE5         SYSCFG_RCR_PAGE5  </span></div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span><span class="preprocessor">#define LL_SYSCFG_CCMSRAMWRP_PAGE6         SYSCFG_RCR_PAGE6  </span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span><span class="preprocessor">#define LL_SYSCFG_CCMSRAMWRP_PAGE7         SYSCFG_RCR_PAGE7  </span></div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span><span class="preprocessor">#if defined(SYSCFG_RCR_PAGE8)</span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span><span class="preprocessor">#define LL_SYSCFG_CCMSRAMWRP_PAGE8         SYSCFG_RCR_PAGE8  </span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span><span class="preprocessor">#define LL_SYSCFG_CCMSRAMWRP_PAGE9         SYSCFG_RCR_PAGE9  </span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span><span class="preprocessor">#define LL_SYSCFG_CCMSRAMWRP_PAGE10        SYSCFG_RCR_PAGE10 </span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span><span class="preprocessor">#define LL_SYSCFG_CCMSRAMWRP_PAGE11        SYSCFG_RCR_PAGE11 </span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span><span class="preprocessor">#define LL_SYSCFG_CCMSRAMWRP_PAGE12        SYSCFG_RCR_PAGE12 </span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span><span class="preprocessor">#define LL_SYSCFG_CCMSRAMWRP_PAGE13        SYSCFG_RCR_PAGE13 </span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span><span class="preprocessor">#define LL_SYSCFG_CCMSRAMWRP_PAGE14        SYSCFG_RCR_PAGE14 </span></div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span><span class="preprocessor">#define LL_SYSCFG_CCMSRAMWRP_PAGE15        SYSCFG_RCR_PAGE15 </span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span><span class="preprocessor">#endif </span><span class="comment">/* SYSCFG_RCR_PAGE0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span> </div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span><span class="preprocessor">#define LL_DBGMCU_TRACE_NONE               0x00000000U                                     </span></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span><span class="preprocessor">#define LL_DBGMCU_TRACE_ASYNCH             DBGMCU_CR_TRACE_IOEN                            </span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span><span class="preprocessor">#define LL_DBGMCU_TRACE_SYNCH_SIZE1        (DBGMCU_CR_TRACE_IOEN | DBGMCU_CR_TRACE_MODE_0) </span></div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span><span class="preprocessor">#define LL_DBGMCU_TRACE_SYNCH_SIZE2        (DBGMCU_CR_TRACE_IOEN | DBGMCU_CR_TRACE_MODE_1) </span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span><span class="preprocessor">#define LL_DBGMCU_TRACE_SYNCH_SIZE4        (DBGMCU_CR_TRACE_IOEN | DBGMCU_CR_TRACE_MODE)   </span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span><span class="preprocessor">#define LL_DBGMCU_APB1_GRP1_TIM2_STOP      DBGMCU_APB1_FZ_DBG_TIM2_STOP          </span></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span><span class="preprocessor">#if defined(DBGMCU_APB1_FZ_DBG_TIM3_STOP)</span></div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span><span class="preprocessor">#define LL_DBGMCU_APB1_GRP1_TIM3_STOP      DBGMCU_APB1_FZ_DBG_TIM3_STOP          </span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span><span class="preprocessor">#endif </span><span class="comment">/*DBGMCU_APB1_FZ_DBG_TIM3_STOP*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span><span class="preprocessor">#if defined(DBGMCU_APB1_FZ_DBG_TIM4_STOP)</span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span><span class="preprocessor">#define LL_DBGMCU_APB1_GRP1_TIM4_STOP      DBGMCU_APB1_FZ_DBG_TIM4_STOP          </span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span><span class="preprocessor">#endif </span><span class="comment">/*DBGMCU_APB1_FZ_DBG_TIM4_STOP*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span><span class="preprocessor">#if defined(DBGMCU_APB1_FZ_DBG_TIM5_STOP)</span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span><span class="preprocessor">#define LL_DBGMCU_APB1_GRP1_TIM5_STOP      DBGMCU_APB1_FZ_DBG_TIM5_STOP          </span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span><span class="preprocessor">#endif </span><span class="comment">/*DBGMCU_APB1_FZ_DBG_TIM5_STOP*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span><span class="preprocessor">#define LL_DBGMCU_APB1_GRP1_TIM6_STOP      DBGMCU_APB1_FZ_DBG_TIM6_STOP          </span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span><span class="preprocessor">#if defined(DBGMCU_APB1_FZ_DBG_TIM7_STOP)</span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span><span class="preprocessor">#define LL_DBGMCU_APB1_GRP1_TIM7_STOP      DBGMCU_APB1_FZ_DBG_TIM7_STOP          </span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span><span class="preprocessor">#endif </span><span class="comment">/*DBGMCU_APB1_FZ_DBG_TIM7_STOP*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span><span class="preprocessor">#if defined(DBGMCU_APB1_FZ_DBG_TIM12_STOP)</span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span><span class="preprocessor">#define LL_DBGMCU_APB1_GRP1_TIM12_STOP     DBGMCU_APB1_FZ_DBG_TIM12_STOP         </span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span><span class="preprocessor">#endif </span><span class="comment">/*DBGMCU_APB1_FZ_DBG_TIM12_STOP*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span><span class="preprocessor">#if defined(DBGMCU_APB1_FZ_DBG_TIM13_STOP)</span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span><span class="preprocessor">#define LL_DBGMCU_APB1_GRP1_TIM13_STOP     DBGMCU_APB1_FZ_DBG_TIM13_STOP         </span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span><span class="preprocessor">#endif </span><span class="comment">/*DBGMCU_APB1_FZ_DBG_TIM13_STOP*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span><span class="preprocessor">#if defined(DBGMCU_APB1_FZ_DBG_TIM14_STOP)</span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span><span class="preprocessor">#define LL_DBGMCU_APB1_GRP1_TIM14_STOP     DBGMCU_APB1_FZ_DBG_TIM14_STOP         </span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span><span class="preprocessor">#endif </span><span class="comment">/*DBGMCU_APB1_FZ_DBG_TIM14_STOP*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span><span class="preprocessor">#if defined(DBGMCU_APB1_FZ_DBG_TIM18_STOP)</span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span><span class="preprocessor">#define LL_DBGMCU_APB1_GRP1_TIM18_STOP     DBGMCU_APB1_FZ_DBG_TIM18_STOP         </span></div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span><span class="preprocessor">#endif </span><span class="comment">/*DBGMCU_APB1_FZ_DBG_TIM18_STOP*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span><span class="preprocessor">#define LL_DBGMCU_APB1_GRP1_RTC_STOP       DBGMCU_APB1_FZ_DBG_RTC_STOP           </span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span><span class="preprocessor">#define LL_DBGMCU_APB1_GRP1_WWDG_STOP      DBGMCU_APB1_FZ_DBG_WWDG_STOP          </span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span><span class="preprocessor">#define LL_DBGMCU_APB1_GRP1_IWDG_STOP      DBGMCU_APB1_FZ_DBG_IWDG_STOP          </span></div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span><span class="preprocessor">#define LL_DBGMCU_APB1_GRP1_I2C1_STOP      DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT </span></div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span><span class="preprocessor">#if defined(DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT)</span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span><span class="preprocessor">#define LL_DBGMCU_APB1_GRP1_I2C2_STOP      DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT </span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span><span class="preprocessor">#endif </span><span class="comment">/*DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span><span class="preprocessor">#if defined(DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT)</span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span><span class="preprocessor">#define LL_DBGMCU_APB1_GRP1_I2C3_STOP      DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT </span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span><span class="preprocessor">#endif </span><span class="comment">/*DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span><span class="preprocessor">#if defined(DBGMCU_APB1_FZ_DBG_CAN_STOP)</span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span><span class="preprocessor">#define LL_DBGMCU_APB1_GRP1_CAN_STOP       DBGMCU_APB1_FZ_DBG_CAN_STOP            </span></div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span><span class="preprocessor">#endif </span><span class="comment">/*DBGMCU_APB1_FZ_DBG_CAN_STOP*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span><span class="preprocessor">#if defined(DBGMCU_APB2_FZ_DBG_TIM1_STOP)</span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span><span class="preprocessor">#define LL_DBGMCU_APB2_GRP1_TIM1_STOP      DBGMCU_APB2_FZ_DBG_TIM1_STOP   </span></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span><span class="preprocessor">#endif </span><span class="comment">/*DBGMCU_APB2_FZ_DBG_TIM1_STOP*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span><span class="preprocessor">#if defined(DBGMCU_APB2_FZ_DBG_TIM8_STOP)</span></div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span><span class="preprocessor">#define LL_DBGMCU_APB2_GRP1_TIM8_STOP      DBGMCU_APB2_FZ_DBG_TIM8_STOP   </span></div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span><span class="preprocessor">#endif </span><span class="comment">/*DBGMCU_APB2_FZ_DBG_TIM8_STOP*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span><span class="preprocessor">#define LL_DBGMCU_APB2_GRP1_TIM15_STOP     DBGMCU_APB2_FZ_DBG_TIM15_STOP  </span></div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span><span class="preprocessor">#define LL_DBGMCU_APB2_GRP1_TIM16_STOP     DBGMCU_APB2_FZ_DBG_TIM16_STOP  </span></div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span><span class="preprocessor">#define LL_DBGMCU_APB2_GRP1_TIM17_STOP     DBGMCU_APB2_FZ_DBG_TIM17_STOP  </span></div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span><span class="preprocessor">#if defined(DBGMCU_APB2_FZ_DBG_TIM19_STOP)</span></div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span><span class="preprocessor">#define LL_DBGMCU_APB2_GRP1_TIM19_STOP     DBGMCU_APB2_FZ_DBG_TIM19_STOP  </span></div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span><span class="preprocessor">#endif </span><span class="comment">/*DBGMCU_APB2_FZ_DBG_TIM19_STOP*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span><span class="preprocessor">#if defined(DBGMCU_APB2_FZ_DBG_TIM20_STOP)</span></div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span><span class="preprocessor">#define LL_DBGMCU_APB2_GRP1_TIM20_STOP     DBGMCU_APB2_FZ_DBG_TIM20_STOP  </span></div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span><span class="preprocessor">#endif </span><span class="comment">/*DBGMCU_APB2_FZ_DBG_TIM20_STOP*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span><span class="preprocessor">#if defined(DBGMCU_APB2_FZ_DBG_HRTIM1_STOP)</span></div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span><span class="preprocessor">#define LL_DBGMCU_APB2_GRP1_HRTIM1_STOP    DBGMCU_APB2_FZ_DBG_HRTIM1_STOP </span></div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span><span class="preprocessor">#endif </span><span class="comment">/*DBGMCU_APB2_FZ_DBG_HRTIM1_STOP*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span><span class="preprocessor">#define LL_FLASH_LATENCY_0                 0x00000000U             </span></div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span><span class="preprocessor">#define LL_FLASH_LATENCY_1                 FLASH_ACR_LATENCY_0     </span></div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span><span class="preprocessor">#define LL_FLASH_LATENCY_2                 FLASH_ACR_LATENCY_1     </span></div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span><span class="comment">/* Exported macro ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span> </div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span><span class="comment">/* Exported functions --------------------------------------------------------*/</span></div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_SYSCFG_SetRemapMemory(uint32_t Memory)</div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span>{</div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span>  MODIFY_REG(SYSCFG-&gt;CFGR1, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gae844133af99402c342767b0406cb874d">SYSCFG_CFGR1_MEM_MODE</a>, Memory);</div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span>}</div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span> </div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span>__STATIC_INLINE uint32_t LL_SYSCFG_GetRemapMemory(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span>{</div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span>  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(SYSCFG-&gt;CFGR1, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gae844133af99402c342767b0406cb874d">SYSCFG_CFGR1_MEM_MODE</a>));</div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span>}</div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span> </div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno">  526</span><span class="preprocessor">#if defined(SYSCFG_CFGR3_SPI1_RX_DMA_RMP)</span></div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_SYSCFG_SetRemapDMA_SPI(uint32_t Remap)</div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span>{</div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span>  MODIFY_REG(SYSCFG-&gt;CFGR3, (Remap &gt;&gt; 16U), (Remap &amp; 0x0000FFFF));</div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span>}</div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno">  544</span><span class="preprocessor">#endif </span><span class="comment">/* SYSCFG_CFGR3_SPI1_RX_DMA_RMP */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno">  545</span> </div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno">  546</span><span class="preprocessor">#if defined(SYSCFG_CFGR3_I2C1_RX_DMA_RMP)</span></div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno">  560</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_SYSCFG_SetRemapDMA_I2C(uint32_t Remap)</div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span>{</div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span>  MODIFY_REG(SYSCFG-&gt;CFGR3, (Remap &gt;&gt; 16U), (Remap &amp; 0x0000FFFF));</div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span>}</div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span><span class="preprocessor">#endif </span><span class="comment">/* SYSCFG_CFGR3_I2C1_RX_DMA_RMP */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span> </div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno">  566</span><span class="preprocessor">#if defined(SYSCFG_CFGR1_ADC24_DMA_RMP) || defined(SYSCFG_CFGR3_ADC2_DMA_RMP)</span></div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno">  582</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_SYSCFG_SetRemapDMA_ADC(uint32_t Remap)</div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno">  583</span>{</div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *reg = (<a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)(uint32_t)(SYSCFG_BASE + (Remap &gt;&gt; 24U)); </div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span>  MODIFY_REG(*reg, (Remap &amp; 0x00FF0000U) &gt;&gt; 8U, (Remap &amp; 0x0000FFFFU));</div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span>}</div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno">  587</span><span class="preprocessor">#endif </span><span class="comment">/* SYSCFG_CFGR1_ADC24_DMA_RMP || SYSCFG_CFGR3_ADC2_DMA_RMP */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span> </div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_SYSCFG_SetRemapDMA_DAC(uint32_t Remap)</div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span>{</div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno">  608</span>  MODIFY_REG(SYSCFG-&gt;CFGR1, (Remap &amp; 0x00FF0000U) &gt;&gt; 8U, (Remap &amp; 0x0000FF00U));</div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span>}</div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno">  610</span> </div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_SYSCFG_SetRemapDMA_TIM(uint32_t Remap)</div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span>{</div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span>  MODIFY_REG(SYSCFG-&gt;CFGR1, (Remap &amp; 0x00FF0000U) &gt;&gt; 8U, (Remap &amp; 0x0000FF00U));</div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno">  631</span>}</div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno">  632</span> </div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno">  633</span><span class="preprocessor">#if defined(SYSCFG_CFGR1_TIM1_ITR3_RMP) || defined(SYSCFG_CFGR1_ENCODER_MODE)</span></div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_SYSCFG_SetRemapInput_TIM(uint32_t Remap)</div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno">  650</span>{</div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno">  651</span>   MODIFY_REG(SYSCFG-&gt;CFGR1, (Remap &amp; 0xFF00FF00U) &gt;&gt; 8U, (Remap &amp; 0x00FF00FFU));</div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno">  652</span>}</div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno">  653</span><span class="preprocessor">#endif </span><span class="comment">/* SYSCFG_CFGR1_TIM1_ITR3_RMP || SYSCFG_CFGR1_ENCODER_MODE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno">  654</span> </div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno">  655</span><span class="preprocessor">#if defined(SYSCFG_CFGR4_ADC12_EXT2_RMP)</span></div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno">  703</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_SYSCFG_SetRemapTrigger_ADC(uint32_t Remap)</div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno">  704</span>{</div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno">  705</span>  MODIFY_REG(SYSCFG-&gt;CFGR4, (Remap &amp; 0xFFFF0000U) &gt;&gt; 16U, (Remap &amp; 0x0000FFFFU));</div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno">  706</span>}</div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno">  707</span><span class="preprocessor">#endif </span><span class="comment">/* SYSCFG_CFGR4_ADC12_EXT2_RMP */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno">  708</span> </div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno">  709</span><span class="preprocessor">#if defined(SYSCFG_CFGR1_DAC1_TRIG1_RMP) || defined(SYSCFG_CFGR3_TRIGGER_RMP)</span></div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno">  725</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_SYSCFG_SetRemapTrigger_DAC(uint32_t Remap)</div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno">  726</span>{</div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno">  727</span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *reg = (<a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)(uint32_t)(SYSCFG_BASE + (Remap &gt;&gt; 24U)); </div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno">  728</span>  MODIFY_REG(*reg, (Remap &amp; 0x00F00F00U) &gt;&gt; 4U, (Remap &amp; 0x000F00F0U));</div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno">  729</span>}</div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno">  730</span><span class="preprocessor">#endif </span><span class="comment">/* SYSCFG_CFGR1_DAC1_TRIG1_RMP || SYSCFG_CFGR3_TRIGGER_RMP */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno">  731</span> </div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno">  732</span><span class="preprocessor">#if defined(SYSCFG_CFGR1_USB_IT_RMP)</span></div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno">  740</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_SYSCFG_EnableRemapIT_USB(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno">  741</span>{</div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno">  742</span>  SET_BIT(SYSCFG-&gt;CFGR1, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga21cb5757dc61ad94dbfd7752ce575312">SYSCFG_CFGR1_USB_IT_RMP</a>);</div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno">  743</span>}</div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno">  744</span> </div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno">  750</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_SYSCFG_DisableRemapIT_USB(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno">  751</span>{</div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno">  752</span>  CLEAR_BIT(SYSCFG-&gt;CFGR1, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga21cb5757dc61ad94dbfd7752ce575312">SYSCFG_CFGR1_USB_IT_RMP</a>);</div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno">  753</span>}</div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno">  754</span><span class="preprocessor">#endif </span><span class="comment">/* SYSCFG_CFGR1_USB_IT_RMP */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno">  755</span> </div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno">  756</span><span class="preprocessor">#if defined(SYSCFG_CFGR1_VBAT)</span></div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno">  762</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_SYSCFG_EnableVBATMonitoring(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno">  763</span>{</div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno">  764</span>  SET_BIT(SYSCFG-&gt;CFGR1, SYSCFG_CFGR1_VBAT);</div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno">  765</span>}</div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno">  766</span> </div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno">  772</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_SYSCFG_DisableVBATMonitoring(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno">  773</span>{</div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno">  774</span>  CLEAR_BIT(SYSCFG-&gt;CFGR1, SYSCFG_CFGR1_VBAT);</div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno">  775</span>}</div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno">  776</span><span class="preprocessor">#endif </span><span class="comment">/* SYSCFG_CFGR1_VBAT */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno">  777</span> </div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno">  799</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_SYSCFG_EnableFastModePlus(uint32_t ConfigFastModePlus)</div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno">  800</span>{</div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno">  801</span>  SET_BIT(SYSCFG-&gt;CFGR1, ConfigFastModePlus);</div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno">  802</span>}</div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno">  803</span> </div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno">  825</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_SYSCFG_DisableFastModePlus(uint32_t ConfigFastModePlus)</div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno">  826</span>{</div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno">  827</span>  CLEAR_BIT(SYSCFG-&gt;CFGR1, ConfigFastModePlus);</div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno">  828</span>}</div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno">  829</span> </div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno">  835</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_SYSCFG_EnableIT_FPU_IOC(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno">  836</span>{</div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno">  837</span>  SET_BIT(SYSCFG-&gt;CFGR1, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gabed60c67f0551da302b2fcbf7a45d56c">SYSCFG_CFGR1_FPU_IE_0</a>);</div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno">  838</span>}</div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno">  839</span> </div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno">  845</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_SYSCFG_EnableIT_FPU_DZC(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno">  846</span>{</div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno">  847</span>  SET_BIT(SYSCFG-&gt;CFGR1, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga35f8d70bddd719864e4ee1cfa871217a">SYSCFG_CFGR1_FPU_IE_1</a>);</div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno">  848</span>}</div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno">  849</span> </div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno">  855</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_SYSCFG_EnableIT_FPU_UFC(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno">  856</span>{</div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno">  857</span>  SET_BIT(SYSCFG-&gt;CFGR1, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga7707762bd4192fee7875ec7d5f1f27a1">SYSCFG_CFGR1_FPU_IE_2</a>);</div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno">  858</span>}</div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno">  859</span> </div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno">  865</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_SYSCFG_EnableIT_FPU_OFC(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno">  866</span>{</div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno">  867</span>  SET_BIT(SYSCFG-&gt;CFGR1, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaf085379d759b80ce28d1672eb4a8a69f">SYSCFG_CFGR1_FPU_IE_3</a>);</div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno">  868</span>}</div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno">  869</span> </div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno">  875</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_SYSCFG_EnableIT_FPU_IDC(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno">  876</span>{</div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno">  877</span>  SET_BIT(SYSCFG-&gt;CFGR1, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga8838d130a5c7a34402c789f98d812828">SYSCFG_CFGR1_FPU_IE_4</a>);</div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno">  878</span>}</div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno">  879</span> </div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno">  885</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_SYSCFG_EnableIT_FPU_IXC(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno">  886</span>{</div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno">  887</span>  SET_BIT(SYSCFG-&gt;CFGR1, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga8ebd31d4d65b65a38f34b7dd2915679f">SYSCFG_CFGR1_FPU_IE_5</a>);</div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno">  888</span>}</div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno">  889</span> </div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno">  895</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_SYSCFG_DisableIT_FPU_IOC(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno">  896</span>{</div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno">  897</span>  CLEAR_BIT(SYSCFG-&gt;CFGR1, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gabed60c67f0551da302b2fcbf7a45d56c">SYSCFG_CFGR1_FPU_IE_0</a>);</div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno">  898</span>}</div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno">  899</span> </div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno">  905</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_SYSCFG_DisableIT_FPU_DZC(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno">  906</span>{</div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno">  907</span>  CLEAR_BIT(SYSCFG-&gt;CFGR1, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga35f8d70bddd719864e4ee1cfa871217a">SYSCFG_CFGR1_FPU_IE_1</a>);</div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno">  908</span>}</div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno">  909</span> </div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno">  915</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_SYSCFG_DisableIT_FPU_UFC(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno">  916</span>{</div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno">  917</span>  CLEAR_BIT(SYSCFG-&gt;CFGR1, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga7707762bd4192fee7875ec7d5f1f27a1">SYSCFG_CFGR1_FPU_IE_2</a>);</div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno">  918</span>}</div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno">  919</span> </div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno">  925</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_SYSCFG_DisableIT_FPU_OFC(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno">  926</span>{</div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno">  927</span>  CLEAR_BIT(SYSCFG-&gt;CFGR1, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaf085379d759b80ce28d1672eb4a8a69f">SYSCFG_CFGR1_FPU_IE_3</a>);</div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno">  928</span>}</div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno">  929</span> </div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno">  935</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_SYSCFG_DisableIT_FPU_IDC(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno">  936</span>{</div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno">  937</span>  CLEAR_BIT(SYSCFG-&gt;CFGR1, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga8838d130a5c7a34402c789f98d812828">SYSCFG_CFGR1_FPU_IE_4</a>);</div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno">  938</span>}</div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno">  939</span> </div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno">  945</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_SYSCFG_DisableIT_FPU_IXC(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno">  946</span>{</div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno">  947</span>  CLEAR_BIT(SYSCFG-&gt;CFGR1, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga8ebd31d4d65b65a38f34b7dd2915679f">SYSCFG_CFGR1_FPU_IE_5</a>);</div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno">  948</span>}</div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno">  949</span> </div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno">  955</span>__STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledIT_FPU_IOC(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno">  956</span>{</div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno">  957</span>  <span class="keywordflow">return</span> (READ_BIT(SYSCFG-&gt;CFGR1, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gabed60c67f0551da302b2fcbf7a45d56c">SYSCFG_CFGR1_FPU_IE_0</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gabed60c67f0551da302b2fcbf7a45d56c">SYSCFG_CFGR1_FPU_IE_0</a>));</div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno">  958</span>}</div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno">  959</span> </div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno">  965</span>__STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledIT_FPU_DZC(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno">  966</span>{</div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno">  967</span>  <span class="keywordflow">return</span> (READ_BIT(SYSCFG-&gt;CFGR1, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga35f8d70bddd719864e4ee1cfa871217a">SYSCFG_CFGR1_FPU_IE_1</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga35f8d70bddd719864e4ee1cfa871217a">SYSCFG_CFGR1_FPU_IE_1</a>));</div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno">  968</span>}</div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno">  969</span> </div>
<div class="line"><a id="l00975" name="l00975"></a><span class="lineno">  975</span>__STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledIT_FPU_UFC(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno">  976</span>{</div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno">  977</span>  <span class="keywordflow">return</span> (READ_BIT(SYSCFG-&gt;CFGR1, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga7707762bd4192fee7875ec7d5f1f27a1">SYSCFG_CFGR1_FPU_IE_2</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga7707762bd4192fee7875ec7d5f1f27a1">SYSCFG_CFGR1_FPU_IE_2</a>));</div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno">  978</span>}</div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno">  979</span> </div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno">  985</span>__STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledIT_FPU_OFC(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno">  986</span>{</div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno">  987</span>  <span class="keywordflow">return</span> (READ_BIT(SYSCFG-&gt;CFGR1, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaf085379d759b80ce28d1672eb4a8a69f">SYSCFG_CFGR1_FPU_IE_3</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaf085379d759b80ce28d1672eb4a8a69f">SYSCFG_CFGR1_FPU_IE_3</a>));</div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno">  988</span>}</div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno">  989</span> </div>
<div class="line"><a id="l00995" name="l00995"></a><span class="lineno">  995</span>__STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledIT_FPU_IDC(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00996" name="l00996"></a><span class="lineno">  996</span>{</div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno">  997</span>  <span class="keywordflow">return</span> (READ_BIT(SYSCFG-&gt;CFGR1, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga8838d130a5c7a34402c789f98d812828">SYSCFG_CFGR1_FPU_IE_4</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga8838d130a5c7a34402c789f98d812828">SYSCFG_CFGR1_FPU_IE_4</a>));</div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno">  998</span>}</div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno">  999</span> </div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"> 1005</span>__STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledIT_FPU_IXC(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"> 1006</span>{</div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"> 1007</span>  <span class="keywordflow">return</span> (READ_BIT(SYSCFG-&gt;CFGR1, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga8ebd31d4d65b65a38f34b7dd2915679f">SYSCFG_CFGR1_FPU_IE_5</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga8ebd31d4d65b65a38f34b7dd2915679f">SYSCFG_CFGR1_FPU_IE_5</a>));</div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"> 1008</span>}</div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"> 1009</span> </div>
<div class="line"><a id="l01106" name="l01106"></a><span class="lineno"> 1106</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)</div>
<div class="line"><a id="l01107" name="l01107"></a><span class="lineno"> 1107</span>{</div>
<div class="line"><a id="l01108" name="l01108"></a><span class="lineno"> 1108</span>  MODIFY_REG(SYSCFG-&gt;EXTICR[Line &amp; 0x3U], (Line &gt;&gt; 16U), Port &lt;&lt; POSITION_VAL((Line &gt;&gt; 16U)));</div>
<div class="line"><a id="l01109" name="l01109"></a><span class="lineno"> 1109</span>}</div>
<div class="line"><a id="l01110" name="l01110"></a><span class="lineno"> 1110</span> </div>
<div class="line"><a id="l01206" name="l01206"></a><span class="lineno"> 1206</span>__STATIC_INLINE uint32_t LL_SYSCFG_GetEXTISource(uint32_t Line)</div>
<div class="line"><a id="l01207" name="l01207"></a><span class="lineno"> 1207</span>{</div>
<div class="line"><a id="l01208" name="l01208"></a><span class="lineno"> 1208</span>  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(SYSCFG-&gt;EXTICR[Line &amp; 0x3U], (Line &gt;&gt; 16U)) &gt;&gt; POSITION_VAL(Line &gt;&gt; 16U));</div>
<div class="line"><a id="l01209" name="l01209"></a><span class="lineno"> 1209</span>}</div>
<div class="line"><a id="l01210" name="l01210"></a><span class="lineno"> 1210</span> </div>
<div class="line"><a id="l01224" name="l01224"></a><span class="lineno"> 1224</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_SYSCFG_SetTIMBreakInputs(uint32_t Break)</div>
<div class="line"><a id="l01225" name="l01225"></a><span class="lineno"> 1225</span>{</div>
<div class="line"><a id="l01226" name="l01226"></a><span class="lineno"> 1226</span>  MODIFY_REG(SYSCFG-&gt;CFGR2, SYSCFG_MASK_TIM_BREAK, Break);</div>
<div class="line"><a id="l01227" name="l01227"></a><span class="lineno"> 1227</span>}</div>
<div class="line"><a id="l01228" name="l01228"></a><span class="lineno"> 1228</span> </div>
<div class="line"><a id="l01241" name="l01241"></a><span class="lineno"> 1241</span>__STATIC_INLINE uint32_t LL_SYSCFG_GetTIMBreakInputs(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01242" name="l01242"></a><span class="lineno"> 1242</span>{</div>
<div class="line"><a id="l01243" name="l01243"></a><span class="lineno"> 1243</span>  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(SYSCFG-&gt;CFGR2, SYSCFG_MASK_TIM_BREAK));</div>
<div class="line"><a id="l01244" name="l01244"></a><span class="lineno"> 1244</span>}</div>
<div class="line"><a id="l01245" name="l01245"></a><span class="lineno"> 1245</span> </div>
<div class="line"><a id="l01246" name="l01246"></a><span class="lineno"> 1246</span><span class="preprocessor">#if defined(SYSCFG_CFGR2_BYP_ADDR_PAR)</span></div>
<div class="line"><a id="l01252" name="l01252"></a><span class="lineno"> 1252</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_SYSCFG_DisableSRAMParityCheck(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01253" name="l01253"></a><span class="lineno"> 1253</span>{</div>
<div class="line"><a id="l01254" name="l01254"></a><span class="lineno"> 1254</span>  SET_BIT(SYSCFG-&gt;CFGR2, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga037f86cc0009937fae0b64e678ce2142">SYSCFG_CFGR2_BYP_ADDR_PAR</a>);</div>
<div class="line"><a id="l01255" name="l01255"></a><span class="lineno"> 1255</span>}</div>
<div class="line"><a id="l01256" name="l01256"></a><span class="lineno"> 1256</span><span class="preprocessor">#endif </span><span class="comment">/* SYSCFG_CFGR2_BYP_ADDR_PAR */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01257" name="l01257"></a><span class="lineno"> 1257</span> </div>
<div class="line"><a id="l01258" name="l01258"></a><span class="lineno"> 1258</span><span class="preprocessor">#if defined(SYSCFG_CFGR2_SRAM_PE)</span></div>
<div class="line"><a id="l01264" name="l01264"></a><span class="lineno"> 1264</span>__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_SP(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01265" name="l01265"></a><span class="lineno"> 1265</span>{</div>
<div class="line"><a id="l01266" name="l01266"></a><span class="lineno"> 1266</span>  <span class="keywordflow">return</span> (READ_BIT(SYSCFG-&gt;CFGR2, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga76e1419250d7f87bdae8b2a6d91b5e98">SYSCFG_CFGR2_SRAM_PE</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga76e1419250d7f87bdae8b2a6d91b5e98">SYSCFG_CFGR2_SRAM_PE</a>));</div>
<div class="line"><a id="l01267" name="l01267"></a><span class="lineno"> 1267</span>}</div>
<div class="line"><a id="l01268" name="l01268"></a><span class="lineno"> 1268</span> </div>
<div class="line"><a id="l01274" name="l01274"></a><span class="lineno"> 1274</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_SYSCFG_ClearFlag_SP(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01275" name="l01275"></a><span class="lineno"> 1275</span>{</div>
<div class="line"><a id="l01276" name="l01276"></a><span class="lineno"> 1276</span>  SET_BIT(SYSCFG-&gt;CFGR2, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga76e1419250d7f87bdae8b2a6d91b5e98">SYSCFG_CFGR2_SRAM_PE</a>);</div>
<div class="line"><a id="l01277" name="l01277"></a><span class="lineno"> 1277</span>}</div>
<div class="line"><a id="l01278" name="l01278"></a><span class="lineno"> 1278</span><span class="preprocessor">#endif </span><span class="comment">/* SYSCFG_CFGR2_SRAM_PE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01279" name="l01279"></a><span class="lineno"> 1279</span> </div>
<div class="line"><a id="l01280" name="l01280"></a><span class="lineno"> 1280</span><span class="preprocessor">#if defined(SYSCFG_RCR_PAGE0)</span></div>
<div class="line"><a id="l01321" name="l01321"></a><span class="lineno"> 1321</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_SYSCFG_EnableCCM_SRAMPageWRP(uint32_t PageWRP)</div>
<div class="line"><a id="l01322" name="l01322"></a><span class="lineno"> 1322</span>{</div>
<div class="line"><a id="l01323" name="l01323"></a><span class="lineno"> 1323</span>  SET_BIT(SYSCFG-&gt;RCR, PageWRP);</div>
<div class="line"><a id="l01324" name="l01324"></a><span class="lineno"> 1324</span>}</div>
<div class="line"><a id="l01325" name="l01325"></a><span class="lineno"> 1325</span><span class="preprocessor">#endif </span><span class="comment">/* SYSCFG_RCR_PAGE0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01326" name="l01326"></a><span class="lineno"> 1326</span> </div>
<div class="line"><a id="l01345" name="l01345"></a><span class="lineno"> 1345</span>__STATIC_INLINE uint32_t LL_DBGMCU_GetDeviceID(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01346" name="l01346"></a><span class="lineno"> 1346</span>{</div>
<div class="line"><a id="l01347" name="l01347"></a><span class="lineno"> 1347</span>  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(DBGMCU-&gt;IDCODE, DBGMCU_IDCODE_DEV_ID));</div>
<div class="line"><a id="l01348" name="l01348"></a><span class="lineno"> 1348</span>}</div>
<div class="line"><a id="l01349" name="l01349"></a><span class="lineno"> 1349</span> </div>
<div class="line"><a id="l01356" name="l01356"></a><span class="lineno"> 1356</span>__STATIC_INLINE uint32_t LL_DBGMCU_GetRevisionID(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01357" name="l01357"></a><span class="lineno"> 1357</span>{</div>
<div class="line"><a id="l01358" name="l01358"></a><span class="lineno"> 1358</span>  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(DBGMCU-&gt;IDCODE, DBGMCU_IDCODE_REV_ID) &gt;&gt; DBGMCU_IDCODE_REV_ID_Pos);</div>
<div class="line"><a id="l01359" name="l01359"></a><span class="lineno"> 1359</span>}</div>
<div class="line"><a id="l01360" name="l01360"></a><span class="lineno"> 1360</span> </div>
<div class="line"><a id="l01366" name="l01366"></a><span class="lineno"> 1366</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DBGMCU_EnableDBGSleepMode(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01367" name="l01367"></a><span class="lineno"> 1367</span>{</div>
<div class="line"><a id="l01368" name="l01368"></a><span class="lineno"> 1368</span>  SET_BIT(DBGMCU-&gt;CR, DBGMCU_CR_DBG_SLEEP);</div>
<div class="line"><a id="l01369" name="l01369"></a><span class="lineno"> 1369</span>}</div>
<div class="line"><a id="l01370" name="l01370"></a><span class="lineno"> 1370</span> </div>
<div class="line"><a id="l01376" name="l01376"></a><span class="lineno"> 1376</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DBGMCU_DisableDBGSleepMode(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01377" name="l01377"></a><span class="lineno"> 1377</span>{</div>
<div class="line"><a id="l01378" name="l01378"></a><span class="lineno"> 1378</span>  CLEAR_BIT(DBGMCU-&gt;CR, DBGMCU_CR_DBG_SLEEP);</div>
<div class="line"><a id="l01379" name="l01379"></a><span class="lineno"> 1379</span>}</div>
<div class="line"><a id="l01380" name="l01380"></a><span class="lineno"> 1380</span> </div>
<div class="line"><a id="l01386" name="l01386"></a><span class="lineno"> 1386</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DBGMCU_EnableDBGStopMode(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01387" name="l01387"></a><span class="lineno"> 1387</span>{</div>
<div class="line"><a id="l01388" name="l01388"></a><span class="lineno"> 1388</span>  SET_BIT(DBGMCU-&gt;CR, DBGMCU_CR_DBG_STOP);</div>
<div class="line"><a id="l01389" name="l01389"></a><span class="lineno"> 1389</span>}</div>
<div class="line"><a id="l01390" name="l01390"></a><span class="lineno"> 1390</span> </div>
<div class="line"><a id="l01396" name="l01396"></a><span class="lineno"> 1396</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DBGMCU_DisableDBGStopMode(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01397" name="l01397"></a><span class="lineno"> 1397</span>{</div>
<div class="line"><a id="l01398" name="l01398"></a><span class="lineno"> 1398</span>  CLEAR_BIT(DBGMCU-&gt;CR, DBGMCU_CR_DBG_STOP);</div>
<div class="line"><a id="l01399" name="l01399"></a><span class="lineno"> 1399</span>}</div>
<div class="line"><a id="l01400" name="l01400"></a><span class="lineno"> 1400</span> </div>
<div class="line"><a id="l01406" name="l01406"></a><span class="lineno"> 1406</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DBGMCU_EnableDBGStandbyMode(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01407" name="l01407"></a><span class="lineno"> 1407</span>{</div>
<div class="line"><a id="l01408" name="l01408"></a><span class="lineno"> 1408</span>  SET_BIT(DBGMCU-&gt;CR, DBGMCU_CR_DBG_STANDBY);</div>
<div class="line"><a id="l01409" name="l01409"></a><span class="lineno"> 1409</span>}</div>
<div class="line"><a id="l01410" name="l01410"></a><span class="lineno"> 1410</span> </div>
<div class="line"><a id="l01416" name="l01416"></a><span class="lineno"> 1416</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DBGMCU_DisableDBGStandbyMode(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01417" name="l01417"></a><span class="lineno"> 1417</span>{</div>
<div class="line"><a id="l01418" name="l01418"></a><span class="lineno"> 1418</span>  CLEAR_BIT(DBGMCU-&gt;CR, DBGMCU_CR_DBG_STANDBY);</div>
<div class="line"><a id="l01419" name="l01419"></a><span class="lineno"> 1419</span>}</div>
<div class="line"><a id="l01420" name="l01420"></a><span class="lineno"> 1420</span> </div>
<div class="line"><a id="l01433" name="l01433"></a><span class="lineno"> 1433</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DBGMCU_SetTracePinAssignment(uint32_t PinAssignment)</div>
<div class="line"><a id="l01434" name="l01434"></a><span class="lineno"> 1434</span>{</div>
<div class="line"><a id="l01435" name="l01435"></a><span class="lineno"> 1435</span>  MODIFY_REG(DBGMCU-&gt;CR, DBGMCU_CR_TRACE_IOEN | DBGMCU_CR_TRACE_MODE, PinAssignment);</div>
<div class="line"><a id="l01436" name="l01436"></a><span class="lineno"> 1436</span>}</div>
<div class="line"><a id="l01437" name="l01437"></a><span class="lineno"> 1437</span> </div>
<div class="line"><a id="l01449" name="l01449"></a><span class="lineno"> 1449</span>__STATIC_INLINE uint32_t LL_DBGMCU_GetTracePinAssignment(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01450" name="l01450"></a><span class="lineno"> 1450</span>{</div>
<div class="line"><a id="l01451" name="l01451"></a><span class="lineno"> 1451</span>  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(DBGMCU-&gt;CR, DBGMCU_CR_TRACE_IOEN | DBGMCU_CR_TRACE_MODE));</div>
<div class="line"><a id="l01452" name="l01452"></a><span class="lineno"> 1452</span>}</div>
<div class="line"><a id="l01453" name="l01453"></a><span class="lineno"> 1453</span> </div>
<div class="line"><a id="l01495" name="l01495"></a><span class="lineno"> 1495</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DBGMCU_APB1_GRP1_FreezePeriph(uint32_t Periphs)</div>
<div class="line"><a id="l01496" name="l01496"></a><span class="lineno"> 1496</span>{</div>
<div class="line"><a id="l01497" name="l01497"></a><span class="lineno"> 1497</span>  SET_BIT(DBGMCU-&gt;APB1FZ, Periphs);</div>
<div class="line"><a id="l01498" name="l01498"></a><span class="lineno"> 1498</span>}</div>
<div class="line"><a id="l01499" name="l01499"></a><span class="lineno"> 1499</span> </div>
<div class="line"><a id="l01541" name="l01541"></a><span class="lineno"> 1541</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DBGMCU_APB1_GRP1_UnFreezePeriph(uint32_t Periphs)</div>
<div class="line"><a id="l01542" name="l01542"></a><span class="lineno"> 1542</span>{</div>
<div class="line"><a id="l01543" name="l01543"></a><span class="lineno"> 1543</span>  CLEAR_BIT(DBGMCU-&gt;APB1FZ, Periphs);</div>
<div class="line"><a id="l01544" name="l01544"></a><span class="lineno"> 1544</span>}</div>
<div class="line"><a id="l01545" name="l01545"></a><span class="lineno"> 1545</span> </div>
<div class="line"><a id="l01569" name="l01569"></a><span class="lineno"> 1569</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DBGMCU_APB2_GRP1_FreezePeriph(uint32_t Periphs)</div>
<div class="line"><a id="l01570" name="l01570"></a><span class="lineno"> 1570</span>{</div>
<div class="line"><a id="l01571" name="l01571"></a><span class="lineno"> 1571</span>  SET_BIT(DBGMCU-&gt;APB2FZ, Periphs);</div>
<div class="line"><a id="l01572" name="l01572"></a><span class="lineno"> 1572</span>}</div>
<div class="line"><a id="l01573" name="l01573"></a><span class="lineno"> 1573</span> </div>
<div class="line"><a id="l01597" name="l01597"></a><span class="lineno"> 1597</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DBGMCU_APB2_GRP1_UnFreezePeriph(uint32_t Periphs)</div>
<div class="line"><a id="l01598" name="l01598"></a><span class="lineno"> 1598</span>{</div>
<div class="line"><a id="l01599" name="l01599"></a><span class="lineno"> 1599</span>  CLEAR_BIT(DBGMCU-&gt;APB2FZ, Periphs);</div>
<div class="line"><a id="l01600" name="l01600"></a><span class="lineno"> 1600</span>}</div>
<div class="line"><a id="l01601" name="l01601"></a><span class="lineno"> 1601</span> </div>
<div class="line"><a id="l01619" name="l01619"></a><span class="lineno"> 1619</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_FLASH_SetLatency(uint32_t Latency)</div>
<div class="line"><a id="l01620" name="l01620"></a><span class="lineno"> 1620</span>{</div>
<div class="line"><a id="l01621" name="l01621"></a><span class="lineno"> 1621</span>  MODIFY_REG(FLASH-&gt;ACR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaef5e44cbb084160a6004ca9951ec7318">FLASH_ACR_LATENCY</a>, Latency);</div>
<div class="line"><a id="l01622" name="l01622"></a><span class="lineno"> 1622</span>}</div>
<div class="line"><a id="l01623" name="l01623"></a><span class="lineno"> 1623</span> </div>
<div class="line"><a id="l01632" name="l01632"></a><span class="lineno"> 1632</span>__STATIC_INLINE uint32_t LL_FLASH_GetLatency(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01633" name="l01633"></a><span class="lineno"> 1633</span>{</div>
<div class="line"><a id="l01634" name="l01634"></a><span class="lineno"> 1634</span>  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(FLASH-&gt;ACR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaef5e44cbb084160a6004ca9951ec7318">FLASH_ACR_LATENCY</a>));</div>
<div class="line"><a id="l01635" name="l01635"></a><span class="lineno"> 1635</span>}</div>
<div class="line"><a id="l01636" name="l01636"></a><span class="lineno"> 1636</span> </div>
<div class="line"><a id="l01642" name="l01642"></a><span class="lineno"> 1642</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_FLASH_EnablePrefetch(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01643" name="l01643"></a><span class="lineno"> 1643</span>{</div>
<div class="line"><a id="l01644" name="l01644"></a><span class="lineno"> 1644</span>  SET_BIT(FLASH-&gt;ACR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga5285ab198307213dce0629f9b7c6fc86">FLASH_ACR_PRFTBE</a> );</div>
<div class="line"><a id="l01645" name="l01645"></a><span class="lineno"> 1645</span>}</div>
<div class="line"><a id="l01646" name="l01646"></a><span class="lineno"> 1646</span> </div>
<div class="line"><a id="l01652" name="l01652"></a><span class="lineno"> 1652</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_FLASH_DisablePrefetch(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01653" name="l01653"></a><span class="lineno"> 1653</span>{</div>
<div class="line"><a id="l01654" name="l01654"></a><span class="lineno"> 1654</span>  CLEAR_BIT(FLASH-&gt;ACR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga5285ab198307213dce0629f9b7c6fc86">FLASH_ACR_PRFTBE</a> );</div>
<div class="line"><a id="l01655" name="l01655"></a><span class="lineno"> 1655</span>}</div>
<div class="line"><a id="l01656" name="l01656"></a><span class="lineno"> 1656</span> </div>
<div class="line"><a id="l01662" name="l01662"></a><span class="lineno"> 1662</span>__STATIC_INLINE uint32_t LL_FLASH_IsPrefetchEnabled(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01663" name="l01663"></a><span class="lineno"> 1663</span>{</div>
<div class="line"><a id="l01664" name="l01664"></a><span class="lineno"> 1664</span>  <span class="keywordflow">return</span> (READ_BIT(FLASH-&gt;ACR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga1e73d25ffe7e7a258a873e1fbef17445">FLASH_ACR_PRFTBS</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga1e73d25ffe7e7a258a873e1fbef17445">FLASH_ACR_PRFTBS</a>));</div>
<div class="line"><a id="l01665" name="l01665"></a><span class="lineno"> 1665</span>}</div>
<div class="line"><a id="l01666" name="l01666"></a><span class="lineno"> 1666</span> </div>
<div class="line"><a id="l01667" name="l01667"></a><span class="lineno"> 1667</span><span class="preprocessor">#if defined(FLASH_ACR_HLFCYA)</span></div>
<div class="line"><a id="l01673" name="l01673"></a><span class="lineno"> 1673</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_FLASH_EnableHalfCycleAccess(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01674" name="l01674"></a><span class="lineno"> 1674</span>{</div>
<div class="line"><a id="l01675" name="l01675"></a><span class="lineno"> 1675</span>  SET_BIT(FLASH-&gt;ACR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga6e66d0fa94c019e9c27a3d79e8228cd9">FLASH_ACR_HLFCYA</a>);</div>
<div class="line"><a id="l01676" name="l01676"></a><span class="lineno"> 1676</span>}</div>
<div class="line"><a id="l01677" name="l01677"></a><span class="lineno"> 1677</span> </div>
<div class="line"><a id="l01683" name="l01683"></a><span class="lineno"> 1683</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_FLASH_DisableHalfCycleAccess(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01684" name="l01684"></a><span class="lineno"> 1684</span>{</div>
<div class="line"><a id="l01685" name="l01685"></a><span class="lineno"> 1685</span>  CLEAR_BIT(FLASH-&gt;ACR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga6e66d0fa94c019e9c27a3d79e8228cd9">FLASH_ACR_HLFCYA</a>);</div>
<div class="line"><a id="l01686" name="l01686"></a><span class="lineno"> 1686</span>}</div>
<div class="line"><a id="l01687" name="l01687"></a><span class="lineno"> 1687</span> </div>
<div class="line"><a id="l01693" name="l01693"></a><span class="lineno"> 1693</span>__STATIC_INLINE uint32_t LL_FLASH_IsHalfCycleAccessEnabled(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01694" name="l01694"></a><span class="lineno"> 1694</span>{</div>
<div class="line"><a id="l01695" name="l01695"></a><span class="lineno"> 1695</span>  <span class="keywordflow">return</span> (READ_BIT(FLASH-&gt;ACR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga6e66d0fa94c019e9c27a3d79e8228cd9">FLASH_ACR_HLFCYA</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga6e66d0fa94c019e9c27a3d79e8228cd9">FLASH_ACR_HLFCYA</a>));</div>
<div class="line"><a id="l01696" name="l01696"></a><span class="lineno"> 1696</span>}</div>
<div class="line"><a id="l01697" name="l01697"></a><span class="lineno"> 1697</span><span class="preprocessor">#endif </span><span class="comment">/* FLASH_ACR_HLFCYA */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01698" name="l01698"></a><span class="lineno"> 1698</span> </div>
<div class="line"><a id="l01699" name="l01699"></a><span class="lineno"> 1699</span> </div>
<div class="line"><a id="l01700" name="l01700"></a><span class="lineno"> 1700</span> </div>
<div class="line"><a id="l01713" name="l01713"></a><span class="lineno"> 1713</span><span class="preprocessor">#endif </span><span class="comment">/* defined (FLASH) || defined (SYSCFG) || defined (DBGMCU) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01714" name="l01714"></a><span class="lineno"> 1714</span> </div>
<div class="line"><a id="l01719" name="l01719"></a><span class="lineno"> 1719</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l01720" name="l01720"></a><span class="lineno"> 1720</span>}</div>
<div class="line"><a id="l01721" name="l01721"></a><span class="lineno"> 1721</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01722" name="l01722"></a><span class="lineno"> 1722</span> </div>
<div class="line"><a id="l01723" name="l01723"></a><span class="lineno"> 1723</span><span class="preprocessor">#endif </span><span class="comment">/* __STM32F3xx_LL_SYSTEM_H */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01724" name="l01724"></a><span class="lineno"> 1724</span> </div>
<div class="line"><a id="l01725" name="l01725"></a><span class="lineno"> 1725</span> </div>
<div class="ttc" id="acore__armv8mbl_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition</b> core_armv8mbl.h:196</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga037f86cc0009937fae0b64e678ce2142"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga037f86cc0009937fae0b64e678ce2142">SYSCFG_CFGR2_BYP_ADDR_PAR</a></div><div class="ttdeci">#define SYSCFG_CFGR2_BYP_ADDR_PAR</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:11091</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga1e73d25ffe7e7a258a873e1fbef17445"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga1e73d25ffe7e7a258a873e1fbef17445">FLASH_ACR_PRFTBS</a></div><div class="ttdeci">#define FLASH_ACR_PRFTBS</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:8115</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga21cb5757dc61ad94dbfd7752ce575312"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga21cb5757dc61ad94dbfd7752ce575312">SYSCFG_CFGR1_USB_IT_RMP</a></div><div class="ttdeci">#define SYSCFG_CFGR1_USB_IT_RMP</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:10778</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga35f8d70bddd719864e4ee1cfa871217a"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga35f8d70bddd719864e4ee1cfa871217a">SYSCFG_CFGR1_FPU_IE_1</a></div><div class="ttdeci">#define SYSCFG_CFGR1_FPU_IE_1</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:10839</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga5285ab198307213dce0629f9b7c6fc86"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga5285ab198307213dce0629f9b7c6fc86">FLASH_ACR_PRFTBE</a></div><div class="ttdeci">#define FLASH_ACR_PRFTBE</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:8112</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga6e66d0fa94c019e9c27a3d79e8228cd9"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga6e66d0fa94c019e9c27a3d79e8228cd9">FLASH_ACR_HLFCYA</a></div><div class="ttdeci">#define FLASH_ACR_HLFCYA</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:8109</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga76e1419250d7f87bdae8b2a6d91b5e98"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga76e1419250d7f87bdae8b2a6d91b5e98">SYSCFG_CFGR2_SRAM_PE</a></div><div class="ttdeci">#define SYSCFG_CFGR2_SRAM_PE</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:11094</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga7707762bd4192fee7875ec7d5f1f27a1"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga7707762bd4192fee7875ec7d5f1f27a1">SYSCFG_CFGR1_FPU_IE_2</a></div><div class="ttdeci">#define SYSCFG_CFGR1_FPU_IE_2</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:10840</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga8838d130a5c7a34402c789f98d812828"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga8838d130a5c7a34402c789f98d812828">SYSCFG_CFGR1_FPU_IE_4</a></div><div class="ttdeci">#define SYSCFG_CFGR1_FPU_IE_4</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:10842</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga8ebd31d4d65b65a38f34b7dd2915679f"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga8ebd31d4d65b65a38f34b7dd2915679f">SYSCFG_CFGR1_FPU_IE_5</a></div><div class="ttdeci">#define SYSCFG_CFGR1_FPU_IE_5</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:10843</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gabed60c67f0551da302b2fcbf7a45d56c"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gabed60c67f0551da302b2fcbf7a45d56c">SYSCFG_CFGR1_FPU_IE_0</a></div><div class="ttdeci">#define SYSCFG_CFGR1_FPU_IE_0</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:10838</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gae844133af99402c342767b0406cb874d"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gae844133af99402c342767b0406cb874d">SYSCFG_CFGR1_MEM_MODE</a></div><div class="ttdeci">#define SYSCFG_CFGR1_MEM_MODE</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:10773</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gaef5e44cbb084160a6004ca9951ec7318"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaef5e44cbb084160a6004ca9951ec7318">FLASH_ACR_LATENCY</a></div><div class="ttdeci">#define FLASH_ACR_LATENCY</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:8102</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gaf085379d759b80ce28d1672eb4a8a69f"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaf085379d759b80ce28d1672eb4a8a69f">SYSCFG_CFGR1_FPU_IE_3</a></div><div class="ttdeci">#define SYSCFG_CFGR1_FPU_IE_3</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:10841</div></div>
<div class="ttc" id="astm32f3xx_8h_html"><div class="ttname"><a href="stm32f3xx_8h.html">stm32f3xx.h</a></div><div class="ttdoc">CMSIS STM32F3xx Device Peripheral Access Layer Header File.</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8
</small></address>
</body>
</html>
