ARM GAS  /tmp/ccC5rnyS.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f4xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_MspInit,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_MspInit
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	HAL_MspInit:
  26              	.LFB735:
  27              		.file 1 "Core/Src/stm32f4xx_hal_msp.c"
   1:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f4xx_hal_msp.c **** /**
   3:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f4xx_hal_msp.c ****   * @file         stm32f4xx_hal_msp.c
   5:Core/Src/stm32f4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f4xx_hal_msp.c ****   *
  10:Core/Src/stm32f4xx_hal_msp.c ****   * Copyright (c) 2022 STMicroelectronics.
  11:Core/Src/stm32f4xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f4xx_hal_msp.c ****   *
  13:Core/Src/stm32f4xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f4xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f4xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f4xx_hal_msp.c ****   *
  17:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f4xx_hal_msp.c ****   */
  19:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f4xx_hal_msp.c **** 
  21:Core/Src/stm32f4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f4xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32f4xx_hal_msp.c **** 
  25:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f4xx_hal_msp.c **** 
  27:Core/Src/stm32f4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32f4xx_hal_msp.c **** 
  30:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END TD */
  31:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /tmp/ccC5rnyS.s 			page 2


  32:Core/Src/stm32f4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  34:Core/Src/stm32f4xx_hal_msp.c **** 
  35:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Define */
  36:Core/Src/stm32f4xx_hal_msp.c **** 
  37:Core/Src/stm32f4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  39:Core/Src/stm32f4xx_hal_msp.c **** 
  40:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Macro */
  41:Core/Src/stm32f4xx_hal_msp.c **** 
  42:Core/Src/stm32f4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32f4xx_hal_msp.c **** 
  45:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PV */
  46:Core/Src/stm32f4xx_hal_msp.c **** 
  47:Core/Src/stm32f4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32f4xx_hal_msp.c **** 
  50:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PFP */
  51:Core/Src/stm32f4xx_hal_msp.c **** 
  52:Core/Src/stm32f4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  53:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  54:Core/Src/stm32f4xx_hal_msp.c **** 
  55:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  56:Core/Src/stm32f4xx_hal_msp.c **** 
  57:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  58:Core/Src/stm32f4xx_hal_msp.c **** 
  59:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END 0 */
  60:Core/Src/stm32f4xx_hal_msp.c **** 
  61:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
  62:Core/Src/stm32f4xx_hal_msp.c ****                     /**
  63:Core/Src/stm32f4xx_hal_msp.c ****   * Initializes the Global MSP.
  64:Core/Src/stm32f4xx_hal_msp.c ****   */
  65:Core/Src/stm32f4xx_hal_msp.c **** void HAL_MspInit(void)
  66:Core/Src/stm32f4xx_hal_msp.c **** {
  28              		.loc 1 66 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 8
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33 0000 82B0     		sub	sp, sp, #8
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  36              	.LBB2:
  67:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  68:Core/Src/stm32f4xx_hal_msp.c **** 
  69:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  70:Core/Src/stm32f4xx_hal_msp.c **** 
  71:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  37              		.loc 1 71 0
  38 0002 0021     		movs	r1, #0
  39 0004 0091     		str	r1, [sp]
  40 0006 0B4B     		ldr	r3, .L3
  41 0008 5A6C     		ldr	r2, [r3, #68]
  42 000a 42F48042 		orr	r2, r2, #16384
  43 000e 5A64     		str	r2, [r3, #68]
  44 0010 5A6C     		ldr	r2, [r3, #68]
ARM GAS  /tmp/ccC5rnyS.s 			page 3


  45 0012 02F48042 		and	r2, r2, #16384
  46 0016 0092     		str	r2, [sp]
  47 0018 009A     		ldr	r2, [sp]
  48              	.LBE2:
  49              	.LBB3:
  72:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  50              		.loc 1 72 0
  51 001a 0191     		str	r1, [sp, #4]
  52 001c 1A6C     		ldr	r2, [r3, #64]
  53 001e 42F08052 		orr	r2, r2, #268435456
  54 0022 1A64     		str	r2, [r3, #64]
  55 0024 1B6C     		ldr	r3, [r3, #64]
  56 0026 03F08053 		and	r3, r3, #268435456
  57 002a 0193     		str	r3, [sp, #4]
  58 002c 019B     		ldr	r3, [sp, #4]
  59              	.LBE3:
  73:Core/Src/stm32f4xx_hal_msp.c **** 
  74:Core/Src/stm32f4xx_hal_msp.c ****   /* System interrupt init*/
  75:Core/Src/stm32f4xx_hal_msp.c **** 
  76:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  77:Core/Src/stm32f4xx_hal_msp.c **** 
  78:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  79:Core/Src/stm32f4xx_hal_msp.c **** }
  60              		.loc 1 79 0
  61 002e 02B0     		add	sp, sp, #8
  62              	.LCFI1:
  63              		.cfi_def_cfa_offset 0
  64              		@ sp needed
  65 0030 7047     		bx	lr
  66              	.L4:
  67 0032 00BF     		.align	2
  68              	.L3:
  69 0034 00380240 		.word	1073887232
  70              		.cfi_endproc
  71              	.LFE735:
  73              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
  74              		.align	1
  75              		.global	HAL_TIM_Base_MspInit
  76              		.syntax unified
  77              		.thumb
  78              		.thumb_func
  79              		.fpu fpv4-sp-d16
  81              	HAL_TIM_Base_MspInit:
  82              	.LFB736:
  80:Core/Src/stm32f4xx_hal_msp.c **** 
  81:Core/Src/stm32f4xx_hal_msp.c **** /**
  82:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
  83:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  84:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
  85:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
  86:Core/Src/stm32f4xx_hal_msp.c **** */
  87:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
  88:Core/Src/stm32f4xx_hal_msp.c **** {
  83              		.loc 1 88 0
  84              		.cfi_startproc
  85              		@ args = 0, pretend = 0, frame = 8
  86              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccC5rnyS.s 			page 4


  87              		@ link register save eliminated.
  88              	.LVL0:
  89 0000 82B0     		sub	sp, sp, #8
  90              	.LCFI2:
  91              		.cfi_def_cfa_offset 8
  89:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
  92              		.loc 1 89 0
  93 0002 0368     		ldr	r3, [r0]
  94 0004 B3F1804F 		cmp	r3, #1073741824
  95 0008 04D0     		beq	.L9
  90:Core/Src/stm32f4xx_hal_msp.c ****   {
  91:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
  92:Core/Src/stm32f4xx_hal_msp.c **** 
  93:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 0 */
  94:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
  95:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
  96:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
  97:Core/Src/stm32f4xx_hal_msp.c **** 
  98:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 1 */
  99:Core/Src/stm32f4xx_hal_msp.c ****   }
 100:Core/Src/stm32f4xx_hal_msp.c ****   else if(htim_base->Instance==TIM4)
  96              		.loc 1 100 0
  97 000a 0F4A     		ldr	r2, .L11
  98 000c 9342     		cmp	r3, r2
  99 000e 0ED0     		beq	.L10
 100              	.L5:
 101:Core/Src/stm32f4xx_hal_msp.c ****   {
 102:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 0 */
 103:Core/Src/stm32f4xx_hal_msp.c **** 
 104:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM4_MspInit 0 */
 105:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 106:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM4_CLK_ENABLE();
 107:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 108:Core/Src/stm32f4xx_hal_msp.c **** 
 109:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM4_MspInit 1 */
 110:Core/Src/stm32f4xx_hal_msp.c ****   }
 111:Core/Src/stm32f4xx_hal_msp.c **** 
 112:Core/Src/stm32f4xx_hal_msp.c **** }
 101              		.loc 1 112 0
 102 0010 02B0     		add	sp, sp, #8
 103              	.LCFI3:
 104              		.cfi_remember_state
 105              		.cfi_def_cfa_offset 0
 106              		@ sp needed
 107 0012 7047     		bx	lr
 108              	.L9:
 109              	.LCFI4:
 110              		.cfi_restore_state
 111              	.LBB4:
  95:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 112              		.loc 1 95 0
 113 0014 0023     		movs	r3, #0
 114 0016 0093     		str	r3, [sp]
 115 0018 0C4B     		ldr	r3, .L11+4
 116 001a 1A6C     		ldr	r2, [r3, #64]
 117 001c 42F00102 		orr	r2, r2, #1
 118 0020 1A64     		str	r2, [r3, #64]
ARM GAS  /tmp/ccC5rnyS.s 			page 5


 119 0022 1B6C     		ldr	r3, [r3, #64]
 120 0024 03F00103 		and	r3, r3, #1
 121 0028 0093     		str	r3, [sp]
 122 002a 009B     		ldr	r3, [sp]
 123              	.LBE4:
 124 002c F0E7     		b	.L5
 125              	.L10:
 126              	.LBB5:
 106:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 127              		.loc 1 106 0
 128 002e 0023     		movs	r3, #0
 129 0030 0193     		str	r3, [sp, #4]
 130 0032 064B     		ldr	r3, .L11+4
 131 0034 1A6C     		ldr	r2, [r3, #64]
 132 0036 42F00402 		orr	r2, r2, #4
 133 003a 1A64     		str	r2, [r3, #64]
 134 003c 1B6C     		ldr	r3, [r3, #64]
 135 003e 03F00403 		and	r3, r3, #4
 136 0042 0193     		str	r3, [sp, #4]
 137 0044 019B     		ldr	r3, [sp, #4]
 138              	.LBE5:
 139              		.loc 1 112 0
 140 0046 E3E7     		b	.L5
 141              	.L12:
 142              		.align	2
 143              	.L11:
 144 0048 00080040 		.word	1073743872
 145 004c 00380240 		.word	1073887232
 146              		.cfi_endproc
 147              	.LFE736:
 149              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 150              		.align	1
 151              		.global	HAL_TIM_MspPostInit
 152              		.syntax unified
 153              		.thumb
 154              		.thumb_func
 155              		.fpu fpv4-sp-d16
 157              	HAL_TIM_MspPostInit:
 158              	.LFB737:
 113:Core/Src/stm32f4xx_hal_msp.c **** 
 114:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
 115:Core/Src/stm32f4xx_hal_msp.c **** {
 159              		.loc 1 115 0
 160              		.cfi_startproc
 161              		@ args = 0, pretend = 0, frame = 24
 162              		@ frame_needed = 0, uses_anonymous_args = 0
 163              	.LVL1:
 164 0000 00B5     		push	{lr}
 165              	.LCFI5:
 166              		.cfi_def_cfa_offset 4
 167              		.cfi_offset 14, -4
 168 0002 87B0     		sub	sp, sp, #28
 169              	.LCFI6:
 170              		.cfi_def_cfa_offset 32
 116:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 171              		.loc 1 116 0
 172 0004 0023     		movs	r3, #0
ARM GAS  /tmp/ccC5rnyS.s 			page 6


 173 0006 0193     		str	r3, [sp, #4]
 174 0008 0293     		str	r3, [sp, #8]
 175 000a 0393     		str	r3, [sp, #12]
 176 000c 0493     		str	r3, [sp, #16]
 177 000e 0593     		str	r3, [sp, #20]
 117:Core/Src/stm32f4xx_hal_msp.c ****   if(htim->Instance==TIM2)
 178              		.loc 1 117 0
 179 0010 0368     		ldr	r3, [r0]
 180 0012 B3F1804F 		cmp	r3, #1073741824
 181 0016 02D0     		beq	.L16
 182              	.LVL2:
 183              	.L13:
 118:Core/Src/stm32f4xx_hal_msp.c ****   {
 119:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspPostInit 0 */
 120:Core/Src/stm32f4xx_hal_msp.c **** 
 121:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM2_MspPostInit 0 */
 122:Core/Src/stm32f4xx_hal_msp.c **** 
 123:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 124:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 125:Core/Src/stm32f4xx_hal_msp.c ****     PA0-WKUP     ------> TIM2_CH1
 126:Core/Src/stm32f4xx_hal_msp.c ****     */
 127:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0;
 128:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 129:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 130:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 131:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 132:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 133:Core/Src/stm32f4xx_hal_msp.c **** 
 134:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspPostInit 1 */
 135:Core/Src/stm32f4xx_hal_msp.c **** 
 136:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM2_MspPostInit 1 */
 137:Core/Src/stm32f4xx_hal_msp.c ****   }
 138:Core/Src/stm32f4xx_hal_msp.c **** 
 139:Core/Src/stm32f4xx_hal_msp.c **** }
 184              		.loc 1 139 0
 185 0018 07B0     		add	sp, sp, #28
 186              	.LCFI7:
 187              		.cfi_remember_state
 188              		.cfi_def_cfa_offset 4
 189              		@ sp needed
 190 001a 5DF804FB 		ldr	pc, [sp], #4
 191              	.LVL3:
 192              	.L16:
 193              	.LCFI8:
 194              		.cfi_restore_state
 195              	.LBB6:
 123:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 196              		.loc 1 123 0
 197 001e 0023     		movs	r3, #0
 198 0020 0093     		str	r3, [sp]
 199 0022 0A4B     		ldr	r3, .L17
 200 0024 1A6B     		ldr	r2, [r3, #48]
 201 0026 42F00102 		orr	r2, r2, #1
 202 002a 1A63     		str	r2, [r3, #48]
 203 002c 1B6B     		ldr	r3, [r3, #48]
 204 002e 03F00103 		and	r3, r3, #1
 205 0032 0093     		str	r3, [sp]
ARM GAS  /tmp/ccC5rnyS.s 			page 7


 206 0034 009B     		ldr	r3, [sp]
 207              	.LBE6:
 127:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 208              		.loc 1 127 0
 209 0036 0123     		movs	r3, #1
 210 0038 0193     		str	r3, [sp, #4]
 128:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 211              		.loc 1 128 0
 212 003a 0222     		movs	r2, #2
 213 003c 0292     		str	r2, [sp, #8]
 131:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 214              		.loc 1 131 0
 215 003e 0593     		str	r3, [sp, #20]
 132:Core/Src/stm32f4xx_hal_msp.c **** 
 216              		.loc 1 132 0
 217 0040 01A9     		add	r1, sp, #4
 218 0042 0348     		ldr	r0, .L17+4
 219              	.LVL4:
 220 0044 FFF7FEFF 		bl	HAL_GPIO_Init
 221              	.LVL5:
 222              		.loc 1 139 0
 223 0048 E6E7     		b	.L13
 224              	.L18:
 225 004a 00BF     		.align	2
 226              	.L17:
 227 004c 00380240 		.word	1073887232
 228 0050 00000240 		.word	1073872896
 229              		.cfi_endproc
 230              	.LFE737:
 232              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 233              		.align	1
 234              		.global	HAL_TIM_Base_MspDeInit
 235              		.syntax unified
 236              		.thumb
 237              		.thumb_func
 238              		.fpu fpv4-sp-d16
 240              	HAL_TIM_Base_MspDeInit:
 241              	.LFB738:
 140:Core/Src/stm32f4xx_hal_msp.c **** /**
 141:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 142:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 143:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 144:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 145:Core/Src/stm32f4xx_hal_msp.c **** */
 146:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 147:Core/Src/stm32f4xx_hal_msp.c **** {
 242              		.loc 1 147 0
 243              		.cfi_startproc
 244              		@ args = 0, pretend = 0, frame = 0
 245              		@ frame_needed = 0, uses_anonymous_args = 0
 246              		@ link register save eliminated.
 247              	.LVL6:
 148:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 248              		.loc 1 148 0
 249 0000 0368     		ldr	r3, [r0]
 250 0002 B3F1804F 		cmp	r3, #1073741824
 251 0006 03D0     		beq	.L22
ARM GAS  /tmp/ccC5rnyS.s 			page 8


 149:Core/Src/stm32f4xx_hal_msp.c ****   {
 150:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 151:Core/Src/stm32f4xx_hal_msp.c **** 
 152:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 153:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 154:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 155:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 156:Core/Src/stm32f4xx_hal_msp.c **** 
 157:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 158:Core/Src/stm32f4xx_hal_msp.c ****   }
 159:Core/Src/stm32f4xx_hal_msp.c ****   else if(htim_base->Instance==TIM4)
 252              		.loc 1 159 0
 253 0008 084A     		ldr	r2, .L24
 254 000a 9342     		cmp	r3, r2
 255 000c 06D0     		beq	.L23
 256              	.L19:
 257 000e 7047     		bx	lr
 258              	.L22:
 154:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 259              		.loc 1 154 0
 260 0010 074A     		ldr	r2, .L24+4
 261 0012 136C     		ldr	r3, [r2, #64]
 262 0014 23F00103 		bic	r3, r3, #1
 263 0018 1364     		str	r3, [r2, #64]
 264 001a 7047     		bx	lr
 265              	.L23:
 160:Core/Src/stm32f4xx_hal_msp.c ****   {
 161:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspDeInit 0 */
 162:Core/Src/stm32f4xx_hal_msp.c **** 
 163:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM4_MspDeInit 0 */
 164:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 165:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM4_CLK_DISABLE();
 266              		.loc 1 165 0
 267 001c 02F50C32 		add	r2, r2, #143360
 268 0020 136C     		ldr	r3, [r2, #64]
 269 0022 23F00403 		bic	r3, r3, #4
 270 0026 1364     		str	r3, [r2, #64]
 166:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 167:Core/Src/stm32f4xx_hal_msp.c **** 
 168:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM4_MspDeInit 1 */
 169:Core/Src/stm32f4xx_hal_msp.c ****   }
 170:Core/Src/stm32f4xx_hal_msp.c **** 
 171:Core/Src/stm32f4xx_hal_msp.c **** }
 271              		.loc 1 171 0
 272 0028 F1E7     		b	.L19
 273              	.L25:
 274 002a 00BF     		.align	2
 275              	.L24:
 276 002c 00080040 		.word	1073743872
 277 0030 00380240 		.word	1073887232
 278              		.cfi_endproc
 279              	.LFE738:
 281              		.text
 282              	.Letext0:
 283              		.file 2 "/usr/include/newlib/machine/_default_types.h"
 284              		.file 3 "/usr/include/newlib/sys/_stdint.h"
 285              		.file 4 "Drivers/CMSIS/Include/core_cm4.h"
ARM GAS  /tmp/ccC5rnyS.s 			page 9


 286              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 287              		.file 6 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f411xe.h"
 288              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 289              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 290              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 291              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 292              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 293              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h"
 294              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h"
 295              		.file 14 "Core/Inc/../Inc/../Inc/5x5_font.h"
 296              		.file 15 "Core/Inc/../Inc/ILI9341_Driver.h"
 297              		.file 16 "Core/Inc/../Inc/shapes.h"
 298              		.file 17 "/usr/include/newlib/sys/lock.h"
 299              		.file 18 "/usr/include/newlib/sys/_types.h"
 300              		.file 19 "/usr/lib/gcc/arm-none-eabi/6.3.1/include/stddef.h"
 301              		.file 20 "/usr/include/newlib/sys/reent.h"
 302              		.file 21 "/usr/include/newlib/stdlib.h"
 303              		.file 22 "/usr/include/newlib/time.h"
 304              		.file 23 "/usr/include/newlib/math.h"
 305              		.file 24 "Core/Inc/main.h"
ARM GAS  /tmp/ccC5rnyS.s 			page 10


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_hal_msp.c
     /tmp/ccC5rnyS.s:18     .text.HAL_MspInit:0000000000000000 $t
     /tmp/ccC5rnyS.s:25     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/ccC5rnyS.s:69     .text.HAL_MspInit:0000000000000034 $d
     /tmp/ccC5rnyS.s:74     .text.HAL_TIM_Base_MspInit:0000000000000000 $t
     /tmp/ccC5rnyS.s:81     .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
     /tmp/ccC5rnyS.s:144    .text.HAL_TIM_Base_MspInit:0000000000000048 $d
     /tmp/ccC5rnyS.s:150    .text.HAL_TIM_MspPostInit:0000000000000000 $t
     /tmp/ccC5rnyS.s:157    .text.HAL_TIM_MspPostInit:0000000000000000 HAL_TIM_MspPostInit
     /tmp/ccC5rnyS.s:227    .text.HAL_TIM_MspPostInit:000000000000004c $d
     /tmp/ccC5rnyS.s:233    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
     /tmp/ccC5rnyS.s:240    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
     /tmp/ccC5rnyS.s:276    .text.HAL_TIM_Base_MspDeInit:000000000000002c $d
                     .debug_frame:0000000000000010 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
