INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/beyza/Documents/GitHub/verilog/encoder/encoder.srcs/sources_1/new/encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/beyza/Documents/GitHub/verilog/encoder/encoder.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/beyza/Documents/GitHub/verilog/encoder/encoder.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
