<!DOCTYPE HTML PUBLIC "-//IETF//DTD HTML//EN"> 
     <HTML> 
     <HEAD> 
     <TITLE>Axp-List Archive</TITLE> 
     <LINK REV="made" HREF="mailto:mailto-address"> 
     <HEAD> 
     <BODY BGCOLOR="#DC9D33" TEXT="#000000" LINK="#DD0000" ALINK="#CC0000" VLINK="#CC0000">
		<CENTER>  <!--#exec cgi="/cgi-bin/banmat1.cgi"--></CENTER>

     <H1 ALIGN=CENTER>Axp-List Archive<BR> [patch] L1_CACHE_BYTES on ev6 (2.4.0x)</H1> 
	
<!-- received="Mon Jul 31 22:07:27 2000" -->
<!-- isoreceived="20000801050727" -->
<!-- sent="Mon, 31 Jul 2000 20:09:22 +0400" -->
<!-- isosent="20000731160922" -->
<!-- name="Ivan Kokshaysky" -->
<!-- email="ink@jurassic.park.msu.ru" -->
<!-- subject="[patch] L1_CACHE_BYTES on ev6 (2.4.0x)" -->
<!-- id="20000731200922.A2054@jurassic.park.msu.ru" -->
<STRONG>Subject: </STRONG>[patch] L1_CACHE_BYTES on ev6 (2.4.0x)<BR>
<STRONG>From: </STRONG>Ivan Kokshaysky (<EM>ink@jurassic.park.msu.ru</EM>)<BR>
<STRONG>Date: </STRONG>Mon Jul 31 09:09:22 2000
<P>
<UL>
<LI><STRONG>Messages sorted by:</STRONG> 
<A HREF="date.shtml#362">[ date ]</A>
<A HREF="index.shtml#362">[ thread ]</A>
<A HREF="subject.shtml#362">[ subject ]</A>
<A HREF="author.shtml#362">[ author ]</A>
<!-- next="start" -->
<LI><STRONG>Next message:</STRONG> <A HREF="0363.shtml">W Bauske: "Re: Please help."</A>
<LI><STRONG>Previous message:</STRONG> <A HREF="0361.shtml">Jim Barriault: "Re: Please help."</A>
<!-- nextthread="start" -->
<!-- reply="end" -->
</UL>
<HR>
<!-- body="start" -->
<P>
Currently L1_CACHE_BYTES is defined as 32 for ev6. Increasing this
<BR>
to 64 (as it should be) broke networking.
<BR>
Most probably the reason is in the entry.S:
<BR>
ret_from_sys_call:
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cmovne	$26,0,$19		/* $19 = 0 =&gt; non-restartable */
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ldl	$3,TASK_PROCESSOR($8)
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;lda	$4,softirq_state
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sll	$3,5,$3
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;^^^^^^^^^^^^^^^
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;addq	$3,$4,$4
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ldq	$4,0($4)
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;...
<BR>
sizeof(struct softirq_state) hardcoded to 32 here, although 
<BR>
it depends on SMP_CACHE_BYTES (see include/linux/interrupt.h).
<BR>
Could someone try this patch on ev6 SMP boxes?
<BR>
<P>Ivan.
<BR>
<P><P>diff -ur 2.4.0t5/arch/alpha/kernel/entry.S linux/arch/alpha/kernel/entry.S
<BR>
--- 2.4.0t5/arch/alpha/kernel/entry.S	Tue Jul 25 09:46:40 2000
<BR>
+++ linux/arch/alpha/kernel/entry.S	Mon Jul 31 17:40:30 2000
<BR>
@@ -6,6 +6,7 @@
<BR>
&nbsp;
<BR>
&nbsp;#include &lt;linux/config.h&gt;
<BR>
&nbsp;#include &lt;asm/system.h&gt;
<BR>
+#include &lt;asm/cache.h&gt;
<BR>
&nbsp;
<BR>
&nbsp;#define SIGCHLD 20
<BR>
&nbsp;
<BR>
@@ -577,7 +578,7 @@
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cmovne	$26,0,$19		/* $19 = 0 =&gt; non-restartable */
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ldl	$3,TASK_PROCESSOR($8)
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;lda	$4,softirq_state
<BR>
-	sll	$3,5,$3
<BR>
+	sll	$3,L1_CACHE_SHIFT,$3
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;addq	$3,$4,$4
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ldq	$4,0($4)
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sll	$4,32,$3
<BR>
diff -ur 2.4.0t5/include/asm-alpha/cache.h linux/include/asm-alpha/cache.h
<BR>
--- 2.4.0t5/include/asm-alpha/cache.h	Thu Jun 22 09:30:59 2000
<BR>
+++ linux/include/asm-alpha/cache.h	Mon Jul 31 17:51:11 2000
<BR>
@@ -8,12 +8,14 @@
<BR>
&nbsp;
<BR>
&nbsp;/* Bytes per L1 (data) cache line. */
<BR>
&nbsp;#if defined(CONFIG_ALPHA_GENERIC) || defined(CONFIG_ALPHA_EV6)
<BR>
-# define L1_CACHE_BYTES     32	/* should be 64, but networking dies */
<BR>
+# define L1_CACHE_BYTES     64
<BR>
+# define L1_CACHE_SHIFT     6
<BR>
&nbsp;#else
<BR>
&nbsp;/* Both EV4 and EV5 are write-through, read-allocate,
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;direct-mapped, physical.
<BR>
&nbsp;*/
<BR>
&nbsp;# define L1_CACHE_BYTES     32
<BR>
+# define L1_CACHE_SHIFT     5
<BR>
&nbsp;#endif
<BR>
&nbsp;
<BR>
&nbsp;#define L1_CACHE_ALIGN(x)  (((x)+(L1_CACHE_BYTES-1))&amp;~(L1_CACHE_BYTES-1))
<BR>
<P><PRE>
-- 
To unsubscribe: send e-mail to axp-list-request@redhat.com with
'unsubscribe' as the subject.  Do not send it to axp-list@redhat.com
</PRE>
<P><!-- body="end" -->
<HR>
<P>
<UL>
<!-- next="start" -->
<LI><STRONG>Next message:</STRONG> <A HREF="0363.shtml">W Bauske: "Re: Please help."</A>
<LI><STRONG>Previous message:</STRONG> <A HREF="0361.shtml">Jim Barriault: "Re: Please help."</A>
<!-- nextthread="start" -->
<!-- reply="end" -->
</UL>
<!-- trailer="footer" -->
<HR> 
     <P> 
     <SMALL> 
     <EM> 
     This archive was generated by  <A HREF="http://www.landfield.com/hypermail">hypermail version 2a22 </A> on Tue Aug  1 04:53:12 2000 PDT <BR>
	Send any problems or questions about this archive to <A HREF="mailto:webmaster@alphalinux.org">webmaster@alphalinux.org</A>. 
     </EM> 
     </SMALL> 
     </BODY> 
     </HTML> 
