
==========================================================================
global route report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
global route report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
global route report_worst_slack
--------------------------------------------------------------------------
worst slack 8.32

==========================================================================
global route report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.24 source latency input_count[1]$_DFFE_PN0P_/CLK ^
  -0.24 target latency input_count[2]$_DFFE_PN0P_/CLK ^
   0.00 CRPR
--------------
  -0.00 setup skew


==========================================================================
global route report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: pattern_reg[0]$_DFFE_PN1P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.02    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input7/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     4    0.12    0.24    0.20    0.40 ^ input7/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net8 (net)
                  0.24    0.00    0.40 ^ pattern_reg[0]$_DFFE_PN1P_/SETN (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                  0.40   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.06    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
     2    0.10    0.07    0.12    0.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.07    0.00    0.12 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
     6    0.06    0.05    0.12    0.24 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.05    0.00    0.24 ^ pattern_reg[0]$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                          0.00    0.24   clock reconvergence pessimism
                          0.07    0.31   library removal time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.40   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)


Startpoint: load_pattern (input port clocked by core_clock)
Endpoint: input_count[1]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ load_pattern (in)
                                         load_pattern (net)
                  0.00    0.00    0.20 ^ input6/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     7    0.12    0.23    0.22    0.42 ^ input6/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         net7 (net)
                  0.23    0.00    0.42 ^ _081_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     1    0.01    0.07    0.05    0.47 v _081_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _002_ (net)
                  0.07    0.00    0.47 v input_count[1]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.47   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.06    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
     2    0.10    0.07    0.12    0.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.07    0.00    0.12 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
     6    0.06    0.05    0.12    0.24 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.05    0.00    0.24 ^ input_count[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.24   clock reconvergence pessimism
                          0.04    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.47   data arrival time
-----------------------------------------------------------------------------
                                  0.19   slack (MET)



==========================================================================
global route report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: input_count[1]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.02    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input7/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     4    0.12    0.24    0.20    0.40 ^ input7/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net8 (net)
                  0.24    0.00    0.40 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     9    0.12    0.23    0.23    0.63 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net1 (net)
                  0.23    0.00    0.64 ^ input_count[1]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.64   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.06    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
     2    0.10    0.07    0.12   10.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.07    0.00   10.12 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
     6    0.06    0.05    0.12   10.24 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.05    0.00   10.24 ^ input_count[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.24   clock reconvergence pessimism
                          0.10   10.34   library recovery time
                                 10.34   data required time
-----------------------------------------------------------------------------
                                 10.34   data required time
                                 -0.64   data arrival time
-----------------------------------------------------------------------------
                                  9.70   slack (MET)


Startpoint: pattern_detected$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: pattern_detected (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.06    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
     2    0.10    0.07    0.12    0.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.07    0.00    0.12 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
     6    0.06    0.05    0.12    0.24 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.05    0.00    0.24 ^ pattern_detected$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     1    0.09    0.22    0.49    0.73 v pattern_detected$_DFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         net10 (net)
                  0.22    0.00    0.73 v output9/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.15    0.75    1.48 v output9/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         pattern_detected (net)
                  0.15    0.00    1.48 v pattern_detected (out)
                                  1.48   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (propagated)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -1.48   data arrival time
-----------------------------------------------------------------------------
                                  8.32   slack (MET)



==========================================================================
global route report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: input_count[1]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.02    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input7/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     4    0.12    0.24    0.20    0.40 ^ input7/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net8 (net)
                  0.24    0.00    0.40 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     9    0.12    0.23    0.23    0.63 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net1 (net)
                  0.23    0.00    0.64 ^ input_count[1]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.64   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.06    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
     2    0.10    0.07    0.12   10.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.07    0.00   10.12 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
     6    0.06    0.05    0.12   10.24 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.05    0.00   10.24 ^ input_count[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.24   clock reconvergence pessimism
                          0.10   10.34   library recovery time
                                 10.34   data required time
-----------------------------------------------------------------------------
                                 10.34   data required time
                                 -0.64   data arrival time
-----------------------------------------------------------------------------
                                  9.70   slack (MET)


Startpoint: pattern_detected$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: pattern_detected (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.06    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
     2    0.10    0.07    0.12    0.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.07    0.00    0.12 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
     6    0.06    0.05    0.12    0.24 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.05    0.00    0.24 ^ pattern_detected$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     1    0.09    0.22    0.49    0.73 v pattern_detected$_DFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         net10 (net)
                  0.22    0.00    0.73 v output9/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.15    0.75    1.48 v output9/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         pattern_detected (net)
                  0.15    0.00    1.48 v pattern_detected (out)
                                  1.48   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (propagated)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -1.48   data arrival time
-----------------------------------------------------------------------------
                                  8.32   slack (MET)



==========================================================================
global route report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
global route max_slew_check_slack
--------------------------------------------------------------------------
2.4502151012420654

==========================================================================
global route max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
global route max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8751

==========================================================================
global route max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_capacitance_check_slack
--------------------------------------------------------------------------
0.2144484668970108

==========================================================================
global route max_capacitance_check_limit
--------------------------------------------------------------------------
0.22310000658035278

==========================================================================
global route max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9612

==========================================================================
global route max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
global route max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
global route max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
global route setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
global route hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
global route report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: input_count[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: pattern_detected$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.12    0.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
   0.12    0.24 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
   0.00    0.24 ^ input_count[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.53    0.77 ^ input_count[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.25    1.02 ^ _099_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
   0.08    1.10 v _071_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
   0.23    1.32 v _072_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
   0.28    1.60 v _073_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
   0.13    1.74 ^ _074_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
   0.00    1.74 ^ pattern_detected$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           1.74   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock source latency
   0.00   10.00 ^ clk (in)
   0.12   10.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
   0.12   10.24 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
   0.00   10.24 ^ pattern_detected$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00   10.24   clock reconvergence pessimism
  -0.15   10.09   library setup time
          10.09   data required time
---------------------------------------------------------
          10.09   data required time
          -1.74   data arrival time
---------------------------------------------------------
           8.36   slack (MET)



==========================================================================
global route report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: pattern_reg[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: pattern_reg[2]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.12    0.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
   0.12    0.24 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
   0.00    0.24 ^ pattern_reg[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.44    0.68 v pattern_reg[2]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.22    0.90 v _090_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    0.90 v pattern_reg[2]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           0.90   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.12    0.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
   0.12    0.24 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
   0.00    0.24 ^ pattern_reg[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00    0.24   clock reconvergence pessimism
   0.04    0.28   library hold time
           0.28   data required time
---------------------------------------------------------
           0.28   data required time
          -0.90   data arrival time
---------------------------------------------------------
           0.62   slack (MET)



==========================================================================
global route critical path target clock latency max path
--------------------------------------------------------------------------
0.2397

==========================================================================
global route critical path target clock latency min path
--------------------------------------------------------------------------
0.2399

==========================================================================
global route critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
global route critical path delay
--------------------------------------------------------------------------
1.4826

==========================================================================
global route critical path slack
--------------------------------------------------------------------------
8.3174

==========================================================================
global route slack div critical path delay
--------------------------------------------------------------------------
561.000944

==========================================================================
global route report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.24e-03   1.20e-04   7.06e-09   1.36e-03  30.1%
Combinational          4.62e-04   2.48e-04   1.26e-08   7.11e-04  15.7%
Clock                  1.81e-03   6.36e-04   5.10e-08   2.45e-03  54.2%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.51e-03   1.01e-03   7.07e-08   4.52e-03 100.0%
                          77.8%      22.2%       0.0%
