Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (win64) Build 3900603 Fri Jun 16 19:31:24 MDT 2023
| Date         : Mon Nov 10 11:04:31 2025
| Host         : Cesar running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TopPWM_timing_summary_routed.rpt -pb TopPWM_timing_summary_routed.pb -rpx TopPWM_timing_summary_routed.rpx -warn_on_violation
| Design       : TopPWM
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    16          
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (16)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (32)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (16)
-------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: u0/aux_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (32)
-------------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.699        0.000                      0                    9        0.226        0.000                      0                    9        4.500        0.000                       0                    10  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.699        0.000                      0                    9        0.226        0.000                      0                    9        4.500        0.000                       0                    10  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.699ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.226ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.699ns  (required time - arrival time)
  Source:                 u0/cuenta_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/cuenta_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.001ns  (logic 0.610ns (30.483%)  route 1.391ns (69.517%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.635     5.156    u0/aux_reg_0
    SLICE_X4Y6           FDCE                                         r  u0/cuenta_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDCE (Prop_fdce_C_Q)         0.456     5.612 r  u0/cuenta_reg[1]/Q
                         net (fo=5, routed)           0.867     6.480    u0/cuenta[1]
    SLICE_X4Y6           LUT4 (Prop_lut4_I1_O)        0.154     6.634 r  u0/cuenta[3]_i_1/O
                         net (fo=1, routed)           0.524     7.157    u0/cuenta_0[3]
    SLICE_X4Y6           FDCE                                         r  u0/cuenta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.517    14.858    u0/aux_reg_0
    SLICE_X4Y6           FDCE                                         r  u0/cuenta_reg[3]/C
                         clock pessimism              0.298    15.156    
                         clock uncertainty           -0.035    15.121    
    SLICE_X4Y6           FDCE (Setup_fdce_C_D)       -0.265    14.856    u0/cuenta_reg[3]
  -------------------------------------------------------------------
                         required time                         14.856    
                         arrival time                          -7.157    
  -------------------------------------------------------------------
                         slack                                  7.699    

Slack (MET) :             7.737ns  (required time - arrival time)
  Source:                 u0/cuenta_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/aux_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.234ns  (logic 0.704ns (31.509%)  route 1.530ns (68.491%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.635     5.156    u0/aux_reg_0
    SLICE_X4Y6           FDCE                                         r  u0/cuenta_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDCE (Prop_fdce_C_Q)         0.456     5.612 r  u0/cuenta_reg[1]/Q
                         net (fo=5, routed)           0.867     6.480    u0/cuenta[1]
    SLICE_X4Y6           LUT4 (Prop_lut4_I1_O)        0.124     6.604 r  u0/cuenta[7]_i_2/O
                         net (fo=4, routed)           0.663     7.267    u0/cuenta[7]_i_2_n_0
    SLICE_X5Y6           LUT6 (Prop_lut6_I4_O)        0.124     7.391 r  u0/aux_i_1/O
                         net (fo=1, routed)           0.000     7.391    u0/aux_i_1_n_0
    SLICE_X5Y6           FDCE                                         r  u0/aux_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.517    14.858    u0/aux_reg_0
    SLICE_X5Y6           FDCE                                         r  u0/aux_reg/C
                         clock pessimism              0.276    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X5Y6           FDCE (Setup_fdce_C_D)        0.029    15.128    u0/aux_reg
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                          -7.391    
  -------------------------------------------------------------------
                         slack                                  7.737    

Slack (MET) :             7.759ns  (required time - arrival time)
  Source:                 u0/cuenta_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/cuenta_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.215ns  (logic 0.704ns (31.786%)  route 1.511ns (68.214%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.635     5.156    u0/aux_reg_0
    SLICE_X4Y6           FDCE                                         r  u0/cuenta_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDCE (Prop_fdce_C_Q)         0.456     5.612 r  u0/cuenta_reg[1]/Q
                         net (fo=5, routed)           0.867     6.480    u0/cuenta[1]
    SLICE_X4Y6           LUT4 (Prop_lut4_I1_O)        0.124     6.604 r  u0/cuenta[7]_i_2/O
                         net (fo=4, routed)           0.643     7.247    u0/cuenta[7]_i_2_n_0
    SLICE_X5Y6           LUT5 (Prop_lut5_I4_O)        0.124     7.371 r  u0/cuenta[4]_i_1/O
                         net (fo=1, routed)           0.000     7.371    u0/cuenta_0[4]
    SLICE_X5Y6           FDCE                                         r  u0/cuenta_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.517    14.858    u0/aux_reg_0
    SLICE_X5Y6           FDCE                                         r  u0/cuenta_reg[4]/C
                         clock pessimism              0.276    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X5Y6           FDCE (Setup_fdce_C_D)        0.031    15.130    u0/cuenta_reg[4]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                          -7.371    
  -------------------------------------------------------------------
                         slack                                  7.759    

Slack (MET) :             7.777ns  (required time - arrival time)
  Source:                 u0/cuenta_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/cuenta_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.241ns  (logic 0.730ns (32.578%)  route 1.511ns (67.422%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.635     5.156    u0/aux_reg_0
    SLICE_X4Y6           FDCE                                         r  u0/cuenta_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDCE (Prop_fdce_C_Q)         0.456     5.612 r  u0/cuenta_reg[1]/Q
                         net (fo=5, routed)           0.867     6.480    u0/cuenta[1]
    SLICE_X4Y6           LUT4 (Prop_lut4_I1_O)        0.124     6.604 r  u0/cuenta[7]_i_2/O
                         net (fo=4, routed)           0.643     7.247    u0/cuenta[7]_i_2_n_0
    SLICE_X5Y6           LUT5 (Prop_lut5_I2_O)        0.150     7.397 r  u0/cuenta[7]_i_1/O
                         net (fo=1, routed)           0.000     7.397    u0/cuenta_0[7]
    SLICE_X5Y6           FDCE                                         r  u0/cuenta_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.517    14.858    u0/aux_reg_0
    SLICE_X5Y6           FDCE                                         r  u0/cuenta_reg[7]/C
                         clock pessimism              0.276    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X5Y6           FDCE (Setup_fdce_C_D)        0.075    15.174    u0/cuenta_reg[7]
  -------------------------------------------------------------------
                         required time                         15.174    
                         arrival time                          -7.397    
  -------------------------------------------------------------------
                         slack                                  7.777    

Slack (MET) :             8.041ns  (required time - arrival time)
  Source:                 u0/cuenta_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/cuenta_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.933ns  (logic 0.704ns (36.424%)  route 1.229ns (63.576%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.635     5.156    u0/aux_reg_0
    SLICE_X4Y6           FDCE                                         r  u0/cuenta_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDCE (Prop_fdce_C_Q)         0.456     5.612 r  u0/cuenta_reg[1]/Q
                         net (fo=5, routed)           0.867     6.480    u0/cuenta[1]
    SLICE_X4Y6           LUT4 (Prop_lut4_I1_O)        0.124     6.604 r  u0/cuenta[7]_i_2/O
                         net (fo=4, routed)           0.361     6.965    u0/cuenta[7]_i_2_n_0
    SLICE_X5Y6           LUT4 (Prop_lut4_I2_O)        0.124     7.089 r  u0/cuenta[6]_i_1/O
                         net (fo=1, routed)           0.000     7.089    u0/cuenta_0[6]
    SLICE_X5Y6           FDCE                                         r  u0/cuenta_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.517    14.858    u0/aux_reg_0
    SLICE_X5Y6           FDCE                                         r  u0/cuenta_reg[6]/C
                         clock pessimism              0.276    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X5Y6           FDCE (Setup_fdce_C_D)        0.031    15.130    u0/cuenta_reg[6]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                          -7.089    
  -------------------------------------------------------------------
                         slack                                  8.041    

Slack (MET) :             8.570ns  (required time - arrival time)
  Source:                 u0/cuenta_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/cuenta_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.424ns  (logic 0.580ns (40.738%)  route 0.844ns (59.262%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.635     5.156    u0/aux_reg_0
    SLICE_X4Y6           FDCE                                         r  u0/cuenta_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDCE (Prop_fdce_C_Q)         0.456     5.612 r  u0/cuenta_reg[1]/Q
                         net (fo=5, routed)           0.844     6.456    u0/cuenta[1]
    SLICE_X4Y6           LUT2 (Prop_lut2_I0_O)        0.124     6.580 r  u0/cuenta[1]_i_1/O
                         net (fo=1, routed)           0.000     6.580    u0/cuenta_0[1]
    SLICE_X4Y6           FDCE                                         r  u0/cuenta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.517    14.858    u0/aux_reg_0
    SLICE_X4Y6           FDCE                                         r  u0/cuenta_reg[1]/C
                         clock pessimism              0.298    15.156    
                         clock uncertainty           -0.035    15.121    
    SLICE_X4Y6           FDCE (Setup_fdce_C_D)        0.029    15.150    u0/cuenta_reg[1]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -6.580    
  -------------------------------------------------------------------
                         slack                                  8.570    

Slack (MET) :             8.590ns  (required time - arrival time)
  Source:                 u0/cuenta_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/cuenta_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.450ns  (logic 0.606ns (41.801%)  route 0.844ns (58.199%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.635     5.156    u0/aux_reg_0
    SLICE_X4Y6           FDCE                                         r  u0/cuenta_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDCE (Prop_fdce_C_Q)         0.456     5.612 r  u0/cuenta_reg[1]/Q
                         net (fo=5, routed)           0.844     6.456    u0/cuenta[1]
    SLICE_X4Y6           LUT3 (Prop_lut3_I2_O)        0.150     6.606 r  u0/cuenta[2]_i_1/O
                         net (fo=1, routed)           0.000     6.606    u0/cuenta_0[2]
    SLICE_X4Y6           FDCE                                         r  u0/cuenta_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.517    14.858    u0/aux_reg_0
    SLICE_X4Y6           FDCE                                         r  u0/cuenta_reg[2]/C
                         clock pessimism              0.298    15.156    
                         clock uncertainty           -0.035    15.121    
    SLICE_X4Y6           FDCE (Setup_fdce_C_D)        0.075    15.196    u0/cuenta_reg[2]
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                          -6.606    
  -------------------------------------------------------------------
                         slack                                  8.590    

Slack (MET) :             8.591ns  (required time - arrival time)
  Source:                 u0/cuenta_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/cuenta_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.405ns  (logic 0.715ns (50.903%)  route 0.690ns (49.097%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.635     5.156    u0/aux_reg_0
    SLICE_X4Y6           FDCE                                         r  u0/cuenta_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDCE (Prop_fdce_C_Q)         0.419     5.575 r  u0/cuenta_reg[3]/Q
                         net (fo=3, routed)           0.690     6.265    u0/cuenta[3]
    SLICE_X4Y6           LUT6 (Prop_lut6_I3_O)        0.296     6.561 r  u0/cuenta[5]_i_1/O
                         net (fo=1, routed)           0.000     6.561    u0/cuenta_0[5]
    SLICE_X4Y6           FDCE                                         r  u0/cuenta_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.517    14.858    u0/aux_reg_0
    SLICE_X4Y6           FDCE                                         r  u0/cuenta_reg[5]/C
                         clock pessimism              0.298    15.156    
                         clock uncertainty           -0.035    15.121    
    SLICE_X4Y6           FDCE (Setup_fdce_C_D)        0.031    15.152    u0/cuenta_reg[5]
  -------------------------------------------------------------------
                         required time                         15.152    
                         arrival time                          -6.561    
  -------------------------------------------------------------------
                         slack                                  8.591    

Slack (MET) :             8.895ns  (required time - arrival time)
  Source:                 u0/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/cuenta_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.101ns  (logic 0.580ns (52.671%)  route 0.521ns (47.329%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.635     5.156    u0/aux_reg_0
    SLICE_X4Y6           FDCE                                         r  u0/cuenta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDCE (Prop_fdce_C_Q)         0.456     5.612 f  u0/cuenta_reg[0]/Q
                         net (fo=6, routed)           0.521     6.133    u0/cuenta[0]
    SLICE_X4Y6           LUT1 (Prop_lut1_I0_O)        0.124     6.257 r  u0/cuenta[0]_i_1/O
                         net (fo=1, routed)           0.000     6.257    u0/cuenta_0[0]
    SLICE_X4Y6           FDCE                                         r  u0/cuenta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.517    14.858    u0/aux_reg_0
    SLICE_X4Y6           FDCE                                         r  u0/cuenta_reg[0]/C
                         clock pessimism              0.298    15.156    
                         clock uncertainty           -0.035    15.121    
    SLICE_X4Y6           FDCE (Setup_fdce_C_D)        0.032    15.153    u0/cuenta_reg[0]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                          -6.257    
  -------------------------------------------------------------------
                         slack                                  8.895    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 u0/cuenta_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/cuenta_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.227ns (71.396%)  route 0.091ns (28.604%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.593     1.476    u0/aux_reg_0
    SLICE_X4Y6           FDCE                                         r  u0/cuenta_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDCE (Prop_fdce_C_Q)         0.128     1.604 r  u0/cuenta_reg[2]/Q
                         net (fo=4, routed)           0.091     1.695    u0/cuenta[2]
    SLICE_X4Y6           LUT6 (Prop_lut6_I4_O)        0.099     1.794 r  u0/cuenta[5]_i_1/O
                         net (fo=1, routed)           0.000     1.794    u0/cuenta_0[5]
    SLICE_X4Y6           FDCE                                         r  u0/cuenta_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.864     1.991    u0/aux_reg_0
    SLICE_X4Y6           FDCE                                         r  u0/cuenta_reg[5]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X4Y6           FDCE (Hold_fdce_C_D)         0.092     1.568    u0/cuenta_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 u0/cuenta_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/aux_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.091%)  route 0.171ns (47.909%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.593     1.476    u0/aux_reg_0
    SLICE_X4Y6           FDCE                                         r  u0/cuenta_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDCE (Prop_fdce_C_Q)         0.141     1.617 r  u0/cuenta_reg[5]/Q
                         net (fo=5, routed)           0.171     1.788    u0/cuenta[5]
    SLICE_X5Y6           LUT6 (Prop_lut6_I1_O)        0.045     1.833 r  u0/aux_i_1/O
                         net (fo=1, routed)           0.000     1.833    u0/aux_i_1_n_0
    SLICE_X5Y6           FDCE                                         r  u0/aux_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.864     1.991    u0/aux_reg_0
    SLICE_X5Y6           FDCE                                         r  u0/aux_reg/C
                         clock pessimism             -0.502     1.489    
    SLICE_X5Y6           FDCE (Hold_fdce_C_D)         0.091     1.580    u0/aux_reg
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 u0/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/cuenta_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.247%)  route 0.184ns (49.753%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.593     1.476    u0/aux_reg_0
    SLICE_X4Y6           FDCE                                         r  u0/cuenta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDCE (Prop_fdce_C_Q)         0.141     1.617 f  u0/cuenta_reg[0]/Q
                         net (fo=6, routed)           0.184     1.801    u0/cuenta[0]
    SLICE_X4Y6           LUT1 (Prop_lut1_I0_O)        0.045     1.846 r  u0/cuenta[0]_i_1/O
                         net (fo=1, routed)           0.000     1.846    u0/cuenta_0[0]
    SLICE_X4Y6           FDCE                                         r  u0/cuenta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.864     1.991    u0/aux_reg_0
    SLICE_X4Y6           FDCE                                         r  u0/cuenta_reg[0]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X4Y6           FDCE (Hold_fdce_C_D)         0.092     1.568    u0/cuenta_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 u0/cuenta_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/cuenta_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.230ns (55.240%)  route 0.186ns (44.760%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.593     1.476    u0/aux_reg_0
    SLICE_X4Y6           FDCE                                         r  u0/cuenta_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDCE (Prop_fdce_C_Q)         0.128     1.604 r  u0/cuenta_reg[2]/Q
                         net (fo=4, routed)           0.186     1.790    u0/cuenta[2]
    SLICE_X4Y6           LUT3 (Prop_lut3_I0_O)        0.102     1.892 r  u0/cuenta[2]_i_1/O
                         net (fo=1, routed)           0.000     1.892    u0/cuenta_0[2]
    SLICE_X4Y6           FDCE                                         r  u0/cuenta_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.864     1.991    u0/aux_reg_0
    SLICE_X4Y6           FDCE                                         r  u0/cuenta_reg[2]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X4Y6           FDCE (Hold_fdce_C_D)         0.107     1.583    u0/cuenta_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 u0/cuenta_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/cuenta_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.184ns (41.957%)  route 0.255ns (58.043%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.593     1.476    u0/aux_reg_0
    SLICE_X4Y6           FDCE                                         r  u0/cuenta_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDCE (Prop_fdce_C_Q)         0.141     1.617 r  u0/cuenta_reg[5]/Q
                         net (fo=5, routed)           0.255     1.872    u0/cuenta[5]
    SLICE_X5Y6           LUT5 (Prop_lut5_I1_O)        0.043     1.915 r  u0/cuenta[7]_i_1/O
                         net (fo=1, routed)           0.000     1.915    u0/cuenta_0[7]
    SLICE_X5Y6           FDCE                                         r  u0/cuenta_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.864     1.991    u0/aux_reg_0
    SLICE_X5Y6           FDCE                                         r  u0/cuenta_reg[7]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X5Y6           FDCE (Hold_fdce_C_D)         0.107     1.596    u0/cuenta_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 u0/cuenta_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/cuenta_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.186ns (44.745%)  route 0.230ns (55.255%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.593     1.476    u0/aux_reg_0
    SLICE_X5Y6           FDCE                                         r  u0/cuenta_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDCE (Prop_fdce_C_Q)         0.141     1.617 r  u0/cuenta_reg[4]/Q
                         net (fo=5, routed)           0.230     1.847    u0/cuenta[4]
    SLICE_X5Y6           LUT4 (Prop_lut4_I1_O)        0.045     1.892 r  u0/cuenta[6]_i_1/O
                         net (fo=1, routed)           0.000     1.892    u0/cuenta_0[6]
    SLICE_X5Y6           FDCE                                         r  u0/cuenta_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.864     1.991    u0/aux_reg_0
    SLICE_X5Y6           FDCE                                         r  u0/cuenta_reg[6]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X5Y6           FDCE (Hold_fdce_C_D)         0.092     1.568    u0/cuenta_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 u0/cuenta_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/cuenta_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.186ns (42.220%)  route 0.255ns (57.780%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.593     1.476    u0/aux_reg_0
    SLICE_X4Y6           FDCE                                         r  u0/cuenta_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDCE (Prop_fdce_C_Q)         0.141     1.617 r  u0/cuenta_reg[5]/Q
                         net (fo=5, routed)           0.255     1.872    u0/cuenta[5]
    SLICE_X5Y6           LUT5 (Prop_lut5_I1_O)        0.045     1.917 r  u0/cuenta[4]_i_1/O
                         net (fo=1, routed)           0.000     1.917    u0/cuenta_0[4]
    SLICE_X5Y6           FDCE                                         r  u0/cuenta_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.864     1.991    u0/aux_reg_0
    SLICE_X5Y6           FDCE                                         r  u0/cuenta_reg[4]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X5Y6           FDCE (Hold_fdce_C_D)         0.092     1.581    u0/cuenta_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 u0/cuenta_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/cuenta_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.186ns (37.826%)  route 0.306ns (62.174%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.593     1.476    u0/aux_reg_0
    SLICE_X4Y6           FDCE                                         r  u0/cuenta_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDCE (Prop_fdce_C_Q)         0.141     1.617 r  u0/cuenta_reg[1]/Q
                         net (fo=5, routed)           0.306     1.923    u0/cuenta[1]
    SLICE_X4Y6           LUT2 (Prop_lut2_I0_O)        0.045     1.968 r  u0/cuenta[1]_i_1/O
                         net (fo=1, routed)           0.000     1.968    u0/cuenta_0[1]
    SLICE_X4Y6           FDCE                                         r  u0/cuenta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.864     1.991    u0/aux_reg_0
    SLICE_X4Y6           FDCE                                         r  u0/cuenta_reg[1]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X4Y6           FDCE (Hold_fdce_C_D)         0.091     1.567    u0/cuenta_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 u0/cuenta_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/cuenta_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.232ns (44.031%)  route 0.295ns (55.969%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.593     1.476    u0/aux_reg_0
    SLICE_X4Y6           FDCE                                         r  u0/cuenta_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDCE (Prop_fdce_C_Q)         0.128     1.604 r  u0/cuenta_reg[3]/Q
                         net (fo=3, routed)           0.121     1.725    u0/cuenta[3]
    SLICE_X4Y6           LUT4 (Prop_lut4_I0_O)        0.104     1.829 r  u0/cuenta[3]_i_1/O
                         net (fo=1, routed)           0.174     2.003    u0/cuenta_0[3]
    SLICE_X4Y6           FDCE                                         r  u0/cuenta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.864     1.991    u0/aux_reg_0
    SLICE_X4Y6           FDCE                                         r  u0/cuenta_reg[3]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X4Y6           FDCE (Hold_fdce_C_D)         0.006     1.482    u0/cuenta_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.482    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.521    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y6     u0/aux_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y6     u0/cuenta_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y6     u0/cuenta_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y6     u0/cuenta_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y6     u0/cuenta_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y6     u0/cuenta_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y6     u0/cuenta_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y6     u0/cuenta_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y6     u0/cuenta_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y6     u0/aux_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y6     u0/aux_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y6     u0/cuenta_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y6     u0/cuenta_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y6     u0/cuenta_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y6     u0/cuenta_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y6     u0/cuenta_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y6     u0/cuenta_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y6     u0/cuenta_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y6     u0/cuenta_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y6     u0/aux_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y6     u0/aux_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y6     u0/cuenta_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y6     u0/cuenta_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y6     u0/cuenta_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y6     u0/cuenta_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y6     u0/cuenta_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y6     u0/cuenta_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y6     u0/cuenta_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y6     u0/cuenta_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 duty[4]
                            (input port)
  Destination:            Fout_PWM
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.585ns  (logic 8.511ns (41.345%)  route 12.074ns (58.655%))
  Logic Levels:           11  (CARRY4=5 IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  duty[4] (IN)
                         net (fo=0)                   0.000     0.000    duty[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  duty_IBUF[4]_inst/O
                         net (fo=11, routed)          1.865     3.316    u1/duty_IBUF[4]
    SLICE_X3Y11          LUT2 (Prop_lut2_I1_O)        0.152     3.468 r  u1/multOp__0_carry__0_i_2/O
                         net (fo=1, routed)           0.496     3.964    u1/multOp__0_carry__0_i_2_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.865     4.829 r  u1/multOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.829    u1/multOp__0_carry__0_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.048 r  u1/multOp__0_carry__1/O[0]
                         net (fo=3, routed)           1.149     6.197    u1/multOp__0_carry__1_n_7
    SLICE_X0Y9           LUT3 (Prop_lut3_I2_O)        0.323     6.520 f  u1/multOp__52_carry__0_i_10/O
                         net (fo=3, routed)           0.863     7.382    u1/multOp__52_carry__0_i_10_n_0
    SLICE_X0Y9           LUT5 (Prop_lut5_I2_O)        0.354     7.736 r  u1/multOp__52_carry__0_i_2/O
                         net (fo=2, routed)           0.539     8.275    u1/multOp__52_carry__0_i_2_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606     8.881 r  u1/multOp__52_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.881    u1/multOp__52_carry__0_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.215 r  u1/multOp__52_carry__1/O[1]
                         net (fo=2, routed)           0.952    10.167    u1/multOp[13]
    SLICE_X4Y11          LUT4 (Prop_lut4_I3_O)        0.303    10.470 r  u1/Fout_PWM0_carry__0_i_6/O
                         net (fo=1, routed)           0.000    10.470    u1/Fout_PWM0_carry__0_i_6_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.868 r  u1/Fout_PWM0_carry__0/CO[3]
                         net (fo=1, routed)           6.210    17.079    Fout_PWM_OBUF
    G3                   OBUF (Prop_obuf_I_O)         3.506    20.585 r  Fout_PWM_OBUF_inst/O
                         net (fo=0)                   0.000    20.585    Fout_PWM
    G3                                                                r  Fout_PWM (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u1/count_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.806ns  (logic 2.005ns (52.685%)  route 1.801ns (47.315%))
  Logic Levels:           6  (CARRY4=4 FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y10          FDCE                         0.000     0.000 r  u1/count_reg[1]/C
    SLICE_X7Y10          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  u1/count_reg[1]/Q
                         net (fo=19, routed)          0.895     1.314    u1/count[1]
    SLICE_X6Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     2.126 r  u1/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.126    u1/count_reg[4]_i_2_n_0
    SLICE_X6Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.243 r  u1/count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.243    u1/count_reg[8]_i_2_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.360 r  u1/count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.360    u1/count_reg[12]_i_2_n_0
    SLICE_X6Y12          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.579 r  u1/count_reg[15]_i_3/O[0]
                         net (fo=1, routed)           0.905     3.485    u1/count_reg[15]_i_3_n_7
    SLICE_X7Y11          LUT4 (Prop_lut4_I3_O)        0.321     3.806 r  u1/count[13]_i_1/O
                         net (fo=1, routed)           0.000     3.806    u1/count_0[13]
    SLICE_X7Y11          FDCE                                         r  u1/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u1/count_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.732ns  (logic 2.035ns (54.532%)  route 1.697ns (45.468%))
  Logic Levels:           6  (CARRY4=4 FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y10          FDCE                         0.000     0.000 r  u1/count_reg[1]/C
    SLICE_X7Y10          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  u1/count_reg[1]/Q
                         net (fo=19, routed)          0.895     1.314    u1/count[1]
    SLICE_X6Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     2.126 r  u1/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.126    u1/count_reg[4]_i_2_n_0
    SLICE_X6Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.243 r  u1/count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.243    u1/count_reg[8]_i_2_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.360 r  u1/count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.360    u1/count_reg[12]_i_2_n_0
    SLICE_X6Y12          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.599 r  u1/count_reg[15]_i_3/O[2]
                         net (fo=1, routed)           0.802     3.401    u1/count_reg[15]_i_3_n_5
    SLICE_X7Y11          LUT4 (Prop_lut4_I3_O)        0.331     3.732 r  u1/count[15]_i_1/O
                         net (fo=1, routed)           0.000     3.732    u1/count_0[15]
    SLICE_X7Y11          FDCE                                         r  u1/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u1/count_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.721ns  (logic 1.977ns (53.129%)  route 1.744ns (46.871%))
  Logic Levels:           5  (CARRY4=3 FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y10          FDCE                         0.000     0.000 r  u1/count_reg[1]/C
    SLICE_X7Y10          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  u1/count_reg[1]/Q
                         net (fo=19, routed)          0.895     1.314    u1/count[1]
    SLICE_X6Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     2.126 r  u1/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.126    u1/count_reg[4]_i_2_n_0
    SLICE_X6Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.243 r  u1/count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.243    u1/count_reg[8]_i_2_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.566 r  u1/count_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.849     3.415    u1/count_reg[12]_i_2_n_6
    SLICE_X7Y11          LUT4 (Prop_lut4_I3_O)        0.306     3.721 r  u1/count[10]_i_1/O
                         net (fo=1, routed)           0.000     3.721    u1/count_0[10]
    SLICE_X7Y11          FDCE                                         r  u1/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u1/count_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.601ns  (logic 1.890ns (52.485%)  route 1.711ns (47.515%))
  Logic Levels:           5  (CARRY4=3 FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y10          FDCE                         0.000     0.000 r  u1/count_reg[1]/C
    SLICE_X7Y10          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  u1/count_reg[1]/Q
                         net (fo=19, routed)          0.895     1.314    u1/count[1]
    SLICE_X6Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     2.126 r  u1/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.126    u1/count_reg[4]_i_2_n_0
    SLICE_X6Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.243 r  u1/count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.243    u1/count_reg[8]_i_2_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.462 r  u1/count_reg[12]_i_2/O[0]
                         net (fo=1, routed)           0.816     3.278    u1/count_reg[12]_i_2_n_7
    SLICE_X5Y10          LUT4 (Prop_lut4_I3_O)        0.323     3.601 r  u1/count[9]_i_1/O
                         net (fo=1, routed)           0.000     3.601    u1/count_0[9]
    SLICE_X5Y10          FDCE                                         r  u1/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u1/count_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.543ns  (logic 1.797ns (50.725%)  route 1.746ns (49.275%))
  Logic Levels:           4  (CARRY4=2 FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y10          FDCE                         0.000     0.000 r  u1/count_reg[1]/C
    SLICE_X7Y10          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  u1/count_reg[1]/Q
                         net (fo=19, routed)          0.895     1.314    u1/count[1]
    SLICE_X6Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     2.126 r  u1/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.126    u1/count_reg[4]_i_2_n_0
    SLICE_X6Y10          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.365 r  u1/count_reg[8]_i_2/O[2]
                         net (fo=1, routed)           0.850     3.216    u1/count_reg[8]_i_2_n_5
    SLICE_X7Y10          LUT4 (Prop_lut4_I3_O)        0.327     3.543 r  u1/count[7]_i_1/O
                         net (fo=1, routed)           0.000     3.543    u1/count_0[7]
    SLICE_X7Y10          FDCE                                         r  u1/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u1/count_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.524ns  (logic 1.970ns (55.908%)  route 1.554ns (44.092%))
  Logic Levels:           5  (CARRY4=3 FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y10          FDCE                         0.000     0.000 r  u1/count_reg[1]/C
    SLICE_X7Y10          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  u1/count_reg[1]/Q
                         net (fo=19, routed)          0.895     1.314    u1/count[1]
    SLICE_X6Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     2.126 r  u1/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.126    u1/count_reg[4]_i_2_n_0
    SLICE_X6Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.243 r  u1/count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.243    u1/count_reg[8]_i_2_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.558 r  u1/count_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.658     3.217    u1/count_reg[12]_i_2_n_4
    SLICE_X7Y11          LUT4 (Prop_lut4_I3_O)        0.307     3.524 r  u1/count[12]_i_1/O
                         net (fo=1, routed)           0.000     3.524    u1/count_0[12]
    SLICE_X7Y11          FDCE                                         r  u1/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u1/count_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.430ns  (logic 1.633ns (47.610%)  route 1.797ns (52.390%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y10          FDCE                         0.000     0.000 r  u1/count_reg[1]/C
    SLICE_X7Y10          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  u1/count_reg[1]/Q
                         net (fo=19, routed)          0.895     1.314    u1/count[1]
    SLICE_X6Y9           CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.907     2.221 r  u1/count_reg[4]_i_2/O[3]
                         net (fo=1, routed)           0.902     3.123    u1/count_reg[4]_i_2_n_4
    SLICE_X7Y10          LUT4 (Prop_lut4_I3_O)        0.307     3.430 r  u1/count[4]_i_1/O
                         net (fo=1, routed)           0.000     3.430    u1/count_0[4]
    SLICE_X7Y10          FDCE                                         r  u1/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u1/count_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.397ns  (logic 2.094ns (61.636%)  route 1.303ns (38.364%))
  Logic Levels:           6  (CARRY4=4 FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y10          FDCE                         0.000     0.000 r  u1/count_reg[1]/C
    SLICE_X7Y10          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  u1/count_reg[1]/Q
                         net (fo=19, routed)          0.895     1.314    u1/count[1]
    SLICE_X6Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     2.126 r  u1/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.126    u1/count_reg[4]_i_2_n_0
    SLICE_X6Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.243 r  u1/count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.243    u1/count_reg[8]_i_2_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.360 r  u1/count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.360    u1/count_reg[12]_i_2_n_0
    SLICE_X6Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.683 r  u1/count_reg[15]_i_3/O[1]
                         net (fo=1, routed)           0.408     3.091    u1/count_reg[15]_i_3_n_6
    SLICE_X7Y11          LUT4 (Prop_lut4_I3_O)        0.306     3.397 r  u1/count[14]_i_1/O
                         net (fo=1, routed)           0.000     3.397    u1/count_0[14]
    SLICE_X7Y11          FDCE                                         r  u1/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u1/count_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.337ns  (logic 0.856ns (25.653%)  route 2.481ns (74.347%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y10          FDCE                         0.000     0.000 r  u1/count_reg[2]/C
    SLICE_X7Y10          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  u1/count_reg[2]/Q
                         net (fo=4, routed)           0.999     1.455    u1/count[2]
    SLICE_X5Y10          LUT6 (Prop_lut6_I4_O)        0.124     1.579 r  u1/count[15]_i_5/O
                         net (fo=1, routed)           0.478     2.057    u1/count[15]_i_5_n_0
    SLICE_X5Y11          LUT6 (Prop_lut6_I5_O)        0.124     2.181 r  u1/count[15]_i_2/O
                         net (fo=16, routed)          1.004     3.185    u1/count[15]_i_2_n_0
    SLICE_X7Y11          LUT4 (Prop_lut4_I0_O)        0.152     3.337 r  u1/count[11]_i_1/O
                         net (fo=1, routed)           0.000     3.337    u1/count_0[11]
    SLICE_X7Y11          FDCE                                         r  u1/count_reg[11]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u1/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u1/count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.390ns  (logic 0.186ns (47.714%)  route 0.204ns (52.286%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y10          FDCE                         0.000     0.000 r  u1/count_reg[0]/C
    SLICE_X7Y10          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u1/count_reg[0]/Q
                         net (fo=19, routed)          0.204     0.345    u1/count[0]
    SLICE_X7Y10          LUT4 (Prop_lut4_I2_O)        0.045     0.390 r  u1/count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.390    u1/count_0[4]
    SLICE_X7Y10          FDCE                                         r  u1/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u1/count_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.390ns  (logic 0.186ns (47.714%)  route 0.204ns (52.286%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y10          FDCE                         0.000     0.000 r  u1/count_reg[0]/C
    SLICE_X7Y10          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u1/count_reg[0]/Q
                         net (fo=19, routed)          0.204     0.345    u1/count[0]
    SLICE_X7Y10          LUT4 (Prop_lut4_I2_O)        0.045     0.390 r  u1/count[6]_i_1/O
                         net (fo=1, routed)           0.000     0.390    u1/count_0[6]
    SLICE_X7Y10          FDCE                                         r  u1/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u1/count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.394ns  (logic 0.190ns (48.245%)  route 0.204ns (51.755%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y10          FDCE                         0.000     0.000 r  u1/count_reg[0]/C
    SLICE_X7Y10          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u1/count_reg[0]/Q
                         net (fo=19, routed)          0.204     0.345    u1/count[0]
    SLICE_X7Y10          LUT4 (Prop_lut4_I2_O)        0.049     0.394 r  u1/count[7]_i_1/O
                         net (fo=1, routed)           0.000     0.394    u1/count_0[7]
    SLICE_X7Y10          FDCE                                         r  u1/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u1/count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.396ns  (logic 0.192ns (48.507%)  route 0.204ns (51.493%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y10          FDCE                         0.000     0.000 r  u1/count_reg[0]/C
    SLICE_X7Y10          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u1/count_reg[0]/Q
                         net (fo=19, routed)          0.204     0.345    u1/count[0]
    SLICE_X7Y10          LUT4 (Prop_lut4_I2_O)        0.051     0.396 r  u1/count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.396    u1/count_0[5]
    SLICE_X7Y10          FDCE                                         r  u1/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u1/count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.183ns (45.894%)  route 0.216ns (54.106%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y10          FDCE                         0.000     0.000 r  u1/count_reg[0]/C
    SLICE_X7Y10          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u1/count_reg[0]/Q
                         net (fo=19, routed)          0.216     0.357    u1/count[0]
    SLICE_X7Y10          LUT4 (Prop_lut4_I2_O)        0.042     0.399 r  u1/count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.399    u1/count_0[1]
    SLICE_X7Y10          FDCE                                         r  u1/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u1/count_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.186ns (46.400%)  route 0.215ns (53.600%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y10          FDCE                         0.000     0.000 r  u1/count_reg[0]/C
    SLICE_X7Y10          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u1/count_reg[0]/Q
                         net (fo=19, routed)          0.215     0.356    u1/count[0]
    SLICE_X7Y11          LUT4 (Prop_lut4_I2_O)        0.045     0.401 r  u1/count[10]_i_1/O
                         net (fo=1, routed)           0.000     0.401    u1/count_0[10]
    SLICE_X7Y11          FDCE                                         r  u1/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u1/count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.402ns  (logic 0.184ns (45.800%)  route 0.218ns (54.200%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y10          FDCE                         0.000     0.000 r  u1/count_reg[0]/C
    SLICE_X7Y10          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u1/count_reg[0]/Q
                         net (fo=19, routed)          0.218     0.359    u1/count[0]
    SLICE_X7Y10          LUT4 (Prop_lut4_I2_O)        0.043     0.402 r  u1/count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.402    u1/count_0[3]
    SLICE_X7Y10          FDCE                                         r  u1/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u1/count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.402ns  (logic 0.186ns (46.298%)  route 0.216ns (53.702%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y10          FDCE                         0.000     0.000 r  u1/count_reg[0]/C
    SLICE_X7Y10          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  u1/count_reg[0]/Q
                         net (fo=19, routed)          0.216     0.357    u1/count[0]
    SLICE_X7Y10          LUT3 (Prop_lut3_I1_O)        0.045     0.402 r  u1/count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.402    u1/count_0[0]
    SLICE_X7Y10          FDCE                                         r  u1/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u1/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.404ns  (logic 0.186ns (46.068%)  route 0.218ns (53.932%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y10          FDCE                         0.000     0.000 r  u1/count_reg[0]/C
    SLICE_X7Y10          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u1/count_reg[0]/Q
                         net (fo=19, routed)          0.218     0.359    u1/count[0]
    SLICE_X7Y10          LUT4 (Prop_lut4_I2_O)        0.045     0.404 r  u1/count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.404    u1/count_0[2]
    SLICE_X7Y10          FDCE                                         r  u1/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u1/count_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.404ns  (logic 0.189ns (46.798%)  route 0.215ns (53.202%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y10          FDCE                         0.000     0.000 r  u1/count_reg[0]/C
    SLICE_X7Y10          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u1/count_reg[0]/Q
                         net (fo=19, routed)          0.215     0.356    u1/count[0]
    SLICE_X7Y11          LUT4 (Prop_lut4_I2_O)        0.048     0.404 r  u1/count[11]_i_1/O
                         net (fo=1, routed)           0.000     0.404    u1/count_0[11]
    SLICE_X7Y11          FDCE                                         r  u1/count_reg[11]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Clear
                            (input port)
  Destination:            u0/cuenta_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.286ns  (logic 1.441ns (43.862%)  route 1.845ns (56.138%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  Clear (IN)
                         net (fo=0)                   0.000     0.000    Clear
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  Clear_IBUF_inst/O
                         net (fo=25, routed)          1.845     3.286    u0/AR[0]
    SLICE_X4Y6           FDCE                                         f  u0/cuenta_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.517     4.858    u0/aux_reg_0
    SLICE_X4Y6           FDCE                                         r  u0/cuenta_reg[0]/C

Slack:                    inf
  Source:                 Clear
                            (input port)
  Destination:            u0/cuenta_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.286ns  (logic 1.441ns (43.862%)  route 1.845ns (56.138%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  Clear (IN)
                         net (fo=0)                   0.000     0.000    Clear
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  Clear_IBUF_inst/O
                         net (fo=25, routed)          1.845     3.286    u0/AR[0]
    SLICE_X4Y6           FDCE                                         f  u0/cuenta_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.517     4.858    u0/aux_reg_0
    SLICE_X4Y6           FDCE                                         r  u0/cuenta_reg[1]/C

Slack:                    inf
  Source:                 Clear
                            (input port)
  Destination:            u0/cuenta_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.286ns  (logic 1.441ns (43.862%)  route 1.845ns (56.138%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  Clear (IN)
                         net (fo=0)                   0.000     0.000    Clear
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  Clear_IBUF_inst/O
                         net (fo=25, routed)          1.845     3.286    u0/AR[0]
    SLICE_X4Y6           FDCE                                         f  u0/cuenta_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.517     4.858    u0/aux_reg_0
    SLICE_X4Y6           FDCE                                         r  u0/cuenta_reg[2]/C

Slack:                    inf
  Source:                 Clear
                            (input port)
  Destination:            u0/cuenta_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.286ns  (logic 1.441ns (43.862%)  route 1.845ns (56.138%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  Clear (IN)
                         net (fo=0)                   0.000     0.000    Clear
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  Clear_IBUF_inst/O
                         net (fo=25, routed)          1.845     3.286    u0/AR[0]
    SLICE_X4Y6           FDCE                                         f  u0/cuenta_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.517     4.858    u0/aux_reg_0
    SLICE_X4Y6           FDCE                                         r  u0/cuenta_reg[3]/C

Slack:                    inf
  Source:                 Clear
                            (input port)
  Destination:            u0/cuenta_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.286ns  (logic 1.441ns (43.862%)  route 1.845ns (56.138%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  Clear (IN)
                         net (fo=0)                   0.000     0.000    Clear
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  Clear_IBUF_inst/O
                         net (fo=25, routed)          1.845     3.286    u0/AR[0]
    SLICE_X4Y6           FDCE                                         f  u0/cuenta_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.517     4.858    u0/aux_reg_0
    SLICE_X4Y6           FDCE                                         r  u0/cuenta_reg[5]/C

Slack:                    inf
  Source:                 Clear
                            (input port)
  Destination:            u0/aux_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.282ns  (logic 1.441ns (43.920%)  route 1.840ns (56.080%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  Clear (IN)
                         net (fo=0)                   0.000     0.000    Clear
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  Clear_IBUF_inst/O
                         net (fo=25, routed)          1.840     3.282    u0/AR[0]
    SLICE_X5Y6           FDCE                                         f  u0/aux_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.517     4.858    u0/aux_reg_0
    SLICE_X5Y6           FDCE                                         r  u0/aux_reg/C

Slack:                    inf
  Source:                 Clear
                            (input port)
  Destination:            u0/cuenta_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.282ns  (logic 1.441ns (43.920%)  route 1.840ns (56.080%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  Clear (IN)
                         net (fo=0)                   0.000     0.000    Clear
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  Clear_IBUF_inst/O
                         net (fo=25, routed)          1.840     3.282    u0/AR[0]
    SLICE_X5Y6           FDCE                                         f  u0/cuenta_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.517     4.858    u0/aux_reg_0
    SLICE_X5Y6           FDCE                                         r  u0/cuenta_reg[4]/C

Slack:                    inf
  Source:                 Clear
                            (input port)
  Destination:            u0/cuenta_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.282ns  (logic 1.441ns (43.920%)  route 1.840ns (56.080%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  Clear (IN)
                         net (fo=0)                   0.000     0.000    Clear
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  Clear_IBUF_inst/O
                         net (fo=25, routed)          1.840     3.282    u0/AR[0]
    SLICE_X5Y6           FDCE                                         f  u0/cuenta_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.517     4.858    u0/aux_reg_0
    SLICE_X5Y6           FDCE                                         r  u0/cuenta_reg[6]/C

Slack:                    inf
  Source:                 Clear
                            (input port)
  Destination:            u0/cuenta_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.282ns  (logic 1.441ns (43.920%)  route 1.840ns (56.080%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  Clear (IN)
                         net (fo=0)                   0.000     0.000    Clear
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  Clear_IBUF_inst/O
                         net (fo=25, routed)          1.840     3.282    u0/AR[0]
    SLICE_X5Y6           FDCE                                         f  u0/cuenta_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.517     4.858    u0/aux_reg_0
    SLICE_X5Y6           FDCE                                         r  u0/cuenta_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Clear
                            (input port)
  Destination:            u0/aux_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.914ns  (logic 0.210ns (22.927%)  route 0.704ns (77.073%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  Clear (IN)
                         net (fo=0)                   0.000     0.000    Clear
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  Clear_IBUF_inst/O
                         net (fo=25, routed)          0.704     0.914    u0/AR[0]
    SLICE_X5Y6           FDCE                                         f  u0/aux_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.864     1.991    u0/aux_reg_0
    SLICE_X5Y6           FDCE                                         r  u0/aux_reg/C

Slack:                    inf
  Source:                 Clear
                            (input port)
  Destination:            u0/cuenta_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.914ns  (logic 0.210ns (22.927%)  route 0.704ns (77.073%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  Clear (IN)
                         net (fo=0)                   0.000     0.000    Clear
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  Clear_IBUF_inst/O
                         net (fo=25, routed)          0.704     0.914    u0/AR[0]
    SLICE_X5Y6           FDCE                                         f  u0/cuenta_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.864     1.991    u0/aux_reg_0
    SLICE_X5Y6           FDCE                                         r  u0/cuenta_reg[4]/C

Slack:                    inf
  Source:                 Clear
                            (input port)
  Destination:            u0/cuenta_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.914ns  (logic 0.210ns (22.927%)  route 0.704ns (77.073%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  Clear (IN)
                         net (fo=0)                   0.000     0.000    Clear
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  Clear_IBUF_inst/O
                         net (fo=25, routed)          0.704     0.914    u0/AR[0]
    SLICE_X5Y6           FDCE                                         f  u0/cuenta_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.864     1.991    u0/aux_reg_0
    SLICE_X5Y6           FDCE                                         r  u0/cuenta_reg[6]/C

Slack:                    inf
  Source:                 Clear
                            (input port)
  Destination:            u0/cuenta_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.914ns  (logic 0.210ns (22.927%)  route 0.704ns (77.073%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  Clear (IN)
                         net (fo=0)                   0.000     0.000    Clear
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  Clear_IBUF_inst/O
                         net (fo=25, routed)          0.704     0.914    u0/AR[0]
    SLICE_X5Y6           FDCE                                         f  u0/cuenta_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.864     1.991    u0/aux_reg_0
    SLICE_X5Y6           FDCE                                         r  u0/cuenta_reg[7]/C

Slack:                    inf
  Source:                 Clear
                            (input port)
  Destination:            u0/cuenta_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.918ns  (logic 0.210ns (22.818%)  route 0.709ns (77.182%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  Clear (IN)
                         net (fo=0)                   0.000     0.000    Clear
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  Clear_IBUF_inst/O
                         net (fo=25, routed)          0.709     0.918    u0/AR[0]
    SLICE_X4Y6           FDCE                                         f  u0/cuenta_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.864     1.991    u0/aux_reg_0
    SLICE_X4Y6           FDCE                                         r  u0/cuenta_reg[0]/C

Slack:                    inf
  Source:                 Clear
                            (input port)
  Destination:            u0/cuenta_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.918ns  (logic 0.210ns (22.818%)  route 0.709ns (77.182%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  Clear (IN)
                         net (fo=0)                   0.000     0.000    Clear
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  Clear_IBUF_inst/O
                         net (fo=25, routed)          0.709     0.918    u0/AR[0]
    SLICE_X4Y6           FDCE                                         f  u0/cuenta_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.864     1.991    u0/aux_reg_0
    SLICE_X4Y6           FDCE                                         r  u0/cuenta_reg[1]/C

Slack:                    inf
  Source:                 Clear
                            (input port)
  Destination:            u0/cuenta_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.918ns  (logic 0.210ns (22.818%)  route 0.709ns (77.182%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  Clear (IN)
                         net (fo=0)                   0.000     0.000    Clear
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  Clear_IBUF_inst/O
                         net (fo=25, routed)          0.709     0.918    u0/AR[0]
    SLICE_X4Y6           FDCE                                         f  u0/cuenta_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.864     1.991    u0/aux_reg_0
    SLICE_X4Y6           FDCE                                         r  u0/cuenta_reg[2]/C

Slack:                    inf
  Source:                 Clear
                            (input port)
  Destination:            u0/cuenta_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.918ns  (logic 0.210ns (22.818%)  route 0.709ns (77.182%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  Clear (IN)
                         net (fo=0)                   0.000     0.000    Clear
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  Clear_IBUF_inst/O
                         net (fo=25, routed)          0.709     0.918    u0/AR[0]
    SLICE_X4Y6           FDCE                                         f  u0/cuenta_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.864     1.991    u0/aux_reg_0
    SLICE_X4Y6           FDCE                                         r  u0/cuenta_reg[3]/C

Slack:                    inf
  Source:                 Clear
                            (input port)
  Destination:            u0/cuenta_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.918ns  (logic 0.210ns (22.818%)  route 0.709ns (77.182%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  Clear (IN)
                         net (fo=0)                   0.000     0.000    Clear
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  Clear_IBUF_inst/O
                         net (fo=25, routed)          0.709     0.918    u0/AR[0]
    SLICE_X4Y6           FDCE                                         f  u0/cuenta_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.864     1.991    u0/aux_reg_0
    SLICE_X4Y6           FDCE                                         r  u0/cuenta_reg[5]/C





