
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//addr2line_gcc_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401950 <.init>:
  401950:	stp	x29, x30, [sp, #-16]!
  401954:	mov	x29, sp
  401958:	bl	402638 <ferror@plt+0x808>
  40195c:	ldp	x29, x30, [sp], #16
  401960:	ret

Disassembly of section .plt:

0000000000401970 <memcpy@plt-0x20>:
  401970:	stp	x16, x30, [sp, #-16]!
  401974:	adrp	x16, 415000 <ferror@plt+0x131d0>
  401978:	ldr	x17, [x16, #4088]
  40197c:	add	x16, x16, #0xff8
  401980:	br	x17
  401984:	nop
  401988:	nop
  40198c:	nop

0000000000401990 <memcpy@plt>:
  401990:	adrp	x16, 416000 <ferror@plt+0x141d0>
  401994:	ldr	x17, [x16]
  401998:	add	x16, x16, #0x0
  40199c:	br	x17

00000000004019a0 <memmove@plt>:
  4019a0:	adrp	x16, 416000 <ferror@plt+0x141d0>
  4019a4:	ldr	x17, [x16, #8]
  4019a8:	add	x16, x16, #0x8
  4019ac:	br	x17

00000000004019b0 <mkstemps@plt>:
  4019b0:	adrp	x16, 416000 <ferror@plt+0x141d0>
  4019b4:	ldr	x17, [x16, #16]
  4019b8:	add	x16, x16, #0x10
  4019bc:	br	x17

00000000004019c0 <cplus_demangle_name_to_style@plt>:
  4019c0:	adrp	x16, 416000 <ferror@plt+0x141d0>
  4019c4:	ldr	x17, [x16, #24]
  4019c8:	add	x16, x16, #0x18
  4019cc:	br	x17

00000000004019d0 <strlen@plt>:
  4019d0:	adrp	x16, 416000 <ferror@plt+0x141d0>
  4019d4:	ldr	x17, [x16, #32]
  4019d8:	add	x16, x16, #0x20
  4019dc:	br	x17

00000000004019e0 <fputs@plt>:
  4019e0:	adrp	x16, 416000 <ferror@plt+0x141d0>
  4019e4:	ldr	x17, [x16, #40]
  4019e8:	add	x16, x16, #0x28
  4019ec:	br	x17

00000000004019f0 <bfd_scan_vma@plt>:
  4019f0:	adrp	x16, 416000 <ferror@plt+0x141d0>
  4019f4:	ldr	x17, [x16, #48]
  4019f8:	add	x16, x16, #0x30
  4019fc:	br	x17

0000000000401a00 <exit@plt>:
  401a00:	adrp	x16, 416000 <ferror@plt+0x141d0>
  401a04:	ldr	x17, [x16, #56]
  401a08:	add	x16, x16, #0x38
  401a0c:	br	x17

0000000000401a10 <bfd_arch_list@plt>:
  401a10:	adrp	x16, 416000 <ferror@plt+0x141d0>
  401a14:	ldr	x17, [x16, #64]
  401a18:	add	x16, x16, #0x40
  401a1c:	br	x17

0000000000401a20 <bfd_set_default_target@plt>:
  401a20:	adrp	x16, 416000 <ferror@plt+0x141d0>
  401a24:	ldr	x17, [x16, #72]
  401a28:	add	x16, x16, #0x48
  401a2c:	br	x17

0000000000401a30 <ftell@plt>:
  401a30:	adrp	x16, 416000 <ferror@plt+0x141d0>
  401a34:	ldr	x17, [x16, #80]
  401a38:	add	x16, x16, #0x50
  401a3c:	br	x17

0000000000401a40 <sprintf@plt>:
  401a40:	adrp	x16, 416000 <ferror@plt+0x141d0>
  401a44:	ldr	x17, [x16, #88]
  401a48:	add	x16, x16, #0x58
  401a4c:	br	x17

0000000000401a50 <putc@plt>:
  401a50:	adrp	x16, 416000 <ferror@plt+0x141d0>
  401a54:	ldr	x17, [x16, #96]
  401a58:	add	x16, x16, #0x60
  401a5c:	br	x17

0000000000401a60 <fputc@plt>:
  401a60:	adrp	x16, 416000 <ferror@plt+0x141d0>
  401a64:	ldr	x17, [x16, #104]
  401a68:	add	x16, x16, #0x68
  401a6c:	br	x17

0000000000401a70 <cplus_demangle_set_style@plt>:
  401a70:	adrp	x16, 416000 <ferror@plt+0x141d0>
  401a74:	ldr	x17, [x16, #112]
  401a78:	add	x16, x16, #0x70
  401a7c:	br	x17

0000000000401a80 <ctime@plt>:
  401a80:	adrp	x16, 416000 <ferror@plt+0x141d0>
  401a84:	ldr	x17, [x16, #120]
  401a88:	add	x16, x16, #0x78
  401a8c:	br	x17

0000000000401a90 <bfd_openr@plt>:
  401a90:	adrp	x16, 416000 <ferror@plt+0x141d0>
  401a94:	ldr	x17, [x16, #128]
  401a98:	add	x16, x16, #0x80
  401a9c:	br	x17

0000000000401aa0 <fclose@plt>:
  401aa0:	adrp	x16, 416000 <ferror@plt+0x141d0>
  401aa4:	ldr	x17, [x16, #136]
  401aa8:	add	x16, x16, #0x88
  401aac:	br	x17

0000000000401ab0 <atoi@plt>:
  401ab0:	adrp	x16, 416000 <ferror@plt+0x141d0>
  401ab4:	ldr	x17, [x16, #144]
  401ab8:	add	x16, x16, #0x90
  401abc:	br	x17

0000000000401ac0 <fopen@plt>:
  401ac0:	adrp	x16, 416000 <ferror@plt+0x141d0>
  401ac4:	ldr	x17, [x16, #152]
  401ac8:	add	x16, x16, #0x98
  401acc:	br	x17

0000000000401ad0 <xrealloc@plt>:
  401ad0:	adrp	x16, 416000 <ferror@plt+0x141d0>
  401ad4:	ldr	x17, [x16, #160]
  401ad8:	add	x16, x16, #0xa0
  401adc:	br	x17

0000000000401ae0 <bindtextdomain@plt>:
  401ae0:	adrp	x16, 416000 <ferror@plt+0x141d0>
  401ae4:	ldr	x17, [x16, #168]
  401ae8:	add	x16, x16, #0xa8
  401aec:	br	x17

0000000000401af0 <bfd_target_list@plt>:
  401af0:	adrp	x16, 416000 <ferror@plt+0x141d0>
  401af4:	ldr	x17, [x16, #176]
  401af8:	add	x16, x16, #0xb0
  401afc:	br	x17

0000000000401b00 <__libc_start_main@plt>:
  401b00:	adrp	x16, 416000 <ferror@plt+0x141d0>
  401b04:	ldr	x17, [x16, #184]
  401b08:	add	x16, x16, #0xb8
  401b0c:	br	x17

0000000000401b10 <bfd_get_error@plt>:
  401b10:	adrp	x16, 416000 <ferror@plt+0x141d0>
  401b14:	ldr	x17, [x16, #192]
  401b18:	add	x16, x16, #0xc0
  401b1c:	br	x17

0000000000401b20 <memset@plt>:
  401b20:	adrp	x16, 416000 <ferror@plt+0x141d0>
  401b24:	ldr	x17, [x16, #200]
  401b28:	add	x16, x16, #0xc8
  401b2c:	br	x17

0000000000401b30 <xmalloc@plt>:
  401b30:	adrp	x16, 416000 <ferror@plt+0x141d0>
  401b34:	ldr	x17, [x16, #208]
  401b38:	add	x16, x16, #0xd0
  401b3c:	br	x17

0000000000401b40 <xmalloc_set_program_name@plt>:
  401b40:	adrp	x16, 416000 <ferror@plt+0x141d0>
  401b44:	ldr	x17, [x16, #216]
  401b48:	add	x16, x16, #0xd8
  401b4c:	br	x17

0000000000401b50 <xstrdup@plt>:
  401b50:	adrp	x16, 416000 <ferror@plt+0x141d0>
  401b54:	ldr	x17, [x16, #224]
  401b58:	add	x16, x16, #0xe0
  401b5c:	br	x17

0000000000401b60 <bfd_get_section_by_name@plt>:
  401b60:	adrp	x16, 416000 <ferror@plt+0x141d0>
  401b64:	ldr	x17, [x16, #232]
  401b68:	add	x16, x16, #0xe8
  401b6c:	br	x17

0000000000401b70 <bfd_init@plt>:
  401b70:	adrp	x16, 416000 <ferror@plt+0x141d0>
  401b74:	ldr	x17, [x16, #240]
  401b78:	add	x16, x16, #0xf0
  401b7c:	br	x17

0000000000401b80 <strerror@plt>:
  401b80:	adrp	x16, 416000 <ferror@plt+0x141d0>
  401b84:	ldr	x17, [x16, #248]
  401b88:	add	x16, x16, #0xf8
  401b8c:	br	x17

0000000000401b90 <close@plt>:
  401b90:	adrp	x16, 416000 <ferror@plt+0x141d0>
  401b94:	ldr	x17, [x16, #256]
  401b98:	add	x16, x16, #0x100
  401b9c:	br	x17

0000000000401ba0 <strrchr@plt>:
  401ba0:	adrp	x16, 416000 <ferror@plt+0x141d0>
  401ba4:	ldr	x17, [x16, #264]
  401ba8:	add	x16, x16, #0x108
  401bac:	br	x17

0000000000401bb0 <__gmon_start__@plt>:
  401bb0:	adrp	x16, 416000 <ferror@plt+0x141d0>
  401bb4:	ldr	x17, [x16, #272]
  401bb8:	add	x16, x16, #0x110
  401bbc:	br	x17

0000000000401bc0 <bfd_set_format@plt>:
  401bc0:	adrp	x16, 416000 <ferror@plt+0x141d0>
  401bc4:	ldr	x17, [x16, #280]
  401bc8:	add	x16, x16, #0x118
  401bcc:	br	x17

0000000000401bd0 <mkdtemp@plt>:
  401bd0:	adrp	x16, 416000 <ferror@plt+0x141d0>
  401bd4:	ldr	x17, [x16, #288]
  401bd8:	add	x16, x16, #0x120
  401bdc:	br	x17

0000000000401be0 <fseek@plt>:
  401be0:	adrp	x16, 416000 <ferror@plt+0x141d0>
  401be4:	ldr	x17, [x16, #296]
  401be8:	add	x16, x16, #0x128
  401bec:	br	x17

0000000000401bf0 <abort@plt>:
  401bf0:	adrp	x16, 416000 <ferror@plt+0x141d0>
  401bf4:	ldr	x17, [x16, #304]
  401bf8:	add	x16, x16, #0x130
  401bfc:	br	x17

0000000000401c00 <access@plt>:
  401c00:	adrp	x16, 416000 <ferror@plt+0x141d0>
  401c04:	ldr	x17, [x16, #312]
  401c08:	add	x16, x16, #0x138
  401c0c:	br	x17

0000000000401c10 <bfd_close_all_done@plt>:
  401c10:	adrp	x16, 416000 <ferror@plt+0x141d0>
  401c14:	ldr	x17, [x16, #320]
  401c18:	add	x16, x16, #0x140
  401c1c:	br	x17

0000000000401c20 <puts@plt>:
  401c20:	adrp	x16, 416000 <ferror@plt+0x141d0>
  401c24:	ldr	x17, [x16, #328]
  401c28:	add	x16, x16, #0x148
  401c2c:	br	x17

0000000000401c30 <textdomain@plt>:
  401c30:	adrp	x16, 416000 <ferror@plt+0x141d0>
  401c34:	ldr	x17, [x16, #336]
  401c38:	add	x16, x16, #0x150
  401c3c:	br	x17

0000000000401c40 <getopt_long@plt>:
  401c40:	adrp	x16, 416000 <ferror@plt+0x141d0>
  401c44:	ldr	x17, [x16, #344]
  401c48:	add	x16, x16, #0x158
  401c4c:	br	x17

0000000000401c50 <strcmp@plt>:
  401c50:	adrp	x16, 416000 <ferror@plt+0x141d0>
  401c54:	ldr	x17, [x16, #352]
  401c58:	add	x16, x16, #0x160
  401c5c:	br	x17

0000000000401c60 <bfd_printable_arch_mach@plt>:
  401c60:	adrp	x16, 416000 <ferror@plt+0x141d0>
  401c64:	ldr	x17, [x16, #360]
  401c68:	add	x16, x16, #0x168
  401c6c:	br	x17

0000000000401c70 <fread@plt>:
  401c70:	adrp	x16, 416000 <ferror@plt+0x141d0>
  401c74:	ldr	x17, [x16, #368]
  401c78:	add	x16, x16, #0x170
  401c7c:	br	x17

0000000000401c80 <bfd_iterate_over_targets@plt>:
  401c80:	adrp	x16, 416000 <ferror@plt+0x141d0>
  401c84:	ldr	x17, [x16, #376]
  401c88:	add	x16, x16, #0x178
  401c8c:	br	x17

0000000000401c90 <free@plt>:
  401c90:	adrp	x16, 416000 <ferror@plt+0x141d0>
  401c94:	ldr	x17, [x16, #384]
  401c98:	add	x16, x16, #0x180
  401c9c:	br	x17

0000000000401ca0 <bfd_openw@plt>:
  401ca0:	adrp	x16, 416000 <ferror@plt+0x141d0>
  401ca4:	ldr	x17, [x16, #392]
  401ca8:	add	x16, x16, #0x188
  401cac:	br	x17

0000000000401cb0 <bfd_set_error_program_name@plt>:
  401cb0:	adrp	x16, 416000 <ferror@plt+0x141d0>
  401cb4:	ldr	x17, [x16, #400]
  401cb8:	add	x16, x16, #0x190
  401cbc:	br	x17

0000000000401cc0 <bfd_demangle@plt>:
  401cc0:	adrp	x16, 416000 <ferror@plt+0x141d0>
  401cc4:	ldr	x17, [x16, #408]
  401cc8:	add	x16, x16, #0x198
  401ccc:	br	x17

0000000000401cd0 <fflush@plt>:
  401cd0:	adrp	x16, 416000 <ferror@plt+0x141d0>
  401cd4:	ldr	x17, [x16, #416]
  401cd8:	add	x16, x16, #0x1a0
  401cdc:	br	x17

0000000000401ce0 <strcpy@plt>:
  401ce0:	adrp	x16, 416000 <ferror@plt+0x141d0>
  401ce4:	ldr	x17, [x16, #424]
  401ce8:	add	x16, x16, #0x1a8
  401cec:	br	x17

0000000000401cf0 <mkstemp@plt>:
  401cf0:	adrp	x16, 416000 <ferror@plt+0x141d0>
  401cf4:	ldr	x17, [x16, #432]
  401cf8:	add	x16, x16, #0x1b0
  401cfc:	br	x17

0000000000401d00 <xexit@plt>:
  401d00:	adrp	x16, 416000 <ferror@plt+0x141d0>
  401d04:	ldr	x17, [x16, #440]
  401d08:	add	x16, x16, #0x1b8
  401d0c:	br	x17

0000000000401d10 <bfd_close@plt>:
  401d10:	adrp	x16, 416000 <ferror@plt+0x141d0>
  401d14:	ldr	x17, [x16, #448]
  401d18:	add	x16, x16, #0x1c0
  401d1c:	br	x17

0000000000401d20 <bfd_check_format_matches@plt>:
  401d20:	adrp	x16, 416000 <ferror@plt+0x141d0>
  401d24:	ldr	x17, [x16, #456]
  401d28:	add	x16, x16, #0x1c8
  401d2c:	br	x17

0000000000401d30 <bfd_errmsg@plt>:
  401d30:	adrp	x16, 416000 <ferror@plt+0x141d0>
  401d34:	ldr	x17, [x16, #464]
  401d38:	add	x16, x16, #0x1d0
  401d3c:	br	x17

0000000000401d40 <dcgettext@plt>:
  401d40:	adrp	x16, 416000 <ferror@plt+0x141d0>
  401d44:	ldr	x17, [x16, #472]
  401d48:	add	x16, x16, #0x1d8
  401d4c:	br	x17

0000000000401d50 <bfd_check_format@plt>:
  401d50:	adrp	x16, 416000 <ferror@plt+0x141d0>
  401d54:	ldr	x17, [x16, #480]
  401d58:	add	x16, x16, #0x1e0
  401d5c:	br	x17

0000000000401d60 <bfd_fprintf_vma@plt>:
  401d60:	adrp	x16, 416000 <ferror@plt+0x141d0>
  401d64:	ldr	x17, [x16, #488]
  401d68:	add	x16, x16, #0x1e8
  401d6c:	br	x17

0000000000401d70 <vfprintf@plt>:
  401d70:	adrp	x16, 416000 <ferror@plt+0x141d0>
  401d74:	ldr	x17, [x16, #496]
  401d78:	add	x16, x16, #0x1f0
  401d7c:	br	x17

0000000000401d80 <printf@plt>:
  401d80:	adrp	x16, 416000 <ferror@plt+0x141d0>
  401d84:	ldr	x17, [x16, #504]
  401d88:	add	x16, x16, #0x1f8
  401d8c:	br	x17

0000000000401d90 <bfd_map_over_sections@plt>:
  401d90:	adrp	x16, 416000 <ferror@plt+0x141d0>
  401d94:	ldr	x17, [x16, #512]
  401d98:	add	x16, x16, #0x200
  401d9c:	br	x17

0000000000401da0 <__assert_fail@plt>:
  401da0:	adrp	x16, 416000 <ferror@plt+0x141d0>
  401da4:	ldr	x17, [x16, #520]
  401da8:	add	x16, x16, #0x208
  401dac:	br	x17

0000000000401db0 <__errno_location@plt>:
  401db0:	adrp	x16, 416000 <ferror@plt+0x141d0>
  401db4:	ldr	x17, [x16, #528]
  401db8:	add	x16, x16, #0x210
  401dbc:	br	x17

0000000000401dc0 <getenv@plt>:
  401dc0:	adrp	x16, 416000 <ferror@plt+0x141d0>
  401dc4:	ldr	x17, [x16, #536]
  401dc8:	add	x16, x16, #0x218
  401dcc:	br	x17

0000000000401dd0 <putchar@plt>:
  401dd0:	adrp	x16, 416000 <ferror@plt+0x141d0>
  401dd4:	ldr	x17, [x16, #544]
  401dd8:	add	x16, x16, #0x220
  401ddc:	br	x17

0000000000401de0 <__xstat@plt>:
  401de0:	adrp	x16, 416000 <ferror@plt+0x141d0>
  401de4:	ldr	x17, [x16, #552]
  401de8:	add	x16, x16, #0x228
  401dec:	br	x17

0000000000401df0 <unlink@plt>:
  401df0:	adrp	x16, 416000 <ferror@plt+0x141d0>
  401df4:	ldr	x17, [x16, #560]
  401df8:	add	x16, x16, #0x230
  401dfc:	br	x17

0000000000401e00 <fprintf@plt>:
  401e00:	adrp	x16, 416000 <ferror@plt+0x141d0>
  401e04:	ldr	x17, [x16, #568]
  401e08:	add	x16, x16, #0x238
  401e0c:	br	x17

0000000000401e10 <fgets@plt>:
  401e10:	adrp	x16, 416000 <ferror@plt+0x141d0>
  401e14:	ldr	x17, [x16, #576]
  401e18:	add	x16, x16, #0x240
  401e1c:	br	x17

0000000000401e20 <setlocale@plt>:
  401e20:	adrp	x16, 416000 <ferror@plt+0x141d0>
  401e24:	ldr	x17, [x16, #584]
  401e28:	add	x16, x16, #0x248
  401e2c:	br	x17

0000000000401e30 <ferror@plt>:
  401e30:	adrp	x16, 416000 <ferror@plt+0x141d0>
  401e34:	ldr	x17, [x16, #592]
  401e38:	add	x16, x16, #0x250
  401e3c:	br	x17

Disassembly of section .text:

0000000000401e40 <.text>:
  401e40:	stp	x29, x30, [sp, #-224]!
  401e44:	mov	x29, sp
  401e48:	stp	x19, x20, [sp, #16]
  401e4c:	adrp	x19, 404000 <ferror@plt+0x21d0>
  401e50:	add	x19, x19, #0x5c8
  401e54:	stp	x21, x22, [sp, #32]
  401e58:	stp	x23, x24, [sp, #48]
  401e5c:	stp	x25, x26, [sp, #64]
  401e60:	stp	x27, x28, [sp, #80]
  401e64:	str	x1, [sp, #96]
  401e68:	mov	x1, x19
  401e6c:	str	w0, [sp, #108]
  401e70:	mov	w0, #0x5                   	// #5
  401e74:	bl	401e20 <setlocale@plt>
  401e78:	mov	x1, x19
  401e7c:	mov	w0, #0x0                   	// #0
  401e80:	bl	401e20 <setlocale@plt>
  401e84:	adrp	x19, 404000 <ferror@plt+0x21d0>
  401e88:	adrp	x1, 404000 <ferror@plt+0x21d0>
  401e8c:	add	x1, x1, #0x60b
  401e90:	add	x19, x19, #0x61d
  401e94:	mov	x0, x19
  401e98:	bl	401ae0 <bindtextdomain@plt>
  401e9c:	mov	x0, x19
  401ea0:	bl	401c30 <textdomain@plt>
  401ea4:	ldr	x0, [sp, #96]
  401ea8:	adrp	x19, 416000 <ferror@plt+0x141d0>
  401eac:	ldr	x0, [x0]
  401eb0:	str	x0, [x19, #1296]
  401eb4:	bl	401b40 <xmalloc_set_program_name@plt>
  401eb8:	ldr	x0, [x19, #1296]
  401ebc:	bl	401cb0 <bfd_set_error_program_name@plt>
  401ec0:	add	x1, sp, #0x60
  401ec4:	add	x0, sp, #0x6c
  401ec8:	bl	403bf4 <ferror@plt+0x1dc4>
  401ecc:	bl	401b70 <bfd_init@plt>
  401ed0:	cmp	w0, #0x118
  401ed4:	b.eq	401ef0 <ferror@plt+0xc0>  // b.none
  401ed8:	adrp	x1, 404000 <ferror@plt+0x21d0>
  401edc:	add	x1, x1, #0x626
  401ee0:	mov	w2, #0x5                   	// #5
  401ee4:	mov	x0, #0x0                   	// #0
  401ee8:	bl	401d40 <dcgettext@plt>
  401eec:	bl	402bfc <ferror@plt+0xdcc>
  401ef0:	adrp	x23, 416000 <ferror@plt+0x141d0>
  401ef4:	add	x23, x23, #0x268
  401ef8:	adrp	x19, 404000 <ferror@plt+0x21d0>
  401efc:	adrp	x24, 404000 <ferror@plt+0x21d0>
  401f00:	add	x25, x23, #0x8
  401f04:	add	x19, x19, #0x66f
  401f08:	add	x24, x24, #0x784
  401f0c:	mov	x20, #0x0                   	// #0
  401f10:	mov	x22, #0x0                   	// #0
  401f14:	mov	x21, #0x0                   	// #0
  401f18:	bl	402cec <ferror@plt+0xebc>
  401f1c:	ldr	w0, [sp, #108]
  401f20:	mov	x3, x25
  401f24:	ldr	x1, [sp, #96]
  401f28:	mov	x2, x19
  401f2c:	mov	x4, #0x0                   	// #0
  401f30:	bl	401c40 <getopt_long@plt>
  401f34:	cmn	w0, #0x1
  401f38:	b.ne	401f9c <ferror@plt+0x16c>  // b.any
  401f3c:	cbnz	x21, 401f48 <ferror@plt+0x118>
  401f40:	adrp	x21, 404000 <ferror@plt+0x21d0>
  401f44:	add	x21, x21, #0x602
  401f48:	adrp	x0, 416000 <ferror@plt+0x141d0>
  401f4c:	adrp	x19, 416000 <ferror@plt+0x141d0>
  401f50:	ldr	x1, [sp, #96]
  401f54:	add	x19, x19, #0x4a0
  401f58:	ldr	w2, [x0, #1152]
  401f5c:	ldr	w0, [sp, #108]
  401f60:	add	x1, x1, w2, sxtw #3
  401f64:	sub	w0, w0, w2
  401f68:	str	x1, [x19, #72]
  401f6c:	str	w0, [x19, #80]
  401f70:	mov	x0, x21
  401f74:	bl	403368 <ferror@plt+0x1538>
  401f78:	cmp	x0, #0x0
  401f7c:	b.le	4025e0 <ferror@plt+0x7b0>
  401f80:	mov	x1, x20
  401f84:	mov	x0, x21
  401f88:	bl	401a90 <bfd_openr@plt>
  401f8c:	mov	x20, x0
  401f90:	cbnz	x0, 4020e4 <ferror@plt+0x2b4>
  401f94:	mov	x0, x21
  401f98:	bl	402b70 <ferror@plt+0xd40>
  401f9c:	cmp	w0, #0x76
  401fa0:	b.gt	401fc0 <ferror@plt+0x190>
  401fa4:	cmp	w0, #0x51
  401fa8:	b.gt	401fd0 <ferror@plt+0x1a0>
  401fac:	cmp	w0, #0x43
  401fb0:	b.eq	402008 <ferror@plt+0x1d8>  // b.none
  401fb4:	cmp	w0, #0x48
  401fb8:	b.eq	4020b8 <ferror@plt+0x288>  // b.none
  401fbc:	cbz	w0, 401f1c <ferror@plt+0xec>
  401fc0:	adrp	x0, 416000 <ferror@plt+0x141d0>
  401fc4:	mov	w1, #0x1                   	// #1
  401fc8:	ldr	x0, [x0, #1136]
  401fcc:	b	4020c4 <ferror@plt+0x294>
  401fd0:	sub	w0, w0, #0x52
  401fd4:	cmp	w0, #0x24
  401fd8:	b.hi	401fc0 <ferror@plt+0x190>  // b.pmore
  401fdc:	ldrb	w0, [x24, w0, uxtw]
  401fe0:	adr	x1, 401fec <ferror@plt+0x1bc>
  401fe4:	add	x0, x1, w0, sxtb #2
  401fe8:	br	x0
  401fec:	adrp	x0, 416000 <ferror@plt+0x141d0>
  401ff0:	mov	w1, #0x1                   	// #1
  401ff4:	str	w1, [x0, #1232]
  401ff8:	b	401f1c <ferror@plt+0xec>
  401ffc:	adrp	x0, 416000 <ferror@plt+0x141d0>
  402000:	ldr	x20, [x0, #1144]
  402004:	b	401f1c <ferror@plt+0xec>
  402008:	adrp	x0, 416000 <ferror@plt+0x141d0>
  40200c:	mov	w1, #0x1                   	// #1
  402010:	str	w1, [x0, #1236]
  402014:	adrp	x0, 416000 <ferror@plt+0x141d0>
  402018:	add	x26, x0, #0x478
  40201c:	ldr	x0, [x0, #1144]
  402020:	cbz	x0, 401f1c <ferror@plt+0xec>
  402024:	bl	4019c0 <cplus_demangle_name_to_style@plt>
  402028:	cbnz	w0, 402048 <ferror@plt+0x218>
  40202c:	mov	w2, #0x5                   	// #5
  402030:	adrp	x1, 404000 <ferror@plt+0x21d0>
  402034:	mov	x0, #0x0                   	// #0
  402038:	add	x1, x1, #0x647
  40203c:	bl	401d40 <dcgettext@plt>
  402040:	ldr	x1, [x26]
  402044:	bl	402bfc <ferror@plt+0xdcc>
  402048:	bl	401a70 <cplus_demangle_set_style@plt>
  40204c:	b	401f1c <ferror@plt+0xec>
  402050:	ldr	w0, [x23]
  402054:	orr	w0, w0, #0x40000
  402058:	str	w0, [x23]
  40205c:	b	401f1c <ferror@plt+0xec>
  402060:	ldr	w0, [x23]
  402064:	and	w0, w0, #0xfffbffff
  402068:	b	402058 <ferror@plt+0x228>
  40206c:	adrp	x0, 416000 <ferror@plt+0x141d0>
  402070:	ldr	x21, [x0, #1144]
  402074:	b	401f1c <ferror@plt+0xec>
  402078:	adrp	x0, 416000 <ferror@plt+0x141d0>
  40207c:	mov	w1, #0x1                   	// #1
  402080:	str	w1, [x0, #1240]
  402084:	b	401f1c <ferror@plt+0xec>
  402088:	adrp	x0, 416000 <ferror@plt+0x141d0>
  40208c:	mov	w1, #0x1                   	// #1
  402090:	str	w1, [x0, #1244]
  402094:	b	401f1c <ferror@plt+0xec>
  402098:	adrp	x0, 416000 <ferror@plt+0x141d0>
  40209c:	mov	w1, #0x1                   	// #1
  4020a0:	str	w1, [x0, #1248]
  4020a4:	b	401f1c <ferror@plt+0xec>
  4020a8:	adrp	x0, 404000 <ferror@plt+0x21d0>
  4020ac:	add	x0, x0, #0x665
  4020b0:	bl	403700 <ferror@plt+0x18d0>
  4020b4:	b	401f1c <ferror@plt+0xec>
  4020b8:	adrp	x0, 416000 <ferror@plt+0x141d0>
  4020bc:	mov	w1, #0x0                   	// #0
  4020c0:	ldr	x0, [x0, #1160]
  4020c4:	bl	4026f4 <ferror@plt+0x8c4>
  4020c8:	adrp	x0, 416000 <ferror@plt+0x141d0>
  4020cc:	mov	w1, #0x1                   	// #1
  4020d0:	str	w1, [x0, #1252]
  4020d4:	b	401f1c <ferror@plt+0xec>
  4020d8:	adrp	x0, 416000 <ferror@plt+0x141d0>
  4020dc:	ldr	x22, [x0, #1144]
  4020e0:	b	401f1c <ferror@plt+0xec>
  4020e4:	ldr	w1, [x0, #72]
  4020e8:	orr	w1, w1, #0x8000
  4020ec:	str	w1, [x0, #72]
  4020f0:	mov	w1, #0x2                   	// #2
  4020f4:	bl	401d50 <bfd_check_format@plt>
  4020f8:	mov	w24, w0
  4020fc:	cbz	w0, 40211c <ferror@plt+0x2ec>
  402100:	mov	w2, #0x5                   	// #5
  402104:	adrp	x1, 404000 <ferror@plt+0x21d0>
  402108:	mov	x0, #0x0                   	// #0
  40210c:	add	x1, x1, #0x682
  402110:	bl	401d40 <dcgettext@plt>
  402114:	mov	x1, x21
  402118:	b	402044 <ferror@plt+0x214>
  40211c:	add	x2, sp, #0x70
  402120:	mov	x0, x20
  402124:	mov	w1, #0x1                   	// #1
  402128:	bl	401d20 <bfd_check_format_matches@plt>
  40212c:	cbnz	w0, 40215c <ferror@plt+0x32c>
  402130:	ldr	x0, [x20]
  402134:	bl	40291c <ferror@plt+0xaec>
  402138:	bl	401b10 <bfd_get_error@plt>
  40213c:	cmp	w0, #0xd
  402140:	b.ne	402154 <ferror@plt+0x324>  // b.any
  402144:	ldr	x0, [sp, #112]
  402148:	bl	402d48 <ferror@plt+0xf18>
  40214c:	ldr	x0, [sp, #112]
  402150:	bl	401c90 <free@plt>
  402154:	mov	w0, #0x1                   	// #1
  402158:	bl	401d00 <xexit@plt>
  40215c:	cbz	x22, 402190 <ferror@plt+0x360>
  402160:	mov	x1, x22
  402164:	mov	x0, x20
  402168:	bl	401b60 <bfd_get_section_by_name@plt>
  40216c:	cbnz	x0, 40218c <ferror@plt+0x35c>
  402170:	mov	w2, #0x5                   	// #5
  402174:	adrp	x1, 404000 <ferror@plt+0x21d0>
  402178:	add	x1, x1, #0x6a8
  40217c:	bl	401d40 <dcgettext@plt>
  402180:	mov	x2, x22
  402184:	mov	x1, x21
  402188:	bl	402bfc <ferror@plt+0xdcc>
  40218c:	mov	x22, x0
  402190:	ldr	w0, [x20, #72]
  402194:	tbz	w0, #4, 402244 <ferror@plt+0x414>
  402198:	ldr	x0, [x20, #8]
  40219c:	ldr	x1, [x0, #496]
  4021a0:	mov	x0, x20
  4021a4:	blr	x1
  4021a8:	cbnz	x0, 4021cc <ferror@plt+0x39c>
  4021ac:	ldr	x0, [x20, #8]
  4021b0:	mov	w21, #0x1                   	// #1
  4021b4:	ldr	x1, [x0, #832]
  4021b8:	mov	x0, x20
  4021bc:	blr	x1
  4021c0:	tbz	x0, #63, 4021d4 <ferror@plt+0x3a4>
  4021c4:	ldr	x0, [x20]
  4021c8:	b	401f98 <ferror@plt+0x168>
  4021cc:	mov	w21, #0x0                   	// #0
  4021d0:	b	4021c0 <ferror@plt+0x390>
  4021d4:	bl	401b30 <xmalloc@plt>
  4021d8:	mov	x1, x0
  4021dc:	str	x1, [x19, #40]
  4021e0:	ldr	x0, [x20, #8]
  4021e4:	cbz	w21, 402204 <ferror@plt+0x3d4>
  4021e8:	ldr	x2, [x0, #840]
  4021ec:	mov	x0, x20
  4021f0:	blr	x2
  4021f4:	tbnz	x0, #63, 4021c4 <ferror@plt+0x394>
  4021f8:	cmp	x0, #0x0
  4021fc:	b.gt	402244 <ferror@plt+0x414>
  402200:	b	402238 <ferror@plt+0x408>
  402204:	ldr	x2, [x0, #504]
  402208:	mov	x0, x20
  40220c:	blr	x2
  402210:	cmp	x0, #0x0
  402214:	b.lt	4021c4 <ferror@plt+0x394>  // b.tstop
  402218:	b.ne	4021f8 <ferror@plt+0x3c8>  // b.any
  40221c:	ldr	x0, [x20, #8]
  402220:	ldr	x1, [x0, #832]
  402224:	mov	x0, x20
  402228:	blr	x1
  40222c:	mov	x21, x0
  402230:	cmp	x0, #0x0
  402234:	b.gt	402348 <ferror@plt+0x518>
  402238:	ldr	x0, [x19, #40]
  40223c:	bl	401c90 <free@plt>
  402240:	str	xzr, [x19, #40]
  402244:	ldr	w0, [x19, #80]
  402248:	adrp	x25, 404000 <ferror@plt+0x21d0>
  40224c:	add	x25, x25, #0x866
  402250:	str	w0, [sp, #104]
  402254:	ldr	w0, [sp, #104]
  402258:	cbnz	w0, 402374 <ferror@plt+0x544>
  40225c:	adrp	x0, 416000 <ferror@plt+0x141d0>
  402260:	mov	w1, #0x64                  	// #100
  402264:	ldr	x2, [x0, #1168]
  402268:	add	x0, sp, #0x78
  40226c:	bl	401e10 <fgets@plt>
  402270:	cbz	x0, 4025a8 <ferror@plt+0x778>
  402274:	add	x0, sp, #0x78
  402278:	mov	w2, #0x10                  	// #16
  40227c:	mov	x1, #0x0                   	// #0
  402280:	bl	4019f0 <bfd_scan_vma@plt>
  402284:	str	x0, [x19, #8]
  402288:	ldr	x0, [x20, #8]
  40228c:	ldr	w1, [x0, #8]
  402290:	cmp	w1, #0x5
  402294:	b.ne	4022d8 <ferror@plt+0x4a8>  // b.any
  402298:	ldr	x3, [x0, #880]
  40229c:	mov	x1, #0x1                   	// #1
  4022a0:	ldr	x0, [x3, #784]
  4022a4:	ldrb	w3, [x3, #929]
  4022a8:	ldrb	w2, [x0, #10]
  4022ac:	tst	x3, #0x1
  4022b0:	sub	w2, w2, #0x1
  4022b4:	lsl	x2, x1, x2
  4022b8:	ldr	x1, [x19, #8]
  4022bc:	lsl	x0, x2, #1
  4022c0:	sub	x0, x0, #0x1
  4022c4:	and	x0, x0, x1
  4022c8:	eor	x1, x2, x0
  4022cc:	sub	x1, x1, x2
  4022d0:	csel	x0, x1, x0, ne  // ne = any
  4022d4:	str	x0, [x19, #8]
  4022d8:	ldr	w0, [x19, #48]
  4022dc:	cbz	w0, 402314 <ferror@plt+0x4e4>
  4022e0:	adrp	x0, 404000 <ferror@plt+0x21d0>
  4022e4:	add	x0, x0, #0x6c3
  4022e8:	bl	401d80 <printf@plt>
  4022ec:	adrp	x0, 416000 <ferror@plt+0x141d0>
  4022f0:	ldr	x2, [x19, #8]
  4022f4:	ldr	x1, [x0, #1160]
  4022f8:	mov	x0, x20
  4022fc:	bl	401d60 <bfd_fprintf_vma@plt>
  402300:	ldr	w0, [x19, #64]
  402304:	cbz	w0, 4023a4 <ferror@plt+0x574>
  402308:	adrp	x0, 404000 <ferror@plt+0x21d0>
  40230c:	add	x0, x0, #0x823
  402310:	bl	401d80 <printf@plt>
  402314:	str	wzr, [x19]
  402318:	cbz	x22, 4024dc <ferror@plt+0x6ac>
  40231c:	ldr	w0, [x22, #32]
  402320:	tbnz	w0, #0, 4023b0 <ferror@plt+0x580>
  402324:	ldr	w0, [x19, #60]
  402328:	cbnz	w0, 4024f4 <ferror@plt+0x6c4>
  40232c:	adrp	x0, 404000 <ferror@plt+0x21d0>
  402330:	add	x0, x0, #0x6ca
  402334:	bl	401c20 <puts@plt>
  402338:	adrp	x0, 416000 <ferror@plt+0x141d0>
  40233c:	ldr	x0, [x0, #1160]
  402340:	bl	401cd0 <fflush@plt>
  402344:	b	402254 <ferror@plt+0x424>
  402348:	ldr	x0, [x19, #40]
  40234c:	bl	401c90 <free@plt>
  402350:	mov	x0, x21
  402354:	bl	401b30 <xmalloc@plt>
  402358:	mov	x1, x0
  40235c:	str	x1, [x19, #40]
  402360:	ldr	x0, [x20, #8]
  402364:	ldr	x2, [x0, #840]
  402368:	mov	x0, x20
  40236c:	blr	x2
  402370:	b	4021f8 <ferror@plt+0x3c8>
  402374:	ldr	w0, [x19, #80]
  402378:	cmp	w0, #0x0
  40237c:	b.le	4025a8 <ferror@plt+0x778>
  402380:	sub	w0, w0, #0x1
  402384:	str	w0, [x19, #80]
  402388:	ldr	x0, [x19, #72]
  40238c:	mov	w2, #0x10                  	// #16
  402390:	add	x1, x0, #0x8
  402394:	str	x1, [x19, #72]
  402398:	mov	x1, #0x0                   	// #0
  40239c:	ldr	x0, [x0]
  4023a0:	b	402280 <ferror@plt+0x450>
  4023a4:	mov	w0, #0xa                   	// #10
  4023a8:	bl	401dd0 <putchar@plt>
  4023ac:	b	402314 <ferror@plt+0x4e4>
  4023b0:	ldr	x3, [x19, #8]
  4023b4:	ldr	x0, [x22, #56]
  4023b8:	cmp	x0, x3
  4023bc:	b.ls	402324 <ferror@plt+0x4f4>  // b.plast
  4023c0:	ldr	x0, [x20, #8]
  4023c4:	add	x7, x19, #0x10
  4023c8:	ldr	x1, [x19, #40]
  4023cc:	add	x6, x19, #0x14
  4023d0:	ldr	x8, [x0, #568]
  4023d4:	add	x5, x19, #0x18
  4023d8:	add	x4, x19, #0x20
  4023dc:	mov	x2, x22
  4023e0:	mov	x0, x20
  4023e4:	blr	x8
  4023e8:	str	w0, [x19]
  4023ec:	ldr	w0, [x19]
  4023f0:	cbz	w0, 402324 <ferror@plt+0x4f4>
  4023f4:	adrp	x26, 404000 <ferror@plt+0x21d0>
  4023f8:	add	x26, x26, #0x6cf
  4023fc:	adrp	x27, 404000 <ferror@plt+0x21d0>
  402400:	add	x27, x27, #0x6d4
  402404:	ldr	w0, [x19, #60]
  402408:	cbz	w0, 402474 <ferror@plt+0x644>
  40240c:	ldr	x21, [x19, #24]
  402410:	cbz	x21, 40251c <ferror@plt+0x6ec>
  402414:	ldrb	w0, [x21]
  402418:	cbz	w0, 40251c <ferror@plt+0x6ec>
  40241c:	ldr	w0, [x19, #52]
  402420:	cbz	w0, 40252c <ferror@plt+0x6fc>
  402424:	ldr	w2, [x23]
  402428:	mov	x1, x21
  40242c:	mov	x0, x20
  402430:	bl	401cc0 <bfd_demangle@plt>
  402434:	cmp	x0, #0x0
  402438:	mov	x28, x0
  40243c:	csel	x21, x21, x0, eq  // eq = none
  402440:	mov	x1, x21
  402444:	mov	x0, x25
  402448:	bl	401d80 <printf@plt>
  40244c:	ldr	w0, [x19, #64]
  402450:	cbz	w0, 402534 <ferror@plt+0x704>
  402454:	mov	x1, x26
  402458:	mov	w2, #0x5                   	// #5
  40245c:	mov	x0, #0x0                   	// #0
  402460:	bl	401d40 <dcgettext@plt>
  402464:	bl	401d80 <printf@plt>
  402468:	cbz	x28, 402474 <ferror@plt+0x644>
  40246c:	mov	x0, x28
  402470:	bl	401c90 <free@plt>
  402474:	ldr	w0, [x19, #56]
  402478:	cbz	w0, 402498 <ferror@plt+0x668>
  40247c:	ldr	x0, [x19, #32]
  402480:	cbz	x0, 402498 <ferror@plt+0x668>
  402484:	mov	w1, #0x2f                  	// #47
  402488:	bl	401ba0 <strrchr@plt>
  40248c:	cbz	x0, 402498 <ferror@plt+0x668>
  402490:	add	x0, x0, #0x1
  402494:	str	x0, [x19, #32]
  402498:	ldr	x1, [x19, #32]
  40249c:	cbnz	x1, 4024a8 <ferror@plt+0x678>
  4024a0:	adrp	x1, 404000 <ferror@plt+0x21d0>
  4024a4:	add	x1, x1, #0x608
  4024a8:	mov	x0, x27
  4024ac:	bl	401d80 <printf@plt>
  4024b0:	ldr	w1, [x19, #20]
  4024b4:	cbz	w1, 402550 <ferror@plt+0x720>
  4024b8:	ldr	w2, [x19, #16]
  4024bc:	cbz	w2, 402540 <ferror@plt+0x710>
  4024c0:	adrp	x0, 404000 <ferror@plt+0x21d0>
  4024c4:	add	x0, x0, #0x6d8
  4024c8:	bl	401d80 <printf@plt>
  4024cc:	ldr	w0, [x19, #68]
  4024d0:	cbnz	w0, 402560 <ferror@plt+0x730>
  4024d4:	str	wzr, [x19]
  4024d8:	b	402338 <ferror@plt+0x508>
  4024dc:	mov	x0, x20
  4024e0:	mov	x2, #0x0                   	// #0
  4024e4:	adrp	x1, 402000 <ferror@plt+0x1d0>
  4024e8:	add	x1, x1, #0x7d4
  4024ec:	bl	401d90 <bfd_map_over_sections@plt>
  4024f0:	b	4023ec <ferror@plt+0x5bc>
  4024f4:	ldr	w0, [x19, #64]
  4024f8:	cbz	w0, 40250c <ferror@plt+0x6dc>
  4024fc:	adrp	x0, 404000 <ferror@plt+0x21d0>
  402500:	add	x0, x0, #0x6c6
  402504:	bl	401d80 <printf@plt>
  402508:	b	40232c <ferror@plt+0x4fc>
  40250c:	adrp	x0, 404000 <ferror@plt+0x21d0>
  402510:	add	x0, x0, #0x608
  402514:	bl	401c20 <puts@plt>
  402518:	b	40232c <ferror@plt+0x4fc>
  40251c:	adrp	x21, 404000 <ferror@plt+0x21d0>
  402520:	mov	x28, #0x0                   	// #0
  402524:	add	x21, x21, #0x608
  402528:	b	402440 <ferror@plt+0x610>
  40252c:	mov	x28, #0x0                   	// #0
  402530:	b	402440 <ferror@plt+0x610>
  402534:	mov	w0, #0xa                   	// #10
  402538:	bl	401dd0 <putchar@plt>
  40253c:	b	402468 <ferror@plt+0x638>
  402540:	adrp	x0, 404000 <ferror@plt+0x21d0>
  402544:	add	x0, x0, #0x6ef
  402548:	bl	401d80 <printf@plt>
  40254c:	b	4024cc <ferror@plt+0x69c>
  402550:	adrp	x0, 404000 <ferror@plt+0x21d0>
  402554:	add	x0, x0, #0x609
  402558:	bl	401c20 <puts@plt>
  40255c:	b	4024cc <ferror@plt+0x69c>
  402560:	ldr	x0, [x20, #8]
  402564:	add	x3, x19, #0x14
  402568:	add	x2, x19, #0x18
  40256c:	add	x1, x19, #0x20
  402570:	ldr	x4, [x0, #584]
  402574:	mov	x0, x20
  402578:	blr	x4
  40257c:	str	w0, [x19]
  402580:	cbz	w0, 402338 <ferror@plt+0x508>
  402584:	ldr	w0, [x19, #64]
  402588:	cbz	w0, 402404 <ferror@plt+0x5d4>
  40258c:	adrp	x1, 404000 <ferror@plt+0x21d0>
  402590:	add	x1, x1, #0x6f3
  402594:	mov	w2, #0x5                   	// #5
  402598:	mov	x0, #0x0                   	// #0
  40259c:	bl	401d40 <dcgettext@plt>
  4025a0:	bl	401d80 <printf@plt>
  4025a4:	b	4023fc <ferror@plt+0x5cc>
  4025a8:	ldr	x0, [x19, #40]
  4025ac:	cbz	x0, 4025b8 <ferror@plt+0x788>
  4025b0:	bl	401c90 <free@plt>
  4025b4:	str	xzr, [x19, #40]
  4025b8:	mov	x0, x20
  4025bc:	bl	401d10 <bfd_close@plt>
  4025c0:	mov	w0, w24
  4025c4:	ldp	x19, x20, [sp, #16]
  4025c8:	ldp	x21, x22, [sp, #32]
  4025cc:	ldp	x23, x24, [sp, #48]
  4025d0:	ldp	x25, x26, [sp, #64]
  4025d4:	ldp	x27, x28, [sp, #80]
  4025d8:	ldp	x29, x30, [sp], #224
  4025dc:	ret
  4025e0:	mov	w24, #0x1                   	// #1
  4025e4:	b	4025c0 <ferror@plt+0x790>
  4025e8:	mov	x29, #0x0                   	// #0
  4025ec:	mov	x30, #0x0                   	// #0
  4025f0:	mov	x5, x0
  4025f4:	ldr	x1, [sp]
  4025f8:	add	x2, sp, #0x8
  4025fc:	mov	x6, sp
  402600:	movz	x0, #0x0, lsl #48
  402604:	movk	x0, #0x0, lsl #32
  402608:	movk	x0, #0x40, lsl #16
  40260c:	movk	x0, #0x1e40
  402610:	movz	x3, #0x0, lsl #48
  402614:	movk	x3, #0x0, lsl #32
  402618:	movk	x3, #0x40, lsl #16
  40261c:	movk	x3, #0x4128
  402620:	movz	x4, #0x0, lsl #48
  402624:	movk	x4, #0x0, lsl #32
  402628:	movk	x4, #0x40, lsl #16
  40262c:	movk	x4, #0x41a8
  402630:	bl	401b00 <__libc_start_main@plt>
  402634:	bl	401bf0 <abort@plt>
  402638:	adrp	x0, 415000 <ferror@plt+0x131d0>
  40263c:	ldr	x0, [x0, #4064]
  402640:	cbz	x0, 402648 <ferror@plt+0x818>
  402644:	b	401bb0 <__gmon_start__@plt>
  402648:	ret
  40264c:	nop
  402650:	adrp	x0, 416000 <ferror@plt+0x141d0>
  402654:	add	x0, x0, #0x470
  402658:	adrp	x1, 416000 <ferror@plt+0x141d0>
  40265c:	add	x1, x1, #0x470
  402660:	cmp	x1, x0
  402664:	b.eq	40267c <ferror@plt+0x84c>  // b.none
  402668:	adrp	x1, 404000 <ferror@plt+0x21d0>
  40266c:	ldr	x1, [x1, #472]
  402670:	cbz	x1, 40267c <ferror@plt+0x84c>
  402674:	mov	x16, x1
  402678:	br	x16
  40267c:	ret
  402680:	adrp	x0, 416000 <ferror@plt+0x141d0>
  402684:	add	x0, x0, #0x470
  402688:	adrp	x1, 416000 <ferror@plt+0x141d0>
  40268c:	add	x1, x1, #0x470
  402690:	sub	x1, x1, x0
  402694:	lsr	x2, x1, #63
  402698:	add	x1, x2, x1, asr #3
  40269c:	cmp	xzr, x1, asr #1
  4026a0:	asr	x1, x1, #1
  4026a4:	b.eq	4026bc <ferror@plt+0x88c>  // b.none
  4026a8:	adrp	x2, 404000 <ferror@plt+0x21d0>
  4026ac:	ldr	x2, [x2, #480]
  4026b0:	cbz	x2, 4026bc <ferror@plt+0x88c>
  4026b4:	mov	x16, x2
  4026b8:	br	x16
  4026bc:	ret
  4026c0:	stp	x29, x30, [sp, #-32]!
  4026c4:	mov	x29, sp
  4026c8:	str	x19, [sp, #16]
  4026cc:	adrp	x19, 416000 <ferror@plt+0x141d0>
  4026d0:	ldrb	w0, [x19, #1176]
  4026d4:	cbnz	w0, 4026e4 <ferror@plt+0x8b4>
  4026d8:	bl	402650 <ferror@plt+0x820>
  4026dc:	mov	w0, #0x1                   	// #1
  4026e0:	strb	w0, [x19, #1176]
  4026e4:	ldr	x19, [sp, #16]
  4026e8:	ldp	x29, x30, [sp], #32
  4026ec:	ret
  4026f0:	b	402680 <ferror@plt+0x850>
  4026f4:	stp	x29, x30, [sp, #-48]!
  4026f8:	mov	w2, #0x5                   	// #5
  4026fc:	mov	x29, sp
  402700:	str	x21, [sp, #32]
  402704:	adrp	x21, 416000 <ferror@plt+0x141d0>
  402708:	stp	x19, x20, [sp, #16]
  40270c:	mov	x19, x0
  402710:	mov	w20, w1
  402714:	mov	x0, #0x0                   	// #0
  402718:	adrp	x1, 404000 <ferror@plt+0x21d0>
  40271c:	add	x1, x1, #0x1e8
  402720:	bl	401d40 <dcgettext@plt>
  402724:	ldr	x2, [x21, #1296]
  402728:	mov	x1, x0
  40272c:	mov	x0, x19
  402730:	bl	401e00 <fprintf@plt>
  402734:	mov	w2, #0x5                   	// #5
  402738:	adrp	x1, 404000 <ferror@plt+0x21d0>
  40273c:	mov	x0, #0x0                   	// #0
  402740:	add	x1, x1, #0x209
  402744:	bl	401d40 <dcgettext@plt>
  402748:	mov	x1, x0
  40274c:	mov	x0, x19
  402750:	bl	401e00 <fprintf@plt>
  402754:	mov	w2, #0x5                   	// #5
  402758:	adrp	x1, 404000 <ferror@plt+0x21d0>
  40275c:	mov	x0, #0x0                   	// #0
  402760:	add	x1, x1, #0x23f
  402764:	bl	401d40 <dcgettext@plt>
  402768:	mov	x1, x0
  40276c:	mov	x0, x19
  402770:	bl	401e00 <fprintf@plt>
  402774:	mov	w2, #0x5                   	// #5
  402778:	adrp	x1, 404000 <ferror@plt+0x21d0>
  40277c:	mov	x0, #0x0                   	// #0
  402780:	add	x1, x1, #0x291
  402784:	bl	401d40 <dcgettext@plt>
  402788:	mov	x1, x0
  40278c:	mov	x0, x19
  402790:	bl	401e00 <fprintf@plt>
  402794:	ldr	x0, [x21, #1296]
  402798:	mov	x1, x19
  40279c:	bl	402dd4 <ferror@plt+0xfa4>
  4027a0:	cbnz	w20, 4027cc <ferror@plt+0x99c>
  4027a4:	mov	w2, #0x5                   	// #5
  4027a8:	adrp	x1, 404000 <ferror@plt+0x21d0>
  4027ac:	mov	x0, #0x0                   	// #0
  4027b0:	add	x1, x1, #0x5c9
  4027b4:	bl	401d40 <dcgettext@plt>
  4027b8:	mov	x1, x0
  4027bc:	adrp	x2, 404000 <ferror@plt+0x21d0>
  4027c0:	mov	x0, x19
  4027c4:	add	x2, x2, #0x5dc
  4027c8:	bl	401e00 <fprintf@plt>
  4027cc:	mov	w0, w20
  4027d0:	bl	401a00 <exit@plt>
  4027d4:	stp	x29, x30, [sp, #-32]!
  4027d8:	mov	x2, x1
  4027dc:	mov	x29, sp
  4027e0:	str	x19, [sp, #16]
  4027e4:	adrp	x19, 416000 <ferror@plt+0x141d0>
  4027e8:	ldr	w1, [x19, #1184]
  4027ec:	cbnz	w1, 402844 <ferror@plt+0xa14>
  4027f0:	ldr	w1, [x2, #32]
  4027f4:	tbz	w1, #0, 402844 <ferror@plt+0xa14>
  4027f8:	add	x8, x19, #0x4a0
  4027fc:	ldr	x1, [x2, #40]
  402800:	ldr	x3, [x8, #8]
  402804:	cmp	x1, x3
  402808:	b.hi	402844 <ferror@plt+0xa14>  // b.pmore
  40280c:	ldr	x5, [x2, #56]
  402810:	add	x5, x1, x5
  402814:	cmp	x3, x5
  402818:	b.cs	402844 <ferror@plt+0xa14>  // b.hs, b.nlast
  40281c:	ldr	x4, [x0, #8]
  402820:	sub	x3, x3, x1
  402824:	ldr	x1, [x8, #40]
  402828:	add	x7, x8, #0x10
  40282c:	ldr	x9, [x4, #568]
  402830:	add	x6, x8, #0x14
  402834:	add	x5, x8, #0x18
  402838:	add	x4, x8, #0x20
  40283c:	blr	x9
  402840:	str	w0, [x19, #1184]
  402844:	ldr	x19, [sp, #16]
  402848:	ldp	x29, x30, [sp], #32
  40284c:	ret
  402850:	stp	x29, x30, [sp, #-48]!
  402854:	mov	w1, #0x2f                  	// #47
  402858:	mov	x29, sp
  40285c:	stp	x19, x20, [sp, #16]
  402860:	str	x21, [sp, #32]
  402864:	mov	x21, x0
  402868:	bl	401ba0 <strrchr@plt>
  40286c:	cbz	x0, 4028c8 <ferror@plt+0xa98>
  402870:	sub	x20, x0, x21
  402874:	add	x0, x20, #0xb
  402878:	bl	401b30 <xmalloc@plt>
  40287c:	mov	x19, x0
  402880:	mov	x1, x21
  402884:	mov	x2, x20
  402888:	bl	401990 <memcpy@plt>
  40288c:	add	x1, x20, #0x1
  402890:	mov	w0, #0x2f                  	// #47
  402894:	strb	w0, [x19, x20]
  402898:	adrp	x0, 404000 <ferror@plt+0x21d0>
  40289c:	add	x0, x0, #0x7a9
  4028a0:	add	x2, x19, x1
  4028a4:	ldr	x3, [x0]
  4028a8:	str	x3, [x19, x1]
  4028ac:	ldrb	w0, [x0, #8]
  4028b0:	strb	w0, [x2, #8]
  4028b4:	mov	x0, x19
  4028b8:	ldp	x19, x20, [sp, #16]
  4028bc:	ldr	x21, [sp, #32]
  4028c0:	ldp	x29, x30, [sp], #48
  4028c4:	ret
  4028c8:	mov	x0, #0x9                   	// #9
  4028cc:	bl	401b30 <xmalloc@plt>
  4028d0:	mov	x1, #0x0                   	// #0
  4028d4:	mov	x19, x0
  4028d8:	b	402898 <ferror@plt+0xa68>
  4028dc:	cbz	w0, 4028f8 <ferror@plt+0xac8>
  4028e0:	cmp	w0, #0x1
  4028e4:	b.eq	40290c <ferror@plt+0xadc>  // b.none
  4028e8:	adrp	x1, 404000 <ferror@plt+0x21d0>
  4028ec:	mov	w2, #0x5                   	// #5
  4028f0:	add	x1, x1, #0x7cb
  4028f4:	b	402904 <ferror@plt+0xad4>
  4028f8:	adrp	x1, 404000 <ferror@plt+0x21d0>
  4028fc:	add	x1, x1, #0x7b2
  402900:	mov	w2, #0x5                   	// #5
  402904:	mov	x0, #0x0                   	// #0
  402908:	b	401d40 <dcgettext@plt>
  40290c:	adrp	x1, 404000 <ferror@plt+0x21d0>
  402910:	mov	w2, #0x5                   	// #5
  402914:	add	x1, x1, #0x7bd
  402918:	b	402904 <ferror@plt+0xad4>
  40291c:	stp	x29, x30, [sp, #-32]!
  402920:	mov	x29, sp
  402924:	stp	x19, x20, [sp, #16]
  402928:	mov	x20, x0
  40292c:	bl	401b10 <bfd_get_error@plt>
  402930:	cbnz	w0, 402988 <ferror@plt+0xb58>
  402934:	adrp	x1, 404000 <ferror@plt+0x21d0>
  402938:	mov	w2, #0x5                   	// #5
  40293c:	add	x1, x1, #0x7de
  402940:	mov	x0, #0x0                   	// #0
  402944:	bl	401d40 <dcgettext@plt>
  402948:	mov	x19, x0
  40294c:	adrp	x0, 416000 <ferror@plt+0x141d0>
  402950:	ldr	x0, [x0, #1160]
  402954:	bl	401cd0 <fflush@plt>
  402958:	adrp	x1, 416000 <ferror@plt+0x141d0>
  40295c:	adrp	x0, 416000 <ferror@plt+0x141d0>
  402960:	cbz	x20, 402990 <ferror@plt+0xb60>
  402964:	mov	x4, x19
  402968:	mov	x3, x20
  40296c:	ldp	x19, x20, [sp, #16]
  402970:	ldp	x29, x30, [sp], #32
  402974:	ldr	x2, [x1, #1296]
  402978:	adrp	x1, 404000 <ferror@plt+0x21d0>
  40297c:	ldr	x0, [x0, #1136]
  402980:	add	x1, x1, #0x7f5
  402984:	b	401e00 <fprintf@plt>
  402988:	bl	401d30 <bfd_errmsg@plt>
  40298c:	b	402948 <ferror@plt+0xb18>
  402990:	mov	x3, x19
  402994:	ldp	x19, x20, [sp, #16]
  402998:	ldp	x29, x30, [sp], #32
  40299c:	ldr	x2, [x1, #1296]
  4029a0:	adrp	x1, 404000 <ferror@plt+0x21d0>
  4029a4:	ldr	x0, [x0, #1136]
  4029a8:	add	x1, x1, #0x7f9
  4029ac:	b	401e00 <fprintf@plt>
  4029b0:	stp	x29, x30, [sp, #-80]!
  4029b4:	mov	x29, sp
  4029b8:	stp	x19, x20, [sp, #16]
  4029bc:	mov	x20, x0
  4029c0:	ldr	w0, [x1, #12]
  4029c4:	stp	x21, x22, [sp, #32]
  4029c8:	mov	x19, x1
  4029cc:	add	w0, w0, #0x1
  4029d0:	stp	x23, x24, [sp, #48]
  4029d4:	ldr	x2, [x1, #16]
  4029d8:	str	x25, [sp, #64]
  4029dc:	str	w0, [x1, #12]
  4029e0:	mov	w1, #0x60                  	// #96
  4029e4:	smull	x1, w0, w1
  4029e8:	cmp	x2, x1
  4029ec:	b.cs	402a2c <ferror@plt+0xbfc>  // b.hs, b.nlast
  4029f0:	mov	w21, #0xc0                  	// #192
  4029f4:	cmp	w0, #0x3f
  4029f8:	smull	x21, w0, w21
  4029fc:	mov	x0, #0x3000                	// #12288
  402a00:	csel	x21, x21, x0, gt
  402a04:	ldr	x0, [x19, #24]
  402a08:	mov	x1, x21
  402a0c:	bl	401ad0 <xrealloc@plt>
  402a10:	str	x0, [x19, #24]
  402a14:	ldr	x3, [x19, #16]
  402a18:	mov	w1, #0x0                   	// #0
  402a1c:	sub	x2, x21, x3
  402a20:	add	x0, x0, x3
  402a24:	bl	401b20 <memset@plt>
  402a28:	str	x21, [x19, #16]
  402a2c:	ldr	w0, [x19, #12]
  402a30:	mov	w22, #0x60                  	// #96
  402a34:	mov	x23, #0xffffffffffffffa0    	// #-96
  402a38:	ldr	x1, [x19, #24]
  402a3c:	smaddl	x0, w0, w22, x23
  402a40:	ldr	x2, [x20]
  402a44:	str	x2, [x1, x0]
  402a48:	mov	w2, #0x5                   	// #5
  402a4c:	adrp	x1, 404000 <ferror@plt+0x21d0>
  402a50:	mov	x0, #0x0                   	// #0
  402a54:	add	x1, x1, #0x801
  402a58:	bl	401d40 <dcgettext@plt>
  402a5c:	mov	x21, x0
  402a60:	ldr	w0, [x20, #16]
  402a64:	ldr	x25, [x20]
  402a68:	bl	4028dc <ferror@plt+0xaac>
  402a6c:	mov	x24, x0
  402a70:	ldr	w0, [x20, #12]
  402a74:	bl	4028dc <ferror@plt+0xaac>
  402a78:	mov	x3, x0
  402a7c:	mov	x2, x24
  402a80:	mov	x1, x25
  402a84:	mov	x0, x21
  402a88:	bl	401d80 <printf@plt>
  402a8c:	ldr	x0, [x19]
  402a90:	ldr	x1, [x20]
  402a94:	bl	401ca0 <bfd_openw@plt>
  402a98:	mov	x21, x0
  402a9c:	cbnz	x0, 402acc <ferror@plt+0xc9c>
  402aa0:	ldr	x0, [x19]
  402aa4:	bl	40291c <ferror@plt+0xaec>
  402aa8:	mov	w0, #0x1                   	// #1
  402aac:	str	w0, [x19, #8]
  402ab0:	ldr	w0, [x19, #8]
  402ab4:	ldp	x19, x20, [sp, #16]
  402ab8:	ldp	x21, x22, [sp, #32]
  402abc:	ldp	x23, x24, [sp, #48]
  402ac0:	ldr	x25, [sp, #64]
  402ac4:	ldp	x29, x30, [sp], #80
  402ac8:	ret
  402acc:	mov	w1, #0x1                   	// #1
  402ad0:	bl	401bc0 <bfd_set_format@plt>
  402ad4:	cbnz	w0, 402b00 <ferror@plt+0xcd0>
  402ad8:	bl	401b10 <bfd_get_error@plt>
  402adc:	cmp	w0, #0x5
  402ae0:	b.eq	402af4 <ferror@plt+0xcc4>  // b.none
  402ae4:	ldr	x0, [x20]
  402ae8:	bl	40291c <ferror@plt+0xaec>
  402aec:	mov	w0, #0x1                   	// #1
  402af0:	str	w0, [x19, #8]
  402af4:	mov	x0, x21
  402af8:	bl	401c10 <bfd_close_all_done@plt>
  402afc:	b	402ab0 <ferror@plt+0xc80>
  402b00:	adrp	x24, 404000 <ferror@plt+0x21d0>
  402b04:	add	x24, x24, #0x81b
  402b08:	mov	w20, #0x2                   	// #2
  402b0c:	mov	w25, #0x1                   	// #1
  402b10:	ldr	x0, [x21, #8]
  402b14:	mov	w1, w20
  402b18:	mov	x2, #0x0                   	// #0
  402b1c:	ldr	x3, [x0, #656]
  402b20:	mov	x0, x21
  402b24:	blr	x3
  402b28:	cbz	w0, 402b60 <ferror@plt+0xd30>
  402b2c:	mov	x1, #0x0                   	// #0
  402b30:	mov	w0, w20
  402b34:	bl	401c60 <bfd_printable_arch_mach@plt>
  402b38:	mov	x1, x0
  402b3c:	mov	x0, x24
  402b40:	bl	401d80 <printf@plt>
  402b44:	ldr	w1, [x19, #12]
  402b48:	sub	w0, w20, #0x2
  402b4c:	smaddl	x2, w1, w22, x23
  402b50:	ldr	x1, [x19, #24]
  402b54:	add	x1, x1, x2
  402b58:	add	x0, x1, x0
  402b5c:	strb	w25, [x0, #8]
  402b60:	add	w20, w20, #0x1
  402b64:	cmp	w20, #0x59
  402b68:	b.ne	402b10 <ferror@plt+0xce0>  // b.any
  402b6c:	b	402af4 <ferror@plt+0xcc4>
  402b70:	stp	x29, x30, [sp, #-16]!
  402b74:	mov	x29, sp
  402b78:	bl	40291c <ferror@plt+0xaec>
  402b7c:	mov	w0, #0x1                   	// #1
  402b80:	bl	401d00 <xexit@plt>
  402b84:	stp	x29, x30, [sp, #-80]!
  402b88:	mov	x29, sp
  402b8c:	str	x21, [sp, #32]
  402b90:	mov	x21, x0
  402b94:	adrp	x0, 416000 <ferror@plt+0x141d0>
  402b98:	stp	x19, x20, [sp, #16]
  402b9c:	mov	x19, x1
  402ba0:	ldr	x0, [x0, #1160]
  402ba4:	adrp	x20, 416000 <ferror@plt+0x141d0>
  402ba8:	bl	401cd0 <fflush@plt>
  402bac:	adrp	x0, 416000 <ferror@plt+0x141d0>
  402bb0:	adrp	x1, 404000 <ferror@plt+0x21d0>
  402bb4:	add	x1, x1, #0x821
  402bb8:	ldr	x2, [x0, #1296]
  402bbc:	ldr	x0, [x20, #1136]
  402bc0:	bl	401e00 <fprintf@plt>
  402bc4:	ldp	x0, x1, [x19]
  402bc8:	stp	x0, x1, [sp, #48]
  402bcc:	add	x2, sp, #0x30
  402bd0:	ldp	x0, x1, [x19, #16]
  402bd4:	stp	x0, x1, [sp, #64]
  402bd8:	ldr	x0, [x20, #1136]
  402bdc:	mov	x1, x21
  402be0:	bl	401d70 <vfprintf@plt>
  402be4:	ldr	x1, [x20, #1136]
  402be8:	mov	w0, #0xa                   	// #10
  402bec:	ldp	x19, x20, [sp, #16]
  402bf0:	ldr	x21, [sp, #32]
  402bf4:	ldp	x29, x30, [sp], #80
  402bf8:	b	401a50 <putc@plt>
  402bfc:	stp	x29, x30, [sp, #-272]!
  402c00:	mov	x29, sp
  402c04:	stp	x1, x2, [sp, #216]
  402c08:	add	x1, sp, #0x110
  402c0c:	stp	x1, x1, [sp, #48]
  402c10:	add	x1, sp, #0xd0
  402c14:	str	x1, [sp, #64]
  402c18:	mov	w1, #0xffffffc8            	// #-56
  402c1c:	str	w1, [sp, #72]
  402c20:	mov	w1, #0xffffff80            	// #-128
  402c24:	str	w1, [sp, #76]
  402c28:	add	x1, sp, #0x10
  402c2c:	stp	x3, x4, [sp, #232]
  402c30:	ldp	x2, x3, [sp, #48]
  402c34:	stp	x2, x3, [sp, #16]
  402c38:	ldp	x2, x3, [sp, #64]
  402c3c:	stp	x2, x3, [sp, #32]
  402c40:	str	q0, [sp, #80]
  402c44:	str	q1, [sp, #96]
  402c48:	str	q2, [sp, #112]
  402c4c:	str	q3, [sp, #128]
  402c50:	str	q4, [sp, #144]
  402c54:	str	q5, [sp, #160]
  402c58:	str	q6, [sp, #176]
  402c5c:	str	q7, [sp, #192]
  402c60:	stp	x5, x6, [sp, #248]
  402c64:	str	x7, [sp, #264]
  402c68:	bl	402b84 <ferror@plt+0xd54>
  402c6c:	mov	w0, #0x1                   	// #1
  402c70:	bl	401d00 <xexit@plt>
  402c74:	stp	x29, x30, [sp, #-272]!
  402c78:	mov	x29, sp
  402c7c:	stp	x1, x2, [sp, #216]
  402c80:	add	x1, sp, #0x110
  402c84:	stp	x1, x1, [sp, #48]
  402c88:	add	x1, sp, #0xd0
  402c8c:	str	x1, [sp, #64]
  402c90:	mov	w1, #0xffffffc8            	// #-56
  402c94:	str	w1, [sp, #72]
  402c98:	mov	w1, #0xffffff80            	// #-128
  402c9c:	str	w1, [sp, #76]
  402ca0:	add	x1, sp, #0x10
  402ca4:	stp	x3, x4, [sp, #232]
  402ca8:	ldp	x2, x3, [sp, #48]
  402cac:	stp	x2, x3, [sp, #16]
  402cb0:	ldp	x2, x3, [sp, #64]
  402cb4:	stp	x2, x3, [sp, #32]
  402cb8:	str	q0, [sp, #80]
  402cbc:	str	q1, [sp, #96]
  402cc0:	str	q2, [sp, #112]
  402cc4:	str	q3, [sp, #128]
  402cc8:	str	q4, [sp, #144]
  402ccc:	str	q5, [sp, #160]
  402cd0:	str	q6, [sp, #176]
  402cd4:	str	q7, [sp, #192]
  402cd8:	stp	x5, x6, [sp, #248]
  402cdc:	str	x7, [sp, #264]
  402ce0:	bl	402b84 <ferror@plt+0xd54>
  402ce4:	ldp	x29, x30, [sp], #272
  402ce8:	ret
  402cec:	stp	x29, x30, [sp, #-32]!
  402cf0:	mov	x29, sp
  402cf4:	stp	x19, x20, [sp, #16]
  402cf8:	adrp	x19, 404000 <ferror@plt+0x21d0>
  402cfc:	add	x19, x19, #0x826
  402d00:	mov	x0, x19
  402d04:	bl	401a20 <bfd_set_default_target@plt>
  402d08:	cbnz	w0, 402d3c <ferror@plt+0xf0c>
  402d0c:	adrp	x1, 404000 <ferror@plt+0x21d0>
  402d10:	add	x1, x1, #0x840
  402d14:	mov	w2, #0x5                   	// #5
  402d18:	mov	x0, #0x0                   	// #0
  402d1c:	bl	401d40 <dcgettext@plt>
  402d20:	mov	x20, x0
  402d24:	bl	401b10 <bfd_get_error@plt>
  402d28:	bl	401d30 <bfd_errmsg@plt>
  402d2c:	mov	x2, x0
  402d30:	mov	x1, x19
  402d34:	mov	x0, x20
  402d38:	bl	402bfc <ferror@plt+0xdcc>
  402d3c:	ldp	x19, x20, [sp, #16]
  402d40:	ldp	x29, x30, [sp], #32
  402d44:	ret
  402d48:	stp	x29, x30, [sp, #-48]!
  402d4c:	mov	x29, sp
  402d50:	stp	x19, x20, [sp, #16]
  402d54:	mov	x19, x0
  402d58:	adrp	x0, 416000 <ferror@plt+0x141d0>
  402d5c:	adrp	x20, 416000 <ferror@plt+0x141d0>
  402d60:	str	x21, [sp, #32]
  402d64:	ldr	x0, [x0, #1160]
  402d68:	bl	401cd0 <fflush@plt>
  402d6c:	mov	w2, #0x5                   	// #5
  402d70:	adrp	x1, 404000 <ferror@plt+0x21d0>
  402d74:	ldr	x21, [x20, #1136]
  402d78:	add	x1, x1, #0x869
  402d7c:	mov	x0, #0x0                   	// #0
  402d80:	bl	401d40 <dcgettext@plt>
  402d84:	adrp	x1, 416000 <ferror@plt+0x141d0>
  402d88:	ldr	x2, [x1, #1296]
  402d8c:	mov	x1, x0
  402d90:	mov	x0, x21
  402d94:	adrp	x21, 404000 <ferror@plt+0x21d0>
  402d98:	add	x21, x21, #0x865
  402d9c:	bl	401e00 <fprintf@plt>
  402da0:	ldr	x2, [x19]
  402da4:	ldr	x0, [x20, #1136]
  402da8:	cbnz	x2, 402dc4 <ferror@plt+0xf94>
  402dac:	ldp	x19, x20, [sp, #16]
  402db0:	mov	x1, x0
  402db4:	ldr	x21, [sp, #32]
  402db8:	mov	w0, #0xa                   	// #10
  402dbc:	ldp	x29, x30, [sp], #48
  402dc0:	b	401a60 <fputc@plt>
  402dc4:	add	x19, x19, #0x8
  402dc8:	mov	x1, x21
  402dcc:	bl	401e00 <fprintf@plt>
  402dd0:	b	402da0 <ferror@plt+0xf70>
  402dd4:	stp	x29, x30, [sp, #-48]!
  402dd8:	mov	x29, sp
  402ddc:	stp	x19, x20, [sp, #16]
  402de0:	mov	x19, x1
  402de4:	stp	x21, x22, [sp, #32]
  402de8:	cbnz	x0, 402e44 <ferror@plt+0x1014>
  402dec:	mov	w2, #0x5                   	// #5
  402df0:	adrp	x1, 404000 <ferror@plt+0x21d0>
  402df4:	add	x1, x1, #0x87f
  402df8:	bl	401d40 <dcgettext@plt>
  402dfc:	mov	x1, x0
  402e00:	mov	x0, x19
  402e04:	bl	401e00 <fprintf@plt>
  402e08:	bl	401af0 <bfd_target_list@plt>
  402e0c:	adrp	x21, 404000 <ferror@plt+0x21d0>
  402e10:	mov	x20, x0
  402e14:	mov	x22, x0
  402e18:	add	x21, x21, #0x865
  402e1c:	ldr	x2, [x22], #8
  402e20:	cbnz	x2, 402e70 <ferror@plt+0x1040>
  402e24:	mov	x1, x19
  402e28:	mov	w0, #0xa                   	// #10
  402e2c:	bl	401a60 <fputc@plt>
  402e30:	mov	x0, x20
  402e34:	ldp	x19, x20, [sp, #16]
  402e38:	ldp	x21, x22, [sp, #32]
  402e3c:	ldp	x29, x30, [sp], #48
  402e40:	b	401c90 <free@plt>
  402e44:	mov	x20, x0
  402e48:	mov	w2, #0x5                   	// #5
  402e4c:	adrp	x1, 404000 <ferror@plt+0x21d0>
  402e50:	mov	x0, #0x0                   	// #0
  402e54:	add	x1, x1, #0x892
  402e58:	bl	401d40 <dcgettext@plt>
  402e5c:	mov	x2, x20
  402e60:	mov	x1, x0
  402e64:	mov	x0, x19
  402e68:	bl	401e00 <fprintf@plt>
  402e6c:	b	402e08 <ferror@plt+0xfd8>
  402e70:	mov	x1, x21
  402e74:	mov	x0, x19
  402e78:	bl	401e00 <fprintf@plt>
  402e7c:	b	402e1c <ferror@plt+0xfec>
  402e80:	stp	x29, x30, [sp, #-48]!
  402e84:	mov	x29, sp
  402e88:	stp	x19, x20, [sp, #16]
  402e8c:	mov	x19, x1
  402e90:	stp	x21, x22, [sp, #32]
  402e94:	cbnz	x0, 402ef0 <ferror@plt+0x10c0>
  402e98:	mov	w2, #0x5                   	// #5
  402e9c:	adrp	x1, 404000 <ferror@plt+0x21d0>
  402ea0:	add	x1, x1, #0x8a9
  402ea4:	bl	401d40 <dcgettext@plt>
  402ea8:	mov	x1, x0
  402eac:	mov	x0, x19
  402eb0:	bl	401e00 <fprintf@plt>
  402eb4:	bl	401a10 <bfd_arch_list@plt>
  402eb8:	adrp	x22, 404000 <ferror@plt+0x21d0>
  402ebc:	mov	x20, x0
  402ec0:	mov	x21, x0
  402ec4:	add	x22, x22, #0x865
  402ec8:	ldr	x2, [x21]
  402ecc:	cbnz	x2, 402f1c <ferror@plt+0x10ec>
  402ed0:	mov	x1, x19
  402ed4:	mov	w0, #0xa                   	// #10
  402ed8:	bl	401a60 <fputc@plt>
  402edc:	mov	x0, x20
  402ee0:	ldp	x19, x20, [sp, #16]
  402ee4:	ldp	x21, x22, [sp, #32]
  402ee8:	ldp	x29, x30, [sp], #48
  402eec:	b	401c90 <free@plt>
  402ef0:	mov	x20, x0
  402ef4:	mov	w2, #0x5                   	// #5
  402ef8:	adrp	x1, 404000 <ferror@plt+0x21d0>
  402efc:	mov	x0, #0x0                   	// #0
  402f00:	add	x1, x1, #0x8c2
  402f04:	bl	401d40 <dcgettext@plt>
  402f08:	mov	x2, x20
  402f0c:	mov	x1, x0
  402f10:	mov	x0, x19
  402f14:	bl	401e00 <fprintf@plt>
  402f18:	b	402eb4 <ferror@plt+0x1084>
  402f1c:	mov	x1, x22
  402f20:	mov	x0, x19
  402f24:	add	x21, x21, #0x8
  402f28:	bl	401e00 <fprintf@plt>
  402f2c:	b	402ec8 <ferror@plt+0x1098>
  402f30:	stp	x29, x30, [sp, #-144]!
  402f34:	mov	w2, #0x5                   	// #5
  402f38:	adrp	x1, 404000 <ferror@plt+0x21d0>
  402f3c:	mov	x29, sp
  402f40:	add	x1, x1, #0x8df
  402f44:	mov	x0, #0x0                   	// #0
  402f48:	stp	x19, x20, [sp, #16]
  402f4c:	stp	x21, x22, [sp, #32]
  402f50:	stp	x23, x24, [sp, #48]
  402f54:	stp	x25, x26, [sp, #64]
  402f58:	stp	x27, x28, [sp, #80]
  402f5c:	bl	401d40 <dcgettext@plt>
  402f60:	adrp	x1, 404000 <ferror@plt+0x21d0>
  402f64:	add	x1, x1, #0x8fb
  402f68:	bl	401d80 <printf@plt>
  402f6c:	mov	x0, #0x0                   	// #0
  402f70:	bl	404118 <ferror@plt+0x22e8>
  402f74:	stp	x0, xzr, [sp, #112]
  402f78:	add	x1, sp, #0x70
  402f7c:	adrp	x0, 402000 <ferror@plt+0x1d0>
  402f80:	add	x0, x0, #0x9b0
  402f84:	stp	xzr, xzr, [sp, #128]
  402f88:	bl	401c80 <bfd_iterate_over_targets@plt>
  402f8c:	ldr	x0, [sp, #112]
  402f90:	bl	401df0 <unlink@plt>
  402f94:	ldr	x0, [sp, #112]
  402f98:	bl	401c90 <free@plt>
  402f9c:	ldr	w19, [sp, #120]
  402fa0:	cbz	w19, 402fc4 <ferror@plt+0x1194>
  402fa4:	ldr	w0, [sp, #120]
  402fa8:	ldp	x19, x20, [sp, #16]
  402fac:	ldp	x21, x22, [sp, #32]
  402fb0:	ldp	x23, x24, [sp, #48]
  402fb4:	ldp	x25, x26, [sp, #64]
  402fb8:	ldp	x27, x28, [sp, #80]
  402fbc:	ldp	x29, x30, [sp], #144
  402fc0:	ret
  402fc4:	mov	w20, #0x0                   	// #0
  402fc8:	mov	w21, #0x2                   	// #2
  402fcc:	mov	x1, #0x0                   	// #0
  402fd0:	mov	w0, w21
  402fd4:	bl	401c60 <bfd_printable_arch_mach@plt>
  402fd8:	add	w21, w21, #0x1
  402fdc:	bl	4019d0 <strlen@plt>
  402fe0:	cmp	w20, w0
  402fe4:	csel	w20, w20, w0, ge  // ge = tcont
  402fe8:	cmp	w21, #0x59
  402fec:	b.ne	402fcc <ferror@plt+0x119c>  // b.any
  402ff0:	adrp	x0, 404000 <ferror@plt+0x21d0>
  402ff4:	add	x0, x0, #0x90f
  402ff8:	bl	401dc0 <getenv@plt>
  402ffc:	cbz	x0, 403120 <ferror@plt+0x12f0>
  403000:	bl	401ab0 <atoi@plt>
  403004:	cmp	w0, #0x0
  403008:	mov	w1, #0x50                  	// #80
  40300c:	csel	w0, w0, w1, ne  // ne = any
  403010:	sub	w0, w0, w20
  403014:	adrp	x26, 404000 <ferror@plt+0x21d0>
  403018:	add	x26, x26, #0x959
  40301c:	sub	w0, w0, #0x1
  403020:	str	w0, [sp, #104]
  403024:	ldr	w24, [sp, #124]
  403028:	cmp	w19, w24
  40302c:	b.ge	402fa4 <ferror@plt+0x1174>  // b.tcont
  403030:	ldr	w23, [sp, #104]
  403034:	sxtw	x21, w19
  403038:	ldr	x25, [sp, #136]
  40303c:	mov	x27, #0x60                  	// #96
  403040:	mul	x0, x21, x27
  403044:	sub	w23, w23, #0x1
  403048:	mov	w22, w21
  40304c:	ldr	x0, [x25, x0]
  403050:	bl	4019d0 <strlen@plt>
  403054:	subs	w23, w23, w0
  403058:	b.mi	40306c <ferror@plt+0x123c>  // b.first
  40305c:	add	w22, w21, #0x1
  403060:	add	x21, x21, #0x1
  403064:	cmp	w24, w21
  403068:	b.gt	403040 <ferror@plt+0x1210>
  40306c:	mov	w23, #0x60                  	// #96
  403070:	mov	w21, w19
  403074:	add	w1, w20, #0x1
  403078:	adrp	x2, 404000 <ferror@plt+0x21d0>
  40307c:	smull	x23, w19, w23
  403080:	add	x2, x2, #0x700
  403084:	adrp	x0, 404000 <ferror@plt+0x21d0>
  403088:	add	x0, x0, #0x917
  40308c:	mov	x24, x23
  403090:	bl	401d80 <printf@plt>
  403094:	cmp	w21, w22
  403098:	b.ne	403128 <ferror@plt+0x12f8>  // b.any
  40309c:	adrp	x27, 404000 <ferror@plt+0x21d0>
  4030a0:	adrp	x28, 404000 <ferror@plt+0x21d0>
  4030a4:	add	x27, x27, #0x91c
  4030a8:	add	x28, x28, #0x925
  4030ac:	mov	w21, #0x2                   	// #2
  4030b0:	mov	w0, #0xa                   	// #10
  4030b4:	bl	401dd0 <putchar@plt>
  4030b8:	mov	x1, #0x0                   	// #0
  4030bc:	mov	w0, w21
  4030c0:	bl	401c60 <bfd_printable_arch_mach@plt>
  4030c4:	mov	x1, x27
  4030c8:	bl	401c50 <strcmp@plt>
  4030cc:	cbz	w0, 40310c <ferror@plt+0x12dc>
  4030d0:	mov	x1, #0x0                   	// #0
  4030d4:	mov	w0, w21
  4030d8:	bl	401c60 <bfd_printable_arch_mach@plt>
  4030dc:	mov	x25, x23
  4030e0:	mov	x2, x0
  4030e4:	mov	w1, w20
  4030e8:	mov	x0, x28
  4030ec:	mov	w24, w19
  4030f0:	bl	401d80 <printf@plt>
  4030f4:	sub	w0, w21, #0x2
  4030f8:	str	x0, [sp, #96]
  4030fc:	cmp	w22, w24
  403100:	b.ne	403144 <ferror@plt+0x1314>  // b.any
  403104:	mov	w0, #0xa                   	// #10
  403108:	bl	401dd0 <putchar@plt>
  40310c:	add	w21, w21, #0x1
  403110:	cmp	w21, #0x59
  403114:	b.ne	4030b8 <ferror@plt+0x1288>  // b.any
  403118:	mov	w19, w22
  40311c:	b	403024 <ferror@plt+0x11f4>
  403120:	mov	w0, #0x50                  	// #80
  403124:	b	403010 <ferror@plt+0x11e0>
  403128:	ldr	x0, [sp, #136]
  40312c:	add	w21, w21, #0x1
  403130:	ldr	x1, [x0, x24]
  403134:	mov	x0, x26
  403138:	add	x24, x24, #0x60
  40313c:	bl	401d80 <printf@plt>
  403140:	b	403094 <ferror@plt+0x1264>
  403144:	ldr	x0, [sp, #136]
  403148:	ldr	x2, [sp, #96]
  40314c:	add	x1, x0, x25
  403150:	ldr	x0, [x0, x25]
  403154:	add	x1, x1, x2
  403158:	ldrb	w1, [x1, #8]
  40315c:	cbz	w1, 403188 <ferror@plt+0x1358>
  403160:	adrp	x1, 416000 <ferror@plt+0x141d0>
  403164:	ldr	x1, [x1, #1160]
  403168:	bl	4019e0 <fputs@plt>
  40316c:	add	w24, w24, #0x1
  403170:	cmp	w22, w24
  403174:	b.eq	403180 <ferror@plt+0x1350>  // b.none
  403178:	mov	w0, #0x20                  	// #32
  40317c:	bl	401dd0 <putchar@plt>
  403180:	add	x25, x25, #0x60
  403184:	b	4030fc <ferror@plt+0x12cc>
  403188:	bl	4019d0 <strlen@plt>
  40318c:	mov	w1, w0
  403190:	sub	w1, w1, #0x1
  403194:	cmn	w1, #0x1
  403198:	b.eq	40316c <ferror@plt+0x133c>  // b.none
  40319c:	mov	w0, #0x2d                  	// #45
  4031a0:	str	w1, [sp, #108]
  4031a4:	bl	401dd0 <putchar@plt>
  4031a8:	ldr	w1, [sp, #108]
  4031ac:	b	403190 <ferror@plt+0x1360>
  4031b0:	stp	x29, x30, [sp, #-240]!
  4031b4:	mov	x29, sp
  4031b8:	stp	x19, x20, [sp, #16]
  4031bc:	mov	x20, x0
  4031c0:	mov	x19, x1
  4031c4:	str	x21, [sp, #32]
  4031c8:	mov	w21, w3
  4031cc:	cbz	w2, 403248 <ferror@plt+0x1418>
  4031d0:	ldr	x0, [x19, #8]
  4031d4:	add	x1, sp, #0x70
  4031d8:	ldr	x2, [x0, #480]
  4031dc:	mov	x0, x19
  4031e0:	blr	x2
  4031e4:	cbnz	w0, 403248 <ferror@plt+0x1418>
  4031e8:	ldr	x0, [sp, #200]
  4031ec:	str	x0, [sp, #48]
  4031f0:	add	x0, sp, #0x30
  4031f4:	bl	401a80 <ctime@plt>
  4031f8:	cbnz	x0, 403294 <ferror@plt+0x1464>
  4031fc:	mov	w2, #0x5                   	// #5
  403200:	adrp	x1, 404000 <ferror@plt+0x21d0>
  403204:	add	x1, x1, #0x92a
  403208:	bl	401d40 <dcgettext@plt>
  40320c:	mov	x1, x0
  403210:	add	x0, sp, #0x48
  403214:	bl	401a40 <sprintf@plt>
  403218:	ldr	w0, [sp, #128]
  40321c:	add	x1, sp, #0x38
  403220:	bl	403758 <ferror@plt+0x1928>
  403224:	strb	wzr, [sp, #66]
  403228:	ldp	w3, w4, [sp, #136]
  40322c:	adrp	x1, 404000 <ferror@plt+0x21d0>
  403230:	ldr	x5, [sp, #160]
  403234:	add	x6, sp, #0x48
  403238:	add	x2, sp, #0x39
  40323c:	add	x1, x1, #0x949
  403240:	mov	x0, x20
  403244:	bl	401e00 <fprintf@plt>
  403248:	ldr	x0, [x19]
  40324c:	mov	x1, x20
  403250:	bl	4019e0 <fputs@plt>
  403254:	cbz	w21, 403278 <ferror@plt+0x1448>
  403258:	ldrb	w0, [x19, #76]
  40325c:	tbz	w0, #7, 4032b0 <ferror@plt+0x1480>
  403260:	ldr	x2, [x19, #96]
  403264:	cbz	x2, 403278 <ferror@plt+0x1448>
  403268:	adrp	x1, 404000 <ferror@plt+0x21d0>
  40326c:	mov	x0, x20
  403270:	add	x1, x1, #0x95d
  403274:	bl	401e00 <fprintf@plt>
  403278:	mov	x1, x20
  40327c:	mov	w0, #0xa                   	// #10
  403280:	bl	401a60 <fputc@plt>
  403284:	ldp	x19, x20, [sp, #16]
  403288:	ldr	x21, [sp, #32]
  40328c:	ldp	x29, x30, [sp], #240
  403290:	ret
  403294:	add	x3, x0, #0x14
  403298:	add	x2, x0, #0x4
  40329c:	adrp	x1, 404000 <ferror@plt+0x21d0>
  4032a0:	add	x0, sp, #0x48
  4032a4:	add	x1, x1, #0x93e
  4032a8:	bl	401a40 <sprintf@plt>
  4032ac:	b	403218 <ferror@plt+0x13e8>
  4032b0:	ldr	x2, [x19, #88]
  4032b4:	b	403264 <ferror@plt+0x1434>
  4032b8:	stp	x29, x30, [sp, #-32]!
  4032bc:	mov	x29, sp
  4032c0:	str	x19, [sp, #16]
  4032c4:	bl	402850 <ferror@plt+0xa20>
  4032c8:	mov	x19, x0
  4032cc:	bl	401cf0 <mkstemp@plt>
  4032d0:	cmn	w0, #0x1
  4032d4:	b.ne	4032f4 <ferror@plt+0x14c4>  // b.any
  4032d8:	mov	x0, x19
  4032dc:	mov	x19, #0x0                   	// #0
  4032e0:	bl	401c90 <free@plt>
  4032e4:	mov	x0, x19
  4032e8:	ldr	x19, [sp, #16]
  4032ec:	ldp	x29, x30, [sp], #32
  4032f0:	ret
  4032f4:	bl	401b90 <close@plt>
  4032f8:	b	4032e4 <ferror@plt+0x14b4>
  4032fc:	stp	x29, x30, [sp, #-16]!
  403300:	mov	x29, sp
  403304:	bl	402850 <ferror@plt+0xa20>
  403308:	ldp	x29, x30, [sp], #16
  40330c:	b	401bd0 <mkdtemp@plt>
  403310:	stp	x29, x30, [sp, #-48]!
  403314:	mov	w2, #0x0                   	// #0
  403318:	mov	x29, sp
  40331c:	stp	x19, x20, [sp, #16]
  403320:	mov	x20, x0
  403324:	mov	x19, x1
  403328:	add	x1, sp, #0x28
  40332c:	bl	4019f0 <bfd_scan_vma@plt>
  403330:	ldr	x1, [sp, #40]
  403334:	ldrb	w1, [x1]
  403338:	cbz	w1, 40335c <ferror@plt+0x152c>
  40333c:	mov	w2, #0x5                   	// #5
  403340:	adrp	x1, 404000 <ferror@plt+0x21d0>
  403344:	mov	x0, #0x0                   	// #0
  403348:	add	x1, x1, #0x964
  40334c:	bl	401d40 <dcgettext@plt>
  403350:	mov	x2, x20
  403354:	mov	x1, x19
  403358:	bl	402bfc <ferror@plt+0xdcc>
  40335c:	ldp	x19, x20, [sp, #16]
  403360:	ldp	x29, x30, [sp], #48
  403364:	ret
  403368:	cbz	x0, 403450 <ferror@plt+0x1620>
  40336c:	stp	x29, x30, [sp, #-176]!
  403370:	mov	x29, sp
  403374:	add	x1, sp, #0x30
  403378:	stp	x19, x20, [sp, #16]
  40337c:	mov	x19, x0
  403380:	str	x21, [sp, #32]
  403384:	bl	4041b0 <ferror@plt+0x2380>
  403388:	tbz	w0, #31, 403400 <ferror@plt+0x15d0>
  40338c:	bl	401db0 <__errno_location@plt>
  403390:	mov	x20, x0
  403394:	ldr	w0, [x0]
  403398:	mov	w2, #0x5                   	// #5
  40339c:	cmp	w0, #0x2
  4033a0:	b.ne	4033c0 <ferror@plt+0x1590>  // b.any
  4033a4:	adrp	x1, 404000 <ferror@plt+0x21d0>
  4033a8:	add	x1, x1, #0x977
  4033ac:	mov	x0, #0x0                   	// #0
  4033b0:	bl	401d40 <dcgettext@plt>
  4033b4:	mov	x1, x19
  4033b8:	bl	402c74 <ferror@plt+0xe44>
  4033bc:	b	4033ec <ferror@plt+0x15bc>
  4033c0:	adrp	x1, 404000 <ferror@plt+0x21d0>
  4033c4:	mov	x0, #0x0                   	// #0
  4033c8:	add	x1, x1, #0x98a
  4033cc:	bl	401d40 <dcgettext@plt>
  4033d0:	mov	x21, x0
  4033d4:	ldr	w0, [x20]
  4033d8:	bl	401b80 <strerror@plt>
  4033dc:	mov	x2, x0
  4033e0:	mov	x1, x19
  4033e4:	mov	x0, x21
  4033e8:	bl	402c74 <ferror@plt+0xe44>
  4033ec:	mov	x0, #0xffffffffffffffff    	// #-1
  4033f0:	ldp	x19, x20, [sp, #16]
  4033f4:	ldr	x21, [sp, #32]
  4033f8:	ldp	x29, x30, [sp], #176
  4033fc:	ret
  403400:	ldr	w0, [sp, #64]
  403404:	and	w0, w0, #0xf000
  403408:	cmp	w0, #0x4, lsl #12
  40340c:	b.ne	403420 <ferror@plt+0x15f0>  // b.any
  403410:	adrp	x1, 404000 <ferror@plt+0x21d0>
  403414:	mov	w2, #0x5                   	// #5
  403418:	add	x1, x1, #0x9b6
  40341c:	b	4033ac <ferror@plt+0x157c>
  403420:	cmp	w0, #0x8, lsl #12
  403424:	b.eq	403438 <ferror@plt+0x1608>  // b.none
  403428:	adrp	x1, 404000 <ferror@plt+0x21d0>
  40342c:	mov	w2, #0x5                   	// #5
  403430:	add	x1, x1, #0x9d3
  403434:	b	4033ac <ferror@plt+0x157c>
  403438:	ldr	x0, [sp, #96]
  40343c:	tbz	x0, #63, 4033f0 <ferror@plt+0x15c0>
  403440:	adrp	x1, 404000 <ferror@plt+0x21d0>
  403444:	mov	w2, #0x5                   	// #5
  403448:	add	x1, x1, #0x9f9
  40344c:	b	4033ac <ferror@plt+0x157c>
  403450:	mov	x0, #0xffffffffffffffff    	// #-1
  403454:	ret
  403458:	stp	x29, x30, [sp, #-48]!
  40345c:	mov	x29, sp
  403460:	stp	x19, x20, [sp, #16]
  403464:	stp	x21, x22, [sp, #32]
  403468:	cbnz	x0, 40348c <ferror@plt+0x165c>
  40346c:	adrp	x3, 404000 <ferror@plt+0x21d0>
  403470:	adrp	x1, 404000 <ferror@plt+0x21d0>
  403474:	adrp	x0, 404000 <ferror@plt+0x21d0>
  403478:	add	x3, x3, #0xa68
  40347c:	add	x1, x1, #0xa33
  403480:	add	x0, x0, #0xa4b
  403484:	mov	w2, #0x281                 	// #641
  403488:	bl	401da0 <__assert_fail@plt>
  40348c:	mov	x20, x0
  403490:	ldr	x0, [x0, #208]
  403494:	cbz	x0, 4034a0 <ferror@plt+0x1670>
  403498:	ldrb	w1, [x0, #76]
  40349c:	tbz	w1, #7, 4034b4 <ferror@plt+0x1684>
  4034a0:	ldr	x0, [x20]
  4034a4:	ldp	x19, x20, [sp, #16]
  4034a8:	ldp	x21, x22, [sp, #32]
  4034ac:	ldp	x29, x30, [sp], #48
  4034b0:	ret
  4034b4:	ldr	x0, [x0]
  4034b8:	bl	4019d0 <strlen@plt>
  4034bc:	mov	x19, x0
  4034c0:	ldr	x0, [x20]
  4034c4:	bl	4019d0 <strlen@plt>
  4034c8:	add	x19, x19, x0
  4034cc:	adrp	x0, 416000 <ferror@plt+0x141d0>
  4034d0:	add	x19, x19, #0x3
  4034d4:	add	x22, x0, #0x4f8
  4034d8:	mov	x21, x0
  4034dc:	ldr	x1, [x0, #1272]
  4034e0:	cmp	x1, x19
  4034e4:	b.cs	403504 <ferror@plt+0x16d4>  // b.hs, b.nlast
  4034e8:	cbz	x1, 4034f4 <ferror@plt+0x16c4>
  4034ec:	ldr	x0, [x22, #8]
  4034f0:	bl	401c90 <free@plt>
  4034f4:	add	x0, x19, x19, lsr #1
  4034f8:	str	x0, [x21, #1272]
  4034fc:	bl	401b30 <xmalloc@plt>
  403500:	str	x0, [x22, #8]
  403504:	ldr	x0, [x20, #208]
  403508:	adrp	x1, 404000 <ferror@plt+0x21d0>
  40350c:	ldr	x3, [x20]
  403510:	add	x1, x1, #0xa58
  403514:	ldr	x2, [x0]
  403518:	ldr	x0, [x22, #8]
  40351c:	bl	401a40 <sprintf@plt>
  403520:	ldr	x0, [x22, #8]
  403524:	b	4034a4 <ferror@plt+0x1674>
  403528:	stp	x29, x30, [sp, #-288]!
  40352c:	mov	x29, sp
  403530:	stp	x19, x20, [sp, #16]
  403534:	mov	x20, x0
  403538:	stp	x21, x22, [sp, #32]
  40353c:	mov	x21, x1
  403540:	stp	x23, x24, [sp, #48]
  403544:	mov	x24, x2
  403548:	mov	x23, x3
  40354c:	str	q0, [sp, #128]
  403550:	str	q1, [sp, #144]
  403554:	str	q2, [sp, #160]
  403558:	str	q3, [sp, #176]
  40355c:	str	q4, [sp, #192]
  403560:	str	q5, [sp, #208]
  403564:	str	q6, [sp, #224]
  403568:	str	q7, [sp, #240]
  40356c:	stp	x4, x5, [sp, #256]
  403570:	stp	x6, x7, [sp, #272]
  403574:	bl	401b10 <bfd_get_error@plt>
  403578:	cbnz	w0, 403664 <ferror@plt+0x1834>
  40357c:	adrp	x1, 404000 <ferror@plt+0x21d0>
  403580:	mov	w2, #0x5                   	// #5
  403584:	add	x1, x1, #0x7de
  403588:	mov	x0, #0x0                   	// #0
  40358c:	bl	401d40 <dcgettext@plt>
  403590:	mov	x22, x0
  403594:	adrp	x0, 416000 <ferror@plt+0x141d0>
  403598:	adrp	x19, 416000 <ferror@plt+0x141d0>
  40359c:	ldr	x0, [x0, #1160]
  4035a0:	bl	401cd0 <fflush@plt>
  4035a4:	add	x0, sp, #0x120
  4035a8:	stp	x0, x0, [sp, #96]
  4035ac:	add	x0, sp, #0x100
  4035b0:	str	x0, [sp, #112]
  4035b4:	mov	w0, #0xffffffe0            	// #-32
  4035b8:	str	w0, [sp, #120]
  4035bc:	mov	w0, #0xffffff80            	// #-128
  4035c0:	str	w0, [sp, #124]
  4035c4:	adrp	x0, 416000 <ferror@plt+0x141d0>
  4035c8:	ldr	x1, [x19, #1136]
  4035cc:	ldr	x0, [x0, #1296]
  4035d0:	bl	4019e0 <fputs@plt>
  4035d4:	cbz	x21, 40366c <ferror@plt+0x183c>
  4035d8:	cbnz	x20, 4035e8 <ferror@plt+0x17b8>
  4035dc:	mov	x0, x21
  4035e0:	bl	403458 <ferror@plt+0x1628>
  4035e4:	mov	x20, x0
  4035e8:	cbz	x24, 40366c <ferror@plt+0x183c>
  4035ec:	ldr	x3, [x24]
  4035f0:	cbz	x3, 40366c <ferror@plt+0x183c>
  4035f4:	ldr	x0, [x19, #1136]
  4035f8:	adrp	x1, 404000 <ferror@plt+0x21d0>
  4035fc:	mov	x2, x20
  403600:	add	x1, x1, #0xa5f
  403604:	bl	401e00 <fprintf@plt>
  403608:	cbz	x23, 40363c <ferror@plt+0x180c>
  40360c:	ldr	x1, [x19, #1136]
  403610:	adrp	x0, 404000 <ferror@plt+0x21d0>
  403614:	add	x0, x0, #0x823
  403618:	bl	4019e0 <fputs@plt>
  40361c:	ldp	x0, x1, [sp, #96]
  403620:	stp	x0, x1, [sp, #64]
  403624:	add	x2, sp, #0x40
  403628:	ldp	x0, x1, [sp, #112]
  40362c:	stp	x0, x1, [sp, #80]
  403630:	ldr	x0, [x19, #1136]
  403634:	mov	x1, x23
  403638:	bl	401d70 <vfprintf@plt>
  40363c:	ldr	x0, [x19, #1136]
  403640:	mov	x2, x22
  403644:	adrp	x1, 404000 <ferror@plt+0x21d0>
  403648:	add	x1, x1, #0x7fb
  40364c:	bl	401e00 <fprintf@plt>
  403650:	ldp	x19, x20, [sp, #16]
  403654:	ldp	x21, x22, [sp, #32]
  403658:	ldp	x23, x24, [sp, #48]
  40365c:	ldp	x29, x30, [sp], #288
  403660:	ret
  403664:	bl	401d30 <bfd_errmsg@plt>
  403668:	b	403590 <ferror@plt+0x1760>
  40366c:	ldr	x0, [x19, #1136]
  403670:	mov	x2, x20
  403674:	adrp	x1, 404000 <ferror@plt+0x21d0>
  403678:	add	x1, x1, #0x864
  40367c:	bl	401e00 <fprintf@plt>
  403680:	b	403608 <ferror@plt+0x17d8>
  403684:	ldrb	w1, [x0]
  403688:	cmp	w1, #0x2f
  40368c:	b.ne	4036e8 <ferror@plt+0x18b8>  // b.any
  403690:	mov	w0, #0x0                   	// #0
  403694:	b	4036f4 <ferror@plt+0x18c4>
  403698:	cmp	w1, #0x2e
  40369c:	b.ne	4036cc <ferror@plt+0x189c>  // b.any
  4036a0:	ldrb	w1, [x0, #1]
  4036a4:	cmp	w1, #0x2e
  4036a8:	b.eq	4036b4 <ferror@plt+0x1884>  // b.none
  4036ac:	add	x0, x0, #0x1
  4036b0:	b	4036cc <ferror@plt+0x189c>
  4036b4:	add	x1, x0, #0x2
  4036b8:	ldrb	w0, [x0, #2]
  4036bc:	cbz	w0, 403690 <ferror@plt+0x1860>
  4036c0:	cmp	w0, #0x2f
  4036c4:	b.eq	403690 <ferror@plt+0x1860>  // b.none
  4036c8:	mov	x0, x1
  4036cc:	ldrb	w1, [x0]
  4036d0:	cmp	w1, #0x2f
  4036d4:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  4036d8:	b.ne	4036ac <ferror@plt+0x187c>  // b.any
  4036dc:	ldrb	w1, [x0]
  4036e0:	cmp	w1, #0x2f
  4036e4:	b.eq	4036f8 <ferror@plt+0x18c8>  // b.none
  4036e8:	ldrb	w1, [x0]
  4036ec:	cbnz	w1, 403698 <ferror@plt+0x1868>
  4036f0:	mov	w0, #0x1                   	// #1
  4036f4:	ret
  4036f8:	add	x0, x0, #0x1
  4036fc:	b	4036dc <ferror@plt+0x18ac>
  403700:	stp	x29, x30, [sp, #-16]!
  403704:	mov	x1, x0
  403708:	adrp	x2, 404000 <ferror@plt+0x21d0>
  40370c:	mov	x29, sp
  403710:	add	x2, x2, #0x8fb
  403714:	adrp	x0, 404000 <ferror@plt+0x21d0>
  403718:	add	x0, x0, #0xa81
  40371c:	bl	401d80 <printf@plt>
  403720:	adrp	x1, 404000 <ferror@plt+0x21d0>
  403724:	add	x1, x1, #0xa8c
  403728:	mov	w2, #0x5                   	// #5
  40372c:	mov	x0, #0x0                   	// #0
  403730:	bl	401d40 <dcgettext@plt>
  403734:	bl	401d80 <printf@plt>
  403738:	adrp	x1, 404000 <ferror@plt+0x21d0>
  40373c:	add	x1, x1, #0xabf
  403740:	mov	w2, #0x5                   	// #5
  403744:	mov	x0, #0x0                   	// #0
  403748:	bl	401d40 <dcgettext@plt>
  40374c:	bl	401d80 <printf@plt>
  403750:	mov	w0, #0x0                   	// #0
  403754:	bl	401a00 <exit@plt>
  403758:	and	x2, x0, #0xf000
  40375c:	cmp	x2, #0x4, lsl #12
  403760:	b.eq	403860 <ferror@plt+0x1a30>  // b.none
  403764:	cmp	x2, #0xa, lsl #12
  403768:	b.eq	403868 <ferror@plt+0x1a38>  // b.none
  40376c:	cmp	x2, #0x6, lsl #12
  403770:	b.eq	403870 <ferror@plt+0x1a40>  // b.none
  403774:	cmp	x2, #0x2, lsl #12
  403778:	b.eq	403878 <ferror@plt+0x1a48>  // b.none
  40377c:	cmp	x2, #0xc, lsl #12
  403780:	b.eq	403880 <ferror@plt+0x1a50>  // b.none
  403784:	cmp	x2, #0x1, lsl #12
  403788:	mov	w3, #0x2d                  	// #45
  40378c:	mov	w2, #0x70                  	// #112
  403790:	csel	w2, w2, w3, eq  // eq = none
  403794:	tst	x0, #0x100
  403798:	mov	w5, #0x72                  	// #114
  40379c:	strb	w2, [x1]
  4037a0:	mov	w2, #0x2d                  	// #45
  4037a4:	csel	w3, w5, w2, ne  // ne = any
  4037a8:	tst	x0, #0x80
  4037ac:	mov	w4, #0x77                  	// #119
  4037b0:	strb	w3, [x1, #1]
  4037b4:	csel	w3, w4, w2, ne  // ne = any
  4037b8:	tst	x0, #0x40
  4037bc:	strb	w3, [x1, #2]
  4037c0:	mov	w3, #0x78                  	// #120
  4037c4:	csel	w7, w3, w2, ne  // ne = any
  4037c8:	tst	x0, #0x20
  4037cc:	csel	w6, w5, w2, ne  // ne = any
  4037d0:	tst	x0, #0x10
  4037d4:	strb	w6, [x1, #4]
  4037d8:	csel	w6, w4, w2, ne  // ne = any
  4037dc:	tst	x0, #0x8
  4037e0:	strb	w6, [x1, #5]
  4037e4:	csel	w6, w3, w2, ne  // ne = any
  4037e8:	tst	x0, #0x4
  4037ec:	csel	w5, w5, w2, ne  // ne = any
  4037f0:	tst	x0, #0x2
  4037f4:	csel	w4, w4, w2, ne  // ne = any
  4037f8:	tst	x0, #0x1
  4037fc:	csel	w2, w3, w2, ne  // ne = any
  403800:	strb	w7, [x1, #3]
  403804:	strb	w6, [x1, #6]
  403808:	strb	w5, [x1, #7]
  40380c:	strb	w4, [x1, #8]
  403810:	strb	w2, [x1, #9]
  403814:	tbz	w0, #11, 40382c <ferror@plt+0x19fc>
  403818:	cmp	w7, w3
  40381c:	mov	w4, #0x73                  	// #115
  403820:	mov	w3, #0x53                  	// #83
  403824:	csel	w3, w3, w4, ne  // ne = any
  403828:	strb	w3, [x1, #3]
  40382c:	tbz	w0, #10, 403844 <ferror@plt+0x1a14>
  403830:	cmp	w6, #0x78
  403834:	mov	w3, #0x53                  	// #83
  403838:	mov	w4, #0x73                  	// #115
  40383c:	csel	w3, w3, w4, ne  // ne = any
  403840:	strb	w3, [x1, #6]
  403844:	tbz	w0, #9, 40385c <ferror@plt+0x1a2c>
  403848:	cmp	w2, #0x78
  40384c:	mov	w0, #0x54                  	// #84
  403850:	mov	w2, #0x74                  	// #116
  403854:	csel	w0, w0, w2, ne  // ne = any
  403858:	strb	w0, [x1, #9]
  40385c:	ret
  403860:	mov	w2, #0x64                  	// #100
  403864:	b	403794 <ferror@plt+0x1964>
  403868:	mov	w2, #0x6c                  	// #108
  40386c:	b	403794 <ferror@plt+0x1964>
  403870:	mov	w2, #0x62                  	// #98
  403874:	b	403794 <ferror@plt+0x1964>
  403878:	mov	w2, #0x63                  	// #99
  40387c:	b	403794 <ferror@plt+0x1964>
  403880:	mov	w2, #0x73                  	// #115
  403884:	b	403794 <ferror@plt+0x1964>
  403888:	stp	x29, x30, [sp, #-48]!
  40388c:	mov	x29, sp
  403890:	stp	x19, x20, [sp, #16]
  403894:	mov	x19, x0
  403898:	str	x21, [sp, #32]
  40389c:	cbz	x0, 4038d8 <ferror@plt+0x1aa8>
  4038a0:	mov	x1, #0x0                   	// #0
  4038a4:	ldr	x2, [x19, x1, lsl #3]
  4038a8:	add	w0, w1, #0x1
  4038ac:	add	x1, x1, #0x1
  4038b0:	cbnz	x2, 4038a4 <ferror@plt+0x1a74>
  4038b4:	sbfiz	x0, x0, #3, #32
  4038b8:	bl	401b30 <xmalloc@plt>
  4038bc:	mov	x20, x0
  4038c0:	mov	x21, #0x0                   	// #0
  4038c4:	ldr	x0, [x19, x21]
  4038c8:	add	x1, x20, x21
  4038cc:	cbnz	x0, 4038ec <ferror@plt+0x1abc>
  4038d0:	mov	x19, x20
  4038d4:	str	xzr, [x1]
  4038d8:	mov	x0, x19
  4038dc:	ldp	x19, x20, [sp, #16]
  4038e0:	ldr	x21, [sp, #32]
  4038e4:	ldp	x29, x30, [sp], #48
  4038e8:	ret
  4038ec:	bl	401b50 <xstrdup@plt>
  4038f0:	str	x0, [x20, x21]
  4038f4:	add	x21, x21, #0x8
  4038f8:	b	4038c4 <ferror@plt+0x1a94>
  4038fc:	cbnz	x0, 403924 <ferror@plt+0x1af4>
  403900:	ret
  403904:	add	x20, x20, #0x8
  403908:	bl	401c90 <free@plt>
  40390c:	ldr	x0, [x20]
  403910:	cbnz	x0, 403904 <ferror@plt+0x1ad4>
  403914:	mov	x0, x19
  403918:	ldp	x19, x20, [sp, #16]
  40391c:	ldp	x29, x30, [sp], #32
  403920:	b	401c90 <free@plt>
  403924:	stp	x29, x30, [sp, #-32]!
  403928:	mov	x29, sp
  40392c:	stp	x19, x20, [sp, #16]
  403930:	mov	x19, x0
  403934:	mov	x20, x0
  403938:	b	40390c <ferror@plt+0x1adc>
  40393c:	stp	x29, x30, [sp, #-112]!
  403940:	mov	x29, sp
  403944:	stp	x19, x20, [sp, #16]
  403948:	mov	x19, x0
  40394c:	stp	x21, x22, [sp, #32]
  403950:	stp	x23, x24, [sp, #48]
  403954:	stp	x25, x26, [sp, #64]
  403958:	stp	x27, x28, [sp, #80]
  40395c:	cbz	x0, 403a2c <ferror@plt+0x1bfc>
  403960:	adrp	x21, 415000 <ferror@plt+0x131d0>
  403964:	bl	4019d0 <strlen@plt>
  403968:	add	x0, x0, #0x1
  40396c:	bl	401b30 <xmalloc@plt>
  403970:	ldr	x23, [x21, #4056]
  403974:	mov	x20, x0
  403978:	mov	x28, #0x0                   	// #0
  40397c:	mov	x24, #0x0                   	// #0
  403980:	mov	w22, #0x0                   	// #0
  403984:	mov	w25, #0x0                   	// #0
  403988:	mov	w26, #0x0                   	// #0
  40398c:	mov	w27, #0x0                   	// #0
  403990:	ldr	x1, [x21, #4056]
  403994:	ldrb	w0, [x19]
  403998:	ldrh	w0, [x1, x0, lsl #1]
  40399c:	tbnz	w0, #6, 403a4c <ferror@plt+0x1c1c>
  4039a0:	cbz	w22, 4039b0 <ferror@plt+0x1b80>
  4039a4:	sub	w0, w22, #0x1
  4039a8:	cmp	w0, w28
  4039ac:	b.gt	4039c8 <ferror@plt+0x1b98>
  4039b0:	cbnz	x24, 403a54 <ferror@plt+0x1c24>
  4039b4:	mov	x0, #0x40                  	// #64
  4039b8:	bl	401b30 <xmalloc@plt>
  4039bc:	mov	x24, x0
  4039c0:	mov	w22, #0x8                   	// #8
  4039c4:	str	xzr, [x24, x28, lsl #3]
  4039c8:	mov	w0, w25
  4039cc:	mov	x1, x20
  4039d0:	ldrb	w2, [x19]
  4039d4:	cbnz	w2, 403a6c <ferror@plt+0x1c3c>
  4039d8:	mov	w25, w0
  4039dc:	lsl	x2, x28, #3
  4039e0:	strb	wzr, [x1]
  4039e4:	add	x1, x24, x28, lsl #3
  4039e8:	mov	x0, x20
  4039ec:	stp	x1, x2, [sp, #96]
  4039f0:	bl	401b50 <xstrdup@plt>
  4039f4:	ldp	x1, x2, [sp, #96]
  4039f8:	str	x0, [x24, x2]
  4039fc:	adrp	x0, 415000 <ferror@plt+0x131d0>
  403a00:	str	xzr, [x1, #8]
  403a04:	ldr	x2, [x0, #4056]
  403a08:	ldrb	w1, [x19]
  403a0c:	ldrb	w0, [x19]
  403a10:	ldrh	w1, [x2, x1, lsl #1]
  403a14:	tbnz	w1, #6, 403b18 <ferror@plt+0x1ce8>
  403a18:	add	x28, x28, #0x1
  403a1c:	cbnz	w0, 403990 <ferror@plt+0x1b60>
  403a20:	mov	x19, x24
  403a24:	mov	x0, x20
  403a28:	bl	401c90 <free@plt>
  403a2c:	mov	x0, x19
  403a30:	ldp	x19, x20, [sp, #16]
  403a34:	ldp	x21, x22, [sp, #32]
  403a38:	ldp	x23, x24, [sp, #48]
  403a3c:	ldp	x25, x26, [sp, #64]
  403a40:	ldp	x27, x28, [sp, #80]
  403a44:	ldp	x29, x30, [sp], #112
  403a48:	ret
  403a4c:	add	x19, x19, #0x1
  403a50:	b	403994 <ferror@plt+0x1b64>
  403a54:	lsl	w22, w22, #1
  403a58:	mov	x0, x24
  403a5c:	sbfiz	x1, x22, #3, #32
  403a60:	bl	401ad0 <xrealloc@plt>
  403a64:	mov	x24, x0
  403a68:	b	4039c4 <ferror@plt+0x1b94>
  403a6c:	ldrh	w4, [x23, w2, sxtw #1]
  403a70:	tbz	w4, #6, 403a80 <ferror@plt+0x1c50>
  403a74:	orr	w25, w27, w26
  403a78:	orr	w25, w25, w0
  403a7c:	cbz	w25, 403b0c <ferror@plt+0x1cdc>
  403a80:	cbz	w0, 403a94 <ferror@plt+0x1c64>
  403a84:	mov	w0, #0x0                   	// #0
  403a88:	strb	w2, [x1], #1
  403a8c:	add	x19, x19, #0x1
  403a90:	b	4039d0 <ferror@plt+0x1ba0>
  403a94:	cmp	w2, #0x5c
  403a98:	b.eq	403ae8 <ferror@plt+0x1cb8>  // b.none
  403a9c:	cbz	w27, 403ab0 <ferror@plt+0x1c80>
  403aa0:	cmp	w2, #0x27
  403aa4:	b.eq	403ae0 <ferror@plt+0x1cb0>  // b.none
  403aa8:	strb	w2, [x1], #1
  403aac:	b	403a8c <ferror@plt+0x1c5c>
  403ab0:	cbz	w26, 403ac8 <ferror@plt+0x1c98>
  403ab4:	cmp	w2, #0x22
  403ab8:	b.ne	403a84 <ferror@plt+0x1c54>  // b.any
  403abc:	mov	w0, w27
  403ac0:	mov	w26, #0x0                   	// #0
  403ac4:	b	403a8c <ferror@plt+0x1c5c>
  403ac8:	cmp	w2, #0x27
  403acc:	b.eq	403af0 <ferror@plt+0x1cc0>  // b.none
  403ad0:	cmp	w2, #0x22
  403ad4:	b.eq	403afc <ferror@plt+0x1ccc>  // b.none
  403ad8:	mov	w0, w26
  403adc:	strb	w2, [x1], #1
  403ae0:	mov	w27, #0x0                   	// #0
  403ae4:	b	403a8c <ferror@plt+0x1c5c>
  403ae8:	mov	w0, #0x1                   	// #1
  403aec:	b	403a8c <ferror@plt+0x1c5c>
  403af0:	mov	w0, w26
  403af4:	mov	w27, #0x1                   	// #1
  403af8:	b	403a8c <ferror@plt+0x1c5c>
  403afc:	mov	w0, w26
  403b00:	mov	w27, w26
  403b04:	mov	w26, #0x1                   	// #1
  403b08:	b	403a8c <ferror@plt+0x1c5c>
  403b0c:	mov	w26, #0x0                   	// #0
  403b10:	mov	w27, #0x0                   	// #0
  403b14:	b	4039dc <ferror@plt+0x1bac>
  403b18:	add	x19, x19, #0x1
  403b1c:	b	403a08 <ferror@plt+0x1bd8>
  403b20:	cbz	x1, 403bec <ferror@plt+0x1dbc>
  403b24:	stp	x29, x30, [sp, #-64]!
  403b28:	mov	x29, sp
  403b2c:	stp	x23, x24, [sp, #48]
  403b30:	adrp	x23, 415000 <ferror@plt+0x131d0>
  403b34:	mov	x24, #0x21                  	// #33
  403b38:	ldr	x23, [x23, #4056]
  403b3c:	stp	x19, x20, [sp, #16]
  403b40:	mov	x20, x0
  403b44:	mov	x19, x1
  403b48:	movk	x24, #0x400, lsl #48
  403b4c:	stp	x21, x22, [sp, #32]
  403b50:	ldr	x21, [x20]
  403b54:	cbnz	x21, 403bc8 <ferror@plt+0x1d98>
  403b58:	mov	w0, #0x0                   	// #0
  403b5c:	b	403b98 <ferror@plt+0x1d68>
  403b60:	ldrh	w0, [x23, w22, sxtw #1]
  403b64:	tbnz	w0, #6, 403bac <ferror@plt+0x1d7c>
  403b68:	sub	w1, w22, #0x22
  403b6c:	and	w1, w1, #0xff
  403b70:	cmp	w1, #0x3a
  403b74:	b.hi	403b80 <ferror@plt+0x1d50>  // b.pmore
  403b78:	lsr	x1, x24, x1
  403b7c:	tbnz	w1, #0, 403bac <ferror@plt+0x1d7c>
  403b80:	mov	x1, x19
  403b84:	mov	w0, w22
  403b88:	bl	401a60 <fputc@plt>
  403b8c:	cmn	w0, #0x1
  403b90:	b.ne	403bc4 <ferror@plt+0x1d94>  // b.any
  403b94:	mov	w0, #0x1                   	// #1
  403b98:	ldp	x19, x20, [sp, #16]
  403b9c:	ldp	x21, x22, [sp, #32]
  403ba0:	ldp	x23, x24, [sp, #48]
  403ba4:	ldp	x29, x30, [sp], #64
  403ba8:	ret
  403bac:	mov	x1, x19
  403bb0:	mov	w0, #0x5c                  	// #92
  403bb4:	bl	401a60 <fputc@plt>
  403bb8:	cmn	w0, #0x1
  403bbc:	b.ne	403b80 <ferror@plt+0x1d50>  // b.any
  403bc0:	b	403b94 <ferror@plt+0x1d64>
  403bc4:	add	x21, x21, #0x1
  403bc8:	ldrb	w22, [x21]
  403bcc:	cbnz	w22, 403b60 <ferror@plt+0x1d30>
  403bd0:	mov	x1, x19
  403bd4:	mov	w0, #0xa                   	// #10
  403bd8:	bl	401a60 <fputc@plt>
  403bdc:	cmn	w0, #0x1
  403be0:	b.eq	403b94 <ferror@plt+0x1d64>  // b.none
  403be4:	add	x20, x20, #0x8
  403be8:	b	403b50 <ferror@plt+0x1d20>
  403bec:	mov	w0, #0x1                   	// #1
  403bf0:	ret
  403bf4:	stp	x29, x30, [sp, #-272]!
  403bf8:	mov	x29, sp
  403bfc:	stp	x21, x22, [sp, #32]
  403c00:	mov	x21, x0
  403c04:	mov	w0, #0x7d0                 	// #2000
  403c08:	str	w0, [sp, #108]
  403c0c:	add	x0, sp, #0x90
  403c10:	str	x0, [sp, #120]
  403c14:	adrp	x0, 415000 <ferror@plt+0x131d0>
  403c18:	stp	x27, x28, [sp, #80]
  403c1c:	ldr	x28, [x1]
  403c20:	stp	x19, x20, [sp, #16]
  403c24:	mov	x19, x1
  403c28:	ldr	x0, [x0, #4056]
  403c2c:	stp	x23, x24, [sp, #48]
  403c30:	stp	x25, x26, [sp, #64]
  403c34:	mov	w26, #0x0                   	// #0
  403c38:	str	x0, [sp, #128]
  403c3c:	ldr	w0, [x21]
  403c40:	add	w22, w26, #0x1
  403c44:	cmp	w0, w22
  403c48:	b.gt	403c68 <ferror@plt+0x1e38>
  403c4c:	ldp	x19, x20, [sp, #16]
  403c50:	ldp	x21, x22, [sp, #32]
  403c54:	ldp	x23, x24, [sp, #48]
  403c58:	ldp	x25, x26, [sp, #64]
  403c5c:	ldp	x27, x28, [sp, #80]
  403c60:	ldp	x29, x30, [sp], #272
  403c64:	ret
  403c68:	ldr	x0, [x19]
  403c6c:	sbfiz	x25, x22, #3, #32
  403c70:	sxtw	x1, w22
  403c74:	str	x1, [sp, #112]
  403c78:	ldr	x20, [x0, x25]
  403c7c:	ldrb	w1, [x20]
  403c80:	cmp	w1, #0x40
  403c84:	b.ne	403e68 <ferror@plt+0x2038>  // b.any
  403c88:	ldr	w1, [sp, #108]
  403c8c:	subs	w1, w1, #0x1
  403c90:	str	w1, [sp, #108]
  403c94:	b.ne	403cbc <ferror@plt+0x1e8c>  // b.any
  403c98:	ldr	x2, [x0]
  403c9c:	adrp	x1, 404000 <ferror@plt+0x21d0>
  403ca0:	add	x1, x1, #0xb83
  403ca4:	adrp	x0, 415000 <ferror@plt+0x131d0>
  403ca8:	ldr	x0, [x0, #4048]
  403cac:	ldr	x0, [x0]
  403cb0:	bl	401e00 <fprintf@plt>
  403cb4:	mov	w0, #0x1                   	// #1
  403cb8:	bl	401d00 <xexit@plt>
  403cbc:	ldr	x1, [sp, #120]
  403cc0:	add	x20, x20, #0x1
  403cc4:	mov	x0, x20
  403cc8:	bl	4041b0 <ferror@plt+0x2380>
  403ccc:	tbnz	w0, #31, 403e68 <ferror@plt+0x2038>
  403cd0:	ldr	w0, [sp, #160]
  403cd4:	and	w0, w0, #0xf000
  403cd8:	cmp	w0, #0x4, lsl #12
  403cdc:	b.ne	403cf4 <ferror@plt+0x1ec4>  // b.any
  403ce0:	ldr	x0, [x19]
  403ce4:	adrp	x1, 404000 <ferror@plt+0x21d0>
  403ce8:	add	x1, x1, #0xbac
  403cec:	ldr	x2, [x0]
  403cf0:	b	403ca4 <ferror@plt+0x1e74>
  403cf4:	adrp	x0, 404000 <ferror@plt+0x21d0>
  403cf8:	add	x1, x0, #0xbd5
  403cfc:	mov	x0, x20
  403d00:	bl	401ac0 <fopen@plt>
  403d04:	mov	x20, x0
  403d08:	cbz	x0, 403e68 <ferror@plt+0x2038>
  403d0c:	mov	w2, #0x2                   	// #2
  403d10:	mov	x1, #0x0                   	// #0
  403d14:	bl	401be0 <fseek@plt>
  403d18:	cmn	w0, #0x1
  403d1c:	b.eq	403e60 <ferror@plt+0x2030>  // b.none
  403d20:	mov	x0, x20
  403d24:	bl	401a30 <ftell@plt>
  403d28:	mov	x24, x0
  403d2c:	cmn	x0, #0x1
  403d30:	b.eq	403e60 <ferror@plt+0x2030>  // b.none
  403d34:	mov	x0, x20
  403d38:	mov	w2, #0x0                   	// #0
  403d3c:	mov	x1, #0x0                   	// #0
  403d40:	bl	401be0 <fseek@plt>
  403d44:	cmn	w0, #0x1
  403d48:	b.eq	403e60 <ferror@plt+0x2030>  // b.none
  403d4c:	add	x0, x24, #0x1
  403d50:	bl	401b30 <xmalloc@plt>
  403d54:	mov	x3, x20
  403d58:	mov	x23, x0
  403d5c:	mov	x2, x24
  403d60:	mov	x1, #0x1                   	// #1
  403d64:	bl	401c70 <fread@plt>
  403d68:	mov	x27, x0
  403d6c:	cmp	x24, x0
  403d70:	b.ne	403e54 <ferror@plt+0x2024>  // b.any
  403d74:	mov	x0, x23
  403d78:	strb	wzr, [x23, x27]
  403d7c:	ldrb	w1, [x0]
  403d80:	cbz	w1, 403e80 <ferror@plt+0x2050>
  403d84:	ldr	x2, [sp, #128]
  403d88:	ldrh	w1, [x2, w1, sxtw #1]
  403d8c:	tbnz	w1, #6, 403e70 <ferror@plt+0x2040>
  403d90:	mov	x0, x23
  403d94:	bl	40393c <ferror@plt+0x1b0c>
  403d98:	mov	x24, x0
  403d9c:	ldr	x0, [x19]
  403da0:	cmp	x0, x28
  403da4:	b.ne	403db4 <ferror@plt+0x1f84>  // b.any
  403da8:	mov	x0, x28
  403dac:	bl	403888 <ferror@plt+0x1a58>
  403db0:	str	x0, [x19]
  403db4:	mov	x27, #0x0                   	// #0
  403db8:	ldr	x0, [x24, x27, lsl #3]
  403dbc:	lsl	x4, x27, #3
  403dc0:	cbnz	x0, 403e78 <ferror@plt+0x2048>
  403dc4:	ldr	x0, [x19]
  403dc8:	str	x4, [sp, #136]
  403dcc:	ldr	x0, [x0, x25]
  403dd0:	bl	401c90 <free@plt>
  403dd4:	ldrsw	x1, [x21]
  403dd8:	ldr	x0, [x19]
  403ddc:	add	x1, x1, #0x1
  403de0:	add	x1, x1, x27
  403de4:	lsl	x1, x1, #3
  403de8:	bl	401ad0 <xrealloc@plt>
  403dec:	ldr	x3, [sp, #112]
  403df0:	add	x1, x25, #0x8
  403df4:	ldr	w2, [x21]
  403df8:	add	x1, x0, x1
  403dfc:	add	x5, x3, x27
  403e00:	str	x0, [x19]
  403e04:	sub	w2, w2, w22
  403e08:	mov	w22, w26
  403e0c:	add	x0, x0, x5, lsl #3
  403e10:	sbfiz	x2, x2, #3, #32
  403e14:	bl	4019a0 <memmove@plt>
  403e18:	ldr	x4, [sp, #136]
  403e1c:	mov	x1, x24
  403e20:	ldr	x0, [x19]
  403e24:	mov	x2, x4
  403e28:	add	x0, x0, x25
  403e2c:	bl	401990 <memcpy@plt>
  403e30:	ldr	w0, [x21]
  403e34:	sub	w0, w0, #0x1
  403e38:	add	w3, w0, w27
  403e3c:	str	w3, [x21]
  403e40:	mov	x0, x24
  403e44:	bl	401c90 <free@plt>
  403e48:	mov	x0, x23
  403e4c:	bl	401c90 <free@plt>
  403e50:	b	403e60 <ferror@plt+0x2030>
  403e54:	mov	x0, x20
  403e58:	bl	401e30 <ferror@plt>
  403e5c:	cbz	w0, 403d74 <ferror@plt+0x1f44>
  403e60:	mov	x0, x20
  403e64:	bl	401aa0 <fclose@plt>
  403e68:	mov	w26, w22
  403e6c:	b	403c3c <ferror@plt+0x1e0c>
  403e70:	add	x0, x0, #0x1
  403e74:	b	403d7c <ferror@plt+0x1f4c>
  403e78:	add	x27, x27, #0x1
  403e7c:	b	403db8 <ferror@plt+0x1f88>
  403e80:	mov	x0, #0x8                   	// #8
  403e84:	bl	401b30 <xmalloc@plt>
  403e88:	mov	x24, x0
  403e8c:	str	xzr, [x0]
  403e90:	b	403d9c <ferror@plt+0x1f6c>
  403e94:	cbz	x0, 403eb4 <ferror@plt+0x2084>
  403e98:	sub	x1, x0, #0x8
  403e9c:	mov	x2, #0x0                   	// #0
  403ea0:	mov	w0, w2
  403ea4:	add	x2, x2, #0x1
  403ea8:	ldr	x3, [x1, x2, lsl #3]
  403eac:	cbnz	x3, 403ea0 <ferror@plt+0x2070>
  403eb0:	ret
  403eb4:	mov	w0, #0x0                   	// #0
  403eb8:	b	403eb0 <ferror@plt+0x2080>
  403ebc:	cbnz	x1, 403ef4 <ferror@plt+0x20c4>
  403ec0:	stp	x29, x30, [sp, #-32]!
  403ec4:	mov	x29, sp
  403ec8:	str	x19, [sp, #16]
  403ecc:	mov	x19, x0
  403ed0:	cbz	x0, 403ee4 <ferror@plt+0x20b4>
  403ed4:	mov	w1, #0x7                   	// #7
  403ed8:	bl	401c00 <access@plt>
  403edc:	cmp	w0, #0x0
  403ee0:	csel	x1, xzr, x19, ne  // ne = any
  403ee4:	mov	x0, x1
  403ee8:	ldr	x19, [sp, #16]
  403eec:	ldp	x29, x30, [sp], #32
  403ef0:	ret
  403ef4:	mov	x0, x1
  403ef8:	ret
  403efc:	stp	x29, x30, [sp, #-48]!
  403f00:	mov	x29, sp
  403f04:	stp	x21, x22, [sp, #32]
  403f08:	adrp	x21, 416000 <ferror@plt+0x141d0>
  403f0c:	ldr	x0, [x21, #1288]
  403f10:	stp	x19, x20, [sp, #16]
  403f14:	cbnz	x0, 403fdc <ferror@plt+0x21ac>
  403f18:	adrp	x0, 404000 <ferror@plt+0x21d0>
  403f1c:	add	x0, x0, #0xbd9
  403f20:	bl	401dc0 <getenv@plt>
  403f24:	mov	x1, #0x0                   	// #0
  403f28:	bl	403ebc <ferror@plt+0x208c>
  403f2c:	mov	x19, x0
  403f30:	adrp	x0, 404000 <ferror@plt+0x21d0>
  403f34:	add	x0, x0, #0xbe0
  403f38:	bl	401dc0 <getenv@plt>
  403f3c:	mov	x1, x19
  403f40:	bl	403ebc <ferror@plt+0x208c>
  403f44:	mov	x19, x0
  403f48:	adrp	x0, 404000 <ferror@plt+0x21d0>
  403f4c:	add	x0, x0, #0xbe4
  403f50:	bl	401dc0 <getenv@plt>
  403f54:	mov	x1, x19
  403f58:	bl	403ebc <ferror@plt+0x208c>
  403f5c:	adrp	x19, 404000 <ferror@plt+0x21d0>
  403f60:	mov	x1, x0
  403f64:	add	x19, x19, #0xc19
  403f68:	adrp	x0, 404000 <ferror@plt+0x21d0>
  403f6c:	add	x0, x0, #0xbe9
  403f70:	bl	403ebc <ferror@plt+0x208c>
  403f74:	mov	x1, x0
  403f78:	mov	x0, x19
  403f7c:	bl	403ebc <ferror@plt+0x208c>
  403f80:	mov	x1, x0
  403f84:	add	x0, x19, #0x9
  403f88:	bl	403ebc <ferror@plt+0x208c>
  403f8c:	mov	x1, x0
  403f90:	add	x0, x19, #0x12
  403f94:	bl	403ebc <ferror@plt+0x208c>
  403f98:	mov	x19, x0
  403f9c:	cbnz	x0, 403fa8 <ferror@plt+0x2178>
  403fa0:	adrp	x19, 404000 <ferror@plt+0x21d0>
  403fa4:	add	x19, x19, #0xbd7
  403fa8:	mov	x0, x19
  403fac:	bl	4019d0 <strlen@plt>
  403fb0:	mov	x20, x0
  403fb4:	add	w0, w0, #0x2
  403fb8:	bl	401b30 <xmalloc@plt>
  403fbc:	mov	x22, x0
  403fc0:	mov	x1, x19
  403fc4:	bl	401ce0 <strcpy@plt>
  403fc8:	mov	w0, #0x2f                  	// #47
  403fcc:	str	x22, [x21, #1288]
  403fd0:	strb	w0, [x22, w20, uxtw]
  403fd4:	add	w20, w20, #0x1
  403fd8:	strb	wzr, [x22, x20]
  403fdc:	ldr	x0, [x21, #1288]
  403fe0:	ldp	x19, x20, [sp, #16]
  403fe4:	ldp	x21, x22, [sp, #32]
  403fe8:	ldp	x29, x30, [sp], #48
  403fec:	ret
  403ff0:	stp	x29, x30, [sp, #-80]!
  403ff4:	mov	x29, sp
  403ff8:	stp	x19, x20, [sp, #16]
  403ffc:	mov	x20, x0
  404000:	mov	x19, x1
  404004:	stp	x21, x22, [sp, #32]
  404008:	stp	x23, x24, [sp, #48]
  40400c:	str	x25, [sp, #64]
  404010:	bl	403efc <ferror@plt+0x20cc>
  404014:	mov	x24, x0
  404018:	cbnz	x20, 404024 <ferror@plt+0x21f4>
  40401c:	adrp	x20, 404000 <ferror@plt+0x21d0>
  404020:	add	x20, x20, #0xbee
  404024:	cbnz	x19, 404030 <ferror@plt+0x2200>
  404028:	adrp	x19, 404000 <ferror@plt+0x21d0>
  40402c:	add	x19, x19, #0x5c8
  404030:	mov	x0, x24
  404034:	bl	4019d0 <strlen@plt>
  404038:	mov	x21, x0
  40403c:	mov	x0, x20
  404040:	bl	4019d0 <strlen@plt>
  404044:	mov	x23, x0
  404048:	mov	x0, x19
  40404c:	bl	4019d0 <strlen@plt>
  404050:	mov	x25, x0
  404054:	sxtw	x23, w23
  404058:	sxtw	x22, w21
  40405c:	add	x0, x23, #0x7
  404060:	sxtw	x1, w25
  404064:	add	x21, x1, w21, sxtw
  404068:	add	x0, x0, x21
  40406c:	bl	401b30 <xmalloc@plt>
  404070:	mov	x21, x0
  404074:	mov	x1, x24
  404078:	bl	401ce0 <strcpy@plt>
  40407c:	mov	x1, x20
  404080:	add	x0, x21, x22
  404084:	add	x22, x22, x23
  404088:	bl	401ce0 <strcpy@plt>
  40408c:	add	x0, x21, x22
  404090:	adrp	x1, 404000 <ferror@plt+0x21d0>
  404094:	add	x22, x22, #0x6
  404098:	add	x1, x1, #0x7ab
  40409c:	bl	401ce0 <strcpy@plt>
  4040a0:	mov	x1, x19
  4040a4:	add	x0, x21, x22
  4040a8:	bl	401ce0 <strcpy@plt>
  4040ac:	mov	w1, w25
  4040b0:	mov	x0, x21
  4040b4:	bl	4019b0 <mkstemps@plt>
  4040b8:	cmn	w0, #0x1
  4040bc:	b.ne	4040f4 <ferror@plt+0x22c4>  // b.any
  4040c0:	adrp	x0, 415000 <ferror@plt+0x131d0>
  4040c4:	ldr	x0, [x0, #4048]
  4040c8:	ldr	x19, [x0]
  4040cc:	bl	401db0 <__errno_location@plt>
  4040d0:	ldr	w0, [x0]
  4040d4:	bl	401b80 <strerror@plt>
  4040d8:	mov	x3, x0
  4040dc:	adrp	x1, 404000 <ferror@plt+0x21d0>
  4040e0:	mov	x2, x24
  4040e4:	add	x1, x1, #0xbf1
  4040e8:	mov	x0, x19
  4040ec:	bl	401e00 <fprintf@plt>
  4040f0:	bl	401bf0 <abort@plt>
  4040f4:	bl	401b90 <close@plt>
  4040f8:	cbnz	w0, 4040f0 <ferror@plt+0x22c0>
  4040fc:	mov	x0, x21
  404100:	ldp	x19, x20, [sp, #16]
  404104:	ldp	x21, x22, [sp, #32]
  404108:	ldp	x23, x24, [sp, #48]
  40410c:	ldr	x25, [sp, #64]
  404110:	ldp	x29, x30, [sp], #80
  404114:	ret
  404118:	mov	x1, x0
  40411c:	mov	x0, #0x0                   	// #0
  404120:	b	403ff0 <ferror@plt+0x21c0>
  404124:	nop
  404128:	stp	x29, x30, [sp, #-64]!
  40412c:	mov	x29, sp
  404130:	stp	x19, x20, [sp, #16]
  404134:	adrp	x20, 415000 <ferror@plt+0x131d0>
  404138:	add	x20, x20, #0xdb0
  40413c:	stp	x21, x22, [sp, #32]
  404140:	adrp	x21, 415000 <ferror@plt+0x131d0>
  404144:	add	x21, x21, #0xda8
  404148:	sub	x20, x20, x21
  40414c:	mov	w22, w0
  404150:	stp	x23, x24, [sp, #48]
  404154:	mov	x23, x1
  404158:	mov	x24, x2
  40415c:	bl	401950 <memcpy@plt-0x40>
  404160:	cmp	xzr, x20, asr #3
  404164:	b.eq	404190 <ferror@plt+0x2360>  // b.none
  404168:	asr	x20, x20, #3
  40416c:	mov	x19, #0x0                   	// #0
  404170:	ldr	x3, [x21, x19, lsl #3]
  404174:	mov	x2, x24
  404178:	add	x19, x19, #0x1
  40417c:	mov	x1, x23
  404180:	mov	w0, w22
  404184:	blr	x3
  404188:	cmp	x20, x19
  40418c:	b.ne	404170 <ferror@plt+0x2340>  // b.any
  404190:	ldp	x19, x20, [sp, #16]
  404194:	ldp	x21, x22, [sp, #32]
  404198:	ldp	x23, x24, [sp, #48]
  40419c:	ldp	x29, x30, [sp], #64
  4041a0:	ret
  4041a4:	nop
  4041a8:	ret
  4041ac:	nop
  4041b0:	mov	x2, x1
  4041b4:	mov	x1, x0
  4041b8:	mov	w0, #0x0                   	// #0
  4041bc:	b	401de0 <__xstat@plt>

Disassembly of section .fini:

00000000004041c0 <.fini>:
  4041c0:	stp	x29, x30, [sp, #-16]!
  4041c4:	mov	x29, sp
  4041c8:	ldp	x29, x30, [sp], #16
  4041cc:	ret
