
meteo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000049f4  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000011bc  08004b7c  08004b7c  00005b7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005d38  08005d38  00007014  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08005d38  08005d38  00007014  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08005d38  08005d38  00007014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005d38  08005d38  00006d38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005d3c  08005d3c  00006d3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000014  20000000  08005d40  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00007014  2**0
                  CONTENTS
 10 .bss          00000234  20000014  20000014  00007014  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000248  20000248  00007014  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00007014  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000f7d6  00000000  00000000  00007044  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002a17  00000000  00000000  0001681a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000da8  00000000  00000000  00019238  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000a7b  00000000  00000000  00019fe0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001b5c6  00000000  00000000  0001aa5b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000141fd  00000000  00000000  00036021  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0009ad91  00000000  00000000  0004a21e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000e4faf  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003630  00000000  00000000  000e4ff4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006b  00000000  00000000  000e8624  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000014 	.word	0x20000014
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08004b64 	.word	0x08004b64

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000018 	.word	0x20000018
 80001c4:	08004b64 	.word	0x08004b64

080001c8 <ILI9341_DrawHollowRectangleCoord>:
		}
	}
}

void ILI9341_DrawHollowRectangleCoord(uint16_t X0, uint16_t Y0, uint16_t X1, uint16_t Y1, uint16_t color)
{
 80001c8:	b590      	push	{r4, r7, lr}
 80001ca:	b087      	sub	sp, #28
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	4604      	mov	r4, r0
 80001d0:	4608      	mov	r0, r1
 80001d2:	4611      	mov	r1, r2
 80001d4:	461a      	mov	r2, r3
 80001d6:	4623      	mov	r3, r4
 80001d8:	80fb      	strh	r3, [r7, #6]
 80001da:	4603      	mov	r3, r0
 80001dc:	80bb      	strh	r3, [r7, #4]
 80001de:	460b      	mov	r3, r1
 80001e0:	807b      	strh	r3, [r7, #2]
 80001e2:	4613      	mov	r3, r2
 80001e4:	803b      	strh	r3, [r7, #0]
	uint16_t xLen = 0;
 80001e6:	2300      	movs	r3, #0
 80001e8:	82fb      	strh	r3, [r7, #22]
	uint16_t yLen = 0;
 80001ea:	2300      	movs	r3, #0
 80001ec:	82bb      	strh	r3, [r7, #20]
	uint8_t negX = 0;
 80001ee:	2300      	movs	r3, #0
 80001f0:	74fb      	strb	r3, [r7, #19]
	uint8_t negY = 0;
 80001f2:	2300      	movs	r3, #0
 80001f4:	74bb      	strb	r3, [r7, #18]
	float negCalc = 0;
 80001f6:	f04f 0300 	mov.w	r3, #0
 80001fa:	60fb      	str	r3, [r7, #12]

	negCalc = X1 - X0;
 80001fc:	887a      	ldrh	r2, [r7, #2]
 80001fe:	88fb      	ldrh	r3, [r7, #6]
 8000200:	1ad3      	subs	r3, r2, r3
 8000202:	ee07 3a90 	vmov	s15, r3
 8000206:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800020a:	edc7 7a03 	vstr	s15, [r7, #12]
	if(negCalc < 0) negX = 1;
 800020e:	edd7 7a03 	vldr	s15, [r7, #12]
 8000212:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000216:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800021a:	d501      	bpl.n	8000220 <ILI9341_DrawHollowRectangleCoord+0x58>
 800021c:	2301      	movs	r3, #1
 800021e:	74fb      	strb	r3, [r7, #19]
	negCalc = 0;
 8000220:	f04f 0300 	mov.w	r3, #0
 8000224:	60fb      	str	r3, [r7, #12]

	negCalc = Y1 - Y0;
 8000226:	883a      	ldrh	r2, [r7, #0]
 8000228:	88bb      	ldrh	r3, [r7, #4]
 800022a:	1ad3      	subs	r3, r2, r3
 800022c:	ee07 3a90 	vmov	s15, r3
 8000230:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000234:	edc7 7a03 	vstr	s15, [r7, #12]
	if(negCalc < 0) negY = 1;
 8000238:	edd7 7a03 	vldr	s15, [r7, #12]
 800023c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000240:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000244:	d501      	bpl.n	800024a <ILI9341_DrawHollowRectangleCoord+0x82>
 8000246:	2301      	movs	r3, #1
 8000248:	74bb      	strb	r3, [r7, #18]

	//DRAW HORIZONTAL!
	if(!negX)
 800024a:	7cfb      	ldrb	r3, [r7, #19]
 800024c:	2b00      	cmp	r3, #0
 800024e:	d104      	bne.n	800025a <ILI9341_DrawHollowRectangleCoord+0x92>
	{
		xLen = X1 - X0;
 8000250:	887a      	ldrh	r2, [r7, #2]
 8000252:	88fb      	ldrh	r3, [r7, #6]
 8000254:	1ad3      	subs	r3, r2, r3
 8000256:	82fb      	strh	r3, [r7, #22]
 8000258:	e003      	b.n	8000262 <ILI9341_DrawHollowRectangleCoord+0x9a>
	}
	else
	{
		xLen = X0 - X1;
 800025a:	88fa      	ldrh	r2, [r7, #6]
 800025c:	887b      	ldrh	r3, [r7, #2]
 800025e:	1ad3      	subs	r3, r2, r3
 8000260:	82fb      	strh	r3, [r7, #22]
	}
	ILI9341_DrawHLine(X0, Y0, xLen, color);
 8000262:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8000264:	8afa      	ldrh	r2, [r7, #22]
 8000266:	88b9      	ldrh	r1, [r7, #4]
 8000268:	88f8      	ldrh	r0, [r7, #6]
 800026a:	f000 fceb 	bl	8000c44 <ILI9341_DrawHLine>
	ILI9341_DrawHLine(X0, Y1, xLen, color);
 800026e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8000270:	8afa      	ldrh	r2, [r7, #22]
 8000272:	8839      	ldrh	r1, [r7, #0]
 8000274:	88f8      	ldrh	r0, [r7, #6]
 8000276:	f000 fce5 	bl	8000c44 <ILI9341_DrawHLine>

	//DRAW VERTICAL!
	if(!negY)
 800027a:	7cbb      	ldrb	r3, [r7, #18]
 800027c:	2b00      	cmp	r3, #0
 800027e:	d104      	bne.n	800028a <ILI9341_DrawHollowRectangleCoord+0xc2>
	{
		yLen = Y1 - Y0;
 8000280:	883a      	ldrh	r2, [r7, #0]
 8000282:	88bb      	ldrh	r3, [r7, #4]
 8000284:	1ad3      	subs	r3, r2, r3
 8000286:	82bb      	strh	r3, [r7, #20]
 8000288:	e003      	b.n	8000292 <ILI9341_DrawHollowRectangleCoord+0xca>
	}
	else
	{
		yLen = Y0 - Y1;
 800028a:	88ba      	ldrh	r2, [r7, #4]
 800028c:	883b      	ldrh	r3, [r7, #0]
 800028e:	1ad3      	subs	r3, r2, r3
 8000290:	82bb      	strh	r3, [r7, #20]
	}

	ILI9341_DrawVLine(X0, Y0, yLen, color);
 8000292:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8000294:	8aba      	ldrh	r2, [r7, #20]
 8000296:	88b9      	ldrh	r1, [r7, #4]
 8000298:	88f8      	ldrh	r0, [r7, #6]
 800029a:	f000 fd17 	bl	8000ccc <ILI9341_DrawVLine>
	ILI9341_DrawVLine(X1, Y0, yLen, color);
 800029e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80002a0:	8aba      	ldrh	r2, [r7, #20]
 80002a2:	88b9      	ldrh	r1, [r7, #4]
 80002a4:	8878      	ldrh	r0, [r7, #2]
 80002a6:	f000 fd11 	bl	8000ccc <ILI9341_DrawVLine>

	if((xLen > 0)||(yLen > 0))
 80002aa:	8afb      	ldrh	r3, [r7, #22]
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d102      	bne.n	80002b6 <ILI9341_DrawHollowRectangleCoord+0xee>
 80002b0:	8abb      	ldrh	r3, [r7, #20]
 80002b2:	2b00      	cmp	r3, #0
 80002b4:	d005      	beq.n	80002c2 <ILI9341_DrawHollowRectangleCoord+0xfa>
	{
		ILI9341_DrawPixel(X1, Y1, color);
 80002b6:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 80002b8:	8839      	ldrh	r1, [r7, #0]
 80002ba:	887b      	ldrh	r3, [r7, #2]
 80002bc:	4618      	mov	r0, r3
 80002be:	f000 fbff 	bl	8000ac0 <ILI9341_DrawPixel>
	}
}
 80002c2:	bf00      	nop
 80002c4:	371c      	adds	r7, #28
 80002c6:	46bd      	mov	sp, r7
 80002c8:	bd90      	pop	{r4, r7, pc}

080002ca <ILI9341_DrawChar>:

	ILI9341_DrawRectangle(X0True, Y0True, xLen, yLen, color);
}

void ILI9341_DrawChar(char ch, const uint8_t font[], uint16_t X, uint16_t Y, uint16_t color, uint16_t bgcolor)
{
 80002ca:	b590      	push	{r4, r7, lr}
 80002cc:	b08d      	sub	sp, #52	@ 0x34
 80002ce:	af02      	add	r7, sp, #8
 80002d0:	60b9      	str	r1, [r7, #8]
 80002d2:	4611      	mov	r1, r2
 80002d4:	461a      	mov	r2, r3
 80002d6:	4603      	mov	r3, r0
 80002d8:	73fb      	strb	r3, [r7, #15]
 80002da:	460b      	mov	r3, r1
 80002dc:	81bb      	strh	r3, [r7, #12]
 80002de:	4613      	mov	r3, r2
 80002e0:	80fb      	strh	r3, [r7, #6]
	if ((ch < 31) || (ch > 127)) return;
 80002e2:	7bfb      	ldrb	r3, [r7, #15]
 80002e4:	2b1e      	cmp	r3, #30
 80002e6:	d964      	bls.n	80003b2 <ILI9341_DrawChar+0xe8>
 80002e8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80002ec:	2b00      	cmp	r3, #0
 80002ee:	db60      	blt.n	80003b2 <ILI9341_DrawChar+0xe8>

	uint8_t fOffset, fWidth, fHeight, fBPL;
	uint8_t *tempChar;

	fOffset = font[0];
 80002f0:	68bb      	ldr	r3, [r7, #8]
 80002f2:	781b      	ldrb	r3, [r3, #0]
 80002f4:	77fb      	strb	r3, [r7, #31]
	fWidth = font[1];
 80002f6:	68bb      	ldr	r3, [r7, #8]
 80002f8:	3301      	adds	r3, #1
 80002fa:	781b      	ldrb	r3, [r3, #0]
 80002fc:	77bb      	strb	r3, [r7, #30]
	fHeight = font[2];
 80002fe:	68bb      	ldr	r3, [r7, #8]
 8000300:	3302      	adds	r3, #2
 8000302:	781b      	ldrb	r3, [r3, #0]
 8000304:	777b      	strb	r3, [r7, #29]
	fBPL = font[3];
 8000306:	68bb      	ldr	r3, [r7, #8]
 8000308:	3303      	adds	r3, #3
 800030a:	781b      	ldrb	r3, [r3, #0]
 800030c:	773b      	strb	r3, [r7, #28]

	tempChar = (uint8_t*)&font[((ch - 0x20) * fOffset) + 4]; /* Current Character = Meta + (Character Index * Offset) */
 800030e:	7bfb      	ldrb	r3, [r7, #15]
 8000310:	3b20      	subs	r3, #32
 8000312:	7ffa      	ldrb	r2, [r7, #31]
 8000314:	fb02 f303 	mul.w	r3, r2, r3
 8000318:	3304      	adds	r3, #4
 800031a:	68ba      	ldr	r2, [r7, #8]
 800031c:	4413      	add	r3, r2
 800031e:	61bb      	str	r3, [r7, #24]

	/* Clear background first */
	ILI9341_DrawRectangle(X, Y, fWidth, fHeight, bgcolor);
 8000320:	7fbb      	ldrb	r3, [r7, #30]
 8000322:	b29a      	uxth	r2, r3
 8000324:	7f7b      	ldrb	r3, [r7, #29]
 8000326:	b29c      	uxth	r4, r3
 8000328:	88f9      	ldrh	r1, [r7, #6]
 800032a:	89b8      	ldrh	r0, [r7, #12]
 800032c:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800032e:	9300      	str	r3, [sp, #0]
 8000330:	4623      	mov	r3, r4
 8000332:	f000 fc2b 	bl	8000b8c <ILI9341_DrawRectangle>

	for (int j=0; j < fHeight; j++)
 8000336:	2300      	movs	r3, #0
 8000338:	627b      	str	r3, [r7, #36]	@ 0x24
 800033a:	e035      	b.n	80003a8 <ILI9341_DrawChar+0xde>
	{
		for (int i=0; i < fWidth; i++)
 800033c:	2300      	movs	r3, #0
 800033e:	623b      	str	r3, [r7, #32]
 8000340:	e02b      	b.n	800039a <ILI9341_DrawChar+0xd0>
		{
			uint8_t z =  tempChar[fBPL * i + ((j & 0xF8) >> 3) + 1]; /* (j & 0xF8) >> 3, increase one by 8-bits */
 8000342:	7f3b      	ldrb	r3, [r7, #28]
 8000344:	6a3a      	ldr	r2, [r7, #32]
 8000346:	fb03 f202 	mul.w	r2, r3, r2
 800034a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800034c:	10db      	asrs	r3, r3, #3
 800034e:	f003 031f 	and.w	r3, r3, #31
 8000352:	4413      	add	r3, r2
 8000354:	3301      	adds	r3, #1
 8000356:	69ba      	ldr	r2, [r7, #24]
 8000358:	4413      	add	r3, r2
 800035a:	781b      	ldrb	r3, [r3, #0]
 800035c:	75fb      	strb	r3, [r7, #23]
			uint8_t b = 1 << (j & 0x07);
 800035e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000360:	f003 0307 	and.w	r3, r3, #7
 8000364:	2201      	movs	r2, #1
 8000366:	fa02 f303 	lsl.w	r3, r2, r3
 800036a:	75bb      	strb	r3, [r7, #22]
			if (( z & b ) != 0x00)
 800036c:	7dfa      	ldrb	r2, [r7, #23]
 800036e:	7dbb      	ldrb	r3, [r7, #22]
 8000370:	4013      	ands	r3, r2
 8000372:	b2db      	uxtb	r3, r3
 8000374:	2b00      	cmp	r3, #0
 8000376:	d00d      	beq.n	8000394 <ILI9341_DrawChar+0xca>
			{
				ILI9341_DrawPixel(X+i, Y+j, color);
 8000378:	6a3b      	ldr	r3, [r7, #32]
 800037a:	b29a      	uxth	r2, r3
 800037c:	89bb      	ldrh	r3, [r7, #12]
 800037e:	4413      	add	r3, r2
 8000380:	b298      	uxth	r0, r3
 8000382:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000384:	b29a      	uxth	r2, r3
 8000386:	88fb      	ldrh	r3, [r7, #6]
 8000388:	4413      	add	r3, r2
 800038a:	b29b      	uxth	r3, r3
 800038c:	8f3a      	ldrh	r2, [r7, #56]	@ 0x38
 800038e:	4619      	mov	r1, r3
 8000390:	f000 fb96 	bl	8000ac0 <ILI9341_DrawPixel>
		for (int i=0; i < fWidth; i++)
 8000394:	6a3b      	ldr	r3, [r7, #32]
 8000396:	3301      	adds	r3, #1
 8000398:	623b      	str	r3, [r7, #32]
 800039a:	7fbb      	ldrb	r3, [r7, #30]
 800039c:	6a3a      	ldr	r2, [r7, #32]
 800039e:	429a      	cmp	r2, r3
 80003a0:	dbcf      	blt.n	8000342 <ILI9341_DrawChar+0x78>
	for (int j=0; j < fHeight; j++)
 80003a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80003a4:	3301      	adds	r3, #1
 80003a6:	627b      	str	r3, [r7, #36]	@ 0x24
 80003a8:	7f7b      	ldrb	r3, [r7, #29]
 80003aa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80003ac:	429a      	cmp	r2, r3
 80003ae:	dbc5      	blt.n	800033c <ILI9341_DrawChar+0x72>
 80003b0:	e000      	b.n	80003b4 <ILI9341_DrawChar+0xea>
	if ((ch < 31) || (ch > 127)) return;
 80003b2:	bf00      	nop
			}
		}
	}
}
 80003b4:	372c      	adds	r7, #44	@ 0x2c
 80003b6:	46bd      	mov	sp, r7
 80003b8:	bd90      	pop	{r4, r7, pc}

080003ba <ILI9341_DrawText>:

void ILI9341_DrawText(char* str, const uint8_t font[], uint16_t X, uint16_t Y, uint16_t color, uint16_t bgcolor)
{
 80003ba:	b580      	push	{r7, lr}
 80003bc:	b08a      	sub	sp, #40	@ 0x28
 80003be:	af02      	add	r7, sp, #8
 80003c0:	60f8      	str	r0, [r7, #12]
 80003c2:	60b9      	str	r1, [r7, #8]
 80003c4:	4611      	mov	r1, r2
 80003c6:	461a      	mov	r2, r3
 80003c8:	460b      	mov	r3, r1
 80003ca:	80fb      	strh	r3, [r7, #6]
 80003cc:	4613      	mov	r3, r2
 80003ce:	80bb      	strh	r3, [r7, #4]
	uint8_t charWidth;			/* Width of character */
	uint8_t fOffset = font[0];	/* Offset of character */
 80003d0:	68bb      	ldr	r3, [r7, #8]
 80003d2:	781b      	ldrb	r3, [r3, #0]
 80003d4:	77fb      	strb	r3, [r7, #31]
	uint8_t fWidth = font[1];	/* Width of font */
 80003d6:	68bb      	ldr	r3, [r7, #8]
 80003d8:	3301      	adds	r3, #1
 80003da:	781b      	ldrb	r3, [r3, #0]
 80003dc:	77bb      	strb	r3, [r7, #30]

	while (*str)
 80003de:	e02d      	b.n	800043c <ILI9341_DrawText+0x82>
	{
		ILI9341_DrawChar(*str, font, X, Y, color, bgcolor);
 80003e0:	68fb      	ldr	r3, [r7, #12]
 80003e2:	7818      	ldrb	r0, [r3, #0]
 80003e4:	88b9      	ldrh	r1, [r7, #4]
 80003e6:	88fa      	ldrh	r2, [r7, #6]
 80003e8:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80003ea:	9301      	str	r3, [sp, #4]
 80003ec:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80003ee:	9300      	str	r3, [sp, #0]
 80003f0:	460b      	mov	r3, r1
 80003f2:	68b9      	ldr	r1, [r7, #8]
 80003f4:	f7ff ff69 	bl	80002ca <ILI9341_DrawChar>

		/* Check character width and calculate proper position */
		uint8_t *tempChar = (uint8_t*)&font[((*str - 0x20) * fOffset) + 4];
 80003f8:	68fb      	ldr	r3, [r7, #12]
 80003fa:	781b      	ldrb	r3, [r3, #0]
 80003fc:	3b20      	subs	r3, #32
 80003fe:	7ffa      	ldrb	r2, [r7, #31]
 8000400:	fb02 f303 	mul.w	r3, r2, r3
 8000404:	3304      	adds	r3, #4
 8000406:	68ba      	ldr	r2, [r7, #8]
 8000408:	4413      	add	r3, r2
 800040a:	61bb      	str	r3, [r7, #24]
		charWidth = tempChar[0];
 800040c:	69bb      	ldr	r3, [r7, #24]
 800040e:	781b      	ldrb	r3, [r3, #0]
 8000410:	75fb      	strb	r3, [r7, #23]

		if(charWidth + 2 < fWidth)
 8000412:	7dfb      	ldrb	r3, [r7, #23]
 8000414:	1c9a      	adds	r2, r3, #2
 8000416:	7fbb      	ldrb	r3, [r7, #30]
 8000418:	429a      	cmp	r2, r3
 800041a:	da07      	bge.n	800042c <ILI9341_DrawText+0x72>
		{
			/* If character width is smaller than font width */
			X += (charWidth + 2);
 800041c:	7dfb      	ldrb	r3, [r7, #23]
 800041e:	b29a      	uxth	r2, r3
 8000420:	88fb      	ldrh	r3, [r7, #6]
 8000422:	4413      	add	r3, r2
 8000424:	b29b      	uxth	r3, r3
 8000426:	3302      	adds	r3, #2
 8000428:	80fb      	strh	r3, [r7, #6]
 800042a:	e004      	b.n	8000436 <ILI9341_DrawText+0x7c>
		}
		else
		{
			X += fWidth;
 800042c:	7fbb      	ldrb	r3, [r7, #30]
 800042e:	b29a      	uxth	r2, r3
 8000430:	88fb      	ldrh	r3, [r7, #6]
 8000432:	4413      	add	r3, r2
 8000434:	80fb      	strh	r3, [r7, #6]
		}

		str++;
 8000436:	68fb      	ldr	r3, [r7, #12]
 8000438:	3301      	adds	r3, #1
 800043a:	60fb      	str	r3, [r7, #12]
	while (*str)
 800043c:	68fb      	ldr	r3, [r7, #12]
 800043e:	781b      	ldrb	r3, [r3, #0]
 8000440:	2b00      	cmp	r3, #0
 8000442:	d1cd      	bne.n	80003e0 <ILI9341_DrawText+0x26>
	}
}
 8000444:	bf00      	nop
 8000446:	bf00      	nop
 8000448:	3720      	adds	r7, #32
 800044a:	46bd      	mov	sp, r7
 800044c:	bd80      	pop	{r7, pc}
	...

08000450 <HAL_SPI_TxCpltCallback>:

volatile uint16_t LCD_HEIGHT = ILI9341_SCREEN_HEIGHT;
volatile uint16_t LCD_WIDTH	 = ILI9341_SCREEN_WIDTH;

void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8000450:	b580      	push	{r7, lr}
 8000452:	b082      	sub	sp, #8
 8000454:	af00      	add	r7, sp, #0
 8000456:	6078      	str	r0, [r7, #4]
  /* Deselect when Tx Complete */
  if(hspi == HSPI_INSTANCE)
 8000458:	687b      	ldr	r3, [r7, #4]
 800045a:	4a07      	ldr	r2, [pc, #28]	@ (8000478 <HAL_SPI_TxCpltCallback+0x28>)
 800045c:	4293      	cmp	r3, r2
 800045e:	d106      	bne.n	800046e <HAL_SPI_TxCpltCallback+0x1e>
  {
	  HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8000460:	2201      	movs	r2, #1
 8000462:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000466:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800046a:	f001 fe1f 	bl	80020ac <HAL_GPIO_WritePin>
  }
}
 800046e:	bf00      	nop
 8000470:	3708      	adds	r7, #8
 8000472:	46bd      	mov	sp, r7
 8000474:	bd80      	pop	{r7, pc}
 8000476:	bf00      	nop
 8000478:	20000114 	.word	0x20000114

0800047c <ILI9341_SPI_Tx>:

static void ILI9341_SPI_Tx(uint8_t data)
{
 800047c:	b580      	push	{r7, lr}
 800047e:	b082      	sub	sp, #8
 8000480:	af00      	add	r7, sp, #0
 8000482:	4603      	mov	r3, r0
 8000484:	71fb      	strb	r3, [r7, #7]
	while(!__HAL_SPI_GET_FLAG(HSPI_INSTANCE, SPI_FLAG_TXE));
 8000486:	bf00      	nop
 8000488:	4b08      	ldr	r3, [pc, #32]	@ (80004ac <ILI9341_SPI_Tx+0x30>)
 800048a:	681b      	ldr	r3, [r3, #0]
 800048c:	689b      	ldr	r3, [r3, #8]
 800048e:	f003 0302 	and.w	r3, r3, #2
 8000492:	2b02      	cmp	r3, #2
 8000494:	d1f8      	bne.n	8000488 <ILI9341_SPI_Tx+0xc>
	HAL_SPI_Transmit_DMA(HSPI_INSTANCE, &data, 1);
 8000496:	1dfb      	adds	r3, r7, #7
 8000498:	2201      	movs	r2, #1
 800049a:	4619      	mov	r1, r3
 800049c:	4803      	ldr	r0, [pc, #12]	@ (80004ac <ILI9341_SPI_Tx+0x30>)
 800049e:	f003 fcab 	bl	8003df8 <HAL_SPI_Transmit_DMA>
	//HAL_SPI_Transmit(HSPI_INSTANCE, &data, 1, 10);
}
 80004a2:	bf00      	nop
 80004a4:	3708      	adds	r7, #8
 80004a6:	46bd      	mov	sp, r7
 80004a8:	bd80      	pop	{r7, pc}
 80004aa:	bf00      	nop
 80004ac:	20000114 	.word	0x20000114

080004b0 <ILI9341_SPI_TxBuffer>:

static void ILI9341_SPI_TxBuffer(uint8_t *buffer, uint16_t len)
{
 80004b0:	b580      	push	{r7, lr}
 80004b2:	b082      	sub	sp, #8
 80004b4:	af00      	add	r7, sp, #0
 80004b6:	6078      	str	r0, [r7, #4]
 80004b8:	460b      	mov	r3, r1
 80004ba:	807b      	strh	r3, [r7, #2]
	while(!__HAL_SPI_GET_FLAG(HSPI_INSTANCE, SPI_FLAG_TXE));
 80004bc:	bf00      	nop
 80004be:	4b08      	ldr	r3, [pc, #32]	@ (80004e0 <ILI9341_SPI_TxBuffer+0x30>)
 80004c0:	681b      	ldr	r3, [r3, #0]
 80004c2:	689b      	ldr	r3, [r3, #8]
 80004c4:	f003 0302 	and.w	r3, r3, #2
 80004c8:	2b02      	cmp	r3, #2
 80004ca:	d1f8      	bne.n	80004be <ILI9341_SPI_TxBuffer+0xe>
	HAL_SPI_Transmit_DMA(HSPI_INSTANCE, buffer, len);
 80004cc:	887b      	ldrh	r3, [r7, #2]
 80004ce:	461a      	mov	r2, r3
 80004d0:	6879      	ldr	r1, [r7, #4]
 80004d2:	4803      	ldr	r0, [pc, #12]	@ (80004e0 <ILI9341_SPI_TxBuffer+0x30>)
 80004d4:	f003 fc90 	bl	8003df8 <HAL_SPI_Transmit_DMA>
	//HAL_SPI_Transmit(HSPI_INSTANCE, buffer, len, 10);
}
 80004d8:	bf00      	nop
 80004da:	3708      	adds	r7, #8
 80004dc:	46bd      	mov	sp, r7
 80004de:	bd80      	pop	{r7, pc}
 80004e0:	20000114 	.word	0x20000114

080004e4 <ILI9341_WriteCommand>:

void ILI9341_WriteCommand(uint8_t cmd)
{
 80004e4:	b580      	push	{r7, lr}
 80004e6:	b082      	sub	sp, #8
 80004e8:	af00      	add	r7, sp, #0
 80004ea:	4603      	mov	r3, r0
 80004ec:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	//command
 80004ee:	2200      	movs	r2, #0
 80004f0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80004f4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80004f8:	f001 fdd8 	bl	80020ac <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	//select
 80004fc:	2200      	movs	r2, #0
 80004fe:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000502:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000506:	f001 fdd1 	bl	80020ac <HAL_GPIO_WritePin>
	ILI9341_SPI_Tx(cmd);
 800050a:	79fb      	ldrb	r3, [r7, #7]
 800050c:	4618      	mov	r0, r3
 800050e:	f7ff ffb5 	bl	800047c <ILI9341_SPI_Tx>
	//HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);	//deselect
}
 8000512:	bf00      	nop
 8000514:	3708      	adds	r7, #8
 8000516:	46bd      	mov	sp, r7
 8000518:	bd80      	pop	{r7, pc}

0800051a <ILI9341_WriteData>:

void ILI9341_WriteData(uint8_t data)
{
 800051a:	b580      	push	{r7, lr}
 800051c:	b082      	sub	sp, #8
 800051e:	af00      	add	r7, sp, #0
 8000520:	4603      	mov	r3, r0
 8000522:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	//data
 8000524:	2201      	movs	r2, #1
 8000526:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800052a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800052e:	f001 fdbd 	bl	80020ac <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	//select
 8000532:	2200      	movs	r2, #0
 8000534:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000538:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800053c:	f001 fdb6 	bl	80020ac <HAL_GPIO_WritePin>
	ILI9341_SPI_Tx(data);
 8000540:	79fb      	ldrb	r3, [r7, #7]
 8000542:	4618      	mov	r0, r3
 8000544:	f7ff ff9a 	bl	800047c <ILI9341_SPI_Tx>
	//HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);	//deselect
}
 8000548:	bf00      	nop
 800054a:	3708      	adds	r7, #8
 800054c:	46bd      	mov	sp, r7
 800054e:	bd80      	pop	{r7, pc}

08000550 <ILI9341_WriteBuffer>:

void ILI9341_WriteBuffer(uint8_t *buffer, uint16_t len)
{
 8000550:	b580      	push	{r7, lr}
 8000552:	b082      	sub	sp, #8
 8000554:	af00      	add	r7, sp, #0
 8000556:	6078      	str	r0, [r7, #4]
 8000558:	460b      	mov	r3, r1
 800055a:	807b      	strh	r3, [r7, #2]
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	//data
 800055c:	2201      	movs	r2, #1
 800055e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000562:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000566:	f001 fda1 	bl	80020ac <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	//select
 800056a:	2200      	movs	r2, #0
 800056c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000570:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000574:	f001 fd9a 	bl	80020ac <HAL_GPIO_WritePin>
	ILI9341_SPI_TxBuffer(buffer, len);
 8000578:	887b      	ldrh	r3, [r7, #2]
 800057a:	4619      	mov	r1, r3
 800057c:	6878      	ldr	r0, [r7, #4]
 800057e:	f7ff ff97 	bl	80004b0 <ILI9341_SPI_TxBuffer>
	//HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);	//deselect
}
 8000582:	bf00      	nop
 8000584:	3708      	adds	r7, #8
 8000586:	46bd      	mov	sp, r7
 8000588:	bd80      	pop	{r7, pc}

0800058a <ILI9341_SetAddress>:

void ILI9341_SetAddress(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2)
{
 800058a:	b590      	push	{r4, r7, lr}
 800058c:	b085      	sub	sp, #20
 800058e:	af00      	add	r7, sp, #0
 8000590:	4604      	mov	r4, r0
 8000592:	4608      	mov	r0, r1
 8000594:	4611      	mov	r1, r2
 8000596:	461a      	mov	r2, r3
 8000598:	4623      	mov	r3, r4
 800059a:	80fb      	strh	r3, [r7, #6]
 800059c:	4603      	mov	r3, r0
 800059e:	80bb      	strh	r3, [r7, #4]
 80005a0:	460b      	mov	r3, r1
 80005a2:	807b      	strh	r3, [r7, #2]
 80005a4:	4613      	mov	r3, r2
 80005a6:	803b      	strh	r3, [r7, #0]
	uint8_t buffer[4];
	buffer[0] = x1 >> 8;
 80005a8:	88fb      	ldrh	r3, [r7, #6]
 80005aa:	0a1b      	lsrs	r3, r3, #8
 80005ac:	b29b      	uxth	r3, r3
 80005ae:	b2db      	uxtb	r3, r3
 80005b0:	733b      	strb	r3, [r7, #12]
	buffer[1] = x1;
 80005b2:	88fb      	ldrh	r3, [r7, #6]
 80005b4:	b2db      	uxtb	r3, r3
 80005b6:	737b      	strb	r3, [r7, #13]
	buffer[2] = x2 >> 8;
 80005b8:	887b      	ldrh	r3, [r7, #2]
 80005ba:	0a1b      	lsrs	r3, r3, #8
 80005bc:	b29b      	uxth	r3, r3
 80005be:	b2db      	uxtb	r3, r3
 80005c0:	73bb      	strb	r3, [r7, #14]
	buffer[3] = x2;
 80005c2:	887b      	ldrh	r3, [r7, #2]
 80005c4:	b2db      	uxtb	r3, r3
 80005c6:	73fb      	strb	r3, [r7, #15]

	ILI9341_WriteCommand(0x2A);
 80005c8:	202a      	movs	r0, #42	@ 0x2a
 80005ca:	f7ff ff8b 	bl	80004e4 <ILI9341_WriteCommand>
	ILI9341_WriteBuffer(buffer, sizeof(buffer));
 80005ce:	f107 030c 	add.w	r3, r7, #12
 80005d2:	2104      	movs	r1, #4
 80005d4:	4618      	mov	r0, r3
 80005d6:	f7ff ffbb 	bl	8000550 <ILI9341_WriteBuffer>

	buffer[0] = y1 >> 8;
 80005da:	88bb      	ldrh	r3, [r7, #4]
 80005dc:	0a1b      	lsrs	r3, r3, #8
 80005de:	b29b      	uxth	r3, r3
 80005e0:	b2db      	uxtb	r3, r3
 80005e2:	733b      	strb	r3, [r7, #12]
	buffer[1] = y1;
 80005e4:	88bb      	ldrh	r3, [r7, #4]
 80005e6:	b2db      	uxtb	r3, r3
 80005e8:	737b      	strb	r3, [r7, #13]
	buffer[2] = y2 >> 8;
 80005ea:	883b      	ldrh	r3, [r7, #0]
 80005ec:	0a1b      	lsrs	r3, r3, #8
 80005ee:	b29b      	uxth	r3, r3
 80005f0:	b2db      	uxtb	r3, r3
 80005f2:	73bb      	strb	r3, [r7, #14]
	buffer[3] = y2;
 80005f4:	883b      	ldrh	r3, [r7, #0]
 80005f6:	b2db      	uxtb	r3, r3
 80005f8:	73fb      	strb	r3, [r7, #15]

	ILI9341_WriteCommand(0x2B);
 80005fa:	202b      	movs	r0, #43	@ 0x2b
 80005fc:	f7ff ff72 	bl	80004e4 <ILI9341_WriteCommand>
	ILI9341_WriteBuffer(buffer, sizeof(buffer));
 8000600:	f107 030c 	add.w	r3, r7, #12
 8000604:	2104      	movs	r1, #4
 8000606:	4618      	mov	r0, r3
 8000608:	f7ff ffa2 	bl	8000550 <ILI9341_WriteBuffer>

	ILI9341_WriteCommand(0x2C);
 800060c:	202c      	movs	r0, #44	@ 0x2c
 800060e:	f7ff ff69 	bl	80004e4 <ILI9341_WriteCommand>
}
 8000612:	bf00      	nop
 8000614:	3714      	adds	r7, #20
 8000616:	46bd      	mov	sp, r7
 8000618:	bd90      	pop	{r4, r7, pc}

0800061a <ILI9341_Reset>:

void ILI9341_Reset(void)
{
 800061a:	b580      	push	{r7, lr}
 800061c:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_RESET);	//Disable
 800061e:	2200      	movs	r2, #0
 8000620:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000624:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000628:	f001 fd40 	bl	80020ac <HAL_GPIO_WritePin>
	HAL_Delay(10);
 800062c:	200a      	movs	r0, #10
 800062e:	f001 f8e7 	bl	8001800 <HAL_Delay>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);		//Select
 8000632:	2200      	movs	r2, #0
 8000634:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000638:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800063c:	f001 fd36 	bl	80020ac <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8000640:	200a      	movs	r0, #10
 8000642:	f001 f8dd 	bl	8001800 <HAL_Delay>
	HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);		//Enable
 8000646:	2201      	movs	r2, #1
 8000648:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800064c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000650:	f001 fd2c 	bl	80020ac <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET); 		//Deselect
 8000654:	2201      	movs	r2, #1
 8000656:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800065a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800065e:	f001 fd25 	bl	80020ac <HAL_GPIO_WritePin>
}
 8000662:	bf00      	nop
 8000664:	bd80      	pop	{r7, pc}

08000666 <ILI9341_Enable>:

void ILI9341_Enable(void)
{
 8000666:	b580      	push	{r7, lr}
 8000668:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);		//Enable
 800066a:	2201      	movs	r2, #1
 800066c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000670:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000674:	f001 fd1a 	bl	80020ac <HAL_GPIO_WritePin>
}
 8000678:	bf00      	nop
 800067a:	bd80      	pop	{r7, pc}

0800067c <ILI9341_Init>:

void ILI9341_Init(void)
{
 800067c:	b580      	push	{r7, lr}
 800067e:	af00      	add	r7, sp, #0
	ILI9341_Enable();
 8000680:	f7ff fff1 	bl	8000666 <ILI9341_Enable>
	HAL_Delay(10);
 8000684:	200a      	movs	r0, #10
 8000686:	f001 f8bb 	bl	8001800 <HAL_Delay>
	ILI9341_Reset();
 800068a:	f7ff ffc6 	bl	800061a <ILI9341_Reset>

	//SOFTWARE RESET
	ILI9341_WriteCommand(0x01);
 800068e:	2001      	movs	r0, #1
 8000690:	f7ff ff28 	bl	80004e4 <ILI9341_WriteCommand>
	HAL_Delay(10);
 8000694:	200a      	movs	r0, #10
 8000696:	f001 f8b3 	bl	8001800 <HAL_Delay>

	//POWER CONTROL A
	ILI9341_WriteCommand(0xCB);
 800069a:	20cb      	movs	r0, #203	@ 0xcb
 800069c:	f7ff ff22 	bl	80004e4 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x39);
 80006a0:	2039      	movs	r0, #57	@ 0x39
 80006a2:	f7ff ff3a 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0x2C);
 80006a6:	202c      	movs	r0, #44	@ 0x2c
 80006a8:	f7ff ff37 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0x00);
 80006ac:	2000      	movs	r0, #0
 80006ae:	f7ff ff34 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0x34);
 80006b2:	2034      	movs	r0, #52	@ 0x34
 80006b4:	f7ff ff31 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0x02);
 80006b8:	2002      	movs	r0, #2
 80006ba:	f7ff ff2e 	bl	800051a <ILI9341_WriteData>

	//POWER CONTROL B
	ILI9341_WriteCommand(0xCF);
 80006be:	20cf      	movs	r0, #207	@ 0xcf
 80006c0:	f7ff ff10 	bl	80004e4 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x00);
 80006c4:	2000      	movs	r0, #0
 80006c6:	f7ff ff28 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0xC1);
 80006ca:	20c1      	movs	r0, #193	@ 0xc1
 80006cc:	f7ff ff25 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0x30);
 80006d0:	2030      	movs	r0, #48	@ 0x30
 80006d2:	f7ff ff22 	bl	800051a <ILI9341_WriteData>

	//DRIVER TIMING CONTROL A
	ILI9341_WriteCommand(0xE8);
 80006d6:	20e8      	movs	r0, #232	@ 0xe8
 80006d8:	f7ff ff04 	bl	80004e4 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x85);
 80006dc:	2085      	movs	r0, #133	@ 0x85
 80006de:	f7ff ff1c 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0x00);
 80006e2:	2000      	movs	r0, #0
 80006e4:	f7ff ff19 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0x78);
 80006e8:	2078      	movs	r0, #120	@ 0x78
 80006ea:	f7ff ff16 	bl	800051a <ILI9341_WriteData>

	//DRIVER TIMING CONTROL B
	ILI9341_WriteCommand(0xEA);
 80006ee:	20ea      	movs	r0, #234	@ 0xea
 80006f0:	f7ff fef8 	bl	80004e4 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x00);
 80006f4:	2000      	movs	r0, #0
 80006f6:	f7ff ff10 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0x00);
 80006fa:	2000      	movs	r0, #0
 80006fc:	f7ff ff0d 	bl	800051a <ILI9341_WriteData>

	//POWER ON SEQUENCE CONTROL
	ILI9341_WriteCommand(0xED);
 8000700:	20ed      	movs	r0, #237	@ 0xed
 8000702:	f7ff feef 	bl	80004e4 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x64);
 8000706:	2064      	movs	r0, #100	@ 0x64
 8000708:	f7ff ff07 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0x03);
 800070c:	2003      	movs	r0, #3
 800070e:	f7ff ff04 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0x12);
 8000712:	2012      	movs	r0, #18
 8000714:	f7ff ff01 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0x81);
 8000718:	2081      	movs	r0, #129	@ 0x81
 800071a:	f7ff fefe 	bl	800051a <ILI9341_WriteData>

	//PUMP RATIO CONTROL
	ILI9341_WriteCommand(0xF7);
 800071e:	20f7      	movs	r0, #247	@ 0xf7
 8000720:	f7ff fee0 	bl	80004e4 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x20);
 8000724:	2020      	movs	r0, #32
 8000726:	f7ff fef8 	bl	800051a <ILI9341_WriteData>

	//POWER CONTROL,VRH[5:0]
	ILI9341_WriteCommand(0xC0);
 800072a:	20c0      	movs	r0, #192	@ 0xc0
 800072c:	f7ff feda 	bl	80004e4 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x23);
 8000730:	2023      	movs	r0, #35	@ 0x23
 8000732:	f7ff fef2 	bl	800051a <ILI9341_WriteData>

	//POWER CONTROL,SAP[2:0];BT[3:0]
	ILI9341_WriteCommand(0xC1);
 8000736:	20c1      	movs	r0, #193	@ 0xc1
 8000738:	f7ff fed4 	bl	80004e4 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x10);
 800073c:	2010      	movs	r0, #16
 800073e:	f7ff feec 	bl	800051a <ILI9341_WriteData>

	//VCM CONTROL
	ILI9341_WriteCommand(0xC5);
 8000742:	20c5      	movs	r0, #197	@ 0xc5
 8000744:	f7ff fece 	bl	80004e4 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x3E);
 8000748:	203e      	movs	r0, #62	@ 0x3e
 800074a:	f7ff fee6 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0x28);
 800074e:	2028      	movs	r0, #40	@ 0x28
 8000750:	f7ff fee3 	bl	800051a <ILI9341_WriteData>

	//VCM CONTROL 2
	ILI9341_WriteCommand(0xC7);
 8000754:	20c7      	movs	r0, #199	@ 0xc7
 8000756:	f7ff fec5 	bl	80004e4 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x86);
 800075a:	2086      	movs	r0, #134	@ 0x86
 800075c:	f7ff fedd 	bl	800051a <ILI9341_WriteData>

	//MEMORY ACCESS CONTROL
	ILI9341_WriteCommand(0x36);
 8000760:	2036      	movs	r0, #54	@ 0x36
 8000762:	f7ff febf 	bl	80004e4 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x48);
 8000766:	2048      	movs	r0, #72	@ 0x48
 8000768:	f7ff fed7 	bl	800051a <ILI9341_WriteData>

	//PIXEL FORMAT
	ILI9341_WriteCommand(0x3A);
 800076c:	203a      	movs	r0, #58	@ 0x3a
 800076e:	f7ff feb9 	bl	80004e4 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x55);
 8000772:	2055      	movs	r0, #85	@ 0x55
 8000774:	f7ff fed1 	bl	800051a <ILI9341_WriteData>

	//FRAME RATIO CONTROL, STANDARD RGB COLOR
	ILI9341_WriteCommand(0xB1);
 8000778:	20b1      	movs	r0, #177	@ 0xb1
 800077a:	f7ff feb3 	bl	80004e4 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x00);
 800077e:	2000      	movs	r0, #0
 8000780:	f7ff fecb 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0x18);
 8000784:	2018      	movs	r0, #24
 8000786:	f7ff fec8 	bl	800051a <ILI9341_WriteData>

	//DISPLAY FUNCTION CONTROL
	ILI9341_WriteCommand(0xB6);
 800078a:	20b6      	movs	r0, #182	@ 0xb6
 800078c:	f7ff feaa 	bl	80004e4 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x08);
 8000790:	2008      	movs	r0, #8
 8000792:	f7ff fec2 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0x82);
 8000796:	2082      	movs	r0, #130	@ 0x82
 8000798:	f7ff febf 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0x27);
 800079c:	2027      	movs	r0, #39	@ 0x27
 800079e:	f7ff febc 	bl	800051a <ILI9341_WriteData>

	//3GAMMA FUNCTION DISABLE
	ILI9341_WriteCommand(0xF2);
 80007a2:	20f2      	movs	r0, #242	@ 0xf2
 80007a4:	f7ff fe9e 	bl	80004e4 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x00);
 80007a8:	2000      	movs	r0, #0
 80007aa:	f7ff feb6 	bl	800051a <ILI9341_WriteData>

	//GAMMA CURVE SELECTED
	ILI9341_WriteCommand(0x26);
 80007ae:	2026      	movs	r0, #38	@ 0x26
 80007b0:	f7ff fe98 	bl	80004e4 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x01);
 80007b4:	2001      	movs	r0, #1
 80007b6:	f7ff feb0 	bl	800051a <ILI9341_WriteData>

	//POSITIVE GAMMA CORRECTION
	ILI9341_WriteCommand(0xE0);
 80007ba:	20e0      	movs	r0, #224	@ 0xe0
 80007bc:	f7ff fe92 	bl	80004e4 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x0F);
 80007c0:	200f      	movs	r0, #15
 80007c2:	f7ff feaa 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0x31);
 80007c6:	2031      	movs	r0, #49	@ 0x31
 80007c8:	f7ff fea7 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0x2B);
 80007cc:	202b      	movs	r0, #43	@ 0x2b
 80007ce:	f7ff fea4 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0x0C);
 80007d2:	200c      	movs	r0, #12
 80007d4:	f7ff fea1 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0x0E);
 80007d8:	200e      	movs	r0, #14
 80007da:	f7ff fe9e 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0x08);
 80007de:	2008      	movs	r0, #8
 80007e0:	f7ff fe9b 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0x4E);
 80007e4:	204e      	movs	r0, #78	@ 0x4e
 80007e6:	f7ff fe98 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0xF1);
 80007ea:	20f1      	movs	r0, #241	@ 0xf1
 80007ec:	f7ff fe95 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0x37);
 80007f0:	2037      	movs	r0, #55	@ 0x37
 80007f2:	f7ff fe92 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0x07);
 80007f6:	2007      	movs	r0, #7
 80007f8:	f7ff fe8f 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0x10);
 80007fc:	2010      	movs	r0, #16
 80007fe:	f7ff fe8c 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0x03);
 8000802:	2003      	movs	r0, #3
 8000804:	f7ff fe89 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0x0E);
 8000808:	200e      	movs	r0, #14
 800080a:	f7ff fe86 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0x09);
 800080e:	2009      	movs	r0, #9
 8000810:	f7ff fe83 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0x00);
 8000814:	2000      	movs	r0, #0
 8000816:	f7ff fe80 	bl	800051a <ILI9341_WriteData>

	//NEGATIVE GAMMA CORRECTION
	ILI9341_WriteCommand(0xE1);
 800081a:	20e1      	movs	r0, #225	@ 0xe1
 800081c:	f7ff fe62 	bl	80004e4 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x00);
 8000820:	2000      	movs	r0, #0
 8000822:	f7ff fe7a 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0x0E);
 8000826:	200e      	movs	r0, #14
 8000828:	f7ff fe77 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0x14);
 800082c:	2014      	movs	r0, #20
 800082e:	f7ff fe74 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0x03);
 8000832:	2003      	movs	r0, #3
 8000834:	f7ff fe71 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0x11);
 8000838:	2011      	movs	r0, #17
 800083a:	f7ff fe6e 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0x07);
 800083e:	2007      	movs	r0, #7
 8000840:	f7ff fe6b 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0x31);
 8000844:	2031      	movs	r0, #49	@ 0x31
 8000846:	f7ff fe68 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0xC1);
 800084a:	20c1      	movs	r0, #193	@ 0xc1
 800084c:	f7ff fe65 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0x48);
 8000850:	2048      	movs	r0, #72	@ 0x48
 8000852:	f7ff fe62 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0x08);
 8000856:	2008      	movs	r0, #8
 8000858:	f7ff fe5f 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0x0F);
 800085c:	200f      	movs	r0, #15
 800085e:	f7ff fe5c 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0x0C);
 8000862:	200c      	movs	r0, #12
 8000864:	f7ff fe59 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0x31);
 8000868:	2031      	movs	r0, #49	@ 0x31
 800086a:	f7ff fe56 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0x36);
 800086e:	2036      	movs	r0, #54	@ 0x36
 8000870:	f7ff fe53 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0x0F);
 8000874:	200f      	movs	r0, #15
 8000876:	f7ff fe50 	bl	800051a <ILI9341_WriteData>

	//EXIT SLEEP
	ILI9341_WriteCommand(0x11);
 800087a:	2011      	movs	r0, #17
 800087c:	f7ff fe32 	bl	80004e4 <ILI9341_WriteCommand>
	HAL_Delay(100);
 8000880:	2064      	movs	r0, #100	@ 0x64
 8000882:	f000 ffbd 	bl	8001800 <HAL_Delay>

	//TURN ON DISPLAY
	ILI9341_WriteCommand(0x29);
 8000886:	2029      	movs	r0, #41	@ 0x29
 8000888:	f7ff fe2c 	bl	80004e4 <ILI9341_WriteCommand>

	//STARTING ROTATION
	//ILI9341_SetRotation(SCREEN_VERTICAL_1);
	ILI9341_SetRotation(SCREEN_HORIZONTAL_2);
 800088c:	2003      	movs	r0, #3
 800088e:	f000 f803 	bl	8000898 <ILI9341_SetRotation>
}
 8000892:	bf00      	nop
 8000894:	bd80      	pop	{r7, pc}
	...

08000898 <ILI9341_SetRotation>:

void ILI9341_SetRotation(uint8_t rotation)
{
 8000898:	b580      	push	{r7, lr}
 800089a:	b082      	sub	sp, #8
 800089c:	af00      	add	r7, sp, #0
 800089e:	4603      	mov	r3, r0
 80008a0:	71fb      	strb	r3, [r7, #7]
	ILI9341_WriteCommand(0x36);
 80008a2:	2036      	movs	r0, #54	@ 0x36
 80008a4:	f7ff fe1e 	bl	80004e4 <ILI9341_WriteCommand>
	HAL_Delay(1);
 80008a8:	2001      	movs	r0, #1
 80008aa:	f000 ffa9 	bl	8001800 <HAL_Delay>

	switch(rotation)
 80008ae:	79fb      	ldrb	r3, [r7, #7]
 80008b0:	2b03      	cmp	r3, #3
 80008b2:	d837      	bhi.n	8000924 <ILI9341_SetRotation+0x8c>
 80008b4:	a201      	add	r2, pc, #4	@ (adr r2, 80008bc <ILI9341_SetRotation+0x24>)
 80008b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80008ba:	bf00      	nop
 80008bc:	080008cd 	.word	0x080008cd
 80008c0:	080008e3 	.word	0x080008e3
 80008c4:	080008f9 	.word	0x080008f9
 80008c8:	0800090f 	.word	0x0800090f
	{
	case SCREEN_VERTICAL_1:
		ILI9341_WriteData(0x40|0x08);
 80008cc:	2048      	movs	r0, #72	@ 0x48
 80008ce:	f7ff fe24 	bl	800051a <ILI9341_WriteData>
		LCD_WIDTH = 240;
 80008d2:	4b17      	ldr	r3, [pc, #92]	@ (8000930 <ILI9341_SetRotation+0x98>)
 80008d4:	22f0      	movs	r2, #240	@ 0xf0
 80008d6:	801a      	strh	r2, [r3, #0]
		LCD_HEIGHT = 320;
 80008d8:	4b16      	ldr	r3, [pc, #88]	@ (8000934 <ILI9341_SetRotation+0x9c>)
 80008da:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 80008de:	801a      	strh	r2, [r3, #0]
		break;
 80008e0:	e021      	b.n	8000926 <ILI9341_SetRotation+0x8e>
	case SCREEN_HORIZONTAL_1:
		ILI9341_WriteData(0x20|0x08);
 80008e2:	2028      	movs	r0, #40	@ 0x28
 80008e4:	f7ff fe19 	bl	800051a <ILI9341_WriteData>
		LCD_WIDTH  = 320;
 80008e8:	4b11      	ldr	r3, [pc, #68]	@ (8000930 <ILI9341_SetRotation+0x98>)
 80008ea:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 80008ee:	801a      	strh	r2, [r3, #0]
		LCD_HEIGHT = 240;
 80008f0:	4b10      	ldr	r3, [pc, #64]	@ (8000934 <ILI9341_SetRotation+0x9c>)
 80008f2:	22f0      	movs	r2, #240	@ 0xf0
 80008f4:	801a      	strh	r2, [r3, #0]
		break;
 80008f6:	e016      	b.n	8000926 <ILI9341_SetRotation+0x8e>
	case SCREEN_VERTICAL_2:
		ILI9341_WriteData(0x80|0x08);
 80008f8:	2088      	movs	r0, #136	@ 0x88
 80008fa:	f7ff fe0e 	bl	800051a <ILI9341_WriteData>
		LCD_WIDTH  = 240;
 80008fe:	4b0c      	ldr	r3, [pc, #48]	@ (8000930 <ILI9341_SetRotation+0x98>)
 8000900:	22f0      	movs	r2, #240	@ 0xf0
 8000902:	801a      	strh	r2, [r3, #0]
		LCD_HEIGHT = 320;
 8000904:	4b0b      	ldr	r3, [pc, #44]	@ (8000934 <ILI9341_SetRotation+0x9c>)
 8000906:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 800090a:	801a      	strh	r2, [r3, #0]
		break;
 800090c:	e00b      	b.n	8000926 <ILI9341_SetRotation+0x8e>
	case SCREEN_HORIZONTAL_2:
		ILI9341_WriteData(0x40|0x80|0x20|0x08);
 800090e:	20e8      	movs	r0, #232	@ 0xe8
 8000910:	f7ff fe03 	bl	800051a <ILI9341_WriteData>
		LCD_WIDTH  = 320;
 8000914:	4b06      	ldr	r3, [pc, #24]	@ (8000930 <ILI9341_SetRotation+0x98>)
 8000916:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 800091a:	801a      	strh	r2, [r3, #0]
		LCD_HEIGHT = 240;
 800091c:	4b05      	ldr	r3, [pc, #20]	@ (8000934 <ILI9341_SetRotation+0x9c>)
 800091e:	22f0      	movs	r2, #240	@ 0xf0
 8000920:	801a      	strh	r2, [r3, #0]
		break;
 8000922:	e000      	b.n	8000926 <ILI9341_SetRotation+0x8e>
	default:
		break;
 8000924:	bf00      	nop
	}
}
 8000926:	bf00      	nop
 8000928:	3708      	adds	r7, #8
 800092a:	46bd      	mov	sp, r7
 800092c:	bd80      	pop	{r7, pc}
 800092e:	bf00      	nop
 8000930:	20000002 	.word	0x20000002
 8000934:	20000000 	.word	0x20000000

08000938 <ILI9341_DrawColorBurst>:
	uint8_t buffer[2] = {color>>8, color};
	ILI9341_WriteBuffer(buffer, sizeof(buffer));
}

void ILI9341_DrawColorBurst(uint16_t color, uint32_t size)
{
 8000938:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800093c:	b08d      	sub	sp, #52	@ 0x34
 800093e:	af00      	add	r7, sp, #0
 8000940:	4603      	mov	r3, r0
 8000942:	6039      	str	r1, [r7, #0]
 8000944:	80fb      	strh	r3, [r7, #6]
 8000946:	466b      	mov	r3, sp
 8000948:	461e      	mov	r6, r3
	uint32_t BufferSize = 0;
 800094a:	2300      	movs	r3, #0
 800094c:	62fb      	str	r3, [r7, #44]	@ 0x2c

	if((size*2) < BURST_MAX_SIZE)
 800094e:	683b      	ldr	r3, [r7, #0]
 8000950:	005b      	lsls	r3, r3, #1
 8000952:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8000956:	d202      	bcs.n	800095e <ILI9341_DrawColorBurst+0x26>
	{
		BufferSize = size;
 8000958:	683b      	ldr	r3, [r7, #0]
 800095a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800095c:	e002      	b.n	8000964 <ILI9341_DrawColorBurst+0x2c>
	}
	else
	{
		BufferSize = BURST_MAX_SIZE;
 800095e:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8000962:	62fb      	str	r3, [r7, #44]	@ 0x2c
	}

	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);
 8000964:	2201      	movs	r2, #1
 8000966:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800096a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800096e:	f001 fb9d 	bl	80020ac <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8000972:	2200      	movs	r2, #0
 8000974:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000978:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800097c:	f001 fb96 	bl	80020ac <HAL_GPIO_WritePin>

	uint8_t chifted = color>>8;
 8000980:	88fb      	ldrh	r3, [r7, #6]
 8000982:	0a1b      	lsrs	r3, r3, #8
 8000984:	b29b      	uxth	r3, r3
 8000986:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
	uint8_t BurstBuffer[BufferSize];
 800098a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800098c:	460b      	mov	r3, r1
 800098e:	3b01      	subs	r3, #1
 8000990:	61fb      	str	r3, [r7, #28]
 8000992:	2300      	movs	r3, #0
 8000994:	4688      	mov	r8, r1
 8000996:	4699      	mov	r9, r3
 8000998:	f04f 0200 	mov.w	r2, #0
 800099c:	f04f 0300 	mov.w	r3, #0
 80009a0:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80009a4:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80009a8:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80009ac:	2300      	movs	r3, #0
 80009ae:	460c      	mov	r4, r1
 80009b0:	461d      	mov	r5, r3
 80009b2:	f04f 0200 	mov.w	r2, #0
 80009b6:	f04f 0300 	mov.w	r3, #0
 80009ba:	00eb      	lsls	r3, r5, #3
 80009bc:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80009c0:	00e2      	lsls	r2, r4, #3
 80009c2:	1dcb      	adds	r3, r1, #7
 80009c4:	08db      	lsrs	r3, r3, #3
 80009c6:	00db      	lsls	r3, r3, #3
 80009c8:	ebad 0d03 	sub.w	sp, sp, r3
 80009cc:	466b      	mov	r3, sp
 80009ce:	3300      	adds	r3, #0
 80009d0:	61bb      	str	r3, [r7, #24]

	for(uint32_t j = 0; j < BufferSize; j+=2)
 80009d2:	2300      	movs	r3, #0
 80009d4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80009d6:	e00e      	b.n	80009f6 <ILI9341_DrawColorBurst+0xbe>
	{
		BurstBuffer[j] = chifted;
 80009d8:	69ba      	ldr	r2, [r7, #24]
 80009da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80009dc:	4413      	add	r3, r2
 80009de:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 80009e2:	701a      	strb	r2, [r3, #0]
		BurstBuffer[j+1] = color;
 80009e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80009e6:	3301      	adds	r3, #1
 80009e8:	88fa      	ldrh	r2, [r7, #6]
 80009ea:	b2d1      	uxtb	r1, r2
 80009ec:	69ba      	ldr	r2, [r7, #24]
 80009ee:	54d1      	strb	r1, [r2, r3]
	for(uint32_t j = 0; j < BufferSize; j+=2)
 80009f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80009f2:	3302      	adds	r3, #2
 80009f4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80009f6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80009f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80009fa:	429a      	cmp	r2, r3
 80009fc:	d3ec      	bcc.n	80009d8 <ILI9341_DrawColorBurst+0xa0>
	}

	uint32_t SendingSize = size * 2;
 80009fe:	683b      	ldr	r3, [r7, #0]
 8000a00:	005b      	lsls	r3, r3, #1
 8000a02:	617b      	str	r3, [r7, #20]
	uint32_t SendingInBlock = SendingSize / BufferSize;
 8000a04:	697a      	ldr	r2, [r7, #20]
 8000a06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000a08:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a0c:	613b      	str	r3, [r7, #16]
	uint32_t RemainderFromBlock = SendingSize % BufferSize;
 8000a0e:	697b      	ldr	r3, [r7, #20]
 8000a10:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000a12:	fbb3 f2f2 	udiv	r2, r3, r2
 8000a16:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8000a18:	fb01 f202 	mul.w	r2, r1, r2
 8000a1c:	1a9b      	subs	r3, r3, r2
 8000a1e:	60fb      	str	r3, [r7, #12]

	if(SendingInBlock != 0)
 8000a20:	693b      	ldr	r3, [r7, #16]
 8000a22:	2b00      	cmp	r3, #0
 8000a24:	d010      	beq.n	8000a48 <ILI9341_DrawColorBurst+0x110>
	{
		for(uint32_t j = 0; j < (SendingInBlock); j++)
 8000a26:	2300      	movs	r3, #0
 8000a28:	627b      	str	r3, [r7, #36]	@ 0x24
 8000a2a:	e009      	b.n	8000a40 <ILI9341_DrawColorBurst+0x108>
		{
			HAL_SPI_Transmit(HSPI_INSTANCE, BurstBuffer, BufferSize, 10);
 8000a2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000a2e:	b29a      	uxth	r2, r3
 8000a30:	230a      	movs	r3, #10
 8000a32:	69b9      	ldr	r1, [r7, #24]
 8000a34:	480e      	ldr	r0, [pc, #56]	@ (8000a70 <ILI9341_DrawColorBurst+0x138>)
 8000a36:	f003 f86a 	bl	8003b0e <HAL_SPI_Transmit>
		for(uint32_t j = 0; j < (SendingInBlock); j++)
 8000a3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000a3c:	3301      	adds	r3, #1
 8000a3e:	627b      	str	r3, [r7, #36]	@ 0x24
 8000a40:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000a42:	693b      	ldr	r3, [r7, #16]
 8000a44:	429a      	cmp	r2, r3
 8000a46:	d3f1      	bcc.n	8000a2c <ILI9341_DrawColorBurst+0xf4>
		}
	}

	HAL_SPI_Transmit(HSPI_INSTANCE, BurstBuffer, RemainderFromBlock, 10);
 8000a48:	68fb      	ldr	r3, [r7, #12]
 8000a4a:	b29a      	uxth	r2, r3
 8000a4c:	230a      	movs	r3, #10
 8000a4e:	69b9      	ldr	r1, [r7, #24]
 8000a50:	4807      	ldr	r0, [pc, #28]	@ (8000a70 <ILI9341_DrawColorBurst+0x138>)
 8000a52:	f003 f85c 	bl	8003b0e <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8000a56:	2201      	movs	r2, #1
 8000a58:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000a5c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000a60:	f001 fb24 	bl	80020ac <HAL_GPIO_WritePin>
 8000a64:	46b5      	mov	sp, r6
}
 8000a66:	bf00      	nop
 8000a68:	3734      	adds	r7, #52	@ 0x34
 8000a6a:	46bd      	mov	sp, r7
 8000a6c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000a70:	20000114 	.word	0x20000114

08000a74 <ILI9341_FillScreen>:

void ILI9341_FillScreen(uint16_t color)
{
 8000a74:	b580      	push	{r7, lr}
 8000a76:	b082      	sub	sp, #8
 8000a78:	af00      	add	r7, sp, #0
 8000a7a:	4603      	mov	r3, r0
 8000a7c:	80fb      	strh	r3, [r7, #6]
	ILI9341_SetAddress(0, 0, LCD_WIDTH, LCD_HEIGHT);
 8000a7e:	4b0e      	ldr	r3, [pc, #56]	@ (8000ab8 <ILI9341_FillScreen+0x44>)
 8000a80:	881b      	ldrh	r3, [r3, #0]
 8000a82:	b29a      	uxth	r2, r3
 8000a84:	4b0d      	ldr	r3, [pc, #52]	@ (8000abc <ILI9341_FillScreen+0x48>)
 8000a86:	881b      	ldrh	r3, [r3, #0]
 8000a88:	b29b      	uxth	r3, r3
 8000a8a:	2100      	movs	r1, #0
 8000a8c:	2000      	movs	r0, #0
 8000a8e:	f7ff fd7c 	bl	800058a <ILI9341_SetAddress>
	ILI9341_DrawColorBurst(color, LCD_WIDTH*LCD_HEIGHT);
 8000a92:	4b09      	ldr	r3, [pc, #36]	@ (8000ab8 <ILI9341_FillScreen+0x44>)
 8000a94:	881b      	ldrh	r3, [r3, #0]
 8000a96:	b29b      	uxth	r3, r3
 8000a98:	461a      	mov	r2, r3
 8000a9a:	4b08      	ldr	r3, [pc, #32]	@ (8000abc <ILI9341_FillScreen+0x48>)
 8000a9c:	881b      	ldrh	r3, [r3, #0]
 8000a9e:	b29b      	uxth	r3, r3
 8000aa0:	fb02 f303 	mul.w	r3, r2, r3
 8000aa4:	461a      	mov	r2, r3
 8000aa6:	88fb      	ldrh	r3, [r7, #6]
 8000aa8:	4611      	mov	r1, r2
 8000aaa:	4618      	mov	r0, r3
 8000aac:	f7ff ff44 	bl	8000938 <ILI9341_DrawColorBurst>
}
 8000ab0:	bf00      	nop
 8000ab2:	3708      	adds	r7, #8
 8000ab4:	46bd      	mov	sp, r7
 8000ab6:	bd80      	pop	{r7, pc}
 8000ab8:	20000002 	.word	0x20000002
 8000abc:	20000000 	.word	0x20000000

08000ac0 <ILI9341_DrawPixel>:

void ILI9341_DrawPixel(uint16_t x,uint16_t y,uint16_t color)
{
 8000ac0:	b580      	push	{r7, lr}
 8000ac2:	b086      	sub	sp, #24
 8000ac4:	af00      	add	r7, sp, #0
 8000ac6:	4603      	mov	r3, r0
 8000ac8:	80fb      	strh	r3, [r7, #6]
 8000aca:	460b      	mov	r3, r1
 8000acc:	80bb      	strh	r3, [r7, #4]
 8000ace:	4613      	mov	r3, r2
 8000ad0:	807b      	strh	r3, [r7, #2]
	if((x >=LCD_WIDTH) || (y >=LCD_HEIGHT)) return;
 8000ad2:	4b2c      	ldr	r3, [pc, #176]	@ (8000b84 <ILI9341_DrawPixel+0xc4>)
 8000ad4:	881b      	ldrh	r3, [r3, #0]
 8000ad6:	b29b      	uxth	r3, r3
 8000ad8:	88fa      	ldrh	r2, [r7, #6]
 8000ada:	429a      	cmp	r2, r3
 8000adc:	d24d      	bcs.n	8000b7a <ILI9341_DrawPixel+0xba>
 8000ade:	4b2a      	ldr	r3, [pc, #168]	@ (8000b88 <ILI9341_DrawPixel+0xc8>)
 8000ae0:	881b      	ldrh	r3, [r3, #0]
 8000ae2:	b29b      	uxth	r3, r3
 8000ae4:	88ba      	ldrh	r2, [r7, #4]
 8000ae6:	429a      	cmp	r2, r3
 8000ae8:	d247      	bcs.n	8000b7a <ILI9341_DrawPixel+0xba>

	uint8_t bufferX[4] = {x>>8, x, (x+1)>>8, (x+1)};
 8000aea:	88fb      	ldrh	r3, [r7, #6]
 8000aec:	0a1b      	lsrs	r3, r3, #8
 8000aee:	b29b      	uxth	r3, r3
 8000af0:	b2db      	uxtb	r3, r3
 8000af2:	753b      	strb	r3, [r7, #20]
 8000af4:	88fb      	ldrh	r3, [r7, #6]
 8000af6:	b2db      	uxtb	r3, r3
 8000af8:	757b      	strb	r3, [r7, #21]
 8000afa:	88fb      	ldrh	r3, [r7, #6]
 8000afc:	3301      	adds	r3, #1
 8000afe:	121b      	asrs	r3, r3, #8
 8000b00:	b2db      	uxtb	r3, r3
 8000b02:	75bb      	strb	r3, [r7, #22]
 8000b04:	88fb      	ldrh	r3, [r7, #6]
 8000b06:	b2db      	uxtb	r3, r3
 8000b08:	3301      	adds	r3, #1
 8000b0a:	b2db      	uxtb	r3, r3
 8000b0c:	75fb      	strb	r3, [r7, #23]
	uint8_t bufferY[4] = {y>>8, y, (y+1)>>8, (y+1)};
 8000b0e:	88bb      	ldrh	r3, [r7, #4]
 8000b10:	0a1b      	lsrs	r3, r3, #8
 8000b12:	b29b      	uxth	r3, r3
 8000b14:	b2db      	uxtb	r3, r3
 8000b16:	743b      	strb	r3, [r7, #16]
 8000b18:	88bb      	ldrh	r3, [r7, #4]
 8000b1a:	b2db      	uxtb	r3, r3
 8000b1c:	747b      	strb	r3, [r7, #17]
 8000b1e:	88bb      	ldrh	r3, [r7, #4]
 8000b20:	3301      	adds	r3, #1
 8000b22:	121b      	asrs	r3, r3, #8
 8000b24:	b2db      	uxtb	r3, r3
 8000b26:	74bb      	strb	r3, [r7, #18]
 8000b28:	88bb      	ldrh	r3, [r7, #4]
 8000b2a:	b2db      	uxtb	r3, r3
 8000b2c:	3301      	adds	r3, #1
 8000b2e:	b2db      	uxtb	r3, r3
 8000b30:	74fb      	strb	r3, [r7, #19]
	uint8_t bufferC[2] = {color>>8, color};
 8000b32:	887b      	ldrh	r3, [r7, #2]
 8000b34:	0a1b      	lsrs	r3, r3, #8
 8000b36:	b29b      	uxth	r3, r3
 8000b38:	b2db      	uxtb	r3, r3
 8000b3a:	733b      	strb	r3, [r7, #12]
 8000b3c:	887b      	ldrh	r3, [r7, #2]
 8000b3e:	b2db      	uxtb	r3, r3
 8000b40:	737b      	strb	r3, [r7, #13]

	ILI9341_WriteCommand(0x2A);						//ADDRESS
 8000b42:	202a      	movs	r0, #42	@ 0x2a
 8000b44:	f7ff fcce 	bl	80004e4 <ILI9341_WriteCommand>
	ILI9341_WriteBuffer(bufferX, sizeof(bufferX));	//XDATA
 8000b48:	f107 0314 	add.w	r3, r7, #20
 8000b4c:	2104      	movs	r1, #4
 8000b4e:	4618      	mov	r0, r3
 8000b50:	f7ff fcfe 	bl	8000550 <ILI9341_WriteBuffer>

	ILI9341_WriteCommand(0x2B);						//ADDRESS
 8000b54:	202b      	movs	r0, #43	@ 0x2b
 8000b56:	f7ff fcc5 	bl	80004e4 <ILI9341_WriteCommand>
	ILI9341_WriteBuffer(bufferY, sizeof(bufferY));	//YDATA
 8000b5a:	f107 0310 	add.w	r3, r7, #16
 8000b5e:	2104      	movs	r1, #4
 8000b60:	4618      	mov	r0, r3
 8000b62:	f7ff fcf5 	bl	8000550 <ILI9341_WriteBuffer>

	ILI9341_WriteCommand(0x2C);						//ADDRESS
 8000b66:	202c      	movs	r0, #44	@ 0x2c
 8000b68:	f7ff fcbc 	bl	80004e4 <ILI9341_WriteCommand>
	ILI9341_WriteBuffer(bufferC, sizeof(bufferC));	//COLOR
 8000b6c:	f107 030c 	add.w	r3, r7, #12
 8000b70:	2102      	movs	r1, #2
 8000b72:	4618      	mov	r0, r3
 8000b74:	f7ff fcec 	bl	8000550 <ILI9341_WriteBuffer>
 8000b78:	e000      	b.n	8000b7c <ILI9341_DrawPixel+0xbc>
	if((x >=LCD_WIDTH) || (y >=LCD_HEIGHT)) return;
 8000b7a:	bf00      	nop
}
 8000b7c:	3718      	adds	r7, #24
 8000b7e:	46bd      	mov	sp, r7
 8000b80:	bd80      	pop	{r7, pc}
 8000b82:	bf00      	nop
 8000b84:	20000002 	.word	0x20000002
 8000b88:	20000000 	.word	0x20000000

08000b8c <ILI9341_DrawRectangle>:

void ILI9341_DrawRectangle(uint16_t x, uint16_t y, uint16_t width, uint16_t height, uint16_t color)
{
 8000b8c:	b590      	push	{r4, r7, lr}
 8000b8e:	b083      	sub	sp, #12
 8000b90:	af00      	add	r7, sp, #0
 8000b92:	4604      	mov	r4, r0
 8000b94:	4608      	mov	r0, r1
 8000b96:	4611      	mov	r1, r2
 8000b98:	461a      	mov	r2, r3
 8000b9a:	4623      	mov	r3, r4
 8000b9c:	80fb      	strh	r3, [r7, #6]
 8000b9e:	4603      	mov	r3, r0
 8000ba0:	80bb      	strh	r3, [r7, #4]
 8000ba2:	460b      	mov	r3, r1
 8000ba4:	807b      	strh	r3, [r7, #2]
 8000ba6:	4613      	mov	r3, r2
 8000ba8:	803b      	strh	r3, [r7, #0]
	if((x >=LCD_WIDTH) || (y >=LCD_HEIGHT)) return;
 8000baa:	4b24      	ldr	r3, [pc, #144]	@ (8000c3c <ILI9341_DrawRectangle+0xb0>)
 8000bac:	881b      	ldrh	r3, [r3, #0]
 8000bae:	b29b      	uxth	r3, r3
 8000bb0:	88fa      	ldrh	r2, [r7, #6]
 8000bb2:	429a      	cmp	r2, r3
 8000bb4:	d23d      	bcs.n	8000c32 <ILI9341_DrawRectangle+0xa6>
 8000bb6:	4b22      	ldr	r3, [pc, #136]	@ (8000c40 <ILI9341_DrawRectangle+0xb4>)
 8000bb8:	881b      	ldrh	r3, [r3, #0]
 8000bba:	b29b      	uxth	r3, r3
 8000bbc:	88ba      	ldrh	r2, [r7, #4]
 8000bbe:	429a      	cmp	r2, r3
 8000bc0:	d237      	bcs.n	8000c32 <ILI9341_DrawRectangle+0xa6>

	if((x+width-1)>=LCD_WIDTH)
 8000bc2:	88fa      	ldrh	r2, [r7, #6]
 8000bc4:	887b      	ldrh	r3, [r7, #2]
 8000bc6:	4413      	add	r3, r2
 8000bc8:	4a1c      	ldr	r2, [pc, #112]	@ (8000c3c <ILI9341_DrawRectangle+0xb0>)
 8000bca:	8812      	ldrh	r2, [r2, #0]
 8000bcc:	b292      	uxth	r2, r2
 8000bce:	4293      	cmp	r3, r2
 8000bd0:	dd05      	ble.n	8000bde <ILI9341_DrawRectangle+0x52>
	{
		width=LCD_WIDTH-x;
 8000bd2:	4b1a      	ldr	r3, [pc, #104]	@ (8000c3c <ILI9341_DrawRectangle+0xb0>)
 8000bd4:	881b      	ldrh	r3, [r3, #0]
 8000bd6:	b29a      	uxth	r2, r3
 8000bd8:	88fb      	ldrh	r3, [r7, #6]
 8000bda:	1ad3      	subs	r3, r2, r3
 8000bdc:	807b      	strh	r3, [r7, #2]
	}

	if((y+height-1)>=LCD_HEIGHT)
 8000bde:	88ba      	ldrh	r2, [r7, #4]
 8000be0:	883b      	ldrh	r3, [r7, #0]
 8000be2:	4413      	add	r3, r2
 8000be4:	4a16      	ldr	r2, [pc, #88]	@ (8000c40 <ILI9341_DrawRectangle+0xb4>)
 8000be6:	8812      	ldrh	r2, [r2, #0]
 8000be8:	b292      	uxth	r2, r2
 8000bea:	4293      	cmp	r3, r2
 8000bec:	dd05      	ble.n	8000bfa <ILI9341_DrawRectangle+0x6e>
	{
		height=LCD_HEIGHT-y;
 8000bee:	4b14      	ldr	r3, [pc, #80]	@ (8000c40 <ILI9341_DrawRectangle+0xb4>)
 8000bf0:	881b      	ldrh	r3, [r3, #0]
 8000bf2:	b29a      	uxth	r2, r3
 8000bf4:	88bb      	ldrh	r3, [r7, #4]
 8000bf6:	1ad3      	subs	r3, r2, r3
 8000bf8:	803b      	strh	r3, [r7, #0]
	}

	ILI9341_SetAddress(x, y, x+width-1, y+height-1);
 8000bfa:	88fa      	ldrh	r2, [r7, #6]
 8000bfc:	887b      	ldrh	r3, [r7, #2]
 8000bfe:	4413      	add	r3, r2
 8000c00:	b29b      	uxth	r3, r3
 8000c02:	3b01      	subs	r3, #1
 8000c04:	b29c      	uxth	r4, r3
 8000c06:	88ba      	ldrh	r2, [r7, #4]
 8000c08:	883b      	ldrh	r3, [r7, #0]
 8000c0a:	4413      	add	r3, r2
 8000c0c:	b29b      	uxth	r3, r3
 8000c0e:	3b01      	subs	r3, #1
 8000c10:	b29b      	uxth	r3, r3
 8000c12:	88b9      	ldrh	r1, [r7, #4]
 8000c14:	88f8      	ldrh	r0, [r7, #6]
 8000c16:	4622      	mov	r2, r4
 8000c18:	f7ff fcb7 	bl	800058a <ILI9341_SetAddress>
	ILI9341_DrawColorBurst(color, height*width);
 8000c1c:	883b      	ldrh	r3, [r7, #0]
 8000c1e:	887a      	ldrh	r2, [r7, #2]
 8000c20:	fb02 f303 	mul.w	r3, r2, r3
 8000c24:	461a      	mov	r2, r3
 8000c26:	8b3b      	ldrh	r3, [r7, #24]
 8000c28:	4611      	mov	r1, r2
 8000c2a:	4618      	mov	r0, r3
 8000c2c:	f7ff fe84 	bl	8000938 <ILI9341_DrawColorBurst>
 8000c30:	e000      	b.n	8000c34 <ILI9341_DrawRectangle+0xa8>
	if((x >=LCD_WIDTH) || (y >=LCD_HEIGHT)) return;
 8000c32:	bf00      	nop
}
 8000c34:	370c      	adds	r7, #12
 8000c36:	46bd      	mov	sp, r7
 8000c38:	bd90      	pop	{r4, r7, pc}
 8000c3a:	bf00      	nop
 8000c3c:	20000002 	.word	0x20000002
 8000c40:	20000000 	.word	0x20000000

08000c44 <ILI9341_DrawHLine>:

void ILI9341_DrawHLine(uint16_t x, uint16_t y, uint16_t width, uint16_t color)
{
 8000c44:	b590      	push	{r4, r7, lr}
 8000c46:	b083      	sub	sp, #12
 8000c48:	af00      	add	r7, sp, #0
 8000c4a:	4604      	mov	r4, r0
 8000c4c:	4608      	mov	r0, r1
 8000c4e:	4611      	mov	r1, r2
 8000c50:	461a      	mov	r2, r3
 8000c52:	4623      	mov	r3, r4
 8000c54:	80fb      	strh	r3, [r7, #6]
 8000c56:	4603      	mov	r3, r0
 8000c58:	80bb      	strh	r3, [r7, #4]
 8000c5a:	460b      	mov	r3, r1
 8000c5c:	807b      	strh	r3, [r7, #2]
 8000c5e:	4613      	mov	r3, r2
 8000c60:	803b      	strh	r3, [r7, #0]
	if((x >=LCD_WIDTH) || (y >=LCD_HEIGHT)) return;
 8000c62:	4b18      	ldr	r3, [pc, #96]	@ (8000cc4 <ILI9341_DrawHLine+0x80>)
 8000c64:	881b      	ldrh	r3, [r3, #0]
 8000c66:	b29b      	uxth	r3, r3
 8000c68:	88fa      	ldrh	r2, [r7, #6]
 8000c6a:	429a      	cmp	r2, r3
 8000c6c:	d225      	bcs.n	8000cba <ILI9341_DrawHLine+0x76>
 8000c6e:	4b16      	ldr	r3, [pc, #88]	@ (8000cc8 <ILI9341_DrawHLine+0x84>)
 8000c70:	881b      	ldrh	r3, [r3, #0]
 8000c72:	b29b      	uxth	r3, r3
 8000c74:	88ba      	ldrh	r2, [r7, #4]
 8000c76:	429a      	cmp	r2, r3
 8000c78:	d21f      	bcs.n	8000cba <ILI9341_DrawHLine+0x76>

	if((x+width-1)>=LCD_WIDTH)
 8000c7a:	88fa      	ldrh	r2, [r7, #6]
 8000c7c:	887b      	ldrh	r3, [r7, #2]
 8000c7e:	4413      	add	r3, r2
 8000c80:	4a10      	ldr	r2, [pc, #64]	@ (8000cc4 <ILI9341_DrawHLine+0x80>)
 8000c82:	8812      	ldrh	r2, [r2, #0]
 8000c84:	b292      	uxth	r2, r2
 8000c86:	4293      	cmp	r3, r2
 8000c88:	dd05      	ble.n	8000c96 <ILI9341_DrawHLine+0x52>
	{
		width=LCD_WIDTH-x;
 8000c8a:	4b0e      	ldr	r3, [pc, #56]	@ (8000cc4 <ILI9341_DrawHLine+0x80>)
 8000c8c:	881b      	ldrh	r3, [r3, #0]
 8000c8e:	b29a      	uxth	r2, r3
 8000c90:	88fb      	ldrh	r3, [r7, #6]
 8000c92:	1ad3      	subs	r3, r2, r3
 8000c94:	807b      	strh	r3, [r7, #2]
	}

	ILI9341_SetAddress(x, y, x+width-1, y);
 8000c96:	88fa      	ldrh	r2, [r7, #6]
 8000c98:	887b      	ldrh	r3, [r7, #2]
 8000c9a:	4413      	add	r3, r2
 8000c9c:	b29b      	uxth	r3, r3
 8000c9e:	3b01      	subs	r3, #1
 8000ca0:	b29a      	uxth	r2, r3
 8000ca2:	88bb      	ldrh	r3, [r7, #4]
 8000ca4:	88b9      	ldrh	r1, [r7, #4]
 8000ca6:	88f8      	ldrh	r0, [r7, #6]
 8000ca8:	f7ff fc6f 	bl	800058a <ILI9341_SetAddress>
	ILI9341_DrawColorBurst(color, width);
 8000cac:	887a      	ldrh	r2, [r7, #2]
 8000cae:	883b      	ldrh	r3, [r7, #0]
 8000cb0:	4611      	mov	r1, r2
 8000cb2:	4618      	mov	r0, r3
 8000cb4:	f7ff fe40 	bl	8000938 <ILI9341_DrawColorBurst>
 8000cb8:	e000      	b.n	8000cbc <ILI9341_DrawHLine+0x78>
	if((x >=LCD_WIDTH) || (y >=LCD_HEIGHT)) return;
 8000cba:	bf00      	nop
}
 8000cbc:	370c      	adds	r7, #12
 8000cbe:	46bd      	mov	sp, r7
 8000cc0:	bd90      	pop	{r4, r7, pc}
 8000cc2:	bf00      	nop
 8000cc4:	20000002 	.word	0x20000002
 8000cc8:	20000000 	.word	0x20000000

08000ccc <ILI9341_DrawVLine>:

void ILI9341_DrawVLine(uint16_t x, uint16_t y, uint16_t height, uint16_t color)
{
 8000ccc:	b590      	push	{r4, r7, lr}
 8000cce:	b083      	sub	sp, #12
 8000cd0:	af00      	add	r7, sp, #0
 8000cd2:	4604      	mov	r4, r0
 8000cd4:	4608      	mov	r0, r1
 8000cd6:	4611      	mov	r1, r2
 8000cd8:	461a      	mov	r2, r3
 8000cda:	4623      	mov	r3, r4
 8000cdc:	80fb      	strh	r3, [r7, #6]
 8000cde:	4603      	mov	r3, r0
 8000ce0:	80bb      	strh	r3, [r7, #4]
 8000ce2:	460b      	mov	r3, r1
 8000ce4:	807b      	strh	r3, [r7, #2]
 8000ce6:	4613      	mov	r3, r2
 8000ce8:	803b      	strh	r3, [r7, #0]
	if((x >=LCD_WIDTH) || (y >=LCD_HEIGHT)) return;
 8000cea:	4b18      	ldr	r3, [pc, #96]	@ (8000d4c <ILI9341_DrawVLine+0x80>)
 8000cec:	881b      	ldrh	r3, [r3, #0]
 8000cee:	b29b      	uxth	r3, r3
 8000cf0:	88fa      	ldrh	r2, [r7, #6]
 8000cf2:	429a      	cmp	r2, r3
 8000cf4:	d225      	bcs.n	8000d42 <ILI9341_DrawVLine+0x76>
 8000cf6:	4b16      	ldr	r3, [pc, #88]	@ (8000d50 <ILI9341_DrawVLine+0x84>)
 8000cf8:	881b      	ldrh	r3, [r3, #0]
 8000cfa:	b29b      	uxth	r3, r3
 8000cfc:	88ba      	ldrh	r2, [r7, #4]
 8000cfe:	429a      	cmp	r2, r3
 8000d00:	d21f      	bcs.n	8000d42 <ILI9341_DrawVLine+0x76>

	if((y+height-1)>=LCD_HEIGHT)
 8000d02:	88ba      	ldrh	r2, [r7, #4]
 8000d04:	887b      	ldrh	r3, [r7, #2]
 8000d06:	4413      	add	r3, r2
 8000d08:	4a11      	ldr	r2, [pc, #68]	@ (8000d50 <ILI9341_DrawVLine+0x84>)
 8000d0a:	8812      	ldrh	r2, [r2, #0]
 8000d0c:	b292      	uxth	r2, r2
 8000d0e:	4293      	cmp	r3, r2
 8000d10:	dd05      	ble.n	8000d1e <ILI9341_DrawVLine+0x52>
	{
		height=LCD_HEIGHT-y;
 8000d12:	4b0f      	ldr	r3, [pc, #60]	@ (8000d50 <ILI9341_DrawVLine+0x84>)
 8000d14:	881b      	ldrh	r3, [r3, #0]
 8000d16:	b29a      	uxth	r2, r3
 8000d18:	88bb      	ldrh	r3, [r7, #4]
 8000d1a:	1ad3      	subs	r3, r2, r3
 8000d1c:	807b      	strh	r3, [r7, #2]
	}

	ILI9341_SetAddress(x, y, x, y+height-1);
 8000d1e:	88ba      	ldrh	r2, [r7, #4]
 8000d20:	887b      	ldrh	r3, [r7, #2]
 8000d22:	4413      	add	r3, r2
 8000d24:	b29b      	uxth	r3, r3
 8000d26:	3b01      	subs	r3, #1
 8000d28:	b29b      	uxth	r3, r3
 8000d2a:	88fa      	ldrh	r2, [r7, #6]
 8000d2c:	88b9      	ldrh	r1, [r7, #4]
 8000d2e:	88f8      	ldrh	r0, [r7, #6]
 8000d30:	f7ff fc2b 	bl	800058a <ILI9341_SetAddress>
	ILI9341_DrawColorBurst(color, height);
 8000d34:	887a      	ldrh	r2, [r7, #2]
 8000d36:	883b      	ldrh	r3, [r7, #0]
 8000d38:	4611      	mov	r1, r2
 8000d3a:	4618      	mov	r0, r3
 8000d3c:	f7ff fdfc 	bl	8000938 <ILI9341_DrawColorBurst>
 8000d40:	e000      	b.n	8000d44 <ILI9341_DrawVLine+0x78>
	if((x >=LCD_WIDTH) || (y >=LCD_HEIGHT)) return;
 8000d42:	bf00      	nop
}
 8000d44:	370c      	adds	r7, #12
 8000d46:	46bd      	mov	sp, r7
 8000d48:	bd90      	pop	{r4, r7, pc}
 8000d4a:	bf00      	nop
 8000d4c:	20000002 	.word	0x20000002
 8000d50:	20000000 	.word	0x20000000

08000d54 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000d54:	b580      	push	{r7, lr}
 8000d56:	b082      	sub	sp, #8
 8000d58:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000d5a:	4b14      	ldr	r3, [pc, #80]	@ (8000dac <MX_DMA_Init+0x58>)
 8000d5c:	695b      	ldr	r3, [r3, #20]
 8000d5e:	4a13      	ldr	r2, [pc, #76]	@ (8000dac <MX_DMA_Init+0x58>)
 8000d60:	f043 0301 	orr.w	r3, r3, #1
 8000d64:	6153      	str	r3, [r2, #20]
 8000d66:	4b11      	ldr	r3, [pc, #68]	@ (8000dac <MX_DMA_Init+0x58>)
 8000d68:	695b      	ldr	r3, [r3, #20]
 8000d6a:	f003 0301 	and.w	r3, r3, #1
 8000d6e:	607b      	str	r3, [r7, #4]
 8000d70:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8000d72:	2200      	movs	r2, #0
 8000d74:	2100      	movs	r1, #0
 8000d76:	200c      	movs	r0, #12
 8000d78:	f000 fe41 	bl	80019fe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8000d7c:	200c      	movs	r0, #12
 8000d7e:	f000 fe5a 	bl	8001a36 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8000d82:	2200      	movs	r2, #0
 8000d84:	2100      	movs	r1, #0
 8000d86:	200d      	movs	r0, #13
 8000d88:	f000 fe39 	bl	80019fe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8000d8c:	200d      	movs	r0, #13
 8000d8e:	f000 fe52 	bl	8001a36 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8000d92:	2200      	movs	r2, #0
 8000d94:	2100      	movs	r1, #0
 8000d96:	200f      	movs	r0, #15
 8000d98:	f000 fe31 	bl	80019fe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8000d9c:	200f      	movs	r0, #15
 8000d9e:	f000 fe4a 	bl	8001a36 <HAL_NVIC_EnableIRQ>

}
 8000da2:	bf00      	nop
 8000da4:	3708      	adds	r7, #8
 8000da6:	46bd      	mov	sp, r7
 8000da8:	bd80      	pop	{r7, pc}
 8000daa:	bf00      	nop
 8000dac:	40021000 	.word	0x40021000

08000db0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000db0:	b580      	push	{r7, lr}
 8000db2:	b088      	sub	sp, #32
 8000db4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000db6:	f107 030c 	add.w	r3, r7, #12
 8000dba:	2200      	movs	r2, #0
 8000dbc:	601a      	str	r2, [r3, #0]
 8000dbe:	605a      	str	r2, [r3, #4]
 8000dc0:	609a      	str	r2, [r3, #8]
 8000dc2:	60da      	str	r2, [r3, #12]
 8000dc4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000dc6:	4b28      	ldr	r3, [pc, #160]	@ (8000e68 <MX_GPIO_Init+0xb8>)
 8000dc8:	695b      	ldr	r3, [r3, #20]
 8000dca:	4a27      	ldr	r2, [pc, #156]	@ (8000e68 <MX_GPIO_Init+0xb8>)
 8000dcc:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000dd0:	6153      	str	r3, [r2, #20]
 8000dd2:	4b25      	ldr	r3, [pc, #148]	@ (8000e68 <MX_GPIO_Init+0xb8>)
 8000dd4:	695b      	ldr	r3, [r3, #20]
 8000dd6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000dda:	60bb      	str	r3, [r7, #8]
 8000ddc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dde:	4b22      	ldr	r3, [pc, #136]	@ (8000e68 <MX_GPIO_Init+0xb8>)
 8000de0:	695b      	ldr	r3, [r3, #20]
 8000de2:	4a21      	ldr	r2, [pc, #132]	@ (8000e68 <MX_GPIO_Init+0xb8>)
 8000de4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000de8:	6153      	str	r3, [r2, #20]
 8000dea:	4b1f      	ldr	r3, [pc, #124]	@ (8000e68 <MX_GPIO_Init+0xb8>)
 8000dec:	695b      	ldr	r3, [r3, #20]
 8000dee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000df2:	607b      	str	r3, [r7, #4]
 8000df4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000df6:	4b1c      	ldr	r3, [pc, #112]	@ (8000e68 <MX_GPIO_Init+0xb8>)
 8000df8:	695b      	ldr	r3, [r3, #20]
 8000dfa:	4a1b      	ldr	r2, [pc, #108]	@ (8000e68 <MX_GPIO_Init+0xb8>)
 8000dfc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000e00:	6153      	str	r3, [r2, #20]
 8000e02:	4b19      	ldr	r3, [pc, #100]	@ (8000e68 <MX_GPIO_Init+0xb8>)
 8000e04:	695b      	ldr	r3, [r3, #20]
 8000e06:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000e0a:	603b      	str	r3, [r7, #0]
 8000e0c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 8000e0e:	2201      	movs	r2, #1
 8000e10:	2140      	movs	r1, #64	@ 0x40
 8000e12:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000e16:	f001 f949 	bl	80020ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DISP_DC_Pin|DISP_RESET_Pin|DISP_CS_Pin, GPIO_PIN_RESET);
 8000e1a:	2200      	movs	r2, #0
 8000e1c:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
 8000e20:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000e24:	f001 f942 	bl	80020ac <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED_Pin DISP_DC_Pin DISP_RESET_Pin DISP_CS_Pin */
  GPIO_InitStruct.Pin = LED_Pin|DISP_DC_Pin|DISP_RESET_Pin|DISP_CS_Pin;
 8000e28:	f44f 63e8 	mov.w	r3, #1856	@ 0x740
 8000e2c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e2e:	2301      	movs	r3, #1
 8000e30:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e32:	2300      	movs	r3, #0
 8000e34:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e36:	2300      	movs	r3, #0
 8000e38:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e3a:	f107 030c 	add.w	r3, r7, #12
 8000e3e:	4619      	mov	r1, r3
 8000e40:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000e44:	f000 ffa8 	bl	8001d98 <HAL_GPIO_Init>

  /*Configure GPIO pin : BTN_Pin */
  GPIO_InitStruct.Pin = BTN_Pin;
 8000e48:	2302      	movs	r3, #2
 8000e4a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e4c:	2300      	movs	r3, #0
 8000e4e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000e50:	2301      	movs	r3, #1
 8000e52:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BTN_GPIO_Port, &GPIO_InitStruct);
 8000e54:	f107 030c 	add.w	r3, r7, #12
 8000e58:	4619      	mov	r1, r3
 8000e5a:	4804      	ldr	r0, [pc, #16]	@ (8000e6c <MX_GPIO_Init+0xbc>)
 8000e5c:	f000 ff9c 	bl	8001d98 <HAL_GPIO_Init>

}
 8000e60:	bf00      	nop
 8000e62:	3720      	adds	r7, #32
 8000e64:	46bd      	mov	sp, r7
 8000e66:	bd80      	pop	{r7, pc}
 8000e68:	40021000 	.word	0x40021000
 8000e6c:	48000400 	.word	0x48000400

08000e70 <MX_I2C1_Init>:
DMA_HandleTypeDef hdma_i2c1_rx;
DMA_HandleTypeDef hdma_i2c1_tx;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000e70:	b580      	push	{r7, lr}
 8000e72:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000e74:	4b1b      	ldr	r3, [pc, #108]	@ (8000ee4 <MX_I2C1_Init+0x74>)
 8000e76:	4a1c      	ldr	r2, [pc, #112]	@ (8000ee8 <MX_I2C1_Init+0x78>)
 8000e78:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00201D2B;
 8000e7a:	4b1a      	ldr	r3, [pc, #104]	@ (8000ee4 <MX_I2C1_Init+0x74>)
 8000e7c:	4a1b      	ldr	r2, [pc, #108]	@ (8000eec <MX_I2C1_Init+0x7c>)
 8000e7e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000e80:	4b18      	ldr	r3, [pc, #96]	@ (8000ee4 <MX_I2C1_Init+0x74>)
 8000e82:	2200      	movs	r2, #0
 8000e84:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000e86:	4b17      	ldr	r3, [pc, #92]	@ (8000ee4 <MX_I2C1_Init+0x74>)
 8000e88:	2201      	movs	r2, #1
 8000e8a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000e8c:	4b15      	ldr	r3, [pc, #84]	@ (8000ee4 <MX_I2C1_Init+0x74>)
 8000e8e:	2200      	movs	r2, #0
 8000e90:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000e92:	4b14      	ldr	r3, [pc, #80]	@ (8000ee4 <MX_I2C1_Init+0x74>)
 8000e94:	2200      	movs	r2, #0
 8000e96:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000e98:	4b12      	ldr	r3, [pc, #72]	@ (8000ee4 <MX_I2C1_Init+0x74>)
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000e9e:	4b11      	ldr	r3, [pc, #68]	@ (8000ee4 <MX_I2C1_Init+0x74>)
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000ea4:	4b0f      	ldr	r3, [pc, #60]	@ (8000ee4 <MX_I2C1_Init+0x74>)
 8000ea6:	2200      	movs	r2, #0
 8000ea8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000eaa:	480e      	ldr	r0, [pc, #56]	@ (8000ee4 <MX_I2C1_Init+0x74>)
 8000eac:	f001 f916 	bl	80020dc <HAL_I2C_Init>
 8000eb0:	4603      	mov	r3, r0
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	d001      	beq.n	8000eba <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000eb6:	f000 f9db 	bl	8001270 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000eba:	2100      	movs	r1, #0
 8000ebc:	4809      	ldr	r0, [pc, #36]	@ (8000ee4 <MX_I2C1_Init+0x74>)
 8000ebe:	f001 f9a8 	bl	8002212 <HAL_I2CEx_ConfigAnalogFilter>
 8000ec2:	4603      	mov	r3, r0
 8000ec4:	2b00      	cmp	r3, #0
 8000ec6:	d001      	beq.n	8000ecc <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000ec8:	f000 f9d2 	bl	8001270 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000ecc:	2100      	movs	r1, #0
 8000ece:	4805      	ldr	r0, [pc, #20]	@ (8000ee4 <MX_I2C1_Init+0x74>)
 8000ed0:	f001 f9ea 	bl	80022a8 <HAL_I2CEx_ConfigDigitalFilter>
 8000ed4:	4603      	mov	r3, r0
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d001      	beq.n	8000ede <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000eda:	f000 f9c9 	bl	8001270 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000ede:	bf00      	nop
 8000ee0:	bd80      	pop	{r7, pc}
 8000ee2:	bf00      	nop
 8000ee4:	20000030 	.word	0x20000030
 8000ee8:	40005400 	.word	0x40005400
 8000eec:	00201d2b 	.word	0x00201d2b

08000ef0 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	b08a      	sub	sp, #40	@ 0x28
 8000ef4:	af00      	add	r7, sp, #0
 8000ef6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ef8:	f107 0314 	add.w	r3, r7, #20
 8000efc:	2200      	movs	r2, #0
 8000efe:	601a      	str	r2, [r3, #0]
 8000f00:	605a      	str	r2, [r3, #4]
 8000f02:	609a      	str	r2, [r3, #8]
 8000f04:	60da      	str	r2, [r3, #12]
 8000f06:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	681b      	ldr	r3, [r3, #0]
 8000f0c:	4a43      	ldr	r2, [pc, #268]	@ (800101c <HAL_I2C_MspInit+0x12c>)
 8000f0e:	4293      	cmp	r3, r2
 8000f10:	d17f      	bne.n	8001012 <HAL_I2C_MspInit+0x122>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f12:	4b43      	ldr	r3, [pc, #268]	@ (8001020 <HAL_I2C_MspInit+0x130>)
 8000f14:	695b      	ldr	r3, [r3, #20]
 8000f16:	4a42      	ldr	r2, [pc, #264]	@ (8001020 <HAL_I2C_MspInit+0x130>)
 8000f18:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000f1c:	6153      	str	r3, [r2, #20]
 8000f1e:	4b40      	ldr	r3, [pc, #256]	@ (8001020 <HAL_I2C_MspInit+0x130>)
 8000f20:	695b      	ldr	r3, [r3, #20]
 8000f22:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000f26:	613b      	str	r3, [r7, #16]
 8000f28:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000f2a:	23c0      	movs	r3, #192	@ 0xc0
 8000f2c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000f2e:	2312      	movs	r3, #18
 8000f30:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f32:	2300      	movs	r3, #0
 8000f34:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000f36:	2303      	movs	r3, #3
 8000f38:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000f3a:	2304      	movs	r3, #4
 8000f3c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f3e:	f107 0314 	add.w	r3, r7, #20
 8000f42:	4619      	mov	r1, r3
 8000f44:	4837      	ldr	r0, [pc, #220]	@ (8001024 <HAL_I2C_MspInit+0x134>)
 8000f46:	f000 ff27 	bl	8001d98 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000f4a:	4b35      	ldr	r3, [pc, #212]	@ (8001020 <HAL_I2C_MspInit+0x130>)
 8000f4c:	69db      	ldr	r3, [r3, #28]
 8000f4e:	4a34      	ldr	r2, [pc, #208]	@ (8001020 <HAL_I2C_MspInit+0x130>)
 8000f50:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000f54:	61d3      	str	r3, [r2, #28]
 8000f56:	4b32      	ldr	r3, [pc, #200]	@ (8001020 <HAL_I2C_MspInit+0x130>)
 8000f58:	69db      	ldr	r3, [r3, #28]
 8000f5a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000f5e:	60fb      	str	r3, [r7, #12]
 8000f60:	68fb      	ldr	r3, [r7, #12]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Channel5;
 8000f62:	4b31      	ldr	r3, [pc, #196]	@ (8001028 <HAL_I2C_MspInit+0x138>)
 8000f64:	4a31      	ldr	r2, [pc, #196]	@ (800102c <HAL_I2C_MspInit+0x13c>)
 8000f66:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000f68:	4b2f      	ldr	r3, [pc, #188]	@ (8001028 <HAL_I2C_MspInit+0x138>)
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000f6e:	4b2e      	ldr	r3, [pc, #184]	@ (8001028 <HAL_I2C_MspInit+0x138>)
 8000f70:	2200      	movs	r2, #0
 8000f72:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000f74:	4b2c      	ldr	r3, [pc, #176]	@ (8001028 <HAL_I2C_MspInit+0x138>)
 8000f76:	2280      	movs	r2, #128	@ 0x80
 8000f78:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000f7a:	4b2b      	ldr	r3, [pc, #172]	@ (8001028 <HAL_I2C_MspInit+0x138>)
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000f80:	4b29      	ldr	r3, [pc, #164]	@ (8001028 <HAL_I2C_MspInit+0x138>)
 8000f82:	2200      	movs	r2, #0
 8000f84:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 8000f86:	4b28      	ldr	r3, [pc, #160]	@ (8001028 <HAL_I2C_MspInit+0x138>)
 8000f88:	2200      	movs	r2, #0
 8000f8a:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000f8c:	4b26      	ldr	r3, [pc, #152]	@ (8001028 <HAL_I2C_MspInit+0x138>)
 8000f8e:	2200      	movs	r2, #0
 8000f90:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8000f92:	4825      	ldr	r0, [pc, #148]	@ (8001028 <HAL_I2C_MspInit+0x138>)
 8000f94:	f000 fd69 	bl	8001a6a <HAL_DMA_Init>
 8000f98:	4603      	mov	r3, r0
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d001      	beq.n	8000fa2 <HAL_I2C_MspInit+0xb2>
    {
      Error_Handler();
 8000f9e:	f000 f967 	bl	8001270 <Error_Handler>
    }

    __HAL_DMA_REMAP_CHANNEL_ENABLE(HAL_REMAPDMA_I2C1_RX_DMA1_CH5);
 8000fa2:	4b23      	ldr	r3, [pc, #140]	@ (8001030 <HAL_I2C_MspInit+0x140>)
 8000fa4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8000fa6:	4a22      	ldr	r2, [pc, #136]	@ (8001030 <HAL_I2C_MspInit+0x140>)
 8000fa8:	f043 0320 	orr.w	r3, r3, #32
 8000fac:	6513      	str	r3, [r2, #80]	@ 0x50

    __HAL_LINKDMA(i2cHandle,hdmarx,hdma_i2c1_rx);
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	4a1d      	ldr	r2, [pc, #116]	@ (8001028 <HAL_I2C_MspInit+0x138>)
 8000fb2:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000fb4:	4a1c      	ldr	r2, [pc, #112]	@ (8001028 <HAL_I2C_MspInit+0x138>)
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	6253      	str	r3, [r2, #36]	@ 0x24

    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Channel2;
 8000fba:	4b1e      	ldr	r3, [pc, #120]	@ (8001034 <HAL_I2C_MspInit+0x144>)
 8000fbc:	4a1e      	ldr	r2, [pc, #120]	@ (8001038 <HAL_I2C_MspInit+0x148>)
 8000fbe:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000fc0:	4b1c      	ldr	r3, [pc, #112]	@ (8001034 <HAL_I2C_MspInit+0x144>)
 8000fc2:	2210      	movs	r2, #16
 8000fc4:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000fc6:	4b1b      	ldr	r3, [pc, #108]	@ (8001034 <HAL_I2C_MspInit+0x144>)
 8000fc8:	2200      	movs	r2, #0
 8000fca:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000fcc:	4b19      	ldr	r3, [pc, #100]	@ (8001034 <HAL_I2C_MspInit+0x144>)
 8000fce:	2280      	movs	r2, #128	@ 0x80
 8000fd0:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000fd2:	4b18      	ldr	r3, [pc, #96]	@ (8001034 <HAL_I2C_MspInit+0x144>)
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000fd8:	4b16      	ldr	r3, [pc, #88]	@ (8001034 <HAL_I2C_MspInit+0x144>)
 8000fda:	2200      	movs	r2, #0
 8000fdc:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 8000fde:	4b15      	ldr	r3, [pc, #84]	@ (8001034 <HAL_I2C_MspInit+0x144>)
 8000fe0:	2200      	movs	r2, #0
 8000fe2:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000fe4:	4b13      	ldr	r3, [pc, #76]	@ (8001034 <HAL_I2C_MspInit+0x144>)
 8000fe6:	2200      	movs	r2, #0
 8000fe8:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8000fea:	4812      	ldr	r0, [pc, #72]	@ (8001034 <HAL_I2C_MspInit+0x144>)
 8000fec:	f000 fd3d 	bl	8001a6a <HAL_DMA_Init>
 8000ff0:	4603      	mov	r3, r0
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	d001      	beq.n	8000ffa <HAL_I2C_MspInit+0x10a>
    {
      Error_Handler();
 8000ff6:	f000 f93b 	bl	8001270 <Error_Handler>
    }

    __HAL_DMA_REMAP_CHANNEL_ENABLE(HAL_REMAPDMA_I2C1_TX_DMA1_CH2);
 8000ffa:	4b0d      	ldr	r3, [pc, #52]	@ (8001030 <HAL_I2C_MspInit+0x140>)
 8000ffc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8000ffe:	4a0c      	ldr	r2, [pc, #48]	@ (8001030 <HAL_I2C_MspInit+0x140>)
 8001000:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001004:	6513      	str	r3, [r2, #80]	@ 0x50

    __HAL_LINKDMA(i2cHandle,hdmatx,hdma_i2c1_tx);
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	4a0a      	ldr	r2, [pc, #40]	@ (8001034 <HAL_I2C_MspInit+0x144>)
 800100a:	639a      	str	r2, [r3, #56]	@ 0x38
 800100c:	4a09      	ldr	r2, [pc, #36]	@ (8001034 <HAL_I2C_MspInit+0x144>)
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	6253      	str	r3, [r2, #36]	@ 0x24

  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001012:	bf00      	nop
 8001014:	3728      	adds	r7, #40	@ 0x28
 8001016:	46bd      	mov	sp, r7
 8001018:	bd80      	pop	{r7, pc}
 800101a:	bf00      	nop
 800101c:	40005400 	.word	0x40005400
 8001020:	40021000 	.word	0x40021000
 8001024:	48000400 	.word	0x48000400
 8001028:	20000084 	.word	0x20000084
 800102c:	40020058 	.word	0x40020058
 8001030:	40010000 	.word	0x40010000
 8001034:	200000c8 	.word	0x200000c8
 8001038:	4002001c 	.word	0x4002001c

0800103c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800103c:	b580      	push	{r7, lr}
 800103e:	b082      	sub	sp, #8
 8001040:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001042:	f000 fb77 	bl	8001734 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001046:	f000 f8c1 	bl	80011cc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800104a:	f7ff feb1 	bl	8000db0 <MX_GPIO_Init>
  MX_DMA_Init();
 800104e:	f7ff fe81 	bl	8000d54 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8001052:	f000 fad1 	bl	80015f8 <MX_USART2_UART_Init>
  MX_SPI1_Init();
 8001056:	f000 f911 	bl	800127c <MX_SPI1_Init>
  MX_I2C1_Init();
 800105a:	f7ff ff09 	bl	8000e70 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  HAL_Delay(10);
 800105e:	200a      	movs	r0, #10
 8001060:	f000 fbce 	bl	8001800 <HAL_Delay>
  ILI9341_Init();
 8001064:	f7ff fb0a 	bl	800067c <ILI9341_Init>
  HAL_Delay(50);
 8001068:	2032      	movs	r0, #50	@ 0x32
 800106a:	f000 fbc9 	bl	8001800 <HAL_Delay>

  ILI9341_FillScreen(BLACK); //fill whole screen with black color
 800106e:	2000      	movs	r0, #0
 8001070:	f7ff fd00 	bl	8000a74 <ILI9341_FillScreen>


  //test printout
  ILI9341_DrawRectangle(0, 0, 320, 30, BLUE);
 8001074:	231f      	movs	r3, #31
 8001076:	9300      	str	r3, [sp, #0]
 8001078:	231e      	movs	r3, #30
 800107a:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 800107e:	2100      	movs	r1, #0
 8001080:	2000      	movs	r0, #0
 8001082:	f7ff fd83 	bl	8000b8c <ILI9341_DrawRectangle>
  ILI9341_DrawText("WEATHER STATION", FONT4, 60, 8, WHITE, BLUE);
 8001086:	231f      	movs	r3, #31
 8001088:	9301      	str	r3, [sp, #4]
 800108a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800108e:	9300      	str	r3, [sp, #0]
 8001090:	2308      	movs	r3, #8
 8001092:	223c      	movs	r2, #60	@ 0x3c
 8001094:	4945      	ldr	r1, [pc, #276]	@ (80011ac <main+0x170>)
 8001096:	4846      	ldr	r0, [pc, #280]	@ (80011b0 <main+0x174>)
 8001098:	f7ff f98f 	bl	80003ba <ILI9341_DrawText>

    ILI9341_DrawHollowRectangleCoord(10, 40, 310, 75, WHITE);
 800109c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80010a0:	9300      	str	r3, [sp, #0]
 80010a2:	234b      	movs	r3, #75	@ 0x4b
 80010a4:	f44f 729b 	mov.w	r2, #310	@ 0x136
 80010a8:	2128      	movs	r1, #40	@ 0x28
 80010aa:	200a      	movs	r0, #10
 80010ac:	f7ff f88c 	bl	80001c8 <ILI9341_DrawHollowRectangleCoord>
  	ILI9341_DrawText("Temperature:        *C", FONT4, 50, 50, WHITE, BLACK);
 80010b0:	2300      	movs	r3, #0
 80010b2:	9301      	str	r3, [sp, #4]
 80010b4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80010b8:	9300      	str	r3, [sp, #0]
 80010ba:	2332      	movs	r3, #50	@ 0x32
 80010bc:	2232      	movs	r2, #50	@ 0x32
 80010be:	493b      	ldr	r1, [pc, #236]	@ (80011ac <main+0x170>)
 80010c0:	483c      	ldr	r0, [pc, #240]	@ (80011b4 <main+0x178>)
 80010c2:	f7ff f97a 	bl	80003ba <ILI9341_DrawText>
  	digit_to_ascii_XX_X(temperature, string_buf);
 80010c6:	4b3c      	ldr	r3, [pc, #240]	@ (80011b8 <main+0x17c>)
 80010c8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80010cc:	b29b      	uxth	r3, r3
 80010ce:	493b      	ldr	r1, [pc, #236]	@ (80011bc <main+0x180>)
 80010d0:	4618      	mov	r0, r3
 80010d2:	f000 fa47 	bl	8001564 <digit_to_ascii_XX_X>
  	ILI9341_DrawText(string_buf, FONT4, 190, 50, WHITE, BLACK);
 80010d6:	2300      	movs	r3, #0
 80010d8:	9301      	str	r3, [sp, #4]
 80010da:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80010de:	9300      	str	r3, [sp, #0]
 80010e0:	2332      	movs	r3, #50	@ 0x32
 80010e2:	22be      	movs	r2, #190	@ 0xbe
 80010e4:	4931      	ldr	r1, [pc, #196]	@ (80011ac <main+0x170>)
 80010e6:	4835      	ldr	r0, [pc, #212]	@ (80011bc <main+0x180>)
 80010e8:	f7ff f967 	bl	80003ba <ILI9341_DrawText>

  	ILI9341_DrawHollowRectangleCoord(10, 85, 310, 120, WHITE);
 80010ec:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80010f0:	9300      	str	r3, [sp, #0]
 80010f2:	2378      	movs	r3, #120	@ 0x78
 80010f4:	f44f 729b 	mov.w	r2, #310	@ 0x136
 80010f8:	2155      	movs	r1, #85	@ 0x55
 80010fa:	200a      	movs	r0, #10
 80010fc:	f7ff f864 	bl	80001c8 <ILI9341_DrawHollowRectangleCoord>
  	ILI9341_DrawText("Pressure:           kPa", FONT4, 50, 95, WHITE, BLACK);
 8001100:	2300      	movs	r3, #0
 8001102:	9301      	str	r3, [sp, #4]
 8001104:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001108:	9300      	str	r3, [sp, #0]
 800110a:	235f      	movs	r3, #95	@ 0x5f
 800110c:	2232      	movs	r2, #50	@ 0x32
 800110e:	4927      	ldr	r1, [pc, #156]	@ (80011ac <main+0x170>)
 8001110:	482b      	ldr	r0, [pc, #172]	@ (80011c0 <main+0x184>)
 8001112:	f7ff f952 	bl	80003ba <ILI9341_DrawText>
  	digit3_to_ascii(pressure, string_buf);
 8001116:	4b2b      	ldr	r3, [pc, #172]	@ (80011c4 <main+0x188>)
 8001118:	f9b3 3000 	ldrsh.w	r3, [r3]
 800111c:	b29b      	uxth	r3, r3
 800111e:	4927      	ldr	r1, [pc, #156]	@ (80011bc <main+0x180>)
 8001120:	4618      	mov	r0, r3
 8001122:	f000 f9d9 	bl	80014d8 <digit3_to_ascii>
  	ILI9341_DrawText(string_buf, FONT4, 190, 95, WHITE, BLACK);
 8001126:	2300      	movs	r3, #0
 8001128:	9301      	str	r3, [sp, #4]
 800112a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800112e:	9300      	str	r3, [sp, #0]
 8001130:	235f      	movs	r3, #95	@ 0x5f
 8001132:	22be      	movs	r2, #190	@ 0xbe
 8001134:	491d      	ldr	r1, [pc, #116]	@ (80011ac <main+0x170>)
 8001136:	4821      	ldr	r0, [pc, #132]	@ (80011bc <main+0x180>)
 8001138:	f7ff f93f 	bl	80003ba <ILI9341_DrawText>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if (HAL_GPIO_ReadPin(BTN_GPIO_Port, BTN_Pin) == 0) {
 800113c:	2102      	movs	r1, #2
 800113e:	4822      	ldr	r0, [pc, #136]	@ (80011c8 <main+0x18c>)
 8001140:	f000 ff9c 	bl	800207c <HAL_GPIO_ReadPin>
 8001144:	4603      	mov	r3, r0
 8001146:	2b00      	cmp	r3, #0
 8001148:	d11b      	bne.n	8001182 <main+0x146>
		  pressure++;
 800114a:	4b1e      	ldr	r3, [pc, #120]	@ (80011c4 <main+0x188>)
 800114c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001150:	b29b      	uxth	r3, r3
 8001152:	3301      	adds	r3, #1
 8001154:	b29b      	uxth	r3, r3
 8001156:	b21a      	sxth	r2, r3
 8001158:	4b1a      	ldr	r3, [pc, #104]	@ (80011c4 <main+0x188>)
 800115a:	801a      	strh	r2, [r3, #0]
		  digit3_to_ascii(pressure, string_buf);
 800115c:	4b19      	ldr	r3, [pc, #100]	@ (80011c4 <main+0x188>)
 800115e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001162:	b29b      	uxth	r3, r3
 8001164:	4915      	ldr	r1, [pc, #84]	@ (80011bc <main+0x180>)
 8001166:	4618      	mov	r0, r3
 8001168:	f000 f9b6 	bl	80014d8 <digit3_to_ascii>
		  ILI9341_DrawText(string_buf, FONT4, 190, 95, WHITE, BLACK);
 800116c:	2300      	movs	r3, #0
 800116e:	9301      	str	r3, [sp, #4]
 8001170:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001174:	9300      	str	r3, [sp, #0]
 8001176:	235f      	movs	r3, #95	@ 0x5f
 8001178:	22be      	movs	r2, #190	@ 0xbe
 800117a:	490c      	ldr	r1, [pc, #48]	@ (80011ac <main+0x170>)
 800117c:	480f      	ldr	r0, [pc, #60]	@ (80011bc <main+0x180>)
 800117e:	f7ff f91c 	bl	80003ba <ILI9341_DrawText>

	  }

	  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8001182:	2200      	movs	r2, #0
 8001184:	2140      	movs	r1, #64	@ 0x40
 8001186:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800118a:	f000 ff8f 	bl	80020ac <HAL_GPIO_WritePin>
	  HAL_Delay(1000);
 800118e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001192:	f000 fb35 	bl	8001800 <HAL_Delay>
	  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 8001196:	2201      	movs	r2, #1
 8001198:	2140      	movs	r1, #64	@ 0x40
 800119a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800119e:	f000 ff85 	bl	80020ac <HAL_GPIO_WritePin>
	  HAL_Delay(1000);
 80011a2:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80011a6:	f000 fb2b 	bl	8001800 <HAL_Delay>
	  if (HAL_GPIO_ReadPin(BTN_GPIO_Port, BTN_Pin) == 0) {
 80011aa:	e7c7      	b.n	800113c <main+0x100>
 80011ac:	08004bbc 	.word	0x08004bbc
 80011b0:	08004b7c 	.word	0x08004b7c
 80011b4:	08004b8c 	.word	0x08004b8c
 80011b8:	20000004 	.word	0x20000004
 80011bc:	2000010c 	.word	0x2000010c
 80011c0:	08004ba4 	.word	0x08004ba4
 80011c4:	20000006 	.word	0x20000006
 80011c8:	48000400 	.word	0x48000400

080011cc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b096      	sub	sp, #88	@ 0x58
 80011d0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011d2:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80011d6:	2228      	movs	r2, #40	@ 0x28
 80011d8:	2100      	movs	r1, #0
 80011da:	4618      	mov	r0, r3
 80011dc:	f003 fc95 	bl	8004b0a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011e0:	f107 031c 	add.w	r3, r7, #28
 80011e4:	2200      	movs	r2, #0
 80011e6:	601a      	str	r2, [r3, #0]
 80011e8:	605a      	str	r2, [r3, #4]
 80011ea:	609a      	str	r2, [r3, #8]
 80011ec:	60da      	str	r2, [r3, #12]
 80011ee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80011f0:	1d3b      	adds	r3, r7, #4
 80011f2:	2200      	movs	r2, #0
 80011f4:	601a      	str	r2, [r3, #0]
 80011f6:	605a      	str	r2, [r3, #4]
 80011f8:	609a      	str	r2, [r3, #8]
 80011fa:	60da      	str	r2, [r3, #12]
 80011fc:	611a      	str	r2, [r3, #16]
 80011fe:	615a      	str	r2, [r3, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001200:	2302      	movs	r3, #2
 8001202:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001204:	2301      	movs	r3, #1
 8001206:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001208:	2310      	movs	r3, #16
 800120a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800120c:	2300      	movs	r3, #0
 800120e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001210:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001214:	4618      	mov	r0, r3
 8001216:	f001 f893 	bl	8002340 <HAL_RCC_OscConfig>
 800121a:	4603      	mov	r3, r0
 800121c:	2b00      	cmp	r3, #0
 800121e:	d001      	beq.n	8001224 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8001220:	f000 f826 	bl	8001270 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001224:	230f      	movs	r3, #15
 8001226:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001228:	2300      	movs	r3, #0
 800122a:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800122c:	2300      	movs	r3, #0
 800122e:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001230:	2300      	movs	r3, #0
 8001232:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001234:	2300      	movs	r3, #0
 8001236:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001238:	f107 031c 	add.w	r3, r7, #28
 800123c:	2100      	movs	r1, #0
 800123e:	4618      	mov	r0, r3
 8001240:	f002 f88c 	bl	800335c <HAL_RCC_ClockConfig>
 8001244:	4603      	mov	r3, r0
 8001246:	2b00      	cmp	r3, #0
 8001248:	d001      	beq.n	800124e <SystemClock_Config+0x82>
  {
    Error_Handler();
 800124a:	f000 f811 	bl	8001270 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800124e:	2320      	movs	r3, #32
 8001250:	607b      	str	r3, [r7, #4]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8001252:	2300      	movs	r3, #0
 8001254:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001256:	1d3b      	adds	r3, r7, #4
 8001258:	4618      	mov	r0, r3
 800125a:	f002 fa91 	bl	8003780 <HAL_RCCEx_PeriphCLKConfig>
 800125e:	4603      	mov	r3, r0
 8001260:	2b00      	cmp	r3, #0
 8001262:	d001      	beq.n	8001268 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8001264:	f000 f804 	bl	8001270 <Error_Handler>
  }
}
 8001268:	bf00      	nop
 800126a:	3758      	adds	r7, #88	@ 0x58
 800126c:	46bd      	mov	sp, r7
 800126e:	bd80      	pop	{r7, pc}

08001270 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001270:	b480      	push	{r7}
 8001272:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001274:	b672      	cpsid	i
}
 8001276:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001278:	bf00      	nop
 800127a:	e7fd      	b.n	8001278 <Error_Handler+0x8>

0800127c <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
DMA_HandleTypeDef hdma_spi1_tx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 800127c:	b580      	push	{r7, lr}
 800127e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8001280:	4b1b      	ldr	r3, [pc, #108]	@ (80012f0 <MX_SPI1_Init+0x74>)
 8001282:	4a1c      	ldr	r2, [pc, #112]	@ (80012f4 <MX_SPI1_Init+0x78>)
 8001284:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001286:	4b1a      	ldr	r3, [pc, #104]	@ (80012f0 <MX_SPI1_Init+0x74>)
 8001288:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800128c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800128e:	4b18      	ldr	r3, [pc, #96]	@ (80012f0 <MX_SPI1_Init+0x74>)
 8001290:	2200      	movs	r2, #0
 8001292:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001294:	4b16      	ldr	r3, [pc, #88]	@ (80012f0 <MX_SPI1_Init+0x74>)
 8001296:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800129a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800129c:	4b14      	ldr	r3, [pc, #80]	@ (80012f0 <MX_SPI1_Init+0x74>)
 800129e:	2200      	movs	r2, #0
 80012a0:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80012a2:	4b13      	ldr	r3, [pc, #76]	@ (80012f0 <MX_SPI1_Init+0x74>)
 80012a4:	2200      	movs	r2, #0
 80012a6:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80012a8:	4b11      	ldr	r3, [pc, #68]	@ (80012f0 <MX_SPI1_Init+0x74>)
 80012aa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80012ae:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80012b0:	4b0f      	ldr	r3, [pc, #60]	@ (80012f0 <MX_SPI1_Init+0x74>)
 80012b2:	2200      	movs	r2, #0
 80012b4:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80012b6:	4b0e      	ldr	r3, [pc, #56]	@ (80012f0 <MX_SPI1_Init+0x74>)
 80012b8:	2200      	movs	r2, #0
 80012ba:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80012bc:	4b0c      	ldr	r3, [pc, #48]	@ (80012f0 <MX_SPI1_Init+0x74>)
 80012be:	2200      	movs	r2, #0
 80012c0:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80012c2:	4b0b      	ldr	r3, [pc, #44]	@ (80012f0 <MX_SPI1_Init+0x74>)
 80012c4:	2200      	movs	r2, #0
 80012c6:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 80012c8:	4b09      	ldr	r3, [pc, #36]	@ (80012f0 <MX_SPI1_Init+0x74>)
 80012ca:	2207      	movs	r2, #7
 80012cc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80012ce:	4b08      	ldr	r3, [pc, #32]	@ (80012f0 <MX_SPI1_Init+0x74>)
 80012d0:	2200      	movs	r2, #0
 80012d2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80012d4:	4b06      	ldr	r3, [pc, #24]	@ (80012f0 <MX_SPI1_Init+0x74>)
 80012d6:	2208      	movs	r2, #8
 80012d8:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80012da:	4805      	ldr	r0, [pc, #20]	@ (80012f0 <MX_SPI1_Init+0x74>)
 80012dc:	f002 fb74 	bl	80039c8 <HAL_SPI_Init>
 80012e0:	4603      	mov	r3, r0
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d001      	beq.n	80012ea <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80012e6:	f7ff ffc3 	bl	8001270 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80012ea:	bf00      	nop
 80012ec:	bd80      	pop	{r7, pc}
 80012ee:	bf00      	nop
 80012f0:	20000114 	.word	0x20000114
 80012f4:	40013000 	.word	0x40013000

080012f8 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80012f8:	b580      	push	{r7, lr}
 80012fa:	b08a      	sub	sp, #40	@ 0x28
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001300:	f107 0314 	add.w	r3, r7, #20
 8001304:	2200      	movs	r2, #0
 8001306:	601a      	str	r2, [r3, #0]
 8001308:	605a      	str	r2, [r3, #4]
 800130a:	609a      	str	r2, [r3, #8]
 800130c:	60da      	str	r2, [r3, #12]
 800130e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	4a2a      	ldr	r2, [pc, #168]	@ (80013c0 <HAL_SPI_MspInit+0xc8>)
 8001316:	4293      	cmp	r3, r2
 8001318:	d14e      	bne.n	80013b8 <HAL_SPI_MspInit+0xc0>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800131a:	4b2a      	ldr	r3, [pc, #168]	@ (80013c4 <HAL_SPI_MspInit+0xcc>)
 800131c:	699b      	ldr	r3, [r3, #24]
 800131e:	4a29      	ldr	r2, [pc, #164]	@ (80013c4 <HAL_SPI_MspInit+0xcc>)
 8001320:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001324:	6193      	str	r3, [r2, #24]
 8001326:	4b27      	ldr	r3, [pc, #156]	@ (80013c4 <HAL_SPI_MspInit+0xcc>)
 8001328:	699b      	ldr	r3, [r3, #24]
 800132a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800132e:	613b      	str	r3, [r7, #16]
 8001330:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001332:	4b24      	ldr	r3, [pc, #144]	@ (80013c4 <HAL_SPI_MspInit+0xcc>)
 8001334:	695b      	ldr	r3, [r3, #20]
 8001336:	4a23      	ldr	r2, [pc, #140]	@ (80013c4 <HAL_SPI_MspInit+0xcc>)
 8001338:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800133c:	6153      	str	r3, [r2, #20]
 800133e:	4b21      	ldr	r3, [pc, #132]	@ (80013c4 <HAL_SPI_MspInit+0xcc>)
 8001340:	695b      	ldr	r3, [r3, #20]
 8001342:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001346:	60fb      	str	r3, [r7, #12]
 8001348:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 800134a:	23a0      	movs	r3, #160	@ 0xa0
 800134c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800134e:	2302      	movs	r3, #2
 8001350:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001352:	2300      	movs	r3, #0
 8001354:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001356:	2303      	movs	r3, #3
 8001358:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800135a:	2305      	movs	r3, #5
 800135c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800135e:	f107 0314 	add.w	r3, r7, #20
 8001362:	4619      	mov	r1, r3
 8001364:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001368:	f000 fd16 	bl	8001d98 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel3;
 800136c:	4b16      	ldr	r3, [pc, #88]	@ (80013c8 <HAL_SPI_MspInit+0xd0>)
 800136e:	4a17      	ldr	r2, [pc, #92]	@ (80013cc <HAL_SPI_MspInit+0xd4>)
 8001370:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001372:	4b15      	ldr	r3, [pc, #84]	@ (80013c8 <HAL_SPI_MspInit+0xd0>)
 8001374:	2210      	movs	r2, #16
 8001376:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001378:	4b13      	ldr	r3, [pc, #76]	@ (80013c8 <HAL_SPI_MspInit+0xd0>)
 800137a:	2200      	movs	r2, #0
 800137c:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800137e:	4b12      	ldr	r3, [pc, #72]	@ (80013c8 <HAL_SPI_MspInit+0xd0>)
 8001380:	2280      	movs	r2, #128	@ 0x80
 8001382:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001384:	4b10      	ldr	r3, [pc, #64]	@ (80013c8 <HAL_SPI_MspInit+0xd0>)
 8001386:	2200      	movs	r2, #0
 8001388:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800138a:	4b0f      	ldr	r3, [pc, #60]	@ (80013c8 <HAL_SPI_MspInit+0xd0>)
 800138c:	2200      	movs	r2, #0
 800138e:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8001390:	4b0d      	ldr	r3, [pc, #52]	@ (80013c8 <HAL_SPI_MspInit+0xd0>)
 8001392:	2200      	movs	r2, #0
 8001394:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001396:	4b0c      	ldr	r3, [pc, #48]	@ (80013c8 <HAL_SPI_MspInit+0xd0>)
 8001398:	2200      	movs	r2, #0
 800139a:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 800139c:	480a      	ldr	r0, [pc, #40]	@ (80013c8 <HAL_SPI_MspInit+0xd0>)
 800139e:	f000 fb64 	bl	8001a6a <HAL_DMA_Init>
 80013a2:	4603      	mov	r3, r0
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	d001      	beq.n	80013ac <HAL_SPI_MspInit+0xb4>
    {
      Error_Handler();
 80013a8:	f7ff ff62 	bl	8001270 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	4a06      	ldr	r2, [pc, #24]	@ (80013c8 <HAL_SPI_MspInit+0xd0>)
 80013b0:	655a      	str	r2, [r3, #84]	@ 0x54
 80013b2:	4a05      	ldr	r2, [pc, #20]	@ (80013c8 <HAL_SPI_MspInit+0xd0>)
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	6253      	str	r3, [r2, #36]	@ 0x24

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 80013b8:	bf00      	nop
 80013ba:	3728      	adds	r7, #40	@ 0x28
 80013bc:	46bd      	mov	sp, r7
 80013be:	bd80      	pop	{r7, pc}
 80013c0:	40013000 	.word	0x40013000
 80013c4:	40021000 	.word	0x40021000
 80013c8:	20000178 	.word	0x20000178
 80013cc:	40020030 	.word	0x40020030

080013d0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80013d0:	b480      	push	{r7}
 80013d2:	b083      	sub	sp, #12
 80013d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013d6:	4b0f      	ldr	r3, [pc, #60]	@ (8001414 <HAL_MspInit+0x44>)
 80013d8:	699b      	ldr	r3, [r3, #24]
 80013da:	4a0e      	ldr	r2, [pc, #56]	@ (8001414 <HAL_MspInit+0x44>)
 80013dc:	f043 0301 	orr.w	r3, r3, #1
 80013e0:	6193      	str	r3, [r2, #24]
 80013e2:	4b0c      	ldr	r3, [pc, #48]	@ (8001414 <HAL_MspInit+0x44>)
 80013e4:	699b      	ldr	r3, [r3, #24]
 80013e6:	f003 0301 	and.w	r3, r3, #1
 80013ea:	607b      	str	r3, [r7, #4]
 80013ec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80013ee:	4b09      	ldr	r3, [pc, #36]	@ (8001414 <HAL_MspInit+0x44>)
 80013f0:	69db      	ldr	r3, [r3, #28]
 80013f2:	4a08      	ldr	r2, [pc, #32]	@ (8001414 <HAL_MspInit+0x44>)
 80013f4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80013f8:	61d3      	str	r3, [r2, #28]
 80013fa:	4b06      	ldr	r3, [pc, #24]	@ (8001414 <HAL_MspInit+0x44>)
 80013fc:	69db      	ldr	r3, [r3, #28]
 80013fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001402:	603b      	str	r3, [r7, #0]
 8001404:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001406:	bf00      	nop
 8001408:	370c      	adds	r7, #12
 800140a:	46bd      	mov	sp, r7
 800140c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001410:	4770      	bx	lr
 8001412:	bf00      	nop
 8001414:	40021000 	.word	0x40021000

08001418 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001418:	b480      	push	{r7}
 800141a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800141c:	bf00      	nop
 800141e:	e7fd      	b.n	800141c <NMI_Handler+0x4>

08001420 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001420:	b480      	push	{r7}
 8001422:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001424:	bf00      	nop
 8001426:	e7fd      	b.n	8001424 <HardFault_Handler+0x4>

08001428 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001428:	b480      	push	{r7}
 800142a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800142c:	bf00      	nop
 800142e:	e7fd      	b.n	800142c <MemManage_Handler+0x4>

08001430 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001430:	b480      	push	{r7}
 8001432:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001434:	bf00      	nop
 8001436:	e7fd      	b.n	8001434 <BusFault_Handler+0x4>

08001438 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001438:	b480      	push	{r7}
 800143a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800143c:	bf00      	nop
 800143e:	e7fd      	b.n	800143c <UsageFault_Handler+0x4>

08001440 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001440:	b480      	push	{r7}
 8001442:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001444:	bf00      	nop
 8001446:	46bd      	mov	sp, r7
 8001448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800144c:	4770      	bx	lr

0800144e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800144e:	b480      	push	{r7}
 8001450:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001452:	bf00      	nop
 8001454:	46bd      	mov	sp, r7
 8001456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800145a:	4770      	bx	lr

0800145c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800145c:	b480      	push	{r7}
 800145e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001460:	bf00      	nop
 8001462:	46bd      	mov	sp, r7
 8001464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001468:	4770      	bx	lr

0800146a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800146a:	b580      	push	{r7, lr}
 800146c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800146e:	f000 f9a7 	bl	80017c0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001472:	bf00      	nop
 8001474:	bd80      	pop	{r7, pc}
	...

08001478 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8001478:	b580      	push	{r7, lr}
 800147a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 800147c:	4802      	ldr	r0, [pc, #8]	@ (8001488 <DMA1_Channel2_IRQHandler+0x10>)
 800147e:	f000 fb9a 	bl	8001bb6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8001482:	bf00      	nop
 8001484:	bd80      	pop	{r7, pc}
 8001486:	bf00      	nop
 8001488:	200000c8 	.word	0x200000c8

0800148c <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 800148c:	b580      	push	{r7, lr}
 800148e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8001490:	4802      	ldr	r0, [pc, #8]	@ (800149c <DMA1_Channel3_IRQHandler+0x10>)
 8001492:	f000 fb90 	bl	8001bb6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8001496:	bf00      	nop
 8001498:	bd80      	pop	{r7, pc}
 800149a:	bf00      	nop
 800149c:	20000178 	.word	0x20000178

080014a0 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 80014a4:	4802      	ldr	r0, [pc, #8]	@ (80014b0 <DMA1_Channel5_IRQHandler+0x10>)
 80014a6:	f000 fb86 	bl	8001bb6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 80014aa:	bf00      	nop
 80014ac:	bd80      	pop	{r7, pc}
 80014ae:	bf00      	nop
 80014b0:	20000084 	.word	0x20000084

080014b4 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80014b4:	b480      	push	{r7}
 80014b6:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80014b8:	4b06      	ldr	r3, [pc, #24]	@ (80014d4 <SystemInit+0x20>)
 80014ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80014be:	4a05      	ldr	r2, [pc, #20]	@ (80014d4 <SystemInit+0x20>)
 80014c0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80014c4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80014c8:	bf00      	nop
 80014ca:	46bd      	mov	sp, r7
 80014cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d0:	4770      	bx	lr
 80014d2:	bf00      	nop
 80014d4:	e000ed00 	.word	0xe000ed00

080014d8 <digit3_to_ascii>:


/* INT to CHAR functions--------------------------------------------------------*/
/* USER CODE BEGIN 1 */
void digit3_to_ascii(uint16_t value, char *buffer)
{
 80014d8:	b480      	push	{r7}
 80014da:	b083      	sub	sp, #12
 80014dc:	af00      	add	r7, sp, #0
 80014de:	4603      	mov	r3, r0
 80014e0:	6039      	str	r1, [r7, #0]
 80014e2:	80fb      	strh	r3, [r7, #6]
	buffer[0] = (value / 100) + '0';
 80014e4:	88fb      	ldrh	r3, [r7, #6]
 80014e6:	4a1d      	ldr	r2, [pc, #116]	@ (800155c <digit3_to_ascii+0x84>)
 80014e8:	fba2 2303 	umull	r2, r3, r2, r3
 80014ec:	095b      	lsrs	r3, r3, #5
 80014ee:	b29b      	uxth	r3, r3
 80014f0:	b2db      	uxtb	r3, r3
 80014f2:	3330      	adds	r3, #48	@ 0x30
 80014f4:	b2da      	uxtb	r2, r3
 80014f6:	683b      	ldr	r3, [r7, #0]
 80014f8:	701a      	strb	r2, [r3, #0]
	buffer[1] = ((value % 100) / 10) + '0';
 80014fa:	88fb      	ldrh	r3, [r7, #6]
 80014fc:	4a17      	ldr	r2, [pc, #92]	@ (800155c <digit3_to_ascii+0x84>)
 80014fe:	fba2 1203 	umull	r1, r2, r2, r3
 8001502:	0952      	lsrs	r2, r2, #5
 8001504:	2164      	movs	r1, #100	@ 0x64
 8001506:	fb01 f202 	mul.w	r2, r1, r2
 800150a:	1a9b      	subs	r3, r3, r2
 800150c:	b29b      	uxth	r3, r3
 800150e:	4a14      	ldr	r2, [pc, #80]	@ (8001560 <digit3_to_ascii+0x88>)
 8001510:	fba2 2303 	umull	r2, r3, r2, r3
 8001514:	08db      	lsrs	r3, r3, #3
 8001516:	b29b      	uxth	r3, r3
 8001518:	b2da      	uxtb	r2, r3
 800151a:	683b      	ldr	r3, [r7, #0]
 800151c:	3301      	adds	r3, #1
 800151e:	3230      	adds	r2, #48	@ 0x30
 8001520:	b2d2      	uxtb	r2, r2
 8001522:	701a      	strb	r2, [r3, #0]
	buffer[2] = (value % 10) + '0';
 8001524:	88fa      	ldrh	r2, [r7, #6]
 8001526:	4b0e      	ldr	r3, [pc, #56]	@ (8001560 <digit3_to_ascii+0x88>)
 8001528:	fba3 1302 	umull	r1, r3, r3, r2
 800152c:	08d9      	lsrs	r1, r3, #3
 800152e:	460b      	mov	r3, r1
 8001530:	009b      	lsls	r3, r3, #2
 8001532:	440b      	add	r3, r1
 8001534:	005b      	lsls	r3, r3, #1
 8001536:	1ad3      	subs	r3, r2, r3
 8001538:	b29b      	uxth	r3, r3
 800153a:	b2da      	uxtb	r2, r3
 800153c:	683b      	ldr	r3, [r7, #0]
 800153e:	3302      	adds	r3, #2
 8001540:	3230      	adds	r2, #48	@ 0x30
 8001542:	b2d2      	uxtb	r2, r2
 8001544:	701a      	strb	r2, [r3, #0]
	buffer[3] = '\0';
 8001546:	683b      	ldr	r3, [r7, #0]
 8001548:	3303      	adds	r3, #3
 800154a:	2200      	movs	r2, #0
 800154c:	701a      	strb	r2, [r3, #0]
}
 800154e:	bf00      	nop
 8001550:	370c      	adds	r7, #12
 8001552:	46bd      	mov	sp, r7
 8001554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001558:	4770      	bx	lr
 800155a:	bf00      	nop
 800155c:	51eb851f 	.word	0x51eb851f
 8001560:	cccccccd 	.word	0xcccccccd

08001564 <digit_to_ascii_XX_X>:
	buffer[4] = (value % 10) + '0';
	buffer[5] = '\0';
}

void digit_to_ascii_XX_X(uint16_t value, char *buffer)
{
 8001564:	b480      	push	{r7}
 8001566:	b083      	sub	sp, #12
 8001568:	af00      	add	r7, sp, #0
 800156a:	4603      	mov	r3, r0
 800156c:	6039      	str	r1, [r7, #0]
 800156e:	80fb      	strh	r3, [r7, #6]
	buffer[0] = (value / 100) + '0';
 8001570:	88fb      	ldrh	r3, [r7, #6]
 8001572:	4a1f      	ldr	r2, [pc, #124]	@ (80015f0 <digit_to_ascii_XX_X+0x8c>)
 8001574:	fba2 2303 	umull	r2, r3, r2, r3
 8001578:	095b      	lsrs	r3, r3, #5
 800157a:	b29b      	uxth	r3, r3
 800157c:	b2db      	uxtb	r3, r3
 800157e:	3330      	adds	r3, #48	@ 0x30
 8001580:	b2da      	uxtb	r2, r3
 8001582:	683b      	ldr	r3, [r7, #0]
 8001584:	701a      	strb	r2, [r3, #0]
	buffer[1] = ((value % 100) / 10) + '0';
 8001586:	88fb      	ldrh	r3, [r7, #6]
 8001588:	4a19      	ldr	r2, [pc, #100]	@ (80015f0 <digit_to_ascii_XX_X+0x8c>)
 800158a:	fba2 1203 	umull	r1, r2, r2, r3
 800158e:	0952      	lsrs	r2, r2, #5
 8001590:	2164      	movs	r1, #100	@ 0x64
 8001592:	fb01 f202 	mul.w	r2, r1, r2
 8001596:	1a9b      	subs	r3, r3, r2
 8001598:	b29b      	uxth	r3, r3
 800159a:	4a16      	ldr	r2, [pc, #88]	@ (80015f4 <digit_to_ascii_XX_X+0x90>)
 800159c:	fba2 2303 	umull	r2, r3, r2, r3
 80015a0:	08db      	lsrs	r3, r3, #3
 80015a2:	b29b      	uxth	r3, r3
 80015a4:	b2da      	uxtb	r2, r3
 80015a6:	683b      	ldr	r3, [r7, #0]
 80015a8:	3301      	adds	r3, #1
 80015aa:	3230      	adds	r2, #48	@ 0x30
 80015ac:	b2d2      	uxtb	r2, r2
 80015ae:	701a      	strb	r2, [r3, #0]
	buffer[2] = '.';
 80015b0:	683b      	ldr	r3, [r7, #0]
 80015b2:	3302      	adds	r3, #2
 80015b4:	222e      	movs	r2, #46	@ 0x2e
 80015b6:	701a      	strb	r2, [r3, #0]
	buffer[3] = (value % 10) + '0';
 80015b8:	88fa      	ldrh	r2, [r7, #6]
 80015ba:	4b0e      	ldr	r3, [pc, #56]	@ (80015f4 <digit_to_ascii_XX_X+0x90>)
 80015bc:	fba3 1302 	umull	r1, r3, r3, r2
 80015c0:	08d9      	lsrs	r1, r3, #3
 80015c2:	460b      	mov	r3, r1
 80015c4:	009b      	lsls	r3, r3, #2
 80015c6:	440b      	add	r3, r1
 80015c8:	005b      	lsls	r3, r3, #1
 80015ca:	1ad3      	subs	r3, r2, r3
 80015cc:	b29b      	uxth	r3, r3
 80015ce:	b2da      	uxtb	r2, r3
 80015d0:	683b      	ldr	r3, [r7, #0]
 80015d2:	3303      	adds	r3, #3
 80015d4:	3230      	adds	r2, #48	@ 0x30
 80015d6:	b2d2      	uxtb	r2, r2
 80015d8:	701a      	strb	r2, [r3, #0]
	buffer[4] = '\0';
 80015da:	683b      	ldr	r3, [r7, #0]
 80015dc:	3304      	adds	r3, #4
 80015de:	2200      	movs	r2, #0
 80015e0:	701a      	strb	r2, [r3, #0]
}
 80015e2:	bf00      	nop
 80015e4:	370c      	adds	r7, #12
 80015e6:	46bd      	mov	sp, r7
 80015e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ec:	4770      	bx	lr
 80015ee:	bf00      	nop
 80015f0:	51eb851f 	.word	0x51eb851f
 80015f4:	cccccccd 	.word	0xcccccccd

080015f8 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80015fc:	4b14      	ldr	r3, [pc, #80]	@ (8001650 <MX_USART2_UART_Init+0x58>)
 80015fe:	4a15      	ldr	r2, [pc, #84]	@ (8001654 <MX_USART2_UART_Init+0x5c>)
 8001600:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 8001602:	4b13      	ldr	r3, [pc, #76]	@ (8001650 <MX_USART2_UART_Init+0x58>)
 8001604:	f44f 4216 	mov.w	r2, #38400	@ 0x9600
 8001608:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800160a:	4b11      	ldr	r3, [pc, #68]	@ (8001650 <MX_USART2_UART_Init+0x58>)
 800160c:	2200      	movs	r2, #0
 800160e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001610:	4b0f      	ldr	r3, [pc, #60]	@ (8001650 <MX_USART2_UART_Init+0x58>)
 8001612:	2200      	movs	r2, #0
 8001614:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001616:	4b0e      	ldr	r3, [pc, #56]	@ (8001650 <MX_USART2_UART_Init+0x58>)
 8001618:	2200      	movs	r2, #0
 800161a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800161c:	4b0c      	ldr	r3, [pc, #48]	@ (8001650 <MX_USART2_UART_Init+0x58>)
 800161e:	220c      	movs	r2, #12
 8001620:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001622:	4b0b      	ldr	r3, [pc, #44]	@ (8001650 <MX_USART2_UART_Init+0x58>)
 8001624:	2200      	movs	r2, #0
 8001626:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001628:	4b09      	ldr	r3, [pc, #36]	@ (8001650 <MX_USART2_UART_Init+0x58>)
 800162a:	2200      	movs	r2, #0
 800162c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800162e:	4b08      	ldr	r3, [pc, #32]	@ (8001650 <MX_USART2_UART_Init+0x58>)
 8001630:	2200      	movs	r2, #0
 8001632:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001634:	4b06      	ldr	r3, [pc, #24]	@ (8001650 <MX_USART2_UART_Init+0x58>)
 8001636:	2200      	movs	r2, #0
 8001638:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800163a:	4805      	ldr	r0, [pc, #20]	@ (8001650 <MX_USART2_UART_Init+0x58>)
 800163c:	f002 fec6 	bl	80043cc <HAL_UART_Init>
 8001640:	4603      	mov	r3, r0
 8001642:	2b00      	cmp	r3, #0
 8001644:	d001      	beq.n	800164a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001646:	f7ff fe13 	bl	8001270 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800164a:	bf00      	nop
 800164c:	bd80      	pop	{r7, pc}
 800164e:	bf00      	nop
 8001650:	200001bc 	.word	0x200001bc
 8001654:	40004400 	.word	0x40004400

08001658 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001658:	b580      	push	{r7, lr}
 800165a:	b08a      	sub	sp, #40	@ 0x28
 800165c:	af00      	add	r7, sp, #0
 800165e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001660:	f107 0314 	add.w	r3, r7, #20
 8001664:	2200      	movs	r2, #0
 8001666:	601a      	str	r2, [r3, #0]
 8001668:	605a      	str	r2, [r3, #4]
 800166a:	609a      	str	r2, [r3, #8]
 800166c:	60da      	str	r2, [r3, #12]
 800166e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	4a18      	ldr	r2, [pc, #96]	@ (80016d8 <HAL_UART_MspInit+0x80>)
 8001676:	4293      	cmp	r3, r2
 8001678:	d129      	bne.n	80016ce <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800167a:	4b18      	ldr	r3, [pc, #96]	@ (80016dc <HAL_UART_MspInit+0x84>)
 800167c:	69db      	ldr	r3, [r3, #28]
 800167e:	4a17      	ldr	r2, [pc, #92]	@ (80016dc <HAL_UART_MspInit+0x84>)
 8001680:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001684:	61d3      	str	r3, [r2, #28]
 8001686:	4b15      	ldr	r3, [pc, #84]	@ (80016dc <HAL_UART_MspInit+0x84>)
 8001688:	69db      	ldr	r3, [r3, #28]
 800168a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800168e:	613b      	str	r3, [r7, #16]
 8001690:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001692:	4b12      	ldr	r3, [pc, #72]	@ (80016dc <HAL_UART_MspInit+0x84>)
 8001694:	695b      	ldr	r3, [r3, #20]
 8001696:	4a11      	ldr	r2, [pc, #68]	@ (80016dc <HAL_UART_MspInit+0x84>)
 8001698:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800169c:	6153      	str	r3, [r2, #20]
 800169e:	4b0f      	ldr	r3, [pc, #60]	@ (80016dc <HAL_UART_MspInit+0x84>)
 80016a0:	695b      	ldr	r3, [r3, #20]
 80016a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80016a6:	60fb      	str	r3, [r7, #12]
 80016a8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA15     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin|VCP_RX_Pin;
 80016aa:	f248 0304 	movw	r3, #32772	@ 0x8004
 80016ae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016b0:	2302      	movs	r3, #2
 80016b2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016b4:	2300      	movs	r3, #0
 80016b6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80016b8:	2303      	movs	r3, #3
 80016ba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80016bc:	2307      	movs	r3, #7
 80016be:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016c0:	f107 0314 	add.w	r3, r7, #20
 80016c4:	4619      	mov	r1, r3
 80016c6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80016ca:	f000 fb65 	bl	8001d98 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80016ce:	bf00      	nop
 80016d0:	3728      	adds	r7, #40	@ 0x28
 80016d2:	46bd      	mov	sp, r7
 80016d4:	bd80      	pop	{r7, pc}
 80016d6:	bf00      	nop
 80016d8:	40004400 	.word	0x40004400
 80016dc:	40021000 	.word	0x40021000

080016e0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80016e0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001718 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 80016e4:	f7ff fee6 	bl	80014b4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80016e8:	480c      	ldr	r0, [pc, #48]	@ (800171c <LoopForever+0x6>)
  ldr r1, =_edata
 80016ea:	490d      	ldr	r1, [pc, #52]	@ (8001720 <LoopForever+0xa>)
  ldr r2, =_sidata
 80016ec:	4a0d      	ldr	r2, [pc, #52]	@ (8001724 <LoopForever+0xe>)
  movs r3, #0
 80016ee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80016f0:	e002      	b.n	80016f8 <LoopCopyDataInit>

080016f2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80016f2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80016f4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80016f6:	3304      	adds	r3, #4

080016f8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80016f8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80016fa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80016fc:	d3f9      	bcc.n	80016f2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80016fe:	4a0a      	ldr	r2, [pc, #40]	@ (8001728 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001700:	4c0a      	ldr	r4, [pc, #40]	@ (800172c <LoopForever+0x16>)
  movs r3, #0
 8001702:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001704:	e001      	b.n	800170a <LoopFillZerobss>

08001706 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001706:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001708:	3204      	adds	r2, #4

0800170a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800170a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800170c:	d3fb      	bcc.n	8001706 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800170e:	f003 fa05 	bl	8004b1c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001712:	f7ff fc93 	bl	800103c <main>

08001716 <LoopForever>:

LoopForever:
    b LoopForever
 8001716:	e7fe      	b.n	8001716 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001718:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 800171c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001720:	20000014 	.word	0x20000014
  ldr r2, =_sidata
 8001724:	08005d40 	.word	0x08005d40
  ldr r2, =_sbss
 8001728:	20000014 	.word	0x20000014
  ldr r4, =_ebss
 800172c:	20000248 	.word	0x20000248

08001730 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001730:	e7fe      	b.n	8001730 <ADC1_2_IRQHandler>
	...

08001734 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001734:	b580      	push	{r7, lr}
 8001736:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001738:	4b08      	ldr	r3, [pc, #32]	@ (800175c <HAL_Init+0x28>)
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	4a07      	ldr	r2, [pc, #28]	@ (800175c <HAL_Init+0x28>)
 800173e:	f043 0310 	orr.w	r3, r3, #16
 8001742:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001744:	2003      	movs	r0, #3
 8001746:	f000 f94f 	bl	80019e8 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800174a:	2000      	movs	r0, #0
 800174c:	f000 f808 	bl	8001760 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001750:	f7ff fe3e 	bl	80013d0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001754:	2300      	movs	r3, #0
}
 8001756:	4618      	mov	r0, r3
 8001758:	bd80      	pop	{r7, pc}
 800175a:	bf00      	nop
 800175c:	40022000 	.word	0x40022000

08001760 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001760:	b580      	push	{r7, lr}
 8001762:	b082      	sub	sp, #8
 8001764:	af00      	add	r7, sp, #0
 8001766:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001768:	4b12      	ldr	r3, [pc, #72]	@ (80017b4 <HAL_InitTick+0x54>)
 800176a:	681a      	ldr	r2, [r3, #0]
 800176c:	4b12      	ldr	r3, [pc, #72]	@ (80017b8 <HAL_InitTick+0x58>)
 800176e:	781b      	ldrb	r3, [r3, #0]
 8001770:	4619      	mov	r1, r3
 8001772:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001776:	fbb3 f3f1 	udiv	r3, r3, r1
 800177a:	fbb2 f3f3 	udiv	r3, r2, r3
 800177e:	4618      	mov	r0, r3
 8001780:	f000 f967 	bl	8001a52 <HAL_SYSTICK_Config>
 8001784:	4603      	mov	r3, r0
 8001786:	2b00      	cmp	r3, #0
 8001788:	d001      	beq.n	800178e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800178a:	2301      	movs	r3, #1
 800178c:	e00e      	b.n	80017ac <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	2b0f      	cmp	r3, #15
 8001792:	d80a      	bhi.n	80017aa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001794:	2200      	movs	r2, #0
 8001796:	6879      	ldr	r1, [r7, #4]
 8001798:	f04f 30ff 	mov.w	r0, #4294967295
 800179c:	f000 f92f 	bl	80019fe <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80017a0:	4a06      	ldr	r2, [pc, #24]	@ (80017bc <HAL_InitTick+0x5c>)
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 80017a6:	2300      	movs	r3, #0
 80017a8:	e000      	b.n	80017ac <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80017aa:	2301      	movs	r3, #1
}
 80017ac:	4618      	mov	r0, r3
 80017ae:	3708      	adds	r7, #8
 80017b0:	46bd      	mov	sp, r7
 80017b2:	bd80      	pop	{r7, pc}
 80017b4:	20000008 	.word	0x20000008
 80017b8:	20000010 	.word	0x20000010
 80017bc:	2000000c 	.word	0x2000000c

080017c0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80017c0:	b480      	push	{r7}
 80017c2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80017c4:	4b06      	ldr	r3, [pc, #24]	@ (80017e0 <HAL_IncTick+0x20>)
 80017c6:	781b      	ldrb	r3, [r3, #0]
 80017c8:	461a      	mov	r2, r3
 80017ca:	4b06      	ldr	r3, [pc, #24]	@ (80017e4 <HAL_IncTick+0x24>)
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	4413      	add	r3, r2
 80017d0:	4a04      	ldr	r2, [pc, #16]	@ (80017e4 <HAL_IncTick+0x24>)
 80017d2:	6013      	str	r3, [r2, #0]
}
 80017d4:	bf00      	nop
 80017d6:	46bd      	mov	sp, r7
 80017d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017dc:	4770      	bx	lr
 80017de:	bf00      	nop
 80017e0:	20000010 	.word	0x20000010
 80017e4:	20000244 	.word	0x20000244

080017e8 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80017e8:	b480      	push	{r7}
 80017ea:	af00      	add	r7, sp, #0
  return uwTick;  
 80017ec:	4b03      	ldr	r3, [pc, #12]	@ (80017fc <HAL_GetTick+0x14>)
 80017ee:	681b      	ldr	r3, [r3, #0]
}
 80017f0:	4618      	mov	r0, r3
 80017f2:	46bd      	mov	sp, r7
 80017f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f8:	4770      	bx	lr
 80017fa:	bf00      	nop
 80017fc:	20000244 	.word	0x20000244

08001800 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001800:	b580      	push	{r7, lr}
 8001802:	b084      	sub	sp, #16
 8001804:	af00      	add	r7, sp, #0
 8001806:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001808:	f7ff ffee 	bl	80017e8 <HAL_GetTick>
 800180c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001812:	68fb      	ldr	r3, [r7, #12]
 8001814:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001818:	d005      	beq.n	8001826 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800181a:	4b0a      	ldr	r3, [pc, #40]	@ (8001844 <HAL_Delay+0x44>)
 800181c:	781b      	ldrb	r3, [r3, #0]
 800181e:	461a      	mov	r2, r3
 8001820:	68fb      	ldr	r3, [r7, #12]
 8001822:	4413      	add	r3, r2
 8001824:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8001826:	bf00      	nop
 8001828:	f7ff ffde 	bl	80017e8 <HAL_GetTick>
 800182c:	4602      	mov	r2, r0
 800182e:	68bb      	ldr	r3, [r7, #8]
 8001830:	1ad3      	subs	r3, r2, r3
 8001832:	68fa      	ldr	r2, [r7, #12]
 8001834:	429a      	cmp	r2, r3
 8001836:	d8f7      	bhi.n	8001828 <HAL_Delay+0x28>
  {
  }
}
 8001838:	bf00      	nop
 800183a:	bf00      	nop
 800183c:	3710      	adds	r7, #16
 800183e:	46bd      	mov	sp, r7
 8001840:	bd80      	pop	{r7, pc}
 8001842:	bf00      	nop
 8001844:	20000010 	.word	0x20000010

08001848 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001848:	b480      	push	{r7}
 800184a:	b085      	sub	sp, #20
 800184c:	af00      	add	r7, sp, #0
 800184e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	f003 0307 	and.w	r3, r3, #7
 8001856:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001858:	4b0c      	ldr	r3, [pc, #48]	@ (800188c <__NVIC_SetPriorityGrouping+0x44>)
 800185a:	68db      	ldr	r3, [r3, #12]
 800185c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800185e:	68ba      	ldr	r2, [r7, #8]
 8001860:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001864:	4013      	ands	r3, r2
 8001866:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001868:	68fb      	ldr	r3, [r7, #12]
 800186a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800186c:	68bb      	ldr	r3, [r7, #8]
 800186e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001870:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001874:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001878:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800187a:	4a04      	ldr	r2, [pc, #16]	@ (800188c <__NVIC_SetPriorityGrouping+0x44>)
 800187c:	68bb      	ldr	r3, [r7, #8]
 800187e:	60d3      	str	r3, [r2, #12]
}
 8001880:	bf00      	nop
 8001882:	3714      	adds	r7, #20
 8001884:	46bd      	mov	sp, r7
 8001886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800188a:	4770      	bx	lr
 800188c:	e000ed00 	.word	0xe000ed00

08001890 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001890:	b480      	push	{r7}
 8001892:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001894:	4b04      	ldr	r3, [pc, #16]	@ (80018a8 <__NVIC_GetPriorityGrouping+0x18>)
 8001896:	68db      	ldr	r3, [r3, #12]
 8001898:	0a1b      	lsrs	r3, r3, #8
 800189a:	f003 0307 	and.w	r3, r3, #7
}
 800189e:	4618      	mov	r0, r3
 80018a0:	46bd      	mov	sp, r7
 80018a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a6:	4770      	bx	lr
 80018a8:	e000ed00 	.word	0xe000ed00

080018ac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018ac:	b480      	push	{r7}
 80018ae:	b083      	sub	sp, #12
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	4603      	mov	r3, r0
 80018b4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80018b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	db0b      	blt.n	80018d6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80018be:	79fb      	ldrb	r3, [r7, #7]
 80018c0:	f003 021f 	and.w	r2, r3, #31
 80018c4:	4907      	ldr	r1, [pc, #28]	@ (80018e4 <__NVIC_EnableIRQ+0x38>)
 80018c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018ca:	095b      	lsrs	r3, r3, #5
 80018cc:	2001      	movs	r0, #1
 80018ce:	fa00 f202 	lsl.w	r2, r0, r2
 80018d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80018d6:	bf00      	nop
 80018d8:	370c      	adds	r7, #12
 80018da:	46bd      	mov	sp, r7
 80018dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e0:	4770      	bx	lr
 80018e2:	bf00      	nop
 80018e4:	e000e100 	.word	0xe000e100

080018e8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80018e8:	b480      	push	{r7}
 80018ea:	b083      	sub	sp, #12
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	4603      	mov	r3, r0
 80018f0:	6039      	str	r1, [r7, #0]
 80018f2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80018f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	db0a      	blt.n	8001912 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018fc:	683b      	ldr	r3, [r7, #0]
 80018fe:	b2da      	uxtb	r2, r3
 8001900:	490c      	ldr	r1, [pc, #48]	@ (8001934 <__NVIC_SetPriority+0x4c>)
 8001902:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001906:	0112      	lsls	r2, r2, #4
 8001908:	b2d2      	uxtb	r2, r2
 800190a:	440b      	add	r3, r1
 800190c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001910:	e00a      	b.n	8001928 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001912:	683b      	ldr	r3, [r7, #0]
 8001914:	b2da      	uxtb	r2, r3
 8001916:	4908      	ldr	r1, [pc, #32]	@ (8001938 <__NVIC_SetPriority+0x50>)
 8001918:	79fb      	ldrb	r3, [r7, #7]
 800191a:	f003 030f 	and.w	r3, r3, #15
 800191e:	3b04      	subs	r3, #4
 8001920:	0112      	lsls	r2, r2, #4
 8001922:	b2d2      	uxtb	r2, r2
 8001924:	440b      	add	r3, r1
 8001926:	761a      	strb	r2, [r3, #24]
}
 8001928:	bf00      	nop
 800192a:	370c      	adds	r7, #12
 800192c:	46bd      	mov	sp, r7
 800192e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001932:	4770      	bx	lr
 8001934:	e000e100 	.word	0xe000e100
 8001938:	e000ed00 	.word	0xe000ed00

0800193c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800193c:	b480      	push	{r7}
 800193e:	b089      	sub	sp, #36	@ 0x24
 8001940:	af00      	add	r7, sp, #0
 8001942:	60f8      	str	r0, [r7, #12]
 8001944:	60b9      	str	r1, [r7, #8]
 8001946:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001948:	68fb      	ldr	r3, [r7, #12]
 800194a:	f003 0307 	and.w	r3, r3, #7
 800194e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001950:	69fb      	ldr	r3, [r7, #28]
 8001952:	f1c3 0307 	rsb	r3, r3, #7
 8001956:	2b04      	cmp	r3, #4
 8001958:	bf28      	it	cs
 800195a:	2304      	movcs	r3, #4
 800195c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800195e:	69fb      	ldr	r3, [r7, #28]
 8001960:	3304      	adds	r3, #4
 8001962:	2b06      	cmp	r3, #6
 8001964:	d902      	bls.n	800196c <NVIC_EncodePriority+0x30>
 8001966:	69fb      	ldr	r3, [r7, #28]
 8001968:	3b03      	subs	r3, #3
 800196a:	e000      	b.n	800196e <NVIC_EncodePriority+0x32>
 800196c:	2300      	movs	r3, #0
 800196e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001970:	f04f 32ff 	mov.w	r2, #4294967295
 8001974:	69bb      	ldr	r3, [r7, #24]
 8001976:	fa02 f303 	lsl.w	r3, r2, r3
 800197a:	43da      	mvns	r2, r3
 800197c:	68bb      	ldr	r3, [r7, #8]
 800197e:	401a      	ands	r2, r3
 8001980:	697b      	ldr	r3, [r7, #20]
 8001982:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001984:	f04f 31ff 	mov.w	r1, #4294967295
 8001988:	697b      	ldr	r3, [r7, #20]
 800198a:	fa01 f303 	lsl.w	r3, r1, r3
 800198e:	43d9      	mvns	r1, r3
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001994:	4313      	orrs	r3, r2
         );
}
 8001996:	4618      	mov	r0, r3
 8001998:	3724      	adds	r7, #36	@ 0x24
 800199a:	46bd      	mov	sp, r7
 800199c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a0:	4770      	bx	lr
	...

080019a4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	b082      	sub	sp, #8
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	3b01      	subs	r3, #1
 80019b0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80019b4:	d301      	bcc.n	80019ba <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80019b6:	2301      	movs	r3, #1
 80019b8:	e00f      	b.n	80019da <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80019ba:	4a0a      	ldr	r2, [pc, #40]	@ (80019e4 <SysTick_Config+0x40>)
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	3b01      	subs	r3, #1
 80019c0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80019c2:	210f      	movs	r1, #15
 80019c4:	f04f 30ff 	mov.w	r0, #4294967295
 80019c8:	f7ff ff8e 	bl	80018e8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80019cc:	4b05      	ldr	r3, [pc, #20]	@ (80019e4 <SysTick_Config+0x40>)
 80019ce:	2200      	movs	r2, #0
 80019d0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80019d2:	4b04      	ldr	r3, [pc, #16]	@ (80019e4 <SysTick_Config+0x40>)
 80019d4:	2207      	movs	r2, #7
 80019d6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80019d8:	2300      	movs	r3, #0
}
 80019da:	4618      	mov	r0, r3
 80019dc:	3708      	adds	r7, #8
 80019de:	46bd      	mov	sp, r7
 80019e0:	bd80      	pop	{r7, pc}
 80019e2:	bf00      	nop
 80019e4:	e000e010 	.word	0xe000e010

080019e8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019e8:	b580      	push	{r7, lr}
 80019ea:	b082      	sub	sp, #8
 80019ec:	af00      	add	r7, sp, #0
 80019ee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80019f0:	6878      	ldr	r0, [r7, #4]
 80019f2:	f7ff ff29 	bl	8001848 <__NVIC_SetPriorityGrouping>
}
 80019f6:	bf00      	nop
 80019f8:	3708      	adds	r7, #8
 80019fa:	46bd      	mov	sp, r7
 80019fc:	bd80      	pop	{r7, pc}

080019fe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80019fe:	b580      	push	{r7, lr}
 8001a00:	b086      	sub	sp, #24
 8001a02:	af00      	add	r7, sp, #0
 8001a04:	4603      	mov	r3, r0
 8001a06:	60b9      	str	r1, [r7, #8]
 8001a08:	607a      	str	r2, [r7, #4]
 8001a0a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001a0c:	2300      	movs	r3, #0
 8001a0e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001a10:	f7ff ff3e 	bl	8001890 <__NVIC_GetPriorityGrouping>
 8001a14:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001a16:	687a      	ldr	r2, [r7, #4]
 8001a18:	68b9      	ldr	r1, [r7, #8]
 8001a1a:	6978      	ldr	r0, [r7, #20]
 8001a1c:	f7ff ff8e 	bl	800193c <NVIC_EncodePriority>
 8001a20:	4602      	mov	r2, r0
 8001a22:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a26:	4611      	mov	r1, r2
 8001a28:	4618      	mov	r0, r3
 8001a2a:	f7ff ff5d 	bl	80018e8 <__NVIC_SetPriority>
}
 8001a2e:	bf00      	nop
 8001a30:	3718      	adds	r7, #24
 8001a32:	46bd      	mov	sp, r7
 8001a34:	bd80      	pop	{r7, pc}

08001a36 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a36:	b580      	push	{r7, lr}
 8001a38:	b082      	sub	sp, #8
 8001a3a:	af00      	add	r7, sp, #0
 8001a3c:	4603      	mov	r3, r0
 8001a3e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001a40:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a44:	4618      	mov	r0, r3
 8001a46:	f7ff ff31 	bl	80018ac <__NVIC_EnableIRQ>
}
 8001a4a:	bf00      	nop
 8001a4c:	3708      	adds	r7, #8
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	bd80      	pop	{r7, pc}

08001a52 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001a52:	b580      	push	{r7, lr}
 8001a54:	b082      	sub	sp, #8
 8001a56:	af00      	add	r7, sp, #0
 8001a58:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001a5a:	6878      	ldr	r0, [r7, #4]
 8001a5c:	f7ff ffa2 	bl	80019a4 <SysTick_Config>
 8001a60:	4603      	mov	r3, r0
}
 8001a62:	4618      	mov	r0, r3
 8001a64:	3708      	adds	r7, #8
 8001a66:	46bd      	mov	sp, r7
 8001a68:	bd80      	pop	{r7, pc}

08001a6a <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001a6a:	b580      	push	{r7, lr}
 8001a6c:	b084      	sub	sp, #16
 8001a6e:	af00      	add	r7, sp, #0
 8001a70:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001a72:	2300      	movs	r3, #0
 8001a74:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d101      	bne.n	8001a80 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8001a7c:	2301      	movs	r3, #1
 8001a7e:	e037      	b.n	8001af0 <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	2202      	movs	r2, #2
 8001a84:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001a90:	68fb      	ldr	r3, [r7, #12]
 8001a92:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8001a96:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8001a9a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8001aa4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	68db      	ldr	r3, [r3, #12]
 8001aaa:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001ab0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	695b      	ldr	r3, [r3, #20]
 8001ab6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001abc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	69db      	ldr	r3, [r3, #28]
 8001ac2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001ac4:	68fa      	ldr	r2, [r7, #12]
 8001ac6:	4313      	orrs	r3, r2
 8001ac8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	68fa      	ldr	r2, [r7, #12]
 8001ad0:	601a      	str	r2, [r3, #0]

  /* Initialize DmaBaseAddress and ChannelIndex parameters used
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8001ad2:	6878      	ldr	r0, [r7, #4]
 8001ad4:	f000 f940 	bl	8001d58 <DMA_CalcBaseAndBitshift>

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	2200      	movs	r2, #0
 8001adc:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	2201      	movs	r2, #1
 8001ae2:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	2200      	movs	r2, #0
 8001aea:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8001aee:	2300      	movs	r3, #0
}
 8001af0:	4618      	mov	r0, r3
 8001af2:	3710      	adds	r7, #16
 8001af4:	46bd      	mov	sp, r7
 8001af6:	bd80      	pop	{r7, pc}

08001af8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001af8:	b580      	push	{r7, lr}
 8001afa:	b086      	sub	sp, #24
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	60f8      	str	r0, [r7, #12]
 8001b00:	60b9      	str	r1, [r7, #8]
 8001b02:	607a      	str	r2, [r7, #4]
 8001b04:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001b06:	2300      	movs	r3, #0
 8001b08:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001b0a:	68fb      	ldr	r3, [r7, #12]
 8001b0c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001b10:	2b01      	cmp	r3, #1
 8001b12:	d101      	bne.n	8001b18 <HAL_DMA_Start_IT+0x20>
 8001b14:	2302      	movs	r3, #2
 8001b16:	e04a      	b.n	8001bae <HAL_DMA_Start_IT+0xb6>
 8001b18:	68fb      	ldr	r3, [r7, #12]
 8001b1a:	2201      	movs	r2, #1
 8001b1c:	f883 2020 	strb.w	r2, [r3, #32]

  if(HAL_DMA_STATE_READY == hdma->State)
 8001b20:	68fb      	ldr	r3, [r7, #12]
 8001b22:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001b26:	2b01      	cmp	r3, #1
 8001b28:	d13a      	bne.n	8001ba0 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001b2a:	68fb      	ldr	r3, [r7, #12]
 8001b2c:	2202      	movs	r2, #2
 8001b2e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001b32:	68fb      	ldr	r3, [r7, #12]
 8001b34:	2200      	movs	r2, #0
 8001b36:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Disable the peripheral */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001b38:	68fb      	ldr	r3, [r7, #12]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	681a      	ldr	r2, [r3, #0]
 8001b3e:	68fb      	ldr	r3, [r7, #12]
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	f022 0201 	bic.w	r2, r2, #1
 8001b46:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001b48:	683b      	ldr	r3, [r7, #0]
 8001b4a:	687a      	ldr	r2, [r7, #4]
 8001b4c:	68b9      	ldr	r1, [r7, #8]
 8001b4e:	68f8      	ldr	r0, [r7, #12]
 8001b50:	f000 f8d4 	bl	8001cfc <DMA_SetConfig>

    /* Enable the transfer complete, & transfer error interrupts */
    /* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 8001b54:	68fb      	ldr	r3, [r7, #12]
 8001b56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d008      	beq.n	8001b6e <HAL_DMA_Start_IT+0x76>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001b5c:	68fb      	ldr	r3, [r7, #12]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	681a      	ldr	r2, [r3, #0]
 8001b62:	68fb      	ldr	r3, [r7, #12]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	f042 020e 	orr.w	r2, r2, #14
 8001b6a:	601a      	str	r2, [r3, #0]
 8001b6c:	e00f      	b.n	8001b8e <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8001b6e:	68fb      	ldr	r3, [r7, #12]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	681a      	ldr	r2, [r3, #0]
 8001b74:	68fb      	ldr	r3, [r7, #12]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	f042 020a 	orr.w	r2, r2, #10
 8001b7c:	601a      	str	r2, [r3, #0]
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8001b7e:	68fb      	ldr	r3, [r7, #12]
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	681a      	ldr	r2, [r3, #0]
 8001b84:	68fb      	ldr	r3, [r7, #12]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	f022 0204 	bic.w	r2, r2, #4
 8001b8c:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    hdma->Instance->CCR |= DMA_CCR_EN;
 8001b8e:	68fb      	ldr	r3, [r7, #12]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	681a      	ldr	r2, [r3, #0]
 8001b94:	68fb      	ldr	r3, [r7, #12]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	f042 0201 	orr.w	r2, r2, #1
 8001b9c:	601a      	str	r2, [r3, #0]
 8001b9e:	e005      	b.n	8001bac <HAL_DMA_Start_IT+0xb4>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8001ba8:	2302      	movs	r3, #2
 8001baa:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8001bac:	7dfb      	ldrb	r3, [r7, #23]
}
 8001bae:	4618      	mov	r0, r3
 8001bb0:	3718      	adds	r7, #24
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	bd80      	pop	{r7, pc}

08001bb6 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001bb6:	b580      	push	{r7, lr}
 8001bb8:	b084      	sub	sp, #16
 8001bba:	af00      	add	r7, sp, #0
 8001bbc:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bd2:	2204      	movs	r2, #4
 8001bd4:	409a      	lsls	r2, r3
 8001bd6:	68fb      	ldr	r3, [r7, #12]
 8001bd8:	4013      	ands	r3, r2
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d024      	beq.n	8001c28 <HAL_DMA_IRQHandler+0x72>
 8001bde:	68bb      	ldr	r3, [r7, #8]
 8001be0:	f003 0304 	and.w	r3, r3, #4
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d01f      	beq.n	8001c28 <HAL_DMA_IRQHandler+0x72>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	f003 0320 	and.w	r3, r3, #32
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d107      	bne.n	8001c06 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	681a      	ldr	r2, [r3, #0]
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	f022 0204 	bic.w	r2, r2, #4
 8001c04:	601a      	str	r2, [r3, #0]
    }

    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001c0e:	2104      	movs	r1, #4
 8001c10:	fa01 f202 	lsl.w	r2, r1, r2
 8001c14:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* State is updated only in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d06a      	beq.n	8001cf4 <HAL_DMA_IRQHandler+0x13e>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c22:	6878      	ldr	r0, [r7, #4]
 8001c24:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8001c26:	e065      	b.n	8001cf4 <HAL_DMA_IRQHandler+0x13e>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c2c:	2202      	movs	r2, #2
 8001c2e:	409a      	lsls	r2, r3
 8001c30:	68fb      	ldr	r3, [r7, #12]
 8001c32:	4013      	ands	r3, r2
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d02c      	beq.n	8001c92 <HAL_DMA_IRQHandler+0xdc>
 8001c38:	68bb      	ldr	r3, [r7, #8]
 8001c3a:	f003 0302 	and.w	r3, r3, #2
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d027      	beq.n	8001c92 <HAL_DMA_IRQHandler+0xdc>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	f003 0320 	and.w	r3, r3, #32
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d10b      	bne.n	8001c68 <HAL_DMA_IRQHandler+0xb2>
    {
      /* Disable the transfer complete  & transfer error interrupts */
      /* if the DMA mode is not CIRCULAR */
      hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	681a      	ldr	r2, [r3, #0]
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	f022 020a 	bic.w	r2, r2, #10
 8001c5e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	2201      	movs	r2, #1
 8001c64:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }

    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001c70:	2102      	movs	r1, #2
 8001c72:	fa01 f202 	lsl.w	r2, r1, r2
 8001c76:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	2200      	movs	r2, #0
 8001c7c:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d035      	beq.n	8001cf4 <HAL_DMA_IRQHandler+0x13e>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c8c:	6878      	ldr	r0, [r7, #4]
 8001c8e:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8001c90:	e030      	b.n	8001cf4 <HAL_DMA_IRQHandler+0x13e>
    }
  }

  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c96:	2208      	movs	r2, #8
 8001c98:	409a      	lsls	r2, r3
 8001c9a:	68fb      	ldr	r3, [r7, #12]
 8001c9c:	4013      	ands	r3, r2
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d028      	beq.n	8001cf4 <HAL_DMA_IRQHandler+0x13e>
 8001ca2:	68bb      	ldr	r3, [r7, #8]
 8001ca4:	f003 0308 	and.w	r3, r3, #8
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d023      	beq.n	8001cf4 <HAL_DMA_IRQHandler+0x13e>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	681a      	ldr	r2, [r3, #0]
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	f022 020e 	bic.w	r2, r2, #14
 8001cba:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001cc4:	2101      	movs	r1, #1
 8001cc6:	fa01 f202 	lsl.w	r2, r1, r2
 8001cca:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	2201      	movs	r2, #1
 8001cd0:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	2201      	movs	r2, #1
 8001cd6:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	2200      	movs	r2, #0
 8001cde:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferErrorCallback != NULL)
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d004      	beq.n	8001cf4 <HAL_DMA_IRQHandler+0x13e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cee:	6878      	ldr	r0, [r7, #4]
 8001cf0:	4798      	blx	r3
    }
  }
}
 8001cf2:	e7ff      	b.n	8001cf4 <HAL_DMA_IRQHandler+0x13e>
 8001cf4:	bf00      	nop
 8001cf6:	3710      	adds	r7, #16
 8001cf8:	46bd      	mov	sp, r7
 8001cfa:	bd80      	pop	{r7, pc}

08001cfc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001cfc:	b480      	push	{r7}
 8001cfe:	b085      	sub	sp, #20
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	60f8      	str	r0, [r7, #12]
 8001d04:	60b9      	str	r1, [r7, #8]
 8001d06:	607a      	str	r2, [r7, #4]
 8001d08:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8001d0a:	68fb      	ldr	r3, [r7, #12]
 8001d0c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001d0e:	68fb      	ldr	r3, [r7, #12]
 8001d10:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001d12:	2101      	movs	r1, #1
 8001d14:	fa01 f202 	lsl.w	r2, r1, r2
 8001d18:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001d1a:	68fb      	ldr	r3, [r7, #12]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	683a      	ldr	r2, [r7, #0]
 8001d20:	605a      	str	r2, [r3, #4]

  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001d22:	68fb      	ldr	r3, [r7, #12]
 8001d24:	685b      	ldr	r3, [r3, #4]
 8001d26:	2b10      	cmp	r3, #16
 8001d28:	d108      	bne.n	8001d3c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001d2a:	68fb      	ldr	r3, [r7, #12]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	687a      	ldr	r2, [r7, #4]
 8001d30:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001d32:	68fb      	ldr	r3, [r7, #12]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	68ba      	ldr	r2, [r7, #8]
 8001d38:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001d3a:	e007      	b.n	8001d4c <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	68ba      	ldr	r2, [r7, #8]
 8001d42:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	687a      	ldr	r2, [r7, #4]
 8001d4a:	60da      	str	r2, [r3, #12]
}
 8001d4c:	bf00      	nop
 8001d4e:	3714      	adds	r7, #20
 8001d50:	46bd      	mov	sp, r7
 8001d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d56:	4770      	bx	lr

08001d58 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001d58:	b480      	push	{r7}
 8001d5a:	b083      	sub	sp, #12
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	461a      	mov	r2, r3
 8001d66:	4b09      	ldr	r3, [pc, #36]	@ (8001d8c <DMA_CalcBaseAndBitshift+0x34>)
 8001d68:	4413      	add	r3, r2
 8001d6a:	4a09      	ldr	r2, [pc, #36]	@ (8001d90 <DMA_CalcBaseAndBitshift+0x38>)
 8001d6c:	fba2 2303 	umull	r2, r3, r2, r3
 8001d70:	091b      	lsrs	r3, r3, #4
 8001d72:	009a      	lsls	r2, r3, #2
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	4a06      	ldr	r2, [pc, #24]	@ (8001d94 <DMA_CalcBaseAndBitshift+0x3c>)
 8001d7c:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif
}
 8001d7e:	bf00      	nop
 8001d80:	370c      	adds	r7, #12
 8001d82:	46bd      	mov	sp, r7
 8001d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d88:	4770      	bx	lr
 8001d8a:	bf00      	nop
 8001d8c:	bffdfff8 	.word	0xbffdfff8
 8001d90:	cccccccd 	.word	0xcccccccd
 8001d94:	40020000 	.word	0x40020000

08001d98 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001d98:	b480      	push	{r7}
 8001d9a:	b087      	sub	sp, #28
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	6078      	str	r0, [r7, #4]
 8001da0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001da2:	2300      	movs	r3, #0
 8001da4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001da6:	e14e      	b.n	8002046 <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001da8:	683b      	ldr	r3, [r7, #0]
 8001daa:	681a      	ldr	r2, [r3, #0]
 8001dac:	2101      	movs	r1, #1
 8001dae:	697b      	ldr	r3, [r7, #20]
 8001db0:	fa01 f303 	lsl.w	r3, r1, r3
 8001db4:	4013      	ands	r3, r2
 8001db6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001db8:	68fb      	ldr	r3, [r7, #12]
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	f000 8140 	beq.w	8002040 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001dc0:	683b      	ldr	r3, [r7, #0]
 8001dc2:	685b      	ldr	r3, [r3, #4]
 8001dc4:	f003 0303 	and.w	r3, r3, #3
 8001dc8:	2b01      	cmp	r3, #1
 8001dca:	d005      	beq.n	8001dd8 <HAL_GPIO_Init+0x40>
 8001dcc:	683b      	ldr	r3, [r7, #0]
 8001dce:	685b      	ldr	r3, [r3, #4]
 8001dd0:	f003 0303 	and.w	r3, r3, #3
 8001dd4:	2b02      	cmp	r3, #2
 8001dd6:	d130      	bne.n	8001e3a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	689b      	ldr	r3, [r3, #8]
 8001ddc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001dde:	697b      	ldr	r3, [r7, #20]
 8001de0:	005b      	lsls	r3, r3, #1
 8001de2:	2203      	movs	r2, #3
 8001de4:	fa02 f303 	lsl.w	r3, r2, r3
 8001de8:	43db      	mvns	r3, r3
 8001dea:	693a      	ldr	r2, [r7, #16]
 8001dec:	4013      	ands	r3, r2
 8001dee:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001df0:	683b      	ldr	r3, [r7, #0]
 8001df2:	68da      	ldr	r2, [r3, #12]
 8001df4:	697b      	ldr	r3, [r7, #20]
 8001df6:	005b      	lsls	r3, r3, #1
 8001df8:	fa02 f303 	lsl.w	r3, r2, r3
 8001dfc:	693a      	ldr	r2, [r7, #16]
 8001dfe:	4313      	orrs	r3, r2
 8001e00:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	693a      	ldr	r2, [r7, #16]
 8001e06:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	685b      	ldr	r3, [r3, #4]
 8001e0c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001e0e:	2201      	movs	r2, #1
 8001e10:	697b      	ldr	r3, [r7, #20]
 8001e12:	fa02 f303 	lsl.w	r3, r2, r3
 8001e16:	43db      	mvns	r3, r3
 8001e18:	693a      	ldr	r2, [r7, #16]
 8001e1a:	4013      	ands	r3, r2
 8001e1c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001e1e:	683b      	ldr	r3, [r7, #0]
 8001e20:	685b      	ldr	r3, [r3, #4]
 8001e22:	091b      	lsrs	r3, r3, #4
 8001e24:	f003 0201 	and.w	r2, r3, #1
 8001e28:	697b      	ldr	r3, [r7, #20]
 8001e2a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e2e:	693a      	ldr	r2, [r7, #16]
 8001e30:	4313      	orrs	r3, r2
 8001e32:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	693a      	ldr	r2, [r7, #16]
 8001e38:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001e3a:	683b      	ldr	r3, [r7, #0]
 8001e3c:	685b      	ldr	r3, [r3, #4]
 8001e3e:	f003 0303 	and.w	r3, r3, #3
 8001e42:	2b03      	cmp	r3, #3
 8001e44:	d017      	beq.n	8001e76 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	68db      	ldr	r3, [r3, #12]
 8001e4a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001e4c:	697b      	ldr	r3, [r7, #20]
 8001e4e:	005b      	lsls	r3, r3, #1
 8001e50:	2203      	movs	r2, #3
 8001e52:	fa02 f303 	lsl.w	r3, r2, r3
 8001e56:	43db      	mvns	r3, r3
 8001e58:	693a      	ldr	r2, [r7, #16]
 8001e5a:	4013      	ands	r3, r2
 8001e5c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001e5e:	683b      	ldr	r3, [r7, #0]
 8001e60:	689a      	ldr	r2, [r3, #8]
 8001e62:	697b      	ldr	r3, [r7, #20]
 8001e64:	005b      	lsls	r3, r3, #1
 8001e66:	fa02 f303 	lsl.w	r3, r2, r3
 8001e6a:	693a      	ldr	r2, [r7, #16]
 8001e6c:	4313      	orrs	r3, r2
 8001e6e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	693a      	ldr	r2, [r7, #16]
 8001e74:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001e76:	683b      	ldr	r3, [r7, #0]
 8001e78:	685b      	ldr	r3, [r3, #4]
 8001e7a:	f003 0303 	and.w	r3, r3, #3
 8001e7e:	2b02      	cmp	r3, #2
 8001e80:	d123      	bne.n	8001eca <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001e82:	697b      	ldr	r3, [r7, #20]
 8001e84:	08da      	lsrs	r2, r3, #3
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	3208      	adds	r2, #8
 8001e8a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001e8e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001e90:	697b      	ldr	r3, [r7, #20]
 8001e92:	f003 0307 	and.w	r3, r3, #7
 8001e96:	009b      	lsls	r3, r3, #2
 8001e98:	220f      	movs	r2, #15
 8001e9a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e9e:	43db      	mvns	r3, r3
 8001ea0:	693a      	ldr	r2, [r7, #16]
 8001ea2:	4013      	ands	r3, r2
 8001ea4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001ea6:	683b      	ldr	r3, [r7, #0]
 8001ea8:	691a      	ldr	r2, [r3, #16]
 8001eaa:	697b      	ldr	r3, [r7, #20]
 8001eac:	f003 0307 	and.w	r3, r3, #7
 8001eb0:	009b      	lsls	r3, r3, #2
 8001eb2:	fa02 f303 	lsl.w	r3, r2, r3
 8001eb6:	693a      	ldr	r2, [r7, #16]
 8001eb8:	4313      	orrs	r3, r2
 8001eba:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001ebc:	697b      	ldr	r3, [r7, #20]
 8001ebe:	08da      	lsrs	r2, r3, #3
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	3208      	adds	r2, #8
 8001ec4:	6939      	ldr	r1, [r7, #16]
 8001ec6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001ed0:	697b      	ldr	r3, [r7, #20]
 8001ed2:	005b      	lsls	r3, r3, #1
 8001ed4:	2203      	movs	r2, #3
 8001ed6:	fa02 f303 	lsl.w	r3, r2, r3
 8001eda:	43db      	mvns	r3, r3
 8001edc:	693a      	ldr	r2, [r7, #16]
 8001ede:	4013      	ands	r3, r2
 8001ee0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001ee2:	683b      	ldr	r3, [r7, #0]
 8001ee4:	685b      	ldr	r3, [r3, #4]
 8001ee6:	f003 0203 	and.w	r2, r3, #3
 8001eea:	697b      	ldr	r3, [r7, #20]
 8001eec:	005b      	lsls	r3, r3, #1
 8001eee:	fa02 f303 	lsl.w	r3, r2, r3
 8001ef2:	693a      	ldr	r2, [r7, #16]
 8001ef4:	4313      	orrs	r3, r2
 8001ef6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	693a      	ldr	r2, [r7, #16]
 8001efc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001efe:	683b      	ldr	r3, [r7, #0]
 8001f00:	685b      	ldr	r3, [r3, #4]
 8001f02:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	f000 809a 	beq.w	8002040 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f0c:	4b55      	ldr	r3, [pc, #340]	@ (8002064 <HAL_GPIO_Init+0x2cc>)
 8001f0e:	699b      	ldr	r3, [r3, #24]
 8001f10:	4a54      	ldr	r2, [pc, #336]	@ (8002064 <HAL_GPIO_Init+0x2cc>)
 8001f12:	f043 0301 	orr.w	r3, r3, #1
 8001f16:	6193      	str	r3, [r2, #24]
 8001f18:	4b52      	ldr	r3, [pc, #328]	@ (8002064 <HAL_GPIO_Init+0x2cc>)
 8001f1a:	699b      	ldr	r3, [r3, #24]
 8001f1c:	f003 0301 	and.w	r3, r3, #1
 8001f20:	60bb      	str	r3, [r7, #8]
 8001f22:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001f24:	4a50      	ldr	r2, [pc, #320]	@ (8002068 <HAL_GPIO_Init+0x2d0>)
 8001f26:	697b      	ldr	r3, [r7, #20]
 8001f28:	089b      	lsrs	r3, r3, #2
 8001f2a:	3302      	adds	r3, #2
 8001f2c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f30:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001f32:	697b      	ldr	r3, [r7, #20]
 8001f34:	f003 0303 	and.w	r3, r3, #3
 8001f38:	009b      	lsls	r3, r3, #2
 8001f3a:	220f      	movs	r2, #15
 8001f3c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f40:	43db      	mvns	r3, r3
 8001f42:	693a      	ldr	r2, [r7, #16]
 8001f44:	4013      	ands	r3, r2
 8001f46:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001f4e:	d013      	beq.n	8001f78 <HAL_GPIO_Init+0x1e0>
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	4a46      	ldr	r2, [pc, #280]	@ (800206c <HAL_GPIO_Init+0x2d4>)
 8001f54:	4293      	cmp	r3, r2
 8001f56:	d00d      	beq.n	8001f74 <HAL_GPIO_Init+0x1dc>
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	4a45      	ldr	r2, [pc, #276]	@ (8002070 <HAL_GPIO_Init+0x2d8>)
 8001f5c:	4293      	cmp	r3, r2
 8001f5e:	d007      	beq.n	8001f70 <HAL_GPIO_Init+0x1d8>
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	4a44      	ldr	r2, [pc, #272]	@ (8002074 <HAL_GPIO_Init+0x2dc>)
 8001f64:	4293      	cmp	r3, r2
 8001f66:	d101      	bne.n	8001f6c <HAL_GPIO_Init+0x1d4>
 8001f68:	2303      	movs	r3, #3
 8001f6a:	e006      	b.n	8001f7a <HAL_GPIO_Init+0x1e2>
 8001f6c:	2305      	movs	r3, #5
 8001f6e:	e004      	b.n	8001f7a <HAL_GPIO_Init+0x1e2>
 8001f70:	2302      	movs	r3, #2
 8001f72:	e002      	b.n	8001f7a <HAL_GPIO_Init+0x1e2>
 8001f74:	2301      	movs	r3, #1
 8001f76:	e000      	b.n	8001f7a <HAL_GPIO_Init+0x1e2>
 8001f78:	2300      	movs	r3, #0
 8001f7a:	697a      	ldr	r2, [r7, #20]
 8001f7c:	f002 0203 	and.w	r2, r2, #3
 8001f80:	0092      	lsls	r2, r2, #2
 8001f82:	4093      	lsls	r3, r2
 8001f84:	693a      	ldr	r2, [r7, #16]
 8001f86:	4313      	orrs	r3, r2
 8001f88:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001f8a:	4937      	ldr	r1, [pc, #220]	@ (8002068 <HAL_GPIO_Init+0x2d0>)
 8001f8c:	697b      	ldr	r3, [r7, #20]
 8001f8e:	089b      	lsrs	r3, r3, #2
 8001f90:	3302      	adds	r3, #2
 8001f92:	693a      	ldr	r2, [r7, #16]
 8001f94:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001f98:	4b37      	ldr	r3, [pc, #220]	@ (8002078 <HAL_GPIO_Init+0x2e0>)
 8001f9a:	689b      	ldr	r3, [r3, #8]
 8001f9c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	43db      	mvns	r3, r3
 8001fa2:	693a      	ldr	r2, [r7, #16]
 8001fa4:	4013      	ands	r3, r2
 8001fa6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001fa8:	683b      	ldr	r3, [r7, #0]
 8001faa:	685b      	ldr	r3, [r3, #4]
 8001fac:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d003      	beq.n	8001fbc <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8001fb4:	693a      	ldr	r2, [r7, #16]
 8001fb6:	68fb      	ldr	r3, [r7, #12]
 8001fb8:	4313      	orrs	r3, r2
 8001fba:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001fbc:	4a2e      	ldr	r2, [pc, #184]	@ (8002078 <HAL_GPIO_Init+0x2e0>)
 8001fbe:	693b      	ldr	r3, [r7, #16]
 8001fc0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001fc2:	4b2d      	ldr	r3, [pc, #180]	@ (8002078 <HAL_GPIO_Init+0x2e0>)
 8001fc4:	68db      	ldr	r3, [r3, #12]
 8001fc6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	43db      	mvns	r3, r3
 8001fcc:	693a      	ldr	r2, [r7, #16]
 8001fce:	4013      	ands	r3, r2
 8001fd0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001fd2:	683b      	ldr	r3, [r7, #0]
 8001fd4:	685b      	ldr	r3, [r3, #4]
 8001fd6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d003      	beq.n	8001fe6 <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8001fde:	693a      	ldr	r2, [r7, #16]
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	4313      	orrs	r3, r2
 8001fe4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001fe6:	4a24      	ldr	r2, [pc, #144]	@ (8002078 <HAL_GPIO_Init+0x2e0>)
 8001fe8:	693b      	ldr	r3, [r7, #16]
 8001fea:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001fec:	4b22      	ldr	r3, [pc, #136]	@ (8002078 <HAL_GPIO_Init+0x2e0>)
 8001fee:	685b      	ldr	r3, [r3, #4]
 8001ff0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	43db      	mvns	r3, r3
 8001ff6:	693a      	ldr	r2, [r7, #16]
 8001ff8:	4013      	ands	r3, r2
 8001ffa:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001ffc:	683b      	ldr	r3, [r7, #0]
 8001ffe:	685b      	ldr	r3, [r3, #4]
 8002000:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002004:	2b00      	cmp	r3, #0
 8002006:	d003      	beq.n	8002010 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8002008:	693a      	ldr	r2, [r7, #16]
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	4313      	orrs	r3, r2
 800200e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002010:	4a19      	ldr	r2, [pc, #100]	@ (8002078 <HAL_GPIO_Init+0x2e0>)
 8002012:	693b      	ldr	r3, [r7, #16]
 8002014:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002016:	4b18      	ldr	r3, [pc, #96]	@ (8002078 <HAL_GPIO_Init+0x2e0>)
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	43db      	mvns	r3, r3
 8002020:	693a      	ldr	r2, [r7, #16]
 8002022:	4013      	ands	r3, r2
 8002024:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002026:	683b      	ldr	r3, [r7, #0]
 8002028:	685b      	ldr	r3, [r3, #4]
 800202a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800202e:	2b00      	cmp	r3, #0
 8002030:	d003      	beq.n	800203a <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 8002032:	693a      	ldr	r2, [r7, #16]
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	4313      	orrs	r3, r2
 8002038:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800203a:	4a0f      	ldr	r2, [pc, #60]	@ (8002078 <HAL_GPIO_Init+0x2e0>)
 800203c:	693b      	ldr	r3, [r7, #16]
 800203e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002040:	697b      	ldr	r3, [r7, #20]
 8002042:	3301      	adds	r3, #1
 8002044:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002046:	683b      	ldr	r3, [r7, #0]
 8002048:	681a      	ldr	r2, [r3, #0]
 800204a:	697b      	ldr	r3, [r7, #20]
 800204c:	fa22 f303 	lsr.w	r3, r2, r3
 8002050:	2b00      	cmp	r3, #0
 8002052:	f47f aea9 	bne.w	8001da8 <HAL_GPIO_Init+0x10>
  }
}
 8002056:	bf00      	nop
 8002058:	bf00      	nop
 800205a:	371c      	adds	r7, #28
 800205c:	46bd      	mov	sp, r7
 800205e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002062:	4770      	bx	lr
 8002064:	40021000 	.word	0x40021000
 8002068:	40010000 	.word	0x40010000
 800206c:	48000400 	.word	0x48000400
 8002070:	48000800 	.word	0x48000800
 8002074:	48000c00 	.word	0x48000c00
 8002078:	40010400 	.word	0x40010400

0800207c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800207c:	b480      	push	{r7}
 800207e:	b085      	sub	sp, #20
 8002080:	af00      	add	r7, sp, #0
 8002082:	6078      	str	r0, [r7, #4]
 8002084:	460b      	mov	r3, r1
 8002086:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	691a      	ldr	r2, [r3, #16]
 800208c:	887b      	ldrh	r3, [r7, #2]
 800208e:	4013      	ands	r3, r2
 8002090:	2b00      	cmp	r3, #0
 8002092:	d002      	beq.n	800209a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002094:	2301      	movs	r3, #1
 8002096:	73fb      	strb	r3, [r7, #15]
 8002098:	e001      	b.n	800209e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800209a:	2300      	movs	r3, #0
 800209c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800209e:	7bfb      	ldrb	r3, [r7, #15]
}
 80020a0:	4618      	mov	r0, r3
 80020a2:	3714      	adds	r7, #20
 80020a4:	46bd      	mov	sp, r7
 80020a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020aa:	4770      	bx	lr

080020ac <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80020ac:	b480      	push	{r7}
 80020ae:	b083      	sub	sp, #12
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	6078      	str	r0, [r7, #4]
 80020b4:	460b      	mov	r3, r1
 80020b6:	807b      	strh	r3, [r7, #2]
 80020b8:	4613      	mov	r3, r2
 80020ba:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80020bc:	787b      	ldrb	r3, [r7, #1]
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d003      	beq.n	80020ca <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80020c2:	887a      	ldrh	r2, [r7, #2]
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80020c8:	e002      	b.n	80020d0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80020ca:	887a      	ldrh	r2, [r7, #2]
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80020d0:	bf00      	nop
 80020d2:	370c      	adds	r7, #12
 80020d4:	46bd      	mov	sp, r7
 80020d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020da:	4770      	bx	lr

080020dc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80020dc:	b580      	push	{r7, lr}
 80020de:	b082      	sub	sp, #8
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d101      	bne.n	80020ee <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80020ea:	2301      	movs	r3, #1
 80020ec:	e08d      	b.n	800220a <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80020f4:	b2db      	uxtb	r3, r3
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d106      	bne.n	8002108 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	2200      	movs	r2, #0
 80020fe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002102:	6878      	ldr	r0, [r7, #4]
 8002104:	f7fe fef4 	bl	8000ef0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	2224      	movs	r2, #36	@ 0x24
 800210c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	681a      	ldr	r2, [r3, #0]
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	f022 0201 	bic.w	r2, r2, #1
 800211e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	685a      	ldr	r2, [r3, #4]
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800212c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	689a      	ldr	r2, [r3, #8]
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800213c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	68db      	ldr	r3, [r3, #12]
 8002142:	2b01      	cmp	r3, #1
 8002144:	d107      	bne.n	8002156 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	689a      	ldr	r2, [r3, #8]
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002152:	609a      	str	r2, [r3, #8]
 8002154:	e006      	b.n	8002164 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	689a      	ldr	r2, [r3, #8]
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8002162:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	68db      	ldr	r3, [r3, #12]
 8002168:	2b02      	cmp	r3, #2
 800216a:	d108      	bne.n	800217e <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	685a      	ldr	r2, [r3, #4]
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800217a:	605a      	str	r2, [r3, #4]
 800217c:	e007      	b.n	800218e <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	685a      	ldr	r2, [r3, #4]
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800218c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	685b      	ldr	r3, [r3, #4]
 8002194:	687a      	ldr	r2, [r7, #4]
 8002196:	6812      	ldr	r2, [r2, #0]
 8002198:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800219c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80021a0:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	68da      	ldr	r2, [r3, #12]
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80021b0:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	691a      	ldr	r2, [r3, #16]
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	695b      	ldr	r3, [r3, #20]
 80021ba:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	699b      	ldr	r3, [r3, #24]
 80021c2:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	430a      	orrs	r2, r1
 80021ca:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	69d9      	ldr	r1, [r3, #28]
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	6a1a      	ldr	r2, [r3, #32]
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	430a      	orrs	r2, r1
 80021da:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	681a      	ldr	r2, [r3, #0]
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	f042 0201 	orr.w	r2, r2, #1
 80021ea:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	2200      	movs	r2, #0
 80021f0:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	2220      	movs	r2, #32
 80021f6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	2200      	movs	r2, #0
 80021fe:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	2200      	movs	r2, #0
 8002204:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8002208:	2300      	movs	r3, #0
}
 800220a:	4618      	mov	r0, r3
 800220c:	3708      	adds	r7, #8
 800220e:	46bd      	mov	sp, r7
 8002210:	bd80      	pop	{r7, pc}

08002212 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002212:	b480      	push	{r7}
 8002214:	b083      	sub	sp, #12
 8002216:	af00      	add	r7, sp, #0
 8002218:	6078      	str	r0, [r7, #4]
 800221a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002222:	b2db      	uxtb	r3, r3
 8002224:	2b20      	cmp	r3, #32
 8002226:	d138      	bne.n	800229a <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800222e:	2b01      	cmp	r3, #1
 8002230:	d101      	bne.n	8002236 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002232:	2302      	movs	r3, #2
 8002234:	e032      	b.n	800229c <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	2201      	movs	r2, #1
 800223a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	2224      	movs	r2, #36	@ 0x24
 8002242:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	681a      	ldr	r2, [r3, #0]
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	f022 0201 	bic.w	r2, r2, #1
 8002254:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	681a      	ldr	r2, [r3, #0]
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002264:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	6819      	ldr	r1, [r3, #0]
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	683a      	ldr	r2, [r7, #0]
 8002272:	430a      	orrs	r2, r1
 8002274:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	681a      	ldr	r2, [r3, #0]
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	f042 0201 	orr.w	r2, r2, #1
 8002284:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	2220      	movs	r2, #32
 800228a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	2200      	movs	r2, #0
 8002292:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002296:	2300      	movs	r3, #0
 8002298:	e000      	b.n	800229c <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800229a:	2302      	movs	r3, #2
  }
}
 800229c:	4618      	mov	r0, r3
 800229e:	370c      	adds	r7, #12
 80022a0:	46bd      	mov	sp, r7
 80022a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a6:	4770      	bx	lr

080022a8 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80022a8:	b480      	push	{r7}
 80022aa:	b085      	sub	sp, #20
 80022ac:	af00      	add	r7, sp, #0
 80022ae:	6078      	str	r0, [r7, #4]
 80022b0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80022b8:	b2db      	uxtb	r3, r3
 80022ba:	2b20      	cmp	r3, #32
 80022bc:	d139      	bne.n	8002332 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80022c4:	2b01      	cmp	r3, #1
 80022c6:	d101      	bne.n	80022cc <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80022c8:	2302      	movs	r3, #2
 80022ca:	e033      	b.n	8002334 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	2201      	movs	r2, #1
 80022d0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	2224      	movs	r2, #36	@ 0x24
 80022d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	681a      	ldr	r2, [r3, #0]
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	f022 0201 	bic.w	r2, r2, #1
 80022ea:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80022fa:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80022fc:	683b      	ldr	r3, [r7, #0]
 80022fe:	021b      	lsls	r3, r3, #8
 8002300:	68fa      	ldr	r2, [r7, #12]
 8002302:	4313      	orrs	r3, r2
 8002304:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	68fa      	ldr	r2, [r7, #12]
 800230c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	681a      	ldr	r2, [r3, #0]
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	f042 0201 	orr.w	r2, r2, #1
 800231c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	2220      	movs	r2, #32
 8002322:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	2200      	movs	r2, #0
 800232a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800232e:	2300      	movs	r3, #0
 8002330:	e000      	b.n	8002334 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002332:	2302      	movs	r3, #2
  }
}
 8002334:	4618      	mov	r0, r3
 8002336:	3714      	adds	r7, #20
 8002338:	46bd      	mov	sp, r7
 800233a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800233e:	4770      	bx	lr

08002340 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002340:	b580      	push	{r7, lr}
 8002342:	f5ad 7d00 	sub.w	sp, sp, #512	@ 0x200
 8002346:	af00      	add	r7, sp, #0
 8002348:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800234c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002350:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002352:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002356:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	2b00      	cmp	r3, #0
 800235e:	d102      	bne.n	8002366 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8002360:	2301      	movs	r3, #1
 8002362:	f000 bff4 	b.w	800334e <HAL_RCC_OscConfig+0x100e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002366:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800236a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	f003 0301 	and.w	r3, r3, #1
 8002376:	2b00      	cmp	r3, #0
 8002378:	f000 816d 	beq.w	8002656 <HAL_RCC_OscConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800237c:	4bb4      	ldr	r3, [pc, #720]	@ (8002650 <HAL_RCC_OscConfig+0x310>)
 800237e:	685b      	ldr	r3, [r3, #4]
 8002380:	f003 030c 	and.w	r3, r3, #12
 8002384:	2b04      	cmp	r3, #4
 8002386:	d00c      	beq.n	80023a2 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002388:	4bb1      	ldr	r3, [pc, #708]	@ (8002650 <HAL_RCC_OscConfig+0x310>)
 800238a:	685b      	ldr	r3, [r3, #4]
 800238c:	f003 030c 	and.w	r3, r3, #12
 8002390:	2b08      	cmp	r3, #8
 8002392:	d157      	bne.n	8002444 <HAL_RCC_OscConfig+0x104>
 8002394:	4bae      	ldr	r3, [pc, #696]	@ (8002650 <HAL_RCC_OscConfig+0x310>)
 8002396:	685b      	ldr	r3, [r3, #4]
 8002398:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800239c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80023a0:	d150      	bne.n	8002444 <HAL_RCC_OscConfig+0x104>
 80023a2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80023a6:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023aa:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 80023ae:	fa93 f3a3 	rbit	r3, r3
 80023b2:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80023b6:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80023ba:	fab3 f383 	clz	r3, r3
 80023be:	b2db      	uxtb	r3, r3
 80023c0:	2b3f      	cmp	r3, #63	@ 0x3f
 80023c2:	d802      	bhi.n	80023ca <HAL_RCC_OscConfig+0x8a>
 80023c4:	4ba2      	ldr	r3, [pc, #648]	@ (8002650 <HAL_RCC_OscConfig+0x310>)
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	e015      	b.n	80023f6 <HAL_RCC_OscConfig+0xb6>
 80023ca:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80023ce:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023d2:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 80023d6:	fa93 f3a3 	rbit	r3, r3
 80023da:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 80023de:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80023e2:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 80023e6:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 80023ea:	fa93 f3a3 	rbit	r3, r3
 80023ee:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 80023f2:	4b97      	ldr	r3, [pc, #604]	@ (8002650 <HAL_RCC_OscConfig+0x310>)
 80023f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023f6:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80023fa:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
 80023fe:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 8002402:	fa92 f2a2 	rbit	r2, r2
 8002406:	f8c7 21d4 	str.w	r2, [r7, #468]	@ 0x1d4
  return result;
 800240a:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 800240e:	fab2 f282 	clz	r2, r2
 8002412:	b2d2      	uxtb	r2, r2
 8002414:	f042 0220 	orr.w	r2, r2, #32
 8002418:	b2d2      	uxtb	r2, r2
 800241a:	f002 021f 	and.w	r2, r2, #31
 800241e:	2101      	movs	r1, #1
 8002420:	fa01 f202 	lsl.w	r2, r1, r2
 8002424:	4013      	ands	r3, r2
 8002426:	2b00      	cmp	r3, #0
 8002428:	f000 8114 	beq.w	8002654 <HAL_RCC_OscConfig+0x314>
 800242c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002430:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	685b      	ldr	r3, [r3, #4]
 8002438:	2b00      	cmp	r3, #0
 800243a:	f040 810b 	bne.w	8002654 <HAL_RCC_OscConfig+0x314>
      {
        return HAL_ERROR;
 800243e:	2301      	movs	r3, #1
 8002440:	f000 bf85 	b.w	800334e <HAL_RCC_OscConfig+0x100e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002444:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002448:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	685b      	ldr	r3, [r3, #4]
 8002450:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002454:	d106      	bne.n	8002464 <HAL_RCC_OscConfig+0x124>
 8002456:	4b7e      	ldr	r3, [pc, #504]	@ (8002650 <HAL_RCC_OscConfig+0x310>)
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	4a7d      	ldr	r2, [pc, #500]	@ (8002650 <HAL_RCC_OscConfig+0x310>)
 800245c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002460:	6013      	str	r3, [r2, #0]
 8002462:	e036      	b.n	80024d2 <HAL_RCC_OscConfig+0x192>
 8002464:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002468:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	685b      	ldr	r3, [r3, #4]
 8002470:	2b00      	cmp	r3, #0
 8002472:	d10c      	bne.n	800248e <HAL_RCC_OscConfig+0x14e>
 8002474:	4b76      	ldr	r3, [pc, #472]	@ (8002650 <HAL_RCC_OscConfig+0x310>)
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	4a75      	ldr	r2, [pc, #468]	@ (8002650 <HAL_RCC_OscConfig+0x310>)
 800247a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800247e:	6013      	str	r3, [r2, #0]
 8002480:	4b73      	ldr	r3, [pc, #460]	@ (8002650 <HAL_RCC_OscConfig+0x310>)
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	4a72      	ldr	r2, [pc, #456]	@ (8002650 <HAL_RCC_OscConfig+0x310>)
 8002486:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800248a:	6013      	str	r3, [r2, #0]
 800248c:	e021      	b.n	80024d2 <HAL_RCC_OscConfig+0x192>
 800248e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002492:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	685b      	ldr	r3, [r3, #4]
 800249a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800249e:	d10c      	bne.n	80024ba <HAL_RCC_OscConfig+0x17a>
 80024a0:	4b6b      	ldr	r3, [pc, #428]	@ (8002650 <HAL_RCC_OscConfig+0x310>)
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	4a6a      	ldr	r2, [pc, #424]	@ (8002650 <HAL_RCC_OscConfig+0x310>)
 80024a6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80024aa:	6013      	str	r3, [r2, #0]
 80024ac:	4b68      	ldr	r3, [pc, #416]	@ (8002650 <HAL_RCC_OscConfig+0x310>)
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	4a67      	ldr	r2, [pc, #412]	@ (8002650 <HAL_RCC_OscConfig+0x310>)
 80024b2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80024b6:	6013      	str	r3, [r2, #0]
 80024b8:	e00b      	b.n	80024d2 <HAL_RCC_OscConfig+0x192>
 80024ba:	4b65      	ldr	r3, [pc, #404]	@ (8002650 <HAL_RCC_OscConfig+0x310>)
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	4a64      	ldr	r2, [pc, #400]	@ (8002650 <HAL_RCC_OscConfig+0x310>)
 80024c0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80024c4:	6013      	str	r3, [r2, #0]
 80024c6:	4b62      	ldr	r3, [pc, #392]	@ (8002650 <HAL_RCC_OscConfig+0x310>)
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	4a61      	ldr	r2, [pc, #388]	@ (8002650 <HAL_RCC_OscConfig+0x310>)
 80024cc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80024d0:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80024d2:	4b5f      	ldr	r3, [pc, #380]	@ (8002650 <HAL_RCC_OscConfig+0x310>)
 80024d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024d6:	f023 020f 	bic.w	r2, r3, #15
 80024da:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80024de:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	689b      	ldr	r3, [r3, #8]
 80024e6:	495a      	ldr	r1, [pc, #360]	@ (8002650 <HAL_RCC_OscConfig+0x310>)
 80024e8:	4313      	orrs	r3, r2
 80024ea:	62cb      	str	r3, [r1, #44]	@ 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80024ec:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80024f0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	685b      	ldr	r3, [r3, #4]
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d054      	beq.n	80025a6 <HAL_RCC_OscConfig+0x266>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024fc:	f7ff f974 	bl	80017e8 <HAL_GetTick>
 8002500:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002504:	e00a      	b.n	800251c <HAL_RCC_OscConfig+0x1dc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002506:	f7ff f96f 	bl	80017e8 <HAL_GetTick>
 800250a:	4602      	mov	r2, r0
 800250c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002510:	1ad3      	subs	r3, r2, r3
 8002512:	2b64      	cmp	r3, #100	@ 0x64
 8002514:	d902      	bls.n	800251c <HAL_RCC_OscConfig+0x1dc>
          {
            return HAL_TIMEOUT;
 8002516:	2303      	movs	r3, #3
 8002518:	f000 bf19 	b.w	800334e <HAL_RCC_OscConfig+0x100e>
 800251c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002520:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002524:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 8002528:	fa93 f3a3 	rbit	r3, r3
 800252c:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
  return result;
 8002530:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002534:	fab3 f383 	clz	r3, r3
 8002538:	b2db      	uxtb	r3, r3
 800253a:	2b3f      	cmp	r3, #63	@ 0x3f
 800253c:	d802      	bhi.n	8002544 <HAL_RCC_OscConfig+0x204>
 800253e:	4b44      	ldr	r3, [pc, #272]	@ (8002650 <HAL_RCC_OscConfig+0x310>)
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	e015      	b.n	8002570 <HAL_RCC_OscConfig+0x230>
 8002544:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002548:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800254c:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 8002550:	fa93 f3a3 	rbit	r3, r3
 8002554:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 8002558:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800255c:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8002560:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 8002564:	fa93 f3a3 	rbit	r3, r3
 8002568:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 800256c:	4b38      	ldr	r3, [pc, #224]	@ (8002650 <HAL_RCC_OscConfig+0x310>)
 800256e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002570:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002574:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
 8002578:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 800257c:	fa92 f2a2 	rbit	r2, r2
 8002580:	f8c7 21b4 	str.w	r2, [r7, #436]	@ 0x1b4
  return result;
 8002584:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
 8002588:	fab2 f282 	clz	r2, r2
 800258c:	b2d2      	uxtb	r2, r2
 800258e:	f042 0220 	orr.w	r2, r2, #32
 8002592:	b2d2      	uxtb	r2, r2
 8002594:	f002 021f 	and.w	r2, r2, #31
 8002598:	2101      	movs	r1, #1
 800259a:	fa01 f202 	lsl.w	r2, r1, r2
 800259e:	4013      	ands	r3, r2
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d0b0      	beq.n	8002506 <HAL_RCC_OscConfig+0x1c6>
 80025a4:	e057      	b.n	8002656 <HAL_RCC_OscConfig+0x316>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025a6:	f7ff f91f 	bl	80017e8 <HAL_GetTick>
 80025aa:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80025ae:	e00a      	b.n	80025c6 <HAL_RCC_OscConfig+0x286>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80025b0:	f7ff f91a 	bl	80017e8 <HAL_GetTick>
 80025b4:	4602      	mov	r2, r0
 80025b6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80025ba:	1ad3      	subs	r3, r2, r3
 80025bc:	2b64      	cmp	r3, #100	@ 0x64
 80025be:	d902      	bls.n	80025c6 <HAL_RCC_OscConfig+0x286>
          {
            return HAL_TIMEOUT;
 80025c0:	2303      	movs	r3, #3
 80025c2:	f000 bec4 	b.w	800334e <HAL_RCC_OscConfig+0x100e>
 80025c6:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80025ca:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025ce:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 80025d2:	fa93 f3a3 	rbit	r3, r3
 80025d6:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
  return result;
 80025da:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80025de:	fab3 f383 	clz	r3, r3
 80025e2:	b2db      	uxtb	r3, r3
 80025e4:	2b3f      	cmp	r3, #63	@ 0x3f
 80025e6:	d802      	bhi.n	80025ee <HAL_RCC_OscConfig+0x2ae>
 80025e8:	4b19      	ldr	r3, [pc, #100]	@ (8002650 <HAL_RCC_OscConfig+0x310>)
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	e015      	b.n	800261a <HAL_RCC_OscConfig+0x2da>
 80025ee:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80025f2:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025f6:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 80025fa:	fa93 f3a3 	rbit	r3, r3
 80025fe:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8002602:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002606:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 800260a:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 800260e:	fa93 f3a3 	rbit	r3, r3
 8002612:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 8002616:	4b0e      	ldr	r3, [pc, #56]	@ (8002650 <HAL_RCC_OscConfig+0x310>)
 8002618:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800261a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800261e:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
 8002622:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 8002626:	fa92 f2a2 	rbit	r2, r2
 800262a:	f8c7 2194 	str.w	r2, [r7, #404]	@ 0x194
  return result;
 800262e:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 8002632:	fab2 f282 	clz	r2, r2
 8002636:	b2d2      	uxtb	r2, r2
 8002638:	f042 0220 	orr.w	r2, r2, #32
 800263c:	b2d2      	uxtb	r2, r2
 800263e:	f002 021f 	and.w	r2, r2, #31
 8002642:	2101      	movs	r1, #1
 8002644:	fa01 f202 	lsl.w	r2, r1, r2
 8002648:	4013      	ands	r3, r2
 800264a:	2b00      	cmp	r3, #0
 800264c:	d1b0      	bne.n	80025b0 <HAL_RCC_OscConfig+0x270>
 800264e:	e002      	b.n	8002656 <HAL_RCC_OscConfig+0x316>
 8002650:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002654:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002656:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800265a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	f003 0302 	and.w	r3, r3, #2
 8002666:	2b00      	cmp	r3, #0
 8002668:	f000 816c 	beq.w	8002944 <HAL_RCC_OscConfig+0x604>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800266c:	4bcc      	ldr	r3, [pc, #816]	@ (80029a0 <HAL_RCC_OscConfig+0x660>)
 800266e:	685b      	ldr	r3, [r3, #4]
 8002670:	f003 030c 	and.w	r3, r3, #12
 8002674:	2b00      	cmp	r3, #0
 8002676:	d00b      	beq.n	8002690 <HAL_RCC_OscConfig+0x350>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002678:	4bc9      	ldr	r3, [pc, #804]	@ (80029a0 <HAL_RCC_OscConfig+0x660>)
 800267a:	685b      	ldr	r3, [r3, #4]
 800267c:	f003 030c 	and.w	r3, r3, #12
 8002680:	2b08      	cmp	r3, #8
 8002682:	d16d      	bne.n	8002760 <HAL_RCC_OscConfig+0x420>
 8002684:	4bc6      	ldr	r3, [pc, #792]	@ (80029a0 <HAL_RCC_OscConfig+0x660>)
 8002686:	685b      	ldr	r3, [r3, #4]
 8002688:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800268c:	2b00      	cmp	r3, #0
 800268e:	d167      	bne.n	8002760 <HAL_RCC_OscConfig+0x420>
 8002690:	2302      	movs	r3, #2
 8002692:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002696:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 800269a:	fa93 f3a3 	rbit	r3, r3
 800269e:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
  return result;
 80026a2:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80026a6:	fab3 f383 	clz	r3, r3
 80026aa:	b2db      	uxtb	r3, r3
 80026ac:	2b3f      	cmp	r3, #63	@ 0x3f
 80026ae:	d802      	bhi.n	80026b6 <HAL_RCC_OscConfig+0x376>
 80026b0:	4bbb      	ldr	r3, [pc, #748]	@ (80029a0 <HAL_RCC_OscConfig+0x660>)
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	e013      	b.n	80026de <HAL_RCC_OscConfig+0x39e>
 80026b6:	2302      	movs	r3, #2
 80026b8:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026bc:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 80026c0:	fa93 f3a3 	rbit	r3, r3
 80026c4:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 80026c8:	2302      	movs	r3, #2
 80026ca:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 80026ce:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 80026d2:	fa93 f3a3 	rbit	r3, r3
 80026d6:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 80026da:	4bb1      	ldr	r3, [pc, #708]	@ (80029a0 <HAL_RCC_OscConfig+0x660>)
 80026dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026de:	2202      	movs	r2, #2
 80026e0:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
 80026e4:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 80026e8:	fa92 f2a2 	rbit	r2, r2
 80026ec:	f8c7 2174 	str.w	r2, [r7, #372]	@ 0x174
  return result;
 80026f0:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 80026f4:	fab2 f282 	clz	r2, r2
 80026f8:	b2d2      	uxtb	r2, r2
 80026fa:	f042 0220 	orr.w	r2, r2, #32
 80026fe:	b2d2      	uxtb	r2, r2
 8002700:	f002 021f 	and.w	r2, r2, #31
 8002704:	2101      	movs	r1, #1
 8002706:	fa01 f202 	lsl.w	r2, r1, r2
 800270a:	4013      	ands	r3, r2
 800270c:	2b00      	cmp	r3, #0
 800270e:	d00a      	beq.n	8002726 <HAL_RCC_OscConfig+0x3e6>
 8002710:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002714:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	691b      	ldr	r3, [r3, #16]
 800271c:	2b01      	cmp	r3, #1
 800271e:	d002      	beq.n	8002726 <HAL_RCC_OscConfig+0x3e6>
      {
        return HAL_ERROR;
 8002720:	2301      	movs	r3, #1
 8002722:	f000 be14 	b.w	800334e <HAL_RCC_OscConfig+0x100e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002726:	4b9e      	ldr	r3, [pc, #632]	@ (80029a0 <HAL_RCC_OscConfig+0x660>)
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800272e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002732:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	695b      	ldr	r3, [r3, #20]
 800273a:	21f8      	movs	r1, #248	@ 0xf8
 800273c:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002740:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 8002744:	fa91 f1a1 	rbit	r1, r1
 8002748:	f8c7 116c 	str.w	r1, [r7, #364]	@ 0x16c
  return result;
 800274c:	f8d7 116c 	ldr.w	r1, [r7, #364]	@ 0x16c
 8002750:	fab1 f181 	clz	r1, r1
 8002754:	b2c9      	uxtb	r1, r1
 8002756:	408b      	lsls	r3, r1
 8002758:	4991      	ldr	r1, [pc, #580]	@ (80029a0 <HAL_RCC_OscConfig+0x660>)
 800275a:	4313      	orrs	r3, r2
 800275c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800275e:	e0f1      	b.n	8002944 <HAL_RCC_OscConfig+0x604>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002760:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002764:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	691b      	ldr	r3, [r3, #16]
 800276c:	2b00      	cmp	r3, #0
 800276e:	f000 8083 	beq.w	8002878 <HAL_RCC_OscConfig+0x538>
 8002772:	2301      	movs	r3, #1
 8002774:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002778:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 800277c:	fa93 f3a3 	rbit	r3, r3
 8002780:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
  return result;
 8002784:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002788:	fab3 f383 	clz	r3, r3
 800278c:	b2db      	uxtb	r3, r3
 800278e:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002792:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002796:	009b      	lsls	r3, r3, #2
 8002798:	461a      	mov	r2, r3
 800279a:	2301      	movs	r3, #1
 800279c:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800279e:	f7ff f823 	bl	80017e8 <HAL_GetTick>
 80027a2:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80027a6:	e00a      	b.n	80027be <HAL_RCC_OscConfig+0x47e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80027a8:	f7ff f81e 	bl	80017e8 <HAL_GetTick>
 80027ac:	4602      	mov	r2, r0
 80027ae:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80027b2:	1ad3      	subs	r3, r2, r3
 80027b4:	2b02      	cmp	r3, #2
 80027b6:	d902      	bls.n	80027be <HAL_RCC_OscConfig+0x47e>
          {
            return HAL_TIMEOUT;
 80027b8:	2303      	movs	r3, #3
 80027ba:	f000 bdc8 	b.w	800334e <HAL_RCC_OscConfig+0x100e>
 80027be:	2302      	movs	r3, #2
 80027c0:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027c4:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 80027c8:	fa93 f3a3 	rbit	r3, r3
 80027cc:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
  return result;
 80027d0:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80027d4:	fab3 f383 	clz	r3, r3
 80027d8:	b2db      	uxtb	r3, r3
 80027da:	2b3f      	cmp	r3, #63	@ 0x3f
 80027dc:	d802      	bhi.n	80027e4 <HAL_RCC_OscConfig+0x4a4>
 80027de:	4b70      	ldr	r3, [pc, #448]	@ (80029a0 <HAL_RCC_OscConfig+0x660>)
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	e013      	b.n	800280c <HAL_RCC_OscConfig+0x4cc>
 80027e4:	2302      	movs	r3, #2
 80027e6:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027ea:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 80027ee:	fa93 f3a3 	rbit	r3, r3
 80027f2:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 80027f6:	2302      	movs	r3, #2
 80027f8:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 80027fc:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8002800:	fa93 f3a3 	rbit	r3, r3
 8002804:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 8002808:	4b65      	ldr	r3, [pc, #404]	@ (80029a0 <HAL_RCC_OscConfig+0x660>)
 800280a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800280c:	2202      	movs	r2, #2
 800280e:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
 8002812:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 8002816:	fa92 f2a2 	rbit	r2, r2
 800281a:	f8c7 2144 	str.w	r2, [r7, #324]	@ 0x144
  return result;
 800281e:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 8002822:	fab2 f282 	clz	r2, r2
 8002826:	b2d2      	uxtb	r2, r2
 8002828:	f042 0220 	orr.w	r2, r2, #32
 800282c:	b2d2      	uxtb	r2, r2
 800282e:	f002 021f 	and.w	r2, r2, #31
 8002832:	2101      	movs	r1, #1
 8002834:	fa01 f202 	lsl.w	r2, r1, r2
 8002838:	4013      	ands	r3, r2
 800283a:	2b00      	cmp	r3, #0
 800283c:	d0b4      	beq.n	80027a8 <HAL_RCC_OscConfig+0x468>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800283e:	4b58      	ldr	r3, [pc, #352]	@ (80029a0 <HAL_RCC_OscConfig+0x660>)
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002846:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800284a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	695b      	ldr	r3, [r3, #20]
 8002852:	21f8      	movs	r1, #248	@ 0xf8
 8002854:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002858:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 800285c:	fa91 f1a1 	rbit	r1, r1
 8002860:	f8c7 113c 	str.w	r1, [r7, #316]	@ 0x13c
  return result;
 8002864:	f8d7 113c 	ldr.w	r1, [r7, #316]	@ 0x13c
 8002868:	fab1 f181 	clz	r1, r1
 800286c:	b2c9      	uxtb	r1, r1
 800286e:	408b      	lsls	r3, r1
 8002870:	494b      	ldr	r1, [pc, #300]	@ (80029a0 <HAL_RCC_OscConfig+0x660>)
 8002872:	4313      	orrs	r3, r2
 8002874:	600b      	str	r3, [r1, #0]
 8002876:	e065      	b.n	8002944 <HAL_RCC_OscConfig+0x604>
 8002878:	2301      	movs	r3, #1
 800287a:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800287e:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8002882:	fa93 f3a3 	rbit	r3, r3
 8002886:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  return result;
 800288a:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800288e:	fab3 f383 	clz	r3, r3
 8002892:	b2db      	uxtb	r3, r3
 8002894:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002898:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 800289c:	009b      	lsls	r3, r3, #2
 800289e:	461a      	mov	r2, r3
 80028a0:	2300      	movs	r3, #0
 80028a2:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028a4:	f7fe ffa0 	bl	80017e8 <HAL_GetTick>
 80028a8:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80028ac:	e00a      	b.n	80028c4 <HAL_RCC_OscConfig+0x584>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80028ae:	f7fe ff9b 	bl	80017e8 <HAL_GetTick>
 80028b2:	4602      	mov	r2, r0
 80028b4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80028b8:	1ad3      	subs	r3, r2, r3
 80028ba:	2b02      	cmp	r3, #2
 80028bc:	d902      	bls.n	80028c4 <HAL_RCC_OscConfig+0x584>
          {
            return HAL_TIMEOUT;
 80028be:	2303      	movs	r3, #3
 80028c0:	f000 bd45 	b.w	800334e <HAL_RCC_OscConfig+0x100e>
 80028c4:	2302      	movs	r3, #2
 80028c6:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028ca:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80028ce:	fa93 f3a3 	rbit	r3, r3
 80028d2:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  return result;
 80028d6:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80028da:	fab3 f383 	clz	r3, r3
 80028de:	b2db      	uxtb	r3, r3
 80028e0:	2b3f      	cmp	r3, #63	@ 0x3f
 80028e2:	d802      	bhi.n	80028ea <HAL_RCC_OscConfig+0x5aa>
 80028e4:	4b2e      	ldr	r3, [pc, #184]	@ (80029a0 <HAL_RCC_OscConfig+0x660>)
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	e013      	b.n	8002912 <HAL_RCC_OscConfig+0x5d2>
 80028ea:	2302      	movs	r3, #2
 80028ec:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028f0:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80028f4:	fa93 f3a3 	rbit	r3, r3
 80028f8:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 80028fc:	2302      	movs	r3, #2
 80028fe:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8002902:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8002906:	fa93 f3a3 	rbit	r3, r3
 800290a:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 800290e:	4b24      	ldr	r3, [pc, #144]	@ (80029a0 <HAL_RCC_OscConfig+0x660>)
 8002910:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002912:	2202      	movs	r2, #2
 8002914:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
 8002918:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 800291c:	fa92 f2a2 	rbit	r2, r2
 8002920:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
  return result;
 8002924:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 8002928:	fab2 f282 	clz	r2, r2
 800292c:	b2d2      	uxtb	r2, r2
 800292e:	f042 0220 	orr.w	r2, r2, #32
 8002932:	b2d2      	uxtb	r2, r2
 8002934:	f002 021f 	and.w	r2, r2, #31
 8002938:	2101      	movs	r1, #1
 800293a:	fa01 f202 	lsl.w	r2, r1, r2
 800293e:	4013      	ands	r3, r2
 8002940:	2b00      	cmp	r3, #0
 8002942:	d1b4      	bne.n	80028ae <HAL_RCC_OscConfig+0x56e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002944:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002948:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	f003 0308 	and.w	r3, r3, #8
 8002954:	2b00      	cmp	r3, #0
 8002956:	f000 8115 	beq.w	8002b84 <HAL_RCC_OscConfig+0x844>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800295a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800295e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	699b      	ldr	r3, [r3, #24]
 8002966:	2b00      	cmp	r3, #0
 8002968:	d07e      	beq.n	8002a68 <HAL_RCC_OscConfig+0x728>
 800296a:	2301      	movs	r3, #1
 800296c:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002970:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8002974:	fa93 f3a3 	rbit	r3, r3
 8002978:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
  return result;
 800297c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002980:	fab3 f383 	clz	r3, r3
 8002984:	b2db      	uxtb	r3, r3
 8002986:	461a      	mov	r2, r3
 8002988:	4b06      	ldr	r3, [pc, #24]	@ (80029a4 <HAL_RCC_OscConfig+0x664>)
 800298a:	4413      	add	r3, r2
 800298c:	009b      	lsls	r3, r3, #2
 800298e:	461a      	mov	r2, r3
 8002990:	2301      	movs	r3, #1
 8002992:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002994:	f7fe ff28 	bl	80017e8 <HAL_GetTick>
 8002998:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800299c:	e00f      	b.n	80029be <HAL_RCC_OscConfig+0x67e>
 800299e:	bf00      	nop
 80029a0:	40021000 	.word	0x40021000
 80029a4:	10908120 	.word	0x10908120
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80029a8:	f7fe ff1e 	bl	80017e8 <HAL_GetTick>
 80029ac:	4602      	mov	r2, r0
 80029ae:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80029b2:	1ad3      	subs	r3, r2, r3
 80029b4:	2b02      	cmp	r3, #2
 80029b6:	d902      	bls.n	80029be <HAL_RCC_OscConfig+0x67e>
        {
          return HAL_TIMEOUT;
 80029b8:	2303      	movs	r3, #3
 80029ba:	f000 bcc8 	b.w	800334e <HAL_RCC_OscConfig+0x100e>
 80029be:	2302      	movs	r3, #2
 80029c0:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029c4:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 80029c8:	fa93 f3a3 	rbit	r3, r3
 80029cc:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80029d0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80029d4:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80029d8:	2202      	movs	r2, #2
 80029da:	601a      	str	r2, [r3, #0]
 80029dc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80029e0:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	fa93 f2a3 	rbit	r2, r3
 80029ea:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80029ee:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80029f2:	601a      	str	r2, [r3, #0]
 80029f4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80029f8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80029fc:	2202      	movs	r2, #2
 80029fe:	601a      	str	r2, [r3, #0]
 8002a00:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a04:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	fa93 f2a3 	rbit	r2, r3
 8002a0e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a12:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002a16:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a18:	4bb0      	ldr	r3, [pc, #704]	@ (8002cdc <HAL_RCC_OscConfig+0x99c>)
 8002a1a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002a1c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a20:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8002a24:	2102      	movs	r1, #2
 8002a26:	6019      	str	r1, [r3, #0]
 8002a28:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a2c:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	fa93 f1a3 	rbit	r1, r3
 8002a36:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a3a:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8002a3e:	6019      	str	r1, [r3, #0]
  return result;
 8002a40:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a44:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	fab3 f383 	clz	r3, r3
 8002a4e:	b2db      	uxtb	r3, r3
 8002a50:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8002a54:	b2db      	uxtb	r3, r3
 8002a56:	f003 031f 	and.w	r3, r3, #31
 8002a5a:	2101      	movs	r1, #1
 8002a5c:	fa01 f303 	lsl.w	r3, r1, r3
 8002a60:	4013      	ands	r3, r2
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d0a0      	beq.n	80029a8 <HAL_RCC_OscConfig+0x668>
 8002a66:	e08d      	b.n	8002b84 <HAL_RCC_OscConfig+0x844>
 8002a68:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a6c:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8002a70:	2201      	movs	r2, #1
 8002a72:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a74:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a78:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	fa93 f2a3 	rbit	r2, r3
 8002a82:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a86:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8002a8a:	601a      	str	r2, [r3, #0]
  return result;
 8002a8c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a90:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8002a94:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002a96:	fab3 f383 	clz	r3, r3
 8002a9a:	b2db      	uxtb	r3, r3
 8002a9c:	461a      	mov	r2, r3
 8002a9e:	4b90      	ldr	r3, [pc, #576]	@ (8002ce0 <HAL_RCC_OscConfig+0x9a0>)
 8002aa0:	4413      	add	r3, r2
 8002aa2:	009b      	lsls	r3, r3, #2
 8002aa4:	461a      	mov	r2, r3
 8002aa6:	2300      	movs	r3, #0
 8002aa8:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002aaa:	f7fe fe9d 	bl	80017e8 <HAL_GetTick>
 8002aae:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002ab2:	e00a      	b.n	8002aca <HAL_RCC_OscConfig+0x78a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002ab4:	f7fe fe98 	bl	80017e8 <HAL_GetTick>
 8002ab8:	4602      	mov	r2, r0
 8002aba:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002abe:	1ad3      	subs	r3, r2, r3
 8002ac0:	2b02      	cmp	r3, #2
 8002ac2:	d902      	bls.n	8002aca <HAL_RCC_OscConfig+0x78a>
        {
          return HAL_TIMEOUT;
 8002ac4:	2303      	movs	r3, #3
 8002ac6:	f000 bc42 	b.w	800334e <HAL_RCC_OscConfig+0x100e>
 8002aca:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ace:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8002ad2:	2202      	movs	r2, #2
 8002ad4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ad6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ada:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	fa93 f2a3 	rbit	r2, r3
 8002ae4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ae8:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8002aec:	601a      	str	r2, [r3, #0]
 8002aee:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002af2:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8002af6:	2202      	movs	r2, #2
 8002af8:	601a      	str	r2, [r3, #0]
 8002afa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002afe:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	fa93 f2a3 	rbit	r2, r3
 8002b08:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b0c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8002b10:	601a      	str	r2, [r3, #0]
 8002b12:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b16:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8002b1a:	2202      	movs	r2, #2
 8002b1c:	601a      	str	r2, [r3, #0]
 8002b1e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b22:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	fa93 f2a3 	rbit	r2, r3
 8002b2c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b30:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002b34:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002b36:	4b69      	ldr	r3, [pc, #420]	@ (8002cdc <HAL_RCC_OscConfig+0x99c>)
 8002b38:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002b3a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b3e:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8002b42:	2102      	movs	r1, #2
 8002b44:	6019      	str	r1, [r3, #0]
 8002b46:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b4a:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	fa93 f1a3 	rbit	r1, r3
 8002b54:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b58:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002b5c:	6019      	str	r1, [r3, #0]
  return result;
 8002b5e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b62:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	fab3 f383 	clz	r3, r3
 8002b6c:	b2db      	uxtb	r3, r3
 8002b6e:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8002b72:	b2db      	uxtb	r3, r3
 8002b74:	f003 031f 	and.w	r3, r3, #31
 8002b78:	2101      	movs	r1, #1
 8002b7a:	fa01 f303 	lsl.w	r3, r1, r3
 8002b7e:	4013      	ands	r3, r2
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d197      	bne.n	8002ab4 <HAL_RCC_OscConfig+0x774>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002b84:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b88:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	f003 0304 	and.w	r3, r3, #4
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	f000 819e 	beq.w	8002ed6 <HAL_RCC_OscConfig+0xb96>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002b9a:	2300      	movs	r3, #0
 8002b9c:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002ba0:	4b4e      	ldr	r3, [pc, #312]	@ (8002cdc <HAL_RCC_OscConfig+0x99c>)
 8002ba2:	69db      	ldr	r3, [r3, #28]
 8002ba4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d116      	bne.n	8002bda <HAL_RCC_OscConfig+0x89a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002bac:	4b4b      	ldr	r3, [pc, #300]	@ (8002cdc <HAL_RCC_OscConfig+0x99c>)
 8002bae:	69db      	ldr	r3, [r3, #28]
 8002bb0:	4a4a      	ldr	r2, [pc, #296]	@ (8002cdc <HAL_RCC_OscConfig+0x99c>)
 8002bb2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002bb6:	61d3      	str	r3, [r2, #28]
 8002bb8:	4b48      	ldr	r3, [pc, #288]	@ (8002cdc <HAL_RCC_OscConfig+0x99c>)
 8002bba:	69db      	ldr	r3, [r3, #28]
 8002bbc:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 8002bc0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002bc4:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8002bc8:	601a      	str	r2, [r3, #0]
 8002bca:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002bce:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8002bd2:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8002bd4:	2301      	movs	r3, #1
 8002bd6:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002bda:	4b42      	ldr	r3, [pc, #264]	@ (8002ce4 <HAL_RCC_OscConfig+0x9a4>)
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d11a      	bne.n	8002c1c <HAL_RCC_OscConfig+0x8dc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002be6:	4b3f      	ldr	r3, [pc, #252]	@ (8002ce4 <HAL_RCC_OscConfig+0x9a4>)
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	4a3e      	ldr	r2, [pc, #248]	@ (8002ce4 <HAL_RCC_OscConfig+0x9a4>)
 8002bec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002bf0:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002bf2:	f7fe fdf9 	bl	80017e8 <HAL_GetTick>
 8002bf6:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002bfa:	e009      	b.n	8002c10 <HAL_RCC_OscConfig+0x8d0>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002bfc:	f7fe fdf4 	bl	80017e8 <HAL_GetTick>
 8002c00:	4602      	mov	r2, r0
 8002c02:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002c06:	1ad3      	subs	r3, r2, r3
 8002c08:	2b64      	cmp	r3, #100	@ 0x64
 8002c0a:	d901      	bls.n	8002c10 <HAL_RCC_OscConfig+0x8d0>
        {
          return HAL_TIMEOUT;
 8002c0c:	2303      	movs	r3, #3
 8002c0e:	e39e      	b.n	800334e <HAL_RCC_OscConfig+0x100e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c10:	4b34      	ldr	r3, [pc, #208]	@ (8002ce4 <HAL_RCC_OscConfig+0x9a4>)
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d0ef      	beq.n	8002bfc <HAL_RCC_OscConfig+0x8bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002c1c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c20:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	68db      	ldr	r3, [r3, #12]
 8002c28:	2b01      	cmp	r3, #1
 8002c2a:	d106      	bne.n	8002c3a <HAL_RCC_OscConfig+0x8fa>
 8002c2c:	4b2b      	ldr	r3, [pc, #172]	@ (8002cdc <HAL_RCC_OscConfig+0x99c>)
 8002c2e:	6a1b      	ldr	r3, [r3, #32]
 8002c30:	4a2a      	ldr	r2, [pc, #168]	@ (8002cdc <HAL_RCC_OscConfig+0x99c>)
 8002c32:	f043 0301 	orr.w	r3, r3, #1
 8002c36:	6213      	str	r3, [r2, #32]
 8002c38:	e035      	b.n	8002ca6 <HAL_RCC_OscConfig+0x966>
 8002c3a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c3e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	68db      	ldr	r3, [r3, #12]
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d10c      	bne.n	8002c64 <HAL_RCC_OscConfig+0x924>
 8002c4a:	4b24      	ldr	r3, [pc, #144]	@ (8002cdc <HAL_RCC_OscConfig+0x99c>)
 8002c4c:	6a1b      	ldr	r3, [r3, #32]
 8002c4e:	4a23      	ldr	r2, [pc, #140]	@ (8002cdc <HAL_RCC_OscConfig+0x99c>)
 8002c50:	f023 0301 	bic.w	r3, r3, #1
 8002c54:	6213      	str	r3, [r2, #32]
 8002c56:	4b21      	ldr	r3, [pc, #132]	@ (8002cdc <HAL_RCC_OscConfig+0x99c>)
 8002c58:	6a1b      	ldr	r3, [r3, #32]
 8002c5a:	4a20      	ldr	r2, [pc, #128]	@ (8002cdc <HAL_RCC_OscConfig+0x99c>)
 8002c5c:	f023 0304 	bic.w	r3, r3, #4
 8002c60:	6213      	str	r3, [r2, #32]
 8002c62:	e020      	b.n	8002ca6 <HAL_RCC_OscConfig+0x966>
 8002c64:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c68:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	68db      	ldr	r3, [r3, #12]
 8002c70:	2b05      	cmp	r3, #5
 8002c72:	d10c      	bne.n	8002c8e <HAL_RCC_OscConfig+0x94e>
 8002c74:	4b19      	ldr	r3, [pc, #100]	@ (8002cdc <HAL_RCC_OscConfig+0x99c>)
 8002c76:	6a1b      	ldr	r3, [r3, #32]
 8002c78:	4a18      	ldr	r2, [pc, #96]	@ (8002cdc <HAL_RCC_OscConfig+0x99c>)
 8002c7a:	f043 0304 	orr.w	r3, r3, #4
 8002c7e:	6213      	str	r3, [r2, #32]
 8002c80:	4b16      	ldr	r3, [pc, #88]	@ (8002cdc <HAL_RCC_OscConfig+0x99c>)
 8002c82:	6a1b      	ldr	r3, [r3, #32]
 8002c84:	4a15      	ldr	r2, [pc, #84]	@ (8002cdc <HAL_RCC_OscConfig+0x99c>)
 8002c86:	f043 0301 	orr.w	r3, r3, #1
 8002c8a:	6213      	str	r3, [r2, #32]
 8002c8c:	e00b      	b.n	8002ca6 <HAL_RCC_OscConfig+0x966>
 8002c8e:	4b13      	ldr	r3, [pc, #76]	@ (8002cdc <HAL_RCC_OscConfig+0x99c>)
 8002c90:	6a1b      	ldr	r3, [r3, #32]
 8002c92:	4a12      	ldr	r2, [pc, #72]	@ (8002cdc <HAL_RCC_OscConfig+0x99c>)
 8002c94:	f023 0301 	bic.w	r3, r3, #1
 8002c98:	6213      	str	r3, [r2, #32]
 8002c9a:	4b10      	ldr	r3, [pc, #64]	@ (8002cdc <HAL_RCC_OscConfig+0x99c>)
 8002c9c:	6a1b      	ldr	r3, [r3, #32]
 8002c9e:	4a0f      	ldr	r2, [pc, #60]	@ (8002cdc <HAL_RCC_OscConfig+0x99c>)
 8002ca0:	f023 0304 	bic.w	r3, r3, #4
 8002ca4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002ca6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002caa:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	68db      	ldr	r3, [r3, #12]
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	f000 8087 	beq.w	8002dc6 <HAL_RCC_OscConfig+0xa86>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002cb8:	f7fe fd96 	bl	80017e8 <HAL_GetTick>
 8002cbc:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002cc0:	e012      	b.n	8002ce8 <HAL_RCC_OscConfig+0x9a8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002cc2:	f7fe fd91 	bl	80017e8 <HAL_GetTick>
 8002cc6:	4602      	mov	r2, r0
 8002cc8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002ccc:	1ad3      	subs	r3, r2, r3
 8002cce:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002cd2:	4293      	cmp	r3, r2
 8002cd4:	d908      	bls.n	8002ce8 <HAL_RCC_OscConfig+0x9a8>
        {
          return HAL_TIMEOUT;
 8002cd6:	2303      	movs	r3, #3
 8002cd8:	e339      	b.n	800334e <HAL_RCC_OscConfig+0x100e>
 8002cda:	bf00      	nop
 8002cdc:	40021000 	.word	0x40021000
 8002ce0:	10908120 	.word	0x10908120
 8002ce4:	40007000 	.word	0x40007000
 8002ce8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002cec:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002cf0:	2202      	movs	r2, #2
 8002cf2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cf4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002cf8:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	fa93 f2a3 	rbit	r2, r3
 8002d02:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d06:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8002d0a:	601a      	str	r2, [r3, #0]
 8002d0c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d10:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8002d14:	2202      	movs	r2, #2
 8002d16:	601a      	str	r2, [r3, #0]
 8002d18:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d1c:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	fa93 f2a3 	rbit	r2, r3
 8002d26:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d2a:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8002d2e:	601a      	str	r2, [r3, #0]
  return result;
 8002d30:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d34:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8002d38:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d3a:	fab3 f383 	clz	r3, r3
 8002d3e:	b2db      	uxtb	r3, r3
 8002d40:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8002d44:	b2db      	uxtb	r3, r3
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d102      	bne.n	8002d50 <HAL_RCC_OscConfig+0xa10>
 8002d4a:	4b98      	ldr	r3, [pc, #608]	@ (8002fac <HAL_RCC_OscConfig+0xc6c>)
 8002d4c:	6a1b      	ldr	r3, [r3, #32]
 8002d4e:	e013      	b.n	8002d78 <HAL_RCC_OscConfig+0xa38>
 8002d50:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d54:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8002d58:	2202      	movs	r2, #2
 8002d5a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d5c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d60:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	fa93 f2a3 	rbit	r2, r3
 8002d6a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d6e:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8002d72:	601a      	str	r2, [r3, #0]
 8002d74:	4b8d      	ldr	r3, [pc, #564]	@ (8002fac <HAL_RCC_OscConfig+0xc6c>)
 8002d76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d78:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002d7c:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8002d80:	2102      	movs	r1, #2
 8002d82:	6011      	str	r1, [r2, #0]
 8002d84:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002d88:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8002d8c:	6812      	ldr	r2, [r2, #0]
 8002d8e:	fa92 f1a2 	rbit	r1, r2
 8002d92:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002d96:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8002d9a:	6011      	str	r1, [r2, #0]
  return result;
 8002d9c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002da0:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8002da4:	6812      	ldr	r2, [r2, #0]
 8002da6:	fab2 f282 	clz	r2, r2
 8002daa:	b2d2      	uxtb	r2, r2
 8002dac:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002db0:	b2d2      	uxtb	r2, r2
 8002db2:	f002 021f 	and.w	r2, r2, #31
 8002db6:	2101      	movs	r1, #1
 8002db8:	fa01 f202 	lsl.w	r2, r1, r2
 8002dbc:	4013      	ands	r3, r2
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	f43f af7f 	beq.w	8002cc2 <HAL_RCC_OscConfig+0x982>
 8002dc4:	e07d      	b.n	8002ec2 <HAL_RCC_OscConfig+0xb82>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002dc6:	f7fe fd0f 	bl	80017e8 <HAL_GetTick>
 8002dca:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002dce:	e00b      	b.n	8002de8 <HAL_RCC_OscConfig+0xaa8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002dd0:	f7fe fd0a 	bl	80017e8 <HAL_GetTick>
 8002dd4:	4602      	mov	r2, r0
 8002dd6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002dda:	1ad3      	subs	r3, r2, r3
 8002ddc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002de0:	4293      	cmp	r3, r2
 8002de2:	d901      	bls.n	8002de8 <HAL_RCC_OscConfig+0xaa8>
        {
          return HAL_TIMEOUT;
 8002de4:	2303      	movs	r3, #3
 8002de6:	e2b2      	b.n	800334e <HAL_RCC_OscConfig+0x100e>
 8002de8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002dec:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8002df0:	2202      	movs	r2, #2
 8002df2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002df4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002df8:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	fa93 f2a3 	rbit	r2, r3
 8002e02:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e06:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8002e0a:	601a      	str	r2, [r3, #0]
 8002e0c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e10:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8002e14:	2202      	movs	r2, #2
 8002e16:	601a      	str	r2, [r3, #0]
 8002e18:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e1c:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	fa93 f2a3 	rbit	r2, r3
 8002e26:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e2a:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8002e2e:	601a      	str	r2, [r3, #0]
  return result;
 8002e30:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e34:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8002e38:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002e3a:	fab3 f383 	clz	r3, r3
 8002e3e:	b2db      	uxtb	r3, r3
 8002e40:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8002e44:	b2db      	uxtb	r3, r3
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d102      	bne.n	8002e50 <HAL_RCC_OscConfig+0xb10>
 8002e4a:	4b58      	ldr	r3, [pc, #352]	@ (8002fac <HAL_RCC_OscConfig+0xc6c>)
 8002e4c:	6a1b      	ldr	r3, [r3, #32]
 8002e4e:	e013      	b.n	8002e78 <HAL_RCC_OscConfig+0xb38>
 8002e50:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e54:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8002e58:	2202      	movs	r2, #2
 8002e5a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e5c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e60:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	fa93 f2a3 	rbit	r2, r3
 8002e6a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e6e:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8002e72:	601a      	str	r2, [r3, #0]
 8002e74:	4b4d      	ldr	r3, [pc, #308]	@ (8002fac <HAL_RCC_OscConfig+0xc6c>)
 8002e76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e78:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002e7c:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8002e80:	2102      	movs	r1, #2
 8002e82:	6011      	str	r1, [r2, #0]
 8002e84:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002e88:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8002e8c:	6812      	ldr	r2, [r2, #0]
 8002e8e:	fa92 f1a2 	rbit	r1, r2
 8002e92:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002e96:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8002e9a:	6011      	str	r1, [r2, #0]
  return result;
 8002e9c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002ea0:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8002ea4:	6812      	ldr	r2, [r2, #0]
 8002ea6:	fab2 f282 	clz	r2, r2
 8002eaa:	b2d2      	uxtb	r2, r2
 8002eac:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002eb0:	b2d2      	uxtb	r2, r2
 8002eb2:	f002 021f 	and.w	r2, r2, #31
 8002eb6:	2101      	movs	r1, #1
 8002eb8:	fa01 f202 	lsl.w	r2, r1, r2
 8002ebc:	4013      	ands	r3, r2
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d186      	bne.n	8002dd0 <HAL_RCC_OscConfig+0xa90>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002ec2:	f897 31ff 	ldrb.w	r3, [r7, #511]	@ 0x1ff
 8002ec6:	2b01      	cmp	r3, #1
 8002ec8:	d105      	bne.n	8002ed6 <HAL_RCC_OscConfig+0xb96>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002eca:	4b38      	ldr	r3, [pc, #224]	@ (8002fac <HAL_RCC_OscConfig+0xc6c>)
 8002ecc:	69db      	ldr	r3, [r3, #28]
 8002ece:	4a37      	ldr	r2, [pc, #220]	@ (8002fac <HAL_RCC_OscConfig+0xc6c>)
 8002ed0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002ed4:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002ed6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002eda:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	69db      	ldr	r3, [r3, #28]
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	f000 8232 	beq.w	800334c <HAL_RCC_OscConfig+0x100c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002ee8:	4b30      	ldr	r3, [pc, #192]	@ (8002fac <HAL_RCC_OscConfig+0xc6c>)
 8002eea:	685b      	ldr	r3, [r3, #4]
 8002eec:	f003 030c 	and.w	r3, r3, #12
 8002ef0:	2b08      	cmp	r3, #8
 8002ef2:	f000 8201 	beq.w	80032f8 <HAL_RCC_OscConfig+0xfb8>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002ef6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002efa:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	69db      	ldr	r3, [r3, #28]
 8002f02:	2b02      	cmp	r3, #2
 8002f04:	f040 8157 	bne.w	80031b6 <HAL_RCC_OscConfig+0xe76>
 8002f08:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f0c:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8002f10:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002f14:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f16:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f1a:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	fa93 f2a3 	rbit	r2, r3
 8002f24:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f28:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8002f2c:	601a      	str	r2, [r3, #0]
  return result;
 8002f2e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f32:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8002f36:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f38:	fab3 f383 	clz	r3, r3
 8002f3c:	b2db      	uxtb	r3, r3
 8002f3e:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002f42:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002f46:	009b      	lsls	r3, r3, #2
 8002f48:	461a      	mov	r2, r3
 8002f4a:	2300      	movs	r3, #0
 8002f4c:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f4e:	f7fe fc4b 	bl	80017e8 <HAL_GetTick>
 8002f52:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002f56:	e009      	b.n	8002f6c <HAL_RCC_OscConfig+0xc2c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002f58:	f7fe fc46 	bl	80017e8 <HAL_GetTick>
 8002f5c:	4602      	mov	r2, r0
 8002f5e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002f62:	1ad3      	subs	r3, r2, r3
 8002f64:	2b02      	cmp	r3, #2
 8002f66:	d901      	bls.n	8002f6c <HAL_RCC_OscConfig+0xc2c>
          {
            return HAL_TIMEOUT;
 8002f68:	2303      	movs	r3, #3
 8002f6a:	e1f0      	b.n	800334e <HAL_RCC_OscConfig+0x100e>
 8002f6c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f70:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8002f74:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002f78:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f7a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f7e:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	fa93 f2a3 	rbit	r2, r3
 8002f88:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f8c:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8002f90:	601a      	str	r2, [r3, #0]
  return result;
 8002f92:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f96:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8002f9a:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002f9c:	fab3 f383 	clz	r3, r3
 8002fa0:	b2db      	uxtb	r3, r3
 8002fa2:	2b3f      	cmp	r3, #63	@ 0x3f
 8002fa4:	d804      	bhi.n	8002fb0 <HAL_RCC_OscConfig+0xc70>
 8002fa6:	4b01      	ldr	r3, [pc, #4]	@ (8002fac <HAL_RCC_OscConfig+0xc6c>)
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	e029      	b.n	8003000 <HAL_RCC_OscConfig+0xcc0>
 8002fac:	40021000 	.word	0x40021000
 8002fb0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002fb4:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8002fb8:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002fbc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fbe:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002fc2:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	fa93 f2a3 	rbit	r2, r3
 8002fcc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002fd0:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8002fd4:	601a      	str	r2, [r3, #0]
 8002fd6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002fda:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8002fde:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002fe2:	601a      	str	r2, [r3, #0]
 8002fe4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002fe8:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	fa93 f2a3 	rbit	r2, r3
 8002ff2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ff6:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8002ffa:	601a      	str	r2, [r3, #0]
 8002ffc:	4bc3      	ldr	r3, [pc, #780]	@ (800330c <HAL_RCC_OscConfig+0xfcc>)
 8002ffe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003000:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003004:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8003008:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 800300c:	6011      	str	r1, [r2, #0]
 800300e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003012:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8003016:	6812      	ldr	r2, [r2, #0]
 8003018:	fa92 f1a2 	rbit	r1, r2
 800301c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003020:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8003024:	6011      	str	r1, [r2, #0]
  return result;
 8003026:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800302a:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 800302e:	6812      	ldr	r2, [r2, #0]
 8003030:	fab2 f282 	clz	r2, r2
 8003034:	b2d2      	uxtb	r2, r2
 8003036:	f042 0220 	orr.w	r2, r2, #32
 800303a:	b2d2      	uxtb	r2, r2
 800303c:	f002 021f 	and.w	r2, r2, #31
 8003040:	2101      	movs	r1, #1
 8003042:	fa01 f202 	lsl.w	r2, r1, r2
 8003046:	4013      	ands	r3, r2
 8003048:	2b00      	cmp	r3, #0
 800304a:	d185      	bne.n	8002f58 <HAL_RCC_OscConfig+0xc18>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800304c:	4baf      	ldr	r3, [pc, #700]	@ (800330c <HAL_RCC_OscConfig+0xfcc>)
 800304e:	685b      	ldr	r3, [r3, #4]
 8003050:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8003054:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003058:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8003060:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003064:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	6a1b      	ldr	r3, [r3, #32]
 800306c:	430b      	orrs	r3, r1
 800306e:	49a7      	ldr	r1, [pc, #668]	@ (800330c <HAL_RCC_OscConfig+0xfcc>)
 8003070:	4313      	orrs	r3, r2
 8003072:	604b      	str	r3, [r1, #4]
 8003074:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003078:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 800307c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8003080:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003082:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003086:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	fa93 f2a3 	rbit	r2, r3
 8003090:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003094:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8003098:	601a      	str	r2, [r3, #0]
  return result;
 800309a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800309e:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80030a2:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80030a4:	fab3 f383 	clz	r3, r3
 80030a8:	b2db      	uxtb	r3, r3
 80030aa:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80030ae:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80030b2:	009b      	lsls	r3, r3, #2
 80030b4:	461a      	mov	r2, r3
 80030b6:	2301      	movs	r3, #1
 80030b8:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030ba:	f7fe fb95 	bl	80017e8 <HAL_GetTick>
 80030be:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80030c2:	e009      	b.n	80030d8 <HAL_RCC_OscConfig+0xd98>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80030c4:	f7fe fb90 	bl	80017e8 <HAL_GetTick>
 80030c8:	4602      	mov	r2, r0
 80030ca:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80030ce:	1ad3      	subs	r3, r2, r3
 80030d0:	2b02      	cmp	r3, #2
 80030d2:	d901      	bls.n	80030d8 <HAL_RCC_OscConfig+0xd98>
          {
            return HAL_TIMEOUT;
 80030d4:	2303      	movs	r3, #3
 80030d6:	e13a      	b.n	800334e <HAL_RCC_OscConfig+0x100e>
 80030d8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80030dc:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 80030e0:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80030e4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030e6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80030ea:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	fa93 f2a3 	rbit	r2, r3
 80030f4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80030f8:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80030fc:	601a      	str	r2, [r3, #0]
  return result;
 80030fe:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003102:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8003106:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003108:	fab3 f383 	clz	r3, r3
 800310c:	b2db      	uxtb	r3, r3
 800310e:	2b3f      	cmp	r3, #63	@ 0x3f
 8003110:	d802      	bhi.n	8003118 <HAL_RCC_OscConfig+0xdd8>
 8003112:	4b7e      	ldr	r3, [pc, #504]	@ (800330c <HAL_RCC_OscConfig+0xfcc>)
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	e027      	b.n	8003168 <HAL_RCC_OscConfig+0xe28>
 8003118:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800311c:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8003120:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003124:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003126:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800312a:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	fa93 f2a3 	rbit	r2, r3
 8003134:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003138:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 800313c:	601a      	str	r2, [r3, #0]
 800313e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003142:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8003146:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800314a:	601a      	str	r2, [r3, #0]
 800314c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003150:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	fa93 f2a3 	rbit	r2, r3
 800315a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800315e:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8003162:	601a      	str	r2, [r3, #0]
 8003164:	4b69      	ldr	r3, [pc, #420]	@ (800330c <HAL_RCC_OscConfig+0xfcc>)
 8003166:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003168:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800316c:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 8003170:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8003174:	6011      	str	r1, [r2, #0]
 8003176:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800317a:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 800317e:	6812      	ldr	r2, [r2, #0]
 8003180:	fa92 f1a2 	rbit	r1, r2
 8003184:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003188:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 800318c:	6011      	str	r1, [r2, #0]
  return result;
 800318e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003192:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8003196:	6812      	ldr	r2, [r2, #0]
 8003198:	fab2 f282 	clz	r2, r2
 800319c:	b2d2      	uxtb	r2, r2
 800319e:	f042 0220 	orr.w	r2, r2, #32
 80031a2:	b2d2      	uxtb	r2, r2
 80031a4:	f002 021f 	and.w	r2, r2, #31
 80031a8:	2101      	movs	r1, #1
 80031aa:	fa01 f202 	lsl.w	r2, r1, r2
 80031ae:	4013      	ands	r3, r2
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d087      	beq.n	80030c4 <HAL_RCC_OscConfig+0xd84>
 80031b4:	e0ca      	b.n	800334c <HAL_RCC_OscConfig+0x100c>
 80031b6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80031ba:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 80031be:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80031c2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031c4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80031c8:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	fa93 f2a3 	rbit	r2, r3
 80031d2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80031d6:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80031da:	601a      	str	r2, [r3, #0]
  return result;
 80031dc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80031e0:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80031e4:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80031e6:	fab3 f383 	clz	r3, r3
 80031ea:	b2db      	uxtb	r3, r3
 80031ec:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80031f0:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80031f4:	009b      	lsls	r3, r3, #2
 80031f6:	461a      	mov	r2, r3
 80031f8:	2300      	movs	r3, #0
 80031fa:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031fc:	f7fe faf4 	bl	80017e8 <HAL_GetTick>
 8003200:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003204:	e009      	b.n	800321a <HAL_RCC_OscConfig+0xeda>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003206:	f7fe faef 	bl	80017e8 <HAL_GetTick>
 800320a:	4602      	mov	r2, r0
 800320c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003210:	1ad3      	subs	r3, r2, r3
 8003212:	2b02      	cmp	r3, #2
 8003214:	d901      	bls.n	800321a <HAL_RCC_OscConfig+0xeda>
          {
            return HAL_TIMEOUT;
 8003216:	2303      	movs	r3, #3
 8003218:	e099      	b.n	800334e <HAL_RCC_OscConfig+0x100e>
 800321a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800321e:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8003222:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003226:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003228:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800322c:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	fa93 f2a3 	rbit	r2, r3
 8003236:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800323a:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 800323e:	601a      	str	r2, [r3, #0]
  return result;
 8003240:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003244:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8003248:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800324a:	fab3 f383 	clz	r3, r3
 800324e:	b2db      	uxtb	r3, r3
 8003250:	2b3f      	cmp	r3, #63	@ 0x3f
 8003252:	d802      	bhi.n	800325a <HAL_RCC_OscConfig+0xf1a>
 8003254:	4b2d      	ldr	r3, [pc, #180]	@ (800330c <HAL_RCC_OscConfig+0xfcc>)
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	e027      	b.n	80032aa <HAL_RCC_OscConfig+0xf6a>
 800325a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800325e:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8003262:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003266:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003268:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800326c:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	fa93 f2a3 	rbit	r2, r3
 8003276:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800327a:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 800327e:	601a      	str	r2, [r3, #0]
 8003280:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003284:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8003288:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800328c:	601a      	str	r2, [r3, #0]
 800328e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003292:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	fa93 f2a3 	rbit	r2, r3
 800329c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80032a0:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 80032a4:	601a      	str	r2, [r3, #0]
 80032a6:	4b19      	ldr	r3, [pc, #100]	@ (800330c <HAL_RCC_OscConfig+0xfcc>)
 80032a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032aa:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80032ae:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 80032b2:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80032b6:	6011      	str	r1, [r2, #0]
 80032b8:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80032bc:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 80032c0:	6812      	ldr	r2, [r2, #0]
 80032c2:	fa92 f1a2 	rbit	r1, r2
 80032c6:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80032ca:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 80032ce:	6011      	str	r1, [r2, #0]
  return result;
 80032d0:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80032d4:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 80032d8:	6812      	ldr	r2, [r2, #0]
 80032da:	fab2 f282 	clz	r2, r2
 80032de:	b2d2      	uxtb	r2, r2
 80032e0:	f042 0220 	orr.w	r2, r2, #32
 80032e4:	b2d2      	uxtb	r2, r2
 80032e6:	f002 021f 	and.w	r2, r2, #31
 80032ea:	2101      	movs	r1, #1
 80032ec:	fa01 f202 	lsl.w	r2, r1, r2
 80032f0:	4013      	ands	r3, r2
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d187      	bne.n	8003206 <HAL_RCC_OscConfig+0xec6>
 80032f6:	e029      	b.n	800334c <HAL_RCC_OscConfig+0x100c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80032f8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80032fc:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	69db      	ldr	r3, [r3, #28]
 8003304:	2b01      	cmp	r3, #1
 8003306:	d103      	bne.n	8003310 <HAL_RCC_OscConfig+0xfd0>
      {
        return HAL_ERROR;
 8003308:	2301      	movs	r3, #1
 800330a:	e020      	b.n	800334e <HAL_RCC_OscConfig+0x100e>
 800330c:	40021000 	.word	0x40021000
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003310:	4b11      	ldr	r3, [pc, #68]	@ (8003358 <HAL_RCC_OscConfig+0x1018>)
 8003312:	685b      	ldr	r3, [r3, #4]
 8003314:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8003318:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 800331c:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003320:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003324:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	6a1b      	ldr	r3, [r3, #32]
 800332c:	429a      	cmp	r2, r3
 800332e:	d10b      	bne.n	8003348 <HAL_RCC_OscConfig+0x1008>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8003330:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8003334:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8003338:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800333c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8003344:	429a      	cmp	r2, r3
 8003346:	d001      	beq.n	800334c <HAL_RCC_OscConfig+0x100c>
#endif
        {
          return HAL_ERROR;
 8003348:	2301      	movs	r3, #1
 800334a:	e000      	b.n	800334e <HAL_RCC_OscConfig+0x100e>
        }
      }
    }
  }

  return HAL_OK;
 800334c:	2300      	movs	r3, #0
}
 800334e:	4618      	mov	r0, r3
 8003350:	f507 7700 	add.w	r7, r7, #512	@ 0x200
 8003354:	46bd      	mov	sp, r7
 8003356:	bd80      	pop	{r7, pc}
 8003358:	40021000 	.word	0x40021000

0800335c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800335c:	b580      	push	{r7, lr}
 800335e:	b09e      	sub	sp, #120	@ 0x78
 8003360:	af00      	add	r7, sp, #0
 8003362:	6078      	str	r0, [r7, #4]
 8003364:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8003366:	2300      	movs	r3, #0
 8003368:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	2b00      	cmp	r3, #0
 800336e:	d101      	bne.n	8003374 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003370:	2301      	movs	r3, #1
 8003372:	e154      	b.n	800361e <HAL_RCC_ClockConfig+0x2c2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003374:	4b89      	ldr	r3, [pc, #548]	@ (800359c <HAL_RCC_ClockConfig+0x240>)
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	f003 0307 	and.w	r3, r3, #7
 800337c:	683a      	ldr	r2, [r7, #0]
 800337e:	429a      	cmp	r2, r3
 8003380:	d910      	bls.n	80033a4 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003382:	4b86      	ldr	r3, [pc, #536]	@ (800359c <HAL_RCC_ClockConfig+0x240>)
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	f023 0207 	bic.w	r2, r3, #7
 800338a:	4984      	ldr	r1, [pc, #528]	@ (800359c <HAL_RCC_ClockConfig+0x240>)
 800338c:	683b      	ldr	r3, [r7, #0]
 800338e:	4313      	orrs	r3, r2
 8003390:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003392:	4b82      	ldr	r3, [pc, #520]	@ (800359c <HAL_RCC_ClockConfig+0x240>)
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	f003 0307 	and.w	r3, r3, #7
 800339a:	683a      	ldr	r2, [r7, #0]
 800339c:	429a      	cmp	r2, r3
 800339e:	d001      	beq.n	80033a4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80033a0:	2301      	movs	r3, #1
 80033a2:	e13c      	b.n	800361e <HAL_RCC_ClockConfig+0x2c2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	f003 0302 	and.w	r3, r3, #2
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d008      	beq.n	80033c2 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80033b0:	4b7b      	ldr	r3, [pc, #492]	@ (80035a0 <HAL_RCC_ClockConfig+0x244>)
 80033b2:	685b      	ldr	r3, [r3, #4]
 80033b4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	689b      	ldr	r3, [r3, #8]
 80033bc:	4978      	ldr	r1, [pc, #480]	@ (80035a0 <HAL_RCC_ClockConfig+0x244>)
 80033be:	4313      	orrs	r3, r2
 80033c0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	f003 0301 	and.w	r3, r3, #1
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	f000 80cd 	beq.w	800356a <HAL_RCC_ClockConfig+0x20e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	685b      	ldr	r3, [r3, #4]
 80033d4:	2b01      	cmp	r3, #1
 80033d6:	d137      	bne.n	8003448 <HAL_RCC_ClockConfig+0xec>
 80033d8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80033dc:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033de:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80033e0:	fa93 f3a3 	rbit	r3, r3
 80033e4:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 80033e6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80033e8:	fab3 f383 	clz	r3, r3
 80033ec:	b2db      	uxtb	r3, r3
 80033ee:	2b3f      	cmp	r3, #63	@ 0x3f
 80033f0:	d802      	bhi.n	80033f8 <HAL_RCC_ClockConfig+0x9c>
 80033f2:	4b6b      	ldr	r3, [pc, #428]	@ (80035a0 <HAL_RCC_ClockConfig+0x244>)
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	e00f      	b.n	8003418 <HAL_RCC_ClockConfig+0xbc>
 80033f8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80033fc:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033fe:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003400:	fa93 f3a3 	rbit	r3, r3
 8003404:	667b      	str	r3, [r7, #100]	@ 0x64
 8003406:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800340a:	663b      	str	r3, [r7, #96]	@ 0x60
 800340c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800340e:	fa93 f3a3 	rbit	r3, r3
 8003412:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003414:	4b62      	ldr	r3, [pc, #392]	@ (80035a0 <HAL_RCC_ClockConfig+0x244>)
 8003416:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003418:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800341c:	65ba      	str	r2, [r7, #88]	@ 0x58
 800341e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003420:	fa92 f2a2 	rbit	r2, r2
 8003424:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 8003426:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8003428:	fab2 f282 	clz	r2, r2
 800342c:	b2d2      	uxtb	r2, r2
 800342e:	f042 0220 	orr.w	r2, r2, #32
 8003432:	b2d2      	uxtb	r2, r2
 8003434:	f002 021f 	and.w	r2, r2, #31
 8003438:	2101      	movs	r1, #1
 800343a:	fa01 f202 	lsl.w	r2, r1, r2
 800343e:	4013      	ands	r3, r2
 8003440:	2b00      	cmp	r3, #0
 8003442:	d171      	bne.n	8003528 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8003444:	2301      	movs	r3, #1
 8003446:	e0ea      	b.n	800361e <HAL_RCC_ClockConfig+0x2c2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	685b      	ldr	r3, [r3, #4]
 800344c:	2b02      	cmp	r3, #2
 800344e:	d137      	bne.n	80034c0 <HAL_RCC_ClockConfig+0x164>
 8003450:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003454:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003456:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003458:	fa93 f3a3 	rbit	r3, r3
 800345c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 800345e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003460:	fab3 f383 	clz	r3, r3
 8003464:	b2db      	uxtb	r3, r3
 8003466:	2b3f      	cmp	r3, #63	@ 0x3f
 8003468:	d802      	bhi.n	8003470 <HAL_RCC_ClockConfig+0x114>
 800346a:	4b4d      	ldr	r3, [pc, #308]	@ (80035a0 <HAL_RCC_ClockConfig+0x244>)
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	e00f      	b.n	8003490 <HAL_RCC_ClockConfig+0x134>
 8003470:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003474:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003476:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003478:	fa93 f3a3 	rbit	r3, r3
 800347c:	647b      	str	r3, [r7, #68]	@ 0x44
 800347e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003482:	643b      	str	r3, [r7, #64]	@ 0x40
 8003484:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003486:	fa93 f3a3 	rbit	r3, r3
 800348a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800348c:	4b44      	ldr	r3, [pc, #272]	@ (80035a0 <HAL_RCC_ClockConfig+0x244>)
 800348e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003490:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003494:	63ba      	str	r2, [r7, #56]	@ 0x38
 8003496:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003498:	fa92 f2a2 	rbit	r2, r2
 800349c:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 800349e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80034a0:	fab2 f282 	clz	r2, r2
 80034a4:	b2d2      	uxtb	r2, r2
 80034a6:	f042 0220 	orr.w	r2, r2, #32
 80034aa:	b2d2      	uxtb	r2, r2
 80034ac:	f002 021f 	and.w	r2, r2, #31
 80034b0:	2101      	movs	r1, #1
 80034b2:	fa01 f202 	lsl.w	r2, r1, r2
 80034b6:	4013      	ands	r3, r2
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d135      	bne.n	8003528 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 80034bc:	2301      	movs	r3, #1
 80034be:	e0ae      	b.n	800361e <HAL_RCC_ClockConfig+0x2c2>
 80034c0:	2302      	movs	r3, #2
 80034c2:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034c6:	fa93 f3a3 	rbit	r3, r3
 80034ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 80034cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80034ce:	fab3 f383 	clz	r3, r3
 80034d2:	b2db      	uxtb	r3, r3
 80034d4:	2b3f      	cmp	r3, #63	@ 0x3f
 80034d6:	d802      	bhi.n	80034de <HAL_RCC_ClockConfig+0x182>
 80034d8:	4b31      	ldr	r3, [pc, #196]	@ (80035a0 <HAL_RCC_ClockConfig+0x244>)
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	e00d      	b.n	80034fa <HAL_RCC_ClockConfig+0x19e>
 80034de:	2302      	movs	r3, #2
 80034e0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80034e4:	fa93 f3a3 	rbit	r3, r3
 80034e8:	627b      	str	r3, [r7, #36]	@ 0x24
 80034ea:	2302      	movs	r3, #2
 80034ec:	623b      	str	r3, [r7, #32]
 80034ee:	6a3b      	ldr	r3, [r7, #32]
 80034f0:	fa93 f3a3 	rbit	r3, r3
 80034f4:	61fb      	str	r3, [r7, #28]
 80034f6:	4b2a      	ldr	r3, [pc, #168]	@ (80035a0 <HAL_RCC_ClockConfig+0x244>)
 80034f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034fa:	2202      	movs	r2, #2
 80034fc:	61ba      	str	r2, [r7, #24]
 80034fe:	69ba      	ldr	r2, [r7, #24]
 8003500:	fa92 f2a2 	rbit	r2, r2
 8003504:	617a      	str	r2, [r7, #20]
  return result;
 8003506:	697a      	ldr	r2, [r7, #20]
 8003508:	fab2 f282 	clz	r2, r2
 800350c:	b2d2      	uxtb	r2, r2
 800350e:	f042 0220 	orr.w	r2, r2, #32
 8003512:	b2d2      	uxtb	r2, r2
 8003514:	f002 021f 	and.w	r2, r2, #31
 8003518:	2101      	movs	r1, #1
 800351a:	fa01 f202 	lsl.w	r2, r1, r2
 800351e:	4013      	ands	r3, r2
 8003520:	2b00      	cmp	r3, #0
 8003522:	d101      	bne.n	8003528 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8003524:	2301      	movs	r3, #1
 8003526:	e07a      	b.n	800361e <HAL_RCC_ClockConfig+0x2c2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003528:	4b1d      	ldr	r3, [pc, #116]	@ (80035a0 <HAL_RCC_ClockConfig+0x244>)
 800352a:	685b      	ldr	r3, [r3, #4]
 800352c:	f023 0203 	bic.w	r2, r3, #3
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	685b      	ldr	r3, [r3, #4]
 8003534:	491a      	ldr	r1, [pc, #104]	@ (80035a0 <HAL_RCC_ClockConfig+0x244>)
 8003536:	4313      	orrs	r3, r2
 8003538:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800353a:	f7fe f955 	bl	80017e8 <HAL_GetTick>
 800353e:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003540:	e00a      	b.n	8003558 <HAL_RCC_ClockConfig+0x1fc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003542:	f7fe f951 	bl	80017e8 <HAL_GetTick>
 8003546:	4602      	mov	r2, r0
 8003548:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800354a:	1ad3      	subs	r3, r2, r3
 800354c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003550:	4293      	cmp	r3, r2
 8003552:	d901      	bls.n	8003558 <HAL_RCC_ClockConfig+0x1fc>
      {
        return HAL_TIMEOUT;
 8003554:	2303      	movs	r3, #3
 8003556:	e062      	b.n	800361e <HAL_RCC_ClockConfig+0x2c2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003558:	4b11      	ldr	r3, [pc, #68]	@ (80035a0 <HAL_RCC_ClockConfig+0x244>)
 800355a:	685b      	ldr	r3, [r3, #4]
 800355c:	f003 020c 	and.w	r2, r3, #12
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	685b      	ldr	r3, [r3, #4]
 8003564:	009b      	lsls	r3, r3, #2
 8003566:	429a      	cmp	r2, r3
 8003568:	d1eb      	bne.n	8003542 <HAL_RCC_ClockConfig+0x1e6>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800356a:	4b0c      	ldr	r3, [pc, #48]	@ (800359c <HAL_RCC_ClockConfig+0x240>)
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	f003 0307 	and.w	r3, r3, #7
 8003572:	683a      	ldr	r2, [r7, #0]
 8003574:	429a      	cmp	r2, r3
 8003576:	d215      	bcs.n	80035a4 <HAL_RCC_ClockConfig+0x248>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003578:	4b08      	ldr	r3, [pc, #32]	@ (800359c <HAL_RCC_ClockConfig+0x240>)
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	f023 0207 	bic.w	r2, r3, #7
 8003580:	4906      	ldr	r1, [pc, #24]	@ (800359c <HAL_RCC_ClockConfig+0x240>)
 8003582:	683b      	ldr	r3, [r7, #0]
 8003584:	4313      	orrs	r3, r2
 8003586:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003588:	4b04      	ldr	r3, [pc, #16]	@ (800359c <HAL_RCC_ClockConfig+0x240>)
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	f003 0307 	and.w	r3, r3, #7
 8003590:	683a      	ldr	r2, [r7, #0]
 8003592:	429a      	cmp	r2, r3
 8003594:	d006      	beq.n	80035a4 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8003596:	2301      	movs	r3, #1
 8003598:	e041      	b.n	800361e <HAL_RCC_ClockConfig+0x2c2>
 800359a:	bf00      	nop
 800359c:	40022000 	.word	0x40022000
 80035a0:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	f003 0304 	and.w	r3, r3, #4
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d008      	beq.n	80035c2 <HAL_RCC_ClockConfig+0x266>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80035b0:	4b1d      	ldr	r3, [pc, #116]	@ (8003628 <HAL_RCC_ClockConfig+0x2cc>)
 80035b2:	685b      	ldr	r3, [r3, #4]
 80035b4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	68db      	ldr	r3, [r3, #12]
 80035bc:	491a      	ldr	r1, [pc, #104]	@ (8003628 <HAL_RCC_ClockConfig+0x2cc>)
 80035be:	4313      	orrs	r3, r2
 80035c0:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	f003 0308 	and.w	r3, r3, #8
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d009      	beq.n	80035e2 <HAL_RCC_ClockConfig+0x286>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80035ce:	4b16      	ldr	r3, [pc, #88]	@ (8003628 <HAL_RCC_ClockConfig+0x2cc>)
 80035d0:	685b      	ldr	r3, [r3, #4]
 80035d2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	691b      	ldr	r3, [r3, #16]
 80035da:	00db      	lsls	r3, r3, #3
 80035dc:	4912      	ldr	r1, [pc, #72]	@ (8003628 <HAL_RCC_ClockConfig+0x2cc>)
 80035de:	4313      	orrs	r3, r2
 80035e0:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80035e2:	f000 f829 	bl	8003638 <HAL_RCC_GetSysClockFreq>
 80035e6:	4601      	mov	r1, r0
 80035e8:	4b0f      	ldr	r3, [pc, #60]	@ (8003628 <HAL_RCC_ClockConfig+0x2cc>)
 80035ea:	685b      	ldr	r3, [r3, #4]
 80035ec:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80035f0:	22f0      	movs	r2, #240	@ 0xf0
 80035f2:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035f4:	693a      	ldr	r2, [r7, #16]
 80035f6:	fa92 f2a2 	rbit	r2, r2
 80035fa:	60fa      	str	r2, [r7, #12]
  return result;
 80035fc:	68fa      	ldr	r2, [r7, #12]
 80035fe:	fab2 f282 	clz	r2, r2
 8003602:	b2d2      	uxtb	r2, r2
 8003604:	40d3      	lsrs	r3, r2
 8003606:	4a09      	ldr	r2, [pc, #36]	@ (800362c <HAL_RCC_ClockConfig+0x2d0>)
 8003608:	5cd3      	ldrb	r3, [r2, r3]
 800360a:	fa21 f303 	lsr.w	r3, r1, r3
 800360e:	4a08      	ldr	r2, [pc, #32]	@ (8003630 <HAL_RCC_ClockConfig+0x2d4>)
 8003610:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8003612:	4b08      	ldr	r3, [pc, #32]	@ (8003634 <HAL_RCC_ClockConfig+0x2d8>)
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	4618      	mov	r0, r3
 8003618:	f7fe f8a2 	bl	8001760 <HAL_InitTick>
  
  return HAL_OK;
 800361c:	2300      	movs	r3, #0
}
 800361e:	4618      	mov	r0, r3
 8003620:	3778      	adds	r7, #120	@ 0x78
 8003622:	46bd      	mov	sp, r7
 8003624:	bd80      	pop	{r7, pc}
 8003626:	bf00      	nop
 8003628:	40021000 	.word	0x40021000
 800362c:	08005d00 	.word	0x08005d00
 8003630:	20000008 	.word	0x20000008
 8003634:	2000000c 	.word	0x2000000c

08003638 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003638:	b480      	push	{r7}
 800363a:	b087      	sub	sp, #28
 800363c:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800363e:	2300      	movs	r3, #0
 8003640:	60fb      	str	r3, [r7, #12]
 8003642:	2300      	movs	r3, #0
 8003644:	60bb      	str	r3, [r7, #8]
 8003646:	2300      	movs	r3, #0
 8003648:	617b      	str	r3, [r7, #20]
 800364a:	2300      	movs	r3, #0
 800364c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800364e:	2300      	movs	r3, #0
 8003650:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8003652:	4b1e      	ldr	r3, [pc, #120]	@ (80036cc <HAL_RCC_GetSysClockFreq+0x94>)
 8003654:	685b      	ldr	r3, [r3, #4]
 8003656:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	f003 030c 	and.w	r3, r3, #12
 800365e:	2b04      	cmp	r3, #4
 8003660:	d002      	beq.n	8003668 <HAL_RCC_GetSysClockFreq+0x30>
 8003662:	2b08      	cmp	r3, #8
 8003664:	d003      	beq.n	800366e <HAL_RCC_GetSysClockFreq+0x36>
 8003666:	e026      	b.n	80036b6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003668:	4b19      	ldr	r3, [pc, #100]	@ (80036d0 <HAL_RCC_GetSysClockFreq+0x98>)
 800366a:	613b      	str	r3, [r7, #16]
      break;
 800366c:	e026      	b.n	80036bc <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	0c9b      	lsrs	r3, r3, #18
 8003672:	f003 030f 	and.w	r3, r3, #15
 8003676:	4a17      	ldr	r2, [pc, #92]	@ (80036d4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003678:	5cd3      	ldrb	r3, [r2, r3]
 800367a:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 800367c:	4b13      	ldr	r3, [pc, #76]	@ (80036cc <HAL_RCC_GetSysClockFreq+0x94>)
 800367e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003680:	f003 030f 	and.w	r3, r3, #15
 8003684:	4a14      	ldr	r2, [pc, #80]	@ (80036d8 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003686:	5cd3      	ldrb	r3, [r2, r3]
 8003688:	60bb      	str	r3, [r7, #8]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003690:	2b00      	cmp	r3, #0
 8003692:	d008      	beq.n	80036a6 <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8003694:	4a0e      	ldr	r2, [pc, #56]	@ (80036d0 <HAL_RCC_GetSysClockFreq+0x98>)
 8003696:	68bb      	ldr	r3, [r7, #8]
 8003698:	fbb2 f2f3 	udiv	r2, r2, r3
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	fb02 f303 	mul.w	r3, r2, r3
 80036a2:	617b      	str	r3, [r7, #20]
 80036a4:	e004      	b.n	80036b0 <HAL_RCC_GetSysClockFreq+0x78>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	4a0c      	ldr	r2, [pc, #48]	@ (80036dc <HAL_RCC_GetSysClockFreq+0xa4>)
 80036aa:	fb02 f303 	mul.w	r3, r2, r3
 80036ae:	617b      	str	r3, [r7, #20]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 80036b0:	697b      	ldr	r3, [r7, #20]
 80036b2:	613b      	str	r3, [r7, #16]
      break;
 80036b4:	e002      	b.n	80036bc <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80036b6:	4b06      	ldr	r3, [pc, #24]	@ (80036d0 <HAL_RCC_GetSysClockFreq+0x98>)
 80036b8:	613b      	str	r3, [r7, #16]
      break;
 80036ba:	bf00      	nop
    }
  }
  return sysclockfreq;
 80036bc:	693b      	ldr	r3, [r7, #16]
}
 80036be:	4618      	mov	r0, r3
 80036c0:	371c      	adds	r7, #28
 80036c2:	46bd      	mov	sp, r7
 80036c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036c8:	4770      	bx	lr
 80036ca:	bf00      	nop
 80036cc:	40021000 	.word	0x40021000
 80036d0:	007a1200 	.word	0x007a1200
 80036d4:	08005d18 	.word	0x08005d18
 80036d8:	08005d28 	.word	0x08005d28
 80036dc:	003d0900 	.word	0x003d0900

080036e0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80036e0:	b480      	push	{r7}
 80036e2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80036e4:	4b03      	ldr	r3, [pc, #12]	@ (80036f4 <HAL_RCC_GetHCLKFreq+0x14>)
 80036e6:	681b      	ldr	r3, [r3, #0]
}
 80036e8:	4618      	mov	r0, r3
 80036ea:	46bd      	mov	sp, r7
 80036ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f0:	4770      	bx	lr
 80036f2:	bf00      	nop
 80036f4:	20000008 	.word	0x20000008

080036f8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80036f8:	b580      	push	{r7, lr}
 80036fa:	b082      	sub	sp, #8
 80036fc:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 80036fe:	f7ff ffef 	bl	80036e0 <HAL_RCC_GetHCLKFreq>
 8003702:	4601      	mov	r1, r0
 8003704:	4b0b      	ldr	r3, [pc, #44]	@ (8003734 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8003706:	685b      	ldr	r3, [r3, #4]
 8003708:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800370c:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8003710:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003712:	687a      	ldr	r2, [r7, #4]
 8003714:	fa92 f2a2 	rbit	r2, r2
 8003718:	603a      	str	r2, [r7, #0]
  return result;
 800371a:	683a      	ldr	r2, [r7, #0]
 800371c:	fab2 f282 	clz	r2, r2
 8003720:	b2d2      	uxtb	r2, r2
 8003722:	40d3      	lsrs	r3, r2
 8003724:	4a04      	ldr	r2, [pc, #16]	@ (8003738 <HAL_RCC_GetPCLK1Freq+0x40>)
 8003726:	5cd3      	ldrb	r3, [r2, r3]
 8003728:	fa21 f303 	lsr.w	r3, r1, r3
}    
 800372c:	4618      	mov	r0, r3
 800372e:	3708      	adds	r7, #8
 8003730:	46bd      	mov	sp, r7
 8003732:	bd80      	pop	{r7, pc}
 8003734:	40021000 	.word	0x40021000
 8003738:	08005d10 	.word	0x08005d10

0800373c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800373c:	b580      	push	{r7, lr}
 800373e:	b082      	sub	sp, #8
 8003740:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8003742:	f7ff ffcd 	bl	80036e0 <HAL_RCC_GetHCLKFreq>
 8003746:	4601      	mov	r1, r0
 8003748:	4b0b      	ldr	r3, [pc, #44]	@ (8003778 <HAL_RCC_GetPCLK2Freq+0x3c>)
 800374a:	685b      	ldr	r3, [r3, #4]
 800374c:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 8003750:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 8003754:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003756:	687a      	ldr	r2, [r7, #4]
 8003758:	fa92 f2a2 	rbit	r2, r2
 800375c:	603a      	str	r2, [r7, #0]
  return result;
 800375e:	683a      	ldr	r2, [r7, #0]
 8003760:	fab2 f282 	clz	r2, r2
 8003764:	b2d2      	uxtb	r2, r2
 8003766:	40d3      	lsrs	r3, r2
 8003768:	4a04      	ldr	r2, [pc, #16]	@ (800377c <HAL_RCC_GetPCLK2Freq+0x40>)
 800376a:	5cd3      	ldrb	r3, [r2, r3]
 800376c:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8003770:	4618      	mov	r0, r3
 8003772:	3708      	adds	r7, #8
 8003774:	46bd      	mov	sp, r7
 8003776:	bd80      	pop	{r7, pc}
 8003778:	40021000 	.word	0x40021000
 800377c:	08005d10 	.word	0x08005d10

08003780 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003780:	b580      	push	{r7, lr}
 8003782:	b092      	sub	sp, #72	@ 0x48
 8003784:	af00      	add	r7, sp, #0
 8003786:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003788:	2300      	movs	r3, #0
 800378a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t temp_reg = 0U;
 800378c:	2300      	movs	r3, #0
 800378e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8003790:	2300      	movs	r3, #0
 8003792:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800379e:	2b00      	cmp	r3, #0
 80037a0:	f000 80cb 	beq.w	800393a <HAL_RCCEx_PeriphCLKConfig+0x1ba>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80037a4:	4b85      	ldr	r3, [pc, #532]	@ (80039bc <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80037a6:	69db      	ldr	r3, [r3, #28]
 80037a8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d10e      	bne.n	80037ce <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80037b0:	4b82      	ldr	r3, [pc, #520]	@ (80039bc <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80037b2:	69db      	ldr	r3, [r3, #28]
 80037b4:	4a81      	ldr	r2, [pc, #516]	@ (80039bc <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80037b6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80037ba:	61d3      	str	r3, [r2, #28]
 80037bc:	4b7f      	ldr	r3, [pc, #508]	@ (80039bc <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80037be:	69db      	ldr	r3, [r3, #28]
 80037c0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80037c4:	60bb      	str	r3, [r7, #8]
 80037c6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80037c8:	2301      	movs	r3, #1
 80037ca:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80037ce:	4b7c      	ldr	r3, [pc, #496]	@ (80039c0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d118      	bne.n	800380c <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80037da:	4b79      	ldr	r3, [pc, #484]	@ (80039c0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	4a78      	ldr	r2, [pc, #480]	@ (80039c0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80037e0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80037e4:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80037e6:	f7fd ffff 	bl	80017e8 <HAL_GetTick>
 80037ea:	6438      	str	r0, [r7, #64]	@ 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80037ec:	e008      	b.n	8003800 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80037ee:	f7fd fffb 	bl	80017e8 <HAL_GetTick>
 80037f2:	4602      	mov	r2, r0
 80037f4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80037f6:	1ad3      	subs	r3, r2, r3
 80037f8:	2b64      	cmp	r3, #100	@ 0x64
 80037fa:	d901      	bls.n	8003800 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 80037fc:	2303      	movs	r3, #3
 80037fe:	e0d9      	b.n	80039b4 <HAL_RCCEx_PeriphCLKConfig+0x234>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003800:	4b6f      	ldr	r3, [pc, #444]	@ (80039c0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003808:	2b00      	cmp	r3, #0
 800380a:	d0f0      	beq.n	80037ee <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800380c:	4b6b      	ldr	r3, [pc, #428]	@ (80039bc <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 800380e:	6a1b      	ldr	r3, [r3, #32]
 8003810:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003814:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003816:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003818:	2b00      	cmp	r3, #0
 800381a:	d07b      	beq.n	8003914 <HAL_RCCEx_PeriphCLKConfig+0x194>
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	685b      	ldr	r3, [r3, #4]
 8003820:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003824:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003826:	429a      	cmp	r2, r3
 8003828:	d074      	beq.n	8003914 <HAL_RCCEx_PeriphCLKConfig+0x194>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800382a:	4b64      	ldr	r3, [pc, #400]	@ (80039bc <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 800382c:	6a1b      	ldr	r3, [r3, #32]
 800382e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003832:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003834:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003838:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800383a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800383c:	fa93 f3a3 	rbit	r3, r3
 8003840:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8003842:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003844:	fab3 f383 	clz	r3, r3
 8003848:	b2db      	uxtb	r3, r3
 800384a:	461a      	mov	r2, r3
 800384c:	4b5d      	ldr	r3, [pc, #372]	@ (80039c4 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 800384e:	4413      	add	r3, r2
 8003850:	009b      	lsls	r3, r3, #2
 8003852:	461a      	mov	r2, r3
 8003854:	2301      	movs	r3, #1
 8003856:	6013      	str	r3, [r2, #0]
 8003858:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800385c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800385e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003860:	fa93 f3a3 	rbit	r3, r3
 8003864:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8003866:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003868:	fab3 f383 	clz	r3, r3
 800386c:	b2db      	uxtb	r3, r3
 800386e:	461a      	mov	r2, r3
 8003870:	4b54      	ldr	r3, [pc, #336]	@ (80039c4 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003872:	4413      	add	r3, r2
 8003874:	009b      	lsls	r3, r3, #2
 8003876:	461a      	mov	r2, r3
 8003878:	2300      	movs	r3, #0
 800387a:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800387c:	4a4f      	ldr	r2, [pc, #316]	@ (80039bc <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 800387e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003880:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003882:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003884:	f003 0301 	and.w	r3, r3, #1
 8003888:	2b00      	cmp	r3, #0
 800388a:	d043      	beq.n	8003914 <HAL_RCCEx_PeriphCLKConfig+0x194>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800388c:	f7fd ffac 	bl	80017e8 <HAL_GetTick>
 8003890:	6438      	str	r0, [r7, #64]	@ 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003892:	e00a      	b.n	80038aa <HAL_RCCEx_PeriphCLKConfig+0x12a>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003894:	f7fd ffa8 	bl	80017e8 <HAL_GetTick>
 8003898:	4602      	mov	r2, r0
 800389a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800389c:	1ad3      	subs	r3, r2, r3
 800389e:	f241 3288 	movw	r2, #5000	@ 0x1388
 80038a2:	4293      	cmp	r3, r2
 80038a4:	d901      	bls.n	80038aa <HAL_RCCEx_PeriphCLKConfig+0x12a>
          {
            return HAL_TIMEOUT;
 80038a6:	2303      	movs	r3, #3
 80038a8:	e084      	b.n	80039b4 <HAL_RCCEx_PeriphCLKConfig+0x234>
 80038aa:	2302      	movs	r3, #2
 80038ac:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80038b0:	fa93 f3a3 	rbit	r3, r3
 80038b4:	627b      	str	r3, [r7, #36]	@ 0x24
 80038b6:	2302      	movs	r3, #2
 80038b8:	623b      	str	r3, [r7, #32]
 80038ba:	6a3b      	ldr	r3, [r7, #32]
 80038bc:	fa93 f3a3 	rbit	r3, r3
 80038c0:	61fb      	str	r3, [r7, #28]
  return result;
 80038c2:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80038c4:	fab3 f383 	clz	r3, r3
 80038c8:	b2db      	uxtb	r3, r3
 80038ca:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 80038ce:	b2db      	uxtb	r3, r3
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d102      	bne.n	80038da <HAL_RCCEx_PeriphCLKConfig+0x15a>
 80038d4:	4b39      	ldr	r3, [pc, #228]	@ (80039bc <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80038d6:	6a1b      	ldr	r3, [r3, #32]
 80038d8:	e007      	b.n	80038ea <HAL_RCCEx_PeriphCLKConfig+0x16a>
 80038da:	2302      	movs	r3, #2
 80038dc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038de:	69bb      	ldr	r3, [r7, #24]
 80038e0:	fa93 f3a3 	rbit	r3, r3
 80038e4:	617b      	str	r3, [r7, #20]
 80038e6:	4b35      	ldr	r3, [pc, #212]	@ (80039bc <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80038e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038ea:	2202      	movs	r2, #2
 80038ec:	613a      	str	r2, [r7, #16]
 80038ee:	693a      	ldr	r2, [r7, #16]
 80038f0:	fa92 f2a2 	rbit	r2, r2
 80038f4:	60fa      	str	r2, [r7, #12]
  return result;
 80038f6:	68fa      	ldr	r2, [r7, #12]
 80038f8:	fab2 f282 	clz	r2, r2
 80038fc:	b2d2      	uxtb	r2, r2
 80038fe:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003902:	b2d2      	uxtb	r2, r2
 8003904:	f002 021f 	and.w	r2, r2, #31
 8003908:	2101      	movs	r1, #1
 800390a:	fa01 f202 	lsl.w	r2, r1, r2
 800390e:	4013      	ands	r3, r2
 8003910:	2b00      	cmp	r3, #0
 8003912:	d0bf      	beq.n	8003894 <HAL_RCCEx_PeriphCLKConfig+0x114>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8003914:	4b29      	ldr	r3, [pc, #164]	@ (80039bc <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8003916:	6a1b      	ldr	r3, [r3, #32]
 8003918:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	685b      	ldr	r3, [r3, #4]
 8003920:	4926      	ldr	r1, [pc, #152]	@ (80039bc <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8003922:	4313      	orrs	r3, r2
 8003924:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003926:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800392a:	2b01      	cmp	r3, #1
 800392c:	d105      	bne.n	800393a <HAL_RCCEx_PeriphCLKConfig+0x1ba>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800392e:	4b23      	ldr	r3, [pc, #140]	@ (80039bc <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8003930:	69db      	ldr	r3, [r3, #28]
 8003932:	4a22      	ldr	r2, [pc, #136]	@ (80039bc <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8003934:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003938:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	f003 0301 	and.w	r3, r3, #1
 8003942:	2b00      	cmp	r3, #0
 8003944:	d008      	beq.n	8003958 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003946:	4b1d      	ldr	r3, [pc, #116]	@ (80039bc <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8003948:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800394a:	f023 0203 	bic.w	r2, r3, #3
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	689b      	ldr	r3, [r3, #8]
 8003952:	491a      	ldr	r1, [pc, #104]	@ (80039bc <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8003954:	4313      	orrs	r3, r2
 8003956:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	f003 0320 	and.w	r3, r3, #32
 8003960:	2b00      	cmp	r3, #0
 8003962:	d008      	beq.n	8003976 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003964:	4b15      	ldr	r3, [pc, #84]	@ (80039bc <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8003966:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003968:	f023 0210 	bic.w	r2, r3, #16
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	68db      	ldr	r3, [r3, #12]
 8003970:	4912      	ldr	r1, [pc, #72]	@ (80039bc <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8003972:	4313      	orrs	r3, r2
 8003974:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800397e:	2b00      	cmp	r3, #0
 8003980:	d008      	beq.n	8003994 <HAL_RCCEx_PeriphCLKConfig+0x214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003982:	4b0e      	ldr	r3, [pc, #56]	@ (80039bc <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8003984:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003986:	f423 72f8 	bic.w	r2, r3, #496	@ 0x1f0
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	691b      	ldr	r3, [r3, #16]
 800398e:	490b      	ldr	r1, [pc, #44]	@ (80039bc <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8003990:	4313      	orrs	r3, r2
 8003992:	62cb      	str	r3, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800399c:	2b00      	cmp	r3, #0
 800399e:	d008      	beq.n	80039b2 <HAL_RCCEx_PeriphCLKConfig+0x232>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80039a0:	4b06      	ldr	r3, [pc, #24]	@ (80039bc <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80039a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039a4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	695b      	ldr	r3, [r3, #20]
 80039ac:	4903      	ldr	r1, [pc, #12]	@ (80039bc <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80039ae:	4313      	orrs	r3, r2
 80039b0:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 80039b2:	2300      	movs	r3, #0
}
 80039b4:	4618      	mov	r0, r3
 80039b6:	3748      	adds	r7, #72	@ 0x48
 80039b8:	46bd      	mov	sp, r7
 80039ba:	bd80      	pop	{r7, pc}
 80039bc:	40021000 	.word	0x40021000
 80039c0:	40007000 	.word	0x40007000
 80039c4:	10908100 	.word	0x10908100

080039c8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80039c8:	b580      	push	{r7, lr}
 80039ca:	b084      	sub	sp, #16
 80039cc:	af00      	add	r7, sp, #0
 80039ce:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d101      	bne.n	80039da <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80039d6:	2301      	movs	r3, #1
 80039d8:	e095      	b.n	8003b06 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d108      	bne.n	80039f4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	685b      	ldr	r3, [r3, #4]
 80039e6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80039ea:	d009      	beq.n	8003a00 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	2200      	movs	r2, #0
 80039f0:	61da      	str	r2, [r3, #28]
 80039f2:	e005      	b.n	8003a00 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	2200      	movs	r2, #0
 80039f8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	2200      	movs	r2, #0
 80039fe:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	2200      	movs	r2, #0
 8003a04:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003a0c:	b2db      	uxtb	r3, r3
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d106      	bne.n	8003a20 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	2200      	movs	r2, #0
 8003a16:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003a1a:	6878      	ldr	r0, [r7, #4]
 8003a1c:	f7fd fc6c 	bl	80012f8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	2202      	movs	r2, #2
 8003a24:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	681a      	ldr	r2, [r3, #0]
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003a36:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	68db      	ldr	r3, [r3, #12]
 8003a3c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003a40:	d902      	bls.n	8003a48 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003a42:	2300      	movs	r3, #0
 8003a44:	60fb      	str	r3, [r7, #12]
 8003a46:	e002      	b.n	8003a4e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003a48:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003a4c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	68db      	ldr	r3, [r3, #12]
 8003a52:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8003a56:	d007      	beq.n	8003a68 <HAL_SPI_Init+0xa0>
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	68db      	ldr	r3, [r3, #12]
 8003a5c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003a60:	d002      	beq.n	8003a68 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	2200      	movs	r2, #0
 8003a66:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	685b      	ldr	r3, [r3, #4]
 8003a6c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	689b      	ldr	r3, [r3, #8]
 8003a74:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003a78:	431a      	orrs	r2, r3
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	691b      	ldr	r3, [r3, #16]
 8003a7e:	f003 0302 	and.w	r3, r3, #2
 8003a82:	431a      	orrs	r2, r3
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	695b      	ldr	r3, [r3, #20]
 8003a88:	f003 0301 	and.w	r3, r3, #1
 8003a8c:	431a      	orrs	r2, r3
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	699b      	ldr	r3, [r3, #24]
 8003a92:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003a96:	431a      	orrs	r2, r3
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	69db      	ldr	r3, [r3, #28]
 8003a9c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003aa0:	431a      	orrs	r2, r3
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	6a1b      	ldr	r3, [r3, #32]
 8003aa6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003aaa:	ea42 0103 	orr.w	r1, r2, r3
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ab2:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	430a      	orrs	r2, r1
 8003abc:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	699b      	ldr	r3, [r3, #24]
 8003ac2:	0c1b      	lsrs	r3, r3, #16
 8003ac4:	f003 0204 	and.w	r2, r3, #4
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003acc:	f003 0310 	and.w	r3, r3, #16
 8003ad0:	431a      	orrs	r2, r3
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ad6:	f003 0308 	and.w	r3, r3, #8
 8003ada:	431a      	orrs	r2, r3
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	68db      	ldr	r3, [r3, #12]
 8003ae0:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8003ae4:	ea42 0103 	orr.w	r1, r2, r3
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	430a      	orrs	r2, r1
 8003af4:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	2200      	movs	r2, #0
 8003afa:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	2201      	movs	r2, #1
 8003b00:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8003b04:	2300      	movs	r3, #0
}
 8003b06:	4618      	mov	r0, r3
 8003b08:	3710      	adds	r7, #16
 8003b0a:	46bd      	mov	sp, r7
 8003b0c:	bd80      	pop	{r7, pc}

08003b0e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003b0e:	b580      	push	{r7, lr}
 8003b10:	b088      	sub	sp, #32
 8003b12:	af00      	add	r7, sp, #0
 8003b14:	60f8      	str	r0, [r7, #12]
 8003b16:	60b9      	str	r1, [r7, #8]
 8003b18:	603b      	str	r3, [r7, #0]
 8003b1a:	4613      	mov	r3, r2
 8003b1c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003b1e:	2300      	movs	r3, #0
 8003b20:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003b28:	2b01      	cmp	r3, #1
 8003b2a:	d101      	bne.n	8003b30 <HAL_SPI_Transmit+0x22>
 8003b2c:	2302      	movs	r3, #2
 8003b2e:	e15f      	b.n	8003df0 <HAL_SPI_Transmit+0x2e2>
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	2201      	movs	r2, #1
 8003b34:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003b38:	f7fd fe56 	bl	80017e8 <HAL_GetTick>
 8003b3c:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8003b3e:	88fb      	ldrh	r3, [r7, #6]
 8003b40:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003b48:	b2db      	uxtb	r3, r3
 8003b4a:	2b01      	cmp	r3, #1
 8003b4c:	d002      	beq.n	8003b54 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8003b4e:	2302      	movs	r3, #2
 8003b50:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003b52:	e148      	b.n	8003de6 <HAL_SPI_Transmit+0x2d8>
  }

  if ((pData == NULL) || (Size == 0U))
 8003b54:	68bb      	ldr	r3, [r7, #8]
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d002      	beq.n	8003b60 <HAL_SPI_Transmit+0x52>
 8003b5a:	88fb      	ldrh	r3, [r7, #6]
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d102      	bne.n	8003b66 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8003b60:	2301      	movs	r3, #1
 8003b62:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003b64:	e13f      	b.n	8003de6 <HAL_SPI_Transmit+0x2d8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	2203      	movs	r2, #3
 8003b6a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	2200      	movs	r2, #0
 8003b72:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	68ba      	ldr	r2, [r7, #8]
 8003b78:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	88fa      	ldrh	r2, [r7, #6]
 8003b7e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	88fa      	ldrh	r2, [r7, #6]
 8003b84:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	2200      	movs	r2, #0
 8003b8a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	2200      	movs	r2, #0
 8003b90:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	2200      	movs	r2, #0
 8003b98:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	2200      	movs	r2, #0
 8003ba0:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	2200      	movs	r2, #0
 8003ba6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	689b      	ldr	r3, [r3, #8]
 8003bac:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003bb0:	d10f      	bne.n	8003bd2 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	681a      	ldr	r2, [r3, #0]
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003bc0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	681a      	ldr	r2, [r3, #0]
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003bd0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003bdc:	2b40      	cmp	r3, #64	@ 0x40
 8003bde:	d007      	beq.n	8003bf0 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	681a      	ldr	r2, [r3, #0]
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003bee:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	68db      	ldr	r3, [r3, #12]
 8003bf4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003bf8:	d94f      	bls.n	8003c9a <HAL_SPI_Transmit+0x18c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	685b      	ldr	r3, [r3, #4]
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d002      	beq.n	8003c08 <HAL_SPI_Transmit+0xfa>
 8003c02:	8afb      	ldrh	r3, [r7, #22]
 8003c04:	2b01      	cmp	r3, #1
 8003c06:	d142      	bne.n	8003c8e <HAL_SPI_Transmit+0x180>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c0c:	881a      	ldrh	r2, [r3, #0]
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c18:	1c9a      	adds	r2, r3, #2
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003c22:	b29b      	uxth	r3, r3
 8003c24:	3b01      	subs	r3, #1
 8003c26:	b29a      	uxth	r2, r3
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003c2c:	e02f      	b.n	8003c8e <HAL_SPI_Transmit+0x180>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	689b      	ldr	r3, [r3, #8]
 8003c34:	f003 0302 	and.w	r3, r3, #2
 8003c38:	2b02      	cmp	r3, #2
 8003c3a:	d112      	bne.n	8003c62 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c40:	881a      	ldrh	r2, [r3, #0]
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c4c:	1c9a      	adds	r2, r3, #2
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003c56:	b29b      	uxth	r3, r3
 8003c58:	3b01      	subs	r3, #1
 8003c5a:	b29a      	uxth	r2, r3
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003c60:	e015      	b.n	8003c8e <HAL_SPI_Transmit+0x180>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003c62:	f7fd fdc1 	bl	80017e8 <HAL_GetTick>
 8003c66:	4602      	mov	r2, r0
 8003c68:	69bb      	ldr	r3, [r7, #24]
 8003c6a:	1ad3      	subs	r3, r2, r3
 8003c6c:	683a      	ldr	r2, [r7, #0]
 8003c6e:	429a      	cmp	r2, r3
 8003c70:	d803      	bhi.n	8003c7a <HAL_SPI_Transmit+0x16c>
 8003c72:	683b      	ldr	r3, [r7, #0]
 8003c74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c78:	d102      	bne.n	8003c80 <HAL_SPI_Transmit+0x172>
 8003c7a:	683b      	ldr	r3, [r7, #0]
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d106      	bne.n	8003c8e <HAL_SPI_Transmit+0x180>
        {
          errorcode = HAL_TIMEOUT;
 8003c80:	2303      	movs	r3, #3
 8003c82:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	2201      	movs	r2, #1
 8003c88:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8003c8c:	e0ab      	b.n	8003de6 <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003c92:	b29b      	uxth	r3, r3
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d1ca      	bne.n	8003c2e <HAL_SPI_Transmit+0x120>
 8003c98:	e080      	b.n	8003d9c <HAL_SPI_Transmit+0x28e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	685b      	ldr	r3, [r3, #4]
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d002      	beq.n	8003ca8 <HAL_SPI_Transmit+0x19a>
 8003ca2:	8afb      	ldrh	r3, [r7, #22]
 8003ca4:	2b01      	cmp	r3, #1
 8003ca6:	d174      	bne.n	8003d92 <HAL_SPI_Transmit+0x284>
    {
      if (hspi->TxXferCount > 1U)
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003cac:	b29b      	uxth	r3, r3
 8003cae:	2b01      	cmp	r3, #1
 8003cb0:	d912      	bls.n	8003cd8 <HAL_SPI_Transmit+0x1ca>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003cb6:	881a      	ldrh	r2, [r3, #0]
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003cc2:	1c9a      	adds	r2, r3, #2
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003ccc:	b29b      	uxth	r3, r3
 8003cce:	3b02      	subs	r3, #2
 8003cd0:	b29a      	uxth	r2, r3
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003cd6:	e05c      	b.n	8003d92 <HAL_SPI_Transmit+0x284>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	330c      	adds	r3, #12
 8003ce2:	7812      	ldrb	r2, [r2, #0]
 8003ce4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003cea:	1c5a      	adds	r2, r3, #1
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003cf4:	b29b      	uxth	r3, r3
 8003cf6:	3b01      	subs	r3, #1
 8003cf8:	b29a      	uxth	r2, r3
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8003cfe:	e048      	b.n	8003d92 <HAL_SPI_Transmit+0x284>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	689b      	ldr	r3, [r3, #8]
 8003d06:	f003 0302 	and.w	r3, r3, #2
 8003d0a:	2b02      	cmp	r3, #2
 8003d0c:	d12b      	bne.n	8003d66 <HAL_SPI_Transmit+0x258>
      {
        if (hspi->TxXferCount > 1U)
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003d12:	b29b      	uxth	r3, r3
 8003d14:	2b01      	cmp	r3, #1
 8003d16:	d912      	bls.n	8003d3e <HAL_SPI_Transmit+0x230>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d1c:	881a      	ldrh	r2, [r3, #0]
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d28:	1c9a      	adds	r2, r3, #2
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003d32:	b29b      	uxth	r3, r3
 8003d34:	3b02      	subs	r3, #2
 8003d36:	b29a      	uxth	r2, r3
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003d3c:	e029      	b.n	8003d92 <HAL_SPI_Transmit+0x284>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	330c      	adds	r3, #12
 8003d48:	7812      	ldrb	r2, [r2, #0]
 8003d4a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d50:	1c5a      	adds	r2, r3, #1
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003d5a:	b29b      	uxth	r3, r3
 8003d5c:	3b01      	subs	r3, #1
 8003d5e:	b29a      	uxth	r2, r3
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003d64:	e015      	b.n	8003d92 <HAL_SPI_Transmit+0x284>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003d66:	f7fd fd3f 	bl	80017e8 <HAL_GetTick>
 8003d6a:	4602      	mov	r2, r0
 8003d6c:	69bb      	ldr	r3, [r7, #24]
 8003d6e:	1ad3      	subs	r3, r2, r3
 8003d70:	683a      	ldr	r2, [r7, #0]
 8003d72:	429a      	cmp	r2, r3
 8003d74:	d803      	bhi.n	8003d7e <HAL_SPI_Transmit+0x270>
 8003d76:	683b      	ldr	r3, [r7, #0]
 8003d78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d7c:	d102      	bne.n	8003d84 <HAL_SPI_Transmit+0x276>
 8003d7e:	683b      	ldr	r3, [r7, #0]
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d106      	bne.n	8003d92 <HAL_SPI_Transmit+0x284>
        {
          errorcode = HAL_TIMEOUT;
 8003d84:	2303      	movs	r3, #3
 8003d86:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	2201      	movs	r2, #1
 8003d8c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8003d90:	e029      	b.n	8003de6 <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003d96:	b29b      	uxth	r3, r3
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d1b1      	bne.n	8003d00 <HAL_SPI_Transmit+0x1f2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003d9c:	69ba      	ldr	r2, [r7, #24]
 8003d9e:	6839      	ldr	r1, [r7, #0]
 8003da0:	68f8      	ldr	r0, [r7, #12]
 8003da2:	f000 facd 	bl	8004340 <SPI_EndRxTxTransaction>
 8003da6:	4603      	mov	r3, r0
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d002      	beq.n	8003db2 <HAL_SPI_Transmit+0x2a4>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	2220      	movs	r2, #32
 8003db0:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	689b      	ldr	r3, [r3, #8]
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d10a      	bne.n	8003dd0 <HAL_SPI_Transmit+0x2c2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003dba:	2300      	movs	r3, #0
 8003dbc:	613b      	str	r3, [r7, #16]
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	68db      	ldr	r3, [r3, #12]
 8003dc4:	613b      	str	r3, [r7, #16]
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	689b      	ldr	r3, [r3, #8]
 8003dcc:	613b      	str	r3, [r7, #16]
 8003dce:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d002      	beq.n	8003dde <HAL_SPI_Transmit+0x2d0>
  {
    errorcode = HAL_ERROR;
 8003dd8:	2301      	movs	r3, #1
 8003dda:	77fb      	strb	r3, [r7, #31]
 8003ddc:	e003      	b.n	8003de6 <HAL_SPI_Transmit+0x2d8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	2201      	movs	r2, #1
 8003de2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	2200      	movs	r2, #0
 8003dea:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8003dee:	7ffb      	ldrb	r3, [r7, #31]
}
 8003df0:	4618      	mov	r0, r3
 8003df2:	3720      	adds	r7, #32
 8003df4:	46bd      	mov	sp, r7
 8003df6:	bd80      	pop	{r7, pc}

08003df8 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8003df8:	b580      	push	{r7, lr}
 8003dfa:	b086      	sub	sp, #24
 8003dfc:	af00      	add	r7, sp, #0
 8003dfe:	60f8      	str	r0, [r7, #12]
 8003e00:	60b9      	str	r1, [r7, #8]
 8003e02:	4613      	mov	r3, r2
 8003e04:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003e06:	2300      	movs	r3, #0
 8003e08:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003e10:	2b01      	cmp	r3, #1
 8003e12:	d101      	bne.n	8003e18 <HAL_SPI_Transmit_DMA+0x20>
 8003e14:	2302      	movs	r3, #2
 8003e16:	e0d4      	b.n	8003fc2 <HAL_SPI_Transmit_DMA+0x1ca>
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	2201      	movs	r2, #1
 8003e1c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->State != HAL_SPI_STATE_READY)
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003e26:	b2db      	uxtb	r3, r3
 8003e28:	2b01      	cmp	r3, #1
 8003e2a:	d002      	beq.n	8003e32 <HAL_SPI_Transmit_DMA+0x3a>
  {
    errorcode = HAL_BUSY;
 8003e2c:	2302      	movs	r3, #2
 8003e2e:	75fb      	strb	r3, [r7, #23]
    goto error;
 8003e30:	e0c2      	b.n	8003fb8 <HAL_SPI_Transmit_DMA+0x1c0>
  }

  if ((pData == NULL) || (Size == 0U))
 8003e32:	68bb      	ldr	r3, [r7, #8]
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d002      	beq.n	8003e3e <HAL_SPI_Transmit_DMA+0x46>
 8003e38:	88fb      	ldrh	r3, [r7, #6]
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d102      	bne.n	8003e44 <HAL_SPI_Transmit_DMA+0x4c>
  {
    errorcode = HAL_ERROR;
 8003e3e:	2301      	movs	r3, #1
 8003e40:	75fb      	strb	r3, [r7, #23]
    goto error;
 8003e42:	e0b9      	b.n	8003fb8 <HAL_SPI_Transmit_DMA+0x1c0>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	2203      	movs	r2, #3
 8003e48:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	2200      	movs	r2, #0
 8003e50:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	68ba      	ldr	r2, [r7, #8]
 8003e56:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	88fa      	ldrh	r2, [r7, #6]
 8003e5c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	88fa      	ldrh	r2, [r7, #6]
 8003e62:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	2200      	movs	r2, #0
 8003e68:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	2200      	movs	r2, #0
 8003e6e:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	2200      	movs	r2, #0
 8003e74:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->RxXferSize  = 0U;
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	2200      	movs	r2, #0
 8003e7a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	2200      	movs	r2, #0
 8003e82:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	689b      	ldr	r3, [r3, #8]
 8003e8a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003e8e:	d10f      	bne.n	8003eb0 <HAL_SPI_Transmit_DMA+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	681a      	ldr	r2, [r3, #0]
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003e9e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	681a      	ldr	r2, [r3, #0]
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003eae:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003eb4:	4a45      	ldr	r2, [pc, #276]	@ (8003fcc <HAL_SPI_Transmit_DMA+0x1d4>)
 8003eb6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ebc:	4a44      	ldr	r2, [pc, #272]	@ (8003fd0 <HAL_SPI_Transmit_DMA+0x1d8>)
 8003ebe:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ec4:	4a43      	ldr	r2, [pc, #268]	@ (8003fd4 <HAL_SPI_Transmit_DMA+0x1dc>)
 8003ec6:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ecc:	2200      	movs	r2, #0
 8003ece:	635a      	str	r2, [r3, #52]	@ 0x34

  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	685a      	ldr	r2, [r3, #4]
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8003ede:	605a      	str	r2, [r3, #4]
  /* Packing mode is enabled only if the DMA setting is HALWORD */
  if ((hspi->Init.DataSize <= SPI_DATASIZE_8BIT) && (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD))
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	68db      	ldr	r3, [r3, #12]
 8003ee4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003ee8:	d82d      	bhi.n	8003f46 <HAL_SPI_Transmit_DMA+0x14e>
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003eee:	695b      	ldr	r3, [r3, #20]
 8003ef0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003ef4:	d127      	bne.n	8003f46 <HAL_SPI_Transmit_DMA+0x14e>
  {
    /* Check the even/odd of the data size + crc if enabled */
    if ((hspi->TxXferCount & 0x1U) == 0U)
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003efa:	b29b      	uxth	r3, r3
 8003efc:	f003 0301 	and.w	r3, r3, #1
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d10f      	bne.n	8003f24 <HAL_SPI_Transmit_DMA+0x12c>
    {
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	685a      	ldr	r2, [r3, #4]
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8003f12:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U);
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003f18:	b29b      	uxth	r3, r3
 8003f1a:	085b      	lsrs	r3, r3, #1
 8003f1c:	b29a      	uxth	r2, r3
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003f22:	e010      	b.n	8003f46 <HAL_SPI_Transmit_DMA+0x14e>
    }
    else
    {
      SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	685a      	ldr	r2, [r3, #4]
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003f32:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003f38:	b29b      	uxth	r3, r3
 8003f3a:	085b      	lsrs	r3, r3, #1
 8003f3c:	b29b      	uxth	r3, r3
 8003f3e:	3301      	adds	r3, #1
 8003f40:	b29a      	uxth	r2, r3
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
  }

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f4e:	4619      	mov	r1, r3
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	330c      	adds	r3, #12
 8003f56:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003f5c:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8003f5e:	f7fd fdcb 	bl	8001af8 <HAL_DMA_Start_IT>
 8003f62:	4603      	mov	r3, r0
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d008      	beq.n	8003f7a <HAL_SPI_Transmit_DMA+0x182>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003f6c:	f043 0210 	orr.w	r2, r3, #16
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	661a      	str	r2, [r3, #96]	@ 0x60
    errorcode = HAL_ERROR;
 8003f74:	2301      	movs	r3, #1
 8003f76:	75fb      	strb	r3, [r7, #23]

    goto error;
 8003f78:	e01e      	b.n	8003fb8 <HAL_SPI_Transmit_DMA+0x1c0>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f84:	2b40      	cmp	r3, #64	@ 0x40
 8003f86:	d007      	beq.n	8003f98 <HAL_SPI_Transmit_DMA+0x1a0>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	681a      	ldr	r2, [r3, #0]
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003f96:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	685a      	ldr	r2, [r3, #4]
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	f042 0220 	orr.w	r2, r2, #32
 8003fa6:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	685a      	ldr	r2, [r3, #4]
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	f042 0202 	orr.w	r2, r2, #2
 8003fb6:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	2200      	movs	r2, #0
 8003fbc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8003fc0:	7dfb      	ldrb	r3, [r7, #23]
}
 8003fc2:	4618      	mov	r0, r3
 8003fc4:	3718      	adds	r7, #24
 8003fc6:	46bd      	mov	sp, r7
 8003fc8:	bd80      	pop	{r7, pc}
 8003fca:	bf00      	nop
 8003fcc:	080040a7 	.word	0x080040a7
 8003fd0:	08004001 	.word	0x08004001
 8003fd4:	080040c3 	.word	0x080040c3

08003fd8 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8003fd8:	b480      	push	{r7}
 8003fda:	b083      	sub	sp, #12
 8003fdc:	af00      	add	r7, sp, #0
 8003fde:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8003fe0:	bf00      	nop
 8003fe2:	370c      	adds	r7, #12
 8003fe4:	46bd      	mov	sp, r7
 8003fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fea:	4770      	bx	lr

08003fec <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8003fec:	b480      	push	{r7}
 8003fee:	b083      	sub	sp, #12
 8003ff0:	af00      	add	r7, sp, #0
 8003ff2:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8003ff4:	bf00      	nop
 8003ff6:	370c      	adds	r7, #12
 8003ff8:	46bd      	mov	sp, r7
 8003ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ffe:	4770      	bx	lr

08004000 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8004000:	b580      	push	{r7, lr}
 8004002:	b086      	sub	sp, #24
 8004004:	af00      	add	r7, sp, #0
 8004006:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800400c:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800400e:	f7fd fbeb 	bl	80017e8 <HAL_GetTick>
 8004012:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	f003 0320 	and.w	r3, r3, #32
 800401e:	2b20      	cmp	r3, #32
 8004020:	d03b      	beq.n	800409a <SPI_DMATransmitCplt+0x9a>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8004022:	697b      	ldr	r3, [r7, #20]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	685a      	ldr	r2, [r3, #4]
 8004028:	697b      	ldr	r3, [r7, #20]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	f022 0220 	bic.w	r2, r2, #32
 8004030:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8004032:	697b      	ldr	r3, [r7, #20]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	685a      	ldr	r2, [r3, #4]
 8004038:	697b      	ldr	r3, [r7, #20]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	f022 0202 	bic.w	r2, r2, #2
 8004040:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8004042:	693a      	ldr	r2, [r7, #16]
 8004044:	2164      	movs	r1, #100	@ 0x64
 8004046:	6978      	ldr	r0, [r7, #20]
 8004048:	f000 f97a 	bl	8004340 <SPI_EndRxTxTransaction>
 800404c:	4603      	mov	r3, r0
 800404e:	2b00      	cmp	r3, #0
 8004050:	d005      	beq.n	800405e <SPI_DMATransmitCplt+0x5e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004052:	697b      	ldr	r3, [r7, #20]
 8004054:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004056:	f043 0220 	orr.w	r2, r3, #32
 800405a:	697b      	ldr	r3, [r7, #20]
 800405c:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800405e:	697b      	ldr	r3, [r7, #20]
 8004060:	689b      	ldr	r3, [r3, #8]
 8004062:	2b00      	cmp	r3, #0
 8004064:	d10a      	bne.n	800407c <SPI_DMATransmitCplt+0x7c>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004066:	2300      	movs	r3, #0
 8004068:	60fb      	str	r3, [r7, #12]
 800406a:	697b      	ldr	r3, [r7, #20]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	68db      	ldr	r3, [r3, #12]
 8004070:	60fb      	str	r3, [r7, #12]
 8004072:	697b      	ldr	r3, [r7, #20]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	689b      	ldr	r3, [r3, #8]
 8004078:	60fb      	str	r3, [r7, #12]
 800407a:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 800407c:	697b      	ldr	r3, [r7, #20]
 800407e:	2200      	movs	r2, #0
 8004080:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8004082:	697b      	ldr	r3, [r7, #20]
 8004084:	2201      	movs	r2, #1
 8004086:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800408a:	697b      	ldr	r3, [r7, #20]
 800408c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800408e:	2b00      	cmp	r3, #0
 8004090:	d003      	beq.n	800409a <SPI_DMATransmitCplt+0x9a>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8004092:	6978      	ldr	r0, [r7, #20]
 8004094:	f7ff ffaa 	bl	8003fec <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8004098:	e002      	b.n	80040a0 <SPI_DMATransmitCplt+0xa0>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 800409a:	6978      	ldr	r0, [r7, #20]
 800409c:	f7fc f9d8 	bl	8000450 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80040a0:	3718      	adds	r7, #24
 80040a2:	46bd      	mov	sp, r7
 80040a4:	bd80      	pop	{r7, pc}

080040a6 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 80040a6:	b580      	push	{r7, lr}
 80040a8:	b084      	sub	sp, #16
 80040aa:	af00      	add	r7, sp, #0
 80040ac:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040b2:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 80040b4:	68f8      	ldr	r0, [r7, #12]
 80040b6:	f7ff ff8f 	bl	8003fd8 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80040ba:	bf00      	nop
 80040bc:	3710      	adds	r7, #16
 80040be:	46bd      	mov	sp, r7
 80040c0:	bd80      	pop	{r7, pc}

080040c2 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 80040c2:	b580      	push	{r7, lr}
 80040c4:	b084      	sub	sp, #16
 80040c6:	af00      	add	r7, sp, #0
 80040c8:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040ce:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	685a      	ldr	r2, [r3, #4]
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	f022 0203 	bic.w	r2, r2, #3
 80040de:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80040e4:	f043 0210 	orr.w	r2, r3, #16
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State = HAL_SPI_STATE_READY;
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	2201      	movs	r2, #1
 80040f0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80040f4:	68f8      	ldr	r0, [r7, #12]
 80040f6:	f7ff ff79 	bl	8003fec <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80040fa:	bf00      	nop
 80040fc:	3710      	adds	r7, #16
 80040fe:	46bd      	mov	sp, r7
 8004100:	bd80      	pop	{r7, pc}
	...

08004104 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004104:	b580      	push	{r7, lr}
 8004106:	b088      	sub	sp, #32
 8004108:	af00      	add	r7, sp, #0
 800410a:	60f8      	str	r0, [r7, #12]
 800410c:	60b9      	str	r1, [r7, #8]
 800410e:	603b      	str	r3, [r7, #0]
 8004110:	4613      	mov	r3, r2
 8004112:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004114:	f7fd fb68 	bl	80017e8 <HAL_GetTick>
 8004118:	4602      	mov	r2, r0
 800411a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800411c:	1a9b      	subs	r3, r3, r2
 800411e:	683a      	ldr	r2, [r7, #0]
 8004120:	4413      	add	r3, r2
 8004122:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004124:	f7fd fb60 	bl	80017e8 <HAL_GetTick>
 8004128:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800412a:	4b39      	ldr	r3, [pc, #228]	@ (8004210 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	015b      	lsls	r3, r3, #5
 8004130:	0d1b      	lsrs	r3, r3, #20
 8004132:	69fa      	ldr	r2, [r7, #28]
 8004134:	fb02 f303 	mul.w	r3, r2, r3
 8004138:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800413a:	e054      	b.n	80041e6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800413c:	683b      	ldr	r3, [r7, #0]
 800413e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004142:	d050      	beq.n	80041e6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004144:	f7fd fb50 	bl	80017e8 <HAL_GetTick>
 8004148:	4602      	mov	r2, r0
 800414a:	69bb      	ldr	r3, [r7, #24]
 800414c:	1ad3      	subs	r3, r2, r3
 800414e:	69fa      	ldr	r2, [r7, #28]
 8004150:	429a      	cmp	r2, r3
 8004152:	d902      	bls.n	800415a <SPI_WaitFlagStateUntilTimeout+0x56>
 8004154:	69fb      	ldr	r3, [r7, #28]
 8004156:	2b00      	cmp	r3, #0
 8004158:	d13d      	bne.n	80041d6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	685a      	ldr	r2, [r3, #4]
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004168:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	685b      	ldr	r3, [r3, #4]
 800416e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004172:	d111      	bne.n	8004198 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	689b      	ldr	r3, [r3, #8]
 8004178:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800417c:	d004      	beq.n	8004188 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	689b      	ldr	r3, [r3, #8]
 8004182:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004186:	d107      	bne.n	8004198 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	681a      	ldr	r2, [r3, #0]
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004196:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800419c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80041a0:	d10f      	bne.n	80041c2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	681a      	ldr	r2, [r3, #0]
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80041b0:	601a      	str	r2, [r3, #0]
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	681a      	ldr	r2, [r3, #0]
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80041c0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	2201      	movs	r2, #1
 80041c6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	2200      	movs	r2, #0
 80041ce:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80041d2:	2303      	movs	r3, #3
 80041d4:	e017      	b.n	8004206 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80041d6:	697b      	ldr	r3, [r7, #20]
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d101      	bne.n	80041e0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80041dc:	2300      	movs	r3, #0
 80041de:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80041e0:	697b      	ldr	r3, [r7, #20]
 80041e2:	3b01      	subs	r3, #1
 80041e4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	689a      	ldr	r2, [r3, #8]
 80041ec:	68bb      	ldr	r3, [r7, #8]
 80041ee:	4013      	ands	r3, r2
 80041f0:	68ba      	ldr	r2, [r7, #8]
 80041f2:	429a      	cmp	r2, r3
 80041f4:	bf0c      	ite	eq
 80041f6:	2301      	moveq	r3, #1
 80041f8:	2300      	movne	r3, #0
 80041fa:	b2db      	uxtb	r3, r3
 80041fc:	461a      	mov	r2, r3
 80041fe:	79fb      	ldrb	r3, [r7, #7]
 8004200:	429a      	cmp	r2, r3
 8004202:	d19b      	bne.n	800413c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004204:	2300      	movs	r3, #0
}
 8004206:	4618      	mov	r0, r3
 8004208:	3720      	adds	r7, #32
 800420a:	46bd      	mov	sp, r7
 800420c:	bd80      	pop	{r7, pc}
 800420e:	bf00      	nop
 8004210:	20000008 	.word	0x20000008

08004214 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004214:	b580      	push	{r7, lr}
 8004216:	b08a      	sub	sp, #40	@ 0x28
 8004218:	af00      	add	r7, sp, #0
 800421a:	60f8      	str	r0, [r7, #12]
 800421c:	60b9      	str	r1, [r7, #8]
 800421e:	607a      	str	r2, [r7, #4]
 8004220:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8004222:	2300      	movs	r3, #0
 8004224:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8004226:	f7fd fadf 	bl	80017e8 <HAL_GetTick>
 800422a:	4602      	mov	r2, r0
 800422c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800422e:	1a9b      	subs	r3, r3, r2
 8004230:	683a      	ldr	r2, [r7, #0]
 8004232:	4413      	add	r3, r2
 8004234:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8004236:	f7fd fad7 	bl	80017e8 <HAL_GetTick>
 800423a:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	330c      	adds	r3, #12
 8004242:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8004244:	4b3d      	ldr	r3, [pc, #244]	@ (800433c <SPI_WaitFifoStateUntilTimeout+0x128>)
 8004246:	681a      	ldr	r2, [r3, #0]
 8004248:	4613      	mov	r3, r2
 800424a:	009b      	lsls	r3, r3, #2
 800424c:	4413      	add	r3, r2
 800424e:	00da      	lsls	r2, r3, #3
 8004250:	1ad3      	subs	r3, r2, r3
 8004252:	0d1b      	lsrs	r3, r3, #20
 8004254:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004256:	fb02 f303 	mul.w	r3, r2, r3
 800425a:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800425c:	e060      	b.n	8004320 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800425e:	68bb      	ldr	r3, [r7, #8]
 8004260:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8004264:	d107      	bne.n	8004276 <SPI_WaitFifoStateUntilTimeout+0x62>
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	2b00      	cmp	r3, #0
 800426a:	d104      	bne.n	8004276 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800426c:	69fb      	ldr	r3, [r7, #28]
 800426e:	781b      	ldrb	r3, [r3, #0]
 8004270:	b2db      	uxtb	r3, r3
 8004272:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8004274:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8004276:	683b      	ldr	r3, [r7, #0]
 8004278:	f1b3 3fff 	cmp.w	r3, #4294967295
 800427c:	d050      	beq.n	8004320 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800427e:	f7fd fab3 	bl	80017e8 <HAL_GetTick>
 8004282:	4602      	mov	r2, r0
 8004284:	6a3b      	ldr	r3, [r7, #32]
 8004286:	1ad3      	subs	r3, r2, r3
 8004288:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800428a:	429a      	cmp	r2, r3
 800428c:	d902      	bls.n	8004294 <SPI_WaitFifoStateUntilTimeout+0x80>
 800428e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004290:	2b00      	cmp	r3, #0
 8004292:	d13d      	bne.n	8004310 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	685a      	ldr	r2, [r3, #4]
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80042a2:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	685b      	ldr	r3, [r3, #4]
 80042a8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80042ac:	d111      	bne.n	80042d2 <SPI_WaitFifoStateUntilTimeout+0xbe>
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	689b      	ldr	r3, [r3, #8]
 80042b2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80042b6:	d004      	beq.n	80042c2 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	689b      	ldr	r3, [r3, #8]
 80042bc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80042c0:	d107      	bne.n	80042d2 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	681a      	ldr	r2, [r3, #0]
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80042d0:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042d6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80042da:	d10f      	bne.n	80042fc <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	681a      	ldr	r2, [r3, #0]
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80042ea:	601a      	str	r2, [r3, #0]
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	681a      	ldr	r2, [r3, #0]
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80042fa:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	2201      	movs	r2, #1
 8004300:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	2200      	movs	r2, #0
 8004308:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800430c:	2303      	movs	r3, #3
 800430e:	e010      	b.n	8004332 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004310:	69bb      	ldr	r3, [r7, #24]
 8004312:	2b00      	cmp	r3, #0
 8004314:	d101      	bne.n	800431a <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8004316:	2300      	movs	r3, #0
 8004318:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800431a:	69bb      	ldr	r3, [r7, #24]
 800431c:	3b01      	subs	r3, #1
 800431e:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	689a      	ldr	r2, [r3, #8]
 8004326:	68bb      	ldr	r3, [r7, #8]
 8004328:	4013      	ands	r3, r2
 800432a:	687a      	ldr	r2, [r7, #4]
 800432c:	429a      	cmp	r2, r3
 800432e:	d196      	bne.n	800425e <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8004330:	2300      	movs	r3, #0
}
 8004332:	4618      	mov	r0, r3
 8004334:	3728      	adds	r7, #40	@ 0x28
 8004336:	46bd      	mov	sp, r7
 8004338:	bd80      	pop	{r7, pc}
 800433a:	bf00      	nop
 800433c:	20000008 	.word	0x20000008

08004340 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004340:	b580      	push	{r7, lr}
 8004342:	b086      	sub	sp, #24
 8004344:	af02      	add	r7, sp, #8
 8004346:	60f8      	str	r0, [r7, #12]
 8004348:	60b9      	str	r1, [r7, #8]
 800434a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	9300      	str	r3, [sp, #0]
 8004350:	68bb      	ldr	r3, [r7, #8]
 8004352:	2200      	movs	r2, #0
 8004354:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8004358:	68f8      	ldr	r0, [r7, #12]
 800435a:	f7ff ff5b 	bl	8004214 <SPI_WaitFifoStateUntilTimeout>
 800435e:	4603      	mov	r3, r0
 8004360:	2b00      	cmp	r3, #0
 8004362:	d007      	beq.n	8004374 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004368:	f043 0220 	orr.w	r2, r3, #32
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004370:	2303      	movs	r3, #3
 8004372:	e027      	b.n	80043c4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	9300      	str	r3, [sp, #0]
 8004378:	68bb      	ldr	r3, [r7, #8]
 800437a:	2200      	movs	r2, #0
 800437c:	2180      	movs	r1, #128	@ 0x80
 800437e:	68f8      	ldr	r0, [r7, #12]
 8004380:	f7ff fec0 	bl	8004104 <SPI_WaitFlagStateUntilTimeout>
 8004384:	4603      	mov	r3, r0
 8004386:	2b00      	cmp	r3, #0
 8004388:	d007      	beq.n	800439a <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800438e:	f043 0220 	orr.w	r2, r3, #32
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004396:	2303      	movs	r3, #3
 8004398:	e014      	b.n	80043c4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	9300      	str	r3, [sp, #0]
 800439e:	68bb      	ldr	r3, [r7, #8]
 80043a0:	2200      	movs	r2, #0
 80043a2:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80043a6:	68f8      	ldr	r0, [r7, #12]
 80043a8:	f7ff ff34 	bl	8004214 <SPI_WaitFifoStateUntilTimeout>
 80043ac:	4603      	mov	r3, r0
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d007      	beq.n	80043c2 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80043b6:	f043 0220 	orr.w	r2, r3, #32
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80043be:	2303      	movs	r3, #3
 80043c0:	e000      	b.n	80043c4 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80043c2:	2300      	movs	r3, #0
}
 80043c4:	4618      	mov	r0, r3
 80043c6:	3710      	adds	r7, #16
 80043c8:	46bd      	mov	sp, r7
 80043ca:	bd80      	pop	{r7, pc}

080043cc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80043cc:	b580      	push	{r7, lr}
 80043ce:	b082      	sub	sp, #8
 80043d0:	af00      	add	r7, sp, #0
 80043d2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d101      	bne.n	80043de <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80043da:	2301      	movs	r3, #1
 80043dc:	e040      	b.n	8004460 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d106      	bne.n	80043f4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	2200      	movs	r2, #0
 80043ea:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80043ee:	6878      	ldr	r0, [r7, #4]
 80043f0:	f7fd f932 	bl	8001658 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	2224      	movs	r2, #36	@ 0x24
 80043f8:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	681a      	ldr	r2, [r3, #0]
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	f022 0201 	bic.w	r2, r2, #1
 8004408:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800440e:	2b00      	cmp	r3, #0
 8004410:	d002      	beq.n	8004418 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8004412:	6878      	ldr	r0, [r7, #4]
 8004414:	f000 f95e 	bl	80046d4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004418:	6878      	ldr	r0, [r7, #4]
 800441a:	f000 f825 	bl	8004468 <UART_SetConfig>
 800441e:	4603      	mov	r3, r0
 8004420:	2b01      	cmp	r3, #1
 8004422:	d101      	bne.n	8004428 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8004424:	2301      	movs	r3, #1
 8004426:	e01b      	b.n	8004460 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	685a      	ldr	r2, [r3, #4]
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004436:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	689a      	ldr	r2, [r3, #8]
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004446:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	681a      	ldr	r2, [r3, #0]
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	f042 0201 	orr.w	r2, r2, #1
 8004456:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004458:	6878      	ldr	r0, [r7, #4]
 800445a:	f000 f9dd 	bl	8004818 <UART_CheckIdleState>
 800445e:	4603      	mov	r3, r0
}
 8004460:	4618      	mov	r0, r3
 8004462:	3708      	adds	r7, #8
 8004464:	46bd      	mov	sp, r7
 8004466:	bd80      	pop	{r7, pc}

08004468 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004468:	b580      	push	{r7, lr}
 800446a:	b088      	sub	sp, #32
 800446c:	af00      	add	r7, sp, #0
 800446e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004470:	2300      	movs	r3, #0
 8004472:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	689a      	ldr	r2, [r3, #8]
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	691b      	ldr	r3, [r3, #16]
 800447c:	431a      	orrs	r2, r3
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	695b      	ldr	r3, [r3, #20]
 8004482:	431a      	orrs	r2, r3
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	69db      	ldr	r3, [r3, #28]
 8004488:	4313      	orrs	r3, r2
 800448a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	681a      	ldr	r2, [r3, #0]
 8004492:	4b8a      	ldr	r3, [pc, #552]	@ (80046bc <UART_SetConfig+0x254>)
 8004494:	4013      	ands	r3, r2
 8004496:	687a      	ldr	r2, [r7, #4]
 8004498:	6812      	ldr	r2, [r2, #0]
 800449a:	6979      	ldr	r1, [r7, #20]
 800449c:	430b      	orrs	r3, r1
 800449e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	685b      	ldr	r3, [r3, #4]
 80044a6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	68da      	ldr	r2, [r3, #12]
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	430a      	orrs	r2, r1
 80044b4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	699b      	ldr	r3, [r3, #24]
 80044ba:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	6a1b      	ldr	r3, [r3, #32]
 80044c0:	697a      	ldr	r2, [r7, #20]
 80044c2:	4313      	orrs	r3, r2
 80044c4:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	689b      	ldr	r3, [r3, #8]
 80044cc:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	697a      	ldr	r2, [r7, #20]
 80044d6:	430a      	orrs	r2, r1
 80044d8:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	4a78      	ldr	r2, [pc, #480]	@ (80046c0 <UART_SetConfig+0x258>)
 80044e0:	4293      	cmp	r3, r2
 80044e2:	d120      	bne.n	8004526 <UART_SetConfig+0xbe>
 80044e4:	4b77      	ldr	r3, [pc, #476]	@ (80046c4 <UART_SetConfig+0x25c>)
 80044e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044e8:	f003 0303 	and.w	r3, r3, #3
 80044ec:	2b03      	cmp	r3, #3
 80044ee:	d817      	bhi.n	8004520 <UART_SetConfig+0xb8>
 80044f0:	a201      	add	r2, pc, #4	@ (adr r2, 80044f8 <UART_SetConfig+0x90>)
 80044f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80044f6:	bf00      	nop
 80044f8:	08004509 	.word	0x08004509
 80044fc:	08004515 	.word	0x08004515
 8004500:	0800451b 	.word	0x0800451b
 8004504:	0800450f 	.word	0x0800450f
 8004508:	2300      	movs	r3, #0
 800450a:	77fb      	strb	r3, [r7, #31]
 800450c:	e01d      	b.n	800454a <UART_SetConfig+0xe2>
 800450e:	2302      	movs	r3, #2
 8004510:	77fb      	strb	r3, [r7, #31]
 8004512:	e01a      	b.n	800454a <UART_SetConfig+0xe2>
 8004514:	2304      	movs	r3, #4
 8004516:	77fb      	strb	r3, [r7, #31]
 8004518:	e017      	b.n	800454a <UART_SetConfig+0xe2>
 800451a:	2308      	movs	r3, #8
 800451c:	77fb      	strb	r3, [r7, #31]
 800451e:	e014      	b.n	800454a <UART_SetConfig+0xe2>
 8004520:	2310      	movs	r3, #16
 8004522:	77fb      	strb	r3, [r7, #31]
 8004524:	e011      	b.n	800454a <UART_SetConfig+0xe2>
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	4a67      	ldr	r2, [pc, #412]	@ (80046c8 <UART_SetConfig+0x260>)
 800452c:	4293      	cmp	r3, r2
 800452e:	d102      	bne.n	8004536 <UART_SetConfig+0xce>
 8004530:	2300      	movs	r3, #0
 8004532:	77fb      	strb	r3, [r7, #31]
 8004534:	e009      	b.n	800454a <UART_SetConfig+0xe2>
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	4a64      	ldr	r2, [pc, #400]	@ (80046cc <UART_SetConfig+0x264>)
 800453c:	4293      	cmp	r3, r2
 800453e:	d102      	bne.n	8004546 <UART_SetConfig+0xde>
 8004540:	2300      	movs	r3, #0
 8004542:	77fb      	strb	r3, [r7, #31]
 8004544:	e001      	b.n	800454a <UART_SetConfig+0xe2>
 8004546:	2310      	movs	r3, #16
 8004548:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	69db      	ldr	r3, [r3, #28]
 800454e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004552:	d15a      	bne.n	800460a <UART_SetConfig+0x1a2>
  {
    switch (clocksource)
 8004554:	7ffb      	ldrb	r3, [r7, #31]
 8004556:	2b08      	cmp	r3, #8
 8004558:	d827      	bhi.n	80045aa <UART_SetConfig+0x142>
 800455a:	a201      	add	r2, pc, #4	@ (adr r2, 8004560 <UART_SetConfig+0xf8>)
 800455c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004560:	08004585 	.word	0x08004585
 8004564:	0800458d 	.word	0x0800458d
 8004568:	08004595 	.word	0x08004595
 800456c:	080045ab 	.word	0x080045ab
 8004570:	0800459b 	.word	0x0800459b
 8004574:	080045ab 	.word	0x080045ab
 8004578:	080045ab 	.word	0x080045ab
 800457c:	080045ab 	.word	0x080045ab
 8004580:	080045a3 	.word	0x080045a3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004584:	f7ff f8b8 	bl	80036f8 <HAL_RCC_GetPCLK1Freq>
 8004588:	61b8      	str	r0, [r7, #24]
        break;
 800458a:	e013      	b.n	80045b4 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800458c:	f7ff f8d6 	bl	800373c <HAL_RCC_GetPCLK2Freq>
 8004590:	61b8      	str	r0, [r7, #24]
        break;
 8004592:	e00f      	b.n	80045b4 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004594:	4b4e      	ldr	r3, [pc, #312]	@ (80046d0 <UART_SetConfig+0x268>)
 8004596:	61bb      	str	r3, [r7, #24]
        break;
 8004598:	e00c      	b.n	80045b4 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800459a:	f7ff f84d 	bl	8003638 <HAL_RCC_GetSysClockFreq>
 800459e:	61b8      	str	r0, [r7, #24]
        break;
 80045a0:	e008      	b.n	80045b4 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80045a2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80045a6:	61bb      	str	r3, [r7, #24]
        break;
 80045a8:	e004      	b.n	80045b4 <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 80045aa:	2300      	movs	r3, #0
 80045ac:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80045ae:	2301      	movs	r3, #1
 80045b0:	77bb      	strb	r3, [r7, #30]
        break;
 80045b2:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80045b4:	69bb      	ldr	r3, [r7, #24]
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d074      	beq.n	80046a4 <UART_SetConfig+0x23c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80045ba:	69bb      	ldr	r3, [r7, #24]
 80045bc:	005a      	lsls	r2, r3, #1
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	685b      	ldr	r3, [r3, #4]
 80045c2:	085b      	lsrs	r3, r3, #1
 80045c4:	441a      	add	r2, r3
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	685b      	ldr	r3, [r3, #4]
 80045ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80045ce:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80045d0:	693b      	ldr	r3, [r7, #16]
 80045d2:	2b0f      	cmp	r3, #15
 80045d4:	d916      	bls.n	8004604 <UART_SetConfig+0x19c>
 80045d6:	693b      	ldr	r3, [r7, #16]
 80045d8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80045dc:	d212      	bcs.n	8004604 <UART_SetConfig+0x19c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80045de:	693b      	ldr	r3, [r7, #16]
 80045e0:	b29b      	uxth	r3, r3
 80045e2:	f023 030f 	bic.w	r3, r3, #15
 80045e6:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80045e8:	693b      	ldr	r3, [r7, #16]
 80045ea:	085b      	lsrs	r3, r3, #1
 80045ec:	b29b      	uxth	r3, r3
 80045ee:	f003 0307 	and.w	r3, r3, #7
 80045f2:	b29a      	uxth	r2, r3
 80045f4:	89fb      	ldrh	r3, [r7, #14]
 80045f6:	4313      	orrs	r3, r2
 80045f8:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	89fa      	ldrh	r2, [r7, #14]
 8004600:	60da      	str	r2, [r3, #12]
 8004602:	e04f      	b.n	80046a4 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8004604:	2301      	movs	r3, #1
 8004606:	77bb      	strb	r3, [r7, #30]
 8004608:	e04c      	b.n	80046a4 <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800460a:	7ffb      	ldrb	r3, [r7, #31]
 800460c:	2b08      	cmp	r3, #8
 800460e:	d828      	bhi.n	8004662 <UART_SetConfig+0x1fa>
 8004610:	a201      	add	r2, pc, #4	@ (adr r2, 8004618 <UART_SetConfig+0x1b0>)
 8004612:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004616:	bf00      	nop
 8004618:	0800463d 	.word	0x0800463d
 800461c:	08004645 	.word	0x08004645
 8004620:	0800464d 	.word	0x0800464d
 8004624:	08004663 	.word	0x08004663
 8004628:	08004653 	.word	0x08004653
 800462c:	08004663 	.word	0x08004663
 8004630:	08004663 	.word	0x08004663
 8004634:	08004663 	.word	0x08004663
 8004638:	0800465b 	.word	0x0800465b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800463c:	f7ff f85c 	bl	80036f8 <HAL_RCC_GetPCLK1Freq>
 8004640:	61b8      	str	r0, [r7, #24]
        break;
 8004642:	e013      	b.n	800466c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004644:	f7ff f87a 	bl	800373c <HAL_RCC_GetPCLK2Freq>
 8004648:	61b8      	str	r0, [r7, #24]
        break;
 800464a:	e00f      	b.n	800466c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800464c:	4b20      	ldr	r3, [pc, #128]	@ (80046d0 <UART_SetConfig+0x268>)
 800464e:	61bb      	str	r3, [r7, #24]
        break;
 8004650:	e00c      	b.n	800466c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004652:	f7fe fff1 	bl	8003638 <HAL_RCC_GetSysClockFreq>
 8004656:	61b8      	str	r0, [r7, #24]
        break;
 8004658:	e008      	b.n	800466c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800465a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800465e:	61bb      	str	r3, [r7, #24]
        break;
 8004660:	e004      	b.n	800466c <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 8004662:	2300      	movs	r3, #0
 8004664:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004666:	2301      	movs	r3, #1
 8004668:	77bb      	strb	r3, [r7, #30]
        break;
 800466a:	bf00      	nop
    }

    if (pclk != 0U)
 800466c:	69bb      	ldr	r3, [r7, #24]
 800466e:	2b00      	cmp	r3, #0
 8004670:	d018      	beq.n	80046a4 <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	685b      	ldr	r3, [r3, #4]
 8004676:	085a      	lsrs	r2, r3, #1
 8004678:	69bb      	ldr	r3, [r7, #24]
 800467a:	441a      	add	r2, r3
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	685b      	ldr	r3, [r3, #4]
 8004680:	fbb2 f3f3 	udiv	r3, r2, r3
 8004684:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004686:	693b      	ldr	r3, [r7, #16]
 8004688:	2b0f      	cmp	r3, #15
 800468a:	d909      	bls.n	80046a0 <UART_SetConfig+0x238>
 800468c:	693b      	ldr	r3, [r7, #16]
 800468e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004692:	d205      	bcs.n	80046a0 <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004694:	693b      	ldr	r3, [r7, #16]
 8004696:	b29a      	uxth	r2, r3
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	60da      	str	r2, [r3, #12]
 800469e:	e001      	b.n	80046a4 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 80046a0:	2301      	movs	r3, #1
 80046a2:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	2200      	movs	r2, #0
 80046a8:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	2200      	movs	r2, #0
 80046ae:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80046b0:	7fbb      	ldrb	r3, [r7, #30]
}
 80046b2:	4618      	mov	r0, r3
 80046b4:	3720      	adds	r7, #32
 80046b6:	46bd      	mov	sp, r7
 80046b8:	bd80      	pop	{r7, pc}
 80046ba:	bf00      	nop
 80046bc:	efff69f3 	.word	0xefff69f3
 80046c0:	40013800 	.word	0x40013800
 80046c4:	40021000 	.word	0x40021000
 80046c8:	40004400 	.word	0x40004400
 80046cc:	40004800 	.word	0x40004800
 80046d0:	007a1200 	.word	0x007a1200

080046d4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80046d4:	b480      	push	{r7}
 80046d6:	b083      	sub	sp, #12
 80046d8:	af00      	add	r7, sp, #0
 80046da:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046e0:	f003 0308 	and.w	r3, r3, #8
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d00a      	beq.n	80046fe <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	685b      	ldr	r3, [r3, #4]
 80046ee:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	430a      	orrs	r2, r1
 80046fc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004702:	f003 0301 	and.w	r3, r3, #1
 8004706:	2b00      	cmp	r3, #0
 8004708:	d00a      	beq.n	8004720 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	685b      	ldr	r3, [r3, #4]
 8004710:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	430a      	orrs	r2, r1
 800471e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004724:	f003 0302 	and.w	r3, r3, #2
 8004728:	2b00      	cmp	r3, #0
 800472a:	d00a      	beq.n	8004742 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	685b      	ldr	r3, [r3, #4]
 8004732:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	430a      	orrs	r2, r1
 8004740:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004746:	f003 0304 	and.w	r3, r3, #4
 800474a:	2b00      	cmp	r3, #0
 800474c:	d00a      	beq.n	8004764 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	685b      	ldr	r3, [r3, #4]
 8004754:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	430a      	orrs	r2, r1
 8004762:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004768:	f003 0310 	and.w	r3, r3, #16
 800476c:	2b00      	cmp	r3, #0
 800476e:	d00a      	beq.n	8004786 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	689b      	ldr	r3, [r3, #8]
 8004776:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	430a      	orrs	r2, r1
 8004784:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800478a:	f003 0320 	and.w	r3, r3, #32
 800478e:	2b00      	cmp	r3, #0
 8004790:	d00a      	beq.n	80047a8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	689b      	ldr	r3, [r3, #8]
 8004798:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	430a      	orrs	r2, r1
 80047a6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d01a      	beq.n	80047ea <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	685b      	ldr	r3, [r3, #4]
 80047ba:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	430a      	orrs	r2, r1
 80047c8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047ce:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80047d2:	d10a      	bne.n	80047ea <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	685b      	ldr	r3, [r3, #4]
 80047da:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	430a      	orrs	r2, r1
 80047e8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d00a      	beq.n	800480c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	685b      	ldr	r3, [r3, #4]
 80047fc:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	430a      	orrs	r2, r1
 800480a:	605a      	str	r2, [r3, #4]
  }
}
 800480c:	bf00      	nop
 800480e:	370c      	adds	r7, #12
 8004810:	46bd      	mov	sp, r7
 8004812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004816:	4770      	bx	lr

08004818 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004818:	b580      	push	{r7, lr}
 800481a:	b098      	sub	sp, #96	@ 0x60
 800481c:	af02      	add	r7, sp, #8
 800481e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	2200      	movs	r2, #0
 8004824:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004828:	f7fc ffde 	bl	80017e8 <HAL_GetTick>
 800482c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	f003 0308 	and.w	r3, r3, #8
 8004838:	2b08      	cmp	r3, #8
 800483a:	d12e      	bne.n	800489a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800483c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004840:	9300      	str	r3, [sp, #0]
 8004842:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004844:	2200      	movs	r2, #0
 8004846:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800484a:	6878      	ldr	r0, [r7, #4]
 800484c:	f000 f88c 	bl	8004968 <UART_WaitOnFlagUntilTimeout>
 8004850:	4603      	mov	r3, r0
 8004852:	2b00      	cmp	r3, #0
 8004854:	d021      	beq.n	800489a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800485c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800485e:	e853 3f00 	ldrex	r3, [r3]
 8004862:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004864:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004866:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800486a:	653b      	str	r3, [r7, #80]	@ 0x50
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	461a      	mov	r2, r3
 8004872:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004874:	647b      	str	r3, [r7, #68]	@ 0x44
 8004876:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004878:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800487a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800487c:	e841 2300 	strex	r3, r2, [r1]
 8004880:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004882:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004884:	2b00      	cmp	r3, #0
 8004886:	d1e6      	bne.n	8004856 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	2220      	movs	r2, #32
 800488c:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	2200      	movs	r2, #0
 8004892:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004896:	2303      	movs	r3, #3
 8004898:	e062      	b.n	8004960 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	f003 0304 	and.w	r3, r3, #4
 80048a4:	2b04      	cmp	r3, #4
 80048a6:	d149      	bne.n	800493c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80048a8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80048ac:	9300      	str	r3, [sp, #0]
 80048ae:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80048b0:	2200      	movs	r2, #0
 80048b2:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80048b6:	6878      	ldr	r0, [r7, #4]
 80048b8:	f000 f856 	bl	8004968 <UART_WaitOnFlagUntilTimeout>
 80048bc:	4603      	mov	r3, r0
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d03c      	beq.n	800493c <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048ca:	e853 3f00 	ldrex	r3, [r3]
 80048ce:	623b      	str	r3, [r7, #32]
   return(result);
 80048d0:	6a3b      	ldr	r3, [r7, #32]
 80048d2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80048d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	461a      	mov	r2, r3
 80048de:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80048e0:	633b      	str	r3, [r7, #48]	@ 0x30
 80048e2:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048e4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80048e6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80048e8:	e841 2300 	strex	r3, r2, [r1]
 80048ec:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80048ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d1e6      	bne.n	80048c2 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	3308      	adds	r3, #8
 80048fa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048fc:	693b      	ldr	r3, [r7, #16]
 80048fe:	e853 3f00 	ldrex	r3, [r3]
 8004902:	60fb      	str	r3, [r7, #12]
   return(result);
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	f023 0301 	bic.w	r3, r3, #1
 800490a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	3308      	adds	r3, #8
 8004912:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004914:	61fa      	str	r2, [r7, #28]
 8004916:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004918:	69b9      	ldr	r1, [r7, #24]
 800491a:	69fa      	ldr	r2, [r7, #28]
 800491c:	e841 2300 	strex	r3, r2, [r1]
 8004920:	617b      	str	r3, [r7, #20]
   return(result);
 8004922:	697b      	ldr	r3, [r7, #20]
 8004924:	2b00      	cmp	r3, #0
 8004926:	d1e5      	bne.n	80048f4 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	2220      	movs	r2, #32
 800492c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	2200      	movs	r2, #0
 8004934:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004938:	2303      	movs	r3, #3
 800493a:	e011      	b.n	8004960 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	2220      	movs	r2, #32
 8004940:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	2220      	movs	r2, #32
 8004946:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	2200      	movs	r2, #0
 800494e:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	2200      	movs	r2, #0
 8004954:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	2200      	movs	r2, #0
 800495a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800495e:	2300      	movs	r3, #0
}
 8004960:	4618      	mov	r0, r3
 8004962:	3758      	adds	r7, #88	@ 0x58
 8004964:	46bd      	mov	sp, r7
 8004966:	bd80      	pop	{r7, pc}

08004968 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004968:	b580      	push	{r7, lr}
 800496a:	b084      	sub	sp, #16
 800496c:	af00      	add	r7, sp, #0
 800496e:	60f8      	str	r0, [r7, #12]
 8004970:	60b9      	str	r1, [r7, #8]
 8004972:	603b      	str	r3, [r7, #0]
 8004974:	4613      	mov	r3, r2
 8004976:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004978:	e04f      	b.n	8004a1a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800497a:	69bb      	ldr	r3, [r7, #24]
 800497c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004980:	d04b      	beq.n	8004a1a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004982:	f7fc ff31 	bl	80017e8 <HAL_GetTick>
 8004986:	4602      	mov	r2, r0
 8004988:	683b      	ldr	r3, [r7, #0]
 800498a:	1ad3      	subs	r3, r2, r3
 800498c:	69ba      	ldr	r2, [r7, #24]
 800498e:	429a      	cmp	r2, r3
 8004990:	d302      	bcc.n	8004998 <UART_WaitOnFlagUntilTimeout+0x30>
 8004992:	69bb      	ldr	r3, [r7, #24]
 8004994:	2b00      	cmp	r3, #0
 8004996:	d101      	bne.n	800499c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004998:	2303      	movs	r3, #3
 800499a:	e04e      	b.n	8004a3a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	f003 0304 	and.w	r3, r3, #4
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d037      	beq.n	8004a1a <UART_WaitOnFlagUntilTimeout+0xb2>
 80049aa:	68bb      	ldr	r3, [r7, #8]
 80049ac:	2b80      	cmp	r3, #128	@ 0x80
 80049ae:	d034      	beq.n	8004a1a <UART_WaitOnFlagUntilTimeout+0xb2>
 80049b0:	68bb      	ldr	r3, [r7, #8]
 80049b2:	2b40      	cmp	r3, #64	@ 0x40
 80049b4:	d031      	beq.n	8004a1a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	69db      	ldr	r3, [r3, #28]
 80049bc:	f003 0308 	and.w	r3, r3, #8
 80049c0:	2b08      	cmp	r3, #8
 80049c2:	d110      	bne.n	80049e6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	2208      	movs	r2, #8
 80049ca:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80049cc:	68f8      	ldr	r0, [r7, #12]
 80049ce:	f000 f838 	bl	8004a42 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	2208      	movs	r2, #8
 80049d6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	2200      	movs	r2, #0
 80049de:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80049e2:	2301      	movs	r3, #1
 80049e4:	e029      	b.n	8004a3a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	69db      	ldr	r3, [r3, #28]
 80049ec:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80049f0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80049f4:	d111      	bne.n	8004a1a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80049fe:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004a00:	68f8      	ldr	r0, [r7, #12]
 8004a02:	f000 f81e 	bl	8004a42 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	2220      	movs	r2, #32
 8004a0a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	2200      	movs	r2, #0
 8004a12:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8004a16:	2303      	movs	r3, #3
 8004a18:	e00f      	b.n	8004a3a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	69da      	ldr	r2, [r3, #28]
 8004a20:	68bb      	ldr	r3, [r7, #8]
 8004a22:	4013      	ands	r3, r2
 8004a24:	68ba      	ldr	r2, [r7, #8]
 8004a26:	429a      	cmp	r2, r3
 8004a28:	bf0c      	ite	eq
 8004a2a:	2301      	moveq	r3, #1
 8004a2c:	2300      	movne	r3, #0
 8004a2e:	b2db      	uxtb	r3, r3
 8004a30:	461a      	mov	r2, r3
 8004a32:	79fb      	ldrb	r3, [r7, #7]
 8004a34:	429a      	cmp	r2, r3
 8004a36:	d0a0      	beq.n	800497a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004a38:	2300      	movs	r3, #0
}
 8004a3a:	4618      	mov	r0, r3
 8004a3c:	3710      	adds	r7, #16
 8004a3e:	46bd      	mov	sp, r7
 8004a40:	bd80      	pop	{r7, pc}

08004a42 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004a42:	b480      	push	{r7}
 8004a44:	b095      	sub	sp, #84	@ 0x54
 8004a46:	af00      	add	r7, sp, #0
 8004a48:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a50:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004a52:	e853 3f00 	ldrex	r3, [r3]
 8004a56:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004a58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a5a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004a5e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	461a      	mov	r2, r3
 8004a66:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004a68:	643b      	str	r3, [r7, #64]	@ 0x40
 8004a6a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a6c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004a6e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004a70:	e841 2300 	strex	r3, r2, [r1]
 8004a74:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004a76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d1e6      	bne.n	8004a4a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	3308      	adds	r3, #8
 8004a82:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a84:	6a3b      	ldr	r3, [r7, #32]
 8004a86:	e853 3f00 	ldrex	r3, [r3]
 8004a8a:	61fb      	str	r3, [r7, #28]
   return(result);
 8004a8c:	69fb      	ldr	r3, [r7, #28]
 8004a8e:	f023 0301 	bic.w	r3, r3, #1
 8004a92:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	3308      	adds	r3, #8
 8004a9a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004a9c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004a9e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004aa0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004aa2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004aa4:	e841 2300 	strex	r3, r2, [r1]
 8004aa8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004aaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d1e5      	bne.n	8004a7c <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004ab4:	2b01      	cmp	r3, #1
 8004ab6:	d118      	bne.n	8004aea <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	e853 3f00 	ldrex	r3, [r3]
 8004ac4:	60bb      	str	r3, [r7, #8]
   return(result);
 8004ac6:	68bb      	ldr	r3, [r7, #8]
 8004ac8:	f023 0310 	bic.w	r3, r3, #16
 8004acc:	647b      	str	r3, [r7, #68]	@ 0x44
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	461a      	mov	r2, r3
 8004ad4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004ad6:	61bb      	str	r3, [r7, #24]
 8004ad8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ada:	6979      	ldr	r1, [r7, #20]
 8004adc:	69ba      	ldr	r2, [r7, #24]
 8004ade:	e841 2300 	strex	r3, r2, [r1]
 8004ae2:	613b      	str	r3, [r7, #16]
   return(result);
 8004ae4:	693b      	ldr	r3, [r7, #16]
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d1e6      	bne.n	8004ab8 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	2220      	movs	r2, #32
 8004aee:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	2200      	movs	r2, #0
 8004af6:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	2200      	movs	r2, #0
 8004afc:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8004afe:	bf00      	nop
 8004b00:	3754      	adds	r7, #84	@ 0x54
 8004b02:	46bd      	mov	sp, r7
 8004b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b08:	4770      	bx	lr

08004b0a <memset>:
 8004b0a:	4402      	add	r2, r0
 8004b0c:	4603      	mov	r3, r0
 8004b0e:	4293      	cmp	r3, r2
 8004b10:	d100      	bne.n	8004b14 <memset+0xa>
 8004b12:	4770      	bx	lr
 8004b14:	f803 1b01 	strb.w	r1, [r3], #1
 8004b18:	e7f9      	b.n	8004b0e <memset+0x4>
	...

08004b1c <__libc_init_array>:
 8004b1c:	b570      	push	{r4, r5, r6, lr}
 8004b1e:	4d0d      	ldr	r5, [pc, #52]	@ (8004b54 <__libc_init_array+0x38>)
 8004b20:	4c0d      	ldr	r4, [pc, #52]	@ (8004b58 <__libc_init_array+0x3c>)
 8004b22:	1b64      	subs	r4, r4, r5
 8004b24:	10a4      	asrs	r4, r4, #2
 8004b26:	2600      	movs	r6, #0
 8004b28:	42a6      	cmp	r6, r4
 8004b2a:	d109      	bne.n	8004b40 <__libc_init_array+0x24>
 8004b2c:	4d0b      	ldr	r5, [pc, #44]	@ (8004b5c <__libc_init_array+0x40>)
 8004b2e:	4c0c      	ldr	r4, [pc, #48]	@ (8004b60 <__libc_init_array+0x44>)
 8004b30:	f000 f818 	bl	8004b64 <_init>
 8004b34:	1b64      	subs	r4, r4, r5
 8004b36:	10a4      	asrs	r4, r4, #2
 8004b38:	2600      	movs	r6, #0
 8004b3a:	42a6      	cmp	r6, r4
 8004b3c:	d105      	bne.n	8004b4a <__libc_init_array+0x2e>
 8004b3e:	bd70      	pop	{r4, r5, r6, pc}
 8004b40:	f855 3b04 	ldr.w	r3, [r5], #4
 8004b44:	4798      	blx	r3
 8004b46:	3601      	adds	r6, #1
 8004b48:	e7ee      	b.n	8004b28 <__libc_init_array+0xc>
 8004b4a:	f855 3b04 	ldr.w	r3, [r5], #4
 8004b4e:	4798      	blx	r3
 8004b50:	3601      	adds	r6, #1
 8004b52:	e7f2      	b.n	8004b3a <__libc_init_array+0x1e>
 8004b54:	08005d38 	.word	0x08005d38
 8004b58:	08005d38 	.word	0x08005d38
 8004b5c:	08005d38 	.word	0x08005d38
 8004b60:	08005d3c 	.word	0x08005d3c

08004b64 <_init>:
 8004b64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b66:	bf00      	nop
 8004b68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004b6a:	bc08      	pop	{r3}
 8004b6c:	469e      	mov	lr, r3
 8004b6e:	4770      	bx	lr

08004b70 <_fini>:
 8004b70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b72:	bf00      	nop
 8004b74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004b76:	bc08      	pop	{r3}
 8004b78:	469e      	mov	lr, r3
 8004b7a:	4770      	bx	lr
