<html><body><samp><pre>
<!@TC:1621307735>
#Build: Synplify Pro L-2016.09M-SP1-5, Build 264R, Oct 26 2017
#install: D:\Libero_Soc11.9\SynplifyPro
#OS: Windows 8 6.2
#Hostname: DESKTOP-KQJC81O

# Tue May 18 11:15:35 2021

#Implementation: synthesis

<a name=compilerReport1></a>Synopsys HDL Compiler, version comp2016q4p1, Build 512R, built Oct 26 2017</a>
@N: : <!@TM:1621307737> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

<a name=compilerReport2></a>Synopsys Verilog Compiler, version comp2016q4p1, Build 517R, built Oct 30 2017</a>
@N: : <!@TM:1621307737> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\Libero_Soc11.9\SynplifyPro\lib\proasic\proasic3.v" (library work)
@I::"D:\Libero_Soc11.9\SynplifyPro\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\Libero_Soc11.9\SynplifyPro\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\Libero_Soc11.9\SynplifyPro\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\Libero_Soc11.9\SynplifyPro\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\cal_div.v" (library work)
@I::"E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\cal_load.v" (library work)
@I::"E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\CAL\CAL.v" (library work)
@I::"E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\clk_10k.v" (library work)
@I::"E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\clk_div500.v" (library work)
@I::"E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\long_timer.v" (library work)
@I::"E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\smartgen\pllclk\pllclk.v" (library work)
@I::"E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\ClockManagement\ClockManagement.v" (library work)
@I::"E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\dds_coder.v" (library work)
@I::"E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\dds_state.v" (library work)
@I::"E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\dds_timer.v" (library work)
@I::"E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\DDS\DDS.v" (library work)
@I::"E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\smartgen\cmp_constant_4b\cmp_constant_4b.v" (library work)
@I::"E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\dump_sustain_timer.v" (library work)
<font color=#A52A2A>@W: : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\dump_sustain_timer.v:27:7:27:13:@W::@XP_MSG">dump_sustain_timer.v(27)</a><!@TM:1621307737> | Net enable is not declared.</font>
@I::"E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\DSTimer\DSTimer.v" (library work)
@I::"E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\dump_coder.v" (library work)
@I::"E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\dump_state.v" (library work)
@I::"E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\dump_timer.v" (library work)
@I::"E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\off_on_coder.v" (library work)
@I::"E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\off_on_state.v" (library work)
@I::"E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\off_on_timer.v" (library work)
@I::"E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\DUMP\DUMP.v" (library work)
@I::"E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\DUMP_OFF\DUMP_OFF.v" (library work)
@I::"E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\DUMP_ON\DUMP_ON.v" (library work)
@I::"E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\reset_module.v" (library work)
@I::"E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\tri_state.v" (library work)
@I::"E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\xwe_xzcs2_syn.v" (library work)
@I::"E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\GPMI\GPMI.v" (library work)
@I::"E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\bri_coder.v" (library work)
@I::"E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\para_load.v" (library work)
@I::"E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\bri_state.v" (library work)
@I::"E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\bri_timer.v" (library work)
@I::"E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\qq_coder.v" (library work)
@I::"E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\qq_state.v" (library work)
@I::"E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\qq_timer.v" (library work)
@I::"E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\PLUSE\PLUSE.v" (library work)
@I::"E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\n_s_change.v" (library work)
@I::"E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\smartgen\RAM\RAM.v" (library work)
@I::"E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\link.v" (library work)
@I::"E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\n_rdclk_syn.v" (library work)
@I::"E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\noise_addr.v" (library work)
@I::"E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\noiseclk.v" (library work)
@I::"E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\noiseclkctrl.v" (library work)
@I::"E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\noise_acq\noise_acq.v" (library work)
@I::"E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\add_reg.v" (library work)
@I::"E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\ctrl_addr.v" (library work)
@I::"E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\readata_choice.v" (library work)
@I::"E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\s_clk_div.v" (library work)
@I::"E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\signalclkctrl.v" (library work)
@I::"E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\ten_choice_one.v" (library work)
@I::"E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\signal_acq\signal_acq.v" (library work)
@I::"E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\Signal_Noise_Acq\Signal_Noise_Acq.v" (library work)
@I::"E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\bri_dump_sw.v" (library work)
@I::"E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\bridge_div.v" (library work)
@I::"E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\dds_change.v" (library work)
@I::"E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\n_pluse_acq.v" (library work)
@I::"E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\noisestate.v" (library work)
@I::"E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\nsctrl_choice.v" (library work)
@I::"E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\pd_pluse_coder.v" (library work)
@I::"E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\pd_pluse_state.v" (library work)
@I::"E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\smartgen\pd_pluse_inc\pd_pluse_inc.v" (library work)
@I::"E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\pd_pluse_timer.v" (library work)
@I::"E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\pd_pluse_top\pd_pluse_top.v" (library work)
@I::"E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\plusestate.v" (library work)
@I::"E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\s_acq_change.v" (library work)
@I::"E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\smartgen\necount_cmp\necount_cmp.v" (library work)
@I::"E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\smartgen\necount_inc\necount_inc.v" (library work)
@I::"E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\scalestate.v" (library work)
@I::"E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\scan_scale_sw.v" (library work)
@I::"E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\scanstate.v" (library work)
@I::"E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\sd_acq_coder.v" (library work)
@I::"E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\sd_acq_state.v" (library work)
@I::"E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\smartgen\sd_sacq_inc\sd_sacq_inc.v" (library work)
@I::"E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\sd_acq_timer.v" (library work)
@I::"E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\sd_acq_top\sd_acq_top.v" (library work)
@I::"E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\1ms_dump_choice.v" (library work)
@I::"E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\state_1ms.v" (library work)
@I::"E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\syn_md.v" (library work)
@I::"E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\syn_md_combine.v" (library work)
@I::"E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\syn_md_edge_detect.v" (library work)
@I::"E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\syn_md_module\syn_md_module.v" (library work)
@I::"E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\state_switch.v" (library work)
@I::"E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\smartgen\Timer_Cmp\Timer_Cmp.v" (library work)
@I::"E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\timer.v" (library work)
@I::"E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\timer_top\timer_top.v" (library work)
@I::"E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\top_code.v" (library work)
@I::"E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\topctrlchange.v" (library work)
@I::"E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\NMR_TOP\NMR_TOP.v" (library work)
Verilog syntax check successful!
File E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\syn_md_module\syn_md_module.v changed - recompiling
File E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\NMR_TOP\NMR_TOP.v changed - recompiling
Selecting top level module NMR_TOP
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Libero_Soc11.9\SynplifyPro\lib\proasic\proasic3.v:2:7:2:11:@N:CG364:@XP_MSG">proasic3.v(2)</a><!@TM:1621307737> | Synthesizing module AND2 in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\bri_dump_sw.v:1:7:1:18:@N:CG364:@XP_MSG">bri_dump_sw.v(1)</a><!@TM:1621307737> | Synthesizing module bri_dump_sw in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\bridge_div.v:4:7:4:17:@N:CG364:@XP_MSG">bridge_div.v(4)</a><!@TM:1621307737> | Synthesizing module bridge_div in library work.

@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\bridge_div.v:43:30:43:38:@N:CG179:@XP_MSG">bridge_div.v(43)</a><!@TM:1621307737> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\bridge_div.v:44:30:44:37:@N:CG179:@XP_MSG">bridge_div.v(44)</a><!@TM:1621307737> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\bridge_div.v:72:37:72:43:@N:CG179:@XP_MSG">bridge_div.v(72)</a><!@TM:1621307737> | Removing redundant assignment.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Libero_Soc11.9\SynplifyPro\lib\proasic\proasic3.v:1864:7:1864:10:@N:CG364:@XP_MSG">proasic3.v(1864)</a><!@TM:1621307737> | Synthesizing module VCC in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\cal_load.v:2:7:2:15:@N:CG364:@XP_MSG">cal_load.v(2)</a><!@TM:1621307737> | Synthesizing module cal_load in library work.

@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\cal_load.v:22:29:22:41:@N:CG179:@XP_MSG">cal_load.v(22)</a><!@TM:1621307737> | Removing redundant assignment.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Libero_Soc11.9\SynplifyPro\lib\proasic\proasic3.v:1163:7:1163:10:@N:CG364:@XP_MSG">proasic3.v(1163)</a><!@TM:1621307737> | Synthesizing module GND in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\cal_div.v:2:7:2:14:@N:CG364:@XP_MSG">cal_div.v(2)</a><!@TM:1621307737> | Synthesizing module cal_div in library work.

@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\cal_div.v:40:43:40:46:@N:CG179:@XP_MSG">cal_div.v(40)</a><!@TM:1621307737> | Removing redundant assignment.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\CAL\CAL.v:5:7:5:10:@N:CG364:@XP_MSG">CAL.v(5)</a><!@TM:1621307737> | Synthesizing module CAL in library work.

<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\CAL\CAL.v:34:8:34:11:@W:CL168:@XP_MSG">CAL.v(34)</a><!@TM:1621307737> | Removing instance GND because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\CAL\CAL.v:27:8:27:11:@W:CL168:@XP_MSG">CAL.v(27)</a><!@TM:1621307737> | Removing instance VCC because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\long_timer.v:3:7:3:17:@N:CG364:@XP_MSG">long_timer.v(3)</a><!@TM:1621307737> | Synthesizing module long_timer in library work.

@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\long_timer.v:63:41:63:47:@N:CG179:@XP_MSG">long_timer.v(63)</a><!@TM:1621307737> | Removing redundant assignment.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\clk_div500.v:2:7:2:17:@N:CG364:@XP_MSG">clk_div500.v(2)</a><!@TM:1621307737> | Synthesizing module clk_div500 in library work.

@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\clk_div500.v:56:37:56:43:@N:CG179:@XP_MSG">clk_div500.v(56)</a><!@TM:1621307737> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\clk_div500.v:61:33:61:38:@N:CG179:@XP_MSG">clk_div500.v(61)</a><!@TM:1621307737> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\clk_div500.v:62:32:62:38:@N:CG179:@XP_MSG">clk_div500.v(62)</a><!@TM:1621307737> | Removing redundant assignment.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Libero_Soc11.9\SynplifyPro\lib\proasic\proasic3.v:2447:7:2447:10:@N:CG364:@XP_MSG">proasic3.v(2447)</a><!@TM:1621307737> | Synthesizing module PLL in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\smartgen\pllclk\pllclk.v:5:7:5:13:@N:CG364:@XP_MSG">pllclk.v(5)</a><!@TM:1621307737> | Synthesizing module pllclk in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\clk_10k.v:3:7:3:14:@N:CG364:@XP_MSG">clk_10k.v(3)</a><!@TM:1621307737> | Synthesizing module clk_10k in library work.

@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\clk_10k.v:57:42:57:53:@N:CG179:@XP_MSG">clk_10k.v(57)</a><!@TM:1621307737> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\clk_10k.v:62:33:62:38:@N:CG179:@XP_MSG">clk_10k.v(62)</a><!@TM:1621307737> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\clk_10k.v:63:37:63:48:@N:CG179:@XP_MSG">clk_10k.v(63)</a><!@TM:1621307737> | Removing redundant assignment.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\ClockManagement\ClockManagement.v:5:7:5:22:@N:CG364:@XP_MSG">ClockManagement.v(5)</a><!@TM:1621307737> | Synthesizing module ClockManagement in library work.

<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\ClockManagement\ClockManagement.v:36:8:36:11:@W:CL168:@XP_MSG">ClockManagement.v(36)</a><!@TM:1621307737> | Removing instance GND because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\dds_timer.v:2:7:2:16:@N:CG364:@XP_MSG">dds_timer.v(2)</a><!@TM:1621307737> | Synthesizing module dds_timer in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\dds_state.v:2:7:2:16:@N:CG364:@XP_MSG">dds_state.v(2)</a><!@TM:1621307737> | Synthesizing module dds_state in library work.

@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\dds_state.v:83:39:83:43:@N:CG179:@XP_MSG">dds_state.v(83)</a><!@TM:1621307737> | Removing redundant assignment.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\dds_state.v:61:0:61:6:@N:CL189:@XP_MSG">dds_state.v(61)</a><!@TM:1621307737> | Register bit para_reg[0] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\dds_state.v:61:0:61:6:@N:CL189:@XP_MSG">dds_state.v(61)</a><!@TM:1621307737> | Register bit para_reg[33] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\dds_state.v:61:0:61:6:@N:CL189:@XP_MSG">dds_state.v(61)</a><!@TM:1621307737> | Register bit para_reg[34] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\dds_state.v:61:0:61:6:@N:CL189:@XP_MSG">dds_state.v(61)</a><!@TM:1621307737> | Register bit para_reg[35] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\dds_state.v:61:0:61:6:@N:CL189:@XP_MSG">dds_state.v(61)</a><!@TM:1621307737> | Register bit para_reg[36] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\dds_state.v:61:0:61:6:@N:CL189:@XP_MSG">dds_state.v(61)</a><!@TM:1621307737> | Register bit para_reg[37] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\dds_state.v:61:0:61:6:@N:CL189:@XP_MSG">dds_state.v(61)</a><!@TM:1621307737> | Register bit para_reg[38] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\dds_state.v:61:0:61:6:@N:CL189:@XP_MSG">dds_state.v(61)</a><!@TM:1621307737> | Register bit para_reg[39] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\dds_state.v:61:0:61:6:@N:CL189:@XP_MSG">dds_state.v(61)</a><!@TM:1621307737> | Register bit para_reg[40] is always 0.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\dds_state.v:61:0:61:6:@W:CL279:@XP_MSG">dds_state.v(61)</a><!@TM:1621307737> | Pruning register bits 40 to 33 of para_reg[40:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\dds_state.v:61:0:61:6:@W:CL260:@XP_MSG">dds_state.v(61)</a><!@TM:1621307737> | Pruning register bit 0 of para_reg[40:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\dds_coder.v:2:7:2:16:@N:CG364:@XP_MSG">dds_coder.v(2)</a><!@TM:1621307737> | Synthesizing module dds_coder in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\DDS\DDS.v:5:7:5:10:@N:CG364:@XP_MSG">DDS.v(5)</a><!@TM:1621307737> | Synthesizing module DDS in library work.

<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\DDS\DDS.v:37:8:37:11:@W:CL168:@XP_MSG">DDS.v(37)</a><!@TM:1621307737> | Removing instance GND because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\DDS\DDS.v:36:8:36:11:@W:CL168:@XP_MSG">DDS.v(36)</a><!@TM:1621307737> | Removing instance VCC because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\dds_change.v:3:7:3:17:@N:CG364:@XP_MSG">dds_change.v(3)</a><!@TM:1621307737> | Synthesizing module dds_change in library work.

@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\dds_change.v:61:40:61:47:@N:CG179:@XP_MSG">dds_change.v(61)</a><!@TM:1621307737> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\dds_change.v:62:40:62:48:@N:CG179:@XP_MSG">dds_change.v(62)</a><!@TM:1621307737> | Removing redundant assignment.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Libero_Soc11.9\SynplifyPro\lib\proasic\proasic3.v:32:7:32:12:@N:CG364:@XP_MSG">proasic3.v(32)</a><!@TM:1621307737> | Synthesizing module AND3B in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Libero_Soc11.9\SynplifyPro\lib\proasic\proasic3.v:1349:7:1349:12:@N:CG364:@XP_MSG">proasic3.v(1349)</a><!@TM:1621307737> | Synthesizing module NAND2 in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\smartgen\cmp_constant_4b\cmp_constant_4b.v:5:7:5:22:@N:CG364:@XP_MSG">cmp_constant_4b.v(5)</a><!@TM:1621307737> | Synthesizing module cmp_constant_4b in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\dump_sustain_timer.v:2:7:2:25:@N:CG364:@XP_MSG">dump_sustain_timer.v(2)</a><!@TM:1621307737> | Synthesizing module dump_sustain_timer in library work.

@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\dump_sustain_timer.v:40:28:40:32:@N:CG179:@XP_MSG">dump_sustain_timer.v(40)</a><!@TM:1621307737> | Removing redundant assignment.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Libero_Soc11.9\SynplifyPro\lib\proasic\proasic3.v:827:7:827:11:@N:CG364:@XP_MSG">proasic3.v(827)</a><!@TM:1621307737> | Synthesizing module DFN0 in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Libero_Soc11.9\SynplifyPro\lib\proasic\proasic3.v:635:7:635:11:@N:CG364:@XP_MSG">proasic3.v(635)</a><!@TM:1621307737> | Synthesizing module DFI0 in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\DSTimer\DSTimer.v:5:7:5:14:@N:CG364:@XP_MSG">DSTimer.v(5)</a><!@TM:1621307737> | Synthesizing module DSTimer in library work.

<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\DSTimer\DSTimer.v:31:8:31:11:@W:CL168:@XP_MSG">DSTimer.v(31)</a><!@TM:1621307737> | Removing instance GND because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\DSTimer\DSTimer.v:29:8:29:11:@W:CL168:@XP_MSG">DSTimer.v(29)</a><!@TM:1621307737> | Removing instance VCC because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\off_on_timer.v:2:7:2:19:@N:CG364:@XP_MSG">off_on_timer.v(2)</a><!@TM:1621307737> | Synthesizing module off_on_timer in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\dump_state.v:2:7:2:17:@N:CG364:@XP_MSG">dump_state.v(2)</a><!@TM:1621307737> | Synthesizing module dump_state in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\off_on_coder.v:2:7:2:19:@N:CG364:@XP_MSG">off_on_coder.v(2)</a><!@TM:1621307737> | Synthesizing module off_on_coder in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\off_on_state.v:2:7:2:19:@N:CG364:@XP_MSG">off_on_state.v(2)</a><!@TM:1621307737> | Synthesizing module off_on_state in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\dump_coder.v:2:7:2:17:@N:CG364:@XP_MSG">dump_coder.v(2)</a><!@TM:1621307737> | Synthesizing module dump_coder in library work.

@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\dump_coder.v:70:27:70:32:@N:CG179:@XP_MSG">dump_coder.v(70)</a><!@TM:1621307737> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\dump_coder.v:71:27:71:32:@N:CG179:@XP_MSG">dump_coder.v(71)</a><!@TM:1621307737> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\dump_coder.v:72:27:72:32:@N:CG179:@XP_MSG">dump_coder.v(72)</a><!@TM:1621307737> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\dump_coder.v:73:27:73:32:@N:CG179:@XP_MSG">dump_coder.v(73)</a><!@TM:1621307737> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\dump_coder.v:74:27:74:32:@N:CG179:@XP_MSG">dump_coder.v(74)</a><!@TM:1621307737> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\dump_coder.v:75:27:75:32:@N:CG179:@XP_MSG">dump_coder.v(75)</a><!@TM:1621307737> | Removing redundant assignment.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\dump_timer.v:2:7:2:17:@N:CG364:@XP_MSG">dump_timer.v(2)</a><!@TM:1621307737> | Synthesizing module dump_timer in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\DUMP\DUMP.v:5:7:5:11:@N:CG364:@XP_MSG">DUMP.v(5)</a><!@TM:1621307737> | Synthesizing module DUMP in library work.

<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\DUMP\DUMP.v:73:8:73:11:@W:CL168:@XP_MSG">DUMP.v(73)</a><!@TM:1621307737> | Removing instance VCC because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\DUMP\DUMP.v:55:8:55:11:@W:CL168:@XP_MSG">DUMP.v(55)</a><!@TM:1621307737> | Removing instance GND because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\DUMP_OFF\DUMP_OFF.v:5:7:5:15:@N:CG364:@XP_MSG">DUMP_OFF.v(5)</a><!@TM:1621307737> | Synthesizing module DUMP_OFF in library work.

<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\DUMP_OFF\DUMP_OFF.v:31:8:31:11:@W:CL168:@XP_MSG">DUMP_OFF.v(31)</a><!@TM:1621307737> | Removing instance GND because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\DUMP_OFF\DUMP_OFF.v:25:8:25:11:@W:CL168:@XP_MSG">DUMP_OFF.v(25)</a><!@TM:1621307737> | Removing instance VCC because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\DUMP_ON\DUMP_ON.v:5:7:5:14:@N:CG364:@XP_MSG">DUMP_ON.v(5)</a><!@TM:1621307737> | Synthesizing module DUMP_ON in library work.

<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\DUMP_ON\DUMP_ON.v:31:8:31:11:@W:CL168:@XP_MSG">DUMP_ON.v(31)</a><!@TM:1621307737> | Removing instance GND because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\DUMP_ON\DUMP_ON.v:25:8:25:11:@W:CL168:@XP_MSG">DUMP_ON.v(25)</a><!@TM:1621307737> | Removing instance VCC because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Libero_Soc11.9\SynplifyPro\lib\proasic\proasic3.v:1283:7:1283:10:@N:CG364:@XP_MSG">proasic3.v(1283)</a><!@TM:1621307737> | Synthesizing module INV in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\xwe_xzcs2_syn.v:2:7:2:20:@N:CG364:@XP_MSG">xwe_xzcs2_syn.v(2)</a><!@TM:1621307737> | Synthesizing module xwe_xzcs2_syn in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\tri_state.v:3:7:3:16:@N:CG364:@XP_MSG">tri_state.v(3)</a><!@TM:1621307737> | Synthesizing module tri_state in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\reset_module.v:22:7:22:19:@N:CG364:@XP_MSG">reset_module.v(22)</a><!@TM:1621307737> | Synthesizing module rst_n_module in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\GPMI\GPMI.v:5:7:5:11:@N:CG364:@XP_MSG">GPMI.v(5)</a><!@TM:1621307737> | Synthesizing module GPMI in library work.

<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\GPMI\GPMI.v:32:8:32:11:@W:CL168:@XP_MSG">GPMI.v(32)</a><!@TM:1621307737> | Removing instance GND because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\GPMI\GPMI.v:30:8:30:11:@W:CL168:@XP_MSG">GPMI.v(30)</a><!@TM:1621307737> | Removing instance VCC because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\n_pluse_acq.v:3:7:3:18:@N:CG364:@XP_MSG">n_pluse_acq.v(3)</a><!@TM:1621307737> | Synthesizing module n_pluse_acq in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\noisestate.v:3:7:3:17:@N:CG364:@XP_MSG">noisestate.v(3)</a><!@TM:1621307737> | Synthesizing module noisestate in library work.

@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\noisestate.v:81:28:81:35:@N:CG179:@XP_MSG">noisestate.v(81)</a><!@TM:1621307737> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\noisestate.v:82:28:82:35:@N:CG179:@XP_MSG">noisestate.v(82)</a><!@TM:1621307737> | Removing redundant assignment.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\noisestate.v:121:0:121:6:@N:CL189:@XP_MSG">noisestate.v(121)</a><!@TM:1621307737> | Register bit sw_acq1 is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\noisestate.v:121:0:121:6:@N:CL189:@XP_MSG">noisestate.v(121)</a><!@TM:1621307737> | Register bit timecount[16] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\noisestate.v:121:0:121:6:@N:CL189:@XP_MSG">noisestate.v(121)</a><!@TM:1621307737> | Register bit timecount[17] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\noisestate.v:121:0:121:6:@N:CL189:@XP_MSG">noisestate.v(121)</a><!@TM:1621307737> | Register bit timecount[18] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\noisestate.v:121:0:121:6:@N:CL189:@XP_MSG">noisestate.v(121)</a><!@TM:1621307737> | Register bit timecount[19] is always 0.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\noisestate.v:121:0:121:6:@W:CL279:@XP_MSG">noisestate.v(121)</a><!@TM:1621307737> | Pruning register bits 19 to 16 of timecount[19:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\nsctrl_choice.v:3:7:3:20:@N:CG364:@XP_MSG">nsctrl_choice.v(3)</a><!@TM:1621307737> | Synthesizing module nsctrl_choice in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Libero_Soc11.9\SynplifyPro\lib\proasic\proasic3.v:1464:7:1464:10:@N:CG364:@XP_MSG">proasic3.v(1464)</a><!@TM:1621307737> | Synthesizing module OR2 in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Libero_Soc11.9\SynplifyPro\lib\proasic\proasic3.v:1482:7:1482:10:@N:CG364:@XP_MSG">proasic3.v(1482)</a><!@TM:1621307737> | Synthesizing module OR3 in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\pd_pluse_coder.v:1:7:1:21:@N:CG364:@XP_MSG">pd_pluse_coder.v(1)</a><!@TM:1621307737> | Synthesizing module pd_pluse_coder in library work.

@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\pd_pluse_coder.v:58:35:58:49:@N:CG179:@XP_MSG">pd_pluse_coder.v(58)</a><!@TM:1621307737> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\pd_pluse_coder.v:59:35:59:49:@N:CG179:@XP_MSG">pd_pluse_coder.v(59)</a><!@TM:1621307737> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\pd_pluse_coder.v:60:35:60:49:@N:CG179:@XP_MSG">pd_pluse_coder.v(60)</a><!@TM:1621307737> | Removing redundant assignment.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\pd_pluse_state.v:1:8:1:22:@N:CG364:@XP_MSG">pd_pluse_state.v(1)</a><!@TM:1621307737> | Synthesizing module pd_pluse_state in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Libero_Soc11.9\SynplifyPro\lib\proasic\proasic3.v:20:7:20:11:@N:CG364:@XP_MSG">proasic3.v(20)</a><!@TM:1621307737> | Synthesizing module AND3 in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Libero_Soc11.9\SynplifyPro\lib\proasic\proasic3.v:1929:7:1929:11:@N:CG364:@XP_MSG">proasic3.v(1929)</a><!@TM:1621307737> | Synthesizing module XOR2 in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\smartgen\pd_pluse_inc\pd_pluse_inc.v:5:7:5:19:@N:CG364:@XP_MSG">pd_pluse_inc.v(5)</a><!@TM:1621307737> | Synthesizing module pd_pluse_inc in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\pd_pluse_timer.v:2:7:2:21:@N:CG364:@XP_MSG">pd_pluse_timer.v(2)</a><!@TM:1621307737> | Synthesizing module pd_pluse_timer in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\pd_pluse_top\pd_pluse_top.v:5:7:5:19:@N:CG364:@XP_MSG">pd_pluse_top.v(5)</a><!@TM:1621307737> | Synthesizing module pd_pluse_top in library work.

<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\pd_pluse_top\pd_pluse_top.v:80:8:80:11:@W:CL168:@XP_MSG">pd_pluse_top.v(80)</a><!@TM:1621307737> | Removing instance GND because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\pd_pluse_top\pd_pluse_top.v:63:8:63:11:@W:CL168:@XP_MSG">pd_pluse_top.v(63)</a><!@TM:1621307737> | Removing instance VCC because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\qq_state.v:2:8:2:16:@N:CG364:@XP_MSG">qq_state.v(2)</a><!@TM:1621307737> | Synthesizing module qq_state in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\qq_coder.v:2:7:2:15:@N:CG364:@XP_MSG">qq_coder.v(2)</a><!@TM:1621307737> | Synthesizing module qq_coder in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\bri_timer.v:2:7:2:16:@N:CG364:@XP_MSG">bri_timer.v(2)</a><!@TM:1621307737> | Synthesizing module bri_timer in library work.

@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\bri_timer.v:45:31:45:36:@N:CG179:@XP_MSG">bri_timer.v(45)</a><!@TM:1621307737> | Removing redundant assignment.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\bri_coder.v:2:7:2:16:@N:CG364:@XP_MSG">bri_coder.v(2)</a><!@TM:1621307737> | Synthesizing module bri_coder in library work.

@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\bri_coder.v:54:27:54:28:@N:CG179:@XP_MSG">bri_coder.v(54)</a><!@TM:1621307737> | Removing redundant assignment.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\qq_timer.v:2:7:2:15:@N:CG364:@XP_MSG">qq_timer.v(2)</a><!@TM:1621307737> | Synthesizing module qq_timer in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\bri_state.v:2:8:2:17:@N:CG364:@XP_MSG">bri_state.v(2)</a><!@TM:1621307737> | Synthesizing module bri_state in library work.

@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\bri_state.v:56:28:56:30:@N:CG179:@XP_MSG">bri_state.v(56)</a><!@TM:1621307737> | Removing redundant assignment.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\para_load.v:2:7:2:18:@N:CG364:@XP_MSG">para_load.v(2)</a><!@TM:1621307737> | Synthesizing module bri_qq_load in library work.

@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\para_load.v:40:31:40:40:@N:CG179:@XP_MSG">para_load.v(40)</a><!@TM:1621307737> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\para_load.v:41:31:41:39:@N:CG179:@XP_MSG">para_load.v(41)</a><!@TM:1621307737> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\para_load.v:42:31:42:39:@N:CG179:@XP_MSG">para_load.v(42)</a><!@TM:1621307737> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\para_load.v:43:31:43:39:@N:CG179:@XP_MSG">para_load.v(43)</a><!@TM:1621307737> | Removing redundant assignment.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\PLUSE\PLUSE.v:5:7:5:12:@N:CG364:@XP_MSG">PLUSE.v(5)</a><!@TM:1621307737> | Synthesizing module PLUSE in library work.

<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\PLUSE\PLUSE.v:123:8:123:11:@W:CL168:@XP_MSG">PLUSE.v(123)</a><!@TM:1621307737> | Removing instance VCC because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\PLUSE\PLUSE.v:96:8:96:11:@W:CL168:@XP_MSG">PLUSE.v(96)</a><!@TM:1621307737> | Removing instance GND because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\plusestate.v:1:7:1:17:@N:CG364:@XP_MSG">plusestate.v(1)</a><!@TM:1621307737> | Synthesizing module plusestate in library work.

@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\plusestate.v:100:31:100:40:@N:CG179:@XP_MSG">plusestate.v(100)</a><!@TM:1621307737> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\plusestate.v:101:31:101:39:@N:CG179:@XP_MSG">plusestate.v(101)</a><!@TM:1621307737> | Removing redundant assignment.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\plusestate.v:144:0:144:6:@N:CL189:@XP_MSG">plusestate.v(144)</a><!@TM:1621307737> | Register bit rt_sw is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\plusestate.v:144:0:144:6:@N:CL189:@XP_MSG">plusestate.v(144)</a><!@TM:1621307737> | Register bit sw_acq2 is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\plusestate.v:144:0:144:6:@N:CL189:@XP_MSG">plusestate.v(144)</a><!@TM:1621307737> | Register bit timecount[16] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\plusestate.v:144:0:144:6:@N:CL189:@XP_MSG">plusestate.v(144)</a><!@TM:1621307737> | Register bit timecount[17] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\plusestate.v:144:0:144:6:@N:CL189:@XP_MSG">plusestate.v(144)</a><!@TM:1621307737> | Register bit timecount[18] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\plusestate.v:144:0:144:6:@N:CL189:@XP_MSG">plusestate.v(144)</a><!@TM:1621307737> | Register bit timecount[19] is always 0.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\plusestate.v:144:0:144:6:@W:CL279:@XP_MSG">plusestate.v(144)</a><!@TM:1621307737> | Pruning register bits 19 to 16 of timecount[19:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\s_acq_change.v:3:7:3:19:@N:CG364:@XP_MSG">s_acq_change.v(3)</a><!@TM:1621307737> | Synthesizing module s_acq_change in library work.

@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\s_acq_change.v:83:41:83:47:@N:CG179:@XP_MSG">s_acq_change.v(83)</a><!@TM:1621307737> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\s_acq_change.v:84:41:84:46:@N:CG179:@XP_MSG">s_acq_change.v(84)</a><!@TM:1621307737> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\s_acq_change.v:86:41:86:49:@N:CG179:@XP_MSG">s_acq_change.v(86)</a><!@TM:1621307737> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\s_acq_change.v:87:41:87:51:@N:CG179:@XP_MSG">s_acq_change.v(87)</a><!@TM:1621307737> | Removing redundant assignment.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\smartgen\necount_inc\necount_inc.v:5:7:5:18:@N:CG364:@XP_MSG">necount_inc.v(5)</a><!@TM:1621307737> | Synthesizing module necount_inc in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Libero_Soc11.9\SynplifyPro\lib\proasic\proasic3.v:104:7:104:11:@N:CG364:@XP_MSG">proasic3.v(104)</a><!@TM:1621307737> | Synthesizing module AO1C in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Libero_Soc11.9\SynplifyPro\lib\proasic\proasic3.v:1410:7:1410:11:@N:CG364:@XP_MSG">proasic3.v(1410)</a><!@TM:1621307737> | Synthesizing module NOR3 in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Libero_Soc11.9\SynplifyPro\lib\proasic\proasic3.v:1416:7:1416:12:@N:CG364:@XP_MSG">proasic3.v(1416)</a><!@TM:1621307737> | Synthesizing module NOR3A in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Libero_Soc11.9\SynplifyPro\lib\proasic\proasic3.v:1905:7:1905:12:@N:CG364:@XP_MSG">proasic3.v(1905)</a><!@TM:1621307737> | Synthesizing module XNOR2 in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Libero_Soc11.9\SynplifyPro\lib\proasic\proasic3.v:1374:7:1374:13:@N:CG364:@XP_MSG">proasic3.v(1374)</a><!@TM:1621307737> | Synthesizing module NAND3A in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Libero_Soc11.9\SynplifyPro\lib\proasic\proasic3.v:122:7:122:11:@N:CG364:@XP_MSG">proasic3.v(122)</a><!@TM:1621307737> | Synthesizing module AOI1 in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Libero_Soc11.9\SynplifyPro\lib\proasic\proasic3.v:1470:7:1470:11:@N:CG364:@XP_MSG">proasic3.v(1470)</a><!@TM:1621307737> | Synthesizing module OR2A in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Libero_Soc11.9\SynplifyPro\lib\proasic\proasic3.v:86:7:86:10:@N:CG364:@XP_MSG">proasic3.v(86)</a><!@TM:1621307737> | Synthesizing module AO1 in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Libero_Soc11.9\SynplifyPro\lib\proasic\proasic3.v:1452:7:1452:11:@N:CG364:@XP_MSG">proasic3.v(1452)</a><!@TM:1621307737> | Synthesizing module OA1C in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Libero_Soc11.9\SynplifyPro\lib\proasic\proasic3.v:8:7:8:12:@N:CG364:@XP_MSG">proasic3.v(8)</a><!@TM:1621307737> | Synthesizing module AND2A in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Libero_Soc11.9\SynplifyPro\lib\proasic\proasic3.v:1440:7:1440:11:@N:CG364:@XP_MSG">proasic3.v(1440)</a><!@TM:1621307737> | Synthesizing module OA1A in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\smartgen\necount_cmp\necount_cmp.v:5:7:5:18:@N:CG364:@XP_MSG">necount_cmp.v(5)</a><!@TM:1621307737> | Synthesizing module necount_cmp in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\scalestate.v:19:7:19:17:@N:CG364:@XP_MSG">scalestate.v(19)</a><!@TM:1621307737> | Synthesizing module scalestate in library work.

@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\scalestate.v:286:39:286:50:@N:CG179:@XP_MSG">scalestate.v(286)</a><!@TM:1621307737> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\scalestate.v:287:39:287:51:@N:CG179:@XP_MSG">scalestate.v(287)</a><!@TM:1621307737> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\scalestate.v:288:39:288:47:@N:CG179:@XP_MSG">scalestate.v(288)</a><!@TM:1621307737> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\scalestate.v:289:39:289:49:@N:CG179:@XP_MSG">scalestate.v(289)</a><!@TM:1621307737> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\scalestate.v:296:39:296:46:@N:CG179:@XP_MSG">scalestate.v(296)</a><!@TM:1621307737> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\scalestate.v:297:39:297:45:@N:CG179:@XP_MSG">scalestate.v(297)</a><!@TM:1621307737> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\scalestate.v:298:39:298:48:@N:CG179:@XP_MSG">scalestate.v(298)</a><!@TM:1621307737> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\scalestate.v:299:39:299:49:@N:CG179:@XP_MSG">scalestate.v(299)</a><!@TM:1621307737> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\scalestate.v:300:39:300:50:@N:CG179:@XP_MSG">scalestate.v(300)</a><!@TM:1621307737> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\scalestate.v:301:39:301:53:@N:CG179:@XP_MSG">scalestate.v(301)</a><!@TM:1621307737> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\scalestate.v:302:39:302:54:@N:CG179:@XP_MSG">scalestate.v(302)</a><!@TM:1621307737> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\scalestate.v:304:43:304:48:@N:CG179:@XP_MSG">scalestate.v(304)</a><!@TM:1621307737> | Removing redundant assignment.
<font color=#A52A2A>@W:<a href="@W:CS263:@XP_HELP">CS263</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\scalestate.v:701:26:701:33:@W:CS263:@XP_MSG">scalestate.v(701)</a><!@TM:1621307737> | Port-width mismatch for port DataA. The port definition is 12 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.</font>
<font color=#A52A2A>@W:<a href="@W:CS263:@XP_HELP">CS263</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\scalestate.v:701:34:701:42:@W:CS263:@XP_MSG">scalestate.v(701)</a><!@TM:1621307737> | Port-width mismatch for port Sum. The port definition is 12 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.</font>
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\scalestate.v:384:0:384:6:@N:CL189:@XP_MSG">scalestate.v(384)</a><!@TM:1621307737> | Register bit s_acqnum[12] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\scalestate.v:384:0:384:6:@N:CL189:@XP_MSG">scalestate.v(384)</a><!@TM:1621307737> | Register bit s_acqnum[13] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\scalestate.v:384:0:384:6:@N:CL189:@XP_MSG">scalestate.v(384)</a><!@TM:1621307737> | Register bit s_acqnum[14] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\scalestate.v:384:0:384:6:@N:CL189:@XP_MSG">scalestate.v(384)</a><!@TM:1621307737> | Register bit s_acqnum[15] is always 0.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\scalestate.v:384:0:384:6:@W:CL279:@XP_MSG">scalestate.v(384)</a><!@TM:1621307737> | Pruning register bits 15 to 12 of s_acqnum[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\scan_scale_sw.v:2:7:2:20:@N:CG364:@XP_MSG">scan_scale_sw.v(2)</a><!@TM:1621307737> | Synthesizing module scan_scale_sw in library work.

@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\scan_scale_sw.v:39:41:39:48:@N:CG179:@XP_MSG">scan_scale_sw.v(39)</a><!@TM:1621307737> | Removing redundant assignment.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\scanstate.v:3:7:3:16:@N:CG364:@XP_MSG">scanstate.v(3)</a><!@TM:1621307737> | Synthesizing module scanstate in library work.

@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\scanstate.v:87:28:87:35:@N:CG179:@XP_MSG">scanstate.v(87)</a><!@TM:1621307737> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\scanstate.v:88:28:88:35:@N:CG179:@XP_MSG">scanstate.v(88)</a><!@TM:1621307737> | Removing redundant assignment.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\scanstate.v:127:0:127:6:@N:CL189:@XP_MSG">scanstate.v(127)</a><!@TM:1621307737> | Register bit sw_acq1 is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\scanstate.v:127:0:127:6:@N:CL189:@XP_MSG">scanstate.v(127)</a><!@TM:1621307737> | Register bit timecount[16] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\scanstate.v:127:0:127:6:@N:CL189:@XP_MSG">scanstate.v(127)</a><!@TM:1621307737> | Register bit timecount[17] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\scanstate.v:127:0:127:6:@N:CL189:@XP_MSG">scanstate.v(127)</a><!@TM:1621307737> | Register bit timecount[18] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\scanstate.v:127:0:127:6:@N:CL189:@XP_MSG">scanstate.v(127)</a><!@TM:1621307737> | Register bit timecount[19] is always 0.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\scanstate.v:127:0:127:6:@W:CL279:@XP_MSG">scanstate.v(127)</a><!@TM:1621307737> | Pruning register bits 19 to 16 of timecount[19:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\sd_acq_coder.v:2:7:2:20:@N:CG364:@XP_MSG">sd_acq_coder.v(2)</a><!@TM:1621307737> | Synthesizing module sd_sacq_coder in library work.

@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\sd_acq_coder.v:108:34:108:47:@N:CG179:@XP_MSG">sd_acq_coder.v(108)</a><!@TM:1621307737> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\sd_acq_coder.v:109:34:109:47:@N:CG179:@XP_MSG">sd_acq_coder.v(109)</a><!@TM:1621307737> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\sd_acq_coder.v:110:34:110:47:@N:CG179:@XP_MSG">sd_acq_coder.v(110)</a><!@TM:1621307737> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\sd_acq_coder.v:111:34:111:47:@N:CG179:@XP_MSG">sd_acq_coder.v(111)</a><!@TM:1621307737> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\sd_acq_coder.v:112:34:112:47:@N:CG179:@XP_MSG">sd_acq_coder.v(112)</a><!@TM:1621307737> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\sd_acq_coder.v:113:34:113:47:@N:CG179:@XP_MSG">sd_acq_coder.v(113)</a><!@TM:1621307737> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\sd_acq_coder.v:114:34:114:47:@N:CG179:@XP_MSG">sd_acq_coder.v(114)</a><!@TM:1621307737> | Removing redundant assignment.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\sd_acq_state.v:2:8:2:21:@N:CG364:@XP_MSG">sd_acq_state.v(2)</a><!@TM:1621307737> | Synthesizing module sd_sacq_state in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\smartgen\sd_sacq_inc\sd_sacq_inc.v:5:7:5:18:@N:CG364:@XP_MSG">sd_sacq_inc.v(5)</a><!@TM:1621307737> | Synthesizing module sd_sacq_inc in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\sd_acq_timer.v:2:7:2:20:@N:CG364:@XP_MSG">sd_acq_timer.v(2)</a><!@TM:1621307737> | Synthesizing module sd_sacq_timer in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\sd_acq_top\sd_acq_top.v:5:7:5:17:@N:CG364:@XP_MSG">sd_acq_top.v(5)</a><!@TM:1621307737> | Synthesizing module sd_acq_top in library work.

<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\sd_acq_top\sd_acq_top.v:99:8:99:11:@W:CL168:@XP_MSG">sd_acq_top.v(99)</a><!@TM:1621307737> | Removing instance GND because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\sd_acq_top\sd_acq_top.v:77:8:77:11:@W:CL168:@XP_MSG">sd_acq_top.v(77)</a><!@TM:1621307737> | Removing instance VCC because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\add_reg.v:3:7:3:14:@N:CG364:@XP_MSG">add_reg.v(3)</a><!@TM:1621307737> | Synthesizing module add_reg in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\s_clk_div.v:3:7:3:17:@N:CG364:@XP_MSG">s_clk_div.v(3)</a><!@TM:1621307737> | Synthesizing module s_clk_div4 in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\signalclkctrl.v:3:7:3:20:@N:CG364:@XP_MSG">signalclkctrl.v(3)</a><!@TM:1621307737> | Synthesizing module signalclkctrl in library work.

@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\signalclkctrl.v:59:20:59:24:@N:CG179:@XP_MSG">signalclkctrl.v(59)</a><!@TM:1621307737> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\signalclkctrl.v:60:26:60:36:@N:CG179:@XP_MSG">signalclkctrl.v(60)</a><!@TM:1621307737> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\signalclkctrl.v:61:25:61:34:@N:CG179:@XP_MSG">signalclkctrl.v(61)</a><!@TM:1621307737> | Removing redundant assignment.
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\signalclkctrl.v:49:0:49:6:@W:CL169:@XP_MSG">signalclkctrl.v(49)</a><!@TM:1621307737> | Pruning unused register stripdata[11:0]. Make sure that there are no unused intermediate registers.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\readata_choice.v:3:7:3:19:@N:CG364:@XP_MSG">readata_choice.v(3)</a><!@TM:1621307737> | Synthesizing module rdata_choice in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\ctrl_addr.v:3:7:3:16:@N:CG364:@XP_MSG">ctrl_addr.v(3)</a><!@TM:1621307737> | Synthesizing module ctrl_addr in library work.

@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\ctrl_addr.v:27:17:27:24:@N:CG179:@XP_MSG">ctrl_addr.v(27)</a><!@TM:1621307737> | Removing redundant assignment.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\ten_choice_one.v:3:7:3:21:@N:CG364:@XP_MSG">ten_choice_one.v(3)</a><!@TM:1621307737> | Synthesizing module ten_choice_one in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\signal_acq\signal_acq.v:5:7:5:17:@N:CG364:@XP_MSG">signal_acq.v(5)</a><!@TM:1621307737> | Synthesizing module signal_acq in library work.

<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\signal_acq\signal_acq.v:408:8:408:11:@W:CL168:@XP_MSG">signal_acq.v(408)</a><!@TM:1621307737> | Removing instance VCC because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\signal_acq\signal_acq.v:327:8:327:11:@W:CL168:@XP_MSG">signal_acq.v(327)</a><!@TM:1621307737> | Removing instance GND because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\n_rdclk_syn.v:2:7:2:18:@N:CG364:@XP_MSG">n_rdclk_syn.v(2)</a><!@TM:1621307737> | Synthesizing module n_rdclk_syn in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\noise_addr.v:3:7:3:17:@N:CG364:@XP_MSG">noise_addr.v(3)</a><!@TM:1621307737> | Synthesizing module noise_addr in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\noiseclk.v:3:7:3:15:@N:CG364:@XP_MSG">noiseclk.v(3)</a><!@TM:1621307737> | Synthesizing module noiseclk in library work.

@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\noiseclk.v:39:20:39:28:@N:CG179:@XP_MSG">noiseclk.v(39)</a><!@TM:1621307737> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\noiseclk.v:40:20:40:27:@N:CG179:@XP_MSG">noiseclk.v(40)</a><!@TM:1621307737> | Removing redundant assignment.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\noiseclkctrl.v:3:7:3:19:@N:CG364:@XP_MSG">noiseclkctrl.v(3)</a><!@TM:1621307737> | Synthesizing module noiseclkctrl in library work.

@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\noiseclkctrl.v:29:19:29:23:@N:CG179:@XP_MSG">noiseclkctrl.v(29)</a><!@TM:1621307737> | Removing redundant assignment.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Libero_Soc11.9\SynplifyPro\lib\proasic\proasic3.v:1325:7:1325:10:@N:CG364:@XP_MSG">proasic3.v(1325)</a><!@TM:1621307737> | Synthesizing module MX2 in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Libero_Soc11.9\SynplifyPro\lib\proasic\proasic3.v:1392:7:1392:11:@N:CG364:@XP_MSG">proasic3.v(1392)</a><!@TM:1621307737> | Synthesizing module NOR2 in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Libero_Soc11.9\SynplifyPro\lib\proasic\proasic3.v:2086:8:2086:17:@N:CG364:@XP_MSG">proasic3.v(2086)</a><!@TM:1621307737> | Synthesizing module RAM512X18 in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Libero_Soc11.9\SynplifyPro\lib\proasic\proasic3.v:1953:7:1953:11:@N:CG364:@XP_MSG">proasic3.v(1953)</a><!@TM:1621307737> | Synthesizing module BUFF in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Libero_Soc11.9\SynplifyPro\lib\proasic\proasic3.v:923:7:923:11:@N:CG364:@XP_MSG">proasic3.v(923)</a><!@TM:1621307737> | Synthesizing module DFN1 in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\smartgen\RAM\RAM.v:5:7:5:10:@N:CG364:@XP_MSG">RAM.v(5)</a><!@TM:1621307737> | Synthesizing module RAM in library work.

<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\smartgen\RAM\RAM.v:994:9:994:20:@W:CL168:@XP_MSG">RAM.v(994)</a><!@TM:1621307737> | Removing instance AFF1_1_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\smartgen\RAM\RAM.v:986:9:986:20:@W:CL168:@XP_MSG">RAM.v(986)</a><!@TM:1621307737> | Removing instance AFF1_0_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\smartgen\RAM\RAM.v:859:9:859:20:@W:CL168:@XP_MSG">RAM.v(859)</a><!@TM:1621307737> | Removing instance AFF1_2_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\smartgen\RAM\RAM.v:327:9:327:20:@W:CL168:@XP_MSG">RAM.v(327)</a><!@TM:1621307737> | Removing instance AFF1_3_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\link.v:3:7:3:11:@N:CG364:@XP_MSG">link.v(3)</a><!@TM:1621307737> | Synthesizing module link in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\noise_acq\noise_acq.v:5:7:5:16:@N:CG364:@XP_MSG">noise_acq.v(5)</a><!@TM:1621307737> | Synthesizing module noise_acq in library work.

<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\noise_acq\noise_acq.v:59:8:59:11:@W:CL168:@XP_MSG">noise_acq.v(59)</a><!@TM:1621307737> | Removing instance VCC because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\n_s_change.v:3:7:3:17:@N:CG364:@XP_MSG">n_s_change.v(3)</a><!@TM:1621307737> | Synthesizing module n_s_change in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\Signal_Noise_Acq\Signal_Noise_Acq.v:5:7:5:23:@N:CG364:@XP_MSG">Signal_Noise_Acq.v(5)</a><!@TM:1621307737> | Synthesizing module Signal_Noise_Acq in library work.

<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\Signal_Noise_Acq\Signal_Noise_Acq.v:139:8:139:11:@W:CL168:@XP_MSG">Signal_Noise_Acq.v(139)</a><!@TM:1621307737> | Removing instance GND because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\Signal_Noise_Acq\Signal_Noise_Acq.v:84:8:84:11:@W:CL168:@XP_MSG">Signal_Noise_Acq.v(84)</a><!@TM:1621307737> | Removing instance VCC because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\1ms_dump_choice.v:2:7:2:22:@N:CG364:@XP_MSG">1ms_dump_choice.v(2)</a><!@TM:1621307737> | Synthesizing module state1ms_choice in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\state_1ms.v:3:7:3:16:@N:CG364:@XP_MSG">state_1ms.v(3)</a><!@TM:1621307737> | Synthesizing module state_1ms in library work.

@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\state_1ms.v:99:32:99:42:@N:CG179:@XP_MSG">state_1ms.v(99)</a><!@TM:1621307737> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\state_1ms.v:100:32:100:41:@N:CG179:@XP_MSG">state_1ms.v(100)</a><!@TM:1621307737> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\state_1ms.v:101:32:101:42:@N:CG179:@XP_MSG">state_1ms.v(101)</a><!@TM:1621307737> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\state_1ms.v:102:32:102:42:@N:CG179:@XP_MSG">state_1ms.v(102)</a><!@TM:1621307737> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\state_1ms.v:103:32:103:39:@N:CG179:@XP_MSG">state_1ms.v(103)</a><!@TM:1621307737> | Removing redundant assignment.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\state_1ms.v:66:0:66:6:@N:CL189:@XP_MSG">state_1ms.v(66)</a><!@TM:1621307737> | Register bit M_DUMPTIME[16] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\state_1ms.v:66:0:66:6:@N:CL189:@XP_MSG">state_1ms.v(66)</a><!@TM:1621307737> | Register bit M_DUMPTIME[17] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\state_1ms.v:66:0:66:6:@N:CL189:@XP_MSG">state_1ms.v(66)</a><!@TM:1621307737> | Register bit M_DUMPTIME[18] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\state_1ms.v:66:0:66:6:@N:CL189:@XP_MSG">state_1ms.v(66)</a><!@TM:1621307737> | Register bit M_DUMPTIME[19] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\state_1ms.v:66:0:66:6:@N:CL189:@XP_MSG">state_1ms.v(66)</a><!@TM:1621307737> | Register bit PLUSECYCLE[16] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\state_1ms.v:66:0:66:6:@N:CL189:@XP_MSG">state_1ms.v(66)</a><!@TM:1621307737> | Register bit PLUSECYCLE[17] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\state_1ms.v:66:0:66:6:@N:CL189:@XP_MSG">state_1ms.v(66)</a><!@TM:1621307737> | Register bit PLUSECYCLE[18] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\state_1ms.v:66:0:66:6:@N:CL189:@XP_MSG">state_1ms.v(66)</a><!@TM:1621307737> | Register bit PLUSECYCLE[19] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\state_1ms.v:66:0:66:6:@N:CL189:@XP_MSG">state_1ms.v(66)</a><!@TM:1621307737> | Register bit PLUSETIME[16] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\state_1ms.v:66:0:66:6:@N:CL189:@XP_MSG">state_1ms.v(66)</a><!@TM:1621307737> | Register bit PLUSETIME[17] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\state_1ms.v:66:0:66:6:@N:CL189:@XP_MSG">state_1ms.v(66)</a><!@TM:1621307737> | Register bit PLUSETIME[18] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\state_1ms.v:66:0:66:6:@N:CL189:@XP_MSG">state_1ms.v(66)</a><!@TM:1621307737> | Register bit PLUSETIME[19] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\state_1ms.v:66:0:66:6:@N:CL189:@XP_MSG">state_1ms.v(66)</a><!@TM:1621307737> | Register bit S_DUMPTIME[16] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\state_1ms.v:66:0:66:6:@N:CL189:@XP_MSG">state_1ms.v(66)</a><!@TM:1621307737> | Register bit S_DUMPTIME[17] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\state_1ms.v:66:0:66:6:@N:CL189:@XP_MSG">state_1ms.v(66)</a><!@TM:1621307737> | Register bit S_DUMPTIME[18] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\state_1ms.v:66:0:66:6:@N:CL189:@XP_MSG">state_1ms.v(66)</a><!@TM:1621307737> | Register bit S_DUMPTIME[19] is always 0.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\state_1ms.v:66:0:66:6:@W:CL279:@XP_MSG">state_1ms.v(66)</a><!@TM:1621307737> | Pruning register bits 19 to 16 of M_DUMPTIME[19:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\state_1ms.v:66:0:66:6:@W:CL279:@XP_MSG">state_1ms.v(66)</a><!@TM:1621307737> | Pruning register bits 19 to 16 of PLUSECYCLE[19:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\state_1ms.v:66:0:66:6:@W:CL279:@XP_MSG">state_1ms.v(66)</a><!@TM:1621307737> | Pruning register bits 19 to 16 of PLUSETIME[19:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\state_1ms.v:66:0:66:6:@W:CL279:@XP_MSG">state_1ms.v(66)</a><!@TM:1621307737> | Pruning register bits 19 to 16 of S_DUMPTIME[19:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\syn_md.v:21:7:21:13:@N:CG364:@XP_MSG">syn_md.v(21)</a><!@TM:1621307737> | Synthesizing module syn_md in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\syn_md_combine.v:21:7:21:21:@N:CG364:@XP_MSG">syn_md_combine.v(21)</a><!@TM:1621307737> | Synthesizing module syn_md_combine in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\syn_md_edge_detect.v:21:7:21:25:@N:CG364:@XP_MSG">syn_md_edge_detect.v(21)</a><!@TM:1621307737> | Synthesizing module syn_md_edge_detect in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\syn_md_module\syn_md_module.v:9:7:9:20:@N:CG364:@XP_MSG">syn_md_module.v(9)</a><!@TM:1621307737> | Synthesizing module syn_md_module in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Libero_Soc11.9\SynplifyPro\lib\proasic\proasic3.v:110:7:110:11:@N:CG364:@XP_MSG">proasic3.v(110)</a><!@TM:1621307737> | Synthesizing module AO1D in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Libero_Soc11.9\SynplifyPro\lib\proasic\proasic3.v:1398:7:1398:12:@N:CG364:@XP_MSG">proasic3.v(1398)</a><!@TM:1621307737> | Synthesizing module NOR2A in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\smartgen\Timer_Cmp\Timer_Cmp.v:5:7:5:16:@N:CG364:@XP_MSG">Timer_Cmp.v(5)</a><!@TM:1621307737> | Synthesizing module Timer_Cmp in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\timer.v:21:7:21:12:@N:CG364:@XP_MSG">timer.v(21)</a><!@TM:1621307737> | Synthesizing module timer in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\state_switch.v:3:7:3:19:@N:CG364:@XP_MSG">state_switch.v(3)</a><!@TM:1621307737> | Synthesizing module state_switch in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\timer_top\timer_top.v:5:7:5:16:@N:CG364:@XP_MSG">timer_top.v(5)</a><!@TM:1621307737> | Synthesizing module timer_top in library work.

<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\timer_top\timer_top.v:123:8:123:11:@W:CL168:@XP_MSG">timer_top.v(123)</a><!@TM:1621307737> | Removing instance GND because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\timer_top\timer_top.v:122:8:122:11:@W:CL168:@XP_MSG">timer_top.v(122)</a><!@TM:1621307737> | Removing instance VCC because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\top_code.v:1:7:1:15:@N:CG364:@XP_MSG">top_code.v(1)</a><!@TM:1621307737> | Synthesizing module top_code in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\topctrlchange.v:3:7:3:20:@N:CG364:@XP_MSG">topctrlchange.v(3)</a><!@TM:1621307737> | Synthesizing module topctrlchange in library work.

@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\topctrlchange.v:102:40:102:48:@N:CG179:@XP_MSG">topctrlchange.v(102)</a><!@TM:1621307737> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\topctrlchange.v:103:40:103:45:@N:CG179:@XP_MSG">topctrlchange.v(103)</a><!@TM:1621307737> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\topctrlchange.v:104:40:104:49:@N:CG179:@XP_MSG">topctrlchange.v(104)</a><!@TM:1621307737> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\topctrlchange.v:105:40:105:47:@N:CG179:@XP_MSG">topctrlchange.v(105)</a><!@TM:1621307737> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\topctrlchange.v:106:40:106:47:@N:CG179:@XP_MSG">topctrlchange.v(106)</a><!@TM:1621307737> | Removing redundant assignment.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\NMR_TOP\NMR_TOP.v:9:7:9:14:@N:CG364:@XP_MSG">NMR_TOP.v(9)</a><!@TM:1621307737> | Synthesizing module NMR_TOP in library work.

@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\state_1ms.v:111:0:111:6:@N:CL201:@XP_MSG">state_1ms.v(111)</a><!@TM:1621307737> | Trying to extract state machine for register CS.
Extracted state machine for register CS
State machine has 10 reachable states with original encodings of:
   0000000001
   0000000010
   0000000100
   0000001000
   0000010000
   0000100000
   0001000000
   0010000000
   0100000000
   1000000000
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\sd_acq_state.v:53:0:53:6:@N:CL201:@XP_MSG">sd_acq_state.v(53)</a><!@TM:1621307737> | Trying to extract state machine for register cs.
Extracted state machine for register cs
State machine has 16 reachable states with original encodings of:
   000000000000000
   000000000000001
   000000000000010
   000000000000100
   000000000001000
   000000000010000
   000000000100000
   000000001000000
   000000010000000
   000000100000000
   000001000000000
   000010000000000
   000100000000000
   001000000000000
   010000000000000
   100000000000000
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\scanstate.v:96:0:96:6:@N:CL201:@XP_MSG">scanstate.v(96)</a><!@TM:1621307737> | Trying to extract state machine for register CS.
Extracted state machine for register CS
State machine has 8 reachable states with original encodings of:
   00000001
   00000010
   00000100
   00001000
   00010000
   00100000
   01000000
   10000000
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\scalestate.v:316:0:316:6:@N:CL201:@XP_MSG">scalestate.v(316)</a><!@TM:1621307737> | Trying to extract state machine for register CS.
Extracted state machine for register CS
State machine has 22 reachable states with original encodings of:
   000000000000000000000
   000000000000000000001
   000000000000000000010
   000000000000000000100
   000000000000000001000
   000000000000000010000
   000000000000000100000
   000000000000001000000
   000000000000010000000
   000000000000100000000
   000000000001000000000
   000000000010000000000
   000000000100000000000
   000000001000000000000
   000000010000000000000
   000000100000000000000
   000001000000000000000
   000010000000000000000
   000100000000000000000
   001000000000000000000
   010000000000000000000
   100000000000000000000
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\plusestate.v:109:0:109:6:@N:CL201:@XP_MSG">plusestate.v(109)</a><!@TM:1621307737> | Trying to extract state machine for register CS.
Extracted state machine for register CS
State machine has 10 reachable states with original encodings of:
   0000000001
   0000000010
   0000000100
   0000001000
   0000010000
   0000100000
   0001000000
   0010000000
   0100000000
   1000000000
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\bri_state.v:47:0:47:6:@N:CL201:@XP_MSG">bri_state.v(47)</a><!@TM:1621307737> | Trying to extract state machine for register cs.
Extracted state machine for register cs
State machine has 15 reachable states with original encodings of:
   00000000000000
   00000000000001
   00000000000010
   00000000000100
   00000000001000
   00000000010000
   00000000100000
   00000001000000
   00000010000000
   00000100000000
   00001000000000
   00010000000000
   00100000000000
   01000000000000
   10000000000000
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\qq_state.v:39:0:39:6:@N:CL201:@XP_MSG">qq_state.v(39)</a><!@TM:1621307737> | Trying to extract state machine for register cs.
Extracted state machine for register cs
State machine has 5 reachable states with original encodings of:
   0000
   0001
   0010
   0100
   1000
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\pd_pluse_state.v:51:0:51:6:@N:CL201:@XP_MSG">pd_pluse_state.v(51)</a><!@TM:1621307737> | Trying to extract state machine for register cs.
Extracted state machine for register cs
State machine has 13 reachable states with original encodings of:
   0000000000001
   0000000000010
   0000000000100
   0000000001000
   0000000010000
   0000000100000
   0000001000000
   0000010000000
   0000100000000
   0001000000000
   0010000000000
   0100000000000
   1000000000000
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\noisestate.v:90:0:90:6:@N:CL201:@XP_MSG">noisestate.v(90)</a><!@TM:1621307737> | Trying to extract state machine for register CS.
Extracted state machine for register CS
State machine has 8 reachable states with original encodings of:
   00000001
   00000010
   00000100
   00001000
   00010000
   00100000
   01000000
   10000000
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\off_on_state.v:31:0:31:6:@N:CL201:@XP_MSG">off_on_state.v(31)</a><!@TM:1621307737> | Trying to extract state machine for register cs.
Extracted state machine for register cs
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\dump_state.v:39:0:39:6:@N:CL201:@XP_MSG">dump_state.v(39)</a><!@TM:1621307737> | Trying to extract state machine for register cs.
Extracted state machine for register cs
State machine has 8 reachable states with original encodings of:
   0000000
   0000001
   0000010
   0000100
   0001000
   0010000
   0100000
   1000000
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\dds_state.v:61:0:61:6:@N:CL189:@XP_MSG">dds_state.v(61)</a><!@TM:1621307737> | Register bit para[40] is always 0.
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\dds_state.v:61:0:61:6:@W:CL260:@XP_MSG">dds_state.v(61)</a><!@TM:1621307737> | Pruning register bit 40 of para[40:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\dds_state.v:61:0:61:6:@N:CL189:@XP_MSG">dds_state.v(61)</a><!@TM:1621307737> | Register bit para[39] is always 0.
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\dds_state.v:61:0:61:6:@W:CL260:@XP_MSG">dds_state.v(61)</a><!@TM:1621307737> | Pruning register bit 39 of para[39:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\dds_state.v:61:0:61:6:@N:CL189:@XP_MSG">dds_state.v(61)</a><!@TM:1621307737> | Register bit para[38] is always 0.
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\dds_state.v:61:0:61:6:@W:CL260:@XP_MSG">dds_state.v(61)</a><!@TM:1621307737> | Pruning register bit 38 of para[38:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\dds_state.v:90:0:90:6:@N:CL201:@XP_MSG">dds_state.v(90)</a><!@TM:1621307737> | Trying to extract state machine for register cs.
Extracted state machine for register cs
State machine has 9 reachable states with original encodings of:
   00000000
   00000001
   00000010
   00000100
   00001000
   00010000
   00100000
   01000000
   10000000
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\dds_state.v:61:0:61:6:@N:CL189:@XP_MSG">dds_state.v(61)</a><!@TM:1621307737> | Register bit para[37] is always 0.
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\dds_state.v:61:0:61:6:@W:CL260:@XP_MSG">dds_state.v(61)</a><!@TM:1621307737> | Pruning register bit 37 of para[37:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\bridge_div.v:34:0:34:6:@N:CL189:@XP_MSG">bridge_div.v(34)</a><!@TM:1621307737> | Register bit dataall[4] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\bridge_div.v:34:0:34:6:@N:CL189:@XP_MSG">bridge_div.v(34)</a><!@TM:1621307737> | Register bit dataall[5] is always 0.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\bridge_div.v:34:0:34:6:@W:CL279:@XP_MSG">bridge_div.v(34)</a><!@TM:1621307737> | Pruning register bits 5 to 4 of dataall[5:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>

At c_ver Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 87MB peak: 109MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue May 18 11:15:37 2021

###########################################################]
<a name=compilerReport3></a>Synopsys Netlist Linker, version comp2016q4p1, Build 512R, built Oct 26 2017</a>
@N: : <!@TM:1621307737> | Running in 64-bit mode 

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 74MB peak: 75MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue May 18 11:15:37 2021

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue May 18 11:15:37 2021

###########################################################]
<a name=compilerReport4></a>Synopsys Netlist Linker, version comp2016q4p1, Build 512R, built Oct 26 2017</a>
@N: : <!@TM:1621307739> | Running in 64-bit mode 
File E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\synthesis\synwork\NMR_TOP_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 77MB peak: 78MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue May 18 11:15:39 2021

###########################################################]
# Tue May 18 11:15:39 2021

<a name=mapperReport5></a>Synopsys Microsemi Technology Pre-mapping, Version mapact, Build 2172R, Built Oct 30 2017 10:54:39</a>
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09M-SP1-5

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\constraint\NMR_TOP_syn.sdc
Adding property syn_global_buffer, value 9 to view:work.NMR_TOP(verilog)
Linked File: <a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\synthesis\NMR_TOP_scck.rpt:@XP_FILE">NMR_TOP_scck.rpt</a>
Printing clock  summary report in "E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\synthesis\NMR_TOP_scck.rpt" file 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1621307740> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1621307740> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 118MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 118MB)

Adding property syn_allow_retiming, value 1, to instance top_code_0.noise_start
Adding property syn_allow_retiming, value 1, to instance top_code_0.pluse_str
Adding property syn_allow_retiming, value 1, to instance top_code_0.scale_start
Adding property syn_allow_retiming, value 1, to instance top_code_0.scan_start
Adding property syn_allow_retiming, value 1, to instance top_code_0.state_1ms_start
Adding property syn_allow_retiming, value 1, to port top_code_0.scan_start
Adding property syn_allow_retiming, value 1, to port top_code_0.noise_start
Adding property syn_allow_retiming, value 1, to port top_code_0.scale_start
Adding property syn_allow_retiming, value 1, to port top_code_0.pluse_str
Adding property syn_allow_retiming, value 1, to port top_code_0.state_1ms_start
Adding property syn_allow_retiming, value 1, to instance scalestate_0.timecount[21:0]
Adding property syn_allow_retiming, value 1, to port scalestate_0.timecount[21:0]
Adding property syn_allow_retiming, value 1, to instance GPMI_0.xwe_xzcs2_syn_0.code_en
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\lwd_nmr\code\lwd_nmr_fpga\20210415good\libero_v11.9\2d_nmr_ec_fpga_150205\hdl\scanstate.v:127:0:127:6:@N:BN362:@XP_MSG">scanstate.v(127)</a><!@TM:1621307740> | Removing sequential instance resetout (in view: work.scanstate(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 120MB peak: 122MB)



<a name=mapperReport6></a>Clock Summary</a>
*****************

Start                                                       Requested     Requested     Clock        Clock      Clock
Clock                                                       Frequency     Period        Type         Group      Load 
---------------------------------------------------------------------------------------------------------------------
ClockManagement_0.clk_10k_0.clock_10khz                     1.0 MHz       1000.000      declared     1MHz       6    
ClockManagement_0.pllclk_0.GLA                              110.0 MHz     9.091         declared     100MHz     1796 
Signal_Noise_Acq_0.noise_acq_0.n_rdclk_syn_0.n_rdclk        20.0 MHz      50.000        declared     DSP        32   
Signal_Noise_Acq_0.noise_acq_0.noiseclk_0.clkout            20.0 MHz      50.000        declared     50MHz      42   
Signal_Noise_Acq_0.signal_acq_0.s_clk_div4_0.clkout         20.0 MHz      50.000        declared     8MHz       20   
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.clk_add     10.0 MHz      100.000       declared     8MHz       164  
ddsclkout                                                   40.0 MHz      25.000        declared     32MHz      140  
=====================================================================================================================

Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1621307740> | Writing default property annotation file E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\synthesis\NMR_TOP.sap. 

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 122MB)

Encoding state machine cs[8:0] (in view: work.dds_state(verilog))
original code -> new code
   00000000 -> 000000000
   00000001 -> 000000011
   00000010 -> 000000101
   00000100 -> 000001001
   00001000 -> 000010001
   00010000 -> 000100001
   00100000 -> 001000001
   01000000 -> 010000001
   10000000 -> 100000001
Encoding state machine cs[7:0] (in view: work.dump_state(verilog))
original code -> new code
   0000000 -> 00000000
   0000001 -> 00000011
   0000010 -> 00000101
   0000100 -> 00001001
   0001000 -> 00010001
   0010000 -> 00100001
   0100000 -> 01000001
   1000000 -> 10000001
Encoding state machine cs[2:0] (in view: work.off_on_state_1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine cs[2:0] (in view: work.off_on_state_0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine cs[2:0] (in view: work.off_on_state_2(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine cs[2:0] (in view: work.off_on_state_3_0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine cs[2:0] (in view: work.off_on_state_3_1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine CS[7:0] (in view: work.noisestate(verilog))
original code -> new code
   00000001 -> 00000000
   00000010 -> 00000011
   00000100 -> 00000101
   00001000 -> 00001001
   00010000 -> 00010001
   00100000 -> 00100001
   01000000 -> 01000001
   10000000 -> 10000001
Encoding state machine cs[12:0] (in view: work.pd_pluse_state(verilog))
original code -> new code
   0000000000001 -> 0000000000000
   0000000000010 -> 0000000000011
   0000000000100 -> 0000000000101
   0000000001000 -> 0000000001001
   0000000010000 -> 0000000010001
   0000000100000 -> 0000000100001
   0000001000000 -> 0000001000001
   0000010000000 -> 0000010000001
   0000100000000 -> 0000100000001
   0001000000000 -> 0001000000001
   0010000000000 -> 0010000000001
   0100000000000 -> 0100000000001
   1000000000000 -> 1000000000001
Encoding state machine cs[4:0] (in view: work.qq_state_1(verilog))
original code -> new code
   0000 -> 00000
   0001 -> 00011
   0010 -> 00101
   0100 -> 01001
   1000 -> 10001
Encoding state machine cs[4:0] (in view: work.qq_state_0(verilog))
original code -> new code
   0000 -> 00000
   0001 -> 00011
   0010 -> 00101
   0100 -> 01001
   1000 -> 10001
Encoding state machine cs[14:0] (in view: work.bri_state(verilog))
original code -> new code
   00000000000000 -> 000000000000001
   00000000000001 -> 000000000000010
   00000000000010 -> 000000000000100
   00000000000100 -> 000000000001000
   00000000001000 -> 000000000010000
   00000000010000 -> 000000000100000
   00000000100000 -> 000000001000000
   00000001000000 -> 000000010000000
   00000010000000 -> 000000100000000
   00000100000000 -> 000001000000000
   00001000000000 -> 000010000000000
   00010000000000 -> 000100000000000
   00100000000000 -> 001000000000000
   01000000000000 -> 010000000000000
   10000000000000 -> 100000000000000
Encoding state machine CS[9:0] (in view: work.plusestate(verilog))
original code -> new code
   0000000001 -> 0000000000
   0000000010 -> 0000000011
   0000000100 -> 0000000101
   0000001000 -> 0000001001
   0000010000 -> 0000010001
   0000100000 -> 0000100001
   0001000000 -> 0001000001
   0010000000 -> 0010000001
   0100000000 -> 0100000001
   1000000000 -> 1000000001
Encoding state machine CS[21:0] (in view: work.scalestate(verilog))
original code -> new code
   000000000000000000000 -> 0000000000000000000000
   000000000000000000001 -> 0000000000000000000011
   000000000000000000010 -> 0000000000000000000101
   000000000000000000100 -> 0000000000000000001001
   000000000000000001000 -> 0000000000000000010001
   000000000000000010000 -> 0000000000000000100001
   000000000000000100000 -> 0000000000000001000001
   000000000000001000000 -> 0000000000000010000001
   000000000000010000000 -> 0000000000000100000001
   000000000000100000000 -> 0000000000001000000001
   000000000001000000000 -> 0000000000010000000001
   000000000010000000000 -> 0000000000100000000001
   000000000100000000000 -> 0000000001000000000001
   000000001000000000000 -> 0000000010000000000001
   000000010000000000000 -> 0000000100000000000001
   000000100000000000000 -> 0000001000000000000001
   000001000000000000000 -> 0000010000000000000001
   000010000000000000000 -> 0000100000000000000001
   000100000000000000000 -> 0001000000000000000001
   001000000000000000000 -> 0010000000000000000001
   010000000000000000000 -> 0100000000000000000001
   100000000000000000000 -> 1000000000000000000001
Encoding state machine CS[7:0] (in view: work.scanstate(verilog))
original code -> new code
   00000001 -> 00000000
   00000010 -> 00000011
   00000100 -> 00000101
   00001000 -> 00001001
   00010000 -> 00010001
   00100000 -> 00100001
   01000000 -> 01000001
   10000000 -> 10000001
Encoding state machine cs[15:0] (in view: work.sd_sacq_state(verilog))
original code -> new code
   000000000000000 -> 0000000000000000
   000000000000001 -> 0000000000000011
   000000000000010 -> 0000000000000101
   000000000000100 -> 0000000000001001
   000000000001000 -> 0000000000010001
   000000000010000 -> 0000000000100001
   000000000100000 -> 0000000001000001
   000000001000000 -> 0000000010000001
   000000010000000 -> 0000000100000001
   000000100000000 -> 0000001000000001
   000001000000000 -> 0000010000000001
   000010000000000 -> 0000100000000001
   000100000000000 -> 0001000000000001
   001000000000000 -> 0010000000000001
   010000000000000 -> 0100000000000001
   100000000000000 -> 1000000000000001
Encoding state machine CS[9:0] (in view: work.state_1ms(verilog))
original code -> new code
   0000000001 -> 0000000000
   0000000010 -> 0000000011
   0000000100 -> 0000000101
   0000001000 -> 0000001001
   0000010000 -> 0000010001
   0000100000 -> 0000100001
   0001000000 -> 0001000001
   0010000000 -> 0010000001
   0100000000 -> 0100000001
   1000000000 -> 1000000001
None
None
<font color=#A52A2A>@W:<a href="@W:MF511:@XP_HELP">MF511</a> : <!@TM:1621307740> | Found issues with constraints. Please check constraint checker report "E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\synthesis\NMR_TOP_cck.rpt" .</font> 

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 124MB peak: 126MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:01s; Memory used current: 36MB peak: 126MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue May 18 11:15:40 2021

###########################################################]
# Tue May 18 11:15:40 2021

<a name=mapperReport7></a>Synopsys Microsemi Technology Mapper, Version mapact, Build 2172R, Built Oct 30 2017 10:54:39</a>
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09M-SP1-5

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1621307749> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1621307749> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 115MB peak: 116MB)


Available hyper_sources - for debug and ip models
	None Found

<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="e:\lwd_nmr\code\lwd_nmr_fpga\20210415good\libero_v11.9\2d_nmr_ec_fpga_150205\hdl\plusestate.v:144:0:144:6:@W:BN132:@XP_MSG">plusestate.v(144)</a><!@TM:1621307749> | Removing sequential instance plusestate_0.pluse_start because it is equivalent to instance plusestate_0.off_test. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="e:\lwd_nmr\code\lwd_nmr_fpga\20210415good\libero_v11.9\2d_nmr_ec_fpga_150205\hdl\plusestate.v:144:0:144:6:@W:BN132:@XP_MSG">plusestate.v(144)</a><!@TM:1621307749> | Removing sequential instance plusestate_0.dump_start because it is equivalent to instance plusestate_0.soft_d. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="e:\lwd_nmr\code\lwd_nmr_fpga\20210415good\libero_v11.9\2d_nmr_ec_fpga_150205\hdl\plusestate.v:144:0:144:6:@W:BN132:@XP_MSG">plusestate.v(144)</a><!@TM:1621307749> | Removing sequential instance plusestate_0.dumpoff_ctr because it is equivalent to instance plusestate_0.tetw_pluse. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="e:\lwd_nmr\code\lwd_nmr_fpga\20210415good\libero_v11.9\2d_nmr_ec_fpga_150205\hdl\scalestate.v:384:0:384:6:@W:BN132:@XP_MSG">scalestate.v(384)</a><!@TM:1621307749> | Removing sequential instance scalestate_0.state_over_n because it is equivalent to instance scalestate_0.tetw_pluse. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="e:\lwd_nmr\code\lwd_nmr_fpga\20210415good\libero_v11.9\2d_nmr_ec_fpga_150205\hdl\scanstate.v:127:0:127:6:@W:BN132:@XP_MSG">scanstate.v(127)</a><!@TM:1621307749> | Removing sequential instance scanstate_0.dumpon_ctr because it is equivalent to instance scanstate_0.dds_conf. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 118MB peak: 121MB)

@N:<a href="@N:MF238:@XP_HELP">MF238</a> : <a href="e:\lwd_nmr\code\lwd_nmr_fpga\20210415good\libero_v11.9\2d_nmr_ec_fpga_150205\hdl\bridge_div.v:57:15:57:17:@N:MF238:@XP_MSG">bridge_div.v(57)</a><!@TM:1621307749> | Found 6-bit incrementor, 'count_5[5:0]'
@N:<a href="@N:MF238:@XP_HELP">MF238</a> : <a href="e:\lwd_nmr\code\lwd_nmr_fpga\20210415good\libero_v11.9\2d_nmr_ec_fpga_150205\hdl\cal_div.v:39:45:39:55:@N:MF238:@XP_MSG">cal_div.v(39)</a><!@TM:1621307749> | Found 6-bit incrementor, 'un3_count[5:0]'
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="e:\lwd_nmr\code\lwd_nmr_fpga\20210415good\libero_v11.9\2d_nmr_ec_fpga_150205\hdl\long_timer.v:48:0:48:6:@N:MO231:@XP_MSG">long_timer.v(48)</a><!@TM:1621307749> | Found counter in view:work.long_timer(verilog) instance count[15:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="e:\lwd_nmr\code\lwd_nmr_fpga\20210415good\libero_v11.9\2d_nmr_ec_fpga_150205\hdl\dds_timer.v:22:0:22:6:@N:MO231:@XP_MSG">dds_timer.v(22)</a><!@TM:1621307749> | Found counter in view:work.dds_timer(verilog) instance count[7:0] 
Encoding state machine cs[8:0] (in view: work.dds_state(verilog))
original code -> new code
   00000000 -> 000000000
   00000001 -> 000000011
   00000010 -> 000000101
   00000100 -> 000001001
   00001000 -> 000010001
   00010000 -> 000100001
   00100000 -> 001000001
   01000000 -> 010000001
   10000000 -> 100000001
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="e:\lwd_nmr\code\lwd_nmr_fpga\20210415good\libero_v11.9\2d_nmr_ec_fpga_150205\hdl\dump_sustain_timer.v:44:0:44:6:@N:MO231:@XP_MSG">dump_sustain_timer.v(44)</a><!@TM:1621307749> | Found counter in view:work.dump_sustain_timer(verilog) instance count[3:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="e:\lwd_nmr\code\lwd_nmr_fpga\20210415good\libero_v11.9\2d_nmr_ec_fpga_150205\hdl\off_on_timer.v:23:0:23:6:@N:MO231:@XP_MSG">off_on_timer.v(23)</a><!@TM:1621307749> | Found counter in view:work.off_on_timer(verilog) instance count[4:0] 
Encoding state machine cs[7:0] (in view: work.dump_state(verilog))
original code -> new code
   0000000 -> 00000000
   0000001 -> 00000011
   0000010 -> 00000101
   0000100 -> 00001001
   0001000 -> 00010001
   0010000 -> 00100001
   0100000 -> 01000001
   1000000 -> 10000001
Encoding state machine cs[2:0] (in view: work.off_on_state(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="e:\lwd_nmr\code\lwd_nmr_fpga\20210415good\libero_v11.9\2d_nmr_ec_fpga_150205\hdl\dump_timer.v:23:0:23:6:@N:MO231:@XP_MSG">dump_timer.v(23)</a><!@TM:1621307749> | Found counter in view:work.dump_timer(verilog) instance count[11:0] 
Encoding state machine CS[7:0] (in view: work.noisestate(verilog))
original code -> new code
   00000001 -> 00000000
   00000010 -> 00000011
   00000100 -> 00000101
   00001000 -> 00001001
   00010000 -> 00010001
   00100000 -> 00100001
   01000000 -> 01000001
   10000000 -> 10000001
Encoding state machine cs[12:0] (in view: work.pd_pluse_state(verilog))
original code -> new code
   0000000000001 -> 0000000000000
   0000000000010 -> 0000000000011
   0000000000100 -> 0000000000101
   0000000001000 -> 0000000001001
   0000000010000 -> 0000000010001
   0000000100000 -> 0000000100001
   0000001000000 -> 0000001000001
   0000010000000 -> 0000010000001
   0000100000000 -> 0000100000001
   0001000000000 -> 0001000000001
   0010000000000 -> 0010000000001
   0100000000000 -> 0100000000001
   1000000000000 -> 1000000000001
Encoding state machine cs[4:0] (in view: work.qq_state(verilog))
original code -> new code
   0000 -> 00000
   0001 -> 00011
   0010 -> 00101
   0100 -> 01001
   1000 -> 10001
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="e:\lwd_nmr\code\lwd_nmr_fpga\20210415good\libero_v11.9\2d_nmr_ec_fpga_150205\hdl\bri_timer.v:35:0:35:6:@N:MO231:@XP_MSG">bri_timer.v(35)</a><!@TM:1621307749> | Found counter in view:work.bri_timer(verilog) instance count[7:0] 
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="e:\lwd_nmr\code\lwd_nmr_fpga\20210415good\libero_v11.9\2d_nmr_ec_fpga_150205\hdl\bri_coder.v:37:13:37:31:@N:MF179:@XP_MSG">bri_coder.v(37)</a><!@TM:1621307749> | Found 8 by 8 bit less-than operator ('<') half (in view: work.bri_coder(verilog))
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="e:\lwd_nmr\code\lwd_nmr_fpga\20210415good\libero_v11.9\2d_nmr_ec_fpga_150205\hdl\qq_timer.v:22:0:22:6:@N:MO231:@XP_MSG">qq_timer.v(22)</a><!@TM:1621307749> | Found counter in view:work.qq_timer(verilog) instance count[4:0] 
Encoding state machine cs[14:0] (in view: work.bri_state(verilog))
original code -> new code
   00000000000000 -> 000000000000001
   00000000000001 -> 000000000000010
   00000000000010 -> 000000000000100
   00000000000100 -> 000000000001000
   00000000001000 -> 000000000010000
   00000000010000 -> 000000000100000
   00000000100000 -> 000000001000000
   00000001000000 -> 000000010000000
   00000010000000 -> 000000100000000
   00000100000000 -> 000001000000000
   00001000000000 -> 000010000000000
   00010000000000 -> 000100000000000
   00100000000000 -> 001000000000000
   01000000000000 -> 010000000000000
   10000000000000 -> 100000000000000
Encoding state machine CS[9:0] (in view: work.plusestate(verilog))
original code -> new code
   0000000001 -> 0000000000
   0000000010 -> 0000000011
   0000000100 -> 0000000101
   0000001000 -> 0000001001
   0000010000 -> 0000010001
   0000100000 -> 0000100001
   0001000000 -> 0001000001
   0010000000 -> 0010000001
   0100000000 -> 0100000001
   1000000000 -> 1000000001
Encoding state machine CS[21:0] (in view: work.scalestate(verilog))
original code -> new code
   000000000000000000000 -> 0000000000000000000000
   000000000000000000001 -> 0000000000000000000011
   000000000000000000010 -> 0000000000000000000101
   000000000000000000100 -> 0000000000000000001001
   000000000000000001000 -> 0000000000000000010001
   000000000000000010000 -> 0000000000000000100001
   000000000000000100000 -> 0000000000000001000001
   000000000000001000000 -> 0000000000000010000001
   000000000000010000000 -> 0000000000000100000001
   000000000000100000000 -> 0000000000001000000001
   000000000001000000000 -> 0000000000010000000001
   000000000010000000000 -> 0000000000100000000001
   000000000100000000000 -> 0000000001000000000001
   000000001000000000000 -> 0000000010000000000001
   000000010000000000000 -> 0000000100000000000001
   000000100000000000000 -> 0000001000000000000001
   000001000000000000000 -> 0000010000000000000001
   000010000000000000000 -> 0000100000000000000001
   000100000000000000000 -> 0001000000000000000001
   001000000000000000000 -> 0010000000000000000001
   010000000000000000000 -> 0100000000000000000001
   100000000000000000000 -> 1000000000000000000001
Encoding state machine CS[7:0] (in view: work.scanstate(verilog))
original code -> new code
   00000001 -> 00000000
   00000010 -> 00000011
   00000100 -> 00000101
   00001000 -> 00001001
   00010000 -> 00010001
   00100000 -> 00100001
   01000000 -> 01000001
   10000000 -> 10000001
Encoding state machine cs[15:0] (in view: work.sd_sacq_state(verilog))
original code -> new code
   000000000000000 -> 0000000000000000
   000000000000001 -> 0000000000000011
   000000000000010 -> 0000000000000101
   000000000000100 -> 0000000000001001
   000000000001000 -> 0000000000010001
   000000000010000 -> 0000000000100001
   000000000100000 -> 0000000001000001
   000000001000000 -> 0000000010000001
   000000010000000 -> 0000000100000001
   000000100000000 -> 0000001000000001
   000001000000000 -> 0000010000000001
   000010000000000 -> 0000100000000001
   000100000000000 -> 0001000000000001
   001000000000000 -> 0010000000000001
   010000000000000 -> 0100000000000001
   100000000000000 -> 1000000000000001
@N:<a href="@N:MF176:@XP_HELP">MF176</a> : <!@TM:1621307749> | Default generator successful  
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="e:\lwd_nmr\code\lwd_nmr_fpga\20210415good\libero_v11.9\2d_nmr_ec_fpga_150205\hdl\signalclkctrl.v:65:0:65:6:@N:MO231:@XP_MSG">signalclkctrl.v(65)</a><!@TM:1621307749> | Found counter in view:work.signalclkctrl(verilog) instance count[15:0] 
@N:<a href="@N:MF176:@XP_HELP">MF176</a> : <!@TM:1621307749> | Default generator successful  
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="e:\lwd_nmr\code\lwd_nmr_fpga\20210415good\libero_v11.9\2d_nmr_ec_fpga_150205\hdl\signalclkctrl.v:88:25:88:48:@N:MF179:@XP_MSG">signalclkctrl.v(88)</a><!@TM:1621307749> | Found 16 by 16 bit less-than operator ('<') un1_count_1 (in view: work.signalclkctrl(verilog))
@N:<a href="@N:MF238:@XP_HELP">MF238</a> : <a href="e:\lwd_nmr\code\lwd_nmr_fpga\20210415good\libero_v11.9\2d_nmr_ec_fpga_150205\hdl\signalclkctrl.v:77:29:77:40:@N:MF238:@XP_MSG">signalclkctrl.v(77)</a><!@TM:1621307749> | Found 12-bit incrementor, 'un1_stripnum[12:0]'
@N:<a href="@N:MF176:@XP_HELP">MF176</a> : <!@TM:1621307749> | Default generator successful  
@N:<a href="@N:MF238:@XP_HELP">MF238</a> : <a href="e:\lwd_nmr\code\lwd_nmr_fpga\20210415good\libero_v11.9\2d_nmr_ec_fpga_150205\hdl\ctrl_addr.v:38:17:38:19:@N:MF238:@XP_MSG">ctrl_addr.v(38)</a><!@TM:1621307749> | Found 4-bit incrementor, 'addrout_3[3:0]'
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="e:\lwd_nmr\code\lwd_nmr_fpga\20210415good\libero_v11.9\2d_nmr_ec_fpga_150205\hdl\noise_addr.v:16:0:16:6:@N:MO231:@XP_MSG">noise_addr.v(16)</a><!@TM:1621307749> | Found counter in view:work.noise_addr_1(verilog) instance addr[11:0] 
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="e:\lwd_nmr\code\lwd_nmr_fpga\20210415good\libero_v11.9\2d_nmr_ec_fpga_150205\hdl\noiseclk.v:63:26:63:41:@N:MF179:@XP_MSG">noiseclk.v(63)</a><!@TM:1621307749> | Found 5 by 5 bit less-than operator ('<') un1_count (in view: work.noiseclk(verilog))
@N:<a href="@N:MF176:@XP_HELP">MF176</a> : <!@TM:1621307749> | Default generator successful  
@N:<a href="@N:MF238:@XP_HELP">MF238</a> : <a href="e:\lwd_nmr\code\lwd_nmr_fpga\20210415good\libero_v11.9\2d_nmr_ec_fpga_150205\hdl\noiseclk.v:61:36:61:46:@N:MF238:@XP_MSG">noiseclk.v(61)</a><!@TM:1621307749> | Found 5-bit incrementor, 'un3_count[4:0]'
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="e:\lwd_nmr\code\lwd_nmr_fpga\20210415good\libero_v11.9\2d_nmr_ec_fpga_150205\hdl\noiseclkctrl.v:32:0:32:6:@N:MO231:@XP_MSG">noiseclkctrl.v(32)</a><!@TM:1621307749> | Found counter in view:work.noiseclkctrl(verilog) instance count[11:0] 
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="e:\lwd_nmr\code\lwd_nmr_fpga\20210415good\libero_v11.9\2d_nmr_ec_fpga_150205\hdl\noiseclkctrl.v:42:20:42:34:@N:MF179:@XP_MSG">noiseclkctrl.v(42)</a><!@TM:1621307749> | Found 12 by 12 bit less-than operator ('<') un1_count (in view: work.noiseclkctrl(verilog))
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="e:\lwd_nmr\code\lwd_nmr_fpga\20210415good\libero_v11.9\2d_nmr_ec_fpga_150205\hdl\noise_addr.v:16:0:16:6:@N:MO231:@XP_MSG">noise_addr.v(16)</a><!@TM:1621307749> | Found counter in view:work.noise_addr_0(verilog) instance addr[11:0] 
Encoding state machine CS[9:0] (in view: work.state_1ms(verilog))
original code -> new code
   0000000001 -> 0000000000
   0000000010 -> 0000000011
   0000000100 -> 0000000101
   0000001000 -> 0000001001
   0000010000 -> 0000010001
   0000100000 -> 0000100001
   0001000000 -> 0001000001
   0010000000 -> 0010000001
   0100000000 -> 0100000001
   1000000000 -> 1000000001
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="e:\lwd_nmr\code\lwd_nmr_fpga\20210415good\libero_v11.9\2d_nmr_ec_fpga_150205\hdl\syn_md.v:31:0:31:6:@N:MO231:@XP_MSG">syn_md.v(31)</a><!@TM:1621307749> | Found counter in view:work.syn_md(verilog) instance count[3:0] 
@N:<a href="@N:MF238:@XP_HELP">MF238</a> : <a href="e:\lwd_nmr\code\lwd_nmr_fpga\20210415good\libero_v11.9\2d_nmr_ec_fpga_150205\hdl\timer.v:62:39:62:55:@N:MF238:@XP_MSG">timer.v(62)</a><!@TM:1621307749> | Found 22-bit incrementor, 'un2_timedata[21:0]'

Starting factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 126MB peak: 127MB)

<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="e:\lwd_nmr\code\lwd_nmr_fpga\20210415good\libero_v11.9\2d_nmr_ec_fpga_150205\hdl\dds_state.v:144:0:144:6:@W:BN132:@XP_MSG">dds_state.v(144)</a><!@TM:1621307749> | Removing sequential instance DDS_0.dds_state_0.reset_reg because it is equivalent to instance DDS_0.dds_state_0.cs[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="e:\lwd_nmr\code\lwd_nmr_fpga\20210415good\libero_v11.9\2d_nmr_ec_fpga_150205\hdl\dump_state.v:107:0:107:6:@W:BN132:@XP_MSG">dump_state.v(107)</a><!@TM:1621307749> | Removing sequential instance DUMP_0.dump_state_0.on_start because it is equivalent to instance DUMP_0.dump_state_0.cs[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="e:\lwd_nmr\code\lwd_nmr_fpga\20210415good\libero_v11.9\2d_nmr_ec_fpga_150205\hdl\pd_pluse_state.v:153:0:153:6:@W:BN132:@XP_MSG">pd_pluse_state.v(153)</a><!@TM:1621307749> | Removing sequential instance pd_pluse_top_0.pd_pluse_state_0.en2 because it is equivalent to instance pd_pluse_top_0.pd_pluse_state_0.cs[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="e:\lwd_nmr\code\lwd_nmr_fpga\20210415good\libero_v11.9\2d_nmr_ec_fpga_150205\hdl\qq_state.v:88:0:88:6:@W:BN132:@XP_MSG">qq_state.v(88)</a><!@TM:1621307749> | Removing sequential instance PLUSE_0.qq_state_0.Q3Q6_Q4Q5 because it is equivalent to instance PLUSE_0.qq_state_0.cs[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="e:\lwd_nmr\code\lwd_nmr_fpga\20210415good\libero_v11.9\2d_nmr_ec_fpga_150205\hdl\qq_state.v:88:0:88:6:@W:BN132:@XP_MSG">qq_state.v(88)</a><!@TM:1621307749> | Removing sequential instance PLUSE_0.qq_state_1.Q3Q6_Q4Q5 because it is equivalent to instance PLUSE_0.qq_state_1.cs[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>

Finished factoring (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 141MB peak: 146MB)


Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 137MB peak: 146MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 137MB peak: 146MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 153MB peak: 186MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 155MB peak: 186MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 155MB peak: 186MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 153MB peak: 186MB)


Finished preparing to map (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 148MB peak: 186MB)


Finished technology mapping (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 159MB peak: 186MB)

@N:<a href="@N:MF322:@XP_HELP">MF322</a> : <!@TM:1621307749> | Retiming summary: 17 registers retimed to 45  

		#####  BEGIN RETIMING REPORT  #####

Retiming summary : 17 registers retimed to 45

Original and Pipelined registers replaced by retiming :
		scalestate_0.timecount[1]
		scalestate_0.timecount[2]
		scalestate_0.timecount[3]
		scalestate_0.timecount[4]
		scalestate_0.timecount[5]
		scalestate_0.timecount[6]
		scalestate_0.timecount[7]
		scalestate_0.timecount[8]
		scalestate_0.timecount[9]
		scalestate_0.timecount[10]
		scalestate_0.timecount[11]
		scalestate_0.timecount[19]
		top_code_0.noise_start
		top_code_0.pluse_str
		top_code_0.scale_start
		top_code_0.scan_start
		top_code_0.state_1ms_start

New registers created by retiming :
		scalestate_0.timecount_ret
		scalestate_0.timecount_ret_0
		scalestate_0.timecount_ret_1
		scalestate_0.timecount_ret_2
		scalestate_0.timecount_ret_3
		scalestate_0.timecount_ret_4
		scalestate_0.timecount_ret_5
		scalestate_0.timecount_ret_8
		scalestate_0.timecount_ret_9
		scalestate_0.timecount_ret_11
		scalestate_0.timecount_ret_12
		scalestate_0.timecount_ret_14
		scalestate_0.timecount_ret_15
		scalestate_0.timecount_ret_16
		scalestate_0.timecount_ret_18
		scalestate_0.timecount_ret_19
		scalestate_0.timecount_ret_21
		scalestate_0.timecount_ret_22
		scalestate_0.timecount_ret_24
		scalestate_0.timecount_ret_25
		scalestate_0.timecount_ret_27
		scalestate_0.timecount_ret_28
		scalestate_0.timecount_ret_29
		scalestate_0.timecount_ret_31
		scalestate_0.timecount_ret_32
		scalestate_0.timecount_ret_34
		scalestate_0.timecount_ret_35
		scalestate_0.timecount_ret_36
		scalestate_0.timecount_ret_37
		scalestate_0.timecount_ret_38
		scalestate_0.timecount_ret_39
		top_code_0.noise_start_ret
		top_code_0.noise_start_ret_2
		top_code_0.noise_start_ret_3
		top_code_0.pluse_str_ret
		top_code_0.pluse_str_ret_2
		top_code_0.pluse_str_ret_3
		top_code_0.scale_start_ret
		top_code_0.scale_start_ret_2
		top_code_0.scale_start_ret_3
		top_code_0.scan_start_ret
		top_code_0.scan_start_ret_2
		top_code_0.scan_start_ret_3
		top_code_0.state_1ms_start_ret
		top_code_0.state_1ms_start_ret_1


		#####   END RETIMING REPORT  #####


High Fanout Net Report
**********************

Driver Instance / Pin Name                                             Fanout, notes                   
-------------------------------------------------------------------------------------------------------
GPMI_0.rst_n_module_0.rst_nr2 / Q                                      238 : 38 asynchronous set/reset 
bri_dump_sw_0.reset_out / Q                                            42 : 22 asynchronous set/reset  
top_code_0.pluse_rst / Q                                               32                              
top_code_0.bridge_load / Q                                             32                              
top_code_0.scan_rst / Q                                                34                              
top_code_0.dds_load / Q                                                72                              
top_code_0.change[0] / Q                                               40                              
top_code_0.change[1] / Q                                               38                              
top_code_0.noise_rst / Q                                               25                              
n_acq_change_0.n_rst_n / Q                                             46 : 25 asynchronous set/reset  
top_code_0.n_s_ctrl / Q                                                49                              
s_acq_change_0.s_load / Q                                              25                              
s_acq_change_0.s_rst / Q                                               186 : 185 asynchronous set/reset
timer_top_0.state_switch_0.clk_en_scale / Q                            38                              
top_code_0.scale_rst / Q                                               110 : 2 asynchronous set/reset  
top_code_0.scaledatain[0] / Q                                          26                              
top_code_0.scaledatain[1] / Q                                          26                              
top_code_0.scaledatain[2] / Q                                          26                              
top_code_0.scaledatain[3] / Q                                          26                              
top_code_0.scalechoice[0] / Q                                          26                              
top_code_0.s_addchoice[0] / Q                                          129                             
top_code_0.s_addchoice[1] / Q                                          66                              
top_code_0.s_addchoice[2] / Q                                          33                              
top_code_0.s_addchoice[4] / Q                                          161                             
top_code_0.state_1ms_rst_n / Q                                         37                              
scalestate_0.CS[11] / Q                                                33                              
DDS_0.dds_coder_0.i[0] / Q                                             70                              
scalestate_0.timecount_12_sqmuxa / Y                                   25                              
scalestate_0.un1_CS6_33_0 / Y                                          41                              
GPMI_0.tri_state_0.dataout_1_11 / Y                                    25                              
GPMI_0.tri_state_0.dataout_1_12 / Y                                    26                              
GPMI_0.tri_state_0.dataout_1_13 / Y                                    27                              
GPMI_0.tri_state_0.dataout_1_14 / Y                                    27                              
bridge_div_0.clk_4f_en / Y                                             25                              
scalestate_0.CS_srsts_i_o2[8] / Y                                      27                              
Signal_Noise_Acq_0.signal_acq_0.ten_choice_one_0.un2_dataone_2 / Y     25                              
DDS_0.dds_state_0.para_reg_100_e / Y                                   49                              
DDS_0.dds_state_0.para_reg_69_e / Y                                    52                              
DDS_0.dds_state_0.para_1_sqmuxa_1_0_a2_0_a2 / Y                        37                              
=======================================================================================================

@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1621307749> | Promoting Net Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0_clk_add on CLKINT  Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.clk_add_keep  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1621307749> | Promoting Net net_27 on CLKINT  I_97  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1621307749> | Promoting Net ddsclkout_c on CLKBUF  ddsclkout_pad  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1621307749> | Promoting Net s_acq_change_0_s_rst on CLKINT  I_98  

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 160MB peak: 186MB)

Replicating Combinational Instance DDS_0.dds_state_0.para_1_sqmuxa_1_0_a2_0_a2, fanout 37 segments 2
Replicating Combinational Instance DDS_0.dds_state_0.para_reg_69_e, fanout 52 segments 3
Replicating Combinational Instance DDS_0.dds_state_0.para_reg_100_e, fanout 49 segments 3
Replicating Combinational Instance Signal_Noise_Acq_0.signal_acq_0.ten_choice_one_0.un2_dataone_2, fanout 25 segments 2
Replicating Combinational Instance scalestate_0.CS_srsts_i_o2[8], fanout 27 segments 2
Replicating Combinational Instance bridge_div_0.clk_4f_en, fanout 25 segments 2
Replicating Combinational Instance GPMI_0.tri_state_0.dataout_1_14, fanout 27 segments 2
Replicating Combinational Instance GPMI_0.tri_state_0.dataout_1_13, fanout 27 segments 2
Replicating Combinational Instance GPMI_0.tri_state_0.dataout_1_12, fanout 26 segments 2
Replicating Combinational Instance GPMI_0.tri_state_0.dataout_1_11, fanout 25 segments 2
Replicating Combinational Instance scalestate_0.un1_CS6_33_0, fanout 41 segments 2
Replicating Combinational Instance scalestate_0.timecount_12_sqmuxa, fanout 25 segments 2
Replicating Sequential Instance DDS_0.dds_coder_0.i[0], fanout 71 segments 3
Replicating Sequential Instance scalestate_0.CS[11], fanout 33 segments 2
Replicating Sequential Instance top_code_0.state_1ms_rst_n, fanout 37 segments 2
Replicating Sequential Instance top_code_0.s_addchoice[4], fanout 161 segments 7
Replicating Sequential Instance top_code_0.s_addchoice[2], fanout 33 segments 2
Replicating Sequential Instance top_code_0.s_addchoice[1], fanout 66 segments 3
Replicating Sequential Instance top_code_0.s_addchoice[0], fanout 129 segments 6
Replicating Sequential Instance top_code_0.scalechoice[0], fanout 26 segments 2
Replicating Sequential Instance top_code_0.scaledatain[3], fanout 26 segments 2
Replicating Sequential Instance top_code_0.scaledatain[2], fanout 26 segments 2
Replicating Sequential Instance top_code_0.scaledatain[1], fanout 26 segments 2
Replicating Sequential Instance top_code_0.scaledatain[0], fanout 26 segments 2
Replicating Sequential Instance top_code_0.scale_rst, fanout 112 segments 5
Replicating Sequential Instance timer_top_0.state_switch_0.clk_en_scale, fanout 39 segments 2
Replicating Sequential Instance s_acq_change_0.s_load, fanout 25 segments 2
Replicating Sequential Instance top_code_0.n_s_ctrl, fanout 49 segments 3
Replicating Sequential Instance n_acq_change_0.n_rst_n, fanout 46 segments 2
Replicating Sequential Instance top_code_0.noise_rst, fanout 25 segments 2
Replicating Sequential Instance top_code_0.change[1], fanout 38 segments 2
Replicating Sequential Instance top_code_0.change[0], fanout 40 segments 2
Replicating Sequential Instance top_code_0.dds_load, fanout 77 segments 4
Replicating Sequential Instance top_code_0.scan_rst, fanout 34 segments 2
Replicating Sequential Instance top_code_0.bridge_load, fanout 32 segments 2
Replicating Sequential Instance top_code_0.pluse_rst, fanout 32 segments 2
Replicating Sequential Instance bri_dump_sw_0.reset_out, fanout 42 segments 2
Replicating Combinational Instance GPMI_0.tri_state_0.dataout_1_10, fanout 26 segments 2

Added 0 Buffers
Added 57 Cells via replication
	Added 42 Sequential Cells via replication
	Added 15 Combinational Cells via replication

Finished restoring hierarchy (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 161MB peak: 186MB)



@S |Clock Optimization Summary


<a name=clockReport8></a>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

Clock optimization not enabled
8 non-gated/non-generated clock tree(s) driving 2243 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================================================================= Non-Gated/Non-Generated Clocks =============================================================================
Clock Tree ID     Driving Element                                                     Drive Element Type                Fanout     Sample Instance                                        
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
<a href="@|S:ClockManagement_0@|E:topctrlchange_0.interupt@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       ClockManagement_0                                                   clock definition on hierarchy     1804       topctrlchange_0.interupt                               
<a href="@|S:Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.enadd_RNIH9JE_0@|E:Signal_Noise_Acq_0.signal_acq_0.add_reg_4.addresult[19]@|F:@syn_sample_clock_path==CKID0002@|M:ClockId0002  @XP_NAMES_BY_PROP">ClockId0002 </a>       Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.enadd_RNIH9JE_0     clock definition on CLKINT        164        Signal_Noise_Acq_0.signal_acq_0.add_reg_4.addresult[19]
<a href="@|S:ddsclkout@|E:scan_scale_sw_0.s_start@|F:@syn_sample_clock_path==CKID0003@|M:ClockId0003  @XP_NAMES_BY_PROP">ClockId0003 </a>       ddsclkout                                                           clock definition on port          137        scan_scale_sw_0.s_start                                
<a href="@|S:ClockManagement_0.pllclk_0.GLA_keep@|E:ClockManagement_0.clk_10k_0.count[8]@|F:@syn_sample_clock_path==CKID0004@|M:ClockId0004  @XP_NAMES_BY_PROP">ClockId0004 </a>       ClockManagement_0.pllclk_0.GLA_keep                                 clock definition on keepbuf       41         ClockManagement_0.clk_10k_0.count[8]                   
<a href="@|S:Signal_Noise_Acq_0.noise_acq_0.noiseclk_0.clkout_keep@|E:Signal_Noise_Acq_0.noise_acq_0.noiseclkctrl_0.en@|F:@syn_sample_clock_path==CKID0005@|M:ClockId0005  @XP_NAMES_BY_PROP">ClockId0005 </a>       Signal_Noise_Acq_0.noise_acq_0.noiseclk_0.clkout_keep               clock definition on keepbuf       41         Signal_Noise_Acq_0.noise_acq_0.noiseclkctrl_0.en       
<a href="@|S:Signal_Noise_Acq_0.noise_acq_0.n_rdclk_syn_0@|E:Signal_Noise_Acq_0.noise_acq_0.noise_addr_1.addr[11]@|F:@syn_sample_clock_path==CKID0006@|M:ClockId0006  @XP_NAMES_BY_PROP">ClockId0006 </a>       Signal_Noise_Acq_0.noise_acq_0.n_rdclk_syn_0                        clock definition on hierarchy     32         Signal_Noise_Acq_0.noise_acq_0.noise_addr_1.addr[11]   
<a href="@|S:Signal_Noise_Acq_0.signal_acq_0.s_clk_div4_0@|E:Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.enclk@|F:@syn_sample_clock_path==CKID0007@|M:ClockId0007  @XP_NAMES_BY_PROP">ClockId0007 </a>       Signal_Noise_Acq_0.signal_acq_0.s_clk_div4_0                        clock definition on hierarchy     19         Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.enclk  
<a href="@|S:ClockManagement_0@|E:DSTimer_0.dump_sustain_timer_0.count[3]@|F:@syn_sample_clock_path1==CKID0008@|M:ClockId0008  @XP_NAMES_BY_PROP">ClockId0008 </a>       ClockManagement_0                                                   clock definition on hierarchy     5          DSTimer_0.dump_sustain_timer_0.count[3]                
==========================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 149MB peak: 186MB)

Writing Analyst data base E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\synthesis\synwork\NMR_TOP_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 155MB peak: 186MB)

Writing EDIF Netlist and constraint files
L-2016.09M-SP1-5

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:07s; Memory used current: 157MB peak: 186MB)


Start final timing analysis (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 155MB peak: 186MB)

@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1621307749> | Found clock ddsclkout with period 25.00ns  
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1621307749> | Found clock Signal_Noise_Acq_0.noise_acq_0.noiseclk_0.clkout with period 50.00ns  
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1621307749> | Found clock Signal_Noise_Acq_0.noise_acq_0.n_rdclk_syn_0.n_rdclk with period 50.00ns  
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1621307749> | Found clock Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.clk_add with period 100.00ns  
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1621307749> | Found clock Signal_Noise_Acq_0.signal_acq_0.s_clk_div4_0.clkout with period 50.00ns  
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1621307749> | Found clock ClockManagement_0.clk_10k_0.clock_10khz with period 1000.00ns  
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1621307749> | Found clock ClockManagement_0.pllclk_0.GLA with period 9.09ns  


<a name=timingReport9></a>##### START OF TIMING REPORT #####[</a>
# Timing Report written on Tue May 18 11:15:48 2021
#


Top view:               NMR_TOP
Library name:           PA3
Operating conditions:   COMWC-2 ( T = 70.0, V = 1.42, P = 1.30, tree_type = balanced_tree )
Requested Frequency:    1.0 MHz
Wire load mode:         top
Wire load model:        proasic3
Paths requested:        5
Constraint File(s):    E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\constraint\NMR_TOP_syn.sdc
                       
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1621307749> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1621307749> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary10></a>Performance Summary</a>
*******************


Worst slack in design: -0.916

                                                            Requested     Estimated     Requested     Estimated                 Clock        Clock 
Starting Clock                                              Frequency     Frequency     Period        Period        Slack       Type         Group 
---------------------------------------------------------------------------------------------------------------------------------------------------
ClockManagement_0.clk_10k_0.clock_10khz                     1.0 MHz       189.3 MHz     1000.000      5.282         994.718     declared     1MHz  
ClockManagement_0.pllclk_0.GLA                              110.0 MHz     99.9 MHz      9.091         10.007        -0.916      declared     100MHz
Signal_Noise_Acq_0.noise_acq_0.n_rdclk_syn_0.n_rdclk        20.0 MHz      113.3 MHz     50.000        8.828         20.586      declared     DSP   
Signal_Noise_Acq_0.noise_acq_0.noiseclk_0.clkout            20.0 MHz      118.6 MHz     50.000        8.429         20.786      declared     50MHz 
Signal_Noise_Acq_0.signal_acq_0.s_clk_div4_0.clkout         20.0 MHz      102.6 MHz     50.000        9.747         40.253      declared     8MHz  
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.clk_add     10.0 MHz      25.0 MHz      100.000       39.933        30.034      declared     8MHz  
ddsclkout                                                   40.0 MHz      107.9 MHz     25.000        9.265         15.735      declared     32MHz 
===================================================================================================================================================





<a name=clockRelationships11></a>Clock Relationships</a>
*******************

Clocks                                                                                                            |    rise  to  rise     |    fall  to  fall    |    rise  to  fall   |    fall  to  rise  
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                                 Ending                                                   |  constraint  slack    |  constraint  slack   |  constraint  slack  |  constraint  slack 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ClockManagement_0.pllclk_0.GLA                           ClockManagement_0.pllclk_0.GLA                           |  9.091       -0.916   |  9.091       7.783   |  4.545       2.323  |  4.546       0.860 
ClockManagement_0.pllclk_0.GLA                           ddsclkout                                                |  Diff grp    -        |  No paths    -       |  No paths    -      |  No paths    -     
ClockManagement_0.pllclk_0.GLA                           Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.clk_add  |  Diff grp    -        |  No paths    -       |  Diff grp    -      |  No paths    -     
ClockManagement_0.pllclk_0.GLA                           Signal_Noise_Acq_0.signal_acq_0.s_clk_div4_0.clkout      |  Diff grp    -        |  No paths    -       |  No paths    -      |  No paths    -     
ClockManagement_0.pllclk_0.GLA                           Signal_Noise_Acq_0.noise_acq_0.noiseclk_0.clkout         |  Diff grp    -        |  No paths    -       |  No paths    -      |  No paths    -     
ClockManagement_0.pllclk_0.GLA                           Signal_Noise_Acq_0.noise_acq_0.n_rdclk_syn_0.n_rdclk     |  Diff grp    -        |  No paths    -       |  No paths    -      |  No paths    -     
ClockManagement_0.pllclk_0.GLA                           ClockManagement_0.clk_10k_0.clock_10khz                  |  Diff grp    -        |  No paths    -       |  No paths    -      |  No paths    -     
ddsclkout                                                ClockManagement_0.pllclk_0.GLA                           |  Diff grp    -        |  No paths    -       |  No paths    -      |  No paths    -     
ddsclkout                                                ddsclkout                                                |  25.000      15.735   |  No paths    -       |  No paths    -      |  No paths    -     
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.clk_add  Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.clk_add  |  100.000     84.483   |  100.000     92.820  |  No paths    -      |  50.000      30.034
Signal_Noise_Acq_0.signal_acq_0.s_clk_div4_0.clkout      ddsclkout                                                |  Diff grp    -        |  No paths    -       |  No paths    -      |  No paths    -     
Signal_Noise_Acq_0.signal_acq_0.s_clk_div4_0.clkout      Signal_Noise_Acq_0.signal_acq_0.s_clk_div4_0.clkout      |  50.000      40.253   |  No paths    -       |  No paths    -      |  No paths    -     
Signal_Noise_Acq_0.noise_acq_0.noiseclk_0.clkout         ClockManagement_0.pllclk_0.GLA                           |  Diff grp    -        |  No paths    -       |  No paths    -      |  No paths    -     
Signal_Noise_Acq_0.noise_acq_0.noiseclk_0.clkout         Signal_Noise_Acq_0.noise_acq_0.noiseclk_0.clkout         |  50.000      41.800   |  50.000      41.703  |  No paths    -      |  25.000      20.786
Signal_Noise_Acq_0.noise_acq_0.n_rdclk_syn_0.n_rdclk     Signal_Noise_Acq_0.noise_acq_0.n_rdclk_syn_0.n_rdclk     |  No paths    -        |  50.000      41.703  |  No paths    -      |  25.000      20.586
ClockManagement_0.clk_10k_0.clock_10khz                  ClockManagement_0.pllclk_0.GLA                           |  Diff grp    -        |  No paths    -       |  No paths    -      |  No paths    -     
ClockManagement_0.clk_10k_0.clock_10khz                  ClockManagement_0.clk_10k_0.clock_10khz                  |  1000.000    994.718  |  No paths    -       |  No paths    -      |  No paths    -     
============================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo12></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport13></a>Detailed Report for Clock: ClockManagement_0.clk_10k_0.clock_10khz</a>
====================================



<a name=startingSlack14></a>Starting Points with Worst Slack</a>
********************************

                                            Starting                                                                  Arrival            
Instance                                    Reference                                   Type     Pin     Net          Time        Slack  
                                            Clock                                                                                        
-----------------------------------------------------------------------------------------------------------------------------------------
DSTimer_0.dump_sustain_timer_0.count[1]     ClockManagement_0.clk_10k_0.clock_10khz     DFN1     Q       count[1]     0.550       994.718
DSTimer_0.dump_sustain_timer_0.count[0]     ClockManagement_0.clk_10k_0.clock_10khz     DFN1     Q       count[0]     0.550       994.779
DSTimer_0.dump_sustain_timer_0.count[2]     ClockManagement_0.clk_10k_0.clock_10khz     DFN1     Q       count[2]     0.550       994.888
DSTimer_0.dump_sustain_timer_0.count[3]     ClockManagement_0.clk_10k_0.clock_10khz     DFN1     Q       count[3]     0.550       995.058
=========================================================================================================================================


<a name=endingSlack15></a>Ending Points with Worst Slack</a>
******************************

                                            Starting                                                                  Required            
Instance                                    Reference                                   Type     Pin     Net          Time         Slack  
                                            Clock                                                                                         
------------------------------------------------------------------------------------------------------------------------------------------
DSTimer_0.dump_sustain_timer_0.count[1]     ClockManagement_0.clk_10k_0.clock_10khz     DFN1     D       count_n1     999.572      994.718
DSTimer_0.dump_sustain_timer_0.count[2]     ClockManagement_0.clk_10k_0.clock_10khz     DFN1     D       count_n2     999.572      994.718
DSTimer_0.dump_sustain_timer_0.count[3]     ClockManagement_0.clk_10k_0.clock_10khz     DFN1     D       count_n3     999.572      994.718
DSTimer_0.dump_sustain_timer_0.count[0]     ClockManagement_0.clk_10k_0.clock_10khz     DFN1     D       count_n0     999.572      994.781
DSTimer_0.dump_sustain_timer_0.start        ClockManagement_0.clk_10k_0.clock_10khz     DFN1     D       start11      999.572      996.008
==========================================================================================================================================



<a name=worstPaths16></a>Worst Path Information</a>
<a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\synthesis\NMR_TOP.srr:srsfE:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\synthesis\NMR_TOP.srs:fp:125991:127971:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.428
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.572

    - Propagation time:                      4.854
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 994.718

    Number of logic level(s):                4
    Starting point:                          DSTimer_0.dump_sustain_timer_0.count[1] / Q
    Ending point:                            DSTimer_0.dump_sustain_timer_0.count[1] / D
    The start point is clocked by            ClockManagement_0.clk_10k_0.clock_10khz [rising] on pin CLK
    The end   point is clocked by            ClockManagement_0.clk_10k_0.clock_10khz [rising] on pin CLK

Instance / Net                                                                   Pin      Pin               Arrival     No. of    
Name                                                                   Type      Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------
DSTimer_0.dump_sustain_timer_0.count[1]                                DFN1      Q        Out     0.550     0.550       -         
count[1]                                                               Net       -        -       0.884     -           4         
DSTimer_0.dump_sustain_timer_0.cmp_constant_4b_0.AND3B_Temp_0_inst     AND3B     B        In      -         1.434       -         
DSTimer_0.dump_sustain_timer_0.cmp_constant_4b_0.AND3B_Temp_0_inst     AND3B     Y        Out     0.535     1.969       -         
Temp_0_net                                                             Net       -        -       0.240     -           1         
DSTimer_0.dump_sustain_timer_0.cmp_constant_4b_0.NAND2_AEB             NAND2     A        In      -         2.209       -         
DSTimer_0.dump_sustain_timer_0.cmp_constant_4b_0.NAND2_AEB             NAND2     Y        Out     0.365     2.574       -         
clr_cnt_p                                                              Net       -        -       0.240     -           1         
DSTimer_0.dump_sustain_timer_0.cmp_constant_4b_0.NAND2_AEB_RNIVFTG     NOR2B     A        In      -         2.814       -         
DSTimer_0.dump_sustain_timer_0.cmp_constant_4b_0.NAND2_AEB_RNIVFTG     NOR2B     Y        Out     0.384     3.198       -         
un1_clr_cnt_p                                                          Net       -        -       0.884     -           4         
DSTimer_0.dump_sustain_timer_0.count_RNO[1]                            XA1       C        In      -         4.082       -         
DSTimer_0.dump_sustain_timer_0.count_RNO[1]                            XA1       Y        Out     0.532     4.614       -         
count_n1                                                               Net       -        -       0.240     -           1         
DSTimer_0.dump_sustain_timer_0.count[1]                                DFN1      D        In      -         4.854       -         
==================================================================================================================================
Total path delay (propagation time + setup) of 5.282 is 2.794(52.9%) logic and 2.488(47.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport17></a>Detailed Report for Clock: ClockManagement_0.pllclk_0.GLA</a>
====================================



<a name=startingSlack18></a>Starting Points with Worst Slack</a>
********************************

                                 Starting                                                                    Arrival           
Instance                         Reference                          Type     Pin     Net                     Time        Slack 
                                 Clock                                                                                         
-------------------------------------------------------------------------------------------------------------------------------
scalestate_0.CS[7]               ClockManagement_0.pllclk_0.GLA     DFN1     Q       CS[7]                   0.550       -0.916
scalestate_0.necount_LE_NE       ClockManagement_0.pllclk_0.GLA     DFN1     Q       scalestate_0_ne_le      0.550       -0.838
scalestate_0.CS[17]              ClockManagement_0.pllclk_0.GLA     DFN1     Q       CS[17]                  0.550       -0.812
DUMP_0.dump_timer_0.count[1]     ClockManagement_0.pllclk_0.GLA     DFN1     Q       count_1[1]              0.550       -0.535
top_code_0.inv_turn              ClockManagement_0.pllclk_0.GLA     DFN1     Q       top_code_0_inv_turn     0.550       -0.483
===============================================================================================================================


<a name=endingSlack19></a>Ending Points with Worst Slack</a>
******************************

                               Starting                                                                  Required           
Instance                       Reference                          Type     Pin     Net                   Time         Slack 
                               Clock                                                                                        
----------------------------------------------------------------------------------------------------------------------------
scalestate_0.s_acqnum_1[0]     ClockManagement_0.pllclk_0.GLA     DFN1     D       s_acqnum_1_RNO[0]     8.689        -0.916
scalestate_0.s_acqnum_1[1]     ClockManagement_0.pllclk_0.GLA     DFN1     D       s_acqnum_1_RNO[1]     8.689        -0.916
scalestate_0.s_acqnum_1[2]     ClockManagement_0.pllclk_0.GLA     DFN1     D       s_acqnum_1_RNO[2]     8.689        -0.916
scalestate_0.s_acqnum_1[3]     ClockManagement_0.pllclk_0.GLA     DFN1     D       s_acqnum_1_RNO[3]     8.689        -0.916
scalestate_0.s_acqnum_1[4]     ClockManagement_0.pllclk_0.GLA     DFN1     D       s_acqnum_1_RNO[4]     8.689        -0.916
============================================================================================================================



<a name=worstPaths20></a>Worst Path Information</a>
<a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\synthesis\NMR_TOP.srr:srsfE:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\synthesis\NMR_TOP.srs:fp:132331:134683:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      9.091
    - Setup time:                            0.402
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.689

    - Propagation time:                      9.605
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.916

    Number of logic level(s):                7
    Starting point:                          scalestate_0.CS[7] / Q
    Ending point:                            scalestate_0.s_acqnum_1[0] / D
    The start point is clocked by            ClockManagement_0.pllclk_0.GLA [rising] on pin CLK
    The end   point is clocked by            ClockManagement_0.pllclk_0.GLA [rising] on pin CLK

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                                 Type      Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
scalestate_0.CS[7]                   DFN1      Q        Out     0.550     0.550       -         
CS[7]                                Net       -        -       0.602     -           3         
scalestate_0.CS_RNI75VB[17]          OR2       B        In      -         1.153       -         
scalestate_0.CS_RNI75VB[17]          OR2       Y        Out     0.483     1.635       -         
N_1194                               Net       -        -       0.955     -           5         
scalestate_0.CS_RNI62781[17]         OR2A      A        In      -         2.591       -         
scalestate_0.CS_RNI62781[17]         OR2A      Y        Out     0.348     2.938       -         
N_1209_0                             Net       -        -       1.555     -           14        
scalestate_0.CS_RNI2T6K1[21]         OR3A      A        In      -         4.494       -         
scalestate_0.CS_RNI2T6K1[21]         OR3A      Y        Out     0.392     4.885       -         
N_1153_1                             Net       -        -       0.602     -           3         
scalestate_0.CS_RNIO6DM1[11]         OR2       A        In      -         5.488       -         
scalestate_0.CS_RNIO6DM1[11]         OR2       Y        Out     0.379     5.867       -         
N_1153                               Net       -        -       0.240     -           1         
scalestate_0.CS_RNIP2AR3[11]         OR3B      B        In      -         6.107       -         
scalestate_0.CS_RNIP2AR3[11]         OR3B      Y        Out     0.453     6.560       -         
un1_CS6_26                           Net       -        -       1.842     -           24        
scalestate_0.s_acqnum_1_RNO_0[0]     MX2       S        In      -         8.402       -         
scalestate_0.s_acqnum_1_RNO_0[0]     MX2       Y        Out     0.358     8.760       -         
N_547                                Net       -        -       0.240     -           1         
scalestate_0.s_acqnum_1_RNO[0]       NOR2B     A        In      -         9.000       -         
scalestate_0.s_acqnum_1_RNO[0]       NOR2B     Y        Out     0.365     9.365       -         
s_acqnum_1_RNO[0]                    Net       -        -       0.240     -           1         
scalestate_0.s_acqnum_1[0]           DFN1      D        In      -         9.605       -         
================================================================================================
Total path delay (propagation time + setup) of 10.007 is 3.730(37.3%) logic and 6.277(62.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      9.091
    - Setup time:                            0.402
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.689

    - Propagation time:                      9.605
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.916

    Number of logic level(s):                7
    Starting point:                          scalestate_0.CS[7] / Q
    Ending point:                            scalestate_0.strippluse[11] / D
    The start point is clocked by            ClockManagement_0.pllclk_0.GLA [rising] on pin CLK
    The end   point is clocked by            ClockManagement_0.pllclk_0.GLA [rising] on pin CLK

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                                  Type      Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
scalestate_0.CS[7]                    DFN1      Q        Out     0.550     0.550       -         
CS[7]                                 Net       -        -       0.602     -           3         
scalestate_0.CS_RNI75VB[17]           OR2       B        In      -         1.153       -         
scalestate_0.CS_RNI75VB[17]           OR2       Y        Out     0.483     1.635       -         
N_1194                                Net       -        -       0.955     -           5         
scalestate_0.CS_RNI62781[17]          OR2A      A        In      -         2.591       -         
scalestate_0.CS_RNI62781[17]          OR2A      Y        Out     0.348     2.938       -         
N_1209_0                              Net       -        -       1.555     -           14        
scalestate_0.CS_RNI2T6K1[21]          OR3A      A        In      -         4.494       -         
scalestate_0.CS_RNI2T6K1[21]          OR3A      Y        Out     0.392     4.885       -         
N_1153_1                              Net       -        -       0.602     -           3         
scalestate_0.CS_RNIO6DM1[11]          OR2       A        In      -         5.488       -         
scalestate_0.CS_RNIO6DM1[11]          OR2       Y        Out     0.379     5.867       -         
N_1153                                Net       -        -       0.240     -           1         
scalestate_0.CS_RNIP2AR3[11]          OR3B      B        In      -         6.107       -         
scalestate_0.CS_RNIP2AR3[11]          OR3B      Y        Out     0.453     6.560       -         
un1_CS6_26                            Net       -        -       1.842     -           24        
scalestate_0.strippluse_RNO_0[11]     MX2       S        In      -         8.402       -         
scalestate_0.strippluse_RNO_0[11]     MX2       Y        Out     0.358     8.760       -         
N_570                                 Net       -        -       0.240     -           1         
scalestate_0.strippluse_RNO[11]       NOR2B     A        In      -         9.000       -         
scalestate_0.strippluse_RNO[11]       NOR2B     Y        Out     0.365     9.365       -         
strippluse_RNO[11]                    Net       -        -       0.240     -           1         
scalestate_0.strippluse[11]           DFN1      D        In      -         9.605       -         
=================================================================================================
Total path delay (propagation time + setup) of 10.007 is 3.730(37.3%) logic and 6.277(62.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      9.091
    - Setup time:                            0.402
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.689

    - Propagation time:                      9.605
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.916

    Number of logic level(s):                7
    Starting point:                          scalestate_0.CS[7] / Q
    Ending point:                            scalestate_0.strippluse[10] / D
    The start point is clocked by            ClockManagement_0.pllclk_0.GLA [rising] on pin CLK
    The end   point is clocked by            ClockManagement_0.pllclk_0.GLA [rising] on pin CLK

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                                  Type      Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
scalestate_0.CS[7]                    DFN1      Q        Out     0.550     0.550       -         
CS[7]                                 Net       -        -       0.602     -           3         
scalestate_0.CS_RNI75VB[17]           OR2       B        In      -         1.153       -         
scalestate_0.CS_RNI75VB[17]           OR2       Y        Out     0.483     1.635       -         
N_1194                                Net       -        -       0.955     -           5         
scalestate_0.CS_RNI62781[17]          OR2A      A        In      -         2.591       -         
scalestate_0.CS_RNI62781[17]          OR2A      Y        Out     0.348     2.938       -         
N_1209_0                              Net       -        -       1.555     -           14        
scalestate_0.CS_RNI2T6K1[21]          OR3A      A        In      -         4.494       -         
scalestate_0.CS_RNI2T6K1[21]          OR3A      Y        Out     0.392     4.885       -         
N_1153_1                              Net       -        -       0.602     -           3         
scalestate_0.CS_RNIO6DM1[11]          OR2       A        In      -         5.488       -         
scalestate_0.CS_RNIO6DM1[11]          OR2       Y        Out     0.379     5.867       -         
N_1153                                Net       -        -       0.240     -           1         
scalestate_0.CS_RNIP2AR3[11]          OR3B      B        In      -         6.107       -         
scalestate_0.CS_RNIP2AR3[11]          OR3B      Y        Out     0.453     6.560       -         
un1_CS6_26                            Net       -        -       1.842     -           24        
scalestate_0.strippluse_RNO_0[10]     MX2       S        In      -         8.402       -         
scalestate_0.strippluse_RNO_0[10]     MX2       Y        Out     0.358     8.760       -         
N_569                                 Net       -        -       0.240     -           1         
scalestate_0.strippluse_RNO[10]       NOR2B     A        In      -         9.000       -         
scalestate_0.strippluse_RNO[10]       NOR2B     Y        Out     0.365     9.365       -         
strippluse_RNO[10]                    Net       -        -       0.240     -           1         
scalestate_0.strippluse[10]           DFN1      D        In      -         9.605       -         
=================================================================================================
Total path delay (propagation time + setup) of 10.007 is 3.730(37.3%) logic and 6.277(62.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      9.091
    - Setup time:                            0.402
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.689

    - Propagation time:                      9.605
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.916

    Number of logic level(s):                7
    Starting point:                          scalestate_0.CS[7] / Q
    Ending point:                            scalestate_0.strippluse[9] / D
    The start point is clocked by            ClockManagement_0.pllclk_0.GLA [rising] on pin CLK
    The end   point is clocked by            ClockManagement_0.pllclk_0.GLA [rising] on pin CLK

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                                 Type      Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
scalestate_0.CS[7]                   DFN1      Q        Out     0.550     0.550       -         
CS[7]                                Net       -        -       0.602     -           3         
scalestate_0.CS_RNI75VB[17]          OR2       B        In      -         1.153       -         
scalestate_0.CS_RNI75VB[17]          OR2       Y        Out     0.483     1.635       -         
N_1194                               Net       -        -       0.955     -           5         
scalestate_0.CS_RNI62781[17]         OR2A      A        In      -         2.591       -         
scalestate_0.CS_RNI62781[17]         OR2A      Y        Out     0.348     2.938       -         
N_1209_0                             Net       -        -       1.555     -           14        
scalestate_0.CS_RNI2T6K1[21]         OR3A      A        In      -         4.494       -         
scalestate_0.CS_RNI2T6K1[21]         OR3A      Y        Out     0.392     4.885       -         
N_1153_1                             Net       -        -       0.602     -           3         
scalestate_0.CS_RNIO6DM1[11]         OR2       A        In      -         5.488       -         
scalestate_0.CS_RNIO6DM1[11]         OR2       Y        Out     0.379     5.867       -         
N_1153                               Net       -        -       0.240     -           1         
scalestate_0.CS_RNIP2AR3[11]         OR3B      B        In      -         6.107       -         
scalestate_0.CS_RNIP2AR3[11]         OR3B      Y        Out     0.453     6.560       -         
un1_CS6_26                           Net       -        -       1.842     -           24        
scalestate_0.strippluse_RNO_0[9]     MX2       S        In      -         8.402       -         
scalestate_0.strippluse_RNO_0[9]     MX2       Y        Out     0.358     8.760       -         
N_568                                Net       -        -       0.240     -           1         
scalestate_0.strippluse_RNO[9]       NOR2B     A        In      -         9.000       -         
scalestate_0.strippluse_RNO[9]       NOR2B     Y        Out     0.365     9.365       -         
strippluse_RNO[9]                    Net       -        -       0.240     -           1         
scalestate_0.strippluse[9]           DFN1      D        In      -         9.605       -         
================================================================================================
Total path delay (propagation time + setup) of 10.007 is 3.730(37.3%) logic and 6.277(62.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      9.091
    - Setup time:                            0.402
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.689

    - Propagation time:                      9.605
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.916

    Number of logic level(s):                7
    Starting point:                          scalestate_0.CS[7] / Q
    Ending point:                            scalestate_0.strippluse[8] / D
    The start point is clocked by            ClockManagement_0.pllclk_0.GLA [rising] on pin CLK
    The end   point is clocked by            ClockManagement_0.pllclk_0.GLA [rising] on pin CLK

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                                 Type      Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
scalestate_0.CS[7]                   DFN1      Q        Out     0.550     0.550       -         
CS[7]                                Net       -        -       0.602     -           3         
scalestate_0.CS_RNI75VB[17]          OR2       B        In      -         1.153       -         
scalestate_0.CS_RNI75VB[17]          OR2       Y        Out     0.483     1.635       -         
N_1194                               Net       -        -       0.955     -           5         
scalestate_0.CS_RNI62781[17]         OR2A      A        In      -         2.591       -         
scalestate_0.CS_RNI62781[17]         OR2A      Y        Out     0.348     2.938       -         
N_1209_0                             Net       -        -       1.555     -           14        
scalestate_0.CS_RNI2T6K1[21]         OR3A      A        In      -         4.494       -         
scalestate_0.CS_RNI2T6K1[21]         OR3A      Y        Out     0.392     4.885       -         
N_1153_1                             Net       -        -       0.602     -           3         
scalestate_0.CS_RNIO6DM1[11]         OR2       A        In      -         5.488       -         
scalestate_0.CS_RNIO6DM1[11]         OR2       Y        Out     0.379     5.867       -         
N_1153                               Net       -        -       0.240     -           1         
scalestate_0.CS_RNIP2AR3[11]         OR3B      B        In      -         6.107       -         
scalestate_0.CS_RNIP2AR3[11]         OR3B      Y        Out     0.453     6.560       -         
un1_CS6_26                           Net       -        -       1.842     -           24        
scalestate_0.strippluse_RNO_0[8]     MX2       S        In      -         8.402       -         
scalestate_0.strippluse_RNO_0[8]     MX2       Y        Out     0.358     8.760       -         
N_567                                Net       -        -       0.240     -           1         
scalestate_0.strippluse_RNO[8]       NOR2B     A        In      -         9.000       -         
scalestate_0.strippluse_RNO[8]       NOR2B     Y        Out     0.365     9.365       -         
strippluse_RNO[8]                    Net       -        -       0.240     -           1         
scalestate_0.strippluse[8]           DFN1      D        In      -         9.605       -         
================================================================================================
Total path delay (propagation time + setup) of 10.007 is 3.730(37.3%) logic and 6.277(62.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport21></a>Detailed Report for Clock: Signal_Noise_Acq_0.noise_acq_0.n_rdclk_syn_0.n_rdclk</a>
====================================



<a name=startingSlack22></a>Starting Points with Worst Slack</a>
********************************

                                                         Starting                                                                                 Arrival           
Instance                                                 Reference                                                Type       Pin     Net          Time        Slack 
                                                         Clock                                                                                                      
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
Signal_Noise_Acq_0.noise_acq_0.noise_addr_1.addr[10]     Signal_Noise_Acq_0.noise_acq_0.n_rdclk_syn_0.n_rdclk     DFN0C0     Q       addr[10]     0.488       20.586
Signal_Noise_Acq_0.noise_acq_0.noise_addr_1.addr[8]      Signal_Noise_Acq_0.noise_acq_0.n_rdclk_syn_0.n_rdclk     DFN0C0     Q       addr[8]      0.488       20.607
Signal_Noise_Acq_0.noise_acq_0.noise_addr_1.addr[9]      Signal_Noise_Acq_0.noise_acq_0.n_rdclk_syn_0.n_rdclk     DFN0C0     Q       addr[9]      0.488       20.626
Signal_Noise_Acq_0.noise_acq_0.noise_addr_1.addr[11]     Signal_Noise_Acq_0.noise_acq_0.n_rdclk_syn_0.n_rdclk     DFN0C0     Q       addr[11]     0.488       20.766
Signal_Noise_Acq_0.noise_acq_0.noise_addr_1.addr[0]      Signal_Noise_Acq_0.noise_acq_0.n_rdclk_syn_0.n_rdclk     DFN0C0     Q       addr[0]      0.488       22.583
====================================================================================================================================================================


<a name=endingSlack23></a>Ending Points with Worst Slack</a>
******************************

                                                  Starting                                                                                         Required           
Instance                                          Reference                                                Type          Pin     Net               Time         Slack 
                                                  Clock                                                                                                               
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Signal_Noise_Acq_0.noise_acq_0.RAM_0.RAM_R0C0     Signal_Noise_Acq_0.noise_acq_0.n_rdclk_syn_0.n_rdclk     RAM512X18     REN     BLKB_EN_0_net     24.825       20.586
Signal_Noise_Acq_0.noise_acq_0.RAM_0.RAM_R1C0     Signal_Noise_Acq_0.noise_acq_0.n_rdclk_syn_0.n_rdclk     RAM512X18     REN     BLKB_EN_1_net     24.825       20.586
Signal_Noise_Acq_0.noise_acq_0.RAM_0.RAM_R2C0     Signal_Noise_Acq_0.noise_acq_0.n_rdclk_syn_0.n_rdclk     RAM512X18     REN     BLKB_EN_2_net     24.825       20.586
Signal_Noise_Acq_0.noise_acq_0.RAM_0.RAM_R3C0     Signal_Noise_Acq_0.noise_acq_0.n_rdclk_syn_0.n_rdclk     RAM512X18     REN     BLKB_EN_3_net     24.825       20.586
Signal_Noise_Acq_0.noise_acq_0.RAM_0.RAM_R4C0     Signal_Noise_Acq_0.noise_acq_0.n_rdclk_syn_0.n_rdclk     RAM512X18     REN     BLKB_EN_4_net     24.825       20.607
======================================================================================================================================================================



<a name=worstPaths24></a>Worst Path Information</a>
<a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\synthesis\NMR_TOP.srr:srsfE:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\synthesis\NMR_TOP.srs:fp:155225:156809:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      25.000
    - Setup time:                            0.175
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         24.825

    - Propagation time:                      4.239
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 20.586

    Number of logic level(s):                3
    Starting point:                          Signal_Noise_Acq_0.noise_acq_0.noise_addr_1.addr[10] / Q
    Ending point:                            Signal_Noise_Acq_0.noise_acq_0.RAM_0.RAM_R0C0 / REN
    The start point is clocked by            Signal_Noise_Acq_0.noise_acq_0.n_rdclk_syn_0.n_rdclk [falling] on pin CLK
    The end   point is clocked by            Signal_Noise_Acq_0.noise_acq_0.n_rdclk_syn_0.n_rdclk [rising] on pin RCLK

Instance / Net                                                                   Pin      Pin               Arrival     No. of    
Name                                                               Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------
Signal_Noise_Acq_0.noise_acq_0.noise_addr_1.addr[10]               DFN0C0        Q        Out     0.488     0.488       -         
addr[10]                                                           Net           -        -       1.140     -           7         
Signal_Noise_Acq_0.noise_acq_0.RAM_0.NOR2_3                        NOR2          B        In      -         1.628       -         
Signal_Noise_Acq_0.noise_acq_0.RAM_0.NOR2_3                        NOR2          Y        Out     0.483     2.110       -         
NOR2_3_Y                                                           Net           -        -       0.884     -           4         
Signal_Noise_Acq_0.noise_acq_0.RAM_0.NAND2_ENABLE_ADDRB_0_inst     NAND2         B        In      -         2.994       -         
Signal_Noise_Acq_0.noise_acq_0.RAM_0.NAND2_ENABLE_ADDRB_0_inst     NAND2         Y        Out     0.386     3.380       -         
ENABLE_ADDRB_0_net                                                 Net           -        -       0.240     -           1         
Signal_Noise_Acq_0.noise_acq_0.RAM_0.ORB_GATE_0_inst               OR2           A        In      -         3.620       -         
Signal_Noise_Acq_0.noise_acq_0.RAM_0.ORB_GATE_0_inst               OR2           Y        Out     0.379     3.999       -         
BLKB_EN_0_net                                                      Net           -        -       0.240     -           1         
Signal_Noise_Acq_0.noise_acq_0.RAM_0.RAM_R0C0                      RAM512X18     REN      In      -         4.239       -         
==================================================================================================================================
Total path delay (propagation time + setup) of 4.414 is 1.911(43.3%) logic and 2.504(56.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport25></a>Detailed Report for Clock: Signal_Noise_Acq_0.noise_acq_0.noiseclk_0.clkout</a>
====================================



<a name=startingSlack26></a>Starting Points with Worst Slack</a>
********************************

                                                         Starting                                                                               Arrival           
Instance                                                 Reference                                            Type       Pin     Net            Time        Slack 
                                                         Clock                                                                                                    
------------------------------------------------------------------------------------------------------------------------------------------------------------------
Signal_Noise_Acq_0.noise_acq_0.noise_addr_0.addr[10]     Signal_Noise_Acq_0.noise_acq_0.noiseclk_0.clkout     DFN0C0     Q       addr_0[10]     0.488       20.786
Signal_Noise_Acq_0.noise_acq_0.noise_addr_0.addr[9]      Signal_Noise_Acq_0.noise_acq_0.noiseclk_0.clkout     DFN0C0     Q       addr_0[9]      0.488       20.794
Signal_Noise_Acq_0.noise_acq_0.noise_addr_0.addr[8]      Signal_Noise_Acq_0.noise_acq_0.noiseclk_0.clkout     DFN0C0     Q       addr_0[8]      0.488       20.806
Signal_Noise_Acq_0.noise_acq_0.noise_addr_0.addr[11]     Signal_Noise_Acq_0.noise_acq_0.noiseclk_0.clkout     DFN0C0     Q       addr_0[11]     0.488       20.894
Signal_Noise_Acq_0.noise_acq_0.noise_addr_0.addr[0]      Signal_Noise_Acq_0.noise_acq_0.noiseclk_0.clkout     DFN0C0     Q       addr_0[0]      0.488       22.584
==================================================================================================================================================================


<a name=endingSlack27></a>Ending Points with Worst Slack</a>
******************************

                                                  Starting                                                                                     Required           
Instance                                          Reference                                            Type          Pin     Net               Time         Slack 
                                                  Clock                                                                                                           
------------------------------------------------------------------------------------------------------------------------------------------------------------------
Signal_Noise_Acq_0.noise_acq_0.RAM_0.RAM_R0C0     Signal_Noise_Acq_0.noise_acq_0.noiseclk_0.clkout     RAM512X18     WEN     BLKA_EN_0_net     24.948       20.786
Signal_Noise_Acq_0.noise_acq_0.RAM_0.RAM_R1C0     Signal_Noise_Acq_0.noise_acq_0.noiseclk_0.clkout     RAM512X18     WEN     BLKA_EN_1_net     24.948       20.786
Signal_Noise_Acq_0.noise_acq_0.RAM_0.RAM_R2C0     Signal_Noise_Acq_0.noise_acq_0.noiseclk_0.clkout     RAM512X18     WEN     BLKA_EN_2_net     24.948       20.786
Signal_Noise_Acq_0.noise_acq_0.RAM_0.RAM_R3C0     Signal_Noise_Acq_0.noise_acq_0.noiseclk_0.clkout     RAM512X18     WEN     BLKA_EN_3_net     24.948       20.786
Signal_Noise_Acq_0.noise_acq_0.RAM_0.RAM_R4C0     Signal_Noise_Acq_0.noise_acq_0.noiseclk_0.clkout     RAM512X18     WEN     BLKA_EN_4_net     24.909       20.786
==================================================================================================================================================================



<a name=worstPaths28></a>Worst Path Information</a>
<a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\synthesis\NMR_TOP.srr:srsfE:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\synthesis\NMR_TOP.srs:fp:162114:163698:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      25.000
    - Setup time:                            0.052
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         24.948

    - Propagation time:                      4.162
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 20.786

    Number of logic level(s):                3
    Starting point:                          Signal_Noise_Acq_0.noise_acq_0.noise_addr_0.addr[10] / Q
    Ending point:                            Signal_Noise_Acq_0.noise_acq_0.RAM_0.RAM_R0C0 / WEN
    The start point is clocked by            Signal_Noise_Acq_0.noise_acq_0.noiseclk_0.clkout [falling] on pin CLK
    The end   point is clocked by            Signal_Noise_Acq_0.noise_acq_0.noiseclk_0.clkout [rising] on pin WCLK

Instance / Net                                                                   Pin      Pin               Arrival     No. of    
Name                                                               Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------
Signal_Noise_Acq_0.noise_acq_0.noise_addr_0.addr[10]               DFN0C0        Q        Out     0.488     0.488       -         
addr_0[10]                                                         Net           -        -       1.063     -           6         
Signal_Noise_Acq_0.noise_acq_0.RAM_0.NOR2_1                        NOR2          B        In      -         1.551       -         
Signal_Noise_Acq_0.noise_acq_0.RAM_0.NOR2_1                        NOR2          Y        Out     0.483     2.034       -         
NOR2_1_Y                                                           Net           -        -       0.884     -           4         
Signal_Noise_Acq_0.noise_acq_0.RAM_0.NAND2_ENABLE_ADDRA_0_inst     NAND2         B        In      -         2.918       -         
Signal_Noise_Acq_0.noise_acq_0.RAM_0.NAND2_ENABLE_ADDRA_0_inst     NAND2         Y        Out     0.386     3.303       -         
ENABLE_ADDRA_0_net                                                 Net           -        -       0.240     -           1         
Signal_Noise_Acq_0.noise_acq_0.RAM_0.ORA_GATE_0_inst               OR2           A        In      -         3.543       -         
Signal_Noise_Acq_0.noise_acq_0.RAM_0.ORA_GATE_0_inst               OR2           Y        Out     0.379     3.922       -         
BLKA_EN_0_net                                                      Net           -        -       0.240     -           1         
Signal_Noise_Acq_0.noise_acq_0.RAM_0.RAM_R0C0                      RAM512X18     WEN      In      -         4.162       -         
==================================================================================================================================
Total path delay (propagation time + setup) of 4.214 is 1.787(42.4%) logic and 2.427(57.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport29></a>Detailed Report for Clock: Signal_Noise_Acq_0.signal_acq_0.s_clk_div4_0.clkout</a>
====================================



<a name=startingSlack30></a>Starting Points with Worst Slack</a>
********************************

                                                              Starting                                                                                   Arrival           
Instance                                                      Reference                                               Type         Pin     Net           Time        Slack 
                                                              Clock                                                                                                        
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.count[1]      Signal_Noise_Acq_0.signal_acq_0.s_clk_div4_0.clkout     DFN1E0C0     Q       count[1]      0.550       40.253
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.count[2]      Signal_Noise_Acq_0.signal_acq_0.s_clk_div4_0.clkout     DFN1E0C0     Q       count[2]      0.550       40.304
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.count[0]      Signal_Noise_Acq_0.signal_acq_0.s_clk_div4_0.clkout     DFN1P0       Q       count[0]      0.550       40.360
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.count[14]     Signal_Noise_Acq_0.signal_acq_0.s_clk_div4_0.clkout     DFN1E0C0     Q       count[14]     0.550       41.013
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.count[6]      Signal_Noise_Acq_0.signal_acq_0.s_clk_div4_0.clkout     DFN1E0C0     Q       count[6]      0.550       41.080
===========================================================================================================================================================================


<a name=endingSlack31></a>Ending Points with Worst Slack</a>
******************************

                                                              Starting                                                                                      Required           
Instance                                                      Reference                                               Type         Pin     Net              Time         Slack 
                                                              Clock                                                                                                            
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.count[15]     Signal_Noise_Acq_0.signal_acq_0.s_clk_div4_0.clkout     DFN1E0C0     D       count_n15        49.598       40.253
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.count[0]      Signal_Noise_Acq_0.signal_acq_0.s_clk_div4_0.clkout     DFN1P0       D       count_RNO[0]     49.598       40.393
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.count[14]     Signal_Noise_Acq_0.signal_acq_0.s_clk_div4_0.clkout     DFN1E0C0     D       count_n14        49.598       40.613
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.entop         Signal_Noise_Acq_0.signal_acq_0.s_clk_div4_0.clkout     DFN1P0       D       entop_RNO        49.598       40.789
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.count[1]      Signal_Noise_Acq_0.signal_acq_0.s_clk_div4_0.clkout     DFN1E0C0     E       enclk8           49.546       41.281
===============================================================================================================================================================================



<a name=worstPaths32></a>Worst Path Information</a>
<a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\synthesis\NMR_TOP.srr:srsfE:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\synthesis\NMR_TOP.srs:fp:169253:172898:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      50.000
    - Setup time:                            0.402
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         49.598

    - Propagation time:                      9.344
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 40.253

    Number of logic level(s):                8
    Starting point:                          Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.count[1] / Q
    Ending point:                            Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.count[15] / D
    The start point is clocked by            Signal_Noise_Acq_0.signal_acq_0.s_clk_div4_0.clkout [rising] on pin CLK
    The end   point is clocked by            Signal_Noise_Acq_0.signal_acq_0.s_clk_div4_0.clkout [rising] on pin CLK

Instance / Net                                                                      Pin      Pin               Arrival     No. of    
Name                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.count[1]               DFN1E0C0     Q        Out     0.550     0.550       -         
count[1]                                                               Net          -        -       1.140     -           7         
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.count_RNI5L7O[2]       NOR3C        B        In      -         1.690       -         
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.count_RNI5L7O[2]       NOR3C        Y        Out     0.453     2.143       -         
count_c2                                                               Net          -        -       0.602     -           3         
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.count_RNIOTC81[4]      NOR3C        B        In      -         2.745       -         
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.count_RNIOTC81[4]      NOR3C        Y        Out     0.453     3.198       -         
count_c4                                                               Net          -        -       0.602     -           3         
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.count_RNIFAIO1[5]      NOR3C        B        In      -         3.801       -         
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.count_RNIFAIO1[5]      NOR3C        Y        Out     0.453     4.253       -         
count_c6                                                               Net          -        -       0.602     -           3         
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.count_RNIARN82[8]      NOR3C        B        In      -         4.856       -         
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.count_RNIARN82[8]      NOR3C        Y        Out     0.453     5.309       -         
count_c8                                                               Net          -        -       0.602     -           3         
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.count_RNIGIDR2[9]      NOR3C        B        In      -         5.911       -         
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.count_RNIGIDR2[9]      NOR3C        Y        Out     0.453     6.364       -         
count_c10                                                              Net          -        -       0.602     -           3         
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.count_RNI1GJG3[12]     NOR3C        B        In      -         6.966       -         
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.count_RNI1GJG3[12]     NOR3C        Y        Out     0.453     7.419       -         
count_c12                                                              Net          -        -       0.288     -           2         
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.count_RNIBG6R3[13]     NOR2B        A        In      -         7.708       -         
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.count_RNIBG6R3[13]     NOR2B        Y        Out     0.384     8.092       -         
count_c13                                                              Net          -        -       0.288     -           2         
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.count_RNO[15]          AX1C         B        In      -         8.380       -         
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.count_RNO[15]          AX1C         Y        Out     0.724     9.104       -         
count_n15                                                              Net          -        -       0.240     -           1         
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.count[15]              DFN1E0C0     D        In      -         9.344       -         
=====================================================================================================================================
Total path delay (propagation time + setup) of 9.747 is 4.779(49.0%) logic and 4.968(51.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport33></a>Detailed Report for Clock: Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.clk_add</a>
====================================



<a name=startingSlack34></a>Starting Points with Worst Slack</a>
********************************

                                                           Starting                                                                                          Arrival           
Instance                                                   Reference                                                   Type       Pin     Net                Time        Slack 
                                                           Clock                                                                                                               
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Signal_Noise_Acq_0.signal_acq_0.ctrl_addr_0.addrout[2]     Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.clk_add     DFN0C0     Q       addrout[2]         0.488       30.034
Signal_Noise_Acq_0.signal_acq_0.ctrl_addr_0.addrout[3]     Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.clk_add     DFN0C0     Q       addrout[3]         0.488       30.137
Signal_Noise_Acq_0.signal_acq_0.ctrl_addr_0.addrout[0]     Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.clk_add     DFN0P0     Q       addrout[0]         0.488       30.201
Signal_Noise_Acq_0.signal_acq_0.ctrl_addr_0.addrout[1]     Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.clk_add     DFN0C0     Q       addrout[1]         0.393       30.235
Signal_Noise_Acq_0.signal_acq_0.add_reg_5.addresult[0]     Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.clk_add     DFN1C0     Q       addresult_1[0]     0.434       84.483
===============================================================================================================================================================================


<a name=endingSlack35></a>Ending Points with Worst Slack</a>
******************************

                                                            Starting                                                                                                  Required           
Instance                                                    Reference                                                   Type       Pin     Net                        Time         Slack 
                                                            Clock                                                                                                                        
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Signal_Noise_Acq_0.signal_acq_0.add_reg_2.addresult[19]     Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.clk_add     DFN1C0     D       ADD_20x20_slow_I19_Y       49.598       30.034
Signal_Noise_Acq_0.signal_acq_0.add_reg_5.addresult[19]     Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.clk_add     DFN1C0     D       ADD_20x20_slow_I19_Y_0     49.598       30.201
Signal_Noise_Acq_0.signal_acq_0.add_reg_2.addresult[18]     Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.clk_add     DFN1C0     D       m41                        49.598       30.393
Signal_Noise_Acq_0.signal_acq_0.add_reg_5.addresult[18]     Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.clk_add     DFN1C0     D       m41_0                      49.598       30.561
Signal_Noise_Acq_0.signal_acq_0.add_reg_2.addresult[17]     Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.clk_add     DFN1C0     D       m42                        49.598       30.788
=========================================================================================================================================================================================



<a name=worstPaths36></a>Worst Path Information</a>
<a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\synthesis\NMR_TOP.srr:srsfE:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\synthesis\NMR_TOP.srs:fp:178631:186782:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      50.000
    - Setup time:                            0.402
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         49.598

    - Propagation time:                      19.564
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 30.034

    Number of logic level(s):                18
    Starting point:                          Signal_Noise_Acq_0.signal_acq_0.ctrl_addr_0.addrout[2] / Q
    Ending point:                            Signal_Noise_Acq_0.signal_acq_0.add_reg_2.addresult[19] / D
    The start point is clocked by            Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.clk_add [falling] on pin CLK
    The end   point is clocked by            Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.clk_add [rising] on pin CLK

Instance / Net                                                                              Pin      Pin               Arrival     No. of    
Name                                                                             Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------
Signal_Noise_Acq_0.signal_acq_0.ctrl_addr_0.addrout[2]                           DFN0C0     Q        Out     0.488     0.488       -         
addrout[2]                                                                       Net        -        -       1.224     -           8         
Signal_Noise_Acq_0.signal_acq_0.ten_choice_one_0.un2_dataone_2                   NOR2       B        In      -         1.712       -         
Signal_Noise_Acq_0.signal_acq_0.ten_choice_one_0.un2_dataone_2                   NOR2       Y        Out     0.483     2.195       -         
un2_dataone_2                                                                    Net        -        -       1.489     -           12        
Signal_Noise_Acq_0.signal_acq_0.ten_choice_one_0.un2_datathree                   NOR2B      B        In      -         3.684       -         
Signal_Noise_Acq_0.signal_acq_0.ten_choice_one_0.un2_datathree                   NOR2B      Y        Out     0.386     4.069       -         
un2_datathree                                                                    Net        -        -       1.521     -           13        
Signal_Noise_Acq_0.signal_acq_0.add_reg_2.un3_addresult.m1                       NOR3C      A        In      -         5.590       -         
Signal_Noise_Acq_0.signal_acq_0.add_reg_2.un3_addresult.m1                       NOR3C      Y        Out     0.392     5.982       -         
N_2_i                                                                            Net        -        -       0.288     -           2         
Signal_Noise_Acq_0.signal_acq_0.add_reg_2.un3_addresult.m4                       MIN3       B        In      -         6.271       -         
Signal_Noise_Acq_0.signal_acq_0.add_reg_2.un3_addresult.m4                       MIN3       Y        Out     0.735     7.005       -         
i2_mux                                                                           Net        -        -       0.288     -           2         
Signal_Noise_Acq_0.signal_acq_0.add_reg_2.un3_addresult.m7                       AO18       B        In      -         7.293       -         
Signal_Noise_Acq_0.signal_acq_0.add_reg_2.un3_addresult.m7                       AO18       Y        Out     0.532     7.825       -         
i4_mux                                                                           Net        -        -       0.288     -           2         
Signal_Noise_Acq_0.signal_acq_0.add_reg_2.un3_addresult.m10                      AO18       B        In      -         8.114       -         
Signal_Noise_Acq_0.signal_acq_0.add_reg_2.un3_addresult.m10                      AO18       Y        Out     0.532     8.646       -         
i6_mux                                                                           Net        -        -       0.288     -           2         
Signal_Noise_Acq_0.signal_acq_0.add_reg_2.un3_addresult.m13                      AO18       B        In      -         8.934       -         
Signal_Noise_Acq_0.signal_acq_0.add_reg_2.un3_addresult.m13                      AO18       Y        Out     0.532     9.466       -         
i8_mux                                                                           Net        -        -       0.288     -           2         
Signal_Noise_Acq_0.signal_acq_0.add_reg_2.un3_addresult.m16                      AO18       B        In      -         9.754       -         
Signal_Noise_Acq_0.signal_acq_0.add_reg_2.un3_addresult.m16                      AO18       Y        Out     0.532     10.286      -         
i10_mux                                                                          Net        -        -       0.288     -           2         
Signal_Noise_Acq_0.signal_acq_0.add_reg_2.un3_addresult.m19                      AO18       B        In      -         10.575      -         
Signal_Noise_Acq_0.signal_acq_0.add_reg_2.un3_addresult.m19                      AO18       Y        Out     0.532     11.107      -         
i12_mux                                                                          Net        -        -       0.288     -           2         
Signal_Noise_Acq_0.signal_acq_0.add_reg_2.un3_addresult.m22                      AO18       B        In      -         11.395      -         
Signal_Noise_Acq_0.signal_acq_0.add_reg_2.un3_addresult.m22                      AO18       Y        Out     0.532     11.927      -         
i14_mux                                                                          Net        -        -       0.288     -           2         
Signal_Noise_Acq_0.signal_acq_0.add_reg_2.un3_addresult.m25                      AO18       B        In      -         12.215      -         
Signal_Noise_Acq_0.signal_acq_0.add_reg_2.un3_addresult.m25                      AO18       Y        Out     0.532     12.747      -         
i16_mux                                                                          Net        -        -       0.288     -           2         
Signal_Noise_Acq_0.signal_acq_0.add_reg_2.un3_addresult.m28                      AO18       B        In      -         13.035      -         
Signal_Noise_Acq_0.signal_acq_0.add_reg_2.un3_addresult.m28                      AO18       Y        Out     0.532     13.568      -         
i18_mux                                                                          Net        -        -       0.288     -           2         
Signal_Noise_Acq_0.signal_acq_0.add_reg_2.un3_addresult.m31                      AO18       B        In      -         13.856      -         
Signal_Noise_Acq_0.signal_acq_0.add_reg_2.un3_addresult.m31                      AO18       Y        Out     0.532     14.388      -         
i20_mux                                                                          Net        -        -       0.288     -           2         
Signal_Noise_Acq_0.signal_acq_0.add_reg_2.un3_addresult.m34                      AO18       B        In      -         14.676      -         
Signal_Noise_Acq_0.signal_acq_0.add_reg_2.un3_addresult.m34                      AO18       Y        Out     0.532     15.208      -         
i22_mux                                                                          Net        -        -       0.602     -           3         
Signal_Noise_Acq_0.signal_acq_0.add_reg_2.un3_addresult.m36                      NOR3B      C        In      -         15.810      -         
Signal_Noise_Acq_0.signal_acq_0.add_reg_2.un3_addresult.m36                      NOR3B      Y        Out     0.365     16.175      -         
N_37_i                                                                           Net        -        -       0.602     -           3         
Signal_Noise_Acq_0.signal_acq_0.add_reg_2.un3_addresult.m38                      NOR3C      B        In      -         16.777      -         
Signal_Noise_Acq_0.signal_acq_0.add_reg_2.un3_addresult.m38                      NOR3C      Y        Out     0.466     17.243      -         
N_39_i                                                                           Net        -        -       0.602     -           3         
Signal_Noise_Acq_0.signal_acq_0.add_reg_2.un3_addresult.m40                      NOR3C      B        In      -         17.846      -         
Signal_Noise_Acq_0.signal_acq_0.add_reg_2.un3_addresult.m40                      NOR3C      Y        Out     0.466     18.311      -         
N_41_i                                                                           Net        -        -       0.288     -           2         
Signal_Noise_Acq_0.signal_acq_0.add_reg_2.un3_addresult.ADD_20x20_slow_I19_Y     AX1C       B        In      -         18.600      -         
Signal_Noise_Acq_0.signal_acq_0.add_reg_2.un3_addresult.ADD_20x20_slow_I19_Y     AX1C       Y        Out     0.724     19.324      -         
ADD_20x20_slow_I19_Y                                                             Net        -        -       0.240     -           1         
Signal_Noise_Acq_0.signal_acq_0.add_reg_2.addresult[19]                          DFN1C0     D        In      -         19.564      -         
=============================================================================================================================================
Total path delay (propagation time + setup) of 19.966 is 10.227(51.2%) logic and 9.739(48.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport37></a>Detailed Report for Clock: ddsclkout</a>
====================================



<a name=startingSlack38></a>Starting Points with Worst Slack</a>
********************************

                                           Starting                                          Arrival           
Instance                                   Reference     Type       Pin     Net              Time        Slack 
                                           Clock                                                               
---------------------------------------------------------------------------------------------------------------
sd_acq_top_0.sd_sacq_timer_0.count[9]      ddsclkout     DFN1C0     Q       count_1[9]       0.550       15.735
sd_acq_top_0.sd_sacq_timer_0.count[3]      ddsclkout     DFN1C0     Q       count_10[3]      0.550       15.943
sd_acq_top_0.sd_sacq_timer_0.count[7]      ddsclkout     DFN1C0     Q       count_3_0[7]     0.550       16.207
sd_acq_top_0.sd_sacq_timer_0.count[0]      ddsclkout     DFN1C0     Q       count_10[0]      0.550       16.226
sd_acq_top_0.sd_sacq_timer_0.count[15]     ddsclkout     DFN1C0     Q       count_0[15]      0.550       16.318
===============================================================================================================


<a name=endingSlack39></a>Ending Points with Worst Slack</a>
******************************

                                       Starting                                        Required           
Instance                               Reference     Type       Pin     Net            Time         Slack 
                                       Clock                                                              
----------------------------------------------------------------------------------------------------------
sd_acq_top_0.sd_sacq_coder_0.i[9]      ddsclkout     DFN1       D       i_RNO[9]       24.598       15.735
sd_acq_top_0.sd_sacq_coder_0.i[10]     ddsclkout     DFN1       D       i_RNO[10]      24.598       15.905
PLUSE_0.bri_timer_0.count[0]           ddsclkout     DFN1C0     D       count_e0       24.598       16.382
bridge_div_0.count[5]                  ddsclkout     DFN1C0     D       count_5[5]     24.598       16.510
bridge_div_0.count[4]                  ddsclkout     DFN1C0     D       count_5[4]     24.598       16.517
==========================================================================================================



<a name=worstPaths40></a>Worst Path Information</a>
<a href="E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\synthesis\NMR_TOP.srr:srsfE:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\synthesis\NMR_TOP.srs:fp:190852:194146:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      25.000
    - Setup time:                            0.402
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         24.598

    - Propagation time:                      8.862
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 15.735

    Number of logic level(s):                8
    Starting point:                          sd_acq_top_0.sd_sacq_timer_0.count[9] / Q
    Ending point:                            sd_acq_top_0.sd_sacq_coder_0.i[9] / D
    The start point is clocked by            ddsclkout [rising] on pin CLK
    The end   point is clocked by            ddsclkout [rising] on pin CLK

Instance / Net                                                         Pin      Pin               Arrival     No. of    
Name                                                        Type       Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
sd_acq_top_0.sd_sacq_timer_0.count[9]                       DFN1C0     Q        Out     0.550     0.550       -         
count_1[9]                                                  Net        -        -       1.489     -           12        
sd_acq_top_0.sd_sacq_coder_0.sd_sacq_data1_RNI9AN5[9]       XOR2       B        In      -         2.039       -         
sd_acq_top_0.sd_sacq_coder_0.sd_sacq_data1_RNI9AN5[9]       XOR2       Y        Out     0.700     2.739       -         
i_reg18_9[0]                                                Net        -        -       0.240     -           1         
sd_acq_top_0.sd_sacq_coder_0.sd_sacq_data1_RNI02EB[0]       XO1        C        In      -         2.979       -         
sd_acq_top_0.sd_sacq_coder_0.sd_sacq_data1_RNI02EB[0]       XO1        Y        Out     0.257     3.236       -         
i_reg18_NE_7[0]                                             Net        -        -       0.240     -           1         
sd_acq_top_0.sd_sacq_coder_0.sd_sacq_data1_RNIMRID1[0]      OR3        C        In      -         3.476       -         
sd_acq_top_0.sd_sacq_coder_0.sd_sacq_data1_RNIMRID1[0]      OR3        Y        Out     0.510     3.986       -         
i_reg18_NE_11[0]                                            Net        -        -       0.240     -           1         
sd_acq_top_0.sd_sacq_coder_0.sd_sacq_data1_RNIKV5R2[1]      OR3        C        In      -         4.226       -         
sd_acq_top_0.sd_sacq_coder_0.sd_sacq_data1_RNIKV5R2[1]      OR3        Y        Out     0.510     4.736       -         
i_reg18_NE_13[0]                                            Net        -        -       0.240     -           1         
sd_acq_top_0.sd_sacq_coder_0.sd_sacq_data1_RNIV5JJ9[1]      OR2        B        In      -         4.976       -         
sd_acq_top_0.sd_sacq_coder_0.sd_sacq_data1_RNIV5JJ9[1]      OR2        Y        Out     0.384     5.361       -         
i_reg18_NE[0]                                               Net        -        -       0.884     -           4         
sd_acq_top_0.sd_sacq_coder_0.sd_sacq_data3_RNIDL47Q[1]      OR3C       A        In      -         6.244       -         
sd_acq_top_0.sd_sacq_coder_0.sd_sacq_data3_RNIDL47Q[1]      OR3C       Y        Out     0.392     6.636       -         
un1_count_6                                                 Net        -        -       0.602     -           3         
sd_acq_top_0.sd_sacq_coder_0.sd_sacq_data5_RNIVO7HK1[1]     OR3B       C        In      -         7.239       -         
sd_acq_top_0.sd_sacq_coder_0.sd_sacq_data5_RNIVO7HK1[1]     OR3B       Y        Out     0.561     7.799       -         
un1_count_10                                                Net        -        -       0.288     -           2         
sd_acq_top_0.sd_sacq_coder_0.i_RNO[9]                       NOR3A      C        In      -         8.088       -         
sd_acq_top_0.sd_sacq_coder_0.i_RNO[9]                       NOR3A      Y        Out     0.535     8.622       -         
i_RNO[9]                                                    Net        -        -       0.240     -           1         
sd_acq_top_0.sd_sacq_coder_0.i[9]                           DFN1       D        In      -         8.862       -         
========================================================================================================================
Total path delay (propagation time + setup) of 9.265 is 4.801(51.8%) logic and 4.464(48.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 155MB peak: 186MB)


Finished timing report (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 155MB peak: 186MB)

--------------------------------------------------------------------------------
Target Part: A3P1000_FBGA144_-2
<a name=cellReport41></a>Report for cell NMR_TOP.verilog</a>
  Core Cell usage:
              cell count     area count*area
              AND2    63      1.0       63.0
             AND2A    19      1.0       19.0
              AND3   129      1.0      129.0
             AND3B     1      1.0        1.0
               AO1   162      1.0      162.0
              AO18    92      1.0       92.0
              AO1A    95      1.0       95.0
              AO1B    20      1.0       20.0
              AO1C    77      1.0       77.0
              AO1D    10      1.0       10.0
              AOI1    16      1.0       16.0
             AOI1A    15      1.0       15.0
             AOI1B     9      1.0        9.0
               AX1     9      1.0        9.0
              AX1A     1      1.0        1.0
              AX1C    59      1.0       59.0
              BUFF    19      1.0       19.0
            CLKINT     3      0.0        0.0
               GND   112      0.0        0.0
               INV     9      1.0        9.0
              MAJ3     3      1.0        3.0
              MIN3    10      1.0       10.0
               MX2   634      1.0      634.0
              MX2A    15      1.0       15.0
              MX2B    32      1.0       32.0
              MX2C     6      1.0        6.0
             NAND2    33      1.0       33.0
            NAND3A    24      1.0       24.0
              NOR2    67      1.0       67.0
             NOR2A   402      1.0      402.0
             NOR2B   641      1.0      641.0
              NOR3    85      1.0       85.0
             NOR3A   139      1.0      139.0
             NOR3B   218      1.0      218.0
             NOR3C   271      1.0      271.0
               OA1    40      1.0       40.0
              OA1A    17      1.0       17.0
              OA1B    38      1.0       38.0
              OA1C    15      1.0       15.0
              OAI1     9      1.0        9.0
               OR2    81      1.0       81.0
              OR2A   104      1.0      104.0
              OR2B    30      1.0       30.0
               OR3   213      1.0      213.0
              OR3A    17      1.0       17.0
              OR3B    11      1.0       11.0
              OR3C     4      1.0        4.0
               PLL     1      0.0        0.0
               VCC   112      0.0        0.0
               XA1    63      1.0       63.0
              XA1A    11      1.0       11.0
              XA1B     1      1.0        1.0
              XA1C    25      1.0       25.0
             XNOR2    86      1.0       86.0
             XNOR3    93      1.0       93.0
               XO1   107      1.0      107.0
              XOR2   412      1.0      412.0
              XOR3    19      1.0       19.0


              DFI0     1      1.0        1.0
              DFN0     1      1.0        1.0
            DFN0C0    27      1.0       27.0
            DFN0P0     1      1.0        1.0
              DFN1   581      1.0      581.0
            DFN1C0   221      1.0      221.0
            DFN1E0   109      1.0      109.0
          DFN1E0C0    17      1.0       17.0
            DFN1E1  1216      1.0     1216.0
          DFN1E1C0    25      1.0       25.0
            DFN1P0    12      1.0       12.0
         RAM512X18    16      0.0        0.0
                   -----          ----------
             TOTAL  7236              6992.0


  IO Cell usage:
              cell count
             BIBUF    16
            CLKBUF     1
             INBUF    37
            OUTBUF    44
                   -----
             TOTAL    98


Core Cells         : 6992 of 24576 (28%)
IO Cells           : 98

  RAM/ROM Usage Summary
Block Rams : 16 of 32 (50%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 38MB peak: 186MB)

Process took 0h:00m:08s realtime, 0h:00m:08s cputime
# Tue May 18 11:15:48 2021

###########################################################]

</pre></samp></body></html>
