06:46:56.151000 INFO    : openta.common.config.testenv_reader :: Load test environment configuration: 'testdata/testenv_veos_linux.yaml'
06:46:56.159000 INFO    : openta.common.config.testenv_reader :: Analyze ports ...
06:46:56.159000 INFO    : openta.common.config.testenv_reader :: Register 'Model' XIL API MAPort port.
06:46:56.159000 INFO    : openta.common.config.testenv_reader :: Analyze mappings ...
06:46:56.159000 INFO    : openta.common.config.testenv_reader :: Process XIL API Mapping file 'VEOS_Linux/TurnLampMapping.xml' .
06:46:56.219000 INFO    : openta.testing.testenv :: Setup Ports
06:46:56.219000 INFO    : openta.testing.testenv :: Setup [1] 'Model' XilModelAccessPort: Create
06:46:56.219000 INFO    : openta.ports.xilapi_modelaccess :: create 'Model' XilModelAccessPort
06:46:56.219000 INFO    : openta.ports.xilapi_base :: load ASAM testbench factory assemblies for XIL version: 2.2.0
06:47:02.861000 INFO    : openta.testing.testenv :: Setup [1] 'Model' XilModelAccessPort: Connect/Configure
06:47:02.861000 INFO    : openta.ports.xilapi_modelaccess :: connect 'Model' XilModelAccessPort
06:47:06.259000 INFO    : openta.testing.testenv :: Setup [1] 'Model' XilModelAccessPort: Start
06:47:06.259000 INFO    : openta.ports.xilapi_modelaccess :: start 'Model' XilModelAccessPort: Start Simulation
06:47:06.402000 WARNING : openta.ports.xilapi_base :: start XilModelAccessCapture: The corresponding 'Model' XilModelAccessPort is not started, but in STARTED state