#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sun Aug 10 15:32:27 2025
# Process ID: 32952
# Current directory: D:/FSRCNN/ip_repo/RGB2YCbCr_Converter
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17256 D:\FSRCNN\ip_repo\RGB2YCbCr_Converter\RGB2YCbCr_Converter.xpr
# Log file: D:/FSRCNN/ip_repo/RGB2YCbCr_Converter/vivado.log
# Journal file: D:/FSRCNN/ip_repo/RGB2YCbCr_Converter\vivado.jou
# Running On: DESKTOP-INFKKCG, OS: Windows, CPU Frequency: 1498 MHz, CPU Physical cores: 4, Host memory: 16930 MB
#-----------------------------------------------------------
start_gui
open_project D:/FSRCNN/ip_repo/RGB2YCbCr_Converter/RGB2YCbCr_Converter.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/FSRCNN/ip_repo/RGB2YCbCr_Converter/RGB2YCbCr_Converter.gen/sources_1'.
Scanning sources...
Finished scanning sources
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FSRCNN/ip_repo'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/FSRCNN/ip_repo' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/FSRCNN/ip_repo/RGB2YCbCr_Converter'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2023.1/data/ip'.
open_project: Time (s): cpu = 00:00:32 ; elapsed = 00:00:15 . Memory (MB): peak = 2498.562 ; gain = 441.379
update_compile_order -fileset sources_1
create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.2 -module_name fifo_generator_0
set_property -dict [list \
  CONFIG.FIFO_Application_Type_axis {Data_FIFO} \
  CONFIG.FIFO_Implementation_axis {Common_Clock_Distributed_RAM} \
  CONFIG.Full_Threshold_Assert_Value_axis {12} \
  CONFIG.INTERFACE_TYPE {AXI_STREAM} \
  CONFIG.Input_Depth_axis {16} \
  CONFIG.Programmable_Full_Type_axis {Single_Programmable_Full_Threshold_Constant} \
] [get_ips fifo_generator_0]
generate_target {instantiation_template} [get_files d:/FSRCNN/ip_repo/RGB2YCbCr_Converter/RGB2YCbCr_Converter.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fifo_generator_0'...
update_compile_order -fileset sources_1
generate_target all [get_files  d:/FSRCNN/ip_repo/RGB2YCbCr_Converter/RGB2YCbCr_Converter.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fifo_generator_0'...
catch { config_ip_cache -export [get_ips -all fifo_generator_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: fifo_generator_0
export_ip_user_files -of_objects [get_files d:/FSRCNN/ip_repo/RGB2YCbCr_Converter/RGB2YCbCr_Converter.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci] -no_script -sync -force -quiet
INFO: [Vivado 12-23855] The given sub-design is auto disabled, no action will be taken: 'd:/FSRCNN/ip_repo/RGB2YCbCr_Converter/RGB2YCbCr_Converter.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci'
export_simulation -of_objects [get_files d:/FSRCNN/ip_repo/RGB2YCbCr_Converter/RGB2YCbCr_Converter.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci] -directory D:/FSRCNN/ip_repo/RGB2YCbCr_Converter/RGB2YCbCr_Converter.ip_user_files/sim_scripts -ip_user_files_dir D:/FSRCNN/ip_repo/RGB2YCbCr_Converter/RGB2YCbCr_Converter.ip_user_files -ipstatic_source_dir D:/FSRCNN/ip_repo/RGB2YCbCr_Converter/RGB2YCbCr_Converter.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FSRCNN/ip_repo/RGB2YCbCr_Converter/RGB2YCbCr_Converter.cache/compile_simlib/modelsim} {questa=D:/FSRCNN/ip_repo/RGB2YCbCr_Converter/RGB2YCbCr_Converter.cache/compile_simlib/questa} {riviera=D:/FSRCNN/ip_repo/RGB2YCbCr_Converter/RGB2YCbCr_Converter.cache/compile_simlib/riviera} {activehdl=D:/FSRCNN/ip_repo/RGB2YCbCr_Converter/RGB2YCbCr_Converter.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property CONFIG.TUSER_WIDTH {0} [get_ips fifo_generator_0]
generate_target all [get_files  d:/FSRCNN/ip_repo/RGB2YCbCr_Converter/RGB2YCbCr_Converter.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fifo_generator_0'...
catch { config_ip_cache -export [get_ips -all fifo_generator_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: fifo_generator_0
export_ip_user_files -of_objects [get_files d:/FSRCNN/ip_repo/RGB2YCbCr_Converter/RGB2YCbCr_Converter.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci] -no_script -sync -force -quiet
INFO: [Vivado 12-23855] The given sub-design is auto disabled, no action will be taken: 'd:/FSRCNN/ip_repo/RGB2YCbCr_Converter/RGB2YCbCr_Converter.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci'
export_simulation -of_objects [get_files d:/FSRCNN/ip_repo/RGB2YCbCr_Converter/RGB2YCbCr_Converter.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci] -directory D:/FSRCNN/ip_repo/RGB2YCbCr_Converter/RGB2YCbCr_Converter.ip_user_files/sim_scripts -ip_user_files_dir D:/FSRCNN/ip_repo/RGB2YCbCr_Converter/RGB2YCbCr_Converter.ip_user_files -ipstatic_source_dir D:/FSRCNN/ip_repo/RGB2YCbCr_Converter/RGB2YCbCr_Converter.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FSRCNN/ip_repo/RGB2YCbCr_Converter/RGB2YCbCr_Converter.cache/compile_simlib/modelsim} {questa=D:/FSRCNN/ip_repo/RGB2YCbCr_Converter/RGB2YCbCr_Converter.cache/compile_simlib/questa} {riviera=D:/FSRCNN/ip_repo/RGB2YCbCr_Converter/RGB2YCbCr_Converter.cache/compile_simlib/riviera} {activehdl=D:/FSRCNN/ip_repo/RGB2YCbCr_Converter/RGB2YCbCr_Converter.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/FSRCNN/ip_repo/RGB2YCbCr_Converter/RGB2YCbCr_Converter.srcs/sources_1/imports/sources_1/new/AXIS_REGISTER.v] -no_script -reset -force -quiet
remove_files  D:/FSRCNN/ip_repo/RGB2YCbCr_Converter/RGB2YCbCr_Converter.srcs/sources_1/imports/sources_1/new/AXIS_REGISTER.v
file delete -force D:/FSRCNN/ip_repo/RGB2YCbCr_Converter/RGB2YCbCr_Converter.srcs/sources_1/imports/sources_1/new/AXIS_REGISTER.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Sun Aug 10 17:26:46 2025...
