Example Non-Linearly Wired Circuits
Input has unused elements
## Circuits
```
// LOG : Starting NetList 
// (Port output logic "out" (Port input logic[2][2] "bc" (Gate "n1" (GateB nand (Shim output (Var out)) (Shim input (Index 0 (Index 1 (Var bc)))) (Shim input (Index 1 (Index 0 (Var bc))))) (Stop))))
// LOG : Parsing Successful
// (Port output logic (Port input logic[2][2] (Gate (GateB nand (Var 1) (Index DOWN (Index DOWN (Var 0) 1) 0) (Index DOWN (Index DOWN (Var 0) 0) 1)) Stop)))
// LOG : Type Checking Complete
// LOG : Soundness Error:
digraph G {
6 [label="(1, 1) IDX [1](DOWN)"];
7 [label="(1, 1) IDX [0](DOWN)"];
4 [label="(1, 1) IDX [0](DOWN)"];
5 [label="(1, 1) IDX [1](DOWN)"];
2 [label="IN(4) INPUT : logic[2][2]"];
1 [label="OUT(1) OUTPUT : logic"];
3 [label="(2, 1) nand"];
	7 -> 6;
	2 -> 7;
	5 -> 4;
	2 -> 5;
	4 -> 3;
	6 -> 3;
	3 -> 1;
}

//because:
// Vertex 2
//  has expected degree OUT 4
//  but we found degree OUT 2


```
## Verilator
```
```
