{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 456, "design__inferred_latch__count": 0, "design__instance__count": 10456, "design__instance__area": 136701, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 165, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 5, "power__internal__total": 0.01495208777487278, "power__switching__total": 0.006253896281123161, "power__leakage__total": 1.6002171321360947e-07, "power__total": 0.021206144243478775, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.2988775700414746, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.301605832179349, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.344723703784051, "timing__setup__ws__corner:nom_tt_025C_1v80": 1.9046365024243386, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.344724, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 5.855643, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 135, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 165, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 5, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.32483280873443565, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.3310271872532182, "timing__hold__ws__corner:nom_ss_100C_1v60": -0.08518963553486494, "timing__setup__ws__corner:nom_ss_100C_1v60": -3.0983083642317664, "timing__hold__tns__corner:nom_ss_100C_1v60": -0.3471905083922316, "timing__setup__tns__corner:nom_ss_100C_1v60": -53.70218199908762, "timing__hold__wns__corner:nom_ss_100C_1v60": -0.08518963553486494, "timing__setup__wns__corner:nom_ss_100C_1v60": -3.0983083642317664, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 5, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.921166, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 41, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 2.009727, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 165, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 5, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.2841968685270526, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.2858286743747973, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.12922119295909862, "timing__setup__ws__corner:nom_ff_n40C_1v95": 3.9603632605430388, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.129221, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 7.284248, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 167, "design__max_fanout_violation__count": 165, "design__max_cap_violation__count": 9, "clock__skew__worst_hold": -0.28086297971211693, "clock__skew__worst_setup": 0.28234701487110475, "timing__hold__ws": -0.12172352359484896, "timing__setup__ws": -3.5148915883839136, "timing__hold__tns": -0.5466545149052441, "timing__setup__tns": -67.92059018569479, "timing__hold__wns": -0.12172352359484896, "timing__setup__wns": -3.5148915883839136, "timing__hold_vio__count": 21, "timing__hold_r2r__ws": 0.123522, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 120, "timing__setup_r2r__ws": 1.672578, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 446.065 456.785", "design__core__bbox": "5.52 10.88 440.22 443.36", "design__io": 78, "design__die__area": 203756, "design__core__area": 187999, "design__instance__count__stdcell": 13112, "design__instance__area__stdcell": 140024, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__count__padcells": 0, "design__instance__area__padcells": 0, "design__instance__count__cover": 0, "design__instance__area__cover": 0, "design__instance__utilization": 0.744814, "design__instance__utilization__stdcell": 0.744814, "design__rows": 159, "design__rows:unithd": 159, "design__sites": 150255, "design__sites:unithd": 150255, "design__instance__count__class:inverter": 15, "design__instance__area__class:inverter": 56.304, "design__instance__count__class:sequential_cell": 2510, "design__instance__area__class:sequential_cell": 50539.7, "design__instance__count__class:multi_input_combinational_cell": 4140, "design__instance__area__class:multi_input_combinational_cell": 51204.1, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 76, "design__io__hpwl": 9259944, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 354409, "design__violations": 0, "design__instance__count__class:timing_repair_buffer": 3360, "design__instance__area__class:timing_repair_buffer": 30569.3, "design__instance__count__class:clock_buffer": 178, "design__instance__area__class:clock_buffer": 2436.09, "design__instance__count__class:clock_inverter": 138, "design__instance__area__class:clock_inverter": 1607.79, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 2372, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "antenna_diodes_count": 64, "design__instance__count__class:antenna_cell": 115, "design__instance__area__class:antenna_cell": 287.776, "route__net": 10233, "route__net__special": 2, "route__drc_errors__iter:0": 270, "route__wirelength__iter:0": 423978, "route__drc_errors__iter:1": 161, "route__wirelength__iter:1": 423964, "route__drc_errors__iter:2": 123, "route__wirelength__iter:2": 423960, "route__drc_errors__iter:3": 0, "route__wirelength__iter:3": 423902, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 423904, "route__drc_errors": 0, "route__wirelength": 423902, "route__vias": 83636, "route__vias__singlecut": 83636, "route__vias__multicut": 0, "design__disconnected_pin__count": 12, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 1208.19, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 160, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 160, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 160, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 165, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 2, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.29393174837149705, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.295783267362029, "timing__hold__ws__corner:min_tt_025C_1v80": 0.335920301083611, "timing__setup__ws__corner:min_tt_025C_1v80": 2.1827393843524496, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.33592, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 6.04071, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 160, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 119, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 165, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 2, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.3170397090149779, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.3216616786195131, "timing__hold__ws__corner:min_ss_100C_1v60": -0.026782132825088022, "timing__setup__ws__corner:min_ss_100C_1v60": -2.593815902146716, "timing__hold__tns__corner:min_ss_100C_1v60": -0.10045409233214454, "timing__setup__tns__corner:min_ss_100C_1v60": -41.12525547620298, "timing__hold__wns__corner:min_ss_100C_1v60": -0.026782132825088022, "timing__setup__wns__corner:min_ss_100C_1v60": -2.593815902146716, "timing__hold_vio__count__corner:min_ss_100C_1v60": 4, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.904778, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 32, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 2.354653, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 160, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 165, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 2, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.28086297971211693, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.28234701487110475, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.1235218629009973, "timing__setup__ws__corner:min_ff_n40C_1v95": 4.146802130162773, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.123522, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 7.3989, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 160, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 4, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 165, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 9, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.3027737868342867, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.3096711585921439, "timing__hold__ws__corner:max_tt_025C_1v80": 0.352065164764318, "timing__setup__ws__corner:max_tt_025C_1v80": 1.6744721638769167, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.352065, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 5.676926, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 160, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 167, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 165, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 9, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.3310398437960569, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.34253598149657843, "timing__hold__ws__corner:max_ss_100C_1v60": -0.12172352359484896, "timing__setup__ws__corner:max_ss_100C_1v60": -3.5148915883839136, "timing__hold__tns__corner:max_ss_100C_1v60": -0.5466545149052441, "timing__setup__tns__corner:max_ss_100C_1v60": -67.92059018569479, "timing__hold__wns__corner:max_ss_100C_1v60": -0.12172352359484896, "timing__setup__wns__corner:max_ss_100C_1v60": -3.5148915883839136, "timing__hold_vio__count__corner:max_ss_100C_1v60": 12, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.936946, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 47, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 1.672578, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 160, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 165, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 9, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.2871556684825105, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.29288020060398356, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.13365431362180408, "timing__setup__ws__corner:max_ff_n40C_1v95": 3.805127876046704, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.133654, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 7.16871, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 160, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 160, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79906, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79974, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.000942099, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000884014, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000251066, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000884014, "design_powergrid__voltage__worst": 0.000884014, "design_powergrid__voltage__worst__net:VPWR": 1.79906, "design_powergrid__drop__worst": 0.000942099, "design_powergrid__drop__worst__net:VPWR": 0.000942099, "design_powergrid__voltage__worst__net:VGND": 0.000884014, "design_powergrid__drop__worst__net:VGND": 0.000884014, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000257, "ir__drop__worst": 0.000942, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}