#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Apr 30 17:59:04 2020
# Process ID: 1512
# Current directory: D:/Programming/Git/cse125/Lab3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14516 D:\Programming\Git\cse125\Lab3\Lab3.xpr
# Log file: D:/Programming/Git/cse125/Lab3/vivado.log
# Journal file: D:/Programming/Git/cse125/Lab3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Programming/Git/cse125/Lab3/Lab3.xpr
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  D:/Programming/Git/cse125/Lab3/Lab3.srcs/sim_1/imports/Lab3/randominput.txt]
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -force -norecurse D:/Programming/Git/cse125/Lab3/randominput.txt
set_property source_mgmt_mode DisplayOnly [current_project]
reorder_files -fileset sim_1 -before D:/Programming/Git/cse125/Lab3/Lab3.srcs/sim_1/imports/Lab3/randominput.txt D:/Programming/Git/cse125/Lab3/Lab3.srcs/sim_1/imports/Lab3/randominput.txt
set_property is_enabled false [get_files  D:/Programming/Git/cse125/Lab3/Lab3.srcs/sim_1/imports/Lab3/randominput.txt]
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -force -norecurse D:/Programming/Git/cse125/Lab3/randominput.txt
launch_simulation
source random_test.tcl
run 100 us
relaunch_sim
close_sim
launch_simulation
source random_test.tcl
relaunch_sim
close_sim
launch_simulation
source random_test.tcl
run 100 us
relaunch_sim
relaunch_sim
close_sim
launch_simulation
source random_test.tcl
run 100 us
relaunch_sim
relaunch_sim
close_sim
launch_simulation
source random_test.tcl
run 100 us
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
close_sim
launch_simulation
launch_simulation
source random_test.tcl
run 100 us
relaunch_sim
close_sim
launch_simulation
source random_test.tcl
run 100 us
run 100 us
relaunch_sim
relaunch_sim
run 100 us
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
relaunch_sim
relaunch_sim
run 100 us
relaunch_sim
run 100 us
close_sim
launch_simulation
source random_test.tcl
run 100 us
close_sim
launch_simulation
source random_test.tcl
run 100 us
relaunch_sim
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
relaunch_sim
run 100 us
run 100 us
relaunch_sim
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
relaunch_sim
close_sim
launch_simulation
source random_test.tcl
run 100 us
close_sim
launch_simulation
source random_test.tcl
run 100 us
relaunch_sim
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
close_sim
launch_simulation
source random_test.tcl
run 100 us
run 100 us
relaunch_sim
close_sim
launch_simulation
source random_test.tcl
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
relaunch_sim
run 100 us
set_property is_enabled true [get_files  D:/Programming/Git/cse125/Lab3/Lab3.srcs/sim_1/new/randominput.mem]
set_property is_enabled true [get_files  D:/Programming/Git/cse125/Lab3/Lab3.srcs/sim_1/new/randomoutput.mem]
set_property is_enabled false [get_files  D:/Programming/Git/cse125/Lab3/Lab3.srcs/sim_1/imports/Lab3/randominput.txt]
relaunch_sim
run 100 us
relaunch_sim
close_sim
launch_simulation
source random_test.tcl
run 100 us
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
run 100 us
relaunch_sim
relaunch_sim
close_sim
launch_simulation
source random_test.tcl
relaunch_sim
relaunch_sim
run 100 us
relaunch_sim
relaunch_sim
run 100 us
relaunch_sim
close_sim
launch_simulation
source random_test.tcl
run 100 us
set_property is_enabled false [get_files  D:/Programming/Git/cse125/Lab3/Lab3.srcs/sim_1/new/randomoutput.mem]
export_ip_user_files -of_objects  [get_files D:/Programming/Git/cse125/Lab3/Lab3.srcs/sim_1/new/randominput.mem] -no_script -reset -force -quiet
remove_files  -fileset sim_1 D:/Programming/Git/cse125/Lab3/Lab3.srcs/sim_1/new/randominput.mem
file delete -force D:/Programming/Git/cse125/Lab3/Lab3.srcs/sim_1/new/randominput.mem
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
close_sim
launch_simulation
source random_test.tcl
set_property is_enabled true [get_files  D:/Programming/Git/cse125/Lab3/Lab3.srcs/sim_1/new/randomoutput.mem]
export_ip_user_files -of_objects  [get_files D:/Programming/Git/cse125/Lab3/Lab3.srcs/sim_1/new/randomoutput.mem] -no_script -reset -force -quiet
remove_files  -fileset sim_1 D:/Programming/Git/cse125/Lab3/Lab3.srcs/sim_1/new/randomoutput.mem
file delete -force D:/Programming/Git/cse125/Lab3/Lab3.srcs/sim_1/new/randomoutput.mem
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/Programming/Git/cse125/Lab3/Lab3.srcs/sim_1/new/randominput.mem w ]
add_files -fileset sim_1 D:/Programming/Git/cse125/Lab3/Lab3.srcs/sim_1/new/randominput.mem
close_sim
launch_simulation
source random_test.tcl
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
relaunch_sim
run 100 us
close_sim
launch_simulation
source random_test.tcl
run 100 us
set_property is_enabled false [get_files  D:/Programming/Git/cse125/Lab3/Lab3.srcs/sim_1/new/randominput.mem]
set_property is_enabled true [get_files  D:/Programming/Git/cse125/Lab3/Lab3.srcs/sim_1/imports/Lab3/randominput.txt]
run 100 us
run 100 us
relaunch_sim
relaunch_sim
close_sim
launch_simulation
source random_test.tcl
run 100 us
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
open_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
close_design
reset_run impl_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
open_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
close_design
launch_runs impl_1 -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
open_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
close_design
open_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
close_design
open_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
close_design
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
reset_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
reset_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
reset_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
synth_design -rtl -name rtl_1
reset_run impl_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
close_design
open_run impl_1
synth_design -rtl -name rtl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run impl_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
refresh_design
reset_run impl_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
current_design impl_1
refresh_design
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
refresh_design
close [ open D:/Programming/Git/cse125/Lab3/Lab3.srcs/constrs_1/new/lab3test1.xdc w ]
add_files -fileset constrs_1 D:/Programming/Git/cse125/Lab3/Lab3.srcs/constrs_1/new/lab3test1.xdc
close_sim
close_project
create_project Pin_Lab3 D:/Programming/Git/cse125/Pin_Lab3 -part xc7k70tfbv676-1
set_property design_mode PinPlanning [current_fileset]
open_io_design -name io_1
read_xdc -no_add D:/Programming/Git/cse125/Lab3/Lab3.srcs/constrs_1/new/lab3test.xdc -quiet_diff_pairs
set_property is_loc_fixed true [get_ports [list  clk]]
set_property DIRECTION IN [get_ports [list clk]]
set_property DIRECTION IN [get_ports [list empty]]
set_property package_pin "" [get_ports [list  clk]]
set_property OFFCHIP_TERM NONE [get_ports [list clk]]
set_property PULLTYPE NONE [get_ports [list clk]]
set_property SLEW SLOW [get_ports [list full]]
