Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue May 14 22:34:09 2024
| Host         : 102-019 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file AirFighter_control_sets_placed.rpt
| Design       : AirFighter
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    16 |
|    Minimum number of control sets                        |    16 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    27 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    16 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    13 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              67 |           23 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             128 |           36 |
| Yes          | No                    | No                     |              62 |           20 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             252 |           64 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------+-----------------------------+------------------+----------------+--------------+
|  Clock Signal  |           Enable Signal           |       Set/Reset Signal      | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-----------------------------------+-----------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                   |                             |                3 |              3 |         1.00 |
|  clk10Hz       | control/sig_p2_y[9]_i_2_n_0       | control/sig_p2_y[2]         |                2 |              4 |         2.00 |
|  clk10Hz       | control/sig_p1_y[9]_i_2_n_0       | control/sig_p1_y[2]         |                1 |              4 |         4.00 |
|  clk10Hz       | control/sig_p2_y[31]_i_2_n_0      | control/sig_p2_y[6]         |                6 |             27 |         4.50 |
|  clk10Hz       | control/sig_p1_y[31]_i_2_n_0      | control/sig_p1_y[6]         |                5 |             27 |         5.40 |
|  clk50Hz       | control/sig_p1b_y_reg[31]_i_1_n_1 |                             |               11 |             31 |         2.82 |
|  clk50Hz       | control/sig_p2b_y_reg[31]_i_1_n_1 |                             |                9 |             31 |         3.44 |
|  clk50MHz      |                                   | display/hcount[31]_i_1_n_0  |                9 |             32 |         3.56 |
|  clk50MHz      | display/hcount[31]_i_1_n_0        | display/vcount[31]_i_1_n_0  |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG |                                   | control/comp_clk50Hz/p_0_in |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG |                                   | control/comp_clk10Hz/p_0_in |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG |                                   | display/comp_clk50MHz/pulse |                9 |             32 |         3.56 |
|  clk50Hz       | control/sig_p1b_x1                | control/sig_m1_x_0          |                9 |             32 |         3.56 |
|  clk50Hz       | control/sig_p2_x0                 | control/sig_p2_x            |               16 |             63 |         3.94 |
|  clk50Hz       | control/sig_p1_x0                 | control/sig_p1_x            |               16 |             63 |         3.94 |
|  clk50Hz       |                                   |                             |               20 |             64 |         3.20 |
+----------------+-----------------------------------+-----------------------------+------------------+----------------+--------------+


