// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module pl_kernel_projlub (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        temp_dout,
        temp_num_data_valid,
        temp_fifo_cap,
        temp_empty_n,
        temp_read,
        lb_s_i_dout,
        lb_s_i_num_data_valid,
        lb_s_i_fifo_cap,
        lb_s_i_empty_n,
        lb_s_i_read,
        ub_s_i_dout,
        ub_s_i_num_data_valid,
        ub_s_i_fifo_cap,
        ub_s_i_empty_n,
        ub_s_i_read,
        xupdate_i_din,
        xupdate_i_num_data_valid,
        xupdate_i_fifo_cap,
        xupdate_i_full_n,
        xupdate_i_write,
        len_assign_loc_dout,
        len_assign_loc_num_data_valid,
        len_assign_loc_fifo_cap,
        len_assign_loc_empty_n,
        len_assign_loc_read,
        len_assign_loc_c_din,
        len_assign_loc_c_num_data_valid,
        len_assign_loc_c_fifo_cap,
        len_assign_loc_c_full_n,
        len_assign_loc_c_write
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_state2 = 3'd2;
parameter    ap_ST_fsm_state3 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [255:0] temp_dout;
input  [6:0] temp_num_data_valid;
input  [6:0] temp_fifo_cap;
input   temp_empty_n;
output   temp_read;
input  [255:0] lb_s_i_dout;
input  [6:0] lb_s_i_num_data_valid;
input  [6:0] lb_s_i_fifo_cap;
input   lb_s_i_empty_n;
output   lb_s_i_read;
input  [255:0] ub_s_i_dout;
input  [6:0] ub_s_i_num_data_valid;
input  [6:0] ub_s_i_fifo_cap;
input   ub_s_i_empty_n;
output   ub_s_i_read;
output  [255:0] xupdate_i_din;
input  [6:0] xupdate_i_num_data_valid;
input  [6:0] xupdate_i_fifo_cap;
input   xupdate_i_full_n;
output   xupdate_i_write;
input  [30:0] len_assign_loc_dout;
input  [2:0] len_assign_loc_num_data_valid;
input  [2:0] len_assign_loc_fifo_cap;
input   len_assign_loc_empty_n;
output   len_assign_loc_read;
output  [30:0] len_assign_loc_c_din;
input  [2:0] len_assign_loc_c_num_data_valid;
input  [2:0] len_assign_loc_c_fifo_cap;
input   len_assign_loc_c_full_n;
output   len_assign_loc_c_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg temp_read;
reg lb_s_i_read;
reg ub_s_i_read;
reg xupdate_i_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    len_assign_loc_blk_n;
reg    len_assign_loc_c_blk_n;
reg   [30:0] len_reg_73;
reg    ap_block_state1;
wire    grp_projlub_Pipeline_VITIS_LOOP_42_1_fu_54_ap_start;
wire    grp_projlub_Pipeline_VITIS_LOOP_42_1_fu_54_ap_done;
wire    grp_projlub_Pipeline_VITIS_LOOP_42_1_fu_54_ap_idle;
wire    grp_projlub_Pipeline_VITIS_LOOP_42_1_fu_54_ap_ready;
wire    grp_projlub_Pipeline_VITIS_LOOP_42_1_fu_54_temp_read;
wire    grp_projlub_Pipeline_VITIS_LOOP_42_1_fu_54_lb_s_i_read;
wire    grp_projlub_Pipeline_VITIS_LOOP_42_1_fu_54_ub_s_i_read;
wire   [255:0] grp_projlub_Pipeline_VITIS_LOOP_42_1_fu_54_xupdate_i_din;
wire    grp_projlub_Pipeline_VITIS_LOOP_42_1_fu_54_xupdate_i_write;
reg    grp_projlub_Pipeline_VITIS_LOOP_42_1_fu_54_ap_start_reg;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
reg    len_assign_loc_read_local;
reg    len_assign_loc_c_write_local;
reg   [2:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 3'd1;
#0 grp_projlub_Pipeline_VITIS_LOOP_42_1_fu_54_ap_start_reg = 1'b0;
end

pl_kernel_projlub_Pipeline_VITIS_LOOP_42_1 grp_projlub_Pipeline_VITIS_LOOP_42_1_fu_54(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_projlub_Pipeline_VITIS_LOOP_42_1_fu_54_ap_start),
    .ap_done(grp_projlub_Pipeline_VITIS_LOOP_42_1_fu_54_ap_done),
    .ap_idle(grp_projlub_Pipeline_VITIS_LOOP_42_1_fu_54_ap_idle),
    .ap_ready(grp_projlub_Pipeline_VITIS_LOOP_42_1_fu_54_ap_ready),
    .temp_dout(temp_dout),
    .temp_num_data_valid(7'd0),
    .temp_fifo_cap(7'd0),
    .temp_empty_n(temp_empty_n),
    .temp_read(grp_projlub_Pipeline_VITIS_LOOP_42_1_fu_54_temp_read),
    .lb_s_i_dout(lb_s_i_dout),
    .lb_s_i_num_data_valid(7'd0),
    .lb_s_i_fifo_cap(7'd0),
    .lb_s_i_empty_n(lb_s_i_empty_n),
    .lb_s_i_read(grp_projlub_Pipeline_VITIS_LOOP_42_1_fu_54_lb_s_i_read),
    .ub_s_i_dout(ub_s_i_dout),
    .ub_s_i_num_data_valid(7'd0),
    .ub_s_i_fifo_cap(7'd0),
    .ub_s_i_empty_n(ub_s_i_empty_n),
    .ub_s_i_read(grp_projlub_Pipeline_VITIS_LOOP_42_1_fu_54_ub_s_i_read),
    .xupdate_i_din(grp_projlub_Pipeline_VITIS_LOOP_42_1_fu_54_xupdate_i_din),
    .xupdate_i_num_data_valid(7'd0),
    .xupdate_i_fifo_cap(7'd0),
    .xupdate_i_full_n(xupdate_i_full_n),
    .xupdate_i_write(grp_projlub_Pipeline_VITIS_LOOP_42_1_fu_54_xupdate_i_write),
    .len(len_reg_73)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((grp_projlub_Pipeline_VITIS_LOOP_42_1_fu_54_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_projlub_Pipeline_VITIS_LOOP_42_1_fu_54_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            grp_projlub_Pipeline_VITIS_LOOP_42_1_fu_54_ap_start_reg <= 1'b1;
        end else if ((grp_projlub_Pipeline_VITIS_LOOP_42_1_fu_54_ap_ready == 1'b1)) begin
            grp_projlub_Pipeline_VITIS_LOOP_42_1_fu_54_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        len_reg_73 <= len_assign_loc_dout;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state1)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((grp_projlub_Pipeline_VITIS_LOOP_42_1_fu_54_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

always @ (*) begin
    if (((grp_projlub_Pipeline_VITIS_LOOP_42_1_fu_54_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((grp_projlub_Pipeline_VITIS_LOOP_42_1_fu_54_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        lb_s_i_read = grp_projlub_Pipeline_VITIS_LOOP_42_1_fu_54_lb_s_i_read;
    end else begin
        lb_s_i_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        len_assign_loc_blk_n = len_assign_loc_empty_n;
    end else begin
        len_assign_loc_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        len_assign_loc_c_blk_n = len_assign_loc_c_full_n;
    end else begin
        len_assign_loc_c_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        len_assign_loc_c_write_local = 1'b1;
    end else begin
        len_assign_loc_c_write_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        len_assign_loc_read_local = 1'b1;
    end else begin
        len_assign_loc_read_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        temp_read = grp_projlub_Pipeline_VITIS_LOOP_42_1_fu_54_temp_read;
    end else begin
        temp_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        ub_s_i_read = grp_projlub_Pipeline_VITIS_LOOP_42_1_fu_54_ub_s_i_read;
    end else begin
        ub_s_i_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        xupdate_i_write = grp_projlub_Pipeline_VITIS_LOOP_42_1_fu_54_xupdate_i_write;
    end else begin
        xupdate_i_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((grp_projlub_Pipeline_VITIS_LOOP_42_1_fu_54_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (len_assign_loc_c_full_n == 1'b0) | (len_assign_loc_empty_n == 1'b0) | (ap_done_reg == 1'b1));
end

assign grp_projlub_Pipeline_VITIS_LOOP_42_1_fu_54_ap_start = grp_projlub_Pipeline_VITIS_LOOP_42_1_fu_54_ap_start_reg;

assign len_assign_loc_c_din = len_assign_loc_dout;

assign len_assign_loc_c_write = len_assign_loc_c_write_local;

assign len_assign_loc_read = len_assign_loc_read_local;

assign xupdate_i_din = grp_projlub_Pipeline_VITIS_LOOP_42_1_fu_54_xupdate_i_din;

endmodule //pl_kernel_projlub
