# -------------------------------------------------------------------------- #
#
# Copyright (C) 2018  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
# Date created = 07:02:52  September 26, 2019
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		CPU_ECE3710_RegFile_and_ALU_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #

set_global_assignment -name NUM_PARALLEL_PROCESSORS 8
set_global_assignment -name FAMILY "Cyclone V"
set_global_assignment -name DEVICE 5CSEMA5F31C6
set_global_assignment -name TOP_LEVEL_ENTITY CPU
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 18.1.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "07:02:52  SEPTEMBER 26, 2019"
set_global_assignment -name LAST_QUARTUS_VERSION "18.1.0 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 256
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (Verilog)"
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VERILOG HDL" -section_id eda_simulation
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name VERILOG_FILE "alex-stuff/wire_mem.v"
set_global_assignment -name VERILOG_FILE "alex-stuff/timer.v"
set_global_assignment -name VERILOG_FILE "alex-stuff/sec_to_sevseg.v"
set_global_assignment -name VERILOG_FILE "alex-stuff/rgb_led.v"
set_global_assignment -name VERILOG_FILE "alex-stuff/oleds.v"
set_global_assignment -name VERILOG_FILE "alex-stuff/mux5.v"
set_global_assignment -name VERILOG_FILE "alex-stuff/morse_mem.v"
set_global_assignment -name VERILOG_FILE "alex-stuff/ktane_mem.v"
set_global_assignment -name VERILOG_FILE "alex-stuff/keypad_mem.v"
set_global_assignment -name VERILOG_FILE "alex-stuff/I2C.v"
set_global_assignment -name VERILOG_FILE "alex-stuff/extras_mem.v"
set_global_assignment -name VERILOG_FILE "alex-stuff/dual_port_ram.v"
set_global_assignment -name VERILOG_FILE "alex-stuff/divider.v"
set_global_assignment -name VERILOG_FILE "alex-stuff/button_mem.v"
set_global_assignment -name VERILOG_FILE "alex-stuff/bcd_to_sevseg.v"
set_global_assignment -name VERILOG_FILE "alex-stuff/adc.v"
set_global_assignment -name VERILOG_FILE mux4to1.v
set_global_assignment -name VERILOG_FILE mux2to1.v
set_global_assignment -name VERILOG_FILE RegisterFile.v
set_global_assignment -name VERILOG_FILE ALU.v
set_global_assignment -name VERILOG_FILE Datapath.v
set_global_assignment -name VERILOG_FILE BlockRam.v
set_global_assignment -name VERILOG_FILE ALUControl.v
set_global_assignment -name VERILOG_FILE ProgramCounter.v
set_global_assignment -name VERILOG_FILE ZeroExtender.v
set_global_assignment -name VERILOG_FILE SignExtender.v
set_global_assignment -name VERILOG_FILE LUIShift.v
set_global_assignment -name VERILOG_FILE Decoder.v
set_global_assignment -name VERILOG_FILE CPU.v
set_global_assignment -name VERILOG_FILE FSM.v
set_global_assignment -name VERILOG_FILE InstructionRegister.v
set_location_assignment PIN_AF14 -to clock
set_location_assignment PIN_AC18 -to scl
set_location_assignment PIN_Y17 -to sda
set_location_assignment PIN_AD26 -to timer_sevseg3[0]
set_location_assignment PIN_AC27 -to timer_sevseg3[1]
set_location_assignment PIN_AD25 -to timer_sevseg3[2]
set_location_assignment PIN_AC25 -to timer_sevseg3[3]
set_location_assignment PIN_AB28 -to timer_sevseg3[4]
set_location_assignment PIN_AB25 -to timer_sevseg3[5]
set_location_assignment PIN_AB22 -to timer_sevseg3[6]
set_location_assignment PIN_AB23 -to timer_sevseg2[0]
set_location_assignment PIN_AE29 -to timer_sevseg2[1]
set_location_assignment PIN_AD29 -to timer_sevseg2[2]
set_location_assignment PIN_AC28 -to timer_sevseg2[3]
set_location_assignment PIN_AD30 -to timer_sevseg2[4]
set_location_assignment PIN_AC29 -to timer_sevseg2[5]
set_location_assignment PIN_AC30 -to timer_sevseg2[6]
set_location_assignment PIN_AJ29 -to timer_sevseg1[0]
set_location_assignment PIN_AH29 -to timer_sevseg1[1]
set_location_assignment PIN_AH30 -to timer_sevseg1[2]
set_location_assignment PIN_AG30 -to timer_sevseg1[3]
set_location_assignment PIN_AF29 -to timer_sevseg1[4]
set_location_assignment PIN_AF30 -to timer_sevseg1[5]
set_location_assignment PIN_AD27 -to timer_sevseg1[6]
set_location_assignment PIN_V16 -to strike_leds[0]
set_location_assignment PIN_W16 -to strike_leds[1]
set_location_assignment PIN_V17 -to strike_leds[2]
set_location_assignment PIN_AE12 -to reset
set_location_assignment PIN_AH18 -to led1[0]
set_location_assignment PIN_AG16 -to led1[1]
set_location_assignment PIN_AF16 -to led1[2]
set_location_assignment PIN_AH17 -to led2[0]
set_location_assignment PIN_AE16 -to led2[1]
set_location_assignment PIN_AG17 -to led2[2]
set_location_assignment PIN_AK19 -to morse_left
set_location_assignment PIN_AJ19 -to morse_right
set_location_assignment PIN_AJ17 -to morse_tx
set_location_assignment PIN_AJ16 -to morse_led
set_location_assignment PIN_AA18 -to keypad_leds[0]
set_location_assignment PIN_AA19 -to keypad_leds[1]
set_location_assignment PIN_AE17 -to keypad_leds[2]
set_location_assignment PIN_AC20 -to keypad_leds[3]
set_location_assignment PIN_AJ20 -to keypad_TR
set_location_assignment PIN_AH19 -to keypad_TL
set_location_assignment PIN_AH20 -to keypad_LL
set_location_assignment PIN_AK21 -to keypad_LR
set_location_assignment PIN_AD19 -to button
set_location_assignment PIN_Y21 -to debug_leds[6]
set_location_assignment PIN_W21 -to debug_leds[5]
set_location_assignment PIN_W20 -to debug_leds[4]
set_location_assignment PIN_Y19 -to debug_leds[3]
set_location_assignment PIN_W19 -to debug_leds[2]
set_location_assignment PIN_W17 -to debug_leds[1]
set_location_assignment PIN_V18 -to debug_leds[0]
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top