#! /c/iverilog/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-965-g55e06db6)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000000011722e0 .scope module, "CPUTestBench" "CPUTestBench" 2 36;
 .timescale -9 -11;
v00000000011f4140_0 .net "addressBus", 0 16, L_00000000011847f0;  1 drivers
v00000000011f5400_0 .net "clock", 0 0, v0000000001142e80_0;  1 drivers
o000000000119bc58 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000000011f4be0_0 .net "data_c2r", 0 31, o000000000119bc58;  0 drivers
v00000000011f4640_0 .net "data_r2c", 0 31, v00000000011f52c0_0;  1 drivers
v00000000011f4f00_0 .var "reset", 0 0;
v00000000011f4c80_0 .var "sim_end", 0 0;
o000000000119d4b8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000011f54a0_0 .net "writeEnBus", 0 0, o000000000119d4b8;  0 drivers
S_000000000116e250 .scope module, "cg0" "Clock" 2 55, 3 8 0, S_00000000011722e0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "clock";
v0000000001142e80_0 .var "clock", 0 0;
S_0000000001170950 .scope module, "cpu" "CPU" 2 58, 4 8 0, S_00000000011722e0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "memory_data_in";
    .port_info 3 /OUTPUT 17 "memory_address";
L_00000000011847f0 .functor BUFZ 17, v00000000011f3bd0_0, C4<00000000000000000>, C4<00000000000000000>, C4<00000000000000000>;
L_0000000001278690 .functor BUFZ 32, v00000000011f52c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000000011f3f90_0 .var "a", 0 31;
v00000000011f3270_0 .var "b", 0 31;
v00000000011f33b0_0 .var "c", 0 31;
v00000000011f3450_0 .net "c_in", 0 31, L_0000000001278690;  1 drivers
v00000000011f34f0_0 .net "clock", 0 0, v0000000001142e80_0;  alias, 1 drivers
v00000000011f3c70_0 .var "d", 0 31;
v00000000011f3590_0 .var "e", 0 7;
v00000000011f3bd0_0 .var "lb", 15 31;
v00000000011f3d10_0 .net "memory_address", 15 31, L_00000000011847f0;  alias, 1 drivers
v00000000011f3630_0 .net "memory_data_in", 0 31, v00000000011f52c0_0;  alias, 1 drivers
v00000000011f3db0_0 .var "o", 1 7;
v00000000011f5540_0 .var "p", 15 33;
v00000000011f4780_0 .var "pipeline", 0 31;
v00000000011f4fa0_0 .var "q", 15 31;
v00000000011f45a0_0 .var "r", 28 31;
v00000000011f4460_0 .net "reset", 0 0, v00000000011f4f00_0;  1 drivers
v00000000011f5c20_0 .var "uc_din", 0 11;
v00000000011f41e0_0 .var "uc_op", 0 1;
v00000000011f4aa0_0 .net "uc_rom_address", 0 11, v00000000011f3810_0;  1 drivers
v00000000011f5cc0_0 .net "uc_rom_data", 0 31, L_0000000001278850;  1 drivers
E_0000000001197180 .event edge, v00000000011f4780_0;
S_0000000001170ae0 .scope module, "seq" "Sequencer" 4 14, 5 13 0, S_0000000001170950;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 2 "op";
    .port_info 3 /INPUT 12 "din";
    .port_info 4 /OUTPUT 12 "yout";
v0000000001189740_0 .net "clock", 0 0, v0000000001142e80_0;  alias, 1 drivers
v00000000011897e0_0 .net "din", 11 0, v00000000011f5c20_0;  1 drivers
v0000000001189880_0 .var/i "i", 31 0;
v0000000001189920_0 .var "mux", 11 0;
v00000000011f31d0_0 .net "op", 1 0, v00000000011f41e0_0;  1 drivers
v00000000011f38b0_0 .var "pc", 11 0;
v00000000011f3090_0 .net "reset", 0 0, v00000000011f4f00_0;  alias, 1 drivers
v00000000011f3770_0 .var "sp", 1 0;
v00000000011f3ef0 .array "stack", 3 0, 11 0;
v00000000011f3310_0 .var "stackAddr", 1 0;
v00000000011f3130_0 .var "stackWr", 0 0;
v00000000011f3810_0 .var "yout", 11 0;
E_0000000001197000 .event posedge, v00000000011f3090_0, v0000000001142e80_0;
E_0000000001197140/0 .event edge, v00000000011f3770_0, v00000000011f31d0_0, v00000000011f38b0_0, v00000000011897e0_0;
v00000000011f3ef0_0 .array/port v00000000011f3ef0, 0;
v00000000011f3ef0_1 .array/port v00000000011f3ef0, 1;
v00000000011f3ef0_2 .array/port v00000000011f3ef0, 2;
E_0000000001197140/1 .event edge, v00000000011f3310_0, v00000000011f3ef0_0, v00000000011f3ef0_1, v00000000011f3ef0_2;
v00000000011f3ef0_3 .array/port v00000000011f3ef0, 3;
E_0000000001197140/2 .event edge, v00000000011f3ef0_3, v0000000001189920_0;
E_0000000001197140 .event/or E_0000000001197140/0, E_0000000001197140/1, E_0000000001197140/2;
S_00000000011899c0 .scope module, "uc_rom" "CodeROM" 4 18, 6 6 0, S_0000000001170950;
 .timescale -9 -11;
    .port_info 0 /INPUT 12 "address";
    .port_info 1 /OUTPUT 32 "data";
L_0000000001278850 .functor BUFZ 32, L_00000000011f4320, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000000011f36d0_0 .net *"_ivl_0", 31 0, L_00000000011f4320;  1 drivers
v00000000011f3e50_0 .net *"_ivl_2", 13 0, L_00000000011f5900;  1 drivers
L_0000000001230088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000011f3950_0 .net *"_ivl_5", 1 0, L_0000000001230088;  1 drivers
v00000000011f3a90_0 .net "address", 11 0, v00000000011f3810_0;  alias, 1 drivers
v00000000011f39f0_0 .net "data", 31 0, L_0000000001278850;  alias, 1 drivers
v00000000011f3b30 .array "memory", 4095 0, 31 0;
L_00000000011f4320 .array/port v00000000011f3b30, L_00000000011f5900;
L_00000000011f5900 .concat [ 12 2 0 0], v00000000011f3810_0, L_0000000001230088;
S_000000000117b080 .scope module, "ram" "Memory" 2 56, 2 9 0, S_00000000011722e0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 17 "address";
    .port_info 2 /INPUT 1 "write_en";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
P_0000000001197280 .param/l "ADDRESS_MASK" 0 2 12, C4<00000000111111111>;
v00000000011f5360_0 .net "address", 15 31, L_00000000011847f0;  alias, 1 drivers
v00000000011f5860_0 .net "clock", 0 0, v0000000001142e80_0;  alias, 1 drivers
v00000000011f4b40_0 .net "data_in", 0 31, o000000000119bc58;  alias, 0 drivers
v00000000011f52c0_0 .var "data_out", 0 31;
v00000000011f4a00_0 .var/i "i", 31 0;
v00000000011f59a0 .array "ram_cells", 127 0, 0 31;
v00000000011f5680_0 .net "write_en", 0 0, o000000000119d4b8;  alias, 0 drivers
E_0000000001197840 .event posedge, v0000000001142e80_0;
v00000000011f59a0_0 .array/port v00000000011f59a0, 0;
v00000000011f59a0_1 .array/port v00000000011f59a0, 1;
v00000000011f59a0_2 .array/port v00000000011f59a0, 2;
E_0000000001197900/0 .event edge, v00000000011f3d10_0, v00000000011f59a0_0, v00000000011f59a0_1, v00000000011f59a0_2;
v00000000011f59a0_3 .array/port v00000000011f59a0, 3;
v00000000011f59a0_4 .array/port v00000000011f59a0, 4;
v00000000011f59a0_5 .array/port v00000000011f59a0, 5;
v00000000011f59a0_6 .array/port v00000000011f59a0, 6;
E_0000000001197900/1 .event edge, v00000000011f59a0_3, v00000000011f59a0_4, v00000000011f59a0_5, v00000000011f59a0_6;
v00000000011f59a0_7 .array/port v00000000011f59a0, 7;
v00000000011f59a0_8 .array/port v00000000011f59a0, 8;
v00000000011f59a0_9 .array/port v00000000011f59a0, 9;
v00000000011f59a0_10 .array/port v00000000011f59a0, 10;
E_0000000001197900/2 .event edge, v00000000011f59a0_7, v00000000011f59a0_8, v00000000011f59a0_9, v00000000011f59a0_10;
v00000000011f59a0_11 .array/port v00000000011f59a0, 11;
v00000000011f59a0_12 .array/port v00000000011f59a0, 12;
v00000000011f59a0_13 .array/port v00000000011f59a0, 13;
v00000000011f59a0_14 .array/port v00000000011f59a0, 14;
E_0000000001197900/3 .event edge, v00000000011f59a0_11, v00000000011f59a0_12, v00000000011f59a0_13, v00000000011f59a0_14;
v00000000011f59a0_15 .array/port v00000000011f59a0, 15;
v00000000011f59a0_16 .array/port v00000000011f59a0, 16;
v00000000011f59a0_17 .array/port v00000000011f59a0, 17;
v00000000011f59a0_18 .array/port v00000000011f59a0, 18;
E_0000000001197900/4 .event edge, v00000000011f59a0_15, v00000000011f59a0_16, v00000000011f59a0_17, v00000000011f59a0_18;
v00000000011f59a0_19 .array/port v00000000011f59a0, 19;
v00000000011f59a0_20 .array/port v00000000011f59a0, 20;
v00000000011f59a0_21 .array/port v00000000011f59a0, 21;
v00000000011f59a0_22 .array/port v00000000011f59a0, 22;
E_0000000001197900/5 .event edge, v00000000011f59a0_19, v00000000011f59a0_20, v00000000011f59a0_21, v00000000011f59a0_22;
v00000000011f59a0_23 .array/port v00000000011f59a0, 23;
v00000000011f59a0_24 .array/port v00000000011f59a0, 24;
v00000000011f59a0_25 .array/port v00000000011f59a0, 25;
v00000000011f59a0_26 .array/port v00000000011f59a0, 26;
E_0000000001197900/6 .event edge, v00000000011f59a0_23, v00000000011f59a0_24, v00000000011f59a0_25, v00000000011f59a0_26;
v00000000011f59a0_27 .array/port v00000000011f59a0, 27;
v00000000011f59a0_28 .array/port v00000000011f59a0, 28;
v00000000011f59a0_29 .array/port v00000000011f59a0, 29;
v00000000011f59a0_30 .array/port v00000000011f59a0, 30;
E_0000000001197900/7 .event edge, v00000000011f59a0_27, v00000000011f59a0_28, v00000000011f59a0_29, v00000000011f59a0_30;
v00000000011f59a0_31 .array/port v00000000011f59a0, 31;
v00000000011f59a0_32 .array/port v00000000011f59a0, 32;
v00000000011f59a0_33 .array/port v00000000011f59a0, 33;
v00000000011f59a0_34 .array/port v00000000011f59a0, 34;
E_0000000001197900/8 .event edge, v00000000011f59a0_31, v00000000011f59a0_32, v00000000011f59a0_33, v00000000011f59a0_34;
v00000000011f59a0_35 .array/port v00000000011f59a0, 35;
v00000000011f59a0_36 .array/port v00000000011f59a0, 36;
v00000000011f59a0_37 .array/port v00000000011f59a0, 37;
v00000000011f59a0_38 .array/port v00000000011f59a0, 38;
E_0000000001197900/9 .event edge, v00000000011f59a0_35, v00000000011f59a0_36, v00000000011f59a0_37, v00000000011f59a0_38;
v00000000011f59a0_39 .array/port v00000000011f59a0, 39;
v00000000011f59a0_40 .array/port v00000000011f59a0, 40;
v00000000011f59a0_41 .array/port v00000000011f59a0, 41;
v00000000011f59a0_42 .array/port v00000000011f59a0, 42;
E_0000000001197900/10 .event edge, v00000000011f59a0_39, v00000000011f59a0_40, v00000000011f59a0_41, v00000000011f59a0_42;
v00000000011f59a0_43 .array/port v00000000011f59a0, 43;
v00000000011f59a0_44 .array/port v00000000011f59a0, 44;
v00000000011f59a0_45 .array/port v00000000011f59a0, 45;
v00000000011f59a0_46 .array/port v00000000011f59a0, 46;
E_0000000001197900/11 .event edge, v00000000011f59a0_43, v00000000011f59a0_44, v00000000011f59a0_45, v00000000011f59a0_46;
v00000000011f59a0_47 .array/port v00000000011f59a0, 47;
v00000000011f59a0_48 .array/port v00000000011f59a0, 48;
v00000000011f59a0_49 .array/port v00000000011f59a0, 49;
v00000000011f59a0_50 .array/port v00000000011f59a0, 50;
E_0000000001197900/12 .event edge, v00000000011f59a0_47, v00000000011f59a0_48, v00000000011f59a0_49, v00000000011f59a0_50;
v00000000011f59a0_51 .array/port v00000000011f59a0, 51;
v00000000011f59a0_52 .array/port v00000000011f59a0, 52;
v00000000011f59a0_53 .array/port v00000000011f59a0, 53;
v00000000011f59a0_54 .array/port v00000000011f59a0, 54;
E_0000000001197900/13 .event edge, v00000000011f59a0_51, v00000000011f59a0_52, v00000000011f59a0_53, v00000000011f59a0_54;
v00000000011f59a0_55 .array/port v00000000011f59a0, 55;
v00000000011f59a0_56 .array/port v00000000011f59a0, 56;
v00000000011f59a0_57 .array/port v00000000011f59a0, 57;
v00000000011f59a0_58 .array/port v00000000011f59a0, 58;
E_0000000001197900/14 .event edge, v00000000011f59a0_55, v00000000011f59a0_56, v00000000011f59a0_57, v00000000011f59a0_58;
v00000000011f59a0_59 .array/port v00000000011f59a0, 59;
v00000000011f59a0_60 .array/port v00000000011f59a0, 60;
v00000000011f59a0_61 .array/port v00000000011f59a0, 61;
v00000000011f59a0_62 .array/port v00000000011f59a0, 62;
E_0000000001197900/15 .event edge, v00000000011f59a0_59, v00000000011f59a0_60, v00000000011f59a0_61, v00000000011f59a0_62;
v00000000011f59a0_63 .array/port v00000000011f59a0, 63;
v00000000011f59a0_64 .array/port v00000000011f59a0, 64;
v00000000011f59a0_65 .array/port v00000000011f59a0, 65;
v00000000011f59a0_66 .array/port v00000000011f59a0, 66;
E_0000000001197900/16 .event edge, v00000000011f59a0_63, v00000000011f59a0_64, v00000000011f59a0_65, v00000000011f59a0_66;
v00000000011f59a0_67 .array/port v00000000011f59a0, 67;
v00000000011f59a0_68 .array/port v00000000011f59a0, 68;
v00000000011f59a0_69 .array/port v00000000011f59a0, 69;
v00000000011f59a0_70 .array/port v00000000011f59a0, 70;
E_0000000001197900/17 .event edge, v00000000011f59a0_67, v00000000011f59a0_68, v00000000011f59a0_69, v00000000011f59a0_70;
v00000000011f59a0_71 .array/port v00000000011f59a0, 71;
v00000000011f59a0_72 .array/port v00000000011f59a0, 72;
v00000000011f59a0_73 .array/port v00000000011f59a0, 73;
v00000000011f59a0_74 .array/port v00000000011f59a0, 74;
E_0000000001197900/18 .event edge, v00000000011f59a0_71, v00000000011f59a0_72, v00000000011f59a0_73, v00000000011f59a0_74;
v00000000011f59a0_75 .array/port v00000000011f59a0, 75;
v00000000011f59a0_76 .array/port v00000000011f59a0, 76;
v00000000011f59a0_77 .array/port v00000000011f59a0, 77;
v00000000011f59a0_78 .array/port v00000000011f59a0, 78;
E_0000000001197900/19 .event edge, v00000000011f59a0_75, v00000000011f59a0_76, v00000000011f59a0_77, v00000000011f59a0_78;
v00000000011f59a0_79 .array/port v00000000011f59a0, 79;
v00000000011f59a0_80 .array/port v00000000011f59a0, 80;
v00000000011f59a0_81 .array/port v00000000011f59a0, 81;
v00000000011f59a0_82 .array/port v00000000011f59a0, 82;
E_0000000001197900/20 .event edge, v00000000011f59a0_79, v00000000011f59a0_80, v00000000011f59a0_81, v00000000011f59a0_82;
v00000000011f59a0_83 .array/port v00000000011f59a0, 83;
v00000000011f59a0_84 .array/port v00000000011f59a0, 84;
v00000000011f59a0_85 .array/port v00000000011f59a0, 85;
v00000000011f59a0_86 .array/port v00000000011f59a0, 86;
E_0000000001197900/21 .event edge, v00000000011f59a0_83, v00000000011f59a0_84, v00000000011f59a0_85, v00000000011f59a0_86;
v00000000011f59a0_87 .array/port v00000000011f59a0, 87;
v00000000011f59a0_88 .array/port v00000000011f59a0, 88;
v00000000011f59a0_89 .array/port v00000000011f59a0, 89;
v00000000011f59a0_90 .array/port v00000000011f59a0, 90;
E_0000000001197900/22 .event edge, v00000000011f59a0_87, v00000000011f59a0_88, v00000000011f59a0_89, v00000000011f59a0_90;
v00000000011f59a0_91 .array/port v00000000011f59a0, 91;
v00000000011f59a0_92 .array/port v00000000011f59a0, 92;
v00000000011f59a0_93 .array/port v00000000011f59a0, 93;
v00000000011f59a0_94 .array/port v00000000011f59a0, 94;
E_0000000001197900/23 .event edge, v00000000011f59a0_91, v00000000011f59a0_92, v00000000011f59a0_93, v00000000011f59a0_94;
v00000000011f59a0_95 .array/port v00000000011f59a0, 95;
v00000000011f59a0_96 .array/port v00000000011f59a0, 96;
v00000000011f59a0_97 .array/port v00000000011f59a0, 97;
v00000000011f59a0_98 .array/port v00000000011f59a0, 98;
E_0000000001197900/24 .event edge, v00000000011f59a0_95, v00000000011f59a0_96, v00000000011f59a0_97, v00000000011f59a0_98;
v00000000011f59a0_99 .array/port v00000000011f59a0, 99;
v00000000011f59a0_100 .array/port v00000000011f59a0, 100;
v00000000011f59a0_101 .array/port v00000000011f59a0, 101;
v00000000011f59a0_102 .array/port v00000000011f59a0, 102;
E_0000000001197900/25 .event edge, v00000000011f59a0_99, v00000000011f59a0_100, v00000000011f59a0_101, v00000000011f59a0_102;
v00000000011f59a0_103 .array/port v00000000011f59a0, 103;
v00000000011f59a0_104 .array/port v00000000011f59a0, 104;
v00000000011f59a0_105 .array/port v00000000011f59a0, 105;
v00000000011f59a0_106 .array/port v00000000011f59a0, 106;
E_0000000001197900/26 .event edge, v00000000011f59a0_103, v00000000011f59a0_104, v00000000011f59a0_105, v00000000011f59a0_106;
v00000000011f59a0_107 .array/port v00000000011f59a0, 107;
v00000000011f59a0_108 .array/port v00000000011f59a0, 108;
v00000000011f59a0_109 .array/port v00000000011f59a0, 109;
v00000000011f59a0_110 .array/port v00000000011f59a0, 110;
E_0000000001197900/27 .event edge, v00000000011f59a0_107, v00000000011f59a0_108, v00000000011f59a0_109, v00000000011f59a0_110;
v00000000011f59a0_111 .array/port v00000000011f59a0, 111;
v00000000011f59a0_112 .array/port v00000000011f59a0, 112;
v00000000011f59a0_113 .array/port v00000000011f59a0, 113;
v00000000011f59a0_114 .array/port v00000000011f59a0, 114;
E_0000000001197900/28 .event edge, v00000000011f59a0_111, v00000000011f59a0_112, v00000000011f59a0_113, v00000000011f59a0_114;
v00000000011f59a0_115 .array/port v00000000011f59a0, 115;
v00000000011f59a0_116 .array/port v00000000011f59a0, 116;
v00000000011f59a0_117 .array/port v00000000011f59a0, 117;
v00000000011f59a0_118 .array/port v00000000011f59a0, 118;
E_0000000001197900/29 .event edge, v00000000011f59a0_115, v00000000011f59a0_116, v00000000011f59a0_117, v00000000011f59a0_118;
v00000000011f59a0_119 .array/port v00000000011f59a0, 119;
v00000000011f59a0_120 .array/port v00000000011f59a0, 120;
v00000000011f59a0_121 .array/port v00000000011f59a0, 121;
v00000000011f59a0_122 .array/port v00000000011f59a0, 122;
E_0000000001197900/30 .event edge, v00000000011f59a0_119, v00000000011f59a0_120, v00000000011f59a0_121, v00000000011f59a0_122;
v00000000011f59a0_123 .array/port v00000000011f59a0, 123;
v00000000011f59a0_124 .array/port v00000000011f59a0, 124;
v00000000011f59a0_125 .array/port v00000000011f59a0, 125;
v00000000011f59a0_126 .array/port v00000000011f59a0, 126;
E_0000000001197900/31 .event edge, v00000000011f59a0_123, v00000000011f59a0_124, v00000000011f59a0_125, v00000000011f59a0_126;
v00000000011f59a0_127 .array/port v00000000011f59a0, 127;
E_0000000001197900/32 .event edge, v00000000011f59a0_127;
E_0000000001197900 .event/or E_0000000001197900/0, E_0000000001197900/1, E_0000000001197900/2, E_0000000001197900/3, E_0000000001197900/4, E_0000000001197900/5, E_0000000001197900/6, E_0000000001197900/7, E_0000000001197900/8, E_0000000001197900/9, E_0000000001197900/10, E_0000000001197900/11, E_0000000001197900/12, E_0000000001197900/13, E_0000000001197900/14, E_0000000001197900/15, E_0000000001197900/16, E_0000000001197900/17, E_0000000001197900/18, E_0000000001197900/19, E_0000000001197900/20, E_0000000001197900/21, E_0000000001197900/22, E_0000000001197900/23, E_0000000001197900/24, E_0000000001197900/25, E_0000000001197900/26, E_0000000001197900/27, E_0000000001197900/28, E_0000000001197900/29, E_0000000001197900/30, E_0000000001197900/31, E_0000000001197900/32;
    .scope S_000000000116e250;
T_0 ;
    %delay 0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001142e80_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_000000000116e250;
T_1 ;
    %delay 5000, 0;
    %load/vec4 v0000000001142e80_0;
    %inv;
    %assign/vec4 v0000000001142e80_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_000000000117b080;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000011f4a00_0, 0, 32;
T_2.0 ;
    %load/vec4 v00000000011f4a00_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v00000000011f4a00_0;
    %store/vec4a v00000000011f59a0, 4, 0;
    %load/vec4 v00000000011f4a00_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000011f4a00_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .thread T_2;
    .scope S_000000000117b080;
T_3 ;
    %wait E_0000000001197900;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000011f52c0_0, 0, 32;
    %load/vec4 v00000000011f5360_0;
    %load/vec4 v00000000011f5360_0;
    %pushi/vec4 511, 0, 17;
    %and;
    %ix/vec4 4;
    %load/vec4a v00000000011f59a0, 4;
    %store/vec4 v00000000011f52c0_0, 0, 32;
    %jmp T_3.1;
T_3.1 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000000000117b080;
T_4 ;
    %wait E_0000000001197840;
    %load/vec4 v00000000011f5680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v00000000011f4b40_0;
    %load/vec4 v00000000011f5360_0;
    %pushi/vec4 511, 0, 17;
    %and;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000011f59a0, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000000001170ae0;
T_5 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v00000000011f38b0_0, 0, 12;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v00000000011f3770_0, 0, 2;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v00000000011f3810_0, 0, 12;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0000000001189920_0, 0, 12;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011f3130_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001189880_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000000001189880_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_5.1, 5;
    %pushi/vec4 0, 0, 12;
    %ix/getv/s 4, v0000000001189880_0;
    %store/vec4a v00000000011f3ef0, 4, 0;
    %load/vec4 v0000000001189880_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000001189880_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000000001170ae0;
T_6 ;
    %wait E_0000000001197140;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011f3130_0, 0, 1;
    %load/vec4 v00000000011f3770_0;
    %store/vec4 v00000000011f3310_0, 0, 2;
    %load/vec4 v00000000011f31d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %jmp T_6.4;
T_6.0 ;
    %load/vec4 v00000000011f38b0_0;
    %store/vec4 v0000000001189920_0, 0, 12;
    %jmp T_6.4;
T_6.1 ;
    %load/vec4 v00000000011897e0_0;
    %store/vec4 v0000000001189920_0, 0, 12;
    %jmp T_6.4;
T_6.2 ;
    %load/vec4 v00000000011897e0_0;
    %store/vec4 v0000000001189920_0, 0, 12;
    %load/vec4 v00000000011f3770_0;
    %addi 1, 0, 2;
    %store/vec4 v00000000011f3310_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000011f3130_0, 0, 1;
    %jmp T_6.4;
T_6.3 ;
    %load/vec4 v00000000011f3310_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v00000000011f3ef0, 4;
    %store/vec4 v0000000001189920_0, 0, 12;
    %jmp T_6.4;
T_6.4 ;
    %pop/vec4 1;
    %load/vec4 v0000000001189920_0;
    %store/vec4 v00000000011f3810_0, 0, 12;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000000001170ae0;
T_7 ;
    %wait E_0000000001197000;
    %load/vec4 v00000000011f3090_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v00000000011f38b0_0, 0, 12;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v00000000011f3770_0, 0, 2;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000000011f3130_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v00000000011f38b0_0;
    %load/vec4 v00000000011f3310_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000011f3ef0, 0, 4;
T_7.2 ;
    %load/vec4 v00000000011f31d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %jmp T_7.8;
T_7.4 ;
    %jmp T_7.8;
T_7.5 ;
    %jmp T_7.8;
T_7.6 ;
    %load/vec4 v00000000011f3770_0;
    %addi 1, 0, 2;
    %assign/vec4 v00000000011f3770_0, 0;
    %jmp T_7.8;
T_7.7 ;
    %load/vec4 v00000000011f3770_0;
    %subi 1, 0, 2;
    %assign/vec4 v00000000011f3770_0, 0;
    %jmp T_7.8;
T_7.8 ;
    %pop/vec4 1;
    %load/vec4 v00000000011f3810_0;
    %addi 1, 0, 12;
    %assign/vec4 v00000000011f38b0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000000011899c0;
T_8 ;
    %vpi_call 6 9 "$readmemh", "microcode.txt", v00000000011f3b30 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0000000001170950;
T_9 ;
    %wait E_0000000001197180;
    %load/vec4 v00000000011f4780_0;
    %parti/s 12, 0, 2;
    %store/vec4 v00000000011f5c20_0, 0, 12;
    %load/vec4 v00000000011f4780_0;
    %parti/s 2, 24, 6;
    %store/vec4 v00000000011f41e0_0, 0, 2;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000000001170950;
T_10 ;
    %wait E_0000000001197000;
    %load/vec4 v00000000011f4460_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000011f3f90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000011f3270_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000011f33b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000011f3c70_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v00000000011f3db0_0, 0;
    %pushi/vec4 1, 0, 19;
    %assign/vec4 v00000000011f5540_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v00000000011f4fa0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000011f45a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000000011f3590_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000011f4780_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000000011f5cc0_0;
    %assign/vec4 v00000000011f4780_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000000011722e0;
T_11 ;
    %vpi_call 2 38 "$dumpfile", "vcd/CPUTestBench.vcd" {0 0 0};
    %vpi_call 2 39 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000000011722e0 {0 0 0};
    %vpi_call 2 41 "$write", "fetch: " {0 0 0};
    %vpi_call 2 42 "$readmemh", "programs/init.txt", v00000000011f59a0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011f4c80_0, 0, 1;
    %delay 0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011f4f00_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000011f4f00_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011f4f00_0, 0, 1;
    %delay 500000, 0;
    %vpi_call 2 45 "$finish" {0 0 0};
    %vpi_call 2 47 "$display", "All done!" {0 0 0};
    %vpi_call 2 48 "$finish" {0 0 0};
    %end;
    .thread T_11;
    .scope S_00000000011722e0;
T_12 ;
    %wait E_0000000001197840;
    %load/vec4 v00000000011f54a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v00000000011f4140_0;
    %pushi/vec4 256, 0, 17;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000011f4be0_0;
    %pushi/vec4 65537, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000011f4c80_0, 0;
T_12.2 ;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "CPUTestBench.v";
    "./Clock.v";
    "./CPU.v";
    "./Sequencer.v";
    "./CodeROM.v";
