{
  "$schema": "https://raw.githubusercontent.com/jsonresume/resume-schema/v1.0.0/schema.json",
  "basics": {
    "name": "Vijay Rajan Machingauth",
    "label": "Engineering Director, Intel Corporation",
    "email": "vijay.rajan@gmail.com",
	"image": "./vijay.png",
	"url": "https://mvjay.github.io",
    "phone": "(408)-797-4215",
    "summary": "Building & leading high-velocity teams focused on solving complex engineering problems, managing cross-geo teams, SoC power management, firmware validation, arch/micro arch debug in pre/post-si env, ARM and X86 architectures, CAD tools development for microprocessors/graphics, emulation bring up/debug/collateral development, Arch simulation & modeling, Virtual Platforms, C, C++, python, perl & ruby",
    "location": {
      "postalCode": "CA 95008",
      "city": "Campbell",
      "countryCode": "US",
      "region": "California,"
    },
    "profiles": [
      {
        "network": "Linkedin",
        "url": "https://linkedin.com/in/vijay-rajan-machingauth-728721"
      },
	  {
        "network": "github",
        "url": "https://mvjay.github.io/resume/"
      }
    ]
  },
  "work": [
    {
      "company": "Intel Corporation",
      "location": "Santa Clara, CA",
      "endDate": "",
      "highlights": [],
      "position": "Engineering Director, Software & Advanced Technology Group",
      "startDate": "2021-07-01",
      "summary": "Lead the client power management virtual platform and the Simulation Architecture teams - responsible for delivering virtual platforms for Intel's client products with power management capabilities, R&D of advanced simulation capabilities. Hands-on role setting the technical direction & strategy, design, modeling, development, platform debug and deployment.",
      "website": "https://www.linkedin.com/company/intel-corporation/"
    },
    {
      "company": "Intel Corporation",
      "location": "Santa Clara, CA",
      "endDate": "2021-06-01",
      "highlights": [],
      "position": "Senior Engineering Manager Technical, IPG",
      "startDate": "2015-11-01",
      "summary": "Led the server power management IP and firmware validation and the Intel server manageability IP development teams - delivering power management and manageability IPs and FW for all Intel server products.",
		"highlights": [
        "Icelake Server, Snowridge, Icelake-D, Sapphire Rapids, Intel 4 Server Products"
      ],
      "website": "https://www.linkedin.com/company/intel-corporation/"
    },
    {
      "company": "Samsung India Software Operations, Bangalore",
      "location": "Bangalore, India",
      "endDate": "2015-09-01",
      "highlights": [],
      "position": "Senior Chief Engineer, Validation Architect",
      "startDate": "2014-07-01",
      "summary": "Senior Chief Engineer and Validation Architect responsible for validation strategy for Exynos mobile SoCs. simulation, emulation, multi-IP & multi-processor validation strategies",
      "website": "https://www.linkedin.com/company/samsung-india-software-operations-bangalore/"
    },
    {
      "company": "Intel Technology India Pvt Ltd",
      "location": "Bangalore, India",
      "endDate": "2014-06-01",
      "highlights": [],
      "position": "Technical Lead, Post-Silicon Validation",
      "startDate": "2012-05-01",
      "summary": "Led a team focused on Xeon power management post-silicon validation on Jaketown, Ivytown and Broadwell server. Driving test content development, execution and debug. Responsibilities include content and execution planning, failure debug for internal and externally reported issues. ",
		"highlights": [],
      "website": "https://www.linkedin.com/company/intel-corporation/"
    },
    {
      "company": "Intel Technology India Pvt Ltd",
      "location": "Bangalore, India",
      "endDate": "2014-06-01",
      "highlights": [],
      "position": "Technical Lead, Post-Silicon Debug and Debug tools",
      "startDate": "2010-07-01",
      "summary": "Led a team developing post-silicon debug tools. These tools are used for the post-si system debug of Intel multi-core Xeon Microprocessors. Validation of power management features and manual debug of failures.",
      "website": "https://www.linkedin.com/company/intel-corporation/"
    },
    {
      "company": "Intel Technology India Pvt Ltd",
      "location": "Bangalore, India",
      "endDate": "2010-07-01",
      "highlights": [],
      "position": "Technical Lead, SV tools",
      "startDate": "2008-07-01",
      "summary": "Led a team to develop post-si tools that increased debug productivity and improved TTM.",
      "website": "https://www.linkedin.com/company/intel-corporation/"
    },
    {
      "company": "Intel Technology India Pvt Ltd",
      "location": "Bangalore, India",
      "endDate": "2008-11-01",
      "highlights": [],
      "position": "Senior CAD Engineer",
      "startDate": "2003-10-01",
      "summary": "Validation tools - architectural/micro-architectural pre-silicon validation tools, developing simulation/emulation solutions.",
      "website": "https://www.linkedin.com/company/intel-corporation/"
    }
  ],
  "education": [
    {
      "institution": "University of Minnesota",
      "area": "Computer Engineering & Math (Minor)",
      "studyType": "MS",
      "startDate": "2001-09-01",
      "endDate": "2003-05-31",
      "score": "3.8" 
    },
    {
      "institution": "Sri Venkateswara College of Engg, Chennai",
      "area": "Electrical and Electronics Engg",
      "studyType": "B.E.",
      "startDate": "1997-06-01",
      "endDate": "2001-05-31"
    }
  ],
  "awards": [
    {
      "title": "Intel Achievement Award",
      "date": "2005-05-31",
      "awarder": "Intel Corportation",
      "summary": "Intel Achievement Award (IAA) for RTL simulator development and deployment."
    }
  ],
  "languages": [
    {
      "language": "English, Tamil, Malayalam, Hindi"
    }
  ],
  "skills": [
    {
      "name": "Hardware Architecture & Design",
      "keywords": ["Microprocessors", "Debug", "Firmware Design & Validation", "CAD Automation", "RTL Design & Validation", "Architecture", "SystemVerilog", "Post-Si Validation", "SoC Power Management", "Emulation", "Simulation"]
    },
    {
      "name": "Software/Programming Languages",
      "keywords": ["C", "C++", "Python", "Perl", "Ruby", "X86/IA32", "General Assembly Language Programming", "Debug"]
    },
    {
      "name": "Leadership",
      "keywords": ["Mentoring", "Building & Leading High-Velocity Teams", "Project Management"]
    }
  ],
  "meta": {
    "canonical": "https://raw.githubusercontent.com/jsonresume/resume-schema/master/resume.json",
    "version": "v1.0.0",
    "lastModified": "2017-12-24T15:53:00"
  }
}
