
---------- Begin Simulation Statistics ----------
sim_seconds                                 12.169460                       # Number of seconds simulated
sim_ticks                                12169459758000                       # Number of ticks simulated
final_tick                               12798353687000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  17230                       # Simulator instruction rate (inst/s)
host_op_rate                                    29518                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2096776846                       # Simulator tick rate (ticks/s)
host_mem_usage                                2259516                       # Number of bytes of host memory used
host_seconds                                  5803.89                       # Real time elapsed on the host
sim_insts                                   100000009                       # Number of instructions simulated
sim_ops                                     171319828                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus.inst        12480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus.data      5095360                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.inst               128                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data                64                       # Number of bytes read from this memory
system.physmem.bytes_read::total              5108032                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus.inst        12480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst          128                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           12608                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2179584                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2179584                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus.inst          195                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus.data        79615                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.inst                  2                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data                  1                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 79813                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           34056                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                34056                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus.inst         1026                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus.data       418701                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.inst                   11                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data                    5                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                  419742                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus.inst         1026                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst              11                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total               1036                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks            179103                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                 179103                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks            179103                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.inst         1026                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.data       418701                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst                  11                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data                   5                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total                 598845                       # Total bandwidth to/from this memory (bytes/s)
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.switch_cpus.numCycles              12169459749                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.BPredUnit.lookups         46588695                       # Number of BP lookups
system.switch_cpus.BPredUnit.condPredicted     46588695                       # Number of conditional branches predicted
system.switch_cpus.BPredUnit.condIncorrect      1286925                       # Number of conditional branches incorrect
system.switch_cpus.BPredUnit.BTBLookups      33987281                       # Number of BTB lookups
system.switch_cpus.BPredUnit.BTBHits         32877889                       # Number of BTB hits
system.switch_cpus.BPredUnit.BTBCorrect             0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.BPredUnit.usedRAS                0                       # Number of times the RAS was used to get a target.
system.switch_cpus.BPredUnit.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.fetch.icacheStallCycles     39503167                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts              232984464                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches            46588695                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     32877889                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles              75879504                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        27363172                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles     4498974389                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.CacheLines          37475264                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       4453018                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples   4633943036                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.090507                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     0.775072                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       4558830680     98.38%     98.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          2130737      0.05%     98.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         13428983      0.29%     98.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          9469975      0.20%     98.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           699204      0.02%     98.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          5247999      0.11%     99.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          7670953      0.17%     99.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          4773697      0.10%     99.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         31690808      0.68%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   4633943036                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.003828                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.019145                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles         52122481                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles    4493965462                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles          63569200                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles       4699909                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles       19585976                       # Number of cycles decode is squashing
system.switch_cpus.decode.DecodedInsts      375249382                       # Number of instructions handled by decode
system.switch_cpus.rename.SquashCycles       19585976                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles         58633739                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles      4459052679                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles          61330249                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      35340386                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts      357112893                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents       3920148                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents        7162824                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents      13904754                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.FullRegisterEvents     18589954                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands    439074412                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups     869006147                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups    869003873                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups         2274                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps     208218321                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        230855974                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          33815787                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads     43240448                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     18499243                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     13225000                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     10579538                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded          299639656                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         252892164                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued      1821434                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    126906247                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    218204132                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   4633943036                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.054574                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     0.448127                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   4546388716     98.11%     98.11% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     21227608      0.46%     98.57% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     17856751      0.39%     98.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     19235501      0.42%     99.37% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     15550577      0.34%     99.70% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      7854114      0.17%     99.87% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      4168648      0.09%     99.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1529183      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       131938      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   4633943036                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         1109028     85.90%     85.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     85.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     85.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     85.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     85.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     85.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     85.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     85.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     85.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     85.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     85.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     85.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     85.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     85.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     85.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     85.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     85.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     85.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     85.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     85.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     85.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     85.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     85.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     85.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     85.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     85.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     85.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     85.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     85.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         170128     13.18%     99.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         11968      0.93%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass        65216      0.03%      0.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     200359436     79.23%     79.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     79.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     79.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd           22      0.00%     79.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     79.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     79.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     79.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     79.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     79.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     79.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     79.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     79.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     79.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     79.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     79.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     79.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     37285423     14.74%     94.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     15182067      6.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      252892164                       # Type of FU issued
system.switch_cpus.iq.rate                   0.020781                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt             1291124                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.005105                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   5142839779                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes    426549375                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    229748034                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads          143                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes          881                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses           50                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      254118000                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses              72                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads      1813073                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads     19867586                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses        36823                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation         4511                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores      5829842                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked      6965197                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles       19585976                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles      4136342569                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles        292826                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts    299639656                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts     18433967                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts      43240448                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts     18499243                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents          67769                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents          1702                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents         4511                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect       850298                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect       489669                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      1339967                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts     238066900                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts      35805017                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     14825264                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_refs             50731659                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         20870360                       # Number of branches executed
system.switch_cpus.iew.exec_stores           14926642                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.019563                       # Inst execution rate
system.switch_cpus.iew.wb_sent              230147237                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count             229748084                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         175387192                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers         272923361                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.018879                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.642624                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts    128321830                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.branchMispredicts      1286925                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   4614357060                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.037128                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     0.431903                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   4561953978     98.86%     98.86% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     16945675      0.37%     99.23% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      8682046      0.19%     99.42% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      9967896      0.22%     99.64% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      2838771      0.06%     99.70% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5      3942153      0.09%     99.78% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      1321394      0.03%     99.81% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      1529023      0.03%     99.84% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      7176124      0.16%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   4614357060                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts    100000004                       # Number of instructions committed
system.switch_cpus.commit.committedOps      171319821                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs               36042248                       # Number of memory references committed
system.switch_cpus.commit.loads              23372847                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches           17736778                       # Number of branches committed
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         171277709                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events       7176124                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads           4906822587                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           618884266                       # The number of ROB writes
system.switch_cpus.timesIdled                  362330                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles              7535516713                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts           100000004                       # Number of Instructions Simulated
system.switch_cpus.committedOps             171319821                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total     100000004                       # Number of Instructions Simulated
system.switch_cpus.cpi                     121.694593                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total               121.694593                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.008217                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.008217                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads        448038178                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       283135410                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads                61                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes               74                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads        98962917                       # number of misc regfile reads
system.l2.replacements                          46907                       # number of replacements
system.l2.tagsinuse                      29959.586752                       # Cycle average of tags in use
system.l2.total_refs                           914714                       # Total number of references to valid blocks.
system.l2.sampled_refs                          79668                       # Sample count of references to valid blocks.
system.l2.avg_refs                          11.481574                       # Average number of references to valid blocks.
system.l2.warmup_cycle                   7940208527000                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         13521.603120                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.inst      20.050284                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.data   16417.296834                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst               0.460921                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data               0.175592                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.412647                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.inst      0.000612                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.data      0.501016                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.000014                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.000005                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.914294                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.data       684311                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  684311                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           255736                       # number of Writeback hits
system.l2.Writeback_hits::total                255736                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data       153962                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                153962                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.data        838273                       # number of demand (read+write) hits
system.l2.demand_hits::total                   838273                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.data       838273                       # number of overall hits
system.l2.overall_hits::total                  838273                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst          195                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data        54144                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.inst                  2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                  1                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 54342                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data        25471                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               25471                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst          195                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data        79615                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.inst                   2                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                   1                       # number of demand (read+write) misses
system.l2.demand_misses::total                  79813                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst          195                       # number of overall misses
system.l2.overall_misses::switch_cpus.data        79615                       # number of overall misses
system.l2.overall_misses::cpu.inst                  2                       # number of overall misses
system.l2.overall_misses::cpu.data                  1                       # number of overall misses
system.l2.overall_misses::total                 79813                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst   4368502000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data 1212947973000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total    1217316475000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data 570602891500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  570602891500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst   4368502000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data 1783550864500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1787919366500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst   4368502000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data 1783550864500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1787919366500                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst          195                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data       738455                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.inst                2                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data                1                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              738653                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       255736                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            255736                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       179433                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            179433                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst          195                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data       917888                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.inst                 2                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data                 1                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               918086                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst          195                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data       917888                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.inst                2                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data                1                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              918086                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.073321                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.inst               1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data               1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.073569                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.141953                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.141953                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.086737                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.086934                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.086737                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.086934                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 22402574.358974                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 22402260.139628                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 22401024.529830                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 22402060.833890                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 22402060.833890                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 22402574.358974                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 22402196.376311                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 22401355.249145                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 22402574.358974                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 22402196.376311                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 22401355.249145                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                34056                       # number of writebacks
system.l2.writebacks::total                     34056                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst          195                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data        54144                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            54339                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data        25471                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          25471                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst          195                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data        79615                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             79810                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst          195                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data        79615                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            79810                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst   4366162000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data 1212298043000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total 1216664205000                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data 570297088000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 570297088000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst   4366162000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data 1782595131000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1786961293000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst   4366162000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data 1782595131000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1786961293000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.073321                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.073565                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.141953                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.141953                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.086737                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.086931                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.086737                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.086931                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 22390574.358974                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 22390256.408836                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 22390257.549826                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 22390054.885949                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 22390054.885949                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 22390574.358974                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 22390191.936193                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 22390192.870568                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 22390574.358974                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 22390191.936193                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 22390192.870568                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.numCycles                               10                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           5                       # Number of instructions committed
system.cpu.committedOps                             7                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     7                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            7                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                  20                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  9                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             2                       # number of memory refs
system.cpu.num_load_insts                           1                       # Number of load instructions
system.cpu.num_store_insts                          1                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                         10                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.replacements                      2                       # number of replacements
system.cpu.icache.tagsinuse                 81.321759                       # Cycle average of tags in use
system.cpu.icache.total_refs                 37474967                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    197                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               190228.258883                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::switch_cpus.inst    79.321759                       # Average occupied blocks per requestor
system.cpu.icache.occ_blocks::cpu.inst       2.000000                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::switch_cpus.inst     0.154925                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::cpu.inst      0.003906                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.158832                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst     37474961                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::cpu.inst            6                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        37474967                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst     37474961                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::cpu.inst             6                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         37474967                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst     37474961                       # number of overall hits
system.cpu.icache.overall_hits::cpu.inst            6                       # number of overall hits
system.cpu.icache.overall_hits::total        37474967                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst          303                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           305                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst          303                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            305                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst          303                       # number of overall misses
system.cpu.icache.overall_misses::cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::total           305                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst   6672414000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   6672414000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst   6672414000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   6672414000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst   6672414000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   6672414000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst     37475264                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::cpu.inst            8                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     37475272                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst     37475264                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::cpu.inst            8                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     37475272                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst     37475264                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst            8                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     37475272                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000008                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.250000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000008                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000008                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.250000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000008                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000008                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.250000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000008                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 22021168.316832                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 21876767.213115                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 22021168.316832                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 21876767.213115                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 22021168.316832                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 21876767.213115                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst          108                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          108                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst          108                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          108                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst          108                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          108                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst          195                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          195                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst          195                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst          195                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst   4368893000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4368893000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst   4368893000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4368893000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst   4368893000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4368893000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000005                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000005                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000005                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000005                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 22404579.487179                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 22404579.487179                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 22404579.487179                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 22404579.487179                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 22404579.487179                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 22404579.487179                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                 916865                       # number of replacements
system.cpu.dcache.tagsinuse               1023.241260                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 38368707                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                 917889                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                  41.801031                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle           693332816000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::switch_cpus.data  1023.240794                       # Average occupied blocks per requestor
system.cpu.dcache.occ_blocks::cpu.data       0.000466                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::switch_cpus.data     0.999259                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::cpu.data      0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.999259                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data     25878791                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        25878791                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data     12489915                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::cpu.data            1                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       12489916                       # number of WriteReq hits
system.cpu.dcache.demand_hits::switch_cpus.data     38368706                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::cpu.data             1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         38368707                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data     38368706                       # number of overall hits
system.cpu.dcache.overall_hits::cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::total        38368707                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data      1151699                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::cpu.data            1                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1151700                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data       179485                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       179485                       # number of WriteReq misses
system.cpu.dcache.demand_misses::switch_cpus.data      1331184                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::cpu.data            1                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1331185                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data      1331184                       # number of overall misses
system.cpu.dcache.overall_misses::cpu.data            1                       # number of overall misses
system.cpu.dcache.overall_misses::total       1331185                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 24387691834500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 24387691834500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 4015229482409                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 4015229482409                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 28402921316909                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 28402921316909                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 28402921316909                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 28402921316909                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data     27030490                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::cpu.data            1                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     27030491                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data     12669400                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     12669401                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data     39699890                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::cpu.data            2                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     39699892                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data     39699890                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data            2                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     39699892                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.042607                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.042607                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.014167                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014167                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.033531                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.033531                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.033531                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.033531                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 21175404.193717                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 21175385.807502                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 22370835.905000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 22370835.905000                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 21336585.563610                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 21336569.535346                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 21336585.563610                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 21336569.535346                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs   1854024035                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            102686                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs 18055.275646                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       255736                       # number of writebacks
system.cpu.dcache.writebacks::total            255736                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data       413244                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       413244                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data           52                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           52                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data       413296                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       413296                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data       413296                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       413296                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data       738455                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       738455                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       179433                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       179433                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data       917888                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       917888                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data       917888                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       917888                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data 16515709229500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 16515709229500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data 4013552788409                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 4013552788409                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data 20529262017909                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 20529262017909                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data 20529262017909                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 20529262017909                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.027319                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.027319                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.014163                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014163                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.023121                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.023121                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.023121                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.023121                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 22365220.940342                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 22365220.940342                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 22367974.611186                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 22367974.611186                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 22365759.240680                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 22365759.240680                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 22365759.240680                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 22365759.240680                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
